
VirtualQueue.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008c00  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000091c  08008d90  08008d90  00018d90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080096ac  080096ac  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  080096ac  080096ac  000196ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080096b4  080096b4  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080096b4  080096b4  000196b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080096b8  080096b8  000196b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  080096bc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000a5c  200001dc  08009898  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000c38  08009898  00020c38  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016645  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002f3f  00000000  00000000  00036851  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000f08  00000000  00000000  00039790  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000d90  00000000  00000000  0003a698  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000290db  00000000  00000000  0003b428  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001054a  00000000  00000000  00064503  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000f2c7d  00000000  00000000  00074a4d  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001676ca  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000047fc  00000000  00000000  00167748  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008d78 	.word	0x08008d78

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	08008d78 	.word	0x08008d78

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b972 	b.w	800057c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9e08      	ldr	r6, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	4688      	mov	r8, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14b      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4615      	mov	r5, r2
 80002c2:	d967      	bls.n	8000394 <__udivmoddi4+0xe4>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0720 	rsb	r7, r2, #32
 80002ce:	fa01 f302 	lsl.w	r3, r1, r2
 80002d2:	fa20 f707 	lsr.w	r7, r0, r7
 80002d6:	4095      	lsls	r5, r2
 80002d8:	ea47 0803 	orr.w	r8, r7, r3
 80002dc:	4094      	lsls	r4, r2
 80002de:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002e2:	0c23      	lsrs	r3, r4, #16
 80002e4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002e8:	fa1f fc85 	uxth.w	ip, r5
 80002ec:	fb0e 8817 	mls	r8, lr, r7, r8
 80002f0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f4:	fb07 f10c 	mul.w	r1, r7, ip
 80002f8:	4299      	cmp	r1, r3
 80002fa:	d909      	bls.n	8000310 <__udivmoddi4+0x60>
 80002fc:	18eb      	adds	r3, r5, r3
 80002fe:	f107 30ff 	add.w	r0, r7, #4294967295
 8000302:	f080 811b 	bcs.w	800053c <__udivmoddi4+0x28c>
 8000306:	4299      	cmp	r1, r3
 8000308:	f240 8118 	bls.w	800053c <__udivmoddi4+0x28c>
 800030c:	3f02      	subs	r7, #2
 800030e:	442b      	add	r3, r5
 8000310:	1a5b      	subs	r3, r3, r1
 8000312:	b2a4      	uxth	r4, r4
 8000314:	fbb3 f0fe 	udiv	r0, r3, lr
 8000318:	fb0e 3310 	mls	r3, lr, r0, r3
 800031c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000320:	fb00 fc0c 	mul.w	ip, r0, ip
 8000324:	45a4      	cmp	ip, r4
 8000326:	d909      	bls.n	800033c <__udivmoddi4+0x8c>
 8000328:	192c      	adds	r4, r5, r4
 800032a:	f100 33ff 	add.w	r3, r0, #4294967295
 800032e:	f080 8107 	bcs.w	8000540 <__udivmoddi4+0x290>
 8000332:	45a4      	cmp	ip, r4
 8000334:	f240 8104 	bls.w	8000540 <__udivmoddi4+0x290>
 8000338:	3802      	subs	r0, #2
 800033a:	442c      	add	r4, r5
 800033c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000340:	eba4 040c 	sub.w	r4, r4, ip
 8000344:	2700      	movs	r7, #0
 8000346:	b11e      	cbz	r6, 8000350 <__udivmoddi4+0xa0>
 8000348:	40d4      	lsrs	r4, r2
 800034a:	2300      	movs	r3, #0
 800034c:	e9c6 4300 	strd	r4, r3, [r6]
 8000350:	4639      	mov	r1, r7
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0xbe>
 800035a:	2e00      	cmp	r6, #0
 800035c:	f000 80eb 	beq.w	8000536 <__udivmoddi4+0x286>
 8000360:	2700      	movs	r7, #0
 8000362:	e9c6 0100 	strd	r0, r1, [r6]
 8000366:	4638      	mov	r0, r7
 8000368:	4639      	mov	r1, r7
 800036a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036e:	fab3 f783 	clz	r7, r3
 8000372:	2f00      	cmp	r7, #0
 8000374:	d147      	bne.n	8000406 <__udivmoddi4+0x156>
 8000376:	428b      	cmp	r3, r1
 8000378:	d302      	bcc.n	8000380 <__udivmoddi4+0xd0>
 800037a:	4282      	cmp	r2, r0
 800037c:	f200 80fa 	bhi.w	8000574 <__udivmoddi4+0x2c4>
 8000380:	1a84      	subs	r4, r0, r2
 8000382:	eb61 0303 	sbc.w	r3, r1, r3
 8000386:	2001      	movs	r0, #1
 8000388:	4698      	mov	r8, r3
 800038a:	2e00      	cmp	r6, #0
 800038c:	d0e0      	beq.n	8000350 <__udivmoddi4+0xa0>
 800038e:	e9c6 4800 	strd	r4, r8, [r6]
 8000392:	e7dd      	b.n	8000350 <__udivmoddi4+0xa0>
 8000394:	b902      	cbnz	r2, 8000398 <__udivmoddi4+0xe8>
 8000396:	deff      	udf	#255	; 0xff
 8000398:	fab2 f282 	clz	r2, r2
 800039c:	2a00      	cmp	r2, #0
 800039e:	f040 808f 	bne.w	80004c0 <__udivmoddi4+0x210>
 80003a2:	1b49      	subs	r1, r1, r5
 80003a4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003a8:	fa1f f885 	uxth.w	r8, r5
 80003ac:	2701      	movs	r7, #1
 80003ae:	fbb1 fcfe 	udiv	ip, r1, lr
 80003b2:	0c23      	lsrs	r3, r4, #16
 80003b4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003b8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003bc:	fb08 f10c 	mul.w	r1, r8, ip
 80003c0:	4299      	cmp	r1, r3
 80003c2:	d907      	bls.n	80003d4 <__udivmoddi4+0x124>
 80003c4:	18eb      	adds	r3, r5, r3
 80003c6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x122>
 80003cc:	4299      	cmp	r1, r3
 80003ce:	f200 80cd 	bhi.w	800056c <__udivmoddi4+0x2bc>
 80003d2:	4684      	mov	ip, r0
 80003d4:	1a59      	subs	r1, r3, r1
 80003d6:	b2a3      	uxth	r3, r4
 80003d8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003dc:	fb0e 1410 	mls	r4, lr, r0, r1
 80003e0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003e4:	fb08 f800 	mul.w	r8, r8, r0
 80003e8:	45a0      	cmp	r8, r4
 80003ea:	d907      	bls.n	80003fc <__udivmoddi4+0x14c>
 80003ec:	192c      	adds	r4, r5, r4
 80003ee:	f100 33ff 	add.w	r3, r0, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x14a>
 80003f4:	45a0      	cmp	r8, r4
 80003f6:	f200 80b6 	bhi.w	8000566 <__udivmoddi4+0x2b6>
 80003fa:	4618      	mov	r0, r3
 80003fc:	eba4 0408 	sub.w	r4, r4, r8
 8000400:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000404:	e79f      	b.n	8000346 <__udivmoddi4+0x96>
 8000406:	f1c7 0c20 	rsb	ip, r7, #32
 800040a:	40bb      	lsls	r3, r7
 800040c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000410:	ea4e 0e03 	orr.w	lr, lr, r3
 8000414:	fa01 f407 	lsl.w	r4, r1, r7
 8000418:	fa20 f50c 	lsr.w	r5, r0, ip
 800041c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000420:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000424:	4325      	orrs	r5, r4
 8000426:	fbb3 f9f8 	udiv	r9, r3, r8
 800042a:	0c2c      	lsrs	r4, r5, #16
 800042c:	fb08 3319 	mls	r3, r8, r9, r3
 8000430:	fa1f fa8e 	uxth.w	sl, lr
 8000434:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000438:	fb09 f40a 	mul.w	r4, r9, sl
 800043c:	429c      	cmp	r4, r3
 800043e:	fa02 f207 	lsl.w	r2, r2, r7
 8000442:	fa00 f107 	lsl.w	r1, r0, r7
 8000446:	d90b      	bls.n	8000460 <__udivmoddi4+0x1b0>
 8000448:	eb1e 0303 	adds.w	r3, lr, r3
 800044c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000450:	f080 8087 	bcs.w	8000562 <__udivmoddi4+0x2b2>
 8000454:	429c      	cmp	r4, r3
 8000456:	f240 8084 	bls.w	8000562 <__udivmoddi4+0x2b2>
 800045a:	f1a9 0902 	sub.w	r9, r9, #2
 800045e:	4473      	add	r3, lr
 8000460:	1b1b      	subs	r3, r3, r4
 8000462:	b2ad      	uxth	r5, r5
 8000464:	fbb3 f0f8 	udiv	r0, r3, r8
 8000468:	fb08 3310 	mls	r3, r8, r0, r3
 800046c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000470:	fb00 fa0a 	mul.w	sl, r0, sl
 8000474:	45a2      	cmp	sl, r4
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x1da>
 8000478:	eb1e 0404 	adds.w	r4, lr, r4
 800047c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000480:	d26b      	bcs.n	800055a <__udivmoddi4+0x2aa>
 8000482:	45a2      	cmp	sl, r4
 8000484:	d969      	bls.n	800055a <__udivmoddi4+0x2aa>
 8000486:	3802      	subs	r0, #2
 8000488:	4474      	add	r4, lr
 800048a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800048e:	fba0 8902 	umull	r8, r9, r0, r2
 8000492:	eba4 040a 	sub.w	r4, r4, sl
 8000496:	454c      	cmp	r4, r9
 8000498:	46c2      	mov	sl, r8
 800049a:	464b      	mov	r3, r9
 800049c:	d354      	bcc.n	8000548 <__udivmoddi4+0x298>
 800049e:	d051      	beq.n	8000544 <__udivmoddi4+0x294>
 80004a0:	2e00      	cmp	r6, #0
 80004a2:	d069      	beq.n	8000578 <__udivmoddi4+0x2c8>
 80004a4:	ebb1 050a 	subs.w	r5, r1, sl
 80004a8:	eb64 0403 	sbc.w	r4, r4, r3
 80004ac:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004b0:	40fd      	lsrs	r5, r7
 80004b2:	40fc      	lsrs	r4, r7
 80004b4:	ea4c 0505 	orr.w	r5, ip, r5
 80004b8:	e9c6 5400 	strd	r5, r4, [r6]
 80004bc:	2700      	movs	r7, #0
 80004be:	e747      	b.n	8000350 <__udivmoddi4+0xa0>
 80004c0:	f1c2 0320 	rsb	r3, r2, #32
 80004c4:	fa20 f703 	lsr.w	r7, r0, r3
 80004c8:	4095      	lsls	r5, r2
 80004ca:	fa01 f002 	lsl.w	r0, r1, r2
 80004ce:	fa21 f303 	lsr.w	r3, r1, r3
 80004d2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004d6:	4338      	orrs	r0, r7
 80004d8:	0c01      	lsrs	r1, r0, #16
 80004da:	fbb3 f7fe 	udiv	r7, r3, lr
 80004de:	fa1f f885 	uxth.w	r8, r5
 80004e2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004e6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004ea:	fb07 f308 	mul.w	r3, r7, r8
 80004ee:	428b      	cmp	r3, r1
 80004f0:	fa04 f402 	lsl.w	r4, r4, r2
 80004f4:	d907      	bls.n	8000506 <__udivmoddi4+0x256>
 80004f6:	1869      	adds	r1, r5, r1
 80004f8:	f107 3cff 	add.w	ip, r7, #4294967295
 80004fc:	d22f      	bcs.n	800055e <__udivmoddi4+0x2ae>
 80004fe:	428b      	cmp	r3, r1
 8000500:	d92d      	bls.n	800055e <__udivmoddi4+0x2ae>
 8000502:	3f02      	subs	r7, #2
 8000504:	4429      	add	r1, r5
 8000506:	1acb      	subs	r3, r1, r3
 8000508:	b281      	uxth	r1, r0
 800050a:	fbb3 f0fe 	udiv	r0, r3, lr
 800050e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000512:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000516:	fb00 f308 	mul.w	r3, r0, r8
 800051a:	428b      	cmp	r3, r1
 800051c:	d907      	bls.n	800052e <__udivmoddi4+0x27e>
 800051e:	1869      	adds	r1, r5, r1
 8000520:	f100 3cff 	add.w	ip, r0, #4294967295
 8000524:	d217      	bcs.n	8000556 <__udivmoddi4+0x2a6>
 8000526:	428b      	cmp	r3, r1
 8000528:	d915      	bls.n	8000556 <__udivmoddi4+0x2a6>
 800052a:	3802      	subs	r0, #2
 800052c:	4429      	add	r1, r5
 800052e:	1ac9      	subs	r1, r1, r3
 8000530:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000534:	e73b      	b.n	80003ae <__udivmoddi4+0xfe>
 8000536:	4637      	mov	r7, r6
 8000538:	4630      	mov	r0, r6
 800053a:	e709      	b.n	8000350 <__udivmoddi4+0xa0>
 800053c:	4607      	mov	r7, r0
 800053e:	e6e7      	b.n	8000310 <__udivmoddi4+0x60>
 8000540:	4618      	mov	r0, r3
 8000542:	e6fb      	b.n	800033c <__udivmoddi4+0x8c>
 8000544:	4541      	cmp	r1, r8
 8000546:	d2ab      	bcs.n	80004a0 <__udivmoddi4+0x1f0>
 8000548:	ebb8 0a02 	subs.w	sl, r8, r2
 800054c:	eb69 020e 	sbc.w	r2, r9, lr
 8000550:	3801      	subs	r0, #1
 8000552:	4613      	mov	r3, r2
 8000554:	e7a4      	b.n	80004a0 <__udivmoddi4+0x1f0>
 8000556:	4660      	mov	r0, ip
 8000558:	e7e9      	b.n	800052e <__udivmoddi4+0x27e>
 800055a:	4618      	mov	r0, r3
 800055c:	e795      	b.n	800048a <__udivmoddi4+0x1da>
 800055e:	4667      	mov	r7, ip
 8000560:	e7d1      	b.n	8000506 <__udivmoddi4+0x256>
 8000562:	4681      	mov	r9, r0
 8000564:	e77c      	b.n	8000460 <__udivmoddi4+0x1b0>
 8000566:	3802      	subs	r0, #2
 8000568:	442c      	add	r4, r5
 800056a:	e747      	b.n	80003fc <__udivmoddi4+0x14c>
 800056c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000570:	442b      	add	r3, r5
 8000572:	e72f      	b.n	80003d4 <__udivmoddi4+0x124>
 8000574:	4638      	mov	r0, r7
 8000576:	e708      	b.n	800038a <__udivmoddi4+0xda>
 8000578:	4637      	mov	r7, r6
 800057a:	e6e9      	b.n	8000350 <__udivmoddi4+0xa0>

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	b082      	sub	sp, #8
 8000584:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000586:	2300      	movs	r3, #0
 8000588:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800058a:	2003      	movs	r0, #3
 800058c:	f000 f95a 	bl	8000844 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000590:	2000      	movs	r0, #0
 8000592:	f000 f80d 	bl	80005b0 <HAL_InitTick>
 8000596:	4603      	mov	r3, r0
 8000598:	2b00      	cmp	r3, #0
 800059a:	d002      	beq.n	80005a2 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800059c:	2301      	movs	r3, #1
 800059e:	71fb      	strb	r3, [r7, #7]
 80005a0:	e001      	b.n	80005a6 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80005a2:	f006 f8ed 	bl	8006780 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80005a6:	79fb      	ldrb	r3, [r7, #7]
}
 80005a8:	4618      	mov	r0, r3
 80005aa:	3708      	adds	r7, #8
 80005ac:	46bd      	mov	sp, r7
 80005ae:	bd80      	pop	{r7, pc}

080005b0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b084      	sub	sp, #16
 80005b4:	af00      	add	r7, sp, #0
 80005b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80005b8:	2300      	movs	r3, #0
 80005ba:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80005bc:	4b16      	ldr	r3, [pc, #88]	; (8000618 <HAL_InitTick+0x68>)
 80005be:	681b      	ldr	r3, [r3, #0]
 80005c0:	2b00      	cmp	r3, #0
 80005c2:	d022      	beq.n	800060a <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80005c4:	4b15      	ldr	r3, [pc, #84]	; (800061c <HAL_InitTick+0x6c>)
 80005c6:	681a      	ldr	r2, [r3, #0]
 80005c8:	4b13      	ldr	r3, [pc, #76]	; (8000618 <HAL_InitTick+0x68>)
 80005ca:	681b      	ldr	r3, [r3, #0]
 80005cc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80005d0:	fbb1 f3f3 	udiv	r3, r1, r3
 80005d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80005d8:	4618      	mov	r0, r3
 80005da:	f000 f968 	bl	80008ae <HAL_SYSTICK_Config>
 80005de:	4603      	mov	r3, r0
 80005e0:	2b00      	cmp	r3, #0
 80005e2:	d10f      	bne.n	8000604 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	2b0f      	cmp	r3, #15
 80005e8:	d809      	bhi.n	80005fe <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80005ea:	2200      	movs	r2, #0
 80005ec:	6879      	ldr	r1, [r7, #4]
 80005ee:	f04f 30ff 	mov.w	r0, #4294967295
 80005f2:	f000 f932 	bl	800085a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80005f6:	4a0a      	ldr	r2, [pc, #40]	; (8000620 <HAL_InitTick+0x70>)
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	6013      	str	r3, [r2, #0]
 80005fc:	e007      	b.n	800060e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80005fe:	2301      	movs	r3, #1
 8000600:	73fb      	strb	r3, [r7, #15]
 8000602:	e004      	b.n	800060e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000604:	2301      	movs	r3, #1
 8000606:	73fb      	strb	r3, [r7, #15]
 8000608:	e001      	b.n	800060e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800060a:	2301      	movs	r3, #1
 800060c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800060e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000610:	4618      	mov	r0, r3
 8000612:	3710      	adds	r7, #16
 8000614:	46bd      	mov	sp, r7
 8000616:	bd80      	pop	{r7, pc}
 8000618:	20000004 	.word	0x20000004
 800061c:	20000008 	.word	0x20000008
 8000620:	20000000 	.word	0x20000000

08000624 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000624:	b480      	push	{r7}
 8000626:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000628:	4b05      	ldr	r3, [pc, #20]	; (8000640 <HAL_IncTick+0x1c>)
 800062a:	681a      	ldr	r2, [r3, #0]
 800062c:	4b05      	ldr	r3, [pc, #20]	; (8000644 <HAL_IncTick+0x20>)
 800062e:	681b      	ldr	r3, [r3, #0]
 8000630:	4413      	add	r3, r2
 8000632:	4a03      	ldr	r2, [pc, #12]	; (8000640 <HAL_IncTick+0x1c>)
 8000634:	6013      	str	r3, [r2, #0]
}
 8000636:	bf00      	nop
 8000638:	46bd      	mov	sp, r7
 800063a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800063e:	4770      	bx	lr
 8000640:	20000204 	.word	0x20000204
 8000644:	20000004 	.word	0x20000004

08000648 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000648:	b480      	push	{r7}
 800064a:	af00      	add	r7, sp, #0
  return uwTick;
 800064c:	4b03      	ldr	r3, [pc, #12]	; (800065c <HAL_GetTick+0x14>)
 800064e:	681b      	ldr	r3, [r3, #0]
}
 8000650:	4618      	mov	r0, r3
 8000652:	46bd      	mov	sp, r7
 8000654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000658:	4770      	bx	lr
 800065a:	bf00      	nop
 800065c:	20000204 	.word	0x20000204

08000660 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000660:	b580      	push	{r7, lr}
 8000662:	b084      	sub	sp, #16
 8000664:	af00      	add	r7, sp, #0
 8000666:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000668:	f7ff ffee 	bl	8000648 <HAL_GetTick>
 800066c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800066e:	687b      	ldr	r3, [r7, #4]
 8000670:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000672:	68fb      	ldr	r3, [r7, #12]
 8000674:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000678:	d004      	beq.n	8000684 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800067a:	4b09      	ldr	r3, [pc, #36]	; (80006a0 <HAL_Delay+0x40>)
 800067c:	681b      	ldr	r3, [r3, #0]
 800067e:	68fa      	ldr	r2, [r7, #12]
 8000680:	4413      	add	r3, r2
 8000682:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000684:	bf00      	nop
 8000686:	f7ff ffdf 	bl	8000648 <HAL_GetTick>
 800068a:	4602      	mov	r2, r0
 800068c:	68bb      	ldr	r3, [r7, #8]
 800068e:	1ad3      	subs	r3, r2, r3
 8000690:	68fa      	ldr	r2, [r7, #12]
 8000692:	429a      	cmp	r2, r3
 8000694:	d8f7      	bhi.n	8000686 <HAL_Delay+0x26>
  {
  }
}
 8000696:	bf00      	nop
 8000698:	3710      	adds	r7, #16
 800069a:	46bd      	mov	sp, r7
 800069c:	bd80      	pop	{r7, pc}
 800069e:	bf00      	nop
 80006a0:	20000004 	.word	0x20000004

080006a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80006a4:	b480      	push	{r7}
 80006a6:	b085      	sub	sp, #20
 80006a8:	af00      	add	r7, sp, #0
 80006aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	f003 0307 	and.w	r3, r3, #7
 80006b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80006b4:	4b0c      	ldr	r3, [pc, #48]	; (80006e8 <__NVIC_SetPriorityGrouping+0x44>)
 80006b6:	68db      	ldr	r3, [r3, #12]
 80006b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80006ba:	68ba      	ldr	r2, [r7, #8]
 80006bc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80006c0:	4013      	ands	r3, r2
 80006c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80006c4:	68fb      	ldr	r3, [r7, #12]
 80006c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80006c8:	68bb      	ldr	r3, [r7, #8]
 80006ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80006cc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80006d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80006d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80006d6:	4a04      	ldr	r2, [pc, #16]	; (80006e8 <__NVIC_SetPriorityGrouping+0x44>)
 80006d8:	68bb      	ldr	r3, [r7, #8]
 80006da:	60d3      	str	r3, [r2, #12]
}
 80006dc:	bf00      	nop
 80006de:	3714      	adds	r7, #20
 80006e0:	46bd      	mov	sp, r7
 80006e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e6:	4770      	bx	lr
 80006e8:	e000ed00 	.word	0xe000ed00

080006ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80006ec:	b480      	push	{r7}
 80006ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80006f0:	4b04      	ldr	r3, [pc, #16]	; (8000704 <__NVIC_GetPriorityGrouping+0x18>)
 80006f2:	68db      	ldr	r3, [r3, #12]
 80006f4:	0a1b      	lsrs	r3, r3, #8
 80006f6:	f003 0307 	and.w	r3, r3, #7
}
 80006fa:	4618      	mov	r0, r3
 80006fc:	46bd      	mov	sp, r7
 80006fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000702:	4770      	bx	lr
 8000704:	e000ed00 	.word	0xe000ed00

08000708 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000708:	b480      	push	{r7}
 800070a:	b083      	sub	sp, #12
 800070c:	af00      	add	r7, sp, #0
 800070e:	4603      	mov	r3, r0
 8000710:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000712:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000716:	2b00      	cmp	r3, #0
 8000718:	db0b      	blt.n	8000732 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800071a:	79fb      	ldrb	r3, [r7, #7]
 800071c:	f003 021f 	and.w	r2, r3, #31
 8000720:	4907      	ldr	r1, [pc, #28]	; (8000740 <__NVIC_EnableIRQ+0x38>)
 8000722:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000726:	095b      	lsrs	r3, r3, #5
 8000728:	2001      	movs	r0, #1
 800072a:	fa00 f202 	lsl.w	r2, r0, r2
 800072e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000732:	bf00      	nop
 8000734:	370c      	adds	r7, #12
 8000736:	46bd      	mov	sp, r7
 8000738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800073c:	4770      	bx	lr
 800073e:	bf00      	nop
 8000740:	e000e100 	.word	0xe000e100

08000744 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000744:	b480      	push	{r7}
 8000746:	b083      	sub	sp, #12
 8000748:	af00      	add	r7, sp, #0
 800074a:	4603      	mov	r3, r0
 800074c:	6039      	str	r1, [r7, #0]
 800074e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000750:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000754:	2b00      	cmp	r3, #0
 8000756:	db0a      	blt.n	800076e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000758:	683b      	ldr	r3, [r7, #0]
 800075a:	b2da      	uxtb	r2, r3
 800075c:	490c      	ldr	r1, [pc, #48]	; (8000790 <__NVIC_SetPriority+0x4c>)
 800075e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000762:	0112      	lsls	r2, r2, #4
 8000764:	b2d2      	uxtb	r2, r2
 8000766:	440b      	add	r3, r1
 8000768:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800076c:	e00a      	b.n	8000784 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800076e:	683b      	ldr	r3, [r7, #0]
 8000770:	b2da      	uxtb	r2, r3
 8000772:	4908      	ldr	r1, [pc, #32]	; (8000794 <__NVIC_SetPriority+0x50>)
 8000774:	79fb      	ldrb	r3, [r7, #7]
 8000776:	f003 030f 	and.w	r3, r3, #15
 800077a:	3b04      	subs	r3, #4
 800077c:	0112      	lsls	r2, r2, #4
 800077e:	b2d2      	uxtb	r2, r2
 8000780:	440b      	add	r3, r1
 8000782:	761a      	strb	r2, [r3, #24]
}
 8000784:	bf00      	nop
 8000786:	370c      	adds	r7, #12
 8000788:	46bd      	mov	sp, r7
 800078a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800078e:	4770      	bx	lr
 8000790:	e000e100 	.word	0xe000e100
 8000794:	e000ed00 	.word	0xe000ed00

08000798 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000798:	b480      	push	{r7}
 800079a:	b089      	sub	sp, #36	; 0x24
 800079c:	af00      	add	r7, sp, #0
 800079e:	60f8      	str	r0, [r7, #12]
 80007a0:	60b9      	str	r1, [r7, #8]
 80007a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80007a4:	68fb      	ldr	r3, [r7, #12]
 80007a6:	f003 0307 	and.w	r3, r3, #7
 80007aa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80007ac:	69fb      	ldr	r3, [r7, #28]
 80007ae:	f1c3 0307 	rsb	r3, r3, #7
 80007b2:	2b04      	cmp	r3, #4
 80007b4:	bf28      	it	cs
 80007b6:	2304      	movcs	r3, #4
 80007b8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80007ba:	69fb      	ldr	r3, [r7, #28]
 80007bc:	3304      	adds	r3, #4
 80007be:	2b06      	cmp	r3, #6
 80007c0:	d902      	bls.n	80007c8 <NVIC_EncodePriority+0x30>
 80007c2:	69fb      	ldr	r3, [r7, #28]
 80007c4:	3b03      	subs	r3, #3
 80007c6:	e000      	b.n	80007ca <NVIC_EncodePriority+0x32>
 80007c8:	2300      	movs	r3, #0
 80007ca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007cc:	f04f 32ff 	mov.w	r2, #4294967295
 80007d0:	69bb      	ldr	r3, [r7, #24]
 80007d2:	fa02 f303 	lsl.w	r3, r2, r3
 80007d6:	43da      	mvns	r2, r3
 80007d8:	68bb      	ldr	r3, [r7, #8]
 80007da:	401a      	ands	r2, r3
 80007dc:	697b      	ldr	r3, [r7, #20]
 80007de:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80007e0:	f04f 31ff 	mov.w	r1, #4294967295
 80007e4:	697b      	ldr	r3, [r7, #20]
 80007e6:	fa01 f303 	lsl.w	r3, r1, r3
 80007ea:	43d9      	mvns	r1, r3
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007f0:	4313      	orrs	r3, r2
         );
}
 80007f2:	4618      	mov	r0, r3
 80007f4:	3724      	adds	r7, #36	; 0x24
 80007f6:	46bd      	mov	sp, r7
 80007f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007fc:	4770      	bx	lr
	...

08000800 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	b082      	sub	sp, #8
 8000804:	af00      	add	r7, sp, #0
 8000806:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	3b01      	subs	r3, #1
 800080c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000810:	d301      	bcc.n	8000816 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000812:	2301      	movs	r3, #1
 8000814:	e00f      	b.n	8000836 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000816:	4a0a      	ldr	r2, [pc, #40]	; (8000840 <SysTick_Config+0x40>)
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	3b01      	subs	r3, #1
 800081c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800081e:	210f      	movs	r1, #15
 8000820:	f04f 30ff 	mov.w	r0, #4294967295
 8000824:	f7ff ff8e 	bl	8000744 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000828:	4b05      	ldr	r3, [pc, #20]	; (8000840 <SysTick_Config+0x40>)
 800082a:	2200      	movs	r2, #0
 800082c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800082e:	4b04      	ldr	r3, [pc, #16]	; (8000840 <SysTick_Config+0x40>)
 8000830:	2207      	movs	r2, #7
 8000832:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000834:	2300      	movs	r3, #0
}
 8000836:	4618      	mov	r0, r3
 8000838:	3708      	adds	r7, #8
 800083a:	46bd      	mov	sp, r7
 800083c:	bd80      	pop	{r7, pc}
 800083e:	bf00      	nop
 8000840:	e000e010 	.word	0xe000e010

08000844 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	b082      	sub	sp, #8
 8000848:	af00      	add	r7, sp, #0
 800084a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800084c:	6878      	ldr	r0, [r7, #4]
 800084e:	f7ff ff29 	bl	80006a4 <__NVIC_SetPriorityGrouping>
}
 8000852:	bf00      	nop
 8000854:	3708      	adds	r7, #8
 8000856:	46bd      	mov	sp, r7
 8000858:	bd80      	pop	{r7, pc}

0800085a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800085a:	b580      	push	{r7, lr}
 800085c:	b086      	sub	sp, #24
 800085e:	af00      	add	r7, sp, #0
 8000860:	4603      	mov	r3, r0
 8000862:	60b9      	str	r1, [r7, #8]
 8000864:	607a      	str	r2, [r7, #4]
 8000866:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000868:	2300      	movs	r3, #0
 800086a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800086c:	f7ff ff3e 	bl	80006ec <__NVIC_GetPriorityGrouping>
 8000870:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000872:	687a      	ldr	r2, [r7, #4]
 8000874:	68b9      	ldr	r1, [r7, #8]
 8000876:	6978      	ldr	r0, [r7, #20]
 8000878:	f7ff ff8e 	bl	8000798 <NVIC_EncodePriority>
 800087c:	4602      	mov	r2, r0
 800087e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000882:	4611      	mov	r1, r2
 8000884:	4618      	mov	r0, r3
 8000886:	f7ff ff5d 	bl	8000744 <__NVIC_SetPriority>
}
 800088a:	bf00      	nop
 800088c:	3718      	adds	r7, #24
 800088e:	46bd      	mov	sp, r7
 8000890:	bd80      	pop	{r7, pc}

08000892 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000892:	b580      	push	{r7, lr}
 8000894:	b082      	sub	sp, #8
 8000896:	af00      	add	r7, sp, #0
 8000898:	4603      	mov	r3, r0
 800089a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800089c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008a0:	4618      	mov	r0, r3
 80008a2:	f7ff ff31 	bl	8000708 <__NVIC_EnableIRQ>
}
 80008a6:	bf00      	nop
 80008a8:	3708      	adds	r7, #8
 80008aa:	46bd      	mov	sp, r7
 80008ac:	bd80      	pop	{r7, pc}

080008ae <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80008ae:	b580      	push	{r7, lr}
 80008b0:	b082      	sub	sp, #8
 80008b2:	af00      	add	r7, sp, #0
 80008b4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80008b6:	6878      	ldr	r0, [r7, #4]
 80008b8:	f7ff ffa2 	bl	8000800 <SysTick_Config>
 80008bc:	4603      	mov	r3, r0
}
 80008be:	4618      	mov	r0, r3
 80008c0:	3708      	adds	r7, #8
 80008c2:	46bd      	mov	sp, r7
 80008c4:	bd80      	pop	{r7, pc}
	...

080008c8 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80008c8:	b480      	push	{r7}
 80008ca:	b085      	sub	sp, #20
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	2b00      	cmp	r3, #0
 80008d4:	d101      	bne.n	80008da <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80008d6:	2301      	movs	r3, #1
 80008d8:	e098      	b.n	8000a0c <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	681b      	ldr	r3, [r3, #0]
 80008de:	461a      	mov	r2, r3
 80008e0:	4b4d      	ldr	r3, [pc, #308]	; (8000a18 <HAL_DMA_Init+0x150>)
 80008e2:	429a      	cmp	r2, r3
 80008e4:	d80f      	bhi.n	8000906 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	681b      	ldr	r3, [r3, #0]
 80008ea:	461a      	mov	r2, r3
 80008ec:	4b4b      	ldr	r3, [pc, #300]	; (8000a1c <HAL_DMA_Init+0x154>)
 80008ee:	4413      	add	r3, r2
 80008f0:	4a4b      	ldr	r2, [pc, #300]	; (8000a20 <HAL_DMA_Init+0x158>)
 80008f2:	fba2 2303 	umull	r2, r3, r2, r3
 80008f6:	091b      	lsrs	r3, r3, #4
 80008f8:	009a      	lsls	r2, r3, #2
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	4a48      	ldr	r2, [pc, #288]	; (8000a24 <HAL_DMA_Init+0x15c>)
 8000902:	641a      	str	r2, [r3, #64]	; 0x40
 8000904:	e00e      	b.n	8000924 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	681b      	ldr	r3, [r3, #0]
 800090a:	461a      	mov	r2, r3
 800090c:	4b46      	ldr	r3, [pc, #280]	; (8000a28 <HAL_DMA_Init+0x160>)
 800090e:	4413      	add	r3, r2
 8000910:	4a43      	ldr	r2, [pc, #268]	; (8000a20 <HAL_DMA_Init+0x158>)
 8000912:	fba2 2303 	umull	r2, r3, r2, r3
 8000916:	091b      	lsrs	r3, r3, #4
 8000918:	009a      	lsls	r2, r3, #2
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	4a42      	ldr	r2, [pc, #264]	; (8000a2c <HAL_DMA_Init+0x164>)
 8000922:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	2202      	movs	r2, #2
 8000928:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	681b      	ldr	r3, [r3, #0]
 8000932:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8000934:	68fb      	ldr	r3, [r7, #12]
 8000936:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800093a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800093e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8000948:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	691b      	ldr	r3, [r3, #16]
 800094e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000954:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	699b      	ldr	r3, [r3, #24]
 800095a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000960:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	6a1b      	ldr	r3, [r3, #32]
 8000966:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8000968:	68fa      	ldr	r2, [r7, #12]
 800096a:	4313      	orrs	r3, r2
 800096c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	681b      	ldr	r3, [r3, #0]
 8000972:	68fa      	ldr	r2, [r7, #12]
 8000974:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	689b      	ldr	r3, [r3, #8]
 800097a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800097e:	d039      	beq.n	80009f4 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000984:	4a27      	ldr	r2, [pc, #156]	; (8000a24 <HAL_DMA_Init+0x15c>)
 8000986:	4293      	cmp	r3, r2
 8000988:	d11a      	bne.n	80009c0 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800098a:	4b29      	ldr	r3, [pc, #164]	; (8000a30 <HAL_DMA_Init+0x168>)
 800098c:	681a      	ldr	r2, [r3, #0]
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000992:	f003 031c 	and.w	r3, r3, #28
 8000996:	210f      	movs	r1, #15
 8000998:	fa01 f303 	lsl.w	r3, r1, r3
 800099c:	43db      	mvns	r3, r3
 800099e:	4924      	ldr	r1, [pc, #144]	; (8000a30 <HAL_DMA_Init+0x168>)
 80009a0:	4013      	ands	r3, r2
 80009a2:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80009a4:	4b22      	ldr	r3, [pc, #136]	; (8000a30 <HAL_DMA_Init+0x168>)
 80009a6:	681a      	ldr	r2, [r3, #0]
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	6859      	ldr	r1, [r3, #4]
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009b0:	f003 031c 	and.w	r3, r3, #28
 80009b4:	fa01 f303 	lsl.w	r3, r1, r3
 80009b8:	491d      	ldr	r1, [pc, #116]	; (8000a30 <HAL_DMA_Init+0x168>)
 80009ba:	4313      	orrs	r3, r2
 80009bc:	600b      	str	r3, [r1, #0]
 80009be:	e019      	b.n	80009f4 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80009c0:	4b1c      	ldr	r3, [pc, #112]	; (8000a34 <HAL_DMA_Init+0x16c>)
 80009c2:	681a      	ldr	r2, [r3, #0]
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009c8:	f003 031c 	and.w	r3, r3, #28
 80009cc:	210f      	movs	r1, #15
 80009ce:	fa01 f303 	lsl.w	r3, r1, r3
 80009d2:	43db      	mvns	r3, r3
 80009d4:	4917      	ldr	r1, [pc, #92]	; (8000a34 <HAL_DMA_Init+0x16c>)
 80009d6:	4013      	ands	r3, r2
 80009d8:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80009da:	4b16      	ldr	r3, [pc, #88]	; (8000a34 <HAL_DMA_Init+0x16c>)
 80009dc:	681a      	ldr	r2, [r3, #0]
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	6859      	ldr	r1, [r3, #4]
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009e6:	f003 031c 	and.w	r3, r3, #28
 80009ea:	fa01 f303 	lsl.w	r3, r1, r3
 80009ee:	4911      	ldr	r1, [pc, #68]	; (8000a34 <HAL_DMA_Init+0x16c>)
 80009f0:	4313      	orrs	r3, r2
 80009f2:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	2200      	movs	r2, #0
 80009f8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	2201      	movs	r2, #1
 80009fe:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	2200      	movs	r2, #0
 8000a06:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8000a0a:	2300      	movs	r3, #0
}
 8000a0c:	4618      	mov	r0, r3
 8000a0e:	3714      	adds	r7, #20
 8000a10:	46bd      	mov	sp, r7
 8000a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a16:	4770      	bx	lr
 8000a18:	40020407 	.word	0x40020407
 8000a1c:	bffdfff8 	.word	0xbffdfff8
 8000a20:	cccccccd 	.word	0xcccccccd
 8000a24:	40020000 	.word	0x40020000
 8000a28:	bffdfbf8 	.word	0xbffdfbf8
 8000a2c:	40020400 	.word	0x40020400
 8000a30:	400200a8 	.word	0x400200a8
 8000a34:	400204a8 	.word	0x400204a8

08000a38 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	b086      	sub	sp, #24
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	60f8      	str	r0, [r7, #12]
 8000a40:	60b9      	str	r1, [r7, #8]
 8000a42:	607a      	str	r2, [r7, #4]
 8000a44:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000a46:	2300      	movs	r3, #0
 8000a48:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8000a4a:	68fb      	ldr	r3, [r7, #12]
 8000a4c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000a50:	2b01      	cmp	r3, #1
 8000a52:	d101      	bne.n	8000a58 <HAL_DMA_Start_IT+0x20>
 8000a54:	2302      	movs	r3, #2
 8000a56:	e04b      	b.n	8000af0 <HAL_DMA_Start_IT+0xb8>
 8000a58:	68fb      	ldr	r3, [r7, #12]
 8000a5a:	2201      	movs	r2, #1
 8000a5c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8000a60:	68fb      	ldr	r3, [r7, #12]
 8000a62:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8000a66:	b2db      	uxtb	r3, r3
 8000a68:	2b01      	cmp	r3, #1
 8000a6a:	d13a      	bne.n	8000ae2 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000a6c:	68fb      	ldr	r3, [r7, #12]
 8000a6e:	2202      	movs	r2, #2
 8000a70:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000a74:	68fb      	ldr	r3, [r7, #12]
 8000a76:	2200      	movs	r2, #0
 8000a78:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8000a7a:	68fb      	ldr	r3, [r7, #12]
 8000a7c:	681b      	ldr	r3, [r3, #0]
 8000a7e:	681a      	ldr	r2, [r3, #0]
 8000a80:	68fb      	ldr	r3, [r7, #12]
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	f022 0201 	bic.w	r2, r2, #1
 8000a88:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8000a8a:	683b      	ldr	r3, [r7, #0]
 8000a8c:	687a      	ldr	r2, [r7, #4]
 8000a8e:	68b9      	ldr	r1, [r7, #8]
 8000a90:	68f8      	ldr	r0, [r7, #12]
 8000a92:	f000 f96b 	bl	8000d6c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8000a96:	68fb      	ldr	r3, [r7, #12]
 8000a98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	d008      	beq.n	8000ab0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000a9e:	68fb      	ldr	r3, [r7, #12]
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	681a      	ldr	r2, [r3, #0]
 8000aa4:	68fb      	ldr	r3, [r7, #12]
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	f042 020e 	orr.w	r2, r2, #14
 8000aac:	601a      	str	r2, [r3, #0]
 8000aae:	e00f      	b.n	8000ad0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000ab0:	68fb      	ldr	r3, [r7, #12]
 8000ab2:	681b      	ldr	r3, [r3, #0]
 8000ab4:	681a      	ldr	r2, [r3, #0]
 8000ab6:	68fb      	ldr	r3, [r7, #12]
 8000ab8:	681b      	ldr	r3, [r3, #0]
 8000aba:	f022 0204 	bic.w	r2, r2, #4
 8000abe:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8000ac0:	68fb      	ldr	r3, [r7, #12]
 8000ac2:	681b      	ldr	r3, [r3, #0]
 8000ac4:	681a      	ldr	r2, [r3, #0]
 8000ac6:	68fb      	ldr	r3, [r7, #12]
 8000ac8:	681b      	ldr	r3, [r3, #0]
 8000aca:	f042 020a 	orr.w	r2, r2, #10
 8000ace:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8000ad0:	68fb      	ldr	r3, [r7, #12]
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	681a      	ldr	r2, [r3, #0]
 8000ad6:	68fb      	ldr	r3, [r7, #12]
 8000ad8:	681b      	ldr	r3, [r3, #0]
 8000ada:	f042 0201 	orr.w	r2, r2, #1
 8000ade:	601a      	str	r2, [r3, #0]
 8000ae0:	e005      	b.n	8000aee <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000ae2:	68fb      	ldr	r3, [r7, #12]
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8000aea:	2302      	movs	r3, #2
 8000aec:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8000aee:	7dfb      	ldrb	r3, [r7, #23]
}
 8000af0:	4618      	mov	r0, r3
 8000af2:	3718      	adds	r7, #24
 8000af4:	46bd      	mov	sp, r7
 8000af6:	bd80      	pop	{r7, pc}

08000af8 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000af8:	b480      	push	{r7}
 8000afa:	b085      	sub	sp, #20
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000b00:	2300      	movs	r3, #0
 8000b02:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8000b0a:	b2db      	uxtb	r3, r3
 8000b0c:	2b02      	cmp	r3, #2
 8000b0e:	d008      	beq.n	8000b22 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	2204      	movs	r2, #4
 8000b14:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	2200      	movs	r2, #0
 8000b1a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8000b1e:	2301      	movs	r3, #1
 8000b20:	e022      	b.n	8000b68 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	681b      	ldr	r3, [r3, #0]
 8000b26:	681a      	ldr	r2, [r3, #0]
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	f022 020e 	bic.w	r2, r2, #14
 8000b30:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	681b      	ldr	r3, [r3, #0]
 8000b36:	681a      	ldr	r2, [r3, #0]
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	f022 0201 	bic.w	r2, r2, #1
 8000b40:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b46:	f003 021c 	and.w	r2, r3, #28
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b4e:	2101      	movs	r1, #1
 8000b50:	fa01 f202 	lsl.w	r2, r1, r2
 8000b54:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	2201      	movs	r2, #1
 8000b5a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	2200      	movs	r2, #0
 8000b62:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8000b66:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8000b68:	4618      	mov	r0, r3
 8000b6a:	3714      	adds	r7, #20
 8000b6c:	46bd      	mov	sp, r7
 8000b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b72:	4770      	bx	lr

08000b74 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b084      	sub	sp, #16
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8000b86:	b2db      	uxtb	r3, r3
 8000b88:	2b02      	cmp	r3, #2
 8000b8a:	d005      	beq.n	8000b98 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	2204      	movs	r2, #4
 8000b90:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8000b92:	2301      	movs	r3, #1
 8000b94:	73fb      	strb	r3, [r7, #15]
 8000b96:	e029      	b.n	8000bec <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	681a      	ldr	r2, [r3, #0]
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	f022 020e 	bic.w	r2, r2, #14
 8000ba6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	681a      	ldr	r2, [r3, #0]
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	f022 0201 	bic.w	r2, r2, #1
 8000bb6:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000bbc:	f003 021c 	and.w	r2, r3, #28
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bc4:	2101      	movs	r1, #1
 8000bc6:	fa01 f202 	lsl.w	r2, r1, r2
 8000bca:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	2201      	movs	r2, #1
 8000bd0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d003      	beq.n	8000bec <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000be8:	6878      	ldr	r0, [r7, #4]
 8000bea:	4798      	blx	r3
    }
  }
  return status;
 8000bec:	7bfb      	ldrb	r3, [r7, #15]
}
 8000bee:	4618      	mov	r0, r3
 8000bf0:	3710      	adds	r7, #16
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	bd80      	pop	{r7, pc}

08000bf6 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8000bf6:	b580      	push	{r7, lr}
 8000bf8:	b084      	sub	sp, #16
 8000bfa:	af00      	add	r7, sp, #0
 8000bfc:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	681b      	ldr	r3, [r3, #0]
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c12:	f003 031c 	and.w	r3, r3, #28
 8000c16:	2204      	movs	r2, #4
 8000c18:	409a      	lsls	r2, r3
 8000c1a:	68fb      	ldr	r3, [r7, #12]
 8000c1c:	4013      	ands	r3, r2
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	d026      	beq.n	8000c70 <HAL_DMA_IRQHandler+0x7a>
 8000c22:	68bb      	ldr	r3, [r7, #8]
 8000c24:	f003 0304 	and.w	r3, r3, #4
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d021      	beq.n	8000c70 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	681b      	ldr	r3, [r3, #0]
 8000c32:	f003 0320 	and.w	r3, r3, #32
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d107      	bne.n	8000c4a <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	681b      	ldr	r3, [r3, #0]
 8000c3e:	681a      	ldr	r2, [r3, #0]
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	f022 0204 	bic.w	r2, r2, #4
 8000c48:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c4e:	f003 021c 	and.w	r2, r3, #28
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c56:	2104      	movs	r1, #4
 8000c58:	fa01 f202 	lsl.w	r2, r1, r2
 8000c5c:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d071      	beq.n	8000d4a <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c6a:	6878      	ldr	r0, [r7, #4]
 8000c6c:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8000c6e:	e06c      	b.n	8000d4a <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c74:	f003 031c 	and.w	r3, r3, #28
 8000c78:	2202      	movs	r2, #2
 8000c7a:	409a      	lsls	r2, r3
 8000c7c:	68fb      	ldr	r3, [r7, #12]
 8000c7e:	4013      	ands	r3, r2
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d02e      	beq.n	8000ce2 <HAL_DMA_IRQHandler+0xec>
 8000c84:	68bb      	ldr	r3, [r7, #8]
 8000c86:	f003 0302 	and.w	r3, r3, #2
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d029      	beq.n	8000ce2 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	f003 0320 	and.w	r3, r3, #32
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d10b      	bne.n	8000cb4 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	681a      	ldr	r2, [r3, #0]
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	681b      	ldr	r3, [r3, #0]
 8000ca6:	f022 020a 	bic.w	r2, r2, #10
 8000caa:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	2201      	movs	r2, #1
 8000cb0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000cb8:	f003 021c 	and.w	r2, r3, #28
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cc0:	2102      	movs	r1, #2
 8000cc2:	fa01 f202 	lsl.w	r2, r1, r2
 8000cc6:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	2200      	movs	r2, #0
 8000ccc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d038      	beq.n	8000d4a <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000cdc:	6878      	ldr	r0, [r7, #4]
 8000cde:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8000ce0:	e033      	b.n	8000d4a <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ce6:	f003 031c 	and.w	r3, r3, #28
 8000cea:	2208      	movs	r2, #8
 8000cec:	409a      	lsls	r2, r3
 8000cee:	68fb      	ldr	r3, [r7, #12]
 8000cf0:	4013      	ands	r3, r2
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d02a      	beq.n	8000d4c <HAL_DMA_IRQHandler+0x156>
 8000cf6:	68bb      	ldr	r3, [r7, #8]
 8000cf8:	f003 0308 	and.w	r3, r3, #8
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	d025      	beq.n	8000d4c <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	681a      	ldr	r2, [r3, #0]
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	f022 020e 	bic.w	r2, r2, #14
 8000d0e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d14:	f003 021c 	and.w	r2, r3, #28
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d1c:	2101      	movs	r1, #1
 8000d1e:	fa01 f202 	lsl.w	r2, r1, r2
 8000d22:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	2201      	movs	r2, #1
 8000d28:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	2201      	movs	r2, #1
 8000d2e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	2200      	movs	r2, #0
 8000d36:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d004      	beq.n	8000d4c <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000d46:	6878      	ldr	r0, [r7, #4]
 8000d48:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8000d4a:	bf00      	nop
 8000d4c:	bf00      	nop
}
 8000d4e:	3710      	adds	r7, #16
 8000d50:	46bd      	mov	sp, r7
 8000d52:	bd80      	pop	{r7, pc}

08000d54 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8000d54:	b480      	push	{r7}
 8000d56:	b083      	sub	sp, #12
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
}
 8000d60:	4618      	mov	r0, r3
 8000d62:	370c      	adds	r7, #12
 8000d64:	46bd      	mov	sp, r7
 8000d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6a:	4770      	bx	lr

08000d6c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	b085      	sub	sp, #20
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	60f8      	str	r0, [r7, #12]
 8000d74:	60b9      	str	r1, [r7, #8]
 8000d76:	607a      	str	r2, [r7, #4]
 8000d78:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8000d7a:	68fb      	ldr	r3, [r7, #12]
 8000d7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d7e:	f003 021c 	and.w	r2, r3, #28
 8000d82:	68fb      	ldr	r3, [r7, #12]
 8000d84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d86:	2101      	movs	r1, #1
 8000d88:	fa01 f202 	lsl.w	r2, r1, r2
 8000d8c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8000d8e:	68fb      	ldr	r3, [r7, #12]
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	683a      	ldr	r2, [r7, #0]
 8000d94:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000d96:	68fb      	ldr	r3, [r7, #12]
 8000d98:	689b      	ldr	r3, [r3, #8]
 8000d9a:	2b10      	cmp	r3, #16
 8000d9c:	d108      	bne.n	8000db0 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8000d9e:	68fb      	ldr	r3, [r7, #12]
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	687a      	ldr	r2, [r7, #4]
 8000da4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8000da6:	68fb      	ldr	r3, [r7, #12]
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	68ba      	ldr	r2, [r7, #8]
 8000dac:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8000dae:	e007      	b.n	8000dc0 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8000db0:	68fb      	ldr	r3, [r7, #12]
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	68ba      	ldr	r2, [r7, #8]
 8000db6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8000db8:	68fb      	ldr	r3, [r7, #12]
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	687a      	ldr	r2, [r7, #4]
 8000dbe:	60da      	str	r2, [r3, #12]
}
 8000dc0:	bf00      	nop
 8000dc2:	3714      	adds	r7, #20
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dca:	4770      	bx	lr

08000dcc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000dcc:	b480      	push	{r7}
 8000dce:	b087      	sub	sp, #28
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	6078      	str	r0, [r7, #4]
 8000dd4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000dda:	e17f      	b.n	80010dc <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000ddc:	683b      	ldr	r3, [r7, #0]
 8000dde:	681a      	ldr	r2, [r3, #0]
 8000de0:	2101      	movs	r1, #1
 8000de2:	697b      	ldr	r3, [r7, #20]
 8000de4:	fa01 f303 	lsl.w	r3, r1, r3
 8000de8:	4013      	ands	r3, r2
 8000dea:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000dec:	68fb      	ldr	r3, [r7, #12]
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	f000 8171 	beq.w	80010d6 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000df4:	683b      	ldr	r3, [r7, #0]
 8000df6:	685b      	ldr	r3, [r3, #4]
 8000df8:	2b02      	cmp	r3, #2
 8000dfa:	d003      	beq.n	8000e04 <HAL_GPIO_Init+0x38>
 8000dfc:	683b      	ldr	r3, [r7, #0]
 8000dfe:	685b      	ldr	r3, [r3, #4]
 8000e00:	2b12      	cmp	r3, #18
 8000e02:	d123      	bne.n	8000e4c <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000e04:	697b      	ldr	r3, [r7, #20]
 8000e06:	08da      	lsrs	r2, r3, #3
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	3208      	adds	r2, #8
 8000e0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e10:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000e12:	697b      	ldr	r3, [r7, #20]
 8000e14:	f003 0307 	and.w	r3, r3, #7
 8000e18:	009b      	lsls	r3, r3, #2
 8000e1a:	220f      	movs	r2, #15
 8000e1c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e20:	43db      	mvns	r3, r3
 8000e22:	693a      	ldr	r2, [r7, #16]
 8000e24:	4013      	ands	r3, r2
 8000e26:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000e28:	683b      	ldr	r3, [r7, #0]
 8000e2a:	691a      	ldr	r2, [r3, #16]
 8000e2c:	697b      	ldr	r3, [r7, #20]
 8000e2e:	f003 0307 	and.w	r3, r3, #7
 8000e32:	009b      	lsls	r3, r3, #2
 8000e34:	fa02 f303 	lsl.w	r3, r2, r3
 8000e38:	693a      	ldr	r2, [r7, #16]
 8000e3a:	4313      	orrs	r3, r2
 8000e3c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000e3e:	697b      	ldr	r3, [r7, #20]
 8000e40:	08da      	lsrs	r2, r3, #3
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	3208      	adds	r2, #8
 8000e46:	6939      	ldr	r1, [r7, #16]
 8000e48:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	681b      	ldr	r3, [r3, #0]
 8000e50:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000e52:	697b      	ldr	r3, [r7, #20]
 8000e54:	005b      	lsls	r3, r3, #1
 8000e56:	2203      	movs	r2, #3
 8000e58:	fa02 f303 	lsl.w	r3, r2, r3
 8000e5c:	43db      	mvns	r3, r3
 8000e5e:	693a      	ldr	r2, [r7, #16]
 8000e60:	4013      	ands	r3, r2
 8000e62:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000e64:	683b      	ldr	r3, [r7, #0]
 8000e66:	685b      	ldr	r3, [r3, #4]
 8000e68:	f003 0203 	and.w	r2, r3, #3
 8000e6c:	697b      	ldr	r3, [r7, #20]
 8000e6e:	005b      	lsls	r3, r3, #1
 8000e70:	fa02 f303 	lsl.w	r3, r2, r3
 8000e74:	693a      	ldr	r2, [r7, #16]
 8000e76:	4313      	orrs	r3, r2
 8000e78:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	693a      	ldr	r2, [r7, #16]
 8000e7e:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000e80:	683b      	ldr	r3, [r7, #0]
 8000e82:	685b      	ldr	r3, [r3, #4]
 8000e84:	2b01      	cmp	r3, #1
 8000e86:	d00b      	beq.n	8000ea0 <HAL_GPIO_Init+0xd4>
 8000e88:	683b      	ldr	r3, [r7, #0]
 8000e8a:	685b      	ldr	r3, [r3, #4]
 8000e8c:	2b02      	cmp	r3, #2
 8000e8e:	d007      	beq.n	8000ea0 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000e90:	683b      	ldr	r3, [r7, #0]
 8000e92:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000e94:	2b11      	cmp	r3, #17
 8000e96:	d003      	beq.n	8000ea0 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000e98:	683b      	ldr	r3, [r7, #0]
 8000e9a:	685b      	ldr	r3, [r3, #4]
 8000e9c:	2b12      	cmp	r3, #18
 8000e9e:	d130      	bne.n	8000f02 <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	689b      	ldr	r3, [r3, #8]
 8000ea4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000ea6:	697b      	ldr	r3, [r7, #20]
 8000ea8:	005b      	lsls	r3, r3, #1
 8000eaa:	2203      	movs	r2, #3
 8000eac:	fa02 f303 	lsl.w	r3, r2, r3
 8000eb0:	43db      	mvns	r3, r3
 8000eb2:	693a      	ldr	r2, [r7, #16]
 8000eb4:	4013      	ands	r3, r2
 8000eb6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000eb8:	683b      	ldr	r3, [r7, #0]
 8000eba:	68da      	ldr	r2, [r3, #12]
 8000ebc:	697b      	ldr	r3, [r7, #20]
 8000ebe:	005b      	lsls	r3, r3, #1
 8000ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ec4:	693a      	ldr	r2, [r7, #16]
 8000ec6:	4313      	orrs	r3, r2
 8000ec8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	693a      	ldr	r2, [r7, #16]
 8000ece:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	685b      	ldr	r3, [r3, #4]
 8000ed4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000ed6:	2201      	movs	r2, #1
 8000ed8:	697b      	ldr	r3, [r7, #20]
 8000eda:	fa02 f303 	lsl.w	r3, r2, r3
 8000ede:	43db      	mvns	r3, r3
 8000ee0:	693a      	ldr	r2, [r7, #16]
 8000ee2:	4013      	ands	r3, r2
 8000ee4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8000ee6:	683b      	ldr	r3, [r7, #0]
 8000ee8:	685b      	ldr	r3, [r3, #4]
 8000eea:	091b      	lsrs	r3, r3, #4
 8000eec:	f003 0201 	and.w	r2, r3, #1
 8000ef0:	697b      	ldr	r3, [r7, #20]
 8000ef2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ef6:	693a      	ldr	r2, [r7, #16]
 8000ef8:	4313      	orrs	r3, r2
 8000efa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	693a      	ldr	r2, [r7, #16]
 8000f00:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8000f02:	683b      	ldr	r3, [r7, #0]
 8000f04:	685b      	ldr	r3, [r3, #4]
 8000f06:	f003 0303 	and.w	r3, r3, #3
 8000f0a:	2b03      	cmp	r3, #3
 8000f0c:	d118      	bne.n	8000f40 <HAL_GPIO_Init+0x174>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f12:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8000f14:	2201      	movs	r2, #1
 8000f16:	697b      	ldr	r3, [r7, #20]
 8000f18:	fa02 f303 	lsl.w	r3, r2, r3
 8000f1c:	43db      	mvns	r3, r3
 8000f1e:	693a      	ldr	r2, [r7, #16]
 8000f20:	4013      	ands	r3, r2
 8000f22:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8000f24:	683b      	ldr	r3, [r7, #0]
 8000f26:	685b      	ldr	r3, [r3, #4]
 8000f28:	08db      	lsrs	r3, r3, #3
 8000f2a:	f003 0201 	and.w	r2, r3, #1
 8000f2e:	697b      	ldr	r3, [r7, #20]
 8000f30:	fa02 f303 	lsl.w	r3, r2, r3
 8000f34:	693a      	ldr	r2, [r7, #16]
 8000f36:	4313      	orrs	r3, r2
 8000f38:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	693a      	ldr	r2, [r7, #16]
 8000f3e:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	68db      	ldr	r3, [r3, #12]
 8000f44:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000f46:	697b      	ldr	r3, [r7, #20]
 8000f48:	005b      	lsls	r3, r3, #1
 8000f4a:	2203      	movs	r2, #3
 8000f4c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f50:	43db      	mvns	r3, r3
 8000f52:	693a      	ldr	r2, [r7, #16]
 8000f54:	4013      	ands	r3, r2
 8000f56:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000f58:	683b      	ldr	r3, [r7, #0]
 8000f5a:	689a      	ldr	r2, [r3, #8]
 8000f5c:	697b      	ldr	r3, [r7, #20]
 8000f5e:	005b      	lsls	r3, r3, #1
 8000f60:	fa02 f303 	lsl.w	r3, r2, r3
 8000f64:	693a      	ldr	r2, [r7, #16]
 8000f66:	4313      	orrs	r3, r2
 8000f68:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	693a      	ldr	r2, [r7, #16]
 8000f6e:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000f70:	683b      	ldr	r3, [r7, #0]
 8000f72:	685b      	ldr	r3, [r3, #4]
 8000f74:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	f000 80ac 	beq.w	80010d6 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f7e:	4b5e      	ldr	r3, [pc, #376]	; (80010f8 <HAL_GPIO_Init+0x32c>)
 8000f80:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000f82:	4a5d      	ldr	r2, [pc, #372]	; (80010f8 <HAL_GPIO_Init+0x32c>)
 8000f84:	f043 0301 	orr.w	r3, r3, #1
 8000f88:	6613      	str	r3, [r2, #96]	; 0x60
 8000f8a:	4b5b      	ldr	r3, [pc, #364]	; (80010f8 <HAL_GPIO_Init+0x32c>)
 8000f8c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000f8e:	f003 0301 	and.w	r3, r3, #1
 8000f92:	60bb      	str	r3, [r7, #8]
 8000f94:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000f96:	4a59      	ldr	r2, [pc, #356]	; (80010fc <HAL_GPIO_Init+0x330>)
 8000f98:	697b      	ldr	r3, [r7, #20]
 8000f9a:	089b      	lsrs	r3, r3, #2
 8000f9c:	3302      	adds	r3, #2
 8000f9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000fa2:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000fa4:	697b      	ldr	r3, [r7, #20]
 8000fa6:	f003 0303 	and.w	r3, r3, #3
 8000faa:	009b      	lsls	r3, r3, #2
 8000fac:	220f      	movs	r2, #15
 8000fae:	fa02 f303 	lsl.w	r3, r2, r3
 8000fb2:	43db      	mvns	r3, r3
 8000fb4:	693a      	ldr	r2, [r7, #16]
 8000fb6:	4013      	ands	r3, r2
 8000fb8:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000fc0:	d025      	beq.n	800100e <HAL_GPIO_Init+0x242>
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	4a4e      	ldr	r2, [pc, #312]	; (8001100 <HAL_GPIO_Init+0x334>)
 8000fc6:	4293      	cmp	r3, r2
 8000fc8:	d01f      	beq.n	800100a <HAL_GPIO_Init+0x23e>
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	4a4d      	ldr	r2, [pc, #308]	; (8001104 <HAL_GPIO_Init+0x338>)
 8000fce:	4293      	cmp	r3, r2
 8000fd0:	d019      	beq.n	8001006 <HAL_GPIO_Init+0x23a>
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	4a4c      	ldr	r2, [pc, #304]	; (8001108 <HAL_GPIO_Init+0x33c>)
 8000fd6:	4293      	cmp	r3, r2
 8000fd8:	d013      	beq.n	8001002 <HAL_GPIO_Init+0x236>
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	4a4b      	ldr	r2, [pc, #300]	; (800110c <HAL_GPIO_Init+0x340>)
 8000fde:	4293      	cmp	r3, r2
 8000fe0:	d00d      	beq.n	8000ffe <HAL_GPIO_Init+0x232>
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	4a4a      	ldr	r2, [pc, #296]	; (8001110 <HAL_GPIO_Init+0x344>)
 8000fe6:	4293      	cmp	r3, r2
 8000fe8:	d007      	beq.n	8000ffa <HAL_GPIO_Init+0x22e>
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	4a49      	ldr	r2, [pc, #292]	; (8001114 <HAL_GPIO_Init+0x348>)
 8000fee:	4293      	cmp	r3, r2
 8000ff0:	d101      	bne.n	8000ff6 <HAL_GPIO_Init+0x22a>
 8000ff2:	2306      	movs	r3, #6
 8000ff4:	e00c      	b.n	8001010 <HAL_GPIO_Init+0x244>
 8000ff6:	2307      	movs	r3, #7
 8000ff8:	e00a      	b.n	8001010 <HAL_GPIO_Init+0x244>
 8000ffa:	2305      	movs	r3, #5
 8000ffc:	e008      	b.n	8001010 <HAL_GPIO_Init+0x244>
 8000ffe:	2304      	movs	r3, #4
 8001000:	e006      	b.n	8001010 <HAL_GPIO_Init+0x244>
 8001002:	2303      	movs	r3, #3
 8001004:	e004      	b.n	8001010 <HAL_GPIO_Init+0x244>
 8001006:	2302      	movs	r3, #2
 8001008:	e002      	b.n	8001010 <HAL_GPIO_Init+0x244>
 800100a:	2301      	movs	r3, #1
 800100c:	e000      	b.n	8001010 <HAL_GPIO_Init+0x244>
 800100e:	2300      	movs	r3, #0
 8001010:	697a      	ldr	r2, [r7, #20]
 8001012:	f002 0203 	and.w	r2, r2, #3
 8001016:	0092      	lsls	r2, r2, #2
 8001018:	4093      	lsls	r3, r2
 800101a:	693a      	ldr	r2, [r7, #16]
 800101c:	4313      	orrs	r3, r2
 800101e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001020:	4936      	ldr	r1, [pc, #216]	; (80010fc <HAL_GPIO_Init+0x330>)
 8001022:	697b      	ldr	r3, [r7, #20]
 8001024:	089b      	lsrs	r3, r3, #2
 8001026:	3302      	adds	r3, #2
 8001028:	693a      	ldr	r2, [r7, #16]
 800102a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800102e:	4b3a      	ldr	r3, [pc, #232]	; (8001118 <HAL_GPIO_Init+0x34c>)
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001034:	68fb      	ldr	r3, [r7, #12]
 8001036:	43db      	mvns	r3, r3
 8001038:	693a      	ldr	r2, [r7, #16]
 800103a:	4013      	ands	r3, r2
 800103c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800103e:	683b      	ldr	r3, [r7, #0]
 8001040:	685b      	ldr	r3, [r3, #4]
 8001042:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001046:	2b00      	cmp	r3, #0
 8001048:	d003      	beq.n	8001052 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800104a:	693a      	ldr	r2, [r7, #16]
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	4313      	orrs	r3, r2
 8001050:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001052:	4a31      	ldr	r2, [pc, #196]	; (8001118 <HAL_GPIO_Init+0x34c>)
 8001054:	693b      	ldr	r3, [r7, #16]
 8001056:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8001058:	4b2f      	ldr	r3, [pc, #188]	; (8001118 <HAL_GPIO_Init+0x34c>)
 800105a:	685b      	ldr	r3, [r3, #4]
 800105c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800105e:	68fb      	ldr	r3, [r7, #12]
 8001060:	43db      	mvns	r3, r3
 8001062:	693a      	ldr	r2, [r7, #16]
 8001064:	4013      	ands	r3, r2
 8001066:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001068:	683b      	ldr	r3, [r7, #0]
 800106a:	685b      	ldr	r3, [r3, #4]
 800106c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001070:	2b00      	cmp	r3, #0
 8001072:	d003      	beq.n	800107c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001074:	693a      	ldr	r2, [r7, #16]
 8001076:	68fb      	ldr	r3, [r7, #12]
 8001078:	4313      	orrs	r3, r2
 800107a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800107c:	4a26      	ldr	r2, [pc, #152]	; (8001118 <HAL_GPIO_Init+0x34c>)
 800107e:	693b      	ldr	r3, [r7, #16]
 8001080:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001082:	4b25      	ldr	r3, [pc, #148]	; (8001118 <HAL_GPIO_Init+0x34c>)
 8001084:	689b      	ldr	r3, [r3, #8]
 8001086:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001088:	68fb      	ldr	r3, [r7, #12]
 800108a:	43db      	mvns	r3, r3
 800108c:	693a      	ldr	r2, [r7, #16]
 800108e:	4013      	ands	r3, r2
 8001090:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001092:	683b      	ldr	r3, [r7, #0]
 8001094:	685b      	ldr	r3, [r3, #4]
 8001096:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800109a:	2b00      	cmp	r3, #0
 800109c:	d003      	beq.n	80010a6 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800109e:	693a      	ldr	r2, [r7, #16]
 80010a0:	68fb      	ldr	r3, [r7, #12]
 80010a2:	4313      	orrs	r3, r2
 80010a4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80010a6:	4a1c      	ldr	r2, [pc, #112]	; (8001118 <HAL_GPIO_Init+0x34c>)
 80010a8:	693b      	ldr	r3, [r7, #16]
 80010aa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80010ac:	4b1a      	ldr	r3, [pc, #104]	; (8001118 <HAL_GPIO_Init+0x34c>)
 80010ae:	68db      	ldr	r3, [r3, #12]
 80010b0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80010b2:	68fb      	ldr	r3, [r7, #12]
 80010b4:	43db      	mvns	r3, r3
 80010b6:	693a      	ldr	r2, [r7, #16]
 80010b8:	4013      	ands	r3, r2
 80010ba:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80010bc:	683b      	ldr	r3, [r7, #0]
 80010be:	685b      	ldr	r3, [r3, #4]
 80010c0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d003      	beq.n	80010d0 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80010c8:	693a      	ldr	r2, [r7, #16]
 80010ca:	68fb      	ldr	r3, [r7, #12]
 80010cc:	4313      	orrs	r3, r2
 80010ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80010d0:	4a11      	ldr	r2, [pc, #68]	; (8001118 <HAL_GPIO_Init+0x34c>)
 80010d2:	693b      	ldr	r3, [r7, #16]
 80010d4:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80010d6:	697b      	ldr	r3, [r7, #20]
 80010d8:	3301      	adds	r3, #1
 80010da:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80010dc:	683b      	ldr	r3, [r7, #0]
 80010de:	681a      	ldr	r2, [r3, #0]
 80010e0:	697b      	ldr	r3, [r7, #20]
 80010e2:	fa22 f303 	lsr.w	r3, r2, r3
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	f47f ae78 	bne.w	8000ddc <HAL_GPIO_Init+0x10>
  }
}
 80010ec:	bf00      	nop
 80010ee:	371c      	adds	r7, #28
 80010f0:	46bd      	mov	sp, r7
 80010f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f6:	4770      	bx	lr
 80010f8:	40021000 	.word	0x40021000
 80010fc:	40010000 	.word	0x40010000
 8001100:	48000400 	.word	0x48000400
 8001104:	48000800 	.word	0x48000800
 8001108:	48000c00 	.word	0x48000c00
 800110c:	48001000 	.word	0x48001000
 8001110:	48001400 	.word	0x48001400
 8001114:	48001800 	.word	0x48001800
 8001118:	40010400 	.word	0x40010400

0800111c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800111c:	b480      	push	{r7}
 800111e:	b083      	sub	sp, #12
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
 8001124:	460b      	mov	r3, r1
 8001126:	807b      	strh	r3, [r7, #2]
 8001128:	4613      	mov	r3, r2
 800112a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800112c:	787b      	ldrb	r3, [r7, #1]
 800112e:	2b00      	cmp	r3, #0
 8001130:	d003      	beq.n	800113a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001132:	887a      	ldrh	r2, [r7, #2]
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001138:	e002      	b.n	8001140 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800113a:	887a      	ldrh	r2, [r7, #2]
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001140:	bf00      	nop
 8001142:	370c      	adds	r7, #12
 8001144:	46bd      	mov	sp, r7
 8001146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114a:	4770      	bx	lr

0800114c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b082      	sub	sp, #8
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	2b00      	cmp	r3, #0
 8001158:	d101      	bne.n	800115e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800115a:	2301      	movs	r3, #1
 800115c:	e081      	b.n	8001262 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001164:	b2db      	uxtb	r3, r3
 8001166:	2b00      	cmp	r3, #0
 8001168:	d106      	bne.n	8001178 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	2200      	movs	r2, #0
 800116e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001172:	6878      	ldr	r0, [r7, #4]
 8001174:	f005 fb28 	bl	80067c8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	2224      	movs	r2, #36	; 0x24
 800117c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	681a      	ldr	r2, [r3, #0]
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	f022 0201 	bic.w	r2, r2, #1
 800118e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	685a      	ldr	r2, [r3, #4]
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800119c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	689a      	ldr	r2, [r3, #8]
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80011ac:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	68db      	ldr	r3, [r3, #12]
 80011b2:	2b01      	cmp	r3, #1
 80011b4:	d107      	bne.n	80011c6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	689a      	ldr	r2, [r3, #8]
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80011c2:	609a      	str	r2, [r3, #8]
 80011c4:	e006      	b.n	80011d4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	689a      	ldr	r2, [r3, #8]
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80011d2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	68db      	ldr	r3, [r3, #12]
 80011d8:	2b02      	cmp	r3, #2
 80011da:	d104      	bne.n	80011e6 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80011e4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	685b      	ldr	r3, [r3, #4]
 80011ec:	687a      	ldr	r2, [r7, #4]
 80011ee:	6812      	ldr	r2, [r2, #0]
 80011f0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80011f4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80011f8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	68da      	ldr	r2, [r3, #12]
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001208:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	691a      	ldr	r2, [r3, #16]
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	695b      	ldr	r3, [r3, #20]
 8001212:	ea42 0103 	orr.w	r1, r2, r3
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	699b      	ldr	r3, [r3, #24]
 800121a:	021a      	lsls	r2, r3, #8
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	430a      	orrs	r2, r1
 8001222:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	69d9      	ldr	r1, [r3, #28]
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	6a1a      	ldr	r2, [r3, #32]
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	430a      	orrs	r2, r1
 8001232:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	681a      	ldr	r2, [r3, #0]
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	f042 0201 	orr.w	r2, r2, #1
 8001242:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	2200      	movs	r2, #0
 8001248:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	2220      	movs	r2, #32
 800124e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	2200      	movs	r2, #0
 8001256:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	2200      	movs	r2, #0
 800125c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8001260:	2300      	movs	r3, #0
}
 8001262:	4618      	mov	r0, r3
 8001264:	3708      	adds	r7, #8
 8001266:	46bd      	mov	sp, r7
 8001268:	bd80      	pop	{r7, pc}

0800126a <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800126a:	b480      	push	{r7}
 800126c:	b083      	sub	sp, #12
 800126e:	af00      	add	r7, sp, #0
 8001270:	6078      	str	r0, [r7, #4]
 8001272:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800127a:	b2db      	uxtb	r3, r3
 800127c:	2b20      	cmp	r3, #32
 800127e:	d138      	bne.n	80012f2 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001286:	2b01      	cmp	r3, #1
 8001288:	d101      	bne.n	800128e <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800128a:	2302      	movs	r3, #2
 800128c:	e032      	b.n	80012f4 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	2201      	movs	r2, #1
 8001292:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	2224      	movs	r2, #36	; 0x24
 800129a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	681a      	ldr	r2, [r3, #0]
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	f022 0201 	bic.w	r2, r2, #1
 80012ac:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	681a      	ldr	r2, [r3, #0]
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80012bc:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	6819      	ldr	r1, [r3, #0]
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	683a      	ldr	r2, [r7, #0]
 80012ca:	430a      	orrs	r2, r1
 80012cc:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	681a      	ldr	r2, [r3, #0]
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	f042 0201 	orr.w	r2, r2, #1
 80012dc:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	2220      	movs	r2, #32
 80012e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	2200      	movs	r2, #0
 80012ea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80012ee:	2300      	movs	r3, #0
 80012f0:	e000      	b.n	80012f4 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80012f2:	2302      	movs	r3, #2
  }
}
 80012f4:	4618      	mov	r0, r3
 80012f6:	370c      	adds	r7, #12
 80012f8:	46bd      	mov	sp, r7
 80012fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fe:	4770      	bx	lr

08001300 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001300:	b480      	push	{r7}
 8001302:	b085      	sub	sp, #20
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
 8001308:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001310:	b2db      	uxtb	r3, r3
 8001312:	2b20      	cmp	r3, #32
 8001314:	d139      	bne.n	800138a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800131c:	2b01      	cmp	r3, #1
 800131e:	d101      	bne.n	8001324 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001320:	2302      	movs	r3, #2
 8001322:	e033      	b.n	800138c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	2201      	movs	r2, #1
 8001328:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	2224      	movs	r2, #36	; 0x24
 8001330:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	681a      	ldr	r2, [r3, #0]
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	f022 0201 	bic.w	r2, r2, #1
 8001342:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001352:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001354:	683b      	ldr	r3, [r7, #0]
 8001356:	021b      	lsls	r3, r3, #8
 8001358:	68fa      	ldr	r2, [r7, #12]
 800135a:	4313      	orrs	r3, r2
 800135c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	68fa      	ldr	r2, [r7, #12]
 8001364:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	681a      	ldr	r2, [r3, #0]
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	f042 0201 	orr.w	r2, r2, #1
 8001374:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	2220      	movs	r2, #32
 800137a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	2200      	movs	r2, #0
 8001382:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001386:	2300      	movs	r3, #0
 8001388:	e000      	b.n	800138c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800138a:	2302      	movs	r3, #2
  }
}
 800138c:	4618      	mov	r0, r3
 800138e:	3714      	adds	r7, #20
 8001390:	46bd      	mov	sp, r7
 8001392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001396:	4770      	bx	lr

08001398 <HAL_LCD_Init>:
  * @note   This function can be used only when the LCD is disabled.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Init(LCD_HandleTypeDef *hlcd)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b086      	sub	sp, #24
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status;

  /* Check the LCD handle allocation */
  if (hlcd == NULL)
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d101      	bne.n	80013aa <HAL_LCD_Init+0x12>
  {
    return HAL_ERROR;
 80013a6:	2301      	movs	r3, #1
 80013a8:	e0af      	b.n	800150a <HAL_LCD_Init+0x172>
  assert_param(IS_LCD_CONTRAST(hlcd->Init.Contrast));
  assert_param(IS_LCD_BLINK_FREQUENCY(hlcd->Init.BlinkFrequency));
  assert_param(IS_LCD_BLINK_MODE(hlcd->Init.BlinkMode));
  assert_param(IS_LCD_MUX_SEGMENT(hlcd->Init.MuxSegment));

  if (hlcd->State == HAL_LCD_STATE_RESET)
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80013b0:	b2db      	uxtb	r3, r3
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d106      	bne.n	80013c4 <HAL_LCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hlcd->Lock = HAL_UNLOCKED;
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	2200      	movs	r2, #0
 80013ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize the low level hardware (MSP) */
    HAL_LCD_MspInit(hlcd);
 80013be:	6878      	ldr	r0, [r7, #4]
 80013c0:	f005 fa46 	bl	8006850 <HAL_LCD_MspInit>
  }

  hlcd->State = HAL_LCD_STATE_BUSY;
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	2202      	movs	r2, #2
 80013c8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Disable the peripheral */
  __HAL_LCD_DISABLE(hlcd);
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	681a      	ldr	r2, [r3, #0]
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	f022 0201 	bic.w	r2, r2, #1
 80013da:	601a      	str	r2, [r3, #0]

  /* Clear the LCD_RAM registers and enable the display request by setting the UDR bit
     in the LCD_SR register */
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 80013dc:	2300      	movs	r3, #0
 80013de:	617b      	str	r3, [r7, #20]
 80013e0:	e00a      	b.n	80013f8 <HAL_LCD_Init+0x60>
  {
    hlcd->Instance->RAM[counter] = 0;
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	681a      	ldr	r2, [r3, #0]
 80013e6:	697b      	ldr	r3, [r7, #20]
 80013e8:	3304      	adds	r3, #4
 80013ea:	009b      	lsls	r3, r3, #2
 80013ec:	4413      	add	r3, r2
 80013ee:	2200      	movs	r2, #0
 80013f0:	605a      	str	r2, [r3, #4]
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 80013f2:	697b      	ldr	r3, [r7, #20]
 80013f4:	3301      	adds	r3, #1
 80013f6:	617b      	str	r3, [r7, #20]
 80013f8:	697b      	ldr	r3, [r7, #20]
 80013fa:	2b0f      	cmp	r3, #15
 80013fc:	d9f1      	bls.n	80013e2 <HAL_LCD_Init+0x4a>
  }
  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	689a      	ldr	r2, [r3, #8]
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	f042 0204 	orr.w	r2, r2, #4
 800140c:	609a      	str	r2, [r3, #8]
     Set BLINKF[2:0] bits according to hlcd->Init.BlinkFrequency value
     Set DEAD[2:0] bits according to hlcd->Init.DeadTime value
     Set PON[2:0] bits according to hlcd->Init.PulseOnDuration value
     Set CC[2:0] bits according to hlcd->Init.Contrast value
     Set HD bit according to hlcd->Init.HighDrive value */
  MODIFY_REG(hlcd->Instance->FCR, \
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	685a      	ldr	r2, [r3, #4]
 8001414:	4b3f      	ldr	r3, [pc, #252]	; (8001514 <HAL_LCD_Init+0x17c>)
 8001416:	4013      	ands	r3, r2
 8001418:	687a      	ldr	r2, [r7, #4]
 800141a:	6851      	ldr	r1, [r2, #4]
 800141c:	687a      	ldr	r2, [r7, #4]
 800141e:	6892      	ldr	r2, [r2, #8]
 8001420:	4311      	orrs	r1, r2
 8001422:	687a      	ldr	r2, [r7, #4]
 8001424:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8001426:	4311      	orrs	r1, r2
 8001428:	687a      	ldr	r2, [r7, #4]
 800142a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800142c:	4311      	orrs	r1, r2
 800142e:	687a      	ldr	r2, [r7, #4]
 8001430:	69d2      	ldr	r2, [r2, #28]
 8001432:	4311      	orrs	r1, r2
 8001434:	687a      	ldr	r2, [r7, #4]
 8001436:	6a12      	ldr	r2, [r2, #32]
 8001438:	4311      	orrs	r1, r2
 800143a:	687a      	ldr	r2, [r7, #4]
 800143c:	6992      	ldr	r2, [r2, #24]
 800143e:	4311      	orrs	r1, r2
 8001440:	687a      	ldr	r2, [r7, #4]
 8001442:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001444:	4311      	orrs	r1, r2
 8001446:	687a      	ldr	r2, [r7, #4]
 8001448:	6812      	ldr	r2, [r2, #0]
 800144a:	430b      	orrs	r3, r1
 800144c:	6053      	str	r3, [r2, #4]
              hlcd->Init.DeadTime | hlcd->Init.PulseOnDuration | hlcd->Init.Contrast | hlcd->Init.HighDrive));

  /* Wait until LCD Frame Control Register Synchronization flag (FCRSF) is set in the LCD_SR register
     This bit is set by hardware each time the LCD_FCR register is updated in the LCDCLK
     domain. It is cleared by hardware when writing to the LCD_FCR register.*/
  status = LCD_WaitForSynchro(hlcd);
 800144e:	6878      	ldr	r0, [r7, #4]
 8001450:	f000 f94c 	bl	80016ec <LCD_WaitForSynchro>
 8001454:	4603      	mov	r3, r0
 8001456:	74fb      	strb	r3, [r7, #19]
  if (status != HAL_OK)
 8001458:	7cfb      	ldrb	r3, [r7, #19]
 800145a:	2b00      	cmp	r3, #0
 800145c:	d001      	beq.n	8001462 <HAL_LCD_Init+0xca>
  {
    return status;
 800145e:	7cfb      	ldrb	r3, [r7, #19]
 8001460:	e053      	b.n	800150a <HAL_LCD_Init+0x172>
  /* Configure the LCD Duty, Bias, Voltage Source, Dead Time, Pulse On Duration and Contrast:
     Set DUTY[2:0] bits according to hlcd->Init.Duty value
     Set BIAS[1:0] bits according to hlcd->Init.Bias value
     Set VSEL bit according to hlcd->Init.VoltageSource value
     Set MUX_SEG bit according to hlcd->Init.MuxSegment value */
  MODIFY_REG(hlcd->Instance->CR, \
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	f023 01fe 	bic.w	r1, r3, #254	; 0xfe
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	68da      	ldr	r2, [r3, #12]
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	691b      	ldr	r3, [r3, #16]
 8001474:	431a      	orrs	r2, r3
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	695b      	ldr	r3, [r3, #20]
 800147a:	431a      	orrs	r2, r3
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001480:	431a      	orrs	r2, r3
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	430a      	orrs	r2, r1
 8001488:	601a      	str	r2, [r3, #0]
             (LCD_CR_DUTY | LCD_CR_BIAS | LCD_CR_VSEL | LCD_CR_MUX_SEG), \
             (hlcd->Init.Duty | hlcd->Init.Bias | hlcd->Init.VoltageSource | hlcd->Init.MuxSegment));

  /* Enable the peripheral */
  __HAL_LCD_ENABLE(hlcd);
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	681a      	ldr	r2, [r3, #0]
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	f042 0201 	orr.w	r2, r2, #1
 8001498:	601a      	str	r2, [r3, #0]

  /* Get timeout */
  tickstart = HAL_GetTick();
 800149a:	f7ff f8d5 	bl	8000648 <HAL_GetTick>
 800149e:	60f8      	str	r0, [r7, #12]

  /* Wait Until the LCD is enabled */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 80014a0:	e00c      	b.n	80014bc <HAL_LCD_Init+0x124>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 80014a2:	f7ff f8d1 	bl	8000648 <HAL_GetTick>
 80014a6:	4602      	mov	r2, r0
 80014a8:	68fb      	ldr	r3, [r7, #12]
 80014aa:	1ad3      	subs	r3, r2, r3
 80014ac:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80014b0:	d904      	bls.n	80014bc <HAL_LCD_Init+0x124>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_ENS;
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	2208      	movs	r2, #8
 80014b6:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 80014b8:	2303      	movs	r3, #3
 80014ba:	e026      	b.n	800150a <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	689b      	ldr	r3, [r3, #8]
 80014c2:	f003 0301 	and.w	r3, r3, #1
 80014c6:	2b01      	cmp	r3, #1
 80014c8:	d1eb      	bne.n	80014a2 <HAL_LCD_Init+0x10a>
    }
  }

  /* Get timeout */
  tickstart = HAL_GetTick();
 80014ca:	f7ff f8bd 	bl	8000648 <HAL_GetTick>
 80014ce:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD Booster is ready */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 80014d0:	e00c      	b.n	80014ec <HAL_LCD_Init+0x154>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 80014d2:	f7ff f8b9 	bl	8000648 <HAL_GetTick>
 80014d6:	4602      	mov	r2, r0
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	1ad3      	subs	r3, r2, r3
 80014dc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80014e0:	d904      	bls.n	80014ec <HAL_LCD_Init+0x154>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_RDY;
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	2210      	movs	r2, #16
 80014e6:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 80014e8:	2303      	movs	r3, #3
 80014ea:	e00e      	b.n	800150a <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	689b      	ldr	r3, [r3, #8]
 80014f2:	f003 0310 	and.w	r3, r3, #16
 80014f6:	2b10      	cmp	r3, #16
 80014f8:	d1eb      	bne.n	80014d2 <HAL_LCD_Init+0x13a>
    }
  }

  /* Initialize the LCD state */
  hlcd->ErrorCode = HAL_LCD_ERROR_NONE;
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	2200      	movs	r2, #0
 80014fe:	639a      	str	r2, [r3, #56]	; 0x38
  hlcd->State = HAL_LCD_STATE_READY;
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	2201      	movs	r2, #1
 8001504:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return status;
 8001508:	7cfb      	ldrb	r3, [r7, #19]
}
 800150a:	4618      	mov	r0, r3
 800150c:	3718      	adds	r7, #24
 800150e:	46bd      	mov	sp, r7
 8001510:	bd80      	pop	{r7, pc}
 8001512:	bf00      	nop
 8001514:	fc00000e 	.word	0xfc00000e

08001518 <HAL_LCD_Write>:
  * @param RAMRegisterMask specifies the LCD RAM Register Data Mask.
  * @param Data specifies LCD Data Value to be written.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Write(LCD_HandleTypeDef *hlcd, uint32_t RAMRegisterIndex, uint32_t RAMRegisterMask, uint32_t Data)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b086      	sub	sp, #24
 800151c:	af00      	add	r7, sp, #0
 800151e:	60f8      	str	r0, [r7, #12]
 8001520:	60b9      	str	r1, [r7, #8]
 8001522:	607a      	str	r2, [r7, #4]
 8001524:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;
  HAL_LCD_StateTypeDef state = hlcd->State;
 8001526:	68fb      	ldr	r3, [r7, #12]
 8001528:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800152c:	75fb      	strb	r3, [r7, #23]
  
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 800152e:	7dfb      	ldrb	r3, [r7, #23]
 8001530:	2b01      	cmp	r3, #1
 8001532:	d002      	beq.n	800153a <HAL_LCD_Write+0x22>
 8001534:	7dfb      	ldrb	r3, [r7, #23]
 8001536:	2b02      	cmp	r3, #2
 8001538:	d144      	bne.n	80015c4 <HAL_LCD_Write+0xac>
  {
    /* Check the parameters */
    assert_param(IS_LCD_RAM_REGISTER(RAMRegisterIndex));

    if (hlcd->State == HAL_LCD_STATE_READY)
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001540:	b2db      	uxtb	r3, r3
 8001542:	2b01      	cmp	r3, #1
 8001544:	d12a      	bne.n	800159c <HAL_LCD_Write+0x84>
    {
      /* Process Locked */
      __HAL_LOCK(hlcd);
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800154c:	2b01      	cmp	r3, #1
 800154e:	d101      	bne.n	8001554 <HAL_LCD_Write+0x3c>
 8001550:	2302      	movs	r3, #2
 8001552:	e038      	b.n	80015c6 <HAL_LCD_Write+0xae>
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	2201      	movs	r2, #1
 8001558:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hlcd->State = HAL_LCD_STATE_BUSY;
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	2202      	movs	r2, #2
 8001560:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Get timeout */
      tickstart = HAL_GetTick();
 8001564:	f7ff f870 	bl	8000648 <HAL_GetTick>
 8001568:	6138      	str	r0, [r7, #16]

      /*!< Wait Until the LCD is ready */
      while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 800156a:	e010      	b.n	800158e <HAL_LCD_Write+0x76>
      {
        if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 800156c:	f7ff f86c 	bl	8000648 <HAL_GetTick>
 8001570:	4602      	mov	r2, r0
 8001572:	693b      	ldr	r3, [r7, #16]
 8001574:	1ad3      	subs	r3, r2, r3
 8001576:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800157a:	d908      	bls.n	800158e <HAL_LCD_Write+0x76>
        {
          hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	2202      	movs	r2, #2
 8001580:	639a      	str	r2, [r3, #56]	; 0x38

          /* Process Unlocked */
          __HAL_UNLOCK(hlcd);
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	2200      	movs	r2, #0
 8001586:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          return HAL_TIMEOUT;
 800158a:	2303      	movs	r3, #3
 800158c:	e01b      	b.n	80015c6 <HAL_LCD_Write+0xae>
      while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 800158e:	68fb      	ldr	r3, [r7, #12]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	689b      	ldr	r3, [r3, #8]
 8001594:	f003 0304 	and.w	r3, r3, #4
 8001598:	2b04      	cmp	r3, #4
 800159a:	d0e7      	beq.n	800156c <HAL_LCD_Write+0x54>
        }
      }
    }

    /* Copy the new Data bytes to LCD RAM register */
    MODIFY_REG(hlcd->Instance->RAM[RAMRegisterIndex], ~(RAMRegisterMask), Data);
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	681a      	ldr	r2, [r3, #0]
 80015a0:	68bb      	ldr	r3, [r7, #8]
 80015a2:	3304      	adds	r3, #4
 80015a4:	009b      	lsls	r3, r3, #2
 80015a6:	4413      	add	r3, r2
 80015a8:	685a      	ldr	r2, [r3, #4]
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	401a      	ands	r2, r3
 80015ae:	68fb      	ldr	r3, [r7, #12]
 80015b0:	6819      	ldr	r1, [r3, #0]
 80015b2:	683b      	ldr	r3, [r7, #0]
 80015b4:	431a      	orrs	r2, r3
 80015b6:	68bb      	ldr	r3, [r7, #8]
 80015b8:	3304      	adds	r3, #4
 80015ba:	009b      	lsls	r3, r3, #2
 80015bc:	440b      	add	r3, r1
 80015be:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 80015c0:	2300      	movs	r3, #0
 80015c2:	e000      	b.n	80015c6 <HAL_LCD_Write+0xae>
  }
  else
  {
    return HAL_ERROR;
 80015c4:	2301      	movs	r3, #1
  }
}
 80015c6:	4618      	mov	r0, r3
 80015c8:	3718      	adds	r7, #24
 80015ca:	46bd      	mov	sp, r7
 80015cc:	bd80      	pop	{r7, pc}

080015ce <HAL_LCD_Clear>:
  * @brief Clear the LCD RAM registers.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Clear(LCD_HandleTypeDef *hlcd)
{
 80015ce:	b580      	push	{r7, lr}
 80015d0:	b086      	sub	sp, #24
 80015d2:	af00      	add	r7, sp, #0
 80015d4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status = HAL_ERROR;
 80015d6:	2301      	movs	r3, #1
 80015d8:	74fb      	strb	r3, [r7, #19]
  HAL_LCD_StateTypeDef state = hlcd->State;
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80015e0:	74bb      	strb	r3, [r7, #18]
  
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 80015e2:	7cbb      	ldrb	r3, [r7, #18]
 80015e4:	2b01      	cmp	r3, #1
 80015e6:	d002      	beq.n	80015ee <HAL_LCD_Clear+0x20>
 80015e8:	7cbb      	ldrb	r3, [r7, #18]
 80015ea:	2b02      	cmp	r3, #2
 80015ec:	d140      	bne.n	8001670 <HAL_LCD_Clear+0xa2>
  {
    /* Process Locked */
    __HAL_LOCK(hlcd);
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80015f4:	2b01      	cmp	r3, #1
 80015f6:	d101      	bne.n	80015fc <HAL_LCD_Clear+0x2e>
 80015f8:	2302      	movs	r3, #2
 80015fa:	e03a      	b.n	8001672 <HAL_LCD_Clear+0xa4>
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	2201      	movs	r2, #1
 8001600:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    hlcd->State = HAL_LCD_STATE_BUSY;
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	2202      	movs	r2, #2
 8001608:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Get timeout */
    tickstart = HAL_GetTick();
 800160c:	f7ff f81c 	bl	8000648 <HAL_GetTick>
 8001610:	60f8      	str	r0, [r7, #12]

    /*!< Wait Until the LCD is ready */
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8001612:	e010      	b.n	8001636 <HAL_LCD_Clear+0x68>
    {
      if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8001614:	f7ff f818 	bl	8000648 <HAL_GetTick>
 8001618:	4602      	mov	r2, r0
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	1ad3      	subs	r3, r2, r3
 800161e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001622:	d908      	bls.n	8001636 <HAL_LCD_Clear+0x68>
      {
        hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	2202      	movs	r2, #2
 8001628:	639a      	str	r2, [r3, #56]	; 0x38

        /* Process Unlocked */
        __HAL_UNLOCK(hlcd);
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	2200      	movs	r2, #0
 800162e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8001632:	2303      	movs	r3, #3
 8001634:	e01d      	b.n	8001672 <HAL_LCD_Clear+0xa4>
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	689b      	ldr	r3, [r3, #8]
 800163c:	f003 0304 	and.w	r3, r3, #4
 8001640:	2b04      	cmp	r3, #4
 8001642:	d0e7      	beq.n	8001614 <HAL_LCD_Clear+0x46>
      }
    }
    /* Clear the LCD_RAM registers */
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8001644:	2300      	movs	r3, #0
 8001646:	617b      	str	r3, [r7, #20]
 8001648:	e00a      	b.n	8001660 <HAL_LCD_Clear+0x92>
    {
      hlcd->Instance->RAM[counter] = 0;
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	681a      	ldr	r2, [r3, #0]
 800164e:	697b      	ldr	r3, [r7, #20]
 8001650:	3304      	adds	r3, #4
 8001652:	009b      	lsls	r3, r3, #2
 8001654:	4413      	add	r3, r2
 8001656:	2200      	movs	r2, #0
 8001658:	605a      	str	r2, [r3, #4]
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 800165a:	697b      	ldr	r3, [r7, #20]
 800165c:	3301      	adds	r3, #1
 800165e:	617b      	str	r3, [r7, #20]
 8001660:	697b      	ldr	r3, [r7, #20]
 8001662:	2b0f      	cmp	r3, #15
 8001664:	d9f1      	bls.n	800164a <HAL_LCD_Clear+0x7c>
    }

    /* Update the LCD display */
    status = HAL_LCD_UpdateDisplayRequest(hlcd);
 8001666:	6878      	ldr	r0, [r7, #4]
 8001668:	f000 f807 	bl	800167a <HAL_LCD_UpdateDisplayRequest>
 800166c:	4603      	mov	r3, r0
 800166e:	74fb      	strb	r3, [r7, #19]
  }
  return status;
 8001670:	7cfb      	ldrb	r3, [r7, #19]
}
 8001672:	4618      	mov	r0, r3
 8001674:	3718      	adds	r7, #24
 8001676:	46bd      	mov	sp, r7
 8001678:	bd80      	pop	{r7, pc}

0800167a <HAL_LCD_UpdateDisplayRequest>:
  *         for which commons are active (depending on DUTY). For example if
  *         DUTY = 1/2, only the LCD_DISPLAY of COM0 and COM1 will be updated.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_UpdateDisplayRequest(LCD_HandleTypeDef *hlcd)
{
 800167a:	b580      	push	{r7, lr}
 800167c:	b084      	sub	sp, #16
 800167e:	af00      	add	r7, sp, #0
 8001680:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear the Update Display Done flag before starting the update display request */
  __HAL_LCD_CLEAR_FLAG(hlcd, LCD_FLAG_UDD);
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	2208      	movs	r2, #8
 8001688:	60da      	str	r2, [r3, #12]

  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	689a      	ldr	r2, [r3, #8]
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	f042 0204 	orr.w	r2, r2, #4
 8001698:	609a      	str	r2, [r3, #8]

  /* Get timeout */
  tickstart = HAL_GetTick();
 800169a:	f7fe ffd5 	bl	8000648 <HAL_GetTick>
 800169e:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD display is done */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 80016a0:	e010      	b.n	80016c4 <HAL_LCD_UpdateDisplayRequest+0x4a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 80016a2:	f7fe ffd1 	bl	8000648 <HAL_GetTick>
 80016a6:	4602      	mov	r2, r0
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	1ad3      	subs	r3, r2, r3
 80016ac:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80016b0:	d908      	bls.n	80016c4 <HAL_LCD_UpdateDisplayRequest+0x4a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_UDD;
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	2204      	movs	r2, #4
 80016b6:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hlcd);
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	2200      	movs	r2, #0
 80016bc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      return HAL_TIMEOUT;
 80016c0:	2303      	movs	r3, #3
 80016c2:	e00f      	b.n	80016e4 <HAL_LCD_UpdateDisplayRequest+0x6a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	689b      	ldr	r3, [r3, #8]
 80016ca:	f003 0308 	and.w	r3, r3, #8
 80016ce:	2b08      	cmp	r3, #8
 80016d0:	d1e7      	bne.n	80016a2 <HAL_LCD_UpdateDisplayRequest+0x28>
    }
  }

  hlcd->State = HAL_LCD_STATE_READY;
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	2201      	movs	r2, #1
 80016d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Process Unlocked */
  __HAL_UNLOCK(hlcd);
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	2200      	movs	r2, #0
 80016de:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80016e2:	2300      	movs	r3, #0
}
 80016e4:	4618      	mov	r0, r3
 80016e6:	3710      	adds	r7, #16
 80016e8:	46bd      	mov	sp, r7
 80016ea:	bd80      	pop	{r7, pc}

080016ec <LCD_WaitForSynchro>:
  * @brief  Wait until the LCD FCR register is synchronized in the LCDCLK domain.
  *   This function must be called after any write operation to LCD_FCR register.
  * @retval None
  */
HAL_StatusTypeDef LCD_WaitForSynchro(LCD_HandleTypeDef *hlcd)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b084      	sub	sp, #16
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Get timeout */
  tickstart = HAL_GetTick();
 80016f4:	f7fe ffa8 	bl	8000648 <HAL_GetTick>
 80016f8:	60f8      	str	r0, [r7, #12]

  /* Loop until FCRSF flag is set */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 80016fa:	e00c      	b.n	8001716 <LCD_WaitForSynchro+0x2a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 80016fc:	f7fe ffa4 	bl	8000648 <HAL_GetTick>
 8001700:	4602      	mov	r2, r0
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	1ad3      	subs	r3, r2, r3
 8001706:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800170a:	d904      	bls.n	8001716 <LCD_WaitForSynchro+0x2a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_FCRSF;
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	2201      	movs	r2, #1
 8001710:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8001712:	2303      	movs	r3, #3
 8001714:	e007      	b.n	8001726 <LCD_WaitForSynchro+0x3a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	689b      	ldr	r3, [r3, #8]
 800171c:	f003 0320 	and.w	r3, r3, #32
 8001720:	2b20      	cmp	r3, #32
 8001722:	d1eb      	bne.n	80016fc <LCD_WaitForSynchro+0x10>
    }
  }

  return HAL_OK;
 8001724:	2300      	movs	r3, #0
}
 8001726:	4618      	mov	r0, r3
 8001728:	3710      	adds	r7, #16
 800172a:	46bd      	mov	sp, r7
 800172c:	bd80      	pop	{r7, pc}
	...

08001730 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001730:	b480      	push	{r7}
 8001732:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001734:	4b04      	ldr	r3, [pc, #16]	; (8001748 <HAL_PWREx_GetVoltageRange+0x18>)
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 800173c:	4618      	mov	r0, r3
 800173e:	46bd      	mov	sp, r7
 8001740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001744:	4770      	bx	lr
 8001746:	bf00      	nop
 8001748:	40007000 	.word	0x40007000

0800174c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800174c:	b480      	push	{r7}
 800174e:	b085      	sub	sp, #20
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800175a:	d130      	bne.n	80017be <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800175c:	4b23      	ldr	r3, [pc, #140]	; (80017ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001764:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001768:	d038      	beq.n	80017dc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800176a:	4b20      	ldr	r3, [pc, #128]	; (80017ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001772:	4a1e      	ldr	r2, [pc, #120]	; (80017ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001774:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001778:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800177a:	4b1d      	ldr	r3, [pc, #116]	; (80017f0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	2232      	movs	r2, #50	; 0x32
 8001780:	fb02 f303 	mul.w	r3, r2, r3
 8001784:	4a1b      	ldr	r2, [pc, #108]	; (80017f4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001786:	fba2 2303 	umull	r2, r3, r2, r3
 800178a:	0c9b      	lsrs	r3, r3, #18
 800178c:	3301      	adds	r3, #1
 800178e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001790:	e002      	b.n	8001798 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001792:	68fb      	ldr	r3, [r7, #12]
 8001794:	3b01      	subs	r3, #1
 8001796:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001798:	4b14      	ldr	r3, [pc, #80]	; (80017ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800179a:	695b      	ldr	r3, [r3, #20]
 800179c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80017a0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80017a4:	d102      	bne.n	80017ac <HAL_PWREx_ControlVoltageScaling+0x60>
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d1f2      	bne.n	8001792 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80017ac:	4b0f      	ldr	r3, [pc, #60]	; (80017ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80017ae:	695b      	ldr	r3, [r3, #20]
 80017b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80017b4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80017b8:	d110      	bne.n	80017dc <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80017ba:	2303      	movs	r3, #3
 80017bc:	e00f      	b.n	80017de <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80017be:	4b0b      	ldr	r3, [pc, #44]	; (80017ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80017c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80017ca:	d007      	beq.n	80017dc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80017cc:	4b07      	ldr	r3, [pc, #28]	; (80017ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80017d4:	4a05      	ldr	r2, [pc, #20]	; (80017ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80017d6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80017da:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80017dc:	2300      	movs	r3, #0
}
 80017de:	4618      	mov	r0, r3
 80017e0:	3714      	adds	r7, #20
 80017e2:	46bd      	mov	sp, r7
 80017e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e8:	4770      	bx	lr
 80017ea:	bf00      	nop
 80017ec:	40007000 	.word	0x40007000
 80017f0:	20000008 	.word	0x20000008
 80017f4:	431bde83 	.word	0x431bde83

080017f8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b088      	sub	sp, #32
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	2b00      	cmp	r3, #0
 8001804:	d101      	bne.n	800180a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001806:	2301      	movs	r3, #1
 8001808:	e39d      	b.n	8001f46 <HAL_RCC_OscConfig+0x74e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800180a:	4ba4      	ldr	r3, [pc, #656]	; (8001a9c <HAL_RCC_OscConfig+0x2a4>)
 800180c:	689b      	ldr	r3, [r3, #8]
 800180e:	f003 030c 	and.w	r3, r3, #12
 8001812:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001814:	4ba1      	ldr	r3, [pc, #644]	; (8001a9c <HAL_RCC_OscConfig+0x2a4>)
 8001816:	68db      	ldr	r3, [r3, #12]
 8001818:	f003 0303 	and.w	r3, r3, #3
 800181c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	f003 0310 	and.w	r3, r3, #16
 8001826:	2b00      	cmp	r3, #0
 8001828:	f000 80e1 	beq.w	80019ee <HAL_RCC_OscConfig+0x1f6>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800182c:	69bb      	ldr	r3, [r7, #24]
 800182e:	2b00      	cmp	r3, #0
 8001830:	d007      	beq.n	8001842 <HAL_RCC_OscConfig+0x4a>
 8001832:	69bb      	ldr	r3, [r7, #24]
 8001834:	2b0c      	cmp	r3, #12
 8001836:	f040 8088 	bne.w	800194a <HAL_RCC_OscConfig+0x152>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800183a:	697b      	ldr	r3, [r7, #20]
 800183c:	2b01      	cmp	r3, #1
 800183e:	f040 8084 	bne.w	800194a <HAL_RCC_OscConfig+0x152>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001842:	4b96      	ldr	r3, [pc, #600]	; (8001a9c <HAL_RCC_OscConfig+0x2a4>)
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	f003 0302 	and.w	r3, r3, #2
 800184a:	2b00      	cmp	r3, #0
 800184c:	d005      	beq.n	800185a <HAL_RCC_OscConfig+0x62>
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	699b      	ldr	r3, [r3, #24]
 8001852:	2b00      	cmp	r3, #0
 8001854:	d101      	bne.n	800185a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001856:	2301      	movs	r3, #1
 8001858:	e375      	b.n	8001f46 <HAL_RCC_OscConfig+0x74e>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	6a1a      	ldr	r2, [r3, #32]
 800185e:	4b8f      	ldr	r3, [pc, #572]	; (8001a9c <HAL_RCC_OscConfig+0x2a4>)
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	f003 0308 	and.w	r3, r3, #8
 8001866:	2b00      	cmp	r3, #0
 8001868:	d004      	beq.n	8001874 <HAL_RCC_OscConfig+0x7c>
 800186a:	4b8c      	ldr	r3, [pc, #560]	; (8001a9c <HAL_RCC_OscConfig+0x2a4>)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001872:	e005      	b.n	8001880 <HAL_RCC_OscConfig+0x88>
 8001874:	4b89      	ldr	r3, [pc, #548]	; (8001a9c <HAL_RCC_OscConfig+0x2a4>)
 8001876:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800187a:	091b      	lsrs	r3, r3, #4
 800187c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001880:	4293      	cmp	r3, r2
 8001882:	d223      	bcs.n	80018cc <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	6a1b      	ldr	r3, [r3, #32]
 8001888:	4618      	mov	r0, r3
 800188a:	f000 fd09 	bl	80022a0 <RCC_SetFlashLatencyFromMSIRange>
 800188e:	4603      	mov	r3, r0
 8001890:	2b00      	cmp	r3, #0
 8001892:	d001      	beq.n	8001898 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001894:	2301      	movs	r3, #1
 8001896:	e356      	b.n	8001f46 <HAL_RCC_OscConfig+0x74e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001898:	4b80      	ldr	r3, [pc, #512]	; (8001a9c <HAL_RCC_OscConfig+0x2a4>)
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	4a7f      	ldr	r2, [pc, #508]	; (8001a9c <HAL_RCC_OscConfig+0x2a4>)
 800189e:	f043 0308 	orr.w	r3, r3, #8
 80018a2:	6013      	str	r3, [r2, #0]
 80018a4:	4b7d      	ldr	r3, [pc, #500]	; (8001a9c <HAL_RCC_OscConfig+0x2a4>)
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	6a1b      	ldr	r3, [r3, #32]
 80018b0:	497a      	ldr	r1, [pc, #488]	; (8001a9c <HAL_RCC_OscConfig+0x2a4>)
 80018b2:	4313      	orrs	r3, r2
 80018b4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80018b6:	4b79      	ldr	r3, [pc, #484]	; (8001a9c <HAL_RCC_OscConfig+0x2a4>)
 80018b8:	685b      	ldr	r3, [r3, #4]
 80018ba:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	69db      	ldr	r3, [r3, #28]
 80018c2:	021b      	lsls	r3, r3, #8
 80018c4:	4975      	ldr	r1, [pc, #468]	; (8001a9c <HAL_RCC_OscConfig+0x2a4>)
 80018c6:	4313      	orrs	r3, r2
 80018c8:	604b      	str	r3, [r1, #4]
 80018ca:	e022      	b.n	8001912 <HAL_RCC_OscConfig+0x11a>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80018cc:	4b73      	ldr	r3, [pc, #460]	; (8001a9c <HAL_RCC_OscConfig+0x2a4>)
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	4a72      	ldr	r2, [pc, #456]	; (8001a9c <HAL_RCC_OscConfig+0x2a4>)
 80018d2:	f043 0308 	orr.w	r3, r3, #8
 80018d6:	6013      	str	r3, [r2, #0]
 80018d8:	4b70      	ldr	r3, [pc, #448]	; (8001a9c <HAL_RCC_OscConfig+0x2a4>)
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	6a1b      	ldr	r3, [r3, #32]
 80018e4:	496d      	ldr	r1, [pc, #436]	; (8001a9c <HAL_RCC_OscConfig+0x2a4>)
 80018e6:	4313      	orrs	r3, r2
 80018e8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80018ea:	4b6c      	ldr	r3, [pc, #432]	; (8001a9c <HAL_RCC_OscConfig+0x2a4>)
 80018ec:	685b      	ldr	r3, [r3, #4]
 80018ee:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	69db      	ldr	r3, [r3, #28]
 80018f6:	021b      	lsls	r3, r3, #8
 80018f8:	4968      	ldr	r1, [pc, #416]	; (8001a9c <HAL_RCC_OscConfig+0x2a4>)
 80018fa:	4313      	orrs	r3, r2
 80018fc:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	6a1b      	ldr	r3, [r3, #32]
 8001902:	4618      	mov	r0, r3
 8001904:	f000 fccc 	bl	80022a0 <RCC_SetFlashLatencyFromMSIRange>
 8001908:	4603      	mov	r3, r0
 800190a:	2b00      	cmp	r3, #0
 800190c:	d001      	beq.n	8001912 <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_ERROR;
 800190e:	2301      	movs	r3, #1
 8001910:	e319      	b.n	8001f46 <HAL_RCC_OscConfig+0x74e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001912:	f000 fc03 	bl	800211c <HAL_RCC_GetSysClockFreq>
 8001916:	4601      	mov	r1, r0
 8001918:	4b60      	ldr	r3, [pc, #384]	; (8001a9c <HAL_RCC_OscConfig+0x2a4>)
 800191a:	689b      	ldr	r3, [r3, #8]
 800191c:	091b      	lsrs	r3, r3, #4
 800191e:	f003 030f 	and.w	r3, r3, #15
 8001922:	4a5f      	ldr	r2, [pc, #380]	; (8001aa0 <HAL_RCC_OscConfig+0x2a8>)
 8001924:	5cd3      	ldrb	r3, [r2, r3]
 8001926:	f003 031f 	and.w	r3, r3, #31
 800192a:	fa21 f303 	lsr.w	r3, r1, r3
 800192e:	4a5d      	ldr	r2, [pc, #372]	; (8001aa4 <HAL_RCC_OscConfig+0x2ac>)
 8001930:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001932:	4b5d      	ldr	r3, [pc, #372]	; (8001aa8 <HAL_RCC_OscConfig+0x2b0>)
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	4618      	mov	r0, r3
 8001938:	f7fe fe3a 	bl	80005b0 <HAL_InitTick>
 800193c:	4603      	mov	r3, r0
 800193e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001940:	7bfb      	ldrb	r3, [r7, #15]
 8001942:	2b00      	cmp	r3, #0
 8001944:	d052      	beq.n	80019ec <HAL_RCC_OscConfig+0x1f4>
        {
          return status;
 8001946:	7bfb      	ldrb	r3, [r7, #15]
 8001948:	e2fd      	b.n	8001f46 <HAL_RCC_OscConfig+0x74e>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	699b      	ldr	r3, [r3, #24]
 800194e:	2b00      	cmp	r3, #0
 8001950:	d032      	beq.n	80019b8 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001952:	4b52      	ldr	r3, [pc, #328]	; (8001a9c <HAL_RCC_OscConfig+0x2a4>)
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	4a51      	ldr	r2, [pc, #324]	; (8001a9c <HAL_RCC_OscConfig+0x2a4>)
 8001958:	f043 0301 	orr.w	r3, r3, #1
 800195c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800195e:	f7fe fe73 	bl	8000648 <HAL_GetTick>
 8001962:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001964:	e008      	b.n	8001978 <HAL_RCC_OscConfig+0x180>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001966:	f7fe fe6f 	bl	8000648 <HAL_GetTick>
 800196a:	4602      	mov	r2, r0
 800196c:	693b      	ldr	r3, [r7, #16]
 800196e:	1ad3      	subs	r3, r2, r3
 8001970:	2b02      	cmp	r3, #2
 8001972:	d901      	bls.n	8001978 <HAL_RCC_OscConfig+0x180>
          {
            return HAL_TIMEOUT;
 8001974:	2303      	movs	r3, #3
 8001976:	e2e6      	b.n	8001f46 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001978:	4b48      	ldr	r3, [pc, #288]	; (8001a9c <HAL_RCC_OscConfig+0x2a4>)
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	f003 0302 	and.w	r3, r3, #2
 8001980:	2b00      	cmp	r3, #0
 8001982:	d0f0      	beq.n	8001966 <HAL_RCC_OscConfig+0x16e>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001984:	4b45      	ldr	r3, [pc, #276]	; (8001a9c <HAL_RCC_OscConfig+0x2a4>)
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	4a44      	ldr	r2, [pc, #272]	; (8001a9c <HAL_RCC_OscConfig+0x2a4>)
 800198a:	f043 0308 	orr.w	r3, r3, #8
 800198e:	6013      	str	r3, [r2, #0]
 8001990:	4b42      	ldr	r3, [pc, #264]	; (8001a9c <HAL_RCC_OscConfig+0x2a4>)
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	6a1b      	ldr	r3, [r3, #32]
 800199c:	493f      	ldr	r1, [pc, #252]	; (8001a9c <HAL_RCC_OscConfig+0x2a4>)
 800199e:	4313      	orrs	r3, r2
 80019a0:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80019a2:	4b3e      	ldr	r3, [pc, #248]	; (8001a9c <HAL_RCC_OscConfig+0x2a4>)
 80019a4:	685b      	ldr	r3, [r3, #4]
 80019a6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	69db      	ldr	r3, [r3, #28]
 80019ae:	021b      	lsls	r3, r3, #8
 80019b0:	493a      	ldr	r1, [pc, #232]	; (8001a9c <HAL_RCC_OscConfig+0x2a4>)
 80019b2:	4313      	orrs	r3, r2
 80019b4:	604b      	str	r3, [r1, #4]
 80019b6:	e01a      	b.n	80019ee <HAL_RCC_OscConfig+0x1f6>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80019b8:	4b38      	ldr	r3, [pc, #224]	; (8001a9c <HAL_RCC_OscConfig+0x2a4>)
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	4a37      	ldr	r2, [pc, #220]	; (8001a9c <HAL_RCC_OscConfig+0x2a4>)
 80019be:	f023 0301 	bic.w	r3, r3, #1
 80019c2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80019c4:	f7fe fe40 	bl	8000648 <HAL_GetTick>
 80019c8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80019ca:	e008      	b.n	80019de <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80019cc:	f7fe fe3c 	bl	8000648 <HAL_GetTick>
 80019d0:	4602      	mov	r2, r0
 80019d2:	693b      	ldr	r3, [r7, #16]
 80019d4:	1ad3      	subs	r3, r2, r3
 80019d6:	2b02      	cmp	r3, #2
 80019d8:	d901      	bls.n	80019de <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 80019da:	2303      	movs	r3, #3
 80019dc:	e2b3      	b.n	8001f46 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80019de:	4b2f      	ldr	r3, [pc, #188]	; (8001a9c <HAL_RCC_OscConfig+0x2a4>)
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	f003 0302 	and.w	r3, r3, #2
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d1f0      	bne.n	80019cc <HAL_RCC_OscConfig+0x1d4>
 80019ea:	e000      	b.n	80019ee <HAL_RCC_OscConfig+0x1f6>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80019ec:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	f003 0301 	and.w	r3, r3, #1
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d074      	beq.n	8001ae4 <HAL_RCC_OscConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80019fa:	69bb      	ldr	r3, [r7, #24]
 80019fc:	2b08      	cmp	r3, #8
 80019fe:	d005      	beq.n	8001a0c <HAL_RCC_OscConfig+0x214>
 8001a00:	69bb      	ldr	r3, [r7, #24]
 8001a02:	2b0c      	cmp	r3, #12
 8001a04:	d10e      	bne.n	8001a24 <HAL_RCC_OscConfig+0x22c>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001a06:	697b      	ldr	r3, [r7, #20]
 8001a08:	2b03      	cmp	r3, #3
 8001a0a:	d10b      	bne.n	8001a24 <HAL_RCC_OscConfig+0x22c>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a0c:	4b23      	ldr	r3, [pc, #140]	; (8001a9c <HAL_RCC_OscConfig+0x2a4>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d064      	beq.n	8001ae2 <HAL_RCC_OscConfig+0x2ea>
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	685b      	ldr	r3, [r3, #4]
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d160      	bne.n	8001ae2 <HAL_RCC_OscConfig+0x2ea>
      {
        return HAL_ERROR;
 8001a20:	2301      	movs	r3, #1
 8001a22:	e290      	b.n	8001f46 <HAL_RCC_OscConfig+0x74e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	685b      	ldr	r3, [r3, #4]
 8001a28:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a2c:	d106      	bne.n	8001a3c <HAL_RCC_OscConfig+0x244>
 8001a2e:	4b1b      	ldr	r3, [pc, #108]	; (8001a9c <HAL_RCC_OscConfig+0x2a4>)
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	4a1a      	ldr	r2, [pc, #104]	; (8001a9c <HAL_RCC_OscConfig+0x2a4>)
 8001a34:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a38:	6013      	str	r3, [r2, #0]
 8001a3a:	e01d      	b.n	8001a78 <HAL_RCC_OscConfig+0x280>
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	685b      	ldr	r3, [r3, #4]
 8001a40:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001a44:	d10c      	bne.n	8001a60 <HAL_RCC_OscConfig+0x268>
 8001a46:	4b15      	ldr	r3, [pc, #84]	; (8001a9c <HAL_RCC_OscConfig+0x2a4>)
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	4a14      	ldr	r2, [pc, #80]	; (8001a9c <HAL_RCC_OscConfig+0x2a4>)
 8001a4c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001a50:	6013      	str	r3, [r2, #0]
 8001a52:	4b12      	ldr	r3, [pc, #72]	; (8001a9c <HAL_RCC_OscConfig+0x2a4>)
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	4a11      	ldr	r2, [pc, #68]	; (8001a9c <HAL_RCC_OscConfig+0x2a4>)
 8001a58:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a5c:	6013      	str	r3, [r2, #0]
 8001a5e:	e00b      	b.n	8001a78 <HAL_RCC_OscConfig+0x280>
 8001a60:	4b0e      	ldr	r3, [pc, #56]	; (8001a9c <HAL_RCC_OscConfig+0x2a4>)
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	4a0d      	ldr	r2, [pc, #52]	; (8001a9c <HAL_RCC_OscConfig+0x2a4>)
 8001a66:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001a6a:	6013      	str	r3, [r2, #0]
 8001a6c:	4b0b      	ldr	r3, [pc, #44]	; (8001a9c <HAL_RCC_OscConfig+0x2a4>)
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	4a0a      	ldr	r2, [pc, #40]	; (8001a9c <HAL_RCC_OscConfig+0x2a4>)
 8001a72:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001a76:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	685b      	ldr	r3, [r3, #4]
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d01c      	beq.n	8001aba <HAL_RCC_OscConfig+0x2c2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a80:	f7fe fde2 	bl	8000648 <HAL_GetTick>
 8001a84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001a86:	e011      	b.n	8001aac <HAL_RCC_OscConfig+0x2b4>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a88:	f7fe fdde 	bl	8000648 <HAL_GetTick>
 8001a8c:	4602      	mov	r2, r0
 8001a8e:	693b      	ldr	r3, [r7, #16]
 8001a90:	1ad3      	subs	r3, r2, r3
 8001a92:	2b64      	cmp	r3, #100	; 0x64
 8001a94:	d90a      	bls.n	8001aac <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8001a96:	2303      	movs	r3, #3
 8001a98:	e255      	b.n	8001f46 <HAL_RCC_OscConfig+0x74e>
 8001a9a:	bf00      	nop
 8001a9c:	40021000 	.word	0x40021000
 8001aa0:	080094c0 	.word	0x080094c0
 8001aa4:	20000008 	.word	0x20000008
 8001aa8:	20000000 	.word	0x20000000
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001aac:	4bae      	ldr	r3, [pc, #696]	; (8001d68 <HAL_RCC_OscConfig+0x570>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d0e7      	beq.n	8001a88 <HAL_RCC_OscConfig+0x290>
 8001ab8:	e014      	b.n	8001ae4 <HAL_RCC_OscConfig+0x2ec>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001aba:	f7fe fdc5 	bl	8000648 <HAL_GetTick>
 8001abe:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001ac0:	e008      	b.n	8001ad4 <HAL_RCC_OscConfig+0x2dc>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ac2:	f7fe fdc1 	bl	8000648 <HAL_GetTick>
 8001ac6:	4602      	mov	r2, r0
 8001ac8:	693b      	ldr	r3, [r7, #16]
 8001aca:	1ad3      	subs	r3, r2, r3
 8001acc:	2b64      	cmp	r3, #100	; 0x64
 8001ace:	d901      	bls.n	8001ad4 <HAL_RCC_OscConfig+0x2dc>
          {
            return HAL_TIMEOUT;
 8001ad0:	2303      	movs	r3, #3
 8001ad2:	e238      	b.n	8001f46 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001ad4:	4ba4      	ldr	r3, [pc, #656]	; (8001d68 <HAL_RCC_OscConfig+0x570>)
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d1f0      	bne.n	8001ac2 <HAL_RCC_OscConfig+0x2ca>
 8001ae0:	e000      	b.n	8001ae4 <HAL_RCC_OscConfig+0x2ec>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ae2:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	f003 0302 	and.w	r3, r3, #2
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d060      	beq.n	8001bb2 <HAL_RCC_OscConfig+0x3ba>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001af0:	69bb      	ldr	r3, [r7, #24]
 8001af2:	2b04      	cmp	r3, #4
 8001af4:	d005      	beq.n	8001b02 <HAL_RCC_OscConfig+0x30a>
 8001af6:	69bb      	ldr	r3, [r7, #24]
 8001af8:	2b0c      	cmp	r3, #12
 8001afa:	d119      	bne.n	8001b30 <HAL_RCC_OscConfig+0x338>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001afc:	697b      	ldr	r3, [r7, #20]
 8001afe:	2b02      	cmp	r3, #2
 8001b00:	d116      	bne.n	8001b30 <HAL_RCC_OscConfig+0x338>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001b02:	4b99      	ldr	r3, [pc, #612]	; (8001d68 <HAL_RCC_OscConfig+0x570>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d005      	beq.n	8001b1a <HAL_RCC_OscConfig+0x322>
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	68db      	ldr	r3, [r3, #12]
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d101      	bne.n	8001b1a <HAL_RCC_OscConfig+0x322>
      {
        return HAL_ERROR;
 8001b16:	2301      	movs	r3, #1
 8001b18:	e215      	b.n	8001f46 <HAL_RCC_OscConfig+0x74e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b1a:	4b93      	ldr	r3, [pc, #588]	; (8001d68 <HAL_RCC_OscConfig+0x570>)
 8001b1c:	685b      	ldr	r3, [r3, #4]
 8001b1e:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	691b      	ldr	r3, [r3, #16]
 8001b26:	061b      	lsls	r3, r3, #24
 8001b28:	498f      	ldr	r1, [pc, #572]	; (8001d68 <HAL_RCC_OscConfig+0x570>)
 8001b2a:	4313      	orrs	r3, r2
 8001b2c:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001b2e:	e040      	b.n	8001bb2 <HAL_RCC_OscConfig+0x3ba>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	68db      	ldr	r3, [r3, #12]
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d023      	beq.n	8001b80 <HAL_RCC_OscConfig+0x388>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001b38:	4b8b      	ldr	r3, [pc, #556]	; (8001d68 <HAL_RCC_OscConfig+0x570>)
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	4a8a      	ldr	r2, [pc, #552]	; (8001d68 <HAL_RCC_OscConfig+0x570>)
 8001b3e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b42:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b44:	f7fe fd80 	bl	8000648 <HAL_GetTick>
 8001b48:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001b4a:	e008      	b.n	8001b5e <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b4c:	f7fe fd7c 	bl	8000648 <HAL_GetTick>
 8001b50:	4602      	mov	r2, r0
 8001b52:	693b      	ldr	r3, [r7, #16]
 8001b54:	1ad3      	subs	r3, r2, r3
 8001b56:	2b02      	cmp	r3, #2
 8001b58:	d901      	bls.n	8001b5e <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 8001b5a:	2303      	movs	r3, #3
 8001b5c:	e1f3      	b.n	8001f46 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001b5e:	4b82      	ldr	r3, [pc, #520]	; (8001d68 <HAL_RCC_OscConfig+0x570>)
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d0f0      	beq.n	8001b4c <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b6a:	4b7f      	ldr	r3, [pc, #508]	; (8001d68 <HAL_RCC_OscConfig+0x570>)
 8001b6c:	685b      	ldr	r3, [r3, #4]
 8001b6e:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	691b      	ldr	r3, [r3, #16]
 8001b76:	061b      	lsls	r3, r3, #24
 8001b78:	497b      	ldr	r1, [pc, #492]	; (8001d68 <HAL_RCC_OscConfig+0x570>)
 8001b7a:	4313      	orrs	r3, r2
 8001b7c:	604b      	str	r3, [r1, #4]
 8001b7e:	e018      	b.n	8001bb2 <HAL_RCC_OscConfig+0x3ba>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001b80:	4b79      	ldr	r3, [pc, #484]	; (8001d68 <HAL_RCC_OscConfig+0x570>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	4a78      	ldr	r2, [pc, #480]	; (8001d68 <HAL_RCC_OscConfig+0x570>)
 8001b86:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001b8a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b8c:	f7fe fd5c 	bl	8000648 <HAL_GetTick>
 8001b90:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001b92:	e008      	b.n	8001ba6 <HAL_RCC_OscConfig+0x3ae>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b94:	f7fe fd58 	bl	8000648 <HAL_GetTick>
 8001b98:	4602      	mov	r2, r0
 8001b9a:	693b      	ldr	r3, [r7, #16]
 8001b9c:	1ad3      	subs	r3, r2, r3
 8001b9e:	2b02      	cmp	r3, #2
 8001ba0:	d901      	bls.n	8001ba6 <HAL_RCC_OscConfig+0x3ae>
          {
            return HAL_TIMEOUT;
 8001ba2:	2303      	movs	r3, #3
 8001ba4:	e1cf      	b.n	8001f46 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001ba6:	4b70      	ldr	r3, [pc, #448]	; (8001d68 <HAL_RCC_OscConfig+0x570>)
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d1f0      	bne.n	8001b94 <HAL_RCC_OscConfig+0x39c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	f003 0308 	and.w	r3, r3, #8
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d03c      	beq.n	8001c38 <HAL_RCC_OscConfig+0x440>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	695b      	ldr	r3, [r3, #20]
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d01c      	beq.n	8001c00 <HAL_RCC_OscConfig+0x408>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001bc6:	4b68      	ldr	r3, [pc, #416]	; (8001d68 <HAL_RCC_OscConfig+0x570>)
 8001bc8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001bcc:	4a66      	ldr	r2, [pc, #408]	; (8001d68 <HAL_RCC_OscConfig+0x570>)
 8001bce:	f043 0301 	orr.w	r3, r3, #1
 8001bd2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001bd6:	f7fe fd37 	bl	8000648 <HAL_GetTick>
 8001bda:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001bdc:	e008      	b.n	8001bf0 <HAL_RCC_OscConfig+0x3f8>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001bde:	f7fe fd33 	bl	8000648 <HAL_GetTick>
 8001be2:	4602      	mov	r2, r0
 8001be4:	693b      	ldr	r3, [r7, #16]
 8001be6:	1ad3      	subs	r3, r2, r3
 8001be8:	2b02      	cmp	r3, #2
 8001bea:	d901      	bls.n	8001bf0 <HAL_RCC_OscConfig+0x3f8>
        {
          return HAL_TIMEOUT;
 8001bec:	2303      	movs	r3, #3
 8001bee:	e1aa      	b.n	8001f46 <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001bf0:	4b5d      	ldr	r3, [pc, #372]	; (8001d68 <HAL_RCC_OscConfig+0x570>)
 8001bf2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001bf6:	f003 0302 	and.w	r3, r3, #2
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d0ef      	beq.n	8001bde <HAL_RCC_OscConfig+0x3e6>
 8001bfe:	e01b      	b.n	8001c38 <HAL_RCC_OscConfig+0x440>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001c00:	4b59      	ldr	r3, [pc, #356]	; (8001d68 <HAL_RCC_OscConfig+0x570>)
 8001c02:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001c06:	4a58      	ldr	r2, [pc, #352]	; (8001d68 <HAL_RCC_OscConfig+0x570>)
 8001c08:	f023 0301 	bic.w	r3, r3, #1
 8001c0c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c10:	f7fe fd1a 	bl	8000648 <HAL_GetTick>
 8001c14:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001c16:	e008      	b.n	8001c2a <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c18:	f7fe fd16 	bl	8000648 <HAL_GetTick>
 8001c1c:	4602      	mov	r2, r0
 8001c1e:	693b      	ldr	r3, [r7, #16]
 8001c20:	1ad3      	subs	r3, r2, r3
 8001c22:	2b02      	cmp	r3, #2
 8001c24:	d901      	bls.n	8001c2a <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 8001c26:	2303      	movs	r3, #3
 8001c28:	e18d      	b.n	8001f46 <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001c2a:	4b4f      	ldr	r3, [pc, #316]	; (8001d68 <HAL_RCC_OscConfig+0x570>)
 8001c2c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001c30:	f003 0302 	and.w	r3, r3, #2
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d1ef      	bne.n	8001c18 <HAL_RCC_OscConfig+0x420>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	f003 0304 	and.w	r3, r3, #4
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	f000 80a5 	beq.w	8001d90 <HAL_RCC_OscConfig+0x598>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001c46:	2300      	movs	r3, #0
 8001c48:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001c4a:	4b47      	ldr	r3, [pc, #284]	; (8001d68 <HAL_RCC_OscConfig+0x570>)
 8001c4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d10d      	bne.n	8001c72 <HAL_RCC_OscConfig+0x47a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c56:	4b44      	ldr	r3, [pc, #272]	; (8001d68 <HAL_RCC_OscConfig+0x570>)
 8001c58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c5a:	4a43      	ldr	r2, [pc, #268]	; (8001d68 <HAL_RCC_OscConfig+0x570>)
 8001c5c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c60:	6593      	str	r3, [r2, #88]	; 0x58
 8001c62:	4b41      	ldr	r3, [pc, #260]	; (8001d68 <HAL_RCC_OscConfig+0x570>)
 8001c64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c6a:	60bb      	str	r3, [r7, #8]
 8001c6c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001c6e:	2301      	movs	r3, #1
 8001c70:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001c72:	4b3e      	ldr	r3, [pc, #248]	; (8001d6c <HAL_RCC_OscConfig+0x574>)
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d118      	bne.n	8001cb0 <HAL_RCC_OscConfig+0x4b8>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001c7e:	4b3b      	ldr	r3, [pc, #236]	; (8001d6c <HAL_RCC_OscConfig+0x574>)
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	4a3a      	ldr	r2, [pc, #232]	; (8001d6c <HAL_RCC_OscConfig+0x574>)
 8001c84:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c88:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001c8a:	f7fe fcdd 	bl	8000648 <HAL_GetTick>
 8001c8e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001c90:	e008      	b.n	8001ca4 <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c92:	f7fe fcd9 	bl	8000648 <HAL_GetTick>
 8001c96:	4602      	mov	r2, r0
 8001c98:	693b      	ldr	r3, [r7, #16]
 8001c9a:	1ad3      	subs	r3, r2, r3
 8001c9c:	2b02      	cmp	r3, #2
 8001c9e:	d901      	bls.n	8001ca4 <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 8001ca0:	2303      	movs	r3, #3
 8001ca2:	e150      	b.n	8001f46 <HAL_RCC_OscConfig+0x74e>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001ca4:	4b31      	ldr	r3, [pc, #196]	; (8001d6c <HAL_RCC_OscConfig+0x574>)
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d0f0      	beq.n	8001c92 <HAL_RCC_OscConfig+0x49a>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	689b      	ldr	r3, [r3, #8]
 8001cb4:	2b01      	cmp	r3, #1
 8001cb6:	d108      	bne.n	8001cca <HAL_RCC_OscConfig+0x4d2>
 8001cb8:	4b2b      	ldr	r3, [pc, #172]	; (8001d68 <HAL_RCC_OscConfig+0x570>)
 8001cba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001cbe:	4a2a      	ldr	r2, [pc, #168]	; (8001d68 <HAL_RCC_OscConfig+0x570>)
 8001cc0:	f043 0301 	orr.w	r3, r3, #1
 8001cc4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001cc8:	e024      	b.n	8001d14 <HAL_RCC_OscConfig+0x51c>
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	689b      	ldr	r3, [r3, #8]
 8001cce:	2b05      	cmp	r3, #5
 8001cd0:	d110      	bne.n	8001cf4 <HAL_RCC_OscConfig+0x4fc>
 8001cd2:	4b25      	ldr	r3, [pc, #148]	; (8001d68 <HAL_RCC_OscConfig+0x570>)
 8001cd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001cd8:	4a23      	ldr	r2, [pc, #140]	; (8001d68 <HAL_RCC_OscConfig+0x570>)
 8001cda:	f043 0304 	orr.w	r3, r3, #4
 8001cde:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001ce2:	4b21      	ldr	r3, [pc, #132]	; (8001d68 <HAL_RCC_OscConfig+0x570>)
 8001ce4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001ce8:	4a1f      	ldr	r2, [pc, #124]	; (8001d68 <HAL_RCC_OscConfig+0x570>)
 8001cea:	f043 0301 	orr.w	r3, r3, #1
 8001cee:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001cf2:	e00f      	b.n	8001d14 <HAL_RCC_OscConfig+0x51c>
 8001cf4:	4b1c      	ldr	r3, [pc, #112]	; (8001d68 <HAL_RCC_OscConfig+0x570>)
 8001cf6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001cfa:	4a1b      	ldr	r2, [pc, #108]	; (8001d68 <HAL_RCC_OscConfig+0x570>)
 8001cfc:	f023 0301 	bic.w	r3, r3, #1
 8001d00:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001d04:	4b18      	ldr	r3, [pc, #96]	; (8001d68 <HAL_RCC_OscConfig+0x570>)
 8001d06:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d0a:	4a17      	ldr	r2, [pc, #92]	; (8001d68 <HAL_RCC_OscConfig+0x570>)
 8001d0c:	f023 0304 	bic.w	r3, r3, #4
 8001d10:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	689b      	ldr	r3, [r3, #8]
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d016      	beq.n	8001d4a <HAL_RCC_OscConfig+0x552>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d1c:	f7fe fc94 	bl	8000648 <HAL_GetTick>
 8001d20:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001d22:	e00a      	b.n	8001d3a <HAL_RCC_OscConfig+0x542>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d24:	f7fe fc90 	bl	8000648 <HAL_GetTick>
 8001d28:	4602      	mov	r2, r0
 8001d2a:	693b      	ldr	r3, [r7, #16]
 8001d2c:	1ad3      	subs	r3, r2, r3
 8001d2e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d32:	4293      	cmp	r3, r2
 8001d34:	d901      	bls.n	8001d3a <HAL_RCC_OscConfig+0x542>
        {
          return HAL_TIMEOUT;
 8001d36:	2303      	movs	r3, #3
 8001d38:	e105      	b.n	8001f46 <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001d3a:	4b0b      	ldr	r3, [pc, #44]	; (8001d68 <HAL_RCC_OscConfig+0x570>)
 8001d3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d40:	f003 0302 	and.w	r3, r3, #2
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d0ed      	beq.n	8001d24 <HAL_RCC_OscConfig+0x52c>
 8001d48:	e019      	b.n	8001d7e <HAL_RCC_OscConfig+0x586>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d4a:	f7fe fc7d 	bl	8000648 <HAL_GetTick>
 8001d4e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001d50:	e00e      	b.n	8001d70 <HAL_RCC_OscConfig+0x578>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d52:	f7fe fc79 	bl	8000648 <HAL_GetTick>
 8001d56:	4602      	mov	r2, r0
 8001d58:	693b      	ldr	r3, [r7, #16]
 8001d5a:	1ad3      	subs	r3, r2, r3
 8001d5c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d60:	4293      	cmp	r3, r2
 8001d62:	d905      	bls.n	8001d70 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 8001d64:	2303      	movs	r3, #3
 8001d66:	e0ee      	b.n	8001f46 <HAL_RCC_OscConfig+0x74e>
 8001d68:	40021000 	.word	0x40021000
 8001d6c:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001d70:	4b77      	ldr	r3, [pc, #476]	; (8001f50 <HAL_RCC_OscConfig+0x758>)
 8001d72:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d76:	f003 0302 	and.w	r3, r3, #2
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d1e9      	bne.n	8001d52 <HAL_RCC_OscConfig+0x55a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001d7e:	7ffb      	ldrb	r3, [r7, #31]
 8001d80:	2b01      	cmp	r3, #1
 8001d82:	d105      	bne.n	8001d90 <HAL_RCC_OscConfig+0x598>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d84:	4b72      	ldr	r3, [pc, #456]	; (8001f50 <HAL_RCC_OscConfig+0x758>)
 8001d86:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d88:	4a71      	ldr	r2, [pc, #452]	; (8001f50 <HAL_RCC_OscConfig+0x758>)
 8001d8a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001d8e:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	f000 80d5 	beq.w	8001f44 <HAL_RCC_OscConfig+0x74c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001d9a:	69bb      	ldr	r3, [r7, #24]
 8001d9c:	2b0c      	cmp	r3, #12
 8001d9e:	f000 808e 	beq.w	8001ebe <HAL_RCC_OscConfig+0x6c6>
    {
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001da6:	2b02      	cmp	r3, #2
 8001da8:	d15b      	bne.n	8001e62 <HAL_RCC_OscConfig+0x66a>
#endif /* RCC_PLLP_SUPPORT */
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001daa:	4b69      	ldr	r3, [pc, #420]	; (8001f50 <HAL_RCC_OscConfig+0x758>)
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	4a68      	ldr	r2, [pc, #416]	; (8001f50 <HAL_RCC_OscConfig+0x758>)
 8001db0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001db4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001db6:	f7fe fc47 	bl	8000648 <HAL_GetTick>
 8001dba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001dbc:	e008      	b.n	8001dd0 <HAL_RCC_OscConfig+0x5d8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001dbe:	f7fe fc43 	bl	8000648 <HAL_GetTick>
 8001dc2:	4602      	mov	r2, r0
 8001dc4:	693b      	ldr	r3, [r7, #16]
 8001dc6:	1ad3      	subs	r3, r2, r3
 8001dc8:	2b02      	cmp	r3, #2
 8001dca:	d901      	bls.n	8001dd0 <HAL_RCC_OscConfig+0x5d8>
          {
            return HAL_TIMEOUT;
 8001dcc:	2303      	movs	r3, #3
 8001dce:	e0ba      	b.n	8001f46 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001dd0:	4b5f      	ldr	r3, [pc, #380]	; (8001f50 <HAL_RCC_OscConfig+0x758>)
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d1f0      	bne.n	8001dbe <HAL_RCC_OscConfig+0x5c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001ddc:	4b5c      	ldr	r3, [pc, #368]	; (8001f50 <HAL_RCC_OscConfig+0x758>)
 8001dde:	68da      	ldr	r2, [r3, #12]
 8001de0:	4b5c      	ldr	r3, [pc, #368]	; (8001f54 <HAL_RCC_OscConfig+0x75c>)
 8001de2:	4013      	ands	r3, r2
 8001de4:	687a      	ldr	r2, [r7, #4]
 8001de6:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001de8:	687a      	ldr	r2, [r7, #4]
 8001dea:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001dec:	3a01      	subs	r2, #1
 8001dee:	0112      	lsls	r2, r2, #4
 8001df0:	4311      	orrs	r1, r2
 8001df2:	687a      	ldr	r2, [r7, #4]
 8001df4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001df6:	0212      	lsls	r2, r2, #8
 8001df8:	4311      	orrs	r1, r2
 8001dfa:	687a      	ldr	r2, [r7, #4]
 8001dfc:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001dfe:	0852      	lsrs	r2, r2, #1
 8001e00:	3a01      	subs	r2, #1
 8001e02:	0552      	lsls	r2, r2, #21
 8001e04:	4311      	orrs	r1, r2
 8001e06:	687a      	ldr	r2, [r7, #4]
 8001e08:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001e0a:	0852      	lsrs	r2, r2, #1
 8001e0c:	3a01      	subs	r2, #1
 8001e0e:	0652      	lsls	r2, r2, #25
 8001e10:	4311      	orrs	r1, r2
 8001e12:	687a      	ldr	r2, [r7, #4]
 8001e14:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001e16:	0912      	lsrs	r2, r2, #4
 8001e18:	0452      	lsls	r2, r2, #17
 8001e1a:	430a      	orrs	r2, r1
 8001e1c:	494c      	ldr	r1, [pc, #304]	; (8001f50 <HAL_RCC_OscConfig+0x758>)
 8001e1e:	4313      	orrs	r3, r2
 8001e20:	60cb      	str	r3, [r1, #12]
#endif
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001e22:	4b4b      	ldr	r3, [pc, #300]	; (8001f50 <HAL_RCC_OscConfig+0x758>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	4a4a      	ldr	r2, [pc, #296]	; (8001f50 <HAL_RCC_OscConfig+0x758>)
 8001e28:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001e2c:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001e2e:	4b48      	ldr	r3, [pc, #288]	; (8001f50 <HAL_RCC_OscConfig+0x758>)
 8001e30:	68db      	ldr	r3, [r3, #12]
 8001e32:	4a47      	ldr	r2, [pc, #284]	; (8001f50 <HAL_RCC_OscConfig+0x758>)
 8001e34:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001e38:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e3a:	f7fe fc05 	bl	8000648 <HAL_GetTick>
 8001e3e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001e40:	e008      	b.n	8001e54 <HAL_RCC_OscConfig+0x65c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e42:	f7fe fc01 	bl	8000648 <HAL_GetTick>
 8001e46:	4602      	mov	r2, r0
 8001e48:	693b      	ldr	r3, [r7, #16]
 8001e4a:	1ad3      	subs	r3, r2, r3
 8001e4c:	2b02      	cmp	r3, #2
 8001e4e:	d901      	bls.n	8001e54 <HAL_RCC_OscConfig+0x65c>
          {
            return HAL_TIMEOUT;
 8001e50:	2303      	movs	r3, #3
 8001e52:	e078      	b.n	8001f46 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001e54:	4b3e      	ldr	r3, [pc, #248]	; (8001f50 <HAL_RCC_OscConfig+0x758>)
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d0f0      	beq.n	8001e42 <HAL_RCC_OscConfig+0x64a>
 8001e60:	e070      	b.n	8001f44 <HAL_RCC_OscConfig+0x74c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e62:	4b3b      	ldr	r3, [pc, #236]	; (8001f50 <HAL_RCC_OscConfig+0x758>)
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	4a3a      	ldr	r2, [pc, #232]	; (8001f50 <HAL_RCC_OscConfig+0x758>)
 8001e68:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001e6c:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8001e6e:	4b38      	ldr	r3, [pc, #224]	; (8001f50 <HAL_RCC_OscConfig+0x758>)
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d105      	bne.n	8001e86 <HAL_RCC_OscConfig+0x68e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8001e7a:	4b35      	ldr	r3, [pc, #212]	; (8001f50 <HAL_RCC_OscConfig+0x758>)
 8001e7c:	68db      	ldr	r3, [r3, #12]
 8001e7e:	4a34      	ldr	r2, [pc, #208]	; (8001f50 <HAL_RCC_OscConfig+0x758>)
 8001e80:	f023 0303 	bic.w	r3, r3, #3
 8001e84:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001e86:	4b32      	ldr	r3, [pc, #200]	; (8001f50 <HAL_RCC_OscConfig+0x758>)
 8001e88:	68db      	ldr	r3, [r3, #12]
 8001e8a:	4a31      	ldr	r2, [pc, #196]	; (8001f50 <HAL_RCC_OscConfig+0x758>)
 8001e8c:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8001e90:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001e94:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e96:	f7fe fbd7 	bl	8000648 <HAL_GetTick>
 8001e9a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001e9c:	e008      	b.n	8001eb0 <HAL_RCC_OscConfig+0x6b8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e9e:	f7fe fbd3 	bl	8000648 <HAL_GetTick>
 8001ea2:	4602      	mov	r2, r0
 8001ea4:	693b      	ldr	r3, [r7, #16]
 8001ea6:	1ad3      	subs	r3, r2, r3
 8001ea8:	2b02      	cmp	r3, #2
 8001eaa:	d901      	bls.n	8001eb0 <HAL_RCC_OscConfig+0x6b8>
          {
            return HAL_TIMEOUT;
 8001eac:	2303      	movs	r3, #3
 8001eae:	e04a      	b.n	8001f46 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001eb0:	4b27      	ldr	r3, [pc, #156]	; (8001f50 <HAL_RCC_OscConfig+0x758>)
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d1f0      	bne.n	8001e9e <HAL_RCC_OscConfig+0x6a6>
 8001ebc:	e042      	b.n	8001f44 <HAL_RCC_OscConfig+0x74c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ec2:	2b01      	cmp	r3, #1
 8001ec4:	d101      	bne.n	8001eca <HAL_RCC_OscConfig+0x6d2>
      {
        return HAL_ERROR;
 8001ec6:	2301      	movs	r3, #1
 8001ec8:	e03d      	b.n	8001f46 <HAL_RCC_OscConfig+0x74e>
      }
      else
      {
        pll_config = RCC->PLLCFGR;
 8001eca:	4b21      	ldr	r3, [pc, #132]	; (8001f50 <HAL_RCC_OscConfig+0x758>)
 8001ecc:	68db      	ldr	r3, [r3, #12]
 8001ece:	617b      	str	r3, [r7, #20]
        /* Do not return HAL_ERROR if request repeats the current configuration */
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ed0:	697b      	ldr	r3, [r7, #20]
 8001ed2:	f003 0203 	and.w	r2, r3, #3
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001eda:	429a      	cmp	r2, r3
 8001edc:	d130      	bne.n	8001f40 <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001ede:	697b      	ldr	r3, [r7, #20]
 8001ee0:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ee8:	3b01      	subs	r3, #1
 8001eea:	011b      	lsls	r3, r3, #4
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001eec:	429a      	cmp	r2, r3
 8001eee:	d127      	bne.n	8001f40 <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001ef0:	697b      	ldr	r3, [r7, #20]
 8001ef2:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001efa:	021b      	lsls	r3, r3, #8
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001efc:	429a      	cmp	r2, r3
 8001efe:	d11f      	bne.n	8001f40 <HAL_RCC_OscConfig+0x748>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001f00:	697b      	ldr	r3, [r7, #20]
 8001f02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f06:	687a      	ldr	r2, [r7, #4]
 8001f08:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001f0a:	2a07      	cmp	r2, #7
 8001f0c:	bf14      	ite	ne
 8001f0e:	2201      	movne	r2, #1
 8001f10:	2200      	moveq	r2, #0
 8001f12:	b2d2      	uxtb	r2, r2
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001f14:	4293      	cmp	r3, r2
 8001f16:	d113      	bne.n	8001f40 <HAL_RCC_OscConfig+0x748>
#endif
#endif
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001f18:	697b      	ldr	r3, [r7, #20]
 8001f1a:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f22:	085b      	lsrs	r3, r3, #1
 8001f24:	3b01      	subs	r3, #1
 8001f26:	055b      	lsls	r3, r3, #21
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001f28:	429a      	cmp	r2, r3
 8001f2a:	d109      	bne.n	8001f40 <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001f2c:	697b      	ldr	r3, [r7, #20]
 8001f2e:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f36:	085b      	lsrs	r3, r3, #1
 8001f38:	3b01      	subs	r3, #1
 8001f3a:	065b      	lsls	r3, r3, #25
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001f3c:	429a      	cmp	r2, r3
 8001f3e:	d001      	beq.n	8001f44 <HAL_RCC_OscConfig+0x74c>
        {
          return HAL_ERROR;
 8001f40:	2301      	movs	r3, #1
 8001f42:	e000      	b.n	8001f46 <HAL_RCC_OscConfig+0x74e>
        }
      }
    }
  }
  return HAL_OK;
 8001f44:	2300      	movs	r3, #0
}
 8001f46:	4618      	mov	r0, r3
 8001f48:	3720      	adds	r7, #32
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	bd80      	pop	{r7, pc}
 8001f4e:	bf00      	nop
 8001f50:	40021000 	.word	0x40021000
 8001f54:	f99d808c 	.word	0xf99d808c

08001f58 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b084      	sub	sp, #16
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
 8001f60:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d101      	bne.n	8001f6c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001f68:	2301      	movs	r3, #1
 8001f6a:	e0c8      	b.n	80020fe <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001f6c:	4b66      	ldr	r3, [pc, #408]	; (8002108 <HAL_RCC_ClockConfig+0x1b0>)
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	f003 0307 	and.w	r3, r3, #7
 8001f74:	683a      	ldr	r2, [r7, #0]
 8001f76:	429a      	cmp	r2, r3
 8001f78:	d910      	bls.n	8001f9c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f7a:	4b63      	ldr	r3, [pc, #396]	; (8002108 <HAL_RCC_ClockConfig+0x1b0>)
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	f023 0207 	bic.w	r2, r3, #7
 8001f82:	4961      	ldr	r1, [pc, #388]	; (8002108 <HAL_RCC_ClockConfig+0x1b0>)
 8001f84:	683b      	ldr	r3, [r7, #0]
 8001f86:	4313      	orrs	r3, r2
 8001f88:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f8a:	4b5f      	ldr	r3, [pc, #380]	; (8002108 <HAL_RCC_ClockConfig+0x1b0>)
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	f003 0307 	and.w	r3, r3, #7
 8001f92:	683a      	ldr	r2, [r7, #0]
 8001f94:	429a      	cmp	r2, r3
 8001f96:	d001      	beq.n	8001f9c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001f98:	2301      	movs	r3, #1
 8001f9a:	e0b0      	b.n	80020fe <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	f003 0301 	and.w	r3, r3, #1
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d04c      	beq.n	8002042 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	685b      	ldr	r3, [r3, #4]
 8001fac:	2b03      	cmp	r3, #3
 8001fae:	d107      	bne.n	8001fc0 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001fb0:	4b56      	ldr	r3, [pc, #344]	; (800210c <HAL_RCC_ClockConfig+0x1b4>)
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d121      	bne.n	8002000 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8001fbc:	2301      	movs	r3, #1
 8001fbe:	e09e      	b.n	80020fe <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	685b      	ldr	r3, [r3, #4]
 8001fc4:	2b02      	cmp	r3, #2
 8001fc6:	d107      	bne.n	8001fd8 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001fc8:	4b50      	ldr	r3, [pc, #320]	; (800210c <HAL_RCC_ClockConfig+0x1b4>)
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d115      	bne.n	8002000 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001fd4:	2301      	movs	r3, #1
 8001fd6:	e092      	b.n	80020fe <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	685b      	ldr	r3, [r3, #4]
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d107      	bne.n	8001ff0 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001fe0:	4b4a      	ldr	r3, [pc, #296]	; (800210c <HAL_RCC_ClockConfig+0x1b4>)
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	f003 0302 	and.w	r3, r3, #2
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d109      	bne.n	8002000 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001fec:	2301      	movs	r3, #1
 8001fee:	e086      	b.n	80020fe <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001ff0:	4b46      	ldr	r3, [pc, #280]	; (800210c <HAL_RCC_ClockConfig+0x1b4>)
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d101      	bne.n	8002000 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001ffc:	2301      	movs	r3, #1
 8001ffe:	e07e      	b.n	80020fe <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002000:	4b42      	ldr	r3, [pc, #264]	; (800210c <HAL_RCC_ClockConfig+0x1b4>)
 8002002:	689b      	ldr	r3, [r3, #8]
 8002004:	f023 0203 	bic.w	r2, r3, #3
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	685b      	ldr	r3, [r3, #4]
 800200c:	493f      	ldr	r1, [pc, #252]	; (800210c <HAL_RCC_ClockConfig+0x1b4>)
 800200e:	4313      	orrs	r3, r2
 8002010:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002012:	f7fe fb19 	bl	8000648 <HAL_GetTick>
 8002016:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002018:	e00a      	b.n	8002030 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800201a:	f7fe fb15 	bl	8000648 <HAL_GetTick>
 800201e:	4602      	mov	r2, r0
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	1ad3      	subs	r3, r2, r3
 8002024:	f241 3288 	movw	r2, #5000	; 0x1388
 8002028:	4293      	cmp	r3, r2
 800202a:	d901      	bls.n	8002030 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 800202c:	2303      	movs	r3, #3
 800202e:	e066      	b.n	80020fe <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002030:	4b36      	ldr	r3, [pc, #216]	; (800210c <HAL_RCC_ClockConfig+0x1b4>)
 8002032:	689b      	ldr	r3, [r3, #8]
 8002034:	f003 020c 	and.w	r2, r3, #12
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	685b      	ldr	r3, [r3, #4]
 800203c:	009b      	lsls	r3, r3, #2
 800203e:	429a      	cmp	r2, r3
 8002040:	d1eb      	bne.n	800201a <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f003 0302 	and.w	r3, r3, #2
 800204a:	2b00      	cmp	r3, #0
 800204c:	d008      	beq.n	8002060 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800204e:	4b2f      	ldr	r3, [pc, #188]	; (800210c <HAL_RCC_ClockConfig+0x1b4>)
 8002050:	689b      	ldr	r3, [r3, #8]
 8002052:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	689b      	ldr	r3, [r3, #8]
 800205a:	492c      	ldr	r1, [pc, #176]	; (800210c <HAL_RCC_ClockConfig+0x1b4>)
 800205c:	4313      	orrs	r3, r2
 800205e:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002060:	4b29      	ldr	r3, [pc, #164]	; (8002108 <HAL_RCC_ClockConfig+0x1b0>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	f003 0307 	and.w	r3, r3, #7
 8002068:	683a      	ldr	r2, [r7, #0]
 800206a:	429a      	cmp	r2, r3
 800206c:	d210      	bcs.n	8002090 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800206e:	4b26      	ldr	r3, [pc, #152]	; (8002108 <HAL_RCC_ClockConfig+0x1b0>)
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	f023 0207 	bic.w	r2, r3, #7
 8002076:	4924      	ldr	r1, [pc, #144]	; (8002108 <HAL_RCC_ClockConfig+0x1b0>)
 8002078:	683b      	ldr	r3, [r7, #0]
 800207a:	4313      	orrs	r3, r2
 800207c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800207e:	4b22      	ldr	r3, [pc, #136]	; (8002108 <HAL_RCC_ClockConfig+0x1b0>)
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f003 0307 	and.w	r3, r3, #7
 8002086:	683a      	ldr	r2, [r7, #0]
 8002088:	429a      	cmp	r2, r3
 800208a:	d001      	beq.n	8002090 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 800208c:	2301      	movs	r3, #1
 800208e:	e036      	b.n	80020fe <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	f003 0304 	and.w	r3, r3, #4
 8002098:	2b00      	cmp	r3, #0
 800209a:	d008      	beq.n	80020ae <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800209c:	4b1b      	ldr	r3, [pc, #108]	; (800210c <HAL_RCC_ClockConfig+0x1b4>)
 800209e:	689b      	ldr	r3, [r3, #8]
 80020a0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	68db      	ldr	r3, [r3, #12]
 80020a8:	4918      	ldr	r1, [pc, #96]	; (800210c <HAL_RCC_ClockConfig+0x1b4>)
 80020aa:	4313      	orrs	r3, r2
 80020ac:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f003 0308 	and.w	r3, r3, #8
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d009      	beq.n	80020ce <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80020ba:	4b14      	ldr	r3, [pc, #80]	; (800210c <HAL_RCC_ClockConfig+0x1b4>)
 80020bc:	689b      	ldr	r3, [r3, #8]
 80020be:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	691b      	ldr	r3, [r3, #16]
 80020c6:	00db      	lsls	r3, r3, #3
 80020c8:	4910      	ldr	r1, [pc, #64]	; (800210c <HAL_RCC_ClockConfig+0x1b4>)
 80020ca:	4313      	orrs	r3, r2
 80020cc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80020ce:	f000 f825 	bl	800211c <HAL_RCC_GetSysClockFreq>
 80020d2:	4601      	mov	r1, r0
 80020d4:	4b0d      	ldr	r3, [pc, #52]	; (800210c <HAL_RCC_ClockConfig+0x1b4>)
 80020d6:	689b      	ldr	r3, [r3, #8]
 80020d8:	091b      	lsrs	r3, r3, #4
 80020da:	f003 030f 	and.w	r3, r3, #15
 80020de:	4a0c      	ldr	r2, [pc, #48]	; (8002110 <HAL_RCC_ClockConfig+0x1b8>)
 80020e0:	5cd3      	ldrb	r3, [r2, r3]
 80020e2:	f003 031f 	and.w	r3, r3, #31
 80020e6:	fa21 f303 	lsr.w	r3, r1, r3
 80020ea:	4a0a      	ldr	r2, [pc, #40]	; (8002114 <HAL_RCC_ClockConfig+0x1bc>)
 80020ec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80020ee:	4b0a      	ldr	r3, [pc, #40]	; (8002118 <HAL_RCC_ClockConfig+0x1c0>)
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	4618      	mov	r0, r3
 80020f4:	f7fe fa5c 	bl	80005b0 <HAL_InitTick>
 80020f8:	4603      	mov	r3, r0
 80020fa:	72fb      	strb	r3, [r7, #11]

  return status;
 80020fc:	7afb      	ldrb	r3, [r7, #11]
}
 80020fe:	4618      	mov	r0, r3
 8002100:	3710      	adds	r7, #16
 8002102:	46bd      	mov	sp, r7
 8002104:	bd80      	pop	{r7, pc}
 8002106:	bf00      	nop
 8002108:	40022000 	.word	0x40022000
 800210c:	40021000 	.word	0x40021000
 8002110:	080094c0 	.word	0x080094c0
 8002114:	20000008 	.word	0x20000008
 8002118:	20000000 	.word	0x20000000

0800211c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800211c:	b480      	push	{r7}
 800211e:	b089      	sub	sp, #36	; 0x24
 8002120:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002122:	2300      	movs	r3, #0
 8002124:	61fb      	str	r3, [r7, #28]
 8002126:	2300      	movs	r3, #0
 8002128:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800212a:	4b3d      	ldr	r3, [pc, #244]	; (8002220 <HAL_RCC_GetSysClockFreq+0x104>)
 800212c:	689b      	ldr	r3, [r3, #8]
 800212e:	f003 030c 	and.w	r3, r3, #12
 8002132:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002134:	4b3a      	ldr	r3, [pc, #232]	; (8002220 <HAL_RCC_GetSysClockFreq+0x104>)
 8002136:	68db      	ldr	r3, [r3, #12]
 8002138:	f003 0303 	and.w	r3, r3, #3
 800213c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800213e:	693b      	ldr	r3, [r7, #16]
 8002140:	2b00      	cmp	r3, #0
 8002142:	d005      	beq.n	8002150 <HAL_RCC_GetSysClockFreq+0x34>
 8002144:	693b      	ldr	r3, [r7, #16]
 8002146:	2b0c      	cmp	r3, #12
 8002148:	d121      	bne.n	800218e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	2b01      	cmp	r3, #1
 800214e:	d11e      	bne.n	800218e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002150:	4b33      	ldr	r3, [pc, #204]	; (8002220 <HAL_RCC_GetSysClockFreq+0x104>)
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	f003 0308 	and.w	r3, r3, #8
 8002158:	2b00      	cmp	r3, #0
 800215a:	d107      	bne.n	800216c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800215c:	4b30      	ldr	r3, [pc, #192]	; (8002220 <HAL_RCC_GetSysClockFreq+0x104>)
 800215e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002162:	0a1b      	lsrs	r3, r3, #8
 8002164:	f003 030f 	and.w	r3, r3, #15
 8002168:	61fb      	str	r3, [r7, #28]
 800216a:	e005      	b.n	8002178 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800216c:	4b2c      	ldr	r3, [pc, #176]	; (8002220 <HAL_RCC_GetSysClockFreq+0x104>)
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	091b      	lsrs	r3, r3, #4
 8002172:	f003 030f 	and.w	r3, r3, #15
 8002176:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002178:	4a2a      	ldr	r2, [pc, #168]	; (8002224 <HAL_RCC_GetSysClockFreq+0x108>)
 800217a:	69fb      	ldr	r3, [r7, #28]
 800217c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002180:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002182:	693b      	ldr	r3, [r7, #16]
 8002184:	2b00      	cmp	r3, #0
 8002186:	d10d      	bne.n	80021a4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002188:	69fb      	ldr	r3, [r7, #28]
 800218a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800218c:	e00a      	b.n	80021a4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800218e:	693b      	ldr	r3, [r7, #16]
 8002190:	2b04      	cmp	r3, #4
 8002192:	d102      	bne.n	800219a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002194:	4b24      	ldr	r3, [pc, #144]	; (8002228 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002196:	61bb      	str	r3, [r7, #24]
 8002198:	e004      	b.n	80021a4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800219a:	693b      	ldr	r3, [r7, #16]
 800219c:	2b08      	cmp	r3, #8
 800219e:	d101      	bne.n	80021a4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80021a0:	4b22      	ldr	r3, [pc, #136]	; (800222c <HAL_RCC_GetSysClockFreq+0x110>)
 80021a2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80021a4:	693b      	ldr	r3, [r7, #16]
 80021a6:	2b0c      	cmp	r3, #12
 80021a8:	d133      	bne.n	8002212 <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80021aa:	4b1d      	ldr	r3, [pc, #116]	; (8002220 <HAL_RCC_GetSysClockFreq+0x104>)
 80021ac:	68db      	ldr	r3, [r3, #12]
 80021ae:	f003 0303 	and.w	r3, r3, #3
 80021b2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80021b4:	68bb      	ldr	r3, [r7, #8]
 80021b6:	2b02      	cmp	r3, #2
 80021b8:	d002      	beq.n	80021c0 <HAL_RCC_GetSysClockFreq+0xa4>
 80021ba:	2b03      	cmp	r3, #3
 80021bc:	d003      	beq.n	80021c6 <HAL_RCC_GetSysClockFreq+0xaa>
 80021be:	e005      	b.n	80021cc <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80021c0:	4b19      	ldr	r3, [pc, #100]	; (8002228 <HAL_RCC_GetSysClockFreq+0x10c>)
 80021c2:	617b      	str	r3, [r7, #20]
      break;
 80021c4:	e005      	b.n	80021d2 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80021c6:	4b19      	ldr	r3, [pc, #100]	; (800222c <HAL_RCC_GetSysClockFreq+0x110>)
 80021c8:	617b      	str	r3, [r7, #20]
      break;
 80021ca:	e002      	b.n	80021d2 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80021cc:	69fb      	ldr	r3, [r7, #28]
 80021ce:	617b      	str	r3, [r7, #20]
      break;
 80021d0:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80021d2:	4b13      	ldr	r3, [pc, #76]	; (8002220 <HAL_RCC_GetSysClockFreq+0x104>)
 80021d4:	68db      	ldr	r3, [r3, #12]
 80021d6:	091b      	lsrs	r3, r3, #4
 80021d8:	f003 0307 	and.w	r3, r3, #7
 80021dc:	3301      	adds	r3, #1
 80021de:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80021e0:	4b0f      	ldr	r3, [pc, #60]	; (8002220 <HAL_RCC_GetSysClockFreq+0x104>)
 80021e2:	68db      	ldr	r3, [r3, #12]
 80021e4:	0a1b      	lsrs	r3, r3, #8
 80021e6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80021ea:	697a      	ldr	r2, [r7, #20]
 80021ec:	fb02 f203 	mul.w	r2, r2, r3
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80021f6:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80021f8:	4b09      	ldr	r3, [pc, #36]	; (8002220 <HAL_RCC_GetSysClockFreq+0x104>)
 80021fa:	68db      	ldr	r3, [r3, #12]
 80021fc:	0e5b      	lsrs	r3, r3, #25
 80021fe:	f003 0303 	and.w	r3, r3, #3
 8002202:	3301      	adds	r3, #1
 8002204:	005b      	lsls	r3, r3, #1
 8002206:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002208:	697a      	ldr	r2, [r7, #20]
 800220a:	683b      	ldr	r3, [r7, #0]
 800220c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002210:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002212:	69bb      	ldr	r3, [r7, #24]
}
 8002214:	4618      	mov	r0, r3
 8002216:	3724      	adds	r7, #36	; 0x24
 8002218:	46bd      	mov	sp, r7
 800221a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221e:	4770      	bx	lr
 8002220:	40021000 	.word	0x40021000
 8002224:	080094d8 	.word	0x080094d8
 8002228:	00f42400 	.word	0x00f42400
 800222c:	007a1200 	.word	0x007a1200

08002230 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002230:	b480      	push	{r7}
 8002232:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002234:	4b03      	ldr	r3, [pc, #12]	; (8002244 <HAL_RCC_GetHCLKFreq+0x14>)
 8002236:	681b      	ldr	r3, [r3, #0]
}
 8002238:	4618      	mov	r0, r3
 800223a:	46bd      	mov	sp, r7
 800223c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002240:	4770      	bx	lr
 8002242:	bf00      	nop
 8002244:	20000008 	.word	0x20000008

08002248 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800224c:	f7ff fff0 	bl	8002230 <HAL_RCC_GetHCLKFreq>
 8002250:	4601      	mov	r1, r0
 8002252:	4b06      	ldr	r3, [pc, #24]	; (800226c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002254:	689b      	ldr	r3, [r3, #8]
 8002256:	0a1b      	lsrs	r3, r3, #8
 8002258:	f003 0307 	and.w	r3, r3, #7
 800225c:	4a04      	ldr	r2, [pc, #16]	; (8002270 <HAL_RCC_GetPCLK1Freq+0x28>)
 800225e:	5cd3      	ldrb	r3, [r2, r3]
 8002260:	f003 031f 	and.w	r3, r3, #31
 8002264:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002268:	4618      	mov	r0, r3
 800226a:	bd80      	pop	{r7, pc}
 800226c:	40021000 	.word	0x40021000
 8002270:	080094d0 	.word	0x080094d0

08002274 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002278:	f7ff ffda 	bl	8002230 <HAL_RCC_GetHCLKFreq>
 800227c:	4601      	mov	r1, r0
 800227e:	4b06      	ldr	r3, [pc, #24]	; (8002298 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002280:	689b      	ldr	r3, [r3, #8]
 8002282:	0adb      	lsrs	r3, r3, #11
 8002284:	f003 0307 	and.w	r3, r3, #7
 8002288:	4a04      	ldr	r2, [pc, #16]	; (800229c <HAL_RCC_GetPCLK2Freq+0x28>)
 800228a:	5cd3      	ldrb	r3, [r2, r3]
 800228c:	f003 031f 	and.w	r3, r3, #31
 8002290:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002294:	4618      	mov	r0, r3
 8002296:	bd80      	pop	{r7, pc}
 8002298:	40021000 	.word	0x40021000
 800229c:	080094d0 	.word	0x080094d0

080022a0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b086      	sub	sp, #24
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80022a8:	2300      	movs	r3, #0
 80022aa:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80022ac:	4b2a      	ldr	r3, [pc, #168]	; (8002358 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80022ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d003      	beq.n	80022c0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80022b8:	f7ff fa3a 	bl	8001730 <HAL_PWREx_GetVoltageRange>
 80022bc:	6178      	str	r0, [r7, #20]
 80022be:	e014      	b.n	80022ea <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80022c0:	4b25      	ldr	r3, [pc, #148]	; (8002358 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80022c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022c4:	4a24      	ldr	r2, [pc, #144]	; (8002358 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80022c6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80022ca:	6593      	str	r3, [r2, #88]	; 0x58
 80022cc:	4b22      	ldr	r3, [pc, #136]	; (8002358 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80022ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022d4:	60fb      	str	r3, [r7, #12]
 80022d6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80022d8:	f7ff fa2a 	bl	8001730 <HAL_PWREx_GetVoltageRange>
 80022dc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80022de:	4b1e      	ldr	r3, [pc, #120]	; (8002358 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80022e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022e2:	4a1d      	ldr	r2, [pc, #116]	; (8002358 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80022e4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80022e8:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80022ea:	697b      	ldr	r3, [r7, #20]
 80022ec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80022f0:	d10b      	bne.n	800230a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	2b80      	cmp	r3, #128	; 0x80
 80022f6:	d919      	bls.n	800232c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	2ba0      	cmp	r3, #160	; 0xa0
 80022fc:	d902      	bls.n	8002304 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80022fe:	2302      	movs	r3, #2
 8002300:	613b      	str	r3, [r7, #16]
 8002302:	e013      	b.n	800232c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002304:	2301      	movs	r3, #1
 8002306:	613b      	str	r3, [r7, #16]
 8002308:	e010      	b.n	800232c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	2b80      	cmp	r3, #128	; 0x80
 800230e:	d902      	bls.n	8002316 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002310:	2303      	movs	r3, #3
 8002312:	613b      	str	r3, [r7, #16]
 8002314:	e00a      	b.n	800232c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	2b80      	cmp	r3, #128	; 0x80
 800231a:	d102      	bne.n	8002322 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800231c:	2302      	movs	r3, #2
 800231e:	613b      	str	r3, [r7, #16]
 8002320:	e004      	b.n	800232c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	2b70      	cmp	r3, #112	; 0x70
 8002326:	d101      	bne.n	800232c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002328:	2301      	movs	r3, #1
 800232a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800232c:	4b0b      	ldr	r3, [pc, #44]	; (800235c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	f023 0207 	bic.w	r2, r3, #7
 8002334:	4909      	ldr	r1, [pc, #36]	; (800235c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002336:	693b      	ldr	r3, [r7, #16]
 8002338:	4313      	orrs	r3, r2
 800233a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800233c:	4b07      	ldr	r3, [pc, #28]	; (800235c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f003 0307 	and.w	r3, r3, #7
 8002344:	693a      	ldr	r2, [r7, #16]
 8002346:	429a      	cmp	r2, r3
 8002348:	d001      	beq.n	800234e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800234a:	2301      	movs	r3, #1
 800234c:	e000      	b.n	8002350 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800234e:	2300      	movs	r3, #0
}
 8002350:	4618      	mov	r0, r3
 8002352:	3718      	adds	r7, #24
 8002354:	46bd      	mov	sp, r7
 8002356:	bd80      	pop	{r7, pc}
 8002358:	40021000 	.word	0x40021000
 800235c:	40022000 	.word	0x40022000

08002360 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b086      	sub	sp, #24
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002368:	2300      	movs	r3, #0
 800236a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800236c:	2300      	movs	r3, #0
 800236e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002378:	2b00      	cmp	r3, #0
 800237a:	d03f      	beq.n	80023fc <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002380:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002384:	d01c      	beq.n	80023c0 <HAL_RCCEx_PeriphCLKConfig+0x60>
 8002386:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800238a:	d802      	bhi.n	8002392 <HAL_RCCEx_PeriphCLKConfig+0x32>
 800238c:	2b00      	cmp	r3, #0
 800238e:	d00e      	beq.n	80023ae <HAL_RCCEx_PeriphCLKConfig+0x4e>
 8002390:	e01f      	b.n	80023d2 <HAL_RCCEx_PeriphCLKConfig+0x72>
 8002392:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002396:	d003      	beq.n	80023a0 <HAL_RCCEx_PeriphCLKConfig+0x40>
 8002398:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800239c:	d01c      	beq.n	80023d8 <HAL_RCCEx_PeriphCLKConfig+0x78>
 800239e:	e018      	b.n	80023d2 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80023a0:	4b85      	ldr	r3, [pc, #532]	; (80025b8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80023a2:	68db      	ldr	r3, [r3, #12]
 80023a4:	4a84      	ldr	r2, [pc, #528]	; (80025b8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80023a6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80023aa:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80023ac:	e015      	b.n	80023da <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	3304      	adds	r3, #4
 80023b2:	2100      	movs	r1, #0
 80023b4:	4618      	mov	r0, r3
 80023b6:	f000 fab9 	bl	800292c <RCCEx_PLLSAI1_Config>
 80023ba:	4603      	mov	r3, r0
 80023bc:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80023be:	e00c      	b.n	80023da <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	3320      	adds	r3, #32
 80023c4:	2100      	movs	r1, #0
 80023c6:	4618      	mov	r0, r3
 80023c8:	f000 fba0 	bl	8002b0c <RCCEx_PLLSAI2_Config>
 80023cc:	4603      	mov	r3, r0
 80023ce:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80023d0:	e003      	b.n	80023da <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80023d2:	2301      	movs	r3, #1
 80023d4:	74fb      	strb	r3, [r7, #19]
      break;
 80023d6:	e000      	b.n	80023da <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 80023d8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80023da:	7cfb      	ldrb	r3, [r7, #19]
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d10b      	bne.n	80023f8 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80023e0:	4b75      	ldr	r3, [pc, #468]	; (80025b8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80023e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023e6:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80023ee:	4972      	ldr	r1, [pc, #456]	; (80025b8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80023f0:	4313      	orrs	r3, r2
 80023f2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80023f6:	e001      	b.n	80023fc <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80023f8:	7cfb      	ldrb	r3, [r7, #19]
 80023fa:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002404:	2b00      	cmp	r3, #0
 8002406:	d03f      	beq.n	8002488 <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800240c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002410:	d01c      	beq.n	800244c <HAL_RCCEx_PeriphCLKConfig+0xec>
 8002412:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002416:	d802      	bhi.n	800241e <HAL_RCCEx_PeriphCLKConfig+0xbe>
 8002418:	2b00      	cmp	r3, #0
 800241a:	d00e      	beq.n	800243a <HAL_RCCEx_PeriphCLKConfig+0xda>
 800241c:	e01f      	b.n	800245e <HAL_RCCEx_PeriphCLKConfig+0xfe>
 800241e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002422:	d003      	beq.n	800242c <HAL_RCCEx_PeriphCLKConfig+0xcc>
 8002424:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002428:	d01c      	beq.n	8002464 <HAL_RCCEx_PeriphCLKConfig+0x104>
 800242a:	e018      	b.n	800245e <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800242c:	4b62      	ldr	r3, [pc, #392]	; (80025b8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800242e:	68db      	ldr	r3, [r3, #12]
 8002430:	4a61      	ldr	r2, [pc, #388]	; (80025b8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002432:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002436:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002438:	e015      	b.n	8002466 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	3304      	adds	r3, #4
 800243e:	2100      	movs	r1, #0
 8002440:	4618      	mov	r0, r3
 8002442:	f000 fa73 	bl	800292c <RCCEx_PLLSAI1_Config>
 8002446:	4603      	mov	r3, r0
 8002448:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800244a:	e00c      	b.n	8002466 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	3320      	adds	r3, #32
 8002450:	2100      	movs	r1, #0
 8002452:	4618      	mov	r0, r3
 8002454:	f000 fb5a 	bl	8002b0c <RCCEx_PLLSAI2_Config>
 8002458:	4603      	mov	r3, r0
 800245a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800245c:	e003      	b.n	8002466 <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800245e:	2301      	movs	r3, #1
 8002460:	74fb      	strb	r3, [r7, #19]
      break;
 8002462:	e000      	b.n	8002466 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8002464:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002466:	7cfb      	ldrb	r3, [r7, #19]
 8002468:	2b00      	cmp	r3, #0
 800246a:	d10b      	bne.n	8002484 <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800246c:	4b52      	ldr	r3, [pc, #328]	; (80025b8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800246e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002472:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800247a:	494f      	ldr	r1, [pc, #316]	; (80025b8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800247c:	4313      	orrs	r3, r2
 800247e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002482:	e001      	b.n	8002488 <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002484:	7cfb      	ldrb	r3, [r7, #19]
 8002486:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002490:	2b00      	cmp	r3, #0
 8002492:	f000 80a0 	beq.w	80025d6 <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002496:	2300      	movs	r3, #0
 8002498:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800249a:	4b47      	ldr	r3, [pc, #284]	; (80025b8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800249c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800249e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d101      	bne.n	80024aa <HAL_RCCEx_PeriphCLKConfig+0x14a>
 80024a6:	2301      	movs	r3, #1
 80024a8:	e000      	b.n	80024ac <HAL_RCCEx_PeriphCLKConfig+0x14c>
 80024aa:	2300      	movs	r3, #0
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d00d      	beq.n	80024cc <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80024b0:	4b41      	ldr	r3, [pc, #260]	; (80025b8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80024b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024b4:	4a40      	ldr	r2, [pc, #256]	; (80025b8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80024b6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80024ba:	6593      	str	r3, [r2, #88]	; 0x58
 80024bc:	4b3e      	ldr	r3, [pc, #248]	; (80025b8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80024be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024c4:	60bb      	str	r3, [r7, #8]
 80024c6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80024c8:	2301      	movs	r3, #1
 80024ca:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80024cc:	4b3b      	ldr	r3, [pc, #236]	; (80025bc <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	4a3a      	ldr	r2, [pc, #232]	; (80025bc <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80024d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024d6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80024d8:	f7fe f8b6 	bl	8000648 <HAL_GetTick>
 80024dc:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80024de:	e009      	b.n	80024f4 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80024e0:	f7fe f8b2 	bl	8000648 <HAL_GetTick>
 80024e4:	4602      	mov	r2, r0
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	1ad3      	subs	r3, r2, r3
 80024ea:	2b02      	cmp	r3, #2
 80024ec:	d902      	bls.n	80024f4 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 80024ee:	2303      	movs	r3, #3
 80024f0:	74fb      	strb	r3, [r7, #19]
        break;
 80024f2:	e005      	b.n	8002500 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80024f4:	4b31      	ldr	r3, [pc, #196]	; (80025bc <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d0ef      	beq.n	80024e0 <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 8002500:	7cfb      	ldrb	r3, [r7, #19]
 8002502:	2b00      	cmp	r3, #0
 8002504:	d15c      	bne.n	80025c0 <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002506:	4b2c      	ldr	r3, [pc, #176]	; (80025b8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002508:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800250c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002510:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002512:	697b      	ldr	r3, [r7, #20]
 8002514:	2b00      	cmp	r3, #0
 8002516:	d01f      	beq.n	8002558 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800251e:	697a      	ldr	r2, [r7, #20]
 8002520:	429a      	cmp	r2, r3
 8002522:	d019      	beq.n	8002558 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002524:	4b24      	ldr	r3, [pc, #144]	; (80025b8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002526:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800252a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800252e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002530:	4b21      	ldr	r3, [pc, #132]	; (80025b8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002532:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002536:	4a20      	ldr	r2, [pc, #128]	; (80025b8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002538:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800253c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002540:	4b1d      	ldr	r3, [pc, #116]	; (80025b8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002542:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002546:	4a1c      	ldr	r2, [pc, #112]	; (80025b8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002548:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800254c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002550:	4a19      	ldr	r2, [pc, #100]	; (80025b8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002552:	697b      	ldr	r3, [r7, #20]
 8002554:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002558:	697b      	ldr	r3, [r7, #20]
 800255a:	f003 0301 	and.w	r3, r3, #1
 800255e:	2b00      	cmp	r3, #0
 8002560:	d016      	beq.n	8002590 <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002562:	f7fe f871 	bl	8000648 <HAL_GetTick>
 8002566:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002568:	e00b      	b.n	8002582 <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800256a:	f7fe f86d 	bl	8000648 <HAL_GetTick>
 800256e:	4602      	mov	r2, r0
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	1ad3      	subs	r3, r2, r3
 8002574:	f241 3288 	movw	r2, #5000	; 0x1388
 8002578:	4293      	cmp	r3, r2
 800257a:	d902      	bls.n	8002582 <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 800257c:	2303      	movs	r3, #3
 800257e:	74fb      	strb	r3, [r7, #19]
            break;
 8002580:	e006      	b.n	8002590 <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002582:	4b0d      	ldr	r3, [pc, #52]	; (80025b8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002584:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002588:	f003 0302 	and.w	r3, r3, #2
 800258c:	2b00      	cmp	r3, #0
 800258e:	d0ec      	beq.n	800256a <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 8002590:	7cfb      	ldrb	r3, [r7, #19]
 8002592:	2b00      	cmp	r3, #0
 8002594:	d10c      	bne.n	80025b0 <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002596:	4b08      	ldr	r3, [pc, #32]	; (80025b8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002598:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800259c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80025a6:	4904      	ldr	r1, [pc, #16]	; (80025b8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80025a8:	4313      	orrs	r3, r2
 80025aa:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80025ae:	e009      	b.n	80025c4 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80025b0:	7cfb      	ldrb	r3, [r7, #19]
 80025b2:	74bb      	strb	r3, [r7, #18]
 80025b4:	e006      	b.n	80025c4 <HAL_RCCEx_PeriphCLKConfig+0x264>
 80025b6:	bf00      	nop
 80025b8:	40021000 	.word	0x40021000
 80025bc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80025c0:	7cfb      	ldrb	r3, [r7, #19]
 80025c2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80025c4:	7c7b      	ldrb	r3, [r7, #17]
 80025c6:	2b01      	cmp	r3, #1
 80025c8:	d105      	bne.n	80025d6 <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80025ca:	4b9e      	ldr	r3, [pc, #632]	; (8002844 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80025cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025ce:	4a9d      	ldr	r2, [pc, #628]	; (8002844 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80025d0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80025d4:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f003 0301 	and.w	r3, r3, #1
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d00a      	beq.n	80025f8 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80025e2:	4b98      	ldr	r3, [pc, #608]	; (8002844 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80025e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025e8:	f023 0203 	bic.w	r2, r3, #3
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80025f0:	4994      	ldr	r1, [pc, #592]	; (8002844 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80025f2:	4313      	orrs	r3, r2
 80025f4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	f003 0302 	and.w	r3, r3, #2
 8002600:	2b00      	cmp	r3, #0
 8002602:	d00a      	beq.n	800261a <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002604:	4b8f      	ldr	r3, [pc, #572]	; (8002844 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002606:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800260a:	f023 020c 	bic.w	r2, r3, #12
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002612:	498c      	ldr	r1, [pc, #560]	; (8002844 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002614:	4313      	orrs	r3, r2
 8002616:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f003 0304 	and.w	r3, r3, #4
 8002622:	2b00      	cmp	r3, #0
 8002624:	d00a      	beq.n	800263c <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002626:	4b87      	ldr	r3, [pc, #540]	; (8002844 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002628:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800262c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002634:	4983      	ldr	r1, [pc, #524]	; (8002844 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002636:	4313      	orrs	r3, r2
 8002638:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	f003 0308 	and.w	r3, r3, #8
 8002644:	2b00      	cmp	r3, #0
 8002646:	d00a      	beq.n	800265e <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002648:	4b7e      	ldr	r3, [pc, #504]	; (8002844 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800264a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800264e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002656:	497b      	ldr	r1, [pc, #492]	; (8002844 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002658:	4313      	orrs	r3, r2
 800265a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f003 0310 	and.w	r3, r3, #16
 8002666:	2b00      	cmp	r3, #0
 8002668:	d00a      	beq.n	8002680 <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800266a:	4b76      	ldr	r3, [pc, #472]	; (8002844 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800266c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002670:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002678:	4972      	ldr	r1, [pc, #456]	; (8002844 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800267a:	4313      	orrs	r3, r2
 800267c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f003 0320 	and.w	r3, r3, #32
 8002688:	2b00      	cmp	r3, #0
 800268a:	d00a      	beq.n	80026a2 <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800268c:	4b6d      	ldr	r3, [pc, #436]	; (8002844 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800268e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002692:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800269a:	496a      	ldr	r1, [pc, #424]	; (8002844 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800269c:	4313      	orrs	r3, r2
 800269e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d00a      	beq.n	80026c4 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80026ae:	4b65      	ldr	r3, [pc, #404]	; (8002844 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80026b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026b4:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026bc:	4961      	ldr	r1, [pc, #388]	; (8002844 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80026be:	4313      	orrs	r3, r2
 80026c0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d00a      	beq.n	80026e6 <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80026d0:	4b5c      	ldr	r3, [pc, #368]	; (8002844 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80026d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026d6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80026de:	4959      	ldr	r1, [pc, #356]	; (8002844 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80026e0:	4313      	orrs	r3, r2
 80026e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d00a      	beq.n	8002708 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80026f2:	4b54      	ldr	r3, [pc, #336]	; (8002844 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80026f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026f8:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002700:	4950      	ldr	r1, [pc, #320]	; (8002844 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002702:	4313      	orrs	r3, r2
 8002704:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002710:	2b00      	cmp	r3, #0
 8002712:	d00a      	beq.n	800272a <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002714:	4b4b      	ldr	r3, [pc, #300]	; (8002844 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002716:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800271a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002722:	4948      	ldr	r1, [pc, #288]	; (8002844 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002724:	4313      	orrs	r3, r2
 8002726:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002732:	2b00      	cmp	r3, #0
 8002734:	d00a      	beq.n	800274c <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002736:	4b43      	ldr	r3, [pc, #268]	; (8002844 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002738:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800273c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002744:	493f      	ldr	r1, [pc, #252]	; (8002844 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002746:	4313      	orrs	r3, r2
 8002748:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002754:	2b00      	cmp	r3, #0
 8002756:	d028      	beq.n	80027aa <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002758:	4b3a      	ldr	r3, [pc, #232]	; (8002844 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800275a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800275e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002766:	4937      	ldr	r1, [pc, #220]	; (8002844 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002768:	4313      	orrs	r3, r2
 800276a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002772:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002776:	d106      	bne.n	8002786 <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002778:	4b32      	ldr	r3, [pc, #200]	; (8002844 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800277a:	68db      	ldr	r3, [r3, #12]
 800277c:	4a31      	ldr	r2, [pc, #196]	; (8002844 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800277e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002782:	60d3      	str	r3, [r2, #12]
 8002784:	e011      	b.n	80027aa <HAL_RCCEx_PeriphCLKConfig+0x44a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800278a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800278e:	d10c      	bne.n	80027aa <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	3304      	adds	r3, #4
 8002794:	2101      	movs	r1, #1
 8002796:	4618      	mov	r0, r3
 8002798:	f000 f8c8 	bl	800292c <RCCEx_PLLSAI1_Config>
 800279c:	4603      	mov	r3, r0
 800279e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80027a0:	7cfb      	ldrb	r3, [r7, #19]
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d001      	beq.n	80027aa <HAL_RCCEx_PeriphCLKConfig+0x44a>
        {
          /* set overall return value */
          status = ret;
 80027a6:	7cfb      	ldrb	r3, [r7, #19]
 80027a8:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d028      	beq.n	8002808 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80027b6:	4b23      	ldr	r3, [pc, #140]	; (8002844 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80027b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027bc:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027c4:	491f      	ldr	r1, [pc, #124]	; (8002844 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80027c6:	4313      	orrs	r3, r2
 80027c8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027d0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80027d4:	d106      	bne.n	80027e4 <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80027d6:	4b1b      	ldr	r3, [pc, #108]	; (8002844 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80027d8:	68db      	ldr	r3, [r3, #12]
 80027da:	4a1a      	ldr	r2, [pc, #104]	; (8002844 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80027dc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80027e0:	60d3      	str	r3, [r2, #12]
 80027e2:	e011      	b.n	8002808 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027e8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80027ec:	d10c      	bne.n	8002808 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	3304      	adds	r3, #4
 80027f2:	2101      	movs	r1, #1
 80027f4:	4618      	mov	r0, r3
 80027f6:	f000 f899 	bl	800292c <RCCEx_PLLSAI1_Config>
 80027fa:	4603      	mov	r3, r0
 80027fc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80027fe:	7cfb      	ldrb	r3, [r7, #19]
 8002800:	2b00      	cmp	r3, #0
 8002802:	d001      	beq.n	8002808 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 8002804:	7cfb      	ldrb	r3, [r7, #19]
 8002806:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002810:	2b00      	cmp	r3, #0
 8002812:	d02b      	beq.n	800286c <HAL_RCCEx_PeriphCLKConfig+0x50c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002814:	4b0b      	ldr	r3, [pc, #44]	; (8002844 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002816:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800281a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002822:	4908      	ldr	r1, [pc, #32]	; (8002844 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002824:	4313      	orrs	r3, r2
 8002826:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800282e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002832:	d109      	bne.n	8002848 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002834:	4b03      	ldr	r3, [pc, #12]	; (8002844 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002836:	68db      	ldr	r3, [r3, #12]
 8002838:	4a02      	ldr	r2, [pc, #8]	; (8002844 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800283a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800283e:	60d3      	str	r3, [r2, #12]
 8002840:	e014      	b.n	800286c <HAL_RCCEx_PeriphCLKConfig+0x50c>
 8002842:	bf00      	nop
 8002844:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800284c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002850:	d10c      	bne.n	800286c <HAL_RCCEx_PeriphCLKConfig+0x50c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	3304      	adds	r3, #4
 8002856:	2101      	movs	r1, #1
 8002858:	4618      	mov	r0, r3
 800285a:	f000 f867 	bl	800292c <RCCEx_PLLSAI1_Config>
 800285e:	4603      	mov	r3, r0
 8002860:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002862:	7cfb      	ldrb	r3, [r7, #19]
 8002864:	2b00      	cmp	r3, #0
 8002866:	d001      	beq.n	800286c <HAL_RCCEx_PeriphCLKConfig+0x50c>
      {
        /* set overall return value */
        status = ret;
 8002868:	7cfb      	ldrb	r3, [r7, #19]
 800286a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002874:	2b00      	cmp	r3, #0
 8002876:	d02f      	beq.n	80028d8 <HAL_RCCEx_PeriphCLKConfig+0x578>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002878:	4b2b      	ldr	r3, [pc, #172]	; (8002928 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800287a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800287e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002886:	4928      	ldr	r1, [pc, #160]	; (8002928 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002888:	4313      	orrs	r3, r2
 800288a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002892:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002896:	d10d      	bne.n	80028b4 <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	3304      	adds	r3, #4
 800289c:	2102      	movs	r1, #2
 800289e:	4618      	mov	r0, r3
 80028a0:	f000 f844 	bl	800292c <RCCEx_PLLSAI1_Config>
 80028a4:	4603      	mov	r3, r0
 80028a6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80028a8:	7cfb      	ldrb	r3, [r7, #19]
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d014      	beq.n	80028d8 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 80028ae:	7cfb      	ldrb	r3, [r7, #19]
 80028b0:	74bb      	strb	r3, [r7, #18]
 80028b2:	e011      	b.n	80028d8 <HAL_RCCEx_PeriphCLKConfig+0x578>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80028b8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80028bc:	d10c      	bne.n	80028d8 <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	3320      	adds	r3, #32
 80028c2:	2102      	movs	r1, #2
 80028c4:	4618      	mov	r0, r3
 80028c6:	f000 f921 	bl	8002b0c <RCCEx_PLLSAI2_Config>
 80028ca:	4603      	mov	r3, r0
 80028cc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80028ce:	7cfb      	ldrb	r3, [r7, #19]
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d001      	beq.n	80028d8 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 80028d4:	7cfb      	ldrb	r3, [r7, #19]
 80028d6:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d00a      	beq.n	80028fa <HAL_RCCEx_PeriphCLKConfig+0x59a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80028e4:	4b10      	ldr	r3, [pc, #64]	; (8002928 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80028e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028ea:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80028f2:	490d      	ldr	r1, [pc, #52]	; (8002928 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80028f4:	4313      	orrs	r3, r2
 80028f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002902:	2b00      	cmp	r3, #0
 8002904:	d00b      	beq.n	800291e <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002906:	4b08      	ldr	r3, [pc, #32]	; (8002928 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002908:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800290c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002916:	4904      	ldr	r1, [pc, #16]	; (8002928 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002918:	4313      	orrs	r3, r2
 800291a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800291e:	7cbb      	ldrb	r3, [r7, #18]
}
 8002920:	4618      	mov	r0, r3
 8002922:	3718      	adds	r7, #24
 8002924:	46bd      	mov	sp, r7
 8002926:	bd80      	pop	{r7, pc}
 8002928:	40021000 	.word	0x40021000

0800292c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800292c:	b580      	push	{r7, lr}
 800292e:	b084      	sub	sp, #16
 8002930:	af00      	add	r7, sp, #0
 8002932:	6078      	str	r0, [r7, #4]
 8002934:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002936:	2300      	movs	r3, #0
 8002938:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800293a:	4b73      	ldr	r3, [pc, #460]	; (8002b08 <RCCEx_PLLSAI1_Config+0x1dc>)
 800293c:	68db      	ldr	r3, [r3, #12]
 800293e:	f003 0303 	and.w	r3, r3, #3
 8002942:	2b00      	cmp	r3, #0
 8002944:	d018      	beq.n	8002978 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002946:	4b70      	ldr	r3, [pc, #448]	; (8002b08 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002948:	68db      	ldr	r3, [r3, #12]
 800294a:	f003 0203 	and.w	r2, r3, #3
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	429a      	cmp	r2, r3
 8002954:	d10d      	bne.n	8002972 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
       ||
 800295a:	2b00      	cmp	r3, #0
 800295c:	d009      	beq.n	8002972 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800295e:	4b6a      	ldr	r3, [pc, #424]	; (8002b08 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002960:	68db      	ldr	r3, [r3, #12]
 8002962:	091b      	lsrs	r3, r3, #4
 8002964:	f003 0307 	and.w	r3, r3, #7
 8002968:	1c5a      	adds	r2, r3, #1
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	685b      	ldr	r3, [r3, #4]
       ||
 800296e:	429a      	cmp	r2, r3
 8002970:	d044      	beq.n	80029fc <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8002972:	2301      	movs	r3, #1
 8002974:	73fb      	strb	r3, [r7, #15]
 8002976:	e041      	b.n	80029fc <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	2b02      	cmp	r3, #2
 800297e:	d00c      	beq.n	800299a <RCCEx_PLLSAI1_Config+0x6e>
 8002980:	2b03      	cmp	r3, #3
 8002982:	d013      	beq.n	80029ac <RCCEx_PLLSAI1_Config+0x80>
 8002984:	2b01      	cmp	r3, #1
 8002986:	d120      	bne.n	80029ca <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002988:	4b5f      	ldr	r3, [pc, #380]	; (8002b08 <RCCEx_PLLSAI1_Config+0x1dc>)
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	f003 0302 	and.w	r3, r3, #2
 8002990:	2b00      	cmp	r3, #0
 8002992:	d11d      	bne.n	80029d0 <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 8002994:	2301      	movs	r3, #1
 8002996:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002998:	e01a      	b.n	80029d0 <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800299a:	4b5b      	ldr	r3, [pc, #364]	; (8002b08 <RCCEx_PLLSAI1_Config+0x1dc>)
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d116      	bne.n	80029d4 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 80029a6:	2301      	movs	r3, #1
 80029a8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80029aa:	e013      	b.n	80029d4 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80029ac:	4b56      	ldr	r3, [pc, #344]	; (8002b08 <RCCEx_PLLSAI1_Config+0x1dc>)
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d10f      	bne.n	80029d8 <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80029b8:	4b53      	ldr	r3, [pc, #332]	; (8002b08 <RCCEx_PLLSAI1_Config+0x1dc>)
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d109      	bne.n	80029d8 <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 80029c4:	2301      	movs	r3, #1
 80029c6:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80029c8:	e006      	b.n	80029d8 <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 80029ca:	2301      	movs	r3, #1
 80029cc:	73fb      	strb	r3, [r7, #15]
      break;
 80029ce:	e004      	b.n	80029da <RCCEx_PLLSAI1_Config+0xae>
      break;
 80029d0:	bf00      	nop
 80029d2:	e002      	b.n	80029da <RCCEx_PLLSAI1_Config+0xae>
      break;
 80029d4:	bf00      	nop
 80029d6:	e000      	b.n	80029da <RCCEx_PLLSAI1_Config+0xae>
      break;
 80029d8:	bf00      	nop
    }

    if(status == HAL_OK)
 80029da:	7bfb      	ldrb	r3, [r7, #15]
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d10d      	bne.n	80029fc <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80029e0:	4b49      	ldr	r3, [pc, #292]	; (8002b08 <RCCEx_PLLSAI1_Config+0x1dc>)
 80029e2:	68db      	ldr	r3, [r3, #12]
 80029e4:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	6819      	ldr	r1, [r3, #0]
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	685b      	ldr	r3, [r3, #4]
 80029f0:	3b01      	subs	r3, #1
 80029f2:	011b      	lsls	r3, r3, #4
 80029f4:	430b      	orrs	r3, r1
 80029f6:	4944      	ldr	r1, [pc, #272]	; (8002b08 <RCCEx_PLLSAI1_Config+0x1dc>)
 80029f8:	4313      	orrs	r3, r2
 80029fa:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80029fc:	7bfb      	ldrb	r3, [r7, #15]
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d17d      	bne.n	8002afe <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002a02:	4b41      	ldr	r3, [pc, #260]	; (8002b08 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	4a40      	ldr	r2, [pc, #256]	; (8002b08 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002a08:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002a0c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002a0e:	f7fd fe1b 	bl	8000648 <HAL_GetTick>
 8002a12:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002a14:	e009      	b.n	8002a2a <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002a16:	f7fd fe17 	bl	8000648 <HAL_GetTick>
 8002a1a:	4602      	mov	r2, r0
 8002a1c:	68bb      	ldr	r3, [r7, #8]
 8002a1e:	1ad3      	subs	r3, r2, r3
 8002a20:	2b02      	cmp	r3, #2
 8002a22:	d902      	bls.n	8002a2a <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8002a24:	2303      	movs	r3, #3
 8002a26:	73fb      	strb	r3, [r7, #15]
        break;
 8002a28:	e005      	b.n	8002a36 <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002a2a:	4b37      	ldr	r3, [pc, #220]	; (8002b08 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d1ef      	bne.n	8002a16 <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8002a36:	7bfb      	ldrb	r3, [r7, #15]
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d160      	bne.n	8002afe <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002a3c:	683b      	ldr	r3, [r7, #0]
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d111      	bne.n	8002a66 <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002a42:	4b31      	ldr	r3, [pc, #196]	; (8002b08 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002a44:	691b      	ldr	r3, [r3, #16]
 8002a46:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002a4a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002a4e:	687a      	ldr	r2, [r7, #4]
 8002a50:	6892      	ldr	r2, [r2, #8]
 8002a52:	0211      	lsls	r1, r2, #8
 8002a54:	687a      	ldr	r2, [r7, #4]
 8002a56:	68d2      	ldr	r2, [r2, #12]
 8002a58:	0912      	lsrs	r2, r2, #4
 8002a5a:	0452      	lsls	r2, r2, #17
 8002a5c:	430a      	orrs	r2, r1
 8002a5e:	492a      	ldr	r1, [pc, #168]	; (8002b08 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002a60:	4313      	orrs	r3, r2
 8002a62:	610b      	str	r3, [r1, #16]
 8002a64:	e027      	b.n	8002ab6 <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002a66:	683b      	ldr	r3, [r7, #0]
 8002a68:	2b01      	cmp	r3, #1
 8002a6a:	d112      	bne.n	8002a92 <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002a6c:	4b26      	ldr	r3, [pc, #152]	; (8002b08 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002a6e:	691b      	ldr	r3, [r3, #16]
 8002a70:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8002a74:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002a78:	687a      	ldr	r2, [r7, #4]
 8002a7a:	6892      	ldr	r2, [r2, #8]
 8002a7c:	0211      	lsls	r1, r2, #8
 8002a7e:	687a      	ldr	r2, [r7, #4]
 8002a80:	6912      	ldr	r2, [r2, #16]
 8002a82:	0852      	lsrs	r2, r2, #1
 8002a84:	3a01      	subs	r2, #1
 8002a86:	0552      	lsls	r2, r2, #21
 8002a88:	430a      	orrs	r2, r1
 8002a8a:	491f      	ldr	r1, [pc, #124]	; (8002b08 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002a8c:	4313      	orrs	r3, r2
 8002a8e:	610b      	str	r3, [r1, #16]
 8002a90:	e011      	b.n	8002ab6 <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002a92:	4b1d      	ldr	r3, [pc, #116]	; (8002b08 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002a94:	691b      	ldr	r3, [r3, #16]
 8002a96:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002a9a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002a9e:	687a      	ldr	r2, [r7, #4]
 8002aa0:	6892      	ldr	r2, [r2, #8]
 8002aa2:	0211      	lsls	r1, r2, #8
 8002aa4:	687a      	ldr	r2, [r7, #4]
 8002aa6:	6952      	ldr	r2, [r2, #20]
 8002aa8:	0852      	lsrs	r2, r2, #1
 8002aaa:	3a01      	subs	r2, #1
 8002aac:	0652      	lsls	r2, r2, #25
 8002aae:	430a      	orrs	r2, r1
 8002ab0:	4915      	ldr	r1, [pc, #84]	; (8002b08 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002ab2:	4313      	orrs	r3, r2
 8002ab4:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002ab6:	4b14      	ldr	r3, [pc, #80]	; (8002b08 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	4a13      	ldr	r2, [pc, #76]	; (8002b08 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002abc:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002ac0:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ac2:	f7fd fdc1 	bl	8000648 <HAL_GetTick>
 8002ac6:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002ac8:	e009      	b.n	8002ade <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002aca:	f7fd fdbd 	bl	8000648 <HAL_GetTick>
 8002ace:	4602      	mov	r2, r0
 8002ad0:	68bb      	ldr	r3, [r7, #8]
 8002ad2:	1ad3      	subs	r3, r2, r3
 8002ad4:	2b02      	cmp	r3, #2
 8002ad6:	d902      	bls.n	8002ade <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 8002ad8:	2303      	movs	r3, #3
 8002ada:	73fb      	strb	r3, [r7, #15]
          break;
 8002adc:	e005      	b.n	8002aea <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002ade:	4b0a      	ldr	r3, [pc, #40]	; (8002b08 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d0ef      	beq.n	8002aca <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 8002aea:	7bfb      	ldrb	r3, [r7, #15]
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d106      	bne.n	8002afe <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002af0:	4b05      	ldr	r3, [pc, #20]	; (8002b08 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002af2:	691a      	ldr	r2, [r3, #16]
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	699b      	ldr	r3, [r3, #24]
 8002af8:	4903      	ldr	r1, [pc, #12]	; (8002b08 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002afa:	4313      	orrs	r3, r2
 8002afc:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8002afe:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b00:	4618      	mov	r0, r3
 8002b02:	3710      	adds	r7, #16
 8002b04:	46bd      	mov	sp, r7
 8002b06:	bd80      	pop	{r7, pc}
 8002b08:	40021000 	.word	0x40021000

08002b0c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b084      	sub	sp, #16
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
 8002b14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002b16:	2300      	movs	r3, #0
 8002b18:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002b1a:	4b68      	ldr	r3, [pc, #416]	; (8002cbc <RCCEx_PLLSAI2_Config+0x1b0>)
 8002b1c:	68db      	ldr	r3, [r3, #12]
 8002b1e:	f003 0303 	and.w	r3, r3, #3
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d018      	beq.n	8002b58 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002b26:	4b65      	ldr	r3, [pc, #404]	; (8002cbc <RCCEx_PLLSAI2_Config+0x1b0>)
 8002b28:	68db      	ldr	r3, [r3, #12]
 8002b2a:	f003 0203 	and.w	r2, r3, #3
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	429a      	cmp	r2, r3
 8002b34:	d10d      	bne.n	8002b52 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
       ||
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d009      	beq.n	8002b52 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8002b3e:	4b5f      	ldr	r3, [pc, #380]	; (8002cbc <RCCEx_PLLSAI2_Config+0x1b0>)
 8002b40:	68db      	ldr	r3, [r3, #12]
 8002b42:	091b      	lsrs	r3, r3, #4
 8002b44:	f003 0307 	and.w	r3, r3, #7
 8002b48:	1c5a      	adds	r2, r3, #1
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	685b      	ldr	r3, [r3, #4]
       ||
 8002b4e:	429a      	cmp	r2, r3
 8002b50:	d044      	beq.n	8002bdc <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8002b52:	2301      	movs	r3, #1
 8002b54:	73fb      	strb	r3, [r7, #15]
 8002b56:	e041      	b.n	8002bdc <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	2b02      	cmp	r3, #2
 8002b5e:	d00c      	beq.n	8002b7a <RCCEx_PLLSAI2_Config+0x6e>
 8002b60:	2b03      	cmp	r3, #3
 8002b62:	d013      	beq.n	8002b8c <RCCEx_PLLSAI2_Config+0x80>
 8002b64:	2b01      	cmp	r3, #1
 8002b66:	d120      	bne.n	8002baa <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002b68:	4b54      	ldr	r3, [pc, #336]	; (8002cbc <RCCEx_PLLSAI2_Config+0x1b0>)
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f003 0302 	and.w	r3, r3, #2
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d11d      	bne.n	8002bb0 <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 8002b74:	2301      	movs	r3, #1
 8002b76:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002b78:	e01a      	b.n	8002bb0 <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002b7a:	4b50      	ldr	r3, [pc, #320]	; (8002cbc <RCCEx_PLLSAI2_Config+0x1b0>)
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d116      	bne.n	8002bb4 <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 8002b86:	2301      	movs	r3, #1
 8002b88:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002b8a:	e013      	b.n	8002bb4 <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002b8c:	4b4b      	ldr	r3, [pc, #300]	; (8002cbc <RCCEx_PLLSAI2_Config+0x1b0>)
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d10f      	bne.n	8002bb8 <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002b98:	4b48      	ldr	r3, [pc, #288]	; (8002cbc <RCCEx_PLLSAI2_Config+0x1b0>)
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d109      	bne.n	8002bb8 <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 8002ba4:	2301      	movs	r3, #1
 8002ba6:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002ba8:	e006      	b.n	8002bb8 <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 8002baa:	2301      	movs	r3, #1
 8002bac:	73fb      	strb	r3, [r7, #15]
      break;
 8002bae:	e004      	b.n	8002bba <RCCEx_PLLSAI2_Config+0xae>
      break;
 8002bb0:	bf00      	nop
 8002bb2:	e002      	b.n	8002bba <RCCEx_PLLSAI2_Config+0xae>
      break;
 8002bb4:	bf00      	nop
 8002bb6:	e000      	b.n	8002bba <RCCEx_PLLSAI2_Config+0xae>
      break;
 8002bb8:	bf00      	nop
    }

    if(status == HAL_OK)
 8002bba:	7bfb      	ldrb	r3, [r7, #15]
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d10d      	bne.n	8002bdc <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002bc0:	4b3e      	ldr	r3, [pc, #248]	; (8002cbc <RCCEx_PLLSAI2_Config+0x1b0>)
 8002bc2:	68db      	ldr	r3, [r3, #12]
 8002bc4:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	6819      	ldr	r1, [r3, #0]
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	685b      	ldr	r3, [r3, #4]
 8002bd0:	3b01      	subs	r3, #1
 8002bd2:	011b      	lsls	r3, r3, #4
 8002bd4:	430b      	orrs	r3, r1
 8002bd6:	4939      	ldr	r1, [pc, #228]	; (8002cbc <RCCEx_PLLSAI2_Config+0x1b0>)
 8002bd8:	4313      	orrs	r3, r2
 8002bda:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002bdc:	7bfb      	ldrb	r3, [r7, #15]
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d167      	bne.n	8002cb2 <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002be2:	4b36      	ldr	r3, [pc, #216]	; (8002cbc <RCCEx_PLLSAI2_Config+0x1b0>)
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	4a35      	ldr	r2, [pc, #212]	; (8002cbc <RCCEx_PLLSAI2_Config+0x1b0>)
 8002be8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002bec:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002bee:	f7fd fd2b 	bl	8000648 <HAL_GetTick>
 8002bf2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002bf4:	e009      	b.n	8002c0a <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002bf6:	f7fd fd27 	bl	8000648 <HAL_GetTick>
 8002bfa:	4602      	mov	r2, r0
 8002bfc:	68bb      	ldr	r3, [r7, #8]
 8002bfe:	1ad3      	subs	r3, r2, r3
 8002c00:	2b02      	cmp	r3, #2
 8002c02:	d902      	bls.n	8002c0a <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8002c04:	2303      	movs	r3, #3
 8002c06:	73fb      	strb	r3, [r7, #15]
        break;
 8002c08:	e005      	b.n	8002c16 <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002c0a:	4b2c      	ldr	r3, [pc, #176]	; (8002cbc <RCCEx_PLLSAI2_Config+0x1b0>)
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d1ef      	bne.n	8002bf6 <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8002c16:	7bfb      	ldrb	r3, [r7, #15]
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d14a      	bne.n	8002cb2 <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002c1c:	683b      	ldr	r3, [r7, #0]
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d111      	bne.n	8002c46 <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002c22:	4b26      	ldr	r3, [pc, #152]	; (8002cbc <RCCEx_PLLSAI2_Config+0x1b0>)
 8002c24:	695b      	ldr	r3, [r3, #20]
 8002c26:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002c2a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002c2e:	687a      	ldr	r2, [r7, #4]
 8002c30:	6892      	ldr	r2, [r2, #8]
 8002c32:	0211      	lsls	r1, r2, #8
 8002c34:	687a      	ldr	r2, [r7, #4]
 8002c36:	68d2      	ldr	r2, [r2, #12]
 8002c38:	0912      	lsrs	r2, r2, #4
 8002c3a:	0452      	lsls	r2, r2, #17
 8002c3c:	430a      	orrs	r2, r1
 8002c3e:	491f      	ldr	r1, [pc, #124]	; (8002cbc <RCCEx_PLLSAI2_Config+0x1b0>)
 8002c40:	4313      	orrs	r3, r2
 8002c42:	614b      	str	r3, [r1, #20]
 8002c44:	e011      	b.n	8002c6a <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002c46:	4b1d      	ldr	r3, [pc, #116]	; (8002cbc <RCCEx_PLLSAI2_Config+0x1b0>)
 8002c48:	695b      	ldr	r3, [r3, #20]
 8002c4a:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002c4e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002c52:	687a      	ldr	r2, [r7, #4]
 8002c54:	6892      	ldr	r2, [r2, #8]
 8002c56:	0211      	lsls	r1, r2, #8
 8002c58:	687a      	ldr	r2, [r7, #4]
 8002c5a:	6912      	ldr	r2, [r2, #16]
 8002c5c:	0852      	lsrs	r2, r2, #1
 8002c5e:	3a01      	subs	r2, #1
 8002c60:	0652      	lsls	r2, r2, #25
 8002c62:	430a      	orrs	r2, r1
 8002c64:	4915      	ldr	r1, [pc, #84]	; (8002cbc <RCCEx_PLLSAI2_Config+0x1b0>)
 8002c66:	4313      	orrs	r3, r2
 8002c68:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8002c6a:	4b14      	ldr	r3, [pc, #80]	; (8002cbc <RCCEx_PLLSAI2_Config+0x1b0>)
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	4a13      	ldr	r2, [pc, #76]	; (8002cbc <RCCEx_PLLSAI2_Config+0x1b0>)
 8002c70:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c74:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c76:	f7fd fce7 	bl	8000648 <HAL_GetTick>
 8002c7a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002c7c:	e009      	b.n	8002c92 <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002c7e:	f7fd fce3 	bl	8000648 <HAL_GetTick>
 8002c82:	4602      	mov	r2, r0
 8002c84:	68bb      	ldr	r3, [r7, #8]
 8002c86:	1ad3      	subs	r3, r2, r3
 8002c88:	2b02      	cmp	r3, #2
 8002c8a:	d902      	bls.n	8002c92 <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 8002c8c:	2303      	movs	r3, #3
 8002c8e:	73fb      	strb	r3, [r7, #15]
          break;
 8002c90:	e005      	b.n	8002c9e <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002c92:	4b0a      	ldr	r3, [pc, #40]	; (8002cbc <RCCEx_PLLSAI2_Config+0x1b0>)
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d0ef      	beq.n	8002c7e <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 8002c9e:	7bfb      	ldrb	r3, [r7, #15]
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d106      	bne.n	8002cb2 <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8002ca4:	4b05      	ldr	r3, [pc, #20]	; (8002cbc <RCCEx_PLLSAI2_Config+0x1b0>)
 8002ca6:	695a      	ldr	r2, [r3, #20]
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	695b      	ldr	r3, [r3, #20]
 8002cac:	4903      	ldr	r1, [pc, #12]	; (8002cbc <RCCEx_PLLSAI2_Config+0x1b0>)
 8002cae:	4313      	orrs	r3, r2
 8002cb0:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8002cb2:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cb4:	4618      	mov	r0, r3
 8002cb6:	3710      	adds	r7, #16
 8002cb8:	46bd      	mov	sp, r7
 8002cba:	bd80      	pop	{r7, pc}
 8002cbc:	40021000 	.word	0x40021000

08002cc0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	b082      	sub	sp, #8
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d101      	bne.n	8002cd2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002cce:	2301      	movs	r3, #1
 8002cd0:	e040      	b.n	8002d54 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d106      	bne.n	8002ce8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	2200      	movs	r2, #0
 8002cde:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002ce2:	6878      	ldr	r0, [r7, #4]
 8002ce4:	f003 fe16 	bl	8006914 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	2224      	movs	r2, #36	; 0x24
 8002cec:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	681a      	ldr	r2, [r3, #0]
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f022 0201 	bic.w	r2, r2, #1
 8002cfc:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002cfe:	6878      	ldr	r0, [r7, #4]
 8002d00:	f000 fc6c 	bl	80035dc <UART_SetConfig>
 8002d04:	4603      	mov	r3, r0
 8002d06:	2b01      	cmp	r3, #1
 8002d08:	d101      	bne.n	8002d0e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8002d0a:	2301      	movs	r3, #1
 8002d0c:	e022      	b.n	8002d54 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d002      	beq.n	8002d1c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8002d16:	6878      	ldr	r0, [r7, #4]
 8002d18:	f000 ffa8 	bl	8003c6c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	685a      	ldr	r2, [r3, #4]
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002d2a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	689a      	ldr	r2, [r3, #8]
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002d3a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	681a      	ldr	r2, [r3, #0]
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f042 0201 	orr.w	r2, r2, #1
 8002d4a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002d4c:	6878      	ldr	r0, [r7, #4]
 8002d4e:	f001 f82f 	bl	8003db0 <UART_CheckIdleState>
 8002d52:	4603      	mov	r3, r0
}
 8002d54:	4618      	mov	r0, r3
 8002d56:	3708      	adds	r7, #8
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	bd80      	pop	{r7, pc}

08002d5c <HAL_UART_Transmit>:
  * @param Size    Amount of data to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	b08a      	sub	sp, #40	; 0x28
 8002d60:	af02      	add	r7, sp, #8
 8002d62:	60f8      	str	r0, [r7, #12]
 8002d64:	60b9      	str	r1, [r7, #8]
 8002d66:	603b      	str	r3, [r7, #0]
 8002d68:	4613      	mov	r3, r2
 8002d6a:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002d70:	2b20      	cmp	r3, #32
 8002d72:	f040 8081 	bne.w	8002e78 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002d76:	68bb      	ldr	r3, [r7, #8]
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d002      	beq.n	8002d82 <HAL_UART_Transmit+0x26>
 8002d7c:	88fb      	ldrh	r3, [r7, #6]
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d101      	bne.n	8002d86 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8002d82:	2301      	movs	r3, #1
 8002d84:	e079      	b.n	8002e7a <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8002d8c:	2b01      	cmp	r3, #1
 8002d8e:	d101      	bne.n	8002d94 <HAL_UART_Transmit+0x38>
 8002d90:	2302      	movs	r3, #2
 8002d92:	e072      	b.n	8002e7a <HAL_UART_Transmit+0x11e>
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	2201      	movs	r2, #1
 8002d98:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	2200      	movs	r2, #0
 8002da0:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	2221      	movs	r2, #33	; 0x21
 8002da6:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8002da8:	f7fd fc4e 	bl	8000648 <HAL_GetTick>
 8002dac:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	88fa      	ldrh	r2, [r7, #6]
 8002db2:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	88fa      	ldrh	r2, [r7, #6]
 8002dba:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	689b      	ldr	r3, [r3, #8]
 8002dc2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002dc6:	d108      	bne.n	8002dda <HAL_UART_Transmit+0x7e>
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	691b      	ldr	r3, [r3, #16]
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d104      	bne.n	8002dda <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 8002dd0:	2300      	movs	r3, #0
 8002dd2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002dd4:	68bb      	ldr	r3, [r7, #8]
 8002dd6:	61bb      	str	r3, [r7, #24]
 8002dd8:	e003      	b.n	8002de2 <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 8002dda:	68bb      	ldr	r3, [r7, #8]
 8002ddc:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002dde:	2300      	movs	r3, #0
 8002de0:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002de2:	e02d      	b.n	8002e40 <HAL_UART_Transmit+0xe4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	9300      	str	r3, [sp, #0]
 8002de8:	697b      	ldr	r3, [r7, #20]
 8002dea:	2200      	movs	r2, #0
 8002dec:	2180      	movs	r1, #128	; 0x80
 8002dee:	68f8      	ldr	r0, [r7, #12]
 8002df0:	f001 f823 	bl	8003e3a <UART_WaitOnFlagUntilTimeout>
 8002df4:	4603      	mov	r3, r0
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d001      	beq.n	8002dfe <HAL_UART_Transmit+0xa2>
      {
        return HAL_TIMEOUT;
 8002dfa:	2303      	movs	r3, #3
 8002dfc:	e03d      	b.n	8002e7a <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8002dfe:	69fb      	ldr	r3, [r7, #28]
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d10b      	bne.n	8002e1c <HAL_UART_Transmit+0xc0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002e04:	69bb      	ldr	r3, [r7, #24]
 8002e06:	881a      	ldrh	r2, [r3, #0]
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002e10:	b292      	uxth	r2, r2
 8002e12:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8002e14:	69bb      	ldr	r3, [r7, #24]
 8002e16:	3302      	adds	r3, #2
 8002e18:	61bb      	str	r3, [r7, #24]
 8002e1a:	e008      	b.n	8002e2e <HAL_UART_Transmit+0xd2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002e1c:	69fb      	ldr	r3, [r7, #28]
 8002e1e:	781a      	ldrb	r2, [r3, #0]
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	b292      	uxth	r2, r2
 8002e26:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8002e28:	69fb      	ldr	r3, [r7, #28]
 8002e2a:	3301      	adds	r3, #1
 8002e2c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002e34:	b29b      	uxth	r3, r3
 8002e36:	3b01      	subs	r3, #1
 8002e38:	b29a      	uxth	r2, r3
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002e46:	b29b      	uxth	r3, r3
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d1cb      	bne.n	8002de4 <HAL_UART_Transmit+0x88>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002e4c:	683b      	ldr	r3, [r7, #0]
 8002e4e:	9300      	str	r3, [sp, #0]
 8002e50:	697b      	ldr	r3, [r7, #20]
 8002e52:	2200      	movs	r2, #0
 8002e54:	2140      	movs	r1, #64	; 0x40
 8002e56:	68f8      	ldr	r0, [r7, #12]
 8002e58:	f000 ffef 	bl	8003e3a <UART_WaitOnFlagUntilTimeout>
 8002e5c:	4603      	mov	r3, r0
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d001      	beq.n	8002e66 <HAL_UART_Transmit+0x10a>
    {
      return HAL_TIMEOUT;
 8002e62:	2303      	movs	r3, #3
 8002e64:	e009      	b.n	8002e7a <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	2220      	movs	r2, #32
 8002e6a:	675a      	str	r2, [r3, #116]	; 0x74

    __HAL_UNLOCK(huart);
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	2200      	movs	r2, #0
 8002e70:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    return HAL_OK;
 8002e74:	2300      	movs	r3, #0
 8002e76:	e000      	b.n	8002e7a <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8002e78:	2302      	movs	r3, #2
  }
}
 8002e7a:	4618      	mov	r0, r3
 8002e7c:	3720      	adds	r7, #32
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	bd80      	pop	{r7, pc}

08002e82 <HAL_UART_Receive>:
  * @param Size    Amount of data to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002e82:	b580      	push	{r7, lr}
 8002e84:	b08a      	sub	sp, #40	; 0x28
 8002e86:	af02      	add	r7, sp, #8
 8002e88:	60f8      	str	r0, [r7, #12]
 8002e8a:	60b9      	str	r1, [r7, #8]
 8002e8c:	603b      	str	r3, [r7, #0]
 8002e8e:	4613      	mov	r3, r2
 8002e90:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002e96:	2b20      	cmp	r3, #32
 8002e98:	f040 80bb 	bne.w	8003012 <HAL_UART_Receive+0x190>
  {
    if ((pData == NULL) || (Size == 0U))
 8002e9c:	68bb      	ldr	r3, [r7, #8]
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d002      	beq.n	8002ea8 <HAL_UART_Receive+0x26>
 8002ea2:	88fb      	ldrh	r3, [r7, #6]
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d101      	bne.n	8002eac <HAL_UART_Receive+0x2a>
    {
      return  HAL_ERROR;
 8002ea8:	2301      	movs	r3, #1
 8002eaa:	e0b3      	b.n	8003014 <HAL_UART_Receive+0x192>
    }

    __HAL_LOCK(huart);
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8002eb2:	2b01      	cmp	r3, #1
 8002eb4:	d101      	bne.n	8002eba <HAL_UART_Receive+0x38>
 8002eb6:	2302      	movs	r3, #2
 8002eb8:	e0ac      	b.n	8003014 <HAL_UART_Receive+0x192>
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	2201      	movs	r2, #1
 8002ebe:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	2200      	movs	r2, #0
 8002ec6:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	2222      	movs	r2, #34	; 0x22
 8002ecc:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8002ece:	f7fd fbbb 	bl	8000648 <HAL_GetTick>
 8002ed2:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	88fa      	ldrh	r2, [r7, #6]
 8002ed8:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	88fa      	ldrh	r2, [r7, #6]
 8002ee0:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	689b      	ldr	r3, [r3, #8]
 8002ee8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002eec:	d10e      	bne.n	8002f0c <HAL_UART_Receive+0x8a>
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	691b      	ldr	r3, [r3, #16]
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d105      	bne.n	8002f02 <HAL_UART_Receive+0x80>
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	f240 12ff 	movw	r2, #511	; 0x1ff
 8002efc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002f00:	e02d      	b.n	8002f5e <HAL_UART_Receive+0xdc>
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	22ff      	movs	r2, #255	; 0xff
 8002f06:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002f0a:	e028      	b.n	8002f5e <HAL_UART_Receive+0xdc>
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	689b      	ldr	r3, [r3, #8]
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d10d      	bne.n	8002f30 <HAL_UART_Receive+0xae>
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	691b      	ldr	r3, [r3, #16]
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d104      	bne.n	8002f26 <HAL_UART_Receive+0xa4>
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	22ff      	movs	r2, #255	; 0xff
 8002f20:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002f24:	e01b      	b.n	8002f5e <HAL_UART_Receive+0xdc>
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	227f      	movs	r2, #127	; 0x7f
 8002f2a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002f2e:	e016      	b.n	8002f5e <HAL_UART_Receive+0xdc>
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	689b      	ldr	r3, [r3, #8]
 8002f34:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002f38:	d10d      	bne.n	8002f56 <HAL_UART_Receive+0xd4>
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	691b      	ldr	r3, [r3, #16]
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d104      	bne.n	8002f4c <HAL_UART_Receive+0xca>
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	227f      	movs	r2, #127	; 0x7f
 8002f46:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002f4a:	e008      	b.n	8002f5e <HAL_UART_Receive+0xdc>
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	223f      	movs	r2, #63	; 0x3f
 8002f50:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002f54:	e003      	b.n	8002f5e <HAL_UART_Receive+0xdc>
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	2200      	movs	r2, #0
 8002f5a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8002f64:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	689b      	ldr	r3, [r3, #8]
 8002f6a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002f6e:	d108      	bne.n	8002f82 <HAL_UART_Receive+0x100>
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	691b      	ldr	r3, [r3, #16]
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d104      	bne.n	8002f82 <HAL_UART_Receive+0x100>
    {
      pdata8bits  = NULL;
 8002f78:	2300      	movs	r3, #0
 8002f7a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002f7c:	68bb      	ldr	r3, [r7, #8]
 8002f7e:	61bb      	str	r3, [r7, #24]
 8002f80:	e003      	b.n	8002f8a <HAL_UART_Receive+0x108>
    }
    else
    {
      pdata8bits  = pData;
 8002f82:	68bb      	ldr	r3, [r7, #8]
 8002f84:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002f86:	2300      	movs	r3, #0
 8002f88:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8002f8a:	e033      	b.n	8002ff4 <HAL_UART_Receive+0x172>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	9300      	str	r3, [sp, #0]
 8002f90:	697b      	ldr	r3, [r7, #20]
 8002f92:	2200      	movs	r2, #0
 8002f94:	2120      	movs	r1, #32
 8002f96:	68f8      	ldr	r0, [r7, #12]
 8002f98:	f000 ff4f 	bl	8003e3a <UART_WaitOnFlagUntilTimeout>
 8002f9c:	4603      	mov	r3, r0
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d001      	beq.n	8002fa6 <HAL_UART_Receive+0x124>
      {
        return HAL_TIMEOUT;
 8002fa2:	2303      	movs	r3, #3
 8002fa4:	e036      	b.n	8003014 <HAL_UART_Receive+0x192>
      }
      if (pdata8bits == NULL)
 8002fa6:	69fb      	ldr	r3, [r7, #28]
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d10c      	bne.n	8002fc6 <HAL_UART_Receive+0x144>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8002fb2:	b29a      	uxth	r2, r3
 8002fb4:	8a7b      	ldrh	r3, [r7, #18]
 8002fb6:	4013      	ands	r3, r2
 8002fb8:	b29a      	uxth	r2, r3
 8002fba:	69bb      	ldr	r3, [r7, #24]
 8002fbc:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8002fbe:	69bb      	ldr	r3, [r7, #24]
 8002fc0:	3302      	adds	r3, #2
 8002fc2:	61bb      	str	r3, [r7, #24]
 8002fc4:	e00d      	b.n	8002fe2 <HAL_UART_Receive+0x160>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8002fcc:	b29b      	uxth	r3, r3
 8002fce:	b2da      	uxtb	r2, r3
 8002fd0:	8a7b      	ldrh	r3, [r7, #18]
 8002fd2:	b2db      	uxtb	r3, r3
 8002fd4:	4013      	ands	r3, r2
 8002fd6:	b2da      	uxtb	r2, r3
 8002fd8:	69fb      	ldr	r3, [r7, #28]
 8002fda:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8002fdc:	69fb      	ldr	r3, [r7, #28]
 8002fde:	3301      	adds	r3, #1
 8002fe0:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8002fe8:	b29b      	uxth	r3, r3
 8002fea:	3b01      	subs	r3, #1
 8002fec:	b29a      	uxth	r2, r3
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8002ffa:	b29b      	uxth	r3, r3
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d1c5      	bne.n	8002f8c <HAL_UART_Receive+0x10a>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	2220      	movs	r2, #32
 8003004:	679a      	str	r2, [r3, #120]	; 0x78

    __HAL_UNLOCK(huart);
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	2200      	movs	r2, #0
 800300a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    return HAL_OK;
 800300e:	2300      	movs	r3, #0
 8003010:	e000      	b.n	8003014 <HAL_UART_Receive+0x192>
  }
  else
  {
    return HAL_BUSY;
 8003012:	2302      	movs	r3, #2
  }
}
 8003014:	4618      	mov	r0, r3
 8003016:	3720      	adds	r7, #32
 8003018:	46bd      	mov	sp, r7
 800301a:	bd80      	pop	{r7, pc}

0800301c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer.
  * @param Size  Amount of data to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800301c:	b480      	push	{r7}
 800301e:	b085      	sub	sp, #20
 8003020:	af00      	add	r7, sp, #0
 8003022:	60f8      	str	r0, [r7, #12]
 8003024:	60b9      	str	r1, [r7, #8]
 8003026:	4613      	mov	r3, r2
 8003028:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800302e:	2b20      	cmp	r3, #32
 8003030:	f040 808a 	bne.w	8003148 <HAL_UART_Receive_IT+0x12c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003034:	68bb      	ldr	r3, [r7, #8]
 8003036:	2b00      	cmp	r3, #0
 8003038:	d002      	beq.n	8003040 <HAL_UART_Receive_IT+0x24>
 800303a:	88fb      	ldrh	r3, [r7, #6]
 800303c:	2b00      	cmp	r3, #0
 800303e:	d101      	bne.n	8003044 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8003040:	2301      	movs	r3, #1
 8003042:	e082      	b.n	800314a <HAL_UART_Receive_IT+0x12e>
    }

    __HAL_LOCK(huart);
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800304a:	2b01      	cmp	r3, #1
 800304c:	d101      	bne.n	8003052 <HAL_UART_Receive_IT+0x36>
 800304e:	2302      	movs	r3, #2
 8003050:	e07b      	b.n	800314a <HAL_UART_Receive_IT+0x12e>
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	2201      	movs	r2, #1
 8003056:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pRxBuffPtr  = pData;
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	68ba      	ldr	r2, [r7, #8]
 800305e:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize  = Size;
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	88fa      	ldrh	r2, [r7, #6]
 8003064:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	88fa      	ldrh	r2, [r7, #6]
 800306c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    huart->RxISR       = NULL;
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	2200      	movs	r2, #0
 8003074:	661a      	str	r2, [r3, #96]	; 0x60

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	689b      	ldr	r3, [r3, #8]
 800307a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800307e:	d10e      	bne.n	800309e <HAL_UART_Receive_IT+0x82>
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	691b      	ldr	r3, [r3, #16]
 8003084:	2b00      	cmp	r3, #0
 8003086:	d105      	bne.n	8003094 <HAL_UART_Receive_IT+0x78>
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	f240 12ff 	movw	r2, #511	; 0x1ff
 800308e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003092:	e02d      	b.n	80030f0 <HAL_UART_Receive_IT+0xd4>
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	22ff      	movs	r2, #255	; 0xff
 8003098:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800309c:	e028      	b.n	80030f0 <HAL_UART_Receive_IT+0xd4>
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	689b      	ldr	r3, [r3, #8]
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d10d      	bne.n	80030c2 <HAL_UART_Receive_IT+0xa6>
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	691b      	ldr	r3, [r3, #16]
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d104      	bne.n	80030b8 <HAL_UART_Receive_IT+0x9c>
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	22ff      	movs	r2, #255	; 0xff
 80030b2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80030b6:	e01b      	b.n	80030f0 <HAL_UART_Receive_IT+0xd4>
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	227f      	movs	r2, #127	; 0x7f
 80030bc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80030c0:	e016      	b.n	80030f0 <HAL_UART_Receive_IT+0xd4>
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	689b      	ldr	r3, [r3, #8]
 80030c6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80030ca:	d10d      	bne.n	80030e8 <HAL_UART_Receive_IT+0xcc>
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	691b      	ldr	r3, [r3, #16]
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d104      	bne.n	80030de <HAL_UART_Receive_IT+0xc2>
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	227f      	movs	r2, #127	; 0x7f
 80030d8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80030dc:	e008      	b.n	80030f0 <HAL_UART_Receive_IT+0xd4>
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	223f      	movs	r2, #63	; 0x3f
 80030e2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80030e6:	e003      	b.n	80030f0 <HAL_UART_Receive_IT+0xd4>
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	2200      	movs	r2, #0
 80030ec:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	2200      	movs	r2, #0
 80030f4:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	2222      	movs	r2, #34	; 0x22
 80030fa:	679a      	str	r2, [r3, #120]	; 0x78

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	689a      	ldr	r2, [r3, #8]
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f042 0201 	orr.w	r2, r2, #1
 800310a:	609a      	str	r2, [r3, #8]
      /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
    }
#else
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	689b      	ldr	r3, [r3, #8]
 8003110:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003114:	d107      	bne.n	8003126 <HAL_UART_Receive_IT+0x10a>
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	691b      	ldr	r3, [r3, #16]
 800311a:	2b00      	cmp	r3, #0
 800311c:	d103      	bne.n	8003126 <HAL_UART_Receive_IT+0x10a>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	4a0d      	ldr	r2, [pc, #52]	; (8003158 <HAL_UART_Receive_IT+0x13c>)
 8003122:	661a      	str	r2, [r3, #96]	; 0x60
 8003124:	e002      	b.n	800312c <HAL_UART_Receive_IT+0x110>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	4a0c      	ldr	r2, [pc, #48]	; (800315c <HAL_UART_Receive_IT+0x140>)
 800312a:	661a      	str	r2, [r3, #96]	; 0x60
    }

    __HAL_UNLOCK(huart);
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	2200      	movs	r2, #0
 8003130:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	681a      	ldr	r2, [r3, #0]
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 8003142:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

    return HAL_OK;
 8003144:	2300      	movs	r3, #0
 8003146:	e000      	b.n	800314a <HAL_UART_Receive_IT+0x12e>
  }
  else
  {
    return HAL_BUSY;
 8003148:	2302      	movs	r3, #2
  }
}
 800314a:	4618      	mov	r0, r3
 800314c:	3714      	adds	r7, #20
 800314e:	46bd      	mov	sp, r7
 8003150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003154:	4770      	bx	lr
 8003156:	bf00      	nop
 8003158:	08004139 	.word	0x08004139
 800315c:	0800408f 	.word	0x0800408f

08003160 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer.
  * @param Size  Amount of data to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	b084      	sub	sp, #16
 8003164:	af00      	add	r7, sp, #0
 8003166:	60f8      	str	r0, [r7, #12]
 8003168:	60b9      	str	r1, [r7, #8]
 800316a:	4613      	mov	r3, r2
 800316c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003172:	2b20      	cmp	r3, #32
 8003174:	d16c      	bne.n	8003250 <HAL_UART_Receive_DMA+0xf0>
  {
    if ((pData == NULL) || (Size == 0U))
 8003176:	68bb      	ldr	r3, [r7, #8]
 8003178:	2b00      	cmp	r3, #0
 800317a:	d002      	beq.n	8003182 <HAL_UART_Receive_DMA+0x22>
 800317c:	88fb      	ldrh	r3, [r7, #6]
 800317e:	2b00      	cmp	r3, #0
 8003180:	d101      	bne.n	8003186 <HAL_UART_Receive_DMA+0x26>
    {
      return HAL_ERROR;
 8003182:	2301      	movs	r3, #1
 8003184:	e065      	b.n	8003252 <HAL_UART_Receive_DMA+0xf2>
    }

    __HAL_LOCK(huart);
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800318c:	2b01      	cmp	r3, #1
 800318e:	d101      	bne.n	8003194 <HAL_UART_Receive_DMA+0x34>
 8003190:	2302      	movs	r3, #2
 8003192:	e05e      	b.n	8003252 <HAL_UART_Receive_DMA+0xf2>
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	2201      	movs	r2, #1
 8003198:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pRxBuffPtr = pData;
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	68ba      	ldr	r2, [r7, #8]
 80031a0:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize = Size;
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	88fa      	ldrh	r2, [r7, #6]
 80031a6:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	2200      	movs	r2, #0
 80031ae:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	2222      	movs	r2, #34	; 0x22
 80031b4:	679a      	str	r2, [r3, #120]	; 0x78

    if (huart->hdmarx != NULL)
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d02a      	beq.n	8003214 <HAL_UART_Receive_DMA+0xb4>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80031c2:	4a26      	ldr	r2, [pc, #152]	; (800325c <HAL_UART_Receive_DMA+0xfc>)
 80031c4:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80031ca:	4a25      	ldr	r2, [pc, #148]	; (8003260 <HAL_UART_Receive_DMA+0x100>)
 80031cc:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmarx->XferErrorCallback = UART_DMAError;
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80031d2:	4a24      	ldr	r2, [pc, #144]	; (8003264 <HAL_UART_Receive_DMA+0x104>)
 80031d4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmarx->XferAbortCallback = NULL;
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80031da:	2200      	movs	r2, #0
 80031dc:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	3324      	adds	r3, #36	; 0x24
 80031e8:	4619      	mov	r1, r3
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031ee:	461a      	mov	r2, r3
 80031f0:	88fb      	ldrh	r3, [r7, #6]
 80031f2:	f7fd fc21 	bl	8000a38 <HAL_DMA_Start_IT>
 80031f6:	4603      	mov	r3, r0
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d00b      	beq.n	8003214 <HAL_UART_Receive_DMA+0xb4>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	2210      	movs	r2, #16
 8003200:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	2200      	movs	r2, #0
 8003206:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	2220      	movs	r2, #32
 800320e:	675a      	str	r2, [r3, #116]	; 0x74

        return HAL_ERROR;
 8003210:	2301      	movs	r3, #1
 8003212:	e01e      	b.n	8003252 <HAL_UART_Receive_DMA+0xf2>
      }
    }
    __HAL_UNLOCK(huart);
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	2200      	movs	r2, #0
 8003218:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	681a      	ldr	r2, [r3, #0]
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800322a:	601a      	str	r2, [r3, #0]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	689a      	ldr	r2, [r3, #8]
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f042 0201 	orr.w	r2, r2, #1
 800323a:	609a      	str	r2, [r3, #8]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	689a      	ldr	r2, [r3, #8]
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800324a:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 800324c:	2300      	movs	r3, #0
 800324e:	e000      	b.n	8003252 <HAL_UART_Receive_DMA+0xf2>
  }
  else
  {
    return HAL_BUSY;
 8003250:	2302      	movs	r3, #2
  }
}
 8003252:	4618      	mov	r0, r3
 8003254:	3710      	adds	r7, #16
 8003256:	46bd      	mov	sp, r7
 8003258:	bd80      	pop	{r7, pc}
 800325a:	bf00      	nop
 800325c:	08003f35 	.word	0x08003f35
 8003260:	08003f9d 	.word	0x08003f9d
 8003264:	08003fb9 	.word	0x08003fb9

08003268 <HAL_UART_DMAStop>:
  * @brief Stop the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8003268:	b580      	push	{r7, lr}
 800326a:	b084      	sub	sp, #16
 800326c:	af00      	add	r7, sp, #0
 800326e:	6078      	str	r0, [r7, #4]
     HAL_UART_TxHalfCpltCallback / HAL_UART_RxHalfCpltCallback:
     indeed, when HAL_DMA_Abort() API is called, the DMA TX/RX Transfer or Half Transfer complete
     interrupt is generated if the DMA transfer interruption occurs at the middle or at the end of
     the stream and the corresponding call back is executed. */

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003274:	60fb      	str	r3, [r7, #12]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800327a:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	689b      	ldr	r3, [r3, #8]
 8003282:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003286:	2b80      	cmp	r3, #128	; 0x80
 8003288:	d126      	bne.n	80032d8 <HAL_UART_DMAStop+0x70>
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	2b21      	cmp	r3, #33	; 0x21
 800328e:	d123      	bne.n	80032d8 <HAL_UART_DMAStop+0x70>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	689a      	ldr	r2, [r3, #8]
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800329e:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d014      	beq.n	80032d2 <HAL_UART_DMAStop+0x6a>
    {
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80032ac:	4618      	mov	r0, r3
 80032ae:	f7fd fc23 	bl	8000af8 <HAL_DMA_Abort>
 80032b2:	4603      	mov	r3, r0
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d00c      	beq.n	80032d2 <HAL_UART_DMAStop+0x6a>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80032bc:	4618      	mov	r0, r3
 80032be:	f7fd fd49 	bl	8000d54 <HAL_DMA_GetError>
 80032c2:	4603      	mov	r3, r0
 80032c4:	2b20      	cmp	r3, #32
 80032c6:	d104      	bne.n	80032d2 <HAL_UART_DMAStop+0x6a>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	2210      	movs	r2, #16
 80032cc:	67da      	str	r2, [r3, #124]	; 0x7c

          return HAL_TIMEOUT;
 80032ce:	2303      	movs	r3, #3
 80032d0:	e031      	b.n	8003336 <HAL_UART_DMAStop+0xce>
        }
      }
    }

    UART_EndTxTransfer(huart);
 80032d2:	6878      	ldr	r0, [r7, #4]
 80032d4:	f000 fdf9 	bl	8003eca <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	689b      	ldr	r3, [r3, #8]
 80032de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032e2:	2b40      	cmp	r3, #64	; 0x40
 80032e4:	d126      	bne.n	8003334 <HAL_UART_DMAStop+0xcc>
 80032e6:	68bb      	ldr	r3, [r7, #8]
 80032e8:	2b22      	cmp	r3, #34	; 0x22
 80032ea:	d123      	bne.n	8003334 <HAL_UART_DMAStop+0xcc>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	689a      	ldr	r2, [r3, #8]
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80032fa:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003300:	2b00      	cmp	r3, #0
 8003302:	d014      	beq.n	800332e <HAL_UART_DMAStop+0xc6>
    {
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003308:	4618      	mov	r0, r3
 800330a:	f7fd fbf5 	bl	8000af8 <HAL_DMA_Abort>
 800330e:	4603      	mov	r3, r0
 8003310:	2b00      	cmp	r3, #0
 8003312:	d00c      	beq.n	800332e <HAL_UART_DMAStop+0xc6>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003318:	4618      	mov	r0, r3
 800331a:	f7fd fd1b 	bl	8000d54 <HAL_DMA_GetError>
 800331e:	4603      	mov	r3, r0
 8003320:	2b20      	cmp	r3, #32
 8003322:	d104      	bne.n	800332e <HAL_UART_DMAStop+0xc6>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	2210      	movs	r2, #16
 8003328:	67da      	str	r2, [r3, #124]	; 0x7c

          return HAL_TIMEOUT;
 800332a:	2303      	movs	r3, #3
 800332c:	e003      	b.n	8003336 <HAL_UART_DMAStop+0xce>
        }
      }
    }

    UART_EndRxTransfer(huart);
 800332e:	6878      	ldr	r0, [r7, #4]
 8003330:	f000 fde0 	bl	8003ef4 <UART_EndRxTransfer>
  }

  return HAL_OK;
 8003334:	2300      	movs	r3, #0
}
 8003336:	4618      	mov	r0, r3
 8003338:	3710      	adds	r7, #16
 800333a:	46bd      	mov	sp, r7
 800333c:	bd80      	pop	{r7, pc}
	...

08003340 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003340:	b580      	push	{r7, lr}
 8003342:	b088      	sub	sp, #32
 8003344:	af00      	add	r7, sp, #0
 8003346:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	69db      	ldr	r3, [r3, #28]
 800334e:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	689b      	ldr	r3, [r3, #8]
 800335e:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 8003360:	69fb      	ldr	r3, [r7, #28]
 8003362:	f003 030f 	and.w	r3, r3, #15
 8003366:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8003368:	693b      	ldr	r3, [r7, #16]
 800336a:	2b00      	cmp	r3, #0
 800336c:	d113      	bne.n	8003396 <HAL_UART_IRQHandler+0x56>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800336e:	69fb      	ldr	r3, [r7, #28]
 8003370:	f003 0320 	and.w	r3, r3, #32
 8003374:	2b00      	cmp	r3, #0
 8003376:	d00e      	beq.n	8003396 <HAL_UART_IRQHandler+0x56>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003378:	69bb      	ldr	r3, [r7, #24]
 800337a:	f003 0320 	and.w	r3, r3, #32
 800337e:	2b00      	cmp	r3, #0
 8003380:	d009      	beq.n	8003396 <HAL_UART_IRQHandler+0x56>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003386:	2b00      	cmp	r3, #0
 8003388:	f000 80ff 	beq.w	800358a <HAL_UART_IRQHandler+0x24a>
      {
        huart->RxISR(huart);
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003390:	6878      	ldr	r0, [r7, #4]
 8003392:	4798      	blx	r3
      }
      return;
 8003394:	e0f9      	b.n	800358a <HAL_UART_IRQHandler+0x24a>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8003396:	693b      	ldr	r3, [r7, #16]
 8003398:	2b00      	cmp	r3, #0
 800339a:	f000 80c1 	beq.w	8003520 <HAL_UART_IRQHandler+0x1e0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800339e:	697b      	ldr	r3, [r7, #20]
 80033a0:	f003 0301 	and.w	r3, r3, #1
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d105      	bne.n	80033b4 <HAL_UART_IRQHandler+0x74>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 80033a8:	69bb      	ldr	r3, [r7, #24]
 80033aa:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	f000 80b6 	beq.w	8003520 <HAL_UART_IRQHandler+0x1e0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80033b4:	69fb      	ldr	r3, [r7, #28]
 80033b6:	f003 0301 	and.w	r3, r3, #1
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d00e      	beq.n	80033dc <HAL_UART_IRQHandler+0x9c>
 80033be:	69bb      	ldr	r3, [r7, #24]
 80033c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d009      	beq.n	80033dc <HAL_UART_IRQHandler+0x9c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	2201      	movs	r2, #1
 80033ce:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80033d4:	f043 0201 	orr.w	r2, r3, #1
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80033dc:	69fb      	ldr	r3, [r7, #28]
 80033de:	f003 0302 	and.w	r3, r3, #2
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d00e      	beq.n	8003404 <HAL_UART_IRQHandler+0xc4>
 80033e6:	697b      	ldr	r3, [r7, #20]
 80033e8:	f003 0301 	and.w	r3, r3, #1
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d009      	beq.n	8003404 <HAL_UART_IRQHandler+0xc4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	2202      	movs	r2, #2
 80033f6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80033fc:	f043 0204 	orr.w	r2, r3, #4
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003404:	69fb      	ldr	r3, [r7, #28]
 8003406:	f003 0304 	and.w	r3, r3, #4
 800340a:	2b00      	cmp	r3, #0
 800340c:	d00e      	beq.n	800342c <HAL_UART_IRQHandler+0xec>
 800340e:	697b      	ldr	r3, [r7, #20]
 8003410:	f003 0301 	and.w	r3, r3, #1
 8003414:	2b00      	cmp	r3, #0
 8003416:	d009      	beq.n	800342c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	2204      	movs	r2, #4
 800341e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003424:	f043 0202 	orr.w	r2, r3, #2
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	67da      	str	r2, [r3, #124]	; 0x7c
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 800342c:	69fb      	ldr	r3, [r7, #28]
 800342e:	f003 0308 	and.w	r3, r3, #8
 8003432:	2b00      	cmp	r3, #0
 8003434:	d013      	beq.n	800345e <HAL_UART_IRQHandler+0x11e>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003436:	69bb      	ldr	r3, [r7, #24]
 8003438:	f003 0320 	and.w	r3, r3, #32
 800343c:	2b00      	cmp	r3, #0
 800343e:	d104      	bne.n	800344a <HAL_UART_IRQHandler+0x10a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8003440:	697b      	ldr	r3, [r7, #20]
 8003442:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003446:	2b00      	cmp	r3, #0
 8003448:	d009      	beq.n	800345e <HAL_UART_IRQHandler+0x11e>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	2208      	movs	r2, #8
 8003450:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003456:	f043 0208 	orr.w	r2, r3, #8
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003462:	2b00      	cmp	r3, #0
 8003464:	f000 8093 	beq.w	800358e <HAL_UART_IRQHandler+0x24e>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8003468:	69fb      	ldr	r3, [r7, #28]
 800346a:	f003 0320 	and.w	r3, r3, #32
 800346e:	2b00      	cmp	r3, #0
 8003470:	d00c      	beq.n	800348c <HAL_UART_IRQHandler+0x14c>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003472:	69bb      	ldr	r3, [r7, #24]
 8003474:	f003 0320 	and.w	r3, r3, #32
 8003478:	2b00      	cmp	r3, #0
 800347a:	d007      	beq.n	800348c <HAL_UART_IRQHandler+0x14c>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003480:	2b00      	cmp	r3, #0
 8003482:	d003      	beq.n	800348c <HAL_UART_IRQHandler+0x14c>
        {
          huart->RxISR(huart);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003488:	6878      	ldr	r0, [r7, #4]
 800348a:	4798      	blx	r3
        }
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      errorcode = huart->ErrorCode;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003490:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	689b      	ldr	r3, [r3, #8]
 8003498:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800349c:	2b40      	cmp	r3, #64	; 0x40
 800349e:	d004      	beq.n	80034aa <HAL_UART_IRQHandler+0x16a>
          ((errorcode & HAL_UART_ERROR_ORE) != 0U))
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	f003 0308 	and.w	r3, r3, #8
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d031      	beq.n	800350e <HAL_UART_IRQHandler+0x1ce>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80034aa:	6878      	ldr	r0, [r7, #4]
 80034ac:	f000 fd22 	bl	8003ef4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	689b      	ldr	r3, [r3, #8]
 80034b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034ba:	2b40      	cmp	r3, #64	; 0x40
 80034bc:	d123      	bne.n	8003506 <HAL_UART_IRQHandler+0x1c6>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	689a      	ldr	r2, [r3, #8]
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80034cc:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d013      	beq.n	80034fe <HAL_UART_IRQHandler+0x1be>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80034da:	4a30      	ldr	r2, [pc, #192]	; (800359c <HAL_UART_IRQHandler+0x25c>)
 80034dc:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80034e2:	4618      	mov	r0, r3
 80034e4:	f7fd fb46 	bl	8000b74 <HAL_DMA_Abort_IT>
 80034e8:	4603      	mov	r3, r0
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d016      	beq.n	800351c <HAL_UART_IRQHandler+0x1dc>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80034f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034f4:	687a      	ldr	r2, [r7, #4]
 80034f6:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 80034f8:	4610      	mov	r0, r2
 80034fa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80034fc:	e00e      	b.n	800351c <HAL_UART_IRQHandler+0x1dc>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80034fe:	6878      	ldr	r0, [r7, #4]
 8003500:	f000 f862 	bl	80035c8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003504:	e00a      	b.n	800351c <HAL_UART_IRQHandler+0x1dc>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003506:	6878      	ldr	r0, [r7, #4]
 8003508:	f000 f85e 	bl	80035c8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800350c:	e006      	b.n	800351c <HAL_UART_IRQHandler+0x1dc>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800350e:	6878      	ldr	r0, [r7, #4]
 8003510:	f000 f85a 	bl	80035c8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	2200      	movs	r2, #0
 8003518:	67da      	str	r2, [r3, #124]	; 0x7c
      }
    }
    return;
 800351a:	e038      	b.n	800358e <HAL_UART_IRQHandler+0x24e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800351c:	bf00      	nop
    return;
 800351e:	e036      	b.n	800358e <HAL_UART_IRQHandler+0x24e>

  } /* End if some error occurs */

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003520:	69fb      	ldr	r3, [r7, #28]
 8003522:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003526:	2b00      	cmp	r3, #0
 8003528:	d00d      	beq.n	8003546 <HAL_UART_IRQHandler+0x206>
 800352a:	697b      	ldr	r3, [r7, #20]
 800352c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003530:	2b00      	cmp	r3, #0
 8003532:	d008      	beq.n	8003546 <HAL_UART_IRQHandler+0x206>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800353c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800353e:	6878      	ldr	r0, [r7, #4]
 8003540:	f000 fe4f 	bl	80041e2 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003544:	e026      	b.n	8003594 <HAL_UART_IRQHandler+0x254>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8003546:	69fb      	ldr	r3, [r7, #28]
 8003548:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800354c:	2b00      	cmp	r3, #0
 800354e:	d00d      	beq.n	800356c <HAL_UART_IRQHandler+0x22c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8003550:	69bb      	ldr	r3, [r7, #24]
 8003552:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003556:	2b00      	cmp	r3, #0
 8003558:	d008      	beq.n	800356c <HAL_UART_IRQHandler+0x22c>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800355e:	2b00      	cmp	r3, #0
 8003560:	d017      	beq.n	8003592 <HAL_UART_IRQHandler+0x252>
    {
      huart->TxISR(huart);
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003566:	6878      	ldr	r0, [r7, #4]
 8003568:	4798      	blx	r3
    }
    return;
 800356a:	e012      	b.n	8003592 <HAL_UART_IRQHandler+0x252>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800356c:	69fb      	ldr	r3, [r7, #28]
 800356e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003572:	2b00      	cmp	r3, #0
 8003574:	d00e      	beq.n	8003594 <HAL_UART_IRQHandler+0x254>
 8003576:	69bb      	ldr	r3, [r7, #24]
 8003578:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800357c:	2b00      	cmp	r3, #0
 800357e:	d009      	beq.n	8003594 <HAL_UART_IRQHandler+0x254>
  {
    UART_EndTransmit_IT(huart);
 8003580:	6878      	ldr	r0, [r7, #4]
 8003582:	f000 fd6b 	bl	800405c <UART_EndTransmit_IT>
    return;
 8003586:	bf00      	nop
 8003588:	e004      	b.n	8003594 <HAL_UART_IRQHandler+0x254>
      return;
 800358a:	bf00      	nop
 800358c:	e002      	b.n	8003594 <HAL_UART_IRQHandler+0x254>
    return;
 800358e:	bf00      	nop
 8003590:	e000      	b.n	8003594 <HAL_UART_IRQHandler+0x254>
    return;
 8003592:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8003594:	3720      	adds	r7, #32
 8003596:	46bd      	mov	sp, r7
 8003598:	bd80      	pop	{r7, pc}
 800359a:	bf00      	nop
 800359c:	08004031 	.word	0x08004031

080035a0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80035a0:	b480      	push	{r7}
 80035a2:	b083      	sub	sp, #12
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80035a8:	bf00      	nop
 80035aa:	370c      	adds	r7, #12
 80035ac:	46bd      	mov	sp, r7
 80035ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b2:	4770      	bx	lr

080035b4 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80035b4:	b480      	push	{r7}
 80035b6:	b083      	sub	sp, #12
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 80035bc:	bf00      	nop
 80035be:	370c      	adds	r7, #12
 80035c0:	46bd      	mov	sp, r7
 80035c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c6:	4770      	bx	lr

080035c8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80035c8:	b480      	push	{r7}
 80035ca:	b083      	sub	sp, #12
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80035d0:	bf00      	nop
 80035d2:	370c      	adds	r7, #12
 80035d4:	46bd      	mov	sp, r7
 80035d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035da:	4770      	bx	lr

080035dc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80035dc:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 80035e0:	b088      	sub	sp, #32
 80035e2:	af00      	add	r7, sp, #0
 80035e4:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 80035e6:	2300      	movs	r3, #0
 80035e8:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef ret               = HAL_OK;
 80035ea:	2300      	movs	r3, #0
 80035ec:	74fb      	strb	r3, [r7, #19]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 80035ee:	2300      	movs	r3, #0
 80035f0:	60fb      	str	r3, [r7, #12]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	689a      	ldr	r2, [r3, #8]
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	691b      	ldr	r3, [r3, #16]
 80035fa:	431a      	orrs	r2, r3
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	695b      	ldr	r3, [r3, #20]
 8003600:	431a      	orrs	r2, r3
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	69db      	ldr	r3, [r3, #28]
 8003606:	4313      	orrs	r3, r2
 8003608:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	681a      	ldr	r2, [r3, #0]
 8003610:	4bac      	ldr	r3, [pc, #688]	; (80038c4 <UART_SetConfig+0x2e8>)
 8003612:	4013      	ands	r3, r2
 8003614:	687a      	ldr	r2, [r7, #4]
 8003616:	6812      	ldr	r2, [r2, #0]
 8003618:	69f9      	ldr	r1, [r7, #28]
 800361a:	430b      	orrs	r3, r1
 800361c:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	685b      	ldr	r3, [r3, #4]
 8003624:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	68da      	ldr	r2, [r3, #12]
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	430a      	orrs	r2, r1
 8003632:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	699b      	ldr	r3, [r3, #24]
 8003638:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	4aa2      	ldr	r2, [pc, #648]	; (80038c8 <UART_SetConfig+0x2ec>)
 8003640:	4293      	cmp	r3, r2
 8003642:	d004      	beq.n	800364e <UART_SetConfig+0x72>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	6a1b      	ldr	r3, [r3, #32]
 8003648:	69fa      	ldr	r2, [r7, #28]
 800364a:	4313      	orrs	r3, r2
 800364c:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	689b      	ldr	r3, [r3, #8]
 8003654:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	69fa      	ldr	r2, [r7, #28]
 800365e:	430a      	orrs	r2, r1
 8003660:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	4a99      	ldr	r2, [pc, #612]	; (80038cc <UART_SetConfig+0x2f0>)
 8003668:	4293      	cmp	r3, r2
 800366a:	d121      	bne.n	80036b0 <UART_SetConfig+0xd4>
 800366c:	4b98      	ldr	r3, [pc, #608]	; (80038d0 <UART_SetConfig+0x2f4>)
 800366e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003672:	f003 0303 	and.w	r3, r3, #3
 8003676:	2b03      	cmp	r3, #3
 8003678:	d816      	bhi.n	80036a8 <UART_SetConfig+0xcc>
 800367a:	a201      	add	r2, pc, #4	; (adr r2, 8003680 <UART_SetConfig+0xa4>)
 800367c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003680:	08003691 	.word	0x08003691
 8003684:	0800369d 	.word	0x0800369d
 8003688:	08003697 	.word	0x08003697
 800368c:	080036a3 	.word	0x080036a3
 8003690:	2301      	movs	r3, #1
 8003692:	76fb      	strb	r3, [r7, #27]
 8003694:	e0e8      	b.n	8003868 <UART_SetConfig+0x28c>
 8003696:	2302      	movs	r3, #2
 8003698:	76fb      	strb	r3, [r7, #27]
 800369a:	e0e5      	b.n	8003868 <UART_SetConfig+0x28c>
 800369c:	2304      	movs	r3, #4
 800369e:	76fb      	strb	r3, [r7, #27]
 80036a0:	e0e2      	b.n	8003868 <UART_SetConfig+0x28c>
 80036a2:	2308      	movs	r3, #8
 80036a4:	76fb      	strb	r3, [r7, #27]
 80036a6:	e0df      	b.n	8003868 <UART_SetConfig+0x28c>
 80036a8:	2310      	movs	r3, #16
 80036aa:	76fb      	strb	r3, [r7, #27]
 80036ac:	bf00      	nop
 80036ae:	e0db      	b.n	8003868 <UART_SetConfig+0x28c>
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	4a87      	ldr	r2, [pc, #540]	; (80038d4 <UART_SetConfig+0x2f8>)
 80036b6:	4293      	cmp	r3, r2
 80036b8:	d134      	bne.n	8003724 <UART_SetConfig+0x148>
 80036ba:	4b85      	ldr	r3, [pc, #532]	; (80038d0 <UART_SetConfig+0x2f4>)
 80036bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036c0:	f003 030c 	and.w	r3, r3, #12
 80036c4:	2b0c      	cmp	r3, #12
 80036c6:	d829      	bhi.n	800371c <UART_SetConfig+0x140>
 80036c8:	a201      	add	r2, pc, #4	; (adr r2, 80036d0 <UART_SetConfig+0xf4>)
 80036ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036ce:	bf00      	nop
 80036d0:	08003705 	.word	0x08003705
 80036d4:	0800371d 	.word	0x0800371d
 80036d8:	0800371d 	.word	0x0800371d
 80036dc:	0800371d 	.word	0x0800371d
 80036e0:	08003711 	.word	0x08003711
 80036e4:	0800371d 	.word	0x0800371d
 80036e8:	0800371d 	.word	0x0800371d
 80036ec:	0800371d 	.word	0x0800371d
 80036f0:	0800370b 	.word	0x0800370b
 80036f4:	0800371d 	.word	0x0800371d
 80036f8:	0800371d 	.word	0x0800371d
 80036fc:	0800371d 	.word	0x0800371d
 8003700:	08003717 	.word	0x08003717
 8003704:	2300      	movs	r3, #0
 8003706:	76fb      	strb	r3, [r7, #27]
 8003708:	e0ae      	b.n	8003868 <UART_SetConfig+0x28c>
 800370a:	2302      	movs	r3, #2
 800370c:	76fb      	strb	r3, [r7, #27]
 800370e:	e0ab      	b.n	8003868 <UART_SetConfig+0x28c>
 8003710:	2304      	movs	r3, #4
 8003712:	76fb      	strb	r3, [r7, #27]
 8003714:	e0a8      	b.n	8003868 <UART_SetConfig+0x28c>
 8003716:	2308      	movs	r3, #8
 8003718:	76fb      	strb	r3, [r7, #27]
 800371a:	e0a5      	b.n	8003868 <UART_SetConfig+0x28c>
 800371c:	2310      	movs	r3, #16
 800371e:	76fb      	strb	r3, [r7, #27]
 8003720:	bf00      	nop
 8003722:	e0a1      	b.n	8003868 <UART_SetConfig+0x28c>
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	4a6b      	ldr	r2, [pc, #428]	; (80038d8 <UART_SetConfig+0x2fc>)
 800372a:	4293      	cmp	r3, r2
 800372c:	d120      	bne.n	8003770 <UART_SetConfig+0x194>
 800372e:	4b68      	ldr	r3, [pc, #416]	; (80038d0 <UART_SetConfig+0x2f4>)
 8003730:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003734:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003738:	2b10      	cmp	r3, #16
 800373a:	d00f      	beq.n	800375c <UART_SetConfig+0x180>
 800373c:	2b10      	cmp	r3, #16
 800373e:	d802      	bhi.n	8003746 <UART_SetConfig+0x16a>
 8003740:	2b00      	cmp	r3, #0
 8003742:	d005      	beq.n	8003750 <UART_SetConfig+0x174>
 8003744:	e010      	b.n	8003768 <UART_SetConfig+0x18c>
 8003746:	2b20      	cmp	r3, #32
 8003748:	d005      	beq.n	8003756 <UART_SetConfig+0x17a>
 800374a:	2b30      	cmp	r3, #48	; 0x30
 800374c:	d009      	beq.n	8003762 <UART_SetConfig+0x186>
 800374e:	e00b      	b.n	8003768 <UART_SetConfig+0x18c>
 8003750:	2300      	movs	r3, #0
 8003752:	76fb      	strb	r3, [r7, #27]
 8003754:	e088      	b.n	8003868 <UART_SetConfig+0x28c>
 8003756:	2302      	movs	r3, #2
 8003758:	76fb      	strb	r3, [r7, #27]
 800375a:	e085      	b.n	8003868 <UART_SetConfig+0x28c>
 800375c:	2304      	movs	r3, #4
 800375e:	76fb      	strb	r3, [r7, #27]
 8003760:	e082      	b.n	8003868 <UART_SetConfig+0x28c>
 8003762:	2308      	movs	r3, #8
 8003764:	76fb      	strb	r3, [r7, #27]
 8003766:	e07f      	b.n	8003868 <UART_SetConfig+0x28c>
 8003768:	2310      	movs	r3, #16
 800376a:	76fb      	strb	r3, [r7, #27]
 800376c:	bf00      	nop
 800376e:	e07b      	b.n	8003868 <UART_SetConfig+0x28c>
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	4a59      	ldr	r2, [pc, #356]	; (80038dc <UART_SetConfig+0x300>)
 8003776:	4293      	cmp	r3, r2
 8003778:	d120      	bne.n	80037bc <UART_SetConfig+0x1e0>
 800377a:	4b55      	ldr	r3, [pc, #340]	; (80038d0 <UART_SetConfig+0x2f4>)
 800377c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003780:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003784:	2b40      	cmp	r3, #64	; 0x40
 8003786:	d00f      	beq.n	80037a8 <UART_SetConfig+0x1cc>
 8003788:	2b40      	cmp	r3, #64	; 0x40
 800378a:	d802      	bhi.n	8003792 <UART_SetConfig+0x1b6>
 800378c:	2b00      	cmp	r3, #0
 800378e:	d005      	beq.n	800379c <UART_SetConfig+0x1c0>
 8003790:	e010      	b.n	80037b4 <UART_SetConfig+0x1d8>
 8003792:	2b80      	cmp	r3, #128	; 0x80
 8003794:	d005      	beq.n	80037a2 <UART_SetConfig+0x1c6>
 8003796:	2bc0      	cmp	r3, #192	; 0xc0
 8003798:	d009      	beq.n	80037ae <UART_SetConfig+0x1d2>
 800379a:	e00b      	b.n	80037b4 <UART_SetConfig+0x1d8>
 800379c:	2300      	movs	r3, #0
 800379e:	76fb      	strb	r3, [r7, #27]
 80037a0:	e062      	b.n	8003868 <UART_SetConfig+0x28c>
 80037a2:	2302      	movs	r3, #2
 80037a4:	76fb      	strb	r3, [r7, #27]
 80037a6:	e05f      	b.n	8003868 <UART_SetConfig+0x28c>
 80037a8:	2304      	movs	r3, #4
 80037aa:	76fb      	strb	r3, [r7, #27]
 80037ac:	e05c      	b.n	8003868 <UART_SetConfig+0x28c>
 80037ae:	2308      	movs	r3, #8
 80037b0:	76fb      	strb	r3, [r7, #27]
 80037b2:	e059      	b.n	8003868 <UART_SetConfig+0x28c>
 80037b4:	2310      	movs	r3, #16
 80037b6:	76fb      	strb	r3, [r7, #27]
 80037b8:	bf00      	nop
 80037ba:	e055      	b.n	8003868 <UART_SetConfig+0x28c>
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	4a47      	ldr	r2, [pc, #284]	; (80038e0 <UART_SetConfig+0x304>)
 80037c2:	4293      	cmp	r3, r2
 80037c4:	d124      	bne.n	8003810 <UART_SetConfig+0x234>
 80037c6:	4b42      	ldr	r3, [pc, #264]	; (80038d0 <UART_SetConfig+0x2f4>)
 80037c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037cc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80037d0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80037d4:	d012      	beq.n	80037fc <UART_SetConfig+0x220>
 80037d6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80037da:	d802      	bhi.n	80037e2 <UART_SetConfig+0x206>
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d007      	beq.n	80037f0 <UART_SetConfig+0x214>
 80037e0:	e012      	b.n	8003808 <UART_SetConfig+0x22c>
 80037e2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80037e6:	d006      	beq.n	80037f6 <UART_SetConfig+0x21a>
 80037e8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80037ec:	d009      	beq.n	8003802 <UART_SetConfig+0x226>
 80037ee:	e00b      	b.n	8003808 <UART_SetConfig+0x22c>
 80037f0:	2300      	movs	r3, #0
 80037f2:	76fb      	strb	r3, [r7, #27]
 80037f4:	e038      	b.n	8003868 <UART_SetConfig+0x28c>
 80037f6:	2302      	movs	r3, #2
 80037f8:	76fb      	strb	r3, [r7, #27]
 80037fa:	e035      	b.n	8003868 <UART_SetConfig+0x28c>
 80037fc:	2304      	movs	r3, #4
 80037fe:	76fb      	strb	r3, [r7, #27]
 8003800:	e032      	b.n	8003868 <UART_SetConfig+0x28c>
 8003802:	2308      	movs	r3, #8
 8003804:	76fb      	strb	r3, [r7, #27]
 8003806:	e02f      	b.n	8003868 <UART_SetConfig+0x28c>
 8003808:	2310      	movs	r3, #16
 800380a:	76fb      	strb	r3, [r7, #27]
 800380c:	bf00      	nop
 800380e:	e02b      	b.n	8003868 <UART_SetConfig+0x28c>
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	4a2c      	ldr	r2, [pc, #176]	; (80038c8 <UART_SetConfig+0x2ec>)
 8003816:	4293      	cmp	r3, r2
 8003818:	d124      	bne.n	8003864 <UART_SetConfig+0x288>
 800381a:	4b2d      	ldr	r3, [pc, #180]	; (80038d0 <UART_SetConfig+0x2f4>)
 800381c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003820:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003824:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003828:	d012      	beq.n	8003850 <UART_SetConfig+0x274>
 800382a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800382e:	d802      	bhi.n	8003836 <UART_SetConfig+0x25a>
 8003830:	2b00      	cmp	r3, #0
 8003832:	d007      	beq.n	8003844 <UART_SetConfig+0x268>
 8003834:	e012      	b.n	800385c <UART_SetConfig+0x280>
 8003836:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800383a:	d006      	beq.n	800384a <UART_SetConfig+0x26e>
 800383c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003840:	d009      	beq.n	8003856 <UART_SetConfig+0x27a>
 8003842:	e00b      	b.n	800385c <UART_SetConfig+0x280>
 8003844:	2300      	movs	r3, #0
 8003846:	76fb      	strb	r3, [r7, #27]
 8003848:	e00e      	b.n	8003868 <UART_SetConfig+0x28c>
 800384a:	2302      	movs	r3, #2
 800384c:	76fb      	strb	r3, [r7, #27]
 800384e:	e00b      	b.n	8003868 <UART_SetConfig+0x28c>
 8003850:	2304      	movs	r3, #4
 8003852:	76fb      	strb	r3, [r7, #27]
 8003854:	e008      	b.n	8003868 <UART_SetConfig+0x28c>
 8003856:	2308      	movs	r3, #8
 8003858:	76fb      	strb	r3, [r7, #27]
 800385a:	e005      	b.n	8003868 <UART_SetConfig+0x28c>
 800385c:	2310      	movs	r3, #16
 800385e:	76fb      	strb	r3, [r7, #27]
 8003860:	bf00      	nop
 8003862:	e001      	b.n	8003868 <UART_SetConfig+0x28c>
 8003864:	2310      	movs	r3, #16
 8003866:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	4a16      	ldr	r2, [pc, #88]	; (80038c8 <UART_SetConfig+0x2ec>)
 800386e:	4293      	cmp	r3, r2
 8003870:	f040 80fa 	bne.w	8003a68 <UART_SetConfig+0x48c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003874:	7efb      	ldrb	r3, [r7, #27]
 8003876:	2b08      	cmp	r3, #8
 8003878:	d836      	bhi.n	80038e8 <UART_SetConfig+0x30c>
 800387a:	a201      	add	r2, pc, #4	; (adr r2, 8003880 <UART_SetConfig+0x2a4>)
 800387c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003880:	080038a5 	.word	0x080038a5
 8003884:	080038e9 	.word	0x080038e9
 8003888:	080038ad 	.word	0x080038ad
 800388c:	080038e9 	.word	0x080038e9
 8003890:	080038b3 	.word	0x080038b3
 8003894:	080038e9 	.word	0x080038e9
 8003898:	080038e9 	.word	0x080038e9
 800389c:	080038e9 	.word	0x080038e9
 80038a0:	080038bb 	.word	0x080038bb
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 80038a4:	f7fe fcd0 	bl	8002248 <HAL_RCC_GetPCLK1Freq>
 80038a8:	60f8      	str	r0, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 80038aa:	e020      	b.n	80038ee <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 80038ac:	4b0d      	ldr	r3, [pc, #52]	; (80038e4 <UART_SetConfig+0x308>)
 80038ae:	60fb      	str	r3, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 80038b0:	e01d      	b.n	80038ee <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 80038b2:	f7fe fc33 	bl	800211c <HAL_RCC_GetSysClockFreq>
 80038b6:	60f8      	str	r0, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 80038b8:	e019      	b.n	80038ee <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 80038ba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80038be:	60fb      	str	r3, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 80038c0:	e015      	b.n	80038ee <UART_SetConfig+0x312>
 80038c2:	bf00      	nop
 80038c4:	efff69f3 	.word	0xefff69f3
 80038c8:	40008000 	.word	0x40008000
 80038cc:	40013800 	.word	0x40013800
 80038d0:	40021000 	.word	0x40021000
 80038d4:	40004400 	.word	0x40004400
 80038d8:	40004800 	.word	0x40004800
 80038dc:	40004c00 	.word	0x40004c00
 80038e0:	40005000 	.word	0x40005000
 80038e4:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 80038e8:	2301      	movs	r3, #1
 80038ea:	74fb      	strb	r3, [r7, #19]
        break;
 80038ec:	bf00      	nop
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	f000 81ac 	beq.w	8003c4e <UART_SetConfig+0x672>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	685a      	ldr	r2, [r3, #4]
 80038fa:	4613      	mov	r3, r2
 80038fc:	005b      	lsls	r3, r3, #1
 80038fe:	4413      	add	r3, r2
 8003900:	68fa      	ldr	r2, [r7, #12]
 8003902:	429a      	cmp	r2, r3
 8003904:	d305      	bcc.n	8003912 <UART_SetConfig+0x336>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	685b      	ldr	r3, [r3, #4]
 800390a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800390c:	68fa      	ldr	r2, [r7, #12]
 800390e:	429a      	cmp	r2, r3
 8003910:	d902      	bls.n	8003918 <UART_SetConfig+0x33c>
      {
        ret = HAL_ERROR;
 8003912:	2301      	movs	r3, #1
 8003914:	74fb      	strb	r3, [r7, #19]
 8003916:	e19a      	b.n	8003c4e <UART_SetConfig+0x672>
      }
      else
      {
        switch (clocksource)
 8003918:	7efb      	ldrb	r3, [r7, #27]
 800391a:	2b08      	cmp	r3, #8
 800391c:	f200 8091 	bhi.w	8003a42 <UART_SetConfig+0x466>
 8003920:	a201      	add	r2, pc, #4	; (adr r2, 8003928 <UART_SetConfig+0x34c>)
 8003922:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003926:	bf00      	nop
 8003928:	0800394d 	.word	0x0800394d
 800392c:	08003a43 	.word	0x08003a43
 8003930:	08003999 	.word	0x08003999
 8003934:	08003a43 	.word	0x08003a43
 8003938:	080039cd 	.word	0x080039cd
 800393c:	08003a43 	.word	0x08003a43
 8003940:	08003a43 	.word	0x08003a43
 8003944:	08003a43 	.word	0x08003a43
 8003948:	08003a19 	.word	0x08003a19
        {
          case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 800394c:	f7fe fc7c 	bl	8002248 <HAL_RCC_GetPCLK1Freq>
 8003950:	4603      	mov	r3, r0
 8003952:	4619      	mov	r1, r3
 8003954:	f04f 0200 	mov.w	r2, #0
 8003958:	f04f 0300 	mov.w	r3, #0
 800395c:	f04f 0400 	mov.w	r4, #0
 8003960:	0214      	lsls	r4, r2, #8
 8003962:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8003966:	020b      	lsls	r3, r1, #8
 8003968:	687a      	ldr	r2, [r7, #4]
 800396a:	6852      	ldr	r2, [r2, #4]
 800396c:	0852      	lsrs	r2, r2, #1
 800396e:	4611      	mov	r1, r2
 8003970:	f04f 0200 	mov.w	r2, #0
 8003974:	eb13 0b01 	adds.w	fp, r3, r1
 8003978:	eb44 0c02 	adc.w	ip, r4, r2
 800397c:	4658      	mov	r0, fp
 800397e:	4661      	mov	r1, ip
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	685b      	ldr	r3, [r3, #4]
 8003984:	f04f 0400 	mov.w	r4, #0
 8003988:	461a      	mov	r2, r3
 800398a:	4623      	mov	r3, r4
 800398c:	f7fc fc78 	bl	8000280 <__aeabi_uldivmod>
 8003990:	4603      	mov	r3, r0
 8003992:	460c      	mov	r4, r1
 8003994:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 8003996:	e057      	b.n	8003a48 <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	685b      	ldr	r3, [r3, #4]
 800399c:	085b      	lsrs	r3, r3, #1
 800399e:	f04f 0400 	mov.w	r4, #0
 80039a2:	49b1      	ldr	r1, [pc, #708]	; (8003c68 <UART_SetConfig+0x68c>)
 80039a4:	f04f 0200 	mov.w	r2, #0
 80039a8:	eb13 0b01 	adds.w	fp, r3, r1
 80039ac:	eb44 0c02 	adc.w	ip, r4, r2
 80039b0:	4658      	mov	r0, fp
 80039b2:	4661      	mov	r1, ip
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	685b      	ldr	r3, [r3, #4]
 80039b8:	f04f 0400 	mov.w	r4, #0
 80039bc:	461a      	mov	r2, r3
 80039be:	4623      	mov	r3, r4
 80039c0:	f7fc fc5e 	bl	8000280 <__aeabi_uldivmod>
 80039c4:	4603      	mov	r3, r0
 80039c6:	460c      	mov	r4, r1
 80039c8:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 80039ca:	e03d      	b.n	8003a48 <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80039cc:	f7fe fba6 	bl	800211c <HAL_RCC_GetSysClockFreq>
 80039d0:	4603      	mov	r3, r0
 80039d2:	4619      	mov	r1, r3
 80039d4:	f04f 0200 	mov.w	r2, #0
 80039d8:	f04f 0300 	mov.w	r3, #0
 80039dc:	f04f 0400 	mov.w	r4, #0
 80039e0:	0214      	lsls	r4, r2, #8
 80039e2:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 80039e6:	020b      	lsls	r3, r1, #8
 80039e8:	687a      	ldr	r2, [r7, #4]
 80039ea:	6852      	ldr	r2, [r2, #4]
 80039ec:	0852      	lsrs	r2, r2, #1
 80039ee:	4611      	mov	r1, r2
 80039f0:	f04f 0200 	mov.w	r2, #0
 80039f4:	eb13 0b01 	adds.w	fp, r3, r1
 80039f8:	eb44 0c02 	adc.w	ip, r4, r2
 80039fc:	4658      	mov	r0, fp
 80039fe:	4661      	mov	r1, ip
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	685b      	ldr	r3, [r3, #4]
 8003a04:	f04f 0400 	mov.w	r4, #0
 8003a08:	461a      	mov	r2, r3
 8003a0a:	4623      	mov	r3, r4
 8003a0c:	f7fc fc38 	bl	8000280 <__aeabi_uldivmod>
 8003a10:	4603      	mov	r3, r0
 8003a12:	460c      	mov	r4, r1
 8003a14:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 8003a16:	e017      	b.n	8003a48 <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	685b      	ldr	r3, [r3, #4]
 8003a1c:	085b      	lsrs	r3, r3, #1
 8003a1e:	f04f 0400 	mov.w	r4, #0
 8003a22:	f513 0000 	adds.w	r0, r3, #8388608	; 0x800000
 8003a26:	f144 0100 	adc.w	r1, r4, #0
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	685b      	ldr	r3, [r3, #4]
 8003a2e:	f04f 0400 	mov.w	r4, #0
 8003a32:	461a      	mov	r2, r3
 8003a34:	4623      	mov	r3, r4
 8003a36:	f7fc fc23 	bl	8000280 <__aeabi_uldivmod>
 8003a3a:	4603      	mov	r3, r0
 8003a3c:	460c      	mov	r4, r1
 8003a3e:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 8003a40:	e002      	b.n	8003a48 <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_UNDEFINED:
          default:
            ret = HAL_ERROR;
 8003a42:	2301      	movs	r3, #1
 8003a44:	74fb      	strb	r3, [r7, #19]
            break;
 8003a46:	bf00      	nop
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003a48:	697b      	ldr	r3, [r7, #20]
 8003a4a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003a4e:	d308      	bcc.n	8003a62 <UART_SetConfig+0x486>
 8003a50:	697b      	ldr	r3, [r7, #20]
 8003a52:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003a56:	d204      	bcs.n	8003a62 <UART_SetConfig+0x486>
        {
          huart->Instance->BRR = usartdiv;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	697a      	ldr	r2, [r7, #20]
 8003a5e:	60da      	str	r2, [r3, #12]
 8003a60:	e0f5      	b.n	8003c4e <UART_SetConfig+0x672>
        }
        else
        {
          ret = HAL_ERROR;
 8003a62:	2301      	movs	r3, #1
 8003a64:	74fb      	strb	r3, [r7, #19]
 8003a66:	e0f2      	b.n	8003c4e <UART_SetConfig+0x672>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	69db      	ldr	r3, [r3, #28]
 8003a6c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003a70:	d17f      	bne.n	8003b72 <UART_SetConfig+0x596>
  {
    switch (clocksource)
 8003a72:	7efb      	ldrb	r3, [r7, #27]
 8003a74:	2b08      	cmp	r3, #8
 8003a76:	d85c      	bhi.n	8003b32 <UART_SetConfig+0x556>
 8003a78:	a201      	add	r2, pc, #4	; (adr r2, 8003a80 <UART_SetConfig+0x4a4>)
 8003a7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a7e:	bf00      	nop
 8003a80:	08003aa5 	.word	0x08003aa5
 8003a84:	08003ac3 	.word	0x08003ac3
 8003a88:	08003ae1 	.word	0x08003ae1
 8003a8c:	08003b33 	.word	0x08003b33
 8003a90:	08003afd 	.word	0x08003afd
 8003a94:	08003b33 	.word	0x08003b33
 8003a98:	08003b33 	.word	0x08003b33
 8003a9c:	08003b33 	.word	0x08003b33
 8003aa0:	08003b1b 	.word	0x08003b1b
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8003aa4:	f7fe fbd0 	bl	8002248 <HAL_RCC_GetPCLK1Freq>
 8003aa8:	4603      	mov	r3, r0
 8003aaa:	005a      	lsls	r2, r3, #1
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	685b      	ldr	r3, [r3, #4]
 8003ab0:	085b      	lsrs	r3, r3, #1
 8003ab2:	441a      	add	r2, r3
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	685b      	ldr	r3, [r3, #4]
 8003ab8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003abc:	b29b      	uxth	r3, r3
 8003abe:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8003ac0:	e03a      	b.n	8003b38 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8003ac2:	f7fe fbd7 	bl	8002274 <HAL_RCC_GetPCLK2Freq>
 8003ac6:	4603      	mov	r3, r0
 8003ac8:	005a      	lsls	r2, r3, #1
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	685b      	ldr	r3, [r3, #4]
 8003ace:	085b      	lsrs	r3, r3, #1
 8003ad0:	441a      	add	r2, r3
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	685b      	ldr	r3, [r3, #4]
 8003ad6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ada:	b29b      	uxth	r3, r3
 8003adc:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8003ade:	e02b      	b.n	8003b38 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	685b      	ldr	r3, [r3, #4]
 8003ae4:	085b      	lsrs	r3, r3, #1
 8003ae6:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 8003aea:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 8003aee:	687a      	ldr	r2, [r7, #4]
 8003af0:	6852      	ldr	r2, [r2, #4]
 8003af2:	fbb3 f3f2 	udiv	r3, r3, r2
 8003af6:	b29b      	uxth	r3, r3
 8003af8:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8003afa:	e01d      	b.n	8003b38 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003afc:	f7fe fb0e 	bl	800211c <HAL_RCC_GetSysClockFreq>
 8003b00:	4603      	mov	r3, r0
 8003b02:	005a      	lsls	r2, r3, #1
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	685b      	ldr	r3, [r3, #4]
 8003b08:	085b      	lsrs	r3, r3, #1
 8003b0a:	441a      	add	r2, r3
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	685b      	ldr	r3, [r3, #4]
 8003b10:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b14:	b29b      	uxth	r3, r3
 8003b16:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8003b18:	e00e      	b.n	8003b38 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	685b      	ldr	r3, [r3, #4]
 8003b1e:	085b      	lsrs	r3, r3, #1
 8003b20:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	685b      	ldr	r3, [r3, #4]
 8003b28:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b2c:	b29b      	uxth	r3, r3
 8003b2e:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8003b30:	e002      	b.n	8003b38 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8003b32:	2301      	movs	r3, #1
 8003b34:	74fb      	strb	r3, [r7, #19]
        break;
 8003b36:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003b38:	697b      	ldr	r3, [r7, #20]
 8003b3a:	2b0f      	cmp	r3, #15
 8003b3c:	d916      	bls.n	8003b6c <UART_SetConfig+0x590>
 8003b3e:	697b      	ldr	r3, [r7, #20]
 8003b40:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b44:	d212      	bcs.n	8003b6c <UART_SetConfig+0x590>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003b46:	697b      	ldr	r3, [r7, #20]
 8003b48:	b29b      	uxth	r3, r3
 8003b4a:	f023 030f 	bic.w	r3, r3, #15
 8003b4e:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003b50:	697b      	ldr	r3, [r7, #20]
 8003b52:	085b      	lsrs	r3, r3, #1
 8003b54:	b29b      	uxth	r3, r3
 8003b56:	f003 0307 	and.w	r3, r3, #7
 8003b5a:	b29a      	uxth	r2, r3
 8003b5c:	897b      	ldrh	r3, [r7, #10]
 8003b5e:	4313      	orrs	r3, r2
 8003b60:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	897a      	ldrh	r2, [r7, #10]
 8003b68:	60da      	str	r2, [r3, #12]
 8003b6a:	e070      	b.n	8003c4e <UART_SetConfig+0x672>
    }
    else
    {
      ret = HAL_ERROR;
 8003b6c:	2301      	movs	r3, #1
 8003b6e:	74fb      	strb	r3, [r7, #19]
 8003b70:	e06d      	b.n	8003c4e <UART_SetConfig+0x672>
    }
  }
  else
  {
    switch (clocksource)
 8003b72:	7efb      	ldrb	r3, [r7, #27]
 8003b74:	2b08      	cmp	r3, #8
 8003b76:	d859      	bhi.n	8003c2c <UART_SetConfig+0x650>
 8003b78:	a201      	add	r2, pc, #4	; (adr r2, 8003b80 <UART_SetConfig+0x5a4>)
 8003b7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b7e:	bf00      	nop
 8003b80:	08003ba5 	.word	0x08003ba5
 8003b84:	08003bc1 	.word	0x08003bc1
 8003b88:	08003bdd 	.word	0x08003bdd
 8003b8c:	08003c2d 	.word	0x08003c2d
 8003b90:	08003bf9 	.word	0x08003bf9
 8003b94:	08003c2d 	.word	0x08003c2d
 8003b98:	08003c2d 	.word	0x08003c2d
 8003b9c:	08003c2d 	.word	0x08003c2d
 8003ba0:	08003c15 	.word	0x08003c15
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8003ba4:	f7fe fb50 	bl	8002248 <HAL_RCC_GetPCLK1Freq>
 8003ba8:	4602      	mov	r2, r0
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	685b      	ldr	r3, [r3, #4]
 8003bae:	085b      	lsrs	r3, r3, #1
 8003bb0:	441a      	add	r2, r3
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	685b      	ldr	r3, [r3, #4]
 8003bb6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bba:	b29b      	uxth	r3, r3
 8003bbc:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8003bbe:	e038      	b.n	8003c32 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8003bc0:	f7fe fb58 	bl	8002274 <HAL_RCC_GetPCLK2Freq>
 8003bc4:	4602      	mov	r2, r0
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	685b      	ldr	r3, [r3, #4]
 8003bca:	085b      	lsrs	r3, r3, #1
 8003bcc:	441a      	add	r2, r3
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	685b      	ldr	r3, [r3, #4]
 8003bd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bd6:	b29b      	uxth	r3, r3
 8003bd8:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8003bda:	e02a      	b.n	8003c32 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	685b      	ldr	r3, [r3, #4]
 8003be0:	085b      	lsrs	r3, r3, #1
 8003be2:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8003be6:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8003bea:	687a      	ldr	r2, [r7, #4]
 8003bec:	6852      	ldr	r2, [r2, #4]
 8003bee:	fbb3 f3f2 	udiv	r3, r3, r2
 8003bf2:	b29b      	uxth	r3, r3
 8003bf4:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8003bf6:	e01c      	b.n	8003c32 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003bf8:	f7fe fa90 	bl	800211c <HAL_RCC_GetSysClockFreq>
 8003bfc:	4602      	mov	r2, r0
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	685b      	ldr	r3, [r3, #4]
 8003c02:	085b      	lsrs	r3, r3, #1
 8003c04:	441a      	add	r2, r3
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	685b      	ldr	r3, [r3, #4]
 8003c0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c0e:	b29b      	uxth	r3, r3
 8003c10:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8003c12:	e00e      	b.n	8003c32 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	685b      	ldr	r3, [r3, #4]
 8003c18:	085b      	lsrs	r3, r3, #1
 8003c1a:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	685b      	ldr	r3, [r3, #4]
 8003c22:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c26:	b29b      	uxth	r3, r3
 8003c28:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8003c2a:	e002      	b.n	8003c32 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8003c2c:	2301      	movs	r3, #1
 8003c2e:	74fb      	strb	r3, [r7, #19]
        break;
 8003c30:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003c32:	697b      	ldr	r3, [r7, #20]
 8003c34:	2b0f      	cmp	r3, #15
 8003c36:	d908      	bls.n	8003c4a <UART_SetConfig+0x66e>
 8003c38:	697b      	ldr	r3, [r7, #20]
 8003c3a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003c3e:	d204      	bcs.n	8003c4a <UART_SetConfig+0x66e>
    {
      huart->Instance->BRR = usartdiv;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	697a      	ldr	r2, [r7, #20]
 8003c46:	60da      	str	r2, [r3, #12]
 8003c48:	e001      	b.n	8003c4e <UART_SetConfig+0x672>
    }
    else
    {
      ret = HAL_ERROR;
 8003c4a:	2301      	movs	r3, #1
 8003c4c:	74fb      	strb	r3, [r7, #19]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	2200      	movs	r2, #0
 8003c52:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2200      	movs	r2, #0
 8003c58:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8003c5a:	7cfb      	ldrb	r3, [r7, #19]
}
 8003c5c:	4618      	mov	r0, r3
 8003c5e:	3720      	adds	r7, #32
 8003c60:	46bd      	mov	sp, r7
 8003c62:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 8003c66:	bf00      	nop
 8003c68:	f4240000 	.word	0xf4240000

08003c6c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003c6c:	b480      	push	{r7}
 8003c6e:	b083      	sub	sp, #12
 8003c70:	af00      	add	r7, sp, #0
 8003c72:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c78:	f003 0301 	and.w	r3, r3, #1
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d00a      	beq.n	8003c96 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	685b      	ldr	r3, [r3, #4]
 8003c86:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	430a      	orrs	r2, r1
 8003c94:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c9a:	f003 0302 	and.w	r3, r3, #2
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d00a      	beq.n	8003cb8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	685b      	ldr	r3, [r3, #4]
 8003ca8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	430a      	orrs	r2, r1
 8003cb6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cbc:	f003 0304 	and.w	r3, r3, #4
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d00a      	beq.n	8003cda <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	685b      	ldr	r3, [r3, #4]
 8003cca:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	430a      	orrs	r2, r1
 8003cd8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cde:	f003 0308 	and.w	r3, r3, #8
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d00a      	beq.n	8003cfc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	685b      	ldr	r3, [r3, #4]
 8003cec:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	430a      	orrs	r2, r1
 8003cfa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d00:	f003 0310 	and.w	r3, r3, #16
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d00a      	beq.n	8003d1e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	689b      	ldr	r3, [r3, #8]
 8003d0e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	430a      	orrs	r2, r1
 8003d1c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d22:	f003 0320 	and.w	r3, r3, #32
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d00a      	beq.n	8003d40 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	689b      	ldr	r3, [r3, #8]
 8003d30:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	430a      	orrs	r2, r1
 8003d3e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d01a      	beq.n	8003d82 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	685b      	ldr	r3, [r3, #4]
 8003d52:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	430a      	orrs	r2, r1
 8003d60:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d66:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003d6a:	d10a      	bne.n	8003d82 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	685b      	ldr	r3, [r3, #4]
 8003d72:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	430a      	orrs	r2, r1
 8003d80:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d00a      	beq.n	8003da4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	685b      	ldr	r3, [r3, #4]
 8003d94:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	430a      	orrs	r2, r1
 8003da2:	605a      	str	r2, [r3, #4]
  }
}
 8003da4:	bf00      	nop
 8003da6:	370c      	adds	r7, #12
 8003da8:	46bd      	mov	sp, r7
 8003daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dae:	4770      	bx	lr

08003db0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003db0:	b580      	push	{r7, lr}
 8003db2:	b086      	sub	sp, #24
 8003db4:	af02      	add	r7, sp, #8
 8003db6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	2200      	movs	r2, #0
 8003dbc:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8003dbe:	f7fc fc43 	bl	8000648 <HAL_GetTick>
 8003dc2:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	f003 0308 	and.w	r3, r3, #8
 8003dce:	2b08      	cmp	r3, #8
 8003dd0:	d10e      	bne.n	8003df0 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003dd2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003dd6:	9300      	str	r3, [sp, #0]
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	2200      	movs	r2, #0
 8003ddc:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003de0:	6878      	ldr	r0, [r7, #4]
 8003de2:	f000 f82a 	bl	8003e3a <UART_WaitOnFlagUntilTimeout>
 8003de6:	4603      	mov	r3, r0
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d001      	beq.n	8003df0 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003dec:	2303      	movs	r3, #3
 8003dee:	e020      	b.n	8003e32 <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f003 0304 	and.w	r3, r3, #4
 8003dfa:	2b04      	cmp	r3, #4
 8003dfc:	d10e      	bne.n	8003e1c <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003dfe:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003e02:	9300      	str	r3, [sp, #0]
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	2200      	movs	r2, #0
 8003e08:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003e0c:	6878      	ldr	r0, [r7, #4]
 8003e0e:	f000 f814 	bl	8003e3a <UART_WaitOnFlagUntilTimeout>
 8003e12:	4603      	mov	r3, r0
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d001      	beq.n	8003e1c <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003e18:	2303      	movs	r3, #3
 8003e1a:	e00a      	b.n	8003e32 <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	2220      	movs	r2, #32
 8003e20:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	2220      	movs	r2, #32
 8003e26:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	2200      	movs	r2, #0
 8003e2c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8003e30:	2300      	movs	r3, #0
}
 8003e32:	4618      	mov	r0, r3
 8003e34:	3710      	adds	r7, #16
 8003e36:	46bd      	mov	sp, r7
 8003e38:	bd80      	pop	{r7, pc}

08003e3a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003e3a:	b580      	push	{r7, lr}
 8003e3c:	b084      	sub	sp, #16
 8003e3e:	af00      	add	r7, sp, #0
 8003e40:	60f8      	str	r0, [r7, #12]
 8003e42:	60b9      	str	r1, [r7, #8]
 8003e44:	603b      	str	r3, [r7, #0]
 8003e46:	4613      	mov	r3, r2
 8003e48:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003e4a:	e02a      	b.n	8003ea2 <UART_WaitOnFlagUntilTimeout+0x68>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e4c:	69bb      	ldr	r3, [r7, #24]
 8003e4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e52:	d026      	beq.n	8003ea2 <UART_WaitOnFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e54:	f7fc fbf8 	bl	8000648 <HAL_GetTick>
 8003e58:	4602      	mov	r2, r0
 8003e5a:	683b      	ldr	r3, [r7, #0]
 8003e5c:	1ad3      	subs	r3, r2, r3
 8003e5e:	69ba      	ldr	r2, [r7, #24]
 8003e60:	429a      	cmp	r2, r3
 8003e62:	d302      	bcc.n	8003e6a <UART_WaitOnFlagUntilTimeout+0x30>
 8003e64:	69bb      	ldr	r3, [r7, #24]
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d11b      	bne.n	8003ea2 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	681a      	ldr	r2, [r3, #0]
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003e78:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	689a      	ldr	r2, [r3, #8]
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f022 0201 	bic.w	r2, r2, #1
 8003e88:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	2220      	movs	r2, #32
 8003e8e:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	2220      	movs	r2, #32
 8003e94:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	2200      	movs	r2, #0
 8003e9a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8003e9e:	2303      	movs	r3, #3
 8003ea0:	e00f      	b.n	8003ec2 <UART_WaitOnFlagUntilTimeout+0x88>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	69da      	ldr	r2, [r3, #28]
 8003ea8:	68bb      	ldr	r3, [r7, #8]
 8003eaa:	4013      	ands	r3, r2
 8003eac:	68ba      	ldr	r2, [r7, #8]
 8003eae:	429a      	cmp	r2, r3
 8003eb0:	bf0c      	ite	eq
 8003eb2:	2301      	moveq	r3, #1
 8003eb4:	2300      	movne	r3, #0
 8003eb6:	b2db      	uxtb	r3, r3
 8003eb8:	461a      	mov	r2, r3
 8003eba:	79fb      	ldrb	r3, [r7, #7]
 8003ebc:	429a      	cmp	r2, r3
 8003ebe:	d0c5      	beq.n	8003e4c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003ec0:	2300      	movs	r3, #0
}
 8003ec2:	4618      	mov	r0, r3
 8003ec4:	3710      	adds	r7, #16
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	bd80      	pop	{r7, pc}

08003eca <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8003eca:	b480      	push	{r7}
 8003ecc:	b083      	sub	sp, #12
 8003ece:	af00      	add	r7, sp, #0
 8003ed0:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	681a      	ldr	r2, [r3, #0]
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8003ee0:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	2220      	movs	r2, #32
 8003ee6:	675a      	str	r2, [r3, #116]	; 0x74
}
 8003ee8:	bf00      	nop
 8003eea:	370c      	adds	r7, #12
 8003eec:	46bd      	mov	sp, r7
 8003eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef2:	4770      	bx	lr

08003ef4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003ef4:	b480      	push	{r7}
 8003ef6:	b083      	sub	sp, #12
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	681a      	ldr	r2, [r3, #0]
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003f0a:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	689a      	ldr	r2, [r3, #8]
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	f022 0201 	bic.w	r2, r2, #1
 8003f1a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_FIFOEN */

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	2220      	movs	r2, #32
 8003f20:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	2200      	movs	r2, #0
 8003f26:	661a      	str	r2, [r3, #96]	; 0x60
}
 8003f28:	bf00      	nop
 8003f2a:	370c      	adds	r7, #12
 8003f2c:	46bd      	mov	sp, r7
 8003f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f32:	4770      	bx	lr

08003f34 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003f34:	b580      	push	{r7, lr}
 8003f36:	b084      	sub	sp, #16
 8003f38:	af00      	add	r7, sp, #0
 8003f3a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f40:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f003 0320 	and.w	r3, r3, #32
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d11e      	bne.n	8003f8e <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	2200      	movs	r2, #0
 8003f54:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	681a      	ldr	r2, [r3, #0]
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003f66:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	689a      	ldr	r2, [r3, #8]
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f022 0201 	bic.w	r2, r2, #1
 8003f76:	609a      	str	r2, [r3, #8]

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	689a      	ldr	r2, [r3, #8]
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003f86:	609a      	str	r2, [r3, #8]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	2220      	movs	r2, #32
 8003f8c:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 8003f8e:	68f8      	ldr	r0, [r7, #12]
 8003f90:	f001 fd08 	bl	80059a4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003f94:	bf00      	nop
 8003f96:	3710      	adds	r7, #16
 8003f98:	46bd      	mov	sp, r7
 8003f9a:	bd80      	pop	{r7, pc}

08003f9c <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8003f9c:	b580      	push	{r7, lr}
 8003f9e:	b084      	sub	sp, #16
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fa8:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 8003faa:	68f8      	ldr	r0, [r7, #12]
 8003fac:	f7ff fb02 	bl	80035b4 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003fb0:	bf00      	nop
 8003fb2:	3710      	adds	r7, #16
 8003fb4:	46bd      	mov	sp, r7
 8003fb6:	bd80      	pop	{r7, pc}

08003fb8 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8003fb8:	b580      	push	{r7, lr}
 8003fba:	b086      	sub	sp, #24
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fc4:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8003fc6:	697b      	ldr	r3, [r7, #20]
 8003fc8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003fca:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8003fcc:	697b      	ldr	r3, [r7, #20]
 8003fce:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003fd0:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8003fd2:	697b      	ldr	r3, [r7, #20]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	689b      	ldr	r3, [r3, #8]
 8003fd8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003fdc:	2b80      	cmp	r3, #128	; 0x80
 8003fde:	d109      	bne.n	8003ff4 <UART_DMAError+0x3c>
 8003fe0:	693b      	ldr	r3, [r7, #16]
 8003fe2:	2b21      	cmp	r3, #33	; 0x21
 8003fe4:	d106      	bne.n	8003ff4 <UART_DMAError+0x3c>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8003fe6:	697b      	ldr	r3, [r7, #20]
 8003fe8:	2200      	movs	r2, #0
 8003fea:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 8003fee:	6978      	ldr	r0, [r7, #20]
 8003ff0:	f7ff ff6b 	bl	8003eca <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8003ff4:	697b      	ldr	r3, [r7, #20]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	689b      	ldr	r3, [r3, #8]
 8003ffa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ffe:	2b40      	cmp	r3, #64	; 0x40
 8004000:	d109      	bne.n	8004016 <UART_DMAError+0x5e>
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	2b22      	cmp	r3, #34	; 0x22
 8004006:	d106      	bne.n	8004016 <UART_DMAError+0x5e>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8004008:	697b      	ldr	r3, [r7, #20]
 800400a:	2200      	movs	r2, #0
 800400c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 8004010:	6978      	ldr	r0, [r7, #20]
 8004012:	f7ff ff6f 	bl	8003ef4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004016:	697b      	ldr	r3, [r7, #20]
 8004018:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800401a:	f043 0210 	orr.w	r2, r3, #16
 800401e:	697b      	ldr	r3, [r7, #20]
 8004020:	67da      	str	r2, [r3, #124]	; 0x7c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004022:	6978      	ldr	r0, [r7, #20]
 8004024:	f7ff fad0 	bl	80035c8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004028:	bf00      	nop
 800402a:	3718      	adds	r7, #24
 800402c:	46bd      	mov	sp, r7
 800402e:	bd80      	pop	{r7, pc}

08004030 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004030:	b580      	push	{r7, lr}
 8004032:	b084      	sub	sp, #16
 8004034:	af00      	add	r7, sp, #0
 8004036:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800403c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	2200      	movs	r2, #0
 8004042:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	2200      	movs	r2, #0
 800404a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800404e:	68f8      	ldr	r0, [r7, #12]
 8004050:	f7ff faba 	bl	80035c8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004054:	bf00      	nop
 8004056:	3710      	adds	r7, #16
 8004058:	46bd      	mov	sp, r7
 800405a:	bd80      	pop	{r7, pc}

0800405c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800405c:	b580      	push	{r7, lr}
 800405e:	b082      	sub	sp, #8
 8004060:	af00      	add	r7, sp, #0
 8004062:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	681a      	ldr	r2, [r3, #0]
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004072:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2220      	movs	r2, #32
 8004078:	675a      	str	r2, [r3, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	2200      	movs	r2, #0
 800407e:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004080:	6878      	ldr	r0, [r7, #4]
 8004082:	f7ff fa8d 	bl	80035a0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004086:	bf00      	nop
 8004088:	3708      	adds	r7, #8
 800408a:	46bd      	mov	sp, r7
 800408c:	bd80      	pop	{r7, pc}

0800408e <UART_RxISR_8BIT>:
  * @brief RX interrrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800408e:	b580      	push	{r7, lr}
 8004090:	b084      	sub	sp, #16
 8004092:	af00      	add	r7, sp, #0
 8004094:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800409c:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80040a2:	2b22      	cmp	r3, #34	; 0x22
 80040a4:	d13a      	bne.n	800411c <UART_RxISR_8BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80040ac:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80040ae:	89bb      	ldrh	r3, [r7, #12]
 80040b0:	b2d9      	uxtb	r1, r3
 80040b2:	89fb      	ldrh	r3, [r7, #14]
 80040b4:	b2da      	uxtb	r2, r3
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040ba:	400a      	ands	r2, r1
 80040bc:	b2d2      	uxtb	r2, r2
 80040be:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040c4:	1c5a      	adds	r2, r3, #1
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80040d0:	b29b      	uxth	r3, r3
 80040d2:	3b01      	subs	r3, #1
 80040d4:	b29a      	uxth	r2, r3
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80040e2:	b29b      	uxth	r3, r3
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d123      	bne.n	8004130 <UART_RxISR_8BIT+0xa2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	681a      	ldr	r2, [r3, #0]
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80040f6:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	689a      	ldr	r2, [r3, #8]
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	f022 0201 	bic.w	r2, r2, #1
 8004106:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	2220      	movs	r2, #32
 800410c:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	2200      	movs	r2, #0
 8004112:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8004114:	6878      	ldr	r0, [r7, #4]
 8004116:	f001 fc45 	bl	80059a4 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800411a:	e009      	b.n	8004130 <UART_RxISR_8BIT+0xa2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	8b1b      	ldrh	r3, [r3, #24]
 8004122:	b29a      	uxth	r2, r3
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f042 0208 	orr.w	r2, r2, #8
 800412c:	b292      	uxth	r2, r2
 800412e:	831a      	strh	r2, [r3, #24]
}
 8004130:	bf00      	nop
 8004132:	3710      	adds	r7, #16
 8004134:	46bd      	mov	sp, r7
 8004136:	bd80      	pop	{r7, pc}

08004138 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8004138:	b580      	push	{r7, lr}
 800413a:	b084      	sub	sp, #16
 800413c:	af00      	add	r7, sp, #0
 800413e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8004146:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800414c:	2b22      	cmp	r3, #34	; 0x22
 800414e:	d13a      	bne.n	80041c6 <UART_RxISR_16BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8004156:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800415c:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 800415e:	89ba      	ldrh	r2, [r7, #12]
 8004160:	89fb      	ldrh	r3, [r7, #14]
 8004162:	4013      	ands	r3, r2
 8004164:	b29a      	uxth	r2, r3
 8004166:	68bb      	ldr	r3, [r7, #8]
 8004168:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800416e:	1c9a      	adds	r2, r3, #2
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800417a:	b29b      	uxth	r3, r3
 800417c:	3b01      	subs	r3, #1
 800417e:	b29a      	uxth	r2, r3
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800418c:	b29b      	uxth	r3, r3
 800418e:	2b00      	cmp	r3, #0
 8004190:	d123      	bne.n	80041da <UART_RxISR_16BIT+0xa2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	681a      	ldr	r2, [r3, #0]
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80041a0:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	689a      	ldr	r2, [r3, #8]
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	f022 0201 	bic.w	r2, r2, #1
 80041b0:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	2220      	movs	r2, #32
 80041b6:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	2200      	movs	r2, #0
 80041bc:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 80041be:	6878      	ldr	r0, [r7, #4]
 80041c0:	f001 fbf0 	bl	80059a4 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80041c4:	e009      	b.n	80041da <UART_RxISR_16BIT+0xa2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	8b1b      	ldrh	r3, [r3, #24]
 80041cc:	b29a      	uxth	r2, r3
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f042 0208 	orr.w	r2, r2, #8
 80041d6:	b292      	uxth	r2, r2
 80041d8:	831a      	strh	r2, [r3, #24]
}
 80041da:	bf00      	nop
 80041dc:	3710      	adds	r7, #16
 80041de:	46bd      	mov	sp, r7
 80041e0:	bd80      	pop	{r7, pc}

080041e2 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80041e2:	b480      	push	{r7}
 80041e4:	b083      	sub	sp, #12
 80041e6:	af00      	add	r7, sp, #0
 80041e8:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80041ea:	bf00      	nop
 80041ec:	370c      	adds	r7, #12
 80041ee:	46bd      	mov	sp, r7
 80041f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f4:	4770      	bx	lr

080041f6 <jsmn_alloc_token>:
#ifndef JSMN_HEADER
/**
 * Allocates a fresh unused token from the token pool.
 */
static jsmntok_t *jsmn_alloc_token(jsmn_parser *parser, jsmntok_t *tokens,
                                   const size_t num_tokens) {
 80041f6:	b480      	push	{r7}
 80041f8:	b087      	sub	sp, #28
 80041fa:	af00      	add	r7, sp, #0
 80041fc:	60f8      	str	r0, [r7, #12]
 80041fe:	60b9      	str	r1, [r7, #8]
 8004200:	607a      	str	r2, [r7, #4]
  jsmntok_t *tok;
  if (parser->toknext >= num_tokens) {
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	685b      	ldr	r3, [r3, #4]
 8004206:	687a      	ldr	r2, [r7, #4]
 8004208:	429a      	cmp	r2, r3
 800420a:	d801      	bhi.n	8004210 <jsmn_alloc_token+0x1a>
    return NULL;
 800420c:	2300      	movs	r3, #0
 800420e:	e014      	b.n	800423a <jsmn_alloc_token+0x44>
  }
  tok = &tokens[parser->toknext++];
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	685b      	ldr	r3, [r3, #4]
 8004214:	1c59      	adds	r1, r3, #1
 8004216:	68fa      	ldr	r2, [r7, #12]
 8004218:	6051      	str	r1, [r2, #4]
 800421a:	011b      	lsls	r3, r3, #4
 800421c:	68ba      	ldr	r2, [r7, #8]
 800421e:	4413      	add	r3, r2
 8004220:	617b      	str	r3, [r7, #20]
  tok->start = tok->end = -1;
 8004222:	697b      	ldr	r3, [r7, #20]
 8004224:	f04f 32ff 	mov.w	r2, #4294967295
 8004228:	609a      	str	r2, [r3, #8]
 800422a:	697b      	ldr	r3, [r7, #20]
 800422c:	689a      	ldr	r2, [r3, #8]
 800422e:	697b      	ldr	r3, [r7, #20]
 8004230:	605a      	str	r2, [r3, #4]
  tok->size = 0;
 8004232:	697b      	ldr	r3, [r7, #20]
 8004234:	2200      	movs	r2, #0
 8004236:	60da      	str	r2, [r3, #12]
#ifdef JSMN_PARENT_LINKS
  tok->parent = -1;
#endif
  return tok;
 8004238:	697b      	ldr	r3, [r7, #20]
}
 800423a:	4618      	mov	r0, r3
 800423c:	371c      	adds	r7, #28
 800423e:	46bd      	mov	sp, r7
 8004240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004244:	4770      	bx	lr

08004246 <jsmn_fill_token>:

/**
 * Fills token type and boundaries.
 */
static void jsmn_fill_token(jsmntok_t *token, const jsmntype_t type,
                            const int start, const int end) {
 8004246:	b480      	push	{r7}
 8004248:	b085      	sub	sp, #20
 800424a:	af00      	add	r7, sp, #0
 800424c:	60f8      	str	r0, [r7, #12]
 800424e:	607a      	str	r2, [r7, #4]
 8004250:	603b      	str	r3, [r7, #0]
 8004252:	460b      	mov	r3, r1
 8004254:	72fb      	strb	r3, [r7, #11]
  token->type = type;
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	7afa      	ldrb	r2, [r7, #11]
 800425a:	701a      	strb	r2, [r3, #0]
  token->start = start;
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	687a      	ldr	r2, [r7, #4]
 8004260:	605a      	str	r2, [r3, #4]
  token->end = end;
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	683a      	ldr	r2, [r7, #0]
 8004266:	609a      	str	r2, [r3, #8]
  token->size = 0;
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	2200      	movs	r2, #0
 800426c:	60da      	str	r2, [r3, #12]
}
 800426e:	bf00      	nop
 8004270:	3714      	adds	r7, #20
 8004272:	46bd      	mov	sp, r7
 8004274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004278:	4770      	bx	lr

0800427a <jsmn_parse_primitive>:
/**
 * Fills next available token with JSON primitive.
 */
static int jsmn_parse_primitive(jsmn_parser *parser, const char *js,
                                const size_t len, jsmntok_t *tokens,
                                const size_t num_tokens) {
 800427a:	b580      	push	{r7, lr}
 800427c:	b086      	sub	sp, #24
 800427e:	af00      	add	r7, sp, #0
 8004280:	60f8      	str	r0, [r7, #12]
 8004282:	60b9      	str	r1, [r7, #8]
 8004284:	607a      	str	r2, [r7, #4]
 8004286:	603b      	str	r3, [r7, #0]
  jsmntok_t *token;
  int start;

  start = parser->pos;
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	617b      	str	r3, [r7, #20]

  for (; parser->pos < len && js[parser->pos] != '\0'; parser->pos++) {
 800428e:	e034      	b.n	80042fa <jsmn_parse_primitive+0x80>
    switch (js[parser->pos]) {
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	68ba      	ldr	r2, [r7, #8]
 8004296:	4413      	add	r3, r2
 8004298:	781b      	ldrb	r3, [r3, #0]
 800429a:	2b20      	cmp	r3, #32
 800429c:	d03a      	beq.n	8004314 <jsmn_parse_primitive+0x9a>
 800429e:	2b20      	cmp	r3, #32
 80042a0:	dc06      	bgt.n	80042b0 <jsmn_parse_primitive+0x36>
 80042a2:	2b09      	cmp	r3, #9
 80042a4:	db0f      	blt.n	80042c6 <jsmn_parse_primitive+0x4c>
 80042a6:	2b0a      	cmp	r3, #10
 80042a8:	dd34      	ble.n	8004314 <jsmn_parse_primitive+0x9a>
 80042aa:	2b0d      	cmp	r3, #13
 80042ac:	d032      	beq.n	8004314 <jsmn_parse_primitive+0x9a>
    case ']':
    case '}':
      goto found;
    default:
                   /* to quiet a warning from gcc*/
      break;
 80042ae:	e00a      	b.n	80042c6 <jsmn_parse_primitive+0x4c>
    switch (js[parser->pos]) {
 80042b0:	2b3a      	cmp	r3, #58	; 0x3a
 80042b2:	d02f      	beq.n	8004314 <jsmn_parse_primitive+0x9a>
 80042b4:	2b3a      	cmp	r3, #58	; 0x3a
 80042b6:	dc02      	bgt.n	80042be <jsmn_parse_primitive+0x44>
 80042b8:	2b2c      	cmp	r3, #44	; 0x2c
 80042ba:	d02b      	beq.n	8004314 <jsmn_parse_primitive+0x9a>
      break;
 80042bc:	e003      	b.n	80042c6 <jsmn_parse_primitive+0x4c>
    switch (js[parser->pos]) {
 80042be:	2b5d      	cmp	r3, #93	; 0x5d
 80042c0:	d028      	beq.n	8004314 <jsmn_parse_primitive+0x9a>
 80042c2:	2b7d      	cmp	r3, #125	; 0x7d
 80042c4:	d026      	beq.n	8004314 <jsmn_parse_primitive+0x9a>
      break;
 80042c6:	bf00      	nop
    }
    if (js[parser->pos] < 32 || js[parser->pos] >= 127) {
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	68ba      	ldr	r2, [r7, #8]
 80042ce:	4413      	add	r3, r2
 80042d0:	781b      	ldrb	r3, [r3, #0]
 80042d2:	2b1f      	cmp	r3, #31
 80042d4:	d906      	bls.n	80042e4 <jsmn_parse_primitive+0x6a>
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	68ba      	ldr	r2, [r7, #8]
 80042dc:	4413      	add	r3, r2
 80042de:	781b      	ldrb	r3, [r3, #0]
 80042e0:	2b7e      	cmp	r3, #126	; 0x7e
 80042e2:	d905      	bls.n	80042f0 <jsmn_parse_primitive+0x76>
      parser->pos = start;
 80042e4:	697a      	ldr	r2, [r7, #20]
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	601a      	str	r2, [r3, #0]
      return JSMN_ERROR_INVAL;
 80042ea:	f06f 0301 	mvn.w	r3, #1
 80042ee:	e03a      	b.n	8004366 <jsmn_parse_primitive+0xec>
  for (; parser->pos < len && js[parser->pos] != '\0'; parser->pos++) {
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	1c5a      	adds	r2, r3, #1
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	601a      	str	r2, [r3, #0]
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	687a      	ldr	r2, [r7, #4]
 8004300:	429a      	cmp	r2, r3
 8004302:	d909      	bls.n	8004318 <jsmn_parse_primitive+0x9e>
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	68ba      	ldr	r2, [r7, #8]
 800430a:	4413      	add	r3, r2
 800430c:	781b      	ldrb	r3, [r3, #0]
 800430e:	2b00      	cmp	r3, #0
 8004310:	d1be      	bne.n	8004290 <jsmn_parse_primitive+0x16>
  /* In strict mode primitive must be followed by a comma/object/array */
  parser->pos = start;
  return JSMN_ERROR_PART;
#endif

found:
 8004312:	e001      	b.n	8004318 <jsmn_parse_primitive+0x9e>
      goto found;
 8004314:	bf00      	nop
 8004316:	e000      	b.n	800431a <jsmn_parse_primitive+0xa0>
found:
 8004318:	bf00      	nop
  if (tokens == NULL) {
 800431a:	683b      	ldr	r3, [r7, #0]
 800431c:	2b00      	cmp	r3, #0
 800431e:	d106      	bne.n	800432e <jsmn_parse_primitive+0xb4>
    parser->pos--;
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	1e5a      	subs	r2, r3, #1
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	601a      	str	r2, [r3, #0]
    return 0;
 800432a:	2300      	movs	r3, #0
 800432c:	e01b      	b.n	8004366 <jsmn_parse_primitive+0xec>
  }
  token = jsmn_alloc_token(parser, tokens, num_tokens);
 800432e:	6a3a      	ldr	r2, [r7, #32]
 8004330:	6839      	ldr	r1, [r7, #0]
 8004332:	68f8      	ldr	r0, [r7, #12]
 8004334:	f7ff ff5f 	bl	80041f6 <jsmn_alloc_token>
 8004338:	6138      	str	r0, [r7, #16]
  if (token == NULL) {
 800433a:	693b      	ldr	r3, [r7, #16]
 800433c:	2b00      	cmp	r3, #0
 800433e:	d105      	bne.n	800434c <jsmn_parse_primitive+0xd2>
    parser->pos = start;
 8004340:	697a      	ldr	r2, [r7, #20]
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	601a      	str	r2, [r3, #0]
    return JSMN_ERROR_NOMEM;
 8004346:	f04f 33ff 	mov.w	r3, #4294967295
 800434a:	e00c      	b.n	8004366 <jsmn_parse_primitive+0xec>
  }
  jsmn_fill_token(token, JSMN_PRIMITIVE, start, parser->pos);
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	697a      	ldr	r2, [r7, #20]
 8004352:	2104      	movs	r1, #4
 8004354:	6938      	ldr	r0, [r7, #16]
 8004356:	f7ff ff76 	bl	8004246 <jsmn_fill_token>
#ifdef JSMN_PARENT_LINKS
  token->parent = parser->toksuper;
#endif
  parser->pos--;
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	1e5a      	subs	r2, r3, #1
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	601a      	str	r2, [r3, #0]
  return 0;
 8004364:	2300      	movs	r3, #0
}
 8004366:	4618      	mov	r0, r3
 8004368:	3718      	adds	r7, #24
 800436a:	46bd      	mov	sp, r7
 800436c:	bd80      	pop	{r7, pc}
	...

08004370 <jsmn_parse_string>:
/**
 * Fills next token with JSON string.
 */
static int jsmn_parse_string(jsmn_parser *parser, const char *js,
                             const size_t len, jsmntok_t *tokens,
                             const size_t num_tokens) {
 8004370:	b580      	push	{r7, lr}
 8004372:	b088      	sub	sp, #32
 8004374:	af00      	add	r7, sp, #0
 8004376:	60f8      	str	r0, [r7, #12]
 8004378:	60b9      	str	r1, [r7, #8]
 800437a:	607a      	str	r2, [r7, #4]
 800437c:	603b      	str	r3, [r7, #0]
  jsmntok_t *token;

  int start = parser->pos;
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	61bb      	str	r3, [r7, #24]

  parser->pos++;
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	1c5a      	adds	r2, r3, #1
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	601a      	str	r2, [r3, #0]

  /* Skip starting quote */
  for (; parser->pos < len && js[parser->pos] != '\0'; parser->pos++) {
 800438e:	e14e      	b.n	800462e <jsmn_parse_string+0x2be>
    char c = js[parser->pos];
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	68ba      	ldr	r2, [r7, #8]
 8004396:	4413      	add	r3, r2
 8004398:	781b      	ldrb	r3, [r3, #0]
 800439a:	75fb      	strb	r3, [r7, #23]

    /* Quote: end of string */
    if (c == '\"') {
 800439c:	7dfb      	ldrb	r3, [r7, #23]
 800439e:	2b22      	cmp	r3, #34	; 0x22
 80043a0:	d11d      	bne.n	80043de <jsmn_parse_string+0x6e>
      if (tokens == NULL) {
 80043a2:	683b      	ldr	r3, [r7, #0]
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d101      	bne.n	80043ac <jsmn_parse_string+0x3c>
        return 0;
 80043a8:	2300      	movs	r3, #0
 80043aa:	e152      	b.n	8004652 <jsmn_parse_string+0x2e2>
      }
      token = jsmn_alloc_token(parser, tokens, num_tokens);
 80043ac:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80043ae:	6839      	ldr	r1, [r7, #0]
 80043b0:	68f8      	ldr	r0, [r7, #12]
 80043b2:	f7ff ff20 	bl	80041f6 <jsmn_alloc_token>
 80043b6:	6138      	str	r0, [r7, #16]
      if (token == NULL) {
 80043b8:	693b      	ldr	r3, [r7, #16]
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d105      	bne.n	80043ca <jsmn_parse_string+0x5a>
        parser->pos = start;
 80043be:	69ba      	ldr	r2, [r7, #24]
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	601a      	str	r2, [r3, #0]
        return JSMN_ERROR_NOMEM;
 80043c4:	f04f 33ff 	mov.w	r3, #4294967295
 80043c8:	e143      	b.n	8004652 <jsmn_parse_string+0x2e2>
      }
      jsmn_fill_token(token, JSMN_STRING, start + 1, parser->pos);
 80043ca:	69bb      	ldr	r3, [r7, #24]
 80043cc:	1c5a      	adds	r2, r3, #1
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	2103      	movs	r1, #3
 80043d4:	6938      	ldr	r0, [r7, #16]
 80043d6:	f7ff ff36 	bl	8004246 <jsmn_fill_token>
#ifdef JSMN_PARENT_LINKS
      token->parent = parser->toksuper;
#endif
      return 0;
 80043da:	2300      	movs	r3, #0
 80043dc:	e139      	b.n	8004652 <jsmn_parse_string+0x2e2>
    }

    /* Backslash: Quoted symbol expected */
    if (c == '\\' && parser->pos + 1 < len) {
 80043de:	7dfb      	ldrb	r3, [r7, #23]
 80043e0:	2b5c      	cmp	r3, #92	; 0x5c
 80043e2:	f040 811c 	bne.w	800461e <jsmn_parse_string+0x2ae>
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	3301      	adds	r3, #1
 80043ec:	687a      	ldr	r2, [r7, #4]
 80043ee:	429a      	cmp	r2, r3
 80043f0:	f240 8115 	bls.w	800461e <jsmn_parse_string+0x2ae>
      int i;
      parser->pos++;
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	1c5a      	adds	r2, r3, #1
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	601a      	str	r2, [r3, #0]
      switch (js[parser->pos]) {
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	68ba      	ldr	r2, [r7, #8]
 8004404:	4413      	add	r3, r2
 8004406:	781b      	ldrb	r3, [r3, #0]
 8004408:	3b22      	subs	r3, #34	; 0x22
 800440a:	2b53      	cmp	r3, #83	; 0x53
 800440c:	f200 8101 	bhi.w	8004612 <jsmn_parse_string+0x2a2>
 8004410:	a201      	add	r2, pc, #4	; (adr r2, 8004418 <jsmn_parse_string+0xa8>)
 8004412:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004416:	bf00      	nop
 8004418:	08004623 	.word	0x08004623
 800441c:	08004613 	.word	0x08004613
 8004420:	08004613 	.word	0x08004613
 8004424:	08004613 	.word	0x08004613
 8004428:	08004613 	.word	0x08004613
 800442c:	08004613 	.word	0x08004613
 8004430:	08004613 	.word	0x08004613
 8004434:	08004613 	.word	0x08004613
 8004438:	08004613 	.word	0x08004613
 800443c:	08004613 	.word	0x08004613
 8004440:	08004613 	.word	0x08004613
 8004444:	08004613 	.word	0x08004613
 8004448:	08004613 	.word	0x08004613
 800444c:	08004623 	.word	0x08004623
 8004450:	08004613 	.word	0x08004613
 8004454:	08004613 	.word	0x08004613
 8004458:	08004613 	.word	0x08004613
 800445c:	08004613 	.word	0x08004613
 8004460:	08004613 	.word	0x08004613
 8004464:	08004613 	.word	0x08004613
 8004468:	08004613 	.word	0x08004613
 800446c:	08004613 	.word	0x08004613
 8004470:	08004613 	.word	0x08004613
 8004474:	08004613 	.word	0x08004613
 8004478:	08004613 	.word	0x08004613
 800447c:	08004613 	.word	0x08004613
 8004480:	08004613 	.word	0x08004613
 8004484:	08004613 	.word	0x08004613
 8004488:	08004613 	.word	0x08004613
 800448c:	08004613 	.word	0x08004613
 8004490:	08004613 	.word	0x08004613
 8004494:	08004613 	.word	0x08004613
 8004498:	08004613 	.word	0x08004613
 800449c:	08004613 	.word	0x08004613
 80044a0:	08004613 	.word	0x08004613
 80044a4:	08004613 	.word	0x08004613
 80044a8:	08004613 	.word	0x08004613
 80044ac:	08004613 	.word	0x08004613
 80044b0:	08004613 	.word	0x08004613
 80044b4:	08004613 	.word	0x08004613
 80044b8:	08004613 	.word	0x08004613
 80044bc:	08004613 	.word	0x08004613
 80044c0:	08004613 	.word	0x08004613
 80044c4:	08004613 	.word	0x08004613
 80044c8:	08004613 	.word	0x08004613
 80044cc:	08004613 	.word	0x08004613
 80044d0:	08004613 	.word	0x08004613
 80044d4:	08004613 	.word	0x08004613
 80044d8:	08004613 	.word	0x08004613
 80044dc:	08004613 	.word	0x08004613
 80044e0:	08004613 	.word	0x08004613
 80044e4:	08004613 	.word	0x08004613
 80044e8:	08004613 	.word	0x08004613
 80044ec:	08004613 	.word	0x08004613
 80044f0:	08004613 	.word	0x08004613
 80044f4:	08004613 	.word	0x08004613
 80044f8:	08004613 	.word	0x08004613
 80044fc:	08004613 	.word	0x08004613
 8004500:	08004623 	.word	0x08004623
 8004504:	08004613 	.word	0x08004613
 8004508:	08004613 	.word	0x08004613
 800450c:	08004613 	.word	0x08004613
 8004510:	08004613 	.word	0x08004613
 8004514:	08004613 	.word	0x08004613
 8004518:	08004623 	.word	0x08004623
 800451c:	08004613 	.word	0x08004613
 8004520:	08004613 	.word	0x08004613
 8004524:	08004613 	.word	0x08004613
 8004528:	08004623 	.word	0x08004623
 800452c:	08004613 	.word	0x08004613
 8004530:	08004613 	.word	0x08004613
 8004534:	08004613 	.word	0x08004613
 8004538:	08004613 	.word	0x08004613
 800453c:	08004613 	.word	0x08004613
 8004540:	08004613 	.word	0x08004613
 8004544:	08004613 	.word	0x08004613
 8004548:	08004623 	.word	0x08004623
 800454c:	08004613 	.word	0x08004613
 8004550:	08004613 	.word	0x08004613
 8004554:	08004613 	.word	0x08004613
 8004558:	08004623 	.word	0x08004623
 800455c:	08004613 	.word	0x08004613
 8004560:	08004623 	.word	0x08004623
 8004564:	08004569 	.word	0x08004569
      case 'n':
      case 't':
        break;
      /* Allows escaped symbol \uXXXX */
      case 'u':
        parser->pos++;
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	1c5a      	adds	r2, r3, #1
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	601a      	str	r2, [r3, #0]
        for (i = 0; i < 4 && parser->pos < len && js[parser->pos] != '\0';
 8004572:	2300      	movs	r3, #0
 8004574:	61fb      	str	r3, [r7, #28]
 8004576:	e037      	b.n	80045e8 <jsmn_parse_string+0x278>
             i++) {
          /* If it isn't a hex character we have an error */
          if (!((js[parser->pos] >= 48 && js[parser->pos] <= 57) ||   /* 0-9 */
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	68ba      	ldr	r2, [r7, #8]
 800457e:	4413      	add	r3, r2
 8004580:	781b      	ldrb	r3, [r3, #0]
 8004582:	2b2f      	cmp	r3, #47	; 0x2f
 8004584:	d906      	bls.n	8004594 <jsmn_parse_string+0x224>
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	68ba      	ldr	r2, [r7, #8]
 800458c:	4413      	add	r3, r2
 800458e:	781b      	ldrb	r3, [r3, #0]
 8004590:	2b39      	cmp	r3, #57	; 0x39
 8004592:	d921      	bls.n	80045d8 <jsmn_parse_string+0x268>
                (js[parser->pos] >= 65 && js[parser->pos] <= 70) ||   /* A-F */
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	68ba      	ldr	r2, [r7, #8]
 800459a:	4413      	add	r3, r2
 800459c:	781b      	ldrb	r3, [r3, #0]
          if (!((js[parser->pos] >= 48 && js[parser->pos] <= 57) ||   /* 0-9 */
 800459e:	2b40      	cmp	r3, #64	; 0x40
 80045a0:	d906      	bls.n	80045b0 <jsmn_parse_string+0x240>
                (js[parser->pos] >= 65 && js[parser->pos] <= 70) ||   /* A-F */
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	68ba      	ldr	r2, [r7, #8]
 80045a8:	4413      	add	r3, r2
 80045aa:	781b      	ldrb	r3, [r3, #0]
 80045ac:	2b46      	cmp	r3, #70	; 0x46
 80045ae:	d913      	bls.n	80045d8 <jsmn_parse_string+0x268>
                (js[parser->pos] >= 97 && js[parser->pos] <= 102))) { /* a-f */
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	68ba      	ldr	r2, [r7, #8]
 80045b6:	4413      	add	r3, r2
 80045b8:	781b      	ldrb	r3, [r3, #0]
          if (!((js[parser->pos] >= 48 && js[parser->pos] <= 57) ||   /* 0-9 */
 80045ba:	2b60      	cmp	r3, #96	; 0x60
 80045bc:	d906      	bls.n	80045cc <jsmn_parse_string+0x25c>
                (js[parser->pos] >= 97 && js[parser->pos] <= 102))) { /* a-f */
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	68ba      	ldr	r2, [r7, #8]
 80045c4:	4413      	add	r3, r2
 80045c6:	781b      	ldrb	r3, [r3, #0]
 80045c8:	2b66      	cmp	r3, #102	; 0x66
 80045ca:	d905      	bls.n	80045d8 <jsmn_parse_string+0x268>
            parser->pos = start;
 80045cc:	69ba      	ldr	r2, [r7, #24]
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	601a      	str	r2, [r3, #0]
            return JSMN_ERROR_INVAL;
 80045d2:	f06f 0301 	mvn.w	r3, #1
 80045d6:	e03c      	b.n	8004652 <jsmn_parse_string+0x2e2>
          }
          parser->pos++;
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	1c5a      	adds	r2, r3, #1
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	601a      	str	r2, [r3, #0]
             i++) {
 80045e2:	69fb      	ldr	r3, [r7, #28]
 80045e4:	3301      	adds	r3, #1
 80045e6:	61fb      	str	r3, [r7, #28]
        for (i = 0; i < 4 && parser->pos < len && js[parser->pos] != '\0';
 80045e8:	69fb      	ldr	r3, [r7, #28]
 80045ea:	2b03      	cmp	r3, #3
 80045ec:	dc0b      	bgt.n	8004606 <jsmn_parse_string+0x296>
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	687a      	ldr	r2, [r7, #4]
 80045f4:	429a      	cmp	r2, r3
 80045f6:	d906      	bls.n	8004606 <jsmn_parse_string+0x296>
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	68ba      	ldr	r2, [r7, #8]
 80045fe:	4413      	add	r3, r2
 8004600:	781b      	ldrb	r3, [r3, #0]
 8004602:	2b00      	cmp	r3, #0
 8004604:	d1b8      	bne.n	8004578 <jsmn_parse_string+0x208>
        }
        parser->pos--;
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	1e5a      	subs	r2, r3, #1
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	601a      	str	r2, [r3, #0]
        break;
 8004610:	e008      	b.n	8004624 <jsmn_parse_string+0x2b4>
      /* Unexpected symbol */
      default:
        parser->pos = start;
 8004612:	69ba      	ldr	r2, [r7, #24]
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	601a      	str	r2, [r3, #0]
        return JSMN_ERROR_INVAL;
 8004618:	f06f 0301 	mvn.w	r3, #1
 800461c:	e019      	b.n	8004652 <jsmn_parse_string+0x2e2>
      }
    }
 800461e:	bf00      	nop
 8004620:	e000      	b.n	8004624 <jsmn_parse_string+0x2b4>
        break;
 8004622:	bf00      	nop
  for (; parser->pos < len && js[parser->pos] != '\0'; parser->pos++) {
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	1c5a      	adds	r2, r3, #1
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	601a      	str	r2, [r3, #0]
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	687a      	ldr	r2, [r7, #4]
 8004634:	429a      	cmp	r2, r3
 8004636:	d907      	bls.n	8004648 <jsmn_parse_string+0x2d8>
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	68ba      	ldr	r2, [r7, #8]
 800463e:	4413      	add	r3, r2
 8004640:	781b      	ldrb	r3, [r3, #0]
 8004642:	2b00      	cmp	r3, #0
 8004644:	f47f aea4 	bne.w	8004390 <jsmn_parse_string+0x20>
  }
  parser->pos = start;
 8004648:	69ba      	ldr	r2, [r7, #24]
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	601a      	str	r2, [r3, #0]
  return JSMN_ERROR_PART;
 800464e:	f06f 0302 	mvn.w	r3, #2
}
 8004652:	4618      	mov	r0, r3
 8004654:	3720      	adds	r7, #32
 8004656:	46bd      	mov	sp, r7
 8004658:	bd80      	pop	{r7, pc}
 800465a:	bf00      	nop

0800465c <jsmn_parse>:

/**
 * Parse JSON string and fill tokens.
 */
JSMN_API int jsmn_parse(jsmn_parser *parser, const char *js, const size_t len,
                        jsmntok_t *tokens, const unsigned int num_tokens) {
 800465c:	b580      	push	{r7, lr}
 800465e:	b08c      	sub	sp, #48	; 0x30
 8004660:	af02      	add	r7, sp, #8
 8004662:	60f8      	str	r0, [r7, #12]
 8004664:	60b9      	str	r1, [r7, #8]
 8004666:	607a      	str	r2, [r7, #4]
 8004668:	603b      	str	r3, [r7, #0]
  int r;
  int i;
  jsmntok_t *token;
  int count = parser->toknext;
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	685b      	ldr	r3, [r3, #4]
 800466e:	623b      	str	r3, [r7, #32]

  for (; parser->pos < len && js[parser->pos] != '\0'; parser->pos++) {
 8004670:	e15f      	b.n	8004932 <jsmn_parse+0x2d6>
    char c;
    jsmntype_t type;

    c = js[parser->pos];
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	68ba      	ldr	r2, [r7, #8]
 8004678:	4413      	add	r3, r2
 800467a:	781b      	ldrb	r3, [r3, #0]
 800467c:	77fb      	strb	r3, [r7, #31]
    switch (c) {
 800467e:	7ffb      	ldrb	r3, [r7, #31]
 8004680:	2b2c      	cmp	r3, #44	; 0x2c
 8004682:	f000 80dd 	beq.w	8004840 <jsmn_parse+0x1e4>
 8004686:	2b2c      	cmp	r3, #44	; 0x2c
 8004688:	dc10      	bgt.n	80046ac <jsmn_parse+0x50>
 800468a:	2b0d      	cmp	r3, #13
 800468c:	f000 8141 	beq.w	8004912 <jsmn_parse+0x2b6>
 8004690:	2b0d      	cmp	r3, #13
 8004692:	dc04      	bgt.n	800469e <jsmn_parse+0x42>
 8004694:	3b09      	subs	r3, #9
 8004696:	2b01      	cmp	r3, #1
 8004698:	f200 8119 	bhi.w	80048ce <jsmn_parse+0x272>
      break;
    case '\t':
    case '\r':
    case '\n':
    case ' ':
      break;
 800469c:	e139      	b.n	8004912 <jsmn_parse+0x2b6>
    switch (c) {
 800469e:	2b20      	cmp	r3, #32
 80046a0:	f000 8137 	beq.w	8004912 <jsmn_parse+0x2b6>
 80046a4:	2b22      	cmp	r3, #34	; 0x22
 80046a6:	f000 80a1 	beq.w	80047ec <jsmn_parse+0x190>
 80046aa:	e110      	b.n	80048ce <jsmn_parse+0x272>
 80046ac:	2b5d      	cmp	r3, #93	; 0x5d
 80046ae:	d043      	beq.n	8004738 <jsmn_parse+0xdc>
 80046b0:	2b5d      	cmp	r3, #93	; 0x5d
 80046b2:	dc05      	bgt.n	80046c0 <jsmn_parse+0x64>
 80046b4:	2b3a      	cmp	r3, #58	; 0x3a
 80046b6:	f000 80bc 	beq.w	8004832 <jsmn_parse+0x1d6>
 80046ba:	2b5b      	cmp	r3, #91	; 0x5b
 80046bc:	d005      	beq.n	80046ca <jsmn_parse+0x6e>
 80046be:	e106      	b.n	80048ce <jsmn_parse+0x272>
 80046c0:	2b7b      	cmp	r3, #123	; 0x7b
 80046c2:	d002      	beq.n	80046ca <jsmn_parse+0x6e>
 80046c4:	2b7d      	cmp	r3, #125	; 0x7d
 80046c6:	d037      	beq.n	8004738 <jsmn_parse+0xdc>
 80046c8:	e101      	b.n	80048ce <jsmn_parse+0x272>
      count++;
 80046ca:	6a3b      	ldr	r3, [r7, #32]
 80046cc:	3301      	adds	r3, #1
 80046ce:	623b      	str	r3, [r7, #32]
      if (tokens == NULL) {
 80046d0:	683b      	ldr	r3, [r7, #0]
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	f000 811f 	beq.w	8004916 <jsmn_parse+0x2ba>
      token = jsmn_alloc_token(parser, tokens, num_tokens);
 80046d8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80046da:	6839      	ldr	r1, [r7, #0]
 80046dc:	68f8      	ldr	r0, [r7, #12]
 80046de:	f7ff fd8a 	bl	80041f6 <jsmn_alloc_token>
 80046e2:	61b8      	str	r0, [r7, #24]
      if (token == NULL) {
 80046e4:	69bb      	ldr	r3, [r7, #24]
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d102      	bne.n	80046f0 <jsmn_parse+0x94>
        return JSMN_ERROR_NOMEM;
 80046ea:	f04f 33ff 	mov.w	r3, #4294967295
 80046ee:	e14f      	b.n	8004990 <jsmn_parse+0x334>
      if (parser->toksuper != -1) {
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	689b      	ldr	r3, [r3, #8]
 80046f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046f8:	d00a      	beq.n	8004710 <jsmn_parse+0xb4>
        jsmntok_t *t = &tokens[parser->toksuper];
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	689b      	ldr	r3, [r3, #8]
 80046fe:	011b      	lsls	r3, r3, #4
 8004700:	683a      	ldr	r2, [r7, #0]
 8004702:	4413      	add	r3, r2
 8004704:	617b      	str	r3, [r7, #20]
        t->size++;
 8004706:	697b      	ldr	r3, [r7, #20]
 8004708:	68db      	ldr	r3, [r3, #12]
 800470a:	1c5a      	adds	r2, r3, #1
 800470c:	697b      	ldr	r3, [r7, #20]
 800470e:	60da      	str	r2, [r3, #12]
      token->type = (c == '{' ? JSMN_OBJECT : JSMN_ARRAY);
 8004710:	7ffb      	ldrb	r3, [r7, #31]
 8004712:	2b7b      	cmp	r3, #123	; 0x7b
 8004714:	d101      	bne.n	800471a <jsmn_parse+0xbe>
 8004716:	2201      	movs	r2, #1
 8004718:	e000      	b.n	800471c <jsmn_parse+0xc0>
 800471a:	2202      	movs	r2, #2
 800471c:	69bb      	ldr	r3, [r7, #24]
 800471e:	701a      	strb	r2, [r3, #0]
      token->start = parser->pos;
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	461a      	mov	r2, r3
 8004726:	69bb      	ldr	r3, [r7, #24]
 8004728:	605a      	str	r2, [r3, #4]
      parser->toksuper = parser->toknext - 1;
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	685b      	ldr	r3, [r3, #4]
 800472e:	3b01      	subs	r3, #1
 8004730:	461a      	mov	r2, r3
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	609a      	str	r2, [r3, #8]
      break;
 8004736:	e0f7      	b.n	8004928 <jsmn_parse+0x2cc>
      if (tokens == NULL) {
 8004738:	683b      	ldr	r3, [r7, #0]
 800473a:	2b00      	cmp	r3, #0
 800473c:	f000 80ed 	beq.w	800491a <jsmn_parse+0x2be>
      type = (c == '}' ? JSMN_OBJECT : JSMN_ARRAY);
 8004740:	7ffb      	ldrb	r3, [r7, #31]
 8004742:	2b7d      	cmp	r3, #125	; 0x7d
 8004744:	d101      	bne.n	800474a <jsmn_parse+0xee>
 8004746:	2301      	movs	r3, #1
 8004748:	e000      	b.n	800474c <jsmn_parse+0xf0>
 800474a:	2302      	movs	r3, #2
 800474c:	77bb      	strb	r3, [r7, #30]
      for (i = parser->toknext - 1; i >= 0; i--) {
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	685b      	ldr	r3, [r3, #4]
 8004752:	3b01      	subs	r3, #1
 8004754:	627b      	str	r3, [r7, #36]	; 0x24
 8004756:	e024      	b.n	80047a2 <jsmn_parse+0x146>
        token = &tokens[i];
 8004758:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800475a:	011b      	lsls	r3, r3, #4
 800475c:	683a      	ldr	r2, [r7, #0]
 800475e:	4413      	add	r3, r2
 8004760:	61bb      	str	r3, [r7, #24]
        if (token->start != -1 && token->end == -1) {
 8004762:	69bb      	ldr	r3, [r7, #24]
 8004764:	685b      	ldr	r3, [r3, #4]
 8004766:	f1b3 3fff 	cmp.w	r3, #4294967295
 800476a:	d017      	beq.n	800479c <jsmn_parse+0x140>
 800476c:	69bb      	ldr	r3, [r7, #24]
 800476e:	689b      	ldr	r3, [r3, #8]
 8004770:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004774:	d112      	bne.n	800479c <jsmn_parse+0x140>
          if (token->type != type) {
 8004776:	69bb      	ldr	r3, [r7, #24]
 8004778:	781b      	ldrb	r3, [r3, #0]
 800477a:	7fba      	ldrb	r2, [r7, #30]
 800477c:	429a      	cmp	r2, r3
 800477e:	d002      	beq.n	8004786 <jsmn_parse+0x12a>
            return JSMN_ERROR_INVAL;
 8004780:	f06f 0301 	mvn.w	r3, #1
 8004784:	e104      	b.n	8004990 <jsmn_parse+0x334>
          parser->toksuper = -1;
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	f04f 32ff 	mov.w	r2, #4294967295
 800478c:	609a      	str	r2, [r3, #8]
          token->end = parser->pos + 1;
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	3301      	adds	r3, #1
 8004794:	461a      	mov	r2, r3
 8004796:	69bb      	ldr	r3, [r7, #24]
 8004798:	609a      	str	r2, [r3, #8]
          break;
 800479a:	e005      	b.n	80047a8 <jsmn_parse+0x14c>
      for (i = parser->toknext - 1; i >= 0; i--) {
 800479c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800479e:	3b01      	subs	r3, #1
 80047a0:	627b      	str	r3, [r7, #36]	; 0x24
 80047a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	dad7      	bge.n	8004758 <jsmn_parse+0xfc>
      if (i == -1) {
 80047a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047ae:	d119      	bne.n	80047e4 <jsmn_parse+0x188>
        return JSMN_ERROR_INVAL;
 80047b0:	f06f 0301 	mvn.w	r3, #1
 80047b4:	e0ec      	b.n	8004990 <jsmn_parse+0x334>
        token = &tokens[i];
 80047b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047b8:	011b      	lsls	r3, r3, #4
 80047ba:	683a      	ldr	r2, [r7, #0]
 80047bc:	4413      	add	r3, r2
 80047be:	61bb      	str	r3, [r7, #24]
        if (token->start != -1 && token->end == -1) {
 80047c0:	69bb      	ldr	r3, [r7, #24]
 80047c2:	685b      	ldr	r3, [r3, #4]
 80047c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047c8:	d009      	beq.n	80047de <jsmn_parse+0x182>
 80047ca:	69bb      	ldr	r3, [r7, #24]
 80047cc:	689b      	ldr	r3, [r3, #8]
 80047ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047d2:	d104      	bne.n	80047de <jsmn_parse+0x182>
          parser->toksuper = i;
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80047d8:	609a      	str	r2, [r3, #8]
          break;
 80047da:	bf00      	nop
      break;
 80047dc:	e0a4      	b.n	8004928 <jsmn_parse+0x2cc>
      for (; i >= 0; i--) {
 80047de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047e0:	3b01      	subs	r3, #1
 80047e2:	627b      	str	r3, [r7, #36]	; 0x24
 80047e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	dae5      	bge.n	80047b6 <jsmn_parse+0x15a>
      break;
 80047ea:	e09d      	b.n	8004928 <jsmn_parse+0x2cc>
      r = jsmn_parse_string(parser, js, len, tokens, num_tokens);
 80047ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047ee:	9300      	str	r3, [sp, #0]
 80047f0:	683b      	ldr	r3, [r7, #0]
 80047f2:	687a      	ldr	r2, [r7, #4]
 80047f4:	68b9      	ldr	r1, [r7, #8]
 80047f6:	68f8      	ldr	r0, [r7, #12]
 80047f8:	f7ff fdba 	bl	8004370 <jsmn_parse_string>
 80047fc:	6138      	str	r0, [r7, #16]
      if (r < 0) {
 80047fe:	693b      	ldr	r3, [r7, #16]
 8004800:	2b00      	cmp	r3, #0
 8004802:	da01      	bge.n	8004808 <jsmn_parse+0x1ac>
        return r;
 8004804:	693b      	ldr	r3, [r7, #16]
 8004806:	e0c3      	b.n	8004990 <jsmn_parse+0x334>
      count++;
 8004808:	6a3b      	ldr	r3, [r7, #32]
 800480a:	3301      	adds	r3, #1
 800480c:	623b      	str	r3, [r7, #32]
      if (parser->toksuper != -1 && tokens != NULL) {
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	689b      	ldr	r3, [r3, #8]
 8004812:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004816:	f000 8082 	beq.w	800491e <jsmn_parse+0x2c2>
 800481a:	683b      	ldr	r3, [r7, #0]
 800481c:	2b00      	cmp	r3, #0
 800481e:	d07e      	beq.n	800491e <jsmn_parse+0x2c2>
        tokens[parser->toksuper].size++;
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	689b      	ldr	r3, [r3, #8]
 8004824:	011b      	lsls	r3, r3, #4
 8004826:	683a      	ldr	r2, [r7, #0]
 8004828:	4413      	add	r3, r2
 800482a:	68da      	ldr	r2, [r3, #12]
 800482c:	3201      	adds	r2, #1
 800482e:	60da      	str	r2, [r3, #12]
      break;
 8004830:	e075      	b.n	800491e <jsmn_parse+0x2c2>
    case ':':
      parser->toksuper = parser->toknext - 1;
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	685b      	ldr	r3, [r3, #4]
 8004836:	3b01      	subs	r3, #1
 8004838:	461a      	mov	r2, r3
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	609a      	str	r2, [r3, #8]
      break;
 800483e:	e073      	b.n	8004928 <jsmn_parse+0x2cc>
    case ',':
      if (tokens != NULL && parser->toksuper != -1 &&
 8004840:	683b      	ldr	r3, [r7, #0]
 8004842:	2b00      	cmp	r3, #0
 8004844:	d06d      	beq.n	8004922 <jsmn_parse+0x2c6>
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	689b      	ldr	r3, [r3, #8]
 800484a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800484e:	d068      	beq.n	8004922 <jsmn_parse+0x2c6>
          tokens[parser->toksuper].type != JSMN_ARRAY &&
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	689b      	ldr	r3, [r3, #8]
 8004854:	011b      	lsls	r3, r3, #4
 8004856:	683a      	ldr	r2, [r7, #0]
 8004858:	4413      	add	r3, r2
 800485a:	781b      	ldrb	r3, [r3, #0]
      if (tokens != NULL && parser->toksuper != -1 &&
 800485c:	2b02      	cmp	r3, #2
 800485e:	d060      	beq.n	8004922 <jsmn_parse+0x2c6>
          tokens[parser->toksuper].type != JSMN_OBJECT) {
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	689b      	ldr	r3, [r3, #8]
 8004864:	011b      	lsls	r3, r3, #4
 8004866:	683a      	ldr	r2, [r7, #0]
 8004868:	4413      	add	r3, r2
 800486a:	781b      	ldrb	r3, [r3, #0]
          tokens[parser->toksuper].type != JSMN_ARRAY &&
 800486c:	2b01      	cmp	r3, #1
 800486e:	d058      	beq.n	8004922 <jsmn_parse+0x2c6>
#ifdef JSMN_PARENT_LINKS
        parser->toksuper = tokens[parser->toksuper].parent;
#else
        for (i = parser->toknext - 1; i >= 0; i--) {
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	685b      	ldr	r3, [r3, #4]
 8004874:	3b01      	subs	r3, #1
 8004876:	627b      	str	r3, [r7, #36]	; 0x24
 8004878:	e025      	b.n	80048c6 <jsmn_parse+0x26a>
          if (tokens[i].type == JSMN_ARRAY || tokens[i].type == JSMN_OBJECT) {
 800487a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800487c:	011b      	lsls	r3, r3, #4
 800487e:	683a      	ldr	r2, [r7, #0]
 8004880:	4413      	add	r3, r2
 8004882:	781b      	ldrb	r3, [r3, #0]
 8004884:	2b02      	cmp	r3, #2
 8004886:	d006      	beq.n	8004896 <jsmn_parse+0x23a>
 8004888:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800488a:	011b      	lsls	r3, r3, #4
 800488c:	683a      	ldr	r2, [r7, #0]
 800488e:	4413      	add	r3, r2
 8004890:	781b      	ldrb	r3, [r3, #0]
 8004892:	2b01      	cmp	r3, #1
 8004894:	d114      	bne.n	80048c0 <jsmn_parse+0x264>
            if (tokens[i].start != -1 && tokens[i].end == -1) {
 8004896:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004898:	011b      	lsls	r3, r3, #4
 800489a:	683a      	ldr	r2, [r7, #0]
 800489c:	4413      	add	r3, r2
 800489e:	685b      	ldr	r3, [r3, #4]
 80048a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048a4:	d00c      	beq.n	80048c0 <jsmn_parse+0x264>
 80048a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048a8:	011b      	lsls	r3, r3, #4
 80048aa:	683a      	ldr	r2, [r7, #0]
 80048ac:	4413      	add	r3, r2
 80048ae:	689b      	ldr	r3, [r3, #8]
 80048b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048b4:	d104      	bne.n	80048c0 <jsmn_parse+0x264>
              parser->toksuper = i;
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80048ba:	609a      	str	r2, [r3, #8]
              break;
 80048bc:	bf00      	nop
            }
          }
        }
#endif
      }
      break;
 80048be:	e030      	b.n	8004922 <jsmn_parse+0x2c6>
        for (i = parser->toknext - 1; i >= 0; i--) {
 80048c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048c2:	3b01      	subs	r3, #1
 80048c4:	627b      	str	r3, [r7, #36]	; 0x24
 80048c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	dad6      	bge.n	800487a <jsmn_parse+0x21e>
      break;
 80048cc:	e029      	b.n	8004922 <jsmn_parse+0x2c6>
      }
#else
    /* In non-strict mode every unquoted value is a primitive */
    default:
#endif
      r = jsmn_parse_primitive(parser, js, len, tokens, num_tokens);
 80048ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048d0:	9300      	str	r3, [sp, #0]
 80048d2:	683b      	ldr	r3, [r7, #0]
 80048d4:	687a      	ldr	r2, [r7, #4]
 80048d6:	68b9      	ldr	r1, [r7, #8]
 80048d8:	68f8      	ldr	r0, [r7, #12]
 80048da:	f7ff fcce 	bl	800427a <jsmn_parse_primitive>
 80048de:	6138      	str	r0, [r7, #16]
      if (r < 0) {
 80048e0:	693b      	ldr	r3, [r7, #16]
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	da01      	bge.n	80048ea <jsmn_parse+0x28e>
        return r;
 80048e6:	693b      	ldr	r3, [r7, #16]
 80048e8:	e052      	b.n	8004990 <jsmn_parse+0x334>
      }
      count++;
 80048ea:	6a3b      	ldr	r3, [r7, #32]
 80048ec:	3301      	adds	r3, #1
 80048ee:	623b      	str	r3, [r7, #32]
      if (parser->toksuper != -1 && tokens != NULL) {
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	689b      	ldr	r3, [r3, #8]
 80048f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048f8:	d015      	beq.n	8004926 <jsmn_parse+0x2ca>
 80048fa:	683b      	ldr	r3, [r7, #0]
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d012      	beq.n	8004926 <jsmn_parse+0x2ca>
        tokens[parser->toksuper].size++;
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	689b      	ldr	r3, [r3, #8]
 8004904:	011b      	lsls	r3, r3, #4
 8004906:	683a      	ldr	r2, [r7, #0]
 8004908:	4413      	add	r3, r2
 800490a:	68da      	ldr	r2, [r3, #12]
 800490c:	3201      	adds	r2, #1
 800490e:	60da      	str	r2, [r3, #12]
      }
      break;
 8004910:	e009      	b.n	8004926 <jsmn_parse+0x2ca>
      break;
 8004912:	bf00      	nop
 8004914:	e008      	b.n	8004928 <jsmn_parse+0x2cc>
        break;
 8004916:	bf00      	nop
 8004918:	e006      	b.n	8004928 <jsmn_parse+0x2cc>
        break;
 800491a:	bf00      	nop
 800491c:	e004      	b.n	8004928 <jsmn_parse+0x2cc>
      break;
 800491e:	bf00      	nop
 8004920:	e002      	b.n	8004928 <jsmn_parse+0x2cc>
      break;
 8004922:	bf00      	nop
 8004924:	e000      	b.n	8004928 <jsmn_parse+0x2cc>
      break;
 8004926:	bf00      	nop
  for (; parser->pos < len && js[parser->pos] != '\0'; parser->pos++) {
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	1c5a      	adds	r2, r3, #1
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	601a      	str	r2, [r3, #0]
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	687a      	ldr	r2, [r7, #4]
 8004938:	429a      	cmp	r2, r3
 800493a:	d907      	bls.n	800494c <jsmn_parse+0x2f0>
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	68ba      	ldr	r2, [r7, #8]
 8004942:	4413      	add	r3, r2
 8004944:	781b      	ldrb	r3, [r3, #0]
 8004946:	2b00      	cmp	r3, #0
 8004948:	f47f ae93 	bne.w	8004672 <jsmn_parse+0x16>
      return JSMN_ERROR_INVAL;
#endif
    }
  }

  if (tokens != NULL) {
 800494c:	683b      	ldr	r3, [r7, #0]
 800494e:	2b00      	cmp	r3, #0
 8004950:	d01d      	beq.n	800498e <jsmn_parse+0x332>
    for (i = parser->toknext - 1; i >= 0; i--) {
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	685b      	ldr	r3, [r3, #4]
 8004956:	3b01      	subs	r3, #1
 8004958:	627b      	str	r3, [r7, #36]	; 0x24
 800495a:	e015      	b.n	8004988 <jsmn_parse+0x32c>
      /* Unmatched opened object or array */
      if (tokens[i].start != -1 && tokens[i].end == -1) {
 800495c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800495e:	011b      	lsls	r3, r3, #4
 8004960:	683a      	ldr	r2, [r7, #0]
 8004962:	4413      	add	r3, r2
 8004964:	685b      	ldr	r3, [r3, #4]
 8004966:	f1b3 3fff 	cmp.w	r3, #4294967295
 800496a:	d00a      	beq.n	8004982 <jsmn_parse+0x326>
 800496c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800496e:	011b      	lsls	r3, r3, #4
 8004970:	683a      	ldr	r2, [r7, #0]
 8004972:	4413      	add	r3, r2
 8004974:	689b      	ldr	r3, [r3, #8]
 8004976:	f1b3 3fff 	cmp.w	r3, #4294967295
 800497a:	d102      	bne.n	8004982 <jsmn_parse+0x326>
        return JSMN_ERROR_PART;
 800497c:	f06f 0302 	mvn.w	r3, #2
 8004980:	e006      	b.n	8004990 <jsmn_parse+0x334>
    for (i = parser->toknext - 1; i >= 0; i--) {
 8004982:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004984:	3b01      	subs	r3, #1
 8004986:	627b      	str	r3, [r7, #36]	; 0x24
 8004988:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800498a:	2b00      	cmp	r3, #0
 800498c:	dae6      	bge.n	800495c <jsmn_parse+0x300>
      }
    }
  }

  return count;
 800498e:	6a3b      	ldr	r3, [r7, #32]
}
 8004990:	4618      	mov	r0, r3
 8004992:	3728      	adds	r7, #40	; 0x28
 8004994:	46bd      	mov	sp, r7
 8004996:	bd80      	pop	{r7, pc}

08004998 <jsmn_init>:

/**
 * Creates a new parser based over a given buffer with an array of tokens
 * available.
 */
JSMN_API void jsmn_init(jsmn_parser *parser) {
 8004998:	b480      	push	{r7}
 800499a:	b083      	sub	sp, #12
 800499c:	af00      	add	r7, sp, #0
 800499e:	6078      	str	r0, [r7, #4]
  parser->pos = 0;
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	2200      	movs	r2, #0
 80049a4:	601a      	str	r2, [r3, #0]
  parser->toknext = 0;
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	2200      	movs	r2, #0
 80049aa:	605a      	str	r2, [r3, #4]
  parser->toksuper = -1;
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	f04f 32ff 	mov.w	r2, #4294967295
 80049b2:	609a      	str	r2, [r3, #8]
}
 80049b4:	bf00      	nop
 80049b6:	370c      	adds	r7, #12
 80049b8:	46bd      	mov	sp, r7
 80049ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049be:	4770      	bx	lr

080049c0 <jsoneq>:
#include "stdio.h"
#include "stdlib.h"
#include "string.h"

static int jsoneq(const char *json, jsmntok_t *tok, const char *s) 
{
 80049c0:	b580      	push	{r7, lr}
 80049c2:	b084      	sub	sp, #16
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	60f8      	str	r0, [r7, #12]
 80049c8:	60b9      	str	r1, [r7, #8]
 80049ca:	607a      	str	r2, [r7, #4]
  if (tok->type == JSMN_STRING && (int)strlen(s) == tok->end - tok->start &&
 80049cc:	68bb      	ldr	r3, [r7, #8]
 80049ce:	781b      	ldrb	r3, [r3, #0]
 80049d0:	2b03      	cmp	r3, #3
 80049d2:	d11e      	bne.n	8004a12 <jsoneq+0x52>
 80049d4:	6878      	ldr	r0, [r7, #4]
 80049d6:	f7fb fbfb 	bl	80001d0 <strlen>
 80049da:	4603      	mov	r3, r0
 80049dc:	4619      	mov	r1, r3
 80049de:	68bb      	ldr	r3, [r7, #8]
 80049e0:	689a      	ldr	r2, [r3, #8]
 80049e2:	68bb      	ldr	r3, [r7, #8]
 80049e4:	685b      	ldr	r3, [r3, #4]
 80049e6:	1ad3      	subs	r3, r2, r3
 80049e8:	4299      	cmp	r1, r3
 80049ea:	d112      	bne.n	8004a12 <jsoneq+0x52>
      strncmp(json + tok->start, s, tok->end - tok->start) == 0) {
 80049ec:	68bb      	ldr	r3, [r7, #8]
 80049ee:	685b      	ldr	r3, [r3, #4]
 80049f0:	461a      	mov	r2, r3
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	1898      	adds	r0, r3, r2
 80049f6:	68bb      	ldr	r3, [r7, #8]
 80049f8:	689a      	ldr	r2, [r3, #8]
 80049fa:	68bb      	ldr	r3, [r7, #8]
 80049fc:	685b      	ldr	r3, [r3, #4]
 80049fe:	1ad3      	subs	r3, r2, r3
 8004a00:	461a      	mov	r2, r3
 8004a02:	6879      	ldr	r1, [r7, #4]
 8004a04:	f003 f917 	bl	8007c36 <strncmp>
 8004a08:	4603      	mov	r3, r0
  if (tok->type == JSMN_STRING && (int)strlen(s) == tok->end - tok->start &&
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d101      	bne.n	8004a12 <jsoneq+0x52>
    return 0;
 8004a0e:	2300      	movs	r3, #0
 8004a10:	e001      	b.n	8004a16 <jsoneq+0x56>
  }
  return -1;
 8004a12:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004a16:	4618      	mov	r0, r3
 8004a18:	3710      	adds	r7, #16
 8004a1a:	46bd      	mov	sp, r7
 8004a1c:	bd80      	pop	{r7, pc}

08004a1e <my_strcpy>:

void my_strcpy(char *src, char *dst, int num)
{
 8004a1e:	b480      	push	{r7}
 8004a20:	b087      	sub	sp, #28
 8004a22:	af00      	add	r7, sp, #0
 8004a24:	60f8      	str	r0, [r7, #12]
 8004a26:	60b9      	str	r1, [r7, #8]
 8004a28:	607a      	str	r2, [r7, #4]
    int i;

    if(src == NULL || dst == NULL)
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d033      	beq.n	8004a98 <my_strcpy+0x7a>
 8004a30:	68bb      	ldr	r3, [r7, #8]
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d030      	beq.n	8004a98 <my_strcpy+0x7a>
        return;
    for(i = 0; i < num; i++)
 8004a36:	2300      	movs	r3, #0
 8004a38:	617b      	str	r3, [r7, #20]
 8004a3a:	e022      	b.n	8004a82 <my_strcpy+0x64>
    {
        if(src[i] == '\"' || src[i] == ','|| src[i] == 0)
 8004a3c:	697b      	ldr	r3, [r7, #20]
 8004a3e:	68fa      	ldr	r2, [r7, #12]
 8004a40:	4413      	add	r3, r2
 8004a42:	781b      	ldrb	r3, [r3, #0]
 8004a44:	2b22      	cmp	r3, #34	; 0x22
 8004a46:	d00b      	beq.n	8004a60 <my_strcpy+0x42>
 8004a48:	697b      	ldr	r3, [r7, #20]
 8004a4a:	68fa      	ldr	r2, [r7, #12]
 8004a4c:	4413      	add	r3, r2
 8004a4e:	781b      	ldrb	r3, [r3, #0]
 8004a50:	2b2c      	cmp	r3, #44	; 0x2c
 8004a52:	d005      	beq.n	8004a60 <my_strcpy+0x42>
 8004a54:	697b      	ldr	r3, [r7, #20]
 8004a56:	68fa      	ldr	r2, [r7, #12]
 8004a58:	4413      	add	r3, r2
 8004a5a:	781b      	ldrb	r3, [r3, #0]
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d105      	bne.n	8004a6c <my_strcpy+0x4e>
        {
            dst[i] = 0;
 8004a60:	697b      	ldr	r3, [r7, #20]
 8004a62:	68ba      	ldr	r2, [r7, #8]
 8004a64:	4413      	add	r3, r2
 8004a66:	2200      	movs	r2, #0
 8004a68:	701a      	strb	r2, [r3, #0]
            return;
 8004a6a:	e016      	b.n	8004a9a <my_strcpy+0x7c>
        }

        dst[i]=src[i];
 8004a6c:	697b      	ldr	r3, [r7, #20]
 8004a6e:	68fa      	ldr	r2, [r7, #12]
 8004a70:	441a      	add	r2, r3
 8004a72:	697b      	ldr	r3, [r7, #20]
 8004a74:	68b9      	ldr	r1, [r7, #8]
 8004a76:	440b      	add	r3, r1
 8004a78:	7812      	ldrb	r2, [r2, #0]
 8004a7a:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < num; i++)
 8004a7c:	697b      	ldr	r3, [r7, #20]
 8004a7e:	3301      	adds	r3, #1
 8004a80:	617b      	str	r3, [r7, #20]
 8004a82:	697a      	ldr	r2, [r7, #20]
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	429a      	cmp	r2, r3
 8004a88:	dbd8      	blt.n	8004a3c <my_strcpy+0x1e>
    }
    dst[i-1] = 0;
 8004a8a:	697b      	ldr	r3, [r7, #20]
 8004a8c:	3b01      	subs	r3, #1
 8004a8e:	68ba      	ldr	r2, [r7, #8]
 8004a90:	4413      	add	r3, r2
 8004a92:	2200      	movs	r2, #0
 8004a94:	701a      	strb	r2, [r3, #0]
 8004a96:	e000      	b.n	8004a9a <my_strcpy+0x7c>
        return;
 8004a98:	bf00      	nop
}
 8004a9a:	371c      	adds	r7, #28
 8004a9c:	46bd      	mov	sp, r7
 8004a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa2:	4770      	bx	lr

08004aa4 <return_true_or_false_from_str>:

int return_true_or_false_from_str(char *str)
{
 8004aa4:	b580      	push	{r7, lr}
 8004aa6:	b082      	sub	sp, #8
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	6078      	str	r0, [r7, #4]
    if(strncmp(str, "true",4) == 0)
 8004aac:	2204      	movs	r2, #4
 8004aae:	490e      	ldr	r1, [pc, #56]	; (8004ae8 <return_true_or_false_from_str+0x44>)
 8004ab0:	6878      	ldr	r0, [r7, #4]
 8004ab2:	f003 f8c0 	bl	8007c36 <strncmp>
 8004ab6:	4603      	mov	r3, r0
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d101      	bne.n	8004ac0 <return_true_or_false_from_str+0x1c>
        return true;
 8004abc:	2301      	movs	r3, #1
 8004abe:	e00f      	b.n	8004ae0 <return_true_or_false_from_str+0x3c>
    if(strncmp(str, "false",5) == 0)
 8004ac0:	2205      	movs	r2, #5
 8004ac2:	490a      	ldr	r1, [pc, #40]	; (8004aec <return_true_or_false_from_str+0x48>)
 8004ac4:	6878      	ldr	r0, [r7, #4]
 8004ac6:	f003 f8b6 	bl	8007c36 <strncmp>
 8004aca:	4603      	mov	r3, r0
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d101      	bne.n	8004ad4 <return_true_or_false_from_str+0x30>
        return false;
 8004ad0:	2300      	movs	r3, #0
 8004ad2:	e005      	b.n	8004ae0 <return_true_or_false_from_str+0x3c>
    printf("%s\r\n",str);
 8004ad4:	6879      	ldr	r1, [r7, #4]
 8004ad6:	4806      	ldr	r0, [pc, #24]	; (8004af0 <return_true_or_false_from_str+0x4c>)
 8004ad8:	f002 ff44 	bl	8007964 <iprintf>
    return -1;
 8004adc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004ae0:	4618      	mov	r0, r3
 8004ae2:	3708      	adds	r7, #8
 8004ae4:	46bd      	mov	sp, r7
 8004ae6:	bd80      	pop	{r7, pc}
 8004ae8:	08008d90 	.word	0x08008d90
 8004aec:	08008d98 	.word	0x08008d98
 8004af0:	08008da0 	.word	0x08008da0

08004af4 <barcode_parse_json>:
/**
 * fill_in_struct_from_json take in JSON string and fills all the information
 * from the JSON message to a struct
 */
barcode_server_msg* barcode_parse_json(char *json_msg)
{
 8004af4:	b590      	push	{r4, r7, lr}
 8004af6:	f5ad 4d80 	sub.w	sp, sp, #16384	; 0x4000
 8004afa:	b08f      	sub	sp, #60	; 0x3c
 8004afc:	af02      	add	r7, sp, #8
 8004afe:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004b02:	3b2c      	subs	r3, #44	; 0x2c
 8004b04:	6018      	str	r0, [r3, #0]
    int ret;
    jsmn_parser p;
    jsmntok_t token[1024]; /* We expect no more than 1024 tokens */
    char temp_str[8];

    barcode_server_msg* new_msg = malloc(sizeof (barcode_server_msg));
 8004b06:	20a0      	movs	r0, #160	; 0xa0
 8004b08:	f002 fe60 	bl	80077cc <malloc>
 8004b0c:	4603      	mov	r3, r0
 8004b0e:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8004b12:	f102 0228 	add.w	r2, r2, #40	; 0x28
 8004b16:	6013      	str	r3, [r2, #0]
    if (new_msg == NULL)
 8004b18:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8004b1c:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d101      	bne.n	8004b2a <barcode_parse_json+0x36>
        return NULL;
 8004b26:	2300      	movs	r3, #0
 8004b28:	e217      	b.n	8004f5a <barcode_parse_json+0x466>

    jsmn_init(&p);
 8004b2a:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8004b2e:	f103 0314 	add.w	r3, r3, #20
 8004b32:	4618      	mov	r0, r3
 8004b34:	f7ff ff30 	bl	8004998 <jsmn_init>
    r = jsmn_parse(&p, json_msg, strlen(json_msg), token,
 8004b38:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004b3c:	3b2c      	subs	r3, #44	; 0x2c
 8004b3e:	6818      	ldr	r0, [r3, #0]
 8004b40:	f7fb fb46 	bl	80001d0 <strlen>
 8004b44:	4604      	mov	r4, r0
 8004b46:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004b4a:	3b1c      	subs	r3, #28
 8004b4c:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8004b50:	392c      	subs	r1, #44	; 0x2c
 8004b52:	f507 4080 	add.w	r0, r7, #16384	; 0x4000
 8004b56:	f100 0014 	add.w	r0, r0, #20
 8004b5a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004b5e:	9200      	str	r2, [sp, #0]
 8004b60:	4622      	mov	r2, r4
 8004b62:	6809      	ldr	r1, [r1, #0]
 8004b64:	f7ff fd7a 	bl	800465c <jsmn_parse>
 8004b68:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8004b6c:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8004b70:	6018      	str	r0, [r3, #0]
                  sizeof(token) / sizeof(token[0]));
    if (r < 0) {
 8004b72:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8004b76:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	da09      	bge.n	8004b94 <barcode_parse_json+0xa0>
      printf("Failed to parse JSON: %d\r\n", r);
 8004b80:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8004b84:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8004b88:	6819      	ldr	r1, [r3, #0]
 8004b8a:	48d1      	ldr	r0, [pc, #836]	; (8004ed0 <barcode_parse_json+0x3dc>)
 8004b8c:	f002 feea 	bl	8007964 <iprintf>
      return NULL;
 8004b90:	2300      	movs	r3, #0
 8004b92:	e1e2      	b.n	8004f5a <barcode_parse_json+0x466>
      printf("Object expected\r\n");
      return NULL;
    }*/

    /* Loop over all keys of the root object */
    for (i = 0; i < r; i++) {
 8004b94:	2300      	movs	r3, #0
 8004b96:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8004b9a:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8004b9e:	6013      	str	r3, [r2, #0]
 8004ba0:	e1c9      	b.n	8004f36 <barcode_parse_json+0x442>
    	if (jsoneq(json_msg, &token[i], "ok") == 0) {
 8004ba2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004ba6:	3b1c      	subs	r3, #28
 8004ba8:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8004bac:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8004bb0:	6812      	ldr	r2, [r2, #0]
 8004bb2:	0112      	lsls	r2, r2, #4
 8004bb4:	1899      	adds	r1, r3, r2
 8004bb6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004bba:	3b2c      	subs	r3, #44	; 0x2c
 8004bbc:	4ac5      	ldr	r2, [pc, #788]	; (8004ed4 <barcode_parse_json+0x3e0>)
 8004bbe:	6818      	ldr	r0, [r3, #0]
 8004bc0:	f7ff fefe 	bl	80049c0 <jsoneq>
 8004bc4:	4603      	mov	r3, r0
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d148      	bne.n	8004c5c <barcode_parse_json+0x168>
			my_strcpy(json_msg + token[i + 1].start, temp_str, 10);
 8004bca:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8004bce:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	1c5a      	adds	r2, r3, #1
 8004bd6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004bda:	3b1c      	subs	r3, #28
 8004bdc:	0112      	lsls	r2, r2, #4
 8004bde:	4413      	add	r3, r2
 8004be0:	3304      	adds	r3, #4
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	461a      	mov	r2, r3
 8004be6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004bea:	3b2c      	subs	r3, #44	; 0x2c
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	1898      	adds	r0, r3, r2
 8004bf0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004bf4:	3b24      	subs	r3, #36	; 0x24
 8004bf6:	220a      	movs	r2, #10
 8004bf8:	4619      	mov	r1, r3
 8004bfa:	f7ff ff10 	bl	8004a1e <my_strcpy>
			if ( (ret = return_true_or_false_from_str(temp_str)) == -1)
 8004bfe:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004c02:	3b24      	subs	r3, #36	; 0x24
 8004c04:	4618      	mov	r0, r3
 8004c06:	f7ff ff4d 	bl	8004aa4 <return_true_or_false_from_str>
 8004c0a:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8004c0e:	f103 0320 	add.w	r3, r3, #32
 8004c12:	6018      	str	r0, [r3, #0]
 8004c14:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8004c18:	f103 0320 	add.w	r3, r3, #32
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c22:	d103      	bne.n	8004c2c <barcode_parse_json+0x138>
			{
				printf("string is not true or false\r\n");
 8004c24:	48ac      	ldr	r0, [pc, #688]	; (8004ed8 <barcode_parse_json+0x3e4>)
 8004c26:	f002 ff11 	bl	8007a4c <puts>
 8004c2a:	e00b      	b.n	8004c44 <barcode_parse_json+0x150>
			}
			else
			{
				new_msg -> ok = ret;
 8004c2c:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8004c30:	f103 0320 	add.w	r3, r3, #32
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	b2da      	uxtb	r2, r3
 8004c38:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8004c3c:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	701a      	strb	r2, [r3, #0]
			}
			i++;
 8004c44:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8004c48:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	3301      	adds	r3, #1
 8004c50:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8004c54:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8004c58:	6013      	str	r3, [r2, #0]
 8004c5a:	e161      	b.n	8004f20 <barcode_parse_json+0x42c>
    	} else if (jsoneq(json_msg, &token[i], "name") == 0) {
 8004c5c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004c60:	3b1c      	subs	r3, #28
 8004c62:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8004c66:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8004c6a:	6812      	ldr	r2, [r2, #0]
 8004c6c:	0112      	lsls	r2, r2, #4
 8004c6e:	1899      	adds	r1, r3, r2
 8004c70:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004c74:	3b2c      	subs	r3, #44	; 0x2c
 8004c76:	4a99      	ldr	r2, [pc, #612]	; (8004edc <barcode_parse_json+0x3e8>)
 8004c78:	6818      	ldr	r0, [r3, #0]
 8004c7a:	f7ff fea1 	bl	80049c0 <jsoneq>
 8004c7e:	4603      	mov	r3, r0
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d128      	bne.n	8004cd6 <barcode_parse_json+0x1e2>
            my_strcpy(json_msg + token[i + 1].start, new_msg->customer.name, JSON_ITEM_MAX_SIZE);
 8004c84:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8004c88:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	1c5a      	adds	r2, r3, #1
 8004c90:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004c94:	3b1c      	subs	r3, #28
 8004c96:	0112      	lsls	r2, r2, #4
 8004c98:	4413      	add	r3, r2
 8004c9a:	3304      	adds	r3, #4
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	461a      	mov	r2, r3
 8004ca0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004ca4:	3b2c      	subs	r3, #44	; 0x2c
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	1898      	adds	r0, r3, r2
 8004caa:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8004cae:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	3304      	adds	r3, #4
 8004cb6:	2246      	movs	r2, #70	; 0x46
 8004cb8:	4619      	mov	r1, r3
 8004cba:	f7ff feb0 	bl	8004a1e <my_strcpy>
            i++;
 8004cbe:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8004cc2:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	3301      	adds	r3, #1
 8004cca:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8004cce:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8004cd2:	6013      	str	r3, [r2, #0]
 8004cd4:	e124      	b.n	8004f20 <barcode_parse_json+0x42c>
    	} else if (jsoneq(json_msg, &token[i], "email") == 0) {
 8004cd6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004cda:	3b1c      	subs	r3, #28
 8004cdc:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8004ce0:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8004ce4:	6812      	ldr	r2, [r2, #0]
 8004ce6:	0112      	lsls	r2, r2, #4
 8004ce8:	1899      	adds	r1, r3, r2
 8004cea:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004cee:	3b2c      	subs	r3, #44	; 0x2c
 8004cf0:	4a7b      	ldr	r2, [pc, #492]	; (8004ee0 <barcode_parse_json+0x3ec>)
 8004cf2:	6818      	ldr	r0, [r3, #0]
 8004cf4:	f7ff fe64 	bl	80049c0 <jsoneq>
 8004cf8:	4603      	mov	r3, r0
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d128      	bne.n	8004d50 <barcode_parse_json+0x25c>
            my_strcpy(json_msg + token[i + 1].start, new_msg->customer.email, JSON_ITEM_MAX_SIZE);
 8004cfe:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8004d02:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	1c5a      	adds	r2, r3, #1
 8004d0a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004d0e:	3b1c      	subs	r3, #28
 8004d10:	0112      	lsls	r2, r2, #4
 8004d12:	4413      	add	r3, r2
 8004d14:	3304      	adds	r3, #4
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	461a      	mov	r2, r3
 8004d1a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004d1e:	3b2c      	subs	r3, #44	; 0x2c
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	1898      	adds	r0, r3, r2
 8004d24:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8004d28:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	334a      	adds	r3, #74	; 0x4a
 8004d30:	2246      	movs	r2, #70	; 0x46
 8004d32:	4619      	mov	r1, r3
 8004d34:	f7ff fe73 	bl	8004a1e <my_strcpy>
            i++;
 8004d38:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8004d3c:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	3301      	adds	r3, #1
 8004d44:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8004d48:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8004d4c:	6013      	str	r3, [r2, #0]
 8004d4e:	e0e7      	b.n	8004f20 <barcode_parse_json+0x42c>
    	} else if (jsoneq(json_msg, &token[i], "id") == 0) {
 8004d50:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004d54:	3b1c      	subs	r3, #28
 8004d56:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8004d5a:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8004d5e:	6812      	ldr	r2, [r2, #0]
 8004d60:	0112      	lsls	r2, r2, #4
 8004d62:	1899      	adds	r1, r3, r2
 8004d64:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004d68:	3b2c      	subs	r3, #44	; 0x2c
 8004d6a:	4a5e      	ldr	r2, [pc, #376]	; (8004ee4 <barcode_parse_json+0x3f0>)
 8004d6c:	6818      	ldr	r0, [r3, #0]
 8004d6e:	f7ff fe27 	bl	80049c0 <jsoneq>
 8004d72:	4603      	mov	r3, r0
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d128      	bne.n	8004dca <barcode_parse_json+0x2d6>
            my_strcpy(json_msg + token[i + 1].start, new_msg->customer.id, 8);
 8004d78:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8004d7c:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	1c5a      	adds	r2, r3, #1
 8004d84:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004d88:	3b1c      	subs	r3, #28
 8004d8a:	0112      	lsls	r2, r2, #4
 8004d8c:	4413      	add	r3, r2
 8004d8e:	3304      	adds	r3, #4
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	461a      	mov	r2, r3
 8004d94:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004d98:	3b2c      	subs	r3, #44	; 0x2c
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	1898      	adds	r0, r3, r2
 8004d9e:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8004da2:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	3390      	adds	r3, #144	; 0x90
 8004daa:	2208      	movs	r2, #8
 8004dac:	4619      	mov	r1, r3
 8004dae:	f7ff fe36 	bl	8004a1e <my_strcpy>
            i++;
 8004db2:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8004db6:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	3301      	adds	r3, #1
 8004dbe:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8004dc2:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8004dc6:	6013      	str	r3, [r2, #0]
 8004dc8:	e0aa      	b.n	8004f20 <barcode_parse_json+0x42c>
    	} else if (jsoneq(json_msg, &token[i], "numPeople") == 0) {
 8004dca:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004dce:	3b1c      	subs	r3, #28
 8004dd0:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8004dd4:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8004dd8:	6812      	ldr	r2, [r2, #0]
 8004dda:	0112      	lsls	r2, r2, #4
 8004ddc:	1899      	adds	r1, r3, r2
 8004dde:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004de2:	3b2c      	subs	r3, #44	; 0x2c
 8004de4:	4a40      	ldr	r2, [pc, #256]	; (8004ee8 <barcode_parse_json+0x3f4>)
 8004de6:	6818      	ldr	r0, [r3, #0]
 8004de8:	f7ff fdea 	bl	80049c0 <jsoneq>
 8004dec:	4603      	mov	r3, r0
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d129      	bne.n	8004e46 <barcode_parse_json+0x352>
    		new_msg -> customer.numPeople = atoi(json_msg + token[i+1].start);
 8004df2:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8004df6:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	1c5a      	adds	r2, r3, #1
 8004dfe:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004e02:	3b1c      	subs	r3, #28
 8004e04:	0112      	lsls	r2, r2, #4
 8004e06:	4413      	add	r3, r2
 8004e08:	3304      	adds	r3, #4
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	461a      	mov	r2, r3
 8004e0e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004e12:	3b2c      	subs	r3, #44	; 0x2c
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	4413      	add	r3, r2
 8004e18:	4618      	mov	r0, r3
 8004e1a:	f002 fca6 	bl	800776a <atoi>
 8004e1e:	4602      	mov	r2, r0
 8004e20:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8004e24:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    	        i++;
 8004e2e:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8004e32:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	3301      	adds	r3, #1
 8004e3a:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8004e3e:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8004e42:	6013      	str	r3, [r2, #0]
 8004e44:	e06c      	b.n	8004f20 <barcode_parse_json+0x42c>
    	} else if (jsoneq(json_msg, &token[i], "isCheckingIn") == 0) {
 8004e46:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004e4a:	3b1c      	subs	r3, #28
 8004e4c:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8004e50:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8004e54:	6812      	ldr	r2, [r2, #0]
 8004e56:	0112      	lsls	r2, r2, #4
 8004e58:	1899      	adds	r1, r3, r2
 8004e5a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004e5e:	3b2c      	subs	r3, #44	; 0x2c
 8004e60:	4a22      	ldr	r2, [pc, #136]	; (8004eec <barcode_parse_json+0x3f8>)
 8004e62:	6818      	ldr	r0, [r3, #0]
 8004e64:	f7ff fdac 	bl	80049c0 <jsoneq>
 8004e68:	4603      	mov	r3, r0
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d158      	bne.n	8004f20 <barcode_parse_json+0x42c>
            my_strcpy(json_msg + token[i + 1].start, temp_str, 10);
 8004e6e:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8004e72:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	1c5a      	adds	r2, r3, #1
 8004e7a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004e7e:	3b1c      	subs	r3, #28
 8004e80:	0112      	lsls	r2, r2, #4
 8004e82:	4413      	add	r3, r2
 8004e84:	3304      	adds	r3, #4
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	461a      	mov	r2, r3
 8004e8a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004e8e:	3b2c      	subs	r3, #44	; 0x2c
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	1898      	adds	r0, r3, r2
 8004e94:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004e98:	3b24      	subs	r3, #36	; 0x24
 8004e9a:	220a      	movs	r2, #10
 8004e9c:	4619      	mov	r1, r3
 8004e9e:	f7ff fdbe 	bl	8004a1e <my_strcpy>
            if ( (ret = return_true_or_false_from_str(temp_str)) == -1)
 8004ea2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004ea6:	3b24      	subs	r3, #36	; 0x24
 8004ea8:	4618      	mov	r0, r3
 8004eaa:	f7ff fdfb 	bl	8004aa4 <return_true_or_false_from_str>
 8004eae:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8004eb2:	f103 0320 	add.w	r3, r3, #32
 8004eb6:	6018      	str	r0, [r3, #0]
 8004eb8:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8004ebc:	f103 0320 	add.w	r3, r3, #32
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ec6:	d113      	bne.n	8004ef0 <barcode_parse_json+0x3fc>
            {
                printf("string is not true or false\r\n");
 8004ec8:	4803      	ldr	r0, [pc, #12]	; (8004ed8 <barcode_parse_json+0x3e4>)
 8004eca:	f002 fdbf 	bl	8007a4c <puts>
 8004ece:	e01c      	b.n	8004f0a <barcode_parse_json+0x416>
 8004ed0:	08008da8 	.word	0x08008da8
 8004ed4:	08008dc4 	.word	0x08008dc4
 8004ed8:	08008dc8 	.word	0x08008dc8
 8004edc:	08008de8 	.word	0x08008de8
 8004ee0:	08008df0 	.word	0x08008df0
 8004ee4:	08008df8 	.word	0x08008df8
 8004ee8:	08008dfc 	.word	0x08008dfc
 8004eec:	08008e08 	.word	0x08008e08
            }
            else
            {
            	new_msg -> isCheckingIn = ret;
 8004ef0:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8004ef4:	f103 0320 	add.w	r3, r3, #32
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	b2da      	uxtb	r2, r3
 8004efc:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8004f00:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
            }
            i++;
 8004f0a:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8004f0e:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	3301      	adds	r3, #1
 8004f16:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8004f1a:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8004f1e:	6013      	str	r3, [r2, #0]
    for (i = 0; i < r; i++) {
 8004f20:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8004f24:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	3301      	adds	r3, #1
 8004f2c:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8004f30:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8004f34:	6013      	str	r3, [r2, #0]
 8004f36:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8004f3a:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8004f3e:	681a      	ldr	r2, [r3, #0]
 8004f40:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8004f44:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	429a      	cmp	r2, r3
 8004f4c:	f6ff ae29 	blt.w	8004ba2 <barcode_parse_json+0xae>
    	}
    }

    return new_msg;
 8004f50:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8004f54:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8004f58:	681b      	ldr	r3, [r3, #0]
}
 8004f5a:	4618      	mov	r0, r3
 8004f5c:	f507 4780 	add.w	r7, r7, #16384	; 0x4000
 8004f60:	3734      	adds	r7, #52	; 0x34
 8004f62:	46bd      	mov	sp, r7
 8004f64:	bd90      	pop	{r4, r7, pc}
 8004f66:	bf00      	nop

08004f68 <no_data_parse_json>:

no_data_server_msg* no_data_parse_json(char *json_msg)
{
 8004f68:	b590      	push	{r4, r7, lr}
 8004f6a:	f5ad 4d80 	sub.w	sp, sp, #16384	; 0x4000
 8004f6e:	b08f      	sub	sp, #60	; 0x3c
 8004f70:	af02      	add	r7, sp, #8
 8004f72:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004f76:	3b2c      	subs	r3, #44	; 0x2c
 8004f78:	6018      	str	r0, [r3, #0]
    int ret;
    jsmn_parser p;
    jsmntok_t token[1024]; /* We expect no more than 1024 tokens */
    char temp_str[8];

    no_data_server_msg* new_msg = malloc(sizeof (no_data_server_msg));
 8004f7a:	2001      	movs	r0, #1
 8004f7c:	f002 fc26 	bl	80077cc <malloc>
 8004f80:	4603      	mov	r3, r0
 8004f82:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8004f86:	f102 0228 	add.w	r2, r2, #40	; 0x28
 8004f8a:	6013      	str	r3, [r2, #0]
    if (new_msg == NULL)
 8004f8c:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8004f90:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d101      	bne.n	8004f9e <no_data_parse_json+0x36>
        return NULL;
 8004f9a:	2300      	movs	r3, #0
 8004f9c:	e0ba      	b.n	8005114 <no_data_parse_json+0x1ac>

    jsmn_init(&p);
 8004f9e:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8004fa2:	f103 0314 	add.w	r3, r3, #20
 8004fa6:	4618      	mov	r0, r3
 8004fa8:	f7ff fcf6 	bl	8004998 <jsmn_init>
    r = jsmn_parse(&p, json_msg, strlen(json_msg), token,
 8004fac:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004fb0:	3b2c      	subs	r3, #44	; 0x2c
 8004fb2:	6818      	ldr	r0, [r3, #0]
 8004fb4:	f7fb f90c 	bl	80001d0 <strlen>
 8004fb8:	4604      	mov	r4, r0
 8004fba:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004fbe:	3b1c      	subs	r3, #28
 8004fc0:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8004fc4:	392c      	subs	r1, #44	; 0x2c
 8004fc6:	f507 4080 	add.w	r0, r7, #16384	; 0x4000
 8004fca:	f100 0014 	add.w	r0, r0, #20
 8004fce:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004fd2:	9200      	str	r2, [sp, #0]
 8004fd4:	4622      	mov	r2, r4
 8004fd6:	6809      	ldr	r1, [r1, #0]
 8004fd8:	f7ff fb40 	bl	800465c <jsmn_parse>
 8004fdc:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8004fe0:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8004fe4:	6018      	str	r0, [r3, #0]
                  sizeof(token) / sizeof(token[0]));
    if (r < 0) {
 8004fe6:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8004fea:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	da09      	bge.n	8005008 <no_data_parse_json+0xa0>
      printf("Failed to parse JSON: %d\r\n", r);
 8004ff4:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8004ff8:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8004ffc:	6819      	ldr	r1, [r3, #0]
 8004ffe:	4848      	ldr	r0, [pc, #288]	; (8005120 <no_data_parse_json+0x1b8>)
 8005000:	f002 fcb0 	bl	8007964 <iprintf>
      return NULL;
 8005004:	2300      	movs	r3, #0
 8005006:	e085      	b.n	8005114 <no_data_parse_json+0x1ac>
	  printf("Object expected\r\n");
	  return NULL;
	}*/

	/* Loop over all keys of the root object */
	for (i = 0; i < r; i++) {
 8005008:	2300      	movs	r3, #0
 800500a:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 800500e:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8005012:	6013      	str	r3, [r2, #0]
 8005014:	e06d      	b.n	80050f2 <no_data_parse_json+0x18a>
    	if (jsoneq(json_msg, &token[i], "ok") == 0) {
 8005016:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800501a:	3b1c      	subs	r3, #28
 800501c:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8005020:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8005024:	6812      	ldr	r2, [r2, #0]
 8005026:	0112      	lsls	r2, r2, #4
 8005028:	1899      	adds	r1, r3, r2
 800502a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800502e:	3b2c      	subs	r3, #44	; 0x2c
 8005030:	4a3c      	ldr	r2, [pc, #240]	; (8005124 <no_data_parse_json+0x1bc>)
 8005032:	6818      	ldr	r0, [r3, #0]
 8005034:	f7ff fcc4 	bl	80049c0 <jsoneq>
 8005038:	4603      	mov	r3, r0
 800503a:	2b00      	cmp	r3, #0
 800503c:	d14e      	bne.n	80050dc <no_data_parse_json+0x174>
			my_strcpy(json_msg + token[i + 1].start, temp_str, 10);
 800503e:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8005042:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	1c5a      	adds	r2, r3, #1
 800504a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800504e:	3b1c      	subs	r3, #28
 8005050:	0112      	lsls	r2, r2, #4
 8005052:	4413      	add	r3, r2
 8005054:	3304      	adds	r3, #4
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	461a      	mov	r2, r3
 800505a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800505e:	3b2c      	subs	r3, #44	; 0x2c
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	1898      	adds	r0, r3, r2
 8005064:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8005068:	3b24      	subs	r3, #36	; 0x24
 800506a:	220a      	movs	r2, #10
 800506c:	4619      	mov	r1, r3
 800506e:	f7ff fcd6 	bl	8004a1e <my_strcpy>
			if ( (ret = return_true_or_false_from_str(temp_str)) == -1)
 8005072:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8005076:	3b24      	subs	r3, #36	; 0x24
 8005078:	4618      	mov	r0, r3
 800507a:	f7ff fd13 	bl	8004aa4 <return_true_or_false_from_str>
 800507e:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8005082:	f103 0320 	add.w	r3, r3, #32
 8005086:	6018      	str	r0, [r3, #0]
 8005088:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 800508c:	f103 0320 	add.w	r3, r3, #32
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005096:	d10a      	bne.n	80050ae <no_data_parse_json+0x146>
			{
				printf("string is not true or false\r\n");
 8005098:	4823      	ldr	r0, [pc, #140]	; (8005128 <no_data_parse_json+0x1c0>)
 800509a:	f002 fcd7 	bl	8007a4c <puts>
				printf("%s\r\n", temp_str);
 800509e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80050a2:	3b24      	subs	r3, #36	; 0x24
 80050a4:	4619      	mov	r1, r3
 80050a6:	4821      	ldr	r0, [pc, #132]	; (800512c <no_data_parse_json+0x1c4>)
 80050a8:	f002 fc5c 	bl	8007964 <iprintf>
 80050ac:	e00b      	b.n	80050c6 <no_data_parse_json+0x15e>
			}
			else
			{
				new_msg -> ok = ret;
 80050ae:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80050b2:	f103 0320 	add.w	r3, r3, #32
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	b2da      	uxtb	r2, r3
 80050ba:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80050be:	f103 0328 	add.w	r3, r3, #40	; 0x28
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	701a      	strb	r2, [r3, #0]
			}
			i++;
 80050c6:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80050ca:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	3301      	adds	r3, #1
 80050d2:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 80050d6:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 80050da:	6013      	str	r3, [r2, #0]
	for (i = 0; i < r; i++) {
 80050dc:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80050e0:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	3301      	adds	r3, #1
 80050e8:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 80050ec:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 80050f0:	6013      	str	r3, [r2, #0]
 80050f2:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80050f6:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 80050fa:	681a      	ldr	r2, [r3, #0]
 80050fc:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8005100:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	429a      	cmp	r2, r3
 8005108:	db85      	blt.n	8005016 <no_data_parse_json+0xae>
    	}
    }

    return new_msg;
 800510a:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 800510e:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8005112:	681b      	ldr	r3, [r3, #0]
}
 8005114:	4618      	mov	r0, r3
 8005116:	f507 4780 	add.w	r7, r7, #16384	; 0x4000
 800511a:	3734      	adds	r7, #52	; 0x34
 800511c:	46bd      	mov	sp, r7
 800511e:	bd90      	pop	{r4, r7, pc}
 8005120:	08008da8 	.word	0x08008da8
 8005124:	08008dc4 	.word	0x08008dc4
 8005128:	08008dc8 	.word	0x08008dc8
 800512c:	08008da0 	.word	0x08008da0

08005130 <status_parse_json>:

status_server_msg* status_parse_json(char *json_msg)
{
 8005130:	b590      	push	{r4, r7, lr}
 8005132:	f5ad 4d80 	sub.w	sp, sp, #16384	; 0x4000
 8005136:	b08f      	sub	sp, #60	; 0x3c
 8005138:	af02      	add	r7, sp, #8
 800513a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800513e:	3b2c      	subs	r3, #44	; 0x2c
 8005140:	6018      	str	r0, [r3, #0]
    int ret;
    jsmn_parser p;
    jsmntok_t token[1024]; /* We expect no more than 1024 tokens */
    char temp_str[8];

    status_server_msg* new_msg = malloc(sizeof (status_server_msg));
 8005142:	2010      	movs	r0, #16
 8005144:	f002 fb42 	bl	80077cc <malloc>
 8005148:	4603      	mov	r3, r0
 800514a:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 800514e:	f102 0228 	add.w	r2, r2, #40	; 0x28
 8005152:	6013      	str	r3, [r2, #0]
    if (new_msg == NULL)
 8005154:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8005158:	f103 0328 	add.w	r3, r3, #40	; 0x28
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	2b00      	cmp	r3, #0
 8005160:	d101      	bne.n	8005166 <status_parse_json+0x36>
        return NULL;
 8005162:	2300      	movs	r3, #0
 8005164:	e16b      	b.n	800543e <status_parse_json+0x30e>

    jsmn_init(&p);
 8005166:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 800516a:	f103 0314 	add.w	r3, r3, #20
 800516e:	4618      	mov	r0, r3
 8005170:	f7ff fc12 	bl	8004998 <jsmn_init>
    r = jsmn_parse(&p, json_msg, strlen(json_msg), token,
 8005174:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8005178:	3b2c      	subs	r3, #44	; 0x2c
 800517a:	6818      	ldr	r0, [r3, #0]
 800517c:	f7fb f828 	bl	80001d0 <strlen>
 8005180:	4604      	mov	r4, r0
 8005182:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8005186:	3b1c      	subs	r3, #28
 8005188:	f107 0130 	add.w	r1, r7, #48	; 0x30
 800518c:	392c      	subs	r1, #44	; 0x2c
 800518e:	f507 4080 	add.w	r0, r7, #16384	; 0x4000
 8005192:	f100 0014 	add.w	r0, r0, #20
 8005196:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800519a:	9200      	str	r2, [sp, #0]
 800519c:	4622      	mov	r2, r4
 800519e:	6809      	ldr	r1, [r1, #0]
 80051a0:	f7ff fa5c 	bl	800465c <jsmn_parse>
 80051a4:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80051a8:	f103 0324 	add.w	r3, r3, #36	; 0x24
 80051ac:	6018      	str	r0, [r3, #0]
                  sizeof(token) / sizeof(token[0]));
    if (r < 0) {
 80051ae:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80051b2:	f103 0324 	add.w	r3, r3, #36	; 0x24
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	da09      	bge.n	80051d0 <status_parse_json+0xa0>
      printf("Failed to parse JSON: %d\r\n", r);
 80051bc:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80051c0:	f103 0324 	add.w	r3, r3, #36	; 0x24
 80051c4:	6819      	ldr	r1, [r3, #0]
 80051c6:	48a1      	ldr	r0, [pc, #644]	; (800544c <status_parse_json+0x31c>)
 80051c8:	f002 fbcc 	bl	8007964 <iprintf>
      return NULL;
 80051cc:	2300      	movs	r3, #0
 80051ce:	e136      	b.n	800543e <status_parse_json+0x30e>
	  printf("Object expected\r\n");
	  return NULL;
	}*/

	/* Loop over all keys of the root object */
	for (i = 0; i < r; i++) {
 80051d0:	2300      	movs	r3, #0
 80051d2:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 80051d6:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 80051da:	6013      	str	r3, [r2, #0]
 80051dc:	e11d      	b.n	800541a <status_parse_json+0x2ea>
    	if (jsoneq(json_msg, &token[i], "ok") == 0) {
 80051de:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80051e2:	3b1c      	subs	r3, #28
 80051e4:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 80051e8:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 80051ec:	6812      	ldr	r2, [r2, #0]
 80051ee:	0112      	lsls	r2, r2, #4
 80051f0:	1899      	adds	r1, r3, r2
 80051f2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80051f6:	3b2c      	subs	r3, #44	; 0x2c
 80051f8:	4a95      	ldr	r2, [pc, #596]	; (8005450 <status_parse_json+0x320>)
 80051fa:	6818      	ldr	r0, [r3, #0]
 80051fc:	f7ff fbe0 	bl	80049c0 <jsoneq>
 8005200:	4603      	mov	r3, r0
 8005202:	2b00      	cmp	r3, #0
 8005204:	d148      	bne.n	8005298 <status_parse_json+0x168>
			my_strcpy(json_msg + token[i + 1].start, temp_str, 10);
 8005206:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 800520a:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	1c5a      	adds	r2, r3, #1
 8005212:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8005216:	3b1c      	subs	r3, #28
 8005218:	0112      	lsls	r2, r2, #4
 800521a:	4413      	add	r3, r2
 800521c:	3304      	adds	r3, #4
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	461a      	mov	r2, r3
 8005222:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8005226:	3b2c      	subs	r3, #44	; 0x2c
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	1898      	adds	r0, r3, r2
 800522c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8005230:	3b24      	subs	r3, #36	; 0x24
 8005232:	220a      	movs	r2, #10
 8005234:	4619      	mov	r1, r3
 8005236:	f7ff fbf2 	bl	8004a1e <my_strcpy>
			if ( (ret = return_true_or_false_from_str(temp_str)) == -1)
 800523a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800523e:	3b24      	subs	r3, #36	; 0x24
 8005240:	4618      	mov	r0, r3
 8005242:	f7ff fc2f 	bl	8004aa4 <return_true_or_false_from_str>
 8005246:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 800524a:	f103 0320 	add.w	r3, r3, #32
 800524e:	6018      	str	r0, [r3, #0]
 8005250:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8005254:	f103 0320 	add.w	r3, r3, #32
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800525e:	d103      	bne.n	8005268 <status_parse_json+0x138>
			{
				printf("string is not true or false\r\n");
 8005260:	487c      	ldr	r0, [pc, #496]	; (8005454 <status_parse_json+0x324>)
 8005262:	f002 fbf3 	bl	8007a4c <puts>
 8005266:	e00b      	b.n	8005280 <status_parse_json+0x150>
			}
			else
			{
				new_msg -> ok = ret;
 8005268:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 800526c:	f103 0320 	add.w	r3, r3, #32
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	b2da      	uxtb	r2, r3
 8005274:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8005278:	f103 0328 	add.w	r3, r3, #40	; 0x28
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	701a      	strb	r2, [r3, #0]
			}
			i++;
 8005280:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8005284:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	3301      	adds	r3, #1
 800528c:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8005290:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8005294:	6013      	str	r3, [r2, #0]
 8005296:	e0b5      	b.n	8005404 <status_parse_json+0x2d4>
    	} else if (jsoneq(json_msg, &token[i], "queueLength") == 0) {
 8005298:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800529c:	3b1c      	subs	r3, #28
 800529e:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 80052a2:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 80052a6:	6812      	ldr	r2, [r2, #0]
 80052a8:	0112      	lsls	r2, r2, #4
 80052aa:	1899      	adds	r1, r3, r2
 80052ac:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80052b0:	3b2c      	subs	r3, #44	; 0x2c
 80052b2:	4a69      	ldr	r2, [pc, #420]	; (8005458 <status_parse_json+0x328>)
 80052b4:	6818      	ldr	r0, [r3, #0]
 80052b6:	f7ff fb83 	bl	80049c0 <jsoneq>
 80052ba:	4603      	mov	r3, r0
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d128      	bne.n	8005312 <status_parse_json+0x1e2>
    		new_msg -> queueLength = atoi(json_msg + token[i+1].start);
 80052c0:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80052c4:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	1c5a      	adds	r2, r3, #1
 80052cc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80052d0:	3b1c      	subs	r3, #28
 80052d2:	0112      	lsls	r2, r2, #4
 80052d4:	4413      	add	r3, r2
 80052d6:	3304      	adds	r3, #4
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	461a      	mov	r2, r3
 80052dc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80052e0:	3b2c      	subs	r3, #44	; 0x2c
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	4413      	add	r3, r2
 80052e6:	4618      	mov	r0, r3
 80052e8:	f002 fa3f 	bl	800776a <atoi>
 80052ec:	4602      	mov	r2, r0
 80052ee:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80052f2:	f103 0328 	add.w	r3, r3, #40	; 0x28
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	605a      	str	r2, [r3, #4]
    	        i++;
 80052fa:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80052fe:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	3301      	adds	r3, #1
 8005306:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 800530a:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 800530e:	6013      	str	r3, [r2, #0]
 8005310:	e078      	b.n	8005404 <status_parse_json+0x2d4>
    	} else if (jsoneq(json_msg, &token[i], "numPeopleInStore") == 0) {
 8005312:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8005316:	3b1c      	subs	r3, #28
 8005318:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 800531c:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8005320:	6812      	ldr	r2, [r2, #0]
 8005322:	0112      	lsls	r2, r2, #4
 8005324:	1899      	adds	r1, r3, r2
 8005326:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800532a:	3b2c      	subs	r3, #44	; 0x2c
 800532c:	4a4b      	ldr	r2, [pc, #300]	; (800545c <status_parse_json+0x32c>)
 800532e:	6818      	ldr	r0, [r3, #0]
 8005330:	f7ff fb46 	bl	80049c0 <jsoneq>
 8005334:	4603      	mov	r3, r0
 8005336:	2b00      	cmp	r3, #0
 8005338:	d128      	bne.n	800538c <status_parse_json+0x25c>
    		new_msg -> numPeopleInStore = atoi(json_msg + token[i+1].start);
 800533a:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 800533e:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	1c5a      	adds	r2, r3, #1
 8005346:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800534a:	3b1c      	subs	r3, #28
 800534c:	0112      	lsls	r2, r2, #4
 800534e:	4413      	add	r3, r2
 8005350:	3304      	adds	r3, #4
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	461a      	mov	r2, r3
 8005356:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800535a:	3b2c      	subs	r3, #44	; 0x2c
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	4413      	add	r3, r2
 8005360:	4618      	mov	r0, r3
 8005362:	f002 fa02 	bl	800776a <atoi>
 8005366:	4602      	mov	r2, r0
 8005368:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 800536c:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	609a      	str	r2, [r3, #8]
    	        i++;
 8005374:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8005378:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	3301      	adds	r3, #1
 8005380:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8005384:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8005388:	6013      	str	r3, [r2, #0]
 800538a:	e03b      	b.n	8005404 <status_parse_json+0x2d4>
    	} else if (jsoneq(json_msg, &token[i], "maxCapacity") == 0) {
 800538c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8005390:	3b1c      	subs	r3, #28
 8005392:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8005396:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 800539a:	6812      	ldr	r2, [r2, #0]
 800539c:	0112      	lsls	r2, r2, #4
 800539e:	1899      	adds	r1, r3, r2
 80053a0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80053a4:	3b2c      	subs	r3, #44	; 0x2c
 80053a6:	4a2e      	ldr	r2, [pc, #184]	; (8005460 <status_parse_json+0x330>)
 80053a8:	6818      	ldr	r0, [r3, #0]
 80053aa:	f7ff fb09 	bl	80049c0 <jsoneq>
 80053ae:	4603      	mov	r3, r0
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d127      	bne.n	8005404 <status_parse_json+0x2d4>
    		new_msg -> maxCapacity = atoi(json_msg + token[i+1].start);
 80053b4:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80053b8:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	1c5a      	adds	r2, r3, #1
 80053c0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80053c4:	3b1c      	subs	r3, #28
 80053c6:	0112      	lsls	r2, r2, #4
 80053c8:	4413      	add	r3, r2
 80053ca:	3304      	adds	r3, #4
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	461a      	mov	r2, r3
 80053d0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80053d4:	3b2c      	subs	r3, #44	; 0x2c
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	4413      	add	r3, r2
 80053da:	4618      	mov	r0, r3
 80053dc:	f002 f9c5 	bl	800776a <atoi>
 80053e0:	4602      	mov	r2, r0
 80053e2:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80053e6:	f103 0328 	add.w	r3, r3, #40	; 0x28
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	60da      	str	r2, [r3, #12]
    	        i++;
 80053ee:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80053f2:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	3301      	adds	r3, #1
 80053fa:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 80053fe:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8005402:	6013      	str	r3, [r2, #0]
	for (i = 0; i < r; i++) {
 8005404:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8005408:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	3301      	adds	r3, #1
 8005410:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8005414:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8005418:	6013      	str	r3, [r2, #0]
 800541a:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 800541e:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8005422:	681a      	ldr	r2, [r3, #0]
 8005424:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8005428:	f103 0324 	add.w	r3, r3, #36	; 0x24
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	429a      	cmp	r2, r3
 8005430:	f6ff aed5 	blt.w	80051de <status_parse_json+0xae>
    	}
    }

    return new_msg;
 8005434:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8005438:	f103 0328 	add.w	r3, r3, #40	; 0x28
 800543c:	681b      	ldr	r3, [r3, #0]
}
 800543e:	4618      	mov	r0, r3
 8005440:	f507 4780 	add.w	r7, r7, #16384	; 0x4000
 8005444:	3734      	adds	r7, #52	; 0x34
 8005446:	46bd      	mov	sp, r7
 8005448:	bd90      	pop	{r4, r7, pc}
 800544a:	bf00      	nop
 800544c:	08008da8 	.word	0x08008da8
 8005450:	08008dc4 	.word	0x08008dc4
 8005454:	08008dc8 	.word	0x08008dc8
 8005458:	08008e18 	.word	0x08008e18
 800545c:	08008e24 	.word	0x08008e24
 8005460:	08008e38 	.word	0x08008e38

08005464 <print_out_barcode_msg>:

void print_out_barcode_msg(barcode_server_msg* msg)
{
 8005464:	b580      	push	{r7, lr}
 8005466:	b082      	sub	sp, #8
 8005468:	af00      	add	r7, sp, #0
 800546a:	6078      	str	r0, [r7, #4]
    printf("ok: %d\r\n", msg->ok);
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	781b      	ldrb	r3, [r3, #0]
 8005470:	4619      	mov	r1, r3
 8005472:	4813      	ldr	r0, [pc, #76]	; (80054c0 <print_out_barcode_msg+0x5c>)
 8005474:	f002 fa76 	bl	8007964 <iprintf>
    printf("customer name: %s\r\n", msg->customer.name);
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	3304      	adds	r3, #4
 800547c:	4619      	mov	r1, r3
 800547e:	4811      	ldr	r0, [pc, #68]	; (80054c4 <print_out_barcode_msg+0x60>)
 8005480:	f002 fa70 	bl	8007964 <iprintf>
    printf("customer email: %s\r\n", msg->customer.email);
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	334a      	adds	r3, #74	; 0x4a
 8005488:	4619      	mov	r1, r3
 800548a:	480f      	ldr	r0, [pc, #60]	; (80054c8 <print_out_barcode_msg+0x64>)
 800548c:	f002 fa6a 	bl	8007964 <iprintf>
    printf("customer id: %s\r\n", msg->customer.id);
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	3390      	adds	r3, #144	; 0x90
 8005494:	4619      	mov	r1, r3
 8005496:	480d      	ldr	r0, [pc, #52]	; (80054cc <print_out_barcode_msg+0x68>)
 8005498:	f002 fa64 	bl	8007964 <iprintf>
    printf("customer numPeople: %d\r\n", msg->customer.numPeople);
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80054a2:	4619      	mov	r1, r3
 80054a4:	480a      	ldr	r0, [pc, #40]	; (80054d0 <print_out_barcode_msg+0x6c>)
 80054a6:	f002 fa5d 	bl	8007964 <iprintf>
    printf("isCheckingIn: %d\r\n", msg->isCheckingIn);
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	f893 309c 	ldrb.w	r3, [r3, #156]	; 0x9c
 80054b0:	4619      	mov	r1, r3
 80054b2:	4808      	ldr	r0, [pc, #32]	; (80054d4 <print_out_barcode_msg+0x70>)
 80054b4:	f002 fa56 	bl	8007964 <iprintf>
}
 80054b8:	bf00      	nop
 80054ba:	3708      	adds	r7, #8
 80054bc:	46bd      	mov	sp, r7
 80054be:	bd80      	pop	{r7, pc}
 80054c0:	08008e44 	.word	0x08008e44
 80054c4:	08008e50 	.word	0x08008e50
 80054c8:	08008e64 	.word	0x08008e64
 80054cc:	08008e7c 	.word	0x08008e7c
 80054d0:	08008e90 	.word	0x08008e90
 80054d4:	08008eac 	.word	0x08008eac

080054d8 <print_out_no_data_msg>:

void print_out_no_data_msg(no_data_server_msg* msg)
{
 80054d8:	b580      	push	{r7, lr}
 80054da:	b082      	sub	sp, #8
 80054dc:	af00      	add	r7, sp, #0
 80054de:	6078      	str	r0, [r7, #4]
    printf("ok: %d\r\n", msg->ok);
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	781b      	ldrb	r3, [r3, #0]
 80054e4:	4619      	mov	r1, r3
 80054e6:	4803      	ldr	r0, [pc, #12]	; (80054f4 <print_out_no_data_msg+0x1c>)
 80054e8:	f002 fa3c 	bl	8007964 <iprintf>
}
 80054ec:	bf00      	nop
 80054ee:	3708      	adds	r7, #8
 80054f0:	46bd      	mov	sp, r7
 80054f2:	bd80      	pop	{r7, pc}
 80054f4:	08008e44 	.word	0x08008e44

080054f8 <print_out_status_msg>:

void print_out_status_msg(status_server_msg* msg)
{
 80054f8:	b580      	push	{r7, lr}
 80054fa:	b082      	sub	sp, #8
 80054fc:	af00      	add	r7, sp, #0
 80054fe:	6078      	str	r0, [r7, #4]
	printf("ok: %d\r\n", msg->ok);
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	781b      	ldrb	r3, [r3, #0]
 8005504:	4619      	mov	r1, r3
 8005506:	480c      	ldr	r0, [pc, #48]	; (8005538 <print_out_status_msg+0x40>)
 8005508:	f002 fa2c 	bl	8007964 <iprintf>
	printf("queueLength: %d\r\n", msg->queueLength);
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	685b      	ldr	r3, [r3, #4]
 8005510:	4619      	mov	r1, r3
 8005512:	480a      	ldr	r0, [pc, #40]	; (800553c <print_out_status_msg+0x44>)
 8005514:	f002 fa26 	bl	8007964 <iprintf>
	printf("numPeopleInStore: %d\r\n", msg->numPeopleInStore);
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	689b      	ldr	r3, [r3, #8]
 800551c:	4619      	mov	r1, r3
 800551e:	4808      	ldr	r0, [pc, #32]	; (8005540 <print_out_status_msg+0x48>)
 8005520:	f002 fa20 	bl	8007964 <iprintf>
	printf("maxCapacity: %d\r\n", msg->maxCapacity);
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	68db      	ldr	r3, [r3, #12]
 8005528:	4619      	mov	r1, r3
 800552a:	4806      	ldr	r0, [pc, #24]	; (8005544 <print_out_status_msg+0x4c>)
 800552c:	f002 fa1a 	bl	8007964 <iprintf>
}
 8005530:	bf00      	nop
 8005532:	3708      	adds	r7, #8
 8005534:	46bd      	mov	sp, r7
 8005536:	bd80      	pop	{r7, pc}
 8005538:	08008e44 	.word	0x08008e44
 800553c:	08008ec0 	.word	0x08008ec0
 8005540:	08008ed4 	.word	0x08008ed4
 8005544:	08008eec 	.word	0x08008eec

08005548 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8005548:	b580      	push	{r7, lr}
 800554a:	b086      	sub	sp, #24
 800554c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800554e:	f7fb f817 	bl	8000580 <HAL_Init>

  /* USER CODE BEGIN Init */
  BSP_LCD_GLASS_Init();
 8005552:	f000 fb93 	bl	8005c7c <BSP_LCD_GLASS_Init>

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8005556:	f000 f869 	bl	800562c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800555a:	f000 f9cd 	bl	80058f8 <MX_GPIO_Init>
  MX_DMA_Init();
 800555e:	f000 f9ad 	bl	80058bc <MX_DMA_Init>
  MX_LCD_Init();
 8005562:	f000 f913 	bl	800578c <MX_LCD_Init>
  MX_USART2_UART_Init();
 8005566:	f000 f979 	bl	800585c <MX_USART2_UART_Init>
  MX_UART4_Init();
 800556a:	f000 f947 	bl	80057fc <MX_UART4_Init>
  MX_I2C1_Init();
 800556e:	f000 f8cf 	bl	8005710 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  RetargetInit(&huart2);
 8005572:	4821      	ldr	r0, [pc, #132]	; (80055f8 <main+0xb0>)
 8005574:	f000 fabc 	bl	8005af0 <RetargetInit>
  printf("\r\nStarting\r\n");
 8005578:	4820      	ldr	r0, [pc, #128]	; (80055fc <main+0xb4>)
 800557a:	f002 fa67 	bl	8007a4c <puts>
  //qr_scanner_init(&huart1); // note - THIS SHOULD BE CALLED BEFORE esp8266_init() if using QR scanning for wifi
  esp8266_init(&huart4, 0, 1);
 800557e:	2201      	movs	r2, #1
 8005580:	2100      	movs	r1, #0
 8005582:	481f      	ldr	r0, [pc, #124]	; (8005600 <main+0xb8>)
 8005584:	f001 fbc8 	bl	8006d18 <esp8266_init>
  //HAL_UART_Receive_IT(qr_huart, qr_buf, QR_SIZE); // note - CALL THIS HERE so that esp8266_init() can use QR scanning for WiFi if needed
  qr_scan_pending = 0;
 8005588:	4b1e      	ldr	r3, [pc, #120]	; (8005604 <main+0xbc>)
 800558a:	2200      	movs	r2, #0
 800558c:	601a      	str	r2, [r3, #0]
  //initialize_motion_sensor(&hi2c1);
  right = 0;
 800558e:	4b1e      	ldr	r3, [pc, #120]	; (8005608 <main+0xc0>)
 8005590:	2200      	movs	r2, #0
 8005592:	601a      	str	r2, [r3, #0]
  left = 0;
 8005594:	4b1d      	ldr	r3, [pc, #116]	; (800560c <main+0xc4>)
 8005596:	2200      	movs	r2, #0
 8005598:	601a      	str	r2, [r3, #0]
  stopped = 0;
 800559a:	4b1d      	ldr	r3, [pc, #116]	; (8005610 <main+0xc8>)
 800559c:	2200      	movs	r2, #0
 800559e:	601a      	str	r2, [r3, #0]
  //printf("MOTION INIT DONE\r\n");
  char code[9] = "7b037964";
 80055a0:	4a1c      	ldr	r2, [pc, #112]	; (8005614 <main+0xcc>)
 80055a2:	1d3b      	adds	r3, r7, #4
 80055a4:	ca07      	ldmia	r2, {r0, r1, r2}
 80055a6:	c303      	stmia	r3!, {r0, r1}
 80055a8:	701a      	strb	r2, [r3, #0]
  int state = 0;
 80055aa:	2300      	movs	r3, #0
 80055ac:	617b      	str	r3, [r7, #20]
  int timeout = 0;
 80055ae:	2300      	movs	r3, #0
 80055b0:	613b      	str	r3, [r7, #16]
  //printf("QR INIT DONE\r\n");
  /* USER CODE END 2 */
  get_status();
 80055b2:	f002 f89b 	bl	80076ec <get_status>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
  {
	if (qr_scan_pending == 1) {
 80055b6:	4b13      	ldr	r3, [pc, #76]	; (8005604 <main+0xbc>)
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	2b01      	cmp	r3, #1
 80055bc:	d104      	bne.n	80055c8 <main+0x80>
		printf("BEGIN SEND SCAN\r\n");
 80055be:	4816      	ldr	r0, [pc, #88]	; (8005618 <main+0xd0>)
 80055c0:	f002 fa44 	bl	8007a4c <puts>
		qr_scan_received();
 80055c4:	f000 fa14 	bl	80059f0 <qr_scan_received>
	      right = 0;
	      left = 0;
	    }
	}*/

	if (message_pending_handling == 1) {
 80055c8:	4b14      	ldr	r3, [pc, #80]	; (800561c <main+0xd4>)
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	2b01      	cmp	r3, #1
 80055ce:	d101      	bne.n	80055d4 <main+0x8c>
		handle_message_response();
 80055d0:	f001 ff7c 	bl	80074cc <handle_message_response>
	}
	if (message_queue_head != NULL) {
 80055d4:	4b12      	ldr	r3, [pc, #72]	; (8005620 <main+0xd8>)
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d0ec      	beq.n	80055b6 <main+0x6e>
		if (ready_for_next_message == 1) {
 80055dc:	4b11      	ldr	r3, [pc, #68]	; (8005624 <main+0xdc>)
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	2b01      	cmp	r3, #1
 80055e2:	d102      	bne.n	80055ea <main+0xa2>
			get_ok_to_send();
 80055e4:	f001 fe24 	bl	8007230 <get_ok_to_send>
 80055e8:	e7e5      	b.n	80055b6 <main+0x6e>
		} else if (good_for_send == 1) {
 80055ea:	4b0f      	ldr	r3, [pc, #60]	; (8005628 <main+0xe0>)
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	2b01      	cmp	r3, #1
 80055f0:	d1e1      	bne.n	80055b6 <main+0x6e>
			send_message();
 80055f2:	f001 febd 	bl	8007370 <send_message>
	if (qr_scan_pending == 1) {
 80055f6:	e7de      	b.n	80055b6 <main+0x6e>
 80055f8:	20000368 	.word	0x20000368
 80055fc:	08008f00 	.word	0x08008f00
 8005600:	200002e8 	.word	0x200002e8
 8005604:	200003e8 	.word	0x200003e8
 8005608:	200002a0 	.word	0x200002a0
 800560c:	200002a4 	.word	0x200002a4
 8005610:	20000208 	.word	0x20000208
 8005614:	08008f20 	.word	0x08008f20
 8005618:	08008f0c 	.word	0x08008f0c
 800561c:	20000450 	.word	0x20000450
 8005620:	200002a8 	.word	0x200002a8
 8005624:	20000c30 	.word	0x20000c30
 8005628:	20000c2c 	.word	0x20000c2c

0800562c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800562c:	b580      	push	{r7, lr}
 800562e:	b0b8      	sub	sp, #224	; 0xe0
 8005630:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8005632:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8005636:	2244      	movs	r2, #68	; 0x44
 8005638:	2100      	movs	r1, #0
 800563a:	4618      	mov	r0, r3
 800563c:	f002 f8e1 	bl	8007802 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8005640:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8005644:	2200      	movs	r2, #0
 8005646:	601a      	str	r2, [r3, #0]
 8005648:	605a      	str	r2, [r3, #4]
 800564a:	609a      	str	r2, [r3, #8]
 800564c:	60da      	str	r2, [r3, #12]
 800564e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005650:	463b      	mov	r3, r7
 8005652:	2288      	movs	r2, #136	; 0x88
 8005654:	2100      	movs	r1, #0
 8005656:	4618      	mov	r0, r3
 8005658:	f002 f8d3 	bl	8007802 <memset>

  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_MSI;
 800565c:	2318      	movs	r3, #24
 800565e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8005662:	2301      	movs	r3, #1
 8005664:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8005668:	2301      	movs	r3, #1
 800566a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800566e:	2300      	movs	r3, #0
 8005670:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8005674:	2360      	movs	r3, #96	; 0x60
 8005676:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800567a:	2300      	movs	r3, #0
 800567c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005680:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8005684:	4618      	mov	r0, r3
 8005686:	f7fc f8b7 	bl	80017f8 <HAL_RCC_OscConfig>
 800568a:	4603      	mov	r3, r0
 800568c:	2b00      	cmp	r3, #0
 800568e:	d001      	beq.n	8005694 <SystemClock_Config+0x68>
  {
    Error_Handler();
 8005690:	f000 f9a6 	bl	80059e0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8005694:	230f      	movs	r3, #15
 8005696:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 800569a:	2300      	movs	r3, #0
 800569c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80056a0:	2300      	movs	r3, #0
 80056a2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80056a6:	2300      	movs	r3, #0
 80056a8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80056ac:	2300      	movs	r3, #0
 80056ae:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80056b2:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80056b6:	2100      	movs	r1, #0
 80056b8:	4618      	mov	r0, r3
 80056ba:	f7fc fc4d 	bl	8001f58 <HAL_RCC_ClockConfig>
 80056be:	4603      	mov	r3, r0
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d001      	beq.n	80056c8 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80056c4:	f000 f98c 	bl	80059e0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_USART2
 80056c8:	4b10      	ldr	r3, [pc, #64]	; (800570c <SystemClock_Config+0xe0>)
 80056ca:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_UART4|RCC_PERIPHCLK_I2C1;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80056cc:	2300      	movs	r3, #0
 80056ce:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 80056d0:	2300      	movs	r3, #0
 80056d2:	647b      	str	r3, [r7, #68]	; 0x44
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80056d4:	2300      	movs	r3, #0
 80056d6:	653b      	str	r3, [r7, #80]	; 0x50
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80056d8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80056dc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80056e0:	463b      	mov	r3, r7
 80056e2:	4618      	mov	r0, r3
 80056e4:	f7fc fe3c 	bl	8002360 <HAL_RCCEx_PeriphCLKConfig>
 80056e8:	4603      	mov	r3, r0
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d001      	beq.n	80056f2 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80056ee:	f000 f977 	bl	80059e0 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80056f2:	f44f 7000 	mov.w	r0, #512	; 0x200
 80056f6:	f7fc f829 	bl	800174c <HAL_PWREx_ControlVoltageScaling>
 80056fa:	4603      	mov	r3, r0
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d001      	beq.n	8005704 <SystemClock_Config+0xd8>
  {
    Error_Handler();
 8005700:	f000 f96e 	bl	80059e0 <Error_Handler>
  }
}
 8005704:	bf00      	nop
 8005706:	37e0      	adds	r7, #224	; 0xe0
 8005708:	46bd      	mov	sp, r7
 800570a:	bd80      	pop	{r7, pc}
 800570c:	0002004a 	.word	0x0002004a

08005710 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8005710:	b580      	push	{r7, lr}
 8005712:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8005714:	4b1b      	ldr	r3, [pc, #108]	; (8005784 <MX_I2C1_Init+0x74>)
 8005716:	4a1c      	ldr	r2, [pc, #112]	; (8005788 <MX_I2C1_Init+0x78>)
 8005718:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00000E14;
 800571a:	4b1a      	ldr	r3, [pc, #104]	; (8005784 <MX_I2C1_Init+0x74>)
 800571c:	f640 6214 	movw	r2, #3604	; 0xe14
 8005720:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8005722:	4b18      	ldr	r3, [pc, #96]	; (8005784 <MX_I2C1_Init+0x74>)
 8005724:	2200      	movs	r2, #0
 8005726:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8005728:	4b16      	ldr	r3, [pc, #88]	; (8005784 <MX_I2C1_Init+0x74>)
 800572a:	2201      	movs	r2, #1
 800572c:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800572e:	4b15      	ldr	r3, [pc, #84]	; (8005784 <MX_I2C1_Init+0x74>)
 8005730:	2200      	movs	r2, #0
 8005732:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8005734:	4b13      	ldr	r3, [pc, #76]	; (8005784 <MX_I2C1_Init+0x74>)
 8005736:	2200      	movs	r2, #0
 8005738:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800573a:	4b12      	ldr	r3, [pc, #72]	; (8005784 <MX_I2C1_Init+0x74>)
 800573c:	2200      	movs	r2, #0
 800573e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8005740:	4b10      	ldr	r3, [pc, #64]	; (8005784 <MX_I2C1_Init+0x74>)
 8005742:	2200      	movs	r2, #0
 8005744:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8005746:	4b0f      	ldr	r3, [pc, #60]	; (8005784 <MX_I2C1_Init+0x74>)
 8005748:	2200      	movs	r2, #0
 800574a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800574c:	480d      	ldr	r0, [pc, #52]	; (8005784 <MX_I2C1_Init+0x74>)
 800574e:	f7fb fcfd 	bl	800114c <HAL_I2C_Init>
 8005752:	4603      	mov	r3, r0
 8005754:	2b00      	cmp	r3, #0
 8005756:	d001      	beq.n	800575c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8005758:	f000 f942 	bl	80059e0 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800575c:	2100      	movs	r1, #0
 800575e:	4809      	ldr	r0, [pc, #36]	; (8005784 <MX_I2C1_Init+0x74>)
 8005760:	f7fb fd83 	bl	800126a <HAL_I2CEx_ConfigAnalogFilter>
 8005764:	4603      	mov	r3, r0
 8005766:	2b00      	cmp	r3, #0
 8005768:	d001      	beq.n	800576e <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 800576a:	f000 f939 	bl	80059e0 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800576e:	2100      	movs	r1, #0
 8005770:	4804      	ldr	r0, [pc, #16]	; (8005784 <MX_I2C1_Init+0x74>)
 8005772:	f7fb fdc5 	bl	8001300 <HAL_I2CEx_ConfigDigitalFilter>
 8005776:	4603      	mov	r3, r0
 8005778:	2b00      	cmp	r3, #0
 800577a:	d001      	beq.n	8005780 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 800577c:	f000 f930 	bl	80059e0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8005780:	bf00      	nop
 8005782:	bd80      	pop	{r7, pc}
 8005784:	20000254 	.word	0x20000254
 8005788:	40005400 	.word	0x40005400

0800578c <MX_LCD_Init>:
  * @brief LCD Initialization Function
  * @param None
  * @retval None
  */
static void MX_LCD_Init(void)
{
 800578c:	b580      	push	{r7, lr}
 800578e:	af00      	add	r7, sp, #0
  /* USER CODE END LCD_Init 0 */

  /* USER CODE BEGIN LCD_Init 1 */

  /* USER CODE END LCD_Init 1 */
  hlcd.Instance = LCD;
 8005790:	4b18      	ldr	r3, [pc, #96]	; (80057f4 <MX_LCD_Init+0x68>)
 8005792:	4a19      	ldr	r2, [pc, #100]	; (80057f8 <MX_LCD_Init+0x6c>)
 8005794:	601a      	str	r2, [r3, #0]
  hlcd.Init.Prescaler = LCD_PRESCALER_1;
 8005796:	4b17      	ldr	r3, [pc, #92]	; (80057f4 <MX_LCD_Init+0x68>)
 8005798:	2200      	movs	r2, #0
 800579a:	605a      	str	r2, [r3, #4]
  hlcd.Init.Divider = LCD_DIVIDER_16;
 800579c:	4b15      	ldr	r3, [pc, #84]	; (80057f4 <MX_LCD_Init+0x68>)
 800579e:	2200      	movs	r2, #0
 80057a0:	609a      	str	r2, [r3, #8]
  hlcd.Init.Duty = LCD_DUTY_1_2;
 80057a2:	4b14      	ldr	r3, [pc, #80]	; (80057f4 <MX_LCD_Init+0x68>)
 80057a4:	2204      	movs	r2, #4
 80057a6:	60da      	str	r2, [r3, #12]
  hlcd.Init.Bias = LCD_BIAS_1_4;
 80057a8:	4b12      	ldr	r3, [pc, #72]	; (80057f4 <MX_LCD_Init+0x68>)
 80057aa:	2200      	movs	r2, #0
 80057ac:	611a      	str	r2, [r3, #16]
  hlcd.Init.VoltageSource = LCD_VOLTAGESOURCE_INTERNAL;
 80057ae:	4b11      	ldr	r3, [pc, #68]	; (80057f4 <MX_LCD_Init+0x68>)
 80057b0:	2200      	movs	r2, #0
 80057b2:	615a      	str	r2, [r3, #20]
  hlcd.Init.Contrast = LCD_CONTRASTLEVEL_0;
 80057b4:	4b0f      	ldr	r3, [pc, #60]	; (80057f4 <MX_LCD_Init+0x68>)
 80057b6:	2200      	movs	r2, #0
 80057b8:	619a      	str	r2, [r3, #24]
  hlcd.Init.DeadTime = LCD_DEADTIME_0;
 80057ba:	4b0e      	ldr	r3, [pc, #56]	; (80057f4 <MX_LCD_Init+0x68>)
 80057bc:	2200      	movs	r2, #0
 80057be:	61da      	str	r2, [r3, #28]
  hlcd.Init.PulseOnDuration = LCD_PULSEONDURATION_0;
 80057c0:	4b0c      	ldr	r3, [pc, #48]	; (80057f4 <MX_LCD_Init+0x68>)
 80057c2:	2200      	movs	r2, #0
 80057c4:	621a      	str	r2, [r3, #32]
  hlcd.Init.MuxSegment = LCD_MUXSEGMENT_DISABLE;
 80057c6:	4b0b      	ldr	r3, [pc, #44]	; (80057f4 <MX_LCD_Init+0x68>)
 80057c8:	2200      	movs	r2, #0
 80057ca:	631a      	str	r2, [r3, #48]	; 0x30
  hlcd.Init.BlinkMode = LCD_BLINKMODE_OFF;
 80057cc:	4b09      	ldr	r3, [pc, #36]	; (80057f4 <MX_LCD_Init+0x68>)
 80057ce:	2200      	movs	r2, #0
 80057d0:	629a      	str	r2, [r3, #40]	; 0x28
  hlcd.Init.BlinkFrequency = LCD_BLINKFREQUENCY_DIV8;
 80057d2:	4b08      	ldr	r3, [pc, #32]	; (80057f4 <MX_LCD_Init+0x68>)
 80057d4:	2200      	movs	r2, #0
 80057d6:	62da      	str	r2, [r3, #44]	; 0x2c
  hlcd.Init.HighDrive = LCD_HIGHDRIVE_DISABLE;
 80057d8:	4b06      	ldr	r3, [pc, #24]	; (80057f4 <MX_LCD_Init+0x68>)
 80057da:	2200      	movs	r2, #0
 80057dc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_LCD_Init(&hlcd) != HAL_OK)
 80057de:	4805      	ldr	r0, [pc, #20]	; (80057f4 <MX_LCD_Init+0x68>)
 80057e0:	f7fb fdda 	bl	8001398 <HAL_LCD_Init>
 80057e4:	4603      	mov	r3, r0
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d001      	beq.n	80057ee <MX_LCD_Init+0x62>
  {
    Error_Handler();
 80057ea:	f000 f8f9 	bl	80059e0 <Error_Handler>
  }
  /* USER CODE BEGIN LCD_Init 2 */

  /* USER CODE END LCD_Init 2 */

}
 80057ee:	bf00      	nop
 80057f0:	bd80      	pop	{r7, pc}
 80057f2:	bf00      	nop
 80057f4:	200002ac 	.word	0x200002ac
 80057f8:	40002400 	.word	0x40002400

080057fc <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 80057fc:	b580      	push	{r7, lr}
 80057fe:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8005800:	4b14      	ldr	r3, [pc, #80]	; (8005854 <MX_UART4_Init+0x58>)
 8005802:	4a15      	ldr	r2, [pc, #84]	; (8005858 <MX_UART4_Init+0x5c>)
 8005804:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8005806:	4b13      	ldr	r3, [pc, #76]	; (8005854 <MX_UART4_Init+0x58>)
 8005808:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800580c:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800580e:	4b11      	ldr	r3, [pc, #68]	; (8005854 <MX_UART4_Init+0x58>)
 8005810:	2200      	movs	r2, #0
 8005812:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8005814:	4b0f      	ldr	r3, [pc, #60]	; (8005854 <MX_UART4_Init+0x58>)
 8005816:	2200      	movs	r2, #0
 8005818:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800581a:	4b0e      	ldr	r3, [pc, #56]	; (8005854 <MX_UART4_Init+0x58>)
 800581c:	2200      	movs	r2, #0
 800581e:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8005820:	4b0c      	ldr	r3, [pc, #48]	; (8005854 <MX_UART4_Init+0x58>)
 8005822:	220c      	movs	r2, #12
 8005824:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005826:	4b0b      	ldr	r3, [pc, #44]	; (8005854 <MX_UART4_Init+0x58>)
 8005828:	2200      	movs	r2, #0
 800582a:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 800582c:	4b09      	ldr	r3, [pc, #36]	; (8005854 <MX_UART4_Init+0x58>)
 800582e:	2200      	movs	r2, #0
 8005830:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005832:	4b08      	ldr	r3, [pc, #32]	; (8005854 <MX_UART4_Init+0x58>)
 8005834:	2200      	movs	r2, #0
 8005836:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005838:	4b06      	ldr	r3, [pc, #24]	; (8005854 <MX_UART4_Init+0x58>)
 800583a:	2200      	movs	r2, #0
 800583c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800583e:	4805      	ldr	r0, [pc, #20]	; (8005854 <MX_UART4_Init+0x58>)
 8005840:	f7fd fa3e 	bl	8002cc0 <HAL_UART_Init>
 8005844:	4603      	mov	r3, r0
 8005846:	2b00      	cmp	r3, #0
 8005848:	d001      	beq.n	800584e <MX_UART4_Init+0x52>
  {
    Error_Handler();
 800584a:	f000 f8c9 	bl	80059e0 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 800584e:	bf00      	nop
 8005850:	bd80      	pop	{r7, pc}
 8005852:	bf00      	nop
 8005854:	200002e8 	.word	0x200002e8
 8005858:	40004c00 	.word	0x40004c00

0800585c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800585c:	b580      	push	{r7, lr}
 800585e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8005860:	4b14      	ldr	r3, [pc, #80]	; (80058b4 <MX_USART2_UART_Init+0x58>)
 8005862:	4a15      	ldr	r2, [pc, #84]	; (80058b8 <MX_USART2_UART_Init+0x5c>)
 8005864:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8005866:	4b13      	ldr	r3, [pc, #76]	; (80058b4 <MX_USART2_UART_Init+0x58>)
 8005868:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800586c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800586e:	4b11      	ldr	r3, [pc, #68]	; (80058b4 <MX_USART2_UART_Init+0x58>)
 8005870:	2200      	movs	r2, #0
 8005872:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8005874:	4b0f      	ldr	r3, [pc, #60]	; (80058b4 <MX_USART2_UART_Init+0x58>)
 8005876:	2200      	movs	r2, #0
 8005878:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800587a:	4b0e      	ldr	r3, [pc, #56]	; (80058b4 <MX_USART2_UART_Init+0x58>)
 800587c:	2200      	movs	r2, #0
 800587e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005880:	4b0c      	ldr	r3, [pc, #48]	; (80058b4 <MX_USART2_UART_Init+0x58>)
 8005882:	220c      	movs	r2, #12
 8005884:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005886:	4b0b      	ldr	r3, [pc, #44]	; (80058b4 <MX_USART2_UART_Init+0x58>)
 8005888:	2200      	movs	r2, #0
 800588a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800588c:	4b09      	ldr	r3, [pc, #36]	; (80058b4 <MX_USART2_UART_Init+0x58>)
 800588e:	2200      	movs	r2, #0
 8005890:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005892:	4b08      	ldr	r3, [pc, #32]	; (80058b4 <MX_USART2_UART_Init+0x58>)
 8005894:	2200      	movs	r2, #0
 8005896:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005898:	4b06      	ldr	r3, [pc, #24]	; (80058b4 <MX_USART2_UART_Init+0x58>)
 800589a:	2200      	movs	r2, #0
 800589c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800589e:	4805      	ldr	r0, [pc, #20]	; (80058b4 <MX_USART2_UART_Init+0x58>)
 80058a0:	f7fd fa0e 	bl	8002cc0 <HAL_UART_Init>
 80058a4:	4603      	mov	r3, r0
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d001      	beq.n	80058ae <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80058aa:	f000 f899 	bl	80059e0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80058ae:	bf00      	nop
 80058b0:	bd80      	pop	{r7, pc}
 80058b2:	bf00      	nop
 80058b4:	20000368 	.word	0x20000368
 80058b8:	40004400 	.word	0x40004400

080058bc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80058bc:	b580      	push	{r7, lr}
 80058be:	b082      	sub	sp, #8
 80058c0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80058c2:	4b0c      	ldr	r3, [pc, #48]	; (80058f4 <MX_DMA_Init+0x38>)
 80058c4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80058c6:	4a0b      	ldr	r2, [pc, #44]	; (80058f4 <MX_DMA_Init+0x38>)
 80058c8:	f043 0302 	orr.w	r3, r3, #2
 80058cc:	6493      	str	r3, [r2, #72]	; 0x48
 80058ce:	4b09      	ldr	r3, [pc, #36]	; (80058f4 <MX_DMA_Init+0x38>)
 80058d0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80058d2:	f003 0302 	and.w	r3, r3, #2
 80058d6:	607b      	str	r3, [r7, #4]
 80058d8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel5_IRQn, 0, 0);
 80058da:	2200      	movs	r2, #0
 80058dc:	2100      	movs	r1, #0
 80058de:	203c      	movs	r0, #60	; 0x3c
 80058e0:	f7fa ffbb 	bl	800085a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel5_IRQn);
 80058e4:	203c      	movs	r0, #60	; 0x3c
 80058e6:	f7fa ffd4 	bl	8000892 <HAL_NVIC_EnableIRQ>

}
 80058ea:	bf00      	nop
 80058ec:	3708      	adds	r7, #8
 80058ee:	46bd      	mov	sp, r7
 80058f0:	bd80      	pop	{r7, pc}
 80058f2:	bf00      	nop
 80058f4:	40021000 	.word	0x40021000

080058f8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80058f8:	b580      	push	{r7, lr}
 80058fa:	b08a      	sub	sp, #40	; 0x28
 80058fc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80058fe:	f107 0314 	add.w	r3, r7, #20
 8005902:	2200      	movs	r2, #0
 8005904:	601a      	str	r2, [r3, #0]
 8005906:	605a      	str	r2, [r3, #4]
 8005908:	609a      	str	r2, [r3, #8]
 800590a:	60da      	str	r2, [r3, #12]
 800590c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800590e:	4b23      	ldr	r3, [pc, #140]	; (800599c <MX_GPIO_Init+0xa4>)
 8005910:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005912:	4a22      	ldr	r2, [pc, #136]	; (800599c <MX_GPIO_Init+0xa4>)
 8005914:	f043 0304 	orr.w	r3, r3, #4
 8005918:	64d3      	str	r3, [r2, #76]	; 0x4c
 800591a:	4b20      	ldr	r3, [pc, #128]	; (800599c <MX_GPIO_Init+0xa4>)
 800591c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800591e:	f003 0304 	and.w	r3, r3, #4
 8005922:	613b      	str	r3, [r7, #16]
 8005924:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005926:	4b1d      	ldr	r3, [pc, #116]	; (800599c <MX_GPIO_Init+0xa4>)
 8005928:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800592a:	4a1c      	ldr	r2, [pc, #112]	; (800599c <MX_GPIO_Init+0xa4>)
 800592c:	f043 0301 	orr.w	r3, r3, #1
 8005930:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005932:	4b1a      	ldr	r3, [pc, #104]	; (800599c <MX_GPIO_Init+0xa4>)
 8005934:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005936:	f003 0301 	and.w	r3, r3, #1
 800593a:	60fb      	str	r3, [r7, #12]
 800593c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800593e:	4b17      	ldr	r3, [pc, #92]	; (800599c <MX_GPIO_Init+0xa4>)
 8005940:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005942:	4a16      	ldr	r2, [pc, #88]	; (800599c <MX_GPIO_Init+0xa4>)
 8005944:	f043 0302 	orr.w	r3, r3, #2
 8005948:	64d3      	str	r3, [r2, #76]	; 0x4c
 800594a:	4b14      	ldr	r3, [pc, #80]	; (800599c <MX_GPIO_Init+0xa4>)
 800594c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800594e:	f003 0302 	and.w	r3, r3, #2
 8005952:	60bb      	str	r3, [r7, #8]
 8005954:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8005956:	4b11      	ldr	r3, [pc, #68]	; (800599c <MX_GPIO_Init+0xa4>)
 8005958:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800595a:	4a10      	ldr	r2, [pc, #64]	; (800599c <MX_GPIO_Init+0xa4>)
 800595c:	f043 0308 	orr.w	r3, r3, #8
 8005960:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005962:	4b0e      	ldr	r3, [pc, #56]	; (800599c <MX_GPIO_Init+0xa4>)
 8005964:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005966:	f003 0308 	and.w	r3, r3, #8
 800596a:	607b      	str	r3, [r7, #4]
 800596c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 800596e:	2200      	movs	r2, #0
 8005970:	2104      	movs	r1, #4
 8005972:	480b      	ldr	r0, [pc, #44]	; (80059a0 <MX_GPIO_Init+0xa8>)
 8005974:	f7fb fbd2 	bl	800111c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8005978:	2304      	movs	r3, #4
 800597a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800597c:	2301      	movs	r3, #1
 800597e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005980:	2300      	movs	r3, #0
 8005982:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005984:	2300      	movs	r3, #0
 8005986:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005988:	f107 0314 	add.w	r3, r7, #20
 800598c:	4619      	mov	r1, r3
 800598e:	4804      	ldr	r0, [pc, #16]	; (80059a0 <MX_GPIO_Init+0xa8>)
 8005990:	f7fb fa1c 	bl	8000dcc <HAL_GPIO_Init>

}
 8005994:	bf00      	nop
 8005996:	3728      	adds	r7, #40	; 0x28
 8005998:	46bd      	mov	sp, r7
 800599a:	bd80      	pop	{r7, pc}
 800599c:	40021000 	.word	0x40021000
 80059a0:	48000400 	.word	0x48000400

080059a4 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80059a4:	b580      	push	{r7, lr}
 80059a6:	b082      	sub	sp, #8
 80059a8:	af00      	add	r7, sp, #0
 80059aa:	6078      	str	r0, [r7, #4]
	printf("RX CPLT CALLBACK\r\n");
 80059ac:	4808      	ldr	r0, [pc, #32]	; (80059d0 <HAL_UART_RxCpltCallback+0x2c>)
 80059ae:	f002 f84d 	bl	8007a4c <puts>
	if (huart == qr_huart) {
 80059b2:	4b08      	ldr	r3, [pc, #32]	; (80059d4 <HAL_UART_RxCpltCallback+0x30>)
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	687a      	ldr	r2, [r7, #4]
 80059b8:	429a      	cmp	r2, r3
 80059ba:	d105      	bne.n	80059c8 <HAL_UART_RxCpltCallback+0x24>
		printf("QR INT\r\n");
 80059bc:	4806      	ldr	r0, [pc, #24]	; (80059d8 <HAL_UART_RxCpltCallback+0x34>)
 80059be:	f002 f845 	bl	8007a4c <puts>
		qr_scan_pending = 1;
 80059c2:	4b06      	ldr	r3, [pc, #24]	; (80059dc <HAL_UART_RxCpltCallback+0x38>)
 80059c4:	2201      	movs	r2, #1
 80059c6:	601a      	str	r2, [r3, #0]
	}
}
 80059c8:	bf00      	nop
 80059ca:	3708      	adds	r7, #8
 80059cc:	46bd      	mov	sp, r7
 80059ce:	bd80      	pop	{r7, pc}
 80059d0:	08008f2c 	.word	0x08008f2c
 80059d4:	200003ec 	.word	0x200003ec
 80059d8:	08008f40 	.word	0x08008f40
 80059dc:	200003e8 	.word	0x200003e8

080059e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80059e0:	b480      	push	{r7}
 80059e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80059e4:	bf00      	nop
 80059e6:	46bd      	mov	sp, r7
 80059e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ec:	4770      	bx	lr
	...

080059f0 <qr_scan_received>:
	qr_huart = huart;
	qr_scan_pending = 0;
}

// set a flag to call this in RxComplete callback. DO NOT CALL IT FROM THE CALLBACK.
void qr_scan_received(void) {
 80059f0:	b580      	push	{r7, lr}
 80059f2:	b084      	sub	sp, #16
 80059f4:	af00      	add	r7, sp, #0
	// copy the qr code to a new array to prevent it from being overwritten by a new scan
	printf("Got QR scan: %s\r\n", qr_buf);
 80059f6:	491c      	ldr	r1, [pc, #112]	; (8005a68 <qr_scan_received+0x78>)
 80059f8:	481c      	ldr	r0, [pc, #112]	; (8005a6c <qr_scan_received+0x7c>)
 80059fa:	f001 ffb3 	bl	8007964 <iprintf>
	int i;
	for (i=0; i<8; ++i) {
 80059fe:	2300      	movs	r3, #0
 8005a00:	60fb      	str	r3, [r7, #12]
 8005a02:	e00a      	b.n	8005a1a <qr_scan_received+0x2a>
		printf("%d ", qr_buf[i]);
 8005a04:	4a18      	ldr	r2, [pc, #96]	; (8005a68 <qr_scan_received+0x78>)
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	4413      	add	r3, r2
 8005a0a:	781b      	ldrb	r3, [r3, #0]
 8005a0c:	4619      	mov	r1, r3
 8005a0e:	4818      	ldr	r0, [pc, #96]	; (8005a70 <qr_scan_received+0x80>)
 8005a10:	f001 ffa8 	bl	8007964 <iprintf>
	for (i=0; i<8; ++i) {
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	3301      	adds	r3, #1
 8005a18:	60fb      	str	r3, [r7, #12]
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	2b07      	cmp	r3, #7
 8005a1e:	ddf1      	ble.n	8005a04 <qr_scan_received+0x14>
	}
	printf("\r\n");
 8005a20:	4814      	ldr	r0, [pc, #80]	; (8005a74 <qr_scan_received+0x84>)
 8005a22:	f002 f813 	bl	8007a4c <puts>
	char qr_to_send[QR_SIZE];
	memcpy(qr_to_send, qr_buf, QR_SIZE);
 8005a26:	4a10      	ldr	r2, [pc, #64]	; (8005a68 <qr_scan_received+0x78>)
 8005a28:	463b      	mov	r3, r7
 8005a2a:	6810      	ldr	r0, [r2, #0]
 8005a2c:	6851      	ldr	r1, [r2, #4]
 8005a2e:	c303      	stmia	r3!, {r0, r1}
 8005a30:	7a12      	ldrb	r2, [r2, #8]
 8005a32:	701a      	strb	r2, [r3, #0]
	qr_scan_pending = 0;
 8005a34:	4b10      	ldr	r3, [pc, #64]	; (8005a78 <qr_scan_received+0x88>)
 8005a36:	2200      	movs	r2, #0
 8005a38:	601a      	str	r2, [r3, #0]
	send_qr_scan(qr_to_send);
 8005a3a:	463b      	mov	r3, r7
 8005a3c:	4618      	mov	r0, r3
 8005a3e:	f000 f821 	bl	8005a84 <send_qr_scan>
	BSP_LCD_GLASS_DisplayString("DONE");
 8005a42:	480e      	ldr	r0, [pc, #56]	; (8005a7c <qr_scan_received+0x8c>)
 8005a44:	f000 f954 	bl	8005cf0 <BSP_LCD_GLASS_DisplayString>
	memset(qr_buf, 0, QR_SIZE);
 8005a48:	2209      	movs	r2, #9
 8005a4a:	2100      	movs	r1, #0
 8005a4c:	4806      	ldr	r0, [pc, #24]	; (8005a68 <qr_scan_received+0x78>)
 8005a4e:	f001 fed8 	bl	8007802 <memset>
	HAL_UART_Receive_IT(qr_huart, qr_buf, QR_SIZE);
 8005a52:	4b0b      	ldr	r3, [pc, #44]	; (8005a80 <qr_scan_received+0x90>)
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	2209      	movs	r2, #9
 8005a58:	4903      	ldr	r1, [pc, #12]	; (8005a68 <qr_scan_received+0x78>)
 8005a5a:	4618      	mov	r0, r3
 8005a5c:	f7fd fade 	bl	800301c <HAL_UART_Receive_IT>
}
 8005a60:	bf00      	nop
 8005a62:	3710      	adds	r7, #16
 8005a64:	46bd      	mov	sp, r7
 8005a66:	bd80      	pop	{r7, pc}
 8005a68:	200003f0 	.word	0x200003f0
 8005a6c:	08008f48 	.word	0x08008f48
 8005a70:	08008f5c 	.word	0x08008f5c
 8005a74:	08008f60 	.word	0x08008f60
 8005a78:	200003e8 	.word	0x200003e8
 8005a7c:	08008f64 	.word	0x08008f64
 8005a80:	200003ec 	.word	0x200003ec

08005a84 <send_qr_scan>:

// sets up and sends get request with qr code
void send_qr_scan(char* qr_code) {
 8005a84:	b580      	push	{r7, lr}
 8005a86:	b0ae      	sub	sp, #184	; 0xb8
 8005a88:	af00      	add	r7, sp, #0
 8005a8a:	6078      	str	r0, [r7, #4]
	uint8_t url[SCAN_URL_LEN + QR_SIZE-1];
	char url_str[SCAN_URL_LEN + QR_SIZE-1];
	sprintf(url_str, "https://virtualqueue477.herokuapp.com/barcodeScan?storeSecret=grp4&IDscanned=%s", qr_code);
 8005a8c:	f107 0308 	add.w	r3, r7, #8
 8005a90:	687a      	ldr	r2, [r7, #4]
 8005a92:	4913      	ldr	r1, [pc, #76]	; (8005ae0 <send_qr_scan+0x5c>)
 8005a94:	4618      	mov	r0, r3
 8005a96:	f002 f8a1 	bl	8007bdc <siprintf>
	printf("url_str: %s\r\n\r\n", url_str);
 8005a9a:	f107 0308 	add.w	r3, r7, #8
 8005a9e:	4619      	mov	r1, r3
 8005aa0:	4810      	ldr	r0, [pc, #64]	; (8005ae4 <send_qr_scan+0x60>)
 8005aa2:	f001 ff5f 	bl	8007964 <iprintf>
	str_to_uint(url_str, url, SCAN_URL_LEN+QR_SIZE-1);
 8005aa6:	f107 0160 	add.w	r1, r7, #96	; 0x60
 8005aaa:	f107 0308 	add.w	r3, r7, #8
 8005aae:	2255      	movs	r2, #85	; 0x55
 8005ab0:	4618      	mov	r0, r3
 8005ab2:	f001 f913 	bl	8006cdc <str_to_uint>
	printf("url: %s\r\n\r\n", url);
 8005ab6:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8005aba:	4619      	mov	r1, r3
 8005abc:	480a      	ldr	r0, [pc, #40]	; (8005ae8 <send_qr_scan+0x64>)
 8005abe:	f001 ff51 	bl	8007964 <iprintf>
	BSP_LCD_GLASS_DisplayString("WIFI");
 8005ac2:	480a      	ldr	r0, [pc, #40]	; (8005aec <send_qr_scan+0x68>)
 8005ac4:	f000 f914 	bl	8005cf0 <BSP_LCD_GLASS_DisplayString>
	new_message(1, url, SCAN_URL_LEN + QR_SIZE-1);
 8005ac8:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8005acc:	2255      	movs	r2, #85	; 0x55
 8005ace:	4619      	mov	r1, r3
 8005ad0:	2001      	movs	r0, #1
 8005ad2:	f001 fb57 	bl	8007184 <new_message>
}
 8005ad6:	bf00      	nop
 8005ad8:	37b8      	adds	r7, #184	; 0xb8
 8005ada:	46bd      	mov	sp, r7
 8005adc:	bd80      	pop	{r7, pc}
 8005ade:	bf00      	nop
 8005ae0:	08008f6c 	.word	0x08008f6c
 8005ae4:	08008fbc 	.word	0x08008fbc
 8005ae8:	08008fcc 	.word	0x08008fcc
 8005aec:	08008fd8 	.word	0x08008fd8

08005af0 <RetargetInit>:
#define STDOUT_FILENO 1
#define STDERR_FILENO 2

UART_HandleTypeDef *gHuart;

void RetargetInit(UART_HandleTypeDef *huart) {
 8005af0:	b580      	push	{r7, lr}
 8005af2:	b082      	sub	sp, #8
 8005af4:	af00      	add	r7, sp, #0
 8005af6:	6078      	str	r0, [r7, #4]
  gHuart = huart;
 8005af8:	4a07      	ldr	r2, [pc, #28]	; (8005b18 <RetargetInit+0x28>)
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	6013      	str	r3, [r2, #0]

  /* Disable I/O buffering for STDOUT stream, so that
   * chars are sent out as soon as they are printed. */
  setvbuf(stdout, NULL, _IONBF, 0);
 8005afe:	4b07      	ldr	r3, [pc, #28]	; (8005b1c <RetargetInit+0x2c>)
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	6898      	ldr	r0, [r3, #8]
 8005b04:	2300      	movs	r3, #0
 8005b06:	2202      	movs	r2, #2
 8005b08:	2100      	movs	r1, #0
 8005b0a:	f001 ffb9 	bl	8007a80 <setvbuf>
}
 8005b0e:	bf00      	nop
 8005b10:	3708      	adds	r7, #8
 8005b12:	46bd      	mov	sp, r7
 8005b14:	bd80      	pop	{r7, pc}
 8005b16:	bf00      	nop
 8005b18:	200003fc 	.word	0x200003fc
 8005b1c:	2000000c 	.word	0x2000000c

08005b20 <_isatty>:

int _isatty(int fd) {
 8005b20:	b580      	push	{r7, lr}
 8005b22:	b082      	sub	sp, #8
 8005b24:	af00      	add	r7, sp, #0
 8005b26:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	db04      	blt.n	8005b38 <_isatty+0x18>
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	2b02      	cmp	r3, #2
 8005b32:	dc01      	bgt.n	8005b38 <_isatty+0x18>
    return 1;
 8005b34:	2301      	movs	r3, #1
 8005b36:	e005      	b.n	8005b44 <_isatty+0x24>

  errno = EBADF;
 8005b38:	f001 fe1c 	bl	8007774 <__errno>
 8005b3c:	4602      	mov	r2, r0
 8005b3e:	2309      	movs	r3, #9
 8005b40:	6013      	str	r3, [r2, #0]
  return 0;
 8005b42:	2300      	movs	r3, #0
}
 8005b44:	4618      	mov	r0, r3
 8005b46:	3708      	adds	r7, #8
 8005b48:	46bd      	mov	sp, r7
 8005b4a:	bd80      	pop	{r7, pc}

08005b4c <_write>:

int _write(int fd, char* ptr, int len) {
 8005b4c:	b580      	push	{r7, lr}
 8005b4e:	b086      	sub	sp, #24
 8005b50:	af00      	add	r7, sp, #0
 8005b52:	60f8      	str	r0, [r7, #12]
 8005b54:	60b9      	str	r1, [r7, #8]
 8005b56:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDOUT_FILENO || fd == STDERR_FILENO) {
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	2b01      	cmp	r3, #1
 8005b5c:	d002      	beq.n	8005b64 <_write+0x18>
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	2b02      	cmp	r3, #2
 8005b62:	d111      	bne.n	8005b88 <_write+0x3c>
    hstatus = HAL_UART_Transmit(gHuart, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 8005b64:	4b0e      	ldr	r3, [pc, #56]	; (8005ba0 <_write+0x54>)
 8005b66:	6818      	ldr	r0, [r3, #0]
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	b29a      	uxth	r2, r3
 8005b6c:	f04f 33ff 	mov.w	r3, #4294967295
 8005b70:	68b9      	ldr	r1, [r7, #8]
 8005b72:	f7fd f8f3 	bl	8002d5c <HAL_UART_Transmit>
 8005b76:	4603      	mov	r3, r0
 8005b78:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 8005b7a:	7dfb      	ldrb	r3, [r7, #23]
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d101      	bne.n	8005b84 <_write+0x38>
      return len;
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	e008      	b.n	8005b96 <_write+0x4a>
    else
      return EIO;
 8005b84:	2305      	movs	r3, #5
 8005b86:	e006      	b.n	8005b96 <_write+0x4a>
  }
  errno = EBADF;
 8005b88:	f001 fdf4 	bl	8007774 <__errno>
 8005b8c:	4602      	mov	r2, r0
 8005b8e:	2309      	movs	r3, #9
 8005b90:	6013      	str	r3, [r2, #0]
  return -1;
 8005b92:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005b96:	4618      	mov	r0, r3
 8005b98:	3718      	adds	r7, #24
 8005b9a:	46bd      	mov	sp, r7
 8005b9c:	bd80      	pop	{r7, pc}
 8005b9e:	bf00      	nop
 8005ba0:	200003fc 	.word	0x200003fc

08005ba4 <_close>:

int _close(int fd) {
 8005ba4:	b580      	push	{r7, lr}
 8005ba6:	b082      	sub	sp, #8
 8005ba8:	af00      	add	r7, sp, #0
 8005baa:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	db04      	blt.n	8005bbc <_close+0x18>
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	2b02      	cmp	r3, #2
 8005bb6:	dc01      	bgt.n	8005bbc <_close+0x18>
    return 0;
 8005bb8:	2300      	movs	r3, #0
 8005bba:	e006      	b.n	8005bca <_close+0x26>

  errno = EBADF;
 8005bbc:	f001 fdda 	bl	8007774 <__errno>
 8005bc0:	4602      	mov	r2, r0
 8005bc2:	2309      	movs	r3, #9
 8005bc4:	6013      	str	r3, [r2, #0]
  return -1;
 8005bc6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005bca:	4618      	mov	r0, r3
 8005bcc:	3708      	adds	r7, #8
 8005bce:	46bd      	mov	sp, r7
 8005bd0:	bd80      	pop	{r7, pc}

08005bd2 <_lseek>:

int _lseek(int fd, int ptr, int dir) {
 8005bd2:	b580      	push	{r7, lr}
 8005bd4:	b084      	sub	sp, #16
 8005bd6:	af00      	add	r7, sp, #0
 8005bd8:	60f8      	str	r0, [r7, #12]
 8005bda:	60b9      	str	r1, [r7, #8]
 8005bdc:	607a      	str	r2, [r7, #4]
  (void) fd;
  (void) ptr;
  (void) dir;

  errno = EBADF;
 8005bde:	f001 fdc9 	bl	8007774 <__errno>
 8005be2:	4602      	mov	r2, r0
 8005be4:	2309      	movs	r3, #9
 8005be6:	6013      	str	r3, [r2, #0]
  return -1;
 8005be8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005bec:	4618      	mov	r0, r3
 8005bee:	3710      	adds	r7, #16
 8005bf0:	46bd      	mov	sp, r7
 8005bf2:	bd80      	pop	{r7, pc}

08005bf4 <_read>:

int _read(int fd, char* ptr, int len) {
 8005bf4:	b580      	push	{r7, lr}
 8005bf6:	b086      	sub	sp, #24
 8005bf8:	af00      	add	r7, sp, #0
 8005bfa:	60f8      	str	r0, [r7, #12]
 8005bfc:	60b9      	str	r1, [r7, #8]
 8005bfe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDIN_FILENO) {
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d110      	bne.n	8005c28 <_read+0x34>
    hstatus = HAL_UART_Receive(gHuart, (uint8_t *) ptr, 1, HAL_MAX_DELAY);
 8005c06:	4b0e      	ldr	r3, [pc, #56]	; (8005c40 <_read+0x4c>)
 8005c08:	6818      	ldr	r0, [r3, #0]
 8005c0a:	f04f 33ff 	mov.w	r3, #4294967295
 8005c0e:	2201      	movs	r2, #1
 8005c10:	68b9      	ldr	r1, [r7, #8]
 8005c12:	f7fd f936 	bl	8002e82 <HAL_UART_Receive>
 8005c16:	4603      	mov	r3, r0
 8005c18:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 8005c1a:	7dfb      	ldrb	r3, [r7, #23]
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d101      	bne.n	8005c24 <_read+0x30>
      return 1;
 8005c20:	2301      	movs	r3, #1
 8005c22:	e008      	b.n	8005c36 <_read+0x42>
    else
      return EIO;
 8005c24:	2305      	movs	r3, #5
 8005c26:	e006      	b.n	8005c36 <_read+0x42>
  }
  errno = EBADF;
 8005c28:	f001 fda4 	bl	8007774 <__errno>
 8005c2c:	4602      	mov	r2, r0
 8005c2e:	2309      	movs	r3, #9
 8005c30:	6013      	str	r3, [r2, #0]
  return -1;
 8005c32:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005c36:	4618      	mov	r0, r3
 8005c38:	3718      	adds	r7, #24
 8005c3a:	46bd      	mov	sp, r7
 8005c3c:	bd80      	pop	{r7, pc}
 8005c3e:	bf00      	nop
 8005c40:	200003fc 	.word	0x200003fc

08005c44 <_fstat>:

int _fstat(int fd, struct stat* st) {
 8005c44:	b580      	push	{r7, lr}
 8005c46:	b082      	sub	sp, #8
 8005c48:	af00      	add	r7, sp, #0
 8005c4a:	6078      	str	r0, [r7, #4]
 8005c4c:	6039      	str	r1, [r7, #0]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO) {
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	db08      	blt.n	8005c66 <_fstat+0x22>
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	2b02      	cmp	r3, #2
 8005c58:	dc05      	bgt.n	8005c66 <_fstat+0x22>
    st->st_mode = S_IFCHR;
 8005c5a:	683b      	ldr	r3, [r7, #0]
 8005c5c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005c60:	605a      	str	r2, [r3, #4]
    return 0;
 8005c62:	2300      	movs	r3, #0
 8005c64:	e005      	b.n	8005c72 <_fstat+0x2e>
  }

  errno = EBADF;
 8005c66:	f001 fd85 	bl	8007774 <__errno>
 8005c6a:	4602      	mov	r2, r0
 8005c6c:	2309      	movs	r3, #9
 8005c6e:	6013      	str	r3, [r2, #0]
  return 0;
 8005c70:	2300      	movs	r3, #0
}
 8005c72:	4618      	mov	r0, r3
 8005c74:	3708      	adds	r7, #8
 8005c76:	46bd      	mov	sp, r7
 8005c78:	bd80      	pop	{r7, pc}
	...

08005c7c <BSP_LCD_GLASS_Init>:
/**
  * @brief  Initialize the LCD GLASS relative GPIO port IOs and LCD peripheral.
  * @retval None
  */
void BSP_LCD_GLASS_Init(void)
{
 8005c7c:	b580      	push	{r7, lr}
 8005c7e:	af00      	add	r7, sp, #0
  LCDHandle.Instance              = LCD;
 8005c80:	4b19      	ldr	r3, [pc, #100]	; (8005ce8 <BSP_LCD_GLASS_Init+0x6c>)
 8005c82:	4a1a      	ldr	r2, [pc, #104]	; (8005cec <BSP_LCD_GLASS_Init+0x70>)
 8005c84:	601a      	str	r2, [r3, #0]
  LCDHandle.Init.Prescaler        = LCD_PRESCALER_1;
 8005c86:	4b18      	ldr	r3, [pc, #96]	; (8005ce8 <BSP_LCD_GLASS_Init+0x6c>)
 8005c88:	2200      	movs	r2, #0
 8005c8a:	605a      	str	r2, [r3, #4]
  LCDHandle.Init.Divider          = LCD_DIVIDER_31;
 8005c8c:	4b16      	ldr	r3, [pc, #88]	; (8005ce8 <BSP_LCD_GLASS_Init+0x6c>)
 8005c8e:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8005c92:	609a      	str	r2, [r3, #8]
#if defined (USE_STM32L476G_DISCO_REVC) || defined (USE_STM32L476G_DISCO_REVB)
  LCDHandle.Init.Duty             = LCD_DUTY_1_4;
 8005c94:	4b14      	ldr	r3, [pc, #80]	; (8005ce8 <BSP_LCD_GLASS_Init+0x6c>)
 8005c96:	220c      	movs	r2, #12
 8005c98:	60da      	str	r2, [r3, #12]
#elif defined (USE_STM32L476G_DISCO_REVA)
  LCDHandle.Init.Duty             = LCD_DUTY_1_8;
#endif
  LCDHandle.Init.Bias             = LCD_BIAS_1_3;
 8005c9a:	4b13      	ldr	r3, [pc, #76]	; (8005ce8 <BSP_LCD_GLASS_Init+0x6c>)
 8005c9c:	2240      	movs	r2, #64	; 0x40
 8005c9e:	611a      	str	r2, [r3, #16]
  LCDHandle.Init.VoltageSource    = LCD_VOLTAGESOURCE_INTERNAL;
 8005ca0:	4b11      	ldr	r3, [pc, #68]	; (8005ce8 <BSP_LCD_GLASS_Init+0x6c>)
 8005ca2:	2200      	movs	r2, #0
 8005ca4:	615a      	str	r2, [r3, #20]
  LCDHandle.Init.Contrast         = LCD_CONTRASTLEVEL_5;
 8005ca6:	4b10      	ldr	r3, [pc, #64]	; (8005ce8 <BSP_LCD_GLASS_Init+0x6c>)
 8005ca8:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
 8005cac:	619a      	str	r2, [r3, #24]
  LCDHandle.Init.DeadTime         = LCD_DEADTIME_0;
 8005cae:	4b0e      	ldr	r3, [pc, #56]	; (8005ce8 <BSP_LCD_GLASS_Init+0x6c>)
 8005cb0:	2200      	movs	r2, #0
 8005cb2:	61da      	str	r2, [r3, #28]
  LCDHandle.Init.PulseOnDuration  = LCD_PULSEONDURATION_4;
 8005cb4:	4b0c      	ldr	r3, [pc, #48]	; (8005ce8 <BSP_LCD_GLASS_Init+0x6c>)
 8005cb6:	2240      	movs	r2, #64	; 0x40
 8005cb8:	621a      	str	r2, [r3, #32]
  LCDHandle.Init.HighDrive        = LCD_HIGHDRIVE_DISABLE;
 8005cba:	4b0b      	ldr	r3, [pc, #44]	; (8005ce8 <BSP_LCD_GLASS_Init+0x6c>)
 8005cbc:	2200      	movs	r2, #0
 8005cbe:	625a      	str	r2, [r3, #36]	; 0x24
  LCDHandle.Init.BlinkMode        = LCD_BLINKMODE_OFF;
 8005cc0:	4b09      	ldr	r3, [pc, #36]	; (8005ce8 <BSP_LCD_GLASS_Init+0x6c>)
 8005cc2:	2200      	movs	r2, #0
 8005cc4:	629a      	str	r2, [r3, #40]	; 0x28
  LCDHandle.Init.BlinkFrequency   = LCD_BLINKFREQUENCY_DIV32;
 8005cc6:	4b08      	ldr	r3, [pc, #32]	; (8005ce8 <BSP_LCD_GLASS_Init+0x6c>)
 8005cc8:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8005ccc:	62da      	str	r2, [r3, #44]	; 0x2c
  LCDHandle.Init.MuxSegment       = LCD_MUXSEGMENT_DISABLE;
 8005cce:	4b06      	ldr	r3, [pc, #24]	; (8005ce8 <BSP_LCD_GLASS_Init+0x6c>)
 8005cd0:	2200      	movs	r2, #0
 8005cd2:	631a      	str	r2, [r3, #48]	; 0x30
  
  /* Initialize the LCD */
  LCD_MspInit(&LCDHandle);
 8005cd4:	4804      	ldr	r0, [pc, #16]	; (8005ce8 <BSP_LCD_GLASS_Init+0x6c>)
 8005cd6:	f000 f843 	bl	8005d60 <LCD_MspInit>
  HAL_LCD_Init(&LCDHandle);
 8005cda:	4803      	ldr	r0, [pc, #12]	; (8005ce8 <BSP_LCD_GLASS_Init+0x6c>)
 8005cdc:	f7fb fb5c 	bl	8001398 <HAL_LCD_Init>

  BSP_LCD_GLASS_Clear();
 8005ce0:	f000 f834 	bl	8005d4c <BSP_LCD_GLASS_Clear>
}
 8005ce4:	bf00      	nop
 8005ce6:	bd80      	pop	{r7, pc}
 8005ce8:	20000410 	.word	0x20000410
 8005cec:	40002400 	.word	0x40002400

08005cf0 <BSP_LCD_GLASS_DisplayString>:
  * @brief  Write a character string in the LCD RAM buffer.
  * @param  ptr: Pointer to string to display on the LCD Glass.
  * @retval None
  */
void BSP_LCD_GLASS_DisplayString(uint8_t* ptr)
{
 8005cf0:	b580      	push	{r7, lr}
 8005cf2:	b084      	sub	sp, #16
 8005cf4:	af00      	add	r7, sp, #0
 8005cf6:	6078      	str	r0, [r7, #4]
  DigitPosition_Typedef position = LCD_DIGIT_POSITION_1;
 8005cf8:	2300      	movs	r3, #0
 8005cfa:	73fb      	strb	r3, [r7, #15]

  /* Send the string character by character on lCD */
  while ((*ptr != 0) & (position <= LCD_DIGIT_POSITION_6))
 8005cfc:	e00b      	b.n	8005d16 <BSP_LCD_GLASS_DisplayString+0x26>
  {
    /* Write one character on LCD */
    WriteChar(ptr, POINT_OFF, DOUBLEPOINT_OFF, position);
 8005cfe:	7bfb      	ldrb	r3, [r7, #15]
 8005d00:	2200      	movs	r2, #0
 8005d02:	2100      	movs	r1, #0
 8005d04:	6878      	ldr	r0, [r7, #4]
 8005d06:	f000 f9bb 	bl	8006080 <WriteChar>

    /* Point on the next character */
    ptr++;
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	3301      	adds	r3, #1
 8005d0e:	607b      	str	r3, [r7, #4]

    /* Increment the character counter */
    position++;
 8005d10:	7bfb      	ldrb	r3, [r7, #15]
 8005d12:	3301      	adds	r3, #1
 8005d14:	73fb      	strb	r3, [r7, #15]
  while ((*ptr != 0) & (position <= LCD_DIGIT_POSITION_6))
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	781b      	ldrb	r3, [r3, #0]
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	bf14      	ite	ne
 8005d1e:	2301      	movne	r3, #1
 8005d20:	2300      	moveq	r3, #0
 8005d22:	b2da      	uxtb	r2, r3
 8005d24:	7bfb      	ldrb	r3, [r7, #15]
 8005d26:	2b05      	cmp	r3, #5
 8005d28:	bf94      	ite	ls
 8005d2a:	2301      	movls	r3, #1
 8005d2c:	2300      	movhi	r3, #0
 8005d2e:	b2db      	uxtb	r3, r3
 8005d30:	4013      	ands	r3, r2
 8005d32:	b2db      	uxtb	r3, r3
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d1e2      	bne.n	8005cfe <BSP_LCD_GLASS_DisplayString+0xe>
  }
  /* Update the LCD display */
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
 8005d38:	4803      	ldr	r0, [pc, #12]	; (8005d48 <BSP_LCD_GLASS_DisplayString+0x58>)
 8005d3a:	f7fb fc9e 	bl	800167a <HAL_LCD_UpdateDisplayRequest>
}
 8005d3e:	bf00      	nop
 8005d40:	3710      	adds	r7, #16
 8005d42:	46bd      	mov	sp, r7
 8005d44:	bd80      	pop	{r7, pc}
 8005d46:	bf00      	nop
 8005d48:	20000410 	.word	0x20000410

08005d4c <BSP_LCD_GLASS_Clear>:
/**
  * @brief  Clear the whole LCD RAM buffer.
  * @retval None
  */
void BSP_LCD_GLASS_Clear(void)
{
 8005d4c:	b580      	push	{r7, lr}
 8005d4e:	af00      	add	r7, sp, #0
  HAL_LCD_Clear(&LCDHandle); 
 8005d50:	4802      	ldr	r0, [pc, #8]	; (8005d5c <BSP_LCD_GLASS_Clear+0x10>)
 8005d52:	f7fb fc3c 	bl	80015ce <HAL_LCD_Clear>
}
 8005d56:	bf00      	nop
 8005d58:	bd80      	pop	{r7, pc}
 8005d5a:	bf00      	nop
 8005d5c:	20000410 	.word	0x20000410

08005d60 <LCD_MspInit>:
  * @brief  Initialize the LCD MSP.
  * @param  hlcd: LCD handle
  * @retval None
  */
static void LCD_MspInit(LCD_HandleTypeDef *hlcd)
{
 8005d60:	b580      	push	{r7, lr}
 8005d62:	b0c0      	sub	sp, #256	; 0x100
 8005d64:	af00      	add	r7, sp, #0
 8005d66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpioinitstruct = {0};
 8005d68:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8005d6c:	2200      	movs	r2, #0
 8005d6e:	601a      	str	r2, [r3, #0]
 8005d70:	605a      	str	r2, [r3, #4]
 8005d72:	609a      	str	r2, [r3, #8]
 8005d74:	60da      	str	r2, [r3, #12]
 8005d76:	611a      	str	r2, [r3, #16]
  RCC_OscInitTypeDef oscinitstruct = {0};
 8005d78:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8005d7c:	2244      	movs	r2, #68	; 0x44
 8005d7e:	2100      	movs	r1, #0
 8005d80:	4618      	mov	r0, r3
 8005d82:	f001 fd3e 	bl	8007802 <memset>
  RCC_PeriphCLKInitTypeDef periphclkstruct = {0};
 8005d86:	f107 0320 	add.w	r3, r7, #32
 8005d8a:	2288      	movs	r2, #136	; 0x88
 8005d8c:	2100      	movs	r1, #0
 8005d8e:	4618      	mov	r0, r3
 8005d90:	f001 fd37 	bl	8007802 <memset>
  
  /*##-1- Enable PWR  peripheral Clock #######################################*/
  __HAL_RCC_PWR_CLK_ENABLE();
 8005d94:	4b51      	ldr	r3, [pc, #324]	; (8005edc <LCD_MspInit+0x17c>)
 8005d96:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d98:	4a50      	ldr	r2, [pc, #320]	; (8005edc <LCD_MspInit+0x17c>)
 8005d9a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005d9e:	6593      	str	r3, [r2, #88]	; 0x58
 8005da0:	4b4e      	ldr	r3, [pc, #312]	; (8005edc <LCD_MspInit+0x17c>)
 8005da2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005da4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005da8:	61fb      	str	r3, [r7, #28]
 8005daa:	69fb      	ldr	r3, [r7, #28]
  
  /*##-2- Configure LSE as RTC clock soucre ###################################*/ 
  oscinitstruct.OscillatorType  = RCC_OSCILLATORTYPE_LSE;
 8005dac:	2304      	movs	r3, #4
 8005dae:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  oscinitstruct.PLL.PLLState    = RCC_PLL_NONE;
 8005db2:	2300      	movs	r3, #0
 8005db4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  oscinitstruct.LSEState        = RCC_LSE_ON;
 8005db8:	2301      	movs	r3, #1
 8005dba:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if(HAL_RCC_OscConfig(&oscinitstruct) != HAL_OK)
 8005dbe:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8005dc2:	4618      	mov	r0, r3
 8005dc4:	f7fb fd18 	bl	80017f8 <HAL_RCC_OscConfig>
 8005dc8:	4603      	mov	r3, r0
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d000      	beq.n	8005dd0 <LCD_MspInit+0x70>
  { 
    while(1);
 8005dce:	e7fe      	b.n	8005dce <LCD_MspInit+0x6e>
  }
  
  /*##-3- Select LSE as RTC clock source.##########################*/
  /* Backup domain management is done in RCC function */
  periphclkstruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8005dd0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005dd4:	623b      	str	r3, [r7, #32]
  periphclkstruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8005dd6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005dda:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  HAL_RCCEx_PeriphCLKConfig(&periphclkstruct);
 8005dde:	f107 0320 	add.w	r3, r7, #32
 8005de2:	4618      	mov	r0, r3
 8005de4:	f7fc fabc 	bl	8002360 <HAL_RCCEx_PeriphCLKConfig>

  /*##-4- Enable LCD GPIO Clocks #############################################*/
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005de8:	4b3c      	ldr	r3, [pc, #240]	; (8005edc <LCD_MspInit+0x17c>)
 8005dea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005dec:	4a3b      	ldr	r2, [pc, #236]	; (8005edc <LCD_MspInit+0x17c>)
 8005dee:	f043 0301 	orr.w	r3, r3, #1
 8005df2:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005df4:	4b39      	ldr	r3, [pc, #228]	; (8005edc <LCD_MspInit+0x17c>)
 8005df6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005df8:	f003 0301 	and.w	r3, r3, #1
 8005dfc:	61bb      	str	r3, [r7, #24]
 8005dfe:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005e00:	4b36      	ldr	r3, [pc, #216]	; (8005edc <LCD_MspInit+0x17c>)
 8005e02:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005e04:	4a35      	ldr	r2, [pc, #212]	; (8005edc <LCD_MspInit+0x17c>)
 8005e06:	f043 0302 	orr.w	r3, r3, #2
 8005e0a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005e0c:	4b33      	ldr	r3, [pc, #204]	; (8005edc <LCD_MspInit+0x17c>)
 8005e0e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005e10:	f003 0302 	and.w	r3, r3, #2
 8005e14:	617b      	str	r3, [r7, #20]
 8005e16:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8005e18:	4b30      	ldr	r3, [pc, #192]	; (8005edc <LCD_MspInit+0x17c>)
 8005e1a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005e1c:	4a2f      	ldr	r2, [pc, #188]	; (8005edc <LCD_MspInit+0x17c>)
 8005e1e:	f043 0304 	orr.w	r3, r3, #4
 8005e22:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005e24:	4b2d      	ldr	r3, [pc, #180]	; (8005edc <LCD_MspInit+0x17c>)
 8005e26:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005e28:	f003 0304 	and.w	r3, r3, #4
 8005e2c:	613b      	str	r3, [r7, #16]
 8005e2e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8005e30:	4b2a      	ldr	r3, [pc, #168]	; (8005edc <LCD_MspInit+0x17c>)
 8005e32:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005e34:	4a29      	ldr	r2, [pc, #164]	; (8005edc <LCD_MspInit+0x17c>)
 8005e36:	f043 0308 	orr.w	r3, r3, #8
 8005e3a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005e3c:	4b27      	ldr	r3, [pc, #156]	; (8005edc <LCD_MspInit+0x17c>)
 8005e3e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005e40:	f003 0308 	and.w	r3, r3, #8
 8005e44:	60fb      	str	r3, [r7, #12]
 8005e46:	68fb      	ldr	r3, [r7, #12]

  
  /*##-5- Configure peripheral GPIO ##########################################*/
  /* Configure Output for LCD */
  /* Port A */
  gpioinitstruct.Pin        = LCD_GPIO_BANKA_PINS;
 8005e48:	f248 73c0 	movw	r3, #34752	; 0x87c0
 8005e4c:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  gpioinitstruct.Mode       = GPIO_MODE_AF_PP;
 8005e50:	2302      	movs	r3, #2
 8005e52:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  gpioinitstruct.Pull       = GPIO_NOPULL;
 8005e56:	2300      	movs	r3, #0
 8005e58:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
  gpioinitstruct.Speed      = GPIO_SPEED_HIGH;
 8005e5c:	2303      	movs	r3, #3
 8005e5e:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  gpioinitstruct.Alternate  = GPIO_AF11_LCD;
 8005e62:	230b      	movs	r3, #11
 8005e64:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
  HAL_GPIO_Init(GPIOA, &gpioinitstruct);
 8005e68:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8005e6c:	4619      	mov	r1, r3
 8005e6e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005e72:	f7fa ffab 	bl	8000dcc <HAL_GPIO_Init>

  /* Port B */
  gpioinitstruct.Pin        = LCD_GPIO_BANKB_PINS;
 8005e76:	f24f 2333 	movw	r3, #62003	; 0xf233
 8005e7a:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOB, &gpioinitstruct);
 8005e7e:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8005e82:	4619      	mov	r1, r3
 8005e84:	4816      	ldr	r0, [pc, #88]	; (8005ee0 <LCD_MspInit+0x180>)
 8005e86:	f7fa ffa1 	bl	8000dcc <HAL_GPIO_Init>
  
  /* Port C*/
  gpioinitstruct.Pin        = LCD_GPIO_BANKC_PINS;
 8005e8a:	f44f 73fc 	mov.w	r3, #504	; 0x1f8
 8005e8e:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOC, &gpioinitstruct);
 8005e92:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8005e96:	4619      	mov	r1, r3
 8005e98:	4812      	ldr	r0, [pc, #72]	; (8005ee4 <LCD_MspInit+0x184>)
 8005e9a:	f7fa ff97 	bl	8000dcc <HAL_GPIO_Init>

  /* Port D */
  gpioinitstruct.Pin        = LCD_GPIO_BANKD_PINS;
 8005e9e:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 8005ea2:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOD, &gpioinitstruct);
 8005ea6:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8005eaa:	4619      	mov	r1, r3
 8005eac:	480e      	ldr	r0, [pc, #56]	; (8005ee8 <LCD_MspInit+0x188>)
 8005eae:	f7fa ff8d 	bl	8000dcc <HAL_GPIO_Init>

  /* Wait for the external capacitor Cext which is connected to the VLCD pin is charged
  (approximately 2ms for Cext=1uF) */
  HAL_Delay(2);
 8005eb2:	2002      	movs	r0, #2
 8005eb4:	f7fa fbd4 	bl	8000660 <HAL_Delay>

  /*##-6- Enable LCD peripheral Clock ########################################*/
  __HAL_RCC_LCD_CLK_ENABLE();
 8005eb8:	4b08      	ldr	r3, [pc, #32]	; (8005edc <LCD_MspInit+0x17c>)
 8005eba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005ebc:	4a07      	ldr	r2, [pc, #28]	; (8005edc <LCD_MspInit+0x17c>)
 8005ebe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005ec2:	6593      	str	r3, [r2, #88]	; 0x58
 8005ec4:	4b05      	ldr	r3, [pc, #20]	; (8005edc <LCD_MspInit+0x17c>)
 8005ec6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005ec8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005ecc:	60bb      	str	r3, [r7, #8]
 8005ece:	68bb      	ldr	r3, [r7, #8]
}
 8005ed0:	bf00      	nop
 8005ed2:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8005ed6:	46bd      	mov	sp, r7
 8005ed8:	bd80      	pop	{r7, pc}
 8005eda:	bf00      	nop
 8005edc:	40021000 	.word	0x40021000
 8005ee0:	48000400 	.word	0x48000400
 8005ee4:	48000800 	.word	0x48000800
 8005ee8:	48000c00 	.word	0x48000c00

08005eec <Convert>:
  *         of displayed character.
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @retval None
  */
static void Convert(uint8_t* Char, Point_Typedef Point, DoublePoint_Typedef Colon)
{
 8005eec:	b480      	push	{r7}
 8005eee:	b085      	sub	sp, #20
 8005ef0:	af00      	add	r7, sp, #0
 8005ef2:	6078      	str	r0, [r7, #4]
 8005ef4:	460b      	mov	r3, r1
 8005ef6:	70fb      	strb	r3, [r7, #3]
 8005ef8:	4613      	mov	r3, r2
 8005efa:	70bb      	strb	r3, [r7, #2]
  uint16_t ch = 0 ;
 8005efc:	2300      	movs	r3, #0
 8005efe:	81fb      	strh	r3, [r7, #14]
  uint8_t loop = 0, index = 0;
 8005f00:	2300      	movs	r3, #0
 8005f02:	737b      	strb	r3, [r7, #13]
 8005f04:	2300      	movs	r3, #0
 8005f06:	733b      	strb	r3, [r7, #12]
  
  switch (*Char)
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	781b      	ldrb	r3, [r3, #0]
 8005f0c:	2b2f      	cmp	r3, #47	; 0x2f
 8005f0e:	d04d      	beq.n	8005fac <Convert+0xc0>
 8005f10:	2b2f      	cmp	r3, #47	; 0x2f
 8005f12:	dc11      	bgt.n	8005f38 <Convert+0x4c>
 8005f14:	2b29      	cmp	r3, #41	; 0x29
 8005f16:	d02e      	beq.n	8005f76 <Convert+0x8a>
 8005f18:	2b29      	cmp	r3, #41	; 0x29
 8005f1a:	dc06      	bgt.n	8005f2a <Convert+0x3e>
 8005f1c:	2b25      	cmp	r3, #37	; 0x25
 8005f1e:	d04c      	beq.n	8005fba <Convert+0xce>
 8005f20:	2b28      	cmp	r3, #40	; 0x28
 8005f22:	d025      	beq.n	8005f70 <Convert+0x84>
 8005f24:	2b20      	cmp	r3, #32
 8005f26:	d01c      	beq.n	8005f62 <Convert+0x76>
 8005f28:	e057      	b.n	8005fda <Convert+0xee>
 8005f2a:	2b2b      	cmp	r3, #43	; 0x2b
 8005f2c:	d03a      	beq.n	8005fa4 <Convert+0xb8>
 8005f2e:	2b2b      	cmp	r3, #43	; 0x2b
 8005f30:	db1a      	blt.n	8005f68 <Convert+0x7c>
 8005f32:	2b2d      	cmp	r3, #45	; 0x2d
 8005f34:	d032      	beq.n	8005f9c <Convert+0xb0>
 8005f36:	e050      	b.n	8005fda <Convert+0xee>
 8005f38:	2b6d      	cmp	r3, #109	; 0x6d
 8005f3a:	d023      	beq.n	8005f84 <Convert+0x98>
 8005f3c:	2b6d      	cmp	r3, #109	; 0x6d
 8005f3e:	dc04      	bgt.n	8005f4a <Convert+0x5e>
 8005f40:	2b39      	cmp	r3, #57	; 0x39
 8005f42:	dd42      	ble.n	8005fca <Convert+0xde>
 8005f44:	2b64      	cmp	r3, #100	; 0x64
 8005f46:	d019      	beq.n	8005f7c <Convert+0x90>
 8005f48:	e047      	b.n	8005fda <Convert+0xee>
 8005f4a:	2bb0      	cmp	r3, #176	; 0xb0
 8005f4c:	d031      	beq.n	8005fb2 <Convert+0xc6>
 8005f4e:	2bb0      	cmp	r3, #176	; 0xb0
 8005f50:	dc02      	bgt.n	8005f58 <Convert+0x6c>
 8005f52:	2b6e      	cmp	r3, #110	; 0x6e
 8005f54:	d01a      	beq.n	8005f8c <Convert+0xa0>
 8005f56:	e040      	b.n	8005fda <Convert+0xee>
 8005f58:	2bb5      	cmp	r3, #181	; 0xb5
 8005f5a:	d01b      	beq.n	8005f94 <Convert+0xa8>
 8005f5c:	2bff      	cmp	r3, #255	; 0xff
 8005f5e:	d030      	beq.n	8005fc2 <Convert+0xd6>
 8005f60:	e03b      	b.n	8005fda <Convert+0xee>
    {
    case ' ' :
      ch = 0x00;
 8005f62:	2300      	movs	r3, #0
 8005f64:	81fb      	strh	r3, [r7, #14]
      break;
 8005f66:	e057      	b.n	8006018 <Convert+0x12c>

    case '*':
      ch = C_STAR;
 8005f68:	f24a 03dd 	movw	r3, #41181	; 0xa0dd
 8005f6c:	81fb      	strh	r3, [r7, #14]
      break;
 8005f6e:	e053      	b.n	8006018 <Convert+0x12c>

    case '(' :
      ch = C_OPENPARMAP;
 8005f70:	2328      	movs	r3, #40	; 0x28
 8005f72:	81fb      	strh	r3, [r7, #14]
      break;
 8005f74:	e050      	b.n	8006018 <Convert+0x12c>

    case ')' :
      ch = C_CLOSEPARMAP;
 8005f76:	2311      	movs	r3, #17
 8005f78:	81fb      	strh	r3, [r7, #14]
      break;
 8005f7a:	e04d      	b.n	8006018 <Convert+0x12c>
      
    case 'd' :
      ch = C_DMAP;
 8005f7c:	f44f 4373 	mov.w	r3, #62208	; 0xf300
 8005f80:	81fb      	strh	r3, [r7, #14]
      break;
 8005f82:	e049      	b.n	8006018 <Convert+0x12c>
    
    case 'm' :
      ch = C_MMAP;
 8005f84:	f24b 2310 	movw	r3, #45584	; 0xb210
 8005f88:	81fb      	strh	r3, [r7, #14]
      break;
 8005f8a:	e045      	b.n	8006018 <Convert+0x12c>
    
    case 'n' :
      ch = C_NMAP;
 8005f8c:	f242 2310 	movw	r3, #8720	; 0x2210
 8005f90:	81fb      	strh	r3, [r7, #14]
      break;
 8005f92:	e041      	b.n	8006018 <Convert+0x12c>

    case '' :
      ch = C_UMAP;
 8005f94:	f246 0384 	movw	r3, #24708	; 0x6084
 8005f98:	81fb      	strh	r3, [r7, #14]
      break;
 8005f9a:	e03d      	b.n	8006018 <Convert+0x12c>

    case '-' :
      ch = C_MINUS;
 8005f9c:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8005fa0:	81fb      	strh	r3, [r7, #14]
      break;
 8005fa2:	e039      	b.n	8006018 <Convert+0x12c>

    case '+' :
      ch = C_PLUS;
 8005fa4:	f24a 0314 	movw	r3, #40980	; 0xa014
 8005fa8:	81fb      	strh	r3, [r7, #14]
      break;
 8005faa:	e035      	b.n	8006018 <Convert+0x12c>

    case '/' :
      ch = C_SLATCH;
 8005fac:	23c0      	movs	r3, #192	; 0xc0
 8005fae:	81fb      	strh	r3, [r7, #14]
      break;  
 8005fb0:	e032      	b.n	8006018 <Convert+0x12c>
      
    case '' :
      ch = C_PERCENT_1;
 8005fb2:	f44f 436c 	mov.w	r3, #60416	; 0xec00
 8005fb6:	81fb      	strh	r3, [r7, #14]
      break;  
 8005fb8:	e02e      	b.n	8006018 <Convert+0x12c>
    case '%' :
      ch = C_PERCENT_2; 
 8005fba:	f44f 4333 	mov.w	r3, #45824	; 0xb300
 8005fbe:	81fb      	strh	r3, [r7, #14]
      break;
 8005fc0:	e02a      	b.n	8006018 <Convert+0x12c>
    case 255 :
      ch = C_FULL;
 8005fc2:	f64f 73dd 	movw	r3, #65501	; 0xffdd
 8005fc6:	81fb      	strh	r3, [r7, #14]
      break ;
 8005fc8:	e026      	b.n	8006018 <Convert+0x12c>
    case '5':
    case '6':
    case '7':
    case '8':
    case '9':      
      ch = NumberMap[*Char - ASCII_CHAR_0];    
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	781b      	ldrb	r3, [r3, #0]
 8005fce:	3b30      	subs	r3, #48	; 0x30
 8005fd0:	4a28      	ldr	r2, [pc, #160]	; (8006074 <Convert+0x188>)
 8005fd2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005fd6:	81fb      	strh	r3, [r7, #14]
      break;
 8005fd8:	e01e      	b.n	8006018 <Convert+0x12c>
          
    default:
      /* The character Char is one letter in upper case*/
      if ( (*Char < ASCII_CHAR_LEFT_OPEN_BRACKET) && (*Char > ASCII_CHAR_AT_SYMBOL) )
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	781b      	ldrb	r3, [r3, #0]
 8005fde:	2b5a      	cmp	r3, #90	; 0x5a
 8005fe0:	d80a      	bhi.n	8005ff8 <Convert+0x10c>
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	781b      	ldrb	r3, [r3, #0]
 8005fe6:	2b40      	cmp	r3, #64	; 0x40
 8005fe8:	d906      	bls.n	8005ff8 <Convert+0x10c>
      {
        ch = CapLetterMap[*Char - 'A'];
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	781b      	ldrb	r3, [r3, #0]
 8005fee:	3b41      	subs	r3, #65	; 0x41
 8005ff0:	4a21      	ldr	r2, [pc, #132]	; (8006078 <Convert+0x18c>)
 8005ff2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005ff6:	81fb      	strh	r3, [r7, #14]
      }
      /* The character Char is one letter in lower case*/
      if ( (*Char < ASCII_CHAR_LEFT_OPEN_BRACE) && ( *Char > ASCII_CHAR_APOSTROPHE) )
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	781b      	ldrb	r3, [r3, #0]
 8005ffc:	2b7a      	cmp	r3, #122	; 0x7a
 8005ffe:	d80a      	bhi.n	8006016 <Convert+0x12a>
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	781b      	ldrb	r3, [r3, #0]
 8006004:	2b60      	cmp	r3, #96	; 0x60
 8006006:	d906      	bls.n	8006016 <Convert+0x12a>
      {
        ch = CapLetterMap[*Char - 'a'];
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	781b      	ldrb	r3, [r3, #0]
 800600c:	3b61      	subs	r3, #97	; 0x61
 800600e:	4a1a      	ldr	r2, [pc, #104]	; (8006078 <Convert+0x18c>)
 8006010:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006014:	81fb      	strh	r3, [r7, #14]
      }
      break;
 8006016:	bf00      	nop
  }
       
  /* Set the digital point can be displayed if the point is on */
  if (Point == POINT_ON)
 8006018:	78fb      	ldrb	r3, [r7, #3]
 800601a:	2b01      	cmp	r3, #1
 800601c:	d103      	bne.n	8006026 <Convert+0x13a>
  {
    ch |= 0x0002;
 800601e:	89fb      	ldrh	r3, [r7, #14]
 8006020:	f043 0302 	orr.w	r3, r3, #2
 8006024:	81fb      	strh	r3, [r7, #14]
  }

  /* Set the "COL" segment in the character that can be displayed if the colon is on */
  if (Colon == DOUBLEPOINT_ON)
 8006026:	78bb      	ldrb	r3, [r7, #2]
 8006028:	2b01      	cmp	r3, #1
 800602a:	d103      	bne.n	8006034 <Convert+0x148>
  {
    ch |= 0x0020;
 800602c:	89fb      	ldrh	r3, [r7, #14]
 800602e:	f043 0320 	orr.w	r3, r3, #32
 8006032:	81fb      	strh	r3, [r7, #14]
  }    

  for (loop = 12,index=0 ;index < 4; loop -= 4,index++)
 8006034:	230c      	movs	r3, #12
 8006036:	737b      	strb	r3, [r7, #13]
 8006038:	2300      	movs	r3, #0
 800603a:	733b      	strb	r3, [r7, #12]
 800603c:	e010      	b.n	8006060 <Convert+0x174>
  {
    Digit[index] = (ch >> loop) & 0x0f; /*To isolate the less significant digit */
 800603e:	89fa      	ldrh	r2, [r7, #14]
 8006040:	7b7b      	ldrb	r3, [r7, #13]
 8006042:	fa42 f303 	asr.w	r3, r2, r3
 8006046:	461a      	mov	r2, r3
 8006048:	7b3b      	ldrb	r3, [r7, #12]
 800604a:	f002 020f 	and.w	r2, r2, #15
 800604e:	490b      	ldr	r1, [pc, #44]	; (800607c <Convert+0x190>)
 8006050:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (loop = 12,index=0 ;index < 4; loop -= 4,index++)
 8006054:	7b7b      	ldrb	r3, [r7, #13]
 8006056:	3b04      	subs	r3, #4
 8006058:	737b      	strb	r3, [r7, #13]
 800605a:	7b3b      	ldrb	r3, [r7, #12]
 800605c:	3301      	adds	r3, #1
 800605e:	733b      	strb	r3, [r7, #12]
 8006060:	7b3b      	ldrb	r3, [r7, #12]
 8006062:	2b03      	cmp	r3, #3
 8006064:	d9eb      	bls.n	800603e <Convert+0x152>
  }
}
 8006066:	bf00      	nop
 8006068:	3714      	adds	r7, #20
 800606a:	46bd      	mov	sp, r7
 800606c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006070:	4770      	bx	lr
 8006072:	bf00      	nop
 8006074:	080094ac 	.word	0x080094ac
 8006078:	08009478 	.word	0x08009478
 800607c:	20000400 	.word	0x20000400

08006080 <WriteChar>:
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.           
  * @param  Position: position in the LCD of the character to write [1:6]
  * @retval None
  */
static void WriteChar(uint8_t* ch, Point_Typedef Point, DoublePoint_Typedef Colon, DigitPosition_Typedef Position)
{
 8006080:	b580      	push	{r7, lr}
 8006082:	b084      	sub	sp, #16
 8006084:	af00      	add	r7, sp, #0
 8006086:	6078      	str	r0, [r7, #4]
 8006088:	4608      	mov	r0, r1
 800608a:	4611      	mov	r1, r2
 800608c:	461a      	mov	r2, r3
 800608e:	4603      	mov	r3, r0
 8006090:	70fb      	strb	r3, [r7, #3]
 8006092:	460b      	mov	r3, r1
 8006094:	70bb      	strb	r3, [r7, #2]
 8006096:	4613      	mov	r3, r2
 8006098:	707b      	strb	r3, [r7, #1]
  uint32_t data =0x00;
 800609a:	2300      	movs	r3, #0
 800609c:	60fb      	str	r3, [r7, #12]
  /* To convert displayed character in segment in array digit */
  Convert(ch, (Point_Typedef)Point, (DoublePoint_Typedef)Colon);
 800609e:	78ba      	ldrb	r2, [r7, #2]
 80060a0:	78fb      	ldrb	r3, [r7, #3]
 80060a2:	4619      	mov	r1, r3
 80060a4:	6878      	ldr	r0, [r7, #4]
 80060a6:	f7ff ff21 	bl	8005eec <Convert>

  switch (Position)
 80060aa:	787b      	ldrb	r3, [r7, #1]
 80060ac:	2b05      	cmp	r3, #5
 80060ae:	f200 835b 	bhi.w	8006768 <WriteChar+0x6e8>
 80060b2:	a201      	add	r2, pc, #4	; (adr r2, 80060b8 <WriteChar+0x38>)
 80060b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060b8:	080060d1 	.word	0x080060d1
 80060bc:	080061cb 	.word	0x080061cb
 80060c0:	080062e5 	.word	0x080062e5
 80060c4:	080063e7 	.word	0x080063e7
 80060c8:	08006515 	.word	0x08006515
 80060cc:	0800665f 	.word	0x0800665f
  {
    /* Position 1 on LCD (Digit1)*/
    case LCD_DIGIT_POSITION_1:
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80060d0:	4b80      	ldr	r3, [pc, #512]	; (80062d4 <WriteChar+0x254>)
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	011b      	lsls	r3, r3, #4
 80060d6:	f003 0210 	and.w	r2, r3, #16
 80060da:	4b7e      	ldr	r3, [pc, #504]	; (80062d4 <WriteChar+0x254>)
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	085b      	lsrs	r3, r3, #1
 80060e0:	05db      	lsls	r3, r3, #23
 80060e2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80060e6:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 80060e8:	4b7a      	ldr	r3, [pc, #488]	; (80062d4 <WriteChar+0x254>)
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	089b      	lsrs	r3, r3, #2
 80060ee:	059b      	lsls	r3, r3, #22
 80060f0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80060f4:	431a      	orrs	r2, r3
 80060f6:	4b77      	ldr	r3, [pc, #476]	; (80062d4 <WriteChar+0x254>)
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80060fe:	4313      	orrs	r3, r2
 8006100:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM0, LCD_DIGIT1_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	4a74      	ldr	r2, [pc, #464]	; (80062d8 <WriteChar+0x258>)
 8006106:	2100      	movs	r1, #0
 8006108:	4874      	ldr	r0, [pc, #464]	; (80062dc <WriteChar+0x25c>)
 800610a:	f7fb fa05 	bl	8001518 <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 800610e:	4b71      	ldr	r3, [pc, #452]	; (80062d4 <WriteChar+0x254>)
 8006110:	685b      	ldr	r3, [r3, #4]
 8006112:	011b      	lsls	r3, r3, #4
 8006114:	f003 0210 	and.w	r2, r3, #16
 8006118:	4b6e      	ldr	r3, [pc, #440]	; (80062d4 <WriteChar+0x254>)
 800611a:	685b      	ldr	r3, [r3, #4]
 800611c:	085b      	lsrs	r3, r3, #1
 800611e:	05db      	lsls	r3, r3, #23
 8006120:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006124:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8006126:	4b6b      	ldr	r3, [pc, #428]	; (80062d4 <WriteChar+0x254>)
 8006128:	685b      	ldr	r3, [r3, #4]
 800612a:	089b      	lsrs	r3, r3, #2
 800612c:	059b      	lsls	r3, r3, #22
 800612e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006132:	431a      	orrs	r2, r3
 8006134:	4b67      	ldr	r3, [pc, #412]	; (80062d4 <WriteChar+0x254>)
 8006136:	685b      	ldr	r3, [r3, #4]
 8006138:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 800613c:	4313      	orrs	r3, r2
 800613e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM1, LCD_DIGIT1_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	4a65      	ldr	r2, [pc, #404]	; (80062d8 <WriteChar+0x258>)
 8006144:	2102      	movs	r1, #2
 8006146:	4865      	ldr	r0, [pc, #404]	; (80062dc <WriteChar+0x25c>)
 8006148:	f7fb f9e6 	bl	8001518 <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 800614c:	4b61      	ldr	r3, [pc, #388]	; (80062d4 <WriteChar+0x254>)
 800614e:	689b      	ldr	r3, [r3, #8]
 8006150:	011b      	lsls	r3, r3, #4
 8006152:	f003 0210 	and.w	r2, r3, #16
 8006156:	4b5f      	ldr	r3, [pc, #380]	; (80062d4 <WriteChar+0x254>)
 8006158:	689b      	ldr	r3, [r3, #8]
 800615a:	085b      	lsrs	r3, r3, #1
 800615c:	05db      	lsls	r3, r3, #23
 800615e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006162:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8006164:	4b5b      	ldr	r3, [pc, #364]	; (80062d4 <WriteChar+0x254>)
 8006166:	689b      	ldr	r3, [r3, #8]
 8006168:	089b      	lsrs	r3, r3, #2
 800616a:	059b      	lsls	r3, r3, #22
 800616c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006170:	431a      	orrs	r2, r3
 8006172:	4b58      	ldr	r3, [pc, #352]	; (80062d4 <WriteChar+0x254>)
 8006174:	689b      	ldr	r3, [r3, #8]
 8006176:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 800617a:	4313      	orrs	r3, r2
 800617c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM2, LCD_DIGIT1_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	4a55      	ldr	r2, [pc, #340]	; (80062d8 <WriteChar+0x258>)
 8006182:	2104      	movs	r1, #4
 8006184:	4855      	ldr	r0, [pc, #340]	; (80062dc <WriteChar+0x25c>)
 8006186:	f7fb f9c7 	bl	8001518 <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 800618a:	4b52      	ldr	r3, [pc, #328]	; (80062d4 <WriteChar+0x254>)
 800618c:	68db      	ldr	r3, [r3, #12]
 800618e:	011b      	lsls	r3, r3, #4
 8006190:	f003 0210 	and.w	r2, r3, #16
 8006194:	4b4f      	ldr	r3, [pc, #316]	; (80062d4 <WriteChar+0x254>)
 8006196:	68db      	ldr	r3, [r3, #12]
 8006198:	085b      	lsrs	r3, r3, #1
 800619a:	05db      	lsls	r3, r3, #23
 800619c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80061a0:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 80061a2:	4b4c      	ldr	r3, [pc, #304]	; (80062d4 <WriteChar+0x254>)
 80061a4:	68db      	ldr	r3, [r3, #12]
 80061a6:	089b      	lsrs	r3, r3, #2
 80061a8:	059b      	lsls	r3, r3, #22
 80061aa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80061ae:	431a      	orrs	r2, r3
 80061b0:	4b48      	ldr	r3, [pc, #288]	; (80062d4 <WriteChar+0x254>)
 80061b2:	68db      	ldr	r3, [r3, #12]
 80061b4:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80061b8:	4313      	orrs	r3, r2
 80061ba:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM3, LCD_DIGIT1_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	4a46      	ldr	r2, [pc, #280]	; (80062d8 <WriteChar+0x258>)
 80061c0:	2106      	movs	r1, #6
 80061c2:	4846      	ldr	r0, [pc, #280]	; (80062dc <WriteChar+0x25c>)
 80061c4:	f7fb f9a8 	bl	8001518 <HAL_LCD_Write>
      break;
 80061c8:	e2cf      	b.n	800676a <WriteChar+0x6ea>

    /* Position 2 on LCD (Digit2)*/
    case LCD_DIGIT_POSITION_2:
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80061ca:	4b42      	ldr	r3, [pc, #264]	; (80062d4 <WriteChar+0x254>)
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	019b      	lsls	r3, r3, #6
 80061d0:	f003 0240 	and.w	r2, r3, #64	; 0x40
 80061d4:	4b3f      	ldr	r3, [pc, #252]	; (80062d4 <WriteChar+0x254>)
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	085b      	lsrs	r3, r3, #1
 80061da:	035b      	lsls	r3, r3, #13
 80061dc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80061e0:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 80061e2:	4b3c      	ldr	r3, [pc, #240]	; (80062d4 <WriteChar+0x254>)
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	089b      	lsrs	r3, r3, #2
 80061e8:	031b      	lsls	r3, r3, #12
 80061ea:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80061ee:	431a      	orrs	r2, r3
 80061f0:	4b38      	ldr	r3, [pc, #224]	; (80062d4 <WriteChar+0x254>)
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	08db      	lsrs	r3, r3, #3
 80061f6:	015b      	lsls	r3, r3, #5
 80061f8:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80061fc:	4313      	orrs	r3, r2
 80061fe:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM0, LCD_DIGIT2_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	4a37      	ldr	r2, [pc, #220]	; (80062e0 <WriteChar+0x260>)
 8006204:	2100      	movs	r1, #0
 8006206:	4835      	ldr	r0, [pc, #212]	; (80062dc <WriteChar+0x25c>)
 8006208:	f7fb f986 	bl	8001518 <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 800620c:	4b31      	ldr	r3, [pc, #196]	; (80062d4 <WriteChar+0x254>)
 800620e:	685b      	ldr	r3, [r3, #4]
 8006210:	019b      	lsls	r3, r3, #6
 8006212:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8006216:	4b2f      	ldr	r3, [pc, #188]	; (80062d4 <WriteChar+0x254>)
 8006218:	685b      	ldr	r3, [r3, #4]
 800621a:	085b      	lsrs	r3, r3, #1
 800621c:	035b      	lsls	r3, r3, #13
 800621e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006222:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8006224:	4b2b      	ldr	r3, [pc, #172]	; (80062d4 <WriteChar+0x254>)
 8006226:	685b      	ldr	r3, [r3, #4]
 8006228:	089b      	lsrs	r3, r3, #2
 800622a:	031b      	lsls	r3, r3, #12
 800622c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006230:	431a      	orrs	r2, r3
 8006232:	4b28      	ldr	r3, [pc, #160]	; (80062d4 <WriteChar+0x254>)
 8006234:	685b      	ldr	r3, [r3, #4]
 8006236:	08db      	lsrs	r3, r3, #3
 8006238:	015b      	lsls	r3, r3, #5
 800623a:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 800623e:	4313      	orrs	r3, r2
 8006240:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM1, LCD_DIGIT2_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	4a26      	ldr	r2, [pc, #152]	; (80062e0 <WriteChar+0x260>)
 8006246:	2102      	movs	r1, #2
 8006248:	4824      	ldr	r0, [pc, #144]	; (80062dc <WriteChar+0x25c>)
 800624a:	f7fb f965 	bl	8001518 <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 800624e:	4b21      	ldr	r3, [pc, #132]	; (80062d4 <WriteChar+0x254>)
 8006250:	689b      	ldr	r3, [r3, #8]
 8006252:	019b      	lsls	r3, r3, #6
 8006254:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8006258:	4b1e      	ldr	r3, [pc, #120]	; (80062d4 <WriteChar+0x254>)
 800625a:	689b      	ldr	r3, [r3, #8]
 800625c:	085b      	lsrs	r3, r3, #1
 800625e:	035b      	lsls	r3, r3, #13
 8006260:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006264:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8006266:	4b1b      	ldr	r3, [pc, #108]	; (80062d4 <WriteChar+0x254>)
 8006268:	689b      	ldr	r3, [r3, #8]
 800626a:	089b      	lsrs	r3, r3, #2
 800626c:	031b      	lsls	r3, r3, #12
 800626e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006272:	431a      	orrs	r2, r3
 8006274:	4b17      	ldr	r3, [pc, #92]	; (80062d4 <WriteChar+0x254>)
 8006276:	689b      	ldr	r3, [r3, #8]
 8006278:	08db      	lsrs	r3, r3, #3
 800627a:	015b      	lsls	r3, r3, #5
 800627c:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8006280:	4313      	orrs	r3, r2
 8006282:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM2, LCD_DIGIT2_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	4a16      	ldr	r2, [pc, #88]	; (80062e0 <WriteChar+0x260>)
 8006288:	2104      	movs	r1, #4
 800628a:	4814      	ldr	r0, [pc, #80]	; (80062dc <WriteChar+0x25c>)
 800628c:	f7fb f944 	bl	8001518 <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8006290:	4b10      	ldr	r3, [pc, #64]	; (80062d4 <WriteChar+0x254>)
 8006292:	68db      	ldr	r3, [r3, #12]
 8006294:	019b      	lsls	r3, r3, #6
 8006296:	f003 0240 	and.w	r2, r3, #64	; 0x40
 800629a:	4b0e      	ldr	r3, [pc, #56]	; (80062d4 <WriteChar+0x254>)
 800629c:	68db      	ldr	r3, [r3, #12]
 800629e:	085b      	lsrs	r3, r3, #1
 80062a0:	035b      	lsls	r3, r3, #13
 80062a2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80062a6:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 80062a8:	4b0a      	ldr	r3, [pc, #40]	; (80062d4 <WriteChar+0x254>)
 80062aa:	68db      	ldr	r3, [r3, #12]
 80062ac:	089b      	lsrs	r3, r3, #2
 80062ae:	031b      	lsls	r3, r3, #12
 80062b0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80062b4:	431a      	orrs	r2, r3
 80062b6:	4b07      	ldr	r3, [pc, #28]	; (80062d4 <WriteChar+0x254>)
 80062b8:	68db      	ldr	r3, [r3, #12]
 80062ba:	08db      	lsrs	r3, r3, #3
 80062bc:	015b      	lsls	r3, r3, #5
 80062be:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80062c2:	4313      	orrs	r3, r2
 80062c4:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM3, LCD_DIGIT2_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	4a05      	ldr	r2, [pc, #20]	; (80062e0 <WriteChar+0x260>)
 80062ca:	2106      	movs	r1, #6
 80062cc:	4803      	ldr	r0, [pc, #12]	; (80062dc <WriteChar+0x25c>)
 80062ce:	f7fb f923 	bl	8001518 <HAL_LCD_Write>
      break;
 80062d2:	e24a      	b.n	800676a <WriteChar+0x6ea>
 80062d4:	20000400 	.word	0x20000400
 80062d8:	ff3fffe7 	.word	0xff3fffe7
 80062dc:	20000410 	.word	0x20000410
 80062e0:	ffffcf9f 	.word	0xffffcf9f
    
    /* Position 3 on LCD (Digit3)*/
    case LCD_DIGIT_POSITION_3:
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80062e4:	4b88      	ldr	r3, [pc, #544]	; (8006508 <WriteChar+0x488>)
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	03db      	lsls	r3, r3, #15
 80062ea:	b29a      	uxth	r2, r3
 80062ec:	4b86      	ldr	r3, [pc, #536]	; (8006508 <WriteChar+0x488>)
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	085b      	lsrs	r3, r3, #1
 80062f2:	075b      	lsls	r3, r3, #29
 80062f4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80062f8:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 80062fa:	4b83      	ldr	r3, [pc, #524]	; (8006508 <WriteChar+0x488>)
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	089b      	lsrs	r3, r3, #2
 8006300:	071b      	lsls	r3, r3, #28
 8006302:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006306:	431a      	orrs	r2, r3
 8006308:	4b7f      	ldr	r3, [pc, #508]	; (8006508 <WriteChar+0x488>)
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	08db      	lsrs	r3, r3, #3
 800630e:	039b      	lsls	r3, r3, #14
 8006310:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8006314:	4313      	orrs	r3, r2
 8006316:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM0, LCD_DIGIT3_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	4a7c      	ldr	r2, [pc, #496]	; (800650c <WriteChar+0x48c>)
 800631c:	2100      	movs	r1, #0
 800631e:	487c      	ldr	r0, [pc, #496]	; (8006510 <WriteChar+0x490>)
 8006320:	f7fb f8fa 	bl	8001518 <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8006324:	4b78      	ldr	r3, [pc, #480]	; (8006508 <WriteChar+0x488>)
 8006326:	685b      	ldr	r3, [r3, #4]
 8006328:	03db      	lsls	r3, r3, #15
 800632a:	b29a      	uxth	r2, r3
 800632c:	4b76      	ldr	r3, [pc, #472]	; (8006508 <WriteChar+0x488>)
 800632e:	685b      	ldr	r3, [r3, #4]
 8006330:	085b      	lsrs	r3, r3, #1
 8006332:	075b      	lsls	r3, r3, #29
 8006334:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006338:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 800633a:	4b73      	ldr	r3, [pc, #460]	; (8006508 <WriteChar+0x488>)
 800633c:	685b      	ldr	r3, [r3, #4]
 800633e:	089b      	lsrs	r3, r3, #2
 8006340:	071b      	lsls	r3, r3, #28
 8006342:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006346:	431a      	orrs	r2, r3
 8006348:	4b6f      	ldr	r3, [pc, #444]	; (8006508 <WriteChar+0x488>)
 800634a:	685b      	ldr	r3, [r3, #4]
 800634c:	08db      	lsrs	r3, r3, #3
 800634e:	039b      	lsls	r3, r3, #14
 8006350:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8006354:	4313      	orrs	r3, r2
 8006356:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM1, LCD_DIGIT3_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	4a6c      	ldr	r2, [pc, #432]	; (800650c <WriteChar+0x48c>)
 800635c:	2102      	movs	r1, #2
 800635e:	486c      	ldr	r0, [pc, #432]	; (8006510 <WriteChar+0x490>)
 8006360:	f7fb f8da 	bl	8001518 <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8006364:	4b68      	ldr	r3, [pc, #416]	; (8006508 <WriteChar+0x488>)
 8006366:	689b      	ldr	r3, [r3, #8]
 8006368:	03db      	lsls	r3, r3, #15
 800636a:	b29a      	uxth	r2, r3
 800636c:	4b66      	ldr	r3, [pc, #408]	; (8006508 <WriteChar+0x488>)
 800636e:	689b      	ldr	r3, [r3, #8]
 8006370:	085b      	lsrs	r3, r3, #1
 8006372:	075b      	lsls	r3, r3, #29
 8006374:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006378:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 800637a:	4b63      	ldr	r3, [pc, #396]	; (8006508 <WriteChar+0x488>)
 800637c:	689b      	ldr	r3, [r3, #8]
 800637e:	089b      	lsrs	r3, r3, #2
 8006380:	071b      	lsls	r3, r3, #28
 8006382:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006386:	431a      	orrs	r2, r3
 8006388:	4b5f      	ldr	r3, [pc, #380]	; (8006508 <WriteChar+0x488>)
 800638a:	689b      	ldr	r3, [r3, #8]
 800638c:	08db      	lsrs	r3, r3, #3
 800638e:	039b      	lsls	r3, r3, #14
 8006390:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8006394:	4313      	orrs	r3, r2
 8006396:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM2, LCD_DIGIT3_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	4a5c      	ldr	r2, [pc, #368]	; (800650c <WriteChar+0x48c>)
 800639c:	2104      	movs	r1, #4
 800639e:	485c      	ldr	r0, [pc, #368]	; (8006510 <WriteChar+0x490>)
 80063a0:	f7fb f8ba 	bl	8001518 <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80063a4:	4b58      	ldr	r3, [pc, #352]	; (8006508 <WriteChar+0x488>)
 80063a6:	68db      	ldr	r3, [r3, #12]
 80063a8:	03db      	lsls	r3, r3, #15
 80063aa:	b29a      	uxth	r2, r3
 80063ac:	4b56      	ldr	r3, [pc, #344]	; (8006508 <WriteChar+0x488>)
 80063ae:	68db      	ldr	r3, [r3, #12]
 80063b0:	085b      	lsrs	r3, r3, #1
 80063b2:	075b      	lsls	r3, r3, #29
 80063b4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80063b8:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 80063ba:	4b53      	ldr	r3, [pc, #332]	; (8006508 <WriteChar+0x488>)
 80063bc:	68db      	ldr	r3, [r3, #12]
 80063be:	089b      	lsrs	r3, r3, #2
 80063c0:	071b      	lsls	r3, r3, #28
 80063c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80063c6:	431a      	orrs	r2, r3
 80063c8:	4b4f      	ldr	r3, [pc, #316]	; (8006508 <WriteChar+0x488>)
 80063ca:	68db      	ldr	r3, [r3, #12]
 80063cc:	08db      	lsrs	r3, r3, #3
 80063ce:	039b      	lsls	r3, r3, #14
 80063d0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80063d4:	4313      	orrs	r3, r2
 80063d6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM3, LCD_DIGIT3_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	4a4c      	ldr	r2, [pc, #304]	; (800650c <WriteChar+0x48c>)
 80063dc:	2106      	movs	r1, #6
 80063de:	484c      	ldr	r0, [pc, #304]	; (8006510 <WriteChar+0x490>)
 80063e0:	f7fb f89a 	bl	8001518 <HAL_LCD_Write>
      break;
 80063e4:	e1c1      	b.n	800676a <WriteChar+0x6ea>
    
    /* Position 4 on LCD (Digit4)*/
    case LCD_DIGIT_POSITION_4:
      data = ((Digit[0] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 80063e6:	4b48      	ldr	r3, [pc, #288]	; (8006508 <WriteChar+0x488>)
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	07da      	lsls	r2, r3, #31
 80063ec:	4b46      	ldr	r3, [pc, #280]	; (8006508 <WriteChar+0x488>)
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	08db      	lsrs	r3, r3, #3
 80063f2:	079b      	lsls	r3, r3, #30
 80063f4:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80063f8:	4313      	orrs	r3, r2
 80063fa:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0, LCD_DIGIT4_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8006402:	2100      	movs	r1, #0
 8006404:	4842      	ldr	r0, [pc, #264]	; (8006510 <WriteChar+0x490>)
 8006406:	f7fb f887 	bl	8001518 <HAL_LCD_Write>
      
      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 800640a:	4b3f      	ldr	r3, [pc, #252]	; (8006508 <WriteChar+0x488>)
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	f003 0202 	and.w	r2, r3, #2
 8006412:	4b3d      	ldr	r3, [pc, #244]	; (8006508 <WriteChar+0x488>)
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	089b      	lsrs	r3, r3, #2
 8006418:	f003 0301 	and.w	r3, r3, #1
 800641c:	4313      	orrs	r3, r2
 800641e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0_1, LCD_DIGIT4_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	f06f 0203 	mvn.w	r2, #3
 8006426:	2101      	movs	r1, #1
 8006428:	4839      	ldr	r0, [pc, #228]	; (8006510 <WriteChar+0x490>)
 800642a:	f7fb f875 	bl	8001518 <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 800642e:	4b36      	ldr	r3, [pc, #216]	; (8006508 <WriteChar+0x488>)
 8006430:	685b      	ldr	r3, [r3, #4]
 8006432:	07da      	lsls	r2, r3, #31
 8006434:	4b34      	ldr	r3, [pc, #208]	; (8006508 <WriteChar+0x488>)
 8006436:	685b      	ldr	r3, [r3, #4]
 8006438:	08db      	lsrs	r3, r3, #3
 800643a:	079b      	lsls	r3, r3, #30
 800643c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8006440:	4313      	orrs	r3, r2
 8006442:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1, LCD_DIGIT4_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 800644a:	2102      	movs	r1, #2
 800644c:	4830      	ldr	r0, [pc, #192]	; (8006510 <WriteChar+0x490>)
 800644e:	f7fb f863 	bl	8001518 <HAL_LCD_Write>
      
      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8006452:	4b2d      	ldr	r3, [pc, #180]	; (8006508 <WriteChar+0x488>)
 8006454:	685b      	ldr	r3, [r3, #4]
 8006456:	f003 0202 	and.w	r2, r3, #2
 800645a:	4b2b      	ldr	r3, [pc, #172]	; (8006508 <WriteChar+0x488>)
 800645c:	685b      	ldr	r3, [r3, #4]
 800645e:	089b      	lsrs	r3, r3, #2
 8006460:	f003 0301 	and.w	r3, r3, #1
 8006464:	4313      	orrs	r3, r2
 8006466:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1_1, LCD_DIGIT4_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	f06f 0203 	mvn.w	r2, #3
 800646e:	2103      	movs	r1, #3
 8006470:	4827      	ldr	r0, [pc, #156]	; (8006510 <WriteChar+0x490>)
 8006472:	f7fb f851 	bl	8001518 <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8006476:	4b24      	ldr	r3, [pc, #144]	; (8006508 <WriteChar+0x488>)
 8006478:	689b      	ldr	r3, [r3, #8]
 800647a:	07da      	lsls	r2, r3, #31
 800647c:	4b22      	ldr	r3, [pc, #136]	; (8006508 <WriteChar+0x488>)
 800647e:	689b      	ldr	r3, [r3, #8]
 8006480:	08db      	lsrs	r3, r3, #3
 8006482:	079b      	lsls	r3, r3, #30
 8006484:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8006488:	4313      	orrs	r3, r2
 800648a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2, LCD_DIGIT4_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8006492:	2104      	movs	r1, #4
 8006494:	481e      	ldr	r0, [pc, #120]	; (8006510 <WriteChar+0x490>)
 8006496:	f7fb f83f 	bl	8001518 <HAL_LCD_Write>
      
      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 800649a:	4b1b      	ldr	r3, [pc, #108]	; (8006508 <WriteChar+0x488>)
 800649c:	689b      	ldr	r3, [r3, #8]
 800649e:	f003 0202 	and.w	r2, r3, #2
 80064a2:	4b19      	ldr	r3, [pc, #100]	; (8006508 <WriteChar+0x488>)
 80064a4:	689b      	ldr	r3, [r3, #8]
 80064a6:	089b      	lsrs	r3, r3, #2
 80064a8:	f003 0301 	and.w	r3, r3, #1
 80064ac:	4313      	orrs	r3, r2
 80064ae:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2_1, LCD_DIGIT4_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	f06f 0203 	mvn.w	r2, #3
 80064b6:	2105      	movs	r1, #5
 80064b8:	4815      	ldr	r0, [pc, #84]	; (8006510 <WriteChar+0x490>)
 80064ba:	f7fb f82d 	bl	8001518 <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 80064be:	4b12      	ldr	r3, [pc, #72]	; (8006508 <WriteChar+0x488>)
 80064c0:	68db      	ldr	r3, [r3, #12]
 80064c2:	07da      	lsls	r2, r3, #31
 80064c4:	4b10      	ldr	r3, [pc, #64]	; (8006508 <WriteChar+0x488>)
 80064c6:	68db      	ldr	r3, [r3, #12]
 80064c8:	08db      	lsrs	r3, r3, #3
 80064ca:	079b      	lsls	r3, r3, #30
 80064cc:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80064d0:	4313      	orrs	r3, r2
 80064d2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3, LCD_DIGIT4_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 80064da:	2106      	movs	r1, #6
 80064dc:	480c      	ldr	r0, [pc, #48]	; (8006510 <WriteChar+0x490>)
 80064de:	f7fb f81b 	bl	8001518 <HAL_LCD_Write>
      
      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 80064e2:	4b09      	ldr	r3, [pc, #36]	; (8006508 <WriteChar+0x488>)
 80064e4:	68db      	ldr	r3, [r3, #12]
 80064e6:	f003 0202 	and.w	r2, r3, #2
 80064ea:	4b07      	ldr	r3, [pc, #28]	; (8006508 <WriteChar+0x488>)
 80064ec:	68db      	ldr	r3, [r3, #12]
 80064ee:	089b      	lsrs	r3, r3, #2
 80064f0:	f003 0301 	and.w	r3, r3, #1
 80064f4:	4313      	orrs	r3, r2
 80064f6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3_1, LCD_DIGIT4_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	f06f 0203 	mvn.w	r2, #3
 80064fe:	2107      	movs	r1, #7
 8006500:	4803      	ldr	r0, [pc, #12]	; (8006510 <WriteChar+0x490>)
 8006502:	f7fb f809 	bl	8001518 <HAL_LCD_Write>
      break;
 8006506:	e130      	b.n	800676a <WriteChar+0x6ea>
 8006508:	20000400 	.word	0x20000400
 800650c:	cfff3fff 	.word	0xcfff3fff
 8006510:	20000410 	.word	0x20000410
    
    /* Position 5 on LCD (Digit5)*/
    case LCD_DIGIT_POSITION_5:
       data = (((Digit[0] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8006514:	4b97      	ldr	r3, [pc, #604]	; (8006774 <WriteChar+0x6f4>)
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	085b      	lsrs	r3, r3, #1
 800651a:	065b      	lsls	r3, r3, #25
 800651c:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8006520:	4b94      	ldr	r3, [pc, #592]	; (8006774 <WriteChar+0x6f4>)
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	089b      	lsrs	r3, r3, #2
 8006526:	061b      	lsls	r3, r3, #24
 8006528:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800652c:	4313      	orrs	r3, r2
 800652e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0, LCD_DIGIT5_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8006536:	2100      	movs	r1, #0
 8006538:	488f      	ldr	r0, [pc, #572]	; (8006778 <WriteChar+0x6f8>)
 800653a:	f7fa ffed 	bl	8001518 <HAL_LCD_Write>
      
      data = ((Digit[0] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 800653e:	4b8d      	ldr	r3, [pc, #564]	; (8006774 <WriteChar+0x6f4>)
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	00db      	lsls	r3, r3, #3
 8006544:	f003 0208 	and.w	r2, r3, #8
 8006548:	4b8a      	ldr	r3, [pc, #552]	; (8006774 <WriteChar+0x6f4>)
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	08db      	lsrs	r3, r3, #3
 800654e:	009b      	lsls	r3, r3, #2
 8006550:	f003 0304 	and.w	r3, r3, #4
 8006554:	4313      	orrs	r3, r2
 8006556:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0_1, LCD_DIGIT5_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	f06f 020c 	mvn.w	r2, #12
 800655e:	2101      	movs	r1, #1
 8006560:	4885      	ldr	r0, [pc, #532]	; (8006778 <WriteChar+0x6f8>)
 8006562:	f7fa ffd9 	bl	8001518 <HAL_LCD_Write>
      
      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8006566:	4b83      	ldr	r3, [pc, #524]	; (8006774 <WriteChar+0x6f4>)
 8006568:	685b      	ldr	r3, [r3, #4]
 800656a:	085b      	lsrs	r3, r3, #1
 800656c:	065b      	lsls	r3, r3, #25
 800656e:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8006572:	4b80      	ldr	r3, [pc, #512]	; (8006774 <WriteChar+0x6f4>)
 8006574:	685b      	ldr	r3, [r3, #4]
 8006576:	089b      	lsrs	r3, r3, #2
 8006578:	061b      	lsls	r3, r3, #24
 800657a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800657e:	4313      	orrs	r3, r2
 8006580:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1, LCD_DIGIT5_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8006588:	2102      	movs	r1, #2
 800658a:	487b      	ldr	r0, [pc, #492]	; (8006778 <WriteChar+0x6f8>)
 800658c:	f7fa ffc4 	bl	8001518 <HAL_LCD_Write>
      
       data = ((Digit[1] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8006590:	4b78      	ldr	r3, [pc, #480]	; (8006774 <WriteChar+0x6f4>)
 8006592:	685b      	ldr	r3, [r3, #4]
 8006594:	00db      	lsls	r3, r3, #3
 8006596:	f003 0208 	and.w	r2, r3, #8
 800659a:	4b76      	ldr	r3, [pc, #472]	; (8006774 <WriteChar+0x6f4>)
 800659c:	685b      	ldr	r3, [r3, #4]
 800659e:	08db      	lsrs	r3, r3, #3
 80065a0:	009b      	lsls	r3, r3, #2
 80065a2:	f003 0304 	and.w	r3, r3, #4
 80065a6:	4313      	orrs	r3, r2
 80065a8:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1_1, LCD_DIGIT5_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	f06f 020c 	mvn.w	r2, #12
 80065b0:	2103      	movs	r1, #3
 80065b2:	4871      	ldr	r0, [pc, #452]	; (8006778 <WriteChar+0x6f8>)
 80065b4:	f7fa ffb0 	bl	8001518 <HAL_LCD_Write>
      
      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 80065b8:	4b6e      	ldr	r3, [pc, #440]	; (8006774 <WriteChar+0x6f4>)
 80065ba:	689b      	ldr	r3, [r3, #8]
 80065bc:	085b      	lsrs	r3, r3, #1
 80065be:	065b      	lsls	r3, r3, #25
 80065c0:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 80065c4:	4b6b      	ldr	r3, [pc, #428]	; (8006774 <WriteChar+0x6f4>)
 80065c6:	689b      	ldr	r3, [r3, #8]
 80065c8:	089b      	lsrs	r3, r3, #2
 80065ca:	061b      	lsls	r3, r3, #24
 80065cc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80065d0:	4313      	orrs	r3, r2
 80065d2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2, LCD_DIGIT5_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 80065da:	2104      	movs	r1, #4
 80065dc:	4866      	ldr	r0, [pc, #408]	; (8006778 <WriteChar+0x6f8>)
 80065de:	f7fa ff9b 	bl	8001518 <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 80065e2:	4b64      	ldr	r3, [pc, #400]	; (8006774 <WriteChar+0x6f4>)
 80065e4:	689b      	ldr	r3, [r3, #8]
 80065e6:	00db      	lsls	r3, r3, #3
 80065e8:	f003 0208 	and.w	r2, r3, #8
 80065ec:	4b61      	ldr	r3, [pc, #388]	; (8006774 <WriteChar+0x6f4>)
 80065ee:	689b      	ldr	r3, [r3, #8]
 80065f0:	08db      	lsrs	r3, r3, #3
 80065f2:	009b      	lsls	r3, r3, #2
 80065f4:	f003 0304 	and.w	r3, r3, #4
 80065f8:	4313      	orrs	r3, r2
 80065fa:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2_1, LCD_DIGIT5_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	f06f 020c 	mvn.w	r2, #12
 8006602:	2105      	movs	r1, #5
 8006604:	485c      	ldr	r0, [pc, #368]	; (8006778 <WriteChar+0x6f8>)
 8006606:	f7fa ff87 	bl	8001518 <HAL_LCD_Write>
      
      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 800660a:	4b5a      	ldr	r3, [pc, #360]	; (8006774 <WriteChar+0x6f4>)
 800660c:	68db      	ldr	r3, [r3, #12]
 800660e:	085b      	lsrs	r3, r3, #1
 8006610:	065b      	lsls	r3, r3, #25
 8006612:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8006616:	4b57      	ldr	r3, [pc, #348]	; (8006774 <WriteChar+0x6f4>)
 8006618:	68db      	ldr	r3, [r3, #12]
 800661a:	089b      	lsrs	r3, r3, #2
 800661c:	061b      	lsls	r3, r3, #24
 800661e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006622:	4313      	orrs	r3, r2
 8006624:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3, LCD_DIGIT5_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 800662c:	2106      	movs	r1, #6
 800662e:	4852      	ldr	r0, [pc, #328]	; (8006778 <WriteChar+0x6f8>)
 8006630:	f7fa ff72 	bl	8001518 <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8006634:	4b4f      	ldr	r3, [pc, #316]	; (8006774 <WriteChar+0x6f4>)
 8006636:	68db      	ldr	r3, [r3, #12]
 8006638:	00db      	lsls	r3, r3, #3
 800663a:	f003 0208 	and.w	r2, r3, #8
 800663e:	4b4d      	ldr	r3, [pc, #308]	; (8006774 <WriteChar+0x6f4>)
 8006640:	68db      	ldr	r3, [r3, #12]
 8006642:	08db      	lsrs	r3, r3, #3
 8006644:	009b      	lsls	r3, r3, #2
 8006646:	f003 0304 	and.w	r3, r3, #4
 800664a:	4313      	orrs	r3, r2
 800664c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3_1, LCD_DIGIT5_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	f06f 020c 	mvn.w	r2, #12
 8006654:	2107      	movs	r1, #7
 8006656:	4848      	ldr	r0, [pc, #288]	; (8006778 <WriteChar+0x6f8>)
 8006658:	f7fa ff5e 	bl	8001518 <HAL_LCD_Write>
      break;
 800665c:	e085      	b.n	800676a <WriteChar+0x6ea>
    
    /* Position 6 on LCD (Digit6)*/
    case LCD_DIGIT_POSITION_6:
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 800665e:	4b45      	ldr	r3, [pc, #276]	; (8006774 <WriteChar+0x6f4>)
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	045b      	lsls	r3, r3, #17
 8006664:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8006668:	4b42      	ldr	r3, [pc, #264]	; (8006774 <WriteChar+0x6f4>)
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	085b      	lsrs	r3, r3, #1
 800666e:	021b      	lsls	r3, r3, #8
 8006670:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006674:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8006676:	4b3f      	ldr	r3, [pc, #252]	; (8006774 <WriteChar+0x6f4>)
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	089b      	lsrs	r3, r3, #2
 800667c:	025b      	lsls	r3, r3, #9
 800667e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006682:	431a      	orrs	r2, r3
 8006684:	4b3b      	ldr	r3, [pc, #236]	; (8006774 <WriteChar+0x6f4>)
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	08db      	lsrs	r3, r3, #3
 800668a:	069b      	lsls	r3, r3, #26
 800668c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8006690:	4313      	orrs	r3, r2
 8006692:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM0, LCD_DIGIT6_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	4a39      	ldr	r2, [pc, #228]	; (800677c <WriteChar+0x6fc>)
 8006698:	2100      	movs	r1, #0
 800669a:	4837      	ldr	r0, [pc, #220]	; (8006778 <WriteChar+0x6f8>)
 800669c:	f7fa ff3c 	bl	8001518 <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80066a0:	4b34      	ldr	r3, [pc, #208]	; (8006774 <WriteChar+0x6f4>)
 80066a2:	685b      	ldr	r3, [r3, #4]
 80066a4:	045b      	lsls	r3, r3, #17
 80066a6:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 80066aa:	4b32      	ldr	r3, [pc, #200]	; (8006774 <WriteChar+0x6f4>)
 80066ac:	685b      	ldr	r3, [r3, #4]
 80066ae:	085b      	lsrs	r3, r3, #1
 80066b0:	021b      	lsls	r3, r3, #8
 80066b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80066b6:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 80066b8:	4b2e      	ldr	r3, [pc, #184]	; (8006774 <WriteChar+0x6f4>)
 80066ba:	685b      	ldr	r3, [r3, #4]
 80066bc:	089b      	lsrs	r3, r3, #2
 80066be:	025b      	lsls	r3, r3, #9
 80066c0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80066c4:	431a      	orrs	r2, r3
 80066c6:	4b2b      	ldr	r3, [pc, #172]	; (8006774 <WriteChar+0x6f4>)
 80066c8:	685b      	ldr	r3, [r3, #4]
 80066ca:	08db      	lsrs	r3, r3, #3
 80066cc:	069b      	lsls	r3, r3, #26
 80066ce:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80066d2:	4313      	orrs	r3, r2
 80066d4:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM1, LCD_DIGIT6_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	4a28      	ldr	r2, [pc, #160]	; (800677c <WriteChar+0x6fc>)
 80066da:	2102      	movs	r1, #2
 80066dc:	4826      	ldr	r0, [pc, #152]	; (8006778 <WriteChar+0x6f8>)
 80066de:	f7fa ff1b 	bl	8001518 <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80066e2:	4b24      	ldr	r3, [pc, #144]	; (8006774 <WriteChar+0x6f4>)
 80066e4:	689b      	ldr	r3, [r3, #8]
 80066e6:	045b      	lsls	r3, r3, #17
 80066e8:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 80066ec:	4b21      	ldr	r3, [pc, #132]	; (8006774 <WriteChar+0x6f4>)
 80066ee:	689b      	ldr	r3, [r3, #8]
 80066f0:	085b      	lsrs	r3, r3, #1
 80066f2:	021b      	lsls	r3, r3, #8
 80066f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80066f8:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 80066fa:	4b1e      	ldr	r3, [pc, #120]	; (8006774 <WriteChar+0x6f4>)
 80066fc:	689b      	ldr	r3, [r3, #8]
 80066fe:	089b      	lsrs	r3, r3, #2
 8006700:	025b      	lsls	r3, r3, #9
 8006702:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006706:	431a      	orrs	r2, r3
 8006708:	4b1a      	ldr	r3, [pc, #104]	; (8006774 <WriteChar+0x6f4>)
 800670a:	689b      	ldr	r3, [r3, #8]
 800670c:	08db      	lsrs	r3, r3, #3
 800670e:	069b      	lsls	r3, r3, #26
 8006710:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8006714:	4313      	orrs	r3, r2
 8006716:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM2, LCD_DIGIT6_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	4a18      	ldr	r2, [pc, #96]	; (800677c <WriteChar+0x6fc>)
 800671c:	2104      	movs	r1, #4
 800671e:	4816      	ldr	r0, [pc, #88]	; (8006778 <WriteChar+0x6f8>)
 8006720:	f7fa fefa 	bl	8001518 <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8006724:	4b13      	ldr	r3, [pc, #76]	; (8006774 <WriteChar+0x6f4>)
 8006726:	68db      	ldr	r3, [r3, #12]
 8006728:	045b      	lsls	r3, r3, #17
 800672a:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 800672e:	4b11      	ldr	r3, [pc, #68]	; (8006774 <WriteChar+0x6f4>)
 8006730:	68db      	ldr	r3, [r3, #12]
 8006732:	085b      	lsrs	r3, r3, #1
 8006734:	021b      	lsls	r3, r3, #8
 8006736:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800673a:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 800673c:	4b0d      	ldr	r3, [pc, #52]	; (8006774 <WriteChar+0x6f4>)
 800673e:	68db      	ldr	r3, [r3, #12]
 8006740:	089b      	lsrs	r3, r3, #2
 8006742:	025b      	lsls	r3, r3, #9
 8006744:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006748:	431a      	orrs	r2, r3
 800674a:	4b0a      	ldr	r3, [pc, #40]	; (8006774 <WriteChar+0x6f4>)
 800674c:	68db      	ldr	r3, [r3, #12]
 800674e:	08db      	lsrs	r3, r3, #3
 8006750:	069b      	lsls	r3, r3, #26
 8006752:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8006756:	4313      	orrs	r3, r2
 8006758:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM3, LCD_DIGIT6_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	4a07      	ldr	r2, [pc, #28]	; (800677c <WriteChar+0x6fc>)
 800675e:	2106      	movs	r1, #6
 8006760:	4805      	ldr	r0, [pc, #20]	; (8006778 <WriteChar+0x6f8>)
 8006762:	f7fa fed9 	bl	8001518 <HAL_LCD_Write>
      break;
 8006766:	e000      	b.n	800676a <WriteChar+0x6ea>
    
     default:
      break;
 8006768:	bf00      	nop
  }
}
 800676a:	bf00      	nop
 800676c:	3710      	adds	r7, #16
 800676e:	46bd      	mov	sp, r7
 8006770:	bd80      	pop	{r7, pc}
 8006772:	bf00      	nop
 8006774:	20000400 	.word	0x20000400
 8006778:	20000410 	.word	0x20000410
 800677c:	fbfdfcff 	.word	0xfbfdfcff

08006780 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8006780:	b480      	push	{r7}
 8006782:	b083      	sub	sp, #12
 8006784:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006786:	4b0f      	ldr	r3, [pc, #60]	; (80067c4 <HAL_MspInit+0x44>)
 8006788:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800678a:	4a0e      	ldr	r2, [pc, #56]	; (80067c4 <HAL_MspInit+0x44>)
 800678c:	f043 0301 	orr.w	r3, r3, #1
 8006790:	6613      	str	r3, [r2, #96]	; 0x60
 8006792:	4b0c      	ldr	r3, [pc, #48]	; (80067c4 <HAL_MspInit+0x44>)
 8006794:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006796:	f003 0301 	and.w	r3, r3, #1
 800679a:	607b      	str	r3, [r7, #4]
 800679c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800679e:	4b09      	ldr	r3, [pc, #36]	; (80067c4 <HAL_MspInit+0x44>)
 80067a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80067a2:	4a08      	ldr	r2, [pc, #32]	; (80067c4 <HAL_MspInit+0x44>)
 80067a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80067a8:	6593      	str	r3, [r2, #88]	; 0x58
 80067aa:	4b06      	ldr	r3, [pc, #24]	; (80067c4 <HAL_MspInit+0x44>)
 80067ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80067ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80067b2:	603b      	str	r3, [r7, #0]
 80067b4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80067b6:	bf00      	nop
 80067b8:	370c      	adds	r7, #12
 80067ba:	46bd      	mov	sp, r7
 80067bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067c0:	4770      	bx	lr
 80067c2:	bf00      	nop
 80067c4:	40021000 	.word	0x40021000

080067c8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80067c8:	b580      	push	{r7, lr}
 80067ca:	b08a      	sub	sp, #40	; 0x28
 80067cc:	af00      	add	r7, sp, #0
 80067ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80067d0:	f107 0314 	add.w	r3, r7, #20
 80067d4:	2200      	movs	r2, #0
 80067d6:	601a      	str	r2, [r3, #0]
 80067d8:	605a      	str	r2, [r3, #4]
 80067da:	609a      	str	r2, [r3, #8]
 80067dc:	60da      	str	r2, [r3, #12]
 80067de:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	4a17      	ldr	r2, [pc, #92]	; (8006844 <HAL_I2C_MspInit+0x7c>)
 80067e6:	4293      	cmp	r3, r2
 80067e8:	d127      	bne.n	800683a <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80067ea:	4b17      	ldr	r3, [pc, #92]	; (8006848 <HAL_I2C_MspInit+0x80>)
 80067ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80067ee:	4a16      	ldr	r2, [pc, #88]	; (8006848 <HAL_I2C_MspInit+0x80>)
 80067f0:	f043 0302 	orr.w	r3, r3, #2
 80067f4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80067f6:	4b14      	ldr	r3, [pc, #80]	; (8006848 <HAL_I2C_MspInit+0x80>)
 80067f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80067fa:	f003 0302 	and.w	r3, r3, #2
 80067fe:	613b      	str	r3, [r7, #16]
 8006800:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8006802:	23c0      	movs	r3, #192	; 0xc0
 8006804:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8006806:	2312      	movs	r3, #18
 8006808:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800680a:	2301      	movs	r3, #1
 800680c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800680e:	2303      	movs	r3, #3
 8006810:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8006812:	2304      	movs	r3, #4
 8006814:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006816:	f107 0314 	add.w	r3, r7, #20
 800681a:	4619      	mov	r1, r3
 800681c:	480b      	ldr	r0, [pc, #44]	; (800684c <HAL_I2C_MspInit+0x84>)
 800681e:	f7fa fad5 	bl	8000dcc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8006822:	4b09      	ldr	r3, [pc, #36]	; (8006848 <HAL_I2C_MspInit+0x80>)
 8006824:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006826:	4a08      	ldr	r2, [pc, #32]	; (8006848 <HAL_I2C_MspInit+0x80>)
 8006828:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800682c:	6593      	str	r3, [r2, #88]	; 0x58
 800682e:	4b06      	ldr	r3, [pc, #24]	; (8006848 <HAL_I2C_MspInit+0x80>)
 8006830:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006832:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006836:	60fb      	str	r3, [r7, #12]
 8006838:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800683a:	bf00      	nop
 800683c:	3728      	adds	r7, #40	; 0x28
 800683e:	46bd      	mov	sp, r7
 8006840:	bd80      	pop	{r7, pc}
 8006842:	bf00      	nop
 8006844:	40005400 	.word	0x40005400
 8006848:	40021000 	.word	0x40021000
 800684c:	48000400 	.word	0x48000400

08006850 <HAL_LCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hlcd: LCD handle pointer
* @retval None
*/
void HAL_LCD_MspInit(LCD_HandleTypeDef* hlcd)
{
 8006850:	b580      	push	{r7, lr}
 8006852:	b08a      	sub	sp, #40	; 0x28
 8006854:	af00      	add	r7, sp, #0
 8006856:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006858:	f107 0314 	add.w	r3, r7, #20
 800685c:	2200      	movs	r2, #0
 800685e:	601a      	str	r2, [r3, #0]
 8006860:	605a      	str	r2, [r3, #4]
 8006862:	609a      	str	r2, [r3, #8]
 8006864:	60da      	str	r2, [r3, #12]
 8006866:	611a      	str	r2, [r3, #16]
  if(hlcd->Instance==LCD)
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	4a26      	ldr	r2, [pc, #152]	; (8006908 <HAL_LCD_MspInit+0xb8>)
 800686e:	4293      	cmp	r3, r2
 8006870:	d145      	bne.n	80068fe <HAL_LCD_MspInit+0xae>
  {
  /* USER CODE BEGIN LCD_MspInit 0 */

  /* USER CODE END LCD_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LCD_CLK_ENABLE();
 8006872:	4b26      	ldr	r3, [pc, #152]	; (800690c <HAL_LCD_MspInit+0xbc>)
 8006874:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006876:	4a25      	ldr	r2, [pc, #148]	; (800690c <HAL_LCD_MspInit+0xbc>)
 8006878:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800687c:	6593      	str	r3, [r2, #88]	; 0x58
 800687e:	4b23      	ldr	r3, [pc, #140]	; (800690c <HAL_LCD_MspInit+0xbc>)
 8006880:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006882:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006886:	613b      	str	r3, [r7, #16]
 8006888:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800688a:	4b20      	ldr	r3, [pc, #128]	; (800690c <HAL_LCD_MspInit+0xbc>)
 800688c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800688e:	4a1f      	ldr	r2, [pc, #124]	; (800690c <HAL_LCD_MspInit+0xbc>)
 8006890:	f043 0304 	orr.w	r3, r3, #4
 8006894:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006896:	4b1d      	ldr	r3, [pc, #116]	; (800690c <HAL_LCD_MspInit+0xbc>)
 8006898:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800689a:	f003 0304 	and.w	r3, r3, #4
 800689e:	60fb      	str	r3, [r7, #12]
 80068a0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80068a2:	4b1a      	ldr	r3, [pc, #104]	; (800690c <HAL_LCD_MspInit+0xbc>)
 80068a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80068a6:	4a19      	ldr	r2, [pc, #100]	; (800690c <HAL_LCD_MspInit+0xbc>)
 80068a8:	f043 0301 	orr.w	r3, r3, #1
 80068ac:	64d3      	str	r3, [r2, #76]	; 0x4c
 80068ae:	4b17      	ldr	r3, [pc, #92]	; (800690c <HAL_LCD_MspInit+0xbc>)
 80068b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80068b2:	f003 0301 	and.w	r3, r3, #1
 80068b6:	60bb      	str	r3, [r7, #8]
 80068b8:	68bb      	ldr	r3, [r7, #8]
    /**LCD GPIO Configuration
    PC3     ------> LCD_VLCD
    PA8     ------> LCD_COM0
    PA9     ------> LCD_COM1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80068ba:	2308      	movs	r3, #8
 80068bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80068be:	2302      	movs	r3, #2
 80068c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80068c2:	2300      	movs	r3, #0
 80068c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80068c6:	2300      	movs	r3, #0
 80068c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 80068ca:	230b      	movs	r3, #11
 80068cc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80068ce:	f107 0314 	add.w	r3, r7, #20
 80068d2:	4619      	mov	r1, r3
 80068d4:	480e      	ldr	r0, [pc, #56]	; (8006910 <HAL_LCD_MspInit+0xc0>)
 80068d6:	f7fa fa79 	bl	8000dcc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80068da:	f44f 7340 	mov.w	r3, #768	; 0x300
 80068de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80068e0:	2302      	movs	r3, #2
 80068e2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80068e4:	2300      	movs	r3, #0
 80068e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80068e8:	2300      	movs	r3, #0
 80068ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 80068ec:	230b      	movs	r3, #11
 80068ee:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80068f0:	f107 0314 	add.w	r3, r7, #20
 80068f4:	4619      	mov	r1, r3
 80068f6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80068fa:	f7fa fa67 	bl	8000dcc <HAL_GPIO_Init>
  /* USER CODE BEGIN LCD_MspInit 1 */

  /* USER CODE END LCD_MspInit 1 */
  }

}
 80068fe:	bf00      	nop
 8006900:	3728      	adds	r7, #40	; 0x28
 8006902:	46bd      	mov	sp, r7
 8006904:	bd80      	pop	{r7, pc}
 8006906:	bf00      	nop
 8006908:	40002400 	.word	0x40002400
 800690c:	40021000 	.word	0x40021000
 8006910:	48000800 	.word	0x48000800

08006914 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8006914:	b580      	push	{r7, lr}
 8006916:	b08c      	sub	sp, #48	; 0x30
 8006918:	af00      	add	r7, sp, #0
 800691a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800691c:	f107 031c 	add.w	r3, r7, #28
 8006920:	2200      	movs	r2, #0
 8006922:	601a      	str	r2, [r3, #0]
 8006924:	605a      	str	r2, [r3, #4]
 8006926:	609a      	str	r2, [r3, #8]
 8006928:	60da      	str	r2, [r3, #12]
 800692a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	4a55      	ldr	r2, [pc, #340]	; (8006a88 <HAL_UART_MspInit+0x174>)
 8006932:	4293      	cmp	r3, r2
 8006934:	d15a      	bne.n	80069ec <HAL_UART_MspInit+0xd8>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8006936:	4b55      	ldr	r3, [pc, #340]	; (8006a8c <HAL_UART_MspInit+0x178>)
 8006938:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800693a:	4a54      	ldr	r2, [pc, #336]	; (8006a8c <HAL_UART_MspInit+0x178>)
 800693c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006940:	6593      	str	r3, [r2, #88]	; 0x58
 8006942:	4b52      	ldr	r3, [pc, #328]	; (8006a8c <HAL_UART_MspInit+0x178>)
 8006944:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006946:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800694a:	61bb      	str	r3, [r7, #24]
 800694c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800694e:	4b4f      	ldr	r3, [pc, #316]	; (8006a8c <HAL_UART_MspInit+0x178>)
 8006950:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006952:	4a4e      	ldr	r2, [pc, #312]	; (8006a8c <HAL_UART_MspInit+0x178>)
 8006954:	f043 0301 	orr.w	r3, r3, #1
 8006958:	64d3      	str	r3, [r2, #76]	; 0x4c
 800695a:	4b4c      	ldr	r3, [pc, #304]	; (8006a8c <HAL_UART_MspInit+0x178>)
 800695c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800695e:	f003 0301 	and.w	r3, r3, #1
 8006962:	617b      	str	r3, [r7, #20]
 8006964:	697b      	ldr	r3, [r7, #20]
    /**UART4 GPIO Configuration
    PA0     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8006966:	2303      	movs	r3, #3
 8006968:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800696a:	2302      	movs	r3, #2
 800696c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800696e:	2300      	movs	r3, #0
 8006970:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006972:	2303      	movs	r3, #3
 8006974:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8006976:	2308      	movs	r3, #8
 8006978:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800697a:	f107 031c 	add.w	r3, r7, #28
 800697e:	4619      	mov	r1, r3
 8006980:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006984:	f7fa fa22 	bl	8000dcc <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA2_Channel5;
 8006988:	4b41      	ldr	r3, [pc, #260]	; (8006a90 <HAL_UART_MspInit+0x17c>)
 800698a:	4a42      	ldr	r2, [pc, #264]	; (8006a94 <HAL_UART_MspInit+0x180>)
 800698c:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Request = DMA_REQUEST_2;
 800698e:	4b40      	ldr	r3, [pc, #256]	; (8006a90 <HAL_UART_MspInit+0x17c>)
 8006990:	2202      	movs	r2, #2
 8006992:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8006994:	4b3e      	ldr	r3, [pc, #248]	; (8006a90 <HAL_UART_MspInit+0x17c>)
 8006996:	2200      	movs	r2, #0
 8006998:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800699a:	4b3d      	ldr	r3, [pc, #244]	; (8006a90 <HAL_UART_MspInit+0x17c>)
 800699c:	2200      	movs	r2, #0
 800699e:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 80069a0:	4b3b      	ldr	r3, [pc, #236]	; (8006a90 <HAL_UART_MspInit+0x17c>)
 80069a2:	2280      	movs	r2, #128	; 0x80
 80069a4:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80069a6:	4b3a      	ldr	r3, [pc, #232]	; (8006a90 <HAL_UART_MspInit+0x17c>)
 80069a8:	2200      	movs	r2, #0
 80069aa:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80069ac:	4b38      	ldr	r3, [pc, #224]	; (8006a90 <HAL_UART_MspInit+0x17c>)
 80069ae:	2200      	movs	r2, #0
 80069b0:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_NORMAL;
 80069b2:	4b37      	ldr	r3, [pc, #220]	; (8006a90 <HAL_UART_MspInit+0x17c>)
 80069b4:	2200      	movs	r2, #0
 80069b6:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 80069b8:	4b35      	ldr	r3, [pc, #212]	; (8006a90 <HAL_UART_MspInit+0x17c>)
 80069ba:	2200      	movs	r2, #0
 80069bc:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 80069be:	4834      	ldr	r0, [pc, #208]	; (8006a90 <HAL_UART_MspInit+0x17c>)
 80069c0:	f7f9 ff82 	bl	80008c8 <HAL_DMA_Init>
 80069c4:	4603      	mov	r3, r0
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d001      	beq.n	80069ce <HAL_UART_MspInit+0xba>
    {
      Error_Handler();
 80069ca:	f7ff f809 	bl	80059e0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart4_rx);
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	4a2f      	ldr	r2, [pc, #188]	; (8006a90 <HAL_UART_MspInit+0x17c>)
 80069d2:	66da      	str	r2, [r3, #108]	; 0x6c
 80069d4:	4a2e      	ldr	r2, [pc, #184]	; (8006a90 <HAL_UART_MspInit+0x17c>)
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	6293      	str	r3, [r2, #40]	; 0x28

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 80069da:	2200      	movs	r2, #0
 80069dc:	2100      	movs	r1, #0
 80069de:	2034      	movs	r0, #52	; 0x34
 80069e0:	f7f9 ff3b 	bl	800085a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 80069e4:	2034      	movs	r0, #52	; 0x34
 80069e6:	f7f9 ff54 	bl	8000892 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80069ea:	e049      	b.n	8006a80 <HAL_UART_MspInit+0x16c>
  else if(huart->Instance==USART2)
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	4a29      	ldr	r2, [pc, #164]	; (8006a98 <HAL_UART_MspInit+0x184>)
 80069f2:	4293      	cmp	r3, r2
 80069f4:	d144      	bne.n	8006a80 <HAL_UART_MspInit+0x16c>
    __HAL_RCC_USART2_CLK_ENABLE();
 80069f6:	4b25      	ldr	r3, [pc, #148]	; (8006a8c <HAL_UART_MspInit+0x178>)
 80069f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80069fa:	4a24      	ldr	r2, [pc, #144]	; (8006a8c <HAL_UART_MspInit+0x178>)
 80069fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006a00:	6593      	str	r3, [r2, #88]	; 0x58
 8006a02:	4b22      	ldr	r3, [pc, #136]	; (8006a8c <HAL_UART_MspInit+0x178>)
 8006a04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006a06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006a0a:	613b      	str	r3, [r7, #16]
 8006a0c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006a0e:	4b1f      	ldr	r3, [pc, #124]	; (8006a8c <HAL_UART_MspInit+0x178>)
 8006a10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006a12:	4a1e      	ldr	r2, [pc, #120]	; (8006a8c <HAL_UART_MspInit+0x178>)
 8006a14:	f043 0301 	orr.w	r3, r3, #1
 8006a18:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006a1a:	4b1c      	ldr	r3, [pc, #112]	; (8006a8c <HAL_UART_MspInit+0x178>)
 8006a1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006a1e:	f003 0301 	and.w	r3, r3, #1
 8006a22:	60fb      	str	r3, [r7, #12]
 8006a24:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8006a26:	4b19      	ldr	r3, [pc, #100]	; (8006a8c <HAL_UART_MspInit+0x178>)
 8006a28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006a2a:	4a18      	ldr	r2, [pc, #96]	; (8006a8c <HAL_UART_MspInit+0x178>)
 8006a2c:	f043 0308 	orr.w	r3, r3, #8
 8006a30:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006a32:	4b16      	ldr	r3, [pc, #88]	; (8006a8c <HAL_UART_MspInit+0x178>)
 8006a34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006a36:	f003 0308 	and.w	r3, r3, #8
 8006a3a:	60bb      	str	r3, [r7, #8]
 8006a3c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8006a3e:	2308      	movs	r3, #8
 8006a40:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006a42:	2302      	movs	r3, #2
 8006a44:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006a46:	2300      	movs	r3, #0
 8006a48:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006a4a:	2303      	movs	r3, #3
 8006a4c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8006a4e:	2307      	movs	r3, #7
 8006a50:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006a52:	f107 031c 	add.w	r3, r7, #28
 8006a56:	4619      	mov	r1, r3
 8006a58:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006a5c:	f7fa f9b6 	bl	8000dcc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8006a60:	2320      	movs	r3, #32
 8006a62:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006a64:	2302      	movs	r3, #2
 8006a66:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006a68:	2300      	movs	r3, #0
 8006a6a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006a6c:	2303      	movs	r3, #3
 8006a6e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8006a70:	2307      	movs	r3, #7
 8006a72:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006a74:	f107 031c 	add.w	r3, r7, #28
 8006a78:	4619      	mov	r1, r3
 8006a7a:	4808      	ldr	r0, [pc, #32]	; (8006a9c <HAL_UART_MspInit+0x188>)
 8006a7c:	f7fa f9a6 	bl	8000dcc <HAL_GPIO_Init>
}
 8006a80:	bf00      	nop
 8006a82:	3730      	adds	r7, #48	; 0x30
 8006a84:	46bd      	mov	sp, r7
 8006a86:	bd80      	pop	{r7, pc}
 8006a88:	40004c00 	.word	0x40004c00
 8006a8c:	40021000 	.word	0x40021000
 8006a90:	2000020c 	.word	0x2000020c
 8006a94:	40020458 	.word	0x40020458
 8006a98:	40004400 	.word	0x40004400
 8006a9c:	48000c00 	.word	0x48000c00

08006aa0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8006aa0:	b480      	push	{r7}
 8006aa2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8006aa4:	bf00      	nop
 8006aa6:	46bd      	mov	sp, r7
 8006aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aac:	4770      	bx	lr

08006aae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8006aae:	b480      	push	{r7}
 8006ab0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8006ab2:	e7fe      	b.n	8006ab2 <HardFault_Handler+0x4>

08006ab4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8006ab4:	b480      	push	{r7}
 8006ab6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8006ab8:	e7fe      	b.n	8006ab8 <MemManage_Handler+0x4>

08006aba <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8006aba:	b480      	push	{r7}
 8006abc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8006abe:	e7fe      	b.n	8006abe <BusFault_Handler+0x4>

08006ac0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8006ac0:	b480      	push	{r7}
 8006ac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8006ac4:	e7fe      	b.n	8006ac4 <UsageFault_Handler+0x4>

08006ac6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8006ac6:	b480      	push	{r7}
 8006ac8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8006aca:	bf00      	nop
 8006acc:	46bd      	mov	sp, r7
 8006ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ad2:	4770      	bx	lr

08006ad4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8006ad4:	b480      	push	{r7}
 8006ad6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8006ad8:	bf00      	nop
 8006ada:	46bd      	mov	sp, r7
 8006adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae0:	4770      	bx	lr

08006ae2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8006ae2:	b480      	push	{r7}
 8006ae4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8006ae6:	bf00      	nop
 8006ae8:	46bd      	mov	sp, r7
 8006aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aee:	4770      	bx	lr

08006af0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8006af0:	b580      	push	{r7, lr}
 8006af2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8006af4:	f7f9 fd96 	bl	8000624 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8006af8:	bf00      	nop
 8006afa:	bd80      	pop	{r7, pc}

08006afc <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8006afc:	b580      	push	{r7, lr}
 8006afe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8006b00:	4827      	ldr	r0, [pc, #156]	; (8006ba0 <UART4_IRQHandler+0xa4>)
 8006b02:	f7fc fc1d 	bl	8003340 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */
  if(RESET != __HAL_UART_GET_FLAG(&huart4, UART_FLAG_IDLE)) { //Judging whether it is idle interruption
 8006b06:	4b26      	ldr	r3, [pc, #152]	; (8006ba0 <UART4_IRQHandler+0xa4>)
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	69db      	ldr	r3, [r3, #28]
 8006b0c:	f003 0310 	and.w	r3, r3, #16
 8006b10:	2b10      	cmp	r3, #16
 8006b12:	d143      	bne.n	8006b9c <UART4_IRQHandler+0xa0>
  	__HAL_UART_CLEAR_IDLEFLAG(&huart4);
 8006b14:	4b22      	ldr	r3, [pc, #136]	; (8006ba0 <UART4_IRQHandler+0xa4>)
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	2210      	movs	r2, #16
 8006b1a:	621a      	str	r2, [r3, #32]
  	HAL_UART_DMAStop(&huart4);
 8006b1c:	4820      	ldr	r0, [pc, #128]	; (8006ba0 <UART4_IRQHandler+0xa4>)
 8006b1e:	f7fc fba3 	bl	8003268 <HAL_UART_DMAStop>
  	//uint8_t data_length  = 2000 - __HAL_DMA_GET_COUNTER(&hdma_uart4_rx);
  	if (wait_for_send_ok == 1) {
 8006b22:	4b20      	ldr	r3, [pc, #128]	; (8006ba4 <UART4_IRQHandler+0xa8>)
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	2b01      	cmp	r3, #1
 8006b28:	d11a      	bne.n	8006b60 <UART4_IRQHandler+0x64>
  		if (strstr(esp_recv_buf, ">") == NULL) {
 8006b2a:	213e      	movs	r1, #62	; 0x3e
 8006b2c:	481e      	ldr	r0, [pc, #120]	; (8006ba8 <UART4_IRQHandler+0xac>)
 8006b2e:	f001 f875 	bl	8007c1c <strchr>
 8006b32:	4603      	mov	r3, r0
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d10c      	bne.n	8006b52 <UART4_IRQHandler+0x56>
			HAL_UART_Receive_DMA(esp_huart, esp_recv_buf, 2000);
 8006b38:	4b1c      	ldr	r3, [pc, #112]	; (8006bac <UART4_IRQHandler+0xb0>)
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8006b40:	4919      	ldr	r1, [pc, #100]	; (8006ba8 <UART4_IRQHandler+0xac>)
 8006b42:	4618      	mov	r0, r3
 8006b44:	f7fc fb0c 	bl	8003160 <HAL_UART_Receive_DMA>
			printf("Not good to send: %s\r\n", esp_recv_buf);
 8006b48:	4917      	ldr	r1, [pc, #92]	; (8006ba8 <UART4_IRQHandler+0xac>)
 8006b4a:	4819      	ldr	r0, [pc, #100]	; (8006bb0 <UART4_IRQHandler+0xb4>)
 8006b4c:	f000 ff0a 	bl	8007964 <iprintf>
			return;
 8006b50:	e024      	b.n	8006b9c <UART4_IRQHandler+0xa0>
		} else {
			wait_for_send_ok = 0;
 8006b52:	4b14      	ldr	r3, [pc, #80]	; (8006ba4 <UART4_IRQHandler+0xa8>)
 8006b54:	2200      	movs	r2, #0
 8006b56:	601a      	str	r2, [r3, #0]
			good_for_send = 1;
 8006b58:	4b16      	ldr	r3, [pc, #88]	; (8006bb4 <UART4_IRQHandler+0xb8>)
 8006b5a:	2201      	movs	r2, #1
 8006b5c:	601a      	str	r2, [r3, #0]
 8006b5e:	e01d      	b.n	8006b9c <UART4_IRQHandler+0xa0>
		}
  	} else if (wait_for_message_response == 1) {
 8006b60:	4b15      	ldr	r3, [pc, #84]	; (8006bb8 <UART4_IRQHandler+0xbc>)
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	2b01      	cmp	r3, #1
 8006b66:	d119      	bne.n	8006b9c <UART4_IRQHandler+0xa0>
  		if (strstr(esp_recv_buf, "HTTP") == NULL) {
 8006b68:	4914      	ldr	r1, [pc, #80]	; (8006bbc <UART4_IRQHandler+0xc0>)
 8006b6a:	480f      	ldr	r0, [pc, #60]	; (8006ba8 <UART4_IRQHandler+0xac>)
 8006b6c:	f001 f889 	bl	8007c82 <strstr>
 8006b70:	4603      	mov	r3, r0
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d10c      	bne.n	8006b90 <UART4_IRQHandler+0x94>
			HAL_UART_Receive_DMA(esp_huart, esp_recv_buf, 2000);
 8006b76:	4b0d      	ldr	r3, [pc, #52]	; (8006bac <UART4_IRQHandler+0xb0>)
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8006b7e:	490a      	ldr	r1, [pc, #40]	; (8006ba8 <UART4_IRQHandler+0xac>)
 8006b80:	4618      	mov	r0, r3
 8006b82:	f7fc faed 	bl	8003160 <HAL_UART_Receive_DMA>
			printf("Not real response: %s\r\n", esp_recv_buf);
 8006b86:	4908      	ldr	r1, [pc, #32]	; (8006ba8 <UART4_IRQHandler+0xac>)
 8006b88:	480d      	ldr	r0, [pc, #52]	; (8006bc0 <UART4_IRQHandler+0xc4>)
 8006b8a:	f000 feeb 	bl	8007964 <iprintf>
			return;
 8006b8e:	e005      	b.n	8006b9c <UART4_IRQHandler+0xa0>
		} else {
			wait_for_message_response = 0;
 8006b90:	4b09      	ldr	r3, [pc, #36]	; (8006bb8 <UART4_IRQHandler+0xbc>)
 8006b92:	2200      	movs	r2, #0
 8006b94:	601a      	str	r2, [r3, #0]
			message_pending_handling = 1;
 8006b96:	4b0b      	ldr	r3, [pc, #44]	; (8006bc4 <UART4_IRQHandler+0xc8>)
 8006b98:	2201      	movs	r2, #1
 8006b9a:	601a      	str	r2, [r3, #0]
		}
  	}
  }
  /* USER CODE END UART4_IRQn 1 */
}
 8006b9c:	bd80      	pop	{r7, pc}
 8006b9e:	bf00      	nop
 8006ba0:	200002e8 	.word	0x200002e8
 8006ba4:	20000c24 	.word	0x20000c24
 8006ba8:	20000454 	.word	0x20000454
 8006bac:	20000c28 	.word	0x20000c28
 8006bb0:	08008fe0 	.word	0x08008fe0
 8006bb4:	20000c2c 	.word	0x20000c2c
 8006bb8:	2000044c 	.word	0x2000044c
 8006bbc:	08008ff8 	.word	0x08008ff8
 8006bc0:	08009000 	.word	0x08009000
 8006bc4:	20000450 	.word	0x20000450

08006bc8 <DMA2_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA2 channel5 global interrupt.
  */
void DMA2_Channel5_IRQHandler(void)
{
 8006bc8:	b580      	push	{r7, lr}
 8006bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel5_IRQn 0 */

  /* USER CODE END DMA2_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 8006bcc:	4802      	ldr	r0, [pc, #8]	; (8006bd8 <DMA2_Channel5_IRQHandler+0x10>)
 8006bce:	f7fa f812 	bl	8000bf6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel5_IRQn 1 */

  /* USER CODE END DMA2_Channel5_IRQn 1 */
}
 8006bd2:	bf00      	nop
 8006bd4:	bd80      	pop	{r7, pc}
 8006bd6:	bf00      	nop
 8006bd8:	2000020c 	.word	0x2000020c

08006bdc <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8006bdc:	b580      	push	{r7, lr}
 8006bde:	b084      	sub	sp, #16
 8006be0:	af00      	add	r7, sp, #0
 8006be2:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8006be4:	4b11      	ldr	r3, [pc, #68]	; (8006c2c <_sbrk+0x50>)
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d102      	bne.n	8006bf2 <_sbrk+0x16>
		heap_end = &end;
 8006bec:	4b0f      	ldr	r3, [pc, #60]	; (8006c2c <_sbrk+0x50>)
 8006bee:	4a10      	ldr	r2, [pc, #64]	; (8006c30 <_sbrk+0x54>)
 8006bf0:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8006bf2:	4b0e      	ldr	r3, [pc, #56]	; (8006c2c <_sbrk+0x50>)
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8006bf8:	4b0c      	ldr	r3, [pc, #48]	; (8006c2c <_sbrk+0x50>)
 8006bfa:	681a      	ldr	r2, [r3, #0]
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	4413      	add	r3, r2
 8006c00:	466a      	mov	r2, sp
 8006c02:	4293      	cmp	r3, r2
 8006c04:	d907      	bls.n	8006c16 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8006c06:	f000 fdb5 	bl	8007774 <__errno>
 8006c0a:	4602      	mov	r2, r0
 8006c0c:	230c      	movs	r3, #12
 8006c0e:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8006c10:	f04f 33ff 	mov.w	r3, #4294967295
 8006c14:	e006      	b.n	8006c24 <_sbrk+0x48>
	}

	heap_end += incr;
 8006c16:	4b05      	ldr	r3, [pc, #20]	; (8006c2c <_sbrk+0x50>)
 8006c18:	681a      	ldr	r2, [r3, #0]
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	4413      	add	r3, r2
 8006c1e:	4a03      	ldr	r2, [pc, #12]	; (8006c2c <_sbrk+0x50>)
 8006c20:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8006c22:	68fb      	ldr	r3, [r7, #12]
}
 8006c24:	4618      	mov	r0, r3
 8006c26:	3710      	adds	r7, #16
 8006c28:	46bd      	mov	sp, r7
 8006c2a:	bd80      	pop	{r7, pc}
 8006c2c:	200001f8 	.word	0x200001f8
 8006c30:	20000c38 	.word	0x20000c38

08006c34 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8006c34:	b480      	push	{r7}
 8006c36:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8006c38:	4b17      	ldr	r3, [pc, #92]	; (8006c98 <SystemInit+0x64>)
 8006c3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006c3e:	4a16      	ldr	r2, [pc, #88]	; (8006c98 <SystemInit+0x64>)
 8006c40:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006c44:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8006c48:	4b14      	ldr	r3, [pc, #80]	; (8006c9c <SystemInit+0x68>)
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	4a13      	ldr	r2, [pc, #76]	; (8006c9c <SystemInit+0x68>)
 8006c4e:	f043 0301 	orr.w	r3, r3, #1
 8006c52:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8006c54:	4b11      	ldr	r3, [pc, #68]	; (8006c9c <SystemInit+0x68>)
 8006c56:	2200      	movs	r2, #0
 8006c58:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8006c5a:	4b10      	ldr	r3, [pc, #64]	; (8006c9c <SystemInit+0x68>)
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	4a0f      	ldr	r2, [pc, #60]	; (8006c9c <SystemInit+0x68>)
 8006c60:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8006c64:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8006c68:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8006c6a:	4b0c      	ldr	r3, [pc, #48]	; (8006c9c <SystemInit+0x68>)
 8006c6c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8006c70:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8006c72:	4b0a      	ldr	r3, [pc, #40]	; (8006c9c <SystemInit+0x68>)
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	4a09      	ldr	r2, [pc, #36]	; (8006c9c <SystemInit+0x68>)
 8006c78:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006c7c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8006c7e:	4b07      	ldr	r3, [pc, #28]	; (8006c9c <SystemInit+0x68>)
 8006c80:	2200      	movs	r2, #0
 8006c82:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8006c84:	4b04      	ldr	r3, [pc, #16]	; (8006c98 <SystemInit+0x64>)
 8006c86:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8006c8a:	609a      	str	r2, [r3, #8]
#endif
}
 8006c8c:	bf00      	nop
 8006c8e:	46bd      	mov	sp, r7
 8006c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c94:	4770      	bx	lr
 8006c96:	bf00      	nop
 8006c98:	e000ed00 	.word	0xe000ed00
 8006c9c:	40021000 	.word	0x40021000

08006ca0 <count_digits>:
#include "utility.h"

// count the number of digits in a number
int count_digits(int n) {
 8006ca0:	b480      	push	{r7}
 8006ca2:	b085      	sub	sp, #20
 8006ca4:	af00      	add	r7, sp, #0
 8006ca6:	6078      	str	r0, [r7, #4]
	int digits = 0;
 8006ca8:	2300      	movs	r3, #0
 8006caa:	60fb      	str	r3, [r7, #12]
	while (n != 0) {
 8006cac:	e00a      	b.n	8006cc4 <count_digits+0x24>
		n /= 10;
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	4a09      	ldr	r2, [pc, #36]	; (8006cd8 <count_digits+0x38>)
 8006cb2:	fb82 1203 	smull	r1, r2, r2, r3
 8006cb6:	1092      	asrs	r2, r2, #2
 8006cb8:	17db      	asrs	r3, r3, #31
 8006cba:	1ad3      	subs	r3, r2, r3
 8006cbc:	607b      	str	r3, [r7, #4]
		++digits;
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	3301      	adds	r3, #1
 8006cc2:	60fb      	str	r3, [r7, #12]
	while (n != 0) {
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d1f1      	bne.n	8006cae <count_digits+0xe>
	}
	return digits;
 8006cca:	68fb      	ldr	r3, [r7, #12]
}
 8006ccc:	4618      	mov	r0, r3
 8006cce:	3714      	adds	r7, #20
 8006cd0:	46bd      	mov	sp, r7
 8006cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cd6:	4770      	bx	lr
 8006cd8:	66666667 	.word	0x66666667

08006cdc <str_to_uint>:
	}
	printf("\r\n");
}

// converts a string into a uint8_t array
void str_to_uint(char* str, uint8_t* arr, int length) {
 8006cdc:	b480      	push	{r7}
 8006cde:	b087      	sub	sp, #28
 8006ce0:	af00      	add	r7, sp, #0
 8006ce2:	60f8      	str	r0, [r7, #12]
 8006ce4:	60b9      	str	r1, [r7, #8]
 8006ce6:	607a      	str	r2, [r7, #4]
	int i;
	for (i = 0; i < length; ++i) {
 8006ce8:	2300      	movs	r3, #0
 8006cea:	617b      	str	r3, [r7, #20]
 8006cec:	e00a      	b.n	8006d04 <str_to_uint+0x28>
		arr[i] = (uint8_t)str[i];
 8006cee:	697b      	ldr	r3, [r7, #20]
 8006cf0:	68fa      	ldr	r2, [r7, #12]
 8006cf2:	441a      	add	r2, r3
 8006cf4:	697b      	ldr	r3, [r7, #20]
 8006cf6:	68b9      	ldr	r1, [r7, #8]
 8006cf8:	440b      	add	r3, r1
 8006cfa:	7812      	ldrb	r2, [r2, #0]
 8006cfc:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < length; ++i) {
 8006cfe:	697b      	ldr	r3, [r7, #20]
 8006d00:	3301      	adds	r3, #1
 8006d02:	617b      	str	r3, [r7, #20]
 8006d04:	697a      	ldr	r2, [r7, #20]
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	429a      	cmp	r2, r3
 8006d0a:	dbf0      	blt.n	8006cee <str_to_uint+0x12>
	}
}
 8006d0c:	bf00      	nop
 8006d0e:	371c      	adds	r7, #28
 8006d10:	46bd      	mov	sp, r7
 8006d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d16:	4770      	bx	lr

08006d18 <esp8266_init>:
// set up the module and connect to internet
// currently uses blocking/polling so is dumb but is during setup so not the end of the world
// pass huart for esp, connection=0 for heroku, 1 for ptsv2
// TODO: set up to take in wifi name and password as params
// TODO: add set up verification checks
void esp8266_init(UART_HandleTypeDef* huart, int wifi, int fast) {
 8006d18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006d1a:	b0d5      	sub	sp, #340	; 0x154
 8006d1c:	af00      	add	r7, sp, #0
 8006d1e:	f107 030c 	add.w	r3, r7, #12
 8006d22:	6018      	str	r0, [r3, #0]
 8006d24:	f107 0308 	add.w	r3, r7, #8
 8006d28:	6019      	str	r1, [r3, #0]
 8006d2a:	1d3b      	adds	r3, r7, #4
 8006d2c:	601a      	str	r2, [r3, #0]
	esp_huart = huart;
 8006d2e:	4ac9      	ldr	r2, [pc, #804]	; (8007054 <esp8266_init+0x33c>)
 8006d30:	f107 030c 	add.w	r3, r7, #12
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	6013      	str	r3, [r2, #0]
	wait_for_send_ok = 0;
 8006d38:	4bc7      	ldr	r3, [pc, #796]	; (8007058 <esp8266_init+0x340>)
 8006d3a:	2200      	movs	r2, #0
 8006d3c:	601a      	str	r2, [r3, #0]
	wait_for_message_response = 0;
 8006d3e:	4bc7      	ldr	r3, [pc, #796]	; (800705c <esp8266_init+0x344>)
 8006d40:	2200      	movs	r2, #0
 8006d42:	601a      	str	r2, [r3, #0]
	good_for_send = 0;
 8006d44:	4bc6      	ldr	r3, [pc, #792]	; (8007060 <esp8266_init+0x348>)
 8006d46:	2200      	movs	r2, #0
 8006d48:	601a      	str	r2, [r3, #0]
	ready_for_next_message = 1;
 8006d4a:	4bc6      	ldr	r3, [pc, #792]	; (8007064 <esp8266_init+0x34c>)
 8006d4c:	2201      	movs	r2, #1
 8006d4e:	601a      	str	r2, [r3, #0]
	message_pending_handling = 0;
 8006d50:	4bc5      	ldr	r3, [pc, #788]	; (8007068 <esp8266_init+0x350>)
 8006d52:	2200      	movs	r2, #0
 8006d54:	601a      	str	r2, [r3, #0]
	message_queue_head = NULL;
 8006d56:	4bc5      	ldr	r3, [pc, #788]	; (800706c <esp8266_init+0x354>)
 8006d58:	2200      	movs	r2, #0
 8006d5a:	601a      	str	r2, [r3, #0]

	// reset
	if (fast != 1) {
 8006d5c:	1d3b      	adds	r3, r7, #4
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	2b01      	cmp	r3, #1
 8006d62:	d06b      	beq.n	8006e3c <esp8266_init+0x124>
		printf("reset...\r\n");
 8006d64:	48c2      	ldr	r0, [pc, #776]	; (8007070 <esp8266_init+0x358>)
 8006d66:	f000 fe71 	bl	8007a4c <puts>
		uint8_t reset[] = "AT+RST\r\n";
 8006d6a:	4ac2      	ldr	r2, [pc, #776]	; (8007074 <esp8266_init+0x35c>)
 8006d6c:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8006d70:	ca07      	ldmia	r2, {r0, r1, r2}
 8006d72:	c303      	stmia	r3!, {r0, r1}
 8006d74:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit(esp_huart, reset, sizeof(reset)/sizeof(uint8_t), 100);
 8006d76:	4bb7      	ldr	r3, [pc, #732]	; (8007054 <esp8266_init+0x33c>)
 8006d78:	6818      	ldr	r0, [r3, #0]
 8006d7a:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
 8006d7e:	2364      	movs	r3, #100	; 0x64
 8006d80:	2209      	movs	r2, #9
 8006d82:	f7fb ffeb 	bl	8002d5c <HAL_UART_Transmit>
		HAL_UART_Receive(esp_huart, esp_recv_buf, 2000, 5000);
 8006d86:	4bb3      	ldr	r3, [pc, #716]	; (8007054 <esp8266_init+0x33c>)
 8006d88:	6818      	ldr	r0, [r3, #0]
 8006d8a:	f241 3388 	movw	r3, #5000	; 0x1388
 8006d8e:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8006d92:	49b9      	ldr	r1, [pc, #740]	; (8007078 <esp8266_init+0x360>)
 8006d94:	f7fc f875 	bl	8002e82 <HAL_UART_Receive>
		printf("%s\r\n", esp_recv_buf);
 8006d98:	49b7      	ldr	r1, [pc, #732]	; (8007078 <esp8266_init+0x360>)
 8006d9a:	48b8      	ldr	r0, [pc, #736]	; (800707c <esp8266_init+0x364>)
 8006d9c:	f000 fde2 	bl	8007964 <iprintf>
		memset(esp_recv_buf, 0, 2000);
 8006da0:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8006da4:	2100      	movs	r1, #0
 8006da6:	48b4      	ldr	r0, [pc, #720]	; (8007078 <esp8266_init+0x360>)
 8006da8:	f000 fd2b 	bl	8007802 <memset>

		// set mode to station/client
		printf("set mode...\r\n");
 8006dac:	48b4      	ldr	r0, [pc, #720]	; (8007080 <esp8266_init+0x368>)
 8006dae:	f000 fe4d 	bl	8007a4c <puts>
		uint8_t mode[] = "AT+CWMODE=1\r\n";
 8006db2:	4bb4      	ldr	r3, [pc, #720]	; (8007084 <esp8266_init+0x36c>)
 8006db4:	f107 04e8 	add.w	r4, r7, #232	; 0xe8
 8006db8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006dba:	c407      	stmia	r4!, {r0, r1, r2}
 8006dbc:	8023      	strh	r3, [r4, #0]
		HAL_UART_Transmit(esp_huart, mode, sizeof(mode)/sizeof(uint8_t), 100);
 8006dbe:	4ba5      	ldr	r3, [pc, #660]	; (8007054 <esp8266_init+0x33c>)
 8006dc0:	6818      	ldr	r0, [r3, #0]
 8006dc2:	f107 01e8 	add.w	r1, r7, #232	; 0xe8
 8006dc6:	2364      	movs	r3, #100	; 0x64
 8006dc8:	220e      	movs	r2, #14
 8006dca:	f7fb ffc7 	bl	8002d5c <HAL_UART_Transmit>
		HAL_UART_Receive(esp_huart, esp_recv_buf, 2000, 500);
 8006dce:	4ba1      	ldr	r3, [pc, #644]	; (8007054 <esp8266_init+0x33c>)
 8006dd0:	6818      	ldr	r0, [r3, #0]
 8006dd2:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8006dd6:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8006dda:	49a7      	ldr	r1, [pc, #668]	; (8007078 <esp8266_init+0x360>)
 8006ddc:	f7fc f851 	bl	8002e82 <HAL_UART_Receive>
		printf("%s\r\n", esp_recv_buf);
 8006de0:	49a5      	ldr	r1, [pc, #660]	; (8007078 <esp8266_init+0x360>)
 8006de2:	48a6      	ldr	r0, [pc, #664]	; (800707c <esp8266_init+0x364>)
 8006de4:	f000 fdbe 	bl	8007964 <iprintf>
		memset(esp_recv_buf, 0, 2000);
 8006de8:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8006dec:	2100      	movs	r1, #0
 8006dee:	48a2      	ldr	r0, [pc, #648]	; (8007078 <esp8266_init+0x360>)
 8006df0:	f000 fd07 	bl	8007802 <memset>

		// set connections to 1 at a time
		printf("set connections...\r\n");
 8006df4:	48a4      	ldr	r0, [pc, #656]	; (8007088 <esp8266_init+0x370>)
 8006df6:	f000 fe29 	bl	8007a4c <puts>
		uint8_t numcons[] = "AT+CIPMUX=0\r\n";
 8006dfa:	4ba4      	ldr	r3, [pc, #656]	; (800708c <esp8266_init+0x374>)
 8006dfc:	f107 04d8 	add.w	r4, r7, #216	; 0xd8
 8006e00:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006e02:	c407      	stmia	r4!, {r0, r1, r2}
 8006e04:	8023      	strh	r3, [r4, #0]
		HAL_UART_Transmit(esp_huart, numcons, sizeof(numcons)/sizeof(uint8_t), 100);
 8006e06:	4b93      	ldr	r3, [pc, #588]	; (8007054 <esp8266_init+0x33c>)
 8006e08:	6818      	ldr	r0, [r3, #0]
 8006e0a:	f107 01d8 	add.w	r1, r7, #216	; 0xd8
 8006e0e:	2364      	movs	r3, #100	; 0x64
 8006e10:	220e      	movs	r2, #14
 8006e12:	f7fb ffa3 	bl	8002d5c <HAL_UART_Transmit>
		HAL_UART_Receive(esp_huart, esp_recv_buf, 2000, 500);
 8006e16:	4b8f      	ldr	r3, [pc, #572]	; (8007054 <esp8266_init+0x33c>)
 8006e18:	6818      	ldr	r0, [r3, #0]
 8006e1a:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8006e1e:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8006e22:	4995      	ldr	r1, [pc, #596]	; (8007078 <esp8266_init+0x360>)
 8006e24:	f7fc f82d 	bl	8002e82 <HAL_UART_Receive>
		printf("%s\r\n", esp_recv_buf);
 8006e28:	4993      	ldr	r1, [pc, #588]	; (8007078 <esp8266_init+0x360>)
 8006e2a:	4894      	ldr	r0, [pc, #592]	; (800707c <esp8266_init+0x364>)
 8006e2c:	f000 fd9a 	bl	8007964 <iprintf>
		memset(esp_recv_buf, 0, 2000);
 8006e30:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8006e34:	2100      	movs	r1, #0
 8006e36:	4890      	ldr	r0, [pc, #576]	; (8007078 <esp8266_init+0x360>)
 8006e38:	f000 fce3 	bl	8007802 <memset>
	}

	// connect to given wifi
	if (wifi != 0) {
 8006e3c:	f107 0308 	add.w	r3, r7, #8
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	f000 814d 	beq.w	80070e2 <esp8266_init+0x3ca>
	  printf("connect to wifi...\r\n");
 8006e48:	4891      	ldr	r0, [pc, #580]	; (8007090 <esp8266_init+0x378>)
 8006e4a:	f000 fdff 	bl	8007a4c <puts>
	  if (wifi == 2) {
 8006e4e:	f107 0308 	add.w	r3, r7, #8
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	2b02      	cmp	r3, #2
 8006e56:	d128      	bne.n	8006eaa <esp8266_init+0x192>
		  uint8_t connect[] = "AT+CWJAP=\"TEST-HOTSPOT\",\"65c9O21=\"\r\n";
 8006e58:	4b8e      	ldr	r3, [pc, #568]	; (8007094 <esp8266_init+0x37c>)
 8006e5a:	f107 0474 	add.w	r4, r7, #116	; 0x74
 8006e5e:	461d      	mov	r5, r3
 8006e60:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006e62:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006e64:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006e66:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006e68:	e895 0003 	ldmia.w	r5, {r0, r1}
 8006e6c:	6020      	str	r0, [r4, #0]
 8006e6e:	3404      	adds	r4, #4
 8006e70:	7021      	strb	r1, [r4, #0]
		  HAL_UART_Transmit(esp_huart, connect, sizeof(connect)/sizeof(uint8_t), 100);
 8006e72:	4b78      	ldr	r3, [pc, #480]	; (8007054 <esp8266_init+0x33c>)
 8006e74:	6818      	ldr	r0, [r3, #0]
 8006e76:	f107 0174 	add.w	r1, r7, #116	; 0x74
 8006e7a:	2364      	movs	r3, #100	; 0x64
 8006e7c:	2225      	movs	r2, #37	; 0x25
 8006e7e:	f7fb ff6d 	bl	8002d5c <HAL_UART_Transmit>
		  HAL_UART_Receive(esp_huart, esp_recv_buf, 2000, 10000);
 8006e82:	4b74      	ldr	r3, [pc, #464]	; (8007054 <esp8266_init+0x33c>)
 8006e84:	6818      	ldr	r0, [r3, #0]
 8006e86:	f242 7310 	movw	r3, #10000	; 0x2710
 8006e8a:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8006e8e:	497a      	ldr	r1, [pc, #488]	; (8007078 <esp8266_init+0x360>)
 8006e90:	f7fb fff7 	bl	8002e82 <HAL_UART_Receive>
		  printf("%s\r\n", esp_recv_buf);
 8006e94:	4978      	ldr	r1, [pc, #480]	; (8007078 <esp8266_init+0x360>)
 8006e96:	4879      	ldr	r0, [pc, #484]	; (800707c <esp8266_init+0x364>)
 8006e98:	f000 fd64 	bl	8007964 <iprintf>
		  memset(esp_recv_buf, 0, 2000);
 8006e9c:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8006ea0:	2100      	movs	r1, #0
 8006ea2:	4875      	ldr	r0, [pc, #468]	; (8007078 <esp8266_init+0x360>)
 8006ea4:	f000 fcad 	bl	8007802 <memset>
 8006ea8:	e11b      	b.n	80070e2 <esp8266_init+0x3ca>
	  } else {
		  uint8_t wifi_name[100];
		  memset(wifi_name, 0, 100);
 8006eaa:	f107 0310 	add.w	r3, r7, #16
 8006eae:	2264      	movs	r2, #100	; 0x64
 8006eb0:	2100      	movs	r1, #0
 8006eb2:	4618      	mov	r0, r3
 8006eb4:	f000 fca5 	bl	8007802 <memset>
		  printf("Please scan QR code for WiFi name:\r\n");
 8006eb8:	4877      	ldr	r0, [pc, #476]	; (8007098 <esp8266_init+0x380>)
 8006eba:	f000 fdc7 	bl	8007a4c <puts>
		  while (wifi_name[0] == 0) {
 8006ebe:	e008      	b.n	8006ed2 <esp8266_init+0x1ba>
			  HAL_UART_Receive(qr_huart, wifi_name, 100, 1000);
 8006ec0:	4b76      	ldr	r3, [pc, #472]	; (800709c <esp8266_init+0x384>)
 8006ec2:	6818      	ldr	r0, [r3, #0]
 8006ec4:	f107 0110 	add.w	r1, r7, #16
 8006ec8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006ecc:	2264      	movs	r2, #100	; 0x64
 8006ece:	f7fb ffd8 	bl	8002e82 <HAL_UART_Receive>
		  while (wifi_name[0] == 0) {
 8006ed2:	f107 0310 	add.w	r3, r7, #16
 8006ed6:	781b      	ldrb	r3, [r3, #0]
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d0f1      	beq.n	8006ec0 <esp8266_init+0x1a8>
		  }
		  printf("%s\r\n", wifi_name);
 8006edc:	f107 0310 	add.w	r3, r7, #16
 8006ee0:	4619      	mov	r1, r3
 8006ee2:	4866      	ldr	r0, [pc, #408]	; (800707c <esp8266_init+0x364>)
 8006ee4:	f000 fd3e 	bl	8007964 <iprintf>
		  wifi_name[strlen(wifi_name)-1] = 0; // remove ending newline
 8006ee8:	f107 0310 	add.w	r3, r7, #16
 8006eec:	4618      	mov	r0, r3
 8006eee:	f7f9 f96f 	bl	80001d0 <strlen>
 8006ef2:	4603      	mov	r3, r0
 8006ef4:	3b01      	subs	r3, #1
 8006ef6:	f107 0210 	add.w	r2, r7, #16
 8006efa:	2100      	movs	r1, #0
 8006efc:	54d1      	strb	r1, [r2, r3]

		  uint8_t wifi_pass[100];
		  memset(wifi_pass, 0, 100);
 8006efe:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8006f02:	2264      	movs	r2, #100	; 0x64
 8006f04:	2100      	movs	r1, #0
 8006f06:	4618      	mov	r0, r3
 8006f08:	f000 fc7b 	bl	8007802 <memset>
		  printf("Please scan QR code for WiFi password:\r\n");
 8006f0c:	4864      	ldr	r0, [pc, #400]	; (80070a0 <esp8266_init+0x388>)
 8006f0e:	f000 fd9d 	bl	8007a4c <puts>
		  while (wifi_pass[0] == 0) {
 8006f12:	e008      	b.n	8006f26 <esp8266_init+0x20e>
			  HAL_UART_Receive(qr_huart, wifi_pass, 100, 1000);
 8006f14:	4b61      	ldr	r3, [pc, #388]	; (800709c <esp8266_init+0x384>)
 8006f16:	6818      	ldr	r0, [r3, #0]
 8006f18:	f107 0174 	add.w	r1, r7, #116	; 0x74
 8006f1c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006f20:	2264      	movs	r2, #100	; 0x64
 8006f22:	f7fb ffae 	bl	8002e82 <HAL_UART_Receive>
		  while (wifi_pass[0] == 0) {
 8006f26:	f897 3074 	ldrb.w	r3, [r7, #116]	; 0x74
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d0f2      	beq.n	8006f14 <esp8266_init+0x1fc>
		  }
		  printf("%s\r\n", wifi_pass);
 8006f2e:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8006f32:	4619      	mov	r1, r3
 8006f34:	4851      	ldr	r0, [pc, #324]	; (800707c <esp8266_init+0x364>)
 8006f36:	f000 fd15 	bl	8007964 <iprintf>
		  wifi_pass[strlen(wifi_pass)-1] = 0; // remove ending newline
 8006f3a:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8006f3e:	4618      	mov	r0, r3
 8006f40:	f7f9 f946 	bl	80001d0 <strlen>
 8006f44:	4603      	mov	r3, r0
 8006f46:	3b01      	subs	r3, #1
 8006f48:	f507 72a8 	add.w	r2, r7, #336	; 0x150
 8006f4c:	4413      	add	r3, r2
 8006f4e:	2200      	movs	r2, #0
 8006f50:	f803 2cdc 	strb.w	r2, [r3, #-220]

		  int c_size = strlen(wifi_name) + strlen(wifi_pass) + 16;
 8006f54:	f107 0310 	add.w	r3, r7, #16
 8006f58:	4618      	mov	r0, r3
 8006f5a:	f7f9 f939 	bl	80001d0 <strlen>
 8006f5e:	4604      	mov	r4, r0
 8006f60:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8006f64:	4618      	mov	r0, r3
 8006f66:	f7f9 f933 	bl	80001d0 <strlen>
 8006f6a:	4603      	mov	r3, r0
 8006f6c:	4423      	add	r3, r4
 8006f6e:	3310      	adds	r3, #16
 8006f70:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
		  uint8_t connect[c_size];
 8006f74:	f8d7 514c 	ldr.w	r5, [r7, #332]	; 0x14c
 8006f78:	466b      	mov	r3, sp
 8006f7a:	461e      	mov	r6, r3
 8006f7c:	1e6b      	subs	r3, r5, #1
 8006f7e:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148
 8006f82:	462b      	mov	r3, r5
 8006f84:	4619      	mov	r1, r3
 8006f86:	f04f 0200 	mov.w	r2, #0
 8006f8a:	f04f 0300 	mov.w	r3, #0
 8006f8e:	f04f 0400 	mov.w	r4, #0
 8006f92:	00d4      	lsls	r4, r2, #3
 8006f94:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8006f98:	00cb      	lsls	r3, r1, #3
 8006f9a:	462b      	mov	r3, r5
 8006f9c:	4619      	mov	r1, r3
 8006f9e:	f04f 0200 	mov.w	r2, #0
 8006fa2:	f04f 0300 	mov.w	r3, #0
 8006fa6:	f04f 0400 	mov.w	r4, #0
 8006faa:	00d4      	lsls	r4, r2, #3
 8006fac:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8006fb0:	00cb      	lsls	r3, r1, #3
 8006fb2:	462b      	mov	r3, r5
 8006fb4:	3307      	adds	r3, #7
 8006fb6:	08db      	lsrs	r3, r3, #3
 8006fb8:	00db      	lsls	r3, r3, #3
 8006fba:	ebad 0d03 	sub.w	sp, sp, r3
 8006fbe:	466b      	mov	r3, sp
 8006fc0:	3300      	adds	r3, #0
 8006fc2:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
		  char connect_str[c_size];
 8006fc6:	f8d7 014c 	ldr.w	r0, [r7, #332]	; 0x14c
 8006fca:	1e43      	subs	r3, r0, #1
 8006fcc:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
 8006fd0:	4603      	mov	r3, r0
 8006fd2:	4619      	mov	r1, r3
 8006fd4:	f04f 0200 	mov.w	r2, #0
 8006fd8:	f04f 0300 	mov.w	r3, #0
 8006fdc:	f04f 0400 	mov.w	r4, #0
 8006fe0:	00d4      	lsls	r4, r2, #3
 8006fe2:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8006fe6:	00cb      	lsls	r3, r1, #3
 8006fe8:	4603      	mov	r3, r0
 8006fea:	4619      	mov	r1, r3
 8006fec:	f04f 0200 	mov.w	r2, #0
 8006ff0:	f04f 0300 	mov.w	r3, #0
 8006ff4:	f04f 0400 	mov.w	r4, #0
 8006ff8:	00d4      	lsls	r4, r2, #3
 8006ffa:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8006ffe:	00cb      	lsls	r3, r1, #3
 8007000:	4603      	mov	r3, r0
 8007002:	3307      	adds	r3, #7
 8007004:	08db      	lsrs	r3, r3, #3
 8007006:	00db      	lsls	r3, r3, #3
 8007008:	ebad 0d03 	sub.w	sp, sp, r3
 800700c:	466b      	mov	r3, sp
 800700e:	3300      	adds	r3, #0
 8007010:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
		  sprintf(connect_str, "AT+CWJAP=\"%s\",\"%s\"\r\n", wifi_name, wifi_pass);
 8007014:	f8d7 013c 	ldr.w	r0, [r7, #316]	; 0x13c
 8007018:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800701c:	f107 0210 	add.w	r2, r7, #16
 8007020:	4920      	ldr	r1, [pc, #128]	; (80070a4 <esp8266_init+0x38c>)
 8007022:	f000 fddb 	bl	8007bdc <siprintf>
		  printf("Connection command: %s\r\n", connect_str);
 8007026:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 800702a:	4619      	mov	r1, r3
 800702c:	481e      	ldr	r0, [pc, #120]	; (80070a8 <esp8266_init+0x390>)
 800702e:	f000 fc99 	bl	8007964 <iprintf>
		  str_to_uint(connect_str, connect, 216);
 8007032:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8007036:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 800703a:	22d8      	movs	r2, #216	; 0xd8
 800703c:	4618      	mov	r0, r3
 800703e:	f7ff fe4d 	bl	8006cdc <str_to_uint>
		  HAL_UART_Transmit(esp_huart, connect, sizeof(connect)/sizeof(uint8_t), 100);
 8007042:	4b04      	ldr	r3, [pc, #16]	; (8007054 <esp8266_init+0x33c>)
 8007044:	6818      	ldr	r0, [r3, #0]
 8007046:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 800704a:	b2aa      	uxth	r2, r5
 800704c:	2364      	movs	r3, #100	; 0x64
 800704e:	f7fb fe85 	bl	8002d5c <HAL_UART_Transmit>
		  while (strstr(esp_recv_buf, "WIFI GOT IP") == NULL) {
 8007052:	e034      	b.n	80070be <esp8266_init+0x3a6>
 8007054:	20000c28 	.word	0x20000c28
 8007058:	20000c24 	.word	0x20000c24
 800705c:	2000044c 	.word	0x2000044c
 8007060:	20000c2c 	.word	0x20000c2c
 8007064:	20000c30 	.word	0x20000c30
 8007068:	20000450 	.word	0x20000450
 800706c:	200002a8 	.word	0x200002a8
 8007070:	08009018 	.word	0x08009018
 8007074:	08009128 	.word	0x08009128
 8007078:	20000454 	.word	0x20000454
 800707c:	08009024 	.word	0x08009024
 8007080:	0800902c 	.word	0x0800902c
 8007084:	08009134 	.word	0x08009134
 8007088:	0800903c 	.word	0x0800903c
 800708c:	08009144 	.word	0x08009144
 8007090:	08009050 	.word	0x08009050
 8007094:	08009154 	.word	0x08009154
 8007098:	08009064 	.word	0x08009064
 800709c:	200003ec 	.word	0x200003ec
 80070a0:	08009088 	.word	0x08009088
 80070a4:	080090b0 	.word	0x080090b0
 80070a8:	080090c8 	.word	0x080090c8
			  HAL_UART_Receive(esp_huart, esp_recv_buf, 2000, 5000);
 80070ac:	4b2e      	ldr	r3, [pc, #184]	; (8007168 <esp8266_init+0x450>)
 80070ae:	6818      	ldr	r0, [r3, #0]
 80070b0:	f241 3388 	movw	r3, #5000	; 0x1388
 80070b4:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80070b8:	492c      	ldr	r1, [pc, #176]	; (800716c <esp8266_init+0x454>)
 80070ba:	f7fb fee2 	bl	8002e82 <HAL_UART_Receive>
		  while (strstr(esp_recv_buf, "WIFI GOT IP") == NULL) {
 80070be:	492c      	ldr	r1, [pc, #176]	; (8007170 <esp8266_init+0x458>)
 80070c0:	482a      	ldr	r0, [pc, #168]	; (800716c <esp8266_init+0x454>)
 80070c2:	f000 fdde 	bl	8007c82 <strstr>
 80070c6:	4603      	mov	r3, r0
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d0ef      	beq.n	80070ac <esp8266_init+0x394>
		  }
		  printf("%s\r\n", esp_recv_buf);
 80070cc:	4927      	ldr	r1, [pc, #156]	; (800716c <esp8266_init+0x454>)
 80070ce:	4829      	ldr	r0, [pc, #164]	; (8007174 <esp8266_init+0x45c>)
 80070d0:	f000 fc48 	bl	8007964 <iprintf>
		  memset(esp_recv_buf, 0, 2000);
 80070d4:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80070d8:	2100      	movs	r1, #0
 80070da:	4824      	ldr	r0, [pc, #144]	; (800716c <esp8266_init+0x454>)
 80070dc:	f000 fb91 	bl	8007802 <memset>
 80070e0:	46b5      	mov	sp, r6
	  }
	}

	// start tcp connection to server
	printf("connect to VQ web server...\r\n");
 80070e2:	4825      	ldr	r0, [pc, #148]	; (8007178 <esp8266_init+0x460>)
 80070e4:	f000 fcb2 	bl	8007a4c <puts>
	uint8_t start[] = "AT+CIPSTART=\"TCP\",\"virtualqueue477.herokuapp.com\",80\r\n";
 80070e8:	4b24      	ldr	r3, [pc, #144]	; (800717c <esp8266_init+0x464>)
 80070ea:	f507 7482 	add.w	r4, r7, #260	; 0x104
 80070ee:	461d      	mov	r5, r3
 80070f0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80070f2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80070f4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80070f6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80070f8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80070fa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80070fc:	e895 0003 	ldmia.w	r5, {r0, r1}
 8007100:	6020      	str	r0, [r4, #0]
 8007102:	3404      	adds	r4, #4
 8007104:	8021      	strh	r1, [r4, #0]
 8007106:	3402      	adds	r4, #2
 8007108:	0c0b      	lsrs	r3, r1, #16
 800710a:	7023      	strb	r3, [r4, #0]
	HAL_UART_Transmit(esp_huart, start, sizeof(start)/sizeof(uint8_t), 100);
 800710c:	4b16      	ldr	r3, [pc, #88]	; (8007168 <esp8266_init+0x450>)
 800710e:	6818      	ldr	r0, [r3, #0]
 8007110:	f507 7182 	add.w	r1, r7, #260	; 0x104
 8007114:	2364      	movs	r3, #100	; 0x64
 8007116:	2237      	movs	r2, #55	; 0x37
 8007118:	f7fb fe20 	bl	8002d5c <HAL_UART_Transmit>
	HAL_UART_Receive(esp_huart, esp_recv_buf, 2000, 5000);
 800711c:	4b12      	ldr	r3, [pc, #72]	; (8007168 <esp8266_init+0x450>)
 800711e:	6818      	ldr	r0, [r3, #0]
 8007120:	f241 3388 	movw	r3, #5000	; 0x1388
 8007124:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8007128:	4910      	ldr	r1, [pc, #64]	; (800716c <esp8266_init+0x454>)
 800712a:	f7fb feaa 	bl	8002e82 <HAL_UART_Receive>
	printf("%s\r\n", esp_recv_buf);
 800712e:	490f      	ldr	r1, [pc, #60]	; (800716c <esp8266_init+0x454>)
 8007130:	4810      	ldr	r0, [pc, #64]	; (8007174 <esp8266_init+0x45c>)
 8007132:	f000 fc17 	bl	8007964 <iprintf>
	memset(esp_recv_buf, 0, 2000);
 8007136:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800713a:	2100      	movs	r1, #0
 800713c:	480b      	ldr	r0, [pc, #44]	; (800716c <esp8266_init+0x454>)
 800713e:	f000 fb60 	bl	8007802 <memset>
	__HAL_UART_ENABLE_IT(esp_huart, UART_IT_IDLE); // enable IDLE line detection as message length is variable
 8007142:	4b09      	ldr	r3, [pc, #36]	; (8007168 <esp8266_init+0x450>)
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	681a      	ldr	r2, [r3, #0]
 800714a:	4b07      	ldr	r3, [pc, #28]	; (8007168 <esp8266_init+0x450>)
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	f042 0210 	orr.w	r2, r2, #16
 8007154:	601a      	str	r2, [r3, #0]
	printf("ESP8266 INIT COMPLETE\r\n");
 8007156:	480a      	ldr	r0, [pc, #40]	; (8007180 <esp8266_init+0x468>)
 8007158:	f000 fc78 	bl	8007a4c <puts>
}
 800715c:	bf00      	nop
 800715e:	f507 77aa 	add.w	r7, r7, #340	; 0x154
 8007162:	46bd      	mov	sp, r7
 8007164:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007166:	bf00      	nop
 8007168:	20000c28 	.word	0x20000c28
 800716c:	20000454 	.word	0x20000454
 8007170:	080090e4 	.word	0x080090e4
 8007174:	08009024 	.word	0x08009024
 8007178:	080090f0 	.word	0x080090f0
 800717c:	0800917c 	.word	0x0800917c
 8007180:	08009110 	.word	0x08009110

08007184 <new_message>:

void new_message(int type, uint8_t* url, int url_len) {
 8007184:	b580      	push	{r7, lr}
 8007186:	b086      	sub	sp, #24
 8007188:	af00      	add	r7, sp, #0
 800718a:	60f8      	str	r0, [r7, #12]
 800718c:	60b9      	str	r1, [r7, #8]
 800718e:	607a      	str	r2, [r7, #4]
	printf("INSERTING NEW MESSAGE\r\n");
 8007190:	4823      	ldr	r0, [pc, #140]	; (8007220 <new_message+0x9c>)
 8007192:	f000 fc5b 	bl	8007a4c <puts>
	WifiMessage *m = malloc(sizeof(WifiMessage));
 8007196:	2010      	movs	r0, #16
 8007198:	f000 fb18 	bl	80077cc <malloc>
 800719c:	4603      	mov	r3, r0
 800719e:	613b      	str	r3, [r7, #16]
	m->type = type;
 80071a0:	693b      	ldr	r3, [r7, #16]
 80071a2:	68fa      	ldr	r2, [r7, #12]
 80071a4:	601a      	str	r2, [r3, #0]
	m->url = malloc(url_len+1);
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	3301      	adds	r3, #1
 80071aa:	4618      	mov	r0, r3
 80071ac:	f000 fb0e 	bl	80077cc <malloc>
 80071b0:	4603      	mov	r3, r0
 80071b2:	461a      	mov	r2, r3
 80071b4:	693b      	ldr	r3, [r7, #16]
 80071b6:	605a      	str	r2, [r3, #4]
	memcpy(m->url, url, url_len);
 80071b8:	693b      	ldr	r3, [r7, #16]
 80071ba:	685b      	ldr	r3, [r3, #4]
 80071bc:	687a      	ldr	r2, [r7, #4]
 80071be:	68b9      	ldr	r1, [r7, #8]
 80071c0:	4618      	mov	r0, r3
 80071c2:	f000 fb13 	bl	80077ec <memcpy>
	m->url[url_len] = '\0';
 80071c6:	693b      	ldr	r3, [r7, #16]
 80071c8:	685a      	ldr	r2, [r3, #4]
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	4413      	add	r3, r2
 80071ce:	2200      	movs	r2, #0
 80071d0:	701a      	strb	r2, [r3, #0]
	m->url_len = url_len;
 80071d2:	693b      	ldr	r3, [r7, #16]
 80071d4:	687a      	ldr	r2, [r7, #4]
 80071d6:	609a      	str	r2, [r3, #8]
	m->next = NULL;
 80071d8:	693b      	ldr	r3, [r7, #16]
 80071da:	2200      	movs	r2, #0
 80071dc:	60da      	str	r2, [r3, #12]
	if (message_queue_head == NULL) {
 80071de:	4b11      	ldr	r3, [pc, #68]	; (8007224 <new_message+0xa0>)
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d106      	bne.n	80071f4 <new_message+0x70>
		printf("INSERTED AS HEAD\r\n");
 80071e6:	4810      	ldr	r0, [pc, #64]	; (8007228 <new_message+0xa4>)
 80071e8:	f000 fc30 	bl	8007a4c <puts>
		message_queue_head = m;
 80071ec:	4a0d      	ldr	r2, [pc, #52]	; (8007224 <new_message+0xa0>)
 80071ee:	693b      	ldr	r3, [r7, #16]
 80071f0:	6013      	str	r3, [r2, #0]
 80071f2:	e00d      	b.n	8007210 <new_message+0x8c>
	} else {
		WifiMessage *tmp = message_queue_head;
 80071f4:	4b0b      	ldr	r3, [pc, #44]	; (8007224 <new_message+0xa0>)
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	617b      	str	r3, [r7, #20]
		while (tmp->next != NULL) {
 80071fa:	e002      	b.n	8007202 <new_message+0x7e>
			tmp = tmp->next;
 80071fc:	697b      	ldr	r3, [r7, #20]
 80071fe:	68db      	ldr	r3, [r3, #12]
 8007200:	617b      	str	r3, [r7, #20]
		while (tmp->next != NULL) {
 8007202:	697b      	ldr	r3, [r7, #20]
 8007204:	68db      	ldr	r3, [r3, #12]
 8007206:	2b00      	cmp	r3, #0
 8007208:	d1f8      	bne.n	80071fc <new_message+0x78>
		}
		tmp->next = m;
 800720a:	697b      	ldr	r3, [r7, #20]
 800720c:	693a      	ldr	r2, [r7, #16]
 800720e:	60da      	str	r2, [r3, #12]
	}
	printf("NEW MESSAGE INSERTED\r\n");
 8007210:	4806      	ldr	r0, [pc, #24]	; (800722c <new_message+0xa8>)
 8007212:	f000 fc1b 	bl	8007a4c <puts>
}
 8007216:	bf00      	nop
 8007218:	3718      	adds	r7, #24
 800721a:	46bd      	mov	sp, r7
 800721c:	bd80      	pop	{r7, pc}
 800721e:	bf00      	nop
 8007220:	080091b4 	.word	0x080091b4
 8007224:	200002a8 	.word	0x200002a8
 8007228:	080091cc 	.word	0x080091cc
 800722c:	080091e0 	.word	0x080091e0

08007230 <get_ok_to_send>:

void get_ok_to_send() {
 8007230:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007232:	b087      	sub	sp, #28
 8007234:	af00      	add	r7, sp, #0
 8007236:	466b      	mov	r3, sp
 8007238:	461e      	mov	r6, r3
	ready_for_next_message = 0;
 800723a:	4b45      	ldr	r3, [pc, #276]	; (8007350 <get_ok_to_send+0x120>)
 800723c:	2200      	movs	r2, #0
 800723e:	601a      	str	r2, [r3, #0]
	wait_for_send_ok = 1;
 8007240:	4b44      	ldr	r3, [pc, #272]	; (8007354 <get_ok_to_send+0x124>)
 8007242:	2201      	movs	r2, #1
 8007244:	601a      	str	r2, [r3, #0]
	WifiMessage *m = message_queue_head;
 8007246:	4b44      	ldr	r3, [pc, #272]	; (8007358 <get_ok_to_send+0x128>)
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	60fb      	str	r3, [r7, #12]
	int digits = count_digits(m->url_len + GET_LEN);
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	689b      	ldr	r3, [r3, #8]
 8007250:	334e      	adds	r3, #78	; 0x4e
 8007252:	4618      	mov	r0, r3
 8007254:	f7ff fd24 	bl	8006ca0 <count_digits>
 8007258:	6138      	str	r0, [r7, #16]
	//printf("DIGITS=%d\r\n", digits);

	uint8_t send_cmd[digits + SEND_CMD_LEN];
 800725a:	693b      	ldr	r3, [r7, #16]
 800725c:	f103 050d 	add.w	r5, r3, #13
 8007260:	1e6b      	subs	r3, r5, #1
 8007262:	617b      	str	r3, [r7, #20]
 8007264:	462b      	mov	r3, r5
 8007266:	4619      	mov	r1, r3
 8007268:	f04f 0200 	mov.w	r2, #0
 800726c:	f04f 0300 	mov.w	r3, #0
 8007270:	f04f 0400 	mov.w	r4, #0
 8007274:	00d4      	lsls	r4, r2, #3
 8007276:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800727a:	00cb      	lsls	r3, r1, #3
 800727c:	462b      	mov	r3, r5
 800727e:	4619      	mov	r1, r3
 8007280:	f04f 0200 	mov.w	r2, #0
 8007284:	f04f 0300 	mov.w	r3, #0
 8007288:	f04f 0400 	mov.w	r4, #0
 800728c:	00d4      	lsls	r4, r2, #3
 800728e:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8007292:	00cb      	lsls	r3, r1, #3
 8007294:	462b      	mov	r3, r5
 8007296:	3307      	adds	r3, #7
 8007298:	08db      	lsrs	r3, r3, #3
 800729a:	00db      	lsls	r3, r3, #3
 800729c:	ebad 0d03 	sub.w	sp, sp, r3
 80072a0:	466b      	mov	r3, sp
 80072a2:	3300      	adds	r3, #0
 80072a4:	60bb      	str	r3, [r7, #8]
	char send_cmd_str[digits + SEND_CMD_LEN];
 80072a6:	693b      	ldr	r3, [r7, #16]
 80072a8:	f103 000d 	add.w	r0, r3, #13
 80072ac:	1e43      	subs	r3, r0, #1
 80072ae:	607b      	str	r3, [r7, #4]
 80072b0:	4603      	mov	r3, r0
 80072b2:	4619      	mov	r1, r3
 80072b4:	f04f 0200 	mov.w	r2, #0
 80072b8:	f04f 0300 	mov.w	r3, #0
 80072bc:	f04f 0400 	mov.w	r4, #0
 80072c0:	00d4      	lsls	r4, r2, #3
 80072c2:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 80072c6:	00cb      	lsls	r3, r1, #3
 80072c8:	4603      	mov	r3, r0
 80072ca:	4619      	mov	r1, r3
 80072cc:	f04f 0200 	mov.w	r2, #0
 80072d0:	f04f 0300 	mov.w	r3, #0
 80072d4:	f04f 0400 	mov.w	r4, #0
 80072d8:	00d4      	lsls	r4, r2, #3
 80072da:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 80072de:	00cb      	lsls	r3, r1, #3
 80072e0:	4603      	mov	r3, r0
 80072e2:	3307      	adds	r3, #7
 80072e4:	08db      	lsrs	r3, r3, #3
 80072e6:	00db      	lsls	r3, r3, #3
 80072e8:	ebad 0d03 	sub.w	sp, sp, r3
 80072ec:	466b      	mov	r3, sp
 80072ee:	3300      	adds	r3, #0
 80072f0:	603b      	str	r3, [r7, #0]
	sprintf(send_cmd_str, "AT+CIPSEND=%d\r\n", m->url_len + GET_LEN);
 80072f2:	6838      	ldr	r0, [r7, #0]
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	689b      	ldr	r3, [r3, #8]
 80072f8:	334e      	adds	r3, #78	; 0x4e
 80072fa:	461a      	mov	r2, r3
 80072fc:	4917      	ldr	r1, [pc, #92]	; (800735c <get_ok_to_send+0x12c>)
 80072fe:	f000 fc6d 	bl	8007bdc <siprintf>
	str_to_uint(send_cmd_str, send_cmd, digits + SEND_CMD_LEN);
 8007302:	6838      	ldr	r0, [r7, #0]
 8007304:	68b9      	ldr	r1, [r7, #8]
 8007306:	693b      	ldr	r3, [r7, #16]
 8007308:	330d      	adds	r3, #13
 800730a:	461a      	mov	r2, r3
 800730c:	f7ff fce6 	bl	8006cdc <str_to_uint>

	printf("asking to send...\r\n");
 8007310:	4813      	ldr	r0, [pc, #76]	; (8007360 <get_ok_to_send+0x130>)
 8007312:	f000 fb9b 	bl	8007a4c <puts>
	BSP_LCD_GLASS_DisplayString("ASK ");
 8007316:	4813      	ldr	r0, [pc, #76]	; (8007364 <get_ok_to_send+0x134>)
 8007318:	f7fe fcea 	bl	8005cf0 <BSP_LCD_GLASS_DisplayString>
	memset(esp_recv_buf, 0, 2000);
 800731c:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8007320:	2100      	movs	r1, #0
 8007322:	4811      	ldr	r0, [pc, #68]	; (8007368 <get_ok_to_send+0x138>)
 8007324:	f000 fa6d 	bl	8007802 <memset>
	HAL_UART_Transmit(esp_huart, send_cmd, sizeof(send_cmd)/sizeof(uint8_t), 100);
 8007328:	4b10      	ldr	r3, [pc, #64]	; (800736c <get_ok_to_send+0x13c>)
 800732a:	6818      	ldr	r0, [r3, #0]
 800732c:	68b9      	ldr	r1, [r7, #8]
 800732e:	b2aa      	uxth	r2, r5
 8007330:	2364      	movs	r3, #100	; 0x64
 8007332:	f7fb fd13 	bl	8002d5c <HAL_UART_Transmit>
	HAL_UART_Receive_DMA(esp_huart, esp_recv_buf, 2000);
 8007336:	4b0d      	ldr	r3, [pc, #52]	; (800736c <get_ok_to_send+0x13c>)
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800733e:	490a      	ldr	r1, [pc, #40]	; (8007368 <get_ok_to_send+0x138>)
 8007340:	4618      	mov	r0, r3
 8007342:	f7fb ff0d 	bl	8003160 <HAL_UART_Receive_DMA>
 8007346:	46b5      	mov	sp, r6
}
 8007348:	bf00      	nop
 800734a:	371c      	adds	r7, #28
 800734c:	46bd      	mov	sp, r7
 800734e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007350:	20000c30 	.word	0x20000c30
 8007354:	20000c24 	.word	0x20000c24
 8007358:	200002a8 	.word	0x200002a8
 800735c:	080091f8 	.word	0x080091f8
 8007360:	08009208 	.word	0x08009208
 8007364:	0800921c 	.word	0x0800921c
 8007368:	20000454 	.word	0x20000454
 800736c:	20000c28 	.word	0x20000c28

08007370 <send_message>:

void send_message() {
 8007370:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007372:	b087      	sub	sp, #28
 8007374:	af00      	add	r7, sp, #0
 8007376:	466b      	mov	r3, sp
 8007378:	461e      	mov	r6, r3
	printf("OK TO SEND:\r\n");
 800737a:	4849      	ldr	r0, [pc, #292]	; (80074a0 <send_message+0x130>)
 800737c:	f000 fb66 	bl	8007a4c <puts>
	printf("%s\r\n", esp_recv_buf);
 8007380:	4948      	ldr	r1, [pc, #288]	; (80074a4 <send_message+0x134>)
 8007382:	4849      	ldr	r0, [pc, #292]	; (80074a8 <send_message+0x138>)
 8007384:	f000 faee 	bl	8007964 <iprintf>
	good_for_send = 0;
 8007388:	4b48      	ldr	r3, [pc, #288]	; (80074ac <send_message+0x13c>)
 800738a:	2200      	movs	r2, #0
 800738c:	601a      	str	r2, [r3, #0]
	wait_for_message_response = 1;
 800738e:	4b48      	ldr	r3, [pc, #288]	; (80074b0 <send_message+0x140>)
 8007390:	2201      	movs	r2, #1
 8007392:	601a      	str	r2, [r3, #0]
	WifiMessage *m = message_queue_head;
 8007394:	4b47      	ldr	r3, [pc, #284]	; (80074b4 <send_message+0x144>)
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	613b      	str	r3, [r7, #16]

	uint8_t data[m->url_len + GET_LEN];
 800739a:	693b      	ldr	r3, [r7, #16]
 800739c:	689b      	ldr	r3, [r3, #8]
 800739e:	f103 054e 	add.w	r5, r3, #78	; 0x4e
 80073a2:	1e6b      	subs	r3, r5, #1
 80073a4:	617b      	str	r3, [r7, #20]
 80073a6:	462b      	mov	r3, r5
 80073a8:	4619      	mov	r1, r3
 80073aa:	f04f 0200 	mov.w	r2, #0
 80073ae:	f04f 0300 	mov.w	r3, #0
 80073b2:	f04f 0400 	mov.w	r4, #0
 80073b6:	00d4      	lsls	r4, r2, #3
 80073b8:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 80073bc:	00cb      	lsls	r3, r1, #3
 80073be:	462b      	mov	r3, r5
 80073c0:	4619      	mov	r1, r3
 80073c2:	f04f 0200 	mov.w	r2, #0
 80073c6:	f04f 0300 	mov.w	r3, #0
 80073ca:	f04f 0400 	mov.w	r4, #0
 80073ce:	00d4      	lsls	r4, r2, #3
 80073d0:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 80073d4:	00cb      	lsls	r3, r1, #3
 80073d6:	462b      	mov	r3, r5
 80073d8:	3307      	adds	r3, #7
 80073da:	08db      	lsrs	r3, r3, #3
 80073dc:	00db      	lsls	r3, r3, #3
 80073de:	ebad 0d03 	sub.w	sp, sp, r3
 80073e2:	466b      	mov	r3, sp
 80073e4:	3300      	adds	r3, #0
 80073e6:	60fb      	str	r3, [r7, #12]
	char data_str[m->url_len + GET_LEN];
 80073e8:	693b      	ldr	r3, [r7, #16]
 80073ea:	689b      	ldr	r3, [r3, #8]
 80073ec:	f103 004e 	add.w	r0, r3, #78	; 0x4e
 80073f0:	1e43      	subs	r3, r0, #1
 80073f2:	60bb      	str	r3, [r7, #8]
 80073f4:	4603      	mov	r3, r0
 80073f6:	4619      	mov	r1, r3
 80073f8:	f04f 0200 	mov.w	r2, #0
 80073fc:	f04f 0300 	mov.w	r3, #0
 8007400:	f04f 0400 	mov.w	r4, #0
 8007404:	00d4      	lsls	r4, r2, #3
 8007406:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800740a:	00cb      	lsls	r3, r1, #3
 800740c:	4603      	mov	r3, r0
 800740e:	4619      	mov	r1, r3
 8007410:	f04f 0200 	mov.w	r2, #0
 8007414:	f04f 0300 	mov.w	r3, #0
 8007418:	f04f 0400 	mov.w	r4, #0
 800741c:	00d4      	lsls	r4, r2, #3
 800741e:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8007422:	00cb      	lsls	r3, r1, #3
 8007424:	4603      	mov	r3, r0
 8007426:	3307      	adds	r3, #7
 8007428:	08db      	lsrs	r3, r3, #3
 800742a:	00db      	lsls	r3, r3, #3
 800742c:	ebad 0d03 	sub.w	sp, sp, r3
 8007430:	466b      	mov	r3, sp
 8007432:	3300      	adds	r3, #0
 8007434:	607b      	str	r3, [r7, #4]
	sprintf(data_str, "GET %s HTTP/1.1\r\nHost: virtualqueue477.herokuapp.com\r\nConnection: keep-alive\r\n\r\n", m->url);
 8007436:	6878      	ldr	r0, [r7, #4]
 8007438:	693b      	ldr	r3, [r7, #16]
 800743a:	685b      	ldr	r3, [r3, #4]
 800743c:	461a      	mov	r2, r3
 800743e:	491e      	ldr	r1, [pc, #120]	; (80074b8 <send_message+0x148>)
 8007440:	f000 fbcc 	bl	8007bdc <siprintf>
	str_to_uint(data_str, data, m->url_len + GET_LEN);
 8007444:	6878      	ldr	r0, [r7, #4]
 8007446:	68f9      	ldr	r1, [r7, #12]
 8007448:	693b      	ldr	r3, [r7, #16]
 800744a:	689b      	ldr	r3, [r3, #8]
 800744c:	334e      	adds	r3, #78	; 0x4e
 800744e:	461a      	mov	r2, r3
 8007450:	f7ff fc44 	bl	8006cdc <str_to_uint>

	printf("sending...\r\n");
 8007454:	4819      	ldr	r0, [pc, #100]	; (80074bc <send_message+0x14c>)
 8007456:	f000 faf9 	bl	8007a4c <puts>
	printf("To send:\r\n%s\r\n", data_str);
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	4619      	mov	r1, r3
 800745e:	4818      	ldr	r0, [pc, #96]	; (80074c0 <send_message+0x150>)
 8007460:	f000 fa80 	bl	8007964 <iprintf>
	BSP_LCD_GLASS_DisplayString("SEND");
 8007464:	4817      	ldr	r0, [pc, #92]	; (80074c4 <send_message+0x154>)
 8007466:	f7fe fc43 	bl	8005cf0 <BSP_LCD_GLASS_DisplayString>
	memset(esp_recv_buf, 0, 2000);
 800746a:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800746e:	2100      	movs	r1, #0
 8007470:	480c      	ldr	r0, [pc, #48]	; (80074a4 <send_message+0x134>)
 8007472:	f000 f9c6 	bl	8007802 <memset>
	HAL_UART_Transmit(esp_huart, data, sizeof(data)/sizeof(uint8_t), 100);
 8007476:	4b14      	ldr	r3, [pc, #80]	; (80074c8 <send_message+0x158>)
 8007478:	6818      	ldr	r0, [r3, #0]
 800747a:	68f9      	ldr	r1, [r7, #12]
 800747c:	b2aa      	uxth	r2, r5
 800747e:	2364      	movs	r3, #100	; 0x64
 8007480:	f7fb fc6c 	bl	8002d5c <HAL_UART_Transmit>
	HAL_UART_Receive_DMA(esp_huart, esp_recv_buf, 2000);
 8007484:	4b10      	ldr	r3, [pc, #64]	; (80074c8 <send_message+0x158>)
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800748c:	4905      	ldr	r1, [pc, #20]	; (80074a4 <send_message+0x134>)
 800748e:	4618      	mov	r0, r3
 8007490:	f7fb fe66 	bl	8003160 <HAL_UART_Receive_DMA>
 8007494:	46b5      	mov	sp, r6
}
 8007496:	bf00      	nop
 8007498:	371c      	adds	r7, #28
 800749a:	46bd      	mov	sp, r7
 800749c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800749e:	bf00      	nop
 80074a0:	08009224 	.word	0x08009224
 80074a4:	20000454 	.word	0x20000454
 80074a8:	08009024 	.word	0x08009024
 80074ac:	20000c2c 	.word	0x20000c2c
 80074b0:	2000044c 	.word	0x2000044c
 80074b4:	200002a8 	.word	0x200002a8
 80074b8:	08009234 	.word	0x08009234
 80074bc:	08009288 	.word	0x08009288
 80074c0:	08009294 	.word	0x08009294
 80074c4:	080092a4 	.word	0x080092a4
 80074c8:	20000c28 	.word	0x20000c28

080074cc <handle_message_response>:

barcode_server_msg* barcode_parse_json(char *json_msg);
no_data_server_msg* no_data_parse_json(char *json_msg);
status_server_msg* status_parse_json(char *json_msg);

void handle_message_response() {
 80074cc:	b5b0      	push	{r4, r5, r7, lr}
 80074ce:	b08a      	sub	sp, #40	; 0x28
 80074d0:	af00      	add	r7, sp, #0
 80074d2:	466b      	mov	r3, sp
 80074d4:	461d      	mov	r5, r3
	printf("Response: %s\r\n", esp_recv_buf);
 80074d6:	4976      	ldr	r1, [pc, #472]	; (80076b0 <handle_message_response+0x1e4>)
 80074d8:	4876      	ldr	r0, [pc, #472]	; (80076b4 <handle_message_response+0x1e8>)
 80074da:	f000 fa43 	bl	8007964 <iprintf>
	WifiMessage *m = message_queue_head;
 80074de:	4b76      	ldr	r3, [pc, #472]	; (80076b8 <handle_message_response+0x1ec>)
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	627b      	str	r3, [r7, #36]	; 0x24
	if (strstr(esp_recv_buf, "HTTP/1.1 200 OK") == NULL) {
 80074e4:	4975      	ldr	r1, [pc, #468]	; (80076bc <handle_message_response+0x1f0>)
 80074e6:	4872      	ldr	r0, [pc, #456]	; (80076b0 <handle_message_response+0x1e4>)
 80074e8:	f000 fbcb 	bl	8007c82 <strstr>
 80074ec:	4603      	mov	r3, r0
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d116      	bne.n	8007520 <handle_message_response+0x54>
		printf("HTTP ERROR\r\n");
 80074f2:	4873      	ldr	r0, [pc, #460]	; (80076c0 <handle_message_response+0x1f4>)
 80074f4:	f000 faaa 	bl	8007a4c <puts>
		message_queue_head = message_queue_head->next;
 80074f8:	4b6f      	ldr	r3, [pc, #444]	; (80076b8 <handle_message_response+0x1ec>)
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	68db      	ldr	r3, [r3, #12]
 80074fe:	4a6e      	ldr	r2, [pc, #440]	; (80076b8 <handle_message_response+0x1ec>)
 8007500:	6013      	str	r3, [r2, #0]
		free(m->url);
 8007502:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007504:	685b      	ldr	r3, [r3, #4]
 8007506:	4618      	mov	r0, r3
 8007508:	f000 f968 	bl	80077dc <free>
		free(m);
 800750c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800750e:	f000 f965 	bl	80077dc <free>
		message_pending_handling = 0;
 8007512:	4b6c      	ldr	r3, [pc, #432]	; (80076c4 <handle_message_response+0x1f8>)
 8007514:	2200      	movs	r2, #0
 8007516:	601a      	str	r2, [r3, #0]
		ready_for_next_message = 1;
 8007518:	4b6b      	ldr	r3, [pc, #428]	; (80076c8 <handle_message_response+0x1fc>)
 800751a:	2201      	movs	r2, #1
 800751c:	601a      	str	r2, [r3, #0]
		return;
 800751e:	e0c3      	b.n	80076a8 <handle_message_response+0x1dc>
	}
	// get JSON out of repsonse
	char* start = index(esp_recv_buf, '{');
 8007520:	217b      	movs	r1, #123	; 0x7b
 8007522:	4863      	ldr	r0, [pc, #396]	; (80076b0 <handle_message_response+0x1e4>)
 8007524:	f000 f92c 	bl	8007780 <index>
 8007528:	6238      	str	r0, [r7, #32]
	char* end = rindex(esp_recv_buf, '}');
 800752a:	217d      	movs	r1, #125	; 0x7d
 800752c:	4860      	ldr	r0, [pc, #384]	; (80076b0 <handle_message_response+0x1e4>)
 800752e:	f000 fa95 	bl	8007a5c <rindex>
 8007532:	61f8      	str	r0, [r7, #28]
	int json_len = end-start + 1;
 8007534:	69fa      	ldr	r2, [r7, #28]
 8007536:	6a3b      	ldr	r3, [r7, #32]
 8007538:	1ad3      	subs	r3, r2, r3
 800753a:	3301      	adds	r3, #1
 800753c:	61bb      	str	r3, [r7, #24]
	printf("JSON length: %d\r\n", json_len);
 800753e:	69b9      	ldr	r1, [r7, #24]
 8007540:	4862      	ldr	r0, [pc, #392]	; (80076cc <handle_message_response+0x200>)
 8007542:	f000 fa0f 	bl	8007964 <iprintf>
	if (json_len <= 0) {
 8007546:	69bb      	ldr	r3, [r7, #24]
 8007548:	2b00      	cmp	r3, #0
 800754a:	dc16      	bgt.n	800757a <handle_message_response+0xae>
		printf("ERROR: JSON NOT FOUND IN STRING\r\n");
 800754c:	4860      	ldr	r0, [pc, #384]	; (80076d0 <handle_message_response+0x204>)
 800754e:	f000 fa7d 	bl	8007a4c <puts>
		message_queue_head = message_queue_head->next;
 8007552:	4b59      	ldr	r3, [pc, #356]	; (80076b8 <handle_message_response+0x1ec>)
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	68db      	ldr	r3, [r3, #12]
 8007558:	4a57      	ldr	r2, [pc, #348]	; (80076b8 <handle_message_response+0x1ec>)
 800755a:	6013      	str	r3, [r2, #0]
		free(m->url);
 800755c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800755e:	685b      	ldr	r3, [r3, #4]
 8007560:	4618      	mov	r0, r3
 8007562:	f000 f93b 	bl	80077dc <free>
		free(m);
 8007566:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007568:	f000 f938 	bl	80077dc <free>
		message_pending_handling = 0;
 800756c:	4b55      	ldr	r3, [pc, #340]	; (80076c4 <handle_message_response+0x1f8>)
 800756e:	2200      	movs	r2, #0
 8007570:	601a      	str	r2, [r3, #0]
		ready_for_next_message = 1;
 8007572:	4b55      	ldr	r3, [pc, #340]	; (80076c8 <handle_message_response+0x1fc>)
 8007574:	2201      	movs	r2, #1
 8007576:	601a      	str	r2, [r3, #0]
		return;
 8007578:	e096      	b.n	80076a8 <handle_message_response+0x1dc>
	}
	char json[json_len+1];
 800757a:	69bb      	ldr	r3, [r7, #24]
 800757c:	1c58      	adds	r0, r3, #1
 800757e:	1e43      	subs	r3, r0, #1
 8007580:	617b      	str	r3, [r7, #20]
 8007582:	4603      	mov	r3, r0
 8007584:	4619      	mov	r1, r3
 8007586:	f04f 0200 	mov.w	r2, #0
 800758a:	f04f 0300 	mov.w	r3, #0
 800758e:	f04f 0400 	mov.w	r4, #0
 8007592:	00d4      	lsls	r4, r2, #3
 8007594:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8007598:	00cb      	lsls	r3, r1, #3
 800759a:	4603      	mov	r3, r0
 800759c:	4619      	mov	r1, r3
 800759e:	f04f 0200 	mov.w	r2, #0
 80075a2:	f04f 0300 	mov.w	r3, #0
 80075a6:	f04f 0400 	mov.w	r4, #0
 80075aa:	00d4      	lsls	r4, r2, #3
 80075ac:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 80075b0:	00cb      	lsls	r3, r1, #3
 80075b2:	4603      	mov	r3, r0
 80075b4:	3307      	adds	r3, #7
 80075b6:	08db      	lsrs	r3, r3, #3
 80075b8:	00db      	lsls	r3, r3, #3
 80075ba:	ebad 0d03 	sub.w	sp, sp, r3
 80075be:	466b      	mov	r3, sp
 80075c0:	3300      	adds	r3, #0
 80075c2:	613b      	str	r3, [r7, #16]
	memcpy(json, start, json_len);
 80075c4:	693b      	ldr	r3, [r7, #16]
 80075c6:	69ba      	ldr	r2, [r7, #24]
 80075c8:	6a39      	ldr	r1, [r7, #32]
 80075ca:	4618      	mov	r0, r3
 80075cc:	f000 f90e 	bl	80077ec <memcpy>
	json[json_len] = 0;
 80075d0:	693a      	ldr	r2, [r7, #16]
 80075d2:	69bb      	ldr	r3, [r7, #24]
 80075d4:	4413      	add	r3, r2
 80075d6:	2200      	movs	r2, #0
 80075d8:	701a      	strb	r2, [r3, #0]
	printf("JSON string: %s\r\n", json);
 80075da:	693b      	ldr	r3, [r7, #16]
 80075dc:	4619      	mov	r1, r3
 80075de:	483d      	ldr	r0, [pc, #244]	; (80076d4 <handle_message_response+0x208>)
 80075e0:	f000 f9c0 	bl	8007964 <iprintf>
	if (m->type == 1) { // QR scan
 80075e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	2b01      	cmp	r3, #1
 80075ea:	d114      	bne.n	8007616 <handle_message_response+0x14a>
		printf("WAS QR SCAN\r\n");
 80075ec:	483a      	ldr	r0, [pc, #232]	; (80076d8 <handle_message_response+0x20c>)
 80075ee:	f000 fa2d 	bl	8007a4c <puts>
		// parse QR JSON
		barcode_server_msg* parsed_message = barcode_parse_json(esp_recv_buf);
 80075f2:	482f      	ldr	r0, [pc, #188]	; (80076b0 <handle_message_response+0x1e4>)
 80075f4:	f7fd fa7e 	bl	8004af4 <barcode_parse_json>
 80075f8:	6078      	str	r0, [r7, #4]
		if (parsed_message == NULL) {
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d103      	bne.n	8007608 <handle_message_response+0x13c>
			printf("FAILED TO PARSE JSON\r\n");
 8007600:	4836      	ldr	r0, [pc, #216]	; (80076dc <handle_message_response+0x210>)
 8007602:	f000 fa23 	bl	8007a4c <puts>
 8007606:	e037      	b.n	8007678 <handle_message_response+0x1ac>
		} else {
			print_out_barcode_msg(parsed_message);
 8007608:	6878      	ldr	r0, [r7, #4]
 800760a:	f7fd ff2b 	bl	8005464 <print_out_barcode_msg>
			// determine action - nothing or begin temp
			free(parsed_message);
 800760e:	6878      	ldr	r0, [r7, #4]
 8007610:	f000 f8e4 	bl	80077dc <free>
 8007614:	e030      	b.n	8007678 <handle_message_response+0x1ac>
		}
	} else if (m->type == 2) { // things w/o data - entry, exit, tempError, unauthEntry
 8007616:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	2b02      	cmp	r3, #2
 800761c:	d114      	bne.n	8007648 <handle_message_response+0x17c>
		printf("WAS NO DATA TYPE (ENTRY, EXIT, TEMP ERROR, UNAUTH ENTRY)\r\n");
 800761e:	4830      	ldr	r0, [pc, #192]	; (80076e0 <handle_message_response+0x214>)
 8007620:	f000 fa14 	bl	8007a4c <puts>
		no_data_server_msg* parsed_message = no_data_parse_json(esp_recv_buf);
 8007624:	4822      	ldr	r0, [pc, #136]	; (80076b0 <handle_message_response+0x1e4>)
 8007626:	f7fd fc9f 	bl	8004f68 <no_data_parse_json>
 800762a:	60b8      	str	r0, [r7, #8]
		if (parsed_message == NULL) {
 800762c:	68bb      	ldr	r3, [r7, #8]
 800762e:	2b00      	cmp	r3, #0
 8007630:	d103      	bne.n	800763a <handle_message_response+0x16e>
			printf("FAILED TO PARSE JSON\r\n");
 8007632:	482a      	ldr	r0, [pc, #168]	; (80076dc <handle_message_response+0x210>)
 8007634:	f000 fa0a 	bl	8007a4c <puts>
 8007638:	e01e      	b.n	8007678 <handle_message_response+0x1ac>
		} else {
			print_out_no_data_msg(parsed_message);
 800763a:	68b8      	ldr	r0, [r7, #8]
 800763c:	f7fd ff4c 	bl	80054d8 <print_out_no_data_msg>
			free(parsed_message);
 8007640:	68b8      	ldr	r0, [r7, #8]
 8007642:	f000 f8cb 	bl	80077dc <free>
 8007646:	e017      	b.n	8007678 <handle_message_response+0x1ac>
		}
	} else if (m->type == 3) { // status
 8007648:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	2b03      	cmp	r3, #3
 800764e:	d113      	bne.n	8007678 <handle_message_response+0x1ac>
		printf("WAS STATUS\r\n");
 8007650:	4824      	ldr	r0, [pc, #144]	; (80076e4 <handle_message_response+0x218>)
 8007652:	f000 f9fb 	bl	8007a4c <puts>
		// parse status JSON
		status_server_msg* parsed_message = status_parse_json(esp_recv_buf);
 8007656:	4816      	ldr	r0, [pc, #88]	; (80076b0 <handle_message_response+0x1e4>)
 8007658:	f7fd fd6a 	bl	8005130 <status_parse_json>
 800765c:	60f8      	str	r0, [r7, #12]
		if (parsed_message == NULL) {
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	2b00      	cmp	r3, #0
 8007662:	d103      	bne.n	800766c <handle_message_response+0x1a0>
			printf("FAILED TO PARSE JSON\r\n");
 8007664:	481d      	ldr	r0, [pc, #116]	; (80076dc <handle_message_response+0x210>)
 8007666:	f000 f9f1 	bl	8007a4c <puts>
 800766a:	e005      	b.n	8007678 <handle_message_response+0x1ac>
		} else {
			print_out_status_msg(parsed_message);
 800766c:	68f8      	ldr	r0, [r7, #12]
 800766e:	f7fd ff43 	bl	80054f8 <print_out_status_msg>
			// send to display
			free(parsed_message);
 8007672:	68f8      	ldr	r0, [r7, #12]
 8007674:	f000 f8b2 	bl	80077dc <free>
		}
	}
	message_queue_head = message_queue_head->next;
 8007678:	4b0f      	ldr	r3, [pc, #60]	; (80076b8 <handle_message_response+0x1ec>)
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	68db      	ldr	r3, [r3, #12]
 800767e:	4a0e      	ldr	r2, [pc, #56]	; (80076b8 <handle_message_response+0x1ec>)
 8007680:	6013      	str	r3, [r2, #0]
	free(m->url);
 8007682:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007684:	685b      	ldr	r3, [r3, #4]
 8007686:	4618      	mov	r0, r3
 8007688:	f000 f8a8 	bl	80077dc <free>
	free(m);
 800768c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800768e:	f000 f8a5 	bl	80077dc <free>
	message_pending_handling = 0;
 8007692:	4b0c      	ldr	r3, [pc, #48]	; (80076c4 <handle_message_response+0x1f8>)
 8007694:	2200      	movs	r2, #0
 8007696:	601a      	str	r2, [r3, #0]
	ready_for_next_message = 1;
 8007698:	4b0b      	ldr	r3, [pc, #44]	; (80076c8 <handle_message_response+0x1fc>)
 800769a:	2201      	movs	r2, #1
 800769c:	601a      	str	r2, [r3, #0]
	printf("DONE HANDLING RESPONSE\r\n");
 800769e:	4812      	ldr	r0, [pc, #72]	; (80076e8 <handle_message_response+0x21c>)
 80076a0:	f000 f9d4 	bl	8007a4c <puts>
 80076a4:	46ad      	mov	sp, r5
 80076a6:	e000      	b.n	80076aa <handle_message_response+0x1de>
 80076a8:	46ad      	mov	sp, r5
}
 80076aa:	3728      	adds	r7, #40	; 0x28
 80076ac:	46bd      	mov	sp, r7
 80076ae:	bdb0      	pop	{r4, r5, r7, pc}
 80076b0:	20000454 	.word	0x20000454
 80076b4:	080092ac 	.word	0x080092ac
 80076b8:	200002a8 	.word	0x200002a8
 80076bc:	080092bc 	.word	0x080092bc
 80076c0:	080092cc 	.word	0x080092cc
 80076c4:	20000450 	.word	0x20000450
 80076c8:	20000c30 	.word	0x20000c30
 80076cc:	080092d8 	.word	0x080092d8
 80076d0:	080092ec 	.word	0x080092ec
 80076d4:	08009310 	.word	0x08009310
 80076d8:	08009324 	.word	0x08009324
 80076dc:	08009334 	.word	0x08009334
 80076e0:	0800934c 	.word	0x0800934c
 80076e4:	08009388 	.word	0x08009388
 80076e8:	08009394 	.word	0x08009394

080076ec <get_status>:
void send_exit() {
	uint8_t url[] = "https://virtualqueue477.herokuapp.com/leftStore?storeSecret=grp4";
	new_message(2, url, sizeof(url)/sizeof(uint8_t)-1);
}

void get_status() {
 80076ec:	b580      	push	{r7, lr}
 80076ee:	b092      	sub	sp, #72	; 0x48
 80076f0:	af00      	add	r7, sp, #0
	uint8_t url[] = "https://virtualqueue477.herokuapp.com/getStatus?storeSecret=grp4";
 80076f2:	4a08      	ldr	r2, [pc, #32]	; (8007714 <get_status+0x28>)
 80076f4:	1d3b      	adds	r3, r7, #4
 80076f6:	4611      	mov	r1, r2
 80076f8:	2241      	movs	r2, #65	; 0x41
 80076fa:	4618      	mov	r0, r3
 80076fc:	f000 f876 	bl	80077ec <memcpy>
	new_message(3, url, sizeof(url)/sizeof(uint8_t)-1);
 8007700:	1d3b      	adds	r3, r7, #4
 8007702:	2240      	movs	r2, #64	; 0x40
 8007704:	4619      	mov	r1, r3
 8007706:	2003      	movs	r0, #3
 8007708:	f7ff fd3c 	bl	8007184 <new_message>
}
 800770c:	bf00      	nop
 800770e:	3748      	adds	r7, #72	; 0x48
 8007710:	46bd      	mov	sp, r7
 8007712:	bd80      	pop	{r7, pc}
 8007714:	08009434 	.word	0x08009434

08007718 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8007718:	f8df d034 	ldr.w	sp, [pc, #52]	; 8007750 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 800771c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800771e:	e003      	b.n	8007728 <LoopCopyDataInit>

08007720 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8007720:	4b0c      	ldr	r3, [pc, #48]	; (8007754 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8007722:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8007724:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8007726:	3104      	adds	r1, #4

08007728 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8007728:	480b      	ldr	r0, [pc, #44]	; (8007758 <LoopForever+0xa>)
	ldr	r3, =_edata
 800772a:	4b0c      	ldr	r3, [pc, #48]	; (800775c <LoopForever+0xe>)
	adds	r2, r0, r1
 800772c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800772e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8007730:	d3f6      	bcc.n	8007720 <CopyDataInit>
	ldr	r2, =_sbss
 8007732:	4a0b      	ldr	r2, [pc, #44]	; (8007760 <LoopForever+0x12>)
	b	LoopFillZerobss
 8007734:	e002      	b.n	800773c <LoopFillZerobss>

08007736 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8007736:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8007738:	f842 3b04 	str.w	r3, [r2], #4

0800773c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 800773c:	4b09      	ldr	r3, [pc, #36]	; (8007764 <LoopForever+0x16>)
	cmp	r2, r3
 800773e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8007740:	d3f9      	bcc.n	8007736 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8007742:	f7ff fa77 	bl	8006c34 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8007746:	f000 f81d 	bl	8007784 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800774a:	f7fd fefd 	bl	8005548 <main>

0800774e <LoopForever>:

LoopForever:
    b LoopForever
 800774e:	e7fe      	b.n	800774e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8007750:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8007754:	080096bc 	.word	0x080096bc
	ldr	r0, =_sdata
 8007758:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 800775c:	200001dc 	.word	0x200001dc
	ldr	r2, =_sbss
 8007760:	200001dc 	.word	0x200001dc
	ldr	r3, = _ebss
 8007764:	20000c38 	.word	0x20000c38

08007768 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8007768:	e7fe      	b.n	8007768 <ADC1_2_IRQHandler>

0800776a <atoi>:
 800776a:	220a      	movs	r2, #10
 800776c:	2100      	movs	r1, #0
 800776e:	f000 bb1d 	b.w	8007dac <strtol>
	...

08007774 <__errno>:
 8007774:	4b01      	ldr	r3, [pc, #4]	; (800777c <__errno+0x8>)
 8007776:	6818      	ldr	r0, [r3, #0]
 8007778:	4770      	bx	lr
 800777a:	bf00      	nop
 800777c:	2000000c 	.word	0x2000000c

08007780 <index>:
 8007780:	f000 ba4c 	b.w	8007c1c <strchr>

08007784 <__libc_init_array>:
 8007784:	b570      	push	{r4, r5, r6, lr}
 8007786:	4e0d      	ldr	r6, [pc, #52]	; (80077bc <__libc_init_array+0x38>)
 8007788:	4c0d      	ldr	r4, [pc, #52]	; (80077c0 <__libc_init_array+0x3c>)
 800778a:	1ba4      	subs	r4, r4, r6
 800778c:	10a4      	asrs	r4, r4, #2
 800778e:	2500      	movs	r5, #0
 8007790:	42a5      	cmp	r5, r4
 8007792:	d109      	bne.n	80077a8 <__libc_init_array+0x24>
 8007794:	4e0b      	ldr	r6, [pc, #44]	; (80077c4 <__libc_init_array+0x40>)
 8007796:	4c0c      	ldr	r4, [pc, #48]	; (80077c8 <__libc_init_array+0x44>)
 8007798:	f001 faee 	bl	8008d78 <_init>
 800779c:	1ba4      	subs	r4, r4, r6
 800779e:	10a4      	asrs	r4, r4, #2
 80077a0:	2500      	movs	r5, #0
 80077a2:	42a5      	cmp	r5, r4
 80077a4:	d105      	bne.n	80077b2 <__libc_init_array+0x2e>
 80077a6:	bd70      	pop	{r4, r5, r6, pc}
 80077a8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80077ac:	4798      	blx	r3
 80077ae:	3501      	adds	r5, #1
 80077b0:	e7ee      	b.n	8007790 <__libc_init_array+0xc>
 80077b2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80077b6:	4798      	blx	r3
 80077b8:	3501      	adds	r5, #1
 80077ba:	e7f2      	b.n	80077a2 <__libc_init_array+0x1e>
 80077bc:	080096b4 	.word	0x080096b4
 80077c0:	080096b4 	.word	0x080096b4
 80077c4:	080096b4 	.word	0x080096b4
 80077c8:	080096b8 	.word	0x080096b8

080077cc <malloc>:
 80077cc:	4b02      	ldr	r3, [pc, #8]	; (80077d8 <malloc+0xc>)
 80077ce:	4601      	mov	r1, r0
 80077d0:	6818      	ldr	r0, [r3, #0]
 80077d2:	f000 b86d 	b.w	80078b0 <_malloc_r>
 80077d6:	bf00      	nop
 80077d8:	2000000c 	.word	0x2000000c

080077dc <free>:
 80077dc:	4b02      	ldr	r3, [pc, #8]	; (80077e8 <free+0xc>)
 80077de:	4601      	mov	r1, r0
 80077e0:	6818      	ldr	r0, [r3, #0]
 80077e2:	f000 b817 	b.w	8007814 <_free_r>
 80077e6:	bf00      	nop
 80077e8:	2000000c 	.word	0x2000000c

080077ec <memcpy>:
 80077ec:	b510      	push	{r4, lr}
 80077ee:	1e43      	subs	r3, r0, #1
 80077f0:	440a      	add	r2, r1
 80077f2:	4291      	cmp	r1, r2
 80077f4:	d100      	bne.n	80077f8 <memcpy+0xc>
 80077f6:	bd10      	pop	{r4, pc}
 80077f8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80077fc:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007800:	e7f7      	b.n	80077f2 <memcpy+0x6>

08007802 <memset>:
 8007802:	4402      	add	r2, r0
 8007804:	4603      	mov	r3, r0
 8007806:	4293      	cmp	r3, r2
 8007808:	d100      	bne.n	800780c <memset+0xa>
 800780a:	4770      	bx	lr
 800780c:	f803 1b01 	strb.w	r1, [r3], #1
 8007810:	e7f9      	b.n	8007806 <memset+0x4>
	...

08007814 <_free_r>:
 8007814:	b538      	push	{r3, r4, r5, lr}
 8007816:	4605      	mov	r5, r0
 8007818:	2900      	cmp	r1, #0
 800781a:	d045      	beq.n	80078a8 <_free_r+0x94>
 800781c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007820:	1f0c      	subs	r4, r1, #4
 8007822:	2b00      	cmp	r3, #0
 8007824:	bfb8      	it	lt
 8007826:	18e4      	addlt	r4, r4, r3
 8007828:	f000 fd8a 	bl	8008340 <__malloc_lock>
 800782c:	4a1f      	ldr	r2, [pc, #124]	; (80078ac <_free_r+0x98>)
 800782e:	6813      	ldr	r3, [r2, #0]
 8007830:	4610      	mov	r0, r2
 8007832:	b933      	cbnz	r3, 8007842 <_free_r+0x2e>
 8007834:	6063      	str	r3, [r4, #4]
 8007836:	6014      	str	r4, [r2, #0]
 8007838:	4628      	mov	r0, r5
 800783a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800783e:	f000 bd80 	b.w	8008342 <__malloc_unlock>
 8007842:	42a3      	cmp	r3, r4
 8007844:	d90c      	bls.n	8007860 <_free_r+0x4c>
 8007846:	6821      	ldr	r1, [r4, #0]
 8007848:	1862      	adds	r2, r4, r1
 800784a:	4293      	cmp	r3, r2
 800784c:	bf04      	itt	eq
 800784e:	681a      	ldreq	r2, [r3, #0]
 8007850:	685b      	ldreq	r3, [r3, #4]
 8007852:	6063      	str	r3, [r4, #4]
 8007854:	bf04      	itt	eq
 8007856:	1852      	addeq	r2, r2, r1
 8007858:	6022      	streq	r2, [r4, #0]
 800785a:	6004      	str	r4, [r0, #0]
 800785c:	e7ec      	b.n	8007838 <_free_r+0x24>
 800785e:	4613      	mov	r3, r2
 8007860:	685a      	ldr	r2, [r3, #4]
 8007862:	b10a      	cbz	r2, 8007868 <_free_r+0x54>
 8007864:	42a2      	cmp	r2, r4
 8007866:	d9fa      	bls.n	800785e <_free_r+0x4a>
 8007868:	6819      	ldr	r1, [r3, #0]
 800786a:	1858      	adds	r0, r3, r1
 800786c:	42a0      	cmp	r0, r4
 800786e:	d10b      	bne.n	8007888 <_free_r+0x74>
 8007870:	6820      	ldr	r0, [r4, #0]
 8007872:	4401      	add	r1, r0
 8007874:	1858      	adds	r0, r3, r1
 8007876:	4282      	cmp	r2, r0
 8007878:	6019      	str	r1, [r3, #0]
 800787a:	d1dd      	bne.n	8007838 <_free_r+0x24>
 800787c:	6810      	ldr	r0, [r2, #0]
 800787e:	6852      	ldr	r2, [r2, #4]
 8007880:	605a      	str	r2, [r3, #4]
 8007882:	4401      	add	r1, r0
 8007884:	6019      	str	r1, [r3, #0]
 8007886:	e7d7      	b.n	8007838 <_free_r+0x24>
 8007888:	d902      	bls.n	8007890 <_free_r+0x7c>
 800788a:	230c      	movs	r3, #12
 800788c:	602b      	str	r3, [r5, #0]
 800788e:	e7d3      	b.n	8007838 <_free_r+0x24>
 8007890:	6820      	ldr	r0, [r4, #0]
 8007892:	1821      	adds	r1, r4, r0
 8007894:	428a      	cmp	r2, r1
 8007896:	bf04      	itt	eq
 8007898:	6811      	ldreq	r1, [r2, #0]
 800789a:	6852      	ldreq	r2, [r2, #4]
 800789c:	6062      	str	r2, [r4, #4]
 800789e:	bf04      	itt	eq
 80078a0:	1809      	addeq	r1, r1, r0
 80078a2:	6021      	streq	r1, [r4, #0]
 80078a4:	605c      	str	r4, [r3, #4]
 80078a6:	e7c7      	b.n	8007838 <_free_r+0x24>
 80078a8:	bd38      	pop	{r3, r4, r5, pc}
 80078aa:	bf00      	nop
 80078ac:	200001fc 	.word	0x200001fc

080078b0 <_malloc_r>:
 80078b0:	b570      	push	{r4, r5, r6, lr}
 80078b2:	1ccd      	adds	r5, r1, #3
 80078b4:	f025 0503 	bic.w	r5, r5, #3
 80078b8:	3508      	adds	r5, #8
 80078ba:	2d0c      	cmp	r5, #12
 80078bc:	bf38      	it	cc
 80078be:	250c      	movcc	r5, #12
 80078c0:	2d00      	cmp	r5, #0
 80078c2:	4606      	mov	r6, r0
 80078c4:	db01      	blt.n	80078ca <_malloc_r+0x1a>
 80078c6:	42a9      	cmp	r1, r5
 80078c8:	d903      	bls.n	80078d2 <_malloc_r+0x22>
 80078ca:	230c      	movs	r3, #12
 80078cc:	6033      	str	r3, [r6, #0]
 80078ce:	2000      	movs	r0, #0
 80078d0:	bd70      	pop	{r4, r5, r6, pc}
 80078d2:	f000 fd35 	bl	8008340 <__malloc_lock>
 80078d6:	4a21      	ldr	r2, [pc, #132]	; (800795c <_malloc_r+0xac>)
 80078d8:	6814      	ldr	r4, [r2, #0]
 80078da:	4621      	mov	r1, r4
 80078dc:	b991      	cbnz	r1, 8007904 <_malloc_r+0x54>
 80078de:	4c20      	ldr	r4, [pc, #128]	; (8007960 <_malloc_r+0xb0>)
 80078e0:	6823      	ldr	r3, [r4, #0]
 80078e2:	b91b      	cbnz	r3, 80078ec <_malloc_r+0x3c>
 80078e4:	4630      	mov	r0, r6
 80078e6:	f000 f8bb 	bl	8007a60 <_sbrk_r>
 80078ea:	6020      	str	r0, [r4, #0]
 80078ec:	4629      	mov	r1, r5
 80078ee:	4630      	mov	r0, r6
 80078f0:	f000 f8b6 	bl	8007a60 <_sbrk_r>
 80078f4:	1c43      	adds	r3, r0, #1
 80078f6:	d124      	bne.n	8007942 <_malloc_r+0x92>
 80078f8:	230c      	movs	r3, #12
 80078fa:	6033      	str	r3, [r6, #0]
 80078fc:	4630      	mov	r0, r6
 80078fe:	f000 fd20 	bl	8008342 <__malloc_unlock>
 8007902:	e7e4      	b.n	80078ce <_malloc_r+0x1e>
 8007904:	680b      	ldr	r3, [r1, #0]
 8007906:	1b5b      	subs	r3, r3, r5
 8007908:	d418      	bmi.n	800793c <_malloc_r+0x8c>
 800790a:	2b0b      	cmp	r3, #11
 800790c:	d90f      	bls.n	800792e <_malloc_r+0x7e>
 800790e:	600b      	str	r3, [r1, #0]
 8007910:	50cd      	str	r5, [r1, r3]
 8007912:	18cc      	adds	r4, r1, r3
 8007914:	4630      	mov	r0, r6
 8007916:	f000 fd14 	bl	8008342 <__malloc_unlock>
 800791a:	f104 000b 	add.w	r0, r4, #11
 800791e:	1d23      	adds	r3, r4, #4
 8007920:	f020 0007 	bic.w	r0, r0, #7
 8007924:	1ac3      	subs	r3, r0, r3
 8007926:	d0d3      	beq.n	80078d0 <_malloc_r+0x20>
 8007928:	425a      	negs	r2, r3
 800792a:	50e2      	str	r2, [r4, r3]
 800792c:	e7d0      	b.n	80078d0 <_malloc_r+0x20>
 800792e:	428c      	cmp	r4, r1
 8007930:	684b      	ldr	r3, [r1, #4]
 8007932:	bf16      	itet	ne
 8007934:	6063      	strne	r3, [r4, #4]
 8007936:	6013      	streq	r3, [r2, #0]
 8007938:	460c      	movne	r4, r1
 800793a:	e7eb      	b.n	8007914 <_malloc_r+0x64>
 800793c:	460c      	mov	r4, r1
 800793e:	6849      	ldr	r1, [r1, #4]
 8007940:	e7cc      	b.n	80078dc <_malloc_r+0x2c>
 8007942:	1cc4      	adds	r4, r0, #3
 8007944:	f024 0403 	bic.w	r4, r4, #3
 8007948:	42a0      	cmp	r0, r4
 800794a:	d005      	beq.n	8007958 <_malloc_r+0xa8>
 800794c:	1a21      	subs	r1, r4, r0
 800794e:	4630      	mov	r0, r6
 8007950:	f000 f886 	bl	8007a60 <_sbrk_r>
 8007954:	3001      	adds	r0, #1
 8007956:	d0cf      	beq.n	80078f8 <_malloc_r+0x48>
 8007958:	6025      	str	r5, [r4, #0]
 800795a:	e7db      	b.n	8007914 <_malloc_r+0x64>
 800795c:	200001fc 	.word	0x200001fc
 8007960:	20000200 	.word	0x20000200

08007964 <iprintf>:
 8007964:	b40f      	push	{r0, r1, r2, r3}
 8007966:	4b0a      	ldr	r3, [pc, #40]	; (8007990 <iprintf+0x2c>)
 8007968:	b513      	push	{r0, r1, r4, lr}
 800796a:	681c      	ldr	r4, [r3, #0]
 800796c:	b124      	cbz	r4, 8007978 <iprintf+0x14>
 800796e:	69a3      	ldr	r3, [r4, #24]
 8007970:	b913      	cbnz	r3, 8007978 <iprintf+0x14>
 8007972:	4620      	mov	r0, r4
 8007974:	f000 fbe0 	bl	8008138 <__sinit>
 8007978:	ab05      	add	r3, sp, #20
 800797a:	9a04      	ldr	r2, [sp, #16]
 800797c:	68a1      	ldr	r1, [r4, #8]
 800797e:	9301      	str	r3, [sp, #4]
 8007980:	4620      	mov	r0, r4
 8007982:	f000 fe5b 	bl	800863c <_vfiprintf_r>
 8007986:	b002      	add	sp, #8
 8007988:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800798c:	b004      	add	sp, #16
 800798e:	4770      	bx	lr
 8007990:	2000000c 	.word	0x2000000c

08007994 <_puts_r>:
 8007994:	b570      	push	{r4, r5, r6, lr}
 8007996:	460e      	mov	r6, r1
 8007998:	4605      	mov	r5, r0
 800799a:	b118      	cbz	r0, 80079a4 <_puts_r+0x10>
 800799c:	6983      	ldr	r3, [r0, #24]
 800799e:	b90b      	cbnz	r3, 80079a4 <_puts_r+0x10>
 80079a0:	f000 fbca 	bl	8008138 <__sinit>
 80079a4:	69ab      	ldr	r3, [r5, #24]
 80079a6:	68ac      	ldr	r4, [r5, #8]
 80079a8:	b913      	cbnz	r3, 80079b0 <_puts_r+0x1c>
 80079aa:	4628      	mov	r0, r5
 80079ac:	f000 fbc4 	bl	8008138 <__sinit>
 80079b0:	4b23      	ldr	r3, [pc, #140]	; (8007a40 <_puts_r+0xac>)
 80079b2:	429c      	cmp	r4, r3
 80079b4:	d117      	bne.n	80079e6 <_puts_r+0x52>
 80079b6:	686c      	ldr	r4, [r5, #4]
 80079b8:	89a3      	ldrh	r3, [r4, #12]
 80079ba:	071b      	lsls	r3, r3, #28
 80079bc:	d51d      	bpl.n	80079fa <_puts_r+0x66>
 80079be:	6923      	ldr	r3, [r4, #16]
 80079c0:	b1db      	cbz	r3, 80079fa <_puts_r+0x66>
 80079c2:	3e01      	subs	r6, #1
 80079c4:	68a3      	ldr	r3, [r4, #8]
 80079c6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80079ca:	3b01      	subs	r3, #1
 80079cc:	60a3      	str	r3, [r4, #8]
 80079ce:	b9e9      	cbnz	r1, 8007a0c <_puts_r+0x78>
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	da2e      	bge.n	8007a32 <_puts_r+0x9e>
 80079d4:	4622      	mov	r2, r4
 80079d6:	210a      	movs	r1, #10
 80079d8:	4628      	mov	r0, r5
 80079da:	f000 f9fd 	bl	8007dd8 <__swbuf_r>
 80079de:	3001      	adds	r0, #1
 80079e0:	d011      	beq.n	8007a06 <_puts_r+0x72>
 80079e2:	200a      	movs	r0, #10
 80079e4:	e011      	b.n	8007a0a <_puts_r+0x76>
 80079e6:	4b17      	ldr	r3, [pc, #92]	; (8007a44 <_puts_r+0xb0>)
 80079e8:	429c      	cmp	r4, r3
 80079ea:	d101      	bne.n	80079f0 <_puts_r+0x5c>
 80079ec:	68ac      	ldr	r4, [r5, #8]
 80079ee:	e7e3      	b.n	80079b8 <_puts_r+0x24>
 80079f0:	4b15      	ldr	r3, [pc, #84]	; (8007a48 <_puts_r+0xb4>)
 80079f2:	429c      	cmp	r4, r3
 80079f4:	bf08      	it	eq
 80079f6:	68ec      	ldreq	r4, [r5, #12]
 80079f8:	e7de      	b.n	80079b8 <_puts_r+0x24>
 80079fa:	4621      	mov	r1, r4
 80079fc:	4628      	mov	r0, r5
 80079fe:	f000 fa3d 	bl	8007e7c <__swsetup_r>
 8007a02:	2800      	cmp	r0, #0
 8007a04:	d0dd      	beq.n	80079c2 <_puts_r+0x2e>
 8007a06:	f04f 30ff 	mov.w	r0, #4294967295
 8007a0a:	bd70      	pop	{r4, r5, r6, pc}
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	da04      	bge.n	8007a1a <_puts_r+0x86>
 8007a10:	69a2      	ldr	r2, [r4, #24]
 8007a12:	429a      	cmp	r2, r3
 8007a14:	dc06      	bgt.n	8007a24 <_puts_r+0x90>
 8007a16:	290a      	cmp	r1, #10
 8007a18:	d004      	beq.n	8007a24 <_puts_r+0x90>
 8007a1a:	6823      	ldr	r3, [r4, #0]
 8007a1c:	1c5a      	adds	r2, r3, #1
 8007a1e:	6022      	str	r2, [r4, #0]
 8007a20:	7019      	strb	r1, [r3, #0]
 8007a22:	e7cf      	b.n	80079c4 <_puts_r+0x30>
 8007a24:	4622      	mov	r2, r4
 8007a26:	4628      	mov	r0, r5
 8007a28:	f000 f9d6 	bl	8007dd8 <__swbuf_r>
 8007a2c:	3001      	adds	r0, #1
 8007a2e:	d1c9      	bne.n	80079c4 <_puts_r+0x30>
 8007a30:	e7e9      	b.n	8007a06 <_puts_r+0x72>
 8007a32:	6823      	ldr	r3, [r4, #0]
 8007a34:	200a      	movs	r0, #10
 8007a36:	1c5a      	adds	r2, r3, #1
 8007a38:	6022      	str	r2, [r4, #0]
 8007a3a:	7018      	strb	r0, [r3, #0]
 8007a3c:	e7e5      	b.n	8007a0a <_puts_r+0x76>
 8007a3e:	bf00      	nop
 8007a40:	0800952c 	.word	0x0800952c
 8007a44:	0800954c 	.word	0x0800954c
 8007a48:	0800950c 	.word	0x0800950c

08007a4c <puts>:
 8007a4c:	4b02      	ldr	r3, [pc, #8]	; (8007a58 <puts+0xc>)
 8007a4e:	4601      	mov	r1, r0
 8007a50:	6818      	ldr	r0, [r3, #0]
 8007a52:	f7ff bf9f 	b.w	8007994 <_puts_r>
 8007a56:	bf00      	nop
 8007a58:	2000000c 	.word	0x2000000c

08007a5c <rindex>:
 8007a5c:	f000 b8fd 	b.w	8007c5a <strrchr>

08007a60 <_sbrk_r>:
 8007a60:	b538      	push	{r3, r4, r5, lr}
 8007a62:	4c06      	ldr	r4, [pc, #24]	; (8007a7c <_sbrk_r+0x1c>)
 8007a64:	2300      	movs	r3, #0
 8007a66:	4605      	mov	r5, r0
 8007a68:	4608      	mov	r0, r1
 8007a6a:	6023      	str	r3, [r4, #0]
 8007a6c:	f7ff f8b6 	bl	8006bdc <_sbrk>
 8007a70:	1c43      	adds	r3, r0, #1
 8007a72:	d102      	bne.n	8007a7a <_sbrk_r+0x1a>
 8007a74:	6823      	ldr	r3, [r4, #0]
 8007a76:	b103      	cbz	r3, 8007a7a <_sbrk_r+0x1a>
 8007a78:	602b      	str	r3, [r5, #0]
 8007a7a:	bd38      	pop	{r3, r4, r5, pc}
 8007a7c:	20000c34 	.word	0x20000c34

08007a80 <setvbuf>:
 8007a80:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007a84:	461d      	mov	r5, r3
 8007a86:	4b51      	ldr	r3, [pc, #324]	; (8007bcc <setvbuf+0x14c>)
 8007a88:	681e      	ldr	r6, [r3, #0]
 8007a8a:	4604      	mov	r4, r0
 8007a8c:	460f      	mov	r7, r1
 8007a8e:	4690      	mov	r8, r2
 8007a90:	b126      	cbz	r6, 8007a9c <setvbuf+0x1c>
 8007a92:	69b3      	ldr	r3, [r6, #24]
 8007a94:	b913      	cbnz	r3, 8007a9c <setvbuf+0x1c>
 8007a96:	4630      	mov	r0, r6
 8007a98:	f000 fb4e 	bl	8008138 <__sinit>
 8007a9c:	4b4c      	ldr	r3, [pc, #304]	; (8007bd0 <setvbuf+0x150>)
 8007a9e:	429c      	cmp	r4, r3
 8007aa0:	d152      	bne.n	8007b48 <setvbuf+0xc8>
 8007aa2:	6874      	ldr	r4, [r6, #4]
 8007aa4:	f1b8 0f02 	cmp.w	r8, #2
 8007aa8:	d006      	beq.n	8007ab8 <setvbuf+0x38>
 8007aaa:	f1b8 0f01 	cmp.w	r8, #1
 8007aae:	f200 8089 	bhi.w	8007bc4 <setvbuf+0x144>
 8007ab2:	2d00      	cmp	r5, #0
 8007ab4:	f2c0 8086 	blt.w	8007bc4 <setvbuf+0x144>
 8007ab8:	4621      	mov	r1, r4
 8007aba:	4630      	mov	r0, r6
 8007abc:	f000 fad2 	bl	8008064 <_fflush_r>
 8007ac0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007ac2:	b141      	cbz	r1, 8007ad6 <setvbuf+0x56>
 8007ac4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007ac8:	4299      	cmp	r1, r3
 8007aca:	d002      	beq.n	8007ad2 <setvbuf+0x52>
 8007acc:	4630      	mov	r0, r6
 8007ace:	f7ff fea1 	bl	8007814 <_free_r>
 8007ad2:	2300      	movs	r3, #0
 8007ad4:	6363      	str	r3, [r4, #52]	; 0x34
 8007ad6:	2300      	movs	r3, #0
 8007ad8:	61a3      	str	r3, [r4, #24]
 8007ada:	6063      	str	r3, [r4, #4]
 8007adc:	89a3      	ldrh	r3, [r4, #12]
 8007ade:	061b      	lsls	r3, r3, #24
 8007ae0:	d503      	bpl.n	8007aea <setvbuf+0x6a>
 8007ae2:	6921      	ldr	r1, [r4, #16]
 8007ae4:	4630      	mov	r0, r6
 8007ae6:	f7ff fe95 	bl	8007814 <_free_r>
 8007aea:	89a3      	ldrh	r3, [r4, #12]
 8007aec:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8007af0:	f023 0303 	bic.w	r3, r3, #3
 8007af4:	f1b8 0f02 	cmp.w	r8, #2
 8007af8:	81a3      	strh	r3, [r4, #12]
 8007afa:	d05d      	beq.n	8007bb8 <setvbuf+0x138>
 8007afc:	ab01      	add	r3, sp, #4
 8007afe:	466a      	mov	r2, sp
 8007b00:	4621      	mov	r1, r4
 8007b02:	4630      	mov	r0, r6
 8007b04:	f000 fba5 	bl	8008252 <__swhatbuf_r>
 8007b08:	89a3      	ldrh	r3, [r4, #12]
 8007b0a:	4318      	orrs	r0, r3
 8007b0c:	81a0      	strh	r0, [r4, #12]
 8007b0e:	bb2d      	cbnz	r5, 8007b5c <setvbuf+0xdc>
 8007b10:	9d00      	ldr	r5, [sp, #0]
 8007b12:	4628      	mov	r0, r5
 8007b14:	f7ff fe5a 	bl	80077cc <malloc>
 8007b18:	4607      	mov	r7, r0
 8007b1a:	2800      	cmp	r0, #0
 8007b1c:	d14e      	bne.n	8007bbc <setvbuf+0x13c>
 8007b1e:	f8dd 9000 	ldr.w	r9, [sp]
 8007b22:	45a9      	cmp	r9, r5
 8007b24:	d13c      	bne.n	8007ba0 <setvbuf+0x120>
 8007b26:	f04f 30ff 	mov.w	r0, #4294967295
 8007b2a:	89a3      	ldrh	r3, [r4, #12]
 8007b2c:	f043 0302 	orr.w	r3, r3, #2
 8007b30:	81a3      	strh	r3, [r4, #12]
 8007b32:	2300      	movs	r3, #0
 8007b34:	60a3      	str	r3, [r4, #8]
 8007b36:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007b3a:	6023      	str	r3, [r4, #0]
 8007b3c:	6123      	str	r3, [r4, #16]
 8007b3e:	2301      	movs	r3, #1
 8007b40:	6163      	str	r3, [r4, #20]
 8007b42:	b003      	add	sp, #12
 8007b44:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007b48:	4b22      	ldr	r3, [pc, #136]	; (8007bd4 <setvbuf+0x154>)
 8007b4a:	429c      	cmp	r4, r3
 8007b4c:	d101      	bne.n	8007b52 <setvbuf+0xd2>
 8007b4e:	68b4      	ldr	r4, [r6, #8]
 8007b50:	e7a8      	b.n	8007aa4 <setvbuf+0x24>
 8007b52:	4b21      	ldr	r3, [pc, #132]	; (8007bd8 <setvbuf+0x158>)
 8007b54:	429c      	cmp	r4, r3
 8007b56:	bf08      	it	eq
 8007b58:	68f4      	ldreq	r4, [r6, #12]
 8007b5a:	e7a3      	b.n	8007aa4 <setvbuf+0x24>
 8007b5c:	2f00      	cmp	r7, #0
 8007b5e:	d0d8      	beq.n	8007b12 <setvbuf+0x92>
 8007b60:	69b3      	ldr	r3, [r6, #24]
 8007b62:	b913      	cbnz	r3, 8007b6a <setvbuf+0xea>
 8007b64:	4630      	mov	r0, r6
 8007b66:	f000 fae7 	bl	8008138 <__sinit>
 8007b6a:	f1b8 0f01 	cmp.w	r8, #1
 8007b6e:	bf08      	it	eq
 8007b70:	89a3      	ldrheq	r3, [r4, #12]
 8007b72:	6027      	str	r7, [r4, #0]
 8007b74:	bf04      	itt	eq
 8007b76:	f043 0301 	orreq.w	r3, r3, #1
 8007b7a:	81a3      	strheq	r3, [r4, #12]
 8007b7c:	89a3      	ldrh	r3, [r4, #12]
 8007b7e:	f013 0008 	ands.w	r0, r3, #8
 8007b82:	e9c4 7504 	strd	r7, r5, [r4, #16]
 8007b86:	d01b      	beq.n	8007bc0 <setvbuf+0x140>
 8007b88:	f013 0001 	ands.w	r0, r3, #1
 8007b8c:	bf18      	it	ne
 8007b8e:	426d      	negne	r5, r5
 8007b90:	f04f 0300 	mov.w	r3, #0
 8007b94:	bf1d      	ittte	ne
 8007b96:	60a3      	strne	r3, [r4, #8]
 8007b98:	61a5      	strne	r5, [r4, #24]
 8007b9a:	4618      	movne	r0, r3
 8007b9c:	60a5      	streq	r5, [r4, #8]
 8007b9e:	e7d0      	b.n	8007b42 <setvbuf+0xc2>
 8007ba0:	4648      	mov	r0, r9
 8007ba2:	f7ff fe13 	bl	80077cc <malloc>
 8007ba6:	4607      	mov	r7, r0
 8007ba8:	2800      	cmp	r0, #0
 8007baa:	d0bc      	beq.n	8007b26 <setvbuf+0xa6>
 8007bac:	89a3      	ldrh	r3, [r4, #12]
 8007bae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007bb2:	81a3      	strh	r3, [r4, #12]
 8007bb4:	464d      	mov	r5, r9
 8007bb6:	e7d3      	b.n	8007b60 <setvbuf+0xe0>
 8007bb8:	2000      	movs	r0, #0
 8007bba:	e7b6      	b.n	8007b2a <setvbuf+0xaa>
 8007bbc:	46a9      	mov	r9, r5
 8007bbe:	e7f5      	b.n	8007bac <setvbuf+0x12c>
 8007bc0:	60a0      	str	r0, [r4, #8]
 8007bc2:	e7be      	b.n	8007b42 <setvbuf+0xc2>
 8007bc4:	f04f 30ff 	mov.w	r0, #4294967295
 8007bc8:	e7bb      	b.n	8007b42 <setvbuf+0xc2>
 8007bca:	bf00      	nop
 8007bcc:	2000000c 	.word	0x2000000c
 8007bd0:	0800952c 	.word	0x0800952c
 8007bd4:	0800954c 	.word	0x0800954c
 8007bd8:	0800950c 	.word	0x0800950c

08007bdc <siprintf>:
 8007bdc:	b40e      	push	{r1, r2, r3}
 8007bde:	b500      	push	{lr}
 8007be0:	b09c      	sub	sp, #112	; 0x70
 8007be2:	ab1d      	add	r3, sp, #116	; 0x74
 8007be4:	9002      	str	r0, [sp, #8]
 8007be6:	9006      	str	r0, [sp, #24]
 8007be8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007bec:	4809      	ldr	r0, [pc, #36]	; (8007c14 <siprintf+0x38>)
 8007bee:	9107      	str	r1, [sp, #28]
 8007bf0:	9104      	str	r1, [sp, #16]
 8007bf2:	4909      	ldr	r1, [pc, #36]	; (8007c18 <siprintf+0x3c>)
 8007bf4:	f853 2b04 	ldr.w	r2, [r3], #4
 8007bf8:	9105      	str	r1, [sp, #20]
 8007bfa:	6800      	ldr	r0, [r0, #0]
 8007bfc:	9301      	str	r3, [sp, #4]
 8007bfe:	a902      	add	r1, sp, #8
 8007c00:	f000 fbfa 	bl	80083f8 <_svfiprintf_r>
 8007c04:	9b02      	ldr	r3, [sp, #8]
 8007c06:	2200      	movs	r2, #0
 8007c08:	701a      	strb	r2, [r3, #0]
 8007c0a:	b01c      	add	sp, #112	; 0x70
 8007c0c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007c10:	b003      	add	sp, #12
 8007c12:	4770      	bx	lr
 8007c14:	2000000c 	.word	0x2000000c
 8007c18:	ffff0208 	.word	0xffff0208

08007c1c <strchr>:
 8007c1c:	b2c9      	uxtb	r1, r1
 8007c1e:	4603      	mov	r3, r0
 8007c20:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007c24:	b11a      	cbz	r2, 8007c2e <strchr+0x12>
 8007c26:	428a      	cmp	r2, r1
 8007c28:	d1f9      	bne.n	8007c1e <strchr+0x2>
 8007c2a:	4618      	mov	r0, r3
 8007c2c:	4770      	bx	lr
 8007c2e:	2900      	cmp	r1, #0
 8007c30:	bf18      	it	ne
 8007c32:	2300      	movne	r3, #0
 8007c34:	e7f9      	b.n	8007c2a <strchr+0xe>

08007c36 <strncmp>:
 8007c36:	b510      	push	{r4, lr}
 8007c38:	b16a      	cbz	r2, 8007c56 <strncmp+0x20>
 8007c3a:	3901      	subs	r1, #1
 8007c3c:	1884      	adds	r4, r0, r2
 8007c3e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8007c42:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8007c46:	4293      	cmp	r3, r2
 8007c48:	d103      	bne.n	8007c52 <strncmp+0x1c>
 8007c4a:	42a0      	cmp	r0, r4
 8007c4c:	d001      	beq.n	8007c52 <strncmp+0x1c>
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d1f5      	bne.n	8007c3e <strncmp+0x8>
 8007c52:	1a98      	subs	r0, r3, r2
 8007c54:	bd10      	pop	{r4, pc}
 8007c56:	4610      	mov	r0, r2
 8007c58:	e7fc      	b.n	8007c54 <strncmp+0x1e>

08007c5a <strrchr>:
 8007c5a:	b538      	push	{r3, r4, r5, lr}
 8007c5c:	4603      	mov	r3, r0
 8007c5e:	460d      	mov	r5, r1
 8007c60:	b969      	cbnz	r1, 8007c7e <strrchr+0x24>
 8007c62:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007c66:	f7ff bfd9 	b.w	8007c1c <strchr>
 8007c6a:	1c43      	adds	r3, r0, #1
 8007c6c:	4604      	mov	r4, r0
 8007c6e:	4629      	mov	r1, r5
 8007c70:	4618      	mov	r0, r3
 8007c72:	f7ff ffd3 	bl	8007c1c <strchr>
 8007c76:	2800      	cmp	r0, #0
 8007c78:	d1f7      	bne.n	8007c6a <strrchr+0x10>
 8007c7a:	4620      	mov	r0, r4
 8007c7c:	bd38      	pop	{r3, r4, r5, pc}
 8007c7e:	2400      	movs	r4, #0
 8007c80:	e7f5      	b.n	8007c6e <strrchr+0x14>

08007c82 <strstr>:
 8007c82:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007c84:	7803      	ldrb	r3, [r0, #0]
 8007c86:	b17b      	cbz	r3, 8007ca8 <strstr+0x26>
 8007c88:	4604      	mov	r4, r0
 8007c8a:	7823      	ldrb	r3, [r4, #0]
 8007c8c:	4620      	mov	r0, r4
 8007c8e:	1c66      	adds	r6, r4, #1
 8007c90:	b17b      	cbz	r3, 8007cb2 <strstr+0x30>
 8007c92:	1e4a      	subs	r2, r1, #1
 8007c94:	1e63      	subs	r3, r4, #1
 8007c96:	f812 5f01 	ldrb.w	r5, [r2, #1]!
 8007c9a:	b14d      	cbz	r5, 8007cb0 <strstr+0x2e>
 8007c9c:	f813 7f01 	ldrb.w	r7, [r3, #1]!
 8007ca0:	42af      	cmp	r7, r5
 8007ca2:	4634      	mov	r4, r6
 8007ca4:	d0f7      	beq.n	8007c96 <strstr+0x14>
 8007ca6:	e7f0      	b.n	8007c8a <strstr+0x8>
 8007ca8:	780b      	ldrb	r3, [r1, #0]
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	bf18      	it	ne
 8007cae:	2000      	movne	r0, #0
 8007cb0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007cb2:	4618      	mov	r0, r3
 8007cb4:	e7fc      	b.n	8007cb0 <strstr+0x2e>

08007cb6 <_strtol_l.isra.0>:
 8007cb6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007cba:	4680      	mov	r8, r0
 8007cbc:	4689      	mov	r9, r1
 8007cbe:	4692      	mov	sl, r2
 8007cc0:	461e      	mov	r6, r3
 8007cc2:	460f      	mov	r7, r1
 8007cc4:	463d      	mov	r5, r7
 8007cc6:	9808      	ldr	r0, [sp, #32]
 8007cc8:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007ccc:	f000 fabe 	bl	800824c <__locale_ctype_ptr_l>
 8007cd0:	4420      	add	r0, r4
 8007cd2:	7843      	ldrb	r3, [r0, #1]
 8007cd4:	f013 0308 	ands.w	r3, r3, #8
 8007cd8:	d132      	bne.n	8007d40 <_strtol_l.isra.0+0x8a>
 8007cda:	2c2d      	cmp	r4, #45	; 0x2d
 8007cdc:	d132      	bne.n	8007d44 <_strtol_l.isra.0+0x8e>
 8007cde:	787c      	ldrb	r4, [r7, #1]
 8007ce0:	1cbd      	adds	r5, r7, #2
 8007ce2:	2201      	movs	r2, #1
 8007ce4:	2e00      	cmp	r6, #0
 8007ce6:	d05d      	beq.n	8007da4 <_strtol_l.isra.0+0xee>
 8007ce8:	2e10      	cmp	r6, #16
 8007cea:	d109      	bne.n	8007d00 <_strtol_l.isra.0+0x4a>
 8007cec:	2c30      	cmp	r4, #48	; 0x30
 8007cee:	d107      	bne.n	8007d00 <_strtol_l.isra.0+0x4a>
 8007cf0:	782b      	ldrb	r3, [r5, #0]
 8007cf2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8007cf6:	2b58      	cmp	r3, #88	; 0x58
 8007cf8:	d14f      	bne.n	8007d9a <_strtol_l.isra.0+0xe4>
 8007cfa:	786c      	ldrb	r4, [r5, #1]
 8007cfc:	2610      	movs	r6, #16
 8007cfe:	3502      	adds	r5, #2
 8007d00:	2a00      	cmp	r2, #0
 8007d02:	bf14      	ite	ne
 8007d04:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8007d08:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8007d0c:	2700      	movs	r7, #0
 8007d0e:	fbb1 fcf6 	udiv	ip, r1, r6
 8007d12:	4638      	mov	r0, r7
 8007d14:	fb06 1e1c 	mls	lr, r6, ip, r1
 8007d18:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8007d1c:	2b09      	cmp	r3, #9
 8007d1e:	d817      	bhi.n	8007d50 <_strtol_l.isra.0+0x9a>
 8007d20:	461c      	mov	r4, r3
 8007d22:	42a6      	cmp	r6, r4
 8007d24:	dd23      	ble.n	8007d6e <_strtol_l.isra.0+0xb8>
 8007d26:	1c7b      	adds	r3, r7, #1
 8007d28:	d007      	beq.n	8007d3a <_strtol_l.isra.0+0x84>
 8007d2a:	4584      	cmp	ip, r0
 8007d2c:	d31c      	bcc.n	8007d68 <_strtol_l.isra.0+0xb2>
 8007d2e:	d101      	bne.n	8007d34 <_strtol_l.isra.0+0x7e>
 8007d30:	45a6      	cmp	lr, r4
 8007d32:	db19      	blt.n	8007d68 <_strtol_l.isra.0+0xb2>
 8007d34:	fb00 4006 	mla	r0, r0, r6, r4
 8007d38:	2701      	movs	r7, #1
 8007d3a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007d3e:	e7eb      	b.n	8007d18 <_strtol_l.isra.0+0x62>
 8007d40:	462f      	mov	r7, r5
 8007d42:	e7bf      	b.n	8007cc4 <_strtol_l.isra.0+0xe>
 8007d44:	2c2b      	cmp	r4, #43	; 0x2b
 8007d46:	bf04      	itt	eq
 8007d48:	1cbd      	addeq	r5, r7, #2
 8007d4a:	787c      	ldrbeq	r4, [r7, #1]
 8007d4c:	461a      	mov	r2, r3
 8007d4e:	e7c9      	b.n	8007ce4 <_strtol_l.isra.0+0x2e>
 8007d50:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8007d54:	2b19      	cmp	r3, #25
 8007d56:	d801      	bhi.n	8007d5c <_strtol_l.isra.0+0xa6>
 8007d58:	3c37      	subs	r4, #55	; 0x37
 8007d5a:	e7e2      	b.n	8007d22 <_strtol_l.isra.0+0x6c>
 8007d5c:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8007d60:	2b19      	cmp	r3, #25
 8007d62:	d804      	bhi.n	8007d6e <_strtol_l.isra.0+0xb8>
 8007d64:	3c57      	subs	r4, #87	; 0x57
 8007d66:	e7dc      	b.n	8007d22 <_strtol_l.isra.0+0x6c>
 8007d68:	f04f 37ff 	mov.w	r7, #4294967295
 8007d6c:	e7e5      	b.n	8007d3a <_strtol_l.isra.0+0x84>
 8007d6e:	1c7b      	adds	r3, r7, #1
 8007d70:	d108      	bne.n	8007d84 <_strtol_l.isra.0+0xce>
 8007d72:	2322      	movs	r3, #34	; 0x22
 8007d74:	f8c8 3000 	str.w	r3, [r8]
 8007d78:	4608      	mov	r0, r1
 8007d7a:	f1ba 0f00 	cmp.w	sl, #0
 8007d7e:	d107      	bne.n	8007d90 <_strtol_l.isra.0+0xda>
 8007d80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d84:	b102      	cbz	r2, 8007d88 <_strtol_l.isra.0+0xd2>
 8007d86:	4240      	negs	r0, r0
 8007d88:	f1ba 0f00 	cmp.w	sl, #0
 8007d8c:	d0f8      	beq.n	8007d80 <_strtol_l.isra.0+0xca>
 8007d8e:	b10f      	cbz	r7, 8007d94 <_strtol_l.isra.0+0xde>
 8007d90:	f105 39ff 	add.w	r9, r5, #4294967295
 8007d94:	f8ca 9000 	str.w	r9, [sl]
 8007d98:	e7f2      	b.n	8007d80 <_strtol_l.isra.0+0xca>
 8007d9a:	2430      	movs	r4, #48	; 0x30
 8007d9c:	2e00      	cmp	r6, #0
 8007d9e:	d1af      	bne.n	8007d00 <_strtol_l.isra.0+0x4a>
 8007da0:	2608      	movs	r6, #8
 8007da2:	e7ad      	b.n	8007d00 <_strtol_l.isra.0+0x4a>
 8007da4:	2c30      	cmp	r4, #48	; 0x30
 8007da6:	d0a3      	beq.n	8007cf0 <_strtol_l.isra.0+0x3a>
 8007da8:	260a      	movs	r6, #10
 8007daa:	e7a9      	b.n	8007d00 <_strtol_l.isra.0+0x4a>

08007dac <strtol>:
 8007dac:	4b08      	ldr	r3, [pc, #32]	; (8007dd0 <strtol+0x24>)
 8007dae:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007db0:	681c      	ldr	r4, [r3, #0]
 8007db2:	4d08      	ldr	r5, [pc, #32]	; (8007dd4 <strtol+0x28>)
 8007db4:	6a23      	ldr	r3, [r4, #32]
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	bf08      	it	eq
 8007dba:	462b      	moveq	r3, r5
 8007dbc:	9300      	str	r3, [sp, #0]
 8007dbe:	4613      	mov	r3, r2
 8007dc0:	460a      	mov	r2, r1
 8007dc2:	4601      	mov	r1, r0
 8007dc4:	4620      	mov	r0, r4
 8007dc6:	f7ff ff76 	bl	8007cb6 <_strtol_l.isra.0>
 8007dca:	b003      	add	sp, #12
 8007dcc:	bd30      	pop	{r4, r5, pc}
 8007dce:	bf00      	nop
 8007dd0:	2000000c 	.word	0x2000000c
 8007dd4:	20000070 	.word	0x20000070

08007dd8 <__swbuf_r>:
 8007dd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007dda:	460e      	mov	r6, r1
 8007ddc:	4614      	mov	r4, r2
 8007dde:	4605      	mov	r5, r0
 8007de0:	b118      	cbz	r0, 8007dea <__swbuf_r+0x12>
 8007de2:	6983      	ldr	r3, [r0, #24]
 8007de4:	b90b      	cbnz	r3, 8007dea <__swbuf_r+0x12>
 8007de6:	f000 f9a7 	bl	8008138 <__sinit>
 8007dea:	4b21      	ldr	r3, [pc, #132]	; (8007e70 <__swbuf_r+0x98>)
 8007dec:	429c      	cmp	r4, r3
 8007dee:	d12a      	bne.n	8007e46 <__swbuf_r+0x6e>
 8007df0:	686c      	ldr	r4, [r5, #4]
 8007df2:	69a3      	ldr	r3, [r4, #24]
 8007df4:	60a3      	str	r3, [r4, #8]
 8007df6:	89a3      	ldrh	r3, [r4, #12]
 8007df8:	071a      	lsls	r2, r3, #28
 8007dfa:	d52e      	bpl.n	8007e5a <__swbuf_r+0x82>
 8007dfc:	6923      	ldr	r3, [r4, #16]
 8007dfe:	b363      	cbz	r3, 8007e5a <__swbuf_r+0x82>
 8007e00:	6923      	ldr	r3, [r4, #16]
 8007e02:	6820      	ldr	r0, [r4, #0]
 8007e04:	1ac0      	subs	r0, r0, r3
 8007e06:	6963      	ldr	r3, [r4, #20]
 8007e08:	b2f6      	uxtb	r6, r6
 8007e0a:	4283      	cmp	r3, r0
 8007e0c:	4637      	mov	r7, r6
 8007e0e:	dc04      	bgt.n	8007e1a <__swbuf_r+0x42>
 8007e10:	4621      	mov	r1, r4
 8007e12:	4628      	mov	r0, r5
 8007e14:	f000 f926 	bl	8008064 <_fflush_r>
 8007e18:	bb28      	cbnz	r0, 8007e66 <__swbuf_r+0x8e>
 8007e1a:	68a3      	ldr	r3, [r4, #8]
 8007e1c:	3b01      	subs	r3, #1
 8007e1e:	60a3      	str	r3, [r4, #8]
 8007e20:	6823      	ldr	r3, [r4, #0]
 8007e22:	1c5a      	adds	r2, r3, #1
 8007e24:	6022      	str	r2, [r4, #0]
 8007e26:	701e      	strb	r6, [r3, #0]
 8007e28:	6963      	ldr	r3, [r4, #20]
 8007e2a:	3001      	adds	r0, #1
 8007e2c:	4283      	cmp	r3, r0
 8007e2e:	d004      	beq.n	8007e3a <__swbuf_r+0x62>
 8007e30:	89a3      	ldrh	r3, [r4, #12]
 8007e32:	07db      	lsls	r3, r3, #31
 8007e34:	d519      	bpl.n	8007e6a <__swbuf_r+0x92>
 8007e36:	2e0a      	cmp	r6, #10
 8007e38:	d117      	bne.n	8007e6a <__swbuf_r+0x92>
 8007e3a:	4621      	mov	r1, r4
 8007e3c:	4628      	mov	r0, r5
 8007e3e:	f000 f911 	bl	8008064 <_fflush_r>
 8007e42:	b190      	cbz	r0, 8007e6a <__swbuf_r+0x92>
 8007e44:	e00f      	b.n	8007e66 <__swbuf_r+0x8e>
 8007e46:	4b0b      	ldr	r3, [pc, #44]	; (8007e74 <__swbuf_r+0x9c>)
 8007e48:	429c      	cmp	r4, r3
 8007e4a:	d101      	bne.n	8007e50 <__swbuf_r+0x78>
 8007e4c:	68ac      	ldr	r4, [r5, #8]
 8007e4e:	e7d0      	b.n	8007df2 <__swbuf_r+0x1a>
 8007e50:	4b09      	ldr	r3, [pc, #36]	; (8007e78 <__swbuf_r+0xa0>)
 8007e52:	429c      	cmp	r4, r3
 8007e54:	bf08      	it	eq
 8007e56:	68ec      	ldreq	r4, [r5, #12]
 8007e58:	e7cb      	b.n	8007df2 <__swbuf_r+0x1a>
 8007e5a:	4621      	mov	r1, r4
 8007e5c:	4628      	mov	r0, r5
 8007e5e:	f000 f80d 	bl	8007e7c <__swsetup_r>
 8007e62:	2800      	cmp	r0, #0
 8007e64:	d0cc      	beq.n	8007e00 <__swbuf_r+0x28>
 8007e66:	f04f 37ff 	mov.w	r7, #4294967295
 8007e6a:	4638      	mov	r0, r7
 8007e6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007e6e:	bf00      	nop
 8007e70:	0800952c 	.word	0x0800952c
 8007e74:	0800954c 	.word	0x0800954c
 8007e78:	0800950c 	.word	0x0800950c

08007e7c <__swsetup_r>:
 8007e7c:	4b32      	ldr	r3, [pc, #200]	; (8007f48 <__swsetup_r+0xcc>)
 8007e7e:	b570      	push	{r4, r5, r6, lr}
 8007e80:	681d      	ldr	r5, [r3, #0]
 8007e82:	4606      	mov	r6, r0
 8007e84:	460c      	mov	r4, r1
 8007e86:	b125      	cbz	r5, 8007e92 <__swsetup_r+0x16>
 8007e88:	69ab      	ldr	r3, [r5, #24]
 8007e8a:	b913      	cbnz	r3, 8007e92 <__swsetup_r+0x16>
 8007e8c:	4628      	mov	r0, r5
 8007e8e:	f000 f953 	bl	8008138 <__sinit>
 8007e92:	4b2e      	ldr	r3, [pc, #184]	; (8007f4c <__swsetup_r+0xd0>)
 8007e94:	429c      	cmp	r4, r3
 8007e96:	d10f      	bne.n	8007eb8 <__swsetup_r+0x3c>
 8007e98:	686c      	ldr	r4, [r5, #4]
 8007e9a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007e9e:	b29a      	uxth	r2, r3
 8007ea0:	0715      	lsls	r5, r2, #28
 8007ea2:	d42c      	bmi.n	8007efe <__swsetup_r+0x82>
 8007ea4:	06d0      	lsls	r0, r2, #27
 8007ea6:	d411      	bmi.n	8007ecc <__swsetup_r+0x50>
 8007ea8:	2209      	movs	r2, #9
 8007eaa:	6032      	str	r2, [r6, #0]
 8007eac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007eb0:	81a3      	strh	r3, [r4, #12]
 8007eb2:	f04f 30ff 	mov.w	r0, #4294967295
 8007eb6:	e03e      	b.n	8007f36 <__swsetup_r+0xba>
 8007eb8:	4b25      	ldr	r3, [pc, #148]	; (8007f50 <__swsetup_r+0xd4>)
 8007eba:	429c      	cmp	r4, r3
 8007ebc:	d101      	bne.n	8007ec2 <__swsetup_r+0x46>
 8007ebe:	68ac      	ldr	r4, [r5, #8]
 8007ec0:	e7eb      	b.n	8007e9a <__swsetup_r+0x1e>
 8007ec2:	4b24      	ldr	r3, [pc, #144]	; (8007f54 <__swsetup_r+0xd8>)
 8007ec4:	429c      	cmp	r4, r3
 8007ec6:	bf08      	it	eq
 8007ec8:	68ec      	ldreq	r4, [r5, #12]
 8007eca:	e7e6      	b.n	8007e9a <__swsetup_r+0x1e>
 8007ecc:	0751      	lsls	r1, r2, #29
 8007ece:	d512      	bpl.n	8007ef6 <__swsetup_r+0x7a>
 8007ed0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007ed2:	b141      	cbz	r1, 8007ee6 <__swsetup_r+0x6a>
 8007ed4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007ed8:	4299      	cmp	r1, r3
 8007eda:	d002      	beq.n	8007ee2 <__swsetup_r+0x66>
 8007edc:	4630      	mov	r0, r6
 8007ede:	f7ff fc99 	bl	8007814 <_free_r>
 8007ee2:	2300      	movs	r3, #0
 8007ee4:	6363      	str	r3, [r4, #52]	; 0x34
 8007ee6:	89a3      	ldrh	r3, [r4, #12]
 8007ee8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007eec:	81a3      	strh	r3, [r4, #12]
 8007eee:	2300      	movs	r3, #0
 8007ef0:	6063      	str	r3, [r4, #4]
 8007ef2:	6923      	ldr	r3, [r4, #16]
 8007ef4:	6023      	str	r3, [r4, #0]
 8007ef6:	89a3      	ldrh	r3, [r4, #12]
 8007ef8:	f043 0308 	orr.w	r3, r3, #8
 8007efc:	81a3      	strh	r3, [r4, #12]
 8007efe:	6923      	ldr	r3, [r4, #16]
 8007f00:	b94b      	cbnz	r3, 8007f16 <__swsetup_r+0x9a>
 8007f02:	89a3      	ldrh	r3, [r4, #12]
 8007f04:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007f08:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007f0c:	d003      	beq.n	8007f16 <__swsetup_r+0x9a>
 8007f0e:	4621      	mov	r1, r4
 8007f10:	4630      	mov	r0, r6
 8007f12:	f000 f9c3 	bl	800829c <__smakebuf_r>
 8007f16:	89a2      	ldrh	r2, [r4, #12]
 8007f18:	f012 0301 	ands.w	r3, r2, #1
 8007f1c:	d00c      	beq.n	8007f38 <__swsetup_r+0xbc>
 8007f1e:	2300      	movs	r3, #0
 8007f20:	60a3      	str	r3, [r4, #8]
 8007f22:	6963      	ldr	r3, [r4, #20]
 8007f24:	425b      	negs	r3, r3
 8007f26:	61a3      	str	r3, [r4, #24]
 8007f28:	6923      	ldr	r3, [r4, #16]
 8007f2a:	b953      	cbnz	r3, 8007f42 <__swsetup_r+0xc6>
 8007f2c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007f30:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8007f34:	d1ba      	bne.n	8007eac <__swsetup_r+0x30>
 8007f36:	bd70      	pop	{r4, r5, r6, pc}
 8007f38:	0792      	lsls	r2, r2, #30
 8007f3a:	bf58      	it	pl
 8007f3c:	6963      	ldrpl	r3, [r4, #20]
 8007f3e:	60a3      	str	r3, [r4, #8]
 8007f40:	e7f2      	b.n	8007f28 <__swsetup_r+0xac>
 8007f42:	2000      	movs	r0, #0
 8007f44:	e7f7      	b.n	8007f36 <__swsetup_r+0xba>
 8007f46:	bf00      	nop
 8007f48:	2000000c 	.word	0x2000000c
 8007f4c:	0800952c 	.word	0x0800952c
 8007f50:	0800954c 	.word	0x0800954c
 8007f54:	0800950c 	.word	0x0800950c

08007f58 <__sflush_r>:
 8007f58:	898a      	ldrh	r2, [r1, #12]
 8007f5a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f5e:	4605      	mov	r5, r0
 8007f60:	0710      	lsls	r0, r2, #28
 8007f62:	460c      	mov	r4, r1
 8007f64:	d458      	bmi.n	8008018 <__sflush_r+0xc0>
 8007f66:	684b      	ldr	r3, [r1, #4]
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	dc05      	bgt.n	8007f78 <__sflush_r+0x20>
 8007f6c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	dc02      	bgt.n	8007f78 <__sflush_r+0x20>
 8007f72:	2000      	movs	r0, #0
 8007f74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007f78:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007f7a:	2e00      	cmp	r6, #0
 8007f7c:	d0f9      	beq.n	8007f72 <__sflush_r+0x1a>
 8007f7e:	2300      	movs	r3, #0
 8007f80:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007f84:	682f      	ldr	r7, [r5, #0]
 8007f86:	6a21      	ldr	r1, [r4, #32]
 8007f88:	602b      	str	r3, [r5, #0]
 8007f8a:	d032      	beq.n	8007ff2 <__sflush_r+0x9a>
 8007f8c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007f8e:	89a3      	ldrh	r3, [r4, #12]
 8007f90:	075a      	lsls	r2, r3, #29
 8007f92:	d505      	bpl.n	8007fa0 <__sflush_r+0x48>
 8007f94:	6863      	ldr	r3, [r4, #4]
 8007f96:	1ac0      	subs	r0, r0, r3
 8007f98:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007f9a:	b10b      	cbz	r3, 8007fa0 <__sflush_r+0x48>
 8007f9c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007f9e:	1ac0      	subs	r0, r0, r3
 8007fa0:	2300      	movs	r3, #0
 8007fa2:	4602      	mov	r2, r0
 8007fa4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007fa6:	6a21      	ldr	r1, [r4, #32]
 8007fa8:	4628      	mov	r0, r5
 8007faa:	47b0      	blx	r6
 8007fac:	1c43      	adds	r3, r0, #1
 8007fae:	89a3      	ldrh	r3, [r4, #12]
 8007fb0:	d106      	bne.n	8007fc0 <__sflush_r+0x68>
 8007fb2:	6829      	ldr	r1, [r5, #0]
 8007fb4:	291d      	cmp	r1, #29
 8007fb6:	d848      	bhi.n	800804a <__sflush_r+0xf2>
 8007fb8:	4a29      	ldr	r2, [pc, #164]	; (8008060 <__sflush_r+0x108>)
 8007fba:	40ca      	lsrs	r2, r1
 8007fbc:	07d6      	lsls	r6, r2, #31
 8007fbe:	d544      	bpl.n	800804a <__sflush_r+0xf2>
 8007fc0:	2200      	movs	r2, #0
 8007fc2:	6062      	str	r2, [r4, #4]
 8007fc4:	04d9      	lsls	r1, r3, #19
 8007fc6:	6922      	ldr	r2, [r4, #16]
 8007fc8:	6022      	str	r2, [r4, #0]
 8007fca:	d504      	bpl.n	8007fd6 <__sflush_r+0x7e>
 8007fcc:	1c42      	adds	r2, r0, #1
 8007fce:	d101      	bne.n	8007fd4 <__sflush_r+0x7c>
 8007fd0:	682b      	ldr	r3, [r5, #0]
 8007fd2:	b903      	cbnz	r3, 8007fd6 <__sflush_r+0x7e>
 8007fd4:	6560      	str	r0, [r4, #84]	; 0x54
 8007fd6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007fd8:	602f      	str	r7, [r5, #0]
 8007fda:	2900      	cmp	r1, #0
 8007fdc:	d0c9      	beq.n	8007f72 <__sflush_r+0x1a>
 8007fde:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007fe2:	4299      	cmp	r1, r3
 8007fe4:	d002      	beq.n	8007fec <__sflush_r+0x94>
 8007fe6:	4628      	mov	r0, r5
 8007fe8:	f7ff fc14 	bl	8007814 <_free_r>
 8007fec:	2000      	movs	r0, #0
 8007fee:	6360      	str	r0, [r4, #52]	; 0x34
 8007ff0:	e7c0      	b.n	8007f74 <__sflush_r+0x1c>
 8007ff2:	2301      	movs	r3, #1
 8007ff4:	4628      	mov	r0, r5
 8007ff6:	47b0      	blx	r6
 8007ff8:	1c41      	adds	r1, r0, #1
 8007ffa:	d1c8      	bne.n	8007f8e <__sflush_r+0x36>
 8007ffc:	682b      	ldr	r3, [r5, #0]
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d0c5      	beq.n	8007f8e <__sflush_r+0x36>
 8008002:	2b1d      	cmp	r3, #29
 8008004:	d001      	beq.n	800800a <__sflush_r+0xb2>
 8008006:	2b16      	cmp	r3, #22
 8008008:	d101      	bne.n	800800e <__sflush_r+0xb6>
 800800a:	602f      	str	r7, [r5, #0]
 800800c:	e7b1      	b.n	8007f72 <__sflush_r+0x1a>
 800800e:	89a3      	ldrh	r3, [r4, #12]
 8008010:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008014:	81a3      	strh	r3, [r4, #12]
 8008016:	e7ad      	b.n	8007f74 <__sflush_r+0x1c>
 8008018:	690f      	ldr	r7, [r1, #16]
 800801a:	2f00      	cmp	r7, #0
 800801c:	d0a9      	beq.n	8007f72 <__sflush_r+0x1a>
 800801e:	0793      	lsls	r3, r2, #30
 8008020:	680e      	ldr	r6, [r1, #0]
 8008022:	bf08      	it	eq
 8008024:	694b      	ldreq	r3, [r1, #20]
 8008026:	600f      	str	r7, [r1, #0]
 8008028:	bf18      	it	ne
 800802a:	2300      	movne	r3, #0
 800802c:	eba6 0807 	sub.w	r8, r6, r7
 8008030:	608b      	str	r3, [r1, #8]
 8008032:	f1b8 0f00 	cmp.w	r8, #0
 8008036:	dd9c      	ble.n	8007f72 <__sflush_r+0x1a>
 8008038:	4643      	mov	r3, r8
 800803a:	463a      	mov	r2, r7
 800803c:	6a21      	ldr	r1, [r4, #32]
 800803e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008040:	4628      	mov	r0, r5
 8008042:	47b0      	blx	r6
 8008044:	2800      	cmp	r0, #0
 8008046:	dc06      	bgt.n	8008056 <__sflush_r+0xfe>
 8008048:	89a3      	ldrh	r3, [r4, #12]
 800804a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800804e:	81a3      	strh	r3, [r4, #12]
 8008050:	f04f 30ff 	mov.w	r0, #4294967295
 8008054:	e78e      	b.n	8007f74 <__sflush_r+0x1c>
 8008056:	4407      	add	r7, r0
 8008058:	eba8 0800 	sub.w	r8, r8, r0
 800805c:	e7e9      	b.n	8008032 <__sflush_r+0xda>
 800805e:	bf00      	nop
 8008060:	20400001 	.word	0x20400001

08008064 <_fflush_r>:
 8008064:	b538      	push	{r3, r4, r5, lr}
 8008066:	690b      	ldr	r3, [r1, #16]
 8008068:	4605      	mov	r5, r0
 800806a:	460c      	mov	r4, r1
 800806c:	b1db      	cbz	r3, 80080a6 <_fflush_r+0x42>
 800806e:	b118      	cbz	r0, 8008078 <_fflush_r+0x14>
 8008070:	6983      	ldr	r3, [r0, #24]
 8008072:	b90b      	cbnz	r3, 8008078 <_fflush_r+0x14>
 8008074:	f000 f860 	bl	8008138 <__sinit>
 8008078:	4b0c      	ldr	r3, [pc, #48]	; (80080ac <_fflush_r+0x48>)
 800807a:	429c      	cmp	r4, r3
 800807c:	d109      	bne.n	8008092 <_fflush_r+0x2e>
 800807e:	686c      	ldr	r4, [r5, #4]
 8008080:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008084:	b17b      	cbz	r3, 80080a6 <_fflush_r+0x42>
 8008086:	4621      	mov	r1, r4
 8008088:	4628      	mov	r0, r5
 800808a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800808e:	f7ff bf63 	b.w	8007f58 <__sflush_r>
 8008092:	4b07      	ldr	r3, [pc, #28]	; (80080b0 <_fflush_r+0x4c>)
 8008094:	429c      	cmp	r4, r3
 8008096:	d101      	bne.n	800809c <_fflush_r+0x38>
 8008098:	68ac      	ldr	r4, [r5, #8]
 800809a:	e7f1      	b.n	8008080 <_fflush_r+0x1c>
 800809c:	4b05      	ldr	r3, [pc, #20]	; (80080b4 <_fflush_r+0x50>)
 800809e:	429c      	cmp	r4, r3
 80080a0:	bf08      	it	eq
 80080a2:	68ec      	ldreq	r4, [r5, #12]
 80080a4:	e7ec      	b.n	8008080 <_fflush_r+0x1c>
 80080a6:	2000      	movs	r0, #0
 80080a8:	bd38      	pop	{r3, r4, r5, pc}
 80080aa:	bf00      	nop
 80080ac:	0800952c 	.word	0x0800952c
 80080b0:	0800954c 	.word	0x0800954c
 80080b4:	0800950c 	.word	0x0800950c

080080b8 <std>:
 80080b8:	2300      	movs	r3, #0
 80080ba:	b510      	push	{r4, lr}
 80080bc:	4604      	mov	r4, r0
 80080be:	e9c0 3300 	strd	r3, r3, [r0]
 80080c2:	6083      	str	r3, [r0, #8]
 80080c4:	8181      	strh	r1, [r0, #12]
 80080c6:	6643      	str	r3, [r0, #100]	; 0x64
 80080c8:	81c2      	strh	r2, [r0, #14]
 80080ca:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80080ce:	6183      	str	r3, [r0, #24]
 80080d0:	4619      	mov	r1, r3
 80080d2:	2208      	movs	r2, #8
 80080d4:	305c      	adds	r0, #92	; 0x5c
 80080d6:	f7ff fb94 	bl	8007802 <memset>
 80080da:	4b05      	ldr	r3, [pc, #20]	; (80080f0 <std+0x38>)
 80080dc:	6263      	str	r3, [r4, #36]	; 0x24
 80080de:	4b05      	ldr	r3, [pc, #20]	; (80080f4 <std+0x3c>)
 80080e0:	62a3      	str	r3, [r4, #40]	; 0x28
 80080e2:	4b05      	ldr	r3, [pc, #20]	; (80080f8 <std+0x40>)
 80080e4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80080e6:	4b05      	ldr	r3, [pc, #20]	; (80080fc <std+0x44>)
 80080e8:	6224      	str	r4, [r4, #32]
 80080ea:	6323      	str	r3, [r4, #48]	; 0x30
 80080ec:	bd10      	pop	{r4, pc}
 80080ee:	bf00      	nop
 80080f0:	08008b79 	.word	0x08008b79
 80080f4:	08008b9b 	.word	0x08008b9b
 80080f8:	08008bd3 	.word	0x08008bd3
 80080fc:	08008bf7 	.word	0x08008bf7

08008100 <_cleanup_r>:
 8008100:	4901      	ldr	r1, [pc, #4]	; (8008108 <_cleanup_r+0x8>)
 8008102:	f000 b885 	b.w	8008210 <_fwalk_reent>
 8008106:	bf00      	nop
 8008108:	08008065 	.word	0x08008065

0800810c <__sfmoreglue>:
 800810c:	b570      	push	{r4, r5, r6, lr}
 800810e:	1e4a      	subs	r2, r1, #1
 8008110:	2568      	movs	r5, #104	; 0x68
 8008112:	4355      	muls	r5, r2
 8008114:	460e      	mov	r6, r1
 8008116:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800811a:	f7ff fbc9 	bl	80078b0 <_malloc_r>
 800811e:	4604      	mov	r4, r0
 8008120:	b140      	cbz	r0, 8008134 <__sfmoreglue+0x28>
 8008122:	2100      	movs	r1, #0
 8008124:	e9c0 1600 	strd	r1, r6, [r0]
 8008128:	300c      	adds	r0, #12
 800812a:	60a0      	str	r0, [r4, #8]
 800812c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008130:	f7ff fb67 	bl	8007802 <memset>
 8008134:	4620      	mov	r0, r4
 8008136:	bd70      	pop	{r4, r5, r6, pc}

08008138 <__sinit>:
 8008138:	6983      	ldr	r3, [r0, #24]
 800813a:	b510      	push	{r4, lr}
 800813c:	4604      	mov	r4, r0
 800813e:	bb33      	cbnz	r3, 800818e <__sinit+0x56>
 8008140:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8008144:	6503      	str	r3, [r0, #80]	; 0x50
 8008146:	4b12      	ldr	r3, [pc, #72]	; (8008190 <__sinit+0x58>)
 8008148:	4a12      	ldr	r2, [pc, #72]	; (8008194 <__sinit+0x5c>)
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	6282      	str	r2, [r0, #40]	; 0x28
 800814e:	4298      	cmp	r0, r3
 8008150:	bf04      	itt	eq
 8008152:	2301      	moveq	r3, #1
 8008154:	6183      	streq	r3, [r0, #24]
 8008156:	f000 f81f 	bl	8008198 <__sfp>
 800815a:	6060      	str	r0, [r4, #4]
 800815c:	4620      	mov	r0, r4
 800815e:	f000 f81b 	bl	8008198 <__sfp>
 8008162:	60a0      	str	r0, [r4, #8]
 8008164:	4620      	mov	r0, r4
 8008166:	f000 f817 	bl	8008198 <__sfp>
 800816a:	2200      	movs	r2, #0
 800816c:	60e0      	str	r0, [r4, #12]
 800816e:	2104      	movs	r1, #4
 8008170:	6860      	ldr	r0, [r4, #4]
 8008172:	f7ff ffa1 	bl	80080b8 <std>
 8008176:	2201      	movs	r2, #1
 8008178:	2109      	movs	r1, #9
 800817a:	68a0      	ldr	r0, [r4, #8]
 800817c:	f7ff ff9c 	bl	80080b8 <std>
 8008180:	2202      	movs	r2, #2
 8008182:	2112      	movs	r1, #18
 8008184:	68e0      	ldr	r0, [r4, #12]
 8008186:	f7ff ff97 	bl	80080b8 <std>
 800818a:	2301      	movs	r3, #1
 800818c:	61a3      	str	r3, [r4, #24]
 800818e:	bd10      	pop	{r4, pc}
 8008190:	08009508 	.word	0x08009508
 8008194:	08008101 	.word	0x08008101

08008198 <__sfp>:
 8008198:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800819a:	4b1b      	ldr	r3, [pc, #108]	; (8008208 <__sfp+0x70>)
 800819c:	681e      	ldr	r6, [r3, #0]
 800819e:	69b3      	ldr	r3, [r6, #24]
 80081a0:	4607      	mov	r7, r0
 80081a2:	b913      	cbnz	r3, 80081aa <__sfp+0x12>
 80081a4:	4630      	mov	r0, r6
 80081a6:	f7ff ffc7 	bl	8008138 <__sinit>
 80081aa:	3648      	adds	r6, #72	; 0x48
 80081ac:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80081b0:	3b01      	subs	r3, #1
 80081b2:	d503      	bpl.n	80081bc <__sfp+0x24>
 80081b4:	6833      	ldr	r3, [r6, #0]
 80081b6:	b133      	cbz	r3, 80081c6 <__sfp+0x2e>
 80081b8:	6836      	ldr	r6, [r6, #0]
 80081ba:	e7f7      	b.n	80081ac <__sfp+0x14>
 80081bc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80081c0:	b16d      	cbz	r5, 80081de <__sfp+0x46>
 80081c2:	3468      	adds	r4, #104	; 0x68
 80081c4:	e7f4      	b.n	80081b0 <__sfp+0x18>
 80081c6:	2104      	movs	r1, #4
 80081c8:	4638      	mov	r0, r7
 80081ca:	f7ff ff9f 	bl	800810c <__sfmoreglue>
 80081ce:	6030      	str	r0, [r6, #0]
 80081d0:	2800      	cmp	r0, #0
 80081d2:	d1f1      	bne.n	80081b8 <__sfp+0x20>
 80081d4:	230c      	movs	r3, #12
 80081d6:	603b      	str	r3, [r7, #0]
 80081d8:	4604      	mov	r4, r0
 80081da:	4620      	mov	r0, r4
 80081dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80081de:	4b0b      	ldr	r3, [pc, #44]	; (800820c <__sfp+0x74>)
 80081e0:	6665      	str	r5, [r4, #100]	; 0x64
 80081e2:	e9c4 5500 	strd	r5, r5, [r4]
 80081e6:	60a5      	str	r5, [r4, #8]
 80081e8:	e9c4 3503 	strd	r3, r5, [r4, #12]
 80081ec:	e9c4 5505 	strd	r5, r5, [r4, #20]
 80081f0:	2208      	movs	r2, #8
 80081f2:	4629      	mov	r1, r5
 80081f4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80081f8:	f7ff fb03 	bl	8007802 <memset>
 80081fc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008200:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008204:	e7e9      	b.n	80081da <__sfp+0x42>
 8008206:	bf00      	nop
 8008208:	08009508 	.word	0x08009508
 800820c:	ffff0001 	.word	0xffff0001

08008210 <_fwalk_reent>:
 8008210:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008214:	4680      	mov	r8, r0
 8008216:	4689      	mov	r9, r1
 8008218:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800821c:	2600      	movs	r6, #0
 800821e:	b914      	cbnz	r4, 8008226 <_fwalk_reent+0x16>
 8008220:	4630      	mov	r0, r6
 8008222:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008226:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800822a:	3f01      	subs	r7, #1
 800822c:	d501      	bpl.n	8008232 <_fwalk_reent+0x22>
 800822e:	6824      	ldr	r4, [r4, #0]
 8008230:	e7f5      	b.n	800821e <_fwalk_reent+0xe>
 8008232:	89ab      	ldrh	r3, [r5, #12]
 8008234:	2b01      	cmp	r3, #1
 8008236:	d907      	bls.n	8008248 <_fwalk_reent+0x38>
 8008238:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800823c:	3301      	adds	r3, #1
 800823e:	d003      	beq.n	8008248 <_fwalk_reent+0x38>
 8008240:	4629      	mov	r1, r5
 8008242:	4640      	mov	r0, r8
 8008244:	47c8      	blx	r9
 8008246:	4306      	orrs	r6, r0
 8008248:	3568      	adds	r5, #104	; 0x68
 800824a:	e7ee      	b.n	800822a <_fwalk_reent+0x1a>

0800824c <__locale_ctype_ptr_l>:
 800824c:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8008250:	4770      	bx	lr

08008252 <__swhatbuf_r>:
 8008252:	b570      	push	{r4, r5, r6, lr}
 8008254:	460e      	mov	r6, r1
 8008256:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800825a:	2900      	cmp	r1, #0
 800825c:	b096      	sub	sp, #88	; 0x58
 800825e:	4614      	mov	r4, r2
 8008260:	461d      	mov	r5, r3
 8008262:	da07      	bge.n	8008274 <__swhatbuf_r+0x22>
 8008264:	2300      	movs	r3, #0
 8008266:	602b      	str	r3, [r5, #0]
 8008268:	89b3      	ldrh	r3, [r6, #12]
 800826a:	061a      	lsls	r2, r3, #24
 800826c:	d410      	bmi.n	8008290 <__swhatbuf_r+0x3e>
 800826e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008272:	e00e      	b.n	8008292 <__swhatbuf_r+0x40>
 8008274:	466a      	mov	r2, sp
 8008276:	f000 fcf1 	bl	8008c5c <_fstat_r>
 800827a:	2800      	cmp	r0, #0
 800827c:	dbf2      	blt.n	8008264 <__swhatbuf_r+0x12>
 800827e:	9a01      	ldr	r2, [sp, #4]
 8008280:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008284:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008288:	425a      	negs	r2, r3
 800828a:	415a      	adcs	r2, r3
 800828c:	602a      	str	r2, [r5, #0]
 800828e:	e7ee      	b.n	800826e <__swhatbuf_r+0x1c>
 8008290:	2340      	movs	r3, #64	; 0x40
 8008292:	2000      	movs	r0, #0
 8008294:	6023      	str	r3, [r4, #0]
 8008296:	b016      	add	sp, #88	; 0x58
 8008298:	bd70      	pop	{r4, r5, r6, pc}
	...

0800829c <__smakebuf_r>:
 800829c:	898b      	ldrh	r3, [r1, #12]
 800829e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80082a0:	079d      	lsls	r5, r3, #30
 80082a2:	4606      	mov	r6, r0
 80082a4:	460c      	mov	r4, r1
 80082a6:	d507      	bpl.n	80082b8 <__smakebuf_r+0x1c>
 80082a8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80082ac:	6023      	str	r3, [r4, #0]
 80082ae:	6123      	str	r3, [r4, #16]
 80082b0:	2301      	movs	r3, #1
 80082b2:	6163      	str	r3, [r4, #20]
 80082b4:	b002      	add	sp, #8
 80082b6:	bd70      	pop	{r4, r5, r6, pc}
 80082b8:	ab01      	add	r3, sp, #4
 80082ba:	466a      	mov	r2, sp
 80082bc:	f7ff ffc9 	bl	8008252 <__swhatbuf_r>
 80082c0:	9900      	ldr	r1, [sp, #0]
 80082c2:	4605      	mov	r5, r0
 80082c4:	4630      	mov	r0, r6
 80082c6:	f7ff faf3 	bl	80078b0 <_malloc_r>
 80082ca:	b948      	cbnz	r0, 80082e0 <__smakebuf_r+0x44>
 80082cc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80082d0:	059a      	lsls	r2, r3, #22
 80082d2:	d4ef      	bmi.n	80082b4 <__smakebuf_r+0x18>
 80082d4:	f023 0303 	bic.w	r3, r3, #3
 80082d8:	f043 0302 	orr.w	r3, r3, #2
 80082dc:	81a3      	strh	r3, [r4, #12]
 80082de:	e7e3      	b.n	80082a8 <__smakebuf_r+0xc>
 80082e0:	4b0d      	ldr	r3, [pc, #52]	; (8008318 <__smakebuf_r+0x7c>)
 80082e2:	62b3      	str	r3, [r6, #40]	; 0x28
 80082e4:	89a3      	ldrh	r3, [r4, #12]
 80082e6:	6020      	str	r0, [r4, #0]
 80082e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80082ec:	81a3      	strh	r3, [r4, #12]
 80082ee:	9b00      	ldr	r3, [sp, #0]
 80082f0:	6163      	str	r3, [r4, #20]
 80082f2:	9b01      	ldr	r3, [sp, #4]
 80082f4:	6120      	str	r0, [r4, #16]
 80082f6:	b15b      	cbz	r3, 8008310 <__smakebuf_r+0x74>
 80082f8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80082fc:	4630      	mov	r0, r6
 80082fe:	f000 fcbf 	bl	8008c80 <_isatty_r>
 8008302:	b128      	cbz	r0, 8008310 <__smakebuf_r+0x74>
 8008304:	89a3      	ldrh	r3, [r4, #12]
 8008306:	f023 0303 	bic.w	r3, r3, #3
 800830a:	f043 0301 	orr.w	r3, r3, #1
 800830e:	81a3      	strh	r3, [r4, #12]
 8008310:	89a3      	ldrh	r3, [r4, #12]
 8008312:	431d      	orrs	r5, r3
 8008314:	81a5      	strh	r5, [r4, #12]
 8008316:	e7cd      	b.n	80082b4 <__smakebuf_r+0x18>
 8008318:	08008101 	.word	0x08008101

0800831c <__ascii_mbtowc>:
 800831c:	b082      	sub	sp, #8
 800831e:	b901      	cbnz	r1, 8008322 <__ascii_mbtowc+0x6>
 8008320:	a901      	add	r1, sp, #4
 8008322:	b142      	cbz	r2, 8008336 <__ascii_mbtowc+0x1a>
 8008324:	b14b      	cbz	r3, 800833a <__ascii_mbtowc+0x1e>
 8008326:	7813      	ldrb	r3, [r2, #0]
 8008328:	600b      	str	r3, [r1, #0]
 800832a:	7812      	ldrb	r2, [r2, #0]
 800832c:	1c10      	adds	r0, r2, #0
 800832e:	bf18      	it	ne
 8008330:	2001      	movne	r0, #1
 8008332:	b002      	add	sp, #8
 8008334:	4770      	bx	lr
 8008336:	4610      	mov	r0, r2
 8008338:	e7fb      	b.n	8008332 <__ascii_mbtowc+0x16>
 800833a:	f06f 0001 	mvn.w	r0, #1
 800833e:	e7f8      	b.n	8008332 <__ascii_mbtowc+0x16>

08008340 <__malloc_lock>:
 8008340:	4770      	bx	lr

08008342 <__malloc_unlock>:
 8008342:	4770      	bx	lr

08008344 <__ssputs_r>:
 8008344:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008348:	688e      	ldr	r6, [r1, #8]
 800834a:	429e      	cmp	r6, r3
 800834c:	4682      	mov	sl, r0
 800834e:	460c      	mov	r4, r1
 8008350:	4690      	mov	r8, r2
 8008352:	4699      	mov	r9, r3
 8008354:	d837      	bhi.n	80083c6 <__ssputs_r+0x82>
 8008356:	898a      	ldrh	r2, [r1, #12]
 8008358:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800835c:	d031      	beq.n	80083c2 <__ssputs_r+0x7e>
 800835e:	6825      	ldr	r5, [r4, #0]
 8008360:	6909      	ldr	r1, [r1, #16]
 8008362:	1a6f      	subs	r7, r5, r1
 8008364:	6965      	ldr	r5, [r4, #20]
 8008366:	2302      	movs	r3, #2
 8008368:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800836c:	fb95 f5f3 	sdiv	r5, r5, r3
 8008370:	f109 0301 	add.w	r3, r9, #1
 8008374:	443b      	add	r3, r7
 8008376:	429d      	cmp	r5, r3
 8008378:	bf38      	it	cc
 800837a:	461d      	movcc	r5, r3
 800837c:	0553      	lsls	r3, r2, #21
 800837e:	d530      	bpl.n	80083e2 <__ssputs_r+0x9e>
 8008380:	4629      	mov	r1, r5
 8008382:	f7ff fa95 	bl	80078b0 <_malloc_r>
 8008386:	4606      	mov	r6, r0
 8008388:	b950      	cbnz	r0, 80083a0 <__ssputs_r+0x5c>
 800838a:	230c      	movs	r3, #12
 800838c:	f8ca 3000 	str.w	r3, [sl]
 8008390:	89a3      	ldrh	r3, [r4, #12]
 8008392:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008396:	81a3      	strh	r3, [r4, #12]
 8008398:	f04f 30ff 	mov.w	r0, #4294967295
 800839c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80083a0:	463a      	mov	r2, r7
 80083a2:	6921      	ldr	r1, [r4, #16]
 80083a4:	f7ff fa22 	bl	80077ec <memcpy>
 80083a8:	89a3      	ldrh	r3, [r4, #12]
 80083aa:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80083ae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80083b2:	81a3      	strh	r3, [r4, #12]
 80083b4:	6126      	str	r6, [r4, #16]
 80083b6:	6165      	str	r5, [r4, #20]
 80083b8:	443e      	add	r6, r7
 80083ba:	1bed      	subs	r5, r5, r7
 80083bc:	6026      	str	r6, [r4, #0]
 80083be:	60a5      	str	r5, [r4, #8]
 80083c0:	464e      	mov	r6, r9
 80083c2:	454e      	cmp	r6, r9
 80083c4:	d900      	bls.n	80083c8 <__ssputs_r+0x84>
 80083c6:	464e      	mov	r6, r9
 80083c8:	4632      	mov	r2, r6
 80083ca:	4641      	mov	r1, r8
 80083cc:	6820      	ldr	r0, [r4, #0]
 80083ce:	f000 fc79 	bl	8008cc4 <memmove>
 80083d2:	68a3      	ldr	r3, [r4, #8]
 80083d4:	1b9b      	subs	r3, r3, r6
 80083d6:	60a3      	str	r3, [r4, #8]
 80083d8:	6823      	ldr	r3, [r4, #0]
 80083da:	441e      	add	r6, r3
 80083dc:	6026      	str	r6, [r4, #0]
 80083de:	2000      	movs	r0, #0
 80083e0:	e7dc      	b.n	800839c <__ssputs_r+0x58>
 80083e2:	462a      	mov	r2, r5
 80083e4:	f000 fc87 	bl	8008cf6 <_realloc_r>
 80083e8:	4606      	mov	r6, r0
 80083ea:	2800      	cmp	r0, #0
 80083ec:	d1e2      	bne.n	80083b4 <__ssputs_r+0x70>
 80083ee:	6921      	ldr	r1, [r4, #16]
 80083f0:	4650      	mov	r0, sl
 80083f2:	f7ff fa0f 	bl	8007814 <_free_r>
 80083f6:	e7c8      	b.n	800838a <__ssputs_r+0x46>

080083f8 <_svfiprintf_r>:
 80083f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083fc:	461d      	mov	r5, r3
 80083fe:	898b      	ldrh	r3, [r1, #12]
 8008400:	061f      	lsls	r7, r3, #24
 8008402:	b09d      	sub	sp, #116	; 0x74
 8008404:	4680      	mov	r8, r0
 8008406:	460c      	mov	r4, r1
 8008408:	4616      	mov	r6, r2
 800840a:	d50f      	bpl.n	800842c <_svfiprintf_r+0x34>
 800840c:	690b      	ldr	r3, [r1, #16]
 800840e:	b96b      	cbnz	r3, 800842c <_svfiprintf_r+0x34>
 8008410:	2140      	movs	r1, #64	; 0x40
 8008412:	f7ff fa4d 	bl	80078b0 <_malloc_r>
 8008416:	6020      	str	r0, [r4, #0]
 8008418:	6120      	str	r0, [r4, #16]
 800841a:	b928      	cbnz	r0, 8008428 <_svfiprintf_r+0x30>
 800841c:	230c      	movs	r3, #12
 800841e:	f8c8 3000 	str.w	r3, [r8]
 8008422:	f04f 30ff 	mov.w	r0, #4294967295
 8008426:	e0c8      	b.n	80085ba <_svfiprintf_r+0x1c2>
 8008428:	2340      	movs	r3, #64	; 0x40
 800842a:	6163      	str	r3, [r4, #20]
 800842c:	2300      	movs	r3, #0
 800842e:	9309      	str	r3, [sp, #36]	; 0x24
 8008430:	2320      	movs	r3, #32
 8008432:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008436:	2330      	movs	r3, #48	; 0x30
 8008438:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800843c:	9503      	str	r5, [sp, #12]
 800843e:	f04f 0b01 	mov.w	fp, #1
 8008442:	4637      	mov	r7, r6
 8008444:	463d      	mov	r5, r7
 8008446:	f815 3b01 	ldrb.w	r3, [r5], #1
 800844a:	b10b      	cbz	r3, 8008450 <_svfiprintf_r+0x58>
 800844c:	2b25      	cmp	r3, #37	; 0x25
 800844e:	d13e      	bne.n	80084ce <_svfiprintf_r+0xd6>
 8008450:	ebb7 0a06 	subs.w	sl, r7, r6
 8008454:	d00b      	beq.n	800846e <_svfiprintf_r+0x76>
 8008456:	4653      	mov	r3, sl
 8008458:	4632      	mov	r2, r6
 800845a:	4621      	mov	r1, r4
 800845c:	4640      	mov	r0, r8
 800845e:	f7ff ff71 	bl	8008344 <__ssputs_r>
 8008462:	3001      	adds	r0, #1
 8008464:	f000 80a4 	beq.w	80085b0 <_svfiprintf_r+0x1b8>
 8008468:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800846a:	4453      	add	r3, sl
 800846c:	9309      	str	r3, [sp, #36]	; 0x24
 800846e:	783b      	ldrb	r3, [r7, #0]
 8008470:	2b00      	cmp	r3, #0
 8008472:	f000 809d 	beq.w	80085b0 <_svfiprintf_r+0x1b8>
 8008476:	2300      	movs	r3, #0
 8008478:	f04f 32ff 	mov.w	r2, #4294967295
 800847c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008480:	9304      	str	r3, [sp, #16]
 8008482:	9307      	str	r3, [sp, #28]
 8008484:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008488:	931a      	str	r3, [sp, #104]	; 0x68
 800848a:	462f      	mov	r7, r5
 800848c:	2205      	movs	r2, #5
 800848e:	f817 1b01 	ldrb.w	r1, [r7], #1
 8008492:	4850      	ldr	r0, [pc, #320]	; (80085d4 <_svfiprintf_r+0x1dc>)
 8008494:	f7f7 fea4 	bl	80001e0 <memchr>
 8008498:	9b04      	ldr	r3, [sp, #16]
 800849a:	b9d0      	cbnz	r0, 80084d2 <_svfiprintf_r+0xda>
 800849c:	06d9      	lsls	r1, r3, #27
 800849e:	bf44      	itt	mi
 80084a0:	2220      	movmi	r2, #32
 80084a2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80084a6:	071a      	lsls	r2, r3, #28
 80084a8:	bf44      	itt	mi
 80084aa:	222b      	movmi	r2, #43	; 0x2b
 80084ac:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80084b0:	782a      	ldrb	r2, [r5, #0]
 80084b2:	2a2a      	cmp	r2, #42	; 0x2a
 80084b4:	d015      	beq.n	80084e2 <_svfiprintf_r+0xea>
 80084b6:	9a07      	ldr	r2, [sp, #28]
 80084b8:	462f      	mov	r7, r5
 80084ba:	2000      	movs	r0, #0
 80084bc:	250a      	movs	r5, #10
 80084be:	4639      	mov	r1, r7
 80084c0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80084c4:	3b30      	subs	r3, #48	; 0x30
 80084c6:	2b09      	cmp	r3, #9
 80084c8:	d94d      	bls.n	8008566 <_svfiprintf_r+0x16e>
 80084ca:	b1b8      	cbz	r0, 80084fc <_svfiprintf_r+0x104>
 80084cc:	e00f      	b.n	80084ee <_svfiprintf_r+0xf6>
 80084ce:	462f      	mov	r7, r5
 80084d0:	e7b8      	b.n	8008444 <_svfiprintf_r+0x4c>
 80084d2:	4a40      	ldr	r2, [pc, #256]	; (80085d4 <_svfiprintf_r+0x1dc>)
 80084d4:	1a80      	subs	r0, r0, r2
 80084d6:	fa0b f000 	lsl.w	r0, fp, r0
 80084da:	4318      	orrs	r0, r3
 80084dc:	9004      	str	r0, [sp, #16]
 80084de:	463d      	mov	r5, r7
 80084e0:	e7d3      	b.n	800848a <_svfiprintf_r+0x92>
 80084e2:	9a03      	ldr	r2, [sp, #12]
 80084e4:	1d11      	adds	r1, r2, #4
 80084e6:	6812      	ldr	r2, [r2, #0]
 80084e8:	9103      	str	r1, [sp, #12]
 80084ea:	2a00      	cmp	r2, #0
 80084ec:	db01      	blt.n	80084f2 <_svfiprintf_r+0xfa>
 80084ee:	9207      	str	r2, [sp, #28]
 80084f0:	e004      	b.n	80084fc <_svfiprintf_r+0x104>
 80084f2:	4252      	negs	r2, r2
 80084f4:	f043 0302 	orr.w	r3, r3, #2
 80084f8:	9207      	str	r2, [sp, #28]
 80084fa:	9304      	str	r3, [sp, #16]
 80084fc:	783b      	ldrb	r3, [r7, #0]
 80084fe:	2b2e      	cmp	r3, #46	; 0x2e
 8008500:	d10c      	bne.n	800851c <_svfiprintf_r+0x124>
 8008502:	787b      	ldrb	r3, [r7, #1]
 8008504:	2b2a      	cmp	r3, #42	; 0x2a
 8008506:	d133      	bne.n	8008570 <_svfiprintf_r+0x178>
 8008508:	9b03      	ldr	r3, [sp, #12]
 800850a:	1d1a      	adds	r2, r3, #4
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	9203      	str	r2, [sp, #12]
 8008510:	2b00      	cmp	r3, #0
 8008512:	bfb8      	it	lt
 8008514:	f04f 33ff 	movlt.w	r3, #4294967295
 8008518:	3702      	adds	r7, #2
 800851a:	9305      	str	r3, [sp, #20]
 800851c:	4d2e      	ldr	r5, [pc, #184]	; (80085d8 <_svfiprintf_r+0x1e0>)
 800851e:	7839      	ldrb	r1, [r7, #0]
 8008520:	2203      	movs	r2, #3
 8008522:	4628      	mov	r0, r5
 8008524:	f7f7 fe5c 	bl	80001e0 <memchr>
 8008528:	b138      	cbz	r0, 800853a <_svfiprintf_r+0x142>
 800852a:	2340      	movs	r3, #64	; 0x40
 800852c:	1b40      	subs	r0, r0, r5
 800852e:	fa03 f000 	lsl.w	r0, r3, r0
 8008532:	9b04      	ldr	r3, [sp, #16]
 8008534:	4303      	orrs	r3, r0
 8008536:	3701      	adds	r7, #1
 8008538:	9304      	str	r3, [sp, #16]
 800853a:	7839      	ldrb	r1, [r7, #0]
 800853c:	4827      	ldr	r0, [pc, #156]	; (80085dc <_svfiprintf_r+0x1e4>)
 800853e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008542:	2206      	movs	r2, #6
 8008544:	1c7e      	adds	r6, r7, #1
 8008546:	f7f7 fe4b 	bl	80001e0 <memchr>
 800854a:	2800      	cmp	r0, #0
 800854c:	d038      	beq.n	80085c0 <_svfiprintf_r+0x1c8>
 800854e:	4b24      	ldr	r3, [pc, #144]	; (80085e0 <_svfiprintf_r+0x1e8>)
 8008550:	bb13      	cbnz	r3, 8008598 <_svfiprintf_r+0x1a0>
 8008552:	9b03      	ldr	r3, [sp, #12]
 8008554:	3307      	adds	r3, #7
 8008556:	f023 0307 	bic.w	r3, r3, #7
 800855a:	3308      	adds	r3, #8
 800855c:	9303      	str	r3, [sp, #12]
 800855e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008560:	444b      	add	r3, r9
 8008562:	9309      	str	r3, [sp, #36]	; 0x24
 8008564:	e76d      	b.n	8008442 <_svfiprintf_r+0x4a>
 8008566:	fb05 3202 	mla	r2, r5, r2, r3
 800856a:	2001      	movs	r0, #1
 800856c:	460f      	mov	r7, r1
 800856e:	e7a6      	b.n	80084be <_svfiprintf_r+0xc6>
 8008570:	2300      	movs	r3, #0
 8008572:	3701      	adds	r7, #1
 8008574:	9305      	str	r3, [sp, #20]
 8008576:	4619      	mov	r1, r3
 8008578:	250a      	movs	r5, #10
 800857a:	4638      	mov	r0, r7
 800857c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008580:	3a30      	subs	r2, #48	; 0x30
 8008582:	2a09      	cmp	r2, #9
 8008584:	d903      	bls.n	800858e <_svfiprintf_r+0x196>
 8008586:	2b00      	cmp	r3, #0
 8008588:	d0c8      	beq.n	800851c <_svfiprintf_r+0x124>
 800858a:	9105      	str	r1, [sp, #20]
 800858c:	e7c6      	b.n	800851c <_svfiprintf_r+0x124>
 800858e:	fb05 2101 	mla	r1, r5, r1, r2
 8008592:	2301      	movs	r3, #1
 8008594:	4607      	mov	r7, r0
 8008596:	e7f0      	b.n	800857a <_svfiprintf_r+0x182>
 8008598:	ab03      	add	r3, sp, #12
 800859a:	9300      	str	r3, [sp, #0]
 800859c:	4622      	mov	r2, r4
 800859e:	4b11      	ldr	r3, [pc, #68]	; (80085e4 <_svfiprintf_r+0x1ec>)
 80085a0:	a904      	add	r1, sp, #16
 80085a2:	4640      	mov	r0, r8
 80085a4:	f3af 8000 	nop.w
 80085a8:	f1b0 3fff 	cmp.w	r0, #4294967295
 80085ac:	4681      	mov	r9, r0
 80085ae:	d1d6      	bne.n	800855e <_svfiprintf_r+0x166>
 80085b0:	89a3      	ldrh	r3, [r4, #12]
 80085b2:	065b      	lsls	r3, r3, #25
 80085b4:	f53f af35 	bmi.w	8008422 <_svfiprintf_r+0x2a>
 80085b8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80085ba:	b01d      	add	sp, #116	; 0x74
 80085bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80085c0:	ab03      	add	r3, sp, #12
 80085c2:	9300      	str	r3, [sp, #0]
 80085c4:	4622      	mov	r2, r4
 80085c6:	4b07      	ldr	r3, [pc, #28]	; (80085e4 <_svfiprintf_r+0x1ec>)
 80085c8:	a904      	add	r1, sp, #16
 80085ca:	4640      	mov	r0, r8
 80085cc:	f000 f9c2 	bl	8008954 <_printf_i>
 80085d0:	e7ea      	b.n	80085a8 <_svfiprintf_r+0x1b0>
 80085d2:	bf00      	nop
 80085d4:	08009576 	.word	0x08009576
 80085d8:	0800957c 	.word	0x0800957c
 80085dc:	08009580 	.word	0x08009580
 80085e0:	00000000 	.word	0x00000000
 80085e4:	08008345 	.word	0x08008345

080085e8 <__sfputc_r>:
 80085e8:	6893      	ldr	r3, [r2, #8]
 80085ea:	3b01      	subs	r3, #1
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	b410      	push	{r4}
 80085f0:	6093      	str	r3, [r2, #8]
 80085f2:	da08      	bge.n	8008606 <__sfputc_r+0x1e>
 80085f4:	6994      	ldr	r4, [r2, #24]
 80085f6:	42a3      	cmp	r3, r4
 80085f8:	db01      	blt.n	80085fe <__sfputc_r+0x16>
 80085fa:	290a      	cmp	r1, #10
 80085fc:	d103      	bne.n	8008606 <__sfputc_r+0x1e>
 80085fe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008602:	f7ff bbe9 	b.w	8007dd8 <__swbuf_r>
 8008606:	6813      	ldr	r3, [r2, #0]
 8008608:	1c58      	adds	r0, r3, #1
 800860a:	6010      	str	r0, [r2, #0]
 800860c:	7019      	strb	r1, [r3, #0]
 800860e:	4608      	mov	r0, r1
 8008610:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008614:	4770      	bx	lr

08008616 <__sfputs_r>:
 8008616:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008618:	4606      	mov	r6, r0
 800861a:	460f      	mov	r7, r1
 800861c:	4614      	mov	r4, r2
 800861e:	18d5      	adds	r5, r2, r3
 8008620:	42ac      	cmp	r4, r5
 8008622:	d101      	bne.n	8008628 <__sfputs_r+0x12>
 8008624:	2000      	movs	r0, #0
 8008626:	e007      	b.n	8008638 <__sfputs_r+0x22>
 8008628:	463a      	mov	r2, r7
 800862a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800862e:	4630      	mov	r0, r6
 8008630:	f7ff ffda 	bl	80085e8 <__sfputc_r>
 8008634:	1c43      	adds	r3, r0, #1
 8008636:	d1f3      	bne.n	8008620 <__sfputs_r+0xa>
 8008638:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800863c <_vfiprintf_r>:
 800863c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008640:	460c      	mov	r4, r1
 8008642:	b09d      	sub	sp, #116	; 0x74
 8008644:	4617      	mov	r7, r2
 8008646:	461d      	mov	r5, r3
 8008648:	4606      	mov	r6, r0
 800864a:	b118      	cbz	r0, 8008654 <_vfiprintf_r+0x18>
 800864c:	6983      	ldr	r3, [r0, #24]
 800864e:	b90b      	cbnz	r3, 8008654 <_vfiprintf_r+0x18>
 8008650:	f7ff fd72 	bl	8008138 <__sinit>
 8008654:	4b7c      	ldr	r3, [pc, #496]	; (8008848 <_vfiprintf_r+0x20c>)
 8008656:	429c      	cmp	r4, r3
 8008658:	d158      	bne.n	800870c <_vfiprintf_r+0xd0>
 800865a:	6874      	ldr	r4, [r6, #4]
 800865c:	89a3      	ldrh	r3, [r4, #12]
 800865e:	0718      	lsls	r0, r3, #28
 8008660:	d55e      	bpl.n	8008720 <_vfiprintf_r+0xe4>
 8008662:	6923      	ldr	r3, [r4, #16]
 8008664:	2b00      	cmp	r3, #0
 8008666:	d05b      	beq.n	8008720 <_vfiprintf_r+0xe4>
 8008668:	2300      	movs	r3, #0
 800866a:	9309      	str	r3, [sp, #36]	; 0x24
 800866c:	2320      	movs	r3, #32
 800866e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008672:	2330      	movs	r3, #48	; 0x30
 8008674:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008678:	9503      	str	r5, [sp, #12]
 800867a:	f04f 0b01 	mov.w	fp, #1
 800867e:	46b8      	mov	r8, r7
 8008680:	4645      	mov	r5, r8
 8008682:	f815 3b01 	ldrb.w	r3, [r5], #1
 8008686:	b10b      	cbz	r3, 800868c <_vfiprintf_r+0x50>
 8008688:	2b25      	cmp	r3, #37	; 0x25
 800868a:	d154      	bne.n	8008736 <_vfiprintf_r+0xfa>
 800868c:	ebb8 0a07 	subs.w	sl, r8, r7
 8008690:	d00b      	beq.n	80086aa <_vfiprintf_r+0x6e>
 8008692:	4653      	mov	r3, sl
 8008694:	463a      	mov	r2, r7
 8008696:	4621      	mov	r1, r4
 8008698:	4630      	mov	r0, r6
 800869a:	f7ff ffbc 	bl	8008616 <__sfputs_r>
 800869e:	3001      	adds	r0, #1
 80086a0:	f000 80c2 	beq.w	8008828 <_vfiprintf_r+0x1ec>
 80086a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80086a6:	4453      	add	r3, sl
 80086a8:	9309      	str	r3, [sp, #36]	; 0x24
 80086aa:	f898 3000 	ldrb.w	r3, [r8]
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	f000 80ba 	beq.w	8008828 <_vfiprintf_r+0x1ec>
 80086b4:	2300      	movs	r3, #0
 80086b6:	f04f 32ff 	mov.w	r2, #4294967295
 80086ba:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80086be:	9304      	str	r3, [sp, #16]
 80086c0:	9307      	str	r3, [sp, #28]
 80086c2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80086c6:	931a      	str	r3, [sp, #104]	; 0x68
 80086c8:	46a8      	mov	r8, r5
 80086ca:	2205      	movs	r2, #5
 80086cc:	f818 1b01 	ldrb.w	r1, [r8], #1
 80086d0:	485e      	ldr	r0, [pc, #376]	; (800884c <_vfiprintf_r+0x210>)
 80086d2:	f7f7 fd85 	bl	80001e0 <memchr>
 80086d6:	9b04      	ldr	r3, [sp, #16]
 80086d8:	bb78      	cbnz	r0, 800873a <_vfiprintf_r+0xfe>
 80086da:	06d9      	lsls	r1, r3, #27
 80086dc:	bf44      	itt	mi
 80086de:	2220      	movmi	r2, #32
 80086e0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80086e4:	071a      	lsls	r2, r3, #28
 80086e6:	bf44      	itt	mi
 80086e8:	222b      	movmi	r2, #43	; 0x2b
 80086ea:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80086ee:	782a      	ldrb	r2, [r5, #0]
 80086f0:	2a2a      	cmp	r2, #42	; 0x2a
 80086f2:	d02a      	beq.n	800874a <_vfiprintf_r+0x10e>
 80086f4:	9a07      	ldr	r2, [sp, #28]
 80086f6:	46a8      	mov	r8, r5
 80086f8:	2000      	movs	r0, #0
 80086fa:	250a      	movs	r5, #10
 80086fc:	4641      	mov	r1, r8
 80086fe:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008702:	3b30      	subs	r3, #48	; 0x30
 8008704:	2b09      	cmp	r3, #9
 8008706:	d969      	bls.n	80087dc <_vfiprintf_r+0x1a0>
 8008708:	b360      	cbz	r0, 8008764 <_vfiprintf_r+0x128>
 800870a:	e024      	b.n	8008756 <_vfiprintf_r+0x11a>
 800870c:	4b50      	ldr	r3, [pc, #320]	; (8008850 <_vfiprintf_r+0x214>)
 800870e:	429c      	cmp	r4, r3
 8008710:	d101      	bne.n	8008716 <_vfiprintf_r+0xda>
 8008712:	68b4      	ldr	r4, [r6, #8]
 8008714:	e7a2      	b.n	800865c <_vfiprintf_r+0x20>
 8008716:	4b4f      	ldr	r3, [pc, #316]	; (8008854 <_vfiprintf_r+0x218>)
 8008718:	429c      	cmp	r4, r3
 800871a:	bf08      	it	eq
 800871c:	68f4      	ldreq	r4, [r6, #12]
 800871e:	e79d      	b.n	800865c <_vfiprintf_r+0x20>
 8008720:	4621      	mov	r1, r4
 8008722:	4630      	mov	r0, r6
 8008724:	f7ff fbaa 	bl	8007e7c <__swsetup_r>
 8008728:	2800      	cmp	r0, #0
 800872a:	d09d      	beq.n	8008668 <_vfiprintf_r+0x2c>
 800872c:	f04f 30ff 	mov.w	r0, #4294967295
 8008730:	b01d      	add	sp, #116	; 0x74
 8008732:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008736:	46a8      	mov	r8, r5
 8008738:	e7a2      	b.n	8008680 <_vfiprintf_r+0x44>
 800873a:	4a44      	ldr	r2, [pc, #272]	; (800884c <_vfiprintf_r+0x210>)
 800873c:	1a80      	subs	r0, r0, r2
 800873e:	fa0b f000 	lsl.w	r0, fp, r0
 8008742:	4318      	orrs	r0, r3
 8008744:	9004      	str	r0, [sp, #16]
 8008746:	4645      	mov	r5, r8
 8008748:	e7be      	b.n	80086c8 <_vfiprintf_r+0x8c>
 800874a:	9a03      	ldr	r2, [sp, #12]
 800874c:	1d11      	adds	r1, r2, #4
 800874e:	6812      	ldr	r2, [r2, #0]
 8008750:	9103      	str	r1, [sp, #12]
 8008752:	2a00      	cmp	r2, #0
 8008754:	db01      	blt.n	800875a <_vfiprintf_r+0x11e>
 8008756:	9207      	str	r2, [sp, #28]
 8008758:	e004      	b.n	8008764 <_vfiprintf_r+0x128>
 800875a:	4252      	negs	r2, r2
 800875c:	f043 0302 	orr.w	r3, r3, #2
 8008760:	9207      	str	r2, [sp, #28]
 8008762:	9304      	str	r3, [sp, #16]
 8008764:	f898 3000 	ldrb.w	r3, [r8]
 8008768:	2b2e      	cmp	r3, #46	; 0x2e
 800876a:	d10e      	bne.n	800878a <_vfiprintf_r+0x14e>
 800876c:	f898 3001 	ldrb.w	r3, [r8, #1]
 8008770:	2b2a      	cmp	r3, #42	; 0x2a
 8008772:	d138      	bne.n	80087e6 <_vfiprintf_r+0x1aa>
 8008774:	9b03      	ldr	r3, [sp, #12]
 8008776:	1d1a      	adds	r2, r3, #4
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	9203      	str	r2, [sp, #12]
 800877c:	2b00      	cmp	r3, #0
 800877e:	bfb8      	it	lt
 8008780:	f04f 33ff 	movlt.w	r3, #4294967295
 8008784:	f108 0802 	add.w	r8, r8, #2
 8008788:	9305      	str	r3, [sp, #20]
 800878a:	4d33      	ldr	r5, [pc, #204]	; (8008858 <_vfiprintf_r+0x21c>)
 800878c:	f898 1000 	ldrb.w	r1, [r8]
 8008790:	2203      	movs	r2, #3
 8008792:	4628      	mov	r0, r5
 8008794:	f7f7 fd24 	bl	80001e0 <memchr>
 8008798:	b140      	cbz	r0, 80087ac <_vfiprintf_r+0x170>
 800879a:	2340      	movs	r3, #64	; 0x40
 800879c:	1b40      	subs	r0, r0, r5
 800879e:	fa03 f000 	lsl.w	r0, r3, r0
 80087a2:	9b04      	ldr	r3, [sp, #16]
 80087a4:	4303      	orrs	r3, r0
 80087a6:	f108 0801 	add.w	r8, r8, #1
 80087aa:	9304      	str	r3, [sp, #16]
 80087ac:	f898 1000 	ldrb.w	r1, [r8]
 80087b0:	482a      	ldr	r0, [pc, #168]	; (800885c <_vfiprintf_r+0x220>)
 80087b2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80087b6:	2206      	movs	r2, #6
 80087b8:	f108 0701 	add.w	r7, r8, #1
 80087bc:	f7f7 fd10 	bl	80001e0 <memchr>
 80087c0:	2800      	cmp	r0, #0
 80087c2:	d037      	beq.n	8008834 <_vfiprintf_r+0x1f8>
 80087c4:	4b26      	ldr	r3, [pc, #152]	; (8008860 <_vfiprintf_r+0x224>)
 80087c6:	bb1b      	cbnz	r3, 8008810 <_vfiprintf_r+0x1d4>
 80087c8:	9b03      	ldr	r3, [sp, #12]
 80087ca:	3307      	adds	r3, #7
 80087cc:	f023 0307 	bic.w	r3, r3, #7
 80087d0:	3308      	adds	r3, #8
 80087d2:	9303      	str	r3, [sp, #12]
 80087d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80087d6:	444b      	add	r3, r9
 80087d8:	9309      	str	r3, [sp, #36]	; 0x24
 80087da:	e750      	b.n	800867e <_vfiprintf_r+0x42>
 80087dc:	fb05 3202 	mla	r2, r5, r2, r3
 80087e0:	2001      	movs	r0, #1
 80087e2:	4688      	mov	r8, r1
 80087e4:	e78a      	b.n	80086fc <_vfiprintf_r+0xc0>
 80087e6:	2300      	movs	r3, #0
 80087e8:	f108 0801 	add.w	r8, r8, #1
 80087ec:	9305      	str	r3, [sp, #20]
 80087ee:	4619      	mov	r1, r3
 80087f0:	250a      	movs	r5, #10
 80087f2:	4640      	mov	r0, r8
 80087f4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80087f8:	3a30      	subs	r2, #48	; 0x30
 80087fa:	2a09      	cmp	r2, #9
 80087fc:	d903      	bls.n	8008806 <_vfiprintf_r+0x1ca>
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d0c3      	beq.n	800878a <_vfiprintf_r+0x14e>
 8008802:	9105      	str	r1, [sp, #20]
 8008804:	e7c1      	b.n	800878a <_vfiprintf_r+0x14e>
 8008806:	fb05 2101 	mla	r1, r5, r1, r2
 800880a:	2301      	movs	r3, #1
 800880c:	4680      	mov	r8, r0
 800880e:	e7f0      	b.n	80087f2 <_vfiprintf_r+0x1b6>
 8008810:	ab03      	add	r3, sp, #12
 8008812:	9300      	str	r3, [sp, #0]
 8008814:	4622      	mov	r2, r4
 8008816:	4b13      	ldr	r3, [pc, #76]	; (8008864 <_vfiprintf_r+0x228>)
 8008818:	a904      	add	r1, sp, #16
 800881a:	4630      	mov	r0, r6
 800881c:	f3af 8000 	nop.w
 8008820:	f1b0 3fff 	cmp.w	r0, #4294967295
 8008824:	4681      	mov	r9, r0
 8008826:	d1d5      	bne.n	80087d4 <_vfiprintf_r+0x198>
 8008828:	89a3      	ldrh	r3, [r4, #12]
 800882a:	065b      	lsls	r3, r3, #25
 800882c:	f53f af7e 	bmi.w	800872c <_vfiprintf_r+0xf0>
 8008830:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008832:	e77d      	b.n	8008730 <_vfiprintf_r+0xf4>
 8008834:	ab03      	add	r3, sp, #12
 8008836:	9300      	str	r3, [sp, #0]
 8008838:	4622      	mov	r2, r4
 800883a:	4b0a      	ldr	r3, [pc, #40]	; (8008864 <_vfiprintf_r+0x228>)
 800883c:	a904      	add	r1, sp, #16
 800883e:	4630      	mov	r0, r6
 8008840:	f000 f888 	bl	8008954 <_printf_i>
 8008844:	e7ec      	b.n	8008820 <_vfiprintf_r+0x1e4>
 8008846:	bf00      	nop
 8008848:	0800952c 	.word	0x0800952c
 800884c:	08009576 	.word	0x08009576
 8008850:	0800954c 	.word	0x0800954c
 8008854:	0800950c 	.word	0x0800950c
 8008858:	0800957c 	.word	0x0800957c
 800885c:	08009580 	.word	0x08009580
 8008860:	00000000 	.word	0x00000000
 8008864:	08008617 	.word	0x08008617

08008868 <_printf_common>:
 8008868:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800886c:	4691      	mov	r9, r2
 800886e:	461f      	mov	r7, r3
 8008870:	688a      	ldr	r2, [r1, #8]
 8008872:	690b      	ldr	r3, [r1, #16]
 8008874:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008878:	4293      	cmp	r3, r2
 800887a:	bfb8      	it	lt
 800887c:	4613      	movlt	r3, r2
 800887e:	f8c9 3000 	str.w	r3, [r9]
 8008882:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008886:	4606      	mov	r6, r0
 8008888:	460c      	mov	r4, r1
 800888a:	b112      	cbz	r2, 8008892 <_printf_common+0x2a>
 800888c:	3301      	adds	r3, #1
 800888e:	f8c9 3000 	str.w	r3, [r9]
 8008892:	6823      	ldr	r3, [r4, #0]
 8008894:	0699      	lsls	r1, r3, #26
 8008896:	bf42      	ittt	mi
 8008898:	f8d9 3000 	ldrmi.w	r3, [r9]
 800889c:	3302      	addmi	r3, #2
 800889e:	f8c9 3000 	strmi.w	r3, [r9]
 80088a2:	6825      	ldr	r5, [r4, #0]
 80088a4:	f015 0506 	ands.w	r5, r5, #6
 80088a8:	d107      	bne.n	80088ba <_printf_common+0x52>
 80088aa:	f104 0a19 	add.w	sl, r4, #25
 80088ae:	68e3      	ldr	r3, [r4, #12]
 80088b0:	f8d9 2000 	ldr.w	r2, [r9]
 80088b4:	1a9b      	subs	r3, r3, r2
 80088b6:	42ab      	cmp	r3, r5
 80088b8:	dc28      	bgt.n	800890c <_printf_common+0xa4>
 80088ba:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80088be:	6822      	ldr	r2, [r4, #0]
 80088c0:	3300      	adds	r3, #0
 80088c2:	bf18      	it	ne
 80088c4:	2301      	movne	r3, #1
 80088c6:	0692      	lsls	r2, r2, #26
 80088c8:	d42d      	bmi.n	8008926 <_printf_common+0xbe>
 80088ca:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80088ce:	4639      	mov	r1, r7
 80088d0:	4630      	mov	r0, r6
 80088d2:	47c0      	blx	r8
 80088d4:	3001      	adds	r0, #1
 80088d6:	d020      	beq.n	800891a <_printf_common+0xb2>
 80088d8:	6823      	ldr	r3, [r4, #0]
 80088da:	68e5      	ldr	r5, [r4, #12]
 80088dc:	f8d9 2000 	ldr.w	r2, [r9]
 80088e0:	f003 0306 	and.w	r3, r3, #6
 80088e4:	2b04      	cmp	r3, #4
 80088e6:	bf08      	it	eq
 80088e8:	1aad      	subeq	r5, r5, r2
 80088ea:	68a3      	ldr	r3, [r4, #8]
 80088ec:	6922      	ldr	r2, [r4, #16]
 80088ee:	bf0c      	ite	eq
 80088f0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80088f4:	2500      	movne	r5, #0
 80088f6:	4293      	cmp	r3, r2
 80088f8:	bfc4      	itt	gt
 80088fa:	1a9b      	subgt	r3, r3, r2
 80088fc:	18ed      	addgt	r5, r5, r3
 80088fe:	f04f 0900 	mov.w	r9, #0
 8008902:	341a      	adds	r4, #26
 8008904:	454d      	cmp	r5, r9
 8008906:	d11a      	bne.n	800893e <_printf_common+0xd6>
 8008908:	2000      	movs	r0, #0
 800890a:	e008      	b.n	800891e <_printf_common+0xb6>
 800890c:	2301      	movs	r3, #1
 800890e:	4652      	mov	r2, sl
 8008910:	4639      	mov	r1, r7
 8008912:	4630      	mov	r0, r6
 8008914:	47c0      	blx	r8
 8008916:	3001      	adds	r0, #1
 8008918:	d103      	bne.n	8008922 <_printf_common+0xba>
 800891a:	f04f 30ff 	mov.w	r0, #4294967295
 800891e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008922:	3501      	adds	r5, #1
 8008924:	e7c3      	b.n	80088ae <_printf_common+0x46>
 8008926:	18e1      	adds	r1, r4, r3
 8008928:	1c5a      	adds	r2, r3, #1
 800892a:	2030      	movs	r0, #48	; 0x30
 800892c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008930:	4422      	add	r2, r4
 8008932:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008936:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800893a:	3302      	adds	r3, #2
 800893c:	e7c5      	b.n	80088ca <_printf_common+0x62>
 800893e:	2301      	movs	r3, #1
 8008940:	4622      	mov	r2, r4
 8008942:	4639      	mov	r1, r7
 8008944:	4630      	mov	r0, r6
 8008946:	47c0      	blx	r8
 8008948:	3001      	adds	r0, #1
 800894a:	d0e6      	beq.n	800891a <_printf_common+0xb2>
 800894c:	f109 0901 	add.w	r9, r9, #1
 8008950:	e7d8      	b.n	8008904 <_printf_common+0x9c>
	...

08008954 <_printf_i>:
 8008954:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008958:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800895c:	460c      	mov	r4, r1
 800895e:	7e09      	ldrb	r1, [r1, #24]
 8008960:	b085      	sub	sp, #20
 8008962:	296e      	cmp	r1, #110	; 0x6e
 8008964:	4617      	mov	r7, r2
 8008966:	4606      	mov	r6, r0
 8008968:	4698      	mov	r8, r3
 800896a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800896c:	f000 80b3 	beq.w	8008ad6 <_printf_i+0x182>
 8008970:	d822      	bhi.n	80089b8 <_printf_i+0x64>
 8008972:	2963      	cmp	r1, #99	; 0x63
 8008974:	d036      	beq.n	80089e4 <_printf_i+0x90>
 8008976:	d80a      	bhi.n	800898e <_printf_i+0x3a>
 8008978:	2900      	cmp	r1, #0
 800897a:	f000 80b9 	beq.w	8008af0 <_printf_i+0x19c>
 800897e:	2958      	cmp	r1, #88	; 0x58
 8008980:	f000 8083 	beq.w	8008a8a <_printf_i+0x136>
 8008984:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008988:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800898c:	e032      	b.n	80089f4 <_printf_i+0xa0>
 800898e:	2964      	cmp	r1, #100	; 0x64
 8008990:	d001      	beq.n	8008996 <_printf_i+0x42>
 8008992:	2969      	cmp	r1, #105	; 0x69
 8008994:	d1f6      	bne.n	8008984 <_printf_i+0x30>
 8008996:	6820      	ldr	r0, [r4, #0]
 8008998:	6813      	ldr	r3, [r2, #0]
 800899a:	0605      	lsls	r5, r0, #24
 800899c:	f103 0104 	add.w	r1, r3, #4
 80089a0:	d52a      	bpl.n	80089f8 <_printf_i+0xa4>
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	6011      	str	r1, [r2, #0]
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	da03      	bge.n	80089b2 <_printf_i+0x5e>
 80089aa:	222d      	movs	r2, #45	; 0x2d
 80089ac:	425b      	negs	r3, r3
 80089ae:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80089b2:	486f      	ldr	r0, [pc, #444]	; (8008b70 <_printf_i+0x21c>)
 80089b4:	220a      	movs	r2, #10
 80089b6:	e039      	b.n	8008a2c <_printf_i+0xd8>
 80089b8:	2973      	cmp	r1, #115	; 0x73
 80089ba:	f000 809d 	beq.w	8008af8 <_printf_i+0x1a4>
 80089be:	d808      	bhi.n	80089d2 <_printf_i+0x7e>
 80089c0:	296f      	cmp	r1, #111	; 0x6f
 80089c2:	d020      	beq.n	8008a06 <_printf_i+0xb2>
 80089c4:	2970      	cmp	r1, #112	; 0x70
 80089c6:	d1dd      	bne.n	8008984 <_printf_i+0x30>
 80089c8:	6823      	ldr	r3, [r4, #0]
 80089ca:	f043 0320 	orr.w	r3, r3, #32
 80089ce:	6023      	str	r3, [r4, #0]
 80089d0:	e003      	b.n	80089da <_printf_i+0x86>
 80089d2:	2975      	cmp	r1, #117	; 0x75
 80089d4:	d017      	beq.n	8008a06 <_printf_i+0xb2>
 80089d6:	2978      	cmp	r1, #120	; 0x78
 80089d8:	d1d4      	bne.n	8008984 <_printf_i+0x30>
 80089da:	2378      	movs	r3, #120	; 0x78
 80089dc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80089e0:	4864      	ldr	r0, [pc, #400]	; (8008b74 <_printf_i+0x220>)
 80089e2:	e055      	b.n	8008a90 <_printf_i+0x13c>
 80089e4:	6813      	ldr	r3, [r2, #0]
 80089e6:	1d19      	adds	r1, r3, #4
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	6011      	str	r1, [r2, #0]
 80089ec:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80089f0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80089f4:	2301      	movs	r3, #1
 80089f6:	e08c      	b.n	8008b12 <_printf_i+0x1be>
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	6011      	str	r1, [r2, #0]
 80089fc:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008a00:	bf18      	it	ne
 8008a02:	b21b      	sxthne	r3, r3
 8008a04:	e7cf      	b.n	80089a6 <_printf_i+0x52>
 8008a06:	6813      	ldr	r3, [r2, #0]
 8008a08:	6825      	ldr	r5, [r4, #0]
 8008a0a:	1d18      	adds	r0, r3, #4
 8008a0c:	6010      	str	r0, [r2, #0]
 8008a0e:	0628      	lsls	r0, r5, #24
 8008a10:	d501      	bpl.n	8008a16 <_printf_i+0xc2>
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	e002      	b.n	8008a1c <_printf_i+0xc8>
 8008a16:	0668      	lsls	r0, r5, #25
 8008a18:	d5fb      	bpl.n	8008a12 <_printf_i+0xbe>
 8008a1a:	881b      	ldrh	r3, [r3, #0]
 8008a1c:	4854      	ldr	r0, [pc, #336]	; (8008b70 <_printf_i+0x21c>)
 8008a1e:	296f      	cmp	r1, #111	; 0x6f
 8008a20:	bf14      	ite	ne
 8008a22:	220a      	movne	r2, #10
 8008a24:	2208      	moveq	r2, #8
 8008a26:	2100      	movs	r1, #0
 8008a28:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008a2c:	6865      	ldr	r5, [r4, #4]
 8008a2e:	60a5      	str	r5, [r4, #8]
 8008a30:	2d00      	cmp	r5, #0
 8008a32:	f2c0 8095 	blt.w	8008b60 <_printf_i+0x20c>
 8008a36:	6821      	ldr	r1, [r4, #0]
 8008a38:	f021 0104 	bic.w	r1, r1, #4
 8008a3c:	6021      	str	r1, [r4, #0]
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	d13d      	bne.n	8008abe <_printf_i+0x16a>
 8008a42:	2d00      	cmp	r5, #0
 8008a44:	f040 808e 	bne.w	8008b64 <_printf_i+0x210>
 8008a48:	4665      	mov	r5, ip
 8008a4a:	2a08      	cmp	r2, #8
 8008a4c:	d10b      	bne.n	8008a66 <_printf_i+0x112>
 8008a4e:	6823      	ldr	r3, [r4, #0]
 8008a50:	07db      	lsls	r3, r3, #31
 8008a52:	d508      	bpl.n	8008a66 <_printf_i+0x112>
 8008a54:	6923      	ldr	r3, [r4, #16]
 8008a56:	6862      	ldr	r2, [r4, #4]
 8008a58:	429a      	cmp	r2, r3
 8008a5a:	bfde      	ittt	le
 8008a5c:	2330      	movle	r3, #48	; 0x30
 8008a5e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008a62:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008a66:	ebac 0305 	sub.w	r3, ip, r5
 8008a6a:	6123      	str	r3, [r4, #16]
 8008a6c:	f8cd 8000 	str.w	r8, [sp]
 8008a70:	463b      	mov	r3, r7
 8008a72:	aa03      	add	r2, sp, #12
 8008a74:	4621      	mov	r1, r4
 8008a76:	4630      	mov	r0, r6
 8008a78:	f7ff fef6 	bl	8008868 <_printf_common>
 8008a7c:	3001      	adds	r0, #1
 8008a7e:	d14d      	bne.n	8008b1c <_printf_i+0x1c8>
 8008a80:	f04f 30ff 	mov.w	r0, #4294967295
 8008a84:	b005      	add	sp, #20
 8008a86:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008a8a:	4839      	ldr	r0, [pc, #228]	; (8008b70 <_printf_i+0x21c>)
 8008a8c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8008a90:	6813      	ldr	r3, [r2, #0]
 8008a92:	6821      	ldr	r1, [r4, #0]
 8008a94:	1d1d      	adds	r5, r3, #4
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	6015      	str	r5, [r2, #0]
 8008a9a:	060a      	lsls	r2, r1, #24
 8008a9c:	d50b      	bpl.n	8008ab6 <_printf_i+0x162>
 8008a9e:	07ca      	lsls	r2, r1, #31
 8008aa0:	bf44      	itt	mi
 8008aa2:	f041 0120 	orrmi.w	r1, r1, #32
 8008aa6:	6021      	strmi	r1, [r4, #0]
 8008aa8:	b91b      	cbnz	r3, 8008ab2 <_printf_i+0x15e>
 8008aaa:	6822      	ldr	r2, [r4, #0]
 8008aac:	f022 0220 	bic.w	r2, r2, #32
 8008ab0:	6022      	str	r2, [r4, #0]
 8008ab2:	2210      	movs	r2, #16
 8008ab4:	e7b7      	b.n	8008a26 <_printf_i+0xd2>
 8008ab6:	064d      	lsls	r5, r1, #25
 8008ab8:	bf48      	it	mi
 8008aba:	b29b      	uxthmi	r3, r3
 8008abc:	e7ef      	b.n	8008a9e <_printf_i+0x14a>
 8008abe:	4665      	mov	r5, ip
 8008ac0:	fbb3 f1f2 	udiv	r1, r3, r2
 8008ac4:	fb02 3311 	mls	r3, r2, r1, r3
 8008ac8:	5cc3      	ldrb	r3, [r0, r3]
 8008aca:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8008ace:	460b      	mov	r3, r1
 8008ad0:	2900      	cmp	r1, #0
 8008ad2:	d1f5      	bne.n	8008ac0 <_printf_i+0x16c>
 8008ad4:	e7b9      	b.n	8008a4a <_printf_i+0xf6>
 8008ad6:	6813      	ldr	r3, [r2, #0]
 8008ad8:	6825      	ldr	r5, [r4, #0]
 8008ada:	6961      	ldr	r1, [r4, #20]
 8008adc:	1d18      	adds	r0, r3, #4
 8008ade:	6010      	str	r0, [r2, #0]
 8008ae0:	0628      	lsls	r0, r5, #24
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	d501      	bpl.n	8008aea <_printf_i+0x196>
 8008ae6:	6019      	str	r1, [r3, #0]
 8008ae8:	e002      	b.n	8008af0 <_printf_i+0x19c>
 8008aea:	066a      	lsls	r2, r5, #25
 8008aec:	d5fb      	bpl.n	8008ae6 <_printf_i+0x192>
 8008aee:	8019      	strh	r1, [r3, #0]
 8008af0:	2300      	movs	r3, #0
 8008af2:	6123      	str	r3, [r4, #16]
 8008af4:	4665      	mov	r5, ip
 8008af6:	e7b9      	b.n	8008a6c <_printf_i+0x118>
 8008af8:	6813      	ldr	r3, [r2, #0]
 8008afa:	1d19      	adds	r1, r3, #4
 8008afc:	6011      	str	r1, [r2, #0]
 8008afe:	681d      	ldr	r5, [r3, #0]
 8008b00:	6862      	ldr	r2, [r4, #4]
 8008b02:	2100      	movs	r1, #0
 8008b04:	4628      	mov	r0, r5
 8008b06:	f7f7 fb6b 	bl	80001e0 <memchr>
 8008b0a:	b108      	cbz	r0, 8008b10 <_printf_i+0x1bc>
 8008b0c:	1b40      	subs	r0, r0, r5
 8008b0e:	6060      	str	r0, [r4, #4]
 8008b10:	6863      	ldr	r3, [r4, #4]
 8008b12:	6123      	str	r3, [r4, #16]
 8008b14:	2300      	movs	r3, #0
 8008b16:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008b1a:	e7a7      	b.n	8008a6c <_printf_i+0x118>
 8008b1c:	6923      	ldr	r3, [r4, #16]
 8008b1e:	462a      	mov	r2, r5
 8008b20:	4639      	mov	r1, r7
 8008b22:	4630      	mov	r0, r6
 8008b24:	47c0      	blx	r8
 8008b26:	3001      	adds	r0, #1
 8008b28:	d0aa      	beq.n	8008a80 <_printf_i+0x12c>
 8008b2a:	6823      	ldr	r3, [r4, #0]
 8008b2c:	079b      	lsls	r3, r3, #30
 8008b2e:	d413      	bmi.n	8008b58 <_printf_i+0x204>
 8008b30:	68e0      	ldr	r0, [r4, #12]
 8008b32:	9b03      	ldr	r3, [sp, #12]
 8008b34:	4298      	cmp	r0, r3
 8008b36:	bfb8      	it	lt
 8008b38:	4618      	movlt	r0, r3
 8008b3a:	e7a3      	b.n	8008a84 <_printf_i+0x130>
 8008b3c:	2301      	movs	r3, #1
 8008b3e:	464a      	mov	r2, r9
 8008b40:	4639      	mov	r1, r7
 8008b42:	4630      	mov	r0, r6
 8008b44:	47c0      	blx	r8
 8008b46:	3001      	adds	r0, #1
 8008b48:	d09a      	beq.n	8008a80 <_printf_i+0x12c>
 8008b4a:	3501      	adds	r5, #1
 8008b4c:	68e3      	ldr	r3, [r4, #12]
 8008b4e:	9a03      	ldr	r2, [sp, #12]
 8008b50:	1a9b      	subs	r3, r3, r2
 8008b52:	42ab      	cmp	r3, r5
 8008b54:	dcf2      	bgt.n	8008b3c <_printf_i+0x1e8>
 8008b56:	e7eb      	b.n	8008b30 <_printf_i+0x1dc>
 8008b58:	2500      	movs	r5, #0
 8008b5a:	f104 0919 	add.w	r9, r4, #25
 8008b5e:	e7f5      	b.n	8008b4c <_printf_i+0x1f8>
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	d1ac      	bne.n	8008abe <_printf_i+0x16a>
 8008b64:	7803      	ldrb	r3, [r0, #0]
 8008b66:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008b6a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008b6e:	e76c      	b.n	8008a4a <_printf_i+0xf6>
 8008b70:	08009587 	.word	0x08009587
 8008b74:	08009598 	.word	0x08009598

08008b78 <__sread>:
 8008b78:	b510      	push	{r4, lr}
 8008b7a:	460c      	mov	r4, r1
 8008b7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008b80:	f000 f8e0 	bl	8008d44 <_read_r>
 8008b84:	2800      	cmp	r0, #0
 8008b86:	bfab      	itete	ge
 8008b88:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008b8a:	89a3      	ldrhlt	r3, [r4, #12]
 8008b8c:	181b      	addge	r3, r3, r0
 8008b8e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008b92:	bfac      	ite	ge
 8008b94:	6563      	strge	r3, [r4, #84]	; 0x54
 8008b96:	81a3      	strhlt	r3, [r4, #12]
 8008b98:	bd10      	pop	{r4, pc}

08008b9a <__swrite>:
 8008b9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b9e:	461f      	mov	r7, r3
 8008ba0:	898b      	ldrh	r3, [r1, #12]
 8008ba2:	05db      	lsls	r3, r3, #23
 8008ba4:	4605      	mov	r5, r0
 8008ba6:	460c      	mov	r4, r1
 8008ba8:	4616      	mov	r6, r2
 8008baa:	d505      	bpl.n	8008bb8 <__swrite+0x1e>
 8008bac:	2302      	movs	r3, #2
 8008bae:	2200      	movs	r2, #0
 8008bb0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008bb4:	f000 f874 	bl	8008ca0 <_lseek_r>
 8008bb8:	89a3      	ldrh	r3, [r4, #12]
 8008bba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008bbe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008bc2:	81a3      	strh	r3, [r4, #12]
 8008bc4:	4632      	mov	r2, r6
 8008bc6:	463b      	mov	r3, r7
 8008bc8:	4628      	mov	r0, r5
 8008bca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008bce:	f000 b823 	b.w	8008c18 <_write_r>

08008bd2 <__sseek>:
 8008bd2:	b510      	push	{r4, lr}
 8008bd4:	460c      	mov	r4, r1
 8008bd6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008bda:	f000 f861 	bl	8008ca0 <_lseek_r>
 8008bde:	1c43      	adds	r3, r0, #1
 8008be0:	89a3      	ldrh	r3, [r4, #12]
 8008be2:	bf15      	itete	ne
 8008be4:	6560      	strne	r0, [r4, #84]	; 0x54
 8008be6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008bea:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008bee:	81a3      	strheq	r3, [r4, #12]
 8008bf0:	bf18      	it	ne
 8008bf2:	81a3      	strhne	r3, [r4, #12]
 8008bf4:	bd10      	pop	{r4, pc}

08008bf6 <__sclose>:
 8008bf6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008bfa:	f000 b81f 	b.w	8008c3c <_close_r>

08008bfe <__ascii_wctomb>:
 8008bfe:	b149      	cbz	r1, 8008c14 <__ascii_wctomb+0x16>
 8008c00:	2aff      	cmp	r2, #255	; 0xff
 8008c02:	bf85      	ittet	hi
 8008c04:	238a      	movhi	r3, #138	; 0x8a
 8008c06:	6003      	strhi	r3, [r0, #0]
 8008c08:	700a      	strbls	r2, [r1, #0]
 8008c0a:	f04f 30ff 	movhi.w	r0, #4294967295
 8008c0e:	bf98      	it	ls
 8008c10:	2001      	movls	r0, #1
 8008c12:	4770      	bx	lr
 8008c14:	4608      	mov	r0, r1
 8008c16:	4770      	bx	lr

08008c18 <_write_r>:
 8008c18:	b538      	push	{r3, r4, r5, lr}
 8008c1a:	4c07      	ldr	r4, [pc, #28]	; (8008c38 <_write_r+0x20>)
 8008c1c:	4605      	mov	r5, r0
 8008c1e:	4608      	mov	r0, r1
 8008c20:	4611      	mov	r1, r2
 8008c22:	2200      	movs	r2, #0
 8008c24:	6022      	str	r2, [r4, #0]
 8008c26:	461a      	mov	r2, r3
 8008c28:	f7fc ff90 	bl	8005b4c <_write>
 8008c2c:	1c43      	adds	r3, r0, #1
 8008c2e:	d102      	bne.n	8008c36 <_write_r+0x1e>
 8008c30:	6823      	ldr	r3, [r4, #0]
 8008c32:	b103      	cbz	r3, 8008c36 <_write_r+0x1e>
 8008c34:	602b      	str	r3, [r5, #0]
 8008c36:	bd38      	pop	{r3, r4, r5, pc}
 8008c38:	20000c34 	.word	0x20000c34

08008c3c <_close_r>:
 8008c3c:	b538      	push	{r3, r4, r5, lr}
 8008c3e:	4c06      	ldr	r4, [pc, #24]	; (8008c58 <_close_r+0x1c>)
 8008c40:	2300      	movs	r3, #0
 8008c42:	4605      	mov	r5, r0
 8008c44:	4608      	mov	r0, r1
 8008c46:	6023      	str	r3, [r4, #0]
 8008c48:	f7fc ffac 	bl	8005ba4 <_close>
 8008c4c:	1c43      	adds	r3, r0, #1
 8008c4e:	d102      	bne.n	8008c56 <_close_r+0x1a>
 8008c50:	6823      	ldr	r3, [r4, #0]
 8008c52:	b103      	cbz	r3, 8008c56 <_close_r+0x1a>
 8008c54:	602b      	str	r3, [r5, #0]
 8008c56:	bd38      	pop	{r3, r4, r5, pc}
 8008c58:	20000c34 	.word	0x20000c34

08008c5c <_fstat_r>:
 8008c5c:	b538      	push	{r3, r4, r5, lr}
 8008c5e:	4c07      	ldr	r4, [pc, #28]	; (8008c7c <_fstat_r+0x20>)
 8008c60:	2300      	movs	r3, #0
 8008c62:	4605      	mov	r5, r0
 8008c64:	4608      	mov	r0, r1
 8008c66:	4611      	mov	r1, r2
 8008c68:	6023      	str	r3, [r4, #0]
 8008c6a:	f7fc ffeb 	bl	8005c44 <_fstat>
 8008c6e:	1c43      	adds	r3, r0, #1
 8008c70:	d102      	bne.n	8008c78 <_fstat_r+0x1c>
 8008c72:	6823      	ldr	r3, [r4, #0]
 8008c74:	b103      	cbz	r3, 8008c78 <_fstat_r+0x1c>
 8008c76:	602b      	str	r3, [r5, #0]
 8008c78:	bd38      	pop	{r3, r4, r5, pc}
 8008c7a:	bf00      	nop
 8008c7c:	20000c34 	.word	0x20000c34

08008c80 <_isatty_r>:
 8008c80:	b538      	push	{r3, r4, r5, lr}
 8008c82:	4c06      	ldr	r4, [pc, #24]	; (8008c9c <_isatty_r+0x1c>)
 8008c84:	2300      	movs	r3, #0
 8008c86:	4605      	mov	r5, r0
 8008c88:	4608      	mov	r0, r1
 8008c8a:	6023      	str	r3, [r4, #0]
 8008c8c:	f7fc ff48 	bl	8005b20 <_isatty>
 8008c90:	1c43      	adds	r3, r0, #1
 8008c92:	d102      	bne.n	8008c9a <_isatty_r+0x1a>
 8008c94:	6823      	ldr	r3, [r4, #0]
 8008c96:	b103      	cbz	r3, 8008c9a <_isatty_r+0x1a>
 8008c98:	602b      	str	r3, [r5, #0]
 8008c9a:	bd38      	pop	{r3, r4, r5, pc}
 8008c9c:	20000c34 	.word	0x20000c34

08008ca0 <_lseek_r>:
 8008ca0:	b538      	push	{r3, r4, r5, lr}
 8008ca2:	4c07      	ldr	r4, [pc, #28]	; (8008cc0 <_lseek_r+0x20>)
 8008ca4:	4605      	mov	r5, r0
 8008ca6:	4608      	mov	r0, r1
 8008ca8:	4611      	mov	r1, r2
 8008caa:	2200      	movs	r2, #0
 8008cac:	6022      	str	r2, [r4, #0]
 8008cae:	461a      	mov	r2, r3
 8008cb0:	f7fc ff8f 	bl	8005bd2 <_lseek>
 8008cb4:	1c43      	adds	r3, r0, #1
 8008cb6:	d102      	bne.n	8008cbe <_lseek_r+0x1e>
 8008cb8:	6823      	ldr	r3, [r4, #0]
 8008cba:	b103      	cbz	r3, 8008cbe <_lseek_r+0x1e>
 8008cbc:	602b      	str	r3, [r5, #0]
 8008cbe:	bd38      	pop	{r3, r4, r5, pc}
 8008cc0:	20000c34 	.word	0x20000c34

08008cc4 <memmove>:
 8008cc4:	4288      	cmp	r0, r1
 8008cc6:	b510      	push	{r4, lr}
 8008cc8:	eb01 0302 	add.w	r3, r1, r2
 8008ccc:	d807      	bhi.n	8008cde <memmove+0x1a>
 8008cce:	1e42      	subs	r2, r0, #1
 8008cd0:	4299      	cmp	r1, r3
 8008cd2:	d00a      	beq.n	8008cea <memmove+0x26>
 8008cd4:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008cd8:	f802 4f01 	strb.w	r4, [r2, #1]!
 8008cdc:	e7f8      	b.n	8008cd0 <memmove+0xc>
 8008cde:	4283      	cmp	r3, r0
 8008ce0:	d9f5      	bls.n	8008cce <memmove+0xa>
 8008ce2:	1881      	adds	r1, r0, r2
 8008ce4:	1ad2      	subs	r2, r2, r3
 8008ce6:	42d3      	cmn	r3, r2
 8008ce8:	d100      	bne.n	8008cec <memmove+0x28>
 8008cea:	bd10      	pop	{r4, pc}
 8008cec:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008cf0:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8008cf4:	e7f7      	b.n	8008ce6 <memmove+0x22>

08008cf6 <_realloc_r>:
 8008cf6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008cf8:	4607      	mov	r7, r0
 8008cfa:	4614      	mov	r4, r2
 8008cfc:	460e      	mov	r6, r1
 8008cfe:	b921      	cbnz	r1, 8008d0a <_realloc_r+0x14>
 8008d00:	4611      	mov	r1, r2
 8008d02:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008d06:	f7fe bdd3 	b.w	80078b0 <_malloc_r>
 8008d0a:	b922      	cbnz	r2, 8008d16 <_realloc_r+0x20>
 8008d0c:	f7fe fd82 	bl	8007814 <_free_r>
 8008d10:	4625      	mov	r5, r4
 8008d12:	4628      	mov	r0, r5
 8008d14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008d16:	f000 f827 	bl	8008d68 <_malloc_usable_size_r>
 8008d1a:	42a0      	cmp	r0, r4
 8008d1c:	d20f      	bcs.n	8008d3e <_realloc_r+0x48>
 8008d1e:	4621      	mov	r1, r4
 8008d20:	4638      	mov	r0, r7
 8008d22:	f7fe fdc5 	bl	80078b0 <_malloc_r>
 8008d26:	4605      	mov	r5, r0
 8008d28:	2800      	cmp	r0, #0
 8008d2a:	d0f2      	beq.n	8008d12 <_realloc_r+0x1c>
 8008d2c:	4631      	mov	r1, r6
 8008d2e:	4622      	mov	r2, r4
 8008d30:	f7fe fd5c 	bl	80077ec <memcpy>
 8008d34:	4631      	mov	r1, r6
 8008d36:	4638      	mov	r0, r7
 8008d38:	f7fe fd6c 	bl	8007814 <_free_r>
 8008d3c:	e7e9      	b.n	8008d12 <_realloc_r+0x1c>
 8008d3e:	4635      	mov	r5, r6
 8008d40:	e7e7      	b.n	8008d12 <_realloc_r+0x1c>
	...

08008d44 <_read_r>:
 8008d44:	b538      	push	{r3, r4, r5, lr}
 8008d46:	4c07      	ldr	r4, [pc, #28]	; (8008d64 <_read_r+0x20>)
 8008d48:	4605      	mov	r5, r0
 8008d4a:	4608      	mov	r0, r1
 8008d4c:	4611      	mov	r1, r2
 8008d4e:	2200      	movs	r2, #0
 8008d50:	6022      	str	r2, [r4, #0]
 8008d52:	461a      	mov	r2, r3
 8008d54:	f7fc ff4e 	bl	8005bf4 <_read>
 8008d58:	1c43      	adds	r3, r0, #1
 8008d5a:	d102      	bne.n	8008d62 <_read_r+0x1e>
 8008d5c:	6823      	ldr	r3, [r4, #0]
 8008d5e:	b103      	cbz	r3, 8008d62 <_read_r+0x1e>
 8008d60:	602b      	str	r3, [r5, #0]
 8008d62:	bd38      	pop	{r3, r4, r5, pc}
 8008d64:	20000c34 	.word	0x20000c34

08008d68 <_malloc_usable_size_r>:
 8008d68:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008d6c:	1f18      	subs	r0, r3, #4
 8008d6e:	2b00      	cmp	r3, #0
 8008d70:	bfbc      	itt	lt
 8008d72:	580b      	ldrlt	r3, [r1, r0]
 8008d74:	18c0      	addlt	r0, r0, r3
 8008d76:	4770      	bx	lr

08008d78 <_init>:
 8008d78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d7a:	bf00      	nop
 8008d7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008d7e:	bc08      	pop	{r3}
 8008d80:	469e      	mov	lr, r3
 8008d82:	4770      	bx	lr

08008d84 <_fini>:
 8008d84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d86:	bf00      	nop
 8008d88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008d8a:	bc08      	pop	{r3}
 8008d8c:	469e      	mov	lr, r3
 8008d8e:	4770      	bx	lr
