// Seed: 1945268505
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input logic id_1,
    input logic id_2,
    input id_3,
    input logic id_4,
    input logic id_5,
    input id_6,
    output id_7,
    input logic id_8,
    output logic id_9,
    output logic id_10
);
  type_20 id_11 ();
  logic id_12;
endmodule
module module_1 (
    input id_0
    , id_11
);
  assign id_10 = 1;
  logic id_12 = 1;
  always id_10 <= 1'b0 < id_4;
  genvar id_13;
endmodule
`timescale 1ps / 1 ps
