// Seed: 379237591
module module_0 #(
    parameter id_11 = 32'd26,
    parameter id_12 = 32'd86
) (
    output tri0 id_0,
    input wire id_1,
    input tri1 id_2,
    input tri id_3,
    input tri0 id_4,
    input tri id_5,
    input uwire id_6,
    output tri1 id_7,
    input supply1 id_8
);
  logic id_10[-1 'h0 : -1] = id_3 + id_2;
  localparam id_11 = 1;
  assign module_1.id_0 = 0;
  parameter id_12 = -1;
  wire id_13, id_14;
  assign id_7 = id_14;
  wire id_15;
  assign id_15 = id_11;
  logic [id_12 : id_11] id_16 = id_2;
  wire [-1 'd0 : 1] id_17, id_18, id_19, id_20, id_21, id_22;
endmodule
module module_1 (
    input tri id_0,
    output supply1 id_1,
    input supply0 id_2,
    output supply1 id_3
);
  assign id_3 = id_2;
  parameter [-1  &  1 : -1] id_5 = -1'b0;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_0,
      id_0,
      id_2,
      id_0,
      id_1,
      id_0
  );
endmodule
