\select@language {USenglish}
\contentsline {chapter}{\numberline {1}Introduction}{1}{chapter.1}
\contentsline {section}{\numberline {1.1}Motivation}{1}{section.1.1}
\contentsline {subsection}{\numberline {1.1.1}Evolution of wireless communication}{1}{subsection.1.1.1}
\contentsline {subsection}{\numberline {1.1.2}Spectrum scarcity problem}{1}{subsection.1.1.2}
\contentsline {subsection}{\numberline {1.1.3}Cognitive radio}{1}{subsection.1.1.3}
\contentsline {subsection}{\numberline {1.1.4}Overview of the small cell deployment}{1}{subsection.1.1.4}
\contentsline {subsection}{\numberline {1.1.5}Cognitive relay as cognitive radio}{1}{subsection.1.1.5}
\contentsline {section}{\numberline {1.2}Outline of Work}{2}{section.1.2}
\contentsline {chapter}{\numberline {2}Cognitive Relay}{3}{chapter.2}
\contentsline {section}{\numberline {2.1}Introduction}{3}{section.2.1}
\contentsline {section}{\numberline {2.2}Use Case}{3}{section.2.2}
\contentsline {subsection}{\numberline {2.2.1}Platform Specific Development}{3}{subsection.2.2.1}
\contentsline {subsubsection}{Code Development on Processors}{3}{section*.8}
\contentsline {subsubsection}{Code Development on \acp {FPGA}}{6}{section*.10}
\contentsline {subsubsection}{Portability with platform specific development}{7}{section*.14}
\contentsline {subsection}{\numberline {2.2.2}GNU Radio}{7}{subsection.2.2.2}
\contentsline {subsection}{\numberline {2.2.3}Software Communication Architecture}{10}{subsection.2.2.3}
\contentsline {subsubsection}{History of the Software Communication Architecture}{10}{section*.16}
\contentsline {subsubsection}{Operating Environment}{10}{section*.20}
\contentsline {subsubsection}{Core Framework}{11}{section*.23}
\contentsline {subsubsection}{CORBA}{12}{section*.25}
\contentsline {subsubsection}{Application Environment Profile}{12}{section*.28}
\contentsline {subsubsection}{Domain Profile}{12}{section*.31}
\contentsline {subsubsection}{SCA-compliant waveform development}{13}{section*.33}
\contentsline {section}{\numberline {2.3}Model-Based Development}{13}{section.2.3}
\contentsline {subsection}{\numberline {2.3.1}OMG's Model Driven Architecture}{13}{subsection.2.3.1}
\contentsline {subsection}{\numberline {2.3.2}A new interpretation of the MDA}{14}{subsection.2.3.2}
\contentsline {subsection}{\numberline {2.3.3}Model-Based Design with Simulink}{16}{subsection.2.3.3}
\contentsline {subsubsection}{Simulation}{16}{section*.42}
\contentsline {subsubsection}{Code Generation from Simulink to C/C++}{17}{section*.44}
\contentsline {subsubsection}{Code generation from Simulink to Verilog/VHDL}{20}{section*.45}
\contentsline {section}{\numberline {2.4}Overhead of Code Generation}{22}{section.2.4}
\contentsline {subsection}{\numberline {2.4.1}Code Generation for GPPs}{22}{subsection.2.4.1}
\contentsline {subsection}{\numberline {2.4.2}Code Generation for DSPs}{26}{subsection.2.4.2}
\contentsline {subsection}{\numberline {2.4.3}Code Generation for FPGAs}{28}{subsection.2.4.3}
\contentsline {chapter}{\numberline {3}SDR Platforms}{32}{chapter.3}
\contentsline {section}{\numberline {3.1}SDR Platforms in General}{32}{section.3.1}
\contentsline {subsection}{\numberline {3.1.1}RF Front Ends in SDR}{32}{subsection.3.1.1}
\contentsline {subsubsection}{Receiver Architectures}{32}{section*.58}
\contentsline {subsubsection}{Transmitter Architectures}{34}{section*.61}
\contentsline {subsection}{\numberline {3.1.2}Digital Signal Processing in SDR}{34}{subsection.3.1.2}
\contentsline {subsubsection}{Field Programmable Gate Arrays}{35}{section*.64}
\contentsline {subsubsection}{Digital Signal Processors}{35}{section*.68}
\contentsline {subsubsection}{General Purpose Processors}{36}{section*.69}
\contentsline {section}{\numberline {3.2}Universal Software Radio Peripheral}{36}{section.3.2}
\contentsline {subsection}{\numberline {3.2.1}The USRP Motherboard}{37}{subsection.3.2.1}
\contentsline {subsection}{\numberline {3.2.2}The USRP Daughter Boards}{38}{subsection.3.2.2}
\contentsline {subsection}{\numberline {3.2.3}Platform Specific Constraints}{41}{subsection.3.2.3}
\contentsline {subsection}{\numberline {3.2.4}Integration in the design flow}{44}{subsection.3.2.4}
\contentsline {subsubsection}{Integration of the FPGA}{44}{section*.80}
\contentsline {subsubsection}{Integration of the GPP}{45}{section*.82}
\contentsline {section}{\numberline {3.3}Small Form Factor SDR}{48}{section.3.3}
\contentsline {subsection}{\numberline {3.3.1}Digital Processing Module (DPM)}{49}{subsection.3.3.1}
\contentsline {subsection}{\numberline {3.3.2}Data Conversion Module (DCM)}{52}{subsection.3.3.2}
\contentsline {subsection}{\numberline {3.3.3}Radio Frequency Module}{55}{subsection.3.3.3}
\contentsline {subsubsection}{Tunable RF Module}{55}{section*.94}
\contentsline {subsubsection}{WiMAX RF Module}{56}{section*.95}
\contentsline {subsection}{\numberline {3.3.4}Platform Specific Constraints}{58}{subsection.3.3.4}
\contentsline {subsection}{\numberline {3.3.5}Integration in the design flow}{59}{subsection.3.3.5}
\contentsline {subsubsection}{Integration of the FPGA}{59}{section*.100}
\contentsline {subsubsection}{Integration of the DSP}{62}{section*.101}
\contentsline {chapter}{\numberline {4}Proof of Concept: Portability of TETRA}{64}{chapter.4}
\contentsline {section}{\numberline {4.1}Overview of the TETRA standard}{64}{section.4.1}
\contentsline {section}{\numberline {4.2}Computational Independent Model}{66}{section.4.2}
\contentsline {subsection}{\numberline {4.2.1}Media Access Control}{66}{subsection.4.2.1}
\contentsline {subsection}{\numberline {4.2.2}Physical Layer}{70}{subsection.4.2.2}
\contentsline {section}{\numberline {4.3}Platform Independent Model}{74}{section.4.3}
\contentsline {subsection}{\numberline {4.3.1}Transmitter}{75}{subsection.4.3.1}
\contentsline {subsection}{\numberline {4.3.2}Channel}{79}{subsection.4.3.2}
\contentsline {subsection}{\numberline {4.3.3}Time Synchronization in TETRA}{80}{subsection.4.3.3}
\contentsline {subsection}{\numberline {4.3.4}Frequency Synchronization}{82}{subsection.4.3.4}
\contentsline {subsection}{\numberline {4.3.5}Frame Synchronization}{84}{subsection.4.3.5}
\contentsline {subsection}{\numberline {4.3.6}MAC receiver}{84}{subsection.4.3.6}
\contentsline {section}{\numberline {4.4}Platform Specific Model for the USRP}{86}{section.4.4}
\contentsline {subsection}{\numberline {4.4.1}Separation on different processing elements}{86}{subsection.4.4.1}
\contentsline {subsection}{\numberline {4.4.2}Resampling}{87}{subsection.4.4.2}
\contentsline {subsection}{\numberline {4.4.3}Timing Synchronization}{91}{subsection.4.4.3}
\contentsline {subsection}{\numberline {4.4.4}Frequency Synchronization}{92}{subsection.4.4.4}
\contentsline {subsection}{\numberline {4.4.5}MAC receiver}{95}{subsection.4.4.5}
\contentsline {section}{\numberline {4.5}Benchmarks for the waveform on the GPP}{96}{section.4.5}
\contentsline {section}{\numberline {4.6}Platform Specific Model for the SFF SDR}{102}{section.4.6}
\contentsline {subsection}{\numberline {4.6.1}Separation on different Processing Units}{102}{subsection.4.6.1}
\contentsline {subsection}{\numberline {4.6.2}Sample Rate Conversion}{103}{subsection.4.6.2}
\contentsline {subsection}{\numberline {4.6.3}Timing error synchronization}{104}{subsection.4.6.3}
\contentsline {subsection}{\numberline {4.6.4}PSM on the DSP}{108}{subsection.4.6.4}
\contentsline {section}{\numberline {4.7}Benchmarks for the waveform on the DSP}{109}{section.4.7}
\contentsline {section}{\numberline {4.8}Interoperability Tests}{114}{section.4.8}
\contentsline {chapter}{\numberline {5}Portability aspects of further waveform implementations}{116}{chapter.5}
\contentsline {section}{\numberline {5.1}Family Radio Service}{116}{section.5.1}
\contentsline {subsection}{\numberline {5.1.1}Overview of the standard}{116}{subsection.5.1.1}
\contentsline {subsection}{\numberline {5.1.2}Digital signal approximation for the portability}{116}{subsection.5.1.2}
\contentsline {subsection}{\numberline {5.1.3}Results}{117}{subsection.5.1.3}
\contentsline {section}{\numberline {5.2}Wireless LAN in the version IEEE 802.11g}{117}{section.5.2}
\contentsline {subsection}{\numberline {5.2.1}Overview of the standard}{117}{subsection.5.2.1}
\contentsline {subsection}{\numberline {5.2.2}Challenges for the portability of the waveform}{118}{subsection.5.2.2}
\contentsline {subsection}{\numberline {5.2.3}Results}{118}{subsection.5.2.3}
\contentsline {chapter}{\numberline {6}Conclusions}{121}{chapter.6}
\contentsline {section}{\numberline {6.1}Contributions}{121}{section.6.1}
\contentsline {section}{\numberline {6.2}Outlook}{122}{section.6.2}
\contentsline {chapter}{\numberline {A}Source Code}{124}{appendix.A}
\contentsline {section}{\numberline {A.1}Source Code of the unoptimized FIR filter}{124}{section.A.1}
\contentsline {section}{\numberline {A.2}Source Code of the unoptimized FFT}{125}{section.A.2}
\contentsline {section}{\numberline {A.3}Source Code of the optimized RCPC for the TCH/4.8}{126}{section.A.3}
\contentsline {section}{\numberline {A.4}Source Code of the optimized scrambling}{127}{section.A.4}
\contentsline {chapter}{Acronyms}{128}{appendix*.127}
\contentsline {chapter}{Bibliography}{133}{appendix*.129}
\contentsline {chapter}{Supervised Theses}{141}{appendix*.130}
\contentsline {chapter}{Sponsorship}{142}{appendix*.131}
\contentsline {chapter}{Curriculum Vitae}{143}{appendix*.132}
