{
  "GPIO": [
    {
      "name": "MODER",
      "description": "port mode register",
      "offset": "0x00",
      "fields": [
        {
          "name": "1",
          "description": "0 MODER[15:0][",
          "values": [
            ["1", "0]: Port x configuration I/O pin y (y = 15 to 0) These bits are written by softwa re to configure the I/O mode. 0"],
            ["0", "Input mode 0"],
            ["1", "General purpose output mode1"],
            ["0", "Alternate function mode1"],
            ["1", "Analog mode (reset state)"]
          ],
          "mask": "0b1000"
        }
      ]
    },
    {
      "name": "AFRH",
      "description": "alternate function high register",
      "offset": "0x02",
      "fields": [
        {
          "name": "1",
          "description": "031 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 AFR15[3:0] AFR14[3:0] AFR13[3:0] AFR12[3:0] rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw 1 5 1 4 1 3 1 2 1 1 1 0 9876543210 AFR11[3:0] AFR10[3:0] AFR9[3:0] AFR8[3:0] rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw",
          "values": [],
          "mask": "0b1000"
        },
        {
          "name": "1",
          "description": "0 AFR[15:8][3:0]: Alternate function selection for port x I/O pin y (y = 15 to 8) These bits are written by software to configure alternate function I/Os. 000",
          "values": [
            ["0", "AF0 000"],
            ["1", "AF1001"],
            ["0", "AF2001"],
            ["1", "AF3010"],
            ["0", "AF4010"],
            ["1", "AF5011"],
            ["0", "AF6011"],
            ["1", "AF7100"],
            ["0", "AF8100"],
            ["1", "AF9101"],
            ["0", "AF10101"],
            ["1", "AF11110"],
            ["0", "AF12110"],
            ["1", "AF13111"],
            ["0", "AF14111"],
            ["1", "AF15"]
          ],
          "mask": "0b1000"
        }
      ]
    },
    {
      "name": "OTYPER",
      "description": "port output type register",
      "offset": "0x04",
      "fields": [
        {
          "name": "OT",
          "description": "Port x configuration I/O pin y (y = 15 to 0) These bits are written by software to configure the I/O output type. 0: Output push-pull (reset state)1: Output open-drain",
          "values": [],
          "mask": "0b1111111111111111"
        },
        {
          "name": "Reserved",
          "description": "must be kept at reset value.",
          "values": [],
          "mask": "0b11111111111111110000000000000000"
        }
      ]
    },
    {
      "name": "OSPEEDR",
      "description": "port output speed register",
      "offset": "0x08",
      "fields": [
        {
          "name": "1",
          "description": "0 OSPEEDR[15:0][ Refer to the product datasheets for the values of OSPEEDRy bits versus V DD range and external load.",
          "values": [
            ["1", "0] : Port x configuration I/O pin y (y = 15 to 0) These bits are written by software to configure the I/O output speed. 0"],
            ["0", "Low speed 0"],
            ["1", "Medium speed1"],
            ["0", "High speed1"],
            ["1", "Very high speed"]
          ],
          "mask": "0b1000"
        }
      ]
    },
    {
      "name": "PUPDR",
      "description": "port pull-up/pull-down register",
      "offset": "0x0C",
      "fields": [
        {
          "name": "1",
          "description": "0 PUPDR[15:0][",
          "values": [
            ["1", "0]: Port x configuration I/O pin y (y = 15 to 0) These bits are written by software to configure the I/O pull-up or pull-down 0"],
            ["0", "No pull-up, pull-down0"],
            ["1", "Pull-up1"],
            ["0", "Pull-down1"],
            ["1", "Reserved"]
          ],
          "mask": "0b1000"
        }
      ]
    },
    {
      "name": "IDR",
      "description": "port input data register",
      "offset": "0x10",
      "fields": [
        {
          "name": "IDR",
          "description": "Port x input data I/O pin y (y = 15 to 0) These bits are read-only. They contain the input value of the corresponding I/O port.",
          "values": [],
          "mask": "0b1111111111111111"
        },
        {
          "name": "Reserved",
          "description": "must be kept at reset value.",
          "values": [],
          "mask": "0b11111111111111110000000000000000"
        }
      ]
    },
    {
      "name": "ODR",
      "description": "port output data register",
      "offset": "0x14",
      "fields": [
        {
          "name": "ODR",
          "description": "Port output data I/O pin y (y = 15 to 0) These bits can be read and written by software. For atomic bit set/reset, the ODR bits can be individually set and/or reset by writing to the GPIOx_BSRR register (x = A..F).",
          "values": [],
          "mask": "0b1111111111111111"
        },
        {
          "name": "Reserved",
          "description": "must be kept at reset value.",
          "values": [],
          "mask": "0b11111111111111110000000000000000"
        }
      ]
    },
    {
      "name": "BSRR",
      "description": "port bit set/reset register",
      "offset": "0x18",
      "fields": [
        {
          "name": "BR",
          "description": "Port x reset I/O pin y (y = 15 to 0) These bits are write-only. A read to these bits returns the value 0x0000. 0: No action on the corresponding ODRx bit1: Resets the corresponding ODRx bit If both BSx and BRx are set, BSx has priority.",
          "values": [],
          "mask": "0b11111111111111110000000000000000"
        },
        {
          "name": "BS",
          "description": "Port x set I/O pin y (y = 15 to 0) These bits are write-only. A read to these bits returns the value 0x0000. 0: No action on the corresponding ODRx bit1: Sets the corresponding ODRx bit",
          "values": [],
          "mask": "0b1111111111111111"
        }
      ]
    },
    {
      "name": "LCKR",
      "description": "port configuration lock register",
      "offset": "0x1C",
      "fields": [
        {
          "name": "LCKK",
          "description": "Lock key This bit can be read any time. It can only be modified using the lock key write sequence. During the LOCK key write sequence, the value of LCK[15:0] must not change. Any error in the lock sequence aborts the lock. After the first lock sequence on any bit of the port, any read access on the LCKK bit returns 1 until the next MCU reset or peripheral reset.",
          "values": [
            ["0", "Port configuration lock key not active"],
            ["1", "Port configuration lock key active. The GPIO x_LCKR register is locked until the next MCU reset or peripheral reset. LOCK key write sequence:WR LCKR[16] = 1 + LCKR[15:0]WR LCKR[16] = 0 + LCKR[15:0]WR LCKR[16] = 1 + LCKR[15:0]RD LCKRRD LCKR[16] = 1 (this read operation is optiona l but it confirms that the lock is active)"]
          ],
          "mask": "0b10000000000000000"
        },
        {
          "name": "LCK",
          "description": "Port x lock I/O pin y (y = 15 to 0) These bits are read/writ e but can only be written when the LCKK bit is 0. 0: Port configuration not locked1: Port configuration locked",
          "values": [],
          "mask": "0b1111111111111111"
        }
      ]
    },
    {
      "name": "AFRL",
      "description": "alternate function low register",
      "offset": "0x20",
      "fields": [
        {
          "name": "Reserved",
          "description": "must be kept at reset value.",
          "values": [],
          "mask": "0b11111111111111100000000000000000"
        }
      ]
    }
  ]
}
