CV32A60X documentation
======================

.. toctree::
   :maxdepth: 1

..
   riscv/unpriv.rst
   riscv/priv.rst

Below are links to RISC-V ISA documents tailored for OpenHW Group CV32A60X
and to design documentation.
Only those CSRs and Instruction Sets that are supported by the CV32A60X are documented here.

| `Unprivileged RISC-V ISA <https://cva6-cv32a60x.readthedocs.io/en/latest/07_cv32a60x/riscv/unpriv.html>`_
| `Privileged RISC-V ISA <https://cva6-cv32a60x.readthedocs.io/en/latest/07_cv32a60x/riscv/priv.html>`_
| `Design Documentation for CV32A60X architecture <https://cva6-cv32a60x.readthedocs.io/en/latest/07_cv32a60x/design/design-cv32a60x.html>`_

