{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1666928341611 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1666928341611 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 28 10:39:01 2022 " "Processing started: Fri Oct 28 10:39:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1666928341611 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1666928341611 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LAB2_TN7 -c LAB2_TN7 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LAB2_TN7 -c LAB2_TN7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1666928341612 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1666928341819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2_tn7.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab2_tn7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LS138 " "Found entity 1: LS138" {  } { { "LAB2_TN7.sv" "" { Text "D:/SystemVerilog/LAB_2/LAB2_TN7/LAB2_TN7.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666928341847 ""} { "Info" "ISGN_ENTITY_NAME" "2 LAB2_TN7 " "Found entity 2: LAB2_TN7" {  } { { "LAB2_TN7.sv" "" { Text "D:/SystemVerilog/LAB_2/LAB2_TN7/LAB2_TN7.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666928341847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666928341847 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a_show LAB2_TN7.sv(28) " "Verilog HDL Implicit Net warning at LAB2_TN7.sv(28): created implicit net for \"a_show\"" {  } { { "LAB2_TN7.sv" "" { Text "D:/SystemVerilog/LAB_2/LAB2_TN7/LAB2_TN7.sv" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666928341847 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b_show LAB2_TN7.sv(29) " "Verilog HDL Implicit Net warning at LAB2_TN7.sv(29): created implicit net for \"b_show\"" {  } { { "LAB2_TN7.sv" "" { Text "D:/SystemVerilog/LAB_2/LAB2_TN7/LAB2_TN7.sv" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666928341848 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_show LAB2_TN7.sv(30) " "Verilog HDL Implicit Net warning at LAB2_TN7.sv(30): created implicit net for \"c_show\"" {  } { { "LAB2_TN7.sv" "" { Text "D:/SystemVerilog/LAB_2/LAB2_TN7/LAB2_TN7.sv" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666928341848 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d_show LAB2_TN7.sv(31) " "Verilog HDL Implicit Net warning at LAB2_TN7.sv(31): created implicit net for \"d_show\"" {  } { { "LAB2_TN7.sv" "" { Text "D:/SystemVerilog/LAB_2/LAB2_TN7/LAB2_TN7.sv" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666928341848 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LAB2_TN7 " "Elaborating entity \"LAB2_TN7\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1666928341872 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_show LAB2_TN7.sv(28) " "Verilog HDL or VHDL warning at LAB2_TN7.sv(28): object \"a_show\" assigned a value but never read" {  } { { "LAB2_TN7.sv" "" { Text "D:/SystemVerilog/LAB_2/LAB2_TN7/LAB2_TN7.sv" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1666928341873 "|LAB2_TN7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_show LAB2_TN7.sv(29) " "Verilog HDL or VHDL warning at LAB2_TN7.sv(29): object \"b_show\" assigned a value but never read" {  } { { "LAB2_TN7.sv" "" { Text "D:/SystemVerilog/LAB_2/LAB2_TN7/LAB2_TN7.sv" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1666928341873 "|LAB2_TN7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_show LAB2_TN7.sv(30) " "Verilog HDL or VHDL warning at LAB2_TN7.sv(30): object \"c_show\" assigned a value but never read" {  } { { "LAB2_TN7.sv" "" { Text "D:/SystemVerilog/LAB_2/LAB2_TN7/LAB2_TN7.sv" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1666928341873 "|LAB2_TN7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d_show LAB2_TN7.sv(31) " "Verilog HDL or VHDL warning at LAB2_TN7.sv(31): object \"d_show\" assigned a value but never read" {  } { { "LAB2_TN7.sv" "" { Text "D:/SystemVerilog/LAB_2/LAB2_TN7/LAB2_TN7.sv" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1666928341873 "|LAB2_TN7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LS138 LS138:icLS138 " "Elaborating entity \"LS138\" for hierarchy \"LS138:icLS138\"" {  } { { "LAB2_TN7.sv" "icLS138" { Text "D:/SystemVerilog/LAB_2/LAB2_TN7/LAB2_TN7.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666928341883 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1666928342216 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666928342216 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22 " "Implemented 22 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1666928342242 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1666928342242 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9 " "Implemented 9 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1666928342242 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1666928342242 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4596 " "Peak virtual memory: 4596 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1666928342262 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 28 10:39:02 2022 " "Processing ended: Fri Oct 28 10:39:02 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1666928342262 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1666928342262 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1666928342262 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1666928342262 ""}
