Analysis & Synthesis report for CPU
Wed Nov 30 23:51:39 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Wed Nov 30 23:51:39 2022           ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; CPU                                         ;
; Top-level Entity Name              ; CPU                                         ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
; UFM blocks                         ; N/A until Partition Merge                   ;
; ADC blocks                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M25SAE144C8G     ;                    ;
; Top-level entity name                                            ; CPU                ; CPU                ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Wed Nov 30 23:51:24 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file cpu.vhd
    Info (12022): Found design unit 1: CPU-arc File: D:/Downloads/project ee 224/project ee 224/EE 224 CPU/CPU.vhd Line: 12
    Info (12023): Found entity 1: CPU File: D:/Downloads/project ee 224/project ee 224/EE 224 CPU/CPU.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: ALU-desc File: D:/Downloads/project ee 224/project ee 224/EE 224 CPU/ALU.vhd Line: 13
    Info (12023): Found entity 1: ALU File: D:/Downloads/project ee 224/project ee 224/EE 224 CPU/ALU.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file controller.vhd
    Info (12022): Found design unit 1: controller-desc File: D:/Downloads/project ee 224/project ee 224/EE 224 CPU/controller.vhd Line: 18
    Info (12023): Found entity 1: controller File: D:/Downloads/project ee 224/project ee 224/EE 224 CPU/controller.vhd Line: 4
Info (12021): Found 4 design units, including 2 entities, in source file datapath.vhd
    Info (12022): Found design unit 1: temp-desc File: D:/Downloads/project ee 224/project ee 224/EE 224 CPU/Datapath.vhd Line: 10
    Info (12022): Found design unit 2: Datapath-desc File: D:/Downloads/project ee 224/project ee 224/EE 224 CPU/Datapath.vhd Line: 45
    Info (12023): Found entity 1: temp File: D:/Downloads/project ee 224/project ee 224/EE 224 CPU/Datapath.vhd Line: 4
    Info (12023): Found entity 2: Datapath File: D:/Downloads/project ee 224/project ee 224/EE 224 CPU/Datapath.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file demux.vhd
    Info (12022): Found design unit 1: demux-desc File: D:/Downloads/project ee 224/project ee 224/EE 224 CPU/Demux.vhd Line: 17
    Info (12023): Found entity 1: demux File: D:/Downloads/project ee 224/project ee 224/EE 224 CPU/Demux.vhd Line: 4
Info (12021): Found 8 design units, including 4 entities, in source file devices.vhd
    Info (12022): Found design unit 1: mux_2x1-behaviour File: D:/Downloads/project ee 224/project ee 224/EE 224 CPU/Devices.vhd Line: 10
    Info (12022): Found design unit 2: mux_4x1-desc File: D:/Downloads/project ee 224/project ee 224/EE 224 CPU/Devices.vhd Line: 34
    Info (12022): Found design unit 3: demux_1x2-desc File: D:/Downloads/project ee 224/project ee 224/EE 224 CPU/Devices.vhd Line: 60
    Info (12022): Found design unit 4: demux_1x4-desc File: D:/Downloads/project ee 224/project ee 224/EE 224 CPU/Devices.vhd Line: 85
    Info (12023): Found entity 1: mux_2x1 File: D:/Downloads/project ee 224/project ee 224/EE 224 CPU/Devices.vhd Line: 4
    Info (12023): Found entity 2: mux_4x1 File: D:/Downloads/project ee 224/project ee 224/EE 224 CPU/Devices.vhd Line: 25
    Info (12023): Found entity 3: demux_1x2 File: D:/Downloads/project ee 224/project ee 224/EE 224 CPU/Devices.vhd Line: 53
    Info (12023): Found entity 4: demux_1x4 File: D:/Downloads/project ee 224/project ee 224/EE 224 CPU/Devices.vhd Line: 76
Info (12021): Found 2 design units, including 1 entities, in source file memory.vhd
    Info (12022): Found design unit 1: mem-desc File: D:/Downloads/project ee 224/project ee 224/EE 224 CPU/memory.vhd Line: 17
    Info (12023): Found entity 1: mem File: D:/Downloads/project ee 224/project ee 224/EE 224 CPU/memory.vhd Line: 8
Warning (12090): Entity "mux" obtained from "mux.vhd" instead of from Quartus Prime megafunction library File: D:/Downloads/project ee 224/project ee 224/EE 224 CPU/mux.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux.vhd
    Info (12022): Found design unit 1: mux-desc File: D:/Downloads/project ee 224/project ee 224/EE 224 CPU/mux.vhd Line: 17
    Info (12023): Found entity 1: mux File: D:/Downloads/project ee 224/project ee 224/EE 224 CPU/mux.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file regfiles.vhd
    Info (12022): Found design unit 1: rf-desc File: D:/Downloads/project ee 224/project ee 224/EE 224 CPU/RegFiles.vhd Line: 15
    Info (12023): Found entity 1: rf File: D:/Downloads/project ee 224/project ee 224/EE 224 CPU/RegFiles.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file register.vhd
    Info (12022): Found design unit 1: reg-desc File: D:/Downloads/project ee 224/project ee 224/EE 224 CPU/Register.vhd Line: 10
    Info (12023): Found entity 1: reg File: D:/Downloads/project ee 224/project ee 224/EE 224 CPU/Register.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file se7.vhd
    Info (12022): Found design unit 1: se7-desc File: D:/Downloads/project ee 224/project ee 224/EE 224 CPU/Se7.vhd Line: 9
    Info (12023): Found entity 1: se7 File: D:/Downloads/project ee 224/project ee 224/EE 224 CPU/Se7.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file se10.vhd
    Info (12022): Found design unit 1: se10-desc File: D:/Downloads/project ee 224/project ee 224/EE 224 CPU/Se10.vhd Line: 9
    Info (12023): Found entity 1: se10 File: D:/Downloads/project ee 224/project ee 224/EE 224 CPU/Se10.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file shift1.vhd
    Info (12022): Found design unit 1: LeftShift1-desc File: D:/Downloads/project ee 224/project ee 224/EE 224 CPU/Shift1.vhd Line: 9
    Info (12023): Found entity 1: LeftShift1 File: D:/Downloads/project ee 224/project ee 224/EE 224 CPU/Shift1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file shift7.vhd
    Info (12022): Found design unit 1: LeftShift7-desc File: D:/Downloads/project ee 224/project ee 224/EE 224 CPU/Shift7.vhd Line: 9
    Info (12023): Found entity 1: LeftShift7 File: D:/Downloads/project ee 224/project ee 224/EE 224 CPU/Shift7.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file add16.vhd
    Info (12022): Found design unit 1: Add16-desc File: D:/Downloads/project ee 224/project ee 224/EE 224 CPU/Add16.vhd Line: 11
    Info (12023): Found entity 1: Add16 File: D:/Downloads/project ee 224/project ee 224/EE 224 CPU/Add16.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file andgate.vhd
    Info (12022): Found design unit 1: andg-anda File: D:/Downloads/project ee 224/project ee 224/EE 224 CPU/andgate.vhd Line: 8
    Info (12023): Found entity 1: andg File: D:/Downloads/project ee 224/project ee 224/EE 224 CPU/andgate.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file fulladder.vhd
    Info (12022): Found design unit 1: Full_Adder-OnebitFullAdd_arc File: D:/Downloads/project ee 224/project ee 224/EE 224 CPU/FullAdder.vhd Line: 10
    Info (12023): Found entity 1: Full_Adder File: D:/Downloads/project ee 224/project ee 224/EE 224 CPU/FullAdder.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file halfadder.vhd
    Info (12022): Found design unit 1: halfadder-halfadder_arc File: D:/Downloads/project ee 224/project ee 224/EE 224 CPU/halfadder.vhd Line: 9
    Info (12023): Found entity 1: halfadder File: D:/Downloads/project ee 224/project ee 224/EE 224 CPU/halfadder.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file orgate.vhd
    Info (12022): Found design unit 1: org-ora File: D:/Downloads/project ee 224/project ee 224/EE 224 CPU/Orgate.vhd Line: 8
    Info (12023): Found entity 1: org File: D:/Downloads/project ee 224/project ee 224/EE 224 CPU/Orgate.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file xorgate.vhd
    Info (12022): Found design unit 1: xorg-xora File: D:/Downloads/project ee 224/project ee 224/EE 224 CPU/XorGate.vhd Line: 9
    Info (12023): Found entity 1: xorg File: D:/Downloads/project ee 224/project ee 224/EE 224 CPU/XorGate.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file notgate.vhd
    Info (12022): Found design unit 1: notg-nota File: D:/Downloads/project ee 224/project ee 224/EE 224 CPU/Notgate.vhd Line: 8
    Info (12023): Found entity 1: notg File: D:/Downloads/project ee 224/project ee 224/EE 224 CPU/Notgate.vhd Line: 4
Info (12127): Elaborating entity "CPU" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at CPU.vhd(57): object "t3_out_risc" assigned a value but never read File: D:/Downloads/project ee 224/project ee 224/EE 224 CPU/CPU.vhd Line: 57
Warning (10036): Verilog HDL or VHDL warning at CPU.vhd(57): object "pc_out" assigned a value but never read File: D:/Downloads/project ee 224/project ee 224/EE 224 CPU/CPU.vhd Line: 57
Warning (10036): Verilog HDL or VHDL warning at CPU.vhd(57): object "pre_t2" assigned a value but never read File: D:/Downloads/project ee 224/project ee 224/EE 224 CPU/CPU.vhd Line: 57
Warning (10036): Verilog HDL or VHDL warning at CPU.vhd(57): object "t2_val" assigned a value but never read File: D:/Downloads/project ee 224/project ee 224/EE 224 CPU/CPU.vhd Line: 57
Warning (10036): Verilog HDL or VHDL warning at CPU.vhd(61): object "state_out" assigned a value but never read File: D:/Downloads/project ee 224/project ee 224/EE 224 CPU/CPU.vhd Line: 61
Info (12128): Elaborating entity "controller" for hierarchy "controller:my_controller" File: D:/Downloads/project ee 224/project ee 224/EE 224 CPU/CPU.vhd Line: 64
Warning (10492): VHDL Process Statement warning at controller.vhd(69): signal "instruction" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Downloads/project ee 224/project ee 224/EE 224 CPU/controller.vhd Line: 69
Warning (10492): VHDL Process Statement warning at controller.vhd(72): signal "instruction" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Downloads/project ee 224/project ee 224/EE 224 CPU/controller.vhd Line: 72
Warning (10492): VHDL Process Statement warning at controller.vhd(73): signal "carry_flag_actual" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Downloads/project ee 224/project ee 224/EE 224 CPU/controller.vhd Line: 73
Warning (10492): VHDL Process Statement warning at controller.vhd(79): signal "instruction" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Downloads/project ee 224/project ee 224/EE 224 CPU/controller.vhd Line: 79
Warning (10492): VHDL Process Statement warning at controller.vhd(80): signal "zero_flag_actual" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Downloads/project ee 224/project ee 224/EE 224 CPU/controller.vhd Line: 80
Warning (10492): VHDL Process Statement warning at controller.vhd(86): signal "instruction" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Downloads/project ee 224/project ee 224/EE 224 CPU/controller.vhd Line: 86
Warning (10492): VHDL Process Statement warning at controller.vhd(89): signal "instruction" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Downloads/project ee 224/project ee 224/EE 224 CPU/controller.vhd Line: 89
Warning (10492): VHDL Process Statement warning at controller.vhd(92): signal "instruction" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Downloads/project ee 224/project ee 224/EE 224 CPU/controller.vhd Line: 92
Warning (10492): VHDL Process Statement warning at controller.vhd(97): signal "instruction" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Downloads/project ee 224/project ee 224/EE 224 CPU/controller.vhd Line: 97
Warning (10492): VHDL Process Statement warning at controller.vhd(100): signal "instruction" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Downloads/project ee 224/project ee 224/EE 224 CPU/controller.vhd Line: 100
Warning (10620): VHDL warning at controller.vhd(100): comparison between unequal length operands always returns FALSE File: D:/Downloads/project ee 224/project ee 224/EE 224 CPU/controller.vhd Line: 100
Warning (10492): VHDL Process Statement warning at controller.vhd(117): signal "instruction" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Downloads/project ee 224/project ee 224/EE 224 CPU/controller.vhd Line: 117
Warning (10492): VHDL Process Statement warning at controller.vhd(134): signal "instruction" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Downloads/project ee 224/project ee 224/EE 224 CPU/controller.vhd Line: 134
Warning (10492): VHDL Process Statement warning at controller.vhd(137): signal "flag_c" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Downloads/project ee 224/project ee 224/EE 224 CPU/controller.vhd Line: 137
Warning (10492): VHDL Process Statement warning at controller.vhd(138): signal "flag_z" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Downloads/project ee 224/project ee 224/EE 224 CPU/controller.vhd Line: 138
Warning (10492): VHDL Process Statement warning at controller.vhd(140): signal "instruction" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Downloads/project ee 224/project ee 224/EE 224 CPU/controller.vhd Line: 140
Warning (10492): VHDL Process Statement warning at controller.vhd(143): signal "flag_z" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Downloads/project ee 224/project ee 224/EE 224 CPU/controller.vhd Line: 143
Warning (10492): VHDL Process Statement warning at controller.vhd(145): signal "instruction" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Downloads/project ee 224/project ee 224/EE 224 CPU/controller.vhd Line: 145
Warning (10492): VHDL Process Statement warning at controller.vhd(152): signal "flag_c" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Downloads/project ee 224/project ee 224/EE 224 CPU/controller.vhd Line: 152
Warning (10492): VHDL Process Statement warning at controller.vhd(153): signal "flag_z" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Downloads/project ee 224/project ee 224/EE 224 CPU/controller.vhd Line: 153
Warning (10492): VHDL Process Statement warning at controller.vhd(157): signal "instruction" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Downloads/project ee 224/project ee 224/EE 224 CPU/controller.vhd Line: 157
Warning (10492): VHDL Process Statement warning at controller.vhd(158): signal "pre_t3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Downloads/project ee 224/project ee 224/EE 224 CPU/controller.vhd Line: 158
Warning (10492): VHDL Process Statement warning at controller.vhd(164): signal "instruction" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Downloads/project ee 224/project ee 224/EE 224 CPU/controller.vhd Line: 164
Warning (10492): VHDL Process Statement warning at controller.vhd(205): signal "instruction" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Downloads/project ee 224/project ee 224/EE 224 CPU/controller.vhd Line: 205
Warning (10492): VHDL Process Statement warning at controller.vhd(208): signal "flag_c" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Downloads/project ee 224/project ee 224/EE 224 CPU/controller.vhd Line: 208
Warning (10492): VHDL Process Statement warning at controller.vhd(209): signal "flag_z" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Downloads/project ee 224/project ee 224/EE 224 CPU/controller.vhd Line: 209
Warning (10492): VHDL Process Statement warning at controller.vhd(211): signal "instruction" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Downloads/project ee 224/project ee 224/EE 224 CPU/controller.vhd Line: 211
Warning (10492): VHDL Process Statement warning at controller.vhd(214): signal "flag_z" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Downloads/project ee 224/project ee 224/EE 224 CPU/controller.vhd Line: 214
Error (10504): VHDL error at controller.vhd(255): slice that is assigned to target slice has 3 elements, but must have same number of elements as target slice (2) File: D:/Downloads/project ee 224/project ee 224/EE 224 CPU/controller.vhd Line: 255
Error (12152): Can't elaborate user hierarchy "controller:my_controller" File: D:/Downloads/project ee 224/project ee 224/EE 224 CPU/CPU.vhd Line: 64
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 35 warnings
    Error: Peak virtual memory: 4777 megabytes
    Error: Processing ended: Wed Nov 30 23:51:39 2022
    Error: Elapsed time: 00:00:15
    Error: Total CPU time (on all processors): 00:00:21


