{
  "Top": "RC_RECEIVER",
  "RtlTop": "RC_RECEIVER",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "clg400",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "51",
    "Latency": "50",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "RC_RECEIVER",
    "Version": "1.0",
    "DisplayName": "Rc_receiver",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["..\/RC_Receiver.cpp"],
    "Vhdl": [
      "impl\/vhdl\/RC_RECEIVER_buffecud.vhd",
      "impl\/vhdl\/RC_RECEIVER_CTRL_s_axi.vhd",
      "impl\/vhdl\/RC_RECEIVER_lookubkb.vhd",
      "impl\/vhdl\/RC_RECEIVER_TEST_CHAN_s_axi.vhd",
      "impl\/vhdl\/RC_RECEIVER_TEST_NORM_s_axi.vhd",
      "impl\/vhdl\/RC_RECEIVER_TEST_REV_s_axi.vhd",
      "impl\/vhdl\/RC_RECEIVER.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/RC_RECEIVER_buffecud.v",
      "impl\/verilog\/RC_RECEIVER_buffecud_ram.dat",
      "impl\/verilog\/RC_RECEIVER_CTRL_s_axi.v",
      "impl\/verilog\/RC_RECEIVER_lookubkb.v",
      "impl\/verilog\/RC_RECEIVER_lookubkb_rom.dat",
      "impl\/verilog\/RC_RECEIVER_TEST_CHAN_s_axi.v",
      "impl\/verilog\/RC_RECEIVER_TEST_NORM_s_axi.v",
      "impl\/verilog\/RC_RECEIVER_TEST_REV_s_axi.v",
      "impl\/verilog\/RC_RECEIVER.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/RC_RECEIVER_v1_0\/data\/RC_RECEIVER.mdd",
      "impl\/misc\/drivers\/RC_RECEIVER_v1_0\/data\/RC_RECEIVER.tcl",
      "impl\/misc\/drivers\/RC_RECEIVER_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/RC_RECEIVER_v1_0\/src\/xrc_receiver.c",
      "impl\/misc\/drivers\/RC_RECEIVER_v1_0\/src\/xrc_receiver.h",
      "impl\/misc\/drivers\/RC_RECEIVER_v1_0\/src\/xrc_receiver_hw.h",
      "impl\/misc\/drivers\/RC_RECEIVER_v1_0\/src\/xrc_receiver_linux.c",
      "impl\/misc\/drivers\/RC_RECEIVER_v1_0\/src\/xrc_receiver_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "s_axi_CTRL s_axi_TEST_CHAN s_axi_TEST_NORM s_axi_TEST_REV",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}}
    },
    "s_axi_CTRL": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_CTRL",
      "param_prefix": "C_S_AXI_CTRL",
      "addr_bits": "6",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "memories": "SBUS_data {base_address 32 range 32}",
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "WDATA": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "RDATA": {
          "Type": "integer unsigned",
          "Width": "8"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "6",
        "AWADDR": "6",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    },
    "s_axi_TEST_CHAN": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_TEST_CHAN",
      "param_prefix": "C_S_AXI_TEST_CHAN",
      "addr_bits": "15",
      "registers": [],
      "memories": "channel_data {base_address 16384 range 16384}",
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "15"
        },
        "WDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "15"
        },
        "RDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "15",
        "AWADDR": "15",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    },
    "s_axi_TEST_NORM": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_TEST_NORM",
      "param_prefix": "C_S_AXI_TEST_NORM",
      "addr_bits": "15",
      "registers": [],
      "memories": "norm_out {base_address 16384 range 16384}",
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "15"
        },
        "WDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "15"
        },
        "RDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "15",
        "AWADDR": "15",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    },
    "s_axi_TEST_REV": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_TEST_REV",
      "param_prefix": "C_S_AXI_TEST_REV",
      "addr_bits": "15",
      "registers": [],
      "memories": "reverse_out {base_address 16384 range 16384}",
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "15"
        },
        "WDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "15"
        },
        "RDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "15",
        "AWADDR": "15",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_CTRL_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_CTRL_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_CTRL_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CTRL_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_CTRL_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_CTRL_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_CTRL_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_TEST_CHAN_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_TEST_CHAN_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_TEST_CHAN_AWADDR": {
      "dir": "in",
      "width": "15"
    },
    "s_axi_TEST_CHAN_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_TEST_CHAN_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_TEST_CHAN_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_TEST_CHAN_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_TEST_CHAN_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_TEST_CHAN_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_TEST_CHAN_ARADDR": {
      "dir": "in",
      "width": "15"
    },
    "s_axi_TEST_CHAN_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_TEST_CHAN_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_TEST_CHAN_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_TEST_CHAN_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_TEST_CHAN_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_TEST_CHAN_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_TEST_CHAN_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_TEST_NORM_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_TEST_NORM_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_TEST_NORM_AWADDR": {
      "dir": "in",
      "width": "15"
    },
    "s_axi_TEST_NORM_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_TEST_NORM_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_TEST_NORM_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_TEST_NORM_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_TEST_NORM_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_TEST_NORM_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_TEST_NORM_ARADDR": {
      "dir": "in",
      "width": "15"
    },
    "s_axi_TEST_NORM_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_TEST_NORM_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_TEST_NORM_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_TEST_NORM_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_TEST_NORM_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_TEST_NORM_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_TEST_NORM_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_TEST_REV_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_TEST_REV_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_TEST_REV_AWADDR": {
      "dir": "in",
      "width": "15"
    },
    "s_axi_TEST_REV_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_TEST_REV_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_TEST_REV_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_TEST_REV_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_TEST_REV_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_TEST_REV_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_TEST_REV_ARADDR": {
      "dir": "in",
      "width": "15"
    },
    "s_axi_TEST_REV_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_TEST_REV_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_TEST_REV_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_TEST_REV_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_TEST_REV_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_TEST_REV_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_TEST_REV_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    }
  },
  "CPorts": {
    "SBUS_data": {
      "interfaceRef": "s_axi_CTRL",
      "dir": "in",
      "offset": "32",
      "statusOffset": "NA",
      "Object": "CTRL"
    },
    "ap_ctrl": {
      "interfaceRef": "s_axi_CTRL",
      "dir": "in",
      "offset": "0"
    },
    "channel_data": {
      "interfaceRef": "s_axi_TEST_CHAN",
      "dir": "out",
      "offset": "16384",
      "statusOffset": "NA",
      "Object": "TEST_CHAN",
      "firstOutLatency": "26"
    },
    "norm_out": {
      "interfaceRef": "s_axi_TEST_NORM",
      "dir": "out",
      "offset": "16384",
      "statusOffset": "NA",
      "Object": "TEST_NORM",
      "firstOutLatency": "0"
    },
    "reverse_out": {
      "interfaceRef": "s_axi_TEST_REV",
      "dir": "out",
      "offset": "16384",
      "statusOffset": "NA",
      "Object": "TEST_REV",
      "firstOutLatency": "25"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "RC_RECEIVER"},
    "Metrics": {"RC_RECEIVER": {
        "Latency": {
          "LatencyBest": "50",
          "LatencyAvg": "50",
          "LatencyWorst": "50",
          "PipelineII": "51",
          "PipelineDepth": "51",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "6.938"
        },
        "Area": {
          "BRAM_18K": "28",
          "FF": "1007",
          "LUT": "1914",
          "DSP48E": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2019-05-25 00:05:48 -0700",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.2"
  }
}
