// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module rocev2_top_split_tx_meta (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        tx_ipUdpMetaFifo_dout,
        tx_ipUdpMetaFifo_num_data_valid,
        tx_ipUdpMetaFifo_fifo_cap,
        tx_ipUdpMetaFifo_empty_n,
        tx_ipUdpMetaFifo_read,
        tx_udp2ipMetaFifo_din,
        tx_udp2ipMetaFifo_num_data_valid,
        tx_udp2ipMetaFifo_fifo_cap,
        tx_udp2ipMetaFifo_full_n,
        tx_udp2ipMetaFifo_write,
        tx_udpMetaFifo_din,
        tx_udpMetaFifo_num_data_valid,
        tx_udpMetaFifo_fifo_cap,
        tx_udpMetaFifo_full_n,
        tx_udpMetaFifo_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [255:0] tx_ipUdpMetaFifo_dout;
input  [1:0] tx_ipUdpMetaFifo_num_data_valid;
input  [1:0] tx_ipUdpMetaFifo_fifo_cap;
input   tx_ipUdpMetaFifo_empty_n;
output   tx_ipUdpMetaFifo_read;
output  [63:0] tx_udp2ipMetaFifo_din;
input  [1:0] tx_udp2ipMetaFifo_num_data_valid;
input  [1:0] tx_udp2ipMetaFifo_fifo_cap;
input   tx_udp2ipMetaFifo_full_n;
output   tx_udp2ipMetaFifo_write;
output  [63:0] tx_udpMetaFifo_din;
input  [1:0] tx_udpMetaFifo_num_data_valid;
input  [1:0] tx_udpMetaFifo_fifo_cap;
input   tx_udpMetaFifo_full_n;
output   tx_udpMetaFifo_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg tx_ipUdpMetaFifo_read;
reg tx_udp2ipMetaFifo_write;
reg tx_udpMetaFifo_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire   [0:0] tmp_i_nbreadreq_fu_50_p3;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] tmp_i_reg_139;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_subdone;
reg    tx_ipUdpMetaFifo_blk_n;
wire    ap_block_pp0_stage0;
reg    tx_udp2ipMetaFifo_blk_n;
reg    tx_udpMetaFifo_blk_n;
reg    ap_block_pp0_stage0_11001;
reg   [15:0] meta_length_V_2_reg_143;
reg   [31:0] tmp_i_147_reg_148;
reg   [31:0] tmp_14_i_reg_153;
reg    ap_block_pp0_stage0_01001;
wire   [15:0] tempLen_V_fu_108_p2;
wire   [47:0] tmp_13_i_fu_113_p3;
wire   [48:0] zext_ln173_cast_fu_125_p4;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_50_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        meta_length_V_2_reg_143 <= {{tx_ipUdpMetaFifo_dout[175:160]}};
        tmp_14_i_reg_153 <= {{tx_ipUdpMetaFifo_dout[159:128]}};
        tmp_i_147_reg_148 <= {{tx_ipUdpMetaFifo_dout[127:96]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_i_reg_139 <= tmp_i_nbreadreq_fu_50_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_done_reg == 1'b0) & (tmp_i_nbreadreq_fu_50_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tx_ipUdpMetaFifo_blk_n = tx_ipUdpMetaFifo_empty_n;
    end else begin
        tx_ipUdpMetaFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_50_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tx_ipUdpMetaFifo_read = 1'b1;
    end else begin
        tx_ipUdpMetaFifo_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_i_reg_139 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tx_udp2ipMetaFifo_blk_n = tx_udp2ipMetaFifo_full_n;
    end else begin
        tx_udp2ipMetaFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_139 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tx_udp2ipMetaFifo_write = 1'b1;
    end else begin
        tx_udp2ipMetaFifo_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_i_reg_139 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tx_udpMetaFifo_blk_n = tx_udpMetaFifo_full_n;
    end else begin
        tx_udpMetaFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_139 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tx_udpMetaFifo_write = 1'b1;
    end else begin
        tx_udpMetaFifo_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((tx_udpMetaFifo_full_n == 1'b0) & (tmp_i_reg_139 == 1'd1)) | ((tmp_i_reg_139 == 1'd1) & (tx_udp2ipMetaFifo_full_n == 1'b0)))) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_50_p3 == 1'd1) & (tx_ipUdpMetaFifo_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((tx_udpMetaFifo_full_n == 1'b0) & (tmp_i_reg_139 == 1'd1)) | ((tmp_i_reg_139 == 1'd1) & (tx_udp2ipMetaFifo_full_n == 1'b0)))) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_50_p3 == 1'd1) & (tx_ipUdpMetaFifo_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((tx_udpMetaFifo_full_n == 1'b0) & (tmp_i_reg_139 == 1'd1)) | ((tmp_i_reg_139 == 1'd1) & (tx_udp2ipMetaFifo_full_n == 1'b0)))) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_50_p3 == 1'd1) & (tx_ipUdpMetaFifo_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_50_p3 == 1'd1) & (tx_ipUdpMetaFifo_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (((tx_udpMetaFifo_full_n == 1'b0) & (tmp_i_reg_139 == 1'd1)) | ((tmp_i_reg_139 == 1'd1) & (tx_udp2ipMetaFifo_full_n == 1'b0)));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign tempLen_V_fu_108_p2 = (meta_length_V_2_reg_143 + 16'd8);

assign tmp_13_i_fu_113_p3 = {{tempLen_V_fu_108_p2}, {tmp_i_147_reg_148}};

assign tmp_i_nbreadreq_fu_50_p3 = tx_ipUdpMetaFifo_empty_n;

assign tx_udp2ipMetaFifo_din = tmp_13_i_fu_113_p3;

assign tx_udpMetaFifo_din = zext_ln173_cast_fu_125_p4;

assign zext_ln173_cast_fu_125_p4 = {{{{1'd1}, {tempLen_V_fu_108_p2}}}, {tmp_14_i_reg_153}};

endmodule //rocev2_top_split_tx_meta
