/*
    This file was generated automatically by Alchitry Labs 2.0.30-BETA.
    Do not edit this file directly. Instead edit the original Lucid source.
    This is a temporary file and any changes made to it will be destroyed.
*/

module boolean_mux_4 (
        input wire [2:0] modeSel,
        input wire a,
        input wire b,
        output reg out
    );
    always @* begin
        
        case (modeSel)
            3'h4: begin
                out = a & b;
            end
            3'h1: begin
                out = a | b;
            end
            3'h3: begin
                out = a ^ b;
            end
            3'h5: begin
                out = a;
            end
            default: begin
                out = 1'h0;
            end
        endcase
    end
    
    
endmodule