[09/09 23:03:44      0s] 
[09/09 23:03:44      0s] Cadence Innovus(TM) Implementation System.
[09/09 23:03:44      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[09/09 23:03:44      0s] 
[09/09 23:03:44      0s] Version:	v20.10-p004_1, built Thu May 7 20:02:41 PDT 2020
[09/09 23:03:44      0s] Options:	-log ./log/PD1_20250909_230343.log 
[09/09 23:03:44      0s] Date:		Tue Sep  9 23:03:44 2025
[09/09 23:03:44      0s] Host:		ictc-eda-be-9-ldap-1 (x86_64 w/Linux 5.14.0-570.33.2.el9_6.x86_64) (20cores*32cpus*QEMU Virtual CPU version 2.5+ 16384KB)
[09/09 23:03:44      0s] OS:		Rocky Linux release 9.6 (Blue Onyx)
[09/09 23:03:44      0s] 
[09/09 23:03:44      0s] License:
[09/09 23:03:44      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[09/09 23:03:44      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[09/09 23:04:00     23s] **WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
[09/09 23:04:02     25s] @(#)CDS: Innovus v20.10-p004_1 (64bit) 05/07/2020 20:02 (Linux 2.6.32-431.11.2.el6.x86_64)
[09/09 23:04:02     25s] @(#)CDS: NanoRoute 20.10-p004_1 NR200413-0234/20_10-UB (database version 18.20.505) {superthreading v1.69}
[09/09 23:04:02     25s] @(#)CDS: AAE 20.10-p005 (64bit) 05/07/2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[09/09 23:04:02     25s] @(#)CDS: CTE 20.10-p005_1 () Apr 14 2020 09:14:28 ( )
[09/09 23:04:02     25s] @(#)CDS: SYNTECH 20.10-b004_1 () Mar 12 2020 22:18:21 ( )
[09/09 23:04:02     25s] @(#)CDS: CPE v20.10-p006
[09/09 23:04:02     25s] @(#)CDS: IQuantus/TQuantus 19.1.3-s155 (64bit) Sun Nov 3 18:26:52 PST 2019 (Linux 2.6.32-431.11.2.el6.x86_64)
[09/09 23:04:02     25s] @(#)CDS: OA 22.60-p028 Tue Dec  3 14:08:48 2019
[09/09 23:04:02     25s] @(#)CDS: SGN 19.10-d001 (24-May-2019) (64 bit executable, Qt5.9.0)
[09/09 23:04:02     25s] @(#)CDS: RCDB 11.15.0
[09/09 23:04:02     25s] @(#)CDS: STYLUS 20.10-p002_1 (03/12/2020 10:11 PDT)
[09/09 23:04:02     25s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68.

[09/09 23:04:02     25s] Change the soft stacksize limit to 0.2%RAM (514 mbytes). Set global soft_stack_size_limit to change the value.
[09/09 23:04:03     26s] 
[09/09 23:04:03     26s] **INFO:  MMMC transition support version v31-84 
[09/09 23:04:03     26s] 
[09/09 23:04:03     26s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[09/09 23:04:03     26s] <CMD> suppressMessage ENCEXT-2799
[09/09 23:04:03     26s] <CMD> win
[09/09 23:04:24     29s] <CMD> is_common_ui_mode
[09/09 23:04:24     29s] <CMD> restoreDesign /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/flowspd2/04ctstimingclean.dat croc_chip
[09/09 23:04:24     29s] #% Begin load design ... (date=09/09 23:04:24, mem=671.4M)
[09/09 23:04:24     29s] **ERROR: (IMPSYT-7338):	The specified design session directory '/ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/flowspd2/04ctstimingclean.dat' could not be located as specified. Check your file system, correct the location, and try restoring the design again.
[09/09 23:04:24     29s] 
[09/09 23:04:24     29s] 
[09/09 23:04:24     29s] ERROR: 
[09/09 23:04:24     29s] 
[09/09 23:04:24     29s] 
[09/09 23:04:24     29s]     while executing
[09/09 23:04:24     29s] "error $catchMsg"
[09/09 23:04:24     29s]     (procedure "restoreDesign" line 31)
[09/09 23:04:24     29s] 
[09/09 23:04:24     29s] 
[09/09 23:04:32     29s] <CMD> is_common_ui_mode
[09/09 23:04:32     29s] <CMD> restoreDesign /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat croc_chip
[09/09 23:04:32     29s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[09/09 23:04:32     29s] % Begin load design ... (date=09/09 23:04:32, mem=671.6M)
[09/09 23:04:32     30s] Set Default Input Pin Transition as 0.1 ps.
[09/09 23:04:32     30s] Loading design 'croc_chip' saved by 'Innovus' '20.10-p004_1' on 'Tue Sep 2 23:24:48 2025'.
[09/09 23:04:32     30s] % Begin Load MMMC data ... (date=09/09 23:04:32, mem=672.8M)
[09/09 23:04:32     30s] % End Load MMMC data ... (date=09/09 23:04:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=673.3M, current mem=673.3M)
[09/09 23:04:32     30s] 
[09/09 23:04:32     30s] Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/sg13g2_tech.lef ...
[09/09 23:04:32     30s] 
[09/09 23:04:32     30s] Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/sg13g2_stdcell_weltap.lef ...
[09/09 23:04:32     30s] Set DBUPerIGU to M1 pitch 480.
[09/09 23:04:32     30s] 
[09/09 23:04:32     30s] Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/RM_IHPSG13_1P_2048x64_c2_bm_bist.lef ...
[09/09 23:04:32     30s] 
[09/09 23:04:32     30s] Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/RM_IHPSG13_1P_4096x8_c3_bm_bist.lef ...
[09/09 23:04:32     30s] 
[09/09 23:04:32     30s] Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/RM_IHPSG13_1P_4096x16_c3_bm_bist.lef ...
[09/09 23:04:32     30s] 
[09/09 23:04:32     30s] Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/RM_IHPSG13_1P_64x64_c2_bm_bist.lef ...
[09/09 23:04:32     30s] 
[09/09 23:04:32     30s] Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/RM_IHPSG13_1P_1024x16_c2_bm_bist.lef ...
[09/09 23:04:32     30s] 
[09/09 23:04:32     30s] Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/RM_IHPSG13_1P_256x48_c2_bm_bist.lef ...
[09/09 23:04:33     30s] 
[09/09 23:04:33     30s] Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/RM_IHPSG13_1P_1024x64_c2_bm_bist.lef ...
[09/09 23:04:33     30s] 
[09/09 23:04:33     30s] Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/RM_IHPSG13_1P_1024x8_c2_bm_bist.lef ...
[09/09 23:04:33     30s] 
[09/09 23:04:33     30s] Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/RM_IHPSG13_1P_256x64_c2_bm_bist.lef ...
[09/09 23:04:33     30s] 
[09/09 23:04:33     30s] Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/RM_IHPSG13_1P_512x64_c2_bm_bist.lef ...
[09/09 23:04:33     30s] 
[09/09 23:04:33     30s] Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/sg13g2_io_notracks.lef ...
[09/09 23:04:33     30s] 
[09/09 23:04:33     30s] Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/sg13g2_io.lef ...
[09/09 23:04:33     30s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Corner' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/09 23:04:33     30s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/09 23:04:33     30s] Type 'man IMPLF-58' for more detail.
[09/09 23:04:33     30s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler200' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/09 23:04:33     30s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/09 23:04:33     30s] Type 'man IMPLF-58' for more detail.
[09/09 23:04:33     30s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler400' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/09 23:04:33     30s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/09 23:04:33     30s] Type 'man IMPLF-58' for more detail.
[09/09 23:04:33     30s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler1000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/09 23:04:33     30s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/09 23:04:33     30s] Type 'man IMPLF-58' for more detail.
[09/09 23:04:33     30s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler2000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/09 23:04:33     30s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/09 23:04:33     30s] Type 'man IMPLF-58' for more detail.
[09/09 23:04:33     30s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler4000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/09 23:04:33     30s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/09 23:04:33     30s] Type 'man IMPLF-58' for more detail.
[09/09 23:04:33     30s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler10000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/09 23:04:33     30s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/09 23:04:33     30s] Type 'man IMPLF-58' for more detail.
[09/09 23:04:33     30s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadIn' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/09 23:04:33     30s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/09 23:04:33     30s] Type 'man IMPLF-58' for more detail.
[09/09 23:04:33     30s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadOut4mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/09 23:04:33     30s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/09 23:04:33     30s] Type 'man IMPLF-58' for more detail.
[09/09 23:04:33     30s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadOut16mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/09 23:04:33     30s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/09 23:04:33     30s] Type 'man IMPLF-58' for more detail.
[09/09 23:04:33     30s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadOut30mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/09 23:04:33     30s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/09 23:04:33     30s] Type 'man IMPLF-58' for more detail.
[09/09 23:04:33     30s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadTriOut4mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/09 23:04:33     30s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/09 23:04:33     30s] Type 'man IMPLF-58' for more detail.
[09/09 23:04:33     30s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadTriOut16mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/09 23:04:33     30s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/09 23:04:33     30s] Type 'man IMPLF-58' for more detail.
[09/09 23:04:33     30s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadTriOut30mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/09 23:04:33     30s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/09 23:04:33     30s] Type 'man IMPLF-58' for more detail.
[09/09 23:04:33     30s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadInOut4mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/09 23:04:33     30s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/09 23:04:33     30s] Type 'man IMPLF-58' for more detail.
[09/09 23:04:33     30s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadInOut16mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/09 23:04:33     30s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/09 23:04:33     30s] Type 'man IMPLF-58' for more detail.
[09/09 23:04:33     30s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadInOut30mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/09 23:04:33     30s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/09 23:04:33     30s] Type 'man IMPLF-58' for more detail.
[09/09 23:04:33     30s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadAnalog' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/09 23:04:33     30s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/09 23:04:33     30s] Type 'man IMPLF-58' for more detail.
[09/09 23:04:33     30s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadIOVss' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/09 23:04:33     30s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/09 23:04:33     30s] Type 'man IMPLF-58' for more detail.
[09/09 23:04:33     30s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadIOVdd' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/09 23:04:33     30s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/09 23:04:33     30s] Type 'man IMPLF-58' for more detail.
[09/09 23:04:33     30s] **WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
[09/09 23:04:33     30s] To increase the message display limit, refer to the product command reference manual.
[09/09 23:04:33     30s] 
[09/09 23:04:33     30s] Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/bondpad_70x70.lef ...
[09/09 23:04:33     30s] **WARN: (IMPLF-61):	22 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[09/09 23:04:33     30s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/09 23:04:33     30s] Type 'man IMPLF-61' for more detail.
[09/09 23:04:33     30s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadAnalog' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/09 23:04:33     30s] Type 'man IMPLF-201' for more detail.
[09/09 23:04:33     30s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadAnalog' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/09 23:04:33     30s] Type 'man IMPLF-200' for more detail.
[09/09 23:04:33     30s] **WARN: (IMPLF-201):	Pin 'padres' in macro 'sg13g2_IOPadAnalog' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/09 23:04:33     30s] Type 'man IMPLF-201' for more detail.
[09/09 23:04:33     30s] **WARN: (IMPLF-200):	Pin 'padres' in macro 'sg13g2_IOPadAnalog' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/09 23:04:33     30s] Type 'man IMPLF-200' for more detail.
[09/09 23:04:33     30s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/09 23:04:33     30s] Type 'man IMPLF-200' for more detail.
[09/09 23:04:33     30s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/09 23:04:33     30s] Type 'man IMPLF-200' for more detail.
[09/09 23:04:33     30s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/09 23:04:33     30s] Type 'man IMPLF-201' for more detail.
[09/09 23:04:33     30s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/09 23:04:33     30s] Type 'man IMPLF-201' for more detail.
[09/09 23:04:33     30s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/09 23:04:33     30s] Type 'man IMPLF-200' for more detail.
[09/09 23:04:33     30s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/09 23:04:33     30s] Type 'man IMPLF-200' for more detail.
[09/09 23:04:33     30s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/09 23:04:33     30s] Type 'man IMPLF-200' for more detail.
[09/09 23:04:33     30s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/09 23:04:33     30s] Type 'man IMPLF-201' for more detail.
[09/09 23:04:33     30s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/09 23:04:33     30s] Type 'man IMPLF-201' for more detail.
[09/09 23:04:33     30s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/09 23:04:33     30s] Type 'man IMPLF-200' for more detail.
[09/09 23:04:33     30s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/09 23:04:33     30s] Type 'man IMPLF-200' for more detail.
[09/09 23:04:33     30s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/09 23:04:33     30s] Type 'man IMPLF-200' for more detail.
[09/09 23:04:33     30s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/09 23:04:33     30s] Type 'man IMPLF-201' for more detail.
[09/09 23:04:33     30s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/09 23:04:33     30s] Type 'man IMPLF-201' for more detail.
[09/09 23:04:33     30s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/09 23:04:33     30s] Type 'man IMPLF-200' for more detail.
[09/09 23:04:33     30s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/09 23:04:33     30s] Type 'man IMPLF-200' for more detail.
[09/09 23:04:33     30s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/09 23:04:33     30s] Type 'man IMPLF-200' for more detail.
[09/09 23:04:33     30s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/09 23:04:33     30s] Type 'man IMPLF-201' for more detail.
[09/09 23:04:33     30s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/09 23:04:33     30s] Type 'man IMPLF-200' for more detail.
[09/09 23:04:33     30s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/09 23:04:33     30s] Type 'man IMPLF-200' for more detail.
[09/09 23:04:33     30s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/09 23:04:33     30s] Type 'man IMPLF-200' for more detail.
[09/09 23:04:33     30s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/09 23:04:33     30s] Type 'man IMPLF-201' for more detail.
[09/09 23:04:33     30s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/09 23:04:33     30s] Type 'man IMPLF-200' for more detail.
[09/09 23:04:33     30s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/09 23:04:33     30s] Type 'man IMPLF-200' for more detail.
[09/09 23:04:33     30s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/09 23:04:33     30s] Type 'man IMPLF-200' for more detail.
[09/09 23:04:33     30s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/09 23:04:33     30s] Type 'man IMPLF-201' for more detail.
[09/09 23:04:33     30s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/09 23:04:33     30s] Type 'man IMPLF-200' for more detail.
[09/09 23:04:33     30s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[09/09 23:04:33     30s] To increase the message display limit, refer to the product command reference manual.
[09/09 23:04:33     30s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/09 23:04:33     30s] Type 'man IMPLF-201' for more detail.
[09/09 23:04:33     30s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/09 23:04:33     30s] Type 'man IMPLF-201' for more detail.
[09/09 23:04:33     30s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/09 23:04:33     30s] Type 'man IMPLF-201' for more detail.
[09/09 23:04:33     30s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadIn' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/09 23:04:33     30s] Type 'man IMPLF-201' for more detail.
[09/09 23:04:33     30s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadIn' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/09 23:04:33     30s] Type 'man IMPLF-201' for more detail.
[09/09 23:04:33     30s] 
[09/09 23:04:33     30s] viaInitial starts at Tue Sep  9 23:04:33 2025
viaInitial ends at Tue Sep  9 23:04:33 2025

##  Check design process and node:  
##  Both design process and tech node are not set.

[09/09 23:04:33     30s] Loading view definition file from /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/viewDefinition.tcl
[09/09 23:04:33     30s] Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/sg13g2_stdcell_slow_1p08V_125C.lib' ...
[09/09 23:04:33     30s] Read 78 cells in library 'sg13g2_stdcell_slow_1p08V_125C' 
[09/09 23:04:33     30s] Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_slow_1p35V_3p0V_125C.lib' ...
[09/09 23:04:33     30s] Read 14 cells in library 'sg13g2_io_slow_1p35V_3p0V_125C' 
[09/09 23:04:33     30s] Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_slow_1p08V_3p0V_125C.lib' ...
[09/09 23:04:33     30s] Read 14 cells in library 'sg13g2_io_slow_1p08V_3p0V_125C' 
[09/09 23:04:33     30s] Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x64_c2_bm_bist_slow_1p08V_125C.lib' ...
[09/09 23:04:33     31s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x64_c2_bm_bist_slow_1p08V_125C.lib)
[09/09 23:04:33     31s] Read 1 cells in library 'RM_IHPSG13_1P_1024x64_c2_bm_bist_slow_1p08V_125C' 
[09/09 23:04:33     31s] Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_2048x64_c2_bm_bist_slow_1p08V_125C.lib' ...
[09/09 23:04:33     31s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_2048x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_2048x64_c2_bm_bist_slow_1p08V_125C.lib)
[09/09 23:04:33     31s] Read 1 cells in library 'RM_IHPSG13_1P_2048x64_c2_bm_bist_slow_1p08V_125C' 
[09/09 23:04:33     31s] Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x8_c3_bm_bist_slow_1p08V_125C.lib' ...
[09/09 23:04:33     31s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_4096x8_c3_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x8_c3_bm_bist_slow_1p08V_125C.lib)
[09/09 23:04:33     31s] Read 1 cells in library 'RM_IHPSG13_1P_4096x8_c3_bm_bist_slow_1p08V_125C' 
[09/09 23:04:33     31s] Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x16_c2_bm_bist_slow_1p08V_125C.lib' ...
[09/09 23:04:33     31s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x16_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x16_c2_bm_bist_slow_1p08V_125C.lib)
[09/09 23:04:33     31s] Read 1 cells in library 'RM_IHPSG13_1P_1024x16_c2_bm_bist_slow_1p08V_125C' 
[09/09 23:04:33     31s] Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x48_c2_bm_bist_slow_1p08V_125C.lib' ...
[09/09 23:04:33     31s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_256x48_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x48_c2_bm_bist_slow_1p08V_125C.lib)
[09/09 23:04:33     31s] Read 1 cells in library 'RM_IHPSG13_1P_256x48_c2_bm_bist_slow_1p08V_125C' 
[09/09 23:04:33     31s] Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_512x64_c2_bm_bist_slow_1p08V_125C.lib' ...
[09/09 23:04:33     31s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_512x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_512x64_c2_bm_bist_slow_1p08V_125C.lib)
[09/09 23:04:33     31s] Read 1 cells in library 'RM_IHPSG13_1P_512x64_c2_bm_bist_slow_1p08V_125C' 
[09/09 23:04:33     31s] Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x64_c2_bm_bist_slow_1p08V_125C.lib' ...
[09/09 23:04:33     31s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_256x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x64_c2_bm_bist_slow_1p08V_125C.lib)
[09/09 23:04:33     31s] Read 1 cells in library 'RM_IHPSG13_1P_256x64_c2_bm_bist_slow_1p08V_125C' 
[09/09 23:04:33     31s] Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x8_c2_bm_bist_slow_1p08V_125C.lib' ...
[09/09 23:04:33     31s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x8_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x8_c2_bm_bist_slow_1p08V_125C.lib)
[09/09 23:04:33     31s] Read 1 cells in library 'RM_IHPSG13_1P_1024x8_c2_bm_bist_slow_1p08V_125C' 
[09/09 23:04:33     31s] Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x16_c3_bm_bist_slow_1p08V_125C.lib' ...
[09/09 23:04:33     31s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_4096x16_c3_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x16_c3_bm_bist_slow_1p08V_125C.lib)
[09/09 23:04:33     31s] Read 1 cells in library 'RM_IHPSG13_1P_4096x16_c3_bm_bist_slow_1p08V_125C' 
[09/09 23:04:33     31s] Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_64x64_c2_bm_bist_slow_1p08V_125C.lib' ...
[09/09 23:04:33     31s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_64x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_64x64_c2_bm_bist_slow_1p08V_125C.lib)
[09/09 23:04:33     31s] Read 1 cells in library 'RM_IHPSG13_1P_64x64_c2_bm_bist_slow_1p08V_125C' 
[09/09 23:04:33     31s] Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/sg13g2_stdcell_fast_1p32V_m40C.lib' ...
[09/09 23:04:33     31s] Read 78 cells in library 'sg13g2_stdcell_fast_1p32V_m40C' 
[09/09 23:04:33     31s] Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_fast_1p32V_3p6V_m40C.lib' ...
[09/09 23:04:33     31s] Read 14 cells in library 'sg13g2_io_fast_1p32V_3p6V_m40C' 
[09/09 23:04:33     31s] Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_fast_1p65V_3p6V_m40C.lib' ...
[09/09 23:04:33     31s] Read 14 cells in library 'sg13g2_io_fast_1p65V_3p6V_m40C' 
[09/09 23:04:33     31s] Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_2048x64_c2_bm_bist_fast_1p32V_m55C.lib' ...
[09/09 23:04:33     31s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_2048x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_2048x64_c2_bm_bist_fast_1p32V_m55C.lib)
[09/09 23:04:33     31s] Read 1 cells in library 'RM_IHPSG13_1P_2048x64_c2_bm_bist_fast_1p32V_m55C' 
[09/09 23:04:33     31s] Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x16_c3_bm_bist_fast_1p32V_m55C.lib' ...
[09/09 23:04:33     31s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_4096x16_c3_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x16_c3_bm_bist_fast_1p32V_m55C.lib)
[09/09 23:04:33     31s] Read 1 cells in library 'RM_IHPSG13_1P_4096x16_c3_bm_bist_fast_1p32V_m55C' 
[09/09 23:04:33     31s] Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_64x64_c2_bm_bist_fast_1p32V_m55C.lib' ...
[09/09 23:04:33     31s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_64x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_64x64_c2_bm_bist_fast_1p32V_m55C.lib)
[09/09 23:04:33     31s] Read 1 cells in library 'RM_IHPSG13_1P_64x64_c2_bm_bist_fast_1p32V_m55C' 
[09/09 23:04:33     31s] Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x8_c2_bm_bist_fast_1p32V_m55C.lib' ...
[09/09 23:04:33     31s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x8_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x8_c2_bm_bist_fast_1p32V_m55C.lib)
[09/09 23:04:33     31s] Read 1 cells in library 'RM_IHPSG13_1P_1024x8_c2_bm_bist_fast_1p32V_m55C' 
[09/09 23:04:33     31s] Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x64_c2_bm_bist_fast_1p32V_m55C.lib' ...
[09/09 23:04:33     31s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_256x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x64_c2_bm_bist_fast_1p32V_m55C.lib)
[09/09 23:04:33     31s] Read 1 cells in library 'RM_IHPSG13_1P_256x64_c2_bm_bist_fast_1p32V_m55C' 
[09/09 23:04:33     31s] Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x48_c2_bm_bist_fast_1p32V_m55C.lib' ...
[09/09 23:04:33     31s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_256x48_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x48_c2_bm_bist_fast_1p32V_m55C.lib)
[09/09 23:04:33     31s] Read 1 cells in library 'RM_IHPSG13_1P_256x48_c2_bm_bist_fast_1p32V_m55C' 
[09/09 23:04:33     31s] Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x64_c2_bm_bist_fast_1p32V_m55C.lib' ...
[09/09 23:04:33     32s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x64_c2_bm_bist_fast_1p32V_m55C.lib)
[09/09 23:04:33     32s] Read 1 cells in library 'RM_IHPSG13_1P_1024x64_c2_bm_bist_fast_1p32V_m55C' 
[09/09 23:04:33     32s] Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x8_c3_bm_bist_fast_1p32V_m55C.lib' ...
[09/09 23:04:33     32s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_4096x8_c3_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x8_c3_bm_bist_fast_1p32V_m55C.lib)
[09/09 23:04:34     32s] Read 1 cells in library 'RM_IHPSG13_1P_4096x8_c3_bm_bist_fast_1p32V_m55C' 
[09/09 23:04:34     32s] Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x16_c2_bm_bist_fast_1p32V_m55C.lib' ...
[09/09 23:04:34     32s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x16_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x16_c2_bm_bist_fast_1p32V_m55C.lib)
[09/09 23:04:34     32s] Read 1 cells in library 'RM_IHPSG13_1P_1024x16_c2_bm_bist_fast_1p32V_m55C' 
[09/09 23:04:34     32s] Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_512x64_c2_bm_bist_fast_1p32V_m55C.lib' ...
[09/09 23:04:34     32s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_512x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_512x64_c2_bm_bist_fast_1p32V_m55C.lib)
[09/09 23:04:34     32s] Read 1 cells in library 'RM_IHPSG13_1P_512x64_c2_bm_bist_fast_1p32V_m55C' 
[09/09 23:04:34     32s] Ending "PreSetAnalysisView" (total cpu=0:00:01.4, real=0:00:01.0, peak res=738.6M, current mem=693.0M)
[09/09 23:04:34     32s] *** End library_loading (cpu=0.02min, real=0.02min, mem=39.9M, fe_cpu=0.54min, fe_real=0.83min, fe_mem=720.8M) ***
[09/09 23:04:34     32s] % Begin Load netlist data ... (date=09/09 23:04:34, mem=693.0M)
[09/09 23:04:34     32s] *** Begin netlist parsing (mem=720.8M) ***
[09/09 23:04:34     32s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_xor2_1' is defined in LEF but not in the timing library.
[09/09 23:04:34     32s] Type 'man IMPVL-159' for more detail.
[09/09 23:04:34     32s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_xor2_1' is defined in LEF but not in the timing library.
[09/09 23:04:34     32s] Type 'man IMPVL-159' for more detail.
[09/09 23:04:34     32s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_xnor2_1' is defined in LEF but not in the timing library.
[09/09 23:04:34     32s] Type 'man IMPVL-159' for more detail.
[09/09 23:04:34     32s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_xnor2_1' is defined in LEF but not in the timing library.
[09/09 23:04:34     32s] Type 'man IMPVL-159' for more detail.
[09/09 23:04:34     32s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_tielo' is defined in LEF but not in the timing library.
[09/09 23:04:34     32s] Type 'man IMPVL-159' for more detail.
[09/09 23:04:34     32s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_tielo' is defined in LEF but not in the timing library.
[09/09 23:04:34     32s] Type 'man IMPVL-159' for more detail.
[09/09 23:04:34     32s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_tiehi' is defined in LEF but not in the timing library.
[09/09 23:04:34     32s] Type 'man IMPVL-159' for more detail.
[09/09 23:04:34     32s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_tiehi' is defined in LEF but not in the timing library.
[09/09 23:04:34     32s] Type 'man IMPVL-159' for more detail.
[09/09 23:04:34     32s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_slgcp_1' is defined in LEF but not in the timing library.
[09/09 23:04:34     32s] Type 'man IMPVL-159' for more detail.
[09/09 23:04:34     32s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_slgcp_1' is defined in LEF but not in the timing library.
[09/09 23:04:34     32s] Type 'man IMPVL-159' for more detail.
[09/09 23:04:34     32s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_sighold' is defined in LEF but not in the timing library.
[09/09 23:04:34     32s] Type 'man IMPVL-159' for more detail.
[09/09 23:04:34     32s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_sighold' is defined in LEF but not in the timing library.
[09/09 23:04:34     32s] Type 'man IMPVL-159' for more detail.
[09/09 23:04:34     32s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_sdfbbp_1' is defined in LEF but not in the timing library.
[09/09 23:04:34     32s] Type 'man IMPVL-159' for more detail.
[09/09 23:04:34     32s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_sdfbbp_1' is defined in LEF but not in the timing library.
[09/09 23:04:34     32s] Type 'man IMPVL-159' for more detail.
[09/09 23:04:34     32s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or4_2' is defined in LEF but not in the timing library.
[09/09 23:04:34     32s] Type 'man IMPVL-159' for more detail.
[09/09 23:04:34     32s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or4_2' is defined in LEF but not in the timing library.
[09/09 23:04:34     32s] Type 'man IMPVL-159' for more detail.
[09/09 23:04:34     32s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or4_1' is defined in LEF but not in the timing library.
[09/09 23:04:34     32s] Type 'man IMPVL-159' for more detail.
[09/09 23:04:34     32s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or4_1' is defined in LEF but not in the timing library.
[09/09 23:04:34     32s] Type 'man IMPVL-159' for more detail.
[09/09 23:04:34     32s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or3_2' is defined in LEF but not in the timing library.
[09/09 23:04:34     32s] Type 'man IMPVL-159' for more detail.
[09/09 23:04:34     32s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or3_2' is defined in LEF but not in the timing library.
[09/09 23:04:34     32s] Type 'man IMPVL-159' for more detail.
[09/09 23:04:34     32s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[09/09 23:04:34     32s] To increase the message display limit, refer to the product command reference manual.
[09/09 23:04:34     32s] Created 102 new cells from 26 timing libraries.
[09/09 23:04:34     32s] Reading netlist ...
[09/09 23:04:34     32s] Backslashed names will retain backslash and a trailing blank character.
[09/09 23:04:34     32s] Reading verilogBinary netlist '/ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/croc_chip.v.bin'
[09/09 23:04:34     32s] Reading binary database version 2 in 1-threaded mode
[09/09 23:04:34     32s] 
[09/09 23:04:34     32s] *** Memory Usage v#1 (Current mem = 736.789M, initial mem = 273.906M) ***
[09/09 23:04:34     32s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=736.8M) ***
[09/09 23:04:34     32s] % End Load netlist data ... (date=09/09 23:04:34, total cpu=0:00:00.1, real=0:00:00.0, peak res=713.4M, current mem=713.4M)
[09/09 23:04:34     32s] Set top cell to croc_chip.
[09/09 23:04:34     32s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/09 23:04:34     32s] Type 'man IMPTS-282' for more detail.
[09/09 23:04:34     32s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/09 23:04:34     32s] Type 'man IMPTS-282' for more detail.
[09/09 23:04:34     32s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/09 23:04:34     32s] Type 'man IMPTS-282' for more detail.
[09/09 23:04:34     32s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/09 23:04:34     32s] Type 'man IMPTS-282' for more detail.
[09/09 23:04:34     32s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/09 23:04:34     32s] Type 'man IMPTS-282' for more detail.
[09/09 23:04:34     32s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/09 23:04:34     32s] Type 'man IMPTS-282' for more detail.
[09/09 23:04:34     32s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadIn' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/09 23:04:34     32s] Type 'man IMPTS-282' for more detail.
[09/09 23:04:34     32s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/09 23:04:34     32s] Type 'man IMPTS-282' for more detail.
[09/09 23:04:34     32s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/09 23:04:34     32s] Type 'man IMPTS-282' for more detail.
[09/09 23:04:34     32s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/09 23:04:34     32s] Type 'man IMPTS-282' for more detail.
[09/09 23:04:34     32s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/09 23:04:34     32s] Type 'man IMPTS-282' for more detail.
[09/09 23:04:34     32s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/09 23:04:34     32s] Type 'man IMPTS-282' for more detail.
[09/09 23:04:34     32s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/09 23:04:34     32s] Type 'man IMPTS-282' for more detail.
[09/09 23:04:34     32s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadIn' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/09 23:04:34     32s] Type 'man IMPTS-282' for more detail.
[09/09 23:04:34     32s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/09 23:04:34     32s] Type 'man IMPTS-282' for more detail.
[09/09 23:04:34     32s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/09 23:04:34     32s] Type 'man IMPTS-282' for more detail.
[09/09 23:04:34     32s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/09 23:04:34     32s] Type 'man IMPTS-282' for more detail.
[09/09 23:04:34     32s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/09 23:04:34     32s] Type 'man IMPTS-282' for more detail.
[09/09 23:04:34     32s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/09 23:04:34     32s] Type 'man IMPTS-282' for more detail.
[09/09 23:04:34     32s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/09 23:04:34     32s] Type 'man IMPTS-282' for more detail.
[09/09 23:04:34     32s] **WARN: (EMS-27):	Message (IMPTS-282) has exceeded the current message display limit of 20.
[09/09 23:04:34     32s] To increase the message display limit, refer to the product command reference manual.
[09/09 23:04:34     32s] Hooked 232 DB cells to tlib cells.
[09/09 23:04:34     32s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=725.7M, current mem=725.7M)
[09/09 23:04:34     32s] 1 empty module found.
[09/09 23:04:34     32s] Starting recursive module instantiation check.
[09/09 23:04:34     32s] No recursion found.
[09/09 23:04:34     32s] Building hierarchical netlist for Cell croc_chip ...
[09/09 23:04:34     32s] *** Netlist is unique.
[09/09 23:04:34     32s] Setting Std. cell height to 3780 DBU (smallest netlist inst).
[09/09 23:04:34     32s] ** info: there are 329 modules.
[09/09 23:04:34     32s] ** info: there are 43966 stdCell insts.
[09/09 23:04:34     32s] ** info: there are 64 Pad insts.
[09/09 23:04:34     32s] ** info: there are 2 macros.
[09/09 23:04:34     32s] 
[09/09 23:04:34     32s] *** Memory Usage v#1 (Current mem = 796.703M, initial mem = 273.906M) ***
[09/09 23:04:34     32s] *info: set bottom ioPad orient R0
[09/09 23:04:34     32s] Initializing I/O assignment ...
[09/09 23:04:34     32s] Adjusting Core to Bottom to: 168.1800.
[09/09 23:04:34     32s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[09/09 23:04:34     32s] Type 'man IMPFP-3961' for more detail.
[09/09 23:04:34     32s] Adjust TopMetal1 preferred direction offset from 1.64 to 0.
[09/09 23:04:34     32s] Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
[09/09 23:04:34     32s] Set Default Net Delay as 1000 ps.
[09/09 23:04:34     32s] Set Default Net Load as 0.5 pF. 
[09/09 23:04:34     32s] Set Default Input Pin Transition as 0.1 ps.
[09/09 23:04:34     32s] Loading preference file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/gui.pref.tcl ...
[09/09 23:04:34     33s] ##  Process: 130           (User Set)               
[09/09 23:04:34     33s] ##     Node: (not set)                           
[09/09 23:04:34     33s] 
##  Check design process and node:  
##  Design tech node is not set.

[09/09 23:04:34     33s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[09/09 23:04:34     33s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[09/09 23:04:34     33s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[09/09 23:04:34     33s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[09/09 23:04:34     33s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[09/09 23:04:34     33s] **WARN: (IMPOPT-3602):	The specified path group name reg2reg is not defined.
[09/09 23:04:34     33s] Type 'man IMPOPT-3602' for more detail.
[09/09 23:04:34     33s] Effort level <high> specified for reg2reg path_group
[09/09 23:04:34     33s] **WARN: (IMPOPT-3602):	The specified path group name reg2out is not defined.
[09/09 23:04:34     33s] Type 'man IMPOPT-3602' for more detail.
[09/09 23:04:34     33s] Effort level <low> specified for reg2out path_group
[09/09 23:04:34     33s] **WARN: (IMPOPT-3602):	The specified path group name reg2mem is not defined.
[09/09 23:04:34     33s] Type 'man IMPOPT-3602' for more detail.
[09/09 23:04:34     33s] Effort level <high> specified for reg2mem path_group
[09/09 23:04:34     33s] **WARN: (IMPOPT-3602):	The specified path group name mem2reg is not defined.
[09/09 23:04:34     33s] Type 'man IMPOPT-3602' for more detail.
[09/09 23:04:34     33s] Effort level <high> specified for mem2reg path_group
[09/09 23:04:34     33s] **WARN: (IMPOPT-3602):	The specified path group name in2reg is not defined.
[09/09 23:04:34     33s] Type 'man IMPOPT-3602' for more detail.
[09/09 23:04:34     33s] Effort level <low> specified for in2reg path_group
[09/09 23:04:34     33s] **WARN: (IMPOPT-3602):	The specified path group name in2out is not defined.
[09/09 23:04:34     33s] Type 'man IMPOPT-3602' for more detail.
[09/09 23:04:34     33s] Effort level <low> specified for in2out path_group
[09/09 23:04:34     33s] **WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[09/09 23:04:34     33s] **WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[09/09 23:04:34     33s] **WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
[09/09 23:04:34     33s] **WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
[09/09 23:04:34     33s] **WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
[09/09 23:04:34     33s] **WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
[09/09 23:04:34     33s] **WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
[09/09 23:04:34     33s] **WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
[09/09 23:04:34     33s] Change floorplan default-technical-site to 'CoreSite'.
[09/09 23:04:35     33s] Extraction setup Delayed 
[09/09 23:04:35     33s] *Info: initialize multi-corner CTS.
[09/09 23:04:35     33s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=941.3M, current mem=773.1M)
[09/09 23:04:35     33s] Creating Cell Server ...(0, 1, 1, 1)
[09/09 23:04:35     33s] Summary for sequential cells identification: 
[09/09 23:04:35     33s]   Identified SBFF number: 3
[09/09 23:04:35     33s]   Identified MBFF number: 0
[09/09 23:04:35     33s]   Identified SB Latch number: 0
[09/09 23:04:35     33s]   Identified MB Latch number: 0
[09/09 23:04:35     33s]   Not identified SBFF number: 0
[09/09 23:04:35     33s]   Not identified MBFF number: 0
[09/09 23:04:35     33s]   Not identified SB Latch number: 0
[09/09 23:04:35     33s]   Not identified MB Latch number: 0
[09/09 23:04:35     33s]   Number of sequential cells which are not FFs: 7
[09/09 23:04:35     33s] Total number of combinational cells: 62
[09/09 23:04:35     33s] Total number of sequential cells: 10
[09/09 23:04:35     33s] Total number of tristate cells: 6
[09/09 23:04:35     33s] Total number of level shifter cells: 0
[09/09 23:04:35     33s] Total number of power gating cells: 0
[09/09 23:04:35     33s] Total number of isolation cells: 0
[09/09 23:04:35     33s] Total number of power switch cells: 0
[09/09 23:04:35     33s] Total number of pulse generator cells: 0
[09/09 23:04:35     33s] Total number of always on buffers: 0
[09/09 23:04:35     33s] Total number of retention cells: 0
[09/09 23:04:35     33s] List of usable buffers: sg13g2_buf_1 sg13g2_buf_16 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8
[09/09 23:04:35     33s] Total number of usable buffers: 5
[09/09 23:04:35     33s] List of unusable buffers:
[09/09 23:04:35     33s] Total number of unusable buffers: 0
[09/09 23:04:35     33s] List of usable inverters: sg13g2_inv_1 sg13g2_inv_16 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8
[09/09 23:04:35     33s] Total number of usable inverters: 5
[09/09 23:04:35     33s] List of unusable inverters:
[09/09 23:04:35     33s] Total number of unusable inverters: 0
[09/09 23:04:35     33s] List of identified usable delay cells: sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1
[09/09 23:04:35     33s] Total number of identified usable delay cells: 3
[09/09 23:04:35     33s] List of identified unusable delay cells:
[09/09 23:04:35     33s] Total number of identified unusable delay cells: 0
[09/09 23:04:35     33s] Creating Cell Server, finished. 
[09/09 23:04:35     33s] 
[09/09 23:04:35     33s] Deleting Cell Server ...
[09/09 23:04:35     33s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=945.4M, current mem=945.4M)
[09/09 23:04:35     33s] Creating Cell Server ...(0, 0, 0, 0)
[09/09 23:04:35     33s] Summary for sequential cells identification: 
[09/09 23:04:35     33s]   Identified SBFF number: 3
[09/09 23:04:35     33s]   Identified MBFF number: 0
[09/09 23:04:35     33s]   Identified SB Latch number: 0
[09/09 23:04:35     33s]   Identified MB Latch number: 0
[09/09 23:04:35     33s]   Not identified SBFF number: 0
[09/09 23:04:35     33s]   Not identified MBFF number: 0
[09/09 23:04:35     33s]   Not identified SB Latch number: 0
[09/09 23:04:35     33s]   Not identified MB Latch number: 0
[09/09 23:04:35     33s]   Number of sequential cells which are not FFs: 7
[09/09 23:04:35     33s]  Visiting view : func_view_wc
[09/09 23:04:35     33s]    : PowerDomain = none : Weighted F : unweighted  = 37.70 (1.000) with rcCorner = 0
[09/09 23:04:35     33s]    : PowerDomain = none : Weighted F : unweighted  = 33.20 (1.000) with rcCorner = -1
[09/09 23:04:35     33s]  Visiting view : func_view_bc
[09/09 23:04:35     33s]    : PowerDomain = none : Weighted F : unweighted  = 17.50 (1.000) with rcCorner = 0
[09/09 23:04:35     33s]    : PowerDomain = none : Weighted F : unweighted  = 16.20 (1.000) with rcCorner = -1
[09/09 23:04:35     33s]  Setting StdDelay to 37.70
[09/09 23:04:35     33s] Creating Cell Server, finished. 
[09/09 23:04:35     33s] 
[09/09 23:04:35     33s] % Begin Load MMMC data ... (date=09/09 23:04:35, mem=945.9M)
[09/09 23:04:35     33s] % End Load MMMC data ... (date=09/09 23:04:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=945.9M, current mem=945.9M)
[09/09 23:04:35     33s] Reading floorplan file - /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/croc_chip.fp.gz (mem = 977.6M).
[09/09 23:04:35     33s] % Begin Load floorplan data ... (date=09/09 23:04:35, mem=946.4M)
[09/09 23:04:35     33s] *info: reset 50810 existing net BottomPreferredLayer and AvoidDetour
[09/09 23:04:35     33s] Deleting old partition specification.
[09/09 23:04:35     33s] Set FPlanBox to (0 0 1840320 1840020)
[09/09 23:04:35     33s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[09/09 23:04:35     33s] Type 'man IMPFP-3961' for more detail.
[09/09 23:04:35     33s] Adjust TopMetal1 preferred direction offset from 1.64 to 0.
[09/09 23:04:35     33s] Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
[09/09 23:04:35     33s]  ... processed partition successfully.
[09/09 23:04:35     33s] Reading binary special route file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/croc_chip.fp.spr.gz (Created by Innovus v20.10-p004_1 on Tue Sep  2 23:24:42 2025, version: 1)
[09/09 23:04:35     33s] Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=951.9M, current mem=951.9M)
[09/09 23:04:35     33s] There are 64 io inst loaded
[09/09 23:04:35     33s] There are 241 nets with weight being set
[09/09 23:04:35     33s] There are 241 nets with bottomPreferredRoutingLayer being set
[09/09 23:04:35     33s] There are 241 nets with avoidDetour being set
[09/09 23:04:35     33s] Extracting standard cell pins and blockage ...... 
[09/09 23:04:35     33s] **WARN: (IMPTR-2104):	Layer M6: Pitch=2280 is less than min width=1640 + min spacing=1640.
[09/09 23:04:35     33s] Temporarily expand pitch on layer M6 from 2280 to 4560 (2x).
[09/09 23:04:35     33s] **WARN: (IMPTR-2108):	For layer M6, the gaps of 729 out of 729 tracks are narrower than 3.280um (space 1.640 + width 1.640).
[09/09 23:04:35     33s] Type 'man IMPTR-2108' for more detail.
[09/09 23:04:35     33s]  As a result, your trialRoute congestion could be incorrect.
[09/09 23:04:35     33s] Pin and blockage extraction finished
[09/09 23:04:35     33s] % End Load floorplan data ... (date=09/09 23:04:35, total cpu=0:00:00.1, real=0:00:00.0, peak res=952.9M, current mem=952.9M)
[09/09 23:04:35     33s] Reading congestion map file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/croc_chip.route.congmap.gz ...
[09/09 23:04:35     33s] % Begin Load SymbolTable ... (date=09/09 23:04:35, mem=953.1M)
[09/09 23:04:35     33s] Suppress "**WARN ..." messages.
[09/09 23:04:35     33s] routingBox: (480 240) (1840000 1839840)
[09/09 23:04:35     33s] coreBox:    (348000 348000) (1492320 1492020)
[09/09 23:04:35     33s] Un-suppress "**WARN ..." messages.
[09/09 23:04:35     33s] % End Load SymbolTable ... (date=09/09 23:04:35, total cpu=0:00:00.1, real=0:00:00.0, peak res=966.1M, current mem=966.1M)
[09/09 23:04:35     33s] Loading place ...
[09/09 23:04:35     33s] % Begin Load placement data ... (date=09/09 23:04:35, mem=966.1M)
[09/09 23:04:35     33s] Reading placement file - /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/croc_chip.place.gz.
[09/09 23:04:35     33s] ** Reading stdCellPlacement_binary (Created by Innovus v20.10-p004_1 on Tue Sep  2 23:24:42 2025, version# 2) ...
[09/09 23:04:36     33s] Read Views for adaptive view pruning ...
[09/09 23:04:36     33s] Read 0 views from Binary DB for adaptive view pruning
[09/09 23:04:36     33s] *** Checked 6 GNC rules.
[09/09 23:04:36     33s] *** applyConnectGlobalNets disabled.
[09/09 23:04:36     33s] *** Completed restorePlace (cpu=0:00:00.1 real=0:00:01.0 mem=1006.2M) ***
[09/09 23:04:36     33s] Total net length = 1.814e+06 (8.980e+05 9.162e+05) (ext = 0.000e+00)
[09/09 23:04:36     33s] % End Load placement data ... (date=09/09 23:04:36, total cpu=0:00:00.1, real=0:00:01.0, peak res=976.0M, current mem=973.1M)
[09/09 23:04:36     33s] Reading PG file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/croc_chip.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on       Tue Sep  2 23:24:42 2025)
[09/09 23:04:36     34s] *** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1003.2M) ***
[09/09 23:04:36     34s] % Begin Load routing data ... (date=09/09 23:04:36, mem=973.9M)
[09/09 23:04:36     34s] Reading routing file - /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/croc_chip.route.gz.
[09/09 23:04:36     34s] Reading Innovus routing data (Created by Innovus v20.10-p004_1 on Tue Sep  2 23:24:42 2025 Format: 20.1) ...
[09/09 23:04:36     34s] *** Total 49455 nets are successfully restored.
[09/09 23:04:36     34s] *** Completed restoreRoute (cpu=0:00:00.4 real=0:00:00.0 mem=1049.2M) ***
[09/09 23:04:36     34s] % End Load routing data ... (date=09/09 23:04:36, total cpu=0:00:00.4, real=0:00:00.0, peak res=1020.9M, current mem=1020.4M)
[09/09 23:04:36     34s] Loading Drc markers ...
[09/09 23:04:36     34s] ... 2012 markers are loaded ...
[09/09 23:04:36     34s] ... 1000 geometry drc markers are loaded ...
[09/09 23:04:36     34s] ... 0 antenna drc markers are loaded ...
[09/09 23:04:36     34s] TAT_INFO: restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
[09/09 23:04:36     34s] Reading property file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/croc_chip.prop
[09/09 23:04:37     34s] *** Completed restoreProperty (cpu=0:00:00.0 real=0:00:01.0 mem=1056.2M) ***
[09/09 23:04:37     34s] Reading dirtyarea snapshot file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/croc_chip.db.da.gz (Create by Innovus v20.10-p004_1 on Tue Sep  2 23:24:43 2025, version: 4).
[09/09 23:04:37     35s] Set Default Input Pin Transition as 0.1 ps.
[09/09 23:04:38     35s] Extraction setup Started 
[09/09 23:04:38     35s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[09/09 23:04:38     35s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[09/09 23:04:38     35s] Type 'man IMPEXT-2773' for more detail.
[09/09 23:04:38     35s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/09 23:04:38     35s] Type 'man IMPEXT-2776' for more detail.
[09/09 23:04:38     35s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/09 23:04:38     35s] Type 'man IMPEXT-2776' for more detail.
[09/09 23:04:38     35s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/09 23:04:38     35s] Type 'man IMPEXT-2776' for more detail.
[09/09 23:04:38     35s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/09 23:04:38     35s] Type 'man IMPEXT-2776' for more detail.
[09/09 23:04:38     35s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/09 23:04:38     35s] Type 'man IMPEXT-2776' for more detail.
[09/09 23:04:38     35s] **WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 2.2 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/09 23:04:38     35s] Type 'man IMPEXT-2776' for more detail.
[09/09 23:04:38     35s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.135 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/09 23:04:38     35s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/09 23:04:38     35s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/09 23:04:38     35s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/09 23:04:38     35s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/09 23:04:38     35s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.021 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/09 23:04:38     35s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.0145 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/09 23:04:38     35s] Summary of Active RC-Corners : 
[09/09 23:04:38     35s]  
[09/09 23:04:38     35s]  Analysis View: func_view_wc
[09/09 23:04:38     35s]     RC-Corner Name        : default_rc_corner
[09/09 23:04:38     35s]     RC-Corner Index       : 0
[09/09 23:04:38     35s]     RC-Corner Temperature : 25 Celsius
[09/09 23:04:38     35s]     RC-Corner Cap Table   : ''
[09/09 23:04:38     35s]     RC-Corner PreRoute Res Factor         : 1
[09/09 23:04:38     35s]     RC-Corner PreRoute Cap Factor         : 1
[09/09 23:04:38     35s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/09 23:04:38     35s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/09 23:04:38     35s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/09 23:04:38     35s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/09 23:04:38     35s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/09 23:04:38     35s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/09 23:04:38     35s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/09 23:04:38     35s]  
[09/09 23:04:38     35s]  Analysis View: func_view_bc
[09/09 23:04:38     35s]     RC-Corner Name        : default_rc_corner
[09/09 23:04:38     35s]     RC-Corner Index       : 0
[09/09 23:04:38     35s]     RC-Corner Temperature : 25 Celsius
[09/09 23:04:38     35s]     RC-Corner Cap Table   : ''
[09/09 23:04:38     35s]     RC-Corner PreRoute Res Factor         : 1
[09/09 23:04:38     35s]     RC-Corner PreRoute Cap Factor         : 1
[09/09 23:04:38     35s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/09 23:04:38     35s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/09 23:04:38     35s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/09 23:04:38     35s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/09 23:04:38     35s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/09 23:04:38     35s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/09 23:04:38     35s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/09 23:04:38     35s] LayerId::1 widthSet size::1
[09/09 23:04:38     35s] LayerId::2 widthSet size::3
[09/09 23:04:38     35s] LayerId::3 widthSet size::3
[09/09 23:04:38     35s] LayerId::4 widthSet size::3
[09/09 23:04:38     35s] LayerId::5 widthSet size::3
[09/09 23:04:38     35s] LayerId::6 widthSet size::1
[09/09 23:04:38     35s] LayerId::7 widthSet size::1
[09/09 23:04:38     35s] Updating RC grid for preRoute extraction ...
[09/09 23:04:38     35s] Initializing multi-corner resistance tables ...
[09/09 23:04:38     35s] Loading rc congestion map /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/croc_chip.congmap.gz ...
[09/09 23:04:38     35s] **Info: Trial Route has Max Route Layer 15/7.
[09/09 23:04:38     35s] {RT default_rc_corner 0 4 4 0}
[09/09 23:04:38     35s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.305481 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.835300 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/09 23:04:38     35s] **Info: Trial Route has Max Route Layer 15/7.
[09/09 23:04:38     35s] {RT default_rc_corner 0 4 4 0}
[09/09 23:04:38     35s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.305481 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.835300 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/09 23:04:38     35s] Start generating vias ..
[09/09 23:04:38     35s] #create default rule from bind_ndr_rule rule=0x7fe771af6270 0x7fe759540a98
[09/09 23:04:38     35s] #WARNING (NRDB-407) pitch for LAYER TopMetal1 is defined too small, reset to 2280
[09/09 23:04:38     35s] ### import design signature (1): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[09/09 23:04:38     35s] #Skip building auto via since it is not turned on.
[09/09 23:04:38     35s] Extracting standard cell pins and blockage ...... 
[09/09 23:04:38     35s] **WARN: (IMPTR-2104):	Layer M6: Pitch=2280 is less than min width=1640 + min spacing=1640.
[09/09 23:04:38     35s] Temporarily expand pitch on layer M6 from 2280 to 4560 (2x).
[09/09 23:04:38     35s] **WARN: (IMPTR-2108):	For layer M6, the gaps of 729 out of 729 tracks are narrower than 3.280um (space 1.640 + width 1.640).
[09/09 23:04:38     35s] Type 'man IMPTR-2108' for more detail.
[09/09 23:04:38     35s]  As a result, your trialRoute congestion could be incorrect.
[09/09 23:04:38     35s] Pin and blockage extraction finished
[09/09 23:04:38     35s] Via generation completed.
[09/09 23:04:38     35s] % Begin Load power constraints ... (date=09/09 23:04:38, mem=1043.4M)
[09/09 23:04:38     35s] % End Load power constraints ... (date=09/09 23:04:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1050.1M, current mem=1050.1M)
[09/09 23:04:38     35s] % Begin load AAE data ... (date=09/09 23:04:38, mem=1102.9M)
[09/09 23:04:38     36s] **WARN: (IMPESI-3505):	setDelayCalMode -eng_copyNetPropToNewNet true (default=false) will be obsoleted along with its sgs2set equivalent.  This parameter will continue to be supported in the current release, but will be removed in the next major release of the software.
[09/09 23:04:38     36s] AAE DB initialization (MEM=1164.62 CPU=0:00:00.0 REAL=0:00:00.0) 
[09/09 23:04:39     36s] % End load AAE data ... (date=09/09 23:04:38, total cpu=0:00:00.4, real=0:00:01.0, peak res=1117.2M, current mem=1117.2M)
[09/09 23:04:39     36s] Restoring CCOpt config...
[09/09 23:04:39     36s]   Extracting original clock gating for clk_sys...
[09/09 23:04:39     36s]     clock_tree clk_sys contains 4983 sinks and 0 clock gates.
[09/09 23:04:39     36s]     Extraction for clk_sys complete.
[09/09 23:04:39     36s]   Extracting original clock gating for clk_sys done.
[09/09 23:04:39     36s]   Extracting original clock gating for clk_rtc...
[09/09 23:04:39     36s]     clock_tree clk_rtc contains 1 sinks and 0 clock gates.
[09/09 23:04:39     36s]     Extraction for clk_rtc complete.
[09/09 23:04:39     36s]   Extracting original clock gating for clk_rtc done.
[09/09 23:04:39     36s]   Extracting original clock gating for clk_jtg...
[09/09 23:04:39     36s]     clock_tree clk_jtg contains 290 sinks and 0 clock gates.
[09/09 23:04:39     36s]     Extraction for clk_jtg complete.
[09/09 23:04:39     36s]   Extracting original clock gating for clk_jtg done.
[09/09 23:04:39     36s]   The skew group clk_jtg/func_mode_ideal_bc was created. It contains 290 sinks and 1 sources.
[09/09 23:04:39     36s]   The skew group clk_jtg/func_mode_ideal_wc was created. It contains 290 sinks and 1 sources.
[09/09 23:04:39     36s]   The skew group clk_rtc/func_mode_ideal_bc was created. It contains 1 sinks and 1 sources.
[09/09 23:04:39     36s]   The skew group clk_rtc/func_mode_ideal_wc was created. It contains 1 sinks and 1 sources.
[09/09 23:04:39     36s]   The skew group clk_sys/func_mode_ideal_bc was created. It contains 4983 sinks and 1 sources.
[09/09 23:04:39     36s]   The skew group clk_sys/func_mode_ideal_wc was created. It contains 4983 sinks and 1 sources.
[09/09 23:04:39     36s]   Added 1 ignore pin (of 1 specified) to skew group 1. Skew group now contains 1 ignore pin.
[09/09 23:04:39     36s]   Added 1 ignore pin (of 1 specified) to skew group 4. Skew group now contains 1 ignore pin.
[09/09 23:04:39     36s]   Added 1 ignore pin (of 1 specified) to skew group 7. Skew group now contains 1 ignore pin.
[09/09 23:04:39     36s]   The skew group clk_jtg/func_mode_ideal_bc was created. It contains 290 sinks and 1 sources.
[09/09 23:04:39     36s]   The skew group clk_rtc/func_mode_ideal_bc was created. It contains 1 sinks and 1 sources.
[09/09 23:04:39     36s]   The skew group clk_sys/func_mode_ideal_bc was created. It contains 4983 sinks and 1 sources.
[09/09 23:04:39     36s] Restoring CCOpt config done.
[09/09 23:04:39     36s] Deleting Cell Server ...
[09/09 23:04:39     36s] Creating Cell Server ...(0, 1, 1, 1)
[09/09 23:04:39     36s] Summary for sequential cells identification: 
[09/09 23:04:39     36s]   Identified SBFF number: 3
[09/09 23:04:39     36s]   Identified MBFF number: 0
[09/09 23:04:39     36s]   Identified SB Latch number: 0
[09/09 23:04:39     36s]   Identified MB Latch number: 0
[09/09 23:04:39     36s]   Not identified SBFF number: 0
[09/09 23:04:39     36s]   Not identified MBFF number: 0
[09/09 23:04:39     36s]   Not identified SB Latch number: 0
[09/09 23:04:39     36s]   Not identified MB Latch number: 0
[09/09 23:04:39     36s]   Number of sequential cells which are not FFs: 7
[09/09 23:04:39     36s] Total number of combinational cells: 62
[09/09 23:04:39     36s] Total number of sequential cells: 10
[09/09 23:04:39     36s] Total number of tristate cells: 6
[09/09 23:04:39     36s] Total number of level shifter cells: 0
[09/09 23:04:39     36s] Total number of power gating cells: 0
[09/09 23:04:39     36s] Total number of isolation cells: 0
[09/09 23:04:39     36s] Total number of power switch cells: 0
[09/09 23:04:39     36s] Total number of pulse generator cells: 0
[09/09 23:04:39     36s] Total number of always on buffers: 0
[09/09 23:04:39     36s] Total number of retention cells: 0
[09/09 23:04:39     36s] List of usable buffers: sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8
[09/09 23:04:39     36s] Total number of usable buffers: 4
[09/09 23:04:39     36s] List of unusable buffers: sg13g2_buf_16
[09/09 23:04:39     36s] Total number of unusable buffers: 1
[09/09 23:04:39     36s] List of usable inverters: sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8
[09/09 23:04:39     36s] Total number of usable inverters: 4
[09/09 23:04:39     36s] List of unusable inverters: sg13g2_inv_16
[09/09 23:04:39     36s] Total number of unusable inverters: 1
[09/09 23:04:39     36s] List of identified usable delay cells: sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1
[09/09 23:04:39     36s] Total number of identified usable delay cells: 3
[09/09 23:04:39     36s] List of identified unusable delay cells:
[09/09 23:04:39     36s] Total number of identified unusable delay cells: 0
[09/09 23:04:39     36s] Creating Cell Server, finished. 
[09/09 23:04:39     36s] 
[09/09 23:04:39     36s] Deleting Cell Server ...
[09/09 23:04:39     36s] **WARN: (IMPCTE-107):	The following globals have been obsoleted since version 20.10-p004_1. They will be removed in the next release. 
[09/09 23:04:39     36s] timing_enable_default_delay_arc
[09/09 23:04:39     36s] % End load design ... (date=09/09 23:04:39, total cpu=0:00:06.5, real=0:00:07.0, peak res=1135.0M, current mem=1129.7M)
[09/09 23:04:39     36s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[09/09 23:08:08     58s] couldn't change working directory to "../05route.tcl": not a directory
[09/09 23:08:18     59s] <CMD> setMultiCpuUsage -localCpu 8
[09/09 23:08:18     59s] <CMD> setPreference ConstraintUserXGrid 0.1
[09/09 23:08:18     59s] <CMD> setPreference ConstraintUserXOffset 0.1
[09/09 23:08:18     59s] <CMD> setPreference ConstraintUserYGrid 0.1
[09/09 23:08:18     59s] <CMD> setPreference ConstraintUserYOffset 0.1
[09/09 23:08:18     59s] <CMD> setPreference SnapAllCorners 1
[09/09 23:08:18     59s] <CMD> setAnalysisMode -analysisType onchipvariation
[09/09 23:08:18     59s] <CMD> all_constraint_modes -active
[09/09 23:08:18     59s] <CMD> set_interactive_constraint_modes [all_constraint_modes -active]
[09/09 23:08:18     59s] <CMD> set_propagated_clock [all_clocks]
[09/09 23:08:18     59s] <CMD> current_design
[09/09 23:08:18     59s] <CMD> set_max_fanout 32 [current_design]
[09/09 23:08:18     59s] <CMD> current_design
[09/09 23:08:18     59s] <CMD> set_max_transition 0.5 [current_design] 
[09/09 23:08:18     59s] <CMD> setExtractRCMode -layerIndependent 1
[09/09 23:08:18     59s] <CMD> setExtractRCMode -defViaCap true
[09/09 23:08:18     59s] <CMD> setDesignMode -reset -congEffort
[09/09 23:08:18     59s] -congEffort auto
[09/09 23:08:18     59s] <CMD> setDesignMode -flowEffort standard -process 130
[09/09 23:08:18     59s] ##  Process: 130           (User Set)               
[09/09 23:08:18     59s] ##     Node: (not set)                           
[09/09 23:08:18     59s] 
##  Check design process and node:  
##  Design tech node is not set.

[09/09 23:08:18     59s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[09/09 23:08:18     59s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[09/09 23:08:18     59s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[09/09 23:08:18     59s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[09/09 23:08:18     59s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[09/09 23:08:18     59s] <CMD> setDesignMode -topRoutingLayer Metal5
[09/09 23:08:18     59s] <CMD> setDesignMode -bottomRoutingLayer Metal2
[09/09 23:08:18     59s] <CMD> setDesignMode -congEffort high
[09/09 23:08:18     59s] <CMD> setPlaceMode -place_opt_post_place_tcl /ictc/student_data/vantruong/final_pj/fn_prj_here/data/scripts/common/place_opt_post_place.tcl
[09/09 23:08:18     59s] <CMD> set_table_style -no_frame_fix_width
[09/09 23:08:18     59s] <CMD> set_global timing_report_enable_auto_column_width true
[09/09 23:08:18     59s] <CMD> set_global report_timing_format {hpin cell fanout load slew delay arrival pin_location}
[09/09 23:08:18     59s] <CMD> reset_path_group -all
[09/09 23:08:18     59s] Multithreaded Timing Analysis is initialized with 8 threads
[09/09 23:08:18     59s] 
[09/09 23:08:18     59s] <CMD> group_path -name reg2reg -from [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"] -to [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"]
[09/09 23:08:18     59s] <CMD> group_path -name reg2icg -from [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"] -to [filter_collection [all_registers] "is_integrated_clock_gating_cell == true"]
[09/09 23:08:18     59s] <CMD> group_path -name reg2mem -from [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"] -to [filter_collection [all_registers -macros] "is_memory_cell == true"]
[09/09 23:08:18     59s] <CMD> group_path -name mem2reg -from [filter_collection [all_registers -macros] "is_memory_cell == true"] -to  [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"]
[09/09 23:08:18     59s] <CMD> group_path -name reg2out -from [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"] -to [all_outputs]
[09/09 23:08:18     59s] <CMD> group_path -name in2reg  -from [all_inputs -no_clocks] -to [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"]
[09/09 23:08:18     59s] <CMD> group_path -name in2icg  -from [all_inputs -no_clocks] -to [filter_collection [all_registers] "is_integrated_clock_gating_cell == true"]
[09/09 23:08:18     59s] <CMD> group_path -name in2out  -from [all_inputs -no_clocks] -to [all_outputs]
[09/09 23:08:18     59s] <CMD> setPathGroupOptions reg2reg -effortLevel high
[09/09 23:08:18     59s] Effort level <high> specified for reg2reg path_group
[09/09 23:08:18     59s] <CMD> setPathGroupOptions reg2icg -effortLevel high
[09/09 23:08:18     59s] **WARN: (IMPOPT-3602):	The specified path group name reg2icg is not defined.
[09/09 23:08:18     59s] Type 'man IMPOPT-3602' for more detail.
[09/09 23:08:18     59s] Effort level <high> specified for reg2icg path_group
[09/09 23:08:18     59s] <CMD> setPathGroupOptions reg2mem -effortLevel high
[09/09 23:08:18     59s] Effort level <high> specified for reg2mem path_group
[09/09 23:08:18     59s] <CMD> setPathGroupOptions mem2reg -effortLevel high
[09/09 23:08:18     59s] Effort level <high> specified for mem2reg path_group
[09/09 23:08:18     59s] <CMD> setPathGroupOptions reg2out -effortLevel low
[09/09 23:08:18     59s] Effort level <low> specified for reg2out path_group
[09/09 23:08:18     59s] <CMD> setPathGroupOptions in2reg -effortLevel low
[09/09 23:08:18     59s] Effort level <low> specified for in2reg path_group
[09/09 23:08:18     59s] <CMD> setPathGroupOptions in2icg -effortLevel low
[09/09 23:08:18     59s] **WARN: (IMPOPT-3602):	The specified path group name in2icg is not defined.
[09/09 23:08:18     59s] Type 'man IMPOPT-3602' for more detail.
[09/09 23:08:18     59s] Effort level <low> specified for in2icg path_group
[09/09 23:08:18     59s] <CMD> setPathGroupOptions in2out -effortLevel low
[09/09 23:08:18     59s] Effort level <low> specified for in2out path_group
[09/09 23:08:18     59s] <CMD> reportPathGroupOptions
[09/09 23:08:18     59s]  ------------------------------------------------------------------------------------------------------------------------
[09/09 23:08:18     59s] | Path Group |  Effort | Adjustment (early/late) | Target Slack | weight | SkewingSlackCons |           view             |
[09/09 23:08:18     59s]  ------------------------------------------------------------------------------------------------------------------------
[09/09 23:08:18     59s] | reg2reg    |   high  |          0 /        0   |          0   |    0   |                  |                            |
[09/09 23:08:18     59s] | in2reg     |    low  |          0 /        0   |          0   |    0   |                  |                            |
[09/09 23:08:18     59s] | reg2out    |    low  |          0 /        0   |          0   |    0   |                  |                            |
[09/09 23:08:18     59s] | in2out     |    low  |          0 /        0   |          0   |    0   |                  |                            |
[09/09 23:08:18     59s] | mem2reg    |   high  |          0 /        0   |          0   |    0   |                  |                            |
[09/09 23:08:18     59s] | reg2mem    |   high  |          0 /        0   |          0   |    0   |                  |                            |
[09/09 23:08:18     59s]  ------------------------------------------------------------------------------------------------------------------------
[09/09 23:08:18     60s] **WARN: (IMPOPT-6115):	ECO batch mode has been activated, and '(batch mode)' has been added to the prompt as a reminder of that situation. Specify 'setEcoMode -batchMode  false' after all ECOs are over.
[09/09 23:08:18     60s] Type 'man IMPOPT-6115' for more detail.
[09/09 23:08:18     60s] **Info: Trial Route has Max Route Layer 15/7.
[09/09 23:08:18     60s] **Info: Trial Route has Max Route Layer 15/7.
[09/09 23:08:18     60s] **Info: Trial Route has Max Route Layer 15/7.
[09/09 23:08:18     60s] **Info: Trial Route has Max Route Layer 15/7.
[09/09 23:08:18     60s] **Info: Trial Route has Max Route Layer 15/7.
[09/09 23:08:18     60s] **Info: Trial Route has Max Route Layer 15/7.
[09/09 23:08:19     60s] **Info: Trial Route has Max Route Layer 15/7.
[09/09 23:08:19     60s] **Info: Trial Route has Max Route Layer 15/7.
[09/09 23:08:19     60s] **Info: Trial Route has Max Route Layer 15/7.
[09/09 23:08:19     60s] **Info: Trial Route has Max Route Layer 15/7.
[09/09 23:08:19     60s] **Info: Trial Route has Max Route Layer 15/7.
[09/09 23:08:19     60s] #################################################################################
[09/09 23:08:19     60s] # Design Stage: PreRoute
[09/09 23:08:19     60s] # Design Name: croc_chip
[09/09 23:08:19     60s] # Design Mode: 130nm
[09/09 23:08:19     60s] # Analysis Mode: MMMC OCV 
[09/09 23:08:19     60s] # Parasitics Mode: No SPEF/RCDB
[09/09 23:08:19     60s] # Signoff Settings: SI Off 
[09/09 23:08:19     60s] #################################################################################
[09/09 23:08:19     60s] Start AAE Lib Loading. (MEM=1413.23)
[09/09 23:08:19     60s] End AAE Lib Loading. (MEM=1422.77 CPU=0:00:00.1 Real=0:00:00.0)
[09/09 23:08:19     60s] Add inst i_croc_soc/i_croc/i_timer/clockman_RO571XYP (sg13g2_buf_1) to drive load i_croc_soc/i_croc/i_timer/_1546_/B 
[09/09 23:08:19     60s] Add inst i_croc_soc/i_croc/i_timer/backintime_RO812VXY (sg13g2_buf_1) to drive load i_croc_soc/i_croc/i_timer/_1546_/B 
[09/09 23:08:19     60s] **WARN: (IMPOPT-6115):	ECO batch mode has been activated, and '(batch mode)' has been added to the prompt as a reminder of that situation. Specify 'setEcoMode -batchMode  false' after all ECOs are over.
[09/09 23:08:19     60s] Type 'man IMPOPT-6115' for more detail.
[09/09 23:08:19     60s] Add inst i_croc_soc/i_croc/i_timer/clockman_RO581XYP (sg13g2_buf_1) to drive load i_croc_soc/i_croc/i_timer/_1546_/B 
[09/09 23:08:19     60s] Add inst i_croc_soc/i_croc/i_timer/backintime_RO842VXY (sg13g2_buf_1) to drive load i_croc_soc/i_croc/i_timer/_1546_/B 
[09/09 23:08:19     60s] <CMD> setNanoRouteMode -reset
[09/09 23:08:19     60s] <CMD> setDesignMode -topRoutingLayer Metal5
[09/09 23:08:19     60s] <CMD> setNanoRouteMode -dbProcessNode 130
[09/09 23:08:19     60s] <CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode 1
[09/09 23:08:19     60s] <CMD> setNanoRouteMode -quiet -routeAntennaCellName sky130_fd_sc_hd__diode_2
[09/09 23:08:19     60s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[09/09 23:08:19     60s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
[09/09 23:08:19     60s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
[09/09 23:08:19     60s] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
[09/09 23:08:19     60s] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[09/09 23:08:19     60s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/09 23:08:19     60s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[09/09 23:08:19     60s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[09/09 23:08:19     60s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[09/09 23:08:19     60s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[09/09 23:08:19     60s] <CMD> setNanoRouteMode -routeExpAdvancedPinAccess 2
[09/09 23:08:19     60s] <CMD> setNanoRouteMode -drouteUseMultiCutViaEffort default
[09/09 23:08:19     60s] <CMD> routeDesign -globalDetail
[09/09 23:08:19     60s] % Begin routeDesign (date=09/09 23:08:19, mem=1268.8M)
[09/09 23:08:19     60s] ### Time Record (routeDesign) is installed.
[09/09 23:08:19     60s] #WARNING (NRDB-2014) In option 'dbProcessNode 130', 130 is an unknown string and will be ignored.
[09/09 23:08:19     60s] report_message: '-start_cmd/-end_cmd' can not be nested. Retire previous calls.
[09/09 23:08:19     60s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1268.76 (MB), peak = 1270.46 (MB)
[09/09 23:08:19     60s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[09/09 23:08:19     60s] **INFO: User settings:
[09/09 23:08:19     60s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[09/09 23:08:19     60s] setNanoRouteMode -routeAntennaCellName                          sky130_fd_sc_hd__diode_2
[09/09 23:08:19     60s] setNanoRouteMode -routeExpAdvancedPinAccess                     2
[09/09 23:08:19     60s] setNanoRouteMode -routeInsertAntennaDiode                       true
[09/09 23:08:19     60s] setNanoRouteMode -routeWithSiDriven                             true
[09/09 23:08:19     60s] setNanoRouteMode -routeWithSiPostRouteFix                       false
[09/09 23:08:19     60s] setNanoRouteMode -routeWithTimingDriven                         true
[09/09 23:08:19     60s] setNanoRouteMode -timingEngine                                  {}
[09/09 23:08:19     60s] setDesignMode -bottomRoutingLayer                               Metal2
[09/09 23:08:19     60s] setDesignMode -congEffort                                       high
[09/09 23:08:19     60s] setDesignMode -flowEffort                                       standard
[09/09 23:08:19     60s] setDesignMode -process                                          130
[09/09 23:08:19     60s] setDesignMode -topRoutingLayer                                  Metal5
[09/09 23:08:19     60s] setExtractRCMode -coupling_c_th                                 0.4
[09/09 23:08:19     60s] setExtractRCMode -defViaCap                                     true
[09/09 23:08:19     60s] setExtractRCMode -engine                                        preRoute
[09/09 23:08:19     60s] setExtractRCMode -layerIndependent                              1
[09/09 23:08:19     60s] setExtractRCMode -relative_c_th                                 1
[09/09 23:08:19     60s] setExtractRCMode -total_c_th                                    0
[09/09 23:08:19     60s] setDelayCalMode -enable_high_fanout                             true
[09/09 23:08:19     60s] setDelayCalMode -eng_copyNetPropToNewNet                        true
[09/09 23:08:19     60s] setDelayCalMode -engine                                         aae
[09/09 23:08:19     60s] setDelayCalMode -ignoreNetLoad                                  false
[09/09 23:08:19     60s] setSIMode -separate_delta_delay_on_data                         true
[09/09 23:08:19     60s] 
[09/09 23:08:19     60s] #default_rc_corner has no qx tech file defined
[09/09 23:08:19     60s] #No active RC corner or QRC tech file is missing.
[09/09 23:08:19     60s] #**INFO: setDesignMode -flowEffort standard
[09/09 23:08:19     60s] #**INFO: multi-cut via swapping will not be performed after routing.
[09/09 23:08:19     60s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[09/09 23:08:19     60s] OPERPROF: Starting checkPlace at level 1, MEM:1395.8M
[09/09 23:08:19     60s] #spOpts: N=130 
[09/09 23:08:19     60s] # Building croc_chip llgBox search-tree.
[09/09 23:08:19     60s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1408.8M
[09/09 23:08:19     60s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1408.8M
[09/09 23:08:19     60s] Core basic site is CoreSite
[09/09 23:08:19     60s] Use non-trimmed site array because memory saving is not enough.
[09/09 23:08:19     60s] SiteArray: non-trimmed site array dimensions = 302 x 2384
[09/09 23:08:19     60s] SiteArray: use 3,092,480 bytes
[09/09 23:08:19     60s] SiteArray: current memory after site array memory allocation 1444.7M
[09/09 23:08:19     60s] SiteArray: FP blocked sites are writable
[09/09 23:08:19     60s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.131, REAL:0.034, MEM:1444.7M
[09/09 23:08:19     60s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.138, REAL:0.041, MEM:1444.7M
[09/09 23:08:19     60s] Begin checking placement ... (start mem=1395.8M, init mem=1444.7M)
[09/09 23:08:19     60s] 
[09/09 23:08:19     60s] Running CheckPlace using 8 threads!...
[09/09 23:08:19     61s] 
[09/09 23:08:19     61s] ...checkPlace MT is done!
[09/09 23:08:19     61s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1460.7M
[09/09 23:08:19     61s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.026, REAL:0.026, MEM:1460.7M
[09/09 23:08:19     61s] Overlapping with other instance:	6
[09/09 23:08:19     61s] Orientation Violation:	1
[09/09 23:08:19     61s] *info: Placed = 52076          (Fixed = 8322)
[09/09 23:08:19     61s] *info: Unplaced = 0           
[09/09 23:08:19     61s] Placement Density:61.27%(651713/1063714)
[09/09 23:08:19     61s] Placement Density (including fixed std cells):61.89%(668975/1080976)
[09/09 23:08:19     61s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1460.7M
[09/09 23:08:19     61s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.020, REAL:0.020, MEM:1460.7M
[09/09 23:08:19     61s] Finished checkPlace (total: cpu=0:00:00.9, real=0:00:00.0; vio checks: cpu=0:00:00.6, real=0:00:00.0; mem=1460.7M)
[09/09 23:08:19     61s] OPERPROF: Finished checkPlace at level 1, CPU:0.848, REAL:0.421, MEM:1460.7M
[09/09 23:08:19     61s] #WARNING (NRIG-77) Found placement violations. Please investigate and correct before routing. Routing with placement violations can cause long runtime and may be irresolvable.
[09/09 23:08:19     61s] #Use routeDesign -placementCheck to stop on violations. Use routeDesign -noPlacementCheck to skip the check.
[09/09 23:08:19     61s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[09/09 23:08:19     61s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[09/09 23:08:19     61s] 
[09/09 23:08:19     61s] changeUseClockNetStatus Option :  -noFixedNetWires 
[09/09 23:08:19     61s] *** Changed status on (216) nets in Clock.
[09/09 23:08:19     61s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1460.7M) ***
[09/09 23:08:19     61s] % Begin globalDetailRoute (date=09/09 23:08:19, mem=1290.2M)
[09/09 23:08:19     61s] 
[09/09 23:08:19     61s] globalDetailRoute
[09/09 23:08:19     61s] 
[09/09 23:08:19     61s] ### Time Record (globalDetailRoute) is installed.
[09/09 23:08:19     61s] #Start globalDetailRoute on Tue Sep  9 23:08:19 2025
[09/09 23:08:19     61s] #
[09/09 23:08:19     61s] ### Time Record (Pre Callback) is installed.
[09/09 23:08:19     61s] RC Grid backup saved.
[09/09 23:08:19     61s] ### Time Record (Pre Callback) is uninstalled.
[09/09 23:08:19     61s] ### Time Record (DB Import) is installed.
[09/09 23:08:19     61s] ### Time Record (Timing Data Generation) is installed.
[09/09 23:08:19     61s] #Generating timing data, please wait...
[09/09 23:08:19     61s] #49459 total nets, 44578 already routed, 44578 will ignore in trialRoute
[09/09 23:08:19     61s] ### run_trial_route starts on Tue Sep  9 23:08:19 2025 with memory = 1290.70 (MB), peak = 1313.89 (MB)
[09/09 23:08:20     61s] ### run_trial_route cpu:00:00:01, real:00:00:01, mem:1.3 GB, peak:1.3 GB
[09/09 23:08:20     61s] ### dump_timing_file starts on Tue Sep  9 23:08:20 2025 with memory = 1351.41 (MB), peak = 1356.58 (MB)
[09/09 23:08:20     61s] ### extractRC starts on Tue Sep  9 23:08:20 2025 with memory = 1351.41 (MB), peak = 1356.58 (MB)
[09/09 23:08:20     61s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/09 23:08:20     62s] {RT default_rc_corner 0 5 5 0}
[09/09 23:08:20     62s] ### extractRC cpu:00:00:01, real:00:00:01, mem:1.3 GB, peak:1.3 GB
[09/09 23:08:20     62s] #Dump tif for version 2.1
[09/09 23:08:22     64s] End AAE Lib Interpolated Model. (MEM=1532.24 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 23:08:22     64s] First Iteration Infinite Tw... 
[09/09 23:08:23     66s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:08:23     66s] Type 'man IMPESI-3194' for more detail.
[09/09 23:08:23     66s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:08:23     66s] Type 'man IMPESI-3199' for more detail.
[09/09 23:08:23     66s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:08:23     66s] Type 'man IMPESI-3194' for more detail.
[09/09 23:08:23     66s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:08:23     66s] Type 'man IMPESI-3199' for more detail.
[09/09 23:08:23     66s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:08:23     66s] Type 'man IMPESI-3194' for more detail.
[09/09 23:08:23     66s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:08:23     66s] Type 'man IMPESI-3199' for more detail.
[09/09 23:08:23     66s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:08:23     66s] Type 'man IMPESI-3194' for more detail.
[09/09 23:08:23     66s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:08:23     66s] Type 'man IMPESI-3199' for more detail.
[09/09 23:08:23     66s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:08:23     66s] Type 'man IMPESI-3194' for more detail.
[09/09 23:08:23     66s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:08:23     66s] Type 'man IMPESI-3199' for more detail.
[09/09 23:08:23     66s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:08:23     66s] Type 'man IMPESI-3194' for more detail.
[09/09 23:08:23     66s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:08:23     66s] Type 'man IMPESI-3199' for more detail.
[09/09 23:08:23     66s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:08:23     66s] Type 'man IMPESI-3194' for more detail.
[09/09 23:08:23     66s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:08:23     66s] Type 'man IMPESI-3199' for more detail.
[09/09 23:08:23     66s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:08:23     66s] Type 'man IMPESI-3194' for more detail.
[09/09 23:08:23     66s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:08:23     66s] Type 'man IMPESI-3199' for more detail.
[09/09 23:08:23     66s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:08:23     66s] Type 'man IMPESI-3194' for more detail.
[09/09 23:08:23     66s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:08:23     66s] Type 'man IMPESI-3199' for more detail.
[09/09 23:08:23     66s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:08:23     66s] Type 'man IMPESI-3194' for more detail.
[09/09 23:08:23     66s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:08:23     66s] Type 'man IMPESI-3199' for more detail.
[09/09 23:08:23     66s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:08:23     66s] Type 'man IMPESI-3194' for more detail.
[09/09 23:08:23     66s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:08:23     66s] Type 'man IMPESI-3199' for more detail.
[09/09 23:08:23     66s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:08:23     66s] Type 'man IMPESI-3194' for more detail.
[09/09 23:08:23     66s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:08:23     66s] Type 'man IMPESI-3199' for more detail.
[09/09 23:08:23     66s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:08:23     66s] Type 'man IMPESI-3194' for more detail.
[09/09 23:08:23     66s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:08:23     66s] Type 'man IMPESI-3199' for more detail.
[09/09 23:08:23     66s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:08:23     66s] Type 'man IMPESI-3194' for more detail.
[09/09 23:08:23     66s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:08:23     66s] Type 'man IMPESI-3199' for more detail.
[09/09 23:08:23     66s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:08:23     66s] Type 'man IMPESI-3194' for more detail.
[09/09 23:08:23     66s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:08:23     66s] Type 'man IMPESI-3199' for more detail.
[09/09 23:08:23     66s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:08:23     66s] Type 'man IMPESI-3194' for more detail.
[09/09 23:08:23     66s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:08:23     66s] Type 'man IMPESI-3199' for more detail.
[09/09 23:08:23     66s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:08:23     66s] Type 'man IMPESI-3194' for more detail.
[09/09 23:08:23     66s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:08:23     66s] Type 'man IMPESI-3199' for more detail.
[09/09 23:08:23     66s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:08:23     66s] Type 'man IMPESI-3194' for more detail.
[09/09 23:08:23     66s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:08:23     66s] Type 'man IMPESI-3199' for more detail.
[09/09 23:08:23     66s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:08:23     66s] Type 'man IMPESI-3194' for more detail.
[09/09 23:08:23     66s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:08:23     66s] Type 'man IMPESI-3199' for more detail.
[09/09 23:08:23     66s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio22_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:08:23     66s] Type 'man IMPESI-3194' for more detail.
[09/09 23:08:23     66s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio22_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:08:23     66s] Type 'man IMPESI-3199' for more detail.
[09/09 23:08:23     66s] **WARN: (EMS-27):	Message (IMPESI-3194) has exceeded the current message display limit of 20.
[09/09 23:08:23     66s] To increase the message display limit, refer to the product command reference manual.
[09/09 23:08:23     66s] **WARN: (EMS-27):	Message (IMPESI-3199) has exceeded the current message display limit of 20.
[09/09 23:08:23     66s] To increase the message display limit, refer to the product command reference manual.
[09/09 23:08:24     75s] Total number of fetched objects 49489
[09/09 23:08:24     75s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[09/09 23:08:24     75s] End delay calculation. (MEM=2004.04 CPU=0:00:09.0 REAL=0:00:01.0)
[09/09 23:08:29     82s] #Generating timing data took: cpu time = 00:00:20, elapsed time = 00:00:09, memory = 1407.03 (MB), peak = 1523.28 (MB)
[09/09 23:08:29     82s] ### dump_timing_file cpu:00:00:20, real:00:00:09, mem:1.4 GB, peak:1.5 GB
[09/09 23:08:29     82s] #Done generating timing data.
[09/09 23:08:29     82s] ### Time Record (Timing Data Generation) is uninstalled.
[09/09 23:08:29     82s] #create default rule from bind_ndr_rule rule=0x7fe771af6270 0x7fe73fd14a98
[09/09 23:08:29     82s] #WARNING (NRDB-407) pitch for LAYER TopMetal1 is defined too small, reset to 2280
[09/09 23:08:29     82s] #WARNING (NRDB-733) PIN iovdd in CELL_VIEW sg13g2_IOPadVdd does not have physical port.
[09/09 23:08:29     82s] #WARNING (NRDB-733) PIN iovss in CELL_VIEW sg13g2_IOPadVdd does not have physical port.
[09/09 23:08:29     82s] #WARNING (NRDB-733) PIN vss in CELL_VIEW sg13g2_IOPadVdd does not have physical port.
[09/09 23:08:29     82s] #WARNING (NRDB-733) PIN iovdd in CELL_VIEW sg13g2_IOPadVss does not have physical port.
[09/09 23:08:29     82s] #WARNING (NRDB-733) PIN iovss in CELL_VIEW sg13g2_IOPadVss does not have physical port.
[09/09 23:08:29     82s] #WARNING (NRDB-733) PIN vdd in CELL_VIEW sg13g2_IOPadVss does not have physical port.
[09/09 23:08:29     82s] #WARNING (NRDB-733) PIN iovss in CELL_VIEW sg13g2_IOPadIOVdd does not have physical port.
[09/09 23:08:29     82s] #WARNING (NRDB-733) PIN vdd in CELL_VIEW sg13g2_IOPadIOVdd does not have physical port.
[09/09 23:08:29     82s] #WARNING (NRDB-733) PIN vss in CELL_VIEW sg13g2_IOPadIOVdd does not have physical port.
[09/09 23:08:29     82s] #WARNING (NRDB-733) PIN iovdd in CELL_VIEW sg13g2_IOPadIOVss does not have physical port.
[09/09 23:08:29     82s] #WARNING (NRDB-733) PIN vdd in CELL_VIEW sg13g2_IOPadIOVss does not have physical port.
[09/09 23:08:29     82s] #WARNING (NRDB-733) PIN vss in CELL_VIEW sg13g2_IOPadIOVss does not have physical port.
[09/09 23:08:29     82s] #WARNING (NRDB-733) PIN iovdd in CELL_VIEW sg13g2_IOPadAnalog does not have physical port.
[09/09 23:08:29     82s] #WARNING (NRDB-733) PIN iovss in CELL_VIEW sg13g2_IOPadAnalog does not have physical port.
[09/09 23:08:29     82s] #WARNING (NRDB-733) PIN vdd in CELL_VIEW sg13g2_IOPadAnalog does not have physical port.
[09/09 23:08:29     82s] #WARNING (NRDB-733) PIN vss in CELL_VIEW sg13g2_IOPadAnalog does not have physical port.
[09/09 23:08:29     82s] #WARNING (NRDB-733) PIN iovdd in CELL_VIEW sg13g2_IOPadInOut30mA does not have physical port.
[09/09 23:08:29     82s] #WARNING (NRDB-733) PIN iovss in CELL_VIEW sg13g2_IOPadInOut30mA does not have physical port.
[09/09 23:08:29     82s] #WARNING (NRDB-733) PIN vdd in CELL_VIEW sg13g2_IOPadInOut30mA does not have physical port.
[09/09 23:08:29     82s] #WARNING (NRDB-733) PIN vss in CELL_VIEW sg13g2_IOPadInOut30mA does not have physical port.
[09/09 23:08:29     82s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[09/09 23:08:29     82s] #To increase the message display limit, refer to the product command reference manual.
[09/09 23:08:29     82s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[09/09 23:08:30     83s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/09 23:08:30     83s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/09 23:08:30     83s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/09 23:08:30     83s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/09 23:08:30     83s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/09 23:08:30     83s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/09 23:08:30     83s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/09 23:08:30     83s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/09 23:08:30     83s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/09 23:08:30     83s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/09 23:08:30     83s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/09 23:08:30     83s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/09 23:08:30     83s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/09 23:08:30     83s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/09 23:08:30     83s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/09 23:08:30     83s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/09 23:08:30     83s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/09 23:08:30     83s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/09 23:08:30     83s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/09 23:08:30     83s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/09 23:08:30     83s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[09/09 23:08:30     83s] #To increase the message display limit, refer to the product command reference manual.
[09/09 23:08:30     83s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk_i of net clk_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/09 23:08:30     83s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_ni of net rst_ni because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/09 23:08:30     83s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ref_clk_i of net ref_clk_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/09 23:08:30     83s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tck_i of net jtag_tck_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/09 23:08:30     83s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_trst_ni of net jtag_trst_ni because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/09 23:08:30     83s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tms_i of net jtag_tms_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/09 23:08:30     83s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tdi_i of net jtag_tdi_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/09 23:08:30     83s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tdo_o of net jtag_tdo_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/09 23:08:30     83s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/uart_rx_i of net uart_rx_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/09 23:08:30     83s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/uart_tx_o of net uart_tx_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/09 23:08:30     83s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/fetch_en_i of net fetch_en_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/09 23:08:30     83s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/status_o of net status_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/09 23:08:30     83s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio0_io of net gpio0_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/09 23:08:30     83s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio1_io of net gpio1_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/09 23:08:30     83s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio2_io of net gpio2_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/09 23:08:30     83s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio3_io of net gpio3_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/09 23:08:30     83s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio4_io of net gpio4_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/09 23:08:30     83s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio5_io of net gpio5_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/09 23:08:30     83s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio6_io of net gpio6_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/09 23:08:30     83s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio7_io of net gpio7_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/09 23:08:30     83s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[09/09 23:08:30     83s] #To increase the message display limit, refer to the product command reference manual.
[09/09 23:08:30     83s] ### Net info: total nets: 50814
[09/09 23:08:30     83s] ### Net info: dirty nets: 307
[09/09 23:08:30     83s] ### Net info: marked as disconnected nets: 0
[09/09 23:08:30     83s] #num needed restored net=48
[09/09 23:08:30     83s] #need_extraction net=48 (total=50814)
[09/09 23:08:30     83s] ### Net info: fully routed nets: 216
[09/09 23:08:30     83s] ### Net info: trivial (< 2 pins) nets: 6234
[09/09 23:08:30     83s] ### Net info: unrouted nets: 44364
[09/09 23:08:30     83s] ### Net info: re-extraction nets: 0
[09/09 23:08:30     83s] ### Net info: ignored nets: 0
[09/09 23:08:30     83s] ### Net info: skip routing nets: 48
[09/09 23:08:30     83s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/09 23:08:30     83s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDDARRAY of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/09 23:08:30     83s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/09 23:08:30     83s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDDARRAY of INST i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/09 23:08:30     83s] #WARNING (NRDB-629) NanoRoute cannot route PIN VSS of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VSS. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/09 23:08:30     83s] #WARNING (NRDB-629) NanoRoute cannot route PIN VSS of INST i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut for NET VSS. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/09 23:08:30     84s] #WARNING (NRDB-976) The TRACK STEP 2.5200 for preferred direction tracks is smaller than the PITCH 3.2800 for LAYER TopMetal1. This will cause routability problems for NanoRoute.
[09/09 23:08:30     84s] #Start reading timing information from file .timing_file_777532.tif.gz ...
[09/09 23:08:31     84s] #Read in timing information for 48 ports, 44036 instances from timing file .timing_file_777532.tif.gz.
[09/09 23:08:31     84s] ### import design signature (2): route=1599072171 flt_obj=0 vio=527172613 swire=282492057 shield_wire=1 net_attr=1604169257 dirty_area=387325159, del_dirty_area=0 cell=1297058440 placement=1602714521 pin_access=1
[09/09 23:08:31     84s] ### Time Record (DB Import) is uninstalled.
[09/09 23:08:31     84s] #NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
[09/09 23:08:31     84s] #RTESIG:78da8dd04d4fc3300c0660cefb1556b64391e870bed6f48ab4eb4015708dba25fdd0b614
[09/09 23:08:31     84s] #       25e9817f4f24aeb4e166c98f2dfbddee3e8f0d10867b8ae517a2d0144e0d4b05e525322e
[09/09 23:08:31     84s] #       9e19ead4fa78219bedeef5ed9dd70a108ad145db5bff0473b01e828d7174fde32fa15c4a
[09/09 23:08:31     84s] #       e8da5bb0509ca7e9f637128ce791a408245cbf2947dd191d2e7a305a9b71325633024588
[09/09 23:08:31     84s] #       3ee98559c6800c633fe49cac52003954f374486c9d69bd49d6baf9be2405103739bbaaaa
[09/09 23:08:31     84s] #       0342f4f3eaf395a259a3a4f88739e493562985e5450f3f398fa69f
[09/09 23:08:31     84s] #
[09/09 23:08:31     84s] ### Time Record (Data Preparation) is installed.
[09/09 23:08:31     84s] #RTESIG:78da8dd1b16ec3201006e0ce798a13c9e0484d7b1c6093b552d6b68adaaec809c4b69ae0
[09/09 23:08:31     84s] #       08f0d0b72f6ad73a743b89ef0ef86fb9fad8ed81113e70dc5c11a5e1f0bca75c70b14112
[09/09 23:08:31     84s] #       f291d0e4a3f727b658ae5e5edfc456034235f8e43a17ee618a2e4074290dbe5bff122e94
[09/09 23:08:31     84s] #       82537b8e0eaac3389eff46924419298ec0e2e71717684ed6c4a3e9ad317618ad33c4a08a
[09/09 23:08:31     84s] #       29643dd34b04ac1fbabee454930328a1adc80f49adb76db0d93a3f5de6a404e647ef6eaa
[09/09 23:08:31     84s] #       9a34b09fef172e6e6a8414a69b29359a178d56f21fa62eaf44e7b8e607dd7d03dfa8b354
[09/09 23:08:31     84s] #
[09/09 23:08:31     84s] ### Time Record (Data Preparation) is uninstalled.
[09/09 23:08:31     84s] #Using multithreading with 8 threads.
[09/09 23:08:31     84s] ### Time Record (Data Preparation) is installed.
[09/09 23:08:31     84s] #Start routing data preparation on Tue Sep  9 23:08:31 2025
[09/09 23:08:31     84s] #
[09/09 23:08:32     86s] #Minimum voltage of a net in the design = 0.000.
[09/09 23:08:32     86s] #Maximum voltage of a net in the design = 1.320.
[09/09 23:08:32     86s] #Voltage range [0.000 - 1.320] has 50812 nets.
[09/09 23:08:32     86s] #Voltage range [1.080 - 1.320] has 1 net.
[09/09 23:08:32     86s] #Voltage range [0.000 - 0.000] has 1 net.
[09/09 23:08:32     86s] ### Time Record (Cell Pin Access) is installed.
[09/09 23:08:32     86s] #Restoring pin access data from file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/croc_chip.apa ...
[09/09 23:08:32     86s] #WARNING (NRDB-2002) Failed to read APA of cell sg13g2_mux2_1.
[09/09 23:08:32     86s] #Could not restore pin access data
[09/09 23:08:32     86s] #WARNING (NRDB-1026) Fail to import pin access information for croc_chip. Pin access information is recalculated.
[09/09 23:08:37    104s] ### Time Record (Cell Pin Access) is uninstalled.
[09/09 23:08:38    105s] # Metal1       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3650
[09/09 23:08:38    105s] # Metal2       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
[09/09 23:08:38    105s] # Metal3       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
[09/09 23:08:38    105s] # Metal4       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
[09/09 23:08:38    105s] # Metal5       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
[09/09 23:08:38    105s] # TopMetal1    H   Track-Pitch = 2.5200    Line-2-Via Pitch = 3.2800
[09/09 23:08:38    105s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[09/09 23:08:38    105s] # TopMetal2    V   Track-Pitch = 4.0000    Line-2-Via Pitch = 4.0000
[09/09 23:08:38    105s] #Monitoring time of adding inner blkg by smac
[09/09 23:08:38    105s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1557.66 (MB), peak = 1822.79 (MB)
[09/09 23:08:39    106s] #Regenerating Ggrids automatically.
[09/09 23:08:39    106s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.4800.
[09/09 23:08:39    106s] #Using automatically generated G-grids.
[09/09 23:08:39    106s] #Done routing data preparation.
[09/09 23:08:39    106s] #cpu time = 00:00:22, elapsed time = 00:00:08, memory = 1791.91 (MB), peak = 1822.79 (MB)
[09/09 23:08:39    106s] #Start instance access analysis using 8 threads...
[09/09 23:08:39    106s] ### Time Record (Instance Pin Access) is installed.
[09/09 23:08:40    107s] #0 instance pins are hard to access
[09/09 23:08:40    107s] #Instance access analysis statistics:
[09/09 23:08:40    107s] #Cpu time = 00:00:01
[09/09 23:08:40    107s] #Elapsed time = 00:00:01
[09/09 23:08:40    107s] #Increased memory = 4.70 (MB)
[09/09 23:08:40    107s] #Total memory = 1796.60 (MB)
[09/09 23:08:40    107s] #Peak memory = 2000.70 (MB)
[09/09 23:08:40    107s] ### Time Record (Instance Pin Access) is uninstalled.
[09/09 23:08:40    107s] #
[09/09 23:08:40    107s] #Finished routing data preparation on Tue Sep  9 23:08:40 2025
[09/09 23:08:40    107s] #
[09/09 23:08:40    107s] #Cpu time = 00:00:23
[09/09 23:08:40    107s] #Elapsed time = 00:00:09
[09/09 23:08:40    107s] #Increased memory = 261.05 (MB)
[09/09 23:08:40    107s] #Total memory = 1796.60 (MB)
[09/09 23:08:40    107s] #Peak memory = 2000.70 (MB)
[09/09 23:08:40    107s] #
[09/09 23:08:40    107s] ### Time Record (Data Preparation) is uninstalled.
[09/09 23:08:40    107s] ### Time Record (Global Routing) is installed.
[09/09 23:08:40    107s] #
[09/09 23:08:40    107s] #Start global routing on Tue Sep  9 23:08:40 2025
[09/09 23:08:40    107s] #
[09/09 23:08:40    107s] #
[09/09 23:08:40    107s] #Start global routing initialization on Tue Sep  9 23:08:40 2025
[09/09 23:08:40    107s] #
[09/09 23:08:40    107s] #Number of eco nets is 194
[09/09 23:08:40    107s] #
[09/09 23:08:40    107s] #Start global routing data preparation on Tue Sep  9 23:08:40 2025
[09/09 23:08:40    107s] #
[09/09 23:08:40    107s] ### build_merged_routing_blockage_rect_list starts on Tue Sep  9 23:08:40 2025 with memory = 1796.85 (MB), peak = 2000.70 (MB)
[09/09 23:08:40    107s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --0.99 [8]--
[09/09 23:08:40    107s] #Start routing resource analysis on Tue Sep  9 23:08:40 2025
[09/09 23:08:40    107s] #
[09/09 23:08:40    107s] ### init_is_bin_blocked starts on Tue Sep  9 23:08:40 2025 with memory = 1796.85 (MB), peak = 2000.70 (MB)
[09/09 23:08:40    107s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --1.00 [8]--
[09/09 23:08:40    107s] ### PDHT_Row_Thread::compute_flow_cap starts on Tue Sep  9 23:08:40 2025 with memory = 1801.39 (MB), peak = 2000.70 (MB)
[09/09 23:08:40    108s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:01, real:00:00:00, mem:1.8 GB, peak:2.0 GB --6.20 [8]--
[09/09 23:08:40    108s] ### adjust_flow_cap starts on Tue Sep  9 23:08:40 2025 with memory = 1808.59 (MB), peak = 2000.70 (MB)
[09/09 23:08:40    108s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --1.94 [8]--
[09/09 23:08:40    108s] ### adjust_partial_route_blockage starts on Tue Sep  9 23:08:40 2025 with memory = 1809.41 (MB), peak = 2000.70 (MB)
[09/09 23:08:40    108s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --1.00 [8]--
[09/09 23:08:40    108s] ### set_via_blocked starts on Tue Sep  9 23:08:40 2025 with memory = 1809.41 (MB), peak = 2000.70 (MB)
[09/09 23:08:40    108s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --2.15 [8]--
[09/09 23:08:40    108s] ### copy_flow starts on Tue Sep  9 23:08:40 2025 with memory = 1809.94 (MB), peak = 2000.70 (MB)
[09/09 23:08:40    108s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --2.57 [8]--
[09/09 23:08:40    108s] #Routing resource analysis is done on Tue Sep  9 23:08:40 2025
[09/09 23:08:40    108s] #
[09/09 23:08:40    108s] ### report_flow_cap starts on Tue Sep  9 23:08:40 2025 with memory = 1804.78 (MB), peak = 2000.70 (MB)
[09/09 23:08:40    108s] #  Resource Analysis:
[09/09 23:08:40    108s] #
[09/09 23:08:40    108s] #               Routing  #Avail      #Track     #Total     %Gcell
[09/09 23:08:40    108s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[09/09 23:08:40    108s] #  --------------------------------------------------------------
[09/09 23:08:40    108s] #  Metal1         V        2515        1318       65536    64.99%
[09/09 23:08:40    108s] #  Metal2         H        2873        1508       65536    33.29%
[09/09 23:08:40    108s] #  Metal3         V        2519        1314       65536    32.91%
[09/09 23:08:40    108s] #  Metal4         H        3122        1259       65536    32.99%
[09/09 23:08:40    108s] #  Metal5         V        2732        1101       65536    27.42%
[09/09 23:08:40    108s] #  --------------------------------------------------------------
[09/09 23:08:40    108s] #  Total                  13762      32.11%      327680    38.32%
[09/09 23:08:40    108s] #
[09/09 23:08:40    108s] #
[09/09 23:08:40    108s] #
[09/09 23:08:40    108s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --1.11 [8]--
[09/09 23:08:40    108s] ### analyze_m2_tracks starts on Tue Sep  9 23:08:40 2025 with memory = 1804.55 (MB), peak = 2000.70 (MB)
[09/09 23:08:40    108s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --1.00 [8]--
[09/09 23:08:40    108s] ### report_initial_resource starts on Tue Sep  9 23:08:40 2025 with memory = 1804.55 (MB), peak = 2000.70 (MB)
[09/09 23:08:40    108s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --1.00 [8]--
[09/09 23:08:40    108s] ### mark_pg_pins_accessibility starts on Tue Sep  9 23:08:40 2025 with memory = 1804.55 (MB), peak = 2000.70 (MB)
[09/09 23:08:40    108s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --0.99 [8]--
[09/09 23:08:40    108s] ### set_net_region starts on Tue Sep  9 23:08:40 2025 with memory = 1804.55 (MB), peak = 2000.70 (MB)
[09/09 23:08:40    108s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --0.99 [8]--
[09/09 23:08:40    108s] #
[09/09 23:08:40    108s] #Global routing data preparation is done on Tue Sep  9 23:08:40 2025
[09/09 23:08:40    108s] #
[09/09 23:08:40    108s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1804.55 (MB), peak = 2000.70 (MB)
[09/09 23:08:40    108s] #
[09/09 23:08:40    108s] ### prepare_level starts on Tue Sep  9 23:08:40 2025 with memory = 1804.55 (MB), peak = 2000.70 (MB)
[09/09 23:08:40    108s] ### init level 1 starts on Tue Sep  9 23:08:40 2025 with memory = 1804.55 (MB), peak = 2000.70 (MB)
[09/09 23:08:40    108s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --0.99 [8]--
[09/09 23:08:40    108s] ### Level 1 hgrid = 256 X 256
[09/09 23:08:40    108s] ### init level 2 starts on Tue Sep  9 23:08:40 2025 with memory = 1804.55 (MB), peak = 2000.70 (MB)
[09/09 23:08:40    108s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --1.97 [8]--
[09/09 23:08:40    108s] ### Level 2 hgrid = 64 X 64
[09/09 23:08:40    108s] ### prepare_level_flow starts on Tue Sep  9 23:08:40 2025 with memory = 1805.52 (MB), peak = 2000.70 (MB)
[09/09 23:08:40    108s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --1.00 [8]--
[09/09 23:08:40    108s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --1.53 [8]--
[09/09 23:08:40    108s] #
[09/09 23:08:40    108s] #Global routing initialization is done on Tue Sep  9 23:08:40 2025
[09/09 23:08:40    108s] #
[09/09 23:08:40    108s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1805.52 (MB), peak = 2000.70 (MB)
[09/09 23:08:40    108s] #
[09/09 23:08:40    108s] #start global routing iteration 1...
[09/09 23:08:40    108s] ### init_flow_edge starts on Tue Sep  9 23:08:40 2025 with memory = 1805.77 (MB), peak = 2000.70 (MB)
[09/09 23:08:40    108s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --1.81 [8]--
[09/09 23:08:40    108s] ### Uniform Hboxes (7x7)
[09/09 23:08:40    108s] ### routing at level 1 iter 0 for 0 hboxes
[09/09 23:08:43    113s] ### measure_qor starts on Tue Sep  9 23:08:43 2025 with memory = 1875.30 (MB), peak = 2000.70 (MB)
[09/09 23:08:43    113s] ### measure_congestion starts on Tue Sep  9 23:08:43 2025 with memory = 1875.30 (MB), peak = 2000.70 (MB)
[09/09 23:08:43    113s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --0.99 [8]--
[09/09 23:08:43    113s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --3.93 [8]--
[09/09 23:08:43    113s] ### Uniform Hboxes (7x7)
[09/09 23:08:43    113s] ### routing at level 1 iter 1 for 0 hboxes
[09/09 23:08:46    120s] ### measure_qor starts on Tue Sep  9 23:08:46 2025 with memory = 1877.67 (MB), peak = 2000.70 (MB)
[09/09 23:08:46    120s] ### measure_congestion starts on Tue Sep  9 23:08:46 2025 with memory = 1877.67 (MB), peak = 2000.70 (MB)
[09/09 23:08:46    120s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --0.99 [8]--
[09/09 23:08:46    120s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --4.41 [8]--
[09/09 23:08:46    120s] ### Uniform Hboxes (7x7)
[09/09 23:08:46    120s] ### routing at level 1 iter 2 for 0 hboxes
[09/09 23:08:50    126s] ### measure_qor starts on Tue Sep  9 23:08:50 2025 with memory = 1878.01 (MB), peak = 2000.70 (MB)
[09/09 23:08:50    126s] ### measure_congestion starts on Tue Sep  9 23:08:50 2025 with memory = 1878.01 (MB), peak = 2000.70 (MB)
[09/09 23:08:50    126s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --0.99 [8]--
[09/09 23:08:50    126s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --4.42 [8]--
[09/09 23:08:50    126s] #cpu time = 00:00:18, elapsed time = 00:00:10, memory = 1829.81 (MB), peak = 2000.70 (MB)
[09/09 23:08:50    126s] #
[09/09 23:08:50    126s] #start global routing iteration 2...
[09/09 23:08:50    126s] ### init_flow_edge starts on Tue Sep  9 23:08:50 2025 with memory = 1829.81 (MB), peak = 2000.70 (MB)
[09/09 23:08:50    126s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --2.14 [8]--
[09/09 23:08:50    126s] ### routing at level 2 (topmost level) iter 0
[09/09 23:08:50    127s] ### measure_qor starts on Tue Sep  9 23:08:50 2025 with memory = 1829.87 (MB), peak = 2000.70 (MB)
[09/09 23:08:50    127s] ### measure_congestion starts on Tue Sep  9 23:08:50 2025 with memory = 1829.87 (MB), peak = 2000.70 (MB)
[09/09 23:08:50    127s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --1.00 [8]--
[09/09 23:08:50    127s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --6.47 [8]--
[09/09 23:08:50    127s] ### routing at level 2 (topmost level) iter 1
[09/09 23:08:51    127s] ### measure_qor starts on Tue Sep  9 23:08:51 2025 with memory = 1830.37 (MB), peak = 2000.70 (MB)
[09/09 23:08:51    127s] ### measure_congestion starts on Tue Sep  9 23:08:51 2025 with memory = 1830.37 (MB), peak = 2000.70 (MB)
[09/09 23:08:51    127s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --0.99 [8]--
[09/09 23:08:51    127s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --6.27 [8]--
[09/09 23:08:51    127s] ### routing at level 2 (topmost level) iter 2
[09/09 23:08:52    128s] ### measure_qor starts on Tue Sep  9 23:08:52 2025 with memory = 1830.37 (MB), peak = 2000.70 (MB)
[09/09 23:08:52    128s] ### measure_congestion starts on Tue Sep  9 23:08:52 2025 with memory = 1830.37 (MB), peak = 2000.70 (MB)
[09/09 23:08:52    128s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --0.97 [8]--
[09/09 23:08:52    128s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --6.70 [8]--
[09/09 23:08:52    128s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1828.11 (MB), peak = 2000.70 (MB)
[09/09 23:08:52    128s] #
[09/09 23:08:52    128s] #start global routing iteration 3...
[09/09 23:08:52    128s] ### Uniform Hboxes (7x7)
[09/09 23:08:52    128s] ### routing at level 1 iter 0 for 0 hboxes
[09/09 23:08:53    130s] ### measure_qor starts on Tue Sep  9 23:08:53 2025 with memory = 1858.21 (MB), peak = 2000.70 (MB)
[09/09 23:08:53    130s] ### measure_congestion starts on Tue Sep  9 23:08:53 2025 with memory = 1858.21 (MB), peak = 2000.70 (MB)
[09/09 23:08:53    130s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --0.99 [8]--
[09/09 23:08:53    130s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --4.29 [8]--
[09/09 23:08:53    130s] ### measure_congestion starts on Tue Sep  9 23:08:53 2025 with memory = 1858.21 (MB), peak = 2000.70 (MB)
[09/09 23:08:53    130s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --0.98 [8]--
[09/09 23:08:53    130s] ### Uniform Hboxes (7x7)
[09/09 23:08:53    130s] ### routing at level 1 iter 1 for 0 hboxes
[09/09 23:08:54    133s] ### measure_qor starts on Tue Sep  9 23:08:54 2025 with memory = 1861.14 (MB), peak = 2000.70 (MB)
[09/09 23:08:54    133s] ### measure_congestion starts on Tue Sep  9 23:08:54 2025 with memory = 1861.14 (MB), peak = 2000.70 (MB)
[09/09 23:08:54    133s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --0.99 [8]--
[09/09 23:08:54    133s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --4.02 [8]--
[09/09 23:08:54    133s] ### measure_congestion starts on Tue Sep  9 23:08:54 2025 with memory = 1861.14 (MB), peak = 2000.70 (MB)
[09/09 23:08:54    133s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --0.99 [8]--
[09/09 23:08:54    133s] ### Uniform Hboxes (7x7)
[09/09 23:08:54    133s] ### routing at level 1 iter 2 for 0 hboxes
[09/09 23:08:55    135s] ### measure_qor starts on Tue Sep  9 23:08:55 2025 with memory = 1861.77 (MB), peak = 2000.70 (MB)
[09/09 23:08:55    135s] ### measure_congestion starts on Tue Sep  9 23:08:55 2025 with memory = 1861.77 (MB), peak = 2000.70 (MB)
[09/09 23:08:55    135s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --0.99 [8]--
[09/09 23:08:55    135s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --4.55 [8]--
[09/09 23:08:55    135s] ### measure_congestion starts on Tue Sep  9 23:08:55 2025 with memory = 1861.77 (MB), peak = 2000.70 (MB)
[09/09 23:08:55    135s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --0.99 [8]--
[09/09 23:08:55    135s] ### Uniform Hboxes (7x7)
[09/09 23:08:55    135s] ### routing at level 1 iter 3 for 0 hboxes
[09/09 23:09:00    144s] ### measure_qor starts on Tue Sep  9 23:09:00 2025 with memory = 1872.55 (MB), peak = 2000.70 (MB)
[09/09 23:09:00    144s] ### measure_congestion starts on Tue Sep  9 23:09:00 2025 with memory = 1872.55 (MB), peak = 2000.70 (MB)
[09/09 23:09:00    144s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --0.99 [8]--
[09/09 23:09:00    144s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --4.18 [8]--
[09/09 23:09:00    144s] ### measure_congestion starts on Tue Sep  9 23:09:00 2025 with memory = 1872.55 (MB), peak = 2000.70 (MB)
[09/09 23:09:00    144s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --0.99 [8]--
[09/09 23:09:00    144s] ### Uniform Hboxes (7x7)
[09/09 23:09:00    144s] ### routing at level 1 iter 4 for 0 hboxes
[09/09 23:09:05    152s] ### measure_qor starts on Tue Sep  9 23:09:05 2025 with memory = 1874.97 (MB), peak = 2000.70 (MB)
[09/09 23:09:05    152s] ### measure_congestion starts on Tue Sep  9 23:09:05 2025 with memory = 1874.97 (MB), peak = 2000.70 (MB)
[09/09 23:09:05    152s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --0.99 [8]--
[09/09 23:09:05    152s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --3.95 [8]--
[09/09 23:09:05    152s] ### measure_congestion starts on Tue Sep  9 23:09:05 2025 with memory = 1874.97 (MB), peak = 2000.70 (MB)
[09/09 23:09:05    152s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --0.99 [8]--
[09/09 23:09:05    152s] ### routing at level 1 iter 5 for 0 hboxes
[09/09 23:09:05    153s] ### measure_qor starts on Tue Sep  9 23:09:05 2025 with memory = 1874.97 (MB), peak = 2000.70 (MB)
[09/09 23:09:05    153s] ### measure_congestion starts on Tue Sep  9 23:09:05 2025 with memory = 1874.97 (MB), peak = 2000.70 (MB)
[09/09 23:09:05    153s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --0.99 [8]--
[09/09 23:09:05    153s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --3.93 [8]--
[09/09 23:09:05    153s] #cpu time = 00:00:24, elapsed time = 00:00:13, memory = 1835.34 (MB), peak = 2000.70 (MB)
[09/09 23:09:05    153s] #
[09/09 23:09:05    153s] ### route_end starts on Tue Sep  9 23:09:05 2025 with memory = 1835.34 (MB), peak = 2000.70 (MB)
[09/09 23:09:05    153s] #
[09/09 23:09:05    153s] #Total number of trivial nets (e.g. < 2 pins) = 6234 (skipped).
[09/09 23:09:05    153s] #Total number of routable nets = 44580.
[09/09 23:09:05    153s] #Total number of nets in the design = 50814.
[09/09 23:09:05    153s] #
[09/09 23:09:05    153s] #44558 routable nets have only global wires.
[09/09 23:09:05    153s] #22 routable nets have only detail routed wires.
[09/09 23:09:05    153s] #219 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[09/09 23:09:05    153s] #22 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[09/09 23:09:05    153s] #
[09/09 23:09:05    153s] #Routed nets constraints summary:
[09/09 23:09:05    153s] #------------------------------------------
[09/09 23:09:05    153s] #        Rules   Pref Layer   Unconstrained  
[09/09 23:09:05    153s] #------------------------------------------
[09/09 23:09:05    153s] #      Default            0           44339  
[09/09 23:09:05    153s] #     ndr_3w3s           40               0  
[09/09 23:09:05    153s] #     ndr_2w2s          179               0  
[09/09 23:09:05    153s] #------------------------------------------
[09/09 23:09:05    153s] #        Total          219           44339  
[09/09 23:09:05    153s] #------------------------------------------
[09/09 23:09:05    153s] #
[09/09 23:09:05    153s] #Routing constraints summary of the whole design:
[09/09 23:09:05    153s] #------------------------------------------
[09/09 23:09:05    153s] #        Rules   Pref Layer   Unconstrained  
[09/09 23:09:05    153s] #------------------------------------------
[09/09 23:09:05    153s] #      Default            0           44339  
[09/09 23:09:05    153s] #     ndr_3w3s           58               0  
[09/09 23:09:05    153s] #     ndr_2w2s          183               0  
[09/09 23:09:05    153s] #------------------------------------------
[09/09 23:09:05    153s] #        Total          241           44339  
[09/09 23:09:05    153s] #------------------------------------------
[09/09 23:09:05    153s] #
[09/09 23:09:05    153s] ### cal_base_flow starts on Tue Sep  9 23:09:05 2025 with memory = 1835.34 (MB), peak = 2000.70 (MB)
[09/09 23:09:05    153s] ### init_flow_edge starts on Tue Sep  9 23:09:05 2025 with memory = 1835.34 (MB), peak = 2000.70 (MB)
[09/09 23:09:05    153s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --1.66 [8]--
[09/09 23:09:05    153s] ### cal_flow starts on Tue Sep  9 23:09:05 2025 with memory = 1835.38 (MB), peak = 2000.70 (MB)
[09/09 23:09:05    153s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --0.99 [8]--
[09/09 23:09:05    153s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --1.00 [8]--
[09/09 23:09:05    153s] ### report_overcon starts on Tue Sep  9 23:09:05 2025 with memory = 1835.38 (MB), peak = 2000.70 (MB)
[09/09 23:09:05    153s] #
[09/09 23:09:05    153s] #  Congestion Analysis: (blocked Gcells are excluded)
[09/09 23:09:05    153s] #
[09/09 23:09:05    153s] #                 OverCon       OverCon       OverCon       OverCon          
[09/09 23:09:05    153s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[09/09 23:09:05    153s] #     Layer         (1-2)         (3-4)         (5-6)         (7-8)   OverCon  Flow/Cap
[09/09 23:09:05    153s] #  ----------------------------------------------------------------------------------------
[09/09 23:09:05    153s] #  Metal2      182(0.42%)     28(0.06%)      3(0.01%)      2(0.00%)   (0.49%)     0.32  
[09/09 23:09:05    153s] #  Metal3       70(0.16%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.16%)     0.32  
[09/09 23:09:05    153s] #  Metal4        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.18  
[09/09 23:09:05    153s] #  Metal5        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.22  
[09/09 23:09:05    153s] #  ----------------------------------------------------------------------------------------
[09/09 23:09:05    153s] #     Total    252(0.14%)     28(0.02%)      3(0.00%)      2(0.00%)   (0.16%)
[09/09 23:09:05    153s] #
[09/09 23:09:05    153s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 8
[09/09 23:09:05    153s] #  Overflow after GR: 0.12% H + 0.04% V
[09/09 23:09:05    153s] #
[09/09 23:09:05    153s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --0.99 [8]--
[09/09 23:09:05    153s] ### cal_base_flow starts on Tue Sep  9 23:09:05 2025 with memory = 1835.38 (MB), peak = 2000.70 (MB)
[09/09 23:09:05    153s] ### init_flow_edge starts on Tue Sep  9 23:09:05 2025 with memory = 1835.38 (MB), peak = 2000.70 (MB)
[09/09 23:09:05    153s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --1.68 [8]--
[09/09 23:09:05    153s] ### cal_flow starts on Tue Sep  9 23:09:05 2025 with memory = 1835.44 (MB), peak = 2000.70 (MB)
[09/09 23:09:05    153s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --0.99 [8]--
[09/09 23:09:05    153s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --1.00 [8]--
[09/09 23:09:05    153s] ### export_cong_map starts on Tue Sep  9 23:09:05 2025 with memory = 1835.44 (MB), peak = 2000.70 (MB)
[09/09 23:09:05    153s] ### PDZT_Export::export_cong_map starts on Tue Sep  9 23:09:05 2025 with memory = 1835.70 (MB), peak = 2000.70 (MB)
[09/09 23:09:05    153s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --0.98 [8]--
[09/09 23:09:05    153s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --2.17 [8]--
[09/09 23:09:05    153s] ### import_cong_map starts on Tue Sep  9 23:09:05 2025 with memory = 1835.70 (MB), peak = 2000.70 (MB)
[09/09 23:09:05    153s] #Hotspot report including placement blocked areas
[09/09 23:09:05    153s] OPERPROF: Starting HotSpotCal at level 1, MEM:2185.6M
[09/09 23:09:05    153s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[09/09 23:09:05    153s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[09/09 23:09:05    153s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[09/09 23:09:05    153s] [hotspot] |   Metal1(V)    |           4394.49 |           4394.49 |   362.88   362.88  1481.76  1481.76 |
[09/09 23:09:05    153s] [hotspot] |   Metal2(H)    |              0.26 |              1.84 |  1058.39   332.63  1118.88   393.12 |
[09/09 23:09:05    153s] [hotspot] |   Metal3(V)    |              2.10 |              4.46 |  1179.36   725.75  1239.84   786.24 |
[09/09 23:09:05    153s] [hotspot] |   Metal4(H)    |            363.74 |            656.39 |   665.27   574.56  1421.28   665.27 |
[09/09 23:09:05    153s] [hotspot] |   Metal5(V)    |              0.00 |              0.00 |   (none)                            |
[09/09 23:09:05    153s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[09/09 23:09:05    153s] [hotspot] |      worst     | (Metal1)  4394.49 | (Metal1)  4394.49 |                                     |
[09/09 23:09:05    153s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[09/09 23:09:05    153s] [hotspot] |   all layers   |            363.74 |            656.39 |                                     |
[09/09 23:09:05    153s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[09/09 23:09:05    153s] Local HotSpot Analysis (3d): normalized max congestion hotspot area = 363.74, normalized total congestion hotspot area = 656.39 (area is in unit of 4 std-cell row bins)
[09/09 23:09:05    153s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 363.74/656.39 (area is in unit of 4 std-cell row bins)
[09/09 23:09:05    153s] [hotspot] max/total 363.74/656.39, big hotspot (>10) total 656.39
[09/09 23:09:05    153s] [hotspot] top 5 congestion hotspot bounding boxes and scores of all layers hotspot
[09/09 23:09:05    153s] [hotspot] +-----+-------------------------------------+---------------+
[09/09 23:09:05    153s] [hotspot] | top |            hotspot bbox             | hotspot score |
[09/09 23:09:05    153s] [hotspot] +-----+-------------------------------------+---------------+
[09/09 23:09:05    153s] [hotspot] |  1  |   665.27   574.56  1421.28   665.27 |      300.00   |
[09/09 23:09:05    153s] [hotspot] +-----+-------------------------------------+---------------+
[09/09 23:09:05    153s] [hotspot] |  2  |   665.27   453.60  1421.28   514.08 |      200.00   |
[09/09 23:09:05    153s] [hotspot] +-----+-------------------------------------+---------------+
[09/09 23:09:05    153s] [hotspot] |  3  |   665.27   514.08   725.75   574.56 |        7.08   |
[09/09 23:09:05    153s] [hotspot] +-----+-------------------------------------+---------------+
[09/09 23:09:05    153s] [hotspot] |  4  |   725.75   514.08   786.24   574.56 |        7.08   |
[09/09 23:09:05    153s] [hotspot] +-----+-------------------------------------+---------------+
[09/09 23:09:05    153s] [hotspot] |  5  |   786.24   514.08   846.72   574.56 |        7.08   |
[09/09 23:09:05    153s] [hotspot] +-----+-------------------------------------+---------------+
[09/09 23:09:05    153s] Top 5 hotspots total area: 521.25
[09/09 23:09:05    153s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.125, REAL:0.060, MEM:2185.6M
[09/09 23:09:05    153s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --2.03 [8]--
[09/09 23:09:05    153s] ### update starts on Tue Sep  9 23:09:05 2025 with memory = 1836.86 (MB), peak = 2000.70 (MB)
[09/09 23:09:05    153s] #Complete Global Routing.
[09/09 23:09:05    153s] #Total number of nets with non-default rule or having extra spacing = 241
[09/09 23:09:05    153s] #Total wire length = 1929791 um.
[09/09 23:09:05    153s] #Total half perimeter of net bounding box = 1916969 um.
[09/09 23:09:05    153s] #Total wire length on LAYER Metal1 = 0 um.
[09/09 23:09:05    153s] #Total wire length on LAYER Metal2 = 469408 um.
[09/09 23:09:05    153s] #Total wire length on LAYER Metal3 = 530598 um.
[09/09 23:09:05    153s] #Total wire length on LAYER Metal4 = 520636 um.
[09/09 23:09:05    153s] #Total wire length on LAYER Metal5 = 409150 um.
[09/09 23:09:05    153s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/09 23:09:05    153s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/09 23:09:05    153s] #Total number of vias = 256264
[09/09 23:09:05    153s] #Up-Via Summary (total 256264):
[09/09 23:09:05    153s] #           
[09/09 23:09:05    153s] #-----------------------
[09/09 23:09:05    153s] # Metal1         131640
[09/09 23:09:05    153s] # Metal2          87398
[09/09 23:09:05    153s] # Metal3          26544
[09/09 23:09:05    153s] # Metal4          10682
[09/09 23:09:05    153s] #-----------------------
[09/09 23:09:05    153s] #                256264 
[09/09 23:09:05    153s] #
[09/09 23:09:06    154s] ### update cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --3.09 [8]--
[09/09 23:09:06    154s] ### report_overcon starts on Tue Sep  9 23:09:06 2025 with memory = 1840.61 (MB), peak = 2000.70 (MB)
[09/09 23:09:06    154s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --0.93 [8]--
[09/09 23:09:06    154s] ### report_overcon starts on Tue Sep  9 23:09:06 2025 with memory = 1840.61 (MB), peak = 2000.70 (MB)
[09/09 23:09:06    154s] #Max overcon = 8 tracks.
[09/09 23:09:06    154s] #Total overcon = 0.16%.
[09/09 23:09:06    154s] #Worst layer Gcell overcon rate = 0.16%.
[09/09 23:09:06    154s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --0.99 [8]--
[09/09 23:09:06    154s] ### route_end cpu:00:00:01, real:00:00:01, mem:1.8 GB, peak:2.0 GB --1.29 [8]--
[09/09 23:09:06    154s] ### global_route design signature (5): route=1508015727 net_attr=1888652811
[09/09 23:09:06    154s] #
[09/09 23:09:06    154s] #Global routing statistics:
[09/09 23:09:06    154s] #Cpu time = 00:00:47
[09/09 23:09:06    154s] #Elapsed time = 00:00:26
[09/09 23:09:06    154s] #Increased memory = 31.86 (MB)
[09/09 23:09:06    154s] #Total memory = 1828.46 (MB)
[09/09 23:09:06    154s] #Peak memory = 2000.70 (MB)
[09/09 23:09:06    154s] #
[09/09 23:09:06    154s] #Finished global routing on Tue Sep  9 23:09:06 2025
[09/09 23:09:06    154s] #
[09/09 23:09:06    154s] #
[09/09 23:09:06    154s] ### Time Record (Global Routing) is uninstalled.
[09/09 23:09:06    154s] ### Time Record (Data Preparation) is installed.
[09/09 23:09:06    154s] ### Time Record (Data Preparation) is uninstalled.
[09/09 23:09:06    154s] ### track-assign external-init starts on Tue Sep  9 23:09:06 2025 with memory = 1824.18 (MB), peak = 2000.70 (MB)
[09/09 23:09:06    154s] ### Time Record (Track Assignment) is installed.
[09/09 23:09:06    154s] ### Time Record (Track Assignment) is uninstalled.
[09/09 23:09:06    154s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --1.46 [8]--
[09/09 23:09:06    154s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1824.18 (MB), peak = 2000.70 (MB)
[09/09 23:09:06    154s] ### track-assign engine-init starts on Tue Sep  9 23:09:06 2025 with memory = 1824.18 (MB), peak = 2000.70 (MB)
[09/09 23:09:06    154s] ### Time Record (Track Assignment) is installed.
[09/09 23:09:06    154s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --1.31 [8]--
[09/09 23:09:06    154s] ### track-assign core-engine starts on Tue Sep  9 23:09:06 2025 with memory = 1824.18 (MB), peak = 2000.70 (MB)
[09/09 23:09:06    154s] #Start Track Assignment.
[09/09 23:09:09    160s] #Done with 62689 horizontal wires in 8 hboxes and 53832 vertical wires in 8 hboxes.
[09/09 23:09:11    165s] #Done with 17391 horizontal wires in 8 hboxes and 9112 vertical wires in 8 hboxes.
[09/09 23:09:12    166s] #Done with 8 horizontal wires in 8 hboxes and 8 vertical wires in 8 hboxes.
[09/09 23:09:12    166s] #
[09/09 23:09:12    166s] #Track assignment summary:
[09/09 23:09:12    166s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[09/09 23:09:12    166s] #------------------------------------------------------------------------
[09/09 23:09:12    166s] # Metal2    436559.32 	  0.26%  	  0.00% 	  0.04%
[09/09 23:09:12    166s] # Metal3    484710.43 	  0.50%  	  0.08% 	  0.25%
[09/09 23:09:12    166s] # Metal4    499305.25 	  0.05%  	  0.00% 	  0.00%
[09/09 23:09:12    166s] # Metal5    408493.95 	  0.01%  	  0.00% 	  0.00%
[09/09 23:09:12    166s] #------------------------------------------------------------------------
[09/09 23:09:12    166s] # All     1829068.95  	  0.21% 	  0.02% 	  0.00%
[09/09 23:09:12    167s] #Complete Track Assignment.
[09/09 23:09:12    167s] #Total number of nets with non-default rule or having extra spacing = 241
[09/09 23:09:12    167s] #Total wire length = 1963145 um.
[09/09 23:09:12    167s] #Total half perimeter of net bounding box = 1916969 um.
[09/09 23:09:12    167s] #Total wire length on LAYER Metal1 = 0 um.
[09/09 23:09:12    167s] #Total wire length on LAYER Metal2 = 502923 um.
[09/09 23:09:12    167s] #Total wire length on LAYER Metal3 = 523247 um.
[09/09 23:09:12    167s] #Total wire length on LAYER Metal4 = 526928 um.
[09/09 23:09:12    167s] #Total wire length on LAYER Metal5 = 410047 um.
[09/09 23:09:12    167s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/09 23:09:12    167s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/09 23:09:12    167s] #Total number of vias = 256264
[09/09 23:09:12    167s] #Up-Via Summary (total 256264):
[09/09 23:09:12    167s] #           
[09/09 23:09:12    167s] #-----------------------
[09/09 23:09:12    167s] # Metal1         131640
[09/09 23:09:12    167s] # Metal2          87398
[09/09 23:09:12    167s] # Metal3          26544
[09/09 23:09:12    167s] # Metal4          10682
[09/09 23:09:12    167s] #-----------------------
[09/09 23:09:12    167s] #                256264 
[09/09 23:09:12    167s] #
[09/09 23:09:12    167s] ### track_assign design signature (8): route=1089460575
[09/09 23:09:12    167s] ### track-assign core-engine cpu:00:00:12, real:00:00:06, mem:1.8 GB, peak:2.0 GB --1.99 [8]--
[09/09 23:09:12    167s] ### Time Record (Track Assignment) is uninstalled.
[09/09 23:09:12    167s] #cpu time = 00:00:13, elapsed time = 00:00:06, memory = 1824.23 (MB), peak = 2000.70 (MB)
[09/09 23:09:12    167s] #
[09/09 23:09:12    167s] #number of short segments in preferred routing layers
[09/09 23:09:12    167s] #	Metal2    Metal3    Metal4    Total 
[09/09 23:09:12    167s] #	481       111       22        614       
[09/09 23:09:12    167s] #
[09/09 23:09:13    167s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[09/09 23:09:13    167s] #Cpu time = 00:01:23
[09/09 23:09:13    167s] #Elapsed time = 00:00:42
[09/09 23:09:13    167s] #Increased memory = 289.68 (MB)
[09/09 23:09:13    167s] #Total memory = 1825.23 (MB)
[09/09 23:09:13    167s] #Peak memory = 2000.70 (MB)
[09/09 23:09:13    167s] #Using multithreading with 8 threads.
[09/09 23:09:13    167s] ### Time Record (Detail Routing) is installed.
[09/09 23:09:13    168s] ### max drc and si pitch = 1950 (  1.9500 um) MT-safe pitch = 1530 (  1.5300 um) patch pitch = 6930 (  6.9300 um)
[09/09 23:09:22    177s] #
[09/09 23:09:22    177s] #Start Detail Routing..
[09/09 23:09:22    177s] #start initial detail routing ...
[09/09 23:09:22    177s] ### Design has 78 dirty nets, 58429 dirty-areas)
[09/09 23:10:58    931s] #   number of violations = 1189
[09/09 23:10:58    931s] #
[09/09 23:10:58    931s] #    By Layer and Type :
[09/09 23:10:58    931s] #	         MetSpc    Short     Loop   CShort      Mar WireFuse   Totals
[09/09 23:10:58    931s] #	Metal1        6        9        0        1        0        0       16
[09/09 23:10:58    931s] #	Metal2      865      260        1        0        5        3     1134
[09/09 23:10:58    931s] #	Metal3       25        8        0        0        0        4       37
[09/09 23:10:58    931s] #	Metal4        2        0        0        0        0        0        2
[09/09 23:10:58    931s] #	Totals      898      277        1        1        5        7     1189
[09/09 23:10:58    931s] #32196 out of 52140 instances (61.7%) need to be verified(marked ipoed), dirty area = 13.7%.
[09/09 23:11:03    974s] #   number of violations = 1243
[09/09 23:11:03    974s] #
[09/09 23:11:03    974s] #    By Layer and Type :
[09/09 23:11:03    974s] #	         MetSpc    Short     Loop   CShort      Mar WireFuse   Totals
[09/09 23:11:03    974s] #	Metal1        6        9        0        1        0        0       16
[09/09 23:11:03    974s] #	Metal2      918      260        1        0        5        3     1187
[09/09 23:11:03    974s] #	Metal3       26        8        0        0        0        4       38
[09/09 23:11:03    974s] #	Metal4        2        0        0        0        0        0        2
[09/09 23:11:03    974s] #	Totals      952      277        1        1        5        7     1243
[09/09 23:11:04    974s] #cpu time = 00:13:17, elapsed time = 00:01:42, memory = 1914.61 (MB), peak = 3543.83 (MB)
[09/09 23:11:04    976s] #start 1st optimization iteration ...
[09/09 23:11:07   1002s] #   number of violations = 731
[09/09 23:11:07   1002s] #
[09/09 23:11:07   1002s] #    By Layer and Type :
[09/09 23:11:07   1002s] #	         MetSpc    Short     Loop   CutSpc      Mar WireFuse   Totals
[09/09 23:11:07   1002s] #	Metal1        8       13        0        1        0        0       22
[09/09 23:11:07   1002s] #	Metal2      603       71        1        0        5        2      682
[09/09 23:11:07   1002s] #	Metal3       15        5        0        0        1        4       25
[09/09 23:11:07   1002s] #	Metal4        2        0        0        0        0        0        2
[09/09 23:11:07   1002s] #	Totals      628       89        1        1        6        6      731
[09/09 23:11:07   1002s] #    number of process antenna violations = 377
[09/09 23:11:07   1002s] #cpu time = 00:00:26, elapsed time = 00:00:04, memory = 1914.20 (MB), peak = 3543.83 (MB)
[09/09 23:11:08   1003s] #start 2nd optimization iteration ...
[09/09 23:11:09   1011s] #   number of violations = 693
[09/09 23:11:09   1011s] #
[09/09 23:11:09   1011s] #    By Layer and Type :
[09/09 23:11:09   1011s] #	         MetSpc    Short     Loop   CutSpc      Mar WireFuse   Totals
[09/09 23:11:09   1011s] #	Metal1        6       10        0        2        0        0       18
[09/09 23:11:09   1011s] #	Metal2      584       62        1        0        2        2      651
[09/09 23:11:09   1011s] #	Metal3       14        4        0        0        0        4       22
[09/09 23:11:09   1011s] #	Metal4        2        0        0        0        0        0        2
[09/09 23:11:09   1011s] #	Totals      606       76        1        2        2        6      693
[09/09 23:11:09   1011s] #    number of process antenna violations = 377
[09/09 23:11:09   1011s] #cpu time = 00:00:08, elapsed time = 00:00:01, memory = 1908.13 (MB), peak = 3543.83 (MB)
[09/09 23:11:09   1011s] #start 3rd optimization iteration ...
[09/09 23:11:19   1089s] #   number of violations = 442
[09/09 23:11:19   1089s] #
[09/09 23:11:19   1089s] #    By Layer and Type :
[09/09 23:11:19   1089s] #	         MetSpc    Short     Loop   CutSpc   CShort WireFuse   Totals
[09/09 23:11:19   1089s] #	Metal1        5        9        0        1        1        0       16
[09/09 23:11:19   1089s] #	Metal2      393        7        3        0        0        4      407
[09/09 23:11:19   1089s] #	Metal3       12        4        0        0        0        1       17
[09/09 23:11:19   1089s] #	Metal4        2        0        0        0        0        0        2
[09/09 23:11:19   1089s] #	Totals      412       20        3        1        1        5      442
[09/09 23:11:19   1089s] #    number of process antenna violations = 377
[09/09 23:11:19   1089s] #cpu time = 00:01:18, elapsed time = 00:00:10, memory = 1916.27 (MB), peak = 3543.83 (MB)
[09/09 23:11:19   1090s] #start 4th optimization iteration ...
[09/09 23:11:26   1146s] #   number of violations = 405
[09/09 23:11:26   1146s] #
[09/09 23:11:26   1146s] #    By Layer and Type :
[09/09 23:11:26   1146s] #	         MetSpc    Short     Loop   CutSpc WireFuse   Totals
[09/09 23:11:26   1146s] #	Metal1        6       11        0        1        0       18
[09/09 23:11:26   1146s] #	Metal2      358        3        6        0        4      371
[09/09 23:11:26   1146s] #	Metal3       10        4        0        0        0       14
[09/09 23:11:26   1146s] #	Metal4        2        0        0        0        0        2
[09/09 23:11:26   1146s] #	Totals      376       18        6        1        4      405
[09/09 23:11:26   1146s] #    number of process antenna violations = 409
[09/09 23:11:26   1146s] #cpu time = 00:00:56, elapsed time = 00:00:07, memory = 1910.84 (MB), peak = 3543.83 (MB)
[09/09 23:11:27   1146s] #start 5th optimization iteration ...
[09/09 23:11:36   1219s] #   number of violations = 376
[09/09 23:11:36   1219s] #
[09/09 23:11:36   1219s] #    By Layer and Type :
[09/09 23:11:36   1219s] #	         MetSpc    Short     Loop   CutSpc      Mar WireFuse   Totals
[09/09 23:11:36   1219s] #	Metal1        2        6        0        2        0        0       10
[09/09 23:11:36   1219s] #	Metal2      337        3        4        0        1        3      348
[09/09 23:11:36   1219s] #	Metal3       12        3        0        0        0        1       16
[09/09 23:11:36   1219s] #	Metal4        2        0        0        0        0        0        2
[09/09 23:11:36   1219s] #	Totals      353       12        4        2        1        4      376
[09/09 23:11:36   1219s] #    number of process antenna violations = 409
[09/09 23:11:36   1219s] #cpu time = 00:01:13, elapsed time = 00:00:09, memory = 1915.47 (MB), peak = 3543.83 (MB)
[09/09 23:11:36   1219s] #start 6th optimization iteration ...
[09/09 23:11:50   1331s] #   number of violations = 373
[09/09 23:11:50   1331s] #
[09/09 23:11:50   1331s] #    By Layer and Type :
[09/09 23:11:50   1331s] #	         MetSpc    Short     Loop   CutSpc WireFuse   Totals
[09/09 23:11:50   1331s] #	Metal1        2        8        0        2        0       12
[09/09 23:11:50   1331s] #	Metal2      330        3        8        0        4      345
[09/09 23:11:50   1331s] #	Metal3       10        3        0        0        1       14
[09/09 23:11:50   1331s] #	Metal4        2        0        0        0        0        2
[09/09 23:11:50   1331s] #	Totals      344       14        8        2        5      373
[09/09 23:11:50   1331s] #    number of process antenna violations = 409
[09/09 23:11:51   1332s] #cpu time = 00:01:53, elapsed time = 00:00:15, memory = 1923.09 (MB), peak = 3543.83 (MB)
[09/09 23:11:51   1332s] #start 7th optimization iteration ...
[09/09 23:12:08   1467s] #   number of violations = 261
[09/09 23:12:08   1467s] #
[09/09 23:12:08   1467s] #    By Layer and Type :
[09/09 23:12:08   1467s] #	         MetSpc    Short     Loop   CutSpc WireFuse   Totals
[09/09 23:12:08   1467s] #	Metal1        3       12        0        1        0       16
[09/09 23:12:08   1467s] #	Metal2      222        1        5        0        3      231
[09/09 23:12:08   1467s] #	Metal3        9        3        0        0        0       12
[09/09 23:12:08   1467s] #	Metal4        2        0        0        0        0        2
[09/09 23:12:08   1467s] #	Totals      236       16        5        1        3      261
[09/09 23:12:08   1467s] #    number of process antenna violations = 420
[09/09 23:12:08   1467s] #cpu time = 00:02:15, elapsed time = 00:00:18, memory = 1922.31 (MB), peak = 3543.83 (MB)
[09/09 23:12:08   1467s] #start 8th optimization iteration ...
[09/09 23:12:23   1581s] #   number of violations = 231
[09/09 23:12:23   1581s] #
[09/09 23:12:23   1581s] #    By Layer and Type :
[09/09 23:12:23   1581s] #	         MetSpc    Short     Loop   CutSpc WireFuse   Totals
[09/09 23:12:23   1581s] #	Metal1        3       11        0        1        0       15
[09/09 23:12:23   1581s] #	Metal2      193        1        3        0        3      200
[09/09 23:12:23   1581s] #	Metal3       11        3        0        0        0       14
[09/09 23:12:23   1581s] #	Metal4        2        0        0        0        0        2
[09/09 23:12:23   1581s] #	Totals      209       15        3        1        3      231
[09/09 23:12:23   1581s] #    number of process antenna violations = 420
[09/09 23:12:23   1581s] #cpu time = 00:01:54, elapsed time = 00:00:15, memory = 1927.88 (MB), peak = 3706.05 (MB)
[09/09 23:12:23   1581s] #start 9th optimization iteration ...
[09/09 23:12:27   1611s] #   number of violations = 224
[09/09 23:12:27   1611s] #
[09/09 23:12:27   1611s] #    By Layer and Type :
[09/09 23:12:27   1611s] #	         MetSpc    Short     Loop   CutSpc WireFuse   Totals
[09/09 23:12:27   1611s] #	Metal1        5       10        0        1        0       16
[09/09 23:12:27   1611s] #	Metal2      184        1        4        0        3      192
[09/09 23:12:27   1611s] #	Metal3       11        3        0        0        0       14
[09/09 23:12:27   1611s] #	Metal4        2        0        0        0        0        2
[09/09 23:12:27   1611s] #	Totals      202       14        4        1        3      224
[09/09 23:12:27   1611s] #    number of process antenna violations = 420
[09/09 23:12:27   1611s] #cpu time = 00:00:30, elapsed time = 00:00:04, memory = 1914.02 (MB), peak = 3706.05 (MB)
[09/09 23:12:27   1611s] #start 10th optimization iteration ...
[09/09 23:12:31   1642s] #   number of violations = 214
[09/09 23:12:31   1642s] #
[09/09 23:12:31   1642s] #    By Layer and Type :
[09/09 23:12:31   1642s] #	         MetSpc    Short     Loop   CutSpc WireFuse   Totals
[09/09 23:12:31   1642s] #	Metal1        6        9        0        1        0       16
[09/09 23:12:31   1642s] #	Metal2      176        1        3        0        3      183
[09/09 23:12:31   1642s] #	Metal3       10        3        0        0        0       13
[09/09 23:12:31   1642s] #	Metal4        2        0        0        0        0        2
[09/09 23:12:31   1642s] #	Totals      194       13        3        1        3      214
[09/09 23:12:31   1642s] #    number of process antenna violations = 420
[09/09 23:12:31   1642s] #cpu time = 00:00:31, elapsed time = 00:00:04, memory = 1914.97 (MB), peak = 3706.05 (MB)
[09/09 23:12:31   1642s] #start 11th optimization iteration ...
[09/09 23:12:38   1688s] #   number of violations = 189
[09/09 23:12:38   1688s] #
[09/09 23:12:38   1688s] #    By Layer and Type :
[09/09 23:12:38   1688s] #	         MetSpc    Short     Loop   CutSpc WireFuse   Totals
[09/09 23:12:38   1688s] #	Metal1        6        8        0        1        0       15
[09/09 23:12:38   1688s] #	Metal2      148        1        4        0        2      155
[09/09 23:12:38   1688s] #	Metal3       14        3        0        0        0       17
[09/09 23:12:38   1688s] #	Metal4        2        0        0        0        0        2
[09/09 23:12:38   1688s] #	Totals      170       12        4        1        2      189
[09/09 23:12:38   1688s] #    number of process antenna violations = 420
[09/09 23:12:38   1688s] #cpu time = 00:00:46, elapsed time = 00:00:06, memory = 1919.58 (MB), peak = 3706.05 (MB)
[09/09 23:12:38   1688s] #start 12th optimization iteration ...
[09/09 23:12:45   1737s] #   number of violations = 190
[09/09 23:12:45   1737s] #
[09/09 23:12:45   1737s] #    By Layer and Type :
[09/09 23:12:45   1737s] #	         MetSpc    Short     Loop   CutSpc WireFuse   Totals
[09/09 23:12:45   1737s] #	Metal1        5       11        0        2        0       18
[09/09 23:12:45   1737s] #	Metal2      147        3        4        0        2      156
[09/09 23:12:45   1737s] #	Metal3       11        3        0        0        0       14
[09/09 23:12:45   1737s] #	Metal4        2        0        0        0        0        2
[09/09 23:12:45   1737s] #	Totals      165       17        4        2        2      190
[09/09 23:12:45   1737s] #    number of process antenna violations = 420
[09/09 23:12:45   1738s] #cpu time = 00:00:49, elapsed time = 00:00:07, memory = 1921.20 (MB), peak = 3706.05 (MB)
[09/09 23:12:45   1738s] #start 13th optimization iteration ...
[09/09 23:12:54   1802s] #   number of violations = 185
[09/09 23:12:54   1802s] #
[09/09 23:12:54   1802s] #    By Layer and Type :
[09/09 23:12:54   1802s] #	         MetSpc    Short     Loop   CutSpc WireFuse   Totals
[09/09 23:12:54   1802s] #	Metal1        5       11        0        1        0       17
[09/09 23:12:54   1802s] #	Metal2      145        1        4        0        2      152
[09/09 23:12:54   1802s] #	Metal3       11        3        0        0        0       14
[09/09 23:12:54   1802s] #	Metal4        2        0        0        0        0        2
[09/09 23:12:54   1802s] #	Totals      163       15        4        1        2      185
[09/09 23:12:54   1802s] #    number of process antenna violations = 420
[09/09 23:12:54   1802s] #cpu time = 00:01:04, elapsed time = 00:00:09, memory = 1920.42 (MB), peak = 3706.05 (MB)
[09/09 23:12:54   1802s] #start 14th optimization iteration ...
[09/09 23:13:06   1879s] #   number of violations = 184
[09/09 23:13:06   1879s] #
[09/09 23:13:06   1879s] #    By Layer and Type :
[09/09 23:13:06   1879s] #	         MetSpc    Short     Loop   CutSpc WireFuse   Totals
[09/09 23:13:06   1879s] #	Metal1        3       10        0        2        0       15
[09/09 23:13:06   1879s] #	Metal2      145        1        5        0        2      153
[09/09 23:13:06   1879s] #	Metal3       11        3        0        0        0       14
[09/09 23:13:06   1879s] #	Metal4        2        0        0        0        0        2
[09/09 23:13:06   1879s] #	Totals      161       14        5        2        2      184
[09/09 23:13:06   1879s] #    number of process antenna violations = 420
[09/09 23:13:06   1879s] #cpu time = 00:01:17, elapsed time = 00:00:11, memory = 1923.88 (MB), peak = 3706.05 (MB)
[09/09 23:13:06   1879s] #start 15th optimization iteration ...
[09/09 23:13:10   1909s] #   number of violations = 175
[09/09 23:13:10   1909s] #
[09/09 23:13:10   1909s] #    By Layer and Type :
[09/09 23:13:10   1909s] #	         MetSpc    Short     Loop   CutSpc WireFuse   Totals
[09/09 23:13:10   1909s] #	Metal1        3        7        0        2        0       12
[09/09 23:13:10   1909s] #	Metal2      138        1        9        0        1      149
[09/09 23:13:10   1909s] #	Metal3        9        3        0        0        0       12
[09/09 23:13:10   1909s] #	Metal4        2        0        0        0        0        2
[09/09 23:13:10   1909s] #	Totals      152       11        9        2        1      175
[09/09 23:13:10   1909s] #    number of process antenna violations = 420
[09/09 23:13:10   1909s] #cpu time = 00:00:30, elapsed time = 00:00:04, memory = 1912.53 (MB), peak = 3706.05 (MB)
[09/09 23:13:10   1909s] #start 16th optimization iteration ...
[09/09 23:13:18   1959s] #   number of violations = 24
[09/09 23:13:18   1959s] #
[09/09 23:13:18   1959s] #    By Layer and Type :
[09/09 23:13:18   1959s] #	         MetSpc    Short   CutSpc   Totals
[09/09 23:13:18   1959s] #	Metal1        6        8        1       15
[09/09 23:13:18   1959s] #	Metal2        8        1        0        9
[09/09 23:13:18   1959s] #	Totals       14        9        1       24
[09/09 23:13:18   1959s] #    number of process antenna violations = 420
[09/09 23:13:18   1959s] #cpu time = 00:00:49, elapsed time = 00:00:08, memory = 1919.15 (MB), peak = 3706.05 (MB)
[09/09 23:13:18   1959s] #start 17th optimization iteration ...
[09/09 23:13:20   1965s] #   number of violations = 23
[09/09 23:13:20   1965s] #
[09/09 23:13:20   1965s] #    By Layer and Type :
[09/09 23:13:20   1965s] #	         MetSpc    Short   CutSpc   Totals
[09/09 23:13:20   1965s] #	Metal1        4       11        1       16
[09/09 23:13:20   1965s] #	Metal2        6        1        0        7
[09/09 23:13:20   1965s] #	Totals       10       12        1       23
[09/09 23:13:20   1965s] #    number of process antenna violations = 437
[09/09 23:13:20   1965s] #cpu time = 00:00:06, elapsed time = 00:00:03, memory = 1908.68 (MB), peak = 3706.05 (MB)
[09/09 23:13:20   1966s] #start 18th optimization iteration ...
[09/09 23:13:25   1974s] #   number of violations = 21
[09/09 23:13:25   1974s] #
[09/09 23:13:25   1974s] #    By Layer and Type :
[09/09 23:13:25   1974s] #	         MetSpc    Short   CutSpc   Totals
[09/09 23:13:25   1974s] #	Metal1        5        8        1       14
[09/09 23:13:25   1974s] #	Metal2        7        0        0        7
[09/09 23:13:25   1974s] #	Totals       12        8        1       21
[09/09 23:13:25   1974s] #    number of process antenna violations = 437
[09/09 23:13:25   1974s] #cpu time = 00:00:08, elapsed time = 00:00:05, memory = 1910.23 (MB), peak = 3706.05 (MB)
[09/09 23:13:25   1974s] #start 19th optimization iteration ...
[09/09 23:13:27   1981s] #   number of violations = 20
[09/09 23:13:27   1981s] #
[09/09 23:13:27   1981s] #    By Layer and Type :
[09/09 23:13:27   1981s] #	         MetSpc    Short   CutSpc   Totals
[09/09 23:13:27   1981s] #	Metal1        3       11        2       16
[09/09 23:13:27   1981s] #	Metal2        4        0        0        4
[09/09 23:13:27   1981s] #	Totals        7       11        2       20
[09/09 23:13:27   1981s] #    number of process antenna violations = 437
[09/09 23:13:28   1981s] #cpu time = 00:00:07, elapsed time = 00:00:03, memory = 1908.91 (MB), peak = 3706.05 (MB)
[09/09 23:13:28   1981s] #start 20th optimization iteration ...
[09/09 23:13:30   1985s] #   number of violations = 16
[09/09 23:13:30   1985s] #
[09/09 23:13:30   1985s] #    By Layer and Type :
[09/09 23:13:30   1985s] #	         MetSpc    Short   CutSpc   Totals
[09/09 23:13:30   1985s] #	Metal1        5        8        1       14
[09/09 23:13:30   1985s] #	Metal2        1        1        0        2
[09/09 23:13:30   1985s] #	Totals        6        9        1       16
[09/09 23:13:30   1985s] #    number of process antenna violations = 437
[09/09 23:13:30   1985s] #cpu time = 00:00:04, elapsed time = 00:00:03, memory = 1906.89 (MB), peak = 3706.05 (MB)
[09/09 23:13:30   1985s] #start 21th optimization iteration ...
[09/09 23:13:32   1988s] #   number of violations = 18
[09/09 23:13:32   1988s] #
[09/09 23:13:32   1988s] #    By Layer and Type :
[09/09 23:13:32   1988s] #	         MetSpc    Short   CutSpc   Totals
[09/09 23:13:32   1988s] #	Metal1        4       11        1       16
[09/09 23:13:32   1988s] #	Metal2        1        1        0        2
[09/09 23:13:32   1988s] #	Totals        5       12        1       18
[09/09 23:13:32   1988s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1903.58 (MB), peak = 3706.05 (MB)
[09/09 23:13:32   1988s] #start 22th optimization iteration ...
[09/09 23:13:34   1990s] #   number of violations = 20
[09/09 23:13:34   1990s] #
[09/09 23:13:34   1990s] #    By Layer and Type :
[09/09 23:13:34   1990s] #	         MetSpc    Short   CutSpc   Totals
[09/09 23:13:34   1990s] #	Metal1        4       13        1       18
[09/09 23:13:34   1990s] #	Metal2        1        1        0        2
[09/09 23:13:34   1990s] #	Totals        5       14        1       20
[09/09 23:13:34   1990s] #cpu time = 00:00:03, elapsed time = 00:00:02, memory = 1903.61 (MB), peak = 3706.05 (MB)
[09/09 23:13:34   1990s] #start 23th optimization iteration ...
[09/09 23:13:38   1994s] #   number of violations = 17
[09/09 23:13:38   1994s] #
[09/09 23:13:38   1994s] #    By Layer and Type :
[09/09 23:13:38   1994s] #	         MetSpc    Short   CutSpc   Totals
[09/09 23:13:38   1994s] #	Metal1        5        9        1       15
[09/09 23:13:38   1994s] #	Metal2        2        0        0        2
[09/09 23:13:38   1994s] #	Totals        7        9        1       17
[09/09 23:13:38   1994s] #cpu time = 00:00:04, elapsed time = 00:00:03, memory = 1904.92 (MB), peak = 3706.05 (MB)
[09/09 23:13:38   1994s] #start 24th optimization iteration ...
[09/09 23:13:43   1999s] #   number of violations = 17
[09/09 23:13:43   1999s] #
[09/09 23:13:43   1999s] #    By Layer and Type :
[09/09 23:13:43   1999s] #	         MetSpc    Short   CutSpc   Totals
[09/09 23:13:43   1999s] #	Metal1        2       11        2       15
[09/09 23:13:43   1999s] #	Metal2        1        1        0        2
[09/09 23:13:43   1999s] #	Totals        3       12        2       17
[09/09 23:13:43   1999s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1907.41 (MB), peak = 3706.05 (MB)
[09/09 23:13:43   1999s] #start 25th optimization iteration ...
[09/09 23:13:45   2003s] #   number of violations = 19
[09/09 23:13:45   2003s] #
[09/09 23:13:45   2003s] #    By Layer and Type :
[09/09 23:13:45   2003s] #	         MetSpc    Short   CutSpc   Totals
[09/09 23:13:45   2003s] #	Metal1        5       11        1       17
[09/09 23:13:45   2003s] #	Metal2        1        1        0        2
[09/09 23:13:45   2003s] #	Totals        6       12        1       19
[09/09 23:13:45   2003s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1906.38 (MB), peak = 3706.05 (MB)
[09/09 23:13:45   2003s] #start 26th optimization iteration ...
[09/09 23:13:49   2006s] #   number of violations = 18
[09/09 23:13:49   2006s] #
[09/09 23:13:49   2006s] #    By Layer and Type :
[09/09 23:13:49   2006s] #	         MetSpc    Short   CutSpc   Totals
[09/09 23:13:49   2006s] #	Metal1        6        9        1       16
[09/09 23:13:49   2006s] #	Metal2        1        1        0        2
[09/09 23:13:49   2006s] #	Totals        7       10        1       18
[09/09 23:13:49   2006s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1903.98 (MB), peak = 3706.05 (MB)
[09/09 23:13:49   2007s] #start 27th optimization iteration ...
[09/09 23:13:54   2012s] #   number of violations = 19
[09/09 23:13:54   2012s] #
[09/09 23:13:54   2012s] #    By Layer and Type :
[09/09 23:13:54   2012s] #	         MetSpc    Short   CutSpc   Totals
[09/09 23:13:54   2012s] #	Metal1        5       11        1       17
[09/09 23:13:54   2012s] #	Metal2        1        1        0        2
[09/09 23:13:54   2012s] #	Totals        6       12        1       19
[09/09 23:13:54   2012s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1905.19 (MB), peak = 3706.05 (MB)
[09/09 23:13:54   2012s] #start 28th optimization iteration ...
[09/09 23:13:59   2018s] #   number of violations = 22
[09/09 23:13:59   2018s] #
[09/09 23:13:59   2018s] #    By Layer and Type :
[09/09 23:13:59   2018s] #	         MetSpc    Short   CutSpc   Totals
[09/09 23:13:59   2018s] #	Metal1        8       10        1       19
[09/09 23:13:59   2018s] #	Metal2        3        0        0        3
[09/09 23:13:59   2018s] #	Totals       11       10        1       22
[09/09 23:13:59   2018s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1906.64 (MB), peak = 3706.05 (MB)
[09/09 23:14:00   2018s] #start 29th optimization iteration ...
[09/09 23:14:03   2022s] #   number of violations = 19
[09/09 23:14:03   2022s] #
[09/09 23:14:03   2022s] #    By Layer and Type :
[09/09 23:14:03   2022s] #	         MetSpc    Short   CutSpc   Totals
[09/09 23:14:03   2022s] #	Metal1        5       11        1       17
[09/09 23:14:03   2022s] #	Metal2        1        1        0        2
[09/09 23:14:03   2022s] #	Totals        6       12        1       19
[09/09 23:14:03   2022s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1907.48 (MB), peak = 3706.05 (MB)
[09/09 23:14:03   2022s] #start 30th optimization iteration ...
[09/09 23:14:09   2028s] #   number of violations = 23
[09/09 23:14:09   2028s] #
[09/09 23:14:09   2028s] #    By Layer and Type :
[09/09 23:14:09   2028s] #	         MetSpc    Short   CutSpc   Totals
[09/09 23:14:09   2028s] #	Metal1        5       14        1       20
[09/09 23:14:09   2028s] #	Metal2        3        0        0        3
[09/09 23:14:09   2028s] #	Totals        8       14        1       23
[09/09 23:14:09   2028s] #cpu time = 00:00:06, elapsed time = 00:00:05, memory = 1908.83 (MB), peak = 3706.05 (MB)
[09/09 23:14:09   2028s] #start 31th optimization iteration ...
[09/09 23:14:15   2034s] #   number of violations = 17
[09/09 23:14:15   2034s] #
[09/09 23:14:15   2034s] #    By Layer and Type :
[09/09 23:14:15   2034s] #	         MetSpc    Short   CutSpc   Totals
[09/09 23:14:15   2034s] #	Metal1        2       11        2       15
[09/09 23:14:15   2034s] #	Metal2        1        1        0        2
[09/09 23:14:15   2034s] #	Totals        3       12        2       17
[09/09 23:14:15   2034s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1910.62 (MB), peak = 3706.05 (MB)
[09/09 23:14:15   2034s] #start 32th optimization iteration ...
[09/09 23:14:19   2039s] #   number of violations = 18
[09/09 23:14:19   2039s] #
[09/09 23:14:19   2039s] #    By Layer and Type :
[09/09 23:14:19   2039s] #	         MetSpc    Short   CutSpc   Totals
[09/09 23:14:19   2039s] #	Metal1        4       11        1       16
[09/09 23:14:19   2039s] #	Metal2        1        1        0        2
[09/09 23:14:19   2039s] #	Totals        5       12        1       18
[09/09 23:14:19   2039s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1909.84 (MB), peak = 3706.05 (MB)
[09/09 23:14:19   2039s] #start 33th optimization iteration ...
[09/09 23:14:24   2044s] #   number of violations = 20
[09/09 23:14:24   2044s] #
[09/09 23:14:24   2044s] #    By Layer and Type :
[09/09 23:14:24   2044s] #	         MetSpc    Short   CutSpc   Totals
[09/09 23:14:24   2044s] #	Metal1        8        9        1       18
[09/09 23:14:24   2044s] #	Metal2        1        1        0        2
[09/09 23:14:24   2044s] #	Totals        9       10        1       20
[09/09 23:14:24   2044s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1906.28 (MB), peak = 3706.05 (MB)
[09/09 23:14:24   2044s] #start 34th optimization iteration ...
[09/09 23:14:30   2051s] #   number of violations = 15
[09/09 23:14:30   2051s] #
[09/09 23:14:30   2051s] #    By Layer and Type :
[09/09 23:14:30   2051s] #	         MetSpc    Short   CutSpc   Totals
[09/09 23:14:30   2051s] #	Metal1        1       10        2       13
[09/09 23:14:30   2051s] #	Metal2        1        1        0        2
[09/09 23:14:30   2051s] #	Totals        2       11        2       15
[09/09 23:14:30   2051s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1902.45 (MB), peak = 3706.05 (MB)
[09/09 23:14:30   2051s] #start 35th optimization iteration ...
[09/09 23:14:35   2056s] #   number of violations = 13
[09/09 23:14:35   2056s] #
[09/09 23:14:35   2056s] #    By Layer and Type :
[09/09 23:14:35   2056s] #	         MetSpc    Short   CutSpc   Totals
[09/09 23:14:35   2056s] #	Metal1        1        9        1       11
[09/09 23:14:35   2056s] #	Metal2        2        0        0        2
[09/09 23:14:35   2056s] #	Totals        3        9        1       13
[09/09 23:14:35   2056s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1903.83 (MB), peak = 3706.05 (MB)
[09/09 23:14:35   2056s] #start 36th optimization iteration ...
[09/09 23:14:41   2062s] #   number of violations = 16
[09/09 23:14:41   2062s] #
[09/09 23:14:41   2062s] #    By Layer and Type :
[09/09 23:14:41   2062s] #	         MetSpc    Short   CutSpc   Totals
[09/09 23:14:41   2062s] #	Metal1        4        8        2       14
[09/09 23:14:41   2062s] #	Metal2        2        0        0        2
[09/09 23:14:41   2062s] #	Totals        6        8        2       16
[09/09 23:14:41   2062s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1902.29 (MB), peak = 3706.05 (MB)
[09/09 23:14:41   2062s] #start 37th optimization iteration ...
[09/09 23:14:47   2069s] #   number of violations = 16
[09/09 23:14:47   2069s] #
[09/09 23:14:47   2069s] #    By Layer and Type :
[09/09 23:14:47   2069s] #	         MetSpc    Short   CutSpc   Totals
[09/09 23:14:47   2069s] #	Metal1        3        9        2       14
[09/09 23:14:47   2069s] #	Metal2        2        0        0        2
[09/09 23:14:47   2069s] #	Totals        5        9        2       16
[09/09 23:14:47   2069s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1902.38 (MB), peak = 3706.05 (MB)
[09/09 23:14:47   2069s] #start 38th optimization iteration ...
[09/09 23:14:53   2075s] #   number of violations = 18
[09/09 23:14:53   2075s] #
[09/09 23:14:53   2075s] #    By Layer and Type :
[09/09 23:14:53   2075s] #	         MetSpc    Short   CutSpc   Totals
[09/09 23:14:53   2075s] #	Metal1        6        9        1       16
[09/09 23:14:53   2075s] #	Metal2        1        1        0        2
[09/09 23:14:53   2075s] #	Totals        7       10        1       18
[09/09 23:14:53   2075s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1904.97 (MB), peak = 3706.05 (MB)
[09/09 23:14:53   2075s] #start 39th optimization iteration ...
[09/09 23:14:59   2082s] #   number of violations = 18
[09/09 23:14:59   2082s] #
[09/09 23:14:59   2082s] #    By Layer and Type :
[09/09 23:14:59   2082s] #	         MetSpc    Short   CutSpc   Totals
[09/09 23:14:59   2082s] #	Metal1        3       10        2       15
[09/09 23:14:59   2082s] #	Metal2        3        0        0        3
[09/09 23:14:59   2082s] #	Totals        6       10        2       18
[09/09 23:14:59   2082s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1903.85 (MB), peak = 3706.05 (MB)
[09/09 23:14:59   2082s] #start 40th optimization iteration ...
[09/09 23:15:05   2088s] #   number of violations = 18
[09/09 23:15:05   2088s] #
[09/09 23:15:05   2088s] #    By Layer and Type :
[09/09 23:15:05   2088s] #	         MetSpc    Short   CutSpc   Totals
[09/09 23:15:05   2088s] #	Metal1        7        8        1       16
[09/09 23:15:05   2088s] #	Metal2        1        1        0        2
[09/09 23:15:05   2088s] #	Totals        8        9        1       18
[09/09 23:15:05   2088s] #cpu time = 00:00:07, elapsed time = 00:00:06, memory = 1901.93 (MB), peak = 3706.05 (MB)
[09/09 23:15:05   2089s] #start 41th optimization iteration ...
[09/09 23:15:10   2093s] #   number of violations = 17
[09/09 23:15:10   2093s] #
[09/09 23:15:10   2093s] #    By Layer and Type :
[09/09 23:15:10   2093s] #	         MetSpc    Short   CutSpc   Totals
[09/09 23:15:10   2093s] #	Metal1        5        9        1       15
[09/09 23:15:10   2093s] #	Metal2        2        0        0        2
[09/09 23:15:10   2093s] #	Totals        7        9        1       17
[09/09 23:15:10   2093s] #cpu time = 00:00:05, elapsed time = 00:00:04, memory = 1903.58 (MB), peak = 3706.05 (MB)
[09/09 23:15:10   2093s] #start 42th optimization iteration ...
[09/09 23:15:16   2099s] #   number of violations = 22
[09/09 23:15:16   2099s] #
[09/09 23:15:16   2099s] #    By Layer and Type :
[09/09 23:15:16   2099s] #	         MetSpc    Short     Loop   CutSpc   Totals
[09/09 23:15:16   2099s] #	Metal1        5        9        0        2       16
[09/09 23:15:16   2099s] #	Metal2        3        2        1        0        6
[09/09 23:15:16   2099s] #	Totals        8       11        1        2       22
[09/09 23:15:16   2099s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1904.92 (MB), peak = 3706.05 (MB)
[09/09 23:15:16   2099s] #start 43th optimization iteration ...
[09/09 23:15:21   2105s] #   number of violations = 17
[09/09 23:15:21   2105s] #
[09/09 23:15:21   2105s] #    By Layer and Type :
[09/09 23:15:21   2105s] #	         MetSpc    Short   CutSpc   Totals
[09/09 23:15:21   2105s] #	Metal1        3       10        2       15
[09/09 23:15:21   2105s] #	Metal2        1        1        0        2
[09/09 23:15:21   2105s] #	Totals        4       11        2       17
[09/09 23:15:21   2105s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1904.73 (MB), peak = 3706.05 (MB)
[09/09 23:15:21   2105s] #start 44th optimization iteration ...
[09/09 23:15:27   2111s] #   number of violations = 14
[09/09 23:15:27   2111s] #
[09/09 23:15:27   2111s] #    By Layer and Type :
[09/09 23:15:27   2111s] #	         MetSpc    Short   CutSpc   Totals
[09/09 23:15:27   2111s] #	Metal1        3        8        1       12
[09/09 23:15:27   2111s] #	Metal2        1        1        0        2
[09/09 23:15:27   2111s] #	Totals        4        9        1       14
[09/09 23:15:27   2111s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1905.69 (MB), peak = 3706.05 (MB)
[09/09 23:15:27   2111s] #start 45th optimization iteration ...
[09/09 23:15:31   2116s] #   number of violations = 15
[09/09 23:15:31   2116s] #
[09/09 23:15:31   2116s] #    By Layer and Type :
[09/09 23:15:31   2116s] #	         MetSpc    Short   CutSpc   Totals
[09/09 23:15:31   2116s] #	Metal1        2        8        1       11
[09/09 23:15:31   2116s] #	Metal2        3        1        0        4
[09/09 23:15:31   2116s] #	Totals        5        9        1       15
[09/09 23:15:31   2116s] #cpu time = 00:00:05, elapsed time = 00:00:04, memory = 1907.74 (MB), peak = 3706.05 (MB)
[09/09 23:15:31   2116s] #start 46th optimization iteration ...
[09/09 23:15:35   2121s] #   number of violations = 17
[09/09 23:15:35   2121s] #
[09/09 23:15:35   2121s] #    By Layer and Type :
[09/09 23:15:35   2121s] #	         MetSpc    Short   CutSpc   Totals
[09/09 23:15:35   2121s] #	Metal1        4       10        1       15
[09/09 23:15:36   2121s] #	Metal2        1        1        0        2
[09/09 23:15:36   2121s] #	Totals        5       11        1       17
[09/09 23:15:36   2121s] #cpu time = 00:00:05, elapsed time = 00:00:04, memory = 1904.26 (MB), peak = 3706.05 (MB)
[09/09 23:15:36   2121s] #start 47th optimization iteration ...
[09/09 23:15:39   2125s] #   number of violations = 22
[09/09 23:15:39   2125s] #
[09/09 23:15:39   2125s] #    By Layer and Type :
[09/09 23:15:39   2125s] #	         MetSpc    Short   CutSpc   Totals
[09/09 23:15:39   2125s] #	Metal1        8        9        2       19
[09/09 23:15:39   2125s] #	Metal2        2        1        0        3
[09/09 23:15:39   2125s] #	Totals       10       10        2       22
[09/09 23:15:39   2125s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1904.13 (MB), peak = 3706.05 (MB)
[09/09 23:15:39   2125s] #start 48th optimization iteration ...
[09/09 23:15:44   2130s] #   number of violations = 18
[09/09 23:15:44   2130s] #
[09/09 23:15:44   2130s] #    By Layer and Type :
[09/09 23:15:44   2130s] #	         MetSpc    Short   CutSpc   Totals
[09/09 23:15:44   2130s] #	Metal1        3       10        2       15
[09/09 23:15:44   2130s] #	Metal2        3        0        0        3
[09/09 23:15:44   2130s] #	Totals        6       10        2       18
[09/09 23:15:44   2130s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1904.20 (MB), peak = 3706.05 (MB)
[09/09 23:15:44   2131s] #start 49th optimization iteration ...
[09/09 23:15:50   2136s] #   number of violations = 21
[09/09 23:15:50   2136s] #
[09/09 23:15:50   2136s] #    By Layer and Type :
[09/09 23:15:50   2136s] #	         MetSpc    Short   CutSpc   Totals
[09/09 23:15:50   2136s] #	Metal1        7       10        1       18
[09/09 23:15:50   2136s] #	Metal2        3        0        0        3
[09/09 23:15:50   2136s] #	Totals       10       10        1       21
[09/09 23:15:50   2136s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1905.14 (MB), peak = 3706.05 (MB)
[09/09 23:15:50   2136s] #start 50th optimization iteration ...
[09/09 23:15:54   2141s] #   number of violations = 19
[09/09 23:15:54   2141s] #
[09/09 23:15:54   2141s] #    By Layer and Type :
[09/09 23:15:54   2141s] #	         MetSpc    Short   CutSpc   Totals
[09/09 23:15:54   2141s] #	Metal1        8        8        1       17
[09/09 23:15:54   2141s] #	Metal2        2        0        0        2
[09/09 23:15:54   2141s] #	Totals       10        8        1       19
[09/09 23:15:54   2141s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1906.87 (MB), peak = 3706.05 (MB)
[09/09 23:15:54   2141s] #start 51th optimization iteration ...
[09/09 23:15:59   2146s] #   number of violations = 19
[09/09 23:15:59   2146s] #
[09/09 23:15:59   2146s] #    By Layer and Type :
[09/09 23:15:59   2146s] #	         MetSpc    Short   CutSpc   Totals
[09/09 23:15:59   2146s] #	Metal1        6       10        1       17
[09/09 23:15:59   2146s] #	Metal2        2        0        0        2
[09/09 23:15:59   2146s] #	Totals        8       10        1       19
[09/09 23:15:59   2146s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1906.11 (MB), peak = 3706.05 (MB)
[09/09 23:15:59   2146s] #start 52th optimization iteration ...
[09/09 23:16:05   2152s] #   number of violations = 20
[09/09 23:16:05   2152s] #
[09/09 23:16:05   2152s] #    By Layer and Type :
[09/09 23:16:05   2152s] #	         MetSpc    Short   CutSpc   Totals
[09/09 23:16:05   2152s] #	Metal1        6       10        2       18
[09/09 23:16:05   2152s] #	Metal2        1        1        0        2
[09/09 23:16:05   2152s] #	Totals        7       11        2       20
[09/09 23:16:05   2152s] #cpu time = 00:00:06, elapsed time = 00:00:05, memory = 1904.16 (MB), peak = 3706.05 (MB)
[09/09 23:16:05   2152s] #start 53th optimization iteration ...
[09/09 23:16:10   2158s] #   number of violations = 18
[09/09 23:16:10   2158s] #
[09/09 23:16:10   2158s] #    By Layer and Type :
[09/09 23:16:10   2158s] #	         MetSpc    Short   CutSpc   AdjCut   Totals
[09/09 23:16:10   2158s] #	Metal1        3       10        2        1       16
[09/09 23:16:10   2158s] #	Metal2        1        1        0        0        2
[09/09 23:16:10   2158s] #	Totals        4       11        2        1       18
[09/09 23:16:10   2158s] #cpu time = 00:00:06, elapsed time = 00:00:05, memory = 1902.57 (MB), peak = 3706.05 (MB)
[09/09 23:16:10   2158s] #start 54th optimization iteration ...
[09/09 23:16:15   2163s] #   number of violations = 18
[09/09 23:16:15   2163s] #
[09/09 23:16:15   2163s] #    By Layer and Type :
[09/09 23:16:15   2163s] #	         MetSpc    Short   CutSpc   Totals
[09/09 23:16:15   2163s] #	Metal1        3       11        2       16
[09/09 23:16:15   2163s] #	Metal2        2        0        0        2
[09/09 23:16:15   2163s] #	Totals        5       11        2       18
[09/09 23:16:15   2163s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1901.59 (MB), peak = 3706.05 (MB)
[09/09 23:16:15   2163s] #start 55th optimization iteration ...
[09/09 23:16:20   2168s] #   number of violations = 15
[09/09 23:16:20   2168s] #
[09/09 23:16:20   2168s] #    By Layer and Type :
[09/09 23:16:20   2168s] #	         MetSpc    Short   CutSpc   Totals
[09/09 23:16:20   2168s] #	Metal1        3        9        1       13
[09/09 23:16:20   2168s] #	Metal2        2        0        0        2
[09/09 23:16:20   2168s] #	Totals        5        9        1       15
[09/09 23:16:20   2168s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1902.67 (MB), peak = 3706.05 (MB)
[09/09 23:16:20   2168s] #start 56th optimization iteration ...
[09/09 23:16:24   2173s] #   number of violations = 20
[09/09 23:16:24   2173s] #
[09/09 23:16:24   2173s] #    By Layer and Type :
[09/09 23:16:24   2173s] #	         MetSpc    Short   CutSpc   Totals
[09/09 23:16:24   2173s] #	Metal1        5       11        1       17
[09/09 23:16:24   2173s] #	Metal2        3        0        0        3
[09/09 23:16:24   2173s] #	Totals        8       11        1       20
[09/09 23:16:24   2173s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1904.40 (MB), peak = 3706.05 (MB)
[09/09 23:16:24   2173s] #start 57th optimization iteration ...
[09/09 23:16:28   2177s] #   number of violations = 12
[09/09 23:16:28   2177s] #
[09/09 23:16:28   2177s] #    By Layer and Type :
[09/09 23:16:28   2177s] #	         MetSpc    Short   CutSpc   Totals
[09/09 23:16:28   2177s] #	Metal1        3        6        1       10
[09/09 23:16:28   2177s] #	Metal2        1        1        0        2
[09/09 23:16:28   2177s] #	Totals        4        7        1       12
[09/09 23:16:28   2177s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1902.77 (MB), peak = 3706.05 (MB)
[09/09 23:16:28   2177s] #start 58th optimization iteration ...
[09/09 23:16:31   2181s] #   number of violations = 21
[09/09 23:16:31   2181s] #
[09/09 23:16:31   2181s] #    By Layer and Type :
[09/09 23:16:31   2181s] #	         MetSpc    Short   CutSpc   Totals
[09/09 23:16:31   2181s] #	Metal1        8       10        1       19
[09/09 23:16:31   2181s] #	Metal2        1        1        0        2
[09/09 23:16:31   2181s] #	Totals        9       11        1       21
[09/09 23:16:31   2181s] #cpu time = 00:00:04, elapsed time = 00:00:03, memory = 1904.06 (MB), peak = 3706.05 (MB)
[09/09 23:16:31   2181s] #start 59th optimization iteration ...
[09/09 23:16:36   2186s] #   number of violations = 19
[09/09 23:16:36   2186s] #
[09/09 23:16:36   2186s] #    By Layer and Type :
[09/09 23:16:36   2186s] #	         MetSpc    Short   CutSpc   Totals
[09/09 23:16:36   2186s] #	Metal1        5       10        2       17
[09/09 23:16:36   2186s] #	Metal2        1        1        0        2
[09/09 23:16:36   2186s] #	Totals        6       11        2       19
[09/09 23:16:36   2186s] #cpu time = 00:00:05, elapsed time = 00:00:04, memory = 1904.43 (MB), peak = 3706.05 (MB)
[09/09 23:16:36   2186s] #start 60th optimization iteration ...
[09/09 23:16:41   2192s] #   number of violations = 18
[09/09 23:16:41   2192s] #
[09/09 23:16:41   2192s] #    By Layer and Type :
[09/09 23:16:41   2192s] #	         MetSpc    Short   CutSpc   Totals
[09/09 23:16:41   2192s] #	Metal1        6        9        1       16
[09/09 23:16:41   2192s] #	Metal2        1        1        0        2
[09/09 23:16:41   2192s] #	Totals        7       10        1       18
[09/09 23:16:41   2192s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1906.58 (MB), peak = 3706.05 (MB)
[09/09 23:16:41   2192s] #start 61th optimization iteration ...
[09/09 23:16:46   2197s] #   number of violations = 18
[09/09 23:16:46   2197s] #
[09/09 23:16:46   2197s] #    By Layer and Type :
[09/09 23:16:46   2197s] #	         MetSpc    Short   CutSpc   Totals
[09/09 23:16:46   2197s] #	Metal1        5       10        1       16
[09/09 23:16:46   2197s] #	Metal2        1        1        0        2
[09/09 23:16:46   2197s] #	Totals        6       11        1       18
[09/09 23:16:46   2197s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1905.76 (MB), peak = 3706.05 (MB)
[09/09 23:16:46   2197s] #start 62th optimization iteration ...
[09/09 23:16:50   2201s] #   number of violations = 20
[09/09 23:16:50   2201s] #
[09/09 23:16:50   2201s] #    By Layer and Type :
[09/09 23:16:50   2201s] #	         MetSpc    Short   CutSpc   Totals
[09/09 23:16:50   2201s] #	Metal1        6        8        3       17
[09/09 23:16:50   2201s] #	Metal2        2        1        0        3
[09/09 23:16:50   2201s] #	Totals        8        9        3       20
[09/09 23:16:50   2201s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1906.51 (MB), peak = 3706.05 (MB)
[09/09 23:16:50   2201s] #start 63th optimization iteration ...
[09/09 23:16:54   2205s] #   number of violations = 19
[09/09 23:16:54   2205s] #
[09/09 23:16:54   2205s] #    By Layer and Type :
[09/09 23:16:54   2205s] #	         MetSpc    Short   CutSpc   Totals
[09/09 23:16:54   2205s] #	Metal1        5       12        1       18
[09/09 23:16:54   2205s] #	Metal2        0        1        0        1
[09/09 23:16:54   2205s] #	Totals        5       13        1       19
[09/09 23:16:54   2205s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1904.43 (MB), peak = 3706.05 (MB)
[09/09 23:16:54   2206s] #start 64th optimization iteration ...
[09/09 23:16:59   2211s] #   number of violations = 23
[09/09 23:16:59   2211s] #
[09/09 23:16:59   2211s] #    By Layer and Type :
[09/09 23:16:59   2211s] #	         MetSpc    Short   CutSpc   Totals
[09/09 23:16:59   2211s] #	Metal1        3       14        3       20
[09/09 23:16:59   2211s] #	Metal2        2        1        0        3
[09/09 23:16:59   2211s] #	Totals        5       15        3       23
[09/09 23:16:59   2211s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1904.18 (MB), peak = 3706.05 (MB)
[09/09 23:16:59   2211s] #start 65th optimization iteration ...
[09/09 23:17:04   2216s] #   number of violations = 20
[09/09 23:17:04   2216s] #
[09/09 23:17:04   2216s] #    By Layer and Type :
[09/09 23:17:04   2216s] #	         MetSpc    Short   CutSpc   Totals
[09/09 23:17:04   2216s] #	Metal1        6       10        1       17
[09/09 23:17:04   2216s] #	Metal2        3        0        0        3
[09/09 23:17:04   2216s] #	Totals        9       10        1       20
[09/09 23:17:04   2216s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1904.46 (MB), peak = 3706.05 (MB)
[09/09 23:17:04   2216s] #start 66th optimization iteration ...
[09/09 23:17:08   2221s] #   number of violations = 20
[09/09 23:17:08   2221s] #
[09/09 23:17:08   2221s] #    By Layer and Type :
[09/09 23:17:08   2221s] #	         MetSpc    Short   CutSpc   Totals
[09/09 23:17:08   2221s] #	Metal1        6       11        1       18
[09/09 23:17:08   2221s] #	Metal2        1        1        0        2
[09/09 23:17:08   2221s] #	Totals        7       12        1       20
[09/09 23:17:08   2221s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1906.46 (MB), peak = 3706.05 (MB)
[09/09 23:17:08   2221s] #start 67th optimization iteration ...
[09/09 23:17:13   2226s] #   number of violations = 20
[09/09 23:17:13   2226s] #
[09/09 23:17:13   2226s] #    By Layer and Type :
[09/09 23:17:13   2226s] #	         MetSpc    Short   CutSpc   Totals
[09/09 23:17:13   2226s] #	Metal1        6       11        1       18
[09/09 23:17:13   2226s] #	Metal2        1        1        0        2
[09/09 23:17:13   2226s] #	Totals        7       12        1       20
[09/09 23:17:13   2226s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1906.54 (MB), peak = 3706.05 (MB)
[09/09 23:17:13   2226s] #start 68th optimization iteration ...
[09/09 23:17:18   2232s] #   number of violations = 15
[09/09 23:17:18   2232s] #
[09/09 23:17:18   2232s] #    By Layer and Type :
[09/09 23:17:18   2232s] #	         MetSpc    Short   CutSpc   Totals
[09/09 23:17:18   2232s] #	Metal1        2        8        2       12
[09/09 23:17:18   2232s] #	Metal2        3        0        0        3
[09/09 23:17:18   2232s] #	Totals        5        8        2       15
[09/09 23:17:18   2232s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1907.20 (MB), peak = 3706.05 (MB)
[09/09 23:17:18   2232s] #start 69th optimization iteration ...
[09/09 23:17:23   2236s] #   number of violations = 20
[09/09 23:17:23   2236s] #
[09/09 23:17:23   2236s] #    By Layer and Type :
[09/09 23:17:23   2236s] #	         MetSpc    Short   CutSpc   Totals
[09/09 23:17:23   2236s] #	Metal1        6       11        1       18
[09/09 23:17:23   2236s] #	Metal2        1        1        0        2
[09/09 23:17:23   2236s] #	Totals        7       12        1       20
[09/09 23:17:23   2236s] #cpu time = 00:00:05, elapsed time = 00:00:04, memory = 1905.38 (MB), peak = 3706.05 (MB)
[09/09 23:17:23   2237s] #start 70th optimization iteration ...
[09/09 23:17:26   2241s] #   number of violations = 27
[09/09 23:17:26   2241s] #
[09/09 23:17:26   2241s] #    By Layer and Type :
[09/09 23:17:26   2241s] #	         MetSpc    Short   CutSpc   Totals
[09/09 23:17:26   2241s] #	Metal1        8       13        3       24
[09/09 23:17:26   2241s] #	Metal2        2        1        0        3
[09/09 23:17:26   2241s] #	Totals       10       14        3       27
[09/09 23:17:26   2241s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1905.14 (MB), peak = 3706.05 (MB)
[09/09 23:17:26   2241s] #start 71th optimization iteration ...
[09/09 23:17:31   2246s] #   number of violations = 17
[09/09 23:17:31   2246s] #
[09/09 23:17:31   2246s] #    By Layer and Type :
[09/09 23:17:31   2246s] #	         MetSpc    Short   CutSpc   Totals
[09/09 23:17:31   2246s] #	Metal1        5        8        2       15
[09/09 23:17:31   2246s] #	Metal2        1        1        0        2
[09/09 23:17:31   2246s] #	Totals        6        9        2       17
[09/09 23:17:31   2246s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1904.10 (MB), peak = 3706.05 (MB)
[09/09 23:17:31   2246s] #start 72th optimization iteration ...
[09/09 23:17:36   2250s] #   number of violations = 16
[09/09 23:17:36   2250s] #
[09/09 23:17:36   2250s] #    By Layer and Type :
[09/09 23:17:36   2250s] #	         MetSpc    Short   CutSpc   Totals
[09/09 23:17:36   2250s] #	Metal1        2       10        1       13
[09/09 23:17:36   2250s] #	Metal2        2        1        0        3
[09/09 23:17:36   2250s] #	Totals        4       11        1       16
[09/09 23:17:36   2250s] #cpu time = 00:00:05, elapsed time = 00:00:04, memory = 1905.43 (MB), peak = 3706.05 (MB)
[09/09 23:17:36   2251s] #start 73th optimization iteration ...
[09/09 23:17:40   2255s] #   number of violations = 21
[09/09 23:17:40   2255s] #
[09/09 23:17:40   2255s] #    By Layer and Type :
[09/09 23:17:40   2255s] #	         MetSpc    Short   CutSpc   Totals
[09/09 23:17:40   2255s] #	Metal1        5       12        1       18
[09/09 23:17:40   2255s] #	Metal2        3        0        0        3
[09/09 23:17:40   2255s] #	Totals        8       12        1       21
[09/09 23:17:40   2255s] #cpu time = 00:00:05, elapsed time = 00:00:04, memory = 1906.34 (MB), peak = 3706.05 (MB)
[09/09 23:17:40   2255s] #start 74th optimization iteration ...
[09/09 23:17:44   2260s] #   number of violations = 16
[09/09 23:17:44   2260s] #
[09/09 23:17:44   2260s] #    By Layer and Type :
[09/09 23:17:44   2260s] #	         MetSpc    Short   CutSpc   Totals
[09/09 23:17:44   2260s] #	Metal1        4        9        1       14
[09/09 23:17:44   2260s] #	Metal2        1        1        0        2
[09/09 23:17:44   2260s] #	Totals        5       10        1       16
[09/09 23:17:44   2260s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1903.68 (MB), peak = 3706.05 (MB)
[09/09 23:17:44   2260s] #start 75th optimization iteration ...
[09/09 23:17:48   2265s] #   number of violations = 20
[09/09 23:17:48   2265s] #
[09/09 23:17:48   2265s] #    By Layer and Type :
[09/09 23:17:48   2265s] #	         MetSpc    Short   CutSpc   Totals
[09/09 23:17:48   2265s] #	Metal1        7        9        1       17
[09/09 23:17:48   2265s] #	Metal2        1        2        0        3
[09/09 23:17:48   2265s] #	Totals        8       11        1       20
[09/09 23:17:48   2265s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1904.02 (MB), peak = 3706.05 (MB)
[09/09 23:17:48   2265s] #start 76th optimization iteration ...
[09/09 23:17:55   2271s] #   number of violations = 18
[09/09 23:17:55   2271s] #
[09/09 23:17:55   2271s] #    By Layer and Type :
[09/09 23:17:55   2271s] #	         MetSpc    Short   CutSpc   Totals
[09/09 23:17:55   2271s] #	Metal1        5       10        1       16
[09/09 23:17:55   2271s] #	Metal2        1        1        0        2
[09/09 23:17:55   2271s] #	Totals        6       11        1       18
[09/09 23:17:55   2271s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1906.37 (MB), peak = 3706.05 (MB)
[09/09 23:17:55   2271s] #start 77th optimization iteration ...
[09/09 23:18:00   2277s] #   number of violations = 18
[09/09 23:18:00   2277s] #
[09/09 23:18:00   2277s] #    By Layer and Type :
[09/09 23:18:00   2277s] #	         MetSpc    Short   CutSpc   Totals
[09/09 23:18:00   2277s] #	Metal1        6        9        1       16
[09/09 23:18:00   2277s] #	Metal2        1        1        0        2
[09/09 23:18:00   2277s] #	Totals        7       10        1       18
[09/09 23:18:00   2277s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1905.50 (MB), peak = 3706.05 (MB)
[09/09 23:18:00   2277s] #start 78th optimization iteration ...
[09/09 23:18:05   2282s] #   number of violations = 17
[09/09 23:18:05   2282s] #
[09/09 23:18:05   2282s] #    By Layer and Type :
[09/09 23:18:05   2282s] #	         MetSpc    Short   CutSpc   Totals
[09/09 23:18:05   2282s] #	Metal1        4        9        1       14
[09/09 23:18:05   2282s] #	Metal2        2        1        0        3
[09/09 23:18:05   2282s] #	Totals        6       10        1       17
[09/09 23:18:05   2282s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1905.27 (MB), peak = 3706.05 (MB)
[09/09 23:18:05   2282s] #start 79th optimization iteration ...
[09/09 23:18:10   2288s] #   number of violations = 19
[09/09 23:18:10   2288s] #
[09/09 23:18:10   2288s] #    By Layer and Type :
[09/09 23:18:10   2288s] #	         MetSpc    Short   CutSpc   Totals
[09/09 23:18:10   2288s] #	Metal1        4       11        2       17
[09/09 23:18:10   2288s] #	Metal2        1        1        0        2
[09/09 23:18:10   2288s] #	Totals        5       12        2       19
[09/09 23:18:10   2288s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1904.54 (MB), peak = 3706.05 (MB)
[09/09 23:18:10   2288s] #Complete Detail Routing.
[09/09 23:18:10   2288s] #Total number of nets with non-default rule or having extra spacing = 241
[09/09 23:18:10   2288s] #Total wire length = 2049089 um.
[09/09 23:18:10   2288s] #Total half perimeter of net bounding box = 1916969 um.
[09/09 23:18:10   2288s] #Total wire length on LAYER Metal1 = 0 um.
[09/09 23:18:10   2288s] #Total wire length on LAYER Metal2 = 585179 um.
[09/09 23:18:10   2288s] #Total wire length on LAYER Metal3 = 523382 um.
[09/09 23:18:10   2288s] #Total wire length on LAYER Metal4 = 547437 um.
[09/09 23:18:10   2288s] #Total wire length on LAYER Metal5 = 393090 um.
[09/09 23:18:10   2288s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/09 23:18:10   2288s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/09 23:18:10   2288s] #Total number of vias = 287546
[09/09 23:18:10   2288s] #Up-Via Summary (total 287546):
[09/09 23:18:10   2288s] #           
[09/09 23:18:10   2288s] #-----------------------
[09/09 23:18:10   2288s] # Metal1         140546
[09/09 23:18:10   2288s] # Metal2          98323
[09/09 23:18:10   2288s] # Metal3          37417
[09/09 23:18:10   2288s] # Metal4          11260
[09/09 23:18:10   2288s] #-----------------------
[09/09 23:18:10   2288s] #                287546 
[09/09 23:18:10   2288s] #
[09/09 23:18:10   2288s] #Total number of DRC violations = 19
[09/09 23:18:10   2288s] #Total number of violations on LAYER Metal1 = 17
[09/09 23:18:10   2288s] #Total number of violations on LAYER Metal2 = 2
[09/09 23:18:10   2288s] #Total number of violations on LAYER Metal3 = 0
[09/09 23:18:10   2288s] #Total number of violations on LAYER Metal4 = 0
[09/09 23:18:10   2288s] #Total number of violations on LAYER Metal5 = 0
[09/09 23:18:10   2288s] #Total number of violations on LAYER TopMetal1 = 0
[09/09 23:18:10   2288s] #Total number of violations on LAYER TopMetal2 = 0
[09/09 23:18:10   2289s] ### Time Record (Detail Routing) is uninstalled.
[09/09 23:18:10   2289s] #Cpu time = 00:35:21
[09/09 23:18:10   2289s] #Elapsed time = 00:08:58
[09/09 23:18:10   2289s] #Increased memory = 49.29 (MB)
[09/09 23:18:10   2289s] #Total memory = 1874.52 (MB)
[09/09 23:18:10   2289s] #Peak memory = 3706.05 (MB)
[09/09 23:18:10   2289s] ### Time Record (Antenna Fixing) is installed.
[09/09 23:18:10   2289s] #
[09/09 23:18:10   2289s] #start routing for process antenna violation fix ...
[09/09 23:18:10   2289s] ### max drc and si pitch = 1950 (  1.9500 um) MT-safe pitch = 1530 (  1.5300 um) patch pitch = 6930 (  6.9300 um)
[09/09 23:18:21   2305s] #
[09/09 23:18:21   2305s] #    By Layer and Type :
[09/09 23:18:21   2305s] #	         MetSpc    Short   CutSpc   Totals
[09/09 23:18:21   2305s] #	Metal1        4       11        2       17
[09/09 23:18:21   2305s] #	Metal2        1        1        0        2
[09/09 23:18:21   2305s] #	Totals        5       12        2       19
[09/09 23:18:21   2305s] #cpu time = 00:00:17, elapsed time = 00:00:11, memory = 1893.59 (MB), peak = 3706.05 (MB)
[09/09 23:18:21   2305s] #
[09/09 23:18:21   2305s] #Total number of nets with non-default rule or having extra spacing = 241
[09/09 23:18:21   2305s] #Total wire length = 2049171 um.
[09/09 23:18:21   2305s] #Total half perimeter of net bounding box = 1916969 um.
[09/09 23:18:21   2305s] #Total wire length on LAYER Metal1 = 0 um.
[09/09 23:18:21   2305s] #Total wire length on LAYER Metal2 = 584911 um.
[09/09 23:18:21   2305s] #Total wire length on LAYER Metal3 = 522754 um.
[09/09 23:18:21   2305s] #Total wire length on LAYER Metal4 = 547719 um.
[09/09 23:18:21   2305s] #Total wire length on LAYER Metal5 = 393786 um.
[09/09 23:18:21   2305s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/09 23:18:21   2305s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/09 23:18:21   2305s] #Total number of vias = 287990
[09/09 23:18:21   2305s] #Up-Via Summary (total 287990):
[09/09 23:18:21   2305s] #           
[09/09 23:18:21   2305s] #-----------------------
[09/09 23:18:21   2305s] # Metal1         140546
[09/09 23:18:21   2305s] # Metal2          98365
[09/09 23:18:21   2305s] # Metal3          37563
[09/09 23:18:21   2305s] # Metal4          11516
[09/09 23:18:21   2305s] #-----------------------
[09/09 23:18:21   2305s] #                287990 
[09/09 23:18:21   2305s] #
[09/09 23:18:21   2305s] #Total number of DRC violations = 19
[09/09 23:18:21   2305s] #Total number of process antenna violations = 9
[09/09 23:18:21   2305s] #Total number of net violated process antenna rule = 9 ant fix stage
[09/09 23:18:21   2305s] #Total number of violations on LAYER Metal1 = 17
[09/09 23:18:21   2305s] #Total number of violations on LAYER Metal2 = 2
[09/09 23:18:21   2305s] #Total number of violations on LAYER Metal3 = 0
[09/09 23:18:21   2305s] #Total number of violations on LAYER Metal4 = 0
[09/09 23:18:21   2305s] #Total number of violations on LAYER Metal5 = 0
[09/09 23:18:21   2305s] #Total number of violations on LAYER TopMetal1 = 0
[09/09 23:18:21   2305s] #Total number of violations on LAYER TopMetal2 = 0
[09/09 23:18:21   2305s] #
[09/09 23:18:21   2306s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/09 23:18:21   2308s] #
[09/09 23:18:21   2308s] # start diode insertion for process antenna violation fix ...
[09/09 23:18:21   2308s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/09 23:18:21   2308s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1871.57 (MB), peak = 3706.05 (MB)
[09/09 23:18:21   2308s] #
[09/09 23:18:21   2308s] #Total number of nets with non-default rule or having extra spacing = 241
[09/09 23:18:21   2308s] #Total wire length = 2049171 um.
[09/09 23:18:21   2308s] #Total half perimeter of net bounding box = 1916969 um.
[09/09 23:18:21   2308s] #Total wire length on LAYER Metal1 = 0 um.
[09/09 23:18:21   2308s] #Total wire length on LAYER Metal2 = 584911 um.
[09/09 23:18:21   2308s] #Total wire length on LAYER Metal3 = 522754 um.
[09/09 23:18:21   2308s] #Total wire length on LAYER Metal4 = 547719 um.
[09/09 23:18:21   2308s] #Total wire length on LAYER Metal5 = 393786 um.
[09/09 23:18:21   2308s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/09 23:18:21   2308s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/09 23:18:21   2308s] #Total number of vias = 287990
[09/09 23:18:21   2308s] #Up-Via Summary (total 287990):
[09/09 23:18:21   2308s] #           
[09/09 23:18:21   2308s] #-----------------------
[09/09 23:18:21   2308s] # Metal1         140546
[09/09 23:18:21   2308s] # Metal2          98365
[09/09 23:18:21   2308s] # Metal3          37563
[09/09 23:18:21   2308s] # Metal4          11516
[09/09 23:18:21   2308s] #-----------------------
[09/09 23:18:21   2308s] #                287990 
[09/09 23:18:21   2308s] #
[09/09 23:18:21   2308s] #Total number of DRC violations = 19
[09/09 23:18:21   2308s] #Total number of process antenna violations = 18
[09/09 23:18:21   2308s] #Total number of net violated process antenna rule = 9 
[09/09 23:18:21   2308s] #Total number of violations on LAYER Metal1 = 17
[09/09 23:18:21   2308s] #Total number of violations on LAYER Metal2 = 2
[09/09 23:18:21   2308s] #Total number of violations on LAYER Metal3 = 0
[09/09 23:18:21   2308s] #Total number of violations on LAYER Metal4 = 0
[09/09 23:18:21   2308s] #Total number of violations on LAYER Metal5 = 0
[09/09 23:18:21   2308s] #Total number of violations on LAYER TopMetal1 = 0
[09/09 23:18:21   2308s] #Total number of violations on LAYER TopMetal2 = 0
[09/09 23:18:21   2308s] #
[09/09 23:18:21   2308s] #
[09/09 23:18:21   2308s] #start delete and reroute for process antenna violation fix ...
[09/09 23:19:06   2370s] #cpu time = 00:01:02, elapsed time = 00:00:44, memory = 1873.25 (MB), peak = 3706.05 (MB)
[09/09 23:19:06   2370s] #Total number of nets with non-default rule or having extra spacing = 241
[09/09 23:19:06   2370s] #Total wire length = 2049171 um.
[09/09 23:19:06   2370s] #Total half perimeter of net bounding box = 1916969 um.
[09/09 23:19:06   2370s] #Total wire length on LAYER Metal1 = 0 um.
[09/09 23:19:06   2370s] #Total wire length on LAYER Metal2 = 584911 um.
[09/09 23:19:06   2370s] #Total wire length on LAYER Metal3 = 522754 um.
[09/09 23:19:06   2370s] #Total wire length on LAYER Metal4 = 547719 um.
[09/09 23:19:06   2370s] #Total wire length on LAYER Metal5 = 393787 um.
[09/09 23:19:06   2370s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/09 23:19:06   2370s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/09 23:19:06   2370s] #Total number of vias = 287992
[09/09 23:19:06   2370s] #Up-Via Summary (total 287992):
[09/09 23:19:06   2370s] #           
[09/09 23:19:06   2370s] #-----------------------
[09/09 23:19:06   2370s] # Metal1         140546
[09/09 23:19:06   2370s] # Metal2          98365
[09/09 23:19:06   2370s] # Metal3          37563
[09/09 23:19:06   2370s] # Metal4          11518
[09/09 23:19:06   2370s] #-----------------------
[09/09 23:19:06   2370s] #                287992 
[09/09 23:19:06   2370s] #
[09/09 23:19:06   2370s] #Total number of DRC violations = 19
[09/09 23:19:06   2370s] #Total number of process antenna violations = 9
[09/09 23:19:06   2370s] #Total number of net violated process antenna rule = 9 ant fix stage
[09/09 23:19:06   2370s] #Total number of violations on LAYER Metal1 = 17
[09/09 23:19:06   2370s] #Total number of violations on LAYER Metal2 = 2
[09/09 23:19:06   2370s] #Total number of violations on LAYER Metal3 = 0
[09/09 23:19:06   2370s] #Total number of violations on LAYER Metal4 = 0
[09/09 23:19:06   2370s] #Total number of violations on LAYER Metal5 = 0
[09/09 23:19:06   2370s] #Total number of violations on LAYER TopMetal1 = 0
[09/09 23:19:06   2370s] #Total number of violations on LAYER TopMetal2 = 0
[09/09 23:19:06   2370s] #
[09/09 23:19:06   2370s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/09 23:19:06   2372s] #
[09/09 23:19:06   2372s] #Total number of nets with non-default rule or having extra spacing = 241
[09/09 23:19:06   2372s] #Total wire length = 2049171 um.
[09/09 23:19:06   2372s] #Total half perimeter of net bounding box = 1916969 um.
[09/09 23:19:06   2372s] #Total wire length on LAYER Metal1 = 0 um.
[09/09 23:19:06   2372s] #Total wire length on LAYER Metal2 = 584911 um.
[09/09 23:19:06   2372s] #Total wire length on LAYER Metal3 = 522754 um.
[09/09 23:19:06   2372s] #Total wire length on LAYER Metal4 = 547719 um.
[09/09 23:19:06   2372s] #Total wire length on LAYER Metal5 = 393787 um.
[09/09 23:19:06   2372s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/09 23:19:06   2372s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/09 23:19:06   2372s] #Total number of vias = 287992
[09/09 23:19:06   2372s] #Up-Via Summary (total 287992):
[09/09 23:19:06   2372s] #           
[09/09 23:19:06   2372s] #-----------------------
[09/09 23:19:06   2372s] # Metal1         140546
[09/09 23:19:06   2372s] # Metal2          98365
[09/09 23:19:06   2372s] # Metal3          37563
[09/09 23:19:06   2372s] # Metal4          11518
[09/09 23:19:06   2372s] #-----------------------
[09/09 23:19:06   2372s] #                287992 
[09/09 23:19:06   2372s] #
[09/09 23:19:06   2372s] #Total number of DRC violations = 19
[09/09 23:19:06   2372s] #Total number of process antenna violations = 16
[09/09 23:19:06   2372s] #Total number of net violated process antenna rule = 9 
[09/09 23:19:06   2372s] #Total number of violations on LAYER Metal1 = 17
[09/09 23:19:06   2372s] #Total number of violations on LAYER Metal2 = 2
[09/09 23:19:06   2372s] #Total number of violations on LAYER Metal3 = 0
[09/09 23:19:06   2372s] #Total number of violations on LAYER Metal4 = 0
[09/09 23:19:06   2372s] #Total number of violations on LAYER Metal5 = 0
[09/09 23:19:06   2372s] #Total number of violations on LAYER TopMetal1 = 0
[09/09 23:19:06   2372s] #Total number of violations on LAYER TopMetal2 = 0
[09/09 23:19:06   2372s] #
[09/09 23:19:06   2372s] ### Time Record (Antenna Fixing) is uninstalled.
[09/09 23:19:06   2373s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/09 23:19:06   2374s] ### Time Record (Post Route Wire Spreading) is installed.
[09/09 23:19:06   2374s] ### max drc and si pitch = 1950 (  1.9500 um) MT-safe pitch = 1530 (  1.5300 um) patch pitch = 6930 (  6.9300 um)
[09/09 23:19:14   2382s] #
[09/09 23:19:14   2382s] #Start Post Route wire spreading..
[09/09 23:19:15   2383s] ### max drc and si pitch = 1950 (  1.9500 um) MT-safe pitch = 1530 (  1.5300 um) patch pitch = 6930 (  6.9300 um)
[09/09 23:19:15   2383s] #
[09/09 23:19:15   2383s] #Start DRC checking..
[09/09 23:19:19   2416s] #   number of violations = 19
[09/09 23:19:19   2416s] #
[09/09 23:19:19   2416s] #    By Layer and Type :
[09/09 23:19:19   2416s] #	         MetSpc    Short   CutSpc   Totals
[09/09 23:19:19   2416s] #	Metal1        4       11        2       17
[09/09 23:19:19   2416s] #	Metal2        1        1        0        2
[09/09 23:19:19   2416s] #	Totals        5       12        2       19
[09/09 23:19:19   2416s] #cpu time = 00:00:33, elapsed time = 00:00:04, memory = 1915.08 (MB), peak = 3706.05 (MB)
[09/09 23:19:19   2416s] #CELL_VIEW croc_chip,init has 19 DRC violations
[09/09 23:19:19   2416s] #Total number of DRC violations = 19
[09/09 23:19:19   2416s] #Total number of process antenna violations = 16
[09/09 23:19:19   2416s] #Total number of net violated process antenna rule = 9 
[09/09 23:19:19   2416s] #Total number of violations on LAYER Metal1 = 17
[09/09 23:19:19   2416s] #Total number of violations on LAYER Metal2 = 2
[09/09 23:19:19   2416s] #Total number of violations on LAYER Metal3 = 0
[09/09 23:19:19   2416s] #Total number of violations on LAYER Metal4 = 0
[09/09 23:19:19   2416s] #Total number of violations on LAYER Metal5 = 0
[09/09 23:19:19   2416s] #Total number of violations on LAYER TopMetal1 = 0
[09/09 23:19:19   2416s] #Total number of violations on LAYER TopMetal2 = 0
[09/09 23:19:19   2417s] #
[09/09 23:19:19   2417s] #Start data preparation for wire spreading...
[09/09 23:19:19   2417s] #
[09/09 23:19:19   2417s] #Data preparation is done on Tue Sep  9 23:19:19 2025
[09/09 23:19:19   2417s] #
[09/09 23:19:19   2417s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/09 23:19:19   2419s] ### track-assign engine-init starts on Tue Sep  9 23:19:19 2025 with memory = 1915.08 (MB), peak = 3706.05 (MB)
[09/09 23:19:20   2419s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:3.6 GB --1.13 [8]--
[09/09 23:19:20   2419s] #
[09/09 23:19:20   2419s] #Start Post Route Wire Spread.
[09/09 23:19:21   2425s] #Done with 17163 horizontal wires in 16 hboxes and 14915 vertical wires in 16 hboxes.
[09/09 23:19:22   2425s] #Complete Post Route Wire Spread.
[09/09 23:19:22   2425s] #
[09/09 23:19:22   2425s] #Total number of nets with non-default rule or having extra spacing = 241
[09/09 23:19:22   2425s] #Total wire length = 2073203 um.
[09/09 23:19:22   2425s] #Total half perimeter of net bounding box = 1916969 um.
[09/09 23:19:22   2425s] #Total wire length on LAYER Metal1 = 0 um.
[09/09 23:19:22   2425s] #Total wire length on LAYER Metal2 = 588472 um.
[09/09 23:19:22   2425s] #Total wire length on LAYER Metal3 = 531362 um.
[09/09 23:19:22   2425s] #Total wire length on LAYER Metal4 = 555788 um.
[09/09 23:19:22   2425s] #Total wire length on LAYER Metal5 = 397581 um.
[09/09 23:19:22   2425s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/09 23:19:22   2425s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/09 23:19:22   2425s] #Total number of vias = 287992
[09/09 23:19:22   2425s] #Up-Via Summary (total 287992):
[09/09 23:19:22   2425s] #           
[09/09 23:19:22   2425s] #-----------------------
[09/09 23:19:22   2425s] # Metal1         140546
[09/09 23:19:22   2425s] # Metal2          98365
[09/09 23:19:22   2425s] # Metal3          37563
[09/09 23:19:22   2425s] # Metal4          11518
[09/09 23:19:22   2425s] #-----------------------
[09/09 23:19:22   2425s] #                287992 
[09/09 23:19:22   2425s] #
[09/09 23:19:22   2426s] ### max drc and si pitch = 1950 (  1.9500 um) MT-safe pitch = 1530 (  1.5300 um) patch pitch = 6930 (  6.9300 um)
[09/09 23:19:22   2426s] #
[09/09 23:19:22   2426s] #Start DRC checking..
[09/09 23:19:27   2462s] #   number of violations = 19
[09/09 23:19:27   2462s] #
[09/09 23:19:27   2462s] #    By Layer and Type :
[09/09 23:19:27   2462s] #	         MetSpc    Short   CutSpc   Totals
[09/09 23:19:27   2462s] #	Metal1        4       11        2       17
[09/09 23:19:27   2462s] #	Metal2        1        1        0        2
[09/09 23:19:27   2462s] #	Totals        5       12        2       19
[09/09 23:19:27   2462s] #cpu time = 00:00:36, elapsed time = 00:00:05, memory = 1925.52 (MB), peak = 3706.05 (MB)
[09/09 23:19:27   2462s] #CELL_VIEW croc_chip,init has 19 DRC violations
[09/09 23:19:27   2462s] #Total number of DRC violations = 19
[09/09 23:19:27   2462s] #Total number of process antenna violations = 16
[09/09 23:19:27   2462s] #Total number of net violated process antenna rule = 9 
[09/09 23:19:27   2462s] #Total number of violations on LAYER Metal1 = 17
[09/09 23:19:27   2462s] #Total number of violations on LAYER Metal2 = 2
[09/09 23:19:27   2462s] #Total number of violations on LAYER Metal3 = 0
[09/09 23:19:27   2462s] #Total number of violations on LAYER Metal4 = 0
[09/09 23:19:27   2462s] #Total number of violations on LAYER Metal5 = 0
[09/09 23:19:27   2462s] #Total number of violations on LAYER TopMetal1 = 0
[09/09 23:19:27   2462s] #Total number of violations on LAYER TopMetal2 = 0
[09/09 23:19:27   2462s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/09 23:19:27   2465s] #   number of violations = 19
[09/09 23:19:27   2465s] #
[09/09 23:19:27   2465s] #    By Layer and Type :
[09/09 23:19:27   2465s] #	         MetSpc    Short   CutSpc   Totals
[09/09 23:19:27   2465s] #	Metal1        4       11        2       17
[09/09 23:19:27   2465s] #	Metal2        1        1        0        2
[09/09 23:19:27   2465s] #	Totals        5       12        2       19
[09/09 23:19:27   2465s] #cpu time = 00:00:48, elapsed time = 00:00:08, memory = 1924.77 (MB), peak = 3706.05 (MB)
[09/09 23:19:27   2465s] #CELL_VIEW croc_chip,init has 19 DRC violations
[09/09 23:19:27   2465s] #Total number of DRC violations = 19
[09/09 23:19:27   2465s] #Total number of process antenna violations = 17
[09/09 23:19:27   2465s] #Total number of net violated process antenna rule = 10 
[09/09 23:19:27   2465s] #Total number of violations on LAYER Metal1 = 17
[09/09 23:19:27   2465s] #Total number of violations on LAYER Metal2 = 2
[09/09 23:19:27   2465s] #Total number of violations on LAYER Metal3 = 0
[09/09 23:19:27   2465s] #Total number of violations on LAYER Metal4 = 0
[09/09 23:19:27   2465s] #Total number of violations on LAYER Metal5 = 0
[09/09 23:19:27   2465s] #Total number of violations on LAYER TopMetal1 = 0
[09/09 23:19:27   2465s] #Total number of violations on LAYER TopMetal2 = 0
[09/09 23:19:27   2465s] #Post Route wire spread is done.
[09/09 23:19:27   2465s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[09/09 23:19:27   2465s] #Total number of nets with non-default rule or having extra spacing = 241
[09/09 23:19:27   2465s] #Total wire length = 2073203 um.
[09/09 23:19:27   2465s] #Total half perimeter of net bounding box = 1916969 um.
[09/09 23:19:27   2465s] #Total wire length on LAYER Metal1 = 0 um.
[09/09 23:19:27   2465s] #Total wire length on LAYER Metal2 = 588472 um.
[09/09 23:19:27   2465s] #Total wire length on LAYER Metal3 = 531362 um.
[09/09 23:19:27   2465s] #Total wire length on LAYER Metal4 = 555788 um.
[09/09 23:19:27   2465s] #Total wire length on LAYER Metal5 = 397581 um.
[09/09 23:19:27   2465s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/09 23:19:27   2465s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/09 23:19:27   2465s] #Total number of vias = 287992
[09/09 23:19:27   2465s] #Up-Via Summary (total 287992):
[09/09 23:19:27   2465s] #           
[09/09 23:19:27   2465s] #-----------------------
[09/09 23:19:27   2465s] # Metal1         140546
[09/09 23:19:27   2465s] # Metal2          98365
[09/09 23:19:27   2465s] # Metal3          37563
[09/09 23:19:27   2465s] # Metal4          11518
[09/09 23:19:27   2465s] #-----------------------
[09/09 23:19:27   2465s] #                287992 
[09/09 23:19:27   2465s] #
[09/09 23:19:27   2465s] #detailRoute Statistics:
[09/09 23:19:27   2465s] #Cpu time = 00:38:18
[09/09 23:19:27   2465s] #Elapsed time = 00:10:15
[09/09 23:19:27   2465s] #Increased memory = 74.13 (MB)
[09/09 23:19:27   2465s] #Total memory = 1899.36 (MB)
[09/09 23:19:27   2465s] #Peak memory = 3706.05 (MB)
[09/09 23:19:27   2465s] ### global_detail_route design signature (201): route=1402873169 flt_obj=0 vio=1136527972 shield_wire=1
[09/09 23:19:27   2465s] ### Time Record (DB Export) is installed.
[09/09 23:19:27   2465s] ### export design design signature (202): route=1402873169 flt_obj=0 vio=1136527972 swire=282492057 shield_wire=1 net_attr=1709061808 dirty_area=0, del_dirty_area=0 cell=1297058440 placement=1602714521 pin_access=1629576558
[09/09 23:19:28   2467s] ### Time Record (DB Export) is uninstalled.
[09/09 23:19:28   2467s] ### Time Record (Post Callback) is installed.
[09/09 23:19:28   2467s] ### Time Record (Post Callback) is uninstalled.
[09/09 23:19:28   2467s] #
[09/09 23:19:28   2467s] #globalDetailRoute statistics:
[09/09 23:19:28   2467s] #Cpu time = 00:40:07
[09/09 23:19:28   2467s] #Elapsed time = 00:11:09
[09/09 23:19:28   2467s] #Increased memory = 335.70 (MB)
[09/09 23:19:28   2467s] #Total memory = 1626.14 (MB)
[09/09 23:19:28   2467s] #Peak memory = 3706.05 (MB)
[09/09 23:19:28   2467s] #Number of warnings = 81
[09/09 23:19:28   2467s] #Total number of warnings = 86
[09/09 23:19:28   2467s] #Number of fails = 0
[09/09 23:19:28   2467s] #Total number of fails = 0
[09/09 23:19:28   2467s] #Complete globalDetailRoute on Tue Sep  9 23:19:28 2025
[09/09 23:19:28   2467s] #
[09/09 23:19:28   2467s] ### Time Record (globalDetailRoute) is uninstalled.
[09/09 23:19:28   2467s] % End globalDetailRoute (date=09/09 23:19:28, total cpu=0:40:07, real=0:11:09, peak res=3706.1M, current mem=1579.2M)
[09/09 23:19:28   2467s] #Default setup view is reset to func_view_wc.
[09/09 23:19:28   2467s] #Default setup view is reset to func_view_wc.
[09/09 23:19:28   2467s] #routeDesign: cpu time = 00:40:08, elapsed time = 00:11:09, memory = 1556.25 (MB), peak = 3706.05 (MB)
[09/09 23:19:28   2468s] 
[09/09 23:19:28   2468s] *** Summary of all messages that are not suppressed in this session:
[09/09 23:19:28   2468s] Severity  ID               Count  Summary                                  
[09/09 23:19:28   2468s] WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
[09/09 23:19:28   2468s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[09/09 23:19:28   2468s] WARNING   IMPESI-3194        116  Unable to interpolate for instance '%s' ...
[09/09 23:19:28   2468s] WARNING   IMPESI-3199        116  Unable to find proper library binding be...
[09/09 23:19:28   2468s] *** Message Summary: 234 warning(s), 0 error(s)
[09/09 23:19:28   2468s] 
[09/09 23:19:28   2468s] ### Time Record (routeDesign) is uninstalled.
[09/09 23:19:28   2468s] ### 
[09/09 23:19:28   2468s] ###   Scalability Statistics
[09/09 23:19:28   2468s] ### 
[09/09 23:19:28   2468s] ### --------------------------------+----------------+----------------+----------------+
[09/09 23:19:28   2468s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[09/09 23:19:28   2468s] ### --------------------------------+----------------+----------------+----------------+
[09/09 23:19:28   2468s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[09/09 23:19:28   2468s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[09/09 23:19:28   2468s] ###   Timing Data Generation        |        00:00:21|        00:00:10|             2.2|
[09/09 23:19:28   2468s] ###   DB Import                     |        00:00:02|        00:00:02|             1.3|
[09/09 23:19:28   2468s] ###   DB Export                     |        00:00:02|        00:00:01|             1.0|
[09/09 23:19:28   2468s] ###   Cell Pin Access               |        00:00:18|        00:00:05|             4.1|
[09/09 23:19:28   2468s] ###   Instance Pin Access           |        00:00:01|        00:00:01|             1.0|
[09/09 23:19:28   2468s] ###   Data Preparation              |        00:00:04|        00:00:04|             1.1|
[09/09 23:19:28   2468s] ###   Global Routing                |        00:00:47|        00:00:26|             1.8|
[09/09 23:19:28   2468s] ###   Track Assignment              |        00:00:13|        00:00:06|             2.0|
[09/09 23:19:28   2468s] ###   Detail Routing                |        00:35:21|        00:08:58|             3.9|
[09/09 23:19:28   2468s] ###   Antenna Fixing                |        00:01:23|        00:00:56|             1.5|
[09/09 23:19:28   2468s] ###   Post Route Wire Spreading     |        00:01:30|        00:00:21|             4.3|
[09/09 23:19:28   2468s] ###   Entire Command                |        00:40:08|        00:11:09|             3.6|
[09/09 23:19:28   2468s] ### --------------------------------+----------------+----------------+----------------+
[09/09 23:19:28   2468s] ### 
[09/09 23:19:28   2468s] % End routeDesign (date=09/09 23:19:28, total cpu=0:40:08, real=0:11:09, peak res=3706.1M, current mem=1556.2M)
[09/09 23:19:28   2468s] <CMD> saveDesign SAVED/05_route.invs
[09/09 23:19:28   2468s] % Begin save design ... (date=09/09 23:19:28, mem=1556.2M)
[09/09 23:19:28   2468s] % Begin Save ccopt configuration ... (date=09/09 23:19:28, mem=1559.2M)
[09/09 23:19:29   2468s] % End Save ccopt configuration ... (date=09/09 23:19:29, total cpu=0:00:00.2, real=0:00:01.0, peak res=1559.2M, current mem=1556.2M)
[09/09 23:19:29   2468s] % Begin Save netlist data ... (date=09/09 23:19:29, mem=1556.2M)
[09/09 23:19:29   2468s] Writing Binary DB to SAVED/05_route.invs.dat.tmp/vbin/croc_chip.v.bin in multi-threaded mode...
[09/09 23:19:29   2468s] % End Save netlist data ... (date=09/09 23:19:29, total cpu=0:00:00.2, real=0:00:00.0, peak res=1556.2M, current mem=1554.5M)
[09/09 23:19:29   2468s] Saving symbol-table file in separate thread ...
[09/09 23:19:29   2468s] Saving congestion map file in separate thread ...
[09/09 23:19:29   2468s] Saving congestion map file SAVED/05_route.invs.dat.tmp/croc_chip.route.congmap.gz ...
[09/09 23:19:29   2468s] % Begin Save AAE data ... (date=09/09 23:19:29, mem=1555.5M)
[09/09 23:19:29   2468s] Saving AAE Data ...
[09/09 23:19:29   2468s] AAE DB initialization (MEM=2202.34 CPU=0:00:00.1 REAL=0:00:00.0) 
[09/09 23:19:29   2468s] % End Save AAE data ... (date=09/09 23:19:29, total cpu=0:00:00.2, real=0:00:00.0, peak res=1565.1M, current mem=1565.1M)
[09/09 23:19:29   2469s] Saving /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/scheduling_file.cts in SAVED/05_route.invs.dat/scheduling_file.cts
[09/09 23:19:29   2469s] Saving preference file SAVED/05_route.invs.dat.tmp/gui.pref.tcl ...
[09/09 23:19:29   2469s] Saving mode setting ...
[09/09 23:19:29   2469s] Saving global file ...
[09/09 23:19:29   2469s] Saving Drc markers ...
[09/09 23:19:29   2469s] ... 1055 markers are saved ...
[09/09 23:19:29   2469s] ... 19 geometry drc markers are saved ...
[09/09 23:19:29   2469s] ... 17 antenna drc markers are saved ...
[09/09 23:19:29   2469s] Saving special route data file in separate thread ...
[09/09 23:19:29   2469s] Saving PG file in separate thread ...
[09/09 23:19:29   2469s] Saving placement file in separate thread ...
[09/09 23:19:29   2469s] Saving route file in separate thread ...
[09/09 23:19:29   2469s] Saving property file in separate thread ...
[09/09 23:19:29   2469s] Saving PG file SAVED/05_route.invs.dat.tmp/croc_chip.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Tue Sep  9 23:19:29 2025)
[09/09 23:19:29   2469s] Saving property file SAVED/05_route.invs.dat.tmp/croc_chip.prop
[09/09 23:19:29   2469s] ** Saving stdCellPlacement_binary (version# 2) ...
[09/09 23:19:30   2469s] Save Adaptive View Pruning View Names to Binary file
[09/09 23:19:30   2469s] *** Completed savePlace (cpu=0:00:00.2 real=0:00:01.0 mem=2288.9M) ***
[09/09 23:19:30   2469s] *** Completed saveProperty (cpu=0:00:00.3 real=0:00:01.0 mem=2288.9M) ***
[09/09 23:19:30   2469s] *** Completed savePGFile (cpu=0:00:00.4 real=0:00:01.0 mem=2288.9M) ***
[09/09 23:19:30   2469s] TAT_INFO: ::saveSpecialRoute REAL = 1 : CPU = 0 : MEM = 0.
[09/09 23:19:30   2469s] TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
[09/09 23:19:30   2469s] TAT_INFO: ::savePlace REAL = 1 : CPU = 0 : MEM = 0.
[09/09 23:19:30   2470s] *** Completed saveRoute (cpu=0:00:00.9 real=0:00:01.0 mem=2264.9M) ***
[09/09 23:19:30   2470s] TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
[09/09 23:19:30   2470s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 1 : CPU = 0 : MEM = 0.
[09/09 23:19:31   2470s] #Saving pin access data to file SAVED/05_route.invs.dat.tmp/croc_chip.apa ...
[09/09 23:19:32   2471s] #
[09/09 23:19:32   2471s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[09/09 23:19:32   2471s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[09/09 23:19:32   2471s] % Begin Save power constraints data ... (date=09/09 23:19:32, mem=1568.4M)
[09/09 23:19:32   2471s] % End Save power constraints data ... (date=09/09 23:19:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=1568.6M, current mem=1568.6M)
[09/09 23:19:37   2476s] Generated self-contained design 05_route.invs.dat.tmp
[09/09 23:19:38   2476s] % End save design ... (date=09/09 23:19:38, total cpu=0:00:08.2, real=0:00:10.0, peak res=1571.9M, current mem=1571.9M)
[09/09 23:19:38   2476s] *** Message Summary: 0 warning(s), 0 error(s)
[09/09 23:19:38   2476s] 
[09/09 23:19:38   2476s] <CMD> timeDesign -postRoute -pathReports -slackReports -numPaths 1000 -prefix croc_postRoute -outDir ./rpt/05_route/05_route_setup
[09/09 23:19:38   2476s] Switching SI Aware to true by default in postroute mode   
[09/09 23:19:38   2476s]  Reset EOS DB
[09/09 23:19:38   2476s] Ignoring AAE DB Resetting ...
[09/09 23:19:38   2476s] Extraction called for design 'croc_chip' of instances=52140 and nets=50814 using extraction engine 'postRoute' at effort level 'low' .
[09/09 23:19:38   2476s] PostRoute (effortLevel low) RC Extraction called for design croc_chip.
[09/09 23:19:38   2476s] RC Extraction called in multi-corner(1) mode.
[09/09 23:19:38   2476s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/09 23:19:38   2476s] Type 'man IMPEXT-6197' for more detail.
[09/09 23:19:38   2476s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[09/09 23:19:38   2476s] * Layer Id             : 1 - M1
[09/09 23:19:38   2476s]       Thickness        : 0.4
[09/09 23:19:38   2476s]       Min Width        : 0.16
[09/09 23:19:38   2476s]       Layer Dielectric : 4.1
[09/09 23:19:38   2476s] * Layer Id             : 2 - M2
[09/09 23:19:38   2476s]       Thickness        : 0.45
[09/09 23:19:38   2476s]       Min Width        : 0.2
[09/09 23:19:38   2476s]       Layer Dielectric : 4.1
[09/09 23:19:38   2476s] * Layer Id             : 3 - M3
[09/09 23:19:38   2476s]       Thickness        : 0.45
[09/09 23:19:38   2476s]       Min Width        : 0.2
[09/09 23:19:38   2476s]       Layer Dielectric : 4.1
[09/09 23:19:38   2476s] * Layer Id             : 4 - M4
[09/09 23:19:38   2476s]       Thickness        : 0.45
[09/09 23:19:38   2476s]       Min Width        : 0.2
[09/09 23:19:38   2476s]       Layer Dielectric : 4.1
[09/09 23:19:38   2476s] * Layer Id             : 5 - M5
[09/09 23:19:38   2476s]       Thickness        : 0.45
[09/09 23:19:38   2476s]       Min Width        : 0.2
[09/09 23:19:38   2476s]       Layer Dielectric : 4.1
[09/09 23:19:38   2476s] * Layer Id             : 6 - M6
[09/09 23:19:38   2476s]       Thickness        : 2
[09/09 23:19:38   2476s]       Min Width        : 1.64
[09/09 23:19:38   2476s]       Layer Dielectric : 4.1
[09/09 23:19:38   2476s] * Layer Id             : 7 - M7
[09/09 23:19:38   2476s]       Thickness        : 3
[09/09 23:19:38   2476s]       Min Width        : 2
[09/09 23:19:38   2476s]       Layer Dielectric : 4.1
[09/09 23:19:38   2476s] extractDetailRC Option : -outfile /tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d  -basic
[09/09 23:19:38   2476s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[09/09 23:19:38   2476s]       RC Corner Indexes            0   
[09/09 23:19:38   2476s] Capacitance Scaling Factor   : 1.00000 
[09/09 23:19:38   2476s] Coupling Cap. Scaling Factor : 1.00000 
[09/09 23:19:38   2476s] Resistance Scaling Factor    : 1.00000 
[09/09 23:19:38   2476s] Clock Cap. Scaling Factor    : 1.00000 
[09/09 23:19:38   2476s] Clock Res. Scaling Factor    : 1.00000 
[09/09 23:19:38   2476s] Shrink Factor                : 1.00000
[09/09 23:19:39   2477s] LayerId::1 widthSet size::1
[09/09 23:19:39   2477s] LayerId::2 widthSet size::3
[09/09 23:19:39   2477s] LayerId::3 widthSet size::3
[09/09 23:19:39   2477s] LayerId::4 widthSet size::3
[09/09 23:19:39   2477s] LayerId::5 widthSet size::3
[09/09 23:19:39   2477s] LayerId::6 widthSet size::1
[09/09 23:19:39   2477s] LayerId::7 widthSet size::1
[09/09 23:19:39   2477s] Initializing multi-corner resistance tables ...
[09/09 23:19:39   2477s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.291079 ; uaWl: 1.000000 ; uaWlH: 0.463686 ; aWlH: 0.000000 ; Pmax: 0.895100 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/09 23:19:40   2478s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2202.9M)
[09/09 23:19:40   2478s] Creating parasitic data file '/tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d' for storing RC.
[09/09 23:19:41   2479s] Extracted 10.0003% (CPU Time= 0:00:02.0  MEM= 2242.9M)
[09/09 23:19:41   2480s] Extracted 20.0004% (CPU Time= 0:00:02.7  MEM= 2242.9M)
[09/09 23:19:43   2481s] Extracted 30.0003% (CPU Time= 0:00:04.7  MEM= 2246.9M)
[09/09 23:19:44   2482s] Extracted 40.0004% (CPU Time= 0:00:05.1  MEM= 2246.9M)
[09/09 23:19:44   2483s] Extracted 50.0003% (CPU Time= 0:00:05.7  MEM= 2246.9M)
[09/09 23:19:46   2484s] Extracted 60.0004% (CPU Time= 0:00:07.7  MEM= 2246.9M)
[09/09 23:19:47   2485s] Extracted 70.0003% (CPU Time= 0:00:08.1  MEM= 2246.9M)
[09/09 23:19:47   2485s] Extracted 80.0004% (CPU Time= 0:00:08.5  MEM= 2246.9M)
[09/09 23:19:48   2486s] Extracted 90.0003% (CPU Time= 0:00:09.3  MEM= 2246.9M)
[09/09 23:19:50   2488s] Extracted 100% (CPU Time= 0:00:11.6  MEM= 2246.9M)
[09/09 23:19:50   2489s] Number of Extracted Resistors     : 851424
[09/09 23:19:50   2489s] Number of Extracted Ground Cap.   : 870430
[09/09 23:19:50   2489s] Number of Extracted Coupling Cap. : 1784844
[09/09 23:19:50   2489s] Opening parasitic data file '/tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d' for reading (mem: 2230.863M)
[09/09 23:19:50   2489s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
[09/09 23:19:51   2489s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2230.9M)
[09/09 23:19:51   2489s] Creating parasitic data file '/tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb_Filter.rcdb.d' for storing RC.
[09/09 23:19:51   2490s] Closing parasitic data file '/tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d': 44628 access done (mem: 2234.863M)
[09/09 23:19:51   2490s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2234.863M)
[09/09 23:19:51   2490s] Opening parasitic data file '/tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d' for reading (mem: 2234.863M)
[09/09 23:19:51   2490s] processing rcdb (/tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d) for hinst (top) of cell (croc_chip);
[09/09 23:19:52   2490s] Closing parasitic data file '/tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d': 0 access done (mem: 2234.863M)
[09/09 23:19:52   2490s] Lumped Parasitic Loading Completed (total cpu=0:00:00.9, real=0:00:01.0, current mem=2234.863M)
[09/09 23:19:52   2490s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:14.6  Real Time: 0:00:14.0  MEM: 2234.863M)
[09/09 23:19:52   2490s] Starting delay calculation for Setup views
[09/09 23:19:52   2491s] Starting SI iteration 1 using Infinite Timing Windows
[09/09 23:19:52   2491s] #################################################################################
[09/09 23:19:52   2491s] # Design Stage: PostRoute
[09/09 23:19:52   2491s] # Design Name: croc_chip
[09/09 23:19:52   2491s] # Design Mode: 130nm
[09/09 23:19:52   2491s] # Analysis Mode: MMMC OCV 
[09/09 23:19:52   2491s] # Parasitics Mode: SPEF/RCDB
[09/09 23:19:52   2491s] # Signoff Settings: SI On 
[09/09 23:19:52   2491s] #################################################################################
[09/09 23:19:52   2493s] Topological Sorting (REAL = 0:00:00.0, MEM = 2279.2M, InitMEM = 2272.5M)
[09/09 23:19:52   2493s] Setting infinite Tws ...
[09/09 23:19:52   2493s] First Iteration Infinite Tw... 
[09/09 23:19:52   2493s] Calculate early delays in OCV mode...
[09/09 23:19:52   2493s] Calculate late delays in OCV mode...
[09/09 23:19:52   2493s] Start delay calculation (fullDC) (8 T). (MEM=2298.3)
[09/09 23:19:53   2493s] LayerId::1 widthSet size::1
[09/09 23:19:53   2493s] LayerId::2 widthSet size::3
[09/09 23:19:53   2493s] LayerId::3 widthSet size::3
[09/09 23:19:53   2493s] LayerId::4 widthSet size::3
[09/09 23:19:53   2493s] LayerId::5 widthSet size::3
[09/09 23:19:53   2493s] LayerId::6 widthSet size::1
[09/09 23:19:53   2493s] LayerId::7 widthSet size::1
[09/09 23:19:53   2493s] Initializing multi-corner resistance tables ...
[09/09 23:19:53   2494s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.291079 ; uaWl: 1.000000 ; uaWlH: 0.463686 ; aWlH: 0.000000 ; Pmax: 0.895100 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/09 23:19:53   2494s] Start AAE Lib Loading. (MEM=2315.33)
[09/09 23:19:54   2494s] End AAE Lib Loading. (MEM=2324.87 CPU=0:00:00.1 Real=0:00:01.0)
[09/09 23:19:54   2494s] End AAE Lib Interpolated Model. (MEM=2324.87 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 23:19:54   2494s] Opening parasitic data file '/tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d' for reading (mem: 2324.867M)
[09/09 23:19:54   2494s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2324.9M)
[09/09 23:19:54   2494s] AAE_INFO: 8 threads acquired from CTE.
[09/09 23:19:54   2495s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:19:54   2495s] Type 'man IMPESI-3194' for more detail.
[09/09 23:19:54   2495s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:19:54   2495s] Type 'man IMPESI-3199' for more detail.
[09/09 23:19:54   2495s] **WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
[09/09 23:19:54   2495s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:19:54   2495s] Type 'man IMPESI-3194' for more detail.
[09/09 23:19:54   2495s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:19:54   2495s] Type 'man IMPESI-3199' for more detail.
[09/09 23:19:54   2495s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:19:54   2495s] Type 'man IMPESI-3194' for more detail.
[09/09 23:19:54   2495s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:19:54   2495s] Type 'man IMPESI-3199' for more detail.
[09/09 23:19:54   2495s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:19:54   2495s] Type 'man IMPESI-3194' for more detail.
[09/09 23:19:54   2495s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:19:54   2495s] Type 'man IMPESI-3199' for more detail.
[09/09 23:19:54   2495s] **WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
[09/09 23:19:54   2495s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:19:54   2495s] Type 'man IMPESI-3194' for more detail.
[09/09 23:19:54   2495s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:19:54   2495s] Type 'man IMPESI-3199' for more detail.
[09/09 23:19:54   2495s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:19:54   2495s] Type 'man IMPESI-3194' for more detail.
[09/09 23:19:54   2495s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:19:54   2495s] Type 'man IMPESI-3199' for more detail.
[09/09 23:19:54   2495s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:19:54   2495s] Type 'man IMPESI-3194' for more detail.
[09/09 23:19:54   2495s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:19:54   2495s] Type 'man IMPESI-3199' for more detail.
[09/09 23:19:54   2495s] **WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
[09/09 23:19:54   2495s] **WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
[09/09 23:19:54   2495s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:19:54   2495s] Type 'man IMPESI-3194' for more detail.
[09/09 23:19:54   2495s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:19:54   2495s] Type 'man IMPESI-3199' for more detail.
[09/09 23:19:54   2495s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:19:54   2495s] Type 'man IMPESI-3194' for more detail.
[09/09 23:19:54   2495s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:19:54   2495s] Type 'man IMPESI-3199' for more detail.
[09/09 23:19:54   2495s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:19:54   2495s] Type 'man IMPESI-3194' for more detail.
[09/09 23:19:54   2495s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:19:54   2495s] Type 'man IMPESI-3199' for more detail.
[09/09 23:19:54   2495s] **WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
[09/09 23:19:54   2495s] **WARN: (IMPESI-3095):	Net: 'gpio8_io' has no receivers. SI analysis is not performed.
[09/09 23:19:54   2495s] **WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
[09/09 23:19:54   2495s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:19:54   2495s] Type 'man IMPESI-3194' for more detail.
[09/09 23:19:54   2495s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:19:54   2495s] Type 'man IMPESI-3199' for more detail.
[09/09 23:19:54   2495s] **WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
[09/09 23:19:54   2495s] **WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
[09/09 23:19:54   2495s] **WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
[09/09 23:19:54   2495s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:19:54   2495s] Type 'man IMPESI-3194' for more detail.
[09/09 23:19:54   2495s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:19:54   2495s] Type 'man IMPESI-3199' for more detail.
[09/09 23:19:54   2495s] **WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
[09/09 23:19:54   2495s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:19:54   2495s] Type 'man IMPESI-3194' for more detail.
[09/09 23:19:54   2495s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:19:54   2495s] Type 'man IMPESI-3199' for more detail.
[09/09 23:19:54   2495s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:19:54   2495s] Type 'man IMPESI-3194' for more detail.
[09/09 23:19:54   2495s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:19:54   2495s] Type 'man IMPESI-3199' for more detail.
[09/09 23:19:54   2495s] **WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
[09/09 23:19:54   2495s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:19:54   2495s] Type 'man IMPESI-3194' for more detail.
[09/09 23:19:54   2495s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:19:54   2495s] Type 'man IMPESI-3199' for more detail.
[09/09 23:19:54   2495s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:19:54   2495s] Type 'man IMPESI-3194' for more detail.
[09/09 23:19:54   2495s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:19:54   2495s] Type 'man IMPESI-3199' for more detail.
[09/09 23:19:54   2495s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:19:54   2495s] Type 'man IMPESI-3194' for more detail.
[09/09 23:19:54   2495s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:19:54   2495s] Type 'man IMPESI-3199' for more detail.
[09/09 23:19:54   2495s] **WARN: (IMPESI-3095):	Net: 'gpio8_io' has no receivers. SI analysis is not performed.
[09/09 23:19:54   2495s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:19:54   2495s] Type 'man IMPESI-3194' for more detail.
[09/09 23:19:54   2495s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:19:54   2495s] Type 'man IMPESI-3199' for more detail.
[09/09 23:19:54   2495s] **WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
[09/09 23:19:54   2495s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:19:54   2495s] Type 'man IMPESI-3194' for more detail.
[09/09 23:19:54   2495s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:19:54   2495s] Type 'man IMPESI-3199' for more detail.
[09/09 23:19:54   2495s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:19:54   2495s] Type 'man IMPESI-3194' for more detail.
[09/09 23:19:54   2495s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:19:54   2495s] Type 'man IMPESI-3199' for more detail.
[09/09 23:19:54   2495s] **WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
[09/09 23:19:54   2495s] **WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
[09/09 23:19:54   2495s] **WARN: (IMPESI-3095):	Net: 'gpio11_io' has no receivers. SI analysis is not performed.
[09/09 23:19:54   2495s] **WARN: (IMPESI-3095):	Net: 'gpio9_io' has no receivers. SI analysis is not performed.
[09/09 23:19:54   2495s] **WARN: (IMPESI-3095):	Net: 'gpio13_io' has no receivers. SI analysis is not performed.
[09/09 23:19:54   2495s] **WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
[09/09 23:19:56   2513s] Total number of fetched objects 49489
[09/09 23:19:56   2513s] AAE_INFO-618: Total number of nets in the design is 50814,  97.5 percent of the nets selected for SI analysis
[09/09 23:19:56   2513s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[09/09 23:19:56   2513s] End delay calculation. (MEM=2814.74 CPU=0:00:17.8 REAL=0:00:02.0)
[09/09 23:19:56   2513s] End delay calculation (fullDC). (MEM=2814.74 CPU=0:00:19.9 REAL=0:00:04.0)
[09/09 23:19:56   2513s] *** CDM Built up (cpu=0:00:22.4  real=0:00:04.0  mem= 2814.7M) ***
[09/09 23:19:57   2517s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2750.7M)
[09/09 23:19:57   2517s] Add other clocks and setupCteToAAEClockMapping during iter 1
[09/09 23:19:58   2517s] Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:01.0, MEM = 2750.7M)
[09/09 23:19:58   2517s] Starting SI iteration 2
[09/09 23:19:58   2518s] Calculate early delays in OCV mode...
[09/09 23:19:58   2518s] Calculate late delays in OCV mode...
[09/09 23:19:58   2518s] Start delay calculation (fullDC) (8 T). (MEM=2422.88)
[09/09 23:19:58   2518s] End AAE Lib Interpolated Model. (MEM=2422.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 23:19:58   2521s] Glitch Analysis: View func_view_wc -- Total Number of Nets Skipped = 2. 
[09/09 23:19:58   2521s] Glitch Analysis: View func_view_wc -- Total Number of Nets Analyzed = 49489. 
[09/09 23:19:58   2521s] Total number of fetched objects 49489
[09/09 23:19:58   2521s] AAE_INFO-618: Total number of nets in the design is 50814,  4.3 percent of the nets selected for SI analysis
[09/09 23:19:58   2521s] End delay calculation. (MEM=2728.12 CPU=0:00:03.0 REAL=0:00:00.0)
[09/09 23:19:58   2521s] End delay calculation (fullDC). (MEM=2728.12 CPU=0:00:03.2 REAL=0:00:00.0)
[09/09 23:19:58   2521s] *** CDM Built up (cpu=0:00:03.2  real=0:00:00.0  mem= 2728.1M) ***
[09/09 23:19:59   2523s] *** Done Building Timing Graph (cpu=0:00:32.1 real=0:00:07.0 totSessionCpu=0:42:03 mem=2726.1M)
[09/09 23:19:59   2523s] All LLGs are deleted
[09/09 23:19:59   2523s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2422.1M
[09/09 23:19:59   2523s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2422.1M
[09/09 23:19:59   2523s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2422.1M
[09/09 23:19:59   2523s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2422.1M
[09/09 23:19:59   2523s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2454.1M
[09/09 23:19:59   2523s] Process 60003 wires and vias for routing blockage analysis
[09/09 23:19:59   2523s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.170, REAL:0.024, MEM:2454.1M
[09/09 23:19:59   2523s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.335, REAL:0.072, MEM:2454.1M
[09/09 23:19:59   2523s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.370, REAL:0.108, MEM:2454.1M
[09/09 23:19:59   2523s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2454.1M
[09/09 23:19:59   2523s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.002, REAL:0.002, MEM:2454.1M
[09/09 23:20:02   2531s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -2.737  |  0.000  |  1.580  | -2.737  |   N/A   |  6.809  |  0.151  |  1.117  |
|           TNS (ns):| -49.254 |  0.000  |  0.000  | -49.254 |   N/A   |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|   35    |    0    |    0    |   35    |   N/A   |    0    |    0    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.096   |    167 (167)     |
|   max_tran     |      0 (0)       |   0.000    |     41 (92)      |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.268%
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir ./rpt/05_route/05_route_setup
[09/09 23:20:02   2531s] Total CPU time: 55.04 sec
[09/09 23:20:02   2531s] Total Real time: 24.0 sec
[09/09 23:20:02   2531s] Total Memory Usage: 2448.320312 Mbytes
[09/09 23:20:02   2531s] Info: pop threads available for lower-level modules during optimization.
[09/09 23:20:02   2531s] Reset AAE Options
[09/09 23:20:02   2531s] 
[09/09 23:20:02   2531s] =============================================================================================
[09/09 23:20:02   2531s]  Final TAT Report for timeDesign
[09/09 23:20:02   2531s] =============================================================================================
[09/09 23:20:02   2531s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 23:20:02   2531s] ---------------------------------------------------------------------------------------------
[09/09 23:20:02   2531s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 23:20:02   2531s] [ ExtractRC              ]      1   0:00:13.8  (  57.7 % )     0:00:13.8 /  0:00:14.6    1.1
[09/09 23:20:02   2531s] [ TimingUpdate           ]      2   0:00:00.3  (   1.4 % )     0:00:07.4 /  0:00:32.1    4.4
[09/09 23:20:02   2531s] [ FullDelayCalc          ]      1   0:00:07.0  (  29.2 % )     0:00:07.0 /  0:00:30.7    4.4
[09/09 23:20:02   2531s] [ OptSummaryReport       ]      1   0:00:00.2  (   0.9 % )     0:00:02.7 /  0:00:08.2    3.0
[09/09 23:20:02   2531s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.6    2.9
[09/09 23:20:02   2531s] [ DrvReport              ]      1   0:00:00.1  (   0.4 % )     0:00:00.8 /  0:00:01.6    2.0
[09/09 23:20:02   2531s] [ GenerateReports        ]      1   0:00:01.5  (   6.3 % )     0:00:01.5 /  0:00:05.6    3.7
[09/09 23:20:02   2531s] [ ReportLenViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 23:20:02   2531s] [ ReportGlitchViolation  ]      1   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.0
[09/09 23:20:02   2531s] [ GenerateDrvReportData  ]      1   0:00:00.5  (   2.2 % )     0:00:00.5 /  0:00:01.3    2.5
[09/09 23:20:02   2531s] [ ReportAnalysisSummary  ]      2   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.6    2.9
[09/09 23:20:02   2531s] [ MISC                   ]          0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    0.9
[09/09 23:20:02   2531s] ---------------------------------------------------------------------------------------------
[09/09 23:20:02   2531s]  timeDesign TOTAL                   0:00:24.0  ( 100.0 % )     0:00:24.0 /  0:00:55.0    2.3
[09/09 23:20:02   2531s] ---------------------------------------------------------------------------------------------
[09/09 23:20:02   2531s] 
[09/09 23:20:02   2531s] <CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 1000 -prefix croc_postRoute -outDir ./rpt/05_route/05_route_hold
[09/09 23:20:02   2531s]  Reset EOS DB
[09/09 23:20:02   2531s] Ignoring AAE DB Resetting ...
[09/09 23:20:02   2531s] Closing parasitic data file '/tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d': 44628 access done (mem: 2448.320M)
[09/09 23:20:02   2531s] Extraction called for design 'croc_chip' of instances=52140 and nets=50814 using extraction engine 'postRoute' at effort level 'low' .
[09/09 23:20:02   2531s] PostRoute (effortLevel low) RC Extraction called for design croc_chip.
[09/09 23:20:02   2531s] RC Extraction called in multi-corner(1) mode.
[09/09 23:20:02   2531s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/09 23:20:02   2531s] Type 'man IMPEXT-6197' for more detail.
[09/09 23:20:02   2531s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[09/09 23:20:02   2531s] * Layer Id             : 1 - M1
[09/09 23:20:02   2531s]       Thickness        : 0.4
[09/09 23:20:02   2531s]       Min Width        : 0.16
[09/09 23:20:02   2531s]       Layer Dielectric : 4.1
[09/09 23:20:02   2531s] * Layer Id             : 2 - M2
[09/09 23:20:02   2531s]       Thickness        : 0.45
[09/09 23:20:02   2531s]       Min Width        : 0.2
[09/09 23:20:02   2531s]       Layer Dielectric : 4.1
[09/09 23:20:02   2531s] * Layer Id             : 3 - M3
[09/09 23:20:02   2531s]       Thickness        : 0.45
[09/09 23:20:02   2531s]       Min Width        : 0.2
[09/09 23:20:02   2531s]       Layer Dielectric : 4.1
[09/09 23:20:02   2531s] * Layer Id             : 4 - M4
[09/09 23:20:02   2531s]       Thickness        : 0.45
[09/09 23:20:02   2531s]       Min Width        : 0.2
[09/09 23:20:02   2531s]       Layer Dielectric : 4.1
[09/09 23:20:02   2531s] * Layer Id             : 5 - M5
[09/09 23:20:02   2531s]       Thickness        : 0.45
[09/09 23:20:02   2531s]       Min Width        : 0.2
[09/09 23:20:02   2531s]       Layer Dielectric : 4.1
[09/09 23:20:02   2531s] * Layer Id             : 6 - M6
[09/09 23:20:02   2531s]       Thickness        : 2
[09/09 23:20:02   2531s]       Min Width        : 1.64
[09/09 23:20:02   2531s]       Layer Dielectric : 4.1
[09/09 23:20:02   2531s] * Layer Id             : 7 - M7
[09/09 23:20:02   2531s]       Thickness        : 3
[09/09 23:20:02   2531s]       Min Width        : 2
[09/09 23:20:02   2531s]       Layer Dielectric : 4.1
[09/09 23:20:02   2531s] extractDetailRC Option : -outfile /tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d -maxResLength 200  -basic
[09/09 23:20:02   2531s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[09/09 23:20:02   2531s]       RC Corner Indexes            0   
[09/09 23:20:02   2531s] Capacitance Scaling Factor   : 1.00000 
[09/09 23:20:02   2531s] Coupling Cap. Scaling Factor : 1.00000 
[09/09 23:20:02   2531s] Resistance Scaling Factor    : 1.00000 
[09/09 23:20:02   2531s] Clock Cap. Scaling Factor    : 1.00000 
[09/09 23:20:02   2531s] Clock Res. Scaling Factor    : 1.00000 
[09/09 23:20:02   2531s] Shrink Factor                : 1.00000
[09/09 23:20:03   2532s] LayerId::1 widthSet size::1
[09/09 23:20:03   2532s] LayerId::2 widthSet size::3
[09/09 23:20:03   2532s] LayerId::3 widthSet size::3
[09/09 23:20:03   2532s] LayerId::4 widthSet size::3
[09/09 23:20:03   2532s] LayerId::5 widthSet size::3
[09/09 23:20:03   2532s] LayerId::6 widthSet size::1
[09/09 23:20:03   2532s] LayerId::7 widthSet size::1
[09/09 23:20:03   2532s] Initializing multi-corner resistance tables ...
[09/09 23:20:03   2532s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.291079 ; uaWl: 1.000000 ; uaWlH: 0.463686 ; aWlH: 0.000000 ; Pmax: 0.895100 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/09 23:20:04   2533s] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 2448.3M)
[09/09 23:20:04   2533s] Creating parasitic data file '/tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d' for storing RC.
[09/09 23:20:05   2534s] Extracted 10.0003% (CPU Time= 0:00:02.1  MEM= 2504.3M)
[09/09 23:20:05   2535s] Extracted 20.0004% (CPU Time= 0:00:02.7  MEM= 2504.3M)
[09/09 23:20:07   2536s] Extracted 30.0003% (CPU Time= 0:00:04.6  MEM= 2508.3M)
[09/09 23:20:08   2537s] Extracted 40.0004% (CPU Time= 0:00:05.0  MEM= 2508.3M)
[09/09 23:20:08   2538s] Extracted 50.0003% (CPU Time= 0:00:05.7  MEM= 2508.3M)
[09/09 23:20:10   2540s] Extracted 60.0004% (CPU Time= 0:00:07.7  MEM= 2508.3M)
[09/09 23:20:11   2540s] Extracted 70.0003% (CPU Time= 0:00:08.2  MEM= 2508.3M)
[09/09 23:20:11   2541s] Extracted 80.0004% (CPU Time= 0:00:08.7  MEM= 2508.3M)
[09/09 23:20:12   2541s] Extracted 90.0003% (CPU Time= 0:00:09.5  MEM= 2508.3M)
[09/09 23:20:14   2544s] Extracted 100% (CPU Time= 0:00:11.7  MEM= 2508.3M)
[09/09 23:20:15   2544s] Number of Extracted Resistors     : 851424
[09/09 23:20:15   2544s] Number of Extracted Ground Cap.   : 870430
[09/09 23:20:15   2544s] Number of Extracted Coupling Cap. : 1784844
[09/09 23:20:15   2544s] Opening parasitic data file '/tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d' for reading (mem: 2477.797M)
[09/09 23:20:15   2544s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
[09/09 23:20:15   2544s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2477.8M)
[09/09 23:20:15   2544s] Creating parasitic data file '/tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb_Filter.rcdb.d' for storing RC.
[09/09 23:20:16   2545s] Closing parasitic data file '/tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d': 44628 access done (mem: 2481.797M)
[09/09 23:20:16   2545s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2481.797M)
[09/09 23:20:16   2545s] Opening parasitic data file '/tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d' for reading (mem: 2481.797M)
[09/09 23:20:16   2545s] processing rcdb (/tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d) for hinst (top) of cell (croc_chip);
[09/09 23:20:16   2546s] Closing parasitic data file '/tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d': 0 access done (mem: 2481.797M)
[09/09 23:20:16   2546s] Lumped Parasitic Loading Completed (total cpu=0:00:00.9, real=0:00:00.0, current mem=2481.797M)
[09/09 23:20:16   2546s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:15.0  Real Time: 0:00:14.0  MEM: 2481.797M)
[09/09 23:20:16   2547s] All LLGs are deleted
[09/09 23:20:16   2547s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2312.6M
[09/09 23:20:16   2547s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2312.6M
[09/09 23:20:16   2547s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2312.6M
[09/09 23:20:16   2547s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2312.6M
[09/09 23:20:16   2547s] Fast DP-INIT is on for default
[09/09 23:20:16   2547s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.148, REAL:0.040, MEM:2312.6M
[09/09 23:20:17   2547s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.173, REAL:0.065, MEM:2312.6M
[09/09 23:20:17   2547s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2312.6M
[09/09 23:20:17   2547s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:2312.6M
[09/09 23:20:17   2547s] Starting delay calculation for Hold views
[09/09 23:20:17   2547s] Starting SI iteration 1 using Infinite Timing Windows
[09/09 23:20:17   2547s] #################################################################################
[09/09 23:20:17   2547s] # Design Stage: PostRoute
[09/09 23:20:17   2547s] # Design Name: croc_chip
[09/09 23:20:17   2547s] # Design Mode: 130nm
[09/09 23:20:17   2547s] # Analysis Mode: MMMC OCV 
[09/09 23:20:17   2547s] # Parasitics Mode: SPEF/RCDB
[09/09 23:20:17   2547s] # Signoff Settings: SI On 
[09/09 23:20:17   2547s] #################################################################################
[09/09 23:20:17   2549s] Topological Sorting (REAL = 0:00:00.0, MEM = 2377.6M, InitMEM = 2370.8M)
[09/09 23:20:17   2549s] Setting infinite Tws ...
[09/09 23:20:17   2549s] First Iteration Infinite Tw... 
[09/09 23:20:17   2549s] Calculate late delays in OCV mode...
[09/09 23:20:17   2549s] Calculate early delays in OCV mode...
[09/09 23:20:17   2549s] Start delay calculation (fullDC) (8 T). (MEM=2377.57)
[09/09 23:20:17   2549s] *** Calculating scaling factor for sky130_bc libraries using the default operating condition of each library.
[09/09 23:20:18   2549s] LayerId::1 widthSet size::1
[09/09 23:20:18   2549s] LayerId::2 widthSet size::3
[09/09 23:20:18   2549s] LayerId::3 widthSet size::3
[09/09 23:20:18   2549s] LayerId::4 widthSet size::3
[09/09 23:20:18   2549s] LayerId::5 widthSet size::3
[09/09 23:20:18   2549s] LayerId::6 widthSet size::1
[09/09 23:20:18   2549s] LayerId::7 widthSet size::1
[09/09 23:20:18   2549s] Initializing multi-corner resistance tables ...
[09/09 23:20:18   2550s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.291079 ; uaWl: 1.000000 ; uaWlH: 0.463686 ; aWlH: 0.000000 ; Pmax: 0.895100 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/09 23:20:18   2550s] End AAE Lib Interpolated Model. (MEM=2394.6 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 23:20:18   2550s] Opening parasitic data file '/tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d' for reading (mem: 2394.602M)
[09/09 23:20:18   2550s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2394.6M)
[09/09 23:20:18   2550s] AAE_INFO: 8 threads acquired from CTE.
[09/09 23:20:18   2551s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 23:20:18   2551s] Type 'man IMPESI-3194' for more detail.
[09/09 23:20:18   2551s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 23:20:18   2551s] Type 'man IMPESI-3194' for more detail.
[09/09 23:20:18   2551s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 23:20:18   2551s] Type 'man IMPESI-3199' for more detail.
[09/09 23:20:18   2551s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 23:20:18   2551s] Type 'man IMPESI-3194' for more detail.
[09/09 23:20:18   2551s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 23:20:18   2551s] Type 'man IMPESI-3199' for more detail.
[09/09 23:20:18   2551s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 23:20:18   2551s] Type 'man IMPESI-3194' for more detail.
[09/09 23:20:19   2551s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 23:20:19   2551s] Type 'man IMPESI-3199' for more detail.
[09/09 23:20:19   2551s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 23:20:19   2551s] Type 'man IMPESI-3194' for more detail.
[09/09 23:20:19   2551s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 23:20:19   2551s] Type 'man IMPESI-3199' for more detail.
[09/09 23:20:19   2551s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 23:20:19   2551s] Type 'man IMPESI-3199' for more detail.
[09/09 23:20:19   2551s] **WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
[09/09 23:20:19   2551s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 23:20:19   2551s] Type 'man IMPESI-3194' for more detail.
[09/09 23:20:19   2551s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 23:20:19   2551s] Type 'man IMPESI-3199' for more detail.
[09/09 23:20:19   2551s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 23:20:19   2551s] Type 'man IMPESI-3194' for more detail.
[09/09 23:20:19   2551s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 23:20:19   2551s] Type 'man IMPESI-3199' for more detail.
[09/09 23:20:19   2551s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 23:20:19   2551s] Type 'man IMPESI-3194' for more detail.
[09/09 23:20:19   2551s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 23:20:19   2551s] Type 'man IMPESI-3199' for more detail.
[09/09 23:20:19   2551s] **WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
[09/09 23:20:19   2551s] **WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
[09/09 23:20:19   2551s] **WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
[09/09 23:20:19   2551s] **WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
[09/09 23:20:19   2551s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 23:20:19   2551s] Type 'man IMPESI-3194' for more detail.
[09/09 23:20:19   2551s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 23:20:19   2551s] Type 'man IMPESI-3199' for more detail.
[09/09 23:20:19   2551s] **WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
[09/09 23:20:19   2551s] **WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
[09/09 23:20:19   2551s] **WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
[09/09 23:20:19   2551s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 23:20:19   2551s] Type 'man IMPESI-3194' for more detail.
[09/09 23:20:19   2551s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 23:20:19   2551s] Type 'man IMPESI-3199' for more detail.
[09/09 23:20:19   2551s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 23:20:19   2551s] Type 'man IMPESI-3194' for more detail.
[09/09 23:20:19   2551s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 23:20:19   2551s] Type 'man IMPESI-3199' for more detail.
[09/09 23:20:19   2551s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 23:20:19   2551s] Type 'man IMPESI-3194' for more detail.
[09/09 23:20:19   2551s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 23:20:19   2551s] Type 'man IMPESI-3194' for more detail.
[09/09 23:20:19   2551s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 23:20:19   2551s] Type 'man IMPESI-3199' for more detail.
[09/09 23:20:19   2551s] **WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
[09/09 23:20:19   2551s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 23:20:19   2551s] Type 'man IMPESI-3194' for more detail.
[09/09 23:20:19   2551s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 23:20:19   2551s] Type 'man IMPESI-3199' for more detail.
[09/09 23:20:19   2551s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 23:20:19   2551s] Type 'man IMPESI-3194' for more detail.
[09/09 23:20:19   2551s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 23:20:19   2551s] Type 'man IMPESI-3199' for more detail.
[09/09 23:20:19   2551s] **WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
[09/09 23:20:19   2551s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 23:20:19   2551s] Type 'man IMPESI-3194' for more detail.
[09/09 23:20:19   2551s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 23:20:19   2551s] Type 'man IMPESI-3199' for more detail.
[09/09 23:20:19   2551s] **WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
[09/09 23:20:19   2551s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 23:20:19   2551s] Type 'man IMPESI-3194' for more detail.
[09/09 23:20:19   2551s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 23:20:19   2551s] Type 'man IMPESI-3199' for more detail.
[09/09 23:20:19   2551s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 23:20:19   2551s] Type 'man IMPESI-3194' for more detail.
[09/09 23:20:19   2551s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 23:20:19   2551s] Type 'man IMPESI-3199' for more detail.
[09/09 23:20:19   2551s] **WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
[09/09 23:20:19   2551s] **WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
[09/09 23:20:19   2551s] **WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
[09/09 23:20:19   2551s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 23:20:19   2551s] Type 'man IMPESI-3199' for more detail.
[09/09 23:20:19   2551s] **WARN: (IMPESI-3095):	Net: 'gpio9_io' has no receivers. SI analysis is not performed.
[09/09 23:20:19   2551s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 23:20:19   2551s] Type 'man IMPESI-3194' for more detail.
[09/09 23:20:19   2551s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 23:20:19   2551s] Type 'man IMPESI-3199' for more detail.
[09/09 23:20:19   2551s] **WARN: (IMPESI-3095):	Net: 'gpio8_io' has no receivers. SI analysis is not performed.
[09/09 23:20:19   2551s] **WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
[09/09 23:20:19   2551s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 23:20:19   2551s] Type 'man IMPESI-3194' for more detail.
[09/09 23:20:19   2551s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 23:20:19   2551s] Type 'man IMPESI-3199' for more detail.
[09/09 23:20:19   2551s] **WARN: (IMPESI-3095):	Net: 'gpio9_io' has no receivers. SI analysis is not performed.
[09/09 23:20:19   2551s] **WARN: (IMPESI-3095):	Net: 'gpio10_io' has no receivers. SI analysis is not performed.
[09/09 23:20:19   2551s] **WARN: (IMPESI-3095):	Net: 'gpio14_io' has no receivers. SI analysis is not performed.
[09/09 23:20:21   2568s] Total number of fetched objects 49489
[09/09 23:20:21   2568s] AAE_INFO-618: Total number of nets in the design is 50814,  97.6 percent of the nets selected for SI analysis
[09/09 23:20:21   2569s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[09/09 23:20:21   2569s] End delay calculation. (MEM=2744.16 CPU=0:00:17.5 REAL=0:00:03.0)
[09/09 23:20:21   2569s] End delay calculation (fullDC). (MEM=2744.16 CPU=0:00:19.4 REAL=0:00:04.0)
[09/09 23:20:21   2569s] *** CDM Built up (cpu=0:00:21.6  real=0:00:04.0  mem= 2744.2M) ***
[09/09 23:20:22   2572s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2744.2M)
[09/09 23:20:22   2572s] Add other clocks and setupCteToAAEClockMapping during iter 1
[09/09 23:20:22   2573s] Loading CTE timing window is completed (CPU = 0:00:00.4, REAL = 0:00:00.0, MEM = 2744.2M)
[09/09 23:20:22   2573s] Starting SI iteration 2
[09/09 23:20:22   2573s] Calculate late delays in OCV mode...
[09/09 23:20:22   2573s] Calculate early delays in OCV mode...
[09/09 23:20:22   2573s] Start delay calculation (fullDC) (8 T). (MEM=2429.3)
[09/09 23:20:22   2573s] End AAE Lib Interpolated Model. (MEM=2429.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 23:20:22   2574s] Glitch Analysis: View func_view_bc -- Total Number of Nets Skipped = 8. 
[09/09 23:20:22   2574s] Glitch Analysis: View func_view_bc -- Total Number of Nets Analyzed = 49489. 
[09/09 23:20:22   2574s] Total number of fetched objects 49489
[09/09 23:20:22   2574s] AAE_INFO-618: Total number of nets in the design is 50814,  0.5 percent of the nets selected for SI analysis
[09/09 23:20:22   2574s] End delay calculation. (MEM=2741.6 CPU=0:00:00.7 REAL=0:00:00.0)
[09/09 23:20:22   2574s] End delay calculation (fullDC). (MEM=2741.6 CPU=0:00:00.9 REAL=0:00:00.0)
[09/09 23:20:22   2574s] *** CDM Built up (cpu=0:00:00.9  real=0:00:00.0  mem= 2741.6M) ***
[09/09 23:20:23   2576s] *** Done Building Timing Graph (cpu=0:00:29.0 real=0:00:06.0 totSessionCpu=0:42:56 mem=2739.6M)
[09/09 23:20:24   2579s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 func_view_bc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.039  |  0.009  |  0.135  |  2.603  |   N/A   |  0.000  |  2.197  | -0.039  |
|           TNS (ns):| -0.066  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |  0.000  | -0.066  |
|    Violating Paths:|    3    |    0    |    0    |    0    |   N/A   |    0    |    0    |    3    |
|          All Paths:|  10405  |  10058  |   43    |   35    |   N/A   |    0    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

Density: 61.268%
------------------------------------------------------------
Reported timing to dir ./rpt/05_route/05_route_hold
[09/09 23:20:24   2579s] Total CPU time: 48.5 sec
[09/09 23:20:24   2579s] Total Real time: 22.0 sec
[09/09 23:20:24   2579s] Total Memory Usage: 2309.683594 Mbytes
[09/09 23:20:24   2579s] Reset AAE Options
[09/09 23:20:24   2579s] 
[09/09 23:20:24   2579s] =============================================================================================
[09/09 23:20:24   2579s]  Final TAT Report for timeDesign
[09/09 23:20:24   2579s] =============================================================================================
[09/09 23:20:24   2579s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 23:20:24   2579s] ---------------------------------------------------------------------------------------------
[09/09 23:20:24   2579s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0   81.9
[09/09 23:20:24   2579s] [ ExtractRC              ]      1   0:00:14.5  (  64.6 % )     0:00:14.5 /  0:00:15.4    1.1
[09/09 23:20:24   2579s] [ TimingUpdate           ]      1   0:00:00.3  (   1.5 % )     0:00:06.4 /  0:00:29.0    4.5
[09/09 23:20:24   2579s] [ FullDelayCalc          ]      1   0:00:06.0  (  26.9 % )     0:00:06.0 /  0:00:27.5    4.6
[09/09 23:20:24   2579s] [ OptSummaryReport       ]      1   0:00:00.2  (   0.7 % )     0:00:07.5 /  0:00:32.7    4.4
[09/09 23:20:24   2579s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.6    3.5
[09/09 23:20:24   2579s] [ GenerateReports        ]      1   0:00:00.8  (   3.5 % )     0:00:00.8 /  0:00:02.8    3.6
[09/09 23:20:24   2579s] [ ReportAnalysisSummary  ]      2   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.6    3.5
[09/09 23:20:24   2579s] [ MISC                   ]          0:00:00.5  (   2.1 % )     0:00:00.5 /  0:00:00.4    1.0
[09/09 23:20:24   2579s] ---------------------------------------------------------------------------------------------
[09/09 23:20:24   2579s]  timeDesign TOTAL                   0:00:22.4  ( 100.0 % )     0:00:22.4 /  0:00:48.5    2.2
[09/09 23:20:24   2579s] ---------------------------------------------------------------------------------------------
[09/09 23:20:24   2579s] 
[09/09 23:20:24   2579s] <CMD> checkPlace > rpt/05_route/checkPlace.rpt
[09/09 23:20:24   2579s] OPERPROF: Starting checkPlace at level 1, MEM:2309.7M
[09/09 23:20:24   2579s] #spOpts: N=130 
[09/09 23:20:24   2579s] All LLGs are deleted
[09/09 23:20:24   2579s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2309.7M
[09/09 23:20:24   2579s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2309.7M
[09/09 23:20:24   2579s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2309.7M
[09/09 23:20:24   2579s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2309.7M
[09/09 23:20:24   2579s] Core basic site is CoreSite
[09/09 23:20:24   2579s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/09 23:20:24   2580s] SiteArray: non-trimmed site array dimensions = 302 x 2384
[09/09 23:20:24   2580s] SiteArray: use 3,092,480 bytes
[09/09 23:20:24   2580s] SiteArray: current memory after site array memory allocation 2333.7M
[09/09 23:20:24   2580s] SiteArray: FP blocked sites are writable
[09/09 23:20:24   2580s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[09/09 23:20:24   2580s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2333.7M
[09/09 23:20:24   2580s] Process 60003 wires and vias for routing blockage analysis
[09/09 23:20:24   2580s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.197, REAL:0.028, MEM:2333.7M
[09/09 23:20:24   2580s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.325, REAL:0.067, MEM:2333.7M
[09/09 23:20:24   2580s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.332, REAL:0.075, MEM:2333.7M
[09/09 23:20:24   2580s] Begin checking placement ... (start mem=2309.7M, init mem=2333.7M)
[09/09 23:20:25   2580s] 
[09/09 23:20:25   2580s] Running CheckPlace using 8 threads!...
[09/09 23:20:25   2581s] 
[09/09 23:20:25   2581s] ...checkPlace MT is done!
[09/09 23:20:25   2581s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2333.7M
[09/09 23:20:25   2581s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.034, REAL:0.034, MEM:2333.7M
[09/09 23:20:25   2581s] Overlapping with other instance:	6
[09/09 23:20:25   2581s] Pre-route DRC Violation:	194
[09/09 23:20:25   2581s] Orientation Violation:	1
[09/09 23:20:25   2581s] *info: Placed = 52076          (Fixed = 8322)
[09/09 23:20:25   2581s] *info: Unplaced = 0           
[09/09 23:20:25   2581s] Placement Density:61.27%(651713/1063714)
[09/09 23:20:25   2581s] Placement Density (including fixed std cells):61.89%(668975/1080976)
[09/09 23:20:25   2581s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2333.7M
[09/09 23:20:25   2581s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.020, REAL:0.020, MEM:2333.7M
[09/09 23:20:25   2581s] Finished checkPlace (total: cpu=0:00:01.7, real=0:00:01.0; vio checks: cpu=0:00:01.3, real=0:00:01.0; mem=2333.7M)
[09/09 23:20:25   2581s] OPERPROF: Finished checkPlace at level 1, CPU:1.698, REAL:0.540, MEM:2333.7M
[09/09 23:20:25   2581s] invalid command name "~"
[09/09 23:21:49   2590s] <CMD> timeDesign -postRoute -slackReports
[09/09 23:21:49   2590s]  Reset EOS DB
[09/09 23:21:49   2590s] Ignoring AAE DB Resetting ...
[09/09 23:21:49   2590s] Closing parasitic data file '/tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d': 44628 access done (mem: 2366.496M)
[09/09 23:21:49   2590s] Extraction called for design 'croc_chip' of instances=52140 and nets=50814 using extraction engine 'postRoute' at effort level 'low' .
[09/09 23:21:49   2590s] PostRoute (effortLevel low) RC Extraction called for design croc_chip.
[09/09 23:21:49   2590s] RC Extraction called in multi-corner(1) mode.
[09/09 23:21:49   2590s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/09 23:21:49   2590s] Type 'man IMPEXT-6197' for more detail.
[09/09 23:21:50   2590s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[09/09 23:21:50   2590s] * Layer Id             : 1 - M1
[09/09 23:21:50   2590s]       Thickness        : 0.4
[09/09 23:21:50   2590s]       Min Width        : 0.16
[09/09 23:21:50   2590s]       Layer Dielectric : 4.1
[09/09 23:21:50   2590s] * Layer Id             : 2 - M2
[09/09 23:21:50   2590s]       Thickness        : 0.45
[09/09 23:21:50   2590s]       Min Width        : 0.2
[09/09 23:21:50   2590s]       Layer Dielectric : 4.1
[09/09 23:21:50   2590s] * Layer Id             : 3 - M3
[09/09 23:21:50   2590s]       Thickness        : 0.45
[09/09 23:21:50   2590s]       Min Width        : 0.2
[09/09 23:21:50   2590s]       Layer Dielectric : 4.1
[09/09 23:21:50   2590s] * Layer Id             : 4 - M4
[09/09 23:21:50   2590s]       Thickness        : 0.45
[09/09 23:21:50   2590s]       Min Width        : 0.2
[09/09 23:21:50   2590s]       Layer Dielectric : 4.1
[09/09 23:21:50   2590s] * Layer Id             : 5 - M5
[09/09 23:21:50   2590s]       Thickness        : 0.45
[09/09 23:21:50   2590s]       Min Width        : 0.2
[09/09 23:21:50   2590s]       Layer Dielectric : 4.1
[09/09 23:21:50   2590s] * Layer Id             : 6 - M6
[09/09 23:21:50   2590s]       Thickness        : 2
[09/09 23:21:50   2590s]       Min Width        : 1.64
[09/09 23:21:50   2590s]       Layer Dielectric : 4.1
[09/09 23:21:50   2590s] * Layer Id             : 7 - M7
[09/09 23:21:50   2590s]       Thickness        : 3
[09/09 23:21:50   2590s]       Min Width        : 2
[09/09 23:21:50   2590s]       Layer Dielectric : 4.1
[09/09 23:21:50   2590s] extractDetailRC Option : -outfile /tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d -maxResLength 200  -basic
[09/09 23:21:50   2590s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[09/09 23:21:50   2590s]       RC Corner Indexes            0   
[09/09 23:21:50   2590s] Capacitance Scaling Factor   : 1.00000 
[09/09 23:21:50   2590s] Coupling Cap. Scaling Factor : 1.00000 
[09/09 23:21:50   2590s] Resistance Scaling Factor    : 1.00000 
[09/09 23:21:50   2590s] Clock Cap. Scaling Factor    : 1.00000 
[09/09 23:21:50   2590s] Clock Res. Scaling Factor    : 1.00000 
[09/09 23:21:50   2590s] Shrink Factor                : 1.00000
[09/09 23:21:51   2592s] LayerId::1 widthSet size::1
[09/09 23:21:51   2592s] LayerId::2 widthSet size::3
[09/09 23:21:51   2592s] LayerId::3 widthSet size::3
[09/09 23:21:51   2592s] LayerId::4 widthSet size::3
[09/09 23:21:51   2592s] LayerId::5 widthSet size::3
[09/09 23:21:51   2592s] LayerId::6 widthSet size::1
[09/09 23:21:51   2592s] LayerId::7 widthSet size::1
[09/09 23:21:51   2592s] Initializing multi-corner resistance tables ...
[09/09 23:21:51   2592s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.291079 ; uaWl: 1.000000 ; uaWlH: 0.463686 ; aWlH: 0.000000 ; Pmax: 0.895100 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/09 23:21:52   2592s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2374.5M)
[09/09 23:21:52   2593s] Creating parasitic data file '/tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d' for storing RC.
[09/09 23:21:52   2593s] Extracted 10.0003% (CPU Time= 0:00:02.2  MEM= 2438.5M)
[09/09 23:21:53   2594s] Extracted 20.0004% (CPU Time= 0:00:02.8  MEM= 2438.5M)
[09/09 23:21:55   2596s] Extracted 30.0003% (CPU Time= 0:00:04.7  MEM= 2442.5M)
[09/09 23:21:55   2596s] Extracted 40.0004% (CPU Time= 0:00:05.0  MEM= 2442.5M)
[09/09 23:21:56   2597s] Extracted 50.0003% (CPU Time= 0:00:05.7  MEM= 2442.5M)
[09/09 23:21:58   2599s] Extracted 60.0004% (CPU Time= 0:00:07.8  MEM= 2442.5M)
[09/09 23:21:58   2599s] Extracted 70.0003% (CPU Time= 0:00:08.2  MEM= 2442.5M)
[09/09 23:21:59   2600s] Extracted 80.0004% (CPU Time= 0:00:08.6  MEM= 2442.5M)
[09/09 23:22:00   2601s] Extracted 90.0003% (CPU Time= 0:00:09.4  MEM= 2442.5M)
[09/09 23:22:02   2603s] Extracted 100% (CPU Time= 0:00:11.8  MEM= 2442.5M)
[09/09 23:22:02   2603s] Number of Extracted Resistors     : 851424
[09/09 23:22:02   2603s] Number of Extracted Ground Cap.   : 870430
[09/09 23:22:02   2603s] Number of Extracted Coupling Cap. : 1784844
[09/09 23:22:02   2603s] Opening parasitic data file '/tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d' for reading (mem: 2426.496M)
[09/09 23:22:02   2603s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
[09/09 23:22:03   2604s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2426.5M)
[09/09 23:22:03   2604s] Creating parasitic data file '/tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb_Filter.rcdb.d' for storing RC.
[09/09 23:22:03   2604s] Closing parasitic data file '/tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d': 44628 access done (mem: 2426.496M)
[09/09 23:22:03   2604s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2426.496M)
[09/09 23:22:03   2604s] Opening parasitic data file '/tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d' for reading (mem: 2426.496M)
[09/09 23:22:03   2604s] processing rcdb (/tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d) for hinst (top) of cell (croc_chip);
[09/09 23:22:04   2605s] Closing parasitic data file '/tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d': 0 access done (mem: 2426.496M)
[09/09 23:22:04   2605s] Lumped Parasitic Loading Completed (total cpu=0:00:00.9, real=0:00:01.0, current mem=2426.496M)
[09/09 23:22:04   2605s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:15.1  Real Time: 0:00:15.0  MEM: 2426.496M)
[09/09 23:22:04   2605s] Starting delay calculation for Setup views
[09/09 23:22:04   2606s] Starting SI iteration 1 using Infinite Timing Windows
[09/09 23:22:04   2606s] #################################################################################
[09/09 23:22:04   2606s] # Design Stage: PostRoute
[09/09 23:22:04   2606s] # Design Name: croc_chip
[09/09 23:22:04   2606s] # Design Mode: 130nm
[09/09 23:22:04   2606s] # Analysis Mode: MMMC OCV 
[09/09 23:22:04   2606s] # Parasitics Mode: SPEF/RCDB
[09/09 23:22:04   2606s] # Signoff Settings: SI On 
[09/09 23:22:04   2606s] #################################################################################
[09/09 23:22:04   2608s] Topological Sorting (REAL = 0:00:00.0, MEM = 2479.7M, InitMEM = 2472.9M)
[09/09 23:22:05   2608s] Setting infinite Tws ...
[09/09 23:22:05   2608s] First Iteration Infinite Tw... 
[09/09 23:22:05   2608s] Calculate early delays in OCV mode...
[09/09 23:22:05   2608s] Calculate late delays in OCV mode...
[09/09 23:22:05   2608s] Start delay calculation (fullDC) (8 T). (MEM=2479.66)
[09/09 23:22:05   2608s] *** Calculating scaling factor for sky130_wc libraries using the default operating condition of each library.
[09/09 23:22:05   2609s] LayerId::1 widthSet size::1
[09/09 23:22:05   2609s] LayerId::2 widthSet size::3
[09/09 23:22:05   2609s] LayerId::3 widthSet size::3
[09/09 23:22:05   2609s] LayerId::4 widthSet size::3
[09/09 23:22:05   2609s] LayerId::5 widthSet size::3
[09/09 23:22:05   2609s] LayerId::6 widthSet size::1
[09/09 23:22:05   2609s] LayerId::7 widthSet size::1
[09/09 23:22:05   2609s] Initializing multi-corner resistance tables ...
[09/09 23:22:05   2609s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.291079 ; uaWl: 1.000000 ; uaWlH: 0.463686 ; aWlH: 0.000000 ; Pmax: 0.895100 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/09 23:22:06   2609s] End AAE Lib Interpolated Model. (MEM=2496.69 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 23:22:06   2609s] Opening parasitic data file '/tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d' for reading (mem: 2496.688M)
[09/09 23:22:06   2609s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2496.7M)
[09/09 23:22:06   2609s] AAE_INFO: 8 threads acquired from CTE.
[09/09 23:22:06   2610s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:22:06   2610s] Type 'man IMPESI-3194' for more detail.
[09/09 23:22:06   2610s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:22:06   2610s] Type 'man IMPESI-3199' for more detail.
[09/09 23:22:06   2610s] **WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
[09/09 23:22:06   2610s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:22:06   2610s] Type 'man IMPESI-3194' for more detail.
[09/09 23:22:06   2610s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:22:06   2610s] Type 'man IMPESI-3199' for more detail.
[09/09 23:22:06   2610s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:22:06   2610s] Type 'man IMPESI-3194' for more detail.
[09/09 23:22:06   2610s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:22:06   2610s] Type 'man IMPESI-3199' for more detail.
[09/09 23:22:06   2610s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:22:06   2610s] Type 'man IMPESI-3194' for more detail.
[09/09 23:22:06   2610s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:22:06   2610s] Type 'man IMPESI-3199' for more detail.
[09/09 23:22:06   2610s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:22:06   2610s] Type 'man IMPESI-3194' for more detail.
[09/09 23:22:06   2610s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:22:06   2610s] Type 'man IMPESI-3199' for more detail.
[09/09 23:22:06   2610s] **WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
[09/09 23:22:06   2610s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:22:06   2610s] Type 'man IMPESI-3194' for more detail.
[09/09 23:22:06   2610s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:22:06   2610s] Type 'man IMPESI-3199' for more detail.
[09/09 23:22:06   2610s] **WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
[09/09 23:22:06   2610s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:22:06   2610s] Type 'man IMPESI-3194' for more detail.
[09/09 23:22:06   2610s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:22:06   2610s] Type 'man IMPESI-3199' for more detail.
[09/09 23:22:06   2610s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:22:06   2610s] Type 'man IMPESI-3194' for more detail.
[09/09 23:22:06   2610s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:22:06   2610s] Type 'man IMPESI-3199' for more detail.
[09/09 23:22:06   2610s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:22:06   2610s] Type 'man IMPESI-3194' for more detail.
[09/09 23:22:06   2610s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:22:06   2610s] Type 'man IMPESI-3199' for more detail.
[09/09 23:22:06   2610s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:22:06   2610s] Type 'man IMPESI-3194' for more detail.
[09/09 23:22:06   2610s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:22:06   2610s] Type 'man IMPESI-3199' for more detail.
[09/09 23:22:06   2610s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:22:06   2610s] Type 'man IMPESI-3194' for more detail.
[09/09 23:22:06   2610s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:22:06   2610s] Type 'man IMPESI-3199' for more detail.
[09/09 23:22:06   2610s] **WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
[09/09 23:22:06   2610s] **WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
[09/09 23:22:06   2610s] **WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
[09/09 23:22:06   2610s] **WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
[09/09 23:22:06   2610s] **WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
[09/09 23:22:06   2610s] **WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
[09/09 23:22:06   2610s] **WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
[09/09 23:22:06   2610s] **WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
[09/09 23:22:06   2610s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:22:06   2610s] Type 'man IMPESI-3194' for more detail.
[09/09 23:22:06   2610s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:22:06   2610s] Type 'man IMPESI-3199' for more detail.
[09/09 23:22:06   2610s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:22:06   2610s] Type 'man IMPESI-3194' for more detail.
[09/09 23:22:06   2610s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:22:06   2610s] Type 'man IMPESI-3194' for more detail.
[09/09 23:22:06   2610s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:22:06   2610s] Type 'man IMPESI-3199' for more detail.
[09/09 23:22:06   2610s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:22:06   2610s] Type 'man IMPESI-3194' for more detail.
[09/09 23:22:06   2610s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:22:06   2610s] Type 'man IMPESI-3199' for more detail.
[09/09 23:22:06   2610s] **WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
[09/09 23:22:06   2610s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:22:06   2610s] Type 'man IMPESI-3194' for more detail.
[09/09 23:22:06   2610s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:22:06   2610s] Type 'man IMPESI-3199' for more detail.
[09/09 23:22:06   2610s] **WARN: (IMPESI-3095):	Net: 'gpio10_io' has no receivers. SI analysis is not performed.
[09/09 23:22:06   2610s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:22:06   2610s] Type 'man IMPESI-3194' for more detail.
[09/09 23:22:06   2610s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:22:06   2610s] Type 'man IMPESI-3199' for more detail.
[09/09 23:22:06   2610s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:22:06   2610s] Type 'man IMPESI-3194' for more detail.
[09/09 23:22:06   2610s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:22:06   2610s] Type 'man IMPESI-3199' for more detail.
[09/09 23:22:06   2610s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:22:06   2610s] Type 'man IMPESI-3199' for more detail.
[09/09 23:22:06   2610s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:22:06   2610s] Type 'man IMPESI-3194' for more detail.
[09/09 23:22:06   2610s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:22:06   2610s] Type 'man IMPESI-3199' for more detail.
[09/09 23:22:06   2610s] **WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
[09/09 23:22:06   2610s] **WARN: (IMPESI-3095):	Net: 'gpio9_io' has no receivers. SI analysis is not performed.
[09/09 23:22:06   2610s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:22:06   2610s] Type 'man IMPESI-3194' for more detail.
[09/09 23:22:06   2610s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:22:06   2610s] Type 'man IMPESI-3199' for more detail.
[09/09 23:22:06   2610s] **WARN: (IMPESI-3095):	Net: 'gpio10_io' has no receivers. SI analysis is not performed.
[09/09 23:22:06   2610s] **WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
[09/09 23:22:06   2610s] **WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
[09/09 23:22:06   2610s] **WARN: (IMPESI-3095):	Net: 'gpio8_io' has no receivers. SI analysis is not performed.
[09/09 23:22:06   2610s] **WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
[09/09 23:22:08   2627s] Total number of fetched objects 49489
[09/09 23:22:08   2627s] AAE_INFO-618: Total number of nets in the design is 50814,  97.5 percent of the nets selected for SI analysis
[09/09 23:22:08   2627s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[09/09 23:22:08   2627s] End delay calculation. (MEM=2827.17 CPU=0:00:17.1 REAL=0:00:02.0)
[09/09 23:22:08   2627s] End delay calculation (fullDC). (MEM=2827.17 CPU=0:00:19.1 REAL=0:00:03.0)
[09/09 23:22:08   2627s] *** CDM Built up (cpu=0:00:21.8  real=0:00:04.0  mem= 2827.2M) ***
[09/09 23:22:09   2631s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2827.2M)
[09/09 23:22:09   2631s] Add other clocks and setupCteToAAEClockMapping during iter 1
[09/09 23:22:09   2632s] Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 2827.2M)
[09/09 23:22:09   2632s] Starting SI iteration 2
[09/09 23:22:10   2632s] Calculate early delays in OCV mode...
[09/09 23:22:10   2632s] Calculate late delays in OCV mode...
[09/09 23:22:10   2632s] Start delay calculation (fullDC) (8 T). (MEM=2527.3)
[09/09 23:22:10   2632s] End AAE Lib Interpolated Model. (MEM=2527.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 23:22:10   2635s] Glitch Analysis: View func_view_wc -- Total Number of Nets Skipped = 2. 
[09/09 23:22:10   2635s] Glitch Analysis: View func_view_wc -- Total Number of Nets Analyzed = 49489. 
[09/09 23:22:10   2635s] Total number of fetched objects 49489
[09/09 23:22:10   2635s] AAE_INFO-618: Total number of nets in the design is 50814,  4.3 percent of the nets selected for SI analysis
[09/09 23:22:10   2635s] End delay calculation. (MEM=2838.6 CPU=0:00:02.7 REAL=0:00:00.0)
[09/09 23:22:10   2635s] End delay calculation (fullDC). (MEM=2838.6 CPU=0:00:02.8 REAL=0:00:00.0)
[09/09 23:22:10   2635s] *** CDM Built up (cpu=0:00:02.9  real=0:00:00.0  mem= 2838.6M) ***
[09/09 23:22:11   2637s] *** Done Building Timing Graph (cpu=0:00:31.2 real=0:00:07.0 totSessionCpu=0:43:57 mem=2836.6M)
[09/09 23:22:11   2637s] All LLGs are deleted
[09/09 23:22:11   2637s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2532.6M
[09/09 23:22:11   2637s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2532.6M
[09/09 23:22:11   2637s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2532.6M
[09/09 23:22:11   2637s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2532.6M
[09/09 23:22:11   2637s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2564.6M
[09/09 23:22:11   2637s] Process 60003 wires and vias for routing blockage analysis
[09/09 23:22:11   2637s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.229, REAL:0.032, MEM:2564.6M
[09/09 23:22:11   2637s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.418, REAL:0.076, MEM:2564.6M
[09/09 23:22:11   2637s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.444, REAL:0.102, MEM:2564.6M
[09/09 23:22:11   2637s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2564.6M
[09/09 23:22:11   2637s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:2564.6M
[09/09 23:22:12   2639s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -2.737  |  0.000  |  1.580  | -2.737  |   N/A   |  6.809  |  0.151  |  1.117  |
|           TNS (ns):| -49.254 |  0.000  |  0.000  | -49.254 |   N/A   |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|   35    |    0    |    0    |   35    |   N/A   |    0    |    0    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.096   |    167 (167)     |
|   max_tran     |      0 (0)       |   0.000    |     41 (92)      |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.268%
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir ./timingReports
[09/09 23:22:12   2639s] Total CPU time: 49.11 sec
[09/09 23:22:12   2639s] Total Real time: 23.0 sec
[09/09 23:22:12   2639s] Total Memory Usage: 2564.554688 Mbytes
[09/09 23:22:12   2639s] Info: pop threads available for lower-level modules during optimization.
[09/09 23:22:12   2639s] Reset AAE Options
[09/09 23:22:12   2639s] 
[09/09 23:22:12   2639s] =============================================================================================
[09/09 23:22:12   2639s]  Final TAT Report for timeDesign
[09/09 23:22:12   2639s] =============================================================================================
[09/09 23:22:12   2639s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 23:22:12   2639s] ---------------------------------------------------------------------------------------------
[09/09 23:22:12   2639s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 23:22:12   2639s] [ ExtractRC              ]      1   0:00:14.3  (  63.1 % )     0:00:14.3 /  0:00:15.2    1.1
[09/09 23:22:12   2639s] [ TimingUpdate           ]      2   0:00:00.4  (   1.6 % )     0:00:07.0 /  0:00:31.2    4.4
[09/09 23:22:12   2639s] [ FullDelayCalc          ]      1   0:00:06.7  (  29.3 % )     0:00:06.7 /  0:00:29.6    4.4
[09/09 23:22:12   2639s] [ OptSummaryReport       ]      1   0:00:00.2  (   1.0 % )     0:00:01.3 /  0:00:02.6    2.0
[09/09 23:22:12   2639s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.6    3.6
[09/09 23:22:12   2639s] [ DrvReport              ]      1   0:00:00.1  (   0.3 % )     0:00:00.7 /  0:00:01.3    1.8
[09/09 23:22:12   2639s] [ GenerateReports        ]      1   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.2    1.0
[09/09 23:22:12   2639s] [ ReportLenViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 23:22:12   2639s] [ ReportGlitchViolation  ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    0.9
[09/09 23:22:12   2639s] [ GenerateDrvReportData  ]      1   0:00:00.5  (   2.3 % )     0:00:00.5 /  0:00:01.1    2.2
[09/09 23:22:12   2639s] [ ReportAnalysisSummary  ]      2   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.6    3.6
[09/09 23:22:12   2639s] [ MISC                   ]          0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    0.8
[09/09 23:22:12   2639s] ---------------------------------------------------------------------------------------------
[09/09 23:22:12   2639s]  timeDesign TOTAL                   0:00:22.7  ( 100.0 % )     0:00:22.7 /  0:00:49.1    2.2
[09/09 23:22:12   2639s] ---------------------------------------------------------------------------------------------
[09/09 23:22:12   2639s] 
[09/09 23:22:27   2641s] <CMD> saveDesign 05timingclean
[09/09 23:22:27   2641s] The in-memory database contained RC information but was not saved. To save 
[09/09 23:22:27   2641s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[09/09 23:22:27   2641s] so it should only be saved when it is really desired.
[09/09 23:22:27   2641s] % Begin save design ... (date=09/09 23:22:27, mem=2018.9M)
[09/09 23:22:27   2641s] % Begin Save ccopt configuration ... (date=09/09 23:22:27, mem=2018.9M)
[09/09 23:22:27   2641s] % End Save ccopt configuration ... (date=09/09 23:22:27, total cpu=0:00:00.2, real=0:00:00.0, peak res=2019.4M, current mem=2019.4M)
[09/09 23:22:27   2641s] % Begin Save netlist data ... (date=09/09 23:22:27, mem=2019.4M)
[09/09 23:22:27   2641s] Writing Binary DB to 05timingclean.dat.tmp/vbin/croc_chip.v.bin in multi-threaded mode...
[09/09 23:22:27   2642s] % End Save netlist data ... (date=09/09 23:22:27, total cpu=0:00:00.2, real=0:00:00.0, peak res=2020.7M, current mem=2020.7M)
[09/09 23:22:27   2642s] Saving symbol-table file in separate thread ...
[09/09 23:22:27   2642s] Saving congestion map file in separate thread ...
[09/09 23:22:27   2642s] Saving congestion map file 05timingclean.dat.tmp/croc_chip.route.congmap.gz ...
[09/09 23:22:27   2642s] % Begin Save AAE data ... (date=09/09 23:22:27, mem=2021.2M)
[09/09 23:22:27   2642s] Saving AAE Data ...
[09/09 23:22:27   2642s] % End Save AAE data ... (date=09/09 23:22:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=2021.2M, current mem=2021.2M)
[09/09 23:22:28   2642s] Saving /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/scheduling_file.cts in 05timingclean.dat/scheduling_file.cts
[09/09 23:22:28   2642s] Saving preference file 05timingclean.dat.tmp/gui.pref.tcl ...
[09/09 23:22:28   2642s] Saving mode setting ...
[09/09 23:22:28   2642s] Saving global file ...
[09/09 23:22:28   2642s] Saving Drc markers ...
[09/09 23:22:28   2642s] ... 1249 markers are saved ...
[09/09 23:22:28   2642s] ... 19 geometry drc markers are saved ...
[09/09 23:22:28   2642s] ... 17 antenna drc markers are saved ...
[09/09 23:22:28   2642s] Saving special route data file in separate thread ...
[09/09 23:22:28   2642s] Saving PG file in separate thread ...
[09/09 23:22:28   2642s] Saving placement file in separate thread ...
[09/09 23:22:28   2642s] Saving route file in separate thread ...
[09/09 23:22:28   2642s] Saving property file in separate thread ...
[09/09 23:22:28   2642s] Saving PG file 05timingclean.dat.tmp/croc_chip.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Tue Sep  9 23:22:28 2025)
[09/09 23:22:28   2642s] ** Saving stdCellPlacement_binary (version# 2) ...
[09/09 23:22:28   2642s] Saving property file 05timingclean.dat.tmp/croc_chip.prop
[09/09 23:22:28   2642s] Save Adaptive View Pruning View Names to Binary file
[09/09 23:22:28   2642s] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=2654.6M) ***
[09/09 23:22:28   2642s] *** Completed saveProperty (cpu=0:00:00.2 real=0:00:00.0 mem=2654.6M) ***
[09/09 23:22:28   2642s] *** Completed savePGFile (cpu=0:00:00.3 real=0:00:00.0 mem=2654.6M) ***
[09/09 23:22:28   2642s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[09/09 23:22:28   2642s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[09/09 23:22:28   2642s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[09/09 23:22:28   2643s] *** Completed saveRoute (cpu=0:00:00.8 real=0:00:00.0 mem=2630.6M) ***
[09/09 23:22:28   2643s] TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
[09/09 23:22:28   2643s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[09/09 23:22:29   2643s] #Saving pin access data to file 05timingclean.dat.tmp/croc_chip.apa ...
[09/09 23:22:30   2644s] #
[09/09 23:22:30   2644s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[09/09 23:22:30   2644s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[09/09 23:22:30   2644s] % Begin Save power constraints data ... (date=09/09 23:22:30, mem=2023.9M)
[09/09 23:22:30   2644s] % End Save power constraints data ... (date=09/09 23:22:30, total cpu=0:00:00.1, real=0:00:00.0, peak res=2023.9M, current mem=2023.9M)
[09/09 23:22:36   2649s] Generated self-contained design 05timingclean.dat.tmp
[09/09 23:22:36   2649s] % End save design ... (date=09/09 23:22:36, total cpu=0:00:08.2, real=0:00:09.0, peak res=2023.9M, current mem=2022.7M)
[09/09 23:22:36   2649s] *** Message Summary: 0 warning(s), 0 error(s)
[09/09 23:22:36   2649s] 
[09/09 23:22:42   2650s] <CMD> setMultiCpuUsage -localCpu 8
[09/09 23:22:42   2650s] <CMD> setPreference ConstraintUserXGrid 0.1
[09/09 23:22:42   2650s] <CMD> setPreference ConstraintUserXOffset 0.1
[09/09 23:22:42   2650s] <CMD> setPreference ConstraintUserYGrid 0.1
[09/09 23:22:42   2650s] <CMD> setPreference ConstraintUserYOffset 0.1
[09/09 23:22:42   2650s] <CMD> setPreference SnapAllCorners 1
[09/09 23:22:42   2650s] <CMD> setAnalysisMode -analysisType onchipvariation
[09/09 23:22:42   2650s] <CMD> all_constraint_modes -active
[09/09 23:22:42   2650s] <CMD> set_interactive_constraint_modes [all_constraint_modes -active]
[09/09 23:22:42   2650s] <CMD> set_propagated_clock [all_clocks]
[09/09 23:22:42   2650s] <CMD> current_design
[09/09 23:22:42   2650s] <CMD> set_max_fanout 32 [current_design]
[09/09 23:22:42   2650s] <CMD> current_design
[09/09 23:22:42   2650s] <CMD> set_max_transition 0.5 [current_design] 
[09/09 23:22:42   2650s] <CMD> setExtractRCMode -layerIndependent 1
[09/09 23:22:42   2650s] Closing parasitic data file '/tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d': 44628 access done (mem: 2577.695M)
[09/09 23:22:42   2650s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[09/09 23:22:42   2650s] Type 'man IMPEXT-3493' for more detail.
[09/09 23:22:42   2650s] <CMD> setExtractRCMode -defViaCap true
[09/09 23:22:42   2650s] <CMD> setDesignMode -reset -congEffort
[09/09 23:22:42   2650s] -congEffort auto
[09/09 23:22:42   2650s] <CMD> setDesignMode -flowEffort standard -process 130
[09/09 23:22:42   2650s] ##  Process: 130           (User Set)               
[09/09 23:22:42   2650s] ##     Node: (not set)                           
[09/09 23:22:42   2650s] 
##  Check design process and node:  
##  Design tech node is not set.

[09/09 23:22:42   2650s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[09/09 23:22:42   2650s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[09/09 23:22:42   2650s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[09/09 23:22:42   2650s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[09/09 23:22:42   2650s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[09/09 23:22:42   2650s] <CMD> setDesignMode -topRoutingLayer Metal5
[09/09 23:22:42   2650s] <CMD> setDesignMode -bottomRoutingLayer Metal2
[09/09 23:22:42   2650s] <CMD> setDesignMode -congEffort high
[09/09 23:22:42   2650s] <CMD> setPlaceMode -place_opt_post_place_tcl /ictc/student_data/vantruong/final_pj/fn_prj_here/data/scripts/common/place_opt_post_place.tcl
[09/09 23:22:42   2650s] <CMD> set_table_style -no_frame_fix_width
[09/09 23:22:42   2650s] <CMD> set_global timing_report_enable_auto_column_width true
[09/09 23:22:42   2650s] <CMD> set_global report_timing_format {hpin cell fanout load slew delay arrival pin_location}
[09/09 23:22:42   2650s] <CMD> reset_path_group -all
[09/09 23:22:42   2650s] <CMD> group_path -name reg2reg -from [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"] -to [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"]
[09/09 23:22:42   2650s] <CMD> group_path -name reg2icg -from [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"] -to [filter_collection [all_registers] "is_integrated_clock_gating_cell == true"]
[09/09 23:22:42   2650s] <CMD> group_path -name reg2mem -from [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"] -to [filter_collection [all_registers -macros] "is_memory_cell == true"]
[09/09 23:22:43   2650s] <CMD> group_path -name mem2reg -from [filter_collection [all_registers -macros] "is_memory_cell == true"] -to  [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"]
[09/09 23:22:43   2650s] <CMD> group_path -name reg2out -from [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"] -to [all_outputs]
[09/09 23:22:43   2650s] <CMD> group_path -name in2reg  -from [all_inputs -no_clocks] -to [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"]
[09/09 23:22:43   2650s] <CMD> group_path -name in2icg  -from [all_inputs -no_clocks] -to [filter_collection [all_registers] "is_integrated_clock_gating_cell == true"]
[09/09 23:22:43   2650s] <CMD> group_path -name in2out  -from [all_inputs -no_clocks] -to [all_outputs]
[09/09 23:22:43   2650s] <CMD> setPathGroupOptions reg2reg -effortLevel high
[09/09 23:22:43   2650s] Effort level <high> specified for reg2reg path_group
[09/09 23:22:43   2650s] <CMD> setPathGroupOptions reg2icg -effortLevel high
[09/09 23:22:43   2650s] Effort level <high> specified for reg2icg path_group
[09/09 23:22:43   2650s] <CMD> setPathGroupOptions reg2mem -effortLevel high
[09/09 23:22:43   2650s] Effort level <high> specified for reg2mem path_group
[09/09 23:22:43   2650s] <CMD> setPathGroupOptions mem2reg -effortLevel high
[09/09 23:22:43   2650s] Effort level <high> specified for mem2reg path_group
[09/09 23:22:43   2650s] <CMD> setPathGroupOptions reg2out -effortLevel low
[09/09 23:22:43   2650s] Effort level <low> specified for reg2out path_group
[09/09 23:22:43   2650s] <CMD> setPathGroupOptions in2reg -effortLevel low
[09/09 23:22:43   2650s] Effort level <low> specified for in2reg path_group
[09/09 23:22:43   2650s] <CMD> setPathGroupOptions in2icg -effortLevel low
[09/09 23:22:43   2650s] Effort level <low> specified for in2icg path_group
[09/09 23:22:43   2650s] <CMD> setPathGroupOptions in2out -effortLevel low
[09/09 23:22:43   2650s] Effort level <low> specified for in2out path_group
[09/09 23:22:43   2650s] <CMD> reportPathGroupOptions
[09/09 23:22:43   2650s]  ------------------------------------------------------------------------------------------------------------------------
[09/09 23:22:43   2650s] | Path Group |  Effort | Adjustment (early/late) | Target Slack | weight | SkewingSlackCons |           view             |
[09/09 23:22:43   2650s]  ------------------------------------------------------------------------------------------------------------------------
[09/09 23:22:43   2650s] | reg2reg    |   high  |          0 /        0   |          0   |    0   |                  |                            |
[09/09 23:22:43   2650s] | in2reg     |    low  |          0 /        0   |          0   |    0   |                  |                            |
[09/09 23:22:43   2650s] | reg2out    |    low  |          0 /        0   |          0   |    0   |                  |                            |
[09/09 23:22:43   2650s] | in2out     |    low  |          0 /        0   |          0   |    0   |                  |                            |
[09/09 23:22:43   2650s] | mem2reg    |   high  |          0 /        0   |          0   |    0   |                  |                            |
[09/09 23:22:43   2650s] | reg2mem    |   high  |          0 /        0   |          0   |    0   |                  |                            |
[09/09 23:22:43   2650s]  ------------------------------------------------------------------------------------------------------------------------
[09/09 23:22:43   2651s] **WARN: (IMPOPT-6115):	ECO batch mode has been activated, and '(batch mode)' has been added to the prompt as a reminder of that situation. Specify 'setEcoMode -batchMode  false' after all ECOs are over.
[09/09 23:22:43   2651s] Type 'man IMPOPT-6115' for more detail.
[09/09 23:22:43   2651s] #################################################################################
[09/09 23:22:43   2651s] # Design Stage: PostRoute
[09/09 23:22:43   2651s] # Design Name: croc_chip
[09/09 23:22:43   2651s] # Design Mode: 130nm
[09/09 23:22:43   2651s] # Analysis Mode: MMMC OCV 
[09/09 23:22:43   2651s] # Parasitics Mode: No SPEF/RCDB
[09/09 23:22:43   2651s] # Signoff Settings: SI On 
[09/09 23:22:43   2651s] #################################################################################
[09/09 23:22:43   2651s] **Info: Trial Route has Max Route Layer 15/7.
[09/09 23:22:43   2651s] #################################################################################
[09/09 23:22:43   2651s] # Design Stage: PostRoute
[09/09 23:22:43   2651s] # Design Name: croc_chip
[09/09 23:22:43   2651s] # Design Mode: 130nm
[09/09 23:22:43   2651s] # Analysis Mode: MMMC OCV 
[09/09 23:22:43   2651s] # Parasitics Mode: No SPEF/RCDB
[09/09 23:22:43   2651s] # Signoff Settings: SI On 
[09/09 23:22:43   2651s] #################################################################################
[09/09 23:22:43   2651s] **ERROR: (IMPOPT-6218):	Instance 'i_croc_soc/i_croc/i_timer/clockman_RO571XYP' already exists in the design. Provide a unique name for the new instance.
**ERROR: (IMPOPT-6218):	Instance 'i_croc_soc/i_croc/i_timer/backintime_RO812VXY' already exists in the design. Provide a unique name for the new instance.
**WARN: (IMPOPT-6115):	ECO batch mode has been activated, and '(batch mode)' has been added to the prompt as a reminder of that situation. Specify 'setEcoMode -batchMode  false' after all ECOs are over.
[09/09 23:22:43   2651s] Type 'man IMPOPT-6115' for more detail.
[09/09 23:22:43   2651s] **ERROR: (IMPOPT-6218):	Instance 'i_croc_soc/i_croc/i_timer/clockman_RO581XYP' already exists in the design. Provide a unique name for the new instance.
**ERROR: (IMPOPT-6218):	Instance 'i_croc_soc/i_croc/i_timer/backintime_RO842VXY' already exists in the design. Provide a unique name for the new instance.
<CMD> setNanoRouteMode -reset
[09/09 23:22:43   2651s] -routeAntennaCellName ""
[09/09 23:22:43   2651s] -routeInsertAntennaDiode false
[09/09 23:22:43   2651s] -routeWithSiDriven false
[09/09 23:22:43   2651s] -routeWithTimingDriven false
[09/09 23:22:43   2651s] <CMD> setDesignMode -topRoutingLayer Metal5
[09/09 23:22:43   2651s] <CMD> setNanoRouteMode -dbProcessNode 130
[09/09 23:22:43   2651s] <CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode 1
[09/09 23:22:43   2651s] <CMD> setNanoRouteMode -quiet -routeAntennaCellName sky130_fd_sc_hd__diode_2
[09/09 23:22:43   2651s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[09/09 23:22:43   2651s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
[09/09 23:22:43   2651s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
[09/09 23:22:43   2651s] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
[09/09 23:22:43   2651s] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[09/09 23:22:43   2651s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/09 23:22:43   2651s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[09/09 23:22:43   2651s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[09/09 23:22:43   2651s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[09/09 23:22:43   2651s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[09/09 23:22:43   2651s] <CMD> setNanoRouteMode -routeExpAdvancedPinAccess 2
[09/09 23:22:43   2651s] <CMD> setNanoRouteMode -drouteUseMultiCutViaEffort default
[09/09 23:22:43   2651s] <CMD> setOptMode -addInstancePrefix ictc_postRoute_setup_
[09/09 23:22:43   2651s] <CMD> optDesign -postRoute
[09/09 23:22:43   2651s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1948.8M, totSessionCpu=0:44:11 **
[09/09 23:22:43   2651s] **INFO: User settings:
[09/09 23:22:43   2651s] setNanoRouteMode -dbProcessNode                 130
[09/09 23:22:43   2651s] setNanoRouteMode -routeAntennaCellName          sky130_fd_sc_hd__diode_2
[09/09 23:22:43   2651s] setNanoRouteMode -routeExpAdvancedPinAccess     2
[09/09 23:22:43   2651s] setNanoRouteMode -routeInsertAntennaDiode       true
[09/09 23:22:43   2651s] setNanoRouteMode -routeWithSiDriven             true
[09/09 23:22:43   2651s] setNanoRouteMode -routeWithSiPostRouteFix       false
[09/09 23:22:43   2651s] setNanoRouteMode -routeWithTimingDriven         true
[09/09 23:22:43   2651s] setNanoRouteMode -timingEngine                  {}
[09/09 23:22:43   2651s] setDesignMode -bottomRoutingLayer               Metal2
[09/09 23:22:43   2651s] setDesignMode -congEffort                       high
[09/09 23:22:43   2651s] setDesignMode -flowEffort                       standard
[09/09 23:22:43   2651s] setDesignMode -process                          130
[09/09 23:22:43   2651s] setDesignMode -topRoutingLayer                  Metal5
[09/09 23:22:43   2651s] setExtractRCMode -basic                         true
[09/09 23:22:43   2651s] setExtractRCMode -coupled                       true
[09/09 23:22:43   2651s] setExtractRCMode -coupling_c_th                 0.4
[09/09 23:22:43   2651s] setExtractRCMode -defViaCap                     true
[09/09 23:22:43   2651s] setExtractRCMode -engine                        postRoute
[09/09 23:22:43   2651s] setExtractRCMode -extended                      false
[09/09 23:22:43   2651s] setExtractRCMode -layerIndependent              1
[09/09 23:22:43   2651s] setExtractRCMode -relative_c_th                 1
[09/09 23:22:43   2651s] setExtractRCMode -total_c_th                    0
[09/09 23:22:43   2651s] setUsefulSkewMode -ecoRoute                     false
[09/09 23:22:43   2651s] setDelayCalMode -enable_high_fanout             true
[09/09 23:22:43   2651s] setDelayCalMode -eng_copyNetPropToNewNet        true
[09/09 23:22:43   2651s] setDelayCalMode -engine                         aae
[09/09 23:22:43   2651s] setDelayCalMode -ignoreNetLoad                  false
[09/09 23:22:43   2651s] setDelayCalMode -SIAware                        true
[09/09 23:22:43   2651s] setOptMode -activeHoldViews                     { func_view_bc }
[09/09 23:22:43   2651s] setOptMode -activeSetupViews                    { func_view_wc }
[09/09 23:22:43   2651s] setOptMode -addInstancePrefix                   ictc_postRoute_setup_
[09/09 23:22:43   2651s] setOptMode -autoHoldViews                       { func_view_bc}
[09/09 23:22:43   2651s] setOptMode -autoSetupViews                      { func_view_wc}
[09/09 23:22:43   2651s] setOptMode -autoTDGRSetupViews                  { func_view_wc}
[09/09 23:22:43   2651s] setOptMode -autoViewHoldTargetSlack             0
[09/09 23:22:43   2651s] setOptMode -drcMargin                           0
[09/09 23:22:43   2651s] setOptMode -expExtremeCongestionAwareBuffering  true
[09/09 23:22:43   2651s] setOptMode -fixCap                              true
[09/09 23:22:43   2651s] setOptMode -fixDrc                              true
[09/09 23:22:43   2651s] setOptMode -fixFanoutLoad                       true
[09/09 23:22:43   2651s] setOptMode -fixTran                             true
[09/09 23:22:43   2651s] setOptMode -optimizeFF                          true
[09/09 23:22:43   2651s] setOptMode -preserveAllSequential               false
[09/09 23:22:43   2651s] setOptMode -setupTargetSlack                    0
[09/09 23:22:43   2651s] setSIMode -separate_delta_delay_on_data         true
[09/09 23:22:43   2651s] setPlaceMode -place_opt_post_place_tcl          /ictc/student_data/vantruong/final_pj/fn_prj_here/data/scripts/common/place_opt_post_place.tcl
[09/09 23:22:43   2651s] setAnalysisMode -analysisType                   onChipVariation
[09/09 23:22:43   2651s] setAnalysisMode -checkType                      setup
[09/09 23:22:43   2651s] setAnalysisMode -clkSrcPath                     true
[09/09 23:22:43   2651s] setAnalysisMode -clockGatingCheck               true
[09/09 23:22:43   2651s] setAnalysisMode -clockPropagation               sdcControl
[09/09 23:22:43   2651s] setAnalysisMode -cppr                           both
[09/09 23:22:43   2651s] setAnalysisMode -enableMultipleDriveNet         true
[09/09 23:22:43   2651s] setAnalysisMode -log                            true
[09/09 23:22:43   2651s] setAnalysisMode -sequentialConstProp            true
[09/09 23:22:43   2651s] setAnalysisMode -skew                           true
[09/09 23:22:43   2651s] setAnalysisMode -timeBorrowing                  true
[09/09 23:22:43   2651s] setAnalysisMode -timingSelfLoopsNoSkew          false
[09/09 23:22:43   2651s] setAnalysisMode -usefulSkew                     true
[09/09 23:22:43   2651s] setAnalysisMode -useOutputPinCap                true
[09/09 23:22:43   2651s] setAnalysisMode -warn                           true
[09/09 23:22:43   2651s] 
[09/09 23:22:43   2651s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[09/09 23:22:43   2651s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[09/09 23:22:44   2651s] Creating Cell Server ...(0, 0, 0, 0)
[09/09 23:22:44   2651s] Summary for sequential cells identification: 
[09/09 23:22:44   2651s]   Identified SBFF number: 3
[09/09 23:22:44   2651s]   Identified MBFF number: 0
[09/09 23:22:44   2651s]   Identified SB Latch number: 0
[09/09 23:22:44   2651s]   Identified MB Latch number: 0
[09/09 23:22:44   2651s]   Not identified SBFF number: 0
[09/09 23:22:44   2651s]   Not identified MBFF number: 0
[09/09 23:22:44   2651s]   Not identified SB Latch number: 0
[09/09 23:22:44   2651s]   Not identified MB Latch number: 0
[09/09 23:22:44   2651s]   Number of sequential cells which are not FFs: 7
[09/09 23:22:44   2651s]  Visiting view : func_view_wc
[09/09 23:22:44   2651s]    : PowerDomain = none : Weighted F : unweighted  = 38.40 (1.000) with rcCorner = 0
[09/09 23:22:44   2651s]    : PowerDomain = none : Weighted F : unweighted  = 33.20 (1.000) with rcCorner = -1
[09/09 23:22:44   2651s]  Visiting view : func_view_bc
[09/09 23:22:44   2651s]    : PowerDomain = none : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = 0
[09/09 23:22:44   2651s]    : PowerDomain = none : Weighted F : unweighted  = 16.20 (1.000) with rcCorner = -1
[09/09 23:22:44   2651s]  Setting StdDelay to 38.40
[09/09 23:22:44   2651s] Creating Cell Server, finished. 
[09/09 23:22:44   2651s] 
[09/09 23:22:44   2651s] Need call spDPlaceInit before registerPrioInstLoc.
[09/09 23:22:44   2651s] **Info: Trial Route has Max Route Layer 15/7.
[09/09 23:22:44   2651s] GigaOpt running with 8 threads.
[09/09 23:22:44   2651s] Info: 8 threads available for lower-level modules during optimization.
[09/09 23:22:44   2651s] OPERPROF: Starting DPlace-Init at level 1, MEM:2579.7M
[09/09 23:22:44   2651s] #spOpts: N=130 mergeVia=F 
[09/09 23:22:44   2651s] All LLGs are deleted
[09/09 23:22:44   2651s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2579.7M
[09/09 23:22:44   2651s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2579.7M
[09/09 23:22:44   2651s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2579.7M
[09/09 23:22:44   2651s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2579.7M
[09/09 23:22:44   2651s] Core basic site is CoreSite
[09/09 23:22:44   2651s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/09 23:22:44   2652s] Fast DP-INIT is on for default
[09/09 23:22:44   2652s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[09/09 23:22:44   2652s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.172, REAL:0.053, MEM:2579.7M
[09/09 23:22:44   2652s] OPERPROF:     Starting CMU at level 3, MEM:2579.7M
[09/09 23:22:44   2652s] OPERPROF:     Finished CMU at level 3, CPU:0.014, REAL:0.010, MEM:2579.7M
[09/09 23:22:44   2652s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.227, REAL:0.105, MEM:2579.7M
[09/09 23:22:44   2652s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2579.7MB).
[09/09 23:22:44   2652s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.315, REAL:0.193, MEM:2579.7M
[09/09 23:22:44   2652s] **Info: Trial Route has Max Route Layer 15/7.
[09/09 23:22:44   2652s] 
[09/09 23:22:44   2652s] Creating Lib Analyzer ...
[09/09 23:22:44   2652s] **Info: Trial Route has Max Route Layer 15/7.
[09/09 23:22:44   2652s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[09/09 23:22:44   2652s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[09/09 23:22:44   2652s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[09/09 23:22:44   2652s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[09/09 23:22:44   2652s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[09/09 23:22:44   2652s] 
[09/09 23:22:44   2652s] {RT default_rc_corner 0 5 5 0}
[09/09 23:22:44   2652s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:44:13 mem=2579.7M
[09/09 23:22:44   2652s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:44:13 mem=2579.7M
[09/09 23:22:44   2652s] Creating Lib Analyzer, finished. 
[09/09 23:22:45   2656s] **optDesign ... cpu = 0:00:05, real = 0:00:02, mem = 1933.4M, totSessionCpu=0:44:17 **
[09/09 23:22:45   2656s] Existing Dirty Nets : 0
[09/09 23:22:45   2656s] New Signature Flow (optDesignCheckOptions) ....
[09/09 23:22:45   2656s] #WARNING (NRDB-2014) In option 'dbProcessNode 130', 130 is an unknown string and will be ignored.
[09/09 23:22:45   2656s] #Taking db snapshot
[09/09 23:22:46   2656s] #Taking db snapshot ... done
[09/09 23:22:46   2656s] OPERPROF: Starting checkPlace at level 1, MEM:2514.7M
[09/09 23:22:46   2656s] #spOpts: N=130 
[09/09 23:22:46   2656s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2514.7M
[09/09 23:22:46   2656s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/09 23:22:46   2656s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.034, REAL:0.035, MEM:2514.7M
[09/09 23:22:46   2656s] Begin checking placement ... (start mem=2514.7M, init mem=2514.7M)
[09/09 23:22:46   2657s] 
[09/09 23:22:46   2657s] Running CheckPlace using 8 threads!...
[09/09 23:22:46   2657s] 
[09/09 23:22:46   2657s] ...checkPlace MT is done!
[09/09 23:22:46   2657s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2546.7M
[09/09 23:22:46   2657s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.018, REAL:0.018, MEM:2546.7M
[09/09 23:22:46   2657s] Overlapping with other instance:	6
[09/09 23:22:46   2657s] Pre-route DRC Violation:	194
[09/09 23:22:46   2657s] Orientation Violation:	1
[09/09 23:22:46   2657s] *info: Placed = 52076          (Fixed = 8322)
[09/09 23:22:46   2657s] *info: Unplaced = 0           
[09/09 23:22:46   2657s] Placement Density:61.27%(651713/1063714)
[09/09 23:22:46   2657s] Placement Density (including fixed std cells):61.89%(668975/1080976)
[09/09 23:22:46   2657s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2546.7M
[09/09 23:22:46   2657s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.018, REAL:0.018, MEM:2546.7M
[09/09 23:22:46   2657s] Finished checkPlace (total: cpu=0:00:01.0, real=0:00:00.0; vio checks: cpu=0:00:00.9, real=0:00:00.0; mem=2546.7M)
[09/09 23:22:46   2657s] OPERPROF: Finished checkPlace at level 1, CPU:0.970, REAL:0.413, MEM:2546.7M
[09/09 23:22:46   2657s] **WARN: (IMPOPT-306):	Found placement violations in the postRoute mode.
[09/09 23:22:46   2657s] **INFO: It is recommended to fix the placement violations and reroute the design
[09/09 23:22:46   2657s] **INFO: Command refinePlace may be used to fix the placement violations
[09/09 23:22:46   2657s]  Initial DC engine is -> aae
[09/09 23:22:46   2657s]  
[09/09 23:22:46   2657s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[09/09 23:22:46   2657s]  
[09/09 23:22:46   2657s]  
[09/09 23:22:46   2657s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[09/09 23:22:46   2657s]  
[09/09 23:22:46   2657s] Reset EOS DB
[09/09 23:22:46   2657s] Ignoring AAE DB Resetting ...
[09/09 23:22:46   2657s]  Set Options for AAE Based Opt flow 
[09/09 23:22:46   2657s] *** optDesign -postRoute ***
[09/09 23:22:46   2657s] DRC Margin: user margin 0.0; extra margin 0
[09/09 23:22:46   2657s] Setup Target Slack: user slack 0
[09/09 23:22:46   2657s] Hold Target Slack: user slack 0
[09/09 23:22:46   2657s] Opt: RC extraction mode changed to 'detail'
[09/09 23:22:46   2657s] All LLGs are deleted
[09/09 23:22:46   2657s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2546.7M
[09/09 23:22:46   2657s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2546.7M
[09/09 23:22:46   2657s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2546.7M
[09/09 23:22:46   2657s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2546.7M
[09/09 23:22:46   2657s] Fast DP-INIT is on for default
[09/09 23:22:46   2657s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.110, REAL:0.031, MEM:2546.7M
[09/09 23:22:46   2657s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.134, REAL:0.056, MEM:2546.7M
[09/09 23:22:46   2657s] Multi-VT timing optimization disabled based on library information.
[09/09 23:22:46   2657s] Deleting Cell Server ...
[09/09 23:22:46   2657s] Deleting Lib Analyzer.
[09/09 23:22:46   2657s] Creating Cell Server ...(0, 0, 0, 0)
[09/09 23:22:46   2658s] Summary for sequential cells identification: 
[09/09 23:22:46   2658s]   Identified SBFF number: 3
[09/09 23:22:46   2658s]   Identified MBFF number: 0
[09/09 23:22:46   2658s]   Identified SB Latch number: 0
[09/09 23:22:46   2658s]   Identified MB Latch number: 0
[09/09 23:22:46   2658s]   Not identified SBFF number: 0
[09/09 23:22:46   2658s]   Not identified MBFF number: 0
[09/09 23:22:46   2658s]   Not identified SB Latch number: 0
[09/09 23:22:46   2658s]   Not identified MB Latch number: 0
[09/09 23:22:46   2658s]   Number of sequential cells which are not FFs: 7
[09/09 23:22:46   2658s]  Visiting view : func_view_wc
[09/09 23:22:46   2658s]    : PowerDomain = none : Weighted F : unweighted  = 38.40 (1.000) with rcCorner = 0
[09/09 23:22:46   2658s]    : PowerDomain = none : Weighted F : unweighted  = 33.20 (1.000) with rcCorner = -1
[09/09 23:22:46   2658s]  Visiting view : func_view_bc
[09/09 23:22:46   2658s]    : PowerDomain = none : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = 0
[09/09 23:22:46   2658s]    : PowerDomain = none : Weighted F : unweighted  = 16.20 (1.000) with rcCorner = -1
[09/09 23:22:46   2658s]  Setting StdDelay to 38.40
[09/09 23:22:46   2658s] Creating Cell Server, finished. 
[09/09 23:22:46   2658s] 
[09/09 23:22:46   2658s] Deleting Cell Server ...
[09/09 23:22:46   2658s] ** INFO : this run is activating 'postRoute' automaton
[09/09 23:22:46   2658s] Extraction called for design 'croc_chip' of instances=52140 and nets=50814 using extraction engine 'postRoute' at effort level 'low' .
[09/09 23:22:46   2658s] PostRoute (effortLevel low) RC Extraction called for design croc_chip.
[09/09 23:22:46   2658s] RC Extraction called in multi-corner(1) mode.
[09/09 23:22:46   2658s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/09 23:22:46   2658s] Type 'man IMPEXT-6197' for more detail.
[09/09 23:22:46   2658s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[09/09 23:22:46   2658s] * Layer Id             : 1 - M1
[09/09 23:22:46   2658s]       Thickness        : 0.4
[09/09 23:22:46   2658s]       Min Width        : 0.16
[09/09 23:22:46   2658s]       Layer Dielectric : 4.1
[09/09 23:22:46   2658s] * Layer Id             : 2 - M2
[09/09 23:22:46   2658s]       Thickness        : 0.45
[09/09 23:22:46   2658s]       Min Width        : 0.2
[09/09 23:22:46   2658s]       Layer Dielectric : 4.1
[09/09 23:22:46   2658s] * Layer Id             : 3 - M3
[09/09 23:22:46   2658s]       Thickness        : 0.45
[09/09 23:22:46   2658s]       Min Width        : 0.2
[09/09 23:22:46   2658s]       Layer Dielectric : 4.1
[09/09 23:22:46   2658s] * Layer Id             : 4 - M4
[09/09 23:22:46   2658s]       Thickness        : 0.45
[09/09 23:22:46   2658s]       Min Width        : 0.2
[09/09 23:22:46   2658s]       Layer Dielectric : 4.1
[09/09 23:22:46   2658s] * Layer Id             : 5 - M5
[09/09 23:22:46   2658s]       Thickness        : 0.45
[09/09 23:22:46   2658s]       Min Width        : 0.2
[09/09 23:22:46   2658s]       Layer Dielectric : 4.1
[09/09 23:22:46   2658s] * Layer Id             : 6 - M6
[09/09 23:22:46   2658s]       Thickness        : 2
[09/09 23:22:46   2658s]       Min Width        : 1.64
[09/09 23:22:46   2658s]       Layer Dielectric : 4.1
[09/09 23:22:46   2658s] * Layer Id             : 7 - M7
[09/09 23:22:46   2658s]       Thickness        : 3
[09/09 23:22:46   2658s]       Min Width        : 2
[09/09 23:22:46   2658s]       Layer Dielectric : 4.1
[09/09 23:22:46   2658s] extractDetailRC Option : -outfile /tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d -maxResLength 200  -basic
[09/09 23:22:46   2658s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[09/09 23:22:46   2658s]       RC Corner Indexes            0   
[09/09 23:22:46   2658s] Capacitance Scaling Factor   : 1.00000 
[09/09 23:22:46   2658s] Coupling Cap. Scaling Factor : 1.00000 
[09/09 23:22:46   2658s] Resistance Scaling Factor    : 1.00000 
[09/09 23:22:46   2658s] Clock Cap. Scaling Factor    : 1.00000 
[09/09 23:22:46   2658s] Clock Res. Scaling Factor    : 1.00000 
[09/09 23:22:46   2658s] Shrink Factor                : 1.00000
[09/09 23:22:47   2659s] LayerId::1 widthSet size::1
[09/09 23:22:47   2659s] LayerId::2 widthSet size::3
[09/09 23:22:47   2659s] LayerId::3 widthSet size::3
[09/09 23:22:47   2659s] LayerId::4 widthSet size::3
[09/09 23:22:47   2659s] LayerId::5 widthSet size::3
[09/09 23:22:47   2659s] LayerId::6 widthSet size::1
[09/09 23:22:47   2659s] LayerId::7 widthSet size::1
[09/09 23:22:47   2659s] Initializing multi-corner resistance tables ...
[09/09 23:22:47   2659s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.291079 ; uaWl: 1.000000 ; uaWlH: 0.463686 ; aWlH: 0.000000 ; Pmax: 0.895100 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/09 23:22:48   2660s] Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 2546.7M)
[09/09 23:22:48   2660s] Creating parasitic data file '/tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d' for storing RC.
[09/09 23:22:49   2661s] Extracted 10.0003% (CPU Time= 0:00:02.4  MEM= 2598.7M)
[09/09 23:22:50   2662s] Extracted 20.0004% (CPU Time= 0:00:03.1  MEM= 2598.7M)
[09/09 23:22:52   2663s] Extracted 30.0003% (CPU Time= 0:00:05.0  MEM= 2602.7M)
[09/09 23:22:52   2664s] Extracted 40.0004% (CPU Time= 0:00:05.4  MEM= 2602.7M)
[09/09 23:22:53   2664s] Extracted 50.0003% (CPU Time= 0:00:06.0  MEM= 2602.7M)
[09/09 23:22:55   2666s] Extracted 60.0004% (CPU Time= 0:00:08.0  MEM= 2602.7M)
[09/09 23:22:55   2667s] Extracted 70.0003% (CPU Time= 0:00:08.4  MEM= 2602.7M)
[09/09 23:22:56   2667s] Extracted 80.0004% (CPU Time= 0:00:08.9  MEM= 2602.7M)
[09/09 23:22:57   2668s] Extracted 90.0003% (CPU Time= 0:00:09.7  MEM= 2602.7M)
[09/09 23:22:59   2670s] Extracted 100% (CPU Time= 0:00:11.9  MEM= 2602.7M)
[09/09 23:22:59   2671s] Number of Extracted Resistors     : 851424
[09/09 23:22:59   2671s] Number of Extracted Ground Cap.   : 870430
[09/09 23:22:59   2671s] Number of Extracted Coupling Cap. : 1784844
[09/09 23:22:59   2671s] Opening parasitic data file '/tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d' for reading (mem: 2570.695M)
[09/09 23:22:59   2671s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
[09/09 23:22:59   2671s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2570.7M)
[09/09 23:22:59   2671s] Creating parasitic data file '/tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb_Filter.rcdb.d' for storing RC.
[09/09 23:23:00   2672s] Closing parasitic data file '/tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d': 44628 access done (mem: 2570.695M)
[09/09 23:23:00   2672s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2570.695M)
[09/09 23:23:00   2672s] Opening parasitic data file '/tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d' for reading (mem: 2570.695M)
[09/09 23:23:00   2672s] processing rcdb (/tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d) for hinst (top) of cell (croc_chip);
[09/09 23:23:00   2673s] Closing parasitic data file '/tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d': 0 access done (mem: 2570.695M)
[09/09 23:23:00   2673s] Lumped Parasitic Loading Completed (total cpu=0:00:00.8, real=0:00:00.0, current mem=2570.695M)
[09/09 23:23:00   2673s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:15.1  Real Time: 0:00:14.0  MEM: 2570.695M)
[09/09 23:23:01   2673s] Opening parasitic data file '/tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d' for reading (mem: 2515.535M)
[09/09 23:23:01   2673s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2515.5M)
[09/09 23:23:01   2673s] LayerId::1 widthSet size::1
[09/09 23:23:01   2673s] LayerId::2 widthSet size::3
[09/09 23:23:01   2673s] LayerId::3 widthSet size::3
[09/09 23:23:01   2673s] LayerId::4 widthSet size::3
[09/09 23:23:01   2673s] LayerId::5 widthSet size::3
[09/09 23:23:01   2673s] LayerId::6 widthSet size::1
[09/09 23:23:01   2673s] LayerId::7 widthSet size::1
[09/09 23:23:01   2673s] Initializing multi-corner resistance tables ...
[09/09 23:23:01   2673s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.291079 ; uaWl: 1.000000 ; uaWlH: 0.463686 ; aWlH: 0.000000 ; Pmax: 0.895100 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/09 23:23:02   2676s] Starting delay calculation for Hold views
[09/09 23:23:02   2677s] #################################################################################
[09/09 23:23:02   2677s] # Design Stage: PostRoute
[09/09 23:23:02   2677s] # Design Name: croc_chip
[09/09 23:23:02   2677s] # Design Mode: 130nm
[09/09 23:23:02   2677s] # Analysis Mode: MMMC OCV 
[09/09 23:23:02   2677s] # Parasitics Mode: SPEF/RCDB
[09/09 23:23:02   2677s] # Signoff Settings: SI Off 
[09/09 23:23:02   2677s] #################################################################################
[09/09 23:23:03   2677s] Topological Sorting (REAL = 0:00:00.0, MEM = 2509.5M, InitMEM = 2509.5M)
[09/09 23:23:03   2677s] Calculate late delays in OCV mode...
[09/09 23:23:03   2677s] Calculate early delays in OCV mode...
[09/09 23:23:03   2677s] Start delay calculation (fullDC) (8 T). (MEM=2509.54)
[09/09 23:23:03   2677s] *** Calculating scaling factor for sky130_bc libraries using the default operating condition of each library.
[09/09 23:23:03   2677s] End AAE Lib Interpolated Model. (MEM=2534.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 23:23:03   2678s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 23:23:03   2678s] Type 'man IMPESI-3194' for more detail.
[09/09 23:23:03   2678s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 23:23:03   2678s] Type 'man IMPESI-3199' for more detail.
[09/09 23:23:03   2678s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 23:23:03   2678s] Type 'man IMPESI-3194' for more detail.
[09/09 23:23:03   2678s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 23:23:03   2678s] Type 'man IMPESI-3199' for more detail.
[09/09 23:23:03   2678s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 23:23:03   2678s] Type 'man IMPESI-3194' for more detail.
[09/09 23:23:03   2678s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 23:23:03   2678s] Type 'man IMPESI-3199' for more detail.
[09/09 23:23:03   2678s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 23:23:03   2678s] Type 'man IMPESI-3194' for more detail.
[09/09 23:23:03   2678s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 23:23:03   2678s] Type 'man IMPESI-3199' for more detail.
[09/09 23:23:03   2678s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 23:23:03   2678s] Type 'man IMPESI-3194' for more detail.
[09/09 23:23:03   2678s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 23:23:03   2678s] Type 'man IMPESI-3199' for more detail.
[09/09 23:23:03   2678s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 23:23:03   2678s] Type 'man IMPESI-3194' for more detail.
[09/09 23:23:03   2678s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 23:23:03   2678s] Type 'man IMPESI-3199' for more detail.
[09/09 23:23:03   2678s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 23:23:03   2678s] Type 'man IMPESI-3194' for more detail.
[09/09 23:23:03   2678s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 23:23:03   2678s] Type 'man IMPESI-3199' for more detail.
[09/09 23:23:03   2678s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 23:23:03   2678s] Type 'man IMPESI-3194' for more detail.
[09/09 23:23:03   2678s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 23:23:03   2678s] Type 'man IMPESI-3199' for more detail.
[09/09 23:23:03   2678s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 23:23:03   2678s] Type 'man IMPESI-3194' for more detail.
[09/09 23:23:03   2678s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 23:23:03   2678s] Type 'man IMPESI-3199' for more detail.
[09/09 23:23:03   2678s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 23:23:03   2678s] Type 'man IMPESI-3194' for more detail.
[09/09 23:23:03   2678s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 23:23:03   2678s] Type 'man IMPESI-3199' for more detail.
[09/09 23:23:03   2678s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 23:23:03   2678s] Type 'man IMPESI-3194' for more detail.
[09/09 23:23:03   2678s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 23:23:03   2678s] Type 'man IMPESI-3194' for more detail.
[09/09 23:23:03   2678s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 23:23:03   2678s] Type 'man IMPESI-3199' for more detail.
[09/09 23:23:03   2678s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 23:23:03   2678s] Type 'man IMPESI-3194' for more detail.
[09/09 23:23:03   2678s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 23:23:03   2678s] Type 'man IMPESI-3199' for more detail.
[09/09 23:23:03   2678s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 23:23:03   2678s] Type 'man IMPESI-3194' for more detail.
[09/09 23:23:03   2678s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 23:23:03   2678s] Type 'man IMPESI-3199' for more detail.
[09/09 23:23:03   2678s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 23:23:03   2678s] Type 'man IMPESI-3194' for more detail.
[09/09 23:23:03   2678s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 23:23:03   2678s] Type 'man IMPESI-3199' for more detail.
[09/09 23:23:03   2678s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio20_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 23:23:03   2678s] Type 'man IMPESI-3194' for more detail.
[09/09 23:23:03   2678s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio20_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 23:23:03   2678s] Type 'man IMPESI-3199' for more detail.
[09/09 23:23:03   2678s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio21_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 23:23:03   2678s] Type 'man IMPESI-3194' for more detail.
[09/09 23:23:03   2678s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio21_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 23:23:03   2678s] Type 'man IMPESI-3199' for more detail.
[09/09 23:23:03   2678s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio22_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 23:23:03   2678s] Type 'man IMPESI-3194' for more detail.
[09/09 23:23:03   2678s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio22_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 23:23:03   2678s] Type 'man IMPESI-3199' for more detail.
[09/09 23:23:03   2678s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio23_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 23:23:03   2678s] Type 'man IMPESI-3194' for more detail.
[09/09 23:23:03   2678s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio23_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 23:23:03   2678s] Type 'man IMPESI-3199' for more detail.
[09/09 23:23:03   2678s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 23:23:03   2678s] Type 'man IMPESI-3194' for more detail.
[09/09 23:23:03   2678s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 23:23:03   2678s] Type 'man IMPESI-3199' for more detail.
[09/09 23:23:03   2678s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio25_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 23:23:03   2678s] Type 'man IMPESI-3199' for more detail.
[09/09 23:23:05   2687s] Glitch Analysis: View func_view_bc -- Total Number of Nets Skipped = 0. 
[09/09 23:23:05   2687s] Glitch Analysis: View func_view_bc -- Total Number of Nets Analyzed = 49489. 
[09/09 23:23:05   2687s] Total number of fetched objects 49489
[09/09 23:23:05   2688s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[09/09 23:23:05   2688s] End delay calculation. (MEM=2846.09 CPU=0:00:09.4 REAL=0:00:02.0)
[09/09 23:23:05   2688s] End delay calculation (fullDC). (MEM=2846.09 CPU=0:00:10.7 REAL=0:00:02.0)
[09/09 23:23:05   2688s] *** CDM Built up (cpu=0:00:11.0  real=0:00:03.0  mem= 2846.1M) ***
[09/09 23:23:06   2691s] *** Done Building Timing Graph (cpu=0:00:14.5 real=0:00:04.0 totSessionCpu=0:44:51 mem=2846.1M)
[09/09 23:23:06   2691s] Done building cte hold timing graph (HoldAware) cpu=0:00:17.1 real=0:00:04.0 totSessionCpu=0:44:51 mem=2846.1M ***
[09/09 23:23:07   2694s] Starting delay calculation for Setup views
[09/09 23:23:07   2694s] Starting SI iteration 1 using Infinite Timing Windows
[09/09 23:23:07   2694s] #################################################################################
[09/09 23:23:07   2694s] # Design Stage: PostRoute
[09/09 23:23:07   2694s] # Design Name: croc_chip
[09/09 23:23:07   2694s] # Design Mode: 130nm
[09/09 23:23:07   2694s] # Analysis Mode: MMMC OCV 
[09/09 23:23:07   2694s] # Parasitics Mode: SPEF/RCDB
[09/09 23:23:07   2694s] # Signoff Settings: SI On 
[09/09 23:23:07   2694s] #################################################################################
[09/09 23:23:07   2695s] Topological Sorting (REAL = 0:00:00.0, MEM = 2851.5M, InitMEM = 2851.5M)
[09/09 23:23:07   2695s] Setting infinite Tws ...
[09/09 23:23:07   2695s] First Iteration Infinite Tw... 
[09/09 23:23:07   2695s] Calculate early delays in OCV mode...
[09/09 23:23:07   2695s] Calculate late delays in OCV mode...
[09/09 23:23:07   2695s] Start delay calculation (fullDC) (8 T). (MEM=2851.46)
[09/09 23:23:07   2695s] *** Calculating scaling factor for sky130_wc libraries using the default operating condition of each library.
[09/09 23:23:08   2696s] End AAE Lib Interpolated Model. (MEM=2868.49 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 23:23:08   2697s] **WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
[09/09 23:23:08   2697s] **WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
[09/09 23:23:08   2697s] **WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
[09/09 23:23:08   2697s] **WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
[09/09 23:23:08   2697s] **WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
[09/09 23:23:08   2697s] **WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
[09/09 23:23:08   2697s] **WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
[09/09 23:23:08   2697s] **WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
[09/09 23:23:08   2697s] **WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
[09/09 23:23:08   2697s] **WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
[09/09 23:23:08   2697s] **WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
[09/09 23:23:08   2697s] **WARN: (IMPESI-3095):	Net: 'gpio9_io' has no receivers. SI analysis is not performed.
[09/09 23:23:08   2697s] **WARN: (IMPESI-3095):	Net: 'gpio10_io' has no receivers. SI analysis is not performed.
[09/09 23:23:08   2697s] **WARN: (IMPESI-3095):	Net: 'gpio11_io' has no receivers. SI analysis is not performed.
[09/09 23:23:08   2697s] **WARN: (IMPESI-3095):	Net: 'gpio8_io' has no receivers. SI analysis is not performed.
[09/09 23:23:08   2697s] **WARN: (IMPESI-3095):	Net: 'gpio9_io' has no receivers. SI analysis is not performed.
[09/09 23:23:08   2697s] **WARN: (IMPESI-3095):	Net: 'gpio10_io' has no receivers. SI analysis is not performed.
[09/09 23:23:08   2697s] **WARN: (IMPESI-3095):	Net: 'gpio11_io' has no receivers. SI analysis is not performed.
[09/09 23:23:08   2697s] **WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
[09/09 23:23:08   2697s] **WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
[09/09 23:23:10   2712s] Total number of fetched objects 49489
[09/09 23:23:10   2712s] AAE_INFO-618: Total number of nets in the design is 50814,  97.5 percent of the nets selected for SI analysis
[09/09 23:23:10   2712s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[09/09 23:23:10   2712s] End delay calculation. (MEM=2837.97 CPU=0:00:15.4 REAL=0:00:02.0)
[09/09 23:23:10   2712s] End delay calculation (fullDC). (MEM=2837.97 CPU=0:00:16.6 REAL=0:00:03.0)
[09/09 23:23:10   2712s] *** CDM Built up (cpu=0:00:17.8  real=0:00:03.0  mem= 2838.0M) ***
[09/09 23:23:11   2716s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2838.0M)
[09/09 23:23:11   2716s] Add other clocks and setupCteToAAEClockMapping during iter 1
[09/09 23:23:11   2716s] Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 2838.0M)
[09/09 23:23:11   2716s] 
[09/09 23:23:11   2716s] Executing IPO callback for view pruning ..
[09/09 23:23:11   2716s] Starting SI iteration 2
[09/09 23:23:12   2717s] Calculate early delays in OCV mode...
[09/09 23:23:12   2717s] Calculate late delays in OCV mode...
[09/09 23:23:12   2717s] Start delay calculation (fullDC) (8 T). (MEM=2531.1)
[09/09 23:23:12   2717s] End AAE Lib Interpolated Model. (MEM=2531.1 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 23:23:12   2720s] Glitch Analysis: View func_view_wc -- Total Number of Nets Skipped = 2. 
[09/09 23:23:12   2720s] Glitch Analysis: View func_view_wc -- Total Number of Nets Analyzed = 49489. 
[09/09 23:23:12   2720s] Total number of fetched objects 49489
[09/09 23:23:12   2720s] AAE_INFO-618: Total number of nets in the design is 50814,  4.3 percent of the nets selected for SI analysis
[09/09 23:23:12   2720s] End delay calculation. (MEM=2842.4 CPU=0:00:02.7 REAL=0:00:00.0)
[09/09 23:23:12   2720s] End delay calculation (fullDC). (MEM=2842.4 CPU=0:00:03.0 REAL=0:00:00.0)
[09/09 23:23:12   2720s] *** CDM Built up (cpu=0:00:03.0  real=0:00:00.0  mem= 2842.4M) ***
[09/09 23:23:13   2723s] *** Done Building Timing Graph (cpu=0:00:28.9 real=0:00:06.0 totSessionCpu=0:45:23 mem=2840.4M)
[09/09 23:23:13   2723s] End AAE Lib Interpolated Model. (MEM=2840.4 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 23:23:13   2723s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2840.4M
[09/09 23:23:13   2723s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.049, REAL:0.050, MEM:2840.4M
[09/09 23:23:14   2725s] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -2.737  |  0.000  |  1.580  | -2.737  |   N/A   |  6.809  |  0.151  |  1.117  |
|           TNS (ns):| -49.254 |  0.000  |  0.000  | -49.254 |   N/A   |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|   35    |    0    |    0    |   35    |   N/A   |    0    |    0    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.096   |    167 (167)     |
|   max_tran     |      0 (0)       |   0.000    |     41 (92)      |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.268%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:14, real = 0:00:31, mem = 2050.7M, totSessionCpu=0:45:26 **
[09/09 23:23:14   2725s] Setting latch borrow mode to budget during optimization.
[09/09 23:23:15   2730s] Info: Done creating the CCOpt slew target map.
[09/09 23:23:15   2731s] Glitch fixing enabled
[09/09 23:23:15   2731s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[09/09 23:23:15   2731s] Running CCOpt-PRO on entire clock network
[09/09 23:23:15   2731s] Net route status summary:
[09/09 23:23:15   2731s]   Clock:       244 (unrouted=3, trialRouted=0, noStatus=0, routed=241, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[09/09 23:23:15   2731s]   Non-clock: 50570 (unrouted=6231, trialRouted=0, noStatus=0, routed=44339, fixed=0, [crossesIlmBoundary=0, tooFewTerms=6186, (crossesIlmBoundary AND tooFewTerms=0)])
[09/09 23:23:15   2731s] Clock tree cells fixed by user: 1 out of 241 (0.415%)
[09/09 23:23:15   2731s] PRO...
[09/09 23:23:15   2731s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[09/09 23:23:15   2731s] Initializing clock structures...
[09/09 23:23:15   2731s]   Creating own balancer
[09/09 23:23:15   2731s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[09/09 23:23:15   2731s]   Removing CTS place status from clock tree and sinks.
[09/09 23:23:15   2731s] Removed CTS place status from 217 clock cells (out of 247 ) and 0 clock sinks (out of 0 ).
[09/09 23:23:15   2731s]   Initializing legalizer
[09/09 23:23:15   2731s]   Using cell based legalization.
[09/09 23:23:15   2731s] OPERPROF: Starting DPlace-Init at level 1, MEM:2545.9M
[09/09 23:23:15   2731s] #spOpts: N=130 mergeVia=F 
[09/09 23:23:16   2731s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2545.9M
[09/09 23:23:16   2731s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/09 23:23:16   2731s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.048, REAL:0.048, MEM:2545.9M
[09/09 23:23:16   2731s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=2545.9MB).
[09/09 23:23:16   2731s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.112, REAL:0.113, MEM:2545.9M
[09/09 23:23:16   2731s] (I)       Load db... (mem=2545.9M)
[09/09 23:23:16   2731s] (I)       Read data from FE... (mem=2545.9M)
[09/09 23:23:16   2731s] (I)       Read nodes and places... (mem=2545.9M)
[09/09 23:23:16   2731s] (I)       Number of ignored instance 0
[09/09 23:23:16   2731s] (I)       Number of inbound cells 0
[09/09 23:23:16   2731s] (I)       numMoveCells=43969, numMacros=66  numPads=48  numMultiRowHeightInsts=0
[09/09 23:23:16   2731s] (I)       cell height: 3780, count: 43969
[09/09 23:23:16   2731s] (I)       Done Read nodes and places (cpu=0.071s, mem=2561.9M)
[09/09 23:23:16   2731s] (I)       Read rows... (mem=2561.9M)
[09/09 23:23:16   2731s] (I)       rowRegion is not equal to core box, resetting core box
[09/09 23:23:16   2731s] (I)       rowRegion : (348000, 348000) - (1492320, 1489560)
[09/09 23:23:16   2731s] (I)       coreBox   : (348000, 348000) - (1492320, 1492020)
[09/09 23:23:16   2731s] (I)       Done Read rows (cpu=0.000s, mem=2561.9M)
[09/09 23:23:16   2731s] (I)       Done Read data from FE (cpu=0.072s, mem=2561.9M)
[09/09 23:23:16   2731s] (I)       Done Load db (cpu=0.072s, mem=2561.9M)
[09/09 23:23:16   2731s] (I)       Constructing placeable region... (mem=2561.9M)
[09/09 23:23:16   2731s] (I)       Constructing bin map
[09/09 23:23:16   2731s] (I)       Initialize bin information with width=37800 height=37800
[09/09 23:23:16   2731s] (I)       Done constructing bin map
[09/09 23:23:16   2731s] (I)       Removing 147 blocked bin with high fixed inst density
[09/09 23:23:16   2731s] (I)       Compute region effective width... (mem=2561.9M)
[09/09 23:23:16   2731s] (I)       Done Compute region effective width (cpu=0.001s, mem=2561.9M)
[09/09 23:23:16   2731s] (I)       Done Constructing placeable region (cpu=0.016s, mem=2561.9M)
[09/09 23:23:16   2731s] Accumulated time to calculate placeable region: 0.00048
[09/09 23:23:16   2731s] Accumulated time to calculate placeable region: 0.000644
[09/09 23:23:16   2731s] Accumulated time to calculate placeable region: 0.000818
[09/09 23:23:16   2731s] Accumulated time to calculate placeable region: 0.000909
[09/09 23:23:16   2731s] Accumulated time to calculate placeable region: 0.000955
[09/09 23:23:16   2731s] Accumulated time to calculate placeable region: 0.00112
[09/09 23:23:16   2731s]   Reconstructing clock tree datastructures...
[09/09 23:23:16   2731s]     Validating CTS configuration...
[09/09 23:23:16   2731s]     Checking module port directions...
[09/09 23:23:16   2731s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 23:23:16   2731s]     Non-default CCOpt properties:
[09/09 23:23:16   2731s]     adjacent_rows_legal: true (default: false)
[09/09 23:23:16   2731s]     allow_non_fterm_identical_swaps: 0 (default: true)
[09/09 23:23:16   2731s]     buffer_cells is set for at least one object
[09/09 23:23:16   2731s]     cannot_merge_reason is set for at least one object
[09/09 23:23:16   2731s]     cell_density is set for at least one object
[09/09 23:23:16   2731s]     cell_halo_rows: 0 (default: 1)
[09/09 23:23:16   2731s]     cell_halo_sites: 0 (default: 4)
[09/09 23:23:16   2731s]     clock_nets_detailed_routed: 1 (default: false)
[09/09 23:23:16   2731s]     force_design_routing_status: 1 (default: auto)
[09/09 23:23:16   2731s]     original_names is set for at least one object
[09/09 23:23:16   2731s]     override_minimum_skew_target: 1 (default: false)
[09/09 23:23:16   2731s]     primary_delay_corner: delay_wc (default: )
[09/09 23:23:16   2731s]     route_type is set for at least one object
[09/09 23:23:16   2731s]     source_driver is set for at least one object
[09/09 23:23:16   2731s]     target_insertion_delay is set for at least one object
[09/09 23:23:16   2731s]     target_max_trans is set for at least one object
[09/09 23:23:16   2731s]     target_max_trans_sdc is set for at least one object
[09/09 23:23:16   2731s]     target_skew is set for at least one object
[09/09 23:23:16   2731s]     target_skew_wire is set for at least one object
[09/09 23:23:16   2731s]     Route type trimming info:
[09/09 23:23:16   2731s]       No route type modifications were made.
[09/09 23:23:16   2731s] (I)       Initializing Steiner engine. 
[09/09 23:23:16   2731s] End AAE Lib Interpolated Model. (MEM=2600.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 23:23:16   2731s]     Library trimming buffers in power domain auto-default and half-corner delay_wc:setup.late removed 0 of 4 cells
[09/09 23:23:16   2731s]     Original list had 4 cells:
[09/09 23:23:16   2731s]     sg13g2_buf_16 sg13g2_buf_8 sg13g2_buf_4 sg13g2_buf_2 
[09/09 23:23:16   2731s]     Library trimming was not able to trim any cells:
[09/09 23:23:16   2731s]     sg13g2_buf_16 sg13g2_buf_8 sg13g2_buf_4 sg13g2_buf_2 
[09/09 23:23:16   2731s] Accumulated time to calculate placeable region: 0.00125
[09/09 23:23:16   2731s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk_jtg. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[09/09 23:23:16   2731s]     Library trimming inverters in power domain auto-default and half-corner delay_wc:setup.late removed 0 of 4 cells
[09/09 23:23:16   2731s]     Original list had 4 cells:
[09/09 23:23:16   2731s]     sg13g2_inv_8 sg13g2_inv_4 sg13g2_inv_2 sg13g2_inv_1 
[09/09 23:23:16   2731s]     Library trimming was not able to trim any cells:
[09/09 23:23:16   2731s]     sg13g2_inv_8 sg13g2_inv_4 sg13g2_inv_2 sg13g2_inv_1 
[09/09 23:23:16   2731s] Accumulated time to calculate placeable region: 0.00143
[09/09 23:23:18   2733s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk_rtc. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[09/09 23:23:18   2733s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk_sys. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[09/09 23:23:18   2733s]     Clock tree balancer configuration for clock_trees clk_jtg clk_rtc clk_sys:
[09/09 23:23:18   2733s]     Non-default CCOpt properties:
[09/09 23:23:18   2733s]       cell_density: 1 (default: 0.75)
[09/09 23:23:18   2733s]       route_type (leaf): clk_leaf_ccopt_autotrimmed (default: default)
[09/09 23:23:18   2733s]       route_type (trunk): clk_trunk (default: default)
[09/09 23:23:18   2733s]       route_type (top): default_route_type_nonleaf (default: default)
[09/09 23:23:18   2733s]       source_driver: sg13g2_IOPadOut16mA/c2p sg13g2_IOPadOut16mA/pad (default: )
[09/09 23:23:18   2733s]     For power domain auto-default:
[09/09 23:23:18   2733s]       Buffers:     sg13g2_buf_16 sg13g2_buf_8 sg13g2_buf_4 sg13g2_buf_2 
[09/09 23:23:18   2733s]       Inverters:   sg13g2_inv_8 sg13g2_inv_4 sg13g2_inv_2 sg13g2_inv_1 
[09/09 23:23:18   2733s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 1073442.132um^2
[09/09 23:23:18   2733s]     Top Routing info:
[09/09 23:23:18   2733s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[09/09 23:23:18   2733s]       Unshielded; Mask Constraint: 0; Source: route_type.
[09/09 23:23:18   2733s]     Trunk Routing info:
[09/09 23:23:18   2733s]       Route-type name: clk_trunk; Top/bottom preferred layer name: Metal5/Metal3; 
[09/09 23:23:18   2733s]       Non-default rule name: ndr_3w3s; Unshielded; Mask Constraint: 0; Source: route_type.
[09/09 23:23:18   2733s]     Leaf Routing info:
[09/09 23:23:18   2733s]       Route-type name: clk_leaf_ccopt_autotrimmed; Top/bottom preferred layer name: Metal4/Metal2; 
[09/09 23:23:18   2733s]       Non-default rule name: ndr_2w2s; Unshielded; Mask Constraint: 0; Source: route_type.
[09/09 23:23:18   2733s]     For timing_corner delay_wc:setup, late and power domain auto-default:
[09/09 23:23:18   2733s]       Slew time target (leaf):    0.800ns
[09/09 23:23:18   2733s]       Slew time target (trunk):   0.800ns
[09/09 23:23:18   2733s]       Slew time target (top):     0.800ns (Note: no nets are considered top nets in this clock tree)
[09/09 23:23:18   2733s]       Buffer unit delay: 0.290ns
[09/09 23:23:18   2733s]       Buffer max distance: 5031.402um
[09/09 23:23:18   2733s]     Fastest wire driving cells and distances:
[09/09 23:23:18   2733s]       Buffer    : {lib_cell:sg13g2_buf_16, fastest_considered_half_corner=delay_wc:setup.late, optimalDrivingDistance=4223.559um, saturatedSlew=0.560ns, speed=6140.679um per ns, cellArea=10.740um^2 per 1000um}
[09/09 23:23:18   2733s]       Inverter  : {lib_cell:sg13g2_inv_8, fastest_considered_half_corner=delay_wc:setup.late, optimalDrivingDistance=2713.921um, saturatedSlew=0.544ns, speed=4205.022um per ns, cellArea=6.686um^2 per 1000um}
[09/09 23:23:18   2733s]     
[09/09 23:23:18   2733s]     
[09/09 23:23:18   2733s]     Logic Sizing Table:
[09/09 23:23:18   2733s]     
[09/09 23:23:18   2733s]     --------------------------------------------------------------------------------
[09/09 23:23:18   2733s]     Cell              Instance count    Source         Eligible library cells
[09/09 23:23:18   2733s]     --------------------------------------------------------------------------------
[09/09 23:23:18   2733s]     sg13g2_IOPadIn          2           library set    {sg13g2_IOPadIn}
[09/09 23:23:18   2733s]     sg13g2_mux2_1           1           library set    {sg13g2_mux2_2 sg13g2_mux2_1}
[09/09 23:23:18   2733s]     --------------------------------------------------------------------------------
[09/09 23:23:18   2733s]     
[09/09 23:23:18   2733s]     
[09/09 23:23:18   2733s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/09 23:23:18   2733s] Type 'man IMPCCOPT-1260' for more detail.
[09/09 23:23:18   2733s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/09 23:23:18   2733s] Type 'man IMPCCOPT-1260' for more detail.
[09/09 23:23:18   2733s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_rtc/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/09 23:23:18   2733s] Type 'man IMPCCOPT-1260' for more detail.
[09/09 23:23:18   2733s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_rtc/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/09 23:23:18   2733s] Type 'man IMPCCOPT-1260' for more detail.
[09/09 23:23:18   2733s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_sys/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/09 23:23:18   2733s] Type 'man IMPCCOPT-1260' for more detail.
[09/09 23:23:18   2733s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_sys/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/09 23:23:18   2733s] Type 'man IMPCCOPT-1260' for more detail.
[09/09 23:23:18   2733s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/09 23:23:18   2733s] Type 'man IMPCCOPT-1260' for more detail.
[09/09 23:23:18   2733s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/09 23:23:18   2733s] Type 'man IMPCCOPT-1260' for more detail.
[09/09 23:23:18   2733s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/09 23:23:18   2733s] Type 'man IMPCCOPT-1260' for more detail.
[09/09 23:23:18   2733s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/09 23:23:18   2733s] Type 'man IMPCCOPT-1260' for more detail.
[09/09 23:23:18   2733s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_rtc/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/09 23:23:18   2733s] Type 'man IMPCCOPT-1260' for more detail.
[09/09 23:23:18   2733s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_rtc/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/09 23:23:18   2733s] Type 'man IMPCCOPT-1260' for more detail.
[09/09 23:23:18   2733s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_rtc/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/09 23:23:18   2733s] Type 'man IMPCCOPT-1260' for more detail.
[09/09 23:23:18   2733s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_rtc/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/09 23:23:18   2733s] Type 'man IMPCCOPT-1260' for more detail.
[09/09 23:23:18   2733s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_sys/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/09 23:23:18   2733s] Type 'man IMPCCOPT-1260' for more detail.
[09/09 23:23:18   2733s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_sys/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/09 23:23:18   2733s] Type 'man IMPCCOPT-1260' for more detail.
[09/09 23:23:18   2733s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_sys/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/09 23:23:18   2733s] Type 'man IMPCCOPT-1260' for more detail.
[09/09 23:23:18   2733s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_sys/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/09 23:23:18   2733s] Type 'man IMPCCOPT-1260' for more detail.
[09/09 23:23:18   2733s]     Clock tree timing engine global stage delay update for delay_wc:setup.late...
[09/09 23:23:18   2734s]     Clock tree timing engine global stage delay update for delay_wc:setup.late done. (took cpu=0:00:00.6 real=0:00:00.1)
[09/09 23:23:18   2734s]     Clock tree clk_sys has 1 slew violation.
[09/09 23:23:18   2734s]     Clock tree balancer configuration for skew_group clk_jtg/func_mode_ideal_bc:
[09/09 23:23:18   2734s]       Sources:                     pin jtag_tck_i
[09/09 23:23:18   2734s]       Total number of sinks:       290
[09/09 23:23:18   2734s]       Delay constrained sinks:     289
[09/09 23:23:18   2734s]       Non-leaf sinks:              0
[09/09 23:23:18   2734s]       Ignore pins:                 0
[09/09 23:23:18   2734s]      Timing corner delay_wc:setup.late:
[09/09 23:23:18   2734s]       Skew target:                 0.150ns
[09/09 23:23:18   2734s]     Clock tree balancer configuration for skew_group clk_jtg/func_mode_ideal_wc:
[09/09 23:23:18   2734s]       Sources:                     pin jtag_tck_i
[09/09 23:23:18   2734s]       Total number of sinks:       290
[09/09 23:23:18   2734s]       Delay constrained sinks:     289
[09/09 23:23:18   2734s]       Non-leaf sinks:              0
[09/09 23:23:18   2734s]       Ignore pins:                 0
[09/09 23:23:18   2734s]      Timing corner delay_wc:setup.late:
[09/09 23:23:18   2734s]       Skew target:                 0.150ns
[09/09 23:23:18   2734s]     Clock tree balancer configuration for skew_group clk_rtc/func_mode_ideal_bc:
[09/09 23:23:18   2734s]       Sources:                     pin ref_clk_i
[09/09 23:23:18   2734s]       Total number of sinks:       1
[09/09 23:23:18   2734s]       Delay constrained sinks:     0
[09/09 23:23:18   2734s]       Non-leaf sinks:              0
[09/09 23:23:18   2734s]       Ignore pins:                 0
[09/09 23:23:18   2734s]      Timing corner delay_wc:setup.late:
[09/09 23:23:18   2734s]       Skew target:                 0.150ns
[09/09 23:23:18   2734s]     Clock tree balancer configuration for skew_group clk_rtc/func_mode_ideal_wc:
[09/09 23:23:18   2734s]       Sources:                     pin ref_clk_i
[09/09 23:23:18   2734s]       Total number of sinks:       1
[09/09 23:23:18   2734s]       Delay constrained sinks:     0
[09/09 23:23:18   2734s]       Non-leaf sinks:              0
[09/09 23:23:18   2734s]       Ignore pins:                 0
[09/09 23:23:18   2734s]      Timing corner delay_wc:setup.late:
[09/09 23:23:18   2734s]       Skew target:                 0.150ns
[09/09 23:23:18   2734s]     Clock tree balancer configuration for skew_group clk_sys/func_mode_ideal_bc:
[09/09 23:23:18   2734s]       Sources:                     pin clk_i
[09/09 23:23:18   2734s]       Total number of sinks:       4983
[09/09 23:23:18   2734s]       Delay constrained sinks:     4982
[09/09 23:23:18   2734s]       Non-leaf sinks:              0
[09/09 23:23:18   2734s]       Ignore pins:                 0
[09/09 23:23:18   2734s]      Timing corner delay_wc:setup.late:
[09/09 23:23:18   2734s]       Skew target:                 0.150ns
[09/09 23:23:18   2734s]     Clock tree balancer configuration for skew_group clk_sys/func_mode_ideal_wc:
[09/09 23:23:18   2734s]       Sources:                     pin clk_i
[09/09 23:23:18   2734s]       Total number of sinks:       4983
[09/09 23:23:18   2734s]       Delay constrained sinks:     4982
[09/09 23:23:18   2734s]       Non-leaf sinks:              0
[09/09 23:23:18   2734s]       Ignore pins:                 0
[09/09 23:23:18   2734s]      Timing corner delay_wc:setup.late:
[09/09 23:23:18   2734s]       Skew target:                 0.150ns
[09/09 23:23:18   2734s]     
[09/09 23:23:18   2734s]     Clock Tree Violations Report
[09/09 23:23:18   2734s]     ============================
[09/09 23:23:18   2734s]     
[09/09 23:23:18   2734s]     The clock tree has violations that CCOpt may not be able to correct due to the design settings.
[09/09 23:23:18   2734s]     A common cause is that the violation occurs in a part of the design (e.g. an ILM) that CCOpt cannot change.
[09/09 23:23:18   2734s]     Consider reviewing your design and relaunching CCOpt.
[09/09 23:23:18   2734s]     
[09/09 23:23:18   2734s]     
[09/09 23:23:18   2734s]     Max Slew Violations
[09/09 23:23:18   2734s]     -------------------
[09/09 23:23:18   2734s]     
[09/09 23:23:18   2734s]     Found 3 slew violations below cell i_croc_soc/i_croc/manual_cts (a lib_cell sg13g2_buf_1) at (1144.800,1327.020), in power domain auto-default, which drives a net i_croc_soc/i_croc/FE_RN_5 which is user don't touch with half corner delay_wc:setup.late. The worst violation was at the pin i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut/A_CLK with a slew time target of 0.500ns. Achieved a slew time of 2.107ns.
[09/09 23:23:18   2734s]     
[09/09 23:23:18   2734s]     
[09/09 23:23:18   2734s]     
[09/09 23:23:18   2734s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk_jtg: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/09 23:23:18   2734s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk_jtg: preferred layers Metal3-Metal5 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/09 23:23:18   2734s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk_jtg: preferred layers Metal2-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/09 23:23:18   2734s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk_rtc: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/09 23:23:18   2734s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk_rtc: preferred layers Metal3-Metal5 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/09 23:23:18   2734s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk_rtc: preferred layers Metal2-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/09 23:23:18   2734s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk_sys: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/09 23:23:18   2734s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk_sys: preferred layers Metal3-Metal5 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/09 23:23:18   2734s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk_sys: preferred layers Metal2-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/09 23:23:18   2734s]     Primary reporting skew groups are:
[09/09 23:23:18   2734s]     skew_group clk_sys/func_mode_ideal_bc with 4983 clock sinks
[09/09 23:23:18   2734s]     
[09/09 23:23:18   2734s]     Clock DAG stats initial state:
[09/09 23:23:18   2734s]       cell counts      : b=237, i=1, icg=0, nicg=0, l=3, total=241
[09/09 23:23:18   2734s]       cell areas       : b=3048.192um^2, i=5.443um^2, icg=0.000um^2, nicg=0.000um^2, l=28818.144um^2, total=31871.779um^2
[09/09 23:23:18   2734s]       hp wire lengths  : top=0.000um, trunk=10635.490um, leaf=29963.838um, total=40599.328um
[09/09 23:23:18   2734s]     Clock DAG library cell distribution initial state {count}:
[09/09 23:23:18   2734s]        Bufs: sg13g2_buf_16: 9 sg13g2_buf_8: 14 sg13g2_buf_4: 68 sg13g2_buf_2: 145 sg13g2_buf_1: 1 
[09/09 23:23:18   2734s]        Invs: sg13g2_inv_1: 1 
[09/09 23:23:18   2734s]      Logics: sg13g2_IOPadIn: 2 sg13g2_mux2_1: 1 
[09/09 23:23:18   2734s] Route-type name: clk_leaf_ccopt_autotrimmed; Top/bottom preferred layer name: Metal4/Metal2; 
[09/09 23:23:18   2734s] Non-default rule name: ndr_2w2s; Unshielded; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[09/09 23:23:18   2734s] 
[09/09 23:23:18   2734s] Layer information for route type clk_leaf_ccopt_autotrimmed:
[09/09 23:23:18   2734s] 
[09/09 23:23:18   2734s] ------------------------------------------------------------------------------------
[09/09 23:23:18   2734s] Layer        Preferred    Route    Res.          Cap.          RC           Tracks
[09/09 23:23:18   2734s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)    Relative
[09/09 23:23:18   2734s]                                                                             to Layer
[09/09 23:23:18   2734s] ------------------------------------------------------------------------------------
[09/09 23:23:18   2734s] Metal1       N            V          0.844         0.235         0.198          1
[09/09 23:23:18   2734s] Metal2       Y            H          0.258         0.227         0.059          3
[09/09 23:23:18   2734s] Metal3       Y            V          0.258         0.206         0.053          3
[09/09 23:23:18   2734s] Metal4       Y            H          0.258         0.227         0.059          3
[09/09 23:23:18   2734s] Metal5       N            V          0.258         0.206         0.053          3
[09/09 23:23:18   2734s] TopMetal1    N            H          0.013         0.320         0.004         13
[09/09 23:23:18   2734s] TopMetal2    N            V          0.007         0.307         0.002         15
[09/09 23:23:18   2734s] ------------------------------------------------------------------------------------
[09/09 23:23:18   2734s] 
[09/09 23:23:18   2734s] Route-type name: clk_trunk; Top/bottom preferred layer name: Metal5/Metal3; 
[09/09 23:23:18   2734s] Non-default rule name: ndr_3w3s; Unshielded; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[09/09 23:23:18   2734s] 
[09/09 23:23:18   2734s] Layer information for route type clk_trunk:
[09/09 23:23:18   2734s] 
[09/09 23:23:18   2734s] ------------------------------------------------------------------------------------
[09/09 23:23:18   2734s] Layer        Preferred    Route    Res.          Cap.          RC           Tracks
[09/09 23:23:18   2734s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)    Relative
[09/09 23:23:18   2734s]                                                                             to Layer
[09/09 23:23:18   2734s] ------------------------------------------------------------------------------------
[09/09 23:23:18   2734s] Metal1       N            V          0.844         0.235         0.198          1
[09/09 23:23:18   2734s] Metal2       N            H          0.172         0.214         0.037          5
[09/09 23:23:18   2734s] Metal3       Y            V          0.172         0.200         0.034          5
[09/09 23:23:18   2734s] Metal4       Y            H          0.172         0.214         0.037          5
[09/09 23:23:18   2734s] Metal5       Y            V          0.172         0.200         0.034          5
[09/09 23:23:18   2734s] TopMetal1    N            H          0.013         0.320         0.004         13
[09/09 23:23:18   2734s] TopMetal2    N            V          0.007         0.307         0.002         15
[09/09 23:23:18   2734s] ------------------------------------------------------------------------------------
[09/09 23:23:18   2734s] 
[09/09 23:23:18   2734s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[09/09 23:23:18   2734s] Unshielded; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[09/09 23:23:18   2734s] 
[09/09 23:23:18   2734s] Layer information for route type default_route_type_nonleaf:
[09/09 23:23:18   2734s] 
[09/09 23:23:18   2734s] ------------------------------------------------------------------------
[09/09 23:23:18   2734s] Layer        Preferred    Route    Res.          Cap.          RC
[09/09 23:23:18   2734s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[09/09 23:23:18   2734s] ------------------------------------------------------------------------
[09/09 23:23:18   2734s] Metal1       N            V          0.844         0.235         0.198
[09/09 23:23:18   2734s] Metal2       N            H          0.515         0.266         0.137
[09/09 23:23:18   2734s] Metal3       Y            V          0.515         0.254         0.131
[09/09 23:23:18   2734s] Metal4       Y            H          0.515         0.266         0.137
[09/09 23:23:18   2734s] Metal5       N            V          0.515         0.254         0.131
[09/09 23:23:18   2734s] TopMetal1    N            H          0.013         0.320         0.004
[09/09 23:23:18   2734s] TopMetal2    N            V          0.007         0.307         0.002
[09/09 23:23:18   2734s] ------------------------------------------------------------------------
[09/09 23:23:18   2734s] 
[09/09 23:23:18   2734s] 
[09/09 23:23:18   2734s] Via selection for estimated routes (rule default):
[09/09 23:23:18   2734s] 
[09/09 23:23:18   2734s] ------------------------------------------------------------------------------
[09/09 23:23:18   2734s] Layer                  Via Cell       Res.      Cap.     RC       Top of Stack
[09/09 23:23:18   2734s] Range                                 (Ohm)     (fF)     (fs)     Only
[09/09 23:23:18   2734s] ------------------------------------------------------------------------------
[09/09 23:23:18   2734s] Metal1-Metal2          Via1_YX_so     20.000    0.026    0.513    false
[09/09 23:23:18   2734s] Metal2-Metal3          Via2_YX_so     20.000    0.022    0.443    false
[09/09 23:23:18   2734s] Metal3-Metal4          Via3_YX_so     20.000    0.022    0.443    false
[09/09 23:23:18   2734s] Metal4-Metal5          Via4_YX_so     20.000    0.022    0.443    false
[09/09 23:23:18   2734s] Metal5-TopMetal1       TopVia1EWNS     4.000    0.147    0.587    false
[09/09 23:23:18   2734s] TopMetal1-TopMetal2    TopVia2EWNS     2.200    0.276    0.608    false
[09/09 23:23:18   2734s] ------------------------------------------------------------------------------
[09/09 23:23:18   2734s] 
[09/09 23:23:18   2734s] Via selection for estimated routes (rule ndr_2w2s):
[09/09 23:23:18   2734s] 
[09/09 23:23:18   2734s] ------------------------------------------------------------------------------
[09/09 23:23:18   2734s] Layer                  Via Cell       Res.      Cap.     RC       Top of Stack
[09/09 23:23:18   2734s] Range                                 (Ohm)     (fF)     (fs)     Only
[09/09 23:23:18   2734s] ------------------------------------------------------------------------------
[09/09 23:23:18   2734s] Metal1-Metal2          Via1_YX_so     20.000    0.026    0.513    false
[09/09 23:23:18   2734s] Metal2-Metal3          Via2_YX_so     20.000    0.022    0.443    false
[09/09 23:23:18   2734s] Metal3-Metal4          Via3_YX_so     20.000    0.022    0.443    false
[09/09 23:23:18   2734s] Metal4-Metal5          Via4_YX_so     20.000    0.022    0.443    false
[09/09 23:23:18   2734s] Metal5-TopMetal1       TopVia1EWNS     4.000    0.147    0.587    false
[09/09 23:23:18   2734s] TopMetal1-TopMetal2    TopVia2EWNS     2.200    0.276    0.608    false
[09/09 23:23:18   2734s] ------------------------------------------------------------------------------
[09/09 23:23:18   2734s] 
[09/09 23:23:18   2734s] Via selection for estimated routes (rule ndr_3w3s):
[09/09 23:23:18   2734s] 
[09/09 23:23:18   2734s] ------------------------------------------------------------------------------
[09/09 23:23:18   2734s] Layer                  Via Cell       Res.      Cap.     RC       Top of Stack
[09/09 23:23:18   2734s] Range                                 (Ohm)     (fF)     (fs)     Only
[09/09 23:23:18   2734s] ------------------------------------------------------------------------------
[09/09 23:23:18   2734s] Metal1-Metal2          Via1_YX_so     20.000    0.026    0.513    false
[09/09 23:23:18   2734s] Metal2-Metal3          Via2_YX_so     20.000    0.022    0.443    false
[09/09 23:23:18   2734s] Metal3-Metal4          Via3_YX_so     20.000    0.022    0.443    false
[09/09 23:23:18   2734s] Metal4-Metal5          Via4_YX_so     20.000    0.022    0.443    false
[09/09 23:23:18   2734s] Metal5-TopMetal1       TopVia1EWNS     4.000    0.147    0.587    false
[09/09 23:23:18   2734s] TopMetal1-TopMetal2    TopVia2EWNS     2.200    0.276    0.608    false
[09/09 23:23:18   2734s] ------------------------------------------------------------------------------
[09/09 23:23:18   2734s] 
[09/09 23:23:18   2734s]     Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
[09/09 23:23:18   2734s] **WARN: (IMPCCOPT-2314):	CCOpt found 1 clock tree nets marked as ideal or dont_touch. These will not be buffered.
[09/09 23:23:18   2734s]     
[09/09 23:23:18   2734s]     Ideal and dont_touch net fanout counts:
[09/09 23:23:18   2734s]     
[09/09 23:23:18   2734s]     -----------------------------------------------------------
[09/09 23:23:18   2734s]     Min fanout    Max fanout    Number of ideal/dont_touch nets
[09/09 23:23:18   2734s]     -----------------------------------------------------------
[09/09 23:23:18   2734s]           1            10                      1
[09/09 23:23:18   2734s]          11           100                      0
[09/09 23:23:18   2734s]         101          1000                      0
[09/09 23:23:18   2734s]        1001         10000                      0
[09/09 23:23:18   2734s]       10001           +                        0
[09/09 23:23:18   2734s]     -----------------------------------------------------------
[09/09 23:23:18   2734s]     
[09/09 23:23:18   2734s]     Top ideal and dont_touch nets by fanout:
[09/09 23:23:18   2734s]     
[09/09 23:23:18   2734s]     --------------------------------------
[09/09 23:23:18   2734s]     Net name                     Fanout ()
[09/09 23:23:18   2734s]     --------------------------------------
[09/09 23:23:18   2734s]     i_croc_soc/i_croc/FE_RN_5        2
[09/09 23:23:18   2734s]     --------------------------------------
[09/09 23:23:18   2734s]     
[09/09 23:23:18   2734s]     
[09/09 23:23:18   2734s]     No dont_touch hnets found in the clock tree
[09/09 23:23:18   2734s] 
[09/09 23:23:18   2734s] 
[09/09 23:23:18   2734s]     Validating CTS configuration done. (took cpu=0:00:02.8 real=0:00:02.4)
[09/09 23:23:18   2734s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/09 23:23:18   2734s] Type 'man IMPCCOPT-1260' for more detail.
[09/09 23:23:18   2734s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/09 23:23:18   2734s] Type 'man IMPCCOPT-1260' for more detail.
[09/09 23:23:18   2734s] **WARN: (EMS-27):	Message (IMPCCOPT-1260) has exceeded the current message display limit of 20.
[09/09 23:23:18   2734s] To increase the message display limit, refer to the product command reference manual.
[09/09 23:23:18   2734s]     CCOpt configuration status: all checks passed.
[09/09 23:23:18   2734s]   Reconstructing clock tree datastructures done.
[09/09 23:23:18   2734s] Initializing clock structures done.
[09/09 23:23:18   2734s] PRO...
[09/09 23:23:18   2734s]   PRO active optimizations:
[09/09 23:23:18   2734s]    - DRV fixing with cell sizing
[09/09 23:23:18   2734s]   
[09/09 23:23:18   2734s] **WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'clk_i' is not routed.
[09/09 23:23:18   2734s] **WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'ref_clk_i' is not routed.
[09/09 23:23:18   2734s] **WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'jtag_tck_i' is not routed.
[09/09 23:23:18   2734s]   Detected clock skew data from CTS
[09/09 23:23:18   2734s]   Clock DAG stats PRO initial state:
[09/09 23:23:18   2734s]     cell counts      : b=237, i=1, icg=0, nicg=0, l=3, total=241
[09/09 23:23:18   2734s]     cell areas       : b=3048.192um^2, i=5.443um^2, icg=0.000um^2, nicg=0.000um^2, l=28818.144um^2, total=31871.779um^2
[09/09 23:23:18   2734s]     cell capacitance : b=0.875pF, i=0.003pF, icg=0.000pF, nicg=0.000pF, l=0.494pF, total=1.371pF
[09/09 23:23:18   2734s]     sink capacitance : count=5274, total=14.598pF, avg=0.003pF, sd=0.003pF, min=0.003pF, max=0.245pF
[09/09 23:23:18   2734s]     wire capacitance : top=0.000pF, trunk=2.060pF, leaf=10.203pF, total=12.263pF
[09/09 23:23:18   2734s]     wire lengths     : top=0.000um, trunk=15609.720um, leaf=71545.355um, total=87155.075um
[09/09 23:23:18   2734s]     hp wire lengths  : top=0.000um, trunk=10635.490um, leaf=29963.838um, total=40599.328um
[09/09 23:23:18   2734s]   Clock DAG net violations PRO initial state:
[09/09 23:23:18   2734s]     Unfixable Transition : {count=1, worst=[1.604ns]} avg=1.604ns sd=0.000ns sum=1.604ns
[09/09 23:23:18   2734s]   Clock DAG primary half-corner transition distribution PRO initial state:
[09/09 23:23:18   2734s]     Trunk : target=0.500ns count=61 avg=0.087ns sd=0.079ns min=0.033ns max=0.410ns {60 <= 0.300ns, 0 <= 0.400ns, 1 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[09/09 23:23:18   2734s]     Leaf  : target=0.500ns count=183 avg=0.355ns sd=0.178ns min=0.036ns max=2.104ns {73 <= 0.300ns, 1 <= 0.400ns, 87 <= 0.450ns, 18 <= 0.475ns, 3 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
[09/09 23:23:18   2734s]   Clock DAG library cell distribution PRO initial state {count}:
[09/09 23:23:18   2734s]      Bufs: sg13g2_buf_16: 9 sg13g2_buf_8: 14 sg13g2_buf_4: 68 sg13g2_buf_2: 145 sg13g2_buf_1: 1 
[09/09 23:23:18   2734s]      Invs: sg13g2_inv_1: 1 
[09/09 23:23:18   2734s]    Logics: sg13g2_IOPadIn: 2 sg13g2_mux2_1: 1 
[09/09 23:23:18   2734s]   Primary reporting skew groups PRO initial state:
[09/09 23:23:18   2734s]     skew_group default.clk_sys/func_mode_ideal_bc: unconstrained
[09/09 23:23:18   2734s]       min path sink: i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/rf_reg_148__reg/CLK
[09/09 23:23:18   2734s]       max path sink: i_croc_soc/i_croc/i_gpio/i_reg_file_reg_q_188__reg/CLK
[09/09 23:23:18   2734s]   Skew group summary PRO initial state:
[09/09 23:23:18   2734s]     skew_group clk_jtg/func_mode_ideal_bc: insertion delay [min=0.559, max=0.879, avg=0.750, sd=0.072], skew [0.320 vs 0.150*], 88.6% {0.713, 0.863} (wid=0.055 ws=0.040) (gid=0.856 gs=0.323)
[09/09 23:23:18   2734s]     skew_group clk_rtc/func_mode_ideal_bc: unconstrained
[09/09 23:23:18   2734s]     skew_group clk_sys/func_mode_ideal_bc: insertion delay [min=1.630, max=2.218, avg=1.863, sd=0.097], skew [0.588 vs 0.150*], 68.2% {1.758, 1.908} (wid=0.217 ws=0.141) (gid=2.040 gs=0.543)
[09/09 23:23:18   2734s]   Recomputing CTS skew targets...
[09/09 23:23:18   2734s]   Resolving skew group constraints...
[09/09 23:23:19   2734s]     Solving LP: 3 skew groups; 8 fragments, 13 fraglets and 16 vertices; 68 variables and 180 constraints; tolerance 1
[09/09 23:23:19   2734s]   Resolving skew group constraints done.
[09/09 23:23:19   2734s]   Recomputing CTS skew targets done. (took cpu=0:00:00.3 real=0:00:00.3)
[09/09 23:23:19   2734s]   PRO Fixing DRVs...
[09/09 23:23:19   2734s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[09/09 23:23:19   2734s]     CCOpt-PRO: considered: 244, tested: 244, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
[09/09 23:23:19   2734s]     
[09/09 23:23:19   2734s]     PRO Statistics: Fix DRVs (cell sizing):
[09/09 23:23:19   2734s]     =======================================
[09/09 23:23:19   2734s]     
[09/09 23:23:19   2734s]     Cell changes by Net Type:
[09/09 23:23:19   2734s]     
[09/09 23:23:19   2734s]     -------------------------------------------------------------------------------------------------
[09/09 23:23:19   2734s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[09/09 23:23:19   2734s]     -------------------------------------------------------------------------------------------------
[09/09 23:23:19   2734s]     top                0            0           0            0                    0                0
[09/09 23:23:19   2734s]     trunk              0            0           0            0                    0                0
[09/09 23:23:19   2734s]     leaf               0            0           0            0                    0                0
[09/09 23:23:19   2734s]     -------------------------------------------------------------------------------------------------
[09/09 23:23:19   2734s]     Total              0            0           0            0                    0                0
[09/09 23:23:19   2734s]     -------------------------------------------------------------------------------------------------
[09/09 23:23:19   2734s]     
[09/09 23:23:19   2734s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[09/09 23:23:19   2734s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[09/09 23:23:19   2734s]     
[09/09 23:23:19   2734s]     Clock DAG stats after 'PRO Fixing DRVs':
[09/09 23:23:19   2734s]       cell counts      : b=237, i=1, icg=0, nicg=0, l=3, total=241
[09/09 23:23:19   2734s]       cell areas       : b=3048.192um^2, i=5.443um^2, icg=0.000um^2, nicg=0.000um^2, l=28818.144um^2, total=31871.779um^2
[09/09 23:23:19   2734s]       cell capacitance : b=0.875pF, i=0.003pF, icg=0.000pF, nicg=0.000pF, l=0.494pF, total=1.371pF
[09/09 23:23:19   2734s]       sink capacitance : count=5274, total=14.598pF, avg=0.003pF, sd=0.003pF, min=0.003pF, max=0.245pF
[09/09 23:23:19   2734s]       wire capacitance : top=0.000pF, trunk=2.060pF, leaf=10.203pF, total=12.263pF
[09/09 23:23:19   2734s]       wire lengths     : top=0.000um, trunk=15609.720um, leaf=71545.355um, total=87155.075um
[09/09 23:23:19   2734s]       hp wire lengths  : top=0.000um, trunk=10635.490um, leaf=29963.838um, total=40599.328um
[09/09 23:23:19   2734s]     Clock DAG net violations after 'PRO Fixing DRVs':
[09/09 23:23:19   2734s]       Unfixable Transition : {count=1, worst=[1.604ns]} avg=1.604ns sd=0.000ns sum=1.604ns
[09/09 23:23:19   2734s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[09/09 23:23:19   2734s]       Trunk : target=0.500ns count=61 avg=0.087ns sd=0.079ns min=0.033ns max=0.410ns {60 <= 0.300ns, 0 <= 0.400ns, 1 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[09/09 23:23:19   2734s]       Leaf  : target=0.500ns count=183 avg=0.355ns sd=0.178ns min=0.036ns max=2.104ns {73 <= 0.300ns, 1 <= 0.400ns, 87 <= 0.450ns, 18 <= 0.475ns, 3 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
[09/09 23:23:19   2734s]     Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
[09/09 23:23:19   2734s]        Bufs: sg13g2_buf_16: 9 sg13g2_buf_8: 14 sg13g2_buf_4: 68 sg13g2_buf_2: 145 sg13g2_buf_1: 1 
[09/09 23:23:19   2734s]        Invs: sg13g2_inv_1: 1 
[09/09 23:23:19   2734s]      Logics: sg13g2_IOPadIn: 2 sg13g2_mux2_1: 1 
[09/09 23:23:19   2734s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[09/09 23:23:19   2734s]       skew_group default.clk_sys/func_mode_ideal_bc: unconstrained
[09/09 23:23:19   2734s]       min path sink: i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/rf_reg_148__reg/CLK
[09/09 23:23:19   2734s]       max path sink: i_croc_soc/i_croc/i_gpio/i_reg_file_reg_q_188__reg/CLK
[09/09 23:23:19   2734s]     Skew group summary after 'PRO Fixing DRVs':
[09/09 23:23:19   2734s]       skew_group clk_jtg/func_mode_ideal_bc: insertion delay [min=0.559, max=0.879, avg=0.750, sd=0.072], skew [0.320 vs 0.150*], 88.6% {0.713, 0.863} (wid=0.055 ws=0.040) (gid=0.856 gs=0.323)
[09/09 23:23:19   2734s]       skew_group clk_rtc/func_mode_ideal_bc: unconstrained
[09/09 23:23:19   2734s]       skew_group clk_sys/func_mode_ideal_bc: insertion delay [min=1.630, max=2.218, avg=1.863, sd=0.097], skew [0.588 vs 0.150*], 68.2% {1.758, 1.908} (wid=0.217 ws=0.141) (gid=2.040 gs=0.543)
[09/09 23:23:19   2734s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 23:23:19   2734s]   PRO Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[09/09 23:23:19   2734s] 
[09/09 23:23:19   2734s] Slew Diagnostics: After DRV fixing
[09/09 23:23:19   2734s] ==================================
[09/09 23:23:19   2734s] 
[09/09 23:23:19   2734s] Global Causes:
[09/09 23:23:19   2734s] 
[09/09 23:23:19   2734s] -------------------------------------
[09/09 23:23:19   2734s] Cause
[09/09 23:23:19   2734s] -------------------------------------
[09/09 23:23:19   2734s] DRV fixing with buffering is disabled
[09/09 23:23:19   2734s] -------------------------------------
[09/09 23:23:19   2734s] 
[09/09 23:23:19   2734s] Top 5 overslews:
[09/09 23:23:19   2734s] 
[09/09 23:23:19   2734s] -----------------------------------------------------------------
[09/09 23:23:19   2734s] Overslew    Causes                 Driving Pin
[09/09 23:23:19   2734s] -----------------------------------------------------------------
[09/09 23:23:19   2734s] 1.604ns     Clock inst is FIXED    i_croc_soc/i_croc/manual_cts/X
[09/09 23:23:19   2734s] -----------------------------------------------------------------
[09/09 23:23:19   2734s] 
[09/09 23:23:19   2734s] Slew diagnostics counts from the 1 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[09/09 23:23:19   2734s] 
[09/09 23:23:19   2734s] ---------------------------------
[09/09 23:23:19   2734s] Cause                  Occurences
[09/09 23:23:19   2734s] ---------------------------------
[09/09 23:23:19   2734s] Clock inst is FIXED        1
[09/09 23:23:19   2734s] ---------------------------------
[09/09 23:23:19   2734s] 
[09/09 23:23:19   2734s] Violation diagnostics counts from the 1 nodes that have violations:
[09/09 23:23:19   2734s] 
[09/09 23:23:19   2734s] ---------------------------------
[09/09 23:23:19   2734s] Cause                  Occurences
[09/09 23:23:19   2734s] ---------------------------------
[09/09 23:23:19   2734s] Clock inst is FIXED        1
[09/09 23:23:19   2734s] ---------------------------------
[09/09 23:23:19   2734s] 
[09/09 23:23:19   2734s]   Reconnecting optimized routes...
[09/09 23:23:19   2734s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 23:23:19   2734s]   Set dirty flag on 0 instances, 0 nets
[09/09 23:23:19   2734s]   Clock tree timing engine global stage delay update for delay_wc:setup.late...
[09/09 23:23:19   2734s] End AAE Lib Interpolated Model. (MEM=2933.52 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 23:23:19   2735s]   Clock tree timing engine global stage delay update for delay_wc:setup.late done. (took cpu=0:00:00.5 real=0:00:00.1)
[09/09 23:23:19   2735s]   Clock DAG stats PRO final:
[09/09 23:23:19   2735s]     cell counts      : b=237, i=1, icg=0, nicg=0, l=3, total=241
[09/09 23:23:19   2735s]     cell areas       : b=3048.192um^2, i=5.443um^2, icg=0.000um^2, nicg=0.000um^2, l=28818.144um^2, total=31871.779um^2
[09/09 23:23:19   2735s]     cell capacitance : b=0.875pF, i=0.003pF, icg=0.000pF, nicg=0.000pF, l=0.494pF, total=1.371pF
[09/09 23:23:19   2735s]     sink capacitance : count=5274, total=14.598pF, avg=0.003pF, sd=0.003pF, min=0.003pF, max=0.245pF
[09/09 23:23:19   2735s]     wire capacitance : top=0.000pF, trunk=2.060pF, leaf=10.203pF, total=12.263pF
[09/09 23:23:19   2735s]     wire lengths     : top=0.000um, trunk=15609.720um, leaf=71545.355um, total=87155.075um
[09/09 23:23:19   2735s]     hp wire lengths  : top=0.000um, trunk=10635.490um, leaf=29963.838um, total=40599.328um
[09/09 23:23:19   2735s]   Clock DAG net violations PRO final:
[09/09 23:23:19   2735s]     Unfixable Transition : {count=1, worst=[1.604ns]} avg=1.604ns sd=0.000ns sum=1.604ns
[09/09 23:23:19   2735s]   Clock DAG primary half-corner transition distribution PRO final:
[09/09 23:23:19   2735s]     Trunk : target=0.500ns count=61 avg=0.087ns sd=0.079ns min=0.033ns max=0.410ns {60 <= 0.300ns, 0 <= 0.400ns, 1 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[09/09 23:23:19   2735s]     Leaf  : target=0.500ns count=183 avg=0.355ns sd=0.178ns min=0.036ns max=2.104ns {73 <= 0.300ns, 1 <= 0.400ns, 87 <= 0.450ns, 18 <= 0.475ns, 3 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
[09/09 23:23:19   2735s]   Clock DAG library cell distribution PRO final {count}:
[09/09 23:23:19   2735s]      Bufs: sg13g2_buf_16: 9 sg13g2_buf_8: 14 sg13g2_buf_4: 68 sg13g2_buf_2: 145 sg13g2_buf_1: 1 
[09/09 23:23:19   2735s]      Invs: sg13g2_inv_1: 1 
[09/09 23:23:19   2735s]    Logics: sg13g2_IOPadIn: 2 sg13g2_mux2_1: 1 
[09/09 23:23:19   2735s]   Primary reporting skew groups PRO final:
[09/09 23:23:19   2735s]     skew_group default.clk_sys/func_mode_ideal_bc: unconstrained
[09/09 23:23:19   2735s]       min path sink: i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/rf_reg_148__reg/CLK
[09/09 23:23:19   2735s]       max path sink: i_croc_soc/i_croc/i_gpio/i_reg_file_reg_q_188__reg/CLK
[09/09 23:23:19   2735s]   Skew group summary PRO final:
[09/09 23:23:19   2735s]     skew_group clk_jtg/func_mode_ideal_bc: insertion delay [min=0.559, max=0.879, avg=0.750, sd=0.072], skew [0.320 vs 0.150*], 88.6% {0.713, 0.863} (wid=0.055 ws=0.040) (gid=0.856 gs=0.323)
[09/09 23:23:19   2735s]     skew_group clk_rtc/func_mode_ideal_bc: unconstrained
[09/09 23:23:19   2735s]     skew_group clk_sys/func_mode_ideal_bc: insertion delay [min=1.630, max=2.218, avg=1.863, sd=0.097], skew [0.588 vs 0.150*], 68.2% {1.758, 1.908} (wid=0.217 ws=0.141) (gid=2.040 gs=0.543)
[09/09 23:23:19   2735s] PRO done.
[09/09 23:23:19   2735s] Restoring CTS place status for unmodified clock tree cells and sinks.
[09/09 23:23:19   2735s] numClockCells = 247, numClockCellsFixed = 0, numClockCellsRestored = 217, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[09/09 23:23:19   2735s] Net route status summary:
[09/09 23:23:19   2735s]   Clock:       244 (unrouted=3, trialRouted=0, noStatus=0, routed=241, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[09/09 23:23:19   2735s]   Non-clock: 50570 (unrouted=6231, trialRouted=0, noStatus=0, routed=44339, fixed=0, [crossesIlmBoundary=0, tooFewTerms=6186, (crossesIlmBoundary AND tooFewTerms=0)])
[09/09 23:23:19   2735s] Updating delays...
[09/09 23:23:19   2736s] Updating delays done.
[09/09 23:23:19   2736s] PRO done. (took cpu=0:00:05.2 real=0:00:04.0)
[09/09 23:23:20   2738s] **INFO: Start fixing DRV (Mem = 2584.77M) ...
[09/09 23:23:20   2738s] Begin: GigaOpt DRV Optimization
[09/09 23:23:20   2738s] Glitch fixing enabled
[09/09 23:23:20   2738s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -max_fanout -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 8  -glitch
[09/09 23:23:20   2738s] Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
[09/09 23:23:20   2738s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/09 23:23:20   2738s] *info: 48 skip_routing nets excluded.
[09/09 23:23:20   2738s] Info: 48 io nets excluded
[09/09 23:23:21   2738s] Info: 243 clock nets excluded from IPO operation.
[09/09 23:23:21   2738s] End AAE Lib Interpolated Model. (MEM=2584.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 23:23:21   2738s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:45:39.0/0:19:35.8 (2.3), mem = 2584.8M
[09/09 23:23:21   2738s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.777532.1
[09/09 23:23:21   2738s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/09 23:23:21   2738s] ### Creating PhyDesignMc. totSessionCpu=0:45:39 mem=2584.8M
[09/09 23:23:21   2738s] OPERPROF: Starting DPlace-Init at level 1, MEM:2584.8M
[09/09 23:23:21   2738s] #spOpts: N=130 mergeVia=F 
[09/09 23:23:21   2739s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2584.8M
[09/09 23:23:21   2739s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/09 23:23:21   2739s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.048, REAL:0.048, MEM:2584.8M
[09/09 23:23:21   2739s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2584.8MB).
[09/09 23:23:21   2739s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.118, REAL:0.119, MEM:2584.8M
[09/09 23:23:21   2739s] TotalInstCnt at PhyDesignMc Initialization: 43,970
[09/09 23:23:21   2739s] ### Creating PhyDesignMc, finished. totSessionCpu=0:45:39 mem=2580.8M
[09/09 23:23:21   2739s] **Info: Trial Route has Max Route Layer 15/7.
[09/09 23:23:21   2739s] **Info: Trial Route has Max Route Layer 15/7.
[09/09 23:23:21   2739s] **Info: Trial Route has Max Route Layer 15/7.
[09/09 23:23:21   2739s] **Info: Trial Route has Max Route Layer 15/7.
[09/09 23:23:21   2739s] ### Creating LA Mngr. totSessionCpu=0:45:40 mem=2673.0M
[09/09 23:23:21   2739s] {RT default_rc_corner 0 5 5 0}
[09/09 23:23:22   2739s] ### Creating LA Mngr, finished. totSessionCpu=0:45:40 mem=2673.0M
[09/09 23:23:22   2740s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[09/09 23:23:22   2740s] **Info: Trial Route has Max Route Layer 15/7.
[09/09 23:23:22   2740s] 
[09/09 23:23:22   2740s] Creating Lib Analyzer ...
[09/09 23:23:22   2740s] **Info: Trial Route has Max Route Layer 15/7.
[09/09 23:23:22   2740s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[09/09 23:23:22   2740s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[09/09 23:23:22   2740s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[09/09 23:23:22   2740s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[09/09 23:23:22   2740s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[09/09 23:23:22   2740s] 
[09/09 23:23:22   2740s] {RT default_rc_corner 0 5 5 0}
[09/09 23:23:23   2741s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:45:41 mem=2673.0M
[09/09 23:23:23   2741s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:45:41 mem=2673.0M
[09/09 23:23:23   2741s] Creating Lib Analyzer, finished. 
[09/09 23:23:24   2743s] DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
[09/09 23:23:24   2743s] **INFO: Disabling fanout fix in postRoute stage.
[09/09 23:23:25   2743s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/09 23:23:25   2743s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[09/09 23:23:25   2743s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/09 23:23:25   2743s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[09/09 23:23:25   2743s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/09 23:23:25   2743s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[09/09 23:23:25   2744s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[09/09 23:23:25   2744s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/09 23:23:25   2745s] |    46|   101|    -4.98|    39|    71|   -14.96|     4|     4|     0|     0|     0|     0|    -2.74|   -49.26|       0|       0|       0|  61.27|          |         |
[09/09 23:23:25   2745s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[09/09 23:23:25   2745s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[09/09 23:23:25   2745s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/09 23:23:26   2745s] |    40|    89|    -4.96|    39|    71|   -14.93|     4|     4|     0|     0|     0|     0|    -2.74|   -49.26|       0|       0|       0|  61.27| 0:00:00.0|  3015.9M|
[09/09 23:23:26   2745s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/09 23:23:26   2745s] 
[09/09 23:23:26   2745s] ###############################################################################
[09/09 23:23:26   2745s] #
[09/09 23:23:26   2745s] #  Large fanout net report:  
[09/09 23:23:26   2745s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[09/09 23:23:26   2745s] #     - current density: 61.27
[09/09 23:23:26   2745s] #
[09/09 23:23:26   2745s] #  List of high fanout nets:
[09/09 23:23:26   2745s] #
[09/09 23:23:26   2745s] ###############################################################################
[09/09 23:23:26   2745s] 
[09/09 23:23:26   2745s] 
[09/09 23:23:26   2745s] =======================================================================
[09/09 23:23:26   2745s]                 Reasons for remaining drv violations
[09/09 23:23:26   2745s] =======================================================================
[09/09 23:23:26   2745s] *info: Total 46 net(s) have violations which can't be fixed by DRV optimization.
[09/09 23:23:26   2745s] 
[09/09 23:23:26   2745s] MultiBuffering failure reasons
[09/09 23:23:26   2745s] ------------------------------------------------
[09/09 23:23:26   2745s] *info:    13 net(s): Could not be fixed as the violating term's net is not routed.
[09/09 23:23:26   2745s] *info:    32 net(s): Could not be fixed because it is multi driver net.
[09/09 23:23:26   2745s] *info:     1 net(s): Could not be fixed as the net is considered as IPO ignored by the process.
[09/09 23:23:26   2745s] 
[09/09 23:23:26   2745s] 
[09/09 23:23:26   2745s] *** Finish DRV Fixing (cpu=0:00:02.2 real=0:00:02.0 mem=3015.9M) ***
[09/09 23:23:26   2745s] 
[09/09 23:23:26   2745s] Begin: glitch net info
[09/09 23:23:26   2745s] glitch slack range: number of glitch nets
[09/09 23:23:26   2745s] glitch slack < -0.32 : 0
[09/09 23:23:26   2745s] -0.32 < glitch slack < -0.28 : 0
[09/09 23:23:26   2745s] -0.28 < glitch slack < -0.24 : 0
[09/09 23:23:26   2745s] -0.24 < glitch slack < -0.2 : 0
[09/09 23:23:26   2745s] -0.2 < glitch slack < -0.16 : 0
[09/09 23:23:26   2745s] -0.16 < glitch slack < -0.12 : 0
[09/09 23:23:26   2745s] -0.12 < glitch slack < -0.08 : 0
[09/09 23:23:26   2745s] -0.08 < glitch slack < -0.04 : 0
[09/09 23:23:26   2745s] -0.04 < glitch slack : 0
[09/09 23:23:26   2745s] End: glitch net info
[09/09 23:23:26   2746s] TotalInstCnt at PhyDesignMc Destruction: 43,970
[09/09 23:23:26   2746s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.777532.1
[09/09 23:23:26   2746s] *** DrvOpt [finish] : cpu/real = 0:00:07.1/0:00:05.2 (1.3), totSession cpu/real = 0:45:46.0/0:19:41.0 (2.3), mem = 2806.5M
[09/09 23:23:26   2746s] 
[09/09 23:23:26   2746s] =============================================================================================
[09/09 23:23:26   2746s]  Step TAT Report for DrvOpt #1
[09/09 23:23:26   2746s] =============================================================================================
[09/09 23:23:26   2746s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 23:23:26   2746s] ---------------------------------------------------------------------------------------------
[09/09 23:23:26   2746s] [ SlackTraversorInit     ]      1   0:00:00.4  (   6.6 % )     0:00:00.4 /  0:00:00.4    1.0
[09/09 23:23:26   2746s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 23:23:26   2746s] [ LibAnalyzerInit        ]      2   0:00:00.7  (  13.2 % )     0:00:00.7 /  0:00:00.7    1.0
[09/09 23:23:26   2746s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 23:23:26   2746s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (   7.1 % )     0:00:00.4 /  0:00:00.4    1.0
[09/09 23:23:26   2746s] [ RouteCongInterfaceInit ]      1   0:00:00.5  (   9.6 % )     0:00:00.9 /  0:00:01.1    1.2
[09/09 23:23:26   2746s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (   3.3 % )     0:00:00.2 /  0:00:00.2    1.0
[09/09 23:23:26   2746s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.2
[09/09 23:23:26   2746s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 23:23:26   2746s] [ OptEval                ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.7
[09/09 23:23:26   2746s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 23:23:26   2746s] [ AAESlewUpdate          ]      1   0:00:00.2  (   3.0 % )     0:00:00.2 /  0:00:00.2    1.0
[09/09 23:23:26   2746s] [ DrvFindVioNets         ]      2   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.6    6.9
[09/09 23:23:26   2746s] [ DrvComputeSummary      ]      2   0:00:00.8  (  14.4 % )     0:00:00.8 /  0:00:00.8    1.0
[09/09 23:23:26   2746s] [ ReportGlitchViolation  ]      1   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.1    1.0
[09/09 23:23:26   2746s] [ MISC                   ]          0:00:02.2  (  38.8 % )     0:00:02.2 /  0:00:03.3    1.5
[09/09 23:23:26   2746s] ---------------------------------------------------------------------------------------------
[09/09 23:23:26   2746s]  DrvOpt #1 TOTAL                    0:00:05.6  ( 100.0 % )     0:00:05.6 /  0:00:07.4    1.3
[09/09 23:23:26   2746s] ---------------------------------------------------------------------------------------------
[09/09 23:23:26   2746s] 
[09/09 23:23:26   2746s] drv optimizer changes nothing and skips refinePlace
[09/09 23:23:26   2746s] End: GigaOpt DRV Optimization
[09/09 23:23:26   2746s] **optDesign ... cpu = 0:01:35, real = 0:00:43, mem = 2178.1M, totSessionCpu=0:45:46 **
[09/09 23:23:26   2746s] *info:
[09/09 23:23:26   2746s] **INFO: Completed fixing DRV (CPU Time = 0:00:07, Mem = 2637.51M).
[09/09 23:23:26   2746s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2637.5M
[09/09 23:23:26   2746s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.055, REAL:0.055, MEM:2637.5M
[09/09 23:23:27   2748s] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.12min real=0.10min mem=2637.5M)                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -2.740  | -0.000  |  1.582  | -2.740  |   N/A   |  6.809  |  0.151  |  1.117  |
|           TNS (ns):| -49.264 | -0.000  |  0.000  | -49.264 |   N/A   | -0.000  |  0.000  |  0.000  |
|    Violating Paths:|   36    |    1    |    0    |   35    |   N/A   |    0    |    0    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.096   |    167 (167)     |
|   max_tran     |      0 (0)       |   0.000    |     41 (92)      |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.268%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:37, real = 0:00:44, mem = 2168.3M, totSessionCpu=0:45:48 **
[09/09 23:23:27   2749s]   DRV Snapshot: (REF)
[09/09 23:23:27   2749s]          Tran DRV: 0 (41)
[09/09 23:23:27   2749s]           Cap DRV: 128 (167)
[09/09 23:23:27   2749s]        Fanout DRV: 3 (182)
[09/09 23:23:27   2749s]            Glitch: 0 (0)
[09/09 23:23:27   2749s] *** Timing NOT met, worst failing slack is -2.740
[09/09 23:23:27   2749s] *** Check timing (0:00:00.0)
[09/09 23:23:27   2749s] Deleting Lib Analyzer.
[09/09 23:23:27   2749s] Begin: GigaOpt Optimization in WNS mode
[09/09 23:23:27   2749s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.96 -numThreads 8 -postRoute -usefulSkew -nativePathGroupFlow
[09/09 23:23:27   2749s] Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
[09/09 23:23:27   2749s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/09 23:23:27   2749s] *info: 48 skip_routing nets excluded.
[09/09 23:23:27   2749s] Info: 48 io nets excluded
[09/09 23:23:27   2749s] Info: 243 clock nets excluded from IPO operation.
[09/09 23:23:27   2749s] End AAE Lib Interpolated Model. (MEM=2626.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 23:23:28   2749s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:45:49.5/0:19:42.7 (2.3), mem = 2626.9M
[09/09 23:23:28   2749s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.777532.2
[09/09 23:23:28   2749s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/09 23:23:28   2749s] ### Creating PhyDesignMc. totSessionCpu=0:45:50 mem=2626.9M
[09/09 23:23:28   2749s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[09/09 23:23:28   2749s] OPERPROF: Starting DPlace-Init at level 1, MEM:2626.9M
[09/09 23:23:28   2749s] #spOpts: N=130 mergeVia=F 
[09/09 23:23:28   2749s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2626.9M
[09/09 23:23:28   2749s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/09 23:23:28   2749s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.033, REAL:0.033, MEM:2626.9M
[09/09 23:23:28   2749s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2626.9MB).
[09/09 23:23:28   2749s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.084, REAL:0.085, MEM:2626.9M
[09/09 23:23:28   2749s] TotalInstCnt at PhyDesignMc Initialization: 43,970
[09/09 23:23:28   2749s] ### Creating PhyDesignMc, finished. totSessionCpu=0:45:50 mem=2628.4M
[09/09 23:23:28   2749s] **Info: Trial Route has Max Route Layer 15/7.
[09/09 23:23:28   2750s] **Info: Trial Route has Max Route Layer 15/7.
[09/09 23:23:28   2750s] 
[09/09 23:23:28   2750s] Creating Lib Analyzer ...
[09/09 23:23:28   2750s] **Info: Trial Route has Max Route Layer 15/7.
[09/09 23:23:28   2750s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[09/09 23:23:28   2750s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[09/09 23:23:28   2750s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[09/09 23:23:28   2750s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[09/09 23:23:28   2750s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[09/09 23:23:28   2750s] 
[09/09 23:23:28   2750s] {RT default_rc_corner 0 5 5 0}
[09/09 23:23:29   2750s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:45:51 mem=2628.4M
[09/09 23:23:29   2750s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:45:51 mem=2628.4M
[09/09 23:23:29   2750s] Creating Lib Analyzer, finished. 
[09/09 23:23:31   2752s] *info: 4 don't touch nets excluded
[09/09 23:23:31   2752s] *info: 48 io nets excluded
[09/09 23:23:31   2752s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/09 23:23:31   2752s] *info: 243 clock nets excluded
[09/09 23:23:31   2752s] *info: 2 special nets excluded.
[09/09 23:23:31   2752s] *info: 48 skip_routing nets excluded.
[09/09 23:23:31   2752s] *info: 32 multi-driver nets excluded.
[09/09 23:23:31   2752s] *info: 1357 no-driver nets excluded.
[09/09 23:23:33   2755s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.777532.1
[09/09 23:23:33   2755s] PathGroup :  in2out  TargetSlack : 0 
[09/09 23:23:33   2755s] PathGroup :  in2reg  TargetSlack : 0 
[09/09 23:23:33   2755s] PathGroup :  mem2reg  TargetSlack : 0 
[09/09 23:23:33   2755s] PathGroup :  reg2mem  TargetSlack : 0 
[09/09 23:23:33   2755s] PathGroup :  reg2out  TargetSlack : 0 
[09/09 23:23:33   2755s] PathGroup :  reg2reg  TargetSlack : 0 
[09/09 23:23:33   2755s] ** GigaOpt Optimizer WNS Slack -2.740 TNS Slack -49.264 Density 61.27
[09/09 23:23:33   2755s] Optimizer WNS Pass 0
[09/09 23:23:33   2755s] OptDebug: Start of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS -2.740 TNS -49.264; mem2reg* WNS 0.151 TNS 0.000; reg2mem* WNS 1.117 TNS 0.000; reg2reg* WNS -0.000 TNS -0.000; HEPG WNS -0.000 TNS -0.000; all paths WNS -2.740 TNS -49.264
[09/09 23:23:33   2755s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[09/09 23:23:33   2755s] Info: End MT loop @oiCellDelayCachingJob.
[09/09 23:23:33   2755s] Active Path Group: mem2reg reg2mem reg2reg  
[09/09 23:23:34   2755s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/09 23:23:34   2755s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/09 23:23:34   2755s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/09 23:23:34   2755s] |  -0.000|   -2.740|  -0.000|  -49.264|    61.27%|   0:00:01.0| 2837.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i_target_reac |
[09/09 23:23:34   2755s] |        |         |        |         |          |            |        |            |         | hed_o_reg/D                                        |
[09/09 23:23:34   2756s] |   0.000|   -2.740|   0.000|  -49.264|    61.27%|   0:00:00.0| 3185.2M|func_view_wc|       NA| NA                                                 |
[09/09 23:23:34   2756s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/09 23:23:34   2756s] 
[09/09 23:23:34   2756s] *** Finish Core Optimize Step (cpu=0:00:00.8 real=0:00:01.0 mem=3185.2M) ***
[09/09 23:23:34   2756s] Active Path Group: in2out in2reg reg2out default 
[09/09 23:23:34   2756s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/09 23:23:34   2756s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/09 23:23:34   2756s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/09 23:23:34   2756s] |  -2.740|   -2.740| -49.264|  -49.264|    61.27%|   0:00:00.0| 3185.2M|func_view_wc|  reg2out| status_o                                           |
[09/09 23:23:35   2760s] Starting generalSmallTnsOpt
[09/09 23:23:35   2760s] Ending generalSmallTnsOpt End
[09/09 23:23:35   2760s] |  -2.724|   -2.724| -49.248|  -49.248|    61.27%|   0:00:01.0| 3272.1M|func_view_wc|  reg2out| status_o                                           |
[09/09 23:23:35   2760s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/09 23:23:35   2760s] 
[09/09 23:23:35   2760s] *** Finish Core Optimize Step (cpu=0:00:04.1 real=0:00:01.0 mem=3272.1M) ***
[09/09 23:23:35   2760s] 
[09/09 23:23:35   2760s] *** Finished Optimize Step Cumulative (cpu=0:00:05.0 real=0:00:02.0 mem=3272.1M) ***
[09/09 23:23:35   2760s] OptDebug: End of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS -2.724 TNS -49.248; mem2reg* WNS 0.151 TNS 0.000; reg2mem* WNS 1.117 TNS 0.000; reg2reg* WNS 0.003 TNS 0.000; HEPG WNS 0.003 TNS 0.000; all paths WNS -2.724 TNS -49.248
[09/09 23:23:35   2760s] ** GigaOpt Optimizer WNS Slack -2.724 TNS Slack -49.248 Density 61.27
[09/09 23:23:35   2760s] Update Timing Windows (Threshold 0.038) ...
[09/09 23:23:35   2760s] Re Calculate Delays on 1 Nets
[09/09 23:23:35   2760s] 
[09/09 23:23:35   2760s] *** Finish Post Route Setup Fixing (cpu=0:00:05.7 real=0:00:02.0 mem=3272.1M) ***
[09/09 23:23:35   2760s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.777532.1
[09/09 23:23:36   2761s] TotalInstCnt at PhyDesignMc Destruction: 43,977
[09/09 23:23:36   2761s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.777532.2
[09/09 23:23:36   2761s] *** SetupOpt [finish] : cpu/real = 0:00:11.7/0:00:08.0 (1.5), totSession cpu/real = 0:46:01.2/0:19:50.7 (2.3), mem = 3062.6M
[09/09 23:23:36   2761s] 
[09/09 23:23:36   2761s] =============================================================================================
[09/09 23:23:36   2761s]  Step TAT Report for WnsOpt #1
[09/09 23:23:36   2761s] =============================================================================================
[09/09 23:23:36   2761s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 23:23:36   2761s] ---------------------------------------------------------------------------------------------
[09/09 23:23:36   2761s] [ SlackTraversorInit     ]      1   0:00:00.3  (   3.5 % )     0:00:00.3 /  0:00:00.3    1.0
[09/09 23:23:36   2761s] [ LibAnalyzerInit        ]      1   0:00:00.4  (   4.6 % )     0:00:00.4 /  0:00:00.4    1.0
[09/09 23:23:36   2761s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 23:23:36   2761s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (   4.7 % )     0:00:00.4 /  0:00:00.4    1.0
[09/09 23:23:36   2761s] [ RouteCongInterfaceInit ]      1   0:00:00.4  (   5.4 % )     0:00:00.4 /  0:00:00.6    1.4
[09/09 23:23:36   2761s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 23:23:36   2761s] [ TransformInit          ]      1   0:00:03.0  (  37.4 % )     0:00:03.4 /  0:00:03.3    1.0
[09/09 23:23:36   2761s] [ SpefRCNetCheck         ]      1   0:00:01.3  (  15.9 % )     0:00:01.3 /  0:00:01.3    1.0
[09/09 23:23:36   2761s] [ SmallTnsOpt            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    2.7
[09/09 23:23:36   2761s] [ OptSingleIteration     ]      8   0:00:00.0  (   0.2 % )     0:00:01.4 /  0:00:04.6    3.4
[09/09 23:23:36   2761s] [ OptGetWeight           ]      8   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.6
[09/09 23:23:36   2761s] [ OptEval                ]      8   0:00:00.9  (  10.6 % )     0:00:00.9 /  0:00:03.2    3.8
[09/09 23:23:36   2761s] [ OptCommit              ]      8   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.2
[09/09 23:23:36   2761s] [ IncrTimingUpdate       ]     12   0:00:00.3  (   3.2 % )     0:00:00.3 /  0:00:00.9    3.6
[09/09 23:23:36   2761s] [ PostCommitDelayCalc    ]      9   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.1    2.2
[09/09 23:23:36   2761s] [ AAESlewUpdate          ]      1   0:00:00.2  (   2.3 % )     0:00:00.2 /  0:00:00.2    1.0
[09/09 23:23:36   2761s] [ SetupOptGetWorkingSet  ]     23   0:00:00.2  (   2.0 % )     0:00:00.2 /  0:00:00.3    1.7
[09/09 23:23:36   2761s] [ SetupOptGetActiveNode  ]     23   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 23:23:36   2761s] [ SetupOptSlackGraph     ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    4.8
[09/09 23:23:36   2761s] [ MISC                   ]          0:00:00.7  (   9.1 % )     0:00:00.7 /  0:00:01.0    1.3
[09/09 23:23:36   2761s] ---------------------------------------------------------------------------------------------
[09/09 23:23:36   2761s]  WnsOpt #1 TOTAL                    0:00:08.0  ( 100.0 % )     0:00:08.0 /  0:00:11.7    1.5
[09/09 23:23:36   2761s] ---------------------------------------------------------------------------------------------
[09/09 23:23:36   2761s] 
[09/09 23:23:36   2761s] Running refinePlace -preserveRouting true -hardFence false
[09/09 23:23:36   2761s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3062.6M
[09/09 23:23:36   2761s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3062.6M
[09/09 23:23:36   2761s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3062.6M
[09/09 23:23:36   2761s] #spOpts: N=130 
[09/09 23:23:36   2761s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3062.6M
[09/09 23:23:36   2761s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/09 23:23:36   2761s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.078, REAL:0.079, MEM:3062.6M
[09/09 23:23:36   2761s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3062.6MB).
[09/09 23:23:36   2761s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.152, REAL:0.153, MEM:3062.6M
[09/09 23:23:36   2761s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.152, REAL:0.153, MEM:3062.6M
[09/09 23:23:36   2761s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.777532.1
[09/09 23:23:36   2761s] OPERPROF:   Starting RefinePlace at level 2, MEM:3062.6M
[09/09 23:23:36   2761s] *** Starting refinePlace (0:46:01 mem=3062.6M) ***
[09/09 23:23:36   2761s] Total net bbox length = 1.814e+06 (8.981e+05 9.162e+05) (ext = 3.889e+04)
[09/09 23:23:36   2761s] OPERPROF:     Starting CellHaloInit at level 3, MEM:3062.6M
[09/09 23:23:36   2761s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.003, REAL:0.003, MEM:3062.6M
[09/09 23:23:36   2761s] OPERPROF:     Starting CellHaloInit at level 3, MEM:3062.6M
[09/09 23:23:36   2761s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.003, REAL:0.003, MEM:3062.6M
[09/09 23:23:36   2761s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3062.6M
[09/09 23:23:36   2761s] Starting refinePlace ...
[09/09 23:23:36   2761s]   Spread Effort: high, post-route mode, useDDP on.
[09/09 23:23:36   2761s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=3062.6MB) @(0:46:01 - 0:46:02).
[09/09 23:23:36   2761s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/09 23:23:36   2761s] wireLenOptFixPriorityInst 5271 inst fixed
[09/09 23:23:36   2761s] 
[09/09 23:23:36   2761s] Running Spiral MT with 8 threads  fetchWidth=225 
[09/09 23:23:37   2763s] Move report: legalization moves 5 insts, mean move: 2.48 um, max move: 5.70 um
[09/09 23:23:37   2763s] 	Max move on inst (i_croc_soc/i_croc/i_timer/clockman_RO581XYP): (663.84, 1039.74) --> (661.92, 1043.52)
[09/09 23:23:37   2763s] [CPU] RefinePlace/Legalization (cpu=0:00:01.7, real=0:00:01.0, mem=3062.6MB) @(0:46:02 - 0:46:03).
[09/09 23:23:37   2763s] Move report: Detail placement moves 5 insts, mean move: 2.48 um, max move: 5.70 um
[09/09 23:23:37   2763s] 	Max move on inst (i_croc_soc/i_croc/i_timer/clockman_RO581XYP): (663.84, 1039.74) --> (661.92, 1043.52)
[09/09 23:23:37   2763s] 	Runtime: CPU: 0:00:01.9 REAL: 0:00:01.0 MEM: 3062.6MB
[09/09 23:23:37   2763s] Statistics of distance of Instance movement in refine placement:
[09/09 23:23:37   2763s]   maximum (X+Y) =         5.70 um
[09/09 23:23:37   2763s]   inst (i_croc_soc/i_croc/i_timer/clockman_RO581XYP) with max move: (663.84, 1039.74) -> (661.92, 1043.52)
[09/09 23:23:37   2763s]   mean    (X+Y) =         2.48 um
[09/09 23:23:37   2763s] Summary Report:
[09/09 23:23:37   2763s] Instances move: 5 (out of 43761 movable)
[09/09 23:23:37   2763s] Instances flipped: 0
[09/09 23:23:37   2763s] Mean displacement: 2.48 um
[09/09 23:23:37   2763s] Max displacement: 5.70 um (Instance: i_croc_soc/i_croc/i_timer/clockman_RO581XYP) (663.84, 1039.74) -> (661.92, 1043.52)
[09/09 23:23:37   2763s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_buf_1
[09/09 23:23:37   2763s] Total instances moved : 5
[09/09 23:23:37   2763s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.872, REAL:1.212, MEM:3062.6M
[09/09 23:23:37   2763s] Total net bbox length = 1.814e+06 (8.981e+05 9.162e+05) (ext = 3.889e+04)
[09/09 23:23:37   2763s] Runtime: CPU: 0:00:02.0 REAL: 0:00:01.0 MEM: 3062.6MB
[09/09 23:23:37   2763s] [CPU] RefinePlace/total (cpu=0:00:02.0, real=0:00:01.0, mem=3062.6MB) @(0:46:01 - 0:46:03).
[09/09 23:23:37   2763s] *** Finished refinePlace (0:46:03 mem=3062.6M) ***
[09/09 23:23:37   2763s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.777532.1
[09/09 23:23:37   2763s] OPERPROF:   Finished RefinePlace at level 2, CPU:2.010, REAL:1.352, MEM:3062.6M
[09/09 23:23:37   2763s] OPERPROF: Finished RefinePlace2 at level 1, CPU:2.446, REAL:1.565, MEM:3062.6M
[09/09 23:23:37   2763s] End: GigaOpt Optimization in WNS mode
[09/09 23:23:37   2763s] Skipping post route harden opt
[09/09 23:23:37   2763s] Deleting Lib Analyzer.
[09/09 23:23:37   2763s] Begin: GigaOpt Optimization in TNS mode
[09/09 23:23:37   2763s] Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
[09/09 23:23:37   2763s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/09 23:23:37   2763s] *info: 48 skip_routing nets excluded.
[09/09 23:23:37   2763s] Info: 48 io nets excluded
[09/09 23:23:37   2763s] Info: 243 clock nets excluded from IPO operation.
[09/09 23:23:37   2763s] End AAE Lib Interpolated Model. (MEM=2692.65 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 23:23:37   2764s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:46:04.0/0:19:52.6 (2.3), mem = 2692.6M
[09/09 23:23:37   2764s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.777532.3
[09/09 23:23:37   2764s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/09 23:23:37   2764s] ### Creating PhyDesignMc. totSessionCpu=0:46:04 mem=2692.6M
[09/09 23:23:37   2764s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[09/09 23:23:37   2764s] OPERPROF: Starting DPlace-Init at level 1, MEM:2692.6M
[09/09 23:23:37   2764s] #spOpts: N=130 
[09/09 23:23:38   2764s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2692.6M
[09/09 23:23:38   2764s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/09 23:23:38   2764s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.055, REAL:0.055, MEM:2692.6M
[09/09 23:23:38   2764s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=2692.6MB).
[09/09 23:23:38   2764s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.113, REAL:0.114, MEM:2692.6M
[09/09 23:23:38   2764s] TotalInstCnt at PhyDesignMc Initialization: 43,977
[09/09 23:23:38   2764s] ### Creating PhyDesignMc, finished. totSessionCpu=0:46:04 mem=2692.6M
[09/09 23:23:38   2764s] **Info: Trial Route has Max Route Layer 15/7.
[09/09 23:23:38   2764s] **Info: Trial Route has Max Route Layer 15/7.
[09/09 23:23:38   2764s] 
[09/09 23:23:38   2764s] Creating Lib Analyzer ...
[09/09 23:23:38   2764s] **Info: Trial Route has Max Route Layer 15/7.
[09/09 23:23:38   2765s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[09/09 23:23:38   2765s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[09/09 23:23:38   2765s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[09/09 23:23:38   2765s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[09/09 23:23:38   2765s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[09/09 23:23:38   2765s] 
[09/09 23:23:38   2765s] {RT default_rc_corner 0 5 5 0}
[09/09 23:23:39   2765s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:46:05 mem=2694.7M
[09/09 23:23:39   2765s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:46:05 mem=2694.7M
[09/09 23:23:39   2765s] Creating Lib Analyzer, finished. 
[09/09 23:23:41   2767s] *info: 4 don't touch nets excluded
[09/09 23:23:41   2767s] *info: 48 io nets excluded
[09/09 23:23:41   2767s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/09 23:23:41   2767s] *info: 243 clock nets excluded
[09/09 23:23:41   2767s] *info: 2 special nets excluded.
[09/09 23:23:41   2767s] *info: 48 skip_routing nets excluded.
[09/09 23:23:41   2767s] *info: 32 multi-driver nets excluded.
[09/09 23:23:41   2767s] *info: 1357 no-driver nets excluded.
[09/09 23:23:43   2769s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.777532.2
[09/09 23:23:43   2769s] PathGroup :  in2out  TargetSlack : 0 
[09/09 23:23:43   2769s] PathGroup :  in2reg  TargetSlack : 0 
[09/09 23:23:43   2769s] PathGroup :  mem2reg  TargetSlack : 0 
[09/09 23:23:43   2769s] PathGroup :  reg2mem  TargetSlack : 0 
[09/09 23:23:43   2769s] PathGroup :  reg2out  TargetSlack : 0 
[09/09 23:23:43   2769s] PathGroup :  reg2reg  TargetSlack : 0 
[09/09 23:23:43   2770s] ** GigaOpt Optimizer WNS Slack -2.724 TNS Slack -49.248 Density 61.27
[09/09 23:23:43   2770s] Optimizer TNS Opt
[09/09 23:23:43   2770s] OptDebug: Start of Optimizer TNS Pass: in2out in2reg reg2out default* WNS -2.724 TNS -49.248; mem2reg* WNS 0.151 TNS 0.000; reg2mem* WNS 1.117 TNS 0.000; reg2reg* WNS 0.003 TNS 0.000; HEPG WNS 0.003 TNS 0.000; all paths WNS -2.724 TNS -49.248
[09/09 23:23:44   2770s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[09/09 23:23:44   2770s] Info: End MT loop @oiCellDelayCachingJob.
[09/09 23:23:44   2770s] Active Path Group: in2out in2reg reg2out default 
[09/09 23:23:44   2770s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/09 23:23:44   2770s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/09 23:23:44   2770s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/09 23:23:44   2770s] |  -2.724|   -2.724| -49.248|  -49.248|    61.27%|   0:00:00.0| 2904.1M|func_view_wc|  reg2out| status_o                                           |
[09/09 23:23:44   2770s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadInOut30mA due to abnormally high total capacitance of next stage with net soc_gpio_o_22_. Using RIP based failure criteria instead. 
[09/09 23:23:44   2770s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadInOut30mA due to abnormally high total capacitance of next stage with net soc_gpio_o_22_. Using RIP based failure criteria instead. 
[09/09 23:23:44   2770s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p_en of receiver instance pad_gpio22_io due to abnormally high total capacitance of next stage with net FE_OFN12064_0701. Using RIP based failure criteria instead. 
[09/09 23:23:44   2770s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p_en of receiver instance pad_gpio22_io due to abnormally high total capacitance of next stage with net FE_OFN12064_0701. Using RIP based failure criteria instead. 
[09/09 23:23:44   2770s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p_en of receiver instance pad_gpio22_io due to abnormally high total capacitance of next stage with net FE_OFN12064_0701. Using RIP based failure criteria instead. 
[09/09 23:23:44   2770s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p_en of receiver instance pad_gpio22_io due to abnormally high total capacitance of next stage with net FE_OFN12064_0701. Using RIP based failure criteria instead. 
[09/09 23:23:44   2770s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p_en of receiver instance pad_gpio8_io due to abnormally high total capacitance of next stage with net FE_OFN11920_0717. Using RIP based failure criteria instead. 
[09/09 23:23:44   2770s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p_en of receiver instance pad_gpio8_io due to abnormally high total capacitance of next stage with net FE_OFN11920_0717. Using RIP based failure criteria instead. 
[09/09 23:23:44   2770s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p_en of receiver instance pad_gpio22_io due to abnormally high total capacitance of next stage with net FE_OFN12064_0701. Using RIP based failure criteria instead. 
[09/09 23:23:44   2770s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p_en of receiver instance pad_gpio22_io due to abnormally high total capacitance of next stage with net FE_OFN12064_0701. Using RIP based failure criteria instead. 
[09/09 23:23:44   2770s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance pad_gpio22_io due to abnormally high total capacitance of next stage with net FE_OFN1020_soc_gpio_o_22. Using RIP based failure criteria instead. 
[09/09 23:23:44   2770s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance pad_gpio22_io due to abnormally high total capacitance of next stage with net FE_OFN1020_soc_gpio_o_22. Using RIP based failure criteria instead. 
[09/09 23:23:44   2770s] Dumping Information for Job 34 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p_en of receiver instance pad_gpio22_io due to abnormally high total capacitance of next stage with net FE_OFN12064_0701. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p_en of receiver instance pad_gpio22_io due to abnormally high total capacitance of next stage with net FE_OFN12064_0701. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p_en of receiver instance pad_gpio22_io due to abnormally high total capacitance of next stage with net FE_OFN12064_0701. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p_en of receiver instance pad_gpio22_io due to abnormally high total capacitance of next stage with net FE_OFN12064_0701. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p_en of receiver instance pad_gpio22_io due to abnormally high total capacitance of next stage with net FE_OFN12064_0701. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p_en of receiver instance pad_gpio22_io due to abnormally high total capacitance of next stage with net FE_OFN12064_0701. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance pad_gpio22_io due to abnormally high total capacitance of next stage with net FE_OFN1020_soc_gpio_o_22. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance pad_gpio22_io due to abnormally high total capacitance of next stage with net FE_OFN1020_soc_gpio_o_22. Using RIP based failure criteria instead. 
 
[09/09 23:23:44   2770s] Dumping Information for Job 35 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadInOut30mA due to abnormally high total capacitance of next stage with net soc_gpio_o_22_. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadInOut30mA due to abnormally high total capacitance of next stage with net soc_gpio_o_22_. Using RIP based failure criteria instead. 
 
[09/09 23:23:44   2770s] Dumping Information for Job 40 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p_en of receiver instance pad_gpio8_io due to abnormally high total capacitance of next stage with net FE_OFN11920_0717. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p_en of receiver instance pad_gpio8_io due to abnormally high total capacitance of next stage with net FE_OFN11920_0717. Using RIP based failure criteria instead. 
 
[09/09 23:23:44   2770s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadInOut30mA due to abnormally high total capacitance of next stage with net soc_gpio_o_17_. Using RIP based failure criteria instead. 
[09/09 23:23:44   2770s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadInOut30mA due to abnormally high total capacitance of next stage with net soc_gpio_o_17_. Using RIP based failure criteria instead. 
[09/09 23:23:44   2770s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadInOut30mA due to abnormally high total capacitance of next stage with net soc_gpio_o_23_. Using RIP based failure criteria instead. 
[09/09 23:23:44   2770s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadInOut30mA due to abnormally high total capacitance of next stage with net soc_gpio_o_23_. Using RIP based failure criteria instead. 
[09/09 23:23:44   2770s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadInOut30mA due to abnormally high total capacitance of next stage with net soc_gpio_o_26_. Using RIP based failure criteria instead. 
[09/09 23:23:44   2770s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadInOut30mA due to abnormally high total capacitance of next stage with net soc_gpio_o_25_. Using RIP based failure criteria instead. 
[09/09 23:23:44   2770s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadInOut30mA due to abnormally high total capacitance of next stage with net soc_gpio_o_25_. Using RIP based failure criteria instead. 
[09/09 23:23:44   2770s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadInOut30mA due to abnormally high total capacitance of next stage with net soc_gpio_o_18_. Using RIP based failure criteria instead. 
[09/09 23:23:44   2771s] Dumping Information for Job 56 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadInOut30mA due to abnormally high total capacitance of next stage with net soc_gpio_o_18_. Using RIP based failure criteria instead. 
 
[09/09 23:23:44   2771s] Dumping Information for Job 59 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadInOut30mA due to abnormally high total capacitance of next stage with net soc_gpio_o_17_. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadInOut30mA due to abnormally high total capacitance of next stage with net soc_gpio_o_17_. Using RIP based failure criteria instead. 
 
[09/09 23:23:44   2771s] Dumping Information for Job 66 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadInOut30mA due to abnormally high total capacitance of next stage with net soc_gpio_o_23_. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadInOut30mA due to abnormally high total capacitance of next stage with net soc_gpio_o_23_. Using RIP based failure criteria instead. 
 
[09/09 23:23:44   2771s] Dumping Information for Job 71 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadInOut30mA due to abnormally high total capacitance of next stage with net soc_gpio_o_26_. Using RIP based failure criteria instead. 
 
[09/09 23:23:44   2771s] Dumping Information for Job 72 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadInOut30mA due to abnormally high total capacitance of next stage with net soc_gpio_o_25_. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadInOut30mA due to abnormally high total capacitance of next stage with net soc_gpio_o_25_. Using RIP based failure criteria instead. 
 
[09/09 23:23:44   2771s] |  -2.724|   -2.724| -49.248|  -49.248|    61.27%|   0:00:00.0| 3242.5M|func_view_wc|  reg2out| gpio20_io                                          |
[09/09 23:23:44   2771s] |  -2.724|   -2.724| -49.248|  -49.248|    61.27%|   0:00:00.0| 3242.5M|func_view_wc|  reg2out| gpio7_io                                           |
[09/09 23:23:44   2771s] |  -2.724|   -2.724| -49.248|  -49.248|    61.27%|   0:00:00.0| 3242.5M|func_view_wc|  reg2out| status_o                                           |
[09/09 23:23:44   2771s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/09 23:23:44   2771s] 
[09/09 23:23:44   2771s] *** Finish Core Optimize Step (cpu=0:00:01.2 real=0:00:00.0 mem=3242.5M) ***
[09/09 23:23:44   2771s] 
[09/09 23:23:44   2771s] *** Finished Optimize Step Cumulative (cpu=0:00:01.3 real=0:00:00.0 mem=3242.5M) ***
[09/09 23:23:44   2771s] OptDebug: End of Optimizer TNS Pass: in2out in2reg reg2out default* WNS -2.724 TNS -49.248; mem2reg* WNS 0.151 TNS 0.000; reg2mem* WNS 1.117 TNS 0.000; reg2reg* WNS 0.003 TNS 0.000; HEPG WNS 0.003 TNS 0.000; all paths WNS -2.724 TNS -49.248
[09/09 23:23:44   2771s] ** GigaOpt Optimizer WNS Slack -2.724 TNS Slack -49.248 Density 61.27
[09/09 23:23:44   2771s] Update Timing Windows (Threshold 0.038) ...
[09/09 23:23:44   2771s] Re Calculate Delays on 0 Nets
[09/09 23:23:44   2771s] 
[09/09 23:23:44   2771s] *** Finish Post Route Setup Fixing (cpu=0:00:02.0 real=0:00:01.0 mem=3242.5M) ***
[09/09 23:23:44   2771s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.777532.2
[09/09 23:23:44   2772s] TotalInstCnt at PhyDesignMc Destruction: 43,977
[09/09 23:23:44   2772s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.777532.3
[09/09 23:23:44   2772s] *** SetupOpt [finish] : cpu/real = 0:00:08.1/0:00:07.0 (1.2), totSession cpu/real = 0:46:12.1/0:19:59.7 (2.3), mem = 3033.1M
[09/09 23:23:44   2772s] 
[09/09 23:23:44   2772s] =============================================================================================
[09/09 23:23:44   2772s]  Step TAT Report for TnsOpt #1
[09/09 23:23:44   2772s] =============================================================================================
[09/09 23:23:44   2772s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 23:23:44   2772s] ---------------------------------------------------------------------------------------------
[09/09 23:23:44   2772s] [ SlackTraversorInit     ]      1   0:00:00.4  (   5.2 % )     0:00:00.4 /  0:00:00.4    1.0
[09/09 23:23:44   2772s] [ LibAnalyzerInit        ]      1   0:00:00.3  (   4.0 % )     0:00:00.3 /  0:00:00.3    1.0
[09/09 23:23:44   2772s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 23:23:44   2772s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   4.8 % )     0:00:00.3 /  0:00:00.4    1.1
[09/09 23:23:44   2772s] [ RouteCongInterfaceInit ]      1   0:00:00.4  (   6.3 % )     0:00:00.4 /  0:00:00.6    1.4
[09/09 23:23:44   2772s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 23:23:44   2772s] [ TransformInit          ]      1   0:00:03.5  (  49.4 % )     0:00:03.8 /  0:00:03.7    1.0
[09/09 23:23:44   2772s] [ SpefRCNetCheck         ]      1   0:00:01.0  (  14.2 % )     0:00:01.0 /  0:00:01.0    1.0
[09/09 23:23:44   2772s] [ OptSingleIteration     ]     28   0:00:00.0  (   0.5 % )     0:00:00.3 /  0:00:00.9    2.8
[09/09 23:23:44   2772s] [ OptGetWeight           ]     28   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.5
[09/09 23:23:44   2772s] [ OptEval                ]     28   0:00:00.2  (   3.1 % )     0:00:00.2 /  0:00:00.8    3.7
[09/09 23:23:44   2772s] [ OptCommit              ]     28   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 23:23:44   2772s] [ IncrTimingUpdate       ]     46   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 23:23:44   2772s] [ PostCommitDelayCalc    ]     28   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 23:23:44   2772s] [ AAESlewUpdate          ]      1   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.1    0.9
[09/09 23:23:44   2772s] [ SetupOptGetWorkingSet  ]     28   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.1    1.7
[09/09 23:23:44   2772s] [ SetupOptGetActiveNode  ]     28   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 23:23:44   2772s] [ SetupOptSlackGraph     ]     28   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    2.9
[09/09 23:23:44   2772s] [ MISC                   ]          0:00:00.7  (   9.4 % )     0:00:00.7 /  0:00:01.0    1.5
[09/09 23:23:44   2772s] ---------------------------------------------------------------------------------------------
[09/09 23:23:44   2772s]  TnsOpt #1 TOTAL                    0:00:07.0  ( 100.0 % )     0:00:07.0 /  0:00:08.1    1.2
[09/09 23:23:44   2772s] ---------------------------------------------------------------------------------------------
[09/09 23:23:44   2772s] 
[09/09 23:23:44   2772s] Running refinePlace -preserveRouting true -hardFence false
[09/09 23:23:44   2772s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3033.1M
[09/09 23:23:44   2772s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3033.1M
[09/09 23:23:44   2772s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3033.1M
[09/09 23:23:44   2772s] #spOpts: N=130 
[09/09 23:23:45   2772s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3033.1M
[09/09 23:23:45   2772s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/09 23:23:45   2772s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.087, REAL:0.088, MEM:3033.1M
[09/09 23:23:45   2772s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=3033.1MB).
[09/09 23:23:45   2772s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.160, REAL:0.161, MEM:3033.1M
[09/09 23:23:45   2772s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.160, REAL:0.161, MEM:3033.1M
[09/09 23:23:45   2772s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.777532.2
[09/09 23:23:45   2772s] OPERPROF:   Starting RefinePlace at level 2, MEM:3033.1M
[09/09 23:23:45   2772s] *** Starting refinePlace (0:46:12 mem=3033.1M) ***
[09/09 23:23:45   2772s] Total net bbox length = 1.814e+06 (8.981e+05 9.162e+05) (ext = 3.889e+04)
[09/09 23:23:45   2772s] OPERPROF:     Starting CellHaloInit at level 3, MEM:3033.1M
[09/09 23:23:45   2772s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.003, REAL:0.003, MEM:3033.1M
[09/09 23:23:45   2772s] OPERPROF:     Starting CellHaloInit at level 3, MEM:3033.1M
[09/09 23:23:45   2772s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.002, REAL:0.002, MEM:3033.1M
[09/09 23:23:45   2772s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3033.1M
[09/09 23:23:45   2772s] Starting refinePlace ...
[09/09 23:23:45   2772s]   Spread Effort: high, post-route mode, useDDP on.
[09/09 23:23:45   2772s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=3033.1MB) @(0:46:12 - 0:46:13).
[09/09 23:23:45   2772s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/09 23:23:45   2772s] wireLenOptFixPriorityInst 5271 inst fixed
[09/09 23:23:45   2772s] 
[09/09 23:23:45   2772s] Running Spiral MT with 8 threads  fetchWidth=225 
[09/09 23:23:46   2774s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/09 23:23:46   2774s] [CPU] RefinePlace/Legalization (cpu=0:00:01.8, real=0:00:01.0, mem=3033.1MB) @(0:46:13 - 0:46:14).
[09/09 23:23:46   2774s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/09 23:23:46   2774s] 	Runtime: CPU: 0:00:02.0 REAL: 0:00:01.0 MEM: 3033.1MB
[09/09 23:23:46   2774s] Statistics of distance of Instance movement in refine placement:
[09/09 23:23:46   2774s]   maximum (X+Y) =         0.00 um
[09/09 23:23:46   2774s]   mean    (X+Y) =         0.00 um
[09/09 23:23:46   2774s] Summary Report:
[09/09 23:23:46   2774s] Instances move: 0 (out of 43761 movable)
[09/09 23:23:46   2774s] Instances flipped: 0
[09/09 23:23:46   2774s] Mean displacement: 0.00 um
[09/09 23:23:46   2774s] Max displacement: 0.00 um 
[09/09 23:23:46   2774s] Total instances moved : 0
[09/09 23:23:46   2774s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:2.048, REAL:1.324, MEM:3033.1M
[09/09 23:23:46   2774s] Total net bbox length = 1.814e+06 (8.981e+05 9.162e+05) (ext = 3.889e+04)
[09/09 23:23:46   2774s] Runtime: CPU: 0:00:02.2 REAL: 0:00:01.0 MEM: 3033.1MB
[09/09 23:23:46   2774s] [CPU] RefinePlace/total (cpu=0:00:02.2, real=0:00:01.0, mem=3033.1MB) @(0:46:12 - 0:46:14).
[09/09 23:23:46   2774s] *** Finished refinePlace (0:46:15 mem=3033.1M) ***
[09/09 23:23:46   2774s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.777532.2
[09/09 23:23:46   2774s] OPERPROF:   Finished RefinePlace at level 2, CPU:2.229, REAL:1.507, MEM:3033.1M
[09/09 23:23:46   2774s] OPERPROF: Finished RefinePlace2 at level 1, CPU:2.668, REAL:1.733, MEM:3033.1M
[09/09 23:23:46   2774s] End: GigaOpt Optimization in TNS mode
[09/09 23:23:47   2775s]   Timing Snapshot: (REF)
[09/09 23:23:47   2775s]      Weighted WNS: -0.097
[09/09 23:23:47   2775s]       All  PG WNS: -2.724
[09/09 23:23:47   2775s]       High PG WNS: 0.000
[09/09 23:23:47   2775s]       All  PG TNS: -49.248
[09/09 23:23:47   2775s]       High PG TNS: 0.000
[09/09 23:23:47   2775s]    Category Slack: { [L, -2.724] [H, 0.151] [H, 1.117] [H, 0.003] }
[09/09 23:23:47   2775s] 
[09/09 23:23:47   2775s] Running postRoute recovery in preEcoRoute mode
[09/09 23:23:47   2775s] **optDesign ... cpu = 0:02:04, real = 0:01:04, mem = 2209.1M, totSessionCpu=0:46:15 **
[09/09 23:23:47   2776s]   DRV Snapshot: (TGT)
[09/09 23:23:47   2776s]          Tran DRV: 0 (41)
[09/09 23:23:47   2776s]           Cap DRV: 128 (167)
[09/09 23:23:47   2776s]        Fanout DRV: 3 (182)
[09/09 23:23:47   2776s]            Glitch: 0 (0)
[09/09 23:23:47   2776s] Checking DRV degradation...
[09/09 23:23:47   2776s] 
[09/09 23:23:47   2776s] Recovery Manager:
[09/09 23:23:47   2776s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[09/09 23:23:47   2776s]      Cap DRV degradation : 0 (128 -> 128, Margin 10) - Skip
[09/09 23:23:47   2776s]   Fanout DRV degradation : 0 (3 -> 3, Margin 10) - Skip
[09/09 23:23:47   2776s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[09/09 23:23:47   2776s] 
[09/09 23:23:47   2776s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[09/09 23:23:47   2776s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:00, mem=2700.61M, totSessionCpu=0:46:17).
[09/09 23:23:47   2776s] **optDesign ... cpu = 0:02:05, real = 0:01:04, mem = 2208.4M, totSessionCpu=0:46:17 **
[09/09 23:23:47   2776s] 
[09/09 23:23:48   2777s]   DRV Snapshot: (REF)
[09/09 23:23:48   2777s]          Tran DRV: 0 (41)
[09/09 23:23:48   2777s]           Cap DRV: 128 (167)
[09/09 23:23:48   2777s]        Fanout DRV: 3 (182)
[09/09 23:23:48   2777s]            Glitch: 0 (0)
[09/09 23:23:48   2777s] Skipping post route harden opt
[09/09 23:23:48   2777s] ### Creating LA Mngr. totSessionCpu=0:46:18 mem=2700.6M
[09/09 23:23:48   2777s] ### Creating LA Mngr, finished. totSessionCpu=0:46:18 mem=2700.6M
[09/09 23:23:48   2778s] Default Rule : ""
[09/09 23:23:48   2778s] Non Default Rules : "ndr_1w2s" "ndr_3w3s" "ndr_2w2s"
[09/09 23:23:48   2778s] Worst Slack : 0.003 ns
[09/09 23:23:48   2778s] 
[09/09 23:23:48   2778s] Start Layer Assignment ...
[09/09 23:23:48   2778s] WNS(0.003ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)
[09/09 23:23:48   2778s] 
[09/09 23:23:48   2778s] Select 0 cadidates out of 50821.
[09/09 23:23:48   2778s] No critical nets selected. Skipped !
[09/09 23:23:48   2778s] GigaOpt: setting up router preferences
[09/09 23:23:49   2778s] GigaOpt: 67 nets assigned router directives
[09/09 23:23:49   2778s] 
[09/09 23:23:49   2778s] Start Assign Priority Nets ...
[09/09 23:23:49   2778s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[09/09 23:23:49   2778s] Existing Priority Nets 0 (0.0%)
[09/09 23:23:49   2778s] Total Assign Priority Nets 1232 (2.4%)
[09/09 23:23:49   2778s] ### Creating LA Mngr. totSessionCpu=0:46:18 mem=2700.6M
[09/09 23:23:49   2778s] ### Creating LA Mngr, finished. totSessionCpu=0:46:18 mem=2700.6M
[09/09 23:23:49   2778s] Default Rule : ""
[09/09 23:23:49   2778s] Non Default Rules : "ndr_1w2s" "ndr_3w3s" "ndr_2w2s"
[09/09 23:23:49   2778s] Worst Slack : -2.724 ns
[09/09 23:23:49   2778s] 
[09/09 23:23:49   2778s] Start Layer Assignment ...
[09/09 23:23:49   2778s] WNS(-2.724ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)
[09/09 23:23:49   2778s] 
[09/09 23:23:49   2779s] Select 123 cadidates out of 50821.
[09/09 23:23:49   2779s] Total Assign Layers on 1 Nets (cpu 0:00:00.7).
[09/09 23:23:49   2779s] GigaOpt: setting up router preferences
[09/09 23:23:50   2779s] GigaOpt: 49 nets assigned router directives
[09/09 23:23:50   2779s] 
[09/09 23:23:50   2779s] Start Assign Priority Nets ...
[09/09 23:23:50   2779s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[09/09 23:23:50   2779s] Existing Priority Nets 0 (0.0%)
[09/09 23:23:50   2779s] Total Assign Priority Nets 1420 (2.8%)
[09/09 23:23:50   2779s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2766.6M
[09/09 23:23:50   2779s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.060, MEM:2766.6M
[09/09 23:23:50   2781s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -2.724  |  0.003  |  1.582  | -2.724  |   N/A   |  6.809  |  0.151  |  1.117  |
|           TNS (ns):| -49.248 |  0.000  | -0.000  | -49.248 |   N/A   |  0.000  | -0.000  | -0.000  |
|    Violating Paths:|   35    |    0    |    0    |   35    |   N/A   |    0    |    0    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.096   |    167 (167)     |
|   max_tran     |      0 (0)       |   0.000    |     41 (92)      |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.274%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:02:10, real = 0:01:07, mem = 2154.2M, totSessionCpu=0:46:21 **
[09/09 23:23:50   2781s] -routeWithEco false                       # bool, default=false
[09/09 23:23:50   2781s] -routeWithEco true                        # bool, default=false, user setting
[09/09 23:23:50   2781s] -routeSelectedNetOnly false               # bool, default=false
[09/09 23:23:50   2781s] -routeWithTimingDriven true               # bool, default=false, user setting
[09/09 23:23:50   2781s] -routeWithTimingDriven false              # bool, default=false
[09/09 23:23:50   2781s] -routeWithSiDriven true                   # bool, default=false, user setting
[09/09 23:23:50   2781s] -routeWithSiDriven false                  # bool, default=false, user setting
[09/09 23:23:50   2781s] Existing Dirty Nets : 17
[09/09 23:23:50   2781s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[09/09 23:23:51   2781s] Reset Dirty Nets : 17
[09/09 23:23:51   2781s] 
[09/09 23:23:51   2781s] globalDetailRoute
[09/09 23:23:51   2781s] 
[09/09 23:23:51   2781s] ### Time Record (globalDetailRoute) is installed.
[09/09 23:23:51   2781s] #Start globalDetailRoute on Tue Sep  9 23:23:51 2025
[09/09 23:23:51   2781s] #
[09/09 23:23:51   2781s] ### Time Record (Pre Callback) is installed.
[09/09 23:23:51   2781s] Opening parasitic data file '/tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d' for reading (mem: 2658.562M)
[09/09 23:23:51   2781s] Closing parasitic data file '/tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d': 0 access done (mem: 2658.562M)
[09/09 23:23:51   2781s] Closing parasitic data file '/tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d': 88985 access done (mem: 2658.562M)
[09/09 23:23:51   2781s] ### Time Record (Pre Callback) is uninstalled.
[09/09 23:23:51   2781s] ### Time Record (DB Import) is installed.
[09/09 23:23:51   2781s] ### Time Record (Timing Data Generation) is installed.
[09/09 23:23:51   2781s] ### Time Record (Timing Data Generation) is uninstalled.
[09/09 23:23:51   2781s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/09 23:23:51   2781s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/09 23:23:51   2781s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/09 23:23:51   2781s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/09 23:23:51   2781s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/09 23:23:51   2781s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/09 23:23:51   2781s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/09 23:23:51   2781s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/09 23:23:51   2781s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/09 23:23:51   2781s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/09 23:23:51   2781s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/09 23:23:51   2781s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/09 23:23:51   2781s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/09 23:23:51   2781s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/09 23:23:51   2781s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/09 23:23:51   2781s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/09 23:23:51   2781s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/09 23:23:51   2781s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/09 23:23:51   2781s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/09 23:23:51   2781s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/09 23:23:51   2781s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[09/09 23:23:51   2781s] #To increase the message display limit, refer to the product command reference manual.
[09/09 23:23:51   2781s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk_i of net clk_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/09 23:23:51   2781s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_ni of net rst_ni because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/09 23:23:51   2781s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ref_clk_i of net ref_clk_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/09 23:23:51   2781s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tck_i of net jtag_tck_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/09 23:23:51   2781s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_trst_ni of net jtag_trst_ni because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/09 23:23:51   2781s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tms_i of net jtag_tms_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/09 23:23:51   2781s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tdi_i of net jtag_tdi_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/09 23:23:51   2781s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tdo_o of net jtag_tdo_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/09 23:23:51   2781s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/uart_rx_i of net uart_rx_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/09 23:23:51   2781s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/uart_tx_o of net uart_tx_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/09 23:23:51   2781s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/fetch_en_i of net fetch_en_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/09 23:23:51   2781s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/status_o of net status_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/09 23:23:51   2781s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio0_io of net gpio0_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/09 23:23:51   2781s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio1_io of net gpio1_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/09 23:23:51   2781s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio2_io of net gpio2_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/09 23:23:51   2781s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio3_io of net gpio3_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/09 23:23:51   2781s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio4_io of net gpio4_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/09 23:23:51   2781s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio5_io of net gpio5_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/09 23:23:51   2781s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio6_io of net gpio6_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/09 23:23:51   2781s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio7_io of net gpio7_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/09 23:23:51   2781s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[09/09 23:23:51   2781s] #To increase the message display limit, refer to the product command reference manual.
[09/09 23:23:51   2782s] ### Net info: total nets: 50821
[09/09 23:23:51   2782s] ### Net info: dirty nets: 0
[09/09 23:23:51   2782s] ### Net info: marked as disconnected nets: 0
[09/09 23:23:51   2783s] #num needed restored net=48
[09/09 23:23:51   2783s] #need_extraction net=48 (total=50821)
[09/09 23:23:51   2783s] ### Net info: fully routed nets: 44587
[09/09 23:23:51   2783s] ### Net info: trivial (< 2 pins) nets: 6234
[09/09 23:23:51   2783s] ### Net info: unrouted nets: 0
[09/09 23:23:51   2783s] ### Net info: re-extraction nets: 0
[09/09 23:23:51   2783s] ### Net info: ignored nets: 0
[09/09 23:23:51   2783s] ### Net info: skip routing nets: 48
[09/09 23:23:51   2783s] #WARNING (NRDB-629) NanoRoute cannot route PIN VSS of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VSS. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/09 23:23:51   2783s] #WARNING (NRDB-629) NanoRoute cannot route PIN VSS of INST i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut for NET VSS. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/09 23:23:51   2783s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/09 23:23:51   2783s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDDARRAY of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/09 23:23:51   2783s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/09 23:23:51   2783s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDDARRAY of INST i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/09 23:23:52   2783s] #WARNING (NRDB-733) PIN clk_i in CELL_VIEW croc_chip does not have physical port.
[09/09 23:23:52   2783s] #WARNING (NRDB-733) PIN fetch_en_i in CELL_VIEW croc_chip does not have physical port.
[09/09 23:23:52   2783s] #WARNING (NRDB-733) PIN gpio0_io in CELL_VIEW croc_chip does not have physical port.
[09/09 23:23:52   2783s] #WARNING (NRDB-733) PIN gpio10_io in CELL_VIEW croc_chip does not have physical port.
[09/09 23:23:52   2783s] #WARNING (NRDB-733) PIN gpio11_io in CELL_VIEW croc_chip does not have physical port.
[09/09 23:23:52   2783s] #WARNING (NRDB-733) PIN gpio12_io in CELL_VIEW croc_chip does not have physical port.
[09/09 23:23:52   2783s] #WARNING (NRDB-733) PIN gpio13_io in CELL_VIEW croc_chip does not have physical port.
[09/09 23:23:52   2783s] #WARNING (NRDB-733) PIN gpio14_io in CELL_VIEW croc_chip does not have physical port.
[09/09 23:23:52   2783s] #WARNING (NRDB-733) PIN gpio15_io in CELL_VIEW croc_chip does not have physical port.
[09/09 23:23:52   2783s] #WARNING (NRDB-733) PIN gpio16_io in CELL_VIEW croc_chip does not have physical port.
[09/09 23:23:52   2783s] #WARNING (NRDB-733) PIN gpio17_io in CELL_VIEW croc_chip does not have physical port.
[09/09 23:23:52   2783s] #WARNING (NRDB-733) PIN gpio18_io in CELL_VIEW croc_chip does not have physical port.
[09/09 23:23:52   2783s] #WARNING (NRDB-733) PIN gpio19_io in CELL_VIEW croc_chip does not have physical port.
[09/09 23:23:52   2783s] #WARNING (NRDB-733) PIN gpio1_io in CELL_VIEW croc_chip does not have physical port.
[09/09 23:23:52   2783s] #WARNING (NRDB-733) PIN gpio20_io in CELL_VIEW croc_chip does not have physical port.
[09/09 23:23:52   2783s] #WARNING (NRDB-733) PIN gpio21_io in CELL_VIEW croc_chip does not have physical port.
[09/09 23:23:52   2783s] #WARNING (NRDB-733) PIN gpio22_io in CELL_VIEW croc_chip does not have physical port.
[09/09 23:23:52   2783s] #WARNING (NRDB-733) PIN gpio23_io in CELL_VIEW croc_chip does not have physical port.
[09/09 23:23:52   2783s] #WARNING (NRDB-733) PIN gpio24_io in CELL_VIEW croc_chip does not have physical port.
[09/09 23:23:52   2783s] #WARNING (NRDB-733) PIN gpio25_io in CELL_VIEW croc_chip does not have physical port.
[09/09 23:23:52   2783s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[09/09 23:23:52   2783s] #To increase the message display limit, refer to the product command reference manual.
[09/09 23:23:52   2783s] #WARNING (NRDB-976) The TRACK STEP 2.5200 for preferred direction tracks is smaller than the PITCH 3.2800 for LAYER TopMetal1. This will cause routability problems for NanoRoute.
[09/09 23:23:52   2784s] #Processed 19 dirty instances, 30 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
[09/09 23:23:52   2784s] #(14 insts marked dirty, reset pre-exisiting dirty flag on 14 insts, 35 nets marked need extraction)
[09/09 23:23:52   2784s] ### import design signature (203): route=828782179 flt_obj=0 vio=1616500967 swire=282492057 shield_wire=1 net_attr=1671648567 dirty_area=130181576, del_dirty_area=0 cell=1297058440 placement=2065518886 pin_access=1629576558
[09/09 23:23:52   2784s] ### Time Record (DB Import) is uninstalled.
[09/09 23:23:52   2784s] #NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
[09/09 23:23:52   2784s] #RTESIG:78da85d13b0bc230100060677fc5113b28f8b8bc5a5d055795a2aea19a54454da54907ff
[09/09 23:23:52   2784s] #       bd195ceb6d81fbee995176da94c004ce39cede88ca70d896223db89ca1906a21d0a4d071
[09/09 23:23:52   2784s] #       cd86a36cb73f705920d4d53338189f9be639852eb816828bf1eeaf931f5242d248730416
[09/09 23:23:52   2784s] #       1e1f2ed1d4d6848bb95963ecbdb1ce0806e310dba47b727591a6a6d04aa606b1f2b66a6d
[09/09 23:23:52   2784s] #       b2ce77af3ea980f9c63b421510dbeeef52792e485320a74d8ea4592a4d1bade89f58ea9c
[09/09 23:23:52   2784s] #       2eb4e2c07a0f3ef802baa1b0b3
[09/09 23:23:52   2784s] #
[09/09 23:23:52   2784s] #Skip comparing routing design signature in db-snapshot flow
[09/09 23:23:52   2784s] ### Time Record (Data Preparation) is installed.
[09/09 23:23:52   2784s] #RTESIG:78da85d13d6fc230100660e6fe8a9361a01229e7cf246ba5ae052160b502760a029c2a76
[09/09 23:23:52   2784s] #       06fe3d16620db759bae73e5e793adbff6c8009fce258fc232acbe17723f283cb0285544b
[09/09 23:23:52   2784s] #       81369776dfec633a5badb75c96086d738d1ee687aebb2e6088be87e8533a87bfcf175242
[09/09 23:23:52   2784s] #       d2487304162f772ed1b6cec6a33d396bddb973de0a06f398faac477a7599afa6502df382
[09/09 23:23:52   2784s] #       d404d7f42e5b1f86db9854c042173ca14a48fdf036941115b06774e238630439ac444e1b
[09/09 23:23:52   2784s] #       83a4a994a68d56f49755dad0836a0e6c34fce4011119bd68
[09/09 23:23:52   2784s] #
[09/09 23:23:52   2784s] ### Time Record (Data Preparation) is uninstalled.
[09/09 23:23:52   2784s] #Using multithreading with 8 threads.
[09/09 23:23:52   2784s] ### Time Record (Data Preparation) is installed.
[09/09 23:23:52   2784s] #Start routing data preparation on Tue Sep  9 23:23:52 2025
[09/09 23:23:52   2784s] #
[09/09 23:23:52   2785s] #Minimum voltage of a net in the design = 0.000.
[09/09 23:23:52   2785s] #Maximum voltage of a net in the design = 1.320.
[09/09 23:23:52   2785s] #Voltage range [0.000 - 1.320] has 50819 nets.
[09/09 23:23:52   2785s] #Voltage range [1.080 - 1.320] has 1 net.
[09/09 23:23:52   2785s] #Voltage range [0.000 - 0.000] has 1 net.
[09/09 23:23:52   2785s] ### Time Record (Cell Pin Access) is installed.
[09/09 23:23:52   2785s] ### Time Record (Cell Pin Access) is uninstalled.
[09/09 23:23:54   2786s] # Metal1       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3650
[09/09 23:23:54   2786s] # Metal2       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
[09/09 23:23:54   2786s] # Metal3       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
[09/09 23:23:54   2786s] # Metal4       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
[09/09 23:23:54   2786s] # Metal5       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
[09/09 23:23:54   2786s] # TopMetal1    H   Track-Pitch = 2.5200    Line-2-Via Pitch = 3.2800
[09/09 23:23:54   2786s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[09/09 23:23:54   2786s] # TopMetal2    V   Track-Pitch = 4.0000    Line-2-Via Pitch = 4.0000
[09/09 23:23:54   2786s] #Monitoring time of adding inner blkg by smac
[09/09 23:23:54   2786s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2110.95 (MB), peak = 3706.05 (MB)
[09/09 23:23:55   2787s] #Regenerating Ggrids automatically.
[09/09 23:23:55   2787s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.4800.
[09/09 23:23:55   2787s] #Using automatically generated G-grids.
[09/09 23:23:55   2788s] #Done routing data preparation.
[09/09 23:23:55   2788s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2308.95 (MB), peak = 3706.05 (MB)
[09/09 23:23:55   2788s] #WARNING (NRDB-1005) Cannot establish connection to PIN CLK at ( 1220.8050 882.5350 ) on Metal2 for NET i_croc_soc/i_croc/i_core_wrap/CTS_16. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/09 23:23:55   2788s] #WARNING (NRDB-1005) Cannot establish connection to PIN CLK at ( 787.8450 1159.1450 ) on Metal2 for NET i_croc_soc/i_croc/CTS_64. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/09 23:23:55   2788s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 667.1950 1041.6200 ) on Metal1 for NET i_croc_soc/i_croc/i_timer/FE_OFN878_0794. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/09 23:23:55   2788s] #WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 667.9600 1041.6050 ) on Metal1 for NET i_croc_soc/i_croc/i_timer/FE_OFN882_0799. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/09 23:23:55   2788s] #WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 666.0400 1041.6050 ) on Metal1 for NET i_croc_soc/i_croc/i_timer/FE_OFN8992_FE_OFN878_0794. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/09 23:23:55   2788s] #WARNING (NRDB-1005) Cannot establish connection to PIN Q_N at ( 1225.3850 882.8050 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_decoder_i_csr_op_0__$_MUX__Y_S_$_OR__Y_B_$_OR__Y_A_$_OR__Y_A. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/09 23:23:55   2788s] #WARNING (NRDB-1005) Cannot establish connection to PIN Q at ( 1227.3150 882.8400 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_4_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/09 23:23:55   2788s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 1252.3250 1260.8600 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/FE_OCPN5938_i_ibex_id_stage_i_controller_i_ctrl_fsm_cs_2____NOT__A_Y. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/09 23:23:55   2788s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 1208.1650 1313.7800 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_priv_mode_i_0_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/09 23:23:55   2788s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 1124.1650 1132.3400 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/FE_OFN2081_0525. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/09 23:23:55   2788s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 661.4450 1037.8550 ) on Metal1 for NET i_croc_soc/i_croc/i_timer/_0999_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/09 23:23:55   2788s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 1220.1650 1230.6200 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/_0493_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/09 23:23:55   2788s] #WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 1221.3200 1230.6050 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/FE_PSN2_0493. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/09 23:23:55   2788s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 600.0050 1170.1400 ) on Metal1 for NET i_croc_soc/i_croc/i_gpio/i_reg_file_reg2hw_106_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/09 23:23:55   2788s] #WARNING (NRDB-1005) Cannot establish connection to PIN Q at ( 794.3550 1158.8400 ) on Metal1 for NET i_croc_soc/i_croc/i_gpio/i_reg_file_reg2hw_134_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/09 23:23:55   2788s] #WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 484.5200 1136.1550 ) on Metal1 for NET i_croc_soc/i_croc/i_gpio/FE_PSN1_i_reg_file_reg2hw_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/09 23:23:55   2788s] #WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 1253.4800 1260.8450 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/FE_PSN3_FE_OCPN5938_i_ibex_id_stage_i_controller_i_ctrl_fsm_cs_2____NOT__A_Y. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/09 23:23:55   2788s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 483.3650 1136.1350 ) on Metal1 for NET i_croc_soc/i_croc/i_gpio/i_reg_file_reg2hw_1_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/09 23:23:55   2788s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 769.9250 1136.1350 ) on Metal1 for NET i_croc_soc/i_croc/i_gpio/i_reg_file_reg2hw_141_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/09 23:23:55   2788s] #WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 601.1600 1170.1250 ) on Metal1 for NET i_croc_soc/i_croc/i_gpio/FE_PSN4_i_reg_file_reg2hw_106. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/09 23:23:55   2788s] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[09/09 23:23:55   2788s] #To increase the message display limit, refer to the product command reference manual.
[09/09 23:23:55   2788s] #
[09/09 23:23:55   2788s] #Connectivity extraction summary:
[09/09 23:23:55   2788s] #32 routed nets are extracted.
[09/09 23:23:55   2788s] #    28 (0.06%) extracted nets are partially routed.
[09/09 23:23:55   2788s] #44555 routed net(s) are imported.
[09/09 23:23:55   2788s] #6234 nets are fixed|skipped|trivial (not extracted).
[09/09 23:23:55   2788s] #Total number of nets = 50821.
[09/09 23:23:55   2788s] #
[09/09 23:23:55   2788s] #Start instance access analysis using 8 threads...
[09/09 23:23:55   2788s] ### Time Record (Instance Pin Access) is installed.
[09/09 23:23:56   2789s] #0 instance pins are hard to access
[09/09 23:23:56   2789s] #Instance access analysis statistics:
[09/09 23:23:56   2789s] #Cpu time = 00:00:01
[09/09 23:23:56   2789s] #Elapsed time = 00:00:01
[09/09 23:23:56   2789s] #Increased memory = 4.31 (MB)
[09/09 23:23:56   2789s] #Total memory = 2313.27 (MB)
[09/09 23:23:56   2789s] #Peak memory = 3706.05 (MB)
[09/09 23:23:56   2789s] ### Time Record (Instance Pin Access) is uninstalled.
[09/09 23:23:56   2789s] #Found 0 nets for post-route si or timing fixing.
[09/09 23:23:56   2789s] #
[09/09 23:23:56   2789s] #Finished routing data preparation on Tue Sep  9 23:23:56 2025
[09/09 23:23:56   2789s] #
[09/09 23:23:56   2789s] #Cpu time = 00:00:05
[09/09 23:23:56   2789s] #Elapsed time = 00:00:04
[09/09 23:23:56   2789s] #Increased memory = 211.93 (MB)
[09/09 23:23:56   2789s] #Total memory = 2313.27 (MB)
[09/09 23:23:56   2789s] #Peak memory = 3706.05 (MB)
[09/09 23:23:56   2789s] #
[09/09 23:23:56   2789s] ### Time Record (Data Preparation) is uninstalled.
[09/09 23:23:56   2789s] ### Time Record (Global Routing) is installed.
[09/09 23:23:56   2789s] #
[09/09 23:23:56   2789s] #Start global routing on Tue Sep  9 23:23:56 2025
[09/09 23:23:56   2789s] #
[09/09 23:23:56   2789s] #
[09/09 23:23:56   2789s] #Start global routing initialization on Tue Sep  9 23:23:56 2025
[09/09 23:23:56   2789s] #
[09/09 23:23:56   2789s] #Number of eco nets is 30
[09/09 23:23:56   2789s] #
[09/09 23:23:56   2789s] #Start global routing data preparation on Tue Sep  9 23:23:56 2025
[09/09 23:23:56   2789s] #
[09/09 23:23:56   2789s] ### build_merged_routing_blockage_rect_list starts on Tue Sep  9 23:23:56 2025 with memory = 2313.27 (MB), peak = 3706.05 (MB)
[09/09 23:23:56   2789s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:3.6 GB --0.99 [8]--
[09/09 23:23:56   2789s] #Start routing resource analysis on Tue Sep  9 23:23:56 2025
[09/09 23:23:56   2789s] #
[09/09 23:23:56   2789s] ### init_is_bin_blocked starts on Tue Sep  9 23:23:56 2025 with memory = 2313.27 (MB), peak = 3706.05 (MB)
[09/09 23:23:56   2789s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:3.6 GB --1.00 [8]--
[09/09 23:23:56   2789s] ### PDHT_Row_Thread::compute_flow_cap starts on Tue Sep  9 23:23:56 2025 with memory = 2317.45 (MB), peak = 3706.05 (MB)
[09/09 23:23:57   2791s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:02, real:00:00:00, mem:2.3 GB, peak:3.6 GB --6.71 [8]--
[09/09 23:23:57   2791s] ### adjust_flow_cap starts on Tue Sep  9 23:23:57 2025 with memory = 2324.34 (MB), peak = 3706.05 (MB)
[09/09 23:23:57   2791s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:3.6 GB --2.07 [8]--
[09/09 23:23:57   2791s] ### adjust_partial_route_blockage starts on Tue Sep  9 23:23:57 2025 with memory = 2325.16 (MB), peak = 3706.05 (MB)
[09/09 23:23:57   2791s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:3.6 GB --0.91 [8]--
[09/09 23:23:57   2791s] ### set_via_blocked starts on Tue Sep  9 23:23:57 2025 with memory = 2325.16 (MB), peak = 3706.05 (MB)
[09/09 23:23:57   2791s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:3.6 GB --2.12 [8]--
[09/09 23:23:57   2791s] ### copy_flow starts on Tue Sep  9 23:23:57 2025 with memory = 2325.74 (MB), peak = 3706.05 (MB)
[09/09 23:23:57   2791s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:3.6 GB --2.33 [8]--
[09/09 23:23:57   2791s] #Routing resource analysis is done on Tue Sep  9 23:23:57 2025
[09/09 23:23:57   2791s] #
[09/09 23:23:57   2791s] ### report_flow_cap starts on Tue Sep  9 23:23:57 2025 with memory = 2320.32 (MB), peak = 3706.05 (MB)
[09/09 23:23:57   2791s] #  Resource Analysis:
[09/09 23:23:57   2791s] #
[09/09 23:23:57   2791s] #               Routing  #Avail      #Track     #Total     %Gcell
[09/09 23:23:57   2791s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[09/09 23:23:57   2791s] #  --------------------------------------------------------------
[09/09 23:23:57   2791s] #  Metal1         V        2515        1318       65536    64.99%
[09/09 23:23:57   2791s] #  Metal2         H        2873        1508       65536    33.29%
[09/09 23:23:57   2791s] #  Metal3         V        2513        1320       65536    32.91%
[09/09 23:23:57   2791s] #  Metal4         H        3122        1259       65536    32.99%
[09/09 23:23:57   2791s] #  Metal5         V        2732        1101       65536    27.42%
[09/09 23:23:57   2791s] #  --------------------------------------------------------------
[09/09 23:23:57   2791s] #  Total                  13756      32.14%      327680    38.32%
[09/09 23:23:57   2791s] #
[09/09 23:23:57   2791s] #  116 nets (0.23%) with 1 preferred extra spacing.
[09/09 23:23:57   2791s] #
[09/09 23:23:57   2791s] #
[09/09 23:23:57   2791s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:3.6 GB --1.11 [8]--
[09/09 23:23:57   2791s] ### analyze_m2_tracks starts on Tue Sep  9 23:23:57 2025 with memory = 2320.07 (MB), peak = 3706.05 (MB)
[09/09 23:23:57   2791s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:3.6 GB --0.99 [8]--
[09/09 23:23:57   2791s] ### report_initial_resource starts on Tue Sep  9 23:23:57 2025 with memory = 2320.07 (MB), peak = 3706.05 (MB)
[09/09 23:23:57   2791s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:3.6 GB --0.93 [8]--
[09/09 23:23:57   2791s] ### mark_pg_pins_accessibility starts on Tue Sep  9 23:23:57 2025 with memory = 2320.07 (MB), peak = 3706.05 (MB)
[09/09 23:23:57   2791s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:3.6 GB --0.99 [8]--
[09/09 23:23:57   2791s] ### set_net_region starts on Tue Sep  9 23:23:57 2025 with memory = 2320.07 (MB), peak = 3706.05 (MB)
[09/09 23:23:57   2791s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:3.6 GB --0.99 [8]--
[09/09 23:23:57   2791s] #
[09/09 23:23:57   2791s] #Global routing data preparation is done on Tue Sep  9 23:23:57 2025
[09/09 23:23:57   2791s] #
[09/09 23:23:57   2791s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2320.07 (MB), peak = 3706.05 (MB)
[09/09 23:23:57   2791s] #
[09/09 23:23:57   2791s] ### prepare_level starts on Tue Sep  9 23:23:57 2025 with memory = 2320.07 (MB), peak = 3706.05 (MB)
[09/09 23:23:57   2791s] ### init level 1 starts on Tue Sep  9 23:23:57 2025 with memory = 2320.07 (MB), peak = 3706.05 (MB)
[09/09 23:23:57   2791s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:3.6 GB --0.99 [8]--
[09/09 23:23:57   2791s] ### Level 1 hgrid = 256 X 256
[09/09 23:23:57   2791s] ### init level 2 starts on Tue Sep  9 23:23:57 2025 with memory = 2320.07 (MB), peak = 3706.05 (MB)
[09/09 23:23:57   2791s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:3.6 GB --2.13 [8]--
[09/09 23:23:57   2791s] ### Level 2 hgrid = 64 X 64
[09/09 23:23:57   2791s] ### prepare_level_flow starts on Tue Sep  9 23:23:57 2025 with memory = 2320.99 (MB), peak = 3706.05 (MB)
[09/09 23:23:57   2791s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:3.6 GB --1.00 [8]--
[09/09 23:23:57   2791s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:3.6 GB --1.58 [8]--
[09/09 23:23:57   2791s] #
[09/09 23:23:57   2791s] #Global routing initialization is done on Tue Sep  9 23:23:57 2025
[09/09 23:23:57   2791s] #
[09/09 23:23:57   2791s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 2320.99 (MB), peak = 3706.05 (MB)
[09/09 23:23:57   2791s] #
[09/09 23:23:57   2792s] #start global routing iteration 1...
[09/09 23:23:57   2792s] ### init_flow_edge starts on Tue Sep  9 23:23:57 2025 with memory = 2320.99 (MB), peak = 3706.05 (MB)
[09/09 23:23:57   2792s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:3.6 GB --1.73 [8]--
[09/09 23:23:57   2792s] ### Uniform Hboxes (7x7)
[09/09 23:23:57   2792s] ### routing at level 1 iter 0 for 0 hboxes
[09/09 23:23:57   2792s] ### measure_qor starts on Tue Sep  9 23:23:57 2025 with memory = 2322.91 (MB), peak = 3706.05 (MB)
[09/09 23:23:57   2792s] ### measure_congestion starts on Tue Sep  9 23:23:57 2025 with memory = 2322.91 (MB), peak = 3706.05 (MB)
[09/09 23:23:57   2792s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:3.6 GB --0.99 [8]--
[09/09 23:23:57   2792s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:3.6 GB --5.57 [8]--
[09/09 23:23:57   2792s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2322.91 (MB), peak = 3706.05 (MB)
[09/09 23:23:57   2792s] #
[09/09 23:23:57   2792s] #start global routing iteration 2...
[09/09 23:23:57   2792s] ### init_flow_edge starts on Tue Sep  9 23:23:57 2025 with memory = 2322.91 (MB), peak = 3706.05 (MB)
[09/09 23:23:57   2792s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:3.6 GB --2.08 [8]--
[09/09 23:23:57   2792s] ### routing at level 2 (topmost level) iter 0
[09/09 23:23:57   2792s] ### measure_qor starts on Tue Sep  9 23:23:57 2025 with memory = 2323.26 (MB), peak = 3706.05 (MB)
[09/09 23:23:57   2792s] ### measure_congestion starts on Tue Sep  9 23:23:57 2025 with memory = 2323.26 (MB), peak = 3706.05 (MB)
[09/09 23:23:57   2792s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:3.6 GB --0.97 [8]--
[09/09 23:23:57   2793s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:3.6 GB --7.06 [8]--
[09/09 23:23:57   2793s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2323.26 (MB), peak = 3706.05 (MB)
[09/09 23:23:57   2793s] #
[09/09 23:23:58   2793s] #start global routing iteration 3...
[09/09 23:23:58   2793s] ### Uniform Hboxes (7x7)
[09/09 23:23:58   2793s] ### routing at level 1 iter 0 for 0 hboxes
[09/09 23:23:58   2793s] ### measure_qor starts on Tue Sep  9 23:23:58 2025 with memory = 2337.93 (MB), peak = 3706.05 (MB)
[09/09 23:23:58   2793s] ### measure_congestion starts on Tue Sep  9 23:23:58 2025 with memory = 2337.93 (MB), peak = 3706.05 (MB)
[09/09 23:23:58   2793s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:3.6 GB --0.99 [8]--
[09/09 23:23:58   2793s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:3.6 GB --5.66 [8]--
[09/09 23:23:58   2793s] ### measure_congestion starts on Tue Sep  9 23:23:58 2025 with memory = 2337.93 (MB), peak = 3706.05 (MB)
[09/09 23:23:58   2793s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:3.6 GB --0.99 [8]--
[09/09 23:23:58   2794s] ### Uniform Hboxes (7x7)
[09/09 23:23:58   2794s] ### routing at level 1 iter 1 for 0 hboxes
[09/09 23:23:58   2794s] ### measure_qor starts on Tue Sep  9 23:23:58 2025 with memory = 2338.18 (MB), peak = 3706.05 (MB)
[09/09 23:23:58   2794s] ### measure_congestion starts on Tue Sep  9 23:23:58 2025 with memory = 2338.18 (MB), peak = 3706.05 (MB)
[09/09 23:23:58   2794s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:3.6 GB --0.98 [8]--
[09/09 23:23:58   2794s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:3.6 GB --4.17 [8]--
[09/09 23:23:58   2794s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2338.18 (MB), peak = 3706.05 (MB)
[09/09 23:23:58   2794s] #
[09/09 23:23:58   2794s] ### route_end starts on Tue Sep  9 23:23:58 2025 with memory = 2338.18 (MB), peak = 3706.05 (MB)
[09/09 23:23:58   2794s] #
[09/09 23:23:58   2794s] #Total number of trivial nets (e.g. < 2 pins) = 6234 (skipped).
[09/09 23:23:58   2794s] #Total number of routable nets = 44587.
[09/09 23:23:58   2794s] #Total number of nets in the design = 50821.
[09/09 23:23:58   2794s] #
[09/09 23:23:58   2794s] #30 routable nets have only global wires.
[09/09 23:23:58   2794s] #44557 routable nets have only detail routed wires.
[09/09 23:23:58   2794s] #2 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[09/09 23:23:58   2794s] #356 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[09/09 23:23:58   2794s] #
[09/09 23:23:58   2794s] #Routed nets constraints summary:
[09/09 23:23:58   2794s] #---------------------------------------------------------
[09/09 23:23:58   2794s] #        Rules   Pref Layer   Avoid Detour   Unconstrained  
[09/09 23:23:58   2794s] #---------------------------------------------------------
[09/09 23:23:58   2794s] #      Default            0              0              28  
[09/09 23:23:58   2794s] #     ndr_3w3s            0              0               0  
[09/09 23:23:58   2794s] #     ndr_2w2s            2              2               0  
[09/09 23:23:58   2794s] #---------------------------------------------------------
[09/09 23:23:58   2794s] #        Total            2              2              28  
[09/09 23:23:58   2794s] #---------------------------------------------------------
[09/09 23:23:58   2794s] #
[09/09 23:23:58   2794s] #Routing constraints summary of the whole design:
[09/09 23:23:58   2794s] #----------------------------------------------------------------------------------------------
[09/09 23:23:58   2794s] #        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Avoid Detour   Unconstrained  
[09/09 23:23:58   2794s] #----------------------------------------------------------------------------------------------
[09/09 23:23:58   2794s] #      Default                116            1                 1              0           44229  
[09/09 23:23:58   2794s] #     ndr_3w3s                  0           58                 0             58               0  
[09/09 23:23:58   2794s] #     ndr_2w2s                  0          183                 0            183               0  
[09/09 23:23:58   2794s] #----------------------------------------------------------------------------------------------
[09/09 23:23:58   2794s] #        Total                116          242                 1            241           44229  
[09/09 23:23:58   2794s] #----------------------------------------------------------------------------------------------
[09/09 23:23:58   2794s] #
[09/09 23:23:58   2794s] ### cal_base_flow starts on Tue Sep  9 23:23:58 2025 with memory = 2338.18 (MB), peak = 3706.05 (MB)
[09/09 23:23:58   2794s] ### init_flow_edge starts on Tue Sep  9 23:23:58 2025 with memory = 2338.18 (MB), peak = 3706.05 (MB)
[09/09 23:23:58   2794s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:3.6 GB --1.80 [8]--
[09/09 23:23:58   2794s] ### cal_flow starts on Tue Sep  9 23:23:58 2025 with memory = 2338.61 (MB), peak = 3706.05 (MB)
[09/09 23:23:58   2794s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:3.6 GB --0.99 [8]--
[09/09 23:23:58   2794s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:3.6 GB --1.23 [8]--
[09/09 23:23:58   2794s] ### report_overcon starts on Tue Sep  9 23:23:58 2025 with memory = 2338.61 (MB), peak = 3706.05 (MB)
[09/09 23:23:58   2794s] #
[09/09 23:23:58   2794s] #  Congestion Analysis: (blocked Gcells are excluded)
[09/09 23:23:58   2794s] #
[09/09 23:23:58   2794s] #                 OverCon       OverCon          
[09/09 23:23:58   2794s] #                  #Gcell        #Gcell    %Gcell
[09/09 23:23:58   2794s] #     Layer           (1)           (2)   OverCon  Flow/Cap
[09/09 23:23:58   2794s] #  ------------------------------------------------------------
[09/09 23:23:58   2794s] #  Metal2        3(0.01%)      1(0.00%)   (0.01%)     0.41  
[09/09 23:23:58   2794s] #  Metal3        0(0.00%)      0(0.00%)   (0.00%)     0.35  
[09/09 23:23:58   2794s] #  Metal4        0(0.00%)      0(0.00%)   (0.00%)     0.23  
[09/09 23:23:58   2794s] #  Metal5        0(0.00%)      0(0.00%)   (0.00%)     0.22  
[09/09 23:23:58   2794s] #  ------------------------------------------------------------
[09/09 23:23:58   2794s] #     Total      3(0.00%)      1(0.00%)   (0.00%)
[09/09 23:23:58   2794s] #
[09/09 23:23:58   2794s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
[09/09 23:23:58   2794s] #  Overflow after GR: 0.00% H + 0.00% V
[09/09 23:23:58   2794s] #
[09/09 23:23:58   2794s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:3.6 GB --0.99 [8]--
[09/09 23:23:58   2794s] ### cal_base_flow starts on Tue Sep  9 23:23:58 2025 with memory = 2338.61 (MB), peak = 3706.05 (MB)
[09/09 23:23:58   2794s] ### init_flow_edge starts on Tue Sep  9 23:23:58 2025 with memory = 2338.61 (MB), peak = 3706.05 (MB)
[09/09 23:23:58   2794s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:3.6 GB --1.97 [8]--
[09/09 23:23:58   2794s] ### cal_flow starts on Tue Sep  9 23:23:58 2025 with memory = 2338.60 (MB), peak = 3706.05 (MB)
[09/09 23:23:58   2794s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:3.6 GB --0.99 [8]--
[09/09 23:23:58   2794s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:3.6 GB --1.25 [8]--
[09/09 23:23:58   2794s] ### export_cong_map starts on Tue Sep  9 23:23:58 2025 with memory = 2338.60 (MB), peak = 3706.05 (MB)
[09/09 23:23:58   2794s] ### PDZT_Export::export_cong_map starts on Tue Sep  9 23:23:58 2025 with memory = 2338.96 (MB), peak = 3706.05 (MB)
[09/09 23:23:58   2794s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:3.6 GB --1.02 [8]--
[09/09 23:23:58   2794s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:3.6 GB --2.20 [8]--
[09/09 23:23:58   2794s] ### import_cong_map starts on Tue Sep  9 23:23:58 2025 with memory = 2338.96 (MB), peak = 3706.05 (MB)
[09/09 23:23:58   2794s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:3.6 GB --1.00 [8]--
[09/09 23:23:58   2794s] ### update starts on Tue Sep  9 23:23:58 2025 with memory = 2338.96 (MB), peak = 3706.05 (MB)
[09/09 23:23:58   2794s] #Complete Global Routing.
[09/09 23:23:58   2795s] #Total number of nets with non-default rule or having extra spacing = 357
[09/09 23:23:58   2795s] #Total wire length = 2073221 um.
[09/09 23:23:58   2795s] #Total half perimeter of net bounding box = 1917055 um.
[09/09 23:23:58   2795s] #Total wire length on LAYER Metal1 = 0 um.
[09/09 23:23:58   2795s] #Total wire length on LAYER Metal2 = 588464 um.
[09/09 23:23:58   2795s] #Total wire length on LAYER Metal3 = 531383 um.
[09/09 23:23:58   2795s] #Total wire length on LAYER Metal4 = 555793 um.
[09/09 23:23:58   2795s] #Total wire length on LAYER Metal5 = 397581 um.
[09/09 23:23:58   2795s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/09 23:23:58   2795s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/09 23:23:58   2795s] #Total number of vias = 288005
[09/09 23:23:58   2795s] #Up-Via Summary (total 288005):
[09/09 23:23:58   2795s] #           
[09/09 23:23:58   2795s] #-----------------------
[09/09 23:23:58   2795s] # Metal1         140549
[09/09 23:23:58   2795s] # Metal2          98370
[09/09 23:23:58   2795s] # Metal3          37568
[09/09 23:23:58   2795s] # Metal4          11518
[09/09 23:23:58   2795s] #-----------------------
[09/09 23:23:58   2795s] #                288005 
[09/09 23:23:58   2795s] #
[09/09 23:23:58   2795s] #Total number of involved priority nets 2
[09/09 23:23:58   2795s] #Maximum src to sink distance for priority net 1032.4
[09/09 23:23:58   2795s] #Average of max src_to_sink distance for priority net 597.8
[09/09 23:23:58   2795s] #Average of ave src_to_sink distance for priority net 307.6
[09/09 23:23:58   2795s] ### update cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:3.6 GB --3.02 [8]--
[09/09 23:23:58   2795s] ### report_overcon starts on Tue Sep  9 23:23:58 2025 with memory = 2339.21 (MB), peak = 3706.05 (MB)
[09/09 23:23:58   2795s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:3.6 GB --1.00 [8]--
[09/09 23:23:58   2795s] ### report_overcon starts on Tue Sep  9 23:23:58 2025 with memory = 2339.21 (MB), peak = 3706.05 (MB)
[09/09 23:23:59   2795s] #Max overcon = 2 tracks.
[09/09 23:23:59   2795s] #Total overcon = 0.00%.
[09/09 23:23:59   2795s] #Worst layer Gcell overcon rate = 0.00%.
[09/09 23:23:59   2795s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:3.6 GB --0.99 [8]--
[09/09 23:23:59   2795s] ### route_end cpu:00:00:01, real:00:00:01, mem:2.3 GB, peak:3.6 GB --1.39 [8]--
[09/09 23:23:59   2795s] ### global_route design signature (206): route=1589995688 net_attr=1947459269
[09/09 23:23:59   2796s] #
[09/09 23:23:59   2796s] #Global routing statistics:
[09/09 23:23:59   2796s] #Cpu time = 00:00:07
[09/09 23:23:59   2796s] #Elapsed time = 00:00:03
[09/09 23:23:59   2796s] #Increased memory = 18.11 (MB)
[09/09 23:23:59   2796s] #Total memory = 2331.38 (MB)
[09/09 23:23:59   2796s] #Peak memory = 3706.05 (MB)
[09/09 23:23:59   2796s] #
[09/09 23:23:59   2796s] #Finished global routing on Tue Sep  9 23:23:59 2025
[09/09 23:23:59   2796s] #
[09/09 23:23:59   2796s] #
[09/09 23:23:59   2796s] ### Time Record (Global Routing) is uninstalled.
[09/09 23:23:59   2796s] ### Time Record (Data Preparation) is installed.
[09/09 23:23:59   2796s] ### Time Record (Data Preparation) is uninstalled.
[09/09 23:24:00   2797s] ### track-assign external-init starts on Tue Sep  9 23:24:00 2025 with memory = 2327.37 (MB), peak = 3706.05 (MB)
[09/09 23:24:00   2797s] ### Time Record (Track Assignment) is installed.
[09/09 23:24:00   2797s] ### Time Record (Track Assignment) is uninstalled.
[09/09 23:24:00   2797s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:3.6 GB --1.43 [8]--
[09/09 23:24:00   2797s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2327.37 (MB), peak = 3706.05 (MB)
[09/09 23:24:00   2797s] ### track-assign engine-init starts on Tue Sep  9 23:24:00 2025 with memory = 2327.37 (MB), peak = 3706.05 (MB)
[09/09 23:24:00   2797s] ### Time Record (Track Assignment) is installed.
[09/09 23:24:00   2797s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:3.6 GB --1.12 [8]--
[09/09 23:24:00   2797s] ### track-assign core-engine starts on Tue Sep  9 23:24:00 2025 with memory = 2327.37 (MB), peak = 3706.05 (MB)
[09/09 23:24:00   2797s] #Start Track Assignment.
[09/09 23:24:02   2799s] #Done with 6 horizontal wires in 8 hboxes and 6 vertical wires in 8 hboxes.
[09/09 23:24:03   2801s] #Done with 1 horizontal wires in 8 hboxes and 0 vertical wires in 8 hboxes.
[09/09 23:24:03   2802s] #Complete Track Assignment.
[09/09 23:24:03   2802s] #Total number of nets with non-default rule or having extra spacing = 357
[09/09 23:24:03   2802s] #Total wire length = 2073284 um.
[09/09 23:24:03   2802s] #Total half perimeter of net bounding box = 1917055 um.
[09/09 23:24:03   2802s] #Total wire length on LAYER Metal1 = 0 um.
[09/09 23:24:03   2802s] #Total wire length on LAYER Metal2 = 588503 um.
[09/09 23:24:03   2802s] #Total wire length on LAYER Metal3 = 531392 um.
[09/09 23:24:03   2802s] #Total wire length on LAYER Metal4 = 555807 um.
[09/09 23:24:03   2802s] #Total wire length on LAYER Metal5 = 397581 um.
[09/09 23:24:03   2802s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/09 23:24:03   2802s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/09 23:24:03   2802s] #Total number of vias = 288005
[09/09 23:24:03   2802s] #Up-Via Summary (total 288005):
[09/09 23:24:03   2802s] #           
[09/09 23:24:03   2802s] #-----------------------
[09/09 23:24:03   2802s] # Metal1         140549
[09/09 23:24:03   2802s] # Metal2          98370
[09/09 23:24:03   2802s] # Metal3          37568
[09/09 23:24:03   2802s] # Metal4          11518
[09/09 23:24:03   2802s] #-----------------------
[09/09 23:24:03   2802s] #                288005 
[09/09 23:24:03   2802s] #
[09/09 23:24:04   2802s] ### track_assign design signature (209): route=1101958554
[09/09 23:24:04   2802s] ### track-assign core-engine cpu:00:00:05, real:00:00:03, mem:2.4 GB, peak:3.6 GB --1.44 [8]--
[09/09 23:24:04   2802s] ### Time Record (Track Assignment) is uninstalled.
[09/09 23:24:04   2803s] #cpu time = 00:00:06, elapsed time = 00:00:04, memory = 2326.07 (MB), peak = 3706.05 (MB)
[09/09 23:24:04   2803s] #
[09/09 23:24:04   2803s] #number of short segments in preferred routing layers
[09/09 23:24:04   2803s] #	Metal3    Total 
[09/09 23:24:04   2803s] #	1         1         
[09/09 23:24:04   2803s] #
[09/09 23:24:04   2803s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[09/09 23:24:04   2803s] #Cpu time = 00:00:19
[09/09 23:24:04   2803s] #Elapsed time = 00:00:12
[09/09 23:24:04   2803s] #Increased memory = 225.73 (MB)
[09/09 23:24:04   2803s] #Total memory = 2327.07 (MB)
[09/09 23:24:04   2803s] #Peak memory = 3706.05 (MB)
[09/09 23:24:04   2803s] #Using multithreading with 8 threads.
[09/09 23:24:04   2803s] ### Time Record (Detail Routing) is installed.
[09/09 23:24:05   2804s] ### max drc and si pitch = 1950 (  1.9500 um) MT-safe pitch = 1530 (  1.5300 um) patch pitch = 6930 (  6.9300 um)
[09/09 23:24:14   2813s] #
[09/09 23:24:14   2813s] #Start Detail Routing..
[09/09 23:24:14   2813s] #start initial detail routing ...
[09/09 23:24:14   2814s] ### Design has 0 dirty nets, 96 dirty-areas)
[09/09 23:24:15   2817s] # ECO: 0.3% of the total area was rechecked for DRC, and 0.7% required routing.
[09/09 23:24:15   2818s] #   number of violations = 3
[09/09 23:24:15   2818s] #
[09/09 23:24:15   2818s] #    By Layer and Type :
[09/09 23:24:15   2818s] #	         MetSpc    Short      Mar   Totals
[09/09 23:24:15   2818s] #	Metal1        0        0        0        0
[09/09 23:24:15   2818s] #	Metal2        1        1        1        3
[09/09 23:24:15   2818s] #	Totals        1        1        1        3
[09/09 23:24:15   2818s] #14 out of 52147 instances (0.0%) need to be verified(marked ipoed), dirty area = 0.0%.
[09/09 23:24:15   2818s] #0.0% of the total area is being checked for drcs
[09/09 23:24:15   2818s] #0.0% of the total area was checked
[09/09 23:24:15   2818s] #   number of violations = 3
[09/09 23:24:15   2818s] #
[09/09 23:24:15   2818s] #    By Layer and Type :
[09/09 23:24:15   2818s] #	         MetSpc    Short      Mar   Totals
[09/09 23:24:15   2818s] #	Metal1        0        0        0        0
[09/09 23:24:15   2818s] #	Metal2        1        1        1        3
[09/09 23:24:15   2818s] #	Totals        1        1        1        3
[09/09 23:24:15   2818s] #cpu time = 00:00:05, elapsed time = 00:00:01, memory = 2373.69 (MB), peak = 3706.05 (MB)
[09/09 23:24:15   2820s] #start 1st optimization iteration ...
[09/09 23:24:15   2821s] #   number of violations = 0
[09/09 23:24:15   2821s] #    number of process antenna violations = 108
[09/09 23:24:15   2821s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2373.21 (MB), peak = 3706.05 (MB)
[09/09 23:24:16   2822s] #Complete Detail Routing.
[09/09 23:24:16   2822s] #Total number of nets with non-default rule or having extra spacing = 357
[09/09 23:24:16   2822s] #Total wire length = 2073264 um.
[09/09 23:24:16   2822s] #Total half perimeter of net bounding box = 1917055 um.
[09/09 23:24:16   2822s] #Total wire length on LAYER Metal1 = 0 um.
[09/09 23:24:16   2822s] #Total wire length on LAYER Metal2 = 588477 um.
[09/09 23:24:16   2822s] #Total wire length on LAYER Metal3 = 531395 um.
[09/09 23:24:16   2822s] #Total wire length on LAYER Metal4 = 555810 um.
[09/09 23:24:16   2822s] #Total wire length on LAYER Metal5 = 397581 um.
[09/09 23:24:16   2822s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/09 23:24:16   2822s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/09 23:24:16   2822s] #Total number of vias = 288032
[09/09 23:24:16   2822s] #Up-Via Summary (total 288032):
[09/09 23:24:16   2822s] #           
[09/09 23:24:16   2822s] #-----------------------
[09/09 23:24:16   2822s] # Metal1         140558
[09/09 23:24:16   2822s] # Metal2          98385
[09/09 23:24:16   2822s] # Metal3          37570
[09/09 23:24:16   2822s] # Metal4          11519
[09/09 23:24:16   2822s] #-----------------------
[09/09 23:24:16   2822s] #                288032 
[09/09 23:24:16   2822s] #
[09/09 23:24:16   2822s] #Total number of DRC violations = 0
[09/09 23:24:16   2822s] ### Time Record (Detail Routing) is uninstalled.
[09/09 23:24:16   2822s] #Cpu time = 00:00:19
[09/09 23:24:16   2822s] #Elapsed time = 00:00:11
[09/09 23:24:16   2822s] #Increased memory = 17.65 (MB)
[09/09 23:24:16   2822s] #Total memory = 2344.72 (MB)
[09/09 23:24:16   2822s] #Peak memory = 3706.05 (MB)
[09/09 23:24:16   2822s] ### Time Record (Antenna Fixing) is installed.
[09/09 23:24:16   2822s] #
[09/09 23:24:16   2822s] #start routing for process antenna violation fix ...
[09/09 23:24:16   2823s] ### max drc and si pitch = 1950 (  1.9500 um) MT-safe pitch = 1530 (  1.5300 um) patch pitch = 6930 (  6.9300 um)
[09/09 23:24:26   2837s] #cpu time = 00:00:15, elapsed time = 00:00:10, memory = 2366.90 (MB), peak = 3706.05 (MB)
[09/09 23:24:26   2837s] #
[09/09 23:24:26   2837s] #Total number of nets with non-default rule or having extra spacing = 357
[09/09 23:24:26   2837s] #Total wire length = 2073267 um.
[09/09 23:24:26   2837s] #Total half perimeter of net bounding box = 1917055 um.
[09/09 23:24:26   2837s] #Total wire length on LAYER Metal1 = 0 um.
[09/09 23:24:26   2837s] #Total wire length on LAYER Metal2 = 588477 um.
[09/09 23:24:26   2837s] #Total wire length on LAYER Metal3 = 531379 um.
[09/09 23:24:26   2837s] #Total wire length on LAYER Metal4 = 555812 um.
[09/09 23:24:26   2837s] #Total wire length on LAYER Metal5 = 397599 um.
[09/09 23:24:26   2837s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/09 23:24:26   2837s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/09 23:24:26   2837s] #Total number of vias = 288048
[09/09 23:24:26   2837s] #Up-Via Summary (total 288048):
[09/09 23:24:26   2837s] #           
[09/09 23:24:26   2837s] #-----------------------
[09/09 23:24:26   2837s] # Metal1         140558
[09/09 23:24:26   2837s] # Metal2          98385
[09/09 23:24:26   2837s] # Metal3          37576
[09/09 23:24:26   2837s] # Metal4          11529
[09/09 23:24:26   2837s] #-----------------------
[09/09 23:24:26   2837s] #                288048 
[09/09 23:24:26   2837s] #
[09/09 23:24:26   2837s] #Total number of DRC violations = 0
[09/09 23:24:26   2837s] #Total number of process antenna violations = 9
[09/09 23:24:26   2837s] #Total number of net violated process antenna rule = 9 ant fix stage
[09/09 23:24:26   2837s] #
[09/09 23:24:26   2837s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/09 23:24:26   2839s] #
[09/09 23:24:26   2839s] # start diode insertion for process antenna violation fix ...
[09/09 23:24:26   2839s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/09 23:24:26   2839s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2341.40 (MB), peak = 3706.05 (MB)
[09/09 23:24:26   2839s] #
[09/09 23:24:26   2839s] #Total number of nets with non-default rule or having extra spacing = 357
[09/09 23:24:26   2839s] #Total wire length = 2073267 um.
[09/09 23:24:26   2839s] #Total half perimeter of net bounding box = 1917055 um.
[09/09 23:24:26   2839s] #Total wire length on LAYER Metal1 = 0 um.
[09/09 23:24:26   2839s] #Total wire length on LAYER Metal2 = 588477 um.
[09/09 23:24:26   2839s] #Total wire length on LAYER Metal3 = 531379 um.
[09/09 23:24:26   2839s] #Total wire length on LAYER Metal4 = 555812 um.
[09/09 23:24:26   2839s] #Total wire length on LAYER Metal5 = 397599 um.
[09/09 23:24:26   2839s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/09 23:24:26   2839s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/09 23:24:26   2839s] #Total number of vias = 288048
[09/09 23:24:26   2839s] #Up-Via Summary (total 288048):
[09/09 23:24:26   2839s] #           
[09/09 23:24:26   2839s] #-----------------------
[09/09 23:24:26   2839s] # Metal1         140558
[09/09 23:24:26   2839s] # Metal2          98385
[09/09 23:24:26   2839s] # Metal3          37576
[09/09 23:24:26   2839s] # Metal4          11529
[09/09 23:24:26   2839s] #-----------------------
[09/09 23:24:26   2839s] #                288048 
[09/09 23:24:26   2839s] #
[09/09 23:24:26   2839s] #Total number of DRC violations = 0
[09/09 23:24:26   2839s] #Total number of process antenna violations = 16
[09/09 23:24:26   2839s] #Total number of net violated process antenna rule = 9 
[09/09 23:24:26   2839s] #
[09/09 23:24:26   2839s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/09 23:24:27   2841s] #
[09/09 23:24:27   2841s] #Total number of nets with non-default rule or having extra spacing = 357
[09/09 23:24:27   2841s] #Total wire length = 2073267 um.
[09/09 23:24:27   2841s] #Total half perimeter of net bounding box = 1917055 um.
[09/09 23:24:27   2841s] #Total wire length on LAYER Metal1 = 0 um.
[09/09 23:24:27   2841s] #Total wire length on LAYER Metal2 = 588477 um.
[09/09 23:24:27   2841s] #Total wire length on LAYER Metal3 = 531379 um.
[09/09 23:24:27   2841s] #Total wire length on LAYER Metal4 = 555812 um.
[09/09 23:24:27   2841s] #Total wire length on LAYER Metal5 = 397599 um.
[09/09 23:24:27   2841s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/09 23:24:27   2841s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/09 23:24:27   2841s] #Total number of vias = 288048
[09/09 23:24:27   2841s] #Up-Via Summary (total 288048):
[09/09 23:24:27   2841s] #           
[09/09 23:24:27   2841s] #-----------------------
[09/09 23:24:27   2841s] # Metal1         140558
[09/09 23:24:27   2841s] # Metal2          98385
[09/09 23:24:27   2841s] # Metal3          37576
[09/09 23:24:27   2841s] # Metal4          11529
[09/09 23:24:27   2841s] #-----------------------
[09/09 23:24:27   2841s] #                288048 
[09/09 23:24:27   2841s] #
[09/09 23:24:27   2841s] #Total number of DRC violations = 0
[09/09 23:24:27   2841s] #Total number of process antenna violations = 16
[09/09 23:24:27   2841s] #Total number of net violated process antenna rule = 9 
[09/09 23:24:27   2841s] #
[09/09 23:24:27   2841s] ### Time Record (Antenna Fixing) is uninstalled.
[09/09 23:24:27   2842s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/09 23:24:27   2844s] ### Time Record (Post Route Wire Spreading) is installed.
[09/09 23:24:27   2844s] ### max drc and si pitch = 1950 (  1.9500 um) MT-safe pitch = 1530 (  1.5300 um) patch pitch = 6930 (  6.9300 um)
[09/09 23:24:36   2853s] #
[09/09 23:24:36   2853s] #Start Post Route wire spreading..
[09/09 23:24:37   2853s] #
[09/09 23:24:37   2853s] #Start data preparation for wire spreading...
[09/09 23:24:37   2853s] #
[09/09 23:24:37   2853s] #Data preparation is done on Tue Sep  9 23:24:37 2025
[09/09 23:24:37   2853s] #
[09/09 23:24:37   2853s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/09 23:24:37   2856s] ### track-assign engine-init starts on Tue Sep  9 23:24:37 2025 with memory = 2362.31 (MB), peak = 3706.05 (MB)
[09/09 23:24:37   2856s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:3.6 GB --1.14 [8]--
[09/09 23:24:37   2856s] #
[09/09 23:24:37   2856s] #Start Post Route Wire Spread.
[09/09 23:24:39   2863s] #Done with 3371 horizontal wires in 16 hboxes and 2150 vertical wires in 16 hboxes.
[09/09 23:24:40   2864s] #Complete Post Route Wire Spread.
[09/09 23:24:40   2864s] #
[09/09 23:24:40   2864s] #Total number of nets with non-default rule or having extra spacing = 357
[09/09 23:24:40   2864s] #Total wire length = 2075072 um.
[09/09 23:24:40   2864s] #Total half perimeter of net bounding box = 1917055 um.
[09/09 23:24:40   2864s] #Total wire length on LAYER Metal1 = 0 um.
[09/09 23:24:40   2864s] #Total wire length on LAYER Metal2 = 588703 um.
[09/09 23:24:40   2864s] #Total wire length on LAYER Metal3 = 532092 um.
[09/09 23:24:40   2864s] #Total wire length on LAYER Metal4 = 556436 um.
[09/09 23:24:40   2864s] #Total wire length on LAYER Metal5 = 397841 um.
[09/09 23:24:40   2864s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/09 23:24:40   2864s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/09 23:24:40   2864s] #Total number of vias = 288048
[09/09 23:24:40   2864s] #Up-Via Summary (total 288048):
[09/09 23:24:40   2864s] #           
[09/09 23:24:40   2864s] #-----------------------
[09/09 23:24:40   2864s] # Metal1         140558
[09/09 23:24:40   2864s] # Metal2          98385
[09/09 23:24:40   2864s] # Metal3          37576
[09/09 23:24:40   2864s] # Metal4          11529
[09/09 23:24:40   2864s] #-----------------------
[09/09 23:24:40   2864s] #                288048 
[09/09 23:24:40   2864s] #
[09/09 23:24:40   2865s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/09 23:24:40   2867s] #   number of violations = 0
[09/09 23:24:40   2867s] #cpu time = 00:00:14, elapsed time = 00:00:04, memory = 2361.89 (MB), peak = 3706.05 (MB)
[09/09 23:24:40   2867s] #CELL_VIEW croc_chip,init has 0 DRC violations
[09/09 23:24:40   2867s] #Total number of DRC violations = 0
[09/09 23:24:40   2867s] #Total number of process antenna violations = 16
[09/09 23:24:40   2867s] #Total number of net violated process antenna rule = 9 
[09/09 23:24:40   2867s] #Post Route wire spread is done.
[09/09 23:24:40   2867s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[09/09 23:24:40   2867s] #Total number of nets with non-default rule or having extra spacing = 357
[09/09 23:24:40   2867s] #Total wire length = 2075072 um.
[09/09 23:24:40   2867s] #Total half perimeter of net bounding box = 1917055 um.
[09/09 23:24:40   2867s] #Total wire length on LAYER Metal1 = 0 um.
[09/09 23:24:40   2867s] #Total wire length on LAYER Metal2 = 588703 um.
[09/09 23:24:40   2867s] #Total wire length on LAYER Metal3 = 532092 um.
[09/09 23:24:40   2867s] #Total wire length on LAYER Metal4 = 556436 um.
[09/09 23:24:40   2867s] #Total wire length on LAYER Metal5 = 397841 um.
[09/09 23:24:40   2867s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/09 23:24:40   2867s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/09 23:24:40   2867s] #Total number of vias = 288048
[09/09 23:24:40   2867s] #Up-Via Summary (total 288048):
[09/09 23:24:40   2867s] #           
[09/09 23:24:40   2867s] #-----------------------
[09/09 23:24:40   2867s] # Metal1         140558
[09/09 23:24:40   2867s] # Metal2          98385
[09/09 23:24:40   2867s] # Metal3          37576
[09/09 23:24:40   2867s] # Metal4          11529
[09/09 23:24:40   2867s] #-----------------------
[09/09 23:24:40   2867s] #                288048 
[09/09 23:24:40   2867s] #
[09/09 23:24:41   2867s] #detailRoute Statistics:
[09/09 23:24:41   2867s] #Cpu time = 00:01:04
[09/09 23:24:41   2867s] #Elapsed time = 00:00:36
[09/09 23:24:41   2867s] #Increased memory = 13.07 (MB)
[09/09 23:24:41   2867s] #Total memory = 2340.14 (MB)
[09/09 23:24:41   2867s] #Peak memory = 3706.05 (MB)
[09/09 23:24:41   2867s] #Skip updating routing design signature in db-snapshot flow
[09/09 23:24:41   2867s] ### global_detail_route design signature (224): route=1159090813 flt_obj=0 vio=1194794933 shield_wire=1
[09/09 23:24:41   2868s] ### Time Record (DB Export) is installed.
[09/09 23:24:41   2868s] ### export design design signature (225): route=1159090813 flt_obj=0 vio=1194794933 swire=282492057 shield_wire=1 net_attr=1658785221 dirty_area=0, del_dirty_area=0 cell=1297058440 placement=2065518886 pin_access=1629576558
[09/09 23:24:42   2870s] ### Time Record (DB Export) is uninstalled.
[09/09 23:24:42   2870s] ### Time Record (Post Callback) is installed.
[09/09 23:24:42   2870s] ### Time Record (Post Callback) is uninstalled.
[09/09 23:24:42   2870s] #
[09/09 23:24:42   2870s] #globalDetailRoute statistics:
[09/09 23:24:42   2870s] #Cpu time = 00:01:30
[09/09 23:24:42   2870s] #Elapsed time = 00:00:52
[09/09 23:24:42   2870s] #Increased memory = -301.30 (MB)
[09/09 23:24:42   2870s] #Total memory = 1852.94 (MB)
[09/09 23:24:42   2870s] #Peak memory = 3706.05 (MB)
[09/09 23:24:42   2870s] #Number of warnings = 98
[09/09 23:24:42   2870s] #Total number of warnings = 185
[09/09 23:24:42   2870s] #Number of fails = 0
[09/09 23:24:42   2870s] #Total number of fails = 0
[09/09 23:24:42   2870s] #Complete globalDetailRoute on Tue Sep  9 23:24:42 2025
[09/09 23:24:42   2870s] #
[09/09 23:24:42   2870s] ### Time Record (globalDetailRoute) is uninstalled.
[09/09 23:24:42   2870s] ### 
[09/09 23:24:42   2870s] ###   Scalability Statistics
[09/09 23:24:42   2870s] ### 
[09/09 23:24:42   2870s] ### --------------------------------+----------------+----------------+----------------+
[09/09 23:24:42   2870s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[09/09 23:24:42   2870s] ### --------------------------------+----------------+----------------+----------------+
[09/09 23:24:42   2870s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[09/09 23:24:42   2870s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[09/09 23:24:42   2870s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[09/09 23:24:42   2870s] ###   DB Import                     |        00:00:03|        00:00:01|             2.6|
[09/09 23:24:42   2870s] ###   DB Export                     |        00:00:02|        00:00:01|             2.2|
[09/09 23:24:42   2870s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[09/09 23:24:42   2870s] ###   Instance Pin Access           |        00:00:01|        00:00:01|             1.0|
[09/09 23:24:42   2870s] ###   Data Preparation              |        00:00:04|        00:00:03|             1.2|
[09/09 23:24:42   2870s] ###   Global Routing                |        00:00:07|        00:00:03|             2.4|
[09/09 23:24:42   2870s] ###   Track Assignment              |        00:00:06|        00:00:04|             1.4|
[09/09 23:24:42   2870s] ###   Detail Routing                |        00:00:19|        00:00:11|             1.7|
[09/09 23:24:42   2870s] ###   Antenna Fixing                |        00:00:19|        00:00:11|             1.7|
[09/09 23:24:42   2870s] ###   Post Route Wire Spreading     |        00:00:23|        00:00:13|             1.7|
[09/09 23:24:42   2870s] ###   Entire Command                |        00:01:30|        00:00:52|             1.7|
[09/09 23:24:42   2870s] ### --------------------------------+----------------+----------------+----------------+
[09/09 23:24:42   2870s] ### 
[09/09 23:24:42   2870s] **optDesign ... cpu = 0:03:40, real = 0:01:59, mem = 1834.6M, totSessionCpu=0:47:51 **
[09/09 23:24:42   2870s] 
[09/09 23:24:42   2870s] =============================================================================================
[09/09 23:24:42   2870s]  Step TAT Report for EcoRoute #1
[09/09 23:24:42   2870s] =============================================================================================
[09/09 23:24:42   2870s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 23:24:42   2870s] ---------------------------------------------------------------------------------------------
[09/09 23:24:42   2870s] [ GlobalRoute            ]      1   0:00:02.8  (   5.4 % )     0:00:02.8 /  0:00:06.7    2.4
[09/09 23:24:42   2870s] [ DetailRoute            ]      1   0:00:11.2  (  21.6 % )     0:00:11.2 /  0:00:18.7    1.7
[09/09 23:24:42   2870s] [ MISC                   ]          0:00:37.6  (  72.9 % )     0:00:37.6 /  0:01:04.3    1.7
[09/09 23:24:42   2870s] ---------------------------------------------------------------------------------------------
[09/09 23:24:42   2870s]  EcoRoute #1 TOTAL                  0:00:51.6  ( 100.0 % )     0:00:51.6 /  0:01:29.7    1.7
[09/09 23:24:42   2870s] ---------------------------------------------------------------------------------------------
[09/09 23:24:42   2870s] 
[09/09 23:24:42   2870s] -routeWithEco false                       # bool, default=false
[09/09 23:24:42   2870s] -routeSelectedNetOnly false               # bool, default=false
[09/09 23:24:42   2870s] -routeWithTimingDriven true               # bool, default=false, user setting
[09/09 23:24:42   2870s] -routeWithSiDriven true                   # bool, default=false, user setting
[09/09 23:24:42   2870s] New Signature Flow (restoreNanoRouteOptions) ....
[09/09 23:24:42   2871s] Extraction called for design 'croc_chip' of instances=52147 and nets=50821 using extraction engine 'postRoute' at effort level 'low' .
[09/09 23:24:42   2871s] PostRoute (effortLevel low) RC Extraction called for design croc_chip.
[09/09 23:24:42   2871s] RC Extraction called in multi-corner(1) mode.
[09/09 23:24:42   2871s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/09 23:24:42   2871s] Type 'man IMPEXT-6197' for more detail.
[09/09 23:24:42   2871s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[09/09 23:24:42   2871s] * Layer Id             : 1 - M1
[09/09 23:24:42   2871s]       Thickness        : 0.4
[09/09 23:24:42   2871s]       Min Width        : 0.16
[09/09 23:24:42   2871s]       Layer Dielectric : 4.1
[09/09 23:24:42   2871s] * Layer Id             : 2 - M2
[09/09 23:24:42   2871s]       Thickness        : 0.45
[09/09 23:24:42   2871s]       Min Width        : 0.2
[09/09 23:24:42   2871s]       Layer Dielectric : 4.1
[09/09 23:24:42   2871s] * Layer Id             : 3 - M3
[09/09 23:24:42   2871s]       Thickness        : 0.45
[09/09 23:24:42   2871s]       Min Width        : 0.2
[09/09 23:24:42   2871s]       Layer Dielectric : 4.1
[09/09 23:24:42   2871s] * Layer Id             : 4 - M4
[09/09 23:24:42   2871s]       Thickness        : 0.45
[09/09 23:24:42   2871s]       Min Width        : 0.2
[09/09 23:24:42   2871s]       Layer Dielectric : 4.1
[09/09 23:24:42   2871s] * Layer Id             : 5 - M5
[09/09 23:24:42   2871s]       Thickness        : 0.45
[09/09 23:24:42   2871s]       Min Width        : 0.2
[09/09 23:24:42   2871s]       Layer Dielectric : 4.1
[09/09 23:24:42   2871s] * Layer Id             : 6 - M6
[09/09 23:24:42   2871s]       Thickness        : 2
[09/09 23:24:42   2871s]       Min Width        : 1.64
[09/09 23:24:42   2871s]       Layer Dielectric : 4.1
[09/09 23:24:42   2871s] * Layer Id             : 7 - M7
[09/09 23:24:42   2871s]       Thickness        : 3
[09/09 23:24:42   2871s]       Min Width        : 2
[09/09 23:24:42   2871s]       Layer Dielectric : 4.1
[09/09 23:24:42   2871s] extractDetailRC Option : -outfile /tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d -maxResLength 200  -basic
[09/09 23:24:42   2871s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[09/09 23:24:42   2871s]       RC Corner Indexes            0   
[09/09 23:24:42   2871s] Capacitance Scaling Factor   : 1.00000 
[09/09 23:24:42   2871s] Coupling Cap. Scaling Factor : 1.00000 
[09/09 23:24:42   2871s] Resistance Scaling Factor    : 1.00000 
[09/09 23:24:42   2871s] Clock Cap. Scaling Factor    : 1.00000 
[09/09 23:24:42   2871s] Clock Res. Scaling Factor    : 1.00000 
[09/09 23:24:42   2871s] Shrink Factor                : 1.00000
[09/09 23:24:43   2872s] LayerId::1 widthSet size::1
[09/09 23:24:43   2872s] LayerId::2 widthSet size::3
[09/09 23:24:43   2872s] LayerId::3 widthSet size::3
[09/09 23:24:43   2872s] LayerId::4 widthSet size::3
[09/09 23:24:43   2872s] LayerId::5 widthSet size::3
[09/09 23:24:43   2872s] LayerId::6 widthSet size::1
[09/09 23:24:43   2872s] LayerId::7 widthSet size::1
[09/09 23:24:43   2872s] Initializing multi-corner resistance tables ...
[09/09 23:24:44   2872s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.291215 ; uaWl: 0.999892 ; uaWlH: 0.463703 ; aWlH: 0.000001 ; Pmax: 0.895100 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/09 23:24:45   2873s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2660.1M)
[09/09 23:24:45   2873s] Creating parasitic data file '/tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d' for storing RC.
[09/09 23:24:45   2874s] Extracted 10.0003% (CPU Time= 0:00:02.4  MEM= 2700.1M)
[09/09 23:24:46   2875s] Extracted 20.0003% (CPU Time= 0:00:03.0  MEM= 2700.1M)
[09/09 23:24:48   2877s] Extracted 30.0003% (CPU Time= 0:00:04.9  MEM= 2704.1M)
[09/09 23:24:48   2877s] Extracted 40.0003% (CPU Time= 0:00:05.3  MEM= 2704.1M)
[09/09 23:24:49   2878s] Extracted 50.0003% (CPU Time= 0:00:06.1  MEM= 2704.1M)
[09/09 23:24:52   2880s] Extracted 60.0003% (CPU Time= 0:00:08.4  MEM= 2704.1M)
[09/09 23:24:52   2880s] Extracted 70.0002% (CPU Time= 0:00:08.8  MEM= 2704.1M)
[09/09 23:24:53   2881s] Extracted 80.0002% (CPU Time= 0:00:09.3  MEM= 2704.1M)
[09/09 23:24:53   2882s] Extracted 90.0002% (CPU Time= 0:00:10.2  MEM= 2704.1M)
[09/09 23:24:56   2884s] Extracted 100% (CPU Time= 0:00:12.6  MEM= 2704.1M)
[09/09 23:24:56   2885s] Number of Extracted Resistors     : 864096
[09/09 23:24:56   2885s] Number of Extracted Ground Cap.   : 883102
[09/09 23:24:56   2885s] Number of Extracted Coupling Cap. : 1819220
[09/09 23:24:56   2885s] Opening parasitic data file '/tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d' for reading (mem: 2688.098M)
[09/09 23:24:56   2885s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
[09/09 23:24:56   2885s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2688.1M)
[09/09 23:24:56   2885s] Creating parasitic data file '/tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb_Filter.rcdb.d' for storing RC.
[09/09 23:24:57   2885s] Closing parasitic data file '/tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d': 44635 access done (mem: 2684.836M)
[09/09 23:24:57   2885s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2684.836M)
[09/09 23:24:57   2885s] Opening parasitic data file '/tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d' for reading (mem: 2684.836M)
[09/09 23:24:57   2885s] processing rcdb (/tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d) for hinst (top) of cell (croc_chip);
[09/09 23:24:57   2886s] Closing parasitic data file '/tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d': 0 access done (mem: 2684.836M)
[09/09 23:24:57   2886s] Lumped Parasitic Loading Completed (total cpu=0:00:00.9, real=0:00:00.0, current mem=2684.836M)
[09/09 23:24:57   2886s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:15.8  Real Time: 0:00:15.0  MEM: 2684.836M)
[09/09 23:24:57   2886s] **optDesign ... cpu = 0:03:56, real = 0:02:14, mem = 1830.9M, totSessionCpu=0:48:07 **
[09/09 23:24:57   2886s] Starting delay calculation for Setup views
[09/09 23:24:57   2887s] Starting SI iteration 1 using Infinite Timing Windows
[09/09 23:24:58   2887s] #################################################################################
[09/09 23:24:58   2887s] # Design Stage: PostRoute
[09/09 23:24:58   2887s] # Design Name: croc_chip
[09/09 23:24:58   2887s] # Design Mode: 130nm
[09/09 23:24:58   2887s] # Analysis Mode: MMMC OCV 
[09/09 23:24:58   2887s] # Parasitics Mode: SPEF/RCDB
[09/09 23:24:58   2887s] # Signoff Settings: SI On 
[09/09 23:24:58   2887s] #################################################################################
[09/09 23:24:58   2889s] Topological Sorting (REAL = 0:00:00.0, MEM = 2714.1M, InitMEM = 2707.3M)
[09/09 23:24:58   2889s] Setting infinite Tws ...
[09/09 23:24:58   2889s] First Iteration Infinite Tw... 
[09/09 23:24:58   2889s] Calculate early delays in OCV mode...
[09/09 23:24:58   2889s] Calculate late delays in OCV mode...
[09/09 23:24:58   2889s] Start delay calculation (fullDC) (8 T). (MEM=2714.05)
[09/09 23:24:58   2889s] LayerId::1 widthSet size::1
[09/09 23:24:58   2889s] LayerId::2 widthSet size::3
[09/09 23:24:58   2889s] LayerId::3 widthSet size::3
[09/09 23:24:58   2889s] LayerId::4 widthSet size::3
[09/09 23:24:58   2889s] LayerId::5 widthSet size::3
[09/09 23:24:58   2889s] LayerId::6 widthSet size::1
[09/09 23:24:58   2889s] LayerId::7 widthSet size::1
[09/09 23:24:58   2889s] Initializing multi-corner resistance tables ...
[09/09 23:24:59   2890s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.291215 ; uaWl: 0.999892 ; uaWlH: 0.463703 ; aWlH: 0.000001 ; Pmax: 0.895100 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/09 23:24:59   2890s] End AAE Lib Interpolated Model. (MEM=2731.08 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 23:24:59   2890s] Opening parasitic data file '/tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d' for reading (mem: 2731.082M)
[09/09 23:24:59   2890s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2731.1M)
[09/09 23:24:59   2890s] AAE_INFO: 8 threads acquired from CTE.
[09/09 23:25:02   2910s] Total number of fetched objects 49496
[09/09 23:25:02   2910s] AAE_INFO-618: Total number of nets in the design is 50821,  97.6 percent of the nets selected for SI analysis
[09/09 23:25:02   2911s] End Timing Check Calculation. (CPU Time=0:00:00.5, Real Time=0:00:00.0)
[09/09 23:25:02   2911s] End delay calculation. (MEM=3039.49 CPU=0:00:19.6 REAL=0:00:02.0)
[09/09 23:25:02   2911s] End delay calculation (fullDC). (MEM=3039.49 CPU=0:00:21.9 REAL=0:00:04.0)
[09/09 23:25:02   2911s] *** CDM Built up (cpu=0:00:24.3  real=0:00:04.0  mem= 3039.5M) ***
[09/09 23:25:04   2915s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3039.5M)
[09/09 23:25:04   2915s] Add other clocks and setupCteToAAEClockMapping during iter 1
[09/09 23:25:04   2915s] Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 3039.5M)
[09/09 23:25:04   2915s] Starting SI iteration 2
[09/09 23:25:04   2916s] Calculate early delays in OCV mode...
[09/09 23:25:04   2916s] Calculate late delays in OCV mode...
[09/09 23:25:04   2916s] Start delay calculation (fullDC) (8 T). (MEM=2755.62)
[09/09 23:25:04   2916s] End AAE Lib Interpolated Model. (MEM=2755.62 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 23:25:04   2919s] Glitch Analysis: View func_view_wc -- Total Number of Nets Skipped = 2. 
[09/09 23:25:04   2919s] Glitch Analysis: View func_view_wc -- Total Number of Nets Analyzed = 49496. 
[09/09 23:25:04   2919s] Total number of fetched objects 49496
[09/09 23:25:04   2919s] AAE_INFO-618: Total number of nets in the design is 50821,  4.1 percent of the nets selected for SI analysis
[09/09 23:25:05   2919s] End delay calculation. (MEM=3060.87 CPU=0:00:02.8 REAL=0:00:01.0)
[09/09 23:25:05   2919s] End delay calculation (fullDC). (MEM=3060.87 CPU=0:00:03.0 REAL=0:00:01.0)
[09/09 23:25:05   2919s] *** CDM Built up (cpu=0:00:03.0  real=0:00:01.0  mem= 3060.9M) ***
[09/09 23:25:06   2923s] *** Done Building Timing Graph (cpu=0:00:37.0 real=0:00:09.0 totSessionCpu=0:48:44 mem=3058.9M)
[09/09 23:25:06   2924s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3058.9M
[09/09 23:25:06   2924s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.037, REAL:0.037, MEM:3058.9M
[09/09 23:25:06   2925s] 
------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -2.722  |  0.010  |  1.580  | -2.722  |   N/A   |  6.809  |  0.157  |  1.120  |
|           TNS (ns):| -49.216 |  0.000  |  0.000  | -49.216 |   N/A   |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|   35    |    0    |    0    |   35    |   N/A   |    0    |    0    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.096   |    167 (167)     |
|   max_tran     |      0 (0)       |   0.000    |     41 (92)      |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.274%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:04:35, real = 0:02:23, mem = 2131.4M, totSessionCpu=0:48:46 **
[09/09 23:25:06   2925s] Executing marking Critical Nets1
[09/09 23:25:06   2925s] Footprint sg13g2_xor2_1 has at least 2 pins...
[09/09 23:25:06   2925s] Footprint sg13g2_xnor2_1 has at least 3 pins...
[09/09 23:25:06   2925s] Footprint sg13g2_slgcp_1 has at least 4 pins...
[09/09 23:25:06   2925s] Footprint sg13g2_sdfbbp_1 has at least 5 pins...
[09/09 23:25:06   2925s] *** Number of Vt Cells Partition = 1
[09/09 23:25:07   2925s] Running postRoute recovery in postEcoRoute mode
[09/09 23:25:07   2925s] **optDesign ... cpu = 0:04:35, real = 0:02:24, mem = 2131.4M, totSessionCpu=0:48:46 **
[09/09 23:25:07   2927s]   Timing/DRV Snapshot: (TGT)
[09/09 23:25:07   2927s]      Weighted WNS: -0.097
[09/09 23:25:07   2927s]       All  PG WNS: -2.722
[09/09 23:25:07   2927s]       High PG WNS: 0.000
[09/09 23:25:07   2927s]       All  PG TNS: -49.216
[09/09 23:25:07   2927s]       High PG TNS: 0.000
[09/09 23:25:07   2927s]          Tran DRV: 0 (41)
[09/09 23:25:07   2927s]           Cap DRV: 128 (167)
[09/09 23:25:07   2927s]        Fanout DRV: 3 (182)
[09/09 23:25:07   2927s]            Glitch: 0 (0)
[09/09 23:25:07   2927s]    Category Slack: { [L, -2.722] [H, 0.157] [H, 1.121] [H, 0.010] }
[09/09 23:25:07   2927s] 
[09/09 23:25:07   2927s] Checking setup slack degradation ...
[09/09 23:25:07   2927s] 
[09/09 23:25:07   2927s] Recovery Manager:
[09/09 23:25:07   2927s]   Low  Effort WNS Jump: 0.000 (REF: -2.724, TGT: -2.722, Threshold: 0.272) - Skip
[09/09 23:25:07   2927s]   High Effort WNS Jump: 0.000 (REF: { 0.000, 0.000, 0.000 }, TGT: { 0.000, 0.000, 0.000 }, Threshold: 0.075) - Skip
[09/09 23:25:07   2927s]   Low  Effort TNS Jump: 0.000 (REF: -49.248, TGT: -49.216, Threshold: 50.000) - Skip
[09/09 23:25:07   2927s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[09/09 23:25:07   2927s] 
[09/09 23:25:07   2927s] Checking DRV degradation...
[09/09 23:25:07   2927s] 
[09/09 23:25:07   2927s] Recovery Manager:
[09/09 23:25:07   2927s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[09/09 23:25:07   2927s]      Cap DRV degradation : 0 (128 -> 128, Margin 20) - Skip
[09/09 23:25:07   2927s]   Fanout DRV degradation : 0 (3 -> 3, Margin 20) - Skip
[09/09 23:25:07   2927s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[09/09 23:25:07   2927s] 
[09/09 23:25:07   2927s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[09/09 23:25:07   2927s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:00, mem=2785.39M, totSessionCpu=0:48:47).
[09/09 23:25:07   2927s] **optDesign ... cpu = 0:04:36, real = 0:02:24, mem = 2131.6M, totSessionCpu=0:48:47 **
[09/09 23:25:07   2927s] 
[09/09 23:25:07   2927s] Latch borrow mode reset to max_borrow
[09/09 23:25:08   2931s] Reported timing to dir ./timingReports
[09/09 23:25:08   2931s] **optDesign ... cpu = 0:04:40, real = 0:02:25, mem = 2133.2M, totSessionCpu=0:48:52 **
[09/09 23:25:08   2931s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2754.9M
[09/09 23:25:08   2931s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.041, REAL:0.041, MEM:2754.9M
[09/09 23:25:11   2935s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -2.722  |  0.010  |  1.580  | -2.722  |   N/A   |  6.809  |  0.157  |  1.120  |
|           TNS (ns):| -49.216 |  0.000  |  0.000  | -49.216 |   N/A   |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|   35    |    0    |    0    |   35    |   N/A   |    0    |    0    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.096   |    167 (167)     |
|   max_tran     |      0 (0)       |   0.000    |     41 (92)      |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.274%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:04:44, real = 0:02:28, mem = 2134.7M, totSessionCpu=0:48:55 **
[09/09 23:25:11   2935s]  ReSet Options after AAE Based Opt flow 
[09/09 23:25:11   2935s] Opt: RC extraction mode changed to 'detail'
[09/09 23:25:11   2935s] *** Finished optDesign ***
[09/09 23:25:11   2935s] Info: pop threads available for lower-level modules during optimization.
[09/09 23:25:11   2935s] Deleting Lib Analyzer.
[09/09 23:25:11   2935s] Info: Destroy the CCOpt slew target map.
[09/09 23:25:11   2935s] clean pInstBBox. size 0
[09/09 23:25:11   2935s] All LLGs are deleted
[09/09 23:25:11   2935s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2787.1M
[09/09 23:25:11   2935s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.003, REAL:0.003, MEM:2787.1M
[09/09 23:25:11   2935s] 
[09/09 23:25:11   2935s] =============================================================================================
[09/09 23:25:11   2935s]  Final TAT Report for optDesign
[09/09 23:25:11   2935s] =============================================================================================
[09/09 23:25:11   2935s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 23:25:11   2935s] ---------------------------------------------------------------------------------------------
[09/09 23:25:11   2935s] [ WnsOpt                 ]      1   0:00:08.0  (   5.4 % )     0:00:08.0 /  0:00:11.7    1.5
[09/09 23:25:11   2935s] [ TnsOpt                 ]      1   0:00:07.0  (   4.8 % )     0:00:07.0 /  0:00:08.1    1.2
[09/09 23:25:11   2935s] [ DrvOpt                 ]      1   0:00:05.6  (   3.8 % )     0:00:05.6 /  0:00:07.4    1.3
[09/09 23:25:11   2935s] [ ClockDrv               ]      1   0:00:04.2  (   2.8 % )     0:00:04.2 /  0:00:05.6    1.3
[09/09 23:25:11   2935s] [ ViewPruning            ]     10   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[09/09 23:25:11   2935s] [ CheckPlace             ]      1   0:00:00.4  (   0.3 % )     0:00:00.4 /  0:00:01.0    2.3
[09/09 23:25:11   2935s] [ RefinePlace            ]      2   0:00:03.3  (   2.2 % )     0:00:03.3 /  0:00:05.1    1.5
[09/09 23:25:11   2935s] [ LayerAssignment        ]      2   0:00:01.6  (   1.1 % )     0:00:01.6 /  0:00:01.6    1.0
[09/09 23:25:11   2935s] [ EcoRoute               ]      1   0:00:51.6  (  34.9 % )     0:00:51.6 /  0:01:29.7    1.7
[09/09 23:25:11   2935s] [ ExtractRC              ]      2   0:00:29.7  (  20.1 % )     0:00:29.7 /  0:00:31.4    1.1
[09/09 23:25:11   2935s] [ TimingUpdate           ]     13   0:00:04.4  (   2.9 % )     0:00:19.5 /  0:01:29.8    4.6
[09/09 23:25:11   2935s] [ FullDelayCalc          ]      3   0:00:15.1  (  10.2 % )     0:00:15.2 /  0:01:09.6    4.6
[09/09 23:25:11   2935s] [ OptSummaryReport       ]      5   0:00:00.7  (   0.5 % )     0:00:06.3 /  0:00:11.3    1.8
[09/09 23:25:11   2935s] [ TimingReport           ]      5   0:00:01.0  (   0.7 % )     0:00:01.0 /  0:00:03.3    3.2
[09/09 23:25:11   2935s] [ DrvReport              ]      5   0:00:04.2  (   2.9 % )     0:00:04.2 /  0:00:06.7    1.6
[09/09 23:25:11   2935s] [ GenerateReports        ]      1   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.6    2.4
[09/09 23:25:11   2935s] [ MISC                   ]          0:00:10.6  (   7.2 % )     0:00:10.6 /  0:00:20.9    2.0
[09/09 23:25:11   2935s] ---------------------------------------------------------------------------------------------
[09/09 23:25:11   2935s]  optDesign TOTAL                    0:02:27.9  ( 100.0 % )     0:02:27.9 /  0:04:43.6    1.9
[09/09 23:25:11   2935s] ---------------------------------------------------------------------------------------------
[09/09 23:25:11   2935s] 
[09/09 23:25:11   2935s] Deleting Cell Server ...
[09/09 23:25:11   2935s] <CMD> saveDesign SAVED/06_route_opt_setup.invs
[09/09 23:25:11   2935s] The in-memory database contained RC information but was not saved. To save 
[09/09 23:25:11   2935s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[09/09 23:25:11   2935s] so it should only be saved when it is really desired.
[09/09 23:25:11   2935s] % Begin save design ... (date=09/09 23:25:11, mem=2117.0M)
[09/09 23:25:12   2935s] % Begin Save ccopt configuration ... (date=09/09 23:25:12, mem=2117.0M)
[09/09 23:25:12   2935s] % End Save ccopt configuration ... (date=09/09 23:25:12, total cpu=0:00:00.2, real=0:00:00.0, peak res=2117.0M, current mem=2117.0M)
[09/09 23:25:12   2935s] % Begin Save netlist data ... (date=09/09 23:25:12, mem=2117.0M)
[09/09 23:25:12   2935s] Writing Binary DB to SAVED/06_route_opt_setup.invs.dat.tmp/vbin/croc_chip.v.bin in multi-threaded mode...
[09/09 23:25:12   2936s] % End Save netlist data ... (date=09/09 23:25:12, total cpu=0:00:00.2, real=0:00:00.0, peak res=2118.7M, current mem=2118.7M)
[09/09 23:25:12   2936s] Saving symbol-table file in separate thread ...
[09/09 23:25:12   2936s] Saving congestion map file in separate thread ...
[09/09 23:25:12   2936s] Saving congestion map file SAVED/06_route_opt_setup.invs.dat.tmp/croc_chip.route.congmap.gz ...
[09/09 23:25:12   2936s] % Begin Save AAE data ... (date=09/09 23:25:12, mem=2119.0M)
[09/09 23:25:12   2936s] Saving AAE Data ...
[09/09 23:25:12   2936s] % End Save AAE data ... (date=09/09 23:25:12, total cpu=0:00:00.1, real=0:00:00.0, peak res=2119.0M, current mem=2119.0M)
[09/09 23:25:12   2936s] Saving /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/scheduling_file.cts in SAVED/06_route_opt_setup.invs.dat/scheduling_file.cts
[09/09 23:25:12   2936s] Saving preference file SAVED/06_route_opt_setup.invs.dat.tmp/gui.pref.tcl ...
[09/09 23:25:12   2936s] Saving mode setting ...
[09/09 23:25:12   2936s] Saving global file ...
[09/09 23:25:12   2936s] Saving Drc markers ...
[09/09 23:25:13   2936s] ... 1028 markers are saved ...
[09/09 23:25:13   2936s] ... 0 geometry drc markers are saved ...
[09/09 23:25:13   2936s] ... 16 antenna drc markers are saved ...
[09/09 23:25:13   2936s] Saving special route data file in separate thread ...
[09/09 23:25:13   2936s] Saving PG file in separate thread ...
[09/09 23:25:13   2936s] Saving placement file in separate thread ...
[09/09 23:25:13   2936s] Saving route file in separate thread ...
[09/09 23:25:13   2936s] Saving property file in separate thread ...
[09/09 23:25:13   2936s] Saving PG file SAVED/06_route_opt_setup.invs.dat.tmp/croc_chip.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Tue Sep  9 23:25:13 2025)
[09/09 23:25:13   2936s] ** Saving stdCellPlacement_binary (version# 2) ...
[09/09 23:25:13   2936s] Saving property file SAVED/06_route_opt_setup.invs.dat.tmp/croc_chip.prop
[09/09 23:25:13   2936s] Save Adaptive View Pruning View Names to Binary file
[09/09 23:25:13   2936s] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=2870.1M) ***
[09/09 23:25:13   2936s] *** Completed saveProperty (cpu=0:00:00.2 real=0:00:00.0 mem=2870.1M) ***
[09/09 23:25:13   2936s] *** Completed savePGFile (cpu=0:00:00.3 real=0:00:00.0 mem=2870.1M) ***
[09/09 23:25:13   2936s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[09/09 23:25:13   2936s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[09/09 23:25:13   2936s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[09/09 23:25:13   2937s] *** Completed saveRoute (cpu=0:00:00.8 real=0:00:00.0 mem=2846.1M) ***
[09/09 23:25:13   2937s] TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
[09/09 23:25:13   2937s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[09/09 23:25:14   2937s] #Saving pin access data to file SAVED/06_route_opt_setup.invs.dat.tmp/croc_chip.apa ...
[09/09 23:25:15   2938s] #
[09/09 23:25:15   2938s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[09/09 23:25:15   2938s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[09/09 23:25:15   2938s] % Begin Save power constraints data ... (date=09/09 23:25:15, mem=2120.4M)
[09/09 23:25:15   2938s] % End Save power constraints data ... (date=09/09 23:25:15, total cpu=0:00:00.1, real=0:00:00.0, peak res=2120.4M, current mem=2120.4M)
[09/09 23:25:21   2943s] Generated self-contained design 06_route_opt_setup.invs.dat.tmp
[09/09 23:25:21   2943s] % End save design ... (date=09/09 23:25:21, total cpu=0:00:08.3, real=0:00:10.0, peak res=2121.4M, current mem=2121.4M)
[09/09 23:25:21   2943s] *** Message Summary: 0 warning(s), 0 error(s)
[09/09 23:25:21   2943s] 
[09/09 23:25:21   2943s] <CMD> timeDesign -postRoute -pathReports -slackReports -numPaths 1000 -prefix croc_postRoute -outDir ./rpt/06_route_opt/06_route_opt_setup
[09/09 23:25:21   2943s]  Reset EOS DB
[09/09 23:25:21   2943s] Ignoring AAE DB Resetting ...
[09/09 23:25:21   2944s] Closing parasitic data file '/tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d': 44635 access done (mem: 2772.066M)
[09/09 23:25:21   2944s] Extraction called for design 'croc_chip' of instances=52147 and nets=50821 using extraction engine 'postRoute' at effort level 'low' .
[09/09 23:25:21   2944s] PostRoute (effortLevel low) RC Extraction called for design croc_chip.
[09/09 23:25:21   2944s] RC Extraction called in multi-corner(1) mode.
[09/09 23:25:21   2944s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/09 23:25:21   2944s] Type 'man IMPEXT-6197' for more detail.
[09/09 23:25:21   2944s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[09/09 23:25:21   2944s] * Layer Id             : 1 - M1
[09/09 23:25:21   2944s]       Thickness        : 0.4
[09/09 23:25:21   2944s]       Min Width        : 0.16
[09/09 23:25:21   2944s]       Layer Dielectric : 4.1
[09/09 23:25:21   2944s] * Layer Id             : 2 - M2
[09/09 23:25:21   2944s]       Thickness        : 0.45
[09/09 23:25:21   2944s]       Min Width        : 0.2
[09/09 23:25:21   2944s]       Layer Dielectric : 4.1
[09/09 23:25:21   2944s] * Layer Id             : 3 - M3
[09/09 23:25:21   2944s]       Thickness        : 0.45
[09/09 23:25:21   2944s]       Min Width        : 0.2
[09/09 23:25:21   2944s]       Layer Dielectric : 4.1
[09/09 23:25:21   2944s] * Layer Id             : 4 - M4
[09/09 23:25:21   2944s]       Thickness        : 0.45
[09/09 23:25:21   2944s]       Min Width        : 0.2
[09/09 23:25:21   2944s]       Layer Dielectric : 4.1
[09/09 23:25:21   2944s] * Layer Id             : 5 - M5
[09/09 23:25:21   2944s]       Thickness        : 0.45
[09/09 23:25:21   2944s]       Min Width        : 0.2
[09/09 23:25:21   2944s]       Layer Dielectric : 4.1
[09/09 23:25:21   2944s] * Layer Id             : 6 - M6
[09/09 23:25:21   2944s]       Thickness        : 2
[09/09 23:25:21   2944s]       Min Width        : 1.64
[09/09 23:25:21   2944s]       Layer Dielectric : 4.1
[09/09 23:25:21   2944s] * Layer Id             : 7 - M7
[09/09 23:25:21   2944s]       Thickness        : 3
[09/09 23:25:21   2944s]       Min Width        : 2
[09/09 23:25:21   2944s]       Layer Dielectric : 4.1
[09/09 23:25:21   2944s] extractDetailRC Option : -outfile /tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d -maxResLength 200  -basic
[09/09 23:25:21   2944s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[09/09 23:25:21   2944s]       RC Corner Indexes            0   
[09/09 23:25:21   2944s] Capacitance Scaling Factor   : 1.00000 
[09/09 23:25:21   2944s] Coupling Cap. Scaling Factor : 1.00000 
[09/09 23:25:21   2944s] Resistance Scaling Factor    : 1.00000 
[09/09 23:25:21   2944s] Clock Cap. Scaling Factor    : 1.00000 
[09/09 23:25:21   2944s] Clock Res. Scaling Factor    : 1.00000 
[09/09 23:25:21   2944s] Shrink Factor                : 1.00000
[09/09 23:25:23   2945s] LayerId::1 widthSet size::1
[09/09 23:25:23   2945s] LayerId::2 widthSet size::3
[09/09 23:25:23   2945s] LayerId::3 widthSet size::3
[09/09 23:25:23   2945s] LayerId::4 widthSet size::3
[09/09 23:25:23   2945s] LayerId::5 widthSet size::3
[09/09 23:25:23   2945s] LayerId::6 widthSet size::1
[09/09 23:25:23   2945s] LayerId::7 widthSet size::1
[09/09 23:25:23   2945s] Initializing multi-corner resistance tables ...
[09/09 23:25:23   2945s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.291215 ; uaWl: 0.999892 ; uaWlH: 0.463703 ; aWlH: 0.000001 ; Pmax: 0.895100 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/09 23:25:24   2946s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2772.1M)
[09/09 23:25:24   2947s] Creating parasitic data file '/tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d' for storing RC.
[09/09 23:25:25   2948s] Extracted 10.0003% (CPU Time= 0:00:02.8  MEM= 2812.1M)
[09/09 23:25:26   2948s] Extracted 20.0003% (CPU Time= 0:00:03.5  MEM= 2812.1M)
[09/09 23:25:28   2950s] Extracted 30.0003% (CPU Time= 0:00:05.5  MEM= 2816.1M)
[09/09 23:25:28   2951s] Extracted 40.0003% (CPU Time= 0:00:05.9  MEM= 2816.1M)
[09/09 23:25:29   2952s] Extracted 50.0003% (CPU Time= 0:00:06.6  MEM= 2816.1M)
[09/09 23:25:31   2954s] Extracted 60.0003% (CPU Time= 0:00:08.6  MEM= 2816.1M)
[09/09 23:25:32   2954s] Extracted 70.0002% (CPU Time= 0:00:09.0  MEM= 2816.1M)
[09/09 23:25:32   2955s] Extracted 80.0002% (CPU Time= 0:00:09.5  MEM= 2816.1M)
[09/09 23:25:33   2955s] Extracted 90.0002% (CPU Time= 0:00:10.4  MEM= 2816.1M)
[09/09 23:25:35   2958s] Extracted 100% (CPU Time= 0:00:12.8  MEM= 2816.1M)
[09/09 23:25:36   2958s] Number of Extracted Resistors     : 864096
[09/09 23:25:36   2958s] Number of Extracted Ground Cap.   : 883102
[09/09 23:25:36   2958s] Number of Extracted Coupling Cap. : 1819220
[09/09 23:25:36   2958s] Opening parasitic data file '/tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d' for reading (mem: 2800.066M)
[09/09 23:25:36   2958s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
[09/09 23:25:36   2959s] Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 2800.1M)
[09/09 23:25:36   2959s] Creating parasitic data file '/tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb_Filter.rcdb.d' for storing RC.
[09/09 23:25:37   2959s] Closing parasitic data file '/tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d': 44635 access done (mem: 2804.066M)
[09/09 23:25:37   2959s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2804.066M)
[09/09 23:25:37   2959s] Opening parasitic data file '/tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d' for reading (mem: 2804.066M)
[09/09 23:25:37   2959s] processing rcdb (/tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d) for hinst (top) of cell (croc_chip);
[09/09 23:25:37   2960s] Closing parasitic data file '/tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d': 0 access done (mem: 2804.066M)
[09/09 23:25:37   2960s] Lumped Parasitic Loading Completed (total cpu=0:00:01.1, real=0:00:00.0, current mem=2804.066M)
[09/09 23:25:37   2960s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:16.9  Real Time: 0:00:16.0  MEM: 2804.066M)
[09/09 23:25:38   2961s] Starting delay calculation for Setup views
[09/09 23:25:38   2961s] Starting SI iteration 1 using Infinite Timing Windows
[09/09 23:25:38   2961s] #################################################################################
[09/09 23:25:38   2961s] # Design Stage: PostRoute
[09/09 23:25:38   2961s] # Design Name: croc_chip
[09/09 23:25:38   2961s] # Design Mode: 130nm
[09/09 23:25:38   2961s] # Analysis Mode: MMMC OCV 
[09/09 23:25:38   2961s] # Parasitics Mode: SPEF/RCDB
[09/09 23:25:38   2961s] # Signoff Settings: SI On 
[09/09 23:25:38   2961s] #################################################################################
[09/09 23:25:38   2963s] Topological Sorting (REAL = 0:00:00.0, MEM = 2742.9M, InitMEM = 2742.9M)
[09/09 23:25:38   2963s] Setting infinite Tws ...
[09/09 23:25:38   2963s] First Iteration Infinite Tw... 
[09/09 23:25:38   2963s] Calculate early delays in OCV mode...
[09/09 23:25:38   2963s] Calculate late delays in OCV mode...
[09/09 23:25:38   2963s] Start delay calculation (fullDC) (8 T). (MEM=2742.91)
[09/09 23:25:39   2964s] LayerId::1 widthSet size::1
[09/09 23:25:39   2964s] LayerId::2 widthSet size::3
[09/09 23:25:39   2964s] LayerId::3 widthSet size::3
[09/09 23:25:39   2964s] LayerId::4 widthSet size::3
[09/09 23:25:39   2964s] LayerId::5 widthSet size::3
[09/09 23:25:39   2964s] LayerId::6 widthSet size::1
[09/09 23:25:39   2964s] LayerId::7 widthSet size::1
[09/09 23:25:39   2964s] Initializing multi-corner resistance tables ...
[09/09 23:25:39   2964s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.291215 ; uaWl: 0.999892 ; uaWlH: 0.463703 ; aWlH: 0.000001 ; Pmax: 0.895100 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/09 23:25:40   2964s] End AAE Lib Interpolated Model. (MEM=2759.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 23:25:40   2965s] Opening parasitic data file '/tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d' for reading (mem: 2759.934M)
[09/09 23:25:40   2965s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2759.9M)
[09/09 23:25:40   2965s] AAE_INFO: 8 threads acquired from CTE.
[09/09 23:25:40   2966s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:25:40   2966s] Type 'man IMPESI-3194' for more detail.
[09/09 23:25:40   2966s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:25:40   2966s] Type 'man IMPESI-3199' for more detail.
[09/09 23:25:40   2966s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:25:40   2966s] Type 'man IMPESI-3194' for more detail.
[09/09 23:25:40   2966s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:25:40   2966s] Type 'man IMPESI-3199' for more detail.
[09/09 23:25:40   2966s] **WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
[09/09 23:25:40   2966s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:25:40   2966s] Type 'man IMPESI-3194' for more detail.
[09/09 23:25:40   2966s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:25:40   2966s] Type 'man IMPESI-3199' for more detail.
[09/09 23:25:40   2966s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:25:40   2966s] Type 'man IMPESI-3194' for more detail.
[09/09 23:25:40   2966s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:25:40   2966s] Type 'man IMPESI-3199' for more detail.
[09/09 23:25:40   2966s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:25:40   2966s] Type 'man IMPESI-3194' for more detail.
[09/09 23:25:40   2966s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:25:40   2966s] Type 'man IMPESI-3194' for more detail.
[09/09 23:25:40   2966s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:25:40   2966s] Type 'man IMPESI-3199' for more detail.
[09/09 23:25:40   2966s] **WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
[09/09 23:25:40   2966s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:25:40   2966s] Type 'man IMPESI-3194' for more detail.
[09/09 23:25:40   2966s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:25:40   2966s] Type 'man IMPESI-3199' for more detail.
[09/09 23:25:40   2966s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:25:40   2966s] Type 'man IMPESI-3194' for more detail.
[09/09 23:25:40   2966s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:25:40   2966s] Type 'man IMPESI-3199' for more detail.
[09/09 23:25:40   2966s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:25:40   2966s] Type 'man IMPESI-3199' for more detail.
[09/09 23:25:40   2966s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:25:40   2966s] Type 'man IMPESI-3194' for more detail.
[09/09 23:25:40   2966s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:25:40   2966s] Type 'man IMPESI-3199' for more detail.
[09/09 23:25:40   2966s] **WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
[09/09 23:25:40   2966s] **WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
[09/09 23:25:40   2966s] **WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
[09/09 23:25:40   2966s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:25:40   2966s] Type 'man IMPESI-3194' for more detail.
[09/09 23:25:40   2966s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:25:40   2966s] Type 'man IMPESI-3199' for more detail.
[09/09 23:25:40   2966s] **WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
[09/09 23:25:40   2966s] **WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
[09/09 23:25:40   2966s] **WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
[09/09 23:25:40   2966s] **WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
[09/09 23:25:40   2966s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:25:40   2966s] Type 'man IMPESI-3194' for more detail.
[09/09 23:25:40   2966s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:25:40   2966s] Type 'man IMPESI-3199' for more detail.
[09/09 23:25:40   2966s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:25:40   2966s] Type 'man IMPESI-3194' for more detail.
[09/09 23:25:40   2966s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:25:40   2966s] Type 'man IMPESI-3199' for more detail.
[09/09 23:25:40   2966s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:25:40   2966s] Type 'man IMPESI-3194' for more detail.
[09/09 23:25:40   2966s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:25:40   2966s] Type 'man IMPESI-3199' for more detail.
[09/09 23:25:40   2966s] **WARN: (IMPESI-3095):	Net: 'gpio9_io' has no receivers. SI analysis is not performed.
[09/09 23:25:40   2966s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:25:40   2966s] Type 'man IMPESI-3194' for more detail.
[09/09 23:25:40   2966s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:25:40   2966s] Type 'man IMPESI-3199' for more detail.
[09/09 23:25:40   2966s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:25:40   2966s] Type 'man IMPESI-3194' for more detail.
[09/09 23:25:40   2966s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:25:40   2966s] Type 'man IMPESI-3199' for more detail.
[09/09 23:25:40   2966s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:25:40   2966s] Type 'man IMPESI-3194' for more detail.
[09/09 23:25:40   2966s] **WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
[09/09 23:25:40   2966s] **WARN: (IMPESI-3095):	Net: 'gpio8_io' has no receivers. SI analysis is not performed.
[09/09 23:25:40   2966s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:25:40   2966s] Type 'man IMPESI-3194' for more detail.
[09/09 23:25:40   2966s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:25:40   2966s] Type 'man IMPESI-3199' for more detail.
[09/09 23:25:40   2966s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:25:40   2966s] Type 'man IMPESI-3194' for more detail.
[09/09 23:25:40   2966s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:25:40   2966s] Type 'man IMPESI-3199' for more detail.
[09/09 23:25:40   2966s] **WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
[09/09 23:25:40   2966s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:25:40   2966s] Type 'man IMPESI-3199' for more detail.
[09/09 23:25:40   2966s] **WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
[09/09 23:25:40   2966s] **WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
[09/09 23:25:40   2966s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:25:40   2966s] Type 'man IMPESI-3194' for more detail.
[09/09 23:25:40   2966s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:25:40   2966s] Type 'man IMPESI-3199' for more detail.
[09/09 23:25:40   2966s] **WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
[09/09 23:25:40   2966s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:25:40   2966s] Type 'man IMPESI-3194' for more detail.
[09/09 23:25:40   2966s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:25:40   2966s] Type 'man IMPESI-3199' for more detail.
[09/09 23:25:40   2966s] **WARN: (EMS-27):	Message (IMPESI-3194) has exceeded the current message display limit of 20.
[09/09 23:25:40   2966s] To increase the message display limit, refer to the product command reference manual.
[09/09 23:25:40   2966s] **WARN: (EMS-27):	Message (IMPESI-3199) has exceeded the current message display limit of 20.
[09/09 23:25:40   2966s] To increase the message display limit, refer to the product command reference manual.
[09/09 23:25:40   2966s] **WARN: (IMPESI-3095):	Net: 'gpio8_io' has no receivers. SI analysis is not performed.
[09/09 23:25:40   2966s] **WARN: (IMPESI-3095):	Net: 'gpio9_io' has no receivers. SI analysis is not performed.
[09/09 23:25:40   2966s] **WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
[09/09 23:25:40   2966s] **WARN: (IMPESI-3095):	Net: 'gpio11_io' has no receivers. SI analysis is not performed.
[09/09 23:25:40   2966s] **WARN: (EMS-27):	Message (IMPESI-3095) has exceeded the current message display limit of 20.
[09/09 23:25:40   2966s] To increase the message display limit, refer to the product command reference manual.
[09/09 23:25:43   2986s] Total number of fetched objects 49496
[09/09 23:25:43   2986s] AAE_INFO-618: Total number of nets in the design is 50821,  97.6 percent of the nets selected for SI analysis
[09/09 23:25:43   2986s] End Timing Check Calculation. (CPU Time=0:00:00.5, Real Time=0:00:00.0)
[09/09 23:25:43   2986s] End delay calculation. (MEM=3061.8 CPU=0:00:20.7 REAL=0:00:03.0)
[09/09 23:25:43   2986s] End delay calculation (fullDC). (MEM=3061.8 CPU=0:00:22.9 REAL=0:00:05.0)
[09/09 23:25:43   2986s] *** CDM Built up (cpu=0:00:25.2  real=0:00:05.0  mem= 3061.8M) ***
[09/09 23:25:44   2990s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3061.8M)
[09/09 23:25:44   2990s] Add other clocks and setupCteToAAEClockMapping during iter 1
[09/09 23:25:44   2991s] Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 3061.8M)
[09/09 23:25:44   2991s] Starting SI iteration 2
[09/09 23:25:44   2991s] Calculate early delays in OCV mode...
[09/09 23:25:44   2991s] Calculate late delays in OCV mode...
[09/09 23:25:44   2991s] Start delay calculation (fullDC) (8 T). (MEM=2751.93)
[09/09 23:25:44   2991s] End AAE Lib Interpolated Model. (MEM=2751.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 23:25:45   2994s] Glitch Analysis: View func_view_wc -- Total Number of Nets Skipped = 2. 
[09/09 23:25:45   2994s] Glitch Analysis: View func_view_wc -- Total Number of Nets Analyzed = 49496. 
[09/09 23:25:45   2994s] Total number of fetched objects 49496
[09/09 23:25:45   2994s] AAE_INFO-618: Total number of nets in the design is 50821,  4.1 percent of the nets selected for SI analysis
[09/09 23:25:45   2994s] End delay calculation. (MEM=3057.18 CPU=0:00:02.7 REAL=0:00:01.0)
[09/09 23:25:45   2994s] End delay calculation (fullDC). (MEM=3057.18 CPU=0:00:02.9 REAL=0:00:01.0)
[09/09 23:25:45   2994s] *** CDM Built up (cpu=0:00:03.0  real=0:00:01.0  mem= 3057.2M) ***
[09/09 23:25:45   2996s] *** Done Building Timing Graph (cpu=0:00:35.3 real=0:00:07.0 totSessionCpu=0:49:57 mem=3055.2M)
[09/09 23:25:45   2996s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2750.2M
[09/09 23:25:45   2996s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2750.2M
[09/09 23:25:45   2996s] Fast DP-INIT is on for default
[09/09 23:25:45   2996s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.141, REAL:0.038, MEM:2782.2M
[09/09 23:25:45   2996s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.169, REAL:0.066, MEM:2782.2M
[09/09 23:25:45   2996s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2782.2M
[09/09 23:25:45   2996s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.002, REAL:0.002, MEM:2782.2M
[09/09 23:25:48   3004s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -2.722  |  0.010  |  1.580  | -2.722  |   N/A   |  6.809  |  0.157  |  1.120  |
|           TNS (ns):| -49.216 |  0.000  |  0.000  | -49.216 |   N/A   |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|   35    |    0    |    0    |   35    |   N/A   |    0    |    0    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.096   |    167 (167)     |
|   max_tran     |      0 (0)       |   0.000    |     41 (92)      |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.274%
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir ./rpt/06_route_opt/06_route_opt_setup
[09/09 23:25:48   3004s] Total CPU time: 60.75 sec
[09/09 23:25:48   3004s] Total Real time: 27.0 sec
[09/09 23:25:48   3004s] Total Memory Usage: 2782.378906 Mbytes
[09/09 23:25:48   3004s] Info: pop threads available for lower-level modules during optimization.
[09/09 23:25:48   3004s] Reset AAE Options
[09/09 23:25:48   3004s] 
[09/09 23:25:48   3004s] =============================================================================================
[09/09 23:25:48   3004s]  Final TAT Report for timeDesign
[09/09 23:25:48   3004s] =============================================================================================
[09/09 23:25:48   3004s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 23:25:48   3004s] ---------------------------------------------------------------------------------------------
[09/09 23:25:48   3004s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 23:25:48   3004s] [ ExtractRC              ]      1   0:00:16.5  (  61.5 % )     0:00:16.5 /  0:00:17.4    1.1
[09/09 23:25:48   3004s] [ TimingUpdate           ]      2   0:00:00.4  (   1.4 % )     0:00:07.7 /  0:00:35.3    4.6
[09/09 23:25:48   3004s] [ FullDelayCalc          ]      1   0:00:07.3  (  27.4 % )     0:00:07.3 /  0:00:33.5    4.6
[09/09 23:25:48   3004s] [ OptSummaryReport       ]      1   0:00:00.2  (   0.6 % )     0:00:02.5 /  0:00:07.9    3.1
[09/09 23:25:48   3004s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.6    3.5
[09/09 23:25:48   3004s] [ DrvReport              ]      1   0:00:00.1  (   0.3 % )     0:00:00.7 /  0:00:01.4    2.0
[09/09 23:25:48   3004s] [ GenerateReports        ]      1   0:00:01.5  (   5.4 % )     0:00:01.5 /  0:00:05.6    3.8
[09/09 23:25:48   3004s] [ ReportLenViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 23:25:48   3004s] [ ReportGlitchViolation  ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    0.8
[09/09 23:25:48   3004s] [ GenerateDrvReportData  ]      1   0:00:00.5  (   1.9 % )     0:00:00.5 /  0:00:01.2    2.4
[09/09 23:25:48   3004s] [ ReportAnalysisSummary  ]      2   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.6    3.5
[09/09 23:25:48   3004s] [ MISC                   ]          0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    0.9
[09/09 23:25:48   3004s] ---------------------------------------------------------------------------------------------
[09/09 23:25:48   3004s]  timeDesign TOTAL                   0:00:26.8  ( 100.0 % )     0:00:26.8 /  0:01:00.7    2.3
[09/09 23:25:48   3004s] ---------------------------------------------------------------------------------------------
[09/09 23:25:48   3004s] 
[09/09 23:25:48   3004s] <CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 1000 -prefix croc_postRoute -outDir ./rpt/06_route_opt/06_route_opt_hold
[09/09 23:25:48   3004s]  Reset EOS DB
[09/09 23:25:48   3004s] Ignoring AAE DB Resetting ...
[09/09 23:25:48   3004s] Closing parasitic data file '/tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d': 44635 access done (mem: 2782.379M)
[09/09 23:25:48   3004s] Extraction called for design 'croc_chip' of instances=52147 and nets=50821 using extraction engine 'postRoute' at effort level 'low' .
[09/09 23:25:48   3004s] PostRoute (effortLevel low) RC Extraction called for design croc_chip.
[09/09 23:25:48   3004s] RC Extraction called in multi-corner(1) mode.
[09/09 23:25:48   3004s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/09 23:25:48   3004s] Type 'man IMPEXT-6197' for more detail.
[09/09 23:25:48   3004s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[09/09 23:25:48   3004s] * Layer Id             : 1 - M1
[09/09 23:25:48   3004s]       Thickness        : 0.4
[09/09 23:25:48   3004s]       Min Width        : 0.16
[09/09 23:25:48   3004s]       Layer Dielectric : 4.1
[09/09 23:25:48   3004s] * Layer Id             : 2 - M2
[09/09 23:25:48   3004s]       Thickness        : 0.45
[09/09 23:25:48   3004s]       Min Width        : 0.2
[09/09 23:25:48   3004s]       Layer Dielectric : 4.1
[09/09 23:25:48   3004s] * Layer Id             : 3 - M3
[09/09 23:25:48   3004s]       Thickness        : 0.45
[09/09 23:25:48   3004s]       Min Width        : 0.2
[09/09 23:25:48   3004s]       Layer Dielectric : 4.1
[09/09 23:25:48   3004s] * Layer Id             : 4 - M4
[09/09 23:25:48   3004s]       Thickness        : 0.45
[09/09 23:25:48   3004s]       Min Width        : 0.2
[09/09 23:25:48   3004s]       Layer Dielectric : 4.1
[09/09 23:25:48   3004s] * Layer Id             : 5 - M5
[09/09 23:25:48   3004s]       Thickness        : 0.45
[09/09 23:25:48   3004s]       Min Width        : 0.2
[09/09 23:25:48   3004s]       Layer Dielectric : 4.1
[09/09 23:25:48   3004s] * Layer Id             : 6 - M6
[09/09 23:25:48   3004s]       Thickness        : 2
[09/09 23:25:48   3004s]       Min Width        : 1.64
[09/09 23:25:48   3004s]       Layer Dielectric : 4.1
[09/09 23:25:48   3004s] * Layer Id             : 7 - M7
[09/09 23:25:48   3004s]       Thickness        : 3
[09/09 23:25:48   3004s]       Min Width        : 2
[09/09 23:25:48   3004s]       Layer Dielectric : 4.1
[09/09 23:25:48   3004s] extractDetailRC Option : -outfile /tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d -maxResLength 200  -basic
[09/09 23:25:48   3004s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[09/09 23:25:48   3004s]       RC Corner Indexes            0   
[09/09 23:25:48   3004s] Capacitance Scaling Factor   : 1.00000 
[09/09 23:25:48   3004s] Coupling Cap. Scaling Factor : 1.00000 
[09/09 23:25:48   3004s] Resistance Scaling Factor    : 1.00000 
[09/09 23:25:48   3004s] Clock Cap. Scaling Factor    : 1.00000 
[09/09 23:25:48   3004s] Clock Res. Scaling Factor    : 1.00000 
[09/09 23:25:48   3004s] Shrink Factor                : 1.00000
[09/09 23:25:49   3005s] LayerId::1 widthSet size::1
[09/09 23:25:49   3005s] LayerId::2 widthSet size::3
[09/09 23:25:49   3005s] LayerId::3 widthSet size::3
[09/09 23:25:49   3005s] LayerId::4 widthSet size::3
[09/09 23:25:49   3005s] LayerId::5 widthSet size::3
[09/09 23:25:49   3005s] LayerId::6 widthSet size::1
[09/09 23:25:49   3005s] LayerId::7 widthSet size::1
[09/09 23:25:49   3005s] Initializing multi-corner resistance tables ...
[09/09 23:25:49   3006s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.291215 ; uaWl: 0.999892 ; uaWlH: 0.463703 ; aWlH: 0.000001 ; Pmax: 0.895100 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/09 23:25:50   3006s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2782.4M)
[09/09 23:25:50   3007s] Creating parasitic data file '/tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d' for storing RC.
[09/09 23:25:51   3008s] Extracted 10.0003% (CPU Time= 0:00:02.6  MEM= 2838.4M)
[09/09 23:25:52   3008s] Extracted 20.0003% (CPU Time= 0:00:03.3  MEM= 2838.4M)
[09/09 23:25:54   3011s] Extracted 30.0003% (CPU Time= 0:00:05.3  MEM= 2842.4M)
[09/09 23:25:55   3011s] Extracted 40.0003% (CPU Time= 0:00:05.7  MEM= 2842.4M)
[09/09 23:25:55   3012s] Extracted 50.0003% (CPU Time= 0:00:06.4  MEM= 2842.4M)
[09/09 23:25:57   3014s] Extracted 60.0003% (CPU Time= 0:00:08.6  MEM= 2842.4M)
[09/09 23:25:58   3014s] Extracted 70.0002% (CPU Time= 0:00:09.0  MEM= 2842.4M)
[09/09 23:25:58   3015s] Extracted 80.0002% (CPU Time= 0:00:09.5  MEM= 2842.4M)
[09/09 23:25:59   3016s] Extracted 90.0002% (CPU Time= 0:00:10.5  MEM= 2842.4M)
[09/09 23:26:02   3018s] Extracted 100% (CPU Time= 0:00:13.1  MEM= 2842.4M)
[09/09 23:26:02   3019s] Number of Extracted Resistors     : 864096
[09/09 23:26:02   3019s] Number of Extracted Ground Cap.   : 883102
[09/09 23:26:02   3019s] Number of Extracted Coupling Cap. : 1819220
[09/09 23:26:02   3019s] Opening parasitic data file '/tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d' for reading (mem: 2811.855M)
[09/09 23:26:02   3019s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
[09/09 23:26:03   3019s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2811.9M)
[09/09 23:26:03   3019s] Creating parasitic data file '/tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb_Filter.rcdb.d' for storing RC.
[09/09 23:26:03   3020s] Closing parasitic data file '/tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d': 44635 access done (mem: 2811.855M)
[09/09 23:26:03   3020s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2811.855M)
[09/09 23:26:03   3020s] Opening parasitic data file '/tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d' for reading (mem: 2811.855M)
[09/09 23:26:03   3020s] processing rcdb (/tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d) for hinst (top) of cell (croc_chip);
[09/09 23:26:04   3021s] Closing parasitic data file '/tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d': 0 access done (mem: 2811.855M)
[09/09 23:26:04   3021s] Lumped Parasitic Loading Completed (total cpu=0:00:01.0, real=0:00:01.0, current mem=2811.855M)
[09/09 23:26:04   3021s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:16.4  Real Time: 0:00:16.0  MEM: 2811.855M)
[09/09 23:26:04   3021s] All LLGs are deleted
[09/09 23:26:04   3021s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2644.7M
[09/09 23:26:04   3021s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2644.7M
[09/09 23:26:04   3021s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2644.7M
[09/09 23:26:04   3021s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2644.7M
[09/09 23:26:04   3022s] Fast DP-INIT is on for default
[09/09 23:26:04   3022s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.198, REAL:0.050, MEM:2644.7M
[09/09 23:26:04   3022s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.239, REAL:0.090, MEM:2644.7M
[09/09 23:26:04   3022s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2644.7M
[09/09 23:26:04   3022s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.002, REAL:0.002, MEM:2644.7M
[09/09 23:26:04   3022s] Starting delay calculation for Hold views
[09/09 23:26:05   3022s] Starting SI iteration 1 using Infinite Timing Windows
[09/09 23:26:05   3022s] #################################################################################
[09/09 23:26:05   3022s] # Design Stage: PostRoute
[09/09 23:26:05   3022s] # Design Name: croc_chip
[09/09 23:26:05   3022s] # Design Mode: 130nm
[09/09 23:26:05   3022s] # Analysis Mode: MMMC OCV 
[09/09 23:26:05   3022s] # Parasitics Mode: SPEF/RCDB
[09/09 23:26:05   3022s] # Signoff Settings: SI On 
[09/09 23:26:05   3022s] #################################################################################
[09/09 23:26:05   3024s] Topological Sorting (REAL = 0:00:00.0, MEM = 2708.6M, InitMEM = 2701.9M)
[09/09 23:26:05   3024s] Setting infinite Tws ...
[09/09 23:26:05   3024s] First Iteration Infinite Tw... 
[09/09 23:26:05   3024s] Calculate late delays in OCV mode...
[09/09 23:26:05   3024s] Calculate early delays in OCV mode...
[09/09 23:26:05   3024s] Start delay calculation (fullDC) (8 T). (MEM=2708.63)
[09/09 23:26:05   3024s] *** Calculating scaling factor for sky130_bc libraries using the default operating condition of each library.
[09/09 23:26:06   3025s] LayerId::1 widthSet size::1
[09/09 23:26:06   3025s] LayerId::2 widthSet size::3
[09/09 23:26:06   3025s] LayerId::3 widthSet size::3
[09/09 23:26:06   3025s] LayerId::4 widthSet size::3
[09/09 23:26:06   3025s] LayerId::5 widthSet size::3
[09/09 23:26:06   3025s] LayerId::6 widthSet size::1
[09/09 23:26:06   3025s] LayerId::7 widthSet size::1
[09/09 23:26:06   3025s] Initializing multi-corner resistance tables ...
[09/09 23:26:06   3025s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.291215 ; uaWl: 0.999892 ; uaWlH: 0.463703 ; aWlH: 0.000001 ; Pmax: 0.895100 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/09 23:26:07   3026s] End AAE Lib Interpolated Model. (MEM=2725.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 23:26:07   3026s] Opening parasitic data file '/tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d' for reading (mem: 2725.660M)
[09/09 23:26:07   3026s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2725.7M)
[09/09 23:26:07   3026s] AAE_INFO: 8 threads acquired from CTE.
[09/09 23:26:07   3027s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 23:26:07   3027s] Type 'man IMPESI-3194' for more detail.
[09/09 23:26:07   3027s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 23:26:07   3027s] Type 'man IMPESI-3199' for more detail.
[09/09 23:26:07   3027s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 23:26:07   3027s] Type 'man IMPESI-3194' for more detail.
[09/09 23:26:07   3027s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 23:26:07   3027s] Type 'man IMPESI-3199' for more detail.
[09/09 23:26:07   3027s] **WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
[09/09 23:26:07   3027s] **WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
[09/09 23:26:07   3027s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 23:26:07   3027s] Type 'man IMPESI-3194' for more detail.
[09/09 23:26:07   3027s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 23:26:07   3027s] Type 'man IMPESI-3199' for more detail.
[09/09 23:26:07   3027s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 23:26:07   3027s] Type 'man IMPESI-3194' for more detail.
[09/09 23:26:07   3027s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 23:26:07   3027s] Type 'man IMPESI-3199' for more detail.
[09/09 23:26:07   3027s] **WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
[09/09 23:26:07   3027s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 23:26:07   3027s] Type 'man IMPESI-3194' for more detail.
[09/09 23:26:07   3027s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 23:26:07   3027s] Type 'man IMPESI-3199' for more detail.
[09/09 23:26:07   3027s] **WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
[09/09 23:26:07   3027s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 23:26:07   3027s] Type 'man IMPESI-3194' for more detail.
[09/09 23:26:07   3027s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 23:26:07   3027s] Type 'man IMPESI-3199' for more detail.
[09/09 23:26:07   3027s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 23:26:07   3027s] Type 'man IMPESI-3194' for more detail.
[09/09 23:26:07   3027s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 23:26:07   3027s] Type 'man IMPESI-3199' for more detail.
[09/09 23:26:07   3027s] **WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
[09/09 23:26:07   3027s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 23:26:07   3027s] Type 'man IMPESI-3194' for more detail.
[09/09 23:26:07   3027s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 23:26:07   3027s] Type 'man IMPESI-3199' for more detail.
[09/09 23:26:07   3027s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 23:26:07   3027s] Type 'man IMPESI-3194' for more detail.
[09/09 23:26:07   3027s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 23:26:07   3027s] Type 'man IMPESI-3199' for more detail.
[09/09 23:26:07   3027s] **WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
[09/09 23:26:07   3027s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 23:26:07   3027s] Type 'man IMPESI-3194' for more detail.
[09/09 23:26:07   3027s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 23:26:07   3027s] Type 'man IMPESI-3199' for more detail.
[09/09 23:26:07   3027s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 23:26:07   3027s] Type 'man IMPESI-3194' for more detail.
[09/09 23:26:07   3027s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 23:26:07   3027s] Type 'man IMPESI-3199' for more detail.
[09/09 23:26:07   3027s] **WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
[09/09 23:26:07   3027s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 23:26:07   3027s] Type 'man IMPESI-3194' for more detail.
[09/09 23:26:07   3027s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 23:26:07   3027s] Type 'man IMPESI-3199' for more detail.
[09/09 23:26:07   3027s] **WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
[09/09 23:26:07   3027s] **WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
[09/09 23:26:07   3027s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 23:26:07   3027s] Type 'man IMPESI-3194' for more detail.
[09/09 23:26:07   3027s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 23:26:07   3027s] Type 'man IMPESI-3199' for more detail.
[09/09 23:26:07   3027s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 23:26:07   3027s] Type 'man IMPESI-3194' for more detail.
[09/09 23:26:07   3027s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 23:26:07   3027s] Type 'man IMPESI-3199' for more detail.
[09/09 23:26:07   3027s] **WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
[09/09 23:26:07   3027s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 23:26:07   3027s] Type 'man IMPESI-3194' for more detail.
[09/09 23:26:07   3027s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 23:26:07   3027s] Type 'man IMPESI-3199' for more detail.
[09/09 23:26:07   3027s] **WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
[09/09 23:26:07   3027s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 23:26:07   3027s] Type 'man IMPESI-3194' for more detail.
[09/09 23:26:07   3027s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 23:26:07   3027s] Type 'man IMPESI-3199' for more detail.
[09/09 23:26:07   3027s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 23:26:07   3027s] Type 'man IMPESI-3194' for more detail.
[09/09 23:26:07   3027s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 23:26:07   3027s] Type 'man IMPESI-3199' for more detail.
[09/09 23:26:07   3027s] **WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
[09/09 23:26:07   3027s] **WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
[09/09 23:26:07   3027s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 23:26:07   3027s] Type 'man IMPESI-3194' for more detail.
[09/09 23:26:07   3027s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 23:26:07   3027s] Type 'man IMPESI-3199' for more detail.
[09/09 23:26:07   3027s] **WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
[09/09 23:26:07   3027s] **WARN: (IMPESI-3095):	Net: 'gpio8_io' has no receivers. SI analysis is not performed.
[09/09 23:26:07   3027s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 23:26:07   3027s] Type 'man IMPESI-3194' for more detail.
[09/09 23:26:07   3027s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 23:26:07   3027s] Type 'man IMPESI-3199' for more detail.
[09/09 23:26:07   3027s] **WARN: (IMPESI-3095):	Net: 'gpio9_io' has no receivers. SI analysis is not performed.
[09/09 23:26:07   3027s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 23:26:07   3027s] Type 'man IMPESI-3194' for more detail.
[09/09 23:26:07   3027s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 23:26:07   3027s] Type 'man IMPESI-3199' for more detail.
[09/09 23:26:07   3027s] **WARN: (IMPESI-3095):	Net: 'gpio11_io' has no receivers. SI analysis is not performed.
[09/09 23:26:07   3027s] **WARN: (IMPESI-3095):	Net: 'gpio9_io' has no receivers. SI analysis is not performed.
[09/09 23:26:07   3027s] **WARN: (IMPESI-3095):	Net: 'gpio10_io' has no receivers. SI analysis is not performed.
[09/09 23:26:07   3027s] **WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
[09/09 23:26:09   3044s] Total number of fetched objects 49496
[09/09 23:26:09   3044s] AAE_INFO-618: Total number of nets in the design is 50821,  97.6 percent of the nets selected for SI analysis
[09/09 23:26:09   3044s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[09/09 23:26:09   3044s] End delay calculation. (MEM=3037.07 CPU=0:00:17.4 REAL=0:00:02.0)
[09/09 23:26:09   3044s] End delay calculation (fullDC). (MEM=3037.07 CPU=0:00:19.6 REAL=0:00:04.0)
[09/09 23:26:09   3044s] *** CDM Built up (cpu=0:00:22.1  real=0:00:04.0  mem= 3037.1M) ***
[09/09 23:26:10   3048s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3037.1M)
[09/09 23:26:10   3048s] Add other clocks and setupCteToAAEClockMapping during iter 1
[09/09 23:26:10   3048s] Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 3037.1M)
[09/09 23:26:10   3048s] Starting SI iteration 2
[09/09 23:26:11   3049s] Calculate late delays in OCV mode...
[09/09 23:26:11   3049s] Calculate early delays in OCV mode...
[09/09 23:26:11   3049s] Start delay calculation (fullDC) (8 T). (MEM=2745.2)
[09/09 23:26:11   3049s] End AAE Lib Interpolated Model. (MEM=2745.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 23:26:11   3050s] Glitch Analysis: View func_view_bc -- Total Number of Nets Skipped = 8. 
[09/09 23:26:11   3050s] Glitch Analysis: View func_view_bc -- Total Number of Nets Analyzed = 49496. 
[09/09 23:26:11   3050s] Total number of fetched objects 49496
[09/09 23:26:11   3050s] AAE_INFO-618: Total number of nets in the design is 50821,  0.5 percent of the nets selected for SI analysis
[09/09 23:26:11   3050s] End delay calculation. (MEM=3057.5 CPU=0:00:00.7 REAL=0:00:00.0)
[09/09 23:26:11   3050s] End delay calculation (fullDC). (MEM=3057.5 CPU=0:00:00.9 REAL=0:00:00.0)
[09/09 23:26:11   3050s] *** CDM Built up (cpu=0:00:01.0  real=0:00:00.0  mem= 3057.5M) ***
[09/09 23:26:11   3051s] *** Done Building Timing Graph (cpu=0:00:29.6 real=0:00:07.0 totSessionCpu=0:50:52 mem=3055.5M)
[09/09 23:26:12   3055s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 func_view_bc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.038  |  0.010  |  0.136  |  2.603  |   N/A   |  0.000  |  2.196  | -0.038  |
|           TNS (ns):| -0.063  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |  0.000  | -0.063  |
|    Violating Paths:|    3    |    0    |    0    |    0    |   N/A   |    0    |    0    |    3    |
|          All Paths:|  10405  |  10058  |   43    |   35    |   N/A   |    0    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

Density: 61.274%
------------------------------------------------------------
Reported timing to dir ./rpt/06_route_opt/06_route_opt_hold
[09/09 23:26:13   3055s] Total CPU time: 51.35 sec
[09/09 23:26:13   3055s] Total Real time: 25.0 sec
[09/09 23:26:13   3055s] Total Memory Usage: 2634.585938 Mbytes
[09/09 23:26:13   3055s] Reset AAE Options
[09/09 23:26:13   3055s] 
[09/09 23:26:13   3055s] =============================================================================================
[09/09 23:26:13   3055s]  Final TAT Report for timeDesign
[09/09 23:26:13   3055s] =============================================================================================
[09/09 23:26:13   3055s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 23:26:13   3055s] ---------------------------------------------------------------------------------------------
[09/09 23:26:13   3055s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 23:26:13   3055s] [ ExtractRC              ]      1   0:00:16.2  (  64.9 % )     0:00:16.2 /  0:00:17.0    1.1
[09/09 23:26:13   3055s] [ TimingUpdate           ]      1   0:00:00.3  (   1.4 % )     0:00:07.0 /  0:00:29.7    4.2
[09/09 23:26:13   3055s] [ FullDelayCalc          ]      1   0:00:06.6  (  26.7 % )     0:00:06.6 /  0:00:28.1    4.2
[09/09 23:26:13   3055s] [ OptSummaryReport       ]      1   0:00:00.2  (   0.8 % )     0:00:08.2 /  0:00:33.8    4.1
[09/09 23:26:13   3055s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.6    3.4
[09/09 23:26:13   3055s] [ GenerateReports        ]      1   0:00:00.8  (   3.4 % )     0:00:00.8 /  0:00:03.3    3.9
[09/09 23:26:13   3055s] [ ReportAnalysisSummary  ]      2   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.6    3.4
[09/09 23:26:13   3055s] [ MISC                   ]          0:00:00.6  (   2.2 % )     0:00:00.6 /  0:00:00.6    1.0
[09/09 23:26:13   3055s] ---------------------------------------------------------------------------------------------
[09/09 23:26:13   3055s]  timeDesign TOTAL                   0:00:24.9  ( 100.0 % )     0:00:24.9 /  0:00:51.4    2.1
[09/09 23:26:13   3055s] ---------------------------------------------------------------------------------------------
[09/09 23:26:13   3055s] 
[09/09 23:26:13   3055s] <CMD> saveDesign SAVED/06_route_opt.invs
[09/09 23:26:13   3055s] The in-memory database contained RC information but was not saved. To save 
[09/09 23:26:13   3055s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[09/09 23:26:13   3055s] so it should only be saved when it is really desired.
[09/09 23:26:13   3056s] % Begin save design ... (date=09/09 23:26:13, mem=1962.8M)
[09/09 23:26:13   3056s] % Begin Save ccopt configuration ... (date=09/09 23:26:13, mem=1962.8M)
[09/09 23:26:13   3056s] % End Save ccopt configuration ... (date=09/09 23:26:13, total cpu=0:00:00.3, real=0:00:00.0, peak res=1962.8M, current mem=1957.9M)
[09/09 23:26:13   3056s] % Begin Save netlist data ... (date=09/09 23:26:13, mem=1957.9M)
[09/09 23:26:13   3056s] Writing Binary DB to SAVED/06_route_opt.invs.dat.tmp/vbin/croc_chip.v.bin in multi-threaded mode...
[09/09 23:26:14   3056s] % End Save netlist data ... (date=09/09 23:26:14, total cpu=0:00:00.3, real=0:00:01.0, peak res=1960.3M, current mem=1960.3M)
[09/09 23:26:14   3056s] Saving symbol-table file in separate thread ...
[09/09 23:26:14   3056s] Saving congestion map file in separate thread ...
[09/09 23:26:14   3056s] Saving congestion map file SAVED/06_route_opt.invs.dat.tmp/croc_chip.route.congmap.gz ...
[09/09 23:26:14   3056s] % Begin Save AAE data ... (date=09/09 23:26:14, mem=1961.0M)
[09/09 23:26:14   3056s] Saving AAE Data ...
[09/09 23:26:14   3056s] % End Save AAE data ... (date=09/09 23:26:14, total cpu=0:00:00.1, real=0:00:00.0, peak res=1961.0M, current mem=1961.0M)
[09/09 23:26:14   3057s] Saving /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/scheduling_file.cts in SAVED/06_route_opt.invs.dat/scheduling_file.cts
[09/09 23:26:14   3057s] Saving preference file SAVED/06_route_opt.invs.dat.tmp/gui.pref.tcl ...
[09/09 23:26:14   3057s] Saving mode setting ...
[09/09 23:26:14   3057s] Saving global file ...
[09/09 23:26:14   3057s] Saving Drc markers ...
[09/09 23:26:14   3057s] ... 1028 markers are saved ...
[09/09 23:26:14   3057s] ... 0 geometry drc markers are saved ...
[09/09 23:26:14   3057s] ... 16 antenna drc markers are saved ...
[09/09 23:26:14   3057s] Saving special route data file in separate thread ...
[09/09 23:26:14   3057s] Saving PG file in separate thread ...
[09/09 23:26:14   3057s] Saving placement file in separate thread ...
[09/09 23:26:14   3057s] Saving route file in separate thread ...
[09/09 23:26:14   3057s] Saving property file in separate thread ...
[09/09 23:26:14   3057s] Saving PG file SAVED/06_route_opt.invs.dat.tmp/croc_chip.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Tue Sep  9 23:26:14 2025)
[09/09 23:26:14   3057s] Saving property file SAVED/06_route_opt.invs.dat.tmp/croc_chip.prop
[09/09 23:26:14   3057s] ** Saving stdCellPlacement_binary (version# 2) ...
[09/09 23:26:14   3057s] Save Adaptive View Pruning View Names to Binary file
[09/09 23:26:14   3057s] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=2745.1M) ***
[09/09 23:26:14   3057s] *** Completed saveProperty (cpu=0:00:00.2 real=0:00:00.0 mem=2745.1M) ***
[09/09 23:26:14   3057s] *** Completed savePGFile (cpu=0:00:00.4 real=0:00:00.0 mem=2745.1M) ***
[09/09 23:26:14   3057s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[09/09 23:26:14   3057s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[09/09 23:26:14   3057s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[09/09 23:26:15   3058s] *** Completed saveRoute (cpu=0:00:00.9 real=0:00:01.0 mem=2721.1M) ***
[09/09 23:26:15   3058s] TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
[09/09 23:26:15   3058s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[09/09 23:26:15   3058s] #Saving pin access data to file SAVED/06_route_opt.invs.dat.tmp/croc_chip.apa ...
[09/09 23:26:16   3059s] #
[09/09 23:26:16   3059s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[09/09 23:26:16   3059s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[09/09 23:26:16   3059s] % Begin Save power constraints data ... (date=09/09 23:26:16, mem=1962.8M)
[09/09 23:26:16   3059s] % End Save power constraints data ... (date=09/09 23:26:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1962.8M, current mem=1962.8M)
[09/09 23:26:22   3064s] Generated self-contained design 06_route_opt.invs.dat.tmp
[09/09 23:26:22   3064s] % End save design ... (date=09/09 23:26:22, total cpu=0:00:08.5, real=0:00:09.0, peak res=1999.1M, current mem=1963.3M)
[09/09 23:26:22   3064s] *** Message Summary: 0 warning(s), 0 error(s)
[09/09 23:26:22   3064s] 
[09/09 23:26:22   3064s] <CMD> checkFPlan -reportUtil > rpt/06_route_opt/check_util.rpt
[09/09 23:26:23   3064s] Checking routing tracks.....
[09/09 23:26:23   3064s] Checking other grids.....
[09/09 23:26:23   3064s] Checking FINFET Grid is on Manufacture Grid.....
[09/09 23:26:23   3064s] Checking core/die box is on Grid.....
[09/09 23:26:23   3064s] **WARN: (IMPFP-7238):	CORE's corner: (348.0000000000 , 348.0000000000) is NOT on PlacementGrid,  Please use command getFPlanMode to check current Grid settings, use command setFPlanMode to change which grid to snap to. And use command get_snap_grid_info to get grids' offset and pitch. Command floorplan can be used to fix this issue.
[09/09 23:26:23   3064s] **WARN: (IMPFP-7238):	CORE's corner: (1492.3200000000 , 1492.0200000000) is NOT on PlacementGrid,  Please use command getFPlanMode to check current Grid settings, use command setFPlanMode to change which grid to snap to. And use command get_snap_grid_info to get grids' offset and pitch. Command floorplan can be used to fix this issue.
[09/09 23:26:23   3064s] Checking snap rule ......
[09/09 23:26:23   3064s] Checking Row is on grid......
[09/09 23:26:23   3064s] Checking AreaIO row.....
[09/09 23:26:23   3064s] Checking row out of die ...
[09/09 23:26:23   3064s] Checking routing blockage.....
[09/09 23:26:23   3064s] Checking components.....
[09/09 23:26:23   3064s] **WARN: (IMPFP-10013):	Halo should be created around block i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut and snapping rules are not checked since it's width is not multiple of default tech site's width.
[09/09 23:26:23   3064s] **WARN: (IMPFP-10013):	Halo should be created around block i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut and snapping rules are not checked since it's height is not multiple of default tech site's height.
[09/09 23:26:23   3064s] **WARN: (IMPFP-10013):	Halo should be created around block i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut and snapping rules are not checked since it's width is not multiple of default tech site's width.
[09/09 23:26:23   3064s] **WARN: (IMPFP-10013):	Halo should be created around block i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut and snapping rules are not checked since it's height is not multiple of default tech site's height.
[09/09 23:26:23   3064s] Checking IO Pads out of die...
[09/09 23:26:23   3064s] Checking constraints (guide/region/fence).....
[09/09 23:26:23   3064s] Checking groups.....
[09/09 23:26:23   3064s] 
[09/09 23:26:23   3064s] Checking Preroutes.....
[09/09 23:26:23   3064s] No. of regular pre-routes not on tracks : 0 
[09/09 23:26:23   3064s] 
[09/09 23:26:23   3064s] Reporting Utilizations.....
[09/09 23:26:23   3064s] 
[09/09 23:26:23   3064s] Core utilization  = 68.162439
[09/09 23:26:23   3064s] Effective Utilizations
[09/09 23:26:23   3064s] #spOpts: N=130 
[09/09 23:26:23   3064s] All LLGs are deleted
[09/09 23:26:23   3064s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2659.1M
[09/09 23:26:23   3064s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2659.1M
[09/09 23:26:23   3064s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2659.1M
[09/09 23:26:23   3064s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2659.1M
[09/09 23:26:23   3064s] Core basic site is CoreSite
[09/09 23:26:23   3064s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/09 23:26:23   3065s] Fast DP-INIT is on for default
[09/09 23:26:23   3065s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[09/09 23:26:23   3065s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.151, REAL:0.047, MEM:2659.1M
[09/09 23:26:23   3065s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.191, REAL:0.087, MEM:2659.1M
[09/09 23:26:23   3065s] Average module density = 0.613.
[09/09 23:26:23   3065s] Density for the design = 0.613.
[09/09 23:26:23   3065s]        = stdcell_area 359225 sites (651778 um^2) / alloc_area 586262 sites (1063714 um^2).
[09/09 23:26:23   3065s] Pin Density = 0.2095.
[09/09 23:26:23   3065s]             = total # of pins 150861 / total area 719968.
[09/09 23:26:23   3065s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2659.1M
[09/09 23:26:23   3065s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.002, REAL:0.002, MEM:2659.1M
[09/09 23:26:23   3065s] 
[09/09 23:26:23   3065s] *** Summary of all messages that are not suppressed in this session:
[09/09 23:26:23   3065s] Severity  ID               Count  Summary                                  
[09/09 23:26:23   3065s] WARNING   IMPFP-7238           2  CORE's corner: %s is NOT on %s,  Please ...
[09/09 23:26:23   3065s] WARNING   IMPFP-10013          4  Halo should be created around block %s a...
[09/09 23:26:23   3065s] *** Message Summary: 6 warning(s), 0 error(s)
[09/09 23:26:23   3065s] 
[09/09 23:26:23   3065s] <CMD> checkPlace > rpt/06_route_opt/checkPlace.rpt
[09/09 23:26:23   3065s] OPERPROF: Starting checkPlace at level 1, MEM:2659.1M
[09/09 23:26:23   3065s] #spOpts: N=130 
[09/09 23:26:23   3065s] All LLGs are deleted
[09/09 23:26:23   3065s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2659.1M
[09/09 23:26:23   3065s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2659.1M
[09/09 23:26:23   3065s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2659.1M
[09/09 23:26:23   3065s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2659.1M
[09/09 23:26:23   3065s] Core basic site is CoreSite
[09/09 23:26:23   3065s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/09 23:26:23   3065s] SiteArray: non-trimmed site array dimensions = 302 x 2384
[09/09 23:26:23   3065s] SiteArray: use 3,092,480 bytes
[09/09 23:26:23   3065s] SiteArray: current memory after site array memory allocation 2659.1M
[09/09 23:26:23   3065s] SiteArray: FP blocked sites are writable
[09/09 23:26:23   3065s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[09/09 23:26:23   3065s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2659.1M
[09/09 23:26:23   3065s] Process 60003 wires and vias for routing blockage analysis
[09/09 23:26:23   3065s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.197, REAL:0.028, MEM:2659.1M
[09/09 23:26:23   3065s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.316, REAL:0.065, MEM:2659.1M
[09/09 23:26:23   3065s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.322, REAL:0.071, MEM:2659.1M
[09/09 23:26:23   3065s] Begin checking placement ... (start mem=2659.1M, init mem=2659.1M)
[09/09 23:26:23   3065s] 
[09/09 23:26:23   3065s] Running CheckPlace using 8 threads!...
[09/09 23:26:23   3066s] 
[09/09 23:26:23   3066s] ...checkPlace MT is done!
[09/09 23:26:23   3066s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2659.1M
[09/09 23:26:23   3066s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.027, REAL:0.027, MEM:2659.1M
[09/09 23:26:23   3066s] Pre-route DRC Violation:	194
[09/09 23:26:23   3066s] *info: Placed = 52083          (Fixed = 8322)
[09/09 23:26:23   3066s] *info: Unplaced = 0           
[09/09 23:26:23   3066s] Placement Density:61.27%(651778/1063714)
[09/09 23:26:23   3066s] Placement Density (including fixed std cells):61.89%(669040/1080976)
[09/09 23:26:23   3066s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2659.1M
[09/09 23:26:24   3066s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.022, REAL:0.022, MEM:2659.1M
[09/09 23:26:24   3066s] Finished checkPlace (total: cpu=0:00:01.8, real=0:00:01.0; vio checks: cpu=0:00:01.3, real=0:00:00.0; mem=2659.1M)
[09/09 23:26:24   3066s] OPERPROF: Finished checkPlace at level 1, CPU:1.752, REAL:0.517, MEM:2659.1M
[09/09 23:26:24   3066s] <CMD> verify_drc -limit 0 > rpt/06_route_opt/verify_drc.rpt
[09/09 23:26:24   3066s] **WARN: (IMPVFG-1209):	The value of -limit setting is too large or not positive; changed into maximum integer 2147483647 automatically.
[09/09 23:26:24   3066s] #-limit 2147483646                       # int, default=2147483646, user setting
[09/09 23:26:24   3066s]  *** Starting Verify DRC (MEM: 2659.1) ***
[09/09 23:26:24   3066s] 
[09/09 23:26:24   3067s] ### import design signature (226): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1629576558
[09/09 23:26:24   3067s]   VERIFY DRC ...... Starting Verification
[09/09 23:26:24   3067s]   VERIFY DRC ...... Initializing
[09/09 23:26:24   3067s]   VERIFY DRC ...... Deleting Existing Violations
[09/09 23:26:24   3067s]   VERIFY DRC ...... Creating Sub-Areas
[09/09 23:26:24   3067s]   VERIFY DRC ...... Using new threading
[09/09 23:26:24   3067s]  VERIFY DRC ...... Sub-Area: {0.000 0.000 184.960 184.960} 1 of 100  Thread : 3
[09/09 23:26:24   3067s]  VERIFY DRC ...... Sub-Area: {1479.680 0.000 1664.640 184.960} 9 of 100  Thread : 5
[09/09 23:26:24   3067s]  VERIFY DRC ...... Sub-Area: {0.000 369.920 184.960 554.880} 21 of 100  Thread : 1
[09/09 23:26:24   3067s]  VERIFY DRC ...... Sub-Area: {924.800 0.000 1109.760 184.960} 6 of 100  Thread : 4
[09/09 23:26:24   3067s]  VERIFY DRC ...... Sub-Area: {184.960 0.000 369.920 184.960} 2 of 100  Thread : 7
[09/09 23:26:24   3067s]  VERIFY DRC ...... Sub-Area: {1664.640 0.000 1840.320 184.960} 10 of 100  Thread : 4
[09/09 23:26:24   3067s]  VERIFY DRC ...... Sub-Area: {554.880 0.000 739.840 184.960} 4 of 100  Thread : 1
[09/09 23:26:24   3067s]  VERIFY DRC ...... Sub-Area: {0.000 554.880 184.960 739.840} 31 of 100  Thread : 7
[09/09 23:26:24   3067s]  VERIFY DRC ...... Sub-Area: {0.000 184.960 184.960 369.920} 11 of 100  Thread : 4
[09/09 23:26:24   3067s]  VERIFY DRC ...... Sub-Area: {0.000 739.840 184.960 924.800} 41 of 100  Thread : 7
[09/09 23:26:24   3067s]  VERIFY DRC ...... Sub-Area: {1479.680 369.920 1664.640 554.880} 29 of 100  Thread : 2
[09/09 23:26:24   3067s]  VERIFY DRC ...... Sub-Area: {1479.680 184.960 1664.640 369.920} 19 of 100  Thread : 2
[09/09 23:26:24   3067s]  VERIFY DRC ...... Sub-Area: {1664.640 184.960 1840.320 369.920} 20 of 100  Thread : 2
[09/09 23:26:24   3067s]  VERIFY DRC ...... Sub-Area: {1664.640 369.920 1840.320 554.880} 30 of 100  Thread : 2
[09/09 23:26:24   3067s]  VERIFY DRC ...... Sub-Area: {0.000 924.800 184.960 1109.760} 51 of 100  Thread : 2
[09/09 23:26:24   3067s]  VERIFY DRC ...... Sub-Area: {0.000 1109.760 184.960 1294.720} 61 of 100  Thread : 2
[09/09 23:26:24   3067s]  VERIFY DRC ...... Sub-Area: {1479.680 739.840 1664.640 924.800} 49 of 100  Thread : 7
[09/09 23:26:24   3067s]  VERIFY DRC ...... Sub-Area: {1479.680 554.880 1664.640 739.840} 39 of 100  Thread : 7
[09/09 23:26:24   3067s]  VERIFY DRC ...... Sub-Area: {1664.640 554.880 1840.320 739.840} 40 of 100  Thread : 7
[09/09 23:26:24   3067s]  VERIFY DRC ...... Sub-Area: {1664.640 739.840 1840.320 924.800} 50 of 100  Thread : 7
[09/09 23:26:24   3067s]  VERIFY DRC ...... Sub-Area: {184.960 1109.760 369.920 1294.720} 62 of 100  Thread : 2
[09/09 23:26:24   3067s]  VERIFY DRC ...... Sub-Area: {1479.680 924.800 1664.640 1109.760} 59 of 100  Thread : 7
[09/09 23:26:24   3067s]  VERIFY DRC ...... Sub-Area: {1664.640 924.800 1840.320 1109.760} 60 of 100  Thread : 7
[09/09 23:26:24   3068s]  VERIFY DRC ...... Sub-Area: {739.840 369.920 924.800 554.880} 25 of 100  Thread : 0
[09/09 23:26:24   3068s]  VERIFY DRC ...... Sub-Area: {1109.760 369.920 1294.720 554.880} 27 of 100  Thread : 3
[09/09 23:26:24   3068s]  VERIFY DRC ...... Sub-Area: {739.840 184.960 924.800 369.920} 15 of 100  Thread : 0
[09/09 23:26:24   3068s]  VERIFY DRC ...... Sub-Area: {1109.760 184.960 1294.720 369.920} 17 of 100  Thread : 3
[09/09 23:26:24   3069s]  VERIFY DRC ...... Sub-Area: {924.800 184.960 1109.760 369.920} 16 of 100  Thread : 3
[09/09 23:26:24   3069s]  VERIFY DRC ...... Sub-Area: {1294.720 184.960 1479.680 369.920} 18 of 100  Thread : 3
[09/09 23:26:24   3070s]  VERIFY DRC ...... Sub-Area: {369.920 739.840 554.880 924.800} 43 of 100  Thread : 5
[09/09 23:26:24   3070s]  VERIFY DRC ...... Sub-Area: {1294.720 369.920 1479.680 554.880} 28 of 100  Thread : 5
[09/09 23:26:24   3070s]  VERIFY DRC ...... Sub-Area: {924.800 369.920 1109.760 554.880} 26 of 100  Thread : 3
[09/09 23:26:24   3071s]  VERIFY DRC ...... Sub-Area: {1109.760 1109.760 1294.720 1294.720} 67 of 100  Thread : 0
[09/09 23:26:24   3071s]  VERIFY DRC ...... Sub-Area: {0.000 1294.720 184.960 1479.680} 71 of 100  Thread : 0
[09/09 23:26:24   3071s]  VERIFY DRC ...... Sub-Area: {184.960 739.840 369.920 924.800} 42 of 100  Thread : 5
[09/09 23:26:24   3071s]  VERIFY DRC ...... Sub-Area: {0.000 1479.680 184.960 1664.640} 81 of 100  Thread : 5
[09/09 23:26:24   3071s]  VERIFY DRC ...... Sub-Area: {1479.680 1109.760 1664.640 1294.720} 69 of 100  Thread : 3
[09/09 23:26:24   3071s]  VERIFY DRC ...... Sub-Area: {1664.640 1109.760 1840.320 1294.720} 70 of 100  Thread : 3
[09/09 23:26:24   3071s]  VERIFY DRC ...... Sub-Area: {184.960 1479.680 369.920 1664.640} 82 of 100  Thread : 5
[09/09 23:26:24   3071s]  VERIFY DRC ...... Sub-Area: {1479.680 1294.720 1664.640 1479.680} 79 of 100  Thread : 3
[09/09 23:26:24   3071s]  VERIFY DRC ...... Sub-Area: {1664.640 1294.720 1840.320 1479.680} 80 of 100  Thread : 3
[09/09 23:26:24   3071s]  VERIFY DRC ...... Sub-Area: {369.920 1479.680 554.880 1664.640} 83 of 100  Thread : 5
[09/09 23:26:24   3071s]  VERIFY DRC ...... Sub-Area: {1479.680 1479.680 1664.640 1664.640} 89 of 100  Thread : 5
[09/09 23:26:24   3071s]  VERIFY DRC ...... Sub-Area: {1664.640 1479.680 1840.320 1664.640} 90 of 100  Thread : 5
[09/09 23:26:24   3071s]  VERIFY DRC ...... Sub-Area: {0.000 1664.640 184.960 1840.020} 91 of 100  Thread : 5
[09/09 23:26:24   3071s]  VERIFY DRC ...... Sub-Area: {184.960 1664.640 369.920 1840.020} 92 of 100  Thread : 5
[09/09 23:26:24   3071s]  VERIFY DRC ...... Sub-Area: {369.920 1664.640 554.880 1840.020} 93 of 100  Thread : 5
[09/09 23:26:24   3071s]  VERIFY DRC ...... Sub-Area: {1109.760 1664.640 1294.720 1840.020} 97 of 100  Thread : 5
[09/09 23:26:24   3071s]  VERIFY DRC ...... Sub-Area: {1294.720 1664.640 1479.680 1840.020} 98 of 100  Thread : 5
[09/09 23:26:24   3071s]  VERIFY DRC ...... Sub-Area: {1479.680 1664.640 1664.640 1840.020} 99 of 100  Thread : 5
[09/09 23:26:24   3071s]  VERIFY DRC ...... Sub-Area: {1664.640 1664.640 1840.320 1840.020} 100 of 100  Thread : 5
[09/09 23:26:24   3071s]  VERIFY DRC ...... Sub-Area: {739.840 1479.680 924.800 1664.640} 85 of 100  Thread : 3
[09/09 23:26:24   3071s]  VERIFY DRC ...... Sub-Area: {924.800 1664.640 1109.760 1840.020} 96 of 100  Thread : 5
[09/09 23:26:24   3071s]  VERIFY DRC ...... Sub-Area: {739.840 1109.760 924.800 1294.720} 65 of 100  Thread : 7
[09/09 23:26:24   3071s]  VERIFY DRC ...... Sub-Area: {739.840 739.840 924.800 924.800} 45 of 100  Thread : 1
[09/09 23:26:24   3071s]  VERIFY DRC ...... Sub-Area: {554.880 1479.680 739.840 1664.640} 84 of 100  Thread : 3
[09/09 23:26:24   3071s]  VERIFY DRC ...... Sub-Area: {554.880 1664.640 739.840 1840.020} 94 of 100  Thread : 5
[09/09 23:26:24   3071s]  VERIFY DRC ...... Sub-Area: {739.840 1664.640 924.800 1840.020} 95 of 100  Thread : 5
[09/09 23:26:24   3071s]  VERIFY DRC ...... Sub-Area: {369.920 369.920 554.880 554.880} 23 of 100  Thread : 6
[09/09 23:26:24   3071s]  VERIFY DRC ...... Sub-Area: {184.960 184.960 369.920 369.920} 12 of 100  Thread : 6
[09/09 23:26:24   3071s]  VERIFY DRC ...... Sub-Area: {1109.760 739.840 1294.720 924.800} 47 of 100  Thread : 4
[09/09 23:26:24   3072s]  VERIFY DRC ...... Sub-Area: {369.920 1109.760 554.880 1294.720} 63 of 100  Thread : 2
[09/09 23:26:24   3072s]  VERIFY DRC ...... Sub-Area: {184.960 369.920 369.920 554.880} 22 of 100  Thread : 6
[09/09 23:26:24   3072s]  VERIFY DRC ...... Sub-Area: {554.880 184.960 739.840 369.920} 14 of 100  Thread : 5
[09/09 23:26:24   3072s]  VERIFY DRC ...... Sub-Area: {184.960 554.880 369.920 739.840} 32 of 100  Thread : 6
[09/09 23:26:24   3072s]  VERIFY DRC ...... Sub-Area: {184.960 924.800 369.920 1109.760} 52 of 100  Thread : 2
[09/09 23:26:24   3072s]  VERIFY DRC ...... Sub-Area: {739.840 554.880 924.800 739.840} 35 of 100  Thread : 1
[09/09 23:26:24   3072s]  VERIFY DRC ...... Sub-Area: {369.920 184.960 554.880 369.920} 13 of 100  Thread : 5
[09/09 23:26:24   3073s]  VERIFY DRC ...... Sub-Area: {184.960 1294.720 369.920 1479.680} 72 of 100  Thread : 5
[09/09 23:26:24   3073s]  VERIFY DRC ...... Sub-Area: {1109.760 554.880 1294.720 739.840} 37 of 100  Thread : 4
[09/09 23:26:25   3074s]  VERIFY DRC ...... Sub-Area: {369.920 554.880 554.880 739.840} 33 of 100  Thread : 6
[09/09 23:26:25   3074s]  VERIFY DRC ...... Sub-Area: {924.800 554.880 1109.760 739.840} 36 of 100  Thread : 4
[09/09 23:26:25   3074s]  VERIFY DRC ...... Sub-Area: {1109.760 1294.720 1294.720 1479.680} 77 of 100  Thread : 0
[09/09 23:26:25   3074s]  VERIFY DRC ...... Sub-Area: {1109.760 924.800 1294.720 1109.760} 57 of 100  Thread : 1
[09/09 23:26:25   3075s]  VERIFY DRC ...... Sub-Area: {554.880 369.920 739.840 554.880} 24 of 100  Thread : 6
[09/09 23:26:25   3075s]  VERIFY DRC ...... Sub-Area: {1294.720 554.880 1479.680 739.840} 38 of 100  Thread : 4
[09/09 23:26:25   3075s]  VERIFY DRC ...... Sub-Area: {739.840 924.800 924.800 1109.760} 55 of 100  Thread : 7
[09/09 23:26:25   3075s]  VERIFY DRC ...... Sub-Area: {554.880 554.880 739.840 739.840} 34 of 100  Thread : 6
[09/09 23:26:25   3076s]  VERIFY DRC ...... Sub-Area: {739.840 1294.720 924.800 1479.680} 75 of 100  Thread : 3
[09/09 23:26:25   3076s]  VERIFY DRC ...... Sub-Area: {924.800 1479.680 1109.760 1664.640} 86 of 100  Thread : 6
[09/09 23:26:25   3076s]  VERIFY DRC ...... Sub-Area: {369.920 924.800 554.880 1109.760} 53 of 100  Thread : 2
[09/09 23:26:25   3076s]  VERIFY DRC ...... Sub-Area: {369.920 1294.720 554.880 1479.680} 73 of 100  Thread : 5
[09/09 23:26:25   3078s]  VERIFY DRC ...... Sub-Area: {1294.720 924.800 1479.680 1109.760} 58 of 100  Thread : 1
[09/09 23:26:25   3078s]  VERIFY DRC ...... Sub-Area: {924.800 1109.760 1109.760 1294.720} 66 of 100  Thread : 3
[09/09 23:26:25   3078s]  VERIFY DRC ...... Sub-Area: {1294.720 1294.720 1479.680 1479.680} 78 of 100  Thread : 0
[09/09 23:26:25   3078s]  VERIFY DRC ...... Sub-Area: {1294.720 1479.680 1479.680 1664.640} 88 of 100  Thread : 4
[09/09 23:26:25   3078s]  VERIFY DRC ...... Sub-Area: {924.800 739.840 1109.760 924.800} 46 of 100  Thread : 7
[09/09 23:26:26   3080s]  VERIFY DRC ...... Sub-Area: {554.880 739.840 739.840 924.800} 44 of 100  Thread : 2
[09/09 23:26:26   3080s]  VERIFY DRC ...... Sub-Area: {554.880 1109.760 739.840 1294.720} 64 of 100  Thread : 5
[09/09 23:26:26   3081s]  VERIFY DRC ...... Sub-Area: {1294.720 739.840 1479.680 924.800} 48 of 100  Thread : 1
[09/09 23:26:26   3081s]  VERIFY DRC ...... Sub-Area: {924.800 924.800 1109.760 1109.760} 56 of 100  Thread : 7
[09/09 23:26:26   3081s]  VERIFY DRC ...... Sub-Area: {1294.720 1109.760 1479.680 1294.720} 68 of 100  Thread : 0
[09/09 23:26:26   3081s]  VERIFY DRC ...... Sub-Area: {924.800 1294.720 1109.760 1479.680} 76 of 100  Thread : 3
[09/09 23:26:26   3081s]  VERIFY DRC ...... Thread : 1 finished.
[09/09 23:26:26   3081s]  VERIFY DRC ...... Sub-Area: {1109.760 1479.680 1294.720 1664.640} 87 of 100  Thread : 3
[09/09 23:26:26   3081s]  VERIFY DRC ...... Thread : 3 finished.
[09/09 23:26:26   3082s]  VERIFY DRC ...... Sub-Area: {554.880 1294.720 739.840 1479.680} 74 of 100  Thread : 4
[09/09 23:26:26   3082s]  VERIFY DRC ...... Thread : 4 finished.
[09/09 23:26:26   3082s]  VERIFY DRC ...... Sub-Area: {554.880 924.800 739.840 1109.760} 54 of 100  Thread : 5
[09/09 23:26:26   3082s]  VERIFY DRC ...... Thread : 5 finished.
[09/09 23:26:26   3082s] 
[09/09 23:26:26   3082s]   Verification Complete : 4046 Viols.
[09/09 23:26:26   3082s] 
[09/09 23:26:26   3082s]  Violation Summary By Layer and Type:
[09/09 23:26:26   3082s] 
[09/09 23:26:26   3082s] 	         MetSpc   Totals
[09/09 23:26:26   3082s] 	Metal1     4046     4046
[09/09 23:26:26   3082s] 	Totals     4046     4046
[09/09 23:26:26   3082s] 
[09/09 23:26:26   3082s]  *** End Verify DRC (CPU: 0:00:15.3  ELAPSED TIME: 2.00  MEM: 133.0M) ***
[09/09 23:26:26   3082s] 
[09/09 23:26:26   3082s] <CMD> setFillerMode -core {sg13g2_fill_1 sg13g2_fill_2 sg13g2_fill_4 sg13g2_fill_8} -corePrefix FILLER
[09/09 23:26:26   3082s] <CMD> addFiller -doDrc false
[09/09 23:26:26   3082s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:2840.1M
[09/09 23:26:26   3082s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2840.1M
[09/09 23:26:26   3082s] #spOpts: N=130 
[09/09 23:26:26   3082s] All LLGs are deleted
[09/09 23:26:26   3082s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2840.1M
[09/09 23:26:26   3082s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2840.1M
[09/09 23:26:26   3082s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2840.1M
[09/09 23:26:26   3082s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:2840.1M
[09/09 23:26:26   3082s] Core basic site is CoreSite
[09/09 23:26:26   3082s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/09 23:26:26   3082s] SiteArray: non-trimmed site array dimensions = 302 x 2384
[09/09 23:26:26   3082s] SiteArray: use 3,092,480 bytes
[09/09 23:26:26   3082s] SiteArray: current memory after site array memory allocation 2840.1M
[09/09 23:26:26   3082s] SiteArray: FP blocked sites are writable
[09/09 23:26:26   3082s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[09/09 23:26:26   3082s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:2840.1M
[09/09 23:26:26   3082s] Process 60003 wires and vias for routing blockage analysis
[09/09 23:26:26   3082s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.196, REAL:0.029, MEM:2840.1M
[09/09 23:26:26   3082s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.331, REAL:0.077, MEM:2840.1M
[09/09 23:26:26   3082s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.356, REAL:0.103, MEM:2840.1M
[09/09 23:26:26   3082s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=2840.1MB).
[09/09 23:26:26   3082s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.431, REAL:0.178, MEM:2840.1M
[09/09 23:26:27   3082s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:2840.1M
[09/09 23:26:27   3082s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:2840.1M
[09/09 23:26:27   3082s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:2840.1M
[09/09 23:26:27   3082s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2840.1M
[09/09 23:26:27   3082s] AddFiller init all instances time CPU:0.010, REAL:0.010
[09/09 23:26:29   3085s] AddFiller main function time CPU:2.328, REAL:2.036
[09/09 23:26:29   3085s] Filler instance commit time CPU:1.098, REAL:1.117
[09/09 23:26:29   3085s] *INFO: Adding fillers to top-module.
[09/09 23:26:29   3085s] *INFO:   Added 17608 filler insts (cell sg13g2_fill_8 / prefix FILLER).
[09/09 23:26:29   3085s] *INFO:   Added 11670 filler insts (cell sg13g2_fill_4 / prefix FILLER).
[09/09 23:26:29   3085s] *INFO:   Added 12930 filler insts (cell sg13g2_fill_2 / prefix FILLER).
[09/09 23:26:29   3085s] *INFO:   Added 13633 filler insts (cell sg13g2_fill_1 / prefix FILLER).
[09/09 23:26:29   3085s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:2.373, REAL:2.053, MEM:2840.1M
[09/09 23:26:29   3085s] *INFO: Total 55841 filler insts added - prefix FILLER (CPU: 0:00:02.9).
[09/09 23:26:29   3085s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:2.374, REAL:2.053, MEM:2840.1M
[09/09 23:26:29   3085s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:2840.1M
[09/09 23:26:29   3085s] For 55841 new insts, *** Applied 6 GNC rules (cpu = 0:00:00.1)
[09/09 23:26:29   3085s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.064, REAL:0.064, MEM:2840.1M
[09/09 23:26:29   3085s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:2.439, REAL:2.119, MEM:2840.1M
[09/09 23:26:29   3085s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:2.439, REAL:2.119, MEM:2840.1M
[09/09 23:26:29   3085s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2840.1M
[09/09 23:26:29   3085s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.044, REAL:0.045, MEM:2840.1M
[09/09 23:26:29   3085s] All LLGs are deleted
[09/09 23:26:29   3085s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2840.1M
[09/09 23:26:29   3085s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2840.1M
[09/09 23:26:29   3085s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:3.285, REAL:2.517, MEM:2840.1M
[09/09 23:26:29   3085s] <CMD> checkFiller
[09/09 23:26:29   3085s] OPERPROF: Starting DPlace-Init at level 1, MEM:2840.1M
[09/09 23:26:29   3085s] #spOpts: N=130 mergeVia=F 
[09/09 23:26:29   3085s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2840.1M
[09/09 23:26:29   3085s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2840.1M
[09/09 23:26:29   3085s] Core basic site is CoreSite
[09/09 23:26:29   3085s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/09 23:26:29   3085s] Fast DP-INIT is on for default
[09/09 23:26:29   3085s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[09/09 23:26:29   3085s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.174, REAL:0.063, MEM:2840.1M
[09/09 23:26:29   3086s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.230, REAL:0.120, MEM:2840.1M
[09/09 23:26:29   3086s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2840.1MB).
[09/09 23:26:29   3086s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.328, REAL:0.219, MEM:2840.1M
[09/09 23:26:29   3086s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2840.1M
[09/09 23:26:29   3086s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.047, REAL:0.047, MEM:2840.1M
[09/09 23:26:29   3086s] All LLGs are deleted
[09/09 23:26:29   3086s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2840.1M
[09/09 23:26:29   3086s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2840.1M
[09/09 23:26:29   3086s] *INFO: Total number of gaps found: 0
[09/09 23:26:29   3086s] <CMD> saveDesign SAVED/06_route_opt_filler.invs
[09/09 23:26:29   3086s] The in-memory database contained RC information but was not saved. To save 
[09/09 23:26:29   3086s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[09/09 23:26:29   3086s] so it should only be saved when it is really desired.
[09/09 23:26:29   3086s] % Begin save design ... (date=09/09 23:26:29, mem=2011.1M)
[09/09 23:26:30   3086s] % Begin Save ccopt configuration ... (date=09/09 23:26:30, mem=2011.1M)
[09/09 23:26:30   3087s] % End Save ccopt configuration ... (date=09/09 23:26:30, total cpu=0:00:00.2, real=0:00:00.0, peak res=2011.1M, current mem=2011.1M)
[09/09 23:26:30   3087s] % Begin Save netlist data ... (date=09/09 23:26:30, mem=2011.1M)
[09/09 23:26:30   3087s] Writing Binary DB to SAVED/06_route_opt_filler.invs.dat.tmp/vbin/croc_chip.v.bin in multi-threaded mode...
[09/09 23:26:30   3087s] % End Save netlist data ... (date=09/09 23:26:30, total cpu=0:00:00.2, real=0:00:00.0, peak res=2011.1M, current mem=2010.2M)
[09/09 23:26:30   3087s] Saving symbol-table file in separate thread ...
[09/09 23:26:30   3087s] Saving congestion map file in separate thread ...
[09/09 23:26:30   3087s] Saving congestion map file SAVED/06_route_opt_filler.invs.dat.tmp/croc_chip.route.congmap.gz ...
[09/09 23:26:30   3087s] % Begin Save AAE data ... (date=09/09 23:26:30, mem=2011.0M)
[09/09 23:26:30   3087s] Saving AAE Data ...
[09/09 23:26:30   3087s] % End Save AAE data ... (date=09/09 23:26:30, total cpu=0:00:00.1, real=0:00:00.0, peak res=2011.0M, current mem=2011.0M)
[09/09 23:26:30   3087s] Saving /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/scheduling_file.cts in SAVED/06_route_opt_filler.invs.dat/scheduling_file.cts
[09/09 23:26:30   3087s] Saving preference file SAVED/06_route_opt_filler.invs.dat.tmp/gui.pref.tcl ...
[09/09 23:26:30   3087s] Saving mode setting ...
[09/09 23:26:30   3087s] Saving global file ...
[09/09 23:26:30   3087s] Saving Drc markers ...
[09/09 23:26:31   3087s] ... 5270 markers are saved ...
[09/09 23:26:31   3087s] ... 4046 geometry drc markers are saved ...
[09/09 23:26:31   3087s] ... 16 antenna drc markers are saved ...
[09/09 23:26:31   3087s] Saving special route data file in separate thread ...
[09/09 23:26:31   3087s] Saving PG file in separate thread ...
[09/09 23:26:31   3087s] Saving placement file in separate thread ...
[09/09 23:26:31   3087s] Saving route file in separate thread ...
[09/09 23:26:31   3087s] Saving property file in separate thread ...
[09/09 23:26:31   3087s] Saving PG file SAVED/06_route_opt_filler.invs.dat.tmp/croc_chip.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Tue Sep  9 23:26:31 2025)
[09/09 23:26:31   3087s] Saving property file SAVED/06_route_opt_filler.invs.dat.tmp/croc_chip.prop
[09/09 23:26:31   3087s] ** Saving stdCellPlacement_binary (version# 2) ...
[09/09 23:26:31   3087s] Save Adaptive View Pruning View Names to Binary file
[09/09 23:26:31   3088s] *** Completed savePlace (cpu=0:00:00.3 real=0:00:00.0 mem=2889.6M) ***
[09/09 23:26:31   3088s] *** Completed saveProperty (cpu=0:00:00.3 real=0:00:00.0 mem=2889.6M) ***
[09/09 23:26:31   3088s] *** Completed savePGFile (cpu=0:00:00.4 real=0:00:00.0 mem=2889.6M) ***
[09/09 23:26:31   3088s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[09/09 23:26:31   3088s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[09/09 23:26:31   3088s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[09/09 23:26:31   3088s] *** Completed saveRoute (cpu=0:00:01.1 real=0:00:00.0 mem=2865.6M) ***
[09/09 23:26:31   3088s] TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
[09/09 23:26:31   3088s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[09/09 23:26:32   3089s] #Saving pin access data to file SAVED/06_route_opt_filler.invs.dat.tmp/croc_chip.apa ...
[09/09 23:26:33   3090s] #
[09/09 23:26:33   3090s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[09/09 23:26:33   3090s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[09/09 23:26:33   3090s] % Begin Save power constraints data ... (date=09/09 23:26:33, mem=2012.9M)
[09/09 23:26:33   3090s] % End Save power constraints data ... (date=09/09 23:26:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=2012.9M, current mem=2012.9M)
[09/09 23:26:39   3094s] Generated self-contained design 06_route_opt_filler.invs.dat.tmp
[09/09 23:26:39   3094s] % End save design ... (date=09/09 23:26:39, total cpu=0:00:08.4, real=0:00:10.0, peak res=2014.1M, current mem=2014.1M)
[09/09 23:26:39   3094s] *** Message Summary: 0 warning(s), 0 error(s)
[09/09 23:26:39   3094s] 
[09/09 23:26:39   3094s] <CMD> defOut -unit 1000 -usedVia -routing output/06_route_opt/croc_chip.def.gz
[09/09 23:26:39   3094s] Writing DEF file 'output/06_route_opt/croc_chip.def.gz', current time is Tue Sep  9 23:26:39 2025 ...
[09/09 23:26:39   3094s] unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
[09/09 23:26:39   3094s] ** NOTE: Created directory path 'output/06_route_opt' for file 'output/06_route_opt/croc_chip.def.gz'.
[09/09 23:26:41   3096s] DEF file 'output/06_route_opt/croc_chip.def.gz' is written, current time is Tue Sep  9 23:26:41 2025 ...
[09/09 23:26:41   3096s] <CMD> saveNetlist output/06_route_opt/croc_chip.v
[09/09 23:26:41   3096s] Writing Netlist "output/06_route_opt/croc_chip.v" ...
[09/09 23:26:41   3097s] <CMD> write_lef_abstract -extractBlockObs -cutObsMinSpacing -specifyTopLayer TopMetal2 -5.8 -extractBlockPGPinLayers {TopMetal1 TopMetal2} output/06_route_opt/croc_chip.lef
[09/09 23:26:41   3097s] invalid command name "76,1"
[09/09 23:31:55   3130s] <CMD> win
[09/09 23:31:56   3130s] <CMD> zoomBox 392.28500 334.98200 1460.64300 1391.53500
[09/09 23:31:57   3130s] <CMD> zoomBox 848.68000 684.22500 1059.01400 892.23500
[09/09 23:31:57   3131s] <CMD> zoomBox 949.61200 739.44800 998.33200 787.63000
[09/09 23:31:58   3131s] <CMD> zoomBox 958.67500 744.75200 993.87500 779.56300
[09/09 23:31:58   3131s] <CMD> zoomBox 967.74700 750.15900 989.36500 771.53800
[09/09 23:31:58   3131s] <CMD> zoomBox 972.93900 753.89100 986.21600 767.02100
[09/09 23:31:58   3131s] <CMD> zoomBox 974.17900 754.78600 985.46400 765.94600
[09/09 23:32:01   3131s] <CMD> setLayerPreference node_layer -isVisible 0
[09/09 23:32:03   3131s] <CMD> setLayerPreference violation -isVisible 0
[09/09 23:32:03   3131s] <CMD> zoomBox 968.17300 749.53500 989.79200 770.91500
[09/09 23:32:03   3132s] <CMD> zoomBox 965.98100 747.61700 991.41500 772.77000
[09/09 23:32:04   3132s] <CMD> zoomBox 947.65900 731.58400 1004.98000 788.27200
[09/09 23:32:04   3132s] <CMD> zoomBox 906.36500 695.45100 1035.55300 823.21200
[09/09 23:32:04   3132s] <CMD> zoomBox 838.39100 635.97500 1085.87800 880.72700
[09/09 23:32:04   3132s] <CMD> fit
[09/09 23:32:05   3132s] <CMD> zoomBox 185.03800 178.89500 1663.73300 1641.25100
[09/09 23:32:06   3132s] <CMD> zoomBox 392.85200 374.61800 1461.20900 1431.17000
[09/09 23:32:06   3132s] <CMD> zoomBox 679.61500 662.47400 1153.65100 1131.27200
[09/09 23:32:07   3132s] <CMD> zoomBox 713.92400 696.91400 1116.85400 1095.39200
[09/09 23:32:07   3132s] <CMD> zoomBox 806.85200 790.19700 1017.18500 998.20600
[09/09 23:32:07   3133s] <CMD> zoomBox 880.40100 864.31000 937.71600 920.99200
[09/09 23:32:08   3133s] <CMD> zoomBox 888.04500 872.01400 929.45600 912.96700
[09/09 23:32:08   3133s] <CMD> zoomBox 895.69500 879.75200 921.12800 904.90400
[09/09 23:32:15   3133s] <CMD> timeDesign -postRoute -slackReports
[09/09 23:32:16   3133s]  Reset EOS DB
[09/09 23:32:16   3133s] Ignoring AAE DB Resetting ...
[09/09 23:32:16   3134s] Closing parasitic data file '/tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d': 44635 access done (mem: 2805.633M)
[09/09 23:32:16   3134s] Extraction called for design 'croc_chip' of instances=107988 and nets=50821 using extraction engine 'postRoute' at effort level 'low' .
[09/09 23:32:16   3134s] PostRoute (effortLevel low) RC Extraction called for design croc_chip.
[09/09 23:32:16   3134s] RC Extraction called in multi-corner(1) mode.
[09/09 23:32:16   3134s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/09 23:32:16   3134s] Type 'man IMPEXT-6197' for more detail.
[09/09 23:32:16   3134s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[09/09 23:32:16   3134s] * Layer Id             : 1 - M1
[09/09 23:32:16   3134s]       Thickness        : 0.4
[09/09 23:32:16   3134s]       Min Width        : 0.16
[09/09 23:32:16   3134s]       Layer Dielectric : 4.1
[09/09 23:32:16   3134s] * Layer Id             : 2 - M2
[09/09 23:32:16   3134s]       Thickness        : 0.45
[09/09 23:32:16   3134s]       Min Width        : 0.2
[09/09 23:32:16   3134s]       Layer Dielectric : 4.1
[09/09 23:32:16   3134s] * Layer Id             : 3 - M3
[09/09 23:32:16   3134s]       Thickness        : 0.45
[09/09 23:32:16   3134s]       Min Width        : 0.2
[09/09 23:32:16   3134s]       Layer Dielectric : 4.1
[09/09 23:32:16   3134s] * Layer Id             : 4 - M4
[09/09 23:32:16   3134s]       Thickness        : 0.45
[09/09 23:32:16   3134s]       Min Width        : 0.2
[09/09 23:32:16   3134s]       Layer Dielectric : 4.1
[09/09 23:32:16   3134s] * Layer Id             : 5 - M5
[09/09 23:32:16   3134s]       Thickness        : 0.45
[09/09 23:32:16   3134s]       Min Width        : 0.2
[09/09 23:32:16   3134s]       Layer Dielectric : 4.1
[09/09 23:32:16   3134s] * Layer Id             : 6 - M6
[09/09 23:32:16   3134s]       Thickness        : 2
[09/09 23:32:16   3134s]       Min Width        : 1.64
[09/09 23:32:16   3134s]       Layer Dielectric : 4.1
[09/09 23:32:16   3134s] * Layer Id             : 7 - M7
[09/09 23:32:16   3134s]       Thickness        : 3
[09/09 23:32:16   3134s]       Min Width        : 2
[09/09 23:32:16   3134s]       Layer Dielectric : 4.1
[09/09 23:32:16   3134s] extractDetailRC Option : -outfile /tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d -maxResLength 200  -basic
[09/09 23:32:16   3134s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[09/09 23:32:16   3134s]       RC Corner Indexes            0   
[09/09 23:32:16   3134s] Capacitance Scaling Factor   : 1.00000 
[09/09 23:32:16   3134s] Coupling Cap. Scaling Factor : 1.00000 
[09/09 23:32:16   3134s] Resistance Scaling Factor    : 1.00000 
[09/09 23:32:16   3134s] Clock Cap. Scaling Factor    : 1.00000 
[09/09 23:32:16   3134s] Clock Res. Scaling Factor    : 1.00000 
[09/09 23:32:16   3134s] Shrink Factor                : 1.00000
[09/09 23:32:17   3135s] LayerId::1 widthSet size::1
[09/09 23:32:17   3135s] LayerId::2 widthSet size::3
[09/09 23:32:17   3135s] LayerId::3 widthSet size::3
[09/09 23:32:17   3135s] LayerId::4 widthSet size::3
[09/09 23:32:17   3135s] LayerId::5 widthSet size::3
[09/09 23:32:17   3135s] LayerId::6 widthSet size::1
[09/09 23:32:17   3135s] LayerId::7 widthSet size::1
[09/09 23:32:17   3135s] Initializing multi-corner resistance tables ...
[09/09 23:32:17   3135s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.291215 ; uaWl: 0.999892 ; uaWlH: 0.463703 ; aWlH: 0.000001 ; Pmax: 0.895100 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/09 23:32:18   3136s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2805.6M)
[09/09 23:32:18   3136s] Creating parasitic data file '/tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d' for storing RC.
[09/09 23:32:19   3137s] Extracted 10.0003% (CPU Time= 0:00:02.2  MEM= 2845.6M)
[09/09 23:32:19   3137s] Extracted 20.0003% (CPU Time= 0:00:02.8  MEM= 2845.6M)
[09/09 23:32:21   3139s] Extracted 30.0003% (CPU Time= 0:00:04.6  MEM= 2849.6M)
[09/09 23:32:21   3140s] Extracted 40.0003% (CPU Time= 0:00:04.9  MEM= 2849.6M)
[09/09 23:32:22   3140s] Extracted 50.0003% (CPU Time= 0:00:05.5  MEM= 2849.6M)
[09/09 23:32:24   3142s] Extracted 60.0003% (CPU Time= 0:00:07.4  MEM= 2849.6M)
[09/09 23:32:24   3142s] Extracted 70.0002% (CPU Time= 0:00:07.8  MEM= 2849.6M)
[09/09 23:32:25   3143s] Extracted 80.0002% (CPU Time= 0:00:08.3  MEM= 2849.6M)
[09/09 23:32:25   3144s] Extracted 90.0002% (CPU Time= 0:00:09.1  MEM= 2849.6M)
[09/09 23:32:28   3146s] Extracted 100% (CPU Time= 0:00:11.2  MEM= 2849.6M)
[09/09 23:32:28   3146s] Number of Extracted Resistors     : 864096
[09/09 23:32:28   3146s] Number of Extracted Ground Cap.   : 883102
[09/09 23:32:28   3146s] Number of Extracted Coupling Cap. : 1819220
[09/09 23:32:28   3146s] Opening parasitic data file '/tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d' for reading (mem: 2833.633M)
[09/09 23:32:28   3146s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
[09/09 23:32:28   3146s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2833.6M)
[09/09 23:32:28   3146s] Creating parasitic data file '/tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb_Filter.rcdb.d' for storing RC.
[09/09 23:32:29   3147s] Closing parasitic data file '/tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d': 44635 access done (mem: 2833.633M)
[09/09 23:32:29   3147s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2833.633M)
[09/09 23:32:29   3147s] Opening parasitic data file '/tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d' for reading (mem: 2833.633M)
[09/09 23:32:29   3147s] processing rcdb (/tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d) for hinst (top) of cell (croc_chip);
[09/09 23:32:29   3148s] Closing parasitic data file '/tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d': 0 access done (mem: 2833.633M)
[09/09 23:32:29   3148s] Lumped Parasitic Loading Completed (total cpu=0:00:00.9, real=0:00:00.0, current mem=2833.633M)
[09/09 23:32:29   3148s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:14.4  Real Time: 0:00:13.0  MEM: 2833.633M)
[09/09 23:32:29   3148s] Starting delay calculation for Setup views
[09/09 23:32:29   3148s] Starting SI iteration 1 using Infinite Timing Windows
[09/09 23:32:29   3148s] #################################################################################
[09/09 23:32:29   3148s] # Design Stage: PostRoute
[09/09 23:32:29   3148s] # Design Name: croc_chip
[09/09 23:32:29   3148s] # Design Mode: 130nm
[09/09 23:32:29   3148s] # Analysis Mode: MMMC OCV 
[09/09 23:32:29   3148s] # Parasitics Mode: SPEF/RCDB
[09/09 23:32:29   3148s] # Signoff Settings: SI On 
[09/09 23:32:29   3148s] #################################################################################
[09/09 23:32:30   3150s] Topological Sorting (REAL = 0:00:00.0, MEM = 2892.1M, InitMEM = 2885.3M)
[09/09 23:32:30   3151s] Setting infinite Tws ...
[09/09 23:32:30   3151s] First Iteration Infinite Tw... 
[09/09 23:32:30   3151s] Calculate early delays in OCV mode...
[09/09 23:32:30   3151s] Calculate late delays in OCV mode...
[09/09 23:32:30   3151s] Start delay calculation (fullDC) (8 T). (MEM=2892.07)
[09/09 23:32:30   3151s] *** Calculating scaling factor for sky130_wc libraries using the default operating condition of each library.
[09/09 23:32:30   3151s] LayerId::1 widthSet size::1
[09/09 23:32:30   3151s] LayerId::2 widthSet size::3
[09/09 23:32:30   3151s] LayerId::3 widthSet size::3
[09/09 23:32:30   3151s] LayerId::4 widthSet size::3
[09/09 23:32:30   3151s] LayerId::5 widthSet size::3
[09/09 23:32:30   3151s] LayerId::6 widthSet size::1
[09/09 23:32:30   3151s] LayerId::7 widthSet size::1
[09/09 23:32:30   3151s] Initializing multi-corner resistance tables ...
[09/09 23:32:30   3151s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.291215 ; uaWl: 0.999892 ; uaWlH: 0.463703 ; aWlH: 0.000001 ; Pmax: 0.895100 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/09 23:32:31   3152s] End AAE Lib Interpolated Model. (MEM=2909.1 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 23:32:31   3152s] Opening parasitic data file '/tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d' for reading (mem: 2909.098M)
[09/09 23:32:31   3152s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2909.1M)
[09/09 23:32:31   3152s] AAE_INFO: 8 threads acquired from CTE.
[09/09 23:32:31   3153s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:32:31   3153s] Type 'man IMPESI-3194' for more detail.
[09/09 23:32:31   3153s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:32:31   3153s] Type 'man IMPESI-3199' for more detail.
[09/09 23:32:31   3153s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:32:31   3153s] Type 'man IMPESI-3194' for more detail.
[09/09 23:32:31   3153s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:32:31   3153s] Type 'man IMPESI-3199' for more detail.
[09/09 23:32:31   3153s] **WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
[09/09 23:32:31   3153s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:32:31   3153s] Type 'man IMPESI-3194' for more detail.
[09/09 23:32:31   3153s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:32:31   3153s] Type 'man IMPESI-3199' for more detail.
[09/09 23:32:31   3153s] **WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
[09/09 23:32:31   3153s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:32:31   3153s] Type 'man IMPESI-3194' for more detail.
[09/09 23:32:31   3153s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:32:31   3153s] Type 'man IMPESI-3199' for more detail.
[09/09 23:32:31   3153s] **WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
[09/09 23:32:31   3153s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:32:31   3153s] Type 'man IMPESI-3194' for more detail.
[09/09 23:32:31   3153s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:32:31   3153s] Type 'man IMPESI-3199' for more detail.
[09/09 23:32:31   3153s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:32:31   3153s] Type 'man IMPESI-3194' for more detail.
[09/09 23:32:31   3153s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:32:31   3153s] Type 'man IMPESI-3199' for more detail.
[09/09 23:32:31   3153s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:32:31   3153s] Type 'man IMPESI-3194' for more detail.
[09/09 23:32:31   3153s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:32:31   3153s] Type 'man IMPESI-3199' for more detail.
[09/09 23:32:31   3153s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:32:31   3153s] Type 'man IMPESI-3194' for more detail.
[09/09 23:32:31   3153s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:32:31   3153s] Type 'man IMPESI-3199' for more detail.
[09/09 23:32:31   3153s] **WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
[09/09 23:32:31   3153s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:32:31   3153s] Type 'man IMPESI-3194' for more detail.
[09/09 23:32:31   3153s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:32:31   3153s] Type 'man IMPESI-3199' for more detail.
[09/09 23:32:31   3153s] **WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
[09/09 23:32:31   3153s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:32:31   3153s] Type 'man IMPESI-3194' for more detail.
[09/09 23:32:31   3153s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:32:31   3153s] Type 'man IMPESI-3199' for more detail.
[09/09 23:32:31   3153s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:32:31   3153s] Type 'man IMPESI-3194' for more detail.
[09/09 23:32:31   3153s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:32:31   3153s] Type 'man IMPESI-3199' for more detail.
[09/09 23:32:31   3153s] **WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
[09/09 23:32:31   3153s] **WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
[09/09 23:32:31   3153s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:32:31   3153s] Type 'man IMPESI-3194' for more detail.
[09/09 23:32:31   3153s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:32:31   3153s] Type 'man IMPESI-3199' for more detail.
[09/09 23:32:31   3153s] **WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
[09/09 23:32:31   3153s] **WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
[09/09 23:32:31   3153s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:32:31   3153s] Type 'man IMPESI-3194' for more detail.
[09/09 23:32:31   3153s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:32:31   3153s] Type 'man IMPESI-3199' for more detail.
[09/09 23:32:31   3153s] **WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
[09/09 23:32:31   3153s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:32:31   3153s] Type 'man IMPESI-3194' for more detail.
[09/09 23:32:31   3153s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:32:31   3153s] Type 'man IMPESI-3199' for more detail.
[09/09 23:32:31   3153s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:32:31   3153s] Type 'man IMPESI-3194' for more detail.
[09/09 23:32:31   3153s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:32:31   3153s] Type 'man IMPESI-3199' for more detail.
[09/09 23:32:31   3153s] **WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
[09/09 23:32:31   3153s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:32:31   3153s] Type 'man IMPESI-3194' for more detail.
[09/09 23:32:31   3153s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:32:31   3153s] Type 'man IMPESI-3199' for more detail.
[09/09 23:32:31   3153s] **WARN: (IMPESI-3095):	Net: 'gpio8_io' has no receivers. SI analysis is not performed.
[09/09 23:32:31   3153s] **WARN: (IMPESI-3095):	Net: 'gpio10_io' has no receivers. SI analysis is not performed.
[09/09 23:32:31   3153s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:32:31   3153s] Type 'man IMPESI-3194' for more detail.
[09/09 23:32:31   3153s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:32:31   3153s] Type 'man IMPESI-3199' for more detail.
[09/09 23:32:31   3153s] **WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
[09/09 23:32:31   3153s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:32:31   3153s] Type 'man IMPESI-3194' for more detail.
[09/09 23:32:31   3153s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:32:31   3153s] Type 'man IMPESI-3199' for more detail.
[09/09 23:32:31   3153s] **WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
[09/09 23:32:31   3153s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:32:31   3153s] Type 'man IMPESI-3194' for more detail.
[09/09 23:32:31   3153s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:32:31   3153s] Type 'man IMPESI-3199' for more detail.
[09/09 23:32:31   3153s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/09 23:32:31   3153s] Type 'man IMPESI-3194' for more detail.
[09/09 23:32:31   3153s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/09 23:32:31   3153s] Type 'man IMPESI-3199' for more detail.
[09/09 23:32:31   3153s] **WARN: (IMPESI-3095):	Net: 'gpio9_io' has no receivers. SI analysis is not performed.
[09/09 23:32:31   3153s] **WARN: (IMPESI-3095):	Net: 'gpio8_io' has no receivers. SI analysis is not performed.
[09/09 23:32:31   3153s] **WARN: (IMPESI-3095):	Net: 'gpio11_io' has no receivers. SI analysis is not performed.
[09/09 23:32:31   3153s] **WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
[09/09 23:32:31   3153s] **WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
[09/09 23:32:33   3170s] Total number of fetched objects 49496
[09/09 23:32:33   3170s] AAE_INFO-618: Total number of nets in the design is 50821,  97.6 percent of the nets selected for SI analysis
[09/09 23:32:34   3170s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:01.0)
[09/09 23:32:34   3170s] End delay calculation. (MEM=3220.5 CPU=0:00:17.6 REAL=0:00:03.0)
[09/09 23:32:34   3170s] End delay calculation (fullDC). (MEM=3220.5 CPU=0:00:19.5 REAL=0:00:04.0)
[09/09 23:32:34   3170s] *** CDM Built up (cpu=0:00:21.8  real=0:00:05.0  mem= 3220.5M) ***
[09/09 23:32:35   3174s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3220.5M)
[09/09 23:32:35   3174s] Add other clocks and setupCteToAAEClockMapping during iter 1
[09/09 23:32:35   3174s] Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 3220.5M)
[09/09 23:32:35   3174s] Starting SI iteration 2
[09/09 23:32:35   3175s] Calculate early delays in OCV mode...
[09/09 23:32:35   3175s] Calculate late delays in OCV mode...
[09/09 23:32:35   3175s] Start delay calculation (fullDC) (8 T). (MEM=2935.64)
[09/09 23:32:35   3175s] End AAE Lib Interpolated Model. (MEM=2935.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 23:32:36   3178s] Glitch Analysis: View func_view_wc -- Total Number of Nets Skipped = 2. 
[09/09 23:32:36   3178s] Glitch Analysis: View func_view_wc -- Total Number of Nets Analyzed = 49496. 
[09/09 23:32:36   3178s] Total number of fetched objects 49496
[09/09 23:32:36   3178s] AAE_INFO-618: Total number of nets in the design is 50821,  4.1 percent of the nets selected for SI analysis
[09/09 23:32:36   3178s] End delay calculation. (MEM=3240.89 CPU=0:00:02.7 REAL=0:00:01.0)
[09/09 23:32:36   3178s] End delay calculation (fullDC). (MEM=3240.89 CPU=0:00:02.9 REAL=0:00:01.0)
[09/09 23:32:36   3178s] *** CDM Built up (cpu=0:00:02.9  real=0:00:01.0  mem= 3240.9M) ***
[09/09 23:32:36   3179s] *** Done Building Timing Graph (cpu=0:00:31.2 real=0:00:07.0 totSessionCpu=0:53:00 mem=3238.9M)
[09/09 23:32:36   3179s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2934.9M
[09/09 23:32:36   3179s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2934.9M
[09/09 23:32:36   3180s] Fast DP-INIT is on for default
[09/09 23:32:36   3180s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.218, REAL:0.055, MEM:2966.9M
[09/09 23:32:36   3180s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.263, REAL:0.100, MEM:2966.9M
[09/09 23:32:36   3180s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2966.9M
[09/09 23:32:36   3180s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.002, REAL:0.002, MEM:2966.9M
[09/09 23:32:38   3182s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -2.722  |  0.010  |  1.580  | -2.722  |   N/A   |  6.809  |  0.157  |  1.120  |
|           TNS (ns):| -49.216 |  0.000  |  0.000  | -49.216 |   N/A   |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|   35    |    0    |    0    |   35    |   N/A   |    0    |    0    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.096   |    167 (167)     |
|   max_tran     |      0 (0)       |   0.000    |     41 (92)      |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.274%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir ./timingReports
[09/09 23:32:38   3182s] Total CPU time: 48.35 sec
[09/09 23:32:38   3182s] Total Real time: 23.0 sec
[09/09 23:32:38   3182s] Total Memory Usage: 2968.839844 Mbytes
[09/09 23:32:38   3182s] Info: pop threads available for lower-level modules during optimization.
[09/09 23:32:38   3182s] Reset AAE Options
[09/09 23:32:38   3182s] 
[09/09 23:32:38   3182s] =============================================================================================
[09/09 23:32:38   3182s]  Final TAT Report for timeDesign
[09/09 23:32:38   3182s] =============================================================================================
[09/09 23:32:38   3182s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 23:32:38   3182s] ---------------------------------------------------------------------------------------------
[09/09 23:32:38   3182s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 23:32:38   3182s] [ ExtractRC              ]      1   0:00:13.6  (  61.5 % )     0:00:13.6 /  0:00:14.6    1.1
[09/09 23:32:38   3182s] [ TimingUpdate           ]      2   0:00:00.3  (   1.6 % )     0:00:07.1 /  0:00:31.3    4.4
[09/09 23:32:38   3182s] [ FullDelayCalc          ]      1   0:00:06.8  (  30.7 % )     0:00:06.8 /  0:00:29.7    4.4
[09/09 23:32:38   3182s] [ OptSummaryReport       ]      1   0:00:00.3  (   1.2 % )     0:00:01.3 /  0:00:02.4    1.8
[09/09 23:32:38   3182s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.6    3.1
[09/09 23:32:38   3182s] [ DrvReport              ]      1   0:00:00.1  (   0.3 % )     0:00:00.6 /  0:00:01.2    1.9
[09/09 23:32:38   3182s] [ GenerateReports        ]      1   0:00:00.3  (   1.2 % )     0:00:00.3 /  0:00:00.3    1.0
[09/09 23:32:38   3182s] [ ReportLenViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 23:32:38   3182s] [ ReportGlitchViolation  ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[09/09 23:32:38   3182s] [ GenerateDrvReportData  ]      1   0:00:00.4  (   1.9 % )     0:00:00.4 /  0:00:01.0    2.3
[09/09 23:32:38   3182s] [ ReportAnalysisSummary  ]      2   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.6    3.1
[09/09 23:32:38   3182s] [ MISC                   ]          0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[09/09 23:32:38   3182s] ---------------------------------------------------------------------------------------------
[09/09 23:32:38   3182s]  timeDesign TOTAL                   0:00:22.1  ( 100.0 % )     0:00:22.1 /  0:00:48.3    2.2
[09/09 23:32:38   3182s] ---------------------------------------------------------------------------------------------
[09/09 23:32:38   3182s] 
[09/09 23:32:52   3183s] <CMD> timeDesign -hold -postRoute -slackReports
[09/09 23:32:52   3183s]  Reset EOS DB
[09/09 23:32:52   3183s] Ignoring AAE DB Resetting ...
[09/09 23:32:52   3184s] Closing parasitic data file '/tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d': 44635 access done (mem: 2968.840M)
[09/09 23:32:52   3184s] Extraction called for design 'croc_chip' of instances=107988 and nets=50821 using extraction engine 'postRoute' at effort level 'low' .
[09/09 23:32:52   3184s] PostRoute (effortLevel low) RC Extraction called for design croc_chip.
[09/09 23:32:52   3184s] RC Extraction called in multi-corner(1) mode.
[09/09 23:32:52   3184s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/09 23:32:52   3184s] Type 'man IMPEXT-6197' for more detail.
[09/09 23:32:52   3184s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[09/09 23:32:52   3184s] * Layer Id             : 1 - M1
[09/09 23:32:52   3184s]       Thickness        : 0.4
[09/09 23:32:52   3184s]       Min Width        : 0.16
[09/09 23:32:52   3184s]       Layer Dielectric : 4.1
[09/09 23:32:52   3184s] * Layer Id             : 2 - M2
[09/09 23:32:52   3184s]       Thickness        : 0.45
[09/09 23:32:52   3184s]       Min Width        : 0.2
[09/09 23:32:52   3184s]       Layer Dielectric : 4.1
[09/09 23:32:52   3184s] * Layer Id             : 3 - M3
[09/09 23:32:52   3184s]       Thickness        : 0.45
[09/09 23:32:52   3184s]       Min Width        : 0.2
[09/09 23:32:52   3184s]       Layer Dielectric : 4.1
[09/09 23:32:52   3184s] * Layer Id             : 4 - M4
[09/09 23:32:52   3184s]       Thickness        : 0.45
[09/09 23:32:52   3184s]       Min Width        : 0.2
[09/09 23:32:52   3184s]       Layer Dielectric : 4.1
[09/09 23:32:52   3184s] * Layer Id             : 5 - M5
[09/09 23:32:52   3184s]       Thickness        : 0.45
[09/09 23:32:52   3184s]       Min Width        : 0.2
[09/09 23:32:52   3184s]       Layer Dielectric : 4.1
[09/09 23:32:52   3184s] * Layer Id             : 6 - M6
[09/09 23:32:52   3184s]       Thickness        : 2
[09/09 23:32:52   3184s]       Min Width        : 1.64
[09/09 23:32:52   3184s]       Layer Dielectric : 4.1
[09/09 23:32:52   3184s] * Layer Id             : 7 - M7
[09/09 23:32:52   3184s]       Thickness        : 3
[09/09 23:32:52   3184s]       Min Width        : 2
[09/09 23:32:52   3184s]       Layer Dielectric : 4.1
[09/09 23:32:52   3184s] extractDetailRC Option : -outfile /tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d -maxResLength 200  -basic
[09/09 23:32:52   3184s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[09/09 23:32:52   3184s]       RC Corner Indexes            0   
[09/09 23:32:52   3184s] Capacitance Scaling Factor   : 1.00000 
[09/09 23:32:52   3184s] Coupling Cap. Scaling Factor : 1.00000 
[09/09 23:32:52   3184s] Resistance Scaling Factor    : 1.00000 
[09/09 23:32:52   3184s] Clock Cap. Scaling Factor    : 1.00000 
[09/09 23:32:52   3184s] Clock Res. Scaling Factor    : 1.00000 
[09/09 23:32:52   3184s] Shrink Factor                : 1.00000
[09/09 23:32:54   3185s] LayerId::1 widthSet size::1
[09/09 23:32:54   3185s] LayerId::2 widthSet size::3
[09/09 23:32:54   3185s] LayerId::3 widthSet size::3
[09/09 23:32:54   3185s] LayerId::4 widthSet size::3
[09/09 23:32:54   3185s] LayerId::5 widthSet size::3
[09/09 23:32:54   3185s] LayerId::6 widthSet size::1
[09/09 23:32:54   3185s] LayerId::7 widthSet size::1
[09/09 23:32:54   3185s] Initializing multi-corner resistance tables ...
[09/09 23:32:54   3185s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.291215 ; uaWl: 0.999892 ; uaWlH: 0.463703 ; aWlH: 0.000001 ; Pmax: 0.895100 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/09 23:32:55   3186s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2968.8M)
[09/09 23:32:55   3187s] Creating parasitic data file '/tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d' for storing RC.
[09/09 23:32:56   3188s] Extracted 10.0003% (CPU Time= 0:00:02.7  MEM= 3024.8M)
[09/09 23:32:57   3188s] Extracted 20.0003% (CPU Time= 0:00:03.3  MEM= 3024.8M)
[09/09 23:32:58   3190s] Extracted 30.0003% (CPU Time= 0:00:05.2  MEM= 3028.8M)
[09/09 23:32:59   3191s] Extracted 40.0003% (CPU Time= 0:00:05.6  MEM= 3028.8M)
[09/09 23:33:00   3191s] Extracted 50.0003% (CPU Time= 0:00:06.4  MEM= 3028.8M)
[09/09 23:33:02   3193s] Extracted 60.0003% (CPU Time= 0:00:08.5  MEM= 3028.8M)
[09/09 23:33:02   3194s] Extracted 70.0002% (CPU Time= 0:00:09.0  MEM= 3028.8M)
[09/09 23:33:03   3194s] Extracted 80.0002% (CPU Time= 0:00:09.4  MEM= 3028.8M)
[09/09 23:33:04   3195s] Extracted 90.0002% (CPU Time= 0:00:10.3  MEM= 3028.8M)
[09/09 23:33:06   3197s] Extracted 100% (CPU Time= 0:00:12.5  MEM= 3028.8M)
[09/09 23:33:06   3198s] Number of Extracted Resistors     : 864096
[09/09 23:33:06   3198s] Number of Extracted Ground Cap.   : 883102
[09/09 23:33:06   3198s] Number of Extracted Coupling Cap. : 1819220
[09/09 23:33:06   3198s] Opening parasitic data file '/tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d' for reading (mem: 2998.316M)
[09/09 23:33:06   3198s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
[09/09 23:33:06   3198s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2998.3M)
[09/09 23:33:06   3198s] Creating parasitic data file '/tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb_Filter.rcdb.d' for storing RC.
[09/09 23:33:07   3199s] Closing parasitic data file '/tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d': 44635 access done (mem: 2998.316M)
[09/09 23:33:07   3199s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2998.316M)
[09/09 23:33:07   3199s] Opening parasitic data file '/tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d' for reading (mem: 2998.316M)
[09/09 23:33:07   3199s] processing rcdb (/tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d) for hinst (top) of cell (croc_chip);
[09/09 23:33:07   3200s] Closing parasitic data file '/tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d': 0 access done (mem: 2998.316M)
[09/09 23:33:07   3200s] Lumped Parasitic Loading Completed (total cpu=0:00:00.8, real=0:00:00.0, current mem=2998.316M)
[09/09 23:33:07   3200s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:16.1  Real Time: 0:00:15.0  MEM: 2998.316M)
[09/09 23:33:08   3200s] All LLGs are deleted
[09/09 23:33:08   3200s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2826.2M
[09/09 23:33:08   3200s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2826.2M
[09/09 23:33:08   3200s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2826.2M
[09/09 23:33:08   3200s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2826.2M
[09/09 23:33:08   3200s] Fast DP-INIT is on for default
[09/09 23:33:08   3200s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.258, REAL:0.059, MEM:2826.2M
[09/09 23:33:08   3200s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.295, REAL:0.096, MEM:2826.2M
[09/09 23:33:08   3200s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2826.2M
[09/09 23:33:08   3200s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.002, REAL:0.002, MEM:2826.2M
[09/09 23:33:08   3200s] Starting delay calculation for Hold views
[09/09 23:33:08   3201s] Starting SI iteration 1 using Infinite Timing Windows
[09/09 23:33:08   3201s] #################################################################################
[09/09 23:33:08   3201s] # Design Stage: PostRoute
[09/09 23:33:08   3201s] # Design Name: croc_chip
[09/09 23:33:08   3201s] # Design Mode: 130nm
[09/09 23:33:08   3201s] # Analysis Mode: MMMC OCV 
[09/09 23:33:08   3201s] # Parasitics Mode: SPEF/RCDB
[09/09 23:33:08   3201s] # Signoff Settings: SI On 
[09/09 23:33:08   3201s] #################################################################################
[09/09 23:33:09   3203s] Topological Sorting (REAL = 0:00:00.0, MEM = 2891.1M, InitMEM = 2884.4M)
[09/09 23:33:09   3203s] Setting infinite Tws ...
[09/09 23:33:09   3203s] First Iteration Infinite Tw... 
[09/09 23:33:09   3203s] Calculate late delays in OCV mode...
[09/09 23:33:09   3203s] Calculate early delays in OCV mode...
[09/09 23:33:09   3203s] Start delay calculation (fullDC) (8 T). (MEM=2891.09)
[09/09 23:33:09   3203s] *** Calculating scaling factor for sky130_bc libraries using the default operating condition of each library.
[09/09 23:33:09   3204s] LayerId::1 widthSet size::1
[09/09 23:33:09   3204s] LayerId::2 widthSet size::3
[09/09 23:33:09   3204s] LayerId::3 widthSet size::3
[09/09 23:33:09   3204s] LayerId::4 widthSet size::3
[09/09 23:33:09   3204s] LayerId::5 widthSet size::3
[09/09 23:33:09   3204s] LayerId::6 widthSet size::1
[09/09 23:33:09   3204s] LayerId::7 widthSet size::1
[09/09 23:33:09   3204s] Initializing multi-corner resistance tables ...
[09/09 23:33:09   3204s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.291215 ; uaWl: 0.999892 ; uaWlH: 0.463703 ; aWlH: 0.000001 ; Pmax: 0.895100 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/09 23:33:10   3204s] End AAE Lib Interpolated Model. (MEM=2908.12 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 23:33:10   3204s] Opening parasitic data file '/tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d' for reading (mem: 2908.121M)
[09/09 23:33:10   3204s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2908.1M)
[09/09 23:33:10   3204s] AAE_INFO: 8 threads acquired from CTE.
[09/09 23:33:10   3205s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 23:33:10   3205s] Type 'man IMPESI-3194' for more detail.
[09/09 23:33:10   3205s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 23:33:10   3205s] Type 'man IMPESI-3194' for more detail.
[09/09 23:33:10   3205s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 23:33:10   3205s] Type 'man IMPESI-3199' for more detail.
[09/09 23:33:10   3205s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 23:33:10   3205s] Type 'man IMPESI-3199' for more detail.
[09/09 23:33:10   3205s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 23:33:10   3205s] Type 'man IMPESI-3194' for more detail.
[09/09 23:33:10   3205s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 23:33:10   3205s] Type 'man IMPESI-3199' for more detail.
[09/09 23:33:10   3205s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 23:33:10   3205s] Type 'man IMPESI-3194' for more detail.
[09/09 23:33:10   3205s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 23:33:10   3205s] Type 'man IMPESI-3199' for more detail.
[09/09 23:33:10   3205s] **WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
[09/09 23:33:10   3205s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 23:33:10   3205s] Type 'man IMPESI-3194' for more detail.
[09/09 23:33:10   3205s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 23:33:10   3205s] Type 'man IMPESI-3199' for more detail.
[09/09 23:33:10   3205s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 23:33:10   3205s] Type 'man IMPESI-3194' for more detail.
[09/09 23:33:10   3205s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 23:33:10   3205s] Type 'man IMPESI-3199' for more detail.
[09/09 23:33:10   3205s] **WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
[09/09 23:33:10   3205s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 23:33:10   3205s] Type 'man IMPESI-3194' for more detail.
[09/09 23:33:10   3205s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 23:33:10   3205s] Type 'man IMPESI-3199' for more detail.
[09/09 23:33:10   3205s] **WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
[09/09 23:33:10   3205s] **WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
[09/09 23:33:10   3205s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 23:33:10   3205s] Type 'man IMPESI-3194' for more detail.
[09/09 23:33:10   3205s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 23:33:10   3205s] Type 'man IMPESI-3199' for more detail.
[09/09 23:33:10   3205s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 23:33:10   3205s] Type 'man IMPESI-3194' for more detail.
[09/09 23:33:10   3205s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 23:33:10   3205s] Type 'man IMPESI-3199' for more detail.
[09/09 23:33:10   3205s] **WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
[09/09 23:33:10   3205s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 23:33:10   3205s] Type 'man IMPESI-3194' for more detail.
[09/09 23:33:10   3205s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 23:33:10   3205s] Type 'man IMPESI-3199' for more detail.
[09/09 23:33:10   3205s] **WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
[09/09 23:33:10   3205s] **WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
[09/09 23:33:10   3205s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 23:33:10   3205s] Type 'man IMPESI-3194' for more detail.
[09/09 23:33:10   3205s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 23:33:10   3205s] Type 'man IMPESI-3199' for more detail.
[09/09 23:33:10   3205s] **WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
[09/09 23:33:10   3205s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 23:33:10   3205s] Type 'man IMPESI-3194' for more detail.
[09/09 23:33:10   3205s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 23:33:10   3205s] Type 'man IMPESI-3199' for more detail.
[09/09 23:33:10   3205s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 23:33:10   3205s] Type 'man IMPESI-3194' for more detail.
[09/09 23:33:10   3205s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 23:33:10   3205s] Type 'man IMPESI-3199' for more detail.
[09/09 23:33:10   3205s] **WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
[09/09 23:33:10   3205s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 23:33:10   3205s] Type 'man IMPESI-3194' for more detail.
[09/09 23:33:10   3205s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 23:33:10   3205s] Type 'man IMPESI-3199' for more detail.
[09/09 23:33:10   3205s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 23:33:10   3205s] Type 'man IMPESI-3194' for more detail.
[09/09 23:33:10   3205s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 23:33:10   3205s] Type 'man IMPESI-3199' for more detail.
[09/09 23:33:10   3205s] **WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
[09/09 23:33:10   3205s] **WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
[09/09 23:33:10   3205s] **WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
[09/09 23:33:10   3205s] **WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
[09/09 23:33:10   3205s] **WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
[09/09 23:33:10   3205s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 23:33:10   3205s] Type 'man IMPESI-3194' for more detail.
[09/09 23:33:10   3205s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 23:33:10   3205s] Type 'man IMPESI-3199' for more detail.
[09/09 23:33:10   3205s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 23:33:10   3205s] Type 'man IMPESI-3194' for more detail.
[09/09 23:33:10   3205s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 23:33:10   3205s] Type 'man IMPESI-3199' for more detail.
[09/09 23:33:10   3205s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 23:33:10   3205s] Type 'man IMPESI-3194' for more detail.
[09/09 23:33:10   3205s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 23:33:10   3205s] Type 'man IMPESI-3199' for more detail.
[09/09 23:33:10   3205s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 23:33:10   3205s] Type 'man IMPESI-3194' for more detail.
[09/09 23:33:10   3205s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 23:33:10   3205s] Type 'man IMPESI-3199' for more detail.
[09/09 23:33:10   3205s] **WARN: (IMPESI-3095):	Net: 'gpio9_io' has no receivers. SI analysis is not performed.
[09/09 23:33:10   3205s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/09 23:33:10   3205s] Type 'man IMPESI-3194' for more detail.
[09/09 23:33:10   3205s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/09 23:33:10   3205s] Type 'man IMPESI-3199' for more detail.
[09/09 23:33:10   3205s] **WARN: (IMPESI-3095):	Net: 'gpio12_io' has no receivers. SI analysis is not performed.
[09/09 23:33:10   3205s] **WARN: (IMPESI-3095):	Net: 'gpio8_io' has no receivers. SI analysis is not performed.
[09/09 23:33:10   3205s] **WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
[09/09 23:33:10   3205s] **WARN: (IMPESI-3095):	Net: 'gpio11_io' has no receivers. SI analysis is not performed.
[09/09 23:33:10   3205s] **WARN: (IMPESI-3095):	Net: 'gpio13_io' has no receivers. SI analysis is not performed.
[09/09 23:33:12   3222s] Total number of fetched objects 49496
[09/09 23:33:12   3222s] AAE_INFO-618: Total number of nets in the design is 50821,  97.6 percent of the nets selected for SI analysis
[09/09 23:33:13   3223s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:01.0)
[09/09 23:33:13   3223s] End delay calculation. (MEM=3219.53 CPU=0:00:17.4 REAL=0:00:03.0)
[09/09 23:33:13   3223s] End delay calculation (fullDC). (MEM=3219.53 CPU=0:00:19.4 REAL=0:00:04.0)
[09/09 23:33:13   3223s] *** CDM Built up (cpu=0:00:22.0  real=0:00:05.0  mem= 3219.5M) ***
[09/09 23:33:14   3227s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3219.5M)
[09/09 23:33:14   3227s] Add other clocks and setupCteToAAEClockMapping during iter 1
[09/09 23:33:14   3227s] Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 3219.5M)
[09/09 23:33:14   3227s] Starting SI iteration 2
[09/09 23:33:14   3227s] Calculate late delays in OCV mode...
[09/09 23:33:14   3227s] Calculate early delays in OCV mode...
[09/09 23:33:14   3227s] Start delay calculation (fullDC) (8 T). (MEM=2933.66)
[09/09 23:33:14   3227s] End AAE Lib Interpolated Model. (MEM=2933.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 23:33:14   3228s] Glitch Analysis: View func_view_bc -- Total Number of Nets Skipped = 8. 
[09/09 23:33:14   3228s] Glitch Analysis: View func_view_bc -- Total Number of Nets Analyzed = 49496. 
[09/09 23:33:14   3228s] Total number of fetched objects 49496
[09/09 23:33:14   3228s] AAE_INFO-618: Total number of nets in the design is 50821,  0.5 percent of the nets selected for SI analysis
[09/09 23:33:14   3228s] End delay calculation. (MEM=3245.96 CPU=0:00:00.7 REAL=0:00:00.0)
[09/09 23:33:14   3228s] End delay calculation (fullDC). (MEM=3245.96 CPU=0:00:00.8 REAL=0:00:00.0)
[09/09 23:33:14   3228s] *** CDM Built up (cpu=0:00:00.9  real=0:00:00.0  mem= 3246.0M) ***
[09/09 23:33:15   3230s] *** Done Building Timing Graph (cpu=0:00:29.3 real=0:00:07.0 totSessionCpu=0:53:50 mem=3244.0M)
[09/09 23:33:15   3231s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 func_view_bc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.038  |  0.010  |  0.136  |  2.603  |   N/A   |  0.000  |  2.196  | -0.038  |
|           TNS (ns):| -0.063  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |  0.000  | -0.063  |
|    Violating Paths:|    3    |    0    |    0    |    0    |   N/A   |    0    |    0    |    3    |
|          All Paths:|  10405  |  10058  |   43    |   35    |   N/A   |    0    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

Density: 61.274%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir ./timingReports
[09/09 23:33:15   3231s] Total CPU time: 47.66 sec
[09/09 23:33:15   3231s] Total Real time: 23.0 sec
[09/09 23:33:15   3231s] Total Memory Usage: 2820.804688 Mbytes
[09/09 23:33:15   3231s] Reset AAE Options
[09/09 23:33:15   3231s] 
[09/09 23:33:15   3231s] =============================================================================================
[09/09 23:33:15   3231s]  Final TAT Report for timeDesign
[09/09 23:33:15   3231s] =============================================================================================
[09/09 23:33:15   3231s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 23:33:15   3231s] ---------------------------------------------------------------------------------------------
[09/09 23:33:15   3231s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 23:33:15   3231s] [ ExtractRC              ]      1   0:00:15.7  (  66.8 % )     0:00:15.7 /  0:00:16.5    1.1
[09/09 23:33:15   3231s] [ TimingUpdate           ]      1   0:00:00.3  (   1.4 % )     0:00:06.6 /  0:00:29.4    4.4
[09/09 23:33:15   3231s] [ FullDelayCalc          ]      1   0:00:06.3  (  26.9 % )     0:00:06.3 /  0:00:27.8    4.4
[09/09 23:33:15   3231s] [ OptSummaryReport       ]      1   0:00:00.2  (   1.0 % )     0:00:07.3 /  0:00:30.6    4.2
[09/09 23:33:15   3231s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.6    3.6
[09/09 23:33:15   3231s] [ GenerateReports        ]      1   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.2    1.0
[09/09 23:33:15   3231s] [ ReportAnalysisSummary  ]      2   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.6    3.6
[09/09 23:33:15   3231s] [ MISC                   ]          0:00:00.5  (   2.2 % )     0:00:00.5 /  0:00:00.5    1.0
[09/09 23:33:15   3231s] ---------------------------------------------------------------------------------------------
[09/09 23:33:15   3231s]  timeDesign TOTAL                   0:00:23.4  ( 100.0 % )     0:00:23.4 /  0:00:47.7    2.0
[09/09 23:33:15   3231s] ---------------------------------------------------------------------------------------------
[09/09 23:33:15   3231s] 
[09/09 23:34:09   3237s] <CMD> setMultiCpuUsage -localCpu 2
[09/09 23:35:38   3246s] <CMD> verify_drc -limit 0
[09/09 23:35:38   3246s] **WARN: (IMPVFG-1209):	The value of -limit setting is too large or not positive; changed into maximum integer 2147483647 automatically.
[09/09 23:35:38   3246s] #-limit 2147483646                       # int, default=2147483646, user setting
[09/09 23:35:38   3246s]  *** Starting Verify DRC (MEM: 2820.8) ***
[09/09 23:35:38   3246s] 
[09/09 23:35:38   3246s]   VERIFY DRC ...... Starting Verification
[09/09 23:35:38   3246s]   VERIFY DRC ...... Initializing
[09/09 23:35:38   3246s]   VERIFY DRC ...... Deleting Existing Violations
[09/09 23:35:38   3246s]   VERIFY DRC ...... Creating Sub-Areas
[09/09 23:35:38   3246s]   VERIFY DRC ...... Using new threading
[09/09 23:35:38   3246s]  VERIFY DRC ...... Sub-Area: {0.000 0.000 184.960 184.960} 1 of 100  Thread : 0
[09/09 23:35:38   3246s]  VERIFY DRC ...... Sub-Area: {369.920 0.000 554.880 184.960} 3 of 100  Thread : 1
[09/09 23:35:38   3246s]  VERIFY DRC ...... Sub-Area: {739.840 0.000 924.800 184.960} 5 of 100  Thread : 0
[09/09 23:35:38   3246s]  VERIFY DRC ...... Sub-Area: {184.960 0.000 369.920 184.960} 2 of 100  Thread : 1
[09/09 23:35:38   3246s]  VERIFY DRC ...... Sub-Area: {554.880 0.000 739.840 184.960} 4 of 100  Thread : 0
[09/09 23:35:38   3246s]  VERIFY DRC ...... Sub-Area: {924.800 0.000 1109.760 184.960} 6 of 100  Thread : 1
[09/09 23:35:38   3246s]  VERIFY DRC ...... Sub-Area: {1664.640 0.000 1840.320 184.960} 10 of 100  Thread : 1
[09/09 23:35:38   3246s]  VERIFY DRC ...... Sub-Area: {0.000 184.960 184.960 369.920} 11 of 100  Thread : 0
[09/09 23:35:38   3246s]  VERIFY DRC ...... Sub-Area: {369.920 184.960 554.880 369.920} 13 of 100  Thread : 1
[09/09 23:35:38   3246s]  VERIFY DRC ...... Sub-Area: {184.960 184.960 369.920 369.920} 12 of 100  Thread : 1
[09/09 23:35:38   3246s]  VERIFY DRC ...... Sub-Area: {739.840 184.960 924.800 369.920} 15 of 100  Thread : 0
[09/09 23:35:38   3246s]  VERIFY DRC ...... Sub-Area: {554.880 184.960 739.840 369.920} 14 of 100  Thread : 0
[09/09 23:35:38   3246s]  VERIFY DRC ...... Sub-Area: {1479.680 184.960 1664.640 369.920} 19 of 100  Thread : 0
[09/09 23:35:38   3246s]  VERIFY DRC ...... Sub-Area: {1664.640 184.960 1840.320 369.920} 20 of 100  Thread : 0
[09/09 23:35:38   3246s]  VERIFY DRC ...... Sub-Area: {0.000 369.920 184.960 554.880} 21 of 100  Thread : 0
[09/09 23:35:38   3246s]  VERIFY DRC ...... Sub-Area: {1109.760 184.960 1294.720 369.920} 17 of 100  Thread : 1
[09/09 23:35:38   3246s]  VERIFY DRC ...... Sub-Area: {184.960 369.920 369.920 554.880} 22 of 100  Thread : 0
[09/09 23:35:38   3246s]  VERIFY DRC ...... Sub-Area: {1294.720 184.960 1479.680 369.920} 18 of 100  Thread : 0
[09/09 23:35:38   3247s]  VERIFY DRC ...... Sub-Area: {924.800 184.960 1109.760 369.920} 16 of 100  Thread : 1
[09/09 23:35:38   3247s]  VERIFY DRC ...... Sub-Area: {739.840 369.920 924.800 554.880} 25 of 100  Thread : 1
[09/09 23:35:38   3247s]  VERIFY DRC ...... Sub-Area: {924.800 369.920 1109.760 554.880} 26 of 100  Thread : 1
[09/09 23:35:38   3247s]  VERIFY DRC ...... Sub-Area: {369.920 369.920 554.880 554.880} 23 of 100  Thread : 0
[09/09 23:35:38   3247s]  VERIFY DRC ...... Sub-Area: {1109.760 369.920 1294.720 554.880} 27 of 100  Thread : 1
[09/09 23:35:38   3248s]  VERIFY DRC ...... Sub-Area: {1294.720 369.920 1479.680 554.880} 28 of 100  Thread : 1
[09/09 23:35:38   3248s]  VERIFY DRC ...... Sub-Area: {554.880 369.920 739.840 554.880} 24 of 100  Thread : 0
[09/09 23:35:38   3248s]  VERIFY DRC ...... Sub-Area: {1479.680 369.920 1664.640 554.880} 29 of 100  Thread : 1
[09/09 23:35:38   3248s]  VERIFY DRC ...... Sub-Area: {0.000 554.880 184.960 739.840} 31 of 100  Thread : 0
[09/09 23:35:38   3248s]  VERIFY DRC ...... Sub-Area: {1664.640 369.920 1840.320 554.880} 30 of 100  Thread : 1
[09/09 23:35:39   3248s]  VERIFY DRC ...... Sub-Area: {184.960 554.880 369.920 739.840} 32 of 100  Thread : 0
[09/09 23:35:39   3248s]  VERIFY DRC ...... Sub-Area: {554.880 554.880 739.840 739.840} 34 of 100  Thread : 1
[09/09 23:35:39   3248s]  VERIFY DRC ...... Sub-Area: {924.800 554.880 1109.760 739.840} 36 of 100  Thread : 0
[09/09 23:35:39   3248s]  VERIFY DRC ...... Sub-Area: {739.840 554.880 924.800 739.840} 35 of 100  Thread : 0
[09/09 23:35:39   3248s]  VERIFY DRC ...... Sub-Area: {369.920 554.880 554.880 739.840} 33 of 100  Thread : 1
[09/09 23:35:39   3248s]  VERIFY DRC ...... Sub-Area: {1479.680 554.880 1664.640 739.840} 39 of 100  Thread : 1
[09/09 23:35:39   3248s]  VERIFY DRC ...... Sub-Area: {1664.640 554.880 1840.320 739.840} 40 of 100  Thread : 1
[09/09 23:35:39   3248s]  VERIFY DRC ...... Sub-Area: {0.000 739.840 184.960 924.800} 41 of 100  Thread : 1
[09/09 23:35:39   3249s]  VERIFY DRC ...... Sub-Area: {184.960 739.840 369.920 924.800} 42 of 100  Thread : 1
[09/09 23:35:39   3249s]  VERIFY DRC ...... Sub-Area: {1109.760 554.880 1294.720 739.840} 37 of 100  Thread : 0
[09/09 23:35:39   3249s]  VERIFY DRC ...... Sub-Area: {1294.720 554.880 1479.680 739.840} 38 of 100  Thread : 0
[09/09 23:35:39   3249s]  VERIFY DRC ...... Sub-Area: {369.920 739.840 554.880 924.800} 43 of 100  Thread : 1
[09/09 23:35:40   3250s]  VERIFY DRC ...... Sub-Area: {739.840 739.840 924.800 924.800} 45 of 100  Thread : 0
[09/09 23:35:40   3250s]  VERIFY DRC ...... Sub-Area: {1109.760 739.840 1294.720 924.800} 47 of 100  Thread : 1
[09/09 23:35:40   3251s]  VERIFY DRC ...... Sub-Area: {554.880 739.840 739.840 924.800} 44 of 100  Thread : 0
[09/09 23:35:41   3252s]  VERIFY DRC ...... Sub-Area: {924.800 739.840 1109.760 924.800} 46 of 100  Thread : 1
[09/09 23:35:41   3252s]  VERIFY DRC ...... Sub-Area: {1664.640 739.840 1840.320 924.800} 50 of 100  Thread : 1
[09/09 23:35:41   3252s]  VERIFY DRC ...... Sub-Area: {0.000 924.800 184.960 1109.760} 51 of 100  Thread : 1
[09/09 23:35:41   3252s]  VERIFY DRC ...... Sub-Area: {184.960 924.800 369.920 1109.760} 52 of 100  Thread : 1
[09/09 23:35:41   3252s]  VERIFY DRC ...... Sub-Area: {1294.720 739.840 1479.680 924.800} 48 of 100  Thread : 0
[09/09 23:35:41   3252s]  VERIFY DRC ...... Sub-Area: {1479.680 739.840 1664.640 924.800} 49 of 100  Thread : 0
[09/09 23:35:41   3253s]  VERIFY DRC ...... Sub-Area: {369.920 924.800 554.880 1109.760} 53 of 100  Thread : 1
[09/09 23:35:41   3253s]  VERIFY DRC ...... Sub-Area: {739.840 924.800 924.800 1109.760} 55 of 100  Thread : 0
[09/09 23:35:42   3254s]  VERIFY DRC ...... Sub-Area: {1109.760 924.800 1294.720 1109.760} 57 of 100  Thread : 1
[09/09 23:35:42   3254s]  VERIFY DRC ...... Sub-Area: {554.880 924.800 739.840 1109.760} 54 of 100  Thread : 0
[09/09 23:35:42   3255s]  VERIFY DRC ...... Sub-Area: {924.800 924.800 1109.760 1109.760} 56 of 100  Thread : 1
[09/09 23:35:42   3255s]  VERIFY DRC ...... Sub-Area: {1664.640 924.800 1840.320 1109.760} 60 of 100  Thread : 1
[09/09 23:35:42   3255s]  VERIFY DRC ...... Sub-Area: {0.000 1109.760 184.960 1294.720} 61 of 100  Thread : 1
[09/09 23:35:42   3255s]  VERIFY DRC ...... Sub-Area: {184.960 1109.760 369.920 1294.720} 62 of 100  Thread : 1
[09/09 23:35:42   3255s]  VERIFY DRC ...... Sub-Area: {1294.720 924.800 1479.680 1109.760} 58 of 100  Thread : 0
[09/09 23:35:42   3255s]  VERIFY DRC ...... Sub-Area: {1479.680 924.800 1664.640 1109.760} 59 of 100  Thread : 0
[09/09 23:35:43   3256s]  VERIFY DRC ...... Sub-Area: {369.920 1109.760 554.880 1294.720} 63 of 100  Thread : 1
[09/09 23:35:43   3256s]  VERIFY DRC ...... Sub-Area: {739.840 1109.760 924.800 1294.720} 65 of 100  Thread : 0
[09/09 23:35:43   3257s]  VERIFY DRC ...... Sub-Area: {1109.760 1109.760 1294.720 1294.720} 67 of 100  Thread : 1
[09/09 23:35:43   3257s]  VERIFY DRC ...... Sub-Area: {924.800 1109.760 1109.760 1294.720} 66 of 100  Thread : 1
[09/09 23:35:44   3258s]  VERIFY DRC ...... Sub-Area: {554.880 1109.760 739.840 1294.720} 64 of 100  Thread : 0
[09/09 23:35:44   3258s]  VERIFY DRC ...... Sub-Area: {1664.640 1109.760 1840.320 1294.720} 70 of 100  Thread : 0
[09/09 23:35:44   3258s]  VERIFY DRC ...... Sub-Area: {0.000 1294.720 184.960 1479.680} 71 of 100  Thread : 0
[09/09 23:35:44   3258s]  VERIFY DRC ...... Sub-Area: {184.960 1294.720 369.920 1479.680} 72 of 100  Thread : 0
[09/09 23:35:44   3258s]  VERIFY DRC ...... Sub-Area: {1294.720 1109.760 1479.680 1294.720} 68 of 100  Thread : 1
[09/09 23:35:44   3259s]  VERIFY DRC ...... Sub-Area: {1479.680 1109.760 1664.640 1294.720} 69 of 100  Thread : 1
[09/09 23:35:44   3259s]  VERIFY DRC ...... Sub-Area: {369.920 1294.720 554.880 1479.680} 73 of 100  Thread : 0
[09/09 23:35:44   3260s]  VERIFY DRC ...... Sub-Area: {739.840 1294.720 924.800 1479.680} 75 of 100  Thread : 1
[09/09 23:35:45   3260s]  VERIFY DRC ...... Sub-Area: {1109.760 1294.720 1294.720 1479.680} 77 of 100  Thread : 0
[09/09 23:35:45   3261s]  VERIFY DRC ...... Sub-Area: {554.880 1294.720 739.840 1479.680} 74 of 100  Thread : 1
[09/09 23:35:45   3261s]  VERIFY DRC ...... Sub-Area: {924.800 1294.720 1109.760 1479.680} 76 of 100  Thread : 0
[09/09 23:35:45   3261s]  VERIFY DRC ...... Sub-Area: {1664.640 1294.720 1840.320 1479.680} 80 of 100  Thread : 0
[09/09 23:35:45   3261s]  VERIFY DRC ...... Sub-Area: {0.000 1479.680 184.960 1664.640} 81 of 100  Thread : 0
[09/09 23:35:45   3261s]  VERIFY DRC ...... Sub-Area: {184.960 1479.680 369.920 1664.640} 82 of 100  Thread : 0
[09/09 23:35:45   3261s]  VERIFY DRC ...... Sub-Area: {369.920 1479.680 554.880 1664.640} 83 of 100  Thread : 0
[09/09 23:35:45   3261s]  VERIFY DRC ...... Sub-Area: {554.880 1479.680 739.840 1664.640} 84 of 100  Thread : 0
[09/09 23:35:45   3261s]  VERIFY DRC ...... Sub-Area: {739.840 1479.680 924.800 1664.640} 85 of 100  Thread : 0
[09/09 23:35:45   3261s]  VERIFY DRC ...... Sub-Area: {924.800 1479.680 1109.760 1664.640} 86 of 100  Thread : 0
[09/09 23:35:45   3261s]  VERIFY DRC ...... Sub-Area: {1664.640 1479.680 1840.320 1664.640} 90 of 100  Thread : 0
[09/09 23:35:45   3261s]  VERIFY DRC ...... Sub-Area: {0.000 1664.640 184.960 1840.020} 91 of 100  Thread : 0
[09/09 23:35:45   3261s]  VERIFY DRC ...... Sub-Area: {184.960 1664.640 369.920 1840.020} 92 of 100  Thread : 0
[09/09 23:35:45   3262s]  VERIFY DRC ...... Sub-Area: {369.920 1664.640 554.880 1840.020} 93 of 100  Thread : 0
[09/09 23:35:45   3262s]  VERIFY DRC ...... Sub-Area: {554.880 1664.640 739.840 1840.020} 94 of 100  Thread : 0
[09/09 23:35:45   3262s]  VERIFY DRC ...... Sub-Area: {739.840 1664.640 924.800 1840.020} 95 of 100  Thread : 0
[09/09 23:35:45   3262s]  VERIFY DRC ...... Sub-Area: {924.800 1664.640 1109.760 1840.020} 96 of 100  Thread : 0
[09/09 23:35:45   3262s]  VERIFY DRC ...... Sub-Area: {1109.760 1664.640 1294.720 1840.020} 97 of 100  Thread : 0
[09/09 23:35:45   3262s]  VERIFY DRC ...... Sub-Area: {1294.720 1664.640 1479.680 1840.020} 98 of 100  Thread : 0
[09/09 23:35:45   3262s]  VERIFY DRC ...... Sub-Area: {1479.680 1664.640 1664.640 1840.020} 99 of 100  Thread : 0
[09/09 23:35:45   3262s]  VERIFY DRC ...... Sub-Area: {1664.640 1664.640 1840.320 1840.020} 100 of 100  Thread : 0
[09/09 23:35:46   3262s]  VERIFY DRC ...... Sub-Area: {1294.720 1294.720 1479.680 1479.680} 78 of 100  Thread : 1
[09/09 23:35:46   3262s]  VERIFY DRC ...... Sub-Area: {1109.760 1479.680 1294.720 1664.640} 87 of 100  Thread : 0
[09/09 23:35:46   3262s]  VERIFY DRC ...... Sub-Area: {1479.680 1294.720 1664.640 1479.680} 79 of 100  Thread : 1
[09/09 23:35:46   3262s]  VERIFY DRC ...... Sub-Area: {1294.720 1479.680 1479.680 1664.640} 88 of 100  Thread : 1
[09/09 23:35:46   3262s]  VERIFY DRC ...... Sub-Area: {1479.680 1479.680 1664.640 1664.640} 89 of 100  Thread : 1
[09/09 23:35:46   3262s]  VERIFY DRC ...... Thread : 1 finished.
[09/09 23:35:46   3262s] 
[09/09 23:35:46   3262s]   Verification Complete : 4046 Viols.
[09/09 23:35:46   3262s] 
[09/09 23:35:46   3262s]  Violation Summary By Layer and Type:
[09/09 23:35:46   3262s] 
[09/09 23:35:46   3262s] 	         MetSpc   Totals
[09/09 23:35:46   3262s] 	Metal1     4046     4046
[09/09 23:35:46   3262s] 	Totals     4046     4046
[09/09 23:35:46   3262s] 
[09/09 23:35:46   3262s]  *** End Verify DRC (CPU: 0:00:15.6  ELAPSED TIME: 8.00  MEM: 8.0M) ***
[09/09 23:35:46   3262s] 
[09/09 23:35:46   3262s] <CMD> verify_connectivity -type regular
[09/09 23:35:46   3262s] VERIFY_CONNECTIVITY use new engine.
[09/09 23:35:46   3262s] 
[09/09 23:35:46   3262s] ******** Start: VERIFY CONNECTIVITY ********
[09/09 23:35:46   3262s] Start Time: Tue Sep  9 23:35:46 2025
[09/09 23:35:46   3262s] 
[09/09 23:35:46   3262s] Design Name: croc_chip
[09/09 23:35:46   3262s] Database Units: 1000
[09/09 23:35:46   3262s] Design Boundary: (0.0000, 0.0000) (1840.3200, 1840.0200)
[09/09 23:35:46   3262s] Error Limit = 1000; Warning Limit = 50
[09/09 23:35:46   3262s] Check specified nets
[09/09 23:35:46   3262s] Use 2 pthreads
[09/09 23:35:47   3264s] 
[09/09 23:35:47   3264s] Begin Summary 
[09/09 23:35:47   3264s]   Found no problems or warnings.
[09/09 23:35:47   3264s] End Summary
[09/09 23:35:47   3264s] 
[09/09 23:35:47   3264s] End Time: Tue Sep  9 23:35:47 2025
[09/09 23:35:47   3264s] Time Elapsed: 0:00:01.0
[09/09 23:35:47   3264s] 
[09/09 23:35:47   3264s] ******** End: VERIFY CONNECTIVITY ********
[09/09 23:35:47   3264s]   Verification Complete : 0 Viols.  0 Wrngs.
[09/09 23:35:47   3264s]   (CPU Time: 0:00:02.6  MEM: 0.000M)
[09/09 23:35:47   3264s] 
[09/09 23:36:03   3266s] <CMD> checkPlace
[09/09 23:36:03   3266s] OPERPROF: Starting checkPlace at level 1, MEM:2796.8M
[09/09 23:36:03   3266s] #spOpts: N=130 
[09/09 23:36:03   3266s] All LLGs are deleted
[09/09 23:36:03   3266s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2796.8M
[09/09 23:36:03   3266s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2796.8M
[09/09 23:36:03   3266s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2796.8M
[09/09 23:36:03   3266s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2796.8M
[09/09 23:36:03   3266s] Core basic site is CoreSite
[09/09 23:36:03   3266s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/09 23:36:03   3266s] SiteArray: non-trimmed site array dimensions = 302 x 2384
[09/09 23:36:03   3266s] SiteArray: use 3,092,480 bytes
[09/09 23:36:03   3266s] SiteArray: current memory after site array memory allocation 2796.8M
[09/09 23:36:03   3266s] SiteArray: FP blocked sites are writable
[09/09 23:36:03   3266s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[09/09 23:36:03   3266s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2796.8M
[09/09 23:36:03   3266s] Process 60003 wires and vias for routing blockage analysis
[09/09 23:36:03   3266s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.114, REAL:0.058, MEM:2796.8M
[09/09 23:36:03   3266s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.204, REAL:0.119, MEM:2796.8M
[09/09 23:36:03   3266s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.213, REAL:0.128, MEM:2796.8M
[09/09 23:36:03   3266s] Begin checking placement ... (start mem=2796.8M, init mem=2796.8M)
[09/09 23:36:03   3267s] 
[09/09 23:36:03   3267s] Running CheckPlace using 2 threads!...
[09/09 23:36:04   3269s] 
[09/09 23:36:04   3269s] ...checkPlace MT is done!
[09/09 23:36:04   3269s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2796.8M
[09/09 23:36:05   3269s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.067, REAL:0.068, MEM:2796.8M
[09/09 23:36:05   3269s] Pre-route DRC Violation:	194
[09/09 23:36:05   3269s] *info: Placed = 107924         (Fixed = 8322)
[09/09 23:36:05   3269s] *info: Unplaced = 0           
[09/09 23:36:05   3269s] Placement Density:100.00%(1063714/1063714)
[09/09 23:36:05   3269s] Placement Density (including fixed std cells):100.00%(1080976/1080976)
[09/09 23:36:05   3269s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2796.8M
[09/09 23:36:05   3269s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.032, REAL:0.032, MEM:2796.8M
[09/09 23:36:05   3269s] Finished checkPlace (total: cpu=0:00:02.6, real=0:00:02.0; vio checks: cpu=0:00:02.3, real=0:00:02.0; mem=2796.8M)
[09/09 23:36:05   3269s] OPERPROF: Finished checkPlace at level 1, CPU:2.617, REAL:1.585, MEM:2796.8M
[09/09 23:36:12   3270s] invalid command name "defineplace"
[09/09 23:36:17   3270s] <CMD> win
[09/09 23:36:18   3270s] <CMD> fit
[09/09 23:36:20   3270s] <CMD> setLayerPreference violation -isVisible 1
[09/09 23:36:22   3271s] <CMD> setLayerPreference violation -isVisible 0
[09/09 23:36:23   3271s] <CMD> setLayerPreference violation -isVisible 1
[09/09 23:36:23   3271s] <CMD> setLayerPreference violation -isVisible 0
[09/09 23:38:40   3285s] <CMD> saveDesign 06done
[09/09 23:38:40   3285s] The in-memory database contained RC information but was not saved. To save 
[09/09 23:38:40   3285s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[09/09 23:38:40   3285s] so it should only be saved when it is really desired.
[09/09 23:38:40   3285s] % Begin save design ... (date=09/09 23:38:40, mem=2053.3M)
[09/09 23:38:40   3285s] % Begin Save ccopt configuration ... (date=09/09 23:38:40, mem=2053.3M)
[09/09 23:38:40   3286s] % End Save ccopt configuration ... (date=09/09 23:38:40, total cpu=0:00:00.3, real=0:00:00.0, peak res=2053.3M, current mem=2053.3M)
[09/09 23:38:40   3286s] % Begin Save netlist data ... (date=09/09 23:38:40, mem=2053.3M)
[09/09 23:38:40   3286s] Writing Binary DB to 06done.dat/vbin/croc_chip.v.bin in multi-threaded mode...
[09/09 23:38:40   3286s] % End Save netlist data ... (date=09/09 23:38:40, total cpu=0:00:00.2, real=0:00:00.0, peak res=2053.3M, current mem=2051.9M)
[09/09 23:38:40   3286s] Saving symbol-table file ...
[09/09 23:38:41   3286s] Saving congestion map file 06done.dat/croc_chip.route.congmap.gz ...
[09/09 23:38:41   3286s] % Begin Save AAE data ... (date=09/09 23:38:41, mem=2052.4M)
[09/09 23:38:41   3286s] Saving AAE Data ...
[09/09 23:38:41   3286s] % End Save AAE data ... (date=09/09 23:38:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=2052.4M, current mem=2052.4M)
[09/09 23:38:41   3286s] Saving /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/scheduling_file.cts in 06done.dat/scheduling_file.cts
[09/09 23:38:41   3286s] Saving preference file 06done.dat/gui.pref.tcl ...
[09/09 23:38:41   3286s] Saving mode setting ...
[09/09 23:38:41   3286s] Saving global file ...
[09/09 23:38:41   3286s] % Begin Save floorplan data ... (date=09/09 23:38:41, mem=2053.2M)
[09/09 23:38:41   3286s] Saving floorplan file ...
[09/09 23:38:42   3287s] % End Save floorplan data ... (date=09/09 23:38:42, total cpu=0:00:00.2, real=0:00:01.0, peak res=2053.2M, current mem=2053.2M)
[09/09 23:38:42   3287s] Saving PG file 06done.dat/croc_chip.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Tue Sep  9 23:38:42 2025)
[09/09 23:38:42   3287s] *** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=2805.7M) ***
[09/09 23:38:42   3287s] Saving Drc markers ...
[09/09 23:38:42   3287s] ... 4270 markers are saved ...
[09/09 23:38:42   3287s] ... 4046 geometry drc markers are saved ...
[09/09 23:38:42   3287s] ... 16 antenna drc markers are saved ...
[09/09 23:38:42   3287s] % Begin Save placement data ... (date=09/09 23:38:42, mem=2053.4M)
[09/09 23:38:42   3287s] ** Saving stdCellPlacement_binary (version# 2) ...
[09/09 23:38:42   3287s] Save Adaptive View Pruning View Names to Binary file
[09/09 23:38:42   3287s] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=2808.7M) ***
[09/09 23:38:42   3287s] % End Save placement data ... (date=09/09 23:38:42, total cpu=0:00:00.1, real=0:00:00.0, peak res=2053.4M, current mem=2053.4M)
[09/09 23:38:42   3287s] % Begin Save routing data ... (date=09/09 23:38:42, mem=2053.4M)
[09/09 23:38:42   3287s] Saving route file ...
[09/09 23:38:43   3288s] *** Completed saveRoute (cpu=0:00:00.6 real=0:00:01.0 mem=2805.7M) ***
[09/09 23:38:43   3288s] % End Save routing data ... (date=09/09 23:38:43, total cpu=0:00:00.6, real=0:00:01.0, peak res=2053.6M, current mem=2053.6M)
[09/09 23:38:43   3288s] Saving property file 06done.dat/croc_chip.prop
[09/09 23:38:43   3288s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2808.7M) ***
[09/09 23:38:43   3288s] #Saving pin access data to file 06done.dat/croc_chip.apa ...
[09/09 23:38:44   3289s] #
[09/09 23:38:44   3289s] % Begin Save power constraints data ... (date=09/09 23:38:44, mem=2053.6M)
[09/09 23:38:44   3289s] % End Save power constraints data ... (date=09/09 23:38:44, total cpu=0:00:00.1, real=0:00:00.0, peak res=2053.6M, current mem=2053.6M)
[09/09 23:38:50   3294s] Generated self-contained design 06done.dat
[09/09 23:38:50   3294s] % End save design ... (date=09/09 23:38:50, total cpu=0:00:08.5, real=0:00:10.0, peak res=2054.3M, current mem=2050.4M)
[09/09 23:38:50   3294s] *** Message Summary: 0 warning(s), 0 error(s)
[09/09 23:38:50   3294s] 
[09/09 23:40:11   3302s] <CMD> win
[09/09 23:40:13   3302s] <CMD> setLayerPreference violation -isVisible 1
[09/09 23:40:14   3302s] <CMD> setLayerPreference violation -isVisible 0
[09/09 23:40:16   3303s] <CMD> setLayerPreference node_layer -isVisible 1
[09/09 23:40:18   3303s] <CMD> zoomBox 28.57200 51.03700 1768.21400 1771.45600
[09/09 23:40:18   3303s] <CMD> zoomBox 140.54300 172.61900 1619.23900 1634.97600
[09/09 23:40:19   3304s] <CMD> zoomBox 222.23900 279.64100 1479.13000 1522.64400
[09/09 23:40:20   3304s] <CMD> zoomBox 291.68000 370.60900 1360.03800 1427.16200
[09/09 23:40:21   3304s] <CMD> fit
[09/09 23:40:27   3305s] <CMD> setLayerPreference node_track -isVisible 1
[09/09 23:40:28   3306s] <CMD> setLayerPreference node_overlay -isVisible 1
[09/09 23:40:28   3306s] 
[09/09 23:40:28   3306s] 
[09/09 23:40:28   3306s] 
[09/09 23:40:28   3306s] <CMD> setLayerPreference congestH -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff}
[09/09 23:40:28   3306s] <CMD> setLayerPreference congestV -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff}
[09/09 23:40:28   3306s] <CMD> fit
[09/09 23:40:29   3306s] <CMD> setLayerPreference node_overlay -isVisible 0
[09/09 23:40:30   3306s] <CMD> setLayerPreference node_overlay -isVisible 1
[09/09 23:40:30   3307s] <CMD> fit
[09/09 23:40:31   3307s] <CMD> setLayerPreference node_overlay -isVisible 0
[09/09 23:40:35   3308s] <CMD> fit
[09/09 23:40:37   3308s] <CMD> zoomBox -384.15300 339.36600 2258.19900 1395.91900
[09/09 23:40:38   3309s] <CMD> zoomBox 369.64300 604.40200 1542.07100 1073.20100
[09/09 23:40:39   3309s] <CMD> zoomBox 818.33200 762.10200 1137.80900 889.84600
[09/09 23:40:39   3309s] <CMD> zoomBox 898.66100 790.33500 1065.43200 857.01900
[09/09 23:40:40   3309s] <CMD> zoomBox 911.81900 794.96000 1053.57600 851.64200
[09/09 23:40:40   3309s] <CMD> zoomBox 940.59400 805.07300 1027.65100 839.88300
[09/09 23:40:40   3309s] <CMD> zoomBox 962.48100 812.76600 1007.92800 830.93800
[09/09 23:40:41   3309s] <CMD> zoomBox 966.06600 814.02600 1004.69800 829.47300
[09/09 23:40:41   3309s] <CMD> zoomBox 973.90700 816.78100 997.63300 826.26800
[09/09 23:40:42   3310s] <CMD> zoomBox 976.20200 817.42900 996.36900 825.49300
[09/09 23:40:42   3310s] <CMD> zoomBox 979.81000 818.44700 994.38300 824.27400
[09/09 23:40:43   3310s] <CMD> fit
[09/09 23:40:44   3310s] <CMD> zoomBox -1257.05600 46.70900 3045.56900 1767.12800
[09/09 23:40:44   3310s] <CMD> zoomBox -298.90800 422.42400 1947.09100 1320.49400
[09/09 23:40:45   3311s] <CMD> zoomBox 541.46000 751.95400 983.64200 928.76200
[09/09 23:40:45   3311s] <CMD> zoomBox 639.93000 790.56600 870.75200 882.86100
[09/09 23:40:46   3311s] <CMD> zoomBox 699.74900 814.02200 802.16900 854.97500
[09/09 23:40:46   3311s] <CMD> zoomBox 718.16100 821.24300 781.05900 846.39300
[09/09 23:40:46   3311s] <CMD> zoomBox 729.80300 825.81000 768.43200 841.25600
[09/09 23:40:48   3311s] <CMD> fit
[09/09 23:40:49   3312s] <CMD> zoomBox -572.32100 159.32400 2070.03000 1215.87700
[09/09 23:40:50   3312s] <CMD> zoomBox -130.21400 282.00600 1492.52200 930.86200
[09/09 23:40:50   3312s] <CMD> zoomBox 381.67400 424.05100 823.85900 600.86000
[09/09 23:40:51   3312s] <CMD> zoomBox 435.86900 439.35500 755.34900 567.10000
[09/09 23:40:52   3312s] <CMD> zoomBox 457.03500 445.33200 728.59300 553.91500
[09/09 23:40:53   3313s] <CMD> zoomBox 475.02500 450.41200 705.85000 542.70800
[09/09 23:40:53   3313s] <CMD> zoomBox 514.36400 461.52100 656.12100 518.20300
[09/09 23:40:54   3313s] <CMD> zoomBox 523.75500 464.17300 644.24900 512.35300
[09/09 23:40:54   3313s] <CMD> zoomBox 531.73800 466.42700 634.15800 507.38000
[09/09 23:40:55   3313s] <CMD> zoomBox 538.52300 468.34300 625.58000 503.15300
[09/09 23:40:55   3313s] <CMD> zoomBox 549.19300 471.35600 612.09200 496.50600
[09/09 23:40:58   3313s] <CMD> setLayerPreference node_layer -isVisible 0
[09/09 23:40:59   3314s] <CMD> zoomBox 543.03600 469.12400 617.03500 498.71300
[09/09 23:40:59   3314s] <CMD> zoomBox 517.26800 459.77600 637.76700 507.95800
[09/09 23:40:59   3314s] <CMD> fit
[09/09 23:40:59   3314s] <CMD> zoomBox -1610.79600 -92.00100 3451.11600 1932.02100
[09/09 23:41:00   3314s] <CMD> zoomBox -1221.40500 66.20700 3081.22100 1786.62600
[09/09 23:41:01   3314s] <CMD> zoomBox -609.08700 314.98800 2499.56300 1557.99200
[09/09 23:41:01   3314s] <CMD> zoomBox -57.45800 434.90700 1565.28000 1083.76400
[09/09 23:41:02   3314s] <CMD> zoomBox 178.67700 479.01000 1175.24300 877.49000
[09/09 23:41:03   3315s] <CMD> zoomBox 356.08100 536.48200 876.29900 744.49300
[09/09 23:41:04   3315s] <CMD> zoomBox 383.79000 547.35900 825.97600 724.16900
[09/09 23:41:04   3315s] <CMD> zoomBox 407.34100 556.60500 783.20100 706.89400
[09/10 22:08:11  11590s] <CMD> win
[09/10 22:08:12  11590s] <CMD> fit
[09/10 22:08:13  11590s] <CMD> zoomBox -1203.02100 37.79600 3099.60500 1758.21500
[09/10 22:08:13  11590s] <CMD> zoomBox -311.36900 321.61400 2330.98100 1378.16600
[09/10 22:08:14  11590s] <CMD> zoomBox 387.32400 483.77700 1766.65000 1035.30500
[09/10 22:08:14  11590s] <CMD> zoomBox 812.76900 581.88300 1424.78300 826.59900
[09/10 22:08:14  11590s] <CMD> zoomBox 867.72800 593.06300 1387.94100 801.07200
[09/10 22:08:15  11590s] <CMD> zoomBox 914.44400 602.56600 1356.62500 779.37400
