
****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/OLED/OLED.hw/webtalk/labtool_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:07 . Memory (MB): peak = 302.023 ; gain = 0.000 ; free physical = 335 ; free virtual = 10942
INFO: [Common 17-206] Exiting Webtalk at Thu Jan 24 15:11:35 2019...
