
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//psfxtable_gcc_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000400ba8 <.init>:
  400ba8:	stp	x29, x30, [sp, #-16]!
  400bac:	mov	x29, sp
  400bb0:	bl	40160c <ferror@plt+0x84c>
  400bb4:	ldp	x29, x30, [sp], #16
  400bb8:	ret

Disassembly of section .plt:

0000000000400bc0 <exit@plt-0x20>:
  400bc0:	stp	x16, x30, [sp, #-16]!
  400bc4:	adrp	x16, 413000 <ferror@plt+0x12240>
  400bc8:	ldr	x17, [x16, #4088]
  400bcc:	add	x16, x16, #0xff8
  400bd0:	br	x17
  400bd4:	nop
  400bd8:	nop
  400bdc:	nop

0000000000400be0 <exit@plt>:
  400be0:	adrp	x16, 414000 <ferror@plt+0x13240>
  400be4:	ldr	x17, [x16]
  400be8:	add	x16, x16, #0x0
  400bec:	br	x17

0000000000400bf0 <perror@plt>:
  400bf0:	adrp	x16, 414000 <ferror@plt+0x13240>
  400bf4:	ldr	x17, [x16, #8]
  400bf8:	add	x16, x16, #0x8
  400bfc:	br	x17

0000000000400c00 <fputc@plt>:
  400c00:	adrp	x16, 414000 <ferror@plt+0x13240>
  400c04:	ldr	x17, [x16, #16]
  400c08:	add	x16, x16, #0x10
  400c0c:	br	x17

0000000000400c10 <fclose@plt>:
  400c10:	adrp	x16, 414000 <ferror@plt+0x13240>
  400c14:	ldr	x17, [x16, #24]
  400c18:	add	x16, x16, #0x18
  400c1c:	br	x17

0000000000400c20 <fopen@plt>:
  400c20:	adrp	x16, 414000 <ferror@plt+0x13240>
  400c24:	ldr	x17, [x16, #32]
  400c28:	add	x16, x16, #0x20
  400c2c:	br	x17

0000000000400c30 <malloc@plt>:
  400c30:	adrp	x16, 414000 <ferror@plt+0x13240>
  400c34:	ldr	x17, [x16, #40]
  400c38:	add	x16, x16, #0x28
  400c3c:	br	x17

0000000000400c40 <strncmp@plt>:
  400c40:	adrp	x16, 414000 <ferror@plt+0x13240>
  400c44:	ldr	x17, [x16, #48]
  400c48:	add	x16, x16, #0x30
  400c4c:	br	x17

0000000000400c50 <bindtextdomain@plt>:
  400c50:	adrp	x16, 414000 <ferror@plt+0x13240>
  400c54:	ldr	x17, [x16, #56]
  400c58:	add	x16, x16, #0x38
  400c5c:	br	x17

0000000000400c60 <__libc_start_main@plt>:
  400c60:	adrp	x16, 414000 <ferror@plt+0x13240>
  400c64:	ldr	x17, [x16, #64]
  400c68:	add	x16, x16, #0x40
  400c6c:	br	x17

0000000000400c70 <__printf_chk@plt>:
  400c70:	adrp	x16, 414000 <ferror@plt+0x13240>
  400c74:	ldr	x17, [x16, #72]
  400c78:	add	x16, x16, #0x48
  400c7c:	br	x17

0000000000400c80 <realloc@plt>:
  400c80:	adrp	x16, 414000 <ferror@plt+0x13240>
  400c84:	ldr	x17, [x16, #80]
  400c88:	add	x16, x16, #0x50
  400c8c:	br	x17

0000000000400c90 <strdup@plt>:
  400c90:	adrp	x16, 414000 <ferror@plt+0x13240>
  400c94:	ldr	x17, [x16, #88]
  400c98:	add	x16, x16, #0x58
  400c9c:	br	x17

0000000000400ca0 <strrchr@plt>:
  400ca0:	adrp	x16, 414000 <ferror@plt+0x13240>
  400ca4:	ldr	x17, [x16, #96]
  400ca8:	add	x16, x16, #0x60
  400cac:	br	x17

0000000000400cb0 <__gmon_start__@plt>:
  400cb0:	adrp	x16, 414000 <ferror@plt+0x13240>
  400cb4:	ldr	x17, [x16, #104]
  400cb8:	add	x16, x16, #0x68
  400cbc:	br	x17

0000000000400cc0 <abort@plt>:
  400cc0:	adrp	x16, 414000 <ferror@plt+0x13240>
  400cc4:	ldr	x17, [x16, #112]
  400cc8:	add	x16, x16, #0x70
  400ccc:	br	x17

0000000000400cd0 <feof@plt>:
  400cd0:	adrp	x16, 414000 <ferror@plt+0x13240>
  400cd4:	ldr	x17, [x16, #120]
  400cd8:	add	x16, x16, #0x78
  400cdc:	br	x17

0000000000400ce0 <textdomain@plt>:
  400ce0:	adrp	x16, 414000 <ferror@plt+0x13240>
  400ce4:	ldr	x17, [x16, #128]
  400ce8:	add	x16, x16, #0x80
  400cec:	br	x17

0000000000400cf0 <__fprintf_chk@plt>:
  400cf0:	adrp	x16, 414000 <ferror@plt+0x13240>
  400cf4:	ldr	x17, [x16, #136]
  400cf8:	add	x16, x16, #0x88
  400cfc:	br	x17

0000000000400d00 <strcmp@plt>:
  400d00:	adrp	x16, 414000 <ferror@plt+0x13240>
  400d04:	ldr	x17, [x16, #144]
  400d08:	add	x16, x16, #0x90
  400d0c:	br	x17

0000000000400d10 <__ctype_b_loc@plt>:
  400d10:	adrp	x16, 414000 <ferror@plt+0x13240>
  400d14:	ldr	x17, [x16, #152]
  400d18:	add	x16, x16, #0x98
  400d1c:	br	x17

0000000000400d20 <strtol@plt>:
  400d20:	adrp	x16, 414000 <ferror@plt+0x13240>
  400d24:	ldr	x17, [x16, #160]
  400d28:	add	x16, x16, #0xa0
  400d2c:	br	x17

0000000000400d30 <fread@plt>:
  400d30:	adrp	x16, 414000 <ferror@plt+0x13240>
  400d34:	ldr	x17, [x16, #168]
  400d38:	add	x16, x16, #0xa8
  400d3c:	br	x17

0000000000400d40 <free@plt>:
  400d40:	adrp	x16, 414000 <ferror@plt+0x13240>
  400d44:	ldr	x17, [x16, #176]
  400d48:	add	x16, x16, #0xb0
  400d4c:	br	x17

0000000000400d50 <strndup@plt>:
  400d50:	adrp	x16, 414000 <ferror@plt+0x13240>
  400d54:	ldr	x17, [x16, #184]
  400d58:	add	x16, x16, #0xb8
  400d5c:	br	x17

0000000000400d60 <strchr@plt>:
  400d60:	adrp	x16, 414000 <ferror@plt+0x13240>
  400d64:	ldr	x17, [x16, #192]
  400d68:	add	x16, x16, #0xc0
  400d6c:	br	x17

0000000000400d70 <fwrite@plt>:
  400d70:	adrp	x16, 414000 <ferror@plt+0x13240>
  400d74:	ldr	x17, [x16, #200]
  400d78:	add	x16, x16, #0xc8
  400d7c:	br	x17

0000000000400d80 <dcgettext@plt>:
  400d80:	adrp	x16, 414000 <ferror@plt+0x13240>
  400d84:	ldr	x17, [x16, #208]
  400d88:	add	x16, x16, #0xd0
  400d8c:	br	x17

0000000000400d90 <putchar@plt>:
  400d90:	adrp	x16, 414000 <ferror@plt+0x13240>
  400d94:	ldr	x17, [x16, #216]
  400d98:	add	x16, x16, #0xd8
  400d9c:	br	x17

0000000000400da0 <fgets@plt>:
  400da0:	adrp	x16, 414000 <ferror@plt+0x13240>
  400da4:	ldr	x17, [x16, #224]
  400da8:	add	x16, x16, #0xe0
  400dac:	br	x17

0000000000400db0 <setlocale@plt>:
  400db0:	adrp	x16, 414000 <ferror@plt+0x13240>
  400db4:	ldr	x17, [x16, #232]
  400db8:	add	x16, x16, #0xe8
  400dbc:	br	x17

0000000000400dc0 <ferror@plt>:
  400dc0:	adrp	x16, 414000 <ferror@plt+0x13240>
  400dc4:	ldr	x17, [x16, #240]
  400dc8:	add	x16, x16, #0xf0
  400dcc:	br	x17

Disassembly of section .text:

0000000000400dd0 <.text>:
  400dd0:	sub	sp, sp, #0xe0
  400dd4:	stp	x29, x30, [sp, #16]
  400dd8:	add	x29, sp, #0x10
  400ddc:	stp	x23, x24, [sp, #64]
  400de0:	mov	w23, w0
  400de4:	mov	w0, #0x8                   	// #8
  400de8:	str	w0, [sp, #196]
  400dec:	ldr	x0, [x1]
  400df0:	stp	x19, x20, [sp, #32]
  400df4:	adrp	x19, 402000 <ferror@plt+0x1240>
  400df8:	stp	x21, x22, [sp, #48]
  400dfc:	mov	x22, x1
  400e00:	add	x19, x19, #0xd70
  400e04:	str	x1, [sp, #120]
  400e08:	bl	402980 <ferror@plt+0x1bc0>
  400e0c:	adrp	x0, 402000 <ferror@plt+0x1240>
  400e10:	add	x0, x0, #0xee0
  400e14:	mov	x1, x0
  400e18:	str	x0, [sp, #120]
  400e1c:	mov	w0, #0x6                   	// #6
  400e20:	bl	400db0 <setlocale@plt>
  400e24:	adrp	x1, 402000 <ferror@plt+0x1240>
  400e28:	add	x1, x1, #0xd58
  400e2c:	mov	x0, x19
  400e30:	bl	400c50 <bindtextdomain@plt>
  400e34:	mov	x0, x19
  400e38:	bl	400ce0 <textdomain@plt>
  400e3c:	cmp	w23, #0x2
  400e40:	b.ne	400fa8 <ferror@plt+0x1e8>  // b.any
  400e44:	ldr	x0, [x22, #8]
  400e48:	adrp	x1, 402000 <ferror@plt+0x1240>
  400e4c:	add	x1, x1, #0xd78
  400e50:	bl	400d00 <strcmp@plt>
  400e54:	cbz	w0, 4014a4 <ferror@plt+0x6e4>
  400e58:	str	xzr, [sp, #216]
  400e5c:	bl	4029b8 <ferror@plt+0x1bf8>
  400e60:	adrp	x1, 402000 <ferror@plt+0x1240>
  400e64:	add	x1, x1, #0xd80
  400e68:	bl	400d00 <strcmp@plt>
  400e6c:	cbz	w0, 40148c <ferror@plt+0x6cc>
  400e70:	bl	4029b8 <ferror@plt+0x1bf8>
  400e74:	adrp	x1, 402000 <ferror@plt+0x1240>
  400e78:	add	x1, x1, #0xdb8
  400e7c:	bl	400d00 <strcmp@plt>
  400e80:	str	w0, [sp, #148]
  400e84:	cbz	w0, 401388 <ferror@plt+0x5c8>
  400e88:	bl	4029b8 <ferror@plt+0x1bf8>
  400e8c:	adrp	x1, 402000 <ferror@plt+0x1240>
  400e90:	add	x1, x1, #0xde8
  400e94:	bl	400d00 <strcmp@plt>
  400e98:	cbz	w0, 401418 <ferror@plt+0x658>
  400e9c:	stp	x25, x26, [sp, #80]
  400ea0:	cmp	w23, #0x1
  400ea4:	stp	x27, x28, [sp, #96]
  400ea8:	b.le	40144c <ferror@plt+0x68c>
  400eac:	adrp	x0, 402000 <ferror@plt+0x1240>
  400eb0:	add	x0, x0, #0xe40
  400eb4:	adrp	x28, 402000 <ferror@plt+0x1240>
  400eb8:	add	x1, x28, #0xe20
  400ebc:	str	x0, [sp, #152]
  400ec0:	adrp	x0, 402000 <ferror@plt+0x1240>
  400ec4:	add	x0, x0, #0xe38
  400ec8:	adrp	x27, 402000 <ferror@plt+0x1240>
  400ecc:	sub	w25, w23, #0x1
  400ed0:	add	x27, x27, #0xe30
  400ed4:	mov	w28, #0x1                   	// #1
  400ed8:	mov	x19, #0x0                   	// #0
  400edc:	mov	x20, #0x0                   	// #0
  400ee0:	mov	x21, #0x0                   	// #0
  400ee4:	stp	xzr, x1, [sp, #128]
  400ee8:	adrp	x1, 402000 <ferror@plt+0x1240>
  400eec:	add	x1, x1, #0xe28
  400ef0:	str	wzr, [sp, #148]
  400ef4:	stp	x0, x1, [sp, #160]
  400ef8:	adrp	x0, 402000 <ferror@plt+0x1240>
  400efc:	add	x0, x0, #0xe18
  400f00:	str	x0, [sp, #176]
  400f04:	b	400f3c <ferror@plt+0x17c>
  400f08:	ldrb	w0, [x26, #1]
  400f0c:	cmp	w0, #0x69
  400f10:	b.ne	400f50 <ferror@plt+0x190>  // b.any
  400f14:	ldrb	w0, [x26, #2]
  400f18:	cbnz	w0, 400f50 <ferror@plt+0x190>
  400f1c:	cmp	w25, w28
  400f20:	b.le	400f60 <ferror@plt+0x1a0>
  400f24:	add	x24, x22, x24
  400f28:	add	w28, w28, #0x1
  400f2c:	ldr	x21, [x24, #8]
  400f30:	add	w28, w28, #0x1
  400f34:	cmp	w23, w28
  400f38:	b.le	401440 <ferror@plt+0x680>
  400f3c:	ldr	x26, [x22, w28, sxtw #3]
  400f40:	sbfiz	x24, x28, #3, #32
  400f44:	ldrb	w0, [x26]
  400f48:	cmp	w0, #0x2d
  400f4c:	b.eq	400f08 <ferror@plt+0x148>  // b.none
  400f50:	ldr	x1, [sp, #176]
  400f54:	mov	x0, x26
  400f58:	bl	400d00 <strcmp@plt>
  400f5c:	cbz	w0, 400f1c <ferror@plt+0x15c>
  400f60:	ldr	x1, [sp, #136]
  400f64:	mov	x0, x26
  400f68:	bl	400d00 <strcmp@plt>
  400f6c:	cbz	w0, 4013a0 <ferror@plt+0x5e0>
  400f70:	ldr	x1, [sp, #168]
  400f74:	mov	x0, x26
  400f78:	bl	400d00 <strcmp@plt>
  400f7c:	cbz	w0, 4013a0 <ferror@plt+0x5e0>
  400f80:	mov	x1, x27
  400f84:	mov	x0, x26
  400f88:	bl	400d00 <strcmp@plt>
  400f8c:	cbnz	w0, 4013cc <ferror@plt+0x60c>
  400f90:	cmp	w25, w28
  400f94:	b.le	4013f4 <ferror@plt+0x634>
  400f98:	add	x24, x22, x24
  400f9c:	add	w28, w28, #0x1
  400fa0:	ldr	x20, [x24, #8]
  400fa4:	b	400f30 <ferror@plt+0x170>
  400fa8:	str	xzr, [sp, #216]
  400fac:	bl	4029b8 <ferror@plt+0x1bf8>
  400fb0:	adrp	x1, 402000 <ferror@plt+0x1240>
  400fb4:	add	x1, x1, #0xd80
  400fb8:	bl	400d00 <strcmp@plt>
  400fbc:	str	w0, [sp, #148]
  400fc0:	cbnz	w0, 4014b0 <ferror@plt+0x6f0>
  400fc4:	cmp	w23, #0x4
  400fc8:	b.ne	40148c <ferror@plt+0x6cc>  // b.any
  400fcc:	ldp	x21, x20, [x22, #8]
  400fd0:	mov	x19, #0x0                   	// #0
  400fd4:	ldr	x0, [x22, #24]
  400fd8:	str	x0, [sp, #128]
  400fdc:	cbz	x21, 40137c <ferror@plt+0x5bc>
  400fe0:	ldrb	w0, [x21]
  400fe4:	cmp	w0, #0x2d
  400fe8:	b.ne	40134c <ferror@plt+0x58c>  // b.any
  400fec:	ldrb	w0, [x21, #1]
  400ff0:	cbnz	w0, 40134c <ferror@plt+0x58c>
  400ff4:	adrp	x0, 414000 <ferror@plt+0x13240>
  400ff8:	ldr	x22, [x0, #280]
  400ffc:	cbz	x20, 401024 <ferror@plt+0x264>
  401000:	ldrb	w0, [x20]
  401004:	cmp	w0, #0x2d
  401008:	b.eq	401320 <ferror@plt+0x560>  // b.none
  40100c:	adrp	x1, 402000 <ferror@plt+0x1240>
  401010:	mov	x0, x20
  401014:	add	x1, x1, #0xe90
  401018:	bl	400c20 <fopen@plt>
  40101c:	cbz	x0, 4014f8 <ferror@plt+0x738>
  401020:	mov	x20, x0
  401024:	ldr	x1, [sp, #128]
  401028:	cbz	x1, 401050 <ferror@plt+0x290>
  40102c:	ldrb	w0, [x1]
  401030:	cmp	w0, #0x2d
  401034:	b.eq	401334 <ferror@plt+0x574>  // b.none
  401038:	ldr	x0, [sp, #128]
  40103c:	adrp	x1, 402000 <ferror@plt+0x1240>
  401040:	add	x1, x1, #0xe98
  401044:	bl	400c20 <fopen@plt>
  401048:	cbz	x0, 401510 <ferror@plt+0x750>
  40104c:	str	x0, [sp, #128]
  401050:	cbz	x19, 401078 <ferror@plt+0x2b8>
  401054:	ldrb	w0, [x19]
  401058:	cmp	w0, #0x2d
  40105c:	b.eq	40130c <ferror@plt+0x54c>  // b.none
  401060:	adrp	x1, 402000 <ferror@plt+0x1240>
  401064:	mov	x0, x19
  401068:	add	x1, x1, #0xe98
  40106c:	bl	400c20 <fopen@plt>
  401070:	cbz	x0, 401528 <ferror@plt+0x768>
  401074:	mov	x19, x0
  401078:	cmp	x20, #0x0
  40107c:	adrp	x23, 414000 <ferror@plt+0x13240>
  401080:	add	x0, x23, #0x128
  401084:	add	x6, sp, #0xc0
  401088:	csel	x0, x0, xzr, eq  // eq = none
  40108c:	str	x0, [sp]
  401090:	add	x5, sp, #0xc4
  401094:	add	x4, sp, #0xcc
  401098:	add	x3, sp, #0xd8
  40109c:	add	x2, sp, #0xc8
  4010a0:	add	x1, sp, #0xd0
  4010a4:	mov	x0, x22
  4010a8:	mov	w7, #0x0                   	// #0
  4010ac:	bl	401d58 <ferror@plt+0xf98>
  4010b0:	cmn	w0, #0x1
  4010b4:	b.eq	401540 <ferror@plt+0x780>  // b.none
  4010b8:	mov	x0, x22
  4010bc:	bl	400c10 <fclose@plt>
  4010c0:	ldr	w0, [sp, #196]
  4010c4:	mov	w3, #0x1                   	// #1
  4010c8:	ldr	x1, [sp, #208]
  4010cc:	add	w2, w0, #0xe
  4010d0:	adds	w0, w0, #0x7
  4010d4:	ldr	w4, [sp, #204]
  4010d8:	csel	w0, w2, w0, mi  // mi = first
  4010dc:	ldr	w2, [sp, #192]
  4010e0:	str	w2, [sp, #152]
  4010e4:	asr	w0, w0, #3
  4010e8:	ldrb	w2, [x1]
  4010ec:	cmp	w0, #0x0
  4010f0:	str	w4, [sp, #168]
  4010f4:	csel	w0, w0, w3, ne  // ne = any
  4010f8:	str	w0, [sp, #176]
  4010fc:	str	x23, [sp, #184]
  401100:	cmp	w2, #0x36
  401104:	ldr	x22, [x23, #296]
  401108:	b.eq	4012b8 <ferror@plt+0x4f8>  // b.none
  40110c:	cmp	w2, #0x72
  401110:	b.ne	4012c4 <ferror@plt+0x504>  // b.any
  401114:	ldrb	w0, [x1, #1]
  401118:	cmp	w0, #0xb5
  40111c:	b.ne	4012c4 <ferror@plt+0x504>  // b.any
  401120:	ldrb	w0, [x1, #2]
  401124:	cmp	w0, #0x4a
  401128:	b.ne	4012c4 <ferror@plt+0x504>  // b.any
  40112c:	ldrb	w0, [x1, #3]
  401130:	mov	w1, #0x2                   	// #2
  401134:	str	w1, [sp, #160]
  401138:	cmp	w0, #0x86
  40113c:	b.ne	4012c4 <ferror@plt+0x504>  // b.any
  401140:	cbz	x20, 401158 <ferror@plt+0x398>
  401144:	ldr	w1, [sp, #152]
  401148:	mov	x0, x20
  40114c:	bl	401818 <ferror@plt+0xa58>
  401150:	mov	x0, x20
  401154:	bl	400c10 <fclose@plt>
  401158:	cbz	x19, 40124c <ferror@plt+0x48c>
  40115c:	cbz	x22, 40158c <ferror@plt+0x7cc>
  401160:	mov	x3, x21
  401164:	mov	x0, x19
  401168:	adrp	x2, 402000 <ferror@plt+0x1240>
  40116c:	mov	w1, #0x1                   	// #1
  401170:	add	x2, x2, #0xf10
  401174:	bl	400cf0 <__fprintf_chk@plt>
  401178:	ldr	w0, [sp, #192]
  40117c:	cmp	w0, #0x0
  401180:	b.le	401244 <ferror@plt+0x484>
  401184:	adrp	x20, 402000 <ferror@plt+0x1240>
  401188:	add	x20, x20, #0xf60
  40118c:	stp	x27, x28, [sp, #96]
  401190:	adrp	x28, 414000 <ferror@plt+0x13240>
  401194:	add	x28, x28, #0x128
  401198:	adrp	x27, 402000 <ferror@plt+0x1240>
  40119c:	mov	w24, #0x0                   	// #0
  4011a0:	add	x0, x27, #0xf40
  4011a4:	stp	x25, x26, [sp, #80]
  4011a8:	mov	x25, #0x0                   	// #0
  4011ac:	str	x0, [sp, #136]
  4011b0:	ldr	x2, [sp, #136]
  4011b4:	mov	w3, w24
  4011b8:	mov	x0, x19
  4011bc:	mov	w1, #0x1                   	// #1
  4011c0:	adrp	x22, 402000 <ferror@plt+0x1240>
  4011c4:	adrp	x23, 402000 <ferror@plt+0x1240>
  4011c8:	bl	400cf0 <__fprintf_chk@plt>
  4011cc:	add	x22, x22, #0xf48
  4011d0:	ldr	x0, [x28]
  4011d4:	ldr	x3, [sp, #120]
  4011d8:	ldr	x21, [x0, x25]
  4011dc:	cbz	x21, 40121c <ferror@plt+0x45c>
  4011e0:	ldr	x26, [x21, #16]
  4011e4:	add	x27, x23, #0xf50
  4011e8:	cbz	x26, 401210 <ferror@plt+0x450>
  4011ec:	nop
  4011f0:	ldr	w4, [x26, #16]
  4011f4:	mov	x2, x27
  4011f8:	mov	x0, x19
  4011fc:	mov	w1, #0x1                   	// #1
  401200:	bl	400cf0 <__fprintf_chk@plt>
  401204:	ldr	x26, [x26]
  401208:	mov	x3, x20
  40120c:	cbnz	x26, 4011f0 <ferror@plt+0x430>
  401210:	ldr	x21, [x21]
  401214:	mov	x3, x22
  401218:	cbnz	x21, 4011e0 <ferror@plt+0x420>
  40121c:	mov	x1, x19
  401220:	mov	w0, #0xa                   	// #10
  401224:	bl	400c00 <fputc@plt>
  401228:	add	w24, w24, #0x1
  40122c:	ldr	w0, [sp, #192]
  401230:	add	x25, x25, #0x18
  401234:	cmp	w0, w24
  401238:	b.gt	4011b0 <ferror@plt+0x3f0>
  40123c:	ldp	x25, x26, [sp, #80]
  401240:	ldp	x27, x28, [sp, #96]
  401244:	mov	x0, x19
  401248:	bl	400c10 <fclose@plt>
  40124c:	ldr	x19, [sp, #128]
  401250:	mov	x0, x19
  401254:	cbz	x19, 40129c <ferror@plt+0x4dc>
  401258:	ldr	w2, [sp, #152]
  40125c:	ldr	w1, [sp, #168]
  401260:	ldrsw	x4, [sp, #192]
  401264:	ldr	w5, [sp, #160]
  401268:	sdiv	w3, w1, w2
  40126c:	ldr	w1, [sp, #148]
  401270:	ldr	w2, [sp, #196]
  401274:	cmp	w1, #0x0
  401278:	ldr	x1, [sp, #184]
  40127c:	ldr	x6, [x1, #296]
  401280:	ldr	w1, [sp, #176]
  401284:	csel	x6, x6, xzr, eq  // eq = none
  401288:	sdiv	w3, w3, w1
  40128c:	ldr	x1, [sp, #216]
  401290:	bl	4026f0 <ferror@plt+0x1930>
  401294:	mov	x0, x19
  401298:	bl	400c10 <fclose@plt>
  40129c:	mov	w0, #0x0                   	// #0
  4012a0:	ldp	x29, x30, [sp, #16]
  4012a4:	ldp	x19, x20, [sp, #32]
  4012a8:	ldp	x21, x22, [sp, #48]
  4012ac:	ldp	x23, x24, [sp, #64]
  4012b0:	add	sp, sp, #0xe0
  4012b4:	ret
  4012b8:	ldrb	w0, [x1, #1]
  4012bc:	cmp	w0, #0x4
  4012c0:	b.eq	401410 <ferror@plt+0x650>  // b.none
  4012c4:	adrp	x1, 402000 <ferror@plt+0x1240>
  4012c8:	add	x1, x1, #0xec0
  4012cc:	mov	w2, #0x5                   	// #5
  4012d0:	stp	x25, x26, [sp, #80]
  4012d4:	stp	x27, x28, [sp, #96]
  4012d8:	mov	x0, #0x0                   	// #0
  4012dc:	bl	400d80 <dcgettext@plt>
  4012e0:	mov	x19, x0
  4012e4:	adrp	x1, 414000 <ferror@plt+0x13240>
  4012e8:	ldr	x20, [x1, #264]
  4012ec:	bl	4029b8 <ferror@plt+0x1bf8>
  4012f0:	mov	x2, x19
  4012f4:	mov	x3, x0
  4012f8:	mov	w1, #0x1                   	// #1
  4012fc:	mov	x0, x20
  401300:	bl	400cf0 <__fprintf_chk@plt>
  401304:	mov	w0, #0x41                  	// #65
  401308:	bl	400be0 <exit@plt>
  40130c:	ldrb	w0, [x19, #1]
  401310:	cbnz	w0, 401060 <ferror@plt+0x2a0>
  401314:	adrp	x0, 414000 <ferror@plt+0x13240>
  401318:	ldr	x19, [x0, #272]
  40131c:	b	401078 <ferror@plt+0x2b8>
  401320:	ldrb	w0, [x20, #1]
  401324:	cbnz	w0, 40100c <ferror@plt+0x24c>
  401328:	adrp	x0, 414000 <ferror@plt+0x13240>
  40132c:	ldr	x20, [x0, #280]
  401330:	b	401024 <ferror@plt+0x264>
  401334:	ldrb	w0, [x1, #1]
  401338:	cbnz	w0, 401038 <ferror@plt+0x278>
  40133c:	adrp	x0, 414000 <ferror@plt+0x13240>
  401340:	ldr	x0, [x0, #272]
  401344:	str	x0, [sp, #128]
  401348:	b	401050 <ferror@plt+0x290>
  40134c:	mov	x0, x21
  401350:	adrp	x1, 402000 <ferror@plt+0x1240>
  401354:	add	x1, x1, #0xe90
  401358:	bl	400c20 <fopen@plt>
  40135c:	mov	x22, x0
  401360:	cbnz	x0, 400ffc <ferror@plt+0x23c>
  401364:	mov	x0, x21
  401368:	stp	x25, x26, [sp, #80]
  40136c:	stp	x27, x28, [sp, #96]
  401370:	bl	400bf0 <perror@plt>
  401374:	mov	w0, #0x42                  	// #66
  401378:	bl	400be0 <exit@plt>
  40137c:	adrp	x21, 402000 <ferror@plt+0x1240>
  401380:	add	x21, x21, #0xd50
  401384:	b	400ff4 <ferror@plt+0x234>
  401388:	adrp	x19, 402000 <ferror@plt+0x1240>
  40138c:	mov	x20, #0x0                   	// #0
  401390:	add	x19, x19, #0xd50
  401394:	str	xzr, [sp, #128]
  401398:	ldr	x21, [x22, #8]
  40139c:	b	400fdc <ferror@plt+0x21c>
  4013a0:	cmp	w25, w28
  4013a4:	b.le	4013bc <ferror@plt+0x5fc>
  4013a8:	add	x24, x22, x24
  4013ac:	add	w28, w28, #0x1
  4013b0:	ldr	x0, [x24, #8]
  4013b4:	str	x0, [sp, #128]
  4013b8:	b	400f30 <ferror@plt+0x170>
  4013bc:	mov	x1, x27
  4013c0:	mov	x0, x26
  4013c4:	bl	400d00 <strcmp@plt>
  4013c8:	cbz	w0, 4013f4 <ferror@plt+0x634>
  4013cc:	ldr	x1, [sp, #160]
  4013d0:	mov	x0, x26
  4013d4:	bl	400d00 <strcmp@plt>
  4013d8:	cbnz	w0, 4013f4 <ferror@plt+0x634>
  4013dc:	cmp	w25, w28
  4013e0:	b.le	4013f4 <ferror@plt+0x634>
  4013e4:	add	x24, x22, x24
  4013e8:	add	w28, w28, #0x1
  4013ec:	ldr	x19, [x24, #8]
  4013f0:	b	400f30 <ferror@plt+0x170>
  4013f4:	ldr	x1, [sp, #152]
  4013f8:	mov	x0, x26
  4013fc:	bl	400d00 <strcmp@plt>
  401400:	cbnz	w0, 40144c <ferror@plt+0x68c>
  401404:	mov	w0, #0x1                   	// #1
  401408:	str	w0, [sp, #148]
  40140c:	b	400f30 <ferror@plt+0x170>
  401410:	str	w3, [sp, #160]
  401414:	b	401140 <ferror@plt+0x380>
  401418:	cmp	w23, #0x3
  40141c:	b.ne	4015a4 <ferror@plt+0x7e4>  // b.any
  401420:	mov	w0, #0x1                   	// #1
  401424:	str	w0, [sp, #148]
  401428:	ldr	x0, [x22, #16]
  40142c:	mov	x19, #0x0                   	// #0
  401430:	mov	x20, #0x0                   	// #0
  401434:	str	x0, [sp, #128]
  401438:	ldr	x21, [x22, #8]
  40143c:	b	400fdc <ferror@plt+0x21c>
  401440:	ldp	x25, x26, [sp, #80]
  401444:	ldp	x27, x28, [sp, #96]
  401448:	b	400fdc <ferror@plt+0x21c>
  40144c:	adrp	x1, 402000 <ferror@plt+0x1240>
  401450:	add	x1, x1, #0xe48
  401454:	mov	w2, #0x5                   	// #5
  401458:	mov	x0, #0x0                   	// #0
  40145c:	bl	400d80 <dcgettext@plt>
  401460:	adrp	x1, 414000 <ferror@plt+0x13240>
  401464:	mov	x19, x0
  401468:	ldr	x20, [x1, #264]
  40146c:	bl	4029b8 <ferror@plt+0x1bf8>
  401470:	mov	x2, x19
  401474:	mov	x3, x0
  401478:	mov	w1, #0x1                   	// #1
  40147c:	mov	x0, x20
  401480:	bl	400cf0 <__fprintf_chk@plt>
  401484:	mov	w0, #0x40                  	// #64
  401488:	bl	400be0 <exit@plt>
  40148c:	adrp	x1, 402000 <ferror@plt+0x1240>
  401490:	mov	w2, #0x5                   	// #5
  401494:	add	x1, x1, #0xd90
  401498:	stp	x25, x26, [sp, #80]
  40149c:	stp	x27, x28, [sp, #96]
  4014a0:	b	401458 <ferror@plt+0x698>
  4014a4:	stp	x25, x26, [sp, #80]
  4014a8:	stp	x27, x28, [sp, #96]
  4014ac:	bl	4029c8 <ferror@plt+0x1c08>
  4014b0:	bl	4029b8 <ferror@plt+0x1bf8>
  4014b4:	adrp	x1, 402000 <ferror@plt+0x1240>
  4014b8:	add	x1, x1, #0xdb8
  4014bc:	bl	400d00 <strcmp@plt>
  4014c0:	str	w0, [sp, #148]
  4014c4:	cbnz	w0, 400e88 <ferror@plt+0xc8>
  4014c8:	cmp	w23, #0x3
  4014cc:	b.eq	4014e8 <ferror@plt+0x728>  // b.none
  4014d0:	adrp	x1, 402000 <ferror@plt+0x1240>
  4014d4:	mov	w2, #0x5                   	// #5
  4014d8:	add	x1, x1, #0xdc8
  4014dc:	stp	x25, x26, [sp, #80]
  4014e0:	stp	x27, x28, [sp, #96]
  4014e4:	b	401458 <ferror@plt+0x698>
  4014e8:	mov	x20, #0x0                   	// #0
  4014ec:	str	xzr, [sp, #128]
  4014f0:	ldp	x21, x19, [x22, #8]
  4014f4:	b	400fdc <ferror@plt+0x21c>
  4014f8:	mov	x0, x20
  4014fc:	stp	x25, x26, [sp, #80]
  401500:	stp	x27, x28, [sp, #96]
  401504:	bl	400bf0 <perror@plt>
  401508:	mov	w0, #0x42                  	// #66
  40150c:	bl	400be0 <exit@plt>
  401510:	ldr	x0, [sp, #128]
  401514:	stp	x25, x26, [sp, #80]
  401518:	stp	x27, x28, [sp, #96]
  40151c:	bl	400bf0 <perror@plt>
  401520:	mov	w0, #0x49                  	// #73
  401524:	bl	400be0 <exit@plt>
  401528:	mov	x0, x19
  40152c:	stp	x25, x26, [sp, #80]
  401530:	stp	x27, x28, [sp, #96]
  401534:	bl	400bf0 <perror@plt>
  401538:	mov	w0, #0x49                  	// #73
  40153c:	bl	400be0 <exit@plt>
  401540:	mov	w2, #0x5                   	// #5
  401544:	adrp	x1, 402000 <ferror@plt+0x1240>
  401548:	mov	x0, #0x0                   	// #0
  40154c:	add	x1, x1, #0xea0
  401550:	stp	x25, x26, [sp, #80]
  401554:	stp	x27, x28, [sp, #96]
  401558:	bl	400d80 <dcgettext@plt>
  40155c:	adrp	x1, 414000 <ferror@plt+0x13240>
  401560:	mov	x19, x0
  401564:	ldr	x20, [x1, #264]
  401568:	bl	4029b8 <ferror@plt+0x1bf8>
  40156c:	mov	x4, x21
  401570:	mov	x3, x0
  401574:	mov	x2, x19
  401578:	mov	w1, #0x1                   	// #1
  40157c:	mov	x0, x20
  401580:	bl	400cf0 <__fprintf_chk@plt>
  401584:	mov	w0, #0x41                  	// #65
  401588:	bl	400be0 <exit@plt>
  40158c:	adrp	x1, 402000 <ferror@plt+0x1240>
  401590:	mov	w2, #0x5                   	// #5
  401594:	add	x1, x1, #0xee8
  401598:	stp	x25, x26, [sp, #80]
  40159c:	stp	x27, x28, [sp, #96]
  4015a0:	b	4012d8 <ferror@plt+0x518>
  4015a4:	adrp	x1, 402000 <ferror@plt+0x1240>
  4015a8:	mov	w2, #0x5                   	// #5
  4015ac:	add	x1, x1, #0xdf8
  4015b0:	stp	x25, x26, [sp, #80]
  4015b4:	stp	x27, x28, [sp, #96]
  4015b8:	b	401458 <ferror@plt+0x698>
  4015bc:	mov	x29, #0x0                   	// #0
  4015c0:	mov	x30, #0x0                   	// #0
  4015c4:	mov	x5, x0
  4015c8:	ldr	x1, [sp]
  4015cc:	add	x2, sp, #0x8
  4015d0:	mov	x6, sp
  4015d4:	movz	x0, #0x0, lsl #48
  4015d8:	movk	x0, #0x0, lsl #32
  4015dc:	movk	x0, #0x40, lsl #16
  4015e0:	movk	x0, #0xdd0
  4015e4:	movz	x3, #0x0, lsl #48
  4015e8:	movk	x3, #0x0, lsl #32
  4015ec:	movk	x3, #0x40, lsl #16
  4015f0:	movk	x3, #0x2af8
  4015f4:	movz	x4, #0x0, lsl #48
  4015f8:	movk	x4, #0x0, lsl #32
  4015fc:	movk	x4, #0x40, lsl #16
  401600:	movk	x4, #0x2b78
  401604:	bl	400c60 <__libc_start_main@plt>
  401608:	bl	400cc0 <abort@plt>
  40160c:	adrp	x0, 413000 <ferror@plt+0x12240>
  401610:	ldr	x0, [x0, #4064]
  401614:	cbz	x0, 40161c <ferror@plt+0x85c>
  401618:	b	400cb0 <__gmon_start__@plt>
  40161c:	ret
  401620:	adrp	x0, 414000 <ferror@plt+0x13240>
  401624:	add	x1, x0, #0x108
  401628:	adrp	x0, 414000 <ferror@plt+0x13240>
  40162c:	add	x0, x0, #0x108
  401630:	cmp	x1, x0
  401634:	b.eq	401660 <ferror@plt+0x8a0>  // b.none
  401638:	sub	sp, sp, #0x10
  40163c:	adrp	x1, 402000 <ferror@plt+0x1240>
  401640:	ldr	x1, [x1, #2968]
  401644:	str	x1, [sp, #8]
  401648:	cbz	x1, 401658 <ferror@plt+0x898>
  40164c:	mov	x16, x1
  401650:	add	sp, sp, #0x10
  401654:	br	x16
  401658:	add	sp, sp, #0x10
  40165c:	ret
  401660:	ret
  401664:	adrp	x0, 414000 <ferror@plt+0x13240>
  401668:	add	x1, x0, #0x108
  40166c:	adrp	x0, 414000 <ferror@plt+0x13240>
  401670:	add	x0, x0, #0x108
  401674:	sub	x1, x1, x0
  401678:	mov	x2, #0x2                   	// #2
  40167c:	asr	x1, x1, #3
  401680:	sdiv	x1, x1, x2
  401684:	cbz	x1, 4016b0 <ferror@plt+0x8f0>
  401688:	sub	sp, sp, #0x10
  40168c:	adrp	x2, 402000 <ferror@plt+0x1240>
  401690:	ldr	x2, [x2, #2976]
  401694:	str	x2, [sp, #8]
  401698:	cbz	x2, 4016a8 <ferror@plt+0x8e8>
  40169c:	mov	x16, x2
  4016a0:	add	sp, sp, #0x10
  4016a4:	br	x16
  4016a8:	add	sp, sp, #0x10
  4016ac:	ret
  4016b0:	ret
  4016b4:	stp	x29, x30, [sp, #-32]!
  4016b8:	mov	x29, sp
  4016bc:	str	x19, [sp, #16]
  4016c0:	adrp	x19, 414000 <ferror@plt+0x13240>
  4016c4:	ldrb	w0, [x19, #288]
  4016c8:	cbnz	w0, 4016d8 <ferror@plt+0x918>
  4016cc:	bl	401620 <ferror@plt+0x860>
  4016d0:	mov	w0, #0x1                   	// #1
  4016d4:	strb	w0, [x19, #288]
  4016d8:	ldr	x19, [sp, #16]
  4016dc:	ldp	x29, x30, [sp], #32
  4016e0:	ret
  4016e4:	b	401664 <ferror@plt+0x8a4>
  4016e8:	stp	x29, x30, [sp, #-48]!
  4016ec:	mov	x29, sp
  4016f0:	stp	x19, x20, [sp, #16]
  4016f4:	mov	x19, x0
  4016f8:	mov	x0, #0x18                  	// #24
  4016fc:	str	x21, [sp, #32]
  401700:	mov	w21, w1
  401704:	bl	402a50 <ferror@plt+0x1c90>
  401708:	mov	x20, x0
  40170c:	mov	x0, #0x18                  	// #24
  401710:	bl	402a50 <ferror@plt+0x1c90>
  401714:	adrp	x1, 414000 <ferror@plt+0x13240>
  401718:	add	x19, x19, x19, lsl #1
  40171c:	str	w21, [x0, #16]
  401720:	ldr	x1, [x1, #296]
  401724:	stp	xzr, x0, [x0]
  401728:	ldr	x21, [sp, #32]
  40172c:	add	x19, x1, x19, lsl #3
  401730:	str	x0, [x20, #16]
  401734:	ldr	x0, [x19, #8]
  401738:	str	x0, [x20, #8]
  40173c:	str	x20, [x0]
  401740:	str	xzr, [x20]
  401744:	str	x20, [x19, #8]
  401748:	ldp	x19, x20, [sp, #16]
  40174c:	ldp	x29, x30, [sp], #48
  401750:	ret
  401754:	nop
  401758:	stp	x29, x30, [sp, #-32]!
  40175c:	mov	x29, sp
  401760:	stp	x19, x20, [sp, #16]
  401764:	mov	x20, x0
  401768:	ldr	x19, [x0]
  40176c:	ldrb	w1, [x19]
  401770:	cmp	w1, #0x20
  401774:	ccmp	w1, #0x9, #0x4, ne  // ne = any
  401778:	b.ne	401790 <ferror@plt+0x9d0>  // b.any
  40177c:	nop
  401780:	ldrb	w1, [x19, #1]!
  401784:	cmp	w1, #0x20
  401788:	ccmp	w1, #0x9, #0x4, ne  // ne = any
  40178c:	b.eq	401780 <ferror@plt+0x9c0>  // b.none
  401790:	cmp	w1, #0x55
  401794:	b.ne	401808 <ferror@plt+0xa48>  // b.any
  401798:	ldrb	w0, [x19, #1]
  40179c:	cmp	w0, #0x2b
  4017a0:	b.ne	401808 <ferror@plt+0xa48>  // b.any
  4017a4:	bl	400d10 <__ctype_b_loc@plt>
  4017a8:	ldrb	w2, [x19, #2]
  4017ac:	ldr	x1, [x0]
  4017b0:	ldrh	w0, [x1, x2, lsl #1]
  4017b4:	tbz	w0, #12, 401808 <ferror@plt+0xa48>
  4017b8:	ldrb	w0, [x19, #3]
  4017bc:	ldrh	w0, [x1, x0, lsl #1]
  4017c0:	tbz	w0, #12, 401808 <ferror@plt+0xa48>
  4017c4:	ldrb	w0, [x19, #4]
  4017c8:	ldrh	w0, [x1, x0, lsl #1]
  4017cc:	tbz	w0, #12, 401808 <ferror@plt+0xa48>
  4017d0:	ldrb	w0, [x19, #5]
  4017d4:	ldrh	w0, [x1, x0, lsl #1]
  4017d8:	tbz	w0, #12, 401808 <ferror@plt+0xa48>
  4017dc:	ldrb	w0, [x19, #6]
  4017e0:	ldrh	w0, [x1, x0, lsl #1]
  4017e4:	tbnz	w0, #12, 401808 <ferror@plt+0xa48>
  4017e8:	add	x0, x19, #0x6
  4017ec:	str	x0, [x20]
  4017f0:	add	x0, x19, #0x2
  4017f4:	mov	w2, #0x10                  	// #16
  4017f8:	ldp	x19, x20, [sp, #16]
  4017fc:	mov	x1, #0x0                   	// #0
  401800:	ldp	x29, x30, [sp], #32
  401804:	b	400d20 <strtol@plt>
  401808:	mov	x0, #0xffffffffffffffff    	// #-1
  40180c:	ldp	x19, x20, [sp, #16]
  401810:	ldp	x29, x30, [sp], #32
  401814:	ret
  401818:	sub	sp, sp, #0x70
  40181c:	mov	w2, #0x18                  	// #24
  401820:	sub	sp, sp, #0x10, lsl #12
  401824:	stp	x29, x30, [sp]
  401828:	mov	x29, sp
  40182c:	stp	x21, x22, [sp, #32]
  401830:	adrp	x22, 414000 <ferror@plt+0x13240>
  401834:	mov	x21, x0
  401838:	ldr	x0, [x22, #296]
  40183c:	stp	x19, x20, [sp, #16]
  401840:	mov	w20, w1
  401844:	smull	x1, w1, w2
  401848:	stp	x23, x24, [sp, #48]
  40184c:	stp	x25, x26, [sp, #64]
  401850:	str	x27, [sp, #80]
  401854:	bl	402a70 <ferror@plt+0x1cb0>
  401858:	str	x0, [x22, #296]
  40185c:	cmp	w20, #0x0
  401860:	b.le	40188c <ferror@plt+0xacc>
  401864:	mov	x2, x0
  401868:	sub	w0, w20, #0x1
  40186c:	add	x0, x0, #0x1
  401870:	add	x0, x0, x0, lsl #1
  401874:	add	x0, x2, x0, lsl #3
  401878:	stp	xzr, x2, [x2]
  40187c:	add	x2, x2, #0x18
  401880:	stur	xzr, [x2, #-8]
  401884:	cmp	x2, x0
  401888:	b.ne	401878 <ferror@plt+0xab8>  // b.any
  40188c:	adrp	x24, 402000 <ferror@plt+0x1240>
  401890:	add	x23, sp, #0x70
  401894:	add	x24, x24, #0xc30
  401898:	mov	x2, x21
  40189c:	mov	x0, x23
  4018a0:	mov	w1, #0x10000               	// #65536
  4018a4:	bl	400da0 <fgets@plt>
  4018a8:	cbz	x0, 401a60 <ferror@plt+0xca0>
  4018ac:	mov	x0, x23
  4018b0:	mov	w1, #0xa                   	// #10
  4018b4:	bl	400d60 <strchr@plt>
  4018b8:	str	x0, [sp, #96]
  4018bc:	cbz	x0, 401bbc <ferror@plt+0xdfc>
  4018c0:	strb	wzr, [x0]
  4018c4:	mov	x0, x23
  4018c8:	str	x23, [sp, #96]
  4018cc:	ldrb	w2, [sp, #112]
  4018d0:	cmp	w2, #0x20
  4018d4:	ccmp	w2, #0x9, #0x4, ne  // ne = any
  4018d8:	b.ne	4018f4 <ferror@plt+0xb34>  // b.any
  4018dc:	nop
  4018e0:	ldrb	w2, [x0, #1]!
  4018e4:	cmp	w2, #0x20
  4018e8:	ccmp	w2, #0x9, #0x4, ne  // ne = any
  4018ec:	b.eq	4018e0 <ferror@plt+0xb20>  // b.none
  4018f0:	str	x0, [sp, #96]
  4018f4:	cmp	w2, #0x23
  4018f8:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  4018fc:	b.eq	401898 <ferror@plt+0xad8>  // b.none
  401900:	add	x1, sp, #0x68
  401904:	mov	w2, #0x0                   	// #0
  401908:	bl	400d20 <strtol@plt>
  40190c:	mov	x19, x0
  401910:	ldp	x1, x0, [sp, #96]
  401914:	cmp	x0, x1
  401918:	b.eq	401c3c <ferror@plt+0xe7c>  // b.none
  40191c:	str	x0, [sp, #96]
  401920:	ldrb	w1, [x0]
  401924:	cmp	w1, #0x2d
  401928:	b.eq	401a84 <ferror@plt+0xcc4>  // b.none
  40192c:	tbnz	x19, #63, 401bf8 <ferror@plt+0xe38>
  401930:	cmp	x19, w20, sxtw
  401934:	b.ge	401bf8 <ferror@plt+0xe38>  // b.tcont
  401938:	add	x25, x19, x19, lsl #1
  40193c:	add	x0, sp, #0x60
  401940:	bl	401758 <ferror@plt+0x998>
  401944:	mov	x1, x0
  401948:	lsl	x25, x25, #3
  40194c:	tbnz	x0, #63, 4019e8 <ferror@plt+0xc28>
  401950:	mov	x0, x19
  401954:	bl	4016e8 <ferror@plt+0x928>
  401958:	ldr	x2, [sp, #96]
  40195c:	add	x0, x2, #0x1
  401960:	str	x0, [sp, #96]
  401964:	ldrb	w0, [x2]
  401968:	cmp	w0, #0x2c
  40196c:	b.eq	4019bc <ferror@plt+0xbfc>  // b.none
  401970:	b	4019d4 <ferror@plt+0xc14>
  401974:	ldr	x1, [x22, #296]
  401978:	mov	x0, #0x18                  	// #24
  40197c:	add	x1, x1, x25
  401980:	ldr	x27, [x1, #8]
  401984:	bl	402a50 <ferror@plt+0x1c90>
  401988:	ldr	x2, [sp, #96]
  40198c:	ldr	x1, [x27, #16]
  401990:	add	x4, x2, #0x1
  401994:	ldr	x3, [x1, #8]
  401998:	str	x3, [x0, #8]
  40199c:	str	w26, [x0, #16]
  4019a0:	str	x0, [x3]
  4019a4:	str	xzr, [x0]
  4019a8:	str	x0, [x1, #8]
  4019ac:	str	x4, [sp, #96]
  4019b0:	ldrb	w0, [x2]
  4019b4:	cmp	w0, #0x2c
  4019b8:	b.ne	4019d4 <ferror@plt+0xc14>  // b.any
  4019bc:	add	x0, sp, #0x60
  4019c0:	bl	401758 <ferror@plt+0x998>
  4019c4:	mov	x26, x0
  4019c8:	tbz	x0, #63, 401974 <ferror@plt+0xbb4>
  4019cc:	ldr	x2, [sp, #96]
  4019d0:	sub	x2, x2, #0x1
  4019d4:	add	x0, sp, #0x60
  4019d8:	str	x2, [sp, #96]
  4019dc:	bl	401758 <ferror@plt+0x998>
  4019e0:	mov	x1, x0
  4019e4:	tbz	x0, #63, 401950 <ferror@plt+0xb90>
  4019e8:	ldr	x1, [sp, #96]
  4019ec:	ldrb	w0, [x1]
  4019f0:	cmp	w0, #0x20
  4019f4:	ccmp	w0, #0x9, #0x4, ne  // ne = any
  4019f8:	b.ne	401a14 <ferror@plt+0xc54>  // b.any
  4019fc:	add	x1, x1, #0x1
  401a00:	str	x1, [sp, #96]
  401a04:	ldrb	w0, [x1], #1
  401a08:	cmp	w0, #0x20
  401a0c:	ccmp	w0, #0x9, #0x4, ne  // ne = any
  401a10:	b.eq	401a00 <ferror@plt+0xc40>  // b.none
  401a14:	cmp	w0, #0x23
  401a18:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  401a1c:	b.eq	401898 <ferror@plt+0xad8>  // b.none
  401a20:	mov	w2, #0x5                   	// #5
  401a24:	adrp	x1, 402000 <ferror@plt+0x1240>
  401a28:	mov	x0, #0x0                   	// #0
  401a2c:	add	x1, x1, #0xd30
  401a30:	bl	400d80 <dcgettext@plt>
  401a34:	mov	x19, x0
  401a38:	adrp	x1, 414000 <ferror@plt+0x13240>
  401a3c:	ldr	x25, [x1, #264]
  401a40:	bl	4029b8 <ferror@plt+0x1bf8>
  401a44:	ldr	x4, [sp, #96]
  401a48:	mov	x3, x0
  401a4c:	mov	x2, x19
  401a50:	mov	x0, x25
  401a54:	mov	w1, #0x1                   	// #1
  401a58:	bl	400cf0 <__fprintf_chk@plt>
  401a5c:	b	401898 <ferror@plt+0xad8>
  401a60:	ldp	x29, x30, [sp]
  401a64:	ldp	x19, x20, [sp, #16]
  401a68:	ldp	x21, x22, [sp, #32]
  401a6c:	ldp	x23, x24, [sp, #48]
  401a70:	ldp	x25, x26, [sp, #64]
  401a74:	ldr	x27, [sp, #80]
  401a78:	add	sp, sp, #0x70
  401a7c:	add	sp, sp, #0x10, lsl #12
  401a80:	ret
  401a84:	add	x0, x0, #0x1
  401a88:	add	x1, sp, #0x68
  401a8c:	mov	w2, #0x0                   	// #0
  401a90:	str	x0, [sp, #96]
  401a94:	bl	400d20 <strtol@plt>
  401a98:	mov	x25, x0
  401a9c:	ldp	x1, x0, [sp, #96]
  401aa0:	cmp	x0, x1
  401aa4:	b.eq	401c3c <ferror@plt+0xe7c>  // b.none
  401aa8:	str	x0, [sp, #96]
  401aac:	tbnz	x19, #63, 401bf8 <ferror@plt+0xe38>
  401ab0:	cmp	x19, w20, sxtw
  401ab4:	sxtw	x1, w20
  401ab8:	b.ge	401bf8 <ferror@plt+0xe38>  // b.tcont
  401abc:	cbz	x25, 401938 <ferror@plt+0xb78>
  401ac0:	cmp	x19, x25
  401ac4:	ccmp	x25, x1, #0x0, le
  401ac8:	b.ge	401c80 <ferror@plt+0xec0>  // b.tcont
  401acc:	mov	x1, x0
  401ad0:	ldrb	w2, [x1], #1
  401ad4:	cmp	w2, #0x20
  401ad8:	ccmp	w2, #0x9, #0x4, ne  // ne = any
  401adc:	b.ne	401af8 <ferror@plt+0xd38>  // b.any
  401ae0:	str	x1, [sp, #96]
  401ae4:	mov	x0, x1
  401ae8:	ldrb	w2, [x1], #1
  401aec:	cmp	w2, #0x20
  401af0:	ccmp	w2, #0x9, #0x4, ne  // ne = any
  401af4:	b.eq	401ae0 <ferror@plt+0xd20>  // b.none
  401af8:	mov	x1, x24
  401afc:	mov	x2, #0x4                   	// #4
  401b00:	bl	400c40 <strncmp@plt>
  401b04:	cbnz	w0, 401b24 <ferror@plt+0xd64>
  401b08:	mov	w1, w19
  401b0c:	mov	x0, x19
  401b10:	add	x19, x19, #0x1
  401b14:	bl	4016e8 <ferror@plt+0x928>
  401b18:	cmp	x25, x19
  401b1c:	b.ge	401b08 <ferror@plt+0xd48>  // b.tcont
  401b20:	b	401898 <ferror@plt+0xad8>
  401b24:	add	x0, sp, #0x60
  401b28:	bl	401758 <ferror@plt+0x998>
  401b2c:	ldr	x3, [sp, #96]
  401b30:	mov	x26, x0
  401b34:	ldrb	w2, [x3]
  401b38:	cmp	w2, #0x20
  401b3c:	ccmp	w2, #0x9, #0x4, ne  // ne = any
  401b40:	b.ne	401b60 <ferror@plt+0xda0>  // b.any
  401b44:	add	x1, x3, #0x1
  401b48:	str	x1, [sp, #96]
  401b4c:	mov	x3, x1
  401b50:	ldrb	w2, [x1], #1
  401b54:	cmp	w2, #0x20
  401b58:	ccmp	w2, #0x9, #0x4, ne  // ne = any
  401b5c:	b.eq	401b48 <ferror@plt+0xd88>  // b.none
  401b60:	cmp	w2, #0x2d
  401b64:	b.ne	401cac <ferror@plt+0xeec>  // b.any
  401b68:	add	x3, x3, #0x1
  401b6c:	add	x0, sp, #0x60
  401b70:	str	x3, [sp, #96]
  401b74:	bl	401758 <ferror@plt+0x998>
  401b78:	mov	x27, x0
  401b7c:	cmp	x26, #0x0
  401b80:	ccmp	x0, #0x0, #0x1, ge  // ge = tcont
  401b84:	b.lt	401d10 <ferror@plt+0xf50>  // b.tstop
  401b88:	sub	x0, x0, x26
  401b8c:	sub	x1, x25, x19
  401b90:	cmp	x0, x1
  401b94:	b.ne	401cc0 <ferror@plt+0xf00>  // b.any
  401b98:	sub	w26, w26, w19
  401b9c:	nop
  401ba0:	add	w1, w26, w19
  401ba4:	mov	x0, x19
  401ba8:	add	x19, x19, #0x1
  401bac:	bl	4016e8 <ferror@plt+0x928>
  401bb0:	cmp	x25, x19
  401bb4:	b.ge	401ba0 <ferror@plt+0xde0>  // b.tcont
  401bb8:	b	401898 <ferror@plt+0xad8>
  401bbc:	adrp	x1, 402000 <ferror@plt+0x1240>
  401bc0:	add	x1, x1, #0xba8
  401bc4:	mov	w2, #0x5                   	// #5
  401bc8:	bl	400d80 <dcgettext@plt>
  401bcc:	mov	x19, x0
  401bd0:	adrp	x1, 414000 <ferror@plt+0x13240>
  401bd4:	ldr	x20, [x1, #264]
  401bd8:	bl	4029b8 <ferror@plt+0x1bf8>
  401bdc:	mov	x2, x19
  401be0:	mov	x3, x0
  401be4:	mov	w1, #0x1                   	// #1
  401be8:	mov	x0, x20
  401bec:	bl	400cf0 <__fprintf_chk@plt>
  401bf0:	mov	w0, #0x41                  	// #65
  401bf4:	bl	400be0 <exit@plt>
  401bf8:	mov	w2, #0x5                   	// #5
  401bfc:	adrp	x1, 402000 <ferror@plt+0x1240>
  401c00:	mov	x0, #0x0                   	// #0
  401c04:	add	x1, x1, #0xbe0
  401c08:	bl	400d80 <dcgettext@plt>
  401c0c:	mov	x20, x0
  401c10:	adrp	x1, 414000 <ferror@plt+0x13240>
  401c14:	ldr	x21, [x1, #264]
  401c18:	bl	4029b8 <ferror@plt+0x1bf8>
  401c1c:	mov	x4, x19
  401c20:	mov	x3, x0
  401c24:	mov	x2, x20
  401c28:	mov	w1, #0x1                   	// #1
  401c2c:	mov	x0, x21
  401c30:	bl	400cf0 <__fprintf_chk@plt>
  401c34:	mov	w0, #0x41                  	// #65
  401c38:	bl	400be0 <exit@plt>
  401c3c:	mov	w2, #0x5                   	// #5
  401c40:	adrp	x1, 402000 <ferror@plt+0x1240>
  401c44:	mov	x0, #0x0                   	// #0
  401c48:	add	x1, x1, #0xbc8
  401c4c:	bl	400d80 <dcgettext@plt>
  401c50:	mov	x19, x0
  401c54:	adrp	x1, 414000 <ferror@plt+0x13240>
  401c58:	ldr	x20, [x1, #264]
  401c5c:	bl	4029b8 <ferror@plt+0x1bf8>
  401c60:	mov	x4, x23
  401c64:	mov	x3, x0
  401c68:	mov	x2, x19
  401c6c:	mov	w1, #0x1                   	// #1
  401c70:	mov	x0, x20
  401c74:	bl	400cf0 <__fprintf_chk@plt>
  401c78:	mov	w0, #0x41                  	// #65
  401c7c:	bl	400be0 <exit@plt>
  401c80:	mov	w2, #0x5                   	// #5
  401c84:	adrp	x1, 402000 <ferror@plt+0x1240>
  401c88:	mov	x0, #0x0                   	// #0
  401c8c:	add	x1, x1, #0xc10
  401c90:	bl	400d80 <dcgettext@plt>
  401c94:	mov	x19, x0
  401c98:	adrp	x1, 414000 <ferror@plt+0x13240>
  401c9c:	ldr	x20, [x1, #264]
  401ca0:	bl	4029b8 <ferror@plt+0x1bf8>
  401ca4:	mov	x4, x25
  401ca8:	b	401c64 <ferror@plt+0xea4>
  401cac:	adrp	x1, 402000 <ferror@plt+0x1240>
  401cb0:	mov	w2, #0x5                   	// #5
  401cb4:	add	x1, x1, #0xc38
  401cb8:	mov	x0, #0x0                   	// #0
  401cbc:	b	401bc8 <ferror@plt+0xe08>
  401cc0:	mov	w2, #0x5                   	// #5
  401cc4:	adrp	x1, 402000 <ferror@plt+0x1240>
  401cc8:	mov	x0, #0x0                   	// #0
  401ccc:	add	x1, x1, #0xcd8
  401cd0:	bl	400d80 <dcgettext@plt>
  401cd4:	mov	x20, x0
  401cd8:	adrp	x1, 414000 <ferror@plt+0x13240>
  401cdc:	ldr	x21, [x1, #264]
  401ce0:	bl	4029b8 <ferror@plt+0x1bf8>
  401ce4:	mov	x7, x25
  401ce8:	mov	x3, x0
  401cec:	mov	x6, x19
  401cf0:	mov	x5, x27
  401cf4:	mov	x4, x26
  401cf8:	mov	x2, x20
  401cfc:	mov	w1, #0x1                   	// #1
  401d00:	mov	x0, x21
  401d04:	bl	400cf0 <__fprintf_chk@plt>
  401d08:	mov	w0, #0x41                  	// #65
  401d0c:	bl	400be0 <exit@plt>
  401d10:	mov	w2, #0x5                   	// #5
  401d14:	adrp	x1, 402000 <ferror@plt+0x1240>
  401d18:	mov	x0, #0x0                   	// #0
  401d1c:	add	x1, x1, #0xc90
  401d20:	bl	400d80 <dcgettext@plt>
  401d24:	mov	x20, x0
  401d28:	adrp	x1, 414000 <ferror@plt+0x13240>
  401d2c:	ldr	x21, [x1, #264]
  401d30:	bl	4029b8 <ferror@plt+0x1bf8>
  401d34:	mov	x5, x25
  401d38:	mov	x3, x0
  401d3c:	mov	x4, x19
  401d40:	mov	x2, x20
  401d44:	mov	w1, #0x1                   	// #1
  401d48:	mov	x0, x21
  401d4c:	bl	400cf0 <__fprintf_chk@plt>
  401d50:	mov	w0, #0x41                  	// #65
  401d54:	bl	400be0 <exit@plt>
  401d58:	stp	x29, x30, [sp, #-128]!
  401d5c:	mov	x29, sp
  401d60:	stp	x19, x20, [sp, #16]
  401d64:	stp	x21, x22, [sp, #32]
  401d68:	stp	x23, x24, [sp, #48]
  401d6c:	mov	x24, x1
  401d70:	mov	w23, w7
  401d74:	stp	x25, x26, [sp, #64]
  401d78:	mov	x25, x2
  401d7c:	mov	x26, x5
  401d80:	stp	x27, x28, [sp, #80]
  401d84:	mov	x28, x4
  401d88:	mov	x27, x6
  401d8c:	str	x3, [sp, #104]
  401d90:	cbz	x0, 401fd8 <ferror@plt+0x1218>
  401d94:	mov	x21, x0
  401d98:	mov	x0, #0x4000                	// #16384
  401d9c:	bl	402a50 <ferror@plt+0x1c90>
  401da0:	mov	x19, x0
  401da4:	mov	x20, #0x0                   	// #0
  401da8:	mov	x22, #0x4000                	// #16384
  401dac:	nop
  401db0:	sub	x2, x22, x20
  401db4:	mov	x3, x21
  401db8:	mov	x1, #0x1                   	// #1
  401dbc:	add	x0, x19, x20
  401dc0:	bl	400d30 <fread@plt>
  401dc4:	add	x20, x20, x0
  401dc8:	mov	x0, x21
  401dcc:	bl	400dc0 <ferror@plt>
  401dd0:	cbnz	w0, 402270 <ferror@plt+0x14b0>
  401dd4:	mov	x0, x21
  401dd8:	bl	400cd0 <feof@plt>
  401ddc:	cbnz	w0, 401e00 <ferror@plt+0x1040>
  401de0:	cmp	x22, x20
  401de4:	b.hi	401db0 <ferror@plt+0xff0>  // b.pmore
  401de8:	lsl	x22, x22, #1
  401dec:	mov	x0, x19
  401df0:	mov	x1, x22
  401df4:	bl	402a70 <ferror@plt+0x1cb0>
  401df8:	mov	x19, x0
  401dfc:	b	401db0 <ferror@plt+0xff0>
  401e00:	cbz	x24, 401e08 <ferror@plt+0x1048>
  401e04:	str	x19, [x24]
  401e08:	cbz	x25, 401e10 <ferror@plt+0x1050>
  401e0c:	str	w20, [x25]
  401e10:	cmp	x20, #0x3
  401e14:	b.ls	401fb8 <ferror@plt+0x11f8>  // b.plast
  401e18:	ldrb	w0, [x19]
  401e1c:	cmp	w0, #0x36
  401e20:	b.eq	4021a8 <ferror@plt+0x13e8>  // b.none
  401e24:	cmp	x20, #0x1f
  401e28:	b.ls	401fb8 <ferror@plt+0x11f8>  // b.plast
  401e2c:	cmp	w0, #0x72
  401e30:	b.ne	401fb8 <ferror@plt+0x11f8>  // b.any
  401e34:	ldrb	w0, [x19, #1]
  401e38:	cmp	w0, #0xb5
  401e3c:	b.ne	401fb8 <ferror@plt+0x11f8>  // b.any
  401e40:	ldrb	w0, [x19, #2]
  401e44:	cmp	w0, #0x4a
  401e48:	b.ne	401fb8 <ferror@plt+0x11f8>  // b.any
  401e4c:	ldrb	w0, [x19, #3]
  401e50:	cmp	w0, #0x86
  401e54:	b.ne	401fb8 <ferror@plt+0x11f8>  // b.any
  401e58:	ldr	w21, [x19, #4]
  401e5c:	ldrb	w13, [x19, #8]
  401e60:	ldrb	w9, [x19, #9]
  401e64:	ldrb	w5, [x19, #10]
  401e68:	ldrb	w2, [x19, #11]
  401e6c:	ldrb	w25, [x19, #12]
  401e70:	ldrb	w15, [x19, #16]
  401e74:	ldrb	w12, [x19, #17]
  401e78:	ldrb	w7, [x19, #18]
  401e7c:	ldrb	w1, [x19, #19]
  401e80:	ldrb	w14, [x19, #20]
  401e84:	ldrb	w10, [x19, #21]
  401e88:	ldrb	w6, [x19, #22]
  401e8c:	ldrb	w0, [x19, #23]
  401e90:	ldrb	w4, [x19, #28]
  401e94:	ldrb	w8, [x19, #29]
  401e98:	ldrb	w3, [x19, #30]
  401e9c:	ldrb	w11, [x19, #31]
  401ea0:	cbnz	w21, 402330 <ferror@plt+0x1570>
  401ea4:	add	w12, w15, w12, lsl #8
  401ea8:	add	w10, w14, w10, lsl #8
  401eac:	add	w9, w13, w9, lsl #8
  401eb0:	add	w8, w4, w8, lsl #8
  401eb4:	add	w7, w12, w7, lsl #16
  401eb8:	add	w6, w10, w6, lsl #16
  401ebc:	add	w5, w9, w5, lsl #16
  401ec0:	add	w3, w8, w3, lsl #16
  401ec4:	add	w22, w7, w1, lsl #24
  401ec8:	add	w0, w6, w0, lsl #24
  401ecc:	add	w2, w5, w2, lsl #24
  401ed0:	add	w3, w3, w11, lsl #24
  401ed4:	and	x25, x25, #0x1
  401ed8:	mov	x21, #0x1                   	// #1
  401edc:	cbz	w22, 402358 <ferror@plt+0x1598>
  401ee0:	cbz	x0, 40239c <ferror@plt+0x15dc>
  401ee4:	madd	x4, x22, x0, x2
  401ee8:	cmp	x20, x4
  401eec:	b.cc	4022b8 <ferror@plt+0x14f8>  // b.lo, b.ul, b.last
  401ef0:	cmp	x25, #0x0
  401ef4:	ccmp	x20, x4, #0x4, eq  // eq = none
  401ef8:	b.ne	4022b8 <ferror@plt+0x14f8>  // b.any
  401efc:	ldr	x5, [sp, #104]
  401f00:	cmp	x5, #0x0
  401f04:	ccmp	x24, #0x0, #0x4, ne  // ne = any
  401f08:	b.eq	401f18 <ferror@plt+0x1158>  // b.none
  401f0c:	ldr	x1, [x24]
  401f10:	add	x2, x1, x2
  401f14:	str	x2, [x5]
  401f18:	cbz	x28, 401f24 <ferror@plt+0x1164>
  401f1c:	mul	w0, w22, w0
  401f20:	str	w0, [x28]
  401f24:	cbz	x27, 401f2c <ferror@plt+0x116c>
  401f28:	str	w22, [x27]
  401f2c:	cbz	x26, 401f34 <ferror@plt+0x1174>
  401f30:	str	w3, [x26]
  401f34:	ldr	x0, [sp, #128]
  401f38:	cbz	x0, 401f98 <ferror@plt+0x11d8>
  401f3c:	ldr	x0, [sp, #128]
  401f40:	add	x1, x22, w23, sxtw
  401f44:	str	x4, [sp, #104]
  401f48:	add	x1, x1, x1, lsl #1
  401f4c:	ldr	x0, [x0]
  401f50:	lsl	x1, x1, #3
  401f54:	bl	402a70 <ferror@plt+0x1cb0>
  401f58:	ldr	x1, [sp, #128]
  401f5c:	ldr	x4, [sp, #104]
  401f60:	str	x0, [x1]
  401f64:	cbnz	x25, 401ff8 <ferror@plt+0x1238>
  401f68:	mov	w7, #0x18                  	// #24
  401f6c:	smull	x7, w23, w7
  401f70:	b	401f7c <ferror@plt+0x11bc>
  401f74:	ldr	x0, [sp, #128]
  401f78:	ldr	x0, [x0]
  401f7c:	add	x1, x0, x7
  401f80:	str	xzr, [x0, x7]
  401f84:	add	x25, x25, #0x1
  401f88:	cmp	x25, x22
  401f8c:	add	x7, x7, #0x18
  401f90:	stp	x1, xzr, [x1, #8]
  401f94:	b.cc	401f74 <ferror@plt+0x11b4>  // b.lo, b.ul, b.last
  401f98:	mov	w0, #0x0                   	// #0
  401f9c:	ldp	x19, x20, [sp, #16]
  401fa0:	ldp	x21, x22, [sp, #32]
  401fa4:	ldp	x23, x24, [sp, #48]
  401fa8:	ldp	x25, x26, [sp, #64]
  401fac:	ldp	x27, x28, [sp, #80]
  401fb0:	ldp	x29, x30, [sp], #128
  401fb4:	ret
  401fb8:	mov	w0, #0xffffffff            	// #-1
  401fbc:	ldp	x19, x20, [sp, #16]
  401fc0:	ldp	x21, x22, [sp, #32]
  401fc4:	ldp	x23, x24, [sp, #48]
  401fc8:	ldp	x25, x26, [sp, #64]
  401fcc:	ldp	x27, x28, [sp, #80]
  401fd0:	ldp	x29, x30, [sp], #128
  401fd4:	ret
  401fd8:	cmp	x1, #0x0
  401fdc:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  401fe0:	b.eq	402368 <ferror@plt+0x15a8>  // b.none
  401fe4:	ldrsw	x20, [x2]
  401fe8:	ldr	x19, [x1]
  401fec:	cmp	x20, #0x3
  401ff0:	b.ls	401fb8 <ferror@plt+0x11f8>  // b.plast
  401ff4:	b	401e18 <ferror@plt+0x1058>
  401ff8:	mov	w28, #0x18                  	// #24
  401ffc:	add	x20, x19, x20
  402000:	add	x3, x19, x4
  402004:	str	xzr, [sp, #104]
  402008:	smull	x28, w23, w28
  40200c:	str	x3, [sp, #120]
  402010:	add	x25, x0, x28
  402014:	str	xzr, [x0, x28]
  402018:	cmp	x20, x3
  40201c:	stp	x25, xzr, [x25, #8]
  402020:	b.eq	4021ec <ferror@plt+0x142c>  // b.none
  402024:	mov	w24, #0x0                   	// #0
  402028:	mov	w27, #0xffff                	// #65535
  40202c:	mov	w26, #0xfffe                	// #65534
  402030:	cbz	x21, 4020c0 <ferror@plt+0x1300>
  402034:	nop
  402038:	add	x2, x3, #0x1
  40203c:	str	x2, [sp, #120]
  402040:	ldrb	w0, [x3]
  402044:	cmp	w0, #0xff
  402048:	b.eq	40213c <ferror@plt+0x137c>  // b.none
  40204c:	cmp	w0, #0xfe
  402050:	b.eq	4020f8 <ferror@plt+0x1338>  // b.none
  402054:	add	x2, sp, #0x74
  402058:	sub	w1, w20, w3
  40205c:	add	x0, sp, #0x78
  402060:	str	x3, [sp, #120]
  402064:	bl	4028d0 <ferror@plt+0x1b10>
  402068:	ldr	w2, [sp, #116]
  40206c:	cbnz	w2, 40222c <ferror@plt+0x146c>
  402070:	mov	w19, w0
  402074:	cmp	w24, #0x1
  402078:	b.le	402100 <ferror@plt+0x1340>
  40207c:	ldr	x0, [x25, #8]
  402080:	ldr	x0, [x0, #16]
  402084:	nop
  402088:	mov	x23, x0
  40208c:	ldr	x0, [x0]
  402090:	cbnz	x0, 402088 <ferror@plt+0x12c8>
  402094:	mov	x0, #0x18                  	// #24
  402098:	add	w24, w24, #0x1
  40209c:	bl	402a50 <ferror@plt+0x1c90>
  4020a0:	stp	xzr, x23, [x0]
  4020a4:	str	w19, [x0, #16]
  4020a8:	str	x0, [x23]
  4020ac:	ldr	x2, [sp, #120]
  4020b0:	cmp	x20, x2
  4020b4:	b.eq	4021ec <ferror@plt+0x142c>  // b.none
  4020b8:	mov	x3, x2
  4020bc:	cbnz	x21, 402038 <ferror@plt+0x1278>
  4020c0:	sub	x0, x20, x3
  4020c4:	cmp	w0, #0x1
  4020c8:	b.le	402260 <ferror@plt+0x14a0>
  4020cc:	mov	x2, x3
  4020d0:	add	x0, x3, #0x1
  4020d4:	str	x0, [sp, #120]
  4020d8:	ldrb	w0, [x2], #2
  4020dc:	str	x2, [sp, #120]
  4020e0:	ldrb	w1, [x3, #1]
  4020e4:	orr	w19, w0, w1, lsl #8
  4020e8:	cmp	w19, w27
  4020ec:	b.eq	40213c <ferror@plt+0x137c>  // b.none
  4020f0:	cmp	w19, w26
  4020f4:	b.ne	402074 <ferror@plt+0x12b4>  // b.any
  4020f8:	mov	w24, #0x1                   	// #1
  4020fc:	b	4020b0 <ferror@plt+0x12f0>
  402100:	mov	x0, #0x18                  	// #24
  402104:	bl	402a50 <ferror@plt+0x1c90>
  402108:	mov	x23, x0
  40210c:	mov	x0, #0x18                  	// #24
  402110:	bl	402a50 <ferror@plt+0x1c90>
  402114:	ldr	x3, [x25, #8]
  402118:	stp	xzr, x0, [x0]
  40211c:	str	w19, [x0, #16]
  402120:	stp	x3, x0, [x23, #8]
  402124:	str	x23, [x3]
  402128:	str	xzr, [x23]
  40212c:	str	x23, [x25, #8]
  402130:	cbz	w24, 4020ac <ferror@plt+0x12ec>
  402134:	add	w24, w24, #0x1
  402138:	b	4020ac <ferror@plt+0x12ec>
  40213c:	ldr	x0, [sp, #104]
  402140:	add	x28, x28, #0x18
  402144:	add	x0, x0, #0x1
  402148:	str	x0, [sp, #104]
  40214c:	cmp	x0, x22
  402150:	b.cs	402164 <ferror@plt+0x13a4>  // b.hs, b.nlast
  402154:	ldr	x0, [sp, #128]
  402158:	mov	x3, x2
  40215c:	ldr	x0, [x0]
  402160:	b	402010 <ferror@plt+0x1250>
  402164:	cmp	x20, x2
  402168:	mov	w0, #0x0                   	// #0
  40216c:	b.eq	401fbc <ferror@plt+0x11fc>  // b.none
  402170:	adrp	x1, 403000 <ferror@plt+0x2240>
  402174:	add	x1, x1, #0xe8
  402178:	mov	w2, #0x5                   	// #5
  40217c:	mov	x0, #0x0                   	// #0
  402180:	bl	400d80 <dcgettext@plt>
  402184:	mov	x2, x0
  402188:	adrp	x4, 414000 <ferror@plt+0x13240>
  40218c:	adrp	x3, 414000 <ferror@plt+0x13240>
  402190:	mov	w1, #0x1                   	// #1
  402194:	ldr	x3, [x3, #304]
  402198:	ldr	x0, [x4, #264]
  40219c:	bl	400cf0 <__fprintf_chk@plt>
  4021a0:	mov	w0, #0x41                  	// #65
  4021a4:	bl	400be0 <exit@plt>
  4021a8:	ldrb	w1, [x19, #1]
  4021ac:	mov	w0, #0xffffffff            	// #-1
  4021b0:	cmp	w1, #0x4
  4021b4:	b.ne	401fbc <ferror@plt+0x11fc>  // b.any
  4021b8:	ldrb	w25, [x19, #2]
  4021bc:	cmp	w25, #0x5
  4021c0:	b.hi	4022f4 <ferror@plt+0x1534>  // b.pmore
  4021c4:	tst	x25, #0x1
  4021c8:	mov	x22, #0x200                 	// #512
  4021cc:	mov	x1, #0x100                 	// #256
  4021d0:	ldrb	w0, [x19, #3]
  4021d4:	and	x25, x25, #0x6
  4021d8:	csel	x22, x22, x1, ne  // ne = any
  4021dc:	mov	x21, #0x0                   	// #0
  4021e0:	mov	x2, #0x4                   	// #4
  4021e4:	mov	x3, #0x8                   	// #8
  4021e8:	b	401ee0 <ferror@plt+0x1120>
  4021ec:	adrp	x1, 403000 <ferror@plt+0x2240>
  4021f0:	add	x1, x1, #0x60
  4021f4:	mov	w2, #0x5                   	// #5
  4021f8:	mov	x0, #0x0                   	// #0
  4021fc:	bl	400d80 <dcgettext@plt>
  402200:	adrp	x1, 414000 <ferror@plt+0x13240>
  402204:	mov	x19, x0
  402208:	ldr	x20, [x1, #264]
  40220c:	bl	4029b8 <ferror@plt+0x1bf8>
  402210:	mov	x2, x19
  402214:	mov	x3, x0
  402218:	mov	w1, #0x1                   	// #1
  40221c:	mov	x0, x20
  402220:	bl	400cf0 <__fprintf_chk@plt>
  402224:	mov	w0, #0x41                  	// #65
  402228:	bl	400be0 <exit@plt>
  40222c:	cmn	w2, #0x2
  402230:	b.eq	40229c <ferror@plt+0x14dc>  // b.none
  402234:	cmn	w2, #0x1
  402238:	b.eq	402280 <ferror@plt+0x14c0>  // b.none
  40223c:	adrp	x1, 403000 <ferror@plt+0x2240>
  402240:	mov	w2, #0x5                   	// #5
  402244:	add	x1, x1, #0xb0
  402248:	mov	x0, #0x0                   	// #0
  40224c:	bl	400d80 <dcgettext@plt>
  402250:	mov	x19, x0
  402254:	adrp	x0, 414000 <ferror@plt+0x13240>
  402258:	ldr	x20, [x0, #264]
  40225c:	b	40220c <ferror@plt+0x144c>
  402260:	adrp	x1, 403000 <ferror@plt+0x2240>
  402264:	mov	w2, #0x5                   	// #5
  402268:	add	x1, x1, #0xc8
  40226c:	b	4021f8 <ferror@plt+0x1438>
  402270:	adrp	x1, 402000 <ferror@plt+0x1240>
  402274:	mov	w2, #0x5                   	// #5
  402278:	add	x1, x1, #0xf68
  40227c:	b	40217c <ferror@plt+0x13bc>
  402280:	adrp	x1, 403000 <ferror@plt+0x2240>
  402284:	mov	w2, #0x5                   	// #5
  402288:	add	x1, x1, #0xa0
  40228c:	mov	x0, #0x0                   	// #0
  402290:	bl	400d80 <dcgettext@plt>
  402294:	mov	x19, x0
  402298:	b	402254 <ferror@plt+0x1494>
  40229c:	adrp	x1, 403000 <ferror@plt+0x2240>
  4022a0:	mov	w2, #0x5                   	// #5
  4022a4:	add	x1, x1, #0x80
  4022a8:	mov	x0, #0x0                   	// #0
  4022ac:	bl	400d80 <dcgettext@plt>
  4022b0:	mov	x19, x0
  4022b4:	b	402254 <ferror@plt+0x1494>
  4022b8:	mov	w2, #0x5                   	// #5
  4022bc:	adrp	x1, 403000 <ferror@plt+0x2240>
  4022c0:	mov	x0, #0x0                   	// #0
  4022c4:	add	x1, x1, #0x38
  4022c8:	bl	400d80 <dcgettext@plt>
  4022cc:	mov	x2, x0
  4022d0:	adrp	x1, 414000 <ferror@plt+0x13240>
  4022d4:	adrp	x5, 414000 <ferror@plt+0x13240>
  4022d8:	mov	x4, x20
  4022dc:	ldr	x3, [x1, #304]
  4022e0:	mov	w1, #0x1                   	// #1
  4022e4:	ldr	x0, [x5, #264]
  4022e8:	bl	400cf0 <__fprintf_chk@plt>
  4022ec:	mov	w0, #0x41                  	// #65
  4022f0:	bl	400be0 <exit@plt>
  4022f4:	mov	w2, #0x5                   	// #5
  4022f8:	adrp	x1, 402000 <ferror@plt+0x1240>
  4022fc:	mov	x0, #0x0                   	// #0
  402300:	add	x1, x1, #0xfa8
  402304:	bl	400d80 <dcgettext@plt>
  402308:	mov	x2, x0
  40230c:	ldrb	w4, [x19, #2]
  402310:	adrp	x1, 414000 <ferror@plt+0x13240>
  402314:	adrp	x5, 414000 <ferror@plt+0x13240>
  402318:	ldr	x3, [x1, #304]
  40231c:	mov	w1, #0x1                   	// #1
  402320:	ldr	x0, [x5, #264]
  402324:	bl	400cf0 <__fprintf_chk@plt>
  402328:	mov	w0, #0x41                  	// #65
  40232c:	bl	400be0 <exit@plt>
  402330:	mov	w2, #0x5                   	// #5
  402334:	adrp	x1, 402000 <ferror@plt+0x1240>
  402338:	mov	x0, #0x0                   	// #0
  40233c:	add	x1, x1, #0xfd0
  402340:	bl	400d80 <dcgettext@plt>
  402344:	mov	x2, x0
  402348:	mov	w4, w21
  40234c:	adrp	x1, 414000 <ferror@plt+0x13240>
  402350:	adrp	x5, 414000 <ferror@plt+0x13240>
  402354:	b	402318 <ferror@plt+0x1558>
  402358:	adrp	x1, 402000 <ferror@plt+0x1240>
  40235c:	mov	w2, #0x5                   	// #5
  402360:	add	x1, x1, #0xff8
  402364:	b	40217c <ferror@plt+0x13bc>
  402368:	mov	w2, #0x5                   	// #5
  40236c:	adrp	x1, 402000 <ferror@plt+0x1240>
  402370:	add	x1, x1, #0xf88
  402374:	bl	400d80 <dcgettext@plt>
  402378:	adrp	x1, 414000 <ferror@plt+0x13240>
  40237c:	adrp	x4, 414000 <ferror@plt+0x13240>
  402380:	mov	x2, x0
  402384:	ldr	x3, [x1, #304]
  402388:	mov	w1, #0x1                   	// #1
  40238c:	ldr	x0, [x4, #264]
  402390:	bl	400cf0 <__fprintf_chk@plt>
  402394:	mov	w0, #0x46                  	// #70
  402398:	bl	400be0 <exit@plt>
  40239c:	adrp	x1, 403000 <ferror@plt+0x2240>
  4023a0:	mov	w2, #0x5                   	// #5
  4023a4:	add	x1, x1, #0x18
  4023a8:	b	402180 <ferror@plt+0x13c0>
  4023ac:	nop
  4023b0:	stp	x29, x30, [sp, #-64]!
  4023b4:	mov	x29, sp
  4023b8:	stp	x19, x20, [sp, #16]
  4023bc:	mov	w19, w1
  4023c0:	stp	x21, x22, [sp, #32]
  4023c4:	tbnz	w1, #31, 40251c <ferror@plt+0x175c>
  4023c8:	mov	w21, w2
  4023cc:	mov	x3, x0
  4023d0:	and	w2, w1, #0xff
  4023d4:	cbz	w21, 402428 <ferror@plt+0x1668>
  4023d8:	cmp	w1, #0x7f
  4023dc:	b.hi	40249c <ferror@plt+0x16dc>  // b.pmore
  4023e0:	mov	x0, #0x5                   	// #5
  4023e4:	add	x20, sp, #0x38
  4023e8:	mov	w22, w0
  4023ec:	mov	x1, #0x1                   	// #1
  4023f0:	strb	w2, [sp, #61]
  4023f4:	add	x0, x20, x0
  4023f8:	mov	x2, #0x1                   	// #1
  4023fc:	bl	400d70 <fwrite@plt>
  402400:	mov	x19, x0
  402404:	cmp	x0, #0x1
  402408:	b.ne	402508 <ferror@plt+0x1748>  // b.any
  40240c:	adrp	x0, 414000 <ferror@plt+0x13240>
  402410:	ldr	w0, [x0, #292]
  402414:	cbnz	w0, 402440 <ferror@plt+0x1680>
  402418:	ldp	x19, x20, [sp, #16]
  40241c:	ldp	x21, x22, [sp, #32]
  402420:	ldp	x29, x30, [sp], #64
  402424:	ret
  402428:	mov	x0, #0x4                   	// #4
  40242c:	add	x20, sp, #0x38
  402430:	mov	w22, w0
  402434:	mov	x1, #0x2                   	// #2
  402438:	strh	w19, [sp, #60]
  40243c:	b	4023f4 <ferror@plt+0x1634>
  402440:	mov	w0, #0x28                  	// #40
  402444:	bl	400d90 <putchar@plt>
  402448:	cbz	w21, 4024f4 <ferror@plt+0x1734>
  40244c:	add	x20, x20, w22, sxtw
  402450:	mov	w0, #0x5                   	// #5
  402454:	adrp	x21, 403000 <ferror@plt+0x2240>
  402458:	sub	w22, w0, w22
  40245c:	add	x21, x21, #0x150
  402460:	mov	x19, #0x0                   	// #0
  402464:	nop
  402468:	ldrb	w2, [x20, x19]
  40246c:	mov	x1, x21
  402470:	mov	w0, #0x1                   	// #1
  402474:	bl	400c70 <__printf_chk@plt>
  402478:	cmp	x22, x19
  40247c:	add	x19, x19, #0x1
  402480:	b.ne	402468 <ferror@plt+0x16a8>  // b.any
  402484:	mov	w0, #0x29                  	// #41
  402488:	bl	400d90 <putchar@plt>
  40248c:	ldp	x19, x20, [sp, #16]
  402490:	ldp	x21, x22, [sp, #32]
  402494:	ldp	x29, x30, [sp], #64
  402498:	ret
  40249c:	add	x20, sp, #0x38
  4024a0:	mov	x1, #0x6                   	// #6
  4024a4:	mov	w5, #0x3f                  	// #63
  4024a8:	add	x0, x20, x1
  4024ac:	and	w4, w19, #0x3f
  4024b0:	sub	w4, w4, #0x80
  4024b4:	asr	w5, w5, #1
  4024b8:	lsr	w19, w19, #6
  4024bc:	mov	w22, w1
  4024c0:	sturb	w4, [x0, #-1]
  4024c4:	bics	wzr, w19, w5
  4024c8:	sub	x1, x1, #0x1
  4024cc:	b.ne	4024a8 <ferror@plt+0x16e8>  // b.any
  4024d0:	sub	w22, w22, #0x2
  4024d4:	mov	w1, #0x6                   	// #6
  4024d8:	sub	w1, w1, w22
  4024dc:	sub	w19, w19, #0x2
  4024e0:	sub	w19, w19, w5, lsl #1
  4024e4:	sxtw	x0, w22
  4024e8:	sxtw	x1, w1
  4024ec:	strb	w19, [x20, w22, sxtw]
  4024f0:	b	4023f4 <ferror@plt+0x1634>
  4024f4:	mov	w0, w19
  4024f8:	adrp	x1, 403000 <ferror@plt+0x2240>
  4024fc:	add	x1, x1, #0x148
  402500:	bl	400c70 <__printf_chk@plt>
  402504:	b	40244c <ferror@plt+0x168c>
  402508:	adrp	x0, 403000 <ferror@plt+0x2240>
  40250c:	add	x0, x0, #0x138
  402510:	bl	400bf0 <perror@plt>
  402514:	mov	w0, #0x1                   	// #1
  402518:	bl	400be0 <exit@plt>
  40251c:	adrp	x0, 414000 <ferror@plt+0x13240>
  402520:	mov	w2, #0x5                   	// #5
  402524:	adrp	x1, 403000 <ferror@plt+0x2240>
  402528:	add	x1, x1, #0x110
  40252c:	ldr	x20, [x0, #264]
  402530:	mov	x0, #0x0                   	// #0
  402534:	bl	400d80 <dcgettext@plt>
  402538:	mov	x2, x0
  40253c:	mov	w3, w19
  402540:	mov	w1, #0x1                   	// #1
  402544:	mov	x0, x20
  402548:	bl	400cf0 <__fprintf_chk@plt>
  40254c:	mov	w0, #0x1                   	// #1
  402550:	bl	400be0 <exit@plt>
  402554:	nop
  402558:	stp	x29, x30, [sp, #-32]!
  40255c:	mov	x3, x0
  402560:	cmp	w1, #0x0
  402564:	mov	x29, sp
  402568:	cbz	w2, 402598 <ferror@plt+0x17d8>
  40256c:	cset	w4, eq  // eq = none
  402570:	mov	x2, #0x1                   	// #1
  402574:	add	w4, w4, #0xfe
  402578:	mov	x1, x2
  40257c:	add	x0, sp, #0x1e
  402580:	strb	w4, [sp, #30]
  402584:	bl	400d70 <fwrite@plt>
  402588:	cmp	w0, #0x1
  40258c:	b.ne	4025b8 <ferror@plt+0x17f8>  // b.any
  402590:	ldp	x29, x30, [sp], #32
  402594:	ret
  402598:	mov	w4, #0xfffe                	// #65534
  40259c:	cinc	w4, w4, eq  // eq = none
  4025a0:	add	x0, sp, #0x1e
  4025a4:	mov	x2, #0x1                   	// #1
  4025a8:	mov	x1, #0x2                   	// #2
  4025ac:	strh	w4, [sp, #30]
  4025b0:	bl	400d70 <fwrite@plt>
  4025b4:	b	402588 <ferror@plt+0x17c8>
  4025b8:	adrp	x0, 403000 <ferror@plt+0x2240>
  4025bc:	add	x0, x0, #0x158
  4025c0:	bl	400bf0 <perror@plt>
  4025c4:	mov	w0, #0x1                   	// #1
  4025c8:	bl	400be0 <exit@plt>
  4025cc:	nop
  4025d0:	mov	w7, w1
  4025d4:	add	w6, w1, #0xe
  4025d8:	adds	w1, w1, #0x7
  4025dc:	stp	x29, x30, [sp, #-64]!
  4025e0:	csel	w6, w6, w1, mi  // mi = first
  4025e4:	sub	w1, w3, #0x100
  4025e8:	mov	x29, sp
  4025ec:	asr	w6, w6, #3
  4025f0:	tst	w1, #0xfffffeff
  4025f4:	mov	w8, w3
  4025f8:	mov	w9, w2
  4025fc:	mov	x3, x0
  402600:	mul	w6, w6, w2
  402604:	ccmp	w7, #0x8, #0x0, eq  // eq = none
  402608:	b.eq	402660 <ferror@plt+0x18a0>  // b.none
  40260c:	mov	w0, #0x2                   	// #2
  402610:	str	w0, [x4]
  402614:	and	w5, w5, #0x1
  402618:	mov	x10, #0xb572                	// #46450
  40261c:	movk	x10, #0x864a, lsl #16
  402620:	mov	w4, #0x20                  	// #32
  402624:	mov	x1, #0x20                  	// #32
  402628:	mov	x2, #0x1                   	// #1
  40262c:	add	x0, sp, x1
  402630:	str	x10, [sp, #32]
  402634:	str	w4, [sp, #40]
  402638:	strb	w5, [sp, #44]
  40263c:	strb	wzr, [sp, #45]
  402640:	strh	wzr, [sp, #46]
  402644:	stp	w8, w6, [sp, #48]
  402648:	stp	w9, w7, [sp, #56]
  40264c:	bl	400d70 <fwrite@plt>
  402650:	cmp	w0, #0x1
  402654:	b.ne	4026b4 <ferror@plt+0x18f4>  // b.any
  402658:	ldp	x29, x30, [sp], #64
  40265c:	ret
  402660:	ldr	w0, [x4]
  402664:	cmp	w0, #0x2
  402668:	b.eq	402614 <ferror@plt+0x1854>  // b.none
  40266c:	cmp	w8, #0x200
  402670:	mov	w1, #0x436                 	// #1078
  402674:	cset	w0, eq  // eq = none
  402678:	strh	w1, [sp, #32]
  40267c:	strb	w0, [sp, #34]
  402680:	tbz	w5, #1, 4026a4 <ferror@plt+0x18e4>
  402684:	orr	w0, w0, #0x4
  402688:	strb	w0, [sp, #34]
  40268c:	add	x0, sp, #0x20
  402690:	mov	x2, #0x1                   	// #1
  402694:	mov	x1, #0x4                   	// #4
  402698:	strb	w6, [sp, #35]
  40269c:	bl	400d70 <fwrite@plt>
  4026a0:	b	402650 <ferror@plt+0x1890>
  4026a4:	tbz	w5, #0, 40268c <ferror@plt+0x18cc>
  4026a8:	orr	w0, w0, #0x2
  4026ac:	strb	w0, [sp, #34]
  4026b0:	b	40268c <ferror@plt+0x18cc>
  4026b4:	adrp	x0, 414000 <ferror@plt+0x13240>
  4026b8:	mov	w2, #0x5                   	// #5
  4026bc:	str	x19, [sp, #16]
  4026c0:	adrp	x1, 403000 <ferror@plt+0x2240>
  4026c4:	ldr	x19, [x0, #264]
  4026c8:	add	x1, x1, #0x168
  4026cc:	mov	x0, #0x0                   	// #0
  4026d0:	bl	400d80 <dcgettext@plt>
  4026d4:	mov	x2, x0
  4026d8:	mov	w1, #0x1                   	// #1
  4026dc:	mov	x0, x19
  4026e0:	bl	400cf0 <__fprintf_chk@plt>
  4026e4:	mov	w0, #0x4a                  	// #74
  4026e8:	bl	400be0 <exit@plt>
  4026ec:	nop
  4026f0:	mov	w7, w2
  4026f4:	mov	w2, w3
  4026f8:	adds	w8, w7, #0x7
  4026fc:	add	w3, w7, #0xe
  402700:	csel	w3, w3, w8, mi  // mi = first
  402704:	stp	x29, x30, [sp, #-80]!
  402708:	asr	w3, w3, #3
  40270c:	mov	x29, sp
  402710:	stp	x19, x20, [sp, #16]
  402714:	mov	x20, x0
  402718:	mul	w3, w3, w2
  40271c:	stp	x21, x22, [sp, #32]
  402720:	mov	x21, x1
  402724:	stp	x23, x24, [sp, #48]
  402728:	sxtw	x19, w3
  40272c:	mov	x24, x4
  402730:	str	w5, [sp, #76]
  402734:	cbz	x6, 40285c <ferror@plt+0x1a9c>
  402738:	mov	x23, x6
  40273c:	cmp	w4, #0x0
  402740:	b.le	402784 <ferror@plt+0x19c4>
  402744:	sub	w4, w4, #0x1
  402748:	add	x0, x6, #0x18
  40274c:	mov	w1, #0x18                  	// #24
  402750:	mov	x3, x6
  402754:	umaddl	x4, w4, w1, x0
  402758:	ldr	x0, [x3]
  40275c:	cbz	x0, 402778 <ferror@plt+0x19b8>
  402760:	ldr	x1, [x0, #16]
  402764:	cbz	x1, 402770 <ferror@plt+0x19b0>
  402768:	ldr	x1, [x1]
  40276c:	cbnz	x1, 40278c <ferror@plt+0x19cc>
  402770:	ldr	x0, [x0]
  402774:	cbnz	x0, 402760 <ferror@plt+0x19a0>
  402778:	add	x3, x3, #0x18
  40277c:	cmp	x3, x4
  402780:	b.ne	402758 <ferror@plt+0x1998>  // b.any
  402784:	mov	w5, #0x1                   	// #1
  402788:	b	402790 <ferror@plt+0x19d0>
  40278c:	mov	w5, #0x3                   	// #3
  402790:	mov	w1, w7
  402794:	add	x4, sp, #0x4c
  402798:	mov	w3, w24
  40279c:	mov	x0, x20
  4027a0:	bl	4025d0 <ferror@plt+0x1810>
  4027a4:	ldr	w2, [sp, #76]
  4027a8:	mov	x0, x21
  4027ac:	mov	x1, x19
  4027b0:	mov	x3, x20
  4027b4:	cmp	w2, #0x2
  4027b8:	mov	x2, x24
  4027bc:	cset	w21, eq  // eq = none
  4027c0:	bl	400d70 <fwrite@plt>
  4027c4:	cmp	x0, x24
  4027c8:	b.ne	402898 <ferror@plt+0x1ad8>  // b.any
  4027cc:	cmn	x23, #0x1
  4027d0:	b.eq	402844 <ferror@plt+0x1a84>  // b.none
  4027d4:	cbz	x24, 402844 <ferror@plt+0x1a84>
  4027d8:	add	x24, x24, x24, lsl #1
  4027dc:	add	x24, x23, x24, lsl #3
  4027e0:	ldr	x22, [x23]
  4027e4:	cbz	x22, 402828 <ferror@plt+0x1a68>
  4027e8:	ldr	x19, [x22, #16]
  4027ec:	cbz	x19, 402820 <ferror@plt+0x1a60>
  4027f0:	ldr	x0, [x19]
  4027f4:	cbz	x0, 402808 <ferror@plt+0x1a48>
  4027f8:	mov	w2, w21
  4027fc:	mov	x0, x20
  402800:	mov	w1, #0x1                   	// #1
  402804:	bl	402558 <ferror@plt+0x1798>
  402808:	ldr	w1, [x19, #16]
  40280c:	mov	w2, w21
  402810:	mov	x0, x20
  402814:	bl	4023b0 <ferror@plt+0x15f0>
  402818:	ldr	x19, [x19]
  40281c:	cbnz	x19, 402808 <ferror@plt+0x1a48>
  402820:	ldr	x22, [x22]
  402824:	cbnz	x22, 4027e8 <ferror@plt+0x1a28>
  402828:	add	x23, x23, #0x18
  40282c:	mov	w2, w21
  402830:	mov	x0, x20
  402834:	mov	w1, #0x0                   	// #0
  402838:	bl	402558 <ferror@plt+0x1798>
  40283c:	cmp	x23, x24
  402840:	b.ne	4027e0 <ferror@plt+0x1a20>  // b.any
  402844:	mov	w0, w21
  402848:	ldp	x19, x20, [sp, #16]
  40284c:	ldp	x21, x22, [sp, #32]
  402850:	ldp	x23, x24, [sp, #48]
  402854:	ldp	x29, x30, [sp], #80
  402858:	ret
  40285c:	mov	w1, w7
  402860:	add	x4, sp, #0x4c
  402864:	mov	w3, w24
  402868:	mov	w5, #0x0                   	// #0
  40286c:	bl	4025d0 <ferror@plt+0x1810>
  402870:	ldr	w2, [sp, #76]
  402874:	mov	x0, x21
  402878:	mov	x3, x20
  40287c:	mov	x1, x19
  402880:	cmp	w2, #0x2
  402884:	mov	x2, x24
  402888:	cset	w21, eq  // eq = none
  40288c:	bl	400d70 <fwrite@plt>
  402890:	cmp	x24, x0
  402894:	b.eq	402844 <ferror@plt+0x1a84>  // b.none
  402898:	adrp	x0, 414000 <ferror@plt+0x13240>
  40289c:	mov	w2, #0x5                   	// #5
  4028a0:	adrp	x1, 403000 <ferror@plt+0x2240>
  4028a4:	add	x1, x1, #0x188
  4028a8:	ldr	x19, [x0, #264]
  4028ac:	mov	x0, #0x0                   	// #0
  4028b0:	bl	400d80 <dcgettext@plt>
  4028b4:	mov	x2, x0
  4028b8:	mov	w1, #0x1                   	// #1
  4028bc:	mov	x0, x19
  4028c0:	bl	400cf0 <__fprintf_chk@plt>
  4028c4:	mov	w0, #0x4a                  	// #74
  4028c8:	bl	400be0 <exit@plt>
  4028cc:	nop
  4028d0:	ldr	x8, [x0]
  4028d4:	mov	x7, x8
  4028d8:	ldrb	w5, [x7], #1
  4028dc:	tbz	w5, #7, 402958 <ferror@plt+0x1b98>
  4028e0:	mov	w4, #0x80                  	// #128
  4028e4:	mov	w3, #0x0                   	// #0
  4028e8:	asr	w4, w4, #1
  4028ec:	mov	w6, w3
  4028f0:	tst	w4, w5
  4028f4:	add	w3, w3, #0x1
  4028f8:	b.ne	4028e8 <ferror@plt+0x1b28>  // b.any
  4028fc:	cmp	w1, #0x0
  402900:	ccmp	w1, w3, #0x0, ne  // ne = any
  402904:	b.lt	402970 <ferror@plt+0x1bb0>  // b.tstop
  402908:	cmp	w3, #0x1
  40290c:	b.eq	402948 <ferror@plt+0x1b88>  // b.none
  402910:	sub	w1, w6, #0x1
  402914:	sub	w4, w4, #0x1
  402918:	add	x1, x1, #0x2
  40291c:	and	w5, w4, w5
  402920:	add	x3, x8, x1
  402924:	b	402938 <ferror@plt+0x1b78>
  402928:	bfi	w1, w5, #6, #26
  40292c:	cmp	x3, x7
  402930:	mov	w5, w1
  402934:	b.eq	402960 <ferror@plt+0x1ba0>  // b.none
  402938:	ldrb	w1, [x7], #1
  40293c:	and	w4, w1, #0xc0
  402940:	cmp	w4, #0x80
  402944:	b.eq	402928 <ferror@plt+0x1b68>  // b.none
  402948:	mov	w1, #0xffffffff            	// #-1
  40294c:	mov	x0, #0x0                   	// #0
  402950:	str	w1, [x2]
  402954:	ret
  402958:	mov	x3, x7
  40295c:	tbnz	w1, #31, 402970 <ferror@plt+0x1bb0>
  402960:	str	x3, [x0]
  402964:	mov	w0, w5
  402968:	str	wzr, [x2]
  40296c:	ret
  402970:	mov	w1, #0xfffffffe            	// #-2
  402974:	mov	x0, #0x0                   	// #0
  402978:	str	w1, [x2]
  40297c:	ret
  402980:	stp	x29, x30, [sp, #-32]!
  402984:	mov	w1, #0x2f                  	// #47
  402988:	mov	x29, sp
  40298c:	str	x19, [sp, #16]
  402990:	mov	x19, x0
  402994:	bl	400ca0 <strrchr@plt>
  402998:	cmp	x0, #0x0
  40299c:	adrp	x1, 414000 <ferror@plt+0x13240>
  4029a0:	csinc	x19, x19, x0, eq  // eq = none
  4029a4:	str	x19, [x1, #304]
  4029a8:	ldr	x19, [sp, #16]
  4029ac:	ldp	x29, x30, [sp], #32
  4029b0:	ret
  4029b4:	nop
  4029b8:	adrp	x0, 414000 <ferror@plt+0x13240>
  4029bc:	ldr	x0, [x0, #304]
  4029c0:	ret
  4029c4:	nop
  4029c8:	stp	x29, x30, [sp, #-16]!
  4029cc:	mov	w2, #0x5                   	// #5
  4029d0:	adrp	x1, 403000 <ferror@plt+0x2240>
  4029d4:	mov	x29, sp
  4029d8:	add	x1, x1, #0x1a0
  4029dc:	mov	x0, #0x0                   	// #0
  4029e0:	bl	400d80 <dcgettext@plt>
  4029e4:	mov	x1, x0
  4029e8:	adrp	x2, 414000 <ferror@plt+0x13240>
  4029ec:	adrp	x3, 403000 <ferror@plt+0x2240>
  4029f0:	add	x3, x3, #0x1b0
  4029f4:	mov	w0, #0x1                   	// #1
  4029f8:	ldr	x2, [x2, #304]
  4029fc:	bl	400c70 <__printf_chk@plt>
  402a00:	mov	w0, #0x0                   	// #0
  402a04:	bl	400be0 <exit@plt>
  402a08:	stp	x29, x30, [sp, #-32]!
  402a0c:	adrp	x0, 414000 <ferror@plt+0x13240>
  402a10:	mov	w2, #0x5                   	// #5
  402a14:	mov	x29, sp
  402a18:	adrp	x1, 403000 <ferror@plt+0x2240>
  402a1c:	add	x1, x1, #0x1c0
  402a20:	str	x19, [sp, #16]
  402a24:	ldr	x19, [x0, #264]
  402a28:	mov	x0, #0x0                   	// #0
  402a2c:	bl	400d80 <dcgettext@plt>
  402a30:	mov	x2, x0
  402a34:	adrp	x3, 414000 <ferror@plt+0x13240>
  402a38:	mov	w1, #0x1                   	// #1
  402a3c:	mov	x0, x19
  402a40:	ldr	x3, [x3, #304]
  402a44:	bl	400cf0 <__fprintf_chk@plt>
  402a48:	mov	w0, #0x47                  	// #71
  402a4c:	bl	400be0 <exit@plt>
  402a50:	stp	x29, x30, [sp, #-16]!
  402a54:	mov	x29, sp
  402a58:	bl	400c30 <malloc@plt>
  402a5c:	cbz	x0, 402a68 <ferror@plt+0x1ca8>
  402a60:	ldp	x29, x30, [sp], #16
  402a64:	ret
  402a68:	bl	402a08 <ferror@plt+0x1c48>
  402a6c:	nop
  402a70:	stp	x29, x30, [sp, #-16]!
  402a74:	mov	x29, sp
  402a78:	bl	400c80 <realloc@plt>
  402a7c:	cbz	x0, 402a88 <ferror@plt+0x1cc8>
  402a80:	ldp	x29, x30, [sp], #16
  402a84:	ret
  402a88:	bl	402a08 <ferror@plt+0x1c48>
  402a8c:	nop
  402a90:	stp	x29, x30, [sp, #-16]!
  402a94:	mov	x29, sp
  402a98:	bl	400c90 <strdup@plt>
  402a9c:	cbz	x0, 402aa8 <ferror@plt+0x1ce8>
  402aa0:	ldp	x29, x30, [sp], #16
  402aa4:	ret
  402aa8:	bl	402a08 <ferror@plt+0x1c48>
  402aac:	nop
  402ab0:	stp	x29, x30, [sp, #-16]!
  402ab4:	mov	x29, sp
  402ab8:	bl	400d50 <strndup@plt>
  402abc:	cbz	x0, 402ac8 <ferror@plt+0x1d08>
  402ac0:	ldp	x29, x30, [sp], #16
  402ac4:	ret
  402ac8:	bl	402a08 <ferror@plt+0x1c48>
  402acc:	nop
  402ad0:	cbz	x0, 402aec <ferror@plt+0x1d2c>
  402ad4:	stp	x29, x30, [sp, #-16]!
  402ad8:	mov	x29, sp
  402adc:	bl	400d40 <free@plt>
  402ae0:	mov	x0, #0x0                   	// #0
  402ae4:	ldp	x29, x30, [sp], #16
  402ae8:	ret
  402aec:	mov	x0, #0x0                   	// #0
  402af0:	ret
  402af4:	nop
  402af8:	stp	x29, x30, [sp, #-64]!
  402afc:	mov	x29, sp
  402b00:	stp	x19, x20, [sp, #16]
  402b04:	adrp	x20, 413000 <ferror@plt+0x12240>
  402b08:	add	x20, x20, #0xdf0
  402b0c:	stp	x21, x22, [sp, #32]
  402b10:	adrp	x21, 413000 <ferror@plt+0x12240>
  402b14:	add	x21, x21, #0xde8
  402b18:	sub	x20, x20, x21
  402b1c:	mov	w22, w0
  402b20:	stp	x23, x24, [sp, #48]
  402b24:	mov	x23, x1
  402b28:	mov	x24, x2
  402b2c:	bl	400ba8 <exit@plt-0x38>
  402b30:	cmp	xzr, x20, asr #3
  402b34:	b.eq	402b60 <ferror@plt+0x1da0>  // b.none
  402b38:	asr	x20, x20, #3
  402b3c:	mov	x19, #0x0                   	// #0
  402b40:	ldr	x3, [x21, x19, lsl #3]
  402b44:	mov	x2, x24
  402b48:	add	x19, x19, #0x1
  402b4c:	mov	x1, x23
  402b50:	mov	w0, w22
  402b54:	blr	x3
  402b58:	cmp	x20, x19
  402b5c:	b.ne	402b40 <ferror@plt+0x1d80>  // b.any
  402b60:	ldp	x19, x20, [sp, #16]
  402b64:	ldp	x21, x22, [sp, #32]
  402b68:	ldp	x23, x24, [sp, #48]
  402b6c:	ldp	x29, x30, [sp], #64
  402b70:	ret
  402b74:	nop
  402b78:	ret

Disassembly of section .fini:

0000000000402b7c <.fini>:
  402b7c:	stp	x29, x30, [sp, #-16]!
  402b80:	mov	x29, sp
  402b84:	ldp	x29, x30, [sp], #16
  402b88:	ret
