# Verilog

- [[DE1]]
- [[DE1-HPS]]
- function [6:0] fDecoder;
		input [3:0] inNum;
- output [6:0] HEX0 /* synthesis chip_pin = "AH28, AG28, AF28, AG27, AE28, AE27, AE26" */;

[//begin]: # "Autogenerated link references for markdown compatibility"
[DE1]: DE1.md "DE1"
[DE1-HPS]: DE1-HPS.md "DE1-HPS"
[//end]: # "Autogenerated link references"