#RUN: llc %s -mcpu=a64fx -fswp -fls -O3 -start-before=aarch64-swpipeliner -swpl-maxii=2 -ls-debug-dump-scheduling-every-inst -o /dev/null 2>&1 | FileCheck %s

#CHECK:%45:fpr64 = INSERT_SUBREG %39:fpr64(tied-def 0), %44:fpr32, %subreg.ssub
#CHECK-NEXT:pred : FADDDrr(placed=62502, delay=9)
#CHECK-NEXT:pred : FADDSrr(placed=62509, delay=9)
#CHECK-NEXT:earliest cycle : 62518
#CHECK-NEXT:placed cycle   : 62518

--- |
  ; ModuleID = 'schedule.cpp'
  source_filename = "schedule.cpp"
  target datalayout = "e-m:e-i8:8:32-i16:16:32-i64:64-i128:128-n32:64-S128"
  target triple = "aarch64-unknown-linux-gnu"
  
  ; Function Attrs: mustprogress nofree norecurse nosync nounwind memory(argmem: readwrite) uwtable vscale_range(1,16)
  define dso_local noundef float @_Z4hogePfS_S_i(ptr nocapture noundef %a, ptr nocapture noundef readonly %b, ptr nocapture noundef readonly %c, i32 noundef %n) local_unnamed_addr #0 {
  entry:
    %cmp11 = icmp sgt i32 %n, 0
    br i1 %cmp11, label %for.body.preheader, label %for.cond.cleanup
  
  for.body.preheader:                               ; preds = %entry
    %wide.trip.count = zext i32 %n to i64
    %0 = call i64 @llvm.start.loop.iterations.i64(i64 %wide.trip.count)
    br label %for.body
  
  for.cond.cleanup:                                 ; preds = %for.body, %entry
    %1 = load float, ptr %a, align 4, !tbaa !6
    ret float %1
  
  for.body:                                         ; preds = %for.body.preheader, %for.body
    %lsr.iv16 = phi ptr [ %b, %for.body.preheader ], [ %scevgep17, %for.body ]
    %lsr.iv14 = phi ptr [ %c, %for.body.preheader ], [ %scevgep15, %for.body ]
    %lsr.iv = phi ptr [ %a, %for.body.preheader ], [ %scevgep, %for.body ]
    %2 = phi i64 [ %0, %for.body.preheader ], [ %5, %for.body ]
    %3 = load float, ptr %lsr.iv16, align 4, !tbaa !6
    %4 = load float, ptr %lsr.iv14, align 4, !tbaa !6
    %add = fadd float %3, %4
    store float %add, ptr %lsr.iv, align 4, !tbaa !6
    %scevgep = getelementptr i8, ptr %lsr.iv, i64 4
    %scevgep15 = getelementptr i8, ptr %lsr.iv14, i64 4
    %scevgep17 = getelementptr i8, ptr %lsr.iv16, i64 4
    %5 = call i64 @llvm.loop.decrement.reg.i64(i64 %2, i64 1)
    %6 = icmp ne i64 %5, 0
    br i1 %6, label %for.body, label %for.cond.cleanup, !llvm.loop !10
  }
  
  ; Function Attrs: nocallback noduplicate nofree nosync nounwind willreturn
  declare i64 @llvm.start.loop.iterations.i64(i64) #1
  
  ; Function Attrs: nocallback noduplicate nofree nosync nounwind willreturn
  declare i64 @llvm.loop.decrement.reg.i64(i64, i64) #1
  
  attributes #0 = { mustprogress nofree norecurse nosync nounwind memory(argmem: readwrite) uwtable vscale_range(1,16) "frame-pointer"="non-leaf" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="a64fx" "target-features"="+aes,+crc,+fp-armv8,+fullfp16,+lse,+neon,+outline-atomics,+ras,+rdm,+sha2,+sve,+v8.1a,+v8.2a,+v8a,-fmv" }
  attributes #1 = { nocallback noduplicate nofree nosync nounwind willreturn }
  
  !llvm.module.flags = !{!0, !1, !2, !3, !4}
  
  !0 = !{i32 1, !"wchar_size", i32 4}
  !1 = !{i32 8, !"PIC Level", i32 2}
  !2 = !{i32 7, !"PIE Level", i32 2}
  !3 = !{i32 7, !"uwtable", i32 2}
  !4 = !{i32 7, !"frame-pointer", i32 1}
  !6 = !{!7, !7, i64 0}
  !7 = !{!"float", !8, i64 0}
  !8 = !{!"omnipotent char", !9, i64 0}
  !9 = !{!"Simple C++ TBAA"}
  !10 = distinct !{!10, !11, !12}
  !11 = !{!"llvm.loop.mustprogress"}
  !12 = !{!"llvm.loop.unroll.disable"}

...
---
name:            _Z4hogePfS_S_i
alignment:       8
exposesReturnsTwice: false
legalized:       false
regBankSelected: false
selected:        false
failedISel:      false
tracksRegLiveness: true
hasWinCFI:       false
callsEHReturn:   false
callsUnwindInit: false
hasEHCatchret:   false
hasEHScopes:     false
hasEHFunclets:   false
isOutlined:      false
debugInstrRef:   false
failsVerification: false
tracksDebugUserValues: false
registers:
  - { id: 0, class: gpr64all, preferred-register: '' }
  - { id: 1, class: gpr64sp, preferred-register: '' }
  - { id: 2, class: gpr64sp, preferred-register: '' }
  - { id: 3, class: gpr64sp, preferred-register: '' }
  - { id: 4, class: gpr64sp, preferred-register: '' }
  - { id: 5, class: gpr64all, preferred-register: '' }
  - { id: 6, class: gpr64all, preferred-register: '' }
  - { id: 7, class: gpr64all, preferred-register: '' }
  - { id: 8, class: gpr64all, preferred-register: '' }
  - { id: 9, class: gpr64common, preferred-register: '' }
  - { id: 10, class: gpr64, preferred-register: '' }
  - { id: 11, class: gpr64, preferred-register: '' }
  - { id: 12, class: gpr32common, preferred-register: '' }
  - { id: 13, class: gpr32, preferred-register: '' }
  - { id: 14, class: gpr32, preferred-register: '' }
  - { id: 15, class: gpr64sp, preferred-register: '' }
  - { id: 16, class: fpr32, preferred-register: '' }
  - { id: 17, class: gpr64sp, preferred-register: '' }
  - { id: 18, class: fpr32, preferred-register: '' }
  - { id: 19, class: fpr32, preferred-register: '' }
  - { id: 20, class: gpr64sp, preferred-register: '' }
  - { id: 21, class: gpr64, preferred-register: '' }
  - { id: 22, class: fpr32, preferred-register: '' }
liveins:
  - { reg: '$x0', virtual-reg: '%9' }
  - { reg: '$x1', virtual-reg: '%10' }
  - { reg: '$x2', virtual-reg: '%11' }
  - { reg: '$w3', virtual-reg: '%12' }
frameInfo:
  isFrameAddressTaken: false
  isReturnAddressTaken: false
  hasStackMap:     false
  hasPatchPoint:   false
  stackSize:       0
  offsetAdjustment: 0
  maxAlignment:    1
  adjustsStack:    false
  hasCalls:        false
  stackProtector:  ''
  functionContext: ''
  maxCallFrameSize: 0
  cvBytesOfCalleeSavedRegisters: 0
  hasOpaqueSPAdjustment: false
  hasVAStart:      false
  hasMustTailInVarArgFunc: false
  hasTailCall:     false
  localFrameSize:  0
  savePoint:       ''
  restorePoint:    ''
fixedStack:      []
stack:           []
entry_values:    []
callSites:       []
debugValueSubstitutions: []
constants:       []
machineFunctionInfo: {}
body:             |
  bb.0.entry:
    successors: %bb.1(0x50000000), %bb.2(0x30000000)
    liveins: $x0, $x1, $x2, $w3
  
    %12:gpr32common = COPY $w3
    %11:gpr64 = COPY $x2
    %10:gpr64 = COPY $x1
    %9:gpr64common = COPY $x0
    %100:fpr64 = IMPLICIT_DEF
    %101:fpr64 = IMPLICIT_DEF
    dead $wzr = SUBSWri %12, 1, 0, implicit-def $nzcv
    Bcc 11, %bb.2, implicit $nzcv
    B %bb.1
  
  bb.1.for.body.preheader:
    successors: %bb.3(0x80000000)
  
    %14:gpr32 = ORRWrs $wzr, %12, 0
    %0:gpr64all = SUBREG_TO_REG 0, killed %14, %subreg.sub_32
    B %bb.3
  
  bb.2.for.cond.cleanup:
    %22:fpr32 = LDRSui %9, 0 :: (load (s32) from %ir.a, !tbaa !6)
    $s0 = COPY %22
    RET_ReallyLR implicit $s0
  
  bb.3.for.body:
    successors: %bb.3(0x7c000000), %bb.2(0x04000000)
  
    %1:gpr64sp = PHI %10, %bb.1, %7, %bb.3
    %2:gpr64sp = PHI %11, %bb.1, %6, %bb.3
    %3:gpr64sp = PHI %9, %bb.1, %5, %bb.3
    %4:gpr64sp = PHI %0, %bb.1, %8, %bb.3
    %110:gpr32 = PHI %12, %bb.1, %120, %bb.3
    %120:gpr32 = COPY %110
    %130:fpr64 = INSERT_SUBREG %100, %110, %subreg.ssub
    %131:fpr64 = INSERT_SUBREG %101, %110, %subreg.ssub
    %132:fpr64 = nofpexcept FADDDrr %130, %131, implicit $fpcr
    early-clobber %15:gpr64sp, %16:fpr32 = LDRSpost %1, 4 :: (load (s32) from %ir.lsr.iv16, !tbaa !6)
    early-clobber %17:gpr64sp, %18:fpr32 = LDRSpost %2, 4 :: (load (s32) from %ir.lsr.iv14, !tbaa !6)
    %19:fpr32 = nofpexcept FADDSrr %16, %18, implicit $fpcr
    %136:fpr64 = INSERT_SUBREG %132, %19, %subreg.ssub
    early-clobber %20:gpr64sp = STRSpost killed %19, %3, 4 :: (store (s32) into %ir.lsr.iv, !tbaa !6)
    %5:gpr64all = COPY %20
    %6:gpr64all = COPY %17
    %7:gpr64all = COPY %15
    %21:gpr64 = SUBSXri %4, 1, 0, implicit-def $nzcv
    %8:gpr64all = COPY %21
    Bcc 1, %bb.3, implicit $nzcv
    B %bb.2

...

