Classic Timing Analyzer report for psw
Thu Dec 05 21:16:48 2024
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                          ;
+------------------------------+-------+---------------+------------------------------------------------+---------+---------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From    ; To      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+---------+---------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.549 ns                                       ; g_en    ; gf~reg0 ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.008 ns                                       ; gf~reg0 ; gf      ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.965 ns                                      ; g       ; gf~reg0 ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; gf~reg0 ; gf~reg0 ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;         ;         ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+---------+---------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5T144C6        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 24     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                     ;
+-------+------------------------------------------------+---------+---------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From    ; To      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------+---------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; gf~reg0 ; gf~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+---------+---------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------+
; tsu                                                           ;
+-------+--------------+------------+------+---------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To      ; To Clock ;
+-------+--------------+------------+------+---------+----------+
; N/A   ; None         ; 3.549 ns   ; g_en ; gf~reg0 ; clk      ;
; N/A   ; None         ; 3.195 ns   ; g    ; gf~reg0 ; clk      ;
+-------+--------------+------------+------+---------+----------+


+---------------------------------------------------------------+
; tco                                                           ;
+-------+--------------+------------+---------+----+------------+
; Slack ; Required tco ; Actual tco ; From    ; To ; From Clock ;
+-------+--------------+------------+---------+----+------------+
; N/A   ; None         ; 6.008 ns   ; gf~reg0 ; gf ; clk        ;
+-------+--------------+------------+---------+----+------------+


+---------------------------------------------------------------------+
; th                                                                  ;
+---------------+-------------+-----------+------+---------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To      ; To Clock ;
+---------------+-------------+-----------+------+---------+----------+
; N/A           ; None        ; -2.965 ns ; g    ; gf~reg0 ; clk      ;
; N/A           ; None        ; -3.319 ns ; g_en ; gf~reg0 ; clk      ;
+---------------+-------------+-----------+------+---------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Dec 05 21:16:48 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off psw -c psw --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 450.05 MHz between source register "gf~reg0" and destination register "gf~reg0"
    Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.407 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y5_N25; Fanout = 2; REG Node = 'gf~reg0'
            Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X1_Y5_N24; Fanout = 1; COMB Node = 'gf~0'
            Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X1_Y5_N25; Fanout = 2; REG Node = 'gf~reg0'
            Info: Total cell delay = 0.407 ns ( 100.00 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.591 ns
                Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_8; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(1.202 ns) + CELL(0.537 ns) = 2.591 ns; Loc. = LCFF_X1_Y5_N25; Fanout = 2; REG Node = 'gf~reg0'
                Info: Total cell delay = 1.389 ns ( 53.61 % )
                Info: Total interconnect delay = 1.202 ns ( 46.39 % )
            Info: - Longest clock path from clock "clk" to source register is 2.591 ns
                Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_8; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(1.202 ns) + CELL(0.537 ns) = 2.591 ns; Loc. = LCFF_X1_Y5_N25; Fanout = 2; REG Node = 'gf~reg0'
                Info: Total cell delay = 1.389 ns ( 53.61 % )
                Info: Total interconnect delay = 1.202 ns ( 46.39 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "gf~reg0" (data pin = "g_en", clock pin = "clk") is 3.549 ns
    Info: + Longest pin to register delay is 6.176 ns
        Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_41; Fanout = 1; PIN Node = 'g_en'
        Info: 2: + IC(5.082 ns) + CELL(0.150 ns) = 6.092 ns; Loc. = LCCOMB_X1_Y5_N24; Fanout = 1; COMB Node = 'gf~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.176 ns; Loc. = LCFF_X1_Y5_N25; Fanout = 2; REG Node = 'gf~reg0'
        Info: Total cell delay = 1.094 ns ( 17.71 % )
        Info: Total interconnect delay = 5.082 ns ( 82.29 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.591 ns
        Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_8; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(1.202 ns) + CELL(0.537 ns) = 2.591 ns; Loc. = LCFF_X1_Y5_N25; Fanout = 2; REG Node = 'gf~reg0'
        Info: Total cell delay = 1.389 ns ( 53.61 % )
        Info: Total interconnect delay = 1.202 ns ( 46.39 % )
Info: tco from clock "clk" to destination pin "gf" through register "gf~reg0" is 6.008 ns
    Info: + Longest clock path from clock "clk" to source register is 2.591 ns
        Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_8; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(1.202 ns) + CELL(0.537 ns) = 2.591 ns; Loc. = LCFF_X1_Y5_N25; Fanout = 2; REG Node = 'gf~reg0'
        Info: Total cell delay = 1.389 ns ( 53.61 % )
        Info: Total interconnect delay = 1.202 ns ( 46.39 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 3.167 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y5_N25; Fanout = 2; REG Node = 'gf~reg0'
        Info: 2: + IC(0.515 ns) + CELL(2.652 ns) = 3.167 ns; Loc. = PIN_26; Fanout = 0; PIN Node = 'gf'
        Info: Total cell delay = 2.652 ns ( 83.74 % )
        Info: Total interconnect delay = 0.515 ns ( 16.26 % )
Info: th for register "gf~reg0" (data pin = "g", clock pin = "clk") is -2.965 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.591 ns
        Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_8; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(1.202 ns) + CELL(0.537 ns) = 2.591 ns; Loc. = LCFF_X1_Y5_N25; Fanout = 2; REG Node = 'gf~reg0'
        Info: Total cell delay = 1.389 ns ( 53.61 % )
        Info: Total interconnect delay = 1.202 ns ( 46.39 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 5.822 ns
        Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_25; Fanout = 1; PIN Node = 'g'
        Info: 2: + IC(4.448 ns) + CELL(0.438 ns) = 5.738 ns; Loc. = LCCOMB_X1_Y5_N24; Fanout = 1; COMB Node = 'gf~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 5.822 ns; Loc. = LCFF_X1_Y5_N25; Fanout = 2; REG Node = 'gf~reg0'
        Info: Total cell delay = 1.374 ns ( 23.60 % )
        Info: Total interconnect delay = 4.448 ns ( 76.40 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 195 megabytes
    Info: Processing ended: Thu Dec 05 21:16:51 2024
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:00


