

================================================================
== Vivado HLS Report for 'Blowfish_Encrypt'
================================================================
* Date:           Tue Nov 26 11:39:23 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Blowfish_Setkey_Encrypt_Decrypt_Opt.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.358 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       36|       36| 0.360 us | 0.360 us |   36|   36|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 37
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%plaintext_addr = getelementptr [8 x i8]* %plaintext, i64 0, i64 0" [blowfish.cpp:232->blowfish.cpp:72]   --->   Operation 38 'getelementptr' 'plaintext_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (2.32ns)   --->   "%plaintext_load = load i8* %plaintext_addr, align 1" [blowfish.cpp:233->blowfish.cpp:72]   --->   Operation 39 'load' 'plaintext_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%plaintext_addr_1 = getelementptr [8 x i8]* %plaintext, i64 0, i64 1" [blowfish.cpp:233->blowfish.cpp:72]   --->   Operation 40 'getelementptr' 'plaintext_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (2.32ns)   --->   "%plaintext_load_1 = load i8* %plaintext_addr_1, align 1" [blowfish.cpp:233->blowfish.cpp:72]   --->   Operation 41 'load' 'plaintext_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 42 [1/2] (2.32ns)   --->   "%plaintext_load = load i8* %plaintext_addr, align 1" [blowfish.cpp:233->blowfish.cpp:72]   --->   Operation 42 'load' 'plaintext_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_2 : Operation 43 [1/2] (2.32ns)   --->   "%plaintext_load_1 = load i8* %plaintext_addr_1, align 1" [blowfish.cpp:233->blowfish.cpp:72]   --->   Operation 43 'load' 'plaintext_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%plaintext_addr_2 = getelementptr [8 x i8]* %plaintext, i64 0, i64 2" [blowfish.cpp:233->blowfish.cpp:72]   --->   Operation 44 'getelementptr' 'plaintext_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [2/2] (2.32ns)   --->   "%plaintext_load_2 = load i8* %plaintext_addr_2, align 1" [blowfish.cpp:233->blowfish.cpp:72]   --->   Operation 45 'load' 'plaintext_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%plaintext_addr_3 = getelementptr [8 x i8]* %plaintext, i64 0, i64 3" [blowfish.cpp:233->blowfish.cpp:72]   --->   Operation 46 'getelementptr' 'plaintext_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [2/2] (2.32ns)   --->   "%plaintext_load_3 = load i8* %plaintext_addr_3, align 1" [blowfish.cpp:233->blowfish.cpp:72]   --->   Operation 47 'load' 'plaintext_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 48 [1/2] (2.32ns)   --->   "%plaintext_load_2 = load i8* %plaintext_addr_2, align 1" [blowfish.cpp:233->blowfish.cpp:72]   --->   Operation 48 'load' 'plaintext_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_3 : Operation 49 [1/2] (2.32ns)   --->   "%plaintext_load_3 = load i8* %plaintext_addr_3, align 1" [blowfish.cpp:233->blowfish.cpp:72]   --->   Operation 49 'load' 'plaintext_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%plaintext_addr_4 = getelementptr [8 x i8]* %plaintext, i64 0, i64 4" [blowfish.cpp:234->blowfish.cpp:72]   --->   Operation 50 'getelementptr' 'plaintext_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [2/2] (2.32ns)   --->   "%plaintext_load_4 = load i8* %plaintext_addr_4, align 1" [blowfish.cpp:234->blowfish.cpp:72]   --->   Operation 51 'load' 'plaintext_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%plaintext_addr_5 = getelementptr [8 x i8]* %plaintext, i64 0, i64 5" [blowfish.cpp:234->blowfish.cpp:72]   --->   Operation 52 'getelementptr' 'plaintext_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [2/2] (2.32ns)   --->   "%plaintext_load_5 = load i8* %plaintext_addr_5, align 1" [blowfish.cpp:234->blowfish.cpp:72]   --->   Operation 53 'load' 'plaintext_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 6.44>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%P_0_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_0_read)" [blowfish.cpp:70]   --->   Operation 54 'read' 'P_0_read_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%left_1 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %plaintext_load, i8 %plaintext_load_1, i8 %plaintext_load_2, i8 %plaintext_load_3)" [blowfish.cpp:233->blowfish.cpp:72]   --->   Operation 55 'bitconcatenate' 'left_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/2] (2.32ns)   --->   "%plaintext_load_4 = load i8* %plaintext_addr_4, align 1" [blowfish.cpp:234->blowfish.cpp:72]   --->   Operation 56 'load' 'plaintext_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 57 [1/2] (2.32ns)   --->   "%plaintext_load_5 = load i8* %plaintext_addr_5, align 1" [blowfish.cpp:234->blowfish.cpp:72]   --->   Operation 57 'load' 'plaintext_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%plaintext_addr_6 = getelementptr [8 x i8]* %plaintext, i64 0, i64 6" [blowfish.cpp:234->blowfish.cpp:72]   --->   Operation 58 'getelementptr' 'plaintext_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [2/2] (2.32ns)   --->   "%plaintext_load_6 = load i8* %plaintext_addr_6, align 1" [blowfish.cpp:234->blowfish.cpp:72]   --->   Operation 59 'load' 'plaintext_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%plaintext_addr_7 = getelementptr [8 x i8]* %plaintext, i64 0, i64 7" [blowfish.cpp:234->blowfish.cpp:72]   --->   Operation 60 'getelementptr' 'plaintext_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [2/2] (2.32ns)   --->   "%plaintext_load_7 = load i8* %plaintext_addr_7, align 1" [blowfish.cpp:234->blowfish.cpp:72]   --->   Operation 61 'load' 'plaintext_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 62 [1/1] (0.99ns)   --->   "%p_tmp = xor i32 %left_1, %P_0_read_3" [blowfish.cpp:77]   --->   Operation 62 'xor' 'p_tmp' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [2/2] (5.45ns)   --->   "%tmp = call fastcc i32 @feistel(i32 %p_tmp, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)" [blowfish.cpp:78]   --->   Operation 63 'call' 'tmp' <Predicate = true> <Delay = 5.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 8.35>
ST_5 : Operation 64 [1/2] (2.32ns)   --->   "%plaintext_load_6 = load i8* %plaintext_addr_6, align 1" [blowfish.cpp:234->blowfish.cpp:72]   --->   Operation 64 'load' 'plaintext_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_5 : Operation 65 [1/2] (2.32ns)   --->   "%plaintext_load_7 = load i8* %plaintext_addr_7, align 1" [blowfish.cpp:234->blowfish.cpp:72]   --->   Operation 65 'load' 'plaintext_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_5 : Operation 66 [1/2] (8.35ns)   --->   "%tmp = call fastcc i32 @feistel(i32 %p_tmp, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)" [blowfish.cpp:78]   --->   Operation 66 'call' 'tmp' <Predicate = true> <Delay = 8.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 6.44>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%P_1_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_1_read)" [blowfish.cpp:70]   --->   Operation 67 'read' 'P_1_read_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node p_tmp_1)   --->   "%right_1 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %plaintext_load_4, i8 %plaintext_load_5, i8 %plaintext_load_6, i8 %plaintext_load_7)" [blowfish.cpp:234->blowfish.cpp:72]   --->   Operation 68 'bitconcatenate' 'right_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node p_tmp_1)   --->   "%xor_ln77 = xor i32 %tmp, %P_1_read_3" [blowfish.cpp:77]   --->   Operation 69 'xor' 'xor_ln77' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_tmp_1 = xor i32 %xor_ln77, %right_1" [blowfish.cpp:77]   --->   Operation 70 'xor' 'p_tmp_1' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [2/2] (5.45ns)   --->   "%tmp_s = call fastcc i32 @feistel(i32 %p_tmp_1, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)" [blowfish.cpp:78]   --->   Operation 71 'call' 'tmp_s' <Predicate = true> <Delay = 5.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 8.35>
ST_7 : Operation 72 [1/2] (8.35ns)   --->   "%tmp_s = call fastcc i32 @feistel(i32 %p_tmp_1, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)" [blowfish.cpp:78]   --->   Operation 72 'call' 'tmp_s' <Predicate = true> <Delay = 8.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 6.44>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%P_2_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_2_read)" [blowfish.cpp:70]   --->   Operation 73 'read' 'P_2_read_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node p_tmp_2)   --->   "%xor_ln77_4 = xor i32 %tmp_s, %P_2_read_3" [blowfish.cpp:77]   --->   Operation 74 'xor' 'xor_ln77_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 75 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_tmp_2 = xor i32 %xor_ln77_4, %p_tmp" [blowfish.cpp:77]   --->   Operation 75 'xor' 'p_tmp_2' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 76 [2/2] (5.45ns)   --->   "%tmp_38 = call fastcc i32 @feistel(i32 %p_tmp_2, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)" [blowfish.cpp:78]   --->   Operation 76 'call' 'tmp_38' <Predicate = true> <Delay = 5.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 8.35>
ST_9 : Operation 77 [1/2] (8.35ns)   --->   "%tmp_38 = call fastcc i32 @feistel(i32 %p_tmp_2, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)" [blowfish.cpp:78]   --->   Operation 77 'call' 'tmp_38' <Predicate = true> <Delay = 8.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 6.44>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "%P_3_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_3_read)" [blowfish.cpp:70]   --->   Operation 78 'read' 'P_3_read_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_25)   --->   "%trunc_ln77_4 = trunc i32 %P_1_read_3 to i16" [blowfish.cpp:77]   --->   Operation 79 'trunc' 'trunc_ln77_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_25)   --->   "%trunc_ln77_5 = trunc i32 %tmp to i16" [blowfish.cpp:77]   --->   Operation 80 'trunc' 'trunc_ln77_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_23)   --->   "%trunc_ln77_6 = trunc i32 %P_1_read_3 to i24" [blowfish.cpp:77]   --->   Operation 81 'trunc' 'trunc_ln77_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_23)   --->   "%trunc_ln77_7 = trunc i32 %tmp to i24" [blowfish.cpp:77]   --->   Operation 82 'trunc' 'trunc_ln77_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_23)   --->   "%tmp_54 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8(i8 %plaintext_load_5, i8 %plaintext_load_6, i8 %plaintext_load_7)" [blowfish.cpp:77]   --->   Operation 83 'bitconcatenate' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_23)   --->   "%xor_ln77_1 = xor i24 %trunc_ln77_7, %trunc_ln77_6" [blowfish.cpp:77]   --->   Operation 84 'xor' 'xor_ln77_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_25)   --->   "%tmp_55 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %plaintext_load_6, i8 %plaintext_load_7)" [blowfish.cpp:77]   --->   Operation 85 'bitconcatenate' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_25)   --->   "%xor_ln77_2 = xor i16 %trunc_ln77_5, %trunc_ln77_4" [blowfish.cpp:77]   --->   Operation 86 'xor' 'xor_ln77_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_23)   --->   "%trunc_ln77_14 = trunc i32 %P_3_read_3 to i24" [blowfish.cpp:77]   --->   Operation 87 'trunc' 'trunc_ln77_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_23)   --->   "%trunc_ln77_15 = trunc i32 %tmp_38 to i24" [blowfish.cpp:77]   --->   Operation 88 'trunc' 'trunc_ln77_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_25)   --->   "%trunc_ln77_16 = trunc i32 %P_3_read_3 to i16" [blowfish.cpp:77]   --->   Operation 89 'trunc' 'trunc_ln77_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_25)   --->   "%trunc_ln77_17 = trunc i32 %tmp_38 to i16" [blowfish.cpp:77]   --->   Operation 90 'trunc' 'trunc_ln77_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node p_tmp_3)   --->   "%xor_ln77_10 = xor i32 %tmp_38, %P_3_read_3" [blowfish.cpp:77]   --->   Operation 91 'xor' 'xor_ln77_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_25)   --->   "%xor_ln77_11 = xor i16 %xor_ln77_2, %tmp_55" [blowfish.cpp:77]   --->   Operation 92 'xor' 'xor_ln77_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_25)   --->   "%xor_ln77_12 = xor i16 %trunc_ln77_17, %trunc_ln77_16" [blowfish.cpp:77]   --->   Operation 93 'xor' 'xor_ln77_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_23)   --->   "%xor_ln77_13 = xor i24 %xor_ln77_1, %tmp_54" [blowfish.cpp:77]   --->   Operation 94 'xor' 'xor_ln77_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_23)   --->   "%xor_ln77_14 = xor i24 %trunc_ln77_15, %trunc_ln77_14" [blowfish.cpp:77]   --->   Operation 95 'xor' 'xor_ln77_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 96 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_tmp_3 = xor i32 %xor_ln77_10, %p_tmp_1" [blowfish.cpp:77]   --->   Operation 96 'xor' 'p_tmp_3' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 97 [2/2] (5.45ns)   --->   "%tmp_39 = call fastcc i32 @feistel(i32 %p_tmp_3, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)" [blowfish.cpp:78]   --->   Operation 97 'call' 'tmp_39' <Predicate = true> <Delay = 5.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 98 [1/1] (1.03ns) (out node of the LUT)   --->   "%xor_ln77_23 = xor i24 %xor_ln77_14, %xor_ln77_13" [blowfish.cpp:77]   --->   Operation 98 'xor' 'xor_ln77_23' <Predicate = true> <Delay = 1.03> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 99 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln77_25 = xor i16 %xor_ln77_12, %xor_ln77_11" [blowfish.cpp:77]   --->   Operation 99 'xor' 'xor_ln77_25' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.35>
ST_11 : Operation 100 [1/2] (8.35ns)   --->   "%tmp_39 = call fastcc i32 @feistel(i32 %p_tmp_3, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)" [blowfish.cpp:78]   --->   Operation 100 'call' 'tmp_39' <Predicate = true> <Delay = 8.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 6.44>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "%P_4_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_4_read)" [blowfish.cpp:70]   --->   Operation 101 'read' 'P_4_read_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_31)   --->   "%trunc_ln77_1 = trunc i32 %P_0_read_3 to i24" [blowfish.cpp:77]   --->   Operation 102 'trunc' 'trunc_ln77_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_31)   --->   "%tmp_52 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8(i8 %plaintext_load_1, i8 %plaintext_load_2, i8 %plaintext_load_3)" [blowfish.cpp:77]   --->   Operation 103 'bitconcatenate' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_29)   --->   "%trunc_ln77_2 = trunc i32 %P_0_read_3 to i16" [blowfish.cpp:77]   --->   Operation 104 'trunc' 'trunc_ln77_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_29)   --->   "%tmp_53 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %plaintext_load_2, i8 %plaintext_load_3)" [blowfish.cpp:77]   --->   Operation 105 'bitconcatenate' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_31)   --->   "%trunc_ln77_9 = trunc i32 %P_2_read_3 to i24" [blowfish.cpp:77]   --->   Operation 106 'trunc' 'trunc_ln77_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_31)   --->   "%trunc_ln77_10 = trunc i32 %tmp_s to i24" [blowfish.cpp:77]   --->   Operation 107 'trunc' 'trunc_ln77_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_29)   --->   "%trunc_ln77_11 = trunc i32 %P_2_read_3 to i16" [blowfish.cpp:77]   --->   Operation 108 'trunc' 'trunc_ln77_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_29)   --->   "%trunc_ln77_12 = trunc i32 %tmp_s to i16" [blowfish.cpp:77]   --->   Operation 109 'trunc' 'trunc_ln77_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_29)   --->   "%xor_ln77_5 = xor i16 %tmp_53, %trunc_ln77_2" [blowfish.cpp:77]   --->   Operation 110 'xor' 'xor_ln77_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_29)   --->   "%xor_ln77_6 = xor i16 %trunc_ln77_12, %trunc_ln77_11" [blowfish.cpp:77]   --->   Operation 111 'xor' 'xor_ln77_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_31)   --->   "%xor_ln77_7 = xor i24 %tmp_52, %trunc_ln77_1" [blowfish.cpp:77]   --->   Operation 112 'xor' 'xor_ln77_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_31)   --->   "%xor_ln77_8 = xor i24 %trunc_ln77_10, %trunc_ln77_9" [blowfish.cpp:77]   --->   Operation 113 'xor' 'xor_ln77_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_29)   --->   "%trunc_ln77_19 = trunc i32 %P_4_read_3 to i16" [blowfish.cpp:77]   --->   Operation 114 'trunc' 'trunc_ln77_19' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_29)   --->   "%trunc_ln77_20 = trunc i32 %tmp_39 to i16" [blowfish.cpp:77]   --->   Operation 115 'trunc' 'trunc_ln77_20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_31)   --->   "%trunc_ln77_21 = trunc i32 %P_4_read_3 to i24" [blowfish.cpp:77]   --->   Operation 116 'trunc' 'trunc_ln77_21' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_31)   --->   "%trunc_ln77_22 = trunc i32 %tmp_39 to i24" [blowfish.cpp:77]   --->   Operation 117 'trunc' 'trunc_ln77_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node p_tmp_4)   --->   "%xor_ln77_16 = xor i32 %tmp_39, %P_4_read_3" [blowfish.cpp:77]   --->   Operation 118 'xor' 'xor_ln77_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_31)   --->   "%xor_ln77_17 = xor i24 %xor_ln77_8, %xor_ln77_7" [blowfish.cpp:77]   --->   Operation 119 'xor' 'xor_ln77_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_31)   --->   "%xor_ln77_18 = xor i24 %trunc_ln77_22, %trunc_ln77_21" [blowfish.cpp:77]   --->   Operation 120 'xor' 'xor_ln77_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_29)   --->   "%xor_ln77_19 = xor i16 %xor_ln77_6, %xor_ln77_5" [blowfish.cpp:77]   --->   Operation 121 'xor' 'xor_ln77_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_29)   --->   "%xor_ln77_20 = xor i16 %trunc_ln77_20, %trunc_ln77_19" [blowfish.cpp:77]   --->   Operation 122 'xor' 'xor_ln77_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 123 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_tmp_4 = xor i32 %xor_ln77_16, %p_tmp_2" [blowfish.cpp:77]   --->   Operation 123 'xor' 'p_tmp_4' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 124 [2/2] (5.45ns)   --->   "%tmp_40 = call fastcc i32 @feistel(i32 %p_tmp_4, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)" [blowfish.cpp:78]   --->   Operation 124 'call' 'tmp_40' <Predicate = true> <Delay = 5.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 125 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln77_29 = xor i16 %xor_ln77_20, %xor_ln77_19" [blowfish.cpp:77]   --->   Operation 125 'xor' 'xor_ln77_29' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 126 [1/1] (1.03ns) (out node of the LUT)   --->   "%xor_ln77_31 = xor i24 %xor_ln77_18, %xor_ln77_17" [blowfish.cpp:77]   --->   Operation 126 'xor' 'xor_ln77_31' <Predicate = true> <Delay = 1.03> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 8.35>
ST_13 : Operation 127 [1/2] (8.35ns)   --->   "%tmp_40 = call fastcc i32 @feistel(i32 %p_tmp_4, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)" [blowfish.cpp:78]   --->   Operation 127 'call' 'tmp_40' <Predicate = true> <Delay = 8.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 6.44>
ST_14 : Operation 128 [1/1] (0.00ns)   --->   "%P_5_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_5_read)" [blowfish.cpp:70]   --->   Operation 128 'read' 'P_5_read_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node p_tmp_5)   --->   "%xor_ln77_22 = xor i32 %tmp_40, %P_5_read_3" [blowfish.cpp:77]   --->   Operation 129 'xor' 'xor_ln77_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 130 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_tmp_5 = xor i32 %xor_ln77_22, %p_tmp_3" [blowfish.cpp:77]   --->   Operation 130 'xor' 'p_tmp_5' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 131 [2/2] (5.45ns)   --->   "%tmp_41 = call fastcc i32 @feistel(i32 %p_tmp_5, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)" [blowfish.cpp:78]   --->   Operation 131 'call' 'tmp_41' <Predicate = true> <Delay = 5.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 8.35>
ST_15 : Operation 132 [1/2] (8.35ns)   --->   "%tmp_41 = call fastcc i32 @feistel(i32 %p_tmp_5, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)" [blowfish.cpp:78]   --->   Operation 132 'call' 'tmp_41' <Predicate = true> <Delay = 8.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 6.44>
ST_16 : Operation 133 [1/1] (0.00ns)   --->   "%P_6_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_6_read)" [blowfish.cpp:70]   --->   Operation 133 'read' 'P_6_read_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node p_tmp_6)   --->   "%xor_ln77_28 = xor i32 %tmp_41, %P_6_read_3" [blowfish.cpp:77]   --->   Operation 134 'xor' 'xor_ln77_28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 135 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_tmp_6 = xor i32 %xor_ln77_28, %p_tmp_4" [blowfish.cpp:77]   --->   Operation 135 'xor' 'p_tmp_6' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 136 [2/2] (5.45ns)   --->   "%tmp_42 = call fastcc i32 @feistel(i32 %p_tmp_6, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)" [blowfish.cpp:78]   --->   Operation 136 'call' 'tmp_42' <Predicate = true> <Delay = 5.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 8.35>
ST_17 : Operation 137 [1/2] (8.35ns)   --->   "%tmp_42 = call fastcc i32 @feistel(i32 %p_tmp_6, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)" [blowfish.cpp:78]   --->   Operation 137 'call' 'tmp_42' <Predicate = true> <Delay = 8.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 6.44>
ST_18 : Operation 138 [1/1] (0.00ns)   --->   "%P_7_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_7_read)" [blowfish.cpp:70]   --->   Operation 138 'read' 'P_7_read_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_8)   --->   "%trunc_ln78 = trunc i32 %tmp to i8" [blowfish.cpp:78]   --->   Operation 139 'trunc' 'trunc_ln78' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_8)   --->   "%trunc_ln77_3 = trunc i32 %P_1_read_3 to i8" [blowfish.cpp:77]   --->   Operation 140 'trunc' 'trunc_ln77_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_8)   --->   "%trunc_ln78_2 = trunc i32 %tmp_38 to i8" [blowfish.cpp:78]   --->   Operation 141 'trunc' 'trunc_ln78_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_7)   --->   "%trunc_ln77_13 = trunc i32 %P_3_read_3 to i8" [blowfish.cpp:77]   --->   Operation 142 'trunc' 'trunc_ln77_13' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_7)   --->   "%trunc_ln78_4 = trunc i32 %tmp_40 to i8" [blowfish.cpp:78]   --->   Operation 143 'trunc' 'trunc_ln78_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_7)   --->   "%trunc_ln77_23 = trunc i32 %P_5_read_3 to i8" [blowfish.cpp:77]   --->   Operation 144 'trunc' 'trunc_ln77_23' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_49)   --->   "%trunc_ln77_24 = trunc i32 %P_5_read_3 to i16" [blowfish.cpp:77]   --->   Operation 145 'trunc' 'trunc_ln77_24' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_49)   --->   "%trunc_ln77_25 = trunc i32 %tmp_40 to i16" [blowfish.cpp:77]   --->   Operation 146 'trunc' 'trunc_ln77_25' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_47)   --->   "%trunc_ln77_26 = trunc i32 %P_5_read_3 to i24" [blowfish.cpp:77]   --->   Operation 147 'trunc' 'trunc_ln77_26' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_47)   --->   "%trunc_ln77_27 = trunc i32 %tmp_40 to i24" [blowfish.cpp:77]   --->   Operation 148 'trunc' 'trunc_ln77_27' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_47)   --->   "%xor_ln77_24 = xor i24 %trunc_ln77_27, %trunc_ln77_26" [blowfish.cpp:77]   --->   Operation 149 'xor' 'xor_ln77_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_49)   --->   "%xor_ln77_26 = xor i16 %trunc_ln77_25, %trunc_ln77_24" [blowfish.cpp:77]   --->   Operation 150 'xor' 'xor_ln77_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_7)   --->   "%trunc_ln78_6 = trunc i32 %tmp_42 to i8" [blowfish.cpp:78]   --->   Operation 151 'trunc' 'trunc_ln78_6' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_7)   --->   "%trunc_ln77_33 = trunc i32 %P_7_read_3 to i8" [blowfish.cpp:77]   --->   Operation 152 'trunc' 'trunc_ln77_33' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_47)   --->   "%trunc_ln77_34 = trunc i32 %P_7_read_3 to i24" [blowfish.cpp:77]   --->   Operation 153 'trunc' 'trunc_ln77_34' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_47)   --->   "%trunc_ln77_35 = trunc i32 %tmp_42 to i24" [blowfish.cpp:77]   --->   Operation 154 'trunc' 'trunc_ln77_35' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_49)   --->   "%trunc_ln77_36 = trunc i32 %P_7_read_3 to i16" [blowfish.cpp:77]   --->   Operation 155 'trunc' 'trunc_ln77_36' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_49)   --->   "%trunc_ln77_37 = trunc i32 %tmp_42 to i16" [blowfish.cpp:77]   --->   Operation 156 'trunc' 'trunc_ln77_37' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node p_tmp_7)   --->   "%xor_ln77_34 = xor i32 %tmp_42, %P_7_read_3" [blowfish.cpp:77]   --->   Operation 157 'xor' 'xor_ln77_34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_49)   --->   "%xor_ln77_35 = xor i16 %xor_ln77_26, %xor_ln77_25" [blowfish.cpp:77]   --->   Operation 158 'xor' 'xor_ln77_35' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_49)   --->   "%xor_ln77_36 = xor i16 %trunc_ln77_37, %trunc_ln77_36" [blowfish.cpp:77]   --->   Operation 159 'xor' 'xor_ln77_36' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_47)   --->   "%xor_ln77_37 = xor i24 %xor_ln77_24, %xor_ln77_23" [blowfish.cpp:77]   --->   Operation 160 'xor' 'xor_ln77_37' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_47)   --->   "%xor_ln77_38 = xor i24 %trunc_ln77_35, %trunc_ln77_34" [blowfish.cpp:77]   --->   Operation 161 'xor' 'xor_ln77_38' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 162 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_tmp_7 = xor i32 %xor_ln77_34, %p_tmp_5" [blowfish.cpp:77]   --->   Operation 162 'xor' 'p_tmp_7' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 163 [2/2] (5.45ns)   --->   "%tmp_43 = call fastcc i32 @feistel(i32 %p_tmp_7, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)" [blowfish.cpp:78]   --->   Operation 163 'call' 'tmp_43' <Predicate = true> <Delay = 5.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 164 [1/1] (1.03ns) (out node of the LUT)   --->   "%xor_ln77_47 = xor i24 %xor_ln77_38, %xor_ln77_37" [blowfish.cpp:77]   --->   Operation 164 'xor' 'xor_ln77_47' <Predicate = true> <Delay = 1.03> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 165 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln77_49 = xor i16 %xor_ln77_36, %xor_ln77_35" [blowfish.cpp:77]   --->   Operation 165 'xor' 'xor_ln77_49' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_8)   --->   "%xor_ln242_1 = xor i8 %plaintext_load_7, %trunc_ln78" [blowfish.cpp:242->blowfish.cpp:84]   --->   Operation 166 'xor' 'xor_ln242_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_8)   --->   "%xor_ln242_2 = xor i8 %trunc_ln77_3, %trunc_ln78_2" [blowfish.cpp:242->blowfish.cpp:84]   --->   Operation 167 'xor' 'xor_ln242_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_8)   --->   "%xor_ln242_3 = xor i8 %xor_ln242_2, %xor_ln242_1" [blowfish.cpp:242->blowfish.cpp:84]   --->   Operation 168 'xor' 'xor_ln242_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_7)   --->   "%xor_ln242_4 = xor i8 %trunc_ln77_13, %trunc_ln78_4" [blowfish.cpp:242->blowfish.cpp:84]   --->   Operation 169 'xor' 'xor_ln242_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_7)   --->   "%xor_ln242_5 = xor i8 %trunc_ln78_6, %trunc_ln77_33" [blowfish.cpp:242->blowfish.cpp:84]   --->   Operation 170 'xor' 'xor_ln242_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_7)   --->   "%xor_ln242_6 = xor i8 %xor_ln242_5, %trunc_ln77_23" [blowfish.cpp:242->blowfish.cpp:84]   --->   Operation 171 'xor' 'xor_ln242_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 172 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln242_7 = xor i8 %xor_ln242_6, %xor_ln242_4" [blowfish.cpp:242->blowfish.cpp:84]   --->   Operation 172 'xor' 'xor_ln242_7' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 173 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln242_8 = xor i8 %xor_ln242_7, %xor_ln242_3" [blowfish.cpp:242->blowfish.cpp:84]   --->   Operation 173 'xor' 'xor_ln242_8' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 8.35>
ST_19 : Operation 174 [1/2] (8.35ns)   --->   "%tmp_43 = call fastcc i32 @feistel(i32 %p_tmp_7, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)" [blowfish.cpp:78]   --->   Operation 174 'call' 'tmp_43' <Predicate = true> <Delay = 8.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 6.44>
ST_20 : Operation 175 [1/1] (0.00ns)   --->   "%P_8_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_8_read)" [blowfish.cpp:70]   --->   Operation 175 'read' 'P_8_read_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node xor_ln246_8)   --->   "%trunc_ln77 = trunc i32 %P_0_read_3 to i8" [blowfish.cpp:77]   --->   Operation 176 'trunc' 'trunc_ln77' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node xor_ln246_8)   --->   "%trunc_ln78_1 = trunc i32 %tmp_s to i8" [blowfish.cpp:78]   --->   Operation 177 'trunc' 'trunc_ln78_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node xor_ln246_8)   --->   "%trunc_ln77_8 = trunc i32 %P_2_read_3 to i8" [blowfish.cpp:77]   --->   Operation 178 'trunc' 'trunc_ln77_8' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node xor_ln246_7)   --->   "%trunc_ln78_3 = trunc i32 %tmp_39 to i8" [blowfish.cpp:78]   --->   Operation 179 'trunc' 'trunc_ln78_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node xor_ln246_7)   --->   "%trunc_ln77_18 = trunc i32 %P_4_read_3 to i8" [blowfish.cpp:77]   --->   Operation 180 'trunc' 'trunc_ln77_18' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node xor_ln246_7)   --->   "%trunc_ln78_5 = trunc i32 %tmp_41 to i8" [blowfish.cpp:78]   --->   Operation 181 'trunc' 'trunc_ln78_5' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node xor_ln246_7)   --->   "%trunc_ln77_28 = trunc i32 %P_6_read_3 to i8" [blowfish.cpp:77]   --->   Operation 182 'trunc' 'trunc_ln77_28' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_55)   --->   "%trunc_ln77_29 = trunc i32 %P_6_read_3 to i24" [blowfish.cpp:77]   --->   Operation 183 'trunc' 'trunc_ln77_29' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_55)   --->   "%trunc_ln77_30 = trunc i32 %tmp_41 to i24" [blowfish.cpp:77]   --->   Operation 184 'trunc' 'trunc_ln77_30' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_53)   --->   "%trunc_ln77_31 = trunc i32 %P_6_read_3 to i16" [blowfish.cpp:77]   --->   Operation 185 'trunc' 'trunc_ln77_31' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_53)   --->   "%trunc_ln77_32 = trunc i32 %tmp_41 to i16" [blowfish.cpp:77]   --->   Operation 186 'trunc' 'trunc_ln77_32' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_53)   --->   "%xor_ln77_30 = xor i16 %trunc_ln77_32, %trunc_ln77_31" [blowfish.cpp:77]   --->   Operation 187 'xor' 'xor_ln77_30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_55)   --->   "%xor_ln77_32 = xor i24 %trunc_ln77_30, %trunc_ln77_29" [blowfish.cpp:77]   --->   Operation 188 'xor' 'xor_ln77_32' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node xor_ln246_7)   --->   "%trunc_ln78_7 = trunc i32 %tmp_43 to i8" [blowfish.cpp:78]   --->   Operation 189 'trunc' 'trunc_ln78_7' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_53)   --->   "%trunc_ln77_39 = trunc i32 %P_8_read_3 to i16" [blowfish.cpp:77]   --->   Operation 190 'trunc' 'trunc_ln77_39' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_53)   --->   "%trunc_ln77_40 = trunc i32 %tmp_43 to i16" [blowfish.cpp:77]   --->   Operation 191 'trunc' 'trunc_ln77_40' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_55)   --->   "%trunc_ln77_41 = trunc i32 %P_8_read_3 to i24" [blowfish.cpp:77]   --->   Operation 192 'trunc' 'trunc_ln77_41' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_55)   --->   "%trunc_ln77_42 = trunc i32 %tmp_43 to i24" [blowfish.cpp:77]   --->   Operation 193 'trunc' 'trunc_ln77_42' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node p_tmp_8)   --->   "%xor_ln77_40 = xor i32 %tmp_43, %P_8_read_3" [blowfish.cpp:77]   --->   Operation 194 'xor' 'xor_ln77_40' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_55)   --->   "%xor_ln77_41 = xor i24 %xor_ln77_32, %xor_ln77_31" [blowfish.cpp:77]   --->   Operation 195 'xor' 'xor_ln77_41' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_55)   --->   "%xor_ln77_42 = xor i24 %trunc_ln77_42, %trunc_ln77_41" [blowfish.cpp:77]   --->   Operation 196 'xor' 'xor_ln77_42' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_53)   --->   "%xor_ln77_43 = xor i16 %xor_ln77_30, %xor_ln77_29" [blowfish.cpp:77]   --->   Operation 197 'xor' 'xor_ln77_43' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_53)   --->   "%xor_ln77_44 = xor i16 %trunc_ln77_40, %trunc_ln77_39" [blowfish.cpp:77]   --->   Operation 198 'xor' 'xor_ln77_44' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 199 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_tmp_8 = xor i32 %xor_ln77_40, %p_tmp_6" [blowfish.cpp:77]   --->   Operation 199 'xor' 'p_tmp_8' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 200 [2/2] (5.45ns)   --->   "%tmp_44 = call fastcc i32 @feistel(i32 %p_tmp_8, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)" [blowfish.cpp:78]   --->   Operation 200 'call' 'tmp_44' <Predicate = true> <Delay = 5.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 201 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln77_53 = xor i16 %xor_ln77_44, %xor_ln77_43" [blowfish.cpp:77]   --->   Operation 201 'xor' 'xor_ln77_53' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 202 [1/1] (1.03ns) (out node of the LUT)   --->   "%xor_ln77_55 = xor i24 %xor_ln77_42, %xor_ln77_41" [blowfish.cpp:77]   --->   Operation 202 'xor' 'xor_ln77_55' <Predicate = true> <Delay = 1.03> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node xor_ln246_8)   --->   "%xor_ln246_1 = xor i8 %plaintext_load_3, %trunc_ln77" [blowfish.cpp:246->blowfish.cpp:84]   --->   Operation 203 'xor' 'xor_ln246_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node xor_ln246_8)   --->   "%xor_ln246_2 = xor i8 %trunc_ln78_1, %trunc_ln77_8" [blowfish.cpp:246->blowfish.cpp:84]   --->   Operation 204 'xor' 'xor_ln246_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node xor_ln246_8)   --->   "%xor_ln246_3 = xor i8 %xor_ln246_2, %xor_ln246_1" [blowfish.cpp:246->blowfish.cpp:84]   --->   Operation 205 'xor' 'xor_ln246_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node xor_ln246_7)   --->   "%xor_ln246_4 = xor i8 %trunc_ln78_3, %trunc_ln77_18" [blowfish.cpp:246->blowfish.cpp:84]   --->   Operation 206 'xor' 'xor_ln246_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node xor_ln246_7)   --->   "%xor_ln246_5 = xor i8 %trunc_ln77_28, %trunc_ln78_7" [blowfish.cpp:246->blowfish.cpp:84]   --->   Operation 207 'xor' 'xor_ln246_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node xor_ln246_7)   --->   "%xor_ln246_6 = xor i8 %xor_ln246_5, %trunc_ln78_5" [blowfish.cpp:246->blowfish.cpp:84]   --->   Operation 208 'xor' 'xor_ln246_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 209 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln246_7 = xor i8 %xor_ln246_6, %xor_ln246_4" [blowfish.cpp:246->blowfish.cpp:84]   --->   Operation 209 'xor' 'xor_ln246_7' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 210 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln246_8 = xor i8 %xor_ln246_7, %xor_ln246_3" [blowfish.cpp:246->blowfish.cpp:84]   --->   Operation 210 'xor' 'xor_ln246_8' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 8.35>
ST_21 : Operation 211 [1/2] (8.35ns)   --->   "%tmp_44 = call fastcc i32 @feistel(i32 %p_tmp_8, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)" [blowfish.cpp:78]   --->   Operation 211 'call' 'tmp_44' <Predicate = true> <Delay = 8.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 6.44>
ST_22 : Operation 212 [1/1] (0.00ns)   --->   "%P_9_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_9_read)" [blowfish.cpp:70]   --->   Operation 212 'read' 'P_9_read_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node p_tmp_9)   --->   "%xor_ln77_46 = xor i32 %tmp_44, %P_9_read_3" [blowfish.cpp:77]   --->   Operation 213 'xor' 'xor_ln77_46' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 214 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_tmp_9 = xor i32 %xor_ln77_46, %p_tmp_7" [blowfish.cpp:77]   --->   Operation 214 'xor' 'p_tmp_9' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 215 [2/2] (5.45ns)   --->   "%tmp_45 = call fastcc i32 @feistel(i32 %p_tmp_9, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)" [blowfish.cpp:78]   --->   Operation 215 'call' 'tmp_45' <Predicate = true> <Delay = 5.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 8.35>
ST_23 : Operation 216 [1/2] (8.35ns)   --->   "%tmp_45 = call fastcc i32 @feistel(i32 %p_tmp_9, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)" [blowfish.cpp:78]   --->   Operation 216 'call' 'tmp_45' <Predicate = true> <Delay = 8.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 6.44>
ST_24 : Operation 217 [1/1] (0.00ns)   --->   "%P_10_read11 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_10_read)" [blowfish.cpp:70]   --->   Operation 217 'read' 'P_10_read11' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node p_tmp_10)   --->   "%xor_ln77_52 = xor i32 %tmp_45, %P_10_read11" [blowfish.cpp:77]   --->   Operation 218 'xor' 'xor_ln77_52' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 219 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_tmp_10 = xor i32 %xor_ln77_52, %p_tmp_8" [blowfish.cpp:77]   --->   Operation 219 'xor' 'p_tmp_10' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 220 [2/2] (5.45ns)   --->   "%tmp_46 = call fastcc i32 @feistel(i32 %p_tmp_10, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)" [blowfish.cpp:78]   --->   Operation 220 'call' 'tmp_46' <Predicate = true> <Delay = 5.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 8.35>
ST_25 : Operation 221 [1/2] (8.35ns)   --->   "%tmp_46 = call fastcc i32 @feistel(i32 %p_tmp_10, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)" [blowfish.cpp:78]   --->   Operation 221 'call' 'tmp_46' <Predicate = true> <Delay = 8.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 6.44>
ST_26 : Operation 222 [1/1] (0.00ns)   --->   "%P_11_read12 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_11_read)" [blowfish.cpp:70]   --->   Operation 222 'read' 'P_11_read12' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_73)   --->   "%trunc_ln77_44 = trunc i32 %P_9_read_3 to i16" [blowfish.cpp:77]   --->   Operation 223 'trunc' 'trunc_ln77_44' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_73)   --->   "%trunc_ln77_45 = trunc i32 %tmp_44 to i16" [blowfish.cpp:77]   --->   Operation 224 'trunc' 'trunc_ln77_45' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_71)   --->   "%trunc_ln77_46 = trunc i32 %P_9_read_3 to i24" [blowfish.cpp:77]   --->   Operation 225 'trunc' 'trunc_ln77_46' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_71)   --->   "%trunc_ln77_47 = trunc i32 %tmp_44 to i24" [blowfish.cpp:77]   --->   Operation 226 'trunc' 'trunc_ln77_47' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_71)   --->   "%xor_ln77_48 = xor i24 %trunc_ln77_47, %trunc_ln77_46" [blowfish.cpp:77]   --->   Operation 227 'xor' 'xor_ln77_48' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_73)   --->   "%xor_ln77_50 = xor i16 %trunc_ln77_45, %trunc_ln77_44" [blowfish.cpp:77]   --->   Operation 228 'xor' 'xor_ln77_50' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_71)   --->   "%trunc_ln77_54 = trunc i32 %P_11_read12 to i24" [blowfish.cpp:77]   --->   Operation 229 'trunc' 'trunc_ln77_54' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_71)   --->   "%trunc_ln77_55 = trunc i32 %tmp_46 to i24" [blowfish.cpp:77]   --->   Operation 230 'trunc' 'trunc_ln77_55' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_73)   --->   "%trunc_ln77_56 = trunc i32 %P_11_read12 to i16" [blowfish.cpp:77]   --->   Operation 231 'trunc' 'trunc_ln77_56' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_73)   --->   "%trunc_ln77_57 = trunc i32 %tmp_46 to i16" [blowfish.cpp:77]   --->   Operation 232 'trunc' 'trunc_ln77_57' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node p_tmp_11)   --->   "%xor_ln77_58 = xor i32 %tmp_46, %P_11_read12" [blowfish.cpp:77]   --->   Operation 233 'xor' 'xor_ln77_58' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_73)   --->   "%xor_ln77_59 = xor i16 %xor_ln77_50, %xor_ln77_49" [blowfish.cpp:77]   --->   Operation 234 'xor' 'xor_ln77_59' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_73)   --->   "%xor_ln77_60 = xor i16 %trunc_ln77_57, %trunc_ln77_56" [blowfish.cpp:77]   --->   Operation 235 'xor' 'xor_ln77_60' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_71)   --->   "%xor_ln77_61 = xor i24 %xor_ln77_48, %xor_ln77_47" [blowfish.cpp:77]   --->   Operation 236 'xor' 'xor_ln77_61' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_71)   --->   "%xor_ln77_62 = xor i24 %trunc_ln77_55, %trunc_ln77_54" [blowfish.cpp:77]   --->   Operation 237 'xor' 'xor_ln77_62' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 238 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_tmp_11 = xor i32 %xor_ln77_58, %p_tmp_9" [blowfish.cpp:77]   --->   Operation 238 'xor' 'p_tmp_11' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 239 [2/2] (5.45ns)   --->   "%tmp_47 = call fastcc i32 @feistel(i32 %p_tmp_11, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)" [blowfish.cpp:78]   --->   Operation 239 'call' 'tmp_47' <Predicate = true> <Delay = 5.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 240 [1/1] (1.03ns) (out node of the LUT)   --->   "%xor_ln77_71 = xor i24 %xor_ln77_62, %xor_ln77_61" [blowfish.cpp:77]   --->   Operation 240 'xor' 'xor_ln77_71' <Predicate = true> <Delay = 1.03> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 241 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln77_73 = xor i16 %xor_ln77_60, %xor_ln77_59" [blowfish.cpp:77]   --->   Operation 241 'xor' 'xor_ln77_73' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 8.35>
ST_27 : Operation 242 [1/2] (8.35ns)   --->   "%tmp_47 = call fastcc i32 @feistel(i32 %p_tmp_11, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)" [blowfish.cpp:78]   --->   Operation 242 'call' 'tmp_47' <Predicate = true> <Delay = 8.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 6.44>
ST_28 : Operation 243 [1/1] (0.00ns)   --->   "%P_12_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_12_read)" [blowfish.cpp:70]   --->   Operation 243 'read' 'P_12_read_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_79)   --->   "%trunc_ln77_49 = trunc i32 %P_10_read11 to i24" [blowfish.cpp:77]   --->   Operation 244 'trunc' 'trunc_ln77_49' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_79)   --->   "%trunc_ln77_50 = trunc i32 %tmp_45 to i24" [blowfish.cpp:77]   --->   Operation 245 'trunc' 'trunc_ln77_50' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_77)   --->   "%trunc_ln77_51 = trunc i32 %P_10_read11 to i16" [blowfish.cpp:77]   --->   Operation 246 'trunc' 'trunc_ln77_51' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_77)   --->   "%trunc_ln77_52 = trunc i32 %tmp_45 to i16" [blowfish.cpp:77]   --->   Operation 247 'trunc' 'trunc_ln77_52' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_77)   --->   "%xor_ln77_54 = xor i16 %trunc_ln77_52, %trunc_ln77_51" [blowfish.cpp:77]   --->   Operation 248 'xor' 'xor_ln77_54' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_79)   --->   "%xor_ln77_56 = xor i24 %trunc_ln77_50, %trunc_ln77_49" [blowfish.cpp:77]   --->   Operation 249 'xor' 'xor_ln77_56' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_77)   --->   "%trunc_ln77_59 = trunc i32 %P_12_read_3 to i16" [blowfish.cpp:77]   --->   Operation 250 'trunc' 'trunc_ln77_59' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_77)   --->   "%trunc_ln77_60 = trunc i32 %tmp_47 to i16" [blowfish.cpp:77]   --->   Operation 251 'trunc' 'trunc_ln77_60' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_79)   --->   "%trunc_ln77_61 = trunc i32 %P_12_read_3 to i24" [blowfish.cpp:77]   --->   Operation 252 'trunc' 'trunc_ln77_61' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_79)   --->   "%trunc_ln77_62 = trunc i32 %tmp_47 to i24" [blowfish.cpp:77]   --->   Operation 253 'trunc' 'trunc_ln77_62' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node p_tmp_12)   --->   "%xor_ln77_64 = xor i32 %tmp_47, %P_12_read_3" [blowfish.cpp:77]   --->   Operation 254 'xor' 'xor_ln77_64' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_79)   --->   "%xor_ln77_65 = xor i24 %xor_ln77_56, %xor_ln77_55" [blowfish.cpp:77]   --->   Operation 255 'xor' 'xor_ln77_65' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_79)   --->   "%xor_ln77_66 = xor i24 %trunc_ln77_62, %trunc_ln77_61" [blowfish.cpp:77]   --->   Operation 256 'xor' 'xor_ln77_66' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_77)   --->   "%xor_ln77_67 = xor i16 %xor_ln77_54, %xor_ln77_53" [blowfish.cpp:77]   --->   Operation 257 'xor' 'xor_ln77_67' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_77)   --->   "%xor_ln77_68 = xor i16 %trunc_ln77_60, %trunc_ln77_59" [blowfish.cpp:77]   --->   Operation 258 'xor' 'xor_ln77_68' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 259 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_tmp_12 = xor i32 %xor_ln77_64, %p_tmp_10" [blowfish.cpp:77]   --->   Operation 259 'xor' 'p_tmp_12' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 260 [2/2] (5.45ns)   --->   "%tmp_48 = call fastcc i32 @feistel(i32 %p_tmp_12, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)" [blowfish.cpp:78]   --->   Operation 260 'call' 'tmp_48' <Predicate = true> <Delay = 5.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 261 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln77_77 = xor i16 %xor_ln77_68, %xor_ln77_67" [blowfish.cpp:77]   --->   Operation 261 'xor' 'xor_ln77_77' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 262 [1/1] (1.03ns) (out node of the LUT)   --->   "%xor_ln77_79 = xor i24 %xor_ln77_66, %xor_ln77_65" [blowfish.cpp:77]   --->   Operation 262 'xor' 'xor_ln77_79' <Predicate = true> <Delay = 1.03> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 8.35>
ST_29 : Operation 263 [1/2] (8.35ns)   --->   "%tmp_48 = call fastcc i32 @feistel(i32 %p_tmp_12, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)" [blowfish.cpp:78]   --->   Operation 263 'call' 'tmp_48' <Predicate = true> <Delay = 8.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 6.44>
ST_30 : Operation 264 [1/1] (0.00ns)   --->   "%P_13_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_13_read)" [blowfish.cpp:70]   --->   Operation 264 'read' 'P_13_read_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node p_tmp_13)   --->   "%xor_ln77_70 = xor i32 %tmp_48, %P_13_read_3" [blowfish.cpp:77]   --->   Operation 265 'xor' 'xor_ln77_70' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 266 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_tmp_13 = xor i32 %xor_ln77_70, %p_tmp_11" [blowfish.cpp:77]   --->   Operation 266 'xor' 'p_tmp_13' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 267 [2/2] (5.45ns)   --->   "%tmp_49 = call fastcc i32 @feistel(i32 %p_tmp_13, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)" [blowfish.cpp:78]   --->   Operation 267 'call' 'tmp_49' <Predicate = true> <Delay = 5.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 8.35>
ST_31 : Operation 268 [1/2] (8.35ns)   --->   "%tmp_49 = call fastcc i32 @feistel(i32 %p_tmp_13, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)" [blowfish.cpp:78]   --->   Operation 268 'call' 'tmp_49' <Predicate = true> <Delay = 8.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 6.44>
ST_32 : Operation 269 [1/1] (0.00ns)   --->   "%P_14_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_14_read)" [blowfish.cpp:70]   --->   Operation 269 'read' 'P_14_read_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node p_tmp_14)   --->   "%xor_ln77_76 = xor i32 %tmp_49, %P_14_read_3" [blowfish.cpp:77]   --->   Operation 270 'xor' 'xor_ln77_76' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 271 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_tmp_14 = xor i32 %xor_ln77_76, %p_tmp_12" [blowfish.cpp:77]   --->   Operation 271 'xor' 'p_tmp_14' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 272 [2/2] (5.45ns)   --->   "%tmp_50 = call fastcc i32 @feistel(i32 %p_tmp_14, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)" [blowfish.cpp:78]   --->   Operation 272 'call' 'tmp_50' <Predicate = true> <Delay = 5.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 8.35>
ST_33 : Operation 273 [1/2] (8.35ns)   --->   "%tmp_50 = call fastcc i32 @feistel(i32 %p_tmp_14, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)" [blowfish.cpp:78]   --->   Operation 273 'call' 'tmp_50' <Predicate = true> <Delay = 8.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 6.44>
ST_34 : Operation 274 [1/1] (0.00ns)   --->   "%P_17_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_17_read)" [blowfish.cpp:70]   --->   Operation 274 'read' 'P_17_read_3' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 275 [1/1] (0.00ns)   --->   "%P_15_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_15_read)" [blowfish.cpp:70]   --->   Operation 275 'read' 'P_15_read_3' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242)   --->   "%trunc_ln78_8 = trunc i32 %tmp_44 to i8" [blowfish.cpp:78]   --->   Operation 276 'trunc' 'trunc_ln78_8' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242)   --->   "%trunc_ln77_43 = trunc i32 %P_9_read_3 to i8" [blowfish.cpp:77]   --->   Operation 277 'trunc' 'trunc_ln77_43' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242)   --->   "%trunc_ln78_10 = trunc i32 %tmp_46 to i8" [blowfish.cpp:78]   --->   Operation 278 'trunc' 'trunc_ln78_10' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242)   --->   "%trunc_ln77_53 = trunc i32 %P_11_read12 to i8" [blowfish.cpp:77]   --->   Operation 279 'trunc' 'trunc_ln77_53' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_15)   --->   "%trunc_ln78_12 = trunc i32 %tmp_48 to i8" [blowfish.cpp:78]   --->   Operation 280 'trunc' 'trunc_ln78_12' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_15)   --->   "%trunc_ln77_63 = trunc i32 %P_13_read_3 to i8" [blowfish.cpp:77]   --->   Operation 281 'trunc' 'trunc_ln77_63' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node xor_ln83_3)   --->   "%trunc_ln77_64 = trunc i32 %P_13_read_3 to i16" [blowfish.cpp:77]   --->   Operation 282 'trunc' 'trunc_ln77_64' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node xor_ln83_3)   --->   "%trunc_ln77_65 = trunc i32 %tmp_48 to i16" [blowfish.cpp:77]   --->   Operation 283 'trunc' 'trunc_ln77_65' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node xor_ln83_4)   --->   "%trunc_ln77_66 = trunc i32 %P_13_read_3 to i24" [blowfish.cpp:77]   --->   Operation 284 'trunc' 'trunc_ln77_66' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node xor_ln83_4)   --->   "%trunc_ln77_67 = trunc i32 %tmp_48 to i24" [blowfish.cpp:77]   --->   Operation 285 'trunc' 'trunc_ln77_67' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node xor_ln83_4)   --->   "%xor_ln77_72 = xor i24 %trunc_ln77_67, %trunc_ln77_66" [blowfish.cpp:77]   --->   Operation 286 'xor' 'xor_ln77_72' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node xor_ln83_3)   --->   "%xor_ln77_74 = xor i16 %trunc_ln77_65, %trunc_ln77_64" [blowfish.cpp:77]   --->   Operation 287 'xor' 'xor_ln77_74' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_15)   --->   "%trunc_ln78_14 = trunc i32 %tmp_50 to i8" [blowfish.cpp:78]   --->   Operation 288 'trunc' 'trunc_ln78_14' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_15)   --->   "%trunc_ln77_73 = trunc i32 %P_15_read_3 to i8" [blowfish.cpp:77]   --->   Operation 289 'trunc' 'trunc_ln77_73' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node xor_ln83_4)   --->   "%trunc_ln77_74 = trunc i32 %P_15_read_3 to i24" [blowfish.cpp:77]   --->   Operation 290 'trunc' 'trunc_ln77_74' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node xor_ln83_4)   --->   "%trunc_ln77_75 = trunc i32 %tmp_50 to i24" [blowfish.cpp:77]   --->   Operation 291 'trunc' 'trunc_ln77_75' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node xor_ln83_3)   --->   "%trunc_ln77_76 = trunc i32 %P_15_read_3 to i16" [blowfish.cpp:77]   --->   Operation 292 'trunc' 'trunc_ln77_76' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node xor_ln83_3)   --->   "%trunc_ln77_77 = trunc i32 %tmp_50 to i16" [blowfish.cpp:77]   --->   Operation 293 'trunc' 'trunc_ln77_77' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node left_2)   --->   "%xor_ln77_82 = xor i32 %tmp_50, %P_15_read_3" [blowfish.cpp:77]   --->   Operation 294 'xor' 'xor_ln77_82' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node xor_ln83_3)   --->   "%xor_ln77_83 = xor i16 %xor_ln77_74, %xor_ln77_73" [blowfish.cpp:77]   --->   Operation 295 'xor' 'xor_ln77_83' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node xor_ln83_3)   --->   "%xor_ln77_84 = xor i16 %trunc_ln77_77, %trunc_ln77_76" [blowfish.cpp:77]   --->   Operation 296 'xor' 'xor_ln77_84' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node xor_ln83_4)   --->   "%xor_ln77_85 = xor i24 %xor_ln77_72, %xor_ln77_71" [blowfish.cpp:77]   --->   Operation 297 'xor' 'xor_ln77_85' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node xor_ln83_4)   --->   "%xor_ln77_86 = xor i24 %trunc_ln77_75, %trunc_ln77_74" [blowfish.cpp:77]   --->   Operation 298 'xor' 'xor_ln77_86' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 299 [1/1] (0.99ns) (out node of the LUT)   --->   "%left_2 = xor i32 %xor_ln77_82, %p_tmp_13" [blowfish.cpp:77]   --->   Operation 299 'xor' 'left_2' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 300 [2/2] (5.45ns)   --->   "%tmp_51 = call fastcc i32 @feistel(i32 %left_2, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)" [blowfish.cpp:78]   --->   Operation 300 'call' 'tmp_51' <Predicate = true> <Delay = 5.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_15)   --->   "%trunc_ln83 = trunc i32 %P_17_read_3 to i8" [blowfish.cpp:83]   --->   Operation 301 'trunc' 'trunc_ln83' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node xor_ln83_4)   --->   "%trunc_ln83_1 = trunc i32 %P_17_read_3 to i24" [blowfish.cpp:83]   --->   Operation 302 'trunc' 'trunc_ln83_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node xor_ln83_4)   --->   "%xor_ln83 = xor i24 %xor_ln77_86, %xor_ln77_85" [blowfish.cpp:83]   --->   Operation 303 'xor' 'xor_ln83' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node xor_ln83_3)   --->   "%trunc_ln83_2 = trunc i32 %P_17_read_3 to i16" [blowfish.cpp:83]   --->   Operation 304 'trunc' 'trunc_ln83_2' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node xor_ln83_3)   --->   "%xor_ln83_1 = xor i16 %xor_ln77_84, %xor_ln77_83" [blowfish.cpp:83]   --->   Operation 305 'xor' 'xor_ln83_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 306 [1/1] (0.99ns)   --->   "%left = xor i32 %left_2, %P_17_read_3" [blowfish.cpp:83]   --->   Operation 306 'xor' 'left' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 307 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln83_3 = xor i16 %xor_ln83_1, %trunc_ln83_2" [blowfish.cpp:83]   --->   Operation 307 'xor' 'xor_ln83_3' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 308 [1/1] (1.03ns) (out node of the LUT)   --->   "%xor_ln83_4 = xor i24 %xor_ln83, %trunc_ln83_1" [blowfish.cpp:83]   --->   Operation 308 'xor' 'xor_ln83_4' <Predicate = true> <Delay = 1.03> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 309 [1/1] (0.00ns)   --->   "%ciphertext_addr = getelementptr [8 x i8]* %ciphertext, i64 0, i64 0" [blowfish.cpp:238->blowfish.cpp:84]   --->   Operation 309 'getelementptr' 'ciphertext_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 310 [1/1] (0.00ns)   --->   "%trunc_ln5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %left, i32 24, i32 31)" [blowfish.cpp:239->blowfish.cpp:84]   --->   Operation 310 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 311 [1/1] (2.32ns)   --->   "store i8 %trunc_ln5, i8* %ciphertext_addr, align 1" [blowfish.cpp:239->blowfish.cpp:84]   --->   Operation 311 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_34 : Operation 312 [1/1] (0.00ns)   --->   "%trunc_ln6 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %xor_ln83_4, i32 16, i32 23)" [blowfish.cpp:240->blowfish.cpp:84]   --->   Operation 312 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 313 [1/1] (0.00ns)   --->   "%ciphertext_addr_1 = getelementptr [8 x i8]* %ciphertext, i64 0, i64 1" [blowfish.cpp:240->blowfish.cpp:84]   --->   Operation 313 'getelementptr' 'ciphertext_addr_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 314 [1/1] (2.32ns)   --->   "store i8 %trunc_ln6, i8* %ciphertext_addr_1, align 1" [blowfish.cpp:240->blowfish.cpp:84]   --->   Operation 314 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_34 : Operation 315 [1/1] (0.00ns)   --->   "%trunc_ln7 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %xor_ln83_3, i32 8, i32 15)" [blowfish.cpp:241->blowfish.cpp:84]   --->   Operation 315 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242)   --->   "%xor_ln242_9 = xor i8 %trunc_ln78_8, %trunc_ln77_43" [blowfish.cpp:242->blowfish.cpp:84]   --->   Operation 316 'xor' 'xor_ln242_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242)   --->   "%xor_ln242_10 = xor i8 %trunc_ln78_10, %trunc_ln77_53" [blowfish.cpp:242->blowfish.cpp:84]   --->   Operation 317 'xor' 'xor_ln242_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242)   --->   "%xor_ln242_11 = xor i8 %xor_ln242_10, %xor_ln242_9" [blowfish.cpp:242->blowfish.cpp:84]   --->   Operation 318 'xor' 'xor_ln242_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_15)   --->   "%xor_ln242_12 = xor i8 %trunc_ln78_12, %trunc_ln77_63" [blowfish.cpp:242->blowfish.cpp:84]   --->   Operation 319 'xor' 'xor_ln242_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_15)   --->   "%xor_ln242_13 = xor i8 %trunc_ln77_73, %trunc_ln83" [blowfish.cpp:242->blowfish.cpp:84]   --->   Operation 320 'xor' 'xor_ln242_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_15)   --->   "%xor_ln242_14 = xor i8 %xor_ln242_13, %trunc_ln78_14" [blowfish.cpp:242->blowfish.cpp:84]   --->   Operation 321 'xor' 'xor_ln242_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 322 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln242_15 = xor i8 %xor_ln242_14, %xor_ln242_12" [blowfish.cpp:242->blowfish.cpp:84]   --->   Operation 322 'xor' 'xor_ln242_15' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242)   --->   "%xor_ln242_16 = xor i8 %xor_ln242_15, %xor_ln242_11" [blowfish.cpp:242->blowfish.cpp:84]   --->   Operation 323 'xor' 'xor_ln242_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 324 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln242 = xor i8 %xor_ln242_16, %xor_ln242_8" [blowfish.cpp:242->blowfish.cpp:84]   --->   Operation 324 'xor' 'xor_ln242' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 8.35>
ST_35 : Operation 325 [1/2] (8.35ns)   --->   "%tmp_51 = call fastcc i32 @feistel(i32 %left_2, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)" [blowfish.cpp:78]   --->   Operation 325 'call' 'tmp_51' <Predicate = true> <Delay = 8.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 326 [1/1] (0.00ns)   --->   "%ciphertext_addr_2 = getelementptr [8 x i8]* %ciphertext, i64 0, i64 2" [blowfish.cpp:241->blowfish.cpp:84]   --->   Operation 326 'getelementptr' 'ciphertext_addr_2' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 327 [1/1] (2.32ns)   --->   "store i8 %trunc_ln7, i8* %ciphertext_addr_2, align 1" [blowfish.cpp:241->blowfish.cpp:84]   --->   Operation 327 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_35 : Operation 328 [1/1] (0.00ns)   --->   "%ciphertext_addr_3 = getelementptr [8 x i8]* %ciphertext, i64 0, i64 3" [blowfish.cpp:242->blowfish.cpp:84]   --->   Operation 328 'getelementptr' 'ciphertext_addr_3' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 329 [1/1] (2.32ns)   --->   "store i8 %xor_ln242, i8* %ciphertext_addr_3, align 1" [blowfish.cpp:242->blowfish.cpp:84]   --->   Operation 329 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>

State 36 <SV = 35> <Delay = 3.35>
ST_36 : Operation 330 [1/1] (0.00ns)   --->   "%P_16_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_16_read)" [blowfish.cpp:70]   --->   Operation 330 'read' 'P_16_read_3' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node xor_ln246)   --->   "%trunc_ln77_38 = trunc i32 %P_8_read_3 to i8" [blowfish.cpp:77]   --->   Operation 331 'trunc' 'trunc_ln77_38' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node xor_ln246)   --->   "%trunc_ln78_9 = trunc i32 %tmp_45 to i8" [blowfish.cpp:78]   --->   Operation 332 'trunc' 'trunc_ln78_9' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node xor_ln246)   --->   "%trunc_ln77_48 = trunc i32 %P_10_read11 to i8" [blowfish.cpp:77]   --->   Operation 333 'trunc' 'trunc_ln77_48' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node xor_ln246)   --->   "%trunc_ln78_11 = trunc i32 %tmp_47 to i8" [blowfish.cpp:78]   --->   Operation 334 'trunc' 'trunc_ln78_11' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node xor_ln246_15)   --->   "%trunc_ln77_58 = trunc i32 %P_12_read_3 to i8" [blowfish.cpp:77]   --->   Operation 335 'trunc' 'trunc_ln77_58' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node xor_ln246_15)   --->   "%trunc_ln78_13 = trunc i32 %tmp_49 to i8" [blowfish.cpp:78]   --->   Operation 336 'trunc' 'trunc_ln78_13' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node xor_ln246_15)   --->   "%trunc_ln77_68 = trunc i32 %P_14_read_3 to i8" [blowfish.cpp:77]   --->   Operation 337 'trunc' 'trunc_ln77_68' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node xor_ln82_7)   --->   "%trunc_ln77_69 = trunc i32 %P_14_read_3 to i24" [blowfish.cpp:77]   --->   Operation 338 'trunc' 'trunc_ln77_69' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node xor_ln82_7)   --->   "%trunc_ln77_70 = trunc i32 %tmp_49 to i24" [blowfish.cpp:77]   --->   Operation 339 'trunc' 'trunc_ln77_70' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node xor_ln82_6)   --->   "%trunc_ln77_71 = trunc i32 %P_14_read_3 to i16" [blowfish.cpp:77]   --->   Operation 340 'trunc' 'trunc_ln77_71' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node xor_ln82_6)   --->   "%trunc_ln77_72 = trunc i32 %tmp_49 to i16" [blowfish.cpp:77]   --->   Operation 341 'trunc' 'trunc_ln77_72' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node xor_ln82_6)   --->   "%xor_ln77_78 = xor i16 %trunc_ln77_72, %trunc_ln77_71" [blowfish.cpp:77]   --->   Operation 342 'xor' 'xor_ln77_78' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node xor_ln82_7)   --->   "%xor_ln77_80 = xor i24 %trunc_ln77_70, %trunc_ln77_69" [blowfish.cpp:77]   --->   Operation 343 'xor' 'xor_ln77_80' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node xor_ln246_15)   --->   "%trunc_ln78_15 = trunc i32 %tmp_51 to i8" [blowfish.cpp:78]   --->   Operation 344 'trunc' 'trunc_ln78_15' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node xor_ln246_15)   --->   "%trunc_ln82 = trunc i32 %P_16_read_3 to i8" [blowfish.cpp:82]   --->   Operation 345 'trunc' 'trunc_ln82' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node xor_ln82_6)   --->   "%trunc_ln82_1 = trunc i32 %P_16_read_3 to i16" [blowfish.cpp:82]   --->   Operation 346 'trunc' 'trunc_ln82_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node xor_ln82_6)   --->   "%trunc_ln82_2 = trunc i32 %tmp_51 to i16" [blowfish.cpp:82]   --->   Operation 347 'trunc' 'trunc_ln82_2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node xor_ln82_7)   --->   "%trunc_ln82_3 = trunc i32 %P_16_read_3 to i24" [blowfish.cpp:82]   --->   Operation 348 'trunc' 'trunc_ln82_3' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node xor_ln82_7)   --->   "%trunc_ln82_4 = trunc i32 %tmp_51 to i24" [blowfish.cpp:82]   --->   Operation 349 'trunc' 'trunc_ln82_4' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node right)   --->   "%xor_ln82 = xor i32 %tmp_51, %P_16_read_3" [blowfish.cpp:82]   --->   Operation 350 'xor' 'xor_ln82' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node xor_ln82_7)   --->   "%xor_ln82_1 = xor i24 %xor_ln77_80, %xor_ln77_79" [blowfish.cpp:82]   --->   Operation 351 'xor' 'xor_ln82_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node xor_ln82_7)   --->   "%xor_ln82_2 = xor i24 %trunc_ln82_4, %trunc_ln82_3" [blowfish.cpp:82]   --->   Operation 352 'xor' 'xor_ln82_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node xor_ln82_6)   --->   "%xor_ln82_3 = xor i16 %xor_ln77_78, %xor_ln77_77" [blowfish.cpp:82]   --->   Operation 353 'xor' 'xor_ln82_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node xor_ln82_6)   --->   "%xor_ln82_4 = xor i16 %trunc_ln82_2, %trunc_ln82_1" [blowfish.cpp:82]   --->   Operation 354 'xor' 'xor_ln82_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 355 [1/1] (0.99ns) (out node of the LUT)   --->   "%right = xor i32 %xor_ln82, %p_tmp_14" [blowfish.cpp:82]   --->   Operation 355 'xor' 'right' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 356 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln82_6 = xor i16 %xor_ln82_4, %xor_ln82_3" [blowfish.cpp:82]   --->   Operation 356 'xor' 'xor_ln82_6' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 357 [1/1] (1.03ns) (out node of the LUT)   --->   "%xor_ln82_7 = xor i24 %xor_ln82_2, %xor_ln82_1" [blowfish.cpp:82]   --->   Operation 357 'xor' 'xor_ln82_7' <Predicate = true> <Delay = 1.03> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 358 [1/1] (0.00ns)   --->   "%trunc_ln8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %right, i32 24, i32 31)" [blowfish.cpp:243->blowfish.cpp:84]   --->   Operation 358 'partselect' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 359 [1/1] (0.00ns)   --->   "%ciphertext_addr_4 = getelementptr [8 x i8]* %ciphertext, i64 0, i64 4" [blowfish.cpp:243->blowfish.cpp:84]   --->   Operation 359 'getelementptr' 'ciphertext_addr_4' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 360 [1/1] (2.32ns)   --->   "store i8 %trunc_ln8, i8* %ciphertext_addr_4, align 1" [blowfish.cpp:243->blowfish.cpp:84]   --->   Operation 360 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_36 : Operation 361 [1/1] (0.00ns)   --->   "%trunc_ln9 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %xor_ln82_7, i32 16, i32 23)" [blowfish.cpp:244->blowfish.cpp:84]   --->   Operation 361 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 362 [1/1] (0.00ns)   --->   "%ciphertext_addr_5 = getelementptr [8 x i8]* %ciphertext, i64 0, i64 5" [blowfish.cpp:244->blowfish.cpp:84]   --->   Operation 362 'getelementptr' 'ciphertext_addr_5' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 363 [1/1] (2.32ns)   --->   "store i8 %trunc_ln9, i8* %ciphertext_addr_5, align 1" [blowfish.cpp:244->blowfish.cpp:84]   --->   Operation 363 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_36 : Operation 364 [1/1] (0.00ns)   --->   "%trunc_ln = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %xor_ln82_6, i32 8, i32 15)" [blowfish.cpp:245->blowfish.cpp:84]   --->   Operation 364 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node xor_ln246)   --->   "%xor_ln246_9 = xor i8 %trunc_ln77_38, %trunc_ln78_9" [blowfish.cpp:246->blowfish.cpp:84]   --->   Operation 365 'xor' 'xor_ln246_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node xor_ln246)   --->   "%xor_ln246_10 = xor i8 %trunc_ln77_48, %trunc_ln78_11" [blowfish.cpp:246->blowfish.cpp:84]   --->   Operation 366 'xor' 'xor_ln246_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node xor_ln246)   --->   "%xor_ln246_11 = xor i8 %xor_ln246_10, %xor_ln246_9" [blowfish.cpp:246->blowfish.cpp:84]   --->   Operation 367 'xor' 'xor_ln246_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node xor_ln246_15)   --->   "%xor_ln246_12 = xor i8 %trunc_ln77_58, %trunc_ln78_13" [blowfish.cpp:246->blowfish.cpp:84]   --->   Operation 368 'xor' 'xor_ln246_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node xor_ln246_15)   --->   "%xor_ln246_13 = xor i8 %trunc_ln78_15, %trunc_ln82" [blowfish.cpp:246->blowfish.cpp:84]   --->   Operation 369 'xor' 'xor_ln246_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node xor_ln246_15)   --->   "%xor_ln246_14 = xor i8 %xor_ln246_13, %trunc_ln77_68" [blowfish.cpp:246->blowfish.cpp:84]   --->   Operation 370 'xor' 'xor_ln246_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 371 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln246_15 = xor i8 %xor_ln246_14, %xor_ln246_12" [blowfish.cpp:246->blowfish.cpp:84]   --->   Operation 371 'xor' 'xor_ln246_15' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node xor_ln246)   --->   "%xor_ln246_16 = xor i8 %xor_ln246_15, %xor_ln246_11" [blowfish.cpp:246->blowfish.cpp:84]   --->   Operation 372 'xor' 'xor_ln246_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 373 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln246 = xor i8 %xor_ln246_16, %xor_ln246_8" [blowfish.cpp:246->blowfish.cpp:84]   --->   Operation 373 'xor' 'xor_ln246' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 2.32>
ST_37 : Operation 374 [1/1] (0.00ns)   --->   "%ciphertext_addr_6 = getelementptr [8 x i8]* %ciphertext, i64 0, i64 6" [blowfish.cpp:245->blowfish.cpp:84]   --->   Operation 374 'getelementptr' 'ciphertext_addr_6' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 375 [1/1] (2.32ns)   --->   "store i8 %trunc_ln, i8* %ciphertext_addr_6, align 1" [blowfish.cpp:245->blowfish.cpp:84]   --->   Operation 375 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_37 : Operation 376 [1/1] (0.00ns)   --->   "%ciphertext_addr_7 = getelementptr [8 x i8]* %ciphertext, i64 0, i64 7" [blowfish.cpp:246->blowfish.cpp:84]   --->   Operation 376 'getelementptr' 'ciphertext_addr_7' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 377 [1/1] (2.32ns)   --->   "store i8 %xor_ln246, i8* %ciphertext_addr_7, align 1" [blowfish.cpp:246->blowfish.cpp:84]   --->   Operation 377 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_37 : Operation 378 [1/1] (0.00ns)   --->   "ret void" [blowfish.cpp:85]   --->   Operation 378 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('plaintext_addr', blowfish.cpp:232->blowfish.cpp:72) [43]  (0 ns)
	'load' operation ('plaintext_load', blowfish.cpp:233->blowfish.cpp:72) on array 'plaintext' [44]  (2.32 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'load' operation ('plaintext_load', blowfish.cpp:233->blowfish.cpp:72) on array 'plaintext' [44]  (2.32 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'load' operation ('plaintext_load_2', blowfish.cpp:233->blowfish.cpp:72) on array 'plaintext' [48]  (2.32 ns)

 <State 4>: 6.45ns
The critical path consists of the following:
	wire read on port 'P_0_read' (blowfish.cpp:70) [42]  (0 ns)
	'xor' operation ('__a', blowfish.cpp:77) [66]  (0.993 ns)
	'call' operation ('tmp', blowfish.cpp:78) to 'feistel' [67]  (5.45 ns)

 <State 5>: 8.36ns
The critical path consists of the following:
	'call' operation ('tmp', blowfish.cpp:78) to 'feistel' [67]  (8.36 ns)

 <State 6>: 6.45ns
The critical path consists of the following:
	wire read on port 'P_1_read' (blowfish.cpp:70) [41]  (0 ns)
	'xor' operation ('xor_ln77', blowfish.cpp:77) [74]  (0 ns)
	'xor' operation ('__a', blowfish.cpp:77) [79]  (0.993 ns)
	'call' operation ('tmp_s', blowfish.cpp:78) to 'feistel' [80]  (5.45 ns)

 <State 7>: 8.36ns
The critical path consists of the following:
	'call' operation ('tmp_s', blowfish.cpp:78) to 'feistel' [80]  (8.36 ns)

 <State 8>: 6.45ns
The critical path consists of the following:
	wire read on port 'P_2_read' (blowfish.cpp:70) [40]  (0 ns)
	'xor' operation ('xor_ln77_4', blowfish.cpp:77) [87]  (0 ns)
	'xor' operation ('__a', blowfish.cpp:77) [92]  (0.993 ns)
	'call' operation ('tmp_38', blowfish.cpp:78) to 'feistel' [93]  (5.45 ns)

 <State 9>: 8.36ns
The critical path consists of the following:
	'call' operation ('tmp_38', blowfish.cpp:78) to 'feistel' [93]  (8.36 ns)

 <State 10>: 6.45ns
The critical path consists of the following:
	wire read on port 'P_3_read' (blowfish.cpp:70) [39]  (0 ns)
	'xor' operation ('xor_ln77_10', blowfish.cpp:77) [100]  (0 ns)
	'xor' operation ('__a', blowfish.cpp:77) [105]  (0.993 ns)
	'call' operation ('tmp_39', blowfish.cpp:78) to 'feistel' [106]  (5.45 ns)

 <State 11>: 8.36ns
The critical path consists of the following:
	'call' operation ('tmp_39', blowfish.cpp:78) to 'feistel' [106]  (8.36 ns)

 <State 12>: 6.45ns
The critical path consists of the following:
	wire read on port 'P_4_read' (blowfish.cpp:70) [38]  (0 ns)
	'xor' operation ('xor_ln77_16', blowfish.cpp:77) [113]  (0 ns)
	'xor' operation ('__a', blowfish.cpp:77) [118]  (0.993 ns)
	'call' operation ('tmp_40', blowfish.cpp:78) to 'feistel' [119]  (5.45 ns)

 <State 13>: 8.36ns
The critical path consists of the following:
	'call' operation ('tmp_40', blowfish.cpp:78) to 'feistel' [119]  (8.36 ns)

 <State 14>: 6.45ns
The critical path consists of the following:
	wire read on port 'P_5_read' (blowfish.cpp:70) [37]  (0 ns)
	'xor' operation ('xor_ln77_22', blowfish.cpp:77) [126]  (0 ns)
	'xor' operation ('__a', blowfish.cpp:77) [131]  (0.993 ns)
	'call' operation ('tmp_41', blowfish.cpp:78) to 'feistel' [132]  (5.45 ns)

 <State 15>: 8.36ns
The critical path consists of the following:
	'call' operation ('tmp_41', blowfish.cpp:78) to 'feistel' [132]  (8.36 ns)

 <State 16>: 6.45ns
The critical path consists of the following:
	wire read on port 'P_6_read' (blowfish.cpp:70) [36]  (0 ns)
	'xor' operation ('xor_ln77_28', blowfish.cpp:77) [139]  (0 ns)
	'xor' operation ('__a', blowfish.cpp:77) [144]  (0.993 ns)
	'call' operation ('tmp_42', blowfish.cpp:78) to 'feistel' [145]  (5.45 ns)

 <State 17>: 8.36ns
The critical path consists of the following:
	'call' operation ('tmp_42', blowfish.cpp:78) to 'feistel' [145]  (8.36 ns)

 <State 18>: 6.45ns
The critical path consists of the following:
	wire read on port 'P_7_read' (blowfish.cpp:70) [35]  (0 ns)
	'xor' operation ('xor_ln77_34', blowfish.cpp:77) [152]  (0 ns)
	'xor' operation ('__a', blowfish.cpp:77) [157]  (0.993 ns)
	'call' operation ('tmp_43', blowfish.cpp:78) to 'feistel' [158]  (5.45 ns)

 <State 19>: 8.36ns
The critical path consists of the following:
	'call' operation ('tmp_43', blowfish.cpp:78) to 'feistel' [158]  (8.36 ns)

 <State 20>: 6.45ns
The critical path consists of the following:
	wire read on port 'P_8_read' (blowfish.cpp:70) [34]  (0 ns)
	'xor' operation ('xor_ln77_40', blowfish.cpp:77) [165]  (0 ns)
	'xor' operation ('__a', blowfish.cpp:77) [170]  (0.993 ns)
	'call' operation ('tmp_44', blowfish.cpp:78) to 'feistel' [171]  (5.45 ns)

 <State 21>: 8.36ns
The critical path consists of the following:
	'call' operation ('tmp_44', blowfish.cpp:78) to 'feistel' [171]  (8.36 ns)

 <State 22>: 6.45ns
The critical path consists of the following:
	wire read on port 'P_9_read' (blowfish.cpp:70) [33]  (0 ns)
	'xor' operation ('xor_ln77_46', blowfish.cpp:77) [178]  (0 ns)
	'xor' operation ('__a', blowfish.cpp:77) [183]  (0.993 ns)
	'call' operation ('tmp_45', blowfish.cpp:78) to 'feistel' [184]  (5.45 ns)

 <State 23>: 8.36ns
The critical path consists of the following:
	'call' operation ('tmp_45', blowfish.cpp:78) to 'feistel' [184]  (8.36 ns)

 <State 24>: 6.45ns
The critical path consists of the following:
	wire read on port 'P_10_read' (blowfish.cpp:70) [32]  (0 ns)
	'xor' operation ('xor_ln77_52', blowfish.cpp:77) [191]  (0 ns)
	'xor' operation ('__a', blowfish.cpp:77) [196]  (0.993 ns)
	'call' operation ('tmp_46', blowfish.cpp:78) to 'feistel' [197]  (5.45 ns)

 <State 25>: 8.36ns
The critical path consists of the following:
	'call' operation ('tmp_46', blowfish.cpp:78) to 'feistel' [197]  (8.36 ns)

 <State 26>: 6.45ns
The critical path consists of the following:
	wire read on port 'P_11_read' (blowfish.cpp:70) [31]  (0 ns)
	'xor' operation ('xor_ln77_58', blowfish.cpp:77) [204]  (0 ns)
	'xor' operation ('__a', blowfish.cpp:77) [209]  (0.993 ns)
	'call' operation ('tmp_47', blowfish.cpp:78) to 'feistel' [210]  (5.45 ns)

 <State 27>: 8.36ns
The critical path consists of the following:
	'call' operation ('tmp_47', blowfish.cpp:78) to 'feistel' [210]  (8.36 ns)

 <State 28>: 6.45ns
The critical path consists of the following:
	wire read on port 'P_12_read' (blowfish.cpp:70) [30]  (0 ns)
	'xor' operation ('xor_ln77_64', blowfish.cpp:77) [217]  (0 ns)
	'xor' operation ('__a', blowfish.cpp:77) [222]  (0.993 ns)
	'call' operation ('tmp_48', blowfish.cpp:78) to 'feistel' [223]  (5.45 ns)

 <State 29>: 8.36ns
The critical path consists of the following:
	'call' operation ('tmp_48', blowfish.cpp:78) to 'feistel' [223]  (8.36 ns)

 <State 30>: 6.45ns
The critical path consists of the following:
	wire read on port 'P_13_read' (blowfish.cpp:70) [29]  (0 ns)
	'xor' operation ('xor_ln77_70', blowfish.cpp:77) [230]  (0 ns)
	'xor' operation ('__a', blowfish.cpp:77) [235]  (0.993 ns)
	'call' operation ('tmp_49', blowfish.cpp:78) to 'feistel' [236]  (5.45 ns)

 <State 31>: 8.36ns
The critical path consists of the following:
	'call' operation ('tmp_49', blowfish.cpp:78) to 'feistel' [236]  (8.36 ns)

 <State 32>: 6.45ns
The critical path consists of the following:
	wire read on port 'P_14_read' (blowfish.cpp:70) [28]  (0 ns)
	'xor' operation ('xor_ln77_76', blowfish.cpp:77) [243]  (0 ns)
	'xor' operation ('__a', blowfish.cpp:77) [248]  (0.993 ns)
	'call' operation ('tmp_50', blowfish.cpp:78) to 'feistel' [249]  (5.45 ns)

 <State 33>: 8.36ns
The critical path consists of the following:
	'call' operation ('tmp_50', blowfish.cpp:78) to 'feistel' [249]  (8.36 ns)

 <State 34>: 6.45ns
The critical path consists of the following:
	wire read on port 'P_15_read' (blowfish.cpp:70) [27]  (0 ns)
	'xor' operation ('xor_ln77_82', blowfish.cpp:77) [256]  (0 ns)
	'xor' operation ('__a', blowfish.cpp:77) [261]  (0.993 ns)
	'call' operation ('tmp_51', blowfish.cpp:78) to 'feistel' [262]  (5.45 ns)

 <State 35>: 8.36ns
The critical path consists of the following:
	'call' operation ('tmp_51', blowfish.cpp:78) to 'feistel' [262]  (8.36 ns)

 <State 36>: 3.36ns
The critical path consists of the following:
	wire read on port 'P_16_read' (blowfish.cpp:70) [26]  (0 ns)
	'xor' operation ('xor_ln82_2', blowfish.cpp:82) [271]  (0 ns)
	'xor' operation ('xor_ln82_7', blowfish.cpp:82) [276]  (1.03 ns)
	'store' operation ('store_ln244', blowfish.cpp:244->blowfish.cpp:84) of variable 'trunc_ln9', blowfish.cpp:244->blowfish.cpp:84 on array 'ciphertext' [318]  (2.32 ns)

 <State 37>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('ciphertext_addr_6', blowfish.cpp:245->blowfish.cpp:84) [320]  (0 ns)
	'store' operation ('store_ln245', blowfish.cpp:245->blowfish.cpp:84) of variable 'trunc_ln', blowfish.cpp:245->blowfish.cpp:84 on array 'ciphertext' [321]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
