

================================================================
== Vitis HLS Report for 'inter'
================================================================
* Date:           Sun Nov 10 15:13:25 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.17 ns|  2.817 ns|     1.13 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       10|       10|  41.670 ns|  41.670 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+---------------------+---------+---------+----------+----------+-----+-----+---------+
        |                               |                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |            Instance           |        Module       |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------+---------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_round_fixed_29_24_s_fu_74  |round_fixed_29_24_s  |        2|        2|  8.334 ns|  8.334 ns|    1|    1|      yes|
        +-------------------------------+---------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|     81|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    1|     211|    149|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|     285|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    2|     496|    294|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+---------------------+---------+----+-----+-----+-----+
    |            Instance           |        Module       | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------+---------------------+---------+----+-----+-----+-----+
    |mul_24s_6ns_29_5_1_U2          |mul_24s_6ns_29_5_1   |        0|   1|  119|    1|    0|
    |grp_round_fixed_29_24_s_fu_74  |round_fixed_29_24_s  |        0|   0|   92|  148|    0|
    +-------------------------------+---------------------+---------+----+-----+-----+-----+
    |Total                          |                     |        0|   1|  211|  149|    0|
    +-------------------------------+---------------------+---------+----+-----+-----+-----+

    * DSP: 
    +----------------------------------+-------------------------------+--------------+
    |             Instance             |             Module            |  Expression  |
    +----------------------------------+-------------------------------+--------------+
    |mac_muladd_24s_5ns_29s_29_4_1_U3  |mac_muladd_24s_5ns_29s_29_4_1  |  i0 + i1 * i2|
    +----------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln13_fu_125_p2     |         +|   0|  0|  24|          24|           1|
    |icmp_ln13_fu_120_p2    |      icmp|   0|  0|   7|           5|           1|
    |ap_return              |    select|   0|  0|  24|           1|          24|
    |select_ln13_fu_130_p3  |    select|   0|  0|  24|           1|          24|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  81|          32|          52|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                     |   1|   0|    1|          0|
    |data_left_read_reg_156                      |  24|   0|   24|          0|
    |grp_round_fixed_29_24_s_fu_74_ap_start_reg  |   1|   0|    1|          0|
    |rate_left_read_reg_151                      |   5|   0|    5|          0|
    |ref_tmp7_reg_191                            |  29|   0|   29|          0|
    |right_reg_181                               |  29|   0|   29|          0|
    |tmp1_reg_196                                |  24|   0|   24|          0|
    |tmp2_reg_186                                |  29|   0|   29|          0|
    |trunc_ln13_reg_203                          |   5|   0|    5|          0|
    |data_left_read_reg_156                      |  64|  32|   24|          0|
    |rate_left_read_reg_151                      |  64|  32|    5|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       | 285|  64|  186|          0|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+--------------+--------------+--------------+
|  RTL Ports | Dir | Bits|   Protocol   | Source Object|    C Type    |
+------------+-----+-----+--------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_none|         inter|  return value|
|ap_rst      |   in|    1|  ap_ctrl_none|         inter|  return value|
|ap_return   |  out|   24|  ap_ctrl_none|         inter|  return value|
|data_left   |   in|   24|       ap_none|     data_left|        scalar|
|rate_left   |   in|    5|       ap_none|     rate_left|        scalar|
|data_right  |   in|   24|       ap_none|    data_right|        scalar|
|rate_right  |   in|    6|       ap_none|    rate_right|        scalar|
+------------+-----+-----+--------------+--------------+--------------+

