// Seed: 1936661568
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = 1;
endmodule
module module_1 (
    output logic id_0,
    output logic id_1
);
  assign id_1 = 1;
  logic id_3;
  always @(posedge {id_3} or posedge id_3 - 1) id_1 = id_3;
  wire  id_4;
  logic id_5;
  module_0(
      id_4, id_4, id_4, id_4, id_4, id_4, id_4, id_4, id_4, id_4
  );
  initial begin
    id_1 <= id_3;
    id_0 <= 1;
    #1 begin
      begin
        id_5 <= 1 == 1 | ~1;
      end
      begin
        begin
          id_3 <= {1'b0, 1'h0 << id_5, 1'b0, 1, 1 == 1, 1, 1 & id_5, id_3};
        end
        begin
          begin
            $display(1, id_3, id_5);
          end
        end
      end
    end
  end
endmodule
