{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667600386605 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667600386614 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 04 23:19:46 2022 " "Processing started: Fri Nov 04 23:19:46 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667600386614 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667600386614 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PomReg -c PomReg " "Command: quartus_map --read_settings_files=on --write_settings_files=off PomReg -c PomReg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667600386614 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1667600387828 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1667600387828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pomreg_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pomreg_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PomReg_tb-Test " "Found design unit 1: PomReg_tb-Test" {  } { { "PomReg_tb.vhd" "" { Text "D:/NASTAVA/LPRS1/2022-23/labs/lab4/Lab4_postavke/zad3_pom/PomReg_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667600401979 ""} { "Info" "ISGN_ENTITY_NAME" "1 PomReg_tb " "Found entity 1: PomReg_tb" {  } { { "PomReg_tb.vhd" "" { Text "D:/NASTAVA/LPRS1/2022-23/labs/lab4/Lab4_postavke/zad3_pom/PomReg_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667600401979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667600401979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pomreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pomreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PomReg-Behavioral " "Found design unit 1: PomReg-Behavioral" {  } { { "PomReg.vhd" "" { Text "D:/NASTAVA/LPRS1/2022-23/labs/lab4/Lab4_postavke/zad3_pom/PomReg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667600401985 ""} { "Info" "ISGN_ENTITY_NAME" "1 PomReg " "Found entity 1: PomReg" {  } { { "PomReg.vhd" "" { Text "D:/NASTAVA/LPRS1/2022-23/labs/lab4/Lab4_postavke/zad3_pom/PomReg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667600401985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667600401985 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PomReg " "Elaborating entity \"PomReg\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1667600402040 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "oSHREG PomReg.vhd(13) " "VHDL Signal Declaration warning at PomReg.vhd(13): used implicit default value for signal \"oSHREG\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "PomReg.vhd" "" { Text "D:/NASTAVA/LPRS1/2022-23/labs/lab4/Lab4_postavke/zad3_pom/PomReg.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1667600402042 "|PomReg"}
