{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1704919553083 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704919553090 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 10 21:45:52 2024 " "Processing started: Wed Jan 10 21:45:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704919553090 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704919553090 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TbdTxFskFull -c TbdTxFskFull " "Command: quartus_map --read_settings_files=on --write_settings_files=off TbdTxFskFull -c TbdTxFskFull" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704919553090 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/Computer_System.qip " "Tcl Script File C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/Computer_System.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE \"C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/Computer_System.qip\" " "set_global_assignment -name QIP_FILE \"C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/Computer_System.qip\"" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1704919553396 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1704919553396 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1704919554456 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1704919554499 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1704919554499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hanne/onedrive/ws2324/drs/drs_project/sender/src/grpieeeproposed/pkgfixed_float_types/src/fixed_float_types-p.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/hanne/onedrive/ws2324/drs/drs_project/sender/src/grpieeeproposed/pkgfixed_float_types/src/fixed_float_types-p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fixed_float_types (ieee_proposed) " "Found design unit 1: fixed_float_types (ieee_proposed)" {  } { { "../../../../../grpIeeeProposed/pkgfixed_float_types/src/fixed_float_types-p.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpIeeeProposed/pkgfixed_float_types/src/fixed_float_types-p.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704919561662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704919561662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hanne/onedrive/ws2324/drs/drs_project/sender/src/grpieeeproposed/pkgfixed_pkg/src/fixed_pkg-p.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/hanne/onedrive/ws2324/drs/drs_project/sender/src/grpieeeproposed/pkgfixed_pkg/src/fixed_pkg-p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fixed_pkg (ieee_proposed) " "Found design unit 1: fixed_pkg (ieee_proposed)" {  } { { "../../../../../grpIeeeProposed/pkgfixed_pkg/src/fixed_pkg-p.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpIeeeProposed/pkgfixed_pkg/src/fixed_pkg-p.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704919561678 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fixed_pkg-body " "Found design unit 2: fixed_pkg-body" {  } { { "../../../../../grpIeeeProposed/pkgfixed_pkg/src/fixed_pkg-p.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpIeeeProposed/pkgfixed_pkg/src/fixed_pkg-p.vhd" 1466 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704919561678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704919561678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hanne/onedrive/ws2324/drs/drs_project/sender/src/grppackages/pkgglobal/src/global-p.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/hanne/onedrive/ws2324/drs/drs_project/sender/src/grppackages/pkgglobal/src/global-p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Global " "Found design unit 1: Global" {  } { { "../../../../../grpPackages/pkgGlobal/src/Global-p.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpPackages/pkgGlobal/src/Global-p.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704919561687 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Global-body " "Found design unit 2: Global-body" {  } { { "../../../../../grpPackages/pkgGlobal/src/Global-p.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpPackages/pkgGlobal/src/Global-p.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704919561687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704919561687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hanne/onedrive/ws2324/drs/drs_project/sender/src/grpwm8731/pkgdefinitionscodec/src/definitionscodec-p.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/hanne/onedrive/ws2324/drs/drs_project/sender/src/grpwm8731/pkgdefinitionscodec/src/definitionscodec-p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DefinitionsCodec " "Found design unit 1: DefinitionsCodec" {  } { { "../../../../../grpWm8731/pkgDefinitionsCodec/src/DefinitionsCodec-p.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpWm8731/pkgDefinitionsCodec/src/DefinitionsCodec-p.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704919561697 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 DefinitionsCodec-body " "Found design unit 2: DefinitionsCodec-body" {  } { { "../../../../../grpWm8731/pkgDefinitionsCodec/src/DefinitionsCodec-p.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpWm8731/pkgDefinitionsCodec/src/DefinitionsCodec-p.vhd" 278 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704919561697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704919561697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hanne/onedrive/ws2324/drs/drs_project/sender/src/grpparameterize/pkgparamcodec/src/paramcodec-p.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/hanne/onedrive/ws2324/drs/drs_project/sender/src/grpparameterize/pkgparamcodec/src/paramcodec-p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ParamCodec " "Found design unit 1: ParamCodec" {  } { { "../../../../../grpParameterize/pkgParamCodec/src/ParamCodec-p.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpParameterize/pkgParamCodec/src/ParamCodec-p.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704919561706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704919561706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hanne/onedrive/ws2324/drs/drs_project/sender/src/grpcomfsk/pkgdefinitionsfsk/src/definitionsfsk-p.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/hanne/onedrive/ws2324/drs/drs_project/sender/src/grpcomfsk/pkgdefinitionsfsk/src/definitionsfsk-p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DefinitionsFsk " "Found design unit 1: DefinitionsFsk" {  } { { "../../../../pkgDefinitionsFsk/src/DefinitionsFsk-p.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/pkgDefinitionsFsk/src/DefinitionsFsk-p.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704919561715 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 DefinitionsFsk-body " "Found design unit 2: DefinitionsFsk-body" {  } { { "../../../../pkgDefinitionsFsk/src/DefinitionsFsk-p.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/pkgDefinitionsFsk/src/DefinitionsFsk-p.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704919561715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704919561715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hanne/onedrive/ws2324/drs/drs_project/sender/src/grpalteracyclonev/unitpll50to48/megafunction/alterapll50to48.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hanne/onedrive/ws2324/drs/drs_project/sender/src/grpalteracyclonev/unitpll50to48/megafunction/alterapll50to48.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AlteraPLL50to48-rtl " "Found design unit 1: AlteraPLL50to48-rtl" {  } { { "../../../../../grpAlteraCycloneV/unitPLL50to48/megafunction/AlteraPLL50to48.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpAlteraCycloneV/unitPLL50to48/megafunction/AlteraPLL50to48.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704919561725 ""} { "Info" "ISGN_ENTITY_NAME" "1 AlteraPLL50to48 " "Found entity 1: AlteraPLL50to48" {  } { { "../../../../../grpAlteraCycloneV/unitPLL50to48/megafunction/AlteraPLL50to48.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpAlteraCycloneV/unitPLL50to48/megafunction/AlteraPLL50to48.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704919561725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704919561725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hanne/onedrive/ws2324/drs/drs_project/sender/src/grpalteracyclonev/unitpll50to48/megafunction/alterapll50to48/alterapll50to48_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hanne/onedrive/ws2324/drs/drs_project/sender/src/grpalteracyclonev/unitpll50to48/megafunction/alterapll50to48/alterapll50to48_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 AlteraPLL50to48_0002 " "Found entity 1: AlteraPLL50to48_0002" {  } { { "../../../../../grpAlteraCycloneV/unitPLL50to48/megafunction/AlteraPLL50to48/AlteraPLL50to48_0002.v" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpAlteraCycloneV/unitPLL50to48/megafunction/AlteraPLL50to48/AlteraPLL50to48_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704919561738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704919561738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hanne/onedrive/ws2324/drs/drs_project/sender/src/grpalteracyclonev/unitdrs_analyzer/megafunction/synthesis/drs_analyzer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hanne/onedrive/ws2324/drs/drs_project/sender/src/grpalteracyclonev/unitdrs_analyzer/megafunction/synthesis/drs_analyzer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 drs_analyzer-rtl " "Found design unit 1: drs_analyzer-rtl" {  } { { "../../../../../grpAlteraCycloneV/unitdrs_analyzer/megafunction/synthesis/drs_analyzer.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpAlteraCycloneV/unitdrs_analyzer/megafunction/synthesis/drs_analyzer.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704919561749 ""} { "Info" "ISGN_ENTITY_NAME" "1 drs_analyzer " "Found entity 1: drs_analyzer" {  } { { "../../../../../grpAlteraCycloneV/unitdrs_analyzer/megafunction/synthesis/drs_analyzer.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpAlteraCycloneV/unitdrs_analyzer/megafunction/synthesis/drs_analyzer.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704919561749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704919561749 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../../../grp#/unit " "Can't analyze file -- file ../../../../../grp#/unit is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1704919561759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hanne/onedrive/ws2324/drs/drs_project/sender/src/grpalteracyclonev/unitpll50to48/src/pll50to48-e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/hanne/onedrive/ws2324/drs/drs_project/sender/src/grpalteracyclonev/unitpll50to48/src/pll50to48-e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 PLL50to48 " "Found entity 1: PLL50to48" {  } { { "../../../../../grpAlteraCycloneV/unitPLL50to48/src/PLL50to48-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpAlteraCycloneV/unitPLL50to48/src/PLL50to48-e.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704919561768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704919561768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hanne/onedrive/ws2324/drs/drs_project/sender/src/grpstrobesclocks/unitstrobegen/src/strobegen-e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/hanne/onedrive/ws2324/drs/drs_project/sender/src/grpstrobesclocks/unitstrobegen/src/strobegen-e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 StrobeGen " "Found entity 1: StrobeGen" {  } { { "../../../../../grpStrobesClocks/unitStrobeGen/src/StrobeGen-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpStrobesClocks/unitStrobeGen/src/StrobeGen-e.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704919561777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704919561777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hanne/onedrive/ws2324/drs/drs_project/sender/src/grpstrobesclocks/unitfreqdivider/src/freqdivider-e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/hanne/onedrive/ws2324/drs/drs_project/sender/src/grpstrobesclocks/unitfreqdivider/src/freqdivider-e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 FreqDivider " "Found entity 1: FreqDivider" {  } { { "../../../../../grpStrobesClocks/unitFreqDivider/src/FreqDivider-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpStrobesClocks/unitFreqDivider/src/FreqDivider-e.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704919561786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704919561786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hanne/onedrive/ws2324/drs/drs_project/sender/src/grpstrobesclocks/unitclkmaster/src/clkmaster-e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/hanne/onedrive/ws2324/drs/drs_project/sender/src/grpstrobesclocks/unitclkmaster/src/clkmaster-e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 ClkMaster " "Found entity 1: ClkMaster" {  } { { "../../../../../grpStrobesClocks/unitClkMaster/src/ClkMaster-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpStrobesClocks/unitClkMaster/src/ClkMaster-e.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704919561796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704919561796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hanne/onedrive/ws2324/drs/drs_project/sender/src/grpwm8731/unitconfigurecodecviai2c/src/configurecodecviai2c-e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/hanne/onedrive/ws2324/drs/drs_project/sender/src/grpwm8731/unitconfigurecodecviai2c/src/configurecodecviai2c-e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 ConfigureCodecViaI2c " "Found entity 1: ConfigureCodecViaI2c" {  } { { "../../../../../grpWm8731/unitConfigureCodecViaI2c/src/ConfigureCodecViaI2c-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpWm8731/unitConfigureCodecViaI2c/src/ConfigureCodecViaI2c-e.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704919561806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704919561806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hanne/onedrive/ws2324/drs/drs_project/sender/src/grpi2s/unitpartoi2s/src/partoi2s-e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/hanne/onedrive/ws2324/drs/drs_project/sender/src/grpi2s/unitpartoi2s/src/partoi2s-e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 ParToI2s " "Found entity 1: ParToI2s" {  } { { "../../../../../grpI2s/unitParToI2s/src/ParToI2s-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpI2s/unitParToI2s/src/ParToI2s-e.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704919561817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704919561817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hanne/onedrive/ws2324/drs/drs_project/sender/src/grpi2s/uniti2stopar/src/i2stopar-e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/hanne/onedrive/ws2324/drs/drs_project/sender/src/grpi2s/uniti2stopar/src/i2stopar-e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 I2sToPar " "Found entity 1: I2sToPar" {  } { { "../../../../../grpI2s/unitI2sToPar/src/I2sToPar-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpI2s/unitI2sToPar/src/I2sToPar-e.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704919561827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704919561827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hanne/onedrive/ws2324/drs/drs_project/sender/src/grpsync/unitsync/src/sync-e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/hanne/onedrive/ws2324/drs/drs_project/sender/src/grpsync/unitsync/src/sync-e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 Sync " "Found entity 1: Sync" {  } { { "../../../../../grpSync/unitSync/src/Sync-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpSync/unitSync/src/Sync-e.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704919561838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704919561838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hanne/onedrive/ws2324/drs/drs_project/sender/src/grpdsp/unitdspdds/src/dspdds-e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/hanne/onedrive/ws2324/drs/drs_project/sender/src/grpdsp/unitdspdds/src/dspdds-e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 DspDds " "Found entity 1: DspDds" {  } { { "../../../../../grpDsp/unitDspDds/src/DspDds-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpDsp/unitDspDds/src/DspDds-e.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704919561852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704919561852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hanne/onedrive/ws2324/drs/drs_project/sender/src/grpcomfsk/unittxfsk/src/txfsk-e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/hanne/onedrive/ws2324/drs/drs_project/sender/src/grpcomfsk/unittxfsk/src/txfsk-e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 TxFsk " "Found entity 1: TxFsk" {  } { { "../../../../unitTxFsk/src/TxFsk-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTxFsk/src/TxFsk-e.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704919561862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704919561862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hanne/onedrive/ws2324/drs/drs_project/sender/src/grpsendlogic/unitfsksender/src/fsksender-e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/hanne/onedrive/ws2324/drs/drs_project/sender/src/grpsendlogic/unitfsksender/src/fsksender-e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 FskSender " "Found entity 1: FskSender" {  } { { "../../../../../grpSendLogic/unitFskSender/src/FskSender-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpSendLogic/unitFskSender/src/FskSender-e.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704919561873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704919561873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hanne/onedrive/ws2324/drs/drs_project/sender/src/grpcomfsk/unittbdtxfskfull/src/tbdtxfskfull-e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/hanne/onedrive/ws2324/drs/drs_project/sender/src/grpcomfsk/unittbdtxfskfull/src/tbdtxfskfull-e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 TbdTxFskFull " "Found entity 1: TbdTxFskFull" {  } { { "../../../src/TbdTxFskFull-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-e.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704919561881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704919561881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hanne/onedrive/ws2324/drs/drs_project/sender/src/grpalteracyclonev/unitpll50to48/src/pll50to48-inst-a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/hanne/onedrive/ws2324/drs/drs_project/sender/src/grpalteracyclonev/unitpll50to48/src/pll50to48-inst-a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PLL50to48-Inst " "Found design unit 1: PLL50to48-Inst" {  } { { "../../../../../grpAlteraCycloneV/unitPLL50to48/src/PLL50to48-Inst-a.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpAlteraCycloneV/unitPLL50to48/src/PLL50to48-Inst-a.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704919561890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704919561890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hanne/onedrive/ws2324/drs/drs_project/sender/src/grpstrobesclocks/unitstrobegen/src/strobegen-rtl-a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/hanne/onedrive/ws2324/drs/drs_project/sender/src/grpstrobesclocks/unitstrobegen/src/strobegen-rtl-a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 StrobeGen-Rtl " "Found design unit 1: StrobeGen-Rtl" {  } { { "../../../../../grpStrobesClocks/unitStrobeGen/src/StrobeGen-Rtl-a.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpStrobesClocks/unitStrobeGen/src/StrobeGen-Rtl-a.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704919561899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704919561899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hanne/onedrive/ws2324/drs/drs_project/sender/src/grpstrobesclocks/unitfreqdivider/src/freqdivider-rtl-a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/hanne/onedrive/ws2324/drs/drs_project/sender/src/grpstrobesclocks/unitfreqdivider/src/freqdivider-rtl-a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FreqDivider-Rtl " "Found design unit 1: FreqDivider-Rtl" {  } { { "../../../../../grpStrobesClocks/unitFreqDivider/src/FreqDivider-Rtl-a.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpStrobesClocks/unitFreqDivider/src/FreqDivider-Rtl-a.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704919561908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704919561908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hanne/onedrive/ws2324/drs/drs_project/sender/src/grpstrobesclocks/unitclkmaster/src/clkmaster-rtl-a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/hanne/onedrive/ws2324/drs/drs_project/sender/src/grpstrobesclocks/unitclkmaster/src/clkmaster-rtl-a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClkMaster-Rtl " "Found design unit 1: ClkMaster-Rtl" {  } { { "../../../../../grpStrobesClocks/unitClkMaster/src/ClkMaster-Rtl-a.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpStrobesClocks/unitClkMaster/src/ClkMaster-Rtl-a.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704919561917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704919561917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hanne/onedrive/ws2324/drs/drs_project/sender/src/grpwm8731/unitconfigurecodecviai2c/src/configurecodecviai2c-rtl-a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/hanne/onedrive/ws2324/drs/drs_project/sender/src/grpwm8731/unitconfigurecodecviai2c/src/configurecodecviai2c-rtl-a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ConfigureCodecViaI2c-Rtl " "Found design unit 1: ConfigureCodecViaI2c-Rtl" {  } { { "../../../../../grpWm8731/unitConfigureCodecViaI2c/src/ConfigureCodecViaI2c-Rtl-a.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpWm8731/unitConfigureCodecViaI2c/src/ConfigureCodecViaI2c-Rtl-a.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704919561927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704919561927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hanne/onedrive/ws2324/drs/drs_project/sender/src/grpi2s/unitpartoi2s/src/partoi2s-rtl-a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/hanne/onedrive/ws2324/drs/drs_project/sender/src/grpi2s/unitpartoi2s/src/partoi2s-rtl-a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ParToI2s-Rtl " "Found design unit 1: ParToI2s-Rtl" {  } { { "../../../../../grpI2s/unitParToI2s/src/ParToI2s-Rtl-a.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpI2s/unitParToI2s/src/ParToI2s-Rtl-a.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704919561935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704919561935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hanne/onedrive/ws2324/drs/drs_project/sender/src/grpi2s/uniti2stopar/src/i2stopar-rtl-a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/hanne/onedrive/ws2324/drs/drs_project/sender/src/grpi2s/uniti2stopar/src/i2stopar-rtl-a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2sToPar-Rtl " "Found design unit 1: I2sToPar-Rtl" {  } { { "../../../../../grpI2s/unitI2sToPar/src/I2sToPar-Rtl-a.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpI2s/unitI2sToPar/src/I2sToPar-Rtl-a.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704919561945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704919561945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hanne/onedrive/ws2324/drs/drs_project/sender/src/grpsync/unitsync/src/sync-rtl-a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/hanne/onedrive/ws2324/drs/drs_project/sender/src/grpsync/unitsync/src/sync-rtl-a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sync-Rtl " "Found design unit 1: Sync-Rtl" {  } { { "../../../../../grpSync/unitSync/src/Sync-Rtl-a.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpSync/unitSync/src/Sync-Rtl-a.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704919561954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704919561954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hanne/onedrive/ws2324/drs/drs_project/sender/src/grpdsp/unitdspdds/src/dspdds-rtl-a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/hanne/onedrive/ws2324/drs/drs_project/sender/src/grpdsp/unitdspdds/src/dspdds-rtl-a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DspDds-Rtl " "Found design unit 1: DspDds-Rtl" {  } { { "../../../../../grpDsp/unitDspDds/src/DspDds-Rtl-a.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpDsp/unitDspDds/src/DspDds-Rtl-a.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704919561963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704919561963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hanne/onedrive/ws2324/drs/drs_project/sender/src/grpcomfsk/unittxfsk/src/txfsk-rtl-a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/hanne/onedrive/ws2324/drs/drs_project/sender/src/grpcomfsk/unittxfsk/src/txfsk-rtl-a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TxFsk-Rtl " "Found design unit 1: TxFsk-Rtl" {  } { { "../../../../unitTxFsk/src/TxFsk-Rtl-a.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTxFsk/src/TxFsk-Rtl-a.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704919561972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704919561972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hanne/onedrive/ws2324/drs/drs_project/sender/src/grpsendlogic/unitfsksender/src/fsksender-rtl-a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/hanne/onedrive/ws2324/drs/drs_project/sender/src/grpsendlogic/unitfsksender/src/fsksender-rtl-a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FskSender-rtl " "Found design unit 1: FskSender-rtl" {  } { { "../../../../../grpSendLogic/unitFskSender/src/FskSender-Rtl-a.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpSendLogic/unitFskSender/src/FskSender-Rtl-a.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704919561983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704919561983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hanne/onedrive/ws2324/drs/drs_project/sender/src/grpcomfsk/unittbdtxfskfull/src/tbdtxfskfull-rtl-a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/hanne/onedrive/ws2324/drs/drs_project/sender/src/grpcomfsk/unittbdtxfskfull/src/tbdtxfskfull-rtl-a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TbdTxFskFull-Rtl " "Found design unit 1: TbdTxFskFull-Rtl" {  } { { "../../../src/TbdTxFskFull-Rtl-a.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-Rtl-a.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704919561997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704919561997 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TbdTxFskFull " "Elaborating entity \"TbdTxFskFull\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1704919562480 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg-p.vhd(1470) " "VHDL Subtype or Type Declaration warning at fixed_pkg-p.vhd(1470): subtype or type has null range" {  } { { "../../../../../grpIeeeProposed/pkgfixed_pkg/src/fixed_pkg-p.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpIeeeProposed/pkgfixed_pkg/src/fixed_pkg-p.vhd" 1470 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1704919562481 "|TbdTxFskFull"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg-p.vhd(1471) " "VHDL Subtype or Type Declaration warning at fixed_pkg-p.vhd(1471): subtype or type has null range" {  } { { "../../../../../grpIeeeProposed/pkgfixed_pkg/src/fixed_pkg-p.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpIeeeProposed/pkgfixed_pkg/src/fixed_pkg-p.vhd" 1471 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1704919562481 "|TbdTxFskFull"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg-p.vhd(1472) " "VHDL Subtype or Type Declaration warning at fixed_pkg-p.vhd(1472): subtype or type has null range" {  } { { "../../../../../grpIeeeProposed/pkgfixed_pkg/src/fixed_pkg-p.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpIeeeProposed/pkgfixed_pkg/src/fixed_pkg-p.vhd" 1472 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1704919562481 "|TbdTxFskFull"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SendingInProgress TbdTxFskFull-Rtl-a.vhd(44) " "Verilog HDL or VHDL warning at TbdTxFskFull-Rtl-a.vhd(44): object \"SendingInProgress\" assigned a value but never read" {  } { { "../../../src/TbdTxFskFull-Rtl-a.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-Rtl-a.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1704919562482 "|TbdTxFskFull"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nResetAsync TbdTxFskFull-Rtl-a.vhd(225) " "VHDL Process Statement warning at TbdTxFskFull-Rtl-a.vhd(225): signal \"nResetAsync\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../src/TbdTxFskFull-Rtl-a.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-Rtl-a.vhd" 225 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1704919562483 "|TbdTxFskFull"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL50to48 PLL50to48:PLL_50MHz_48MHz " "Elaborating entity \"PLL50to48\" for hierarchy \"PLL50to48:PLL_50MHz_48MHz\"" {  } { { "../../../src/TbdTxFskFull-Rtl-a.vhd" "PLL_50MHz_48MHz" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-Rtl-a.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704919562558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AlteraPLL50to48 PLL50to48:PLL_50MHz_48MHz\|AlteraPLL50to48:\\GeneratePLLForSyn:AlteraPLL50to48_rtl " "Elaborating entity \"AlteraPLL50to48\" for hierarchy \"PLL50to48:PLL_50MHz_48MHz\|AlteraPLL50to48:\\GeneratePLLForSyn:AlteraPLL50to48_rtl\"" {  } { { "../../../../../grpAlteraCycloneV/unitPLL50to48/src/PLL50to48-Inst-a.vhd" "\\GeneratePLLForSyn:AlteraPLL50to48_rtl" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpAlteraCycloneV/unitPLL50to48/src/PLL50to48-Inst-a.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704919562571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AlteraPLL50to48_0002 PLL50to48:PLL_50MHz_48MHz\|AlteraPLL50to48:\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|AlteraPLL50to48_0002:alterapll50to48_inst " "Elaborating entity \"AlteraPLL50to48_0002\" for hierarchy \"PLL50to48:PLL_50MHz_48MHz\|AlteraPLL50to48:\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|AlteraPLL50to48_0002:alterapll50to48_inst\"" {  } { { "../../../../../grpAlteraCycloneV/unitPLL50to48/megafunction/AlteraPLL50to48.vhd" "alterapll50to48_inst" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpAlteraCycloneV/unitPLL50to48/megafunction/AlteraPLL50to48.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704919562578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll PLL50to48:PLL_50MHz_48MHz\|AlteraPLL50to48:\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|AlteraPLL50to48_0002:alterapll50to48_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"PLL50to48:PLL_50MHz_48MHz\|AlteraPLL50to48:\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|AlteraPLL50to48_0002:alterapll50to48_inst\|altera_pll:altera_pll_i\"" {  } { { "../../../../../grpAlteraCycloneV/unitPLL50to48/megafunction/AlteraPLL50to48/AlteraPLL50to48_0002.v" "altera_pll_i" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpAlteraCycloneV/unitPLL50to48/megafunction/AlteraPLL50to48/AlteraPLL50to48_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704919562675 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1704919562678 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL50to48:PLL_50MHz_48MHz\|AlteraPLL50to48:\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|AlteraPLL50to48_0002:alterapll50to48_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"PLL50to48:PLL_50MHz_48MHz\|AlteraPLL50to48:\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|AlteraPLL50to48_0002:alterapll50to48_inst\|altera_pll:altera_pll_i\"" {  } { { "../../../../../grpAlteraCycloneV/unitPLL50to48/megafunction/AlteraPLL50to48/AlteraPLL50to48_0002.v" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpAlteraCycloneV/unitPLL50to48/megafunction/AlteraPLL50to48/AlteraPLL50to48_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704919562678 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL50to48:PLL_50MHz_48MHz\|AlteraPLL50to48:\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|AlteraPLL50to48_0002:alterapll50to48_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"PLL50to48:PLL_50MHz_48MHz\|AlteraPLL50to48:\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|AlteraPLL50to48_0002:alterapll50to48_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704919562678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704919562678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704919562678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704919562678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 48.000000 MHz " "Parameter \"output_clock_frequency0\" = \"48.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704919562678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704919562678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704919562678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704919562678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704919562678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704919562678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704919562678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704919562678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704919562678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704919562678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704919562678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704919562678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704919562678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704919562678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704919562678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704919562678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704919562678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704919562678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704919562678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704919562678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704919562678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704919562678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704919562678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704919562678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704919562678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704919562678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704919562678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704919562678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704919562678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704919562678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704919562678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704919562678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704919562678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704919562678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704919562678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704919562678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704919562678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704919562678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704919562678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704919562678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704919562678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704919562678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704919562678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704919562678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704919562678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704919562678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704919562678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704919562678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704919562678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704919562678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704919562678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704919562678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704919562678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704919562678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704919562678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704919562678 ""}  } { { "../../../../../grpAlteraCycloneV/unitPLL50to48/megafunction/AlteraPLL50to48/AlteraPLL50to48_0002.v" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpAlteraCycloneV/unitPLL50to48/megafunction/AlteraPLL50to48/AlteraPLL50to48_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704919562678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FskSender FskSender:fsksender_inst " "Elaborating entity \"FskSender\" for hierarchy \"FskSender:fsksender_inst\"" {  } { { "../../../src/TbdTxFskFull-Rtl-a.vhd" "fsksender_inst" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-Rtl-a.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704919562703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StrobeGen FskSender:fsksender_inst\|StrobeGen:baudrate_generator " "Elaborating entity \"StrobeGen\" for hierarchy \"FskSender:fsksender_inst\|StrobeGen:baudrate_generator\"" {  } { { "../../../../../grpSendLogic/unitFskSender/src/FskSender-Rtl-a.vhd" "baudrate_generator" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpSendLogic/unitFskSender/src/FskSender-Rtl-a.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704919562730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StrobeGen FskSender:fsksender_inst\|StrobeGen:msstrobe_generator " "Elaborating entity \"StrobeGen\" for hierarchy \"FskSender:fsksender_inst\|StrobeGen:msstrobe_generator\"" {  } { { "../../../../../grpSendLogic/unitFskSender/src/FskSender-Rtl-a.vhd" "msstrobe_generator" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpSendLogic/unitFskSender/src/FskSender-Rtl-a.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704919562751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConfigureCodecViaI2c ConfigureCodecViaI2c:ConfigureCodec " "Elaborating entity \"ConfigureCodecViaI2c\" for hierarchy \"ConfigureCodecViaI2c:ConfigureCodec\"" {  } { { "../../../src/TbdTxFskFull-Rtl-a.vhd" "ConfigureCodec" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-Rtl-a.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704919562786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StrobeGen StrobeGen:GenStrobeI2C " "Elaborating entity \"StrobeGen\" for hierarchy \"StrobeGen:GenStrobeI2C\"" {  } { { "../../../src/TbdTxFskFull-Rtl-a.vhd" "GenStrobeI2C" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-Rtl-a.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704919562815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClkMaster ClkMaster:GenClks " "Elaborating entity \"ClkMaster\" for hierarchy \"ClkMaster:GenClks\"" {  } { { "../../../src/TbdTxFskFull-Rtl-a.vhd" "GenClks" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-Rtl-a.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704919562836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sync Sync:TheChannelSelSync " "Elaborating entity \"Sync\" for hierarchy \"Sync:TheChannelSelSync\"" {  } { { "../../../src/TbdTxFskFull-Rtl-a.vhd" "TheChannelSelSync" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-Rtl-a.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704919562859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TxFsk TxFsk:TheTxFsk " "Elaborating entity \"TxFsk\" for hierarchy \"TxFsk:TheTxFsk\"" {  } { { "../../../src/TbdTxFskFull-Rtl-a.vhd" "TheTxFsk" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-Rtl-a.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704919562894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DspDds TxFsk:TheTxFsk\|DspDds:TheDDS A:rtl " "Elaborating entity \"DspDds\" using architecture \"A:rtl\" for hierarchy \"TxFsk:TheTxFsk\|DspDds:TheDDS\"" {  } { { "../../../../unitTxFsk/src/TxFsk-Rtl-a.vhd" "TheDDS" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTxFsk/src/TxFsk-Rtl-a.vhd" 57 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704919562911 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "D DspDds-Rtl-a.vhd(56) " "VHDL Signal Declaration warning at DspDds-Rtl-a.vhd(56): used implicit default value for signal \"D\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../../../grpDsp/unitDspDds/src/DspDds-Rtl-a.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpDsp/unitDspDds/src/DspDds-Rtl-a.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1704919562914 "|TbdTxFskFull|TxFsk:TheTxFsk|DspDds:TheDDS"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'U' std_1164_vhdl1993.vhd(1092) " "VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value \"'U'\"" {  } { { "ieee/1993/std_1164_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/1993/std_1164_vhdl1993.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704919562915 "|TbdTxFskFull|TxFsk:TheTxFsk|DspDds:TheDDS"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'X' std_1164_vhdl1993.vhd(1092) " "VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value \"'X'\"" {  } { { "ieee/1993/std_1164_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/1993/std_1164_vhdl1993.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704919562916 "|TbdTxFskFull|TxFsk:TheTxFsk|DspDds:TheDDS"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'Z' std_1164_vhdl1993.vhd(1092) " "VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value \"'Z'\"" {  } { { "ieee/1993/std_1164_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/1993/std_1164_vhdl1993.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704919562916 "|TbdTxFskFull|TxFsk:TheTxFsk|DspDds:TheDDS"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'W' std_1164_vhdl1993.vhd(1092) " "VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value \"'W'\"" {  } { { "ieee/1993/std_1164_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/1993/std_1164_vhdl1993.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704919562916 "|TbdTxFskFull|TxFsk:TheTxFsk|DspDds:TheDDS"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'-' std_1164_vhdl1993.vhd(1092) " "VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value \"'-'\"" {  } { { "ieee/1993/std_1164_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/1993/std_1164_vhdl1993.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704919562916 "|TbdTxFskFull|TxFsk:TheTxFsk|DspDds:TheDDS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D_long DspDds-Rtl-a.vhd(122) " "VHDL Process Statement warning at DspDds-Rtl-a.vhd(122): signal \"D_long\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../../../grpDsp/unitDspDds/src/DspDds-Rtl-a.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpDsp/unitDspDds/src/DspDds-Rtl-a.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1704919562916 "|TbdTxFskFull|TxFsk:TheTxFsk|DspDds:TheDDS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ParToI2s ParToI2s:TheParToI2s " "Elaborating entity \"ParToI2s\" for hierarchy \"ParToI2s:TheParToI2s\"" {  } { { "../../../src/TbdTxFskFull-Rtl-a.vhd" "TheParToI2s" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-Rtl-a.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704919562950 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1704919563493 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "TxFsk:TheTxFsk\|DspDds:TheDDS\|Mux8_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TxFsk:TheTxFsk\|DspDds:TheDDS\|Mux8_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704919563585 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 14 " "Parameter WIDTH_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704919563585 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704919563585 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704919563585 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704919563585 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704919563585 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE TbdTxFskFull.TbdTxFskFull0.rtl.mif " "Parameter INIT_FILE set to TbdTxFskFull.TbdTxFskFull0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704919563585 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1704919563585 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1704919563585 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TxFsk:TheTxFsk\|DspDds:TheDDS\|altsyncram:Mux8_rtl_0 " "Elaborated megafunction instantiation \"TxFsk:TheTxFsk\|DspDds:TheDDS\|altsyncram:Mux8_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704919563802 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TxFsk:TheTxFsk\|DspDds:TheDDS\|altsyncram:Mux8_rtl_0 " "Instantiated megafunction \"TxFsk:TheTxFsk\|DspDds:TheDDS\|altsyncram:Mux8_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704919563802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 14 " "Parameter \"WIDTH_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704919563802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704919563802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704919563802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704919563802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704919563802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE TbdTxFskFull.TbdTxFskFull0.rtl.mif " "Parameter \"INIT_FILE\" = \"TbdTxFskFull.TbdTxFskFull0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704919563802 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704919563802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gq71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gq71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gq71 " "Found entity 1: altsyncram_gq71" {  } { { "db/altsyncram_gq71.tdf" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/flw/synlayQuartus/synlayResults/db/altsyncram_gq71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704919563897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704919563897 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "oSEG0\[0\] GND " "Pin \"oSEG0\[0\]\" is stuck at GND" {  } { { "../../../src/TbdTxFskFull-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-e.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704919564295 "|TbdTxFskFull|oSEG0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSEG0\[1\] GND " "Pin \"oSEG0\[1\]\" is stuck at GND" {  } { { "../../../src/TbdTxFskFull-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-e.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704919564295 "|TbdTxFskFull|oSEG0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSEG0\[2\] GND " "Pin \"oSEG0\[2\]\" is stuck at GND" {  } { { "../../../src/TbdTxFskFull-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-e.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704919564295 "|TbdTxFskFull|oSEG0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSEG0\[3\] GND " "Pin \"oSEG0\[3\]\" is stuck at GND" {  } { { "../../../src/TbdTxFskFull-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-e.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704919564295 "|TbdTxFskFull|oSEG0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSEG0\[4\] GND " "Pin \"oSEG0\[4\]\" is stuck at GND" {  } { { "../../../src/TbdTxFskFull-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-e.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704919564295 "|TbdTxFskFull|oSEG0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSEG0\[5\] GND " "Pin \"oSEG0\[5\]\" is stuck at GND" {  } { { "../../../src/TbdTxFskFull-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-e.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704919564295 "|TbdTxFskFull|oSEG0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSEG0\[6\] GND " "Pin \"oSEG0\[6\]\" is stuck at GND" {  } { { "../../../src/TbdTxFskFull-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-e.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704919564295 "|TbdTxFskFull|oSEG0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSEG1\[0\] GND " "Pin \"oSEG1\[0\]\" is stuck at GND" {  } { { "../../../src/TbdTxFskFull-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-e.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704919564295 "|TbdTxFskFull|oSEG1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSEG1\[1\] GND " "Pin \"oSEG1\[1\]\" is stuck at GND" {  } { { "../../../src/TbdTxFskFull-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-e.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704919564295 "|TbdTxFskFull|oSEG1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSEG1\[2\] GND " "Pin \"oSEG1\[2\]\" is stuck at GND" {  } { { "../../../src/TbdTxFskFull-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-e.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704919564295 "|TbdTxFskFull|oSEG1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSEG1\[3\] GND " "Pin \"oSEG1\[3\]\" is stuck at GND" {  } { { "../../../src/TbdTxFskFull-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-e.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704919564295 "|TbdTxFskFull|oSEG1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSEG1\[4\] GND " "Pin \"oSEG1\[4\]\" is stuck at GND" {  } { { "../../../src/TbdTxFskFull-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-e.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704919564295 "|TbdTxFskFull|oSEG1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSEG1\[5\] GND " "Pin \"oSEG1\[5\]\" is stuck at GND" {  } { { "../../../src/TbdTxFskFull-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-e.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704919564295 "|TbdTxFskFull|oSEG1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSEG1\[6\] GND " "Pin \"oSEG1\[6\]\" is stuck at GND" {  } { { "../../../src/TbdTxFskFull-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-e.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704919564295 "|TbdTxFskFull|oSEG1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSEG2\[1\] GND " "Pin \"oSEG2\[1\]\" is stuck at GND" {  } { { "../../../src/TbdTxFskFull-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-e.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704919564295 "|TbdTxFskFull|oSEG2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSEG2\[2\] GND " "Pin \"oSEG2\[2\]\" is stuck at GND" {  } { { "../../../src/TbdTxFskFull-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-e.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704919564295 "|TbdTxFskFull|oSEG2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSEG2\[5\] GND " "Pin \"oSEG2\[5\]\" is stuck at GND" {  } { { "../../../src/TbdTxFskFull-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-e.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704919564295 "|TbdTxFskFull|oSEG2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSEG2\[6\] GND " "Pin \"oSEG2\[6\]\" is stuck at GND" {  } { { "../../../src/TbdTxFskFull-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-e.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704919564295 "|TbdTxFskFull|oSEG2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSEG3\[1\] GND " "Pin \"oSEG3\[1\]\" is stuck at GND" {  } { { "../../../src/TbdTxFskFull-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-e.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704919564295 "|TbdTxFskFull|oSEG3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSEG3\[2\] GND " "Pin \"oSEG3\[2\]\" is stuck at GND" {  } { { "../../../src/TbdTxFskFull-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-e.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704919564295 "|TbdTxFskFull|oSEG3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSEG3\[5\] GND " "Pin \"oSEG3\[5\]\" is stuck at GND" {  } { { "../../../src/TbdTxFskFull-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-e.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704919564295 "|TbdTxFskFull|oSEG3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSEG3\[6\] GND " "Pin \"oSEG3\[6\]\" is stuck at GND" {  } { { "../../../src/TbdTxFskFull-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-e.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704919564295 "|TbdTxFskFull|oSEG3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSEG4\[0\] GND " "Pin \"oSEG4\[0\]\" is stuck at GND" {  } { { "../../../src/TbdTxFskFull-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-e.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704919564295 "|TbdTxFskFull|oSEG4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSEG4\[1\] GND " "Pin \"oSEG4\[1\]\" is stuck at GND" {  } { { "../../../src/TbdTxFskFull-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-e.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704919564295 "|TbdTxFskFull|oSEG4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSEG4\[2\] GND " "Pin \"oSEG4\[2\]\" is stuck at GND" {  } { { "../../../src/TbdTxFskFull-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-e.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704919564295 "|TbdTxFskFull|oSEG4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSEG4\[3\] GND " "Pin \"oSEG4\[3\]\" is stuck at GND" {  } { { "../../../src/TbdTxFskFull-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-e.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704919564295 "|TbdTxFskFull|oSEG4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSEG4\[4\] GND " "Pin \"oSEG4\[4\]\" is stuck at GND" {  } { { "../../../src/TbdTxFskFull-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-e.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704919564295 "|TbdTxFskFull|oSEG4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSEG4\[5\] GND " "Pin \"oSEG4\[5\]\" is stuck at GND" {  } { { "../../../src/TbdTxFskFull-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-e.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704919564295 "|TbdTxFskFull|oSEG4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSEG4\[6\] GND " "Pin \"oSEG4\[6\]\" is stuck at GND" {  } { { "../../../src/TbdTxFskFull-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-e.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704919564295 "|TbdTxFskFull|oSEG4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSEG5\[0\] GND " "Pin \"oSEG5\[0\]\" is stuck at GND" {  } { { "../../../src/TbdTxFskFull-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-e.vhd" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704919564295 "|TbdTxFskFull|oSEG5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSEG5\[1\] GND " "Pin \"oSEG5\[1\]\" is stuck at GND" {  } { { "../../../src/TbdTxFskFull-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-e.vhd" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704919564295 "|TbdTxFskFull|oSEG5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSEG5\[2\] GND " "Pin \"oSEG5\[2\]\" is stuck at GND" {  } { { "../../../src/TbdTxFskFull-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-e.vhd" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704919564295 "|TbdTxFskFull|oSEG5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSEG5\[3\] GND " "Pin \"oSEG5\[3\]\" is stuck at GND" {  } { { "../../../src/TbdTxFskFull-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-e.vhd" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704919564295 "|TbdTxFskFull|oSEG5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSEG5\[4\] GND " "Pin \"oSEG5\[4\]\" is stuck at GND" {  } { { "../../../src/TbdTxFskFull-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-e.vhd" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704919564295 "|TbdTxFskFull|oSEG5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSEG5\[5\] GND " "Pin \"oSEG5\[5\]\" is stuck at GND" {  } { { "../../../src/TbdTxFskFull-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-e.vhd" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704919564295 "|TbdTxFskFull|oSEG5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSEG5\[6\] GND " "Pin \"oSEG5\[6\]\" is stuck at GND" {  } { { "../../../src/TbdTxFskFull-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-e.vhd" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704919564295 "|TbdTxFskFull|oSEG5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLed\[3\] GND " "Pin \"oLed\[3\]\" is stuck at GND" {  } { { "../../../src/TbdTxFskFull-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-e.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704919564295 "|TbdTxFskFull|oLed[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLed\[4\] GND " "Pin \"oLed\[4\]\" is stuck at GND" {  } { { "../../../src/TbdTxFskFull-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-e.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704919564295 "|TbdTxFskFull|oLed[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLed\[8\] GND " "Pin \"oLed\[8\]\" is stuck at GND" {  } { { "../../../src/TbdTxFskFull-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-e.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704919564295 "|TbdTxFskFull|oLed[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLed\[9\] GND " "Pin \"oLed\[9\]\" is stuck at GND" {  } { { "../../../src/TbdTxFskFull-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-e.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704919564295 "|TbdTxFskFull|oLed[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[4\] GND " "Pin \"GPIO_0\[4\]\" is stuck at GND" {  } { { "../../../src/TbdTxFskFull-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-e.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704919564295 "|TbdTxFskFull|GPIO_0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[5\] GND " "Pin \"GPIO_0\[5\]\" is stuck at GND" {  } { { "../../../src/TbdTxFskFull-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-e.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704919564295 "|TbdTxFskFull|GPIO_0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[6\] GND " "Pin \"GPIO_0\[6\]\" is stuck at GND" {  } { { "../../../src/TbdTxFskFull-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-e.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704919564295 "|TbdTxFskFull|GPIO_0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[7\] GND " "Pin \"GPIO_0\[7\]\" is stuck at GND" {  } { { "../../../src/TbdTxFskFull-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-e.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704919564295 "|TbdTxFskFull|GPIO_0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[8\] GND " "Pin \"GPIO_0\[8\]\" is stuck at GND" {  } { { "../../../src/TbdTxFskFull-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-e.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704919564295 "|TbdTxFskFull|GPIO_0[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[9\] GND " "Pin \"GPIO_0\[9\]\" is stuck at GND" {  } { { "../../../src/TbdTxFskFull-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-e.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704919564295 "|TbdTxFskFull|GPIO_0[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[10\] GND " "Pin \"GPIO_0\[10\]\" is stuck at GND" {  } { { "../../../src/TbdTxFskFull-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-e.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704919564295 "|TbdTxFskFull|GPIO_0[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[11\] GND " "Pin \"GPIO_0\[11\]\" is stuck at GND" {  } { { "../../../src/TbdTxFskFull-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-e.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704919564295 "|TbdTxFskFull|GPIO_0[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[12\] GND " "Pin \"GPIO_0\[12\]\" is stuck at GND" {  } { { "../../../src/TbdTxFskFull-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-e.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704919564295 "|TbdTxFskFull|GPIO_0[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[13\] GND " "Pin \"GPIO_0\[13\]\" is stuck at GND" {  } { { "../../../src/TbdTxFskFull-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-e.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704919564295 "|TbdTxFskFull|GPIO_0[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[14\] GND " "Pin \"GPIO_0\[14\]\" is stuck at GND" {  } { { "../../../src/TbdTxFskFull-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-e.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704919564295 "|TbdTxFskFull|GPIO_0[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[15\] GND " "Pin \"GPIO_0\[15\]\" is stuck at GND" {  } { { "../../../src/TbdTxFskFull-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-e.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704919564295 "|TbdTxFskFull|GPIO_0[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[16\] GND " "Pin \"GPIO_0\[16\]\" is stuck at GND" {  } { { "../../../src/TbdTxFskFull-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-e.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704919564295 "|TbdTxFskFull|GPIO_0[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[17\] GND " "Pin \"GPIO_0\[17\]\" is stuck at GND" {  } { { "../../../src/TbdTxFskFull-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-e.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704919564295 "|TbdTxFskFull|GPIO_0[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[18\] GND " "Pin \"GPIO_0\[18\]\" is stuck at GND" {  } { { "../../../src/TbdTxFskFull-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-e.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704919564295 "|TbdTxFskFull|GPIO_0[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[19\] GND " "Pin \"GPIO_0\[19\]\" is stuck at GND" {  } { { "../../../src/TbdTxFskFull-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-e.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704919564295 "|TbdTxFskFull|GPIO_0[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[20\] GND " "Pin \"GPIO_0\[20\]\" is stuck at GND" {  } { { "../../../src/TbdTxFskFull-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-e.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704919564295 "|TbdTxFskFull|GPIO_0[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[21\] GND " "Pin \"GPIO_0\[21\]\" is stuck at GND" {  } { { "../../../src/TbdTxFskFull-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-e.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704919564295 "|TbdTxFskFull|GPIO_0[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[22\] GND " "Pin \"GPIO_0\[22\]\" is stuck at GND" {  } { { "../../../src/TbdTxFskFull-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-e.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704919564295 "|TbdTxFskFull|GPIO_0[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[23\] GND " "Pin \"GPIO_0\[23\]\" is stuck at GND" {  } { { "../../../src/TbdTxFskFull-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-e.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704919564295 "|TbdTxFskFull|GPIO_0[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[24\] GND " "Pin \"GPIO_0\[24\]\" is stuck at GND" {  } { { "../../../src/TbdTxFskFull-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-e.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704919564295 "|TbdTxFskFull|GPIO_0[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[25\] GND " "Pin \"GPIO_0\[25\]\" is stuck at GND" {  } { { "../../../src/TbdTxFskFull-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-e.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704919564295 "|TbdTxFskFull|GPIO_0[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[26\] GND " "Pin \"GPIO_0\[26\]\" is stuck at GND" {  } { { "../../../src/TbdTxFskFull-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-e.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704919564295 "|TbdTxFskFull|GPIO_0[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[27\] GND " "Pin \"GPIO_0\[27\]\" is stuck at GND" {  } { { "../../../src/TbdTxFskFull-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-e.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704919564295 "|TbdTxFskFull|GPIO_0[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[28\] GND " "Pin \"GPIO_0\[28\]\" is stuck at GND" {  } { { "../../../src/TbdTxFskFull-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-e.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704919564295 "|TbdTxFskFull|GPIO_0[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[29\] GND " "Pin \"GPIO_0\[29\]\" is stuck at GND" {  } { { "../../../src/TbdTxFskFull-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-e.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704919564295 "|TbdTxFskFull|GPIO_0[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[30\] GND " "Pin \"GPIO_0\[30\]\" is stuck at GND" {  } { { "../../../src/TbdTxFskFull-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-e.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704919564295 "|TbdTxFskFull|GPIO_0[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[31\] GND " "Pin \"GPIO_0\[31\]\" is stuck at GND" {  } { { "../../../src/TbdTxFskFull-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-e.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704919564295 "|TbdTxFskFull|GPIO_0[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[32\] GND " "Pin \"GPIO_0\[32\]\" is stuck at GND" {  } { { "../../../src/TbdTxFskFull-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-e.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704919564295 "|TbdTxFskFull|GPIO_0[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[33\] GND " "Pin \"GPIO_0\[33\]\" is stuck at GND" {  } { { "../../../src/TbdTxFskFull-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-e.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704919564295 "|TbdTxFskFull|GPIO_0[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[34\] GND " "Pin \"GPIO_0\[34\]\" is stuck at GND" {  } { { "../../../src/TbdTxFskFull-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-e.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704919564295 "|TbdTxFskFull|GPIO_0[34]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[35\] GND " "Pin \"GPIO_0\[35\]\" is stuck at GND" {  } { { "../../../src/TbdTxFskFull-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-e.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704919564295 "|TbdTxFskFull|GPIO_0[35]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1704919564295 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "drs_analyzer 19 " "Ignored 19 assignments for entity \"drs_analyzer\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1704919564583 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "sld_signaltap 34 " "Ignored 34 assignments for entity \"sld_signaltap\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1704919564583 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "7 0 1 0 0 " "Adding 7 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1704919564957 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704919564957 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSwitch\[3\] " "No output dependent on input pin \"iSwitch\[3\]\"" {  } { { "../../../src/TbdTxFskFull-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-e.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1704919565090 "|TbdTxFskFull|iSwitch[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSwitch\[4\] " "No output dependent on input pin \"iSwitch\[4\]\"" {  } { { "../../../src/TbdTxFskFull-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-e.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1704919565090 "|TbdTxFskFull|iSwitch[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSwitch\[5\] " "No output dependent on input pin \"iSwitch\[5\]\"" {  } { { "../../../src/TbdTxFskFull-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-e.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1704919565090 "|TbdTxFskFull|iSwitch[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSwitch\[6\] " "No output dependent on input pin \"iSwitch\[6\]\"" {  } { { "../../../src/TbdTxFskFull-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-e.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1704919565090 "|TbdTxFskFull|iSwitch[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSwitch\[7\] " "No output dependent on input pin \"iSwitch\[7\]\"" {  } { { "../../../src/TbdTxFskFull-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-e.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1704919565090 "|TbdTxFskFull|iSwitch[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSwitch\[8\] " "No output dependent on input pin \"iSwitch\[8\]\"" {  } { { "../../../src/TbdTxFskFull-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-e.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1704919565090 "|TbdTxFskFull|iSwitch[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inButton\[2\] " "No output dependent on input pin \"inButton\[2\]\"" {  } { { "../../../src/TbdTxFskFull-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-e.vhd" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1704919565090 "|TbdTxFskFull|inButton[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inButton\[3\] " "No output dependent on input pin \"inButton\[3\]\"" {  } { { "../../../src/TbdTxFskFull-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-e.vhd" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1704919565090 "|TbdTxFskFull|inButton[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iADCdat " "No output dependent on input pin \"iADCdat\"" {  } { { "../../../src/TbdTxFskFull-e.vhd" "" { Text "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/src/TbdTxFskFull-e.vhd" 72 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1704919565090 "|TbdTxFskFull|iADCdat"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1704919565090 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "473 " "Implemented 473 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1704919565091 ""} { "Info" "ICUT_CUT_TM_OPINS" "94 " "Implemented 94 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1704919565091 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1704919565091 ""} { "Info" "ICUT_CUT_TM_LCELLS" "347 " "Implemented 347 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1704919565091 ""} { "Info" "ICUT_CUT_TM_RAMS" "14 " "Implemented 14 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1704919565091 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1704919565091 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1704919565091 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 100 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 100 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4990 " "Peak virtual memory: 4990 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704919565118 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 10 21:46:05 2024 " "Processing ended: Wed Jan 10 21:46:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704919565118 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704919565118 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704919565118 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1704919565118 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/Computer_System.qip " "Tcl Script File C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/Computer_System.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE \"C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/Computer_System.qip\" " "set_global_assignment -name QIP_FILE \"C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/Computer_System.qip\"" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1704919566438 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1704919566438 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1704919566474 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704919566474 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 10 21:46:05 2024 " "Processing started: Wed Jan 10 21:46:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704919566474 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1704919566474 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TbdTxFskFull -c TbdTxFskFull " "Command: quartus_fit --read_settings_files=off --write_settings_files=off TbdTxFskFull -c TbdTxFskFull" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1704919566475 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1704919566755 ""}
{ "Info" "0" "" "Project  = TbdTxFskFull" {  } {  } 0 0 "Project  = TbdTxFskFull" 0 0 "Fitter" 0 0 1704919566756 ""}
{ "Info" "0" "" "Revision = TbdTxFskFull" {  } {  } 0 0 "Revision = TbdTxFskFull" 0 0 "Fitter" 0 0 1704919566756 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1704919566866 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1704919566873 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1704919566873 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TbdTxFskFull 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"TbdTxFskFull\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1704919566888 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1704919566934 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1704919566935 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1704919567264 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1704919567301 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1704919568071 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1704919568082 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1704919575552 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "PLL50to48:PLL_50MHz_48MHz\|AlteraPLL50to48:\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|AlteraPLL50to48_0002:alterapll50to48_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 241 global CLKCTRL_G0 " "PLL50to48:PLL_50MHz_48MHz\|AlteraPLL50to48:\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|AlteraPLL50to48_0002:alterapll50to48_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 241 fanout uses global clock CLKCTRL_G0" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1704919575712 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1704919575712 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "inButton\[1\]~inputCLKENA0 176 global CLKCTRL_G5 " "inButton\[1\]~inputCLKENA0 with 176 fanout uses global clock CLKCTRL_G5" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1704919575712 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1704919575712 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1704919575712 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver inButton\[1\]~inputCLKENA0 CLKCTRL_G5 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver inButton\[1\]~inputCLKENA0, placed at CLKCTRL_G5" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad inButton\[1\] PIN_AA15 " "Refclk input I/O pad inButton\[1\] is placed onto PIN_AA15" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1704919575712 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1704919575712 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1704919575712 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704919575713 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../../../fhlow/synlayQuartus/TimingConstraints.tcl " "Reading SDC File: '../../../../../fhlow/synlayQuartus/TimingConstraints.tcl'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1704919576624 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 48 -duty_cycle 50.00 -name \{PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 48 -duty_cycle 50.00 -name \{PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1704919576632 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1704919576632 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1704919576632 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1704919576632 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ClkMaster:GenClks\|Mclk " "Node: ClkMaster:GenClks\|Mclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ClkMaster:GenClks\|ADClrc ClkMaster:GenClks\|Mclk " "Register ClkMaster:GenClks\|ADClrc is being clocked by ClkMaster:GenClks\|Mclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1704919576634 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1704919576634 "|TbdTxFskFull|ClkMaster:GenClks|Mclk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1704919576634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1704919576634 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1704919576634 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1704919576634 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1704919576636 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1704919576636 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1704919576636 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1704919576636 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.083 PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   2.083 PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1704919576636 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.833 PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  20.833 PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1704919576636 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000       SYSCLK " "  20.000       SYSCLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1704919576636 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1704919576636 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1704919576646 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1704919576647 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1704919576651 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Input Register ON * " "Wildcard assignment \"Fast Input Register=ON\" to \"*\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1704919576651 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1704919576651 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1704919576651 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1704919576652 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1704919576652 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1704919576652 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1704919576701 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "1 I/O input buffer " "Packed 1 registers into blocks of type I/O input buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1704919576702 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1704919576702 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1704919576717 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1704919576946 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1704919577024 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1704919577025 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1704919577040 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1704919577040 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1704919577079 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1704919577080 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1704919577095 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:01 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:01" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1704919577560 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1704919577656 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1704919577657 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1704919577657 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1704919577658 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1704919578921 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1704919578921 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1704919578921 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704919578991 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1704919582674 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1704919583054 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704919586623 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1704919592970 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1704919595713 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704919595713 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1704919597617 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X56_Y0 X66_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10" {  } { { "loc" "" { Generic "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/flw/synlayQuartus/synlayResults/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10"} { { 12 { 0 ""} 56 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1704919600232 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1704919600232 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704919601030 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.74 " "Total time spent on timing analysis during the Fitter is 0.74 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1704919602152 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1704919602186 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1704919602606 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1704919602607 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1704919603030 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704919605559 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1704919605778 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/flw/synlayQuartus/synlayResults/TbdTxFskFull.fit.smsg " "Generated suppressed messages file C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/flw/synlayQuartus/synlayResults/TbdTxFskFull.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1704919605851 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "8159 " "Peak virtual memory: 8159 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704919606399 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 10 21:46:46 2024 " "Processing ended: Wed Jan 10 21:46:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704919606399 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704919606399 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:34 " "Total CPU time (on all processors): 00:02:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704919606399 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1704919606399 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1704919607570 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704919607576 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 10 21:46:47 2024 " "Processing started: Wed Jan 10 21:46:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704919607576 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1704919607576 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off TbdTxFskFull -c TbdTxFskFull " "Command: quartus_asm --read_settings_files=off --write_settings_files=off TbdTxFskFull -c TbdTxFskFull" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1704919607576 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/Computer_System.qip " "Tcl Script File C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/Computer_System.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE \"C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/Computer_System.qip\" " "set_global_assignment -name QIP_FILE \"C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/Computer_System.qip\"" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1704919607867 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1704919607867 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1704919608526 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1704919612641 ""}
{ "Warning" "WASM_SLD_EMBEDDED_FILE_ERROR" "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpAlteraCycloneV/unitdrs_analyzer/drs_analyzer.sopcinfo " "The file, C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpAlteraCycloneV/unitdrs_analyzer/drs_analyzer.sopcinfo, is not embedded into sof file as expected.  Some tools, such as System Console, may not function fully." {  } {  } 0 12914 "The file, %1!s!, is not embedded into sof file as expected.  Some tools, such as System Console, may not function fully." 0 0 "Assembler" 0 -1 1704919612734 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 3 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704919614101 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 10 21:46:54 2024 " "Processing ended: Wed Jan 10 21:46:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704919614101 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704919614101 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704919614101 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1704919614101 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1704919614719 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/Computer_System.qip " "Tcl Script File C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/Computer_System.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE \"C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/Computer_System.qip\" " "set_global_assignment -name QIP_FILE \"C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/Computer_System.qip\"" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1704919615394 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1704919615394 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1704919615429 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704919615429 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 10 21:46:54 2024 " "Processing started: Wed Jan 10 21:46:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704919615429 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1704919615429 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta TbdTxFskFull -c TbdTxFskFull " "Command: quartus_sta TbdTxFskFull -c TbdTxFskFull" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1704919615429 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1704919615689 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "drs_analyzer 19 " "Ignored 19 assignments for entity \"drs_analyzer\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1704919616489 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "sld_signaltap 34 " "Ignored 34 assignments for entity \"sld_signaltap\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1704919616489 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1704919617241 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1704919617241 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704919617281 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704919617281 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../../../fhlow/synlayQuartus/TimingConstraints.tcl " "Reading SDC File: '../../../../../fhlow/synlayQuartus/TimingConstraints.tcl'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1704919617678 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 48 -duty_cycle 50.00 -name \{PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 48 -duty_cycle 50.00 -name \{PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1704919617687 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1704919617687 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1704919617687 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1704919617688 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ClkMaster:GenClks\|Mclk " "Node: ClkMaster:GenClks\|Mclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ClkMaster:GenClks\|ADClrc ClkMaster:GenClks\|Mclk " "Register ClkMaster:GenClks\|ADClrc is being clocked by ClkMaster:GenClks\|Mclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1704919617691 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1704919617691 "|TbdTxFskFull|ClkMaster:GenClks|Mclk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1704919617691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1704919617691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1704919617691 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1704919617691 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1704919617692 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1704919617693 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1704919617704 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.916 " "Worst-case setup slack is 13.916" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704919617727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704919617727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.916               0.000 PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   13.916               0.000 PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704919617727 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704919617727 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.340 " "Worst-case hold slack is 0.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704919617729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704919617729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.340               0.000 PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704919617729 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704919617729 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1704919617734 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1704919617736 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.041 " "Worst-case minimum pulse width slack is 1.041" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704919617741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704919617741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.041               0.000 PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.041               0.000 PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704919617741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.201               0.000 PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    9.201               0.000 PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704919617741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.670               0.000 SYSCLK  " "    9.670               0.000 SYSCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704919617741 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704919617741 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 16 synchronizer chains. " "Report Metastability: Found 16 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704919617747 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 16 " "Number of Synchronizer Chains Found: 16" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704919617747 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704919617747 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704919617747 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.181 ns " "Worst Case Available Settling Time: 19.181 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704919617747 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704919617747 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1704919617747 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1704919617750 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1704919617779 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1704919619684 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ClkMaster:GenClks\|Mclk " "Node: ClkMaster:GenClks\|Mclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ClkMaster:GenClks\|ADClrc ClkMaster:GenClks\|Mclk " "Register ClkMaster:GenClks\|ADClrc is being clocked by ClkMaster:GenClks\|Mclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1704919619740 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1704919619740 "|TbdTxFskFull|ClkMaster:GenClks|Mclk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1704919619741 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1704919619741 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1704919619741 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1704919619741 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1704919619741 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.239 " "Worst-case setup slack is 14.239" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704919619750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704919619750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.239               0.000 PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   14.239               0.000 PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704919619750 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704919619750 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.294 " "Worst-case hold slack is 0.294" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704919619752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704919619752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.294               0.000 PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.294               0.000 PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704919619752 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704919619752 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1704919619758 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1704919619760 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.041 " "Worst-case minimum pulse width slack is 1.041" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704919619764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704919619764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.041               0.000 PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.041               0.000 PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704919619764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.184               0.000 PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    9.184               0.000 PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704919619764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.673               0.000 SYSCLK  " "    9.673               0.000 SYSCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704919619764 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704919619764 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 16 synchronizer chains. " "Report Metastability: Found 16 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704919619770 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 16 " "Number of Synchronizer Chains Found: 16" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704919619770 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704919619770 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704919619770 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.197 ns " "Worst Case Available Settling Time: 19.197 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704919619770 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704919619770 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1704919619770 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1704919619772 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1704919619938 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1704919621448 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ClkMaster:GenClks\|Mclk " "Node: ClkMaster:GenClks\|Mclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ClkMaster:GenClks\|ADClrc ClkMaster:GenClks\|Mclk " "Register ClkMaster:GenClks\|ADClrc is being clocked by ClkMaster:GenClks\|Mclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1704919621504 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1704919621504 "|TbdTxFskFull|ClkMaster:GenClks|Mclk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1704919621505 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1704919621505 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1704919621505 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1704919621505 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1704919621505 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.904 " "Worst-case setup slack is 15.904" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704919621507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704919621507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.904               0.000 PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   15.904               0.000 PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704919621507 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704919621507 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704919621512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704919621512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.181               0.000 PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704919621512 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704919621512 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1704919621514 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1704919621518 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.041 " "Worst-case minimum pulse width slack is 1.041" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704919621522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704919621522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.041               0.000 PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.041               0.000 PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704919621522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.310               0.000 PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    9.310               0.000 PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704919621522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.336               0.000 SYSCLK  " "    9.336               0.000 SYSCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704919621522 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704919621522 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 16 synchronizer chains. " "Report Metastability: Found 16 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704919621527 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 16 " "Number of Synchronizer Chains Found: 16" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704919621527 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704919621527 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704919621527 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.789 ns " "Worst Case Available Settling Time: 19.789 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704919621527 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704919621527 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1704919621527 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1704919621530 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ClkMaster:GenClks\|Mclk " "Node: ClkMaster:GenClks\|Mclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ClkMaster:GenClks\|ADClrc ClkMaster:GenClks\|Mclk " "Register ClkMaster:GenClks\|ADClrc is being clocked by ClkMaster:GenClks\|Mclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1704919621701 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1704919621701 "|TbdTxFskFull|ClkMaster:GenClks|Mclk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1704919621702 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1704919621702 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1704919621702 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1704919621702 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1704919621702 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.532 " "Worst-case setup slack is 16.532" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704919621705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704919621705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.532               0.000 PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   16.532               0.000 PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704919621705 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704919621705 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.172 " "Worst-case hold slack is 0.172" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704919621710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704919621710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.172               0.000 PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704919621710 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704919621710 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1704919621712 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1704919621717 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.041 " "Worst-case minimum pulse width slack is 1.041" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704919621719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704919621719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.041               0.000 PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.041               0.000 PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704919621719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.286               0.000 SYSCLK  " "    9.286               0.000 SYSCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704919621719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.310               0.000 PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    9.310               0.000 PLL_50MHz_48MHz\|\\GeneratePLLForSyn:AlteraPLL50to48_rtl\|alterapll50to48_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704919621719 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704919621719 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 16 synchronizer chains. " "Report Metastability: Found 16 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704919621725 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 16 " "Number of Synchronizer Chains Found: 16" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704919621725 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704919621725 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704919621725 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.874 ns " "Worst Case Available Settling Time: 19.874 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704919621725 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704919621725 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1704919621725 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1704919623200 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1704919623200 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 8 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5460 " "Peak virtual memory: 5460 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704919623256 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 10 21:47:03 2024 " "Processing ended: Wed Jan 10 21:47:03 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704919623256 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704919623256 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704919623256 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1704919623256 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1704919624264 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704919624270 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 10 21:47:04 2024 " "Processing started: Wed Jan 10 21:47:04 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704919624270 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1704919624270 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off TbdTxFskFull -c TbdTxFskFull " "Command: quartus_eda --read_settings_files=off --write_settings_files=off TbdTxFskFull -c TbdTxFskFull" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1704919624270 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/Computer_System.qip " "Tcl Script File C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/Computer_System.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE \"C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/Computer_System.qip\" " "set_global_assignment -name QIP_FILE \"C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/Computer_System.qip\"" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1704919624595 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "EDA Netlist Writer" 0 -1 1704919624595 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1704919626011 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1704919626046 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TbdTxFskFull.vho C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/flw/synlayQuartus/synlayResults/simulation/modelsim/ simulation " "Generated file TbdTxFskFull.vho in folder \"C:/Users/hanne/OneDrive/WS2324/DRS/DRS_Project/sender/src/grpComFsk/unitTbdTxFskFull/flw/synlayQuartus/synlayResults/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1704919626503 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 3 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704919626579 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 10 21:47:06 2024 " "Processing ended: Wed Jan 10 21:47:06 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704919626579 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704919626579 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704919626579 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1704919626579 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 124 s " "Quartus Prime Full Compilation was successful. 0 errors, 124 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1704919627193 ""}
