read_verilog -sv ../top.v
synth
abc -sop
write_blif blif.blif
design -reset
read_blif blif.blif
