
---------- Begin Simulation Statistics ----------
final_tick                               128363081500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_mem_usage                               68422296                       # Number of bytes of host memory used
host_seconds                                  1454.95                       # Real time elapsed on the host
host_tick_rate                               88224807                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_seconds                                  0.128363                       # Number of seconds simulated
sim_ticks                                128363081500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 192401333                       # number of cc regfile reads
system.cpu.cc_regfile_writes                114040041                       # number of cc regfile writes
system.cpu.committedInsts::0                 85179582                       # Number of Instructions Simulated
system.cpu.committedInsts::1                100000003                       # Number of Instructions Simulated
system.cpu.committedInsts::total            185179585                       # Number of Instructions Simulated
system.cpu.committedOps::0                  171316929                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::1                  201188498                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::total              372505427                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi::0                            3.013940                       # CPI: Cycles Per Instruction
system.cpu.cpi::1                            2.567262                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.386363                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   6938147                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  3007129                       # number of floating regfile writes
system.cpu.idleCycles                          637979                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              6422269                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches::0              20437436                       # Number of branches executed
system.cpu.iew.exec_branches::1              24894038                       # Number of branches executed
system.cpu.iew.exec_branches::total          45331474                       # Number of branches executed
system.cpu.iew.exec_nop::0                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::1                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::total                      0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.799114                       # Inst execution rate
system.cpu.iew.exec_refs::0                  44819722                       # number of memory reference insts executed
system.cpu.iew.exec_refs::1                  54483771                       # number of memory reference insts executed
system.cpu.iew.exec_refs::total              99303493                       # number of memory reference insts executed
system.cpu.iew.exec_stores::0                16557976                       # Number of stores executed
system.cpu.iew.exec_stores::1                20281995                       # Number of stores executed
system.cpu.iew.exec_stores::total            36839971                       # Number of stores executed
system.cpu.iew.exec_swp::0                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::1                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::total                      0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                21520625                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              70488079                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               7540                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             40435848                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           508782802                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts::0           28261746                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::1           34201776                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::total       62463522                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           9635046                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             461879541                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                 126729                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                246609                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                5911007                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                463179                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          33259                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      5861342                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         560927                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers::0              211425468                       # num instructions consuming a value
system.cpu.iew.wb_consumers::1              270328170                       # num instructions consuming a value
system.cpu.iew.wb_consumers::total          481753638                       # num instructions consuming a value
system.cpu.iew.wb_count::0                  206844648                       # cumulative count of insts written-back
system.cpu.iew.wb_count::1                  252400047                       # cumulative count of insts written-back
system.cpu.iew.wb_count::total              459244695                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout::0                  0.651817                       # average fanout of values written-back
system.cpu.iew.wb_fanout::1                  0.638804                       # average fanout of values written-back
system.cpu.iew.wb_fanout::total              0.644515                       # average fanout of values written-back
system.cpu.iew.wb_producers::0              137810702                       # num instructions producing a value
system.cpu.iew.wb_producers::1              172686815                       # num instructions producing a value
system.cpu.iew.wb_producers::total          310497517                       # num instructions producing a value
system.cpu.iew.wb_rate::0                    0.805701                       # insts written-back per cycle
system.cpu.iew.wb_rate::1                    0.983149                       # insts written-back per cycle
system.cpu.iew.wb_rate::total                1.788850                       # insts written-back per cycle
system.cpu.iew.wb_sent::0                   206947706                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::1                   252820149                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::total               459767855                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                713391872                       # number of integer regfile reads
system.cpu.int_regfile_writes               369643280                       # number of integer regfile writes
system.cpu.ipc::0                            0.331792                       # IPC: Instructions Per Cycle
system.cpu.ipc::1                            0.389520                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.721312                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           2850561      1.32%      1.32% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             161889370     75.15%     76.47% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               255434      0.12%     76.59% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                133674      0.06%     76.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              118756      0.06%     76.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     76.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     76.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     76.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     76.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     76.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     76.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     76.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                24398      0.01%     76.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     76.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               374020      0.17%     76.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  112      0.00%     76.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               124084      0.06%     76.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              334315      0.16%     77.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift              11091      0.01%     77.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               8      0.00%     77.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               2      0.00%     77.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             100      0.00%     77.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     77.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             49      0.00%     77.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.11% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             31178954     14.47%     91.58% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            16086168      7.47%     99.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          599612      0.28%     99.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1451947      0.67%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              215432752                       # Type of FU issued
system.cpu.iq.FU_type_1::No_OpClass           3523962      1.34%      1.34% # Type of FU issued
system.cpu.iq.FU_type_1::IntAlu             197195631     74.91%     76.24% # Type of FU issued
system.cpu.iq.FU_type_1::IntMult               296029      0.11%     76.36% # Type of FU issued
system.cpu.iq.FU_type_1::IntDiv                147806      0.06%     76.41% # Type of FU issued
system.cpu.iq.FU_type_1::FloatAdd              137169      0.05%     76.46% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCmp                   0      0.00%     76.46% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCvt                  96      0.00%     76.46% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMult                  0      0.00%     76.46% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMultAcc               0      0.00%     76.46% # Type of FU issued
system.cpu.iq.FU_type_1::FloatDiv                   0      0.00%     76.46% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMisc                  0      0.00%     76.46% # Type of FU issued
system.cpu.iq.FU_type_1::FloatSqrt                  0      0.00%     76.46% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAdd                24557      0.01%     76.47% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAddAcc                 0      0.00%     76.47% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAlu               402383      0.15%     76.63% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCmp                  130      0.00%     76.63% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCvt               128545      0.05%     76.68% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMisc              381714      0.14%     76.82% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMult                   0      0.00%     76.82% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMultAcc                0      0.00%     76.82% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShift              11150      0.00%     76.82% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShiftAcc               0      0.00%     76.82% # Type of FU issued
system.cpu.iq.FU_type_1::SimdDiv                    0      0.00%     76.82% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSqrt                   0      0.00%     76.82% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAdd               8      0.00%     76.82% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAlu               0      0.00%     76.82% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCmp               3      0.00%     76.82% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCvt             106      0.00%     76.82% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatDiv               1      0.00%     76.82% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMisc              0      0.00%     76.82% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMult             48      0.00%     76.82% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMultAcc            0      0.00%     76.82% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatSqrt              0      0.00%     76.82% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAdd              0      0.00%     76.82% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAlu              0      0.00%     76.82% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceCmp              0      0.00%     76.82% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceAdd            0      0.00%     76.82% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceCmp            0      0.00%     76.82% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAes                    0      0.00%     76.82% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAesMix                 0      0.00%     76.82% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash               0      0.00%     76.82% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash2              0      0.00%     76.82% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash             0      0.00%     76.82% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash2            0      0.00%     76.82% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma2              0      0.00%     76.82% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma3              0      0.00%     76.82% # Type of FU issued
system.cpu.iq.FU_type_1::SimdPredAlu                0      0.00%     76.82% # Type of FU issued
system.cpu.iq.FU_type_1::MemRead             38731680     14.71%     91.54% # Type of FU issued
system.cpu.iq.FU_type_1::MemWrite            19868591      7.55%     99.08% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemRead          666088      0.25%     99.34% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemWrite        1745123      0.66%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::total              263260820                       # Type of FU issued
system.cpu.iq.FU_type::total                478693572      0.00%      0.00% # Type of FU issued
system.cpu.iq.fp_alu_accesses                 8571745                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            15376349                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      5681518                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            8329255                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt::0                 84749156                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::1                 99147033                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::total            183896189                       # FU busy when requested
system.cpu.iq.fu_busy_rate::0                0.177043                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::1                0.207120                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::total            0.384163                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                98026242     53.31%     53.31% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                 236598      0.13%     53.43% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                  541258      0.29%     53.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                179782      0.10%     53.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     53.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                    94      0.00%     53.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     53.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     53.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     53.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     53.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     53.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                  33851      0.02%     53.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     53.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                 415175      0.23%     54.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                    114      0.00%     54.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                 115374      0.06%     54.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                355074      0.19%     54.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     54.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     54.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                15788      0.01%     54.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     54.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     54.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     54.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 9      0.00%     54.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     54.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 3      0.00%     54.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt               156      0.00%     54.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 2      0.00%     54.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     54.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult               66      0.00%     54.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     54.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     54.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     54.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     54.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     54.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     54.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     54.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     54.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     54.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     54.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     54.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     54.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     54.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     54.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     54.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     54.33% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               55470408     30.16%     84.50% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite              28506195     15.50%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              774911551                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads         1513836618                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    453563177                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         636762799                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  508760665                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 478693572                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               22137                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined       136277330                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued           4573397                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           9297                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined    157699831                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     256088185                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.869253                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.811343                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            88716232     34.64%     34.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            41458908     16.19%     50.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            33681177     13.15%     63.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            31022748     12.11%     76.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            34767861     13.58%     89.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            21555887      8.42%     98.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             4363601      1.70%     99.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              402587      0.16%     99.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              119184      0.05%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       256088185                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.864608                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            502748                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           652462                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             31699810                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            18151246                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep1.conflictingLoads            833515                       # Number of conflicting loads.
system.cpu.memDep1.conflictingStores          1132959                       # Number of conflicting stores.
system.cpu.memDep1.insertedLoads             38788269                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep1.insertedStores            22284602                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               206400426                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    108                       # number of misc regfile writes
system.cpu.numCycles                        256726164                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                          184067                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload0.numSyscalls                  109                       # Number of system calls
system.cpu.workload1.numSyscalls                  112                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       225206                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        515945                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        87947                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           15                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     15678342                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2688                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     31357424                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2703                       # Total number of snoops made to the snoop filter.
sim_insts                                   185179585                       # Number of instructions simulated
sim_ops                                     372505427                       # Number of ops (including micro ops) simulated
host_inst_rate                                 127275                       # Simulator instruction rate (inst/s)
host_op_rate                                   256025                       # Simulator op (including micro ops) rate (op/s)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                68999346                       # Number of BP lookups
system.cpu.branchPred.condPredicted          47126152                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect          10988436                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             33407703                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                15072676                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             45.117367                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 5496034                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect              77908                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         2680749                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            1106762                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses          1573987                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted       617583                       # Number of mispredicted indirect branches.
system.cpu.branchPred.power_state.pwrStateResidencyTicks::UNDEFINED 128363081500                       # Cumulative time (in ticks) in various power states
system.cpu.commit.commitSquashedInsts       127365475                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           12840                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           5878560                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    255722032                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.456681                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.556807                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0       166903820     65.27%     65.27% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        19062584      7.45%     72.72% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        12913527      5.05%     77.77% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        14380748      5.62%     83.40% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         7197513      2.81%     86.21% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         5002180      1.96%     88.17% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         4274545      1.67%     89.84% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         2871597      1.12%     90.96% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8        23115518      9.04%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    255722032                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted::0          85179582                       # Number of instructions committed
system.cpu.commit.instsCommitted::1         100000003                       # Number of instructions committed
system.cpu.commit.instsCommitted::total     185179585                       # Number of instructions committed
system.cpu.commit.opsCommitted::0           171316929                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::1           201188498                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::total       372505427                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs::0                 37765181                       # Number of memory references committed
system.cpu.commit.memRefs::1                 44575073                       # Number of memory references committed
system.cpu.commit.memRefs::total             82340254                       # Number of memory references committed
system.cpu.commit.loads::0                   23657118                       # Number of loads committed
system.cpu.commit.loads::1                   27928694                       # Number of loads committed
system.cpu.commit.loads::total               51585812                       # Number of loads committed
system.cpu.commit.amos::0                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::1                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::total                       0                       # Number of atomic instructions committed
system.cpu.commit.membars::0                     3964                       # Number of memory barriers committed
system.cpu.commit.membars::1                     4524                       # Number of memory barriers committed
system.cpu.commit.membars::total                 8488                       # Number of memory barriers committed
system.cpu.commit.branches::0                17751318                       # Number of branches committed
system.cpu.commit.branches::1                20827605                       # Number of branches committed
system.cpu.commit.branches::total            38578923                       # Number of branches committed
system.cpu.commit.vector::0                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::1                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::total                     0                       # Number of committed Vector instructions.
system.cpu.commit.floating::0                 2131632                       # Number of committed floating point instructions.
system.cpu.commit.floating::1                 2392471                       # Number of committed floating point instructions.
system.cpu.commit.floating::total             4524103                       # Number of committed floating point instructions.
system.cpu.commit.integer::0                168701907                       # Number of committed integer instructions.
system.cpu.commit.integer::1                198193111                       # Number of committed integer instructions.
system.cpu.commit.integer::total            366895018                       # Number of committed integer instructions.
system.cpu.commit.functionCalls::0            1716427                       # Number of function calls committed.
system.cpu.commit.functionCalls::1            2031968                       # Number of function calls committed.
system.cpu.commit.functionCalls::total        3748395                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1827483      1.07%      1.07% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    130484551     76.17%     77.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       234914      0.14%     77.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       131018      0.08%     77.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        92924      0.05%     77.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     77.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     77.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     77.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     77.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     77.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     77.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        20946      0.01%     77.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       330300      0.19%     77.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           98      0.00%     77.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt       107832      0.06%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       311658      0.18%     77.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     77.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         9777      0.01%     77.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     77.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     77.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     77.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            5      0.00%     77.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            2      0.00%     77.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           95      0.00%     77.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     77.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult           48      0.00%     77.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     77.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     77.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     23293502     13.60%     91.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     13279879      7.75%     99.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       363616      0.21%     99.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       828184      0.48%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    171316929                       # Class of committed instruction
system.cpu.commit.committedInstType_1::No_OpClass      2130038      1.06%      1.06% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntAlu    153119468     76.11%     77.17% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntMult       266857      0.13%     77.30% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntDiv       142598      0.07%     77.37% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatAdd       105021      0.05%     77.42% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCmp            0      0.00%     77.42% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCvt           96      0.00%     77.42% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMult            0      0.00%     77.42% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMultAcc            0      0.00%     77.42% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatDiv            0      0.00%     77.42% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMisc            0      0.00%     77.42% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatSqrt            0      0.00%     77.42% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAdd        21166      0.01%     77.43% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAddAcc            0      0.00%     77.43% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAlu       357183      0.18%     77.61% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCmp           98      0.00%     77.61% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCvt       111092      0.06%     77.67% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMisc       349867      0.17%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMult            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMultAcc            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShift         9790      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShiftAcc            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdDiv            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSqrt            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAdd            5      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAlu            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCmp            2      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCvt           95      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatDiv            1      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMisc            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMult           48      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMultAcc            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatSqrt            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAdd            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAlu            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceCmp            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceAdd            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceCmp            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAes            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAesMix            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash2            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash2            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma2            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma3            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdPredAlu            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemRead     27516487     13.68%     91.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemWrite     15695557      7.80%     99.32% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemRead       412207      0.20%     99.53% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemWrite       950822      0.47%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::total    201188498                       # Class of committed instruction
system.cpu.commit.committedInstType::total    372505427      0.00%      0.00% # Class of committed instruction
system.cpu.commit.commitEligibleSamples      23115518                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     82496298                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         82496298                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     82496298                       # number of overall hits
system.cpu.dcache.overall_hits::total        82496298                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      7224090                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        7224090                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      7224090                       # number of overall misses
system.cpu.dcache.overall_misses::total       7224090                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  99219514311                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  99219514311                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  99219514311                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  99219514311                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     89720388                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     89720388                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     89720388                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     89720388                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.080518                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.080518                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.080518                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.080518                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 13734.534635                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13734.534635                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 13734.534635                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13734.534635                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      1793371                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           23456                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    76.456813                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5093007                       # number of writebacks
system.cpu.dcache.writebacks::total           5093007                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      2130833                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2130833                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      2130833                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2130833                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      5093257                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5093257                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      5093257                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5093257                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  62493902311                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  62493902311                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  62493902311                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  62493902311                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.056768                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.056768                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.056768                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.056768                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 12269.929106                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 12269.929106                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 12269.929106                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 12269.929106                       # average overall mshr miss latency
system.cpu.dcache.replacements                 126599                       # number of replacements
system.cpu.dcache.expired                     4966408                       # dead blocks evicted
system.cpu.dcache.ReadReq_hits::.cpu.data     52909785                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        52909785                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      6055409                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       6055409                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  77085211000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  77085211000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     58965194                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     58965194                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.102695                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.102695                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 12729.975960                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12729.975960                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data      2119517                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2119517                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      3935892                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3935892                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  41650170500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  41650170500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.066749                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.066749                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 10582.142625                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 10582.142625                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     29586513                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       29586513                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1168681                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1168681                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  22134303311                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  22134303311                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     30755194                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     30755194                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.037999                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.037999                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 18939.559479                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 18939.559479                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        11316                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        11316                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1157365                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1157365                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  20843731811                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  20843731811                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.037632                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.037632                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 18009.644158                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 18009.644158                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 128363081500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           180.315165                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            87589559                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           5093170                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             17.197454                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            191500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   180.315165                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.352178                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.352178                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          163                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          155                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.318359                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         722856274                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        722856274                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 128363081500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                265362509                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              74010189                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                 155314882                       # Number of cycles decode is running
system.cpu.decode.unblockCycles              11577783                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                5911007                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             17610816                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred               5210466                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              533173370                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts              49224832                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    63185513                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    37060859                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       5883984                       # TLB misses on read requests
system.cpu.dtb.wrMisses                       1307178                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 128363081500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.expired                 0                       # dead blocks evicted
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 128363081500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 128363081500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            8586624                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      321985983                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    68999346                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           21675472                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                     134971813                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                11023527                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                    1978915                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                  284                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.cacheLines                 101483541                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes               3754428                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                   866282                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.SMTDist::samples           256088185                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::mean              -0.096742                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::stdev              0.870217                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::underflows                0      0.00%      0.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::-1                110550549     43.17%     43.17% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::0                  59761689     23.34%     66.51% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::1                  85775947     33.49%    100.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::2                         0      0.00%    100.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::overflows                 0      0.00%    100.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::min_value                -1                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::max_value                 1                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::total             256088185                       # Number of Cycles each Thread Fetched
system.cpu.fetch.nisnDist::samples          256088185                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.512435                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.135372                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                135475747     52.90%     52.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 11210077      4.38%     57.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  9890779      3.86%     61.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                 10486479      4.09%     65.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                 12234224      4.78%     70.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                 14378070      5.61%     75.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                 13435439      5.25%     80.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                 12305050      4.81%     85.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 36672320     14.32%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            256088185                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.268766                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.254200                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     90374824                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         90374824                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     90374824                       # number of overall hits
system.cpu.icache.overall_hits::total        90374824                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst     11108710                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total       11108710                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst     11108710                       # number of overall misses
system.cpu.icache.overall_misses::total      11108710                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  92754341000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  92754341000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  92754341000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  92754341000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    101483534                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    101483534                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    101483534                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    101483534                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.109463                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.109463                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.109463                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.109463                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst  8349.695059                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  8349.695059                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst  8349.695059                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  8349.695059                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          765                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets              26                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    29.423077                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks     10585269                       # number of writebacks
system.cpu.icache.writebacks::total          10585269                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst       522819                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       522819                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst       522819                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       522819                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst     10585891                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total     10585891                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst     10585891                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total     10585891                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  84960069500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  84960069500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  84960069500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  84960069500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.104311                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.104311                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.104311                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.104311                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst  8025.783517                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  8025.783517                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst  8025.783517                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  8025.783517                       # average overall mshr miss latency
system.cpu.icache.replacements               10585269                       # number of replacements
system.cpu.icache.expired                           0                       # dead blocks evicted
system.cpu.icache.ReadReq_hits::.cpu.inst     90374824                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        90374824                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst     11108710                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total      11108710                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  92754341000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  92754341000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    101483534                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    101483534                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.109463                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.109463                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst  8349.695059                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  8349.695059                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst       522819                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       522819                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst     10585891                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total     10585891                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  84960069500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  84960069500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.104311                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.104311                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst  8025.783517                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  8025.783517                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 128363081500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.947059                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           100960715                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs          10585891                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              9.537290                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             91500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.947059                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999897                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999897                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          450                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         822454163                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        822454163                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 128363081500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts0.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.interrupts1.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   102353870                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                       3326768                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 128363081500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.expired                 0                       # dead blocks evicted
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 128363081500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 128363081500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     1251644                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 8042692                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                12754                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation               10215                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                4043183                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                40723                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                  10695                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.lsq1.forwLoads                     1937624                       # Number of loads that had data forwarded from stores
system.cpu.lsq1.squashedLoads                10859568                       # Number of loads squashed
system.cpu.lsq1.ignoredResponses                 9352                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq1.memOrderViolation               23044                       # Number of memory ordering violations
system.cpu.lsq1.squashedStores                5638222                       # Number of stores squashed
system.cpu.lsq1.rescheduledLoads                53937                       # Number of loads that were rescheduled
system.cpu.lsq1.blockedByCache                  11869                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON 128363081500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                5911007                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                289210691                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                52532498                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           6016                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                 144887833                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              19628325                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              516028435                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts               6541114                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents::0             168347                       # Number of times rename has blocked due to ROB full
system.cpu.rename.ROBFullEvents::1             280198                       # Number of times rename has blocked due to ROB full
system.cpu.rename.ROBFullEvents::total         448545                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents::0             1567254                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IQFullEvents::1             1739868                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IQFullEvents::total         3307122                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents::0                 693                       # Number of times rename has blocked due to LQ full
system.cpu.rename.LQFullEvents::1                 554                       # Number of times rename has blocked due to LQ full
system.cpu.rename.LQFullEvents::total            1247                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents::0             5267424                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SQFullEvents::1             6202995                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SQFullEvents::total        11470419                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents::0      1322336                       # Number of times there has been no free registers
system.cpu.rename.fullRegistersEvents::1      1851009                       # Number of times there has been no free registers
system.cpu.rename.fullRegistersEvents::total      3173345                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           552017641                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                  1273549037                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                802604994                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   7184900                       # Number of floating rename lookups
system.cpu.rename.committedMaps             398138380                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                153879197                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     158                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 118                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  22501932                       # count of insts added to the skid buffer
system.cpu.rob.reads                       2802243158                       # The number of ROB reads
system.cpu.rob.writes                      1019910777                       # The number of ROB writes
system.cpu.thread21878.numInsts             100000003                       # Number of Instructions committed
system.cpu.thread21878.numOps               201188498                       # Number of Ops committed
system.cpu.thread21878.numMemRefs                   0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst             10538382                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              4886328                       # number of demand (read+write) hits
system.l2.demand_hits::total                 15424710                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst            10538382                       # number of overall hits
system.l2.overall_hits::.cpu.data             4886328                       # number of overall hits
system.l2.overall_hits::total                15424710                       # number of overall hits
system.l2.demand_misses::.cpu.inst              46958                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             206842                       # number of demand (read+write) misses
system.l2.demand_misses::total                 253800                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             46958                       # number of overall misses
system.l2.overall_misses::.cpu.data            206842                       # number of overall misses
system.l2.overall_misses::total                253800                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst   3635094000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  16219584000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      19854678000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst   3635094000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  16219584000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     19854678000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst         10585340                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          5093170                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             15678510                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst        10585340                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         5093170                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            15678510                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.004436                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.040612                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.016188                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.004436                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.040612                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.016188                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77411.601857                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78415.331509                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78229.621749                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77411.601857                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78415.331509                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78229.621749                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                      1023                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              149483                       # number of writebacks
system.l2.writebacks::total                    149483                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data             143                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 144                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data            143                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                144                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst         46957                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        206699                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            253656                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        46957                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       206699                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        37086                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           290742                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst   3353343500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  14972257500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  18325601000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst   3353343500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  14972257500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   2721454656                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  21047055656                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.004436                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.040584                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.016179                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.004436                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.040584                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.018544                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 71413.069404                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72435.074674                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72245.880247                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 71413.069404                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72435.074674                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 73382.264359                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72390.833302                       # average overall mshr miss latency
system.l2.replacements                         227856                       # number of replacements
system.l2.expired                                   0                       # dead blocks evicted
system.l2.WritebackDirty_hits::.writebacks      3140243                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3140243                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3140243                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3140243                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     12511987                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         12511987                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     12511987                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     12511987                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        37086                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          37086                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   2721454656                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   2721454656                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 73382.264359                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 73382.264359                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu.data               87                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   87                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data           87                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               87                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data           1017272                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1017272                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          142275                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              142275                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  11019517500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11019517500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       1159547                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1159547                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.122699                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.122699                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77452.240380                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77452.240380                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu.data          132                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total              132                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data       142143                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         142143                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10159947000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10159947000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.122585                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.122585                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71476.942234                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71476.942234                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst       10538382                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           10538382                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        46958                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            46958                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst   3635094000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3635094000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst     10585340                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       10585340                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.004436                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.004436                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77411.601857                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77411.601857                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        46957                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        46957                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst   3353343500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3353343500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.004436                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.004436                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 71413.069404                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71413.069404                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data       3869056                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3869056                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        64567                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           64567                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5200066500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5200066500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data      3933623                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3933623                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.016414                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.016414                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80537.526910                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80537.526910                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data           11                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           11                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        64556                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        64556                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4812310500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4812310500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.016411                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.016411                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74544.744098                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74544.744098                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 128363081500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                   42407                       # number of hwpf issued
system.l2.prefetcher.pfIdentified               42407                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 20713                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 128363081500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 64823.784508                       # Cycle average of tags in use
system.l2.tags.total_refs                    31367769                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    293392                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    106.914193                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     85000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     631.163593                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst     11136.146737                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     44849.371377                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  8207.102801                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.009631                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.169924                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.684347                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.125230                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989132                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          6788                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         58748                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3         1031                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4         5726                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           94                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          844                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8800                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        49004                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.103577                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.896423                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 501586624                       # Number of tag accesses
system.l2.tags.data_accesses                501586624                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 128363081500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.avgPriority_.writebacks::samples     74959.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.cpu.inst::samples     23507.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.cpu.data::samples    103543.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.l2.prefetcher::samples     18424.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.001410797652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds         4175                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds         4175                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState             393947                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState             70794                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     146109                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                     74960                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   146109                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                   74960                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                   635                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    1                       # Number of controller write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.avgRdQLen                      1.13                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     55.94                       # Average write queue length when enqueuing
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               146109                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6               74960                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 116649                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                  15806                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                   6125                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                   3701                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                   1741                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                    497                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                    348                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                    314                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                    277                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                     13                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                  3674                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                  3716                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                  4116                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                  4173                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                  4192                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                  4206                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                  4225                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                  4236                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                  4257                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                  4267                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                  4340                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                  4307                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                  4315                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                  4181                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                  4176                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                  4175                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                  4175                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::64                  4176                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::65                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::66                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::67                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::68                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.rdPerTurnAround::samples         4175                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     34.841437                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    27.410874                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev   385.449244                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-511         4174     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24576-25087            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total         4175                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples         4175                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.940838                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.917561                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.920978                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16             455     10.90%     10.90% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              39      0.93%     11.83% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18            3274     78.42%     90.25% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             242      5.80%     96.05% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20              79      1.89%     97.94% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21              62      1.49%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22              11      0.26%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::23               7      0.17%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::24               5      0.12%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::25               1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total         4175                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadWrQ                  40640                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesReadSys                9350976                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys             4797440                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBWSys                    72.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    37.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.totGap                 128358244000                       # Total gap between requests
system.mem_ctrls0.avgGap                    580625.25                       # Average gap between requests
system.mem_ctrls0.requestorReadBytes::.cpu.inst      1504448                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorReadBytes::.cpu.data      6626752                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorReadBytes::.l2.prefetcher      1179136                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorWriteBytes::.writebacks      4793792                       # Per-requestor bytes write to memory
system.mem_ctrls0.requestorReadRate::.cpu.inst 11720254.627885354683                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadRate::.cpu.data 51625061.680994309485                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadRate::.l2.prefetcher 9185943.389805579558                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorWriteRate::.writebacks 37345566.528799794614                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadAccesses::.cpu.inst        23507                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorReadAccesses::.cpu.data       104178                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorReadAccesses::.l2.prefetcher        18424                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorWriteAccesses::.writebacks        74960                       # Per-requestor write serviced memory accesses
system.mem_ctrls0.requestorReadTotalLat::.cpu.inst    804523592                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorReadTotalLat::.cpu.data   3629934577                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorReadTotalLat::.l2.prefetcher    678191130                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorWriteTotalLat::.writebacks 7048013381579                       # Per-requestor write total memory access latency
system.mem_ctrls0.requestorReadAvgLat::.cpu.inst     34224.85                       # Per-requestor read average memory access latency
system.mem_ctrls0.requestorReadAvgLat::.cpu.data     34843.58                       # Per-requestor read average memory access latency
system.mem_ctrls0.requestorReadAvgLat::.l2.prefetcher     36810.20                       # Per-requestor read average memory access latency
system.mem_ctrls0.requestorWriteAvgLat::.writebacks  94023657.71                       # Per-requestor write average memory access latency
system.mem_ctrls0.dram.bytes_read::.cpu.inst      1504448                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::.cpu.data      6667392                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::.l2.prefetcher      1179136                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::total      9350976                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_inst_read::.cpu.inst      1504448                       # Number of instructions bytes read from this memory
system.mem_ctrls0.dram.bytes_inst_read::total      1504448                       # Number of instructions bytes read from this memory
system.mem_ctrls0.dram.bytes_written::.writebacks      4797440                       # Number of bytes written to this memory
system.mem_ctrls0.dram.bytes_written::total      4797440                       # Number of bytes written to this memory
system.mem_ctrls0.dram.num_reads::.cpu.inst        23507                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::.cpu.data       104178                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::.l2.prefetcher        18424                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::total        146109                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_writes::.writebacks        74960                       # Number of write requests responded to by this memory
system.mem_ctrls0.dram.num_writes::total        74960                       # Number of write requests responded to by this memory
system.mem_ctrls0.dram.bw_read::.cpu.inst     11720255                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::.cpu.data     51941664                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::.l2.prefetcher      9185943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::total        72847862                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_inst_read::.cpu.inst     11720255                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_inst_read::total     11720255                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_write::.writebacks     37373986                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_write::total       37373986                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.writebacks     37373986                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.cpu.inst     11720255                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.cpu.data     51941664                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.l2.prefetcher      9185943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::total      110221848                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.readBursts              145474                       # Number of DRAM read bursts
system.mem_ctrls0.dram.writeBursts              74903                       # Number of DRAM write bursts
system.mem_ctrls0.dram.perBankRdBursts::0         4761                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::1         4267                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::2         4557                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::3         4835                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::4         5011                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::5         5220                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::6         4960                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::7         4570                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::8         4979                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::9         4671                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::10         4673                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::11         4672                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::12         4477                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::13         4335                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::14         4436                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::15         4659                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::16         4701                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::17         4378                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::18         4549                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::19         4552                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::20         4621                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::21         4462                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::22         4893                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::23         4331                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::24         4220                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::25         4127                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::26         4292                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::27         4012                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::28         4212                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::29         4182                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::30         4144                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::31         4715                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::0         2510                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::1         2173                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::2         2347                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::3         2494                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::4         2565                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::5         2666                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::6         2776                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::7         2396                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::8         2540                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::9         2402                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::10         2298                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::11         2227                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::12         2275                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::13         1984                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::14         2022                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::15         2256                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::16         2265                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::17         2084                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::18         2223                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::19         2395                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::20         2355                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::21         2335                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::22         2520                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::23         2250                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::24         2300                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::25         2126                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::26         2288                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::27         2373                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::28         2415                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::29         2293                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::30         2308                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::31         2442                       # Per bank write bursts
system.mem_ctrls0.dram.totQLat             2568018091                       # Total ticks spent queuing
system.mem_ctrls0.dram.totBusLat            484719368                       # Total ticks spent in databus transfers
system.mem_ctrls0.dram.totMemAccLat        5112649299                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.dram.avgQLat               17652.76                       # Average queueing delay per DRAM burst
system.mem_ctrls0.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.dram.avgMemAccLat          35144.76                       # Average memory access latency per DRAM burst
system.mem_ctrls0.dram.readRowHits              68829                       # Number of row buffer hits during reads
system.mem_ctrls0.dram.writeRowHits             24745                       # Number of row buffer hits during writes
system.mem_ctrls0.dram.readRowHitRate           47.31                       # Row buffer hit rate for reads
system.mem_ctrls0.dram.writeRowHitRate          33.04                       # Row buffer hit rate for writes
system.mem_ctrls0.dram.bytesPerActivate::samples       126801                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::mean   111.229407                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::gmean    86.433904                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::stdev   133.067413                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::0-127        91780     72.38%     72.38% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::128-255        25574     20.17%     92.55% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::256-383         4765      3.76%     96.31% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::384-511         1531      1.21%     97.52% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::512-639          751      0.59%     98.11% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::640-767          520      0.41%     98.52% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::768-895          322      0.25%     98.77% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::896-1023          216      0.17%     98.94% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::1024-1151         1342      1.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::total       126801                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesRead              9310336                       # Total number of bytes read from DRAM
system.mem_ctrls0.dram.bytesWritten           4793792                       # Total number of bytes written to DRAM
system.mem_ctrls0.dram.avgRdBW              72.531260                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls0.dram.avgWrBW              37.345567                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls0.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.dram.busUtil                   0.57                       # Data bus utilization in percentage
system.mem_ctrls0.dram.busUtilRead               0.38                       # Data bus utilization in percentage for reads
system.mem_ctrls0.dram.busUtilWrite              0.19                       # Data bus utilization in percentage for writes
system.mem_ctrls0.dram.pageHitRate              42.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.dram.power_state.pwrStateResidencyTicks::UNDEFINED 128363081500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.dram.rank0.actEnergy   206024757.120015                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.dram.rank0.preEnergy   273898980.566380                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.dram.rank0.readEnergy  315822884.294346                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.dram.rank0.writeEnergy 142563511.776000                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.dram.rank0.refreshEnergy 22839335562.018993                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.dram.rank0.actBackEnergy 65678635680.935646                       # Energy for active background per rank (pJ)
system.mem_ctrls0.dram.rank0.preBackEnergy 33330479337.253864                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.dram.rank0.totalEnergy 122786760713.969391                       # Total energy per rank (pJ)
system.mem_ctrls0.dram.rank0.averagePower   956.558220                       # Core power per rank (mW)
system.mem_ctrls0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.dram.rank0.pwrStateTime::IDLE  50614207005                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::REF   5770100000                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT  71978774495                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.actEnergy   189442352.736014                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.dram.rank1.preEnergy   251861179.214386                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.dram.rank1.readEnergy  296086845.868751                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.dram.rank1.writeEnergy 138959114.111999                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.dram.rank1.refreshEnergy 22839335562.018993                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.dram.rank1.actBackEnergy 64414377466.583916                       # Energy for active background per rank (pJ)
system.mem_ctrls0.dram.rank1.preBackEnergy 34301886778.789921                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.dram.rank1.totalEnergy 122431949299.327347                       # Total energy per rank (pJ)
system.mem_ctrls0.dram.rank1.averagePower   953.794096                       # Core power per rank (mW)
system.mem_ctrls0.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.dram.rank1.pwrStateTime::IDLE  52127463494                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::REF   5770100000                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT  70465518006                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED 128363081500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.avgPriority_.writebacks::samples     74522.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu.inst::samples     23449.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu.data::samples    101869.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.l2.prefetcher::samples     18662.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.001426419652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds         4136                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds         4136                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState             390890                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState             70399                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     144633                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                     74523                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   144633                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                   74523                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                   653                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    1                       # Number of controller write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.avgRdQLen                      1.13                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     55.90                       # Average write queue length when enqueuing
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               144633                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6               74523                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 115050                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                  15608                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                   6246                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                   3858                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                   1997                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                    457                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                    285                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                    255                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                    209                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                     11                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     4                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                  3723                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                  3771                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                  4105                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                  4147                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                  4152                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                  4163                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                  4185                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                  4196                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                  4222                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                  4263                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                  4320                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                  4276                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                  4245                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                  4144                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                  4139                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                  4138                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                  4136                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::64                  4136                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::65                     9                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::66                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::67                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::68                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.rdPerTurnAround::samples         4136                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     34.810203                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    27.272129                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev   387.897919                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-511         4135     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24576-25087            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total         4136                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples         4136                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     18.005803                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.982116                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.941051                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16             372      8.99%      8.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              33      0.80%      9.79% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18            3291     79.57%     89.36% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             243      5.88%     95.24% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             108      2.61%     97.85% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21              51      1.23%     99.08% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22              20      0.48%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23               7      0.17%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::24               6      0.15%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::25               4      0.10%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::28               1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total         4136                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadWrQ                  41792                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesReadSys                9256512                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys             4769472                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBWSys                    72.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    37.16                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.totGap                 128354468000                       # Total gap between requests
system.mem_ctrls1.avgGap                    585676.27                       # Average gap between requests
system.mem_ctrls1.requestorReadBytes::.cpu.inst      1500736                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorReadBytes::.cpu.data      6519616                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorReadBytes::.l2.prefetcher      1194368                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorWriteBytes::.writebacks      4766208                       # Per-requestor bytes write to memory
system.mem_ctrls1.requestorReadRate::.cpu.inst 11691336.655859261751                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadRate::.cpu.data 50790429.178034335375                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadRate::.l2.prefetcher 9304606.792257476598                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorWriteRate::.writebacks 37130676.081502452493                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadAccesses::.cpu.inst        23450                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorReadAccesses::.cpu.data       102521                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorReadAccesses::.l2.prefetcher        18662                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorWriteAccesses::.writebacks        74523                       # Per-requestor write serviced memory accesses
system.mem_ctrls1.requestorReadTotalLat::.cpu.inst    800516388                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorReadTotalLat::.cpu.data   3555234769                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorReadTotalLat::.l2.prefetcher    671979635                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorWriteTotalLat::.writebacks 7043204351591                       # Per-requestor write total memory access latency
system.mem_ctrls1.requestorReadAvgLat::.cpu.inst     34137.16                       # Per-requestor read average memory access latency
system.mem_ctrls1.requestorReadAvgLat::.cpu.data     34678.11                       # Per-requestor read average memory access latency
system.mem_ctrls1.requestorReadAvgLat::.l2.prefetcher     36007.91                       # Per-requestor read average memory access latency
system.mem_ctrls1.requestorWriteAvgLat::.writebacks  94510477.99                       # Per-requestor write average memory access latency
system.mem_ctrls1.dram.bytes_read::.cpu.inst      1500800                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::.cpu.data      6561344                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::.l2.prefetcher      1194368                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::total      9256512                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_inst_read::.cpu.inst      1500800                       # Number of instructions bytes read from this memory
system.mem_ctrls1.dram.bytes_inst_read::total      1500800                       # Number of instructions bytes read from this memory
system.mem_ctrls1.dram.bytes_written::.writebacks      4769472                       # Number of bytes written to this memory
system.mem_ctrls1.dram.bytes_written::total      4769472                       # Number of bytes written to this memory
system.mem_ctrls1.dram.num_reads::.cpu.inst        23450                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::.cpu.data       102521                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::.l2.prefetcher        18662                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::total        144633                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_writes::.writebacks        74523                       # Number of write requests responded to by this memory
system.mem_ctrls1.dram.num_writes::total        74523                       # Number of write requests responded to by this memory
system.mem_ctrls1.dram.bw_read::.cpu.inst     11691835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::.cpu.data     51115507                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::.l2.prefetcher      9304607                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::total        72111949                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_inst_read::.cpu.inst     11691835                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_inst_read::total     11691835                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_write::.writebacks     37156104                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_write::total       37156104                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.writebacks     37156104                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.cpu.inst     11691835                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.cpu.data     51115507                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.l2.prefetcher      9304607                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::total      109268053                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.readBursts              143980                       # Number of DRAM read bursts
system.mem_ctrls1.dram.writeBursts              74472                       # Number of DRAM write bursts
system.mem_ctrls1.dram.perBankRdBursts::0         4703                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::1         4211                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::2         4527                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::3         4758                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::4         4997                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::5         5195                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::6         4915                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::7         4593                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::8         4935                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::9         4701                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::10         4568                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::11         4493                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::12         4392                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::13         4286                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::14         4411                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::15         4603                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::16         4645                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::17         4412                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::18         4475                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::19         4488                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::20         4584                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::21         4479                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::22         4708                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::23         4316                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::24         4187                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::25         4157                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::26         4175                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::27         3983                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::28         4197                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::29         4090                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::30         4103                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::31         4693                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::0         2493                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::1         2171                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::2         2341                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::3         2474                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::4         2604                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::5         2619                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::6         2704                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::7         2401                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::8         2534                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::9         2357                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::10         2286                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::11         2197                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::12         2232                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::13         1919                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::14         2008                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::15         2220                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::16         2243                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::17         2119                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::18         2207                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::19         2332                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::20         2361                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::21         2386                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::22         2486                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::23         2270                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::24         2287                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::25         2167                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::26         2256                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::27         2344                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::28         2386                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::29         2317                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::30         2279                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::31         2472                       # Per bank write bursts
system.mem_ctrls1.dram.totQLat             2509232632                       # Total ticks spent queuing
system.mem_ctrls1.dram.totBusLat            479741360                       # Total ticks spent in databus transfers
system.mem_ctrls1.dram.totMemAccLat        5027730792                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.dram.avgQLat               17427.65                       # Average queueing delay per DRAM burst
system.mem_ctrls1.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.dram.avgMemAccLat          34919.65                       # Average memory access latency per DRAM burst
system.mem_ctrls1.dram.readRowHits              67812                       # Number of row buffer hits during reads
system.mem_ctrls1.dram.writeRowHits             24589                       # Number of row buffer hits during writes
system.mem_ctrls1.dram.readRowHitRate           47.10                       # Row buffer hit rate for reads
system.mem_ctrls1.dram.writeRowHitRate          33.02                       # Row buffer hit rate for writes
system.mem_ctrls1.dram.bytesPerActivate::samples       126051                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::mean   110.914852                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::gmean    86.265435                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::stdev   132.680159                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::0-127        91458     72.56%     72.56% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::128-255        25265     20.04%     92.60% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::256-383         4704      3.73%     96.33% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::384-511         1527      1.21%     97.54% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::512-639          721      0.57%     98.12% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::640-767          512      0.41%     98.52% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::768-895          320      0.25%     98.78% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::896-1023          220      0.17%     98.95% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::1024-1151         1324      1.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::total       126051                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesRead              9214720                       # Total number of bytes read from DRAM
system.mem_ctrls1.dram.bytesWritten           4766208                       # Total number of bytes written to DRAM
system.mem_ctrls1.dram.avgRdBW              71.786373                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls1.dram.avgWrBW              37.130676                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls1.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.dram.busUtil                   0.57                       # Data bus utilization in percentage
system.mem_ctrls1.dram.busUtilRead               0.37                       # Data bus utilization in percentage for reads
system.mem_ctrls1.dram.busUtilWrite              0.19                       # Data bus utilization in percentage for writes
system.mem_ctrls1.dram.pageHitRate              42.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.dram.power_state.pwrStateResidencyTicks::UNDEFINED 128363081500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.dram.rank0.actEnergy   204424837.344015                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.dram.rank0.preEnergy   271780200.417581                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.dram.rank0.readEnergy  312478862.438347                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.dram.rank0.writeEnergy 141169109.759999                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.dram.rank0.refreshEnergy 22839335562.018993                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.dram.rank0.actBackEnergy 65560904160.388672                       # Energy for active background per rank (pJ)
system.mem_ctrls1.dram.rank0.preBackEnergy 33420939714.623505                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.dram.rank0.totalEnergy 122751032446.995148                       # Total energy per rank (pJ)
system.mem_ctrls1.dram.rank0.averagePower   956.279882                       # Core power per rank (mW)
system.mem_ctrls1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.dram.rank0.pwrStateTime::IDLE  50751642704                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::REF   5770100000                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT  71841338796                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.actEnergy   188696971.008014                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.dram.rank1.preEnergy   250870203.763185                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.dram.rank1.readEnergy  293146630.425552                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.dram.rank1.writeEnergy 138733604.351999                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.dram.rank1.refreshEnergy 22839335562.018993                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.dram.rank1.actBackEnergy 64200123282.551941                       # Energy for active background per rank (pJ)
system.mem_ctrls1.dram.rank1.preBackEnergy 34466511462.565872                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.dram.rank1.totalEnergy 122377417716.688614                       # Total energy per rank (pJ)
system.mem_ctrls1.dram.rank1.averagePower   953.369273                       # Core power per rank (mW)
system.mem_ctrls1.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.dram.rank1.pwrStateTime::IDLE  52379158159                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::REF   5770100000                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT  70213823341                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED 128363081500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             148599                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       149483                       # Transaction distribution
system.membus.trans_dist::CleanEvict            75720                       # Transaction distribution
system.membus.trans_dist::ReadExReq            142143                       # Transaction distribution
system.membus.trans_dist::ReadExResp           142143                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        148599                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls0.port       405557                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls1.port       401130                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       806687                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 806687                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls0.port     14148416                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls1.port     14025984                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     28174400                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                28174400                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            290742                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  290742    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              290742                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 128363081500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer4.occupancy           594386907                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.5                       # Layer utilization (%)
system.membus.reqLayer5.occupancy           588028548                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1545974193                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp          14519514                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3289726                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     12538033                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           78373                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            59849                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              87                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             87                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1159547                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1159547                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      10585891                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3933623                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     31756500                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     15279521                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              47036021                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port   1354918976                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    651915328                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total             2006834304                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          288256                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9602176                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         15966853                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.005679                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.075155                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               15876199     99.43%     99.43% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  90639      0.57%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     15      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           15966853                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 128363081500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        31356988000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             24.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       15902862352                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization            12.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7656444641                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
