Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Sat Jun 19 12:49:56 2021
| Host             : DESKTOP-JGEC92R running 64-bit major release  (build 9200)
| Command          : report_power -file Injector_Characterization_wrapper_power_routed.rpt -pb Injector_Characterization_wrapper_power_summary_routed.pb -rpx Injector_Characterization_wrapper_power_routed.rpx
| Design           : Injector_Characterization_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.795        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.670        |
| Device Static (W)        | 0.126        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 64.3         |
| Junction Temperature (C) | 45.7         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.009 |        6 |       --- |             --- |
| Slice Logic             |     0.004 |     3257 |       --- |             --- |
|   LUT as Logic          |     0.003 |     1137 |     17600 |            6.46 |
|   Register              |    <0.001 |     1520 |     35200 |            4.32 |
|   CARRY4                |    <0.001 |       78 |      4400 |            1.77 |
|   LUT as Shift Register |    <0.001 |       31 |      6000 |            0.52 |
|   Others                |     0.000 |      250 |       --- |             --- |
| Signals                 |     0.006 |     2398 |       --- |             --- |
| Block RAM               |     0.036 |       32 |        60 |           53.33 |
| MMCM                    |     0.106 |        1 |         2 |           50.00 |
| I/O                     |    <0.001 |        4 |       100 |            4.00 |
| PS7                     |     1.509 |        1 |       --- |             --- |
| Static Power            |     0.126 |          |           |                 |
| Total                   |     1.795 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.061 |       0.052 |      0.008 |
| Vccaux    |       1.800 |     0.067 |       0.059 |      0.008 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.006 |       0.003 |      0.003 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.740 |       0.708 |      0.031 |
| Vccpaux   |       1.800 |     0.060 |       0.049 |      0.010 |
| Vccpll    |       1.800 |     0.018 |       0.015 |      0.003 |
| Vcco_ddr  |       1.500 |     0.458 |       0.456 |      0.002 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.001 |       0.000 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------------------------------------------+-------------------------------------------------------------------------------------------+-----------------+
| Clock                                          | Domain                                                                                    | Constraint (ns) |
+------------------------------------------------+-------------------------------------------------------------------------------------------+-----------------+
| clk_fpga_0                                     | Injector_Characterization_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]              |            10.0 |
| clk_out1_Injector_Characterization_clk_wiz_0_0 | Injector_Characterization_i/clk_wiz_0/inst/clk_out1_Injector_Characterization_clk_wiz_0_0 |            10.0 |
| clkfbout_Injector_Characterization_clk_wiz_0_0 | Injector_Characterization_i/clk_wiz_0/inst/clkfbout_Injector_Characterization_clk_wiz_0_0 |             8.0 |
| sys_clock                                      | sys_clock                                                                                 |             8.0 |
+------------------------------------------------+-------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------------------+-----------+
| Name                                                         | Power (W) |
+--------------------------------------------------------------+-----------+
| Injector_Characterization_wrapper                            |     1.670 |
|   Injector_Characterization_i                                |     1.670 |
|     AXI_Injector_0                                           |     0.044 |
|       U0                                                     |     0.044 |
|         TestMultiReg_v1_0_S00_AXI_inst                       |     0.044 |
|           fifo_inst                                          |     0.042 |
|             xpm_fifo_async_inst                              |     0.042 |
|               gnuram_async_fifo.xpm_fifo_base_inst           |     0.042 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                |    <0.001 |
|                 gen_cdc_pntr.rpw_gray_reg                    |    <0.001 |
|                 gen_cdc_pntr.wpr_gray_reg                    |    <0.001 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                |    <0.001 |
|                 gen_sdpram.xpm_memory_base_inst              |     0.037 |
|                 rdp_inst                                     |     0.001 |
|                 rdpp1_inst                                   |    <0.001 |
|                 rst_d1_inst                                  |    <0.001 |
|                 wrp_inst                                     |    <0.001 |
|                 wrpp1_inst                                   |    <0.001 |
|                 wrpp2_inst                                   |    <0.001 |
|                 xpm_fifo_rst_inst                            |    <0.001 |
|                   gen_rst_ic.rrst_wr_inst                    |    <0.001 |
|                   gen_rst_ic.wrst_rd_inst                    |    <0.001 |
|     InterruptGenerator_0                                     |    <0.001 |
|       U0                                                     |    <0.001 |
|         InterruptMultiReg_v1_0_S_AXI_INTR_inst               |    <0.001 |
|     axi_interconnect_0                                       |     0.009 |
|       m01_couplers                                           |     0.004 |
|         auto_pc                                              |     0.004 |
|           inst                                               |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s             |     0.004 |
|               RD.ar_channel_0                                |     0.001 |
|                 ar_cmd_fsm_0                                 |    <0.001 |
|                 cmd_translator_0                             |    <0.001 |
|                   incr_cmd_0                                 |    <0.001 |
|                   wrap_cmd_0                                 |    <0.001 |
|               RD.r_channel_0                                 |    <0.001 |
|                 rd_data_fifo_0                               |    <0.001 |
|                 transaction_fifo_0                           |    <0.001 |
|               SI_REG                                         |     0.001 |
|                 ar.ar_pipe                                   |    <0.001 |
|                 aw.aw_pipe                                   |    <0.001 |
|                 b.b_pipe                                     |    <0.001 |
|                 r.r_pipe                                     |    <0.001 |
|               WR.aw_channel_0                                |     0.001 |
|                 aw_cmd_fsm_0                                 |    <0.001 |
|                 cmd_translator_0                             |    <0.001 |
|                   incr_cmd_0                                 |    <0.001 |
|                   wrap_cmd_0                                 |    <0.001 |
|               WR.b_channel_0                                 |    <0.001 |
|                 bid_fifo_0                                   |    <0.001 |
|                 bresp_fifo_0                                 |    <0.001 |
|       s00_couplers                                           |     0.000 |
|         auto_pc                                              |     0.000 |
|           inst                                               |     0.000 |
|       xbar                                                   |     0.005 |
|         inst                                                 |     0.005 |
|           gen_samd.crossbar_samd                             |     0.005 |
|             addr_arbiter_ar                                  |    <0.001 |
|             addr_arbiter_aw                                  |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst               |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                 |    <0.001 |
|               b.b_pipe                                       |    <0.001 |
|               r.r_pipe                                       |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                 |    <0.001 |
|               b.b_pipe                                       |    <0.001 |
|               r.r_pipe                                       |    <0.001 |
|             gen_master_slots[2].reg_slice_mi                 |    <0.001 |
|               b.b_pipe                                       |    <0.001 |
|               r.r_pipe                                       |    <0.001 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar  |     0.001 |
|               gen_multi_thread.arbiter_resp_inst             |    <0.001 |
|             gen_slave_slots[0].gen_si_write.si_transactor_aw |     0.001 |
|               gen_multi_thread.arbiter_resp_inst             |    <0.001 |
|             gen_slave_slots[0].gen_si_write.splitter_aw_si   |    <0.001 |
|             gen_slave_slots[0].gen_si_write.wdata_router_w   |    <0.001 |
|               wrouter_aw_fifo                                |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1               |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1               |    <0.001 |
|             splitter_aw_mi                                   |    <0.001 |
|     clk_wiz_0                                                |     0.107 |
|       inst                                                   |     0.107 |
|     processing_system7_0                                     |     1.509 |
|       inst                                                   |     1.509 |
|     rst_ps7_0_100M                                           |    <0.001 |
|       U0                                                     |    <0.001 |
|         EXT_LPF                                              |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                          |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                          |    <0.001 |
|         SEQ                                                  |    <0.001 |
|           SEQ_COUNTER                                        |    <0.001 |
|     util_reduced_logic_0                                     |    <0.001 |
|       inst                                                   |    <0.001 |
+--------------------------------------------------------------+-----------+


