
zad3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009324  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000484  080094b8  080094b8  0000a4b8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800993c  0800993c  0000b1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800993c  0800993c  0000a93c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009944  08009944  0000b1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009944  08009944  0000a944  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009948  08009948  0000a948  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800994c  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000025c  200001d4  08009b20  0000b1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000430  08009b20  0000b430  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000da71  00000000  00000000  0000b204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002272  00000000  00000000  00018c75  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c18  00000000  00000000  0001aee8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000930  00000000  00000000  0001bb00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027483  00000000  00000000  0001c430  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f3f0  00000000  00000000  000438b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ebafd  00000000  00000000  00052ca3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013e7a0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000045a0  00000000  00000000  0013e7e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000077  00000000  00000000  00142d84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d4 	.word	0x200001d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800949c 	.word	0x0800949c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d8 	.word	0x200001d8
 80001cc:	0800949c 	.word	0x0800949c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9be 	b.w	800101c <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	@ (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	@ (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	468e      	mov	lr, r1
 8000d2c:	4604      	mov	r4, r0
 8000d2e:	4688      	mov	r8, r1
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d14a      	bne.n	8000dca <__udivmoddi4+0xa6>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4617      	mov	r7, r2
 8000d38:	d962      	bls.n	8000e00 <__udivmoddi4+0xdc>
 8000d3a:	fab2 f682 	clz	r6, r2
 8000d3e:	b14e      	cbz	r6, 8000d54 <__udivmoddi4+0x30>
 8000d40:	f1c6 0320 	rsb	r3, r6, #32
 8000d44:	fa01 f806 	lsl.w	r8, r1, r6
 8000d48:	fa20 f303 	lsr.w	r3, r0, r3
 8000d4c:	40b7      	lsls	r7, r6
 8000d4e:	ea43 0808 	orr.w	r8, r3, r8
 8000d52:	40b4      	lsls	r4, r6
 8000d54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d58:	fa1f fc87 	uxth.w	ip, r7
 8000d5c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d60:	0c23      	lsrs	r3, r4, #16
 8000d62:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d66:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d6a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d6e:	429a      	cmp	r2, r3
 8000d70:	d909      	bls.n	8000d86 <__udivmoddi4+0x62>
 8000d72:	18fb      	adds	r3, r7, r3
 8000d74:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d78:	f080 80ea 	bcs.w	8000f50 <__udivmoddi4+0x22c>
 8000d7c:	429a      	cmp	r2, r3
 8000d7e:	f240 80e7 	bls.w	8000f50 <__udivmoddi4+0x22c>
 8000d82:	3902      	subs	r1, #2
 8000d84:	443b      	add	r3, r7
 8000d86:	1a9a      	subs	r2, r3, r2
 8000d88:	b2a3      	uxth	r3, r4
 8000d8a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d8e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d92:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d96:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d9a:	459c      	cmp	ip, r3
 8000d9c:	d909      	bls.n	8000db2 <__udivmoddi4+0x8e>
 8000d9e:	18fb      	adds	r3, r7, r3
 8000da0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000da4:	f080 80d6 	bcs.w	8000f54 <__udivmoddi4+0x230>
 8000da8:	459c      	cmp	ip, r3
 8000daa:	f240 80d3 	bls.w	8000f54 <__udivmoddi4+0x230>
 8000dae:	443b      	add	r3, r7
 8000db0:	3802      	subs	r0, #2
 8000db2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000db6:	eba3 030c 	sub.w	r3, r3, ip
 8000dba:	2100      	movs	r1, #0
 8000dbc:	b11d      	cbz	r5, 8000dc6 <__udivmoddi4+0xa2>
 8000dbe:	40f3      	lsrs	r3, r6
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	428b      	cmp	r3, r1
 8000dcc:	d905      	bls.n	8000dda <__udivmoddi4+0xb6>
 8000dce:	b10d      	cbz	r5, 8000dd4 <__udivmoddi4+0xb0>
 8000dd0:	e9c5 0100 	strd	r0, r1, [r5]
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	4608      	mov	r0, r1
 8000dd8:	e7f5      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000dda:	fab3 f183 	clz	r1, r3
 8000dde:	2900      	cmp	r1, #0
 8000de0:	d146      	bne.n	8000e70 <__udivmoddi4+0x14c>
 8000de2:	4573      	cmp	r3, lr
 8000de4:	d302      	bcc.n	8000dec <__udivmoddi4+0xc8>
 8000de6:	4282      	cmp	r2, r0
 8000de8:	f200 8105 	bhi.w	8000ff6 <__udivmoddi4+0x2d2>
 8000dec:	1a84      	subs	r4, r0, r2
 8000dee:	eb6e 0203 	sbc.w	r2, lr, r3
 8000df2:	2001      	movs	r0, #1
 8000df4:	4690      	mov	r8, r2
 8000df6:	2d00      	cmp	r5, #0
 8000df8:	d0e5      	beq.n	8000dc6 <__udivmoddi4+0xa2>
 8000dfa:	e9c5 4800 	strd	r4, r8, [r5]
 8000dfe:	e7e2      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000e00:	2a00      	cmp	r2, #0
 8000e02:	f000 8090 	beq.w	8000f26 <__udivmoddi4+0x202>
 8000e06:	fab2 f682 	clz	r6, r2
 8000e0a:	2e00      	cmp	r6, #0
 8000e0c:	f040 80a4 	bne.w	8000f58 <__udivmoddi4+0x234>
 8000e10:	1a8a      	subs	r2, r1, r2
 8000e12:	0c03      	lsrs	r3, r0, #16
 8000e14:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e18:	b280      	uxth	r0, r0
 8000e1a:	b2bc      	uxth	r4, r7
 8000e1c:	2101      	movs	r1, #1
 8000e1e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e22:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e2a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e2e:	429a      	cmp	r2, r3
 8000e30:	d907      	bls.n	8000e42 <__udivmoddi4+0x11e>
 8000e32:	18fb      	adds	r3, r7, r3
 8000e34:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e38:	d202      	bcs.n	8000e40 <__udivmoddi4+0x11c>
 8000e3a:	429a      	cmp	r2, r3
 8000e3c:	f200 80e0 	bhi.w	8001000 <__udivmoddi4+0x2dc>
 8000e40:	46c4      	mov	ip, r8
 8000e42:	1a9b      	subs	r3, r3, r2
 8000e44:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e48:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e4c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e50:	fb02 f404 	mul.w	r4, r2, r4
 8000e54:	429c      	cmp	r4, r3
 8000e56:	d907      	bls.n	8000e68 <__udivmoddi4+0x144>
 8000e58:	18fb      	adds	r3, r7, r3
 8000e5a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e5e:	d202      	bcs.n	8000e66 <__udivmoddi4+0x142>
 8000e60:	429c      	cmp	r4, r3
 8000e62:	f200 80ca 	bhi.w	8000ffa <__udivmoddi4+0x2d6>
 8000e66:	4602      	mov	r2, r0
 8000e68:	1b1b      	subs	r3, r3, r4
 8000e6a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e6e:	e7a5      	b.n	8000dbc <__udivmoddi4+0x98>
 8000e70:	f1c1 0620 	rsb	r6, r1, #32
 8000e74:	408b      	lsls	r3, r1
 8000e76:	fa22 f706 	lsr.w	r7, r2, r6
 8000e7a:	431f      	orrs	r7, r3
 8000e7c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e80:	fa20 f306 	lsr.w	r3, r0, r6
 8000e84:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e88:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e8c:	4323      	orrs	r3, r4
 8000e8e:	fa00 f801 	lsl.w	r8, r0, r1
 8000e92:	fa1f fc87 	uxth.w	ip, r7
 8000e96:	fbbe f0f9 	udiv	r0, lr, r9
 8000e9a:	0c1c      	lsrs	r4, r3, #16
 8000e9c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ea0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ea4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ea8:	45a6      	cmp	lr, r4
 8000eaa:	fa02 f201 	lsl.w	r2, r2, r1
 8000eae:	d909      	bls.n	8000ec4 <__udivmoddi4+0x1a0>
 8000eb0:	193c      	adds	r4, r7, r4
 8000eb2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000eb6:	f080 809c 	bcs.w	8000ff2 <__udivmoddi4+0x2ce>
 8000eba:	45a6      	cmp	lr, r4
 8000ebc:	f240 8099 	bls.w	8000ff2 <__udivmoddi4+0x2ce>
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	443c      	add	r4, r7
 8000ec4:	eba4 040e 	sub.w	r4, r4, lr
 8000ec8:	fa1f fe83 	uxth.w	lr, r3
 8000ecc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ed0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ed4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ed8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000edc:	45a4      	cmp	ip, r4
 8000ede:	d908      	bls.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ee0:	193c      	adds	r4, r7, r4
 8000ee2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000ee6:	f080 8082 	bcs.w	8000fee <__udivmoddi4+0x2ca>
 8000eea:	45a4      	cmp	ip, r4
 8000eec:	d97f      	bls.n	8000fee <__udivmoddi4+0x2ca>
 8000eee:	3b02      	subs	r3, #2
 8000ef0:	443c      	add	r4, r7
 8000ef2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000ef6:	eba4 040c 	sub.w	r4, r4, ip
 8000efa:	fba0 ec02 	umull	lr, ip, r0, r2
 8000efe:	4564      	cmp	r4, ip
 8000f00:	4673      	mov	r3, lr
 8000f02:	46e1      	mov	r9, ip
 8000f04:	d362      	bcc.n	8000fcc <__udivmoddi4+0x2a8>
 8000f06:	d05f      	beq.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f08:	b15d      	cbz	r5, 8000f22 <__udivmoddi4+0x1fe>
 8000f0a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f0e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f12:	fa04 f606 	lsl.w	r6, r4, r6
 8000f16:	fa22 f301 	lsr.w	r3, r2, r1
 8000f1a:	431e      	orrs	r6, r3
 8000f1c:	40cc      	lsrs	r4, r1
 8000f1e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f22:	2100      	movs	r1, #0
 8000f24:	e74f      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000f26:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f2a:	0c01      	lsrs	r1, r0, #16
 8000f2c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f30:	b280      	uxth	r0, r0
 8000f32:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f36:	463b      	mov	r3, r7
 8000f38:	4638      	mov	r0, r7
 8000f3a:	463c      	mov	r4, r7
 8000f3c:	46b8      	mov	r8, r7
 8000f3e:	46be      	mov	lr, r7
 8000f40:	2620      	movs	r6, #32
 8000f42:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f46:	eba2 0208 	sub.w	r2, r2, r8
 8000f4a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f4e:	e766      	b.n	8000e1e <__udivmoddi4+0xfa>
 8000f50:	4601      	mov	r1, r0
 8000f52:	e718      	b.n	8000d86 <__udivmoddi4+0x62>
 8000f54:	4610      	mov	r0, r2
 8000f56:	e72c      	b.n	8000db2 <__udivmoddi4+0x8e>
 8000f58:	f1c6 0220 	rsb	r2, r6, #32
 8000f5c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f60:	40b7      	lsls	r7, r6
 8000f62:	40b1      	lsls	r1, r6
 8000f64:	fa20 f202 	lsr.w	r2, r0, r2
 8000f68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f6c:	430a      	orrs	r2, r1
 8000f6e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f72:	b2bc      	uxth	r4, r7
 8000f74:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f78:	0c11      	lsrs	r1, r2, #16
 8000f7a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f7e:	fb08 f904 	mul.w	r9, r8, r4
 8000f82:	40b0      	lsls	r0, r6
 8000f84:	4589      	cmp	r9, r1
 8000f86:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f8a:	b280      	uxth	r0, r0
 8000f8c:	d93e      	bls.n	800100c <__udivmoddi4+0x2e8>
 8000f8e:	1879      	adds	r1, r7, r1
 8000f90:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f94:	d201      	bcs.n	8000f9a <__udivmoddi4+0x276>
 8000f96:	4589      	cmp	r9, r1
 8000f98:	d81f      	bhi.n	8000fda <__udivmoddi4+0x2b6>
 8000f9a:	eba1 0109 	sub.w	r1, r1, r9
 8000f9e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fa2:	fb09 f804 	mul.w	r8, r9, r4
 8000fa6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000faa:	b292      	uxth	r2, r2
 8000fac:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fb0:	4542      	cmp	r2, r8
 8000fb2:	d229      	bcs.n	8001008 <__udivmoddi4+0x2e4>
 8000fb4:	18ba      	adds	r2, r7, r2
 8000fb6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fba:	d2c4      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fbc:	4542      	cmp	r2, r8
 8000fbe:	d2c2      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fc0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fc4:	443a      	add	r2, r7
 8000fc6:	e7be      	b.n	8000f46 <__udivmoddi4+0x222>
 8000fc8:	45f0      	cmp	r8, lr
 8000fca:	d29d      	bcs.n	8000f08 <__udivmoddi4+0x1e4>
 8000fcc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fd0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fd4:	3801      	subs	r0, #1
 8000fd6:	46e1      	mov	r9, ip
 8000fd8:	e796      	b.n	8000f08 <__udivmoddi4+0x1e4>
 8000fda:	eba7 0909 	sub.w	r9, r7, r9
 8000fde:	4449      	add	r1, r9
 8000fe0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000fe4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fe8:	fb09 f804 	mul.w	r8, r9, r4
 8000fec:	e7db      	b.n	8000fa6 <__udivmoddi4+0x282>
 8000fee:	4673      	mov	r3, lr
 8000ff0:	e77f      	b.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ff2:	4650      	mov	r0, sl
 8000ff4:	e766      	b.n	8000ec4 <__udivmoddi4+0x1a0>
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	e6fd      	b.n	8000df6 <__udivmoddi4+0xd2>
 8000ffa:	443b      	add	r3, r7
 8000ffc:	3a02      	subs	r2, #2
 8000ffe:	e733      	b.n	8000e68 <__udivmoddi4+0x144>
 8001000:	f1ac 0c02 	sub.w	ip, ip, #2
 8001004:	443b      	add	r3, r7
 8001006:	e71c      	b.n	8000e42 <__udivmoddi4+0x11e>
 8001008:	4649      	mov	r1, r9
 800100a:	e79c      	b.n	8000f46 <__udivmoddi4+0x222>
 800100c:	eba1 0109 	sub.w	r1, r1, r9
 8001010:	46c4      	mov	ip, r8
 8001012:	fbb1 f9fe 	udiv	r9, r1, lr
 8001016:	fb09 f804 	mul.w	r8, r9, r4
 800101a:	e7c4      	b.n	8000fa6 <__udivmoddi4+0x282>

0800101c <__aeabi_idiv0>:
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop

08001020 <BMP280_ReadReg>:
#define BMP_ID         		0xD0

#define BMP280_SPI_READ 	0x80
#define BMP280_SPI_WRITE	0x7F

uint8_t BMP280_ReadReg(BMP280* bmp, uint8_t reg) {
 8001020:	b580      	push	{r7, lr}
 8001022:	b086      	sub	sp, #24
 8001024:	af02      	add	r7, sp, #8
 8001026:	6078      	str	r0, [r7, #4]
 8001028:	460b      	mov	r3, r1
 800102a:	70fb      	strb	r3, [r7, #3]
      uint8_t tx[2];
      uint8_t rx[2];

      tx[0] = reg | BMP280_SPI_READ;
 800102c:	78fb      	ldrb	r3, [r7, #3]
 800102e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001032:	b2db      	uxtb	r3, r3
 8001034:	733b      	strb	r3, [r7, #12]
      tx[1] = 0x00;
 8001036:	2300      	movs	r3, #0
 8001038:	737b      	strb	r3, [r7, #13]

      HAL_GPIO_WritePin(bmp->cs.port, bmp->cs.pin, GPIO_PIN_RESET);
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	6858      	ldr	r0, [r3, #4]
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	891b      	ldrh	r3, [r3, #8]
 8001042:	2200      	movs	r2, #0
 8001044:	4619      	mov	r1, r3
 8001046:	f001 f82f 	bl	80020a8 <HAL_GPIO_WritePin>
      HAL_SPI_TransmitReceive(bmp->spi, tx, rx, 2, HAL_MAX_DELAY);
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	6818      	ldr	r0, [r3, #0]
 800104e:	f107 0208 	add.w	r2, r7, #8
 8001052:	f107 010c 	add.w	r1, r7, #12
 8001056:	f04f 33ff 	mov.w	r3, #4294967295
 800105a:	9300      	str	r3, [sp, #0]
 800105c:	2302      	movs	r3, #2
 800105e:	f002 fd74 	bl	8003b4a <HAL_SPI_TransmitReceive>
      HAL_GPIO_WritePin(bmp->cs.port, bmp->cs.pin, GPIO_PIN_SET);
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	6858      	ldr	r0, [r3, #4]
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	891b      	ldrh	r3, [r3, #8]
 800106a:	2201      	movs	r2, #1
 800106c:	4619      	mov	r1, r3
 800106e:	f001 f81b 	bl	80020a8 <HAL_GPIO_WritePin>

      return rx[1];
 8001072:	7a7b      	ldrb	r3, [r7, #9]
}
 8001074:	4618      	mov	r0, r3
 8001076:	3710      	adds	r7, #16
 8001078:	46bd      	mov	sp, r7
 800107a:	bd80      	pop	{r7, pc}

0800107c <BMP280_WriteReg>:

void BMP280_WriteReg(BMP280* bmp, uint8_t reg, uint8_t value) {
 800107c:	b580      	push	{r7, lr}
 800107e:	b084      	sub	sp, #16
 8001080:	af00      	add	r7, sp, #0
 8001082:	6078      	str	r0, [r7, #4]
 8001084:	460b      	mov	r3, r1
 8001086:	70fb      	strb	r3, [r7, #3]
 8001088:	4613      	mov	r3, r2
 800108a:	70bb      	strb	r3, [r7, #2]
      uint8_t tx[2];

      tx[0] = reg & BMP280_SPI_WRITE;
 800108c:	78fb      	ldrb	r3, [r7, #3]
 800108e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001092:	b2db      	uxtb	r3, r3
 8001094:	733b      	strb	r3, [r7, #12]
      tx[1] = value;
 8001096:	78bb      	ldrb	r3, [r7, #2]
 8001098:	737b      	strb	r3, [r7, #13]

      HAL_GPIO_WritePin(bmp->cs.port, bmp->cs.pin, GPIO_PIN_RESET);
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	6858      	ldr	r0, [r3, #4]
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	891b      	ldrh	r3, [r3, #8]
 80010a2:	2200      	movs	r2, #0
 80010a4:	4619      	mov	r1, r3
 80010a6:	f000 ffff 	bl	80020a8 <HAL_GPIO_WritePin>
      HAL_SPI_Transmit(bmp->spi, tx, 2, HAL_MAX_DELAY);
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	6818      	ldr	r0, [r3, #0]
 80010ae:	f107 010c 	add.w	r1, r7, #12
 80010b2:	f04f 33ff 	mov.w	r3, #4294967295
 80010b6:	2202      	movs	r2, #2
 80010b8:	f002 fbd1 	bl	800385e <HAL_SPI_Transmit>
      HAL_GPIO_WritePin(bmp->cs.port, bmp->cs.pin, GPIO_PIN_SET);
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	6858      	ldr	r0, [r3, #4]
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	891b      	ldrh	r3, [r3, #8]
 80010c4:	2201      	movs	r2, #1
 80010c6:	4619      	mov	r1, r3
 80010c8:	f000 ffee 	bl	80020a8 <HAL_GPIO_WritePin>
}
 80010cc:	bf00      	nop
 80010ce:	3710      	adds	r7, #16
 80010d0:	46bd      	mov	sp, r7
 80010d2:	bd80      	pop	{r7, pc}

080010d4 <BMP280_setSleep_mode>:


void BMP280_setSleep_mode(BMP280* bmp)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b082      	sub	sp, #8
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
	BMP280_WriteReg(bmp, BMP_CTRL_MEAS, 0x00);
 80010dc:	2200      	movs	r2, #0
 80010de:	21f4      	movs	r1, #244	@ 0xf4
 80010e0:	6878      	ldr	r0, [r7, #4]
 80010e2:	f7ff ffcb 	bl	800107c <BMP280_WriteReg>
}
 80010e6:	bf00      	nop
 80010e8:	3708      	adds	r7, #8
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}

080010ee <BMP280_setStandard_mode>:

void BMP280_setStandard_mode(BMP280* bmp)
{
 80010ee:	b580      	push	{r7, lr}
 80010f0:	b082      	sub	sp, #8
 80010f2:	af00      	add	r7, sp, #0
 80010f4:	6078      	str	r0, [r7, #4]
	BMP280_WriteReg(bmp, BMP_CTRL_MEAS, 0x4B);
 80010f6:	224b      	movs	r2, #75	@ 0x4b
 80010f8:	21f4      	movs	r1, #244	@ 0xf4
 80010fa:	6878      	ldr	r0, [r7, #4]
 80010fc:	f7ff ffbe 	bl	800107c <BMP280_WriteReg>
}
 8001100:	bf00      	nop
 8001102:	3708      	adds	r7, #8
 8001104:	46bd      	mov	sp, r7
 8001106:	bd80      	pop	{r7, pc}

08001108 <BMP280_setPeriod_oneSecond_wihoutFiler>:

void BMP280_setPeriod_oneSecond_wihoutFiler(BMP280* bmp)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b082      	sub	sp, #8
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]
	BMP280_WriteReg(bmp, BMP_CONFIG, 0xA0);
 8001110:	22a0      	movs	r2, #160	@ 0xa0
 8001112:	21f5      	movs	r1, #245	@ 0xf5
 8001114:	6878      	ldr	r0, [r7, #4]
 8001116:	f7ff ffb1 	bl	800107c <BMP280_WriteReg>
}
 800111a:	bf00      	nop
 800111c:	3708      	adds	r7, #8
 800111e:	46bd      	mov	sp, r7
 8001120:	bd80      	pop	{r7, pc}

08001122 <BMP280_readCalibration>:

void BMP280_readCalibration(BMP280* bmp)
{
 8001122:	b580      	push	{r7, lr}
 8001124:	b084      	sub	sp, #16
 8001126:	af00      	add	r7, sp, #0
 8001128:	6078      	str	r0, [r7, #4]
    uint8_t lsb, msb;

    lsb = BMP280_ReadReg(bmp, 0x88);
 800112a:	2188      	movs	r1, #136	@ 0x88
 800112c:	6878      	ldr	r0, [r7, #4]
 800112e:	f7ff ff77 	bl	8001020 <BMP280_ReadReg>
 8001132:	4603      	mov	r3, r0
 8001134:	73fb      	strb	r3, [r7, #15]
    msb = BMP280_ReadReg(bmp, 0x89);
 8001136:	2189      	movs	r1, #137	@ 0x89
 8001138:	6878      	ldr	r0, [r7, #4]
 800113a:	f7ff ff71 	bl	8001020 <BMP280_ReadReg>
 800113e:	4603      	mov	r3, r0
 8001140:	73bb      	strb	r3, [r7, #14]

    bmp->dig_T[0] = (uint16_t)(msb << 8 | lsb);
 8001142:	7bbb      	ldrb	r3, [r7, #14]
 8001144:	b21b      	sxth	r3, r3
 8001146:	021b      	lsls	r3, r3, #8
 8001148:	b21a      	sxth	r2, r3
 800114a:	7bfb      	ldrb	r3, [r7, #15]
 800114c:	b21b      	sxth	r3, r3
 800114e:	4313      	orrs	r3, r2
 8001150:	b21b      	sxth	r3, r3
 8001152:	b29a      	uxth	r2, r3
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	819a      	strh	r2, [r3, #12]

    lsb = BMP280_ReadReg(bmp, 0x8A);
 8001158:	218a      	movs	r1, #138	@ 0x8a
 800115a:	6878      	ldr	r0, [r7, #4]
 800115c:	f7ff ff60 	bl	8001020 <BMP280_ReadReg>
 8001160:	4603      	mov	r3, r0
 8001162:	73fb      	strb	r3, [r7, #15]
    msb = BMP280_ReadReg(bmp, 0x8B);
 8001164:	218b      	movs	r1, #139	@ 0x8b
 8001166:	6878      	ldr	r0, [r7, #4]
 8001168:	f7ff ff5a 	bl	8001020 <BMP280_ReadReg>
 800116c:	4603      	mov	r3, r0
 800116e:	73bb      	strb	r3, [r7, #14]
    bmp->dig_T[1] = (int16_t)(msb << 8 | lsb);
 8001170:	7bbb      	ldrb	r3, [r7, #14]
 8001172:	b21b      	sxth	r3, r3
 8001174:	021b      	lsls	r3, r3, #8
 8001176:	b21a      	sxth	r2, r3
 8001178:	7bfb      	ldrb	r3, [r7, #15]
 800117a:	b21b      	sxth	r3, r3
 800117c:	4313      	orrs	r3, r2
 800117e:	b21b      	sxth	r3, r3
 8001180:	b29a      	uxth	r2, r3
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	81da      	strh	r2, [r3, #14]

    lsb = BMP280_ReadReg(bmp, 0x8C);
 8001186:	218c      	movs	r1, #140	@ 0x8c
 8001188:	6878      	ldr	r0, [r7, #4]
 800118a:	f7ff ff49 	bl	8001020 <BMP280_ReadReg>
 800118e:	4603      	mov	r3, r0
 8001190:	73fb      	strb	r3, [r7, #15]
    msb = BMP280_ReadReg(bmp, 0x8D);
 8001192:	218d      	movs	r1, #141	@ 0x8d
 8001194:	6878      	ldr	r0, [r7, #4]
 8001196:	f7ff ff43 	bl	8001020 <BMP280_ReadReg>
 800119a:	4603      	mov	r3, r0
 800119c:	73bb      	strb	r3, [r7, #14]
    bmp->dig_T[2] = (int16_t)(msb << 8 | lsb);
 800119e:	7bbb      	ldrb	r3, [r7, #14]
 80011a0:	b21b      	sxth	r3, r3
 80011a2:	021b      	lsls	r3, r3, #8
 80011a4:	b21a      	sxth	r2, r3
 80011a6:	7bfb      	ldrb	r3, [r7, #15]
 80011a8:	b21b      	sxth	r3, r3
 80011aa:	4313      	orrs	r3, r2
 80011ac:	b21b      	sxth	r3, r3
 80011ae:	b29a      	uxth	r2, r3
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	821a      	strh	r2, [r3, #16]
}
 80011b4:	bf00      	nop
 80011b6:	3710      	adds	r7, #16
 80011b8:	46bd      	mov	sp, r7
 80011ba:	bd80      	pop	{r7, pc}

080011bc <BMP280_init>:



void BMP280_init(BMP280* bmp, SPI_HandleTypeDef* spi,GPIO_TypeDef* gp_port, uint16_t gp_pin)
{
 80011bc:	b480      	push	{r7}
 80011be:	b085      	sub	sp, #20
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	60f8      	str	r0, [r7, #12]
 80011c4:	60b9      	str	r1, [r7, #8]
 80011c6:	607a      	str	r2, [r7, #4]
 80011c8:	807b      	strh	r3, [r7, #2]
	bmp->spi = spi;
 80011ca:	68fb      	ldr	r3, [r7, #12]
 80011cc:	68ba      	ldr	r2, [r7, #8]
 80011ce:	601a      	str	r2, [r3, #0]
	bmp->cs.port = gp_port;
 80011d0:	68fb      	ldr	r3, [r7, #12]
 80011d2:	687a      	ldr	r2, [r7, #4]
 80011d4:	605a      	str	r2, [r3, #4]
	bmp->cs.pin = gp_pin;
 80011d6:	68fb      	ldr	r3, [r7, #12]
 80011d8:	887a      	ldrh	r2, [r7, #2]
 80011da:	811a      	strh	r2, [r3, #8]
}
 80011dc:	bf00      	nop
 80011de:	3714      	adds	r7, #20
 80011e0:	46bd      	mov	sp, r7
 80011e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e6:	4770      	bx	lr

080011e8 <BMP280_fast_temp_continous_measurment>:

void BMP280_fast_temp_continous_measurment(BMP280* bmp)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b082      	sub	sp, #8
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
	BMP280_setSleep_mode(bmp);
 80011f0:	6878      	ldr	r0, [r7, #4]
 80011f2:	f7ff ff6f 	bl	80010d4 <BMP280_setSleep_mode>
	BMP280_setPeriod_oneSecond_wihoutFiler(bmp);
 80011f6:	6878      	ldr	r0, [r7, #4]
 80011f8:	f7ff ff86 	bl	8001108 <BMP280_setPeriod_oneSecond_wihoutFiler>
	BMP280_setStandard_mode(bmp);
 80011fc:	6878      	ldr	r0, [r7, #4]
 80011fe:	f7ff ff76 	bl	80010ee <BMP280_setStandard_mode>
}
 8001202:	bf00      	nop
 8001204:	3708      	adds	r7, #8
 8001206:	46bd      	mov	sp, r7
 8001208:	bd80      	pop	{r7, pc}

0800120a <BMP280_read_temp_raw>:

int32_t BMP280_read_temp_raw(BMP280* bmp)
{
 800120a:	b580      	push	{r7, lr}
 800120c:	b084      	sub	sp, #16
 800120e:	af00      	add	r7, sp, #0
 8001210:	6078      	str	r0, [r7, #4]
    uint8_t msb = BMP280_ReadReg(bmp, BMP_TEMP_MSB);
 8001212:	21fa      	movs	r1, #250	@ 0xfa
 8001214:	6878      	ldr	r0, [r7, #4]
 8001216:	f7ff ff03 	bl	8001020 <BMP280_ReadReg>
 800121a:	4603      	mov	r3, r0
 800121c:	73fb      	strb	r3, [r7, #15]
    uint8_t lsb = BMP280_ReadReg(bmp, BMP_TEMP_LSB);
 800121e:	21fb      	movs	r1, #251	@ 0xfb
 8001220:	6878      	ldr	r0, [r7, #4]
 8001222:	f7ff fefd 	bl	8001020 <BMP280_ReadReg>
 8001226:	4603      	mov	r3, r0
 8001228:	73bb      	strb	r3, [r7, #14]
    uint8_t xlsb = BMP280_ReadReg(bmp, BMP_TEMP_XLSB);
 800122a:	21fc      	movs	r1, #252	@ 0xfc
 800122c:	6878      	ldr	r0, [r7, #4]
 800122e:	f7ff fef7 	bl	8001020 <BMP280_ReadReg>
 8001232:	4603      	mov	r3, r0
 8001234:	737b      	strb	r3, [r7, #13]

    int32_t raw_temp = ((int32_t)msb << 12) | ((int32_t)lsb << 4) | ((int32_t)(xlsb >> 4) & 0x0F);
 8001236:	7bfb      	ldrb	r3, [r7, #15]
 8001238:	031a      	lsls	r2, r3, #12
 800123a:	7bbb      	ldrb	r3, [r7, #14]
 800123c:	011b      	lsls	r3, r3, #4
 800123e:	431a      	orrs	r2, r3
 8001240:	7b7b      	ldrb	r3, [r7, #13]
 8001242:	091b      	lsrs	r3, r3, #4
 8001244:	b2db      	uxtb	r3, r3
 8001246:	f003 030f 	and.w	r3, r3, #15
 800124a:	4313      	orrs	r3, r2
 800124c:	60bb      	str	r3, [r7, #8]
    return raw_temp;
 800124e:	68bb      	ldr	r3, [r7, #8]
}
 8001250:	4618      	mov	r0, r3
 8001252:	3710      	adds	r7, #16
 8001254:	46bd      	mov	sp, r7
 8001256:	bd80      	pop	{r7, pc}

08001258 <BMP280_read_temperature>:


float BMP280_read_temperature(BMP280* bmp)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b086      	sub	sp, #24
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]
    int32_t raw = BMP280_read_temp_raw(bmp);
 8001260:	6878      	ldr	r0, [r7, #4]
 8001262:	f7ff ffd2 	bl	800120a <BMP280_read_temp_raw>
 8001266:	6178      	str	r0, [r7, #20]

    int32_t var1, var2;
    var1 = ((((raw >> 3) - ((int32_t)bmp->dig_T[0] << 1))) * ((int32_t)bmp->dig_T[1])) >> 11;
 8001268:	697b      	ldr	r3, [r7, #20]
 800126a:	10da      	asrs	r2, r3, #3
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	899b      	ldrh	r3, [r3, #12]
 8001270:	005b      	lsls	r3, r3, #1
 8001272:	1ad3      	subs	r3, r2, r3
 8001274:	687a      	ldr	r2, [r7, #4]
 8001276:	89d2      	ldrh	r2, [r2, #14]
 8001278:	fb02 f303 	mul.w	r3, r2, r3
 800127c:	12db      	asrs	r3, r3, #11
 800127e:	613b      	str	r3, [r7, #16]
    var2 = (((((raw >> 4) - ((int32_t)bmp->dig_T[0])) * ((raw >> 4) - ((int32_t)bmp->dig_T[0]))) >> 12) * ((int32_t)bmp->dig_T[2])) >> 14;
 8001280:	697b      	ldr	r3, [r7, #20]
 8001282:	111b      	asrs	r3, r3, #4
 8001284:	687a      	ldr	r2, [r7, #4]
 8001286:	8992      	ldrh	r2, [r2, #12]
 8001288:	1a9b      	subs	r3, r3, r2
 800128a:	697a      	ldr	r2, [r7, #20]
 800128c:	1112      	asrs	r2, r2, #4
 800128e:	6879      	ldr	r1, [r7, #4]
 8001290:	8989      	ldrh	r1, [r1, #12]
 8001292:	1a52      	subs	r2, r2, r1
 8001294:	fb02 f303 	mul.w	r3, r2, r3
 8001298:	131b      	asrs	r3, r3, #12
 800129a:	687a      	ldr	r2, [r7, #4]
 800129c:	8a12      	ldrh	r2, [r2, #16]
 800129e:	fb02 f303 	mul.w	r3, r2, r3
 80012a2:	139b      	asrs	r3, r3, #14
 80012a4:	60fb      	str	r3, [r7, #12]
    bmp->t_fine = var1 + var2;
 80012a6:	693a      	ldr	r2, [r7, #16]
 80012a8:	68fb      	ldr	r3, [r7, #12]
 80012aa:	441a      	add	r2, r3
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	615a      	str	r2, [r3, #20]

    float T = (bmp->t_fine * 5 + 128) >> 8;
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	695a      	ldr	r2, [r3, #20]
 80012b4:	4613      	mov	r3, r2
 80012b6:	009b      	lsls	r3, r3, #2
 80012b8:	4413      	add	r3, r2
 80012ba:	3380      	adds	r3, #128	@ 0x80
 80012bc:	121b      	asrs	r3, r3, #8
 80012be:	ee07 3a90 	vmov	s15, r3
 80012c2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012c6:	edc7 7a02 	vstr	s15, [r7, #8]
    return T / 100.0f;
 80012ca:	edd7 7a02 	vldr	s15, [r7, #8]
 80012ce:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 80012e4 <BMP280_read_temperature+0x8c>
 80012d2:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80012d6:	eef0 7a66 	vmov.f32	s15, s13
}
 80012da:	eeb0 0a67 	vmov.f32	s0, s15
 80012de:	3718      	adds	r7, #24
 80012e0:	46bd      	mov	sp, r7
 80012e2:	bd80      	pop	{r7, pc}
 80012e4:	42c80000 	.word	0x42c80000

080012e8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b08a      	sub	sp, #40	@ 0x28
 80012ec:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012ee:	f107 0314 	add.w	r3, r7, #20
 80012f2:	2200      	movs	r2, #0
 80012f4:	601a      	str	r2, [r3, #0]
 80012f6:	605a      	str	r2, [r3, #4]
 80012f8:	609a      	str	r2, [r3, #8]
 80012fa:	60da      	str	r2, [r3, #12]
 80012fc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012fe:	4b35      	ldr	r3, [pc, #212]	@ (80013d4 <MX_GPIO_Init+0xec>)
 8001300:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001302:	4a34      	ldr	r2, [pc, #208]	@ (80013d4 <MX_GPIO_Init+0xec>)
 8001304:	f043 0304 	orr.w	r3, r3, #4
 8001308:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800130a:	4b32      	ldr	r3, [pc, #200]	@ (80013d4 <MX_GPIO_Init+0xec>)
 800130c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800130e:	f003 0304 	and.w	r3, r3, #4
 8001312:	613b      	str	r3, [r7, #16]
 8001314:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001316:	4b2f      	ldr	r3, [pc, #188]	@ (80013d4 <MX_GPIO_Init+0xec>)
 8001318:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800131a:	4a2e      	ldr	r2, [pc, #184]	@ (80013d4 <MX_GPIO_Init+0xec>)
 800131c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001320:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001322:	4b2c      	ldr	r3, [pc, #176]	@ (80013d4 <MX_GPIO_Init+0xec>)
 8001324:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001326:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800132a:	60fb      	str	r3, [r7, #12]
 800132c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800132e:	4b29      	ldr	r3, [pc, #164]	@ (80013d4 <MX_GPIO_Init+0xec>)
 8001330:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001332:	4a28      	ldr	r2, [pc, #160]	@ (80013d4 <MX_GPIO_Init+0xec>)
 8001334:	f043 0301 	orr.w	r3, r3, #1
 8001338:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800133a:	4b26      	ldr	r3, [pc, #152]	@ (80013d4 <MX_GPIO_Init+0xec>)
 800133c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800133e:	f003 0301 	and.w	r3, r3, #1
 8001342:	60bb      	str	r3, [r7, #8]
 8001344:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001346:	4b23      	ldr	r3, [pc, #140]	@ (80013d4 <MX_GPIO_Init+0xec>)
 8001348:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800134a:	4a22      	ldr	r2, [pc, #136]	@ (80013d4 <MX_GPIO_Init+0xec>)
 800134c:	f043 0302 	orr.w	r3, r3, #2
 8001350:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001352:	4b20      	ldr	r3, [pc, #128]	@ (80013d4 <MX_GPIO_Init+0xec>)
 8001354:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001356:	f003 0302 	and.w	r3, r3, #2
 800135a:	607b      	str	r3, [r7, #4]
 800135c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_RESET);
 800135e:	2200      	movs	r2, #0
 8001360:	2102      	movs	r1, #2
 8001362:	481d      	ldr	r0, [pc, #116]	@ (80013d8 <MX_GPIO_Init+0xf0>)
 8001364:	f000 fea0 	bl	80020a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001368:	2200      	movs	r2, #0
 800136a:	2120      	movs	r1, #32
 800136c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001370:	f000 fe9a 	bl	80020a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001374:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001378:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800137a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800137e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001380:	2300      	movs	r3, #0
 8001382:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001384:	f107 0314 	add.w	r3, r7, #20
 8001388:	4619      	mov	r1, r3
 800138a:	4813      	ldr	r0, [pc, #76]	@ (80013d8 <MX_GPIO_Init+0xf0>)
 800138c:	f000 fce2 	bl	8001d54 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI2_CS_Pin */
  GPIO_InitStruct.Pin = SPI2_CS_Pin;
 8001390:	2302      	movs	r3, #2
 8001392:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001394:	2301      	movs	r3, #1
 8001396:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001398:	2300      	movs	r3, #0
 800139a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800139c:	2300      	movs	r3, #0
 800139e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI2_CS_GPIO_Port, &GPIO_InitStruct);
 80013a0:	f107 0314 	add.w	r3, r7, #20
 80013a4:	4619      	mov	r1, r3
 80013a6:	480c      	ldr	r0, [pc, #48]	@ (80013d8 <MX_GPIO_Init+0xf0>)
 80013a8:	f000 fcd4 	bl	8001d54 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80013ac:	2320      	movs	r3, #32
 80013ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013b0:	2301      	movs	r3, #1
 80013b2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013b4:	2300      	movs	r3, #0
 80013b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013b8:	2300      	movs	r3, #0
 80013ba:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80013bc:	f107 0314 	add.w	r3, r7, #20
 80013c0:	4619      	mov	r1, r3
 80013c2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80013c6:	f000 fcc5 	bl	8001d54 <HAL_GPIO_Init>

}
 80013ca:	bf00      	nop
 80013cc:	3728      	adds	r7, #40	@ 0x28
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bd80      	pop	{r7, pc}
 80013d2:	bf00      	nop
 80013d4:	40021000 	.word	0x40021000
 80013d8:	48000800 	.word	0x48000800

080013dc <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b084      	sub	sp, #16
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
    uint8_t c = (uint8_t)ch;
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	b2db      	uxtb	r3, r3
 80013e8:	73fb      	strb	r3, [r7, #15]

    if(c == '\n')
 80013ea:	7bfb      	ldrb	r3, [r7, #15]
 80013ec:	2b0a      	cmp	r3, #10
 80013ee:	d109      	bne.n	8001404 <__io_putchar+0x28>
    {
        uint8_t cr = '\r';
 80013f0:	230d      	movs	r3, #13
 80013f2:	73bb      	strb	r3, [r7, #14]
        HAL_UART_Transmit(&huart2, &cr, 1, HAL_MAX_DELAY);
 80013f4:	f107 010e 	add.w	r1, r7, #14
 80013f8:	f04f 33ff 	mov.w	r3, #4294967295
 80013fc:	2201      	movs	r2, #1
 80013fe:	4808      	ldr	r0, [pc, #32]	@ (8001420 <__io_putchar+0x44>)
 8001400:	f002 ff74 	bl	80042ec <HAL_UART_Transmit>
    }

    HAL_UART_Transmit(&huart2, &c, 1, HAL_MAX_DELAY);
 8001404:	f107 010f 	add.w	r1, r7, #15
 8001408:	f04f 33ff 	mov.w	r3, #4294967295
 800140c:	2201      	movs	r2, #1
 800140e:	4804      	ldr	r0, [pc, #16]	@ (8001420 <__io_putchar+0x44>)
 8001410:	f002 ff6c 	bl	80042ec <HAL_UART_Transmit>
    return 1;
 8001414:	2301      	movs	r3, #1
}
 8001416:	4618      	mov	r0, r3
 8001418:	3710      	adds	r7, #16
 800141a:	46bd      	mov	sp, r7
 800141c:	bd80      	pop	{r7, pc}
 800141e:	bf00      	nop
 8001420:	20000258 	.word	0x20000258

08001424 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b088      	sub	sp, #32
 8001428:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800142a:	f000 fb0d 	bl	8001a48 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800142e:	f000 f831 	bl	8001494 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001432:	f7ff ff59 	bl	80012e8 <MX_GPIO_Init>
  MX_SPI2_Init();
 8001436:	f000 f885 	bl	8001544 <MX_SPI2_Init>
  MX_USART2_UART_Init();
 800143a:	f000 fa4f 	bl	80018dc <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  BMP280 bmp;

  BMP280_init(&bmp, &hspi2, SPI2_CS_GPIO_Port, SPI2_CS_Pin);
 800143e:	1d38      	adds	r0, r7, #4
 8001440:	2302      	movs	r3, #2
 8001442:	4a11      	ldr	r2, [pc, #68]	@ (8001488 <main+0x64>)
 8001444:	4911      	ldr	r1, [pc, #68]	@ (800148c <main+0x68>)
 8001446:	f7ff feb9 	bl	80011bc <BMP280_init>
  BMP280_readCalibration(&bmp);
 800144a:	1d3b      	adds	r3, r7, #4
 800144c:	4618      	mov	r0, r3
 800144e:	f7ff fe68 	bl	8001122 <BMP280_readCalibration>
  BMP280_fast_temp_continous_measurment(&bmp);
 8001452:	1d3b      	adds	r3, r7, #4
 8001454:	4618      	mov	r0, r3
 8001456:	f7ff fec7 	bl	80011e8 <BMP280_fast_temp_continous_measurment>


  float tempC = 0;
 800145a:	f04f 0300 	mov.w	r3, #0
 800145e:	61fb      	str	r3, [r7, #28]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  tempC = BMP280_read_temperature(&bmp);
 8001460:	1d3b      	adds	r3, r7, #4
 8001462:	4618      	mov	r0, r3
 8001464:	f7ff fef8 	bl	8001258 <BMP280_read_temperature>
 8001468:	ed87 0a07 	vstr	s0, [r7, #28]
	  printf("temp: %.1f \n", tempC);
 800146c:	69f8      	ldr	r0, [r7, #28]
 800146e:	f7ff f86b 	bl	8000548 <__aeabi_f2d>
 8001472:	4602      	mov	r2, r0
 8001474:	460b      	mov	r3, r1
 8001476:	4806      	ldr	r0, [pc, #24]	@ (8001490 <main+0x6c>)
 8001478:	f004 fbba 	bl	8005bf0 <iprintf>
	  HAL_Delay(1000);
 800147c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001480:	f000 fb5e 	bl	8001b40 <HAL_Delay>
	  tempC = BMP280_read_temperature(&bmp);
 8001484:	bf00      	nop
 8001486:	e7eb      	b.n	8001460 <main+0x3c>
 8001488:	48000800 	.word	0x48000800
 800148c:	200001f0 	.word	0x200001f0
 8001490:	080094b8 	.word	0x080094b8

08001494 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b096      	sub	sp, #88	@ 0x58
 8001498:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800149a:	f107 0314 	add.w	r3, r7, #20
 800149e:	2244      	movs	r2, #68	@ 0x44
 80014a0:	2100      	movs	r1, #0
 80014a2:	4618      	mov	r0, r3
 80014a4:	f004 fc1b 	bl	8005cde <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014a8:	463b      	mov	r3, r7
 80014aa:	2200      	movs	r2, #0
 80014ac:	601a      	str	r2, [r3, #0]
 80014ae:	605a      	str	r2, [r3, #4]
 80014b0:	609a      	str	r2, [r3, #8]
 80014b2:	60da      	str	r2, [r3, #12]
 80014b4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80014b6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80014ba:	f000 fe1b 	bl	80020f4 <HAL_PWREx_ControlVoltageScaling>
 80014be:	4603      	mov	r3, r0
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d001      	beq.n	80014c8 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80014c4:	f000 f837 	bl	8001536 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80014c8:	2302      	movs	r3, #2
 80014ca:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80014cc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80014d0:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80014d2:	2310      	movs	r3, #16
 80014d4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014d6:	2302      	movs	r3, #2
 80014d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80014da:	2302      	movs	r3, #2
 80014dc:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80014de:	2301      	movs	r3, #1
 80014e0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 80014e2:	230a      	movs	r3, #10
 80014e4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80014e6:	2307      	movs	r3, #7
 80014e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80014ea:	2302      	movs	r3, #2
 80014ec:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80014ee:	2302      	movs	r3, #2
 80014f0:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014f2:	f107 0314 	add.w	r3, r7, #20
 80014f6:	4618      	mov	r0, r3
 80014f8:	f000 fe52 	bl	80021a0 <HAL_RCC_OscConfig>
 80014fc:	4603      	mov	r3, r0
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d001      	beq.n	8001506 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8001502:	f000 f818 	bl	8001536 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001506:	230f      	movs	r3, #15
 8001508:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800150a:	2303      	movs	r3, #3
 800150c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800150e:	2300      	movs	r3, #0
 8001510:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001512:	2300      	movs	r3, #0
 8001514:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001516:	2300      	movs	r3, #0
 8001518:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800151a:	463b      	mov	r3, r7
 800151c:	2104      	movs	r1, #4
 800151e:	4618      	mov	r0, r3
 8001520:	f001 fa1a 	bl	8002958 <HAL_RCC_ClockConfig>
 8001524:	4603      	mov	r3, r0
 8001526:	2b00      	cmp	r3, #0
 8001528:	d001      	beq.n	800152e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800152a:	f000 f804 	bl	8001536 <Error_Handler>
  }
}
 800152e:	bf00      	nop
 8001530:	3758      	adds	r7, #88	@ 0x58
 8001532:	46bd      	mov	sp, r7
 8001534:	bd80      	pop	{r7, pc}

08001536 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001536:	b480      	push	{r7}
 8001538:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800153a:	b672      	cpsid	i
}
 800153c:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800153e:	bf00      	nop
 8001540:	e7fd      	b.n	800153e <Error_Handler+0x8>
	...

08001544 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8001548:	4b1b      	ldr	r3, [pc, #108]	@ (80015b8 <MX_SPI2_Init+0x74>)
 800154a:	4a1c      	ldr	r2, [pc, #112]	@ (80015bc <MX_SPI2_Init+0x78>)
 800154c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800154e:	4b1a      	ldr	r3, [pc, #104]	@ (80015b8 <MX_SPI2_Init+0x74>)
 8001550:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001554:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001556:	4b18      	ldr	r3, [pc, #96]	@ (80015b8 <MX_SPI2_Init+0x74>)
 8001558:	2200      	movs	r2, #0
 800155a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800155c:	4b16      	ldr	r3, [pc, #88]	@ (80015b8 <MX_SPI2_Init+0x74>)
 800155e:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001562:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001564:	4b14      	ldr	r3, [pc, #80]	@ (80015b8 <MX_SPI2_Init+0x74>)
 8001566:	2200      	movs	r2, #0
 8001568:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800156a:	4b13      	ldr	r3, [pc, #76]	@ (80015b8 <MX_SPI2_Init+0x74>)
 800156c:	2200      	movs	r2, #0
 800156e:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001570:	4b11      	ldr	r3, [pc, #68]	@ (80015b8 <MX_SPI2_Init+0x74>)
 8001572:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001576:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001578:	4b0f      	ldr	r3, [pc, #60]	@ (80015b8 <MX_SPI2_Init+0x74>)
 800157a:	2210      	movs	r2, #16
 800157c:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800157e:	4b0e      	ldr	r3, [pc, #56]	@ (80015b8 <MX_SPI2_Init+0x74>)
 8001580:	2200      	movs	r2, #0
 8001582:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001584:	4b0c      	ldr	r3, [pc, #48]	@ (80015b8 <MX_SPI2_Init+0x74>)
 8001586:	2200      	movs	r2, #0
 8001588:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800158a:	4b0b      	ldr	r3, [pc, #44]	@ (80015b8 <MX_SPI2_Init+0x74>)
 800158c:	2200      	movs	r2, #0
 800158e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8001590:	4b09      	ldr	r3, [pc, #36]	@ (80015b8 <MX_SPI2_Init+0x74>)
 8001592:	2207      	movs	r2, #7
 8001594:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001596:	4b08      	ldr	r3, [pc, #32]	@ (80015b8 <MX_SPI2_Init+0x74>)
 8001598:	2200      	movs	r2, #0
 800159a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800159c:	4b06      	ldr	r3, [pc, #24]	@ (80015b8 <MX_SPI2_Init+0x74>)
 800159e:	2208      	movs	r2, #8
 80015a0:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80015a2:	4805      	ldr	r0, [pc, #20]	@ (80015b8 <MX_SPI2_Init+0x74>)
 80015a4:	f002 f8b8 	bl	8003718 <HAL_SPI_Init>
 80015a8:	4603      	mov	r3, r0
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d001      	beq.n	80015b2 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 80015ae:	f7ff ffc2 	bl	8001536 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80015b2:	bf00      	nop
 80015b4:	bd80      	pop	{r7, pc}
 80015b6:	bf00      	nop
 80015b8:	200001f0 	.word	0x200001f0
 80015bc:	40003800 	.word	0x40003800

080015c0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b08a      	sub	sp, #40	@ 0x28
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015c8:	f107 0314 	add.w	r3, r7, #20
 80015cc:	2200      	movs	r2, #0
 80015ce:	601a      	str	r2, [r3, #0]
 80015d0:	605a      	str	r2, [r3, #4]
 80015d2:	609a      	str	r2, [r3, #8]
 80015d4:	60da      	str	r2, [r3, #12]
 80015d6:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	4a25      	ldr	r2, [pc, #148]	@ (8001674 <HAL_SPI_MspInit+0xb4>)
 80015de:	4293      	cmp	r3, r2
 80015e0:	d144      	bne.n	800166c <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80015e2:	4b25      	ldr	r3, [pc, #148]	@ (8001678 <HAL_SPI_MspInit+0xb8>)
 80015e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015e6:	4a24      	ldr	r2, [pc, #144]	@ (8001678 <HAL_SPI_MspInit+0xb8>)
 80015e8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80015ec:	6593      	str	r3, [r2, #88]	@ 0x58
 80015ee:	4b22      	ldr	r3, [pc, #136]	@ (8001678 <HAL_SPI_MspInit+0xb8>)
 80015f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015f2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80015f6:	613b      	str	r3, [r7, #16]
 80015f8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80015fa:	4b1f      	ldr	r3, [pc, #124]	@ (8001678 <HAL_SPI_MspInit+0xb8>)
 80015fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015fe:	4a1e      	ldr	r2, [pc, #120]	@ (8001678 <HAL_SPI_MspInit+0xb8>)
 8001600:	f043 0304 	orr.w	r3, r3, #4
 8001604:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001606:	4b1c      	ldr	r3, [pc, #112]	@ (8001678 <HAL_SPI_MspInit+0xb8>)
 8001608:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800160a:	f003 0304 	and.w	r3, r3, #4
 800160e:	60fb      	str	r3, [r7, #12]
 8001610:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001612:	4b19      	ldr	r3, [pc, #100]	@ (8001678 <HAL_SPI_MspInit+0xb8>)
 8001614:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001616:	4a18      	ldr	r2, [pc, #96]	@ (8001678 <HAL_SPI_MspInit+0xb8>)
 8001618:	f043 0302 	orr.w	r3, r3, #2
 800161c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800161e:	4b16      	ldr	r3, [pc, #88]	@ (8001678 <HAL_SPI_MspInit+0xb8>)
 8001620:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001622:	f003 0302 	and.w	r3, r3, #2
 8001626:	60bb      	str	r3, [r7, #8]
 8001628:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800162a:	230c      	movs	r3, #12
 800162c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800162e:	2302      	movs	r3, #2
 8001630:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001632:	2300      	movs	r3, #0
 8001634:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001636:	2303      	movs	r3, #3
 8001638:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800163a:	2305      	movs	r3, #5
 800163c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800163e:	f107 0314 	add.w	r3, r7, #20
 8001642:	4619      	mov	r1, r3
 8001644:	480d      	ldr	r0, [pc, #52]	@ (800167c <HAL_SPI_MspInit+0xbc>)
 8001646:	f000 fb85 	bl	8001d54 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800164a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800164e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001650:	2302      	movs	r3, #2
 8001652:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001654:	2300      	movs	r3, #0
 8001656:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001658:	2303      	movs	r3, #3
 800165a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800165c:	2305      	movs	r3, #5
 800165e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001660:	f107 0314 	add.w	r3, r7, #20
 8001664:	4619      	mov	r1, r3
 8001666:	4806      	ldr	r0, [pc, #24]	@ (8001680 <HAL_SPI_MspInit+0xc0>)
 8001668:	f000 fb74 	bl	8001d54 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 800166c:	bf00      	nop
 800166e:	3728      	adds	r7, #40	@ 0x28
 8001670:	46bd      	mov	sp, r7
 8001672:	bd80      	pop	{r7, pc}
 8001674:	40003800 	.word	0x40003800
 8001678:	40021000 	.word	0x40021000
 800167c:	48000800 	.word	0x48000800
 8001680:	48000400 	.word	0x48000400

08001684 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001684:	b480      	push	{r7}
 8001686:	b083      	sub	sp, #12
 8001688:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800168a:	4b0f      	ldr	r3, [pc, #60]	@ (80016c8 <HAL_MspInit+0x44>)
 800168c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800168e:	4a0e      	ldr	r2, [pc, #56]	@ (80016c8 <HAL_MspInit+0x44>)
 8001690:	f043 0301 	orr.w	r3, r3, #1
 8001694:	6613      	str	r3, [r2, #96]	@ 0x60
 8001696:	4b0c      	ldr	r3, [pc, #48]	@ (80016c8 <HAL_MspInit+0x44>)
 8001698:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800169a:	f003 0301 	and.w	r3, r3, #1
 800169e:	607b      	str	r3, [r7, #4]
 80016a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016a2:	4b09      	ldr	r3, [pc, #36]	@ (80016c8 <HAL_MspInit+0x44>)
 80016a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016a6:	4a08      	ldr	r2, [pc, #32]	@ (80016c8 <HAL_MspInit+0x44>)
 80016a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80016ac:	6593      	str	r3, [r2, #88]	@ 0x58
 80016ae:	4b06      	ldr	r3, [pc, #24]	@ (80016c8 <HAL_MspInit+0x44>)
 80016b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016b6:	603b      	str	r3, [r7, #0]
 80016b8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016ba:	bf00      	nop
 80016bc:	370c      	adds	r7, #12
 80016be:	46bd      	mov	sp, r7
 80016c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c4:	4770      	bx	lr
 80016c6:	bf00      	nop
 80016c8:	40021000 	.word	0x40021000

080016cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016cc:	b480      	push	{r7}
 80016ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80016d0:	bf00      	nop
 80016d2:	e7fd      	b.n	80016d0 <NMI_Handler+0x4>

080016d4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016d4:	b480      	push	{r7}
 80016d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016d8:	bf00      	nop
 80016da:	e7fd      	b.n	80016d8 <HardFault_Handler+0x4>

080016dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80016dc:	b480      	push	{r7}
 80016de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016e0:	bf00      	nop
 80016e2:	e7fd      	b.n	80016e0 <MemManage_Handler+0x4>

080016e4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016e4:	b480      	push	{r7}
 80016e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016e8:	bf00      	nop
 80016ea:	e7fd      	b.n	80016e8 <BusFault_Handler+0x4>

080016ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016ec:	b480      	push	{r7}
 80016ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80016f0:	bf00      	nop
 80016f2:	e7fd      	b.n	80016f0 <UsageFault_Handler+0x4>

080016f4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80016f4:	b480      	push	{r7}
 80016f6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80016f8:	bf00      	nop
 80016fa:	46bd      	mov	sp, r7
 80016fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001700:	4770      	bx	lr

08001702 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001702:	b480      	push	{r7}
 8001704:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001706:	bf00      	nop
 8001708:	46bd      	mov	sp, r7
 800170a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170e:	4770      	bx	lr

08001710 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001710:	b480      	push	{r7}
 8001712:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001714:	bf00      	nop
 8001716:	46bd      	mov	sp, r7
 8001718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171c:	4770      	bx	lr

0800171e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800171e:	b580      	push	{r7, lr}
 8001720:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001722:	f000 f9ed 	bl	8001b00 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001726:	bf00      	nop
 8001728:	bd80      	pop	{r7, pc}

0800172a <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800172a:	b480      	push	{r7}
 800172c:	af00      	add	r7, sp, #0
  return 1;
 800172e:	2301      	movs	r3, #1
}
 8001730:	4618      	mov	r0, r3
 8001732:	46bd      	mov	sp, r7
 8001734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001738:	4770      	bx	lr

0800173a <_kill>:

int _kill(int pid, int sig)
{
 800173a:	b580      	push	{r7, lr}
 800173c:	b082      	sub	sp, #8
 800173e:	af00      	add	r7, sp, #0
 8001740:	6078      	str	r0, [r7, #4]
 8001742:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001744:	f004 fb1e 	bl	8005d84 <__errno>
 8001748:	4603      	mov	r3, r0
 800174a:	2216      	movs	r2, #22
 800174c:	601a      	str	r2, [r3, #0]
  return -1;
 800174e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001752:	4618      	mov	r0, r3
 8001754:	3708      	adds	r7, #8
 8001756:	46bd      	mov	sp, r7
 8001758:	bd80      	pop	{r7, pc}

0800175a <_exit>:

void _exit (int status)
{
 800175a:	b580      	push	{r7, lr}
 800175c:	b082      	sub	sp, #8
 800175e:	af00      	add	r7, sp, #0
 8001760:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001762:	f04f 31ff 	mov.w	r1, #4294967295
 8001766:	6878      	ldr	r0, [r7, #4]
 8001768:	f7ff ffe7 	bl	800173a <_kill>
  while (1) {}    /* Make sure we hang here */
 800176c:	bf00      	nop
 800176e:	e7fd      	b.n	800176c <_exit+0x12>

08001770 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b086      	sub	sp, #24
 8001774:	af00      	add	r7, sp, #0
 8001776:	60f8      	str	r0, [r7, #12]
 8001778:	60b9      	str	r1, [r7, #8]
 800177a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800177c:	2300      	movs	r3, #0
 800177e:	617b      	str	r3, [r7, #20]
 8001780:	e00a      	b.n	8001798 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001782:	f3af 8000 	nop.w
 8001786:	4601      	mov	r1, r0
 8001788:	68bb      	ldr	r3, [r7, #8]
 800178a:	1c5a      	adds	r2, r3, #1
 800178c:	60ba      	str	r2, [r7, #8]
 800178e:	b2ca      	uxtb	r2, r1
 8001790:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001792:	697b      	ldr	r3, [r7, #20]
 8001794:	3301      	adds	r3, #1
 8001796:	617b      	str	r3, [r7, #20]
 8001798:	697a      	ldr	r2, [r7, #20]
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	429a      	cmp	r2, r3
 800179e:	dbf0      	blt.n	8001782 <_read+0x12>
  }

  return len;
 80017a0:	687b      	ldr	r3, [r7, #4]
}
 80017a2:	4618      	mov	r0, r3
 80017a4:	3718      	adds	r7, #24
 80017a6:	46bd      	mov	sp, r7
 80017a8:	bd80      	pop	{r7, pc}

080017aa <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80017aa:	b580      	push	{r7, lr}
 80017ac:	b086      	sub	sp, #24
 80017ae:	af00      	add	r7, sp, #0
 80017b0:	60f8      	str	r0, [r7, #12]
 80017b2:	60b9      	str	r1, [r7, #8]
 80017b4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017b6:	2300      	movs	r3, #0
 80017b8:	617b      	str	r3, [r7, #20]
 80017ba:	e009      	b.n	80017d0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80017bc:	68bb      	ldr	r3, [r7, #8]
 80017be:	1c5a      	adds	r2, r3, #1
 80017c0:	60ba      	str	r2, [r7, #8]
 80017c2:	781b      	ldrb	r3, [r3, #0]
 80017c4:	4618      	mov	r0, r3
 80017c6:	f7ff fe09 	bl	80013dc <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017ca:	697b      	ldr	r3, [r7, #20]
 80017cc:	3301      	adds	r3, #1
 80017ce:	617b      	str	r3, [r7, #20]
 80017d0:	697a      	ldr	r2, [r7, #20]
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	429a      	cmp	r2, r3
 80017d6:	dbf1      	blt.n	80017bc <_write+0x12>
  }
  return len;
 80017d8:	687b      	ldr	r3, [r7, #4]
}
 80017da:	4618      	mov	r0, r3
 80017dc:	3718      	adds	r7, #24
 80017de:	46bd      	mov	sp, r7
 80017e0:	bd80      	pop	{r7, pc}

080017e2 <_close>:

int _close(int file)
{
 80017e2:	b480      	push	{r7}
 80017e4:	b083      	sub	sp, #12
 80017e6:	af00      	add	r7, sp, #0
 80017e8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80017ea:	f04f 33ff 	mov.w	r3, #4294967295
}
 80017ee:	4618      	mov	r0, r3
 80017f0:	370c      	adds	r7, #12
 80017f2:	46bd      	mov	sp, r7
 80017f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f8:	4770      	bx	lr

080017fa <_fstat>:


int _fstat(int file, struct stat *st)
{
 80017fa:	b480      	push	{r7}
 80017fc:	b083      	sub	sp, #12
 80017fe:	af00      	add	r7, sp, #0
 8001800:	6078      	str	r0, [r7, #4]
 8001802:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001804:	683b      	ldr	r3, [r7, #0]
 8001806:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800180a:	605a      	str	r2, [r3, #4]
  return 0;
 800180c:	2300      	movs	r3, #0
}
 800180e:	4618      	mov	r0, r3
 8001810:	370c      	adds	r7, #12
 8001812:	46bd      	mov	sp, r7
 8001814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001818:	4770      	bx	lr

0800181a <_isatty>:

int _isatty(int file)
{
 800181a:	b480      	push	{r7}
 800181c:	b083      	sub	sp, #12
 800181e:	af00      	add	r7, sp, #0
 8001820:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001822:	2301      	movs	r3, #1
}
 8001824:	4618      	mov	r0, r3
 8001826:	370c      	adds	r7, #12
 8001828:	46bd      	mov	sp, r7
 800182a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182e:	4770      	bx	lr

08001830 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001830:	b480      	push	{r7}
 8001832:	b085      	sub	sp, #20
 8001834:	af00      	add	r7, sp, #0
 8001836:	60f8      	str	r0, [r7, #12]
 8001838:	60b9      	str	r1, [r7, #8]
 800183a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800183c:	2300      	movs	r3, #0
}
 800183e:	4618      	mov	r0, r3
 8001840:	3714      	adds	r7, #20
 8001842:	46bd      	mov	sp, r7
 8001844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001848:	4770      	bx	lr
	...

0800184c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	b086      	sub	sp, #24
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001854:	4a14      	ldr	r2, [pc, #80]	@ (80018a8 <_sbrk+0x5c>)
 8001856:	4b15      	ldr	r3, [pc, #84]	@ (80018ac <_sbrk+0x60>)
 8001858:	1ad3      	subs	r3, r2, r3
 800185a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800185c:	697b      	ldr	r3, [r7, #20]
 800185e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001860:	4b13      	ldr	r3, [pc, #76]	@ (80018b0 <_sbrk+0x64>)
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	2b00      	cmp	r3, #0
 8001866:	d102      	bne.n	800186e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001868:	4b11      	ldr	r3, [pc, #68]	@ (80018b0 <_sbrk+0x64>)
 800186a:	4a12      	ldr	r2, [pc, #72]	@ (80018b4 <_sbrk+0x68>)
 800186c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800186e:	4b10      	ldr	r3, [pc, #64]	@ (80018b0 <_sbrk+0x64>)
 8001870:	681a      	ldr	r2, [r3, #0]
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	4413      	add	r3, r2
 8001876:	693a      	ldr	r2, [r7, #16]
 8001878:	429a      	cmp	r2, r3
 800187a:	d207      	bcs.n	800188c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800187c:	f004 fa82 	bl	8005d84 <__errno>
 8001880:	4603      	mov	r3, r0
 8001882:	220c      	movs	r2, #12
 8001884:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001886:	f04f 33ff 	mov.w	r3, #4294967295
 800188a:	e009      	b.n	80018a0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800188c:	4b08      	ldr	r3, [pc, #32]	@ (80018b0 <_sbrk+0x64>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001892:	4b07      	ldr	r3, [pc, #28]	@ (80018b0 <_sbrk+0x64>)
 8001894:	681a      	ldr	r2, [r3, #0]
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	4413      	add	r3, r2
 800189a:	4a05      	ldr	r2, [pc, #20]	@ (80018b0 <_sbrk+0x64>)
 800189c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800189e:	68fb      	ldr	r3, [r7, #12]
}
 80018a0:	4618      	mov	r0, r3
 80018a2:	3718      	adds	r7, #24
 80018a4:	46bd      	mov	sp, r7
 80018a6:	bd80      	pop	{r7, pc}
 80018a8:	20018000 	.word	0x20018000
 80018ac:	00000400 	.word	0x00000400
 80018b0:	20000254 	.word	0x20000254
 80018b4:	20000430 	.word	0x20000430

080018b8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80018b8:	b480      	push	{r7}
 80018ba:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80018bc:	4b06      	ldr	r3, [pc, #24]	@ (80018d8 <SystemInit+0x20>)
 80018be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80018c2:	4a05      	ldr	r2, [pc, #20]	@ (80018d8 <SystemInit+0x20>)
 80018c4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80018c8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80018cc:	bf00      	nop
 80018ce:	46bd      	mov	sp, r7
 80018d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d4:	4770      	bx	lr
 80018d6:	bf00      	nop
 80018d8:	e000ed00 	.word	0xe000ed00

080018dc <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80018e0:	4b14      	ldr	r3, [pc, #80]	@ (8001934 <MX_USART2_UART_Init+0x58>)
 80018e2:	4a15      	ldr	r2, [pc, #84]	@ (8001938 <MX_USART2_UART_Init+0x5c>)
 80018e4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80018e6:	4b13      	ldr	r3, [pc, #76]	@ (8001934 <MX_USART2_UART_Init+0x58>)
 80018e8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80018ec:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80018ee:	4b11      	ldr	r3, [pc, #68]	@ (8001934 <MX_USART2_UART_Init+0x58>)
 80018f0:	2200      	movs	r2, #0
 80018f2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80018f4:	4b0f      	ldr	r3, [pc, #60]	@ (8001934 <MX_USART2_UART_Init+0x58>)
 80018f6:	2200      	movs	r2, #0
 80018f8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80018fa:	4b0e      	ldr	r3, [pc, #56]	@ (8001934 <MX_USART2_UART_Init+0x58>)
 80018fc:	2200      	movs	r2, #0
 80018fe:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001900:	4b0c      	ldr	r3, [pc, #48]	@ (8001934 <MX_USART2_UART_Init+0x58>)
 8001902:	220c      	movs	r2, #12
 8001904:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001906:	4b0b      	ldr	r3, [pc, #44]	@ (8001934 <MX_USART2_UART_Init+0x58>)
 8001908:	2200      	movs	r2, #0
 800190a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800190c:	4b09      	ldr	r3, [pc, #36]	@ (8001934 <MX_USART2_UART_Init+0x58>)
 800190e:	2200      	movs	r2, #0
 8001910:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001912:	4b08      	ldr	r3, [pc, #32]	@ (8001934 <MX_USART2_UART_Init+0x58>)
 8001914:	2200      	movs	r2, #0
 8001916:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001918:	4b06      	ldr	r3, [pc, #24]	@ (8001934 <MX_USART2_UART_Init+0x58>)
 800191a:	2200      	movs	r2, #0
 800191c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800191e:	4805      	ldr	r0, [pc, #20]	@ (8001934 <MX_USART2_UART_Init+0x58>)
 8001920:	f002 fc96 	bl	8004250 <HAL_UART_Init>
 8001924:	4603      	mov	r3, r0
 8001926:	2b00      	cmp	r3, #0
 8001928:	d001      	beq.n	800192e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800192a:	f7ff fe04 	bl	8001536 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800192e:	bf00      	nop
 8001930:	bd80      	pop	{r7, pc}
 8001932:	bf00      	nop
 8001934:	20000258 	.word	0x20000258
 8001938:	40004400 	.word	0x40004400

0800193c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b0ac      	sub	sp, #176	@ 0xb0
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001944:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001948:	2200      	movs	r2, #0
 800194a:	601a      	str	r2, [r3, #0]
 800194c:	605a      	str	r2, [r3, #4]
 800194e:	609a      	str	r2, [r3, #8]
 8001950:	60da      	str	r2, [r3, #12]
 8001952:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001954:	f107 0314 	add.w	r3, r7, #20
 8001958:	2288      	movs	r2, #136	@ 0x88
 800195a:	2100      	movs	r1, #0
 800195c:	4618      	mov	r0, r3
 800195e:	f004 f9be 	bl	8005cde <memset>
  if(uartHandle->Instance==USART2)
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	4a21      	ldr	r2, [pc, #132]	@ (80019ec <HAL_UART_MspInit+0xb0>)
 8001968:	4293      	cmp	r3, r2
 800196a:	d13b      	bne.n	80019e4 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800196c:	2302      	movs	r3, #2
 800196e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001970:	2300      	movs	r3, #0
 8001972:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001974:	f107 0314 	add.w	r3, r7, #20
 8001978:	4618      	mov	r0, r3
 800197a:	f001 fa11 	bl	8002da0 <HAL_RCCEx_PeriphCLKConfig>
 800197e:	4603      	mov	r3, r0
 8001980:	2b00      	cmp	r3, #0
 8001982:	d001      	beq.n	8001988 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001984:	f7ff fdd7 	bl	8001536 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001988:	4b19      	ldr	r3, [pc, #100]	@ (80019f0 <HAL_UART_MspInit+0xb4>)
 800198a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800198c:	4a18      	ldr	r2, [pc, #96]	@ (80019f0 <HAL_UART_MspInit+0xb4>)
 800198e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001992:	6593      	str	r3, [r2, #88]	@ 0x58
 8001994:	4b16      	ldr	r3, [pc, #88]	@ (80019f0 <HAL_UART_MspInit+0xb4>)
 8001996:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001998:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800199c:	613b      	str	r3, [r7, #16]
 800199e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019a0:	4b13      	ldr	r3, [pc, #76]	@ (80019f0 <HAL_UART_MspInit+0xb4>)
 80019a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019a4:	4a12      	ldr	r2, [pc, #72]	@ (80019f0 <HAL_UART_MspInit+0xb4>)
 80019a6:	f043 0301 	orr.w	r3, r3, #1
 80019aa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80019ac:	4b10      	ldr	r3, [pc, #64]	@ (80019f0 <HAL_UART_MspInit+0xb4>)
 80019ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019b0:	f003 0301 	and.w	r3, r3, #1
 80019b4:	60fb      	str	r3, [r7, #12]
 80019b6:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80019b8:	230c      	movs	r3, #12
 80019ba:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019be:	2302      	movs	r3, #2
 80019c0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019c4:	2300      	movs	r3, #0
 80019c6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019ca:	2303      	movs	r3, #3
 80019cc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80019d0:	2307      	movs	r3, #7
 80019d2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019d6:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80019da:	4619      	mov	r1, r3
 80019dc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80019e0:	f000 f9b8 	bl	8001d54 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80019e4:	bf00      	nop
 80019e6:	37b0      	adds	r7, #176	@ 0xb0
 80019e8:	46bd      	mov	sp, r7
 80019ea:	bd80      	pop	{r7, pc}
 80019ec:	40004400 	.word	0x40004400
 80019f0:	40021000 	.word	0x40021000

080019f4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80019f4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001a2c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80019f8:	f7ff ff5e 	bl	80018b8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80019fc:	480c      	ldr	r0, [pc, #48]	@ (8001a30 <LoopForever+0x6>)
  ldr r1, =_edata
 80019fe:	490d      	ldr	r1, [pc, #52]	@ (8001a34 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001a00:	4a0d      	ldr	r2, [pc, #52]	@ (8001a38 <LoopForever+0xe>)
  movs r3, #0
 8001a02:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a04:	e002      	b.n	8001a0c <LoopCopyDataInit>

08001a06 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a06:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a08:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a0a:	3304      	adds	r3, #4

08001a0c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a0c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a0e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a10:	d3f9      	bcc.n	8001a06 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a12:	4a0a      	ldr	r2, [pc, #40]	@ (8001a3c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001a14:	4c0a      	ldr	r4, [pc, #40]	@ (8001a40 <LoopForever+0x16>)
  movs r3, #0
 8001a16:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a18:	e001      	b.n	8001a1e <LoopFillZerobss>

08001a1a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a1a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a1c:	3204      	adds	r2, #4

08001a1e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a1e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a20:	d3fb      	bcc.n	8001a1a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001a22:	f004 f9b5 	bl	8005d90 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001a26:	f7ff fcfd 	bl	8001424 <main>

08001a2a <LoopForever>:

LoopForever:
    b LoopForever
 8001a2a:	e7fe      	b.n	8001a2a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001a2c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001a30:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a34:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001a38:	0800994c 	.word	0x0800994c
  ldr r2, =_sbss
 8001a3c:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001a40:	20000430 	.word	0x20000430

08001a44 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001a44:	e7fe      	b.n	8001a44 <ADC1_2_IRQHandler>
	...

08001a48 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b082      	sub	sp, #8
 8001a4c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001a4e:	2300      	movs	r3, #0
 8001a50:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a52:	4b0c      	ldr	r3, [pc, #48]	@ (8001a84 <HAL_Init+0x3c>)
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	4a0b      	ldr	r2, [pc, #44]	@ (8001a84 <HAL_Init+0x3c>)
 8001a58:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a5c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a5e:	2003      	movs	r0, #3
 8001a60:	f000 f944 	bl	8001cec <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001a64:	2000      	movs	r0, #0
 8001a66:	f000 f80f 	bl	8001a88 <HAL_InitTick>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d002      	beq.n	8001a76 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001a70:	2301      	movs	r3, #1
 8001a72:	71fb      	strb	r3, [r7, #7]
 8001a74:	e001      	b.n	8001a7a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001a76:	f7ff fe05 	bl	8001684 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001a7a:	79fb      	ldrb	r3, [r7, #7]
}
 8001a7c:	4618      	mov	r0, r3
 8001a7e:	3708      	adds	r7, #8
 8001a80:	46bd      	mov	sp, r7
 8001a82:	bd80      	pop	{r7, pc}
 8001a84:	40022000 	.word	0x40022000

08001a88 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b084      	sub	sp, #16
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001a90:	2300      	movs	r3, #0
 8001a92:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001a94:	4b17      	ldr	r3, [pc, #92]	@ (8001af4 <HAL_InitTick+0x6c>)
 8001a96:	781b      	ldrb	r3, [r3, #0]
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d023      	beq.n	8001ae4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001a9c:	4b16      	ldr	r3, [pc, #88]	@ (8001af8 <HAL_InitTick+0x70>)
 8001a9e:	681a      	ldr	r2, [r3, #0]
 8001aa0:	4b14      	ldr	r3, [pc, #80]	@ (8001af4 <HAL_InitTick+0x6c>)
 8001aa2:	781b      	ldrb	r3, [r3, #0]
 8001aa4:	4619      	mov	r1, r3
 8001aa6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001aaa:	fbb3 f3f1 	udiv	r3, r3, r1
 8001aae:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	f000 f941 	bl	8001d3a <HAL_SYSTICK_Config>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d10f      	bne.n	8001ade <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	2b0f      	cmp	r3, #15
 8001ac2:	d809      	bhi.n	8001ad8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	6879      	ldr	r1, [r7, #4]
 8001ac8:	f04f 30ff 	mov.w	r0, #4294967295
 8001acc:	f000 f919 	bl	8001d02 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001ad0:	4a0a      	ldr	r2, [pc, #40]	@ (8001afc <HAL_InitTick+0x74>)
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	6013      	str	r3, [r2, #0]
 8001ad6:	e007      	b.n	8001ae8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001ad8:	2301      	movs	r3, #1
 8001ada:	73fb      	strb	r3, [r7, #15]
 8001adc:	e004      	b.n	8001ae8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001ade:	2301      	movs	r3, #1
 8001ae0:	73fb      	strb	r3, [r7, #15]
 8001ae2:	e001      	b.n	8001ae8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001ae4:	2301      	movs	r3, #1
 8001ae6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001ae8:	7bfb      	ldrb	r3, [r7, #15]
}
 8001aea:	4618      	mov	r0, r3
 8001aec:	3710      	adds	r7, #16
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd80      	pop	{r7, pc}
 8001af2:	bf00      	nop
 8001af4:	20000008 	.word	0x20000008
 8001af8:	20000000 	.word	0x20000000
 8001afc:	20000004 	.word	0x20000004

08001b00 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b00:	b480      	push	{r7}
 8001b02:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001b04:	4b06      	ldr	r3, [pc, #24]	@ (8001b20 <HAL_IncTick+0x20>)
 8001b06:	781b      	ldrb	r3, [r3, #0]
 8001b08:	461a      	mov	r2, r3
 8001b0a:	4b06      	ldr	r3, [pc, #24]	@ (8001b24 <HAL_IncTick+0x24>)
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	4413      	add	r3, r2
 8001b10:	4a04      	ldr	r2, [pc, #16]	@ (8001b24 <HAL_IncTick+0x24>)
 8001b12:	6013      	str	r3, [r2, #0]
}
 8001b14:	bf00      	nop
 8001b16:	46bd      	mov	sp, r7
 8001b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1c:	4770      	bx	lr
 8001b1e:	bf00      	nop
 8001b20:	20000008 	.word	0x20000008
 8001b24:	200002e0 	.word	0x200002e0

08001b28 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	af00      	add	r7, sp, #0
  return uwTick;
 8001b2c:	4b03      	ldr	r3, [pc, #12]	@ (8001b3c <HAL_GetTick+0x14>)
 8001b2e:	681b      	ldr	r3, [r3, #0]
}
 8001b30:	4618      	mov	r0, r3
 8001b32:	46bd      	mov	sp, r7
 8001b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b38:	4770      	bx	lr
 8001b3a:	bf00      	nop
 8001b3c:	200002e0 	.word	0x200002e0

08001b40 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b084      	sub	sp, #16
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b48:	f7ff ffee 	bl	8001b28 <HAL_GetTick>
 8001b4c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b58:	d005      	beq.n	8001b66 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001b5a:	4b0a      	ldr	r3, [pc, #40]	@ (8001b84 <HAL_Delay+0x44>)
 8001b5c:	781b      	ldrb	r3, [r3, #0]
 8001b5e:	461a      	mov	r2, r3
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	4413      	add	r3, r2
 8001b64:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001b66:	bf00      	nop
 8001b68:	f7ff ffde 	bl	8001b28 <HAL_GetTick>
 8001b6c:	4602      	mov	r2, r0
 8001b6e:	68bb      	ldr	r3, [r7, #8]
 8001b70:	1ad3      	subs	r3, r2, r3
 8001b72:	68fa      	ldr	r2, [r7, #12]
 8001b74:	429a      	cmp	r2, r3
 8001b76:	d8f7      	bhi.n	8001b68 <HAL_Delay+0x28>
  {
  }
}
 8001b78:	bf00      	nop
 8001b7a:	bf00      	nop
 8001b7c:	3710      	adds	r7, #16
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	bd80      	pop	{r7, pc}
 8001b82:	bf00      	nop
 8001b84:	20000008 	.word	0x20000008

08001b88 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b88:	b480      	push	{r7}
 8001b8a:	b085      	sub	sp, #20
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	f003 0307 	and.w	r3, r3, #7
 8001b96:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b98:	4b0c      	ldr	r3, [pc, #48]	@ (8001bcc <__NVIC_SetPriorityGrouping+0x44>)
 8001b9a:	68db      	ldr	r3, [r3, #12]
 8001b9c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b9e:	68ba      	ldr	r2, [r7, #8]
 8001ba0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001ba4:	4013      	ands	r3, r2
 8001ba6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001bac:	68bb      	ldr	r3, [r7, #8]
 8001bae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001bb0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001bb4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001bb8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001bba:	4a04      	ldr	r2, [pc, #16]	@ (8001bcc <__NVIC_SetPriorityGrouping+0x44>)
 8001bbc:	68bb      	ldr	r3, [r7, #8]
 8001bbe:	60d3      	str	r3, [r2, #12]
}
 8001bc0:	bf00      	nop
 8001bc2:	3714      	adds	r7, #20
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bca:	4770      	bx	lr
 8001bcc:	e000ed00 	.word	0xe000ed00

08001bd0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001bd0:	b480      	push	{r7}
 8001bd2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001bd4:	4b04      	ldr	r3, [pc, #16]	@ (8001be8 <__NVIC_GetPriorityGrouping+0x18>)
 8001bd6:	68db      	ldr	r3, [r3, #12]
 8001bd8:	0a1b      	lsrs	r3, r3, #8
 8001bda:	f003 0307 	and.w	r3, r3, #7
}
 8001bde:	4618      	mov	r0, r3
 8001be0:	46bd      	mov	sp, r7
 8001be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be6:	4770      	bx	lr
 8001be8:	e000ed00 	.word	0xe000ed00

08001bec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001bec:	b480      	push	{r7}
 8001bee:	b083      	sub	sp, #12
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	6039      	str	r1, [r7, #0]
 8001bf6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001bf8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	db0a      	blt.n	8001c16 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c00:	683b      	ldr	r3, [r7, #0]
 8001c02:	b2da      	uxtb	r2, r3
 8001c04:	490c      	ldr	r1, [pc, #48]	@ (8001c38 <__NVIC_SetPriority+0x4c>)
 8001c06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c0a:	0112      	lsls	r2, r2, #4
 8001c0c:	b2d2      	uxtb	r2, r2
 8001c0e:	440b      	add	r3, r1
 8001c10:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c14:	e00a      	b.n	8001c2c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c16:	683b      	ldr	r3, [r7, #0]
 8001c18:	b2da      	uxtb	r2, r3
 8001c1a:	4908      	ldr	r1, [pc, #32]	@ (8001c3c <__NVIC_SetPriority+0x50>)
 8001c1c:	79fb      	ldrb	r3, [r7, #7]
 8001c1e:	f003 030f 	and.w	r3, r3, #15
 8001c22:	3b04      	subs	r3, #4
 8001c24:	0112      	lsls	r2, r2, #4
 8001c26:	b2d2      	uxtb	r2, r2
 8001c28:	440b      	add	r3, r1
 8001c2a:	761a      	strb	r2, [r3, #24]
}
 8001c2c:	bf00      	nop
 8001c2e:	370c      	adds	r7, #12
 8001c30:	46bd      	mov	sp, r7
 8001c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c36:	4770      	bx	lr
 8001c38:	e000e100 	.word	0xe000e100
 8001c3c:	e000ed00 	.word	0xe000ed00

08001c40 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c40:	b480      	push	{r7}
 8001c42:	b089      	sub	sp, #36	@ 0x24
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	60f8      	str	r0, [r7, #12]
 8001c48:	60b9      	str	r1, [r7, #8]
 8001c4a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	f003 0307 	and.w	r3, r3, #7
 8001c52:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c54:	69fb      	ldr	r3, [r7, #28]
 8001c56:	f1c3 0307 	rsb	r3, r3, #7
 8001c5a:	2b04      	cmp	r3, #4
 8001c5c:	bf28      	it	cs
 8001c5e:	2304      	movcs	r3, #4
 8001c60:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c62:	69fb      	ldr	r3, [r7, #28]
 8001c64:	3304      	adds	r3, #4
 8001c66:	2b06      	cmp	r3, #6
 8001c68:	d902      	bls.n	8001c70 <NVIC_EncodePriority+0x30>
 8001c6a:	69fb      	ldr	r3, [r7, #28]
 8001c6c:	3b03      	subs	r3, #3
 8001c6e:	e000      	b.n	8001c72 <NVIC_EncodePriority+0x32>
 8001c70:	2300      	movs	r3, #0
 8001c72:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c74:	f04f 32ff 	mov.w	r2, #4294967295
 8001c78:	69bb      	ldr	r3, [r7, #24]
 8001c7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c7e:	43da      	mvns	r2, r3
 8001c80:	68bb      	ldr	r3, [r7, #8]
 8001c82:	401a      	ands	r2, r3
 8001c84:	697b      	ldr	r3, [r7, #20]
 8001c86:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c88:	f04f 31ff 	mov.w	r1, #4294967295
 8001c8c:	697b      	ldr	r3, [r7, #20]
 8001c8e:	fa01 f303 	lsl.w	r3, r1, r3
 8001c92:	43d9      	mvns	r1, r3
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c98:	4313      	orrs	r3, r2
         );
}
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	3724      	adds	r7, #36	@ 0x24
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca4:	4770      	bx	lr
	...

08001ca8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b082      	sub	sp, #8
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	3b01      	subs	r3, #1
 8001cb4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001cb8:	d301      	bcc.n	8001cbe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001cba:	2301      	movs	r3, #1
 8001cbc:	e00f      	b.n	8001cde <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001cbe:	4a0a      	ldr	r2, [pc, #40]	@ (8001ce8 <SysTick_Config+0x40>)
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	3b01      	subs	r3, #1
 8001cc4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001cc6:	210f      	movs	r1, #15
 8001cc8:	f04f 30ff 	mov.w	r0, #4294967295
 8001ccc:	f7ff ff8e 	bl	8001bec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001cd0:	4b05      	ldr	r3, [pc, #20]	@ (8001ce8 <SysTick_Config+0x40>)
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001cd6:	4b04      	ldr	r3, [pc, #16]	@ (8001ce8 <SysTick_Config+0x40>)
 8001cd8:	2207      	movs	r2, #7
 8001cda:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001cdc:	2300      	movs	r3, #0
}
 8001cde:	4618      	mov	r0, r3
 8001ce0:	3708      	adds	r7, #8
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	bd80      	pop	{r7, pc}
 8001ce6:	bf00      	nop
 8001ce8:	e000e010 	.word	0xe000e010

08001cec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b082      	sub	sp, #8
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001cf4:	6878      	ldr	r0, [r7, #4]
 8001cf6:	f7ff ff47 	bl	8001b88 <__NVIC_SetPriorityGrouping>
}
 8001cfa:	bf00      	nop
 8001cfc:	3708      	adds	r7, #8
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	bd80      	pop	{r7, pc}

08001d02 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d02:	b580      	push	{r7, lr}
 8001d04:	b086      	sub	sp, #24
 8001d06:	af00      	add	r7, sp, #0
 8001d08:	4603      	mov	r3, r0
 8001d0a:	60b9      	str	r1, [r7, #8]
 8001d0c:	607a      	str	r2, [r7, #4]
 8001d0e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001d10:	2300      	movs	r3, #0
 8001d12:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001d14:	f7ff ff5c 	bl	8001bd0 <__NVIC_GetPriorityGrouping>
 8001d18:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d1a:	687a      	ldr	r2, [r7, #4]
 8001d1c:	68b9      	ldr	r1, [r7, #8]
 8001d1e:	6978      	ldr	r0, [r7, #20]
 8001d20:	f7ff ff8e 	bl	8001c40 <NVIC_EncodePriority>
 8001d24:	4602      	mov	r2, r0
 8001d26:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d2a:	4611      	mov	r1, r2
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	f7ff ff5d 	bl	8001bec <__NVIC_SetPriority>
}
 8001d32:	bf00      	nop
 8001d34:	3718      	adds	r7, #24
 8001d36:	46bd      	mov	sp, r7
 8001d38:	bd80      	pop	{r7, pc}

08001d3a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001d3a:	b580      	push	{r7, lr}
 8001d3c:	b082      	sub	sp, #8
 8001d3e:	af00      	add	r7, sp, #0
 8001d40:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001d42:	6878      	ldr	r0, [r7, #4]
 8001d44:	f7ff ffb0 	bl	8001ca8 <SysTick_Config>
 8001d48:	4603      	mov	r3, r0
}
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	3708      	adds	r7, #8
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	bd80      	pop	{r7, pc}
	...

08001d54 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d54:	b480      	push	{r7}
 8001d56:	b087      	sub	sp, #28
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
 8001d5c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001d5e:	2300      	movs	r3, #0
 8001d60:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d62:	e17f      	b.n	8002064 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001d64:	683b      	ldr	r3, [r7, #0]
 8001d66:	681a      	ldr	r2, [r3, #0]
 8001d68:	2101      	movs	r1, #1
 8001d6a:	697b      	ldr	r3, [r7, #20]
 8001d6c:	fa01 f303 	lsl.w	r3, r1, r3
 8001d70:	4013      	ands	r3, r2
 8001d72:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	f000 8171 	beq.w	800205e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001d7c:	683b      	ldr	r3, [r7, #0]
 8001d7e:	685b      	ldr	r3, [r3, #4]
 8001d80:	f003 0303 	and.w	r3, r3, #3
 8001d84:	2b01      	cmp	r3, #1
 8001d86:	d005      	beq.n	8001d94 <HAL_GPIO_Init+0x40>
 8001d88:	683b      	ldr	r3, [r7, #0]
 8001d8a:	685b      	ldr	r3, [r3, #4]
 8001d8c:	f003 0303 	and.w	r3, r3, #3
 8001d90:	2b02      	cmp	r3, #2
 8001d92:	d130      	bne.n	8001df6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	689b      	ldr	r3, [r3, #8]
 8001d98:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001d9a:	697b      	ldr	r3, [r7, #20]
 8001d9c:	005b      	lsls	r3, r3, #1
 8001d9e:	2203      	movs	r2, #3
 8001da0:	fa02 f303 	lsl.w	r3, r2, r3
 8001da4:	43db      	mvns	r3, r3
 8001da6:	693a      	ldr	r2, [r7, #16]
 8001da8:	4013      	ands	r3, r2
 8001daa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001dac:	683b      	ldr	r3, [r7, #0]
 8001dae:	68da      	ldr	r2, [r3, #12]
 8001db0:	697b      	ldr	r3, [r7, #20]
 8001db2:	005b      	lsls	r3, r3, #1
 8001db4:	fa02 f303 	lsl.w	r3, r2, r3
 8001db8:	693a      	ldr	r2, [r7, #16]
 8001dba:	4313      	orrs	r3, r2
 8001dbc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	693a      	ldr	r2, [r7, #16]
 8001dc2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	685b      	ldr	r3, [r3, #4]
 8001dc8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001dca:	2201      	movs	r2, #1
 8001dcc:	697b      	ldr	r3, [r7, #20]
 8001dce:	fa02 f303 	lsl.w	r3, r2, r3
 8001dd2:	43db      	mvns	r3, r3
 8001dd4:	693a      	ldr	r2, [r7, #16]
 8001dd6:	4013      	ands	r3, r2
 8001dd8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001dda:	683b      	ldr	r3, [r7, #0]
 8001ddc:	685b      	ldr	r3, [r3, #4]
 8001dde:	091b      	lsrs	r3, r3, #4
 8001de0:	f003 0201 	and.w	r2, r3, #1
 8001de4:	697b      	ldr	r3, [r7, #20]
 8001de6:	fa02 f303 	lsl.w	r3, r2, r3
 8001dea:	693a      	ldr	r2, [r7, #16]
 8001dec:	4313      	orrs	r3, r2
 8001dee:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	693a      	ldr	r2, [r7, #16]
 8001df4:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001df6:	683b      	ldr	r3, [r7, #0]
 8001df8:	685b      	ldr	r3, [r3, #4]
 8001dfa:	f003 0303 	and.w	r3, r3, #3
 8001dfe:	2b03      	cmp	r3, #3
 8001e00:	d118      	bne.n	8001e34 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e06:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001e08:	2201      	movs	r2, #1
 8001e0a:	697b      	ldr	r3, [r7, #20]
 8001e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e10:	43db      	mvns	r3, r3
 8001e12:	693a      	ldr	r2, [r7, #16]
 8001e14:	4013      	ands	r3, r2
 8001e16:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001e18:	683b      	ldr	r3, [r7, #0]
 8001e1a:	685b      	ldr	r3, [r3, #4]
 8001e1c:	08db      	lsrs	r3, r3, #3
 8001e1e:	f003 0201 	and.w	r2, r3, #1
 8001e22:	697b      	ldr	r3, [r7, #20]
 8001e24:	fa02 f303 	lsl.w	r3, r2, r3
 8001e28:	693a      	ldr	r2, [r7, #16]
 8001e2a:	4313      	orrs	r3, r2
 8001e2c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	693a      	ldr	r2, [r7, #16]
 8001e32:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001e34:	683b      	ldr	r3, [r7, #0]
 8001e36:	685b      	ldr	r3, [r3, #4]
 8001e38:	f003 0303 	and.w	r3, r3, #3
 8001e3c:	2b03      	cmp	r3, #3
 8001e3e:	d017      	beq.n	8001e70 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	68db      	ldr	r3, [r3, #12]
 8001e44:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001e46:	697b      	ldr	r3, [r7, #20]
 8001e48:	005b      	lsls	r3, r3, #1
 8001e4a:	2203      	movs	r2, #3
 8001e4c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e50:	43db      	mvns	r3, r3
 8001e52:	693a      	ldr	r2, [r7, #16]
 8001e54:	4013      	ands	r3, r2
 8001e56:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001e58:	683b      	ldr	r3, [r7, #0]
 8001e5a:	689a      	ldr	r2, [r3, #8]
 8001e5c:	697b      	ldr	r3, [r7, #20]
 8001e5e:	005b      	lsls	r3, r3, #1
 8001e60:	fa02 f303 	lsl.w	r3, r2, r3
 8001e64:	693a      	ldr	r2, [r7, #16]
 8001e66:	4313      	orrs	r3, r2
 8001e68:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	693a      	ldr	r2, [r7, #16]
 8001e6e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e70:	683b      	ldr	r3, [r7, #0]
 8001e72:	685b      	ldr	r3, [r3, #4]
 8001e74:	f003 0303 	and.w	r3, r3, #3
 8001e78:	2b02      	cmp	r3, #2
 8001e7a:	d123      	bne.n	8001ec4 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001e7c:	697b      	ldr	r3, [r7, #20]
 8001e7e:	08da      	lsrs	r2, r3, #3
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	3208      	adds	r2, #8
 8001e84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e88:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001e8a:	697b      	ldr	r3, [r7, #20]
 8001e8c:	f003 0307 	and.w	r3, r3, #7
 8001e90:	009b      	lsls	r3, r3, #2
 8001e92:	220f      	movs	r2, #15
 8001e94:	fa02 f303 	lsl.w	r3, r2, r3
 8001e98:	43db      	mvns	r3, r3
 8001e9a:	693a      	ldr	r2, [r7, #16]
 8001e9c:	4013      	ands	r3, r2
 8001e9e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001ea0:	683b      	ldr	r3, [r7, #0]
 8001ea2:	691a      	ldr	r2, [r3, #16]
 8001ea4:	697b      	ldr	r3, [r7, #20]
 8001ea6:	f003 0307 	and.w	r3, r3, #7
 8001eaa:	009b      	lsls	r3, r3, #2
 8001eac:	fa02 f303 	lsl.w	r3, r2, r3
 8001eb0:	693a      	ldr	r2, [r7, #16]
 8001eb2:	4313      	orrs	r3, r2
 8001eb4:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001eb6:	697b      	ldr	r3, [r7, #20]
 8001eb8:	08da      	lsrs	r2, r3, #3
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	3208      	adds	r2, #8
 8001ebe:	6939      	ldr	r1, [r7, #16]
 8001ec0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001eca:	697b      	ldr	r3, [r7, #20]
 8001ecc:	005b      	lsls	r3, r3, #1
 8001ece:	2203      	movs	r2, #3
 8001ed0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ed4:	43db      	mvns	r3, r3
 8001ed6:	693a      	ldr	r2, [r7, #16]
 8001ed8:	4013      	ands	r3, r2
 8001eda:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001edc:	683b      	ldr	r3, [r7, #0]
 8001ede:	685b      	ldr	r3, [r3, #4]
 8001ee0:	f003 0203 	and.w	r2, r3, #3
 8001ee4:	697b      	ldr	r3, [r7, #20]
 8001ee6:	005b      	lsls	r3, r3, #1
 8001ee8:	fa02 f303 	lsl.w	r3, r2, r3
 8001eec:	693a      	ldr	r2, [r7, #16]
 8001eee:	4313      	orrs	r3, r2
 8001ef0:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	693a      	ldr	r2, [r7, #16]
 8001ef6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001ef8:	683b      	ldr	r3, [r7, #0]
 8001efa:	685b      	ldr	r3, [r3, #4]
 8001efc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	f000 80ac 	beq.w	800205e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f06:	4b5f      	ldr	r3, [pc, #380]	@ (8002084 <HAL_GPIO_Init+0x330>)
 8001f08:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f0a:	4a5e      	ldr	r2, [pc, #376]	@ (8002084 <HAL_GPIO_Init+0x330>)
 8001f0c:	f043 0301 	orr.w	r3, r3, #1
 8001f10:	6613      	str	r3, [r2, #96]	@ 0x60
 8001f12:	4b5c      	ldr	r3, [pc, #368]	@ (8002084 <HAL_GPIO_Init+0x330>)
 8001f14:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f16:	f003 0301 	and.w	r3, r3, #1
 8001f1a:	60bb      	str	r3, [r7, #8]
 8001f1c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001f1e:	4a5a      	ldr	r2, [pc, #360]	@ (8002088 <HAL_GPIO_Init+0x334>)
 8001f20:	697b      	ldr	r3, [r7, #20]
 8001f22:	089b      	lsrs	r3, r3, #2
 8001f24:	3302      	adds	r3, #2
 8001f26:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f2a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001f2c:	697b      	ldr	r3, [r7, #20]
 8001f2e:	f003 0303 	and.w	r3, r3, #3
 8001f32:	009b      	lsls	r3, r3, #2
 8001f34:	220f      	movs	r2, #15
 8001f36:	fa02 f303 	lsl.w	r3, r2, r3
 8001f3a:	43db      	mvns	r3, r3
 8001f3c:	693a      	ldr	r2, [r7, #16]
 8001f3e:	4013      	ands	r3, r2
 8001f40:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001f48:	d025      	beq.n	8001f96 <HAL_GPIO_Init+0x242>
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	4a4f      	ldr	r2, [pc, #316]	@ (800208c <HAL_GPIO_Init+0x338>)
 8001f4e:	4293      	cmp	r3, r2
 8001f50:	d01f      	beq.n	8001f92 <HAL_GPIO_Init+0x23e>
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	4a4e      	ldr	r2, [pc, #312]	@ (8002090 <HAL_GPIO_Init+0x33c>)
 8001f56:	4293      	cmp	r3, r2
 8001f58:	d019      	beq.n	8001f8e <HAL_GPIO_Init+0x23a>
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	4a4d      	ldr	r2, [pc, #308]	@ (8002094 <HAL_GPIO_Init+0x340>)
 8001f5e:	4293      	cmp	r3, r2
 8001f60:	d013      	beq.n	8001f8a <HAL_GPIO_Init+0x236>
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	4a4c      	ldr	r2, [pc, #304]	@ (8002098 <HAL_GPIO_Init+0x344>)
 8001f66:	4293      	cmp	r3, r2
 8001f68:	d00d      	beq.n	8001f86 <HAL_GPIO_Init+0x232>
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	4a4b      	ldr	r2, [pc, #300]	@ (800209c <HAL_GPIO_Init+0x348>)
 8001f6e:	4293      	cmp	r3, r2
 8001f70:	d007      	beq.n	8001f82 <HAL_GPIO_Init+0x22e>
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	4a4a      	ldr	r2, [pc, #296]	@ (80020a0 <HAL_GPIO_Init+0x34c>)
 8001f76:	4293      	cmp	r3, r2
 8001f78:	d101      	bne.n	8001f7e <HAL_GPIO_Init+0x22a>
 8001f7a:	2306      	movs	r3, #6
 8001f7c:	e00c      	b.n	8001f98 <HAL_GPIO_Init+0x244>
 8001f7e:	2307      	movs	r3, #7
 8001f80:	e00a      	b.n	8001f98 <HAL_GPIO_Init+0x244>
 8001f82:	2305      	movs	r3, #5
 8001f84:	e008      	b.n	8001f98 <HAL_GPIO_Init+0x244>
 8001f86:	2304      	movs	r3, #4
 8001f88:	e006      	b.n	8001f98 <HAL_GPIO_Init+0x244>
 8001f8a:	2303      	movs	r3, #3
 8001f8c:	e004      	b.n	8001f98 <HAL_GPIO_Init+0x244>
 8001f8e:	2302      	movs	r3, #2
 8001f90:	e002      	b.n	8001f98 <HAL_GPIO_Init+0x244>
 8001f92:	2301      	movs	r3, #1
 8001f94:	e000      	b.n	8001f98 <HAL_GPIO_Init+0x244>
 8001f96:	2300      	movs	r3, #0
 8001f98:	697a      	ldr	r2, [r7, #20]
 8001f9a:	f002 0203 	and.w	r2, r2, #3
 8001f9e:	0092      	lsls	r2, r2, #2
 8001fa0:	4093      	lsls	r3, r2
 8001fa2:	693a      	ldr	r2, [r7, #16]
 8001fa4:	4313      	orrs	r3, r2
 8001fa6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001fa8:	4937      	ldr	r1, [pc, #220]	@ (8002088 <HAL_GPIO_Init+0x334>)
 8001faa:	697b      	ldr	r3, [r7, #20]
 8001fac:	089b      	lsrs	r3, r3, #2
 8001fae:	3302      	adds	r3, #2
 8001fb0:	693a      	ldr	r2, [r7, #16]
 8001fb2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001fb6:	4b3b      	ldr	r3, [pc, #236]	@ (80020a4 <HAL_GPIO_Init+0x350>)
 8001fb8:	689b      	ldr	r3, [r3, #8]
 8001fba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	43db      	mvns	r3, r3
 8001fc0:	693a      	ldr	r2, [r7, #16]
 8001fc2:	4013      	ands	r3, r2
 8001fc4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001fc6:	683b      	ldr	r3, [r7, #0]
 8001fc8:	685b      	ldr	r3, [r3, #4]
 8001fca:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d003      	beq.n	8001fda <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001fd2:	693a      	ldr	r2, [r7, #16]
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	4313      	orrs	r3, r2
 8001fd8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001fda:	4a32      	ldr	r2, [pc, #200]	@ (80020a4 <HAL_GPIO_Init+0x350>)
 8001fdc:	693b      	ldr	r3, [r7, #16]
 8001fde:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001fe0:	4b30      	ldr	r3, [pc, #192]	@ (80020a4 <HAL_GPIO_Init+0x350>)
 8001fe2:	68db      	ldr	r3, [r3, #12]
 8001fe4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	43db      	mvns	r3, r3
 8001fea:	693a      	ldr	r2, [r7, #16]
 8001fec:	4013      	ands	r3, r2
 8001fee:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001ff0:	683b      	ldr	r3, [r7, #0]
 8001ff2:	685b      	ldr	r3, [r3, #4]
 8001ff4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d003      	beq.n	8002004 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001ffc:	693a      	ldr	r2, [r7, #16]
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	4313      	orrs	r3, r2
 8002002:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002004:	4a27      	ldr	r2, [pc, #156]	@ (80020a4 <HAL_GPIO_Init+0x350>)
 8002006:	693b      	ldr	r3, [r7, #16]
 8002008:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800200a:	4b26      	ldr	r3, [pc, #152]	@ (80020a4 <HAL_GPIO_Init+0x350>)
 800200c:	685b      	ldr	r3, [r3, #4]
 800200e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	43db      	mvns	r3, r3
 8002014:	693a      	ldr	r2, [r7, #16]
 8002016:	4013      	ands	r3, r2
 8002018:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800201a:	683b      	ldr	r3, [r7, #0]
 800201c:	685b      	ldr	r3, [r3, #4]
 800201e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002022:	2b00      	cmp	r3, #0
 8002024:	d003      	beq.n	800202e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002026:	693a      	ldr	r2, [r7, #16]
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	4313      	orrs	r3, r2
 800202c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800202e:	4a1d      	ldr	r2, [pc, #116]	@ (80020a4 <HAL_GPIO_Init+0x350>)
 8002030:	693b      	ldr	r3, [r7, #16]
 8002032:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002034:	4b1b      	ldr	r3, [pc, #108]	@ (80020a4 <HAL_GPIO_Init+0x350>)
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	43db      	mvns	r3, r3
 800203e:	693a      	ldr	r2, [r7, #16]
 8002040:	4013      	ands	r3, r2
 8002042:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	685b      	ldr	r3, [r3, #4]
 8002048:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800204c:	2b00      	cmp	r3, #0
 800204e:	d003      	beq.n	8002058 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002050:	693a      	ldr	r2, [r7, #16]
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	4313      	orrs	r3, r2
 8002056:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002058:	4a12      	ldr	r2, [pc, #72]	@ (80020a4 <HAL_GPIO_Init+0x350>)
 800205a:	693b      	ldr	r3, [r7, #16]
 800205c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800205e:	697b      	ldr	r3, [r7, #20]
 8002060:	3301      	adds	r3, #1
 8002062:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002064:	683b      	ldr	r3, [r7, #0]
 8002066:	681a      	ldr	r2, [r3, #0]
 8002068:	697b      	ldr	r3, [r7, #20]
 800206a:	fa22 f303 	lsr.w	r3, r2, r3
 800206e:	2b00      	cmp	r3, #0
 8002070:	f47f ae78 	bne.w	8001d64 <HAL_GPIO_Init+0x10>
  }
}
 8002074:	bf00      	nop
 8002076:	bf00      	nop
 8002078:	371c      	adds	r7, #28
 800207a:	46bd      	mov	sp, r7
 800207c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002080:	4770      	bx	lr
 8002082:	bf00      	nop
 8002084:	40021000 	.word	0x40021000
 8002088:	40010000 	.word	0x40010000
 800208c:	48000400 	.word	0x48000400
 8002090:	48000800 	.word	0x48000800
 8002094:	48000c00 	.word	0x48000c00
 8002098:	48001000 	.word	0x48001000
 800209c:	48001400 	.word	0x48001400
 80020a0:	48001800 	.word	0x48001800
 80020a4:	40010400 	.word	0x40010400

080020a8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80020a8:	b480      	push	{r7}
 80020aa:	b083      	sub	sp, #12
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
 80020b0:	460b      	mov	r3, r1
 80020b2:	807b      	strh	r3, [r7, #2]
 80020b4:	4613      	mov	r3, r2
 80020b6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80020b8:	787b      	ldrb	r3, [r7, #1]
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d003      	beq.n	80020c6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80020be:	887a      	ldrh	r2, [r7, #2]
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80020c4:	e002      	b.n	80020cc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80020c6:	887a      	ldrh	r2, [r7, #2]
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80020cc:	bf00      	nop
 80020ce:	370c      	adds	r7, #12
 80020d0:	46bd      	mov	sp, r7
 80020d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d6:	4770      	bx	lr

080020d8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80020d8:	b480      	push	{r7}
 80020da:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80020dc:	4b04      	ldr	r3, [pc, #16]	@ (80020f0 <HAL_PWREx_GetVoltageRange+0x18>)
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80020e4:	4618      	mov	r0, r3
 80020e6:	46bd      	mov	sp, r7
 80020e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ec:	4770      	bx	lr
 80020ee:	bf00      	nop
 80020f0:	40007000 	.word	0x40007000

080020f4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80020f4:	b480      	push	{r7}
 80020f6:	b085      	sub	sp, #20
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002102:	d130      	bne.n	8002166 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002104:	4b23      	ldr	r3, [pc, #140]	@ (8002194 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800210c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002110:	d038      	beq.n	8002184 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002112:	4b20      	ldr	r3, [pc, #128]	@ (8002194 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800211a:	4a1e      	ldr	r2, [pc, #120]	@ (8002194 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800211c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002120:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002122:	4b1d      	ldr	r3, [pc, #116]	@ (8002198 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	2232      	movs	r2, #50	@ 0x32
 8002128:	fb02 f303 	mul.w	r3, r2, r3
 800212c:	4a1b      	ldr	r2, [pc, #108]	@ (800219c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800212e:	fba2 2303 	umull	r2, r3, r2, r3
 8002132:	0c9b      	lsrs	r3, r3, #18
 8002134:	3301      	adds	r3, #1
 8002136:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002138:	e002      	b.n	8002140 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	3b01      	subs	r3, #1
 800213e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002140:	4b14      	ldr	r3, [pc, #80]	@ (8002194 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002142:	695b      	ldr	r3, [r3, #20]
 8002144:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002148:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800214c:	d102      	bne.n	8002154 <HAL_PWREx_ControlVoltageScaling+0x60>
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	2b00      	cmp	r3, #0
 8002152:	d1f2      	bne.n	800213a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002154:	4b0f      	ldr	r3, [pc, #60]	@ (8002194 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002156:	695b      	ldr	r3, [r3, #20]
 8002158:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800215c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002160:	d110      	bne.n	8002184 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002162:	2303      	movs	r3, #3
 8002164:	e00f      	b.n	8002186 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002166:	4b0b      	ldr	r3, [pc, #44]	@ (8002194 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800216e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002172:	d007      	beq.n	8002184 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002174:	4b07      	ldr	r3, [pc, #28]	@ (8002194 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800217c:	4a05      	ldr	r2, [pc, #20]	@ (8002194 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800217e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002182:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002184:	2300      	movs	r3, #0
}
 8002186:	4618      	mov	r0, r3
 8002188:	3714      	adds	r7, #20
 800218a:	46bd      	mov	sp, r7
 800218c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002190:	4770      	bx	lr
 8002192:	bf00      	nop
 8002194:	40007000 	.word	0x40007000
 8002198:	20000000 	.word	0x20000000
 800219c:	431bde83 	.word	0x431bde83

080021a0 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b088      	sub	sp, #32
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d101      	bne.n	80021b2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80021ae:	2301      	movs	r3, #1
 80021b0:	e3ca      	b.n	8002948 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80021b2:	4b97      	ldr	r3, [pc, #604]	@ (8002410 <HAL_RCC_OscConfig+0x270>)
 80021b4:	689b      	ldr	r3, [r3, #8]
 80021b6:	f003 030c 	and.w	r3, r3, #12
 80021ba:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80021bc:	4b94      	ldr	r3, [pc, #592]	@ (8002410 <HAL_RCC_OscConfig+0x270>)
 80021be:	68db      	ldr	r3, [r3, #12]
 80021c0:	f003 0303 	and.w	r3, r3, #3
 80021c4:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	f003 0310 	and.w	r3, r3, #16
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	f000 80e4 	beq.w	800239c <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80021d4:	69bb      	ldr	r3, [r7, #24]
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d007      	beq.n	80021ea <HAL_RCC_OscConfig+0x4a>
 80021da:	69bb      	ldr	r3, [r7, #24]
 80021dc:	2b0c      	cmp	r3, #12
 80021de:	f040 808b 	bne.w	80022f8 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80021e2:	697b      	ldr	r3, [r7, #20]
 80021e4:	2b01      	cmp	r3, #1
 80021e6:	f040 8087 	bne.w	80022f8 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80021ea:	4b89      	ldr	r3, [pc, #548]	@ (8002410 <HAL_RCC_OscConfig+0x270>)
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	f003 0302 	and.w	r3, r3, #2
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d005      	beq.n	8002202 <HAL_RCC_OscConfig+0x62>
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	699b      	ldr	r3, [r3, #24]
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d101      	bne.n	8002202 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80021fe:	2301      	movs	r3, #1
 8002200:	e3a2      	b.n	8002948 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	6a1a      	ldr	r2, [r3, #32]
 8002206:	4b82      	ldr	r3, [pc, #520]	@ (8002410 <HAL_RCC_OscConfig+0x270>)
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	f003 0308 	and.w	r3, r3, #8
 800220e:	2b00      	cmp	r3, #0
 8002210:	d004      	beq.n	800221c <HAL_RCC_OscConfig+0x7c>
 8002212:	4b7f      	ldr	r3, [pc, #508]	@ (8002410 <HAL_RCC_OscConfig+0x270>)
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800221a:	e005      	b.n	8002228 <HAL_RCC_OscConfig+0x88>
 800221c:	4b7c      	ldr	r3, [pc, #496]	@ (8002410 <HAL_RCC_OscConfig+0x270>)
 800221e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002222:	091b      	lsrs	r3, r3, #4
 8002224:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002228:	4293      	cmp	r3, r2
 800222a:	d223      	bcs.n	8002274 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	6a1b      	ldr	r3, [r3, #32]
 8002230:	4618      	mov	r0, r3
 8002232:	f000 fd55 	bl	8002ce0 <RCC_SetFlashLatencyFromMSIRange>
 8002236:	4603      	mov	r3, r0
 8002238:	2b00      	cmp	r3, #0
 800223a:	d001      	beq.n	8002240 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 800223c:	2301      	movs	r3, #1
 800223e:	e383      	b.n	8002948 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002240:	4b73      	ldr	r3, [pc, #460]	@ (8002410 <HAL_RCC_OscConfig+0x270>)
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	4a72      	ldr	r2, [pc, #456]	@ (8002410 <HAL_RCC_OscConfig+0x270>)
 8002246:	f043 0308 	orr.w	r3, r3, #8
 800224a:	6013      	str	r3, [r2, #0]
 800224c:	4b70      	ldr	r3, [pc, #448]	@ (8002410 <HAL_RCC_OscConfig+0x270>)
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	6a1b      	ldr	r3, [r3, #32]
 8002258:	496d      	ldr	r1, [pc, #436]	@ (8002410 <HAL_RCC_OscConfig+0x270>)
 800225a:	4313      	orrs	r3, r2
 800225c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800225e:	4b6c      	ldr	r3, [pc, #432]	@ (8002410 <HAL_RCC_OscConfig+0x270>)
 8002260:	685b      	ldr	r3, [r3, #4]
 8002262:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	69db      	ldr	r3, [r3, #28]
 800226a:	021b      	lsls	r3, r3, #8
 800226c:	4968      	ldr	r1, [pc, #416]	@ (8002410 <HAL_RCC_OscConfig+0x270>)
 800226e:	4313      	orrs	r3, r2
 8002270:	604b      	str	r3, [r1, #4]
 8002272:	e025      	b.n	80022c0 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002274:	4b66      	ldr	r3, [pc, #408]	@ (8002410 <HAL_RCC_OscConfig+0x270>)
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	4a65      	ldr	r2, [pc, #404]	@ (8002410 <HAL_RCC_OscConfig+0x270>)
 800227a:	f043 0308 	orr.w	r3, r3, #8
 800227e:	6013      	str	r3, [r2, #0]
 8002280:	4b63      	ldr	r3, [pc, #396]	@ (8002410 <HAL_RCC_OscConfig+0x270>)
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	6a1b      	ldr	r3, [r3, #32]
 800228c:	4960      	ldr	r1, [pc, #384]	@ (8002410 <HAL_RCC_OscConfig+0x270>)
 800228e:	4313      	orrs	r3, r2
 8002290:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002292:	4b5f      	ldr	r3, [pc, #380]	@ (8002410 <HAL_RCC_OscConfig+0x270>)
 8002294:	685b      	ldr	r3, [r3, #4]
 8002296:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	69db      	ldr	r3, [r3, #28]
 800229e:	021b      	lsls	r3, r3, #8
 80022a0:	495b      	ldr	r1, [pc, #364]	@ (8002410 <HAL_RCC_OscConfig+0x270>)
 80022a2:	4313      	orrs	r3, r2
 80022a4:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80022a6:	69bb      	ldr	r3, [r7, #24]
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d109      	bne.n	80022c0 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	6a1b      	ldr	r3, [r3, #32]
 80022b0:	4618      	mov	r0, r3
 80022b2:	f000 fd15 	bl	8002ce0 <RCC_SetFlashLatencyFromMSIRange>
 80022b6:	4603      	mov	r3, r0
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d001      	beq.n	80022c0 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80022bc:	2301      	movs	r3, #1
 80022be:	e343      	b.n	8002948 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80022c0:	f000 fc4a 	bl	8002b58 <HAL_RCC_GetSysClockFreq>
 80022c4:	4602      	mov	r2, r0
 80022c6:	4b52      	ldr	r3, [pc, #328]	@ (8002410 <HAL_RCC_OscConfig+0x270>)
 80022c8:	689b      	ldr	r3, [r3, #8]
 80022ca:	091b      	lsrs	r3, r3, #4
 80022cc:	f003 030f 	and.w	r3, r3, #15
 80022d0:	4950      	ldr	r1, [pc, #320]	@ (8002414 <HAL_RCC_OscConfig+0x274>)
 80022d2:	5ccb      	ldrb	r3, [r1, r3]
 80022d4:	f003 031f 	and.w	r3, r3, #31
 80022d8:	fa22 f303 	lsr.w	r3, r2, r3
 80022dc:	4a4e      	ldr	r2, [pc, #312]	@ (8002418 <HAL_RCC_OscConfig+0x278>)
 80022de:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80022e0:	4b4e      	ldr	r3, [pc, #312]	@ (800241c <HAL_RCC_OscConfig+0x27c>)
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	4618      	mov	r0, r3
 80022e6:	f7ff fbcf 	bl	8001a88 <HAL_InitTick>
 80022ea:	4603      	mov	r3, r0
 80022ec:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80022ee:	7bfb      	ldrb	r3, [r7, #15]
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d052      	beq.n	800239a <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80022f4:	7bfb      	ldrb	r3, [r7, #15]
 80022f6:	e327      	b.n	8002948 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	699b      	ldr	r3, [r3, #24]
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d032      	beq.n	8002366 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002300:	4b43      	ldr	r3, [pc, #268]	@ (8002410 <HAL_RCC_OscConfig+0x270>)
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	4a42      	ldr	r2, [pc, #264]	@ (8002410 <HAL_RCC_OscConfig+0x270>)
 8002306:	f043 0301 	orr.w	r3, r3, #1
 800230a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800230c:	f7ff fc0c 	bl	8001b28 <HAL_GetTick>
 8002310:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002312:	e008      	b.n	8002326 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002314:	f7ff fc08 	bl	8001b28 <HAL_GetTick>
 8002318:	4602      	mov	r2, r0
 800231a:	693b      	ldr	r3, [r7, #16]
 800231c:	1ad3      	subs	r3, r2, r3
 800231e:	2b02      	cmp	r3, #2
 8002320:	d901      	bls.n	8002326 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002322:	2303      	movs	r3, #3
 8002324:	e310      	b.n	8002948 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002326:	4b3a      	ldr	r3, [pc, #232]	@ (8002410 <HAL_RCC_OscConfig+0x270>)
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	f003 0302 	and.w	r3, r3, #2
 800232e:	2b00      	cmp	r3, #0
 8002330:	d0f0      	beq.n	8002314 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002332:	4b37      	ldr	r3, [pc, #220]	@ (8002410 <HAL_RCC_OscConfig+0x270>)
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	4a36      	ldr	r2, [pc, #216]	@ (8002410 <HAL_RCC_OscConfig+0x270>)
 8002338:	f043 0308 	orr.w	r3, r3, #8
 800233c:	6013      	str	r3, [r2, #0]
 800233e:	4b34      	ldr	r3, [pc, #208]	@ (8002410 <HAL_RCC_OscConfig+0x270>)
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	6a1b      	ldr	r3, [r3, #32]
 800234a:	4931      	ldr	r1, [pc, #196]	@ (8002410 <HAL_RCC_OscConfig+0x270>)
 800234c:	4313      	orrs	r3, r2
 800234e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002350:	4b2f      	ldr	r3, [pc, #188]	@ (8002410 <HAL_RCC_OscConfig+0x270>)
 8002352:	685b      	ldr	r3, [r3, #4]
 8002354:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	69db      	ldr	r3, [r3, #28]
 800235c:	021b      	lsls	r3, r3, #8
 800235e:	492c      	ldr	r1, [pc, #176]	@ (8002410 <HAL_RCC_OscConfig+0x270>)
 8002360:	4313      	orrs	r3, r2
 8002362:	604b      	str	r3, [r1, #4]
 8002364:	e01a      	b.n	800239c <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002366:	4b2a      	ldr	r3, [pc, #168]	@ (8002410 <HAL_RCC_OscConfig+0x270>)
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	4a29      	ldr	r2, [pc, #164]	@ (8002410 <HAL_RCC_OscConfig+0x270>)
 800236c:	f023 0301 	bic.w	r3, r3, #1
 8002370:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002372:	f7ff fbd9 	bl	8001b28 <HAL_GetTick>
 8002376:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002378:	e008      	b.n	800238c <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800237a:	f7ff fbd5 	bl	8001b28 <HAL_GetTick>
 800237e:	4602      	mov	r2, r0
 8002380:	693b      	ldr	r3, [r7, #16]
 8002382:	1ad3      	subs	r3, r2, r3
 8002384:	2b02      	cmp	r3, #2
 8002386:	d901      	bls.n	800238c <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002388:	2303      	movs	r3, #3
 800238a:	e2dd      	b.n	8002948 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800238c:	4b20      	ldr	r3, [pc, #128]	@ (8002410 <HAL_RCC_OscConfig+0x270>)
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	f003 0302 	and.w	r3, r3, #2
 8002394:	2b00      	cmp	r3, #0
 8002396:	d1f0      	bne.n	800237a <HAL_RCC_OscConfig+0x1da>
 8002398:	e000      	b.n	800239c <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800239a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	f003 0301 	and.w	r3, r3, #1
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d074      	beq.n	8002492 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80023a8:	69bb      	ldr	r3, [r7, #24]
 80023aa:	2b08      	cmp	r3, #8
 80023ac:	d005      	beq.n	80023ba <HAL_RCC_OscConfig+0x21a>
 80023ae:	69bb      	ldr	r3, [r7, #24]
 80023b0:	2b0c      	cmp	r3, #12
 80023b2:	d10e      	bne.n	80023d2 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80023b4:	697b      	ldr	r3, [r7, #20]
 80023b6:	2b03      	cmp	r3, #3
 80023b8:	d10b      	bne.n	80023d2 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023ba:	4b15      	ldr	r3, [pc, #84]	@ (8002410 <HAL_RCC_OscConfig+0x270>)
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d064      	beq.n	8002490 <HAL_RCC_OscConfig+0x2f0>
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	685b      	ldr	r3, [r3, #4]
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d160      	bne.n	8002490 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80023ce:	2301      	movs	r3, #1
 80023d0:	e2ba      	b.n	8002948 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	685b      	ldr	r3, [r3, #4]
 80023d6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80023da:	d106      	bne.n	80023ea <HAL_RCC_OscConfig+0x24a>
 80023dc:	4b0c      	ldr	r3, [pc, #48]	@ (8002410 <HAL_RCC_OscConfig+0x270>)
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	4a0b      	ldr	r2, [pc, #44]	@ (8002410 <HAL_RCC_OscConfig+0x270>)
 80023e2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80023e6:	6013      	str	r3, [r2, #0]
 80023e8:	e026      	b.n	8002438 <HAL_RCC_OscConfig+0x298>
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	685b      	ldr	r3, [r3, #4]
 80023ee:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80023f2:	d115      	bne.n	8002420 <HAL_RCC_OscConfig+0x280>
 80023f4:	4b06      	ldr	r3, [pc, #24]	@ (8002410 <HAL_RCC_OscConfig+0x270>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	4a05      	ldr	r2, [pc, #20]	@ (8002410 <HAL_RCC_OscConfig+0x270>)
 80023fa:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80023fe:	6013      	str	r3, [r2, #0]
 8002400:	4b03      	ldr	r3, [pc, #12]	@ (8002410 <HAL_RCC_OscConfig+0x270>)
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	4a02      	ldr	r2, [pc, #8]	@ (8002410 <HAL_RCC_OscConfig+0x270>)
 8002406:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800240a:	6013      	str	r3, [r2, #0]
 800240c:	e014      	b.n	8002438 <HAL_RCC_OscConfig+0x298>
 800240e:	bf00      	nop
 8002410:	40021000 	.word	0x40021000
 8002414:	080094c8 	.word	0x080094c8
 8002418:	20000000 	.word	0x20000000
 800241c:	20000004 	.word	0x20000004
 8002420:	4ba0      	ldr	r3, [pc, #640]	@ (80026a4 <HAL_RCC_OscConfig+0x504>)
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	4a9f      	ldr	r2, [pc, #636]	@ (80026a4 <HAL_RCC_OscConfig+0x504>)
 8002426:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800242a:	6013      	str	r3, [r2, #0]
 800242c:	4b9d      	ldr	r3, [pc, #628]	@ (80026a4 <HAL_RCC_OscConfig+0x504>)
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	4a9c      	ldr	r2, [pc, #624]	@ (80026a4 <HAL_RCC_OscConfig+0x504>)
 8002432:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002436:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	685b      	ldr	r3, [r3, #4]
 800243c:	2b00      	cmp	r3, #0
 800243e:	d013      	beq.n	8002468 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002440:	f7ff fb72 	bl	8001b28 <HAL_GetTick>
 8002444:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002446:	e008      	b.n	800245a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002448:	f7ff fb6e 	bl	8001b28 <HAL_GetTick>
 800244c:	4602      	mov	r2, r0
 800244e:	693b      	ldr	r3, [r7, #16]
 8002450:	1ad3      	subs	r3, r2, r3
 8002452:	2b64      	cmp	r3, #100	@ 0x64
 8002454:	d901      	bls.n	800245a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002456:	2303      	movs	r3, #3
 8002458:	e276      	b.n	8002948 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800245a:	4b92      	ldr	r3, [pc, #584]	@ (80026a4 <HAL_RCC_OscConfig+0x504>)
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002462:	2b00      	cmp	r3, #0
 8002464:	d0f0      	beq.n	8002448 <HAL_RCC_OscConfig+0x2a8>
 8002466:	e014      	b.n	8002492 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002468:	f7ff fb5e 	bl	8001b28 <HAL_GetTick>
 800246c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800246e:	e008      	b.n	8002482 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002470:	f7ff fb5a 	bl	8001b28 <HAL_GetTick>
 8002474:	4602      	mov	r2, r0
 8002476:	693b      	ldr	r3, [r7, #16]
 8002478:	1ad3      	subs	r3, r2, r3
 800247a:	2b64      	cmp	r3, #100	@ 0x64
 800247c:	d901      	bls.n	8002482 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800247e:	2303      	movs	r3, #3
 8002480:	e262      	b.n	8002948 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002482:	4b88      	ldr	r3, [pc, #544]	@ (80026a4 <HAL_RCC_OscConfig+0x504>)
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800248a:	2b00      	cmp	r3, #0
 800248c:	d1f0      	bne.n	8002470 <HAL_RCC_OscConfig+0x2d0>
 800248e:	e000      	b.n	8002492 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002490:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f003 0302 	and.w	r3, r3, #2
 800249a:	2b00      	cmp	r3, #0
 800249c:	d060      	beq.n	8002560 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800249e:	69bb      	ldr	r3, [r7, #24]
 80024a0:	2b04      	cmp	r3, #4
 80024a2:	d005      	beq.n	80024b0 <HAL_RCC_OscConfig+0x310>
 80024a4:	69bb      	ldr	r3, [r7, #24]
 80024a6:	2b0c      	cmp	r3, #12
 80024a8:	d119      	bne.n	80024de <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80024aa:	697b      	ldr	r3, [r7, #20]
 80024ac:	2b02      	cmp	r3, #2
 80024ae:	d116      	bne.n	80024de <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80024b0:	4b7c      	ldr	r3, [pc, #496]	@ (80026a4 <HAL_RCC_OscConfig+0x504>)
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d005      	beq.n	80024c8 <HAL_RCC_OscConfig+0x328>
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	68db      	ldr	r3, [r3, #12]
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d101      	bne.n	80024c8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80024c4:	2301      	movs	r3, #1
 80024c6:	e23f      	b.n	8002948 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024c8:	4b76      	ldr	r3, [pc, #472]	@ (80026a4 <HAL_RCC_OscConfig+0x504>)
 80024ca:	685b      	ldr	r3, [r3, #4]
 80024cc:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	691b      	ldr	r3, [r3, #16]
 80024d4:	061b      	lsls	r3, r3, #24
 80024d6:	4973      	ldr	r1, [pc, #460]	@ (80026a4 <HAL_RCC_OscConfig+0x504>)
 80024d8:	4313      	orrs	r3, r2
 80024da:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80024dc:	e040      	b.n	8002560 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	68db      	ldr	r3, [r3, #12]
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d023      	beq.n	800252e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80024e6:	4b6f      	ldr	r3, [pc, #444]	@ (80026a4 <HAL_RCC_OscConfig+0x504>)
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	4a6e      	ldr	r2, [pc, #440]	@ (80026a4 <HAL_RCC_OscConfig+0x504>)
 80024ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80024f0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024f2:	f7ff fb19 	bl	8001b28 <HAL_GetTick>
 80024f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80024f8:	e008      	b.n	800250c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80024fa:	f7ff fb15 	bl	8001b28 <HAL_GetTick>
 80024fe:	4602      	mov	r2, r0
 8002500:	693b      	ldr	r3, [r7, #16]
 8002502:	1ad3      	subs	r3, r2, r3
 8002504:	2b02      	cmp	r3, #2
 8002506:	d901      	bls.n	800250c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002508:	2303      	movs	r3, #3
 800250a:	e21d      	b.n	8002948 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800250c:	4b65      	ldr	r3, [pc, #404]	@ (80026a4 <HAL_RCC_OscConfig+0x504>)
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002514:	2b00      	cmp	r3, #0
 8002516:	d0f0      	beq.n	80024fa <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002518:	4b62      	ldr	r3, [pc, #392]	@ (80026a4 <HAL_RCC_OscConfig+0x504>)
 800251a:	685b      	ldr	r3, [r3, #4]
 800251c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	691b      	ldr	r3, [r3, #16]
 8002524:	061b      	lsls	r3, r3, #24
 8002526:	495f      	ldr	r1, [pc, #380]	@ (80026a4 <HAL_RCC_OscConfig+0x504>)
 8002528:	4313      	orrs	r3, r2
 800252a:	604b      	str	r3, [r1, #4]
 800252c:	e018      	b.n	8002560 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800252e:	4b5d      	ldr	r3, [pc, #372]	@ (80026a4 <HAL_RCC_OscConfig+0x504>)
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	4a5c      	ldr	r2, [pc, #368]	@ (80026a4 <HAL_RCC_OscConfig+0x504>)
 8002534:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002538:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800253a:	f7ff faf5 	bl	8001b28 <HAL_GetTick>
 800253e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002540:	e008      	b.n	8002554 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002542:	f7ff faf1 	bl	8001b28 <HAL_GetTick>
 8002546:	4602      	mov	r2, r0
 8002548:	693b      	ldr	r3, [r7, #16]
 800254a:	1ad3      	subs	r3, r2, r3
 800254c:	2b02      	cmp	r3, #2
 800254e:	d901      	bls.n	8002554 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002550:	2303      	movs	r3, #3
 8002552:	e1f9      	b.n	8002948 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002554:	4b53      	ldr	r3, [pc, #332]	@ (80026a4 <HAL_RCC_OscConfig+0x504>)
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800255c:	2b00      	cmp	r3, #0
 800255e:	d1f0      	bne.n	8002542 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	f003 0308 	and.w	r3, r3, #8
 8002568:	2b00      	cmp	r3, #0
 800256a:	d03c      	beq.n	80025e6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	695b      	ldr	r3, [r3, #20]
 8002570:	2b00      	cmp	r3, #0
 8002572:	d01c      	beq.n	80025ae <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002574:	4b4b      	ldr	r3, [pc, #300]	@ (80026a4 <HAL_RCC_OscConfig+0x504>)
 8002576:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800257a:	4a4a      	ldr	r2, [pc, #296]	@ (80026a4 <HAL_RCC_OscConfig+0x504>)
 800257c:	f043 0301 	orr.w	r3, r3, #1
 8002580:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002584:	f7ff fad0 	bl	8001b28 <HAL_GetTick>
 8002588:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800258a:	e008      	b.n	800259e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800258c:	f7ff facc 	bl	8001b28 <HAL_GetTick>
 8002590:	4602      	mov	r2, r0
 8002592:	693b      	ldr	r3, [r7, #16]
 8002594:	1ad3      	subs	r3, r2, r3
 8002596:	2b02      	cmp	r3, #2
 8002598:	d901      	bls.n	800259e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800259a:	2303      	movs	r3, #3
 800259c:	e1d4      	b.n	8002948 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800259e:	4b41      	ldr	r3, [pc, #260]	@ (80026a4 <HAL_RCC_OscConfig+0x504>)
 80025a0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80025a4:	f003 0302 	and.w	r3, r3, #2
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d0ef      	beq.n	800258c <HAL_RCC_OscConfig+0x3ec>
 80025ac:	e01b      	b.n	80025e6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80025ae:	4b3d      	ldr	r3, [pc, #244]	@ (80026a4 <HAL_RCC_OscConfig+0x504>)
 80025b0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80025b4:	4a3b      	ldr	r2, [pc, #236]	@ (80026a4 <HAL_RCC_OscConfig+0x504>)
 80025b6:	f023 0301 	bic.w	r3, r3, #1
 80025ba:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025be:	f7ff fab3 	bl	8001b28 <HAL_GetTick>
 80025c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80025c4:	e008      	b.n	80025d8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80025c6:	f7ff faaf 	bl	8001b28 <HAL_GetTick>
 80025ca:	4602      	mov	r2, r0
 80025cc:	693b      	ldr	r3, [r7, #16]
 80025ce:	1ad3      	subs	r3, r2, r3
 80025d0:	2b02      	cmp	r3, #2
 80025d2:	d901      	bls.n	80025d8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80025d4:	2303      	movs	r3, #3
 80025d6:	e1b7      	b.n	8002948 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80025d8:	4b32      	ldr	r3, [pc, #200]	@ (80026a4 <HAL_RCC_OscConfig+0x504>)
 80025da:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80025de:	f003 0302 	and.w	r3, r3, #2
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d1ef      	bne.n	80025c6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	f003 0304 	and.w	r3, r3, #4
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	f000 80a6 	beq.w	8002740 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80025f4:	2300      	movs	r3, #0
 80025f6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80025f8:	4b2a      	ldr	r3, [pc, #168]	@ (80026a4 <HAL_RCC_OscConfig+0x504>)
 80025fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025fc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002600:	2b00      	cmp	r3, #0
 8002602:	d10d      	bne.n	8002620 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002604:	4b27      	ldr	r3, [pc, #156]	@ (80026a4 <HAL_RCC_OscConfig+0x504>)
 8002606:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002608:	4a26      	ldr	r2, [pc, #152]	@ (80026a4 <HAL_RCC_OscConfig+0x504>)
 800260a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800260e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002610:	4b24      	ldr	r3, [pc, #144]	@ (80026a4 <HAL_RCC_OscConfig+0x504>)
 8002612:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002614:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002618:	60bb      	str	r3, [r7, #8]
 800261a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800261c:	2301      	movs	r3, #1
 800261e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002620:	4b21      	ldr	r3, [pc, #132]	@ (80026a8 <HAL_RCC_OscConfig+0x508>)
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002628:	2b00      	cmp	r3, #0
 800262a:	d118      	bne.n	800265e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800262c:	4b1e      	ldr	r3, [pc, #120]	@ (80026a8 <HAL_RCC_OscConfig+0x508>)
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	4a1d      	ldr	r2, [pc, #116]	@ (80026a8 <HAL_RCC_OscConfig+0x508>)
 8002632:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002636:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002638:	f7ff fa76 	bl	8001b28 <HAL_GetTick>
 800263c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800263e:	e008      	b.n	8002652 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002640:	f7ff fa72 	bl	8001b28 <HAL_GetTick>
 8002644:	4602      	mov	r2, r0
 8002646:	693b      	ldr	r3, [r7, #16]
 8002648:	1ad3      	subs	r3, r2, r3
 800264a:	2b02      	cmp	r3, #2
 800264c:	d901      	bls.n	8002652 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800264e:	2303      	movs	r3, #3
 8002650:	e17a      	b.n	8002948 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002652:	4b15      	ldr	r3, [pc, #84]	@ (80026a8 <HAL_RCC_OscConfig+0x508>)
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800265a:	2b00      	cmp	r3, #0
 800265c:	d0f0      	beq.n	8002640 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	689b      	ldr	r3, [r3, #8]
 8002662:	2b01      	cmp	r3, #1
 8002664:	d108      	bne.n	8002678 <HAL_RCC_OscConfig+0x4d8>
 8002666:	4b0f      	ldr	r3, [pc, #60]	@ (80026a4 <HAL_RCC_OscConfig+0x504>)
 8002668:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800266c:	4a0d      	ldr	r2, [pc, #52]	@ (80026a4 <HAL_RCC_OscConfig+0x504>)
 800266e:	f043 0301 	orr.w	r3, r3, #1
 8002672:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002676:	e029      	b.n	80026cc <HAL_RCC_OscConfig+0x52c>
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	689b      	ldr	r3, [r3, #8]
 800267c:	2b05      	cmp	r3, #5
 800267e:	d115      	bne.n	80026ac <HAL_RCC_OscConfig+0x50c>
 8002680:	4b08      	ldr	r3, [pc, #32]	@ (80026a4 <HAL_RCC_OscConfig+0x504>)
 8002682:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002686:	4a07      	ldr	r2, [pc, #28]	@ (80026a4 <HAL_RCC_OscConfig+0x504>)
 8002688:	f043 0304 	orr.w	r3, r3, #4
 800268c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002690:	4b04      	ldr	r3, [pc, #16]	@ (80026a4 <HAL_RCC_OscConfig+0x504>)
 8002692:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002696:	4a03      	ldr	r2, [pc, #12]	@ (80026a4 <HAL_RCC_OscConfig+0x504>)
 8002698:	f043 0301 	orr.w	r3, r3, #1
 800269c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80026a0:	e014      	b.n	80026cc <HAL_RCC_OscConfig+0x52c>
 80026a2:	bf00      	nop
 80026a4:	40021000 	.word	0x40021000
 80026a8:	40007000 	.word	0x40007000
 80026ac:	4b9c      	ldr	r3, [pc, #624]	@ (8002920 <HAL_RCC_OscConfig+0x780>)
 80026ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026b2:	4a9b      	ldr	r2, [pc, #620]	@ (8002920 <HAL_RCC_OscConfig+0x780>)
 80026b4:	f023 0301 	bic.w	r3, r3, #1
 80026b8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80026bc:	4b98      	ldr	r3, [pc, #608]	@ (8002920 <HAL_RCC_OscConfig+0x780>)
 80026be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026c2:	4a97      	ldr	r2, [pc, #604]	@ (8002920 <HAL_RCC_OscConfig+0x780>)
 80026c4:	f023 0304 	bic.w	r3, r3, #4
 80026c8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	689b      	ldr	r3, [r3, #8]
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d016      	beq.n	8002702 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026d4:	f7ff fa28 	bl	8001b28 <HAL_GetTick>
 80026d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80026da:	e00a      	b.n	80026f2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026dc:	f7ff fa24 	bl	8001b28 <HAL_GetTick>
 80026e0:	4602      	mov	r2, r0
 80026e2:	693b      	ldr	r3, [r7, #16]
 80026e4:	1ad3      	subs	r3, r2, r3
 80026e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80026ea:	4293      	cmp	r3, r2
 80026ec:	d901      	bls.n	80026f2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80026ee:	2303      	movs	r3, #3
 80026f0:	e12a      	b.n	8002948 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80026f2:	4b8b      	ldr	r3, [pc, #556]	@ (8002920 <HAL_RCC_OscConfig+0x780>)
 80026f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026f8:	f003 0302 	and.w	r3, r3, #2
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d0ed      	beq.n	80026dc <HAL_RCC_OscConfig+0x53c>
 8002700:	e015      	b.n	800272e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002702:	f7ff fa11 	bl	8001b28 <HAL_GetTick>
 8002706:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002708:	e00a      	b.n	8002720 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800270a:	f7ff fa0d 	bl	8001b28 <HAL_GetTick>
 800270e:	4602      	mov	r2, r0
 8002710:	693b      	ldr	r3, [r7, #16]
 8002712:	1ad3      	subs	r3, r2, r3
 8002714:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002718:	4293      	cmp	r3, r2
 800271a:	d901      	bls.n	8002720 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800271c:	2303      	movs	r3, #3
 800271e:	e113      	b.n	8002948 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002720:	4b7f      	ldr	r3, [pc, #508]	@ (8002920 <HAL_RCC_OscConfig+0x780>)
 8002722:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002726:	f003 0302 	and.w	r3, r3, #2
 800272a:	2b00      	cmp	r3, #0
 800272c:	d1ed      	bne.n	800270a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800272e:	7ffb      	ldrb	r3, [r7, #31]
 8002730:	2b01      	cmp	r3, #1
 8002732:	d105      	bne.n	8002740 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002734:	4b7a      	ldr	r3, [pc, #488]	@ (8002920 <HAL_RCC_OscConfig+0x780>)
 8002736:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002738:	4a79      	ldr	r2, [pc, #484]	@ (8002920 <HAL_RCC_OscConfig+0x780>)
 800273a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800273e:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002744:	2b00      	cmp	r3, #0
 8002746:	f000 80fe 	beq.w	8002946 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800274e:	2b02      	cmp	r3, #2
 8002750:	f040 80d0 	bne.w	80028f4 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002754:	4b72      	ldr	r3, [pc, #456]	@ (8002920 <HAL_RCC_OscConfig+0x780>)
 8002756:	68db      	ldr	r3, [r3, #12]
 8002758:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800275a:	697b      	ldr	r3, [r7, #20]
 800275c:	f003 0203 	and.w	r2, r3, #3
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002764:	429a      	cmp	r2, r3
 8002766:	d130      	bne.n	80027ca <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002768:	697b      	ldr	r3, [r7, #20]
 800276a:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002772:	3b01      	subs	r3, #1
 8002774:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002776:	429a      	cmp	r2, r3
 8002778:	d127      	bne.n	80027ca <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800277a:	697b      	ldr	r3, [r7, #20]
 800277c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002784:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002786:	429a      	cmp	r2, r3
 8002788:	d11f      	bne.n	80027ca <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800278a:	697b      	ldr	r3, [r7, #20]
 800278c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002790:	687a      	ldr	r2, [r7, #4]
 8002792:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002794:	2a07      	cmp	r2, #7
 8002796:	bf14      	ite	ne
 8002798:	2201      	movne	r2, #1
 800279a:	2200      	moveq	r2, #0
 800279c:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800279e:	4293      	cmp	r3, r2
 80027a0:	d113      	bne.n	80027ca <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80027a2:	697b      	ldr	r3, [r7, #20]
 80027a4:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80027ac:	085b      	lsrs	r3, r3, #1
 80027ae:	3b01      	subs	r3, #1
 80027b0:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80027b2:	429a      	cmp	r2, r3
 80027b4:	d109      	bne.n	80027ca <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80027b6:	697b      	ldr	r3, [r7, #20]
 80027b8:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027c0:	085b      	lsrs	r3, r3, #1
 80027c2:	3b01      	subs	r3, #1
 80027c4:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80027c6:	429a      	cmp	r2, r3
 80027c8:	d06e      	beq.n	80028a8 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80027ca:	69bb      	ldr	r3, [r7, #24]
 80027cc:	2b0c      	cmp	r3, #12
 80027ce:	d069      	beq.n	80028a4 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80027d0:	4b53      	ldr	r3, [pc, #332]	@ (8002920 <HAL_RCC_OscConfig+0x780>)
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d105      	bne.n	80027e8 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80027dc:	4b50      	ldr	r3, [pc, #320]	@ (8002920 <HAL_RCC_OscConfig+0x780>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d001      	beq.n	80027ec <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80027e8:	2301      	movs	r3, #1
 80027ea:	e0ad      	b.n	8002948 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80027ec:	4b4c      	ldr	r3, [pc, #304]	@ (8002920 <HAL_RCC_OscConfig+0x780>)
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	4a4b      	ldr	r2, [pc, #300]	@ (8002920 <HAL_RCC_OscConfig+0x780>)
 80027f2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80027f6:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80027f8:	f7ff f996 	bl	8001b28 <HAL_GetTick>
 80027fc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80027fe:	e008      	b.n	8002812 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002800:	f7ff f992 	bl	8001b28 <HAL_GetTick>
 8002804:	4602      	mov	r2, r0
 8002806:	693b      	ldr	r3, [r7, #16]
 8002808:	1ad3      	subs	r3, r2, r3
 800280a:	2b02      	cmp	r3, #2
 800280c:	d901      	bls.n	8002812 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800280e:	2303      	movs	r3, #3
 8002810:	e09a      	b.n	8002948 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002812:	4b43      	ldr	r3, [pc, #268]	@ (8002920 <HAL_RCC_OscConfig+0x780>)
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800281a:	2b00      	cmp	r3, #0
 800281c:	d1f0      	bne.n	8002800 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800281e:	4b40      	ldr	r3, [pc, #256]	@ (8002920 <HAL_RCC_OscConfig+0x780>)
 8002820:	68da      	ldr	r2, [r3, #12]
 8002822:	4b40      	ldr	r3, [pc, #256]	@ (8002924 <HAL_RCC_OscConfig+0x784>)
 8002824:	4013      	ands	r3, r2
 8002826:	687a      	ldr	r2, [r7, #4]
 8002828:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800282a:	687a      	ldr	r2, [r7, #4]
 800282c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800282e:	3a01      	subs	r2, #1
 8002830:	0112      	lsls	r2, r2, #4
 8002832:	4311      	orrs	r1, r2
 8002834:	687a      	ldr	r2, [r7, #4]
 8002836:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002838:	0212      	lsls	r2, r2, #8
 800283a:	4311      	orrs	r1, r2
 800283c:	687a      	ldr	r2, [r7, #4]
 800283e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002840:	0852      	lsrs	r2, r2, #1
 8002842:	3a01      	subs	r2, #1
 8002844:	0552      	lsls	r2, r2, #21
 8002846:	4311      	orrs	r1, r2
 8002848:	687a      	ldr	r2, [r7, #4]
 800284a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800284c:	0852      	lsrs	r2, r2, #1
 800284e:	3a01      	subs	r2, #1
 8002850:	0652      	lsls	r2, r2, #25
 8002852:	4311      	orrs	r1, r2
 8002854:	687a      	ldr	r2, [r7, #4]
 8002856:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002858:	0912      	lsrs	r2, r2, #4
 800285a:	0452      	lsls	r2, r2, #17
 800285c:	430a      	orrs	r2, r1
 800285e:	4930      	ldr	r1, [pc, #192]	@ (8002920 <HAL_RCC_OscConfig+0x780>)
 8002860:	4313      	orrs	r3, r2
 8002862:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002864:	4b2e      	ldr	r3, [pc, #184]	@ (8002920 <HAL_RCC_OscConfig+0x780>)
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	4a2d      	ldr	r2, [pc, #180]	@ (8002920 <HAL_RCC_OscConfig+0x780>)
 800286a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800286e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002870:	4b2b      	ldr	r3, [pc, #172]	@ (8002920 <HAL_RCC_OscConfig+0x780>)
 8002872:	68db      	ldr	r3, [r3, #12]
 8002874:	4a2a      	ldr	r2, [pc, #168]	@ (8002920 <HAL_RCC_OscConfig+0x780>)
 8002876:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800287a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800287c:	f7ff f954 	bl	8001b28 <HAL_GetTick>
 8002880:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002882:	e008      	b.n	8002896 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002884:	f7ff f950 	bl	8001b28 <HAL_GetTick>
 8002888:	4602      	mov	r2, r0
 800288a:	693b      	ldr	r3, [r7, #16]
 800288c:	1ad3      	subs	r3, r2, r3
 800288e:	2b02      	cmp	r3, #2
 8002890:	d901      	bls.n	8002896 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002892:	2303      	movs	r3, #3
 8002894:	e058      	b.n	8002948 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002896:	4b22      	ldr	r3, [pc, #136]	@ (8002920 <HAL_RCC_OscConfig+0x780>)
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d0f0      	beq.n	8002884 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80028a2:	e050      	b.n	8002946 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80028a4:	2301      	movs	r3, #1
 80028a6:	e04f      	b.n	8002948 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80028a8:	4b1d      	ldr	r3, [pc, #116]	@ (8002920 <HAL_RCC_OscConfig+0x780>)
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d148      	bne.n	8002946 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80028b4:	4b1a      	ldr	r3, [pc, #104]	@ (8002920 <HAL_RCC_OscConfig+0x780>)
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	4a19      	ldr	r2, [pc, #100]	@ (8002920 <HAL_RCC_OscConfig+0x780>)
 80028ba:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80028be:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80028c0:	4b17      	ldr	r3, [pc, #92]	@ (8002920 <HAL_RCC_OscConfig+0x780>)
 80028c2:	68db      	ldr	r3, [r3, #12]
 80028c4:	4a16      	ldr	r2, [pc, #88]	@ (8002920 <HAL_RCC_OscConfig+0x780>)
 80028c6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80028ca:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80028cc:	f7ff f92c 	bl	8001b28 <HAL_GetTick>
 80028d0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80028d2:	e008      	b.n	80028e6 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028d4:	f7ff f928 	bl	8001b28 <HAL_GetTick>
 80028d8:	4602      	mov	r2, r0
 80028da:	693b      	ldr	r3, [r7, #16]
 80028dc:	1ad3      	subs	r3, r2, r3
 80028de:	2b02      	cmp	r3, #2
 80028e0:	d901      	bls.n	80028e6 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80028e2:	2303      	movs	r3, #3
 80028e4:	e030      	b.n	8002948 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80028e6:	4b0e      	ldr	r3, [pc, #56]	@ (8002920 <HAL_RCC_OscConfig+0x780>)
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d0f0      	beq.n	80028d4 <HAL_RCC_OscConfig+0x734>
 80028f2:	e028      	b.n	8002946 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80028f4:	69bb      	ldr	r3, [r7, #24]
 80028f6:	2b0c      	cmp	r3, #12
 80028f8:	d023      	beq.n	8002942 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028fa:	4b09      	ldr	r3, [pc, #36]	@ (8002920 <HAL_RCC_OscConfig+0x780>)
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	4a08      	ldr	r2, [pc, #32]	@ (8002920 <HAL_RCC_OscConfig+0x780>)
 8002900:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002904:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002906:	f7ff f90f 	bl	8001b28 <HAL_GetTick>
 800290a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800290c:	e00c      	b.n	8002928 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800290e:	f7ff f90b 	bl	8001b28 <HAL_GetTick>
 8002912:	4602      	mov	r2, r0
 8002914:	693b      	ldr	r3, [r7, #16]
 8002916:	1ad3      	subs	r3, r2, r3
 8002918:	2b02      	cmp	r3, #2
 800291a:	d905      	bls.n	8002928 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 800291c:	2303      	movs	r3, #3
 800291e:	e013      	b.n	8002948 <HAL_RCC_OscConfig+0x7a8>
 8002920:	40021000 	.word	0x40021000
 8002924:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002928:	4b09      	ldr	r3, [pc, #36]	@ (8002950 <HAL_RCC_OscConfig+0x7b0>)
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002930:	2b00      	cmp	r3, #0
 8002932:	d1ec      	bne.n	800290e <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002934:	4b06      	ldr	r3, [pc, #24]	@ (8002950 <HAL_RCC_OscConfig+0x7b0>)
 8002936:	68da      	ldr	r2, [r3, #12]
 8002938:	4905      	ldr	r1, [pc, #20]	@ (8002950 <HAL_RCC_OscConfig+0x7b0>)
 800293a:	4b06      	ldr	r3, [pc, #24]	@ (8002954 <HAL_RCC_OscConfig+0x7b4>)
 800293c:	4013      	ands	r3, r2
 800293e:	60cb      	str	r3, [r1, #12]
 8002940:	e001      	b.n	8002946 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002942:	2301      	movs	r3, #1
 8002944:	e000      	b.n	8002948 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8002946:	2300      	movs	r3, #0
}
 8002948:	4618      	mov	r0, r3
 800294a:	3720      	adds	r7, #32
 800294c:	46bd      	mov	sp, r7
 800294e:	bd80      	pop	{r7, pc}
 8002950:	40021000 	.word	0x40021000
 8002954:	feeefffc 	.word	0xfeeefffc

08002958 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002958:	b580      	push	{r7, lr}
 800295a:	b084      	sub	sp, #16
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]
 8002960:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	2b00      	cmp	r3, #0
 8002966:	d101      	bne.n	800296c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002968:	2301      	movs	r3, #1
 800296a:	e0e7      	b.n	8002b3c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800296c:	4b75      	ldr	r3, [pc, #468]	@ (8002b44 <HAL_RCC_ClockConfig+0x1ec>)
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	f003 0307 	and.w	r3, r3, #7
 8002974:	683a      	ldr	r2, [r7, #0]
 8002976:	429a      	cmp	r2, r3
 8002978:	d910      	bls.n	800299c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800297a:	4b72      	ldr	r3, [pc, #456]	@ (8002b44 <HAL_RCC_ClockConfig+0x1ec>)
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	f023 0207 	bic.w	r2, r3, #7
 8002982:	4970      	ldr	r1, [pc, #448]	@ (8002b44 <HAL_RCC_ClockConfig+0x1ec>)
 8002984:	683b      	ldr	r3, [r7, #0]
 8002986:	4313      	orrs	r3, r2
 8002988:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800298a:	4b6e      	ldr	r3, [pc, #440]	@ (8002b44 <HAL_RCC_ClockConfig+0x1ec>)
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f003 0307 	and.w	r3, r3, #7
 8002992:	683a      	ldr	r2, [r7, #0]
 8002994:	429a      	cmp	r2, r3
 8002996:	d001      	beq.n	800299c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002998:	2301      	movs	r3, #1
 800299a:	e0cf      	b.n	8002b3c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	f003 0302 	and.w	r3, r3, #2
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d010      	beq.n	80029ca <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	689a      	ldr	r2, [r3, #8]
 80029ac:	4b66      	ldr	r3, [pc, #408]	@ (8002b48 <HAL_RCC_ClockConfig+0x1f0>)
 80029ae:	689b      	ldr	r3, [r3, #8]
 80029b0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80029b4:	429a      	cmp	r2, r3
 80029b6:	d908      	bls.n	80029ca <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80029b8:	4b63      	ldr	r3, [pc, #396]	@ (8002b48 <HAL_RCC_ClockConfig+0x1f0>)
 80029ba:	689b      	ldr	r3, [r3, #8]
 80029bc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	689b      	ldr	r3, [r3, #8]
 80029c4:	4960      	ldr	r1, [pc, #384]	@ (8002b48 <HAL_RCC_ClockConfig+0x1f0>)
 80029c6:	4313      	orrs	r3, r2
 80029c8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	f003 0301 	and.w	r3, r3, #1
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d04c      	beq.n	8002a70 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	685b      	ldr	r3, [r3, #4]
 80029da:	2b03      	cmp	r3, #3
 80029dc:	d107      	bne.n	80029ee <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80029de:	4b5a      	ldr	r3, [pc, #360]	@ (8002b48 <HAL_RCC_ClockConfig+0x1f0>)
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d121      	bne.n	8002a2e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80029ea:	2301      	movs	r3, #1
 80029ec:	e0a6      	b.n	8002b3c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	685b      	ldr	r3, [r3, #4]
 80029f2:	2b02      	cmp	r3, #2
 80029f4:	d107      	bne.n	8002a06 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80029f6:	4b54      	ldr	r3, [pc, #336]	@ (8002b48 <HAL_RCC_ClockConfig+0x1f0>)
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d115      	bne.n	8002a2e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002a02:	2301      	movs	r3, #1
 8002a04:	e09a      	b.n	8002b3c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	685b      	ldr	r3, [r3, #4]
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d107      	bne.n	8002a1e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002a0e:	4b4e      	ldr	r3, [pc, #312]	@ (8002b48 <HAL_RCC_ClockConfig+0x1f0>)
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f003 0302 	and.w	r3, r3, #2
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d109      	bne.n	8002a2e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002a1a:	2301      	movs	r3, #1
 8002a1c:	e08e      	b.n	8002b3c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002a1e:	4b4a      	ldr	r3, [pc, #296]	@ (8002b48 <HAL_RCC_ClockConfig+0x1f0>)
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d101      	bne.n	8002a2e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002a2a:	2301      	movs	r3, #1
 8002a2c:	e086      	b.n	8002b3c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002a2e:	4b46      	ldr	r3, [pc, #280]	@ (8002b48 <HAL_RCC_ClockConfig+0x1f0>)
 8002a30:	689b      	ldr	r3, [r3, #8]
 8002a32:	f023 0203 	bic.w	r2, r3, #3
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	685b      	ldr	r3, [r3, #4]
 8002a3a:	4943      	ldr	r1, [pc, #268]	@ (8002b48 <HAL_RCC_ClockConfig+0x1f0>)
 8002a3c:	4313      	orrs	r3, r2
 8002a3e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002a40:	f7ff f872 	bl	8001b28 <HAL_GetTick>
 8002a44:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a46:	e00a      	b.n	8002a5e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a48:	f7ff f86e 	bl	8001b28 <HAL_GetTick>
 8002a4c:	4602      	mov	r2, r0
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	1ad3      	subs	r3, r2, r3
 8002a52:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a56:	4293      	cmp	r3, r2
 8002a58:	d901      	bls.n	8002a5e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002a5a:	2303      	movs	r3, #3
 8002a5c:	e06e      	b.n	8002b3c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a5e:	4b3a      	ldr	r3, [pc, #232]	@ (8002b48 <HAL_RCC_ClockConfig+0x1f0>)
 8002a60:	689b      	ldr	r3, [r3, #8]
 8002a62:	f003 020c 	and.w	r2, r3, #12
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	685b      	ldr	r3, [r3, #4]
 8002a6a:	009b      	lsls	r3, r3, #2
 8002a6c:	429a      	cmp	r2, r3
 8002a6e:	d1eb      	bne.n	8002a48 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	f003 0302 	and.w	r3, r3, #2
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d010      	beq.n	8002a9e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	689a      	ldr	r2, [r3, #8]
 8002a80:	4b31      	ldr	r3, [pc, #196]	@ (8002b48 <HAL_RCC_ClockConfig+0x1f0>)
 8002a82:	689b      	ldr	r3, [r3, #8]
 8002a84:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002a88:	429a      	cmp	r2, r3
 8002a8a:	d208      	bcs.n	8002a9e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a8c:	4b2e      	ldr	r3, [pc, #184]	@ (8002b48 <HAL_RCC_ClockConfig+0x1f0>)
 8002a8e:	689b      	ldr	r3, [r3, #8]
 8002a90:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	689b      	ldr	r3, [r3, #8]
 8002a98:	492b      	ldr	r1, [pc, #172]	@ (8002b48 <HAL_RCC_ClockConfig+0x1f0>)
 8002a9a:	4313      	orrs	r3, r2
 8002a9c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002a9e:	4b29      	ldr	r3, [pc, #164]	@ (8002b44 <HAL_RCC_ClockConfig+0x1ec>)
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f003 0307 	and.w	r3, r3, #7
 8002aa6:	683a      	ldr	r2, [r7, #0]
 8002aa8:	429a      	cmp	r2, r3
 8002aaa:	d210      	bcs.n	8002ace <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002aac:	4b25      	ldr	r3, [pc, #148]	@ (8002b44 <HAL_RCC_ClockConfig+0x1ec>)
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f023 0207 	bic.w	r2, r3, #7
 8002ab4:	4923      	ldr	r1, [pc, #140]	@ (8002b44 <HAL_RCC_ClockConfig+0x1ec>)
 8002ab6:	683b      	ldr	r3, [r7, #0]
 8002ab8:	4313      	orrs	r3, r2
 8002aba:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002abc:	4b21      	ldr	r3, [pc, #132]	@ (8002b44 <HAL_RCC_ClockConfig+0x1ec>)
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f003 0307 	and.w	r3, r3, #7
 8002ac4:	683a      	ldr	r2, [r7, #0]
 8002ac6:	429a      	cmp	r2, r3
 8002ac8:	d001      	beq.n	8002ace <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002aca:	2301      	movs	r3, #1
 8002acc:	e036      	b.n	8002b3c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f003 0304 	and.w	r3, r3, #4
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d008      	beq.n	8002aec <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002ada:	4b1b      	ldr	r3, [pc, #108]	@ (8002b48 <HAL_RCC_ClockConfig+0x1f0>)
 8002adc:	689b      	ldr	r3, [r3, #8]
 8002ade:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	68db      	ldr	r3, [r3, #12]
 8002ae6:	4918      	ldr	r1, [pc, #96]	@ (8002b48 <HAL_RCC_ClockConfig+0x1f0>)
 8002ae8:	4313      	orrs	r3, r2
 8002aea:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f003 0308 	and.w	r3, r3, #8
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d009      	beq.n	8002b0c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002af8:	4b13      	ldr	r3, [pc, #76]	@ (8002b48 <HAL_RCC_ClockConfig+0x1f0>)
 8002afa:	689b      	ldr	r3, [r3, #8]
 8002afc:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	691b      	ldr	r3, [r3, #16]
 8002b04:	00db      	lsls	r3, r3, #3
 8002b06:	4910      	ldr	r1, [pc, #64]	@ (8002b48 <HAL_RCC_ClockConfig+0x1f0>)
 8002b08:	4313      	orrs	r3, r2
 8002b0a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002b0c:	f000 f824 	bl	8002b58 <HAL_RCC_GetSysClockFreq>
 8002b10:	4602      	mov	r2, r0
 8002b12:	4b0d      	ldr	r3, [pc, #52]	@ (8002b48 <HAL_RCC_ClockConfig+0x1f0>)
 8002b14:	689b      	ldr	r3, [r3, #8]
 8002b16:	091b      	lsrs	r3, r3, #4
 8002b18:	f003 030f 	and.w	r3, r3, #15
 8002b1c:	490b      	ldr	r1, [pc, #44]	@ (8002b4c <HAL_RCC_ClockConfig+0x1f4>)
 8002b1e:	5ccb      	ldrb	r3, [r1, r3]
 8002b20:	f003 031f 	and.w	r3, r3, #31
 8002b24:	fa22 f303 	lsr.w	r3, r2, r3
 8002b28:	4a09      	ldr	r2, [pc, #36]	@ (8002b50 <HAL_RCC_ClockConfig+0x1f8>)
 8002b2a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002b2c:	4b09      	ldr	r3, [pc, #36]	@ (8002b54 <HAL_RCC_ClockConfig+0x1fc>)
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	4618      	mov	r0, r3
 8002b32:	f7fe ffa9 	bl	8001a88 <HAL_InitTick>
 8002b36:	4603      	mov	r3, r0
 8002b38:	72fb      	strb	r3, [r7, #11]

  return status;
 8002b3a:	7afb      	ldrb	r3, [r7, #11]
}
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	3710      	adds	r7, #16
 8002b40:	46bd      	mov	sp, r7
 8002b42:	bd80      	pop	{r7, pc}
 8002b44:	40022000 	.word	0x40022000
 8002b48:	40021000 	.word	0x40021000
 8002b4c:	080094c8 	.word	0x080094c8
 8002b50:	20000000 	.word	0x20000000
 8002b54:	20000004 	.word	0x20000004

08002b58 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002b58:	b480      	push	{r7}
 8002b5a:	b089      	sub	sp, #36	@ 0x24
 8002b5c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002b5e:	2300      	movs	r3, #0
 8002b60:	61fb      	str	r3, [r7, #28]
 8002b62:	2300      	movs	r3, #0
 8002b64:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002b66:	4b3e      	ldr	r3, [pc, #248]	@ (8002c60 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b68:	689b      	ldr	r3, [r3, #8]
 8002b6a:	f003 030c 	and.w	r3, r3, #12
 8002b6e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002b70:	4b3b      	ldr	r3, [pc, #236]	@ (8002c60 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b72:	68db      	ldr	r3, [r3, #12]
 8002b74:	f003 0303 	and.w	r3, r3, #3
 8002b78:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002b7a:	693b      	ldr	r3, [r7, #16]
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d005      	beq.n	8002b8c <HAL_RCC_GetSysClockFreq+0x34>
 8002b80:	693b      	ldr	r3, [r7, #16]
 8002b82:	2b0c      	cmp	r3, #12
 8002b84:	d121      	bne.n	8002bca <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	2b01      	cmp	r3, #1
 8002b8a:	d11e      	bne.n	8002bca <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002b8c:	4b34      	ldr	r3, [pc, #208]	@ (8002c60 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	f003 0308 	and.w	r3, r3, #8
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d107      	bne.n	8002ba8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002b98:	4b31      	ldr	r3, [pc, #196]	@ (8002c60 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b9a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002b9e:	0a1b      	lsrs	r3, r3, #8
 8002ba0:	f003 030f 	and.w	r3, r3, #15
 8002ba4:	61fb      	str	r3, [r7, #28]
 8002ba6:	e005      	b.n	8002bb4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002ba8:	4b2d      	ldr	r3, [pc, #180]	@ (8002c60 <HAL_RCC_GetSysClockFreq+0x108>)
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	091b      	lsrs	r3, r3, #4
 8002bae:	f003 030f 	and.w	r3, r3, #15
 8002bb2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002bb4:	4a2b      	ldr	r2, [pc, #172]	@ (8002c64 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002bb6:	69fb      	ldr	r3, [r7, #28]
 8002bb8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002bbc:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002bbe:	693b      	ldr	r3, [r7, #16]
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d10d      	bne.n	8002be0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002bc4:	69fb      	ldr	r3, [r7, #28]
 8002bc6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002bc8:	e00a      	b.n	8002be0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002bca:	693b      	ldr	r3, [r7, #16]
 8002bcc:	2b04      	cmp	r3, #4
 8002bce:	d102      	bne.n	8002bd6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002bd0:	4b25      	ldr	r3, [pc, #148]	@ (8002c68 <HAL_RCC_GetSysClockFreq+0x110>)
 8002bd2:	61bb      	str	r3, [r7, #24]
 8002bd4:	e004      	b.n	8002be0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002bd6:	693b      	ldr	r3, [r7, #16]
 8002bd8:	2b08      	cmp	r3, #8
 8002bda:	d101      	bne.n	8002be0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002bdc:	4b23      	ldr	r3, [pc, #140]	@ (8002c6c <HAL_RCC_GetSysClockFreq+0x114>)
 8002bde:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002be0:	693b      	ldr	r3, [r7, #16]
 8002be2:	2b0c      	cmp	r3, #12
 8002be4:	d134      	bne.n	8002c50 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002be6:	4b1e      	ldr	r3, [pc, #120]	@ (8002c60 <HAL_RCC_GetSysClockFreq+0x108>)
 8002be8:	68db      	ldr	r3, [r3, #12]
 8002bea:	f003 0303 	and.w	r3, r3, #3
 8002bee:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002bf0:	68bb      	ldr	r3, [r7, #8]
 8002bf2:	2b02      	cmp	r3, #2
 8002bf4:	d003      	beq.n	8002bfe <HAL_RCC_GetSysClockFreq+0xa6>
 8002bf6:	68bb      	ldr	r3, [r7, #8]
 8002bf8:	2b03      	cmp	r3, #3
 8002bfa:	d003      	beq.n	8002c04 <HAL_RCC_GetSysClockFreq+0xac>
 8002bfc:	e005      	b.n	8002c0a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002bfe:	4b1a      	ldr	r3, [pc, #104]	@ (8002c68 <HAL_RCC_GetSysClockFreq+0x110>)
 8002c00:	617b      	str	r3, [r7, #20]
      break;
 8002c02:	e005      	b.n	8002c10 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002c04:	4b19      	ldr	r3, [pc, #100]	@ (8002c6c <HAL_RCC_GetSysClockFreq+0x114>)
 8002c06:	617b      	str	r3, [r7, #20]
      break;
 8002c08:	e002      	b.n	8002c10 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002c0a:	69fb      	ldr	r3, [r7, #28]
 8002c0c:	617b      	str	r3, [r7, #20]
      break;
 8002c0e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002c10:	4b13      	ldr	r3, [pc, #76]	@ (8002c60 <HAL_RCC_GetSysClockFreq+0x108>)
 8002c12:	68db      	ldr	r3, [r3, #12]
 8002c14:	091b      	lsrs	r3, r3, #4
 8002c16:	f003 0307 	and.w	r3, r3, #7
 8002c1a:	3301      	adds	r3, #1
 8002c1c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002c1e:	4b10      	ldr	r3, [pc, #64]	@ (8002c60 <HAL_RCC_GetSysClockFreq+0x108>)
 8002c20:	68db      	ldr	r3, [r3, #12]
 8002c22:	0a1b      	lsrs	r3, r3, #8
 8002c24:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002c28:	697a      	ldr	r2, [r7, #20]
 8002c2a:	fb03 f202 	mul.w	r2, r3, r2
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c34:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002c36:	4b0a      	ldr	r3, [pc, #40]	@ (8002c60 <HAL_RCC_GetSysClockFreq+0x108>)
 8002c38:	68db      	ldr	r3, [r3, #12]
 8002c3a:	0e5b      	lsrs	r3, r3, #25
 8002c3c:	f003 0303 	and.w	r3, r3, #3
 8002c40:	3301      	adds	r3, #1
 8002c42:	005b      	lsls	r3, r3, #1
 8002c44:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002c46:	697a      	ldr	r2, [r7, #20]
 8002c48:	683b      	ldr	r3, [r7, #0]
 8002c4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c4e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002c50:	69bb      	ldr	r3, [r7, #24]
}
 8002c52:	4618      	mov	r0, r3
 8002c54:	3724      	adds	r7, #36	@ 0x24
 8002c56:	46bd      	mov	sp, r7
 8002c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5c:	4770      	bx	lr
 8002c5e:	bf00      	nop
 8002c60:	40021000 	.word	0x40021000
 8002c64:	080094e0 	.word	0x080094e0
 8002c68:	00f42400 	.word	0x00f42400
 8002c6c:	007a1200 	.word	0x007a1200

08002c70 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002c70:	b480      	push	{r7}
 8002c72:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002c74:	4b03      	ldr	r3, [pc, #12]	@ (8002c84 <HAL_RCC_GetHCLKFreq+0x14>)
 8002c76:	681b      	ldr	r3, [r3, #0]
}
 8002c78:	4618      	mov	r0, r3
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c80:	4770      	bx	lr
 8002c82:	bf00      	nop
 8002c84:	20000000 	.word	0x20000000

08002c88 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002c8c:	f7ff fff0 	bl	8002c70 <HAL_RCC_GetHCLKFreq>
 8002c90:	4602      	mov	r2, r0
 8002c92:	4b06      	ldr	r3, [pc, #24]	@ (8002cac <HAL_RCC_GetPCLK1Freq+0x24>)
 8002c94:	689b      	ldr	r3, [r3, #8]
 8002c96:	0a1b      	lsrs	r3, r3, #8
 8002c98:	f003 0307 	and.w	r3, r3, #7
 8002c9c:	4904      	ldr	r1, [pc, #16]	@ (8002cb0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002c9e:	5ccb      	ldrb	r3, [r1, r3]
 8002ca0:	f003 031f 	and.w	r3, r3, #31
 8002ca4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002ca8:	4618      	mov	r0, r3
 8002caa:	bd80      	pop	{r7, pc}
 8002cac:	40021000 	.word	0x40021000
 8002cb0:	080094d8 	.word	0x080094d8

08002cb4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002cb8:	f7ff ffda 	bl	8002c70 <HAL_RCC_GetHCLKFreq>
 8002cbc:	4602      	mov	r2, r0
 8002cbe:	4b06      	ldr	r3, [pc, #24]	@ (8002cd8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002cc0:	689b      	ldr	r3, [r3, #8]
 8002cc2:	0adb      	lsrs	r3, r3, #11
 8002cc4:	f003 0307 	and.w	r3, r3, #7
 8002cc8:	4904      	ldr	r1, [pc, #16]	@ (8002cdc <HAL_RCC_GetPCLK2Freq+0x28>)
 8002cca:	5ccb      	ldrb	r3, [r1, r3]
 8002ccc:	f003 031f 	and.w	r3, r3, #31
 8002cd0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002cd4:	4618      	mov	r0, r3
 8002cd6:	bd80      	pop	{r7, pc}
 8002cd8:	40021000 	.word	0x40021000
 8002cdc:	080094d8 	.word	0x080094d8

08002ce0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b086      	sub	sp, #24
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002ce8:	2300      	movs	r3, #0
 8002cea:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002cec:	4b2a      	ldr	r3, [pc, #168]	@ (8002d98 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002cee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cf0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d003      	beq.n	8002d00 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002cf8:	f7ff f9ee 	bl	80020d8 <HAL_PWREx_GetVoltageRange>
 8002cfc:	6178      	str	r0, [r7, #20]
 8002cfe:	e014      	b.n	8002d2a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002d00:	4b25      	ldr	r3, [pc, #148]	@ (8002d98 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002d02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d04:	4a24      	ldr	r2, [pc, #144]	@ (8002d98 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002d06:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d0a:	6593      	str	r3, [r2, #88]	@ 0x58
 8002d0c:	4b22      	ldr	r3, [pc, #136]	@ (8002d98 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002d0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d10:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d14:	60fb      	str	r3, [r7, #12]
 8002d16:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002d18:	f7ff f9de 	bl	80020d8 <HAL_PWREx_GetVoltageRange>
 8002d1c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002d1e:	4b1e      	ldr	r3, [pc, #120]	@ (8002d98 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002d20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d22:	4a1d      	ldr	r2, [pc, #116]	@ (8002d98 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002d24:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002d28:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002d2a:	697b      	ldr	r3, [r7, #20]
 8002d2c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002d30:	d10b      	bne.n	8002d4a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	2b80      	cmp	r3, #128	@ 0x80
 8002d36:	d919      	bls.n	8002d6c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	2ba0      	cmp	r3, #160	@ 0xa0
 8002d3c:	d902      	bls.n	8002d44 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002d3e:	2302      	movs	r3, #2
 8002d40:	613b      	str	r3, [r7, #16]
 8002d42:	e013      	b.n	8002d6c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002d44:	2301      	movs	r3, #1
 8002d46:	613b      	str	r3, [r7, #16]
 8002d48:	e010      	b.n	8002d6c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	2b80      	cmp	r3, #128	@ 0x80
 8002d4e:	d902      	bls.n	8002d56 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002d50:	2303      	movs	r3, #3
 8002d52:	613b      	str	r3, [r7, #16]
 8002d54:	e00a      	b.n	8002d6c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	2b80      	cmp	r3, #128	@ 0x80
 8002d5a:	d102      	bne.n	8002d62 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002d5c:	2302      	movs	r3, #2
 8002d5e:	613b      	str	r3, [r7, #16]
 8002d60:	e004      	b.n	8002d6c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	2b70      	cmp	r3, #112	@ 0x70
 8002d66:	d101      	bne.n	8002d6c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002d68:	2301      	movs	r3, #1
 8002d6a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002d6c:	4b0b      	ldr	r3, [pc, #44]	@ (8002d9c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f023 0207 	bic.w	r2, r3, #7
 8002d74:	4909      	ldr	r1, [pc, #36]	@ (8002d9c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002d76:	693b      	ldr	r3, [r7, #16]
 8002d78:	4313      	orrs	r3, r2
 8002d7a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002d7c:	4b07      	ldr	r3, [pc, #28]	@ (8002d9c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	f003 0307 	and.w	r3, r3, #7
 8002d84:	693a      	ldr	r2, [r7, #16]
 8002d86:	429a      	cmp	r2, r3
 8002d88:	d001      	beq.n	8002d8e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002d8a:	2301      	movs	r3, #1
 8002d8c:	e000      	b.n	8002d90 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002d8e:	2300      	movs	r3, #0
}
 8002d90:	4618      	mov	r0, r3
 8002d92:	3718      	adds	r7, #24
 8002d94:	46bd      	mov	sp, r7
 8002d96:	bd80      	pop	{r7, pc}
 8002d98:	40021000 	.word	0x40021000
 8002d9c:	40022000 	.word	0x40022000

08002da0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	b086      	sub	sp, #24
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002da8:	2300      	movs	r3, #0
 8002daa:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002dac:	2300      	movs	r3, #0
 8002dae:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d041      	beq.n	8002e40 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002dc0:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002dc4:	d02a      	beq.n	8002e1c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002dc6:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002dca:	d824      	bhi.n	8002e16 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002dcc:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002dd0:	d008      	beq.n	8002de4 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002dd2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002dd6:	d81e      	bhi.n	8002e16 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d00a      	beq.n	8002df2 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002ddc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002de0:	d010      	beq.n	8002e04 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002de2:	e018      	b.n	8002e16 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002de4:	4b86      	ldr	r3, [pc, #536]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002de6:	68db      	ldr	r3, [r3, #12]
 8002de8:	4a85      	ldr	r2, [pc, #532]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002dea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002dee:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002df0:	e015      	b.n	8002e1e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	3304      	adds	r3, #4
 8002df6:	2100      	movs	r1, #0
 8002df8:	4618      	mov	r0, r3
 8002dfa:	f000 fabb 	bl	8003374 <RCCEx_PLLSAI1_Config>
 8002dfe:	4603      	mov	r3, r0
 8002e00:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002e02:	e00c      	b.n	8002e1e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	3320      	adds	r3, #32
 8002e08:	2100      	movs	r1, #0
 8002e0a:	4618      	mov	r0, r3
 8002e0c:	f000 fba6 	bl	800355c <RCCEx_PLLSAI2_Config>
 8002e10:	4603      	mov	r3, r0
 8002e12:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002e14:	e003      	b.n	8002e1e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002e16:	2301      	movs	r3, #1
 8002e18:	74fb      	strb	r3, [r7, #19]
      break;
 8002e1a:	e000      	b.n	8002e1e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002e1c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002e1e:	7cfb      	ldrb	r3, [r7, #19]
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d10b      	bne.n	8002e3c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002e24:	4b76      	ldr	r3, [pc, #472]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e2a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002e32:	4973      	ldr	r1, [pc, #460]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e34:	4313      	orrs	r3, r2
 8002e36:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002e3a:	e001      	b.n	8002e40 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e3c:	7cfb      	ldrb	r3, [r7, #19]
 8002e3e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d041      	beq.n	8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002e50:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002e54:	d02a      	beq.n	8002eac <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8002e56:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002e5a:	d824      	bhi.n	8002ea6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002e5c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002e60:	d008      	beq.n	8002e74 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002e62:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002e66:	d81e      	bhi.n	8002ea6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d00a      	beq.n	8002e82 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002e6c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002e70:	d010      	beq.n	8002e94 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002e72:	e018      	b.n	8002ea6 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002e74:	4b62      	ldr	r3, [pc, #392]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e76:	68db      	ldr	r3, [r3, #12]
 8002e78:	4a61      	ldr	r2, [pc, #388]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e7a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e7e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002e80:	e015      	b.n	8002eae <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	3304      	adds	r3, #4
 8002e86:	2100      	movs	r1, #0
 8002e88:	4618      	mov	r0, r3
 8002e8a:	f000 fa73 	bl	8003374 <RCCEx_PLLSAI1_Config>
 8002e8e:	4603      	mov	r3, r0
 8002e90:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002e92:	e00c      	b.n	8002eae <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	3320      	adds	r3, #32
 8002e98:	2100      	movs	r1, #0
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	f000 fb5e 	bl	800355c <RCCEx_PLLSAI2_Config>
 8002ea0:	4603      	mov	r3, r0
 8002ea2:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002ea4:	e003      	b.n	8002eae <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002ea6:	2301      	movs	r3, #1
 8002ea8:	74fb      	strb	r3, [r7, #19]
      break;
 8002eaa:	e000      	b.n	8002eae <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002eac:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002eae:	7cfb      	ldrb	r3, [r7, #19]
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d10b      	bne.n	8002ecc <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002eb4:	4b52      	ldr	r3, [pc, #328]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002eb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002eba:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002ec2:	494f      	ldr	r1, [pc, #316]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ec4:	4313      	orrs	r3, r2
 8002ec6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002eca:	e001      	b.n	8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ecc:	7cfb      	ldrb	r3, [r7, #19]
 8002ece:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	f000 80a0 	beq.w	800301e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ede:	2300      	movs	r3, #0
 8002ee0:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002ee2:	4b47      	ldr	r3, [pc, #284]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ee4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ee6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d101      	bne.n	8002ef2 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8002eee:	2301      	movs	r3, #1
 8002ef0:	e000      	b.n	8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8002ef2:	2300      	movs	r3, #0
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d00d      	beq.n	8002f14 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ef8:	4b41      	ldr	r3, [pc, #260]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002efa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002efc:	4a40      	ldr	r2, [pc, #256]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002efe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002f02:	6593      	str	r3, [r2, #88]	@ 0x58
 8002f04:	4b3e      	ldr	r3, [pc, #248]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f08:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f0c:	60bb      	str	r3, [r7, #8]
 8002f0e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f10:	2301      	movs	r3, #1
 8002f12:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002f14:	4b3b      	ldr	r3, [pc, #236]	@ (8003004 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	4a3a      	ldr	r2, [pc, #232]	@ (8003004 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002f1a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f1e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002f20:	f7fe fe02 	bl	8001b28 <HAL_GetTick>
 8002f24:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002f26:	e009      	b.n	8002f3c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f28:	f7fe fdfe 	bl	8001b28 <HAL_GetTick>
 8002f2c:	4602      	mov	r2, r0
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	1ad3      	subs	r3, r2, r3
 8002f32:	2b02      	cmp	r3, #2
 8002f34:	d902      	bls.n	8002f3c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8002f36:	2303      	movs	r3, #3
 8002f38:	74fb      	strb	r3, [r7, #19]
        break;
 8002f3a:	e005      	b.n	8002f48 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002f3c:	4b31      	ldr	r3, [pc, #196]	@ (8003004 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d0ef      	beq.n	8002f28 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8002f48:	7cfb      	ldrb	r3, [r7, #19]
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d15c      	bne.n	8003008 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002f4e:	4b2c      	ldr	r3, [pc, #176]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f50:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f54:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002f58:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002f5a:	697b      	ldr	r3, [r7, #20]
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d01f      	beq.n	8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002f66:	697a      	ldr	r2, [r7, #20]
 8002f68:	429a      	cmp	r2, r3
 8002f6a:	d019      	beq.n	8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002f6c:	4b24      	ldr	r3, [pc, #144]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f72:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002f76:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002f78:	4b21      	ldr	r3, [pc, #132]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f7e:	4a20      	ldr	r2, [pc, #128]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f80:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f84:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002f88:	4b1d      	ldr	r3, [pc, #116]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f8e:	4a1c      	ldr	r2, [pc, #112]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f90:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f94:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002f98:	4a19      	ldr	r2, [pc, #100]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f9a:	697b      	ldr	r3, [r7, #20]
 8002f9c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002fa0:	697b      	ldr	r3, [r7, #20]
 8002fa2:	f003 0301 	and.w	r3, r3, #1
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d016      	beq.n	8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002faa:	f7fe fdbd 	bl	8001b28 <HAL_GetTick>
 8002fae:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002fb0:	e00b      	b.n	8002fca <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fb2:	f7fe fdb9 	bl	8001b28 <HAL_GetTick>
 8002fb6:	4602      	mov	r2, r0
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	1ad3      	subs	r3, r2, r3
 8002fbc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002fc0:	4293      	cmp	r3, r2
 8002fc2:	d902      	bls.n	8002fca <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002fc4:	2303      	movs	r3, #3
 8002fc6:	74fb      	strb	r3, [r7, #19]
            break;
 8002fc8:	e006      	b.n	8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002fca:	4b0d      	ldr	r3, [pc, #52]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002fcc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fd0:	f003 0302 	and.w	r3, r3, #2
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d0ec      	beq.n	8002fb2 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002fd8:	7cfb      	ldrb	r3, [r7, #19]
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d10c      	bne.n	8002ff8 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002fde:	4b08      	ldr	r3, [pc, #32]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002fe0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fe4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002fee:	4904      	ldr	r1, [pc, #16]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ff0:	4313      	orrs	r3, r2
 8002ff2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002ff6:	e009      	b.n	800300c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002ff8:	7cfb      	ldrb	r3, [r7, #19]
 8002ffa:	74bb      	strb	r3, [r7, #18]
 8002ffc:	e006      	b.n	800300c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8002ffe:	bf00      	nop
 8003000:	40021000 	.word	0x40021000
 8003004:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003008:	7cfb      	ldrb	r3, [r7, #19]
 800300a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800300c:	7c7b      	ldrb	r3, [r7, #17]
 800300e:	2b01      	cmp	r3, #1
 8003010:	d105      	bne.n	800301e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003012:	4b9e      	ldr	r3, [pc, #632]	@ (800328c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003014:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003016:	4a9d      	ldr	r2, [pc, #628]	@ (800328c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003018:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800301c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f003 0301 	and.w	r3, r3, #1
 8003026:	2b00      	cmp	r3, #0
 8003028:	d00a      	beq.n	8003040 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800302a:	4b98      	ldr	r3, [pc, #608]	@ (800328c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800302c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003030:	f023 0203 	bic.w	r2, r3, #3
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003038:	4994      	ldr	r1, [pc, #592]	@ (800328c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800303a:	4313      	orrs	r3, r2
 800303c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f003 0302 	and.w	r3, r3, #2
 8003048:	2b00      	cmp	r3, #0
 800304a:	d00a      	beq.n	8003062 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800304c:	4b8f      	ldr	r3, [pc, #572]	@ (800328c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800304e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003052:	f023 020c 	bic.w	r2, r3, #12
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800305a:	498c      	ldr	r1, [pc, #560]	@ (800328c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800305c:	4313      	orrs	r3, r2
 800305e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f003 0304 	and.w	r3, r3, #4
 800306a:	2b00      	cmp	r3, #0
 800306c:	d00a      	beq.n	8003084 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800306e:	4b87      	ldr	r3, [pc, #540]	@ (800328c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003070:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003074:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800307c:	4983      	ldr	r1, [pc, #524]	@ (800328c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800307e:	4313      	orrs	r3, r2
 8003080:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f003 0308 	and.w	r3, r3, #8
 800308c:	2b00      	cmp	r3, #0
 800308e:	d00a      	beq.n	80030a6 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003090:	4b7e      	ldr	r3, [pc, #504]	@ (800328c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003092:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003096:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800309e:	497b      	ldr	r1, [pc, #492]	@ (800328c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030a0:	4313      	orrs	r3, r2
 80030a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f003 0310 	and.w	r3, r3, #16
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d00a      	beq.n	80030c8 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80030b2:	4b76      	ldr	r3, [pc, #472]	@ (800328c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030b8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80030c0:	4972      	ldr	r1, [pc, #456]	@ (800328c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030c2:	4313      	orrs	r3, r2
 80030c4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	f003 0320 	and.w	r3, r3, #32
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d00a      	beq.n	80030ea <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80030d4:	4b6d      	ldr	r3, [pc, #436]	@ (800328c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030da:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80030e2:	496a      	ldr	r1, [pc, #424]	@ (800328c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030e4:	4313      	orrs	r3, r2
 80030e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d00a      	beq.n	800310c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80030f6:	4b65      	ldr	r3, [pc, #404]	@ (800328c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030fc:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003104:	4961      	ldr	r1, [pc, #388]	@ (800328c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003106:	4313      	orrs	r3, r2
 8003108:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003114:	2b00      	cmp	r3, #0
 8003116:	d00a      	beq.n	800312e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003118:	4b5c      	ldr	r3, [pc, #368]	@ (800328c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800311a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800311e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003126:	4959      	ldr	r1, [pc, #356]	@ (800328c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003128:	4313      	orrs	r3, r2
 800312a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003136:	2b00      	cmp	r3, #0
 8003138:	d00a      	beq.n	8003150 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800313a:	4b54      	ldr	r3, [pc, #336]	@ (800328c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800313c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003140:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003148:	4950      	ldr	r1, [pc, #320]	@ (800328c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800314a:	4313      	orrs	r3, r2
 800314c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003158:	2b00      	cmp	r3, #0
 800315a:	d00a      	beq.n	8003172 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800315c:	4b4b      	ldr	r3, [pc, #300]	@ (800328c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800315e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003162:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800316a:	4948      	ldr	r1, [pc, #288]	@ (800328c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800316c:	4313      	orrs	r3, r2
 800316e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800317a:	2b00      	cmp	r3, #0
 800317c:	d00a      	beq.n	8003194 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800317e:	4b43      	ldr	r3, [pc, #268]	@ (800328c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003180:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003184:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800318c:	493f      	ldr	r1, [pc, #252]	@ (800328c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800318e:	4313      	orrs	r3, r2
 8003190:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800319c:	2b00      	cmp	r3, #0
 800319e:	d028      	beq.n	80031f2 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80031a0:	4b3a      	ldr	r3, [pc, #232]	@ (800328c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031a6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80031ae:	4937      	ldr	r1, [pc, #220]	@ (800328c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031b0:	4313      	orrs	r3, r2
 80031b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80031ba:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80031be:	d106      	bne.n	80031ce <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80031c0:	4b32      	ldr	r3, [pc, #200]	@ (800328c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031c2:	68db      	ldr	r3, [r3, #12]
 80031c4:	4a31      	ldr	r2, [pc, #196]	@ (800328c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031c6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80031ca:	60d3      	str	r3, [r2, #12]
 80031cc:	e011      	b.n	80031f2 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80031d2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80031d6:	d10c      	bne.n	80031f2 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	3304      	adds	r3, #4
 80031dc:	2101      	movs	r1, #1
 80031de:	4618      	mov	r0, r3
 80031e0:	f000 f8c8 	bl	8003374 <RCCEx_PLLSAI1_Config>
 80031e4:	4603      	mov	r3, r0
 80031e6:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80031e8:	7cfb      	ldrb	r3, [r7, #19]
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d001      	beq.n	80031f2 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80031ee:	7cfb      	ldrb	r3, [r7, #19]
 80031f0:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d028      	beq.n	8003250 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80031fe:	4b23      	ldr	r3, [pc, #140]	@ (800328c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003200:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003204:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800320c:	491f      	ldr	r1, [pc, #124]	@ (800328c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800320e:	4313      	orrs	r3, r2
 8003210:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003218:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800321c:	d106      	bne.n	800322c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800321e:	4b1b      	ldr	r3, [pc, #108]	@ (800328c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003220:	68db      	ldr	r3, [r3, #12]
 8003222:	4a1a      	ldr	r2, [pc, #104]	@ (800328c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003224:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003228:	60d3      	str	r3, [r2, #12]
 800322a:	e011      	b.n	8003250 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003230:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003234:	d10c      	bne.n	8003250 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	3304      	adds	r3, #4
 800323a:	2101      	movs	r1, #1
 800323c:	4618      	mov	r0, r3
 800323e:	f000 f899 	bl	8003374 <RCCEx_PLLSAI1_Config>
 8003242:	4603      	mov	r3, r0
 8003244:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003246:	7cfb      	ldrb	r3, [r7, #19]
 8003248:	2b00      	cmp	r3, #0
 800324a:	d001      	beq.n	8003250 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 800324c:	7cfb      	ldrb	r3, [r7, #19]
 800324e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003258:	2b00      	cmp	r3, #0
 800325a:	d02b      	beq.n	80032b4 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800325c:	4b0b      	ldr	r3, [pc, #44]	@ (800328c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800325e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003262:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800326a:	4908      	ldr	r1, [pc, #32]	@ (800328c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800326c:	4313      	orrs	r3, r2
 800326e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003276:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800327a:	d109      	bne.n	8003290 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800327c:	4b03      	ldr	r3, [pc, #12]	@ (800328c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800327e:	68db      	ldr	r3, [r3, #12]
 8003280:	4a02      	ldr	r2, [pc, #8]	@ (800328c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003282:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003286:	60d3      	str	r3, [r2, #12]
 8003288:	e014      	b.n	80032b4 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800328a:	bf00      	nop
 800328c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003294:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003298:	d10c      	bne.n	80032b4 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	3304      	adds	r3, #4
 800329e:	2101      	movs	r1, #1
 80032a0:	4618      	mov	r0, r3
 80032a2:	f000 f867 	bl	8003374 <RCCEx_PLLSAI1_Config>
 80032a6:	4603      	mov	r3, r0
 80032a8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80032aa:	7cfb      	ldrb	r3, [r7, #19]
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d001      	beq.n	80032b4 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80032b0:	7cfb      	ldrb	r3, [r7, #19]
 80032b2:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d02f      	beq.n	8003320 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80032c0:	4b2b      	ldr	r3, [pc, #172]	@ (8003370 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80032c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032c6:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80032ce:	4928      	ldr	r1, [pc, #160]	@ (8003370 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80032d0:	4313      	orrs	r3, r2
 80032d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80032da:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80032de:	d10d      	bne.n	80032fc <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	3304      	adds	r3, #4
 80032e4:	2102      	movs	r1, #2
 80032e6:	4618      	mov	r0, r3
 80032e8:	f000 f844 	bl	8003374 <RCCEx_PLLSAI1_Config>
 80032ec:	4603      	mov	r3, r0
 80032ee:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80032f0:	7cfb      	ldrb	r3, [r7, #19]
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d014      	beq.n	8003320 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80032f6:	7cfb      	ldrb	r3, [r7, #19]
 80032f8:	74bb      	strb	r3, [r7, #18]
 80032fa:	e011      	b.n	8003320 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003300:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003304:	d10c      	bne.n	8003320 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	3320      	adds	r3, #32
 800330a:	2102      	movs	r1, #2
 800330c:	4618      	mov	r0, r3
 800330e:	f000 f925 	bl	800355c <RCCEx_PLLSAI2_Config>
 8003312:	4603      	mov	r3, r0
 8003314:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003316:	7cfb      	ldrb	r3, [r7, #19]
 8003318:	2b00      	cmp	r3, #0
 800331a:	d001      	beq.n	8003320 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800331c:	7cfb      	ldrb	r3, [r7, #19]
 800331e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003328:	2b00      	cmp	r3, #0
 800332a:	d00a      	beq.n	8003342 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800332c:	4b10      	ldr	r3, [pc, #64]	@ (8003370 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800332e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003332:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800333a:	490d      	ldr	r1, [pc, #52]	@ (8003370 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800333c:	4313      	orrs	r3, r2
 800333e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800334a:	2b00      	cmp	r3, #0
 800334c:	d00b      	beq.n	8003366 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800334e:	4b08      	ldr	r3, [pc, #32]	@ (8003370 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003350:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003354:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800335e:	4904      	ldr	r1, [pc, #16]	@ (8003370 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003360:	4313      	orrs	r3, r2
 8003362:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003366:	7cbb      	ldrb	r3, [r7, #18]
}
 8003368:	4618      	mov	r0, r3
 800336a:	3718      	adds	r7, #24
 800336c:	46bd      	mov	sp, r7
 800336e:	bd80      	pop	{r7, pc}
 8003370:	40021000 	.word	0x40021000

08003374 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003374:	b580      	push	{r7, lr}
 8003376:	b084      	sub	sp, #16
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
 800337c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800337e:	2300      	movs	r3, #0
 8003380:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003382:	4b75      	ldr	r3, [pc, #468]	@ (8003558 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003384:	68db      	ldr	r3, [r3, #12]
 8003386:	f003 0303 	and.w	r3, r3, #3
 800338a:	2b00      	cmp	r3, #0
 800338c:	d018      	beq.n	80033c0 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800338e:	4b72      	ldr	r3, [pc, #456]	@ (8003558 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003390:	68db      	ldr	r3, [r3, #12]
 8003392:	f003 0203 	and.w	r2, r3, #3
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	429a      	cmp	r2, r3
 800339c:	d10d      	bne.n	80033ba <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
       ||
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d009      	beq.n	80033ba <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80033a6:	4b6c      	ldr	r3, [pc, #432]	@ (8003558 <RCCEx_PLLSAI1_Config+0x1e4>)
 80033a8:	68db      	ldr	r3, [r3, #12]
 80033aa:	091b      	lsrs	r3, r3, #4
 80033ac:	f003 0307 	and.w	r3, r3, #7
 80033b0:	1c5a      	adds	r2, r3, #1
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	685b      	ldr	r3, [r3, #4]
       ||
 80033b6:	429a      	cmp	r2, r3
 80033b8:	d047      	beq.n	800344a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80033ba:	2301      	movs	r3, #1
 80033bc:	73fb      	strb	r3, [r7, #15]
 80033be:	e044      	b.n	800344a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	2b03      	cmp	r3, #3
 80033c6:	d018      	beq.n	80033fa <RCCEx_PLLSAI1_Config+0x86>
 80033c8:	2b03      	cmp	r3, #3
 80033ca:	d825      	bhi.n	8003418 <RCCEx_PLLSAI1_Config+0xa4>
 80033cc:	2b01      	cmp	r3, #1
 80033ce:	d002      	beq.n	80033d6 <RCCEx_PLLSAI1_Config+0x62>
 80033d0:	2b02      	cmp	r3, #2
 80033d2:	d009      	beq.n	80033e8 <RCCEx_PLLSAI1_Config+0x74>
 80033d4:	e020      	b.n	8003418 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80033d6:	4b60      	ldr	r3, [pc, #384]	@ (8003558 <RCCEx_PLLSAI1_Config+0x1e4>)
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f003 0302 	and.w	r3, r3, #2
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d11d      	bne.n	800341e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80033e2:	2301      	movs	r3, #1
 80033e4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80033e6:	e01a      	b.n	800341e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80033e8:	4b5b      	ldr	r3, [pc, #364]	@ (8003558 <RCCEx_PLLSAI1_Config+0x1e4>)
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d116      	bne.n	8003422 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80033f4:	2301      	movs	r3, #1
 80033f6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80033f8:	e013      	b.n	8003422 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80033fa:	4b57      	ldr	r3, [pc, #348]	@ (8003558 <RCCEx_PLLSAI1_Config+0x1e4>)
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003402:	2b00      	cmp	r3, #0
 8003404:	d10f      	bne.n	8003426 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003406:	4b54      	ldr	r3, [pc, #336]	@ (8003558 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800340e:	2b00      	cmp	r3, #0
 8003410:	d109      	bne.n	8003426 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003412:	2301      	movs	r3, #1
 8003414:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003416:	e006      	b.n	8003426 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003418:	2301      	movs	r3, #1
 800341a:	73fb      	strb	r3, [r7, #15]
      break;
 800341c:	e004      	b.n	8003428 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800341e:	bf00      	nop
 8003420:	e002      	b.n	8003428 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003422:	bf00      	nop
 8003424:	e000      	b.n	8003428 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003426:	bf00      	nop
    }

    if(status == HAL_OK)
 8003428:	7bfb      	ldrb	r3, [r7, #15]
 800342a:	2b00      	cmp	r3, #0
 800342c:	d10d      	bne.n	800344a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800342e:	4b4a      	ldr	r3, [pc, #296]	@ (8003558 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003430:	68db      	ldr	r3, [r3, #12]
 8003432:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	6819      	ldr	r1, [r3, #0]
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	685b      	ldr	r3, [r3, #4]
 800343e:	3b01      	subs	r3, #1
 8003440:	011b      	lsls	r3, r3, #4
 8003442:	430b      	orrs	r3, r1
 8003444:	4944      	ldr	r1, [pc, #272]	@ (8003558 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003446:	4313      	orrs	r3, r2
 8003448:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800344a:	7bfb      	ldrb	r3, [r7, #15]
 800344c:	2b00      	cmp	r3, #0
 800344e:	d17d      	bne.n	800354c <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003450:	4b41      	ldr	r3, [pc, #260]	@ (8003558 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	4a40      	ldr	r2, [pc, #256]	@ (8003558 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003456:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800345a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800345c:	f7fe fb64 	bl	8001b28 <HAL_GetTick>
 8003460:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003462:	e009      	b.n	8003478 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003464:	f7fe fb60 	bl	8001b28 <HAL_GetTick>
 8003468:	4602      	mov	r2, r0
 800346a:	68bb      	ldr	r3, [r7, #8]
 800346c:	1ad3      	subs	r3, r2, r3
 800346e:	2b02      	cmp	r3, #2
 8003470:	d902      	bls.n	8003478 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003472:	2303      	movs	r3, #3
 8003474:	73fb      	strb	r3, [r7, #15]
        break;
 8003476:	e005      	b.n	8003484 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003478:	4b37      	ldr	r3, [pc, #220]	@ (8003558 <RCCEx_PLLSAI1_Config+0x1e4>)
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003480:	2b00      	cmp	r3, #0
 8003482:	d1ef      	bne.n	8003464 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003484:	7bfb      	ldrb	r3, [r7, #15]
 8003486:	2b00      	cmp	r3, #0
 8003488:	d160      	bne.n	800354c <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800348a:	683b      	ldr	r3, [r7, #0]
 800348c:	2b00      	cmp	r3, #0
 800348e:	d111      	bne.n	80034b4 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003490:	4b31      	ldr	r3, [pc, #196]	@ (8003558 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003492:	691b      	ldr	r3, [r3, #16]
 8003494:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003498:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800349c:	687a      	ldr	r2, [r7, #4]
 800349e:	6892      	ldr	r2, [r2, #8]
 80034a0:	0211      	lsls	r1, r2, #8
 80034a2:	687a      	ldr	r2, [r7, #4]
 80034a4:	68d2      	ldr	r2, [r2, #12]
 80034a6:	0912      	lsrs	r2, r2, #4
 80034a8:	0452      	lsls	r2, r2, #17
 80034aa:	430a      	orrs	r2, r1
 80034ac:	492a      	ldr	r1, [pc, #168]	@ (8003558 <RCCEx_PLLSAI1_Config+0x1e4>)
 80034ae:	4313      	orrs	r3, r2
 80034b0:	610b      	str	r3, [r1, #16]
 80034b2:	e027      	b.n	8003504 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80034b4:	683b      	ldr	r3, [r7, #0]
 80034b6:	2b01      	cmp	r3, #1
 80034b8:	d112      	bne.n	80034e0 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80034ba:	4b27      	ldr	r3, [pc, #156]	@ (8003558 <RCCEx_PLLSAI1_Config+0x1e4>)
 80034bc:	691b      	ldr	r3, [r3, #16]
 80034be:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80034c2:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80034c6:	687a      	ldr	r2, [r7, #4]
 80034c8:	6892      	ldr	r2, [r2, #8]
 80034ca:	0211      	lsls	r1, r2, #8
 80034cc:	687a      	ldr	r2, [r7, #4]
 80034ce:	6912      	ldr	r2, [r2, #16]
 80034d0:	0852      	lsrs	r2, r2, #1
 80034d2:	3a01      	subs	r2, #1
 80034d4:	0552      	lsls	r2, r2, #21
 80034d6:	430a      	orrs	r2, r1
 80034d8:	491f      	ldr	r1, [pc, #124]	@ (8003558 <RCCEx_PLLSAI1_Config+0x1e4>)
 80034da:	4313      	orrs	r3, r2
 80034dc:	610b      	str	r3, [r1, #16]
 80034de:	e011      	b.n	8003504 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80034e0:	4b1d      	ldr	r3, [pc, #116]	@ (8003558 <RCCEx_PLLSAI1_Config+0x1e4>)
 80034e2:	691b      	ldr	r3, [r3, #16]
 80034e4:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80034e8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80034ec:	687a      	ldr	r2, [r7, #4]
 80034ee:	6892      	ldr	r2, [r2, #8]
 80034f0:	0211      	lsls	r1, r2, #8
 80034f2:	687a      	ldr	r2, [r7, #4]
 80034f4:	6952      	ldr	r2, [r2, #20]
 80034f6:	0852      	lsrs	r2, r2, #1
 80034f8:	3a01      	subs	r2, #1
 80034fa:	0652      	lsls	r2, r2, #25
 80034fc:	430a      	orrs	r2, r1
 80034fe:	4916      	ldr	r1, [pc, #88]	@ (8003558 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003500:	4313      	orrs	r3, r2
 8003502:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003504:	4b14      	ldr	r3, [pc, #80]	@ (8003558 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	4a13      	ldr	r2, [pc, #76]	@ (8003558 <RCCEx_PLLSAI1_Config+0x1e4>)
 800350a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800350e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003510:	f7fe fb0a 	bl	8001b28 <HAL_GetTick>
 8003514:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003516:	e009      	b.n	800352c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003518:	f7fe fb06 	bl	8001b28 <HAL_GetTick>
 800351c:	4602      	mov	r2, r0
 800351e:	68bb      	ldr	r3, [r7, #8]
 8003520:	1ad3      	subs	r3, r2, r3
 8003522:	2b02      	cmp	r3, #2
 8003524:	d902      	bls.n	800352c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003526:	2303      	movs	r3, #3
 8003528:	73fb      	strb	r3, [r7, #15]
          break;
 800352a:	e005      	b.n	8003538 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800352c:	4b0a      	ldr	r3, [pc, #40]	@ (8003558 <RCCEx_PLLSAI1_Config+0x1e4>)
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003534:	2b00      	cmp	r3, #0
 8003536:	d0ef      	beq.n	8003518 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003538:	7bfb      	ldrb	r3, [r7, #15]
 800353a:	2b00      	cmp	r3, #0
 800353c:	d106      	bne.n	800354c <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800353e:	4b06      	ldr	r3, [pc, #24]	@ (8003558 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003540:	691a      	ldr	r2, [r3, #16]
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	699b      	ldr	r3, [r3, #24]
 8003546:	4904      	ldr	r1, [pc, #16]	@ (8003558 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003548:	4313      	orrs	r3, r2
 800354a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800354c:	7bfb      	ldrb	r3, [r7, #15]
}
 800354e:	4618      	mov	r0, r3
 8003550:	3710      	adds	r7, #16
 8003552:	46bd      	mov	sp, r7
 8003554:	bd80      	pop	{r7, pc}
 8003556:	bf00      	nop
 8003558:	40021000 	.word	0x40021000

0800355c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800355c:	b580      	push	{r7, lr}
 800355e:	b084      	sub	sp, #16
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]
 8003564:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003566:	2300      	movs	r3, #0
 8003568:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800356a:	4b6a      	ldr	r3, [pc, #424]	@ (8003714 <RCCEx_PLLSAI2_Config+0x1b8>)
 800356c:	68db      	ldr	r3, [r3, #12]
 800356e:	f003 0303 	and.w	r3, r3, #3
 8003572:	2b00      	cmp	r3, #0
 8003574:	d018      	beq.n	80035a8 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003576:	4b67      	ldr	r3, [pc, #412]	@ (8003714 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003578:	68db      	ldr	r3, [r3, #12]
 800357a:	f003 0203 	and.w	r2, r3, #3
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	429a      	cmp	r2, r3
 8003584:	d10d      	bne.n	80035a2 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
       ||
 800358a:	2b00      	cmp	r3, #0
 800358c:	d009      	beq.n	80035a2 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800358e:	4b61      	ldr	r3, [pc, #388]	@ (8003714 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003590:	68db      	ldr	r3, [r3, #12]
 8003592:	091b      	lsrs	r3, r3, #4
 8003594:	f003 0307 	and.w	r3, r3, #7
 8003598:	1c5a      	adds	r2, r3, #1
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	685b      	ldr	r3, [r3, #4]
       ||
 800359e:	429a      	cmp	r2, r3
 80035a0:	d047      	beq.n	8003632 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80035a2:	2301      	movs	r3, #1
 80035a4:	73fb      	strb	r3, [r7, #15]
 80035a6:	e044      	b.n	8003632 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	2b03      	cmp	r3, #3
 80035ae:	d018      	beq.n	80035e2 <RCCEx_PLLSAI2_Config+0x86>
 80035b0:	2b03      	cmp	r3, #3
 80035b2:	d825      	bhi.n	8003600 <RCCEx_PLLSAI2_Config+0xa4>
 80035b4:	2b01      	cmp	r3, #1
 80035b6:	d002      	beq.n	80035be <RCCEx_PLLSAI2_Config+0x62>
 80035b8:	2b02      	cmp	r3, #2
 80035ba:	d009      	beq.n	80035d0 <RCCEx_PLLSAI2_Config+0x74>
 80035bc:	e020      	b.n	8003600 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80035be:	4b55      	ldr	r3, [pc, #340]	@ (8003714 <RCCEx_PLLSAI2_Config+0x1b8>)
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f003 0302 	and.w	r3, r3, #2
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d11d      	bne.n	8003606 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80035ca:	2301      	movs	r3, #1
 80035cc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80035ce:	e01a      	b.n	8003606 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80035d0:	4b50      	ldr	r3, [pc, #320]	@ (8003714 <RCCEx_PLLSAI2_Config+0x1b8>)
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d116      	bne.n	800360a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80035dc:	2301      	movs	r3, #1
 80035de:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80035e0:	e013      	b.n	800360a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80035e2:	4b4c      	ldr	r3, [pc, #304]	@ (8003714 <RCCEx_PLLSAI2_Config+0x1b8>)
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d10f      	bne.n	800360e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80035ee:	4b49      	ldr	r3, [pc, #292]	@ (8003714 <RCCEx_PLLSAI2_Config+0x1b8>)
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d109      	bne.n	800360e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80035fa:	2301      	movs	r3, #1
 80035fc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80035fe:	e006      	b.n	800360e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003600:	2301      	movs	r3, #1
 8003602:	73fb      	strb	r3, [r7, #15]
      break;
 8003604:	e004      	b.n	8003610 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003606:	bf00      	nop
 8003608:	e002      	b.n	8003610 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800360a:	bf00      	nop
 800360c:	e000      	b.n	8003610 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800360e:	bf00      	nop
    }

    if(status == HAL_OK)
 8003610:	7bfb      	ldrb	r3, [r7, #15]
 8003612:	2b00      	cmp	r3, #0
 8003614:	d10d      	bne.n	8003632 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003616:	4b3f      	ldr	r3, [pc, #252]	@ (8003714 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003618:	68db      	ldr	r3, [r3, #12]
 800361a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	6819      	ldr	r1, [r3, #0]
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	685b      	ldr	r3, [r3, #4]
 8003626:	3b01      	subs	r3, #1
 8003628:	011b      	lsls	r3, r3, #4
 800362a:	430b      	orrs	r3, r1
 800362c:	4939      	ldr	r1, [pc, #228]	@ (8003714 <RCCEx_PLLSAI2_Config+0x1b8>)
 800362e:	4313      	orrs	r3, r2
 8003630:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003632:	7bfb      	ldrb	r3, [r7, #15]
 8003634:	2b00      	cmp	r3, #0
 8003636:	d167      	bne.n	8003708 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003638:	4b36      	ldr	r3, [pc, #216]	@ (8003714 <RCCEx_PLLSAI2_Config+0x1b8>)
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	4a35      	ldr	r2, [pc, #212]	@ (8003714 <RCCEx_PLLSAI2_Config+0x1b8>)
 800363e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003642:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003644:	f7fe fa70 	bl	8001b28 <HAL_GetTick>
 8003648:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800364a:	e009      	b.n	8003660 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800364c:	f7fe fa6c 	bl	8001b28 <HAL_GetTick>
 8003650:	4602      	mov	r2, r0
 8003652:	68bb      	ldr	r3, [r7, #8]
 8003654:	1ad3      	subs	r3, r2, r3
 8003656:	2b02      	cmp	r3, #2
 8003658:	d902      	bls.n	8003660 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800365a:	2303      	movs	r3, #3
 800365c:	73fb      	strb	r3, [r7, #15]
        break;
 800365e:	e005      	b.n	800366c <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003660:	4b2c      	ldr	r3, [pc, #176]	@ (8003714 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003668:	2b00      	cmp	r3, #0
 800366a:	d1ef      	bne.n	800364c <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800366c:	7bfb      	ldrb	r3, [r7, #15]
 800366e:	2b00      	cmp	r3, #0
 8003670:	d14a      	bne.n	8003708 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003672:	683b      	ldr	r3, [r7, #0]
 8003674:	2b00      	cmp	r3, #0
 8003676:	d111      	bne.n	800369c <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003678:	4b26      	ldr	r3, [pc, #152]	@ (8003714 <RCCEx_PLLSAI2_Config+0x1b8>)
 800367a:	695b      	ldr	r3, [r3, #20]
 800367c:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003680:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003684:	687a      	ldr	r2, [r7, #4]
 8003686:	6892      	ldr	r2, [r2, #8]
 8003688:	0211      	lsls	r1, r2, #8
 800368a:	687a      	ldr	r2, [r7, #4]
 800368c:	68d2      	ldr	r2, [r2, #12]
 800368e:	0912      	lsrs	r2, r2, #4
 8003690:	0452      	lsls	r2, r2, #17
 8003692:	430a      	orrs	r2, r1
 8003694:	491f      	ldr	r1, [pc, #124]	@ (8003714 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003696:	4313      	orrs	r3, r2
 8003698:	614b      	str	r3, [r1, #20]
 800369a:	e011      	b.n	80036c0 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800369c:	4b1d      	ldr	r3, [pc, #116]	@ (8003714 <RCCEx_PLLSAI2_Config+0x1b8>)
 800369e:	695b      	ldr	r3, [r3, #20]
 80036a0:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80036a4:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80036a8:	687a      	ldr	r2, [r7, #4]
 80036aa:	6892      	ldr	r2, [r2, #8]
 80036ac:	0211      	lsls	r1, r2, #8
 80036ae:	687a      	ldr	r2, [r7, #4]
 80036b0:	6912      	ldr	r2, [r2, #16]
 80036b2:	0852      	lsrs	r2, r2, #1
 80036b4:	3a01      	subs	r2, #1
 80036b6:	0652      	lsls	r2, r2, #25
 80036b8:	430a      	orrs	r2, r1
 80036ba:	4916      	ldr	r1, [pc, #88]	@ (8003714 <RCCEx_PLLSAI2_Config+0x1b8>)
 80036bc:	4313      	orrs	r3, r2
 80036be:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80036c0:	4b14      	ldr	r3, [pc, #80]	@ (8003714 <RCCEx_PLLSAI2_Config+0x1b8>)
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	4a13      	ldr	r2, [pc, #76]	@ (8003714 <RCCEx_PLLSAI2_Config+0x1b8>)
 80036c6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80036ca:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036cc:	f7fe fa2c 	bl	8001b28 <HAL_GetTick>
 80036d0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80036d2:	e009      	b.n	80036e8 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80036d4:	f7fe fa28 	bl	8001b28 <HAL_GetTick>
 80036d8:	4602      	mov	r2, r0
 80036da:	68bb      	ldr	r3, [r7, #8]
 80036dc:	1ad3      	subs	r3, r2, r3
 80036de:	2b02      	cmp	r3, #2
 80036e0:	d902      	bls.n	80036e8 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80036e2:	2303      	movs	r3, #3
 80036e4:	73fb      	strb	r3, [r7, #15]
          break;
 80036e6:	e005      	b.n	80036f4 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80036e8:	4b0a      	ldr	r3, [pc, #40]	@ (8003714 <RCCEx_PLLSAI2_Config+0x1b8>)
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d0ef      	beq.n	80036d4 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80036f4:	7bfb      	ldrb	r3, [r7, #15]
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d106      	bne.n	8003708 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80036fa:	4b06      	ldr	r3, [pc, #24]	@ (8003714 <RCCEx_PLLSAI2_Config+0x1b8>)
 80036fc:	695a      	ldr	r2, [r3, #20]
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	695b      	ldr	r3, [r3, #20]
 8003702:	4904      	ldr	r1, [pc, #16]	@ (8003714 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003704:	4313      	orrs	r3, r2
 8003706:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003708:	7bfb      	ldrb	r3, [r7, #15]
}
 800370a:	4618      	mov	r0, r3
 800370c:	3710      	adds	r7, #16
 800370e:	46bd      	mov	sp, r7
 8003710:	bd80      	pop	{r7, pc}
 8003712:	bf00      	nop
 8003714:	40021000 	.word	0x40021000

08003718 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003718:	b580      	push	{r7, lr}
 800371a:	b084      	sub	sp, #16
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	2b00      	cmp	r3, #0
 8003724:	d101      	bne.n	800372a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003726:	2301      	movs	r3, #1
 8003728:	e095      	b.n	8003856 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800372e:	2b00      	cmp	r3, #0
 8003730:	d108      	bne.n	8003744 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	685b      	ldr	r3, [r3, #4]
 8003736:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800373a:	d009      	beq.n	8003750 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	2200      	movs	r2, #0
 8003740:	61da      	str	r2, [r3, #28]
 8003742:	e005      	b.n	8003750 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	2200      	movs	r2, #0
 8003748:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	2200      	movs	r2, #0
 800374e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	2200      	movs	r2, #0
 8003754:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800375c:	b2db      	uxtb	r3, r3
 800375e:	2b00      	cmp	r3, #0
 8003760:	d106      	bne.n	8003770 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	2200      	movs	r2, #0
 8003766:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800376a:	6878      	ldr	r0, [r7, #4]
 800376c:	f7fd ff28 	bl	80015c0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	2202      	movs	r2, #2
 8003774:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	681a      	ldr	r2, [r3, #0]
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003786:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	68db      	ldr	r3, [r3, #12]
 800378c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003790:	d902      	bls.n	8003798 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003792:	2300      	movs	r3, #0
 8003794:	60fb      	str	r3, [r7, #12]
 8003796:	e002      	b.n	800379e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003798:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800379c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	68db      	ldr	r3, [r3, #12]
 80037a2:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80037a6:	d007      	beq.n	80037b8 <HAL_SPI_Init+0xa0>
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	68db      	ldr	r3, [r3, #12]
 80037ac:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80037b0:	d002      	beq.n	80037b8 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	2200      	movs	r2, #0
 80037b6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	685b      	ldr	r3, [r3, #4]
 80037bc:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	689b      	ldr	r3, [r3, #8]
 80037c4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80037c8:	431a      	orrs	r2, r3
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	691b      	ldr	r3, [r3, #16]
 80037ce:	f003 0302 	and.w	r3, r3, #2
 80037d2:	431a      	orrs	r2, r3
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	695b      	ldr	r3, [r3, #20]
 80037d8:	f003 0301 	and.w	r3, r3, #1
 80037dc:	431a      	orrs	r2, r3
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	699b      	ldr	r3, [r3, #24]
 80037e2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80037e6:	431a      	orrs	r2, r3
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	69db      	ldr	r3, [r3, #28]
 80037ec:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80037f0:	431a      	orrs	r2, r3
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	6a1b      	ldr	r3, [r3, #32]
 80037f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80037fa:	ea42 0103 	orr.w	r1, r2, r3
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003802:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	430a      	orrs	r2, r1
 800380c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	699b      	ldr	r3, [r3, #24]
 8003812:	0c1b      	lsrs	r3, r3, #16
 8003814:	f003 0204 	and.w	r2, r3, #4
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800381c:	f003 0310 	and.w	r3, r3, #16
 8003820:	431a      	orrs	r2, r3
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003826:	f003 0308 	and.w	r3, r3, #8
 800382a:	431a      	orrs	r2, r3
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	68db      	ldr	r3, [r3, #12]
 8003830:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8003834:	ea42 0103 	orr.w	r1, r2, r3
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	430a      	orrs	r2, r1
 8003844:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	2200      	movs	r2, #0
 800384a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2201      	movs	r2, #1
 8003850:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8003854:	2300      	movs	r3, #0
}
 8003856:	4618      	mov	r0, r3
 8003858:	3710      	adds	r7, #16
 800385a:	46bd      	mov	sp, r7
 800385c:	bd80      	pop	{r7, pc}

0800385e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800385e:	b580      	push	{r7, lr}
 8003860:	b088      	sub	sp, #32
 8003862:	af00      	add	r7, sp, #0
 8003864:	60f8      	str	r0, [r7, #12]
 8003866:	60b9      	str	r1, [r7, #8]
 8003868:	603b      	str	r3, [r7, #0]
 800386a:	4613      	mov	r3, r2
 800386c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800386e:	f7fe f95b 	bl	8001b28 <HAL_GetTick>
 8003872:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8003874:	88fb      	ldrh	r3, [r7, #6]
 8003876:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800387e:	b2db      	uxtb	r3, r3
 8003880:	2b01      	cmp	r3, #1
 8003882:	d001      	beq.n	8003888 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8003884:	2302      	movs	r3, #2
 8003886:	e15c      	b.n	8003b42 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8003888:	68bb      	ldr	r3, [r7, #8]
 800388a:	2b00      	cmp	r3, #0
 800388c:	d002      	beq.n	8003894 <HAL_SPI_Transmit+0x36>
 800388e:	88fb      	ldrh	r3, [r7, #6]
 8003890:	2b00      	cmp	r3, #0
 8003892:	d101      	bne.n	8003898 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003894:	2301      	movs	r3, #1
 8003896:	e154      	b.n	8003b42 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800389e:	2b01      	cmp	r3, #1
 80038a0:	d101      	bne.n	80038a6 <HAL_SPI_Transmit+0x48>
 80038a2:	2302      	movs	r3, #2
 80038a4:	e14d      	b.n	8003b42 <HAL_SPI_Transmit+0x2e4>
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	2201      	movs	r2, #1
 80038aa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	2203      	movs	r2, #3
 80038b2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	2200      	movs	r2, #0
 80038ba:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	68ba      	ldr	r2, [r7, #8]
 80038c0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	88fa      	ldrh	r2, [r7, #6]
 80038c6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	88fa      	ldrh	r2, [r7, #6]
 80038cc:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	2200      	movs	r2, #0
 80038d2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	2200      	movs	r2, #0
 80038d8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	2200      	movs	r2, #0
 80038e0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	2200      	movs	r2, #0
 80038e8:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	2200      	movs	r2, #0
 80038ee:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	689b      	ldr	r3, [r3, #8]
 80038f4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80038f8:	d10f      	bne.n	800391a <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	681a      	ldr	r2, [r3, #0]
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003908:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	681a      	ldr	r2, [r3, #0]
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003918:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003924:	2b40      	cmp	r3, #64	@ 0x40
 8003926:	d007      	beq.n	8003938 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	681a      	ldr	r2, [r3, #0]
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003936:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	68db      	ldr	r3, [r3, #12]
 800393c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003940:	d952      	bls.n	80039e8 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	685b      	ldr	r3, [r3, #4]
 8003946:	2b00      	cmp	r3, #0
 8003948:	d002      	beq.n	8003950 <HAL_SPI_Transmit+0xf2>
 800394a:	8b7b      	ldrh	r3, [r7, #26]
 800394c:	2b01      	cmp	r3, #1
 800394e:	d145      	bne.n	80039dc <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003954:	881a      	ldrh	r2, [r3, #0]
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003960:	1c9a      	adds	r2, r3, #2
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800396a:	b29b      	uxth	r3, r3
 800396c:	3b01      	subs	r3, #1
 800396e:	b29a      	uxth	r2, r3
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003974:	e032      	b.n	80039dc <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	689b      	ldr	r3, [r3, #8]
 800397c:	f003 0302 	and.w	r3, r3, #2
 8003980:	2b02      	cmp	r3, #2
 8003982:	d112      	bne.n	80039aa <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003988:	881a      	ldrh	r2, [r3, #0]
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003994:	1c9a      	adds	r2, r3, #2
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800399e:	b29b      	uxth	r3, r3
 80039a0:	3b01      	subs	r3, #1
 80039a2:	b29a      	uxth	r2, r3
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80039a8:	e018      	b.n	80039dc <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80039aa:	f7fe f8bd 	bl	8001b28 <HAL_GetTick>
 80039ae:	4602      	mov	r2, r0
 80039b0:	69fb      	ldr	r3, [r7, #28]
 80039b2:	1ad3      	subs	r3, r2, r3
 80039b4:	683a      	ldr	r2, [r7, #0]
 80039b6:	429a      	cmp	r2, r3
 80039b8:	d803      	bhi.n	80039c2 <HAL_SPI_Transmit+0x164>
 80039ba:	683b      	ldr	r3, [r7, #0]
 80039bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039c0:	d102      	bne.n	80039c8 <HAL_SPI_Transmit+0x16a>
 80039c2:	683b      	ldr	r3, [r7, #0]
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d109      	bne.n	80039dc <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	2201      	movs	r2, #1
 80039cc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	2200      	movs	r2, #0
 80039d4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80039d8:	2303      	movs	r3, #3
 80039da:	e0b2      	b.n	8003b42 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80039e0:	b29b      	uxth	r3, r3
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d1c7      	bne.n	8003976 <HAL_SPI_Transmit+0x118>
 80039e6:	e083      	b.n	8003af0 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	685b      	ldr	r3, [r3, #4]
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d002      	beq.n	80039f6 <HAL_SPI_Transmit+0x198>
 80039f0:	8b7b      	ldrh	r3, [r7, #26]
 80039f2:	2b01      	cmp	r3, #1
 80039f4:	d177      	bne.n	8003ae6 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80039fa:	b29b      	uxth	r3, r3
 80039fc:	2b01      	cmp	r3, #1
 80039fe:	d912      	bls.n	8003a26 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a04:	881a      	ldrh	r2, [r3, #0]
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a10:	1c9a      	adds	r2, r3, #2
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003a1a:	b29b      	uxth	r3, r3
 8003a1c:	3b02      	subs	r3, #2
 8003a1e:	b29a      	uxth	r2, r3
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003a24:	e05f      	b.n	8003ae6 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	330c      	adds	r3, #12
 8003a30:	7812      	ldrb	r2, [r2, #0]
 8003a32:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a38:	1c5a      	adds	r2, r3, #1
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003a42:	b29b      	uxth	r3, r3
 8003a44:	3b01      	subs	r3, #1
 8003a46:	b29a      	uxth	r2, r3
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8003a4c:	e04b      	b.n	8003ae6 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	689b      	ldr	r3, [r3, #8]
 8003a54:	f003 0302 	and.w	r3, r3, #2
 8003a58:	2b02      	cmp	r3, #2
 8003a5a:	d12b      	bne.n	8003ab4 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003a60:	b29b      	uxth	r3, r3
 8003a62:	2b01      	cmp	r3, #1
 8003a64:	d912      	bls.n	8003a8c <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a6a:	881a      	ldrh	r2, [r3, #0]
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a76:	1c9a      	adds	r2, r3, #2
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003a80:	b29b      	uxth	r3, r3
 8003a82:	3b02      	subs	r3, #2
 8003a84:	b29a      	uxth	r2, r3
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003a8a:	e02c      	b.n	8003ae6 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	330c      	adds	r3, #12
 8003a96:	7812      	ldrb	r2, [r2, #0]
 8003a98:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a9e:	1c5a      	adds	r2, r3, #1
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003aa8:	b29b      	uxth	r3, r3
 8003aaa:	3b01      	subs	r3, #1
 8003aac:	b29a      	uxth	r2, r3
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003ab2:	e018      	b.n	8003ae6 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003ab4:	f7fe f838 	bl	8001b28 <HAL_GetTick>
 8003ab8:	4602      	mov	r2, r0
 8003aba:	69fb      	ldr	r3, [r7, #28]
 8003abc:	1ad3      	subs	r3, r2, r3
 8003abe:	683a      	ldr	r2, [r7, #0]
 8003ac0:	429a      	cmp	r2, r3
 8003ac2:	d803      	bhi.n	8003acc <HAL_SPI_Transmit+0x26e>
 8003ac4:	683b      	ldr	r3, [r7, #0]
 8003ac6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003aca:	d102      	bne.n	8003ad2 <HAL_SPI_Transmit+0x274>
 8003acc:	683b      	ldr	r3, [r7, #0]
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d109      	bne.n	8003ae6 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	2201      	movs	r2, #1
 8003ad6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	2200      	movs	r2, #0
 8003ade:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8003ae2:	2303      	movs	r3, #3
 8003ae4:	e02d      	b.n	8003b42 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003aea:	b29b      	uxth	r3, r3
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d1ae      	bne.n	8003a4e <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003af0:	69fa      	ldr	r2, [r7, #28]
 8003af2:	6839      	ldr	r1, [r7, #0]
 8003af4:	68f8      	ldr	r0, [r7, #12]
 8003af6:	f000 fb65 	bl	80041c4 <SPI_EndRxTxTransaction>
 8003afa:	4603      	mov	r3, r0
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d002      	beq.n	8003b06 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	2220      	movs	r2, #32
 8003b04:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	689b      	ldr	r3, [r3, #8]
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d10a      	bne.n	8003b24 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003b0e:	2300      	movs	r3, #0
 8003b10:	617b      	str	r3, [r7, #20]
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	68db      	ldr	r3, [r3, #12]
 8003b18:	617b      	str	r3, [r7, #20]
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	689b      	ldr	r3, [r3, #8]
 8003b20:	617b      	str	r3, [r7, #20]
 8003b22:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	2201      	movs	r2, #1
 8003b28:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	2200      	movs	r2, #0
 8003b30:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d001      	beq.n	8003b40 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8003b3c:	2301      	movs	r3, #1
 8003b3e:	e000      	b.n	8003b42 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8003b40:	2300      	movs	r3, #0
  }
}
 8003b42:	4618      	mov	r0, r3
 8003b44:	3720      	adds	r7, #32
 8003b46:	46bd      	mov	sp, r7
 8003b48:	bd80      	pop	{r7, pc}

08003b4a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003b4a:	b580      	push	{r7, lr}
 8003b4c:	b08a      	sub	sp, #40	@ 0x28
 8003b4e:	af00      	add	r7, sp, #0
 8003b50:	60f8      	str	r0, [r7, #12]
 8003b52:	60b9      	str	r1, [r7, #8]
 8003b54:	607a      	str	r2, [r7, #4]
 8003b56:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003b58:	2301      	movs	r3, #1
 8003b5a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003b5c:	f7fd ffe4 	bl	8001b28 <HAL_GetTick>
 8003b60:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003b68:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	685b      	ldr	r3, [r3, #4]
 8003b6e:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8003b70:	887b      	ldrh	r3, [r7, #2]
 8003b72:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8003b74:	887b      	ldrh	r3, [r7, #2]
 8003b76:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003b78:	7ffb      	ldrb	r3, [r7, #31]
 8003b7a:	2b01      	cmp	r3, #1
 8003b7c:	d00c      	beq.n	8003b98 <HAL_SPI_TransmitReceive+0x4e>
 8003b7e:	69bb      	ldr	r3, [r7, #24]
 8003b80:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003b84:	d106      	bne.n	8003b94 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	689b      	ldr	r3, [r3, #8]
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d102      	bne.n	8003b94 <HAL_SPI_TransmitReceive+0x4a>
 8003b8e:	7ffb      	ldrb	r3, [r7, #31]
 8003b90:	2b04      	cmp	r3, #4
 8003b92:	d001      	beq.n	8003b98 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8003b94:	2302      	movs	r3, #2
 8003b96:	e1f3      	b.n	8003f80 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003b98:	68bb      	ldr	r3, [r7, #8]
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d005      	beq.n	8003baa <HAL_SPI_TransmitReceive+0x60>
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d002      	beq.n	8003baa <HAL_SPI_TransmitReceive+0x60>
 8003ba4:	887b      	ldrh	r3, [r7, #2]
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d101      	bne.n	8003bae <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8003baa:	2301      	movs	r3, #1
 8003bac:	e1e8      	b.n	8003f80 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003bb4:	2b01      	cmp	r3, #1
 8003bb6:	d101      	bne.n	8003bbc <HAL_SPI_TransmitReceive+0x72>
 8003bb8:	2302      	movs	r3, #2
 8003bba:	e1e1      	b.n	8003f80 <HAL_SPI_TransmitReceive+0x436>
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	2201      	movs	r2, #1
 8003bc0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003bca:	b2db      	uxtb	r3, r3
 8003bcc:	2b04      	cmp	r3, #4
 8003bce:	d003      	beq.n	8003bd8 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	2205      	movs	r2, #5
 8003bd4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	2200      	movs	r2, #0
 8003bdc:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	687a      	ldr	r2, [r7, #4]
 8003be2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	887a      	ldrh	r2, [r7, #2]
 8003be8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	887a      	ldrh	r2, [r7, #2]
 8003bf0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	68ba      	ldr	r2, [r7, #8]
 8003bf8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	887a      	ldrh	r2, [r7, #2]
 8003bfe:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	887a      	ldrh	r2, [r7, #2]
 8003c04:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	2200      	movs	r2, #0
 8003c0a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	2200      	movs	r2, #0
 8003c10:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	68db      	ldr	r3, [r3, #12]
 8003c16:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003c1a:	d802      	bhi.n	8003c22 <HAL_SPI_TransmitReceive+0xd8>
 8003c1c:	8abb      	ldrh	r3, [r7, #20]
 8003c1e:	2b01      	cmp	r3, #1
 8003c20:	d908      	bls.n	8003c34 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	685a      	ldr	r2, [r3, #4]
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003c30:	605a      	str	r2, [r3, #4]
 8003c32:	e007      	b.n	8003c44 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	685a      	ldr	r2, [r3, #4]
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003c42:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c4e:	2b40      	cmp	r3, #64	@ 0x40
 8003c50:	d007      	beq.n	8003c62 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	681a      	ldr	r2, [r3, #0]
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003c60:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	68db      	ldr	r3, [r3, #12]
 8003c66:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003c6a:	f240 8083 	bls.w	8003d74 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	685b      	ldr	r3, [r3, #4]
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d002      	beq.n	8003c7c <HAL_SPI_TransmitReceive+0x132>
 8003c76:	8afb      	ldrh	r3, [r7, #22]
 8003c78:	2b01      	cmp	r3, #1
 8003c7a:	d16f      	bne.n	8003d5c <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c80:	881a      	ldrh	r2, [r3, #0]
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c8c:	1c9a      	adds	r2, r3, #2
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003c96:	b29b      	uxth	r3, r3
 8003c98:	3b01      	subs	r3, #1
 8003c9a:	b29a      	uxth	r2, r3
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003ca0:	e05c      	b.n	8003d5c <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	689b      	ldr	r3, [r3, #8]
 8003ca8:	f003 0302 	and.w	r3, r3, #2
 8003cac:	2b02      	cmp	r3, #2
 8003cae:	d11b      	bne.n	8003ce8 <HAL_SPI_TransmitReceive+0x19e>
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003cb4:	b29b      	uxth	r3, r3
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d016      	beq.n	8003ce8 <HAL_SPI_TransmitReceive+0x19e>
 8003cba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cbc:	2b01      	cmp	r3, #1
 8003cbe:	d113      	bne.n	8003ce8 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cc4:	881a      	ldrh	r2, [r3, #0]
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cd0:	1c9a      	adds	r2, r3, #2
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003cda:	b29b      	uxth	r3, r3
 8003cdc:	3b01      	subs	r3, #1
 8003cde:	b29a      	uxth	r2, r3
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003ce4:	2300      	movs	r3, #0
 8003ce6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	689b      	ldr	r3, [r3, #8]
 8003cee:	f003 0301 	and.w	r3, r3, #1
 8003cf2:	2b01      	cmp	r3, #1
 8003cf4:	d11c      	bne.n	8003d30 <HAL_SPI_TransmitReceive+0x1e6>
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003cfc:	b29b      	uxth	r3, r3
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d016      	beq.n	8003d30 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	68da      	ldr	r2, [r3, #12]
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d0c:	b292      	uxth	r2, r2
 8003d0e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d14:	1c9a      	adds	r2, r3, #2
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003d20:	b29b      	uxth	r3, r3
 8003d22:	3b01      	subs	r3, #1
 8003d24:	b29a      	uxth	r2, r3
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003d2c:	2301      	movs	r3, #1
 8003d2e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003d30:	f7fd fefa 	bl	8001b28 <HAL_GetTick>
 8003d34:	4602      	mov	r2, r0
 8003d36:	6a3b      	ldr	r3, [r7, #32]
 8003d38:	1ad3      	subs	r3, r2, r3
 8003d3a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003d3c:	429a      	cmp	r2, r3
 8003d3e:	d80d      	bhi.n	8003d5c <HAL_SPI_TransmitReceive+0x212>
 8003d40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d46:	d009      	beq.n	8003d5c <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	2201      	movs	r2, #1
 8003d4c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	2200      	movs	r2, #0
 8003d54:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8003d58:	2303      	movs	r3, #3
 8003d5a:	e111      	b.n	8003f80 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003d60:	b29b      	uxth	r3, r3
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d19d      	bne.n	8003ca2 <HAL_SPI_TransmitReceive+0x158>
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003d6c:	b29b      	uxth	r3, r3
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d197      	bne.n	8003ca2 <HAL_SPI_TransmitReceive+0x158>
 8003d72:	e0e5      	b.n	8003f40 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	685b      	ldr	r3, [r3, #4]
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d003      	beq.n	8003d84 <HAL_SPI_TransmitReceive+0x23a>
 8003d7c:	8afb      	ldrh	r3, [r7, #22]
 8003d7e:	2b01      	cmp	r3, #1
 8003d80:	f040 80d1 	bne.w	8003f26 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003d88:	b29b      	uxth	r3, r3
 8003d8a:	2b01      	cmp	r3, #1
 8003d8c:	d912      	bls.n	8003db4 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d92:	881a      	ldrh	r2, [r3, #0]
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d9e:	1c9a      	adds	r2, r3, #2
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003da8:	b29b      	uxth	r3, r3
 8003daa:	3b02      	subs	r3, #2
 8003dac:	b29a      	uxth	r2, r3
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003db2:	e0b8      	b.n	8003f26 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	330c      	adds	r3, #12
 8003dbe:	7812      	ldrb	r2, [r2, #0]
 8003dc0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003dc6:	1c5a      	adds	r2, r3, #1
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003dd0:	b29b      	uxth	r3, r3
 8003dd2:	3b01      	subs	r3, #1
 8003dd4:	b29a      	uxth	r2, r3
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003dda:	e0a4      	b.n	8003f26 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	689b      	ldr	r3, [r3, #8]
 8003de2:	f003 0302 	and.w	r3, r3, #2
 8003de6:	2b02      	cmp	r3, #2
 8003de8:	d134      	bne.n	8003e54 <HAL_SPI_TransmitReceive+0x30a>
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003dee:	b29b      	uxth	r3, r3
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d02f      	beq.n	8003e54 <HAL_SPI_TransmitReceive+0x30a>
 8003df4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003df6:	2b01      	cmp	r3, #1
 8003df8:	d12c      	bne.n	8003e54 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003dfe:	b29b      	uxth	r3, r3
 8003e00:	2b01      	cmp	r3, #1
 8003e02:	d912      	bls.n	8003e2a <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e08:	881a      	ldrh	r2, [r3, #0]
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e14:	1c9a      	adds	r2, r3, #2
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e1e:	b29b      	uxth	r3, r3
 8003e20:	3b02      	subs	r3, #2
 8003e22:	b29a      	uxth	r2, r3
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003e28:	e012      	b.n	8003e50 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	330c      	adds	r3, #12
 8003e34:	7812      	ldrb	r2, [r2, #0]
 8003e36:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e3c:	1c5a      	adds	r2, r3, #1
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e46:	b29b      	uxth	r3, r3
 8003e48:	3b01      	subs	r3, #1
 8003e4a:	b29a      	uxth	r2, r3
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003e50:	2300      	movs	r3, #0
 8003e52:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	689b      	ldr	r3, [r3, #8]
 8003e5a:	f003 0301 	and.w	r3, r3, #1
 8003e5e:	2b01      	cmp	r3, #1
 8003e60:	d148      	bne.n	8003ef4 <HAL_SPI_TransmitReceive+0x3aa>
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003e68:	b29b      	uxth	r3, r3
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d042      	beq.n	8003ef4 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003e74:	b29b      	uxth	r3, r3
 8003e76:	2b01      	cmp	r3, #1
 8003e78:	d923      	bls.n	8003ec2 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	68da      	ldr	r2, [r3, #12]
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e84:	b292      	uxth	r2, r2
 8003e86:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e8c:	1c9a      	adds	r2, r3, #2
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003e98:	b29b      	uxth	r3, r3
 8003e9a:	3b02      	subs	r3, #2
 8003e9c:	b29a      	uxth	r2, r3
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003eaa:	b29b      	uxth	r3, r3
 8003eac:	2b01      	cmp	r3, #1
 8003eae:	d81f      	bhi.n	8003ef0 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	685a      	ldr	r2, [r3, #4]
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003ebe:	605a      	str	r2, [r3, #4]
 8003ec0:	e016      	b.n	8003ef0 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f103 020c 	add.w	r2, r3, #12
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ece:	7812      	ldrb	r2, [r2, #0]
 8003ed0:	b2d2      	uxtb	r2, r2
 8003ed2:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ed8:	1c5a      	adds	r2, r3, #1
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003ee4:	b29b      	uxth	r3, r3
 8003ee6:	3b01      	subs	r3, #1
 8003ee8:	b29a      	uxth	r2, r3
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003ef0:	2301      	movs	r3, #1
 8003ef2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003ef4:	f7fd fe18 	bl	8001b28 <HAL_GetTick>
 8003ef8:	4602      	mov	r2, r0
 8003efa:	6a3b      	ldr	r3, [r7, #32]
 8003efc:	1ad3      	subs	r3, r2, r3
 8003efe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003f00:	429a      	cmp	r2, r3
 8003f02:	d803      	bhi.n	8003f0c <HAL_SPI_TransmitReceive+0x3c2>
 8003f04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f0a:	d102      	bne.n	8003f12 <HAL_SPI_TransmitReceive+0x3c8>
 8003f0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d109      	bne.n	8003f26 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	2201      	movs	r2, #1
 8003f16:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	2200      	movs	r2, #0
 8003f1e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8003f22:	2303      	movs	r3, #3
 8003f24:	e02c      	b.n	8003f80 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003f2a:	b29b      	uxth	r3, r3
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	f47f af55 	bne.w	8003ddc <HAL_SPI_TransmitReceive+0x292>
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003f38:	b29b      	uxth	r3, r3
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	f47f af4e 	bne.w	8003ddc <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003f40:	6a3a      	ldr	r2, [r7, #32]
 8003f42:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003f44:	68f8      	ldr	r0, [r7, #12]
 8003f46:	f000 f93d 	bl	80041c4 <SPI_EndRxTxTransaction>
 8003f4a:	4603      	mov	r3, r0
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d008      	beq.n	8003f62 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	2220      	movs	r2, #32
 8003f54:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	2200      	movs	r2, #0
 8003f5a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8003f5e:	2301      	movs	r3, #1
 8003f60:	e00e      	b.n	8003f80 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	2201      	movs	r2, #1
 8003f66:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	2200      	movs	r2, #0
 8003f6e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d001      	beq.n	8003f7e <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8003f7a:	2301      	movs	r3, #1
 8003f7c:	e000      	b.n	8003f80 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8003f7e:	2300      	movs	r3, #0
  }
}
 8003f80:	4618      	mov	r0, r3
 8003f82:	3728      	adds	r7, #40	@ 0x28
 8003f84:	46bd      	mov	sp, r7
 8003f86:	bd80      	pop	{r7, pc}

08003f88 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003f88:	b580      	push	{r7, lr}
 8003f8a:	b088      	sub	sp, #32
 8003f8c:	af00      	add	r7, sp, #0
 8003f8e:	60f8      	str	r0, [r7, #12]
 8003f90:	60b9      	str	r1, [r7, #8]
 8003f92:	603b      	str	r3, [r7, #0]
 8003f94:	4613      	mov	r3, r2
 8003f96:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003f98:	f7fd fdc6 	bl	8001b28 <HAL_GetTick>
 8003f9c:	4602      	mov	r2, r0
 8003f9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fa0:	1a9b      	subs	r3, r3, r2
 8003fa2:	683a      	ldr	r2, [r7, #0]
 8003fa4:	4413      	add	r3, r2
 8003fa6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003fa8:	f7fd fdbe 	bl	8001b28 <HAL_GetTick>
 8003fac:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003fae:	4b39      	ldr	r3, [pc, #228]	@ (8004094 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	015b      	lsls	r3, r3, #5
 8003fb4:	0d1b      	lsrs	r3, r3, #20
 8003fb6:	69fa      	ldr	r2, [r7, #28]
 8003fb8:	fb02 f303 	mul.w	r3, r2, r3
 8003fbc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003fbe:	e054      	b.n	800406a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003fc0:	683b      	ldr	r3, [r7, #0]
 8003fc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fc6:	d050      	beq.n	800406a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003fc8:	f7fd fdae 	bl	8001b28 <HAL_GetTick>
 8003fcc:	4602      	mov	r2, r0
 8003fce:	69bb      	ldr	r3, [r7, #24]
 8003fd0:	1ad3      	subs	r3, r2, r3
 8003fd2:	69fa      	ldr	r2, [r7, #28]
 8003fd4:	429a      	cmp	r2, r3
 8003fd6:	d902      	bls.n	8003fde <SPI_WaitFlagStateUntilTimeout+0x56>
 8003fd8:	69fb      	ldr	r3, [r7, #28]
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d13d      	bne.n	800405a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	685a      	ldr	r2, [r3, #4]
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003fec:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	685b      	ldr	r3, [r3, #4]
 8003ff2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003ff6:	d111      	bne.n	800401c <SPI_WaitFlagStateUntilTimeout+0x94>
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	689b      	ldr	r3, [r3, #8]
 8003ffc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004000:	d004      	beq.n	800400c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	689b      	ldr	r3, [r3, #8]
 8004006:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800400a:	d107      	bne.n	800401c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	681a      	ldr	r2, [r3, #0]
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800401a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004020:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004024:	d10f      	bne.n	8004046 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	681a      	ldr	r2, [r3, #0]
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004034:	601a      	str	r2, [r3, #0]
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	681a      	ldr	r2, [r3, #0]
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004044:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	2201      	movs	r2, #1
 800404a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	2200      	movs	r2, #0
 8004052:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004056:	2303      	movs	r3, #3
 8004058:	e017      	b.n	800408a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800405a:	697b      	ldr	r3, [r7, #20]
 800405c:	2b00      	cmp	r3, #0
 800405e:	d101      	bne.n	8004064 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004060:	2300      	movs	r3, #0
 8004062:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004064:	697b      	ldr	r3, [r7, #20]
 8004066:	3b01      	subs	r3, #1
 8004068:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	689a      	ldr	r2, [r3, #8]
 8004070:	68bb      	ldr	r3, [r7, #8]
 8004072:	4013      	ands	r3, r2
 8004074:	68ba      	ldr	r2, [r7, #8]
 8004076:	429a      	cmp	r2, r3
 8004078:	bf0c      	ite	eq
 800407a:	2301      	moveq	r3, #1
 800407c:	2300      	movne	r3, #0
 800407e:	b2db      	uxtb	r3, r3
 8004080:	461a      	mov	r2, r3
 8004082:	79fb      	ldrb	r3, [r7, #7]
 8004084:	429a      	cmp	r2, r3
 8004086:	d19b      	bne.n	8003fc0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004088:	2300      	movs	r3, #0
}
 800408a:	4618      	mov	r0, r3
 800408c:	3720      	adds	r7, #32
 800408e:	46bd      	mov	sp, r7
 8004090:	bd80      	pop	{r7, pc}
 8004092:	bf00      	nop
 8004094:	20000000 	.word	0x20000000

08004098 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004098:	b580      	push	{r7, lr}
 800409a:	b08a      	sub	sp, #40	@ 0x28
 800409c:	af00      	add	r7, sp, #0
 800409e:	60f8      	str	r0, [r7, #12]
 80040a0:	60b9      	str	r1, [r7, #8]
 80040a2:	607a      	str	r2, [r7, #4]
 80040a4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80040a6:	2300      	movs	r3, #0
 80040a8:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80040aa:	f7fd fd3d 	bl	8001b28 <HAL_GetTick>
 80040ae:	4602      	mov	r2, r0
 80040b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040b2:	1a9b      	subs	r3, r3, r2
 80040b4:	683a      	ldr	r2, [r7, #0]
 80040b6:	4413      	add	r3, r2
 80040b8:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80040ba:	f7fd fd35 	bl	8001b28 <HAL_GetTick>
 80040be:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	330c      	adds	r3, #12
 80040c6:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80040c8:	4b3d      	ldr	r3, [pc, #244]	@ (80041c0 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80040ca:	681a      	ldr	r2, [r3, #0]
 80040cc:	4613      	mov	r3, r2
 80040ce:	009b      	lsls	r3, r3, #2
 80040d0:	4413      	add	r3, r2
 80040d2:	00da      	lsls	r2, r3, #3
 80040d4:	1ad3      	subs	r3, r2, r3
 80040d6:	0d1b      	lsrs	r3, r3, #20
 80040d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80040da:	fb02 f303 	mul.w	r3, r2, r3
 80040de:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80040e0:	e060      	b.n	80041a4 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80040e2:	68bb      	ldr	r3, [r7, #8]
 80040e4:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80040e8:	d107      	bne.n	80040fa <SPI_WaitFifoStateUntilTimeout+0x62>
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d104      	bne.n	80040fa <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80040f0:	69fb      	ldr	r3, [r7, #28]
 80040f2:	781b      	ldrb	r3, [r3, #0]
 80040f4:	b2db      	uxtb	r3, r3
 80040f6:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80040f8:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80040fa:	683b      	ldr	r3, [r7, #0]
 80040fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004100:	d050      	beq.n	80041a4 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004102:	f7fd fd11 	bl	8001b28 <HAL_GetTick>
 8004106:	4602      	mov	r2, r0
 8004108:	6a3b      	ldr	r3, [r7, #32]
 800410a:	1ad3      	subs	r3, r2, r3
 800410c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800410e:	429a      	cmp	r2, r3
 8004110:	d902      	bls.n	8004118 <SPI_WaitFifoStateUntilTimeout+0x80>
 8004112:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004114:	2b00      	cmp	r3, #0
 8004116:	d13d      	bne.n	8004194 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	685a      	ldr	r2, [r3, #4]
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004126:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	685b      	ldr	r3, [r3, #4]
 800412c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004130:	d111      	bne.n	8004156 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	689b      	ldr	r3, [r3, #8]
 8004136:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800413a:	d004      	beq.n	8004146 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	689b      	ldr	r3, [r3, #8]
 8004140:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004144:	d107      	bne.n	8004156 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	681a      	ldr	r2, [r3, #0]
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004154:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800415a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800415e:	d10f      	bne.n	8004180 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	681a      	ldr	r2, [r3, #0]
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800416e:	601a      	str	r2, [r3, #0]
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	681a      	ldr	r2, [r3, #0]
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800417e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	2201      	movs	r2, #1
 8004184:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	2200      	movs	r2, #0
 800418c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004190:	2303      	movs	r3, #3
 8004192:	e010      	b.n	80041b6 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004194:	69bb      	ldr	r3, [r7, #24]
 8004196:	2b00      	cmp	r3, #0
 8004198:	d101      	bne.n	800419e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800419a:	2300      	movs	r3, #0
 800419c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800419e:	69bb      	ldr	r3, [r7, #24]
 80041a0:	3b01      	subs	r3, #1
 80041a2:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	689a      	ldr	r2, [r3, #8]
 80041aa:	68bb      	ldr	r3, [r7, #8]
 80041ac:	4013      	ands	r3, r2
 80041ae:	687a      	ldr	r2, [r7, #4]
 80041b0:	429a      	cmp	r2, r3
 80041b2:	d196      	bne.n	80040e2 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80041b4:	2300      	movs	r3, #0
}
 80041b6:	4618      	mov	r0, r3
 80041b8:	3728      	adds	r7, #40	@ 0x28
 80041ba:	46bd      	mov	sp, r7
 80041bc:	bd80      	pop	{r7, pc}
 80041be:	bf00      	nop
 80041c0:	20000000 	.word	0x20000000

080041c4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80041c4:	b580      	push	{r7, lr}
 80041c6:	b086      	sub	sp, #24
 80041c8:	af02      	add	r7, sp, #8
 80041ca:	60f8      	str	r0, [r7, #12]
 80041cc:	60b9      	str	r1, [r7, #8]
 80041ce:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	9300      	str	r3, [sp, #0]
 80041d4:	68bb      	ldr	r3, [r7, #8]
 80041d6:	2200      	movs	r2, #0
 80041d8:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80041dc:	68f8      	ldr	r0, [r7, #12]
 80041de:	f7ff ff5b 	bl	8004098 <SPI_WaitFifoStateUntilTimeout>
 80041e2:	4603      	mov	r3, r0
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d007      	beq.n	80041f8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80041ec:	f043 0220 	orr.w	r2, r3, #32
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80041f4:	2303      	movs	r3, #3
 80041f6:	e027      	b.n	8004248 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	9300      	str	r3, [sp, #0]
 80041fc:	68bb      	ldr	r3, [r7, #8]
 80041fe:	2200      	movs	r2, #0
 8004200:	2180      	movs	r1, #128	@ 0x80
 8004202:	68f8      	ldr	r0, [r7, #12]
 8004204:	f7ff fec0 	bl	8003f88 <SPI_WaitFlagStateUntilTimeout>
 8004208:	4603      	mov	r3, r0
 800420a:	2b00      	cmp	r3, #0
 800420c:	d007      	beq.n	800421e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004212:	f043 0220 	orr.w	r2, r3, #32
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800421a:	2303      	movs	r3, #3
 800421c:	e014      	b.n	8004248 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	9300      	str	r3, [sp, #0]
 8004222:	68bb      	ldr	r3, [r7, #8]
 8004224:	2200      	movs	r2, #0
 8004226:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800422a:	68f8      	ldr	r0, [r7, #12]
 800422c:	f7ff ff34 	bl	8004098 <SPI_WaitFifoStateUntilTimeout>
 8004230:	4603      	mov	r3, r0
 8004232:	2b00      	cmp	r3, #0
 8004234:	d007      	beq.n	8004246 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800423a:	f043 0220 	orr.w	r2, r3, #32
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004242:	2303      	movs	r3, #3
 8004244:	e000      	b.n	8004248 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8004246:	2300      	movs	r3, #0
}
 8004248:	4618      	mov	r0, r3
 800424a:	3710      	adds	r7, #16
 800424c:	46bd      	mov	sp, r7
 800424e:	bd80      	pop	{r7, pc}

08004250 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004250:	b580      	push	{r7, lr}
 8004252:	b082      	sub	sp, #8
 8004254:	af00      	add	r7, sp, #0
 8004256:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	2b00      	cmp	r3, #0
 800425c:	d101      	bne.n	8004262 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800425e:	2301      	movs	r3, #1
 8004260:	e040      	b.n	80042e4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004266:	2b00      	cmp	r3, #0
 8004268:	d106      	bne.n	8004278 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	2200      	movs	r2, #0
 800426e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004272:	6878      	ldr	r0, [r7, #4]
 8004274:	f7fd fb62 	bl	800193c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	2224      	movs	r2, #36	@ 0x24
 800427c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	681a      	ldr	r2, [r3, #0]
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	f022 0201 	bic.w	r2, r2, #1
 800428c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004292:	2b00      	cmp	r3, #0
 8004294:	d002      	beq.n	800429c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004296:	6878      	ldr	r0, [r7, #4]
 8004298:	f000 fb6a 	bl	8004970 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800429c:	6878      	ldr	r0, [r7, #4]
 800429e:	f000 f8af 	bl	8004400 <UART_SetConfig>
 80042a2:	4603      	mov	r3, r0
 80042a4:	2b01      	cmp	r3, #1
 80042a6:	d101      	bne.n	80042ac <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80042a8:	2301      	movs	r3, #1
 80042aa:	e01b      	b.n	80042e4 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	685a      	ldr	r2, [r3, #4]
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80042ba:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	689a      	ldr	r2, [r3, #8]
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80042ca:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	681a      	ldr	r2, [r3, #0]
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	f042 0201 	orr.w	r2, r2, #1
 80042da:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80042dc:	6878      	ldr	r0, [r7, #4]
 80042de:	f000 fbe9 	bl	8004ab4 <UART_CheckIdleState>
 80042e2:	4603      	mov	r3, r0
}
 80042e4:	4618      	mov	r0, r3
 80042e6:	3708      	adds	r7, #8
 80042e8:	46bd      	mov	sp, r7
 80042ea:	bd80      	pop	{r7, pc}

080042ec <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80042ec:	b580      	push	{r7, lr}
 80042ee:	b08a      	sub	sp, #40	@ 0x28
 80042f0:	af02      	add	r7, sp, #8
 80042f2:	60f8      	str	r0, [r7, #12]
 80042f4:	60b9      	str	r1, [r7, #8]
 80042f6:	603b      	str	r3, [r7, #0]
 80042f8:	4613      	mov	r3, r2
 80042fa:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004300:	2b20      	cmp	r3, #32
 8004302:	d177      	bne.n	80043f4 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8004304:	68bb      	ldr	r3, [r7, #8]
 8004306:	2b00      	cmp	r3, #0
 8004308:	d002      	beq.n	8004310 <HAL_UART_Transmit+0x24>
 800430a:	88fb      	ldrh	r3, [r7, #6]
 800430c:	2b00      	cmp	r3, #0
 800430e:	d101      	bne.n	8004314 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004310:	2301      	movs	r3, #1
 8004312:	e070      	b.n	80043f6 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	2200      	movs	r2, #0
 8004318:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	2221      	movs	r2, #33	@ 0x21
 8004320:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004322:	f7fd fc01 	bl	8001b28 <HAL_GetTick>
 8004326:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	88fa      	ldrh	r2, [r7, #6]
 800432c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	88fa      	ldrh	r2, [r7, #6]
 8004334:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	689b      	ldr	r3, [r3, #8]
 800433c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004340:	d108      	bne.n	8004354 <HAL_UART_Transmit+0x68>
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	691b      	ldr	r3, [r3, #16]
 8004346:	2b00      	cmp	r3, #0
 8004348:	d104      	bne.n	8004354 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800434a:	2300      	movs	r3, #0
 800434c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800434e:	68bb      	ldr	r3, [r7, #8]
 8004350:	61bb      	str	r3, [r7, #24]
 8004352:	e003      	b.n	800435c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8004354:	68bb      	ldr	r3, [r7, #8]
 8004356:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004358:	2300      	movs	r3, #0
 800435a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800435c:	e02f      	b.n	80043be <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800435e:	683b      	ldr	r3, [r7, #0]
 8004360:	9300      	str	r3, [sp, #0]
 8004362:	697b      	ldr	r3, [r7, #20]
 8004364:	2200      	movs	r2, #0
 8004366:	2180      	movs	r1, #128	@ 0x80
 8004368:	68f8      	ldr	r0, [r7, #12]
 800436a:	f000 fc4b 	bl	8004c04 <UART_WaitOnFlagUntilTimeout>
 800436e:	4603      	mov	r3, r0
 8004370:	2b00      	cmp	r3, #0
 8004372:	d004      	beq.n	800437e <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	2220      	movs	r2, #32
 8004378:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800437a:	2303      	movs	r3, #3
 800437c:	e03b      	b.n	80043f6 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800437e:	69fb      	ldr	r3, [r7, #28]
 8004380:	2b00      	cmp	r3, #0
 8004382:	d10b      	bne.n	800439c <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004384:	69bb      	ldr	r3, [r7, #24]
 8004386:	881a      	ldrh	r2, [r3, #0]
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004390:	b292      	uxth	r2, r2
 8004392:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004394:	69bb      	ldr	r3, [r7, #24]
 8004396:	3302      	adds	r3, #2
 8004398:	61bb      	str	r3, [r7, #24]
 800439a:	e007      	b.n	80043ac <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800439c:	69fb      	ldr	r3, [r7, #28]
 800439e:	781a      	ldrb	r2, [r3, #0]
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80043a6:	69fb      	ldr	r3, [r7, #28]
 80043a8:	3301      	adds	r3, #1
 80043aa:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80043b2:	b29b      	uxth	r3, r3
 80043b4:	3b01      	subs	r3, #1
 80043b6:	b29a      	uxth	r2, r3
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80043c4:	b29b      	uxth	r3, r3
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d1c9      	bne.n	800435e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80043ca:	683b      	ldr	r3, [r7, #0]
 80043cc:	9300      	str	r3, [sp, #0]
 80043ce:	697b      	ldr	r3, [r7, #20]
 80043d0:	2200      	movs	r2, #0
 80043d2:	2140      	movs	r1, #64	@ 0x40
 80043d4:	68f8      	ldr	r0, [r7, #12]
 80043d6:	f000 fc15 	bl	8004c04 <UART_WaitOnFlagUntilTimeout>
 80043da:	4603      	mov	r3, r0
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d004      	beq.n	80043ea <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	2220      	movs	r2, #32
 80043e4:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80043e6:	2303      	movs	r3, #3
 80043e8:	e005      	b.n	80043f6 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	2220      	movs	r2, #32
 80043ee:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80043f0:	2300      	movs	r3, #0
 80043f2:	e000      	b.n	80043f6 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80043f4:	2302      	movs	r3, #2
  }
}
 80043f6:	4618      	mov	r0, r3
 80043f8:	3720      	adds	r7, #32
 80043fa:	46bd      	mov	sp, r7
 80043fc:	bd80      	pop	{r7, pc}
	...

08004400 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004400:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004404:	b08a      	sub	sp, #40	@ 0x28
 8004406:	af00      	add	r7, sp, #0
 8004408:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800440a:	2300      	movs	r3, #0
 800440c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	689a      	ldr	r2, [r3, #8]
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	691b      	ldr	r3, [r3, #16]
 8004418:	431a      	orrs	r2, r3
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	695b      	ldr	r3, [r3, #20]
 800441e:	431a      	orrs	r2, r3
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	69db      	ldr	r3, [r3, #28]
 8004424:	4313      	orrs	r3, r2
 8004426:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	681a      	ldr	r2, [r3, #0]
 800442e:	4ba4      	ldr	r3, [pc, #656]	@ (80046c0 <UART_SetConfig+0x2c0>)
 8004430:	4013      	ands	r3, r2
 8004432:	68fa      	ldr	r2, [r7, #12]
 8004434:	6812      	ldr	r2, [r2, #0]
 8004436:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004438:	430b      	orrs	r3, r1
 800443a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	685b      	ldr	r3, [r3, #4]
 8004442:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	68da      	ldr	r2, [r3, #12]
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	430a      	orrs	r2, r1
 8004450:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	699b      	ldr	r3, [r3, #24]
 8004456:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	4a99      	ldr	r2, [pc, #612]	@ (80046c4 <UART_SetConfig+0x2c4>)
 800445e:	4293      	cmp	r3, r2
 8004460:	d004      	beq.n	800446c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	6a1b      	ldr	r3, [r3, #32]
 8004466:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004468:	4313      	orrs	r3, r2
 800446a:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	689b      	ldr	r3, [r3, #8]
 8004472:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800447c:	430a      	orrs	r2, r1
 800447e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	4a90      	ldr	r2, [pc, #576]	@ (80046c8 <UART_SetConfig+0x2c8>)
 8004486:	4293      	cmp	r3, r2
 8004488:	d126      	bne.n	80044d8 <UART_SetConfig+0xd8>
 800448a:	4b90      	ldr	r3, [pc, #576]	@ (80046cc <UART_SetConfig+0x2cc>)
 800448c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004490:	f003 0303 	and.w	r3, r3, #3
 8004494:	2b03      	cmp	r3, #3
 8004496:	d81b      	bhi.n	80044d0 <UART_SetConfig+0xd0>
 8004498:	a201      	add	r2, pc, #4	@ (adr r2, 80044a0 <UART_SetConfig+0xa0>)
 800449a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800449e:	bf00      	nop
 80044a0:	080044b1 	.word	0x080044b1
 80044a4:	080044c1 	.word	0x080044c1
 80044a8:	080044b9 	.word	0x080044b9
 80044ac:	080044c9 	.word	0x080044c9
 80044b0:	2301      	movs	r3, #1
 80044b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80044b6:	e116      	b.n	80046e6 <UART_SetConfig+0x2e6>
 80044b8:	2302      	movs	r3, #2
 80044ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80044be:	e112      	b.n	80046e6 <UART_SetConfig+0x2e6>
 80044c0:	2304      	movs	r3, #4
 80044c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80044c6:	e10e      	b.n	80046e6 <UART_SetConfig+0x2e6>
 80044c8:	2308      	movs	r3, #8
 80044ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80044ce:	e10a      	b.n	80046e6 <UART_SetConfig+0x2e6>
 80044d0:	2310      	movs	r3, #16
 80044d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80044d6:	e106      	b.n	80046e6 <UART_SetConfig+0x2e6>
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	4a7c      	ldr	r2, [pc, #496]	@ (80046d0 <UART_SetConfig+0x2d0>)
 80044de:	4293      	cmp	r3, r2
 80044e0:	d138      	bne.n	8004554 <UART_SetConfig+0x154>
 80044e2:	4b7a      	ldr	r3, [pc, #488]	@ (80046cc <UART_SetConfig+0x2cc>)
 80044e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044e8:	f003 030c 	and.w	r3, r3, #12
 80044ec:	2b0c      	cmp	r3, #12
 80044ee:	d82d      	bhi.n	800454c <UART_SetConfig+0x14c>
 80044f0:	a201      	add	r2, pc, #4	@ (adr r2, 80044f8 <UART_SetConfig+0xf8>)
 80044f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044f6:	bf00      	nop
 80044f8:	0800452d 	.word	0x0800452d
 80044fc:	0800454d 	.word	0x0800454d
 8004500:	0800454d 	.word	0x0800454d
 8004504:	0800454d 	.word	0x0800454d
 8004508:	0800453d 	.word	0x0800453d
 800450c:	0800454d 	.word	0x0800454d
 8004510:	0800454d 	.word	0x0800454d
 8004514:	0800454d 	.word	0x0800454d
 8004518:	08004535 	.word	0x08004535
 800451c:	0800454d 	.word	0x0800454d
 8004520:	0800454d 	.word	0x0800454d
 8004524:	0800454d 	.word	0x0800454d
 8004528:	08004545 	.word	0x08004545
 800452c:	2300      	movs	r3, #0
 800452e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004532:	e0d8      	b.n	80046e6 <UART_SetConfig+0x2e6>
 8004534:	2302      	movs	r3, #2
 8004536:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800453a:	e0d4      	b.n	80046e6 <UART_SetConfig+0x2e6>
 800453c:	2304      	movs	r3, #4
 800453e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004542:	e0d0      	b.n	80046e6 <UART_SetConfig+0x2e6>
 8004544:	2308      	movs	r3, #8
 8004546:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800454a:	e0cc      	b.n	80046e6 <UART_SetConfig+0x2e6>
 800454c:	2310      	movs	r3, #16
 800454e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004552:	e0c8      	b.n	80046e6 <UART_SetConfig+0x2e6>
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	4a5e      	ldr	r2, [pc, #376]	@ (80046d4 <UART_SetConfig+0x2d4>)
 800455a:	4293      	cmp	r3, r2
 800455c:	d125      	bne.n	80045aa <UART_SetConfig+0x1aa>
 800455e:	4b5b      	ldr	r3, [pc, #364]	@ (80046cc <UART_SetConfig+0x2cc>)
 8004560:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004564:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004568:	2b30      	cmp	r3, #48	@ 0x30
 800456a:	d016      	beq.n	800459a <UART_SetConfig+0x19a>
 800456c:	2b30      	cmp	r3, #48	@ 0x30
 800456e:	d818      	bhi.n	80045a2 <UART_SetConfig+0x1a2>
 8004570:	2b20      	cmp	r3, #32
 8004572:	d00a      	beq.n	800458a <UART_SetConfig+0x18a>
 8004574:	2b20      	cmp	r3, #32
 8004576:	d814      	bhi.n	80045a2 <UART_SetConfig+0x1a2>
 8004578:	2b00      	cmp	r3, #0
 800457a:	d002      	beq.n	8004582 <UART_SetConfig+0x182>
 800457c:	2b10      	cmp	r3, #16
 800457e:	d008      	beq.n	8004592 <UART_SetConfig+0x192>
 8004580:	e00f      	b.n	80045a2 <UART_SetConfig+0x1a2>
 8004582:	2300      	movs	r3, #0
 8004584:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004588:	e0ad      	b.n	80046e6 <UART_SetConfig+0x2e6>
 800458a:	2302      	movs	r3, #2
 800458c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004590:	e0a9      	b.n	80046e6 <UART_SetConfig+0x2e6>
 8004592:	2304      	movs	r3, #4
 8004594:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004598:	e0a5      	b.n	80046e6 <UART_SetConfig+0x2e6>
 800459a:	2308      	movs	r3, #8
 800459c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80045a0:	e0a1      	b.n	80046e6 <UART_SetConfig+0x2e6>
 80045a2:	2310      	movs	r3, #16
 80045a4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80045a8:	e09d      	b.n	80046e6 <UART_SetConfig+0x2e6>
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	4a4a      	ldr	r2, [pc, #296]	@ (80046d8 <UART_SetConfig+0x2d8>)
 80045b0:	4293      	cmp	r3, r2
 80045b2:	d125      	bne.n	8004600 <UART_SetConfig+0x200>
 80045b4:	4b45      	ldr	r3, [pc, #276]	@ (80046cc <UART_SetConfig+0x2cc>)
 80045b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045ba:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80045be:	2bc0      	cmp	r3, #192	@ 0xc0
 80045c0:	d016      	beq.n	80045f0 <UART_SetConfig+0x1f0>
 80045c2:	2bc0      	cmp	r3, #192	@ 0xc0
 80045c4:	d818      	bhi.n	80045f8 <UART_SetConfig+0x1f8>
 80045c6:	2b80      	cmp	r3, #128	@ 0x80
 80045c8:	d00a      	beq.n	80045e0 <UART_SetConfig+0x1e0>
 80045ca:	2b80      	cmp	r3, #128	@ 0x80
 80045cc:	d814      	bhi.n	80045f8 <UART_SetConfig+0x1f8>
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d002      	beq.n	80045d8 <UART_SetConfig+0x1d8>
 80045d2:	2b40      	cmp	r3, #64	@ 0x40
 80045d4:	d008      	beq.n	80045e8 <UART_SetConfig+0x1e8>
 80045d6:	e00f      	b.n	80045f8 <UART_SetConfig+0x1f8>
 80045d8:	2300      	movs	r3, #0
 80045da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80045de:	e082      	b.n	80046e6 <UART_SetConfig+0x2e6>
 80045e0:	2302      	movs	r3, #2
 80045e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80045e6:	e07e      	b.n	80046e6 <UART_SetConfig+0x2e6>
 80045e8:	2304      	movs	r3, #4
 80045ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80045ee:	e07a      	b.n	80046e6 <UART_SetConfig+0x2e6>
 80045f0:	2308      	movs	r3, #8
 80045f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80045f6:	e076      	b.n	80046e6 <UART_SetConfig+0x2e6>
 80045f8:	2310      	movs	r3, #16
 80045fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80045fe:	e072      	b.n	80046e6 <UART_SetConfig+0x2e6>
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	4a35      	ldr	r2, [pc, #212]	@ (80046dc <UART_SetConfig+0x2dc>)
 8004606:	4293      	cmp	r3, r2
 8004608:	d12a      	bne.n	8004660 <UART_SetConfig+0x260>
 800460a:	4b30      	ldr	r3, [pc, #192]	@ (80046cc <UART_SetConfig+0x2cc>)
 800460c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004610:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004614:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004618:	d01a      	beq.n	8004650 <UART_SetConfig+0x250>
 800461a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800461e:	d81b      	bhi.n	8004658 <UART_SetConfig+0x258>
 8004620:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004624:	d00c      	beq.n	8004640 <UART_SetConfig+0x240>
 8004626:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800462a:	d815      	bhi.n	8004658 <UART_SetConfig+0x258>
 800462c:	2b00      	cmp	r3, #0
 800462e:	d003      	beq.n	8004638 <UART_SetConfig+0x238>
 8004630:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004634:	d008      	beq.n	8004648 <UART_SetConfig+0x248>
 8004636:	e00f      	b.n	8004658 <UART_SetConfig+0x258>
 8004638:	2300      	movs	r3, #0
 800463a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800463e:	e052      	b.n	80046e6 <UART_SetConfig+0x2e6>
 8004640:	2302      	movs	r3, #2
 8004642:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004646:	e04e      	b.n	80046e6 <UART_SetConfig+0x2e6>
 8004648:	2304      	movs	r3, #4
 800464a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800464e:	e04a      	b.n	80046e6 <UART_SetConfig+0x2e6>
 8004650:	2308      	movs	r3, #8
 8004652:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004656:	e046      	b.n	80046e6 <UART_SetConfig+0x2e6>
 8004658:	2310      	movs	r3, #16
 800465a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800465e:	e042      	b.n	80046e6 <UART_SetConfig+0x2e6>
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	4a17      	ldr	r2, [pc, #92]	@ (80046c4 <UART_SetConfig+0x2c4>)
 8004666:	4293      	cmp	r3, r2
 8004668:	d13a      	bne.n	80046e0 <UART_SetConfig+0x2e0>
 800466a:	4b18      	ldr	r3, [pc, #96]	@ (80046cc <UART_SetConfig+0x2cc>)
 800466c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004670:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004674:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004678:	d01a      	beq.n	80046b0 <UART_SetConfig+0x2b0>
 800467a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800467e:	d81b      	bhi.n	80046b8 <UART_SetConfig+0x2b8>
 8004680:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004684:	d00c      	beq.n	80046a0 <UART_SetConfig+0x2a0>
 8004686:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800468a:	d815      	bhi.n	80046b8 <UART_SetConfig+0x2b8>
 800468c:	2b00      	cmp	r3, #0
 800468e:	d003      	beq.n	8004698 <UART_SetConfig+0x298>
 8004690:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004694:	d008      	beq.n	80046a8 <UART_SetConfig+0x2a8>
 8004696:	e00f      	b.n	80046b8 <UART_SetConfig+0x2b8>
 8004698:	2300      	movs	r3, #0
 800469a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800469e:	e022      	b.n	80046e6 <UART_SetConfig+0x2e6>
 80046a0:	2302      	movs	r3, #2
 80046a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80046a6:	e01e      	b.n	80046e6 <UART_SetConfig+0x2e6>
 80046a8:	2304      	movs	r3, #4
 80046aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80046ae:	e01a      	b.n	80046e6 <UART_SetConfig+0x2e6>
 80046b0:	2308      	movs	r3, #8
 80046b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80046b6:	e016      	b.n	80046e6 <UART_SetConfig+0x2e6>
 80046b8:	2310      	movs	r3, #16
 80046ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80046be:	e012      	b.n	80046e6 <UART_SetConfig+0x2e6>
 80046c0:	efff69f3 	.word	0xefff69f3
 80046c4:	40008000 	.word	0x40008000
 80046c8:	40013800 	.word	0x40013800
 80046cc:	40021000 	.word	0x40021000
 80046d0:	40004400 	.word	0x40004400
 80046d4:	40004800 	.word	0x40004800
 80046d8:	40004c00 	.word	0x40004c00
 80046dc:	40005000 	.word	0x40005000
 80046e0:	2310      	movs	r3, #16
 80046e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	4a9f      	ldr	r2, [pc, #636]	@ (8004968 <UART_SetConfig+0x568>)
 80046ec:	4293      	cmp	r3, r2
 80046ee:	d17a      	bne.n	80047e6 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80046f0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80046f4:	2b08      	cmp	r3, #8
 80046f6:	d824      	bhi.n	8004742 <UART_SetConfig+0x342>
 80046f8:	a201      	add	r2, pc, #4	@ (adr r2, 8004700 <UART_SetConfig+0x300>)
 80046fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046fe:	bf00      	nop
 8004700:	08004725 	.word	0x08004725
 8004704:	08004743 	.word	0x08004743
 8004708:	0800472d 	.word	0x0800472d
 800470c:	08004743 	.word	0x08004743
 8004710:	08004733 	.word	0x08004733
 8004714:	08004743 	.word	0x08004743
 8004718:	08004743 	.word	0x08004743
 800471c:	08004743 	.word	0x08004743
 8004720:	0800473b 	.word	0x0800473b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004724:	f7fe fab0 	bl	8002c88 <HAL_RCC_GetPCLK1Freq>
 8004728:	61f8      	str	r0, [r7, #28]
        break;
 800472a:	e010      	b.n	800474e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800472c:	4b8f      	ldr	r3, [pc, #572]	@ (800496c <UART_SetConfig+0x56c>)
 800472e:	61fb      	str	r3, [r7, #28]
        break;
 8004730:	e00d      	b.n	800474e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004732:	f7fe fa11 	bl	8002b58 <HAL_RCC_GetSysClockFreq>
 8004736:	61f8      	str	r0, [r7, #28]
        break;
 8004738:	e009      	b.n	800474e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800473a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800473e:	61fb      	str	r3, [r7, #28]
        break;
 8004740:	e005      	b.n	800474e <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8004742:	2300      	movs	r3, #0
 8004744:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004746:	2301      	movs	r3, #1
 8004748:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800474c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800474e:	69fb      	ldr	r3, [r7, #28]
 8004750:	2b00      	cmp	r3, #0
 8004752:	f000 80fb 	beq.w	800494c <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	685a      	ldr	r2, [r3, #4]
 800475a:	4613      	mov	r3, r2
 800475c:	005b      	lsls	r3, r3, #1
 800475e:	4413      	add	r3, r2
 8004760:	69fa      	ldr	r2, [r7, #28]
 8004762:	429a      	cmp	r2, r3
 8004764:	d305      	bcc.n	8004772 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	685b      	ldr	r3, [r3, #4]
 800476a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800476c:	69fa      	ldr	r2, [r7, #28]
 800476e:	429a      	cmp	r2, r3
 8004770:	d903      	bls.n	800477a <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8004772:	2301      	movs	r3, #1
 8004774:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004778:	e0e8      	b.n	800494c <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800477a:	69fb      	ldr	r3, [r7, #28]
 800477c:	2200      	movs	r2, #0
 800477e:	461c      	mov	r4, r3
 8004780:	4615      	mov	r5, r2
 8004782:	f04f 0200 	mov.w	r2, #0
 8004786:	f04f 0300 	mov.w	r3, #0
 800478a:	022b      	lsls	r3, r5, #8
 800478c:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8004790:	0222      	lsls	r2, r4, #8
 8004792:	68f9      	ldr	r1, [r7, #12]
 8004794:	6849      	ldr	r1, [r1, #4]
 8004796:	0849      	lsrs	r1, r1, #1
 8004798:	2000      	movs	r0, #0
 800479a:	4688      	mov	r8, r1
 800479c:	4681      	mov	r9, r0
 800479e:	eb12 0a08 	adds.w	sl, r2, r8
 80047a2:	eb43 0b09 	adc.w	fp, r3, r9
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	685b      	ldr	r3, [r3, #4]
 80047aa:	2200      	movs	r2, #0
 80047ac:	603b      	str	r3, [r7, #0]
 80047ae:	607a      	str	r2, [r7, #4]
 80047b0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80047b4:	4650      	mov	r0, sl
 80047b6:	4659      	mov	r1, fp
 80047b8:	f7fc fa66 	bl	8000c88 <__aeabi_uldivmod>
 80047bc:	4602      	mov	r2, r0
 80047be:	460b      	mov	r3, r1
 80047c0:	4613      	mov	r3, r2
 80047c2:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80047c4:	69bb      	ldr	r3, [r7, #24]
 80047c6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80047ca:	d308      	bcc.n	80047de <UART_SetConfig+0x3de>
 80047cc:	69bb      	ldr	r3, [r7, #24]
 80047ce:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80047d2:	d204      	bcs.n	80047de <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	69ba      	ldr	r2, [r7, #24]
 80047da:	60da      	str	r2, [r3, #12]
 80047dc:	e0b6      	b.n	800494c <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80047de:	2301      	movs	r3, #1
 80047e0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80047e4:	e0b2      	b.n	800494c <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	69db      	ldr	r3, [r3, #28]
 80047ea:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80047ee:	d15e      	bne.n	80048ae <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80047f0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80047f4:	2b08      	cmp	r3, #8
 80047f6:	d828      	bhi.n	800484a <UART_SetConfig+0x44a>
 80047f8:	a201      	add	r2, pc, #4	@ (adr r2, 8004800 <UART_SetConfig+0x400>)
 80047fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047fe:	bf00      	nop
 8004800:	08004825 	.word	0x08004825
 8004804:	0800482d 	.word	0x0800482d
 8004808:	08004835 	.word	0x08004835
 800480c:	0800484b 	.word	0x0800484b
 8004810:	0800483b 	.word	0x0800483b
 8004814:	0800484b 	.word	0x0800484b
 8004818:	0800484b 	.word	0x0800484b
 800481c:	0800484b 	.word	0x0800484b
 8004820:	08004843 	.word	0x08004843
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004824:	f7fe fa30 	bl	8002c88 <HAL_RCC_GetPCLK1Freq>
 8004828:	61f8      	str	r0, [r7, #28]
        break;
 800482a:	e014      	b.n	8004856 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800482c:	f7fe fa42 	bl	8002cb4 <HAL_RCC_GetPCLK2Freq>
 8004830:	61f8      	str	r0, [r7, #28]
        break;
 8004832:	e010      	b.n	8004856 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004834:	4b4d      	ldr	r3, [pc, #308]	@ (800496c <UART_SetConfig+0x56c>)
 8004836:	61fb      	str	r3, [r7, #28]
        break;
 8004838:	e00d      	b.n	8004856 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800483a:	f7fe f98d 	bl	8002b58 <HAL_RCC_GetSysClockFreq>
 800483e:	61f8      	str	r0, [r7, #28]
        break;
 8004840:	e009      	b.n	8004856 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004842:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004846:	61fb      	str	r3, [r7, #28]
        break;
 8004848:	e005      	b.n	8004856 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800484a:	2300      	movs	r3, #0
 800484c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800484e:	2301      	movs	r3, #1
 8004850:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004854:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004856:	69fb      	ldr	r3, [r7, #28]
 8004858:	2b00      	cmp	r3, #0
 800485a:	d077      	beq.n	800494c <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800485c:	69fb      	ldr	r3, [r7, #28]
 800485e:	005a      	lsls	r2, r3, #1
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	685b      	ldr	r3, [r3, #4]
 8004864:	085b      	lsrs	r3, r3, #1
 8004866:	441a      	add	r2, r3
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	685b      	ldr	r3, [r3, #4]
 800486c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004870:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004872:	69bb      	ldr	r3, [r7, #24]
 8004874:	2b0f      	cmp	r3, #15
 8004876:	d916      	bls.n	80048a6 <UART_SetConfig+0x4a6>
 8004878:	69bb      	ldr	r3, [r7, #24]
 800487a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800487e:	d212      	bcs.n	80048a6 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004880:	69bb      	ldr	r3, [r7, #24]
 8004882:	b29b      	uxth	r3, r3
 8004884:	f023 030f 	bic.w	r3, r3, #15
 8004888:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800488a:	69bb      	ldr	r3, [r7, #24]
 800488c:	085b      	lsrs	r3, r3, #1
 800488e:	b29b      	uxth	r3, r3
 8004890:	f003 0307 	and.w	r3, r3, #7
 8004894:	b29a      	uxth	r2, r3
 8004896:	8afb      	ldrh	r3, [r7, #22]
 8004898:	4313      	orrs	r3, r2
 800489a:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	8afa      	ldrh	r2, [r7, #22]
 80048a2:	60da      	str	r2, [r3, #12]
 80048a4:	e052      	b.n	800494c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80048a6:	2301      	movs	r3, #1
 80048a8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80048ac:	e04e      	b.n	800494c <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80048ae:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80048b2:	2b08      	cmp	r3, #8
 80048b4:	d827      	bhi.n	8004906 <UART_SetConfig+0x506>
 80048b6:	a201      	add	r2, pc, #4	@ (adr r2, 80048bc <UART_SetConfig+0x4bc>)
 80048b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048bc:	080048e1 	.word	0x080048e1
 80048c0:	080048e9 	.word	0x080048e9
 80048c4:	080048f1 	.word	0x080048f1
 80048c8:	08004907 	.word	0x08004907
 80048cc:	080048f7 	.word	0x080048f7
 80048d0:	08004907 	.word	0x08004907
 80048d4:	08004907 	.word	0x08004907
 80048d8:	08004907 	.word	0x08004907
 80048dc:	080048ff 	.word	0x080048ff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80048e0:	f7fe f9d2 	bl	8002c88 <HAL_RCC_GetPCLK1Freq>
 80048e4:	61f8      	str	r0, [r7, #28]
        break;
 80048e6:	e014      	b.n	8004912 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80048e8:	f7fe f9e4 	bl	8002cb4 <HAL_RCC_GetPCLK2Freq>
 80048ec:	61f8      	str	r0, [r7, #28]
        break;
 80048ee:	e010      	b.n	8004912 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80048f0:	4b1e      	ldr	r3, [pc, #120]	@ (800496c <UART_SetConfig+0x56c>)
 80048f2:	61fb      	str	r3, [r7, #28]
        break;
 80048f4:	e00d      	b.n	8004912 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80048f6:	f7fe f92f 	bl	8002b58 <HAL_RCC_GetSysClockFreq>
 80048fa:	61f8      	str	r0, [r7, #28]
        break;
 80048fc:	e009      	b.n	8004912 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80048fe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004902:	61fb      	str	r3, [r7, #28]
        break;
 8004904:	e005      	b.n	8004912 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8004906:	2300      	movs	r3, #0
 8004908:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800490a:	2301      	movs	r3, #1
 800490c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004910:	bf00      	nop
    }

    if (pclk != 0U)
 8004912:	69fb      	ldr	r3, [r7, #28]
 8004914:	2b00      	cmp	r3, #0
 8004916:	d019      	beq.n	800494c <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	685b      	ldr	r3, [r3, #4]
 800491c:	085a      	lsrs	r2, r3, #1
 800491e:	69fb      	ldr	r3, [r7, #28]
 8004920:	441a      	add	r2, r3
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	685b      	ldr	r3, [r3, #4]
 8004926:	fbb2 f3f3 	udiv	r3, r2, r3
 800492a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800492c:	69bb      	ldr	r3, [r7, #24]
 800492e:	2b0f      	cmp	r3, #15
 8004930:	d909      	bls.n	8004946 <UART_SetConfig+0x546>
 8004932:	69bb      	ldr	r3, [r7, #24]
 8004934:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004938:	d205      	bcs.n	8004946 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800493a:	69bb      	ldr	r3, [r7, #24]
 800493c:	b29a      	uxth	r2, r3
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	60da      	str	r2, [r3, #12]
 8004944:	e002      	b.n	800494c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004946:	2301      	movs	r3, #1
 8004948:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	2200      	movs	r2, #0
 8004950:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	2200      	movs	r2, #0
 8004956:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004958:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 800495c:	4618      	mov	r0, r3
 800495e:	3728      	adds	r7, #40	@ 0x28
 8004960:	46bd      	mov	sp, r7
 8004962:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004966:	bf00      	nop
 8004968:	40008000 	.word	0x40008000
 800496c:	00f42400 	.word	0x00f42400

08004970 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004970:	b480      	push	{r7}
 8004972:	b083      	sub	sp, #12
 8004974:	af00      	add	r7, sp, #0
 8004976:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800497c:	f003 0308 	and.w	r3, r3, #8
 8004980:	2b00      	cmp	r3, #0
 8004982:	d00a      	beq.n	800499a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	685b      	ldr	r3, [r3, #4]
 800498a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	430a      	orrs	r2, r1
 8004998:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800499e:	f003 0301 	and.w	r3, r3, #1
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d00a      	beq.n	80049bc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	685b      	ldr	r3, [r3, #4]
 80049ac:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	430a      	orrs	r2, r1
 80049ba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049c0:	f003 0302 	and.w	r3, r3, #2
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d00a      	beq.n	80049de <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	685b      	ldr	r3, [r3, #4]
 80049ce:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	430a      	orrs	r2, r1
 80049dc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049e2:	f003 0304 	and.w	r3, r3, #4
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d00a      	beq.n	8004a00 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	685b      	ldr	r3, [r3, #4]
 80049f0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	430a      	orrs	r2, r1
 80049fe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a04:	f003 0310 	and.w	r3, r3, #16
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d00a      	beq.n	8004a22 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	689b      	ldr	r3, [r3, #8]
 8004a12:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	430a      	orrs	r2, r1
 8004a20:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a26:	f003 0320 	and.w	r3, r3, #32
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d00a      	beq.n	8004a44 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	689b      	ldr	r3, [r3, #8]
 8004a34:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	430a      	orrs	r2, r1
 8004a42:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d01a      	beq.n	8004a86 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	685b      	ldr	r3, [r3, #4]
 8004a56:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	430a      	orrs	r2, r1
 8004a64:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a6a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004a6e:	d10a      	bne.n	8004a86 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	685b      	ldr	r3, [r3, #4]
 8004a76:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	430a      	orrs	r2, r1
 8004a84:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a8a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d00a      	beq.n	8004aa8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	685b      	ldr	r3, [r3, #4]
 8004a98:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	430a      	orrs	r2, r1
 8004aa6:	605a      	str	r2, [r3, #4]
  }
}
 8004aa8:	bf00      	nop
 8004aaa:	370c      	adds	r7, #12
 8004aac:	46bd      	mov	sp, r7
 8004aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab2:	4770      	bx	lr

08004ab4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004ab4:	b580      	push	{r7, lr}
 8004ab6:	b098      	sub	sp, #96	@ 0x60
 8004ab8:	af02      	add	r7, sp, #8
 8004aba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	2200      	movs	r2, #0
 8004ac0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004ac4:	f7fd f830 	bl	8001b28 <HAL_GetTick>
 8004ac8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	f003 0308 	and.w	r3, r3, #8
 8004ad4:	2b08      	cmp	r3, #8
 8004ad6:	d12e      	bne.n	8004b36 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004ad8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004adc:	9300      	str	r3, [sp, #0]
 8004ade:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004ae0:	2200      	movs	r2, #0
 8004ae2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004ae6:	6878      	ldr	r0, [r7, #4]
 8004ae8:	f000 f88c 	bl	8004c04 <UART_WaitOnFlagUntilTimeout>
 8004aec:	4603      	mov	r3, r0
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d021      	beq.n	8004b36 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004af8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004afa:	e853 3f00 	ldrex	r3, [r3]
 8004afe:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004b00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004b02:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004b06:	653b      	str	r3, [r7, #80]	@ 0x50
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	461a      	mov	r2, r3
 8004b0e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004b10:	647b      	str	r3, [r7, #68]	@ 0x44
 8004b12:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b14:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004b16:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004b18:	e841 2300 	strex	r3, r2, [r1]
 8004b1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004b1e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d1e6      	bne.n	8004af2 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	2220      	movs	r2, #32
 8004b28:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	2200      	movs	r2, #0
 8004b2e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004b32:	2303      	movs	r3, #3
 8004b34:	e062      	b.n	8004bfc <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	f003 0304 	and.w	r3, r3, #4
 8004b40:	2b04      	cmp	r3, #4
 8004b42:	d149      	bne.n	8004bd8 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004b44:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004b48:	9300      	str	r3, [sp, #0]
 8004b4a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004b4c:	2200      	movs	r2, #0
 8004b4e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004b52:	6878      	ldr	r0, [r7, #4]
 8004b54:	f000 f856 	bl	8004c04 <UART_WaitOnFlagUntilTimeout>
 8004b58:	4603      	mov	r3, r0
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d03c      	beq.n	8004bd8 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b66:	e853 3f00 	ldrex	r3, [r3]
 8004b6a:	623b      	str	r3, [r7, #32]
   return(result);
 8004b6c:	6a3b      	ldr	r3, [r7, #32]
 8004b6e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004b72:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	461a      	mov	r2, r3
 8004b7a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004b7c:	633b      	str	r3, [r7, #48]	@ 0x30
 8004b7e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b80:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004b82:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004b84:	e841 2300 	strex	r3, r2, [r1]
 8004b88:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004b8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d1e6      	bne.n	8004b5e <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	3308      	adds	r3, #8
 8004b96:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b98:	693b      	ldr	r3, [r7, #16]
 8004b9a:	e853 3f00 	ldrex	r3, [r3]
 8004b9e:	60fb      	str	r3, [r7, #12]
   return(result);
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	f023 0301 	bic.w	r3, r3, #1
 8004ba6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	3308      	adds	r3, #8
 8004bae:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004bb0:	61fa      	str	r2, [r7, #28]
 8004bb2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bb4:	69b9      	ldr	r1, [r7, #24]
 8004bb6:	69fa      	ldr	r2, [r7, #28]
 8004bb8:	e841 2300 	strex	r3, r2, [r1]
 8004bbc:	617b      	str	r3, [r7, #20]
   return(result);
 8004bbe:	697b      	ldr	r3, [r7, #20]
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d1e5      	bne.n	8004b90 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	2220      	movs	r2, #32
 8004bc8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	2200      	movs	r2, #0
 8004bd0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004bd4:	2303      	movs	r3, #3
 8004bd6:	e011      	b.n	8004bfc <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	2220      	movs	r2, #32
 8004bdc:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	2220      	movs	r2, #32
 8004be2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	2200      	movs	r2, #0
 8004bea:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	2200      	movs	r2, #0
 8004bf0:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	2200      	movs	r2, #0
 8004bf6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8004bfa:	2300      	movs	r3, #0
}
 8004bfc:	4618      	mov	r0, r3
 8004bfe:	3758      	adds	r7, #88	@ 0x58
 8004c00:	46bd      	mov	sp, r7
 8004c02:	bd80      	pop	{r7, pc}

08004c04 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004c04:	b580      	push	{r7, lr}
 8004c06:	b084      	sub	sp, #16
 8004c08:	af00      	add	r7, sp, #0
 8004c0a:	60f8      	str	r0, [r7, #12]
 8004c0c:	60b9      	str	r1, [r7, #8]
 8004c0e:	603b      	str	r3, [r7, #0]
 8004c10:	4613      	mov	r3, r2
 8004c12:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004c14:	e04f      	b.n	8004cb6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004c16:	69bb      	ldr	r3, [r7, #24]
 8004c18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c1c:	d04b      	beq.n	8004cb6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c1e:	f7fc ff83 	bl	8001b28 <HAL_GetTick>
 8004c22:	4602      	mov	r2, r0
 8004c24:	683b      	ldr	r3, [r7, #0]
 8004c26:	1ad3      	subs	r3, r2, r3
 8004c28:	69ba      	ldr	r2, [r7, #24]
 8004c2a:	429a      	cmp	r2, r3
 8004c2c:	d302      	bcc.n	8004c34 <UART_WaitOnFlagUntilTimeout+0x30>
 8004c2e:	69bb      	ldr	r3, [r7, #24]
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d101      	bne.n	8004c38 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004c34:	2303      	movs	r3, #3
 8004c36:	e04e      	b.n	8004cd6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	f003 0304 	and.w	r3, r3, #4
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d037      	beq.n	8004cb6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004c46:	68bb      	ldr	r3, [r7, #8]
 8004c48:	2b80      	cmp	r3, #128	@ 0x80
 8004c4a:	d034      	beq.n	8004cb6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004c4c:	68bb      	ldr	r3, [r7, #8]
 8004c4e:	2b40      	cmp	r3, #64	@ 0x40
 8004c50:	d031      	beq.n	8004cb6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	69db      	ldr	r3, [r3, #28]
 8004c58:	f003 0308 	and.w	r3, r3, #8
 8004c5c:	2b08      	cmp	r3, #8
 8004c5e:	d110      	bne.n	8004c82 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	2208      	movs	r2, #8
 8004c66:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004c68:	68f8      	ldr	r0, [r7, #12]
 8004c6a:	f000 f838 	bl	8004cde <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	2208      	movs	r2, #8
 8004c72:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	2200      	movs	r2, #0
 8004c7a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8004c7e:	2301      	movs	r3, #1
 8004c80:	e029      	b.n	8004cd6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	69db      	ldr	r3, [r3, #28]
 8004c88:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004c8c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004c90:	d111      	bne.n	8004cb6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004c9a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004c9c:	68f8      	ldr	r0, [r7, #12]
 8004c9e:	f000 f81e 	bl	8004cde <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	2220      	movs	r2, #32
 8004ca6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	2200      	movs	r2, #0
 8004cae:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8004cb2:	2303      	movs	r3, #3
 8004cb4:	e00f      	b.n	8004cd6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	69da      	ldr	r2, [r3, #28]
 8004cbc:	68bb      	ldr	r3, [r7, #8]
 8004cbe:	4013      	ands	r3, r2
 8004cc0:	68ba      	ldr	r2, [r7, #8]
 8004cc2:	429a      	cmp	r2, r3
 8004cc4:	bf0c      	ite	eq
 8004cc6:	2301      	moveq	r3, #1
 8004cc8:	2300      	movne	r3, #0
 8004cca:	b2db      	uxtb	r3, r3
 8004ccc:	461a      	mov	r2, r3
 8004cce:	79fb      	ldrb	r3, [r7, #7]
 8004cd0:	429a      	cmp	r2, r3
 8004cd2:	d0a0      	beq.n	8004c16 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004cd4:	2300      	movs	r3, #0
}
 8004cd6:	4618      	mov	r0, r3
 8004cd8:	3710      	adds	r7, #16
 8004cda:	46bd      	mov	sp, r7
 8004cdc:	bd80      	pop	{r7, pc}

08004cde <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004cde:	b480      	push	{r7}
 8004ce0:	b095      	sub	sp, #84	@ 0x54
 8004ce2:	af00      	add	r7, sp, #0
 8004ce4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004cee:	e853 3f00 	ldrex	r3, [r3]
 8004cf2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004cf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cf6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004cfa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	461a      	mov	r2, r3
 8004d02:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004d04:	643b      	str	r3, [r7, #64]	@ 0x40
 8004d06:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d08:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004d0a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004d0c:	e841 2300 	strex	r3, r2, [r1]
 8004d10:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004d12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d1e6      	bne.n	8004ce6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	3308      	adds	r3, #8
 8004d1e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d20:	6a3b      	ldr	r3, [r7, #32]
 8004d22:	e853 3f00 	ldrex	r3, [r3]
 8004d26:	61fb      	str	r3, [r7, #28]
   return(result);
 8004d28:	69fb      	ldr	r3, [r7, #28]
 8004d2a:	f023 0301 	bic.w	r3, r3, #1
 8004d2e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	3308      	adds	r3, #8
 8004d36:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004d38:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004d3a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d3c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004d3e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004d40:	e841 2300 	strex	r3, r2, [r1]
 8004d44:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004d46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d1e5      	bne.n	8004d18 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d50:	2b01      	cmp	r3, #1
 8004d52:	d118      	bne.n	8004d86 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	e853 3f00 	ldrex	r3, [r3]
 8004d60:	60bb      	str	r3, [r7, #8]
   return(result);
 8004d62:	68bb      	ldr	r3, [r7, #8]
 8004d64:	f023 0310 	bic.w	r3, r3, #16
 8004d68:	647b      	str	r3, [r7, #68]	@ 0x44
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	461a      	mov	r2, r3
 8004d70:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004d72:	61bb      	str	r3, [r7, #24]
 8004d74:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d76:	6979      	ldr	r1, [r7, #20]
 8004d78:	69ba      	ldr	r2, [r7, #24]
 8004d7a:	e841 2300 	strex	r3, r2, [r1]
 8004d7e:	613b      	str	r3, [r7, #16]
   return(result);
 8004d80:	693b      	ldr	r3, [r7, #16]
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d1e6      	bne.n	8004d54 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	2220      	movs	r2, #32
 8004d8a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	2200      	movs	r2, #0
 8004d92:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	2200      	movs	r2, #0
 8004d98:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004d9a:	bf00      	nop
 8004d9c:	3754      	adds	r7, #84	@ 0x54
 8004d9e:	46bd      	mov	sp, r7
 8004da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da4:	4770      	bx	lr

08004da6 <__cvt>:
 8004da6:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004daa:	ec57 6b10 	vmov	r6, r7, d0
 8004dae:	2f00      	cmp	r7, #0
 8004db0:	460c      	mov	r4, r1
 8004db2:	4619      	mov	r1, r3
 8004db4:	463b      	mov	r3, r7
 8004db6:	bfbb      	ittet	lt
 8004db8:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8004dbc:	461f      	movlt	r7, r3
 8004dbe:	2300      	movge	r3, #0
 8004dc0:	232d      	movlt	r3, #45	@ 0x2d
 8004dc2:	700b      	strb	r3, [r1, #0]
 8004dc4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004dc6:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8004dca:	4691      	mov	r9, r2
 8004dcc:	f023 0820 	bic.w	r8, r3, #32
 8004dd0:	bfbc      	itt	lt
 8004dd2:	4632      	movlt	r2, r6
 8004dd4:	4616      	movlt	r6, r2
 8004dd6:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004dda:	d005      	beq.n	8004de8 <__cvt+0x42>
 8004ddc:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8004de0:	d100      	bne.n	8004de4 <__cvt+0x3e>
 8004de2:	3401      	adds	r4, #1
 8004de4:	2102      	movs	r1, #2
 8004de6:	e000      	b.n	8004dea <__cvt+0x44>
 8004de8:	2103      	movs	r1, #3
 8004dea:	ab03      	add	r3, sp, #12
 8004dec:	9301      	str	r3, [sp, #4]
 8004dee:	ab02      	add	r3, sp, #8
 8004df0:	9300      	str	r3, [sp, #0]
 8004df2:	ec47 6b10 	vmov	d0, r6, r7
 8004df6:	4653      	mov	r3, sl
 8004df8:	4622      	mov	r2, r4
 8004dfa:	f001 f881 	bl	8005f00 <_dtoa_r>
 8004dfe:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8004e02:	4605      	mov	r5, r0
 8004e04:	d119      	bne.n	8004e3a <__cvt+0x94>
 8004e06:	f019 0f01 	tst.w	r9, #1
 8004e0a:	d00e      	beq.n	8004e2a <__cvt+0x84>
 8004e0c:	eb00 0904 	add.w	r9, r0, r4
 8004e10:	2200      	movs	r2, #0
 8004e12:	2300      	movs	r3, #0
 8004e14:	4630      	mov	r0, r6
 8004e16:	4639      	mov	r1, r7
 8004e18:	f7fb fe56 	bl	8000ac8 <__aeabi_dcmpeq>
 8004e1c:	b108      	cbz	r0, 8004e22 <__cvt+0x7c>
 8004e1e:	f8cd 900c 	str.w	r9, [sp, #12]
 8004e22:	2230      	movs	r2, #48	@ 0x30
 8004e24:	9b03      	ldr	r3, [sp, #12]
 8004e26:	454b      	cmp	r3, r9
 8004e28:	d31e      	bcc.n	8004e68 <__cvt+0xc2>
 8004e2a:	9b03      	ldr	r3, [sp, #12]
 8004e2c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004e2e:	1b5b      	subs	r3, r3, r5
 8004e30:	4628      	mov	r0, r5
 8004e32:	6013      	str	r3, [r2, #0]
 8004e34:	b004      	add	sp, #16
 8004e36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e3a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004e3e:	eb00 0904 	add.w	r9, r0, r4
 8004e42:	d1e5      	bne.n	8004e10 <__cvt+0x6a>
 8004e44:	7803      	ldrb	r3, [r0, #0]
 8004e46:	2b30      	cmp	r3, #48	@ 0x30
 8004e48:	d10a      	bne.n	8004e60 <__cvt+0xba>
 8004e4a:	2200      	movs	r2, #0
 8004e4c:	2300      	movs	r3, #0
 8004e4e:	4630      	mov	r0, r6
 8004e50:	4639      	mov	r1, r7
 8004e52:	f7fb fe39 	bl	8000ac8 <__aeabi_dcmpeq>
 8004e56:	b918      	cbnz	r0, 8004e60 <__cvt+0xba>
 8004e58:	f1c4 0401 	rsb	r4, r4, #1
 8004e5c:	f8ca 4000 	str.w	r4, [sl]
 8004e60:	f8da 3000 	ldr.w	r3, [sl]
 8004e64:	4499      	add	r9, r3
 8004e66:	e7d3      	b.n	8004e10 <__cvt+0x6a>
 8004e68:	1c59      	adds	r1, r3, #1
 8004e6a:	9103      	str	r1, [sp, #12]
 8004e6c:	701a      	strb	r2, [r3, #0]
 8004e6e:	e7d9      	b.n	8004e24 <__cvt+0x7e>

08004e70 <__exponent>:
 8004e70:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004e72:	2900      	cmp	r1, #0
 8004e74:	bfba      	itte	lt
 8004e76:	4249      	neglt	r1, r1
 8004e78:	232d      	movlt	r3, #45	@ 0x2d
 8004e7a:	232b      	movge	r3, #43	@ 0x2b
 8004e7c:	2909      	cmp	r1, #9
 8004e7e:	7002      	strb	r2, [r0, #0]
 8004e80:	7043      	strb	r3, [r0, #1]
 8004e82:	dd29      	ble.n	8004ed8 <__exponent+0x68>
 8004e84:	f10d 0307 	add.w	r3, sp, #7
 8004e88:	461d      	mov	r5, r3
 8004e8a:	270a      	movs	r7, #10
 8004e8c:	461a      	mov	r2, r3
 8004e8e:	fbb1 f6f7 	udiv	r6, r1, r7
 8004e92:	fb07 1416 	mls	r4, r7, r6, r1
 8004e96:	3430      	adds	r4, #48	@ 0x30
 8004e98:	f802 4c01 	strb.w	r4, [r2, #-1]
 8004e9c:	460c      	mov	r4, r1
 8004e9e:	2c63      	cmp	r4, #99	@ 0x63
 8004ea0:	f103 33ff 	add.w	r3, r3, #4294967295
 8004ea4:	4631      	mov	r1, r6
 8004ea6:	dcf1      	bgt.n	8004e8c <__exponent+0x1c>
 8004ea8:	3130      	adds	r1, #48	@ 0x30
 8004eaa:	1e94      	subs	r4, r2, #2
 8004eac:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004eb0:	1c41      	adds	r1, r0, #1
 8004eb2:	4623      	mov	r3, r4
 8004eb4:	42ab      	cmp	r3, r5
 8004eb6:	d30a      	bcc.n	8004ece <__exponent+0x5e>
 8004eb8:	f10d 0309 	add.w	r3, sp, #9
 8004ebc:	1a9b      	subs	r3, r3, r2
 8004ebe:	42ac      	cmp	r4, r5
 8004ec0:	bf88      	it	hi
 8004ec2:	2300      	movhi	r3, #0
 8004ec4:	3302      	adds	r3, #2
 8004ec6:	4403      	add	r3, r0
 8004ec8:	1a18      	subs	r0, r3, r0
 8004eca:	b003      	add	sp, #12
 8004ecc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004ece:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004ed2:	f801 6f01 	strb.w	r6, [r1, #1]!
 8004ed6:	e7ed      	b.n	8004eb4 <__exponent+0x44>
 8004ed8:	2330      	movs	r3, #48	@ 0x30
 8004eda:	3130      	adds	r1, #48	@ 0x30
 8004edc:	7083      	strb	r3, [r0, #2]
 8004ede:	70c1      	strb	r1, [r0, #3]
 8004ee0:	1d03      	adds	r3, r0, #4
 8004ee2:	e7f1      	b.n	8004ec8 <__exponent+0x58>

08004ee4 <_printf_float>:
 8004ee4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ee8:	b08d      	sub	sp, #52	@ 0x34
 8004eea:	460c      	mov	r4, r1
 8004eec:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8004ef0:	4616      	mov	r6, r2
 8004ef2:	461f      	mov	r7, r3
 8004ef4:	4605      	mov	r5, r0
 8004ef6:	f000 fefb 	bl	8005cf0 <_localeconv_r>
 8004efa:	6803      	ldr	r3, [r0, #0]
 8004efc:	9304      	str	r3, [sp, #16]
 8004efe:	4618      	mov	r0, r3
 8004f00:	f7fb f9b6 	bl	8000270 <strlen>
 8004f04:	2300      	movs	r3, #0
 8004f06:	930a      	str	r3, [sp, #40]	@ 0x28
 8004f08:	f8d8 3000 	ldr.w	r3, [r8]
 8004f0c:	9005      	str	r0, [sp, #20]
 8004f0e:	3307      	adds	r3, #7
 8004f10:	f023 0307 	bic.w	r3, r3, #7
 8004f14:	f103 0208 	add.w	r2, r3, #8
 8004f18:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004f1c:	f8d4 b000 	ldr.w	fp, [r4]
 8004f20:	f8c8 2000 	str.w	r2, [r8]
 8004f24:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004f28:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8004f2c:	9307      	str	r3, [sp, #28]
 8004f2e:	f8cd 8018 	str.w	r8, [sp, #24]
 8004f32:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8004f36:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004f3a:	4b9c      	ldr	r3, [pc, #624]	@ (80051ac <_printf_float+0x2c8>)
 8004f3c:	f04f 32ff 	mov.w	r2, #4294967295
 8004f40:	f7fb fdf4 	bl	8000b2c <__aeabi_dcmpun>
 8004f44:	bb70      	cbnz	r0, 8004fa4 <_printf_float+0xc0>
 8004f46:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004f4a:	4b98      	ldr	r3, [pc, #608]	@ (80051ac <_printf_float+0x2c8>)
 8004f4c:	f04f 32ff 	mov.w	r2, #4294967295
 8004f50:	f7fb fdce 	bl	8000af0 <__aeabi_dcmple>
 8004f54:	bb30      	cbnz	r0, 8004fa4 <_printf_float+0xc0>
 8004f56:	2200      	movs	r2, #0
 8004f58:	2300      	movs	r3, #0
 8004f5a:	4640      	mov	r0, r8
 8004f5c:	4649      	mov	r1, r9
 8004f5e:	f7fb fdbd 	bl	8000adc <__aeabi_dcmplt>
 8004f62:	b110      	cbz	r0, 8004f6a <_printf_float+0x86>
 8004f64:	232d      	movs	r3, #45	@ 0x2d
 8004f66:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004f6a:	4a91      	ldr	r2, [pc, #580]	@ (80051b0 <_printf_float+0x2cc>)
 8004f6c:	4b91      	ldr	r3, [pc, #580]	@ (80051b4 <_printf_float+0x2d0>)
 8004f6e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8004f72:	bf8c      	ite	hi
 8004f74:	4690      	movhi	r8, r2
 8004f76:	4698      	movls	r8, r3
 8004f78:	2303      	movs	r3, #3
 8004f7a:	6123      	str	r3, [r4, #16]
 8004f7c:	f02b 0304 	bic.w	r3, fp, #4
 8004f80:	6023      	str	r3, [r4, #0]
 8004f82:	f04f 0900 	mov.w	r9, #0
 8004f86:	9700      	str	r7, [sp, #0]
 8004f88:	4633      	mov	r3, r6
 8004f8a:	aa0b      	add	r2, sp, #44	@ 0x2c
 8004f8c:	4621      	mov	r1, r4
 8004f8e:	4628      	mov	r0, r5
 8004f90:	f000 f9d2 	bl	8005338 <_printf_common>
 8004f94:	3001      	adds	r0, #1
 8004f96:	f040 808d 	bne.w	80050b4 <_printf_float+0x1d0>
 8004f9a:	f04f 30ff 	mov.w	r0, #4294967295
 8004f9e:	b00d      	add	sp, #52	@ 0x34
 8004fa0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004fa4:	4642      	mov	r2, r8
 8004fa6:	464b      	mov	r3, r9
 8004fa8:	4640      	mov	r0, r8
 8004faa:	4649      	mov	r1, r9
 8004fac:	f7fb fdbe 	bl	8000b2c <__aeabi_dcmpun>
 8004fb0:	b140      	cbz	r0, 8004fc4 <_printf_float+0xe0>
 8004fb2:	464b      	mov	r3, r9
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	bfbc      	itt	lt
 8004fb8:	232d      	movlt	r3, #45	@ 0x2d
 8004fba:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8004fbe:	4a7e      	ldr	r2, [pc, #504]	@ (80051b8 <_printf_float+0x2d4>)
 8004fc0:	4b7e      	ldr	r3, [pc, #504]	@ (80051bc <_printf_float+0x2d8>)
 8004fc2:	e7d4      	b.n	8004f6e <_printf_float+0x8a>
 8004fc4:	6863      	ldr	r3, [r4, #4]
 8004fc6:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8004fca:	9206      	str	r2, [sp, #24]
 8004fcc:	1c5a      	adds	r2, r3, #1
 8004fce:	d13b      	bne.n	8005048 <_printf_float+0x164>
 8004fd0:	2306      	movs	r3, #6
 8004fd2:	6063      	str	r3, [r4, #4]
 8004fd4:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8004fd8:	2300      	movs	r3, #0
 8004fda:	6022      	str	r2, [r4, #0]
 8004fdc:	9303      	str	r3, [sp, #12]
 8004fde:	ab0a      	add	r3, sp, #40	@ 0x28
 8004fe0:	e9cd a301 	strd	sl, r3, [sp, #4]
 8004fe4:	ab09      	add	r3, sp, #36	@ 0x24
 8004fe6:	9300      	str	r3, [sp, #0]
 8004fe8:	6861      	ldr	r1, [r4, #4]
 8004fea:	ec49 8b10 	vmov	d0, r8, r9
 8004fee:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8004ff2:	4628      	mov	r0, r5
 8004ff4:	f7ff fed7 	bl	8004da6 <__cvt>
 8004ff8:	9b06      	ldr	r3, [sp, #24]
 8004ffa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004ffc:	2b47      	cmp	r3, #71	@ 0x47
 8004ffe:	4680      	mov	r8, r0
 8005000:	d129      	bne.n	8005056 <_printf_float+0x172>
 8005002:	1cc8      	adds	r0, r1, #3
 8005004:	db02      	blt.n	800500c <_printf_float+0x128>
 8005006:	6863      	ldr	r3, [r4, #4]
 8005008:	4299      	cmp	r1, r3
 800500a:	dd41      	ble.n	8005090 <_printf_float+0x1ac>
 800500c:	f1aa 0a02 	sub.w	sl, sl, #2
 8005010:	fa5f fa8a 	uxtb.w	sl, sl
 8005014:	3901      	subs	r1, #1
 8005016:	4652      	mov	r2, sl
 8005018:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800501c:	9109      	str	r1, [sp, #36]	@ 0x24
 800501e:	f7ff ff27 	bl	8004e70 <__exponent>
 8005022:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005024:	1813      	adds	r3, r2, r0
 8005026:	2a01      	cmp	r2, #1
 8005028:	4681      	mov	r9, r0
 800502a:	6123      	str	r3, [r4, #16]
 800502c:	dc02      	bgt.n	8005034 <_printf_float+0x150>
 800502e:	6822      	ldr	r2, [r4, #0]
 8005030:	07d2      	lsls	r2, r2, #31
 8005032:	d501      	bpl.n	8005038 <_printf_float+0x154>
 8005034:	3301      	adds	r3, #1
 8005036:	6123      	str	r3, [r4, #16]
 8005038:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800503c:	2b00      	cmp	r3, #0
 800503e:	d0a2      	beq.n	8004f86 <_printf_float+0xa2>
 8005040:	232d      	movs	r3, #45	@ 0x2d
 8005042:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005046:	e79e      	b.n	8004f86 <_printf_float+0xa2>
 8005048:	9a06      	ldr	r2, [sp, #24]
 800504a:	2a47      	cmp	r2, #71	@ 0x47
 800504c:	d1c2      	bne.n	8004fd4 <_printf_float+0xf0>
 800504e:	2b00      	cmp	r3, #0
 8005050:	d1c0      	bne.n	8004fd4 <_printf_float+0xf0>
 8005052:	2301      	movs	r3, #1
 8005054:	e7bd      	b.n	8004fd2 <_printf_float+0xee>
 8005056:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800505a:	d9db      	bls.n	8005014 <_printf_float+0x130>
 800505c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005060:	d118      	bne.n	8005094 <_printf_float+0x1b0>
 8005062:	2900      	cmp	r1, #0
 8005064:	6863      	ldr	r3, [r4, #4]
 8005066:	dd0b      	ble.n	8005080 <_printf_float+0x19c>
 8005068:	6121      	str	r1, [r4, #16]
 800506a:	b913      	cbnz	r3, 8005072 <_printf_float+0x18e>
 800506c:	6822      	ldr	r2, [r4, #0]
 800506e:	07d0      	lsls	r0, r2, #31
 8005070:	d502      	bpl.n	8005078 <_printf_float+0x194>
 8005072:	3301      	adds	r3, #1
 8005074:	440b      	add	r3, r1
 8005076:	6123      	str	r3, [r4, #16]
 8005078:	65a1      	str	r1, [r4, #88]	@ 0x58
 800507a:	f04f 0900 	mov.w	r9, #0
 800507e:	e7db      	b.n	8005038 <_printf_float+0x154>
 8005080:	b913      	cbnz	r3, 8005088 <_printf_float+0x1a4>
 8005082:	6822      	ldr	r2, [r4, #0]
 8005084:	07d2      	lsls	r2, r2, #31
 8005086:	d501      	bpl.n	800508c <_printf_float+0x1a8>
 8005088:	3302      	adds	r3, #2
 800508a:	e7f4      	b.n	8005076 <_printf_float+0x192>
 800508c:	2301      	movs	r3, #1
 800508e:	e7f2      	b.n	8005076 <_printf_float+0x192>
 8005090:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005094:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005096:	4299      	cmp	r1, r3
 8005098:	db05      	blt.n	80050a6 <_printf_float+0x1c2>
 800509a:	6823      	ldr	r3, [r4, #0]
 800509c:	6121      	str	r1, [r4, #16]
 800509e:	07d8      	lsls	r0, r3, #31
 80050a0:	d5ea      	bpl.n	8005078 <_printf_float+0x194>
 80050a2:	1c4b      	adds	r3, r1, #1
 80050a4:	e7e7      	b.n	8005076 <_printf_float+0x192>
 80050a6:	2900      	cmp	r1, #0
 80050a8:	bfd4      	ite	le
 80050aa:	f1c1 0202 	rsble	r2, r1, #2
 80050ae:	2201      	movgt	r2, #1
 80050b0:	4413      	add	r3, r2
 80050b2:	e7e0      	b.n	8005076 <_printf_float+0x192>
 80050b4:	6823      	ldr	r3, [r4, #0]
 80050b6:	055a      	lsls	r2, r3, #21
 80050b8:	d407      	bmi.n	80050ca <_printf_float+0x1e6>
 80050ba:	6923      	ldr	r3, [r4, #16]
 80050bc:	4642      	mov	r2, r8
 80050be:	4631      	mov	r1, r6
 80050c0:	4628      	mov	r0, r5
 80050c2:	47b8      	blx	r7
 80050c4:	3001      	adds	r0, #1
 80050c6:	d12b      	bne.n	8005120 <_printf_float+0x23c>
 80050c8:	e767      	b.n	8004f9a <_printf_float+0xb6>
 80050ca:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80050ce:	f240 80dd 	bls.w	800528c <_printf_float+0x3a8>
 80050d2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80050d6:	2200      	movs	r2, #0
 80050d8:	2300      	movs	r3, #0
 80050da:	f7fb fcf5 	bl	8000ac8 <__aeabi_dcmpeq>
 80050de:	2800      	cmp	r0, #0
 80050e0:	d033      	beq.n	800514a <_printf_float+0x266>
 80050e2:	4a37      	ldr	r2, [pc, #220]	@ (80051c0 <_printf_float+0x2dc>)
 80050e4:	2301      	movs	r3, #1
 80050e6:	4631      	mov	r1, r6
 80050e8:	4628      	mov	r0, r5
 80050ea:	47b8      	blx	r7
 80050ec:	3001      	adds	r0, #1
 80050ee:	f43f af54 	beq.w	8004f9a <_printf_float+0xb6>
 80050f2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80050f6:	4543      	cmp	r3, r8
 80050f8:	db02      	blt.n	8005100 <_printf_float+0x21c>
 80050fa:	6823      	ldr	r3, [r4, #0]
 80050fc:	07d8      	lsls	r0, r3, #31
 80050fe:	d50f      	bpl.n	8005120 <_printf_float+0x23c>
 8005100:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005104:	4631      	mov	r1, r6
 8005106:	4628      	mov	r0, r5
 8005108:	47b8      	blx	r7
 800510a:	3001      	adds	r0, #1
 800510c:	f43f af45 	beq.w	8004f9a <_printf_float+0xb6>
 8005110:	f04f 0900 	mov.w	r9, #0
 8005114:	f108 38ff 	add.w	r8, r8, #4294967295
 8005118:	f104 0a1a 	add.w	sl, r4, #26
 800511c:	45c8      	cmp	r8, r9
 800511e:	dc09      	bgt.n	8005134 <_printf_float+0x250>
 8005120:	6823      	ldr	r3, [r4, #0]
 8005122:	079b      	lsls	r3, r3, #30
 8005124:	f100 8103 	bmi.w	800532e <_printf_float+0x44a>
 8005128:	68e0      	ldr	r0, [r4, #12]
 800512a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800512c:	4298      	cmp	r0, r3
 800512e:	bfb8      	it	lt
 8005130:	4618      	movlt	r0, r3
 8005132:	e734      	b.n	8004f9e <_printf_float+0xba>
 8005134:	2301      	movs	r3, #1
 8005136:	4652      	mov	r2, sl
 8005138:	4631      	mov	r1, r6
 800513a:	4628      	mov	r0, r5
 800513c:	47b8      	blx	r7
 800513e:	3001      	adds	r0, #1
 8005140:	f43f af2b 	beq.w	8004f9a <_printf_float+0xb6>
 8005144:	f109 0901 	add.w	r9, r9, #1
 8005148:	e7e8      	b.n	800511c <_printf_float+0x238>
 800514a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800514c:	2b00      	cmp	r3, #0
 800514e:	dc39      	bgt.n	80051c4 <_printf_float+0x2e0>
 8005150:	4a1b      	ldr	r2, [pc, #108]	@ (80051c0 <_printf_float+0x2dc>)
 8005152:	2301      	movs	r3, #1
 8005154:	4631      	mov	r1, r6
 8005156:	4628      	mov	r0, r5
 8005158:	47b8      	blx	r7
 800515a:	3001      	adds	r0, #1
 800515c:	f43f af1d 	beq.w	8004f9a <_printf_float+0xb6>
 8005160:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8005164:	ea59 0303 	orrs.w	r3, r9, r3
 8005168:	d102      	bne.n	8005170 <_printf_float+0x28c>
 800516a:	6823      	ldr	r3, [r4, #0]
 800516c:	07d9      	lsls	r1, r3, #31
 800516e:	d5d7      	bpl.n	8005120 <_printf_float+0x23c>
 8005170:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005174:	4631      	mov	r1, r6
 8005176:	4628      	mov	r0, r5
 8005178:	47b8      	blx	r7
 800517a:	3001      	adds	r0, #1
 800517c:	f43f af0d 	beq.w	8004f9a <_printf_float+0xb6>
 8005180:	f04f 0a00 	mov.w	sl, #0
 8005184:	f104 0b1a 	add.w	fp, r4, #26
 8005188:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800518a:	425b      	negs	r3, r3
 800518c:	4553      	cmp	r3, sl
 800518e:	dc01      	bgt.n	8005194 <_printf_float+0x2b0>
 8005190:	464b      	mov	r3, r9
 8005192:	e793      	b.n	80050bc <_printf_float+0x1d8>
 8005194:	2301      	movs	r3, #1
 8005196:	465a      	mov	r2, fp
 8005198:	4631      	mov	r1, r6
 800519a:	4628      	mov	r0, r5
 800519c:	47b8      	blx	r7
 800519e:	3001      	adds	r0, #1
 80051a0:	f43f aefb 	beq.w	8004f9a <_printf_float+0xb6>
 80051a4:	f10a 0a01 	add.w	sl, sl, #1
 80051a8:	e7ee      	b.n	8005188 <_printf_float+0x2a4>
 80051aa:	bf00      	nop
 80051ac:	7fefffff 	.word	0x7fefffff
 80051b0:	08009514 	.word	0x08009514
 80051b4:	08009510 	.word	0x08009510
 80051b8:	0800951c 	.word	0x0800951c
 80051bc:	08009518 	.word	0x08009518
 80051c0:	08009520 	.word	0x08009520
 80051c4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80051c6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80051ca:	4553      	cmp	r3, sl
 80051cc:	bfa8      	it	ge
 80051ce:	4653      	movge	r3, sl
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	4699      	mov	r9, r3
 80051d4:	dc36      	bgt.n	8005244 <_printf_float+0x360>
 80051d6:	f04f 0b00 	mov.w	fp, #0
 80051da:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80051de:	f104 021a 	add.w	r2, r4, #26
 80051e2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80051e4:	9306      	str	r3, [sp, #24]
 80051e6:	eba3 0309 	sub.w	r3, r3, r9
 80051ea:	455b      	cmp	r3, fp
 80051ec:	dc31      	bgt.n	8005252 <_printf_float+0x36e>
 80051ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80051f0:	459a      	cmp	sl, r3
 80051f2:	dc3a      	bgt.n	800526a <_printf_float+0x386>
 80051f4:	6823      	ldr	r3, [r4, #0]
 80051f6:	07da      	lsls	r2, r3, #31
 80051f8:	d437      	bmi.n	800526a <_printf_float+0x386>
 80051fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80051fc:	ebaa 0903 	sub.w	r9, sl, r3
 8005200:	9b06      	ldr	r3, [sp, #24]
 8005202:	ebaa 0303 	sub.w	r3, sl, r3
 8005206:	4599      	cmp	r9, r3
 8005208:	bfa8      	it	ge
 800520a:	4699      	movge	r9, r3
 800520c:	f1b9 0f00 	cmp.w	r9, #0
 8005210:	dc33      	bgt.n	800527a <_printf_float+0x396>
 8005212:	f04f 0800 	mov.w	r8, #0
 8005216:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800521a:	f104 0b1a 	add.w	fp, r4, #26
 800521e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005220:	ebaa 0303 	sub.w	r3, sl, r3
 8005224:	eba3 0309 	sub.w	r3, r3, r9
 8005228:	4543      	cmp	r3, r8
 800522a:	f77f af79 	ble.w	8005120 <_printf_float+0x23c>
 800522e:	2301      	movs	r3, #1
 8005230:	465a      	mov	r2, fp
 8005232:	4631      	mov	r1, r6
 8005234:	4628      	mov	r0, r5
 8005236:	47b8      	blx	r7
 8005238:	3001      	adds	r0, #1
 800523a:	f43f aeae 	beq.w	8004f9a <_printf_float+0xb6>
 800523e:	f108 0801 	add.w	r8, r8, #1
 8005242:	e7ec      	b.n	800521e <_printf_float+0x33a>
 8005244:	4642      	mov	r2, r8
 8005246:	4631      	mov	r1, r6
 8005248:	4628      	mov	r0, r5
 800524a:	47b8      	blx	r7
 800524c:	3001      	adds	r0, #1
 800524e:	d1c2      	bne.n	80051d6 <_printf_float+0x2f2>
 8005250:	e6a3      	b.n	8004f9a <_printf_float+0xb6>
 8005252:	2301      	movs	r3, #1
 8005254:	4631      	mov	r1, r6
 8005256:	4628      	mov	r0, r5
 8005258:	9206      	str	r2, [sp, #24]
 800525a:	47b8      	blx	r7
 800525c:	3001      	adds	r0, #1
 800525e:	f43f ae9c 	beq.w	8004f9a <_printf_float+0xb6>
 8005262:	9a06      	ldr	r2, [sp, #24]
 8005264:	f10b 0b01 	add.w	fp, fp, #1
 8005268:	e7bb      	b.n	80051e2 <_printf_float+0x2fe>
 800526a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800526e:	4631      	mov	r1, r6
 8005270:	4628      	mov	r0, r5
 8005272:	47b8      	blx	r7
 8005274:	3001      	adds	r0, #1
 8005276:	d1c0      	bne.n	80051fa <_printf_float+0x316>
 8005278:	e68f      	b.n	8004f9a <_printf_float+0xb6>
 800527a:	9a06      	ldr	r2, [sp, #24]
 800527c:	464b      	mov	r3, r9
 800527e:	4442      	add	r2, r8
 8005280:	4631      	mov	r1, r6
 8005282:	4628      	mov	r0, r5
 8005284:	47b8      	blx	r7
 8005286:	3001      	adds	r0, #1
 8005288:	d1c3      	bne.n	8005212 <_printf_float+0x32e>
 800528a:	e686      	b.n	8004f9a <_printf_float+0xb6>
 800528c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005290:	f1ba 0f01 	cmp.w	sl, #1
 8005294:	dc01      	bgt.n	800529a <_printf_float+0x3b6>
 8005296:	07db      	lsls	r3, r3, #31
 8005298:	d536      	bpl.n	8005308 <_printf_float+0x424>
 800529a:	2301      	movs	r3, #1
 800529c:	4642      	mov	r2, r8
 800529e:	4631      	mov	r1, r6
 80052a0:	4628      	mov	r0, r5
 80052a2:	47b8      	blx	r7
 80052a4:	3001      	adds	r0, #1
 80052a6:	f43f ae78 	beq.w	8004f9a <_printf_float+0xb6>
 80052aa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80052ae:	4631      	mov	r1, r6
 80052b0:	4628      	mov	r0, r5
 80052b2:	47b8      	blx	r7
 80052b4:	3001      	adds	r0, #1
 80052b6:	f43f ae70 	beq.w	8004f9a <_printf_float+0xb6>
 80052ba:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80052be:	2200      	movs	r2, #0
 80052c0:	2300      	movs	r3, #0
 80052c2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80052c6:	f7fb fbff 	bl	8000ac8 <__aeabi_dcmpeq>
 80052ca:	b9c0      	cbnz	r0, 80052fe <_printf_float+0x41a>
 80052cc:	4653      	mov	r3, sl
 80052ce:	f108 0201 	add.w	r2, r8, #1
 80052d2:	4631      	mov	r1, r6
 80052d4:	4628      	mov	r0, r5
 80052d6:	47b8      	blx	r7
 80052d8:	3001      	adds	r0, #1
 80052da:	d10c      	bne.n	80052f6 <_printf_float+0x412>
 80052dc:	e65d      	b.n	8004f9a <_printf_float+0xb6>
 80052de:	2301      	movs	r3, #1
 80052e0:	465a      	mov	r2, fp
 80052e2:	4631      	mov	r1, r6
 80052e4:	4628      	mov	r0, r5
 80052e6:	47b8      	blx	r7
 80052e8:	3001      	adds	r0, #1
 80052ea:	f43f ae56 	beq.w	8004f9a <_printf_float+0xb6>
 80052ee:	f108 0801 	add.w	r8, r8, #1
 80052f2:	45d0      	cmp	r8, sl
 80052f4:	dbf3      	blt.n	80052de <_printf_float+0x3fa>
 80052f6:	464b      	mov	r3, r9
 80052f8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80052fc:	e6df      	b.n	80050be <_printf_float+0x1da>
 80052fe:	f04f 0800 	mov.w	r8, #0
 8005302:	f104 0b1a 	add.w	fp, r4, #26
 8005306:	e7f4      	b.n	80052f2 <_printf_float+0x40e>
 8005308:	2301      	movs	r3, #1
 800530a:	4642      	mov	r2, r8
 800530c:	e7e1      	b.n	80052d2 <_printf_float+0x3ee>
 800530e:	2301      	movs	r3, #1
 8005310:	464a      	mov	r2, r9
 8005312:	4631      	mov	r1, r6
 8005314:	4628      	mov	r0, r5
 8005316:	47b8      	blx	r7
 8005318:	3001      	adds	r0, #1
 800531a:	f43f ae3e 	beq.w	8004f9a <_printf_float+0xb6>
 800531e:	f108 0801 	add.w	r8, r8, #1
 8005322:	68e3      	ldr	r3, [r4, #12]
 8005324:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005326:	1a5b      	subs	r3, r3, r1
 8005328:	4543      	cmp	r3, r8
 800532a:	dcf0      	bgt.n	800530e <_printf_float+0x42a>
 800532c:	e6fc      	b.n	8005128 <_printf_float+0x244>
 800532e:	f04f 0800 	mov.w	r8, #0
 8005332:	f104 0919 	add.w	r9, r4, #25
 8005336:	e7f4      	b.n	8005322 <_printf_float+0x43e>

08005338 <_printf_common>:
 8005338:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800533c:	4616      	mov	r6, r2
 800533e:	4698      	mov	r8, r3
 8005340:	688a      	ldr	r2, [r1, #8]
 8005342:	690b      	ldr	r3, [r1, #16]
 8005344:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005348:	4293      	cmp	r3, r2
 800534a:	bfb8      	it	lt
 800534c:	4613      	movlt	r3, r2
 800534e:	6033      	str	r3, [r6, #0]
 8005350:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005354:	4607      	mov	r7, r0
 8005356:	460c      	mov	r4, r1
 8005358:	b10a      	cbz	r2, 800535e <_printf_common+0x26>
 800535a:	3301      	adds	r3, #1
 800535c:	6033      	str	r3, [r6, #0]
 800535e:	6823      	ldr	r3, [r4, #0]
 8005360:	0699      	lsls	r1, r3, #26
 8005362:	bf42      	ittt	mi
 8005364:	6833      	ldrmi	r3, [r6, #0]
 8005366:	3302      	addmi	r3, #2
 8005368:	6033      	strmi	r3, [r6, #0]
 800536a:	6825      	ldr	r5, [r4, #0]
 800536c:	f015 0506 	ands.w	r5, r5, #6
 8005370:	d106      	bne.n	8005380 <_printf_common+0x48>
 8005372:	f104 0a19 	add.w	sl, r4, #25
 8005376:	68e3      	ldr	r3, [r4, #12]
 8005378:	6832      	ldr	r2, [r6, #0]
 800537a:	1a9b      	subs	r3, r3, r2
 800537c:	42ab      	cmp	r3, r5
 800537e:	dc26      	bgt.n	80053ce <_printf_common+0x96>
 8005380:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005384:	6822      	ldr	r2, [r4, #0]
 8005386:	3b00      	subs	r3, #0
 8005388:	bf18      	it	ne
 800538a:	2301      	movne	r3, #1
 800538c:	0692      	lsls	r2, r2, #26
 800538e:	d42b      	bmi.n	80053e8 <_printf_common+0xb0>
 8005390:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005394:	4641      	mov	r1, r8
 8005396:	4638      	mov	r0, r7
 8005398:	47c8      	blx	r9
 800539a:	3001      	adds	r0, #1
 800539c:	d01e      	beq.n	80053dc <_printf_common+0xa4>
 800539e:	6823      	ldr	r3, [r4, #0]
 80053a0:	6922      	ldr	r2, [r4, #16]
 80053a2:	f003 0306 	and.w	r3, r3, #6
 80053a6:	2b04      	cmp	r3, #4
 80053a8:	bf02      	ittt	eq
 80053aa:	68e5      	ldreq	r5, [r4, #12]
 80053ac:	6833      	ldreq	r3, [r6, #0]
 80053ae:	1aed      	subeq	r5, r5, r3
 80053b0:	68a3      	ldr	r3, [r4, #8]
 80053b2:	bf0c      	ite	eq
 80053b4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80053b8:	2500      	movne	r5, #0
 80053ba:	4293      	cmp	r3, r2
 80053bc:	bfc4      	itt	gt
 80053be:	1a9b      	subgt	r3, r3, r2
 80053c0:	18ed      	addgt	r5, r5, r3
 80053c2:	2600      	movs	r6, #0
 80053c4:	341a      	adds	r4, #26
 80053c6:	42b5      	cmp	r5, r6
 80053c8:	d11a      	bne.n	8005400 <_printf_common+0xc8>
 80053ca:	2000      	movs	r0, #0
 80053cc:	e008      	b.n	80053e0 <_printf_common+0xa8>
 80053ce:	2301      	movs	r3, #1
 80053d0:	4652      	mov	r2, sl
 80053d2:	4641      	mov	r1, r8
 80053d4:	4638      	mov	r0, r7
 80053d6:	47c8      	blx	r9
 80053d8:	3001      	adds	r0, #1
 80053da:	d103      	bne.n	80053e4 <_printf_common+0xac>
 80053dc:	f04f 30ff 	mov.w	r0, #4294967295
 80053e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80053e4:	3501      	adds	r5, #1
 80053e6:	e7c6      	b.n	8005376 <_printf_common+0x3e>
 80053e8:	18e1      	adds	r1, r4, r3
 80053ea:	1c5a      	adds	r2, r3, #1
 80053ec:	2030      	movs	r0, #48	@ 0x30
 80053ee:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80053f2:	4422      	add	r2, r4
 80053f4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80053f8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80053fc:	3302      	adds	r3, #2
 80053fe:	e7c7      	b.n	8005390 <_printf_common+0x58>
 8005400:	2301      	movs	r3, #1
 8005402:	4622      	mov	r2, r4
 8005404:	4641      	mov	r1, r8
 8005406:	4638      	mov	r0, r7
 8005408:	47c8      	blx	r9
 800540a:	3001      	adds	r0, #1
 800540c:	d0e6      	beq.n	80053dc <_printf_common+0xa4>
 800540e:	3601      	adds	r6, #1
 8005410:	e7d9      	b.n	80053c6 <_printf_common+0x8e>
	...

08005414 <_printf_i>:
 8005414:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005418:	7e0f      	ldrb	r7, [r1, #24]
 800541a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800541c:	2f78      	cmp	r7, #120	@ 0x78
 800541e:	4691      	mov	r9, r2
 8005420:	4680      	mov	r8, r0
 8005422:	460c      	mov	r4, r1
 8005424:	469a      	mov	sl, r3
 8005426:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800542a:	d807      	bhi.n	800543c <_printf_i+0x28>
 800542c:	2f62      	cmp	r7, #98	@ 0x62
 800542e:	d80a      	bhi.n	8005446 <_printf_i+0x32>
 8005430:	2f00      	cmp	r7, #0
 8005432:	f000 80d1 	beq.w	80055d8 <_printf_i+0x1c4>
 8005436:	2f58      	cmp	r7, #88	@ 0x58
 8005438:	f000 80b8 	beq.w	80055ac <_printf_i+0x198>
 800543c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005440:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005444:	e03a      	b.n	80054bc <_printf_i+0xa8>
 8005446:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800544a:	2b15      	cmp	r3, #21
 800544c:	d8f6      	bhi.n	800543c <_printf_i+0x28>
 800544e:	a101      	add	r1, pc, #4	@ (adr r1, 8005454 <_printf_i+0x40>)
 8005450:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005454:	080054ad 	.word	0x080054ad
 8005458:	080054c1 	.word	0x080054c1
 800545c:	0800543d 	.word	0x0800543d
 8005460:	0800543d 	.word	0x0800543d
 8005464:	0800543d 	.word	0x0800543d
 8005468:	0800543d 	.word	0x0800543d
 800546c:	080054c1 	.word	0x080054c1
 8005470:	0800543d 	.word	0x0800543d
 8005474:	0800543d 	.word	0x0800543d
 8005478:	0800543d 	.word	0x0800543d
 800547c:	0800543d 	.word	0x0800543d
 8005480:	080055bf 	.word	0x080055bf
 8005484:	080054eb 	.word	0x080054eb
 8005488:	08005579 	.word	0x08005579
 800548c:	0800543d 	.word	0x0800543d
 8005490:	0800543d 	.word	0x0800543d
 8005494:	080055e1 	.word	0x080055e1
 8005498:	0800543d 	.word	0x0800543d
 800549c:	080054eb 	.word	0x080054eb
 80054a0:	0800543d 	.word	0x0800543d
 80054a4:	0800543d 	.word	0x0800543d
 80054a8:	08005581 	.word	0x08005581
 80054ac:	6833      	ldr	r3, [r6, #0]
 80054ae:	1d1a      	adds	r2, r3, #4
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	6032      	str	r2, [r6, #0]
 80054b4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80054b8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80054bc:	2301      	movs	r3, #1
 80054be:	e09c      	b.n	80055fa <_printf_i+0x1e6>
 80054c0:	6833      	ldr	r3, [r6, #0]
 80054c2:	6820      	ldr	r0, [r4, #0]
 80054c4:	1d19      	adds	r1, r3, #4
 80054c6:	6031      	str	r1, [r6, #0]
 80054c8:	0606      	lsls	r6, r0, #24
 80054ca:	d501      	bpl.n	80054d0 <_printf_i+0xbc>
 80054cc:	681d      	ldr	r5, [r3, #0]
 80054ce:	e003      	b.n	80054d8 <_printf_i+0xc4>
 80054d0:	0645      	lsls	r5, r0, #25
 80054d2:	d5fb      	bpl.n	80054cc <_printf_i+0xb8>
 80054d4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80054d8:	2d00      	cmp	r5, #0
 80054da:	da03      	bge.n	80054e4 <_printf_i+0xd0>
 80054dc:	232d      	movs	r3, #45	@ 0x2d
 80054de:	426d      	negs	r5, r5
 80054e0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80054e4:	4858      	ldr	r0, [pc, #352]	@ (8005648 <_printf_i+0x234>)
 80054e6:	230a      	movs	r3, #10
 80054e8:	e011      	b.n	800550e <_printf_i+0xfa>
 80054ea:	6821      	ldr	r1, [r4, #0]
 80054ec:	6833      	ldr	r3, [r6, #0]
 80054ee:	0608      	lsls	r0, r1, #24
 80054f0:	f853 5b04 	ldr.w	r5, [r3], #4
 80054f4:	d402      	bmi.n	80054fc <_printf_i+0xe8>
 80054f6:	0649      	lsls	r1, r1, #25
 80054f8:	bf48      	it	mi
 80054fa:	b2ad      	uxthmi	r5, r5
 80054fc:	2f6f      	cmp	r7, #111	@ 0x6f
 80054fe:	4852      	ldr	r0, [pc, #328]	@ (8005648 <_printf_i+0x234>)
 8005500:	6033      	str	r3, [r6, #0]
 8005502:	bf14      	ite	ne
 8005504:	230a      	movne	r3, #10
 8005506:	2308      	moveq	r3, #8
 8005508:	2100      	movs	r1, #0
 800550a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800550e:	6866      	ldr	r6, [r4, #4]
 8005510:	60a6      	str	r6, [r4, #8]
 8005512:	2e00      	cmp	r6, #0
 8005514:	db05      	blt.n	8005522 <_printf_i+0x10e>
 8005516:	6821      	ldr	r1, [r4, #0]
 8005518:	432e      	orrs	r6, r5
 800551a:	f021 0104 	bic.w	r1, r1, #4
 800551e:	6021      	str	r1, [r4, #0]
 8005520:	d04b      	beq.n	80055ba <_printf_i+0x1a6>
 8005522:	4616      	mov	r6, r2
 8005524:	fbb5 f1f3 	udiv	r1, r5, r3
 8005528:	fb03 5711 	mls	r7, r3, r1, r5
 800552c:	5dc7      	ldrb	r7, [r0, r7]
 800552e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005532:	462f      	mov	r7, r5
 8005534:	42bb      	cmp	r3, r7
 8005536:	460d      	mov	r5, r1
 8005538:	d9f4      	bls.n	8005524 <_printf_i+0x110>
 800553a:	2b08      	cmp	r3, #8
 800553c:	d10b      	bne.n	8005556 <_printf_i+0x142>
 800553e:	6823      	ldr	r3, [r4, #0]
 8005540:	07df      	lsls	r7, r3, #31
 8005542:	d508      	bpl.n	8005556 <_printf_i+0x142>
 8005544:	6923      	ldr	r3, [r4, #16]
 8005546:	6861      	ldr	r1, [r4, #4]
 8005548:	4299      	cmp	r1, r3
 800554a:	bfde      	ittt	le
 800554c:	2330      	movle	r3, #48	@ 0x30
 800554e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005552:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005556:	1b92      	subs	r2, r2, r6
 8005558:	6122      	str	r2, [r4, #16]
 800555a:	f8cd a000 	str.w	sl, [sp]
 800555e:	464b      	mov	r3, r9
 8005560:	aa03      	add	r2, sp, #12
 8005562:	4621      	mov	r1, r4
 8005564:	4640      	mov	r0, r8
 8005566:	f7ff fee7 	bl	8005338 <_printf_common>
 800556a:	3001      	adds	r0, #1
 800556c:	d14a      	bne.n	8005604 <_printf_i+0x1f0>
 800556e:	f04f 30ff 	mov.w	r0, #4294967295
 8005572:	b004      	add	sp, #16
 8005574:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005578:	6823      	ldr	r3, [r4, #0]
 800557a:	f043 0320 	orr.w	r3, r3, #32
 800557e:	6023      	str	r3, [r4, #0]
 8005580:	4832      	ldr	r0, [pc, #200]	@ (800564c <_printf_i+0x238>)
 8005582:	2778      	movs	r7, #120	@ 0x78
 8005584:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005588:	6823      	ldr	r3, [r4, #0]
 800558a:	6831      	ldr	r1, [r6, #0]
 800558c:	061f      	lsls	r7, r3, #24
 800558e:	f851 5b04 	ldr.w	r5, [r1], #4
 8005592:	d402      	bmi.n	800559a <_printf_i+0x186>
 8005594:	065f      	lsls	r7, r3, #25
 8005596:	bf48      	it	mi
 8005598:	b2ad      	uxthmi	r5, r5
 800559a:	6031      	str	r1, [r6, #0]
 800559c:	07d9      	lsls	r1, r3, #31
 800559e:	bf44      	itt	mi
 80055a0:	f043 0320 	orrmi.w	r3, r3, #32
 80055a4:	6023      	strmi	r3, [r4, #0]
 80055a6:	b11d      	cbz	r5, 80055b0 <_printf_i+0x19c>
 80055a8:	2310      	movs	r3, #16
 80055aa:	e7ad      	b.n	8005508 <_printf_i+0xf4>
 80055ac:	4826      	ldr	r0, [pc, #152]	@ (8005648 <_printf_i+0x234>)
 80055ae:	e7e9      	b.n	8005584 <_printf_i+0x170>
 80055b0:	6823      	ldr	r3, [r4, #0]
 80055b2:	f023 0320 	bic.w	r3, r3, #32
 80055b6:	6023      	str	r3, [r4, #0]
 80055b8:	e7f6      	b.n	80055a8 <_printf_i+0x194>
 80055ba:	4616      	mov	r6, r2
 80055bc:	e7bd      	b.n	800553a <_printf_i+0x126>
 80055be:	6833      	ldr	r3, [r6, #0]
 80055c0:	6825      	ldr	r5, [r4, #0]
 80055c2:	6961      	ldr	r1, [r4, #20]
 80055c4:	1d18      	adds	r0, r3, #4
 80055c6:	6030      	str	r0, [r6, #0]
 80055c8:	062e      	lsls	r6, r5, #24
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	d501      	bpl.n	80055d2 <_printf_i+0x1be>
 80055ce:	6019      	str	r1, [r3, #0]
 80055d0:	e002      	b.n	80055d8 <_printf_i+0x1c4>
 80055d2:	0668      	lsls	r0, r5, #25
 80055d4:	d5fb      	bpl.n	80055ce <_printf_i+0x1ba>
 80055d6:	8019      	strh	r1, [r3, #0]
 80055d8:	2300      	movs	r3, #0
 80055da:	6123      	str	r3, [r4, #16]
 80055dc:	4616      	mov	r6, r2
 80055de:	e7bc      	b.n	800555a <_printf_i+0x146>
 80055e0:	6833      	ldr	r3, [r6, #0]
 80055e2:	1d1a      	adds	r2, r3, #4
 80055e4:	6032      	str	r2, [r6, #0]
 80055e6:	681e      	ldr	r6, [r3, #0]
 80055e8:	6862      	ldr	r2, [r4, #4]
 80055ea:	2100      	movs	r1, #0
 80055ec:	4630      	mov	r0, r6
 80055ee:	f7fa fdef 	bl	80001d0 <memchr>
 80055f2:	b108      	cbz	r0, 80055f8 <_printf_i+0x1e4>
 80055f4:	1b80      	subs	r0, r0, r6
 80055f6:	6060      	str	r0, [r4, #4]
 80055f8:	6863      	ldr	r3, [r4, #4]
 80055fa:	6123      	str	r3, [r4, #16]
 80055fc:	2300      	movs	r3, #0
 80055fe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005602:	e7aa      	b.n	800555a <_printf_i+0x146>
 8005604:	6923      	ldr	r3, [r4, #16]
 8005606:	4632      	mov	r2, r6
 8005608:	4649      	mov	r1, r9
 800560a:	4640      	mov	r0, r8
 800560c:	47d0      	blx	sl
 800560e:	3001      	adds	r0, #1
 8005610:	d0ad      	beq.n	800556e <_printf_i+0x15a>
 8005612:	6823      	ldr	r3, [r4, #0]
 8005614:	079b      	lsls	r3, r3, #30
 8005616:	d413      	bmi.n	8005640 <_printf_i+0x22c>
 8005618:	68e0      	ldr	r0, [r4, #12]
 800561a:	9b03      	ldr	r3, [sp, #12]
 800561c:	4298      	cmp	r0, r3
 800561e:	bfb8      	it	lt
 8005620:	4618      	movlt	r0, r3
 8005622:	e7a6      	b.n	8005572 <_printf_i+0x15e>
 8005624:	2301      	movs	r3, #1
 8005626:	4632      	mov	r2, r6
 8005628:	4649      	mov	r1, r9
 800562a:	4640      	mov	r0, r8
 800562c:	47d0      	blx	sl
 800562e:	3001      	adds	r0, #1
 8005630:	d09d      	beq.n	800556e <_printf_i+0x15a>
 8005632:	3501      	adds	r5, #1
 8005634:	68e3      	ldr	r3, [r4, #12]
 8005636:	9903      	ldr	r1, [sp, #12]
 8005638:	1a5b      	subs	r3, r3, r1
 800563a:	42ab      	cmp	r3, r5
 800563c:	dcf2      	bgt.n	8005624 <_printf_i+0x210>
 800563e:	e7eb      	b.n	8005618 <_printf_i+0x204>
 8005640:	2500      	movs	r5, #0
 8005642:	f104 0619 	add.w	r6, r4, #25
 8005646:	e7f5      	b.n	8005634 <_printf_i+0x220>
 8005648:	08009522 	.word	0x08009522
 800564c:	08009533 	.word	0x08009533

08005650 <_scanf_float>:
 8005650:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005654:	b087      	sub	sp, #28
 8005656:	4691      	mov	r9, r2
 8005658:	9303      	str	r3, [sp, #12]
 800565a:	688b      	ldr	r3, [r1, #8]
 800565c:	1e5a      	subs	r2, r3, #1
 800565e:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8005662:	bf81      	itttt	hi
 8005664:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8005668:	eb03 0b05 	addhi.w	fp, r3, r5
 800566c:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8005670:	608b      	strhi	r3, [r1, #8]
 8005672:	680b      	ldr	r3, [r1, #0]
 8005674:	460a      	mov	r2, r1
 8005676:	f04f 0500 	mov.w	r5, #0
 800567a:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800567e:	f842 3b1c 	str.w	r3, [r2], #28
 8005682:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8005686:	4680      	mov	r8, r0
 8005688:	460c      	mov	r4, r1
 800568a:	bf98      	it	ls
 800568c:	f04f 0b00 	movls.w	fp, #0
 8005690:	9201      	str	r2, [sp, #4]
 8005692:	4616      	mov	r6, r2
 8005694:	46aa      	mov	sl, r5
 8005696:	462f      	mov	r7, r5
 8005698:	9502      	str	r5, [sp, #8]
 800569a:	68a2      	ldr	r2, [r4, #8]
 800569c:	b15a      	cbz	r2, 80056b6 <_scanf_float+0x66>
 800569e:	f8d9 3000 	ldr.w	r3, [r9]
 80056a2:	781b      	ldrb	r3, [r3, #0]
 80056a4:	2b4e      	cmp	r3, #78	@ 0x4e
 80056a6:	d863      	bhi.n	8005770 <_scanf_float+0x120>
 80056a8:	2b40      	cmp	r3, #64	@ 0x40
 80056aa:	d83b      	bhi.n	8005724 <_scanf_float+0xd4>
 80056ac:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 80056b0:	b2c8      	uxtb	r0, r1
 80056b2:	280e      	cmp	r0, #14
 80056b4:	d939      	bls.n	800572a <_scanf_float+0xda>
 80056b6:	b11f      	cbz	r7, 80056c0 <_scanf_float+0x70>
 80056b8:	6823      	ldr	r3, [r4, #0]
 80056ba:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80056be:	6023      	str	r3, [r4, #0]
 80056c0:	f10a 3aff 	add.w	sl, sl, #4294967295
 80056c4:	f1ba 0f01 	cmp.w	sl, #1
 80056c8:	f200 8114 	bhi.w	80058f4 <_scanf_float+0x2a4>
 80056cc:	9b01      	ldr	r3, [sp, #4]
 80056ce:	429e      	cmp	r6, r3
 80056d0:	f200 8105 	bhi.w	80058de <_scanf_float+0x28e>
 80056d4:	2001      	movs	r0, #1
 80056d6:	b007      	add	sp, #28
 80056d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80056dc:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80056e0:	2a0d      	cmp	r2, #13
 80056e2:	d8e8      	bhi.n	80056b6 <_scanf_float+0x66>
 80056e4:	a101      	add	r1, pc, #4	@ (adr r1, 80056ec <_scanf_float+0x9c>)
 80056e6:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80056ea:	bf00      	nop
 80056ec:	08005835 	.word	0x08005835
 80056f0:	080056b7 	.word	0x080056b7
 80056f4:	080056b7 	.word	0x080056b7
 80056f8:	080056b7 	.word	0x080056b7
 80056fc:	08005891 	.word	0x08005891
 8005700:	0800586b 	.word	0x0800586b
 8005704:	080056b7 	.word	0x080056b7
 8005708:	080056b7 	.word	0x080056b7
 800570c:	08005843 	.word	0x08005843
 8005710:	080056b7 	.word	0x080056b7
 8005714:	080056b7 	.word	0x080056b7
 8005718:	080056b7 	.word	0x080056b7
 800571c:	080056b7 	.word	0x080056b7
 8005720:	080057ff 	.word	0x080057ff
 8005724:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8005728:	e7da      	b.n	80056e0 <_scanf_float+0x90>
 800572a:	290e      	cmp	r1, #14
 800572c:	d8c3      	bhi.n	80056b6 <_scanf_float+0x66>
 800572e:	a001      	add	r0, pc, #4	@ (adr r0, 8005734 <_scanf_float+0xe4>)
 8005730:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8005734:	080057ef 	.word	0x080057ef
 8005738:	080056b7 	.word	0x080056b7
 800573c:	080057ef 	.word	0x080057ef
 8005740:	0800587f 	.word	0x0800587f
 8005744:	080056b7 	.word	0x080056b7
 8005748:	08005791 	.word	0x08005791
 800574c:	080057d5 	.word	0x080057d5
 8005750:	080057d5 	.word	0x080057d5
 8005754:	080057d5 	.word	0x080057d5
 8005758:	080057d5 	.word	0x080057d5
 800575c:	080057d5 	.word	0x080057d5
 8005760:	080057d5 	.word	0x080057d5
 8005764:	080057d5 	.word	0x080057d5
 8005768:	080057d5 	.word	0x080057d5
 800576c:	080057d5 	.word	0x080057d5
 8005770:	2b6e      	cmp	r3, #110	@ 0x6e
 8005772:	d809      	bhi.n	8005788 <_scanf_float+0x138>
 8005774:	2b60      	cmp	r3, #96	@ 0x60
 8005776:	d8b1      	bhi.n	80056dc <_scanf_float+0x8c>
 8005778:	2b54      	cmp	r3, #84	@ 0x54
 800577a:	d07b      	beq.n	8005874 <_scanf_float+0x224>
 800577c:	2b59      	cmp	r3, #89	@ 0x59
 800577e:	d19a      	bne.n	80056b6 <_scanf_float+0x66>
 8005780:	2d07      	cmp	r5, #7
 8005782:	d198      	bne.n	80056b6 <_scanf_float+0x66>
 8005784:	2508      	movs	r5, #8
 8005786:	e02f      	b.n	80057e8 <_scanf_float+0x198>
 8005788:	2b74      	cmp	r3, #116	@ 0x74
 800578a:	d073      	beq.n	8005874 <_scanf_float+0x224>
 800578c:	2b79      	cmp	r3, #121	@ 0x79
 800578e:	e7f6      	b.n	800577e <_scanf_float+0x12e>
 8005790:	6821      	ldr	r1, [r4, #0]
 8005792:	05c8      	lsls	r0, r1, #23
 8005794:	d51e      	bpl.n	80057d4 <_scanf_float+0x184>
 8005796:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800579a:	6021      	str	r1, [r4, #0]
 800579c:	3701      	adds	r7, #1
 800579e:	f1bb 0f00 	cmp.w	fp, #0
 80057a2:	d003      	beq.n	80057ac <_scanf_float+0x15c>
 80057a4:	3201      	adds	r2, #1
 80057a6:	f10b 3bff 	add.w	fp, fp, #4294967295
 80057aa:	60a2      	str	r2, [r4, #8]
 80057ac:	68a3      	ldr	r3, [r4, #8]
 80057ae:	3b01      	subs	r3, #1
 80057b0:	60a3      	str	r3, [r4, #8]
 80057b2:	6923      	ldr	r3, [r4, #16]
 80057b4:	3301      	adds	r3, #1
 80057b6:	6123      	str	r3, [r4, #16]
 80057b8:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80057bc:	3b01      	subs	r3, #1
 80057be:	2b00      	cmp	r3, #0
 80057c0:	f8c9 3004 	str.w	r3, [r9, #4]
 80057c4:	f340 8082 	ble.w	80058cc <_scanf_float+0x27c>
 80057c8:	f8d9 3000 	ldr.w	r3, [r9]
 80057cc:	3301      	adds	r3, #1
 80057ce:	f8c9 3000 	str.w	r3, [r9]
 80057d2:	e762      	b.n	800569a <_scanf_float+0x4a>
 80057d4:	eb1a 0105 	adds.w	r1, sl, r5
 80057d8:	f47f af6d 	bne.w	80056b6 <_scanf_float+0x66>
 80057dc:	6822      	ldr	r2, [r4, #0]
 80057de:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80057e2:	6022      	str	r2, [r4, #0]
 80057e4:	460d      	mov	r5, r1
 80057e6:	468a      	mov	sl, r1
 80057e8:	f806 3b01 	strb.w	r3, [r6], #1
 80057ec:	e7de      	b.n	80057ac <_scanf_float+0x15c>
 80057ee:	6822      	ldr	r2, [r4, #0]
 80057f0:	0610      	lsls	r0, r2, #24
 80057f2:	f57f af60 	bpl.w	80056b6 <_scanf_float+0x66>
 80057f6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80057fa:	6022      	str	r2, [r4, #0]
 80057fc:	e7f4      	b.n	80057e8 <_scanf_float+0x198>
 80057fe:	f1ba 0f00 	cmp.w	sl, #0
 8005802:	d10c      	bne.n	800581e <_scanf_float+0x1ce>
 8005804:	b977      	cbnz	r7, 8005824 <_scanf_float+0x1d4>
 8005806:	6822      	ldr	r2, [r4, #0]
 8005808:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800580c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8005810:	d108      	bne.n	8005824 <_scanf_float+0x1d4>
 8005812:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8005816:	6022      	str	r2, [r4, #0]
 8005818:	f04f 0a01 	mov.w	sl, #1
 800581c:	e7e4      	b.n	80057e8 <_scanf_float+0x198>
 800581e:	f1ba 0f02 	cmp.w	sl, #2
 8005822:	d050      	beq.n	80058c6 <_scanf_float+0x276>
 8005824:	2d01      	cmp	r5, #1
 8005826:	d002      	beq.n	800582e <_scanf_float+0x1de>
 8005828:	2d04      	cmp	r5, #4
 800582a:	f47f af44 	bne.w	80056b6 <_scanf_float+0x66>
 800582e:	3501      	adds	r5, #1
 8005830:	b2ed      	uxtb	r5, r5
 8005832:	e7d9      	b.n	80057e8 <_scanf_float+0x198>
 8005834:	f1ba 0f01 	cmp.w	sl, #1
 8005838:	f47f af3d 	bne.w	80056b6 <_scanf_float+0x66>
 800583c:	f04f 0a02 	mov.w	sl, #2
 8005840:	e7d2      	b.n	80057e8 <_scanf_float+0x198>
 8005842:	b975      	cbnz	r5, 8005862 <_scanf_float+0x212>
 8005844:	2f00      	cmp	r7, #0
 8005846:	f47f af37 	bne.w	80056b8 <_scanf_float+0x68>
 800584a:	6822      	ldr	r2, [r4, #0]
 800584c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8005850:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8005854:	f040 8103 	bne.w	8005a5e <_scanf_float+0x40e>
 8005858:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800585c:	6022      	str	r2, [r4, #0]
 800585e:	2501      	movs	r5, #1
 8005860:	e7c2      	b.n	80057e8 <_scanf_float+0x198>
 8005862:	2d03      	cmp	r5, #3
 8005864:	d0e3      	beq.n	800582e <_scanf_float+0x1de>
 8005866:	2d05      	cmp	r5, #5
 8005868:	e7df      	b.n	800582a <_scanf_float+0x1da>
 800586a:	2d02      	cmp	r5, #2
 800586c:	f47f af23 	bne.w	80056b6 <_scanf_float+0x66>
 8005870:	2503      	movs	r5, #3
 8005872:	e7b9      	b.n	80057e8 <_scanf_float+0x198>
 8005874:	2d06      	cmp	r5, #6
 8005876:	f47f af1e 	bne.w	80056b6 <_scanf_float+0x66>
 800587a:	2507      	movs	r5, #7
 800587c:	e7b4      	b.n	80057e8 <_scanf_float+0x198>
 800587e:	6822      	ldr	r2, [r4, #0]
 8005880:	0591      	lsls	r1, r2, #22
 8005882:	f57f af18 	bpl.w	80056b6 <_scanf_float+0x66>
 8005886:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800588a:	6022      	str	r2, [r4, #0]
 800588c:	9702      	str	r7, [sp, #8]
 800588e:	e7ab      	b.n	80057e8 <_scanf_float+0x198>
 8005890:	6822      	ldr	r2, [r4, #0]
 8005892:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8005896:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800589a:	d005      	beq.n	80058a8 <_scanf_float+0x258>
 800589c:	0550      	lsls	r0, r2, #21
 800589e:	f57f af0a 	bpl.w	80056b6 <_scanf_float+0x66>
 80058a2:	2f00      	cmp	r7, #0
 80058a4:	f000 80db 	beq.w	8005a5e <_scanf_float+0x40e>
 80058a8:	0591      	lsls	r1, r2, #22
 80058aa:	bf58      	it	pl
 80058ac:	9902      	ldrpl	r1, [sp, #8]
 80058ae:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80058b2:	bf58      	it	pl
 80058b4:	1a79      	subpl	r1, r7, r1
 80058b6:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 80058ba:	bf58      	it	pl
 80058bc:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80058c0:	6022      	str	r2, [r4, #0]
 80058c2:	2700      	movs	r7, #0
 80058c4:	e790      	b.n	80057e8 <_scanf_float+0x198>
 80058c6:	f04f 0a03 	mov.w	sl, #3
 80058ca:	e78d      	b.n	80057e8 <_scanf_float+0x198>
 80058cc:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80058d0:	4649      	mov	r1, r9
 80058d2:	4640      	mov	r0, r8
 80058d4:	4798      	blx	r3
 80058d6:	2800      	cmp	r0, #0
 80058d8:	f43f aedf 	beq.w	800569a <_scanf_float+0x4a>
 80058dc:	e6eb      	b.n	80056b6 <_scanf_float+0x66>
 80058de:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80058e2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80058e6:	464a      	mov	r2, r9
 80058e8:	4640      	mov	r0, r8
 80058ea:	4798      	blx	r3
 80058ec:	6923      	ldr	r3, [r4, #16]
 80058ee:	3b01      	subs	r3, #1
 80058f0:	6123      	str	r3, [r4, #16]
 80058f2:	e6eb      	b.n	80056cc <_scanf_float+0x7c>
 80058f4:	1e6b      	subs	r3, r5, #1
 80058f6:	2b06      	cmp	r3, #6
 80058f8:	d824      	bhi.n	8005944 <_scanf_float+0x2f4>
 80058fa:	2d02      	cmp	r5, #2
 80058fc:	d836      	bhi.n	800596c <_scanf_float+0x31c>
 80058fe:	9b01      	ldr	r3, [sp, #4]
 8005900:	429e      	cmp	r6, r3
 8005902:	f67f aee7 	bls.w	80056d4 <_scanf_float+0x84>
 8005906:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800590a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800590e:	464a      	mov	r2, r9
 8005910:	4640      	mov	r0, r8
 8005912:	4798      	blx	r3
 8005914:	6923      	ldr	r3, [r4, #16]
 8005916:	3b01      	subs	r3, #1
 8005918:	6123      	str	r3, [r4, #16]
 800591a:	e7f0      	b.n	80058fe <_scanf_float+0x2ae>
 800591c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005920:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8005924:	464a      	mov	r2, r9
 8005926:	4640      	mov	r0, r8
 8005928:	4798      	blx	r3
 800592a:	6923      	ldr	r3, [r4, #16]
 800592c:	3b01      	subs	r3, #1
 800592e:	6123      	str	r3, [r4, #16]
 8005930:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005934:	fa5f fa8a 	uxtb.w	sl, sl
 8005938:	f1ba 0f02 	cmp.w	sl, #2
 800593c:	d1ee      	bne.n	800591c <_scanf_float+0x2cc>
 800593e:	3d03      	subs	r5, #3
 8005940:	b2ed      	uxtb	r5, r5
 8005942:	1b76      	subs	r6, r6, r5
 8005944:	6823      	ldr	r3, [r4, #0]
 8005946:	05da      	lsls	r2, r3, #23
 8005948:	d530      	bpl.n	80059ac <_scanf_float+0x35c>
 800594a:	055b      	lsls	r3, r3, #21
 800594c:	d511      	bpl.n	8005972 <_scanf_float+0x322>
 800594e:	9b01      	ldr	r3, [sp, #4]
 8005950:	429e      	cmp	r6, r3
 8005952:	f67f aebf 	bls.w	80056d4 <_scanf_float+0x84>
 8005956:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800595a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800595e:	464a      	mov	r2, r9
 8005960:	4640      	mov	r0, r8
 8005962:	4798      	blx	r3
 8005964:	6923      	ldr	r3, [r4, #16]
 8005966:	3b01      	subs	r3, #1
 8005968:	6123      	str	r3, [r4, #16]
 800596a:	e7f0      	b.n	800594e <_scanf_float+0x2fe>
 800596c:	46aa      	mov	sl, r5
 800596e:	46b3      	mov	fp, r6
 8005970:	e7de      	b.n	8005930 <_scanf_float+0x2e0>
 8005972:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8005976:	6923      	ldr	r3, [r4, #16]
 8005978:	2965      	cmp	r1, #101	@ 0x65
 800597a:	f103 33ff 	add.w	r3, r3, #4294967295
 800597e:	f106 35ff 	add.w	r5, r6, #4294967295
 8005982:	6123      	str	r3, [r4, #16]
 8005984:	d00c      	beq.n	80059a0 <_scanf_float+0x350>
 8005986:	2945      	cmp	r1, #69	@ 0x45
 8005988:	d00a      	beq.n	80059a0 <_scanf_float+0x350>
 800598a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800598e:	464a      	mov	r2, r9
 8005990:	4640      	mov	r0, r8
 8005992:	4798      	blx	r3
 8005994:	6923      	ldr	r3, [r4, #16]
 8005996:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800599a:	3b01      	subs	r3, #1
 800599c:	1eb5      	subs	r5, r6, #2
 800599e:	6123      	str	r3, [r4, #16]
 80059a0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80059a4:	464a      	mov	r2, r9
 80059a6:	4640      	mov	r0, r8
 80059a8:	4798      	blx	r3
 80059aa:	462e      	mov	r6, r5
 80059ac:	6822      	ldr	r2, [r4, #0]
 80059ae:	f012 0210 	ands.w	r2, r2, #16
 80059b2:	d001      	beq.n	80059b8 <_scanf_float+0x368>
 80059b4:	2000      	movs	r0, #0
 80059b6:	e68e      	b.n	80056d6 <_scanf_float+0x86>
 80059b8:	7032      	strb	r2, [r6, #0]
 80059ba:	6823      	ldr	r3, [r4, #0]
 80059bc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80059c0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80059c4:	d125      	bne.n	8005a12 <_scanf_float+0x3c2>
 80059c6:	9b02      	ldr	r3, [sp, #8]
 80059c8:	429f      	cmp	r7, r3
 80059ca:	d00a      	beq.n	80059e2 <_scanf_float+0x392>
 80059cc:	1bda      	subs	r2, r3, r7
 80059ce:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 80059d2:	429e      	cmp	r6, r3
 80059d4:	bf28      	it	cs
 80059d6:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 80059da:	4922      	ldr	r1, [pc, #136]	@ (8005a64 <_scanf_float+0x414>)
 80059dc:	4630      	mov	r0, r6
 80059de:	f000 f919 	bl	8005c14 <siprintf>
 80059e2:	9901      	ldr	r1, [sp, #4]
 80059e4:	2200      	movs	r2, #0
 80059e6:	4640      	mov	r0, r8
 80059e8:	f002 fc06 	bl	80081f8 <_strtod_r>
 80059ec:	9b03      	ldr	r3, [sp, #12]
 80059ee:	6821      	ldr	r1, [r4, #0]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	f011 0f02 	tst.w	r1, #2
 80059f6:	ec57 6b10 	vmov	r6, r7, d0
 80059fa:	f103 0204 	add.w	r2, r3, #4
 80059fe:	d015      	beq.n	8005a2c <_scanf_float+0x3dc>
 8005a00:	9903      	ldr	r1, [sp, #12]
 8005a02:	600a      	str	r2, [r1, #0]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	e9c3 6700 	strd	r6, r7, [r3]
 8005a0a:	68e3      	ldr	r3, [r4, #12]
 8005a0c:	3301      	adds	r3, #1
 8005a0e:	60e3      	str	r3, [r4, #12]
 8005a10:	e7d0      	b.n	80059b4 <_scanf_float+0x364>
 8005a12:	9b04      	ldr	r3, [sp, #16]
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d0e4      	beq.n	80059e2 <_scanf_float+0x392>
 8005a18:	9905      	ldr	r1, [sp, #20]
 8005a1a:	230a      	movs	r3, #10
 8005a1c:	3101      	adds	r1, #1
 8005a1e:	4640      	mov	r0, r8
 8005a20:	f002 fc6a 	bl	80082f8 <_strtol_r>
 8005a24:	9b04      	ldr	r3, [sp, #16]
 8005a26:	9e05      	ldr	r6, [sp, #20]
 8005a28:	1ac2      	subs	r2, r0, r3
 8005a2a:	e7d0      	b.n	80059ce <_scanf_float+0x37e>
 8005a2c:	f011 0f04 	tst.w	r1, #4
 8005a30:	9903      	ldr	r1, [sp, #12]
 8005a32:	600a      	str	r2, [r1, #0]
 8005a34:	d1e6      	bne.n	8005a04 <_scanf_float+0x3b4>
 8005a36:	681d      	ldr	r5, [r3, #0]
 8005a38:	4632      	mov	r2, r6
 8005a3a:	463b      	mov	r3, r7
 8005a3c:	4630      	mov	r0, r6
 8005a3e:	4639      	mov	r1, r7
 8005a40:	f7fb f874 	bl	8000b2c <__aeabi_dcmpun>
 8005a44:	b128      	cbz	r0, 8005a52 <_scanf_float+0x402>
 8005a46:	4808      	ldr	r0, [pc, #32]	@ (8005a68 <_scanf_float+0x418>)
 8005a48:	f000 f9ca 	bl	8005de0 <nanf>
 8005a4c:	ed85 0a00 	vstr	s0, [r5]
 8005a50:	e7db      	b.n	8005a0a <_scanf_float+0x3ba>
 8005a52:	4630      	mov	r0, r6
 8005a54:	4639      	mov	r1, r7
 8005a56:	f7fb f8c7 	bl	8000be8 <__aeabi_d2f>
 8005a5a:	6028      	str	r0, [r5, #0]
 8005a5c:	e7d5      	b.n	8005a0a <_scanf_float+0x3ba>
 8005a5e:	2700      	movs	r7, #0
 8005a60:	e62e      	b.n	80056c0 <_scanf_float+0x70>
 8005a62:	bf00      	nop
 8005a64:	08009544 	.word	0x08009544
 8005a68:	08009685 	.word	0x08009685

08005a6c <std>:
 8005a6c:	2300      	movs	r3, #0
 8005a6e:	b510      	push	{r4, lr}
 8005a70:	4604      	mov	r4, r0
 8005a72:	e9c0 3300 	strd	r3, r3, [r0]
 8005a76:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005a7a:	6083      	str	r3, [r0, #8]
 8005a7c:	8181      	strh	r1, [r0, #12]
 8005a7e:	6643      	str	r3, [r0, #100]	@ 0x64
 8005a80:	81c2      	strh	r2, [r0, #14]
 8005a82:	6183      	str	r3, [r0, #24]
 8005a84:	4619      	mov	r1, r3
 8005a86:	2208      	movs	r2, #8
 8005a88:	305c      	adds	r0, #92	@ 0x5c
 8005a8a:	f000 f928 	bl	8005cde <memset>
 8005a8e:	4b0d      	ldr	r3, [pc, #52]	@ (8005ac4 <std+0x58>)
 8005a90:	6263      	str	r3, [r4, #36]	@ 0x24
 8005a92:	4b0d      	ldr	r3, [pc, #52]	@ (8005ac8 <std+0x5c>)
 8005a94:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005a96:	4b0d      	ldr	r3, [pc, #52]	@ (8005acc <std+0x60>)
 8005a98:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005a9a:	4b0d      	ldr	r3, [pc, #52]	@ (8005ad0 <std+0x64>)
 8005a9c:	6323      	str	r3, [r4, #48]	@ 0x30
 8005a9e:	4b0d      	ldr	r3, [pc, #52]	@ (8005ad4 <std+0x68>)
 8005aa0:	6224      	str	r4, [r4, #32]
 8005aa2:	429c      	cmp	r4, r3
 8005aa4:	d006      	beq.n	8005ab4 <std+0x48>
 8005aa6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005aaa:	4294      	cmp	r4, r2
 8005aac:	d002      	beq.n	8005ab4 <std+0x48>
 8005aae:	33d0      	adds	r3, #208	@ 0xd0
 8005ab0:	429c      	cmp	r4, r3
 8005ab2:	d105      	bne.n	8005ac0 <std+0x54>
 8005ab4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005ab8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005abc:	f000 b98c 	b.w	8005dd8 <__retarget_lock_init_recursive>
 8005ac0:	bd10      	pop	{r4, pc}
 8005ac2:	bf00      	nop
 8005ac4:	08005c59 	.word	0x08005c59
 8005ac8:	08005c7b 	.word	0x08005c7b
 8005acc:	08005cb3 	.word	0x08005cb3
 8005ad0:	08005cd7 	.word	0x08005cd7
 8005ad4:	200002e4 	.word	0x200002e4

08005ad8 <stdio_exit_handler>:
 8005ad8:	4a02      	ldr	r2, [pc, #8]	@ (8005ae4 <stdio_exit_handler+0xc>)
 8005ada:	4903      	ldr	r1, [pc, #12]	@ (8005ae8 <stdio_exit_handler+0x10>)
 8005adc:	4803      	ldr	r0, [pc, #12]	@ (8005aec <stdio_exit_handler+0x14>)
 8005ade:	f000 b869 	b.w	8005bb4 <_fwalk_sglue>
 8005ae2:	bf00      	nop
 8005ae4:	2000000c 	.word	0x2000000c
 8005ae8:	08008939 	.word	0x08008939
 8005aec:	2000001c 	.word	0x2000001c

08005af0 <cleanup_stdio>:
 8005af0:	6841      	ldr	r1, [r0, #4]
 8005af2:	4b0c      	ldr	r3, [pc, #48]	@ (8005b24 <cleanup_stdio+0x34>)
 8005af4:	4299      	cmp	r1, r3
 8005af6:	b510      	push	{r4, lr}
 8005af8:	4604      	mov	r4, r0
 8005afa:	d001      	beq.n	8005b00 <cleanup_stdio+0x10>
 8005afc:	f002 ff1c 	bl	8008938 <_fflush_r>
 8005b00:	68a1      	ldr	r1, [r4, #8]
 8005b02:	4b09      	ldr	r3, [pc, #36]	@ (8005b28 <cleanup_stdio+0x38>)
 8005b04:	4299      	cmp	r1, r3
 8005b06:	d002      	beq.n	8005b0e <cleanup_stdio+0x1e>
 8005b08:	4620      	mov	r0, r4
 8005b0a:	f002 ff15 	bl	8008938 <_fflush_r>
 8005b0e:	68e1      	ldr	r1, [r4, #12]
 8005b10:	4b06      	ldr	r3, [pc, #24]	@ (8005b2c <cleanup_stdio+0x3c>)
 8005b12:	4299      	cmp	r1, r3
 8005b14:	d004      	beq.n	8005b20 <cleanup_stdio+0x30>
 8005b16:	4620      	mov	r0, r4
 8005b18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005b1c:	f002 bf0c 	b.w	8008938 <_fflush_r>
 8005b20:	bd10      	pop	{r4, pc}
 8005b22:	bf00      	nop
 8005b24:	200002e4 	.word	0x200002e4
 8005b28:	2000034c 	.word	0x2000034c
 8005b2c:	200003b4 	.word	0x200003b4

08005b30 <global_stdio_init.part.0>:
 8005b30:	b510      	push	{r4, lr}
 8005b32:	4b0b      	ldr	r3, [pc, #44]	@ (8005b60 <global_stdio_init.part.0+0x30>)
 8005b34:	4c0b      	ldr	r4, [pc, #44]	@ (8005b64 <global_stdio_init.part.0+0x34>)
 8005b36:	4a0c      	ldr	r2, [pc, #48]	@ (8005b68 <global_stdio_init.part.0+0x38>)
 8005b38:	601a      	str	r2, [r3, #0]
 8005b3a:	4620      	mov	r0, r4
 8005b3c:	2200      	movs	r2, #0
 8005b3e:	2104      	movs	r1, #4
 8005b40:	f7ff ff94 	bl	8005a6c <std>
 8005b44:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005b48:	2201      	movs	r2, #1
 8005b4a:	2109      	movs	r1, #9
 8005b4c:	f7ff ff8e 	bl	8005a6c <std>
 8005b50:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005b54:	2202      	movs	r2, #2
 8005b56:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005b5a:	2112      	movs	r1, #18
 8005b5c:	f7ff bf86 	b.w	8005a6c <std>
 8005b60:	2000041c 	.word	0x2000041c
 8005b64:	200002e4 	.word	0x200002e4
 8005b68:	08005ad9 	.word	0x08005ad9

08005b6c <__sfp_lock_acquire>:
 8005b6c:	4801      	ldr	r0, [pc, #4]	@ (8005b74 <__sfp_lock_acquire+0x8>)
 8005b6e:	f000 b934 	b.w	8005dda <__retarget_lock_acquire_recursive>
 8005b72:	bf00      	nop
 8005b74:	20000425 	.word	0x20000425

08005b78 <__sfp_lock_release>:
 8005b78:	4801      	ldr	r0, [pc, #4]	@ (8005b80 <__sfp_lock_release+0x8>)
 8005b7a:	f000 b92f 	b.w	8005ddc <__retarget_lock_release_recursive>
 8005b7e:	bf00      	nop
 8005b80:	20000425 	.word	0x20000425

08005b84 <__sinit>:
 8005b84:	b510      	push	{r4, lr}
 8005b86:	4604      	mov	r4, r0
 8005b88:	f7ff fff0 	bl	8005b6c <__sfp_lock_acquire>
 8005b8c:	6a23      	ldr	r3, [r4, #32]
 8005b8e:	b11b      	cbz	r3, 8005b98 <__sinit+0x14>
 8005b90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005b94:	f7ff bff0 	b.w	8005b78 <__sfp_lock_release>
 8005b98:	4b04      	ldr	r3, [pc, #16]	@ (8005bac <__sinit+0x28>)
 8005b9a:	6223      	str	r3, [r4, #32]
 8005b9c:	4b04      	ldr	r3, [pc, #16]	@ (8005bb0 <__sinit+0x2c>)
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d1f5      	bne.n	8005b90 <__sinit+0xc>
 8005ba4:	f7ff ffc4 	bl	8005b30 <global_stdio_init.part.0>
 8005ba8:	e7f2      	b.n	8005b90 <__sinit+0xc>
 8005baa:	bf00      	nop
 8005bac:	08005af1 	.word	0x08005af1
 8005bb0:	2000041c 	.word	0x2000041c

08005bb4 <_fwalk_sglue>:
 8005bb4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005bb8:	4607      	mov	r7, r0
 8005bba:	4688      	mov	r8, r1
 8005bbc:	4614      	mov	r4, r2
 8005bbe:	2600      	movs	r6, #0
 8005bc0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005bc4:	f1b9 0901 	subs.w	r9, r9, #1
 8005bc8:	d505      	bpl.n	8005bd6 <_fwalk_sglue+0x22>
 8005bca:	6824      	ldr	r4, [r4, #0]
 8005bcc:	2c00      	cmp	r4, #0
 8005bce:	d1f7      	bne.n	8005bc0 <_fwalk_sglue+0xc>
 8005bd0:	4630      	mov	r0, r6
 8005bd2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005bd6:	89ab      	ldrh	r3, [r5, #12]
 8005bd8:	2b01      	cmp	r3, #1
 8005bda:	d907      	bls.n	8005bec <_fwalk_sglue+0x38>
 8005bdc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005be0:	3301      	adds	r3, #1
 8005be2:	d003      	beq.n	8005bec <_fwalk_sglue+0x38>
 8005be4:	4629      	mov	r1, r5
 8005be6:	4638      	mov	r0, r7
 8005be8:	47c0      	blx	r8
 8005bea:	4306      	orrs	r6, r0
 8005bec:	3568      	adds	r5, #104	@ 0x68
 8005bee:	e7e9      	b.n	8005bc4 <_fwalk_sglue+0x10>

08005bf0 <iprintf>:
 8005bf0:	b40f      	push	{r0, r1, r2, r3}
 8005bf2:	b507      	push	{r0, r1, r2, lr}
 8005bf4:	4906      	ldr	r1, [pc, #24]	@ (8005c10 <iprintf+0x20>)
 8005bf6:	ab04      	add	r3, sp, #16
 8005bf8:	6808      	ldr	r0, [r1, #0]
 8005bfa:	f853 2b04 	ldr.w	r2, [r3], #4
 8005bfe:	6881      	ldr	r1, [r0, #8]
 8005c00:	9301      	str	r3, [sp, #4]
 8005c02:	f002 fcfd 	bl	8008600 <_vfiprintf_r>
 8005c06:	b003      	add	sp, #12
 8005c08:	f85d eb04 	ldr.w	lr, [sp], #4
 8005c0c:	b004      	add	sp, #16
 8005c0e:	4770      	bx	lr
 8005c10:	20000018 	.word	0x20000018

08005c14 <siprintf>:
 8005c14:	b40e      	push	{r1, r2, r3}
 8005c16:	b510      	push	{r4, lr}
 8005c18:	b09d      	sub	sp, #116	@ 0x74
 8005c1a:	ab1f      	add	r3, sp, #124	@ 0x7c
 8005c1c:	9002      	str	r0, [sp, #8]
 8005c1e:	9006      	str	r0, [sp, #24]
 8005c20:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005c24:	480a      	ldr	r0, [pc, #40]	@ (8005c50 <siprintf+0x3c>)
 8005c26:	9107      	str	r1, [sp, #28]
 8005c28:	9104      	str	r1, [sp, #16]
 8005c2a:	490a      	ldr	r1, [pc, #40]	@ (8005c54 <siprintf+0x40>)
 8005c2c:	f853 2b04 	ldr.w	r2, [r3], #4
 8005c30:	9105      	str	r1, [sp, #20]
 8005c32:	2400      	movs	r4, #0
 8005c34:	a902      	add	r1, sp, #8
 8005c36:	6800      	ldr	r0, [r0, #0]
 8005c38:	9301      	str	r3, [sp, #4]
 8005c3a:	941b      	str	r4, [sp, #108]	@ 0x6c
 8005c3c:	f002 fbba 	bl	80083b4 <_svfiprintf_r>
 8005c40:	9b02      	ldr	r3, [sp, #8]
 8005c42:	701c      	strb	r4, [r3, #0]
 8005c44:	b01d      	add	sp, #116	@ 0x74
 8005c46:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005c4a:	b003      	add	sp, #12
 8005c4c:	4770      	bx	lr
 8005c4e:	bf00      	nop
 8005c50:	20000018 	.word	0x20000018
 8005c54:	ffff0208 	.word	0xffff0208

08005c58 <__sread>:
 8005c58:	b510      	push	{r4, lr}
 8005c5a:	460c      	mov	r4, r1
 8005c5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c60:	f000 f86c 	bl	8005d3c <_read_r>
 8005c64:	2800      	cmp	r0, #0
 8005c66:	bfab      	itete	ge
 8005c68:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005c6a:	89a3      	ldrhlt	r3, [r4, #12]
 8005c6c:	181b      	addge	r3, r3, r0
 8005c6e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005c72:	bfac      	ite	ge
 8005c74:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005c76:	81a3      	strhlt	r3, [r4, #12]
 8005c78:	bd10      	pop	{r4, pc}

08005c7a <__swrite>:
 8005c7a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c7e:	461f      	mov	r7, r3
 8005c80:	898b      	ldrh	r3, [r1, #12]
 8005c82:	05db      	lsls	r3, r3, #23
 8005c84:	4605      	mov	r5, r0
 8005c86:	460c      	mov	r4, r1
 8005c88:	4616      	mov	r6, r2
 8005c8a:	d505      	bpl.n	8005c98 <__swrite+0x1e>
 8005c8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c90:	2302      	movs	r3, #2
 8005c92:	2200      	movs	r2, #0
 8005c94:	f000 f840 	bl	8005d18 <_lseek_r>
 8005c98:	89a3      	ldrh	r3, [r4, #12]
 8005c9a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005c9e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005ca2:	81a3      	strh	r3, [r4, #12]
 8005ca4:	4632      	mov	r2, r6
 8005ca6:	463b      	mov	r3, r7
 8005ca8:	4628      	mov	r0, r5
 8005caa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005cae:	f000 b857 	b.w	8005d60 <_write_r>

08005cb2 <__sseek>:
 8005cb2:	b510      	push	{r4, lr}
 8005cb4:	460c      	mov	r4, r1
 8005cb6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005cba:	f000 f82d 	bl	8005d18 <_lseek_r>
 8005cbe:	1c43      	adds	r3, r0, #1
 8005cc0:	89a3      	ldrh	r3, [r4, #12]
 8005cc2:	bf15      	itete	ne
 8005cc4:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005cc6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005cca:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005cce:	81a3      	strheq	r3, [r4, #12]
 8005cd0:	bf18      	it	ne
 8005cd2:	81a3      	strhne	r3, [r4, #12]
 8005cd4:	bd10      	pop	{r4, pc}

08005cd6 <__sclose>:
 8005cd6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005cda:	f000 b80d 	b.w	8005cf8 <_close_r>

08005cde <memset>:
 8005cde:	4402      	add	r2, r0
 8005ce0:	4603      	mov	r3, r0
 8005ce2:	4293      	cmp	r3, r2
 8005ce4:	d100      	bne.n	8005ce8 <memset+0xa>
 8005ce6:	4770      	bx	lr
 8005ce8:	f803 1b01 	strb.w	r1, [r3], #1
 8005cec:	e7f9      	b.n	8005ce2 <memset+0x4>
	...

08005cf0 <_localeconv_r>:
 8005cf0:	4800      	ldr	r0, [pc, #0]	@ (8005cf4 <_localeconv_r+0x4>)
 8005cf2:	4770      	bx	lr
 8005cf4:	20000158 	.word	0x20000158

08005cf8 <_close_r>:
 8005cf8:	b538      	push	{r3, r4, r5, lr}
 8005cfa:	4d06      	ldr	r5, [pc, #24]	@ (8005d14 <_close_r+0x1c>)
 8005cfc:	2300      	movs	r3, #0
 8005cfe:	4604      	mov	r4, r0
 8005d00:	4608      	mov	r0, r1
 8005d02:	602b      	str	r3, [r5, #0]
 8005d04:	f7fb fd6d 	bl	80017e2 <_close>
 8005d08:	1c43      	adds	r3, r0, #1
 8005d0a:	d102      	bne.n	8005d12 <_close_r+0x1a>
 8005d0c:	682b      	ldr	r3, [r5, #0]
 8005d0e:	b103      	cbz	r3, 8005d12 <_close_r+0x1a>
 8005d10:	6023      	str	r3, [r4, #0]
 8005d12:	bd38      	pop	{r3, r4, r5, pc}
 8005d14:	20000420 	.word	0x20000420

08005d18 <_lseek_r>:
 8005d18:	b538      	push	{r3, r4, r5, lr}
 8005d1a:	4d07      	ldr	r5, [pc, #28]	@ (8005d38 <_lseek_r+0x20>)
 8005d1c:	4604      	mov	r4, r0
 8005d1e:	4608      	mov	r0, r1
 8005d20:	4611      	mov	r1, r2
 8005d22:	2200      	movs	r2, #0
 8005d24:	602a      	str	r2, [r5, #0]
 8005d26:	461a      	mov	r2, r3
 8005d28:	f7fb fd82 	bl	8001830 <_lseek>
 8005d2c:	1c43      	adds	r3, r0, #1
 8005d2e:	d102      	bne.n	8005d36 <_lseek_r+0x1e>
 8005d30:	682b      	ldr	r3, [r5, #0]
 8005d32:	b103      	cbz	r3, 8005d36 <_lseek_r+0x1e>
 8005d34:	6023      	str	r3, [r4, #0]
 8005d36:	bd38      	pop	{r3, r4, r5, pc}
 8005d38:	20000420 	.word	0x20000420

08005d3c <_read_r>:
 8005d3c:	b538      	push	{r3, r4, r5, lr}
 8005d3e:	4d07      	ldr	r5, [pc, #28]	@ (8005d5c <_read_r+0x20>)
 8005d40:	4604      	mov	r4, r0
 8005d42:	4608      	mov	r0, r1
 8005d44:	4611      	mov	r1, r2
 8005d46:	2200      	movs	r2, #0
 8005d48:	602a      	str	r2, [r5, #0]
 8005d4a:	461a      	mov	r2, r3
 8005d4c:	f7fb fd10 	bl	8001770 <_read>
 8005d50:	1c43      	adds	r3, r0, #1
 8005d52:	d102      	bne.n	8005d5a <_read_r+0x1e>
 8005d54:	682b      	ldr	r3, [r5, #0]
 8005d56:	b103      	cbz	r3, 8005d5a <_read_r+0x1e>
 8005d58:	6023      	str	r3, [r4, #0]
 8005d5a:	bd38      	pop	{r3, r4, r5, pc}
 8005d5c:	20000420 	.word	0x20000420

08005d60 <_write_r>:
 8005d60:	b538      	push	{r3, r4, r5, lr}
 8005d62:	4d07      	ldr	r5, [pc, #28]	@ (8005d80 <_write_r+0x20>)
 8005d64:	4604      	mov	r4, r0
 8005d66:	4608      	mov	r0, r1
 8005d68:	4611      	mov	r1, r2
 8005d6a:	2200      	movs	r2, #0
 8005d6c:	602a      	str	r2, [r5, #0]
 8005d6e:	461a      	mov	r2, r3
 8005d70:	f7fb fd1b 	bl	80017aa <_write>
 8005d74:	1c43      	adds	r3, r0, #1
 8005d76:	d102      	bne.n	8005d7e <_write_r+0x1e>
 8005d78:	682b      	ldr	r3, [r5, #0]
 8005d7a:	b103      	cbz	r3, 8005d7e <_write_r+0x1e>
 8005d7c:	6023      	str	r3, [r4, #0]
 8005d7e:	bd38      	pop	{r3, r4, r5, pc}
 8005d80:	20000420 	.word	0x20000420

08005d84 <__errno>:
 8005d84:	4b01      	ldr	r3, [pc, #4]	@ (8005d8c <__errno+0x8>)
 8005d86:	6818      	ldr	r0, [r3, #0]
 8005d88:	4770      	bx	lr
 8005d8a:	bf00      	nop
 8005d8c:	20000018 	.word	0x20000018

08005d90 <__libc_init_array>:
 8005d90:	b570      	push	{r4, r5, r6, lr}
 8005d92:	4d0d      	ldr	r5, [pc, #52]	@ (8005dc8 <__libc_init_array+0x38>)
 8005d94:	4c0d      	ldr	r4, [pc, #52]	@ (8005dcc <__libc_init_array+0x3c>)
 8005d96:	1b64      	subs	r4, r4, r5
 8005d98:	10a4      	asrs	r4, r4, #2
 8005d9a:	2600      	movs	r6, #0
 8005d9c:	42a6      	cmp	r6, r4
 8005d9e:	d109      	bne.n	8005db4 <__libc_init_array+0x24>
 8005da0:	4d0b      	ldr	r5, [pc, #44]	@ (8005dd0 <__libc_init_array+0x40>)
 8005da2:	4c0c      	ldr	r4, [pc, #48]	@ (8005dd4 <__libc_init_array+0x44>)
 8005da4:	f003 fb7a 	bl	800949c <_init>
 8005da8:	1b64      	subs	r4, r4, r5
 8005daa:	10a4      	asrs	r4, r4, #2
 8005dac:	2600      	movs	r6, #0
 8005dae:	42a6      	cmp	r6, r4
 8005db0:	d105      	bne.n	8005dbe <__libc_init_array+0x2e>
 8005db2:	bd70      	pop	{r4, r5, r6, pc}
 8005db4:	f855 3b04 	ldr.w	r3, [r5], #4
 8005db8:	4798      	blx	r3
 8005dba:	3601      	adds	r6, #1
 8005dbc:	e7ee      	b.n	8005d9c <__libc_init_array+0xc>
 8005dbe:	f855 3b04 	ldr.w	r3, [r5], #4
 8005dc2:	4798      	blx	r3
 8005dc4:	3601      	adds	r6, #1
 8005dc6:	e7f2      	b.n	8005dae <__libc_init_array+0x1e>
 8005dc8:	08009944 	.word	0x08009944
 8005dcc:	08009944 	.word	0x08009944
 8005dd0:	08009944 	.word	0x08009944
 8005dd4:	08009948 	.word	0x08009948

08005dd8 <__retarget_lock_init_recursive>:
 8005dd8:	4770      	bx	lr

08005dda <__retarget_lock_acquire_recursive>:
 8005dda:	4770      	bx	lr

08005ddc <__retarget_lock_release_recursive>:
 8005ddc:	4770      	bx	lr
	...

08005de0 <nanf>:
 8005de0:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8005de8 <nanf+0x8>
 8005de4:	4770      	bx	lr
 8005de6:	bf00      	nop
 8005de8:	7fc00000 	.word	0x7fc00000

08005dec <quorem>:
 8005dec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005df0:	6903      	ldr	r3, [r0, #16]
 8005df2:	690c      	ldr	r4, [r1, #16]
 8005df4:	42a3      	cmp	r3, r4
 8005df6:	4607      	mov	r7, r0
 8005df8:	db7e      	blt.n	8005ef8 <quorem+0x10c>
 8005dfa:	3c01      	subs	r4, #1
 8005dfc:	f101 0814 	add.w	r8, r1, #20
 8005e00:	00a3      	lsls	r3, r4, #2
 8005e02:	f100 0514 	add.w	r5, r0, #20
 8005e06:	9300      	str	r3, [sp, #0]
 8005e08:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005e0c:	9301      	str	r3, [sp, #4]
 8005e0e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005e12:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005e16:	3301      	adds	r3, #1
 8005e18:	429a      	cmp	r2, r3
 8005e1a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005e1e:	fbb2 f6f3 	udiv	r6, r2, r3
 8005e22:	d32e      	bcc.n	8005e82 <quorem+0x96>
 8005e24:	f04f 0a00 	mov.w	sl, #0
 8005e28:	46c4      	mov	ip, r8
 8005e2a:	46ae      	mov	lr, r5
 8005e2c:	46d3      	mov	fp, sl
 8005e2e:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005e32:	b298      	uxth	r0, r3
 8005e34:	fb06 a000 	mla	r0, r6, r0, sl
 8005e38:	0c02      	lsrs	r2, r0, #16
 8005e3a:	0c1b      	lsrs	r3, r3, #16
 8005e3c:	fb06 2303 	mla	r3, r6, r3, r2
 8005e40:	f8de 2000 	ldr.w	r2, [lr]
 8005e44:	b280      	uxth	r0, r0
 8005e46:	b292      	uxth	r2, r2
 8005e48:	1a12      	subs	r2, r2, r0
 8005e4a:	445a      	add	r2, fp
 8005e4c:	f8de 0000 	ldr.w	r0, [lr]
 8005e50:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005e54:	b29b      	uxth	r3, r3
 8005e56:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005e5a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005e5e:	b292      	uxth	r2, r2
 8005e60:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005e64:	45e1      	cmp	r9, ip
 8005e66:	f84e 2b04 	str.w	r2, [lr], #4
 8005e6a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005e6e:	d2de      	bcs.n	8005e2e <quorem+0x42>
 8005e70:	9b00      	ldr	r3, [sp, #0]
 8005e72:	58eb      	ldr	r3, [r5, r3]
 8005e74:	b92b      	cbnz	r3, 8005e82 <quorem+0x96>
 8005e76:	9b01      	ldr	r3, [sp, #4]
 8005e78:	3b04      	subs	r3, #4
 8005e7a:	429d      	cmp	r5, r3
 8005e7c:	461a      	mov	r2, r3
 8005e7e:	d32f      	bcc.n	8005ee0 <quorem+0xf4>
 8005e80:	613c      	str	r4, [r7, #16]
 8005e82:	4638      	mov	r0, r7
 8005e84:	f001 f9c8 	bl	8007218 <__mcmp>
 8005e88:	2800      	cmp	r0, #0
 8005e8a:	db25      	blt.n	8005ed8 <quorem+0xec>
 8005e8c:	4629      	mov	r1, r5
 8005e8e:	2000      	movs	r0, #0
 8005e90:	f858 2b04 	ldr.w	r2, [r8], #4
 8005e94:	f8d1 c000 	ldr.w	ip, [r1]
 8005e98:	fa1f fe82 	uxth.w	lr, r2
 8005e9c:	fa1f f38c 	uxth.w	r3, ip
 8005ea0:	eba3 030e 	sub.w	r3, r3, lr
 8005ea4:	4403      	add	r3, r0
 8005ea6:	0c12      	lsrs	r2, r2, #16
 8005ea8:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005eac:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005eb0:	b29b      	uxth	r3, r3
 8005eb2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005eb6:	45c1      	cmp	r9, r8
 8005eb8:	f841 3b04 	str.w	r3, [r1], #4
 8005ebc:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005ec0:	d2e6      	bcs.n	8005e90 <quorem+0xa4>
 8005ec2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005ec6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005eca:	b922      	cbnz	r2, 8005ed6 <quorem+0xea>
 8005ecc:	3b04      	subs	r3, #4
 8005ece:	429d      	cmp	r5, r3
 8005ed0:	461a      	mov	r2, r3
 8005ed2:	d30b      	bcc.n	8005eec <quorem+0x100>
 8005ed4:	613c      	str	r4, [r7, #16]
 8005ed6:	3601      	adds	r6, #1
 8005ed8:	4630      	mov	r0, r6
 8005eda:	b003      	add	sp, #12
 8005edc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ee0:	6812      	ldr	r2, [r2, #0]
 8005ee2:	3b04      	subs	r3, #4
 8005ee4:	2a00      	cmp	r2, #0
 8005ee6:	d1cb      	bne.n	8005e80 <quorem+0x94>
 8005ee8:	3c01      	subs	r4, #1
 8005eea:	e7c6      	b.n	8005e7a <quorem+0x8e>
 8005eec:	6812      	ldr	r2, [r2, #0]
 8005eee:	3b04      	subs	r3, #4
 8005ef0:	2a00      	cmp	r2, #0
 8005ef2:	d1ef      	bne.n	8005ed4 <quorem+0xe8>
 8005ef4:	3c01      	subs	r4, #1
 8005ef6:	e7ea      	b.n	8005ece <quorem+0xe2>
 8005ef8:	2000      	movs	r0, #0
 8005efa:	e7ee      	b.n	8005eda <quorem+0xee>
 8005efc:	0000      	movs	r0, r0
	...

08005f00 <_dtoa_r>:
 8005f00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f04:	69c7      	ldr	r7, [r0, #28]
 8005f06:	b097      	sub	sp, #92	@ 0x5c
 8005f08:	ed8d 0b04 	vstr	d0, [sp, #16]
 8005f0c:	ec55 4b10 	vmov	r4, r5, d0
 8005f10:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8005f12:	9107      	str	r1, [sp, #28]
 8005f14:	4681      	mov	r9, r0
 8005f16:	920c      	str	r2, [sp, #48]	@ 0x30
 8005f18:	9311      	str	r3, [sp, #68]	@ 0x44
 8005f1a:	b97f      	cbnz	r7, 8005f3c <_dtoa_r+0x3c>
 8005f1c:	2010      	movs	r0, #16
 8005f1e:	f000 fe09 	bl	8006b34 <malloc>
 8005f22:	4602      	mov	r2, r0
 8005f24:	f8c9 001c 	str.w	r0, [r9, #28]
 8005f28:	b920      	cbnz	r0, 8005f34 <_dtoa_r+0x34>
 8005f2a:	4ba9      	ldr	r3, [pc, #676]	@ (80061d0 <_dtoa_r+0x2d0>)
 8005f2c:	21ef      	movs	r1, #239	@ 0xef
 8005f2e:	48a9      	ldr	r0, [pc, #676]	@ (80061d4 <_dtoa_r+0x2d4>)
 8005f30:	f002 fe12 	bl	8008b58 <__assert_func>
 8005f34:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005f38:	6007      	str	r7, [r0, #0]
 8005f3a:	60c7      	str	r7, [r0, #12]
 8005f3c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005f40:	6819      	ldr	r1, [r3, #0]
 8005f42:	b159      	cbz	r1, 8005f5c <_dtoa_r+0x5c>
 8005f44:	685a      	ldr	r2, [r3, #4]
 8005f46:	604a      	str	r2, [r1, #4]
 8005f48:	2301      	movs	r3, #1
 8005f4a:	4093      	lsls	r3, r2
 8005f4c:	608b      	str	r3, [r1, #8]
 8005f4e:	4648      	mov	r0, r9
 8005f50:	f000 fee6 	bl	8006d20 <_Bfree>
 8005f54:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005f58:	2200      	movs	r2, #0
 8005f5a:	601a      	str	r2, [r3, #0]
 8005f5c:	1e2b      	subs	r3, r5, #0
 8005f5e:	bfb9      	ittee	lt
 8005f60:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8005f64:	9305      	strlt	r3, [sp, #20]
 8005f66:	2300      	movge	r3, #0
 8005f68:	6033      	strge	r3, [r6, #0]
 8005f6a:	9f05      	ldr	r7, [sp, #20]
 8005f6c:	4b9a      	ldr	r3, [pc, #616]	@ (80061d8 <_dtoa_r+0x2d8>)
 8005f6e:	bfbc      	itt	lt
 8005f70:	2201      	movlt	r2, #1
 8005f72:	6032      	strlt	r2, [r6, #0]
 8005f74:	43bb      	bics	r3, r7
 8005f76:	d112      	bne.n	8005f9e <_dtoa_r+0x9e>
 8005f78:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8005f7a:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005f7e:	6013      	str	r3, [r2, #0]
 8005f80:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8005f84:	4323      	orrs	r3, r4
 8005f86:	f000 855a 	beq.w	8006a3e <_dtoa_r+0xb3e>
 8005f8a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005f8c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 80061ec <_dtoa_r+0x2ec>
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	f000 855c 	beq.w	8006a4e <_dtoa_r+0xb4e>
 8005f96:	f10a 0303 	add.w	r3, sl, #3
 8005f9a:	f000 bd56 	b.w	8006a4a <_dtoa_r+0xb4a>
 8005f9e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8005fa2:	2200      	movs	r2, #0
 8005fa4:	ec51 0b17 	vmov	r0, r1, d7
 8005fa8:	2300      	movs	r3, #0
 8005faa:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8005fae:	f7fa fd8b 	bl	8000ac8 <__aeabi_dcmpeq>
 8005fb2:	4680      	mov	r8, r0
 8005fb4:	b158      	cbz	r0, 8005fce <_dtoa_r+0xce>
 8005fb6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8005fb8:	2301      	movs	r3, #1
 8005fba:	6013      	str	r3, [r2, #0]
 8005fbc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005fbe:	b113      	cbz	r3, 8005fc6 <_dtoa_r+0xc6>
 8005fc0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8005fc2:	4b86      	ldr	r3, [pc, #536]	@ (80061dc <_dtoa_r+0x2dc>)
 8005fc4:	6013      	str	r3, [r2, #0]
 8005fc6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 80061f0 <_dtoa_r+0x2f0>
 8005fca:	f000 bd40 	b.w	8006a4e <_dtoa_r+0xb4e>
 8005fce:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8005fd2:	aa14      	add	r2, sp, #80	@ 0x50
 8005fd4:	a915      	add	r1, sp, #84	@ 0x54
 8005fd6:	4648      	mov	r0, r9
 8005fd8:	f001 fa3e 	bl	8007458 <__d2b>
 8005fdc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8005fe0:	9002      	str	r0, [sp, #8]
 8005fe2:	2e00      	cmp	r6, #0
 8005fe4:	d078      	beq.n	80060d8 <_dtoa_r+0x1d8>
 8005fe6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005fe8:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8005fec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005ff0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005ff4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005ff8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8005ffc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006000:	4619      	mov	r1, r3
 8006002:	2200      	movs	r2, #0
 8006004:	4b76      	ldr	r3, [pc, #472]	@ (80061e0 <_dtoa_r+0x2e0>)
 8006006:	f7fa f93f 	bl	8000288 <__aeabi_dsub>
 800600a:	a36b      	add	r3, pc, #428	@ (adr r3, 80061b8 <_dtoa_r+0x2b8>)
 800600c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006010:	f7fa faf2 	bl	80005f8 <__aeabi_dmul>
 8006014:	a36a      	add	r3, pc, #424	@ (adr r3, 80061c0 <_dtoa_r+0x2c0>)
 8006016:	e9d3 2300 	ldrd	r2, r3, [r3]
 800601a:	f7fa f937 	bl	800028c <__adddf3>
 800601e:	4604      	mov	r4, r0
 8006020:	4630      	mov	r0, r6
 8006022:	460d      	mov	r5, r1
 8006024:	f7fa fa7e 	bl	8000524 <__aeabi_i2d>
 8006028:	a367      	add	r3, pc, #412	@ (adr r3, 80061c8 <_dtoa_r+0x2c8>)
 800602a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800602e:	f7fa fae3 	bl	80005f8 <__aeabi_dmul>
 8006032:	4602      	mov	r2, r0
 8006034:	460b      	mov	r3, r1
 8006036:	4620      	mov	r0, r4
 8006038:	4629      	mov	r1, r5
 800603a:	f7fa f927 	bl	800028c <__adddf3>
 800603e:	4604      	mov	r4, r0
 8006040:	460d      	mov	r5, r1
 8006042:	f7fa fd89 	bl	8000b58 <__aeabi_d2iz>
 8006046:	2200      	movs	r2, #0
 8006048:	4607      	mov	r7, r0
 800604a:	2300      	movs	r3, #0
 800604c:	4620      	mov	r0, r4
 800604e:	4629      	mov	r1, r5
 8006050:	f7fa fd44 	bl	8000adc <__aeabi_dcmplt>
 8006054:	b140      	cbz	r0, 8006068 <_dtoa_r+0x168>
 8006056:	4638      	mov	r0, r7
 8006058:	f7fa fa64 	bl	8000524 <__aeabi_i2d>
 800605c:	4622      	mov	r2, r4
 800605e:	462b      	mov	r3, r5
 8006060:	f7fa fd32 	bl	8000ac8 <__aeabi_dcmpeq>
 8006064:	b900      	cbnz	r0, 8006068 <_dtoa_r+0x168>
 8006066:	3f01      	subs	r7, #1
 8006068:	2f16      	cmp	r7, #22
 800606a:	d852      	bhi.n	8006112 <_dtoa_r+0x212>
 800606c:	4b5d      	ldr	r3, [pc, #372]	@ (80061e4 <_dtoa_r+0x2e4>)
 800606e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006072:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006076:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800607a:	f7fa fd2f 	bl	8000adc <__aeabi_dcmplt>
 800607e:	2800      	cmp	r0, #0
 8006080:	d049      	beq.n	8006116 <_dtoa_r+0x216>
 8006082:	3f01      	subs	r7, #1
 8006084:	2300      	movs	r3, #0
 8006086:	9310      	str	r3, [sp, #64]	@ 0x40
 8006088:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800608a:	1b9b      	subs	r3, r3, r6
 800608c:	1e5a      	subs	r2, r3, #1
 800608e:	bf45      	ittet	mi
 8006090:	f1c3 0301 	rsbmi	r3, r3, #1
 8006094:	9300      	strmi	r3, [sp, #0]
 8006096:	2300      	movpl	r3, #0
 8006098:	2300      	movmi	r3, #0
 800609a:	9206      	str	r2, [sp, #24]
 800609c:	bf54      	ite	pl
 800609e:	9300      	strpl	r3, [sp, #0]
 80060a0:	9306      	strmi	r3, [sp, #24]
 80060a2:	2f00      	cmp	r7, #0
 80060a4:	db39      	blt.n	800611a <_dtoa_r+0x21a>
 80060a6:	9b06      	ldr	r3, [sp, #24]
 80060a8:	970d      	str	r7, [sp, #52]	@ 0x34
 80060aa:	443b      	add	r3, r7
 80060ac:	9306      	str	r3, [sp, #24]
 80060ae:	2300      	movs	r3, #0
 80060b0:	9308      	str	r3, [sp, #32]
 80060b2:	9b07      	ldr	r3, [sp, #28]
 80060b4:	2b09      	cmp	r3, #9
 80060b6:	d863      	bhi.n	8006180 <_dtoa_r+0x280>
 80060b8:	2b05      	cmp	r3, #5
 80060ba:	bfc4      	itt	gt
 80060bc:	3b04      	subgt	r3, #4
 80060be:	9307      	strgt	r3, [sp, #28]
 80060c0:	9b07      	ldr	r3, [sp, #28]
 80060c2:	f1a3 0302 	sub.w	r3, r3, #2
 80060c6:	bfcc      	ite	gt
 80060c8:	2400      	movgt	r4, #0
 80060ca:	2401      	movle	r4, #1
 80060cc:	2b03      	cmp	r3, #3
 80060ce:	d863      	bhi.n	8006198 <_dtoa_r+0x298>
 80060d0:	e8df f003 	tbb	[pc, r3]
 80060d4:	2b375452 	.word	0x2b375452
 80060d8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80060dc:	441e      	add	r6, r3
 80060de:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80060e2:	2b20      	cmp	r3, #32
 80060e4:	bfc1      	itttt	gt
 80060e6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80060ea:	409f      	lslgt	r7, r3
 80060ec:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80060f0:	fa24 f303 	lsrgt.w	r3, r4, r3
 80060f4:	bfd6      	itet	le
 80060f6:	f1c3 0320 	rsble	r3, r3, #32
 80060fa:	ea47 0003 	orrgt.w	r0, r7, r3
 80060fe:	fa04 f003 	lslle.w	r0, r4, r3
 8006102:	f7fa f9ff 	bl	8000504 <__aeabi_ui2d>
 8006106:	2201      	movs	r2, #1
 8006108:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800610c:	3e01      	subs	r6, #1
 800610e:	9212      	str	r2, [sp, #72]	@ 0x48
 8006110:	e776      	b.n	8006000 <_dtoa_r+0x100>
 8006112:	2301      	movs	r3, #1
 8006114:	e7b7      	b.n	8006086 <_dtoa_r+0x186>
 8006116:	9010      	str	r0, [sp, #64]	@ 0x40
 8006118:	e7b6      	b.n	8006088 <_dtoa_r+0x188>
 800611a:	9b00      	ldr	r3, [sp, #0]
 800611c:	1bdb      	subs	r3, r3, r7
 800611e:	9300      	str	r3, [sp, #0]
 8006120:	427b      	negs	r3, r7
 8006122:	9308      	str	r3, [sp, #32]
 8006124:	2300      	movs	r3, #0
 8006126:	930d      	str	r3, [sp, #52]	@ 0x34
 8006128:	e7c3      	b.n	80060b2 <_dtoa_r+0x1b2>
 800612a:	2301      	movs	r3, #1
 800612c:	9309      	str	r3, [sp, #36]	@ 0x24
 800612e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006130:	eb07 0b03 	add.w	fp, r7, r3
 8006134:	f10b 0301 	add.w	r3, fp, #1
 8006138:	2b01      	cmp	r3, #1
 800613a:	9303      	str	r3, [sp, #12]
 800613c:	bfb8      	it	lt
 800613e:	2301      	movlt	r3, #1
 8006140:	e006      	b.n	8006150 <_dtoa_r+0x250>
 8006142:	2301      	movs	r3, #1
 8006144:	9309      	str	r3, [sp, #36]	@ 0x24
 8006146:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006148:	2b00      	cmp	r3, #0
 800614a:	dd28      	ble.n	800619e <_dtoa_r+0x29e>
 800614c:	469b      	mov	fp, r3
 800614e:	9303      	str	r3, [sp, #12]
 8006150:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8006154:	2100      	movs	r1, #0
 8006156:	2204      	movs	r2, #4
 8006158:	f102 0514 	add.w	r5, r2, #20
 800615c:	429d      	cmp	r5, r3
 800615e:	d926      	bls.n	80061ae <_dtoa_r+0x2ae>
 8006160:	6041      	str	r1, [r0, #4]
 8006162:	4648      	mov	r0, r9
 8006164:	f000 fd9c 	bl	8006ca0 <_Balloc>
 8006168:	4682      	mov	sl, r0
 800616a:	2800      	cmp	r0, #0
 800616c:	d142      	bne.n	80061f4 <_dtoa_r+0x2f4>
 800616e:	4b1e      	ldr	r3, [pc, #120]	@ (80061e8 <_dtoa_r+0x2e8>)
 8006170:	4602      	mov	r2, r0
 8006172:	f240 11af 	movw	r1, #431	@ 0x1af
 8006176:	e6da      	b.n	8005f2e <_dtoa_r+0x2e>
 8006178:	2300      	movs	r3, #0
 800617a:	e7e3      	b.n	8006144 <_dtoa_r+0x244>
 800617c:	2300      	movs	r3, #0
 800617e:	e7d5      	b.n	800612c <_dtoa_r+0x22c>
 8006180:	2401      	movs	r4, #1
 8006182:	2300      	movs	r3, #0
 8006184:	9307      	str	r3, [sp, #28]
 8006186:	9409      	str	r4, [sp, #36]	@ 0x24
 8006188:	f04f 3bff 	mov.w	fp, #4294967295
 800618c:	2200      	movs	r2, #0
 800618e:	f8cd b00c 	str.w	fp, [sp, #12]
 8006192:	2312      	movs	r3, #18
 8006194:	920c      	str	r2, [sp, #48]	@ 0x30
 8006196:	e7db      	b.n	8006150 <_dtoa_r+0x250>
 8006198:	2301      	movs	r3, #1
 800619a:	9309      	str	r3, [sp, #36]	@ 0x24
 800619c:	e7f4      	b.n	8006188 <_dtoa_r+0x288>
 800619e:	f04f 0b01 	mov.w	fp, #1
 80061a2:	f8cd b00c 	str.w	fp, [sp, #12]
 80061a6:	465b      	mov	r3, fp
 80061a8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80061ac:	e7d0      	b.n	8006150 <_dtoa_r+0x250>
 80061ae:	3101      	adds	r1, #1
 80061b0:	0052      	lsls	r2, r2, #1
 80061b2:	e7d1      	b.n	8006158 <_dtoa_r+0x258>
 80061b4:	f3af 8000 	nop.w
 80061b8:	636f4361 	.word	0x636f4361
 80061bc:	3fd287a7 	.word	0x3fd287a7
 80061c0:	8b60c8b3 	.word	0x8b60c8b3
 80061c4:	3fc68a28 	.word	0x3fc68a28
 80061c8:	509f79fb 	.word	0x509f79fb
 80061cc:	3fd34413 	.word	0x3fd34413
 80061d0:	08009556 	.word	0x08009556
 80061d4:	0800956d 	.word	0x0800956d
 80061d8:	7ff00000 	.word	0x7ff00000
 80061dc:	08009521 	.word	0x08009521
 80061e0:	3ff80000 	.word	0x3ff80000
 80061e4:	08009720 	.word	0x08009720
 80061e8:	080095c5 	.word	0x080095c5
 80061ec:	08009552 	.word	0x08009552
 80061f0:	08009520 	.word	0x08009520
 80061f4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80061f8:	6018      	str	r0, [r3, #0]
 80061fa:	9b03      	ldr	r3, [sp, #12]
 80061fc:	2b0e      	cmp	r3, #14
 80061fe:	f200 80a1 	bhi.w	8006344 <_dtoa_r+0x444>
 8006202:	2c00      	cmp	r4, #0
 8006204:	f000 809e 	beq.w	8006344 <_dtoa_r+0x444>
 8006208:	2f00      	cmp	r7, #0
 800620a:	dd33      	ble.n	8006274 <_dtoa_r+0x374>
 800620c:	4b9c      	ldr	r3, [pc, #624]	@ (8006480 <_dtoa_r+0x580>)
 800620e:	f007 020f 	and.w	r2, r7, #15
 8006212:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006216:	ed93 7b00 	vldr	d7, [r3]
 800621a:	05f8      	lsls	r0, r7, #23
 800621c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8006220:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006224:	d516      	bpl.n	8006254 <_dtoa_r+0x354>
 8006226:	4b97      	ldr	r3, [pc, #604]	@ (8006484 <_dtoa_r+0x584>)
 8006228:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800622c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006230:	f7fa fb0c 	bl	800084c <__aeabi_ddiv>
 8006234:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006238:	f004 040f 	and.w	r4, r4, #15
 800623c:	2603      	movs	r6, #3
 800623e:	4d91      	ldr	r5, [pc, #580]	@ (8006484 <_dtoa_r+0x584>)
 8006240:	b954      	cbnz	r4, 8006258 <_dtoa_r+0x358>
 8006242:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006246:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800624a:	f7fa faff 	bl	800084c <__aeabi_ddiv>
 800624e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006252:	e028      	b.n	80062a6 <_dtoa_r+0x3a6>
 8006254:	2602      	movs	r6, #2
 8006256:	e7f2      	b.n	800623e <_dtoa_r+0x33e>
 8006258:	07e1      	lsls	r1, r4, #31
 800625a:	d508      	bpl.n	800626e <_dtoa_r+0x36e>
 800625c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006260:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006264:	f7fa f9c8 	bl	80005f8 <__aeabi_dmul>
 8006268:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800626c:	3601      	adds	r6, #1
 800626e:	1064      	asrs	r4, r4, #1
 8006270:	3508      	adds	r5, #8
 8006272:	e7e5      	b.n	8006240 <_dtoa_r+0x340>
 8006274:	f000 80af 	beq.w	80063d6 <_dtoa_r+0x4d6>
 8006278:	427c      	negs	r4, r7
 800627a:	4b81      	ldr	r3, [pc, #516]	@ (8006480 <_dtoa_r+0x580>)
 800627c:	4d81      	ldr	r5, [pc, #516]	@ (8006484 <_dtoa_r+0x584>)
 800627e:	f004 020f 	and.w	r2, r4, #15
 8006282:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006286:	e9d3 2300 	ldrd	r2, r3, [r3]
 800628a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800628e:	f7fa f9b3 	bl	80005f8 <__aeabi_dmul>
 8006292:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006296:	1124      	asrs	r4, r4, #4
 8006298:	2300      	movs	r3, #0
 800629a:	2602      	movs	r6, #2
 800629c:	2c00      	cmp	r4, #0
 800629e:	f040 808f 	bne.w	80063c0 <_dtoa_r+0x4c0>
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d1d3      	bne.n	800624e <_dtoa_r+0x34e>
 80062a6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80062a8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	f000 8094 	beq.w	80063da <_dtoa_r+0x4da>
 80062b2:	4b75      	ldr	r3, [pc, #468]	@ (8006488 <_dtoa_r+0x588>)
 80062b4:	2200      	movs	r2, #0
 80062b6:	4620      	mov	r0, r4
 80062b8:	4629      	mov	r1, r5
 80062ba:	f7fa fc0f 	bl	8000adc <__aeabi_dcmplt>
 80062be:	2800      	cmp	r0, #0
 80062c0:	f000 808b 	beq.w	80063da <_dtoa_r+0x4da>
 80062c4:	9b03      	ldr	r3, [sp, #12]
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	f000 8087 	beq.w	80063da <_dtoa_r+0x4da>
 80062cc:	f1bb 0f00 	cmp.w	fp, #0
 80062d0:	dd34      	ble.n	800633c <_dtoa_r+0x43c>
 80062d2:	4620      	mov	r0, r4
 80062d4:	4b6d      	ldr	r3, [pc, #436]	@ (800648c <_dtoa_r+0x58c>)
 80062d6:	2200      	movs	r2, #0
 80062d8:	4629      	mov	r1, r5
 80062da:	f7fa f98d 	bl	80005f8 <__aeabi_dmul>
 80062de:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80062e2:	f107 38ff 	add.w	r8, r7, #4294967295
 80062e6:	3601      	adds	r6, #1
 80062e8:	465c      	mov	r4, fp
 80062ea:	4630      	mov	r0, r6
 80062ec:	f7fa f91a 	bl	8000524 <__aeabi_i2d>
 80062f0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80062f4:	f7fa f980 	bl	80005f8 <__aeabi_dmul>
 80062f8:	4b65      	ldr	r3, [pc, #404]	@ (8006490 <_dtoa_r+0x590>)
 80062fa:	2200      	movs	r2, #0
 80062fc:	f7f9 ffc6 	bl	800028c <__adddf3>
 8006300:	4605      	mov	r5, r0
 8006302:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006306:	2c00      	cmp	r4, #0
 8006308:	d16a      	bne.n	80063e0 <_dtoa_r+0x4e0>
 800630a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800630e:	4b61      	ldr	r3, [pc, #388]	@ (8006494 <_dtoa_r+0x594>)
 8006310:	2200      	movs	r2, #0
 8006312:	f7f9 ffb9 	bl	8000288 <__aeabi_dsub>
 8006316:	4602      	mov	r2, r0
 8006318:	460b      	mov	r3, r1
 800631a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800631e:	462a      	mov	r2, r5
 8006320:	4633      	mov	r3, r6
 8006322:	f7fa fbf9 	bl	8000b18 <__aeabi_dcmpgt>
 8006326:	2800      	cmp	r0, #0
 8006328:	f040 8298 	bne.w	800685c <_dtoa_r+0x95c>
 800632c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006330:	462a      	mov	r2, r5
 8006332:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006336:	f7fa fbd1 	bl	8000adc <__aeabi_dcmplt>
 800633a:	bb38      	cbnz	r0, 800638c <_dtoa_r+0x48c>
 800633c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8006340:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006344:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006346:	2b00      	cmp	r3, #0
 8006348:	f2c0 8157 	blt.w	80065fa <_dtoa_r+0x6fa>
 800634c:	2f0e      	cmp	r7, #14
 800634e:	f300 8154 	bgt.w	80065fa <_dtoa_r+0x6fa>
 8006352:	4b4b      	ldr	r3, [pc, #300]	@ (8006480 <_dtoa_r+0x580>)
 8006354:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006358:	ed93 7b00 	vldr	d7, [r3]
 800635c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800635e:	2b00      	cmp	r3, #0
 8006360:	ed8d 7b00 	vstr	d7, [sp]
 8006364:	f280 80e5 	bge.w	8006532 <_dtoa_r+0x632>
 8006368:	9b03      	ldr	r3, [sp, #12]
 800636a:	2b00      	cmp	r3, #0
 800636c:	f300 80e1 	bgt.w	8006532 <_dtoa_r+0x632>
 8006370:	d10c      	bne.n	800638c <_dtoa_r+0x48c>
 8006372:	4b48      	ldr	r3, [pc, #288]	@ (8006494 <_dtoa_r+0x594>)
 8006374:	2200      	movs	r2, #0
 8006376:	ec51 0b17 	vmov	r0, r1, d7
 800637a:	f7fa f93d 	bl	80005f8 <__aeabi_dmul>
 800637e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006382:	f7fa fbbf 	bl	8000b04 <__aeabi_dcmpge>
 8006386:	2800      	cmp	r0, #0
 8006388:	f000 8266 	beq.w	8006858 <_dtoa_r+0x958>
 800638c:	2400      	movs	r4, #0
 800638e:	4625      	mov	r5, r4
 8006390:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006392:	4656      	mov	r6, sl
 8006394:	ea6f 0803 	mvn.w	r8, r3
 8006398:	2700      	movs	r7, #0
 800639a:	4621      	mov	r1, r4
 800639c:	4648      	mov	r0, r9
 800639e:	f000 fcbf 	bl	8006d20 <_Bfree>
 80063a2:	2d00      	cmp	r5, #0
 80063a4:	f000 80bd 	beq.w	8006522 <_dtoa_r+0x622>
 80063a8:	b12f      	cbz	r7, 80063b6 <_dtoa_r+0x4b6>
 80063aa:	42af      	cmp	r7, r5
 80063ac:	d003      	beq.n	80063b6 <_dtoa_r+0x4b6>
 80063ae:	4639      	mov	r1, r7
 80063b0:	4648      	mov	r0, r9
 80063b2:	f000 fcb5 	bl	8006d20 <_Bfree>
 80063b6:	4629      	mov	r1, r5
 80063b8:	4648      	mov	r0, r9
 80063ba:	f000 fcb1 	bl	8006d20 <_Bfree>
 80063be:	e0b0      	b.n	8006522 <_dtoa_r+0x622>
 80063c0:	07e2      	lsls	r2, r4, #31
 80063c2:	d505      	bpl.n	80063d0 <_dtoa_r+0x4d0>
 80063c4:	e9d5 2300 	ldrd	r2, r3, [r5]
 80063c8:	f7fa f916 	bl	80005f8 <__aeabi_dmul>
 80063cc:	3601      	adds	r6, #1
 80063ce:	2301      	movs	r3, #1
 80063d0:	1064      	asrs	r4, r4, #1
 80063d2:	3508      	adds	r5, #8
 80063d4:	e762      	b.n	800629c <_dtoa_r+0x39c>
 80063d6:	2602      	movs	r6, #2
 80063d8:	e765      	b.n	80062a6 <_dtoa_r+0x3a6>
 80063da:	9c03      	ldr	r4, [sp, #12]
 80063dc:	46b8      	mov	r8, r7
 80063de:	e784      	b.n	80062ea <_dtoa_r+0x3ea>
 80063e0:	4b27      	ldr	r3, [pc, #156]	@ (8006480 <_dtoa_r+0x580>)
 80063e2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80063e4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80063e8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80063ec:	4454      	add	r4, sl
 80063ee:	2900      	cmp	r1, #0
 80063f0:	d054      	beq.n	800649c <_dtoa_r+0x59c>
 80063f2:	4929      	ldr	r1, [pc, #164]	@ (8006498 <_dtoa_r+0x598>)
 80063f4:	2000      	movs	r0, #0
 80063f6:	f7fa fa29 	bl	800084c <__aeabi_ddiv>
 80063fa:	4633      	mov	r3, r6
 80063fc:	462a      	mov	r2, r5
 80063fe:	f7f9 ff43 	bl	8000288 <__aeabi_dsub>
 8006402:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006406:	4656      	mov	r6, sl
 8006408:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800640c:	f7fa fba4 	bl	8000b58 <__aeabi_d2iz>
 8006410:	4605      	mov	r5, r0
 8006412:	f7fa f887 	bl	8000524 <__aeabi_i2d>
 8006416:	4602      	mov	r2, r0
 8006418:	460b      	mov	r3, r1
 800641a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800641e:	f7f9 ff33 	bl	8000288 <__aeabi_dsub>
 8006422:	3530      	adds	r5, #48	@ 0x30
 8006424:	4602      	mov	r2, r0
 8006426:	460b      	mov	r3, r1
 8006428:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800642c:	f806 5b01 	strb.w	r5, [r6], #1
 8006430:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006434:	f7fa fb52 	bl	8000adc <__aeabi_dcmplt>
 8006438:	2800      	cmp	r0, #0
 800643a:	d172      	bne.n	8006522 <_dtoa_r+0x622>
 800643c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006440:	4911      	ldr	r1, [pc, #68]	@ (8006488 <_dtoa_r+0x588>)
 8006442:	2000      	movs	r0, #0
 8006444:	f7f9 ff20 	bl	8000288 <__aeabi_dsub>
 8006448:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800644c:	f7fa fb46 	bl	8000adc <__aeabi_dcmplt>
 8006450:	2800      	cmp	r0, #0
 8006452:	f040 80b4 	bne.w	80065be <_dtoa_r+0x6be>
 8006456:	42a6      	cmp	r6, r4
 8006458:	f43f af70 	beq.w	800633c <_dtoa_r+0x43c>
 800645c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006460:	4b0a      	ldr	r3, [pc, #40]	@ (800648c <_dtoa_r+0x58c>)
 8006462:	2200      	movs	r2, #0
 8006464:	f7fa f8c8 	bl	80005f8 <__aeabi_dmul>
 8006468:	4b08      	ldr	r3, [pc, #32]	@ (800648c <_dtoa_r+0x58c>)
 800646a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800646e:	2200      	movs	r2, #0
 8006470:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006474:	f7fa f8c0 	bl	80005f8 <__aeabi_dmul>
 8006478:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800647c:	e7c4      	b.n	8006408 <_dtoa_r+0x508>
 800647e:	bf00      	nop
 8006480:	08009720 	.word	0x08009720
 8006484:	080096f8 	.word	0x080096f8
 8006488:	3ff00000 	.word	0x3ff00000
 800648c:	40240000 	.word	0x40240000
 8006490:	401c0000 	.word	0x401c0000
 8006494:	40140000 	.word	0x40140000
 8006498:	3fe00000 	.word	0x3fe00000
 800649c:	4631      	mov	r1, r6
 800649e:	4628      	mov	r0, r5
 80064a0:	f7fa f8aa 	bl	80005f8 <__aeabi_dmul>
 80064a4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80064a8:	9413      	str	r4, [sp, #76]	@ 0x4c
 80064aa:	4656      	mov	r6, sl
 80064ac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80064b0:	f7fa fb52 	bl	8000b58 <__aeabi_d2iz>
 80064b4:	4605      	mov	r5, r0
 80064b6:	f7fa f835 	bl	8000524 <__aeabi_i2d>
 80064ba:	4602      	mov	r2, r0
 80064bc:	460b      	mov	r3, r1
 80064be:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80064c2:	f7f9 fee1 	bl	8000288 <__aeabi_dsub>
 80064c6:	3530      	adds	r5, #48	@ 0x30
 80064c8:	f806 5b01 	strb.w	r5, [r6], #1
 80064cc:	4602      	mov	r2, r0
 80064ce:	460b      	mov	r3, r1
 80064d0:	42a6      	cmp	r6, r4
 80064d2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80064d6:	f04f 0200 	mov.w	r2, #0
 80064da:	d124      	bne.n	8006526 <_dtoa_r+0x626>
 80064dc:	4baf      	ldr	r3, [pc, #700]	@ (800679c <_dtoa_r+0x89c>)
 80064de:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80064e2:	f7f9 fed3 	bl	800028c <__adddf3>
 80064e6:	4602      	mov	r2, r0
 80064e8:	460b      	mov	r3, r1
 80064ea:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80064ee:	f7fa fb13 	bl	8000b18 <__aeabi_dcmpgt>
 80064f2:	2800      	cmp	r0, #0
 80064f4:	d163      	bne.n	80065be <_dtoa_r+0x6be>
 80064f6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80064fa:	49a8      	ldr	r1, [pc, #672]	@ (800679c <_dtoa_r+0x89c>)
 80064fc:	2000      	movs	r0, #0
 80064fe:	f7f9 fec3 	bl	8000288 <__aeabi_dsub>
 8006502:	4602      	mov	r2, r0
 8006504:	460b      	mov	r3, r1
 8006506:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800650a:	f7fa fae7 	bl	8000adc <__aeabi_dcmplt>
 800650e:	2800      	cmp	r0, #0
 8006510:	f43f af14 	beq.w	800633c <_dtoa_r+0x43c>
 8006514:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8006516:	1e73      	subs	r3, r6, #1
 8006518:	9313      	str	r3, [sp, #76]	@ 0x4c
 800651a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800651e:	2b30      	cmp	r3, #48	@ 0x30
 8006520:	d0f8      	beq.n	8006514 <_dtoa_r+0x614>
 8006522:	4647      	mov	r7, r8
 8006524:	e03b      	b.n	800659e <_dtoa_r+0x69e>
 8006526:	4b9e      	ldr	r3, [pc, #632]	@ (80067a0 <_dtoa_r+0x8a0>)
 8006528:	f7fa f866 	bl	80005f8 <__aeabi_dmul>
 800652c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006530:	e7bc      	b.n	80064ac <_dtoa_r+0x5ac>
 8006532:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8006536:	4656      	mov	r6, sl
 8006538:	e9dd 2300 	ldrd	r2, r3, [sp]
 800653c:	4620      	mov	r0, r4
 800653e:	4629      	mov	r1, r5
 8006540:	f7fa f984 	bl	800084c <__aeabi_ddiv>
 8006544:	f7fa fb08 	bl	8000b58 <__aeabi_d2iz>
 8006548:	4680      	mov	r8, r0
 800654a:	f7f9 ffeb 	bl	8000524 <__aeabi_i2d>
 800654e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006552:	f7fa f851 	bl	80005f8 <__aeabi_dmul>
 8006556:	4602      	mov	r2, r0
 8006558:	460b      	mov	r3, r1
 800655a:	4620      	mov	r0, r4
 800655c:	4629      	mov	r1, r5
 800655e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006562:	f7f9 fe91 	bl	8000288 <__aeabi_dsub>
 8006566:	f806 4b01 	strb.w	r4, [r6], #1
 800656a:	9d03      	ldr	r5, [sp, #12]
 800656c:	eba6 040a 	sub.w	r4, r6, sl
 8006570:	42a5      	cmp	r5, r4
 8006572:	4602      	mov	r2, r0
 8006574:	460b      	mov	r3, r1
 8006576:	d133      	bne.n	80065e0 <_dtoa_r+0x6e0>
 8006578:	f7f9 fe88 	bl	800028c <__adddf3>
 800657c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006580:	4604      	mov	r4, r0
 8006582:	460d      	mov	r5, r1
 8006584:	f7fa fac8 	bl	8000b18 <__aeabi_dcmpgt>
 8006588:	b9c0      	cbnz	r0, 80065bc <_dtoa_r+0x6bc>
 800658a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800658e:	4620      	mov	r0, r4
 8006590:	4629      	mov	r1, r5
 8006592:	f7fa fa99 	bl	8000ac8 <__aeabi_dcmpeq>
 8006596:	b110      	cbz	r0, 800659e <_dtoa_r+0x69e>
 8006598:	f018 0f01 	tst.w	r8, #1
 800659c:	d10e      	bne.n	80065bc <_dtoa_r+0x6bc>
 800659e:	9902      	ldr	r1, [sp, #8]
 80065a0:	4648      	mov	r0, r9
 80065a2:	f000 fbbd 	bl	8006d20 <_Bfree>
 80065a6:	2300      	movs	r3, #0
 80065a8:	7033      	strb	r3, [r6, #0]
 80065aa:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80065ac:	3701      	adds	r7, #1
 80065ae:	601f      	str	r7, [r3, #0]
 80065b0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	f000 824b 	beq.w	8006a4e <_dtoa_r+0xb4e>
 80065b8:	601e      	str	r6, [r3, #0]
 80065ba:	e248      	b.n	8006a4e <_dtoa_r+0xb4e>
 80065bc:	46b8      	mov	r8, r7
 80065be:	4633      	mov	r3, r6
 80065c0:	461e      	mov	r6, r3
 80065c2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80065c6:	2a39      	cmp	r2, #57	@ 0x39
 80065c8:	d106      	bne.n	80065d8 <_dtoa_r+0x6d8>
 80065ca:	459a      	cmp	sl, r3
 80065cc:	d1f8      	bne.n	80065c0 <_dtoa_r+0x6c0>
 80065ce:	2230      	movs	r2, #48	@ 0x30
 80065d0:	f108 0801 	add.w	r8, r8, #1
 80065d4:	f88a 2000 	strb.w	r2, [sl]
 80065d8:	781a      	ldrb	r2, [r3, #0]
 80065da:	3201      	adds	r2, #1
 80065dc:	701a      	strb	r2, [r3, #0]
 80065de:	e7a0      	b.n	8006522 <_dtoa_r+0x622>
 80065e0:	4b6f      	ldr	r3, [pc, #444]	@ (80067a0 <_dtoa_r+0x8a0>)
 80065e2:	2200      	movs	r2, #0
 80065e4:	f7fa f808 	bl	80005f8 <__aeabi_dmul>
 80065e8:	2200      	movs	r2, #0
 80065ea:	2300      	movs	r3, #0
 80065ec:	4604      	mov	r4, r0
 80065ee:	460d      	mov	r5, r1
 80065f0:	f7fa fa6a 	bl	8000ac8 <__aeabi_dcmpeq>
 80065f4:	2800      	cmp	r0, #0
 80065f6:	d09f      	beq.n	8006538 <_dtoa_r+0x638>
 80065f8:	e7d1      	b.n	800659e <_dtoa_r+0x69e>
 80065fa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80065fc:	2a00      	cmp	r2, #0
 80065fe:	f000 80ea 	beq.w	80067d6 <_dtoa_r+0x8d6>
 8006602:	9a07      	ldr	r2, [sp, #28]
 8006604:	2a01      	cmp	r2, #1
 8006606:	f300 80cd 	bgt.w	80067a4 <_dtoa_r+0x8a4>
 800660a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800660c:	2a00      	cmp	r2, #0
 800660e:	f000 80c1 	beq.w	8006794 <_dtoa_r+0x894>
 8006612:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8006616:	9c08      	ldr	r4, [sp, #32]
 8006618:	9e00      	ldr	r6, [sp, #0]
 800661a:	9a00      	ldr	r2, [sp, #0]
 800661c:	441a      	add	r2, r3
 800661e:	9200      	str	r2, [sp, #0]
 8006620:	9a06      	ldr	r2, [sp, #24]
 8006622:	2101      	movs	r1, #1
 8006624:	441a      	add	r2, r3
 8006626:	4648      	mov	r0, r9
 8006628:	9206      	str	r2, [sp, #24]
 800662a:	f000 fc77 	bl	8006f1c <__i2b>
 800662e:	4605      	mov	r5, r0
 8006630:	b166      	cbz	r6, 800664c <_dtoa_r+0x74c>
 8006632:	9b06      	ldr	r3, [sp, #24]
 8006634:	2b00      	cmp	r3, #0
 8006636:	dd09      	ble.n	800664c <_dtoa_r+0x74c>
 8006638:	42b3      	cmp	r3, r6
 800663a:	9a00      	ldr	r2, [sp, #0]
 800663c:	bfa8      	it	ge
 800663e:	4633      	movge	r3, r6
 8006640:	1ad2      	subs	r2, r2, r3
 8006642:	9200      	str	r2, [sp, #0]
 8006644:	9a06      	ldr	r2, [sp, #24]
 8006646:	1af6      	subs	r6, r6, r3
 8006648:	1ad3      	subs	r3, r2, r3
 800664a:	9306      	str	r3, [sp, #24]
 800664c:	9b08      	ldr	r3, [sp, #32]
 800664e:	b30b      	cbz	r3, 8006694 <_dtoa_r+0x794>
 8006650:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006652:	2b00      	cmp	r3, #0
 8006654:	f000 80c6 	beq.w	80067e4 <_dtoa_r+0x8e4>
 8006658:	2c00      	cmp	r4, #0
 800665a:	f000 80c0 	beq.w	80067de <_dtoa_r+0x8de>
 800665e:	4629      	mov	r1, r5
 8006660:	4622      	mov	r2, r4
 8006662:	4648      	mov	r0, r9
 8006664:	f000 fd12 	bl	800708c <__pow5mult>
 8006668:	9a02      	ldr	r2, [sp, #8]
 800666a:	4601      	mov	r1, r0
 800666c:	4605      	mov	r5, r0
 800666e:	4648      	mov	r0, r9
 8006670:	f000 fc6a 	bl	8006f48 <__multiply>
 8006674:	9902      	ldr	r1, [sp, #8]
 8006676:	4680      	mov	r8, r0
 8006678:	4648      	mov	r0, r9
 800667a:	f000 fb51 	bl	8006d20 <_Bfree>
 800667e:	9b08      	ldr	r3, [sp, #32]
 8006680:	1b1b      	subs	r3, r3, r4
 8006682:	9308      	str	r3, [sp, #32]
 8006684:	f000 80b1 	beq.w	80067ea <_dtoa_r+0x8ea>
 8006688:	9a08      	ldr	r2, [sp, #32]
 800668a:	4641      	mov	r1, r8
 800668c:	4648      	mov	r0, r9
 800668e:	f000 fcfd 	bl	800708c <__pow5mult>
 8006692:	9002      	str	r0, [sp, #8]
 8006694:	2101      	movs	r1, #1
 8006696:	4648      	mov	r0, r9
 8006698:	f000 fc40 	bl	8006f1c <__i2b>
 800669c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800669e:	4604      	mov	r4, r0
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	f000 81d8 	beq.w	8006a56 <_dtoa_r+0xb56>
 80066a6:	461a      	mov	r2, r3
 80066a8:	4601      	mov	r1, r0
 80066aa:	4648      	mov	r0, r9
 80066ac:	f000 fcee 	bl	800708c <__pow5mult>
 80066b0:	9b07      	ldr	r3, [sp, #28]
 80066b2:	2b01      	cmp	r3, #1
 80066b4:	4604      	mov	r4, r0
 80066b6:	f300 809f 	bgt.w	80067f8 <_dtoa_r+0x8f8>
 80066ba:	9b04      	ldr	r3, [sp, #16]
 80066bc:	2b00      	cmp	r3, #0
 80066be:	f040 8097 	bne.w	80067f0 <_dtoa_r+0x8f0>
 80066c2:	9b05      	ldr	r3, [sp, #20]
 80066c4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	f040 8093 	bne.w	80067f4 <_dtoa_r+0x8f4>
 80066ce:	9b05      	ldr	r3, [sp, #20]
 80066d0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80066d4:	0d1b      	lsrs	r3, r3, #20
 80066d6:	051b      	lsls	r3, r3, #20
 80066d8:	b133      	cbz	r3, 80066e8 <_dtoa_r+0x7e8>
 80066da:	9b00      	ldr	r3, [sp, #0]
 80066dc:	3301      	adds	r3, #1
 80066de:	9300      	str	r3, [sp, #0]
 80066e0:	9b06      	ldr	r3, [sp, #24]
 80066e2:	3301      	adds	r3, #1
 80066e4:	9306      	str	r3, [sp, #24]
 80066e6:	2301      	movs	r3, #1
 80066e8:	9308      	str	r3, [sp, #32]
 80066ea:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	f000 81b8 	beq.w	8006a62 <_dtoa_r+0xb62>
 80066f2:	6923      	ldr	r3, [r4, #16]
 80066f4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80066f8:	6918      	ldr	r0, [r3, #16]
 80066fa:	f000 fbc3 	bl	8006e84 <__hi0bits>
 80066fe:	f1c0 0020 	rsb	r0, r0, #32
 8006702:	9b06      	ldr	r3, [sp, #24]
 8006704:	4418      	add	r0, r3
 8006706:	f010 001f 	ands.w	r0, r0, #31
 800670a:	f000 8082 	beq.w	8006812 <_dtoa_r+0x912>
 800670e:	f1c0 0320 	rsb	r3, r0, #32
 8006712:	2b04      	cmp	r3, #4
 8006714:	dd73      	ble.n	80067fe <_dtoa_r+0x8fe>
 8006716:	9b00      	ldr	r3, [sp, #0]
 8006718:	f1c0 001c 	rsb	r0, r0, #28
 800671c:	4403      	add	r3, r0
 800671e:	9300      	str	r3, [sp, #0]
 8006720:	9b06      	ldr	r3, [sp, #24]
 8006722:	4403      	add	r3, r0
 8006724:	4406      	add	r6, r0
 8006726:	9306      	str	r3, [sp, #24]
 8006728:	9b00      	ldr	r3, [sp, #0]
 800672a:	2b00      	cmp	r3, #0
 800672c:	dd05      	ble.n	800673a <_dtoa_r+0x83a>
 800672e:	9902      	ldr	r1, [sp, #8]
 8006730:	461a      	mov	r2, r3
 8006732:	4648      	mov	r0, r9
 8006734:	f000 fd04 	bl	8007140 <__lshift>
 8006738:	9002      	str	r0, [sp, #8]
 800673a:	9b06      	ldr	r3, [sp, #24]
 800673c:	2b00      	cmp	r3, #0
 800673e:	dd05      	ble.n	800674c <_dtoa_r+0x84c>
 8006740:	4621      	mov	r1, r4
 8006742:	461a      	mov	r2, r3
 8006744:	4648      	mov	r0, r9
 8006746:	f000 fcfb 	bl	8007140 <__lshift>
 800674a:	4604      	mov	r4, r0
 800674c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800674e:	2b00      	cmp	r3, #0
 8006750:	d061      	beq.n	8006816 <_dtoa_r+0x916>
 8006752:	9802      	ldr	r0, [sp, #8]
 8006754:	4621      	mov	r1, r4
 8006756:	f000 fd5f 	bl	8007218 <__mcmp>
 800675a:	2800      	cmp	r0, #0
 800675c:	da5b      	bge.n	8006816 <_dtoa_r+0x916>
 800675e:	2300      	movs	r3, #0
 8006760:	9902      	ldr	r1, [sp, #8]
 8006762:	220a      	movs	r2, #10
 8006764:	4648      	mov	r0, r9
 8006766:	f000 fafd 	bl	8006d64 <__multadd>
 800676a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800676c:	9002      	str	r0, [sp, #8]
 800676e:	f107 38ff 	add.w	r8, r7, #4294967295
 8006772:	2b00      	cmp	r3, #0
 8006774:	f000 8177 	beq.w	8006a66 <_dtoa_r+0xb66>
 8006778:	4629      	mov	r1, r5
 800677a:	2300      	movs	r3, #0
 800677c:	220a      	movs	r2, #10
 800677e:	4648      	mov	r0, r9
 8006780:	f000 faf0 	bl	8006d64 <__multadd>
 8006784:	f1bb 0f00 	cmp.w	fp, #0
 8006788:	4605      	mov	r5, r0
 800678a:	dc6f      	bgt.n	800686c <_dtoa_r+0x96c>
 800678c:	9b07      	ldr	r3, [sp, #28]
 800678e:	2b02      	cmp	r3, #2
 8006790:	dc49      	bgt.n	8006826 <_dtoa_r+0x926>
 8006792:	e06b      	b.n	800686c <_dtoa_r+0x96c>
 8006794:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006796:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800679a:	e73c      	b.n	8006616 <_dtoa_r+0x716>
 800679c:	3fe00000 	.word	0x3fe00000
 80067a0:	40240000 	.word	0x40240000
 80067a4:	9b03      	ldr	r3, [sp, #12]
 80067a6:	1e5c      	subs	r4, r3, #1
 80067a8:	9b08      	ldr	r3, [sp, #32]
 80067aa:	42a3      	cmp	r3, r4
 80067ac:	db09      	blt.n	80067c2 <_dtoa_r+0x8c2>
 80067ae:	1b1c      	subs	r4, r3, r4
 80067b0:	9b03      	ldr	r3, [sp, #12]
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	f6bf af30 	bge.w	8006618 <_dtoa_r+0x718>
 80067b8:	9b00      	ldr	r3, [sp, #0]
 80067ba:	9a03      	ldr	r2, [sp, #12]
 80067bc:	1a9e      	subs	r6, r3, r2
 80067be:	2300      	movs	r3, #0
 80067c0:	e72b      	b.n	800661a <_dtoa_r+0x71a>
 80067c2:	9b08      	ldr	r3, [sp, #32]
 80067c4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80067c6:	9408      	str	r4, [sp, #32]
 80067c8:	1ae3      	subs	r3, r4, r3
 80067ca:	441a      	add	r2, r3
 80067cc:	9e00      	ldr	r6, [sp, #0]
 80067ce:	9b03      	ldr	r3, [sp, #12]
 80067d0:	920d      	str	r2, [sp, #52]	@ 0x34
 80067d2:	2400      	movs	r4, #0
 80067d4:	e721      	b.n	800661a <_dtoa_r+0x71a>
 80067d6:	9c08      	ldr	r4, [sp, #32]
 80067d8:	9e00      	ldr	r6, [sp, #0]
 80067da:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80067dc:	e728      	b.n	8006630 <_dtoa_r+0x730>
 80067de:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80067e2:	e751      	b.n	8006688 <_dtoa_r+0x788>
 80067e4:	9a08      	ldr	r2, [sp, #32]
 80067e6:	9902      	ldr	r1, [sp, #8]
 80067e8:	e750      	b.n	800668c <_dtoa_r+0x78c>
 80067ea:	f8cd 8008 	str.w	r8, [sp, #8]
 80067ee:	e751      	b.n	8006694 <_dtoa_r+0x794>
 80067f0:	2300      	movs	r3, #0
 80067f2:	e779      	b.n	80066e8 <_dtoa_r+0x7e8>
 80067f4:	9b04      	ldr	r3, [sp, #16]
 80067f6:	e777      	b.n	80066e8 <_dtoa_r+0x7e8>
 80067f8:	2300      	movs	r3, #0
 80067fa:	9308      	str	r3, [sp, #32]
 80067fc:	e779      	b.n	80066f2 <_dtoa_r+0x7f2>
 80067fe:	d093      	beq.n	8006728 <_dtoa_r+0x828>
 8006800:	9a00      	ldr	r2, [sp, #0]
 8006802:	331c      	adds	r3, #28
 8006804:	441a      	add	r2, r3
 8006806:	9200      	str	r2, [sp, #0]
 8006808:	9a06      	ldr	r2, [sp, #24]
 800680a:	441a      	add	r2, r3
 800680c:	441e      	add	r6, r3
 800680e:	9206      	str	r2, [sp, #24]
 8006810:	e78a      	b.n	8006728 <_dtoa_r+0x828>
 8006812:	4603      	mov	r3, r0
 8006814:	e7f4      	b.n	8006800 <_dtoa_r+0x900>
 8006816:	9b03      	ldr	r3, [sp, #12]
 8006818:	2b00      	cmp	r3, #0
 800681a:	46b8      	mov	r8, r7
 800681c:	dc20      	bgt.n	8006860 <_dtoa_r+0x960>
 800681e:	469b      	mov	fp, r3
 8006820:	9b07      	ldr	r3, [sp, #28]
 8006822:	2b02      	cmp	r3, #2
 8006824:	dd1e      	ble.n	8006864 <_dtoa_r+0x964>
 8006826:	f1bb 0f00 	cmp.w	fp, #0
 800682a:	f47f adb1 	bne.w	8006390 <_dtoa_r+0x490>
 800682e:	4621      	mov	r1, r4
 8006830:	465b      	mov	r3, fp
 8006832:	2205      	movs	r2, #5
 8006834:	4648      	mov	r0, r9
 8006836:	f000 fa95 	bl	8006d64 <__multadd>
 800683a:	4601      	mov	r1, r0
 800683c:	4604      	mov	r4, r0
 800683e:	9802      	ldr	r0, [sp, #8]
 8006840:	f000 fcea 	bl	8007218 <__mcmp>
 8006844:	2800      	cmp	r0, #0
 8006846:	f77f ada3 	ble.w	8006390 <_dtoa_r+0x490>
 800684a:	4656      	mov	r6, sl
 800684c:	2331      	movs	r3, #49	@ 0x31
 800684e:	f806 3b01 	strb.w	r3, [r6], #1
 8006852:	f108 0801 	add.w	r8, r8, #1
 8006856:	e59f      	b.n	8006398 <_dtoa_r+0x498>
 8006858:	9c03      	ldr	r4, [sp, #12]
 800685a:	46b8      	mov	r8, r7
 800685c:	4625      	mov	r5, r4
 800685e:	e7f4      	b.n	800684a <_dtoa_r+0x94a>
 8006860:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8006864:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006866:	2b00      	cmp	r3, #0
 8006868:	f000 8101 	beq.w	8006a6e <_dtoa_r+0xb6e>
 800686c:	2e00      	cmp	r6, #0
 800686e:	dd05      	ble.n	800687c <_dtoa_r+0x97c>
 8006870:	4629      	mov	r1, r5
 8006872:	4632      	mov	r2, r6
 8006874:	4648      	mov	r0, r9
 8006876:	f000 fc63 	bl	8007140 <__lshift>
 800687a:	4605      	mov	r5, r0
 800687c:	9b08      	ldr	r3, [sp, #32]
 800687e:	2b00      	cmp	r3, #0
 8006880:	d05c      	beq.n	800693c <_dtoa_r+0xa3c>
 8006882:	6869      	ldr	r1, [r5, #4]
 8006884:	4648      	mov	r0, r9
 8006886:	f000 fa0b 	bl	8006ca0 <_Balloc>
 800688a:	4606      	mov	r6, r0
 800688c:	b928      	cbnz	r0, 800689a <_dtoa_r+0x99a>
 800688e:	4b82      	ldr	r3, [pc, #520]	@ (8006a98 <_dtoa_r+0xb98>)
 8006890:	4602      	mov	r2, r0
 8006892:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8006896:	f7ff bb4a 	b.w	8005f2e <_dtoa_r+0x2e>
 800689a:	692a      	ldr	r2, [r5, #16]
 800689c:	3202      	adds	r2, #2
 800689e:	0092      	lsls	r2, r2, #2
 80068a0:	f105 010c 	add.w	r1, r5, #12
 80068a4:	300c      	adds	r0, #12
 80068a6:	f002 f93f 	bl	8008b28 <memcpy>
 80068aa:	2201      	movs	r2, #1
 80068ac:	4631      	mov	r1, r6
 80068ae:	4648      	mov	r0, r9
 80068b0:	f000 fc46 	bl	8007140 <__lshift>
 80068b4:	f10a 0301 	add.w	r3, sl, #1
 80068b8:	9300      	str	r3, [sp, #0]
 80068ba:	eb0a 030b 	add.w	r3, sl, fp
 80068be:	9308      	str	r3, [sp, #32]
 80068c0:	9b04      	ldr	r3, [sp, #16]
 80068c2:	f003 0301 	and.w	r3, r3, #1
 80068c6:	462f      	mov	r7, r5
 80068c8:	9306      	str	r3, [sp, #24]
 80068ca:	4605      	mov	r5, r0
 80068cc:	9b00      	ldr	r3, [sp, #0]
 80068ce:	9802      	ldr	r0, [sp, #8]
 80068d0:	4621      	mov	r1, r4
 80068d2:	f103 3bff 	add.w	fp, r3, #4294967295
 80068d6:	f7ff fa89 	bl	8005dec <quorem>
 80068da:	4603      	mov	r3, r0
 80068dc:	3330      	adds	r3, #48	@ 0x30
 80068de:	9003      	str	r0, [sp, #12]
 80068e0:	4639      	mov	r1, r7
 80068e2:	9802      	ldr	r0, [sp, #8]
 80068e4:	9309      	str	r3, [sp, #36]	@ 0x24
 80068e6:	f000 fc97 	bl	8007218 <__mcmp>
 80068ea:	462a      	mov	r2, r5
 80068ec:	9004      	str	r0, [sp, #16]
 80068ee:	4621      	mov	r1, r4
 80068f0:	4648      	mov	r0, r9
 80068f2:	f000 fcad 	bl	8007250 <__mdiff>
 80068f6:	68c2      	ldr	r2, [r0, #12]
 80068f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80068fa:	4606      	mov	r6, r0
 80068fc:	bb02      	cbnz	r2, 8006940 <_dtoa_r+0xa40>
 80068fe:	4601      	mov	r1, r0
 8006900:	9802      	ldr	r0, [sp, #8]
 8006902:	f000 fc89 	bl	8007218 <__mcmp>
 8006906:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006908:	4602      	mov	r2, r0
 800690a:	4631      	mov	r1, r6
 800690c:	4648      	mov	r0, r9
 800690e:	920c      	str	r2, [sp, #48]	@ 0x30
 8006910:	9309      	str	r3, [sp, #36]	@ 0x24
 8006912:	f000 fa05 	bl	8006d20 <_Bfree>
 8006916:	9b07      	ldr	r3, [sp, #28]
 8006918:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800691a:	9e00      	ldr	r6, [sp, #0]
 800691c:	ea42 0103 	orr.w	r1, r2, r3
 8006920:	9b06      	ldr	r3, [sp, #24]
 8006922:	4319      	orrs	r1, r3
 8006924:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006926:	d10d      	bne.n	8006944 <_dtoa_r+0xa44>
 8006928:	2b39      	cmp	r3, #57	@ 0x39
 800692a:	d027      	beq.n	800697c <_dtoa_r+0xa7c>
 800692c:	9a04      	ldr	r2, [sp, #16]
 800692e:	2a00      	cmp	r2, #0
 8006930:	dd01      	ble.n	8006936 <_dtoa_r+0xa36>
 8006932:	9b03      	ldr	r3, [sp, #12]
 8006934:	3331      	adds	r3, #49	@ 0x31
 8006936:	f88b 3000 	strb.w	r3, [fp]
 800693a:	e52e      	b.n	800639a <_dtoa_r+0x49a>
 800693c:	4628      	mov	r0, r5
 800693e:	e7b9      	b.n	80068b4 <_dtoa_r+0x9b4>
 8006940:	2201      	movs	r2, #1
 8006942:	e7e2      	b.n	800690a <_dtoa_r+0xa0a>
 8006944:	9904      	ldr	r1, [sp, #16]
 8006946:	2900      	cmp	r1, #0
 8006948:	db04      	blt.n	8006954 <_dtoa_r+0xa54>
 800694a:	9807      	ldr	r0, [sp, #28]
 800694c:	4301      	orrs	r1, r0
 800694e:	9806      	ldr	r0, [sp, #24]
 8006950:	4301      	orrs	r1, r0
 8006952:	d120      	bne.n	8006996 <_dtoa_r+0xa96>
 8006954:	2a00      	cmp	r2, #0
 8006956:	ddee      	ble.n	8006936 <_dtoa_r+0xa36>
 8006958:	9902      	ldr	r1, [sp, #8]
 800695a:	9300      	str	r3, [sp, #0]
 800695c:	2201      	movs	r2, #1
 800695e:	4648      	mov	r0, r9
 8006960:	f000 fbee 	bl	8007140 <__lshift>
 8006964:	4621      	mov	r1, r4
 8006966:	9002      	str	r0, [sp, #8]
 8006968:	f000 fc56 	bl	8007218 <__mcmp>
 800696c:	2800      	cmp	r0, #0
 800696e:	9b00      	ldr	r3, [sp, #0]
 8006970:	dc02      	bgt.n	8006978 <_dtoa_r+0xa78>
 8006972:	d1e0      	bne.n	8006936 <_dtoa_r+0xa36>
 8006974:	07da      	lsls	r2, r3, #31
 8006976:	d5de      	bpl.n	8006936 <_dtoa_r+0xa36>
 8006978:	2b39      	cmp	r3, #57	@ 0x39
 800697a:	d1da      	bne.n	8006932 <_dtoa_r+0xa32>
 800697c:	2339      	movs	r3, #57	@ 0x39
 800697e:	f88b 3000 	strb.w	r3, [fp]
 8006982:	4633      	mov	r3, r6
 8006984:	461e      	mov	r6, r3
 8006986:	3b01      	subs	r3, #1
 8006988:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800698c:	2a39      	cmp	r2, #57	@ 0x39
 800698e:	d04e      	beq.n	8006a2e <_dtoa_r+0xb2e>
 8006990:	3201      	adds	r2, #1
 8006992:	701a      	strb	r2, [r3, #0]
 8006994:	e501      	b.n	800639a <_dtoa_r+0x49a>
 8006996:	2a00      	cmp	r2, #0
 8006998:	dd03      	ble.n	80069a2 <_dtoa_r+0xaa2>
 800699a:	2b39      	cmp	r3, #57	@ 0x39
 800699c:	d0ee      	beq.n	800697c <_dtoa_r+0xa7c>
 800699e:	3301      	adds	r3, #1
 80069a0:	e7c9      	b.n	8006936 <_dtoa_r+0xa36>
 80069a2:	9a00      	ldr	r2, [sp, #0]
 80069a4:	9908      	ldr	r1, [sp, #32]
 80069a6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80069aa:	428a      	cmp	r2, r1
 80069ac:	d028      	beq.n	8006a00 <_dtoa_r+0xb00>
 80069ae:	9902      	ldr	r1, [sp, #8]
 80069b0:	2300      	movs	r3, #0
 80069b2:	220a      	movs	r2, #10
 80069b4:	4648      	mov	r0, r9
 80069b6:	f000 f9d5 	bl	8006d64 <__multadd>
 80069ba:	42af      	cmp	r7, r5
 80069bc:	9002      	str	r0, [sp, #8]
 80069be:	f04f 0300 	mov.w	r3, #0
 80069c2:	f04f 020a 	mov.w	r2, #10
 80069c6:	4639      	mov	r1, r7
 80069c8:	4648      	mov	r0, r9
 80069ca:	d107      	bne.n	80069dc <_dtoa_r+0xadc>
 80069cc:	f000 f9ca 	bl	8006d64 <__multadd>
 80069d0:	4607      	mov	r7, r0
 80069d2:	4605      	mov	r5, r0
 80069d4:	9b00      	ldr	r3, [sp, #0]
 80069d6:	3301      	adds	r3, #1
 80069d8:	9300      	str	r3, [sp, #0]
 80069da:	e777      	b.n	80068cc <_dtoa_r+0x9cc>
 80069dc:	f000 f9c2 	bl	8006d64 <__multadd>
 80069e0:	4629      	mov	r1, r5
 80069e2:	4607      	mov	r7, r0
 80069e4:	2300      	movs	r3, #0
 80069e6:	220a      	movs	r2, #10
 80069e8:	4648      	mov	r0, r9
 80069ea:	f000 f9bb 	bl	8006d64 <__multadd>
 80069ee:	4605      	mov	r5, r0
 80069f0:	e7f0      	b.n	80069d4 <_dtoa_r+0xad4>
 80069f2:	f1bb 0f00 	cmp.w	fp, #0
 80069f6:	bfcc      	ite	gt
 80069f8:	465e      	movgt	r6, fp
 80069fa:	2601      	movle	r6, #1
 80069fc:	4456      	add	r6, sl
 80069fe:	2700      	movs	r7, #0
 8006a00:	9902      	ldr	r1, [sp, #8]
 8006a02:	9300      	str	r3, [sp, #0]
 8006a04:	2201      	movs	r2, #1
 8006a06:	4648      	mov	r0, r9
 8006a08:	f000 fb9a 	bl	8007140 <__lshift>
 8006a0c:	4621      	mov	r1, r4
 8006a0e:	9002      	str	r0, [sp, #8]
 8006a10:	f000 fc02 	bl	8007218 <__mcmp>
 8006a14:	2800      	cmp	r0, #0
 8006a16:	dcb4      	bgt.n	8006982 <_dtoa_r+0xa82>
 8006a18:	d102      	bne.n	8006a20 <_dtoa_r+0xb20>
 8006a1a:	9b00      	ldr	r3, [sp, #0]
 8006a1c:	07db      	lsls	r3, r3, #31
 8006a1e:	d4b0      	bmi.n	8006982 <_dtoa_r+0xa82>
 8006a20:	4633      	mov	r3, r6
 8006a22:	461e      	mov	r6, r3
 8006a24:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006a28:	2a30      	cmp	r2, #48	@ 0x30
 8006a2a:	d0fa      	beq.n	8006a22 <_dtoa_r+0xb22>
 8006a2c:	e4b5      	b.n	800639a <_dtoa_r+0x49a>
 8006a2e:	459a      	cmp	sl, r3
 8006a30:	d1a8      	bne.n	8006984 <_dtoa_r+0xa84>
 8006a32:	2331      	movs	r3, #49	@ 0x31
 8006a34:	f108 0801 	add.w	r8, r8, #1
 8006a38:	f88a 3000 	strb.w	r3, [sl]
 8006a3c:	e4ad      	b.n	800639a <_dtoa_r+0x49a>
 8006a3e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006a40:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8006a9c <_dtoa_r+0xb9c>
 8006a44:	b11b      	cbz	r3, 8006a4e <_dtoa_r+0xb4e>
 8006a46:	f10a 0308 	add.w	r3, sl, #8
 8006a4a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8006a4c:	6013      	str	r3, [r2, #0]
 8006a4e:	4650      	mov	r0, sl
 8006a50:	b017      	add	sp, #92	@ 0x5c
 8006a52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a56:	9b07      	ldr	r3, [sp, #28]
 8006a58:	2b01      	cmp	r3, #1
 8006a5a:	f77f ae2e 	ble.w	80066ba <_dtoa_r+0x7ba>
 8006a5e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006a60:	9308      	str	r3, [sp, #32]
 8006a62:	2001      	movs	r0, #1
 8006a64:	e64d      	b.n	8006702 <_dtoa_r+0x802>
 8006a66:	f1bb 0f00 	cmp.w	fp, #0
 8006a6a:	f77f aed9 	ble.w	8006820 <_dtoa_r+0x920>
 8006a6e:	4656      	mov	r6, sl
 8006a70:	9802      	ldr	r0, [sp, #8]
 8006a72:	4621      	mov	r1, r4
 8006a74:	f7ff f9ba 	bl	8005dec <quorem>
 8006a78:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8006a7c:	f806 3b01 	strb.w	r3, [r6], #1
 8006a80:	eba6 020a 	sub.w	r2, r6, sl
 8006a84:	4593      	cmp	fp, r2
 8006a86:	ddb4      	ble.n	80069f2 <_dtoa_r+0xaf2>
 8006a88:	9902      	ldr	r1, [sp, #8]
 8006a8a:	2300      	movs	r3, #0
 8006a8c:	220a      	movs	r2, #10
 8006a8e:	4648      	mov	r0, r9
 8006a90:	f000 f968 	bl	8006d64 <__multadd>
 8006a94:	9002      	str	r0, [sp, #8]
 8006a96:	e7eb      	b.n	8006a70 <_dtoa_r+0xb70>
 8006a98:	080095c5 	.word	0x080095c5
 8006a9c:	08009549 	.word	0x08009549

08006aa0 <_free_r>:
 8006aa0:	b538      	push	{r3, r4, r5, lr}
 8006aa2:	4605      	mov	r5, r0
 8006aa4:	2900      	cmp	r1, #0
 8006aa6:	d041      	beq.n	8006b2c <_free_r+0x8c>
 8006aa8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006aac:	1f0c      	subs	r4, r1, #4
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	bfb8      	it	lt
 8006ab2:	18e4      	addlt	r4, r4, r3
 8006ab4:	f000 f8e8 	bl	8006c88 <__malloc_lock>
 8006ab8:	4a1d      	ldr	r2, [pc, #116]	@ (8006b30 <_free_r+0x90>)
 8006aba:	6813      	ldr	r3, [r2, #0]
 8006abc:	b933      	cbnz	r3, 8006acc <_free_r+0x2c>
 8006abe:	6063      	str	r3, [r4, #4]
 8006ac0:	6014      	str	r4, [r2, #0]
 8006ac2:	4628      	mov	r0, r5
 8006ac4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006ac8:	f000 b8e4 	b.w	8006c94 <__malloc_unlock>
 8006acc:	42a3      	cmp	r3, r4
 8006ace:	d908      	bls.n	8006ae2 <_free_r+0x42>
 8006ad0:	6820      	ldr	r0, [r4, #0]
 8006ad2:	1821      	adds	r1, r4, r0
 8006ad4:	428b      	cmp	r3, r1
 8006ad6:	bf01      	itttt	eq
 8006ad8:	6819      	ldreq	r1, [r3, #0]
 8006ada:	685b      	ldreq	r3, [r3, #4]
 8006adc:	1809      	addeq	r1, r1, r0
 8006ade:	6021      	streq	r1, [r4, #0]
 8006ae0:	e7ed      	b.n	8006abe <_free_r+0x1e>
 8006ae2:	461a      	mov	r2, r3
 8006ae4:	685b      	ldr	r3, [r3, #4]
 8006ae6:	b10b      	cbz	r3, 8006aec <_free_r+0x4c>
 8006ae8:	42a3      	cmp	r3, r4
 8006aea:	d9fa      	bls.n	8006ae2 <_free_r+0x42>
 8006aec:	6811      	ldr	r1, [r2, #0]
 8006aee:	1850      	adds	r0, r2, r1
 8006af0:	42a0      	cmp	r0, r4
 8006af2:	d10b      	bne.n	8006b0c <_free_r+0x6c>
 8006af4:	6820      	ldr	r0, [r4, #0]
 8006af6:	4401      	add	r1, r0
 8006af8:	1850      	adds	r0, r2, r1
 8006afa:	4283      	cmp	r3, r0
 8006afc:	6011      	str	r1, [r2, #0]
 8006afe:	d1e0      	bne.n	8006ac2 <_free_r+0x22>
 8006b00:	6818      	ldr	r0, [r3, #0]
 8006b02:	685b      	ldr	r3, [r3, #4]
 8006b04:	6053      	str	r3, [r2, #4]
 8006b06:	4408      	add	r0, r1
 8006b08:	6010      	str	r0, [r2, #0]
 8006b0a:	e7da      	b.n	8006ac2 <_free_r+0x22>
 8006b0c:	d902      	bls.n	8006b14 <_free_r+0x74>
 8006b0e:	230c      	movs	r3, #12
 8006b10:	602b      	str	r3, [r5, #0]
 8006b12:	e7d6      	b.n	8006ac2 <_free_r+0x22>
 8006b14:	6820      	ldr	r0, [r4, #0]
 8006b16:	1821      	adds	r1, r4, r0
 8006b18:	428b      	cmp	r3, r1
 8006b1a:	bf04      	itt	eq
 8006b1c:	6819      	ldreq	r1, [r3, #0]
 8006b1e:	685b      	ldreq	r3, [r3, #4]
 8006b20:	6063      	str	r3, [r4, #4]
 8006b22:	bf04      	itt	eq
 8006b24:	1809      	addeq	r1, r1, r0
 8006b26:	6021      	streq	r1, [r4, #0]
 8006b28:	6054      	str	r4, [r2, #4]
 8006b2a:	e7ca      	b.n	8006ac2 <_free_r+0x22>
 8006b2c:	bd38      	pop	{r3, r4, r5, pc}
 8006b2e:	bf00      	nop
 8006b30:	2000042c 	.word	0x2000042c

08006b34 <malloc>:
 8006b34:	4b02      	ldr	r3, [pc, #8]	@ (8006b40 <malloc+0xc>)
 8006b36:	4601      	mov	r1, r0
 8006b38:	6818      	ldr	r0, [r3, #0]
 8006b3a:	f000 b825 	b.w	8006b88 <_malloc_r>
 8006b3e:	bf00      	nop
 8006b40:	20000018 	.word	0x20000018

08006b44 <sbrk_aligned>:
 8006b44:	b570      	push	{r4, r5, r6, lr}
 8006b46:	4e0f      	ldr	r6, [pc, #60]	@ (8006b84 <sbrk_aligned+0x40>)
 8006b48:	460c      	mov	r4, r1
 8006b4a:	6831      	ldr	r1, [r6, #0]
 8006b4c:	4605      	mov	r5, r0
 8006b4e:	b911      	cbnz	r1, 8006b56 <sbrk_aligned+0x12>
 8006b50:	f001 ffda 	bl	8008b08 <_sbrk_r>
 8006b54:	6030      	str	r0, [r6, #0]
 8006b56:	4621      	mov	r1, r4
 8006b58:	4628      	mov	r0, r5
 8006b5a:	f001 ffd5 	bl	8008b08 <_sbrk_r>
 8006b5e:	1c43      	adds	r3, r0, #1
 8006b60:	d103      	bne.n	8006b6a <sbrk_aligned+0x26>
 8006b62:	f04f 34ff 	mov.w	r4, #4294967295
 8006b66:	4620      	mov	r0, r4
 8006b68:	bd70      	pop	{r4, r5, r6, pc}
 8006b6a:	1cc4      	adds	r4, r0, #3
 8006b6c:	f024 0403 	bic.w	r4, r4, #3
 8006b70:	42a0      	cmp	r0, r4
 8006b72:	d0f8      	beq.n	8006b66 <sbrk_aligned+0x22>
 8006b74:	1a21      	subs	r1, r4, r0
 8006b76:	4628      	mov	r0, r5
 8006b78:	f001 ffc6 	bl	8008b08 <_sbrk_r>
 8006b7c:	3001      	adds	r0, #1
 8006b7e:	d1f2      	bne.n	8006b66 <sbrk_aligned+0x22>
 8006b80:	e7ef      	b.n	8006b62 <sbrk_aligned+0x1e>
 8006b82:	bf00      	nop
 8006b84:	20000428 	.word	0x20000428

08006b88 <_malloc_r>:
 8006b88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006b8c:	1ccd      	adds	r5, r1, #3
 8006b8e:	f025 0503 	bic.w	r5, r5, #3
 8006b92:	3508      	adds	r5, #8
 8006b94:	2d0c      	cmp	r5, #12
 8006b96:	bf38      	it	cc
 8006b98:	250c      	movcc	r5, #12
 8006b9a:	2d00      	cmp	r5, #0
 8006b9c:	4606      	mov	r6, r0
 8006b9e:	db01      	blt.n	8006ba4 <_malloc_r+0x1c>
 8006ba0:	42a9      	cmp	r1, r5
 8006ba2:	d904      	bls.n	8006bae <_malloc_r+0x26>
 8006ba4:	230c      	movs	r3, #12
 8006ba6:	6033      	str	r3, [r6, #0]
 8006ba8:	2000      	movs	r0, #0
 8006baa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006bae:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006c84 <_malloc_r+0xfc>
 8006bb2:	f000 f869 	bl	8006c88 <__malloc_lock>
 8006bb6:	f8d8 3000 	ldr.w	r3, [r8]
 8006bba:	461c      	mov	r4, r3
 8006bbc:	bb44      	cbnz	r4, 8006c10 <_malloc_r+0x88>
 8006bbe:	4629      	mov	r1, r5
 8006bc0:	4630      	mov	r0, r6
 8006bc2:	f7ff ffbf 	bl	8006b44 <sbrk_aligned>
 8006bc6:	1c43      	adds	r3, r0, #1
 8006bc8:	4604      	mov	r4, r0
 8006bca:	d158      	bne.n	8006c7e <_malloc_r+0xf6>
 8006bcc:	f8d8 4000 	ldr.w	r4, [r8]
 8006bd0:	4627      	mov	r7, r4
 8006bd2:	2f00      	cmp	r7, #0
 8006bd4:	d143      	bne.n	8006c5e <_malloc_r+0xd6>
 8006bd6:	2c00      	cmp	r4, #0
 8006bd8:	d04b      	beq.n	8006c72 <_malloc_r+0xea>
 8006bda:	6823      	ldr	r3, [r4, #0]
 8006bdc:	4639      	mov	r1, r7
 8006bde:	4630      	mov	r0, r6
 8006be0:	eb04 0903 	add.w	r9, r4, r3
 8006be4:	f001 ff90 	bl	8008b08 <_sbrk_r>
 8006be8:	4581      	cmp	r9, r0
 8006bea:	d142      	bne.n	8006c72 <_malloc_r+0xea>
 8006bec:	6821      	ldr	r1, [r4, #0]
 8006bee:	1a6d      	subs	r5, r5, r1
 8006bf0:	4629      	mov	r1, r5
 8006bf2:	4630      	mov	r0, r6
 8006bf4:	f7ff ffa6 	bl	8006b44 <sbrk_aligned>
 8006bf8:	3001      	adds	r0, #1
 8006bfa:	d03a      	beq.n	8006c72 <_malloc_r+0xea>
 8006bfc:	6823      	ldr	r3, [r4, #0]
 8006bfe:	442b      	add	r3, r5
 8006c00:	6023      	str	r3, [r4, #0]
 8006c02:	f8d8 3000 	ldr.w	r3, [r8]
 8006c06:	685a      	ldr	r2, [r3, #4]
 8006c08:	bb62      	cbnz	r2, 8006c64 <_malloc_r+0xdc>
 8006c0a:	f8c8 7000 	str.w	r7, [r8]
 8006c0e:	e00f      	b.n	8006c30 <_malloc_r+0xa8>
 8006c10:	6822      	ldr	r2, [r4, #0]
 8006c12:	1b52      	subs	r2, r2, r5
 8006c14:	d420      	bmi.n	8006c58 <_malloc_r+0xd0>
 8006c16:	2a0b      	cmp	r2, #11
 8006c18:	d917      	bls.n	8006c4a <_malloc_r+0xc2>
 8006c1a:	1961      	adds	r1, r4, r5
 8006c1c:	42a3      	cmp	r3, r4
 8006c1e:	6025      	str	r5, [r4, #0]
 8006c20:	bf18      	it	ne
 8006c22:	6059      	strne	r1, [r3, #4]
 8006c24:	6863      	ldr	r3, [r4, #4]
 8006c26:	bf08      	it	eq
 8006c28:	f8c8 1000 	streq.w	r1, [r8]
 8006c2c:	5162      	str	r2, [r4, r5]
 8006c2e:	604b      	str	r3, [r1, #4]
 8006c30:	4630      	mov	r0, r6
 8006c32:	f000 f82f 	bl	8006c94 <__malloc_unlock>
 8006c36:	f104 000b 	add.w	r0, r4, #11
 8006c3a:	1d23      	adds	r3, r4, #4
 8006c3c:	f020 0007 	bic.w	r0, r0, #7
 8006c40:	1ac2      	subs	r2, r0, r3
 8006c42:	bf1c      	itt	ne
 8006c44:	1a1b      	subne	r3, r3, r0
 8006c46:	50a3      	strne	r3, [r4, r2]
 8006c48:	e7af      	b.n	8006baa <_malloc_r+0x22>
 8006c4a:	6862      	ldr	r2, [r4, #4]
 8006c4c:	42a3      	cmp	r3, r4
 8006c4e:	bf0c      	ite	eq
 8006c50:	f8c8 2000 	streq.w	r2, [r8]
 8006c54:	605a      	strne	r2, [r3, #4]
 8006c56:	e7eb      	b.n	8006c30 <_malloc_r+0xa8>
 8006c58:	4623      	mov	r3, r4
 8006c5a:	6864      	ldr	r4, [r4, #4]
 8006c5c:	e7ae      	b.n	8006bbc <_malloc_r+0x34>
 8006c5e:	463c      	mov	r4, r7
 8006c60:	687f      	ldr	r7, [r7, #4]
 8006c62:	e7b6      	b.n	8006bd2 <_malloc_r+0x4a>
 8006c64:	461a      	mov	r2, r3
 8006c66:	685b      	ldr	r3, [r3, #4]
 8006c68:	42a3      	cmp	r3, r4
 8006c6a:	d1fb      	bne.n	8006c64 <_malloc_r+0xdc>
 8006c6c:	2300      	movs	r3, #0
 8006c6e:	6053      	str	r3, [r2, #4]
 8006c70:	e7de      	b.n	8006c30 <_malloc_r+0xa8>
 8006c72:	230c      	movs	r3, #12
 8006c74:	6033      	str	r3, [r6, #0]
 8006c76:	4630      	mov	r0, r6
 8006c78:	f000 f80c 	bl	8006c94 <__malloc_unlock>
 8006c7c:	e794      	b.n	8006ba8 <_malloc_r+0x20>
 8006c7e:	6005      	str	r5, [r0, #0]
 8006c80:	e7d6      	b.n	8006c30 <_malloc_r+0xa8>
 8006c82:	bf00      	nop
 8006c84:	2000042c 	.word	0x2000042c

08006c88 <__malloc_lock>:
 8006c88:	4801      	ldr	r0, [pc, #4]	@ (8006c90 <__malloc_lock+0x8>)
 8006c8a:	f7ff b8a6 	b.w	8005dda <__retarget_lock_acquire_recursive>
 8006c8e:	bf00      	nop
 8006c90:	20000424 	.word	0x20000424

08006c94 <__malloc_unlock>:
 8006c94:	4801      	ldr	r0, [pc, #4]	@ (8006c9c <__malloc_unlock+0x8>)
 8006c96:	f7ff b8a1 	b.w	8005ddc <__retarget_lock_release_recursive>
 8006c9a:	bf00      	nop
 8006c9c:	20000424 	.word	0x20000424

08006ca0 <_Balloc>:
 8006ca0:	b570      	push	{r4, r5, r6, lr}
 8006ca2:	69c6      	ldr	r6, [r0, #28]
 8006ca4:	4604      	mov	r4, r0
 8006ca6:	460d      	mov	r5, r1
 8006ca8:	b976      	cbnz	r6, 8006cc8 <_Balloc+0x28>
 8006caa:	2010      	movs	r0, #16
 8006cac:	f7ff ff42 	bl	8006b34 <malloc>
 8006cb0:	4602      	mov	r2, r0
 8006cb2:	61e0      	str	r0, [r4, #28]
 8006cb4:	b920      	cbnz	r0, 8006cc0 <_Balloc+0x20>
 8006cb6:	4b18      	ldr	r3, [pc, #96]	@ (8006d18 <_Balloc+0x78>)
 8006cb8:	4818      	ldr	r0, [pc, #96]	@ (8006d1c <_Balloc+0x7c>)
 8006cba:	216b      	movs	r1, #107	@ 0x6b
 8006cbc:	f001 ff4c 	bl	8008b58 <__assert_func>
 8006cc0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006cc4:	6006      	str	r6, [r0, #0]
 8006cc6:	60c6      	str	r6, [r0, #12]
 8006cc8:	69e6      	ldr	r6, [r4, #28]
 8006cca:	68f3      	ldr	r3, [r6, #12]
 8006ccc:	b183      	cbz	r3, 8006cf0 <_Balloc+0x50>
 8006cce:	69e3      	ldr	r3, [r4, #28]
 8006cd0:	68db      	ldr	r3, [r3, #12]
 8006cd2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006cd6:	b9b8      	cbnz	r0, 8006d08 <_Balloc+0x68>
 8006cd8:	2101      	movs	r1, #1
 8006cda:	fa01 f605 	lsl.w	r6, r1, r5
 8006cde:	1d72      	adds	r2, r6, #5
 8006ce0:	0092      	lsls	r2, r2, #2
 8006ce2:	4620      	mov	r0, r4
 8006ce4:	f001 ff56 	bl	8008b94 <_calloc_r>
 8006ce8:	b160      	cbz	r0, 8006d04 <_Balloc+0x64>
 8006cea:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006cee:	e00e      	b.n	8006d0e <_Balloc+0x6e>
 8006cf0:	2221      	movs	r2, #33	@ 0x21
 8006cf2:	2104      	movs	r1, #4
 8006cf4:	4620      	mov	r0, r4
 8006cf6:	f001 ff4d 	bl	8008b94 <_calloc_r>
 8006cfa:	69e3      	ldr	r3, [r4, #28]
 8006cfc:	60f0      	str	r0, [r6, #12]
 8006cfe:	68db      	ldr	r3, [r3, #12]
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d1e4      	bne.n	8006cce <_Balloc+0x2e>
 8006d04:	2000      	movs	r0, #0
 8006d06:	bd70      	pop	{r4, r5, r6, pc}
 8006d08:	6802      	ldr	r2, [r0, #0]
 8006d0a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006d0e:	2300      	movs	r3, #0
 8006d10:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006d14:	e7f7      	b.n	8006d06 <_Balloc+0x66>
 8006d16:	bf00      	nop
 8006d18:	08009556 	.word	0x08009556
 8006d1c:	080095d6 	.word	0x080095d6

08006d20 <_Bfree>:
 8006d20:	b570      	push	{r4, r5, r6, lr}
 8006d22:	69c6      	ldr	r6, [r0, #28]
 8006d24:	4605      	mov	r5, r0
 8006d26:	460c      	mov	r4, r1
 8006d28:	b976      	cbnz	r6, 8006d48 <_Bfree+0x28>
 8006d2a:	2010      	movs	r0, #16
 8006d2c:	f7ff ff02 	bl	8006b34 <malloc>
 8006d30:	4602      	mov	r2, r0
 8006d32:	61e8      	str	r0, [r5, #28]
 8006d34:	b920      	cbnz	r0, 8006d40 <_Bfree+0x20>
 8006d36:	4b09      	ldr	r3, [pc, #36]	@ (8006d5c <_Bfree+0x3c>)
 8006d38:	4809      	ldr	r0, [pc, #36]	@ (8006d60 <_Bfree+0x40>)
 8006d3a:	218f      	movs	r1, #143	@ 0x8f
 8006d3c:	f001 ff0c 	bl	8008b58 <__assert_func>
 8006d40:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006d44:	6006      	str	r6, [r0, #0]
 8006d46:	60c6      	str	r6, [r0, #12]
 8006d48:	b13c      	cbz	r4, 8006d5a <_Bfree+0x3a>
 8006d4a:	69eb      	ldr	r3, [r5, #28]
 8006d4c:	6862      	ldr	r2, [r4, #4]
 8006d4e:	68db      	ldr	r3, [r3, #12]
 8006d50:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006d54:	6021      	str	r1, [r4, #0]
 8006d56:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006d5a:	bd70      	pop	{r4, r5, r6, pc}
 8006d5c:	08009556 	.word	0x08009556
 8006d60:	080095d6 	.word	0x080095d6

08006d64 <__multadd>:
 8006d64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d68:	690d      	ldr	r5, [r1, #16]
 8006d6a:	4607      	mov	r7, r0
 8006d6c:	460c      	mov	r4, r1
 8006d6e:	461e      	mov	r6, r3
 8006d70:	f101 0c14 	add.w	ip, r1, #20
 8006d74:	2000      	movs	r0, #0
 8006d76:	f8dc 3000 	ldr.w	r3, [ip]
 8006d7a:	b299      	uxth	r1, r3
 8006d7c:	fb02 6101 	mla	r1, r2, r1, r6
 8006d80:	0c1e      	lsrs	r6, r3, #16
 8006d82:	0c0b      	lsrs	r3, r1, #16
 8006d84:	fb02 3306 	mla	r3, r2, r6, r3
 8006d88:	b289      	uxth	r1, r1
 8006d8a:	3001      	adds	r0, #1
 8006d8c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006d90:	4285      	cmp	r5, r0
 8006d92:	f84c 1b04 	str.w	r1, [ip], #4
 8006d96:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006d9a:	dcec      	bgt.n	8006d76 <__multadd+0x12>
 8006d9c:	b30e      	cbz	r6, 8006de2 <__multadd+0x7e>
 8006d9e:	68a3      	ldr	r3, [r4, #8]
 8006da0:	42ab      	cmp	r3, r5
 8006da2:	dc19      	bgt.n	8006dd8 <__multadd+0x74>
 8006da4:	6861      	ldr	r1, [r4, #4]
 8006da6:	4638      	mov	r0, r7
 8006da8:	3101      	adds	r1, #1
 8006daa:	f7ff ff79 	bl	8006ca0 <_Balloc>
 8006dae:	4680      	mov	r8, r0
 8006db0:	b928      	cbnz	r0, 8006dbe <__multadd+0x5a>
 8006db2:	4602      	mov	r2, r0
 8006db4:	4b0c      	ldr	r3, [pc, #48]	@ (8006de8 <__multadd+0x84>)
 8006db6:	480d      	ldr	r0, [pc, #52]	@ (8006dec <__multadd+0x88>)
 8006db8:	21ba      	movs	r1, #186	@ 0xba
 8006dba:	f001 fecd 	bl	8008b58 <__assert_func>
 8006dbe:	6922      	ldr	r2, [r4, #16]
 8006dc0:	3202      	adds	r2, #2
 8006dc2:	f104 010c 	add.w	r1, r4, #12
 8006dc6:	0092      	lsls	r2, r2, #2
 8006dc8:	300c      	adds	r0, #12
 8006dca:	f001 fead 	bl	8008b28 <memcpy>
 8006dce:	4621      	mov	r1, r4
 8006dd0:	4638      	mov	r0, r7
 8006dd2:	f7ff ffa5 	bl	8006d20 <_Bfree>
 8006dd6:	4644      	mov	r4, r8
 8006dd8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006ddc:	3501      	adds	r5, #1
 8006dde:	615e      	str	r6, [r3, #20]
 8006de0:	6125      	str	r5, [r4, #16]
 8006de2:	4620      	mov	r0, r4
 8006de4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006de8:	080095c5 	.word	0x080095c5
 8006dec:	080095d6 	.word	0x080095d6

08006df0 <__s2b>:
 8006df0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006df4:	460c      	mov	r4, r1
 8006df6:	4615      	mov	r5, r2
 8006df8:	461f      	mov	r7, r3
 8006dfa:	2209      	movs	r2, #9
 8006dfc:	3308      	adds	r3, #8
 8006dfe:	4606      	mov	r6, r0
 8006e00:	fb93 f3f2 	sdiv	r3, r3, r2
 8006e04:	2100      	movs	r1, #0
 8006e06:	2201      	movs	r2, #1
 8006e08:	429a      	cmp	r2, r3
 8006e0a:	db09      	blt.n	8006e20 <__s2b+0x30>
 8006e0c:	4630      	mov	r0, r6
 8006e0e:	f7ff ff47 	bl	8006ca0 <_Balloc>
 8006e12:	b940      	cbnz	r0, 8006e26 <__s2b+0x36>
 8006e14:	4602      	mov	r2, r0
 8006e16:	4b19      	ldr	r3, [pc, #100]	@ (8006e7c <__s2b+0x8c>)
 8006e18:	4819      	ldr	r0, [pc, #100]	@ (8006e80 <__s2b+0x90>)
 8006e1a:	21d3      	movs	r1, #211	@ 0xd3
 8006e1c:	f001 fe9c 	bl	8008b58 <__assert_func>
 8006e20:	0052      	lsls	r2, r2, #1
 8006e22:	3101      	adds	r1, #1
 8006e24:	e7f0      	b.n	8006e08 <__s2b+0x18>
 8006e26:	9b08      	ldr	r3, [sp, #32]
 8006e28:	6143      	str	r3, [r0, #20]
 8006e2a:	2d09      	cmp	r5, #9
 8006e2c:	f04f 0301 	mov.w	r3, #1
 8006e30:	6103      	str	r3, [r0, #16]
 8006e32:	dd16      	ble.n	8006e62 <__s2b+0x72>
 8006e34:	f104 0909 	add.w	r9, r4, #9
 8006e38:	46c8      	mov	r8, r9
 8006e3a:	442c      	add	r4, r5
 8006e3c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8006e40:	4601      	mov	r1, r0
 8006e42:	3b30      	subs	r3, #48	@ 0x30
 8006e44:	220a      	movs	r2, #10
 8006e46:	4630      	mov	r0, r6
 8006e48:	f7ff ff8c 	bl	8006d64 <__multadd>
 8006e4c:	45a0      	cmp	r8, r4
 8006e4e:	d1f5      	bne.n	8006e3c <__s2b+0x4c>
 8006e50:	f1a5 0408 	sub.w	r4, r5, #8
 8006e54:	444c      	add	r4, r9
 8006e56:	1b2d      	subs	r5, r5, r4
 8006e58:	1963      	adds	r3, r4, r5
 8006e5a:	42bb      	cmp	r3, r7
 8006e5c:	db04      	blt.n	8006e68 <__s2b+0x78>
 8006e5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006e62:	340a      	adds	r4, #10
 8006e64:	2509      	movs	r5, #9
 8006e66:	e7f6      	b.n	8006e56 <__s2b+0x66>
 8006e68:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006e6c:	4601      	mov	r1, r0
 8006e6e:	3b30      	subs	r3, #48	@ 0x30
 8006e70:	220a      	movs	r2, #10
 8006e72:	4630      	mov	r0, r6
 8006e74:	f7ff ff76 	bl	8006d64 <__multadd>
 8006e78:	e7ee      	b.n	8006e58 <__s2b+0x68>
 8006e7a:	bf00      	nop
 8006e7c:	080095c5 	.word	0x080095c5
 8006e80:	080095d6 	.word	0x080095d6

08006e84 <__hi0bits>:
 8006e84:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006e88:	4603      	mov	r3, r0
 8006e8a:	bf36      	itet	cc
 8006e8c:	0403      	lslcc	r3, r0, #16
 8006e8e:	2000      	movcs	r0, #0
 8006e90:	2010      	movcc	r0, #16
 8006e92:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006e96:	bf3c      	itt	cc
 8006e98:	021b      	lslcc	r3, r3, #8
 8006e9a:	3008      	addcc	r0, #8
 8006e9c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006ea0:	bf3c      	itt	cc
 8006ea2:	011b      	lslcc	r3, r3, #4
 8006ea4:	3004      	addcc	r0, #4
 8006ea6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006eaa:	bf3c      	itt	cc
 8006eac:	009b      	lslcc	r3, r3, #2
 8006eae:	3002      	addcc	r0, #2
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	db05      	blt.n	8006ec0 <__hi0bits+0x3c>
 8006eb4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006eb8:	f100 0001 	add.w	r0, r0, #1
 8006ebc:	bf08      	it	eq
 8006ebe:	2020      	moveq	r0, #32
 8006ec0:	4770      	bx	lr

08006ec2 <__lo0bits>:
 8006ec2:	6803      	ldr	r3, [r0, #0]
 8006ec4:	4602      	mov	r2, r0
 8006ec6:	f013 0007 	ands.w	r0, r3, #7
 8006eca:	d00b      	beq.n	8006ee4 <__lo0bits+0x22>
 8006ecc:	07d9      	lsls	r1, r3, #31
 8006ece:	d421      	bmi.n	8006f14 <__lo0bits+0x52>
 8006ed0:	0798      	lsls	r0, r3, #30
 8006ed2:	bf49      	itett	mi
 8006ed4:	085b      	lsrmi	r3, r3, #1
 8006ed6:	089b      	lsrpl	r3, r3, #2
 8006ed8:	2001      	movmi	r0, #1
 8006eda:	6013      	strmi	r3, [r2, #0]
 8006edc:	bf5c      	itt	pl
 8006ede:	6013      	strpl	r3, [r2, #0]
 8006ee0:	2002      	movpl	r0, #2
 8006ee2:	4770      	bx	lr
 8006ee4:	b299      	uxth	r1, r3
 8006ee6:	b909      	cbnz	r1, 8006eec <__lo0bits+0x2a>
 8006ee8:	0c1b      	lsrs	r3, r3, #16
 8006eea:	2010      	movs	r0, #16
 8006eec:	b2d9      	uxtb	r1, r3
 8006eee:	b909      	cbnz	r1, 8006ef4 <__lo0bits+0x32>
 8006ef0:	3008      	adds	r0, #8
 8006ef2:	0a1b      	lsrs	r3, r3, #8
 8006ef4:	0719      	lsls	r1, r3, #28
 8006ef6:	bf04      	itt	eq
 8006ef8:	091b      	lsreq	r3, r3, #4
 8006efa:	3004      	addeq	r0, #4
 8006efc:	0799      	lsls	r1, r3, #30
 8006efe:	bf04      	itt	eq
 8006f00:	089b      	lsreq	r3, r3, #2
 8006f02:	3002      	addeq	r0, #2
 8006f04:	07d9      	lsls	r1, r3, #31
 8006f06:	d403      	bmi.n	8006f10 <__lo0bits+0x4e>
 8006f08:	085b      	lsrs	r3, r3, #1
 8006f0a:	f100 0001 	add.w	r0, r0, #1
 8006f0e:	d003      	beq.n	8006f18 <__lo0bits+0x56>
 8006f10:	6013      	str	r3, [r2, #0]
 8006f12:	4770      	bx	lr
 8006f14:	2000      	movs	r0, #0
 8006f16:	4770      	bx	lr
 8006f18:	2020      	movs	r0, #32
 8006f1a:	4770      	bx	lr

08006f1c <__i2b>:
 8006f1c:	b510      	push	{r4, lr}
 8006f1e:	460c      	mov	r4, r1
 8006f20:	2101      	movs	r1, #1
 8006f22:	f7ff febd 	bl	8006ca0 <_Balloc>
 8006f26:	4602      	mov	r2, r0
 8006f28:	b928      	cbnz	r0, 8006f36 <__i2b+0x1a>
 8006f2a:	4b05      	ldr	r3, [pc, #20]	@ (8006f40 <__i2b+0x24>)
 8006f2c:	4805      	ldr	r0, [pc, #20]	@ (8006f44 <__i2b+0x28>)
 8006f2e:	f240 1145 	movw	r1, #325	@ 0x145
 8006f32:	f001 fe11 	bl	8008b58 <__assert_func>
 8006f36:	2301      	movs	r3, #1
 8006f38:	6144      	str	r4, [r0, #20]
 8006f3a:	6103      	str	r3, [r0, #16]
 8006f3c:	bd10      	pop	{r4, pc}
 8006f3e:	bf00      	nop
 8006f40:	080095c5 	.word	0x080095c5
 8006f44:	080095d6 	.word	0x080095d6

08006f48 <__multiply>:
 8006f48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f4c:	4617      	mov	r7, r2
 8006f4e:	690a      	ldr	r2, [r1, #16]
 8006f50:	693b      	ldr	r3, [r7, #16]
 8006f52:	429a      	cmp	r2, r3
 8006f54:	bfa8      	it	ge
 8006f56:	463b      	movge	r3, r7
 8006f58:	4689      	mov	r9, r1
 8006f5a:	bfa4      	itt	ge
 8006f5c:	460f      	movge	r7, r1
 8006f5e:	4699      	movge	r9, r3
 8006f60:	693d      	ldr	r5, [r7, #16]
 8006f62:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006f66:	68bb      	ldr	r3, [r7, #8]
 8006f68:	6879      	ldr	r1, [r7, #4]
 8006f6a:	eb05 060a 	add.w	r6, r5, sl
 8006f6e:	42b3      	cmp	r3, r6
 8006f70:	b085      	sub	sp, #20
 8006f72:	bfb8      	it	lt
 8006f74:	3101      	addlt	r1, #1
 8006f76:	f7ff fe93 	bl	8006ca0 <_Balloc>
 8006f7a:	b930      	cbnz	r0, 8006f8a <__multiply+0x42>
 8006f7c:	4602      	mov	r2, r0
 8006f7e:	4b41      	ldr	r3, [pc, #260]	@ (8007084 <__multiply+0x13c>)
 8006f80:	4841      	ldr	r0, [pc, #260]	@ (8007088 <__multiply+0x140>)
 8006f82:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006f86:	f001 fde7 	bl	8008b58 <__assert_func>
 8006f8a:	f100 0414 	add.w	r4, r0, #20
 8006f8e:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8006f92:	4623      	mov	r3, r4
 8006f94:	2200      	movs	r2, #0
 8006f96:	4573      	cmp	r3, lr
 8006f98:	d320      	bcc.n	8006fdc <__multiply+0x94>
 8006f9a:	f107 0814 	add.w	r8, r7, #20
 8006f9e:	f109 0114 	add.w	r1, r9, #20
 8006fa2:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8006fa6:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8006faa:	9302      	str	r3, [sp, #8]
 8006fac:	1beb      	subs	r3, r5, r7
 8006fae:	3b15      	subs	r3, #21
 8006fb0:	f023 0303 	bic.w	r3, r3, #3
 8006fb4:	3304      	adds	r3, #4
 8006fb6:	3715      	adds	r7, #21
 8006fb8:	42bd      	cmp	r5, r7
 8006fba:	bf38      	it	cc
 8006fbc:	2304      	movcc	r3, #4
 8006fbe:	9301      	str	r3, [sp, #4]
 8006fc0:	9b02      	ldr	r3, [sp, #8]
 8006fc2:	9103      	str	r1, [sp, #12]
 8006fc4:	428b      	cmp	r3, r1
 8006fc6:	d80c      	bhi.n	8006fe2 <__multiply+0x9a>
 8006fc8:	2e00      	cmp	r6, #0
 8006fca:	dd03      	ble.n	8006fd4 <__multiply+0x8c>
 8006fcc:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d055      	beq.n	8007080 <__multiply+0x138>
 8006fd4:	6106      	str	r6, [r0, #16]
 8006fd6:	b005      	add	sp, #20
 8006fd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006fdc:	f843 2b04 	str.w	r2, [r3], #4
 8006fe0:	e7d9      	b.n	8006f96 <__multiply+0x4e>
 8006fe2:	f8b1 a000 	ldrh.w	sl, [r1]
 8006fe6:	f1ba 0f00 	cmp.w	sl, #0
 8006fea:	d01f      	beq.n	800702c <__multiply+0xe4>
 8006fec:	46c4      	mov	ip, r8
 8006fee:	46a1      	mov	r9, r4
 8006ff0:	2700      	movs	r7, #0
 8006ff2:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006ff6:	f8d9 3000 	ldr.w	r3, [r9]
 8006ffa:	fa1f fb82 	uxth.w	fp, r2
 8006ffe:	b29b      	uxth	r3, r3
 8007000:	fb0a 330b 	mla	r3, sl, fp, r3
 8007004:	443b      	add	r3, r7
 8007006:	f8d9 7000 	ldr.w	r7, [r9]
 800700a:	0c12      	lsrs	r2, r2, #16
 800700c:	0c3f      	lsrs	r7, r7, #16
 800700e:	fb0a 7202 	mla	r2, sl, r2, r7
 8007012:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8007016:	b29b      	uxth	r3, r3
 8007018:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800701c:	4565      	cmp	r5, ip
 800701e:	f849 3b04 	str.w	r3, [r9], #4
 8007022:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8007026:	d8e4      	bhi.n	8006ff2 <__multiply+0xaa>
 8007028:	9b01      	ldr	r3, [sp, #4]
 800702a:	50e7      	str	r7, [r4, r3]
 800702c:	9b03      	ldr	r3, [sp, #12]
 800702e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007032:	3104      	adds	r1, #4
 8007034:	f1b9 0f00 	cmp.w	r9, #0
 8007038:	d020      	beq.n	800707c <__multiply+0x134>
 800703a:	6823      	ldr	r3, [r4, #0]
 800703c:	4647      	mov	r7, r8
 800703e:	46a4      	mov	ip, r4
 8007040:	f04f 0a00 	mov.w	sl, #0
 8007044:	f8b7 b000 	ldrh.w	fp, [r7]
 8007048:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800704c:	fb09 220b 	mla	r2, r9, fp, r2
 8007050:	4452      	add	r2, sl
 8007052:	b29b      	uxth	r3, r3
 8007054:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007058:	f84c 3b04 	str.w	r3, [ip], #4
 800705c:	f857 3b04 	ldr.w	r3, [r7], #4
 8007060:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007064:	f8bc 3000 	ldrh.w	r3, [ip]
 8007068:	fb09 330a 	mla	r3, r9, sl, r3
 800706c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8007070:	42bd      	cmp	r5, r7
 8007072:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007076:	d8e5      	bhi.n	8007044 <__multiply+0xfc>
 8007078:	9a01      	ldr	r2, [sp, #4]
 800707a:	50a3      	str	r3, [r4, r2]
 800707c:	3404      	adds	r4, #4
 800707e:	e79f      	b.n	8006fc0 <__multiply+0x78>
 8007080:	3e01      	subs	r6, #1
 8007082:	e7a1      	b.n	8006fc8 <__multiply+0x80>
 8007084:	080095c5 	.word	0x080095c5
 8007088:	080095d6 	.word	0x080095d6

0800708c <__pow5mult>:
 800708c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007090:	4615      	mov	r5, r2
 8007092:	f012 0203 	ands.w	r2, r2, #3
 8007096:	4607      	mov	r7, r0
 8007098:	460e      	mov	r6, r1
 800709a:	d007      	beq.n	80070ac <__pow5mult+0x20>
 800709c:	4c25      	ldr	r4, [pc, #148]	@ (8007134 <__pow5mult+0xa8>)
 800709e:	3a01      	subs	r2, #1
 80070a0:	2300      	movs	r3, #0
 80070a2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80070a6:	f7ff fe5d 	bl	8006d64 <__multadd>
 80070aa:	4606      	mov	r6, r0
 80070ac:	10ad      	asrs	r5, r5, #2
 80070ae:	d03d      	beq.n	800712c <__pow5mult+0xa0>
 80070b0:	69fc      	ldr	r4, [r7, #28]
 80070b2:	b97c      	cbnz	r4, 80070d4 <__pow5mult+0x48>
 80070b4:	2010      	movs	r0, #16
 80070b6:	f7ff fd3d 	bl	8006b34 <malloc>
 80070ba:	4602      	mov	r2, r0
 80070bc:	61f8      	str	r0, [r7, #28]
 80070be:	b928      	cbnz	r0, 80070cc <__pow5mult+0x40>
 80070c0:	4b1d      	ldr	r3, [pc, #116]	@ (8007138 <__pow5mult+0xac>)
 80070c2:	481e      	ldr	r0, [pc, #120]	@ (800713c <__pow5mult+0xb0>)
 80070c4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80070c8:	f001 fd46 	bl	8008b58 <__assert_func>
 80070cc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80070d0:	6004      	str	r4, [r0, #0]
 80070d2:	60c4      	str	r4, [r0, #12]
 80070d4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80070d8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80070dc:	b94c      	cbnz	r4, 80070f2 <__pow5mult+0x66>
 80070de:	f240 2171 	movw	r1, #625	@ 0x271
 80070e2:	4638      	mov	r0, r7
 80070e4:	f7ff ff1a 	bl	8006f1c <__i2b>
 80070e8:	2300      	movs	r3, #0
 80070ea:	f8c8 0008 	str.w	r0, [r8, #8]
 80070ee:	4604      	mov	r4, r0
 80070f0:	6003      	str	r3, [r0, #0]
 80070f2:	f04f 0900 	mov.w	r9, #0
 80070f6:	07eb      	lsls	r3, r5, #31
 80070f8:	d50a      	bpl.n	8007110 <__pow5mult+0x84>
 80070fa:	4631      	mov	r1, r6
 80070fc:	4622      	mov	r2, r4
 80070fe:	4638      	mov	r0, r7
 8007100:	f7ff ff22 	bl	8006f48 <__multiply>
 8007104:	4631      	mov	r1, r6
 8007106:	4680      	mov	r8, r0
 8007108:	4638      	mov	r0, r7
 800710a:	f7ff fe09 	bl	8006d20 <_Bfree>
 800710e:	4646      	mov	r6, r8
 8007110:	106d      	asrs	r5, r5, #1
 8007112:	d00b      	beq.n	800712c <__pow5mult+0xa0>
 8007114:	6820      	ldr	r0, [r4, #0]
 8007116:	b938      	cbnz	r0, 8007128 <__pow5mult+0x9c>
 8007118:	4622      	mov	r2, r4
 800711a:	4621      	mov	r1, r4
 800711c:	4638      	mov	r0, r7
 800711e:	f7ff ff13 	bl	8006f48 <__multiply>
 8007122:	6020      	str	r0, [r4, #0]
 8007124:	f8c0 9000 	str.w	r9, [r0]
 8007128:	4604      	mov	r4, r0
 800712a:	e7e4      	b.n	80070f6 <__pow5mult+0x6a>
 800712c:	4630      	mov	r0, r6
 800712e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007132:	bf00      	nop
 8007134:	080096e8 	.word	0x080096e8
 8007138:	08009556 	.word	0x08009556
 800713c:	080095d6 	.word	0x080095d6

08007140 <__lshift>:
 8007140:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007144:	460c      	mov	r4, r1
 8007146:	6849      	ldr	r1, [r1, #4]
 8007148:	6923      	ldr	r3, [r4, #16]
 800714a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800714e:	68a3      	ldr	r3, [r4, #8]
 8007150:	4607      	mov	r7, r0
 8007152:	4691      	mov	r9, r2
 8007154:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007158:	f108 0601 	add.w	r6, r8, #1
 800715c:	42b3      	cmp	r3, r6
 800715e:	db0b      	blt.n	8007178 <__lshift+0x38>
 8007160:	4638      	mov	r0, r7
 8007162:	f7ff fd9d 	bl	8006ca0 <_Balloc>
 8007166:	4605      	mov	r5, r0
 8007168:	b948      	cbnz	r0, 800717e <__lshift+0x3e>
 800716a:	4602      	mov	r2, r0
 800716c:	4b28      	ldr	r3, [pc, #160]	@ (8007210 <__lshift+0xd0>)
 800716e:	4829      	ldr	r0, [pc, #164]	@ (8007214 <__lshift+0xd4>)
 8007170:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007174:	f001 fcf0 	bl	8008b58 <__assert_func>
 8007178:	3101      	adds	r1, #1
 800717a:	005b      	lsls	r3, r3, #1
 800717c:	e7ee      	b.n	800715c <__lshift+0x1c>
 800717e:	2300      	movs	r3, #0
 8007180:	f100 0114 	add.w	r1, r0, #20
 8007184:	f100 0210 	add.w	r2, r0, #16
 8007188:	4618      	mov	r0, r3
 800718a:	4553      	cmp	r3, sl
 800718c:	db33      	blt.n	80071f6 <__lshift+0xb6>
 800718e:	6920      	ldr	r0, [r4, #16]
 8007190:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007194:	f104 0314 	add.w	r3, r4, #20
 8007198:	f019 091f 	ands.w	r9, r9, #31
 800719c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80071a0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80071a4:	d02b      	beq.n	80071fe <__lshift+0xbe>
 80071a6:	f1c9 0e20 	rsb	lr, r9, #32
 80071aa:	468a      	mov	sl, r1
 80071ac:	2200      	movs	r2, #0
 80071ae:	6818      	ldr	r0, [r3, #0]
 80071b0:	fa00 f009 	lsl.w	r0, r0, r9
 80071b4:	4310      	orrs	r0, r2
 80071b6:	f84a 0b04 	str.w	r0, [sl], #4
 80071ba:	f853 2b04 	ldr.w	r2, [r3], #4
 80071be:	459c      	cmp	ip, r3
 80071c0:	fa22 f20e 	lsr.w	r2, r2, lr
 80071c4:	d8f3      	bhi.n	80071ae <__lshift+0x6e>
 80071c6:	ebac 0304 	sub.w	r3, ip, r4
 80071ca:	3b15      	subs	r3, #21
 80071cc:	f023 0303 	bic.w	r3, r3, #3
 80071d0:	3304      	adds	r3, #4
 80071d2:	f104 0015 	add.w	r0, r4, #21
 80071d6:	4560      	cmp	r0, ip
 80071d8:	bf88      	it	hi
 80071da:	2304      	movhi	r3, #4
 80071dc:	50ca      	str	r2, [r1, r3]
 80071de:	b10a      	cbz	r2, 80071e4 <__lshift+0xa4>
 80071e0:	f108 0602 	add.w	r6, r8, #2
 80071e4:	3e01      	subs	r6, #1
 80071e6:	4638      	mov	r0, r7
 80071e8:	612e      	str	r6, [r5, #16]
 80071ea:	4621      	mov	r1, r4
 80071ec:	f7ff fd98 	bl	8006d20 <_Bfree>
 80071f0:	4628      	mov	r0, r5
 80071f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80071f6:	f842 0f04 	str.w	r0, [r2, #4]!
 80071fa:	3301      	adds	r3, #1
 80071fc:	e7c5      	b.n	800718a <__lshift+0x4a>
 80071fe:	3904      	subs	r1, #4
 8007200:	f853 2b04 	ldr.w	r2, [r3], #4
 8007204:	f841 2f04 	str.w	r2, [r1, #4]!
 8007208:	459c      	cmp	ip, r3
 800720a:	d8f9      	bhi.n	8007200 <__lshift+0xc0>
 800720c:	e7ea      	b.n	80071e4 <__lshift+0xa4>
 800720e:	bf00      	nop
 8007210:	080095c5 	.word	0x080095c5
 8007214:	080095d6 	.word	0x080095d6

08007218 <__mcmp>:
 8007218:	690a      	ldr	r2, [r1, #16]
 800721a:	4603      	mov	r3, r0
 800721c:	6900      	ldr	r0, [r0, #16]
 800721e:	1a80      	subs	r0, r0, r2
 8007220:	b530      	push	{r4, r5, lr}
 8007222:	d10e      	bne.n	8007242 <__mcmp+0x2a>
 8007224:	3314      	adds	r3, #20
 8007226:	3114      	adds	r1, #20
 8007228:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800722c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007230:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007234:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007238:	4295      	cmp	r5, r2
 800723a:	d003      	beq.n	8007244 <__mcmp+0x2c>
 800723c:	d205      	bcs.n	800724a <__mcmp+0x32>
 800723e:	f04f 30ff 	mov.w	r0, #4294967295
 8007242:	bd30      	pop	{r4, r5, pc}
 8007244:	42a3      	cmp	r3, r4
 8007246:	d3f3      	bcc.n	8007230 <__mcmp+0x18>
 8007248:	e7fb      	b.n	8007242 <__mcmp+0x2a>
 800724a:	2001      	movs	r0, #1
 800724c:	e7f9      	b.n	8007242 <__mcmp+0x2a>
	...

08007250 <__mdiff>:
 8007250:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007254:	4689      	mov	r9, r1
 8007256:	4606      	mov	r6, r0
 8007258:	4611      	mov	r1, r2
 800725a:	4648      	mov	r0, r9
 800725c:	4614      	mov	r4, r2
 800725e:	f7ff ffdb 	bl	8007218 <__mcmp>
 8007262:	1e05      	subs	r5, r0, #0
 8007264:	d112      	bne.n	800728c <__mdiff+0x3c>
 8007266:	4629      	mov	r1, r5
 8007268:	4630      	mov	r0, r6
 800726a:	f7ff fd19 	bl	8006ca0 <_Balloc>
 800726e:	4602      	mov	r2, r0
 8007270:	b928      	cbnz	r0, 800727e <__mdiff+0x2e>
 8007272:	4b3f      	ldr	r3, [pc, #252]	@ (8007370 <__mdiff+0x120>)
 8007274:	f240 2137 	movw	r1, #567	@ 0x237
 8007278:	483e      	ldr	r0, [pc, #248]	@ (8007374 <__mdiff+0x124>)
 800727a:	f001 fc6d 	bl	8008b58 <__assert_func>
 800727e:	2301      	movs	r3, #1
 8007280:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007284:	4610      	mov	r0, r2
 8007286:	b003      	add	sp, #12
 8007288:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800728c:	bfbc      	itt	lt
 800728e:	464b      	movlt	r3, r9
 8007290:	46a1      	movlt	r9, r4
 8007292:	4630      	mov	r0, r6
 8007294:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007298:	bfba      	itte	lt
 800729a:	461c      	movlt	r4, r3
 800729c:	2501      	movlt	r5, #1
 800729e:	2500      	movge	r5, #0
 80072a0:	f7ff fcfe 	bl	8006ca0 <_Balloc>
 80072a4:	4602      	mov	r2, r0
 80072a6:	b918      	cbnz	r0, 80072b0 <__mdiff+0x60>
 80072a8:	4b31      	ldr	r3, [pc, #196]	@ (8007370 <__mdiff+0x120>)
 80072aa:	f240 2145 	movw	r1, #581	@ 0x245
 80072ae:	e7e3      	b.n	8007278 <__mdiff+0x28>
 80072b0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80072b4:	6926      	ldr	r6, [r4, #16]
 80072b6:	60c5      	str	r5, [r0, #12]
 80072b8:	f109 0310 	add.w	r3, r9, #16
 80072bc:	f109 0514 	add.w	r5, r9, #20
 80072c0:	f104 0e14 	add.w	lr, r4, #20
 80072c4:	f100 0b14 	add.w	fp, r0, #20
 80072c8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80072cc:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80072d0:	9301      	str	r3, [sp, #4]
 80072d2:	46d9      	mov	r9, fp
 80072d4:	f04f 0c00 	mov.w	ip, #0
 80072d8:	9b01      	ldr	r3, [sp, #4]
 80072da:	f85e 0b04 	ldr.w	r0, [lr], #4
 80072de:	f853 af04 	ldr.w	sl, [r3, #4]!
 80072e2:	9301      	str	r3, [sp, #4]
 80072e4:	fa1f f38a 	uxth.w	r3, sl
 80072e8:	4619      	mov	r1, r3
 80072ea:	b283      	uxth	r3, r0
 80072ec:	1acb      	subs	r3, r1, r3
 80072ee:	0c00      	lsrs	r0, r0, #16
 80072f0:	4463      	add	r3, ip
 80072f2:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80072f6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80072fa:	b29b      	uxth	r3, r3
 80072fc:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007300:	4576      	cmp	r6, lr
 8007302:	f849 3b04 	str.w	r3, [r9], #4
 8007306:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800730a:	d8e5      	bhi.n	80072d8 <__mdiff+0x88>
 800730c:	1b33      	subs	r3, r6, r4
 800730e:	3b15      	subs	r3, #21
 8007310:	f023 0303 	bic.w	r3, r3, #3
 8007314:	3415      	adds	r4, #21
 8007316:	3304      	adds	r3, #4
 8007318:	42a6      	cmp	r6, r4
 800731a:	bf38      	it	cc
 800731c:	2304      	movcc	r3, #4
 800731e:	441d      	add	r5, r3
 8007320:	445b      	add	r3, fp
 8007322:	461e      	mov	r6, r3
 8007324:	462c      	mov	r4, r5
 8007326:	4544      	cmp	r4, r8
 8007328:	d30e      	bcc.n	8007348 <__mdiff+0xf8>
 800732a:	f108 0103 	add.w	r1, r8, #3
 800732e:	1b49      	subs	r1, r1, r5
 8007330:	f021 0103 	bic.w	r1, r1, #3
 8007334:	3d03      	subs	r5, #3
 8007336:	45a8      	cmp	r8, r5
 8007338:	bf38      	it	cc
 800733a:	2100      	movcc	r1, #0
 800733c:	440b      	add	r3, r1
 800733e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007342:	b191      	cbz	r1, 800736a <__mdiff+0x11a>
 8007344:	6117      	str	r7, [r2, #16]
 8007346:	e79d      	b.n	8007284 <__mdiff+0x34>
 8007348:	f854 1b04 	ldr.w	r1, [r4], #4
 800734c:	46e6      	mov	lr, ip
 800734e:	0c08      	lsrs	r0, r1, #16
 8007350:	fa1c fc81 	uxtah	ip, ip, r1
 8007354:	4471      	add	r1, lr
 8007356:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800735a:	b289      	uxth	r1, r1
 800735c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007360:	f846 1b04 	str.w	r1, [r6], #4
 8007364:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007368:	e7dd      	b.n	8007326 <__mdiff+0xd6>
 800736a:	3f01      	subs	r7, #1
 800736c:	e7e7      	b.n	800733e <__mdiff+0xee>
 800736e:	bf00      	nop
 8007370:	080095c5 	.word	0x080095c5
 8007374:	080095d6 	.word	0x080095d6

08007378 <__ulp>:
 8007378:	b082      	sub	sp, #8
 800737a:	ed8d 0b00 	vstr	d0, [sp]
 800737e:	9a01      	ldr	r2, [sp, #4]
 8007380:	4b0f      	ldr	r3, [pc, #60]	@ (80073c0 <__ulp+0x48>)
 8007382:	4013      	ands	r3, r2
 8007384:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8007388:	2b00      	cmp	r3, #0
 800738a:	dc08      	bgt.n	800739e <__ulp+0x26>
 800738c:	425b      	negs	r3, r3
 800738e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8007392:	ea4f 5223 	mov.w	r2, r3, asr #20
 8007396:	da04      	bge.n	80073a2 <__ulp+0x2a>
 8007398:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800739c:	4113      	asrs	r3, r2
 800739e:	2200      	movs	r2, #0
 80073a0:	e008      	b.n	80073b4 <__ulp+0x3c>
 80073a2:	f1a2 0314 	sub.w	r3, r2, #20
 80073a6:	2b1e      	cmp	r3, #30
 80073a8:	bfda      	itte	le
 80073aa:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 80073ae:	40da      	lsrle	r2, r3
 80073b0:	2201      	movgt	r2, #1
 80073b2:	2300      	movs	r3, #0
 80073b4:	4619      	mov	r1, r3
 80073b6:	4610      	mov	r0, r2
 80073b8:	ec41 0b10 	vmov	d0, r0, r1
 80073bc:	b002      	add	sp, #8
 80073be:	4770      	bx	lr
 80073c0:	7ff00000 	.word	0x7ff00000

080073c4 <__b2d>:
 80073c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80073c8:	6906      	ldr	r6, [r0, #16]
 80073ca:	f100 0814 	add.w	r8, r0, #20
 80073ce:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 80073d2:	1f37      	subs	r7, r6, #4
 80073d4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80073d8:	4610      	mov	r0, r2
 80073da:	f7ff fd53 	bl	8006e84 <__hi0bits>
 80073de:	f1c0 0320 	rsb	r3, r0, #32
 80073e2:	280a      	cmp	r0, #10
 80073e4:	600b      	str	r3, [r1, #0]
 80073e6:	491b      	ldr	r1, [pc, #108]	@ (8007454 <__b2d+0x90>)
 80073e8:	dc15      	bgt.n	8007416 <__b2d+0x52>
 80073ea:	f1c0 0c0b 	rsb	ip, r0, #11
 80073ee:	fa22 f30c 	lsr.w	r3, r2, ip
 80073f2:	45b8      	cmp	r8, r7
 80073f4:	ea43 0501 	orr.w	r5, r3, r1
 80073f8:	bf34      	ite	cc
 80073fa:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80073fe:	2300      	movcs	r3, #0
 8007400:	3015      	adds	r0, #21
 8007402:	fa02 f000 	lsl.w	r0, r2, r0
 8007406:	fa23 f30c 	lsr.w	r3, r3, ip
 800740a:	4303      	orrs	r3, r0
 800740c:	461c      	mov	r4, r3
 800740e:	ec45 4b10 	vmov	d0, r4, r5
 8007412:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007416:	45b8      	cmp	r8, r7
 8007418:	bf3a      	itte	cc
 800741a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800741e:	f1a6 0708 	subcc.w	r7, r6, #8
 8007422:	2300      	movcs	r3, #0
 8007424:	380b      	subs	r0, #11
 8007426:	d012      	beq.n	800744e <__b2d+0x8a>
 8007428:	f1c0 0120 	rsb	r1, r0, #32
 800742c:	fa23 f401 	lsr.w	r4, r3, r1
 8007430:	4082      	lsls	r2, r0
 8007432:	4322      	orrs	r2, r4
 8007434:	4547      	cmp	r7, r8
 8007436:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800743a:	bf8c      	ite	hi
 800743c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8007440:	2200      	movls	r2, #0
 8007442:	4083      	lsls	r3, r0
 8007444:	40ca      	lsrs	r2, r1
 8007446:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800744a:	4313      	orrs	r3, r2
 800744c:	e7de      	b.n	800740c <__b2d+0x48>
 800744e:	ea42 0501 	orr.w	r5, r2, r1
 8007452:	e7db      	b.n	800740c <__b2d+0x48>
 8007454:	3ff00000 	.word	0x3ff00000

08007458 <__d2b>:
 8007458:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800745c:	460f      	mov	r7, r1
 800745e:	2101      	movs	r1, #1
 8007460:	ec59 8b10 	vmov	r8, r9, d0
 8007464:	4616      	mov	r6, r2
 8007466:	f7ff fc1b 	bl	8006ca0 <_Balloc>
 800746a:	4604      	mov	r4, r0
 800746c:	b930      	cbnz	r0, 800747c <__d2b+0x24>
 800746e:	4602      	mov	r2, r0
 8007470:	4b23      	ldr	r3, [pc, #140]	@ (8007500 <__d2b+0xa8>)
 8007472:	4824      	ldr	r0, [pc, #144]	@ (8007504 <__d2b+0xac>)
 8007474:	f240 310f 	movw	r1, #783	@ 0x30f
 8007478:	f001 fb6e 	bl	8008b58 <__assert_func>
 800747c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007480:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007484:	b10d      	cbz	r5, 800748a <__d2b+0x32>
 8007486:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800748a:	9301      	str	r3, [sp, #4]
 800748c:	f1b8 0300 	subs.w	r3, r8, #0
 8007490:	d023      	beq.n	80074da <__d2b+0x82>
 8007492:	4668      	mov	r0, sp
 8007494:	9300      	str	r3, [sp, #0]
 8007496:	f7ff fd14 	bl	8006ec2 <__lo0bits>
 800749a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800749e:	b1d0      	cbz	r0, 80074d6 <__d2b+0x7e>
 80074a0:	f1c0 0320 	rsb	r3, r0, #32
 80074a4:	fa02 f303 	lsl.w	r3, r2, r3
 80074a8:	430b      	orrs	r3, r1
 80074aa:	40c2      	lsrs	r2, r0
 80074ac:	6163      	str	r3, [r4, #20]
 80074ae:	9201      	str	r2, [sp, #4]
 80074b0:	9b01      	ldr	r3, [sp, #4]
 80074b2:	61a3      	str	r3, [r4, #24]
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	bf0c      	ite	eq
 80074b8:	2201      	moveq	r2, #1
 80074ba:	2202      	movne	r2, #2
 80074bc:	6122      	str	r2, [r4, #16]
 80074be:	b1a5      	cbz	r5, 80074ea <__d2b+0x92>
 80074c0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80074c4:	4405      	add	r5, r0
 80074c6:	603d      	str	r5, [r7, #0]
 80074c8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80074cc:	6030      	str	r0, [r6, #0]
 80074ce:	4620      	mov	r0, r4
 80074d0:	b003      	add	sp, #12
 80074d2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80074d6:	6161      	str	r1, [r4, #20]
 80074d8:	e7ea      	b.n	80074b0 <__d2b+0x58>
 80074da:	a801      	add	r0, sp, #4
 80074dc:	f7ff fcf1 	bl	8006ec2 <__lo0bits>
 80074e0:	9b01      	ldr	r3, [sp, #4]
 80074e2:	6163      	str	r3, [r4, #20]
 80074e4:	3020      	adds	r0, #32
 80074e6:	2201      	movs	r2, #1
 80074e8:	e7e8      	b.n	80074bc <__d2b+0x64>
 80074ea:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80074ee:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80074f2:	6038      	str	r0, [r7, #0]
 80074f4:	6918      	ldr	r0, [r3, #16]
 80074f6:	f7ff fcc5 	bl	8006e84 <__hi0bits>
 80074fa:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80074fe:	e7e5      	b.n	80074cc <__d2b+0x74>
 8007500:	080095c5 	.word	0x080095c5
 8007504:	080095d6 	.word	0x080095d6

08007508 <__ratio>:
 8007508:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800750c:	b085      	sub	sp, #20
 800750e:	e9cd 1000 	strd	r1, r0, [sp]
 8007512:	a902      	add	r1, sp, #8
 8007514:	f7ff ff56 	bl	80073c4 <__b2d>
 8007518:	9800      	ldr	r0, [sp, #0]
 800751a:	a903      	add	r1, sp, #12
 800751c:	ec55 4b10 	vmov	r4, r5, d0
 8007520:	f7ff ff50 	bl	80073c4 <__b2d>
 8007524:	9b01      	ldr	r3, [sp, #4]
 8007526:	6919      	ldr	r1, [r3, #16]
 8007528:	9b00      	ldr	r3, [sp, #0]
 800752a:	691b      	ldr	r3, [r3, #16]
 800752c:	1ac9      	subs	r1, r1, r3
 800752e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8007532:	1a9b      	subs	r3, r3, r2
 8007534:	ec5b ab10 	vmov	sl, fp, d0
 8007538:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800753c:	2b00      	cmp	r3, #0
 800753e:	bfce      	itee	gt
 8007540:	462a      	movgt	r2, r5
 8007542:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8007546:	465a      	movle	r2, fp
 8007548:	462f      	mov	r7, r5
 800754a:	46d9      	mov	r9, fp
 800754c:	bfcc      	ite	gt
 800754e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8007552:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8007556:	464b      	mov	r3, r9
 8007558:	4652      	mov	r2, sl
 800755a:	4620      	mov	r0, r4
 800755c:	4639      	mov	r1, r7
 800755e:	f7f9 f975 	bl	800084c <__aeabi_ddiv>
 8007562:	ec41 0b10 	vmov	d0, r0, r1
 8007566:	b005      	add	sp, #20
 8007568:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800756c <__copybits>:
 800756c:	3901      	subs	r1, #1
 800756e:	b570      	push	{r4, r5, r6, lr}
 8007570:	1149      	asrs	r1, r1, #5
 8007572:	6914      	ldr	r4, [r2, #16]
 8007574:	3101      	adds	r1, #1
 8007576:	f102 0314 	add.w	r3, r2, #20
 800757a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800757e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8007582:	1f05      	subs	r5, r0, #4
 8007584:	42a3      	cmp	r3, r4
 8007586:	d30c      	bcc.n	80075a2 <__copybits+0x36>
 8007588:	1aa3      	subs	r3, r4, r2
 800758a:	3b11      	subs	r3, #17
 800758c:	f023 0303 	bic.w	r3, r3, #3
 8007590:	3211      	adds	r2, #17
 8007592:	42a2      	cmp	r2, r4
 8007594:	bf88      	it	hi
 8007596:	2300      	movhi	r3, #0
 8007598:	4418      	add	r0, r3
 800759a:	2300      	movs	r3, #0
 800759c:	4288      	cmp	r0, r1
 800759e:	d305      	bcc.n	80075ac <__copybits+0x40>
 80075a0:	bd70      	pop	{r4, r5, r6, pc}
 80075a2:	f853 6b04 	ldr.w	r6, [r3], #4
 80075a6:	f845 6f04 	str.w	r6, [r5, #4]!
 80075aa:	e7eb      	b.n	8007584 <__copybits+0x18>
 80075ac:	f840 3b04 	str.w	r3, [r0], #4
 80075b0:	e7f4      	b.n	800759c <__copybits+0x30>

080075b2 <__any_on>:
 80075b2:	f100 0214 	add.w	r2, r0, #20
 80075b6:	6900      	ldr	r0, [r0, #16]
 80075b8:	114b      	asrs	r3, r1, #5
 80075ba:	4298      	cmp	r0, r3
 80075bc:	b510      	push	{r4, lr}
 80075be:	db11      	blt.n	80075e4 <__any_on+0x32>
 80075c0:	dd0a      	ble.n	80075d8 <__any_on+0x26>
 80075c2:	f011 011f 	ands.w	r1, r1, #31
 80075c6:	d007      	beq.n	80075d8 <__any_on+0x26>
 80075c8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80075cc:	fa24 f001 	lsr.w	r0, r4, r1
 80075d0:	fa00 f101 	lsl.w	r1, r0, r1
 80075d4:	428c      	cmp	r4, r1
 80075d6:	d10b      	bne.n	80075f0 <__any_on+0x3e>
 80075d8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80075dc:	4293      	cmp	r3, r2
 80075de:	d803      	bhi.n	80075e8 <__any_on+0x36>
 80075e0:	2000      	movs	r0, #0
 80075e2:	bd10      	pop	{r4, pc}
 80075e4:	4603      	mov	r3, r0
 80075e6:	e7f7      	b.n	80075d8 <__any_on+0x26>
 80075e8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80075ec:	2900      	cmp	r1, #0
 80075ee:	d0f5      	beq.n	80075dc <__any_on+0x2a>
 80075f0:	2001      	movs	r0, #1
 80075f2:	e7f6      	b.n	80075e2 <__any_on+0x30>

080075f4 <sulp>:
 80075f4:	b570      	push	{r4, r5, r6, lr}
 80075f6:	4604      	mov	r4, r0
 80075f8:	460d      	mov	r5, r1
 80075fa:	ec45 4b10 	vmov	d0, r4, r5
 80075fe:	4616      	mov	r6, r2
 8007600:	f7ff feba 	bl	8007378 <__ulp>
 8007604:	ec51 0b10 	vmov	r0, r1, d0
 8007608:	b17e      	cbz	r6, 800762a <sulp+0x36>
 800760a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800760e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8007612:	2b00      	cmp	r3, #0
 8007614:	dd09      	ble.n	800762a <sulp+0x36>
 8007616:	051b      	lsls	r3, r3, #20
 8007618:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800761c:	2400      	movs	r4, #0
 800761e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8007622:	4622      	mov	r2, r4
 8007624:	462b      	mov	r3, r5
 8007626:	f7f8 ffe7 	bl	80005f8 <__aeabi_dmul>
 800762a:	ec41 0b10 	vmov	d0, r0, r1
 800762e:	bd70      	pop	{r4, r5, r6, pc}

08007630 <_strtod_l>:
 8007630:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007634:	b09f      	sub	sp, #124	@ 0x7c
 8007636:	460c      	mov	r4, r1
 8007638:	9217      	str	r2, [sp, #92]	@ 0x5c
 800763a:	2200      	movs	r2, #0
 800763c:	921a      	str	r2, [sp, #104]	@ 0x68
 800763e:	9005      	str	r0, [sp, #20]
 8007640:	f04f 0a00 	mov.w	sl, #0
 8007644:	f04f 0b00 	mov.w	fp, #0
 8007648:	460a      	mov	r2, r1
 800764a:	9219      	str	r2, [sp, #100]	@ 0x64
 800764c:	7811      	ldrb	r1, [r2, #0]
 800764e:	292b      	cmp	r1, #43	@ 0x2b
 8007650:	d04a      	beq.n	80076e8 <_strtod_l+0xb8>
 8007652:	d838      	bhi.n	80076c6 <_strtod_l+0x96>
 8007654:	290d      	cmp	r1, #13
 8007656:	d832      	bhi.n	80076be <_strtod_l+0x8e>
 8007658:	2908      	cmp	r1, #8
 800765a:	d832      	bhi.n	80076c2 <_strtod_l+0x92>
 800765c:	2900      	cmp	r1, #0
 800765e:	d03b      	beq.n	80076d8 <_strtod_l+0xa8>
 8007660:	2200      	movs	r2, #0
 8007662:	920e      	str	r2, [sp, #56]	@ 0x38
 8007664:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8007666:	782a      	ldrb	r2, [r5, #0]
 8007668:	2a30      	cmp	r2, #48	@ 0x30
 800766a:	f040 80b2 	bne.w	80077d2 <_strtod_l+0x1a2>
 800766e:	786a      	ldrb	r2, [r5, #1]
 8007670:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8007674:	2a58      	cmp	r2, #88	@ 0x58
 8007676:	d16e      	bne.n	8007756 <_strtod_l+0x126>
 8007678:	9302      	str	r3, [sp, #8]
 800767a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800767c:	9301      	str	r3, [sp, #4]
 800767e:	ab1a      	add	r3, sp, #104	@ 0x68
 8007680:	9300      	str	r3, [sp, #0]
 8007682:	4a8f      	ldr	r2, [pc, #572]	@ (80078c0 <_strtod_l+0x290>)
 8007684:	9805      	ldr	r0, [sp, #20]
 8007686:	ab1b      	add	r3, sp, #108	@ 0x6c
 8007688:	a919      	add	r1, sp, #100	@ 0x64
 800768a:	f001 faff 	bl	8008c8c <__gethex>
 800768e:	f010 060f 	ands.w	r6, r0, #15
 8007692:	4604      	mov	r4, r0
 8007694:	d005      	beq.n	80076a2 <_strtod_l+0x72>
 8007696:	2e06      	cmp	r6, #6
 8007698:	d128      	bne.n	80076ec <_strtod_l+0xbc>
 800769a:	3501      	adds	r5, #1
 800769c:	2300      	movs	r3, #0
 800769e:	9519      	str	r5, [sp, #100]	@ 0x64
 80076a0:	930e      	str	r3, [sp, #56]	@ 0x38
 80076a2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	f040 858e 	bne.w	80081c6 <_strtod_l+0xb96>
 80076aa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80076ac:	b1cb      	cbz	r3, 80076e2 <_strtod_l+0xb2>
 80076ae:	4652      	mov	r2, sl
 80076b0:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 80076b4:	ec43 2b10 	vmov	d0, r2, r3
 80076b8:	b01f      	add	sp, #124	@ 0x7c
 80076ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80076be:	2920      	cmp	r1, #32
 80076c0:	d1ce      	bne.n	8007660 <_strtod_l+0x30>
 80076c2:	3201      	adds	r2, #1
 80076c4:	e7c1      	b.n	800764a <_strtod_l+0x1a>
 80076c6:	292d      	cmp	r1, #45	@ 0x2d
 80076c8:	d1ca      	bne.n	8007660 <_strtod_l+0x30>
 80076ca:	2101      	movs	r1, #1
 80076cc:	910e      	str	r1, [sp, #56]	@ 0x38
 80076ce:	1c51      	adds	r1, r2, #1
 80076d0:	9119      	str	r1, [sp, #100]	@ 0x64
 80076d2:	7852      	ldrb	r2, [r2, #1]
 80076d4:	2a00      	cmp	r2, #0
 80076d6:	d1c5      	bne.n	8007664 <_strtod_l+0x34>
 80076d8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80076da:	9419      	str	r4, [sp, #100]	@ 0x64
 80076dc:	2b00      	cmp	r3, #0
 80076de:	f040 8570 	bne.w	80081c2 <_strtod_l+0xb92>
 80076e2:	4652      	mov	r2, sl
 80076e4:	465b      	mov	r3, fp
 80076e6:	e7e5      	b.n	80076b4 <_strtod_l+0x84>
 80076e8:	2100      	movs	r1, #0
 80076ea:	e7ef      	b.n	80076cc <_strtod_l+0x9c>
 80076ec:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80076ee:	b13a      	cbz	r2, 8007700 <_strtod_l+0xd0>
 80076f0:	2135      	movs	r1, #53	@ 0x35
 80076f2:	a81c      	add	r0, sp, #112	@ 0x70
 80076f4:	f7ff ff3a 	bl	800756c <__copybits>
 80076f8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80076fa:	9805      	ldr	r0, [sp, #20]
 80076fc:	f7ff fb10 	bl	8006d20 <_Bfree>
 8007700:	3e01      	subs	r6, #1
 8007702:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8007704:	2e04      	cmp	r6, #4
 8007706:	d806      	bhi.n	8007716 <_strtod_l+0xe6>
 8007708:	e8df f006 	tbb	[pc, r6]
 800770c:	201d0314 	.word	0x201d0314
 8007710:	14          	.byte	0x14
 8007711:	00          	.byte	0x00
 8007712:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8007716:	05e1      	lsls	r1, r4, #23
 8007718:	bf48      	it	mi
 800771a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800771e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007722:	0d1b      	lsrs	r3, r3, #20
 8007724:	051b      	lsls	r3, r3, #20
 8007726:	2b00      	cmp	r3, #0
 8007728:	d1bb      	bne.n	80076a2 <_strtod_l+0x72>
 800772a:	f7fe fb2b 	bl	8005d84 <__errno>
 800772e:	2322      	movs	r3, #34	@ 0x22
 8007730:	6003      	str	r3, [r0, #0]
 8007732:	e7b6      	b.n	80076a2 <_strtod_l+0x72>
 8007734:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8007738:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800773c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8007740:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8007744:	e7e7      	b.n	8007716 <_strtod_l+0xe6>
 8007746:	f8df b180 	ldr.w	fp, [pc, #384]	@ 80078c8 <_strtod_l+0x298>
 800774a:	e7e4      	b.n	8007716 <_strtod_l+0xe6>
 800774c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8007750:	f04f 3aff 	mov.w	sl, #4294967295
 8007754:	e7df      	b.n	8007716 <_strtod_l+0xe6>
 8007756:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007758:	1c5a      	adds	r2, r3, #1
 800775a:	9219      	str	r2, [sp, #100]	@ 0x64
 800775c:	785b      	ldrb	r3, [r3, #1]
 800775e:	2b30      	cmp	r3, #48	@ 0x30
 8007760:	d0f9      	beq.n	8007756 <_strtod_l+0x126>
 8007762:	2b00      	cmp	r3, #0
 8007764:	d09d      	beq.n	80076a2 <_strtod_l+0x72>
 8007766:	2301      	movs	r3, #1
 8007768:	2700      	movs	r7, #0
 800776a:	9308      	str	r3, [sp, #32]
 800776c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800776e:	930c      	str	r3, [sp, #48]	@ 0x30
 8007770:	970b      	str	r7, [sp, #44]	@ 0x2c
 8007772:	46b9      	mov	r9, r7
 8007774:	220a      	movs	r2, #10
 8007776:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8007778:	7805      	ldrb	r5, [r0, #0]
 800777a:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800777e:	b2d9      	uxtb	r1, r3
 8007780:	2909      	cmp	r1, #9
 8007782:	d928      	bls.n	80077d6 <_strtod_l+0x1a6>
 8007784:	494f      	ldr	r1, [pc, #316]	@ (80078c4 <_strtod_l+0x294>)
 8007786:	2201      	movs	r2, #1
 8007788:	f001 f9ac 	bl	8008ae4 <strncmp>
 800778c:	2800      	cmp	r0, #0
 800778e:	d032      	beq.n	80077f6 <_strtod_l+0x1c6>
 8007790:	2000      	movs	r0, #0
 8007792:	462a      	mov	r2, r5
 8007794:	900a      	str	r0, [sp, #40]	@ 0x28
 8007796:	464d      	mov	r5, r9
 8007798:	4603      	mov	r3, r0
 800779a:	2a65      	cmp	r2, #101	@ 0x65
 800779c:	d001      	beq.n	80077a2 <_strtod_l+0x172>
 800779e:	2a45      	cmp	r2, #69	@ 0x45
 80077a0:	d114      	bne.n	80077cc <_strtod_l+0x19c>
 80077a2:	b91d      	cbnz	r5, 80077ac <_strtod_l+0x17c>
 80077a4:	9a08      	ldr	r2, [sp, #32]
 80077a6:	4302      	orrs	r2, r0
 80077a8:	d096      	beq.n	80076d8 <_strtod_l+0xa8>
 80077aa:	2500      	movs	r5, #0
 80077ac:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 80077ae:	1c62      	adds	r2, r4, #1
 80077b0:	9219      	str	r2, [sp, #100]	@ 0x64
 80077b2:	7862      	ldrb	r2, [r4, #1]
 80077b4:	2a2b      	cmp	r2, #43	@ 0x2b
 80077b6:	d07a      	beq.n	80078ae <_strtod_l+0x27e>
 80077b8:	2a2d      	cmp	r2, #45	@ 0x2d
 80077ba:	d07e      	beq.n	80078ba <_strtod_l+0x28a>
 80077bc:	f04f 0c00 	mov.w	ip, #0
 80077c0:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 80077c4:	2909      	cmp	r1, #9
 80077c6:	f240 8085 	bls.w	80078d4 <_strtod_l+0x2a4>
 80077ca:	9419      	str	r4, [sp, #100]	@ 0x64
 80077cc:	f04f 0800 	mov.w	r8, #0
 80077d0:	e0a5      	b.n	800791e <_strtod_l+0x2ee>
 80077d2:	2300      	movs	r3, #0
 80077d4:	e7c8      	b.n	8007768 <_strtod_l+0x138>
 80077d6:	f1b9 0f08 	cmp.w	r9, #8
 80077da:	bfd8      	it	le
 80077dc:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 80077de:	f100 0001 	add.w	r0, r0, #1
 80077e2:	bfda      	itte	le
 80077e4:	fb02 3301 	mlale	r3, r2, r1, r3
 80077e8:	930b      	strle	r3, [sp, #44]	@ 0x2c
 80077ea:	fb02 3707 	mlagt	r7, r2, r7, r3
 80077ee:	f109 0901 	add.w	r9, r9, #1
 80077f2:	9019      	str	r0, [sp, #100]	@ 0x64
 80077f4:	e7bf      	b.n	8007776 <_strtod_l+0x146>
 80077f6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80077f8:	1c5a      	adds	r2, r3, #1
 80077fa:	9219      	str	r2, [sp, #100]	@ 0x64
 80077fc:	785a      	ldrb	r2, [r3, #1]
 80077fe:	f1b9 0f00 	cmp.w	r9, #0
 8007802:	d03b      	beq.n	800787c <_strtod_l+0x24c>
 8007804:	900a      	str	r0, [sp, #40]	@ 0x28
 8007806:	464d      	mov	r5, r9
 8007808:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800780c:	2b09      	cmp	r3, #9
 800780e:	d912      	bls.n	8007836 <_strtod_l+0x206>
 8007810:	2301      	movs	r3, #1
 8007812:	e7c2      	b.n	800779a <_strtod_l+0x16a>
 8007814:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007816:	1c5a      	adds	r2, r3, #1
 8007818:	9219      	str	r2, [sp, #100]	@ 0x64
 800781a:	785a      	ldrb	r2, [r3, #1]
 800781c:	3001      	adds	r0, #1
 800781e:	2a30      	cmp	r2, #48	@ 0x30
 8007820:	d0f8      	beq.n	8007814 <_strtod_l+0x1e4>
 8007822:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8007826:	2b08      	cmp	r3, #8
 8007828:	f200 84d2 	bhi.w	80081d0 <_strtod_l+0xba0>
 800782c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800782e:	900a      	str	r0, [sp, #40]	@ 0x28
 8007830:	2000      	movs	r0, #0
 8007832:	930c      	str	r3, [sp, #48]	@ 0x30
 8007834:	4605      	mov	r5, r0
 8007836:	3a30      	subs	r2, #48	@ 0x30
 8007838:	f100 0301 	add.w	r3, r0, #1
 800783c:	d018      	beq.n	8007870 <_strtod_l+0x240>
 800783e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007840:	4419      	add	r1, r3
 8007842:	910a      	str	r1, [sp, #40]	@ 0x28
 8007844:	462e      	mov	r6, r5
 8007846:	f04f 0e0a 	mov.w	lr, #10
 800784a:	1c71      	adds	r1, r6, #1
 800784c:	eba1 0c05 	sub.w	ip, r1, r5
 8007850:	4563      	cmp	r3, ip
 8007852:	dc15      	bgt.n	8007880 <_strtod_l+0x250>
 8007854:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8007858:	182b      	adds	r3, r5, r0
 800785a:	2b08      	cmp	r3, #8
 800785c:	f105 0501 	add.w	r5, r5, #1
 8007860:	4405      	add	r5, r0
 8007862:	dc1a      	bgt.n	800789a <_strtod_l+0x26a>
 8007864:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007866:	230a      	movs	r3, #10
 8007868:	fb03 2301 	mla	r3, r3, r1, r2
 800786c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800786e:	2300      	movs	r3, #0
 8007870:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007872:	1c51      	adds	r1, r2, #1
 8007874:	9119      	str	r1, [sp, #100]	@ 0x64
 8007876:	7852      	ldrb	r2, [r2, #1]
 8007878:	4618      	mov	r0, r3
 800787a:	e7c5      	b.n	8007808 <_strtod_l+0x1d8>
 800787c:	4648      	mov	r0, r9
 800787e:	e7ce      	b.n	800781e <_strtod_l+0x1ee>
 8007880:	2e08      	cmp	r6, #8
 8007882:	dc05      	bgt.n	8007890 <_strtod_l+0x260>
 8007884:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8007886:	fb0e f606 	mul.w	r6, lr, r6
 800788a:	960b      	str	r6, [sp, #44]	@ 0x2c
 800788c:	460e      	mov	r6, r1
 800788e:	e7dc      	b.n	800784a <_strtod_l+0x21a>
 8007890:	2910      	cmp	r1, #16
 8007892:	bfd8      	it	le
 8007894:	fb0e f707 	mulle.w	r7, lr, r7
 8007898:	e7f8      	b.n	800788c <_strtod_l+0x25c>
 800789a:	2b0f      	cmp	r3, #15
 800789c:	bfdc      	itt	le
 800789e:	230a      	movle	r3, #10
 80078a0:	fb03 2707 	mlale	r7, r3, r7, r2
 80078a4:	e7e3      	b.n	800786e <_strtod_l+0x23e>
 80078a6:	2300      	movs	r3, #0
 80078a8:	930a      	str	r3, [sp, #40]	@ 0x28
 80078aa:	2301      	movs	r3, #1
 80078ac:	e77a      	b.n	80077a4 <_strtod_l+0x174>
 80078ae:	f04f 0c00 	mov.w	ip, #0
 80078b2:	1ca2      	adds	r2, r4, #2
 80078b4:	9219      	str	r2, [sp, #100]	@ 0x64
 80078b6:	78a2      	ldrb	r2, [r4, #2]
 80078b8:	e782      	b.n	80077c0 <_strtod_l+0x190>
 80078ba:	f04f 0c01 	mov.w	ip, #1
 80078be:	e7f8      	b.n	80078b2 <_strtod_l+0x282>
 80078c0:	080097fc 	.word	0x080097fc
 80078c4:	0800962f 	.word	0x0800962f
 80078c8:	7ff00000 	.word	0x7ff00000
 80078cc:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80078ce:	1c51      	adds	r1, r2, #1
 80078d0:	9119      	str	r1, [sp, #100]	@ 0x64
 80078d2:	7852      	ldrb	r2, [r2, #1]
 80078d4:	2a30      	cmp	r2, #48	@ 0x30
 80078d6:	d0f9      	beq.n	80078cc <_strtod_l+0x29c>
 80078d8:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 80078dc:	2908      	cmp	r1, #8
 80078de:	f63f af75 	bhi.w	80077cc <_strtod_l+0x19c>
 80078e2:	3a30      	subs	r2, #48	@ 0x30
 80078e4:	9209      	str	r2, [sp, #36]	@ 0x24
 80078e6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80078e8:	920f      	str	r2, [sp, #60]	@ 0x3c
 80078ea:	f04f 080a 	mov.w	r8, #10
 80078ee:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80078f0:	1c56      	adds	r6, r2, #1
 80078f2:	9619      	str	r6, [sp, #100]	@ 0x64
 80078f4:	7852      	ldrb	r2, [r2, #1]
 80078f6:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 80078fa:	f1be 0f09 	cmp.w	lr, #9
 80078fe:	d939      	bls.n	8007974 <_strtod_l+0x344>
 8007900:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8007902:	1a76      	subs	r6, r6, r1
 8007904:	2e08      	cmp	r6, #8
 8007906:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800790a:	dc03      	bgt.n	8007914 <_strtod_l+0x2e4>
 800790c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800790e:	4588      	cmp	r8, r1
 8007910:	bfa8      	it	ge
 8007912:	4688      	movge	r8, r1
 8007914:	f1bc 0f00 	cmp.w	ip, #0
 8007918:	d001      	beq.n	800791e <_strtod_l+0x2ee>
 800791a:	f1c8 0800 	rsb	r8, r8, #0
 800791e:	2d00      	cmp	r5, #0
 8007920:	d14e      	bne.n	80079c0 <_strtod_l+0x390>
 8007922:	9908      	ldr	r1, [sp, #32]
 8007924:	4308      	orrs	r0, r1
 8007926:	f47f aebc 	bne.w	80076a2 <_strtod_l+0x72>
 800792a:	2b00      	cmp	r3, #0
 800792c:	f47f aed4 	bne.w	80076d8 <_strtod_l+0xa8>
 8007930:	2a69      	cmp	r2, #105	@ 0x69
 8007932:	d028      	beq.n	8007986 <_strtod_l+0x356>
 8007934:	dc25      	bgt.n	8007982 <_strtod_l+0x352>
 8007936:	2a49      	cmp	r2, #73	@ 0x49
 8007938:	d025      	beq.n	8007986 <_strtod_l+0x356>
 800793a:	2a4e      	cmp	r2, #78	@ 0x4e
 800793c:	f47f aecc 	bne.w	80076d8 <_strtod_l+0xa8>
 8007940:	499a      	ldr	r1, [pc, #616]	@ (8007bac <_strtod_l+0x57c>)
 8007942:	a819      	add	r0, sp, #100	@ 0x64
 8007944:	f001 fbc4 	bl	80090d0 <__match>
 8007948:	2800      	cmp	r0, #0
 800794a:	f43f aec5 	beq.w	80076d8 <_strtod_l+0xa8>
 800794e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007950:	781b      	ldrb	r3, [r3, #0]
 8007952:	2b28      	cmp	r3, #40	@ 0x28
 8007954:	d12e      	bne.n	80079b4 <_strtod_l+0x384>
 8007956:	4996      	ldr	r1, [pc, #600]	@ (8007bb0 <_strtod_l+0x580>)
 8007958:	aa1c      	add	r2, sp, #112	@ 0x70
 800795a:	a819      	add	r0, sp, #100	@ 0x64
 800795c:	f001 fbcc 	bl	80090f8 <__hexnan>
 8007960:	2805      	cmp	r0, #5
 8007962:	d127      	bne.n	80079b4 <_strtod_l+0x384>
 8007964:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8007966:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800796a:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800796e:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8007972:	e696      	b.n	80076a2 <_strtod_l+0x72>
 8007974:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007976:	fb08 2101 	mla	r1, r8, r1, r2
 800797a:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800797e:	9209      	str	r2, [sp, #36]	@ 0x24
 8007980:	e7b5      	b.n	80078ee <_strtod_l+0x2be>
 8007982:	2a6e      	cmp	r2, #110	@ 0x6e
 8007984:	e7da      	b.n	800793c <_strtod_l+0x30c>
 8007986:	498b      	ldr	r1, [pc, #556]	@ (8007bb4 <_strtod_l+0x584>)
 8007988:	a819      	add	r0, sp, #100	@ 0x64
 800798a:	f001 fba1 	bl	80090d0 <__match>
 800798e:	2800      	cmp	r0, #0
 8007990:	f43f aea2 	beq.w	80076d8 <_strtod_l+0xa8>
 8007994:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007996:	4988      	ldr	r1, [pc, #544]	@ (8007bb8 <_strtod_l+0x588>)
 8007998:	3b01      	subs	r3, #1
 800799a:	a819      	add	r0, sp, #100	@ 0x64
 800799c:	9319      	str	r3, [sp, #100]	@ 0x64
 800799e:	f001 fb97 	bl	80090d0 <__match>
 80079a2:	b910      	cbnz	r0, 80079aa <_strtod_l+0x37a>
 80079a4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80079a6:	3301      	adds	r3, #1
 80079a8:	9319      	str	r3, [sp, #100]	@ 0x64
 80079aa:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8007bc8 <_strtod_l+0x598>
 80079ae:	f04f 0a00 	mov.w	sl, #0
 80079b2:	e676      	b.n	80076a2 <_strtod_l+0x72>
 80079b4:	4881      	ldr	r0, [pc, #516]	@ (8007bbc <_strtod_l+0x58c>)
 80079b6:	f001 f8c7 	bl	8008b48 <nan>
 80079ba:	ec5b ab10 	vmov	sl, fp, d0
 80079be:	e670      	b.n	80076a2 <_strtod_l+0x72>
 80079c0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80079c2:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 80079c4:	eba8 0303 	sub.w	r3, r8, r3
 80079c8:	f1b9 0f00 	cmp.w	r9, #0
 80079cc:	bf08      	it	eq
 80079ce:	46a9      	moveq	r9, r5
 80079d0:	2d10      	cmp	r5, #16
 80079d2:	9309      	str	r3, [sp, #36]	@ 0x24
 80079d4:	462c      	mov	r4, r5
 80079d6:	bfa8      	it	ge
 80079d8:	2410      	movge	r4, #16
 80079da:	f7f8 fd93 	bl	8000504 <__aeabi_ui2d>
 80079de:	2d09      	cmp	r5, #9
 80079e0:	4682      	mov	sl, r0
 80079e2:	468b      	mov	fp, r1
 80079e4:	dc13      	bgt.n	8007a0e <_strtod_l+0x3de>
 80079e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	f43f ae5a 	beq.w	80076a2 <_strtod_l+0x72>
 80079ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80079f0:	dd78      	ble.n	8007ae4 <_strtod_l+0x4b4>
 80079f2:	2b16      	cmp	r3, #22
 80079f4:	dc5f      	bgt.n	8007ab6 <_strtod_l+0x486>
 80079f6:	4972      	ldr	r1, [pc, #456]	@ (8007bc0 <_strtod_l+0x590>)
 80079f8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80079fc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007a00:	4652      	mov	r2, sl
 8007a02:	465b      	mov	r3, fp
 8007a04:	f7f8 fdf8 	bl	80005f8 <__aeabi_dmul>
 8007a08:	4682      	mov	sl, r0
 8007a0a:	468b      	mov	fp, r1
 8007a0c:	e649      	b.n	80076a2 <_strtod_l+0x72>
 8007a0e:	4b6c      	ldr	r3, [pc, #432]	@ (8007bc0 <_strtod_l+0x590>)
 8007a10:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007a14:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8007a18:	f7f8 fdee 	bl	80005f8 <__aeabi_dmul>
 8007a1c:	4682      	mov	sl, r0
 8007a1e:	4638      	mov	r0, r7
 8007a20:	468b      	mov	fp, r1
 8007a22:	f7f8 fd6f 	bl	8000504 <__aeabi_ui2d>
 8007a26:	4602      	mov	r2, r0
 8007a28:	460b      	mov	r3, r1
 8007a2a:	4650      	mov	r0, sl
 8007a2c:	4659      	mov	r1, fp
 8007a2e:	f7f8 fc2d 	bl	800028c <__adddf3>
 8007a32:	2d0f      	cmp	r5, #15
 8007a34:	4682      	mov	sl, r0
 8007a36:	468b      	mov	fp, r1
 8007a38:	ddd5      	ble.n	80079e6 <_strtod_l+0x3b6>
 8007a3a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a3c:	1b2c      	subs	r4, r5, r4
 8007a3e:	441c      	add	r4, r3
 8007a40:	2c00      	cmp	r4, #0
 8007a42:	f340 8093 	ble.w	8007b6c <_strtod_l+0x53c>
 8007a46:	f014 030f 	ands.w	r3, r4, #15
 8007a4a:	d00a      	beq.n	8007a62 <_strtod_l+0x432>
 8007a4c:	495c      	ldr	r1, [pc, #368]	@ (8007bc0 <_strtod_l+0x590>)
 8007a4e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007a52:	4652      	mov	r2, sl
 8007a54:	465b      	mov	r3, fp
 8007a56:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007a5a:	f7f8 fdcd 	bl	80005f8 <__aeabi_dmul>
 8007a5e:	4682      	mov	sl, r0
 8007a60:	468b      	mov	fp, r1
 8007a62:	f034 040f 	bics.w	r4, r4, #15
 8007a66:	d073      	beq.n	8007b50 <_strtod_l+0x520>
 8007a68:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8007a6c:	dd49      	ble.n	8007b02 <_strtod_l+0x4d2>
 8007a6e:	2400      	movs	r4, #0
 8007a70:	46a0      	mov	r8, r4
 8007a72:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007a74:	46a1      	mov	r9, r4
 8007a76:	9a05      	ldr	r2, [sp, #20]
 8007a78:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8007bc8 <_strtod_l+0x598>
 8007a7c:	2322      	movs	r3, #34	@ 0x22
 8007a7e:	6013      	str	r3, [r2, #0]
 8007a80:	f04f 0a00 	mov.w	sl, #0
 8007a84:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	f43f ae0b 	beq.w	80076a2 <_strtod_l+0x72>
 8007a8c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007a8e:	9805      	ldr	r0, [sp, #20]
 8007a90:	f7ff f946 	bl	8006d20 <_Bfree>
 8007a94:	9805      	ldr	r0, [sp, #20]
 8007a96:	4649      	mov	r1, r9
 8007a98:	f7ff f942 	bl	8006d20 <_Bfree>
 8007a9c:	9805      	ldr	r0, [sp, #20]
 8007a9e:	4641      	mov	r1, r8
 8007aa0:	f7ff f93e 	bl	8006d20 <_Bfree>
 8007aa4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007aa6:	9805      	ldr	r0, [sp, #20]
 8007aa8:	f7ff f93a 	bl	8006d20 <_Bfree>
 8007aac:	9805      	ldr	r0, [sp, #20]
 8007aae:	4621      	mov	r1, r4
 8007ab0:	f7ff f936 	bl	8006d20 <_Bfree>
 8007ab4:	e5f5      	b.n	80076a2 <_strtod_l+0x72>
 8007ab6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007ab8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8007abc:	4293      	cmp	r3, r2
 8007abe:	dbbc      	blt.n	8007a3a <_strtod_l+0x40a>
 8007ac0:	4c3f      	ldr	r4, [pc, #252]	@ (8007bc0 <_strtod_l+0x590>)
 8007ac2:	f1c5 050f 	rsb	r5, r5, #15
 8007ac6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8007aca:	4652      	mov	r2, sl
 8007acc:	465b      	mov	r3, fp
 8007ace:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007ad2:	f7f8 fd91 	bl	80005f8 <__aeabi_dmul>
 8007ad6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ad8:	1b5d      	subs	r5, r3, r5
 8007ada:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8007ade:	e9d4 2300 	ldrd	r2, r3, [r4]
 8007ae2:	e78f      	b.n	8007a04 <_strtod_l+0x3d4>
 8007ae4:	3316      	adds	r3, #22
 8007ae6:	dba8      	blt.n	8007a3a <_strtod_l+0x40a>
 8007ae8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007aea:	eba3 0808 	sub.w	r8, r3, r8
 8007aee:	4b34      	ldr	r3, [pc, #208]	@ (8007bc0 <_strtod_l+0x590>)
 8007af0:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8007af4:	e9d8 2300 	ldrd	r2, r3, [r8]
 8007af8:	4650      	mov	r0, sl
 8007afa:	4659      	mov	r1, fp
 8007afc:	f7f8 fea6 	bl	800084c <__aeabi_ddiv>
 8007b00:	e782      	b.n	8007a08 <_strtod_l+0x3d8>
 8007b02:	2300      	movs	r3, #0
 8007b04:	4f2f      	ldr	r7, [pc, #188]	@ (8007bc4 <_strtod_l+0x594>)
 8007b06:	1124      	asrs	r4, r4, #4
 8007b08:	4650      	mov	r0, sl
 8007b0a:	4659      	mov	r1, fp
 8007b0c:	461e      	mov	r6, r3
 8007b0e:	2c01      	cmp	r4, #1
 8007b10:	dc21      	bgt.n	8007b56 <_strtod_l+0x526>
 8007b12:	b10b      	cbz	r3, 8007b18 <_strtod_l+0x4e8>
 8007b14:	4682      	mov	sl, r0
 8007b16:	468b      	mov	fp, r1
 8007b18:	492a      	ldr	r1, [pc, #168]	@ (8007bc4 <_strtod_l+0x594>)
 8007b1a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8007b1e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8007b22:	4652      	mov	r2, sl
 8007b24:	465b      	mov	r3, fp
 8007b26:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007b2a:	f7f8 fd65 	bl	80005f8 <__aeabi_dmul>
 8007b2e:	4b26      	ldr	r3, [pc, #152]	@ (8007bc8 <_strtod_l+0x598>)
 8007b30:	460a      	mov	r2, r1
 8007b32:	400b      	ands	r3, r1
 8007b34:	4925      	ldr	r1, [pc, #148]	@ (8007bcc <_strtod_l+0x59c>)
 8007b36:	428b      	cmp	r3, r1
 8007b38:	4682      	mov	sl, r0
 8007b3a:	d898      	bhi.n	8007a6e <_strtod_l+0x43e>
 8007b3c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8007b40:	428b      	cmp	r3, r1
 8007b42:	bf86      	itte	hi
 8007b44:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8007bd0 <_strtod_l+0x5a0>
 8007b48:	f04f 3aff 	movhi.w	sl, #4294967295
 8007b4c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8007b50:	2300      	movs	r3, #0
 8007b52:	9308      	str	r3, [sp, #32]
 8007b54:	e076      	b.n	8007c44 <_strtod_l+0x614>
 8007b56:	07e2      	lsls	r2, r4, #31
 8007b58:	d504      	bpl.n	8007b64 <_strtod_l+0x534>
 8007b5a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007b5e:	f7f8 fd4b 	bl	80005f8 <__aeabi_dmul>
 8007b62:	2301      	movs	r3, #1
 8007b64:	3601      	adds	r6, #1
 8007b66:	1064      	asrs	r4, r4, #1
 8007b68:	3708      	adds	r7, #8
 8007b6a:	e7d0      	b.n	8007b0e <_strtod_l+0x4de>
 8007b6c:	d0f0      	beq.n	8007b50 <_strtod_l+0x520>
 8007b6e:	4264      	negs	r4, r4
 8007b70:	f014 020f 	ands.w	r2, r4, #15
 8007b74:	d00a      	beq.n	8007b8c <_strtod_l+0x55c>
 8007b76:	4b12      	ldr	r3, [pc, #72]	@ (8007bc0 <_strtod_l+0x590>)
 8007b78:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007b7c:	4650      	mov	r0, sl
 8007b7e:	4659      	mov	r1, fp
 8007b80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b84:	f7f8 fe62 	bl	800084c <__aeabi_ddiv>
 8007b88:	4682      	mov	sl, r0
 8007b8a:	468b      	mov	fp, r1
 8007b8c:	1124      	asrs	r4, r4, #4
 8007b8e:	d0df      	beq.n	8007b50 <_strtod_l+0x520>
 8007b90:	2c1f      	cmp	r4, #31
 8007b92:	dd1f      	ble.n	8007bd4 <_strtod_l+0x5a4>
 8007b94:	2400      	movs	r4, #0
 8007b96:	46a0      	mov	r8, r4
 8007b98:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007b9a:	46a1      	mov	r9, r4
 8007b9c:	9a05      	ldr	r2, [sp, #20]
 8007b9e:	2322      	movs	r3, #34	@ 0x22
 8007ba0:	f04f 0a00 	mov.w	sl, #0
 8007ba4:	f04f 0b00 	mov.w	fp, #0
 8007ba8:	6013      	str	r3, [r2, #0]
 8007baa:	e76b      	b.n	8007a84 <_strtod_l+0x454>
 8007bac:	0800951d 	.word	0x0800951d
 8007bb0:	080097e8 	.word	0x080097e8
 8007bb4:	08009515 	.word	0x08009515
 8007bb8:	0800954c 	.word	0x0800954c
 8007bbc:	08009685 	.word	0x08009685
 8007bc0:	08009720 	.word	0x08009720
 8007bc4:	080096f8 	.word	0x080096f8
 8007bc8:	7ff00000 	.word	0x7ff00000
 8007bcc:	7ca00000 	.word	0x7ca00000
 8007bd0:	7fefffff 	.word	0x7fefffff
 8007bd4:	f014 0310 	ands.w	r3, r4, #16
 8007bd8:	bf18      	it	ne
 8007bda:	236a      	movne	r3, #106	@ 0x6a
 8007bdc:	4ea9      	ldr	r6, [pc, #676]	@ (8007e84 <_strtod_l+0x854>)
 8007bde:	9308      	str	r3, [sp, #32]
 8007be0:	4650      	mov	r0, sl
 8007be2:	4659      	mov	r1, fp
 8007be4:	2300      	movs	r3, #0
 8007be6:	07e7      	lsls	r7, r4, #31
 8007be8:	d504      	bpl.n	8007bf4 <_strtod_l+0x5c4>
 8007bea:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007bee:	f7f8 fd03 	bl	80005f8 <__aeabi_dmul>
 8007bf2:	2301      	movs	r3, #1
 8007bf4:	1064      	asrs	r4, r4, #1
 8007bf6:	f106 0608 	add.w	r6, r6, #8
 8007bfa:	d1f4      	bne.n	8007be6 <_strtod_l+0x5b6>
 8007bfc:	b10b      	cbz	r3, 8007c02 <_strtod_l+0x5d2>
 8007bfe:	4682      	mov	sl, r0
 8007c00:	468b      	mov	fp, r1
 8007c02:	9b08      	ldr	r3, [sp, #32]
 8007c04:	b1b3      	cbz	r3, 8007c34 <_strtod_l+0x604>
 8007c06:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8007c0a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	4659      	mov	r1, fp
 8007c12:	dd0f      	ble.n	8007c34 <_strtod_l+0x604>
 8007c14:	2b1f      	cmp	r3, #31
 8007c16:	dd56      	ble.n	8007cc6 <_strtod_l+0x696>
 8007c18:	2b34      	cmp	r3, #52	@ 0x34
 8007c1a:	bfde      	ittt	le
 8007c1c:	f04f 33ff 	movle.w	r3, #4294967295
 8007c20:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8007c24:	4093      	lslle	r3, r2
 8007c26:	f04f 0a00 	mov.w	sl, #0
 8007c2a:	bfcc      	ite	gt
 8007c2c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8007c30:	ea03 0b01 	andle.w	fp, r3, r1
 8007c34:	2200      	movs	r2, #0
 8007c36:	2300      	movs	r3, #0
 8007c38:	4650      	mov	r0, sl
 8007c3a:	4659      	mov	r1, fp
 8007c3c:	f7f8 ff44 	bl	8000ac8 <__aeabi_dcmpeq>
 8007c40:	2800      	cmp	r0, #0
 8007c42:	d1a7      	bne.n	8007b94 <_strtod_l+0x564>
 8007c44:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007c46:	9300      	str	r3, [sp, #0]
 8007c48:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8007c4a:	9805      	ldr	r0, [sp, #20]
 8007c4c:	462b      	mov	r3, r5
 8007c4e:	464a      	mov	r2, r9
 8007c50:	f7ff f8ce 	bl	8006df0 <__s2b>
 8007c54:	900b      	str	r0, [sp, #44]	@ 0x2c
 8007c56:	2800      	cmp	r0, #0
 8007c58:	f43f af09 	beq.w	8007a6e <_strtod_l+0x43e>
 8007c5c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007c5e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007c60:	2a00      	cmp	r2, #0
 8007c62:	eba3 0308 	sub.w	r3, r3, r8
 8007c66:	bfa8      	it	ge
 8007c68:	2300      	movge	r3, #0
 8007c6a:	9312      	str	r3, [sp, #72]	@ 0x48
 8007c6c:	2400      	movs	r4, #0
 8007c6e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8007c72:	9316      	str	r3, [sp, #88]	@ 0x58
 8007c74:	46a0      	mov	r8, r4
 8007c76:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007c78:	9805      	ldr	r0, [sp, #20]
 8007c7a:	6859      	ldr	r1, [r3, #4]
 8007c7c:	f7ff f810 	bl	8006ca0 <_Balloc>
 8007c80:	4681      	mov	r9, r0
 8007c82:	2800      	cmp	r0, #0
 8007c84:	f43f aef7 	beq.w	8007a76 <_strtod_l+0x446>
 8007c88:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007c8a:	691a      	ldr	r2, [r3, #16]
 8007c8c:	3202      	adds	r2, #2
 8007c8e:	f103 010c 	add.w	r1, r3, #12
 8007c92:	0092      	lsls	r2, r2, #2
 8007c94:	300c      	adds	r0, #12
 8007c96:	f000 ff47 	bl	8008b28 <memcpy>
 8007c9a:	ec4b ab10 	vmov	d0, sl, fp
 8007c9e:	9805      	ldr	r0, [sp, #20]
 8007ca0:	aa1c      	add	r2, sp, #112	@ 0x70
 8007ca2:	a91b      	add	r1, sp, #108	@ 0x6c
 8007ca4:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8007ca8:	f7ff fbd6 	bl	8007458 <__d2b>
 8007cac:	901a      	str	r0, [sp, #104]	@ 0x68
 8007cae:	2800      	cmp	r0, #0
 8007cb0:	f43f aee1 	beq.w	8007a76 <_strtod_l+0x446>
 8007cb4:	9805      	ldr	r0, [sp, #20]
 8007cb6:	2101      	movs	r1, #1
 8007cb8:	f7ff f930 	bl	8006f1c <__i2b>
 8007cbc:	4680      	mov	r8, r0
 8007cbe:	b948      	cbnz	r0, 8007cd4 <_strtod_l+0x6a4>
 8007cc0:	f04f 0800 	mov.w	r8, #0
 8007cc4:	e6d7      	b.n	8007a76 <_strtod_l+0x446>
 8007cc6:	f04f 32ff 	mov.w	r2, #4294967295
 8007cca:	fa02 f303 	lsl.w	r3, r2, r3
 8007cce:	ea03 0a0a 	and.w	sl, r3, sl
 8007cd2:	e7af      	b.n	8007c34 <_strtod_l+0x604>
 8007cd4:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8007cd6:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8007cd8:	2d00      	cmp	r5, #0
 8007cda:	bfab      	itete	ge
 8007cdc:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8007cde:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8007ce0:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8007ce2:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8007ce4:	bfac      	ite	ge
 8007ce6:	18ef      	addge	r7, r5, r3
 8007ce8:	1b5e      	sublt	r6, r3, r5
 8007cea:	9b08      	ldr	r3, [sp, #32]
 8007cec:	1aed      	subs	r5, r5, r3
 8007cee:	4415      	add	r5, r2
 8007cf0:	4b65      	ldr	r3, [pc, #404]	@ (8007e88 <_strtod_l+0x858>)
 8007cf2:	3d01      	subs	r5, #1
 8007cf4:	429d      	cmp	r5, r3
 8007cf6:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8007cfa:	da50      	bge.n	8007d9e <_strtod_l+0x76e>
 8007cfc:	1b5b      	subs	r3, r3, r5
 8007cfe:	2b1f      	cmp	r3, #31
 8007d00:	eba2 0203 	sub.w	r2, r2, r3
 8007d04:	f04f 0101 	mov.w	r1, #1
 8007d08:	dc3d      	bgt.n	8007d86 <_strtod_l+0x756>
 8007d0a:	fa01 f303 	lsl.w	r3, r1, r3
 8007d0e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007d10:	2300      	movs	r3, #0
 8007d12:	9310      	str	r3, [sp, #64]	@ 0x40
 8007d14:	18bd      	adds	r5, r7, r2
 8007d16:	9b08      	ldr	r3, [sp, #32]
 8007d18:	42af      	cmp	r7, r5
 8007d1a:	4416      	add	r6, r2
 8007d1c:	441e      	add	r6, r3
 8007d1e:	463b      	mov	r3, r7
 8007d20:	bfa8      	it	ge
 8007d22:	462b      	movge	r3, r5
 8007d24:	42b3      	cmp	r3, r6
 8007d26:	bfa8      	it	ge
 8007d28:	4633      	movge	r3, r6
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	bfc2      	ittt	gt
 8007d2e:	1aed      	subgt	r5, r5, r3
 8007d30:	1af6      	subgt	r6, r6, r3
 8007d32:	1aff      	subgt	r7, r7, r3
 8007d34:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	dd16      	ble.n	8007d68 <_strtod_l+0x738>
 8007d3a:	4641      	mov	r1, r8
 8007d3c:	9805      	ldr	r0, [sp, #20]
 8007d3e:	461a      	mov	r2, r3
 8007d40:	f7ff f9a4 	bl	800708c <__pow5mult>
 8007d44:	4680      	mov	r8, r0
 8007d46:	2800      	cmp	r0, #0
 8007d48:	d0ba      	beq.n	8007cc0 <_strtod_l+0x690>
 8007d4a:	4601      	mov	r1, r0
 8007d4c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8007d4e:	9805      	ldr	r0, [sp, #20]
 8007d50:	f7ff f8fa 	bl	8006f48 <__multiply>
 8007d54:	900a      	str	r0, [sp, #40]	@ 0x28
 8007d56:	2800      	cmp	r0, #0
 8007d58:	f43f ae8d 	beq.w	8007a76 <_strtod_l+0x446>
 8007d5c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007d5e:	9805      	ldr	r0, [sp, #20]
 8007d60:	f7fe ffde 	bl	8006d20 <_Bfree>
 8007d64:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007d66:	931a      	str	r3, [sp, #104]	@ 0x68
 8007d68:	2d00      	cmp	r5, #0
 8007d6a:	dc1d      	bgt.n	8007da8 <_strtod_l+0x778>
 8007d6c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	dd23      	ble.n	8007dba <_strtod_l+0x78a>
 8007d72:	4649      	mov	r1, r9
 8007d74:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8007d76:	9805      	ldr	r0, [sp, #20]
 8007d78:	f7ff f988 	bl	800708c <__pow5mult>
 8007d7c:	4681      	mov	r9, r0
 8007d7e:	b9e0      	cbnz	r0, 8007dba <_strtod_l+0x78a>
 8007d80:	f04f 0900 	mov.w	r9, #0
 8007d84:	e677      	b.n	8007a76 <_strtod_l+0x446>
 8007d86:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8007d8a:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8007d8e:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8007d92:	35e2      	adds	r5, #226	@ 0xe2
 8007d94:	fa01 f305 	lsl.w	r3, r1, r5
 8007d98:	9310      	str	r3, [sp, #64]	@ 0x40
 8007d9a:	9113      	str	r1, [sp, #76]	@ 0x4c
 8007d9c:	e7ba      	b.n	8007d14 <_strtod_l+0x6e4>
 8007d9e:	2300      	movs	r3, #0
 8007da0:	9310      	str	r3, [sp, #64]	@ 0x40
 8007da2:	2301      	movs	r3, #1
 8007da4:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007da6:	e7b5      	b.n	8007d14 <_strtod_l+0x6e4>
 8007da8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007daa:	9805      	ldr	r0, [sp, #20]
 8007dac:	462a      	mov	r2, r5
 8007dae:	f7ff f9c7 	bl	8007140 <__lshift>
 8007db2:	901a      	str	r0, [sp, #104]	@ 0x68
 8007db4:	2800      	cmp	r0, #0
 8007db6:	d1d9      	bne.n	8007d6c <_strtod_l+0x73c>
 8007db8:	e65d      	b.n	8007a76 <_strtod_l+0x446>
 8007dba:	2e00      	cmp	r6, #0
 8007dbc:	dd07      	ble.n	8007dce <_strtod_l+0x79e>
 8007dbe:	4649      	mov	r1, r9
 8007dc0:	9805      	ldr	r0, [sp, #20]
 8007dc2:	4632      	mov	r2, r6
 8007dc4:	f7ff f9bc 	bl	8007140 <__lshift>
 8007dc8:	4681      	mov	r9, r0
 8007dca:	2800      	cmp	r0, #0
 8007dcc:	d0d8      	beq.n	8007d80 <_strtod_l+0x750>
 8007dce:	2f00      	cmp	r7, #0
 8007dd0:	dd08      	ble.n	8007de4 <_strtod_l+0x7b4>
 8007dd2:	4641      	mov	r1, r8
 8007dd4:	9805      	ldr	r0, [sp, #20]
 8007dd6:	463a      	mov	r2, r7
 8007dd8:	f7ff f9b2 	bl	8007140 <__lshift>
 8007ddc:	4680      	mov	r8, r0
 8007dde:	2800      	cmp	r0, #0
 8007de0:	f43f ae49 	beq.w	8007a76 <_strtod_l+0x446>
 8007de4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007de6:	9805      	ldr	r0, [sp, #20]
 8007de8:	464a      	mov	r2, r9
 8007dea:	f7ff fa31 	bl	8007250 <__mdiff>
 8007dee:	4604      	mov	r4, r0
 8007df0:	2800      	cmp	r0, #0
 8007df2:	f43f ae40 	beq.w	8007a76 <_strtod_l+0x446>
 8007df6:	68c3      	ldr	r3, [r0, #12]
 8007df8:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007dfa:	2300      	movs	r3, #0
 8007dfc:	60c3      	str	r3, [r0, #12]
 8007dfe:	4641      	mov	r1, r8
 8007e00:	f7ff fa0a 	bl	8007218 <__mcmp>
 8007e04:	2800      	cmp	r0, #0
 8007e06:	da45      	bge.n	8007e94 <_strtod_l+0x864>
 8007e08:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007e0a:	ea53 030a 	orrs.w	r3, r3, sl
 8007e0e:	d16b      	bne.n	8007ee8 <_strtod_l+0x8b8>
 8007e10:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d167      	bne.n	8007ee8 <_strtod_l+0x8b8>
 8007e18:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007e1c:	0d1b      	lsrs	r3, r3, #20
 8007e1e:	051b      	lsls	r3, r3, #20
 8007e20:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8007e24:	d960      	bls.n	8007ee8 <_strtod_l+0x8b8>
 8007e26:	6963      	ldr	r3, [r4, #20]
 8007e28:	b913      	cbnz	r3, 8007e30 <_strtod_l+0x800>
 8007e2a:	6923      	ldr	r3, [r4, #16]
 8007e2c:	2b01      	cmp	r3, #1
 8007e2e:	dd5b      	ble.n	8007ee8 <_strtod_l+0x8b8>
 8007e30:	4621      	mov	r1, r4
 8007e32:	2201      	movs	r2, #1
 8007e34:	9805      	ldr	r0, [sp, #20]
 8007e36:	f7ff f983 	bl	8007140 <__lshift>
 8007e3a:	4641      	mov	r1, r8
 8007e3c:	4604      	mov	r4, r0
 8007e3e:	f7ff f9eb 	bl	8007218 <__mcmp>
 8007e42:	2800      	cmp	r0, #0
 8007e44:	dd50      	ble.n	8007ee8 <_strtod_l+0x8b8>
 8007e46:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007e4a:	9a08      	ldr	r2, [sp, #32]
 8007e4c:	0d1b      	lsrs	r3, r3, #20
 8007e4e:	051b      	lsls	r3, r3, #20
 8007e50:	2a00      	cmp	r2, #0
 8007e52:	d06a      	beq.n	8007f2a <_strtod_l+0x8fa>
 8007e54:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8007e58:	d867      	bhi.n	8007f2a <_strtod_l+0x8fa>
 8007e5a:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8007e5e:	f67f ae9d 	bls.w	8007b9c <_strtod_l+0x56c>
 8007e62:	4b0a      	ldr	r3, [pc, #40]	@ (8007e8c <_strtod_l+0x85c>)
 8007e64:	4650      	mov	r0, sl
 8007e66:	4659      	mov	r1, fp
 8007e68:	2200      	movs	r2, #0
 8007e6a:	f7f8 fbc5 	bl	80005f8 <__aeabi_dmul>
 8007e6e:	4b08      	ldr	r3, [pc, #32]	@ (8007e90 <_strtod_l+0x860>)
 8007e70:	400b      	ands	r3, r1
 8007e72:	4682      	mov	sl, r0
 8007e74:	468b      	mov	fp, r1
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	f47f ae08 	bne.w	8007a8c <_strtod_l+0x45c>
 8007e7c:	9a05      	ldr	r2, [sp, #20]
 8007e7e:	2322      	movs	r3, #34	@ 0x22
 8007e80:	6013      	str	r3, [r2, #0]
 8007e82:	e603      	b.n	8007a8c <_strtod_l+0x45c>
 8007e84:	08009810 	.word	0x08009810
 8007e88:	fffffc02 	.word	0xfffffc02
 8007e8c:	39500000 	.word	0x39500000
 8007e90:	7ff00000 	.word	0x7ff00000
 8007e94:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8007e98:	d165      	bne.n	8007f66 <_strtod_l+0x936>
 8007e9a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8007e9c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007ea0:	b35a      	cbz	r2, 8007efa <_strtod_l+0x8ca>
 8007ea2:	4a9f      	ldr	r2, [pc, #636]	@ (8008120 <_strtod_l+0xaf0>)
 8007ea4:	4293      	cmp	r3, r2
 8007ea6:	d12b      	bne.n	8007f00 <_strtod_l+0x8d0>
 8007ea8:	9b08      	ldr	r3, [sp, #32]
 8007eaa:	4651      	mov	r1, sl
 8007eac:	b303      	cbz	r3, 8007ef0 <_strtod_l+0x8c0>
 8007eae:	4b9d      	ldr	r3, [pc, #628]	@ (8008124 <_strtod_l+0xaf4>)
 8007eb0:	465a      	mov	r2, fp
 8007eb2:	4013      	ands	r3, r2
 8007eb4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8007eb8:	f04f 32ff 	mov.w	r2, #4294967295
 8007ebc:	d81b      	bhi.n	8007ef6 <_strtod_l+0x8c6>
 8007ebe:	0d1b      	lsrs	r3, r3, #20
 8007ec0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8007ec4:	fa02 f303 	lsl.w	r3, r2, r3
 8007ec8:	4299      	cmp	r1, r3
 8007eca:	d119      	bne.n	8007f00 <_strtod_l+0x8d0>
 8007ecc:	4b96      	ldr	r3, [pc, #600]	@ (8008128 <_strtod_l+0xaf8>)
 8007ece:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007ed0:	429a      	cmp	r2, r3
 8007ed2:	d102      	bne.n	8007eda <_strtod_l+0x8aa>
 8007ed4:	3101      	adds	r1, #1
 8007ed6:	f43f adce 	beq.w	8007a76 <_strtod_l+0x446>
 8007eda:	4b92      	ldr	r3, [pc, #584]	@ (8008124 <_strtod_l+0xaf4>)
 8007edc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007ede:	401a      	ands	r2, r3
 8007ee0:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8007ee4:	f04f 0a00 	mov.w	sl, #0
 8007ee8:	9b08      	ldr	r3, [sp, #32]
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d1b9      	bne.n	8007e62 <_strtod_l+0x832>
 8007eee:	e5cd      	b.n	8007a8c <_strtod_l+0x45c>
 8007ef0:	f04f 33ff 	mov.w	r3, #4294967295
 8007ef4:	e7e8      	b.n	8007ec8 <_strtod_l+0x898>
 8007ef6:	4613      	mov	r3, r2
 8007ef8:	e7e6      	b.n	8007ec8 <_strtod_l+0x898>
 8007efa:	ea53 030a 	orrs.w	r3, r3, sl
 8007efe:	d0a2      	beq.n	8007e46 <_strtod_l+0x816>
 8007f00:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007f02:	b1db      	cbz	r3, 8007f3c <_strtod_l+0x90c>
 8007f04:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007f06:	4213      	tst	r3, r2
 8007f08:	d0ee      	beq.n	8007ee8 <_strtod_l+0x8b8>
 8007f0a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007f0c:	9a08      	ldr	r2, [sp, #32]
 8007f0e:	4650      	mov	r0, sl
 8007f10:	4659      	mov	r1, fp
 8007f12:	b1bb      	cbz	r3, 8007f44 <_strtod_l+0x914>
 8007f14:	f7ff fb6e 	bl	80075f4 <sulp>
 8007f18:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007f1c:	ec53 2b10 	vmov	r2, r3, d0
 8007f20:	f7f8 f9b4 	bl	800028c <__adddf3>
 8007f24:	4682      	mov	sl, r0
 8007f26:	468b      	mov	fp, r1
 8007f28:	e7de      	b.n	8007ee8 <_strtod_l+0x8b8>
 8007f2a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8007f2e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8007f32:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8007f36:	f04f 3aff 	mov.w	sl, #4294967295
 8007f3a:	e7d5      	b.n	8007ee8 <_strtod_l+0x8b8>
 8007f3c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007f3e:	ea13 0f0a 	tst.w	r3, sl
 8007f42:	e7e1      	b.n	8007f08 <_strtod_l+0x8d8>
 8007f44:	f7ff fb56 	bl	80075f4 <sulp>
 8007f48:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007f4c:	ec53 2b10 	vmov	r2, r3, d0
 8007f50:	f7f8 f99a 	bl	8000288 <__aeabi_dsub>
 8007f54:	2200      	movs	r2, #0
 8007f56:	2300      	movs	r3, #0
 8007f58:	4682      	mov	sl, r0
 8007f5a:	468b      	mov	fp, r1
 8007f5c:	f7f8 fdb4 	bl	8000ac8 <__aeabi_dcmpeq>
 8007f60:	2800      	cmp	r0, #0
 8007f62:	d0c1      	beq.n	8007ee8 <_strtod_l+0x8b8>
 8007f64:	e61a      	b.n	8007b9c <_strtod_l+0x56c>
 8007f66:	4641      	mov	r1, r8
 8007f68:	4620      	mov	r0, r4
 8007f6a:	f7ff facd 	bl	8007508 <__ratio>
 8007f6e:	ec57 6b10 	vmov	r6, r7, d0
 8007f72:	2200      	movs	r2, #0
 8007f74:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8007f78:	4630      	mov	r0, r6
 8007f7a:	4639      	mov	r1, r7
 8007f7c:	f7f8 fdb8 	bl	8000af0 <__aeabi_dcmple>
 8007f80:	2800      	cmp	r0, #0
 8007f82:	d06f      	beq.n	8008064 <_strtod_l+0xa34>
 8007f84:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d17a      	bne.n	8008080 <_strtod_l+0xa50>
 8007f8a:	f1ba 0f00 	cmp.w	sl, #0
 8007f8e:	d158      	bne.n	8008042 <_strtod_l+0xa12>
 8007f90:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007f92:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d15a      	bne.n	8008050 <_strtod_l+0xa20>
 8007f9a:	4b64      	ldr	r3, [pc, #400]	@ (800812c <_strtod_l+0xafc>)
 8007f9c:	2200      	movs	r2, #0
 8007f9e:	4630      	mov	r0, r6
 8007fa0:	4639      	mov	r1, r7
 8007fa2:	f7f8 fd9b 	bl	8000adc <__aeabi_dcmplt>
 8007fa6:	2800      	cmp	r0, #0
 8007fa8:	d159      	bne.n	800805e <_strtod_l+0xa2e>
 8007faa:	4630      	mov	r0, r6
 8007fac:	4639      	mov	r1, r7
 8007fae:	4b60      	ldr	r3, [pc, #384]	@ (8008130 <_strtod_l+0xb00>)
 8007fb0:	2200      	movs	r2, #0
 8007fb2:	f7f8 fb21 	bl	80005f8 <__aeabi_dmul>
 8007fb6:	4606      	mov	r6, r0
 8007fb8:	460f      	mov	r7, r1
 8007fba:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8007fbe:	9606      	str	r6, [sp, #24]
 8007fc0:	9307      	str	r3, [sp, #28]
 8007fc2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007fc6:	4d57      	ldr	r5, [pc, #348]	@ (8008124 <_strtod_l+0xaf4>)
 8007fc8:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8007fcc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007fce:	401d      	ands	r5, r3
 8007fd0:	4b58      	ldr	r3, [pc, #352]	@ (8008134 <_strtod_l+0xb04>)
 8007fd2:	429d      	cmp	r5, r3
 8007fd4:	f040 80b2 	bne.w	800813c <_strtod_l+0xb0c>
 8007fd8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007fda:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8007fde:	ec4b ab10 	vmov	d0, sl, fp
 8007fe2:	f7ff f9c9 	bl	8007378 <__ulp>
 8007fe6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007fea:	ec51 0b10 	vmov	r0, r1, d0
 8007fee:	f7f8 fb03 	bl	80005f8 <__aeabi_dmul>
 8007ff2:	4652      	mov	r2, sl
 8007ff4:	465b      	mov	r3, fp
 8007ff6:	f7f8 f949 	bl	800028c <__adddf3>
 8007ffa:	460b      	mov	r3, r1
 8007ffc:	4949      	ldr	r1, [pc, #292]	@ (8008124 <_strtod_l+0xaf4>)
 8007ffe:	4a4e      	ldr	r2, [pc, #312]	@ (8008138 <_strtod_l+0xb08>)
 8008000:	4019      	ands	r1, r3
 8008002:	4291      	cmp	r1, r2
 8008004:	4682      	mov	sl, r0
 8008006:	d942      	bls.n	800808e <_strtod_l+0xa5e>
 8008008:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800800a:	4b47      	ldr	r3, [pc, #284]	@ (8008128 <_strtod_l+0xaf8>)
 800800c:	429a      	cmp	r2, r3
 800800e:	d103      	bne.n	8008018 <_strtod_l+0x9e8>
 8008010:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008012:	3301      	adds	r3, #1
 8008014:	f43f ad2f 	beq.w	8007a76 <_strtod_l+0x446>
 8008018:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8008128 <_strtod_l+0xaf8>
 800801c:	f04f 3aff 	mov.w	sl, #4294967295
 8008020:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008022:	9805      	ldr	r0, [sp, #20]
 8008024:	f7fe fe7c 	bl	8006d20 <_Bfree>
 8008028:	9805      	ldr	r0, [sp, #20]
 800802a:	4649      	mov	r1, r9
 800802c:	f7fe fe78 	bl	8006d20 <_Bfree>
 8008030:	9805      	ldr	r0, [sp, #20]
 8008032:	4641      	mov	r1, r8
 8008034:	f7fe fe74 	bl	8006d20 <_Bfree>
 8008038:	9805      	ldr	r0, [sp, #20]
 800803a:	4621      	mov	r1, r4
 800803c:	f7fe fe70 	bl	8006d20 <_Bfree>
 8008040:	e619      	b.n	8007c76 <_strtod_l+0x646>
 8008042:	f1ba 0f01 	cmp.w	sl, #1
 8008046:	d103      	bne.n	8008050 <_strtod_l+0xa20>
 8008048:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800804a:	2b00      	cmp	r3, #0
 800804c:	f43f ada6 	beq.w	8007b9c <_strtod_l+0x56c>
 8008050:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8008100 <_strtod_l+0xad0>
 8008054:	4f35      	ldr	r7, [pc, #212]	@ (800812c <_strtod_l+0xafc>)
 8008056:	ed8d 7b06 	vstr	d7, [sp, #24]
 800805a:	2600      	movs	r6, #0
 800805c:	e7b1      	b.n	8007fc2 <_strtod_l+0x992>
 800805e:	4f34      	ldr	r7, [pc, #208]	@ (8008130 <_strtod_l+0xb00>)
 8008060:	2600      	movs	r6, #0
 8008062:	e7aa      	b.n	8007fba <_strtod_l+0x98a>
 8008064:	4b32      	ldr	r3, [pc, #200]	@ (8008130 <_strtod_l+0xb00>)
 8008066:	4630      	mov	r0, r6
 8008068:	4639      	mov	r1, r7
 800806a:	2200      	movs	r2, #0
 800806c:	f7f8 fac4 	bl	80005f8 <__aeabi_dmul>
 8008070:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008072:	4606      	mov	r6, r0
 8008074:	460f      	mov	r7, r1
 8008076:	2b00      	cmp	r3, #0
 8008078:	d09f      	beq.n	8007fba <_strtod_l+0x98a>
 800807a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800807e:	e7a0      	b.n	8007fc2 <_strtod_l+0x992>
 8008080:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8008108 <_strtod_l+0xad8>
 8008084:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008088:	ec57 6b17 	vmov	r6, r7, d7
 800808c:	e799      	b.n	8007fc2 <_strtod_l+0x992>
 800808e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8008092:	9b08      	ldr	r3, [sp, #32]
 8008094:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8008098:	2b00      	cmp	r3, #0
 800809a:	d1c1      	bne.n	8008020 <_strtod_l+0x9f0>
 800809c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80080a0:	0d1b      	lsrs	r3, r3, #20
 80080a2:	051b      	lsls	r3, r3, #20
 80080a4:	429d      	cmp	r5, r3
 80080a6:	d1bb      	bne.n	8008020 <_strtod_l+0x9f0>
 80080a8:	4630      	mov	r0, r6
 80080aa:	4639      	mov	r1, r7
 80080ac:	f7f8 fe04 	bl	8000cb8 <__aeabi_d2lz>
 80080b0:	f7f8 fa74 	bl	800059c <__aeabi_l2d>
 80080b4:	4602      	mov	r2, r0
 80080b6:	460b      	mov	r3, r1
 80080b8:	4630      	mov	r0, r6
 80080ba:	4639      	mov	r1, r7
 80080bc:	f7f8 f8e4 	bl	8000288 <__aeabi_dsub>
 80080c0:	460b      	mov	r3, r1
 80080c2:	4602      	mov	r2, r0
 80080c4:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80080c8:	f3cb 0613 	ubfx	r6, fp, #0, #20
 80080cc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80080ce:	ea46 060a 	orr.w	r6, r6, sl
 80080d2:	431e      	orrs	r6, r3
 80080d4:	d06f      	beq.n	80081b6 <_strtod_l+0xb86>
 80080d6:	a30e      	add	r3, pc, #56	@ (adr r3, 8008110 <_strtod_l+0xae0>)
 80080d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080dc:	f7f8 fcfe 	bl	8000adc <__aeabi_dcmplt>
 80080e0:	2800      	cmp	r0, #0
 80080e2:	f47f acd3 	bne.w	8007a8c <_strtod_l+0x45c>
 80080e6:	a30c      	add	r3, pc, #48	@ (adr r3, 8008118 <_strtod_l+0xae8>)
 80080e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080ec:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80080f0:	f7f8 fd12 	bl	8000b18 <__aeabi_dcmpgt>
 80080f4:	2800      	cmp	r0, #0
 80080f6:	d093      	beq.n	8008020 <_strtod_l+0x9f0>
 80080f8:	e4c8      	b.n	8007a8c <_strtod_l+0x45c>
 80080fa:	bf00      	nop
 80080fc:	f3af 8000 	nop.w
 8008100:	00000000 	.word	0x00000000
 8008104:	bff00000 	.word	0xbff00000
 8008108:	00000000 	.word	0x00000000
 800810c:	3ff00000 	.word	0x3ff00000
 8008110:	94a03595 	.word	0x94a03595
 8008114:	3fdfffff 	.word	0x3fdfffff
 8008118:	35afe535 	.word	0x35afe535
 800811c:	3fe00000 	.word	0x3fe00000
 8008120:	000fffff 	.word	0x000fffff
 8008124:	7ff00000 	.word	0x7ff00000
 8008128:	7fefffff 	.word	0x7fefffff
 800812c:	3ff00000 	.word	0x3ff00000
 8008130:	3fe00000 	.word	0x3fe00000
 8008134:	7fe00000 	.word	0x7fe00000
 8008138:	7c9fffff 	.word	0x7c9fffff
 800813c:	9b08      	ldr	r3, [sp, #32]
 800813e:	b323      	cbz	r3, 800818a <_strtod_l+0xb5a>
 8008140:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8008144:	d821      	bhi.n	800818a <_strtod_l+0xb5a>
 8008146:	a328      	add	r3, pc, #160	@ (adr r3, 80081e8 <_strtod_l+0xbb8>)
 8008148:	e9d3 2300 	ldrd	r2, r3, [r3]
 800814c:	4630      	mov	r0, r6
 800814e:	4639      	mov	r1, r7
 8008150:	f7f8 fcce 	bl	8000af0 <__aeabi_dcmple>
 8008154:	b1a0      	cbz	r0, 8008180 <_strtod_l+0xb50>
 8008156:	4639      	mov	r1, r7
 8008158:	4630      	mov	r0, r6
 800815a:	f7f8 fd25 	bl	8000ba8 <__aeabi_d2uiz>
 800815e:	2801      	cmp	r0, #1
 8008160:	bf38      	it	cc
 8008162:	2001      	movcc	r0, #1
 8008164:	f7f8 f9ce 	bl	8000504 <__aeabi_ui2d>
 8008168:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800816a:	4606      	mov	r6, r0
 800816c:	460f      	mov	r7, r1
 800816e:	b9fb      	cbnz	r3, 80081b0 <_strtod_l+0xb80>
 8008170:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8008174:	9014      	str	r0, [sp, #80]	@ 0x50
 8008176:	9315      	str	r3, [sp, #84]	@ 0x54
 8008178:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800817c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8008180:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008182:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8008186:	1b5b      	subs	r3, r3, r5
 8008188:	9311      	str	r3, [sp, #68]	@ 0x44
 800818a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800818e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8008192:	f7ff f8f1 	bl	8007378 <__ulp>
 8008196:	4650      	mov	r0, sl
 8008198:	ec53 2b10 	vmov	r2, r3, d0
 800819c:	4659      	mov	r1, fp
 800819e:	f7f8 fa2b 	bl	80005f8 <__aeabi_dmul>
 80081a2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80081a6:	f7f8 f871 	bl	800028c <__adddf3>
 80081aa:	4682      	mov	sl, r0
 80081ac:	468b      	mov	fp, r1
 80081ae:	e770      	b.n	8008092 <_strtod_l+0xa62>
 80081b0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 80081b4:	e7e0      	b.n	8008178 <_strtod_l+0xb48>
 80081b6:	a30e      	add	r3, pc, #56	@ (adr r3, 80081f0 <_strtod_l+0xbc0>)
 80081b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081bc:	f7f8 fc8e 	bl	8000adc <__aeabi_dcmplt>
 80081c0:	e798      	b.n	80080f4 <_strtod_l+0xac4>
 80081c2:	2300      	movs	r3, #0
 80081c4:	930e      	str	r3, [sp, #56]	@ 0x38
 80081c6:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80081c8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80081ca:	6013      	str	r3, [r2, #0]
 80081cc:	f7ff ba6d 	b.w	80076aa <_strtod_l+0x7a>
 80081d0:	2a65      	cmp	r2, #101	@ 0x65
 80081d2:	f43f ab68 	beq.w	80078a6 <_strtod_l+0x276>
 80081d6:	2a45      	cmp	r2, #69	@ 0x45
 80081d8:	f43f ab65 	beq.w	80078a6 <_strtod_l+0x276>
 80081dc:	2301      	movs	r3, #1
 80081de:	f7ff bba0 	b.w	8007922 <_strtod_l+0x2f2>
 80081e2:	bf00      	nop
 80081e4:	f3af 8000 	nop.w
 80081e8:	ffc00000 	.word	0xffc00000
 80081ec:	41dfffff 	.word	0x41dfffff
 80081f0:	94a03595 	.word	0x94a03595
 80081f4:	3fcfffff 	.word	0x3fcfffff

080081f8 <_strtod_r>:
 80081f8:	4b01      	ldr	r3, [pc, #4]	@ (8008200 <_strtod_r+0x8>)
 80081fa:	f7ff ba19 	b.w	8007630 <_strtod_l>
 80081fe:	bf00      	nop
 8008200:	20000068 	.word	0x20000068

08008204 <_strtol_l.isra.0>:
 8008204:	2b24      	cmp	r3, #36	@ 0x24
 8008206:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800820a:	4686      	mov	lr, r0
 800820c:	4690      	mov	r8, r2
 800820e:	d801      	bhi.n	8008214 <_strtol_l.isra.0+0x10>
 8008210:	2b01      	cmp	r3, #1
 8008212:	d106      	bne.n	8008222 <_strtol_l.isra.0+0x1e>
 8008214:	f7fd fdb6 	bl	8005d84 <__errno>
 8008218:	2316      	movs	r3, #22
 800821a:	6003      	str	r3, [r0, #0]
 800821c:	2000      	movs	r0, #0
 800821e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008222:	4834      	ldr	r0, [pc, #208]	@ (80082f4 <_strtol_l.isra.0+0xf0>)
 8008224:	460d      	mov	r5, r1
 8008226:	462a      	mov	r2, r5
 8008228:	f815 4b01 	ldrb.w	r4, [r5], #1
 800822c:	5d06      	ldrb	r6, [r0, r4]
 800822e:	f016 0608 	ands.w	r6, r6, #8
 8008232:	d1f8      	bne.n	8008226 <_strtol_l.isra.0+0x22>
 8008234:	2c2d      	cmp	r4, #45	@ 0x2d
 8008236:	d110      	bne.n	800825a <_strtol_l.isra.0+0x56>
 8008238:	782c      	ldrb	r4, [r5, #0]
 800823a:	2601      	movs	r6, #1
 800823c:	1c95      	adds	r5, r2, #2
 800823e:	f033 0210 	bics.w	r2, r3, #16
 8008242:	d115      	bne.n	8008270 <_strtol_l.isra.0+0x6c>
 8008244:	2c30      	cmp	r4, #48	@ 0x30
 8008246:	d10d      	bne.n	8008264 <_strtol_l.isra.0+0x60>
 8008248:	782a      	ldrb	r2, [r5, #0]
 800824a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800824e:	2a58      	cmp	r2, #88	@ 0x58
 8008250:	d108      	bne.n	8008264 <_strtol_l.isra.0+0x60>
 8008252:	786c      	ldrb	r4, [r5, #1]
 8008254:	3502      	adds	r5, #2
 8008256:	2310      	movs	r3, #16
 8008258:	e00a      	b.n	8008270 <_strtol_l.isra.0+0x6c>
 800825a:	2c2b      	cmp	r4, #43	@ 0x2b
 800825c:	bf04      	itt	eq
 800825e:	782c      	ldrbeq	r4, [r5, #0]
 8008260:	1c95      	addeq	r5, r2, #2
 8008262:	e7ec      	b.n	800823e <_strtol_l.isra.0+0x3a>
 8008264:	2b00      	cmp	r3, #0
 8008266:	d1f6      	bne.n	8008256 <_strtol_l.isra.0+0x52>
 8008268:	2c30      	cmp	r4, #48	@ 0x30
 800826a:	bf14      	ite	ne
 800826c:	230a      	movne	r3, #10
 800826e:	2308      	moveq	r3, #8
 8008270:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8008274:	f10c 3cff 	add.w	ip, ip, #4294967295
 8008278:	2200      	movs	r2, #0
 800827a:	fbbc f9f3 	udiv	r9, ip, r3
 800827e:	4610      	mov	r0, r2
 8008280:	fb03 ca19 	mls	sl, r3, r9, ip
 8008284:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8008288:	2f09      	cmp	r7, #9
 800828a:	d80f      	bhi.n	80082ac <_strtol_l.isra.0+0xa8>
 800828c:	463c      	mov	r4, r7
 800828e:	42a3      	cmp	r3, r4
 8008290:	dd1b      	ble.n	80082ca <_strtol_l.isra.0+0xc6>
 8008292:	1c57      	adds	r7, r2, #1
 8008294:	d007      	beq.n	80082a6 <_strtol_l.isra.0+0xa2>
 8008296:	4581      	cmp	r9, r0
 8008298:	d314      	bcc.n	80082c4 <_strtol_l.isra.0+0xc0>
 800829a:	d101      	bne.n	80082a0 <_strtol_l.isra.0+0x9c>
 800829c:	45a2      	cmp	sl, r4
 800829e:	db11      	blt.n	80082c4 <_strtol_l.isra.0+0xc0>
 80082a0:	fb00 4003 	mla	r0, r0, r3, r4
 80082a4:	2201      	movs	r2, #1
 80082a6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80082aa:	e7eb      	b.n	8008284 <_strtol_l.isra.0+0x80>
 80082ac:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80082b0:	2f19      	cmp	r7, #25
 80082b2:	d801      	bhi.n	80082b8 <_strtol_l.isra.0+0xb4>
 80082b4:	3c37      	subs	r4, #55	@ 0x37
 80082b6:	e7ea      	b.n	800828e <_strtol_l.isra.0+0x8a>
 80082b8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80082bc:	2f19      	cmp	r7, #25
 80082be:	d804      	bhi.n	80082ca <_strtol_l.isra.0+0xc6>
 80082c0:	3c57      	subs	r4, #87	@ 0x57
 80082c2:	e7e4      	b.n	800828e <_strtol_l.isra.0+0x8a>
 80082c4:	f04f 32ff 	mov.w	r2, #4294967295
 80082c8:	e7ed      	b.n	80082a6 <_strtol_l.isra.0+0xa2>
 80082ca:	1c53      	adds	r3, r2, #1
 80082cc:	d108      	bne.n	80082e0 <_strtol_l.isra.0+0xdc>
 80082ce:	2322      	movs	r3, #34	@ 0x22
 80082d0:	f8ce 3000 	str.w	r3, [lr]
 80082d4:	4660      	mov	r0, ip
 80082d6:	f1b8 0f00 	cmp.w	r8, #0
 80082da:	d0a0      	beq.n	800821e <_strtol_l.isra.0+0x1a>
 80082dc:	1e69      	subs	r1, r5, #1
 80082de:	e006      	b.n	80082ee <_strtol_l.isra.0+0xea>
 80082e0:	b106      	cbz	r6, 80082e4 <_strtol_l.isra.0+0xe0>
 80082e2:	4240      	negs	r0, r0
 80082e4:	f1b8 0f00 	cmp.w	r8, #0
 80082e8:	d099      	beq.n	800821e <_strtol_l.isra.0+0x1a>
 80082ea:	2a00      	cmp	r2, #0
 80082ec:	d1f6      	bne.n	80082dc <_strtol_l.isra.0+0xd8>
 80082ee:	f8c8 1000 	str.w	r1, [r8]
 80082f2:	e794      	b.n	800821e <_strtol_l.isra.0+0x1a>
 80082f4:	08009839 	.word	0x08009839

080082f8 <_strtol_r>:
 80082f8:	f7ff bf84 	b.w	8008204 <_strtol_l.isra.0>

080082fc <__ssputs_r>:
 80082fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008300:	688e      	ldr	r6, [r1, #8]
 8008302:	461f      	mov	r7, r3
 8008304:	42be      	cmp	r6, r7
 8008306:	680b      	ldr	r3, [r1, #0]
 8008308:	4682      	mov	sl, r0
 800830a:	460c      	mov	r4, r1
 800830c:	4690      	mov	r8, r2
 800830e:	d82d      	bhi.n	800836c <__ssputs_r+0x70>
 8008310:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008314:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008318:	d026      	beq.n	8008368 <__ssputs_r+0x6c>
 800831a:	6965      	ldr	r5, [r4, #20]
 800831c:	6909      	ldr	r1, [r1, #16]
 800831e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008322:	eba3 0901 	sub.w	r9, r3, r1
 8008326:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800832a:	1c7b      	adds	r3, r7, #1
 800832c:	444b      	add	r3, r9
 800832e:	106d      	asrs	r5, r5, #1
 8008330:	429d      	cmp	r5, r3
 8008332:	bf38      	it	cc
 8008334:	461d      	movcc	r5, r3
 8008336:	0553      	lsls	r3, r2, #21
 8008338:	d527      	bpl.n	800838a <__ssputs_r+0x8e>
 800833a:	4629      	mov	r1, r5
 800833c:	f7fe fc24 	bl	8006b88 <_malloc_r>
 8008340:	4606      	mov	r6, r0
 8008342:	b360      	cbz	r0, 800839e <__ssputs_r+0xa2>
 8008344:	6921      	ldr	r1, [r4, #16]
 8008346:	464a      	mov	r2, r9
 8008348:	f000 fbee 	bl	8008b28 <memcpy>
 800834c:	89a3      	ldrh	r3, [r4, #12]
 800834e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008352:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008356:	81a3      	strh	r3, [r4, #12]
 8008358:	6126      	str	r6, [r4, #16]
 800835a:	6165      	str	r5, [r4, #20]
 800835c:	444e      	add	r6, r9
 800835e:	eba5 0509 	sub.w	r5, r5, r9
 8008362:	6026      	str	r6, [r4, #0]
 8008364:	60a5      	str	r5, [r4, #8]
 8008366:	463e      	mov	r6, r7
 8008368:	42be      	cmp	r6, r7
 800836a:	d900      	bls.n	800836e <__ssputs_r+0x72>
 800836c:	463e      	mov	r6, r7
 800836e:	6820      	ldr	r0, [r4, #0]
 8008370:	4632      	mov	r2, r6
 8008372:	4641      	mov	r1, r8
 8008374:	f000 fb9c 	bl	8008ab0 <memmove>
 8008378:	68a3      	ldr	r3, [r4, #8]
 800837a:	1b9b      	subs	r3, r3, r6
 800837c:	60a3      	str	r3, [r4, #8]
 800837e:	6823      	ldr	r3, [r4, #0]
 8008380:	4433      	add	r3, r6
 8008382:	6023      	str	r3, [r4, #0]
 8008384:	2000      	movs	r0, #0
 8008386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800838a:	462a      	mov	r2, r5
 800838c:	f000 ff61 	bl	8009252 <_realloc_r>
 8008390:	4606      	mov	r6, r0
 8008392:	2800      	cmp	r0, #0
 8008394:	d1e0      	bne.n	8008358 <__ssputs_r+0x5c>
 8008396:	6921      	ldr	r1, [r4, #16]
 8008398:	4650      	mov	r0, sl
 800839a:	f7fe fb81 	bl	8006aa0 <_free_r>
 800839e:	230c      	movs	r3, #12
 80083a0:	f8ca 3000 	str.w	r3, [sl]
 80083a4:	89a3      	ldrh	r3, [r4, #12]
 80083a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80083aa:	81a3      	strh	r3, [r4, #12]
 80083ac:	f04f 30ff 	mov.w	r0, #4294967295
 80083b0:	e7e9      	b.n	8008386 <__ssputs_r+0x8a>
	...

080083b4 <_svfiprintf_r>:
 80083b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083b8:	4698      	mov	r8, r3
 80083ba:	898b      	ldrh	r3, [r1, #12]
 80083bc:	061b      	lsls	r3, r3, #24
 80083be:	b09d      	sub	sp, #116	@ 0x74
 80083c0:	4607      	mov	r7, r0
 80083c2:	460d      	mov	r5, r1
 80083c4:	4614      	mov	r4, r2
 80083c6:	d510      	bpl.n	80083ea <_svfiprintf_r+0x36>
 80083c8:	690b      	ldr	r3, [r1, #16]
 80083ca:	b973      	cbnz	r3, 80083ea <_svfiprintf_r+0x36>
 80083cc:	2140      	movs	r1, #64	@ 0x40
 80083ce:	f7fe fbdb 	bl	8006b88 <_malloc_r>
 80083d2:	6028      	str	r0, [r5, #0]
 80083d4:	6128      	str	r0, [r5, #16]
 80083d6:	b930      	cbnz	r0, 80083e6 <_svfiprintf_r+0x32>
 80083d8:	230c      	movs	r3, #12
 80083da:	603b      	str	r3, [r7, #0]
 80083dc:	f04f 30ff 	mov.w	r0, #4294967295
 80083e0:	b01d      	add	sp, #116	@ 0x74
 80083e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083e6:	2340      	movs	r3, #64	@ 0x40
 80083e8:	616b      	str	r3, [r5, #20]
 80083ea:	2300      	movs	r3, #0
 80083ec:	9309      	str	r3, [sp, #36]	@ 0x24
 80083ee:	2320      	movs	r3, #32
 80083f0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80083f4:	f8cd 800c 	str.w	r8, [sp, #12]
 80083f8:	2330      	movs	r3, #48	@ 0x30
 80083fa:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008598 <_svfiprintf_r+0x1e4>
 80083fe:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008402:	f04f 0901 	mov.w	r9, #1
 8008406:	4623      	mov	r3, r4
 8008408:	469a      	mov	sl, r3
 800840a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800840e:	b10a      	cbz	r2, 8008414 <_svfiprintf_r+0x60>
 8008410:	2a25      	cmp	r2, #37	@ 0x25
 8008412:	d1f9      	bne.n	8008408 <_svfiprintf_r+0x54>
 8008414:	ebba 0b04 	subs.w	fp, sl, r4
 8008418:	d00b      	beq.n	8008432 <_svfiprintf_r+0x7e>
 800841a:	465b      	mov	r3, fp
 800841c:	4622      	mov	r2, r4
 800841e:	4629      	mov	r1, r5
 8008420:	4638      	mov	r0, r7
 8008422:	f7ff ff6b 	bl	80082fc <__ssputs_r>
 8008426:	3001      	adds	r0, #1
 8008428:	f000 80a7 	beq.w	800857a <_svfiprintf_r+0x1c6>
 800842c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800842e:	445a      	add	r2, fp
 8008430:	9209      	str	r2, [sp, #36]	@ 0x24
 8008432:	f89a 3000 	ldrb.w	r3, [sl]
 8008436:	2b00      	cmp	r3, #0
 8008438:	f000 809f 	beq.w	800857a <_svfiprintf_r+0x1c6>
 800843c:	2300      	movs	r3, #0
 800843e:	f04f 32ff 	mov.w	r2, #4294967295
 8008442:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008446:	f10a 0a01 	add.w	sl, sl, #1
 800844a:	9304      	str	r3, [sp, #16]
 800844c:	9307      	str	r3, [sp, #28]
 800844e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008452:	931a      	str	r3, [sp, #104]	@ 0x68
 8008454:	4654      	mov	r4, sl
 8008456:	2205      	movs	r2, #5
 8008458:	f814 1b01 	ldrb.w	r1, [r4], #1
 800845c:	484e      	ldr	r0, [pc, #312]	@ (8008598 <_svfiprintf_r+0x1e4>)
 800845e:	f7f7 feb7 	bl	80001d0 <memchr>
 8008462:	9a04      	ldr	r2, [sp, #16]
 8008464:	b9d8      	cbnz	r0, 800849e <_svfiprintf_r+0xea>
 8008466:	06d0      	lsls	r0, r2, #27
 8008468:	bf44      	itt	mi
 800846a:	2320      	movmi	r3, #32
 800846c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008470:	0711      	lsls	r1, r2, #28
 8008472:	bf44      	itt	mi
 8008474:	232b      	movmi	r3, #43	@ 0x2b
 8008476:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800847a:	f89a 3000 	ldrb.w	r3, [sl]
 800847e:	2b2a      	cmp	r3, #42	@ 0x2a
 8008480:	d015      	beq.n	80084ae <_svfiprintf_r+0xfa>
 8008482:	9a07      	ldr	r2, [sp, #28]
 8008484:	4654      	mov	r4, sl
 8008486:	2000      	movs	r0, #0
 8008488:	f04f 0c0a 	mov.w	ip, #10
 800848c:	4621      	mov	r1, r4
 800848e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008492:	3b30      	subs	r3, #48	@ 0x30
 8008494:	2b09      	cmp	r3, #9
 8008496:	d94b      	bls.n	8008530 <_svfiprintf_r+0x17c>
 8008498:	b1b0      	cbz	r0, 80084c8 <_svfiprintf_r+0x114>
 800849a:	9207      	str	r2, [sp, #28]
 800849c:	e014      	b.n	80084c8 <_svfiprintf_r+0x114>
 800849e:	eba0 0308 	sub.w	r3, r0, r8
 80084a2:	fa09 f303 	lsl.w	r3, r9, r3
 80084a6:	4313      	orrs	r3, r2
 80084a8:	9304      	str	r3, [sp, #16]
 80084aa:	46a2      	mov	sl, r4
 80084ac:	e7d2      	b.n	8008454 <_svfiprintf_r+0xa0>
 80084ae:	9b03      	ldr	r3, [sp, #12]
 80084b0:	1d19      	adds	r1, r3, #4
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	9103      	str	r1, [sp, #12]
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	bfbb      	ittet	lt
 80084ba:	425b      	neglt	r3, r3
 80084bc:	f042 0202 	orrlt.w	r2, r2, #2
 80084c0:	9307      	strge	r3, [sp, #28]
 80084c2:	9307      	strlt	r3, [sp, #28]
 80084c4:	bfb8      	it	lt
 80084c6:	9204      	strlt	r2, [sp, #16]
 80084c8:	7823      	ldrb	r3, [r4, #0]
 80084ca:	2b2e      	cmp	r3, #46	@ 0x2e
 80084cc:	d10a      	bne.n	80084e4 <_svfiprintf_r+0x130>
 80084ce:	7863      	ldrb	r3, [r4, #1]
 80084d0:	2b2a      	cmp	r3, #42	@ 0x2a
 80084d2:	d132      	bne.n	800853a <_svfiprintf_r+0x186>
 80084d4:	9b03      	ldr	r3, [sp, #12]
 80084d6:	1d1a      	adds	r2, r3, #4
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	9203      	str	r2, [sp, #12]
 80084dc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80084e0:	3402      	adds	r4, #2
 80084e2:	9305      	str	r3, [sp, #20]
 80084e4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80085a8 <_svfiprintf_r+0x1f4>
 80084e8:	7821      	ldrb	r1, [r4, #0]
 80084ea:	2203      	movs	r2, #3
 80084ec:	4650      	mov	r0, sl
 80084ee:	f7f7 fe6f 	bl	80001d0 <memchr>
 80084f2:	b138      	cbz	r0, 8008504 <_svfiprintf_r+0x150>
 80084f4:	9b04      	ldr	r3, [sp, #16]
 80084f6:	eba0 000a 	sub.w	r0, r0, sl
 80084fa:	2240      	movs	r2, #64	@ 0x40
 80084fc:	4082      	lsls	r2, r0
 80084fe:	4313      	orrs	r3, r2
 8008500:	3401      	adds	r4, #1
 8008502:	9304      	str	r3, [sp, #16]
 8008504:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008508:	4824      	ldr	r0, [pc, #144]	@ (800859c <_svfiprintf_r+0x1e8>)
 800850a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800850e:	2206      	movs	r2, #6
 8008510:	f7f7 fe5e 	bl	80001d0 <memchr>
 8008514:	2800      	cmp	r0, #0
 8008516:	d036      	beq.n	8008586 <_svfiprintf_r+0x1d2>
 8008518:	4b21      	ldr	r3, [pc, #132]	@ (80085a0 <_svfiprintf_r+0x1ec>)
 800851a:	bb1b      	cbnz	r3, 8008564 <_svfiprintf_r+0x1b0>
 800851c:	9b03      	ldr	r3, [sp, #12]
 800851e:	3307      	adds	r3, #7
 8008520:	f023 0307 	bic.w	r3, r3, #7
 8008524:	3308      	adds	r3, #8
 8008526:	9303      	str	r3, [sp, #12]
 8008528:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800852a:	4433      	add	r3, r6
 800852c:	9309      	str	r3, [sp, #36]	@ 0x24
 800852e:	e76a      	b.n	8008406 <_svfiprintf_r+0x52>
 8008530:	fb0c 3202 	mla	r2, ip, r2, r3
 8008534:	460c      	mov	r4, r1
 8008536:	2001      	movs	r0, #1
 8008538:	e7a8      	b.n	800848c <_svfiprintf_r+0xd8>
 800853a:	2300      	movs	r3, #0
 800853c:	3401      	adds	r4, #1
 800853e:	9305      	str	r3, [sp, #20]
 8008540:	4619      	mov	r1, r3
 8008542:	f04f 0c0a 	mov.w	ip, #10
 8008546:	4620      	mov	r0, r4
 8008548:	f810 2b01 	ldrb.w	r2, [r0], #1
 800854c:	3a30      	subs	r2, #48	@ 0x30
 800854e:	2a09      	cmp	r2, #9
 8008550:	d903      	bls.n	800855a <_svfiprintf_r+0x1a6>
 8008552:	2b00      	cmp	r3, #0
 8008554:	d0c6      	beq.n	80084e4 <_svfiprintf_r+0x130>
 8008556:	9105      	str	r1, [sp, #20]
 8008558:	e7c4      	b.n	80084e4 <_svfiprintf_r+0x130>
 800855a:	fb0c 2101 	mla	r1, ip, r1, r2
 800855e:	4604      	mov	r4, r0
 8008560:	2301      	movs	r3, #1
 8008562:	e7f0      	b.n	8008546 <_svfiprintf_r+0x192>
 8008564:	ab03      	add	r3, sp, #12
 8008566:	9300      	str	r3, [sp, #0]
 8008568:	462a      	mov	r2, r5
 800856a:	4b0e      	ldr	r3, [pc, #56]	@ (80085a4 <_svfiprintf_r+0x1f0>)
 800856c:	a904      	add	r1, sp, #16
 800856e:	4638      	mov	r0, r7
 8008570:	f7fc fcb8 	bl	8004ee4 <_printf_float>
 8008574:	1c42      	adds	r2, r0, #1
 8008576:	4606      	mov	r6, r0
 8008578:	d1d6      	bne.n	8008528 <_svfiprintf_r+0x174>
 800857a:	89ab      	ldrh	r3, [r5, #12]
 800857c:	065b      	lsls	r3, r3, #25
 800857e:	f53f af2d 	bmi.w	80083dc <_svfiprintf_r+0x28>
 8008582:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008584:	e72c      	b.n	80083e0 <_svfiprintf_r+0x2c>
 8008586:	ab03      	add	r3, sp, #12
 8008588:	9300      	str	r3, [sp, #0]
 800858a:	462a      	mov	r2, r5
 800858c:	4b05      	ldr	r3, [pc, #20]	@ (80085a4 <_svfiprintf_r+0x1f0>)
 800858e:	a904      	add	r1, sp, #16
 8008590:	4638      	mov	r0, r7
 8008592:	f7fc ff3f 	bl	8005414 <_printf_i>
 8008596:	e7ed      	b.n	8008574 <_svfiprintf_r+0x1c0>
 8008598:	08009631 	.word	0x08009631
 800859c:	0800963b 	.word	0x0800963b
 80085a0:	08004ee5 	.word	0x08004ee5
 80085a4:	080082fd 	.word	0x080082fd
 80085a8:	08009637 	.word	0x08009637

080085ac <__sfputc_r>:
 80085ac:	6893      	ldr	r3, [r2, #8]
 80085ae:	3b01      	subs	r3, #1
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	b410      	push	{r4}
 80085b4:	6093      	str	r3, [r2, #8]
 80085b6:	da08      	bge.n	80085ca <__sfputc_r+0x1e>
 80085b8:	6994      	ldr	r4, [r2, #24]
 80085ba:	42a3      	cmp	r3, r4
 80085bc:	db01      	blt.n	80085c2 <__sfputc_r+0x16>
 80085be:	290a      	cmp	r1, #10
 80085c0:	d103      	bne.n	80085ca <__sfputc_r+0x1e>
 80085c2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80085c6:	f000 b9df 	b.w	8008988 <__swbuf_r>
 80085ca:	6813      	ldr	r3, [r2, #0]
 80085cc:	1c58      	adds	r0, r3, #1
 80085ce:	6010      	str	r0, [r2, #0]
 80085d0:	7019      	strb	r1, [r3, #0]
 80085d2:	4608      	mov	r0, r1
 80085d4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80085d8:	4770      	bx	lr

080085da <__sfputs_r>:
 80085da:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80085dc:	4606      	mov	r6, r0
 80085de:	460f      	mov	r7, r1
 80085e0:	4614      	mov	r4, r2
 80085e2:	18d5      	adds	r5, r2, r3
 80085e4:	42ac      	cmp	r4, r5
 80085e6:	d101      	bne.n	80085ec <__sfputs_r+0x12>
 80085e8:	2000      	movs	r0, #0
 80085ea:	e007      	b.n	80085fc <__sfputs_r+0x22>
 80085ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80085f0:	463a      	mov	r2, r7
 80085f2:	4630      	mov	r0, r6
 80085f4:	f7ff ffda 	bl	80085ac <__sfputc_r>
 80085f8:	1c43      	adds	r3, r0, #1
 80085fa:	d1f3      	bne.n	80085e4 <__sfputs_r+0xa>
 80085fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008600 <_vfiprintf_r>:
 8008600:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008604:	460d      	mov	r5, r1
 8008606:	b09d      	sub	sp, #116	@ 0x74
 8008608:	4614      	mov	r4, r2
 800860a:	4698      	mov	r8, r3
 800860c:	4606      	mov	r6, r0
 800860e:	b118      	cbz	r0, 8008618 <_vfiprintf_r+0x18>
 8008610:	6a03      	ldr	r3, [r0, #32]
 8008612:	b90b      	cbnz	r3, 8008618 <_vfiprintf_r+0x18>
 8008614:	f7fd fab6 	bl	8005b84 <__sinit>
 8008618:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800861a:	07d9      	lsls	r1, r3, #31
 800861c:	d405      	bmi.n	800862a <_vfiprintf_r+0x2a>
 800861e:	89ab      	ldrh	r3, [r5, #12]
 8008620:	059a      	lsls	r2, r3, #22
 8008622:	d402      	bmi.n	800862a <_vfiprintf_r+0x2a>
 8008624:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008626:	f7fd fbd8 	bl	8005dda <__retarget_lock_acquire_recursive>
 800862a:	89ab      	ldrh	r3, [r5, #12]
 800862c:	071b      	lsls	r3, r3, #28
 800862e:	d501      	bpl.n	8008634 <_vfiprintf_r+0x34>
 8008630:	692b      	ldr	r3, [r5, #16]
 8008632:	b99b      	cbnz	r3, 800865c <_vfiprintf_r+0x5c>
 8008634:	4629      	mov	r1, r5
 8008636:	4630      	mov	r0, r6
 8008638:	f000 f9e4 	bl	8008a04 <__swsetup_r>
 800863c:	b170      	cbz	r0, 800865c <_vfiprintf_r+0x5c>
 800863e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008640:	07dc      	lsls	r4, r3, #31
 8008642:	d504      	bpl.n	800864e <_vfiprintf_r+0x4e>
 8008644:	f04f 30ff 	mov.w	r0, #4294967295
 8008648:	b01d      	add	sp, #116	@ 0x74
 800864a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800864e:	89ab      	ldrh	r3, [r5, #12]
 8008650:	0598      	lsls	r0, r3, #22
 8008652:	d4f7      	bmi.n	8008644 <_vfiprintf_r+0x44>
 8008654:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008656:	f7fd fbc1 	bl	8005ddc <__retarget_lock_release_recursive>
 800865a:	e7f3      	b.n	8008644 <_vfiprintf_r+0x44>
 800865c:	2300      	movs	r3, #0
 800865e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008660:	2320      	movs	r3, #32
 8008662:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008666:	f8cd 800c 	str.w	r8, [sp, #12]
 800866a:	2330      	movs	r3, #48	@ 0x30
 800866c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800881c <_vfiprintf_r+0x21c>
 8008670:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008674:	f04f 0901 	mov.w	r9, #1
 8008678:	4623      	mov	r3, r4
 800867a:	469a      	mov	sl, r3
 800867c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008680:	b10a      	cbz	r2, 8008686 <_vfiprintf_r+0x86>
 8008682:	2a25      	cmp	r2, #37	@ 0x25
 8008684:	d1f9      	bne.n	800867a <_vfiprintf_r+0x7a>
 8008686:	ebba 0b04 	subs.w	fp, sl, r4
 800868a:	d00b      	beq.n	80086a4 <_vfiprintf_r+0xa4>
 800868c:	465b      	mov	r3, fp
 800868e:	4622      	mov	r2, r4
 8008690:	4629      	mov	r1, r5
 8008692:	4630      	mov	r0, r6
 8008694:	f7ff ffa1 	bl	80085da <__sfputs_r>
 8008698:	3001      	adds	r0, #1
 800869a:	f000 80a7 	beq.w	80087ec <_vfiprintf_r+0x1ec>
 800869e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80086a0:	445a      	add	r2, fp
 80086a2:	9209      	str	r2, [sp, #36]	@ 0x24
 80086a4:	f89a 3000 	ldrb.w	r3, [sl]
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	f000 809f 	beq.w	80087ec <_vfiprintf_r+0x1ec>
 80086ae:	2300      	movs	r3, #0
 80086b0:	f04f 32ff 	mov.w	r2, #4294967295
 80086b4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80086b8:	f10a 0a01 	add.w	sl, sl, #1
 80086bc:	9304      	str	r3, [sp, #16]
 80086be:	9307      	str	r3, [sp, #28]
 80086c0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80086c4:	931a      	str	r3, [sp, #104]	@ 0x68
 80086c6:	4654      	mov	r4, sl
 80086c8:	2205      	movs	r2, #5
 80086ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 80086ce:	4853      	ldr	r0, [pc, #332]	@ (800881c <_vfiprintf_r+0x21c>)
 80086d0:	f7f7 fd7e 	bl	80001d0 <memchr>
 80086d4:	9a04      	ldr	r2, [sp, #16]
 80086d6:	b9d8      	cbnz	r0, 8008710 <_vfiprintf_r+0x110>
 80086d8:	06d1      	lsls	r1, r2, #27
 80086da:	bf44      	itt	mi
 80086dc:	2320      	movmi	r3, #32
 80086de:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80086e2:	0713      	lsls	r3, r2, #28
 80086e4:	bf44      	itt	mi
 80086e6:	232b      	movmi	r3, #43	@ 0x2b
 80086e8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80086ec:	f89a 3000 	ldrb.w	r3, [sl]
 80086f0:	2b2a      	cmp	r3, #42	@ 0x2a
 80086f2:	d015      	beq.n	8008720 <_vfiprintf_r+0x120>
 80086f4:	9a07      	ldr	r2, [sp, #28]
 80086f6:	4654      	mov	r4, sl
 80086f8:	2000      	movs	r0, #0
 80086fa:	f04f 0c0a 	mov.w	ip, #10
 80086fe:	4621      	mov	r1, r4
 8008700:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008704:	3b30      	subs	r3, #48	@ 0x30
 8008706:	2b09      	cmp	r3, #9
 8008708:	d94b      	bls.n	80087a2 <_vfiprintf_r+0x1a2>
 800870a:	b1b0      	cbz	r0, 800873a <_vfiprintf_r+0x13a>
 800870c:	9207      	str	r2, [sp, #28]
 800870e:	e014      	b.n	800873a <_vfiprintf_r+0x13a>
 8008710:	eba0 0308 	sub.w	r3, r0, r8
 8008714:	fa09 f303 	lsl.w	r3, r9, r3
 8008718:	4313      	orrs	r3, r2
 800871a:	9304      	str	r3, [sp, #16]
 800871c:	46a2      	mov	sl, r4
 800871e:	e7d2      	b.n	80086c6 <_vfiprintf_r+0xc6>
 8008720:	9b03      	ldr	r3, [sp, #12]
 8008722:	1d19      	adds	r1, r3, #4
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	9103      	str	r1, [sp, #12]
 8008728:	2b00      	cmp	r3, #0
 800872a:	bfbb      	ittet	lt
 800872c:	425b      	neglt	r3, r3
 800872e:	f042 0202 	orrlt.w	r2, r2, #2
 8008732:	9307      	strge	r3, [sp, #28]
 8008734:	9307      	strlt	r3, [sp, #28]
 8008736:	bfb8      	it	lt
 8008738:	9204      	strlt	r2, [sp, #16]
 800873a:	7823      	ldrb	r3, [r4, #0]
 800873c:	2b2e      	cmp	r3, #46	@ 0x2e
 800873e:	d10a      	bne.n	8008756 <_vfiprintf_r+0x156>
 8008740:	7863      	ldrb	r3, [r4, #1]
 8008742:	2b2a      	cmp	r3, #42	@ 0x2a
 8008744:	d132      	bne.n	80087ac <_vfiprintf_r+0x1ac>
 8008746:	9b03      	ldr	r3, [sp, #12]
 8008748:	1d1a      	adds	r2, r3, #4
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	9203      	str	r2, [sp, #12]
 800874e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008752:	3402      	adds	r4, #2
 8008754:	9305      	str	r3, [sp, #20]
 8008756:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800882c <_vfiprintf_r+0x22c>
 800875a:	7821      	ldrb	r1, [r4, #0]
 800875c:	2203      	movs	r2, #3
 800875e:	4650      	mov	r0, sl
 8008760:	f7f7 fd36 	bl	80001d0 <memchr>
 8008764:	b138      	cbz	r0, 8008776 <_vfiprintf_r+0x176>
 8008766:	9b04      	ldr	r3, [sp, #16]
 8008768:	eba0 000a 	sub.w	r0, r0, sl
 800876c:	2240      	movs	r2, #64	@ 0x40
 800876e:	4082      	lsls	r2, r0
 8008770:	4313      	orrs	r3, r2
 8008772:	3401      	adds	r4, #1
 8008774:	9304      	str	r3, [sp, #16]
 8008776:	f814 1b01 	ldrb.w	r1, [r4], #1
 800877a:	4829      	ldr	r0, [pc, #164]	@ (8008820 <_vfiprintf_r+0x220>)
 800877c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008780:	2206      	movs	r2, #6
 8008782:	f7f7 fd25 	bl	80001d0 <memchr>
 8008786:	2800      	cmp	r0, #0
 8008788:	d03f      	beq.n	800880a <_vfiprintf_r+0x20a>
 800878a:	4b26      	ldr	r3, [pc, #152]	@ (8008824 <_vfiprintf_r+0x224>)
 800878c:	bb1b      	cbnz	r3, 80087d6 <_vfiprintf_r+0x1d6>
 800878e:	9b03      	ldr	r3, [sp, #12]
 8008790:	3307      	adds	r3, #7
 8008792:	f023 0307 	bic.w	r3, r3, #7
 8008796:	3308      	adds	r3, #8
 8008798:	9303      	str	r3, [sp, #12]
 800879a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800879c:	443b      	add	r3, r7
 800879e:	9309      	str	r3, [sp, #36]	@ 0x24
 80087a0:	e76a      	b.n	8008678 <_vfiprintf_r+0x78>
 80087a2:	fb0c 3202 	mla	r2, ip, r2, r3
 80087a6:	460c      	mov	r4, r1
 80087a8:	2001      	movs	r0, #1
 80087aa:	e7a8      	b.n	80086fe <_vfiprintf_r+0xfe>
 80087ac:	2300      	movs	r3, #0
 80087ae:	3401      	adds	r4, #1
 80087b0:	9305      	str	r3, [sp, #20]
 80087b2:	4619      	mov	r1, r3
 80087b4:	f04f 0c0a 	mov.w	ip, #10
 80087b8:	4620      	mov	r0, r4
 80087ba:	f810 2b01 	ldrb.w	r2, [r0], #1
 80087be:	3a30      	subs	r2, #48	@ 0x30
 80087c0:	2a09      	cmp	r2, #9
 80087c2:	d903      	bls.n	80087cc <_vfiprintf_r+0x1cc>
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	d0c6      	beq.n	8008756 <_vfiprintf_r+0x156>
 80087c8:	9105      	str	r1, [sp, #20]
 80087ca:	e7c4      	b.n	8008756 <_vfiprintf_r+0x156>
 80087cc:	fb0c 2101 	mla	r1, ip, r1, r2
 80087d0:	4604      	mov	r4, r0
 80087d2:	2301      	movs	r3, #1
 80087d4:	e7f0      	b.n	80087b8 <_vfiprintf_r+0x1b8>
 80087d6:	ab03      	add	r3, sp, #12
 80087d8:	9300      	str	r3, [sp, #0]
 80087da:	462a      	mov	r2, r5
 80087dc:	4b12      	ldr	r3, [pc, #72]	@ (8008828 <_vfiprintf_r+0x228>)
 80087de:	a904      	add	r1, sp, #16
 80087e0:	4630      	mov	r0, r6
 80087e2:	f7fc fb7f 	bl	8004ee4 <_printf_float>
 80087e6:	4607      	mov	r7, r0
 80087e8:	1c78      	adds	r0, r7, #1
 80087ea:	d1d6      	bne.n	800879a <_vfiprintf_r+0x19a>
 80087ec:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80087ee:	07d9      	lsls	r1, r3, #31
 80087f0:	d405      	bmi.n	80087fe <_vfiprintf_r+0x1fe>
 80087f2:	89ab      	ldrh	r3, [r5, #12]
 80087f4:	059a      	lsls	r2, r3, #22
 80087f6:	d402      	bmi.n	80087fe <_vfiprintf_r+0x1fe>
 80087f8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80087fa:	f7fd faef 	bl	8005ddc <__retarget_lock_release_recursive>
 80087fe:	89ab      	ldrh	r3, [r5, #12]
 8008800:	065b      	lsls	r3, r3, #25
 8008802:	f53f af1f 	bmi.w	8008644 <_vfiprintf_r+0x44>
 8008806:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008808:	e71e      	b.n	8008648 <_vfiprintf_r+0x48>
 800880a:	ab03      	add	r3, sp, #12
 800880c:	9300      	str	r3, [sp, #0]
 800880e:	462a      	mov	r2, r5
 8008810:	4b05      	ldr	r3, [pc, #20]	@ (8008828 <_vfiprintf_r+0x228>)
 8008812:	a904      	add	r1, sp, #16
 8008814:	4630      	mov	r0, r6
 8008816:	f7fc fdfd 	bl	8005414 <_printf_i>
 800881a:	e7e4      	b.n	80087e6 <_vfiprintf_r+0x1e6>
 800881c:	08009631 	.word	0x08009631
 8008820:	0800963b 	.word	0x0800963b
 8008824:	08004ee5 	.word	0x08004ee5
 8008828:	080085db 	.word	0x080085db
 800882c:	08009637 	.word	0x08009637

08008830 <__sflush_r>:
 8008830:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008834:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008838:	0716      	lsls	r6, r2, #28
 800883a:	4605      	mov	r5, r0
 800883c:	460c      	mov	r4, r1
 800883e:	d454      	bmi.n	80088ea <__sflush_r+0xba>
 8008840:	684b      	ldr	r3, [r1, #4]
 8008842:	2b00      	cmp	r3, #0
 8008844:	dc02      	bgt.n	800884c <__sflush_r+0x1c>
 8008846:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008848:	2b00      	cmp	r3, #0
 800884a:	dd48      	ble.n	80088de <__sflush_r+0xae>
 800884c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800884e:	2e00      	cmp	r6, #0
 8008850:	d045      	beq.n	80088de <__sflush_r+0xae>
 8008852:	2300      	movs	r3, #0
 8008854:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008858:	682f      	ldr	r7, [r5, #0]
 800885a:	6a21      	ldr	r1, [r4, #32]
 800885c:	602b      	str	r3, [r5, #0]
 800885e:	d030      	beq.n	80088c2 <__sflush_r+0x92>
 8008860:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008862:	89a3      	ldrh	r3, [r4, #12]
 8008864:	0759      	lsls	r1, r3, #29
 8008866:	d505      	bpl.n	8008874 <__sflush_r+0x44>
 8008868:	6863      	ldr	r3, [r4, #4]
 800886a:	1ad2      	subs	r2, r2, r3
 800886c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800886e:	b10b      	cbz	r3, 8008874 <__sflush_r+0x44>
 8008870:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008872:	1ad2      	subs	r2, r2, r3
 8008874:	2300      	movs	r3, #0
 8008876:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008878:	6a21      	ldr	r1, [r4, #32]
 800887a:	4628      	mov	r0, r5
 800887c:	47b0      	blx	r6
 800887e:	1c43      	adds	r3, r0, #1
 8008880:	89a3      	ldrh	r3, [r4, #12]
 8008882:	d106      	bne.n	8008892 <__sflush_r+0x62>
 8008884:	6829      	ldr	r1, [r5, #0]
 8008886:	291d      	cmp	r1, #29
 8008888:	d82b      	bhi.n	80088e2 <__sflush_r+0xb2>
 800888a:	4a2a      	ldr	r2, [pc, #168]	@ (8008934 <__sflush_r+0x104>)
 800888c:	40ca      	lsrs	r2, r1
 800888e:	07d6      	lsls	r6, r2, #31
 8008890:	d527      	bpl.n	80088e2 <__sflush_r+0xb2>
 8008892:	2200      	movs	r2, #0
 8008894:	6062      	str	r2, [r4, #4]
 8008896:	04d9      	lsls	r1, r3, #19
 8008898:	6922      	ldr	r2, [r4, #16]
 800889a:	6022      	str	r2, [r4, #0]
 800889c:	d504      	bpl.n	80088a8 <__sflush_r+0x78>
 800889e:	1c42      	adds	r2, r0, #1
 80088a0:	d101      	bne.n	80088a6 <__sflush_r+0x76>
 80088a2:	682b      	ldr	r3, [r5, #0]
 80088a4:	b903      	cbnz	r3, 80088a8 <__sflush_r+0x78>
 80088a6:	6560      	str	r0, [r4, #84]	@ 0x54
 80088a8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80088aa:	602f      	str	r7, [r5, #0]
 80088ac:	b1b9      	cbz	r1, 80088de <__sflush_r+0xae>
 80088ae:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80088b2:	4299      	cmp	r1, r3
 80088b4:	d002      	beq.n	80088bc <__sflush_r+0x8c>
 80088b6:	4628      	mov	r0, r5
 80088b8:	f7fe f8f2 	bl	8006aa0 <_free_r>
 80088bc:	2300      	movs	r3, #0
 80088be:	6363      	str	r3, [r4, #52]	@ 0x34
 80088c0:	e00d      	b.n	80088de <__sflush_r+0xae>
 80088c2:	2301      	movs	r3, #1
 80088c4:	4628      	mov	r0, r5
 80088c6:	47b0      	blx	r6
 80088c8:	4602      	mov	r2, r0
 80088ca:	1c50      	adds	r0, r2, #1
 80088cc:	d1c9      	bne.n	8008862 <__sflush_r+0x32>
 80088ce:	682b      	ldr	r3, [r5, #0]
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	d0c6      	beq.n	8008862 <__sflush_r+0x32>
 80088d4:	2b1d      	cmp	r3, #29
 80088d6:	d001      	beq.n	80088dc <__sflush_r+0xac>
 80088d8:	2b16      	cmp	r3, #22
 80088da:	d11e      	bne.n	800891a <__sflush_r+0xea>
 80088dc:	602f      	str	r7, [r5, #0]
 80088de:	2000      	movs	r0, #0
 80088e0:	e022      	b.n	8008928 <__sflush_r+0xf8>
 80088e2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80088e6:	b21b      	sxth	r3, r3
 80088e8:	e01b      	b.n	8008922 <__sflush_r+0xf2>
 80088ea:	690f      	ldr	r7, [r1, #16]
 80088ec:	2f00      	cmp	r7, #0
 80088ee:	d0f6      	beq.n	80088de <__sflush_r+0xae>
 80088f0:	0793      	lsls	r3, r2, #30
 80088f2:	680e      	ldr	r6, [r1, #0]
 80088f4:	bf08      	it	eq
 80088f6:	694b      	ldreq	r3, [r1, #20]
 80088f8:	600f      	str	r7, [r1, #0]
 80088fa:	bf18      	it	ne
 80088fc:	2300      	movne	r3, #0
 80088fe:	eba6 0807 	sub.w	r8, r6, r7
 8008902:	608b      	str	r3, [r1, #8]
 8008904:	f1b8 0f00 	cmp.w	r8, #0
 8008908:	dde9      	ble.n	80088de <__sflush_r+0xae>
 800890a:	6a21      	ldr	r1, [r4, #32]
 800890c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800890e:	4643      	mov	r3, r8
 8008910:	463a      	mov	r2, r7
 8008912:	4628      	mov	r0, r5
 8008914:	47b0      	blx	r6
 8008916:	2800      	cmp	r0, #0
 8008918:	dc08      	bgt.n	800892c <__sflush_r+0xfc>
 800891a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800891e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008922:	81a3      	strh	r3, [r4, #12]
 8008924:	f04f 30ff 	mov.w	r0, #4294967295
 8008928:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800892c:	4407      	add	r7, r0
 800892e:	eba8 0800 	sub.w	r8, r8, r0
 8008932:	e7e7      	b.n	8008904 <__sflush_r+0xd4>
 8008934:	20400001 	.word	0x20400001

08008938 <_fflush_r>:
 8008938:	b538      	push	{r3, r4, r5, lr}
 800893a:	690b      	ldr	r3, [r1, #16]
 800893c:	4605      	mov	r5, r0
 800893e:	460c      	mov	r4, r1
 8008940:	b913      	cbnz	r3, 8008948 <_fflush_r+0x10>
 8008942:	2500      	movs	r5, #0
 8008944:	4628      	mov	r0, r5
 8008946:	bd38      	pop	{r3, r4, r5, pc}
 8008948:	b118      	cbz	r0, 8008952 <_fflush_r+0x1a>
 800894a:	6a03      	ldr	r3, [r0, #32]
 800894c:	b90b      	cbnz	r3, 8008952 <_fflush_r+0x1a>
 800894e:	f7fd f919 	bl	8005b84 <__sinit>
 8008952:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008956:	2b00      	cmp	r3, #0
 8008958:	d0f3      	beq.n	8008942 <_fflush_r+0xa>
 800895a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800895c:	07d0      	lsls	r0, r2, #31
 800895e:	d404      	bmi.n	800896a <_fflush_r+0x32>
 8008960:	0599      	lsls	r1, r3, #22
 8008962:	d402      	bmi.n	800896a <_fflush_r+0x32>
 8008964:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008966:	f7fd fa38 	bl	8005dda <__retarget_lock_acquire_recursive>
 800896a:	4628      	mov	r0, r5
 800896c:	4621      	mov	r1, r4
 800896e:	f7ff ff5f 	bl	8008830 <__sflush_r>
 8008972:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008974:	07da      	lsls	r2, r3, #31
 8008976:	4605      	mov	r5, r0
 8008978:	d4e4      	bmi.n	8008944 <_fflush_r+0xc>
 800897a:	89a3      	ldrh	r3, [r4, #12]
 800897c:	059b      	lsls	r3, r3, #22
 800897e:	d4e1      	bmi.n	8008944 <_fflush_r+0xc>
 8008980:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008982:	f7fd fa2b 	bl	8005ddc <__retarget_lock_release_recursive>
 8008986:	e7dd      	b.n	8008944 <_fflush_r+0xc>

08008988 <__swbuf_r>:
 8008988:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800898a:	460e      	mov	r6, r1
 800898c:	4614      	mov	r4, r2
 800898e:	4605      	mov	r5, r0
 8008990:	b118      	cbz	r0, 800899a <__swbuf_r+0x12>
 8008992:	6a03      	ldr	r3, [r0, #32]
 8008994:	b90b      	cbnz	r3, 800899a <__swbuf_r+0x12>
 8008996:	f7fd f8f5 	bl	8005b84 <__sinit>
 800899a:	69a3      	ldr	r3, [r4, #24]
 800899c:	60a3      	str	r3, [r4, #8]
 800899e:	89a3      	ldrh	r3, [r4, #12]
 80089a0:	071a      	lsls	r2, r3, #28
 80089a2:	d501      	bpl.n	80089a8 <__swbuf_r+0x20>
 80089a4:	6923      	ldr	r3, [r4, #16]
 80089a6:	b943      	cbnz	r3, 80089ba <__swbuf_r+0x32>
 80089a8:	4621      	mov	r1, r4
 80089aa:	4628      	mov	r0, r5
 80089ac:	f000 f82a 	bl	8008a04 <__swsetup_r>
 80089b0:	b118      	cbz	r0, 80089ba <__swbuf_r+0x32>
 80089b2:	f04f 37ff 	mov.w	r7, #4294967295
 80089b6:	4638      	mov	r0, r7
 80089b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80089ba:	6823      	ldr	r3, [r4, #0]
 80089bc:	6922      	ldr	r2, [r4, #16]
 80089be:	1a98      	subs	r0, r3, r2
 80089c0:	6963      	ldr	r3, [r4, #20]
 80089c2:	b2f6      	uxtb	r6, r6
 80089c4:	4283      	cmp	r3, r0
 80089c6:	4637      	mov	r7, r6
 80089c8:	dc05      	bgt.n	80089d6 <__swbuf_r+0x4e>
 80089ca:	4621      	mov	r1, r4
 80089cc:	4628      	mov	r0, r5
 80089ce:	f7ff ffb3 	bl	8008938 <_fflush_r>
 80089d2:	2800      	cmp	r0, #0
 80089d4:	d1ed      	bne.n	80089b2 <__swbuf_r+0x2a>
 80089d6:	68a3      	ldr	r3, [r4, #8]
 80089d8:	3b01      	subs	r3, #1
 80089da:	60a3      	str	r3, [r4, #8]
 80089dc:	6823      	ldr	r3, [r4, #0]
 80089de:	1c5a      	adds	r2, r3, #1
 80089e0:	6022      	str	r2, [r4, #0]
 80089e2:	701e      	strb	r6, [r3, #0]
 80089e4:	6962      	ldr	r2, [r4, #20]
 80089e6:	1c43      	adds	r3, r0, #1
 80089e8:	429a      	cmp	r2, r3
 80089ea:	d004      	beq.n	80089f6 <__swbuf_r+0x6e>
 80089ec:	89a3      	ldrh	r3, [r4, #12]
 80089ee:	07db      	lsls	r3, r3, #31
 80089f0:	d5e1      	bpl.n	80089b6 <__swbuf_r+0x2e>
 80089f2:	2e0a      	cmp	r6, #10
 80089f4:	d1df      	bne.n	80089b6 <__swbuf_r+0x2e>
 80089f6:	4621      	mov	r1, r4
 80089f8:	4628      	mov	r0, r5
 80089fa:	f7ff ff9d 	bl	8008938 <_fflush_r>
 80089fe:	2800      	cmp	r0, #0
 8008a00:	d0d9      	beq.n	80089b6 <__swbuf_r+0x2e>
 8008a02:	e7d6      	b.n	80089b2 <__swbuf_r+0x2a>

08008a04 <__swsetup_r>:
 8008a04:	b538      	push	{r3, r4, r5, lr}
 8008a06:	4b29      	ldr	r3, [pc, #164]	@ (8008aac <__swsetup_r+0xa8>)
 8008a08:	4605      	mov	r5, r0
 8008a0a:	6818      	ldr	r0, [r3, #0]
 8008a0c:	460c      	mov	r4, r1
 8008a0e:	b118      	cbz	r0, 8008a18 <__swsetup_r+0x14>
 8008a10:	6a03      	ldr	r3, [r0, #32]
 8008a12:	b90b      	cbnz	r3, 8008a18 <__swsetup_r+0x14>
 8008a14:	f7fd f8b6 	bl	8005b84 <__sinit>
 8008a18:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008a1c:	0719      	lsls	r1, r3, #28
 8008a1e:	d422      	bmi.n	8008a66 <__swsetup_r+0x62>
 8008a20:	06da      	lsls	r2, r3, #27
 8008a22:	d407      	bmi.n	8008a34 <__swsetup_r+0x30>
 8008a24:	2209      	movs	r2, #9
 8008a26:	602a      	str	r2, [r5, #0]
 8008a28:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008a2c:	81a3      	strh	r3, [r4, #12]
 8008a2e:	f04f 30ff 	mov.w	r0, #4294967295
 8008a32:	e033      	b.n	8008a9c <__swsetup_r+0x98>
 8008a34:	0758      	lsls	r0, r3, #29
 8008a36:	d512      	bpl.n	8008a5e <__swsetup_r+0x5a>
 8008a38:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008a3a:	b141      	cbz	r1, 8008a4e <__swsetup_r+0x4a>
 8008a3c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008a40:	4299      	cmp	r1, r3
 8008a42:	d002      	beq.n	8008a4a <__swsetup_r+0x46>
 8008a44:	4628      	mov	r0, r5
 8008a46:	f7fe f82b 	bl	8006aa0 <_free_r>
 8008a4a:	2300      	movs	r3, #0
 8008a4c:	6363      	str	r3, [r4, #52]	@ 0x34
 8008a4e:	89a3      	ldrh	r3, [r4, #12]
 8008a50:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008a54:	81a3      	strh	r3, [r4, #12]
 8008a56:	2300      	movs	r3, #0
 8008a58:	6063      	str	r3, [r4, #4]
 8008a5a:	6923      	ldr	r3, [r4, #16]
 8008a5c:	6023      	str	r3, [r4, #0]
 8008a5e:	89a3      	ldrh	r3, [r4, #12]
 8008a60:	f043 0308 	orr.w	r3, r3, #8
 8008a64:	81a3      	strh	r3, [r4, #12]
 8008a66:	6923      	ldr	r3, [r4, #16]
 8008a68:	b94b      	cbnz	r3, 8008a7e <__swsetup_r+0x7a>
 8008a6a:	89a3      	ldrh	r3, [r4, #12]
 8008a6c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008a70:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008a74:	d003      	beq.n	8008a7e <__swsetup_r+0x7a>
 8008a76:	4621      	mov	r1, r4
 8008a78:	4628      	mov	r0, r5
 8008a7a:	f000 fc5d 	bl	8009338 <__smakebuf_r>
 8008a7e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008a82:	f013 0201 	ands.w	r2, r3, #1
 8008a86:	d00a      	beq.n	8008a9e <__swsetup_r+0x9a>
 8008a88:	2200      	movs	r2, #0
 8008a8a:	60a2      	str	r2, [r4, #8]
 8008a8c:	6962      	ldr	r2, [r4, #20]
 8008a8e:	4252      	negs	r2, r2
 8008a90:	61a2      	str	r2, [r4, #24]
 8008a92:	6922      	ldr	r2, [r4, #16]
 8008a94:	b942      	cbnz	r2, 8008aa8 <__swsetup_r+0xa4>
 8008a96:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008a9a:	d1c5      	bne.n	8008a28 <__swsetup_r+0x24>
 8008a9c:	bd38      	pop	{r3, r4, r5, pc}
 8008a9e:	0799      	lsls	r1, r3, #30
 8008aa0:	bf58      	it	pl
 8008aa2:	6962      	ldrpl	r2, [r4, #20]
 8008aa4:	60a2      	str	r2, [r4, #8]
 8008aa6:	e7f4      	b.n	8008a92 <__swsetup_r+0x8e>
 8008aa8:	2000      	movs	r0, #0
 8008aaa:	e7f7      	b.n	8008a9c <__swsetup_r+0x98>
 8008aac:	20000018 	.word	0x20000018

08008ab0 <memmove>:
 8008ab0:	4288      	cmp	r0, r1
 8008ab2:	b510      	push	{r4, lr}
 8008ab4:	eb01 0402 	add.w	r4, r1, r2
 8008ab8:	d902      	bls.n	8008ac0 <memmove+0x10>
 8008aba:	4284      	cmp	r4, r0
 8008abc:	4623      	mov	r3, r4
 8008abe:	d807      	bhi.n	8008ad0 <memmove+0x20>
 8008ac0:	1e43      	subs	r3, r0, #1
 8008ac2:	42a1      	cmp	r1, r4
 8008ac4:	d008      	beq.n	8008ad8 <memmove+0x28>
 8008ac6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008aca:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008ace:	e7f8      	b.n	8008ac2 <memmove+0x12>
 8008ad0:	4402      	add	r2, r0
 8008ad2:	4601      	mov	r1, r0
 8008ad4:	428a      	cmp	r2, r1
 8008ad6:	d100      	bne.n	8008ada <memmove+0x2a>
 8008ad8:	bd10      	pop	{r4, pc}
 8008ada:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008ade:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008ae2:	e7f7      	b.n	8008ad4 <memmove+0x24>

08008ae4 <strncmp>:
 8008ae4:	b510      	push	{r4, lr}
 8008ae6:	b16a      	cbz	r2, 8008b04 <strncmp+0x20>
 8008ae8:	3901      	subs	r1, #1
 8008aea:	1884      	adds	r4, r0, r2
 8008aec:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008af0:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8008af4:	429a      	cmp	r2, r3
 8008af6:	d103      	bne.n	8008b00 <strncmp+0x1c>
 8008af8:	42a0      	cmp	r0, r4
 8008afa:	d001      	beq.n	8008b00 <strncmp+0x1c>
 8008afc:	2a00      	cmp	r2, #0
 8008afe:	d1f5      	bne.n	8008aec <strncmp+0x8>
 8008b00:	1ad0      	subs	r0, r2, r3
 8008b02:	bd10      	pop	{r4, pc}
 8008b04:	4610      	mov	r0, r2
 8008b06:	e7fc      	b.n	8008b02 <strncmp+0x1e>

08008b08 <_sbrk_r>:
 8008b08:	b538      	push	{r3, r4, r5, lr}
 8008b0a:	4d06      	ldr	r5, [pc, #24]	@ (8008b24 <_sbrk_r+0x1c>)
 8008b0c:	2300      	movs	r3, #0
 8008b0e:	4604      	mov	r4, r0
 8008b10:	4608      	mov	r0, r1
 8008b12:	602b      	str	r3, [r5, #0]
 8008b14:	f7f8 fe9a 	bl	800184c <_sbrk>
 8008b18:	1c43      	adds	r3, r0, #1
 8008b1a:	d102      	bne.n	8008b22 <_sbrk_r+0x1a>
 8008b1c:	682b      	ldr	r3, [r5, #0]
 8008b1e:	b103      	cbz	r3, 8008b22 <_sbrk_r+0x1a>
 8008b20:	6023      	str	r3, [r4, #0]
 8008b22:	bd38      	pop	{r3, r4, r5, pc}
 8008b24:	20000420 	.word	0x20000420

08008b28 <memcpy>:
 8008b28:	440a      	add	r2, r1
 8008b2a:	4291      	cmp	r1, r2
 8008b2c:	f100 33ff 	add.w	r3, r0, #4294967295
 8008b30:	d100      	bne.n	8008b34 <memcpy+0xc>
 8008b32:	4770      	bx	lr
 8008b34:	b510      	push	{r4, lr}
 8008b36:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008b3a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008b3e:	4291      	cmp	r1, r2
 8008b40:	d1f9      	bne.n	8008b36 <memcpy+0xe>
 8008b42:	bd10      	pop	{r4, pc}
 8008b44:	0000      	movs	r0, r0
	...

08008b48 <nan>:
 8008b48:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8008b50 <nan+0x8>
 8008b4c:	4770      	bx	lr
 8008b4e:	bf00      	nop
 8008b50:	00000000 	.word	0x00000000
 8008b54:	7ff80000 	.word	0x7ff80000

08008b58 <__assert_func>:
 8008b58:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008b5a:	4614      	mov	r4, r2
 8008b5c:	461a      	mov	r2, r3
 8008b5e:	4b09      	ldr	r3, [pc, #36]	@ (8008b84 <__assert_func+0x2c>)
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	4605      	mov	r5, r0
 8008b64:	68d8      	ldr	r0, [r3, #12]
 8008b66:	b14c      	cbz	r4, 8008b7c <__assert_func+0x24>
 8008b68:	4b07      	ldr	r3, [pc, #28]	@ (8008b88 <__assert_func+0x30>)
 8008b6a:	9100      	str	r1, [sp, #0]
 8008b6c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008b70:	4906      	ldr	r1, [pc, #24]	@ (8008b8c <__assert_func+0x34>)
 8008b72:	462b      	mov	r3, r5
 8008b74:	f000 fba8 	bl	80092c8 <fiprintf>
 8008b78:	f000 fc3c 	bl	80093f4 <abort>
 8008b7c:	4b04      	ldr	r3, [pc, #16]	@ (8008b90 <__assert_func+0x38>)
 8008b7e:	461c      	mov	r4, r3
 8008b80:	e7f3      	b.n	8008b6a <__assert_func+0x12>
 8008b82:	bf00      	nop
 8008b84:	20000018 	.word	0x20000018
 8008b88:	0800964a 	.word	0x0800964a
 8008b8c:	08009657 	.word	0x08009657
 8008b90:	08009685 	.word	0x08009685

08008b94 <_calloc_r>:
 8008b94:	b570      	push	{r4, r5, r6, lr}
 8008b96:	fba1 5402 	umull	r5, r4, r1, r2
 8008b9a:	b934      	cbnz	r4, 8008baa <_calloc_r+0x16>
 8008b9c:	4629      	mov	r1, r5
 8008b9e:	f7fd fff3 	bl	8006b88 <_malloc_r>
 8008ba2:	4606      	mov	r6, r0
 8008ba4:	b928      	cbnz	r0, 8008bb2 <_calloc_r+0x1e>
 8008ba6:	4630      	mov	r0, r6
 8008ba8:	bd70      	pop	{r4, r5, r6, pc}
 8008baa:	220c      	movs	r2, #12
 8008bac:	6002      	str	r2, [r0, #0]
 8008bae:	2600      	movs	r6, #0
 8008bb0:	e7f9      	b.n	8008ba6 <_calloc_r+0x12>
 8008bb2:	462a      	mov	r2, r5
 8008bb4:	4621      	mov	r1, r4
 8008bb6:	f7fd f892 	bl	8005cde <memset>
 8008bba:	e7f4      	b.n	8008ba6 <_calloc_r+0x12>

08008bbc <rshift>:
 8008bbc:	6903      	ldr	r3, [r0, #16]
 8008bbe:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8008bc2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008bc6:	ea4f 1261 	mov.w	r2, r1, asr #5
 8008bca:	f100 0414 	add.w	r4, r0, #20
 8008bce:	dd45      	ble.n	8008c5c <rshift+0xa0>
 8008bd0:	f011 011f 	ands.w	r1, r1, #31
 8008bd4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008bd8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8008bdc:	d10c      	bne.n	8008bf8 <rshift+0x3c>
 8008bde:	f100 0710 	add.w	r7, r0, #16
 8008be2:	4629      	mov	r1, r5
 8008be4:	42b1      	cmp	r1, r6
 8008be6:	d334      	bcc.n	8008c52 <rshift+0x96>
 8008be8:	1a9b      	subs	r3, r3, r2
 8008bea:	009b      	lsls	r3, r3, #2
 8008bec:	1eea      	subs	r2, r5, #3
 8008bee:	4296      	cmp	r6, r2
 8008bf0:	bf38      	it	cc
 8008bf2:	2300      	movcc	r3, #0
 8008bf4:	4423      	add	r3, r4
 8008bf6:	e015      	b.n	8008c24 <rshift+0x68>
 8008bf8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8008bfc:	f1c1 0820 	rsb	r8, r1, #32
 8008c00:	40cf      	lsrs	r7, r1
 8008c02:	f105 0e04 	add.w	lr, r5, #4
 8008c06:	46a1      	mov	r9, r4
 8008c08:	4576      	cmp	r6, lr
 8008c0a:	46f4      	mov	ip, lr
 8008c0c:	d815      	bhi.n	8008c3a <rshift+0x7e>
 8008c0e:	1a9a      	subs	r2, r3, r2
 8008c10:	0092      	lsls	r2, r2, #2
 8008c12:	3a04      	subs	r2, #4
 8008c14:	3501      	adds	r5, #1
 8008c16:	42ae      	cmp	r6, r5
 8008c18:	bf38      	it	cc
 8008c1a:	2200      	movcc	r2, #0
 8008c1c:	18a3      	adds	r3, r4, r2
 8008c1e:	50a7      	str	r7, [r4, r2]
 8008c20:	b107      	cbz	r7, 8008c24 <rshift+0x68>
 8008c22:	3304      	adds	r3, #4
 8008c24:	1b1a      	subs	r2, r3, r4
 8008c26:	42a3      	cmp	r3, r4
 8008c28:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008c2c:	bf08      	it	eq
 8008c2e:	2300      	moveq	r3, #0
 8008c30:	6102      	str	r2, [r0, #16]
 8008c32:	bf08      	it	eq
 8008c34:	6143      	streq	r3, [r0, #20]
 8008c36:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008c3a:	f8dc c000 	ldr.w	ip, [ip]
 8008c3e:	fa0c fc08 	lsl.w	ip, ip, r8
 8008c42:	ea4c 0707 	orr.w	r7, ip, r7
 8008c46:	f849 7b04 	str.w	r7, [r9], #4
 8008c4a:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008c4e:	40cf      	lsrs	r7, r1
 8008c50:	e7da      	b.n	8008c08 <rshift+0x4c>
 8008c52:	f851 cb04 	ldr.w	ip, [r1], #4
 8008c56:	f847 cf04 	str.w	ip, [r7, #4]!
 8008c5a:	e7c3      	b.n	8008be4 <rshift+0x28>
 8008c5c:	4623      	mov	r3, r4
 8008c5e:	e7e1      	b.n	8008c24 <rshift+0x68>

08008c60 <__hexdig_fun>:
 8008c60:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8008c64:	2b09      	cmp	r3, #9
 8008c66:	d802      	bhi.n	8008c6e <__hexdig_fun+0xe>
 8008c68:	3820      	subs	r0, #32
 8008c6a:	b2c0      	uxtb	r0, r0
 8008c6c:	4770      	bx	lr
 8008c6e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8008c72:	2b05      	cmp	r3, #5
 8008c74:	d801      	bhi.n	8008c7a <__hexdig_fun+0x1a>
 8008c76:	3847      	subs	r0, #71	@ 0x47
 8008c78:	e7f7      	b.n	8008c6a <__hexdig_fun+0xa>
 8008c7a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8008c7e:	2b05      	cmp	r3, #5
 8008c80:	d801      	bhi.n	8008c86 <__hexdig_fun+0x26>
 8008c82:	3827      	subs	r0, #39	@ 0x27
 8008c84:	e7f1      	b.n	8008c6a <__hexdig_fun+0xa>
 8008c86:	2000      	movs	r0, #0
 8008c88:	4770      	bx	lr
	...

08008c8c <__gethex>:
 8008c8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c90:	b085      	sub	sp, #20
 8008c92:	468a      	mov	sl, r1
 8008c94:	9302      	str	r3, [sp, #8]
 8008c96:	680b      	ldr	r3, [r1, #0]
 8008c98:	9001      	str	r0, [sp, #4]
 8008c9a:	4690      	mov	r8, r2
 8008c9c:	1c9c      	adds	r4, r3, #2
 8008c9e:	46a1      	mov	r9, r4
 8008ca0:	f814 0b01 	ldrb.w	r0, [r4], #1
 8008ca4:	2830      	cmp	r0, #48	@ 0x30
 8008ca6:	d0fa      	beq.n	8008c9e <__gethex+0x12>
 8008ca8:	eba9 0303 	sub.w	r3, r9, r3
 8008cac:	f1a3 0b02 	sub.w	fp, r3, #2
 8008cb0:	f7ff ffd6 	bl	8008c60 <__hexdig_fun>
 8008cb4:	4605      	mov	r5, r0
 8008cb6:	2800      	cmp	r0, #0
 8008cb8:	d168      	bne.n	8008d8c <__gethex+0x100>
 8008cba:	49a0      	ldr	r1, [pc, #640]	@ (8008f3c <__gethex+0x2b0>)
 8008cbc:	2201      	movs	r2, #1
 8008cbe:	4648      	mov	r0, r9
 8008cc0:	f7ff ff10 	bl	8008ae4 <strncmp>
 8008cc4:	4607      	mov	r7, r0
 8008cc6:	2800      	cmp	r0, #0
 8008cc8:	d167      	bne.n	8008d9a <__gethex+0x10e>
 8008cca:	f899 0001 	ldrb.w	r0, [r9, #1]
 8008cce:	4626      	mov	r6, r4
 8008cd0:	f7ff ffc6 	bl	8008c60 <__hexdig_fun>
 8008cd4:	2800      	cmp	r0, #0
 8008cd6:	d062      	beq.n	8008d9e <__gethex+0x112>
 8008cd8:	4623      	mov	r3, r4
 8008cda:	7818      	ldrb	r0, [r3, #0]
 8008cdc:	2830      	cmp	r0, #48	@ 0x30
 8008cde:	4699      	mov	r9, r3
 8008ce0:	f103 0301 	add.w	r3, r3, #1
 8008ce4:	d0f9      	beq.n	8008cda <__gethex+0x4e>
 8008ce6:	f7ff ffbb 	bl	8008c60 <__hexdig_fun>
 8008cea:	fab0 f580 	clz	r5, r0
 8008cee:	096d      	lsrs	r5, r5, #5
 8008cf0:	f04f 0b01 	mov.w	fp, #1
 8008cf4:	464a      	mov	r2, r9
 8008cf6:	4616      	mov	r6, r2
 8008cf8:	3201      	adds	r2, #1
 8008cfa:	7830      	ldrb	r0, [r6, #0]
 8008cfc:	f7ff ffb0 	bl	8008c60 <__hexdig_fun>
 8008d00:	2800      	cmp	r0, #0
 8008d02:	d1f8      	bne.n	8008cf6 <__gethex+0x6a>
 8008d04:	498d      	ldr	r1, [pc, #564]	@ (8008f3c <__gethex+0x2b0>)
 8008d06:	2201      	movs	r2, #1
 8008d08:	4630      	mov	r0, r6
 8008d0a:	f7ff feeb 	bl	8008ae4 <strncmp>
 8008d0e:	2800      	cmp	r0, #0
 8008d10:	d13f      	bne.n	8008d92 <__gethex+0x106>
 8008d12:	b944      	cbnz	r4, 8008d26 <__gethex+0x9a>
 8008d14:	1c74      	adds	r4, r6, #1
 8008d16:	4622      	mov	r2, r4
 8008d18:	4616      	mov	r6, r2
 8008d1a:	3201      	adds	r2, #1
 8008d1c:	7830      	ldrb	r0, [r6, #0]
 8008d1e:	f7ff ff9f 	bl	8008c60 <__hexdig_fun>
 8008d22:	2800      	cmp	r0, #0
 8008d24:	d1f8      	bne.n	8008d18 <__gethex+0x8c>
 8008d26:	1ba4      	subs	r4, r4, r6
 8008d28:	00a7      	lsls	r7, r4, #2
 8008d2a:	7833      	ldrb	r3, [r6, #0]
 8008d2c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8008d30:	2b50      	cmp	r3, #80	@ 0x50
 8008d32:	d13e      	bne.n	8008db2 <__gethex+0x126>
 8008d34:	7873      	ldrb	r3, [r6, #1]
 8008d36:	2b2b      	cmp	r3, #43	@ 0x2b
 8008d38:	d033      	beq.n	8008da2 <__gethex+0x116>
 8008d3a:	2b2d      	cmp	r3, #45	@ 0x2d
 8008d3c:	d034      	beq.n	8008da8 <__gethex+0x11c>
 8008d3e:	1c71      	adds	r1, r6, #1
 8008d40:	2400      	movs	r4, #0
 8008d42:	7808      	ldrb	r0, [r1, #0]
 8008d44:	f7ff ff8c 	bl	8008c60 <__hexdig_fun>
 8008d48:	1e43      	subs	r3, r0, #1
 8008d4a:	b2db      	uxtb	r3, r3
 8008d4c:	2b18      	cmp	r3, #24
 8008d4e:	d830      	bhi.n	8008db2 <__gethex+0x126>
 8008d50:	f1a0 0210 	sub.w	r2, r0, #16
 8008d54:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008d58:	f7ff ff82 	bl	8008c60 <__hexdig_fun>
 8008d5c:	f100 3cff 	add.w	ip, r0, #4294967295
 8008d60:	fa5f fc8c 	uxtb.w	ip, ip
 8008d64:	f1bc 0f18 	cmp.w	ip, #24
 8008d68:	f04f 030a 	mov.w	r3, #10
 8008d6c:	d91e      	bls.n	8008dac <__gethex+0x120>
 8008d6e:	b104      	cbz	r4, 8008d72 <__gethex+0xe6>
 8008d70:	4252      	negs	r2, r2
 8008d72:	4417      	add	r7, r2
 8008d74:	f8ca 1000 	str.w	r1, [sl]
 8008d78:	b1ed      	cbz	r5, 8008db6 <__gethex+0x12a>
 8008d7a:	f1bb 0f00 	cmp.w	fp, #0
 8008d7e:	bf0c      	ite	eq
 8008d80:	2506      	moveq	r5, #6
 8008d82:	2500      	movne	r5, #0
 8008d84:	4628      	mov	r0, r5
 8008d86:	b005      	add	sp, #20
 8008d88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d8c:	2500      	movs	r5, #0
 8008d8e:	462c      	mov	r4, r5
 8008d90:	e7b0      	b.n	8008cf4 <__gethex+0x68>
 8008d92:	2c00      	cmp	r4, #0
 8008d94:	d1c7      	bne.n	8008d26 <__gethex+0x9a>
 8008d96:	4627      	mov	r7, r4
 8008d98:	e7c7      	b.n	8008d2a <__gethex+0x9e>
 8008d9a:	464e      	mov	r6, r9
 8008d9c:	462f      	mov	r7, r5
 8008d9e:	2501      	movs	r5, #1
 8008da0:	e7c3      	b.n	8008d2a <__gethex+0x9e>
 8008da2:	2400      	movs	r4, #0
 8008da4:	1cb1      	adds	r1, r6, #2
 8008da6:	e7cc      	b.n	8008d42 <__gethex+0xb6>
 8008da8:	2401      	movs	r4, #1
 8008daa:	e7fb      	b.n	8008da4 <__gethex+0x118>
 8008dac:	fb03 0002 	mla	r0, r3, r2, r0
 8008db0:	e7ce      	b.n	8008d50 <__gethex+0xc4>
 8008db2:	4631      	mov	r1, r6
 8008db4:	e7de      	b.n	8008d74 <__gethex+0xe8>
 8008db6:	eba6 0309 	sub.w	r3, r6, r9
 8008dba:	3b01      	subs	r3, #1
 8008dbc:	4629      	mov	r1, r5
 8008dbe:	2b07      	cmp	r3, #7
 8008dc0:	dc0a      	bgt.n	8008dd8 <__gethex+0x14c>
 8008dc2:	9801      	ldr	r0, [sp, #4]
 8008dc4:	f7fd ff6c 	bl	8006ca0 <_Balloc>
 8008dc8:	4604      	mov	r4, r0
 8008dca:	b940      	cbnz	r0, 8008dde <__gethex+0x152>
 8008dcc:	4b5c      	ldr	r3, [pc, #368]	@ (8008f40 <__gethex+0x2b4>)
 8008dce:	4602      	mov	r2, r0
 8008dd0:	21e4      	movs	r1, #228	@ 0xe4
 8008dd2:	485c      	ldr	r0, [pc, #368]	@ (8008f44 <__gethex+0x2b8>)
 8008dd4:	f7ff fec0 	bl	8008b58 <__assert_func>
 8008dd8:	3101      	adds	r1, #1
 8008dda:	105b      	asrs	r3, r3, #1
 8008ddc:	e7ef      	b.n	8008dbe <__gethex+0x132>
 8008dde:	f100 0a14 	add.w	sl, r0, #20
 8008de2:	2300      	movs	r3, #0
 8008de4:	4655      	mov	r5, sl
 8008de6:	469b      	mov	fp, r3
 8008de8:	45b1      	cmp	r9, r6
 8008dea:	d337      	bcc.n	8008e5c <__gethex+0x1d0>
 8008dec:	f845 bb04 	str.w	fp, [r5], #4
 8008df0:	eba5 050a 	sub.w	r5, r5, sl
 8008df4:	10ad      	asrs	r5, r5, #2
 8008df6:	6125      	str	r5, [r4, #16]
 8008df8:	4658      	mov	r0, fp
 8008dfa:	f7fe f843 	bl	8006e84 <__hi0bits>
 8008dfe:	016d      	lsls	r5, r5, #5
 8008e00:	f8d8 6000 	ldr.w	r6, [r8]
 8008e04:	1a2d      	subs	r5, r5, r0
 8008e06:	42b5      	cmp	r5, r6
 8008e08:	dd54      	ble.n	8008eb4 <__gethex+0x228>
 8008e0a:	1bad      	subs	r5, r5, r6
 8008e0c:	4629      	mov	r1, r5
 8008e0e:	4620      	mov	r0, r4
 8008e10:	f7fe fbcf 	bl	80075b2 <__any_on>
 8008e14:	4681      	mov	r9, r0
 8008e16:	b178      	cbz	r0, 8008e38 <__gethex+0x1ac>
 8008e18:	1e6b      	subs	r3, r5, #1
 8008e1a:	1159      	asrs	r1, r3, #5
 8008e1c:	f003 021f 	and.w	r2, r3, #31
 8008e20:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8008e24:	f04f 0901 	mov.w	r9, #1
 8008e28:	fa09 f202 	lsl.w	r2, r9, r2
 8008e2c:	420a      	tst	r2, r1
 8008e2e:	d003      	beq.n	8008e38 <__gethex+0x1ac>
 8008e30:	454b      	cmp	r3, r9
 8008e32:	dc36      	bgt.n	8008ea2 <__gethex+0x216>
 8008e34:	f04f 0902 	mov.w	r9, #2
 8008e38:	4629      	mov	r1, r5
 8008e3a:	4620      	mov	r0, r4
 8008e3c:	f7ff febe 	bl	8008bbc <rshift>
 8008e40:	442f      	add	r7, r5
 8008e42:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008e46:	42bb      	cmp	r3, r7
 8008e48:	da42      	bge.n	8008ed0 <__gethex+0x244>
 8008e4a:	9801      	ldr	r0, [sp, #4]
 8008e4c:	4621      	mov	r1, r4
 8008e4e:	f7fd ff67 	bl	8006d20 <_Bfree>
 8008e52:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008e54:	2300      	movs	r3, #0
 8008e56:	6013      	str	r3, [r2, #0]
 8008e58:	25a3      	movs	r5, #163	@ 0xa3
 8008e5a:	e793      	b.n	8008d84 <__gethex+0xf8>
 8008e5c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8008e60:	2a2e      	cmp	r2, #46	@ 0x2e
 8008e62:	d012      	beq.n	8008e8a <__gethex+0x1fe>
 8008e64:	2b20      	cmp	r3, #32
 8008e66:	d104      	bne.n	8008e72 <__gethex+0x1e6>
 8008e68:	f845 bb04 	str.w	fp, [r5], #4
 8008e6c:	f04f 0b00 	mov.w	fp, #0
 8008e70:	465b      	mov	r3, fp
 8008e72:	7830      	ldrb	r0, [r6, #0]
 8008e74:	9303      	str	r3, [sp, #12]
 8008e76:	f7ff fef3 	bl	8008c60 <__hexdig_fun>
 8008e7a:	9b03      	ldr	r3, [sp, #12]
 8008e7c:	f000 000f 	and.w	r0, r0, #15
 8008e80:	4098      	lsls	r0, r3
 8008e82:	ea4b 0b00 	orr.w	fp, fp, r0
 8008e86:	3304      	adds	r3, #4
 8008e88:	e7ae      	b.n	8008de8 <__gethex+0x15c>
 8008e8a:	45b1      	cmp	r9, r6
 8008e8c:	d8ea      	bhi.n	8008e64 <__gethex+0x1d8>
 8008e8e:	492b      	ldr	r1, [pc, #172]	@ (8008f3c <__gethex+0x2b0>)
 8008e90:	9303      	str	r3, [sp, #12]
 8008e92:	2201      	movs	r2, #1
 8008e94:	4630      	mov	r0, r6
 8008e96:	f7ff fe25 	bl	8008ae4 <strncmp>
 8008e9a:	9b03      	ldr	r3, [sp, #12]
 8008e9c:	2800      	cmp	r0, #0
 8008e9e:	d1e1      	bne.n	8008e64 <__gethex+0x1d8>
 8008ea0:	e7a2      	b.n	8008de8 <__gethex+0x15c>
 8008ea2:	1ea9      	subs	r1, r5, #2
 8008ea4:	4620      	mov	r0, r4
 8008ea6:	f7fe fb84 	bl	80075b2 <__any_on>
 8008eaa:	2800      	cmp	r0, #0
 8008eac:	d0c2      	beq.n	8008e34 <__gethex+0x1a8>
 8008eae:	f04f 0903 	mov.w	r9, #3
 8008eb2:	e7c1      	b.n	8008e38 <__gethex+0x1ac>
 8008eb4:	da09      	bge.n	8008eca <__gethex+0x23e>
 8008eb6:	1b75      	subs	r5, r6, r5
 8008eb8:	4621      	mov	r1, r4
 8008eba:	9801      	ldr	r0, [sp, #4]
 8008ebc:	462a      	mov	r2, r5
 8008ebe:	f7fe f93f 	bl	8007140 <__lshift>
 8008ec2:	1b7f      	subs	r7, r7, r5
 8008ec4:	4604      	mov	r4, r0
 8008ec6:	f100 0a14 	add.w	sl, r0, #20
 8008eca:	f04f 0900 	mov.w	r9, #0
 8008ece:	e7b8      	b.n	8008e42 <__gethex+0x1b6>
 8008ed0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8008ed4:	42bd      	cmp	r5, r7
 8008ed6:	dd6f      	ble.n	8008fb8 <__gethex+0x32c>
 8008ed8:	1bed      	subs	r5, r5, r7
 8008eda:	42ae      	cmp	r6, r5
 8008edc:	dc34      	bgt.n	8008f48 <__gethex+0x2bc>
 8008ede:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008ee2:	2b02      	cmp	r3, #2
 8008ee4:	d022      	beq.n	8008f2c <__gethex+0x2a0>
 8008ee6:	2b03      	cmp	r3, #3
 8008ee8:	d024      	beq.n	8008f34 <__gethex+0x2a8>
 8008eea:	2b01      	cmp	r3, #1
 8008eec:	d115      	bne.n	8008f1a <__gethex+0x28e>
 8008eee:	42ae      	cmp	r6, r5
 8008ef0:	d113      	bne.n	8008f1a <__gethex+0x28e>
 8008ef2:	2e01      	cmp	r6, #1
 8008ef4:	d10b      	bne.n	8008f0e <__gethex+0x282>
 8008ef6:	9a02      	ldr	r2, [sp, #8]
 8008ef8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8008efc:	6013      	str	r3, [r2, #0]
 8008efe:	2301      	movs	r3, #1
 8008f00:	6123      	str	r3, [r4, #16]
 8008f02:	f8ca 3000 	str.w	r3, [sl]
 8008f06:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008f08:	2562      	movs	r5, #98	@ 0x62
 8008f0a:	601c      	str	r4, [r3, #0]
 8008f0c:	e73a      	b.n	8008d84 <__gethex+0xf8>
 8008f0e:	1e71      	subs	r1, r6, #1
 8008f10:	4620      	mov	r0, r4
 8008f12:	f7fe fb4e 	bl	80075b2 <__any_on>
 8008f16:	2800      	cmp	r0, #0
 8008f18:	d1ed      	bne.n	8008ef6 <__gethex+0x26a>
 8008f1a:	9801      	ldr	r0, [sp, #4]
 8008f1c:	4621      	mov	r1, r4
 8008f1e:	f7fd feff 	bl	8006d20 <_Bfree>
 8008f22:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008f24:	2300      	movs	r3, #0
 8008f26:	6013      	str	r3, [r2, #0]
 8008f28:	2550      	movs	r5, #80	@ 0x50
 8008f2a:	e72b      	b.n	8008d84 <__gethex+0xf8>
 8008f2c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	d1f3      	bne.n	8008f1a <__gethex+0x28e>
 8008f32:	e7e0      	b.n	8008ef6 <__gethex+0x26a>
 8008f34:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008f36:	2b00      	cmp	r3, #0
 8008f38:	d1dd      	bne.n	8008ef6 <__gethex+0x26a>
 8008f3a:	e7ee      	b.n	8008f1a <__gethex+0x28e>
 8008f3c:	0800962f 	.word	0x0800962f
 8008f40:	080095c5 	.word	0x080095c5
 8008f44:	08009686 	.word	0x08009686
 8008f48:	1e6f      	subs	r7, r5, #1
 8008f4a:	f1b9 0f00 	cmp.w	r9, #0
 8008f4e:	d130      	bne.n	8008fb2 <__gethex+0x326>
 8008f50:	b127      	cbz	r7, 8008f5c <__gethex+0x2d0>
 8008f52:	4639      	mov	r1, r7
 8008f54:	4620      	mov	r0, r4
 8008f56:	f7fe fb2c 	bl	80075b2 <__any_on>
 8008f5a:	4681      	mov	r9, r0
 8008f5c:	117a      	asrs	r2, r7, #5
 8008f5e:	2301      	movs	r3, #1
 8008f60:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8008f64:	f007 071f 	and.w	r7, r7, #31
 8008f68:	40bb      	lsls	r3, r7
 8008f6a:	4213      	tst	r3, r2
 8008f6c:	4629      	mov	r1, r5
 8008f6e:	4620      	mov	r0, r4
 8008f70:	bf18      	it	ne
 8008f72:	f049 0902 	orrne.w	r9, r9, #2
 8008f76:	f7ff fe21 	bl	8008bbc <rshift>
 8008f7a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8008f7e:	1b76      	subs	r6, r6, r5
 8008f80:	2502      	movs	r5, #2
 8008f82:	f1b9 0f00 	cmp.w	r9, #0
 8008f86:	d047      	beq.n	8009018 <__gethex+0x38c>
 8008f88:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008f8c:	2b02      	cmp	r3, #2
 8008f8e:	d015      	beq.n	8008fbc <__gethex+0x330>
 8008f90:	2b03      	cmp	r3, #3
 8008f92:	d017      	beq.n	8008fc4 <__gethex+0x338>
 8008f94:	2b01      	cmp	r3, #1
 8008f96:	d109      	bne.n	8008fac <__gethex+0x320>
 8008f98:	f019 0f02 	tst.w	r9, #2
 8008f9c:	d006      	beq.n	8008fac <__gethex+0x320>
 8008f9e:	f8da 3000 	ldr.w	r3, [sl]
 8008fa2:	ea49 0903 	orr.w	r9, r9, r3
 8008fa6:	f019 0f01 	tst.w	r9, #1
 8008faa:	d10e      	bne.n	8008fca <__gethex+0x33e>
 8008fac:	f045 0510 	orr.w	r5, r5, #16
 8008fb0:	e032      	b.n	8009018 <__gethex+0x38c>
 8008fb2:	f04f 0901 	mov.w	r9, #1
 8008fb6:	e7d1      	b.n	8008f5c <__gethex+0x2d0>
 8008fb8:	2501      	movs	r5, #1
 8008fba:	e7e2      	b.n	8008f82 <__gethex+0x2f6>
 8008fbc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008fbe:	f1c3 0301 	rsb	r3, r3, #1
 8008fc2:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008fc4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	d0f0      	beq.n	8008fac <__gethex+0x320>
 8008fca:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8008fce:	f104 0314 	add.w	r3, r4, #20
 8008fd2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8008fd6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8008fda:	f04f 0c00 	mov.w	ip, #0
 8008fde:	4618      	mov	r0, r3
 8008fe0:	f853 2b04 	ldr.w	r2, [r3], #4
 8008fe4:	f1b2 3fff 	cmp.w	r2, #4294967295
 8008fe8:	d01b      	beq.n	8009022 <__gethex+0x396>
 8008fea:	3201      	adds	r2, #1
 8008fec:	6002      	str	r2, [r0, #0]
 8008fee:	2d02      	cmp	r5, #2
 8008ff0:	f104 0314 	add.w	r3, r4, #20
 8008ff4:	d13c      	bne.n	8009070 <__gethex+0x3e4>
 8008ff6:	f8d8 2000 	ldr.w	r2, [r8]
 8008ffa:	3a01      	subs	r2, #1
 8008ffc:	42b2      	cmp	r2, r6
 8008ffe:	d109      	bne.n	8009014 <__gethex+0x388>
 8009000:	1171      	asrs	r1, r6, #5
 8009002:	2201      	movs	r2, #1
 8009004:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009008:	f006 061f 	and.w	r6, r6, #31
 800900c:	fa02 f606 	lsl.w	r6, r2, r6
 8009010:	421e      	tst	r6, r3
 8009012:	d13a      	bne.n	800908a <__gethex+0x3fe>
 8009014:	f045 0520 	orr.w	r5, r5, #32
 8009018:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800901a:	601c      	str	r4, [r3, #0]
 800901c:	9b02      	ldr	r3, [sp, #8]
 800901e:	601f      	str	r7, [r3, #0]
 8009020:	e6b0      	b.n	8008d84 <__gethex+0xf8>
 8009022:	4299      	cmp	r1, r3
 8009024:	f843 cc04 	str.w	ip, [r3, #-4]
 8009028:	d8d9      	bhi.n	8008fde <__gethex+0x352>
 800902a:	68a3      	ldr	r3, [r4, #8]
 800902c:	459b      	cmp	fp, r3
 800902e:	db17      	blt.n	8009060 <__gethex+0x3d4>
 8009030:	6861      	ldr	r1, [r4, #4]
 8009032:	9801      	ldr	r0, [sp, #4]
 8009034:	3101      	adds	r1, #1
 8009036:	f7fd fe33 	bl	8006ca0 <_Balloc>
 800903a:	4681      	mov	r9, r0
 800903c:	b918      	cbnz	r0, 8009046 <__gethex+0x3ba>
 800903e:	4b1a      	ldr	r3, [pc, #104]	@ (80090a8 <__gethex+0x41c>)
 8009040:	4602      	mov	r2, r0
 8009042:	2184      	movs	r1, #132	@ 0x84
 8009044:	e6c5      	b.n	8008dd2 <__gethex+0x146>
 8009046:	6922      	ldr	r2, [r4, #16]
 8009048:	3202      	adds	r2, #2
 800904a:	f104 010c 	add.w	r1, r4, #12
 800904e:	0092      	lsls	r2, r2, #2
 8009050:	300c      	adds	r0, #12
 8009052:	f7ff fd69 	bl	8008b28 <memcpy>
 8009056:	4621      	mov	r1, r4
 8009058:	9801      	ldr	r0, [sp, #4]
 800905a:	f7fd fe61 	bl	8006d20 <_Bfree>
 800905e:	464c      	mov	r4, r9
 8009060:	6923      	ldr	r3, [r4, #16]
 8009062:	1c5a      	adds	r2, r3, #1
 8009064:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009068:	6122      	str	r2, [r4, #16]
 800906a:	2201      	movs	r2, #1
 800906c:	615a      	str	r2, [r3, #20]
 800906e:	e7be      	b.n	8008fee <__gethex+0x362>
 8009070:	6922      	ldr	r2, [r4, #16]
 8009072:	455a      	cmp	r2, fp
 8009074:	dd0b      	ble.n	800908e <__gethex+0x402>
 8009076:	2101      	movs	r1, #1
 8009078:	4620      	mov	r0, r4
 800907a:	f7ff fd9f 	bl	8008bbc <rshift>
 800907e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009082:	3701      	adds	r7, #1
 8009084:	42bb      	cmp	r3, r7
 8009086:	f6ff aee0 	blt.w	8008e4a <__gethex+0x1be>
 800908a:	2501      	movs	r5, #1
 800908c:	e7c2      	b.n	8009014 <__gethex+0x388>
 800908e:	f016 061f 	ands.w	r6, r6, #31
 8009092:	d0fa      	beq.n	800908a <__gethex+0x3fe>
 8009094:	4453      	add	r3, sl
 8009096:	f1c6 0620 	rsb	r6, r6, #32
 800909a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800909e:	f7fd fef1 	bl	8006e84 <__hi0bits>
 80090a2:	42b0      	cmp	r0, r6
 80090a4:	dbe7      	blt.n	8009076 <__gethex+0x3ea>
 80090a6:	e7f0      	b.n	800908a <__gethex+0x3fe>
 80090a8:	080095c5 	.word	0x080095c5

080090ac <L_shift>:
 80090ac:	f1c2 0208 	rsb	r2, r2, #8
 80090b0:	0092      	lsls	r2, r2, #2
 80090b2:	b570      	push	{r4, r5, r6, lr}
 80090b4:	f1c2 0620 	rsb	r6, r2, #32
 80090b8:	6843      	ldr	r3, [r0, #4]
 80090ba:	6804      	ldr	r4, [r0, #0]
 80090bc:	fa03 f506 	lsl.w	r5, r3, r6
 80090c0:	432c      	orrs	r4, r5
 80090c2:	40d3      	lsrs	r3, r2
 80090c4:	6004      	str	r4, [r0, #0]
 80090c6:	f840 3f04 	str.w	r3, [r0, #4]!
 80090ca:	4288      	cmp	r0, r1
 80090cc:	d3f4      	bcc.n	80090b8 <L_shift+0xc>
 80090ce:	bd70      	pop	{r4, r5, r6, pc}

080090d0 <__match>:
 80090d0:	b530      	push	{r4, r5, lr}
 80090d2:	6803      	ldr	r3, [r0, #0]
 80090d4:	3301      	adds	r3, #1
 80090d6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80090da:	b914      	cbnz	r4, 80090e2 <__match+0x12>
 80090dc:	6003      	str	r3, [r0, #0]
 80090de:	2001      	movs	r0, #1
 80090e0:	bd30      	pop	{r4, r5, pc}
 80090e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80090e6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 80090ea:	2d19      	cmp	r5, #25
 80090ec:	bf98      	it	ls
 80090ee:	3220      	addls	r2, #32
 80090f0:	42a2      	cmp	r2, r4
 80090f2:	d0f0      	beq.n	80090d6 <__match+0x6>
 80090f4:	2000      	movs	r0, #0
 80090f6:	e7f3      	b.n	80090e0 <__match+0x10>

080090f8 <__hexnan>:
 80090f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090fc:	680b      	ldr	r3, [r1, #0]
 80090fe:	6801      	ldr	r1, [r0, #0]
 8009100:	115e      	asrs	r6, r3, #5
 8009102:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8009106:	f013 031f 	ands.w	r3, r3, #31
 800910a:	b087      	sub	sp, #28
 800910c:	bf18      	it	ne
 800910e:	3604      	addne	r6, #4
 8009110:	2500      	movs	r5, #0
 8009112:	1f37      	subs	r7, r6, #4
 8009114:	4682      	mov	sl, r0
 8009116:	4690      	mov	r8, r2
 8009118:	9301      	str	r3, [sp, #4]
 800911a:	f846 5c04 	str.w	r5, [r6, #-4]
 800911e:	46b9      	mov	r9, r7
 8009120:	463c      	mov	r4, r7
 8009122:	9502      	str	r5, [sp, #8]
 8009124:	46ab      	mov	fp, r5
 8009126:	784a      	ldrb	r2, [r1, #1]
 8009128:	1c4b      	adds	r3, r1, #1
 800912a:	9303      	str	r3, [sp, #12]
 800912c:	b342      	cbz	r2, 8009180 <__hexnan+0x88>
 800912e:	4610      	mov	r0, r2
 8009130:	9105      	str	r1, [sp, #20]
 8009132:	9204      	str	r2, [sp, #16]
 8009134:	f7ff fd94 	bl	8008c60 <__hexdig_fun>
 8009138:	2800      	cmp	r0, #0
 800913a:	d151      	bne.n	80091e0 <__hexnan+0xe8>
 800913c:	9a04      	ldr	r2, [sp, #16]
 800913e:	9905      	ldr	r1, [sp, #20]
 8009140:	2a20      	cmp	r2, #32
 8009142:	d818      	bhi.n	8009176 <__hexnan+0x7e>
 8009144:	9b02      	ldr	r3, [sp, #8]
 8009146:	459b      	cmp	fp, r3
 8009148:	dd13      	ble.n	8009172 <__hexnan+0x7a>
 800914a:	454c      	cmp	r4, r9
 800914c:	d206      	bcs.n	800915c <__hexnan+0x64>
 800914e:	2d07      	cmp	r5, #7
 8009150:	dc04      	bgt.n	800915c <__hexnan+0x64>
 8009152:	462a      	mov	r2, r5
 8009154:	4649      	mov	r1, r9
 8009156:	4620      	mov	r0, r4
 8009158:	f7ff ffa8 	bl	80090ac <L_shift>
 800915c:	4544      	cmp	r4, r8
 800915e:	d952      	bls.n	8009206 <__hexnan+0x10e>
 8009160:	2300      	movs	r3, #0
 8009162:	f1a4 0904 	sub.w	r9, r4, #4
 8009166:	f844 3c04 	str.w	r3, [r4, #-4]
 800916a:	f8cd b008 	str.w	fp, [sp, #8]
 800916e:	464c      	mov	r4, r9
 8009170:	461d      	mov	r5, r3
 8009172:	9903      	ldr	r1, [sp, #12]
 8009174:	e7d7      	b.n	8009126 <__hexnan+0x2e>
 8009176:	2a29      	cmp	r2, #41	@ 0x29
 8009178:	d157      	bne.n	800922a <__hexnan+0x132>
 800917a:	3102      	adds	r1, #2
 800917c:	f8ca 1000 	str.w	r1, [sl]
 8009180:	f1bb 0f00 	cmp.w	fp, #0
 8009184:	d051      	beq.n	800922a <__hexnan+0x132>
 8009186:	454c      	cmp	r4, r9
 8009188:	d206      	bcs.n	8009198 <__hexnan+0xa0>
 800918a:	2d07      	cmp	r5, #7
 800918c:	dc04      	bgt.n	8009198 <__hexnan+0xa0>
 800918e:	462a      	mov	r2, r5
 8009190:	4649      	mov	r1, r9
 8009192:	4620      	mov	r0, r4
 8009194:	f7ff ff8a 	bl	80090ac <L_shift>
 8009198:	4544      	cmp	r4, r8
 800919a:	d936      	bls.n	800920a <__hexnan+0x112>
 800919c:	f1a8 0204 	sub.w	r2, r8, #4
 80091a0:	4623      	mov	r3, r4
 80091a2:	f853 1b04 	ldr.w	r1, [r3], #4
 80091a6:	f842 1f04 	str.w	r1, [r2, #4]!
 80091aa:	429f      	cmp	r7, r3
 80091ac:	d2f9      	bcs.n	80091a2 <__hexnan+0xaa>
 80091ae:	1b3b      	subs	r3, r7, r4
 80091b0:	f023 0303 	bic.w	r3, r3, #3
 80091b4:	3304      	adds	r3, #4
 80091b6:	3401      	adds	r4, #1
 80091b8:	3e03      	subs	r6, #3
 80091ba:	42b4      	cmp	r4, r6
 80091bc:	bf88      	it	hi
 80091be:	2304      	movhi	r3, #4
 80091c0:	4443      	add	r3, r8
 80091c2:	2200      	movs	r2, #0
 80091c4:	f843 2b04 	str.w	r2, [r3], #4
 80091c8:	429f      	cmp	r7, r3
 80091ca:	d2fb      	bcs.n	80091c4 <__hexnan+0xcc>
 80091cc:	683b      	ldr	r3, [r7, #0]
 80091ce:	b91b      	cbnz	r3, 80091d8 <__hexnan+0xe0>
 80091d0:	4547      	cmp	r7, r8
 80091d2:	d128      	bne.n	8009226 <__hexnan+0x12e>
 80091d4:	2301      	movs	r3, #1
 80091d6:	603b      	str	r3, [r7, #0]
 80091d8:	2005      	movs	r0, #5
 80091da:	b007      	add	sp, #28
 80091dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091e0:	3501      	adds	r5, #1
 80091e2:	2d08      	cmp	r5, #8
 80091e4:	f10b 0b01 	add.w	fp, fp, #1
 80091e8:	dd06      	ble.n	80091f8 <__hexnan+0x100>
 80091ea:	4544      	cmp	r4, r8
 80091ec:	d9c1      	bls.n	8009172 <__hexnan+0x7a>
 80091ee:	2300      	movs	r3, #0
 80091f0:	f844 3c04 	str.w	r3, [r4, #-4]
 80091f4:	2501      	movs	r5, #1
 80091f6:	3c04      	subs	r4, #4
 80091f8:	6822      	ldr	r2, [r4, #0]
 80091fa:	f000 000f 	and.w	r0, r0, #15
 80091fe:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8009202:	6020      	str	r0, [r4, #0]
 8009204:	e7b5      	b.n	8009172 <__hexnan+0x7a>
 8009206:	2508      	movs	r5, #8
 8009208:	e7b3      	b.n	8009172 <__hexnan+0x7a>
 800920a:	9b01      	ldr	r3, [sp, #4]
 800920c:	2b00      	cmp	r3, #0
 800920e:	d0dd      	beq.n	80091cc <__hexnan+0xd4>
 8009210:	f1c3 0320 	rsb	r3, r3, #32
 8009214:	f04f 32ff 	mov.w	r2, #4294967295
 8009218:	40da      	lsrs	r2, r3
 800921a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800921e:	4013      	ands	r3, r2
 8009220:	f846 3c04 	str.w	r3, [r6, #-4]
 8009224:	e7d2      	b.n	80091cc <__hexnan+0xd4>
 8009226:	3f04      	subs	r7, #4
 8009228:	e7d0      	b.n	80091cc <__hexnan+0xd4>
 800922a:	2004      	movs	r0, #4
 800922c:	e7d5      	b.n	80091da <__hexnan+0xe2>

0800922e <__ascii_mbtowc>:
 800922e:	b082      	sub	sp, #8
 8009230:	b901      	cbnz	r1, 8009234 <__ascii_mbtowc+0x6>
 8009232:	a901      	add	r1, sp, #4
 8009234:	b142      	cbz	r2, 8009248 <__ascii_mbtowc+0x1a>
 8009236:	b14b      	cbz	r3, 800924c <__ascii_mbtowc+0x1e>
 8009238:	7813      	ldrb	r3, [r2, #0]
 800923a:	600b      	str	r3, [r1, #0]
 800923c:	7812      	ldrb	r2, [r2, #0]
 800923e:	1e10      	subs	r0, r2, #0
 8009240:	bf18      	it	ne
 8009242:	2001      	movne	r0, #1
 8009244:	b002      	add	sp, #8
 8009246:	4770      	bx	lr
 8009248:	4610      	mov	r0, r2
 800924a:	e7fb      	b.n	8009244 <__ascii_mbtowc+0x16>
 800924c:	f06f 0001 	mvn.w	r0, #1
 8009250:	e7f8      	b.n	8009244 <__ascii_mbtowc+0x16>

08009252 <_realloc_r>:
 8009252:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009256:	4607      	mov	r7, r0
 8009258:	4614      	mov	r4, r2
 800925a:	460d      	mov	r5, r1
 800925c:	b921      	cbnz	r1, 8009268 <_realloc_r+0x16>
 800925e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009262:	4611      	mov	r1, r2
 8009264:	f7fd bc90 	b.w	8006b88 <_malloc_r>
 8009268:	b92a      	cbnz	r2, 8009276 <_realloc_r+0x24>
 800926a:	f7fd fc19 	bl	8006aa0 <_free_r>
 800926e:	4625      	mov	r5, r4
 8009270:	4628      	mov	r0, r5
 8009272:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009276:	f000 f8c4 	bl	8009402 <_malloc_usable_size_r>
 800927a:	4284      	cmp	r4, r0
 800927c:	4606      	mov	r6, r0
 800927e:	d802      	bhi.n	8009286 <_realloc_r+0x34>
 8009280:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009284:	d8f4      	bhi.n	8009270 <_realloc_r+0x1e>
 8009286:	4621      	mov	r1, r4
 8009288:	4638      	mov	r0, r7
 800928a:	f7fd fc7d 	bl	8006b88 <_malloc_r>
 800928e:	4680      	mov	r8, r0
 8009290:	b908      	cbnz	r0, 8009296 <_realloc_r+0x44>
 8009292:	4645      	mov	r5, r8
 8009294:	e7ec      	b.n	8009270 <_realloc_r+0x1e>
 8009296:	42b4      	cmp	r4, r6
 8009298:	4622      	mov	r2, r4
 800929a:	4629      	mov	r1, r5
 800929c:	bf28      	it	cs
 800929e:	4632      	movcs	r2, r6
 80092a0:	f7ff fc42 	bl	8008b28 <memcpy>
 80092a4:	4629      	mov	r1, r5
 80092a6:	4638      	mov	r0, r7
 80092a8:	f7fd fbfa 	bl	8006aa0 <_free_r>
 80092ac:	e7f1      	b.n	8009292 <_realloc_r+0x40>

080092ae <__ascii_wctomb>:
 80092ae:	4603      	mov	r3, r0
 80092b0:	4608      	mov	r0, r1
 80092b2:	b141      	cbz	r1, 80092c6 <__ascii_wctomb+0x18>
 80092b4:	2aff      	cmp	r2, #255	@ 0xff
 80092b6:	d904      	bls.n	80092c2 <__ascii_wctomb+0x14>
 80092b8:	228a      	movs	r2, #138	@ 0x8a
 80092ba:	601a      	str	r2, [r3, #0]
 80092bc:	f04f 30ff 	mov.w	r0, #4294967295
 80092c0:	4770      	bx	lr
 80092c2:	700a      	strb	r2, [r1, #0]
 80092c4:	2001      	movs	r0, #1
 80092c6:	4770      	bx	lr

080092c8 <fiprintf>:
 80092c8:	b40e      	push	{r1, r2, r3}
 80092ca:	b503      	push	{r0, r1, lr}
 80092cc:	4601      	mov	r1, r0
 80092ce:	ab03      	add	r3, sp, #12
 80092d0:	4805      	ldr	r0, [pc, #20]	@ (80092e8 <fiprintf+0x20>)
 80092d2:	f853 2b04 	ldr.w	r2, [r3], #4
 80092d6:	6800      	ldr	r0, [r0, #0]
 80092d8:	9301      	str	r3, [sp, #4]
 80092da:	f7ff f991 	bl	8008600 <_vfiprintf_r>
 80092de:	b002      	add	sp, #8
 80092e0:	f85d eb04 	ldr.w	lr, [sp], #4
 80092e4:	b003      	add	sp, #12
 80092e6:	4770      	bx	lr
 80092e8:	20000018 	.word	0x20000018

080092ec <__swhatbuf_r>:
 80092ec:	b570      	push	{r4, r5, r6, lr}
 80092ee:	460c      	mov	r4, r1
 80092f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80092f4:	2900      	cmp	r1, #0
 80092f6:	b096      	sub	sp, #88	@ 0x58
 80092f8:	4615      	mov	r5, r2
 80092fa:	461e      	mov	r6, r3
 80092fc:	da0d      	bge.n	800931a <__swhatbuf_r+0x2e>
 80092fe:	89a3      	ldrh	r3, [r4, #12]
 8009300:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009304:	f04f 0100 	mov.w	r1, #0
 8009308:	bf14      	ite	ne
 800930a:	2340      	movne	r3, #64	@ 0x40
 800930c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009310:	2000      	movs	r0, #0
 8009312:	6031      	str	r1, [r6, #0]
 8009314:	602b      	str	r3, [r5, #0]
 8009316:	b016      	add	sp, #88	@ 0x58
 8009318:	bd70      	pop	{r4, r5, r6, pc}
 800931a:	466a      	mov	r2, sp
 800931c:	f000 f848 	bl	80093b0 <_fstat_r>
 8009320:	2800      	cmp	r0, #0
 8009322:	dbec      	blt.n	80092fe <__swhatbuf_r+0x12>
 8009324:	9901      	ldr	r1, [sp, #4]
 8009326:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800932a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800932e:	4259      	negs	r1, r3
 8009330:	4159      	adcs	r1, r3
 8009332:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009336:	e7eb      	b.n	8009310 <__swhatbuf_r+0x24>

08009338 <__smakebuf_r>:
 8009338:	898b      	ldrh	r3, [r1, #12]
 800933a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800933c:	079d      	lsls	r5, r3, #30
 800933e:	4606      	mov	r6, r0
 8009340:	460c      	mov	r4, r1
 8009342:	d507      	bpl.n	8009354 <__smakebuf_r+0x1c>
 8009344:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009348:	6023      	str	r3, [r4, #0]
 800934a:	6123      	str	r3, [r4, #16]
 800934c:	2301      	movs	r3, #1
 800934e:	6163      	str	r3, [r4, #20]
 8009350:	b003      	add	sp, #12
 8009352:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009354:	ab01      	add	r3, sp, #4
 8009356:	466a      	mov	r2, sp
 8009358:	f7ff ffc8 	bl	80092ec <__swhatbuf_r>
 800935c:	9f00      	ldr	r7, [sp, #0]
 800935e:	4605      	mov	r5, r0
 8009360:	4639      	mov	r1, r7
 8009362:	4630      	mov	r0, r6
 8009364:	f7fd fc10 	bl	8006b88 <_malloc_r>
 8009368:	b948      	cbnz	r0, 800937e <__smakebuf_r+0x46>
 800936a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800936e:	059a      	lsls	r2, r3, #22
 8009370:	d4ee      	bmi.n	8009350 <__smakebuf_r+0x18>
 8009372:	f023 0303 	bic.w	r3, r3, #3
 8009376:	f043 0302 	orr.w	r3, r3, #2
 800937a:	81a3      	strh	r3, [r4, #12]
 800937c:	e7e2      	b.n	8009344 <__smakebuf_r+0xc>
 800937e:	89a3      	ldrh	r3, [r4, #12]
 8009380:	6020      	str	r0, [r4, #0]
 8009382:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009386:	81a3      	strh	r3, [r4, #12]
 8009388:	9b01      	ldr	r3, [sp, #4]
 800938a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800938e:	b15b      	cbz	r3, 80093a8 <__smakebuf_r+0x70>
 8009390:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009394:	4630      	mov	r0, r6
 8009396:	f000 f81d 	bl	80093d4 <_isatty_r>
 800939a:	b128      	cbz	r0, 80093a8 <__smakebuf_r+0x70>
 800939c:	89a3      	ldrh	r3, [r4, #12]
 800939e:	f023 0303 	bic.w	r3, r3, #3
 80093a2:	f043 0301 	orr.w	r3, r3, #1
 80093a6:	81a3      	strh	r3, [r4, #12]
 80093a8:	89a3      	ldrh	r3, [r4, #12]
 80093aa:	431d      	orrs	r5, r3
 80093ac:	81a5      	strh	r5, [r4, #12]
 80093ae:	e7cf      	b.n	8009350 <__smakebuf_r+0x18>

080093b0 <_fstat_r>:
 80093b0:	b538      	push	{r3, r4, r5, lr}
 80093b2:	4d07      	ldr	r5, [pc, #28]	@ (80093d0 <_fstat_r+0x20>)
 80093b4:	2300      	movs	r3, #0
 80093b6:	4604      	mov	r4, r0
 80093b8:	4608      	mov	r0, r1
 80093ba:	4611      	mov	r1, r2
 80093bc:	602b      	str	r3, [r5, #0]
 80093be:	f7f8 fa1c 	bl	80017fa <_fstat>
 80093c2:	1c43      	adds	r3, r0, #1
 80093c4:	d102      	bne.n	80093cc <_fstat_r+0x1c>
 80093c6:	682b      	ldr	r3, [r5, #0]
 80093c8:	b103      	cbz	r3, 80093cc <_fstat_r+0x1c>
 80093ca:	6023      	str	r3, [r4, #0]
 80093cc:	bd38      	pop	{r3, r4, r5, pc}
 80093ce:	bf00      	nop
 80093d0:	20000420 	.word	0x20000420

080093d4 <_isatty_r>:
 80093d4:	b538      	push	{r3, r4, r5, lr}
 80093d6:	4d06      	ldr	r5, [pc, #24]	@ (80093f0 <_isatty_r+0x1c>)
 80093d8:	2300      	movs	r3, #0
 80093da:	4604      	mov	r4, r0
 80093dc:	4608      	mov	r0, r1
 80093de:	602b      	str	r3, [r5, #0]
 80093e0:	f7f8 fa1b 	bl	800181a <_isatty>
 80093e4:	1c43      	adds	r3, r0, #1
 80093e6:	d102      	bne.n	80093ee <_isatty_r+0x1a>
 80093e8:	682b      	ldr	r3, [r5, #0]
 80093ea:	b103      	cbz	r3, 80093ee <_isatty_r+0x1a>
 80093ec:	6023      	str	r3, [r4, #0]
 80093ee:	bd38      	pop	{r3, r4, r5, pc}
 80093f0:	20000420 	.word	0x20000420

080093f4 <abort>:
 80093f4:	b508      	push	{r3, lr}
 80093f6:	2006      	movs	r0, #6
 80093f8:	f000 f834 	bl	8009464 <raise>
 80093fc:	2001      	movs	r0, #1
 80093fe:	f7f8 f9ac 	bl	800175a <_exit>

08009402 <_malloc_usable_size_r>:
 8009402:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009406:	1f18      	subs	r0, r3, #4
 8009408:	2b00      	cmp	r3, #0
 800940a:	bfbc      	itt	lt
 800940c:	580b      	ldrlt	r3, [r1, r0]
 800940e:	18c0      	addlt	r0, r0, r3
 8009410:	4770      	bx	lr

08009412 <_raise_r>:
 8009412:	291f      	cmp	r1, #31
 8009414:	b538      	push	{r3, r4, r5, lr}
 8009416:	4605      	mov	r5, r0
 8009418:	460c      	mov	r4, r1
 800941a:	d904      	bls.n	8009426 <_raise_r+0x14>
 800941c:	2316      	movs	r3, #22
 800941e:	6003      	str	r3, [r0, #0]
 8009420:	f04f 30ff 	mov.w	r0, #4294967295
 8009424:	bd38      	pop	{r3, r4, r5, pc}
 8009426:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009428:	b112      	cbz	r2, 8009430 <_raise_r+0x1e>
 800942a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800942e:	b94b      	cbnz	r3, 8009444 <_raise_r+0x32>
 8009430:	4628      	mov	r0, r5
 8009432:	f000 f831 	bl	8009498 <_getpid_r>
 8009436:	4622      	mov	r2, r4
 8009438:	4601      	mov	r1, r0
 800943a:	4628      	mov	r0, r5
 800943c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009440:	f000 b818 	b.w	8009474 <_kill_r>
 8009444:	2b01      	cmp	r3, #1
 8009446:	d00a      	beq.n	800945e <_raise_r+0x4c>
 8009448:	1c59      	adds	r1, r3, #1
 800944a:	d103      	bne.n	8009454 <_raise_r+0x42>
 800944c:	2316      	movs	r3, #22
 800944e:	6003      	str	r3, [r0, #0]
 8009450:	2001      	movs	r0, #1
 8009452:	e7e7      	b.n	8009424 <_raise_r+0x12>
 8009454:	2100      	movs	r1, #0
 8009456:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800945a:	4620      	mov	r0, r4
 800945c:	4798      	blx	r3
 800945e:	2000      	movs	r0, #0
 8009460:	e7e0      	b.n	8009424 <_raise_r+0x12>
	...

08009464 <raise>:
 8009464:	4b02      	ldr	r3, [pc, #8]	@ (8009470 <raise+0xc>)
 8009466:	4601      	mov	r1, r0
 8009468:	6818      	ldr	r0, [r3, #0]
 800946a:	f7ff bfd2 	b.w	8009412 <_raise_r>
 800946e:	bf00      	nop
 8009470:	20000018 	.word	0x20000018

08009474 <_kill_r>:
 8009474:	b538      	push	{r3, r4, r5, lr}
 8009476:	4d07      	ldr	r5, [pc, #28]	@ (8009494 <_kill_r+0x20>)
 8009478:	2300      	movs	r3, #0
 800947a:	4604      	mov	r4, r0
 800947c:	4608      	mov	r0, r1
 800947e:	4611      	mov	r1, r2
 8009480:	602b      	str	r3, [r5, #0]
 8009482:	f7f8 f95a 	bl	800173a <_kill>
 8009486:	1c43      	adds	r3, r0, #1
 8009488:	d102      	bne.n	8009490 <_kill_r+0x1c>
 800948a:	682b      	ldr	r3, [r5, #0]
 800948c:	b103      	cbz	r3, 8009490 <_kill_r+0x1c>
 800948e:	6023      	str	r3, [r4, #0]
 8009490:	bd38      	pop	{r3, r4, r5, pc}
 8009492:	bf00      	nop
 8009494:	20000420 	.word	0x20000420

08009498 <_getpid_r>:
 8009498:	f7f8 b947 	b.w	800172a <_getpid>

0800949c <_init>:
 800949c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800949e:	bf00      	nop
 80094a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80094a2:	bc08      	pop	{r3}
 80094a4:	469e      	mov	lr, r3
 80094a6:	4770      	bx	lr

080094a8 <_fini>:
 80094a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80094aa:	bf00      	nop
 80094ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80094ae:	bc08      	pop	{r3}
 80094b0:	469e      	mov	lr, r3
 80094b2:	4770      	bx	lr
