# compile vhdl design source files
vhdl xil_defaultlib  \
"REG_ABSELECT_TB_func_synth.vhd" \
"../../../../../GCD_LCM.srcs/sim_1/new/REG_ABSELECT_TB.vhd" \

# Do not sort compile order
nosort
