
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -287.89

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -20.75

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -20.75

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     2    1.59   18.14   36.12   36.12 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _043_ (net)
                 18.15    0.03   36.15 ^ _408_/A1 (AOI22x1_ASAP7_75t_R)
     1    0.60    8.74    7.23   43.38 v _408_/Y (AOI22x1_ASAP7_75t_R)
                                         _054_ (net)
                  8.74    0.01   43.38 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
                                 43.38   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
                          8.40    8.40   library hold time
                                  8.40   data required time
-----------------------------------------------------------------------------
                                  8.40   data required time
                                -43.38   data arrival time
-----------------------------------------------------------------------------
                                 34.98   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[4]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.46   28.01   41.80   41.80 v dpath.b_reg.out[4]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _291_ (net)
                 28.01    0.07   41.87 v _572_/B (HAxp5_ASAP7_75t_R)
     5    3.77   77.17   68.40  110.27 v _572_/SN (HAxp5_ASAP7_75t_R)
                                         _022_ (net)
                 77.17    0.05  110.32 v _394_/B (OR3x1_ASAP7_75t_R)
     1    0.49    9.87   35.16  145.47 v _394_/Y (OR3x1_ASAP7_75t_R)
                                         _155_ (net)
                  9.87    0.00  145.48 v _395_/B (OA211x2_ASAP7_75t_R)
     3    2.58   14.09   29.34  174.82 v _395_/Y (OA211x2_ASAP7_75t_R)
                                         _156_ (net)
                 14.09    0.09  174.91 v _400_/A1 (OA21x2_ASAP7_75t_R)
     3    2.66   11.28   20.99  195.90 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.29    0.14  196.04 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.60   16.46   20.41  216.45 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.46    0.04  216.49 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.10   11.05   24.18  240.67 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.05    0.01  240.68 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    0.79    9.10   28.06  268.74 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.10    0.01  268.76 ^ resp_msg[13] (out)
                                268.76   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -268.76   data arrival time
-----------------------------------------------------------------------------
                                -20.75   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[4]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.46   28.01   41.80   41.80 v dpath.b_reg.out[4]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _291_ (net)
                 28.01    0.07   41.87 v _572_/B (HAxp5_ASAP7_75t_R)
     5    3.77   77.17   68.40  110.27 v _572_/SN (HAxp5_ASAP7_75t_R)
                                         _022_ (net)
                 77.17    0.05  110.32 v _394_/B (OR3x1_ASAP7_75t_R)
     1    0.49    9.87   35.16  145.47 v _394_/Y (OR3x1_ASAP7_75t_R)
                                         _155_ (net)
                  9.87    0.00  145.48 v _395_/B (OA211x2_ASAP7_75t_R)
     3    2.58   14.09   29.34  174.82 v _395_/Y (OA211x2_ASAP7_75t_R)
                                         _156_ (net)
                 14.09    0.09  174.91 v _400_/A1 (OA21x2_ASAP7_75t_R)
     3    2.66   11.28   20.99  195.90 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.29    0.14  196.04 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.60   16.46   20.41  216.45 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.46    0.04  216.49 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.10   11.05   24.18  240.67 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.05    0.01  240.68 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    0.79    9.10   28.06  268.74 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.10    0.01  268.76 ^ resp_msg[13] (out)
                                268.76   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -268.76   data arrival time
-----------------------------------------------------------------------------
                                -20.75   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
228.24000549316406

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7133

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
18.509437561035156

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8034

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 34

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[7]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[1]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.b_reg.out[7]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  42.32   42.32 v dpath.b_reg.out[7]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
  66.44  108.76 v _569_/SN (HAxp5_ASAP7_75t_R)
  37.79  146.55 v _303_/Y (OA211x2_ASAP7_75t_R)
  17.86  164.40 v _305_/Y (OA21x2_ASAP7_75t_R)
  20.46  184.86 v _306_/Y (OR2x2_ASAP7_75t_R)
  20.28  205.15 v _368_/Y (AO21x1_ASAP7_75t_R)
  17.34  222.49 v _370_/Y (AND3x1_ASAP7_75t_R)
  27.39  249.87 ^ _372_/Y (OAI21x1_ASAP7_75t_R)
  25.99  275.86 ^ _444_/Y (BUFx6f_ASAP7_75t_R)
  10.62  286.48 v _445_/Y (NOR2x1_ASAP7_75t_R)
  25.56  312.04 v _446_/Y (OA33x2_ASAP7_75t_R)
   0.01  312.04 v dpath.a_reg.out[1]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
         312.04   data arrival time

 310.00  310.00   clock core_clock (rise edge)
   0.00  310.00   clock network delay (ideal)
   0.00  310.00   clock reconvergence pessimism
         310.00 ^ dpath.a_reg.out[1]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
 -10.79  299.21   library setup time
         299.21   data required time
---------------------------------------------------------
         299.21   data required time
        -312.04   data arrival time
---------------------------------------------------------
         -12.83   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  36.12   36.12 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
   7.26   43.38 v _408_/Y (AOI22x1_ASAP7_75t_R)
   0.01   43.38 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
          43.38   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
   8.40    8.40   library hold time
           8.40   data required time
---------------------------------------------------------
           8.40   data required time
         -43.38   data arrival time
---------------------------------------------------------
          34.98   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
268.7550

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-20.7550

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-7.722647

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.11e-04   2.33e-05   5.34e-09   2.34e-04  41.9%
Combinational          1.70e-04   1.55e-04   2.17e-08   3.25e-04  58.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.81e-04   1.78e-04   2.70e-08   5.59e-04 100.0%
                          68.2%      31.8%       0.0%
