EESchema Schematic File Version 2  date Sun 03 Nov 2013 08:37:54 PM EST
LIBS:power
LIBS:device
LIBS:transistors
LIBS:conn
LIBS:linear
LIBS:regul
LIBS:74xx
LIBS:cmos4000
LIBS:adc-dac
LIBS:memory
LIBS:xilinx
LIBS:special
LIBS:microcontrollers
LIBS:dsp
LIBS:microchip
LIBS:analog_switches
LIBS:motorola
LIBS:texas
LIBS:intel
LIBS:audio
LIBS:interface
LIBS:digital-audio
LIBS:philips
LIBS:display
LIBS:cypress
LIBS:siliconi
LIBS:opto
LIBS:atmel
LIBS:contrib
LIBS:valves
LIBS:hirose-azonenberg
LIBS:memory-azonenberg
LIBS:microchip-azonenberg
LIBS:osc-azonenberg
LIBS:passive-azonenberg
LIBS:power-azonenberg
LIBS:special-azonenberg
LIBS:xilinx-azonenberg
LIBS:bbb-jtag-cape-cache
EELAYER 27 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 6 6
Title "8-Port JTAG ICE Cape for BBB"
Date "4 nov 2013"
Rev "$Rev: 173 $"
Comp "Andrew D. Zonenberg"
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Comp
L XILINX_JTAG J5
U 1 1 522EBEF2
P 9200 2550
F 0 "J5" H 9700 4100 60  0000 C CNN
F 1 "XILINX_JTAG" H 9700 4000 60  0000 C CNN
	1    9200 2550
	1    0    0    -1  
$EndComp
NoConn ~ 9200 1450
NoConn ~ 9200 1550
NoConn ~ 9200 1650
NoConn ~ 9200 1750
NoConn ~ 9200 1850
NoConn ~ 9200 1950
NoConn ~ 9200 2050
NoConn ~ 9200 2150
NoConn ~ 9200 2250
NoConn ~ 9200 2350
NoConn ~ 9200 2450
NoConn ~ 9200 2550
$EndSCHEMATC
