{
  "DESIGN_NAME": "top_module",
  "VERILOG_FILES": [
    "dir::src/top_module.v",
    "dir::src/alu.v",
    "dir::src/register_file.v",
    "dir::src/instruction_decoder.v"
  ],

  "CLOCK_PORT": "clk",
  "CLOCK_PERIOD": 15,

  "PNR_SDC_FILE": "dir::top_module.sdc",
  "SIGNOFF_SDC_FILE": "dir::top_module.sdc",

  "FP_SIZING": "absolute",
  "DIE_AREA": "0 0 2000 2000",
  "FP_CORE_UTIL": 30,
  "PL_TARGET_DENSITY": 0.40,

  "PL_RANDOM_GLB_PLACEMENT": true,

  "FP_PDN_AUTO_ADJUST": false,
  "FP_PDN_VPITCH": 50,
  "FP_PDN_HPITCH": 50,
  "FP_PDN_VOFFSET": 10,
  "FP_PDN_HOFFSET": 10,

  "GRT_REPAIR_ANTENNAS": 1,
  "DIODE_ON_PORTS": "both",
  "RUN_HEURISTIC_DIODE_INSERTION": 1,

  "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",

  "RUN_RESIZER": true,
  "PLACEMENT_RESIZER_ENABLED": true,
  "PL_RESIZER_TIMING_OPTIMIZATIONS": true,
  "PL_RESIZER_BUFFER_INPUT_PORTS": true,

  "ROUTING_CORES": 2,

  "SKIP_VERILATOR": true,

  "FLOW_FAIL_ON_TIMING_VIOLATIONS": false,
  "RUN_ANTENNA_CHECK": false,
  "RUN_IR_DROP_REPORT": false,
  "RUN_CVC": false,
  "RUN_GENERATE_REPORTS": false,
  "RUN_KLAYOUT_XOR": false,

  "pdk::sky130*": {
    "CLOCK_PERIOD": 15,
    "FP_CORE_UTIL": 30,
    "scl::sky130_fd_sc_hs": {
      "CLOCK_PERIOD": 13
    },
    "scl::sky130_fd_sc_ls": {
      "MAX_FANOUT_CONSTRAINT": 10
    }
  }
}

