<pre>
<h3>
<a href="https://www.veripool.org/wiki/verilator" target="_blank">verilator</a>
</h3>
description: &lt;= operator test
should_fail: 0
tags: 11.4.4
incdirs: 
top_module: 
files: <a href="../../../../tests/generated/binary_op/11.4.4--binary_op_le.sv.html" target="file-frame">tests/generated/binary_op/11.4.4--binary_op_le.sv</a>


%Warning-WIDTH: <a href="../../../../tests/generated/binary_op/11.4.4--binary_op_le.sv.html#l-12" target="file-frame">tests/generated/binary_op/11.4.4--binary_op_le.sv:12</a>: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS&#39;s LTES generates 1 bits.
%Warning-WIDTH: Use &#34;/* verilator lint_off WIDTH */&#34; and lint_on around source to disable this message.


</pre>