{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1683448680748 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1683448680749 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 07 16:38:00 2023 " "Processing started: Sun May 07 16:38:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1683448680749 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1683448680749 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off breakdown -c breakdown " "Command: quartus_map --read_settings_files=on --write_settings_files=off breakdown -c breakdown" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1683448680749 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1683448681185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/main_start.v 1 1 " "Found 1 design units, including 1 entities, in source file src/main_start.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_start " "Found entity 1: main_start" {  } { { "src/main_start.v" "" { Text "D:/BX/iCoreCode/fpga/breakdown230504/src/main_start.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683448681228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683448681228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/gen_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file src/gen_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 gen_clk " "Found entity 1: gen_clk" {  } { { "src/gen_clk.v" "" { Text "D:/BX/iCoreCode/fpga/breakdown230504/src/gen_clk.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683448681230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683448681230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/in_shake_scr_pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file src/in_shake_scr_pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 in_shake_scr_pulse " "Found entity 1: in_shake_scr_pulse" {  } { { "src/in_shake_scr_pulse.v" "" { Text "D:/BX/iCoreCode/fpga/breakdown230504/src/in_shake_scr_pulse.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683448681232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683448681232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/breakdown.bdf 1 1 " "Found 1 design units, including 1 entities, in source file src/breakdown.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 breakdown " "Found entity 1: breakdown" {  } { { "src/breakdown.bdf" "" { Schematic "D:/BX/iCoreCode/fpga/breakdown230504/src/breakdown.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683448681233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683448681233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/counter_6bits.v 1 1 " "Found 1 design units, including 1 entities, in source file src/counter_6bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_6bits " "Found entity 1: counter_6bits" {  } { { "src/counter_6bits.v" "" { Text "D:/BX/iCoreCode/fpga/breakdown230504/src/counter_6bits.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683448681235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683448681235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/in_shake.v 1 1 " "Found 1 design units, including 1 entities, in source file src/in_shake.v" { { "Info" "ISGN_ENTITY_NAME" "1 in_shake " "Found entity 1: in_shake" {  } { { "src/in_shake.v" "" { Text "D:/BX/iCoreCode/fpga/breakdown230504/src/in_shake.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683448681237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683448681237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/testio.v 1 1 " "Found 1 design units, including 1 entities, in source file src/testio.v" { { "Info" "ISGN_ENTITY_NAME" "1 testio " "Found entity 1: testio" {  } { { "src/testio.v" "" { Text "D:/BX/iCoreCode/fpga/breakdown230504/src/testio.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683448681241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683448681241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll0.v 1 1 " "Found 1 design units, including 1 entities, in source file pll0.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll0 " "Found entity 1: pll0" {  } { { "pll0.v" "" { Text "D:/BX/iCoreCode/fpga/breakdown230504/pll0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683448681244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683448681244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/my_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file src/my_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_ram " "Found entity 1: my_ram" {  } { { "src/my_ram.v" "" { Text "D:/BX/iCoreCode/fpga/breakdown230504/src/my_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683448681246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683448681246 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RD rd dual_port_ram.v(12) " "Verilog HDL Declaration information at dual_port_ram.v(12): object \"RD\" differs only in case from object \"rd\" in the same scope" {  } { { "src/dual_port_ram.v" "" { Text "D:/BX/iCoreCode/fpga/breakdown230504/src/dual_port_ram.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1683448681248 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WR wr dual_port_ram.v(11) " "Verilog HDL Declaration information at dual_port_ram.v(11): object \"WR\" differs only in case from object \"wr\" in the same scope" {  } { { "src/dual_port_ram.v" "" { Text "D:/BX/iCoreCode/fpga/breakdown230504/src/dual_port_ram.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1683448681248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/dual_port_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file src/dual_port_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_port_ram " "Found entity 1: dual_port_ram" {  } { { "src/dual_port_ram.v" "" { Text "D:/BX/iCoreCode/fpga/breakdown230504/src/dual_port_ram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683448681248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683448681248 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "18 bk_test2ch.v(43) " "Verilog HDL Expression warning at bk_test2ch.v(43): truncated literal to match 18 bits" {  } { { "src/bk_test2ch.v" "" { Text "D:/BX/iCoreCode/fpga/breakdown230504/src/bk_test2ch.v" 43 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1683448681249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/bk_test2ch.v 1 1 " "Found 1 design units, including 1 entities, in source file src/bk_test2ch.v" { { "Info" "ISGN_ENTITY_NAME" "1 bk_test_2ch " "Found entity 1: bk_test_2ch" {  } { { "src/bk_test2ch.v" "" { Text "D:/BX/iCoreCode/fpga/breakdown230504/src/bk_test2ch.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683448681249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683448681249 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PLL_100M dual_port_ram.v(25) " "Verilog HDL Implicit Net warning at dual_port_ram.v(25): created implicit net for \"PLL_100M\"" {  } { { "src/dual_port_ram.v" "" { Text "D:/BX/iCoreCode/fpga/breakdown230504/src/dual_port_ram.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683448681250 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "bus_clk_50m testio.v(359) " "Verilog HDL error at testio.v(359): object \"bus_clk_50m\" is not declared" {  } { { "src/testio.v" "" { Text "D:/BX/iCoreCode/fpga/breakdown230504/src/testio.v" 359 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1683448681252 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/BX/iCoreCode/fpga/breakdown230504/output_files/breakdown.map.smsg " "Generated suppressed messages file D:/BX/iCoreCode/fpga/breakdown230504/output_files/breakdown.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1683448681286 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4614 " "Peak virtual memory: 4614 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1683448681344 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun May 07 16:38:01 2023 " "Processing ended: Sun May 07 16:38:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1683448681344 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1683448681344 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1683448681344 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1683448681344 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 2 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 2 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1683448681924 ""}
