/******************************************************************************
*
* Copyright (C) 2009 - 2014 Xilinx, Inc.  All rights reserved.
*
* Permission is hereby granted, free of charge, to any person obtaining a copy
* of this software and associated documentation files (the "Software"), to deal
* in the Software without restriction, including without limitation the rights
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
* copies of the Software, and to permit persons to whom the Software is
* furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice shall be included in
* all copies or substantial portions of the Software.
*
* Use of the Software is limited solely to applications:
* (a) running on a Xilinx device, or
* (b) that interact with a Xilinx device through a bus or interconnect.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
* XILINX  BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
* WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF
* OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
* SOFTWARE.
*
* Except as contained in this notice, the name of the Xilinx shall not be used
* in advertising or otherwise to promote the sale, use or other dealings in
* this Software without prior written authorization from Xilinx.
*
******************************************************************************/

/*
 * helloworld.c: simple test application
 *
 * This application configures UART 16550 to baud rate 9600.
 * PS7 UART (Zynq) is not initialized by this application, since
 * bootrom/bsp configures it to baud rate 115200
 *
 * ------------------------------------------------
 * | UART TYPE   BAUD RATE                        |
 * ------------------------------------------------
 *   uartns550   9600
 *   uartlite    Configurable only in HW design
 *   ps7_uart    115200 (configured by bootrom/bsp)
 */

#include <stdio.h>
#include "platform.h"
#include "xil_printf.h"
#include "xparameters.h"
#include "xaxidma.h"
#include "xgpio.h"
#include "xil_cache.h"
#include "in_data.h"  // Include input data file

// --- HARDWARE CONFIGURATION ---
#define DMA_DEV_ID          XPAR_AXIDMA_0_DEVICE_ID
#define GPIO_DEV_ID         XPAR_AXI_GPIO_0_DEVICE_ID
#define MAX_BUFFER_SIZE     (128*128) // Declare receive buffer large enough for safety

// Buffer to receive results
u8 RxBuffer[MAX_BUFFER_SIZE] __attribute__ ((aligned (32)));

XAxiDma AxiDma;
XGpio Gpio;

int main() {
    init_platform();
    xil_printf("\r\n===== IMAGE ROTATION SDK =====\r\n");

    // 1. INITIALIZE DRIVERS
    XGpio_Initialize(&Gpio, GPIO_DEV_ID);
    XGpio_SetDataDirection(&Gpio, 1, 0x00000000); // Output
    XGpio_SetDataDirection(&Gpio, 2, 0x00000000); // Output

    XAxiDma_Config *CfgPtr = XAxiDma_LookupConfig(DMA_DEV_ID);
    XAxiDma_CfgInitialize(&AxiDma, CfgPtr);
    XAxiDma_IntrDisable(&AxiDma, XAXIDMA_IRQ_ALL_MASK, XAXIDMA_DEVICE_TO_DMA);
    XAxiDma_IntrDisable(&AxiDma, XAXIDMA_IRQ_ALL_MASK, XAXIDMA_DMA_TO_DEVICE);

    // ========================================================
    // 2. AUTOMATIC SIZE DETECTION (IMPORTANT)
    // ========================================================

    // Create 32-bit pointer to the beginning of byte array to read integers
    u32 *header_ptr = (u32 *)raw_image_file;

    // Read Height (first 4 bytes) and Width (next 4 bytes)
    u32 detected_h = header_ptr[0];
    u32 detected_w = header_ptr[1];

    xil_printf("[>]Detected Header: Height = %d, Width = %d\r\n", detected_h, detected_w);

    // Calculate actual image data size
    u32 image_data_size = detected_h * detected_w;

    // Check buffer safety
    if (image_data_size > MAX_BUFFER_SIZE) {
        xil_printf("[x]Error: Image too big for RxBuffer!\r\n");
        return -1;
    }

    // Determine starting position of pixel data (Skip 8-byte header)
    u8 *pixel_data_ptr = (u8 *)(raw_image_file + 8);

    // ========================================================
    // 3. CONFIGURE AND SEND
    // ========================================================

    // A. Send parameters to FPGA via GPIO
    u32 mode = 0; // Rotate CW
    XGpio_DiscreteWrite(&Gpio, 2, mode);

    u32 size_config = (detected_h << 16) | detected_w;
    XGpio_DiscreteWrite(&Gpio, 1, size_config);

    // B. Flush Cache
    // Flush entire raw array (both header and data) for safety
    Xil_DCacheFlushRange((UINTPTR)raw_image_file, 8 + image_data_size);
    // Clear cache for receive region
    Xil_DCacheInvalidateRange((UINTPTR)RxBuffer, image_data_size);

    // C. Activate DMA
    // Receive channel (S2MM)
    XAxiDma_SimpleTransfer(&AxiDma, (UINTPTR)RxBuffer, image_data_size, XAXIDMA_DEVICE_TO_DMA);

    // Send channel (MM2S)
    // NOTE: Transfer pixel_data_ptr pointer (already offset by 8 bytes)
    XAxiDma_SimpleTransfer(&AxiDma, (UINTPTR)pixel_data_ptr, image_data_size, XAXIDMA_DMA_TO_DEVICE);

    // D. Wait for DMA completion
    while (XAxiDma_Busy(&AxiDma, XAXIDMA_DMA_TO_DEVICE) || XAxiDma_Busy(&AxiDma, XAXIDMA_DEVICE_TO_DMA));

    // ========================================================
    // 4. CHECK RESULTS
    // ========================================================

    // Determine output size (If rotated 90 degrees, swap H/W)
    int out_h = detected_h;
    int out_w = detected_w;
    if (mode == 0 || mode == 1) { // CW or CCW
        out_h = detected_w;
        out_w = detected_h;
    }

    xil_printf("====== Output Data (%dx%d) =====\r\n", out_h, out_w);

    // Invalidate cache again before CPU reads
    Xil_DCacheInvalidateRange((UINTPTR)RxBuffer, image_data_size);

    for(int r = 0; r < out_h; r++){
        for(int c = 0; c < out_w; c++){
            xil_printf("%02d ", RxBuffer[r * out_w + c]);
        }
        xil_printf("\r\n");
    }

    xil_printf("===== Done Output Data ======\r\n");

    cleanup_platform();
    return 0;
}
