[connectivity]
# Kernels
nk=s2mm:7:s2mm1.s2mm2.s2mm3.s2mm4.s2mm5.s2mm6.s2mm7
nk=tile_mm2mm:1:tile_mm2mm1
nk=sticker_mm2mm:1:sticker_mm2mm1


# DDR to AIE
stream_connect=tile_mm2mm1.s0:ai_engine_0.DataIn1
stream_connect=tile_mm2mm1.s1:ai_engine_0.DataIn2
stream_connect=tile_mm2mm1.s2:ai_engine_0.DataIn3
stream_connect=tile_mm2mm1.s3:ai_engine_0.DataIn4
stream_connect=tile_mm2mm1.s4:ai_engine_0.DataIn5
stream_connect=tile_mm2mm1.s5:ai_engine_0.DataIn6
stream_connect=tile_mm2mm1.s6:ai_engine_0.DataIn7


# AIE to DDR
stream_connect=ai_engine_0.DataOut1:s2mm1.s
stream_connect=ai_engine_0.DataOut2:s2mm2.s
stream_connect=ai_engine_0.DataOut3:s2mm3.s
stream_connect=ai_engine_0.DataOut4:s2mm4.s
stream_connect=ai_engine_0.DataOut5:s2mm5.s
stream_connect=ai_engine_0.DataOut6:s2mm6.s
stream_connect=ai_engine_0.DataOut7:s2mm7.s


[advanced]
param=compiler.errorOnHoldViolation=false

[vivado]
prop=run.impl_1.strategy=Performance_NetDelay_low
