"C:/Users/Duncan/git/ForthCPU/alu/test/aluBlockTests.v=work,Verilog 2001"
"C:/Users/Duncan/git/ForthCPU/alu/source/alu.v=work,Verilog 2001"
"C:/Users/Duncan/git/ForthCPU/alu/source/aluBlock.v=work,Verilog 2001"
