{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700641256696 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700641256697 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 22 02:20:56 2023 " "Processing started: Wed Nov 22 02:20:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700641256697 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1700641256697 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ARMv4 -c ARMv4 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off ARMv4 -c ARMv4 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1700641256697 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1700641257041 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1700641257041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_sumador.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_sumador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_sumador_completo " "Found entity 1: n_sumador_completo" {  } { { "n_sumador.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/n_sumador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641265970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641265970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "InstructionMemory.v" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/InstructionMemory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641265972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641265972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.v" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/DataMemory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641265973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641265973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1_4_32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux1_4_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX1_4_32 " "Found entity 1: MUX1_4_32" {  } { { "MUX1_4_32.v" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/MUX1_4_32.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641265975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641265975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1_2_32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux1_2_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX1_2_32 " "Found entity 1: MUX1_2_32" {  } { { "MUX1_2_32.v" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/MUX1_2_32.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641265976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641265976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1_2_4.v 1 1 " "Found 1 design units, including 1 entities, in source file mux1_2_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX1_2_4 " "Found entity 1: MUX1_2_4" {  } { { "MUX1_2_4.v" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/MUX1_2_4.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641265978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641265978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1_2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux1_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX1_2 " "Found entity 1: MUX1_2" {  } { { "MUX1_2.v" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/MUX1_2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641265979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641265979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641265981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641265981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "ram.v" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641265982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641265982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restadornbit.sv 1 1 " "Found 1 design units, including 1 entities, in source file restadornbit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 restadorNbit " "Found entity 1: restadorNbit" {  } { { "restadorNbit.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/restadorNbit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641265983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641265983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restador1bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file restador1bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 restador1bit " "Found entity 1: restador1bit" {  } { { "restador1bit.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/restador1bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641265985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641265985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor.sv 1 1 " "Found 1 design units, including 1 entities, in source file xor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_xor " "Found entity 1: n_xor" {  } { { "xor.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/xor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641265986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641265986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_mux_f.sv 1 1 " "Found 1 design units, including 1 entities, in source file or_mux_f.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_mux_f " "Found entity 1: or_mux_f" {  } { { "or_mux_f.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/or_mux_f.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641265987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641265987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file or_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_mux " "Found entity 1: or_mux" {  } { { "or_mux.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/or_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641265988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641265988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_or.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_or.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_or " "Found entity 1: n_or" {  } { { "n_or.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/n_or.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641265990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641265990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not.sv 1 1 " "Found 1 design units, including 1 entities, in source file not.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_not " "Found entity 1: n_not" {  } { { "not.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/not.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641265991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641265991 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Extend.sv(13) " "Verilog HDL warning at Extend.sv(13): extended using \"x\" or \"z\"" {  } { { "Extend.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Extend.sv" 13 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1700641265992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Extend " "Found entity 1: Extend" {  } { { "Extend.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641265992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641265992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/PC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641265993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641265993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pclogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file pclogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PCLogic " "Found entity 1: PCLogic" {  } { { "PCLogic.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/PCLogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641265994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641265994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641265996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641265996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucomponent.sv 1 1 " "Found 1 design units, including 1 entities, in source file alucomponent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUComponent " "Found entity 1: ALUComponent" {  } { { "ALUComponent.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ALUComponent.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641265997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641265997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucomponent_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alucomponent_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUComponent_tb " "Found entity 1: ALUComponent_tb" {  } { { "ALUComponent_tb.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ALUComponent_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641265998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641265998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aludecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file aludecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUDecoder " "Found entity 1: ALUDecoder" {  } { { "ALUDecoder.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ALUDecoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641266000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641266000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_and.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_and.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_and " "Found entity 1: n_and" {  } { { "n_and.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/n_and.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641266001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641266001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conditionallogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file conditionallogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ConditionalLogic " "Found entity 1: ConditionalLogic" {  } { { "ConditionalLogic.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ConditionalLogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641266003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641266003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conditionallogic_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file conditionallogic_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ConditionalLogic_tb " "Found entity 1: ConditionalLogic_tb" {  } { { "ConditionalLogic_tb.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ConditionalLogic_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641266005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641266005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conditioncheck.sv 1 1 " "Found 1 design units, including 1 entities, in source file conditioncheck.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ConditionCheck " "Found entity 1: ConditionCheck" {  } { { "ConditionCheck.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ConditionCheck.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641266006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641266006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conditioncheck_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file conditioncheck_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ConditionCheck_tb " "Found entity 1: ConditionCheck_tb" {  } { { "ConditionCheck_tb.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ConditionCheck_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641266007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641266007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controldecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file controldecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlDecoder " "Found entity 1: ControlDecoder" {  } { { "ControlDecoder.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ControlDecoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641266009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641266009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controldecoder_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file controldecoder_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlDecoder_tb " "Found entity 1: ControlDecoder_tb" {  } { { "ControlDecoder_tb.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ControlDecoder_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641266010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641266010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlmaindecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file controlmaindecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlMainDecoder " "Found entity 1: ControlMainDecoder" {  } { { "ControlMainDecoder.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ControlMainDecoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641266011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641266011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ControlUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641266012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641266012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/CPU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641266014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641266014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_tb " "Found entity 1: CPU_tb" {  } { { "CPU_tb.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/CPU_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641266015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641266015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_golden_top " "Found entity 1: DE1_SOC_golden_top" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/DE1_SOC_golden_top.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641266016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641266016 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "out OUT equal.sv(1) " "Verilog HDL Declaration information at equal.sv(1): object \"out\" differs only in case from object \"OUT\" in the same scope" {  } { { "equal.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/equal.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1700641266017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "equal.sv 1 1 " "Found 1 design units, including 1 entities, in source file equal.sv" { { "Info" "ISGN_ENTITY_NAME" "1 equal " "Found entity 1: equal" {  } { { "equal.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/equal.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641266018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641266018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Extend_tb " "Found entity 1: Extend_tb" {  } { { "Extend_tb.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Extend_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641266019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641266019 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "out OUT greater.sv(1) " "Verilog HDL Declaration information at greater.sv(1): object \"out\" differs only in case from object \"OUT\" in the same scope" {  } { { "greater.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/greater.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1700641266020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "greater.sv 1 1 " "Found 1 design units, including 1 entities, in source file greater.sv" { { "Info" "ISGN_ENTITY_NAME" "1 greater " "Found entity 1: greater" {  } { { "greater.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/greater.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641266020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641266020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_7segments.sv 1 1 " "Found 1 design units, including 1 entities, in source file hex_7segments.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hex_7segments " "Found entity 1: hex_7segments" {  } { { "hex_7segments.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/hex_7segments.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641266022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641266022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "implementacion.sv 1 1 " "Found 1 design units, including 1 entities, in source file implementacion.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Implementacion " "Found entity 1: Implementacion" {  } { { "Implementacion.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Implementacion.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641266023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641266023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_data_manipulation_test_bench.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_data_manipulation_test_bench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Logic_data_manipulation_test_bench " "Found entity 1: Logic_data_manipulation_test_bench" {  } { { "Logic_data_manipulation_test_bench.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Logic_data_manipulation_test_bench.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641266024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641266024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_aritmetic_l_shift.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_aritmetic_l_shift.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_aritmetic_L_shift " "Found entity 1: n_aritmetic_L_shift" {  } { { "n_aritmetic_L_shift.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/n_aritmetic_L_shift.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641266025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641266025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_aritmetic_r_shift.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_aritmetic_r_shift.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_aritmetic_R_shift " "Found entity 1: n_aritmetic_R_shift" {  } { { "n_aritmetic_R_shift.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/n_aritmetic_R_shift.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641266027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641266027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_logical_l_shift.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_logical_l_shift.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_logical_L_shift " "Found entity 1: n_logical_L_shift" {  } { { "n_logical_L_shift.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/n_logical_L_shift.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641266029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641266029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_logical_r_shift.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_logical_r_shift.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_logical_R_shift " "Found entity 1: n_logical_R_shift" {  } { { "n_logical_R_shift.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/n_logical_R_shift.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641266030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641266030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proyecto.sv 1 1 " "Found 1 design units, including 1 entities, in source file proyecto.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Proyecto " "Found entity 1: Proyecto" {  } { { "Proyecto.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Proyecto.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641266032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641266032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proyecto_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file proyecto_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Proyecto_tb " "Found entity 1: Proyecto_tb" {  } { { "Proyecto_tb.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Proyecto_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641266034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641266034 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "RegisterFile.sv(25) " "Verilog HDL information at RegisterFile.sv(25): always construct contains both blocking and non-blocking assignments" {  } { { "RegisterFile.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/RegisterFile.sv" 25 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1700641266036 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R15 r15 RegisterFile.sv(3) " "Verilog HDL Declaration information at RegisterFile.sv(3): object \"R15\" differs only in case from object \"r15\" in the same scope" {  } { { "RegisterFile.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/RegisterFile.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1700641266036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/RegisterFile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641266037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641266037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file registerfile_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile_tb " "Found entity 1: RegisterFile_tb" {  } { { "RegisterFile_tb.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/RegisterFile_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641266040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641266040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "saad.v 1 1 " "Found 1 design units, including 1 entities, in source file saad.v" { { "Info" "ISGN_ENTITY_NAME" "1 saad " "Found entity 1: saad" {  } { { "saad.v" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/saad.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641266042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641266042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.sv 1 1 " "Found 1 design units, including 1 entities, in source file shifter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Shifter " "Found entity 1: Shifter" {  } { { "Shifter.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Shifter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641266044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641266044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file shifter_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Shifter_tb " "Found entity 1: Shifter_tb" {  } { { "Shifter_tb.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Shifter_tb.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641266048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641266048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_1_bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumador_1_bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador_1_bit " "Found entity 1: sumador_1_bit" {  } { { "sumador_1_bit.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/sumador_1_bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641266049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641266049 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "left_shift Left_shift testbench.sv(25) " "Verilog HDL Declaration information at testbench.sv(25): object \"left_shift\" differs only in case from object \"Left_shift\" in the same scope" {  } { { "testbench.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/testbench.sv" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1700641266050 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "left_shift2 Left_shift2 testbench.sv(50) " "Verilog HDL Declaration information at testbench.sv(50): object \"left_shift2\" differs only in case from object \"Left_shift2\" in the same scope" {  } { { "testbench.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/testbench.sv" 50 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1700641266050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641266051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641266051 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Branch ControlDecoder.sv(7) " "Verilog HDL Implicit Net warning at ControlDecoder.sv(7): created implicit net for \"Branch\"" {  } { { "ControlDecoder.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ControlDecoder.sv" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1700641266051 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALUOp ControlDecoder.sv(11) " "Verilog HDL Implicit Net warning at ControlDecoder.sv(11): created implicit net for \"ALUOp\"" {  } { { "ControlDecoder.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ControlDecoder.sv" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1700641266051 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xlk ControlUnit.sv(5) " "Verilog HDL Implicit Net warning at ControlUnit.sv(5): created implicit net for \"xlk\"" {  } { { "ControlUnit.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ControlUnit.sv" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1700641266051 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FlagW ControlUnit.sv(5) " "Verilog HDL Implicit Net warning at ControlUnit.sv(5): created implicit net for \"FlagW\"" {  } { { "ControlUnit.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ControlUnit.sv" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1700641266051 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCS ControlUnit.sv(5) " "Verilog HDL Implicit Net warning at ControlUnit.sv(5): created implicit net for \"PCS\"" {  } { { "ControlUnit.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ControlUnit.sv" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1700641266051 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RegW ControlUnit.sv(5) " "Verilog HDL Implicit Net warning at ControlUnit.sv(5): created implicit net for \"RegW\"" {  } { { "ControlUnit.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ControlUnit.sv" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1700641266051 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemW ControlUnit.sv(5) " "Verilog HDL Implicit Net warning at ControlUnit.sv(5): created implicit net for \"MemW\"" {  } { { "ControlUnit.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ControlUnit.sv" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1700641266051 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "NoWrite ControlUnit.sv(5) " "Verilog HDL Implicit Net warning at ControlUnit.sv(5): created implicit net for \"NoWrite\"" {  } { { "ControlUnit.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ControlUnit.sv" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1700641266051 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Result CPU.sv(98) " "Verilog HDL Implicit Net warning at CPU.sv(98): created implicit net for \"Result\"" {  } { { "CPU.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/CPU.sv" 98 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1700641266051 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Shift CPU.sv(105) " "Verilog HDL Implicit Net warning at CPU.sv(105): created implicit net for \"Shift\"" {  } { { "CPU.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/CPU.sv" 105 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1700641266051 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Shift Logic_data_manipulation_test_bench.sv(108) " "Verilog HDL Implicit Net warning at Logic_data_manipulation_test_bench.sv(108): created implicit net for \"Shift\"" {  } { { "Logic_data_manipulation_test_bench.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Logic_data_manipulation_test_bench.sv" 108 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1700641266051 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RD2 Proyecto.sv(261) " "Verilog HDL Implicit Net warning at Proyecto.sv(261): created implicit net for \"RD2\"" {  } { { "Proyecto.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Proyecto.sv" 261 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1700641266051 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemWrite Proyecto.sv(261) " "Verilog HDL Implicit Net warning at Proyecto.sv(261): created implicit net for \"MemWrite\"" {  } { { "Proyecto.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Proyecto.sv" 261 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1700641266051 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "END Proyecto.sv(261) " "Verilog HDL Implicit Net warning at Proyecto.sv(261): created implicit net for \"END\"" {  } { { "Proyecto.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Proyecto.sv" 261 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1700641266052 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Proyecto " "Elaborating entity \"Proyecto\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1700641266089 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR Proyecto.sv(100) " "Output port \"DRAM_ADDR\" at Proyecto.sv(100) has no driver" {  } { { "Proyecto.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Proyecto.sv" 100 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1700641266090 "|Proyecto"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA Proyecto.sv(101) " "Output port \"DRAM_BA\" at Proyecto.sv(101) has no driver" {  } { { "Proyecto.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Proyecto.sv" 101 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1700641266090 "|Proyecto"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 Proyecto.sv(133) " "Output port \"HEX0\" at Proyecto.sv(133) has no driver" {  } { { "Proyecto.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Proyecto.sv" 133 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1700641266090 "|Proyecto"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 Proyecto.sv(134) " "Output port \"HEX1\" at Proyecto.sv(134) has no driver" {  } { { "Proyecto.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Proyecto.sv" 134 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1700641266090 "|Proyecto"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 Proyecto.sv(135) " "Output port \"HEX2\" at Proyecto.sv(135) has no driver" {  } { { "Proyecto.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Proyecto.sv" 135 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1700641266090 "|Proyecto"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 Proyecto.sv(136) " "Output port \"HEX3\" at Proyecto.sv(136) has no driver" {  } { { "Proyecto.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Proyecto.sv" 136 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1700641266090 "|Proyecto"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 Proyecto.sv(137) " "Output port \"HEX4\" at Proyecto.sv(137) has no driver" {  } { { "Proyecto.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Proyecto.sv" 137 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1700641266090 "|Proyecto"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 Proyecto.sv(138) " "Output port \"HEX5\" at Proyecto.sv(138) has no driver" {  } { { "Proyecto.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Proyecto.sv" 138 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1700641266090 "|Proyecto"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR Proyecto.sv(210) " "Output port \"LEDR\" at Proyecto.sv(210) has no driver" {  } { { "Proyecto.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Proyecto.sv" 210 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1700641266090 "|Proyecto"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST Proyecto.sv(59) " "Output port \"ADC_CONVST\" at Proyecto.sv(59) has no driver" {  } { { "Proyecto.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Proyecto.sv" 59 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1700641266090 "|Proyecto"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN Proyecto.sv(60) " "Output port \"ADC_DIN\" at Proyecto.sv(60) has no driver" {  } { { "Proyecto.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Proyecto.sv" 60 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1700641266090 "|Proyecto"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK Proyecto.sv(62) " "Output port \"ADC_SCLK\" at Proyecto.sv(62) has no driver" {  } { { "Proyecto.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Proyecto.sv" 62 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1700641266091 "|Proyecto"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT Proyecto.sv(72) " "Output port \"AUD_DACDAT\" at Proyecto.sv(72) has no driver" {  } { { "Proyecto.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Proyecto.sv" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1700641266091 "|Proyecto"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK Proyecto.sv(74) " "Output port \"AUD_XCK\" at Proyecto.sv(74) has no driver" {  } { { "Proyecto.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Proyecto.sv" 74 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1700641266091 "|Proyecto"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N Proyecto.sv(102) " "Output port \"DRAM_CAS_N\" at Proyecto.sv(102) has no driver" {  } { { "Proyecto.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Proyecto.sv" 102 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1700641266091 "|Proyecto"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE Proyecto.sv(103) " "Output port \"DRAM_CKE\" at Proyecto.sv(103) has no driver" {  } { { "Proyecto.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Proyecto.sv" 103 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1700641266091 "|Proyecto"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK Proyecto.sv(104) " "Output port \"DRAM_CLK\" at Proyecto.sv(104) has no driver" {  } { { "Proyecto.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Proyecto.sv" 104 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1700641266091 "|Proyecto"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N Proyecto.sv(105) " "Output port \"DRAM_CS_N\" at Proyecto.sv(105) has no driver" {  } { { "Proyecto.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Proyecto.sv" 105 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1700641266091 "|Proyecto"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM Proyecto.sv(107) " "Output port \"DRAM_LDQM\" at Proyecto.sv(107) has no driver" {  } { { "Proyecto.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Proyecto.sv" 107 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1700641266091 "|Proyecto"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N Proyecto.sv(108) " "Output port \"DRAM_RAS_N\" at Proyecto.sv(108) has no driver" {  } { { "Proyecto.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Proyecto.sv" 108 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1700641266091 "|Proyecto"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM Proyecto.sv(109) " "Output port \"DRAM_UDQM\" at Proyecto.sv(109) has no driver" {  } { { "Proyecto.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Proyecto.sv" 109 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1700641266091 "|Proyecto"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N Proyecto.sv(110) " "Output port \"DRAM_WE_N\" at Proyecto.sv(110) has no driver" {  } { { "Proyecto.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Proyecto.sv" 110 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1700641266091 "|Proyecto"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FAN_CTRL Proyecto.sv(115) " "Output port \"FAN_CTRL\" at Proyecto.sv(115) has no driver" {  } { { "Proyecto.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Proyecto.sv" 115 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1700641266091 "|Proyecto"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK Proyecto.sv(120) " "Output port \"FPGA_I2C_SCLK\" at Proyecto.sv(120) has no driver" {  } { { "Proyecto.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Proyecto.sv" 120 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1700641266091 "|Proyecto"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD Proyecto.sv(200) " "Output port \"IRDA_TXD\" at Proyecto.sv(200) has no driver" {  } { { "Proyecto.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Proyecto.sv" 200 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1700641266091 "|Proyecto"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N Proyecto.sv(231) " "Output port \"TD_RESET_N\" at Proyecto.sv(231) has no driver" {  } { { "Proyecto.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Proyecto.sv" 231 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1700641266091 "|Proyecto"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:CPUARM " "Elaborating entity \"CPU\" for hierarchy \"CPU:CPUARM\"" {  } { { "Proyecto.sv" "CPUARM" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Proyecto.sv" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641266091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC CPU:CPUARM\|PC:PC " "Elaborating entity \"PC\" for hierarchy \"CPU:CPUARM\|PC:PC\"" {  } { { "CPU.sv" "PC" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/CPU.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641266093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemory CPU:CPUARM\|InstructionMemory:InstructionMemory " "Elaborating entity \"InstructionMemory\" for hierarchy \"CPU:CPUARM\|InstructionMemory:InstructionMemory\"" {  } { { "CPU.sv" "InstructionMemory" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/CPU.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641266094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CPU:CPUARM\|InstructionMemory:InstructionMemory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"CPU:CPUARM\|InstructionMemory:InstructionMemory\|altsyncram:altsyncram_component\"" {  } { { "InstructionMemory.v" "altsyncram_component" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/InstructionMemory.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641266127 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:CPUARM\|InstructionMemory:InstructionMemory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"CPU:CPUARM\|InstructionMemory:InstructionMemory\|altsyncram:altsyncram_component\"" {  } { { "InstructionMemory.v" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/InstructionMemory.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1700641266128 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:CPUARM\|InstructionMemory:InstructionMemory\|altsyncram:altsyncram_component " "Instantiated megafunction \"CPU:CPUARM\|InstructionMemory:InstructionMemory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641266128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641266128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641266128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ROM.hex " "Parameter \"init_file\" = \"ROM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641266128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641266128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641266128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641266128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641266128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641266128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641266128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641266128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641266128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641266128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641266128 ""}  } { { "InstructionMemory.v" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/InstructionMemory.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1700641266128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l9f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l9f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l9f1 " "Found entity 1: altsyncram_l9f1" {  } { { "db/altsyncram_l9f1.tdf" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/db/altsyncram_l9f1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641266184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641266184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l9f1 CPU:CPUARM\|InstructionMemory:InstructionMemory\|altsyncram:altsyncram_component\|altsyncram_l9f1:auto_generated " "Elaborating entity \"altsyncram_l9f1\" for hierarchy \"CPU:CPUARM\|InstructionMemory:InstructionMemory\|altsyncram:altsyncram_component\|altsyncram_l9f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641266184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extend CPU:CPUARM\|Extend:Extend " "Elaborating entity \"Extend\" for hierarchy \"CPU:CPUARM\|Extend:Extend\"" {  } { { "CPU.sv" "Extend" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/CPU.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641266191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile CPU:CPUARM\|RegisterFile:RF " "Elaborating entity \"RegisterFile\" for hierarchy \"CPU:CPUARM\|RegisterFile:RF\"" {  } { { "CPU.sv" "RF" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/CPU.sv" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641266192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU CPU:CPUARM\|ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"CPU:CPUARM\|ALU:ALU\"" {  } { { "CPU.sv" "ALU" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/CPU.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641266195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUComponent CPU:CPUARM\|ALU:ALU\|ALUComponent:ALUComponent " "Elaborating entity \"ALUComponent\" for hierarchy \"CPU:CPUARM\|ALU:ALU\|ALUComponent:ALUComponent\"" {  } { { "ALU.sv" "ALUComponent" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ALU.sv" 2 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641266196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_sumador_completo CPU:CPUARM\|ALU:ALU\|ALUComponent:ALUComponent\|n_sumador_completo:op000 " "Elaborating entity \"n_sumador_completo\" for hierarchy \"CPU:CPUARM\|ALU:ALU\|ALUComponent:ALUComponent\|n_sumador_completo:op000\"" {  } { { "ALUComponent.sv" "op000" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ALUComponent.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641266218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador_1_bit CPU:CPUARM\|ALU:ALU\|ALUComponent:ALUComponent\|n_sumador_completo:op000\|sumador_1_bit:op\[0\] " "Elaborating entity \"sumador_1_bit\" for hierarchy \"CPU:CPUARM\|ALU:ALU\|ALUComponent:ALUComponent\|n_sumador_completo:op000\|sumador_1_bit:op\[0\]\"" {  } { { "n_sumador.sv" "op\[0\]" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/n_sumador.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641266228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit CPU:CPUARM\|ControlUnit:ControlUnit " "Elaborating entity \"ControlUnit\" for hierarchy \"CPU:CPUARM\|ControlUnit:ControlUnit\"" {  } { { "CPU.sv" "ControlUnit" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/CPU.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641266261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConditionalLogic CPU:CPUARM\|ControlUnit:ControlUnit\|ConditionalLogic:ConditionalLogic " "Elaborating entity \"ConditionalLogic\" for hierarchy \"CPU:CPUARM\|ControlUnit:ControlUnit\|ConditionalLogic:ConditionalLogic\"" {  } { { "ControlUnit.sv" "ConditionalLogic" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ControlUnit.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641266267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConditionCheck CPU:CPUARM\|ControlUnit:ControlUnit\|ConditionalLogic:ConditionalLogic\|ConditionCheck:ConditionCheck " "Elaborating entity \"ConditionCheck\" for hierarchy \"CPU:CPUARM\|ControlUnit:ControlUnit\|ConditionalLogic:ConditionalLogic\|ConditionCheck:ConditionCheck\"" {  } { { "ConditionalLogic.sv" "ConditionCheck" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ConditionalLogic.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641266274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlDecoder CPU:CPUARM\|ControlUnit:ControlUnit\|ControlDecoder:ControlDecoder " "Elaborating entity \"ControlDecoder\" for hierarchy \"CPU:CPUARM\|ControlUnit:ControlUnit\|ControlDecoder:ControlDecoder\"" {  } { { "ControlUnit.sv" "ControlDecoder" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ControlUnit.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641266279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCLogic CPU:CPUARM\|ControlUnit:ControlUnit\|ControlDecoder:ControlDecoder\|PCLogic:PCLogic " "Elaborating entity \"PCLogic\" for hierarchy \"CPU:CPUARM\|ControlUnit:ControlUnit\|ControlDecoder:ControlDecoder\|PCLogic:PCLogic\"" {  } { { "ControlDecoder.sv" "PCLogic" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ControlDecoder.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641266284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlMainDecoder CPU:CPUARM\|ControlUnit:ControlUnit\|ControlDecoder:ControlDecoder\|ControlMainDecoder:ControlMainDecoder " "Elaborating entity \"ControlMainDecoder\" for hierarchy \"CPU:CPUARM\|ControlUnit:ControlUnit\|ControlDecoder:ControlDecoder\|ControlMainDecoder:ControlMainDecoder\"" {  } { { "ControlDecoder.sv" "ControlMainDecoder" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ControlDecoder.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641266288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUDecoder CPU:CPUARM\|ControlUnit:ControlUnit\|ControlDecoder:ControlDecoder\|ALUDecoder:ALUDecoder " "Elaborating entity \"ALUDecoder\" for hierarchy \"CPU:CPUARM\|ControlUnit:ControlUnit\|ControlDecoder:ControlDecoder\|ALUDecoder:ALUDecoder\"" {  } { { "ControlDecoder.sv" "ALUDecoder" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ControlDecoder.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641266294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shifter CPU:CPUARM\|Shifter:shifter " "Elaborating entity \"Shifter\" for hierarchy \"CPU:CPUARM\|Shifter:shifter\"" {  } { { "CPU.sv" "shifter" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/CPU.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641266301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX1_2_4 CPU:CPUARM\|MUX1_2_4:inst_RA1 " "Elaborating entity \"MUX1_2_4\" for hierarchy \"CPU:CPUARM\|MUX1_2_4:inst_RA1\"" {  } { { "CPU.sv" "inst_RA1" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/CPU.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641266317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux CPU:CPUARM\|MUX1_2_4:inst_RA1\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"CPU:CPUARM\|MUX1_2_4:inst_RA1\|lpm_mux:LPM_MUX_component\"" {  } { { "MUX1_2_4.v" "LPM_MUX_component" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/MUX1_2_4.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641266359 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:CPUARM\|MUX1_2_4:inst_RA1\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"CPU:CPUARM\|MUX1_2_4:inst_RA1\|lpm_mux:LPM_MUX_component\"" {  } { { "MUX1_2_4.v" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/MUX1_2_4.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1700641266370 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:CPUARM\|MUX1_2_4:inst_RA1\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"CPU:CPUARM\|MUX1_2_4:inst_RA1\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Parameter \"lpm_size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641266370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641266370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641266370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641266370 ""}  } { { "MUX1_2_4.v" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/MUX1_2_4.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1700641266370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_sjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_sjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_sjc " "Found entity 1: mux_sjc" {  } { { "db/mux_sjc.tdf" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/db/mux_sjc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641266415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641266415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_sjc CPU:CPUARM\|MUX1_2_4:inst_RA1\|lpm_mux:LPM_MUX_component\|mux_sjc:auto_generated " "Elaborating entity \"mux_sjc\" for hierarchy \"CPU:CPUARM\|MUX1_2_4:inst_RA1\|lpm_mux:LPM_MUX_component\|mux_sjc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641266415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX1_2_32 CPU:CPUARM\|MUX1_2_32:Shifted_SrcB " "Elaborating entity \"MUX1_2_32\" for hierarchy \"CPU:CPUARM\|MUX1_2_32:Shifted_SrcB\"" {  } { { "CPU.sv" "Shifted_SrcB" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/CPU.sv" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641266439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux CPU:CPUARM\|MUX1_2_32:Shifted_SrcB\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"CPU:CPUARM\|MUX1_2_32:Shifted_SrcB\|lpm_mux:LPM_MUX_component\"" {  } { { "MUX1_2_32.v" "LPM_MUX_component" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/MUX1_2_32.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641266454 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:CPUARM\|MUX1_2_32:Shifted_SrcB\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"CPU:CPUARM\|MUX1_2_32:Shifted_SrcB\|lpm_mux:LPM_MUX_component\"" {  } { { "MUX1_2_32.v" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/MUX1_2_32.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1700641266461 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:CPUARM\|MUX1_2_32:Shifted_SrcB\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"CPU:CPUARM\|MUX1_2_32:Shifted_SrcB\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Parameter \"lpm_size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641266461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641266461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641266461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641266461 ""}  } { { "MUX1_2_32.v" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/MUX1_2_32.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1700641266461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_dlc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_dlc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_dlc " "Found entity 1: mux_dlc" {  } { { "db/mux_dlc.tdf" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/db/mux_dlc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641266503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641266503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_dlc CPU:CPUARM\|MUX1_2_32:Shifted_SrcB\|lpm_mux:LPM_MUX_component\|mux_dlc:auto_generated " "Elaborating entity \"mux_dlc\" for hierarchy \"CPU:CPUARM\|MUX1_2_32:Shifted_SrcB\|lpm_mux:LPM_MUX_component\|mux_dlc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641266503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:DataMemory " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:DataMemory\"" {  } { { "Proyecto.sv" "DataMemory" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Proyecto.sv" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641266524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DataMemory:DataMemory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DataMemory:DataMemory\|altsyncram:altsyncram_component\"" {  } { { "DataMemory.v" "altsyncram_component" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/DataMemory.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641267720 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataMemory:DataMemory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DataMemory:DataMemory\|altsyncram:altsyncram_component\"" {  } { { "DataMemory.v" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/DataMemory.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1700641267742 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataMemory:DataMemory\|altsyncram:altsyncram_component " "Instantiated megafunction \"DataMemory:DataMemory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641267742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641267742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file RAM.hex " "Parameter \"init_file\" = \"RAM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641267742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641267742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641267742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641267742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 300000 " "Parameter \"numwords_a\" = \"300000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641267742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641267742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641267742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641267742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641267742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641267742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641267742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641267742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641267742 ""}  } { { "DataMemory.v" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/DataMemory.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1700641267742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fhm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fhm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fhm1 " "Found entity 1: altsyncram_fhm1" {  } { { "db/altsyncram_fhm1.tdf" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/db/altsyncram_fhm1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641267994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641267994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fhm1 DataMemory:DataMemory\|altsyncram:altsyncram_component\|altsyncram_fhm1:auto_generated " "Elaborating entity \"altsyncram_fhm1\" for hierarchy \"DataMemory:DataMemory\|altsyncram:altsyncram_component\|altsyncram_fhm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641267994 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_PADDING_HEAD" "RAM.hex 65542 10 " "Width of data items in \"RAM.hex\" is smaller than the memory width. Padding data items to fit in memory. Found 65542 warnings, reporting 10 ." { { "Warning" "WMIO_MIO_DATA_MSB_PADDING" "1 RAM.hex 0 " "Data width of the data at line (1) of memory initialization file \"RAM.hex\" is smaller than that of the memory word. Padding with \"0\" on the MSB." {  } { { "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/RAM.hex" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/RAM.hex" 1 -1 0 } }  } 0 113010 "Data width of the data at line (%1!d!) of memory initialization file \"%2!s!\" is smaller than that of the memory word. Padding with \"%3!s!\" on the MSB." 0 0 "Design Software" 0 -1 1700641268569 ""} { "Warning" "WMIO_MIO_DATA_MSB_PADDING" "2 RAM.hex 0 " "Data width of the data at line (2) of memory initialization file \"RAM.hex\" is smaller than that of the memory word. Padding with \"0\" on the MSB." {  } { { "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/RAM.hex" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/RAM.hex" 2 -1 0 } }  } 0 113010 "Data width of the data at line (%1!d!) of memory initialization file \"%2!s!\" is smaller than that of the memory word. Padding with \"%3!s!\" on the MSB." 0 0 "Design Software" 0 -1 1700641268569 ""} { "Warning" "WMIO_MIO_DATA_MSB_PADDING" "3 RAM.hex 0 " "Data width of the data at line (3) of memory initialization file \"RAM.hex\" is smaller than that of the memory word. Padding with \"0\" on the MSB." {  } { { "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/RAM.hex" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/RAM.hex" 3 -1 0 } }  } 0 113010 "Data width of the data at line (%1!d!) of memory initialization file \"%2!s!\" is smaller than that of the memory word. Padding with \"%3!s!\" on the MSB." 0 0 "Design Software" 0 -1 1700641268569 ""} { "Warning" "WMIO_MIO_DATA_MSB_PADDING" "4 RAM.hex 0 " "Data width of the data at line (4) of memory initialization file \"RAM.hex\" is smaller than that of the memory word. Padding with \"0\" on the MSB." {  } { { "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/RAM.hex" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/RAM.hex" 4 -1 0 } }  } 0 113010 "Data width of the data at line (%1!d!) of memory initialization file \"%2!s!\" is smaller than that of the memory word. Padding with \"%3!s!\" on the MSB." 0 0 "Design Software" 0 -1 1700641268569 ""} { "Warning" "WMIO_MIO_DATA_MSB_PADDING" "5 RAM.hex 0 " "Data width of the data at line (5) of memory initialization file \"RAM.hex\" is smaller than that of the memory word. Padding with \"0\" on the MSB." {  } { { "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/RAM.hex" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/RAM.hex" 5 -1 0 } }  } 0 113010 "Data width of the data at line (%1!d!) of memory initialization file \"%2!s!\" is smaller than that of the memory word. Padding with \"%3!s!\" on the MSB." 0 0 "Design Software" 0 -1 1700641268569 ""} { "Warning" "WMIO_MIO_DATA_MSB_PADDING" "6 RAM.hex 0 " "Data width of the data at line (6) of memory initialization file \"RAM.hex\" is smaller than that of the memory word. Padding with \"0\" on the MSB." {  } { { "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/RAM.hex" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/RAM.hex" 6 -1 0 } }  } 0 113010 "Data width of the data at line (%1!d!) of memory initialization file \"%2!s!\" is smaller than that of the memory word. Padding with \"%3!s!\" on the MSB." 0 0 "Design Software" 0 -1 1700641268569 ""} { "Warning" "WMIO_MIO_DATA_MSB_PADDING" "7 RAM.hex 0 " "Data width of the data at line (7) of memory initialization file \"RAM.hex\" is smaller than that of the memory word. Padding with \"0\" on the MSB." {  } { { "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/RAM.hex" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/RAM.hex" 7 -1 0 } }  } 0 113010 "Data width of the data at line (%1!d!) of memory initialization file \"%2!s!\" is smaller than that of the memory word. Padding with \"%3!s!\" on the MSB." 0 0 "Design Software" 0 -1 1700641268569 ""} { "Warning" "WMIO_MIO_DATA_MSB_PADDING" "8 RAM.hex 0 " "Data width of the data at line (8) of memory initialization file \"RAM.hex\" is smaller than that of the memory word. Padding with \"0\" on the MSB." {  } { { "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/RAM.hex" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/RAM.hex" 8 -1 0 } }  } 0 113010 "Data width of the data at line (%1!d!) of memory initialization file \"%2!s!\" is smaller than that of the memory word. Padding with \"%3!s!\" on the MSB." 0 0 "Design Software" 0 -1 1700641268569 ""} { "Warning" "WMIO_MIO_DATA_MSB_PADDING" "9 RAM.hex 0 " "Data width of the data at line (9) of memory initialization file \"RAM.hex\" is smaller than that of the memory word. Padding with \"0\" on the MSB." {  } { { "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/RAM.hex" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/RAM.hex" 9 -1 0 } }  } 0 113010 "Data width of the data at line (%1!d!) of memory initialization file \"%2!s!\" is smaller than that of the memory word. Padding with \"%3!s!\" on the MSB." 0 0 "Design Software" 0 -1 1700641268569 ""} { "Warning" "WMIO_MIO_DATA_MSB_PADDING" "10 RAM.hex 0 " "Data width of the data at line (10) of memory initialization file \"RAM.hex\" is smaller than that of the memory word. Padding with \"0\" on the MSB." {  } { { "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/RAM.hex" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/RAM.hex" 10 -1 0 } }  } 0 113010 "Data width of the data at line (%1!d!) of memory initialization file \"%2!s!\" is smaller than that of the memory word. Padding with \"%3!s!\" on the MSB." 0 0 "Design Software" 0 -1 1700641268569 ""}  } { { "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/RAM.hex" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/RAM.hex" 1 -1 0 } }  } 0 113014 "Width of data items in \"%1!s!\" is smaller than the memory width. Padding data items to fit in memory. Found %2!u! warnings, reporting %3!u! ." 0 0 "Design Software" 0 -1 1700641268569 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "300000 65542 C:/Users/aleji/Desktop/Proyecto/proyecto-taller/RAM.hex " "Memory depth (300000) in the design file differs from memory depth (65542) in the Memory Initialization File \"C:/Users/aleji/Desktop/Proyecto/proyecto-taller/RAM.hex\" -- setting initial value for remaining addresses to 0" {  } { { "DataMemory.v" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/DataMemory.v" 86 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Design Software" 0 -1 1700641268625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_2na.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_2na.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_2na " "Found entity 1: decode_2na" {  } { { "db/decode_2na.tdf" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/db/decode_2na.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641269783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641269783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_2na DataMemory:DataMemory\|altsyncram:altsyncram_component\|altsyncram_fhm1:auto_generated\|decode_2na:decode3 " "Elaborating entity \"decode_2na\" for hierarchy \"DataMemory:DataMemory\|altsyncram:altsyncram_component\|altsyncram_fhm1:auto_generated\|decode_2na:decode3\"" {  } { { "db/altsyncram_fhm1.tdf" "decode3" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/db/altsyncram_fhm1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641269783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_r2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_r2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_r2a " "Found entity 1: decode_r2a" {  } { { "db/decode_r2a.tdf" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/db/decode_r2a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641269827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641269827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_r2a DataMemory:DataMemory\|altsyncram:altsyncram_component\|altsyncram_fhm1:auto_generated\|decode_r2a:rden_decode " "Elaborating entity \"decode_r2a\" for hierarchy \"DataMemory:DataMemory\|altsyncram:altsyncram_component\|altsyncram_fhm1:auto_generated\|decode_r2a:rden_decode\"" {  } { { "db/altsyncram_fhm1.tdf" "rden_decode" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/db/altsyncram_fhm1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641269827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_vib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vib " "Found entity 1: mux_vib" {  } { { "db/mux_vib.tdf" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/db/mux_vib.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641269909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641269909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_vib DataMemory:DataMemory\|altsyncram:altsyncram_component\|altsyncram_fhm1:auto_generated\|mux_vib:mux2 " "Elaborating entity \"mux_vib\" for hierarchy \"DataMemory:DataMemory\|altsyncram:altsyncram_component\|altsyncram_fhm1:auto_generated\|mux_vib:mux2\"" {  } { { "db/altsyncram_fhm1.tdf" "mux2" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/db/altsyncram_fhm1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641269910 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "mostrarImagenEcualizada Control_VGA " "Node instance \"mostrarImagenEcualizada\" instantiates undefined entity \"Control_VGA\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Proyecto.sv" "mostrarImagenEcualizada" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Proyecto.sv" 270 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1700641270020 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/output_files/ARMv4.map.smsg " "Generated suppressed messages file C:/Users/aleji/Desktop/Proyecto/proyecto-taller/output_files/ARMv4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1700641270136 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 1  53 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 1 error, 53 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4855 " "Peak virtual memory: 4855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700641270144 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 22 02:21:10 2023 " "Processing ended: Wed Nov 22 02:21:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700641270144 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700641270144 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700641270144 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1700641270144 ""}
