{
  "comments": [
    {
      "unresolved": true,
      "key": {
        "uuid": "da1c66be_71635438",
        "filename": "/PATCHSET_LEVEL",
        "patchSetId": 3
      },
      "lineNbr": 0,
      "author": {
        "id": 361
      },
      "writtenOn": "2025-10-09T08:33:23Z",
      "side": 1,
      "message": "I think there was a concern for certain platforms if we always use the zero upper?",
      "revId": "8f855cbaac748801156c00d2bf01f08ef4df4f8b",
      "serverId": "6d2eb258-4fe2-443e-8a38-ca81da23d4c2"
    },
    {
      "unresolved": true,
      "key": {
        "uuid": "8257d54e_259360bb",
        "filename": "/PATCHSET_LEVEL",
        "patchSetId": 3
      },
      "lineNbr": 0,
      "author": {
        "id": 9
      },
      "writtenOn": "2025-10-09T18:06:58Z",
      "side": 1,
      "message": "Isn\u0027t zeroupper useless on Icelake and newer CPUs as there is no AVXâ†’SSE transition penalty?",
      "parentUuid": "da1c66be_71635438",
      "revId": "8f855cbaac748801156c00d2bf01f08ef4df4f8b",
      "serverId": "6d2eb258-4fe2-443e-8a38-ca81da23d4c2"
    },
    {
      "unresolved": true,
      "key": {
        "uuid": "4d7db79a_cb356a3c",
        "filename": "/PATCHSET_LEVEL",
        "patchSetId": 3
      },
      "lineNbr": 0,
      "author": {
        "id": 2300
      },
      "writtenOn": "2026-01-15T14:39:04Z",
      "side": 1,
      "message": "AVX-\u003eSSE transition penalties are still there on ICX and newer CPUs.\nTo avoid potential conflicts on CPUs that have shuf but don\u0027t have vzeroupper we can guard vzeroupper with \n#ifdef CLIB_HAVE_VEC256 \n_mm256_zeroupper(); \n#endif",
      "parentUuid": "8257d54e_259360bb",
      "revId": "8f855cbaac748801156c00d2bf01f08ef4df4f8b",
      "serverId": "6d2eb258-4fe2-443e-8a38-ca81da23d4c2"
    }
  ]
}