Analysis & Synthesis report for mr_balk
Sat Jan 15 21:49:22 2022
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for charac_mem:image_read|altsyncram:altsyncram_component|altsyncram_mor3:auto_generated
 16. Source assignments for start_mem:start_image_read|altsyncram:altsyncram_component|altsyncram_2hs3:auto_generated
 17. Parameter Settings for User Entity Instance: Top-level Entity: |mr_balk
 18. Parameter Settings for User Entity Instance: sync_clk:disp_clk|altpll:altpll_component
 19. Parameter Settings for User Entity Instance: charac_mem:image_read|altsyncram:altsyncram_component
 20. Parameter Settings for User Entity Instance: start_mem:start_image_read|altsyncram:altsyncram_component
 21. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult13
 22. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult14
 23. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult12
 24. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult11
 25. altpll Parameter Settings by Entity Instance
 26. altsyncram Parameter Settings by Entity Instance
 27. lpm_mult Parameter Settings by Entity Instance
 28. Post-Synthesis Netlist Statistics for Top Partition
 29. Elapsed Time Per Partition
 30. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Jan 15 21:49:22 2022       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; mr_balk                                     ;
; Top-level Entity Name              ; mr_balk                                     ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 5,990                                       ;
;     Total combinational functions  ; 5,983                                       ;
;     Dedicated logic registers      ; 211                                         ;
; Total registers                    ; 211                                         ;
; Total pins                         ; 25                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 835,584                                     ;
; Embedded Multiplier 9-bit elements ; 8                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; mr_balk            ; mr_balk            ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                  ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                    ; Library ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------+---------+
; mr_balk.vhd                      ; yes             ; User VHDL File                         ; C:/Users/hp/Documents/Balksavac/mr_balk.vhd                                     ;         ;
; sync_clk.vhd                     ; yes             ; User Wizard-Generated File             ; C:/Users/hp/Documents/Balksavac/sync_clk.vhd                                    ;         ;
; charac_mem.vhd                   ; yes             ; User Wizard-Generated File             ; C:/Users/hp/Documents/Balksavac/charac_mem.vhd                                  ;         ;
; game_clk.vhd                     ; yes             ; User VHDL File                         ; C:/Users/hp/Documents/Balksavac/game_clk.vhd                                    ;         ;
; navigator.vhd                    ; yes             ; User VHDL File                         ; C:/Users/hp/Documents/Balksavac/navigator.vhd                                   ;         ;
; start_mem.vhd                    ; yes             ; User Wizard-Generated File             ; C:/Users/hp/Documents/Balksavac/start_mem.vhd                                   ;         ;
; altpll.tdf                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.10/quartus/libraries/megafunctions/altpll.tdf              ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.10/quartus/libraries/megafunctions/aglobal201.inc          ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.10/quartus/libraries/megafunctions/stratix_pll.inc         ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.10/quartus/libraries/megafunctions/stratixii_pll.inc       ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.10/quartus/libraries/megafunctions/cycloneii_pll.inc       ;         ;
; db/sync_clk_altpll.v             ; yes             ; Auto-Generated Megafunction            ; C:/Users/hp/Documents/Balksavac/db/sync_clk_altpll.v                            ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.10/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.10/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.10/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.10/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.10/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.10/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.10/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.10/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_mor3.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/hp/Documents/Balksavac/db/altsyncram_mor3.tdf                          ;         ;
; mifs/mif/balk_50x50.mif          ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/hp/Documents/Balksavac/mifs/mif/balk_50x50.mif                         ;         ;
; db/altsyncram_2hs3.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/hp/Documents/Balksavac/db/altsyncram_2hs3.tdf                          ;         ;
; mifs/mif/balk_begin_250x197.mif  ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/hp/Documents/Balksavac/mifs/mif/balk_begin_250x197.mif                 ;         ;
; db/decode_aj9.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/hp/Documents/Balksavac/db/decode_aj9.tdf                               ;         ;
; db/mux_c3b.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/hp/Documents/Balksavac/db/mux_c3b.tdf                                  ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.10/quartus/libraries/megafunctions/lpm_mult.tdf            ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.10/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; multcore.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.10/quartus/libraries/megafunctions/multcore.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.10/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.10/quartus/libraries/megafunctions/altshift.inc            ;         ;
; multcore.tdf                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.10/quartus/libraries/megafunctions/multcore.tdf            ;         ;
; csa_add.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.10/quartus/libraries/megafunctions/csa_add.inc             ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.10/quartus/libraries/megafunctions/mpar_add.inc            ;         ;
; muleabz.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.10/quartus/libraries/megafunctions/muleabz.inc             ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.10/quartus/libraries/megafunctions/mul_lfrg.inc            ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.10/quartus/libraries/megafunctions/mul_boothc.inc          ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.10/quartus/libraries/megafunctions/alt_ded_mult.inc        ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.10/quartus/libraries/megafunctions/alt_ded_mult_y.inc      ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.10/quartus/libraries/megafunctions/dffpipe.inc             ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.10/quartus/libraries/megafunctions/mpar_add.tdf            ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.10/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.10/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.10/quartus/libraries/megafunctions/look_add.inc            ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.10/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_1vg.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/hp/Documents/Balksavac/db/add_sub_1vg.tdf                              ;         ;
; db/add_sub_7kg.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/hp/Documents/Balksavac/db/add_sub_7kg.tdf                              ;         ;
; db/add_sub_5vg.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/hp/Documents/Balksavac/db/add_sub_5vg.tdf                              ;         ;
; altshift.tdf                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.10/quartus/libraries/megafunctions/altshift.tdf            ;         ;
; db/mult_2js.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/hp/Documents/Balksavac/db/mult_2js.tdf                                 ;         ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                             ;
+---------------------------------------------+-------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                     ;
+---------------------------------------------+-------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 5,990                                                                                     ;
;                                             ;                                                                                           ;
; Total combinational functions               ; 5983                                                                                      ;
; Logic element usage by number of LUT inputs ;                                                                                           ;
;     -- 4 input functions                    ; 3089                                                                                      ;
;     -- 3 input functions                    ; 2498                                                                                      ;
;     -- <=2 input functions                  ; 396                                                                                       ;
;                                             ;                                                                                           ;
; Logic elements by mode                      ;                                                                                           ;
;     -- normal mode                          ; 5394                                                                                      ;
;     -- arithmetic mode                      ; 589                                                                                       ;
;                                             ;                                                                                           ;
; Total registers                             ; 211                                                                                       ;
;     -- Dedicated logic registers            ; 211                                                                                       ;
;     -- I/O registers                        ; 0                                                                                         ;
;                                             ;                                                                                           ;
; I/O pins                                    ; 25                                                                                        ;
; Total memory bits                           ; 835584                                                                                    ;
;                                             ;                                                                                           ;
; Embedded Multiplier 9-bit elements          ; 8                                                                                         ;
;                                             ;                                                                                           ;
; Total PLLs                                  ; 1                                                                                         ;
;     -- PLLs                                 ; 1                                                                                         ;
;                                             ;                                                                                           ;
; Maximum fan-out node                        ; sync_clk:disp_clk|altpll:altpll_component|sync_clk_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 221                                                                                       ;
; Total fan-out                               ; 22949                                                                                     ;
; Average fan-out                             ; 3.61                                                                                      ;
+---------------------------------------------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                     ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                              ; Entity Name     ; Library Name ;
+------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |mr_balk                                       ; 5983 (877)          ; 211 (106)                 ; 835584      ; 0          ; 8            ; 0       ; 4         ; 25   ; 0            ; 0          ; |mr_balk                                                                                                                         ; mr_balk         ; work         ;
;    |charac_mem:image_read|                     ; 0 (0)               ; 0 (0)                     ; 49152       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mr_balk|charac_mem:image_read                                                                                                   ; charac_mem      ; work         ;
;       |altsyncram:altsyncram_component|        ; 0 (0)               ; 0 (0)                     ; 49152       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mr_balk|charac_mem:image_read|altsyncram:altsyncram_component                                                                   ; altsyncram      ; work         ;
;          |altsyncram_mor3:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 49152       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mr_balk|charac_mem:image_read|altsyncram:altsyncram_component|altsyncram_mor3:auto_generated                                    ; altsyncram_mor3 ; work         ;
;    |game_clk:norm_clk|                         ; 68 (68)             ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mr_balk|game_clk:norm_clk                                                                                                       ; game_clk        ; work         ;
;    |lpm_mult:Mult11|                           ; 22 (0)              ; 0 (0)                     ; 0           ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 0          ; |mr_balk|lpm_mult:Mult11                                                                                                         ; lpm_mult        ; work         ;
;       |mult_2js:auto_generated|                ; 22 (22)             ; 0 (0)                     ; 0           ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 0          ; |mr_balk|lpm_mult:Mult11|mult_2js:auto_generated                                                                                 ; mult_2js        ; work         ;
;    |lpm_mult:Mult12|                           ; 22 (0)              ; 0 (0)                     ; 0           ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 0          ; |mr_balk|lpm_mult:Mult12                                                                                                         ; lpm_mult        ; work         ;
;       |mult_2js:auto_generated|                ; 22 (22)             ; 0 (0)                     ; 0           ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 0          ; |mr_balk|lpm_mult:Mult12|mult_2js:auto_generated                                                                                 ; mult_2js        ; work         ;
;    |lpm_mult:Mult13|                           ; 36 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mr_balk|lpm_mult:Mult13                                                                                                         ; lpm_mult        ; work         ;
;       |multcore:mult_core|                     ; 36 (16)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mr_balk|lpm_mult:Mult13|multcore:mult_core                                                                                      ; multcore        ; work         ;
;          |mpar_add:padder|                     ; 20 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mr_balk|lpm_mult:Mult13|multcore:mult_core|mpar_add:padder                                                                      ; mpar_add        ; work         ;
;             |lpm_add_sub:adder[0]|             ; 10 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mr_balk|lpm_mult:Mult13|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; lpm_add_sub     ; work         ;
;                |add_sub_7kg:auto_generated|    ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mr_balk|lpm_mult:Mult13|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_7kg:auto_generated                      ; add_sub_7kg     ; work         ;
;             |lpm_add_sub:adder[1]|             ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mr_balk|lpm_mult:Mult13|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                 ; lpm_add_sub     ; work         ;
;                |add_sub_1vg:auto_generated|    ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mr_balk|lpm_mult:Mult13|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_1vg:auto_generated                      ; add_sub_1vg     ; work         ;
;             |mpar_add:sub_par_add|             ; 7 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mr_balk|lpm_mult:Mult13|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; mpar_add        ; work         ;
;                |lpm_add_sub:adder[0]|          ; 7 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mr_balk|lpm_mult:Mult13|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; lpm_add_sub     ; work         ;
;                   |add_sub_5vg:auto_generated| ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mr_balk|lpm_mult:Mult13|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5vg:auto_generated ; add_sub_5vg     ; work         ;
;    |lpm_mult:Mult14|                           ; 20 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mr_balk|lpm_mult:Mult14                                                                                                         ; lpm_mult        ; work         ;
;       |multcore:mult_core|                     ; 20 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mr_balk|lpm_mult:Mult14|multcore:mult_core                                                                                      ; multcore        ; work         ;
;          |mpar_add:padder|                     ; 10 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mr_balk|lpm_mult:Mult14|multcore:mult_core|mpar_add:padder                                                                      ; mpar_add        ; work         ;
;             |lpm_add_sub:adder[0]|             ; 7 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mr_balk|lpm_mult:Mult14|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; lpm_add_sub     ; work         ;
;                |add_sub_7kg:auto_generated|    ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mr_balk|lpm_mult:Mult14|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_7kg:auto_generated                      ; add_sub_7kg     ; work         ;
;             |mpar_add:sub_par_add|             ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mr_balk|lpm_mult:Mult14|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; mpar_add        ; work         ;
;                |lpm_add_sub:adder[0]|          ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mr_balk|lpm_mult:Mult14|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; lpm_add_sub     ; work         ;
;                   |add_sub_5vg:auto_generated| ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mr_balk|lpm_mult:Mult14|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5vg:auto_generated ; add_sub_5vg     ; work         ;
;    |navigator:navigator_component|             ; 4884 (4884)         ; 66 (66)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mr_balk|navigator:navigator_component                                                                                           ; navigator       ; work         ;
;    |start_mem:start_image_read|                ; 54 (0)              ; 6 (0)                     ; 786432      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mr_balk|start_mem:start_image_read                                                                                              ; start_mem       ; work         ;
;       |altsyncram:altsyncram_component|        ; 54 (0)              ; 6 (0)                     ; 786432      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mr_balk|start_mem:start_image_read|altsyncram:altsyncram_component                                                              ; altsyncram      ; work         ;
;          |altsyncram_2hs3:auto_generated|      ; 54 (0)              ; 6 (6)                     ; 786432      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mr_balk|start_mem:start_image_read|altsyncram:altsyncram_component|altsyncram_2hs3:auto_generated                               ; altsyncram_2hs3 ; work         ;
;             |decode_aj9:rden_decode|           ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mr_balk|start_mem:start_image_read|altsyncram:altsyncram_component|altsyncram_2hs3:auto_generated|decode_aj9:rden_decode        ; decode_aj9      ; work         ;
;             |mux_c3b:mux2|                     ; 46 (46)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mr_balk|start_mem:start_image_read|altsyncram:altsyncram_component|altsyncram_2hs3:auto_generated|mux_c3b:mux2                  ; mux_c3b         ; work         ;
;    |sync_clk:disp_clk|                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mr_balk|sync_clk:disp_clk                                                                                                       ; sync_clk        ; work         ;
;       |altpll:altpll_component|                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mr_balk|sync_clk:disp_clk|altpll:altpll_component                                                                               ; altpll          ; work         ;
;          |sync_clk_altpll:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |mr_balk|sync_clk:disp_clk|altpll:altpll_component|sync_clk_altpll:auto_generated                                                ; sync_clk_altpll ; work         ;
+------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+-----------------------------------+
; Name                                                                                                 ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                               ;
+------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+-----------------------------------+
; charac_mem:image_read|altsyncram:altsyncram_component|altsyncram_mor3:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 4096         ; 12           ; --           ; --           ; 49152  ; ./mifs/mif/balk_50x50.mif         ;
; start_mem:start_image_read|altsyncram:altsyncram_component|altsyncram_2hs3:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 65536        ; 12           ; --           ; --           ; 786432 ; ./mifs/mif/balk_begin_250x197.mif ;
+------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+-----------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 4           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 8           ;
; Signed Embedded Multipliers           ; 2           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 2           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                 ;
+--------+--------------+---------+--------------+--------------+-------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                     ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------+-----------------+
; Altera ; ALTPLL       ; 20.1    ; N/A          ; N/A          ; |mr_balk|sync_clk:disp_clk          ; sync_clk.vhd    ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |mr_balk|charac_mem:image_read      ; charac_mem.vhd  ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |mr_balk|start_mem:start_image_read ; start_mem.vhd   ;
+--------+--------------+---------+--------------+--------------+-------------------------------------+-----------------+


+----------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                           ;
+--------------------------------------------+-------------------------------------------------+
; Register name                              ; Reason for Removal                              ;
+--------------------------------------------+-------------------------------------------------+
; navigator:navigator_component|state_sig[1] ; Stuck at GND due to stuck port data_in          ;
; navigator:navigator_component|state[1]     ; Stuck at GND due to stuck port data_in          ;
; navigator:navigator_component|x_var[31]    ; Merged with navigator:navigator_component|x[31] ;
; navigator:navigator_component|x_var[30]    ; Merged with navigator:navigator_component|x[30] ;
; navigator:navigator_component|x_var[29]    ; Merged with navigator:navigator_component|x[29] ;
; navigator:navigator_component|x_var[28]    ; Merged with navigator:navigator_component|x[28] ;
; navigator:navigator_component|x_var[27]    ; Merged with navigator:navigator_component|x[27] ;
; navigator:navigator_component|x_var[26]    ; Merged with navigator:navigator_component|x[26] ;
; navigator:navigator_component|x_var[25]    ; Merged with navigator:navigator_component|x[25] ;
; navigator:navigator_component|x_var[24]    ; Merged with navigator:navigator_component|x[24] ;
; navigator:navigator_component|x_var[23]    ; Merged with navigator:navigator_component|x[23] ;
; navigator:navigator_component|x_var[22]    ; Merged with navigator:navigator_component|x[22] ;
; navigator:navigator_component|x_var[21]    ; Merged with navigator:navigator_component|x[21] ;
; navigator:navigator_component|x_var[20]    ; Merged with navigator:navigator_component|x[20] ;
; navigator:navigator_component|x_var[19]    ; Merged with navigator:navigator_component|x[19] ;
; navigator:navigator_component|x_var[18]    ; Merged with navigator:navigator_component|x[18] ;
; navigator:navigator_component|x_var[17]    ; Merged with navigator:navigator_component|x[17] ;
; navigator:navigator_component|x_var[16]    ; Merged with navigator:navigator_component|x[16] ;
; navigator:navigator_component|x_var[15]    ; Merged with navigator:navigator_component|x[15] ;
; navigator:navigator_component|x_var[14]    ; Merged with navigator:navigator_component|x[14] ;
; navigator:navigator_component|x_var[13]    ; Merged with navigator:navigator_component|x[13] ;
; navigator:navigator_component|x_var[12]    ; Merged with navigator:navigator_component|x[12] ;
; navigator:navigator_component|x_var[11]    ; Merged with navigator:navigator_component|x[11] ;
; navigator:navigator_component|x_var[10]    ; Merged with navigator:navigator_component|x[10] ;
; navigator:navigator_component|x_var[9]     ; Merged with navigator:navigator_component|x[9]  ;
; navigator:navigator_component|x_var[8]     ; Merged with navigator:navigator_component|x[8]  ;
; navigator:navigator_component|x_var[7]     ; Merged with navigator:navigator_component|x[7]  ;
; navigator:navigator_component|x_var[6]     ; Merged with navigator:navigator_component|x[6]  ;
; navigator:navigator_component|x_var[5]     ; Merged with navigator:navigator_component|x[5]  ;
; navigator:navigator_component|x_var[4]     ; Merged with navigator:navigator_component|x[4]  ;
; navigator:navigator_component|x_var[3]     ; Merged with navigator:navigator_component|x[3]  ;
; navigator:navigator_component|x_var[2]     ; Merged with navigator:navigator_component|x[2]  ;
; navigator:navigator_component|x_var[1]     ; Merged with navigator:navigator_component|x[1]  ;
; navigator:navigator_component|x_var[0]     ; Merged with navigator:navigator_component|x[0]  ;
; navigator:navigator_component|y_var[31]    ; Merged with navigator:navigator_component|y[31] ;
; navigator:navigator_component|y_var[30]    ; Merged with navigator:navigator_component|y[30] ;
; navigator:navigator_component|y_var[29]    ; Merged with navigator:navigator_component|y[29] ;
; navigator:navigator_component|y_var[28]    ; Merged with navigator:navigator_component|y[28] ;
; navigator:navigator_component|y_var[27]    ; Merged with navigator:navigator_component|y[27] ;
; navigator:navigator_component|y_var[26]    ; Merged with navigator:navigator_component|y[26] ;
; navigator:navigator_component|y_var[25]    ; Merged with navigator:navigator_component|y[25] ;
; navigator:navigator_component|y_var[24]    ; Merged with navigator:navigator_component|y[24] ;
; navigator:navigator_component|y_var[23]    ; Merged with navigator:navigator_component|y[23] ;
; navigator:navigator_component|y_var[22]    ; Merged with navigator:navigator_component|y[22] ;
; navigator:navigator_component|y_var[21]    ; Merged with navigator:navigator_component|y[21] ;
; navigator:navigator_component|y_var[20]    ; Merged with navigator:navigator_component|y[20] ;
; navigator:navigator_component|y_var[19]    ; Merged with navigator:navigator_component|y[19] ;
; navigator:navigator_component|y_var[18]    ; Merged with navigator:navigator_component|y[18] ;
; navigator:navigator_component|y_var[17]    ; Merged with navigator:navigator_component|y[17] ;
; navigator:navigator_component|y_var[16]    ; Merged with navigator:navigator_component|y[16] ;
; navigator:navigator_component|y_var[15]    ; Merged with navigator:navigator_component|y[15] ;
; navigator:navigator_component|y_var[14]    ; Merged with navigator:navigator_component|y[14] ;
; navigator:navigator_component|y_var[13]    ; Merged with navigator:navigator_component|y[13] ;
; navigator:navigator_component|y_var[12]    ; Merged with navigator:navigator_component|y[12] ;
; navigator:navigator_component|y_var[11]    ; Merged with navigator:navigator_component|y[11] ;
; navigator:navigator_component|y_var[10]    ; Merged with navigator:navigator_component|y[10] ;
; navigator:navigator_component|y_var[9]     ; Merged with navigator:navigator_component|y[9]  ;
; navigator:navigator_component|y_var[8]     ; Merged with navigator:navigator_component|y[8]  ;
; navigator:navigator_component|y_var[7]     ; Merged with navigator:navigator_component|y[7]  ;
; navigator:navigator_component|y_var[6]     ; Merged with navigator:navigator_component|y[6]  ;
; navigator:navigator_component|y_var[5]     ; Merged with navigator:navigator_component|y[5]  ;
; navigator:navigator_component|y_var[4]     ; Merged with navigator:navigator_component|y[4]  ;
; navigator:navigator_component|y_var[3]     ; Merged with navigator:navigator_component|y[3]  ;
; navigator:navigator_component|y_var[2]     ; Merged with navigator:navigator_component|y[2]  ;
; navigator:navigator_component|y_var[1]     ; Merged with navigator:navigator_component|y[1]  ;
; navigator:navigator_component|y_var[0]     ; Merged with navigator:navigator_component|y[0]  ;
; Total Number of Removed Registers = 66     ;                                                 ;
+--------------------------------------------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                     ;
+--------------------------------------------+---------------------------+----------------------------------------+
; Register name                              ; Reason for Removal        ; Registers Removed due to This Register ;
+--------------------------------------------+---------------------------+----------------------------------------+
; navigator:navigator_component|state_sig[1] ; Stuck at GND              ; navigator:navigator_component|state[1] ;
;                                            ; due to stuck port data_in ;                                        ;
+--------------------------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 211   ;
; Number of registers using Synchronous Clear  ; 68    ;
; Number of registers using Synchronous Load   ; 4     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 122   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |mr_balk|g[3]~reg0                           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |mr_balk|r[1]~reg0                           ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |mr_balk|navigator:navigator_component|x[0]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |mr_balk|navigator:navigator_component|y_var ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for charac_mem:image_read|altsyncram:altsyncram_component|altsyncram_mor3:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for start_mem:start_image_read|altsyncram:altsyncram_component|altsyncram_2hs3:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |mr_balk ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; image_Width    ; 50    ; Signed Integer                                 ;
; image_Height   ; 50    ; Signed Integer                                 ;
; dataSize       ; 11    ; Signed Integer                                 ;
; addressSize    ; 11    ; Signed Integer                                 ;
; start_width    ; 250   ; Signed Integer                                 ;
; start_height   ; 197   ; Signed Integer                                 ;
; addressSize2   ; 15    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sync_clk:disp_clk|altpll:altpll_component ;
+-------------------------------+----------------------------+---------------------------+
; Parameter Name                ; Value                      ; Type                      ;
+-------------------------------+----------------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                     ; Untyped                   ;
; PLL_TYPE                      ; AUTO                       ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=sync_clk ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                        ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                       ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                       ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                     ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 10000                      ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                          ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                         ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                          ; Untyped                   ;
; LOCK_HIGH                     ; 1                          ; Untyped                   ;
; LOCK_LOW                      ; 1                          ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                          ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                          ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                        ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                        ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                        ; Untyped                   ;
; SKIP_VCO                      ; OFF                        ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                          ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                       ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0                    ; Untyped                   ;
; BANDWIDTH                     ; 0                          ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                       ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                          ; Untyped                   ;
; DOWN_SPREAD                   ; 0                          ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                        ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                        ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                          ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                          ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                          ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                          ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                          ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                          ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                          ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                          ; Untyped                   ;
; CLK1_MULTIPLY_BY              ; 1                          ; Untyped                   ;
; CLK0_MULTIPLY_BY              ; 13                         ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                          ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                          ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                          ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                          ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                          ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                          ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                          ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 1                          ; Untyped                   ;
; CLK1_DIVIDE_BY                ; 1                          ; Untyped                   ;
; CLK0_DIVIDE_BY                ; 20                         ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                          ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                          ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                          ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                          ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                          ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                          ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK1_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK0_DUTY_CYCLE               ; 50                         ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                      ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                     ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                     ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                     ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                          ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                          ; Untyped                   ;
; DPA_DIVIDER                   ; 0                          ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                          ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                          ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                          ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                          ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                          ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                          ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                          ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                          ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                          ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                          ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                          ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                          ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                          ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                          ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                          ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                          ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                         ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                         ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                         ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                         ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                          ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                          ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                          ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                          ; Untyped                   ;
; VCO_MIN                       ; 0                          ; Untyped                   ;
; VCO_MAX                       ; 0                          ; Untyped                   ;
; VCO_CENTER                    ; 0                          ; Untyped                   ;
; PFD_MIN                       ; 0                          ; Untyped                   ;
; PFD_MAX                       ; 0                          ; Untyped                   ;
; M_INITIAL                     ; 0                          ; Untyped                   ;
; M                             ; 0                          ; Untyped                   ;
; N                             ; 1                          ; Untyped                   ;
; M2                            ; 1                          ; Untyped                   ;
; N2                            ; 1                          ; Untyped                   ;
; SS                            ; 1                          ; Untyped                   ;
; C0_HIGH                       ; 0                          ; Untyped                   ;
; C1_HIGH                       ; 0                          ; Untyped                   ;
; C2_HIGH                       ; 0                          ; Untyped                   ;
; C3_HIGH                       ; 0                          ; Untyped                   ;
; C4_HIGH                       ; 0                          ; Untyped                   ;
; C5_HIGH                       ; 0                          ; Untyped                   ;
; C6_HIGH                       ; 0                          ; Untyped                   ;
; C7_HIGH                       ; 0                          ; Untyped                   ;
; C8_HIGH                       ; 0                          ; Untyped                   ;
; C9_HIGH                       ; 0                          ; Untyped                   ;
; C0_LOW                        ; 0                          ; Untyped                   ;
; C1_LOW                        ; 0                          ; Untyped                   ;
; C2_LOW                        ; 0                          ; Untyped                   ;
; C3_LOW                        ; 0                          ; Untyped                   ;
; C4_LOW                        ; 0                          ; Untyped                   ;
; C5_LOW                        ; 0                          ; Untyped                   ;
; C6_LOW                        ; 0                          ; Untyped                   ;
; C7_LOW                        ; 0                          ; Untyped                   ;
; C8_LOW                        ; 0                          ; Untyped                   ;
; C9_LOW                        ; 0                          ; Untyped                   ;
; C0_INITIAL                    ; 0                          ; Untyped                   ;
; C1_INITIAL                    ; 0                          ; Untyped                   ;
; C2_INITIAL                    ; 0                          ; Untyped                   ;
; C3_INITIAL                    ; 0                          ; Untyped                   ;
; C4_INITIAL                    ; 0                          ; Untyped                   ;
; C5_INITIAL                    ; 0                          ; Untyped                   ;
; C6_INITIAL                    ; 0                          ; Untyped                   ;
; C7_INITIAL                    ; 0                          ; Untyped                   ;
; C8_INITIAL                    ; 0                          ; Untyped                   ;
; C9_INITIAL                    ; 0                          ; Untyped                   ;
; C0_MODE                       ; BYPASS                     ; Untyped                   ;
; C1_MODE                       ; BYPASS                     ; Untyped                   ;
; C2_MODE                       ; BYPASS                     ; Untyped                   ;
; C3_MODE                       ; BYPASS                     ; Untyped                   ;
; C4_MODE                       ; BYPASS                     ; Untyped                   ;
; C5_MODE                       ; BYPASS                     ; Untyped                   ;
; C6_MODE                       ; BYPASS                     ; Untyped                   ;
; C7_MODE                       ; BYPASS                     ; Untyped                   ;
; C8_MODE                       ; BYPASS                     ; Untyped                   ;
; C9_MODE                       ; BYPASS                     ; Untyped                   ;
; C0_PH                         ; 0                          ; Untyped                   ;
; C1_PH                         ; 0                          ; Untyped                   ;
; C2_PH                         ; 0                          ; Untyped                   ;
; C3_PH                         ; 0                          ; Untyped                   ;
; C4_PH                         ; 0                          ; Untyped                   ;
; C5_PH                         ; 0                          ; Untyped                   ;
; C6_PH                         ; 0                          ; Untyped                   ;
; C7_PH                         ; 0                          ; Untyped                   ;
; C8_PH                         ; 0                          ; Untyped                   ;
; C9_PH                         ; 0                          ; Untyped                   ;
; L0_HIGH                       ; 1                          ; Untyped                   ;
; L1_HIGH                       ; 1                          ; Untyped                   ;
; G0_HIGH                       ; 1                          ; Untyped                   ;
; G1_HIGH                       ; 1                          ; Untyped                   ;
; G2_HIGH                       ; 1                          ; Untyped                   ;
; G3_HIGH                       ; 1                          ; Untyped                   ;
; E0_HIGH                       ; 1                          ; Untyped                   ;
; E1_HIGH                       ; 1                          ; Untyped                   ;
; E2_HIGH                       ; 1                          ; Untyped                   ;
; E3_HIGH                       ; 1                          ; Untyped                   ;
; L0_LOW                        ; 1                          ; Untyped                   ;
; L1_LOW                        ; 1                          ; Untyped                   ;
; G0_LOW                        ; 1                          ; Untyped                   ;
; G1_LOW                        ; 1                          ; Untyped                   ;
; G2_LOW                        ; 1                          ; Untyped                   ;
; G3_LOW                        ; 1                          ; Untyped                   ;
; E0_LOW                        ; 1                          ; Untyped                   ;
; E1_LOW                        ; 1                          ; Untyped                   ;
; E2_LOW                        ; 1                          ; Untyped                   ;
; E3_LOW                        ; 1                          ; Untyped                   ;
; L0_INITIAL                    ; 1                          ; Untyped                   ;
; L1_INITIAL                    ; 1                          ; Untyped                   ;
; G0_INITIAL                    ; 1                          ; Untyped                   ;
; G1_INITIAL                    ; 1                          ; Untyped                   ;
; G2_INITIAL                    ; 1                          ; Untyped                   ;
; G3_INITIAL                    ; 1                          ; Untyped                   ;
; E0_INITIAL                    ; 1                          ; Untyped                   ;
; E1_INITIAL                    ; 1                          ; Untyped                   ;
; E2_INITIAL                    ; 1                          ; Untyped                   ;
; E3_INITIAL                    ; 1                          ; Untyped                   ;
; L0_MODE                       ; BYPASS                     ; Untyped                   ;
; L1_MODE                       ; BYPASS                     ; Untyped                   ;
; G0_MODE                       ; BYPASS                     ; Untyped                   ;
; G1_MODE                       ; BYPASS                     ; Untyped                   ;
; G2_MODE                       ; BYPASS                     ; Untyped                   ;
; G3_MODE                       ; BYPASS                     ; Untyped                   ;
; E0_MODE                       ; BYPASS                     ; Untyped                   ;
; E1_MODE                       ; BYPASS                     ; Untyped                   ;
; E2_MODE                       ; BYPASS                     ; Untyped                   ;
; E3_MODE                       ; BYPASS                     ; Untyped                   ;
; L0_PH                         ; 0                          ; Untyped                   ;
; L1_PH                         ; 0                          ; Untyped                   ;
; G0_PH                         ; 0                          ; Untyped                   ;
; G1_PH                         ; 0                          ; Untyped                   ;
; G2_PH                         ; 0                          ; Untyped                   ;
; G3_PH                         ; 0                          ; Untyped                   ;
; E0_PH                         ; 0                          ; Untyped                   ;
; E1_PH                         ; 0                          ; Untyped                   ;
; E2_PH                         ; 0                          ; Untyped                   ;
; E3_PH                         ; 0                          ; Untyped                   ;
; M_PH                          ; 0                          ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; CLK0_COUNTER                  ; G0                         ; Untyped                   ;
; CLK1_COUNTER                  ; G0                         ; Untyped                   ;
; CLK2_COUNTER                  ; G0                         ; Untyped                   ;
; CLK3_COUNTER                  ; G0                         ; Untyped                   ;
; CLK4_COUNTER                  ; G0                         ; Untyped                   ;
; CLK5_COUNTER                  ; G0                         ; Untyped                   ;
; CLK6_COUNTER                  ; E0                         ; Untyped                   ;
; CLK7_COUNTER                  ; E1                         ; Untyped                   ;
; CLK8_COUNTER                  ; E2                         ; Untyped                   ;
; CLK9_COUNTER                  ; E3                         ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                          ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                          ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                          ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                          ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                          ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                          ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                          ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                          ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                          ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                          ; Untyped                   ;
; M_TIME_DELAY                  ; 0                          ; Untyped                   ;
; N_TIME_DELAY                  ; 0                          ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                         ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                         ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                         ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                         ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                         ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                         ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                          ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000                  ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                          ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                       ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                       ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                       ; Untyped                   ;
; VCO_POST_SCALE                ; 0                          ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                          ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                          ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                          ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                     ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED                  ; Untyped                   ;
; PORT_CLK1                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK2                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED                ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED                  ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED                ; Untyped                   ;
; PORT_ARESET                   ; PORT_UNUSED                ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED                ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_LOCKED                   ; PORT_UNUSED                ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED                ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED                ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED                ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY          ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                          ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                          ; Untyped                   ;
; CBXI_PARAMETER                ; sync_clk_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                       ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                          ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                          ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                          ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                        ; Untyped                   ;
; DEVICE_FAMILY                 ; MAX 10                     ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                     ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                        ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                         ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                        ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                         ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                        ; IGNORE_CASCADE            ;
+-------------------------------+----------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: charac_mem:image_read|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------+-----------------------------------+
; Parameter Name                     ; Value                     ; Type                              ;
+------------------------------------+---------------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                           ;
; OPERATION_MODE                     ; ROM                       ; Untyped                           ;
; WIDTH_A                            ; 12                        ; Signed Integer                    ;
; WIDTHAD_A                          ; 12                        ; Signed Integer                    ;
; NUMWORDS_A                         ; 4096                      ; Signed Integer                    ;
; OUTDATA_REG_A                      ; CLOCK0                    ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                           ;
; WIDTH_B                            ; 1                         ; Signed Integer                    ;
; WIDTHAD_B                          ; 1                         ; Signed Integer                    ;
; NUMWORDS_B                         ; 0                         ; Signed Integer                    ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK1                    ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                         ; Signed Integer                    ;
; WIDTH_BYTEENA_B                    ; 1                         ; Signed Integer                    ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                           ;
; BYTE_SIZE                          ; 8                         ; Signed Integer                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ      ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                           ;
; INIT_FILE                          ; ./mifs/mif/balk_50x50.mif ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                         ; Signed Integer                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                    ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                    ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                         ; Signed Integer                    ;
; DEVICE_FAMILY                      ; MAX 10                    ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_mor3           ; Untyped                           ;
+------------------------------------+---------------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: start_mem:start_image_read|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------+--------------------------------+
; Parameter Name                     ; Value                             ; Type                           ;
+------------------------------------+-----------------------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                        ;
; OPERATION_MODE                     ; ROM                               ; Untyped                        ;
; WIDTH_A                            ; 12                                ; Signed Integer                 ;
; WIDTHAD_A                          ; 16                                ; Signed Integer                 ;
; NUMWORDS_A                         ; 65536                             ; Signed Integer                 ;
; OUTDATA_REG_A                      ; CLOCK0                            ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                        ;
; WIDTH_B                            ; 1                                 ; Signed Integer                 ;
; WIDTHAD_B                          ; 1                                 ; Signed Integer                 ;
; NUMWORDS_B                         ; 0                                 ; Signed Integer                 ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                                 ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Signed Integer                 ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                        ;
; BYTE_SIZE                          ; 8                                 ; Signed Integer                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                         ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                        ;
; INIT_FILE                          ; ./mifs/mif/balk_begin_250x197.mif ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                                 ; Signed Integer                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                            ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                            ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                             ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Signed Integer                 ;
; DEVICE_FAMILY                      ; MAX 10                            ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_2hs3                   ; Untyped                        ;
+------------------------------------+-----------------------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult13               ;
+------------------------------------------------+---------+---------------------+
; Parameter Name                                 ; Value   ; Type                ;
+------------------------------------------------+---------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON      ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF     ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON      ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF     ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16      ; Untyped             ;
; LPM_WIDTHB                                     ; 7       ; Untyped             ;
; LPM_WIDTHP                                     ; 23      ; Untyped             ;
; LPM_WIDTHR                                     ; 23      ; Untyped             ;
; LPM_WIDTHS                                     ; 1       ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED  ; Untyped             ;
; LPM_PIPELINE                                   ; 0       ; Untyped             ;
; LATENCY                                        ; 0       ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO      ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES     ; Untyped             ;
; USE_EAB                                        ; OFF     ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5       ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10  ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL  ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT     ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO    ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0       ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx      ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx      ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF     ; Untyped             ;
+------------------------------------------------+---------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult14               ;
+------------------------------------------------+---------+---------------------+
; Parameter Name                                 ; Value   ; Type                ;
+------------------------------------------------+---------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON      ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF     ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON      ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF     ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 12      ; Untyped             ;
; LPM_WIDTHB                                     ; 7       ; Untyped             ;
; LPM_WIDTHP                                     ; 19      ; Untyped             ;
; LPM_WIDTHR                                     ; 19      ; Untyped             ;
; LPM_WIDTHS                                     ; 1       ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED  ; Untyped             ;
; LPM_PIPELINE                                   ; 0       ; Untyped             ;
; LATENCY                                        ; 0       ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO      ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES     ; Untyped             ;
; USE_EAB                                        ; OFF     ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6       ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10  ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL  ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT     ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO    ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0       ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx      ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx      ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF     ; Untyped             ;
+------------------------------------------------+---------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult12                ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32       ; Untyped             ;
; LPM_WIDTHB                                     ; 7        ; Untyped             ;
; LPM_WIDTHP                                     ; 39       ; Untyped             ;
; LPM_WIDTHR                                     ; 39       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_2js ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult11                ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32       ; Untyped             ;
; LPM_WIDTHB                                     ; 7        ; Untyped             ;
; LPM_WIDTHP                                     ; 39       ; Untyped             ;
; LPM_WIDTHR                                     ; 39       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_2js ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                              ;
+-------------------------------+-------------------------------------------+
; Name                          ; Value                                     ;
+-------------------------------+-------------------------------------------+
; Number of entity instances    ; 1                                         ;
; Entity Instance               ; sync_clk:disp_clk|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                    ;
;     -- PLL_TYPE               ; AUTO                                      ;
;     -- PRIMARY_CLOCK          ; INCLK0                                    ;
;     -- INCLK0_INPUT_FREQUENCY ; 10000                                     ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                         ;
;     -- VCO_MULTIPLY_BY        ; 0                                         ;
;     -- VCO_DIVIDE_BY          ; 0                                         ;
+-------------------------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                       ;
+-------------------------------------------+------------------------------------------------------------+
; Name                                      ; Value                                                      ;
+-------------------------------------------+------------------------------------------------------------+
; Number of entity instances                ; 2                                                          ;
; Entity Instance                           ; charac_mem:image_read|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                        ;
;     -- WIDTH_A                            ; 12                                                         ;
;     -- NUMWORDS_A                         ; 4096                                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                     ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 0                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; start_mem:start_image_read|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                        ;
;     -- WIDTH_A                            ; 12                                                         ;
;     -- NUMWORDS_A                         ; 65536                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                     ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 0                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
+-------------------------------------------+------------------------------------------------------------+


+---------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance          ;
+---------------------------------------+-----------------+
; Name                                  ; Value           ;
+---------------------------------------+-----------------+
; Number of entity instances            ; 4               ;
; Entity Instance                       ; lpm_mult:Mult13 ;
;     -- LPM_WIDTHA                     ; 16              ;
;     -- LPM_WIDTHB                     ; 7               ;
;     -- LPM_WIDTHP                     ; 23              ;
;     -- LPM_REPRESENTATION             ; SIGNED          ;
;     -- INPUT_A_IS_CONSTANT            ; NO              ;
;     -- INPUT_B_IS_CONSTANT            ; YES             ;
;     -- USE_EAB                        ; OFF             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx              ;
; Entity Instance                       ; lpm_mult:Mult14 ;
;     -- LPM_WIDTHA                     ; 12              ;
;     -- LPM_WIDTHB                     ; 7               ;
;     -- LPM_WIDTHP                     ; 19              ;
;     -- LPM_REPRESENTATION             ; SIGNED          ;
;     -- INPUT_A_IS_CONSTANT            ; NO              ;
;     -- INPUT_B_IS_CONSTANT            ; YES             ;
;     -- USE_EAB                        ; OFF             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx              ;
; Entity Instance                       ; lpm_mult:Mult12 ;
;     -- LPM_WIDTHA                     ; 32              ;
;     -- LPM_WIDTHB                     ; 7               ;
;     -- LPM_WIDTHP                     ; 39              ;
;     -- LPM_REPRESENTATION             ; SIGNED          ;
;     -- INPUT_A_IS_CONSTANT            ; NO              ;
;     -- INPUT_B_IS_CONSTANT            ; YES             ;
;     -- USE_EAB                        ; OFF             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx              ;
; Entity Instance                       ; lpm_mult:Mult11 ;
;     -- LPM_WIDTHA                     ; 32              ;
;     -- LPM_WIDTHB                     ; 7               ;
;     -- LPM_WIDTHP                     ; 39              ;
;     -- LPM_REPRESENTATION             ; SIGNED          ;
;     -- INPUT_A_IS_CONSTANT            ; NO              ;
;     -- INPUT_B_IS_CONSTANT            ; YES             ;
;     -- USE_EAB                        ; OFF             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx              ;
+---------------------------------------+-----------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 25                          ;
; cycloneiii_ff         ; 211                         ;
;     ENA               ; 90                          ;
;     ENA SCLR          ; 32                          ;
;     SCLR              ; 32                          ;
;     SCLR SLD          ; 4                           ;
;     plain             ; 53                          ;
; cycloneiii_lcell_comb ; 5983                        ;
;     arith             ; 589                         ;
;         2 data inputs ; 306                         ;
;         3 data inputs ; 283                         ;
;     normal            ; 5394                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 16                          ;
;         2 data inputs ; 73                          ;
;         3 data inputs ; 2215                        ;
;         4 data inputs ; 3089                        ;
; cycloneiii_mac_mult   ; 4                           ;
; cycloneiii_mac_out    ; 4                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 108                         ;
;                       ;                             ;
; Max LUT depth         ; 318.10                      ;
; Average LUT depth     ; 232.08                      ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:44     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Sat Jan 15 21:47:15 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mr_balk -c mr_balk
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file mr_balk.vhd
    Info (12022): Found design unit 1: mr_balk-display File: C:/Users/hp/Documents/Balksavac/mr_balk.vhd Line: 23
    Info (12023): Found entity 1: mr_balk File: C:/Users/hp/Documents/Balksavac/mr_balk.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file sync_clk.vhd
    Info (12022): Found design unit 1: sync_clk-SYN File: C:/Users/hp/Documents/Balksavac/sync_clk.vhd Line: 52
    Info (12023): Found entity 1: sync_clk File: C:/Users/hp/Documents/Balksavac/sync_clk.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file charac_mem.vhd
    Info (12022): Found design unit 1: charac_mem-SYN File: C:/Users/hp/Documents/Balksavac/charac_mem.vhd Line: 53
    Info (12023): Found entity 1: charac_mem File: C:/Users/hp/Documents/Balksavac/charac_mem.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file game_clk.vhd
    Info (12022): Found design unit 1: game_clk-test File: C:/Users/hp/Documents/Balksavac/game_clk.vhd Line: 15
    Info (12023): Found entity 1: game_clk File: C:/Users/hp/Documents/Balksavac/game_clk.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file navigator.vhd
    Info (12022): Found design unit 1: navigator-test File: C:/Users/hp/Documents/Balksavac/navigator.vhd Line: 14
    Info (12023): Found entity 1: navigator File: C:/Users/hp/Documents/Balksavac/navigator.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file start_mem.vhd
    Info (12022): Found design unit 1: start_mem-SYN File: C:/Users/hp/Documents/Balksavac/start_mem.vhd Line: 53
    Info (12023): Found entity 1: start_mem File: C:/Users/hp/Documents/Balksavac/start_mem.vhd Line: 43
Info (12127): Elaborating entity "mr_balk" for the top level hierarchy
Warning (10639): VHDL warning at mr_balk.vhd(73): constant value overflow File: C:/Users/hp/Documents/Balksavac/mr_balk.vhd Line: 73
Warning (10639): VHDL warning at mr_balk.vhd(74): constant value overflow File: C:/Users/hp/Documents/Balksavac/mr_balk.vhd Line: 74
Warning (10540): VHDL Signal Declaration warning at mr_balk.vhd(69): used explicit default value for signal "res_select" because signal was never assigned a value File: C:/Users/hp/Documents/Balksavac/mr_balk.vhd Line: 69
Warning (10540): VHDL Signal Declaration warning at mr_balk.vhd(73): used explicit default value for signal "hcentre" because signal was never assigned a value File: C:/Users/hp/Documents/Balksavac/mr_balk.vhd Line: 73
Warning (10540): VHDL Signal Declaration warning at mr_balk.vhd(74): used explicit default value for signal "vcentre" because signal was never assigned a value File: C:/Users/hp/Documents/Balksavac/mr_balk.vhd Line: 74
Warning (10542): VHDL Variable Declaration warning at mr_balk.vhd(156): used initial value expression for variable "image_hstart" because variable was never assigned a value File: C:/Users/hp/Documents/Balksavac/mr_balk.vhd Line: 156
Warning (10492): VHDL Process Statement warning at mr_balk.vhd(156): signal "hcentre" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/hp/Documents/Balksavac/mr_balk.vhd Line: 156
Warning (10492): VHDL Process Statement warning at mr_balk.vhd(156): signal "cord_x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/hp/Documents/Balksavac/mr_balk.vhd Line: 156
Warning (10542): VHDL Variable Declaration warning at mr_balk.vhd(157): used initial value expression for variable "image_hstop" because variable was never assigned a value File: C:/Users/hp/Documents/Balksavac/mr_balk.vhd Line: 157
Warning (10542): VHDL Variable Declaration warning at mr_balk.vhd(158): used initial value expression for variable "image_vstart" because variable was never assigned a value File: C:/Users/hp/Documents/Balksavac/mr_balk.vhd Line: 158
Warning (10492): VHDL Process Statement warning at mr_balk.vhd(158): signal "vcentre" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/hp/Documents/Balksavac/mr_balk.vhd Line: 158
Warning (10492): VHDL Process Statement warning at mr_balk.vhd(158): signal "cord_y" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/hp/Documents/Balksavac/mr_balk.vhd Line: 158
Warning (10542): VHDL Variable Declaration warning at mr_balk.vhd(159): used initial value expression for variable "image_vstop" because variable was never assigned a value File: C:/Users/hp/Documents/Balksavac/mr_balk.vhd Line: 159
Warning (10542): VHDL Variable Declaration warning at mr_balk.vhd(165): used initial value expression for variable "start_hstart" because variable was never assigned a value File: C:/Users/hp/Documents/Balksavac/mr_balk.vhd Line: 165
Warning (10492): VHDL Process Statement warning at mr_balk.vhd(165): signal "hcentre" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/hp/Documents/Balksavac/mr_balk.vhd Line: 165
Warning (10542): VHDL Variable Declaration warning at mr_balk.vhd(166): used initial value expression for variable "start_hstop" because variable was never assigned a value File: C:/Users/hp/Documents/Balksavac/mr_balk.vhd Line: 166
Warning (10542): VHDL Variable Declaration warning at mr_balk.vhd(167): used initial value expression for variable "start_vstart" because variable was never assigned a value File: C:/Users/hp/Documents/Balksavac/mr_balk.vhd Line: 167
Warning (10492): VHDL Process Statement warning at mr_balk.vhd(167): signal "vcentre" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/hp/Documents/Balksavac/mr_balk.vhd Line: 167
Warning (10542): VHDL Variable Declaration warning at mr_balk.vhd(168): used initial value expression for variable "start_vstop" because variable was never assigned a value File: C:/Users/hp/Documents/Balksavac/mr_balk.vhd Line: 168
Info (12128): Elaborating entity "game_clk" for hierarchy "game_clk:norm_clk" File: C:/Users/hp/Documents/Balksavac/mr_balk.vhd Line: 141
Info (12128): Elaborating entity "sync_clk" for hierarchy "sync_clk:disp_clk" File: C:/Users/hp/Documents/Balksavac/mr_balk.vhd Line: 144
Info (12128): Elaborating entity "altpll" for hierarchy "sync_clk:disp_clk|altpll:altpll_component" File: C:/Users/hp/Documents/Balksavac/sync_clk.vhd Line: 134
Info (12130): Elaborated megafunction instantiation "sync_clk:disp_clk|altpll:altpll_component" File: C:/Users/hp/Documents/Balksavac/sync_clk.vhd Line: 134
Info (12133): Instantiated megafunction "sync_clk:disp_clk|altpll:altpll_component" with the following parameter: File: C:/Users/hp/Documents/Balksavac/sync_clk.vhd Line: 134
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "20"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "13"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "10000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=sync_clk"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/sync_clk_altpll.v
    Info (12023): Found entity 1: sync_clk_altpll File: C:/Users/hp/Documents/Balksavac/db/sync_clk_altpll.v Line: 30
Info (12128): Elaborating entity "sync_clk_altpll" for hierarchy "sync_clk:disp_clk|altpll:altpll_component|sync_clk_altpll:auto_generated" File: c:/intelfpga_lite/20.10/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "charac_mem" for hierarchy "charac_mem:image_read" File: C:/Users/hp/Documents/Balksavac/mr_balk.vhd Line: 147
Info (12128): Elaborating entity "altsyncram" for hierarchy "charac_mem:image_read|altsyncram:altsyncram_component" File: C:/Users/hp/Documents/Balksavac/charac_mem.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "charac_mem:image_read|altsyncram:altsyncram_component" File: C:/Users/hp/Documents/Balksavac/charac_mem.vhd Line: 60
Info (12133): Instantiated megafunction "charac_mem:image_read|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/hp/Documents/Balksavac/charac_mem.vhd Line: 60
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "./mifs/mif/balk_50x50.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mor3.tdf
    Info (12023): Found entity 1: altsyncram_mor3 File: C:/Users/hp/Documents/Balksavac/db/altsyncram_mor3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_mor3" for hierarchy "charac_mem:image_read|altsyncram:altsyncram_component|altsyncram_mor3:auto_generated" File: c:/intelfpga_lite/20.10/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "start_mem" for hierarchy "start_mem:start_image_read" File: C:/Users/hp/Documents/Balksavac/mr_balk.vhd Line: 149
Info (12128): Elaborating entity "altsyncram" for hierarchy "start_mem:start_image_read|altsyncram:altsyncram_component" File: C:/Users/hp/Documents/Balksavac/start_mem.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "start_mem:start_image_read|altsyncram:altsyncram_component" File: C:/Users/hp/Documents/Balksavac/start_mem.vhd Line: 60
Info (12133): Instantiated megafunction "start_mem:start_image_read|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/hp/Documents/Balksavac/start_mem.vhd Line: 60
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "./mifs/mif/balk_begin_250x197.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2hs3.tdf
    Info (12023): Found entity 1: altsyncram_2hs3 File: C:/Users/hp/Documents/Balksavac/db/altsyncram_2hs3.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_2hs3" for hierarchy "start_mem:start_image_read|altsyncram:altsyncram_component|altsyncram_2hs3:auto_generated" File: c:/intelfpga_lite/20.10/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_aj9.tdf
    Info (12023): Found entity 1: decode_aj9 File: C:/Users/hp/Documents/Balksavac/db/decode_aj9.tdf Line: 23
Info (12128): Elaborating entity "decode_aj9" for hierarchy "start_mem:start_image_read|altsyncram:altsyncram_component|altsyncram_2hs3:auto_generated|decode_aj9:rden_decode" File: C:/Users/hp/Documents/Balksavac/db/altsyncram_2hs3.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_c3b.tdf
    Info (12023): Found entity 1: mux_c3b File: C:/Users/hp/Documents/Balksavac/db/mux_c3b.tdf Line: 23
Info (12128): Elaborating entity "mux_c3b" for hierarchy "start_mem:start_image_read|altsyncram:altsyncram_component|altsyncram_2hs3:auto_generated|mux_c3b:mux2" File: C:/Users/hp/Documents/Balksavac/db/altsyncram_2hs3.tdf Line: 42
Info (12128): Elaborating entity "navigator" for hierarchy "navigator:navigator_component" File: C:/Users/hp/Documents/Balksavac/mr_balk.vhd Line: 151
Warning (10492): VHDL Process Statement warning at navigator.vhd(40): signal "x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/hp/Documents/Balksavac/navigator.vhd Line: 40
Warning (10492): VHDL Process Statement warning at navigator.vhd(41): signal "y" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/hp/Documents/Balksavac/navigator.vhd Line: 41
Info (278001): Inferred 4 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult13" File: C:/Users/hp/Documents/Balksavac/mr_balk.vhd Line: 209
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult14" File: C:/Users/hp/Documents/Balksavac/mr_balk.vhd Line: 225
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult12" File: C:/Users/hp/Documents/Balksavac/mr_balk.vhd Line: 158
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult11" File: C:/Users/hp/Documents/Balksavac/mr_balk.vhd Line: 156
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult13" File: C:/Users/hp/Documents/Balksavac/mr_balk.vhd Line: 209
Info (12133): Instantiated megafunction "lpm_mult:Mult13" with the following parameter: File: C:/Users/hp/Documents/Balksavac/mr_balk.vhd Line: 209
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "23"
    Info (12134): Parameter "LPM_WIDTHR" = "23"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult13|multcore:mult_core", which is child of megafunction instantiation "lpm_mult:Mult13" File: c:/intelfpga_lite/20.10/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult13|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lpm_mult:Mult13" File: c:/intelfpga_lite/20.10/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult13|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "lpm_mult:Mult13" File: c:/intelfpga_lite/20.10/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_1vg.tdf
    Info (12023): Found entity 1: add_sub_1vg File: C:/Users/hp/Documents/Balksavac/db/add_sub_1vg.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult13|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult13" File: c:/intelfpga_lite/20.10/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7kg.tdf
    Info (12023): Found entity 1: add_sub_7kg File: C:/Users/hp/Documents/Balksavac/db/add_sub_7kg.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult13|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "lpm_mult:Mult13" File: c:/intelfpga_lite/20.10/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult13|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult13" File: c:/intelfpga_lite/20.10/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_5vg.tdf
    Info (12023): Found entity 1: add_sub_5vg File: C:/Users/hp/Documents/Balksavac/db/add_sub_5vg.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult13|altshift:external_latency_ffs", which is child of megafunction instantiation "lpm_mult:Mult13" File: c:/intelfpga_lite/20.10/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult14" File: C:/Users/hp/Documents/Balksavac/mr_balk.vhd Line: 225
Info (12133): Instantiated megafunction "lpm_mult:Mult14" with the following parameter: File: C:/Users/hp/Documents/Balksavac/mr_balk.vhd Line: 225
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "19"
    Info (12134): Parameter "LPM_WIDTHR" = "19"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult14|multcore:mult_core", which is child of megafunction instantiation "lpm_mult:Mult14" File: c:/intelfpga_lite/20.10/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult14|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lpm_mult:Mult14" File: c:/intelfpga_lite/20.10/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult14|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult14" File: c:/intelfpga_lite/20.10/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult14|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "lpm_mult:Mult14" File: c:/intelfpga_lite/20.10/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult14|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult14" File: c:/intelfpga_lite/20.10/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult14|altshift:external_latency_ffs", which is child of megafunction instantiation "lpm_mult:Mult14" File: c:/intelfpga_lite/20.10/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult12" File: C:/Users/hp/Documents/Balksavac/mr_balk.vhd Line: 158
Info (12133): Instantiated megafunction "lpm_mult:Mult12" with the following parameter: File: C:/Users/hp/Documents/Balksavac/mr_balk.vhd Line: 158
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "39"
    Info (12134): Parameter "LPM_WIDTHR" = "39"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_2js.tdf
    Info (12023): Found entity 1: mult_2js File: C:/Users/hp/Documents/Balksavac/db/mult_2js.tdf Line: 31
Info (13014): Ignored 102 buffer(s)
    Info (13019): Ignored 102 SOFT buffer(s)
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 5 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/hp/Documents/Balksavac/mr_balk.vhd Line: 14
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/hp/Documents/Balksavac/mr_balk.vhd Line: 14
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/hp/Documents/Balksavac/mr_balk.vhd Line: 14
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/hp/Documents/Balksavac/mr_balk.vhd Line: 14
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/hp/Documents/Balksavac/mr_balk.vhd Line: 14
Info (21057): Implemented 6166 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 14 output pins
    Info (21061): Implemented 6024 logic cells
    Info (21064): Implemented 108 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 8 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings
    Info: Peak virtual memory: 4848 megabytes
    Info: Processing ended: Sat Jan 15 21:49:22 2022
    Info: Elapsed time: 00:02:07
    Info: Total CPU time (on all processors): 00:02:29


