history clear
project -load D:/isp/new_lab8/calculator.prj
add_file -verilog ../lab14/vga.v
project -run  -bg 
project -run  -bg 
project -run  -bg 
project -close D:/isp/new_lab8/calculator.prj
