\# Day 5 - Hardware 101 Coding Repo



This document contains the image references and descriptions for the Verilog simulations and circuit diagrams developed on Day 5.





\## Vector 0

\*\*Description:\*\* This simulation represents the base testbench for the vector input sequence, validating signal propagation and initial conditions.



!\[vector0 output](./vector0.jpeg)



\## Vector 1

\*\*Description:\*\* This test verifies the second set of vector inputs with modified parameters for signal stability and timing.



!\[vector1 output](./vector1.jpeg)





\## Vector Reversal 1

\*\*Description:\*\* This demonstrates the reversal of vector inputs to observe output behavior and transition responses in reverse logic order.



!\[vector reversal 1 output](./vector%20reversal%201.jpeg)





\## Gates 4

\*\*Description:\*\* Logic gate simulation showing composite gate structures and output verification for AND, OR, NOT, and XOR gates.



!\[gates4 output](./gates4.jpeg)





\## Vector 2

\*\*Description:\*\* Second iteration of vector sequencing, used to test progressive bit pattern changes and their effect on output timing.

!\[vector2 output](./vector2.jpeg)



\## Vector 3

\*\*Description:\*\* Extended vector simulation with additional logic blocks included for validating combinational logic stability.



!\[vector3 output](./vector3.jpeg)





\## Vector 4

\*\*Description:\*\* This simulation tests the fourth vector configuration emphasizing delayed input transitions and setup-hold timing.



**!\[vector4 output](./vector4.jpeg)**





\## Vector 5

\*\*Description:\*\* Final vector simulation integrating all logic elements tested in earlier cases for a comprehensive system output validation.

!\[vector5 output](./vector5.jpeg)





\*\*End of Day 5 Report\*\*

