{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1742201351633 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1742201351634 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 17 15:49:11 2025 " "Processing started: Mon Mar 17 15:49:11 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1742201351634 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1742201351634 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BT4 -c BT4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off BT4 -c BT4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1742201351634 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1742201351886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "C:/Users/SUS/Desktop/HDL/BT/BT4/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742201351916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742201351916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_4bit_0.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder_4bit_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_4bit_0 " "Found entity 1: full_adder_4bit_0" {  } { { "full_adder_4bit_0.v" "" { Text "C:/Users/SUS/Desktop/HDL/BT/BT4/full_adder_4bit_0.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742201351918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742201351918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_4bit_1.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder_4bit_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_4bit_1 " "Found entity 1: full_adder_4bit_1" {  } { { "full_adder_4bit_1.v" "" { Text "C:/Users/SUS/Desktop/HDL/BT/BT4/full_adder_4bit_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742201351920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742201351920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_4bit_2.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder_4bit_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_4bit_2 " "Found entity 1: full_adder_4bit_2" {  } { { "full_adder_4bit_2.v" "" { Text "C:/Users/SUS/Desktop/HDL/BT/BT4/full_adder_4bit_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742201351922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742201351922 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "full_adder_4bit_0.v(8) " "Verilog HDL Instantiation warning at full_adder_4bit_0.v(8): instance has no name" {  } { { "full_adder_4bit_0.v" "" { Text "C:/Users/SUS/Desktop/HDL/BT/BT4/full_adder_4bit_0.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1742201351922 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "full_adder_4bit_0.v(9) " "Verilog HDL Instantiation warning at full_adder_4bit_0.v(9): instance has no name" {  } { { "full_adder_4bit_0.v" "" { Text "C:/Users/SUS/Desktop/HDL/BT/BT4/full_adder_4bit_0.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1742201351922 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "full_adder_4bit_0.v(10) " "Verilog HDL Instantiation warning at full_adder_4bit_0.v(10): instance has no name" {  } { { "full_adder_4bit_0.v" "" { Text "C:/Users/SUS/Desktop/HDL/BT/BT4/full_adder_4bit_0.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1742201351922 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "full_adder_4bit_0.v(11) " "Verilog HDL Instantiation warning at full_adder_4bit_0.v(11): instance has no name" {  } { { "full_adder_4bit_0.v" "" { Text "C:/Users/SUS/Desktop/HDL/BT/BT4/full_adder_4bit_0.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1742201351922 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "full_adder_4bit_2 " "Elaborating entity \"full_adder_4bit_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1742201351940 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1742201352230 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742201352230 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20 " "Implemented 20 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1742201352254 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1742201352254 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6 " "Implemented 6 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1742201352254 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1742201352254 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4588 " "Peak virtual memory: 4588 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1742201352271 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 17 15:49:12 2025 " "Processing ended: Mon Mar 17 15:49:12 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1742201352271 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1742201352271 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1742201352271 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1742201352271 ""}
