0.6
2017.2
Jun 15 2017
18:52:51
E:/Xilinx/Link_list/TCS_success/TCS_Success.sim/sim_1/behav/glbl.v,1497407496,verilog,,,,glbl,,,,,,,,
E:/Xilinx/Link_list/TCS_success/TCS_Success.srcs/sources_1/new/MIPS.v,1562935606,verilog,,,,alu;controller;datapath;display;exmemory;flop;flopen;flopenr;mips;mux2;mux4;regfile;top;zerodetect,,,,,,,,
