
LAB2-Firmware-ADC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009414  080001d8  080001d8  000011d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  080095ec  080095ec  0000a5ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800962c  0800962c  0000b018  2**0
                  CONTENTS
  4 .ARM          00000008  0800962c  0800962c  0000a62c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009634  08009634  0000b018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009634  08009634  0000a634  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009638  08009638  0000a638  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000018  20000000  0800963c  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000390  20000018  08009654  0000b018  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200003a8  08009654  0000b3a8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b018  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001826f  00000000  00000000  0000b048  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002ca2  00000000  00000000  000232b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001530  00000000  00000000  00025f60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001092  00000000  00000000  00027490  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028dd6  00000000  00000000  00028522  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018c7c  00000000  00000000  000512f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00114260  00000000  00000000  00069f74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0017e1d4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005d54  00000000  00000000  0017e218  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000057  00000000  00000000  00183f6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000018 	.word	0x20000018
 80001f4:	00000000 	.word	0x00000000
 80001f8:	080095d4 	.word	0x080095d4

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	2000001c 	.word	0x2000001c
 8000214:	080095d4 	.word	0x080095d4

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	@ 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	3c01      	subs	r4, #1
 8000354:	bf28      	it	cs
 8000356:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800035a:	d2e9      	bcs.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__aeabi_dmul>:
 8000590:	b570      	push	{r4, r5, r6, lr}
 8000592:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000596:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800059a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800059e:	bf1d      	ittte	ne
 80005a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005a4:	ea94 0f0c 	teqne	r4, ip
 80005a8:	ea95 0f0c 	teqne	r5, ip
 80005ac:	f000 f8de 	bleq	800076c <__aeabi_dmul+0x1dc>
 80005b0:	442c      	add	r4, r5
 80005b2:	ea81 0603 	eor.w	r6, r1, r3
 80005b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005c2:	bf18      	it	ne
 80005c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005cc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005d0:	d038      	beq.n	8000644 <__aeabi_dmul+0xb4>
 80005d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005de:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005e6:	f04f 0600 	mov.w	r6, #0
 80005ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ee:	f09c 0f00 	teq	ip, #0
 80005f2:	bf18      	it	ne
 80005f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005fc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000600:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000604:	d204      	bcs.n	8000610 <__aeabi_dmul+0x80>
 8000606:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800060a:	416d      	adcs	r5, r5
 800060c:	eb46 0606 	adc.w	r6, r6, r6
 8000610:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000614:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000618:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800061c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000620:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000624:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000628:	bf88      	it	hi
 800062a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800062e:	d81e      	bhi.n	800066e <__aeabi_dmul+0xde>
 8000630:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000634:	bf08      	it	eq
 8000636:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800063a:	f150 0000 	adcs.w	r0, r0, #0
 800063e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000642:	bd70      	pop	{r4, r5, r6, pc}
 8000644:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000648:	ea46 0101 	orr.w	r1, r6, r1
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	ea81 0103 	eor.w	r1, r1, r3
 8000654:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000658:	bfc2      	ittt	gt
 800065a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800065e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000662:	bd70      	popgt	{r4, r5, r6, pc}
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000668:	f04f 0e00 	mov.w	lr, #0
 800066c:	3c01      	subs	r4, #1
 800066e:	f300 80ab 	bgt.w	80007c8 <__aeabi_dmul+0x238>
 8000672:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000676:	bfde      	ittt	le
 8000678:	2000      	movle	r0, #0
 800067a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800067e:	bd70      	pople	{r4, r5, r6, pc}
 8000680:	f1c4 0400 	rsb	r4, r4, #0
 8000684:	3c20      	subs	r4, #32
 8000686:	da35      	bge.n	80006f4 <__aeabi_dmul+0x164>
 8000688:	340c      	adds	r4, #12
 800068a:	dc1b      	bgt.n	80006c4 <__aeabi_dmul+0x134>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f305 	lsl.w	r3, r0, r5
 8000698:	fa20 f004 	lsr.w	r0, r0, r4
 800069c:	fa01 f205 	lsl.w	r2, r1, r5
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	fa21 f604 	lsr.w	r6, r1, r4
 80006b4:	eb42 0106 	adc.w	r1, r2, r6
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 040c 	rsb	r4, r4, #12
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f304 	lsl.w	r3, r0, r4
 80006d0:	fa20 f005 	lsr.w	r0, r0, r5
 80006d4:	fa01 f204 	lsl.w	r2, r1, r4
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	f141 0100 	adc.w	r1, r1, #0
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 0520 	rsb	r5, r4, #32
 80006f8:	fa00 f205 	lsl.w	r2, r0, r5
 80006fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000700:	fa20 f304 	lsr.w	r3, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea43 0302 	orr.w	r3, r3, r2
 800070c:	fa21 f004 	lsr.w	r0, r1, r4
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	fa21 f204 	lsr.w	r2, r1, r4
 8000718:	ea20 0002 	bic.w	r0, r0, r2
 800071c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f094 0f00 	teq	r4, #0
 8000730:	d10f      	bne.n	8000752 <__aeabi_dmul+0x1c2>
 8000732:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000736:	0040      	lsls	r0, r0, #1
 8000738:	eb41 0101 	adc.w	r1, r1, r1
 800073c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000740:	bf08      	it	eq
 8000742:	3c01      	subeq	r4, #1
 8000744:	d0f7      	beq.n	8000736 <__aeabi_dmul+0x1a6>
 8000746:	ea41 0106 	orr.w	r1, r1, r6
 800074a:	f095 0f00 	teq	r5, #0
 800074e:	bf18      	it	ne
 8000750:	4770      	bxne	lr
 8000752:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000756:	0052      	lsls	r2, r2, #1
 8000758:	eb43 0303 	adc.w	r3, r3, r3
 800075c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000760:	bf08      	it	eq
 8000762:	3d01      	subeq	r5, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1c6>
 8000766:	ea43 0306 	orr.w	r3, r3, r6
 800076a:	4770      	bx	lr
 800076c:	ea94 0f0c 	teq	r4, ip
 8000770:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000774:	bf18      	it	ne
 8000776:	ea95 0f0c 	teqne	r5, ip
 800077a:	d00c      	beq.n	8000796 <__aeabi_dmul+0x206>
 800077c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000780:	bf18      	it	ne
 8000782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000786:	d1d1      	bne.n	800072c <__aeabi_dmul+0x19c>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079a:	bf06      	itte	eq
 800079c:	4610      	moveq	r0, r2
 800079e:	4619      	moveq	r1, r3
 80007a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a4:	d019      	beq.n	80007da <__aeabi_dmul+0x24a>
 80007a6:	ea94 0f0c 	teq	r4, ip
 80007aa:	d102      	bne.n	80007b2 <__aeabi_dmul+0x222>
 80007ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b0:	d113      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007b2:	ea95 0f0c 	teq	r5, ip
 80007b6:	d105      	bne.n	80007c4 <__aeabi_dmul+0x234>
 80007b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007bc:	bf1c      	itt	ne
 80007be:	4610      	movne	r0, r2
 80007c0:	4619      	movne	r1, r3
 80007c2:	d10a      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007d4:	f04f 0000 	mov.w	r0, #0
 80007d8:	bd70      	pop	{r4, r5, r6, pc}
 80007da:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007de:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007e2:	bd70      	pop	{r4, r5, r6, pc}

080007e4 <__aeabi_ddiv>:
 80007e4:	b570      	push	{r4, r5, r6, lr}
 80007e6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007ea:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007f2:	bf1d      	ittte	ne
 80007f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f8:	ea94 0f0c 	teqne	r4, ip
 80007fc:	ea95 0f0c 	teqne	r5, ip
 8000800:	f000 f8a7 	bleq	8000952 <__aeabi_ddiv+0x16e>
 8000804:	eba4 0405 	sub.w	r4, r4, r5
 8000808:	ea81 0e03 	eor.w	lr, r1, r3
 800080c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000810:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000814:	f000 8088 	beq.w	8000928 <__aeabi_ddiv+0x144>
 8000818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800081c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000820:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000824:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000828:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800082c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000830:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000834:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000838:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800083c:	429d      	cmp	r5, r3
 800083e:	bf08      	it	eq
 8000840:	4296      	cmpeq	r6, r2
 8000842:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000846:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800084a:	d202      	bcs.n	8000852 <__aeabi_ddiv+0x6e>
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	1ab6      	subs	r6, r6, r2
 8000854:	eb65 0503 	sbc.w	r5, r5, r3
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000862:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 000c 	orrcs.w	r0, r0, ip
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008c4:	d018      	beq.n	80008f8 <__aeabi_ddiv+0x114>
 80008c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008e2:	d1c0      	bne.n	8000866 <__aeabi_ddiv+0x82>
 80008e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008e8:	d10b      	bne.n	8000902 <__aeabi_ddiv+0x11e>
 80008ea:	ea41 0100 	orr.w	r1, r1, r0
 80008ee:	f04f 0000 	mov.w	r0, #0
 80008f2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008f6:	e7b6      	b.n	8000866 <__aeabi_ddiv+0x82>
 80008f8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008fc:	bf04      	itt	eq
 80008fe:	4301      	orreq	r1, r0
 8000900:	2000      	moveq	r0, #0
 8000902:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000906:	bf88      	it	hi
 8000908:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800090c:	f63f aeaf 	bhi.w	800066e <__aeabi_dmul+0xde>
 8000910:	ebb5 0c03 	subs.w	ip, r5, r3
 8000914:	bf04      	itt	eq
 8000916:	ebb6 0c02 	subseq.w	ip, r6, r2
 800091a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800091e:	f150 0000 	adcs.w	r0, r0, #0
 8000922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000926:	bd70      	pop	{r4, r5, r6, pc}
 8000928:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800092c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000930:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000934:	bfc2      	ittt	gt
 8000936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800093a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800093e:	bd70      	popgt	{r4, r5, r6, pc}
 8000940:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000944:	f04f 0e00 	mov.w	lr, #0
 8000948:	3c01      	subs	r4, #1
 800094a:	e690      	b.n	800066e <__aeabi_dmul+0xde>
 800094c:	ea45 0e06 	orr.w	lr, r5, r6
 8000950:	e68d      	b.n	800066e <__aeabi_dmul+0xde>
 8000952:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000956:	ea94 0f0c 	teq	r4, ip
 800095a:	bf08      	it	eq
 800095c:	ea95 0f0c 	teqeq	r5, ip
 8000960:	f43f af3b 	beq.w	80007da <__aeabi_dmul+0x24a>
 8000964:	ea94 0f0c 	teq	r4, ip
 8000968:	d10a      	bne.n	8000980 <__aeabi_ddiv+0x19c>
 800096a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800096e:	f47f af34 	bne.w	80007da <__aeabi_dmul+0x24a>
 8000972:	ea95 0f0c 	teq	r5, ip
 8000976:	f47f af25 	bne.w	80007c4 <__aeabi_dmul+0x234>
 800097a:	4610      	mov	r0, r2
 800097c:	4619      	mov	r1, r3
 800097e:	e72c      	b.n	80007da <__aeabi_dmul+0x24a>
 8000980:	ea95 0f0c 	teq	r5, ip
 8000984:	d106      	bne.n	8000994 <__aeabi_ddiv+0x1b0>
 8000986:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800098a:	f43f aefd 	beq.w	8000788 <__aeabi_dmul+0x1f8>
 800098e:	4610      	mov	r0, r2
 8000990:	4619      	mov	r1, r3
 8000992:	e722      	b.n	80007da <__aeabi_dmul+0x24a>
 8000994:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800099e:	f47f aec5 	bne.w	800072c <__aeabi_dmul+0x19c>
 80009a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009a6:	f47f af0d 	bne.w	80007c4 <__aeabi_dmul+0x234>
 80009aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ae:	f47f aeeb 	bne.w	8000788 <__aeabi_dmul+0x1f8>
 80009b2:	e712      	b.n	80007da <__aeabi_dmul+0x24a>

080009b4 <__aeabi_d2uiz>:
 80009b4:	004a      	lsls	r2, r1, #1
 80009b6:	d211      	bcs.n	80009dc <__aeabi_d2uiz+0x28>
 80009b8:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80009bc:	d211      	bcs.n	80009e2 <__aeabi_d2uiz+0x2e>
 80009be:	d50d      	bpl.n	80009dc <__aeabi_d2uiz+0x28>
 80009c0:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80009c4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80009c8:	d40e      	bmi.n	80009e8 <__aeabi_d2uiz+0x34>
 80009ca:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009ce:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80009d2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80009d6:	fa23 f002 	lsr.w	r0, r3, r2
 80009da:	4770      	bx	lr
 80009dc:	f04f 0000 	mov.w	r0, #0
 80009e0:	4770      	bx	lr
 80009e2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80009e6:	d102      	bne.n	80009ee <__aeabi_d2uiz+0x3a>
 80009e8:	f04f 30ff 	mov.w	r0, #4294967295
 80009ec:	4770      	bx	lr
 80009ee:	f04f 0000 	mov.w	r0, #0
 80009f2:	4770      	bx	lr

080009f4 <__aeabi_d2f>:
 80009f4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009f8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80009fc:	bf24      	itt	cs
 80009fe:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a02:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a06:	d90d      	bls.n	8000a24 <__aeabi_d2f+0x30>
 8000a08:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a0c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a10:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a14:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000a18:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a1c:	bf08      	it	eq
 8000a1e:	f020 0001 	biceq.w	r0, r0, #1
 8000a22:	4770      	bx	lr
 8000a24:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000a28:	d121      	bne.n	8000a6e <__aeabi_d2f+0x7a>
 8000a2a:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000a2e:	bfbc      	itt	lt
 8000a30:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000a34:	4770      	bxlt	lr
 8000a36:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a3a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a3e:	f1c2 0218 	rsb	r2, r2, #24
 8000a42:	f1c2 0c20 	rsb	ip, r2, #32
 8000a46:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a4a:	fa20 f002 	lsr.w	r0, r0, r2
 8000a4e:	bf18      	it	ne
 8000a50:	f040 0001 	orrne.w	r0, r0, #1
 8000a54:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a58:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a5c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a60:	ea40 000c 	orr.w	r0, r0, ip
 8000a64:	fa23 f302 	lsr.w	r3, r3, r2
 8000a68:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a6c:	e7cc      	b.n	8000a08 <__aeabi_d2f+0x14>
 8000a6e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a72:	d107      	bne.n	8000a84 <__aeabi_d2f+0x90>
 8000a74:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a78:	bf1e      	ittt	ne
 8000a7a:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000a7e:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000a82:	4770      	bxne	lr
 8000a84:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000a88:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000a8c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a90:	4770      	bx	lr
 8000a92:	bf00      	nop

08000a94 <__aeabi_uldivmod>:
 8000a94:	b953      	cbnz	r3, 8000aac <__aeabi_uldivmod+0x18>
 8000a96:	b94a      	cbnz	r2, 8000aac <__aeabi_uldivmod+0x18>
 8000a98:	2900      	cmp	r1, #0
 8000a9a:	bf08      	it	eq
 8000a9c:	2800      	cmpeq	r0, #0
 8000a9e:	bf1c      	itt	ne
 8000aa0:	f04f 31ff 	movne.w	r1, #4294967295
 8000aa4:	f04f 30ff 	movne.w	r0, #4294967295
 8000aa8:	f000 b96a 	b.w	8000d80 <__aeabi_idiv0>
 8000aac:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ab0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ab4:	f000 f806 	bl	8000ac4 <__udivmoddi4>
 8000ab8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000abc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ac0:	b004      	add	sp, #16
 8000ac2:	4770      	bx	lr

08000ac4 <__udivmoddi4>:
 8000ac4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ac8:	9d08      	ldr	r5, [sp, #32]
 8000aca:	460c      	mov	r4, r1
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	d14e      	bne.n	8000b6e <__udivmoddi4+0xaa>
 8000ad0:	4694      	mov	ip, r2
 8000ad2:	458c      	cmp	ip, r1
 8000ad4:	4686      	mov	lr, r0
 8000ad6:	fab2 f282 	clz	r2, r2
 8000ada:	d962      	bls.n	8000ba2 <__udivmoddi4+0xde>
 8000adc:	b14a      	cbz	r2, 8000af2 <__udivmoddi4+0x2e>
 8000ade:	f1c2 0320 	rsb	r3, r2, #32
 8000ae2:	4091      	lsls	r1, r2
 8000ae4:	fa20 f303 	lsr.w	r3, r0, r3
 8000ae8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000aec:	4319      	orrs	r1, r3
 8000aee:	fa00 fe02 	lsl.w	lr, r0, r2
 8000af2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000af6:	fa1f f68c 	uxth.w	r6, ip
 8000afa:	fbb1 f4f7 	udiv	r4, r1, r7
 8000afe:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000b02:	fb07 1114 	mls	r1, r7, r4, r1
 8000b06:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b0a:	fb04 f106 	mul.w	r1, r4, r6
 8000b0e:	4299      	cmp	r1, r3
 8000b10:	d90a      	bls.n	8000b28 <__udivmoddi4+0x64>
 8000b12:	eb1c 0303 	adds.w	r3, ip, r3
 8000b16:	f104 30ff 	add.w	r0, r4, #4294967295
 8000b1a:	f080 8112 	bcs.w	8000d42 <__udivmoddi4+0x27e>
 8000b1e:	4299      	cmp	r1, r3
 8000b20:	f240 810f 	bls.w	8000d42 <__udivmoddi4+0x27e>
 8000b24:	3c02      	subs	r4, #2
 8000b26:	4463      	add	r3, ip
 8000b28:	1a59      	subs	r1, r3, r1
 8000b2a:	fa1f f38e 	uxth.w	r3, lr
 8000b2e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000b32:	fb07 1110 	mls	r1, r7, r0, r1
 8000b36:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b3a:	fb00 f606 	mul.w	r6, r0, r6
 8000b3e:	429e      	cmp	r6, r3
 8000b40:	d90a      	bls.n	8000b58 <__udivmoddi4+0x94>
 8000b42:	eb1c 0303 	adds.w	r3, ip, r3
 8000b46:	f100 31ff 	add.w	r1, r0, #4294967295
 8000b4a:	f080 80fc 	bcs.w	8000d46 <__udivmoddi4+0x282>
 8000b4e:	429e      	cmp	r6, r3
 8000b50:	f240 80f9 	bls.w	8000d46 <__udivmoddi4+0x282>
 8000b54:	4463      	add	r3, ip
 8000b56:	3802      	subs	r0, #2
 8000b58:	1b9b      	subs	r3, r3, r6
 8000b5a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000b5e:	2100      	movs	r1, #0
 8000b60:	b11d      	cbz	r5, 8000b6a <__udivmoddi4+0xa6>
 8000b62:	40d3      	lsrs	r3, r2
 8000b64:	2200      	movs	r2, #0
 8000b66:	e9c5 3200 	strd	r3, r2, [r5]
 8000b6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b6e:	428b      	cmp	r3, r1
 8000b70:	d905      	bls.n	8000b7e <__udivmoddi4+0xba>
 8000b72:	b10d      	cbz	r5, 8000b78 <__udivmoddi4+0xb4>
 8000b74:	e9c5 0100 	strd	r0, r1, [r5]
 8000b78:	2100      	movs	r1, #0
 8000b7a:	4608      	mov	r0, r1
 8000b7c:	e7f5      	b.n	8000b6a <__udivmoddi4+0xa6>
 8000b7e:	fab3 f183 	clz	r1, r3
 8000b82:	2900      	cmp	r1, #0
 8000b84:	d146      	bne.n	8000c14 <__udivmoddi4+0x150>
 8000b86:	42a3      	cmp	r3, r4
 8000b88:	d302      	bcc.n	8000b90 <__udivmoddi4+0xcc>
 8000b8a:	4290      	cmp	r0, r2
 8000b8c:	f0c0 80f0 	bcc.w	8000d70 <__udivmoddi4+0x2ac>
 8000b90:	1a86      	subs	r6, r0, r2
 8000b92:	eb64 0303 	sbc.w	r3, r4, r3
 8000b96:	2001      	movs	r0, #1
 8000b98:	2d00      	cmp	r5, #0
 8000b9a:	d0e6      	beq.n	8000b6a <__udivmoddi4+0xa6>
 8000b9c:	e9c5 6300 	strd	r6, r3, [r5]
 8000ba0:	e7e3      	b.n	8000b6a <__udivmoddi4+0xa6>
 8000ba2:	2a00      	cmp	r2, #0
 8000ba4:	f040 8090 	bne.w	8000cc8 <__udivmoddi4+0x204>
 8000ba8:	eba1 040c 	sub.w	r4, r1, ip
 8000bac:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000bb0:	fa1f f78c 	uxth.w	r7, ip
 8000bb4:	2101      	movs	r1, #1
 8000bb6:	fbb4 f6f8 	udiv	r6, r4, r8
 8000bba:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000bbe:	fb08 4416 	mls	r4, r8, r6, r4
 8000bc2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000bc6:	fb07 f006 	mul.w	r0, r7, r6
 8000bca:	4298      	cmp	r0, r3
 8000bcc:	d908      	bls.n	8000be0 <__udivmoddi4+0x11c>
 8000bce:	eb1c 0303 	adds.w	r3, ip, r3
 8000bd2:	f106 34ff 	add.w	r4, r6, #4294967295
 8000bd6:	d202      	bcs.n	8000bde <__udivmoddi4+0x11a>
 8000bd8:	4298      	cmp	r0, r3
 8000bda:	f200 80cd 	bhi.w	8000d78 <__udivmoddi4+0x2b4>
 8000bde:	4626      	mov	r6, r4
 8000be0:	1a1c      	subs	r4, r3, r0
 8000be2:	fa1f f38e 	uxth.w	r3, lr
 8000be6:	fbb4 f0f8 	udiv	r0, r4, r8
 8000bea:	fb08 4410 	mls	r4, r8, r0, r4
 8000bee:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000bf2:	fb00 f707 	mul.w	r7, r0, r7
 8000bf6:	429f      	cmp	r7, r3
 8000bf8:	d908      	bls.n	8000c0c <__udivmoddi4+0x148>
 8000bfa:	eb1c 0303 	adds.w	r3, ip, r3
 8000bfe:	f100 34ff 	add.w	r4, r0, #4294967295
 8000c02:	d202      	bcs.n	8000c0a <__udivmoddi4+0x146>
 8000c04:	429f      	cmp	r7, r3
 8000c06:	f200 80b0 	bhi.w	8000d6a <__udivmoddi4+0x2a6>
 8000c0a:	4620      	mov	r0, r4
 8000c0c:	1bdb      	subs	r3, r3, r7
 8000c0e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c12:	e7a5      	b.n	8000b60 <__udivmoddi4+0x9c>
 8000c14:	f1c1 0620 	rsb	r6, r1, #32
 8000c18:	408b      	lsls	r3, r1
 8000c1a:	fa22 f706 	lsr.w	r7, r2, r6
 8000c1e:	431f      	orrs	r7, r3
 8000c20:	fa20 fc06 	lsr.w	ip, r0, r6
 8000c24:	fa04 f301 	lsl.w	r3, r4, r1
 8000c28:	ea43 030c 	orr.w	r3, r3, ip
 8000c2c:	40f4      	lsrs	r4, r6
 8000c2e:	fa00 f801 	lsl.w	r8, r0, r1
 8000c32:	0c38      	lsrs	r0, r7, #16
 8000c34:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000c38:	fbb4 fef0 	udiv	lr, r4, r0
 8000c3c:	fa1f fc87 	uxth.w	ip, r7
 8000c40:	fb00 441e 	mls	r4, r0, lr, r4
 8000c44:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000c48:	fb0e f90c 	mul.w	r9, lr, ip
 8000c4c:	45a1      	cmp	r9, r4
 8000c4e:	fa02 f201 	lsl.w	r2, r2, r1
 8000c52:	d90a      	bls.n	8000c6a <__udivmoddi4+0x1a6>
 8000c54:	193c      	adds	r4, r7, r4
 8000c56:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000c5a:	f080 8084 	bcs.w	8000d66 <__udivmoddi4+0x2a2>
 8000c5e:	45a1      	cmp	r9, r4
 8000c60:	f240 8081 	bls.w	8000d66 <__udivmoddi4+0x2a2>
 8000c64:	f1ae 0e02 	sub.w	lr, lr, #2
 8000c68:	443c      	add	r4, r7
 8000c6a:	eba4 0409 	sub.w	r4, r4, r9
 8000c6e:	fa1f f983 	uxth.w	r9, r3
 8000c72:	fbb4 f3f0 	udiv	r3, r4, r0
 8000c76:	fb00 4413 	mls	r4, r0, r3, r4
 8000c7a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000c7e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000c82:	45a4      	cmp	ip, r4
 8000c84:	d907      	bls.n	8000c96 <__udivmoddi4+0x1d2>
 8000c86:	193c      	adds	r4, r7, r4
 8000c88:	f103 30ff 	add.w	r0, r3, #4294967295
 8000c8c:	d267      	bcs.n	8000d5e <__udivmoddi4+0x29a>
 8000c8e:	45a4      	cmp	ip, r4
 8000c90:	d965      	bls.n	8000d5e <__udivmoddi4+0x29a>
 8000c92:	3b02      	subs	r3, #2
 8000c94:	443c      	add	r4, r7
 8000c96:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000c9a:	fba0 9302 	umull	r9, r3, r0, r2
 8000c9e:	eba4 040c 	sub.w	r4, r4, ip
 8000ca2:	429c      	cmp	r4, r3
 8000ca4:	46ce      	mov	lr, r9
 8000ca6:	469c      	mov	ip, r3
 8000ca8:	d351      	bcc.n	8000d4e <__udivmoddi4+0x28a>
 8000caa:	d04e      	beq.n	8000d4a <__udivmoddi4+0x286>
 8000cac:	b155      	cbz	r5, 8000cc4 <__udivmoddi4+0x200>
 8000cae:	ebb8 030e 	subs.w	r3, r8, lr
 8000cb2:	eb64 040c 	sbc.w	r4, r4, ip
 8000cb6:	fa04 f606 	lsl.w	r6, r4, r6
 8000cba:	40cb      	lsrs	r3, r1
 8000cbc:	431e      	orrs	r6, r3
 8000cbe:	40cc      	lsrs	r4, r1
 8000cc0:	e9c5 6400 	strd	r6, r4, [r5]
 8000cc4:	2100      	movs	r1, #0
 8000cc6:	e750      	b.n	8000b6a <__udivmoddi4+0xa6>
 8000cc8:	f1c2 0320 	rsb	r3, r2, #32
 8000ccc:	fa20 f103 	lsr.w	r1, r0, r3
 8000cd0:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cd4:	fa24 f303 	lsr.w	r3, r4, r3
 8000cd8:	4094      	lsls	r4, r2
 8000cda:	430c      	orrs	r4, r1
 8000cdc:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ce0:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ce4:	fa1f f78c 	uxth.w	r7, ip
 8000ce8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cec:	fb08 3110 	mls	r1, r8, r0, r3
 8000cf0:	0c23      	lsrs	r3, r4, #16
 8000cf2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cf6:	fb00 f107 	mul.w	r1, r0, r7
 8000cfa:	4299      	cmp	r1, r3
 8000cfc:	d908      	bls.n	8000d10 <__udivmoddi4+0x24c>
 8000cfe:	eb1c 0303 	adds.w	r3, ip, r3
 8000d02:	f100 36ff 	add.w	r6, r0, #4294967295
 8000d06:	d22c      	bcs.n	8000d62 <__udivmoddi4+0x29e>
 8000d08:	4299      	cmp	r1, r3
 8000d0a:	d92a      	bls.n	8000d62 <__udivmoddi4+0x29e>
 8000d0c:	3802      	subs	r0, #2
 8000d0e:	4463      	add	r3, ip
 8000d10:	1a5b      	subs	r3, r3, r1
 8000d12:	b2a4      	uxth	r4, r4
 8000d14:	fbb3 f1f8 	udiv	r1, r3, r8
 8000d18:	fb08 3311 	mls	r3, r8, r1, r3
 8000d1c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d20:	fb01 f307 	mul.w	r3, r1, r7
 8000d24:	42a3      	cmp	r3, r4
 8000d26:	d908      	bls.n	8000d3a <__udivmoddi4+0x276>
 8000d28:	eb1c 0404 	adds.w	r4, ip, r4
 8000d2c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000d30:	d213      	bcs.n	8000d5a <__udivmoddi4+0x296>
 8000d32:	42a3      	cmp	r3, r4
 8000d34:	d911      	bls.n	8000d5a <__udivmoddi4+0x296>
 8000d36:	3902      	subs	r1, #2
 8000d38:	4464      	add	r4, ip
 8000d3a:	1ae4      	subs	r4, r4, r3
 8000d3c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000d40:	e739      	b.n	8000bb6 <__udivmoddi4+0xf2>
 8000d42:	4604      	mov	r4, r0
 8000d44:	e6f0      	b.n	8000b28 <__udivmoddi4+0x64>
 8000d46:	4608      	mov	r0, r1
 8000d48:	e706      	b.n	8000b58 <__udivmoddi4+0x94>
 8000d4a:	45c8      	cmp	r8, r9
 8000d4c:	d2ae      	bcs.n	8000cac <__udivmoddi4+0x1e8>
 8000d4e:	ebb9 0e02 	subs.w	lr, r9, r2
 8000d52:	eb63 0c07 	sbc.w	ip, r3, r7
 8000d56:	3801      	subs	r0, #1
 8000d58:	e7a8      	b.n	8000cac <__udivmoddi4+0x1e8>
 8000d5a:	4631      	mov	r1, r6
 8000d5c:	e7ed      	b.n	8000d3a <__udivmoddi4+0x276>
 8000d5e:	4603      	mov	r3, r0
 8000d60:	e799      	b.n	8000c96 <__udivmoddi4+0x1d2>
 8000d62:	4630      	mov	r0, r6
 8000d64:	e7d4      	b.n	8000d10 <__udivmoddi4+0x24c>
 8000d66:	46d6      	mov	lr, sl
 8000d68:	e77f      	b.n	8000c6a <__udivmoddi4+0x1a6>
 8000d6a:	4463      	add	r3, ip
 8000d6c:	3802      	subs	r0, #2
 8000d6e:	e74d      	b.n	8000c0c <__udivmoddi4+0x148>
 8000d70:	4606      	mov	r6, r0
 8000d72:	4623      	mov	r3, r4
 8000d74:	4608      	mov	r0, r1
 8000d76:	e70f      	b.n	8000b98 <__udivmoddi4+0xd4>
 8000d78:	3e02      	subs	r6, #2
 8000d7a:	4463      	add	r3, ip
 8000d7c:	e730      	b.n	8000be0 <__udivmoddi4+0x11c>
 8000d7e:	bf00      	nop

08000d80 <__aeabi_idiv0>:
 8000d80:	4770      	bx	lr
 8000d82:	bf00      	nop

08000d84 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d84:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000d88:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d8a:	f001 fc0a 	bl	80025a2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d8e:	f000 f94d 	bl	800102c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d92:	f000 fc4f 	bl	8001634 <MX_GPIO_Init>
  MX_DMA_Init();
 8000d96:	f000 fc23 	bl	80015e0 <MX_DMA_Init>
  MX_LPUART1_UART_Init();
 8000d9a:	f000 fa1d 	bl	80011d8 <MX_LPUART1_UART_Init>
  MX_ADC1_Init();
 8000d9e:	f000 f991 	bl	80010c4 <MX_ADC1_Init>
  MX_TIM3_Init();
 8000da2:	f000 fa63 	bl	800126c <MX_TIM3_Init>
  MX_TIM8_Init();
 8000da6:	f000 fb53 	bl	8001450 <MX_TIM8_Init>
  MX_TIM4_Init();
 8000daa:	f000 faad 	bl	8001308 <MX_TIM4_Init>
  MX_TIM5_Init();
 8000dae:	f000 fb01 	bl	80013b4 <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim3); //DMA Out Event 1000 Hz
 8000db2:	4882      	ldr	r0, [pc, #520]	@ (8000fbc <main+0x238>)
 8000db4:	f004 ff74 	bl	8005ca0 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim4); //QEI Read
 8000db8:	4881      	ldr	r0, [pc, #516]	@ (8000fc0 <main+0x23c>)
 8000dba:	f004 ff71 	bl	8005ca0 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim5); //Microsencond Timer
 8000dbe:	4881      	ldr	r0, [pc, #516]	@ (8000fc4 <main+0x240>)
 8000dc0:	f004 ff6e 	bl	8005ca0 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim8); //PWM Generation
 8000dc4:	4880      	ldr	r0, [pc, #512]	@ (8000fc8 <main+0x244>)
 8000dc6:	f004 ff6b 	bl	8005ca0 <HAL_TIM_Base_Start>

  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1); //L298N
 8000dca:	2100      	movs	r1, #0
 8000dcc:	487e      	ldr	r0, [pc, #504]	@ (8000fc8 <main+0x244>)
 8000dce:	f005 f839 	bl	8005e44 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2); //DRV8833 AI1
 8000dd2:	2104      	movs	r1, #4
 8000dd4:	487c      	ldr	r0, [pc, #496]	@ (8000fc8 <main+0x244>)
 8000dd6:	f005 f835 	bl	8005e44 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3); //DRV8833 AI2
 8000dda:	2108      	movs	r1, #8
 8000ddc:	487a      	ldr	r0, [pc, #488]	@ (8000fc8 <main+0x244>)
 8000dde:	f005 f831 	bl	8005e44 <HAL_TIM_PWM_Start>

  HAL_TIM_Encoder_Start(&htim4,TIM_CHANNEL_ALL);
 8000de2:	213c      	movs	r1, #60	@ 0x3c
 8000de4:	4876      	ldr	r0, [pc, #472]	@ (8000fc0 <main+0x23c>)
 8000de6:	f005 f9e5 	bl	80061b4 <HAL_TIM_Encoder_Start>

  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8000dea:	217f      	movs	r1, #127	@ 0x7f
 8000dec:	4877      	ldr	r0, [pc, #476]	@ (8000fcc <main+0x248>)
 8000dee:	f002 ff57 	bl	8003ca0 <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start_DMA(&hadc1, ADCBuffer, 20);
 8000df2:	2214      	movs	r2, #20
 8000df4:	4976      	ldr	r1, [pc, #472]	@ (8000fd0 <main+0x24c>)
 8000df6:	4875      	ldr	r0, [pc, #468]	@ (8000fcc <main+0x248>)
 8000df8:	f002 f844 	bl	8002e84 <HAL_ADC_Start_DMA>
//  HAL_ADC_Start_DMA(&hadc3, ADCBuffer2, 10);
//  HAL_ADC_Start_IT(&hadc2);

  // PID Parameter for L298N Motor
  PID.Kp = 3.33;
 8000dfc:	4b75      	ldr	r3, [pc, #468]	@ (8000fd4 <main+0x250>)
 8000dfe:	4a76      	ldr	r2, [pc, #472]	@ (8000fd8 <main+0x254>)
 8000e00:	619a      	str	r2, [r3, #24]
  PID.Ki = 0.0667;;
 8000e02:	4b74      	ldr	r3, [pc, #464]	@ (8000fd4 <main+0x250>)
 8000e04:	4a75      	ldr	r2, [pc, #468]	@ (8000fdc <main+0x258>)
 8000e06:	61da      	str	r2, [r3, #28]
  PID.Kd = 0.0;
 8000e08:	4b72      	ldr	r3, [pc, #456]	@ (8000fd4 <main+0x250>)
 8000e0a:	f04f 0200 	mov.w	r2, #0
 8000e0e:	621a      	str	r2, [r3, #32]
  arm_pid_init_f32(&PID, 0);
 8000e10:	2100      	movs	r1, #0
 8000e12:	4870      	ldr	r0, [pc, #448]	@ (8000fd4 <main+0x250>)
 8000e14:	f008 fb7c 	bl	8009510 <arm_pid_init_f32>

  // PID Parameter for DRV8833 Motor
//  PID2.Kp = 0.18;
//  PID2.Ki = 0.00000;;
//  PID2.Kd = 0.3;
  PID2.Kp = 0.1;
 8000e18:	4b71      	ldr	r3, [pc, #452]	@ (8000fe0 <main+0x25c>)
 8000e1a:	4a72      	ldr	r2, [pc, #456]	@ (8000fe4 <main+0x260>)
 8000e1c:	619a      	str	r2, [r3, #24]
  PID2.Ki = 0.00000;;
 8000e1e:	4b70      	ldr	r3, [pc, #448]	@ (8000fe0 <main+0x25c>)
 8000e20:	f04f 0200 	mov.w	r2, #0
 8000e24:	61da      	str	r2, [r3, #28]
  PID2.Kd = 0.05;
 8000e26:	4b6e      	ldr	r3, [pc, #440]	@ (8000fe0 <main+0x25c>)
 8000e28:	4a6f      	ldr	r2, [pc, #444]	@ (8000fe8 <main+0x264>)
 8000e2a:	621a      	str	r2, [r3, #32]
  arm_pid_init_f32(&PID2, 0);
 8000e2c:	2100      	movs	r1, #0
 8000e2e:	486c      	ldr	r0, [pc, #432]	@ (8000fe0 <main+0x25c>)
 8000e30:	f008 fb6e 	bl	8009510 <arm_pid_init_f32>

  UARTInterruptConfig();
 8000e34:	f001 f8f2 	bl	800201c <UARTInterruptConfig>
  _micros = 0;
 8000e38:	496c      	ldr	r1, [pc, #432]	@ (8000fec <main+0x268>)
 8000e3a:	f04f 0200 	mov.w	r2, #0
 8000e3e:	f04f 0300 	mov.w	r3, #0
 8000e42:	e9c1 2300 	strd	r2, r3, [r1]
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  if (state == 0) //L298N Driver Control
 8000e46:	4b6a      	ldr	r3, [pc, #424]	@ (8000ff0 <main+0x26c>)
 8000e48:	781b      	ldrb	r3, [r3, #0]
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d115      	bne.n	8000e7a <main+0xf6>
	  {
		  static uint32_t timestamp = 0;
		  if(timestamp < HAL_GetTick())
 8000e4e:	f001 fc0d 	bl	800266c <HAL_GetTick>
 8000e52:	4602      	mov	r2, r0
 8000e54:	4b67      	ldr	r3, [pc, #412]	@ (8000ff4 <main+0x270>)
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	429a      	cmp	r2, r3
 8000e5a:	d9f4      	bls.n	8000e46 <main+0xc2>
		  {
			  timestamp = HAL_GetTick() + 1; //1000 Hz
 8000e5c:	f001 fc06 	bl	800266c <HAL_GetTick>
 8000e60:	4603      	mov	r3, r0
 8000e62:	3301      	adds	r3, #1
 8000e64:	4a63      	ldr	r2, [pc, #396]	@ (8000ff4 <main+0x270>)
 8000e66:	6013      	str	r3, [r2, #0]

			  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 1);
 8000e68:	2201      	movs	r2, #1
 8000e6a:	2120      	movs	r1, #32
 8000e6c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e70:	f003 fe44 	bl	8004afc <HAL_GPIO_WritePin>
			  MotorControl(); //L298N
 8000e74:	f000 fcfc 	bl	8001870 <MotorControl>
 8000e78:	e7e5      	b.n	8000e46 <main+0xc2>
		  }
	  }

	  else if (state == 1) //DRV8833 Driver Control
 8000e7a:	4b5d      	ldr	r3, [pc, #372]	@ (8000ff0 <main+0x26c>)
 8000e7c:	781b      	ldrb	r3, [r3, #0]
 8000e7e:	2b01      	cmp	r3, #1
 8000e80:	d115      	bne.n	8000eae <main+0x12a>
	  {
		  static uint32_t timestamp = 0;
		  if(timestamp < HAL_GetTick())
 8000e82:	f001 fbf3 	bl	800266c <HAL_GetTick>
 8000e86:	4602      	mov	r2, r0
 8000e88:	4b5b      	ldr	r3, [pc, #364]	@ (8000ff8 <main+0x274>)
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	429a      	cmp	r2, r3
 8000e8e:	d9da      	bls.n	8000e46 <main+0xc2>
		  {
			  timestamp = HAL_GetTick() + 1;//1000 Hz
 8000e90:	f001 fbec 	bl	800266c <HAL_GetTick>
 8000e94:	4603      	mov	r3, r0
 8000e96:	3301      	adds	r3, #1
 8000e98:	4a57      	ldr	r2, [pc, #348]	@ (8000ff8 <main+0x274>)
 8000e9a:	6013      	str	r3, [r2, #0]

			  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 0);
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	2120      	movs	r1, #32
 8000ea0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ea4:	f003 fe2a 	bl	8004afc <HAL_GPIO_WritePin>
			  MotorControl2(); //DRV8833
 8000ea8:	f000 fe2a 	bl	8001b00 <MotorControl2>
 8000eac:	e7cb      	b.n	8000e46 <main+0xc2>
		  }
	  }

	  else if (state == 2) //PWM Waijung Control L298N
 8000eae:	4b50      	ldr	r3, [pc, #320]	@ (8000ff0 <main+0x26c>)
 8000eb0:	781b      	ldrb	r3, [r3, #0]
 8000eb2:	2b02      	cmp	r3, #2
 8000eb4:	d1c7      	bne.n	8000e46 <main+0xc2>
	  {
		  static uint32_t timestamp2 = 0; //Waijung Time Control
		  static uint32_t timestampLED = 0; //LED Time Control
		  static uint32_t timestampMOR = 0; //Motor Time Control

		  currentTime = micros(); //Time Counter for Waijung
 8000eb6:	f001 f897 	bl	8001fe8 <micros>
 8000eba:	4602      	mov	r2, r0
 8000ebc:	460b      	mov	r3, r1
 8000ebe:	494f      	ldr	r1, [pc, #316]	@ (8000ffc <main+0x278>)
 8000ec0:	e9c1 2300 	strd	r2, r3, [r1]
		  currentTimeLED = micros(); //Time Counter for LED
 8000ec4:	f001 f890 	bl	8001fe8 <micros>
 8000ec8:	4602      	mov	r2, r0
 8000eca:	460b      	mov	r3, r1
 8000ecc:	494c      	ldr	r1, [pc, #304]	@ (8001000 <main+0x27c>)
 8000ece:	e9c1 2300 	strd	r2, r3, [r1]

		  //Map Rx Data to PWM
		  PWMDrive = (int16_t)(Rx[2]<< 8)+Rx[1];
 8000ed2:	4b4c      	ldr	r3, [pc, #304]	@ (8001004 <main+0x280>)
 8000ed4:	789b      	ldrb	r3, [r3, #2]
 8000ed6:	021b      	lsls	r3, r3, #8
 8000ed8:	b21b      	sxth	r3, r3
 8000eda:	461a      	mov	r2, r3
 8000edc:	4b49      	ldr	r3, [pc, #292]	@ (8001004 <main+0x280>)
 8000ede:	785b      	ldrb	r3, [r3, #1]
 8000ee0:	4413      	add	r3, r2
 8000ee2:	4a49      	ldr	r2, [pc, #292]	@ (8001008 <main+0x284>)
 8000ee4:	6013      	str	r3, [r2, #0]

		  if(currentTime > timestamp2)
 8000ee6:	4b49      	ldr	r3, [pc, #292]	@ (800100c <main+0x288>)
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	2200      	movs	r2, #0
 8000eec:	461c      	mov	r4, r3
 8000eee:	4615      	mov	r5, r2
 8000ef0:	4b42      	ldr	r3, [pc, #264]	@ (8000ffc <main+0x278>)
 8000ef2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ef6:	4294      	cmp	r4, r2
 8000ef8:	eb75 0303 	sbcs.w	r3, r5, r3
 8000efc:	d233      	bcs.n	8000f66 <main+0x1e2>
		  {
			  timestamp2 = currentTime + 5000; //us 200 Hz
 8000efe:	4b3f      	ldr	r3, [pc, #252]	@ (8000ffc <main+0x278>)
 8000f00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f04:	4613      	mov	r3, r2
 8000f06:	f503 539c 	add.w	r3, r3, #4992	@ 0x1380
 8000f0a:	3308      	adds	r3, #8
 8000f0c:	4a3f      	ldr	r2, [pc, #252]	@ (800100c <main+0x288>)
 8000f0e:	6013      	str	r3, [r2, #0]

			  if(timestamp2 > 4294967296) timestamp2 = 0; //Counter Reset Overflow

			  dataSend = fabs(ADC_Average[0]);
 8000f10:	4b3f      	ldr	r3, [pc, #252]	@ (8001010 <main+0x28c>)
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	4618      	mov	r0, r3
 8000f16:	f7ff fad1 	bl	80004bc <__aeabi_i2d>
 8000f1a:	4602      	mov	r2, r0
 8000f1c:	460b      	mov	r3, r1
 8000f1e:	4692      	mov	sl, r2
 8000f20:	f023 4b00 	bic.w	fp, r3, #2147483648	@ 0x80000000
 8000f24:	4650      	mov	r0, sl
 8000f26:	4659      	mov	r1, fp
 8000f28:	f7ff fd44 	bl	80009b4 <__aeabi_d2uiz>
 8000f2c:	4603      	mov	r3, r0
 8000f2e:	b29a      	uxth	r2, r3
 8000f30:	4b38      	ldr	r3, [pc, #224]	@ (8001014 <main+0x290>)
 8000f32:	801a      	strh	r2, [r3, #0]

			  dataBytes[0] = header; // Header byte
 8000f34:	4b38      	ldr	r3, [pc, #224]	@ (8001018 <main+0x294>)
 8000f36:	781a      	ldrb	r2, [r3, #0]
 8000f38:	4b38      	ldr	r3, [pc, #224]	@ (800101c <main+0x298>)
 8000f3a:	701a      	strb	r2, [r3, #0]
			  dataBytes[1] = (uint8_t)(dataSend & 0xFF); // Lower byte
 8000f3c:	4b35      	ldr	r3, [pc, #212]	@ (8001014 <main+0x290>)
 8000f3e:	881b      	ldrh	r3, [r3, #0]
 8000f40:	b2da      	uxtb	r2, r3
 8000f42:	4b36      	ldr	r3, [pc, #216]	@ (800101c <main+0x298>)
 8000f44:	705a      	strb	r2, [r3, #1]
			  dataBytes[2] = (uint8_t)((dataSend >> 8) & 0xFF); // Upper byte
 8000f46:	4b33      	ldr	r3, [pc, #204]	@ (8001014 <main+0x290>)
 8000f48:	881b      	ldrh	r3, [r3, #0]
 8000f4a:	0a1b      	lsrs	r3, r3, #8
 8000f4c:	b29b      	uxth	r3, r3
 8000f4e:	b2da      	uxtb	r2, r3
 8000f50:	4b32      	ldr	r3, [pc, #200]	@ (800101c <main+0x298>)
 8000f52:	709a      	strb	r2, [r3, #2]
			  dataBytes[3] = 0x0A;
 8000f54:	4b31      	ldr	r3, [pc, #196]	@ (800101c <main+0x298>)
 8000f56:	220a      	movs	r2, #10
 8000f58:	70da      	strb	r2, [r3, #3]

			  HAL_UART_Transmit(&hlpuart1, dataBytes, sizeof(dataBytes), 10);
 8000f5a:	230a      	movs	r3, #10
 8000f5c:	2204      	movs	r2, #4
 8000f5e:	492f      	ldr	r1, [pc, #188]	@ (800101c <main+0x298>)
 8000f60:	482f      	ldr	r0, [pc, #188]	@ (8001020 <main+0x29c>)
 8000f62:	f006 f9f9 	bl	8007358 <HAL_UART_Transmit>
		  }

		  if(timestampMOR < HAL_GetTick()) //Motor Control from Waijung PWM
 8000f66:	f001 fb81 	bl	800266c <HAL_GetTick>
 8000f6a:	4602      	mov	r2, r0
 8000f6c:	4b2d      	ldr	r3, [pc, #180]	@ (8001024 <main+0x2a0>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	429a      	cmp	r2, r3
 8000f72:	d907      	bls.n	8000f84 <main+0x200>
		  {
			  timestampMOR = HAL_GetTick() + 1; //1000Hz
 8000f74:	f001 fb7a 	bl	800266c <HAL_GetTick>
 8000f78:	4603      	mov	r3, r0
 8000f7a:	3301      	adds	r3, #1
 8000f7c:	4a29      	ldr	r2, [pc, #164]	@ (8001024 <main+0x2a0>)
 8000f7e:	6013      	str	r3, [r2, #0]
			  MotorControl3();
 8000f80:	f000 ff2e 	bl	8001de0 <MotorControl3>
		  }
		  if(currentTimeLED > timestampLED) //LED Constance Frequency 0.5 s
 8000f84:	4b28      	ldr	r3, [pc, #160]	@ (8001028 <main+0x2a4>)
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	2200      	movs	r2, #0
 8000f8a:	4698      	mov	r8, r3
 8000f8c:	4691      	mov	r9, r2
 8000f8e:	4b1c      	ldr	r3, [pc, #112]	@ (8001000 <main+0x27c>)
 8000f90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f94:	4590      	cmp	r8, r2
 8000f96:	eb79 0303 	sbcs.w	r3, r9, r3
 8000f9a:	f4bf af54 	bcs.w	8000e46 <main+0xc2>
		  {
			  timestampLED = currentTime + 500; //us
 8000f9e:	4b17      	ldr	r3, [pc, #92]	@ (8000ffc <main+0x278>)
 8000fa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fa4:	4613      	mov	r3, r2
 8000fa6:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8000faa:	4a1f      	ldr	r2, [pc, #124]	@ (8001028 <main+0x2a4>)
 8000fac:	6013      	str	r3, [r2, #0]
			  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8000fae:	2120      	movs	r1, #32
 8000fb0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000fb4:	f003 fdba 	bl	8004b2c <HAL_GPIO_TogglePin>
	  if (state == 0) //L298N Driver Control
 8000fb8:	e745      	b.n	8000e46 <main+0xc2>
 8000fba:	bf00      	nop
 8000fbc:	20000194 	.word	0x20000194
 8000fc0:	200001e0 	.word	0x200001e0
 8000fc4:	2000022c 	.word	0x2000022c
 8000fc8:	20000278 	.word	0x20000278
 8000fcc:	20000034 	.word	0x20000034
 8000fd0:	200002d8 	.word	0x200002d8
 8000fd4:	20000320 	.word	0x20000320
 8000fd8:	40551eb8 	.word	0x40551eb8
 8000fdc:	3d889a02 	.word	0x3d889a02
 8000fe0:	20000344 	.word	0x20000344
 8000fe4:	3dcccccd 	.word	0x3dcccccd
 8000fe8:	3d4ccccd 	.word	0x3d4ccccd
 8000fec:	20000388 	.word	0x20000388
 8000ff0:	200002c4 	.word	0x200002c4
 8000ff4:	20000390 	.word	0x20000390
 8000ff8:	20000394 	.word	0x20000394
 8000ffc:	200002c8 	.word	0x200002c8
 8001000:	200002d0 	.word	0x200002d0
 8001004:	20000374 	.word	0x20000374
 8001008:	2000037c 	.word	0x2000037c
 800100c:	20000398 	.word	0x20000398
 8001010:	20000300 	.word	0x20000300
 8001014:	2000000a 	.word	0x2000000a
 8001018:	20000008 	.word	0x20000008
 800101c:	20000380 	.word	0x20000380
 8001020:	20000100 	.word	0x20000100
 8001024:	2000039c 	.word	0x2000039c
 8001028:	200003a0 	.word	0x200003a0

0800102c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b094      	sub	sp, #80	@ 0x50
 8001030:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001032:	f107 0318 	add.w	r3, r7, #24
 8001036:	2238      	movs	r2, #56	@ 0x38
 8001038:	2100      	movs	r1, #0
 800103a:	4618      	mov	r0, r3
 800103c:	f008 fa9e 	bl	800957c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001040:	1d3b      	adds	r3, r7, #4
 8001042:	2200      	movs	r2, #0
 8001044:	601a      	str	r2, [r3, #0]
 8001046:	605a      	str	r2, [r3, #4]
 8001048:	609a      	str	r2, [r3, #8]
 800104a:	60da      	str	r2, [r3, #12]
 800104c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800104e:	2000      	movs	r0, #0
 8001050:	f003 fd9e 	bl	8004b90 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001054:	2302      	movs	r3, #2
 8001056:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001058:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800105c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800105e:	2340      	movs	r3, #64	@ 0x40
 8001060:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001062:	2302      	movs	r3, #2
 8001064:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001066:	2302      	movs	r3, #2
 8001068:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 800106a:	2304      	movs	r3, #4
 800106c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 800106e:	2355      	movs	r3, #85	@ 0x55
 8001070:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001072:	2302      	movs	r3, #2
 8001074:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001076:	2302      	movs	r3, #2
 8001078:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800107a:	2302      	movs	r3, #2
 800107c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800107e:	f107 0318 	add.w	r3, r7, #24
 8001082:	4618      	mov	r0, r3
 8001084:	f003 fe38 	bl	8004cf8 <HAL_RCC_OscConfig>
 8001088:	4603      	mov	r3, r0
 800108a:	2b00      	cmp	r3, #0
 800108c:	d001      	beq.n	8001092 <SystemClock_Config+0x66>
  {
    Error_Handler();
 800108e:	f001 f813 	bl	80020b8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001092:	230f      	movs	r3, #15
 8001094:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001096:	2303      	movs	r3, #3
 8001098:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800109a:	2300      	movs	r3, #0
 800109c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800109e:	2300      	movs	r3, #0
 80010a0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010a2:	2300      	movs	r3, #0
 80010a4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80010a6:	1d3b      	adds	r3, r7, #4
 80010a8:	2104      	movs	r1, #4
 80010aa:	4618      	mov	r0, r3
 80010ac:	f004 f936 	bl	800531c <HAL_RCC_ClockConfig>
 80010b0:	4603      	mov	r3, r0
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d001      	beq.n	80010ba <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80010b6:	f000 ffff 	bl	80020b8 <Error_Handler>
  }
}
 80010ba:	bf00      	nop
 80010bc:	3750      	adds	r7, #80	@ 0x50
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd80      	pop	{r7, pc}
	...

080010c4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b08c      	sub	sp, #48	@ 0x30
 80010c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80010ca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010ce:	2200      	movs	r2, #0
 80010d0:	601a      	str	r2, [r3, #0]
 80010d2:	605a      	str	r2, [r3, #4]
 80010d4:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80010d6:	1d3b      	adds	r3, r7, #4
 80010d8:	2220      	movs	r2, #32
 80010da:	2100      	movs	r1, #0
 80010dc:	4618      	mov	r0, r3
 80010de:	f008 fa4d 	bl	800957c <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80010e2:	4b3a      	ldr	r3, [pc, #232]	@ (80011cc <MX_ADC1_Init+0x108>)
 80010e4:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80010e8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80010ea:	4b38      	ldr	r3, [pc, #224]	@ (80011cc <MX_ADC1_Init+0x108>)
 80010ec:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80010f0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80010f2:	4b36      	ldr	r3, [pc, #216]	@ (80011cc <MX_ADC1_Init+0x108>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80010f8:	4b34      	ldr	r3, [pc, #208]	@ (80011cc <MX_ADC1_Init+0x108>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 80010fe:	4b33      	ldr	r3, [pc, #204]	@ (80011cc <MX_ADC1_Init+0x108>)
 8001100:	2200      	movs	r2, #0
 8001102:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001104:	4b31      	ldr	r3, [pc, #196]	@ (80011cc <MX_ADC1_Init+0x108>)
 8001106:	2201      	movs	r2, #1
 8001108:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800110a:	4b30      	ldr	r3, [pc, #192]	@ (80011cc <MX_ADC1_Init+0x108>)
 800110c:	2204      	movs	r2, #4
 800110e:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001110:	4b2e      	ldr	r3, [pc, #184]	@ (80011cc <MX_ADC1_Init+0x108>)
 8001112:	2200      	movs	r2, #0
 8001114:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001116:	4b2d      	ldr	r3, [pc, #180]	@ (80011cc <MX_ADC1_Init+0x108>)
 8001118:	2200      	movs	r2, #0
 800111a:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 2;
 800111c:	4b2b      	ldr	r3, [pc, #172]	@ (80011cc <MX_ADC1_Init+0x108>)
 800111e:	2202      	movs	r2, #2
 8001120:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001122:	4b2a      	ldr	r3, [pc, #168]	@ (80011cc <MX_ADC1_Init+0x108>)
 8001124:	2200      	movs	r2, #0
 8001126:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T3_TRGO;
 800112a:	4b28      	ldr	r3, [pc, #160]	@ (80011cc <MX_ADC1_Init+0x108>)
 800112c:	f44f 6290 	mov.w	r2, #1152	@ 0x480
 8001130:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8001132:	4b26      	ldr	r3, [pc, #152]	@ (80011cc <MX_ADC1_Init+0x108>)
 8001134:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001138:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800113a:	4b24      	ldr	r3, [pc, #144]	@ (80011cc <MX_ADC1_Init+0x108>)
 800113c:	2201      	movs	r2, #1
 800113e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001142:	4b22      	ldr	r3, [pc, #136]	@ (80011cc <MX_ADC1_Init+0x108>)
 8001144:	2200      	movs	r2, #0
 8001146:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8001148:	4b20      	ldr	r3, [pc, #128]	@ (80011cc <MX_ADC1_Init+0x108>)
 800114a:	2200      	movs	r2, #0
 800114c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001150:	481e      	ldr	r0, [pc, #120]	@ (80011cc <MX_ADC1_Init+0x108>)
 8001152:	f001 fcdb 	bl	8002b0c <HAL_ADC_Init>
 8001156:	4603      	mov	r3, r0
 8001158:	2b00      	cmp	r3, #0
 800115a:	d001      	beq.n	8001160 <MX_ADC1_Init+0x9c>
  {
    Error_Handler();
 800115c:	f000 ffac 	bl	80020b8 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001160:	2300      	movs	r3, #0
 8001162:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001164:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001168:	4619      	mov	r1, r3
 800116a:	4818      	ldr	r0, [pc, #96]	@ (80011cc <MX_ADC1_Init+0x108>)
 800116c:	f002 fdfa 	bl	8003d64 <HAL_ADCEx_MultiModeConfigChannel>
 8001170:	4603      	mov	r3, r0
 8001172:	2b00      	cmp	r3, #0
 8001174:	d001      	beq.n	800117a <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 8001176:	f000 ff9f 	bl	80020b8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800117a:	4b15      	ldr	r3, [pc, #84]	@ (80011d0 <MX_ADC1_Init+0x10c>)
 800117c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800117e:	2306      	movs	r3, #6
 8001180:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8001182:	2307      	movs	r3, #7
 8001184:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001186:	237f      	movs	r3, #127	@ 0x7f
 8001188:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800118a:	2304      	movs	r3, #4
 800118c:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800118e:	2300      	movs	r3, #0
 8001190:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001192:	1d3b      	adds	r3, r7, #4
 8001194:	4619      	mov	r1, r3
 8001196:	480d      	ldr	r0, [pc, #52]	@ (80011cc <MX_ADC1_Init+0x108>)
 8001198:	f001 ff66 	bl	8003068 <HAL_ADC_ConfigChannel>
 800119c:	4603      	mov	r3, r0
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d001      	beq.n	80011a6 <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 80011a2:	f000 ff89 	bl	80020b8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80011a6:	4b0b      	ldr	r3, [pc, #44]	@ (80011d4 <MX_ADC1_Init+0x110>)
 80011a8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80011aa:	230c      	movs	r3, #12
 80011ac:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80011ae:	1d3b      	adds	r3, r7, #4
 80011b0:	4619      	mov	r1, r3
 80011b2:	4806      	ldr	r0, [pc, #24]	@ (80011cc <MX_ADC1_Init+0x108>)
 80011b4:	f001 ff58 	bl	8003068 <HAL_ADC_ConfigChannel>
 80011b8:	4603      	mov	r3, r0
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d001      	beq.n	80011c2 <MX_ADC1_Init+0xfe>
  {
    Error_Handler();
 80011be:	f000 ff7b 	bl	80020b8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80011c2:	bf00      	nop
 80011c4:	3730      	adds	r7, #48	@ 0x30
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bd80      	pop	{r7, pc}
 80011ca:	bf00      	nop
 80011cc:	20000034 	.word	0x20000034
 80011d0:	04300002 	.word	0x04300002
 80011d4:	08600004 	.word	0x08600004

080011d8 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 80011dc:	4b21      	ldr	r3, [pc, #132]	@ (8001264 <MX_LPUART1_UART_Init+0x8c>)
 80011de:	4a22      	ldr	r2, [pc, #136]	@ (8001268 <MX_LPUART1_UART_Init+0x90>)
 80011e0:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 80011e2:	4b20      	ldr	r3, [pc, #128]	@ (8001264 <MX_LPUART1_UART_Init+0x8c>)
 80011e4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80011e8:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80011ea:	4b1e      	ldr	r3, [pc, #120]	@ (8001264 <MX_LPUART1_UART_Init+0x8c>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80011f0:	4b1c      	ldr	r3, [pc, #112]	@ (8001264 <MX_LPUART1_UART_Init+0x8c>)
 80011f2:	2200      	movs	r2, #0
 80011f4:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 80011f6:	4b1b      	ldr	r3, [pc, #108]	@ (8001264 <MX_LPUART1_UART_Init+0x8c>)
 80011f8:	2200      	movs	r2, #0
 80011fa:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80011fc:	4b19      	ldr	r3, [pc, #100]	@ (8001264 <MX_LPUART1_UART_Init+0x8c>)
 80011fe:	220c      	movs	r2, #12
 8001200:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001202:	4b18      	ldr	r3, [pc, #96]	@ (8001264 <MX_LPUART1_UART_Init+0x8c>)
 8001204:	2200      	movs	r2, #0
 8001206:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001208:	4b16      	ldr	r3, [pc, #88]	@ (8001264 <MX_LPUART1_UART_Init+0x8c>)
 800120a:	2200      	movs	r2, #0
 800120c:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800120e:	4b15      	ldr	r3, [pc, #84]	@ (8001264 <MX_LPUART1_UART_Init+0x8c>)
 8001210:	2200      	movs	r2, #0
 8001212:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001214:	4b13      	ldr	r3, [pc, #76]	@ (8001264 <MX_LPUART1_UART_Init+0x8c>)
 8001216:	2200      	movs	r2, #0
 8001218:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 800121a:	4812      	ldr	r0, [pc, #72]	@ (8001264 <MX_LPUART1_UART_Init+0x8c>)
 800121c:	f006 f84c 	bl	80072b8 <HAL_UART_Init>
 8001220:	4603      	mov	r3, r0
 8001222:	2b00      	cmp	r3, #0
 8001224:	d001      	beq.n	800122a <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 8001226:	f000 ff47 	bl	80020b8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800122a:	2100      	movs	r1, #0
 800122c:	480d      	ldr	r0, [pc, #52]	@ (8001264 <MX_LPUART1_UART_Init+0x8c>)
 800122e:	f008 f8a4 	bl	800937a <HAL_UARTEx_SetTxFifoThreshold>
 8001232:	4603      	mov	r3, r0
 8001234:	2b00      	cmp	r3, #0
 8001236:	d001      	beq.n	800123c <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 8001238:	f000 ff3e 	bl	80020b8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800123c:	2100      	movs	r1, #0
 800123e:	4809      	ldr	r0, [pc, #36]	@ (8001264 <MX_LPUART1_UART_Init+0x8c>)
 8001240:	f008 f8d9 	bl	80093f6 <HAL_UARTEx_SetRxFifoThreshold>
 8001244:	4603      	mov	r3, r0
 8001246:	2b00      	cmp	r3, #0
 8001248:	d001      	beq.n	800124e <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 800124a:	f000 ff35 	bl	80020b8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 800124e:	4805      	ldr	r0, [pc, #20]	@ (8001264 <MX_LPUART1_UART_Init+0x8c>)
 8001250:	f008 f85a 	bl	8009308 <HAL_UARTEx_DisableFifoMode>
 8001254:	4603      	mov	r3, r0
 8001256:	2b00      	cmp	r3, #0
 8001258:	d001      	beq.n	800125e <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 800125a:	f000 ff2d 	bl	80020b8 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 800125e:	bf00      	nop
 8001260:	bd80      	pop	{r7, pc}
 8001262:	bf00      	nop
 8001264:	20000100 	.word	0x20000100
 8001268:	40008000 	.word	0x40008000

0800126c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b088      	sub	sp, #32
 8001270:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001272:	f107 0310 	add.w	r3, r7, #16
 8001276:	2200      	movs	r2, #0
 8001278:	601a      	str	r2, [r3, #0]
 800127a:	605a      	str	r2, [r3, #4]
 800127c:	609a      	str	r2, [r3, #8]
 800127e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001280:	1d3b      	adds	r3, r7, #4
 8001282:	2200      	movs	r2, #0
 8001284:	601a      	str	r2, [r3, #0]
 8001286:	605a      	str	r2, [r3, #4]
 8001288:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800128a:	4b1d      	ldr	r3, [pc, #116]	@ (8001300 <MX_TIM3_Init+0x94>)
 800128c:	4a1d      	ldr	r2, [pc, #116]	@ (8001304 <MX_TIM3_Init+0x98>)
 800128e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 169;
 8001290:	4b1b      	ldr	r3, [pc, #108]	@ (8001300 <MX_TIM3_Init+0x94>)
 8001292:	22a9      	movs	r2, #169	@ 0xa9
 8001294:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001296:	4b1a      	ldr	r3, [pc, #104]	@ (8001300 <MX_TIM3_Init+0x94>)
 8001298:	2200      	movs	r2, #0
 800129a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 800129c:	4b18      	ldr	r3, [pc, #96]	@ (8001300 <MX_TIM3_Init+0x94>)
 800129e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80012a2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012a4:	4b16      	ldr	r3, [pc, #88]	@ (8001300 <MX_TIM3_Init+0x94>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012aa:	4b15      	ldr	r3, [pc, #84]	@ (8001300 <MX_TIM3_Init+0x94>)
 80012ac:	2200      	movs	r2, #0
 80012ae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80012b0:	4813      	ldr	r0, [pc, #76]	@ (8001300 <MX_TIM3_Init+0x94>)
 80012b2:	f004 fc9d 	bl	8005bf0 <HAL_TIM_Base_Init>
 80012b6:	4603      	mov	r3, r0
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d001      	beq.n	80012c0 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 80012bc:	f000 fefc 	bl	80020b8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80012c0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80012c4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80012c6:	f107 0310 	add.w	r3, r7, #16
 80012ca:	4619      	mov	r1, r3
 80012cc:	480c      	ldr	r0, [pc, #48]	@ (8001300 <MX_TIM3_Init+0x94>)
 80012ce:	f005 f913 	bl	80064f8 <HAL_TIM_ConfigClockSource>
 80012d2:	4603      	mov	r3, r0
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d001      	beq.n	80012dc <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 80012d8:	f000 feee 	bl	80020b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80012dc:	2320      	movs	r3, #32
 80012de:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012e0:	2300      	movs	r3, #0
 80012e2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80012e4:	1d3b      	adds	r3, r7, #4
 80012e6:	4619      	mov	r1, r3
 80012e8:	4805      	ldr	r0, [pc, #20]	@ (8001300 <MX_TIM3_Init+0x94>)
 80012ea:	f005 febb 	bl	8007064 <HAL_TIMEx_MasterConfigSynchronization>
 80012ee:	4603      	mov	r3, r0
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d001      	beq.n	80012f8 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 80012f4:	f000 fee0 	bl	80020b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80012f8:	bf00      	nop
 80012fa:	3720      	adds	r7, #32
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bd80      	pop	{r7, pc}
 8001300:	20000194 	.word	0x20000194
 8001304:	40000400 	.word	0x40000400

08001308 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b08c      	sub	sp, #48	@ 0x30
 800130c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800130e:	f107 030c 	add.w	r3, r7, #12
 8001312:	2224      	movs	r2, #36	@ 0x24
 8001314:	2100      	movs	r1, #0
 8001316:	4618      	mov	r0, r3
 8001318:	f008 f930 	bl	800957c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800131c:	463b      	mov	r3, r7
 800131e:	2200      	movs	r2, #0
 8001320:	601a      	str	r2, [r3, #0]
 8001322:	605a      	str	r2, [r3, #4]
 8001324:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001326:	4b21      	ldr	r3, [pc, #132]	@ (80013ac <MX_TIM4_Init+0xa4>)
 8001328:	4a21      	ldr	r2, [pc, #132]	@ (80013b0 <MX_TIM4_Init+0xa8>)
 800132a:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800132c:	4b1f      	ldr	r3, [pc, #124]	@ (80013ac <MX_TIM4_Init+0xa4>)
 800132e:	2200      	movs	r2, #0
 8001330:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001332:	4b1e      	ldr	r3, [pc, #120]	@ (80013ac <MX_TIM4_Init+0xa4>)
 8001334:	2200      	movs	r2, #0
 8001336:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 3071;
 8001338:	4b1c      	ldr	r3, [pc, #112]	@ (80013ac <MX_TIM4_Init+0xa4>)
 800133a:	f640 32ff 	movw	r2, #3071	@ 0xbff
 800133e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001340:	4b1a      	ldr	r3, [pc, #104]	@ (80013ac <MX_TIM4_Init+0xa4>)
 8001342:	2200      	movs	r2, #0
 8001344:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001346:	4b19      	ldr	r3, [pc, #100]	@ (80013ac <MX_TIM4_Init+0xa4>)
 8001348:	2200      	movs	r2, #0
 800134a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800134c:	2303      	movs	r3, #3
 800134e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001350:	2300      	movs	r3, #0
 8001352:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001354:	2301      	movs	r3, #1
 8001356:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001358:	2300      	movs	r3, #0
 800135a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800135c:	2300      	movs	r3, #0
 800135e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001360:	2300      	movs	r3, #0
 8001362:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001364:	2301      	movs	r3, #1
 8001366:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001368:	2300      	movs	r3, #0
 800136a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 800136c:	2300      	movs	r3, #0
 800136e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8001370:	f107 030c 	add.w	r3, r7, #12
 8001374:	4619      	mov	r1, r3
 8001376:	480d      	ldr	r0, [pc, #52]	@ (80013ac <MX_TIM4_Init+0xa4>)
 8001378:	f004 fe76 	bl	8006068 <HAL_TIM_Encoder_Init>
 800137c:	4603      	mov	r3, r0
 800137e:	2b00      	cmp	r3, #0
 8001380:	d001      	beq.n	8001386 <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 8001382:	f000 fe99 	bl	80020b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001386:	2300      	movs	r3, #0
 8001388:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800138a:	2300      	movs	r3, #0
 800138c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800138e:	463b      	mov	r3, r7
 8001390:	4619      	mov	r1, r3
 8001392:	4806      	ldr	r0, [pc, #24]	@ (80013ac <MX_TIM4_Init+0xa4>)
 8001394:	f005 fe66 	bl	8007064 <HAL_TIMEx_MasterConfigSynchronization>
 8001398:	4603      	mov	r3, r0
 800139a:	2b00      	cmp	r3, #0
 800139c:	d001      	beq.n	80013a2 <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 800139e:	f000 fe8b 	bl	80020b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80013a2:	bf00      	nop
 80013a4:	3730      	adds	r7, #48	@ 0x30
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bd80      	pop	{r7, pc}
 80013aa:	bf00      	nop
 80013ac:	200001e0 	.word	0x200001e0
 80013b0:	40000800 	.word	0x40000800

080013b4 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b088      	sub	sp, #32
 80013b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013ba:	f107 0310 	add.w	r3, r7, #16
 80013be:	2200      	movs	r2, #0
 80013c0:	601a      	str	r2, [r3, #0]
 80013c2:	605a      	str	r2, [r3, #4]
 80013c4:	609a      	str	r2, [r3, #8]
 80013c6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013c8:	1d3b      	adds	r3, r7, #4
 80013ca:	2200      	movs	r2, #0
 80013cc:	601a      	str	r2, [r3, #0]
 80013ce:	605a      	str	r2, [r3, #4]
 80013d0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80013d2:	4b1d      	ldr	r3, [pc, #116]	@ (8001448 <MX_TIM5_Init+0x94>)
 80013d4:	4a1d      	ldr	r2, [pc, #116]	@ (800144c <MX_TIM5_Init+0x98>)
 80013d6:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 169;
 80013d8:	4b1b      	ldr	r3, [pc, #108]	@ (8001448 <MX_TIM5_Init+0x94>)
 80013da:	22a9      	movs	r2, #169	@ 0xa9
 80013dc:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013de:	4b1a      	ldr	r3, [pc, #104]	@ (8001448 <MX_TIM5_Init+0x94>)
 80013e0:	2200      	movs	r2, #0
 80013e2:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 80013e4:	4b18      	ldr	r3, [pc, #96]	@ (8001448 <MX_TIM5_Init+0x94>)
 80013e6:	f04f 32ff 	mov.w	r2, #4294967295
 80013ea:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013ec:	4b16      	ldr	r3, [pc, #88]	@ (8001448 <MX_TIM5_Init+0x94>)
 80013ee:	2200      	movs	r2, #0
 80013f0:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013f2:	4b15      	ldr	r3, [pc, #84]	@ (8001448 <MX_TIM5_Init+0x94>)
 80013f4:	2200      	movs	r2, #0
 80013f6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80013f8:	4813      	ldr	r0, [pc, #76]	@ (8001448 <MX_TIM5_Init+0x94>)
 80013fa:	f004 fbf9 	bl	8005bf0 <HAL_TIM_Base_Init>
 80013fe:	4603      	mov	r3, r0
 8001400:	2b00      	cmp	r3, #0
 8001402:	d001      	beq.n	8001408 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8001404:	f000 fe58 	bl	80020b8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001408:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800140c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800140e:	f107 0310 	add.w	r3, r7, #16
 8001412:	4619      	mov	r1, r3
 8001414:	480c      	ldr	r0, [pc, #48]	@ (8001448 <MX_TIM5_Init+0x94>)
 8001416:	f005 f86f 	bl	80064f8 <HAL_TIM_ConfigClockSource>
 800141a:	4603      	mov	r3, r0
 800141c:	2b00      	cmp	r3, #0
 800141e:	d001      	beq.n	8001424 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8001420:	f000 fe4a 	bl	80020b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001424:	2300      	movs	r3, #0
 8001426:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001428:	2300      	movs	r3, #0
 800142a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800142c:	1d3b      	adds	r3, r7, #4
 800142e:	4619      	mov	r1, r3
 8001430:	4805      	ldr	r0, [pc, #20]	@ (8001448 <MX_TIM5_Init+0x94>)
 8001432:	f005 fe17 	bl	8007064 <HAL_TIMEx_MasterConfigSynchronization>
 8001436:	4603      	mov	r3, r0
 8001438:	2b00      	cmp	r3, #0
 800143a:	d001      	beq.n	8001440 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 800143c:	f000 fe3c 	bl	80020b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001440:	bf00      	nop
 8001442:	3720      	adds	r7, #32
 8001444:	46bd      	mov	sp, r7
 8001446:	bd80      	pop	{r7, pc}
 8001448:	2000022c 	.word	0x2000022c
 800144c:	40000c00 	.word	0x40000c00

08001450 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b09c      	sub	sp, #112	@ 0x70
 8001454:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001456:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 800145a:	2200      	movs	r2, #0
 800145c:	601a      	str	r2, [r3, #0]
 800145e:	605a      	str	r2, [r3, #4]
 8001460:	609a      	str	r2, [r3, #8]
 8001462:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001464:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001468:	2200      	movs	r2, #0
 800146a:	601a      	str	r2, [r3, #0]
 800146c:	605a      	str	r2, [r3, #4]
 800146e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001470:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001474:	2200      	movs	r2, #0
 8001476:	601a      	str	r2, [r3, #0]
 8001478:	605a      	str	r2, [r3, #4]
 800147a:	609a      	str	r2, [r3, #8]
 800147c:	60da      	str	r2, [r3, #12]
 800147e:	611a      	str	r2, [r3, #16]
 8001480:	615a      	str	r2, [r3, #20]
 8001482:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001484:	1d3b      	adds	r3, r7, #4
 8001486:	2234      	movs	r2, #52	@ 0x34
 8001488:	2100      	movs	r1, #0
 800148a:	4618      	mov	r0, r3
 800148c:	f008 f876 	bl	800957c <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001490:	4b51      	ldr	r3, [pc, #324]	@ (80015d8 <MX_TIM8_Init+0x188>)
 8001492:	4a52      	ldr	r2, [pc, #328]	@ (80015dc <MX_TIM8_Init+0x18c>)
 8001494:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 16;
 8001496:	4b50      	ldr	r3, [pc, #320]	@ (80015d8 <MX_TIM8_Init+0x188>)
 8001498:	2210      	movs	r2, #16
 800149a:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800149c:	4b4e      	ldr	r3, [pc, #312]	@ (80015d8 <MX_TIM8_Init+0x188>)
 800149e:	2200      	movs	r2, #0
 80014a0:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 4999;
 80014a2:	4b4d      	ldr	r3, [pc, #308]	@ (80015d8 <MX_TIM8_Init+0x188>)
 80014a4:	f241 3287 	movw	r2, #4999	@ 0x1387
 80014a8:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014aa:	4b4b      	ldr	r3, [pc, #300]	@ (80015d8 <MX_TIM8_Init+0x188>)
 80014ac:	2200      	movs	r2, #0
 80014ae:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80014b0:	4b49      	ldr	r3, [pc, #292]	@ (80015d8 <MX_TIM8_Init+0x188>)
 80014b2:	2200      	movs	r2, #0
 80014b4:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014b6:	4b48      	ldr	r3, [pc, #288]	@ (80015d8 <MX_TIM8_Init+0x188>)
 80014b8:	2200      	movs	r2, #0
 80014ba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 80014bc:	4846      	ldr	r0, [pc, #280]	@ (80015d8 <MX_TIM8_Init+0x188>)
 80014be:	f004 fb97 	bl	8005bf0 <HAL_TIM_Base_Init>
 80014c2:	4603      	mov	r3, r0
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d001      	beq.n	80014cc <MX_TIM8_Init+0x7c>
  {
    Error_Handler();
 80014c8:	f000 fdf6 	bl	80020b8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80014cc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80014d0:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 80014d2:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80014d6:	4619      	mov	r1, r3
 80014d8:	483f      	ldr	r0, [pc, #252]	@ (80015d8 <MX_TIM8_Init+0x188>)
 80014da:	f005 f80d 	bl	80064f8 <HAL_TIM_ConfigClockSource>
 80014de:	4603      	mov	r3, r0
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d001      	beq.n	80014e8 <MX_TIM8_Init+0x98>
  {
    Error_Handler();
 80014e4:	f000 fde8 	bl	80020b8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 80014e8:	483b      	ldr	r0, [pc, #236]	@ (80015d8 <MX_TIM8_Init+0x188>)
 80014ea:	f004 fc49 	bl	8005d80 <HAL_TIM_PWM_Init>
 80014ee:	4603      	mov	r3, r0
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d001      	beq.n	80014f8 <MX_TIM8_Init+0xa8>
  {
    Error_Handler();
 80014f4:	f000 fde0 	bl	80020b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014f8:	2300      	movs	r3, #0
 80014fa:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80014fc:	2300      	movs	r3, #0
 80014fe:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001500:	2300      	movs	r3, #0
 8001502:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001504:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001508:	4619      	mov	r1, r3
 800150a:	4833      	ldr	r0, [pc, #204]	@ (80015d8 <MX_TIM8_Init+0x188>)
 800150c:	f005 fdaa 	bl	8007064 <HAL_TIMEx_MasterConfigSynchronization>
 8001510:	4603      	mov	r3, r0
 8001512:	2b00      	cmp	r3, #0
 8001514:	d001      	beq.n	800151a <MX_TIM8_Init+0xca>
  {
    Error_Handler();
 8001516:	f000 fdcf 	bl	80020b8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800151a:	2360      	movs	r3, #96	@ 0x60
 800151c:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 800151e:	2300      	movs	r3, #0
 8001520:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001522:	2300      	movs	r3, #0
 8001524:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001526:	2300      	movs	r3, #0
 8001528:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800152a:	2300      	movs	r3, #0
 800152c:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800152e:	2300      	movs	r3, #0
 8001530:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001532:	2300      	movs	r3, #0
 8001534:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001536:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800153a:	2200      	movs	r2, #0
 800153c:	4619      	mov	r1, r3
 800153e:	4826      	ldr	r0, [pc, #152]	@ (80015d8 <MX_TIM8_Init+0x188>)
 8001540:	f004 fec6 	bl	80062d0 <HAL_TIM_PWM_ConfigChannel>
 8001544:	4603      	mov	r3, r0
 8001546:	2b00      	cmp	r3, #0
 8001548:	d001      	beq.n	800154e <MX_TIM8_Init+0xfe>
  {
    Error_Handler();
 800154a:	f000 fdb5 	bl	80020b8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800154e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001552:	2204      	movs	r2, #4
 8001554:	4619      	mov	r1, r3
 8001556:	4820      	ldr	r0, [pc, #128]	@ (80015d8 <MX_TIM8_Init+0x188>)
 8001558:	f004 feba 	bl	80062d0 <HAL_TIM_PWM_ConfigChannel>
 800155c:	4603      	mov	r3, r0
 800155e:	2b00      	cmp	r3, #0
 8001560:	d001      	beq.n	8001566 <MX_TIM8_Init+0x116>
  {
    Error_Handler();
 8001562:	f000 fda9 	bl	80020b8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001566:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800156a:	2208      	movs	r2, #8
 800156c:	4619      	mov	r1, r3
 800156e:	481a      	ldr	r0, [pc, #104]	@ (80015d8 <MX_TIM8_Init+0x188>)
 8001570:	f004 feae 	bl	80062d0 <HAL_TIM_PWM_ConfigChannel>
 8001574:	4603      	mov	r3, r0
 8001576:	2b00      	cmp	r3, #0
 8001578:	d001      	beq.n	800157e <MX_TIM8_Init+0x12e>
  {
    Error_Handler();
 800157a:	f000 fd9d 	bl	80020b8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800157e:	2300      	movs	r3, #0
 8001580:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001582:	2300      	movs	r3, #0
 8001584:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001586:	2300      	movs	r3, #0
 8001588:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800158a:	2300      	movs	r3, #0
 800158c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800158e:	2300      	movs	r3, #0
 8001590:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001592:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001596:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001598:	2300      	movs	r3, #0
 800159a:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 800159c:	2300      	movs	r3, #0
 800159e:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80015a0:	2300      	movs	r3, #0
 80015a2:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80015a4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80015a8:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 80015aa:	2300      	movs	r3, #0
 80015ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 80015ae:	2300      	movs	r3, #0
 80015b0:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80015b2:	2300      	movs	r3, #0
 80015b4:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 80015b6:	1d3b      	adds	r3, r7, #4
 80015b8:	4619      	mov	r1, r3
 80015ba:	4807      	ldr	r0, [pc, #28]	@ (80015d8 <MX_TIM8_Init+0x188>)
 80015bc:	f005 fde8 	bl	8007190 <HAL_TIMEx_ConfigBreakDeadTime>
 80015c0:	4603      	mov	r3, r0
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d001      	beq.n	80015ca <MX_TIM8_Init+0x17a>
  {
    Error_Handler();
 80015c6:	f000 fd77 	bl	80020b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 80015ca:	4803      	ldr	r0, [pc, #12]	@ (80015d8 <MX_TIM8_Init+0x188>)
 80015cc:	f000 ff0c 	bl	80023e8 <HAL_TIM_MspPostInit>

}
 80015d0:	bf00      	nop
 80015d2:	3770      	adds	r7, #112	@ 0x70
 80015d4:	46bd      	mov	sp, r7
 80015d6:	bd80      	pop	{r7, pc}
 80015d8:	20000278 	.word	0x20000278
 80015dc:	40013400 	.word	0x40013400

080015e0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b082      	sub	sp, #8
 80015e4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80015e6:	4b12      	ldr	r3, [pc, #72]	@ (8001630 <MX_DMA_Init+0x50>)
 80015e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80015ea:	4a11      	ldr	r2, [pc, #68]	@ (8001630 <MX_DMA_Init+0x50>)
 80015ec:	f043 0304 	orr.w	r3, r3, #4
 80015f0:	6493      	str	r3, [r2, #72]	@ 0x48
 80015f2:	4b0f      	ldr	r3, [pc, #60]	@ (8001630 <MX_DMA_Init+0x50>)
 80015f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80015f6:	f003 0304 	and.w	r3, r3, #4
 80015fa:	607b      	str	r3, [r7, #4]
 80015fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80015fe:	4b0c      	ldr	r3, [pc, #48]	@ (8001630 <MX_DMA_Init+0x50>)
 8001600:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001602:	4a0b      	ldr	r2, [pc, #44]	@ (8001630 <MX_DMA_Init+0x50>)
 8001604:	f043 0301 	orr.w	r3, r3, #1
 8001608:	6493      	str	r3, [r2, #72]	@ 0x48
 800160a:	4b09      	ldr	r3, [pc, #36]	@ (8001630 <MX_DMA_Init+0x50>)
 800160c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800160e:	f003 0301 	and.w	r3, r3, #1
 8001612:	603b      	str	r3, [r7, #0]
 8001614:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001616:	2200      	movs	r2, #0
 8001618:	2100      	movs	r1, #0
 800161a:	200b      	movs	r0, #11
 800161c:	f002 fd85 	bl	800412a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001620:	200b      	movs	r0, #11
 8001622:	f002 fd9c 	bl	800415e <HAL_NVIC_EnableIRQ>

}
 8001626:	bf00      	nop
 8001628:	3708      	adds	r7, #8
 800162a:	46bd      	mov	sp, r7
 800162c:	bd80      	pop	{r7, pc}
 800162e:	bf00      	nop
 8001630:	40021000 	.word	0x40021000

08001634 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b08a      	sub	sp, #40	@ 0x28
 8001638:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800163a:	f107 0314 	add.w	r3, r7, #20
 800163e:	2200      	movs	r2, #0
 8001640:	601a      	str	r2, [r3, #0]
 8001642:	605a      	str	r2, [r3, #4]
 8001644:	609a      	str	r2, [r3, #8]
 8001646:	60da      	str	r2, [r3, #12]
 8001648:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800164a:	4b30      	ldr	r3, [pc, #192]	@ (800170c <MX_GPIO_Init+0xd8>)
 800164c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800164e:	4a2f      	ldr	r2, [pc, #188]	@ (800170c <MX_GPIO_Init+0xd8>)
 8001650:	f043 0304 	orr.w	r3, r3, #4
 8001654:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001656:	4b2d      	ldr	r3, [pc, #180]	@ (800170c <MX_GPIO_Init+0xd8>)
 8001658:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800165a:	f003 0304 	and.w	r3, r3, #4
 800165e:	613b      	str	r3, [r7, #16]
 8001660:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001662:	4b2a      	ldr	r3, [pc, #168]	@ (800170c <MX_GPIO_Init+0xd8>)
 8001664:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001666:	4a29      	ldr	r2, [pc, #164]	@ (800170c <MX_GPIO_Init+0xd8>)
 8001668:	f043 0320 	orr.w	r3, r3, #32
 800166c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800166e:	4b27      	ldr	r3, [pc, #156]	@ (800170c <MX_GPIO_Init+0xd8>)
 8001670:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001672:	f003 0320 	and.w	r3, r3, #32
 8001676:	60fb      	str	r3, [r7, #12]
 8001678:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800167a:	4b24      	ldr	r3, [pc, #144]	@ (800170c <MX_GPIO_Init+0xd8>)
 800167c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800167e:	4a23      	ldr	r2, [pc, #140]	@ (800170c <MX_GPIO_Init+0xd8>)
 8001680:	f043 0301 	orr.w	r3, r3, #1
 8001684:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001686:	4b21      	ldr	r3, [pc, #132]	@ (800170c <MX_GPIO_Init+0xd8>)
 8001688:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800168a:	f003 0301 	and.w	r3, r3, #1
 800168e:	60bb      	str	r3, [r7, #8]
 8001690:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001692:	4b1e      	ldr	r3, [pc, #120]	@ (800170c <MX_GPIO_Init+0xd8>)
 8001694:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001696:	4a1d      	ldr	r2, [pc, #116]	@ (800170c <MX_GPIO_Init+0xd8>)
 8001698:	f043 0302 	orr.w	r3, r3, #2
 800169c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800169e:	4b1b      	ldr	r3, [pc, #108]	@ (800170c <MX_GPIO_Init+0xd8>)
 80016a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016a2:	f003 0302 	and.w	r3, r3, #2
 80016a6:	607b      	str	r3, [r7, #4]
 80016a8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);
 80016aa:	2200      	movs	r2, #0
 80016ac:	f44f 51c1 	mov.w	r1, #6176	@ 0x1820
 80016b0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80016b4:	f003 fa22 	bl	8004afc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80016b8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80016bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80016be:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80016c2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016c4:	2300      	movs	r3, #0
 80016c6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80016c8:	f107 0314 	add.w	r3, r7, #20
 80016cc:	4619      	mov	r1, r3
 80016ce:	4810      	ldr	r0, [pc, #64]	@ (8001710 <MX_GPIO_Init+0xdc>)
 80016d0:	f003 f892 	bl	80047f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA11 PA12 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_11|GPIO_PIN_12;
 80016d4:	f44f 53c1 	mov.w	r3, #6176	@ 0x1820
 80016d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016da:	2301      	movs	r3, #1
 80016dc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016de:	2300      	movs	r3, #0
 80016e0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016e2:	2300      	movs	r3, #0
 80016e4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016e6:	f107 0314 	add.w	r3, r7, #20
 80016ea:	4619      	mov	r1, r3
 80016ec:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80016f0:	f003 f882 	bl	80047f8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80016f4:	2200      	movs	r2, #0
 80016f6:	2100      	movs	r1, #0
 80016f8:	2028      	movs	r0, #40	@ 0x28
 80016fa:	f002 fd16 	bl	800412a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80016fe:	2028      	movs	r0, #40	@ 0x28
 8001700:	f002 fd2d 	bl	800415e <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001704:	bf00      	nop
 8001706:	3728      	adds	r7, #40	@ 0x28
 8001708:	46bd      	mov	sp, r7
 800170a:	bd80      	pop	{r7, pc}
 800170c:	40021000 	.word	0x40021000
 8001710:	48000800 	.word	0x48000800
 8001714:	00000000 	.word	0x00000000

08001718 <ADC_Averaged>:

/* USER CODE BEGIN 4 */
void ADC_Averaged()
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b082      	sub	sp, #8
 800171c:	af00      	add	r7, sp, #0
	for (int i = 0; i < 10; i++)
 800171e:	2300      	movs	r3, #0
 8001720:	607b      	str	r3, [r7, #4]
 8001722:	e017      	b.n	8001754 <ADC_Averaged+0x3c>
	{
		ADC_SumAPot[0] += ADCBuffer[2*i];
 8001724:	4b4a      	ldr	r3, [pc, #296]	@ (8001850 <ADC_Averaged+0x138>)
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	687a      	ldr	r2, [r7, #4]
 800172a:	0052      	lsls	r2, r2, #1
 800172c:	4949      	ldr	r1, [pc, #292]	@ (8001854 <ADC_Averaged+0x13c>)
 800172e:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8001732:	4413      	add	r3, r2
 8001734:	4a46      	ldr	r2, [pc, #280]	@ (8001850 <ADC_Averaged+0x138>)
 8001736:	6013      	str	r3, [r2, #0]
		ADC_SumAPot[1] += ADCBuffer[1+(2*i)];
 8001738:	4b45      	ldr	r3, [pc, #276]	@ (8001850 <ADC_Averaged+0x138>)
 800173a:	685b      	ldr	r3, [r3, #4]
 800173c:	687a      	ldr	r2, [r7, #4]
 800173e:	0052      	lsls	r2, r2, #1
 8001740:	3201      	adds	r2, #1
 8001742:	4944      	ldr	r1, [pc, #272]	@ (8001854 <ADC_Averaged+0x13c>)
 8001744:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8001748:	4413      	add	r3, r2
 800174a:	4a41      	ldr	r2, [pc, #260]	@ (8001850 <ADC_Averaged+0x138>)
 800174c:	6053      	str	r3, [r2, #4]
	for (int i = 0; i < 10; i++)
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	3301      	adds	r3, #1
 8001752:	607b      	str	r3, [r7, #4]
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	2b09      	cmp	r3, #9
 8001758:	dde4      	ble.n	8001724 <ADC_Averaged+0xc>
	}

	for (int i = 0; i < 2; i++)
 800175a:	2300      	movs	r3, #0
 800175c:	603b      	str	r3, [r7, #0]
 800175e:	e015      	b.n	800178c <ADC_Averaged+0x74>
	{
		ADC_Average[i] = ADC_SumAPot[i] / 10;
 8001760:	4a3b      	ldr	r2, [pc, #236]	@ (8001850 <ADC_Averaged+0x138>)
 8001762:	683b      	ldr	r3, [r7, #0]
 8001764:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001768:	4a3b      	ldr	r2, [pc, #236]	@ (8001858 <ADC_Averaged+0x140>)
 800176a:	fb82 1203 	smull	r1, r2, r2, r3
 800176e:	1092      	asrs	r2, r2, #2
 8001770:	17db      	asrs	r3, r3, #31
 8001772:	1ad2      	subs	r2, r2, r3
 8001774:	4939      	ldr	r1, [pc, #228]	@ (800185c <ADC_Averaged+0x144>)
 8001776:	683b      	ldr	r3, [r7, #0]
 8001778:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		ADC_SumAPot[i] = 0;
 800177c:	4a34      	ldr	r2, [pc, #208]	@ (8001850 <ADC_Averaged+0x138>)
 800177e:	683b      	ldr	r3, [r7, #0]
 8001780:	2100      	movs	r1, #0
 8001782:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < 2; i++)
 8001786:	683b      	ldr	r3, [r7, #0]
 8001788:	3301      	adds	r3, #1
 800178a:	603b      	str	r3, [r7, #0]
 800178c:	683b      	ldr	r3, [r7, #0]
 800178e:	2b01      	cmp	r3, #1
 8001790:	dde6      	ble.n	8001760 <ADC_Averaged+0x48>
	}

	Degrees_Position = (ADC_Average[0] * 360.00) / 4095.00;
 8001792:	4b32      	ldr	r3, [pc, #200]	@ (800185c <ADC_Averaged+0x144>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	4618      	mov	r0, r3
 8001798:	f7fe fe90 	bl	80004bc <__aeabi_i2d>
 800179c:	f04f 0200 	mov.w	r2, #0
 80017a0:	4b2f      	ldr	r3, [pc, #188]	@ (8001860 <ADC_Averaged+0x148>)
 80017a2:	f7fe fef5 	bl	8000590 <__aeabi_dmul>
 80017a6:	4602      	mov	r2, r0
 80017a8:	460b      	mov	r3, r1
 80017aa:	4610      	mov	r0, r2
 80017ac:	4619      	mov	r1, r3
 80017ae:	a326      	add	r3, pc, #152	@ (adr r3, 8001848 <ADC_Averaged+0x130>)
 80017b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017b4:	f7ff f816 	bl	80007e4 <__aeabi_ddiv>
 80017b8:	4602      	mov	r2, r0
 80017ba:	460b      	mov	r3, r1
 80017bc:	4610      	mov	r0, r2
 80017be:	4619      	mov	r1, r3
 80017c0:	f7ff f918 	bl	80009f4 <__aeabi_d2f>
 80017c4:	4603      	mov	r3, r0
 80017c6:	4a27      	ldr	r2, [pc, #156]	@ (8001864 <ADC_Averaged+0x14c>)
 80017c8:	6013      	str	r3, [r2, #0]
	setposition = (ADC_Average[1] * 360.00) / 4095.00;
 80017ca:	4b24      	ldr	r3, [pc, #144]	@ (800185c <ADC_Averaged+0x144>)
 80017cc:	685b      	ldr	r3, [r3, #4]
 80017ce:	4618      	mov	r0, r3
 80017d0:	f7fe fe74 	bl	80004bc <__aeabi_i2d>
 80017d4:	f04f 0200 	mov.w	r2, #0
 80017d8:	4b21      	ldr	r3, [pc, #132]	@ (8001860 <ADC_Averaged+0x148>)
 80017da:	f7fe fed9 	bl	8000590 <__aeabi_dmul>
 80017de:	4602      	mov	r2, r0
 80017e0:	460b      	mov	r3, r1
 80017e2:	4610      	mov	r0, r2
 80017e4:	4619      	mov	r1, r3
 80017e6:	a318      	add	r3, pc, #96	@ (adr r3, 8001848 <ADC_Averaged+0x130>)
 80017e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017ec:	f7fe fffa 	bl	80007e4 <__aeabi_ddiv>
 80017f0:	4602      	mov	r2, r0
 80017f2:	460b      	mov	r3, r1
 80017f4:	4610      	mov	r0, r2
 80017f6:	4619      	mov	r1, r3
 80017f8:	f7ff f8fc 	bl	80009f4 <__aeabi_d2f>
 80017fc:	4603      	mov	r3, r0
 80017fe:	4a1a      	ldr	r2, [pc, #104]	@ (8001868 <ADC_Averaged+0x150>)
 8001800:	6013      	str	r3, [r2, #0]
	setposition2 = (ADC_Average[1] * 360.00) / 4095.00;
 8001802:	4b16      	ldr	r3, [pc, #88]	@ (800185c <ADC_Averaged+0x144>)
 8001804:	685b      	ldr	r3, [r3, #4]
 8001806:	4618      	mov	r0, r3
 8001808:	f7fe fe58 	bl	80004bc <__aeabi_i2d>
 800180c:	f04f 0200 	mov.w	r2, #0
 8001810:	4b13      	ldr	r3, [pc, #76]	@ (8001860 <ADC_Averaged+0x148>)
 8001812:	f7fe febd 	bl	8000590 <__aeabi_dmul>
 8001816:	4602      	mov	r2, r0
 8001818:	460b      	mov	r3, r1
 800181a:	4610      	mov	r0, r2
 800181c:	4619      	mov	r1, r3
 800181e:	a30a      	add	r3, pc, #40	@ (adr r3, 8001848 <ADC_Averaged+0x130>)
 8001820:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001824:	f7fe ffde 	bl	80007e4 <__aeabi_ddiv>
 8001828:	4602      	mov	r2, r0
 800182a:	460b      	mov	r3, r1
 800182c:	4610      	mov	r0, r2
 800182e:	4619      	mov	r1, r3
 8001830:	f7ff f8e0 	bl	80009f4 <__aeabi_d2f>
 8001834:	4603      	mov	r3, r0
 8001836:	4a0d      	ldr	r2, [pc, #52]	@ (800186c <ADC_Averaged+0x154>)
 8001838:	6013      	str	r3, [r2, #0]
}
 800183a:	bf00      	nop
 800183c:	3708      	adds	r7, #8
 800183e:	46bd      	mov	sp, r7
 8001840:	bd80      	pop	{r7, pc}
 8001842:	bf00      	nop
 8001844:	f3af 8000 	nop.w
 8001848:	00000000 	.word	0x00000000
 800184c:	40affe00 	.word	0x40affe00
 8001850:	20000308 	.word	0x20000308
 8001854:	200002d8 	.word	0x200002d8
 8001858:	66666667 	.word	0x66666667
 800185c:	20000300 	.word	0x20000300
 8001860:	40768000 	.word	0x40768000
 8001864:	20000310 	.word	0x20000310
 8001868:	20000000 	.word	0x20000000
 800186c:	20000004 	.word	0x20000004

08001870 <MotorControl>:
//	setposition = (ADC_Average2 * 360.00) / 4095.00;
//	setposition2 = (ADC_Average2 * 360.00) / 4095.00;
//}

void MotorControl()
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b084      	sub	sp, #16
 8001874:	af00      	add	r7, sp, #0
	ADC_Averaged();
 8001876:	f7ff ff4f 	bl	8001718 <ADC_Averaged>
	Vfeedback = arm_pid_f32(&PID2, setposition - Degrees_Position);
 800187a:	4b8f      	ldr	r3, [pc, #572]	@ (8001ab8 <MotorControl+0x248>)
 800187c:	ed93 7a00 	vldr	s14, [r3]
 8001880:	4b8e      	ldr	r3, [pc, #568]	@ (8001abc <MotorControl+0x24c>)
 8001882:	edd3 7a00 	vldr	s15, [r3]
 8001886:	ee77 7a67 	vsub.f32	s15, s14, s15
 800188a:	4b8d      	ldr	r3, [pc, #564]	@ (8001ac0 <MotorControl+0x250>)
 800188c:	60fb      	str	r3, [r7, #12]
 800188e:	edc7 7a02 	vstr	s15, [r7, #8]
  float32_t in)
  {
    float32_t out;

    /* y[n] = y[n-1] + A0 * x[n] + A1 * x[n-1] + A2 * x[n-2]  */
    out = (S->A0 * in) +
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	ed93 7a00 	vldr	s14, [r3]
 8001898:	edd7 7a02 	vldr	s15, [r7, #8]
 800189c:	ee27 7a27 	vmul.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	edd3 6a01 	vldr	s13, [r3, #4]
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	edd3 7a03 	vldr	s15, [r3, #12]
 80018ac:	ee66 7aa7 	vmul.f32	s15, s13, s15
    out = (S->A0 * in) +
 80018b0:	ee37 7a27 	vadd.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	edd3 6a02 	vldr	s13, [r3, #8]
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	edd3 7a04 	vldr	s15, [r3, #16]
 80018c0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80018c4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	edd3 7a05 	vldr	s15, [r3, #20]
    out = (S->A0 * in) +
 80018ce:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018d2:	edc7 7a01 	vstr	s15, [r7, #4]

    /* Update state */
    S->state[1] = S->state[0];
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	68da      	ldr	r2, [r3, #12]
 80018da:	68fb      	ldr	r3, [r7, #12]
 80018dc:	611a      	str	r2, [r3, #16]
    S->state[0] = in;
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	68ba      	ldr	r2, [r7, #8]
 80018e2:	60da      	str	r2, [r3, #12]
    S->state[2] = out;
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	687a      	ldr	r2, [r7, #4]
 80018e8:	615a      	str	r2, [r3, #20]

    /* return to application */
    return (out);
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	4a75      	ldr	r2, [pc, #468]	@ (8001ac4 <MotorControl+0x254>)
 80018ee:	6013      	str	r3, [r2, #0]

	if (Vfeedback >= 0)
 80018f0:	4b74      	ldr	r3, [pc, #464]	@ (8001ac4 <MotorControl+0x254>)
 80018f2:	edd3 7a00 	vldr	s15, [r3]
 80018f6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80018fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018fe:	db69      	blt.n	80019d4 <MotorControl+0x164>
	{
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 0);
 8001900:	2200      	movs	r2, #0
 8001902:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001906:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800190a:	f003 f8f7 	bl	8004afc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, 1);
 800190e:	2201      	movs	r2, #1
 8001910:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001914:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001918:	f003 f8f0 	bl	8004afc <HAL_GPIO_WritePin>
		DutyCycle = ((Vfeedback * 4899.00) / 20.00) + 100;
 800191c:	4b69      	ldr	r3, [pc, #420]	@ (8001ac4 <MotorControl+0x254>)
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	4618      	mov	r0, r3
 8001922:	f7fe fddd 	bl	80004e0 <__aeabi_f2d>
 8001926:	a362      	add	r3, pc, #392	@ (adr r3, 8001ab0 <MotorControl+0x240>)
 8001928:	e9d3 2300 	ldrd	r2, r3, [r3]
 800192c:	f7fe fe30 	bl	8000590 <__aeabi_dmul>
 8001930:	4602      	mov	r2, r0
 8001932:	460b      	mov	r3, r1
 8001934:	4610      	mov	r0, r2
 8001936:	4619      	mov	r1, r3
 8001938:	f04f 0200 	mov.w	r2, #0
 800193c:	4b62      	ldr	r3, [pc, #392]	@ (8001ac8 <MotorControl+0x258>)
 800193e:	f7fe ff51 	bl	80007e4 <__aeabi_ddiv>
 8001942:	4602      	mov	r2, r0
 8001944:	460b      	mov	r3, r1
 8001946:	4610      	mov	r0, r2
 8001948:	4619      	mov	r1, r3
 800194a:	f04f 0200 	mov.w	r2, #0
 800194e:	4b5f      	ldr	r3, [pc, #380]	@ (8001acc <MotorControl+0x25c>)
 8001950:	f7fe fc68 	bl	8000224 <__adddf3>
 8001954:	4602      	mov	r2, r0
 8001956:	460b      	mov	r3, r1
 8001958:	4610      	mov	r0, r2
 800195a:	4619      	mov	r1, r3
 800195c:	f7ff f84a 	bl	80009f4 <__aeabi_d2f>
 8001960:	4603      	mov	r3, r0
 8001962:	4a5b      	ldr	r2, [pc, #364]	@ (8001ad0 <MotorControl+0x260>)
 8001964:	6013      	str	r3, [r2, #0]
		if (DutyCycle > 4999) DutyCycle = 4999;
 8001966:	4b5a      	ldr	r3, [pc, #360]	@ (8001ad0 <MotorControl+0x260>)
 8001968:	edd3 7a00 	vldr	s15, [r3]
 800196c:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 8001ad4 <MotorControl+0x264>
 8001970:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001974:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001978:	dd03      	ble.n	8001982 <MotorControl+0x112>
 800197a:	4b55      	ldr	r3, [pc, #340]	@ (8001ad0 <MotorControl+0x260>)
 800197c:	4a56      	ldr	r2, [pc, #344]	@ (8001ad8 <MotorControl+0x268>)
 800197e:	601a      	str	r2, [r3, #0]
 8001980:	e01b      	b.n	80019ba <MotorControl+0x14a>
		else if (DutyCycle < 1600) DutyCycle = 0;
 8001982:	4b53      	ldr	r3, [pc, #332]	@ (8001ad0 <MotorControl+0x260>)
 8001984:	edd3 7a00 	vldr	s15, [r3]
 8001988:	ed9f 7a54 	vldr	s14, [pc, #336]	@ 8001adc <MotorControl+0x26c>
 800198c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001990:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001994:	d504      	bpl.n	80019a0 <MotorControl+0x130>
 8001996:	4b4e      	ldr	r3, [pc, #312]	@ (8001ad0 <MotorControl+0x260>)
 8001998:	f04f 0200 	mov.w	r2, #0
 800199c:	601a      	str	r2, [r3, #0]
 800199e:	e00c      	b.n	80019ba <MotorControl+0x14a>
		else if (DutyCycle < 1700) DutyCycle = 1800;
 80019a0:	4b4b      	ldr	r3, [pc, #300]	@ (8001ad0 <MotorControl+0x260>)
 80019a2:	edd3 7a00 	vldr	s15, [r3]
 80019a6:	ed9f 7a4e 	vldr	s14, [pc, #312]	@ 8001ae0 <MotorControl+0x270>
 80019aa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019b2:	d502      	bpl.n	80019ba <MotorControl+0x14a>
 80019b4:	4b46      	ldr	r3, [pc, #280]	@ (8001ad0 <MotorControl+0x260>)
 80019b6:	4a4b      	ldr	r2, [pc, #300]	@ (8001ae4 <MotorControl+0x274>)
 80019b8:	601a      	str	r2, [r3, #0]
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, fabs(DutyCycle));
 80019ba:	4b45      	ldr	r3, [pc, #276]	@ (8001ad0 <MotorControl+0x260>)
 80019bc:	edd3 7a00 	vldr	s15, [r3]
 80019c0:	eef0 7ae7 	vabs.f32	s15, s15
 80019c4:	4b48      	ldr	r3, [pc, #288]	@ (8001ae8 <MotorControl+0x278>)
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80019cc:	ee17 2a90 	vmov	r2, s15
 80019d0:	635a      	str	r2, [r3, #52]	@ 0x34
		if (DutyCycle < -4999) DutyCycle = -4999;
		else if (DutyCycle > -1600) DutyCycle = 0;
		else if (DutyCycle > -1700) DutyCycle = -1800;
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, fabs(DutyCycle));
	}
}
 80019d2:	e068      	b.n	8001aa6 <MotorControl+0x236>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 1);
 80019d4:	2201      	movs	r2, #1
 80019d6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80019da:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80019de:	f003 f88d 	bl	8004afc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, 0);
 80019e2:	2200      	movs	r2, #0
 80019e4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80019e8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80019ec:	f003 f886 	bl	8004afc <HAL_GPIO_WritePin>
		DutyCycle = ((Vfeedback * 4899.00) / 20.00) - 100;
 80019f0:	4b34      	ldr	r3, [pc, #208]	@ (8001ac4 <MotorControl+0x254>)
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	4618      	mov	r0, r3
 80019f6:	f7fe fd73 	bl	80004e0 <__aeabi_f2d>
 80019fa:	a32d      	add	r3, pc, #180	@ (adr r3, 8001ab0 <MotorControl+0x240>)
 80019fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a00:	f7fe fdc6 	bl	8000590 <__aeabi_dmul>
 8001a04:	4602      	mov	r2, r0
 8001a06:	460b      	mov	r3, r1
 8001a08:	4610      	mov	r0, r2
 8001a0a:	4619      	mov	r1, r3
 8001a0c:	f04f 0200 	mov.w	r2, #0
 8001a10:	4b2d      	ldr	r3, [pc, #180]	@ (8001ac8 <MotorControl+0x258>)
 8001a12:	f7fe fee7 	bl	80007e4 <__aeabi_ddiv>
 8001a16:	4602      	mov	r2, r0
 8001a18:	460b      	mov	r3, r1
 8001a1a:	4610      	mov	r0, r2
 8001a1c:	4619      	mov	r1, r3
 8001a1e:	f04f 0200 	mov.w	r2, #0
 8001a22:	4b2a      	ldr	r3, [pc, #168]	@ (8001acc <MotorControl+0x25c>)
 8001a24:	f7fe fbfc 	bl	8000220 <__aeabi_dsub>
 8001a28:	4602      	mov	r2, r0
 8001a2a:	460b      	mov	r3, r1
 8001a2c:	4610      	mov	r0, r2
 8001a2e:	4619      	mov	r1, r3
 8001a30:	f7fe ffe0 	bl	80009f4 <__aeabi_d2f>
 8001a34:	4603      	mov	r3, r0
 8001a36:	4a26      	ldr	r2, [pc, #152]	@ (8001ad0 <MotorControl+0x260>)
 8001a38:	6013      	str	r3, [r2, #0]
		if (DutyCycle < -4999) DutyCycle = -4999;
 8001a3a:	4b25      	ldr	r3, [pc, #148]	@ (8001ad0 <MotorControl+0x260>)
 8001a3c:	edd3 7a00 	vldr	s15, [r3]
 8001a40:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 8001aec <MotorControl+0x27c>
 8001a44:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a4c:	d503      	bpl.n	8001a56 <MotorControl+0x1e6>
 8001a4e:	4b20      	ldr	r3, [pc, #128]	@ (8001ad0 <MotorControl+0x260>)
 8001a50:	4a27      	ldr	r2, [pc, #156]	@ (8001af0 <MotorControl+0x280>)
 8001a52:	601a      	str	r2, [r3, #0]
 8001a54:	e01b      	b.n	8001a8e <MotorControl+0x21e>
		else if (DutyCycle > -1600) DutyCycle = 0;
 8001a56:	4b1e      	ldr	r3, [pc, #120]	@ (8001ad0 <MotorControl+0x260>)
 8001a58:	edd3 7a00 	vldr	s15, [r3]
 8001a5c:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 8001af4 <MotorControl+0x284>
 8001a60:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a68:	dd04      	ble.n	8001a74 <MotorControl+0x204>
 8001a6a:	4b19      	ldr	r3, [pc, #100]	@ (8001ad0 <MotorControl+0x260>)
 8001a6c:	f04f 0200 	mov.w	r2, #0
 8001a70:	601a      	str	r2, [r3, #0]
 8001a72:	e00c      	b.n	8001a8e <MotorControl+0x21e>
		else if (DutyCycle > -1700) DutyCycle = -1800;
 8001a74:	4b16      	ldr	r3, [pc, #88]	@ (8001ad0 <MotorControl+0x260>)
 8001a76:	edd3 7a00 	vldr	s15, [r3]
 8001a7a:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8001af8 <MotorControl+0x288>
 8001a7e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a86:	dd02      	ble.n	8001a8e <MotorControl+0x21e>
 8001a88:	4b11      	ldr	r3, [pc, #68]	@ (8001ad0 <MotorControl+0x260>)
 8001a8a:	4a1c      	ldr	r2, [pc, #112]	@ (8001afc <MotorControl+0x28c>)
 8001a8c:	601a      	str	r2, [r3, #0]
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, fabs(DutyCycle));
 8001a8e:	4b10      	ldr	r3, [pc, #64]	@ (8001ad0 <MotorControl+0x260>)
 8001a90:	edd3 7a00 	vldr	s15, [r3]
 8001a94:	eef0 7ae7 	vabs.f32	s15, s15
 8001a98:	4b13      	ldr	r3, [pc, #76]	@ (8001ae8 <MotorControl+0x278>)
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001aa0:	ee17 2a90 	vmov	r2, s15
 8001aa4:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8001aa6:	bf00      	nop
 8001aa8:	3710      	adds	r7, #16
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	bd80      	pop	{r7, pc}
 8001aae:	bf00      	nop
 8001ab0:	00000000 	.word	0x00000000
 8001ab4:	40b32300 	.word	0x40b32300
 8001ab8:	20000000 	.word	0x20000000
 8001abc:	20000310 	.word	0x20000310
 8001ac0:	20000344 	.word	0x20000344
 8001ac4:	20000368 	.word	0x20000368
 8001ac8:	40340000 	.word	0x40340000
 8001acc:	40590000 	.word	0x40590000
 8001ad0:	20000314 	.word	0x20000314
 8001ad4:	459c3800 	.word	0x459c3800
 8001ad8:	459c3800 	.word	0x459c3800
 8001adc:	44c80000 	.word	0x44c80000
 8001ae0:	44d48000 	.word	0x44d48000
 8001ae4:	44e10000 	.word	0x44e10000
 8001ae8:	20000278 	.word	0x20000278
 8001aec:	c59c3800 	.word	0xc59c3800
 8001af0:	c59c3800 	.word	0xc59c3800
 8001af4:	c4c80000 	.word	0xc4c80000
 8001af8:	c4d48000 	.word	0xc4d48000
 8001afc:	c4e10000 	.word	0xc4e10000

08001b00 <MotorControl2>:

void MotorControl2()
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b084      	sub	sp, #16
 8001b04:	af00      	add	r7, sp, #0
	ADC_Averaged();
 8001b06:	f7ff fe07 	bl	8001718 <ADC_Averaged>
	QEIReadRaw = __HAL_TIM_GET_COUNTER(&htim4);
 8001b0a:	4ba1      	ldr	r3, [pc, #644]	@ (8001d90 <MotorControl2+0x290>)
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b10:	4aa0      	ldr	r2, [pc, #640]	@ (8001d94 <MotorControl2+0x294>)
 8001b12:	6013      	str	r3, [r2, #0]
	Degrees_Position2 = (QEIReadRaw * 360.00) / 3072.00;
 8001b14:	4b9f      	ldr	r3, [pc, #636]	@ (8001d94 <MotorControl2+0x294>)
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	4618      	mov	r0, r3
 8001b1a:	f7fe fcbf 	bl	800049c <__aeabi_ui2d>
 8001b1e:	f04f 0200 	mov.w	r2, #0
 8001b22:	4b9d      	ldr	r3, [pc, #628]	@ (8001d98 <MotorControl2+0x298>)
 8001b24:	f7fe fd34 	bl	8000590 <__aeabi_dmul>
 8001b28:	4602      	mov	r2, r0
 8001b2a:	460b      	mov	r3, r1
 8001b2c:	4610      	mov	r0, r2
 8001b2e:	4619      	mov	r1, r3
 8001b30:	f04f 0200 	mov.w	r2, #0
 8001b34:	4b99      	ldr	r3, [pc, #612]	@ (8001d9c <MotorControl2+0x29c>)
 8001b36:	f7fe fe55 	bl	80007e4 <__aeabi_ddiv>
 8001b3a:	4602      	mov	r2, r0
 8001b3c:	460b      	mov	r3, r1
 8001b3e:	4610      	mov	r0, r2
 8001b40:	4619      	mov	r1, r3
 8001b42:	f7fe ff57 	bl	80009f4 <__aeabi_d2f>
 8001b46:	4603      	mov	r3, r0
 8001b48:	4a95      	ldr	r2, [pc, #596]	@ (8001da0 <MotorControl2+0x2a0>)
 8001b4a:	6013      	str	r3, [r2, #0]

	Vfeedback2 = arm_pid_f32(&PID, setposition2 - Degrees_Position2);
 8001b4c:	4b95      	ldr	r3, [pc, #596]	@ (8001da4 <MotorControl2+0x2a4>)
 8001b4e:	ed93 7a00 	vldr	s14, [r3]
 8001b52:	4b93      	ldr	r3, [pc, #588]	@ (8001da0 <MotorControl2+0x2a0>)
 8001b54:	edd3 7a00 	vldr	s15, [r3]
 8001b58:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b5c:	4b92      	ldr	r3, [pc, #584]	@ (8001da8 <MotorControl2+0x2a8>)
 8001b5e:	60fb      	str	r3, [r7, #12]
 8001b60:	edc7 7a02 	vstr	s15, [r7, #8]
    out = (S->A0 * in) +
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	ed93 7a00 	vldr	s14, [r3]
 8001b6a:	edd7 7a02 	vldr	s15, [r7, #8]
 8001b6e:	ee27 7a27 	vmul.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	edd3 6a01 	vldr	s13, [r3, #4]
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	edd3 7a03 	vldr	s15, [r3, #12]
 8001b7e:	ee66 7aa7 	vmul.f32	s15, s13, s15
    out = (S->A0 * in) +
 8001b82:	ee37 7a27 	vadd.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	edd3 6a02 	vldr	s13, [r3, #8]
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	edd3 7a04 	vldr	s15, [r3, #16]
 8001b92:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b96:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	edd3 7a05 	vldr	s15, [r3, #20]
    out = (S->A0 * in) +
 8001ba0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ba4:	edc7 7a01 	vstr	s15, [r7, #4]
    S->state[1] = S->state[0];
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	68da      	ldr	r2, [r3, #12]
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	611a      	str	r2, [r3, #16]
    S->state[0] = in;
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	68ba      	ldr	r2, [r7, #8]
 8001bb4:	60da      	str	r2, [r3, #12]
    S->state[2] = out;
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	687a      	ldr	r2, [r7, #4]
 8001bba:	615a      	str	r2, [r3, #20]
    return (out);
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	4a7b      	ldr	r2, [pc, #492]	@ (8001dac <MotorControl2+0x2ac>)
 8001bc0:	6013      	str	r3, [r2, #0]

	if (Vfeedback2 > 1500) Vfeedback2 = 1500;
 8001bc2:	4b7a      	ldr	r3, [pc, #488]	@ (8001dac <MotorControl2+0x2ac>)
 8001bc4:	edd3 7a00 	vldr	s15, [r3]
 8001bc8:	ed9f 7a79 	vldr	s14, [pc, #484]	@ 8001db0 <MotorControl2+0x2b0>
 8001bcc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001bd0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bd4:	dd03      	ble.n	8001bde <MotorControl2+0xde>
 8001bd6:	4b75      	ldr	r3, [pc, #468]	@ (8001dac <MotorControl2+0x2ac>)
 8001bd8:	4a76      	ldr	r2, [pc, #472]	@ (8001db4 <MotorControl2+0x2b4>)
 8001bda:	601a      	str	r2, [r3, #0]
 8001bdc:	e00c      	b.n	8001bf8 <MotorControl2+0xf8>
	else if (Vfeedback2 < -1500) Vfeedback2 = -1500;
 8001bde:	4b73      	ldr	r3, [pc, #460]	@ (8001dac <MotorControl2+0x2ac>)
 8001be0:	edd3 7a00 	vldr	s15, [r3]
 8001be4:	ed9f 7a74 	vldr	s14, [pc, #464]	@ 8001db8 <MotorControl2+0x2b8>
 8001be8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001bec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bf0:	d502      	bpl.n	8001bf8 <MotorControl2+0xf8>
 8001bf2:	4b6e      	ldr	r3, [pc, #440]	@ (8001dac <MotorControl2+0x2ac>)
 8001bf4:	4a71      	ldr	r2, [pc, #452]	@ (8001dbc <MotorControl2+0x2bc>)
 8001bf6:	601a      	str	r2, [r3, #0]


	if (Vfeedback2 >= 0)
 8001bf8:	4b6c      	ldr	r3, [pc, #432]	@ (8001dac <MotorControl2+0x2ac>)
 8001bfa:	edd3 7a00 	vldr	s15, [r3]
 8001bfe:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001c02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c06:	db5e      	blt.n	8001cc6 <MotorControl2+0x1c6>
	{
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_2, 0);
 8001c08:	4b6d      	ldr	r3, [pc, #436]	@ (8001dc0 <MotorControl2+0x2c0>)
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	639a      	str	r2, [r3, #56]	@ 0x38

		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, 1);
 8001c10:	2201      	movs	r2, #1
 8001c12:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001c16:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001c1a:	f002 ff6f 	bl	8004afc <HAL_GPIO_WritePin>
		DutyCycle2 = ((Vfeedback2 * 4799.00) / 1500.00) + 200;
 8001c1e:	4b63      	ldr	r3, [pc, #396]	@ (8001dac <MotorControl2+0x2ac>)
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	4618      	mov	r0, r3
 8001c24:	f7fe fc5c 	bl	80004e0 <__aeabi_f2d>
 8001c28:	a355      	add	r3, pc, #340	@ (adr r3, 8001d80 <MotorControl2+0x280>)
 8001c2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c2e:	f7fe fcaf 	bl	8000590 <__aeabi_dmul>
 8001c32:	4602      	mov	r2, r0
 8001c34:	460b      	mov	r3, r1
 8001c36:	4610      	mov	r0, r2
 8001c38:	4619      	mov	r1, r3
 8001c3a:	a353      	add	r3, pc, #332	@ (adr r3, 8001d88 <MotorControl2+0x288>)
 8001c3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c40:	f7fe fdd0 	bl	80007e4 <__aeabi_ddiv>
 8001c44:	4602      	mov	r2, r0
 8001c46:	460b      	mov	r3, r1
 8001c48:	4610      	mov	r0, r2
 8001c4a:	4619      	mov	r1, r3
 8001c4c:	f04f 0200 	mov.w	r2, #0
 8001c50:	4b5c      	ldr	r3, [pc, #368]	@ (8001dc4 <MotorControl2+0x2c4>)
 8001c52:	f7fe fae7 	bl	8000224 <__adddf3>
 8001c56:	4602      	mov	r2, r0
 8001c58:	460b      	mov	r3, r1
 8001c5a:	4610      	mov	r0, r2
 8001c5c:	4619      	mov	r1, r3
 8001c5e:	f7fe fec9 	bl	80009f4 <__aeabi_d2f>
 8001c62:	4603      	mov	r3, r0
 8001c64:	4a58      	ldr	r2, [pc, #352]	@ (8001dc8 <MotorControl2+0x2c8>)
 8001c66:	6013      	str	r3, [r2, #0]
		if (DutyCycle2 > 4999) DutyCycle2 = 4999;
 8001c68:	4b57      	ldr	r3, [pc, #348]	@ (8001dc8 <MotorControl2+0x2c8>)
 8001c6a:	edd3 7a00 	vldr	s15, [r3]
 8001c6e:	ed9f 7a57 	vldr	s14, [pc, #348]	@ 8001dcc <MotorControl2+0x2cc>
 8001c72:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c7a:	dd02      	ble.n	8001c82 <MotorControl2+0x182>
 8001c7c:	4b52      	ldr	r3, [pc, #328]	@ (8001dc8 <MotorControl2+0x2c8>)
 8001c7e:	4a54      	ldr	r2, [pc, #336]	@ (8001dd0 <MotorControl2+0x2d0>)
 8001c80:	601a      	str	r2, [r3, #0]

		if (fabs(setposition2 - Degrees_Position2) <= 1) DutyCycle2 = 0;
 8001c82:	4b48      	ldr	r3, [pc, #288]	@ (8001da4 <MotorControl2+0x2a4>)
 8001c84:	ed93 7a00 	vldr	s14, [r3]
 8001c88:	4b45      	ldr	r3, [pc, #276]	@ (8001da0 <MotorControl2+0x2a0>)
 8001c8a:	edd3 7a00 	vldr	s15, [r3]
 8001c8e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c92:	eef0 7ae7 	vabs.f32	s15, s15
 8001c96:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001c9a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ca2:	d803      	bhi.n	8001cac <MotorControl2+0x1ac>
 8001ca4:	4b48      	ldr	r3, [pc, #288]	@ (8001dc8 <MotorControl2+0x2c8>)
 8001ca6:	f04f 0200 	mov.w	r2, #0
 8001caa:	601a      	str	r2, [r3, #0]

		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3, fabs(DutyCycle2));
 8001cac:	4b46      	ldr	r3, [pc, #280]	@ (8001dc8 <MotorControl2+0x2c8>)
 8001cae:	edd3 7a00 	vldr	s15, [r3]
 8001cb2:	eef0 7ae7 	vabs.f32	s15, s15
 8001cb6:	4b42      	ldr	r3, [pc, #264]	@ (8001dc0 <MotorControl2+0x2c0>)
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001cbe:	ee17 2a90 	vmov	r2, s15
 8001cc2:	63da      	str	r2, [r3, #60]	@ 0x3c

		if (fabs(setposition2 - Degrees_Position2) <= 1) DutyCycle2 = 0;

		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_2, fabs(DutyCycle2));
	}
}
 8001cc4:	e056      	b.n	8001d74 <MotorControl2+0x274>
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3, 0);
 8001cc6:	4b3e      	ldr	r3, [pc, #248]	@ (8001dc0 <MotorControl2+0x2c0>)
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	2200      	movs	r2, #0
 8001ccc:	63da      	str	r2, [r3, #60]	@ 0x3c
		DutyCycle2 = ((Vfeedback2 * 4799.00) / 1500.00) - 200;
 8001cce:	4b37      	ldr	r3, [pc, #220]	@ (8001dac <MotorControl2+0x2ac>)
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	f7fe fc04 	bl	80004e0 <__aeabi_f2d>
 8001cd8:	a329      	add	r3, pc, #164	@ (adr r3, 8001d80 <MotorControl2+0x280>)
 8001cda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cde:	f7fe fc57 	bl	8000590 <__aeabi_dmul>
 8001ce2:	4602      	mov	r2, r0
 8001ce4:	460b      	mov	r3, r1
 8001ce6:	4610      	mov	r0, r2
 8001ce8:	4619      	mov	r1, r3
 8001cea:	a327      	add	r3, pc, #156	@ (adr r3, 8001d88 <MotorControl2+0x288>)
 8001cec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cf0:	f7fe fd78 	bl	80007e4 <__aeabi_ddiv>
 8001cf4:	4602      	mov	r2, r0
 8001cf6:	460b      	mov	r3, r1
 8001cf8:	4610      	mov	r0, r2
 8001cfa:	4619      	mov	r1, r3
 8001cfc:	f04f 0200 	mov.w	r2, #0
 8001d00:	4b30      	ldr	r3, [pc, #192]	@ (8001dc4 <MotorControl2+0x2c4>)
 8001d02:	f7fe fa8d 	bl	8000220 <__aeabi_dsub>
 8001d06:	4602      	mov	r2, r0
 8001d08:	460b      	mov	r3, r1
 8001d0a:	4610      	mov	r0, r2
 8001d0c:	4619      	mov	r1, r3
 8001d0e:	f7fe fe71 	bl	80009f4 <__aeabi_d2f>
 8001d12:	4603      	mov	r3, r0
 8001d14:	4a2c      	ldr	r2, [pc, #176]	@ (8001dc8 <MotorControl2+0x2c8>)
 8001d16:	6013      	str	r3, [r2, #0]
		if (DutyCycle2 < -4999) DutyCycle2 = -4999;
 8001d18:	4b2b      	ldr	r3, [pc, #172]	@ (8001dc8 <MotorControl2+0x2c8>)
 8001d1a:	edd3 7a00 	vldr	s15, [r3]
 8001d1e:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 8001dd4 <MotorControl2+0x2d4>
 8001d22:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d2a:	d502      	bpl.n	8001d32 <MotorControl2+0x232>
 8001d2c:	4b26      	ldr	r3, [pc, #152]	@ (8001dc8 <MotorControl2+0x2c8>)
 8001d2e:	4a2a      	ldr	r2, [pc, #168]	@ (8001dd8 <MotorControl2+0x2d8>)
 8001d30:	601a      	str	r2, [r3, #0]
		if (fabs(setposition2 - Degrees_Position2) <= 1) DutyCycle2 = 0;
 8001d32:	4b1c      	ldr	r3, [pc, #112]	@ (8001da4 <MotorControl2+0x2a4>)
 8001d34:	ed93 7a00 	vldr	s14, [r3]
 8001d38:	4b19      	ldr	r3, [pc, #100]	@ (8001da0 <MotorControl2+0x2a0>)
 8001d3a:	edd3 7a00 	vldr	s15, [r3]
 8001d3e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d42:	eef0 7ae7 	vabs.f32	s15, s15
 8001d46:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001d4a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d52:	d803      	bhi.n	8001d5c <MotorControl2+0x25c>
 8001d54:	4b1c      	ldr	r3, [pc, #112]	@ (8001dc8 <MotorControl2+0x2c8>)
 8001d56:	f04f 0200 	mov.w	r2, #0
 8001d5a:	601a      	str	r2, [r3, #0]
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_2, fabs(DutyCycle2));
 8001d5c:	4b1a      	ldr	r3, [pc, #104]	@ (8001dc8 <MotorControl2+0x2c8>)
 8001d5e:	edd3 7a00 	vldr	s15, [r3]
 8001d62:	eef0 7ae7 	vabs.f32	s15, s15
 8001d66:	4b16      	ldr	r3, [pc, #88]	@ (8001dc0 <MotorControl2+0x2c0>)
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001d6e:	ee17 2a90 	vmov	r2, s15
 8001d72:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8001d74:	bf00      	nop
 8001d76:	3710      	adds	r7, #16
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	bd80      	pop	{r7, pc}
 8001d7c:	f3af 8000 	nop.w
 8001d80:	00000000 	.word	0x00000000
 8001d84:	40b2bf00 	.word	0x40b2bf00
 8001d88:	00000000 	.word	0x00000000
 8001d8c:	40977000 	.word	0x40977000
 8001d90:	200001e0 	.word	0x200001e0
 8001d94:	20000370 	.word	0x20000370
 8001d98:	40768000 	.word	0x40768000
 8001d9c:	40a80000 	.word	0x40a80000
 8001da0:	20000318 	.word	0x20000318
 8001da4:	20000004 	.word	0x20000004
 8001da8:	20000320 	.word	0x20000320
 8001dac:	2000036c 	.word	0x2000036c
 8001db0:	44bb8000 	.word	0x44bb8000
 8001db4:	44bb8000 	.word	0x44bb8000
 8001db8:	c4bb8000 	.word	0xc4bb8000
 8001dbc:	c4bb8000 	.word	0xc4bb8000
 8001dc0:	20000278 	.word	0x20000278
 8001dc4:	40690000 	.word	0x40690000
 8001dc8:	2000031c 	.word	0x2000031c
 8001dcc:	459c3800 	.word	0x459c3800
 8001dd0:	459c3800 	.word	0x459c3800
 8001dd4:	c59c3800 	.word	0xc59c3800
 8001dd8:	c59c3800 	.word	0xc59c3800
 8001ddc:	00000000 	.word	0x00000000

08001de0 <MotorControl3>:

void MotorControl3()
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	af00      	add	r7, sp, #0
	ADC_Averaged();
 8001de4:	f7ff fc98 	bl	8001718 <ADC_Averaged>
	if (PWMDrive >= 0)
 8001de8:	4b71      	ldr	r3, [pc, #452]	@ (8001fb0 <MotorControl3+0x1d0>)
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	db69      	blt.n	8001ec4 <MotorControl3+0xe4>
	{
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 0);
 8001df0:	2200      	movs	r2, #0
 8001df2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001df6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001dfa:	f002 fe7f 	bl	8004afc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, 1);
 8001dfe:	2201      	movs	r2, #1
 8001e00:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001e04:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001e08:	f002 fe78 	bl	8004afc <HAL_GPIO_WritePin>
		DutyCycle = ((PWMDrive * 4899.00) / 5000.00) + 100;
 8001e0c:	4b68      	ldr	r3, [pc, #416]	@ (8001fb0 <MotorControl3+0x1d0>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	4618      	mov	r0, r3
 8001e12:	f7fe fb53 	bl	80004bc <__aeabi_i2d>
 8001e16:	a362      	add	r3, pc, #392	@ (adr r3, 8001fa0 <MotorControl3+0x1c0>)
 8001e18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e1c:	f7fe fbb8 	bl	8000590 <__aeabi_dmul>
 8001e20:	4602      	mov	r2, r0
 8001e22:	460b      	mov	r3, r1
 8001e24:	4610      	mov	r0, r2
 8001e26:	4619      	mov	r1, r3
 8001e28:	a35f      	add	r3, pc, #380	@ (adr r3, 8001fa8 <MotorControl3+0x1c8>)
 8001e2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e2e:	f7fe fcd9 	bl	80007e4 <__aeabi_ddiv>
 8001e32:	4602      	mov	r2, r0
 8001e34:	460b      	mov	r3, r1
 8001e36:	4610      	mov	r0, r2
 8001e38:	4619      	mov	r1, r3
 8001e3a:	f04f 0200 	mov.w	r2, #0
 8001e3e:	4b5d      	ldr	r3, [pc, #372]	@ (8001fb4 <MotorControl3+0x1d4>)
 8001e40:	f7fe f9f0 	bl	8000224 <__adddf3>
 8001e44:	4602      	mov	r2, r0
 8001e46:	460b      	mov	r3, r1
 8001e48:	4610      	mov	r0, r2
 8001e4a:	4619      	mov	r1, r3
 8001e4c:	f7fe fdd2 	bl	80009f4 <__aeabi_d2f>
 8001e50:	4603      	mov	r3, r0
 8001e52:	4a59      	ldr	r2, [pc, #356]	@ (8001fb8 <MotorControl3+0x1d8>)
 8001e54:	6013      	str	r3, [r2, #0]
//		if (PWMDrive > 4999) PWMDrive = 4999;
//		else if (PWMDrive < 1250) PWMDrive = 0;
//		else if (PWMDrive < 1800) PWMDrive = 1900;
		if (DutyCycle > 4999) DutyCycle = 4999;
 8001e56:	4b58      	ldr	r3, [pc, #352]	@ (8001fb8 <MotorControl3+0x1d8>)
 8001e58:	edd3 7a00 	vldr	s15, [r3]
 8001e5c:	ed9f 7a57 	vldr	s14, [pc, #348]	@ 8001fbc <MotorControl3+0x1dc>
 8001e60:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e68:	dd03      	ble.n	8001e72 <MotorControl3+0x92>
 8001e6a:	4b53      	ldr	r3, [pc, #332]	@ (8001fb8 <MotorControl3+0x1d8>)
 8001e6c:	4a54      	ldr	r2, [pc, #336]	@ (8001fc0 <MotorControl3+0x1e0>)
 8001e6e:	601a      	str	r2, [r3, #0]
 8001e70:	e01b      	b.n	8001eaa <MotorControl3+0xca>
		else if (DutyCycle < 1000) DutyCycle = 0;
 8001e72:	4b51      	ldr	r3, [pc, #324]	@ (8001fb8 <MotorControl3+0x1d8>)
 8001e74:	edd3 7a00 	vldr	s15, [r3]
 8001e78:	ed9f 7a52 	vldr	s14, [pc, #328]	@ 8001fc4 <MotorControl3+0x1e4>
 8001e7c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e84:	d504      	bpl.n	8001e90 <MotorControl3+0xb0>
 8001e86:	4b4c      	ldr	r3, [pc, #304]	@ (8001fb8 <MotorControl3+0x1d8>)
 8001e88:	f04f 0200 	mov.w	r2, #0
 8001e8c:	601a      	str	r2, [r3, #0]
 8001e8e:	e00c      	b.n	8001eaa <MotorControl3+0xca>
		else if (DutyCycle < 1800) DutyCycle = 1800;
 8001e90:	4b49      	ldr	r3, [pc, #292]	@ (8001fb8 <MotorControl3+0x1d8>)
 8001e92:	edd3 7a00 	vldr	s15, [r3]
 8001e96:	ed9f 7a4c 	vldr	s14, [pc, #304]	@ 8001fc8 <MotorControl3+0x1e8>
 8001e9a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ea2:	d502      	bpl.n	8001eaa <MotorControl3+0xca>
 8001ea4:	4b44      	ldr	r3, [pc, #272]	@ (8001fb8 <MotorControl3+0x1d8>)
 8001ea6:	4a49      	ldr	r2, [pc, #292]	@ (8001fcc <MotorControl3+0x1ec>)
 8001ea8:	601a      	str	r2, [r3, #0]
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, fabs(DutyCycle));
 8001eaa:	4b43      	ldr	r3, [pc, #268]	@ (8001fb8 <MotorControl3+0x1d8>)
 8001eac:	edd3 7a00 	vldr	s15, [r3]
 8001eb0:	eef0 7ae7 	vabs.f32	s15, s15
 8001eb4:	4b46      	ldr	r3, [pc, #280]	@ (8001fd0 <MotorControl3+0x1f0>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001ebc:	ee17 2a90 	vmov	r2, s15
 8001ec0:	635a      	str	r2, [r3, #52]	@ 0x34
		if (DutyCycle < -4999) DutyCycle = -4999;
		else if (DutyCycle > -1000) DutyCycle = 0;
		else if (DutyCycle > -1800) DutyCycle = -1800;
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, fabs(DutyCycle));
	}
}
 8001ec2:	e068      	b.n	8001f96 <MotorControl3+0x1b6>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 1);
 8001ec4:	2201      	movs	r2, #1
 8001ec6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001eca:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001ece:	f002 fe15 	bl	8004afc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, 0);
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001ed8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001edc:	f002 fe0e 	bl	8004afc <HAL_GPIO_WritePin>
		DutyCycle = ((PWMDrive * 4899.00) / 5000.00) - 100;
 8001ee0:	4b33      	ldr	r3, [pc, #204]	@ (8001fb0 <MotorControl3+0x1d0>)
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	f7fe fae9 	bl	80004bc <__aeabi_i2d>
 8001eea:	a32d      	add	r3, pc, #180	@ (adr r3, 8001fa0 <MotorControl3+0x1c0>)
 8001eec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ef0:	f7fe fb4e 	bl	8000590 <__aeabi_dmul>
 8001ef4:	4602      	mov	r2, r0
 8001ef6:	460b      	mov	r3, r1
 8001ef8:	4610      	mov	r0, r2
 8001efa:	4619      	mov	r1, r3
 8001efc:	a32a      	add	r3, pc, #168	@ (adr r3, 8001fa8 <MotorControl3+0x1c8>)
 8001efe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f02:	f7fe fc6f 	bl	80007e4 <__aeabi_ddiv>
 8001f06:	4602      	mov	r2, r0
 8001f08:	460b      	mov	r3, r1
 8001f0a:	4610      	mov	r0, r2
 8001f0c:	4619      	mov	r1, r3
 8001f0e:	f04f 0200 	mov.w	r2, #0
 8001f12:	4b28      	ldr	r3, [pc, #160]	@ (8001fb4 <MotorControl3+0x1d4>)
 8001f14:	f7fe f984 	bl	8000220 <__aeabi_dsub>
 8001f18:	4602      	mov	r2, r0
 8001f1a:	460b      	mov	r3, r1
 8001f1c:	4610      	mov	r0, r2
 8001f1e:	4619      	mov	r1, r3
 8001f20:	f7fe fd68 	bl	80009f4 <__aeabi_d2f>
 8001f24:	4603      	mov	r3, r0
 8001f26:	4a24      	ldr	r2, [pc, #144]	@ (8001fb8 <MotorControl3+0x1d8>)
 8001f28:	6013      	str	r3, [r2, #0]
		if (DutyCycle < -4999) DutyCycle = -4999;
 8001f2a:	4b23      	ldr	r3, [pc, #140]	@ (8001fb8 <MotorControl3+0x1d8>)
 8001f2c:	edd3 7a00 	vldr	s15, [r3]
 8001f30:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 8001fd4 <MotorControl3+0x1f4>
 8001f34:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001f38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f3c:	d503      	bpl.n	8001f46 <MotorControl3+0x166>
 8001f3e:	4b1e      	ldr	r3, [pc, #120]	@ (8001fb8 <MotorControl3+0x1d8>)
 8001f40:	4a25      	ldr	r2, [pc, #148]	@ (8001fd8 <MotorControl3+0x1f8>)
 8001f42:	601a      	str	r2, [r3, #0]
 8001f44:	e01b      	b.n	8001f7e <MotorControl3+0x19e>
		else if (DutyCycle > -1000) DutyCycle = 0;
 8001f46:	4b1c      	ldr	r3, [pc, #112]	@ (8001fb8 <MotorControl3+0x1d8>)
 8001f48:	edd3 7a00 	vldr	s15, [r3]
 8001f4c:	ed9f 7a23 	vldr	s14, [pc, #140]	@ 8001fdc <MotorControl3+0x1fc>
 8001f50:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001f54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f58:	dd04      	ble.n	8001f64 <MotorControl3+0x184>
 8001f5a:	4b17      	ldr	r3, [pc, #92]	@ (8001fb8 <MotorControl3+0x1d8>)
 8001f5c:	f04f 0200 	mov.w	r2, #0
 8001f60:	601a      	str	r2, [r3, #0]
 8001f62:	e00c      	b.n	8001f7e <MotorControl3+0x19e>
		else if (DutyCycle > -1800) DutyCycle = -1800;
 8001f64:	4b14      	ldr	r3, [pc, #80]	@ (8001fb8 <MotorControl3+0x1d8>)
 8001f66:	edd3 7a00 	vldr	s15, [r3]
 8001f6a:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8001fe0 <MotorControl3+0x200>
 8001f6e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001f72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f76:	dd02      	ble.n	8001f7e <MotorControl3+0x19e>
 8001f78:	4b0f      	ldr	r3, [pc, #60]	@ (8001fb8 <MotorControl3+0x1d8>)
 8001f7a:	4a1a      	ldr	r2, [pc, #104]	@ (8001fe4 <MotorControl3+0x204>)
 8001f7c:	601a      	str	r2, [r3, #0]
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, fabs(DutyCycle));
 8001f7e:	4b0e      	ldr	r3, [pc, #56]	@ (8001fb8 <MotorControl3+0x1d8>)
 8001f80:	edd3 7a00 	vldr	s15, [r3]
 8001f84:	eef0 7ae7 	vabs.f32	s15, s15
 8001f88:	4b11      	ldr	r3, [pc, #68]	@ (8001fd0 <MotorControl3+0x1f0>)
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001f90:	ee17 2a90 	vmov	r2, s15
 8001f94:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8001f96:	bf00      	nop
 8001f98:	bd80      	pop	{r7, pc}
 8001f9a:	bf00      	nop
 8001f9c:	f3af 8000 	nop.w
 8001fa0:	00000000 	.word	0x00000000
 8001fa4:	40b32300 	.word	0x40b32300
 8001fa8:	00000000 	.word	0x00000000
 8001fac:	40b38800 	.word	0x40b38800
 8001fb0:	2000037c 	.word	0x2000037c
 8001fb4:	40590000 	.word	0x40590000
 8001fb8:	20000314 	.word	0x20000314
 8001fbc:	459c3800 	.word	0x459c3800
 8001fc0:	459c3800 	.word	0x459c3800
 8001fc4:	447a0000 	.word	0x447a0000
 8001fc8:	44e10000 	.word	0x44e10000
 8001fcc:	44e10000 	.word	0x44e10000
 8001fd0:	20000278 	.word	0x20000278
 8001fd4:	c59c3800 	.word	0xc59c3800
 8001fd8:	c59c3800 	.word	0xc59c3800
 8001fdc:	c47a0000 	.word	0xc47a0000
 8001fe0:	c4e10000 	.word	0xc4e10000
 8001fe4:	c4e10000 	.word	0xc4e10000

08001fe8 <micros>:
		_micros += UINT32_MAX;
	}
}

uint64_t micros()
{
 8001fe8:	b4b0      	push	{r4, r5, r7}
 8001fea:	af00      	add	r7, sp, #0
	return __HAL_TIM_GET_COUNTER(&htim5) + _micros;
 8001fec:	4b09      	ldr	r3, [pc, #36]	@ (8002014 <micros+0x2c>)
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	4611      	mov	r1, r2
 8001ff8:	4b07      	ldr	r3, [pc, #28]	@ (8002018 <micros+0x30>)
 8001ffa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ffe:	1884      	adds	r4, r0, r2
 8002000:	eb41 0503 	adc.w	r5, r1, r3
 8002004:	4622      	mov	r2, r4
 8002006:	462b      	mov	r3, r5
}
 8002008:	4610      	mov	r0, r2
 800200a:	4619      	mov	r1, r3
 800200c:	46bd      	mov	sp, r7
 800200e:	bcb0      	pop	{r4, r5, r7}
 8002010:	4770      	bx	lr
 8002012:	bf00      	nop
 8002014:	2000022c 	.word	0x2000022c
 8002018:	20000388 	.word	0x20000388

0800201c <UARTInterruptConfig>:
	QEIdata.Position[OLD] = QEIdata.Position[NEW];
	QEIdata.TimeStamp[OLD]= QEIdata.TimeStamp[NEW];
}

void UARTInterruptConfig()
{
 800201c:	b580      	push	{r7, lr}
 800201e:	af00      	add	r7, sp, #0
	HAL_UART_Receive_IT(&hlpuart1, Rx,4);
 8002020:	2204      	movs	r2, #4
 8002022:	4903      	ldr	r1, [pc, #12]	@ (8002030 <UARTInterruptConfig+0x14>)
 8002024:	4803      	ldr	r0, [pc, #12]	@ (8002034 <UARTInterruptConfig+0x18>)
 8002026:	f005 fa25 	bl	8007474 <HAL_UART_Receive_IT>
}
 800202a:	bf00      	nop
 800202c:	bd80      	pop	{r7, pc}
 800202e:	bf00      	nop
 8002030:	20000374 	.word	0x20000374
 8002034:	20000100 	.word	0x20000100

08002038 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b082      	sub	sp, #8
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]

	if(huart == &hlpuart1)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	4a07      	ldr	r2, [pc, #28]	@ (8002060 <HAL_UART_RxCpltCallback+0x28>)
 8002044:	4293      	cmp	r3, r2
 8002046:	d107      	bne.n	8002058 <HAL_UART_RxCpltCallback+0x20>
	{
		Rx[4] = '\0';
 8002048:	4b06      	ldr	r3, [pc, #24]	@ (8002064 <HAL_UART_RxCpltCallback+0x2c>)
 800204a:	2200      	movs	r2, #0
 800204c:	711a      	strb	r2, [r3, #4]
		HAL_UART_Receive_IT(&hlpuart1, Rx, 4);
 800204e:	2204      	movs	r2, #4
 8002050:	4904      	ldr	r1, [pc, #16]	@ (8002064 <HAL_UART_RxCpltCallback+0x2c>)
 8002052:	4803      	ldr	r0, [pc, #12]	@ (8002060 <HAL_UART_RxCpltCallback+0x28>)
 8002054:	f005 fa0e 	bl	8007474 <HAL_UART_Receive_IT>
	}
}
 8002058:	bf00      	nop
 800205a:	3708      	adds	r7, #8
 800205c:	46bd      	mov	sp, r7
 800205e:	bd80      	pop	{r7, pc}
 8002060:	20000100 	.word	0x20000100
 8002064:	20000374 	.word	0x20000374

08002068 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002068:	b480      	push	{r7}
 800206a:	b083      	sub	sp, #12
 800206c:	af00      	add	r7, sp, #0
 800206e:	4603      	mov	r3, r0
 8002070:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == GPIO_PIN_13)
 8002072:	88fb      	ldrh	r3, [r7, #6]
 8002074:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002078:	d116      	bne.n	80020a8 <HAL_GPIO_EXTI_Callback+0x40>
	{
		switch (state)
 800207a:	4b0e      	ldr	r3, [pc, #56]	@ (80020b4 <HAL_GPIO_EXTI_Callback+0x4c>)
 800207c:	781b      	ldrb	r3, [r3, #0]
 800207e:	2b02      	cmp	r3, #2
 8002080:	d00e      	beq.n	80020a0 <HAL_GPIO_EXTI_Callback+0x38>
 8002082:	2b02      	cmp	r3, #2
 8002084:	dc10      	bgt.n	80020a8 <HAL_GPIO_EXTI_Callback+0x40>
 8002086:	2b00      	cmp	r3, #0
 8002088:	d002      	beq.n	8002090 <HAL_GPIO_EXTI_Callback+0x28>
 800208a:	2b01      	cmp	r3, #1
 800208c:	d004      	beq.n	8002098 <HAL_GPIO_EXTI_Callback+0x30>
		case 2:
			state = 0;
			break;
		}
	}
}
 800208e:	e00b      	b.n	80020a8 <HAL_GPIO_EXTI_Callback+0x40>
			state = 1;
 8002090:	4b08      	ldr	r3, [pc, #32]	@ (80020b4 <HAL_GPIO_EXTI_Callback+0x4c>)
 8002092:	2201      	movs	r2, #1
 8002094:	701a      	strb	r2, [r3, #0]
			break;
 8002096:	e007      	b.n	80020a8 <HAL_GPIO_EXTI_Callback+0x40>
			state = 2;
 8002098:	4b06      	ldr	r3, [pc, #24]	@ (80020b4 <HAL_GPIO_EXTI_Callback+0x4c>)
 800209a:	2202      	movs	r2, #2
 800209c:	701a      	strb	r2, [r3, #0]
			break;
 800209e:	e003      	b.n	80020a8 <HAL_GPIO_EXTI_Callback+0x40>
			state = 0;
 80020a0:	4b04      	ldr	r3, [pc, #16]	@ (80020b4 <HAL_GPIO_EXTI_Callback+0x4c>)
 80020a2:	2200      	movs	r2, #0
 80020a4:	701a      	strb	r2, [r3, #0]
			break;
 80020a6:	bf00      	nop
}
 80020a8:	bf00      	nop
 80020aa:	370c      	adds	r7, #12
 80020ac:	46bd      	mov	sp, r7
 80020ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b2:	4770      	bx	lr
 80020b4:	200002c4 	.word	0x200002c4

080020b8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80020b8:	b480      	push	{r7}
 80020ba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80020bc:	b672      	cpsid	i
}
 80020be:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80020c0:	bf00      	nop
 80020c2:	e7fd      	b.n	80020c0 <Error_Handler+0x8>

080020c4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b082      	sub	sp, #8
 80020c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020ca:	4b0f      	ldr	r3, [pc, #60]	@ (8002108 <HAL_MspInit+0x44>)
 80020cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80020ce:	4a0e      	ldr	r2, [pc, #56]	@ (8002108 <HAL_MspInit+0x44>)
 80020d0:	f043 0301 	orr.w	r3, r3, #1
 80020d4:	6613      	str	r3, [r2, #96]	@ 0x60
 80020d6:	4b0c      	ldr	r3, [pc, #48]	@ (8002108 <HAL_MspInit+0x44>)
 80020d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80020da:	f003 0301 	and.w	r3, r3, #1
 80020de:	607b      	str	r3, [r7, #4]
 80020e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80020e2:	4b09      	ldr	r3, [pc, #36]	@ (8002108 <HAL_MspInit+0x44>)
 80020e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020e6:	4a08      	ldr	r2, [pc, #32]	@ (8002108 <HAL_MspInit+0x44>)
 80020e8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80020ec:	6593      	str	r3, [r2, #88]	@ 0x58
 80020ee:	4b06      	ldr	r3, [pc, #24]	@ (8002108 <HAL_MspInit+0x44>)
 80020f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020f6:	603b      	str	r3, [r7, #0]
 80020f8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80020fa:	f002 fded 	bl	8004cd8 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80020fe:	bf00      	nop
 8002100:	3708      	adds	r7, #8
 8002102:	46bd      	mov	sp, r7
 8002104:	bd80      	pop	{r7, pc}
 8002106:	bf00      	nop
 8002108:	40021000 	.word	0x40021000

0800210c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800210c:	b580      	push	{r7, lr}
 800210e:	b09e      	sub	sp, #120	@ 0x78
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002114:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002118:	2200      	movs	r2, #0
 800211a:	601a      	str	r2, [r3, #0]
 800211c:	605a      	str	r2, [r3, #4]
 800211e:	609a      	str	r2, [r3, #8]
 8002120:	60da      	str	r2, [r3, #12]
 8002122:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002124:	f107 0310 	add.w	r3, r7, #16
 8002128:	2254      	movs	r2, #84	@ 0x54
 800212a:	2100      	movs	r1, #0
 800212c:	4618      	mov	r0, r3
 800212e:	f007 fa25 	bl	800957c <memset>
  if(hadc->Instance==ADC1)
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800213a:	d15f      	bne.n	80021fc <HAL_ADC_MspInit+0xf0>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 800213c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002140:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8002142:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8002146:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002148:	f107 0310 	add.w	r3, r7, #16
 800214c:	4618      	mov	r0, r3
 800214e:	f003 fb01 	bl	8005754 <HAL_RCCEx_PeriphCLKConfig>
 8002152:	4603      	mov	r3, r0
 8002154:	2b00      	cmp	r3, #0
 8002156:	d001      	beq.n	800215c <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8002158:	f7ff ffae 	bl	80020b8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 800215c:	4b29      	ldr	r3, [pc, #164]	@ (8002204 <HAL_ADC_MspInit+0xf8>)
 800215e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002160:	4a28      	ldr	r2, [pc, #160]	@ (8002204 <HAL_ADC_MspInit+0xf8>)
 8002162:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002166:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002168:	4b26      	ldr	r3, [pc, #152]	@ (8002204 <HAL_ADC_MspInit+0xf8>)
 800216a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800216c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002170:	60fb      	str	r3, [r7, #12]
 8002172:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002174:	4b23      	ldr	r3, [pc, #140]	@ (8002204 <HAL_ADC_MspInit+0xf8>)
 8002176:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002178:	4a22      	ldr	r2, [pc, #136]	@ (8002204 <HAL_ADC_MspInit+0xf8>)
 800217a:	f043 0301 	orr.w	r3, r3, #1
 800217e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002180:	4b20      	ldr	r3, [pc, #128]	@ (8002204 <HAL_ADC_MspInit+0xf8>)
 8002182:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002184:	f003 0301 	and.w	r3, r3, #1
 8002188:	60bb      	str	r3, [r7, #8]
 800218a:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800218c:	2303      	movs	r3, #3
 800218e:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002190:	2303      	movs	r3, #3
 8002192:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002194:	2300      	movs	r3, #0
 8002196:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002198:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800219c:	4619      	mov	r1, r3
 800219e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80021a2:	f002 fb29 	bl	80047f8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80021a6:	4b18      	ldr	r3, [pc, #96]	@ (8002208 <HAL_ADC_MspInit+0xfc>)
 80021a8:	4a18      	ldr	r2, [pc, #96]	@ (800220c <HAL_ADC_MspInit+0x100>)
 80021aa:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80021ac:	4b16      	ldr	r3, [pc, #88]	@ (8002208 <HAL_ADC_MspInit+0xfc>)
 80021ae:	2205      	movs	r2, #5
 80021b0:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80021b2:	4b15      	ldr	r3, [pc, #84]	@ (8002208 <HAL_ADC_MspInit+0xfc>)
 80021b4:	2200      	movs	r2, #0
 80021b6:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80021b8:	4b13      	ldr	r3, [pc, #76]	@ (8002208 <HAL_ADC_MspInit+0xfc>)
 80021ba:	2200      	movs	r2, #0
 80021bc:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80021be:	4b12      	ldr	r3, [pc, #72]	@ (8002208 <HAL_ADC_MspInit+0xfc>)
 80021c0:	2280      	movs	r2, #128	@ 0x80
 80021c2:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80021c4:	4b10      	ldr	r3, [pc, #64]	@ (8002208 <HAL_ADC_MspInit+0xfc>)
 80021c6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80021ca:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80021cc:	4b0e      	ldr	r3, [pc, #56]	@ (8002208 <HAL_ADC_MspInit+0xfc>)
 80021ce:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80021d2:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80021d4:	4b0c      	ldr	r3, [pc, #48]	@ (8002208 <HAL_ADC_MspInit+0xfc>)
 80021d6:	2220      	movs	r2, #32
 80021d8:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80021da:	4b0b      	ldr	r3, [pc, #44]	@ (8002208 <HAL_ADC_MspInit+0xfc>)
 80021dc:	2200      	movs	r2, #0
 80021de:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80021e0:	4809      	ldr	r0, [pc, #36]	@ (8002208 <HAL_ADC_MspInit+0xfc>)
 80021e2:	f001 ffd7 	bl	8004194 <HAL_DMA_Init>
 80021e6:	4603      	mov	r3, r0
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d001      	beq.n	80021f0 <HAL_ADC_MspInit+0xe4>
    {
      Error_Handler();
 80021ec:	f7ff ff64 	bl	80020b8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	4a05      	ldr	r2, [pc, #20]	@ (8002208 <HAL_ADC_MspInit+0xfc>)
 80021f4:	655a      	str	r2, [r3, #84]	@ 0x54
 80021f6:	4a04      	ldr	r2, [pc, #16]	@ (8002208 <HAL_ADC_MspInit+0xfc>)
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	6293      	str	r3, [r2, #40]	@ 0x28
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80021fc:	bf00      	nop
 80021fe:	3778      	adds	r7, #120	@ 0x78
 8002200:	46bd      	mov	sp, r7
 8002202:	bd80      	pop	{r7, pc}
 8002204:	40021000 	.word	0x40021000
 8002208:	200000a0 	.word	0x200000a0
 800220c:	40020008 	.word	0x40020008

08002210 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	b09e      	sub	sp, #120	@ 0x78
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002218:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800221c:	2200      	movs	r2, #0
 800221e:	601a      	str	r2, [r3, #0]
 8002220:	605a      	str	r2, [r3, #4]
 8002222:	609a      	str	r2, [r3, #8]
 8002224:	60da      	str	r2, [r3, #12]
 8002226:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002228:	f107 0310 	add.w	r3, r7, #16
 800222c:	2254      	movs	r2, #84	@ 0x54
 800222e:	2100      	movs	r1, #0
 8002230:	4618      	mov	r0, r3
 8002232:	f007 f9a3 	bl	800957c <memset>
  if(huart->Instance==LPUART1)
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	4a23      	ldr	r2, [pc, #140]	@ (80022c8 <HAL_UART_MspInit+0xb8>)
 800223c:	4293      	cmp	r3, r2
 800223e:	d13e      	bne.n	80022be <HAL_UART_MspInit+0xae>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8002240:	2320      	movs	r3, #32
 8002242:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8002244:	2300      	movs	r3, #0
 8002246:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002248:	f107 0310 	add.w	r3, r7, #16
 800224c:	4618      	mov	r0, r3
 800224e:	f003 fa81 	bl	8005754 <HAL_RCCEx_PeriphCLKConfig>
 8002252:	4603      	mov	r3, r0
 8002254:	2b00      	cmp	r3, #0
 8002256:	d001      	beq.n	800225c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002258:	f7ff ff2e 	bl	80020b8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 800225c:	4b1b      	ldr	r3, [pc, #108]	@ (80022cc <HAL_UART_MspInit+0xbc>)
 800225e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002260:	4a1a      	ldr	r2, [pc, #104]	@ (80022cc <HAL_UART_MspInit+0xbc>)
 8002262:	f043 0301 	orr.w	r3, r3, #1
 8002266:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8002268:	4b18      	ldr	r3, [pc, #96]	@ (80022cc <HAL_UART_MspInit+0xbc>)
 800226a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800226c:	f003 0301 	and.w	r3, r3, #1
 8002270:	60fb      	str	r3, [r7, #12]
 8002272:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002274:	4b15      	ldr	r3, [pc, #84]	@ (80022cc <HAL_UART_MspInit+0xbc>)
 8002276:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002278:	4a14      	ldr	r2, [pc, #80]	@ (80022cc <HAL_UART_MspInit+0xbc>)
 800227a:	f043 0301 	orr.w	r3, r3, #1
 800227e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002280:	4b12      	ldr	r3, [pc, #72]	@ (80022cc <HAL_UART_MspInit+0xbc>)
 8002282:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002284:	f003 0301 	and.w	r3, r3, #1
 8002288:	60bb      	str	r3, [r7, #8]
 800228a:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 800228c:	230c      	movs	r3, #12
 800228e:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002290:	2302      	movs	r3, #2
 8002292:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002294:	2300      	movs	r3, #0
 8002296:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002298:	2300      	movs	r3, #0
 800229a:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 800229c:	230c      	movs	r3, #12
 800229e:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022a0:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80022a4:	4619      	mov	r1, r3
 80022a6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80022aa:	f002 faa5 	bl	80047f8 <HAL_GPIO_Init>

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 80022ae:	2200      	movs	r2, #0
 80022b0:	2100      	movs	r1, #0
 80022b2:	205b      	movs	r0, #91	@ 0x5b
 80022b4:	f001 ff39 	bl	800412a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 80022b8:	205b      	movs	r0, #91	@ 0x5b
 80022ba:	f001 ff50 	bl	800415e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }

}
 80022be:	bf00      	nop
 80022c0:	3778      	adds	r7, #120	@ 0x78
 80022c2:	46bd      	mov	sp, r7
 80022c4:	bd80      	pop	{r7, pc}
 80022c6:	bf00      	nop
 80022c8:	40008000 	.word	0x40008000
 80022cc:	40021000 	.word	0x40021000

080022d0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80022d0:	b480      	push	{r7}
 80022d2:	b087      	sub	sp, #28
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	4a1c      	ldr	r2, [pc, #112]	@ (8002350 <HAL_TIM_Base_MspInit+0x80>)
 80022de:	4293      	cmp	r3, r2
 80022e0:	d10c      	bne.n	80022fc <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80022e2:	4b1c      	ldr	r3, [pc, #112]	@ (8002354 <HAL_TIM_Base_MspInit+0x84>)
 80022e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022e6:	4a1b      	ldr	r2, [pc, #108]	@ (8002354 <HAL_TIM_Base_MspInit+0x84>)
 80022e8:	f043 0302 	orr.w	r3, r3, #2
 80022ec:	6593      	str	r3, [r2, #88]	@ 0x58
 80022ee:	4b19      	ldr	r3, [pc, #100]	@ (8002354 <HAL_TIM_Base_MspInit+0x84>)
 80022f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022f2:	f003 0302 	and.w	r3, r3, #2
 80022f6:	617b      	str	r3, [r7, #20]
 80022f8:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 80022fa:	e022      	b.n	8002342 <HAL_TIM_Base_MspInit+0x72>
  else if(htim_base->Instance==TIM5)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	4a15      	ldr	r2, [pc, #84]	@ (8002358 <HAL_TIM_Base_MspInit+0x88>)
 8002302:	4293      	cmp	r3, r2
 8002304:	d10c      	bne.n	8002320 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002306:	4b13      	ldr	r3, [pc, #76]	@ (8002354 <HAL_TIM_Base_MspInit+0x84>)
 8002308:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800230a:	4a12      	ldr	r2, [pc, #72]	@ (8002354 <HAL_TIM_Base_MspInit+0x84>)
 800230c:	f043 0308 	orr.w	r3, r3, #8
 8002310:	6593      	str	r3, [r2, #88]	@ 0x58
 8002312:	4b10      	ldr	r3, [pc, #64]	@ (8002354 <HAL_TIM_Base_MspInit+0x84>)
 8002314:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002316:	f003 0308 	and.w	r3, r3, #8
 800231a:	613b      	str	r3, [r7, #16]
 800231c:	693b      	ldr	r3, [r7, #16]
}
 800231e:	e010      	b.n	8002342 <HAL_TIM_Base_MspInit+0x72>
  else if(htim_base->Instance==TIM8)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	4a0d      	ldr	r2, [pc, #52]	@ (800235c <HAL_TIM_Base_MspInit+0x8c>)
 8002326:	4293      	cmp	r3, r2
 8002328:	d10b      	bne.n	8002342 <HAL_TIM_Base_MspInit+0x72>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800232a:	4b0a      	ldr	r3, [pc, #40]	@ (8002354 <HAL_TIM_Base_MspInit+0x84>)
 800232c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800232e:	4a09      	ldr	r2, [pc, #36]	@ (8002354 <HAL_TIM_Base_MspInit+0x84>)
 8002330:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002334:	6613      	str	r3, [r2, #96]	@ 0x60
 8002336:	4b07      	ldr	r3, [pc, #28]	@ (8002354 <HAL_TIM_Base_MspInit+0x84>)
 8002338:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800233a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800233e:	60fb      	str	r3, [r7, #12]
 8002340:	68fb      	ldr	r3, [r7, #12]
}
 8002342:	bf00      	nop
 8002344:	371c      	adds	r7, #28
 8002346:	46bd      	mov	sp, r7
 8002348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234c:	4770      	bx	lr
 800234e:	bf00      	nop
 8002350:	40000400 	.word	0x40000400
 8002354:	40021000 	.word	0x40021000
 8002358:	40000c00 	.word	0x40000c00
 800235c:	40013400 	.word	0x40013400

08002360 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b08a      	sub	sp, #40	@ 0x28
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002368:	f107 0314 	add.w	r3, r7, #20
 800236c:	2200      	movs	r2, #0
 800236e:	601a      	str	r2, [r3, #0]
 8002370:	605a      	str	r2, [r3, #4]
 8002372:	609a      	str	r2, [r3, #8]
 8002374:	60da      	str	r2, [r3, #12]
 8002376:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM4)
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	4a17      	ldr	r2, [pc, #92]	@ (80023dc <HAL_TIM_Encoder_MspInit+0x7c>)
 800237e:	4293      	cmp	r3, r2
 8002380:	d127      	bne.n	80023d2 <HAL_TIM_Encoder_MspInit+0x72>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002382:	4b17      	ldr	r3, [pc, #92]	@ (80023e0 <HAL_TIM_Encoder_MspInit+0x80>)
 8002384:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002386:	4a16      	ldr	r2, [pc, #88]	@ (80023e0 <HAL_TIM_Encoder_MspInit+0x80>)
 8002388:	f043 0304 	orr.w	r3, r3, #4
 800238c:	6593      	str	r3, [r2, #88]	@ 0x58
 800238e:	4b14      	ldr	r3, [pc, #80]	@ (80023e0 <HAL_TIM_Encoder_MspInit+0x80>)
 8002390:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002392:	f003 0304 	and.w	r3, r3, #4
 8002396:	613b      	str	r3, [r7, #16]
 8002398:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800239a:	4b11      	ldr	r3, [pc, #68]	@ (80023e0 <HAL_TIM_Encoder_MspInit+0x80>)
 800239c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800239e:	4a10      	ldr	r2, [pc, #64]	@ (80023e0 <HAL_TIM_Encoder_MspInit+0x80>)
 80023a0:	f043 0302 	orr.w	r3, r3, #2
 80023a4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80023a6:	4b0e      	ldr	r3, [pc, #56]	@ (80023e0 <HAL_TIM_Encoder_MspInit+0x80>)
 80023a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023aa:	f003 0302 	and.w	r3, r3, #2
 80023ae:	60fb      	str	r3, [r7, #12]
 80023b0:	68fb      	ldr	r3, [r7, #12]
    /**TIM4 GPIO Configuration
    PB6     ------> TIM4_CH1
    PB7     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80023b2:	23c0      	movs	r3, #192	@ 0xc0
 80023b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023b6:	2302      	movs	r3, #2
 80023b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023ba:	2300      	movs	r3, #0
 80023bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023be:	2300      	movs	r3, #0
 80023c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80023c2:	2302      	movs	r3, #2
 80023c4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023c6:	f107 0314 	add.w	r3, r7, #20
 80023ca:	4619      	mov	r1, r3
 80023cc:	4805      	ldr	r0, [pc, #20]	@ (80023e4 <HAL_TIM_Encoder_MspInit+0x84>)
 80023ce:	f002 fa13 	bl	80047f8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80023d2:	bf00      	nop
 80023d4:	3728      	adds	r7, #40	@ 0x28
 80023d6:	46bd      	mov	sp, r7
 80023d8:	bd80      	pop	{r7, pc}
 80023da:	bf00      	nop
 80023dc:	40000800 	.word	0x40000800
 80023e0:	40021000 	.word	0x40021000
 80023e4:	48000400 	.word	0x48000400

080023e8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b08a      	sub	sp, #40	@ 0x28
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023f0:	f107 0314 	add.w	r3, r7, #20
 80023f4:	2200      	movs	r2, #0
 80023f6:	601a      	str	r2, [r3, #0]
 80023f8:	605a      	str	r2, [r3, #4]
 80023fa:	609a      	str	r2, [r3, #8]
 80023fc:	60da      	str	r2, [r3, #12]
 80023fe:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM8)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	4a1f      	ldr	r2, [pc, #124]	@ (8002484 <HAL_TIM_MspPostInit+0x9c>)
 8002406:	4293      	cmp	r3, r2
 8002408:	d138      	bne.n	800247c <HAL_TIM_MspPostInit+0x94>
  {
  /* USER CODE BEGIN TIM8_MspPostInit 0 */

  /* USER CODE END TIM8_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800240a:	4b1f      	ldr	r3, [pc, #124]	@ (8002488 <HAL_TIM_MspPostInit+0xa0>)
 800240c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800240e:	4a1e      	ldr	r2, [pc, #120]	@ (8002488 <HAL_TIM_MspPostInit+0xa0>)
 8002410:	f043 0304 	orr.w	r3, r3, #4
 8002414:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002416:	4b1c      	ldr	r3, [pc, #112]	@ (8002488 <HAL_TIM_MspPostInit+0xa0>)
 8002418:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800241a:	f003 0304 	and.w	r3, r3, #4
 800241e:	613b      	str	r3, [r7, #16]
 8002420:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002422:	4b19      	ldr	r3, [pc, #100]	@ (8002488 <HAL_TIM_MspPostInit+0xa0>)
 8002424:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002426:	4a18      	ldr	r2, [pc, #96]	@ (8002488 <HAL_TIM_MspPostInit+0xa0>)
 8002428:	f043 0302 	orr.w	r3, r3, #2
 800242c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800242e:	4b16      	ldr	r3, [pc, #88]	@ (8002488 <HAL_TIM_MspPostInit+0xa0>)
 8002430:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002432:	f003 0302 	and.w	r3, r3, #2
 8002436:	60fb      	str	r3, [r7, #12]
 8002438:	68fb      	ldr	r3, [r7, #12]
    /**TIM8 GPIO Configuration
    PC6     ------> TIM8_CH1
    PC7     ------> TIM8_CH2
    PB9     ------> TIM8_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800243a:	23c0      	movs	r3, #192	@ 0xc0
 800243c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800243e:	2302      	movs	r3, #2
 8002440:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002442:	2300      	movs	r3, #0
 8002444:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002446:	2300      	movs	r3, #0
 8002448:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 800244a:	2304      	movs	r3, #4
 800244c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800244e:	f107 0314 	add.w	r3, r7, #20
 8002452:	4619      	mov	r1, r3
 8002454:	480d      	ldr	r0, [pc, #52]	@ (800248c <HAL_TIM_MspPostInit+0xa4>)
 8002456:	f002 f9cf 	bl	80047f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800245a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800245e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002460:	2302      	movs	r3, #2
 8002462:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002464:	2300      	movs	r3, #0
 8002466:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002468:	2300      	movs	r3, #0
 800246a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM8;
 800246c:	230a      	movs	r3, #10
 800246e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002470:	f107 0314 	add.w	r3, r7, #20
 8002474:	4619      	mov	r1, r3
 8002476:	4806      	ldr	r0, [pc, #24]	@ (8002490 <HAL_TIM_MspPostInit+0xa8>)
 8002478:	f002 f9be 	bl	80047f8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 800247c:	bf00      	nop
 800247e:	3728      	adds	r7, #40	@ 0x28
 8002480:	46bd      	mov	sp, r7
 8002482:	bd80      	pop	{r7, pc}
 8002484:	40013400 	.word	0x40013400
 8002488:	40021000 	.word	0x40021000
 800248c:	48000800 	.word	0x48000800
 8002490:	48000400 	.word	0x48000400

08002494 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002494:	b480      	push	{r7}
 8002496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002498:	bf00      	nop
 800249a:	e7fd      	b.n	8002498 <NMI_Handler+0x4>

0800249c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800249c:	b480      	push	{r7}
 800249e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80024a0:	bf00      	nop
 80024a2:	e7fd      	b.n	80024a0 <HardFault_Handler+0x4>

080024a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80024a4:	b480      	push	{r7}
 80024a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80024a8:	bf00      	nop
 80024aa:	e7fd      	b.n	80024a8 <MemManage_Handler+0x4>

080024ac <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80024ac:	b480      	push	{r7}
 80024ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80024b0:	bf00      	nop
 80024b2:	e7fd      	b.n	80024b0 <BusFault_Handler+0x4>

080024b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80024b4:	b480      	push	{r7}
 80024b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80024b8:	bf00      	nop
 80024ba:	e7fd      	b.n	80024b8 <UsageFault_Handler+0x4>

080024bc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80024bc:	b480      	push	{r7}
 80024be:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80024c0:	bf00      	nop
 80024c2:	46bd      	mov	sp, r7
 80024c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c8:	4770      	bx	lr

080024ca <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80024ca:	b480      	push	{r7}
 80024cc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80024ce:	bf00      	nop
 80024d0:	46bd      	mov	sp, r7
 80024d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d6:	4770      	bx	lr

080024d8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80024d8:	b480      	push	{r7}
 80024da:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80024dc:	bf00      	nop
 80024de:	46bd      	mov	sp, r7
 80024e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e4:	4770      	bx	lr

080024e6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80024e6:	b580      	push	{r7, lr}
 80024e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80024ea:	f000 f8ad 	bl	8002648 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80024ee:	bf00      	nop
 80024f0:	bd80      	pop	{r7, pc}
	...

080024f4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80024f8:	4802      	ldr	r0, [pc, #8]	@ (8002504 <DMA1_Channel1_IRQHandler+0x10>)
 80024fa:	f002 f82e 	bl	800455a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80024fe:	bf00      	nop
 8002500:	bd80      	pop	{r7, pc}
 8002502:	bf00      	nop
 8002504:	200000a0 	.word	0x200000a0

08002508 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 800250c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8002510:	f002 fb26 	bl	8004b60 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002514:	bf00      	nop
 8002516:	bd80      	pop	{r7, pc}

08002518 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 800251c:	4802      	ldr	r0, [pc, #8]	@ (8002528 <LPUART1_IRQHandler+0x10>)
 800251e:	f004 fff5 	bl	800750c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 8002522:	bf00      	nop
 8002524:	bd80      	pop	{r7, pc}
 8002526:	bf00      	nop
 8002528:	20000100 	.word	0x20000100

0800252c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800252c:	b480      	push	{r7}
 800252e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002530:	4b06      	ldr	r3, [pc, #24]	@ (800254c <SystemInit+0x20>)
 8002532:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002536:	4a05      	ldr	r2, [pc, #20]	@ (800254c <SystemInit+0x20>)
 8002538:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800253c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002540:	bf00      	nop
 8002542:	46bd      	mov	sp, r7
 8002544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002548:	4770      	bx	lr
 800254a:	bf00      	nop
 800254c:	e000ed00 	.word	0xe000ed00

08002550 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002550:	480d      	ldr	r0, [pc, #52]	@ (8002588 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002552:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002554:	f7ff ffea 	bl	800252c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002558:	480c      	ldr	r0, [pc, #48]	@ (800258c <LoopForever+0x6>)
  ldr r1, =_edata
 800255a:	490d      	ldr	r1, [pc, #52]	@ (8002590 <LoopForever+0xa>)
  ldr r2, =_sidata
 800255c:	4a0d      	ldr	r2, [pc, #52]	@ (8002594 <LoopForever+0xe>)
  movs r3, #0
 800255e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002560:	e002      	b.n	8002568 <LoopCopyDataInit>

08002562 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002562:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002564:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002566:	3304      	adds	r3, #4

08002568 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002568:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800256a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800256c:	d3f9      	bcc.n	8002562 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800256e:	4a0a      	ldr	r2, [pc, #40]	@ (8002598 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002570:	4c0a      	ldr	r4, [pc, #40]	@ (800259c <LoopForever+0x16>)
  movs r3, #0
 8002572:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002574:	e001      	b.n	800257a <LoopFillZerobss>

08002576 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002576:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002578:	3204      	adds	r2, #4

0800257a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800257a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800257c:	d3fb      	bcc.n	8002576 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800257e:	f007 f805 	bl	800958c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002582:	f7fe fbff 	bl	8000d84 <main>

08002586 <LoopForever>:

LoopForever:
    b LoopForever
 8002586:	e7fe      	b.n	8002586 <LoopForever>
  ldr   r0, =_estack
 8002588:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800258c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002590:	20000018 	.word	0x20000018
  ldr r2, =_sidata
 8002594:	0800963c 	.word	0x0800963c
  ldr r2, =_sbss
 8002598:	20000018 	.word	0x20000018
  ldr r4, =_ebss
 800259c:	200003a8 	.word	0x200003a8

080025a0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80025a0:	e7fe      	b.n	80025a0 <ADC1_2_IRQHandler>

080025a2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80025a2:	b580      	push	{r7, lr}
 80025a4:	b082      	sub	sp, #8
 80025a6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80025a8:	2300      	movs	r3, #0
 80025aa:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80025ac:	2003      	movs	r0, #3
 80025ae:	f001 fdb1 	bl	8004114 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80025b2:	2000      	movs	r0, #0
 80025b4:	f000 f80e 	bl	80025d4 <HAL_InitTick>
 80025b8:	4603      	mov	r3, r0
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d002      	beq.n	80025c4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80025be:	2301      	movs	r3, #1
 80025c0:	71fb      	strb	r3, [r7, #7]
 80025c2:	e001      	b.n	80025c8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80025c4:	f7ff fd7e 	bl	80020c4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80025c8:	79fb      	ldrb	r3, [r7, #7]

}
 80025ca:	4618      	mov	r0, r3
 80025cc:	3708      	adds	r7, #8
 80025ce:	46bd      	mov	sp, r7
 80025d0:	bd80      	pop	{r7, pc}
	...

080025d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b084      	sub	sp, #16
 80025d8:	af00      	add	r7, sp, #0
 80025da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80025dc:	2300      	movs	r3, #0
 80025de:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80025e0:	4b16      	ldr	r3, [pc, #88]	@ (800263c <HAL_InitTick+0x68>)
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d022      	beq.n	800262e <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80025e8:	4b15      	ldr	r3, [pc, #84]	@ (8002640 <HAL_InitTick+0x6c>)
 80025ea:	681a      	ldr	r2, [r3, #0]
 80025ec:	4b13      	ldr	r3, [pc, #76]	@ (800263c <HAL_InitTick+0x68>)
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80025f4:	fbb1 f3f3 	udiv	r3, r1, r3
 80025f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80025fc:	4618      	mov	r0, r3
 80025fe:	f001 fdbc 	bl	800417a <HAL_SYSTICK_Config>
 8002602:	4603      	mov	r3, r0
 8002604:	2b00      	cmp	r3, #0
 8002606:	d10f      	bne.n	8002628 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	2b0f      	cmp	r3, #15
 800260c:	d809      	bhi.n	8002622 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800260e:	2200      	movs	r2, #0
 8002610:	6879      	ldr	r1, [r7, #4]
 8002612:	f04f 30ff 	mov.w	r0, #4294967295
 8002616:	f001 fd88 	bl	800412a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800261a:	4a0a      	ldr	r2, [pc, #40]	@ (8002644 <HAL_InitTick+0x70>)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	6013      	str	r3, [r2, #0]
 8002620:	e007      	b.n	8002632 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8002622:	2301      	movs	r3, #1
 8002624:	73fb      	strb	r3, [r7, #15]
 8002626:	e004      	b.n	8002632 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002628:	2301      	movs	r3, #1
 800262a:	73fb      	strb	r3, [r7, #15]
 800262c:	e001      	b.n	8002632 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800262e:	2301      	movs	r3, #1
 8002630:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002632:	7bfb      	ldrb	r3, [r7, #15]
}
 8002634:	4618      	mov	r0, r3
 8002636:	3710      	adds	r7, #16
 8002638:	46bd      	mov	sp, r7
 800263a:	bd80      	pop	{r7, pc}
 800263c:	20000014 	.word	0x20000014
 8002640:	2000000c 	.word	0x2000000c
 8002644:	20000010 	.word	0x20000010

08002648 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002648:	b480      	push	{r7}
 800264a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800264c:	4b05      	ldr	r3, [pc, #20]	@ (8002664 <HAL_IncTick+0x1c>)
 800264e:	681a      	ldr	r2, [r3, #0]
 8002650:	4b05      	ldr	r3, [pc, #20]	@ (8002668 <HAL_IncTick+0x20>)
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	4413      	add	r3, r2
 8002656:	4a03      	ldr	r2, [pc, #12]	@ (8002664 <HAL_IncTick+0x1c>)
 8002658:	6013      	str	r3, [r2, #0]
}
 800265a:	bf00      	nop
 800265c:	46bd      	mov	sp, r7
 800265e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002662:	4770      	bx	lr
 8002664:	200003a4 	.word	0x200003a4
 8002668:	20000014 	.word	0x20000014

0800266c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800266c:	b480      	push	{r7}
 800266e:	af00      	add	r7, sp, #0
  return uwTick;
 8002670:	4b03      	ldr	r3, [pc, #12]	@ (8002680 <HAL_GetTick+0x14>)
 8002672:	681b      	ldr	r3, [r3, #0]
}
 8002674:	4618      	mov	r0, r3
 8002676:	46bd      	mov	sp, r7
 8002678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267c:	4770      	bx	lr
 800267e:	bf00      	nop
 8002680:	200003a4 	.word	0x200003a4

08002684 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002684:	b480      	push	{r7}
 8002686:	b083      	sub	sp, #12
 8002688:	af00      	add	r7, sp, #0
 800268a:	6078      	str	r0, [r7, #4]
 800268c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	689b      	ldr	r3, [r3, #8]
 8002692:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002696:	683b      	ldr	r3, [r7, #0]
 8002698:	431a      	orrs	r2, r3
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	609a      	str	r2, [r3, #8]
}
 800269e:	bf00      	nop
 80026a0:	370c      	adds	r7, #12
 80026a2:	46bd      	mov	sp, r7
 80026a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a8:	4770      	bx	lr

080026aa <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80026aa:	b480      	push	{r7}
 80026ac:	b083      	sub	sp, #12
 80026ae:	af00      	add	r7, sp, #0
 80026b0:	6078      	str	r0, [r7, #4]
 80026b2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	689b      	ldr	r3, [r3, #8]
 80026b8:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80026bc:	683b      	ldr	r3, [r7, #0]
 80026be:	431a      	orrs	r2, r3
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	609a      	str	r2, [r3, #8]
}
 80026c4:	bf00      	nop
 80026c6:	370c      	adds	r7, #12
 80026c8:	46bd      	mov	sp, r7
 80026ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ce:	4770      	bx	lr

080026d0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80026d0:	b480      	push	{r7}
 80026d2:	b083      	sub	sp, #12
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	689b      	ldr	r3, [r3, #8]
 80026dc:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80026e0:	4618      	mov	r0, r3
 80026e2:	370c      	adds	r7, #12
 80026e4:	46bd      	mov	sp, r7
 80026e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ea:	4770      	bx	lr

080026ec <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80026ec:	b480      	push	{r7}
 80026ee:	b087      	sub	sp, #28
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	60f8      	str	r0, [r7, #12]
 80026f4:	60b9      	str	r1, [r7, #8]
 80026f6:	607a      	str	r2, [r7, #4]
 80026f8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	3360      	adds	r3, #96	@ 0x60
 80026fe:	461a      	mov	r2, r3
 8002700:	68bb      	ldr	r3, [r7, #8]
 8002702:	009b      	lsls	r3, r3, #2
 8002704:	4413      	add	r3, r2
 8002706:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002708:	697b      	ldr	r3, [r7, #20]
 800270a:	681a      	ldr	r2, [r3, #0]
 800270c:	4b08      	ldr	r3, [pc, #32]	@ (8002730 <LL_ADC_SetOffset+0x44>)
 800270e:	4013      	ands	r3, r2
 8002710:	687a      	ldr	r2, [r7, #4]
 8002712:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8002716:	683a      	ldr	r2, [r7, #0]
 8002718:	430a      	orrs	r2, r1
 800271a:	4313      	orrs	r3, r2
 800271c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002720:	697b      	ldr	r3, [r7, #20]
 8002722:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002724:	bf00      	nop
 8002726:	371c      	adds	r7, #28
 8002728:	46bd      	mov	sp, r7
 800272a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272e:	4770      	bx	lr
 8002730:	03fff000 	.word	0x03fff000

08002734 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002734:	b480      	push	{r7}
 8002736:	b085      	sub	sp, #20
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]
 800273c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	3360      	adds	r3, #96	@ 0x60
 8002742:	461a      	mov	r2, r3
 8002744:	683b      	ldr	r3, [r7, #0]
 8002746:	009b      	lsls	r3, r3, #2
 8002748:	4413      	add	r3, r2
 800274a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002754:	4618      	mov	r0, r3
 8002756:	3714      	adds	r7, #20
 8002758:	46bd      	mov	sp, r7
 800275a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275e:	4770      	bx	lr

08002760 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002760:	b480      	push	{r7}
 8002762:	b087      	sub	sp, #28
 8002764:	af00      	add	r7, sp, #0
 8002766:	60f8      	str	r0, [r7, #12]
 8002768:	60b9      	str	r1, [r7, #8]
 800276a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	3360      	adds	r3, #96	@ 0x60
 8002770:	461a      	mov	r2, r3
 8002772:	68bb      	ldr	r3, [r7, #8]
 8002774:	009b      	lsls	r3, r3, #2
 8002776:	4413      	add	r3, r2
 8002778:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800277a:	697b      	ldr	r3, [r7, #20]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	431a      	orrs	r2, r3
 8002786:	697b      	ldr	r3, [r7, #20]
 8002788:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800278a:	bf00      	nop
 800278c:	371c      	adds	r7, #28
 800278e:	46bd      	mov	sp, r7
 8002790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002794:	4770      	bx	lr

08002796 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8002796:	b480      	push	{r7}
 8002798:	b087      	sub	sp, #28
 800279a:	af00      	add	r7, sp, #0
 800279c:	60f8      	str	r0, [r7, #12]
 800279e:	60b9      	str	r1, [r7, #8]
 80027a0:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	3360      	adds	r3, #96	@ 0x60
 80027a6:	461a      	mov	r2, r3
 80027a8:	68bb      	ldr	r3, [r7, #8]
 80027aa:	009b      	lsls	r3, r3, #2
 80027ac:	4413      	add	r3, r2
 80027ae:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80027b0:	697b      	ldr	r3, [r7, #20]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	431a      	orrs	r2, r3
 80027bc:	697b      	ldr	r3, [r7, #20]
 80027be:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 80027c0:	bf00      	nop
 80027c2:	371c      	adds	r7, #28
 80027c4:	46bd      	mov	sp, r7
 80027c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ca:	4770      	bx	lr

080027cc <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80027cc:	b480      	push	{r7}
 80027ce:	b087      	sub	sp, #28
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	60f8      	str	r0, [r7, #12]
 80027d4:	60b9      	str	r1, [r7, #8]
 80027d6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	3360      	adds	r3, #96	@ 0x60
 80027dc:	461a      	mov	r2, r3
 80027de:	68bb      	ldr	r3, [r7, #8]
 80027e0:	009b      	lsls	r3, r3, #2
 80027e2:	4413      	add	r3, r2
 80027e4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80027e6:	697b      	ldr	r3, [r7, #20]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	431a      	orrs	r2, r3
 80027f2:	697b      	ldr	r3, [r7, #20]
 80027f4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80027f6:	bf00      	nop
 80027f8:	371c      	adds	r7, #28
 80027fa:	46bd      	mov	sp, r7
 80027fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002800:	4770      	bx	lr

08002802 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8002802:	b480      	push	{r7}
 8002804:	b083      	sub	sp, #12
 8002806:	af00      	add	r7, sp, #0
 8002808:	6078      	str	r0, [r7, #4]
 800280a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	695b      	ldr	r3, [r3, #20]
 8002810:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002814:	683b      	ldr	r3, [r7, #0]
 8002816:	431a      	orrs	r2, r3
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	615a      	str	r2, [r3, #20]
}
 800281c:	bf00      	nop
 800281e:	370c      	adds	r7, #12
 8002820:	46bd      	mov	sp, r7
 8002822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002826:	4770      	bx	lr

08002828 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002828:	b480      	push	{r7}
 800282a:	b083      	sub	sp, #12
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	68db      	ldr	r3, [r3, #12]
 8002834:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002838:	2b00      	cmp	r3, #0
 800283a:	d101      	bne.n	8002840 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800283c:	2301      	movs	r3, #1
 800283e:	e000      	b.n	8002842 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002840:	2300      	movs	r3, #0
}
 8002842:	4618      	mov	r0, r3
 8002844:	370c      	adds	r7, #12
 8002846:	46bd      	mov	sp, r7
 8002848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284c:	4770      	bx	lr

0800284e <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800284e:	b480      	push	{r7}
 8002850:	b087      	sub	sp, #28
 8002852:	af00      	add	r7, sp, #0
 8002854:	60f8      	str	r0, [r7, #12]
 8002856:	60b9      	str	r1, [r7, #8]
 8002858:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	3330      	adds	r3, #48	@ 0x30
 800285e:	461a      	mov	r2, r3
 8002860:	68bb      	ldr	r3, [r7, #8]
 8002862:	0a1b      	lsrs	r3, r3, #8
 8002864:	009b      	lsls	r3, r3, #2
 8002866:	f003 030c 	and.w	r3, r3, #12
 800286a:	4413      	add	r3, r2
 800286c:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800286e:	697b      	ldr	r3, [r7, #20]
 8002870:	681a      	ldr	r2, [r3, #0]
 8002872:	68bb      	ldr	r3, [r7, #8]
 8002874:	f003 031f 	and.w	r3, r3, #31
 8002878:	211f      	movs	r1, #31
 800287a:	fa01 f303 	lsl.w	r3, r1, r3
 800287e:	43db      	mvns	r3, r3
 8002880:	401a      	ands	r2, r3
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	0e9b      	lsrs	r3, r3, #26
 8002886:	f003 011f 	and.w	r1, r3, #31
 800288a:	68bb      	ldr	r3, [r7, #8]
 800288c:	f003 031f 	and.w	r3, r3, #31
 8002890:	fa01 f303 	lsl.w	r3, r1, r3
 8002894:	431a      	orrs	r2, r3
 8002896:	697b      	ldr	r3, [r7, #20]
 8002898:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800289a:	bf00      	nop
 800289c:	371c      	adds	r7, #28
 800289e:	46bd      	mov	sp, r7
 80028a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a4:	4770      	bx	lr

080028a6 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80028a6:	b480      	push	{r7}
 80028a8:	b087      	sub	sp, #28
 80028aa:	af00      	add	r7, sp, #0
 80028ac:	60f8      	str	r0, [r7, #12]
 80028ae:	60b9      	str	r1, [r7, #8]
 80028b0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	3314      	adds	r3, #20
 80028b6:	461a      	mov	r2, r3
 80028b8:	68bb      	ldr	r3, [r7, #8]
 80028ba:	0e5b      	lsrs	r3, r3, #25
 80028bc:	009b      	lsls	r3, r3, #2
 80028be:	f003 0304 	and.w	r3, r3, #4
 80028c2:	4413      	add	r3, r2
 80028c4:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80028c6:	697b      	ldr	r3, [r7, #20]
 80028c8:	681a      	ldr	r2, [r3, #0]
 80028ca:	68bb      	ldr	r3, [r7, #8]
 80028cc:	0d1b      	lsrs	r3, r3, #20
 80028ce:	f003 031f 	and.w	r3, r3, #31
 80028d2:	2107      	movs	r1, #7
 80028d4:	fa01 f303 	lsl.w	r3, r1, r3
 80028d8:	43db      	mvns	r3, r3
 80028da:	401a      	ands	r2, r3
 80028dc:	68bb      	ldr	r3, [r7, #8]
 80028de:	0d1b      	lsrs	r3, r3, #20
 80028e0:	f003 031f 	and.w	r3, r3, #31
 80028e4:	6879      	ldr	r1, [r7, #4]
 80028e6:	fa01 f303 	lsl.w	r3, r1, r3
 80028ea:	431a      	orrs	r2, r3
 80028ec:	697b      	ldr	r3, [r7, #20]
 80028ee:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80028f0:	bf00      	nop
 80028f2:	371c      	adds	r7, #28
 80028f4:	46bd      	mov	sp, r7
 80028f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fa:	4770      	bx	lr

080028fc <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80028fc:	b480      	push	{r7}
 80028fe:	b085      	sub	sp, #20
 8002900:	af00      	add	r7, sp, #0
 8002902:	60f8      	str	r0, [r7, #12]
 8002904:	60b9      	str	r1, [r7, #8]
 8002906:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800290e:	68bb      	ldr	r3, [r7, #8]
 8002910:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002914:	43db      	mvns	r3, r3
 8002916:	401a      	ands	r2, r3
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	f003 0318 	and.w	r3, r3, #24
 800291e:	4908      	ldr	r1, [pc, #32]	@ (8002940 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002920:	40d9      	lsrs	r1, r3
 8002922:	68bb      	ldr	r3, [r7, #8]
 8002924:	400b      	ands	r3, r1
 8002926:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800292a:	431a      	orrs	r2, r3
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002932:	bf00      	nop
 8002934:	3714      	adds	r7, #20
 8002936:	46bd      	mov	sp, r7
 8002938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293c:	4770      	bx	lr
 800293e:	bf00      	nop
 8002940:	0007ffff 	.word	0x0007ffff

08002944 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002944:	b480      	push	{r7}
 8002946:	b083      	sub	sp, #12
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	689b      	ldr	r3, [r3, #8]
 8002950:	f003 031f 	and.w	r3, r3, #31
}
 8002954:	4618      	mov	r0, r3
 8002956:	370c      	adds	r7, #12
 8002958:	46bd      	mov	sp, r7
 800295a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295e:	4770      	bx	lr

08002960 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002960:	b480      	push	{r7}
 8002962:	b083      	sub	sp, #12
 8002964:	af00      	add	r7, sp, #0
 8002966:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	689b      	ldr	r3, [r3, #8]
 800296c:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002970:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002974:	687a      	ldr	r2, [r7, #4]
 8002976:	6093      	str	r3, [r2, #8]
}
 8002978:	bf00      	nop
 800297a:	370c      	adds	r7, #12
 800297c:	46bd      	mov	sp, r7
 800297e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002982:	4770      	bx	lr

08002984 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002984:	b480      	push	{r7}
 8002986:	b083      	sub	sp, #12
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	689b      	ldr	r3, [r3, #8]
 8002990:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002994:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002998:	d101      	bne.n	800299e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800299a:	2301      	movs	r3, #1
 800299c:	e000      	b.n	80029a0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800299e:	2300      	movs	r3, #0
}
 80029a0:	4618      	mov	r0, r3
 80029a2:	370c      	adds	r7, #12
 80029a4:	46bd      	mov	sp, r7
 80029a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029aa:	4770      	bx	lr

080029ac <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80029ac:	b480      	push	{r7}
 80029ae:	b083      	sub	sp, #12
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	689b      	ldr	r3, [r3, #8]
 80029b8:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80029bc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80029c0:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80029c8:	bf00      	nop
 80029ca:	370c      	adds	r7, #12
 80029cc:	46bd      	mov	sp, r7
 80029ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d2:	4770      	bx	lr

080029d4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80029d4:	b480      	push	{r7}
 80029d6:	b083      	sub	sp, #12
 80029d8:	af00      	add	r7, sp, #0
 80029da:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	689b      	ldr	r3, [r3, #8]
 80029e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80029e4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80029e8:	d101      	bne.n	80029ee <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80029ea:	2301      	movs	r3, #1
 80029ec:	e000      	b.n	80029f0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80029ee:	2300      	movs	r3, #0
}
 80029f0:	4618      	mov	r0, r3
 80029f2:	370c      	adds	r7, #12
 80029f4:	46bd      	mov	sp, r7
 80029f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fa:	4770      	bx	lr

080029fc <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80029fc:	b480      	push	{r7}
 80029fe:	b083      	sub	sp, #12
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	689b      	ldr	r3, [r3, #8]
 8002a08:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002a0c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002a10:	f043 0201 	orr.w	r2, r3, #1
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002a18:	bf00      	nop
 8002a1a:	370c      	adds	r7, #12
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a22:	4770      	bx	lr

08002a24 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002a24:	b480      	push	{r7}
 8002a26:	b083      	sub	sp, #12
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	689b      	ldr	r3, [r3, #8]
 8002a30:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002a34:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002a38:	f043 0202 	orr.w	r2, r3, #2
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002a40:	bf00      	nop
 8002a42:	370c      	adds	r7, #12
 8002a44:	46bd      	mov	sp, r7
 8002a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a4a:	4770      	bx	lr

08002a4c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002a4c:	b480      	push	{r7}
 8002a4e:	b083      	sub	sp, #12
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	689b      	ldr	r3, [r3, #8]
 8002a58:	f003 0301 	and.w	r3, r3, #1
 8002a5c:	2b01      	cmp	r3, #1
 8002a5e:	d101      	bne.n	8002a64 <LL_ADC_IsEnabled+0x18>
 8002a60:	2301      	movs	r3, #1
 8002a62:	e000      	b.n	8002a66 <LL_ADC_IsEnabled+0x1a>
 8002a64:	2300      	movs	r3, #0
}
 8002a66:	4618      	mov	r0, r3
 8002a68:	370c      	adds	r7, #12
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a70:	4770      	bx	lr

08002a72 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8002a72:	b480      	push	{r7}
 8002a74:	b083      	sub	sp, #12
 8002a76:	af00      	add	r7, sp, #0
 8002a78:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	689b      	ldr	r3, [r3, #8]
 8002a7e:	f003 0302 	and.w	r3, r3, #2
 8002a82:	2b02      	cmp	r3, #2
 8002a84:	d101      	bne.n	8002a8a <LL_ADC_IsDisableOngoing+0x18>
 8002a86:	2301      	movs	r3, #1
 8002a88:	e000      	b.n	8002a8c <LL_ADC_IsDisableOngoing+0x1a>
 8002a8a:	2300      	movs	r3, #0
}
 8002a8c:	4618      	mov	r0, r3
 8002a8e:	370c      	adds	r7, #12
 8002a90:	46bd      	mov	sp, r7
 8002a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a96:	4770      	bx	lr

08002a98 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002a98:	b480      	push	{r7}
 8002a9a:	b083      	sub	sp, #12
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	689b      	ldr	r3, [r3, #8]
 8002aa4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002aa8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002aac:	f043 0204 	orr.w	r2, r3, #4
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002ab4:	bf00      	nop
 8002ab6:	370c      	adds	r7, #12
 8002ab8:	46bd      	mov	sp, r7
 8002aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002abe:	4770      	bx	lr

08002ac0 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002ac0:	b480      	push	{r7}
 8002ac2:	b083      	sub	sp, #12
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	689b      	ldr	r3, [r3, #8]
 8002acc:	f003 0304 	and.w	r3, r3, #4
 8002ad0:	2b04      	cmp	r3, #4
 8002ad2:	d101      	bne.n	8002ad8 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002ad4:	2301      	movs	r3, #1
 8002ad6:	e000      	b.n	8002ada <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002ad8:	2300      	movs	r3, #0
}
 8002ada:	4618      	mov	r0, r3
 8002adc:	370c      	adds	r7, #12
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae4:	4770      	bx	lr

08002ae6 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002ae6:	b480      	push	{r7}
 8002ae8:	b083      	sub	sp, #12
 8002aea:	af00      	add	r7, sp, #0
 8002aec:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	689b      	ldr	r3, [r3, #8]
 8002af2:	f003 0308 	and.w	r3, r3, #8
 8002af6:	2b08      	cmp	r3, #8
 8002af8:	d101      	bne.n	8002afe <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002afa:	2301      	movs	r3, #1
 8002afc:	e000      	b.n	8002b00 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002afe:	2300      	movs	r3, #0
}
 8002b00:	4618      	mov	r0, r3
 8002b02:	370c      	adds	r7, #12
 8002b04:	46bd      	mov	sp, r7
 8002b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0a:	4770      	bx	lr

08002b0c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002b0c:	b590      	push	{r4, r7, lr}
 8002b0e:	b089      	sub	sp, #36	@ 0x24
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b14:	2300      	movs	r3, #0
 8002b16:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002b18:	2300      	movs	r3, #0
 8002b1a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d101      	bne.n	8002b26 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002b22:	2301      	movs	r3, #1
 8002b24:	e1a9      	b.n	8002e7a <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	695b      	ldr	r3, [r3, #20]
 8002b2a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d109      	bne.n	8002b48 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002b34:	6878      	ldr	r0, [r7, #4]
 8002b36:	f7ff fae9 	bl	800210c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	2200      	movs	r2, #0
 8002b3e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	2200      	movs	r2, #0
 8002b44:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	f7ff ff19 	bl	8002984 <LL_ADC_IsDeepPowerDownEnabled>
 8002b52:	4603      	mov	r3, r0
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d004      	beq.n	8002b62 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	f7ff feff 	bl	8002960 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	4618      	mov	r0, r3
 8002b68:	f7ff ff34 	bl	80029d4 <LL_ADC_IsInternalRegulatorEnabled>
 8002b6c:	4603      	mov	r3, r0
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d115      	bne.n	8002b9e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	4618      	mov	r0, r3
 8002b78:	f7ff ff18 	bl	80029ac <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002b7c:	4b9c      	ldr	r3, [pc, #624]	@ (8002df0 <HAL_ADC_Init+0x2e4>)
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	099b      	lsrs	r3, r3, #6
 8002b82:	4a9c      	ldr	r2, [pc, #624]	@ (8002df4 <HAL_ADC_Init+0x2e8>)
 8002b84:	fba2 2303 	umull	r2, r3, r2, r3
 8002b88:	099b      	lsrs	r3, r3, #6
 8002b8a:	3301      	adds	r3, #1
 8002b8c:	005b      	lsls	r3, r3, #1
 8002b8e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002b90:	e002      	b.n	8002b98 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	3b01      	subs	r3, #1
 8002b96:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d1f9      	bne.n	8002b92 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	4618      	mov	r0, r3
 8002ba4:	f7ff ff16 	bl	80029d4 <LL_ADC_IsInternalRegulatorEnabled>
 8002ba8:	4603      	mov	r3, r0
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d10d      	bne.n	8002bca <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bb2:	f043 0210 	orr.w	r2, r3, #16
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002bbe:	f043 0201 	orr.w	r2, r3, #1
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8002bc6:	2301      	movs	r3, #1
 8002bc8:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	4618      	mov	r0, r3
 8002bd0:	f7ff ff76 	bl	8002ac0 <LL_ADC_REG_IsConversionOngoing>
 8002bd4:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bda:	f003 0310 	and.w	r3, r3, #16
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	f040 8142 	bne.w	8002e68 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002be4:	697b      	ldr	r3, [r7, #20]
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	f040 813e 	bne.w	8002e68 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bf0:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002bf4:	f043 0202 	orr.w	r2, r3, #2
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	4618      	mov	r0, r3
 8002c02:	f7ff ff23 	bl	8002a4c <LL_ADC_IsEnabled>
 8002c06:	4603      	mov	r3, r0
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d141      	bne.n	8002c90 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002c14:	d004      	beq.n	8002c20 <HAL_ADC_Init+0x114>
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	4a77      	ldr	r2, [pc, #476]	@ (8002df8 <HAL_ADC_Init+0x2ec>)
 8002c1c:	4293      	cmp	r3, r2
 8002c1e:	d10f      	bne.n	8002c40 <HAL_ADC_Init+0x134>
 8002c20:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002c24:	f7ff ff12 	bl	8002a4c <LL_ADC_IsEnabled>
 8002c28:	4604      	mov	r4, r0
 8002c2a:	4873      	ldr	r0, [pc, #460]	@ (8002df8 <HAL_ADC_Init+0x2ec>)
 8002c2c:	f7ff ff0e 	bl	8002a4c <LL_ADC_IsEnabled>
 8002c30:	4603      	mov	r3, r0
 8002c32:	4323      	orrs	r3, r4
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	bf0c      	ite	eq
 8002c38:	2301      	moveq	r3, #1
 8002c3a:	2300      	movne	r3, #0
 8002c3c:	b2db      	uxtb	r3, r3
 8002c3e:	e012      	b.n	8002c66 <HAL_ADC_Init+0x15a>
 8002c40:	486e      	ldr	r0, [pc, #440]	@ (8002dfc <HAL_ADC_Init+0x2f0>)
 8002c42:	f7ff ff03 	bl	8002a4c <LL_ADC_IsEnabled>
 8002c46:	4604      	mov	r4, r0
 8002c48:	486d      	ldr	r0, [pc, #436]	@ (8002e00 <HAL_ADC_Init+0x2f4>)
 8002c4a:	f7ff feff 	bl	8002a4c <LL_ADC_IsEnabled>
 8002c4e:	4603      	mov	r3, r0
 8002c50:	431c      	orrs	r4, r3
 8002c52:	486c      	ldr	r0, [pc, #432]	@ (8002e04 <HAL_ADC_Init+0x2f8>)
 8002c54:	f7ff fefa 	bl	8002a4c <LL_ADC_IsEnabled>
 8002c58:	4603      	mov	r3, r0
 8002c5a:	4323      	orrs	r3, r4
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	bf0c      	ite	eq
 8002c60:	2301      	moveq	r3, #1
 8002c62:	2300      	movne	r3, #0
 8002c64:	b2db      	uxtb	r3, r3
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d012      	beq.n	8002c90 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002c72:	d004      	beq.n	8002c7e <HAL_ADC_Init+0x172>
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	4a5f      	ldr	r2, [pc, #380]	@ (8002df8 <HAL_ADC_Init+0x2ec>)
 8002c7a:	4293      	cmp	r3, r2
 8002c7c:	d101      	bne.n	8002c82 <HAL_ADC_Init+0x176>
 8002c7e:	4a62      	ldr	r2, [pc, #392]	@ (8002e08 <HAL_ADC_Init+0x2fc>)
 8002c80:	e000      	b.n	8002c84 <HAL_ADC_Init+0x178>
 8002c82:	4a62      	ldr	r2, [pc, #392]	@ (8002e0c <HAL_ADC_Init+0x300>)
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	685b      	ldr	r3, [r3, #4]
 8002c88:	4619      	mov	r1, r3
 8002c8a:	4610      	mov	r0, r2
 8002c8c:	f7ff fcfa 	bl	8002684 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	7f5b      	ldrb	r3, [r3, #29]
 8002c94:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002c9a:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002ca0:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8002ca6:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002cae:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002cb0:	4313      	orrs	r3, r2
 8002cb2:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002cba:	2b01      	cmp	r3, #1
 8002cbc:	d106      	bne.n	8002ccc <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cc2:	3b01      	subs	r3, #1
 8002cc4:	045b      	lsls	r3, r3, #17
 8002cc6:	69ba      	ldr	r2, [r7, #24]
 8002cc8:	4313      	orrs	r3, r2
 8002cca:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d009      	beq.n	8002ce8 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cd8:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ce0:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002ce2:	69ba      	ldr	r2, [r7, #24]
 8002ce4:	4313      	orrs	r3, r2
 8002ce6:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	68da      	ldr	r2, [r3, #12]
 8002cee:	4b48      	ldr	r3, [pc, #288]	@ (8002e10 <HAL_ADC_Init+0x304>)
 8002cf0:	4013      	ands	r3, r2
 8002cf2:	687a      	ldr	r2, [r7, #4]
 8002cf4:	6812      	ldr	r2, [r2, #0]
 8002cf6:	69b9      	ldr	r1, [r7, #24]
 8002cf8:	430b      	orrs	r3, r1
 8002cfa:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	691b      	ldr	r3, [r3, #16]
 8002d02:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	430a      	orrs	r2, r1
 8002d10:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	4618      	mov	r0, r3
 8002d18:	f7ff fee5 	bl	8002ae6 <LL_ADC_INJ_IsConversionOngoing>
 8002d1c:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002d1e:	697b      	ldr	r3, [r7, #20]
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d17f      	bne.n	8002e24 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002d24:	693b      	ldr	r3, [r7, #16]
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d17c      	bne.n	8002e24 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002d2e:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002d36:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002d38:	4313      	orrs	r3, r2
 8002d3a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	68db      	ldr	r3, [r3, #12]
 8002d42:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002d46:	f023 0302 	bic.w	r3, r3, #2
 8002d4a:	687a      	ldr	r2, [r7, #4]
 8002d4c:	6812      	ldr	r2, [r2, #0]
 8002d4e:	69b9      	ldr	r1, [r7, #24]
 8002d50:	430b      	orrs	r3, r1
 8002d52:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	691b      	ldr	r3, [r3, #16]
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d017      	beq.n	8002d8c <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	691a      	ldr	r2, [r3, #16]
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8002d6a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002d74:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002d78:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002d7c:	687a      	ldr	r2, [r7, #4]
 8002d7e:	6911      	ldr	r1, [r2, #16]
 8002d80:	687a      	ldr	r2, [r7, #4]
 8002d82:	6812      	ldr	r2, [r2, #0]
 8002d84:	430b      	orrs	r3, r1
 8002d86:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8002d8a:	e013      	b.n	8002db4 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	691a      	ldr	r2, [r3, #16]
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8002d9a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002da4:	687a      	ldr	r2, [r7, #4]
 8002da6:	6812      	ldr	r2, [r2, #0]
 8002da8:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002dac:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002db0:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002dba:	2b01      	cmp	r3, #1
 8002dbc:	d12a      	bne.n	8002e14 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	691b      	ldr	r3, [r3, #16]
 8002dc4:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002dc8:	f023 0304 	bic.w	r3, r3, #4
 8002dcc:	687a      	ldr	r2, [r7, #4]
 8002dce:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8002dd0:	687a      	ldr	r2, [r7, #4]
 8002dd2:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002dd4:	4311      	orrs	r1, r2
 8002dd6:	687a      	ldr	r2, [r7, #4]
 8002dd8:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002dda:	4311      	orrs	r1, r2
 8002ddc:	687a      	ldr	r2, [r7, #4]
 8002dde:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002de0:	430a      	orrs	r2, r1
 8002de2:	431a      	orrs	r2, r3
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f042 0201 	orr.w	r2, r2, #1
 8002dec:	611a      	str	r2, [r3, #16]
 8002dee:	e019      	b.n	8002e24 <HAL_ADC_Init+0x318>
 8002df0:	2000000c 	.word	0x2000000c
 8002df4:	053e2d63 	.word	0x053e2d63
 8002df8:	50000100 	.word	0x50000100
 8002dfc:	50000400 	.word	0x50000400
 8002e00:	50000500 	.word	0x50000500
 8002e04:	50000600 	.word	0x50000600
 8002e08:	50000300 	.word	0x50000300
 8002e0c:	50000700 	.word	0x50000700
 8002e10:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	691a      	ldr	r2, [r3, #16]
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f022 0201 	bic.w	r2, r2, #1
 8002e22:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	695b      	ldr	r3, [r3, #20]
 8002e28:	2b01      	cmp	r3, #1
 8002e2a:	d10c      	bne.n	8002e46 <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e32:	f023 010f 	bic.w	r1, r3, #15
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6a1b      	ldr	r3, [r3, #32]
 8002e3a:	1e5a      	subs	r2, r3, #1
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	430a      	orrs	r2, r1
 8002e42:	631a      	str	r2, [r3, #48]	@ 0x30
 8002e44:	e007      	b.n	8002e56 <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f022 020f 	bic.w	r2, r2, #15
 8002e54:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e5a:	f023 0303 	bic.w	r3, r3, #3
 8002e5e:	f043 0201 	orr.w	r2, r3, #1
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002e66:	e007      	b.n	8002e78 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e6c:	f043 0210 	orr.w	r2, r3, #16
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002e74:	2301      	movs	r3, #1
 8002e76:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002e78:	7ffb      	ldrb	r3, [r7, #31]
}
 8002e7a:	4618      	mov	r0, r3
 8002e7c:	3724      	adds	r7, #36	@ 0x24
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	bd90      	pop	{r4, r7, pc}
 8002e82:	bf00      	nop

08002e84 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002e84:	b580      	push	{r7, lr}
 8002e86:	b086      	sub	sp, #24
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	60f8      	str	r0, [r7, #12]
 8002e8c:	60b9      	str	r1, [r7, #8]
 8002e8e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002e98:	d004      	beq.n	8002ea4 <HAL_ADC_Start_DMA+0x20>
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	4a5a      	ldr	r2, [pc, #360]	@ (8003008 <HAL_ADC_Start_DMA+0x184>)
 8002ea0:	4293      	cmp	r3, r2
 8002ea2:	d101      	bne.n	8002ea8 <HAL_ADC_Start_DMA+0x24>
 8002ea4:	4b59      	ldr	r3, [pc, #356]	@ (800300c <HAL_ADC_Start_DMA+0x188>)
 8002ea6:	e000      	b.n	8002eaa <HAL_ADC_Start_DMA+0x26>
 8002ea8:	4b59      	ldr	r3, [pc, #356]	@ (8003010 <HAL_ADC_Start_DMA+0x18c>)
 8002eaa:	4618      	mov	r0, r3
 8002eac:	f7ff fd4a 	bl	8002944 <LL_ADC_GetMultimode>
 8002eb0:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	4618      	mov	r0, r3
 8002eb8:	f7ff fe02 	bl	8002ac0 <LL_ADC_REG_IsConversionOngoing>
 8002ebc:	4603      	mov	r3, r0
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	f040 809b 	bne.w	8002ffa <HAL_ADC_Start_DMA+0x176>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002eca:	2b01      	cmp	r3, #1
 8002ecc:	d101      	bne.n	8002ed2 <HAL_ADC_Start_DMA+0x4e>
 8002ece:	2302      	movs	r3, #2
 8002ed0:	e096      	b.n	8003000 <HAL_ADC_Start_DMA+0x17c>
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	2201      	movs	r2, #1
 8002ed6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	4a4d      	ldr	r2, [pc, #308]	@ (8003014 <HAL_ADC_Start_DMA+0x190>)
 8002ee0:	4293      	cmp	r3, r2
 8002ee2:	d008      	beq.n	8002ef6 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002ee4:	693b      	ldr	r3, [r7, #16]
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d005      	beq.n	8002ef6 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002eea:	693b      	ldr	r3, [r7, #16]
 8002eec:	2b05      	cmp	r3, #5
 8002eee:	d002      	beq.n	8002ef6 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002ef0:	693b      	ldr	r3, [r7, #16]
 8002ef2:	2b09      	cmp	r3, #9
 8002ef4:	d17a      	bne.n	8002fec <HAL_ADC_Start_DMA+0x168>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8002ef6:	68f8      	ldr	r0, [r7, #12]
 8002ef8:	f000 fcf6 	bl	80038e8 <ADC_Enable>
 8002efc:	4603      	mov	r3, r0
 8002efe:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8002f00:	7dfb      	ldrb	r3, [r7, #23]
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d16d      	bne.n	8002fe2 <HAL_ADC_Start_DMA+0x15e>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f0a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002f0e:	f023 0301 	bic.w	r3, r3, #1
 8002f12:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	4a3a      	ldr	r2, [pc, #232]	@ (8003008 <HAL_ADC_Start_DMA+0x184>)
 8002f20:	4293      	cmp	r3, r2
 8002f22:	d009      	beq.n	8002f38 <HAL_ADC_Start_DMA+0xb4>
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	4a3b      	ldr	r2, [pc, #236]	@ (8003018 <HAL_ADC_Start_DMA+0x194>)
 8002f2a:	4293      	cmp	r3, r2
 8002f2c:	d002      	beq.n	8002f34 <HAL_ADC_Start_DMA+0xb0>
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	e003      	b.n	8002f3c <HAL_ADC_Start_DMA+0xb8>
 8002f34:	4b39      	ldr	r3, [pc, #228]	@ (800301c <HAL_ADC_Start_DMA+0x198>)
 8002f36:	e001      	b.n	8002f3c <HAL_ADC_Start_DMA+0xb8>
 8002f38:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002f3c:	68fa      	ldr	r2, [r7, #12]
 8002f3e:	6812      	ldr	r2, [r2, #0]
 8002f40:	4293      	cmp	r3, r2
 8002f42:	d002      	beq.n	8002f4a <HAL_ADC_Start_DMA+0xc6>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002f44:	693b      	ldr	r3, [r7, #16]
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d105      	bne.n	8002f56 <HAL_ADC_Start_DMA+0xd2>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f4e:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f5a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d006      	beq.n	8002f70 <HAL_ADC_Start_DMA+0xec>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f66:	f023 0206 	bic.w	r2, r3, #6
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	661a      	str	r2, [r3, #96]	@ 0x60
 8002f6e:	e002      	b.n	8002f76 <HAL_ADC_Start_DMA+0xf2>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	2200      	movs	r2, #0
 8002f74:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f7a:	4a29      	ldr	r2, [pc, #164]	@ (8003020 <HAL_ADC_Start_DMA+0x19c>)
 8002f7c:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f82:	4a28      	ldr	r2, [pc, #160]	@ (8003024 <HAL_ADC_Start_DMA+0x1a0>)
 8002f84:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f8a:	4a27      	ldr	r2, [pc, #156]	@ (8003028 <HAL_ADC_Start_DMA+0x1a4>)
 8002f8c:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	221c      	movs	r2, #28
 8002f94:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	2200      	movs	r2, #0
 8002f9a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	685a      	ldr	r2, [r3, #4]
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f042 0210 	orr.w	r2, r2, #16
 8002fac:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	68da      	ldr	r2, [r3, #12]
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	f042 0201 	orr.w	r2, r2, #1
 8002fbc:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	3340      	adds	r3, #64	@ 0x40
 8002fc8:	4619      	mov	r1, r3
 8002fca:	68ba      	ldr	r2, [r7, #8]
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	f001 f989 	bl	80042e4 <HAL_DMA_Start_IT>
 8002fd2:	4603      	mov	r3, r0
 8002fd4:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	4618      	mov	r0, r3
 8002fdc:	f7ff fd5c 	bl	8002a98 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8002fe0:	e00d      	b.n	8002ffe <HAL_ADC_Start_DMA+0x17a>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 8002fea:	e008      	b.n	8002ffe <HAL_ADC_Start_DMA+0x17a>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8002fec:	2301      	movs	r3, #1
 8002fee:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	2200      	movs	r2, #0
 8002ff4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8002ff8:	e001      	b.n	8002ffe <HAL_ADC_Start_DMA+0x17a>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002ffa:	2302      	movs	r3, #2
 8002ffc:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002ffe:	7dfb      	ldrb	r3, [r7, #23]
}
 8003000:	4618      	mov	r0, r3
 8003002:	3718      	adds	r7, #24
 8003004:	46bd      	mov	sp, r7
 8003006:	bd80      	pop	{r7, pc}
 8003008:	50000100 	.word	0x50000100
 800300c:	50000300 	.word	0x50000300
 8003010:	50000700 	.word	0x50000700
 8003014:	50000600 	.word	0x50000600
 8003018:	50000500 	.word	0x50000500
 800301c:	50000400 	.word	0x50000400
 8003020:	08003ad3 	.word	0x08003ad3
 8003024:	08003bab 	.word	0x08003bab
 8003028:	08003bc7 	.word	0x08003bc7

0800302c <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800302c:	b480      	push	{r7}
 800302e:	b083      	sub	sp, #12
 8003030:	af00      	add	r7, sp, #0
 8003032:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8003034:	bf00      	nop
 8003036:	370c      	adds	r7, #12
 8003038:	46bd      	mov	sp, r7
 800303a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800303e:	4770      	bx	lr

08003040 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003040:	b480      	push	{r7}
 8003042:	b083      	sub	sp, #12
 8003044:	af00      	add	r7, sp, #0
 8003046:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8003048:	bf00      	nop
 800304a:	370c      	adds	r7, #12
 800304c:	46bd      	mov	sp, r7
 800304e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003052:	4770      	bx	lr

08003054 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003054:	b480      	push	{r7}
 8003056:	b083      	sub	sp, #12
 8003058:	af00      	add	r7, sp, #0
 800305a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800305c:	bf00      	nop
 800305e:	370c      	adds	r7, #12
 8003060:	46bd      	mov	sp, r7
 8003062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003066:	4770      	bx	lr

08003068 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	b0b6      	sub	sp, #216	@ 0xd8
 800306c:	af00      	add	r7, sp, #0
 800306e:	6078      	str	r0, [r7, #4]
 8003070:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003072:	2300      	movs	r3, #0
 8003074:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003078:	2300      	movs	r3, #0
 800307a:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003082:	2b01      	cmp	r3, #1
 8003084:	d102      	bne.n	800308c <HAL_ADC_ConfigChannel+0x24>
 8003086:	2302      	movs	r3, #2
 8003088:	f000 bc13 	b.w	80038b2 <HAL_ADC_ConfigChannel+0x84a>
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	2201      	movs	r2, #1
 8003090:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	4618      	mov	r0, r3
 800309a:	f7ff fd11 	bl	8002ac0 <LL_ADC_REG_IsConversionOngoing>
 800309e:	4603      	mov	r3, r0
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	f040 83f3 	bne.w	800388c <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	6818      	ldr	r0, [r3, #0]
 80030aa:	683b      	ldr	r3, [r7, #0]
 80030ac:	6859      	ldr	r1, [r3, #4]
 80030ae:	683b      	ldr	r3, [r7, #0]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	461a      	mov	r2, r3
 80030b4:	f7ff fbcb 	bl	800284e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	4618      	mov	r0, r3
 80030be:	f7ff fcff 	bl	8002ac0 <LL_ADC_REG_IsConversionOngoing>
 80030c2:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	4618      	mov	r0, r3
 80030cc:	f7ff fd0b 	bl	8002ae6 <LL_ADC_INJ_IsConversionOngoing>
 80030d0:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80030d4:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80030d8:	2b00      	cmp	r3, #0
 80030da:	f040 81d9 	bne.w	8003490 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80030de:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	f040 81d4 	bne.w	8003490 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80030e8:	683b      	ldr	r3, [r7, #0]
 80030ea:	689b      	ldr	r3, [r3, #8]
 80030ec:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80030f0:	d10f      	bne.n	8003112 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	6818      	ldr	r0, [r3, #0]
 80030f6:	683b      	ldr	r3, [r7, #0]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	2200      	movs	r2, #0
 80030fc:	4619      	mov	r1, r3
 80030fe:	f7ff fbd2 	bl	80028a6 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 800310a:	4618      	mov	r0, r3
 800310c:	f7ff fb79 	bl	8002802 <LL_ADC_SetSamplingTimeCommonConfig>
 8003110:	e00e      	b.n	8003130 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	6818      	ldr	r0, [r3, #0]
 8003116:	683b      	ldr	r3, [r7, #0]
 8003118:	6819      	ldr	r1, [r3, #0]
 800311a:	683b      	ldr	r3, [r7, #0]
 800311c:	689b      	ldr	r3, [r3, #8]
 800311e:	461a      	mov	r2, r3
 8003120:	f7ff fbc1 	bl	80028a6 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	2100      	movs	r1, #0
 800312a:	4618      	mov	r0, r3
 800312c:	f7ff fb69 	bl	8002802 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8003130:	683b      	ldr	r3, [r7, #0]
 8003132:	695a      	ldr	r2, [r3, #20]
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	68db      	ldr	r3, [r3, #12]
 800313a:	08db      	lsrs	r3, r3, #3
 800313c:	f003 0303 	and.w	r3, r3, #3
 8003140:	005b      	lsls	r3, r3, #1
 8003142:	fa02 f303 	lsl.w	r3, r2, r3
 8003146:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800314a:	683b      	ldr	r3, [r7, #0]
 800314c:	691b      	ldr	r3, [r3, #16]
 800314e:	2b04      	cmp	r3, #4
 8003150:	d022      	beq.n	8003198 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	6818      	ldr	r0, [r3, #0]
 8003156:	683b      	ldr	r3, [r7, #0]
 8003158:	6919      	ldr	r1, [r3, #16]
 800315a:	683b      	ldr	r3, [r7, #0]
 800315c:	681a      	ldr	r2, [r3, #0]
 800315e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003162:	f7ff fac3 	bl	80026ec <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6818      	ldr	r0, [r3, #0]
 800316a:	683b      	ldr	r3, [r7, #0]
 800316c:	6919      	ldr	r1, [r3, #16]
 800316e:	683b      	ldr	r3, [r7, #0]
 8003170:	699b      	ldr	r3, [r3, #24]
 8003172:	461a      	mov	r2, r3
 8003174:	f7ff fb0f 	bl	8002796 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	6818      	ldr	r0, [r3, #0]
 800317c:	683b      	ldr	r3, [r7, #0]
 800317e:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8003180:	683b      	ldr	r3, [r7, #0]
 8003182:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8003184:	2b01      	cmp	r3, #1
 8003186:	d102      	bne.n	800318e <HAL_ADC_ConfigChannel+0x126>
 8003188:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800318c:	e000      	b.n	8003190 <HAL_ADC_ConfigChannel+0x128>
 800318e:	2300      	movs	r3, #0
 8003190:	461a      	mov	r2, r3
 8003192:	f7ff fb1b 	bl	80027cc <LL_ADC_SetOffsetSaturation>
 8003196:	e17b      	b.n	8003490 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	2100      	movs	r1, #0
 800319e:	4618      	mov	r0, r3
 80031a0:	f7ff fac8 	bl	8002734 <LL_ADC_GetOffsetChannel>
 80031a4:	4603      	mov	r3, r0
 80031a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d10a      	bne.n	80031c4 <HAL_ADC_ConfigChannel+0x15c>
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	2100      	movs	r1, #0
 80031b4:	4618      	mov	r0, r3
 80031b6:	f7ff fabd 	bl	8002734 <LL_ADC_GetOffsetChannel>
 80031ba:	4603      	mov	r3, r0
 80031bc:	0e9b      	lsrs	r3, r3, #26
 80031be:	f003 021f 	and.w	r2, r3, #31
 80031c2:	e01e      	b.n	8003202 <HAL_ADC_ConfigChannel+0x19a>
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	2100      	movs	r1, #0
 80031ca:	4618      	mov	r0, r3
 80031cc:	f7ff fab2 	bl	8002734 <LL_ADC_GetOffsetChannel>
 80031d0:	4603      	mov	r3, r0
 80031d2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031d6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80031da:	fa93 f3a3 	rbit	r3, r3
 80031de:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80031e2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80031e6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80031ea:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d101      	bne.n	80031f6 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 80031f2:	2320      	movs	r3, #32
 80031f4:	e004      	b.n	8003200 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 80031f6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80031fa:	fab3 f383 	clz	r3, r3
 80031fe:	b2db      	uxtb	r3, r3
 8003200:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003202:	683b      	ldr	r3, [r7, #0]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800320a:	2b00      	cmp	r3, #0
 800320c:	d105      	bne.n	800321a <HAL_ADC_ConfigChannel+0x1b2>
 800320e:	683b      	ldr	r3, [r7, #0]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	0e9b      	lsrs	r3, r3, #26
 8003214:	f003 031f 	and.w	r3, r3, #31
 8003218:	e018      	b.n	800324c <HAL_ADC_ConfigChannel+0x1e4>
 800321a:	683b      	ldr	r3, [r7, #0]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003222:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003226:	fa93 f3a3 	rbit	r3, r3
 800322a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 800322e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003232:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8003236:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800323a:	2b00      	cmp	r3, #0
 800323c:	d101      	bne.n	8003242 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 800323e:	2320      	movs	r3, #32
 8003240:	e004      	b.n	800324c <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8003242:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003246:	fab3 f383 	clz	r3, r3
 800324a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800324c:	429a      	cmp	r2, r3
 800324e:	d106      	bne.n	800325e <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	2200      	movs	r2, #0
 8003256:	2100      	movs	r1, #0
 8003258:	4618      	mov	r0, r3
 800325a:	f7ff fa81 	bl	8002760 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	2101      	movs	r1, #1
 8003264:	4618      	mov	r0, r3
 8003266:	f7ff fa65 	bl	8002734 <LL_ADC_GetOffsetChannel>
 800326a:	4603      	mov	r3, r0
 800326c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003270:	2b00      	cmp	r3, #0
 8003272:	d10a      	bne.n	800328a <HAL_ADC_ConfigChannel+0x222>
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	2101      	movs	r1, #1
 800327a:	4618      	mov	r0, r3
 800327c:	f7ff fa5a 	bl	8002734 <LL_ADC_GetOffsetChannel>
 8003280:	4603      	mov	r3, r0
 8003282:	0e9b      	lsrs	r3, r3, #26
 8003284:	f003 021f 	and.w	r2, r3, #31
 8003288:	e01e      	b.n	80032c8 <HAL_ADC_ConfigChannel+0x260>
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	2101      	movs	r1, #1
 8003290:	4618      	mov	r0, r3
 8003292:	f7ff fa4f 	bl	8002734 <LL_ADC_GetOffsetChannel>
 8003296:	4603      	mov	r3, r0
 8003298:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800329c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80032a0:	fa93 f3a3 	rbit	r3, r3
 80032a4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 80032a8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80032ac:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 80032b0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d101      	bne.n	80032bc <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 80032b8:	2320      	movs	r3, #32
 80032ba:	e004      	b.n	80032c6 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 80032bc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80032c0:	fab3 f383 	clz	r3, r3
 80032c4:	b2db      	uxtb	r3, r3
 80032c6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d105      	bne.n	80032e0 <HAL_ADC_ConfigChannel+0x278>
 80032d4:	683b      	ldr	r3, [r7, #0]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	0e9b      	lsrs	r3, r3, #26
 80032da:	f003 031f 	and.w	r3, r3, #31
 80032de:	e018      	b.n	8003312 <HAL_ADC_ConfigChannel+0x2aa>
 80032e0:	683b      	ldr	r3, [r7, #0]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032e8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80032ec:	fa93 f3a3 	rbit	r3, r3
 80032f0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 80032f4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80032f8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 80032fc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003300:	2b00      	cmp	r3, #0
 8003302:	d101      	bne.n	8003308 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8003304:	2320      	movs	r3, #32
 8003306:	e004      	b.n	8003312 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8003308:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800330c:	fab3 f383 	clz	r3, r3
 8003310:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003312:	429a      	cmp	r2, r3
 8003314:	d106      	bne.n	8003324 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	2200      	movs	r2, #0
 800331c:	2101      	movs	r1, #1
 800331e:	4618      	mov	r0, r3
 8003320:	f7ff fa1e 	bl	8002760 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	2102      	movs	r1, #2
 800332a:	4618      	mov	r0, r3
 800332c:	f7ff fa02 	bl	8002734 <LL_ADC_GetOffsetChannel>
 8003330:	4603      	mov	r3, r0
 8003332:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003336:	2b00      	cmp	r3, #0
 8003338:	d10a      	bne.n	8003350 <HAL_ADC_ConfigChannel+0x2e8>
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	2102      	movs	r1, #2
 8003340:	4618      	mov	r0, r3
 8003342:	f7ff f9f7 	bl	8002734 <LL_ADC_GetOffsetChannel>
 8003346:	4603      	mov	r3, r0
 8003348:	0e9b      	lsrs	r3, r3, #26
 800334a:	f003 021f 	and.w	r2, r3, #31
 800334e:	e01e      	b.n	800338e <HAL_ADC_ConfigChannel+0x326>
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	2102      	movs	r1, #2
 8003356:	4618      	mov	r0, r3
 8003358:	f7ff f9ec 	bl	8002734 <LL_ADC_GetOffsetChannel>
 800335c:	4603      	mov	r3, r0
 800335e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003362:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003366:	fa93 f3a3 	rbit	r3, r3
 800336a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 800336e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003372:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8003376:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800337a:	2b00      	cmp	r3, #0
 800337c:	d101      	bne.n	8003382 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 800337e:	2320      	movs	r3, #32
 8003380:	e004      	b.n	800338c <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8003382:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003386:	fab3 f383 	clz	r3, r3
 800338a:	b2db      	uxtb	r3, r3
 800338c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800338e:	683b      	ldr	r3, [r7, #0]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003396:	2b00      	cmp	r3, #0
 8003398:	d105      	bne.n	80033a6 <HAL_ADC_ConfigChannel+0x33e>
 800339a:	683b      	ldr	r3, [r7, #0]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	0e9b      	lsrs	r3, r3, #26
 80033a0:	f003 031f 	and.w	r3, r3, #31
 80033a4:	e016      	b.n	80033d4 <HAL_ADC_ConfigChannel+0x36c>
 80033a6:	683b      	ldr	r3, [r7, #0]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033ae:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80033b2:	fa93 f3a3 	rbit	r3, r3
 80033b6:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 80033b8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80033ba:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 80033be:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d101      	bne.n	80033ca <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 80033c6:	2320      	movs	r3, #32
 80033c8:	e004      	b.n	80033d4 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 80033ca:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80033ce:	fab3 f383 	clz	r3, r3
 80033d2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80033d4:	429a      	cmp	r2, r3
 80033d6:	d106      	bne.n	80033e6 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	2200      	movs	r2, #0
 80033de:	2102      	movs	r1, #2
 80033e0:	4618      	mov	r0, r3
 80033e2:	f7ff f9bd 	bl	8002760 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	2103      	movs	r1, #3
 80033ec:	4618      	mov	r0, r3
 80033ee:	f7ff f9a1 	bl	8002734 <LL_ADC_GetOffsetChannel>
 80033f2:	4603      	mov	r3, r0
 80033f4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d10a      	bne.n	8003412 <HAL_ADC_ConfigChannel+0x3aa>
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	2103      	movs	r1, #3
 8003402:	4618      	mov	r0, r3
 8003404:	f7ff f996 	bl	8002734 <LL_ADC_GetOffsetChannel>
 8003408:	4603      	mov	r3, r0
 800340a:	0e9b      	lsrs	r3, r3, #26
 800340c:	f003 021f 	and.w	r2, r3, #31
 8003410:	e017      	b.n	8003442 <HAL_ADC_ConfigChannel+0x3da>
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	2103      	movs	r1, #3
 8003418:	4618      	mov	r0, r3
 800341a:	f7ff f98b 	bl	8002734 <LL_ADC_GetOffsetChannel>
 800341e:	4603      	mov	r3, r0
 8003420:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003422:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003424:	fa93 f3a3 	rbit	r3, r3
 8003428:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800342a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800342c:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 800342e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003430:	2b00      	cmp	r3, #0
 8003432:	d101      	bne.n	8003438 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8003434:	2320      	movs	r3, #32
 8003436:	e003      	b.n	8003440 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8003438:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800343a:	fab3 f383 	clz	r3, r3
 800343e:	b2db      	uxtb	r3, r3
 8003440:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003442:	683b      	ldr	r3, [r7, #0]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800344a:	2b00      	cmp	r3, #0
 800344c:	d105      	bne.n	800345a <HAL_ADC_ConfigChannel+0x3f2>
 800344e:	683b      	ldr	r3, [r7, #0]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	0e9b      	lsrs	r3, r3, #26
 8003454:	f003 031f 	and.w	r3, r3, #31
 8003458:	e011      	b.n	800347e <HAL_ADC_ConfigChannel+0x416>
 800345a:	683b      	ldr	r3, [r7, #0]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003460:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003462:	fa93 f3a3 	rbit	r3, r3
 8003466:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8003468:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800346a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 800346c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800346e:	2b00      	cmp	r3, #0
 8003470:	d101      	bne.n	8003476 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8003472:	2320      	movs	r3, #32
 8003474:	e003      	b.n	800347e <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8003476:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003478:	fab3 f383 	clz	r3, r3
 800347c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800347e:	429a      	cmp	r2, r3
 8003480:	d106      	bne.n	8003490 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	2200      	movs	r2, #0
 8003488:	2103      	movs	r1, #3
 800348a:	4618      	mov	r0, r3
 800348c:	f7ff f968 	bl	8002760 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	4618      	mov	r0, r3
 8003496:	f7ff fad9 	bl	8002a4c <LL_ADC_IsEnabled>
 800349a:	4603      	mov	r3, r0
 800349c:	2b00      	cmp	r3, #0
 800349e:	f040 813d 	bne.w	800371c <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	6818      	ldr	r0, [r3, #0]
 80034a6:	683b      	ldr	r3, [r7, #0]
 80034a8:	6819      	ldr	r1, [r3, #0]
 80034aa:	683b      	ldr	r3, [r7, #0]
 80034ac:	68db      	ldr	r3, [r3, #12]
 80034ae:	461a      	mov	r2, r3
 80034b0:	f7ff fa24 	bl	80028fc <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80034b4:	683b      	ldr	r3, [r7, #0]
 80034b6:	68db      	ldr	r3, [r3, #12]
 80034b8:	4aa2      	ldr	r2, [pc, #648]	@ (8003744 <HAL_ADC_ConfigChannel+0x6dc>)
 80034ba:	4293      	cmp	r3, r2
 80034bc:	f040 812e 	bne.w	800371c <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80034c4:	683b      	ldr	r3, [r7, #0]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d10b      	bne.n	80034e8 <HAL_ADC_ConfigChannel+0x480>
 80034d0:	683b      	ldr	r3, [r7, #0]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	0e9b      	lsrs	r3, r3, #26
 80034d6:	3301      	adds	r3, #1
 80034d8:	f003 031f 	and.w	r3, r3, #31
 80034dc:	2b09      	cmp	r3, #9
 80034de:	bf94      	ite	ls
 80034e0:	2301      	movls	r3, #1
 80034e2:	2300      	movhi	r3, #0
 80034e4:	b2db      	uxtb	r3, r3
 80034e6:	e019      	b.n	800351c <HAL_ADC_ConfigChannel+0x4b4>
 80034e8:	683b      	ldr	r3, [r7, #0]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034ee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80034f0:	fa93 f3a3 	rbit	r3, r3
 80034f4:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 80034f6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80034f8:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 80034fa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d101      	bne.n	8003504 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8003500:	2320      	movs	r3, #32
 8003502:	e003      	b.n	800350c <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8003504:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003506:	fab3 f383 	clz	r3, r3
 800350a:	b2db      	uxtb	r3, r3
 800350c:	3301      	adds	r3, #1
 800350e:	f003 031f 	and.w	r3, r3, #31
 8003512:	2b09      	cmp	r3, #9
 8003514:	bf94      	ite	ls
 8003516:	2301      	movls	r3, #1
 8003518:	2300      	movhi	r3, #0
 800351a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800351c:	2b00      	cmp	r3, #0
 800351e:	d079      	beq.n	8003614 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003520:	683b      	ldr	r3, [r7, #0]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003528:	2b00      	cmp	r3, #0
 800352a:	d107      	bne.n	800353c <HAL_ADC_ConfigChannel+0x4d4>
 800352c:	683b      	ldr	r3, [r7, #0]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	0e9b      	lsrs	r3, r3, #26
 8003532:	3301      	adds	r3, #1
 8003534:	069b      	lsls	r3, r3, #26
 8003536:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800353a:	e015      	b.n	8003568 <HAL_ADC_ConfigChannel+0x500>
 800353c:	683b      	ldr	r3, [r7, #0]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003542:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003544:	fa93 f3a3 	rbit	r3, r3
 8003548:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800354a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800354c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 800354e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003550:	2b00      	cmp	r3, #0
 8003552:	d101      	bne.n	8003558 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8003554:	2320      	movs	r3, #32
 8003556:	e003      	b.n	8003560 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8003558:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800355a:	fab3 f383 	clz	r3, r3
 800355e:	b2db      	uxtb	r3, r3
 8003560:	3301      	adds	r3, #1
 8003562:	069b      	lsls	r3, r3, #26
 8003564:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003568:	683b      	ldr	r3, [r7, #0]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003570:	2b00      	cmp	r3, #0
 8003572:	d109      	bne.n	8003588 <HAL_ADC_ConfigChannel+0x520>
 8003574:	683b      	ldr	r3, [r7, #0]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	0e9b      	lsrs	r3, r3, #26
 800357a:	3301      	adds	r3, #1
 800357c:	f003 031f 	and.w	r3, r3, #31
 8003580:	2101      	movs	r1, #1
 8003582:	fa01 f303 	lsl.w	r3, r1, r3
 8003586:	e017      	b.n	80035b8 <HAL_ADC_ConfigChannel+0x550>
 8003588:	683b      	ldr	r3, [r7, #0]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800358e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003590:	fa93 f3a3 	rbit	r3, r3
 8003594:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8003596:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003598:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 800359a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800359c:	2b00      	cmp	r3, #0
 800359e:	d101      	bne.n	80035a4 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 80035a0:	2320      	movs	r3, #32
 80035a2:	e003      	b.n	80035ac <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 80035a4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80035a6:	fab3 f383 	clz	r3, r3
 80035aa:	b2db      	uxtb	r3, r3
 80035ac:	3301      	adds	r3, #1
 80035ae:	f003 031f 	and.w	r3, r3, #31
 80035b2:	2101      	movs	r1, #1
 80035b4:	fa01 f303 	lsl.w	r3, r1, r3
 80035b8:	ea42 0103 	orr.w	r1, r2, r3
 80035bc:	683b      	ldr	r3, [r7, #0]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d10a      	bne.n	80035de <HAL_ADC_ConfigChannel+0x576>
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	0e9b      	lsrs	r3, r3, #26
 80035ce:	3301      	adds	r3, #1
 80035d0:	f003 021f 	and.w	r2, r3, #31
 80035d4:	4613      	mov	r3, r2
 80035d6:	005b      	lsls	r3, r3, #1
 80035d8:	4413      	add	r3, r2
 80035da:	051b      	lsls	r3, r3, #20
 80035dc:	e018      	b.n	8003610 <HAL_ADC_ConfigChannel+0x5a8>
 80035de:	683b      	ldr	r3, [r7, #0]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80035e6:	fa93 f3a3 	rbit	r3, r3
 80035ea:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80035ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80035ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 80035f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d101      	bne.n	80035fa <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 80035f6:	2320      	movs	r3, #32
 80035f8:	e003      	b.n	8003602 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 80035fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80035fc:	fab3 f383 	clz	r3, r3
 8003600:	b2db      	uxtb	r3, r3
 8003602:	3301      	adds	r3, #1
 8003604:	f003 021f 	and.w	r2, r3, #31
 8003608:	4613      	mov	r3, r2
 800360a:	005b      	lsls	r3, r3, #1
 800360c:	4413      	add	r3, r2
 800360e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003610:	430b      	orrs	r3, r1
 8003612:	e07e      	b.n	8003712 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003614:	683b      	ldr	r3, [r7, #0]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800361c:	2b00      	cmp	r3, #0
 800361e:	d107      	bne.n	8003630 <HAL_ADC_ConfigChannel+0x5c8>
 8003620:	683b      	ldr	r3, [r7, #0]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	0e9b      	lsrs	r3, r3, #26
 8003626:	3301      	adds	r3, #1
 8003628:	069b      	lsls	r3, r3, #26
 800362a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800362e:	e015      	b.n	800365c <HAL_ADC_ConfigChannel+0x5f4>
 8003630:	683b      	ldr	r3, [r7, #0]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003636:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003638:	fa93 f3a3 	rbit	r3, r3
 800363c:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 800363e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003640:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8003642:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003644:	2b00      	cmp	r3, #0
 8003646:	d101      	bne.n	800364c <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8003648:	2320      	movs	r3, #32
 800364a:	e003      	b.n	8003654 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 800364c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800364e:	fab3 f383 	clz	r3, r3
 8003652:	b2db      	uxtb	r3, r3
 8003654:	3301      	adds	r3, #1
 8003656:	069b      	lsls	r3, r3, #26
 8003658:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800365c:	683b      	ldr	r3, [r7, #0]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003664:	2b00      	cmp	r3, #0
 8003666:	d109      	bne.n	800367c <HAL_ADC_ConfigChannel+0x614>
 8003668:	683b      	ldr	r3, [r7, #0]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	0e9b      	lsrs	r3, r3, #26
 800366e:	3301      	adds	r3, #1
 8003670:	f003 031f 	and.w	r3, r3, #31
 8003674:	2101      	movs	r1, #1
 8003676:	fa01 f303 	lsl.w	r3, r1, r3
 800367a:	e017      	b.n	80036ac <HAL_ADC_ConfigChannel+0x644>
 800367c:	683b      	ldr	r3, [r7, #0]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003682:	6a3b      	ldr	r3, [r7, #32]
 8003684:	fa93 f3a3 	rbit	r3, r3
 8003688:	61fb      	str	r3, [r7, #28]
  return result;
 800368a:	69fb      	ldr	r3, [r7, #28]
 800368c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800368e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003690:	2b00      	cmp	r3, #0
 8003692:	d101      	bne.n	8003698 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8003694:	2320      	movs	r3, #32
 8003696:	e003      	b.n	80036a0 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8003698:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800369a:	fab3 f383 	clz	r3, r3
 800369e:	b2db      	uxtb	r3, r3
 80036a0:	3301      	adds	r3, #1
 80036a2:	f003 031f 	and.w	r3, r3, #31
 80036a6:	2101      	movs	r1, #1
 80036a8:	fa01 f303 	lsl.w	r3, r1, r3
 80036ac:	ea42 0103 	orr.w	r1, r2, r3
 80036b0:	683b      	ldr	r3, [r7, #0]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d10d      	bne.n	80036d8 <HAL_ADC_ConfigChannel+0x670>
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	0e9b      	lsrs	r3, r3, #26
 80036c2:	3301      	adds	r3, #1
 80036c4:	f003 021f 	and.w	r2, r3, #31
 80036c8:	4613      	mov	r3, r2
 80036ca:	005b      	lsls	r3, r3, #1
 80036cc:	4413      	add	r3, r2
 80036ce:	3b1e      	subs	r3, #30
 80036d0:	051b      	lsls	r3, r3, #20
 80036d2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80036d6:	e01b      	b.n	8003710 <HAL_ADC_ConfigChannel+0x6a8>
 80036d8:	683b      	ldr	r3, [r7, #0]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036de:	697b      	ldr	r3, [r7, #20]
 80036e0:	fa93 f3a3 	rbit	r3, r3
 80036e4:	613b      	str	r3, [r7, #16]
  return result;
 80036e6:	693b      	ldr	r3, [r7, #16]
 80036e8:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80036ea:	69bb      	ldr	r3, [r7, #24]
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d101      	bne.n	80036f4 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 80036f0:	2320      	movs	r3, #32
 80036f2:	e003      	b.n	80036fc <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 80036f4:	69bb      	ldr	r3, [r7, #24]
 80036f6:	fab3 f383 	clz	r3, r3
 80036fa:	b2db      	uxtb	r3, r3
 80036fc:	3301      	adds	r3, #1
 80036fe:	f003 021f 	and.w	r2, r3, #31
 8003702:	4613      	mov	r3, r2
 8003704:	005b      	lsls	r3, r3, #1
 8003706:	4413      	add	r3, r2
 8003708:	3b1e      	subs	r3, #30
 800370a:	051b      	lsls	r3, r3, #20
 800370c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003710:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8003712:	683a      	ldr	r2, [r7, #0]
 8003714:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003716:	4619      	mov	r1, r3
 8003718:	f7ff f8c5 	bl	80028a6 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800371c:	683b      	ldr	r3, [r7, #0]
 800371e:	681a      	ldr	r2, [r3, #0]
 8003720:	4b09      	ldr	r3, [pc, #36]	@ (8003748 <HAL_ADC_ConfigChannel+0x6e0>)
 8003722:	4013      	ands	r3, r2
 8003724:	2b00      	cmp	r3, #0
 8003726:	f000 80be 	beq.w	80038a6 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003732:	d004      	beq.n	800373e <HAL_ADC_ConfigChannel+0x6d6>
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	4a04      	ldr	r2, [pc, #16]	@ (800374c <HAL_ADC_ConfigChannel+0x6e4>)
 800373a:	4293      	cmp	r3, r2
 800373c:	d10a      	bne.n	8003754 <HAL_ADC_ConfigChannel+0x6ec>
 800373e:	4b04      	ldr	r3, [pc, #16]	@ (8003750 <HAL_ADC_ConfigChannel+0x6e8>)
 8003740:	e009      	b.n	8003756 <HAL_ADC_ConfigChannel+0x6ee>
 8003742:	bf00      	nop
 8003744:	407f0000 	.word	0x407f0000
 8003748:	80080000 	.word	0x80080000
 800374c:	50000100 	.word	0x50000100
 8003750:	50000300 	.word	0x50000300
 8003754:	4b59      	ldr	r3, [pc, #356]	@ (80038bc <HAL_ADC_ConfigChannel+0x854>)
 8003756:	4618      	mov	r0, r3
 8003758:	f7fe ffba 	bl	80026d0 <LL_ADC_GetCommonPathInternalCh>
 800375c:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8003760:	683b      	ldr	r3, [r7, #0]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	4a56      	ldr	r2, [pc, #344]	@ (80038c0 <HAL_ADC_ConfigChannel+0x858>)
 8003766:	4293      	cmp	r3, r2
 8003768:	d004      	beq.n	8003774 <HAL_ADC_ConfigChannel+0x70c>
 800376a:	683b      	ldr	r3, [r7, #0]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	4a55      	ldr	r2, [pc, #340]	@ (80038c4 <HAL_ADC_ConfigChannel+0x85c>)
 8003770:	4293      	cmp	r3, r2
 8003772:	d13a      	bne.n	80037ea <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003774:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003778:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800377c:	2b00      	cmp	r3, #0
 800377e:	d134      	bne.n	80037ea <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003788:	d005      	beq.n	8003796 <HAL_ADC_ConfigChannel+0x72e>
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	4a4e      	ldr	r2, [pc, #312]	@ (80038c8 <HAL_ADC_ConfigChannel+0x860>)
 8003790:	4293      	cmp	r3, r2
 8003792:	f040 8085 	bne.w	80038a0 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800379e:	d004      	beq.n	80037aa <HAL_ADC_ConfigChannel+0x742>
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	4a49      	ldr	r2, [pc, #292]	@ (80038cc <HAL_ADC_ConfigChannel+0x864>)
 80037a6:	4293      	cmp	r3, r2
 80037a8:	d101      	bne.n	80037ae <HAL_ADC_ConfigChannel+0x746>
 80037aa:	4a49      	ldr	r2, [pc, #292]	@ (80038d0 <HAL_ADC_ConfigChannel+0x868>)
 80037ac:	e000      	b.n	80037b0 <HAL_ADC_ConfigChannel+0x748>
 80037ae:	4a43      	ldr	r2, [pc, #268]	@ (80038bc <HAL_ADC_ConfigChannel+0x854>)
 80037b0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80037b4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80037b8:	4619      	mov	r1, r3
 80037ba:	4610      	mov	r0, r2
 80037bc:	f7fe ff75 	bl	80026aa <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80037c0:	4b44      	ldr	r3, [pc, #272]	@ (80038d4 <HAL_ADC_ConfigChannel+0x86c>)
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	099b      	lsrs	r3, r3, #6
 80037c6:	4a44      	ldr	r2, [pc, #272]	@ (80038d8 <HAL_ADC_ConfigChannel+0x870>)
 80037c8:	fba2 2303 	umull	r2, r3, r2, r3
 80037cc:	099b      	lsrs	r3, r3, #6
 80037ce:	1c5a      	adds	r2, r3, #1
 80037d0:	4613      	mov	r3, r2
 80037d2:	005b      	lsls	r3, r3, #1
 80037d4:	4413      	add	r3, r2
 80037d6:	009b      	lsls	r3, r3, #2
 80037d8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80037da:	e002      	b.n	80037e2 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	3b01      	subs	r3, #1
 80037e0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d1f9      	bne.n	80037dc <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80037e8:	e05a      	b.n	80038a0 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80037ea:	683b      	ldr	r3, [r7, #0]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	4a3b      	ldr	r2, [pc, #236]	@ (80038dc <HAL_ADC_ConfigChannel+0x874>)
 80037f0:	4293      	cmp	r3, r2
 80037f2:	d125      	bne.n	8003840 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80037f4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80037f8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d11f      	bne.n	8003840 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	4a31      	ldr	r2, [pc, #196]	@ (80038cc <HAL_ADC_ConfigChannel+0x864>)
 8003806:	4293      	cmp	r3, r2
 8003808:	d104      	bne.n	8003814 <HAL_ADC_ConfigChannel+0x7ac>
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	4a34      	ldr	r2, [pc, #208]	@ (80038e0 <HAL_ADC_ConfigChannel+0x878>)
 8003810:	4293      	cmp	r3, r2
 8003812:	d047      	beq.n	80038a4 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800381c:	d004      	beq.n	8003828 <HAL_ADC_ConfigChannel+0x7c0>
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	4a2a      	ldr	r2, [pc, #168]	@ (80038cc <HAL_ADC_ConfigChannel+0x864>)
 8003824:	4293      	cmp	r3, r2
 8003826:	d101      	bne.n	800382c <HAL_ADC_ConfigChannel+0x7c4>
 8003828:	4a29      	ldr	r2, [pc, #164]	@ (80038d0 <HAL_ADC_ConfigChannel+0x868>)
 800382a:	e000      	b.n	800382e <HAL_ADC_ConfigChannel+0x7c6>
 800382c:	4a23      	ldr	r2, [pc, #140]	@ (80038bc <HAL_ADC_ConfigChannel+0x854>)
 800382e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003832:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003836:	4619      	mov	r1, r3
 8003838:	4610      	mov	r0, r2
 800383a:	f7fe ff36 	bl	80026aa <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800383e:	e031      	b.n	80038a4 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003840:	683b      	ldr	r3, [r7, #0]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	4a27      	ldr	r2, [pc, #156]	@ (80038e4 <HAL_ADC_ConfigChannel+0x87c>)
 8003846:	4293      	cmp	r3, r2
 8003848:	d12d      	bne.n	80038a6 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800384a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800384e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003852:	2b00      	cmp	r3, #0
 8003854:	d127      	bne.n	80038a6 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	4a1c      	ldr	r2, [pc, #112]	@ (80038cc <HAL_ADC_ConfigChannel+0x864>)
 800385c:	4293      	cmp	r3, r2
 800385e:	d022      	beq.n	80038a6 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003868:	d004      	beq.n	8003874 <HAL_ADC_ConfigChannel+0x80c>
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	4a17      	ldr	r2, [pc, #92]	@ (80038cc <HAL_ADC_ConfigChannel+0x864>)
 8003870:	4293      	cmp	r3, r2
 8003872:	d101      	bne.n	8003878 <HAL_ADC_ConfigChannel+0x810>
 8003874:	4a16      	ldr	r2, [pc, #88]	@ (80038d0 <HAL_ADC_ConfigChannel+0x868>)
 8003876:	e000      	b.n	800387a <HAL_ADC_ConfigChannel+0x812>
 8003878:	4a10      	ldr	r2, [pc, #64]	@ (80038bc <HAL_ADC_ConfigChannel+0x854>)
 800387a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800387e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003882:	4619      	mov	r1, r3
 8003884:	4610      	mov	r0, r2
 8003886:	f7fe ff10 	bl	80026aa <LL_ADC_SetCommonPathInternalCh>
 800388a:	e00c      	b.n	80038a6 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003890:	f043 0220 	orr.w	r2, r3, #32
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003898:	2301      	movs	r3, #1
 800389a:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 800389e:	e002      	b.n	80038a6 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80038a0:	bf00      	nop
 80038a2:	e000      	b.n	80038a6 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80038a4:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	2200      	movs	r2, #0
 80038aa:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80038ae:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80038b2:	4618      	mov	r0, r3
 80038b4:	37d8      	adds	r7, #216	@ 0xd8
 80038b6:	46bd      	mov	sp, r7
 80038b8:	bd80      	pop	{r7, pc}
 80038ba:	bf00      	nop
 80038bc:	50000700 	.word	0x50000700
 80038c0:	c3210000 	.word	0xc3210000
 80038c4:	90c00010 	.word	0x90c00010
 80038c8:	50000600 	.word	0x50000600
 80038cc:	50000100 	.word	0x50000100
 80038d0:	50000300 	.word	0x50000300
 80038d4:	2000000c 	.word	0x2000000c
 80038d8:	053e2d63 	.word	0x053e2d63
 80038dc:	c7520000 	.word	0xc7520000
 80038e0:	50000500 	.word	0x50000500
 80038e4:	cb840000 	.word	0xcb840000

080038e8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80038e8:	b580      	push	{r7, lr}
 80038ea:	b084      	sub	sp, #16
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80038f0:	2300      	movs	r3, #0
 80038f2:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	4618      	mov	r0, r3
 80038fa:	f7ff f8a7 	bl	8002a4c <LL_ADC_IsEnabled>
 80038fe:	4603      	mov	r3, r0
 8003900:	2b00      	cmp	r3, #0
 8003902:	d176      	bne.n	80039f2 <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	689a      	ldr	r2, [r3, #8]
 800390a:	4b3c      	ldr	r3, [pc, #240]	@ (80039fc <ADC_Enable+0x114>)
 800390c:	4013      	ands	r3, r2
 800390e:	2b00      	cmp	r3, #0
 8003910:	d00d      	beq.n	800392e <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003916:	f043 0210 	orr.w	r2, r3, #16
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003922:	f043 0201 	orr.w	r2, r3, #1
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 800392a:	2301      	movs	r3, #1
 800392c:	e062      	b.n	80039f4 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	4618      	mov	r0, r3
 8003934:	f7ff f862 	bl	80029fc <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003940:	d004      	beq.n	800394c <ADC_Enable+0x64>
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	4a2e      	ldr	r2, [pc, #184]	@ (8003a00 <ADC_Enable+0x118>)
 8003948:	4293      	cmp	r3, r2
 800394a:	d101      	bne.n	8003950 <ADC_Enable+0x68>
 800394c:	4b2d      	ldr	r3, [pc, #180]	@ (8003a04 <ADC_Enable+0x11c>)
 800394e:	e000      	b.n	8003952 <ADC_Enable+0x6a>
 8003950:	4b2d      	ldr	r3, [pc, #180]	@ (8003a08 <ADC_Enable+0x120>)
 8003952:	4618      	mov	r0, r3
 8003954:	f7fe febc 	bl	80026d0 <LL_ADC_GetCommonPathInternalCh>
 8003958:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800395a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800395e:	2b00      	cmp	r3, #0
 8003960:	d013      	beq.n	800398a <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003962:	4b2a      	ldr	r3, [pc, #168]	@ (8003a0c <ADC_Enable+0x124>)
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	099b      	lsrs	r3, r3, #6
 8003968:	4a29      	ldr	r2, [pc, #164]	@ (8003a10 <ADC_Enable+0x128>)
 800396a:	fba2 2303 	umull	r2, r3, r2, r3
 800396e:	099b      	lsrs	r3, r3, #6
 8003970:	1c5a      	adds	r2, r3, #1
 8003972:	4613      	mov	r3, r2
 8003974:	005b      	lsls	r3, r3, #1
 8003976:	4413      	add	r3, r2
 8003978:	009b      	lsls	r3, r3, #2
 800397a:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800397c:	e002      	b.n	8003984 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 800397e:	68bb      	ldr	r3, [r7, #8]
 8003980:	3b01      	subs	r3, #1
 8003982:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003984:	68bb      	ldr	r3, [r7, #8]
 8003986:	2b00      	cmp	r3, #0
 8003988:	d1f9      	bne.n	800397e <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800398a:	f7fe fe6f 	bl	800266c <HAL_GetTick>
 800398e:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003990:	e028      	b.n	80039e4 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	4618      	mov	r0, r3
 8003998:	f7ff f858 	bl	8002a4c <LL_ADC_IsEnabled>
 800399c:	4603      	mov	r3, r0
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d104      	bne.n	80039ac <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	4618      	mov	r0, r3
 80039a8:	f7ff f828 	bl	80029fc <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80039ac:	f7fe fe5e 	bl	800266c <HAL_GetTick>
 80039b0:	4602      	mov	r2, r0
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	1ad3      	subs	r3, r2, r3
 80039b6:	2b02      	cmp	r3, #2
 80039b8:	d914      	bls.n	80039e4 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f003 0301 	and.w	r3, r3, #1
 80039c4:	2b01      	cmp	r3, #1
 80039c6:	d00d      	beq.n	80039e4 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039cc:	f043 0210 	orr.w	r2, r3, #16
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80039d8:	f043 0201 	orr.w	r2, r3, #1
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80039e0:	2301      	movs	r3, #1
 80039e2:	e007      	b.n	80039f4 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f003 0301 	and.w	r3, r3, #1
 80039ee:	2b01      	cmp	r3, #1
 80039f0:	d1cf      	bne.n	8003992 <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80039f2:	2300      	movs	r3, #0
}
 80039f4:	4618      	mov	r0, r3
 80039f6:	3710      	adds	r7, #16
 80039f8:	46bd      	mov	sp, r7
 80039fa:	bd80      	pop	{r7, pc}
 80039fc:	8000003f 	.word	0x8000003f
 8003a00:	50000100 	.word	0x50000100
 8003a04:	50000300 	.word	0x50000300
 8003a08:	50000700 	.word	0x50000700
 8003a0c:	2000000c 	.word	0x2000000c
 8003a10:	053e2d63 	.word	0x053e2d63

08003a14 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b084      	sub	sp, #16
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	4618      	mov	r0, r3
 8003a22:	f7ff f826 	bl	8002a72 <LL_ADC_IsDisableOngoing>
 8003a26:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	f7ff f80d 	bl	8002a4c <LL_ADC_IsEnabled>
 8003a32:	4603      	mov	r3, r0
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d047      	beq.n	8003ac8 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d144      	bne.n	8003ac8 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	689b      	ldr	r3, [r3, #8]
 8003a44:	f003 030d 	and.w	r3, r3, #13
 8003a48:	2b01      	cmp	r3, #1
 8003a4a:	d10c      	bne.n	8003a66 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	4618      	mov	r0, r3
 8003a52:	f7fe ffe7 	bl	8002a24 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	2203      	movs	r2, #3
 8003a5c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003a5e:	f7fe fe05 	bl	800266c <HAL_GetTick>
 8003a62:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003a64:	e029      	b.n	8003aba <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a6a:	f043 0210 	orr.w	r2, r3, #16
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a76:	f043 0201 	orr.w	r2, r3, #1
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 8003a7e:	2301      	movs	r3, #1
 8003a80:	e023      	b.n	8003aca <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003a82:	f7fe fdf3 	bl	800266c <HAL_GetTick>
 8003a86:	4602      	mov	r2, r0
 8003a88:	68bb      	ldr	r3, [r7, #8]
 8003a8a:	1ad3      	subs	r3, r2, r3
 8003a8c:	2b02      	cmp	r3, #2
 8003a8e:	d914      	bls.n	8003aba <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	689b      	ldr	r3, [r3, #8]
 8003a96:	f003 0301 	and.w	r3, r3, #1
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d00d      	beq.n	8003aba <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003aa2:	f043 0210 	orr.w	r2, r3, #16
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003aae:	f043 0201 	orr.w	r2, r3, #1
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8003ab6:	2301      	movs	r3, #1
 8003ab8:	e007      	b.n	8003aca <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	689b      	ldr	r3, [r3, #8]
 8003ac0:	f003 0301 	and.w	r3, r3, #1
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d1dc      	bne.n	8003a82 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003ac8:	2300      	movs	r3, #0
}
 8003aca:	4618      	mov	r0, r3
 8003acc:	3710      	adds	r7, #16
 8003ace:	46bd      	mov	sp, r7
 8003ad0:	bd80      	pop	{r7, pc}

08003ad2 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003ad2:	b580      	push	{r7, lr}
 8003ad4:	b084      	sub	sp, #16
 8003ad6:	af00      	add	r7, sp, #0
 8003ad8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ade:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ae4:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d14b      	bne.n	8003b84 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003af0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	f003 0308 	and.w	r3, r3, #8
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d021      	beq.n	8003b4a <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	4618      	mov	r0, r3
 8003b0c:	f7fe fe8c 	bl	8002828 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003b10:	4603      	mov	r3, r0
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d032      	beq.n	8003b7c <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	68db      	ldr	r3, [r3, #12]
 8003b1c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d12b      	bne.n	8003b7c <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b28:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b34:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d11f      	bne.n	8003b7c <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b40:	f043 0201 	orr.w	r2, r3, #1
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003b48:	e018      	b.n	8003b7c <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	68db      	ldr	r3, [r3, #12]
 8003b50:	f003 0302 	and.w	r3, r3, #2
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d111      	bne.n	8003b7c <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b5c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b68:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d105      	bne.n	8003b7c <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b74:	f043 0201 	orr.w	r2, r3, #1
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003b7c:	68f8      	ldr	r0, [r7, #12]
 8003b7e:	f7ff fa55 	bl	800302c <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003b82:	e00e      	b.n	8003ba2 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b88:	f003 0310 	and.w	r3, r3, #16
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d003      	beq.n	8003b98 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8003b90:	68f8      	ldr	r0, [r7, #12]
 8003b92:	f7ff fa5f 	bl	8003054 <HAL_ADC_ErrorCallback>
}
 8003b96:	e004      	b.n	8003ba2 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b9c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b9e:	6878      	ldr	r0, [r7, #4]
 8003ba0:	4798      	blx	r3
}
 8003ba2:	bf00      	nop
 8003ba4:	3710      	adds	r7, #16
 8003ba6:	46bd      	mov	sp, r7
 8003ba8:	bd80      	pop	{r7, pc}

08003baa <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8003baa:	b580      	push	{r7, lr}
 8003bac:	b084      	sub	sp, #16
 8003bae:	af00      	add	r7, sp, #0
 8003bb0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bb6:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003bb8:	68f8      	ldr	r0, [r7, #12]
 8003bba:	f7ff fa41 	bl	8003040 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003bbe:	bf00      	nop
 8003bc0:	3710      	adds	r7, #16
 8003bc2:	46bd      	mov	sp, r7
 8003bc4:	bd80      	pop	{r7, pc}

08003bc6 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003bc6:	b580      	push	{r7, lr}
 8003bc8:	b084      	sub	sp, #16
 8003bca:	af00      	add	r7, sp, #0
 8003bcc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bd2:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bd8:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003be4:	f043 0204 	orr.w	r2, r3, #4
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003bec:	68f8      	ldr	r0, [r7, #12]
 8003bee:	f7ff fa31 	bl	8003054 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003bf2:	bf00      	nop
 8003bf4:	3710      	adds	r7, #16
 8003bf6:	46bd      	mov	sp, r7
 8003bf8:	bd80      	pop	{r7, pc}

08003bfa <LL_ADC_IsEnabled>:
{
 8003bfa:	b480      	push	{r7}
 8003bfc:	b083      	sub	sp, #12
 8003bfe:	af00      	add	r7, sp, #0
 8003c00:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	689b      	ldr	r3, [r3, #8]
 8003c06:	f003 0301 	and.w	r3, r3, #1
 8003c0a:	2b01      	cmp	r3, #1
 8003c0c:	d101      	bne.n	8003c12 <LL_ADC_IsEnabled+0x18>
 8003c0e:	2301      	movs	r3, #1
 8003c10:	e000      	b.n	8003c14 <LL_ADC_IsEnabled+0x1a>
 8003c12:	2300      	movs	r3, #0
}
 8003c14:	4618      	mov	r0, r3
 8003c16:	370c      	adds	r7, #12
 8003c18:	46bd      	mov	sp, r7
 8003c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1e:	4770      	bx	lr

08003c20 <LL_ADC_StartCalibration>:
{
 8003c20:	b480      	push	{r7}
 8003c22:	b083      	sub	sp, #12
 8003c24:	af00      	add	r7, sp, #0
 8003c26:	6078      	str	r0, [r7, #4]
 8003c28:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	689b      	ldr	r3, [r3, #8]
 8003c2e:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8003c32:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003c36:	683a      	ldr	r2, [r7, #0]
 8003c38:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8003c3c:	4313      	orrs	r3, r2
 8003c3e:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	609a      	str	r2, [r3, #8]
}
 8003c46:	bf00      	nop
 8003c48:	370c      	adds	r7, #12
 8003c4a:	46bd      	mov	sp, r7
 8003c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c50:	4770      	bx	lr

08003c52 <LL_ADC_IsCalibrationOnGoing>:
{
 8003c52:	b480      	push	{r7}
 8003c54:	b083      	sub	sp, #12
 8003c56:	af00      	add	r7, sp, #0
 8003c58:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	689b      	ldr	r3, [r3, #8]
 8003c5e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003c62:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003c66:	d101      	bne.n	8003c6c <LL_ADC_IsCalibrationOnGoing+0x1a>
 8003c68:	2301      	movs	r3, #1
 8003c6a:	e000      	b.n	8003c6e <LL_ADC_IsCalibrationOnGoing+0x1c>
 8003c6c:	2300      	movs	r3, #0
}
 8003c6e:	4618      	mov	r0, r3
 8003c70:	370c      	adds	r7, #12
 8003c72:	46bd      	mov	sp, r7
 8003c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c78:	4770      	bx	lr

08003c7a <LL_ADC_REG_IsConversionOngoing>:
{
 8003c7a:	b480      	push	{r7}
 8003c7c:	b083      	sub	sp, #12
 8003c7e:	af00      	add	r7, sp, #0
 8003c80:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	689b      	ldr	r3, [r3, #8]
 8003c86:	f003 0304 	and.w	r3, r3, #4
 8003c8a:	2b04      	cmp	r3, #4
 8003c8c:	d101      	bne.n	8003c92 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003c8e:	2301      	movs	r3, #1
 8003c90:	e000      	b.n	8003c94 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003c92:	2300      	movs	r3, #0
}
 8003c94:	4618      	mov	r0, r3
 8003c96:	370c      	adds	r7, #12
 8003c98:	46bd      	mov	sp, r7
 8003c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9e:	4770      	bx	lr

08003ca0 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8003ca0:	b580      	push	{r7, lr}
 8003ca2:	b084      	sub	sp, #16
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	6078      	str	r0, [r7, #4]
 8003ca8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8003caa:	2300      	movs	r3, #0
 8003cac:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003cb4:	2b01      	cmp	r3, #1
 8003cb6:	d101      	bne.n	8003cbc <HAL_ADCEx_Calibration_Start+0x1c>
 8003cb8:	2302      	movs	r3, #2
 8003cba:	e04d      	b.n	8003d58 <HAL_ADCEx_Calibration_Start+0xb8>
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	2201      	movs	r2, #1
 8003cc0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8003cc4:	6878      	ldr	r0, [r7, #4]
 8003cc6:	f7ff fea5 	bl	8003a14 <ADC_Disable>
 8003cca:	4603      	mov	r3, r0
 8003ccc:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8003cce:	7bfb      	ldrb	r3, [r7, #15]
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d136      	bne.n	8003d42 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cd8:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003cdc:	f023 0302 	bic.w	r3, r3, #2
 8003ce0:	f043 0202 	orr.w	r2, r3, #2
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	6839      	ldr	r1, [r7, #0]
 8003cee:	4618      	mov	r0, r3
 8003cf0:	f7ff ff96 	bl	8003c20 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003cf4:	e014      	b.n	8003d20 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8003cf6:	68bb      	ldr	r3, [r7, #8]
 8003cf8:	3301      	adds	r3, #1
 8003cfa:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003cfc:	68bb      	ldr	r3, [r7, #8]
 8003cfe:	4a18      	ldr	r2, [pc, #96]	@ (8003d60 <HAL_ADCEx_Calibration_Start+0xc0>)
 8003d00:	4293      	cmp	r3, r2
 8003d02:	d90d      	bls.n	8003d20 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d08:	f023 0312 	bic.w	r3, r3, #18
 8003d0c:	f043 0210 	orr.w	r2, r3, #16
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	2200      	movs	r2, #0
 8003d18:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 8003d1c:	2301      	movs	r3, #1
 8003d1e:	e01b      	b.n	8003d58 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	4618      	mov	r0, r3
 8003d26:	f7ff ff94 	bl	8003c52 <LL_ADC_IsCalibrationOnGoing>
 8003d2a:	4603      	mov	r3, r0
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d1e2      	bne.n	8003cf6 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d34:	f023 0303 	bic.w	r3, r3, #3
 8003d38:	f043 0201 	orr.w	r2, r3, #1
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003d40:	e005      	b.n	8003d4e <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d46:	f043 0210 	orr.w	r2, r3, #16
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	2200      	movs	r2, #0
 8003d52:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8003d56:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d58:	4618      	mov	r0, r3
 8003d5a:	3710      	adds	r7, #16
 8003d5c:	46bd      	mov	sp, r7
 8003d5e:	bd80      	pop	{r7, pc}
 8003d60:	0004de01 	.word	0x0004de01

08003d64 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8003d64:	b590      	push	{r4, r7, lr}
 8003d66:	b0a1      	sub	sp, #132	@ 0x84
 8003d68:	af00      	add	r7, sp, #0
 8003d6a:	6078      	str	r0, [r7, #4]
 8003d6c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003d6e:	2300      	movs	r3, #0
 8003d70:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003d7a:	2b01      	cmp	r3, #1
 8003d7c:	d101      	bne.n	8003d82 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003d7e:	2302      	movs	r3, #2
 8003d80:	e0e7      	b.n	8003f52 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	2201      	movs	r2, #1
 8003d86:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8003d8a:	2300      	movs	r3, #0
 8003d8c:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8003d8e:	2300      	movs	r3, #0
 8003d90:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003d9a:	d102      	bne.n	8003da2 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003d9c:	4b6f      	ldr	r3, [pc, #444]	@ (8003f5c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003d9e:	60bb      	str	r3, [r7, #8]
 8003da0:	e009      	b.n	8003db6 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	4a6e      	ldr	r2, [pc, #440]	@ (8003f60 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8003da8:	4293      	cmp	r3, r2
 8003daa:	d102      	bne.n	8003db2 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8003dac:	4b6d      	ldr	r3, [pc, #436]	@ (8003f64 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8003dae:	60bb      	str	r3, [r7, #8]
 8003db0:	e001      	b.n	8003db6 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8003db2:	2300      	movs	r3, #0
 8003db4:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8003db6:	68bb      	ldr	r3, [r7, #8]
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d10b      	bne.n	8003dd4 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003dc0:	f043 0220 	orr.w	r2, r3, #32
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	2200      	movs	r2, #0
 8003dcc:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8003dd0:	2301      	movs	r3, #1
 8003dd2:	e0be      	b.n	8003f52 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8003dd4:	68bb      	ldr	r3, [r7, #8]
 8003dd6:	4618      	mov	r0, r3
 8003dd8:	f7ff ff4f 	bl	8003c7a <LL_ADC_REG_IsConversionOngoing>
 8003ddc:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	4618      	mov	r0, r3
 8003de4:	f7ff ff49 	bl	8003c7a <LL_ADC_REG_IsConversionOngoing>
 8003de8:	4603      	mov	r3, r0
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	f040 80a0 	bne.w	8003f30 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8003df0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	f040 809c 	bne.w	8003f30 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003e00:	d004      	beq.n	8003e0c <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	4a55      	ldr	r2, [pc, #340]	@ (8003f5c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003e08:	4293      	cmp	r3, r2
 8003e0a:	d101      	bne.n	8003e10 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8003e0c:	4b56      	ldr	r3, [pc, #344]	@ (8003f68 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8003e0e:	e000      	b.n	8003e12 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8003e10:	4b56      	ldr	r3, [pc, #344]	@ (8003f6c <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 8003e12:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003e14:	683b      	ldr	r3, [r7, #0]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d04b      	beq.n	8003eb4 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8003e1c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003e1e:	689b      	ldr	r3, [r3, #8]
 8003e20:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003e24:	683b      	ldr	r3, [r7, #0]
 8003e26:	6859      	ldr	r1, [r3, #4]
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003e2e:	035b      	lsls	r3, r3, #13
 8003e30:	430b      	orrs	r3, r1
 8003e32:	431a      	orrs	r2, r3
 8003e34:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003e36:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003e40:	d004      	beq.n	8003e4c <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	4a45      	ldr	r2, [pc, #276]	@ (8003f5c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003e48:	4293      	cmp	r3, r2
 8003e4a:	d10f      	bne.n	8003e6c <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8003e4c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003e50:	f7ff fed3 	bl	8003bfa <LL_ADC_IsEnabled>
 8003e54:	4604      	mov	r4, r0
 8003e56:	4841      	ldr	r0, [pc, #260]	@ (8003f5c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003e58:	f7ff fecf 	bl	8003bfa <LL_ADC_IsEnabled>
 8003e5c:	4603      	mov	r3, r0
 8003e5e:	4323      	orrs	r3, r4
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	bf0c      	ite	eq
 8003e64:	2301      	moveq	r3, #1
 8003e66:	2300      	movne	r3, #0
 8003e68:	b2db      	uxtb	r3, r3
 8003e6a:	e012      	b.n	8003e92 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8003e6c:	483c      	ldr	r0, [pc, #240]	@ (8003f60 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8003e6e:	f7ff fec4 	bl	8003bfa <LL_ADC_IsEnabled>
 8003e72:	4604      	mov	r4, r0
 8003e74:	483b      	ldr	r0, [pc, #236]	@ (8003f64 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8003e76:	f7ff fec0 	bl	8003bfa <LL_ADC_IsEnabled>
 8003e7a:	4603      	mov	r3, r0
 8003e7c:	431c      	orrs	r4, r3
 8003e7e:	483c      	ldr	r0, [pc, #240]	@ (8003f70 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8003e80:	f7ff febb 	bl	8003bfa <LL_ADC_IsEnabled>
 8003e84:	4603      	mov	r3, r0
 8003e86:	4323      	orrs	r3, r4
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	bf0c      	ite	eq
 8003e8c:	2301      	moveq	r3, #1
 8003e8e:	2300      	movne	r3, #0
 8003e90:	b2db      	uxtb	r3, r3
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d056      	beq.n	8003f44 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003e96:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003e98:	689b      	ldr	r3, [r3, #8]
 8003e9a:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003e9e:	f023 030f 	bic.w	r3, r3, #15
 8003ea2:	683a      	ldr	r2, [r7, #0]
 8003ea4:	6811      	ldr	r1, [r2, #0]
 8003ea6:	683a      	ldr	r2, [r7, #0]
 8003ea8:	6892      	ldr	r2, [r2, #8]
 8003eaa:	430a      	orrs	r2, r1
 8003eac:	431a      	orrs	r2, r3
 8003eae:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003eb0:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003eb2:	e047      	b.n	8003f44 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003eb4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003eb6:	689b      	ldr	r3, [r3, #8]
 8003eb8:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003ebc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003ebe:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003ec8:	d004      	beq.n	8003ed4 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	4a23      	ldr	r2, [pc, #140]	@ (8003f5c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003ed0:	4293      	cmp	r3, r2
 8003ed2:	d10f      	bne.n	8003ef4 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8003ed4:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003ed8:	f7ff fe8f 	bl	8003bfa <LL_ADC_IsEnabled>
 8003edc:	4604      	mov	r4, r0
 8003ede:	481f      	ldr	r0, [pc, #124]	@ (8003f5c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003ee0:	f7ff fe8b 	bl	8003bfa <LL_ADC_IsEnabled>
 8003ee4:	4603      	mov	r3, r0
 8003ee6:	4323      	orrs	r3, r4
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	bf0c      	ite	eq
 8003eec:	2301      	moveq	r3, #1
 8003eee:	2300      	movne	r3, #0
 8003ef0:	b2db      	uxtb	r3, r3
 8003ef2:	e012      	b.n	8003f1a <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8003ef4:	481a      	ldr	r0, [pc, #104]	@ (8003f60 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8003ef6:	f7ff fe80 	bl	8003bfa <LL_ADC_IsEnabled>
 8003efa:	4604      	mov	r4, r0
 8003efc:	4819      	ldr	r0, [pc, #100]	@ (8003f64 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8003efe:	f7ff fe7c 	bl	8003bfa <LL_ADC_IsEnabled>
 8003f02:	4603      	mov	r3, r0
 8003f04:	431c      	orrs	r4, r3
 8003f06:	481a      	ldr	r0, [pc, #104]	@ (8003f70 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8003f08:	f7ff fe77 	bl	8003bfa <LL_ADC_IsEnabled>
 8003f0c:	4603      	mov	r3, r0
 8003f0e:	4323      	orrs	r3, r4
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	bf0c      	ite	eq
 8003f14:	2301      	moveq	r3, #1
 8003f16:	2300      	movne	r3, #0
 8003f18:	b2db      	uxtb	r3, r3
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d012      	beq.n	8003f44 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003f1e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003f20:	689b      	ldr	r3, [r3, #8]
 8003f22:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003f26:	f023 030f 	bic.w	r3, r3, #15
 8003f2a:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8003f2c:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003f2e:	e009      	b.n	8003f44 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f34:	f043 0220 	orr.w	r2, r3, #32
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003f3c:	2301      	movs	r3, #1
 8003f3e:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8003f42:	e000      	b.n	8003f46 <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003f44:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	2200      	movs	r2, #0
 8003f4a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8003f4e:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8003f52:	4618      	mov	r0, r3
 8003f54:	3784      	adds	r7, #132	@ 0x84
 8003f56:	46bd      	mov	sp, r7
 8003f58:	bd90      	pop	{r4, r7, pc}
 8003f5a:	bf00      	nop
 8003f5c:	50000100 	.word	0x50000100
 8003f60:	50000400 	.word	0x50000400
 8003f64:	50000500 	.word	0x50000500
 8003f68:	50000300 	.word	0x50000300
 8003f6c:	50000700 	.word	0x50000700
 8003f70:	50000600 	.word	0x50000600

08003f74 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f74:	b480      	push	{r7}
 8003f76:	b085      	sub	sp, #20
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	f003 0307 	and.w	r3, r3, #7
 8003f82:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003f84:	4b0c      	ldr	r3, [pc, #48]	@ (8003fb8 <__NVIC_SetPriorityGrouping+0x44>)
 8003f86:	68db      	ldr	r3, [r3, #12]
 8003f88:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003f8a:	68ba      	ldr	r2, [r7, #8]
 8003f8c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003f90:	4013      	ands	r3, r2
 8003f92:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003f98:	68bb      	ldr	r3, [r7, #8]
 8003f9a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003f9c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003fa0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003fa4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003fa6:	4a04      	ldr	r2, [pc, #16]	@ (8003fb8 <__NVIC_SetPriorityGrouping+0x44>)
 8003fa8:	68bb      	ldr	r3, [r7, #8]
 8003faa:	60d3      	str	r3, [r2, #12]
}
 8003fac:	bf00      	nop
 8003fae:	3714      	adds	r7, #20
 8003fb0:	46bd      	mov	sp, r7
 8003fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb6:	4770      	bx	lr
 8003fb8:	e000ed00 	.word	0xe000ed00

08003fbc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003fbc:	b480      	push	{r7}
 8003fbe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003fc0:	4b04      	ldr	r3, [pc, #16]	@ (8003fd4 <__NVIC_GetPriorityGrouping+0x18>)
 8003fc2:	68db      	ldr	r3, [r3, #12]
 8003fc4:	0a1b      	lsrs	r3, r3, #8
 8003fc6:	f003 0307 	and.w	r3, r3, #7
}
 8003fca:	4618      	mov	r0, r3
 8003fcc:	46bd      	mov	sp, r7
 8003fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd2:	4770      	bx	lr
 8003fd4:	e000ed00 	.word	0xe000ed00

08003fd8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003fd8:	b480      	push	{r7}
 8003fda:	b083      	sub	sp, #12
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	4603      	mov	r3, r0
 8003fe0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003fe2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	db0b      	blt.n	8004002 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003fea:	79fb      	ldrb	r3, [r7, #7]
 8003fec:	f003 021f 	and.w	r2, r3, #31
 8003ff0:	4907      	ldr	r1, [pc, #28]	@ (8004010 <__NVIC_EnableIRQ+0x38>)
 8003ff2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ff6:	095b      	lsrs	r3, r3, #5
 8003ff8:	2001      	movs	r0, #1
 8003ffa:	fa00 f202 	lsl.w	r2, r0, r2
 8003ffe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004002:	bf00      	nop
 8004004:	370c      	adds	r7, #12
 8004006:	46bd      	mov	sp, r7
 8004008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400c:	4770      	bx	lr
 800400e:	bf00      	nop
 8004010:	e000e100 	.word	0xe000e100

08004014 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004014:	b480      	push	{r7}
 8004016:	b083      	sub	sp, #12
 8004018:	af00      	add	r7, sp, #0
 800401a:	4603      	mov	r3, r0
 800401c:	6039      	str	r1, [r7, #0]
 800401e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004020:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004024:	2b00      	cmp	r3, #0
 8004026:	db0a      	blt.n	800403e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004028:	683b      	ldr	r3, [r7, #0]
 800402a:	b2da      	uxtb	r2, r3
 800402c:	490c      	ldr	r1, [pc, #48]	@ (8004060 <__NVIC_SetPriority+0x4c>)
 800402e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004032:	0112      	lsls	r2, r2, #4
 8004034:	b2d2      	uxtb	r2, r2
 8004036:	440b      	add	r3, r1
 8004038:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800403c:	e00a      	b.n	8004054 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800403e:	683b      	ldr	r3, [r7, #0]
 8004040:	b2da      	uxtb	r2, r3
 8004042:	4908      	ldr	r1, [pc, #32]	@ (8004064 <__NVIC_SetPriority+0x50>)
 8004044:	79fb      	ldrb	r3, [r7, #7]
 8004046:	f003 030f 	and.w	r3, r3, #15
 800404a:	3b04      	subs	r3, #4
 800404c:	0112      	lsls	r2, r2, #4
 800404e:	b2d2      	uxtb	r2, r2
 8004050:	440b      	add	r3, r1
 8004052:	761a      	strb	r2, [r3, #24]
}
 8004054:	bf00      	nop
 8004056:	370c      	adds	r7, #12
 8004058:	46bd      	mov	sp, r7
 800405a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800405e:	4770      	bx	lr
 8004060:	e000e100 	.word	0xe000e100
 8004064:	e000ed00 	.word	0xe000ed00

08004068 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004068:	b480      	push	{r7}
 800406a:	b089      	sub	sp, #36	@ 0x24
 800406c:	af00      	add	r7, sp, #0
 800406e:	60f8      	str	r0, [r7, #12]
 8004070:	60b9      	str	r1, [r7, #8]
 8004072:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	f003 0307 	and.w	r3, r3, #7
 800407a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800407c:	69fb      	ldr	r3, [r7, #28]
 800407e:	f1c3 0307 	rsb	r3, r3, #7
 8004082:	2b04      	cmp	r3, #4
 8004084:	bf28      	it	cs
 8004086:	2304      	movcs	r3, #4
 8004088:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800408a:	69fb      	ldr	r3, [r7, #28]
 800408c:	3304      	adds	r3, #4
 800408e:	2b06      	cmp	r3, #6
 8004090:	d902      	bls.n	8004098 <NVIC_EncodePriority+0x30>
 8004092:	69fb      	ldr	r3, [r7, #28]
 8004094:	3b03      	subs	r3, #3
 8004096:	e000      	b.n	800409a <NVIC_EncodePriority+0x32>
 8004098:	2300      	movs	r3, #0
 800409a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800409c:	f04f 32ff 	mov.w	r2, #4294967295
 80040a0:	69bb      	ldr	r3, [r7, #24]
 80040a2:	fa02 f303 	lsl.w	r3, r2, r3
 80040a6:	43da      	mvns	r2, r3
 80040a8:	68bb      	ldr	r3, [r7, #8]
 80040aa:	401a      	ands	r2, r3
 80040ac:	697b      	ldr	r3, [r7, #20]
 80040ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80040b0:	f04f 31ff 	mov.w	r1, #4294967295
 80040b4:	697b      	ldr	r3, [r7, #20]
 80040b6:	fa01 f303 	lsl.w	r3, r1, r3
 80040ba:	43d9      	mvns	r1, r3
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80040c0:	4313      	orrs	r3, r2
         );
}
 80040c2:	4618      	mov	r0, r3
 80040c4:	3724      	adds	r7, #36	@ 0x24
 80040c6:	46bd      	mov	sp, r7
 80040c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040cc:	4770      	bx	lr
	...

080040d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80040d0:	b580      	push	{r7, lr}
 80040d2:	b082      	sub	sp, #8
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	3b01      	subs	r3, #1
 80040dc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80040e0:	d301      	bcc.n	80040e6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80040e2:	2301      	movs	r3, #1
 80040e4:	e00f      	b.n	8004106 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80040e6:	4a0a      	ldr	r2, [pc, #40]	@ (8004110 <SysTick_Config+0x40>)
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	3b01      	subs	r3, #1
 80040ec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80040ee:	210f      	movs	r1, #15
 80040f0:	f04f 30ff 	mov.w	r0, #4294967295
 80040f4:	f7ff ff8e 	bl	8004014 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80040f8:	4b05      	ldr	r3, [pc, #20]	@ (8004110 <SysTick_Config+0x40>)
 80040fa:	2200      	movs	r2, #0
 80040fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80040fe:	4b04      	ldr	r3, [pc, #16]	@ (8004110 <SysTick_Config+0x40>)
 8004100:	2207      	movs	r2, #7
 8004102:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004104:	2300      	movs	r3, #0
}
 8004106:	4618      	mov	r0, r3
 8004108:	3708      	adds	r7, #8
 800410a:	46bd      	mov	sp, r7
 800410c:	bd80      	pop	{r7, pc}
 800410e:	bf00      	nop
 8004110:	e000e010 	.word	0xe000e010

08004114 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004114:	b580      	push	{r7, lr}
 8004116:	b082      	sub	sp, #8
 8004118:	af00      	add	r7, sp, #0
 800411a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800411c:	6878      	ldr	r0, [r7, #4]
 800411e:	f7ff ff29 	bl	8003f74 <__NVIC_SetPriorityGrouping>
}
 8004122:	bf00      	nop
 8004124:	3708      	adds	r7, #8
 8004126:	46bd      	mov	sp, r7
 8004128:	bd80      	pop	{r7, pc}

0800412a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800412a:	b580      	push	{r7, lr}
 800412c:	b086      	sub	sp, #24
 800412e:	af00      	add	r7, sp, #0
 8004130:	4603      	mov	r3, r0
 8004132:	60b9      	str	r1, [r7, #8]
 8004134:	607a      	str	r2, [r7, #4]
 8004136:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004138:	f7ff ff40 	bl	8003fbc <__NVIC_GetPriorityGrouping>
 800413c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800413e:	687a      	ldr	r2, [r7, #4]
 8004140:	68b9      	ldr	r1, [r7, #8]
 8004142:	6978      	ldr	r0, [r7, #20]
 8004144:	f7ff ff90 	bl	8004068 <NVIC_EncodePriority>
 8004148:	4602      	mov	r2, r0
 800414a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800414e:	4611      	mov	r1, r2
 8004150:	4618      	mov	r0, r3
 8004152:	f7ff ff5f 	bl	8004014 <__NVIC_SetPriority>
}
 8004156:	bf00      	nop
 8004158:	3718      	adds	r7, #24
 800415a:	46bd      	mov	sp, r7
 800415c:	bd80      	pop	{r7, pc}

0800415e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800415e:	b580      	push	{r7, lr}
 8004160:	b082      	sub	sp, #8
 8004162:	af00      	add	r7, sp, #0
 8004164:	4603      	mov	r3, r0
 8004166:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004168:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800416c:	4618      	mov	r0, r3
 800416e:	f7ff ff33 	bl	8003fd8 <__NVIC_EnableIRQ>
}
 8004172:	bf00      	nop
 8004174:	3708      	adds	r7, #8
 8004176:	46bd      	mov	sp, r7
 8004178:	bd80      	pop	{r7, pc}

0800417a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800417a:	b580      	push	{r7, lr}
 800417c:	b082      	sub	sp, #8
 800417e:	af00      	add	r7, sp, #0
 8004180:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004182:	6878      	ldr	r0, [r7, #4]
 8004184:	f7ff ffa4 	bl	80040d0 <SysTick_Config>
 8004188:	4603      	mov	r3, r0
}
 800418a:	4618      	mov	r0, r3
 800418c:	3708      	adds	r7, #8
 800418e:	46bd      	mov	sp, r7
 8004190:	bd80      	pop	{r7, pc}
	...

08004194 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004194:	b580      	push	{r7, lr}
 8004196:	b084      	sub	sp, #16
 8004198:	af00      	add	r7, sp, #0
 800419a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d101      	bne.n	80041a6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80041a2:	2301      	movs	r3, #1
 80041a4:	e08d      	b.n	80042c2 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	461a      	mov	r2, r3
 80041ac:	4b47      	ldr	r3, [pc, #284]	@ (80042cc <HAL_DMA_Init+0x138>)
 80041ae:	429a      	cmp	r2, r3
 80041b0:	d80f      	bhi.n	80041d2 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	461a      	mov	r2, r3
 80041b8:	4b45      	ldr	r3, [pc, #276]	@ (80042d0 <HAL_DMA_Init+0x13c>)
 80041ba:	4413      	add	r3, r2
 80041bc:	4a45      	ldr	r2, [pc, #276]	@ (80042d4 <HAL_DMA_Init+0x140>)
 80041be:	fba2 2303 	umull	r2, r3, r2, r3
 80041c2:	091b      	lsrs	r3, r3, #4
 80041c4:	009a      	lsls	r2, r3, #2
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	4a42      	ldr	r2, [pc, #264]	@ (80042d8 <HAL_DMA_Init+0x144>)
 80041ce:	641a      	str	r2, [r3, #64]	@ 0x40
 80041d0:	e00e      	b.n	80041f0 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	461a      	mov	r2, r3
 80041d8:	4b40      	ldr	r3, [pc, #256]	@ (80042dc <HAL_DMA_Init+0x148>)
 80041da:	4413      	add	r3, r2
 80041dc:	4a3d      	ldr	r2, [pc, #244]	@ (80042d4 <HAL_DMA_Init+0x140>)
 80041de:	fba2 2303 	umull	r2, r3, r2, r3
 80041e2:	091b      	lsrs	r3, r3, #4
 80041e4:	009a      	lsls	r2, r3, #2
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	4a3c      	ldr	r2, [pc, #240]	@ (80042e0 <HAL_DMA_Init+0x14c>)
 80041ee:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	2202      	movs	r2, #2
 80041f4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8004206:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800420a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8004214:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	691b      	ldr	r3, [r3, #16]
 800421a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004220:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	699b      	ldr	r3, [r3, #24]
 8004226:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800422c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	6a1b      	ldr	r3, [r3, #32]
 8004232:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004234:	68fa      	ldr	r2, [r7, #12]
 8004236:	4313      	orrs	r3, r2
 8004238:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	68fa      	ldr	r2, [r7, #12]
 8004240:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004242:	6878      	ldr	r0, [r7, #4]
 8004244:	f000 fa76 	bl	8004734 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	689b      	ldr	r3, [r3, #8]
 800424c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004250:	d102      	bne.n	8004258 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	2200      	movs	r2, #0
 8004256:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	685a      	ldr	r2, [r3, #4]
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004260:	b2d2      	uxtb	r2, r2
 8004262:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004268:	687a      	ldr	r2, [r7, #4]
 800426a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800426c:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	685b      	ldr	r3, [r3, #4]
 8004272:	2b00      	cmp	r3, #0
 8004274:	d010      	beq.n	8004298 <HAL_DMA_Init+0x104>
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	685b      	ldr	r3, [r3, #4]
 800427a:	2b04      	cmp	r3, #4
 800427c:	d80c      	bhi.n	8004298 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800427e:	6878      	ldr	r0, [r7, #4]
 8004280:	f000 fa96 	bl	80047b0 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004288:	2200      	movs	r2, #0
 800428a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004290:	687a      	ldr	r2, [r7, #4]
 8004292:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004294:	605a      	str	r2, [r3, #4]
 8004296:	e008      	b.n	80042aa <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2200      	movs	r2, #0
 800429c:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	2200      	movs	r2, #0
 80042a2:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	2200      	movs	r2, #0
 80042a8:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	2200      	movs	r2, #0
 80042ae:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	2201      	movs	r2, #1
 80042b4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	2200      	movs	r2, #0
 80042bc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80042c0:	2300      	movs	r3, #0
}
 80042c2:	4618      	mov	r0, r3
 80042c4:	3710      	adds	r7, #16
 80042c6:	46bd      	mov	sp, r7
 80042c8:	bd80      	pop	{r7, pc}
 80042ca:	bf00      	nop
 80042cc:	40020407 	.word	0x40020407
 80042d0:	bffdfff8 	.word	0xbffdfff8
 80042d4:	cccccccd 	.word	0xcccccccd
 80042d8:	40020000 	.word	0x40020000
 80042dc:	bffdfbf8 	.word	0xbffdfbf8
 80042e0:	40020400 	.word	0x40020400

080042e4 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80042e4:	b580      	push	{r7, lr}
 80042e6:	b086      	sub	sp, #24
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	60f8      	str	r0, [r7, #12]
 80042ec:	60b9      	str	r1, [r7, #8]
 80042ee:	607a      	str	r2, [r7, #4]
 80042f0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80042f2:	2300      	movs	r3, #0
 80042f4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80042fc:	2b01      	cmp	r3, #1
 80042fe:	d101      	bne.n	8004304 <HAL_DMA_Start_IT+0x20>
 8004300:	2302      	movs	r3, #2
 8004302:	e066      	b.n	80043d2 <HAL_DMA_Start_IT+0xee>
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	2201      	movs	r2, #1
 8004308:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004312:	b2db      	uxtb	r3, r3
 8004314:	2b01      	cmp	r3, #1
 8004316:	d155      	bne.n	80043c4 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	2202      	movs	r2, #2
 800431c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	2200      	movs	r2, #0
 8004324:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	681a      	ldr	r2, [r3, #0]
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	f022 0201 	bic.w	r2, r2, #1
 8004334:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004336:	683b      	ldr	r3, [r7, #0]
 8004338:	687a      	ldr	r2, [r7, #4]
 800433a:	68b9      	ldr	r1, [r7, #8]
 800433c:	68f8      	ldr	r0, [r7, #12]
 800433e:	f000 f9bb 	bl	80046b8 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004346:	2b00      	cmp	r3, #0
 8004348:	d008      	beq.n	800435c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	681a      	ldr	r2, [r3, #0]
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f042 020e 	orr.w	r2, r2, #14
 8004358:	601a      	str	r2, [r3, #0]
 800435a:	e00f      	b.n	800437c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	681a      	ldr	r2, [r3, #0]
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f022 0204 	bic.w	r2, r2, #4
 800436a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	681a      	ldr	r2, [r3, #0]
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f042 020a 	orr.w	r2, r2, #10
 800437a:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004386:	2b00      	cmp	r3, #0
 8004388:	d007      	beq.n	800439a <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800438e:	681a      	ldr	r2, [r3, #0]
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004394:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004398:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d007      	beq.n	80043b2 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043a6:	681a      	ldr	r2, [r3, #0]
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043ac:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80043b0:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	681a      	ldr	r2, [r3, #0]
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	f042 0201 	orr.w	r2, r2, #1
 80043c0:	601a      	str	r2, [r3, #0]
 80043c2:	e005      	b.n	80043d0 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	2200      	movs	r2, #0
 80043c8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80043cc:	2302      	movs	r3, #2
 80043ce:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80043d0:	7dfb      	ldrb	r3, [r7, #23]
}
 80043d2:	4618      	mov	r0, r3
 80043d4:	3718      	adds	r7, #24
 80043d6:	46bd      	mov	sp, r7
 80043d8:	bd80      	pop	{r7, pc}

080043da <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80043da:	b480      	push	{r7}
 80043dc:	b085      	sub	sp, #20
 80043de:	af00      	add	r7, sp, #0
 80043e0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80043e2:	2300      	movs	r3, #0
 80043e4:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80043ec:	b2db      	uxtb	r3, r3
 80043ee:	2b02      	cmp	r3, #2
 80043f0:	d005      	beq.n	80043fe <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	2204      	movs	r2, #4
 80043f6:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80043f8:	2301      	movs	r3, #1
 80043fa:	73fb      	strb	r3, [r7, #15]
 80043fc:	e037      	b.n	800446e <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	681a      	ldr	r2, [r3, #0]
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	f022 020e 	bic.w	r2, r2, #14
 800440c:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004412:	681a      	ldr	r2, [r3, #0]
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004418:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800441c:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	681a      	ldr	r2, [r3, #0]
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	f022 0201 	bic.w	r2, r2, #1
 800442c:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004432:	f003 021f 	and.w	r2, r3, #31
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800443a:	2101      	movs	r1, #1
 800443c:	fa01 f202 	lsl.w	r2, r1, r2
 8004440:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004446:	687a      	ldr	r2, [r7, #4]
 8004448:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800444a:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004450:	2b00      	cmp	r3, #0
 8004452:	d00c      	beq.n	800446e <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004458:	681a      	ldr	r2, [r3, #0]
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800445e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004462:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004468:	687a      	ldr	r2, [r7, #4]
 800446a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800446c:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	2201      	movs	r2, #1
 8004472:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	2200      	movs	r2, #0
 800447a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 800447e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004480:	4618      	mov	r0, r3
 8004482:	3714      	adds	r7, #20
 8004484:	46bd      	mov	sp, r7
 8004486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800448a:	4770      	bx	lr

0800448c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800448c:	b580      	push	{r7, lr}
 800448e:	b084      	sub	sp, #16
 8004490:	af00      	add	r7, sp, #0
 8004492:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004494:	2300      	movs	r3, #0
 8004496:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800449e:	b2db      	uxtb	r3, r3
 80044a0:	2b02      	cmp	r3, #2
 80044a2:	d00d      	beq.n	80044c0 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	2204      	movs	r2, #4
 80044a8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	2201      	movs	r2, #1
 80044ae:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	2200      	movs	r2, #0
 80044b6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 80044ba:	2301      	movs	r3, #1
 80044bc:	73fb      	strb	r3, [r7, #15]
 80044be:	e047      	b.n	8004550 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	681a      	ldr	r2, [r3, #0]
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f022 020e 	bic.w	r2, r2, #14
 80044ce:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	681a      	ldr	r2, [r3, #0]
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f022 0201 	bic.w	r2, r2, #1
 80044de:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80044e4:	681a      	ldr	r2, [r3, #0]
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80044ea:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80044ee:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044f4:	f003 021f 	and.w	r2, r3, #31
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044fc:	2101      	movs	r1, #1
 80044fe:	fa01 f202 	lsl.w	r2, r1, r2
 8004502:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004508:	687a      	ldr	r2, [r7, #4]
 800450a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800450c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004512:	2b00      	cmp	r3, #0
 8004514:	d00c      	beq.n	8004530 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800451a:	681a      	ldr	r2, [r3, #0]
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004520:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004524:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800452a:	687a      	ldr	r2, [r7, #4]
 800452c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800452e:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	2201      	movs	r2, #1
 8004534:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2200      	movs	r2, #0
 800453c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004544:	2b00      	cmp	r3, #0
 8004546:	d003      	beq.n	8004550 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800454c:	6878      	ldr	r0, [r7, #4]
 800454e:	4798      	blx	r3
    }
  }
  return status;
 8004550:	7bfb      	ldrb	r3, [r7, #15]
}
 8004552:	4618      	mov	r0, r3
 8004554:	3710      	adds	r7, #16
 8004556:	46bd      	mov	sp, r7
 8004558:	bd80      	pop	{r7, pc}

0800455a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800455a:	b580      	push	{r7, lr}
 800455c:	b084      	sub	sp, #16
 800455e:	af00      	add	r7, sp, #0
 8004560:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004576:	f003 031f 	and.w	r3, r3, #31
 800457a:	2204      	movs	r2, #4
 800457c:	409a      	lsls	r2, r3
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	4013      	ands	r3, r2
 8004582:	2b00      	cmp	r3, #0
 8004584:	d026      	beq.n	80045d4 <HAL_DMA_IRQHandler+0x7a>
 8004586:	68bb      	ldr	r3, [r7, #8]
 8004588:	f003 0304 	and.w	r3, r3, #4
 800458c:	2b00      	cmp	r3, #0
 800458e:	d021      	beq.n	80045d4 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	f003 0320 	and.w	r3, r3, #32
 800459a:	2b00      	cmp	r3, #0
 800459c:	d107      	bne.n	80045ae <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	681a      	ldr	r2, [r3, #0]
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f022 0204 	bic.w	r2, r2, #4
 80045ac:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045b2:	f003 021f 	and.w	r2, r3, #31
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045ba:	2104      	movs	r1, #4
 80045bc:	fa01 f202 	lsl.w	r2, r1, r2
 80045c0:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d071      	beq.n	80046ae <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045ce:	6878      	ldr	r0, [r7, #4]
 80045d0:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80045d2:	e06c      	b.n	80046ae <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045d8:	f003 031f 	and.w	r3, r3, #31
 80045dc:	2202      	movs	r2, #2
 80045de:	409a      	lsls	r2, r3
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	4013      	ands	r3, r2
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d02e      	beq.n	8004646 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 80045e8:	68bb      	ldr	r3, [r7, #8]
 80045ea:	f003 0302 	and.w	r3, r3, #2
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d029      	beq.n	8004646 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f003 0320 	and.w	r3, r3, #32
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d10b      	bne.n	8004618 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	681a      	ldr	r2, [r3, #0]
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	f022 020a 	bic.w	r2, r2, #10
 800460e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2201      	movs	r2, #1
 8004614:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800461c:	f003 021f 	and.w	r2, r3, #31
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004624:	2102      	movs	r1, #2
 8004626:	fa01 f202 	lsl.w	r2, r1, r2
 800462a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	2200      	movs	r2, #0
 8004630:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004638:	2b00      	cmp	r3, #0
 800463a:	d038      	beq.n	80046ae <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004640:	6878      	ldr	r0, [r7, #4]
 8004642:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8004644:	e033      	b.n	80046ae <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800464a:	f003 031f 	and.w	r3, r3, #31
 800464e:	2208      	movs	r2, #8
 8004650:	409a      	lsls	r2, r3
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	4013      	ands	r3, r2
 8004656:	2b00      	cmp	r3, #0
 8004658:	d02a      	beq.n	80046b0 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800465a:	68bb      	ldr	r3, [r7, #8]
 800465c:	f003 0308 	and.w	r3, r3, #8
 8004660:	2b00      	cmp	r3, #0
 8004662:	d025      	beq.n	80046b0 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	681a      	ldr	r2, [r3, #0]
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f022 020e 	bic.w	r2, r2, #14
 8004672:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004678:	f003 021f 	and.w	r2, r3, #31
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004680:	2101      	movs	r1, #1
 8004682:	fa01 f202 	lsl.w	r2, r1, r2
 8004686:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	2201      	movs	r2, #1
 800468c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	2201      	movs	r2, #1
 8004692:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	2200      	movs	r2, #0
 800469a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d004      	beq.n	80046b0 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80046aa:	6878      	ldr	r0, [r7, #4]
 80046ac:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80046ae:	bf00      	nop
 80046b0:	bf00      	nop
}
 80046b2:	3710      	adds	r7, #16
 80046b4:	46bd      	mov	sp, r7
 80046b6:	bd80      	pop	{r7, pc}

080046b8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80046b8:	b480      	push	{r7}
 80046ba:	b085      	sub	sp, #20
 80046bc:	af00      	add	r7, sp, #0
 80046be:	60f8      	str	r0, [r7, #12]
 80046c0:	60b9      	str	r1, [r7, #8]
 80046c2:	607a      	str	r2, [r7, #4]
 80046c4:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80046ca:	68fa      	ldr	r2, [r7, #12]
 80046cc:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80046ce:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d004      	beq.n	80046e2 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046dc:	68fa      	ldr	r2, [r7, #12]
 80046de:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80046e0:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046e6:	f003 021f 	and.w	r2, r3, #31
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046ee:	2101      	movs	r1, #1
 80046f0:	fa01 f202 	lsl.w	r2, r1, r2
 80046f4:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	683a      	ldr	r2, [r7, #0]
 80046fc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	689b      	ldr	r3, [r3, #8]
 8004702:	2b10      	cmp	r3, #16
 8004704:	d108      	bne.n	8004718 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	687a      	ldr	r2, [r7, #4]
 800470c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	68ba      	ldr	r2, [r7, #8]
 8004714:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004716:	e007      	b.n	8004728 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	68ba      	ldr	r2, [r7, #8]
 800471e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	687a      	ldr	r2, [r7, #4]
 8004726:	60da      	str	r2, [r3, #12]
}
 8004728:	bf00      	nop
 800472a:	3714      	adds	r7, #20
 800472c:	46bd      	mov	sp, r7
 800472e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004732:	4770      	bx	lr

08004734 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004734:	b480      	push	{r7}
 8004736:	b087      	sub	sp, #28
 8004738:	af00      	add	r7, sp, #0
 800473a:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	461a      	mov	r2, r3
 8004742:	4b16      	ldr	r3, [pc, #88]	@ (800479c <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8004744:	429a      	cmp	r2, r3
 8004746:	d802      	bhi.n	800474e <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8004748:	4b15      	ldr	r3, [pc, #84]	@ (80047a0 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800474a:	617b      	str	r3, [r7, #20]
 800474c:	e001      	b.n	8004752 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 800474e:	4b15      	ldr	r3, [pc, #84]	@ (80047a4 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8004750:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8004752:	697b      	ldr	r3, [r7, #20]
 8004754:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	b2db      	uxtb	r3, r3
 800475c:	3b08      	subs	r3, #8
 800475e:	4a12      	ldr	r2, [pc, #72]	@ (80047a8 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8004760:	fba2 2303 	umull	r2, r3, r2, r3
 8004764:	091b      	lsrs	r3, r3, #4
 8004766:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800476c:	089b      	lsrs	r3, r3, #2
 800476e:	009a      	lsls	r2, r3, #2
 8004770:	693b      	ldr	r3, [r7, #16]
 8004772:	4413      	add	r3, r2
 8004774:	461a      	mov	r2, r3
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	4a0b      	ldr	r2, [pc, #44]	@ (80047ac <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800477e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	f003 031f 	and.w	r3, r3, #31
 8004786:	2201      	movs	r2, #1
 8004788:	409a      	lsls	r2, r3
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800478e:	bf00      	nop
 8004790:	371c      	adds	r7, #28
 8004792:	46bd      	mov	sp, r7
 8004794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004798:	4770      	bx	lr
 800479a:	bf00      	nop
 800479c:	40020407 	.word	0x40020407
 80047a0:	40020800 	.word	0x40020800
 80047a4:	40020820 	.word	0x40020820
 80047a8:	cccccccd 	.word	0xcccccccd
 80047ac:	40020880 	.word	0x40020880

080047b0 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80047b0:	b480      	push	{r7}
 80047b2:	b085      	sub	sp, #20
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	685b      	ldr	r3, [r3, #4]
 80047bc:	b2db      	uxtb	r3, r3
 80047be:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80047c0:	68fa      	ldr	r2, [r7, #12]
 80047c2:	4b0b      	ldr	r3, [pc, #44]	@ (80047f0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80047c4:	4413      	add	r3, r2
 80047c6:	009b      	lsls	r3, r3, #2
 80047c8:	461a      	mov	r2, r3
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	4a08      	ldr	r2, [pc, #32]	@ (80047f4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80047d2:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	3b01      	subs	r3, #1
 80047d8:	f003 031f 	and.w	r3, r3, #31
 80047dc:	2201      	movs	r2, #1
 80047de:	409a      	lsls	r2, r3
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 80047e4:	bf00      	nop
 80047e6:	3714      	adds	r7, #20
 80047e8:	46bd      	mov	sp, r7
 80047ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ee:	4770      	bx	lr
 80047f0:	1000823f 	.word	0x1000823f
 80047f4:	40020940 	.word	0x40020940

080047f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80047f8:	b480      	push	{r7}
 80047fa:	b087      	sub	sp, #28
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	6078      	str	r0, [r7, #4]
 8004800:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004802:	2300      	movs	r3, #0
 8004804:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004806:	e15a      	b.n	8004abe <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004808:	683b      	ldr	r3, [r7, #0]
 800480a:	681a      	ldr	r2, [r3, #0]
 800480c:	2101      	movs	r1, #1
 800480e:	697b      	ldr	r3, [r7, #20]
 8004810:	fa01 f303 	lsl.w	r3, r1, r3
 8004814:	4013      	ands	r3, r2
 8004816:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	2b00      	cmp	r3, #0
 800481c:	f000 814c 	beq.w	8004ab8 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004820:	683b      	ldr	r3, [r7, #0]
 8004822:	685b      	ldr	r3, [r3, #4]
 8004824:	f003 0303 	and.w	r3, r3, #3
 8004828:	2b01      	cmp	r3, #1
 800482a:	d005      	beq.n	8004838 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800482c:	683b      	ldr	r3, [r7, #0]
 800482e:	685b      	ldr	r3, [r3, #4]
 8004830:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004834:	2b02      	cmp	r3, #2
 8004836:	d130      	bne.n	800489a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	689b      	ldr	r3, [r3, #8]
 800483c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800483e:	697b      	ldr	r3, [r7, #20]
 8004840:	005b      	lsls	r3, r3, #1
 8004842:	2203      	movs	r2, #3
 8004844:	fa02 f303 	lsl.w	r3, r2, r3
 8004848:	43db      	mvns	r3, r3
 800484a:	693a      	ldr	r2, [r7, #16]
 800484c:	4013      	ands	r3, r2
 800484e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004850:	683b      	ldr	r3, [r7, #0]
 8004852:	68da      	ldr	r2, [r3, #12]
 8004854:	697b      	ldr	r3, [r7, #20]
 8004856:	005b      	lsls	r3, r3, #1
 8004858:	fa02 f303 	lsl.w	r3, r2, r3
 800485c:	693a      	ldr	r2, [r7, #16]
 800485e:	4313      	orrs	r3, r2
 8004860:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	693a      	ldr	r2, [r7, #16]
 8004866:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	685b      	ldr	r3, [r3, #4]
 800486c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800486e:	2201      	movs	r2, #1
 8004870:	697b      	ldr	r3, [r7, #20]
 8004872:	fa02 f303 	lsl.w	r3, r2, r3
 8004876:	43db      	mvns	r3, r3
 8004878:	693a      	ldr	r2, [r7, #16]
 800487a:	4013      	ands	r3, r2
 800487c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800487e:	683b      	ldr	r3, [r7, #0]
 8004880:	685b      	ldr	r3, [r3, #4]
 8004882:	091b      	lsrs	r3, r3, #4
 8004884:	f003 0201 	and.w	r2, r3, #1
 8004888:	697b      	ldr	r3, [r7, #20]
 800488a:	fa02 f303 	lsl.w	r3, r2, r3
 800488e:	693a      	ldr	r2, [r7, #16]
 8004890:	4313      	orrs	r3, r2
 8004892:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	693a      	ldr	r2, [r7, #16]
 8004898:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800489a:	683b      	ldr	r3, [r7, #0]
 800489c:	685b      	ldr	r3, [r3, #4]
 800489e:	f003 0303 	and.w	r3, r3, #3
 80048a2:	2b03      	cmp	r3, #3
 80048a4:	d017      	beq.n	80048d6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	68db      	ldr	r3, [r3, #12]
 80048aa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80048ac:	697b      	ldr	r3, [r7, #20]
 80048ae:	005b      	lsls	r3, r3, #1
 80048b0:	2203      	movs	r2, #3
 80048b2:	fa02 f303 	lsl.w	r3, r2, r3
 80048b6:	43db      	mvns	r3, r3
 80048b8:	693a      	ldr	r2, [r7, #16]
 80048ba:	4013      	ands	r3, r2
 80048bc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80048be:	683b      	ldr	r3, [r7, #0]
 80048c0:	689a      	ldr	r2, [r3, #8]
 80048c2:	697b      	ldr	r3, [r7, #20]
 80048c4:	005b      	lsls	r3, r3, #1
 80048c6:	fa02 f303 	lsl.w	r3, r2, r3
 80048ca:	693a      	ldr	r2, [r7, #16]
 80048cc:	4313      	orrs	r3, r2
 80048ce:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	693a      	ldr	r2, [r7, #16]
 80048d4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80048d6:	683b      	ldr	r3, [r7, #0]
 80048d8:	685b      	ldr	r3, [r3, #4]
 80048da:	f003 0303 	and.w	r3, r3, #3
 80048de:	2b02      	cmp	r3, #2
 80048e0:	d123      	bne.n	800492a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80048e2:	697b      	ldr	r3, [r7, #20]
 80048e4:	08da      	lsrs	r2, r3, #3
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	3208      	adds	r2, #8
 80048ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80048ee:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80048f0:	697b      	ldr	r3, [r7, #20]
 80048f2:	f003 0307 	and.w	r3, r3, #7
 80048f6:	009b      	lsls	r3, r3, #2
 80048f8:	220f      	movs	r2, #15
 80048fa:	fa02 f303 	lsl.w	r3, r2, r3
 80048fe:	43db      	mvns	r3, r3
 8004900:	693a      	ldr	r2, [r7, #16]
 8004902:	4013      	ands	r3, r2
 8004904:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004906:	683b      	ldr	r3, [r7, #0]
 8004908:	691a      	ldr	r2, [r3, #16]
 800490a:	697b      	ldr	r3, [r7, #20]
 800490c:	f003 0307 	and.w	r3, r3, #7
 8004910:	009b      	lsls	r3, r3, #2
 8004912:	fa02 f303 	lsl.w	r3, r2, r3
 8004916:	693a      	ldr	r2, [r7, #16]
 8004918:	4313      	orrs	r3, r2
 800491a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800491c:	697b      	ldr	r3, [r7, #20]
 800491e:	08da      	lsrs	r2, r3, #3
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	3208      	adds	r2, #8
 8004924:	6939      	ldr	r1, [r7, #16]
 8004926:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004930:	697b      	ldr	r3, [r7, #20]
 8004932:	005b      	lsls	r3, r3, #1
 8004934:	2203      	movs	r2, #3
 8004936:	fa02 f303 	lsl.w	r3, r2, r3
 800493a:	43db      	mvns	r3, r3
 800493c:	693a      	ldr	r2, [r7, #16]
 800493e:	4013      	ands	r3, r2
 8004940:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004942:	683b      	ldr	r3, [r7, #0]
 8004944:	685b      	ldr	r3, [r3, #4]
 8004946:	f003 0203 	and.w	r2, r3, #3
 800494a:	697b      	ldr	r3, [r7, #20]
 800494c:	005b      	lsls	r3, r3, #1
 800494e:	fa02 f303 	lsl.w	r3, r2, r3
 8004952:	693a      	ldr	r2, [r7, #16]
 8004954:	4313      	orrs	r3, r2
 8004956:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	693a      	ldr	r2, [r7, #16]
 800495c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800495e:	683b      	ldr	r3, [r7, #0]
 8004960:	685b      	ldr	r3, [r3, #4]
 8004962:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004966:	2b00      	cmp	r3, #0
 8004968:	f000 80a6 	beq.w	8004ab8 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800496c:	4b5b      	ldr	r3, [pc, #364]	@ (8004adc <HAL_GPIO_Init+0x2e4>)
 800496e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004970:	4a5a      	ldr	r2, [pc, #360]	@ (8004adc <HAL_GPIO_Init+0x2e4>)
 8004972:	f043 0301 	orr.w	r3, r3, #1
 8004976:	6613      	str	r3, [r2, #96]	@ 0x60
 8004978:	4b58      	ldr	r3, [pc, #352]	@ (8004adc <HAL_GPIO_Init+0x2e4>)
 800497a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800497c:	f003 0301 	and.w	r3, r3, #1
 8004980:	60bb      	str	r3, [r7, #8]
 8004982:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004984:	4a56      	ldr	r2, [pc, #344]	@ (8004ae0 <HAL_GPIO_Init+0x2e8>)
 8004986:	697b      	ldr	r3, [r7, #20]
 8004988:	089b      	lsrs	r3, r3, #2
 800498a:	3302      	adds	r3, #2
 800498c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004990:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004992:	697b      	ldr	r3, [r7, #20]
 8004994:	f003 0303 	and.w	r3, r3, #3
 8004998:	009b      	lsls	r3, r3, #2
 800499a:	220f      	movs	r2, #15
 800499c:	fa02 f303 	lsl.w	r3, r2, r3
 80049a0:	43db      	mvns	r3, r3
 80049a2:	693a      	ldr	r2, [r7, #16]
 80049a4:	4013      	ands	r3, r2
 80049a6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80049ae:	d01f      	beq.n	80049f0 <HAL_GPIO_Init+0x1f8>
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	4a4c      	ldr	r2, [pc, #304]	@ (8004ae4 <HAL_GPIO_Init+0x2ec>)
 80049b4:	4293      	cmp	r3, r2
 80049b6:	d019      	beq.n	80049ec <HAL_GPIO_Init+0x1f4>
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	4a4b      	ldr	r2, [pc, #300]	@ (8004ae8 <HAL_GPIO_Init+0x2f0>)
 80049bc:	4293      	cmp	r3, r2
 80049be:	d013      	beq.n	80049e8 <HAL_GPIO_Init+0x1f0>
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	4a4a      	ldr	r2, [pc, #296]	@ (8004aec <HAL_GPIO_Init+0x2f4>)
 80049c4:	4293      	cmp	r3, r2
 80049c6:	d00d      	beq.n	80049e4 <HAL_GPIO_Init+0x1ec>
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	4a49      	ldr	r2, [pc, #292]	@ (8004af0 <HAL_GPIO_Init+0x2f8>)
 80049cc:	4293      	cmp	r3, r2
 80049ce:	d007      	beq.n	80049e0 <HAL_GPIO_Init+0x1e8>
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	4a48      	ldr	r2, [pc, #288]	@ (8004af4 <HAL_GPIO_Init+0x2fc>)
 80049d4:	4293      	cmp	r3, r2
 80049d6:	d101      	bne.n	80049dc <HAL_GPIO_Init+0x1e4>
 80049d8:	2305      	movs	r3, #5
 80049da:	e00a      	b.n	80049f2 <HAL_GPIO_Init+0x1fa>
 80049dc:	2306      	movs	r3, #6
 80049de:	e008      	b.n	80049f2 <HAL_GPIO_Init+0x1fa>
 80049e0:	2304      	movs	r3, #4
 80049e2:	e006      	b.n	80049f2 <HAL_GPIO_Init+0x1fa>
 80049e4:	2303      	movs	r3, #3
 80049e6:	e004      	b.n	80049f2 <HAL_GPIO_Init+0x1fa>
 80049e8:	2302      	movs	r3, #2
 80049ea:	e002      	b.n	80049f2 <HAL_GPIO_Init+0x1fa>
 80049ec:	2301      	movs	r3, #1
 80049ee:	e000      	b.n	80049f2 <HAL_GPIO_Init+0x1fa>
 80049f0:	2300      	movs	r3, #0
 80049f2:	697a      	ldr	r2, [r7, #20]
 80049f4:	f002 0203 	and.w	r2, r2, #3
 80049f8:	0092      	lsls	r2, r2, #2
 80049fa:	4093      	lsls	r3, r2
 80049fc:	693a      	ldr	r2, [r7, #16]
 80049fe:	4313      	orrs	r3, r2
 8004a00:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004a02:	4937      	ldr	r1, [pc, #220]	@ (8004ae0 <HAL_GPIO_Init+0x2e8>)
 8004a04:	697b      	ldr	r3, [r7, #20]
 8004a06:	089b      	lsrs	r3, r3, #2
 8004a08:	3302      	adds	r3, #2
 8004a0a:	693a      	ldr	r2, [r7, #16]
 8004a0c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004a10:	4b39      	ldr	r3, [pc, #228]	@ (8004af8 <HAL_GPIO_Init+0x300>)
 8004a12:	689b      	ldr	r3, [r3, #8]
 8004a14:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	43db      	mvns	r3, r3
 8004a1a:	693a      	ldr	r2, [r7, #16]
 8004a1c:	4013      	ands	r3, r2
 8004a1e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004a20:	683b      	ldr	r3, [r7, #0]
 8004a22:	685b      	ldr	r3, [r3, #4]
 8004a24:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d003      	beq.n	8004a34 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8004a2c:	693a      	ldr	r2, [r7, #16]
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	4313      	orrs	r3, r2
 8004a32:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004a34:	4a30      	ldr	r2, [pc, #192]	@ (8004af8 <HAL_GPIO_Init+0x300>)
 8004a36:	693b      	ldr	r3, [r7, #16]
 8004a38:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004a3a:	4b2f      	ldr	r3, [pc, #188]	@ (8004af8 <HAL_GPIO_Init+0x300>)
 8004a3c:	68db      	ldr	r3, [r3, #12]
 8004a3e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	43db      	mvns	r3, r3
 8004a44:	693a      	ldr	r2, [r7, #16]
 8004a46:	4013      	ands	r3, r2
 8004a48:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004a4a:	683b      	ldr	r3, [r7, #0]
 8004a4c:	685b      	ldr	r3, [r3, #4]
 8004a4e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d003      	beq.n	8004a5e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8004a56:	693a      	ldr	r2, [r7, #16]
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	4313      	orrs	r3, r2
 8004a5c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004a5e:	4a26      	ldr	r2, [pc, #152]	@ (8004af8 <HAL_GPIO_Init+0x300>)
 8004a60:	693b      	ldr	r3, [r7, #16]
 8004a62:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8004a64:	4b24      	ldr	r3, [pc, #144]	@ (8004af8 <HAL_GPIO_Init+0x300>)
 8004a66:	685b      	ldr	r3, [r3, #4]
 8004a68:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	43db      	mvns	r3, r3
 8004a6e:	693a      	ldr	r2, [r7, #16]
 8004a70:	4013      	ands	r3, r2
 8004a72:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004a74:	683b      	ldr	r3, [r7, #0]
 8004a76:	685b      	ldr	r3, [r3, #4]
 8004a78:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d003      	beq.n	8004a88 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8004a80:	693a      	ldr	r2, [r7, #16]
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	4313      	orrs	r3, r2
 8004a86:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004a88:	4a1b      	ldr	r2, [pc, #108]	@ (8004af8 <HAL_GPIO_Init+0x300>)
 8004a8a:	693b      	ldr	r3, [r7, #16]
 8004a8c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8004a8e:	4b1a      	ldr	r3, [pc, #104]	@ (8004af8 <HAL_GPIO_Init+0x300>)
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	43db      	mvns	r3, r3
 8004a98:	693a      	ldr	r2, [r7, #16]
 8004a9a:	4013      	ands	r3, r2
 8004a9c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004a9e:	683b      	ldr	r3, [r7, #0]
 8004aa0:	685b      	ldr	r3, [r3, #4]
 8004aa2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d003      	beq.n	8004ab2 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8004aaa:	693a      	ldr	r2, [r7, #16]
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	4313      	orrs	r3, r2
 8004ab0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004ab2:	4a11      	ldr	r2, [pc, #68]	@ (8004af8 <HAL_GPIO_Init+0x300>)
 8004ab4:	693b      	ldr	r3, [r7, #16]
 8004ab6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004ab8:	697b      	ldr	r3, [r7, #20]
 8004aba:	3301      	adds	r3, #1
 8004abc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004abe:	683b      	ldr	r3, [r7, #0]
 8004ac0:	681a      	ldr	r2, [r3, #0]
 8004ac2:	697b      	ldr	r3, [r7, #20]
 8004ac4:	fa22 f303 	lsr.w	r3, r2, r3
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	f47f ae9d 	bne.w	8004808 <HAL_GPIO_Init+0x10>
  }
}
 8004ace:	bf00      	nop
 8004ad0:	bf00      	nop
 8004ad2:	371c      	adds	r7, #28
 8004ad4:	46bd      	mov	sp, r7
 8004ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ada:	4770      	bx	lr
 8004adc:	40021000 	.word	0x40021000
 8004ae0:	40010000 	.word	0x40010000
 8004ae4:	48000400 	.word	0x48000400
 8004ae8:	48000800 	.word	0x48000800
 8004aec:	48000c00 	.word	0x48000c00
 8004af0:	48001000 	.word	0x48001000
 8004af4:	48001400 	.word	0x48001400
 8004af8:	40010400 	.word	0x40010400

08004afc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004afc:	b480      	push	{r7}
 8004afe:	b083      	sub	sp, #12
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	6078      	str	r0, [r7, #4]
 8004b04:	460b      	mov	r3, r1
 8004b06:	807b      	strh	r3, [r7, #2]
 8004b08:	4613      	mov	r3, r2
 8004b0a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004b0c:	787b      	ldrb	r3, [r7, #1]
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d003      	beq.n	8004b1a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004b12:	887a      	ldrh	r2, [r7, #2]
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004b18:	e002      	b.n	8004b20 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004b1a:	887a      	ldrh	r2, [r7, #2]
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004b20:	bf00      	nop
 8004b22:	370c      	adds	r7, #12
 8004b24:	46bd      	mov	sp, r7
 8004b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b2a:	4770      	bx	lr

08004b2c <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004b2c:	b480      	push	{r7}
 8004b2e:	b085      	sub	sp, #20
 8004b30:	af00      	add	r7, sp, #0
 8004b32:	6078      	str	r0, [r7, #4]
 8004b34:	460b      	mov	r3, r1
 8004b36:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	695b      	ldr	r3, [r3, #20]
 8004b3c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004b3e:	887a      	ldrh	r2, [r7, #2]
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	4013      	ands	r3, r2
 8004b44:	041a      	lsls	r2, r3, #16
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	43d9      	mvns	r1, r3
 8004b4a:	887b      	ldrh	r3, [r7, #2]
 8004b4c:	400b      	ands	r3, r1
 8004b4e:	431a      	orrs	r2, r3
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	619a      	str	r2, [r3, #24]
}
 8004b54:	bf00      	nop
 8004b56:	3714      	adds	r7, #20
 8004b58:	46bd      	mov	sp, r7
 8004b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b5e:	4770      	bx	lr

08004b60 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004b60:	b580      	push	{r7, lr}
 8004b62:	b082      	sub	sp, #8
 8004b64:	af00      	add	r7, sp, #0
 8004b66:	4603      	mov	r3, r0
 8004b68:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004b6a:	4b08      	ldr	r3, [pc, #32]	@ (8004b8c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004b6c:	695a      	ldr	r2, [r3, #20]
 8004b6e:	88fb      	ldrh	r3, [r7, #6]
 8004b70:	4013      	ands	r3, r2
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d006      	beq.n	8004b84 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004b76:	4a05      	ldr	r2, [pc, #20]	@ (8004b8c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004b78:	88fb      	ldrh	r3, [r7, #6]
 8004b7a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004b7c:	88fb      	ldrh	r3, [r7, #6]
 8004b7e:	4618      	mov	r0, r3
 8004b80:	f7fd fa72 	bl	8002068 <HAL_GPIO_EXTI_Callback>
  }
}
 8004b84:	bf00      	nop
 8004b86:	3708      	adds	r7, #8
 8004b88:	46bd      	mov	sp, r7
 8004b8a:	bd80      	pop	{r7, pc}
 8004b8c:	40010400 	.word	0x40010400

08004b90 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004b90:	b480      	push	{r7}
 8004b92:	b085      	sub	sp, #20
 8004b94:	af00      	add	r7, sp, #0
 8004b96:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d141      	bne.n	8004c22 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004b9e:	4b4b      	ldr	r3, [pc, #300]	@ (8004ccc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004ba6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004baa:	d131      	bne.n	8004c10 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004bac:	4b47      	ldr	r3, [pc, #284]	@ (8004ccc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004bae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004bb2:	4a46      	ldr	r2, [pc, #280]	@ (8004ccc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004bb4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004bb8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004bbc:	4b43      	ldr	r3, [pc, #268]	@ (8004ccc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004bc4:	4a41      	ldr	r2, [pc, #260]	@ (8004ccc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004bc6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004bca:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004bcc:	4b40      	ldr	r3, [pc, #256]	@ (8004cd0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	2232      	movs	r2, #50	@ 0x32
 8004bd2:	fb02 f303 	mul.w	r3, r2, r3
 8004bd6:	4a3f      	ldr	r2, [pc, #252]	@ (8004cd4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004bd8:	fba2 2303 	umull	r2, r3, r2, r3
 8004bdc:	0c9b      	lsrs	r3, r3, #18
 8004bde:	3301      	adds	r3, #1
 8004be0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004be2:	e002      	b.n	8004bea <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	3b01      	subs	r3, #1
 8004be8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004bea:	4b38      	ldr	r3, [pc, #224]	@ (8004ccc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004bec:	695b      	ldr	r3, [r3, #20]
 8004bee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004bf2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004bf6:	d102      	bne.n	8004bfe <HAL_PWREx_ControlVoltageScaling+0x6e>
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d1f2      	bne.n	8004be4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004bfe:	4b33      	ldr	r3, [pc, #204]	@ (8004ccc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c00:	695b      	ldr	r3, [r3, #20]
 8004c02:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c06:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c0a:	d158      	bne.n	8004cbe <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004c0c:	2303      	movs	r3, #3
 8004c0e:	e057      	b.n	8004cc0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004c10:	4b2e      	ldr	r3, [pc, #184]	@ (8004ccc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c12:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004c16:	4a2d      	ldr	r2, [pc, #180]	@ (8004ccc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c18:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004c1c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004c20:	e04d      	b.n	8004cbe <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004c28:	d141      	bne.n	8004cae <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004c2a:	4b28      	ldr	r3, [pc, #160]	@ (8004ccc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004c32:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c36:	d131      	bne.n	8004c9c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004c38:	4b24      	ldr	r3, [pc, #144]	@ (8004ccc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c3a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004c3e:	4a23      	ldr	r2, [pc, #140]	@ (8004ccc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c40:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004c44:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004c48:	4b20      	ldr	r3, [pc, #128]	@ (8004ccc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004c50:	4a1e      	ldr	r2, [pc, #120]	@ (8004ccc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c52:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004c56:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004c58:	4b1d      	ldr	r3, [pc, #116]	@ (8004cd0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	2232      	movs	r2, #50	@ 0x32
 8004c5e:	fb02 f303 	mul.w	r3, r2, r3
 8004c62:	4a1c      	ldr	r2, [pc, #112]	@ (8004cd4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004c64:	fba2 2303 	umull	r2, r3, r2, r3
 8004c68:	0c9b      	lsrs	r3, r3, #18
 8004c6a:	3301      	adds	r3, #1
 8004c6c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004c6e:	e002      	b.n	8004c76 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	3b01      	subs	r3, #1
 8004c74:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004c76:	4b15      	ldr	r3, [pc, #84]	@ (8004ccc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c78:	695b      	ldr	r3, [r3, #20]
 8004c7a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c7e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c82:	d102      	bne.n	8004c8a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d1f2      	bne.n	8004c70 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004c8a:	4b10      	ldr	r3, [pc, #64]	@ (8004ccc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c8c:	695b      	ldr	r3, [r3, #20]
 8004c8e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c92:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c96:	d112      	bne.n	8004cbe <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004c98:	2303      	movs	r3, #3
 8004c9a:	e011      	b.n	8004cc0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004c9c:	4b0b      	ldr	r3, [pc, #44]	@ (8004ccc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004ca2:	4a0a      	ldr	r2, [pc, #40]	@ (8004ccc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ca4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004ca8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004cac:	e007      	b.n	8004cbe <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004cae:	4b07      	ldr	r3, [pc, #28]	@ (8004ccc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004cb6:	4a05      	ldr	r2, [pc, #20]	@ (8004ccc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004cb8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004cbc:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8004cbe:	2300      	movs	r3, #0
}
 8004cc0:	4618      	mov	r0, r3
 8004cc2:	3714      	adds	r7, #20
 8004cc4:	46bd      	mov	sp, r7
 8004cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cca:	4770      	bx	lr
 8004ccc:	40007000 	.word	0x40007000
 8004cd0:	2000000c 	.word	0x2000000c
 8004cd4:	431bde83 	.word	0x431bde83

08004cd8 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8004cd8:	b480      	push	{r7}
 8004cda:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8004cdc:	4b05      	ldr	r3, [pc, #20]	@ (8004cf4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004cde:	689b      	ldr	r3, [r3, #8]
 8004ce0:	4a04      	ldr	r2, [pc, #16]	@ (8004cf4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004ce2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004ce6:	6093      	str	r3, [r2, #8]
}
 8004ce8:	bf00      	nop
 8004cea:	46bd      	mov	sp, r7
 8004cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf0:	4770      	bx	lr
 8004cf2:	bf00      	nop
 8004cf4:	40007000 	.word	0x40007000

08004cf8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004cf8:	b580      	push	{r7, lr}
 8004cfa:	b088      	sub	sp, #32
 8004cfc:	af00      	add	r7, sp, #0
 8004cfe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d101      	bne.n	8004d0a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004d06:	2301      	movs	r3, #1
 8004d08:	e2fe      	b.n	8005308 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	f003 0301 	and.w	r3, r3, #1
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d075      	beq.n	8004e02 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004d16:	4b97      	ldr	r3, [pc, #604]	@ (8004f74 <HAL_RCC_OscConfig+0x27c>)
 8004d18:	689b      	ldr	r3, [r3, #8]
 8004d1a:	f003 030c 	and.w	r3, r3, #12
 8004d1e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004d20:	4b94      	ldr	r3, [pc, #592]	@ (8004f74 <HAL_RCC_OscConfig+0x27c>)
 8004d22:	68db      	ldr	r3, [r3, #12]
 8004d24:	f003 0303 	and.w	r3, r3, #3
 8004d28:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8004d2a:	69bb      	ldr	r3, [r7, #24]
 8004d2c:	2b0c      	cmp	r3, #12
 8004d2e:	d102      	bne.n	8004d36 <HAL_RCC_OscConfig+0x3e>
 8004d30:	697b      	ldr	r3, [r7, #20]
 8004d32:	2b03      	cmp	r3, #3
 8004d34:	d002      	beq.n	8004d3c <HAL_RCC_OscConfig+0x44>
 8004d36:	69bb      	ldr	r3, [r7, #24]
 8004d38:	2b08      	cmp	r3, #8
 8004d3a:	d10b      	bne.n	8004d54 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d3c:	4b8d      	ldr	r3, [pc, #564]	@ (8004f74 <HAL_RCC_OscConfig+0x27c>)
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d05b      	beq.n	8004e00 <HAL_RCC_OscConfig+0x108>
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	685b      	ldr	r3, [r3, #4]
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d157      	bne.n	8004e00 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004d50:	2301      	movs	r3, #1
 8004d52:	e2d9      	b.n	8005308 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	685b      	ldr	r3, [r3, #4]
 8004d58:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d5c:	d106      	bne.n	8004d6c <HAL_RCC_OscConfig+0x74>
 8004d5e:	4b85      	ldr	r3, [pc, #532]	@ (8004f74 <HAL_RCC_OscConfig+0x27c>)
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	4a84      	ldr	r2, [pc, #528]	@ (8004f74 <HAL_RCC_OscConfig+0x27c>)
 8004d64:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d68:	6013      	str	r3, [r2, #0]
 8004d6a:	e01d      	b.n	8004da8 <HAL_RCC_OscConfig+0xb0>
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	685b      	ldr	r3, [r3, #4]
 8004d70:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004d74:	d10c      	bne.n	8004d90 <HAL_RCC_OscConfig+0x98>
 8004d76:	4b7f      	ldr	r3, [pc, #508]	@ (8004f74 <HAL_RCC_OscConfig+0x27c>)
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	4a7e      	ldr	r2, [pc, #504]	@ (8004f74 <HAL_RCC_OscConfig+0x27c>)
 8004d7c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004d80:	6013      	str	r3, [r2, #0]
 8004d82:	4b7c      	ldr	r3, [pc, #496]	@ (8004f74 <HAL_RCC_OscConfig+0x27c>)
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	4a7b      	ldr	r2, [pc, #492]	@ (8004f74 <HAL_RCC_OscConfig+0x27c>)
 8004d88:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d8c:	6013      	str	r3, [r2, #0]
 8004d8e:	e00b      	b.n	8004da8 <HAL_RCC_OscConfig+0xb0>
 8004d90:	4b78      	ldr	r3, [pc, #480]	@ (8004f74 <HAL_RCC_OscConfig+0x27c>)
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	4a77      	ldr	r2, [pc, #476]	@ (8004f74 <HAL_RCC_OscConfig+0x27c>)
 8004d96:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004d9a:	6013      	str	r3, [r2, #0]
 8004d9c:	4b75      	ldr	r3, [pc, #468]	@ (8004f74 <HAL_RCC_OscConfig+0x27c>)
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	4a74      	ldr	r2, [pc, #464]	@ (8004f74 <HAL_RCC_OscConfig+0x27c>)
 8004da2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004da6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	685b      	ldr	r3, [r3, #4]
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d013      	beq.n	8004dd8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004db0:	f7fd fc5c 	bl	800266c <HAL_GetTick>
 8004db4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004db6:	e008      	b.n	8004dca <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004db8:	f7fd fc58 	bl	800266c <HAL_GetTick>
 8004dbc:	4602      	mov	r2, r0
 8004dbe:	693b      	ldr	r3, [r7, #16]
 8004dc0:	1ad3      	subs	r3, r2, r3
 8004dc2:	2b64      	cmp	r3, #100	@ 0x64
 8004dc4:	d901      	bls.n	8004dca <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004dc6:	2303      	movs	r3, #3
 8004dc8:	e29e      	b.n	8005308 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004dca:	4b6a      	ldr	r3, [pc, #424]	@ (8004f74 <HAL_RCC_OscConfig+0x27c>)
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d0f0      	beq.n	8004db8 <HAL_RCC_OscConfig+0xc0>
 8004dd6:	e014      	b.n	8004e02 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004dd8:	f7fd fc48 	bl	800266c <HAL_GetTick>
 8004ddc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004dde:	e008      	b.n	8004df2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004de0:	f7fd fc44 	bl	800266c <HAL_GetTick>
 8004de4:	4602      	mov	r2, r0
 8004de6:	693b      	ldr	r3, [r7, #16]
 8004de8:	1ad3      	subs	r3, r2, r3
 8004dea:	2b64      	cmp	r3, #100	@ 0x64
 8004dec:	d901      	bls.n	8004df2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004dee:	2303      	movs	r3, #3
 8004df0:	e28a      	b.n	8005308 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004df2:	4b60      	ldr	r3, [pc, #384]	@ (8004f74 <HAL_RCC_OscConfig+0x27c>)
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d1f0      	bne.n	8004de0 <HAL_RCC_OscConfig+0xe8>
 8004dfe:	e000      	b.n	8004e02 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e00:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	f003 0302 	and.w	r3, r3, #2
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d075      	beq.n	8004efa <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004e0e:	4b59      	ldr	r3, [pc, #356]	@ (8004f74 <HAL_RCC_OscConfig+0x27c>)
 8004e10:	689b      	ldr	r3, [r3, #8]
 8004e12:	f003 030c 	and.w	r3, r3, #12
 8004e16:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004e18:	4b56      	ldr	r3, [pc, #344]	@ (8004f74 <HAL_RCC_OscConfig+0x27c>)
 8004e1a:	68db      	ldr	r3, [r3, #12]
 8004e1c:	f003 0303 	and.w	r3, r3, #3
 8004e20:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8004e22:	69bb      	ldr	r3, [r7, #24]
 8004e24:	2b0c      	cmp	r3, #12
 8004e26:	d102      	bne.n	8004e2e <HAL_RCC_OscConfig+0x136>
 8004e28:	697b      	ldr	r3, [r7, #20]
 8004e2a:	2b02      	cmp	r3, #2
 8004e2c:	d002      	beq.n	8004e34 <HAL_RCC_OscConfig+0x13c>
 8004e2e:	69bb      	ldr	r3, [r7, #24]
 8004e30:	2b04      	cmp	r3, #4
 8004e32:	d11f      	bne.n	8004e74 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004e34:	4b4f      	ldr	r3, [pc, #316]	@ (8004f74 <HAL_RCC_OscConfig+0x27c>)
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d005      	beq.n	8004e4c <HAL_RCC_OscConfig+0x154>
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	68db      	ldr	r3, [r3, #12]
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d101      	bne.n	8004e4c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8004e48:	2301      	movs	r3, #1
 8004e4a:	e25d      	b.n	8005308 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e4c:	4b49      	ldr	r3, [pc, #292]	@ (8004f74 <HAL_RCC_OscConfig+0x27c>)
 8004e4e:	685b      	ldr	r3, [r3, #4]
 8004e50:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	691b      	ldr	r3, [r3, #16]
 8004e58:	061b      	lsls	r3, r3, #24
 8004e5a:	4946      	ldr	r1, [pc, #280]	@ (8004f74 <HAL_RCC_OscConfig+0x27c>)
 8004e5c:	4313      	orrs	r3, r2
 8004e5e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004e60:	4b45      	ldr	r3, [pc, #276]	@ (8004f78 <HAL_RCC_OscConfig+0x280>)
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	4618      	mov	r0, r3
 8004e66:	f7fd fbb5 	bl	80025d4 <HAL_InitTick>
 8004e6a:	4603      	mov	r3, r0
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d043      	beq.n	8004ef8 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8004e70:	2301      	movs	r3, #1
 8004e72:	e249      	b.n	8005308 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	68db      	ldr	r3, [r3, #12]
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d023      	beq.n	8004ec4 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004e7c:	4b3d      	ldr	r3, [pc, #244]	@ (8004f74 <HAL_RCC_OscConfig+0x27c>)
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	4a3c      	ldr	r2, [pc, #240]	@ (8004f74 <HAL_RCC_OscConfig+0x27c>)
 8004e82:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004e86:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e88:	f7fd fbf0 	bl	800266c <HAL_GetTick>
 8004e8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004e8e:	e008      	b.n	8004ea2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004e90:	f7fd fbec 	bl	800266c <HAL_GetTick>
 8004e94:	4602      	mov	r2, r0
 8004e96:	693b      	ldr	r3, [r7, #16]
 8004e98:	1ad3      	subs	r3, r2, r3
 8004e9a:	2b02      	cmp	r3, #2
 8004e9c:	d901      	bls.n	8004ea2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8004e9e:	2303      	movs	r3, #3
 8004ea0:	e232      	b.n	8005308 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004ea2:	4b34      	ldr	r3, [pc, #208]	@ (8004f74 <HAL_RCC_OscConfig+0x27c>)
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d0f0      	beq.n	8004e90 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004eae:	4b31      	ldr	r3, [pc, #196]	@ (8004f74 <HAL_RCC_OscConfig+0x27c>)
 8004eb0:	685b      	ldr	r3, [r3, #4]
 8004eb2:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	691b      	ldr	r3, [r3, #16]
 8004eba:	061b      	lsls	r3, r3, #24
 8004ebc:	492d      	ldr	r1, [pc, #180]	@ (8004f74 <HAL_RCC_OscConfig+0x27c>)
 8004ebe:	4313      	orrs	r3, r2
 8004ec0:	604b      	str	r3, [r1, #4]
 8004ec2:	e01a      	b.n	8004efa <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004ec4:	4b2b      	ldr	r3, [pc, #172]	@ (8004f74 <HAL_RCC_OscConfig+0x27c>)
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	4a2a      	ldr	r2, [pc, #168]	@ (8004f74 <HAL_RCC_OscConfig+0x27c>)
 8004eca:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004ece:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ed0:	f7fd fbcc 	bl	800266c <HAL_GetTick>
 8004ed4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004ed6:	e008      	b.n	8004eea <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004ed8:	f7fd fbc8 	bl	800266c <HAL_GetTick>
 8004edc:	4602      	mov	r2, r0
 8004ede:	693b      	ldr	r3, [r7, #16]
 8004ee0:	1ad3      	subs	r3, r2, r3
 8004ee2:	2b02      	cmp	r3, #2
 8004ee4:	d901      	bls.n	8004eea <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8004ee6:	2303      	movs	r3, #3
 8004ee8:	e20e      	b.n	8005308 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004eea:	4b22      	ldr	r3, [pc, #136]	@ (8004f74 <HAL_RCC_OscConfig+0x27c>)
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d1f0      	bne.n	8004ed8 <HAL_RCC_OscConfig+0x1e0>
 8004ef6:	e000      	b.n	8004efa <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004ef8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	f003 0308 	and.w	r3, r3, #8
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d041      	beq.n	8004f8a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	695b      	ldr	r3, [r3, #20]
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d01c      	beq.n	8004f48 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004f0e:	4b19      	ldr	r3, [pc, #100]	@ (8004f74 <HAL_RCC_OscConfig+0x27c>)
 8004f10:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004f14:	4a17      	ldr	r2, [pc, #92]	@ (8004f74 <HAL_RCC_OscConfig+0x27c>)
 8004f16:	f043 0301 	orr.w	r3, r3, #1
 8004f1a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f1e:	f7fd fba5 	bl	800266c <HAL_GetTick>
 8004f22:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004f24:	e008      	b.n	8004f38 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004f26:	f7fd fba1 	bl	800266c <HAL_GetTick>
 8004f2a:	4602      	mov	r2, r0
 8004f2c:	693b      	ldr	r3, [r7, #16]
 8004f2e:	1ad3      	subs	r3, r2, r3
 8004f30:	2b02      	cmp	r3, #2
 8004f32:	d901      	bls.n	8004f38 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004f34:	2303      	movs	r3, #3
 8004f36:	e1e7      	b.n	8005308 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004f38:	4b0e      	ldr	r3, [pc, #56]	@ (8004f74 <HAL_RCC_OscConfig+0x27c>)
 8004f3a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004f3e:	f003 0302 	and.w	r3, r3, #2
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d0ef      	beq.n	8004f26 <HAL_RCC_OscConfig+0x22e>
 8004f46:	e020      	b.n	8004f8a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004f48:	4b0a      	ldr	r3, [pc, #40]	@ (8004f74 <HAL_RCC_OscConfig+0x27c>)
 8004f4a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004f4e:	4a09      	ldr	r2, [pc, #36]	@ (8004f74 <HAL_RCC_OscConfig+0x27c>)
 8004f50:	f023 0301 	bic.w	r3, r3, #1
 8004f54:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f58:	f7fd fb88 	bl	800266c <HAL_GetTick>
 8004f5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004f5e:	e00d      	b.n	8004f7c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004f60:	f7fd fb84 	bl	800266c <HAL_GetTick>
 8004f64:	4602      	mov	r2, r0
 8004f66:	693b      	ldr	r3, [r7, #16]
 8004f68:	1ad3      	subs	r3, r2, r3
 8004f6a:	2b02      	cmp	r3, #2
 8004f6c:	d906      	bls.n	8004f7c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004f6e:	2303      	movs	r3, #3
 8004f70:	e1ca      	b.n	8005308 <HAL_RCC_OscConfig+0x610>
 8004f72:	bf00      	nop
 8004f74:	40021000 	.word	0x40021000
 8004f78:	20000010 	.word	0x20000010
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004f7c:	4b8c      	ldr	r3, [pc, #560]	@ (80051b0 <HAL_RCC_OscConfig+0x4b8>)
 8004f7e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004f82:	f003 0302 	and.w	r3, r3, #2
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d1ea      	bne.n	8004f60 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f003 0304 	and.w	r3, r3, #4
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	f000 80a6 	beq.w	80050e4 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004f98:	2300      	movs	r3, #0
 8004f9a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004f9c:	4b84      	ldr	r3, [pc, #528]	@ (80051b0 <HAL_RCC_OscConfig+0x4b8>)
 8004f9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004fa0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d101      	bne.n	8004fac <HAL_RCC_OscConfig+0x2b4>
 8004fa8:	2301      	movs	r3, #1
 8004faa:	e000      	b.n	8004fae <HAL_RCC_OscConfig+0x2b6>
 8004fac:	2300      	movs	r3, #0
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d00d      	beq.n	8004fce <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004fb2:	4b7f      	ldr	r3, [pc, #508]	@ (80051b0 <HAL_RCC_OscConfig+0x4b8>)
 8004fb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004fb6:	4a7e      	ldr	r2, [pc, #504]	@ (80051b0 <HAL_RCC_OscConfig+0x4b8>)
 8004fb8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004fbc:	6593      	str	r3, [r2, #88]	@ 0x58
 8004fbe:	4b7c      	ldr	r3, [pc, #496]	@ (80051b0 <HAL_RCC_OscConfig+0x4b8>)
 8004fc0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004fc2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004fc6:	60fb      	str	r3, [r7, #12]
 8004fc8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004fca:	2301      	movs	r3, #1
 8004fcc:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004fce:	4b79      	ldr	r3, [pc, #484]	@ (80051b4 <HAL_RCC_OscConfig+0x4bc>)
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d118      	bne.n	800500c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004fda:	4b76      	ldr	r3, [pc, #472]	@ (80051b4 <HAL_RCC_OscConfig+0x4bc>)
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	4a75      	ldr	r2, [pc, #468]	@ (80051b4 <HAL_RCC_OscConfig+0x4bc>)
 8004fe0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004fe4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004fe6:	f7fd fb41 	bl	800266c <HAL_GetTick>
 8004fea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004fec:	e008      	b.n	8005000 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004fee:	f7fd fb3d 	bl	800266c <HAL_GetTick>
 8004ff2:	4602      	mov	r2, r0
 8004ff4:	693b      	ldr	r3, [r7, #16]
 8004ff6:	1ad3      	subs	r3, r2, r3
 8004ff8:	2b02      	cmp	r3, #2
 8004ffa:	d901      	bls.n	8005000 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8004ffc:	2303      	movs	r3, #3
 8004ffe:	e183      	b.n	8005308 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005000:	4b6c      	ldr	r3, [pc, #432]	@ (80051b4 <HAL_RCC_OscConfig+0x4bc>)
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005008:	2b00      	cmp	r3, #0
 800500a:	d0f0      	beq.n	8004fee <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	689b      	ldr	r3, [r3, #8]
 8005010:	2b01      	cmp	r3, #1
 8005012:	d108      	bne.n	8005026 <HAL_RCC_OscConfig+0x32e>
 8005014:	4b66      	ldr	r3, [pc, #408]	@ (80051b0 <HAL_RCC_OscConfig+0x4b8>)
 8005016:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800501a:	4a65      	ldr	r2, [pc, #404]	@ (80051b0 <HAL_RCC_OscConfig+0x4b8>)
 800501c:	f043 0301 	orr.w	r3, r3, #1
 8005020:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005024:	e024      	b.n	8005070 <HAL_RCC_OscConfig+0x378>
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	689b      	ldr	r3, [r3, #8]
 800502a:	2b05      	cmp	r3, #5
 800502c:	d110      	bne.n	8005050 <HAL_RCC_OscConfig+0x358>
 800502e:	4b60      	ldr	r3, [pc, #384]	@ (80051b0 <HAL_RCC_OscConfig+0x4b8>)
 8005030:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005034:	4a5e      	ldr	r2, [pc, #376]	@ (80051b0 <HAL_RCC_OscConfig+0x4b8>)
 8005036:	f043 0304 	orr.w	r3, r3, #4
 800503a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800503e:	4b5c      	ldr	r3, [pc, #368]	@ (80051b0 <HAL_RCC_OscConfig+0x4b8>)
 8005040:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005044:	4a5a      	ldr	r2, [pc, #360]	@ (80051b0 <HAL_RCC_OscConfig+0x4b8>)
 8005046:	f043 0301 	orr.w	r3, r3, #1
 800504a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800504e:	e00f      	b.n	8005070 <HAL_RCC_OscConfig+0x378>
 8005050:	4b57      	ldr	r3, [pc, #348]	@ (80051b0 <HAL_RCC_OscConfig+0x4b8>)
 8005052:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005056:	4a56      	ldr	r2, [pc, #344]	@ (80051b0 <HAL_RCC_OscConfig+0x4b8>)
 8005058:	f023 0301 	bic.w	r3, r3, #1
 800505c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005060:	4b53      	ldr	r3, [pc, #332]	@ (80051b0 <HAL_RCC_OscConfig+0x4b8>)
 8005062:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005066:	4a52      	ldr	r2, [pc, #328]	@ (80051b0 <HAL_RCC_OscConfig+0x4b8>)
 8005068:	f023 0304 	bic.w	r3, r3, #4
 800506c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	689b      	ldr	r3, [r3, #8]
 8005074:	2b00      	cmp	r3, #0
 8005076:	d016      	beq.n	80050a6 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005078:	f7fd faf8 	bl	800266c <HAL_GetTick>
 800507c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800507e:	e00a      	b.n	8005096 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005080:	f7fd faf4 	bl	800266c <HAL_GetTick>
 8005084:	4602      	mov	r2, r0
 8005086:	693b      	ldr	r3, [r7, #16]
 8005088:	1ad3      	subs	r3, r2, r3
 800508a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800508e:	4293      	cmp	r3, r2
 8005090:	d901      	bls.n	8005096 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8005092:	2303      	movs	r3, #3
 8005094:	e138      	b.n	8005308 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005096:	4b46      	ldr	r3, [pc, #280]	@ (80051b0 <HAL_RCC_OscConfig+0x4b8>)
 8005098:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800509c:	f003 0302 	and.w	r3, r3, #2
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d0ed      	beq.n	8005080 <HAL_RCC_OscConfig+0x388>
 80050a4:	e015      	b.n	80050d2 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80050a6:	f7fd fae1 	bl	800266c <HAL_GetTick>
 80050aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80050ac:	e00a      	b.n	80050c4 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80050ae:	f7fd fadd 	bl	800266c <HAL_GetTick>
 80050b2:	4602      	mov	r2, r0
 80050b4:	693b      	ldr	r3, [r7, #16]
 80050b6:	1ad3      	subs	r3, r2, r3
 80050b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80050bc:	4293      	cmp	r3, r2
 80050be:	d901      	bls.n	80050c4 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80050c0:	2303      	movs	r3, #3
 80050c2:	e121      	b.n	8005308 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80050c4:	4b3a      	ldr	r3, [pc, #232]	@ (80051b0 <HAL_RCC_OscConfig+0x4b8>)
 80050c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050ca:	f003 0302 	and.w	r3, r3, #2
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d1ed      	bne.n	80050ae <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80050d2:	7ffb      	ldrb	r3, [r7, #31]
 80050d4:	2b01      	cmp	r3, #1
 80050d6:	d105      	bne.n	80050e4 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80050d8:	4b35      	ldr	r3, [pc, #212]	@ (80051b0 <HAL_RCC_OscConfig+0x4b8>)
 80050da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80050dc:	4a34      	ldr	r2, [pc, #208]	@ (80051b0 <HAL_RCC_OscConfig+0x4b8>)
 80050de:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80050e2:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	f003 0320 	and.w	r3, r3, #32
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d03c      	beq.n	800516a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	699b      	ldr	r3, [r3, #24]
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d01c      	beq.n	8005132 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80050f8:	4b2d      	ldr	r3, [pc, #180]	@ (80051b0 <HAL_RCC_OscConfig+0x4b8>)
 80050fa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80050fe:	4a2c      	ldr	r2, [pc, #176]	@ (80051b0 <HAL_RCC_OscConfig+0x4b8>)
 8005100:	f043 0301 	orr.w	r3, r3, #1
 8005104:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005108:	f7fd fab0 	bl	800266c <HAL_GetTick>
 800510c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800510e:	e008      	b.n	8005122 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005110:	f7fd faac 	bl	800266c <HAL_GetTick>
 8005114:	4602      	mov	r2, r0
 8005116:	693b      	ldr	r3, [r7, #16]
 8005118:	1ad3      	subs	r3, r2, r3
 800511a:	2b02      	cmp	r3, #2
 800511c:	d901      	bls.n	8005122 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800511e:	2303      	movs	r3, #3
 8005120:	e0f2      	b.n	8005308 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005122:	4b23      	ldr	r3, [pc, #140]	@ (80051b0 <HAL_RCC_OscConfig+0x4b8>)
 8005124:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005128:	f003 0302 	and.w	r3, r3, #2
 800512c:	2b00      	cmp	r3, #0
 800512e:	d0ef      	beq.n	8005110 <HAL_RCC_OscConfig+0x418>
 8005130:	e01b      	b.n	800516a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005132:	4b1f      	ldr	r3, [pc, #124]	@ (80051b0 <HAL_RCC_OscConfig+0x4b8>)
 8005134:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005138:	4a1d      	ldr	r2, [pc, #116]	@ (80051b0 <HAL_RCC_OscConfig+0x4b8>)
 800513a:	f023 0301 	bic.w	r3, r3, #1
 800513e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005142:	f7fd fa93 	bl	800266c <HAL_GetTick>
 8005146:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005148:	e008      	b.n	800515c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800514a:	f7fd fa8f 	bl	800266c <HAL_GetTick>
 800514e:	4602      	mov	r2, r0
 8005150:	693b      	ldr	r3, [r7, #16]
 8005152:	1ad3      	subs	r3, r2, r3
 8005154:	2b02      	cmp	r3, #2
 8005156:	d901      	bls.n	800515c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8005158:	2303      	movs	r3, #3
 800515a:	e0d5      	b.n	8005308 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800515c:	4b14      	ldr	r3, [pc, #80]	@ (80051b0 <HAL_RCC_OscConfig+0x4b8>)
 800515e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005162:	f003 0302 	and.w	r3, r3, #2
 8005166:	2b00      	cmp	r3, #0
 8005168:	d1ef      	bne.n	800514a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	69db      	ldr	r3, [r3, #28]
 800516e:	2b00      	cmp	r3, #0
 8005170:	f000 80c9 	beq.w	8005306 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005174:	4b0e      	ldr	r3, [pc, #56]	@ (80051b0 <HAL_RCC_OscConfig+0x4b8>)
 8005176:	689b      	ldr	r3, [r3, #8]
 8005178:	f003 030c 	and.w	r3, r3, #12
 800517c:	2b0c      	cmp	r3, #12
 800517e:	f000 8083 	beq.w	8005288 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	69db      	ldr	r3, [r3, #28]
 8005186:	2b02      	cmp	r3, #2
 8005188:	d15e      	bne.n	8005248 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800518a:	4b09      	ldr	r3, [pc, #36]	@ (80051b0 <HAL_RCC_OscConfig+0x4b8>)
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	4a08      	ldr	r2, [pc, #32]	@ (80051b0 <HAL_RCC_OscConfig+0x4b8>)
 8005190:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005194:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005196:	f7fd fa69 	bl	800266c <HAL_GetTick>
 800519a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800519c:	e00c      	b.n	80051b8 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800519e:	f7fd fa65 	bl	800266c <HAL_GetTick>
 80051a2:	4602      	mov	r2, r0
 80051a4:	693b      	ldr	r3, [r7, #16]
 80051a6:	1ad3      	subs	r3, r2, r3
 80051a8:	2b02      	cmp	r3, #2
 80051aa:	d905      	bls.n	80051b8 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80051ac:	2303      	movs	r3, #3
 80051ae:	e0ab      	b.n	8005308 <HAL_RCC_OscConfig+0x610>
 80051b0:	40021000 	.word	0x40021000
 80051b4:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80051b8:	4b55      	ldr	r3, [pc, #340]	@ (8005310 <HAL_RCC_OscConfig+0x618>)
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d1ec      	bne.n	800519e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80051c4:	4b52      	ldr	r3, [pc, #328]	@ (8005310 <HAL_RCC_OscConfig+0x618>)
 80051c6:	68da      	ldr	r2, [r3, #12]
 80051c8:	4b52      	ldr	r3, [pc, #328]	@ (8005314 <HAL_RCC_OscConfig+0x61c>)
 80051ca:	4013      	ands	r3, r2
 80051cc:	687a      	ldr	r2, [r7, #4]
 80051ce:	6a11      	ldr	r1, [r2, #32]
 80051d0:	687a      	ldr	r2, [r7, #4]
 80051d2:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80051d4:	3a01      	subs	r2, #1
 80051d6:	0112      	lsls	r2, r2, #4
 80051d8:	4311      	orrs	r1, r2
 80051da:	687a      	ldr	r2, [r7, #4]
 80051dc:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80051de:	0212      	lsls	r2, r2, #8
 80051e0:	4311      	orrs	r1, r2
 80051e2:	687a      	ldr	r2, [r7, #4]
 80051e4:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80051e6:	0852      	lsrs	r2, r2, #1
 80051e8:	3a01      	subs	r2, #1
 80051ea:	0552      	lsls	r2, r2, #21
 80051ec:	4311      	orrs	r1, r2
 80051ee:	687a      	ldr	r2, [r7, #4]
 80051f0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80051f2:	0852      	lsrs	r2, r2, #1
 80051f4:	3a01      	subs	r2, #1
 80051f6:	0652      	lsls	r2, r2, #25
 80051f8:	4311      	orrs	r1, r2
 80051fa:	687a      	ldr	r2, [r7, #4]
 80051fc:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80051fe:	06d2      	lsls	r2, r2, #27
 8005200:	430a      	orrs	r2, r1
 8005202:	4943      	ldr	r1, [pc, #268]	@ (8005310 <HAL_RCC_OscConfig+0x618>)
 8005204:	4313      	orrs	r3, r2
 8005206:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005208:	4b41      	ldr	r3, [pc, #260]	@ (8005310 <HAL_RCC_OscConfig+0x618>)
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	4a40      	ldr	r2, [pc, #256]	@ (8005310 <HAL_RCC_OscConfig+0x618>)
 800520e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005212:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005214:	4b3e      	ldr	r3, [pc, #248]	@ (8005310 <HAL_RCC_OscConfig+0x618>)
 8005216:	68db      	ldr	r3, [r3, #12]
 8005218:	4a3d      	ldr	r2, [pc, #244]	@ (8005310 <HAL_RCC_OscConfig+0x618>)
 800521a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800521e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005220:	f7fd fa24 	bl	800266c <HAL_GetTick>
 8005224:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005226:	e008      	b.n	800523a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005228:	f7fd fa20 	bl	800266c <HAL_GetTick>
 800522c:	4602      	mov	r2, r0
 800522e:	693b      	ldr	r3, [r7, #16]
 8005230:	1ad3      	subs	r3, r2, r3
 8005232:	2b02      	cmp	r3, #2
 8005234:	d901      	bls.n	800523a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8005236:	2303      	movs	r3, #3
 8005238:	e066      	b.n	8005308 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800523a:	4b35      	ldr	r3, [pc, #212]	@ (8005310 <HAL_RCC_OscConfig+0x618>)
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005242:	2b00      	cmp	r3, #0
 8005244:	d0f0      	beq.n	8005228 <HAL_RCC_OscConfig+0x530>
 8005246:	e05e      	b.n	8005306 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005248:	4b31      	ldr	r3, [pc, #196]	@ (8005310 <HAL_RCC_OscConfig+0x618>)
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	4a30      	ldr	r2, [pc, #192]	@ (8005310 <HAL_RCC_OscConfig+0x618>)
 800524e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005252:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005254:	f7fd fa0a 	bl	800266c <HAL_GetTick>
 8005258:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800525a:	e008      	b.n	800526e <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800525c:	f7fd fa06 	bl	800266c <HAL_GetTick>
 8005260:	4602      	mov	r2, r0
 8005262:	693b      	ldr	r3, [r7, #16]
 8005264:	1ad3      	subs	r3, r2, r3
 8005266:	2b02      	cmp	r3, #2
 8005268:	d901      	bls.n	800526e <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800526a:	2303      	movs	r3, #3
 800526c:	e04c      	b.n	8005308 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800526e:	4b28      	ldr	r3, [pc, #160]	@ (8005310 <HAL_RCC_OscConfig+0x618>)
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005276:	2b00      	cmp	r3, #0
 8005278:	d1f0      	bne.n	800525c <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800527a:	4b25      	ldr	r3, [pc, #148]	@ (8005310 <HAL_RCC_OscConfig+0x618>)
 800527c:	68da      	ldr	r2, [r3, #12]
 800527e:	4924      	ldr	r1, [pc, #144]	@ (8005310 <HAL_RCC_OscConfig+0x618>)
 8005280:	4b25      	ldr	r3, [pc, #148]	@ (8005318 <HAL_RCC_OscConfig+0x620>)
 8005282:	4013      	ands	r3, r2
 8005284:	60cb      	str	r3, [r1, #12]
 8005286:	e03e      	b.n	8005306 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	69db      	ldr	r3, [r3, #28]
 800528c:	2b01      	cmp	r3, #1
 800528e:	d101      	bne.n	8005294 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8005290:	2301      	movs	r3, #1
 8005292:	e039      	b.n	8005308 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8005294:	4b1e      	ldr	r3, [pc, #120]	@ (8005310 <HAL_RCC_OscConfig+0x618>)
 8005296:	68db      	ldr	r3, [r3, #12]
 8005298:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800529a:	697b      	ldr	r3, [r7, #20]
 800529c:	f003 0203 	and.w	r2, r3, #3
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	6a1b      	ldr	r3, [r3, #32]
 80052a4:	429a      	cmp	r2, r3
 80052a6:	d12c      	bne.n	8005302 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80052a8:	697b      	ldr	r3, [r7, #20]
 80052aa:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052b2:	3b01      	subs	r3, #1
 80052b4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80052b6:	429a      	cmp	r2, r3
 80052b8:	d123      	bne.n	8005302 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80052ba:	697b      	ldr	r3, [r7, #20]
 80052bc:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052c4:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80052c6:	429a      	cmp	r2, r3
 80052c8:	d11b      	bne.n	8005302 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80052ca:	697b      	ldr	r3, [r7, #20]
 80052cc:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052d4:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80052d6:	429a      	cmp	r2, r3
 80052d8:	d113      	bne.n	8005302 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80052da:	697b      	ldr	r3, [r7, #20]
 80052dc:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052e4:	085b      	lsrs	r3, r3, #1
 80052e6:	3b01      	subs	r3, #1
 80052e8:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80052ea:	429a      	cmp	r2, r3
 80052ec:	d109      	bne.n	8005302 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80052ee:	697b      	ldr	r3, [r7, #20]
 80052f0:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80052f8:	085b      	lsrs	r3, r3, #1
 80052fa:	3b01      	subs	r3, #1
 80052fc:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80052fe:	429a      	cmp	r2, r3
 8005300:	d001      	beq.n	8005306 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8005302:	2301      	movs	r3, #1
 8005304:	e000      	b.n	8005308 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8005306:	2300      	movs	r3, #0
}
 8005308:	4618      	mov	r0, r3
 800530a:	3720      	adds	r7, #32
 800530c:	46bd      	mov	sp, r7
 800530e:	bd80      	pop	{r7, pc}
 8005310:	40021000 	.word	0x40021000
 8005314:	019f800c 	.word	0x019f800c
 8005318:	feeefffc 	.word	0xfeeefffc

0800531c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800531c:	b580      	push	{r7, lr}
 800531e:	b086      	sub	sp, #24
 8005320:	af00      	add	r7, sp, #0
 8005322:	6078      	str	r0, [r7, #4]
 8005324:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8005326:	2300      	movs	r3, #0
 8005328:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	2b00      	cmp	r3, #0
 800532e:	d101      	bne.n	8005334 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005330:	2301      	movs	r3, #1
 8005332:	e11e      	b.n	8005572 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005334:	4b91      	ldr	r3, [pc, #580]	@ (800557c <HAL_RCC_ClockConfig+0x260>)
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	f003 030f 	and.w	r3, r3, #15
 800533c:	683a      	ldr	r2, [r7, #0]
 800533e:	429a      	cmp	r2, r3
 8005340:	d910      	bls.n	8005364 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005342:	4b8e      	ldr	r3, [pc, #568]	@ (800557c <HAL_RCC_ClockConfig+0x260>)
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	f023 020f 	bic.w	r2, r3, #15
 800534a:	498c      	ldr	r1, [pc, #560]	@ (800557c <HAL_RCC_ClockConfig+0x260>)
 800534c:	683b      	ldr	r3, [r7, #0]
 800534e:	4313      	orrs	r3, r2
 8005350:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005352:	4b8a      	ldr	r3, [pc, #552]	@ (800557c <HAL_RCC_ClockConfig+0x260>)
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	f003 030f 	and.w	r3, r3, #15
 800535a:	683a      	ldr	r2, [r7, #0]
 800535c:	429a      	cmp	r2, r3
 800535e:	d001      	beq.n	8005364 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005360:	2301      	movs	r3, #1
 8005362:	e106      	b.n	8005572 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	f003 0301 	and.w	r3, r3, #1
 800536c:	2b00      	cmp	r3, #0
 800536e:	d073      	beq.n	8005458 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	685b      	ldr	r3, [r3, #4]
 8005374:	2b03      	cmp	r3, #3
 8005376:	d129      	bne.n	80053cc <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005378:	4b81      	ldr	r3, [pc, #516]	@ (8005580 <HAL_RCC_ClockConfig+0x264>)
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005380:	2b00      	cmp	r3, #0
 8005382:	d101      	bne.n	8005388 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8005384:	2301      	movs	r3, #1
 8005386:	e0f4      	b.n	8005572 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8005388:	f000 f99e 	bl	80056c8 <RCC_GetSysClockFreqFromPLLSource>
 800538c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800538e:	693b      	ldr	r3, [r7, #16]
 8005390:	4a7c      	ldr	r2, [pc, #496]	@ (8005584 <HAL_RCC_ClockConfig+0x268>)
 8005392:	4293      	cmp	r3, r2
 8005394:	d93f      	bls.n	8005416 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8005396:	4b7a      	ldr	r3, [pc, #488]	@ (8005580 <HAL_RCC_ClockConfig+0x264>)
 8005398:	689b      	ldr	r3, [r3, #8]
 800539a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d009      	beq.n	80053b6 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d033      	beq.n	8005416 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d12f      	bne.n	8005416 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80053b6:	4b72      	ldr	r3, [pc, #456]	@ (8005580 <HAL_RCC_ClockConfig+0x264>)
 80053b8:	689b      	ldr	r3, [r3, #8]
 80053ba:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80053be:	4a70      	ldr	r2, [pc, #448]	@ (8005580 <HAL_RCC_ClockConfig+0x264>)
 80053c0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80053c4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80053c6:	2380      	movs	r3, #128	@ 0x80
 80053c8:	617b      	str	r3, [r7, #20]
 80053ca:	e024      	b.n	8005416 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	685b      	ldr	r3, [r3, #4]
 80053d0:	2b02      	cmp	r3, #2
 80053d2:	d107      	bne.n	80053e4 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80053d4:	4b6a      	ldr	r3, [pc, #424]	@ (8005580 <HAL_RCC_ClockConfig+0x264>)
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d109      	bne.n	80053f4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80053e0:	2301      	movs	r3, #1
 80053e2:	e0c6      	b.n	8005572 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80053e4:	4b66      	ldr	r3, [pc, #408]	@ (8005580 <HAL_RCC_ClockConfig+0x264>)
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d101      	bne.n	80053f4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80053f0:	2301      	movs	r3, #1
 80053f2:	e0be      	b.n	8005572 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80053f4:	f000 f8ce 	bl	8005594 <HAL_RCC_GetSysClockFreq>
 80053f8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80053fa:	693b      	ldr	r3, [r7, #16]
 80053fc:	4a61      	ldr	r2, [pc, #388]	@ (8005584 <HAL_RCC_ClockConfig+0x268>)
 80053fe:	4293      	cmp	r3, r2
 8005400:	d909      	bls.n	8005416 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005402:	4b5f      	ldr	r3, [pc, #380]	@ (8005580 <HAL_RCC_ClockConfig+0x264>)
 8005404:	689b      	ldr	r3, [r3, #8]
 8005406:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800540a:	4a5d      	ldr	r2, [pc, #372]	@ (8005580 <HAL_RCC_ClockConfig+0x264>)
 800540c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005410:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8005412:	2380      	movs	r3, #128	@ 0x80
 8005414:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005416:	4b5a      	ldr	r3, [pc, #360]	@ (8005580 <HAL_RCC_ClockConfig+0x264>)
 8005418:	689b      	ldr	r3, [r3, #8]
 800541a:	f023 0203 	bic.w	r2, r3, #3
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	685b      	ldr	r3, [r3, #4]
 8005422:	4957      	ldr	r1, [pc, #348]	@ (8005580 <HAL_RCC_ClockConfig+0x264>)
 8005424:	4313      	orrs	r3, r2
 8005426:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005428:	f7fd f920 	bl	800266c <HAL_GetTick>
 800542c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800542e:	e00a      	b.n	8005446 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005430:	f7fd f91c 	bl	800266c <HAL_GetTick>
 8005434:	4602      	mov	r2, r0
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	1ad3      	subs	r3, r2, r3
 800543a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800543e:	4293      	cmp	r3, r2
 8005440:	d901      	bls.n	8005446 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8005442:	2303      	movs	r3, #3
 8005444:	e095      	b.n	8005572 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005446:	4b4e      	ldr	r3, [pc, #312]	@ (8005580 <HAL_RCC_ClockConfig+0x264>)
 8005448:	689b      	ldr	r3, [r3, #8]
 800544a:	f003 020c 	and.w	r2, r3, #12
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	685b      	ldr	r3, [r3, #4]
 8005452:	009b      	lsls	r3, r3, #2
 8005454:	429a      	cmp	r2, r3
 8005456:	d1eb      	bne.n	8005430 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	f003 0302 	and.w	r3, r3, #2
 8005460:	2b00      	cmp	r3, #0
 8005462:	d023      	beq.n	80054ac <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	f003 0304 	and.w	r3, r3, #4
 800546c:	2b00      	cmp	r3, #0
 800546e:	d005      	beq.n	800547c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005470:	4b43      	ldr	r3, [pc, #268]	@ (8005580 <HAL_RCC_ClockConfig+0x264>)
 8005472:	689b      	ldr	r3, [r3, #8]
 8005474:	4a42      	ldr	r2, [pc, #264]	@ (8005580 <HAL_RCC_ClockConfig+0x264>)
 8005476:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800547a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	f003 0308 	and.w	r3, r3, #8
 8005484:	2b00      	cmp	r3, #0
 8005486:	d007      	beq.n	8005498 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8005488:	4b3d      	ldr	r3, [pc, #244]	@ (8005580 <HAL_RCC_ClockConfig+0x264>)
 800548a:	689b      	ldr	r3, [r3, #8]
 800548c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005490:	4a3b      	ldr	r2, [pc, #236]	@ (8005580 <HAL_RCC_ClockConfig+0x264>)
 8005492:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8005496:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005498:	4b39      	ldr	r3, [pc, #228]	@ (8005580 <HAL_RCC_ClockConfig+0x264>)
 800549a:	689b      	ldr	r3, [r3, #8]
 800549c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	689b      	ldr	r3, [r3, #8]
 80054a4:	4936      	ldr	r1, [pc, #216]	@ (8005580 <HAL_RCC_ClockConfig+0x264>)
 80054a6:	4313      	orrs	r3, r2
 80054a8:	608b      	str	r3, [r1, #8]
 80054aa:	e008      	b.n	80054be <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80054ac:	697b      	ldr	r3, [r7, #20]
 80054ae:	2b80      	cmp	r3, #128	@ 0x80
 80054b0:	d105      	bne.n	80054be <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80054b2:	4b33      	ldr	r3, [pc, #204]	@ (8005580 <HAL_RCC_ClockConfig+0x264>)
 80054b4:	689b      	ldr	r3, [r3, #8]
 80054b6:	4a32      	ldr	r2, [pc, #200]	@ (8005580 <HAL_RCC_ClockConfig+0x264>)
 80054b8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80054bc:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80054be:	4b2f      	ldr	r3, [pc, #188]	@ (800557c <HAL_RCC_ClockConfig+0x260>)
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	f003 030f 	and.w	r3, r3, #15
 80054c6:	683a      	ldr	r2, [r7, #0]
 80054c8:	429a      	cmp	r2, r3
 80054ca:	d21d      	bcs.n	8005508 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80054cc:	4b2b      	ldr	r3, [pc, #172]	@ (800557c <HAL_RCC_ClockConfig+0x260>)
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	f023 020f 	bic.w	r2, r3, #15
 80054d4:	4929      	ldr	r1, [pc, #164]	@ (800557c <HAL_RCC_ClockConfig+0x260>)
 80054d6:	683b      	ldr	r3, [r7, #0]
 80054d8:	4313      	orrs	r3, r2
 80054da:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80054dc:	f7fd f8c6 	bl	800266c <HAL_GetTick>
 80054e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80054e2:	e00a      	b.n	80054fa <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80054e4:	f7fd f8c2 	bl	800266c <HAL_GetTick>
 80054e8:	4602      	mov	r2, r0
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	1ad3      	subs	r3, r2, r3
 80054ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80054f2:	4293      	cmp	r3, r2
 80054f4:	d901      	bls.n	80054fa <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80054f6:	2303      	movs	r3, #3
 80054f8:	e03b      	b.n	8005572 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80054fa:	4b20      	ldr	r3, [pc, #128]	@ (800557c <HAL_RCC_ClockConfig+0x260>)
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	f003 030f 	and.w	r3, r3, #15
 8005502:	683a      	ldr	r2, [r7, #0]
 8005504:	429a      	cmp	r2, r3
 8005506:	d1ed      	bne.n	80054e4 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	f003 0304 	and.w	r3, r3, #4
 8005510:	2b00      	cmp	r3, #0
 8005512:	d008      	beq.n	8005526 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005514:	4b1a      	ldr	r3, [pc, #104]	@ (8005580 <HAL_RCC_ClockConfig+0x264>)
 8005516:	689b      	ldr	r3, [r3, #8]
 8005518:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	68db      	ldr	r3, [r3, #12]
 8005520:	4917      	ldr	r1, [pc, #92]	@ (8005580 <HAL_RCC_ClockConfig+0x264>)
 8005522:	4313      	orrs	r3, r2
 8005524:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	f003 0308 	and.w	r3, r3, #8
 800552e:	2b00      	cmp	r3, #0
 8005530:	d009      	beq.n	8005546 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005532:	4b13      	ldr	r3, [pc, #76]	@ (8005580 <HAL_RCC_ClockConfig+0x264>)
 8005534:	689b      	ldr	r3, [r3, #8]
 8005536:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	691b      	ldr	r3, [r3, #16]
 800553e:	00db      	lsls	r3, r3, #3
 8005540:	490f      	ldr	r1, [pc, #60]	@ (8005580 <HAL_RCC_ClockConfig+0x264>)
 8005542:	4313      	orrs	r3, r2
 8005544:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005546:	f000 f825 	bl	8005594 <HAL_RCC_GetSysClockFreq>
 800554a:	4602      	mov	r2, r0
 800554c:	4b0c      	ldr	r3, [pc, #48]	@ (8005580 <HAL_RCC_ClockConfig+0x264>)
 800554e:	689b      	ldr	r3, [r3, #8]
 8005550:	091b      	lsrs	r3, r3, #4
 8005552:	f003 030f 	and.w	r3, r3, #15
 8005556:	490c      	ldr	r1, [pc, #48]	@ (8005588 <HAL_RCC_ClockConfig+0x26c>)
 8005558:	5ccb      	ldrb	r3, [r1, r3]
 800555a:	f003 031f 	and.w	r3, r3, #31
 800555e:	fa22 f303 	lsr.w	r3, r2, r3
 8005562:	4a0a      	ldr	r2, [pc, #40]	@ (800558c <HAL_RCC_ClockConfig+0x270>)
 8005564:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8005566:	4b0a      	ldr	r3, [pc, #40]	@ (8005590 <HAL_RCC_ClockConfig+0x274>)
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	4618      	mov	r0, r3
 800556c:	f7fd f832 	bl	80025d4 <HAL_InitTick>
 8005570:	4603      	mov	r3, r0
}
 8005572:	4618      	mov	r0, r3
 8005574:	3718      	adds	r7, #24
 8005576:	46bd      	mov	sp, r7
 8005578:	bd80      	pop	{r7, pc}
 800557a:	bf00      	nop
 800557c:	40022000 	.word	0x40022000
 8005580:	40021000 	.word	0x40021000
 8005584:	04c4b400 	.word	0x04c4b400
 8005588:	080095ec 	.word	0x080095ec
 800558c:	2000000c 	.word	0x2000000c
 8005590:	20000010 	.word	0x20000010

08005594 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005594:	b480      	push	{r7}
 8005596:	b087      	sub	sp, #28
 8005598:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800559a:	4b2c      	ldr	r3, [pc, #176]	@ (800564c <HAL_RCC_GetSysClockFreq+0xb8>)
 800559c:	689b      	ldr	r3, [r3, #8]
 800559e:	f003 030c 	and.w	r3, r3, #12
 80055a2:	2b04      	cmp	r3, #4
 80055a4:	d102      	bne.n	80055ac <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80055a6:	4b2a      	ldr	r3, [pc, #168]	@ (8005650 <HAL_RCC_GetSysClockFreq+0xbc>)
 80055a8:	613b      	str	r3, [r7, #16]
 80055aa:	e047      	b.n	800563c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80055ac:	4b27      	ldr	r3, [pc, #156]	@ (800564c <HAL_RCC_GetSysClockFreq+0xb8>)
 80055ae:	689b      	ldr	r3, [r3, #8]
 80055b0:	f003 030c 	and.w	r3, r3, #12
 80055b4:	2b08      	cmp	r3, #8
 80055b6:	d102      	bne.n	80055be <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80055b8:	4b26      	ldr	r3, [pc, #152]	@ (8005654 <HAL_RCC_GetSysClockFreq+0xc0>)
 80055ba:	613b      	str	r3, [r7, #16]
 80055bc:	e03e      	b.n	800563c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80055be:	4b23      	ldr	r3, [pc, #140]	@ (800564c <HAL_RCC_GetSysClockFreq+0xb8>)
 80055c0:	689b      	ldr	r3, [r3, #8]
 80055c2:	f003 030c 	and.w	r3, r3, #12
 80055c6:	2b0c      	cmp	r3, #12
 80055c8:	d136      	bne.n	8005638 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80055ca:	4b20      	ldr	r3, [pc, #128]	@ (800564c <HAL_RCC_GetSysClockFreq+0xb8>)
 80055cc:	68db      	ldr	r3, [r3, #12]
 80055ce:	f003 0303 	and.w	r3, r3, #3
 80055d2:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80055d4:	4b1d      	ldr	r3, [pc, #116]	@ (800564c <HAL_RCC_GetSysClockFreq+0xb8>)
 80055d6:	68db      	ldr	r3, [r3, #12]
 80055d8:	091b      	lsrs	r3, r3, #4
 80055da:	f003 030f 	and.w	r3, r3, #15
 80055de:	3301      	adds	r3, #1
 80055e0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	2b03      	cmp	r3, #3
 80055e6:	d10c      	bne.n	8005602 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80055e8:	4a1a      	ldr	r2, [pc, #104]	@ (8005654 <HAL_RCC_GetSysClockFreq+0xc0>)
 80055ea:	68bb      	ldr	r3, [r7, #8]
 80055ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80055f0:	4a16      	ldr	r2, [pc, #88]	@ (800564c <HAL_RCC_GetSysClockFreq+0xb8>)
 80055f2:	68d2      	ldr	r2, [r2, #12]
 80055f4:	0a12      	lsrs	r2, r2, #8
 80055f6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80055fa:	fb02 f303 	mul.w	r3, r2, r3
 80055fe:	617b      	str	r3, [r7, #20]
      break;
 8005600:	e00c      	b.n	800561c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005602:	4a13      	ldr	r2, [pc, #76]	@ (8005650 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005604:	68bb      	ldr	r3, [r7, #8]
 8005606:	fbb2 f3f3 	udiv	r3, r2, r3
 800560a:	4a10      	ldr	r2, [pc, #64]	@ (800564c <HAL_RCC_GetSysClockFreq+0xb8>)
 800560c:	68d2      	ldr	r2, [r2, #12]
 800560e:	0a12      	lsrs	r2, r2, #8
 8005610:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005614:	fb02 f303 	mul.w	r3, r2, r3
 8005618:	617b      	str	r3, [r7, #20]
      break;
 800561a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800561c:	4b0b      	ldr	r3, [pc, #44]	@ (800564c <HAL_RCC_GetSysClockFreq+0xb8>)
 800561e:	68db      	ldr	r3, [r3, #12]
 8005620:	0e5b      	lsrs	r3, r3, #25
 8005622:	f003 0303 	and.w	r3, r3, #3
 8005626:	3301      	adds	r3, #1
 8005628:	005b      	lsls	r3, r3, #1
 800562a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800562c:	697a      	ldr	r2, [r7, #20]
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	fbb2 f3f3 	udiv	r3, r2, r3
 8005634:	613b      	str	r3, [r7, #16]
 8005636:	e001      	b.n	800563c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8005638:	2300      	movs	r3, #0
 800563a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800563c:	693b      	ldr	r3, [r7, #16]
}
 800563e:	4618      	mov	r0, r3
 8005640:	371c      	adds	r7, #28
 8005642:	46bd      	mov	sp, r7
 8005644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005648:	4770      	bx	lr
 800564a:	bf00      	nop
 800564c:	40021000 	.word	0x40021000
 8005650:	00f42400 	.word	0x00f42400
 8005654:	016e3600 	.word	0x016e3600

08005658 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005658:	b480      	push	{r7}
 800565a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800565c:	4b03      	ldr	r3, [pc, #12]	@ (800566c <HAL_RCC_GetHCLKFreq+0x14>)
 800565e:	681b      	ldr	r3, [r3, #0]
}
 8005660:	4618      	mov	r0, r3
 8005662:	46bd      	mov	sp, r7
 8005664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005668:	4770      	bx	lr
 800566a:	bf00      	nop
 800566c:	2000000c 	.word	0x2000000c

08005670 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005670:	b580      	push	{r7, lr}
 8005672:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005674:	f7ff fff0 	bl	8005658 <HAL_RCC_GetHCLKFreq>
 8005678:	4602      	mov	r2, r0
 800567a:	4b06      	ldr	r3, [pc, #24]	@ (8005694 <HAL_RCC_GetPCLK1Freq+0x24>)
 800567c:	689b      	ldr	r3, [r3, #8]
 800567e:	0a1b      	lsrs	r3, r3, #8
 8005680:	f003 0307 	and.w	r3, r3, #7
 8005684:	4904      	ldr	r1, [pc, #16]	@ (8005698 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005686:	5ccb      	ldrb	r3, [r1, r3]
 8005688:	f003 031f 	and.w	r3, r3, #31
 800568c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005690:	4618      	mov	r0, r3
 8005692:	bd80      	pop	{r7, pc}
 8005694:	40021000 	.word	0x40021000
 8005698:	080095fc 	.word	0x080095fc

0800569c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800569c:	b580      	push	{r7, lr}
 800569e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80056a0:	f7ff ffda 	bl	8005658 <HAL_RCC_GetHCLKFreq>
 80056a4:	4602      	mov	r2, r0
 80056a6:	4b06      	ldr	r3, [pc, #24]	@ (80056c0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80056a8:	689b      	ldr	r3, [r3, #8]
 80056aa:	0adb      	lsrs	r3, r3, #11
 80056ac:	f003 0307 	and.w	r3, r3, #7
 80056b0:	4904      	ldr	r1, [pc, #16]	@ (80056c4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80056b2:	5ccb      	ldrb	r3, [r1, r3]
 80056b4:	f003 031f 	and.w	r3, r3, #31
 80056b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80056bc:	4618      	mov	r0, r3
 80056be:	bd80      	pop	{r7, pc}
 80056c0:	40021000 	.word	0x40021000
 80056c4:	080095fc 	.word	0x080095fc

080056c8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80056c8:	b480      	push	{r7}
 80056ca:	b087      	sub	sp, #28
 80056cc:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80056ce:	4b1e      	ldr	r3, [pc, #120]	@ (8005748 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80056d0:	68db      	ldr	r3, [r3, #12]
 80056d2:	f003 0303 	and.w	r3, r3, #3
 80056d6:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80056d8:	4b1b      	ldr	r3, [pc, #108]	@ (8005748 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80056da:	68db      	ldr	r3, [r3, #12]
 80056dc:	091b      	lsrs	r3, r3, #4
 80056de:	f003 030f 	and.w	r3, r3, #15
 80056e2:	3301      	adds	r3, #1
 80056e4:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80056e6:	693b      	ldr	r3, [r7, #16]
 80056e8:	2b03      	cmp	r3, #3
 80056ea:	d10c      	bne.n	8005706 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80056ec:	4a17      	ldr	r2, [pc, #92]	@ (800574c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80056f4:	4a14      	ldr	r2, [pc, #80]	@ (8005748 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80056f6:	68d2      	ldr	r2, [r2, #12]
 80056f8:	0a12      	lsrs	r2, r2, #8
 80056fa:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80056fe:	fb02 f303 	mul.w	r3, r2, r3
 8005702:	617b      	str	r3, [r7, #20]
    break;
 8005704:	e00c      	b.n	8005720 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005706:	4a12      	ldr	r2, [pc, #72]	@ (8005750 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	fbb2 f3f3 	udiv	r3, r2, r3
 800570e:	4a0e      	ldr	r2, [pc, #56]	@ (8005748 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005710:	68d2      	ldr	r2, [r2, #12]
 8005712:	0a12      	lsrs	r2, r2, #8
 8005714:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005718:	fb02 f303 	mul.w	r3, r2, r3
 800571c:	617b      	str	r3, [r7, #20]
    break;
 800571e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005720:	4b09      	ldr	r3, [pc, #36]	@ (8005748 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005722:	68db      	ldr	r3, [r3, #12]
 8005724:	0e5b      	lsrs	r3, r3, #25
 8005726:	f003 0303 	and.w	r3, r3, #3
 800572a:	3301      	adds	r3, #1
 800572c:	005b      	lsls	r3, r3, #1
 800572e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8005730:	697a      	ldr	r2, [r7, #20]
 8005732:	68bb      	ldr	r3, [r7, #8]
 8005734:	fbb2 f3f3 	udiv	r3, r2, r3
 8005738:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800573a:	687b      	ldr	r3, [r7, #4]
}
 800573c:	4618      	mov	r0, r3
 800573e:	371c      	adds	r7, #28
 8005740:	46bd      	mov	sp, r7
 8005742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005746:	4770      	bx	lr
 8005748:	40021000 	.word	0x40021000
 800574c:	016e3600 	.word	0x016e3600
 8005750:	00f42400 	.word	0x00f42400

08005754 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005754:	b580      	push	{r7, lr}
 8005756:	b086      	sub	sp, #24
 8005758:	af00      	add	r7, sp, #0
 800575a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800575c:	2300      	movs	r3, #0
 800575e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005760:	2300      	movs	r3, #0
 8005762:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800576c:	2b00      	cmp	r3, #0
 800576e:	f000 8098 	beq.w	80058a2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005772:	2300      	movs	r3, #0
 8005774:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005776:	4b43      	ldr	r3, [pc, #268]	@ (8005884 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005778:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800577a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800577e:	2b00      	cmp	r3, #0
 8005780:	d10d      	bne.n	800579e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005782:	4b40      	ldr	r3, [pc, #256]	@ (8005884 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005784:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005786:	4a3f      	ldr	r2, [pc, #252]	@ (8005884 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005788:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800578c:	6593      	str	r3, [r2, #88]	@ 0x58
 800578e:	4b3d      	ldr	r3, [pc, #244]	@ (8005884 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005790:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005792:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005796:	60bb      	str	r3, [r7, #8]
 8005798:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800579a:	2301      	movs	r3, #1
 800579c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800579e:	4b3a      	ldr	r3, [pc, #232]	@ (8005888 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	4a39      	ldr	r2, [pc, #228]	@ (8005888 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80057a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80057a8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80057aa:	f7fc ff5f 	bl	800266c <HAL_GetTick>
 80057ae:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80057b0:	e009      	b.n	80057c6 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80057b2:	f7fc ff5b 	bl	800266c <HAL_GetTick>
 80057b6:	4602      	mov	r2, r0
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	1ad3      	subs	r3, r2, r3
 80057bc:	2b02      	cmp	r3, #2
 80057be:	d902      	bls.n	80057c6 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80057c0:	2303      	movs	r3, #3
 80057c2:	74fb      	strb	r3, [r7, #19]
        break;
 80057c4:	e005      	b.n	80057d2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80057c6:	4b30      	ldr	r3, [pc, #192]	@ (8005888 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d0ef      	beq.n	80057b2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80057d2:	7cfb      	ldrb	r3, [r7, #19]
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d159      	bne.n	800588c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80057d8:	4b2a      	ldr	r3, [pc, #168]	@ (8005884 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80057da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80057de:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80057e2:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80057e4:	697b      	ldr	r3, [r7, #20]
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d01e      	beq.n	8005828 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80057ee:	697a      	ldr	r2, [r7, #20]
 80057f0:	429a      	cmp	r2, r3
 80057f2:	d019      	beq.n	8005828 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80057f4:	4b23      	ldr	r3, [pc, #140]	@ (8005884 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80057f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80057fa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80057fe:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005800:	4b20      	ldr	r3, [pc, #128]	@ (8005884 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005802:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005806:	4a1f      	ldr	r2, [pc, #124]	@ (8005884 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005808:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800580c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005810:	4b1c      	ldr	r3, [pc, #112]	@ (8005884 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005812:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005816:	4a1b      	ldr	r2, [pc, #108]	@ (8005884 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005818:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800581c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005820:	4a18      	ldr	r2, [pc, #96]	@ (8005884 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005822:	697b      	ldr	r3, [r7, #20]
 8005824:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005828:	697b      	ldr	r3, [r7, #20]
 800582a:	f003 0301 	and.w	r3, r3, #1
 800582e:	2b00      	cmp	r3, #0
 8005830:	d016      	beq.n	8005860 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005832:	f7fc ff1b 	bl	800266c <HAL_GetTick>
 8005836:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005838:	e00b      	b.n	8005852 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800583a:	f7fc ff17 	bl	800266c <HAL_GetTick>
 800583e:	4602      	mov	r2, r0
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	1ad3      	subs	r3, r2, r3
 8005844:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005848:	4293      	cmp	r3, r2
 800584a:	d902      	bls.n	8005852 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800584c:	2303      	movs	r3, #3
 800584e:	74fb      	strb	r3, [r7, #19]
            break;
 8005850:	e006      	b.n	8005860 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005852:	4b0c      	ldr	r3, [pc, #48]	@ (8005884 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005854:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005858:	f003 0302 	and.w	r3, r3, #2
 800585c:	2b00      	cmp	r3, #0
 800585e:	d0ec      	beq.n	800583a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8005860:	7cfb      	ldrb	r3, [r7, #19]
 8005862:	2b00      	cmp	r3, #0
 8005864:	d10b      	bne.n	800587e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005866:	4b07      	ldr	r3, [pc, #28]	@ (8005884 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005868:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800586c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005874:	4903      	ldr	r1, [pc, #12]	@ (8005884 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005876:	4313      	orrs	r3, r2
 8005878:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800587c:	e008      	b.n	8005890 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800587e:	7cfb      	ldrb	r3, [r7, #19]
 8005880:	74bb      	strb	r3, [r7, #18]
 8005882:	e005      	b.n	8005890 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8005884:	40021000 	.word	0x40021000
 8005888:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800588c:	7cfb      	ldrb	r3, [r7, #19]
 800588e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005890:	7c7b      	ldrb	r3, [r7, #17]
 8005892:	2b01      	cmp	r3, #1
 8005894:	d105      	bne.n	80058a2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005896:	4ba7      	ldr	r3, [pc, #668]	@ (8005b34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005898:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800589a:	4aa6      	ldr	r2, [pc, #664]	@ (8005b34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800589c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80058a0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	f003 0301 	and.w	r3, r3, #1
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d00a      	beq.n	80058c4 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80058ae:	4ba1      	ldr	r3, [pc, #644]	@ (8005b34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80058b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058b4:	f023 0203 	bic.w	r2, r3, #3
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	685b      	ldr	r3, [r3, #4]
 80058bc:	499d      	ldr	r1, [pc, #628]	@ (8005b34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80058be:	4313      	orrs	r3, r2
 80058c0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	f003 0302 	and.w	r3, r3, #2
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d00a      	beq.n	80058e6 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80058d0:	4b98      	ldr	r3, [pc, #608]	@ (8005b34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80058d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058d6:	f023 020c 	bic.w	r2, r3, #12
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	689b      	ldr	r3, [r3, #8]
 80058de:	4995      	ldr	r1, [pc, #596]	@ (8005b34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80058e0:	4313      	orrs	r3, r2
 80058e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	f003 0304 	and.w	r3, r3, #4
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d00a      	beq.n	8005908 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80058f2:	4b90      	ldr	r3, [pc, #576]	@ (8005b34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80058f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058f8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	68db      	ldr	r3, [r3, #12]
 8005900:	498c      	ldr	r1, [pc, #560]	@ (8005b34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005902:	4313      	orrs	r3, r2
 8005904:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	f003 0308 	and.w	r3, r3, #8
 8005910:	2b00      	cmp	r3, #0
 8005912:	d00a      	beq.n	800592a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005914:	4b87      	ldr	r3, [pc, #540]	@ (8005b34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005916:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800591a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	691b      	ldr	r3, [r3, #16]
 8005922:	4984      	ldr	r1, [pc, #528]	@ (8005b34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005924:	4313      	orrs	r3, r2
 8005926:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	f003 0310 	and.w	r3, r3, #16
 8005932:	2b00      	cmp	r3, #0
 8005934:	d00a      	beq.n	800594c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005936:	4b7f      	ldr	r3, [pc, #508]	@ (8005b34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005938:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800593c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	695b      	ldr	r3, [r3, #20]
 8005944:	497b      	ldr	r1, [pc, #492]	@ (8005b34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005946:	4313      	orrs	r3, r2
 8005948:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	f003 0320 	and.w	r3, r3, #32
 8005954:	2b00      	cmp	r3, #0
 8005956:	d00a      	beq.n	800596e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005958:	4b76      	ldr	r3, [pc, #472]	@ (8005b34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800595a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800595e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	699b      	ldr	r3, [r3, #24]
 8005966:	4973      	ldr	r1, [pc, #460]	@ (8005b34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005968:	4313      	orrs	r3, r2
 800596a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005976:	2b00      	cmp	r3, #0
 8005978:	d00a      	beq.n	8005990 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800597a:	4b6e      	ldr	r3, [pc, #440]	@ (8005b34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800597c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005980:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	69db      	ldr	r3, [r3, #28]
 8005988:	496a      	ldr	r1, [pc, #424]	@ (8005b34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800598a:	4313      	orrs	r3, r2
 800598c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005998:	2b00      	cmp	r3, #0
 800599a:	d00a      	beq.n	80059b2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800599c:	4b65      	ldr	r3, [pc, #404]	@ (8005b34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800599e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059a2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	6a1b      	ldr	r3, [r3, #32]
 80059aa:	4962      	ldr	r1, [pc, #392]	@ (8005b34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80059ac:	4313      	orrs	r3, r2
 80059ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d00a      	beq.n	80059d4 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80059be:	4b5d      	ldr	r3, [pc, #372]	@ (8005b34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80059c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059c4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059cc:	4959      	ldr	r1, [pc, #356]	@ (8005b34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80059ce:	4313      	orrs	r3, r2
 80059d0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d00a      	beq.n	80059f6 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80059e0:	4b54      	ldr	r3, [pc, #336]	@ (8005b34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80059e2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80059e6:	f023 0203 	bic.w	r2, r3, #3
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059ee:	4951      	ldr	r1, [pc, #324]	@ (8005b34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80059f0:	4313      	orrs	r3, r2
 80059f2:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d00a      	beq.n	8005a18 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005a02:	4b4c      	ldr	r3, [pc, #304]	@ (8005b34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005a04:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a08:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a10:	4948      	ldr	r1, [pc, #288]	@ (8005b34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005a12:	4313      	orrs	r3, r2
 8005a14:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d015      	beq.n	8005a50 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005a24:	4b43      	ldr	r3, [pc, #268]	@ (8005b34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005a26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a2a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a32:	4940      	ldr	r1, [pc, #256]	@ (8005b34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005a34:	4313      	orrs	r3, r2
 8005a36:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a3e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005a42:	d105      	bne.n	8005a50 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005a44:	4b3b      	ldr	r3, [pc, #236]	@ (8005b34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005a46:	68db      	ldr	r3, [r3, #12]
 8005a48:	4a3a      	ldr	r2, [pc, #232]	@ (8005b34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005a4a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005a4e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d015      	beq.n	8005a88 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005a5c:	4b35      	ldr	r3, [pc, #212]	@ (8005b34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005a5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a62:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005a6a:	4932      	ldr	r1, [pc, #200]	@ (8005b34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005a6c:	4313      	orrs	r3, r2
 8005a6e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005a76:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005a7a:	d105      	bne.n	8005a88 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005a7c:	4b2d      	ldr	r3, [pc, #180]	@ (8005b34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005a7e:	68db      	ldr	r3, [r3, #12]
 8005a80:	4a2c      	ldr	r2, [pc, #176]	@ (8005b34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005a82:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005a86:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d015      	beq.n	8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005a94:	4b27      	ldr	r3, [pc, #156]	@ (8005b34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005a96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a9a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005aa2:	4924      	ldr	r1, [pc, #144]	@ (8005b34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005aa4:	4313      	orrs	r3, r2
 8005aa6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005aae:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005ab2:	d105      	bne.n	8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005ab4:	4b1f      	ldr	r3, [pc, #124]	@ (8005b34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005ab6:	68db      	ldr	r3, [r3, #12]
 8005ab8:	4a1e      	ldr	r2, [pc, #120]	@ (8005b34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005aba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005abe:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d015      	beq.n	8005af8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005acc:	4b19      	ldr	r3, [pc, #100]	@ (8005b34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005ace:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ad2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ada:	4916      	ldr	r1, [pc, #88]	@ (8005b34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005adc:	4313      	orrs	r3, r2
 8005ade:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ae6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005aea:	d105      	bne.n	8005af8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005aec:	4b11      	ldr	r3, [pc, #68]	@ (8005b34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005aee:	68db      	ldr	r3, [r3, #12]
 8005af0:	4a10      	ldr	r2, [pc, #64]	@ (8005b34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005af2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005af6:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d019      	beq.n	8005b38 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005b04:	4b0b      	ldr	r3, [pc, #44]	@ (8005b34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005b06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b0a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b12:	4908      	ldr	r1, [pc, #32]	@ (8005b34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005b14:	4313      	orrs	r3, r2
 8005b16:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b1e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005b22:	d109      	bne.n	8005b38 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005b24:	4b03      	ldr	r3, [pc, #12]	@ (8005b34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005b26:	68db      	ldr	r3, [r3, #12]
 8005b28:	4a02      	ldr	r2, [pc, #8]	@ (8005b34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005b2a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005b2e:	60d3      	str	r3, [r2, #12]
 8005b30:	e002      	b.n	8005b38 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8005b32:	bf00      	nop
 8005b34:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d015      	beq.n	8005b70 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005b44:	4b29      	ldr	r3, [pc, #164]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005b46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b4a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b52:	4926      	ldr	r1, [pc, #152]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005b54:	4313      	orrs	r3, r2
 8005b56:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b5e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005b62:	d105      	bne.n	8005b70 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005b64:	4b21      	ldr	r3, [pc, #132]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005b66:	68db      	ldr	r3, [r3, #12]
 8005b68:	4a20      	ldr	r2, [pc, #128]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005b6a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005b6e:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d015      	beq.n	8005ba8 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8005b7c:	4b1b      	ldr	r3, [pc, #108]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005b7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b82:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005b8a:	4918      	ldr	r1, [pc, #96]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005b8c:	4313      	orrs	r3, r2
 8005b8e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005b96:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b9a:	d105      	bne.n	8005ba8 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005b9c:	4b13      	ldr	r3, [pc, #76]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005b9e:	68db      	ldr	r3, [r3, #12]
 8005ba0:	4a12      	ldr	r2, [pc, #72]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005ba2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005ba6:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d015      	beq.n	8005be0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005bb4:	4b0d      	ldr	r3, [pc, #52]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005bb6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005bba:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005bc2:	490a      	ldr	r1, [pc, #40]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005bc4:	4313      	orrs	r3, r2
 8005bc6:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005bce:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005bd2:	d105      	bne.n	8005be0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005bd4:	4b05      	ldr	r3, [pc, #20]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005bd6:	68db      	ldr	r3, [r3, #12]
 8005bd8:	4a04      	ldr	r2, [pc, #16]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005bda:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005bde:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8005be0:	7cbb      	ldrb	r3, [r7, #18]
}
 8005be2:	4618      	mov	r0, r3
 8005be4:	3718      	adds	r7, #24
 8005be6:	46bd      	mov	sp, r7
 8005be8:	bd80      	pop	{r7, pc}
 8005bea:	bf00      	nop
 8005bec:	40021000 	.word	0x40021000

08005bf0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005bf0:	b580      	push	{r7, lr}
 8005bf2:	b082      	sub	sp, #8
 8005bf4:	af00      	add	r7, sp, #0
 8005bf6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d101      	bne.n	8005c02 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005bfe:	2301      	movs	r3, #1
 8005c00:	e049      	b.n	8005c96 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005c08:	b2db      	uxtb	r3, r3
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d106      	bne.n	8005c1c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	2200      	movs	r2, #0
 8005c12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005c16:	6878      	ldr	r0, [r7, #4]
 8005c18:	f7fc fb5a 	bl	80022d0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	2202      	movs	r2, #2
 8005c20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681a      	ldr	r2, [r3, #0]
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	3304      	adds	r3, #4
 8005c2c:	4619      	mov	r1, r3
 8005c2e:	4610      	mov	r0, r2
 8005c30:	f000 fd78 	bl	8006724 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	2201      	movs	r2, #1
 8005c38:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	2201      	movs	r2, #1
 8005c40:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	2201      	movs	r2, #1
 8005c48:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	2201      	movs	r2, #1
 8005c50:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	2201      	movs	r2, #1
 8005c58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	2201      	movs	r2, #1
 8005c60:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	2201      	movs	r2, #1
 8005c68:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	2201      	movs	r2, #1
 8005c70:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	2201      	movs	r2, #1
 8005c78:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	2201      	movs	r2, #1
 8005c80:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	2201      	movs	r2, #1
 8005c88:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	2201      	movs	r2, #1
 8005c90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005c94:	2300      	movs	r3, #0
}
 8005c96:	4618      	mov	r0, r3
 8005c98:	3708      	adds	r7, #8
 8005c9a:	46bd      	mov	sp, r7
 8005c9c:	bd80      	pop	{r7, pc}
	...

08005ca0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005ca0:	b480      	push	{r7}
 8005ca2:	b085      	sub	sp, #20
 8005ca4:	af00      	add	r7, sp, #0
 8005ca6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005cae:	b2db      	uxtb	r3, r3
 8005cb0:	2b01      	cmp	r3, #1
 8005cb2:	d001      	beq.n	8005cb8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005cb4:	2301      	movs	r3, #1
 8005cb6:	e04c      	b.n	8005d52 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	2202      	movs	r2, #2
 8005cbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	4a26      	ldr	r2, [pc, #152]	@ (8005d60 <HAL_TIM_Base_Start+0xc0>)
 8005cc6:	4293      	cmp	r3, r2
 8005cc8:	d022      	beq.n	8005d10 <HAL_TIM_Base_Start+0x70>
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005cd2:	d01d      	beq.n	8005d10 <HAL_TIM_Base_Start+0x70>
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	4a22      	ldr	r2, [pc, #136]	@ (8005d64 <HAL_TIM_Base_Start+0xc4>)
 8005cda:	4293      	cmp	r3, r2
 8005cdc:	d018      	beq.n	8005d10 <HAL_TIM_Base_Start+0x70>
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	4a21      	ldr	r2, [pc, #132]	@ (8005d68 <HAL_TIM_Base_Start+0xc8>)
 8005ce4:	4293      	cmp	r3, r2
 8005ce6:	d013      	beq.n	8005d10 <HAL_TIM_Base_Start+0x70>
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	4a1f      	ldr	r2, [pc, #124]	@ (8005d6c <HAL_TIM_Base_Start+0xcc>)
 8005cee:	4293      	cmp	r3, r2
 8005cf0:	d00e      	beq.n	8005d10 <HAL_TIM_Base_Start+0x70>
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	4a1e      	ldr	r2, [pc, #120]	@ (8005d70 <HAL_TIM_Base_Start+0xd0>)
 8005cf8:	4293      	cmp	r3, r2
 8005cfa:	d009      	beq.n	8005d10 <HAL_TIM_Base_Start+0x70>
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	4a1c      	ldr	r2, [pc, #112]	@ (8005d74 <HAL_TIM_Base_Start+0xd4>)
 8005d02:	4293      	cmp	r3, r2
 8005d04:	d004      	beq.n	8005d10 <HAL_TIM_Base_Start+0x70>
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	4a1b      	ldr	r2, [pc, #108]	@ (8005d78 <HAL_TIM_Base_Start+0xd8>)
 8005d0c:	4293      	cmp	r3, r2
 8005d0e:	d115      	bne.n	8005d3c <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	689a      	ldr	r2, [r3, #8]
 8005d16:	4b19      	ldr	r3, [pc, #100]	@ (8005d7c <HAL_TIM_Base_Start+0xdc>)
 8005d18:	4013      	ands	r3, r2
 8005d1a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	2b06      	cmp	r3, #6
 8005d20:	d015      	beq.n	8005d4e <HAL_TIM_Base_Start+0xae>
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005d28:	d011      	beq.n	8005d4e <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	681a      	ldr	r2, [r3, #0]
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	f042 0201 	orr.w	r2, r2, #1
 8005d38:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d3a:	e008      	b.n	8005d4e <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	681a      	ldr	r2, [r3, #0]
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	f042 0201 	orr.w	r2, r2, #1
 8005d4a:	601a      	str	r2, [r3, #0]
 8005d4c:	e000      	b.n	8005d50 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d4e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005d50:	2300      	movs	r3, #0
}
 8005d52:	4618      	mov	r0, r3
 8005d54:	3714      	adds	r7, #20
 8005d56:	46bd      	mov	sp, r7
 8005d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d5c:	4770      	bx	lr
 8005d5e:	bf00      	nop
 8005d60:	40012c00 	.word	0x40012c00
 8005d64:	40000400 	.word	0x40000400
 8005d68:	40000800 	.word	0x40000800
 8005d6c:	40000c00 	.word	0x40000c00
 8005d70:	40013400 	.word	0x40013400
 8005d74:	40014000 	.word	0x40014000
 8005d78:	40015000 	.word	0x40015000
 8005d7c:	00010007 	.word	0x00010007

08005d80 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005d80:	b580      	push	{r7, lr}
 8005d82:	b082      	sub	sp, #8
 8005d84:	af00      	add	r7, sp, #0
 8005d86:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d101      	bne.n	8005d92 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005d8e:	2301      	movs	r3, #1
 8005d90:	e049      	b.n	8005e26 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005d98:	b2db      	uxtb	r3, r3
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d106      	bne.n	8005dac <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	2200      	movs	r2, #0
 8005da2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005da6:	6878      	ldr	r0, [r7, #4]
 8005da8:	f000 f841 	bl	8005e2e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	2202      	movs	r2, #2
 8005db0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681a      	ldr	r2, [r3, #0]
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	3304      	adds	r3, #4
 8005dbc:	4619      	mov	r1, r3
 8005dbe:	4610      	mov	r0, r2
 8005dc0:	f000 fcb0 	bl	8006724 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	2201      	movs	r2, #1
 8005dc8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	2201      	movs	r2, #1
 8005dd0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	2201      	movs	r2, #1
 8005dd8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	2201      	movs	r2, #1
 8005de0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	2201      	movs	r2, #1
 8005de8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	2201      	movs	r2, #1
 8005df0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	2201      	movs	r2, #1
 8005df8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	2201      	movs	r2, #1
 8005e00:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	2201      	movs	r2, #1
 8005e08:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	2201      	movs	r2, #1
 8005e10:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	2201      	movs	r2, #1
 8005e18:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	2201      	movs	r2, #1
 8005e20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005e24:	2300      	movs	r3, #0
}
 8005e26:	4618      	mov	r0, r3
 8005e28:	3708      	adds	r7, #8
 8005e2a:	46bd      	mov	sp, r7
 8005e2c:	bd80      	pop	{r7, pc}

08005e2e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005e2e:	b480      	push	{r7}
 8005e30:	b083      	sub	sp, #12
 8005e32:	af00      	add	r7, sp, #0
 8005e34:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005e36:	bf00      	nop
 8005e38:	370c      	adds	r7, #12
 8005e3a:	46bd      	mov	sp, r7
 8005e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e40:	4770      	bx	lr
	...

08005e44 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005e44:	b580      	push	{r7, lr}
 8005e46:	b084      	sub	sp, #16
 8005e48:	af00      	add	r7, sp, #0
 8005e4a:	6078      	str	r0, [r7, #4]
 8005e4c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005e4e:	683b      	ldr	r3, [r7, #0]
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d109      	bne.n	8005e68 <HAL_TIM_PWM_Start+0x24>
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005e5a:	b2db      	uxtb	r3, r3
 8005e5c:	2b01      	cmp	r3, #1
 8005e5e:	bf14      	ite	ne
 8005e60:	2301      	movne	r3, #1
 8005e62:	2300      	moveq	r3, #0
 8005e64:	b2db      	uxtb	r3, r3
 8005e66:	e03c      	b.n	8005ee2 <HAL_TIM_PWM_Start+0x9e>
 8005e68:	683b      	ldr	r3, [r7, #0]
 8005e6a:	2b04      	cmp	r3, #4
 8005e6c:	d109      	bne.n	8005e82 <HAL_TIM_PWM_Start+0x3e>
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005e74:	b2db      	uxtb	r3, r3
 8005e76:	2b01      	cmp	r3, #1
 8005e78:	bf14      	ite	ne
 8005e7a:	2301      	movne	r3, #1
 8005e7c:	2300      	moveq	r3, #0
 8005e7e:	b2db      	uxtb	r3, r3
 8005e80:	e02f      	b.n	8005ee2 <HAL_TIM_PWM_Start+0x9e>
 8005e82:	683b      	ldr	r3, [r7, #0]
 8005e84:	2b08      	cmp	r3, #8
 8005e86:	d109      	bne.n	8005e9c <HAL_TIM_PWM_Start+0x58>
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005e8e:	b2db      	uxtb	r3, r3
 8005e90:	2b01      	cmp	r3, #1
 8005e92:	bf14      	ite	ne
 8005e94:	2301      	movne	r3, #1
 8005e96:	2300      	moveq	r3, #0
 8005e98:	b2db      	uxtb	r3, r3
 8005e9a:	e022      	b.n	8005ee2 <HAL_TIM_PWM_Start+0x9e>
 8005e9c:	683b      	ldr	r3, [r7, #0]
 8005e9e:	2b0c      	cmp	r3, #12
 8005ea0:	d109      	bne.n	8005eb6 <HAL_TIM_PWM_Start+0x72>
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005ea8:	b2db      	uxtb	r3, r3
 8005eaa:	2b01      	cmp	r3, #1
 8005eac:	bf14      	ite	ne
 8005eae:	2301      	movne	r3, #1
 8005eb0:	2300      	moveq	r3, #0
 8005eb2:	b2db      	uxtb	r3, r3
 8005eb4:	e015      	b.n	8005ee2 <HAL_TIM_PWM_Start+0x9e>
 8005eb6:	683b      	ldr	r3, [r7, #0]
 8005eb8:	2b10      	cmp	r3, #16
 8005eba:	d109      	bne.n	8005ed0 <HAL_TIM_PWM_Start+0x8c>
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005ec2:	b2db      	uxtb	r3, r3
 8005ec4:	2b01      	cmp	r3, #1
 8005ec6:	bf14      	ite	ne
 8005ec8:	2301      	movne	r3, #1
 8005eca:	2300      	moveq	r3, #0
 8005ecc:	b2db      	uxtb	r3, r3
 8005ece:	e008      	b.n	8005ee2 <HAL_TIM_PWM_Start+0x9e>
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005ed6:	b2db      	uxtb	r3, r3
 8005ed8:	2b01      	cmp	r3, #1
 8005eda:	bf14      	ite	ne
 8005edc:	2301      	movne	r3, #1
 8005ede:	2300      	moveq	r3, #0
 8005ee0:	b2db      	uxtb	r3, r3
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d001      	beq.n	8005eea <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8005ee6:	2301      	movs	r3, #1
 8005ee8:	e0a6      	b.n	8006038 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005eea:	683b      	ldr	r3, [r7, #0]
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d104      	bne.n	8005efa <HAL_TIM_PWM_Start+0xb6>
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	2202      	movs	r2, #2
 8005ef4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005ef8:	e023      	b.n	8005f42 <HAL_TIM_PWM_Start+0xfe>
 8005efa:	683b      	ldr	r3, [r7, #0]
 8005efc:	2b04      	cmp	r3, #4
 8005efe:	d104      	bne.n	8005f0a <HAL_TIM_PWM_Start+0xc6>
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	2202      	movs	r2, #2
 8005f04:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005f08:	e01b      	b.n	8005f42 <HAL_TIM_PWM_Start+0xfe>
 8005f0a:	683b      	ldr	r3, [r7, #0]
 8005f0c:	2b08      	cmp	r3, #8
 8005f0e:	d104      	bne.n	8005f1a <HAL_TIM_PWM_Start+0xd6>
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	2202      	movs	r2, #2
 8005f14:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005f18:	e013      	b.n	8005f42 <HAL_TIM_PWM_Start+0xfe>
 8005f1a:	683b      	ldr	r3, [r7, #0]
 8005f1c:	2b0c      	cmp	r3, #12
 8005f1e:	d104      	bne.n	8005f2a <HAL_TIM_PWM_Start+0xe6>
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	2202      	movs	r2, #2
 8005f24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005f28:	e00b      	b.n	8005f42 <HAL_TIM_PWM_Start+0xfe>
 8005f2a:	683b      	ldr	r3, [r7, #0]
 8005f2c:	2b10      	cmp	r3, #16
 8005f2e:	d104      	bne.n	8005f3a <HAL_TIM_PWM_Start+0xf6>
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	2202      	movs	r2, #2
 8005f34:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005f38:	e003      	b.n	8005f42 <HAL_TIM_PWM_Start+0xfe>
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	2202      	movs	r2, #2
 8005f3e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	2201      	movs	r2, #1
 8005f48:	6839      	ldr	r1, [r7, #0]
 8005f4a:	4618      	mov	r0, r3
 8005f4c:	f001 f864 	bl	8007018 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	4a3a      	ldr	r2, [pc, #232]	@ (8006040 <HAL_TIM_PWM_Start+0x1fc>)
 8005f56:	4293      	cmp	r3, r2
 8005f58:	d018      	beq.n	8005f8c <HAL_TIM_PWM_Start+0x148>
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	4a39      	ldr	r2, [pc, #228]	@ (8006044 <HAL_TIM_PWM_Start+0x200>)
 8005f60:	4293      	cmp	r3, r2
 8005f62:	d013      	beq.n	8005f8c <HAL_TIM_PWM_Start+0x148>
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	4a37      	ldr	r2, [pc, #220]	@ (8006048 <HAL_TIM_PWM_Start+0x204>)
 8005f6a:	4293      	cmp	r3, r2
 8005f6c:	d00e      	beq.n	8005f8c <HAL_TIM_PWM_Start+0x148>
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	4a36      	ldr	r2, [pc, #216]	@ (800604c <HAL_TIM_PWM_Start+0x208>)
 8005f74:	4293      	cmp	r3, r2
 8005f76:	d009      	beq.n	8005f8c <HAL_TIM_PWM_Start+0x148>
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	4a34      	ldr	r2, [pc, #208]	@ (8006050 <HAL_TIM_PWM_Start+0x20c>)
 8005f7e:	4293      	cmp	r3, r2
 8005f80:	d004      	beq.n	8005f8c <HAL_TIM_PWM_Start+0x148>
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	4a33      	ldr	r2, [pc, #204]	@ (8006054 <HAL_TIM_PWM_Start+0x210>)
 8005f88:	4293      	cmp	r3, r2
 8005f8a:	d101      	bne.n	8005f90 <HAL_TIM_PWM_Start+0x14c>
 8005f8c:	2301      	movs	r3, #1
 8005f8e:	e000      	b.n	8005f92 <HAL_TIM_PWM_Start+0x14e>
 8005f90:	2300      	movs	r3, #0
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d007      	beq.n	8005fa6 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005fa4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	4a25      	ldr	r2, [pc, #148]	@ (8006040 <HAL_TIM_PWM_Start+0x1fc>)
 8005fac:	4293      	cmp	r3, r2
 8005fae:	d022      	beq.n	8005ff6 <HAL_TIM_PWM_Start+0x1b2>
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005fb8:	d01d      	beq.n	8005ff6 <HAL_TIM_PWM_Start+0x1b2>
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	4a26      	ldr	r2, [pc, #152]	@ (8006058 <HAL_TIM_PWM_Start+0x214>)
 8005fc0:	4293      	cmp	r3, r2
 8005fc2:	d018      	beq.n	8005ff6 <HAL_TIM_PWM_Start+0x1b2>
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	4a24      	ldr	r2, [pc, #144]	@ (800605c <HAL_TIM_PWM_Start+0x218>)
 8005fca:	4293      	cmp	r3, r2
 8005fcc:	d013      	beq.n	8005ff6 <HAL_TIM_PWM_Start+0x1b2>
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	4a23      	ldr	r2, [pc, #140]	@ (8006060 <HAL_TIM_PWM_Start+0x21c>)
 8005fd4:	4293      	cmp	r3, r2
 8005fd6:	d00e      	beq.n	8005ff6 <HAL_TIM_PWM_Start+0x1b2>
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	4a19      	ldr	r2, [pc, #100]	@ (8006044 <HAL_TIM_PWM_Start+0x200>)
 8005fde:	4293      	cmp	r3, r2
 8005fe0:	d009      	beq.n	8005ff6 <HAL_TIM_PWM_Start+0x1b2>
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	4a18      	ldr	r2, [pc, #96]	@ (8006048 <HAL_TIM_PWM_Start+0x204>)
 8005fe8:	4293      	cmp	r3, r2
 8005fea:	d004      	beq.n	8005ff6 <HAL_TIM_PWM_Start+0x1b2>
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	4a18      	ldr	r2, [pc, #96]	@ (8006054 <HAL_TIM_PWM_Start+0x210>)
 8005ff2:	4293      	cmp	r3, r2
 8005ff4:	d115      	bne.n	8006022 <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	689a      	ldr	r2, [r3, #8]
 8005ffc:	4b19      	ldr	r3, [pc, #100]	@ (8006064 <HAL_TIM_PWM_Start+0x220>)
 8005ffe:	4013      	ands	r3, r2
 8006000:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	2b06      	cmp	r3, #6
 8006006:	d015      	beq.n	8006034 <HAL_TIM_PWM_Start+0x1f0>
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800600e:	d011      	beq.n	8006034 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	681a      	ldr	r2, [r3, #0]
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	f042 0201 	orr.w	r2, r2, #1
 800601e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006020:	e008      	b.n	8006034 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	681a      	ldr	r2, [r3, #0]
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	f042 0201 	orr.w	r2, r2, #1
 8006030:	601a      	str	r2, [r3, #0]
 8006032:	e000      	b.n	8006036 <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006034:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006036:	2300      	movs	r3, #0
}
 8006038:	4618      	mov	r0, r3
 800603a:	3710      	adds	r7, #16
 800603c:	46bd      	mov	sp, r7
 800603e:	bd80      	pop	{r7, pc}
 8006040:	40012c00 	.word	0x40012c00
 8006044:	40013400 	.word	0x40013400
 8006048:	40014000 	.word	0x40014000
 800604c:	40014400 	.word	0x40014400
 8006050:	40014800 	.word	0x40014800
 8006054:	40015000 	.word	0x40015000
 8006058:	40000400 	.word	0x40000400
 800605c:	40000800 	.word	0x40000800
 8006060:	40000c00 	.word	0x40000c00
 8006064:	00010007 	.word	0x00010007

08006068 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8006068:	b580      	push	{r7, lr}
 800606a:	b086      	sub	sp, #24
 800606c:	af00      	add	r7, sp, #0
 800606e:	6078      	str	r0, [r7, #4]
 8006070:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	2b00      	cmp	r3, #0
 8006076:	d101      	bne.n	800607c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8006078:	2301      	movs	r3, #1
 800607a:	e097      	b.n	80061ac <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006082:	b2db      	uxtb	r3, r3
 8006084:	2b00      	cmp	r3, #0
 8006086:	d106      	bne.n	8006096 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	2200      	movs	r2, #0
 800608c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8006090:	6878      	ldr	r0, [r7, #4]
 8006092:	f7fc f965 	bl	8002360 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	2202      	movs	r2, #2
 800609a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	689b      	ldr	r3, [r3, #8]
 80060a4:	687a      	ldr	r2, [r7, #4]
 80060a6:	6812      	ldr	r2, [r2, #0]
 80060a8:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 80060ac:	f023 0307 	bic.w	r3, r3, #7
 80060b0:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681a      	ldr	r2, [r3, #0]
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	3304      	adds	r3, #4
 80060ba:	4619      	mov	r1, r3
 80060bc:	4610      	mov	r0, r2
 80060be:	f000 fb31 	bl	8006724 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	689b      	ldr	r3, [r3, #8]
 80060c8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	699b      	ldr	r3, [r3, #24]
 80060d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	6a1b      	ldr	r3, [r3, #32]
 80060d8:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80060da:	683b      	ldr	r3, [r7, #0]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	697a      	ldr	r2, [r7, #20]
 80060e0:	4313      	orrs	r3, r2
 80060e2:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80060e4:	693b      	ldr	r3, [r7, #16]
 80060e6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80060ea:	f023 0303 	bic.w	r3, r3, #3
 80060ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80060f0:	683b      	ldr	r3, [r7, #0]
 80060f2:	689a      	ldr	r2, [r3, #8]
 80060f4:	683b      	ldr	r3, [r7, #0]
 80060f6:	699b      	ldr	r3, [r3, #24]
 80060f8:	021b      	lsls	r3, r3, #8
 80060fa:	4313      	orrs	r3, r2
 80060fc:	693a      	ldr	r2, [r7, #16]
 80060fe:	4313      	orrs	r3, r2
 8006100:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8006102:	693b      	ldr	r3, [r7, #16]
 8006104:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8006108:	f023 030c 	bic.w	r3, r3, #12
 800610c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800610e:	693b      	ldr	r3, [r7, #16]
 8006110:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006114:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006118:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800611a:	683b      	ldr	r3, [r7, #0]
 800611c:	68da      	ldr	r2, [r3, #12]
 800611e:	683b      	ldr	r3, [r7, #0]
 8006120:	69db      	ldr	r3, [r3, #28]
 8006122:	021b      	lsls	r3, r3, #8
 8006124:	4313      	orrs	r3, r2
 8006126:	693a      	ldr	r2, [r7, #16]
 8006128:	4313      	orrs	r3, r2
 800612a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800612c:	683b      	ldr	r3, [r7, #0]
 800612e:	691b      	ldr	r3, [r3, #16]
 8006130:	011a      	lsls	r2, r3, #4
 8006132:	683b      	ldr	r3, [r7, #0]
 8006134:	6a1b      	ldr	r3, [r3, #32]
 8006136:	031b      	lsls	r3, r3, #12
 8006138:	4313      	orrs	r3, r2
 800613a:	693a      	ldr	r2, [r7, #16]
 800613c:	4313      	orrs	r3, r2
 800613e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8006146:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800614e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8006150:	683b      	ldr	r3, [r7, #0]
 8006152:	685a      	ldr	r2, [r3, #4]
 8006154:	683b      	ldr	r3, [r7, #0]
 8006156:	695b      	ldr	r3, [r3, #20]
 8006158:	011b      	lsls	r3, r3, #4
 800615a:	4313      	orrs	r3, r2
 800615c:	68fa      	ldr	r2, [r7, #12]
 800615e:	4313      	orrs	r3, r2
 8006160:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	697a      	ldr	r2, [r7, #20]
 8006168:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	693a      	ldr	r2, [r7, #16]
 8006170:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	68fa      	ldr	r2, [r7, #12]
 8006178:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	2201      	movs	r2, #1
 800617e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	2201      	movs	r2, #1
 8006186:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	2201      	movs	r2, #1
 800618e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	2201      	movs	r2, #1
 8006196:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	2201      	movs	r2, #1
 800619e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	2201      	movs	r2, #1
 80061a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80061aa:	2300      	movs	r3, #0
}
 80061ac:	4618      	mov	r0, r3
 80061ae:	3718      	adds	r7, #24
 80061b0:	46bd      	mov	sp, r7
 80061b2:	bd80      	pop	{r7, pc}

080061b4 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80061b4:	b580      	push	{r7, lr}
 80061b6:	b084      	sub	sp, #16
 80061b8:	af00      	add	r7, sp, #0
 80061ba:	6078      	str	r0, [r7, #4]
 80061bc:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80061c4:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80061cc:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80061d4:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80061dc:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80061de:	683b      	ldr	r3, [r7, #0]
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d110      	bne.n	8006206 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80061e4:	7bfb      	ldrb	r3, [r7, #15]
 80061e6:	2b01      	cmp	r3, #1
 80061e8:	d102      	bne.n	80061f0 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80061ea:	7b7b      	ldrb	r3, [r7, #13]
 80061ec:	2b01      	cmp	r3, #1
 80061ee:	d001      	beq.n	80061f4 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80061f0:	2301      	movs	r3, #1
 80061f2:	e069      	b.n	80062c8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	2202      	movs	r2, #2
 80061f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	2202      	movs	r2, #2
 8006200:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006204:	e031      	b.n	800626a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8006206:	683b      	ldr	r3, [r7, #0]
 8006208:	2b04      	cmp	r3, #4
 800620a:	d110      	bne.n	800622e <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800620c:	7bbb      	ldrb	r3, [r7, #14]
 800620e:	2b01      	cmp	r3, #1
 8006210:	d102      	bne.n	8006218 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006212:	7b3b      	ldrb	r3, [r7, #12]
 8006214:	2b01      	cmp	r3, #1
 8006216:	d001      	beq.n	800621c <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8006218:	2301      	movs	r3, #1
 800621a:	e055      	b.n	80062c8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	2202      	movs	r2, #2
 8006220:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	2202      	movs	r2, #2
 8006228:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800622c:	e01d      	b.n	800626a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800622e:	7bfb      	ldrb	r3, [r7, #15]
 8006230:	2b01      	cmp	r3, #1
 8006232:	d108      	bne.n	8006246 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006234:	7bbb      	ldrb	r3, [r7, #14]
 8006236:	2b01      	cmp	r3, #1
 8006238:	d105      	bne.n	8006246 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800623a:	7b7b      	ldrb	r3, [r7, #13]
 800623c:	2b01      	cmp	r3, #1
 800623e:	d102      	bne.n	8006246 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006240:	7b3b      	ldrb	r3, [r7, #12]
 8006242:	2b01      	cmp	r3, #1
 8006244:	d001      	beq.n	800624a <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8006246:	2301      	movs	r3, #1
 8006248:	e03e      	b.n	80062c8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	2202      	movs	r2, #2
 800624e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	2202      	movs	r2, #2
 8006256:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	2202      	movs	r2, #2
 800625e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	2202      	movs	r2, #2
 8006266:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800626a:	683b      	ldr	r3, [r7, #0]
 800626c:	2b00      	cmp	r3, #0
 800626e:	d003      	beq.n	8006278 <HAL_TIM_Encoder_Start+0xc4>
 8006270:	683b      	ldr	r3, [r7, #0]
 8006272:	2b04      	cmp	r3, #4
 8006274:	d008      	beq.n	8006288 <HAL_TIM_Encoder_Start+0xd4>
 8006276:	e00f      	b.n	8006298 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	2201      	movs	r2, #1
 800627e:	2100      	movs	r1, #0
 8006280:	4618      	mov	r0, r3
 8006282:	f000 fec9 	bl	8007018 <TIM_CCxChannelCmd>
      break;
 8006286:	e016      	b.n	80062b6 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	2201      	movs	r2, #1
 800628e:	2104      	movs	r1, #4
 8006290:	4618      	mov	r0, r3
 8006292:	f000 fec1 	bl	8007018 <TIM_CCxChannelCmd>
      break;
 8006296:	e00e      	b.n	80062b6 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	2201      	movs	r2, #1
 800629e:	2100      	movs	r1, #0
 80062a0:	4618      	mov	r0, r3
 80062a2:	f000 feb9 	bl	8007018 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	2201      	movs	r2, #1
 80062ac:	2104      	movs	r1, #4
 80062ae:	4618      	mov	r0, r3
 80062b0:	f000 feb2 	bl	8007018 <TIM_CCxChannelCmd>
      break;
 80062b4:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	681a      	ldr	r2, [r3, #0]
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	f042 0201 	orr.w	r2, r2, #1
 80062c4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80062c6:	2300      	movs	r3, #0
}
 80062c8:	4618      	mov	r0, r3
 80062ca:	3710      	adds	r7, #16
 80062cc:	46bd      	mov	sp, r7
 80062ce:	bd80      	pop	{r7, pc}

080062d0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80062d0:	b580      	push	{r7, lr}
 80062d2:	b086      	sub	sp, #24
 80062d4:	af00      	add	r7, sp, #0
 80062d6:	60f8      	str	r0, [r7, #12]
 80062d8:	60b9      	str	r1, [r7, #8]
 80062da:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80062dc:	2300      	movs	r3, #0
 80062de:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80062e6:	2b01      	cmp	r3, #1
 80062e8:	d101      	bne.n	80062ee <HAL_TIM_PWM_ConfigChannel+0x1e>
 80062ea:	2302      	movs	r3, #2
 80062ec:	e0ff      	b.n	80064ee <HAL_TIM_PWM_ConfigChannel+0x21e>
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	2201      	movs	r2, #1
 80062f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	2b14      	cmp	r3, #20
 80062fa:	f200 80f0 	bhi.w	80064de <HAL_TIM_PWM_ConfigChannel+0x20e>
 80062fe:	a201      	add	r2, pc, #4	@ (adr r2, 8006304 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006300:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006304:	08006359 	.word	0x08006359
 8006308:	080064df 	.word	0x080064df
 800630c:	080064df 	.word	0x080064df
 8006310:	080064df 	.word	0x080064df
 8006314:	08006399 	.word	0x08006399
 8006318:	080064df 	.word	0x080064df
 800631c:	080064df 	.word	0x080064df
 8006320:	080064df 	.word	0x080064df
 8006324:	080063db 	.word	0x080063db
 8006328:	080064df 	.word	0x080064df
 800632c:	080064df 	.word	0x080064df
 8006330:	080064df 	.word	0x080064df
 8006334:	0800641b 	.word	0x0800641b
 8006338:	080064df 	.word	0x080064df
 800633c:	080064df 	.word	0x080064df
 8006340:	080064df 	.word	0x080064df
 8006344:	0800645d 	.word	0x0800645d
 8006348:	080064df 	.word	0x080064df
 800634c:	080064df 	.word	0x080064df
 8006350:	080064df 	.word	0x080064df
 8006354:	0800649d 	.word	0x0800649d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	68b9      	ldr	r1, [r7, #8]
 800635e:	4618      	mov	r0, r3
 8006360:	f000 fa94 	bl	800688c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	699a      	ldr	r2, [r3, #24]
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	f042 0208 	orr.w	r2, r2, #8
 8006372:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	699a      	ldr	r2, [r3, #24]
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	f022 0204 	bic.w	r2, r2, #4
 8006382:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	6999      	ldr	r1, [r3, #24]
 800638a:	68bb      	ldr	r3, [r7, #8]
 800638c:	691a      	ldr	r2, [r3, #16]
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	430a      	orrs	r2, r1
 8006394:	619a      	str	r2, [r3, #24]
      break;
 8006396:	e0a5      	b.n	80064e4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	68b9      	ldr	r1, [r7, #8]
 800639e:	4618      	mov	r0, r3
 80063a0:	f000 fb0e 	bl	80069c0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	699a      	ldr	r2, [r3, #24]
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80063b2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	699a      	ldr	r2, [r3, #24]
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80063c2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	6999      	ldr	r1, [r3, #24]
 80063ca:	68bb      	ldr	r3, [r7, #8]
 80063cc:	691b      	ldr	r3, [r3, #16]
 80063ce:	021a      	lsls	r2, r3, #8
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	430a      	orrs	r2, r1
 80063d6:	619a      	str	r2, [r3, #24]
      break;
 80063d8:	e084      	b.n	80064e4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	68b9      	ldr	r1, [r7, #8]
 80063e0:	4618      	mov	r0, r3
 80063e2:	f000 fb81 	bl	8006ae8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	69da      	ldr	r2, [r3, #28]
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	f042 0208 	orr.w	r2, r2, #8
 80063f4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	69da      	ldr	r2, [r3, #28]
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	f022 0204 	bic.w	r2, r2, #4
 8006404:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	69d9      	ldr	r1, [r3, #28]
 800640c:	68bb      	ldr	r3, [r7, #8]
 800640e:	691a      	ldr	r2, [r3, #16]
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	430a      	orrs	r2, r1
 8006416:	61da      	str	r2, [r3, #28]
      break;
 8006418:	e064      	b.n	80064e4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	68b9      	ldr	r1, [r7, #8]
 8006420:	4618      	mov	r0, r3
 8006422:	f000 fbf3 	bl	8006c0c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	69da      	ldr	r2, [r3, #28]
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006434:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	69da      	ldr	r2, [r3, #28]
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006444:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	69d9      	ldr	r1, [r3, #28]
 800644c:	68bb      	ldr	r3, [r7, #8]
 800644e:	691b      	ldr	r3, [r3, #16]
 8006450:	021a      	lsls	r2, r3, #8
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	430a      	orrs	r2, r1
 8006458:	61da      	str	r2, [r3, #28]
      break;
 800645a:	e043      	b.n	80064e4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	68b9      	ldr	r1, [r7, #8]
 8006462:	4618      	mov	r0, r3
 8006464:	f000 fc66 	bl	8006d34 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	f042 0208 	orr.w	r2, r2, #8
 8006476:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	f022 0204 	bic.w	r2, r2, #4
 8006486:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800648e:	68bb      	ldr	r3, [r7, #8]
 8006490:	691a      	ldr	r2, [r3, #16]
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	430a      	orrs	r2, r1
 8006498:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800649a:	e023      	b.n	80064e4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	68b9      	ldr	r1, [r7, #8]
 80064a2:	4618      	mov	r0, r3
 80064a4:	f000 fcb0 	bl	8006e08 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80064b6:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80064c6:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80064ce:	68bb      	ldr	r3, [r7, #8]
 80064d0:	691b      	ldr	r3, [r3, #16]
 80064d2:	021a      	lsls	r2, r3, #8
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	430a      	orrs	r2, r1
 80064da:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80064dc:	e002      	b.n	80064e4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80064de:	2301      	movs	r3, #1
 80064e0:	75fb      	strb	r3, [r7, #23]
      break;
 80064e2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	2200      	movs	r2, #0
 80064e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80064ec:	7dfb      	ldrb	r3, [r7, #23]
}
 80064ee:	4618      	mov	r0, r3
 80064f0:	3718      	adds	r7, #24
 80064f2:	46bd      	mov	sp, r7
 80064f4:	bd80      	pop	{r7, pc}
 80064f6:	bf00      	nop

080064f8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80064f8:	b580      	push	{r7, lr}
 80064fa:	b084      	sub	sp, #16
 80064fc:	af00      	add	r7, sp, #0
 80064fe:	6078      	str	r0, [r7, #4]
 8006500:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006502:	2300      	movs	r3, #0
 8006504:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800650c:	2b01      	cmp	r3, #1
 800650e:	d101      	bne.n	8006514 <HAL_TIM_ConfigClockSource+0x1c>
 8006510:	2302      	movs	r3, #2
 8006512:	e0f6      	b.n	8006702 <HAL_TIM_ConfigClockSource+0x20a>
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	2201      	movs	r2, #1
 8006518:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	2202      	movs	r2, #2
 8006520:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	689b      	ldr	r3, [r3, #8]
 800652a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800652c:	68bb      	ldr	r3, [r7, #8]
 800652e:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8006532:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006536:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006538:	68bb      	ldr	r3, [r7, #8]
 800653a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800653e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	68ba      	ldr	r2, [r7, #8]
 8006546:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006548:	683b      	ldr	r3, [r7, #0]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	4a6f      	ldr	r2, [pc, #444]	@ (800670c <HAL_TIM_ConfigClockSource+0x214>)
 800654e:	4293      	cmp	r3, r2
 8006550:	f000 80c1 	beq.w	80066d6 <HAL_TIM_ConfigClockSource+0x1de>
 8006554:	4a6d      	ldr	r2, [pc, #436]	@ (800670c <HAL_TIM_ConfigClockSource+0x214>)
 8006556:	4293      	cmp	r3, r2
 8006558:	f200 80c6 	bhi.w	80066e8 <HAL_TIM_ConfigClockSource+0x1f0>
 800655c:	4a6c      	ldr	r2, [pc, #432]	@ (8006710 <HAL_TIM_ConfigClockSource+0x218>)
 800655e:	4293      	cmp	r3, r2
 8006560:	f000 80b9 	beq.w	80066d6 <HAL_TIM_ConfigClockSource+0x1de>
 8006564:	4a6a      	ldr	r2, [pc, #424]	@ (8006710 <HAL_TIM_ConfigClockSource+0x218>)
 8006566:	4293      	cmp	r3, r2
 8006568:	f200 80be 	bhi.w	80066e8 <HAL_TIM_ConfigClockSource+0x1f0>
 800656c:	4a69      	ldr	r2, [pc, #420]	@ (8006714 <HAL_TIM_ConfigClockSource+0x21c>)
 800656e:	4293      	cmp	r3, r2
 8006570:	f000 80b1 	beq.w	80066d6 <HAL_TIM_ConfigClockSource+0x1de>
 8006574:	4a67      	ldr	r2, [pc, #412]	@ (8006714 <HAL_TIM_ConfigClockSource+0x21c>)
 8006576:	4293      	cmp	r3, r2
 8006578:	f200 80b6 	bhi.w	80066e8 <HAL_TIM_ConfigClockSource+0x1f0>
 800657c:	4a66      	ldr	r2, [pc, #408]	@ (8006718 <HAL_TIM_ConfigClockSource+0x220>)
 800657e:	4293      	cmp	r3, r2
 8006580:	f000 80a9 	beq.w	80066d6 <HAL_TIM_ConfigClockSource+0x1de>
 8006584:	4a64      	ldr	r2, [pc, #400]	@ (8006718 <HAL_TIM_ConfigClockSource+0x220>)
 8006586:	4293      	cmp	r3, r2
 8006588:	f200 80ae 	bhi.w	80066e8 <HAL_TIM_ConfigClockSource+0x1f0>
 800658c:	4a63      	ldr	r2, [pc, #396]	@ (800671c <HAL_TIM_ConfigClockSource+0x224>)
 800658e:	4293      	cmp	r3, r2
 8006590:	f000 80a1 	beq.w	80066d6 <HAL_TIM_ConfigClockSource+0x1de>
 8006594:	4a61      	ldr	r2, [pc, #388]	@ (800671c <HAL_TIM_ConfigClockSource+0x224>)
 8006596:	4293      	cmp	r3, r2
 8006598:	f200 80a6 	bhi.w	80066e8 <HAL_TIM_ConfigClockSource+0x1f0>
 800659c:	4a60      	ldr	r2, [pc, #384]	@ (8006720 <HAL_TIM_ConfigClockSource+0x228>)
 800659e:	4293      	cmp	r3, r2
 80065a0:	f000 8099 	beq.w	80066d6 <HAL_TIM_ConfigClockSource+0x1de>
 80065a4:	4a5e      	ldr	r2, [pc, #376]	@ (8006720 <HAL_TIM_ConfigClockSource+0x228>)
 80065a6:	4293      	cmp	r3, r2
 80065a8:	f200 809e 	bhi.w	80066e8 <HAL_TIM_ConfigClockSource+0x1f0>
 80065ac:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80065b0:	f000 8091 	beq.w	80066d6 <HAL_TIM_ConfigClockSource+0x1de>
 80065b4:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80065b8:	f200 8096 	bhi.w	80066e8 <HAL_TIM_ConfigClockSource+0x1f0>
 80065bc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80065c0:	f000 8089 	beq.w	80066d6 <HAL_TIM_ConfigClockSource+0x1de>
 80065c4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80065c8:	f200 808e 	bhi.w	80066e8 <HAL_TIM_ConfigClockSource+0x1f0>
 80065cc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80065d0:	d03e      	beq.n	8006650 <HAL_TIM_ConfigClockSource+0x158>
 80065d2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80065d6:	f200 8087 	bhi.w	80066e8 <HAL_TIM_ConfigClockSource+0x1f0>
 80065da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80065de:	f000 8086 	beq.w	80066ee <HAL_TIM_ConfigClockSource+0x1f6>
 80065e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80065e6:	d87f      	bhi.n	80066e8 <HAL_TIM_ConfigClockSource+0x1f0>
 80065e8:	2b70      	cmp	r3, #112	@ 0x70
 80065ea:	d01a      	beq.n	8006622 <HAL_TIM_ConfigClockSource+0x12a>
 80065ec:	2b70      	cmp	r3, #112	@ 0x70
 80065ee:	d87b      	bhi.n	80066e8 <HAL_TIM_ConfigClockSource+0x1f0>
 80065f0:	2b60      	cmp	r3, #96	@ 0x60
 80065f2:	d050      	beq.n	8006696 <HAL_TIM_ConfigClockSource+0x19e>
 80065f4:	2b60      	cmp	r3, #96	@ 0x60
 80065f6:	d877      	bhi.n	80066e8 <HAL_TIM_ConfigClockSource+0x1f0>
 80065f8:	2b50      	cmp	r3, #80	@ 0x50
 80065fa:	d03c      	beq.n	8006676 <HAL_TIM_ConfigClockSource+0x17e>
 80065fc:	2b50      	cmp	r3, #80	@ 0x50
 80065fe:	d873      	bhi.n	80066e8 <HAL_TIM_ConfigClockSource+0x1f0>
 8006600:	2b40      	cmp	r3, #64	@ 0x40
 8006602:	d058      	beq.n	80066b6 <HAL_TIM_ConfigClockSource+0x1be>
 8006604:	2b40      	cmp	r3, #64	@ 0x40
 8006606:	d86f      	bhi.n	80066e8 <HAL_TIM_ConfigClockSource+0x1f0>
 8006608:	2b30      	cmp	r3, #48	@ 0x30
 800660a:	d064      	beq.n	80066d6 <HAL_TIM_ConfigClockSource+0x1de>
 800660c:	2b30      	cmp	r3, #48	@ 0x30
 800660e:	d86b      	bhi.n	80066e8 <HAL_TIM_ConfigClockSource+0x1f0>
 8006610:	2b20      	cmp	r3, #32
 8006612:	d060      	beq.n	80066d6 <HAL_TIM_ConfigClockSource+0x1de>
 8006614:	2b20      	cmp	r3, #32
 8006616:	d867      	bhi.n	80066e8 <HAL_TIM_ConfigClockSource+0x1f0>
 8006618:	2b00      	cmp	r3, #0
 800661a:	d05c      	beq.n	80066d6 <HAL_TIM_ConfigClockSource+0x1de>
 800661c:	2b10      	cmp	r3, #16
 800661e:	d05a      	beq.n	80066d6 <HAL_TIM_ConfigClockSource+0x1de>
 8006620:	e062      	b.n	80066e8 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006626:	683b      	ldr	r3, [r7, #0]
 8006628:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800662a:	683b      	ldr	r3, [r7, #0]
 800662c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800662e:	683b      	ldr	r3, [r7, #0]
 8006630:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006632:	f000 fcd1 	bl	8006fd8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	689b      	ldr	r3, [r3, #8]
 800663c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800663e:	68bb      	ldr	r3, [r7, #8]
 8006640:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006644:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	68ba      	ldr	r2, [r7, #8]
 800664c:	609a      	str	r2, [r3, #8]
      break;
 800664e:	e04f      	b.n	80066f0 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006654:	683b      	ldr	r3, [r7, #0]
 8006656:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006658:	683b      	ldr	r3, [r7, #0]
 800665a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800665c:	683b      	ldr	r3, [r7, #0]
 800665e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006660:	f000 fcba 	bl	8006fd8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	689a      	ldr	r2, [r3, #8]
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006672:	609a      	str	r2, [r3, #8]
      break;
 8006674:	e03c      	b.n	80066f0 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800667a:	683b      	ldr	r3, [r7, #0]
 800667c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800667e:	683b      	ldr	r3, [r7, #0]
 8006680:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006682:	461a      	mov	r2, r3
 8006684:	f000 fc2c 	bl	8006ee0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	2150      	movs	r1, #80	@ 0x50
 800668e:	4618      	mov	r0, r3
 8006690:	f000 fc85 	bl	8006f9e <TIM_ITRx_SetConfig>
      break;
 8006694:	e02c      	b.n	80066f0 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800669a:	683b      	ldr	r3, [r7, #0]
 800669c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800669e:	683b      	ldr	r3, [r7, #0]
 80066a0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80066a2:	461a      	mov	r2, r3
 80066a4:	f000 fc4b 	bl	8006f3e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	2160      	movs	r1, #96	@ 0x60
 80066ae:	4618      	mov	r0, r3
 80066b0:	f000 fc75 	bl	8006f9e <TIM_ITRx_SetConfig>
      break;
 80066b4:	e01c      	b.n	80066f0 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80066ba:	683b      	ldr	r3, [r7, #0]
 80066bc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80066be:	683b      	ldr	r3, [r7, #0]
 80066c0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80066c2:	461a      	mov	r2, r3
 80066c4:	f000 fc0c 	bl	8006ee0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	2140      	movs	r1, #64	@ 0x40
 80066ce:	4618      	mov	r0, r3
 80066d0:	f000 fc65 	bl	8006f9e <TIM_ITRx_SetConfig>
      break;
 80066d4:	e00c      	b.n	80066f0 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	681a      	ldr	r2, [r3, #0]
 80066da:	683b      	ldr	r3, [r7, #0]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	4619      	mov	r1, r3
 80066e0:	4610      	mov	r0, r2
 80066e2:	f000 fc5c 	bl	8006f9e <TIM_ITRx_SetConfig>
      break;
 80066e6:	e003      	b.n	80066f0 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 80066e8:	2301      	movs	r3, #1
 80066ea:	73fb      	strb	r3, [r7, #15]
      break;
 80066ec:	e000      	b.n	80066f0 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 80066ee:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	2201      	movs	r2, #1
 80066f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	2200      	movs	r2, #0
 80066fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006700:	7bfb      	ldrb	r3, [r7, #15]
}
 8006702:	4618      	mov	r0, r3
 8006704:	3710      	adds	r7, #16
 8006706:	46bd      	mov	sp, r7
 8006708:	bd80      	pop	{r7, pc}
 800670a:	bf00      	nop
 800670c:	00100070 	.word	0x00100070
 8006710:	00100060 	.word	0x00100060
 8006714:	00100050 	.word	0x00100050
 8006718:	00100040 	.word	0x00100040
 800671c:	00100030 	.word	0x00100030
 8006720:	00100020 	.word	0x00100020

08006724 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006724:	b480      	push	{r7}
 8006726:	b085      	sub	sp, #20
 8006728:	af00      	add	r7, sp, #0
 800672a:	6078      	str	r0, [r7, #4]
 800672c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	4a4c      	ldr	r2, [pc, #304]	@ (8006868 <TIM_Base_SetConfig+0x144>)
 8006738:	4293      	cmp	r3, r2
 800673a:	d017      	beq.n	800676c <TIM_Base_SetConfig+0x48>
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006742:	d013      	beq.n	800676c <TIM_Base_SetConfig+0x48>
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	4a49      	ldr	r2, [pc, #292]	@ (800686c <TIM_Base_SetConfig+0x148>)
 8006748:	4293      	cmp	r3, r2
 800674a:	d00f      	beq.n	800676c <TIM_Base_SetConfig+0x48>
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	4a48      	ldr	r2, [pc, #288]	@ (8006870 <TIM_Base_SetConfig+0x14c>)
 8006750:	4293      	cmp	r3, r2
 8006752:	d00b      	beq.n	800676c <TIM_Base_SetConfig+0x48>
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	4a47      	ldr	r2, [pc, #284]	@ (8006874 <TIM_Base_SetConfig+0x150>)
 8006758:	4293      	cmp	r3, r2
 800675a:	d007      	beq.n	800676c <TIM_Base_SetConfig+0x48>
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	4a46      	ldr	r2, [pc, #280]	@ (8006878 <TIM_Base_SetConfig+0x154>)
 8006760:	4293      	cmp	r3, r2
 8006762:	d003      	beq.n	800676c <TIM_Base_SetConfig+0x48>
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	4a45      	ldr	r2, [pc, #276]	@ (800687c <TIM_Base_SetConfig+0x158>)
 8006768:	4293      	cmp	r3, r2
 800676a:	d108      	bne.n	800677e <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006772:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006774:	683b      	ldr	r3, [r7, #0]
 8006776:	685b      	ldr	r3, [r3, #4]
 8006778:	68fa      	ldr	r2, [r7, #12]
 800677a:	4313      	orrs	r3, r2
 800677c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	4a39      	ldr	r2, [pc, #228]	@ (8006868 <TIM_Base_SetConfig+0x144>)
 8006782:	4293      	cmp	r3, r2
 8006784:	d023      	beq.n	80067ce <TIM_Base_SetConfig+0xaa>
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800678c:	d01f      	beq.n	80067ce <TIM_Base_SetConfig+0xaa>
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	4a36      	ldr	r2, [pc, #216]	@ (800686c <TIM_Base_SetConfig+0x148>)
 8006792:	4293      	cmp	r3, r2
 8006794:	d01b      	beq.n	80067ce <TIM_Base_SetConfig+0xaa>
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	4a35      	ldr	r2, [pc, #212]	@ (8006870 <TIM_Base_SetConfig+0x14c>)
 800679a:	4293      	cmp	r3, r2
 800679c:	d017      	beq.n	80067ce <TIM_Base_SetConfig+0xaa>
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	4a34      	ldr	r2, [pc, #208]	@ (8006874 <TIM_Base_SetConfig+0x150>)
 80067a2:	4293      	cmp	r3, r2
 80067a4:	d013      	beq.n	80067ce <TIM_Base_SetConfig+0xaa>
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	4a33      	ldr	r2, [pc, #204]	@ (8006878 <TIM_Base_SetConfig+0x154>)
 80067aa:	4293      	cmp	r3, r2
 80067ac:	d00f      	beq.n	80067ce <TIM_Base_SetConfig+0xaa>
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	4a33      	ldr	r2, [pc, #204]	@ (8006880 <TIM_Base_SetConfig+0x15c>)
 80067b2:	4293      	cmp	r3, r2
 80067b4:	d00b      	beq.n	80067ce <TIM_Base_SetConfig+0xaa>
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	4a32      	ldr	r2, [pc, #200]	@ (8006884 <TIM_Base_SetConfig+0x160>)
 80067ba:	4293      	cmp	r3, r2
 80067bc:	d007      	beq.n	80067ce <TIM_Base_SetConfig+0xaa>
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	4a31      	ldr	r2, [pc, #196]	@ (8006888 <TIM_Base_SetConfig+0x164>)
 80067c2:	4293      	cmp	r3, r2
 80067c4:	d003      	beq.n	80067ce <TIM_Base_SetConfig+0xaa>
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	4a2c      	ldr	r2, [pc, #176]	@ (800687c <TIM_Base_SetConfig+0x158>)
 80067ca:	4293      	cmp	r3, r2
 80067cc:	d108      	bne.n	80067e0 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80067d4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80067d6:	683b      	ldr	r3, [r7, #0]
 80067d8:	68db      	ldr	r3, [r3, #12]
 80067da:	68fa      	ldr	r2, [r7, #12]
 80067dc:	4313      	orrs	r3, r2
 80067de:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80067e6:	683b      	ldr	r3, [r7, #0]
 80067e8:	695b      	ldr	r3, [r3, #20]
 80067ea:	4313      	orrs	r3, r2
 80067ec:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	68fa      	ldr	r2, [r7, #12]
 80067f2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80067f4:	683b      	ldr	r3, [r7, #0]
 80067f6:	689a      	ldr	r2, [r3, #8]
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80067fc:	683b      	ldr	r3, [r7, #0]
 80067fe:	681a      	ldr	r2, [r3, #0]
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	4a18      	ldr	r2, [pc, #96]	@ (8006868 <TIM_Base_SetConfig+0x144>)
 8006808:	4293      	cmp	r3, r2
 800680a:	d013      	beq.n	8006834 <TIM_Base_SetConfig+0x110>
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	4a1a      	ldr	r2, [pc, #104]	@ (8006878 <TIM_Base_SetConfig+0x154>)
 8006810:	4293      	cmp	r3, r2
 8006812:	d00f      	beq.n	8006834 <TIM_Base_SetConfig+0x110>
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	4a1a      	ldr	r2, [pc, #104]	@ (8006880 <TIM_Base_SetConfig+0x15c>)
 8006818:	4293      	cmp	r3, r2
 800681a:	d00b      	beq.n	8006834 <TIM_Base_SetConfig+0x110>
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	4a19      	ldr	r2, [pc, #100]	@ (8006884 <TIM_Base_SetConfig+0x160>)
 8006820:	4293      	cmp	r3, r2
 8006822:	d007      	beq.n	8006834 <TIM_Base_SetConfig+0x110>
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	4a18      	ldr	r2, [pc, #96]	@ (8006888 <TIM_Base_SetConfig+0x164>)
 8006828:	4293      	cmp	r3, r2
 800682a:	d003      	beq.n	8006834 <TIM_Base_SetConfig+0x110>
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	4a13      	ldr	r2, [pc, #76]	@ (800687c <TIM_Base_SetConfig+0x158>)
 8006830:	4293      	cmp	r3, r2
 8006832:	d103      	bne.n	800683c <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006834:	683b      	ldr	r3, [r7, #0]
 8006836:	691a      	ldr	r2, [r3, #16]
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	2201      	movs	r2, #1
 8006840:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	691b      	ldr	r3, [r3, #16]
 8006846:	f003 0301 	and.w	r3, r3, #1
 800684a:	2b01      	cmp	r3, #1
 800684c:	d105      	bne.n	800685a <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	691b      	ldr	r3, [r3, #16]
 8006852:	f023 0201 	bic.w	r2, r3, #1
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	611a      	str	r2, [r3, #16]
  }
}
 800685a:	bf00      	nop
 800685c:	3714      	adds	r7, #20
 800685e:	46bd      	mov	sp, r7
 8006860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006864:	4770      	bx	lr
 8006866:	bf00      	nop
 8006868:	40012c00 	.word	0x40012c00
 800686c:	40000400 	.word	0x40000400
 8006870:	40000800 	.word	0x40000800
 8006874:	40000c00 	.word	0x40000c00
 8006878:	40013400 	.word	0x40013400
 800687c:	40015000 	.word	0x40015000
 8006880:	40014000 	.word	0x40014000
 8006884:	40014400 	.word	0x40014400
 8006888:	40014800 	.word	0x40014800

0800688c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800688c:	b480      	push	{r7}
 800688e:	b087      	sub	sp, #28
 8006890:	af00      	add	r7, sp, #0
 8006892:	6078      	str	r0, [r7, #4]
 8006894:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	6a1b      	ldr	r3, [r3, #32]
 800689a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	6a1b      	ldr	r3, [r3, #32]
 80068a0:	f023 0201 	bic.w	r2, r3, #1
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	685b      	ldr	r3, [r3, #4]
 80068ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	699b      	ldr	r3, [r3, #24]
 80068b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80068ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80068be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	f023 0303 	bic.w	r3, r3, #3
 80068c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80068c8:	683b      	ldr	r3, [r7, #0]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	68fa      	ldr	r2, [r7, #12]
 80068ce:	4313      	orrs	r3, r2
 80068d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80068d2:	697b      	ldr	r3, [r7, #20]
 80068d4:	f023 0302 	bic.w	r3, r3, #2
 80068d8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80068da:	683b      	ldr	r3, [r7, #0]
 80068dc:	689b      	ldr	r3, [r3, #8]
 80068de:	697a      	ldr	r2, [r7, #20]
 80068e0:	4313      	orrs	r3, r2
 80068e2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	4a30      	ldr	r2, [pc, #192]	@ (80069a8 <TIM_OC1_SetConfig+0x11c>)
 80068e8:	4293      	cmp	r3, r2
 80068ea:	d013      	beq.n	8006914 <TIM_OC1_SetConfig+0x88>
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	4a2f      	ldr	r2, [pc, #188]	@ (80069ac <TIM_OC1_SetConfig+0x120>)
 80068f0:	4293      	cmp	r3, r2
 80068f2:	d00f      	beq.n	8006914 <TIM_OC1_SetConfig+0x88>
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	4a2e      	ldr	r2, [pc, #184]	@ (80069b0 <TIM_OC1_SetConfig+0x124>)
 80068f8:	4293      	cmp	r3, r2
 80068fa:	d00b      	beq.n	8006914 <TIM_OC1_SetConfig+0x88>
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	4a2d      	ldr	r2, [pc, #180]	@ (80069b4 <TIM_OC1_SetConfig+0x128>)
 8006900:	4293      	cmp	r3, r2
 8006902:	d007      	beq.n	8006914 <TIM_OC1_SetConfig+0x88>
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	4a2c      	ldr	r2, [pc, #176]	@ (80069b8 <TIM_OC1_SetConfig+0x12c>)
 8006908:	4293      	cmp	r3, r2
 800690a:	d003      	beq.n	8006914 <TIM_OC1_SetConfig+0x88>
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	4a2b      	ldr	r2, [pc, #172]	@ (80069bc <TIM_OC1_SetConfig+0x130>)
 8006910:	4293      	cmp	r3, r2
 8006912:	d10c      	bne.n	800692e <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006914:	697b      	ldr	r3, [r7, #20]
 8006916:	f023 0308 	bic.w	r3, r3, #8
 800691a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800691c:	683b      	ldr	r3, [r7, #0]
 800691e:	68db      	ldr	r3, [r3, #12]
 8006920:	697a      	ldr	r2, [r7, #20]
 8006922:	4313      	orrs	r3, r2
 8006924:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006926:	697b      	ldr	r3, [r7, #20]
 8006928:	f023 0304 	bic.w	r3, r3, #4
 800692c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	4a1d      	ldr	r2, [pc, #116]	@ (80069a8 <TIM_OC1_SetConfig+0x11c>)
 8006932:	4293      	cmp	r3, r2
 8006934:	d013      	beq.n	800695e <TIM_OC1_SetConfig+0xd2>
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	4a1c      	ldr	r2, [pc, #112]	@ (80069ac <TIM_OC1_SetConfig+0x120>)
 800693a:	4293      	cmp	r3, r2
 800693c:	d00f      	beq.n	800695e <TIM_OC1_SetConfig+0xd2>
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	4a1b      	ldr	r2, [pc, #108]	@ (80069b0 <TIM_OC1_SetConfig+0x124>)
 8006942:	4293      	cmp	r3, r2
 8006944:	d00b      	beq.n	800695e <TIM_OC1_SetConfig+0xd2>
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	4a1a      	ldr	r2, [pc, #104]	@ (80069b4 <TIM_OC1_SetConfig+0x128>)
 800694a:	4293      	cmp	r3, r2
 800694c:	d007      	beq.n	800695e <TIM_OC1_SetConfig+0xd2>
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	4a19      	ldr	r2, [pc, #100]	@ (80069b8 <TIM_OC1_SetConfig+0x12c>)
 8006952:	4293      	cmp	r3, r2
 8006954:	d003      	beq.n	800695e <TIM_OC1_SetConfig+0xd2>
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	4a18      	ldr	r2, [pc, #96]	@ (80069bc <TIM_OC1_SetConfig+0x130>)
 800695a:	4293      	cmp	r3, r2
 800695c:	d111      	bne.n	8006982 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800695e:	693b      	ldr	r3, [r7, #16]
 8006960:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006964:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006966:	693b      	ldr	r3, [r7, #16]
 8006968:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800696c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800696e:	683b      	ldr	r3, [r7, #0]
 8006970:	695b      	ldr	r3, [r3, #20]
 8006972:	693a      	ldr	r2, [r7, #16]
 8006974:	4313      	orrs	r3, r2
 8006976:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006978:	683b      	ldr	r3, [r7, #0]
 800697a:	699b      	ldr	r3, [r3, #24]
 800697c:	693a      	ldr	r2, [r7, #16]
 800697e:	4313      	orrs	r3, r2
 8006980:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	693a      	ldr	r2, [r7, #16]
 8006986:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	68fa      	ldr	r2, [r7, #12]
 800698c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800698e:	683b      	ldr	r3, [r7, #0]
 8006990:	685a      	ldr	r2, [r3, #4]
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	697a      	ldr	r2, [r7, #20]
 800699a:	621a      	str	r2, [r3, #32]
}
 800699c:	bf00      	nop
 800699e:	371c      	adds	r7, #28
 80069a0:	46bd      	mov	sp, r7
 80069a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a6:	4770      	bx	lr
 80069a8:	40012c00 	.word	0x40012c00
 80069ac:	40013400 	.word	0x40013400
 80069b0:	40014000 	.word	0x40014000
 80069b4:	40014400 	.word	0x40014400
 80069b8:	40014800 	.word	0x40014800
 80069bc:	40015000 	.word	0x40015000

080069c0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80069c0:	b480      	push	{r7}
 80069c2:	b087      	sub	sp, #28
 80069c4:	af00      	add	r7, sp, #0
 80069c6:	6078      	str	r0, [r7, #4]
 80069c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	6a1b      	ldr	r3, [r3, #32]
 80069ce:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	6a1b      	ldr	r3, [r3, #32]
 80069d4:	f023 0210 	bic.w	r2, r3, #16
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	685b      	ldr	r3, [r3, #4]
 80069e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	699b      	ldr	r3, [r3, #24]
 80069e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80069ee:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80069f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80069fa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80069fc:	683b      	ldr	r3, [r7, #0]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	021b      	lsls	r3, r3, #8
 8006a02:	68fa      	ldr	r2, [r7, #12]
 8006a04:	4313      	orrs	r3, r2
 8006a06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006a08:	697b      	ldr	r3, [r7, #20]
 8006a0a:	f023 0320 	bic.w	r3, r3, #32
 8006a0e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006a10:	683b      	ldr	r3, [r7, #0]
 8006a12:	689b      	ldr	r3, [r3, #8]
 8006a14:	011b      	lsls	r3, r3, #4
 8006a16:	697a      	ldr	r2, [r7, #20]
 8006a18:	4313      	orrs	r3, r2
 8006a1a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	4a2c      	ldr	r2, [pc, #176]	@ (8006ad0 <TIM_OC2_SetConfig+0x110>)
 8006a20:	4293      	cmp	r3, r2
 8006a22:	d007      	beq.n	8006a34 <TIM_OC2_SetConfig+0x74>
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	4a2b      	ldr	r2, [pc, #172]	@ (8006ad4 <TIM_OC2_SetConfig+0x114>)
 8006a28:	4293      	cmp	r3, r2
 8006a2a:	d003      	beq.n	8006a34 <TIM_OC2_SetConfig+0x74>
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	4a2a      	ldr	r2, [pc, #168]	@ (8006ad8 <TIM_OC2_SetConfig+0x118>)
 8006a30:	4293      	cmp	r3, r2
 8006a32:	d10d      	bne.n	8006a50 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006a34:	697b      	ldr	r3, [r7, #20]
 8006a36:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006a3a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006a3c:	683b      	ldr	r3, [r7, #0]
 8006a3e:	68db      	ldr	r3, [r3, #12]
 8006a40:	011b      	lsls	r3, r3, #4
 8006a42:	697a      	ldr	r2, [r7, #20]
 8006a44:	4313      	orrs	r3, r2
 8006a46:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006a48:	697b      	ldr	r3, [r7, #20]
 8006a4a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006a4e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	4a1f      	ldr	r2, [pc, #124]	@ (8006ad0 <TIM_OC2_SetConfig+0x110>)
 8006a54:	4293      	cmp	r3, r2
 8006a56:	d013      	beq.n	8006a80 <TIM_OC2_SetConfig+0xc0>
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	4a1e      	ldr	r2, [pc, #120]	@ (8006ad4 <TIM_OC2_SetConfig+0x114>)
 8006a5c:	4293      	cmp	r3, r2
 8006a5e:	d00f      	beq.n	8006a80 <TIM_OC2_SetConfig+0xc0>
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	4a1e      	ldr	r2, [pc, #120]	@ (8006adc <TIM_OC2_SetConfig+0x11c>)
 8006a64:	4293      	cmp	r3, r2
 8006a66:	d00b      	beq.n	8006a80 <TIM_OC2_SetConfig+0xc0>
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	4a1d      	ldr	r2, [pc, #116]	@ (8006ae0 <TIM_OC2_SetConfig+0x120>)
 8006a6c:	4293      	cmp	r3, r2
 8006a6e:	d007      	beq.n	8006a80 <TIM_OC2_SetConfig+0xc0>
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	4a1c      	ldr	r2, [pc, #112]	@ (8006ae4 <TIM_OC2_SetConfig+0x124>)
 8006a74:	4293      	cmp	r3, r2
 8006a76:	d003      	beq.n	8006a80 <TIM_OC2_SetConfig+0xc0>
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	4a17      	ldr	r2, [pc, #92]	@ (8006ad8 <TIM_OC2_SetConfig+0x118>)
 8006a7c:	4293      	cmp	r3, r2
 8006a7e:	d113      	bne.n	8006aa8 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006a80:	693b      	ldr	r3, [r7, #16]
 8006a82:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006a86:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006a88:	693b      	ldr	r3, [r7, #16]
 8006a8a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006a8e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006a90:	683b      	ldr	r3, [r7, #0]
 8006a92:	695b      	ldr	r3, [r3, #20]
 8006a94:	009b      	lsls	r3, r3, #2
 8006a96:	693a      	ldr	r2, [r7, #16]
 8006a98:	4313      	orrs	r3, r2
 8006a9a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006a9c:	683b      	ldr	r3, [r7, #0]
 8006a9e:	699b      	ldr	r3, [r3, #24]
 8006aa0:	009b      	lsls	r3, r3, #2
 8006aa2:	693a      	ldr	r2, [r7, #16]
 8006aa4:	4313      	orrs	r3, r2
 8006aa6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	693a      	ldr	r2, [r7, #16]
 8006aac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	68fa      	ldr	r2, [r7, #12]
 8006ab2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006ab4:	683b      	ldr	r3, [r7, #0]
 8006ab6:	685a      	ldr	r2, [r3, #4]
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	697a      	ldr	r2, [r7, #20]
 8006ac0:	621a      	str	r2, [r3, #32]
}
 8006ac2:	bf00      	nop
 8006ac4:	371c      	adds	r7, #28
 8006ac6:	46bd      	mov	sp, r7
 8006ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006acc:	4770      	bx	lr
 8006ace:	bf00      	nop
 8006ad0:	40012c00 	.word	0x40012c00
 8006ad4:	40013400 	.word	0x40013400
 8006ad8:	40015000 	.word	0x40015000
 8006adc:	40014000 	.word	0x40014000
 8006ae0:	40014400 	.word	0x40014400
 8006ae4:	40014800 	.word	0x40014800

08006ae8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006ae8:	b480      	push	{r7}
 8006aea:	b087      	sub	sp, #28
 8006aec:	af00      	add	r7, sp, #0
 8006aee:	6078      	str	r0, [r7, #4]
 8006af0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	6a1b      	ldr	r3, [r3, #32]
 8006af6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	6a1b      	ldr	r3, [r3, #32]
 8006afc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	685b      	ldr	r3, [r3, #4]
 8006b08:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	69db      	ldr	r3, [r3, #28]
 8006b0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006b16:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b1a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	f023 0303 	bic.w	r3, r3, #3
 8006b22:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006b24:	683b      	ldr	r3, [r7, #0]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	68fa      	ldr	r2, [r7, #12]
 8006b2a:	4313      	orrs	r3, r2
 8006b2c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006b2e:	697b      	ldr	r3, [r7, #20]
 8006b30:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006b34:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006b36:	683b      	ldr	r3, [r7, #0]
 8006b38:	689b      	ldr	r3, [r3, #8]
 8006b3a:	021b      	lsls	r3, r3, #8
 8006b3c:	697a      	ldr	r2, [r7, #20]
 8006b3e:	4313      	orrs	r3, r2
 8006b40:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	4a2b      	ldr	r2, [pc, #172]	@ (8006bf4 <TIM_OC3_SetConfig+0x10c>)
 8006b46:	4293      	cmp	r3, r2
 8006b48:	d007      	beq.n	8006b5a <TIM_OC3_SetConfig+0x72>
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	4a2a      	ldr	r2, [pc, #168]	@ (8006bf8 <TIM_OC3_SetConfig+0x110>)
 8006b4e:	4293      	cmp	r3, r2
 8006b50:	d003      	beq.n	8006b5a <TIM_OC3_SetConfig+0x72>
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	4a29      	ldr	r2, [pc, #164]	@ (8006bfc <TIM_OC3_SetConfig+0x114>)
 8006b56:	4293      	cmp	r3, r2
 8006b58:	d10d      	bne.n	8006b76 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006b5a:	697b      	ldr	r3, [r7, #20]
 8006b5c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006b60:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006b62:	683b      	ldr	r3, [r7, #0]
 8006b64:	68db      	ldr	r3, [r3, #12]
 8006b66:	021b      	lsls	r3, r3, #8
 8006b68:	697a      	ldr	r2, [r7, #20]
 8006b6a:	4313      	orrs	r3, r2
 8006b6c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006b6e:	697b      	ldr	r3, [r7, #20]
 8006b70:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006b74:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	4a1e      	ldr	r2, [pc, #120]	@ (8006bf4 <TIM_OC3_SetConfig+0x10c>)
 8006b7a:	4293      	cmp	r3, r2
 8006b7c:	d013      	beq.n	8006ba6 <TIM_OC3_SetConfig+0xbe>
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	4a1d      	ldr	r2, [pc, #116]	@ (8006bf8 <TIM_OC3_SetConfig+0x110>)
 8006b82:	4293      	cmp	r3, r2
 8006b84:	d00f      	beq.n	8006ba6 <TIM_OC3_SetConfig+0xbe>
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	4a1d      	ldr	r2, [pc, #116]	@ (8006c00 <TIM_OC3_SetConfig+0x118>)
 8006b8a:	4293      	cmp	r3, r2
 8006b8c:	d00b      	beq.n	8006ba6 <TIM_OC3_SetConfig+0xbe>
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	4a1c      	ldr	r2, [pc, #112]	@ (8006c04 <TIM_OC3_SetConfig+0x11c>)
 8006b92:	4293      	cmp	r3, r2
 8006b94:	d007      	beq.n	8006ba6 <TIM_OC3_SetConfig+0xbe>
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	4a1b      	ldr	r2, [pc, #108]	@ (8006c08 <TIM_OC3_SetConfig+0x120>)
 8006b9a:	4293      	cmp	r3, r2
 8006b9c:	d003      	beq.n	8006ba6 <TIM_OC3_SetConfig+0xbe>
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	4a16      	ldr	r2, [pc, #88]	@ (8006bfc <TIM_OC3_SetConfig+0x114>)
 8006ba2:	4293      	cmp	r3, r2
 8006ba4:	d113      	bne.n	8006bce <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006ba6:	693b      	ldr	r3, [r7, #16]
 8006ba8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006bac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006bae:	693b      	ldr	r3, [r7, #16]
 8006bb0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006bb4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006bb6:	683b      	ldr	r3, [r7, #0]
 8006bb8:	695b      	ldr	r3, [r3, #20]
 8006bba:	011b      	lsls	r3, r3, #4
 8006bbc:	693a      	ldr	r2, [r7, #16]
 8006bbe:	4313      	orrs	r3, r2
 8006bc0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006bc2:	683b      	ldr	r3, [r7, #0]
 8006bc4:	699b      	ldr	r3, [r3, #24]
 8006bc6:	011b      	lsls	r3, r3, #4
 8006bc8:	693a      	ldr	r2, [r7, #16]
 8006bca:	4313      	orrs	r3, r2
 8006bcc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	693a      	ldr	r2, [r7, #16]
 8006bd2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	68fa      	ldr	r2, [r7, #12]
 8006bd8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006bda:	683b      	ldr	r3, [r7, #0]
 8006bdc:	685a      	ldr	r2, [r3, #4]
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	697a      	ldr	r2, [r7, #20]
 8006be6:	621a      	str	r2, [r3, #32]
}
 8006be8:	bf00      	nop
 8006bea:	371c      	adds	r7, #28
 8006bec:	46bd      	mov	sp, r7
 8006bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf2:	4770      	bx	lr
 8006bf4:	40012c00 	.word	0x40012c00
 8006bf8:	40013400 	.word	0x40013400
 8006bfc:	40015000 	.word	0x40015000
 8006c00:	40014000 	.word	0x40014000
 8006c04:	40014400 	.word	0x40014400
 8006c08:	40014800 	.word	0x40014800

08006c0c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006c0c:	b480      	push	{r7}
 8006c0e:	b087      	sub	sp, #28
 8006c10:	af00      	add	r7, sp, #0
 8006c12:	6078      	str	r0, [r7, #4]
 8006c14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	6a1b      	ldr	r3, [r3, #32]
 8006c1a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	6a1b      	ldr	r3, [r3, #32]
 8006c20:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	685b      	ldr	r3, [r3, #4]
 8006c2c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	69db      	ldr	r3, [r3, #28]
 8006c32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006c3a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006c3e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006c46:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006c48:	683b      	ldr	r3, [r7, #0]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	021b      	lsls	r3, r3, #8
 8006c4e:	68fa      	ldr	r2, [r7, #12]
 8006c50:	4313      	orrs	r3, r2
 8006c52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006c54:	697b      	ldr	r3, [r7, #20]
 8006c56:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006c5a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006c5c:	683b      	ldr	r3, [r7, #0]
 8006c5e:	689b      	ldr	r3, [r3, #8]
 8006c60:	031b      	lsls	r3, r3, #12
 8006c62:	697a      	ldr	r2, [r7, #20]
 8006c64:	4313      	orrs	r3, r2
 8006c66:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	4a2c      	ldr	r2, [pc, #176]	@ (8006d1c <TIM_OC4_SetConfig+0x110>)
 8006c6c:	4293      	cmp	r3, r2
 8006c6e:	d007      	beq.n	8006c80 <TIM_OC4_SetConfig+0x74>
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	4a2b      	ldr	r2, [pc, #172]	@ (8006d20 <TIM_OC4_SetConfig+0x114>)
 8006c74:	4293      	cmp	r3, r2
 8006c76:	d003      	beq.n	8006c80 <TIM_OC4_SetConfig+0x74>
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	4a2a      	ldr	r2, [pc, #168]	@ (8006d24 <TIM_OC4_SetConfig+0x118>)
 8006c7c:	4293      	cmp	r3, r2
 8006c7e:	d10d      	bne.n	8006c9c <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8006c80:	697b      	ldr	r3, [r7, #20]
 8006c82:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006c86:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8006c88:	683b      	ldr	r3, [r7, #0]
 8006c8a:	68db      	ldr	r3, [r3, #12]
 8006c8c:	031b      	lsls	r3, r3, #12
 8006c8e:	697a      	ldr	r2, [r7, #20]
 8006c90:	4313      	orrs	r3, r2
 8006c92:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8006c94:	697b      	ldr	r3, [r7, #20]
 8006c96:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006c9a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	4a1f      	ldr	r2, [pc, #124]	@ (8006d1c <TIM_OC4_SetConfig+0x110>)
 8006ca0:	4293      	cmp	r3, r2
 8006ca2:	d013      	beq.n	8006ccc <TIM_OC4_SetConfig+0xc0>
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	4a1e      	ldr	r2, [pc, #120]	@ (8006d20 <TIM_OC4_SetConfig+0x114>)
 8006ca8:	4293      	cmp	r3, r2
 8006caa:	d00f      	beq.n	8006ccc <TIM_OC4_SetConfig+0xc0>
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	4a1e      	ldr	r2, [pc, #120]	@ (8006d28 <TIM_OC4_SetConfig+0x11c>)
 8006cb0:	4293      	cmp	r3, r2
 8006cb2:	d00b      	beq.n	8006ccc <TIM_OC4_SetConfig+0xc0>
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	4a1d      	ldr	r2, [pc, #116]	@ (8006d2c <TIM_OC4_SetConfig+0x120>)
 8006cb8:	4293      	cmp	r3, r2
 8006cba:	d007      	beq.n	8006ccc <TIM_OC4_SetConfig+0xc0>
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	4a1c      	ldr	r2, [pc, #112]	@ (8006d30 <TIM_OC4_SetConfig+0x124>)
 8006cc0:	4293      	cmp	r3, r2
 8006cc2:	d003      	beq.n	8006ccc <TIM_OC4_SetConfig+0xc0>
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	4a17      	ldr	r2, [pc, #92]	@ (8006d24 <TIM_OC4_SetConfig+0x118>)
 8006cc8:	4293      	cmp	r3, r2
 8006cca:	d113      	bne.n	8006cf4 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006ccc:	693b      	ldr	r3, [r7, #16]
 8006cce:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006cd2:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8006cd4:	693b      	ldr	r3, [r7, #16]
 8006cd6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006cda:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006cdc:	683b      	ldr	r3, [r7, #0]
 8006cde:	695b      	ldr	r3, [r3, #20]
 8006ce0:	019b      	lsls	r3, r3, #6
 8006ce2:	693a      	ldr	r2, [r7, #16]
 8006ce4:	4313      	orrs	r3, r2
 8006ce6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8006ce8:	683b      	ldr	r3, [r7, #0]
 8006cea:	699b      	ldr	r3, [r3, #24]
 8006cec:	019b      	lsls	r3, r3, #6
 8006cee:	693a      	ldr	r2, [r7, #16]
 8006cf0:	4313      	orrs	r3, r2
 8006cf2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	693a      	ldr	r2, [r7, #16]
 8006cf8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	68fa      	ldr	r2, [r7, #12]
 8006cfe:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006d00:	683b      	ldr	r3, [r7, #0]
 8006d02:	685a      	ldr	r2, [r3, #4]
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	697a      	ldr	r2, [r7, #20]
 8006d0c:	621a      	str	r2, [r3, #32]
}
 8006d0e:	bf00      	nop
 8006d10:	371c      	adds	r7, #28
 8006d12:	46bd      	mov	sp, r7
 8006d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d18:	4770      	bx	lr
 8006d1a:	bf00      	nop
 8006d1c:	40012c00 	.word	0x40012c00
 8006d20:	40013400 	.word	0x40013400
 8006d24:	40015000 	.word	0x40015000
 8006d28:	40014000 	.word	0x40014000
 8006d2c:	40014400 	.word	0x40014400
 8006d30:	40014800 	.word	0x40014800

08006d34 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006d34:	b480      	push	{r7}
 8006d36:	b087      	sub	sp, #28
 8006d38:	af00      	add	r7, sp, #0
 8006d3a:	6078      	str	r0, [r7, #4]
 8006d3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	6a1b      	ldr	r3, [r3, #32]
 8006d42:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	6a1b      	ldr	r3, [r3, #32]
 8006d48:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	685b      	ldr	r3, [r3, #4]
 8006d54:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006d5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006d62:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006d66:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006d68:	683b      	ldr	r3, [r7, #0]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	68fa      	ldr	r2, [r7, #12]
 8006d6e:	4313      	orrs	r3, r2
 8006d70:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006d72:	693b      	ldr	r3, [r7, #16]
 8006d74:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8006d78:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006d7a:	683b      	ldr	r3, [r7, #0]
 8006d7c:	689b      	ldr	r3, [r3, #8]
 8006d7e:	041b      	lsls	r3, r3, #16
 8006d80:	693a      	ldr	r2, [r7, #16]
 8006d82:	4313      	orrs	r3, r2
 8006d84:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	4a19      	ldr	r2, [pc, #100]	@ (8006df0 <TIM_OC5_SetConfig+0xbc>)
 8006d8a:	4293      	cmp	r3, r2
 8006d8c:	d013      	beq.n	8006db6 <TIM_OC5_SetConfig+0x82>
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	4a18      	ldr	r2, [pc, #96]	@ (8006df4 <TIM_OC5_SetConfig+0xc0>)
 8006d92:	4293      	cmp	r3, r2
 8006d94:	d00f      	beq.n	8006db6 <TIM_OC5_SetConfig+0x82>
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	4a17      	ldr	r2, [pc, #92]	@ (8006df8 <TIM_OC5_SetConfig+0xc4>)
 8006d9a:	4293      	cmp	r3, r2
 8006d9c:	d00b      	beq.n	8006db6 <TIM_OC5_SetConfig+0x82>
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	4a16      	ldr	r2, [pc, #88]	@ (8006dfc <TIM_OC5_SetConfig+0xc8>)
 8006da2:	4293      	cmp	r3, r2
 8006da4:	d007      	beq.n	8006db6 <TIM_OC5_SetConfig+0x82>
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	4a15      	ldr	r2, [pc, #84]	@ (8006e00 <TIM_OC5_SetConfig+0xcc>)
 8006daa:	4293      	cmp	r3, r2
 8006dac:	d003      	beq.n	8006db6 <TIM_OC5_SetConfig+0x82>
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	4a14      	ldr	r2, [pc, #80]	@ (8006e04 <TIM_OC5_SetConfig+0xd0>)
 8006db2:	4293      	cmp	r3, r2
 8006db4:	d109      	bne.n	8006dca <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006db6:	697b      	ldr	r3, [r7, #20]
 8006db8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006dbc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006dbe:	683b      	ldr	r3, [r7, #0]
 8006dc0:	695b      	ldr	r3, [r3, #20]
 8006dc2:	021b      	lsls	r3, r3, #8
 8006dc4:	697a      	ldr	r2, [r7, #20]
 8006dc6:	4313      	orrs	r3, r2
 8006dc8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	697a      	ldr	r2, [r7, #20]
 8006dce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	68fa      	ldr	r2, [r7, #12]
 8006dd4:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006dd6:	683b      	ldr	r3, [r7, #0]
 8006dd8:	685a      	ldr	r2, [r3, #4]
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	693a      	ldr	r2, [r7, #16]
 8006de2:	621a      	str	r2, [r3, #32]
}
 8006de4:	bf00      	nop
 8006de6:	371c      	adds	r7, #28
 8006de8:	46bd      	mov	sp, r7
 8006dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dee:	4770      	bx	lr
 8006df0:	40012c00 	.word	0x40012c00
 8006df4:	40013400 	.word	0x40013400
 8006df8:	40014000 	.word	0x40014000
 8006dfc:	40014400 	.word	0x40014400
 8006e00:	40014800 	.word	0x40014800
 8006e04:	40015000 	.word	0x40015000

08006e08 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006e08:	b480      	push	{r7}
 8006e0a:	b087      	sub	sp, #28
 8006e0c:	af00      	add	r7, sp, #0
 8006e0e:	6078      	str	r0, [r7, #4]
 8006e10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	6a1b      	ldr	r3, [r3, #32]
 8006e16:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	6a1b      	ldr	r3, [r3, #32]
 8006e1c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	685b      	ldr	r3, [r3, #4]
 8006e28:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006e2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006e36:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006e3a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006e3c:	683b      	ldr	r3, [r7, #0]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	021b      	lsls	r3, r3, #8
 8006e42:	68fa      	ldr	r2, [r7, #12]
 8006e44:	4313      	orrs	r3, r2
 8006e46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006e48:	693b      	ldr	r3, [r7, #16]
 8006e4a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006e4e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006e50:	683b      	ldr	r3, [r7, #0]
 8006e52:	689b      	ldr	r3, [r3, #8]
 8006e54:	051b      	lsls	r3, r3, #20
 8006e56:	693a      	ldr	r2, [r7, #16]
 8006e58:	4313      	orrs	r3, r2
 8006e5a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	4a1a      	ldr	r2, [pc, #104]	@ (8006ec8 <TIM_OC6_SetConfig+0xc0>)
 8006e60:	4293      	cmp	r3, r2
 8006e62:	d013      	beq.n	8006e8c <TIM_OC6_SetConfig+0x84>
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	4a19      	ldr	r2, [pc, #100]	@ (8006ecc <TIM_OC6_SetConfig+0xc4>)
 8006e68:	4293      	cmp	r3, r2
 8006e6a:	d00f      	beq.n	8006e8c <TIM_OC6_SetConfig+0x84>
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	4a18      	ldr	r2, [pc, #96]	@ (8006ed0 <TIM_OC6_SetConfig+0xc8>)
 8006e70:	4293      	cmp	r3, r2
 8006e72:	d00b      	beq.n	8006e8c <TIM_OC6_SetConfig+0x84>
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	4a17      	ldr	r2, [pc, #92]	@ (8006ed4 <TIM_OC6_SetConfig+0xcc>)
 8006e78:	4293      	cmp	r3, r2
 8006e7a:	d007      	beq.n	8006e8c <TIM_OC6_SetConfig+0x84>
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	4a16      	ldr	r2, [pc, #88]	@ (8006ed8 <TIM_OC6_SetConfig+0xd0>)
 8006e80:	4293      	cmp	r3, r2
 8006e82:	d003      	beq.n	8006e8c <TIM_OC6_SetConfig+0x84>
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	4a15      	ldr	r2, [pc, #84]	@ (8006edc <TIM_OC6_SetConfig+0xd4>)
 8006e88:	4293      	cmp	r3, r2
 8006e8a:	d109      	bne.n	8006ea0 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006e8c:	697b      	ldr	r3, [r7, #20]
 8006e8e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006e92:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006e94:	683b      	ldr	r3, [r7, #0]
 8006e96:	695b      	ldr	r3, [r3, #20]
 8006e98:	029b      	lsls	r3, r3, #10
 8006e9a:	697a      	ldr	r2, [r7, #20]
 8006e9c:	4313      	orrs	r3, r2
 8006e9e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	697a      	ldr	r2, [r7, #20]
 8006ea4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	68fa      	ldr	r2, [r7, #12]
 8006eaa:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006eac:	683b      	ldr	r3, [r7, #0]
 8006eae:	685a      	ldr	r2, [r3, #4]
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	693a      	ldr	r2, [r7, #16]
 8006eb8:	621a      	str	r2, [r3, #32]
}
 8006eba:	bf00      	nop
 8006ebc:	371c      	adds	r7, #28
 8006ebe:	46bd      	mov	sp, r7
 8006ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec4:	4770      	bx	lr
 8006ec6:	bf00      	nop
 8006ec8:	40012c00 	.word	0x40012c00
 8006ecc:	40013400 	.word	0x40013400
 8006ed0:	40014000 	.word	0x40014000
 8006ed4:	40014400 	.word	0x40014400
 8006ed8:	40014800 	.word	0x40014800
 8006edc:	40015000 	.word	0x40015000

08006ee0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006ee0:	b480      	push	{r7}
 8006ee2:	b087      	sub	sp, #28
 8006ee4:	af00      	add	r7, sp, #0
 8006ee6:	60f8      	str	r0, [r7, #12]
 8006ee8:	60b9      	str	r1, [r7, #8]
 8006eea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	6a1b      	ldr	r3, [r3, #32]
 8006ef0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	6a1b      	ldr	r3, [r3, #32]
 8006ef6:	f023 0201 	bic.w	r2, r3, #1
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	699b      	ldr	r3, [r3, #24]
 8006f02:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006f04:	693b      	ldr	r3, [r7, #16]
 8006f06:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006f0a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	011b      	lsls	r3, r3, #4
 8006f10:	693a      	ldr	r2, [r7, #16]
 8006f12:	4313      	orrs	r3, r2
 8006f14:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006f16:	697b      	ldr	r3, [r7, #20]
 8006f18:	f023 030a 	bic.w	r3, r3, #10
 8006f1c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006f1e:	697a      	ldr	r2, [r7, #20]
 8006f20:	68bb      	ldr	r3, [r7, #8]
 8006f22:	4313      	orrs	r3, r2
 8006f24:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	693a      	ldr	r2, [r7, #16]
 8006f2a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	697a      	ldr	r2, [r7, #20]
 8006f30:	621a      	str	r2, [r3, #32]
}
 8006f32:	bf00      	nop
 8006f34:	371c      	adds	r7, #28
 8006f36:	46bd      	mov	sp, r7
 8006f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f3c:	4770      	bx	lr

08006f3e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006f3e:	b480      	push	{r7}
 8006f40:	b087      	sub	sp, #28
 8006f42:	af00      	add	r7, sp, #0
 8006f44:	60f8      	str	r0, [r7, #12]
 8006f46:	60b9      	str	r1, [r7, #8]
 8006f48:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	6a1b      	ldr	r3, [r3, #32]
 8006f4e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	6a1b      	ldr	r3, [r3, #32]
 8006f54:	f023 0210 	bic.w	r2, r3, #16
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	699b      	ldr	r3, [r3, #24]
 8006f60:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006f62:	693b      	ldr	r3, [r7, #16]
 8006f64:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006f68:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	031b      	lsls	r3, r3, #12
 8006f6e:	693a      	ldr	r2, [r7, #16]
 8006f70:	4313      	orrs	r3, r2
 8006f72:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006f74:	697b      	ldr	r3, [r7, #20]
 8006f76:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006f7a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006f7c:	68bb      	ldr	r3, [r7, #8]
 8006f7e:	011b      	lsls	r3, r3, #4
 8006f80:	697a      	ldr	r2, [r7, #20]
 8006f82:	4313      	orrs	r3, r2
 8006f84:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	693a      	ldr	r2, [r7, #16]
 8006f8a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	697a      	ldr	r2, [r7, #20]
 8006f90:	621a      	str	r2, [r3, #32]
}
 8006f92:	bf00      	nop
 8006f94:	371c      	adds	r7, #28
 8006f96:	46bd      	mov	sp, r7
 8006f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f9c:	4770      	bx	lr

08006f9e <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006f9e:	b480      	push	{r7}
 8006fa0:	b085      	sub	sp, #20
 8006fa2:	af00      	add	r7, sp, #0
 8006fa4:	6078      	str	r0, [r7, #4]
 8006fa6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	689b      	ldr	r3, [r3, #8]
 8006fac:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8006fb4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006fb8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006fba:	683a      	ldr	r2, [r7, #0]
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	4313      	orrs	r3, r2
 8006fc0:	f043 0307 	orr.w	r3, r3, #7
 8006fc4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	68fa      	ldr	r2, [r7, #12]
 8006fca:	609a      	str	r2, [r3, #8]
}
 8006fcc:	bf00      	nop
 8006fce:	3714      	adds	r7, #20
 8006fd0:	46bd      	mov	sp, r7
 8006fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd6:	4770      	bx	lr

08006fd8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006fd8:	b480      	push	{r7}
 8006fda:	b087      	sub	sp, #28
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	60f8      	str	r0, [r7, #12]
 8006fe0:	60b9      	str	r1, [r7, #8]
 8006fe2:	607a      	str	r2, [r7, #4]
 8006fe4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	689b      	ldr	r3, [r3, #8]
 8006fea:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006fec:	697b      	ldr	r3, [r7, #20]
 8006fee:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006ff2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006ff4:	683b      	ldr	r3, [r7, #0]
 8006ff6:	021a      	lsls	r2, r3, #8
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	431a      	orrs	r2, r3
 8006ffc:	68bb      	ldr	r3, [r7, #8]
 8006ffe:	4313      	orrs	r3, r2
 8007000:	697a      	ldr	r2, [r7, #20]
 8007002:	4313      	orrs	r3, r2
 8007004:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	697a      	ldr	r2, [r7, #20]
 800700a:	609a      	str	r2, [r3, #8]
}
 800700c:	bf00      	nop
 800700e:	371c      	adds	r7, #28
 8007010:	46bd      	mov	sp, r7
 8007012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007016:	4770      	bx	lr

08007018 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007018:	b480      	push	{r7}
 800701a:	b087      	sub	sp, #28
 800701c:	af00      	add	r7, sp, #0
 800701e:	60f8      	str	r0, [r7, #12]
 8007020:	60b9      	str	r1, [r7, #8]
 8007022:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007024:	68bb      	ldr	r3, [r7, #8]
 8007026:	f003 031f 	and.w	r3, r3, #31
 800702a:	2201      	movs	r2, #1
 800702c:	fa02 f303 	lsl.w	r3, r2, r3
 8007030:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	6a1a      	ldr	r2, [r3, #32]
 8007036:	697b      	ldr	r3, [r7, #20]
 8007038:	43db      	mvns	r3, r3
 800703a:	401a      	ands	r2, r3
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	6a1a      	ldr	r2, [r3, #32]
 8007044:	68bb      	ldr	r3, [r7, #8]
 8007046:	f003 031f 	and.w	r3, r3, #31
 800704a:	6879      	ldr	r1, [r7, #4]
 800704c:	fa01 f303 	lsl.w	r3, r1, r3
 8007050:	431a      	orrs	r2, r3
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	621a      	str	r2, [r3, #32]
}
 8007056:	bf00      	nop
 8007058:	371c      	adds	r7, #28
 800705a:	46bd      	mov	sp, r7
 800705c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007060:	4770      	bx	lr
	...

08007064 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007064:	b480      	push	{r7}
 8007066:	b085      	sub	sp, #20
 8007068:	af00      	add	r7, sp, #0
 800706a:	6078      	str	r0, [r7, #4]
 800706c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007074:	2b01      	cmp	r3, #1
 8007076:	d101      	bne.n	800707c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007078:	2302      	movs	r3, #2
 800707a:	e074      	b.n	8007166 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	2201      	movs	r2, #1
 8007080:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	2202      	movs	r2, #2
 8007088:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	685b      	ldr	r3, [r3, #4]
 8007092:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	689b      	ldr	r3, [r3, #8]
 800709a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	4a34      	ldr	r2, [pc, #208]	@ (8007174 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80070a2:	4293      	cmp	r3, r2
 80070a4:	d009      	beq.n	80070ba <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	4a33      	ldr	r2, [pc, #204]	@ (8007178 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80070ac:	4293      	cmp	r3, r2
 80070ae:	d004      	beq.n	80070ba <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	4a31      	ldr	r2, [pc, #196]	@ (800717c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80070b6:	4293      	cmp	r3, r2
 80070b8:	d108      	bne.n	80070cc <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80070c0:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80070c2:	683b      	ldr	r3, [r7, #0]
 80070c4:	685b      	ldr	r3, [r3, #4]
 80070c6:	68fa      	ldr	r2, [r7, #12]
 80070c8:	4313      	orrs	r3, r2
 80070ca:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80070d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80070d6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80070d8:	683b      	ldr	r3, [r7, #0]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	68fa      	ldr	r2, [r7, #12]
 80070de:	4313      	orrs	r3, r2
 80070e0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	68fa      	ldr	r2, [r7, #12]
 80070e8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	4a21      	ldr	r2, [pc, #132]	@ (8007174 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80070f0:	4293      	cmp	r3, r2
 80070f2:	d022      	beq.n	800713a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80070fc:	d01d      	beq.n	800713a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	4a1f      	ldr	r2, [pc, #124]	@ (8007180 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8007104:	4293      	cmp	r3, r2
 8007106:	d018      	beq.n	800713a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	4a1d      	ldr	r2, [pc, #116]	@ (8007184 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800710e:	4293      	cmp	r3, r2
 8007110:	d013      	beq.n	800713a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	4a1c      	ldr	r2, [pc, #112]	@ (8007188 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8007118:	4293      	cmp	r3, r2
 800711a:	d00e      	beq.n	800713a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	4a15      	ldr	r2, [pc, #84]	@ (8007178 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8007122:	4293      	cmp	r3, r2
 8007124:	d009      	beq.n	800713a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	4a18      	ldr	r2, [pc, #96]	@ (800718c <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800712c:	4293      	cmp	r3, r2
 800712e:	d004      	beq.n	800713a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	4a11      	ldr	r2, [pc, #68]	@ (800717c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8007136:	4293      	cmp	r3, r2
 8007138:	d10c      	bne.n	8007154 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800713a:	68bb      	ldr	r3, [r7, #8]
 800713c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007140:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007142:	683b      	ldr	r3, [r7, #0]
 8007144:	689b      	ldr	r3, [r3, #8]
 8007146:	68ba      	ldr	r2, [r7, #8]
 8007148:	4313      	orrs	r3, r2
 800714a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	68ba      	ldr	r2, [r7, #8]
 8007152:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	2201      	movs	r2, #1
 8007158:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	2200      	movs	r2, #0
 8007160:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007164:	2300      	movs	r3, #0
}
 8007166:	4618      	mov	r0, r3
 8007168:	3714      	adds	r7, #20
 800716a:	46bd      	mov	sp, r7
 800716c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007170:	4770      	bx	lr
 8007172:	bf00      	nop
 8007174:	40012c00 	.word	0x40012c00
 8007178:	40013400 	.word	0x40013400
 800717c:	40015000 	.word	0x40015000
 8007180:	40000400 	.word	0x40000400
 8007184:	40000800 	.word	0x40000800
 8007188:	40000c00 	.word	0x40000c00
 800718c:	40014000 	.word	0x40014000

08007190 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007190:	b480      	push	{r7}
 8007192:	b085      	sub	sp, #20
 8007194:	af00      	add	r7, sp, #0
 8007196:	6078      	str	r0, [r7, #4]
 8007198:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800719a:	2300      	movs	r3, #0
 800719c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80071a4:	2b01      	cmp	r3, #1
 80071a6:	d101      	bne.n	80071ac <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80071a8:	2302      	movs	r3, #2
 80071aa:	e078      	b.n	800729e <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	2201      	movs	r2, #1
 80071b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80071ba:	683b      	ldr	r3, [r7, #0]
 80071bc:	68db      	ldr	r3, [r3, #12]
 80071be:	4313      	orrs	r3, r2
 80071c0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80071c8:	683b      	ldr	r3, [r7, #0]
 80071ca:	689b      	ldr	r3, [r3, #8]
 80071cc:	4313      	orrs	r3, r2
 80071ce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80071d6:	683b      	ldr	r3, [r7, #0]
 80071d8:	685b      	ldr	r3, [r3, #4]
 80071da:	4313      	orrs	r3, r2
 80071dc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80071e4:	683b      	ldr	r3, [r7, #0]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	4313      	orrs	r3, r2
 80071ea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80071f2:	683b      	ldr	r3, [r7, #0]
 80071f4:	691b      	ldr	r3, [r3, #16]
 80071f6:	4313      	orrs	r3, r2
 80071f8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8007200:	683b      	ldr	r3, [r7, #0]
 8007202:	695b      	ldr	r3, [r3, #20]
 8007204:	4313      	orrs	r3, r2
 8007206:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800720e:	683b      	ldr	r3, [r7, #0]
 8007210:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007212:	4313      	orrs	r3, r2
 8007214:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800721c:	683b      	ldr	r3, [r7, #0]
 800721e:	699b      	ldr	r3, [r3, #24]
 8007220:	041b      	lsls	r3, r3, #16
 8007222:	4313      	orrs	r3, r2
 8007224:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800722c:	683b      	ldr	r3, [r7, #0]
 800722e:	69db      	ldr	r3, [r3, #28]
 8007230:	4313      	orrs	r3, r2
 8007232:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	4a1c      	ldr	r2, [pc, #112]	@ (80072ac <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800723a:	4293      	cmp	r3, r2
 800723c:	d009      	beq.n	8007252 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	4a1b      	ldr	r2, [pc, #108]	@ (80072b0 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8007244:	4293      	cmp	r3, r2
 8007246:	d004      	beq.n	8007252 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	4a19      	ldr	r2, [pc, #100]	@ (80072b4 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800724e:	4293      	cmp	r3, r2
 8007250:	d11c      	bne.n	800728c <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8007258:	683b      	ldr	r3, [r7, #0]
 800725a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800725c:	051b      	lsls	r3, r3, #20
 800725e:	4313      	orrs	r3, r2
 8007260:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8007268:	683b      	ldr	r3, [r7, #0]
 800726a:	6a1b      	ldr	r3, [r3, #32]
 800726c:	4313      	orrs	r3, r2
 800726e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8007276:	683b      	ldr	r3, [r7, #0]
 8007278:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800727a:	4313      	orrs	r3, r2
 800727c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8007284:	683b      	ldr	r3, [r7, #0]
 8007286:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007288:	4313      	orrs	r3, r2
 800728a:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	68fa      	ldr	r2, [r7, #12]
 8007292:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	2200      	movs	r2, #0
 8007298:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800729c:	2300      	movs	r3, #0
}
 800729e:	4618      	mov	r0, r3
 80072a0:	3714      	adds	r7, #20
 80072a2:	46bd      	mov	sp, r7
 80072a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072a8:	4770      	bx	lr
 80072aa:	bf00      	nop
 80072ac:	40012c00 	.word	0x40012c00
 80072b0:	40013400 	.word	0x40013400
 80072b4:	40015000 	.word	0x40015000

080072b8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80072b8:	b580      	push	{r7, lr}
 80072ba:	b082      	sub	sp, #8
 80072bc:	af00      	add	r7, sp, #0
 80072be:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d101      	bne.n	80072ca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80072c6:	2301      	movs	r3, #1
 80072c8:	e042      	b.n	8007350 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d106      	bne.n	80072e2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	2200      	movs	r2, #0
 80072d8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80072dc:	6878      	ldr	r0, [r7, #4]
 80072de:	f7fa ff97 	bl	8002210 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	2224      	movs	r2, #36	@ 0x24
 80072e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	681a      	ldr	r2, [r3, #0]
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	f022 0201 	bic.w	r2, r2, #1
 80072f8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d002      	beq.n	8007308 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8007302:	6878      	ldr	r0, [r7, #4]
 8007304:	f000 ff42 	bl	800818c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007308:	6878      	ldr	r0, [r7, #4]
 800730a:	f000 fc43 	bl	8007b94 <UART_SetConfig>
 800730e:	4603      	mov	r3, r0
 8007310:	2b01      	cmp	r3, #1
 8007312:	d101      	bne.n	8007318 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8007314:	2301      	movs	r3, #1
 8007316:	e01b      	b.n	8007350 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	685a      	ldr	r2, [r3, #4]
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007326:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	689a      	ldr	r2, [r3, #8]
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007336:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	681a      	ldr	r2, [r3, #0]
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	f042 0201 	orr.w	r2, r2, #1
 8007346:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007348:	6878      	ldr	r0, [r7, #4]
 800734a:	f000 ffc1 	bl	80082d0 <UART_CheckIdleState>
 800734e:	4603      	mov	r3, r0
}
 8007350:	4618      	mov	r0, r3
 8007352:	3708      	adds	r7, #8
 8007354:	46bd      	mov	sp, r7
 8007356:	bd80      	pop	{r7, pc}

08007358 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007358:	b580      	push	{r7, lr}
 800735a:	b08a      	sub	sp, #40	@ 0x28
 800735c:	af02      	add	r7, sp, #8
 800735e:	60f8      	str	r0, [r7, #12]
 8007360:	60b9      	str	r1, [r7, #8]
 8007362:	603b      	str	r3, [r7, #0]
 8007364:	4613      	mov	r3, r2
 8007366:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800736e:	2b20      	cmp	r3, #32
 8007370:	d17b      	bne.n	800746a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8007372:	68bb      	ldr	r3, [r7, #8]
 8007374:	2b00      	cmp	r3, #0
 8007376:	d002      	beq.n	800737e <HAL_UART_Transmit+0x26>
 8007378:	88fb      	ldrh	r3, [r7, #6]
 800737a:	2b00      	cmp	r3, #0
 800737c:	d101      	bne.n	8007382 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800737e:	2301      	movs	r3, #1
 8007380:	e074      	b.n	800746c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	2200      	movs	r2, #0
 8007386:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	2221      	movs	r2, #33	@ 0x21
 800738e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007392:	f7fb f96b 	bl	800266c <HAL_GetTick>
 8007396:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	88fa      	ldrh	r2, [r7, #6]
 800739c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	88fa      	ldrh	r2, [r7, #6]
 80073a4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	689b      	ldr	r3, [r3, #8]
 80073ac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80073b0:	d108      	bne.n	80073c4 <HAL_UART_Transmit+0x6c>
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	691b      	ldr	r3, [r3, #16]
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d104      	bne.n	80073c4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80073ba:	2300      	movs	r3, #0
 80073bc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80073be:	68bb      	ldr	r3, [r7, #8]
 80073c0:	61bb      	str	r3, [r7, #24]
 80073c2:	e003      	b.n	80073cc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80073c4:	68bb      	ldr	r3, [r7, #8]
 80073c6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80073c8:	2300      	movs	r3, #0
 80073ca:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80073cc:	e030      	b.n	8007430 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80073ce:	683b      	ldr	r3, [r7, #0]
 80073d0:	9300      	str	r3, [sp, #0]
 80073d2:	697b      	ldr	r3, [r7, #20]
 80073d4:	2200      	movs	r2, #0
 80073d6:	2180      	movs	r1, #128	@ 0x80
 80073d8:	68f8      	ldr	r0, [r7, #12]
 80073da:	f001 f823 	bl	8008424 <UART_WaitOnFlagUntilTimeout>
 80073de:	4603      	mov	r3, r0
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d005      	beq.n	80073f0 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	2220      	movs	r2, #32
 80073e8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80073ec:	2303      	movs	r3, #3
 80073ee:	e03d      	b.n	800746c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80073f0:	69fb      	ldr	r3, [r7, #28]
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d10b      	bne.n	800740e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80073f6:	69bb      	ldr	r3, [r7, #24]
 80073f8:	881b      	ldrh	r3, [r3, #0]
 80073fa:	461a      	mov	r2, r3
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007404:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8007406:	69bb      	ldr	r3, [r7, #24]
 8007408:	3302      	adds	r3, #2
 800740a:	61bb      	str	r3, [r7, #24]
 800740c:	e007      	b.n	800741e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800740e:	69fb      	ldr	r3, [r7, #28]
 8007410:	781a      	ldrb	r2, [r3, #0]
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8007418:	69fb      	ldr	r3, [r7, #28]
 800741a:	3301      	adds	r3, #1
 800741c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8007424:	b29b      	uxth	r3, r3
 8007426:	3b01      	subs	r3, #1
 8007428:	b29a      	uxth	r2, r3
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8007436:	b29b      	uxth	r3, r3
 8007438:	2b00      	cmp	r3, #0
 800743a:	d1c8      	bne.n	80073ce <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800743c:	683b      	ldr	r3, [r7, #0]
 800743e:	9300      	str	r3, [sp, #0]
 8007440:	697b      	ldr	r3, [r7, #20]
 8007442:	2200      	movs	r2, #0
 8007444:	2140      	movs	r1, #64	@ 0x40
 8007446:	68f8      	ldr	r0, [r7, #12]
 8007448:	f000 ffec 	bl	8008424 <UART_WaitOnFlagUntilTimeout>
 800744c:	4603      	mov	r3, r0
 800744e:	2b00      	cmp	r3, #0
 8007450:	d005      	beq.n	800745e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	2220      	movs	r2, #32
 8007456:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800745a:	2303      	movs	r3, #3
 800745c:	e006      	b.n	800746c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	2220      	movs	r2, #32
 8007462:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8007466:	2300      	movs	r3, #0
 8007468:	e000      	b.n	800746c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800746a:	2302      	movs	r3, #2
  }
}
 800746c:	4618      	mov	r0, r3
 800746e:	3720      	adds	r7, #32
 8007470:	46bd      	mov	sp, r7
 8007472:	bd80      	pop	{r7, pc}

08007474 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007474:	b580      	push	{r7, lr}
 8007476:	b08a      	sub	sp, #40	@ 0x28
 8007478:	af00      	add	r7, sp, #0
 800747a:	60f8      	str	r0, [r7, #12]
 800747c:	60b9      	str	r1, [r7, #8]
 800747e:	4613      	mov	r3, r2
 8007480:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007488:	2b20      	cmp	r3, #32
 800748a:	d137      	bne.n	80074fc <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800748c:	68bb      	ldr	r3, [r7, #8]
 800748e:	2b00      	cmp	r3, #0
 8007490:	d002      	beq.n	8007498 <HAL_UART_Receive_IT+0x24>
 8007492:	88fb      	ldrh	r3, [r7, #6]
 8007494:	2b00      	cmp	r3, #0
 8007496:	d101      	bne.n	800749c <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8007498:	2301      	movs	r3, #1
 800749a:	e030      	b.n	80074fe <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	2200      	movs	r2, #0
 80074a0:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	4a18      	ldr	r2, [pc, #96]	@ (8007508 <HAL_UART_Receive_IT+0x94>)
 80074a8:	4293      	cmp	r3, r2
 80074aa:	d01f      	beq.n	80074ec <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	685b      	ldr	r3, [r3, #4]
 80074b2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d018      	beq.n	80074ec <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074c0:	697b      	ldr	r3, [r7, #20]
 80074c2:	e853 3f00 	ldrex	r3, [r3]
 80074c6:	613b      	str	r3, [r7, #16]
   return(result);
 80074c8:	693b      	ldr	r3, [r7, #16]
 80074ca:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80074ce:	627b      	str	r3, [r7, #36]	@ 0x24
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	461a      	mov	r2, r3
 80074d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074d8:	623b      	str	r3, [r7, #32]
 80074da:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074dc:	69f9      	ldr	r1, [r7, #28]
 80074de:	6a3a      	ldr	r2, [r7, #32]
 80074e0:	e841 2300 	strex	r3, r2, [r1]
 80074e4:	61bb      	str	r3, [r7, #24]
   return(result);
 80074e6:	69bb      	ldr	r3, [r7, #24]
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d1e6      	bne.n	80074ba <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80074ec:	88fb      	ldrh	r3, [r7, #6]
 80074ee:	461a      	mov	r2, r3
 80074f0:	68b9      	ldr	r1, [r7, #8]
 80074f2:	68f8      	ldr	r0, [r7, #12]
 80074f4:	f001 f804 	bl	8008500 <UART_Start_Receive_IT>
 80074f8:	4603      	mov	r3, r0
 80074fa:	e000      	b.n	80074fe <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80074fc:	2302      	movs	r3, #2
  }
}
 80074fe:	4618      	mov	r0, r3
 8007500:	3728      	adds	r7, #40	@ 0x28
 8007502:	46bd      	mov	sp, r7
 8007504:	bd80      	pop	{r7, pc}
 8007506:	bf00      	nop
 8007508:	40008000 	.word	0x40008000

0800750c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800750c:	b580      	push	{r7, lr}
 800750e:	b0ba      	sub	sp, #232	@ 0xe8
 8007510:	af00      	add	r7, sp, #0
 8007512:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	69db      	ldr	r3, [r3, #28]
 800751a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	689b      	ldr	r3, [r3, #8]
 800752e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007532:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8007536:	f640 030f 	movw	r3, #2063	@ 0x80f
 800753a:	4013      	ands	r3, r2
 800753c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8007540:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007544:	2b00      	cmp	r3, #0
 8007546:	d11b      	bne.n	8007580 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007548:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800754c:	f003 0320 	and.w	r3, r3, #32
 8007550:	2b00      	cmp	r3, #0
 8007552:	d015      	beq.n	8007580 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007554:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007558:	f003 0320 	and.w	r3, r3, #32
 800755c:	2b00      	cmp	r3, #0
 800755e:	d105      	bne.n	800756c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007560:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007564:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007568:	2b00      	cmp	r3, #0
 800756a:	d009      	beq.n	8007580 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007570:	2b00      	cmp	r3, #0
 8007572:	f000 82e3 	beq.w	8007b3c <HAL_UART_IRQHandler+0x630>
      {
        huart->RxISR(huart);
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800757a:	6878      	ldr	r0, [r7, #4]
 800757c:	4798      	blx	r3
      }
      return;
 800757e:	e2dd      	b.n	8007b3c <HAL_UART_IRQHandler+0x630>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8007580:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007584:	2b00      	cmp	r3, #0
 8007586:	f000 8123 	beq.w	80077d0 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800758a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800758e:	4b8d      	ldr	r3, [pc, #564]	@ (80077c4 <HAL_UART_IRQHandler+0x2b8>)
 8007590:	4013      	ands	r3, r2
 8007592:	2b00      	cmp	r3, #0
 8007594:	d106      	bne.n	80075a4 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8007596:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800759a:	4b8b      	ldr	r3, [pc, #556]	@ (80077c8 <HAL_UART_IRQHandler+0x2bc>)
 800759c:	4013      	ands	r3, r2
 800759e:	2b00      	cmp	r3, #0
 80075a0:	f000 8116 	beq.w	80077d0 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80075a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80075a8:	f003 0301 	and.w	r3, r3, #1
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d011      	beq.n	80075d4 <HAL_UART_IRQHandler+0xc8>
 80075b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80075b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d00b      	beq.n	80075d4 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	2201      	movs	r2, #1
 80075c2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80075ca:	f043 0201 	orr.w	r2, r3, #1
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80075d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80075d8:	f003 0302 	and.w	r3, r3, #2
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d011      	beq.n	8007604 <HAL_UART_IRQHandler+0xf8>
 80075e0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80075e4:	f003 0301 	and.w	r3, r3, #1
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d00b      	beq.n	8007604 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	2202      	movs	r2, #2
 80075f2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80075fa:	f043 0204 	orr.w	r2, r3, #4
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007604:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007608:	f003 0304 	and.w	r3, r3, #4
 800760c:	2b00      	cmp	r3, #0
 800760e:	d011      	beq.n	8007634 <HAL_UART_IRQHandler+0x128>
 8007610:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007614:	f003 0301 	and.w	r3, r3, #1
 8007618:	2b00      	cmp	r3, #0
 800761a:	d00b      	beq.n	8007634 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	2204      	movs	r2, #4
 8007622:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800762a:	f043 0202 	orr.w	r2, r3, #2
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007634:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007638:	f003 0308 	and.w	r3, r3, #8
 800763c:	2b00      	cmp	r3, #0
 800763e:	d017      	beq.n	8007670 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007640:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007644:	f003 0320 	and.w	r3, r3, #32
 8007648:	2b00      	cmp	r3, #0
 800764a:	d105      	bne.n	8007658 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800764c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8007650:	4b5c      	ldr	r3, [pc, #368]	@ (80077c4 <HAL_UART_IRQHandler+0x2b8>)
 8007652:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007654:	2b00      	cmp	r3, #0
 8007656:	d00b      	beq.n	8007670 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	2208      	movs	r2, #8
 800765e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007666:	f043 0208 	orr.w	r2, r3, #8
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007670:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007674:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007678:	2b00      	cmp	r3, #0
 800767a:	d012      	beq.n	80076a2 <HAL_UART_IRQHandler+0x196>
 800767c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007680:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007684:	2b00      	cmp	r3, #0
 8007686:	d00c      	beq.n	80076a2 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007690:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007698:	f043 0220 	orr.w	r2, r3, #32
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	f000 8249 	beq.w	8007b40 <HAL_UART_IRQHandler+0x634>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80076ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80076b2:	f003 0320 	and.w	r3, r3, #32
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d013      	beq.n	80076e2 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80076ba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80076be:	f003 0320 	and.w	r3, r3, #32
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d105      	bne.n	80076d2 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80076c6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80076ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d007      	beq.n	80076e2 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d003      	beq.n	80076e2 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80076de:	6878      	ldr	r0, [r7, #4]
 80076e0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80076e8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	689b      	ldr	r3, [r3, #8]
 80076f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80076f6:	2b40      	cmp	r3, #64	@ 0x40
 80076f8:	d005      	beq.n	8007706 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80076fa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80076fe:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007702:	2b00      	cmp	r3, #0
 8007704:	d054      	beq.n	80077b0 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007706:	6878      	ldr	r0, [r7, #4]
 8007708:	f001 f81c 	bl	8008744 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	689b      	ldr	r3, [r3, #8]
 8007712:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007716:	2b40      	cmp	r3, #64	@ 0x40
 8007718:	d146      	bne.n	80077a8 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	3308      	adds	r3, #8
 8007720:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007724:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007728:	e853 3f00 	ldrex	r3, [r3]
 800772c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007730:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007734:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007738:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	3308      	adds	r3, #8
 8007742:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007746:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800774a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800774e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8007752:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007756:	e841 2300 	strex	r3, r2, [r1]
 800775a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800775e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007762:	2b00      	cmp	r3, #0
 8007764:	d1d9      	bne.n	800771a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800776c:	2b00      	cmp	r3, #0
 800776e:	d017      	beq.n	80077a0 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007776:	4a15      	ldr	r2, [pc, #84]	@ (80077cc <HAL_UART_IRQHandler+0x2c0>)
 8007778:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007780:	4618      	mov	r0, r3
 8007782:	f7fc fe83 	bl	800448c <HAL_DMA_Abort_IT>
 8007786:	4603      	mov	r3, r0
 8007788:	2b00      	cmp	r3, #0
 800778a:	d019      	beq.n	80077c0 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007792:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007794:	687a      	ldr	r2, [r7, #4]
 8007796:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800779a:	4610      	mov	r0, r2
 800779c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800779e:	e00f      	b.n	80077c0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80077a0:	6878      	ldr	r0, [r7, #4]
 80077a2:	f000 f9e1 	bl	8007b68 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80077a6:	e00b      	b.n	80077c0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80077a8:	6878      	ldr	r0, [r7, #4]
 80077aa:	f000 f9dd 	bl	8007b68 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80077ae:	e007      	b.n	80077c0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80077b0:	6878      	ldr	r0, [r7, #4]
 80077b2:	f000 f9d9 	bl	8007b68 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	2200      	movs	r2, #0
 80077ba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 80077be:	e1bf      	b.n	8007b40 <HAL_UART_IRQHandler+0x634>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80077c0:	bf00      	nop
    return;
 80077c2:	e1bd      	b.n	8007b40 <HAL_UART_IRQHandler+0x634>
 80077c4:	10000001 	.word	0x10000001
 80077c8:	04000120 	.word	0x04000120
 80077cc:	08008811 	.word	0x08008811

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80077d4:	2b01      	cmp	r3, #1
 80077d6:	f040 8153 	bne.w	8007a80 <HAL_UART_IRQHandler+0x574>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80077da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80077de:	f003 0310 	and.w	r3, r3, #16
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	f000 814c 	beq.w	8007a80 <HAL_UART_IRQHandler+0x574>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80077e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80077ec:	f003 0310 	and.w	r3, r3, #16
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	f000 8145 	beq.w	8007a80 <HAL_UART_IRQHandler+0x574>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	2210      	movs	r2, #16
 80077fc:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	689b      	ldr	r3, [r3, #8]
 8007804:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007808:	2b40      	cmp	r3, #64	@ 0x40
 800780a:	f040 80bb 	bne.w	8007984 <HAL_UART_IRQHandler+0x478>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	685b      	ldr	r3, [r3, #4]
 8007818:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800781c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007820:	2b00      	cmp	r3, #0
 8007822:	f000 818f 	beq.w	8007b44 <HAL_UART_IRQHandler+0x638>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800782c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007830:	429a      	cmp	r2, r3
 8007832:	f080 8187 	bcs.w	8007b44 <HAL_UART_IRQHandler+0x638>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800783c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	f003 0320 	and.w	r3, r3, #32
 800784e:	2b00      	cmp	r3, #0
 8007850:	f040 8087 	bne.w	8007962 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800785c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007860:	e853 3f00 	ldrex	r3, [r3]
 8007864:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007868:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800786c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007870:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	461a      	mov	r2, r3
 800787a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800787e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007882:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007886:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800788a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800788e:	e841 2300 	strex	r3, r2, [r1]
 8007892:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007896:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800789a:	2b00      	cmp	r3, #0
 800789c:	d1da      	bne.n	8007854 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	3308      	adds	r3, #8
 80078a4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078a6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80078a8:	e853 3f00 	ldrex	r3, [r3]
 80078ac:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80078ae:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80078b0:	f023 0301 	bic.w	r3, r3, #1
 80078b4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	3308      	adds	r3, #8
 80078be:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80078c2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80078c6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078c8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80078ca:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80078ce:	e841 2300 	strex	r3, r2, [r1]
 80078d2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80078d4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d1e1      	bne.n	800789e <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	3308      	adds	r3, #8
 80078e0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078e2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80078e4:	e853 3f00 	ldrex	r3, [r3]
 80078e8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80078ea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80078ec:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80078f0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	3308      	adds	r3, #8
 80078fa:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80078fe:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007900:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007902:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007904:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007906:	e841 2300 	strex	r3, r2, [r1]
 800790a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800790c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800790e:	2b00      	cmp	r3, #0
 8007910:	d1e3      	bne.n	80078da <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	2220      	movs	r2, #32
 8007916:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	2200      	movs	r2, #0
 800791e:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007926:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007928:	e853 3f00 	ldrex	r3, [r3]
 800792c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800792e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007930:	f023 0310 	bic.w	r3, r3, #16
 8007934:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	461a      	mov	r2, r3
 800793e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007942:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007944:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007946:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007948:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800794a:	e841 2300 	strex	r3, r2, [r1]
 800794e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007950:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007952:	2b00      	cmp	r3, #0
 8007954:	d1e4      	bne.n	8007920 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800795c:	4618      	mov	r0, r3
 800795e:	f7fc fd3c 	bl	80043da <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	2202      	movs	r2, #2
 8007966:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007974:	b29b      	uxth	r3, r3
 8007976:	1ad3      	subs	r3, r2, r3
 8007978:	b29b      	uxth	r3, r3
 800797a:	4619      	mov	r1, r3
 800797c:	6878      	ldr	r0, [r7, #4]
 800797e:	f000 f8fd 	bl	8007b7c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007982:	e0df      	b.n	8007b44 <HAL_UART_IRQHandler+0x638>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007990:	b29b      	uxth	r3, r3
 8007992:	1ad3      	subs	r3, r2, r3
 8007994:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800799e:	b29b      	uxth	r3, r3
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	f000 80d1 	beq.w	8007b48 <HAL_UART_IRQHandler+0x63c>
          && (nb_rx_data > 0U))
 80079a6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	f000 80cc 	beq.w	8007b48 <HAL_UART_IRQHandler+0x63c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079b8:	e853 3f00 	ldrex	r3, [r3]
 80079bc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80079be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80079c0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80079c4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	461a      	mov	r2, r3
 80079ce:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80079d2:	647b      	str	r3, [r7, #68]	@ 0x44
 80079d4:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079d6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80079d8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80079da:	e841 2300 	strex	r3, r2, [r1]
 80079de:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80079e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d1e4      	bne.n	80079b0 <HAL_UART_IRQHandler+0x4a4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	3308      	adds	r3, #8
 80079ec:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079f0:	e853 3f00 	ldrex	r3, [r3]
 80079f4:	623b      	str	r3, [r7, #32]
   return(result);
 80079f6:	6a3b      	ldr	r3, [r7, #32]
 80079f8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80079fc:	f023 0301 	bic.w	r3, r3, #1
 8007a00:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	3308      	adds	r3, #8
 8007a0a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007a0e:	633a      	str	r2, [r7, #48]	@ 0x30
 8007a10:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a12:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007a14:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007a16:	e841 2300 	strex	r3, r2, [r1]
 8007a1a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007a1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d1e1      	bne.n	80079e6 <HAL_UART_IRQHandler+0x4da>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	2220      	movs	r2, #32
 8007a26:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	2200      	movs	r2, #0
 8007a2e:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	2200      	movs	r2, #0
 8007a34:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a3c:	693b      	ldr	r3, [r7, #16]
 8007a3e:	e853 3f00 	ldrex	r3, [r3]
 8007a42:	60fb      	str	r3, [r7, #12]
   return(result);
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	f023 0310 	bic.w	r3, r3, #16
 8007a4a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	461a      	mov	r2, r3
 8007a54:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007a58:	61fb      	str	r3, [r7, #28]
 8007a5a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a5c:	69b9      	ldr	r1, [r7, #24]
 8007a5e:	69fa      	ldr	r2, [r7, #28]
 8007a60:	e841 2300 	strex	r3, r2, [r1]
 8007a64:	617b      	str	r3, [r7, #20]
   return(result);
 8007a66:	697b      	ldr	r3, [r7, #20]
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d1e4      	bne.n	8007a36 <HAL_UART_IRQHandler+0x52a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	2202      	movs	r2, #2
 8007a70:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007a72:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007a76:	4619      	mov	r1, r3
 8007a78:	6878      	ldr	r0, [r7, #4]
 8007a7a:	f000 f87f 	bl	8007b7c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007a7e:	e063      	b.n	8007b48 <HAL_UART_IRQHandler+0x63c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007a80:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007a84:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d00e      	beq.n	8007aaa <HAL_UART_IRQHandler+0x59e>
 8007a8c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007a90:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	d008      	beq.n	8007aaa <HAL_UART_IRQHandler+0x59e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8007aa0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007aa2:	6878      	ldr	r0, [r7, #4]
 8007aa4:	f001 fc12 	bl	80092cc <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007aa8:	e051      	b.n	8007b4e <HAL_UART_IRQHandler+0x642>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8007aaa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007aae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d014      	beq.n	8007ae0 <HAL_UART_IRQHandler+0x5d4>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8007ab6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007aba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d105      	bne.n	8007ace <HAL_UART_IRQHandler+0x5c2>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8007ac2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007ac6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d008      	beq.n	8007ae0 <HAL_UART_IRQHandler+0x5d4>
  {
    if (huart->TxISR != NULL)
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d03a      	beq.n	8007b4c <HAL_UART_IRQHandler+0x640>
    {
      huart->TxISR(huart);
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007ada:	6878      	ldr	r0, [r7, #4]
 8007adc:	4798      	blx	r3
    }
    return;
 8007ade:	e035      	b.n	8007b4c <HAL_UART_IRQHandler+0x640>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007ae0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007ae4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	d009      	beq.n	8007b00 <HAL_UART_IRQHandler+0x5f4>
 8007aec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007af0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d003      	beq.n	8007b00 <HAL_UART_IRQHandler+0x5f4>
  {
    UART_EndTransmit_IT(huart);
 8007af8:	6878      	ldr	r0, [r7, #4]
 8007afa:	f000 fe9f 	bl	800883c <UART_EndTransmit_IT>
    return;
 8007afe:	e026      	b.n	8007b4e <HAL_UART_IRQHandler+0x642>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8007b00:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007b04:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	d009      	beq.n	8007b20 <HAL_UART_IRQHandler+0x614>
 8007b0c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007b10:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d003      	beq.n	8007b20 <HAL_UART_IRQHandler+0x614>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8007b18:	6878      	ldr	r0, [r7, #4]
 8007b1a:	f001 fbeb 	bl	80092f4 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007b1e:	e016      	b.n	8007b4e <HAL_UART_IRQHandler+0x642>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8007b20:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007b24:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d010      	beq.n	8007b4e <HAL_UART_IRQHandler+0x642>
 8007b2c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	da0c      	bge.n	8007b4e <HAL_UART_IRQHandler+0x642>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8007b34:	6878      	ldr	r0, [r7, #4]
 8007b36:	f001 fbd3 	bl	80092e0 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007b3a:	e008      	b.n	8007b4e <HAL_UART_IRQHandler+0x642>
      return;
 8007b3c:	bf00      	nop
 8007b3e:	e006      	b.n	8007b4e <HAL_UART_IRQHandler+0x642>
    return;
 8007b40:	bf00      	nop
 8007b42:	e004      	b.n	8007b4e <HAL_UART_IRQHandler+0x642>
      return;
 8007b44:	bf00      	nop
 8007b46:	e002      	b.n	8007b4e <HAL_UART_IRQHandler+0x642>
      return;
 8007b48:	bf00      	nop
 8007b4a:	e000      	b.n	8007b4e <HAL_UART_IRQHandler+0x642>
    return;
 8007b4c:	bf00      	nop
  }
}
 8007b4e:	37e8      	adds	r7, #232	@ 0xe8
 8007b50:	46bd      	mov	sp, r7
 8007b52:	bd80      	pop	{r7, pc}

08007b54 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007b54:	b480      	push	{r7}
 8007b56:	b083      	sub	sp, #12
 8007b58:	af00      	add	r7, sp, #0
 8007b5a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007b5c:	bf00      	nop
 8007b5e:	370c      	adds	r7, #12
 8007b60:	46bd      	mov	sp, r7
 8007b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b66:	4770      	bx	lr

08007b68 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007b68:	b480      	push	{r7}
 8007b6a:	b083      	sub	sp, #12
 8007b6c:	af00      	add	r7, sp, #0
 8007b6e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007b70:	bf00      	nop
 8007b72:	370c      	adds	r7, #12
 8007b74:	46bd      	mov	sp, r7
 8007b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b7a:	4770      	bx	lr

08007b7c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007b7c:	b480      	push	{r7}
 8007b7e:	b083      	sub	sp, #12
 8007b80:	af00      	add	r7, sp, #0
 8007b82:	6078      	str	r0, [r7, #4]
 8007b84:	460b      	mov	r3, r1
 8007b86:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007b88:	bf00      	nop
 8007b8a:	370c      	adds	r7, #12
 8007b8c:	46bd      	mov	sp, r7
 8007b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b92:	4770      	bx	lr

08007b94 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007b94:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007b98:	b08c      	sub	sp, #48	@ 0x30
 8007b9a:	af00      	add	r7, sp, #0
 8007b9c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007b9e:	2300      	movs	r3, #0
 8007ba0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007ba4:	697b      	ldr	r3, [r7, #20]
 8007ba6:	689a      	ldr	r2, [r3, #8]
 8007ba8:	697b      	ldr	r3, [r7, #20]
 8007baa:	691b      	ldr	r3, [r3, #16]
 8007bac:	431a      	orrs	r2, r3
 8007bae:	697b      	ldr	r3, [r7, #20]
 8007bb0:	695b      	ldr	r3, [r3, #20]
 8007bb2:	431a      	orrs	r2, r3
 8007bb4:	697b      	ldr	r3, [r7, #20]
 8007bb6:	69db      	ldr	r3, [r3, #28]
 8007bb8:	4313      	orrs	r3, r2
 8007bba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007bbc:	697b      	ldr	r3, [r7, #20]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	681a      	ldr	r2, [r3, #0]
 8007bc2:	4baa      	ldr	r3, [pc, #680]	@ (8007e6c <UART_SetConfig+0x2d8>)
 8007bc4:	4013      	ands	r3, r2
 8007bc6:	697a      	ldr	r2, [r7, #20]
 8007bc8:	6812      	ldr	r2, [r2, #0]
 8007bca:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007bcc:	430b      	orrs	r3, r1
 8007bce:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007bd0:	697b      	ldr	r3, [r7, #20]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	685b      	ldr	r3, [r3, #4]
 8007bd6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007bda:	697b      	ldr	r3, [r7, #20]
 8007bdc:	68da      	ldr	r2, [r3, #12]
 8007bde:	697b      	ldr	r3, [r7, #20]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	430a      	orrs	r2, r1
 8007be4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007be6:	697b      	ldr	r3, [r7, #20]
 8007be8:	699b      	ldr	r3, [r3, #24]
 8007bea:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007bec:	697b      	ldr	r3, [r7, #20]
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	4a9f      	ldr	r2, [pc, #636]	@ (8007e70 <UART_SetConfig+0x2dc>)
 8007bf2:	4293      	cmp	r3, r2
 8007bf4:	d004      	beq.n	8007c00 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007bf6:	697b      	ldr	r3, [r7, #20]
 8007bf8:	6a1b      	ldr	r3, [r3, #32]
 8007bfa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007bfc:	4313      	orrs	r3, r2
 8007bfe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007c00:	697b      	ldr	r3, [r7, #20]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	689b      	ldr	r3, [r3, #8]
 8007c06:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8007c0a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8007c0e:	697a      	ldr	r2, [r7, #20]
 8007c10:	6812      	ldr	r2, [r2, #0]
 8007c12:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007c14:	430b      	orrs	r3, r1
 8007c16:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007c18:	697b      	ldr	r3, [r7, #20]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c1e:	f023 010f 	bic.w	r1, r3, #15
 8007c22:	697b      	ldr	r3, [r7, #20]
 8007c24:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007c26:	697b      	ldr	r3, [r7, #20]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	430a      	orrs	r2, r1
 8007c2c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007c2e:	697b      	ldr	r3, [r7, #20]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	4a90      	ldr	r2, [pc, #576]	@ (8007e74 <UART_SetConfig+0x2e0>)
 8007c34:	4293      	cmp	r3, r2
 8007c36:	d125      	bne.n	8007c84 <UART_SetConfig+0xf0>
 8007c38:	4b8f      	ldr	r3, [pc, #572]	@ (8007e78 <UART_SetConfig+0x2e4>)
 8007c3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007c3e:	f003 0303 	and.w	r3, r3, #3
 8007c42:	2b03      	cmp	r3, #3
 8007c44:	d81a      	bhi.n	8007c7c <UART_SetConfig+0xe8>
 8007c46:	a201      	add	r2, pc, #4	@ (adr r2, 8007c4c <UART_SetConfig+0xb8>)
 8007c48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c4c:	08007c5d 	.word	0x08007c5d
 8007c50:	08007c6d 	.word	0x08007c6d
 8007c54:	08007c65 	.word	0x08007c65
 8007c58:	08007c75 	.word	0x08007c75
 8007c5c:	2301      	movs	r3, #1
 8007c5e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007c62:	e116      	b.n	8007e92 <UART_SetConfig+0x2fe>
 8007c64:	2302      	movs	r3, #2
 8007c66:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007c6a:	e112      	b.n	8007e92 <UART_SetConfig+0x2fe>
 8007c6c:	2304      	movs	r3, #4
 8007c6e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007c72:	e10e      	b.n	8007e92 <UART_SetConfig+0x2fe>
 8007c74:	2308      	movs	r3, #8
 8007c76:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007c7a:	e10a      	b.n	8007e92 <UART_SetConfig+0x2fe>
 8007c7c:	2310      	movs	r3, #16
 8007c7e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007c82:	e106      	b.n	8007e92 <UART_SetConfig+0x2fe>
 8007c84:	697b      	ldr	r3, [r7, #20]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	4a7c      	ldr	r2, [pc, #496]	@ (8007e7c <UART_SetConfig+0x2e8>)
 8007c8a:	4293      	cmp	r3, r2
 8007c8c:	d138      	bne.n	8007d00 <UART_SetConfig+0x16c>
 8007c8e:	4b7a      	ldr	r3, [pc, #488]	@ (8007e78 <UART_SetConfig+0x2e4>)
 8007c90:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007c94:	f003 030c 	and.w	r3, r3, #12
 8007c98:	2b0c      	cmp	r3, #12
 8007c9a:	d82d      	bhi.n	8007cf8 <UART_SetConfig+0x164>
 8007c9c:	a201      	add	r2, pc, #4	@ (adr r2, 8007ca4 <UART_SetConfig+0x110>)
 8007c9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ca2:	bf00      	nop
 8007ca4:	08007cd9 	.word	0x08007cd9
 8007ca8:	08007cf9 	.word	0x08007cf9
 8007cac:	08007cf9 	.word	0x08007cf9
 8007cb0:	08007cf9 	.word	0x08007cf9
 8007cb4:	08007ce9 	.word	0x08007ce9
 8007cb8:	08007cf9 	.word	0x08007cf9
 8007cbc:	08007cf9 	.word	0x08007cf9
 8007cc0:	08007cf9 	.word	0x08007cf9
 8007cc4:	08007ce1 	.word	0x08007ce1
 8007cc8:	08007cf9 	.word	0x08007cf9
 8007ccc:	08007cf9 	.word	0x08007cf9
 8007cd0:	08007cf9 	.word	0x08007cf9
 8007cd4:	08007cf1 	.word	0x08007cf1
 8007cd8:	2300      	movs	r3, #0
 8007cda:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007cde:	e0d8      	b.n	8007e92 <UART_SetConfig+0x2fe>
 8007ce0:	2302      	movs	r3, #2
 8007ce2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007ce6:	e0d4      	b.n	8007e92 <UART_SetConfig+0x2fe>
 8007ce8:	2304      	movs	r3, #4
 8007cea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007cee:	e0d0      	b.n	8007e92 <UART_SetConfig+0x2fe>
 8007cf0:	2308      	movs	r3, #8
 8007cf2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007cf6:	e0cc      	b.n	8007e92 <UART_SetConfig+0x2fe>
 8007cf8:	2310      	movs	r3, #16
 8007cfa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007cfe:	e0c8      	b.n	8007e92 <UART_SetConfig+0x2fe>
 8007d00:	697b      	ldr	r3, [r7, #20]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	4a5e      	ldr	r2, [pc, #376]	@ (8007e80 <UART_SetConfig+0x2ec>)
 8007d06:	4293      	cmp	r3, r2
 8007d08:	d125      	bne.n	8007d56 <UART_SetConfig+0x1c2>
 8007d0a:	4b5b      	ldr	r3, [pc, #364]	@ (8007e78 <UART_SetConfig+0x2e4>)
 8007d0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007d10:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007d14:	2b30      	cmp	r3, #48	@ 0x30
 8007d16:	d016      	beq.n	8007d46 <UART_SetConfig+0x1b2>
 8007d18:	2b30      	cmp	r3, #48	@ 0x30
 8007d1a:	d818      	bhi.n	8007d4e <UART_SetConfig+0x1ba>
 8007d1c:	2b20      	cmp	r3, #32
 8007d1e:	d00a      	beq.n	8007d36 <UART_SetConfig+0x1a2>
 8007d20:	2b20      	cmp	r3, #32
 8007d22:	d814      	bhi.n	8007d4e <UART_SetConfig+0x1ba>
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d002      	beq.n	8007d2e <UART_SetConfig+0x19a>
 8007d28:	2b10      	cmp	r3, #16
 8007d2a:	d008      	beq.n	8007d3e <UART_SetConfig+0x1aa>
 8007d2c:	e00f      	b.n	8007d4e <UART_SetConfig+0x1ba>
 8007d2e:	2300      	movs	r3, #0
 8007d30:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007d34:	e0ad      	b.n	8007e92 <UART_SetConfig+0x2fe>
 8007d36:	2302      	movs	r3, #2
 8007d38:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007d3c:	e0a9      	b.n	8007e92 <UART_SetConfig+0x2fe>
 8007d3e:	2304      	movs	r3, #4
 8007d40:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007d44:	e0a5      	b.n	8007e92 <UART_SetConfig+0x2fe>
 8007d46:	2308      	movs	r3, #8
 8007d48:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007d4c:	e0a1      	b.n	8007e92 <UART_SetConfig+0x2fe>
 8007d4e:	2310      	movs	r3, #16
 8007d50:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007d54:	e09d      	b.n	8007e92 <UART_SetConfig+0x2fe>
 8007d56:	697b      	ldr	r3, [r7, #20]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	4a4a      	ldr	r2, [pc, #296]	@ (8007e84 <UART_SetConfig+0x2f0>)
 8007d5c:	4293      	cmp	r3, r2
 8007d5e:	d125      	bne.n	8007dac <UART_SetConfig+0x218>
 8007d60:	4b45      	ldr	r3, [pc, #276]	@ (8007e78 <UART_SetConfig+0x2e4>)
 8007d62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007d66:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8007d6a:	2bc0      	cmp	r3, #192	@ 0xc0
 8007d6c:	d016      	beq.n	8007d9c <UART_SetConfig+0x208>
 8007d6e:	2bc0      	cmp	r3, #192	@ 0xc0
 8007d70:	d818      	bhi.n	8007da4 <UART_SetConfig+0x210>
 8007d72:	2b80      	cmp	r3, #128	@ 0x80
 8007d74:	d00a      	beq.n	8007d8c <UART_SetConfig+0x1f8>
 8007d76:	2b80      	cmp	r3, #128	@ 0x80
 8007d78:	d814      	bhi.n	8007da4 <UART_SetConfig+0x210>
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d002      	beq.n	8007d84 <UART_SetConfig+0x1f0>
 8007d7e:	2b40      	cmp	r3, #64	@ 0x40
 8007d80:	d008      	beq.n	8007d94 <UART_SetConfig+0x200>
 8007d82:	e00f      	b.n	8007da4 <UART_SetConfig+0x210>
 8007d84:	2300      	movs	r3, #0
 8007d86:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007d8a:	e082      	b.n	8007e92 <UART_SetConfig+0x2fe>
 8007d8c:	2302      	movs	r3, #2
 8007d8e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007d92:	e07e      	b.n	8007e92 <UART_SetConfig+0x2fe>
 8007d94:	2304      	movs	r3, #4
 8007d96:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007d9a:	e07a      	b.n	8007e92 <UART_SetConfig+0x2fe>
 8007d9c:	2308      	movs	r3, #8
 8007d9e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007da2:	e076      	b.n	8007e92 <UART_SetConfig+0x2fe>
 8007da4:	2310      	movs	r3, #16
 8007da6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007daa:	e072      	b.n	8007e92 <UART_SetConfig+0x2fe>
 8007dac:	697b      	ldr	r3, [r7, #20]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	4a35      	ldr	r2, [pc, #212]	@ (8007e88 <UART_SetConfig+0x2f4>)
 8007db2:	4293      	cmp	r3, r2
 8007db4:	d12a      	bne.n	8007e0c <UART_SetConfig+0x278>
 8007db6:	4b30      	ldr	r3, [pc, #192]	@ (8007e78 <UART_SetConfig+0x2e4>)
 8007db8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007dbc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007dc0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007dc4:	d01a      	beq.n	8007dfc <UART_SetConfig+0x268>
 8007dc6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007dca:	d81b      	bhi.n	8007e04 <UART_SetConfig+0x270>
 8007dcc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007dd0:	d00c      	beq.n	8007dec <UART_SetConfig+0x258>
 8007dd2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007dd6:	d815      	bhi.n	8007e04 <UART_SetConfig+0x270>
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	d003      	beq.n	8007de4 <UART_SetConfig+0x250>
 8007ddc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007de0:	d008      	beq.n	8007df4 <UART_SetConfig+0x260>
 8007de2:	e00f      	b.n	8007e04 <UART_SetConfig+0x270>
 8007de4:	2300      	movs	r3, #0
 8007de6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007dea:	e052      	b.n	8007e92 <UART_SetConfig+0x2fe>
 8007dec:	2302      	movs	r3, #2
 8007dee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007df2:	e04e      	b.n	8007e92 <UART_SetConfig+0x2fe>
 8007df4:	2304      	movs	r3, #4
 8007df6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007dfa:	e04a      	b.n	8007e92 <UART_SetConfig+0x2fe>
 8007dfc:	2308      	movs	r3, #8
 8007dfe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007e02:	e046      	b.n	8007e92 <UART_SetConfig+0x2fe>
 8007e04:	2310      	movs	r3, #16
 8007e06:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007e0a:	e042      	b.n	8007e92 <UART_SetConfig+0x2fe>
 8007e0c:	697b      	ldr	r3, [r7, #20]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	4a17      	ldr	r2, [pc, #92]	@ (8007e70 <UART_SetConfig+0x2dc>)
 8007e12:	4293      	cmp	r3, r2
 8007e14:	d13a      	bne.n	8007e8c <UART_SetConfig+0x2f8>
 8007e16:	4b18      	ldr	r3, [pc, #96]	@ (8007e78 <UART_SetConfig+0x2e4>)
 8007e18:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e1c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007e20:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007e24:	d01a      	beq.n	8007e5c <UART_SetConfig+0x2c8>
 8007e26:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007e2a:	d81b      	bhi.n	8007e64 <UART_SetConfig+0x2d0>
 8007e2c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007e30:	d00c      	beq.n	8007e4c <UART_SetConfig+0x2b8>
 8007e32:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007e36:	d815      	bhi.n	8007e64 <UART_SetConfig+0x2d0>
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	d003      	beq.n	8007e44 <UART_SetConfig+0x2b0>
 8007e3c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007e40:	d008      	beq.n	8007e54 <UART_SetConfig+0x2c0>
 8007e42:	e00f      	b.n	8007e64 <UART_SetConfig+0x2d0>
 8007e44:	2300      	movs	r3, #0
 8007e46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007e4a:	e022      	b.n	8007e92 <UART_SetConfig+0x2fe>
 8007e4c:	2302      	movs	r3, #2
 8007e4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007e52:	e01e      	b.n	8007e92 <UART_SetConfig+0x2fe>
 8007e54:	2304      	movs	r3, #4
 8007e56:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007e5a:	e01a      	b.n	8007e92 <UART_SetConfig+0x2fe>
 8007e5c:	2308      	movs	r3, #8
 8007e5e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007e62:	e016      	b.n	8007e92 <UART_SetConfig+0x2fe>
 8007e64:	2310      	movs	r3, #16
 8007e66:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007e6a:	e012      	b.n	8007e92 <UART_SetConfig+0x2fe>
 8007e6c:	cfff69f3 	.word	0xcfff69f3
 8007e70:	40008000 	.word	0x40008000
 8007e74:	40013800 	.word	0x40013800
 8007e78:	40021000 	.word	0x40021000
 8007e7c:	40004400 	.word	0x40004400
 8007e80:	40004800 	.word	0x40004800
 8007e84:	40004c00 	.word	0x40004c00
 8007e88:	40005000 	.word	0x40005000
 8007e8c:	2310      	movs	r3, #16
 8007e8e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007e92:	697b      	ldr	r3, [r7, #20]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	4aae      	ldr	r2, [pc, #696]	@ (8008150 <UART_SetConfig+0x5bc>)
 8007e98:	4293      	cmp	r3, r2
 8007e9a:	f040 8097 	bne.w	8007fcc <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007e9e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007ea2:	2b08      	cmp	r3, #8
 8007ea4:	d823      	bhi.n	8007eee <UART_SetConfig+0x35a>
 8007ea6:	a201      	add	r2, pc, #4	@ (adr r2, 8007eac <UART_SetConfig+0x318>)
 8007ea8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007eac:	08007ed1 	.word	0x08007ed1
 8007eb0:	08007eef 	.word	0x08007eef
 8007eb4:	08007ed9 	.word	0x08007ed9
 8007eb8:	08007eef 	.word	0x08007eef
 8007ebc:	08007edf 	.word	0x08007edf
 8007ec0:	08007eef 	.word	0x08007eef
 8007ec4:	08007eef 	.word	0x08007eef
 8007ec8:	08007eef 	.word	0x08007eef
 8007ecc:	08007ee7 	.word	0x08007ee7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007ed0:	f7fd fbce 	bl	8005670 <HAL_RCC_GetPCLK1Freq>
 8007ed4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007ed6:	e010      	b.n	8007efa <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007ed8:	4b9e      	ldr	r3, [pc, #632]	@ (8008154 <UART_SetConfig+0x5c0>)
 8007eda:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007edc:	e00d      	b.n	8007efa <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007ede:	f7fd fb59 	bl	8005594 <HAL_RCC_GetSysClockFreq>
 8007ee2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007ee4:	e009      	b.n	8007efa <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007ee6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007eea:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007eec:	e005      	b.n	8007efa <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8007eee:	2300      	movs	r3, #0
 8007ef0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007ef2:	2301      	movs	r3, #1
 8007ef4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007ef8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007efa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	f000 8130 	beq.w	8008162 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007f02:	697b      	ldr	r3, [r7, #20]
 8007f04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f06:	4a94      	ldr	r2, [pc, #592]	@ (8008158 <UART_SetConfig+0x5c4>)
 8007f08:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007f0c:	461a      	mov	r2, r3
 8007f0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f10:	fbb3 f3f2 	udiv	r3, r3, r2
 8007f14:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007f16:	697b      	ldr	r3, [r7, #20]
 8007f18:	685a      	ldr	r2, [r3, #4]
 8007f1a:	4613      	mov	r3, r2
 8007f1c:	005b      	lsls	r3, r3, #1
 8007f1e:	4413      	add	r3, r2
 8007f20:	69ba      	ldr	r2, [r7, #24]
 8007f22:	429a      	cmp	r2, r3
 8007f24:	d305      	bcc.n	8007f32 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007f26:	697b      	ldr	r3, [r7, #20]
 8007f28:	685b      	ldr	r3, [r3, #4]
 8007f2a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007f2c:	69ba      	ldr	r2, [r7, #24]
 8007f2e:	429a      	cmp	r2, r3
 8007f30:	d903      	bls.n	8007f3a <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8007f32:	2301      	movs	r3, #1
 8007f34:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007f38:	e113      	b.n	8008162 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007f3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f3c:	2200      	movs	r2, #0
 8007f3e:	60bb      	str	r3, [r7, #8]
 8007f40:	60fa      	str	r2, [r7, #12]
 8007f42:	697b      	ldr	r3, [r7, #20]
 8007f44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f46:	4a84      	ldr	r2, [pc, #528]	@ (8008158 <UART_SetConfig+0x5c4>)
 8007f48:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007f4c:	b29b      	uxth	r3, r3
 8007f4e:	2200      	movs	r2, #0
 8007f50:	603b      	str	r3, [r7, #0]
 8007f52:	607a      	str	r2, [r7, #4]
 8007f54:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007f58:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007f5c:	f7f8 fd9a 	bl	8000a94 <__aeabi_uldivmod>
 8007f60:	4602      	mov	r2, r0
 8007f62:	460b      	mov	r3, r1
 8007f64:	4610      	mov	r0, r2
 8007f66:	4619      	mov	r1, r3
 8007f68:	f04f 0200 	mov.w	r2, #0
 8007f6c:	f04f 0300 	mov.w	r3, #0
 8007f70:	020b      	lsls	r3, r1, #8
 8007f72:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007f76:	0202      	lsls	r2, r0, #8
 8007f78:	6979      	ldr	r1, [r7, #20]
 8007f7a:	6849      	ldr	r1, [r1, #4]
 8007f7c:	0849      	lsrs	r1, r1, #1
 8007f7e:	2000      	movs	r0, #0
 8007f80:	460c      	mov	r4, r1
 8007f82:	4605      	mov	r5, r0
 8007f84:	eb12 0804 	adds.w	r8, r2, r4
 8007f88:	eb43 0905 	adc.w	r9, r3, r5
 8007f8c:	697b      	ldr	r3, [r7, #20]
 8007f8e:	685b      	ldr	r3, [r3, #4]
 8007f90:	2200      	movs	r2, #0
 8007f92:	469a      	mov	sl, r3
 8007f94:	4693      	mov	fp, r2
 8007f96:	4652      	mov	r2, sl
 8007f98:	465b      	mov	r3, fp
 8007f9a:	4640      	mov	r0, r8
 8007f9c:	4649      	mov	r1, r9
 8007f9e:	f7f8 fd79 	bl	8000a94 <__aeabi_uldivmod>
 8007fa2:	4602      	mov	r2, r0
 8007fa4:	460b      	mov	r3, r1
 8007fa6:	4613      	mov	r3, r2
 8007fa8:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007faa:	6a3b      	ldr	r3, [r7, #32]
 8007fac:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007fb0:	d308      	bcc.n	8007fc4 <UART_SetConfig+0x430>
 8007fb2:	6a3b      	ldr	r3, [r7, #32]
 8007fb4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007fb8:	d204      	bcs.n	8007fc4 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8007fba:	697b      	ldr	r3, [r7, #20]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	6a3a      	ldr	r2, [r7, #32]
 8007fc0:	60da      	str	r2, [r3, #12]
 8007fc2:	e0ce      	b.n	8008162 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8007fc4:	2301      	movs	r3, #1
 8007fc6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007fca:	e0ca      	b.n	8008162 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007fcc:	697b      	ldr	r3, [r7, #20]
 8007fce:	69db      	ldr	r3, [r3, #28]
 8007fd0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007fd4:	d166      	bne.n	80080a4 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8007fd6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007fda:	2b08      	cmp	r3, #8
 8007fdc:	d827      	bhi.n	800802e <UART_SetConfig+0x49a>
 8007fde:	a201      	add	r2, pc, #4	@ (adr r2, 8007fe4 <UART_SetConfig+0x450>)
 8007fe0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007fe4:	08008009 	.word	0x08008009
 8007fe8:	08008011 	.word	0x08008011
 8007fec:	08008019 	.word	0x08008019
 8007ff0:	0800802f 	.word	0x0800802f
 8007ff4:	0800801f 	.word	0x0800801f
 8007ff8:	0800802f 	.word	0x0800802f
 8007ffc:	0800802f 	.word	0x0800802f
 8008000:	0800802f 	.word	0x0800802f
 8008004:	08008027 	.word	0x08008027
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008008:	f7fd fb32 	bl	8005670 <HAL_RCC_GetPCLK1Freq>
 800800c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800800e:	e014      	b.n	800803a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008010:	f7fd fb44 	bl	800569c <HAL_RCC_GetPCLK2Freq>
 8008014:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008016:	e010      	b.n	800803a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008018:	4b4e      	ldr	r3, [pc, #312]	@ (8008154 <UART_SetConfig+0x5c0>)
 800801a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800801c:	e00d      	b.n	800803a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800801e:	f7fd fab9 	bl	8005594 <HAL_RCC_GetSysClockFreq>
 8008022:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008024:	e009      	b.n	800803a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008026:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800802a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800802c:	e005      	b.n	800803a <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800802e:	2300      	movs	r3, #0
 8008030:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008032:	2301      	movs	r3, #1
 8008034:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008038:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800803a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800803c:	2b00      	cmp	r3, #0
 800803e:	f000 8090 	beq.w	8008162 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008042:	697b      	ldr	r3, [r7, #20]
 8008044:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008046:	4a44      	ldr	r2, [pc, #272]	@ (8008158 <UART_SetConfig+0x5c4>)
 8008048:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800804c:	461a      	mov	r2, r3
 800804e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008050:	fbb3 f3f2 	udiv	r3, r3, r2
 8008054:	005a      	lsls	r2, r3, #1
 8008056:	697b      	ldr	r3, [r7, #20]
 8008058:	685b      	ldr	r3, [r3, #4]
 800805a:	085b      	lsrs	r3, r3, #1
 800805c:	441a      	add	r2, r3
 800805e:	697b      	ldr	r3, [r7, #20]
 8008060:	685b      	ldr	r3, [r3, #4]
 8008062:	fbb2 f3f3 	udiv	r3, r2, r3
 8008066:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008068:	6a3b      	ldr	r3, [r7, #32]
 800806a:	2b0f      	cmp	r3, #15
 800806c:	d916      	bls.n	800809c <UART_SetConfig+0x508>
 800806e:	6a3b      	ldr	r3, [r7, #32]
 8008070:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008074:	d212      	bcs.n	800809c <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008076:	6a3b      	ldr	r3, [r7, #32]
 8008078:	b29b      	uxth	r3, r3
 800807a:	f023 030f 	bic.w	r3, r3, #15
 800807e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008080:	6a3b      	ldr	r3, [r7, #32]
 8008082:	085b      	lsrs	r3, r3, #1
 8008084:	b29b      	uxth	r3, r3
 8008086:	f003 0307 	and.w	r3, r3, #7
 800808a:	b29a      	uxth	r2, r3
 800808c:	8bfb      	ldrh	r3, [r7, #30]
 800808e:	4313      	orrs	r3, r2
 8008090:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8008092:	697b      	ldr	r3, [r7, #20]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	8bfa      	ldrh	r2, [r7, #30]
 8008098:	60da      	str	r2, [r3, #12]
 800809a:	e062      	b.n	8008162 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800809c:	2301      	movs	r3, #1
 800809e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80080a2:	e05e      	b.n	8008162 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 80080a4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80080a8:	2b08      	cmp	r3, #8
 80080aa:	d828      	bhi.n	80080fe <UART_SetConfig+0x56a>
 80080ac:	a201      	add	r2, pc, #4	@ (adr r2, 80080b4 <UART_SetConfig+0x520>)
 80080ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80080b2:	bf00      	nop
 80080b4:	080080d9 	.word	0x080080d9
 80080b8:	080080e1 	.word	0x080080e1
 80080bc:	080080e9 	.word	0x080080e9
 80080c0:	080080ff 	.word	0x080080ff
 80080c4:	080080ef 	.word	0x080080ef
 80080c8:	080080ff 	.word	0x080080ff
 80080cc:	080080ff 	.word	0x080080ff
 80080d0:	080080ff 	.word	0x080080ff
 80080d4:	080080f7 	.word	0x080080f7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80080d8:	f7fd faca 	bl	8005670 <HAL_RCC_GetPCLK1Freq>
 80080dc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80080de:	e014      	b.n	800810a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80080e0:	f7fd fadc 	bl	800569c <HAL_RCC_GetPCLK2Freq>
 80080e4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80080e6:	e010      	b.n	800810a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80080e8:	4b1a      	ldr	r3, [pc, #104]	@ (8008154 <UART_SetConfig+0x5c0>)
 80080ea:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80080ec:	e00d      	b.n	800810a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80080ee:	f7fd fa51 	bl	8005594 <HAL_RCC_GetSysClockFreq>
 80080f2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80080f4:	e009      	b.n	800810a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80080f6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80080fa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80080fc:	e005      	b.n	800810a <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80080fe:	2300      	movs	r3, #0
 8008100:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008102:	2301      	movs	r3, #1
 8008104:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008108:	bf00      	nop
    }

    if (pclk != 0U)
 800810a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800810c:	2b00      	cmp	r3, #0
 800810e:	d028      	beq.n	8008162 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008110:	697b      	ldr	r3, [r7, #20]
 8008112:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008114:	4a10      	ldr	r2, [pc, #64]	@ (8008158 <UART_SetConfig+0x5c4>)
 8008116:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800811a:	461a      	mov	r2, r3
 800811c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800811e:	fbb3 f2f2 	udiv	r2, r3, r2
 8008122:	697b      	ldr	r3, [r7, #20]
 8008124:	685b      	ldr	r3, [r3, #4]
 8008126:	085b      	lsrs	r3, r3, #1
 8008128:	441a      	add	r2, r3
 800812a:	697b      	ldr	r3, [r7, #20]
 800812c:	685b      	ldr	r3, [r3, #4]
 800812e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008132:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008134:	6a3b      	ldr	r3, [r7, #32]
 8008136:	2b0f      	cmp	r3, #15
 8008138:	d910      	bls.n	800815c <UART_SetConfig+0x5c8>
 800813a:	6a3b      	ldr	r3, [r7, #32]
 800813c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008140:	d20c      	bcs.n	800815c <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008142:	6a3b      	ldr	r3, [r7, #32]
 8008144:	b29a      	uxth	r2, r3
 8008146:	697b      	ldr	r3, [r7, #20]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	60da      	str	r2, [r3, #12]
 800814c:	e009      	b.n	8008162 <UART_SetConfig+0x5ce>
 800814e:	bf00      	nop
 8008150:	40008000 	.word	0x40008000
 8008154:	00f42400 	.word	0x00f42400
 8008158:	08009604 	.word	0x08009604
      }
      else
      {
        ret = HAL_ERROR;
 800815c:	2301      	movs	r3, #1
 800815e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008162:	697b      	ldr	r3, [r7, #20]
 8008164:	2201      	movs	r2, #1
 8008166:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800816a:	697b      	ldr	r3, [r7, #20]
 800816c:	2201      	movs	r2, #1
 800816e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008172:	697b      	ldr	r3, [r7, #20]
 8008174:	2200      	movs	r2, #0
 8008176:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8008178:	697b      	ldr	r3, [r7, #20]
 800817a:	2200      	movs	r2, #0
 800817c:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800817e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8008182:	4618      	mov	r0, r3
 8008184:	3730      	adds	r7, #48	@ 0x30
 8008186:	46bd      	mov	sp, r7
 8008188:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800818c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800818c:	b480      	push	{r7}
 800818e:	b083      	sub	sp, #12
 8008190:	af00      	add	r7, sp, #0
 8008192:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008198:	f003 0308 	and.w	r3, r3, #8
 800819c:	2b00      	cmp	r3, #0
 800819e:	d00a      	beq.n	80081b6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	685b      	ldr	r3, [r3, #4]
 80081a6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	430a      	orrs	r2, r1
 80081b4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081ba:	f003 0301 	and.w	r3, r3, #1
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d00a      	beq.n	80081d8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	685b      	ldr	r3, [r3, #4]
 80081c8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	430a      	orrs	r2, r1
 80081d6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081dc:	f003 0302 	and.w	r3, r3, #2
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d00a      	beq.n	80081fa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	685b      	ldr	r3, [r3, #4]
 80081ea:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	430a      	orrs	r2, r1
 80081f8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081fe:	f003 0304 	and.w	r3, r3, #4
 8008202:	2b00      	cmp	r3, #0
 8008204:	d00a      	beq.n	800821c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	685b      	ldr	r3, [r3, #4]
 800820c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	430a      	orrs	r2, r1
 800821a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008220:	f003 0310 	and.w	r3, r3, #16
 8008224:	2b00      	cmp	r3, #0
 8008226:	d00a      	beq.n	800823e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	689b      	ldr	r3, [r3, #8]
 800822e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	430a      	orrs	r2, r1
 800823c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008242:	f003 0320 	and.w	r3, r3, #32
 8008246:	2b00      	cmp	r3, #0
 8008248:	d00a      	beq.n	8008260 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	689b      	ldr	r3, [r3, #8]
 8008250:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	430a      	orrs	r2, r1
 800825e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008264:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008268:	2b00      	cmp	r3, #0
 800826a:	d01a      	beq.n	80082a2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	685b      	ldr	r3, [r3, #4]
 8008272:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	430a      	orrs	r2, r1
 8008280:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008286:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800828a:	d10a      	bne.n	80082a2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	685b      	ldr	r3, [r3, #4]
 8008292:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	430a      	orrs	r2, r1
 80082a0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	d00a      	beq.n	80082c4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	685b      	ldr	r3, [r3, #4]
 80082b4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	430a      	orrs	r2, r1
 80082c2:	605a      	str	r2, [r3, #4]
  }
}
 80082c4:	bf00      	nop
 80082c6:	370c      	adds	r7, #12
 80082c8:	46bd      	mov	sp, r7
 80082ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ce:	4770      	bx	lr

080082d0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80082d0:	b580      	push	{r7, lr}
 80082d2:	b098      	sub	sp, #96	@ 0x60
 80082d4:	af02      	add	r7, sp, #8
 80082d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	2200      	movs	r2, #0
 80082dc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80082e0:	f7fa f9c4 	bl	800266c <HAL_GetTick>
 80082e4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	f003 0308 	and.w	r3, r3, #8
 80082f0:	2b08      	cmp	r3, #8
 80082f2:	d12f      	bne.n	8008354 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80082f4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80082f8:	9300      	str	r3, [sp, #0]
 80082fa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80082fc:	2200      	movs	r2, #0
 80082fe:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8008302:	6878      	ldr	r0, [r7, #4]
 8008304:	f000 f88e 	bl	8008424 <UART_WaitOnFlagUntilTimeout>
 8008308:	4603      	mov	r3, r0
 800830a:	2b00      	cmp	r3, #0
 800830c:	d022      	beq.n	8008354 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008314:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008316:	e853 3f00 	ldrex	r3, [r3]
 800831a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800831c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800831e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008322:	653b      	str	r3, [r7, #80]	@ 0x50
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	461a      	mov	r2, r3
 800832a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800832c:	647b      	str	r3, [r7, #68]	@ 0x44
 800832e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008330:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008332:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008334:	e841 2300 	strex	r3, r2, [r1]
 8008338:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800833a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800833c:	2b00      	cmp	r3, #0
 800833e:	d1e6      	bne.n	800830e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	2220      	movs	r2, #32
 8008344:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	2200      	movs	r2, #0
 800834c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008350:	2303      	movs	r3, #3
 8008352:	e063      	b.n	800841c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	f003 0304 	and.w	r3, r3, #4
 800835e:	2b04      	cmp	r3, #4
 8008360:	d149      	bne.n	80083f6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008362:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008366:	9300      	str	r3, [sp, #0]
 8008368:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800836a:	2200      	movs	r2, #0
 800836c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008370:	6878      	ldr	r0, [r7, #4]
 8008372:	f000 f857 	bl	8008424 <UART_WaitOnFlagUntilTimeout>
 8008376:	4603      	mov	r3, r0
 8008378:	2b00      	cmp	r3, #0
 800837a:	d03c      	beq.n	80083f6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008382:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008384:	e853 3f00 	ldrex	r3, [r3]
 8008388:	623b      	str	r3, [r7, #32]
   return(result);
 800838a:	6a3b      	ldr	r3, [r7, #32]
 800838c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008390:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	461a      	mov	r2, r3
 8008398:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800839a:	633b      	str	r3, [r7, #48]	@ 0x30
 800839c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800839e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80083a0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80083a2:	e841 2300 	strex	r3, r2, [r1]
 80083a6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80083a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d1e6      	bne.n	800837c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	3308      	adds	r3, #8
 80083b4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083b6:	693b      	ldr	r3, [r7, #16]
 80083b8:	e853 3f00 	ldrex	r3, [r3]
 80083bc:	60fb      	str	r3, [r7, #12]
   return(result);
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	f023 0301 	bic.w	r3, r3, #1
 80083c4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	3308      	adds	r3, #8
 80083cc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80083ce:	61fa      	str	r2, [r7, #28]
 80083d0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083d2:	69b9      	ldr	r1, [r7, #24]
 80083d4:	69fa      	ldr	r2, [r7, #28]
 80083d6:	e841 2300 	strex	r3, r2, [r1]
 80083da:	617b      	str	r3, [r7, #20]
   return(result);
 80083dc:	697b      	ldr	r3, [r7, #20]
 80083de:	2b00      	cmp	r3, #0
 80083e0:	d1e5      	bne.n	80083ae <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	2220      	movs	r2, #32
 80083e6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	2200      	movs	r2, #0
 80083ee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80083f2:	2303      	movs	r3, #3
 80083f4:	e012      	b.n	800841c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	2220      	movs	r2, #32
 80083fa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	2220      	movs	r2, #32
 8008402:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	2200      	movs	r2, #0
 800840a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	2200      	movs	r2, #0
 8008410:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	2200      	movs	r2, #0
 8008416:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800841a:	2300      	movs	r3, #0
}
 800841c:	4618      	mov	r0, r3
 800841e:	3758      	adds	r7, #88	@ 0x58
 8008420:	46bd      	mov	sp, r7
 8008422:	bd80      	pop	{r7, pc}

08008424 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008424:	b580      	push	{r7, lr}
 8008426:	b084      	sub	sp, #16
 8008428:	af00      	add	r7, sp, #0
 800842a:	60f8      	str	r0, [r7, #12]
 800842c:	60b9      	str	r1, [r7, #8]
 800842e:	603b      	str	r3, [r7, #0]
 8008430:	4613      	mov	r3, r2
 8008432:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008434:	e04f      	b.n	80084d6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008436:	69bb      	ldr	r3, [r7, #24]
 8008438:	f1b3 3fff 	cmp.w	r3, #4294967295
 800843c:	d04b      	beq.n	80084d6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800843e:	f7fa f915 	bl	800266c <HAL_GetTick>
 8008442:	4602      	mov	r2, r0
 8008444:	683b      	ldr	r3, [r7, #0]
 8008446:	1ad3      	subs	r3, r2, r3
 8008448:	69ba      	ldr	r2, [r7, #24]
 800844a:	429a      	cmp	r2, r3
 800844c:	d302      	bcc.n	8008454 <UART_WaitOnFlagUntilTimeout+0x30>
 800844e:	69bb      	ldr	r3, [r7, #24]
 8008450:	2b00      	cmp	r3, #0
 8008452:	d101      	bne.n	8008458 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008454:	2303      	movs	r3, #3
 8008456:	e04e      	b.n	80084f6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	f003 0304 	and.w	r3, r3, #4
 8008462:	2b00      	cmp	r3, #0
 8008464:	d037      	beq.n	80084d6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008466:	68bb      	ldr	r3, [r7, #8]
 8008468:	2b80      	cmp	r3, #128	@ 0x80
 800846a:	d034      	beq.n	80084d6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800846c:	68bb      	ldr	r3, [r7, #8]
 800846e:	2b40      	cmp	r3, #64	@ 0x40
 8008470:	d031      	beq.n	80084d6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	69db      	ldr	r3, [r3, #28]
 8008478:	f003 0308 	and.w	r3, r3, #8
 800847c:	2b08      	cmp	r3, #8
 800847e:	d110      	bne.n	80084a2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	2208      	movs	r2, #8
 8008486:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008488:	68f8      	ldr	r0, [r7, #12]
 800848a:	f000 f95b 	bl	8008744 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	2208      	movs	r2, #8
 8008492:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	2200      	movs	r2, #0
 800849a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800849e:	2301      	movs	r3, #1
 80084a0:	e029      	b.n	80084f6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	69db      	ldr	r3, [r3, #28]
 80084a8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80084ac:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80084b0:	d111      	bne.n	80084d6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80084ba:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80084bc:	68f8      	ldr	r0, [r7, #12]
 80084be:	f000 f941 	bl	8008744 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80084c2:	68fb      	ldr	r3, [r7, #12]
 80084c4:	2220      	movs	r2, #32
 80084c6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	2200      	movs	r2, #0
 80084ce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80084d2:	2303      	movs	r3, #3
 80084d4:	e00f      	b.n	80084f6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	69da      	ldr	r2, [r3, #28]
 80084dc:	68bb      	ldr	r3, [r7, #8]
 80084de:	4013      	ands	r3, r2
 80084e0:	68ba      	ldr	r2, [r7, #8]
 80084e2:	429a      	cmp	r2, r3
 80084e4:	bf0c      	ite	eq
 80084e6:	2301      	moveq	r3, #1
 80084e8:	2300      	movne	r3, #0
 80084ea:	b2db      	uxtb	r3, r3
 80084ec:	461a      	mov	r2, r3
 80084ee:	79fb      	ldrb	r3, [r7, #7]
 80084f0:	429a      	cmp	r2, r3
 80084f2:	d0a0      	beq.n	8008436 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80084f4:	2300      	movs	r3, #0
}
 80084f6:	4618      	mov	r0, r3
 80084f8:	3710      	adds	r7, #16
 80084fa:	46bd      	mov	sp, r7
 80084fc:	bd80      	pop	{r7, pc}
	...

08008500 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008500:	b480      	push	{r7}
 8008502:	b0a3      	sub	sp, #140	@ 0x8c
 8008504:	af00      	add	r7, sp, #0
 8008506:	60f8      	str	r0, [r7, #12]
 8008508:	60b9      	str	r1, [r7, #8]
 800850a:	4613      	mov	r3, r2
 800850c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	68ba      	ldr	r2, [r7, #8]
 8008512:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	88fa      	ldrh	r2, [r7, #6]
 8008518:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	88fa      	ldrh	r2, [r7, #6]
 8008520:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	2200      	movs	r2, #0
 8008528:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	689b      	ldr	r3, [r3, #8]
 800852e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008532:	d10e      	bne.n	8008552 <UART_Start_Receive_IT+0x52>
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	691b      	ldr	r3, [r3, #16]
 8008538:	2b00      	cmp	r3, #0
 800853a:	d105      	bne.n	8008548 <UART_Start_Receive_IT+0x48>
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8008542:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008546:	e02d      	b.n	80085a4 <UART_Start_Receive_IT+0xa4>
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	22ff      	movs	r2, #255	@ 0xff
 800854c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008550:	e028      	b.n	80085a4 <UART_Start_Receive_IT+0xa4>
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	689b      	ldr	r3, [r3, #8]
 8008556:	2b00      	cmp	r3, #0
 8008558:	d10d      	bne.n	8008576 <UART_Start_Receive_IT+0x76>
 800855a:	68fb      	ldr	r3, [r7, #12]
 800855c:	691b      	ldr	r3, [r3, #16]
 800855e:	2b00      	cmp	r3, #0
 8008560:	d104      	bne.n	800856c <UART_Start_Receive_IT+0x6c>
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	22ff      	movs	r2, #255	@ 0xff
 8008566:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800856a:	e01b      	b.n	80085a4 <UART_Start_Receive_IT+0xa4>
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	227f      	movs	r2, #127	@ 0x7f
 8008570:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008574:	e016      	b.n	80085a4 <UART_Start_Receive_IT+0xa4>
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	689b      	ldr	r3, [r3, #8]
 800857a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800857e:	d10d      	bne.n	800859c <UART_Start_Receive_IT+0x9c>
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	691b      	ldr	r3, [r3, #16]
 8008584:	2b00      	cmp	r3, #0
 8008586:	d104      	bne.n	8008592 <UART_Start_Receive_IT+0x92>
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	227f      	movs	r2, #127	@ 0x7f
 800858c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008590:	e008      	b.n	80085a4 <UART_Start_Receive_IT+0xa4>
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	223f      	movs	r2, #63	@ 0x3f
 8008596:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800859a:	e003      	b.n	80085a4 <UART_Start_Receive_IT+0xa4>
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	2200      	movs	r2, #0
 80085a0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	2200      	movs	r2, #0
 80085a8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	2222      	movs	r2, #34	@ 0x22
 80085b0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	3308      	adds	r3, #8
 80085ba:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085bc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80085be:	e853 3f00 	ldrex	r3, [r3]
 80085c2:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 80085c4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80085c6:	f043 0301 	orr.w	r3, r3, #1
 80085ca:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	3308      	adds	r3, #8
 80085d4:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80085d8:	673a      	str	r2, [r7, #112]	@ 0x70
 80085da:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085dc:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 80085de:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80085e0:	e841 2300 	strex	r3, r2, [r1]
 80085e4:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 80085e6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	d1e3      	bne.n	80085b4 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80085f0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80085f4:	d14f      	bne.n	8008696 <UART_Start_Receive_IT+0x196>
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80085fc:	88fa      	ldrh	r2, [r7, #6]
 80085fe:	429a      	cmp	r2, r3
 8008600:	d349      	bcc.n	8008696 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	689b      	ldr	r3, [r3, #8]
 8008606:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800860a:	d107      	bne.n	800861c <UART_Start_Receive_IT+0x11c>
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	691b      	ldr	r3, [r3, #16]
 8008610:	2b00      	cmp	r3, #0
 8008612:	d103      	bne.n	800861c <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	4a47      	ldr	r2, [pc, #284]	@ (8008734 <UART_Start_Receive_IT+0x234>)
 8008618:	675a      	str	r2, [r3, #116]	@ 0x74
 800861a:	e002      	b.n	8008622 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	4a46      	ldr	r2, [pc, #280]	@ (8008738 <UART_Start_Receive_IT+0x238>)
 8008620:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	691b      	ldr	r3, [r3, #16]
 8008626:	2b00      	cmp	r3, #0
 8008628:	d01a      	beq.n	8008660 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008630:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008632:	e853 3f00 	ldrex	r3, [r3]
 8008636:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8008638:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800863a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800863e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	461a      	mov	r2, r3
 8008648:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800864c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800864e:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008650:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8008652:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8008654:	e841 2300 	strex	r3, r2, [r1]
 8008658:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800865a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800865c:	2b00      	cmp	r3, #0
 800865e:	d1e4      	bne.n	800862a <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	3308      	adds	r3, #8
 8008666:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008668:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800866a:	e853 3f00 	ldrex	r3, [r3]
 800866e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008670:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008672:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008676:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	3308      	adds	r3, #8
 800867e:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8008680:	64ba      	str	r2, [r7, #72]	@ 0x48
 8008682:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008684:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008686:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008688:	e841 2300 	strex	r3, r2, [r1]
 800868c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800868e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008690:	2b00      	cmp	r3, #0
 8008692:	d1e5      	bne.n	8008660 <UART_Start_Receive_IT+0x160>
 8008694:	e046      	b.n	8008724 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	689b      	ldr	r3, [r3, #8]
 800869a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800869e:	d107      	bne.n	80086b0 <UART_Start_Receive_IT+0x1b0>
 80086a0:	68fb      	ldr	r3, [r7, #12]
 80086a2:	691b      	ldr	r3, [r3, #16]
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d103      	bne.n	80086b0 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	4a24      	ldr	r2, [pc, #144]	@ (800873c <UART_Start_Receive_IT+0x23c>)
 80086ac:	675a      	str	r2, [r3, #116]	@ 0x74
 80086ae:	e002      	b.n	80086b6 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	4a23      	ldr	r2, [pc, #140]	@ (8008740 <UART_Start_Receive_IT+0x240>)
 80086b4:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80086b6:	68fb      	ldr	r3, [r7, #12]
 80086b8:	691b      	ldr	r3, [r3, #16]
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d019      	beq.n	80086f2 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086c6:	e853 3f00 	ldrex	r3, [r3]
 80086ca:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80086cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086ce:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 80086d2:	677b      	str	r3, [r7, #116]	@ 0x74
 80086d4:	68fb      	ldr	r3, [r7, #12]
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	461a      	mov	r2, r3
 80086da:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80086dc:	637b      	str	r3, [r7, #52]	@ 0x34
 80086de:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086e0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80086e2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80086e4:	e841 2300 	strex	r3, r2, [r1]
 80086e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80086ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80086ec:	2b00      	cmp	r3, #0
 80086ee:	d1e6      	bne.n	80086be <UART_Start_Receive_IT+0x1be>
 80086f0:	e018      	b.n	8008724 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086f8:	697b      	ldr	r3, [r7, #20]
 80086fa:	e853 3f00 	ldrex	r3, [r3]
 80086fe:	613b      	str	r3, [r7, #16]
   return(result);
 8008700:	693b      	ldr	r3, [r7, #16]
 8008702:	f043 0320 	orr.w	r3, r3, #32
 8008706:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008708:	68fb      	ldr	r3, [r7, #12]
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	461a      	mov	r2, r3
 800870e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008710:	623b      	str	r3, [r7, #32]
 8008712:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008714:	69f9      	ldr	r1, [r7, #28]
 8008716:	6a3a      	ldr	r2, [r7, #32]
 8008718:	e841 2300 	strex	r3, r2, [r1]
 800871c:	61bb      	str	r3, [r7, #24]
   return(result);
 800871e:	69bb      	ldr	r3, [r7, #24]
 8008720:	2b00      	cmp	r3, #0
 8008722:	d1e6      	bne.n	80086f2 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8008724:	2300      	movs	r3, #0
}
 8008726:	4618      	mov	r0, r3
 8008728:	378c      	adds	r7, #140	@ 0x8c
 800872a:	46bd      	mov	sp, r7
 800872c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008730:	4770      	bx	lr
 8008732:	bf00      	nop
 8008734:	08008f65 	.word	0x08008f65
 8008738:	08008c05 	.word	0x08008c05
 800873c:	08008a4d 	.word	0x08008a4d
 8008740:	08008895 	.word	0x08008895

08008744 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008744:	b480      	push	{r7}
 8008746:	b095      	sub	sp, #84	@ 0x54
 8008748:	af00      	add	r7, sp, #0
 800874a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008752:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008754:	e853 3f00 	ldrex	r3, [r3]
 8008758:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800875a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800875c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008760:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	461a      	mov	r2, r3
 8008768:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800876a:	643b      	str	r3, [r7, #64]	@ 0x40
 800876c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800876e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008770:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008772:	e841 2300 	strex	r3, r2, [r1]
 8008776:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008778:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800877a:	2b00      	cmp	r3, #0
 800877c:	d1e6      	bne.n	800874c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	3308      	adds	r3, #8
 8008784:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008786:	6a3b      	ldr	r3, [r7, #32]
 8008788:	e853 3f00 	ldrex	r3, [r3]
 800878c:	61fb      	str	r3, [r7, #28]
   return(result);
 800878e:	69fb      	ldr	r3, [r7, #28]
 8008790:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008794:	f023 0301 	bic.w	r3, r3, #1
 8008798:	64bb      	str	r3, [r7, #72]	@ 0x48
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	3308      	adds	r3, #8
 80087a0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80087a2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80087a4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087a6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80087a8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80087aa:	e841 2300 	strex	r3, r2, [r1]
 80087ae:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80087b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d1e3      	bne.n	800877e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80087ba:	2b01      	cmp	r3, #1
 80087bc:	d118      	bne.n	80087f0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	e853 3f00 	ldrex	r3, [r3]
 80087ca:	60bb      	str	r3, [r7, #8]
   return(result);
 80087cc:	68bb      	ldr	r3, [r7, #8]
 80087ce:	f023 0310 	bic.w	r3, r3, #16
 80087d2:	647b      	str	r3, [r7, #68]	@ 0x44
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	461a      	mov	r2, r3
 80087da:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80087dc:	61bb      	str	r3, [r7, #24]
 80087de:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087e0:	6979      	ldr	r1, [r7, #20]
 80087e2:	69ba      	ldr	r2, [r7, #24]
 80087e4:	e841 2300 	strex	r3, r2, [r1]
 80087e8:	613b      	str	r3, [r7, #16]
   return(result);
 80087ea:	693b      	ldr	r3, [r7, #16]
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	d1e6      	bne.n	80087be <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	2220      	movs	r2, #32
 80087f4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	2200      	movs	r2, #0
 80087fc:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	2200      	movs	r2, #0
 8008802:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8008804:	bf00      	nop
 8008806:	3754      	adds	r7, #84	@ 0x54
 8008808:	46bd      	mov	sp, r7
 800880a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800880e:	4770      	bx	lr

08008810 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008810:	b580      	push	{r7, lr}
 8008812:	b084      	sub	sp, #16
 8008814:	af00      	add	r7, sp, #0
 8008816:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800881c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	2200      	movs	r2, #0
 8008822:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 8008826:	68fb      	ldr	r3, [r7, #12]
 8008828:	2200      	movs	r2, #0
 800882a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800882e:	68f8      	ldr	r0, [r7, #12]
 8008830:	f7ff f99a 	bl	8007b68 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008834:	bf00      	nop
 8008836:	3710      	adds	r7, #16
 8008838:	46bd      	mov	sp, r7
 800883a:	bd80      	pop	{r7, pc}

0800883c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800883c:	b580      	push	{r7, lr}
 800883e:	b088      	sub	sp, #32
 8008840:	af00      	add	r7, sp, #0
 8008842:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	e853 3f00 	ldrex	r3, [r3]
 8008850:	60bb      	str	r3, [r7, #8]
   return(result);
 8008852:	68bb      	ldr	r3, [r7, #8]
 8008854:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008858:	61fb      	str	r3, [r7, #28]
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	461a      	mov	r2, r3
 8008860:	69fb      	ldr	r3, [r7, #28]
 8008862:	61bb      	str	r3, [r7, #24]
 8008864:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008866:	6979      	ldr	r1, [r7, #20]
 8008868:	69ba      	ldr	r2, [r7, #24]
 800886a:	e841 2300 	strex	r3, r2, [r1]
 800886e:	613b      	str	r3, [r7, #16]
   return(result);
 8008870:	693b      	ldr	r3, [r7, #16]
 8008872:	2b00      	cmp	r3, #0
 8008874:	d1e6      	bne.n	8008844 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	2220      	movs	r2, #32
 800887a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	2200      	movs	r2, #0
 8008882:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008884:	6878      	ldr	r0, [r7, #4]
 8008886:	f7ff f965 	bl	8007b54 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800888a:	bf00      	nop
 800888c:	3720      	adds	r7, #32
 800888e:	46bd      	mov	sp, r7
 8008890:	bd80      	pop	{r7, pc}
	...

08008894 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008894:	b580      	push	{r7, lr}
 8008896:	b09c      	sub	sp, #112	@ 0x70
 8008898:	af00      	add	r7, sp, #0
 800889a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80088a2:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80088ac:	2b22      	cmp	r3, #34	@ 0x22
 80088ae:	f040 80be 	bne.w	8008a2e <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80088b8:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80088bc:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80088c0:	b2d9      	uxtb	r1, r3
 80088c2:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80088c6:	b2da      	uxtb	r2, r3
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80088cc:	400a      	ands	r2, r1
 80088ce:	b2d2      	uxtb	r2, r2
 80088d0:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80088d6:	1c5a      	adds	r2, r3, #1
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80088e2:	b29b      	uxth	r3, r3
 80088e4:	3b01      	subs	r3, #1
 80088e6:	b29a      	uxth	r2, r3
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80088f4:	b29b      	uxth	r3, r3
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	f040 80a1 	bne.w	8008a3e <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008902:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008904:	e853 3f00 	ldrex	r3, [r3]
 8008908:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800890a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800890c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008910:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	461a      	mov	r2, r3
 8008918:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800891a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800891c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800891e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008920:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008922:	e841 2300 	strex	r3, r2, [r1]
 8008926:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008928:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800892a:	2b00      	cmp	r3, #0
 800892c:	d1e6      	bne.n	80088fc <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	3308      	adds	r3, #8
 8008934:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008936:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008938:	e853 3f00 	ldrex	r3, [r3]
 800893c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800893e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008940:	f023 0301 	bic.w	r3, r3, #1
 8008944:	667b      	str	r3, [r7, #100]	@ 0x64
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	3308      	adds	r3, #8
 800894c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800894e:	647a      	str	r2, [r7, #68]	@ 0x44
 8008950:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008952:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008954:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008956:	e841 2300 	strex	r3, r2, [r1]
 800895a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800895c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800895e:	2b00      	cmp	r3, #0
 8008960:	d1e5      	bne.n	800892e <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	2220      	movs	r2, #32
 8008966:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	2200      	movs	r2, #0
 800896e:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	2200      	movs	r2, #0
 8008974:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	4a33      	ldr	r2, [pc, #204]	@ (8008a48 <UART_RxISR_8BIT+0x1b4>)
 800897c:	4293      	cmp	r3, r2
 800897e:	d01f      	beq.n	80089c0 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	685b      	ldr	r3, [r3, #4]
 8008986:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800898a:	2b00      	cmp	r3, #0
 800898c:	d018      	beq.n	80089c0 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008994:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008996:	e853 3f00 	ldrex	r3, [r3]
 800899a:	623b      	str	r3, [r7, #32]
   return(result);
 800899c:	6a3b      	ldr	r3, [r7, #32]
 800899e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80089a2:	663b      	str	r3, [r7, #96]	@ 0x60
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	461a      	mov	r2, r3
 80089aa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80089ac:	633b      	str	r3, [r7, #48]	@ 0x30
 80089ae:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089b0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80089b2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80089b4:	e841 2300 	strex	r3, r2, [r1]
 80089b8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80089ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089bc:	2b00      	cmp	r3, #0
 80089be:	d1e6      	bne.n	800898e <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80089c4:	2b01      	cmp	r3, #1
 80089c6:	d12e      	bne.n	8008a26 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	2200      	movs	r2, #0
 80089cc:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089d4:	693b      	ldr	r3, [r7, #16]
 80089d6:	e853 3f00 	ldrex	r3, [r3]
 80089da:	60fb      	str	r3, [r7, #12]
   return(result);
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	f023 0310 	bic.w	r3, r3, #16
 80089e2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	461a      	mov	r2, r3
 80089ea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80089ec:	61fb      	str	r3, [r7, #28]
 80089ee:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089f0:	69b9      	ldr	r1, [r7, #24]
 80089f2:	69fa      	ldr	r2, [r7, #28]
 80089f4:	e841 2300 	strex	r3, r2, [r1]
 80089f8:	617b      	str	r3, [r7, #20]
   return(result);
 80089fa:	697b      	ldr	r3, [r7, #20]
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	d1e6      	bne.n	80089ce <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	69db      	ldr	r3, [r3, #28]
 8008a06:	f003 0310 	and.w	r3, r3, #16
 8008a0a:	2b10      	cmp	r3, #16
 8008a0c:	d103      	bne.n	8008a16 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	2210      	movs	r2, #16
 8008a14:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008a1c:	4619      	mov	r1, r3
 8008a1e:	6878      	ldr	r0, [r7, #4]
 8008a20:	f7ff f8ac 	bl	8007b7c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008a24:	e00b      	b.n	8008a3e <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8008a26:	6878      	ldr	r0, [r7, #4]
 8008a28:	f7f9 fb06 	bl	8002038 <HAL_UART_RxCpltCallback>
}
 8008a2c:	e007      	b.n	8008a3e <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	699a      	ldr	r2, [r3, #24]
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	f042 0208 	orr.w	r2, r2, #8
 8008a3c:	619a      	str	r2, [r3, #24]
}
 8008a3e:	bf00      	nop
 8008a40:	3770      	adds	r7, #112	@ 0x70
 8008a42:	46bd      	mov	sp, r7
 8008a44:	bd80      	pop	{r7, pc}
 8008a46:	bf00      	nop
 8008a48:	40008000 	.word	0x40008000

08008a4c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008a4c:	b580      	push	{r7, lr}
 8008a4e:	b09c      	sub	sp, #112	@ 0x70
 8008a50:	af00      	add	r7, sp, #0
 8008a52:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8008a5a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008a64:	2b22      	cmp	r3, #34	@ 0x22
 8008a66:	f040 80be 	bne.w	8008be6 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a70:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008a78:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8008a7a:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8008a7e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8008a82:	4013      	ands	r3, r2
 8008a84:	b29a      	uxth	r2, r3
 8008a86:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008a88:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008a8e:	1c9a      	adds	r2, r3, #2
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008a9a:	b29b      	uxth	r3, r3
 8008a9c:	3b01      	subs	r3, #1
 8008a9e:	b29a      	uxth	r2, r3
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008aac:	b29b      	uxth	r3, r3
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	f040 80a1 	bne.w	8008bf6 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008aba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008abc:	e853 3f00 	ldrex	r3, [r3]
 8008ac0:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8008ac2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008ac4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008ac8:	667b      	str	r3, [r7, #100]	@ 0x64
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	461a      	mov	r2, r3
 8008ad0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008ad2:	657b      	str	r3, [r7, #84]	@ 0x54
 8008ad4:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ad6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008ad8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008ada:	e841 2300 	strex	r3, r2, [r1]
 8008ade:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8008ae0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d1e6      	bne.n	8008ab4 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	3308      	adds	r3, #8
 8008aec:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008aee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008af0:	e853 3f00 	ldrex	r3, [r3]
 8008af4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008af6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008af8:	f023 0301 	bic.w	r3, r3, #1
 8008afc:	663b      	str	r3, [r7, #96]	@ 0x60
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	3308      	adds	r3, #8
 8008b04:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8008b06:	643a      	str	r2, [r7, #64]	@ 0x40
 8008b08:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b0a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008b0c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008b0e:	e841 2300 	strex	r3, r2, [r1]
 8008b12:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008b14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	d1e5      	bne.n	8008ae6 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	2220      	movs	r2, #32
 8008b1e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	2200      	movs	r2, #0
 8008b26:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	2200      	movs	r2, #0
 8008b2c:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	4a33      	ldr	r2, [pc, #204]	@ (8008c00 <UART_RxISR_16BIT+0x1b4>)
 8008b34:	4293      	cmp	r3, r2
 8008b36:	d01f      	beq.n	8008b78 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	685b      	ldr	r3, [r3, #4]
 8008b3e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008b42:	2b00      	cmp	r3, #0
 8008b44:	d018      	beq.n	8008b78 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b4c:	6a3b      	ldr	r3, [r7, #32]
 8008b4e:	e853 3f00 	ldrex	r3, [r3]
 8008b52:	61fb      	str	r3, [r7, #28]
   return(result);
 8008b54:	69fb      	ldr	r3, [r7, #28]
 8008b56:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008b5a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	461a      	mov	r2, r3
 8008b62:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008b64:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008b66:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b68:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008b6a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008b6c:	e841 2300 	strex	r3, r2, [r1]
 8008b70:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008b72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b74:	2b00      	cmp	r3, #0
 8008b76:	d1e6      	bne.n	8008b46 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008b7c:	2b01      	cmp	r3, #1
 8008b7e:	d12e      	bne.n	8008bde <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	2200      	movs	r2, #0
 8008b84:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	e853 3f00 	ldrex	r3, [r3]
 8008b92:	60bb      	str	r3, [r7, #8]
   return(result);
 8008b94:	68bb      	ldr	r3, [r7, #8]
 8008b96:	f023 0310 	bic.w	r3, r3, #16
 8008b9a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	461a      	mov	r2, r3
 8008ba2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008ba4:	61bb      	str	r3, [r7, #24]
 8008ba6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ba8:	6979      	ldr	r1, [r7, #20]
 8008baa:	69ba      	ldr	r2, [r7, #24]
 8008bac:	e841 2300 	strex	r3, r2, [r1]
 8008bb0:	613b      	str	r3, [r7, #16]
   return(result);
 8008bb2:	693b      	ldr	r3, [r7, #16]
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d1e6      	bne.n	8008b86 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	69db      	ldr	r3, [r3, #28]
 8008bbe:	f003 0310 	and.w	r3, r3, #16
 8008bc2:	2b10      	cmp	r3, #16
 8008bc4:	d103      	bne.n	8008bce <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	2210      	movs	r2, #16
 8008bcc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008bd4:	4619      	mov	r1, r3
 8008bd6:	6878      	ldr	r0, [r7, #4]
 8008bd8:	f7fe ffd0 	bl	8007b7c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008bdc:	e00b      	b.n	8008bf6 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8008bde:	6878      	ldr	r0, [r7, #4]
 8008be0:	f7f9 fa2a 	bl	8002038 <HAL_UART_RxCpltCallback>
}
 8008be4:	e007      	b.n	8008bf6 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	699a      	ldr	r2, [r3, #24]
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	f042 0208 	orr.w	r2, r2, #8
 8008bf4:	619a      	str	r2, [r3, #24]
}
 8008bf6:	bf00      	nop
 8008bf8:	3770      	adds	r7, #112	@ 0x70
 8008bfa:	46bd      	mov	sp, r7
 8008bfc:	bd80      	pop	{r7, pc}
 8008bfe:	bf00      	nop
 8008c00:	40008000 	.word	0x40008000

08008c04 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8008c04:	b580      	push	{r7, lr}
 8008c06:	b0ac      	sub	sp, #176	@ 0xb0
 8008c08:	af00      	add	r7, sp, #0
 8008c0a:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8008c12:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	69db      	ldr	r3, [r3, #28]
 8008c1c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	689b      	ldr	r3, [r3, #8]
 8008c30:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008c3a:	2b22      	cmp	r3, #34	@ 0x22
 8008c3c:	f040 8182 	bne.w	8008f44 <UART_RxISR_8BIT_FIFOEN+0x340>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008c46:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008c4a:	e125      	b.n	8008e98 <UART_RxISR_8BIT_FIFOEN+0x294>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c52:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008c56:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 8008c5a:	b2d9      	uxtb	r1, r3
 8008c5c:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8008c60:	b2da      	uxtb	r2, r3
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008c66:	400a      	ands	r2, r1
 8008c68:	b2d2      	uxtb	r2, r2
 8008c6a:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008c70:	1c5a      	adds	r2, r3, #1
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008c7c:	b29b      	uxth	r3, r3
 8008c7e:	3b01      	subs	r3, #1
 8008c80:	b29a      	uxth	r2, r3
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	69db      	ldr	r3, [r3, #28]
 8008c8e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8008c92:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008c96:	f003 0307 	and.w	r3, r3, #7
 8008c9a:	2b00      	cmp	r3, #0
 8008c9c:	d053      	beq.n	8008d46 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008c9e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008ca2:	f003 0301 	and.w	r3, r3, #1
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	d011      	beq.n	8008cce <UART_RxISR_8BIT_FIFOEN+0xca>
 8008caa:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8008cae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008cb2:	2b00      	cmp	r3, #0
 8008cb4:	d00b      	beq.n	8008cce <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	2201      	movs	r2, #1
 8008cbc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008cc4:	f043 0201 	orr.w	r2, r3, #1
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008cce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008cd2:	f003 0302 	and.w	r3, r3, #2
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	d011      	beq.n	8008cfe <UART_RxISR_8BIT_FIFOEN+0xfa>
 8008cda:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008cde:	f003 0301 	and.w	r3, r3, #1
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	d00b      	beq.n	8008cfe <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	2202      	movs	r2, #2
 8008cec:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008cf4:	f043 0204 	orr.w	r2, r3, #4
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008cfe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008d02:	f003 0304 	and.w	r3, r3, #4
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	d011      	beq.n	8008d2e <UART_RxISR_8BIT_FIFOEN+0x12a>
 8008d0a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008d0e:	f003 0301 	and.w	r3, r3, #1
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	d00b      	beq.n	8008d2e <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	2204      	movs	r2, #4
 8008d1c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008d24:	f043 0202 	orr.w	r2, r3, #2
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	d006      	beq.n	8008d46 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008d38:	6878      	ldr	r0, [r7, #4]
 8008d3a:	f7fe ff15 	bl	8007b68 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	2200      	movs	r2, #0
 8008d42:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008d4c:	b29b      	uxth	r3, r3
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	f040 80a2 	bne.w	8008e98 <UART_RxISR_8BIT_FIFOEN+0x294>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	681b      	ldr	r3, [r3, #0]
 8008d58:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d5a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008d5c:	e853 3f00 	ldrex	r3, [r3]
 8008d60:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 8008d62:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008d64:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008d68:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	461a      	mov	r2, r3
 8008d72:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008d76:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008d78:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d7a:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8008d7c:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8008d7e:	e841 2300 	strex	r3, r2, [r1]
 8008d82:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8008d84:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	d1e4      	bne.n	8008d54 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	3308      	adds	r3, #8
 8008d90:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d92:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008d94:	e853 3f00 	ldrex	r3, [r3]
 8008d98:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8008d9a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008d9c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008da0:	f023 0301 	bic.w	r3, r3, #1
 8008da4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	3308      	adds	r3, #8
 8008dae:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008db2:	66ba      	str	r2, [r7, #104]	@ 0x68
 8008db4:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008db6:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8008db8:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8008dba:	e841 2300 	strex	r3, r2, [r1]
 8008dbe:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8008dc0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	d1e1      	bne.n	8008d8a <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	2220      	movs	r2, #32
 8008dca:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	2200      	movs	r2, #0
 8008dd2:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	2200      	movs	r2, #0
 8008dd8:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	4a5f      	ldr	r2, [pc, #380]	@ (8008f5c <UART_RxISR_8BIT_FIFOEN+0x358>)
 8008de0:	4293      	cmp	r3, r2
 8008de2:	d021      	beq.n	8008e28 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	685b      	ldr	r3, [r3, #4]
 8008dea:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d01a      	beq.n	8008e28 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008df8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008dfa:	e853 3f00 	ldrex	r3, [r3]
 8008dfe:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8008e00:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008e02:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008e06:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	461a      	mov	r2, r3
 8008e10:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008e14:	657b      	str	r3, [r7, #84]	@ 0x54
 8008e16:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e18:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008e1a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008e1c:	e841 2300 	strex	r3, r2, [r1]
 8008e20:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8008e22:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	d1e4      	bne.n	8008df2 <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008e2c:	2b01      	cmp	r3, #1
 8008e2e:	d130      	bne.n	8008e92 <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	2200      	movs	r2, #0
 8008e34:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008e3e:	e853 3f00 	ldrex	r3, [r3]
 8008e42:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008e44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e46:	f023 0310 	bic.w	r3, r3, #16
 8008e4a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	461a      	mov	r2, r3
 8008e54:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008e58:	643b      	str	r3, [r7, #64]	@ 0x40
 8008e5a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e5c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008e5e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008e60:	e841 2300 	strex	r3, r2, [r1]
 8008e64:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008e66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	d1e4      	bne.n	8008e36 <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	69db      	ldr	r3, [r3, #28]
 8008e72:	f003 0310 	and.w	r3, r3, #16
 8008e76:	2b10      	cmp	r3, #16
 8008e78:	d103      	bne.n	8008e82 <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	2210      	movs	r2, #16
 8008e80:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008e88:	4619      	mov	r1, r3
 8008e8a:	6878      	ldr	r0, [r7, #4]
 8008e8c:	f7fe fe76 	bl	8007b7c <HAL_UARTEx_RxEventCallback>
 8008e90:	e002      	b.n	8008e98 <UART_RxISR_8BIT_FIFOEN+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8008e92:	6878      	ldr	r0, [r7, #4]
 8008e94:	f7f9 f8d0 	bl	8002038 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008e98:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8008e9c:	2b00      	cmp	r3, #0
 8008e9e:	d006      	beq.n	8008eae <UART_RxISR_8BIT_FIFOEN+0x2aa>
 8008ea0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008ea4:	f003 0320 	and.w	r3, r3, #32
 8008ea8:	2b00      	cmp	r3, #0
 8008eaa:	f47f aecf 	bne.w	8008c4c <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008eb4:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8008eb8:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	d049      	beq.n	8008f54 <UART_RxISR_8BIT_FIFOEN+0x350>
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008ec6:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8008eca:	429a      	cmp	r2, r3
 8008ecc:	d242      	bcs.n	8008f54 <UART_RxISR_8BIT_FIFOEN+0x350>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	3308      	adds	r3, #8
 8008ed4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ed6:	6a3b      	ldr	r3, [r7, #32]
 8008ed8:	e853 3f00 	ldrex	r3, [r3]
 8008edc:	61fb      	str	r3, [r7, #28]
   return(result);
 8008ede:	69fb      	ldr	r3, [r7, #28]
 8008ee0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008ee4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	3308      	adds	r3, #8
 8008eee:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8008ef2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008ef4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ef6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008ef8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008efa:	e841 2300 	strex	r3, r2, [r1]
 8008efe:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008f00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f02:	2b00      	cmp	r3, #0
 8008f04:	d1e3      	bne.n	8008ece <UART_RxISR_8BIT_FIFOEN+0x2ca>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	4a15      	ldr	r2, [pc, #84]	@ (8008f60 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 8008f0a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	e853 3f00 	ldrex	r3, [r3]
 8008f18:	60bb      	str	r3, [r7, #8]
   return(result);
 8008f1a:	68bb      	ldr	r3, [r7, #8]
 8008f1c:	f043 0320 	orr.w	r3, r3, #32
 8008f20:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	461a      	mov	r2, r3
 8008f2a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8008f2e:	61bb      	str	r3, [r7, #24]
 8008f30:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f32:	6979      	ldr	r1, [r7, #20]
 8008f34:	69ba      	ldr	r2, [r7, #24]
 8008f36:	e841 2300 	strex	r3, r2, [r1]
 8008f3a:	613b      	str	r3, [r7, #16]
   return(result);
 8008f3c:	693b      	ldr	r3, [r7, #16]
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d1e4      	bne.n	8008f0c <UART_RxISR_8BIT_FIFOEN+0x308>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008f42:	e007      	b.n	8008f54 <UART_RxISR_8BIT_FIFOEN+0x350>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	699a      	ldr	r2, [r3, #24]
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	f042 0208 	orr.w	r2, r2, #8
 8008f52:	619a      	str	r2, [r3, #24]
}
 8008f54:	bf00      	nop
 8008f56:	37b0      	adds	r7, #176	@ 0xb0
 8008f58:	46bd      	mov	sp, r7
 8008f5a:	bd80      	pop	{r7, pc}
 8008f5c:	40008000 	.word	0x40008000
 8008f60:	08008895 	.word	0x08008895

08008f64 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8008f64:	b580      	push	{r7, lr}
 8008f66:	b0ae      	sub	sp, #184	@ 0xb8
 8008f68:	af00      	add	r7, sp, #0
 8008f6a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8008f72:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	69db      	ldr	r3, [r3, #28]
 8008f7c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	689b      	ldr	r3, [r3, #8]
 8008f90:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008f9a:	2b22      	cmp	r3, #34	@ 0x22
 8008f9c:	f040 8186 	bne.w	80092ac <UART_RxISR_16BIT_FIFOEN+0x348>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008fa6:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008faa:	e129      	b.n	8009200 <UART_RxISR_16BIT_FIFOEN+0x29c>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008fb2:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008fba:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8008fbe:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8008fc2:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 8008fc6:	4013      	ands	r3, r2
 8008fc8:	b29a      	uxth	r2, r3
 8008fca:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008fce:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008fd4:	1c9a      	adds	r2, r3, #2
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008fe0:	b29b      	uxth	r3, r3
 8008fe2:	3b01      	subs	r3, #1
 8008fe4:	b29a      	uxth	r2, r3
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	69db      	ldr	r3, [r3, #28]
 8008ff2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8008ff6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008ffa:	f003 0307 	and.w	r3, r3, #7
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	d053      	beq.n	80090aa <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009002:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009006:	f003 0301 	and.w	r3, r3, #1
 800900a:	2b00      	cmp	r3, #0
 800900c:	d011      	beq.n	8009032 <UART_RxISR_16BIT_FIFOEN+0xce>
 800900e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009012:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009016:	2b00      	cmp	r3, #0
 8009018:	d00b      	beq.n	8009032 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	2201      	movs	r2, #1
 8009020:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009028:	f043 0201 	orr.w	r2, r3, #1
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009032:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009036:	f003 0302 	and.w	r3, r3, #2
 800903a:	2b00      	cmp	r3, #0
 800903c:	d011      	beq.n	8009062 <UART_RxISR_16BIT_FIFOEN+0xfe>
 800903e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009042:	f003 0301 	and.w	r3, r3, #1
 8009046:	2b00      	cmp	r3, #0
 8009048:	d00b      	beq.n	8009062 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	2202      	movs	r2, #2
 8009050:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009058:	f043 0204 	orr.w	r2, r3, #4
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009062:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009066:	f003 0304 	and.w	r3, r3, #4
 800906a:	2b00      	cmp	r3, #0
 800906c:	d011      	beq.n	8009092 <UART_RxISR_16BIT_FIFOEN+0x12e>
 800906e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009072:	f003 0301 	and.w	r3, r3, #1
 8009076:	2b00      	cmp	r3, #0
 8009078:	d00b      	beq.n	8009092 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	2204      	movs	r2, #4
 8009080:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009088:	f043 0202 	orr.w	r2, r3, #2
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009098:	2b00      	cmp	r3, #0
 800909a:	d006      	beq.n	80090aa <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800909c:	6878      	ldr	r0, [r7, #4]
 800909e:	f7fe fd63 	bl	8007b68 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	2200      	movs	r2, #0
 80090a6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80090b0:	b29b      	uxth	r3, r3
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	f040 80a4 	bne.w	8009200 <UART_RxISR_16BIT_FIFOEN+0x29c>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090be:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80090c0:	e853 3f00 	ldrex	r3, [r3]
 80090c4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80090c6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80090c8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80090cc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	461a      	mov	r2, r3
 80090d6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80090da:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80090de:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090e0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80090e2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80090e6:	e841 2300 	strex	r3, r2, [r1]
 80090ea:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80090ec:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80090ee:	2b00      	cmp	r3, #0
 80090f0:	d1e2      	bne.n	80090b8 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	3308      	adds	r3, #8
 80090f8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090fa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80090fc:	e853 3f00 	ldrex	r3, [r3]
 8009100:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8009102:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009104:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009108:	f023 0301 	bic.w	r3, r3, #1
 800910c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	3308      	adds	r3, #8
 8009116:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800911a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800911c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800911e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8009120:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8009122:	e841 2300 	strex	r3, r2, [r1]
 8009126:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8009128:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800912a:	2b00      	cmp	r3, #0
 800912c:	d1e1      	bne.n	80090f2 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	2220      	movs	r2, #32
 8009132:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	2200      	movs	r2, #0
 800913a:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	2200      	movs	r2, #0
 8009140:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	4a5f      	ldr	r2, [pc, #380]	@ (80092c4 <UART_RxISR_16BIT_FIFOEN+0x360>)
 8009148:	4293      	cmp	r3, r2
 800914a:	d021      	beq.n	8009190 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	685b      	ldr	r3, [r3, #4]
 8009152:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009156:	2b00      	cmp	r3, #0
 8009158:	d01a      	beq.n	8009190 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009160:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009162:	e853 3f00 	ldrex	r3, [r3]
 8009166:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009168:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800916a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800916e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	461a      	mov	r2, r3
 8009178:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800917c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800917e:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009180:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009182:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009184:	e841 2300 	strex	r3, r2, [r1]
 8009188:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800918a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800918c:	2b00      	cmp	r3, #0
 800918e:	d1e4      	bne.n	800915a <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009194:	2b01      	cmp	r3, #1
 8009196:	d130      	bne.n	80091fa <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	2200      	movs	r2, #0
 800919c:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80091a6:	e853 3f00 	ldrex	r3, [r3]
 80091aa:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80091ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80091ae:	f023 0310 	bic.w	r3, r3, #16
 80091b2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	461a      	mov	r2, r3
 80091bc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80091c0:	647b      	str	r3, [r7, #68]	@ 0x44
 80091c2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091c4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80091c6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80091c8:	e841 2300 	strex	r3, r2, [r1]
 80091cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80091ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80091d0:	2b00      	cmp	r3, #0
 80091d2:	d1e4      	bne.n	800919e <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	69db      	ldr	r3, [r3, #28]
 80091da:	f003 0310 	and.w	r3, r3, #16
 80091de:	2b10      	cmp	r3, #16
 80091e0:	d103      	bne.n	80091ea <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	2210      	movs	r2, #16
 80091e8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80091f0:	4619      	mov	r1, r3
 80091f2:	6878      	ldr	r0, [r7, #4]
 80091f4:	f7fe fcc2 	bl	8007b7c <HAL_UARTEx_RxEventCallback>
 80091f8:	e002      	b.n	8009200 <UART_RxISR_16BIT_FIFOEN+0x29c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 80091fa:	6878      	ldr	r0, [r7, #4]
 80091fc:	f7f8 ff1c 	bl	8002038 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009200:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8009204:	2b00      	cmp	r3, #0
 8009206:	d006      	beq.n	8009216 <UART_RxISR_16BIT_FIFOEN+0x2b2>
 8009208:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800920c:	f003 0320 	and.w	r3, r3, #32
 8009210:	2b00      	cmp	r3, #0
 8009212:	f47f aecb 	bne.w	8008fac <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800921c:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8009220:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8009224:	2b00      	cmp	r3, #0
 8009226:	d049      	beq.n	80092bc <UART_RxISR_16BIT_FIFOEN+0x358>
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800922e:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8009232:	429a      	cmp	r2, r3
 8009234:	d242      	bcs.n	80092bc <UART_RxISR_16BIT_FIFOEN+0x358>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	3308      	adds	r3, #8
 800923c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800923e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009240:	e853 3f00 	ldrex	r3, [r3]
 8009244:	623b      	str	r3, [r7, #32]
   return(result);
 8009246:	6a3b      	ldr	r3, [r7, #32]
 8009248:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800924c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	3308      	adds	r3, #8
 8009256:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800925a:	633a      	str	r2, [r7, #48]	@ 0x30
 800925c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800925e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009260:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009262:	e841 2300 	strex	r3, r2, [r1]
 8009266:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009268:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800926a:	2b00      	cmp	r3, #0
 800926c:	d1e3      	bne.n	8009236 <UART_RxISR_16BIT_FIFOEN+0x2d2>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	4a15      	ldr	r2, [pc, #84]	@ (80092c8 <UART_RxISR_16BIT_FIFOEN+0x364>)
 8009272:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	681b      	ldr	r3, [r3, #0]
 8009278:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800927a:	693b      	ldr	r3, [r7, #16]
 800927c:	e853 3f00 	ldrex	r3, [r3]
 8009280:	60fb      	str	r3, [r7, #12]
   return(result);
 8009282:	68fb      	ldr	r3, [r7, #12]
 8009284:	f043 0320 	orr.w	r3, r3, #32
 8009288:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	461a      	mov	r2, r3
 8009292:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009296:	61fb      	str	r3, [r7, #28]
 8009298:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800929a:	69b9      	ldr	r1, [r7, #24]
 800929c:	69fa      	ldr	r2, [r7, #28]
 800929e:	e841 2300 	strex	r3, r2, [r1]
 80092a2:	617b      	str	r3, [r7, #20]
   return(result);
 80092a4:	697b      	ldr	r3, [r7, #20]
 80092a6:	2b00      	cmp	r3, #0
 80092a8:	d1e4      	bne.n	8009274 <UART_RxISR_16BIT_FIFOEN+0x310>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80092aa:	e007      	b.n	80092bc <UART_RxISR_16BIT_FIFOEN+0x358>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	699a      	ldr	r2, [r3, #24]
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	f042 0208 	orr.w	r2, r2, #8
 80092ba:	619a      	str	r2, [r3, #24]
}
 80092bc:	bf00      	nop
 80092be:	37b8      	adds	r7, #184	@ 0xb8
 80092c0:	46bd      	mov	sp, r7
 80092c2:	bd80      	pop	{r7, pc}
 80092c4:	40008000 	.word	0x40008000
 80092c8:	08008a4d 	.word	0x08008a4d

080092cc <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80092cc:	b480      	push	{r7}
 80092ce:	b083      	sub	sp, #12
 80092d0:	af00      	add	r7, sp, #0
 80092d2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80092d4:	bf00      	nop
 80092d6:	370c      	adds	r7, #12
 80092d8:	46bd      	mov	sp, r7
 80092da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092de:	4770      	bx	lr

080092e0 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80092e0:	b480      	push	{r7}
 80092e2:	b083      	sub	sp, #12
 80092e4:	af00      	add	r7, sp, #0
 80092e6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80092e8:	bf00      	nop
 80092ea:	370c      	adds	r7, #12
 80092ec:	46bd      	mov	sp, r7
 80092ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092f2:	4770      	bx	lr

080092f4 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80092f4:	b480      	push	{r7}
 80092f6:	b083      	sub	sp, #12
 80092f8:	af00      	add	r7, sp, #0
 80092fa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80092fc:	bf00      	nop
 80092fe:	370c      	adds	r7, #12
 8009300:	46bd      	mov	sp, r7
 8009302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009306:	4770      	bx	lr

08009308 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009308:	b480      	push	{r7}
 800930a:	b085      	sub	sp, #20
 800930c:	af00      	add	r7, sp, #0
 800930e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009316:	2b01      	cmp	r3, #1
 8009318:	d101      	bne.n	800931e <HAL_UARTEx_DisableFifoMode+0x16>
 800931a:	2302      	movs	r3, #2
 800931c:	e027      	b.n	800936e <HAL_UARTEx_DisableFifoMode+0x66>
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	2201      	movs	r2, #1
 8009322:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	2224      	movs	r2, #36	@ 0x24
 800932a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	681a      	ldr	r2, [r3, #0]
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	f022 0201 	bic.w	r2, r2, #1
 8009344:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009346:	68fb      	ldr	r3, [r7, #12]
 8009348:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800934c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	2200      	movs	r2, #0
 8009352:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	681b      	ldr	r3, [r3, #0]
 8009358:	68fa      	ldr	r2, [r7, #12]
 800935a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	2220      	movs	r2, #32
 8009360:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	2200      	movs	r2, #0
 8009368:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800936c:	2300      	movs	r3, #0
}
 800936e:	4618      	mov	r0, r3
 8009370:	3714      	adds	r7, #20
 8009372:	46bd      	mov	sp, r7
 8009374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009378:	4770      	bx	lr

0800937a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800937a:	b580      	push	{r7, lr}
 800937c:	b084      	sub	sp, #16
 800937e:	af00      	add	r7, sp, #0
 8009380:	6078      	str	r0, [r7, #4]
 8009382:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800938a:	2b01      	cmp	r3, #1
 800938c:	d101      	bne.n	8009392 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800938e:	2302      	movs	r3, #2
 8009390:	e02d      	b.n	80093ee <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	2201      	movs	r2, #1
 8009396:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	2224      	movs	r2, #36	@ 0x24
 800939e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	681a      	ldr	r2, [r3, #0]
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	f022 0201 	bic.w	r2, r2, #1
 80093b8:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	681b      	ldr	r3, [r3, #0]
 80093be:	689b      	ldr	r3, [r3, #8]
 80093c0:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	683a      	ldr	r2, [r7, #0]
 80093ca:	430a      	orrs	r2, r1
 80093cc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80093ce:	6878      	ldr	r0, [r7, #4]
 80093d0:	f000 f850 	bl	8009474 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	68fa      	ldr	r2, [r7, #12]
 80093da:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	2220      	movs	r2, #32
 80093e0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	2200      	movs	r2, #0
 80093e8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80093ec:	2300      	movs	r3, #0
}
 80093ee:	4618      	mov	r0, r3
 80093f0:	3710      	adds	r7, #16
 80093f2:	46bd      	mov	sp, r7
 80093f4:	bd80      	pop	{r7, pc}

080093f6 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80093f6:	b580      	push	{r7, lr}
 80093f8:	b084      	sub	sp, #16
 80093fa:	af00      	add	r7, sp, #0
 80093fc:	6078      	str	r0, [r7, #4]
 80093fe:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009406:	2b01      	cmp	r3, #1
 8009408:	d101      	bne.n	800940e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800940a:	2302      	movs	r3, #2
 800940c:	e02d      	b.n	800946a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	2201      	movs	r2, #1
 8009412:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	2224      	movs	r2, #36	@ 0x24
 800941a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	681b      	ldr	r3, [r3, #0]
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	681a      	ldr	r2, [r3, #0]
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	681b      	ldr	r3, [r3, #0]
 8009430:	f022 0201 	bic.w	r2, r2, #1
 8009434:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	689b      	ldr	r3, [r3, #8]
 800943c:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	681b      	ldr	r3, [r3, #0]
 8009444:	683a      	ldr	r2, [r7, #0]
 8009446:	430a      	orrs	r2, r1
 8009448:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800944a:	6878      	ldr	r0, [r7, #4]
 800944c:	f000 f812 	bl	8009474 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	68fa      	ldr	r2, [r7, #12]
 8009456:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	2220      	movs	r2, #32
 800945c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	2200      	movs	r2, #0
 8009464:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009468:	2300      	movs	r3, #0
}
 800946a:	4618      	mov	r0, r3
 800946c:	3710      	adds	r7, #16
 800946e:	46bd      	mov	sp, r7
 8009470:	bd80      	pop	{r7, pc}
	...

08009474 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009474:	b480      	push	{r7}
 8009476:	b085      	sub	sp, #20
 8009478:	af00      	add	r7, sp, #0
 800947a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009480:	2b00      	cmp	r3, #0
 8009482:	d108      	bne.n	8009496 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	2201      	movs	r2, #1
 8009488:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	2201      	movs	r2, #1
 8009490:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009494:	e031      	b.n	80094fa <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8009496:	2308      	movs	r3, #8
 8009498:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800949a:	2308      	movs	r3, #8
 800949c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	689b      	ldr	r3, [r3, #8]
 80094a4:	0e5b      	lsrs	r3, r3, #25
 80094a6:	b2db      	uxtb	r3, r3
 80094a8:	f003 0307 	and.w	r3, r3, #7
 80094ac:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	689b      	ldr	r3, [r3, #8]
 80094b4:	0f5b      	lsrs	r3, r3, #29
 80094b6:	b2db      	uxtb	r3, r3
 80094b8:	f003 0307 	and.w	r3, r3, #7
 80094bc:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80094be:	7bbb      	ldrb	r3, [r7, #14]
 80094c0:	7b3a      	ldrb	r2, [r7, #12]
 80094c2:	4911      	ldr	r1, [pc, #68]	@ (8009508 <UARTEx_SetNbDataToProcess+0x94>)
 80094c4:	5c8a      	ldrb	r2, [r1, r2]
 80094c6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80094ca:	7b3a      	ldrb	r2, [r7, #12]
 80094cc:	490f      	ldr	r1, [pc, #60]	@ (800950c <UARTEx_SetNbDataToProcess+0x98>)
 80094ce:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80094d0:	fb93 f3f2 	sdiv	r3, r3, r2
 80094d4:	b29a      	uxth	r2, r3
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80094dc:	7bfb      	ldrb	r3, [r7, #15]
 80094de:	7b7a      	ldrb	r2, [r7, #13]
 80094e0:	4909      	ldr	r1, [pc, #36]	@ (8009508 <UARTEx_SetNbDataToProcess+0x94>)
 80094e2:	5c8a      	ldrb	r2, [r1, r2]
 80094e4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80094e8:	7b7a      	ldrb	r2, [r7, #13]
 80094ea:	4908      	ldr	r1, [pc, #32]	@ (800950c <UARTEx_SetNbDataToProcess+0x98>)
 80094ec:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80094ee:	fb93 f3f2 	sdiv	r3, r3, r2
 80094f2:	b29a      	uxth	r2, r3
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80094fa:	bf00      	nop
 80094fc:	3714      	adds	r7, #20
 80094fe:	46bd      	mov	sp, r7
 8009500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009504:	4770      	bx	lr
 8009506:	bf00      	nop
 8009508:	0800961c 	.word	0x0800961c
 800950c:	08009624 	.word	0x08009624

08009510 <arm_pid_init_f32>:
 */

void arm_pid_init_f32(
  arm_pid_instance_f32 * S,
  int32_t resetStateFlag)
{
 8009510:	b580      	push	{r7, lr}
 8009512:	b082      	sub	sp, #8
 8009514:	af00      	add	r7, sp, #0
 8009516:	6078      	str	r0, [r7, #4]
 8009518:	6039      	str	r1, [r7, #0]
  /* Derived coefficient A0 */
  S->A0 = S->Kp + S->Ki + S->Kd;
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	ed93 7a06 	vldr	s14, [r3, #24]
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	edd3 7a07 	vldr	s15, [r3, #28]
 8009526:	ee37 7a27 	vadd.f32	s14, s14, s15
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	edd3 7a08 	vldr	s15, [r3, #32]
 8009530:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	edc3 7a00 	vstr	s15, [r3]

  /* Derived coefficient A1 */
  S->A1 = (-S->Kp) - ((float32_t) 2.0f * S->Kd);
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	edd3 7a06 	vldr	s15, [r3, #24]
 8009540:	eeb1 7a67 	vneg.f32	s14, s15
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	edd3 7a08 	vldr	s15, [r3, #32]
 800954a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800954e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	edc3 7a01 	vstr	s15, [r3, #4]

  /* Derived coefficient A2 */
  S->A2 = S->Kd;
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	6a1a      	ldr	r2, [r3, #32]
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	609a      	str	r2, [r3, #8]

  /* Check whether state needs reset or not */
  if (resetStateFlag)
 8009560:	683b      	ldr	r3, [r7, #0]
 8009562:	2b00      	cmp	r3, #0
 8009564:	d006      	beq.n	8009574 <arm_pid_init_f32+0x64>
  {
    /* Reset state to zero, The size will be always 3 samples */
    memset(S->state, 0, 3U * sizeof(float32_t));
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	330c      	adds	r3, #12
 800956a:	220c      	movs	r2, #12
 800956c:	2100      	movs	r1, #0
 800956e:	4618      	mov	r0, r3
 8009570:	f000 f804 	bl	800957c <memset>
  }

}
 8009574:	bf00      	nop
 8009576:	3708      	adds	r7, #8
 8009578:	46bd      	mov	sp, r7
 800957a:	bd80      	pop	{r7, pc}

0800957c <memset>:
 800957c:	4402      	add	r2, r0
 800957e:	4603      	mov	r3, r0
 8009580:	4293      	cmp	r3, r2
 8009582:	d100      	bne.n	8009586 <memset+0xa>
 8009584:	4770      	bx	lr
 8009586:	f803 1b01 	strb.w	r1, [r3], #1
 800958a:	e7f9      	b.n	8009580 <memset+0x4>

0800958c <__libc_init_array>:
 800958c:	b570      	push	{r4, r5, r6, lr}
 800958e:	4d0d      	ldr	r5, [pc, #52]	@ (80095c4 <__libc_init_array+0x38>)
 8009590:	4c0d      	ldr	r4, [pc, #52]	@ (80095c8 <__libc_init_array+0x3c>)
 8009592:	1b64      	subs	r4, r4, r5
 8009594:	10a4      	asrs	r4, r4, #2
 8009596:	2600      	movs	r6, #0
 8009598:	42a6      	cmp	r6, r4
 800959a:	d109      	bne.n	80095b0 <__libc_init_array+0x24>
 800959c:	4d0b      	ldr	r5, [pc, #44]	@ (80095cc <__libc_init_array+0x40>)
 800959e:	4c0c      	ldr	r4, [pc, #48]	@ (80095d0 <__libc_init_array+0x44>)
 80095a0:	f000 f818 	bl	80095d4 <_init>
 80095a4:	1b64      	subs	r4, r4, r5
 80095a6:	10a4      	asrs	r4, r4, #2
 80095a8:	2600      	movs	r6, #0
 80095aa:	42a6      	cmp	r6, r4
 80095ac:	d105      	bne.n	80095ba <__libc_init_array+0x2e>
 80095ae:	bd70      	pop	{r4, r5, r6, pc}
 80095b0:	f855 3b04 	ldr.w	r3, [r5], #4
 80095b4:	4798      	blx	r3
 80095b6:	3601      	adds	r6, #1
 80095b8:	e7ee      	b.n	8009598 <__libc_init_array+0xc>
 80095ba:	f855 3b04 	ldr.w	r3, [r5], #4
 80095be:	4798      	blx	r3
 80095c0:	3601      	adds	r6, #1
 80095c2:	e7f2      	b.n	80095aa <__libc_init_array+0x1e>
 80095c4:	08009634 	.word	0x08009634
 80095c8:	08009634 	.word	0x08009634
 80095cc:	08009634 	.word	0x08009634
 80095d0:	08009638 	.word	0x08009638

080095d4 <_init>:
 80095d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80095d6:	bf00      	nop
 80095d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80095da:	bc08      	pop	{r3}
 80095dc:	469e      	mov	lr, r3
 80095de:	4770      	bx	lr

080095e0 <_fini>:
 80095e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80095e2:	bf00      	nop
 80095e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80095e6:	bc08      	pop	{r3}
 80095e8:	469e      	mov	lr, r3
 80095ea:	4770      	bx	lr
