Analysis & Synthesis report for Midi
Sat Feb  2 16:02:53 2019
Quartus Prime Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Source assignments for ROM_Mario_0:ns|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated
 13. Source assignments for ROM_Mario_1:ns1|altsyncram:altsyncram_component|altsyncram_2ge1:auto_generated
 14. Parameter Settings for User Entity Instance: Top-level Entity: |top_module_Mario
 15. Parameter Settings for User Entity Instance: pll_Mario:pll|altpll:altpll_component
 16. Parameter Settings for User Entity Instance: delay_unit:delay_unit[0].du
 17. Parameter Settings for User Entity Instance: delay_unit:delay_unit[1].du
 18. Parameter Settings for User Entity Instance: ROM_Mario_0:ns|altsyncram:altsyncram_component
 19. Parameter Settings for User Entity Instance: ROM_Mario_1:ns1|altsyncram:altsyncram_component
 20. altpll Parameter Settings by Entity Instance
 21. altsyncram Parameter Settings by Entity Instance
 22. Port Connectivity Checks: "ROM_Mario_1:ns1"
 23. Port Connectivity Checks: "delay_unit:delay_unit[1].du"
 24. Port Connectivity Checks: "delay_unit:delay_unit[0].du"
 25. Port Connectivity Checks: "playnote:playnote[1].channel"
 26. Port Connectivity Checks: "playnote:playnote[0].channel"
 27. Port Connectivity Checks: "pll_Mario:pll"
 28. Post-Synthesis Netlist Statistics for Top Partition
 29. Elapsed Time Per Partition
 30. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Feb  2 16:02:53 2019       ;
; Quartus Prime Version              ; 16.1.2 Build 203 01/18/2017 SJ Lite Edition ;
; Revision Name                      ; Midi                                        ;
; Top-level Entity Name              ; top_module_Mario                            ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 336                                         ;
;     Total combinational functions  ; 336                                         ;
;     Dedicated logic registers      ; 175                                         ;
; Total registers                    ; 175                                         ;
; Total pins                         ; 2                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 69,936                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                                      ; top_module_Mario   ; Midi               ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Verilog Show LMF Mapping Messages                                          ; Off                ;                    ;
; Allow Any ROM Size For Recognition                                         ; On                 ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                                                ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                    ; Library ;
+-----------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------+
; ../modules/ROMs/ROM_Mario_1.v                                                                                   ; yes             ; User Wizard-Generated File             ; /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/ROMs/ROM_Mario_1.v                            ;         ;
; ../modules/ROMs/ROM_Mario_0.v                                                                                   ; yes             ; User Wizard-Generated File             ; /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/ROMs/ROM_Mario_0.v                            ;         ;
; ../modules/PLLs/pll_Mario.v                                                                                     ; yes             ; User Wizard-Generated File             ; /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/PLLs/pll_Mario.v                              ;         ;
; ../modules/top_module_Mario.v                                                                                   ; yes             ; User Verilog HDL File                  ; /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/top_module_Mario.v                            ;         ;
; ../modules/reset_unit.v                                                                                         ; yes             ; User Verilog HDL File                  ; /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/reset_unit.v                                  ;         ;
; ../modules/delay_unit.v                                                                                         ; yes             ; User Verilog HDL File                  ; /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/delay_unit.v                                  ;         ;
; ../modules/playnote.v                                                                                           ; yes             ; User Verilog HDL File                  ; /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/playnote.v                                    ;         ;
; /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/rom_conversion/parameters/Parameters_ROM_Mario_0.vh   ; yes             ; Auto-Found Unspecified File            ; /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/rom_conversion/parameters/Parameters_ROM_Mario_0.vh   ;         ;
; /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/rom_conversion/parameters/Parameters_Mario_general.vh ; yes             ; Auto-Found Unspecified File            ; /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/rom_conversion/parameters/Parameters_Mario_general.vh ;         ;
; /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/rom_conversion/parameters/Parameters_ROM_Mario_1.vh   ; yes             ; Auto-Found Unspecified File            ; /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/rom_conversion/parameters/Parameters_ROM_Mario_1.vh   ;         ;
; altpll.tdf                                                                                                      ; yes             ; Megafunction                           ; /home/abbakus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altpll.tdf                                    ;         ;
; aglobal161.inc                                                                                                  ; yes             ; Megafunction                           ; /home/abbakus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc                                ;         ;
; stratix_pll.inc                                                                                                 ; yes             ; Megafunction                           ; /home/abbakus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/stratix_pll.inc                               ;         ;
; stratixii_pll.inc                                                                                               ; yes             ; Megafunction                           ; /home/abbakus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/stratixii_pll.inc                             ;         ;
; cycloneii_pll.inc                                                                                               ; yes             ; Megafunction                           ; /home/abbakus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/cycloneii_pll.inc                             ;         ;
; db/pll_Mario_altpll.v                                                                                           ; yes             ; Auto-Generated Megafunction            ; /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/quartus/db/pll_Mario_altpll.v                         ;         ;
; altsyncram.tdf                                                                                                  ; yes             ; Megafunction                           ; /home/abbakus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf                                ;         ;
; stratix_ram_block.inc                                                                                           ; yes             ; Megafunction                           ; /home/abbakus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/stratix_ram_block.inc                         ;         ;
; lpm_mux.inc                                                                                                     ; yes             ; Megafunction                           ; /home/abbakus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mux.inc                                   ;         ;
; lpm_decode.inc                                                                                                  ; yes             ; Megafunction                           ; /home/abbakus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_decode.inc                                ;         ;
; a_rdenreg.inc                                                                                                   ; yes             ; Megafunction                           ; /home/abbakus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/a_rdenreg.inc                                 ;         ;
; altrom.inc                                                                                                      ; yes             ; Megafunction                           ; /home/abbakus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altrom.inc                                    ;         ;
; altram.inc                                                                                                      ; yes             ; Megafunction                           ; /home/abbakus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altram.inc                                    ;         ;
; altdpram.inc                                                                                                    ; yes             ; Megafunction                           ; /home/abbakus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altdpram.inc                                  ;         ;
; db/altsyncram_6ge1.tdf                                                                                          ; yes             ; Auto-Generated Megafunction            ; /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/quartus/db/altsyncram_6ge1.tdf                        ;         ;
; /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/rom_conversion/mif/ROM_notes_Mario_0.mif              ; yes             ; Auto-Found Memory Initialization File  ; /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/rom_conversion/mif/ROM_notes_Mario_0.mif              ;         ;
; db/altsyncram_2ge1.tdf                                                                                          ; yes             ; Auto-Generated Megafunction            ; /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/quartus/db/altsyncram_2ge1.tdf                        ;         ;
; /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/rom_conversion/mif/ROM_notes_Mario_1.mif              ; yes             ; Auto-Found Memory Initialization File  ; /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/rom_conversion/mif/ROM_notes_Mario_1.mif              ;         ;
+-----------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                          ;
+---------------------------------------------+----------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                  ;
+---------------------------------------------+----------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 336                                                                                    ;
;                                             ;                                                                                        ;
; Total combinational functions               ; 336                                                                                    ;
; Logic element usage by number of LUT inputs ;                                                                                        ;
;     -- 4 input functions                    ; 121                                                                                    ;
;     -- 3 input functions                    ; 51                                                                                     ;
;     -- <=2 input functions                  ; 164                                                                                    ;
;                                             ;                                                                                        ;
; Logic elements by mode                      ;                                                                                        ;
;     -- normal mode                          ; 161                                                                                    ;
;     -- arithmetic mode                      ; 175                                                                                    ;
;                                             ;                                                                                        ;
; Total registers                             ; 175                                                                                    ;
;     -- Dedicated logic registers            ; 175                                                                                    ;
;     -- I/O registers                        ; 0                                                                                      ;
;                                             ;                                                                                        ;
; I/O pins                                    ; 2                                                                                      ;
; Total memory bits                           ; 69936                                                                                  ;
;                                             ;                                                                                        ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                      ;
;                                             ;                                                                                        ;
; Total PLLs                                  ; 1                                                                                      ;
;     -- PLLs                                 ; 1                                                                                      ;
;                                             ;                                                                                        ;
; Maximum fan-out node                        ; pll_Mario:pll|altpll:altpll_component|pll_Mario_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 139                                                                                    ;
; Total fan-out                               ; 1968                                                                                   ;
; Average fan-out                             ; 3.55                                                                                   ;
+---------------------------------------------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                        ;
+--------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------+------------------+--------------+
; Compilation Hierarchy Node                 ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                              ; Entity Name      ; Library Name ;
+--------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------+------------------+--------------+
; |top_module_Mario                          ; 336 (56)            ; 175 (38)                  ; 69936       ; 0            ; 0       ; 0         ; 2    ; 0            ; |top_module_Mario                                                                                ; top_module_Mario ; work         ;
;    |ROM_Mario_0:ns|                        ; 0 (0)               ; 0 (0)                     ; 48960       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module_Mario|ROM_Mario_0:ns                                                                 ; ROM_Mario_0      ; work         ;
;       |altsyncram:altsyncram_component|    ; 0 (0)               ; 0 (0)                     ; 48960       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module_Mario|ROM_Mario_0:ns|altsyncram:altsyncram_component                                 ; altsyncram       ; work         ;
;          |altsyncram_6ge1:auto_generated|  ; 0 (0)               ; 0 (0)                     ; 48960       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module_Mario|ROM_Mario_0:ns|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated  ; altsyncram_6ge1  ; work         ;
;    |ROM_Mario_1:ns1|                       ; 0 (0)               ; 0 (0)                     ; 20976       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module_Mario|ROM_Mario_1:ns1                                                                ; ROM_Mario_1      ; work         ;
;       |altsyncram:altsyncram_component|    ; 0 (0)               ; 0 (0)                     ; 20976       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module_Mario|ROM_Mario_1:ns1|altsyncram:altsyncram_component                                ; altsyncram       ; work         ;
;          |altsyncram_2ge1:auto_generated|  ; 0 (0)               ; 0 (0)                     ; 20976       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module_Mario|ROM_Mario_1:ns1|altsyncram:altsyncram_component|altsyncram_2ge1:auto_generated ; altsyncram_2ge1  ; work         ;
;    |delay_unit:delay_unit[0].du|           ; 61 (61)             ; 38 (38)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module_Mario|delay_unit:delay_unit[0].du                                                    ; delay_unit       ; work         ;
;    |delay_unit:delay_unit[1].du|           ; 60 (60)             ; 38 (38)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module_Mario|delay_unit:delay_unit[1].du                                                    ; delay_unit       ; work         ;
;    |playnote:playnote[0].channel|          ; 64 (64)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module_Mario|playnote:playnote[0].channel                                                   ; playnote         ; work         ;
;    |playnote:playnote[1].channel|          ; 68 (68)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module_Mario|playnote:playnote[1].channel                                                   ; playnote         ; work         ;
;    |pll_Mario:pll|                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module_Mario|pll_Mario:pll                                                                  ; pll_Mario        ; work         ;
;       |altpll:altpll_component|            ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module_Mario|pll_Mario:pll|altpll:altpll_component                                          ; altpll           ; work         ;
;          |pll_Mario_altpll:auto_generated| ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module_Mario|pll_Mario:pll|altpll:altpll_component|pll_Mario_altpll:auto_generated          ; pll_Mario_altpll ; work         ;
;    |reset_unit:ru|                         ; 27 (27)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module_Mario|reset_unit:ru                                                                  ; reset_unit       ; work         ;
+--------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------+------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+------------------------------------------------+
; Name                                                                                      ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                            ;
+-------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+------------------------------------------------+
; ROM_Mario_0:ns|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated|ALTSYNCRAM  ; M9K  ; ROM  ; 2448         ; 20           ; --           ; --           ; 48960 ; ../../rom_conversion/mif/ROM_notes_Mario_0.mif ;
; ROM_Mario_1:ns1|altsyncram:altsyncram_component|altsyncram_2ge1:auto_generated|ALTSYNCRAM ; M9K  ; ROM  ; 1104         ; 19           ; --           ; --           ; 20976 ; ../../rom_conversion/mif/ROM_notes_Mario_1.mif ;
+-------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                             ;
+--------+--------------+---------+--------------+--------------+-----------------------------------+-------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                   ; IP Include File               ;
+--------+--------------+---------+--------------+--------------+-----------------------------------+-------------------------------+
; Altera ; ROM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |top_module_Mario|ROM_Mario_0:ns  ; ../modules/ROMs/ROM_Mario_0.v ;
; Altera ; ROM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |top_module_Mario|ROM_Mario_1:ns1 ; ../modules/ROMs/ROM_Mario_1.v ;
; Altera ; ALTPLL       ; 16.1    ; N/A          ; N/A          ; |top_module_Mario|pll_Mario:pll   ; ../modules/PLLs/pll_Mario.v   ;
+--------+--------------+---------+--------------+--------------+-----------------------------------+-------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 175   ;
; Number of registers using Synchronous Clear  ; 74    ;
; Number of registers using Synchronous Load   ; 38    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 19    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------+
; 3:1                ; 37 bits   ; 74 LEs        ; 37 LEs               ; 37 LEs                 ; Yes        ; |top_module_Mario|delay_unit:delay_unit[0].du|delay_counter[28] ;
; 3:1                ; 37 bits   ; 74 LEs        ; 37 LEs               ; 37 LEs                 ; Yes        ; |top_module_Mario|delay_unit:delay_unit[1].du|delay_counter[12] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for ROM_Mario_0:ns|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for ROM_Mario_1:ns1|altsyncram:altsyncram_component|altsyncram_2ge1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |top_module_Mario ;
+-----------------------------+------------------+---------------------------------+
; Parameter Name              ; Value            ; Type                            ;
+-----------------------------+------------------+---------------------------------+
; ROMS_number                 ; 2                ; Signed Integer                  ;
; note_max_bits               ; 5                ; Signed Integer                  ;
; address_max_bits            ; 12               ; Signed Integer                  ;
; delay_max_bits              ; 14               ; Signed Integer                  ;
; ticks_per_beat              ; 1024             ; Signed Integer                  ;
; BPM                         ; 400              ; Signed Integer                  ;
; BPS                         ; 6.66666666666667 ; Signed Float                    ;
; ticks_hz                    ; 6827             ; Signed Integer                  ;
; delay_clocks_per_tick       ; 1000             ; Signed Integer                  ;
; delay_clock_hz              ; 6827000          ; Signed Integer                  ;
; delay_reg_bits              ; 36               ; Signed Integer                  ;
; ROM_0_messages_len          ; 2448             ; Signed Integer                  ;
; ROM_0_note_min              ; 55               ; Signed Integer                  ;
; ROM_0_note_max              ; 84               ; Signed Integer                  ;
; ROM_0_delay_min             ; 0                ; Signed Integer                  ;
; ROM_0_delay_max             ; 9213             ; Signed Integer                  ;
; ROM_0_messages_address_bits ; 12               ; Signed Integer                  ;
; ROM_0_note_nbit             ; 5                ; Signed Integer                  ;
; ROM_0_delay_nbit            ; 14               ; Signed Integer                  ;
; ROM_1_messages_len          ; 1104             ; Signed Integer                  ;
; ROM_1_note_min              ; 43               ; Signed Integer                  ;
; ROM_1_note_max              ; 65               ; Signed Integer                  ;
; ROM_1_delay_min             ; 0                ; Signed Integer                  ;
; ROM_1_delay_max             ; 6168             ; Signed Integer                  ;
; ROM_1_messages_address_bits ; 11               ; Signed Integer                  ;
; ROM_1_note_nbit             ; 5                ; Signed Integer                  ;
; ROM_1_delay_nbit            ; 13               ; Signed Integer                  ;
+-----------------------------+------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_Mario:pll|altpll:altpll_component ;
+-------------------------------+-----------------------------+----------------------+
; Parameter Name                ; Value                       ; Type                 ;
+-------------------------------+-----------------------------+----------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped              ;
; PLL_TYPE                      ; AUTO                        ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_Mario ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped              ;
; SCAN_CHAIN                    ; LONG                        ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 20833                       ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped              ;
; LOCK_HIGH                     ; 1                           ; Untyped              ;
; LOCK_LOW                      ; 1                           ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped              ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped              ;
; SKIP_VCO                      ; OFF                         ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped              ;
; BANDWIDTH                     ; 0                           ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped              ;
; DOWN_SPREAD                   ; 0                           ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped              ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped              ;
; CLK2_MULTIPLY_BY              ; 1                           ; Untyped              ;
; CLK1_MULTIPLY_BY              ; 6827                        ; Signed Integer       ;
; CLK0_MULTIPLY_BY              ; 5                           ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped              ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped              ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped              ;
; CLK2_DIVIDE_BY                ; 1                           ; Untyped              ;
; CLK1_DIVIDE_BY                ; 48000                       ; Signed Integer       ;
; CLK0_DIVIDE_BY                ; 24                          ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped              ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped              ;
; CLK1_PHASE_SHIFT              ; 0                           ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped              ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped              ;
; CLK2_DUTY_CYCLE               ; 50                          ; Untyped              ;
; CLK1_DUTY_CYCLE               ; 50                          ; Signed Integer       ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped              ;
; DPA_DIVIDER                   ; 0                           ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped              ;
; VCO_MIN                       ; 0                           ; Untyped              ;
; VCO_MAX                       ; 0                           ; Untyped              ;
; VCO_CENTER                    ; 0                           ; Untyped              ;
; PFD_MIN                       ; 0                           ; Untyped              ;
; PFD_MAX                       ; 0                           ; Untyped              ;
; M_INITIAL                     ; 0                           ; Untyped              ;
; M                             ; 0                           ; Untyped              ;
; N                             ; 1                           ; Untyped              ;
; M2                            ; 1                           ; Untyped              ;
; N2                            ; 1                           ; Untyped              ;
; SS                            ; 1                           ; Untyped              ;
; C0_HIGH                       ; 0                           ; Untyped              ;
; C1_HIGH                       ; 0                           ; Untyped              ;
; C2_HIGH                       ; 0                           ; Untyped              ;
; C3_HIGH                       ; 0                           ; Untyped              ;
; C4_HIGH                       ; 0                           ; Untyped              ;
; C5_HIGH                       ; 0                           ; Untyped              ;
; C6_HIGH                       ; 0                           ; Untyped              ;
; C7_HIGH                       ; 0                           ; Untyped              ;
; C8_HIGH                       ; 0                           ; Untyped              ;
; C9_HIGH                       ; 0                           ; Untyped              ;
; C0_LOW                        ; 0                           ; Untyped              ;
; C1_LOW                        ; 0                           ; Untyped              ;
; C2_LOW                        ; 0                           ; Untyped              ;
; C3_LOW                        ; 0                           ; Untyped              ;
; C4_LOW                        ; 0                           ; Untyped              ;
; C5_LOW                        ; 0                           ; Untyped              ;
; C6_LOW                        ; 0                           ; Untyped              ;
; C7_LOW                        ; 0                           ; Untyped              ;
; C8_LOW                        ; 0                           ; Untyped              ;
; C9_LOW                        ; 0                           ; Untyped              ;
; C0_INITIAL                    ; 0                           ; Untyped              ;
; C1_INITIAL                    ; 0                           ; Untyped              ;
; C2_INITIAL                    ; 0                           ; Untyped              ;
; C3_INITIAL                    ; 0                           ; Untyped              ;
; C4_INITIAL                    ; 0                           ; Untyped              ;
; C5_INITIAL                    ; 0                           ; Untyped              ;
; C6_INITIAL                    ; 0                           ; Untyped              ;
; C7_INITIAL                    ; 0                           ; Untyped              ;
; C8_INITIAL                    ; 0                           ; Untyped              ;
; C9_INITIAL                    ; 0                           ; Untyped              ;
; C0_MODE                       ; BYPASS                      ; Untyped              ;
; C1_MODE                       ; BYPASS                      ; Untyped              ;
; C2_MODE                       ; BYPASS                      ; Untyped              ;
; C3_MODE                       ; BYPASS                      ; Untyped              ;
; C4_MODE                       ; BYPASS                      ; Untyped              ;
; C5_MODE                       ; BYPASS                      ; Untyped              ;
; C6_MODE                       ; BYPASS                      ; Untyped              ;
; C7_MODE                       ; BYPASS                      ; Untyped              ;
; C8_MODE                       ; BYPASS                      ; Untyped              ;
; C9_MODE                       ; BYPASS                      ; Untyped              ;
; C0_PH                         ; 0                           ; Untyped              ;
; C1_PH                         ; 0                           ; Untyped              ;
; C2_PH                         ; 0                           ; Untyped              ;
; C3_PH                         ; 0                           ; Untyped              ;
; C4_PH                         ; 0                           ; Untyped              ;
; C5_PH                         ; 0                           ; Untyped              ;
; C6_PH                         ; 0                           ; Untyped              ;
; C7_PH                         ; 0                           ; Untyped              ;
; C8_PH                         ; 0                           ; Untyped              ;
; C9_PH                         ; 0                           ; Untyped              ;
; L0_HIGH                       ; 1                           ; Untyped              ;
; L1_HIGH                       ; 1                           ; Untyped              ;
; G0_HIGH                       ; 1                           ; Untyped              ;
; G1_HIGH                       ; 1                           ; Untyped              ;
; G2_HIGH                       ; 1                           ; Untyped              ;
; G3_HIGH                       ; 1                           ; Untyped              ;
; E0_HIGH                       ; 1                           ; Untyped              ;
; E1_HIGH                       ; 1                           ; Untyped              ;
; E2_HIGH                       ; 1                           ; Untyped              ;
; E3_HIGH                       ; 1                           ; Untyped              ;
; L0_LOW                        ; 1                           ; Untyped              ;
; L1_LOW                        ; 1                           ; Untyped              ;
; G0_LOW                        ; 1                           ; Untyped              ;
; G1_LOW                        ; 1                           ; Untyped              ;
; G2_LOW                        ; 1                           ; Untyped              ;
; G3_LOW                        ; 1                           ; Untyped              ;
; E0_LOW                        ; 1                           ; Untyped              ;
; E1_LOW                        ; 1                           ; Untyped              ;
; E2_LOW                        ; 1                           ; Untyped              ;
; E3_LOW                        ; 1                           ; Untyped              ;
; L0_INITIAL                    ; 1                           ; Untyped              ;
; L1_INITIAL                    ; 1                           ; Untyped              ;
; G0_INITIAL                    ; 1                           ; Untyped              ;
; G1_INITIAL                    ; 1                           ; Untyped              ;
; G2_INITIAL                    ; 1                           ; Untyped              ;
; G3_INITIAL                    ; 1                           ; Untyped              ;
; E0_INITIAL                    ; 1                           ; Untyped              ;
; E1_INITIAL                    ; 1                           ; Untyped              ;
; E2_INITIAL                    ; 1                           ; Untyped              ;
; E3_INITIAL                    ; 1                           ; Untyped              ;
; L0_MODE                       ; BYPASS                      ; Untyped              ;
; L1_MODE                       ; BYPASS                      ; Untyped              ;
; G0_MODE                       ; BYPASS                      ; Untyped              ;
; G1_MODE                       ; BYPASS                      ; Untyped              ;
; G2_MODE                       ; BYPASS                      ; Untyped              ;
; G3_MODE                       ; BYPASS                      ; Untyped              ;
; E0_MODE                       ; BYPASS                      ; Untyped              ;
; E1_MODE                       ; BYPASS                      ; Untyped              ;
; E2_MODE                       ; BYPASS                      ; Untyped              ;
; E3_MODE                       ; BYPASS                      ; Untyped              ;
; L0_PH                         ; 0                           ; Untyped              ;
; L1_PH                         ; 0                           ; Untyped              ;
; G0_PH                         ; 0                           ; Untyped              ;
; G1_PH                         ; 0                           ; Untyped              ;
; G2_PH                         ; 0                           ; Untyped              ;
; G3_PH                         ; 0                           ; Untyped              ;
; E0_PH                         ; 0                           ; Untyped              ;
; E1_PH                         ; 0                           ; Untyped              ;
; E2_PH                         ; 0                           ; Untyped              ;
; E3_PH                         ; 0                           ; Untyped              ;
; M_PH                          ; 0                           ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped              ;
; CLK0_COUNTER                  ; G0                          ; Untyped              ;
; CLK1_COUNTER                  ; G0                          ; Untyped              ;
; CLK2_COUNTER                  ; G0                          ; Untyped              ;
; CLK3_COUNTER                  ; G0                          ; Untyped              ;
; CLK4_COUNTER                  ; G0                          ; Untyped              ;
; CLK5_COUNTER                  ; G0                          ; Untyped              ;
; CLK6_COUNTER                  ; E0                          ; Untyped              ;
; CLK7_COUNTER                  ; E1                          ; Untyped              ;
; CLK8_COUNTER                  ; E2                          ; Untyped              ;
; CLK9_COUNTER                  ; E3                          ; Untyped              ;
; L0_TIME_DELAY                 ; 0                           ; Untyped              ;
; L1_TIME_DELAY                 ; 0                           ; Untyped              ;
; G0_TIME_DELAY                 ; 0                           ; Untyped              ;
; G1_TIME_DELAY                 ; 0                           ; Untyped              ;
; G2_TIME_DELAY                 ; 0                           ; Untyped              ;
; G3_TIME_DELAY                 ; 0                           ; Untyped              ;
; E0_TIME_DELAY                 ; 0                           ; Untyped              ;
; E1_TIME_DELAY                 ; 0                           ; Untyped              ;
; E2_TIME_DELAY                 ; 0                           ; Untyped              ;
; E3_TIME_DELAY                 ; 0                           ; Untyped              ;
; M_TIME_DELAY                  ; 0                           ; Untyped              ;
; N_TIME_DELAY                  ; 0                           ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped              ;
; ENABLE0_COUNTER               ; L0                          ; Untyped              ;
; ENABLE1_COUNTER               ; L0                          ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped              ;
; LOOP_FILTER_C                 ; 5                           ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped              ;
; VCO_POST_SCALE                ; 0                           ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped              ;
; PORT_CLK1                     ; PORT_USED                   ; Untyped              ;
; PORT_CLK2                     ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped              ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped              ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped              ;
; PORT_ARESET                   ; PORT_UNUSED                 ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped              ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped              ;
; PORT_LOCKED                   ; PORT_USED                   ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped              ;
; M_TEST_SOURCE                 ; 5                           ; Untyped              ;
; C0_TEST_SOURCE                ; 5                           ; Untyped              ;
; C1_TEST_SOURCE                ; 5                           ; Untyped              ;
; C2_TEST_SOURCE                ; 5                           ; Untyped              ;
; C3_TEST_SOURCE                ; 5                           ; Untyped              ;
; C4_TEST_SOURCE                ; 5                           ; Untyped              ;
; C5_TEST_SOURCE                ; 5                           ; Untyped              ;
; C6_TEST_SOURCE                ; 5                           ; Untyped              ;
; C7_TEST_SOURCE                ; 5                           ; Untyped              ;
; C8_TEST_SOURCE                ; 5                           ; Untyped              ;
; C9_TEST_SOURCE                ; 5                           ; Untyped              ;
; CBXI_PARAMETER                ; pll_Mario_altpll            ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped              ;
; WIDTH_CLOCK                   ; 5                           ; Signed Integer       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped              ;
; DEVICE_FAMILY                 ; Cyclone IV E                ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE       ;
+-------------------------------+-----------------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: delay_unit:delay_unit[0].du ;
+--------------------+-------+---------------------------------------------+
; Parameter Name     ; Value ; Type                                        ;
+--------------------+-------+---------------------------------------------+
; DELAY_COUNTER_BITS ; 36    ; Signed Integer                              ;
; DELAY_BITS         ; 14    ; Signed Integer                              ;
; COUNTER_DIVISION   ; 9     ; Signed Integer                              ;
+--------------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: delay_unit:delay_unit[1].du ;
+--------------------+-------+---------------------------------------------+
; Parameter Name     ; Value ; Type                                        ;
+--------------------+-------+---------------------------------------------+
; DELAY_COUNTER_BITS ; 36    ; Signed Integer                              ;
; DELAY_BITS         ; 14    ; Signed Integer                              ;
; COUNTER_DIVISION   ; 9     ; Signed Integer                              ;
+--------------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM_Mario_0:ns|altsyncram:altsyncram_component          ;
+------------------------------------+------------------------------------------------+----------------+
; Parameter Name                     ; Value                                          ; Type           ;
+------------------------------------+------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped        ;
; OPERATION_MODE                     ; ROM                                            ; Untyped        ;
; WIDTH_A                            ; 20                                             ; Signed Integer ;
; WIDTHAD_A                          ; 12                                             ; Signed Integer ;
; NUMWORDS_A                         ; 2448                                           ; Signed Integer ;
; OUTDATA_REG_A                      ; CLOCK0                                         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped        ;
; WIDTH_B                            ; 1                                              ; Untyped        ;
; WIDTHAD_B                          ; 1                                              ; Untyped        ;
; NUMWORDS_B                         ; 1                                              ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                         ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                         ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped        ;
; RAM_BLOCK_TYPE                     ; M9K                                            ; Untyped        ;
; BYTE_SIZE                          ; 8                                              ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped        ;
; INIT_FILE                          ; ../../rom_conversion/mif/ROM_notes_Mario_0.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                         ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                         ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                   ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_6ge1                                ; Untyped        ;
+------------------------------------+------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM_Mario_1:ns1|altsyncram:altsyncram_component         ;
+------------------------------------+------------------------------------------------+----------------+
; Parameter Name                     ; Value                                          ; Type           ;
+------------------------------------+------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped        ;
; OPERATION_MODE                     ; ROM                                            ; Untyped        ;
; WIDTH_A                            ; 19                                             ; Signed Integer ;
; WIDTHAD_A                          ; 11                                             ; Signed Integer ;
; NUMWORDS_A                         ; 1104                                           ; Signed Integer ;
; OUTDATA_REG_A                      ; CLOCK0                                         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped        ;
; WIDTH_B                            ; 1                                              ; Untyped        ;
; WIDTHAD_B                          ; 1                                              ; Untyped        ;
; NUMWORDS_B                         ; 1                                              ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                         ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                         ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped        ;
; RAM_BLOCK_TYPE                     ; M9K                                            ; Untyped        ;
; BYTE_SIZE                          ; 8                                              ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped        ;
; INIT_FILE                          ; ../../rom_conversion/mif/ROM_notes_Mario_1.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                         ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                         ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                   ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_2ge1                                ; Untyped        ;
+------------------------------------+------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                          ;
+-------------------------------+---------------------------------------+
; Name                          ; Value                                 ;
+-------------------------------+---------------------------------------+
; Number of entity instances    ; 1                                     ;
; Entity Instance               ; pll_Mario:pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                ;
;     -- PLL_TYPE               ; AUTO                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20833                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                     ;
+-------------------------------+---------------------------------------+


+---------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                            ;
+-------------------------------------------+-------------------------------------------------+
; Name                                      ; Value                                           ;
+-------------------------------------------+-------------------------------------------------+
; Number of entity instances                ; 2                                               ;
; Entity Instance                           ; ROM_Mario_0:ns|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                             ;
;     -- WIDTH_A                            ; 20                                              ;
;     -- NUMWORDS_A                         ; 2448                                            ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                          ;
;     -- WIDTH_B                            ; 1                                               ;
;     -- NUMWORDS_B                         ; 1                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
; Entity Instance                           ; ROM_Mario_1:ns1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                             ;
;     -- WIDTH_A                            ; 19                                              ;
;     -- NUMWORDS_A                         ; 1104                                            ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                          ;
;     -- WIDTH_B                            ; 1                                               ;
;     -- NUMWORDS_B                         ; 1                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
+-------------------------------------------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_Mario_1:ns1"                                                                                                                                                                     ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (11 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "delay_unit:delay_unit[1].du"                                                                                                                                                            ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; enable     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; enable[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "delay_unit:delay_unit[0].du"                                                                                                                                                            ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; enable     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; enable[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "playnote:playnote[1].channel"                                                                                                                                                   ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; note ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (7 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "playnote:playnote[0].channel"                                                                                                                                                   ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; note ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (7 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll_Mario:pll"                                                                                             ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; locked ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 2                           ;
; cycloneiii_ff         ; 175                         ;
;     ENA               ; 19                          ;
;     SCLR              ; 74                          ;
;     SLD               ; 38                          ;
;     plain             ; 44                          ;
; cycloneiii_lcell_comb ; 336                         ;
;     arith             ; 175                         ;
;         2 data inputs ; 149                         ;
;         3 data inputs ; 26                          ;
;     normal            ; 161                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 7                           ;
;         3 data inputs ; 25                          ;
;         4 data inputs ; 121                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 39                          ;
;                       ;                             ;
; Max LUT depth         ; 6.40                        ;
; Average LUT depth     ; 3.10                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition
    Info: Processing started: Sat Feb  2 16:02:34 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Midi -c Midi
Info (16303): High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/ROMs/ROM_Yoshi_0.v
    Info (12023): Found entity 1: ROM_Yoshi_0 File: /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/ROMs/ROM_Yoshi_0.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/ROMs/ROM_Yoshi2_0.v
    Info (12023): Found entity 1: ROM_Yoshi2_0 File: /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/ROMs/ROM_Yoshi2_0.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/ROMs/ROM_Mario_1.v
    Info (12023): Found entity 1: ROM_Mario_1 File: /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/ROMs/ROM_Mario_1.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/ROMs/ROM_Mario_0.v
    Info (12023): Found entity 1: ROM_Mario_0 File: /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/ROMs/ROM_Mario_0.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/PLLs/pll_Yoshi.v
    Info (12023): Found entity 1: pll_Yoshi File: /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/PLLs/pll_Yoshi.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/PLLs/pll_Yoshi2.v
    Info (12023): Found entity 1: pll_Yoshi2 File: /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/PLLs/pll_Yoshi2.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/PLLs/pll_Mario.v
    Info (12023): Found entity 1: pll_Mario File: /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/PLLs/pll_Mario.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/top_module_Yoshi.v
    Info (12023): Found entity 1: top_module_Yoshi File: /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/top_module_Yoshi.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/top_module_Yoshi2.v
    Info (12023): Found entity 1: top_module_Yoshi2 File: /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/top_module_Yoshi2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/top_module_Mario.v
    Info (12023): Found entity 1: top_module_Mario File: /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/top_module_Mario.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/reset_unit.v
    Info (12023): Found entity 1: reset_unit File: /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/reset_unit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/delay_unit.v
    Info (12023): Found entity 1: delay_unit File: /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/delay_unit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/playnote.v
    Info (12023): Found entity 1: playnote File: /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/playnote.v Line: 4
Info (12127): Elaborating entity "top_module_Mario" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at top_module_Mario.v(39): truncated value with size 32 to match size of target (8) File: /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/top_module_Mario.v Line: 39
Warning (10230): Verilog HDL assignment warning at top_module_Mario.v(40): truncated value with size 32 to match size of target (8) File: /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/top_module_Mario.v Line: 40
Info (12128): Elaborating entity "pll_Mario" for hierarchy "pll_Mario:pll" File: /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/top_module_Mario.v Line: 20
Info (12128): Elaborating entity "altpll" for hierarchy "pll_Mario:pll|altpll:altpll_component" File: /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/PLLs/pll_Mario.v Line: 99
Info (12130): Elaborated megafunction instantiation "pll_Mario:pll|altpll:altpll_component" File: /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/PLLs/pll_Mario.v Line: 99
Info (12133): Instantiated megafunction "pll_Mario:pll|altpll:altpll_component" with the following parameter: File: /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/PLLs/pll_Mario.v Line: 99
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "24"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "5"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "48000"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "6827"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20833"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_Mario"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_Mario_altpll.v
    Info (12023): Found entity 1: pll_Mario_altpll File: /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/quartus/db/pll_Mario_altpll.v Line: 30
Info (12128): Elaborating entity "pll_Mario_altpll" for hierarchy "pll_Mario:pll|altpll:altpll_component|pll_Mario_altpll:auto_generated" File: /home/abbakus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "playnote" for hierarchy "playnote:playnote[0].channel" File: /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/top_module_Mario.v Line: 48
Info (12128): Elaborating entity "delay_unit" for hierarchy "delay_unit:delay_unit[0].du" File: /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/top_module_Mario.v Line: 52
Info (12128): Elaborating entity "ROM_Mario_0" for hierarchy "ROM_Mario_0:ns" File: /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/top_module_Mario.v Line: 59
Info (12128): Elaborating entity "altsyncram" for hierarchy "ROM_Mario_0:ns|altsyncram:altsyncram_component" File: /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/ROMs/ROM_Mario_0.v Line: 82
Info (12130): Elaborated megafunction instantiation "ROM_Mario_0:ns|altsyncram:altsyncram_component" File: /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/ROMs/ROM_Mario_0.v Line: 82
Info (12133): Instantiated megafunction "ROM_Mario_0:ns|altsyncram:altsyncram_component" with the following parameter: File: /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/ROMs/ROM_Mario_0.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../../rom_conversion/mif/ROM_notes_Mario_0.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2448"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "20"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6ge1.tdf
    Info (12023): Found entity 1: altsyncram_6ge1 File: /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/quartus/db/altsyncram_6ge1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_6ge1" for hierarchy "ROM_Mario_0:ns|altsyncram:altsyncram_component|altsyncram_6ge1:auto_generated" File: /home/abbakus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ROM_Mario_1" for hierarchy "ROM_Mario_1:ns1" File: /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/top_module_Mario.v Line: 60
Info (12128): Elaborating entity "altsyncram" for hierarchy "ROM_Mario_1:ns1|altsyncram:altsyncram_component" File: /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/ROMs/ROM_Mario_1.v Line: 82
Info (12130): Elaborated megafunction instantiation "ROM_Mario_1:ns1|altsyncram:altsyncram_component" File: /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/ROMs/ROM_Mario_1.v Line: 82
Info (12133): Instantiated megafunction "ROM_Mario_1:ns1|altsyncram:altsyncram_component" with the following parameter: File: /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/ROMs/ROM_Mario_1.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../../rom_conversion/mif/ROM_notes_Mario_1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1104"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "19"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2ge1.tdf
    Info (12023): Found entity 1: altsyncram_2ge1 File: /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/quartus/db/altsyncram_2ge1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_2ge1" for hierarchy "ROM_Mario_1:ns1|altsyncram:altsyncram_component|altsyncram_2ge1:auto_generated" File: /home/abbakus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "reset_unit" for hierarchy "reset_unit:ru" File: /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/top_module_Mario.v Line: 67
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276007): RAM logic "playnote:playnote[0].channel|Ram0" is uninferred due to asynchronous read logic File: /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/playnote.v Line: 236
    Info (276007): RAM logic "playnote:playnote[1].channel|Ram0" is uninferred due to asynchronous read logic File: /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/playnote.v Line: 236
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (128000): Starting physical synthesis optimizations for speed
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Midi.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained generated clocks found in the design
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332128): Timing requirements not specified -- optimizing circuit to achieve the following default global requirements
    Info (332127): Assuming a default timing requirement
Info (332111): Found 5 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.833        clk48
    Info (332111):    1.000 delay_unit:delay_unit[0].du|waiting
    Info (332111):    1.000 delay_unit:delay_unit[1].du|waiting
    Info (332111):   99.998 pll|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):  146.474 pll|altpll_component|auto_generated|pll1|clk[1]
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:00
Warning (20013): Ignored 24 assignments for entity "top" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity top -section_id Top was ignored
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 379 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 337 logic cells
    Info (21064): Implemented 39 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings
    Info: Peak virtual memory: 1025 megabytes
    Info: Processing ended: Sat Feb  2 16:02:53 2019
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:40


