// Seed: 3684408366
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  uwire id_7;
  assign id_7 = 1;
  assign id_7 = id_3 - ~id_6;
  wire id_8;
endmodule
module module_1 (
    input  uwire id_0,
    input  wand  id_1,
    input  wor   id_2,
    input  tri0  id_3,
    output logic id_4,
    input  tri   id_5,
    input  uwire id_6,
    input  tri   id_7,
    output tri1  id_8
);
  pmos #(1'b0) (1);
  wire  id_10;
  wire  id_11;
  uwire id_12 = id_3;
  tri0  id_13;
  id_14(
      .id_0(id_8), .id_1(id_2)
  );
  always id_4 <= 1 + 1;
  module_0 modCall_1 (
      id_11,
      id_10,
      id_11,
      id_11,
      id_13,
      id_11
  );
  assign modCall_1.id_3 = 0;
endmodule
