
RTC_DS3231.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003e34  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000090  08003f40  08003f40  00013f40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003fd0  08003fd0  0002005c  2**0
                  CONTENTS
  4 .ARM          00000000  08003fd0  08003fd0  0002005c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003fd0  08003fd0  0002005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003fd0  08003fd0  00013fd0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003fd4  08003fd4  00013fd4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  08003fd8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000208  2000005c  08004034  0002005c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000264  08004034  00020264  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020085  2**0
                  CONTENTS, READONLY
 13 .debug_info   00009fca  00000000  00000000  000200c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000192e  00000000  00000000  0002a092  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000009b0  00000000  00000000  0002b9c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000794  00000000  00000000  0002c370  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00017197  00000000  00000000  0002cb04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000c875  00000000  00000000  00043c9b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000847a5  00000000  00000000  00050510  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002d14  00000000  00000000  000d4cb8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004a  00000000  00000000  000d79cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000005c 	.word	0x2000005c
 8000128:	00000000 	.word	0x00000000
 800012c:	08003f28 	.word	0x08003f28

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000060 	.word	0x20000060
 8000148:	08003f28 	.word	0x08003f28

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <I2C_Write_Time>:
void DS3231_SetTime(DS3231_Time *DS3231, uint8_t Hour, uint8_t Min, uint8_t Sec);
void DS3231_GetTime(DS3231_Time *DS3231);
void DS3231_SetDate(DS3231_Time *DS3231, uint8_t Day, uint8_t Date, uint8_t Month, uint8_t Year);
void DS3231_GetDate(DS3231_Time *DS3231);

static void I2C_Write_Time(DS3231_Time *DS3231) {
 800015c:	b580      	push	{r7, lr}
 800015e:	b086      	sub	sp, #24
 8000160:	af04      	add	r7, sp, #16
 8000162:	6078      	str	r0, [r7, #4]
    HAL_I2C_Mem_Write(DS3231->I2C, DS3231_ADDR, 0, I2C_MEMADD_SIZE_8BIT, DS3231->TxTimeBuff, 3, 1000);
 8000164:	687b      	ldr	r3, [r7, #4]
 8000166:	6818      	ldr	r0, [r3, #0]
 8000168:	687b      	ldr	r3, [r7, #4]
 800016a:	330b      	adds	r3, #11
 800016c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000170:	9202      	str	r2, [sp, #8]
 8000172:	2203      	movs	r2, #3
 8000174:	9201      	str	r2, [sp, #4]
 8000176:	9300      	str	r3, [sp, #0]
 8000178:	2301      	movs	r3, #1
 800017a:	2200      	movs	r2, #0
 800017c:	21d0      	movs	r1, #208	; 0xd0
 800017e:	f001 f8d7 	bl	8001330 <HAL_I2C_Mem_Write>
}
 8000182:	bf00      	nop
 8000184:	3708      	adds	r7, #8
 8000186:	46bd      	mov	sp, r7
 8000188:	bd80      	pop	{r7, pc}

0800018a <I2C_Read_Time>:

static void I2C_Read_Time(DS3231_Time *DS3231) {
 800018a:	b580      	push	{r7, lr}
 800018c:	b086      	sub	sp, #24
 800018e:	af04      	add	r7, sp, #16
 8000190:	6078      	str	r0, [r7, #4]
    HAL_I2C_Mem_Read(DS3231->I2C, DS3231_ADDR, 0, I2C_MEMADD_SIZE_8BIT, DS3231->RxTimeBuff, 3, 1000);
 8000192:	687b      	ldr	r3, [r7, #4]
 8000194:	6818      	ldr	r0, [r3, #0]
 8000196:	687b      	ldr	r3, [r7, #4]
 8000198:	330e      	adds	r3, #14
 800019a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800019e:	9202      	str	r2, [sp, #8]
 80001a0:	2203      	movs	r2, #3
 80001a2:	9201      	str	r2, [sp, #4]
 80001a4:	9300      	str	r3, [sp, #0]
 80001a6:	2301      	movs	r3, #1
 80001a8:	2200      	movs	r2, #0
 80001aa:	21d0      	movs	r1, #208	; 0xd0
 80001ac:	f001 f9ba 	bl	8001524 <HAL_I2C_Mem_Read>
}
 80001b0:	bf00      	nop
 80001b2:	3708      	adds	r7, #8
 80001b4:	46bd      	mov	sp, r7
 80001b6:	bd80      	pop	{r7, pc}

080001b8 <I2C_Write_Date>:

static void I2C_Write_Date(DS3231_Time *DS3231) {
 80001b8:	b580      	push	{r7, lr}
 80001ba:	b086      	sub	sp, #24
 80001bc:	af04      	add	r7, sp, #16
 80001be:	6078      	str	r0, [r7, #4]
    HAL_I2C_Mem_Write(DS3231->I2C, DS3231_ADDR, 3, I2C_MEMADD_SIZE_8BIT, DS3231->TxDateBuff, 4, 1000);
 80001c0:	687b      	ldr	r3, [r7, #4]
 80001c2:	6818      	ldr	r0, [r3, #0]
 80001c4:	687b      	ldr	r3, [r7, #4]
 80001c6:	3311      	adds	r3, #17
 80001c8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80001cc:	9202      	str	r2, [sp, #8]
 80001ce:	2204      	movs	r2, #4
 80001d0:	9201      	str	r2, [sp, #4]
 80001d2:	9300      	str	r3, [sp, #0]
 80001d4:	2301      	movs	r3, #1
 80001d6:	2203      	movs	r2, #3
 80001d8:	21d0      	movs	r1, #208	; 0xd0
 80001da:	f001 f8a9 	bl	8001330 <HAL_I2C_Mem_Write>
}
 80001de:	bf00      	nop
 80001e0:	3708      	adds	r7, #8
 80001e2:	46bd      	mov	sp, r7
 80001e4:	bd80      	pop	{r7, pc}

080001e6 <I2C_Read_Date>:

static void I2C_Read_Date(DS3231_Time *DS3231) {
 80001e6:	b580      	push	{r7, lr}
 80001e8:	b086      	sub	sp, #24
 80001ea:	af04      	add	r7, sp, #16
 80001ec:	6078      	str	r0, [r7, #4]
    HAL_I2C_Mem_Read(DS3231->I2C, DS3231_ADDR, 3, I2C_MEMADD_SIZE_8BIT, DS3231->RxDateBuff, 4, 1000);
 80001ee:	687b      	ldr	r3, [r7, #4]
 80001f0:	6818      	ldr	r0, [r3, #0]
 80001f2:	687b      	ldr	r3, [r7, #4]
 80001f4:	3315      	adds	r3, #21
 80001f6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80001fa:	9202      	str	r2, [sp, #8]
 80001fc:	2204      	movs	r2, #4
 80001fe:	9201      	str	r2, [sp, #4]
 8000200:	9300      	str	r3, [sp, #0]
 8000202:	2301      	movs	r3, #1
 8000204:	2203      	movs	r2, #3
 8000206:	21d0      	movs	r1, #208	; 0xd0
 8000208:	f001 f98c 	bl	8001524 <HAL_I2C_Mem_Read>
}
 800020c:	bf00      	nop
 800020e:	3708      	adds	r7, #8
 8000210:	46bd      	mov	sp, r7
 8000212:	bd80      	pop	{r7, pc}

08000214 <BCD_DEC>:

static uint8_t BCD_DEC(uint8_t data) {
 8000214:	b480      	push	{r7}
 8000216:	b083      	sub	sp, #12
 8000218:	af00      	add	r7, sp, #0
 800021a:	4603      	mov	r3, r0
 800021c:	71fb      	strb	r3, [r7, #7]
    return (data >> 4) * 10 + (data & 0x0F);
 800021e:	79fb      	ldrb	r3, [r7, #7]
 8000220:	091b      	lsrs	r3, r3, #4
 8000222:	b2db      	uxtb	r3, r3
 8000224:	461a      	mov	r2, r3
 8000226:	0092      	lsls	r2, r2, #2
 8000228:	4413      	add	r3, r2
 800022a:	005b      	lsls	r3, r3, #1
 800022c:	b2da      	uxtb	r2, r3
 800022e:	79fb      	ldrb	r3, [r7, #7]
 8000230:	f003 030f 	and.w	r3, r3, #15
 8000234:	b2db      	uxtb	r3, r3
 8000236:	4413      	add	r3, r2
 8000238:	b2db      	uxtb	r3, r3
}
 800023a:	4618      	mov	r0, r3
 800023c:	370c      	adds	r7, #12
 800023e:	46bd      	mov	sp, r7
 8000240:	bc80      	pop	{r7}
 8000242:	4770      	bx	lr

08000244 <DEC_BCD>:

static uint8_t DEC_BCD(uint8_t data) {
 8000244:	b480      	push	{r7}
 8000246:	b083      	sub	sp, #12
 8000248:	af00      	add	r7, sp, #0
 800024a:	4603      	mov	r3, r0
 800024c:	71fb      	strb	r3, [r7, #7]
    return (data / 10) << 4 | (data % 10);
 800024e:	79fb      	ldrb	r3, [r7, #7]
 8000250:	4a0d      	ldr	r2, [pc, #52]	; (8000288 <DEC_BCD+0x44>)
 8000252:	fba2 2303 	umull	r2, r3, r2, r3
 8000256:	08db      	lsrs	r3, r3, #3
 8000258:	b2db      	uxtb	r3, r3
 800025a:	011b      	lsls	r3, r3, #4
 800025c:	b258      	sxtb	r0, r3
 800025e:	79fa      	ldrb	r2, [r7, #7]
 8000260:	4b09      	ldr	r3, [pc, #36]	; (8000288 <DEC_BCD+0x44>)
 8000262:	fba3 1302 	umull	r1, r3, r3, r2
 8000266:	08d9      	lsrs	r1, r3, #3
 8000268:	460b      	mov	r3, r1
 800026a:	009b      	lsls	r3, r3, #2
 800026c:	440b      	add	r3, r1
 800026e:	005b      	lsls	r3, r3, #1
 8000270:	1ad3      	subs	r3, r2, r3
 8000272:	b2db      	uxtb	r3, r3
 8000274:	b25b      	sxtb	r3, r3
 8000276:	4303      	orrs	r3, r0
 8000278:	b25b      	sxtb	r3, r3
 800027a:	b2db      	uxtb	r3, r3
}
 800027c:	4618      	mov	r0, r3
 800027e:	370c      	adds	r7, #12
 8000280:	46bd      	mov	sp, r7
 8000282:	bc80      	pop	{r7}
 8000284:	4770      	bx	lr
 8000286:	bf00      	nop
 8000288:	cccccccd 	.word	0xcccccccd

0800028c <DS3231_Init>:

void DS3231_Init(DS3231_Time *DS3231, I2C_HandleTypeDef *I2C_In) {
 800028c:	b480      	push	{r7}
 800028e:	b083      	sub	sp, #12
 8000290:	af00      	add	r7, sp, #0
 8000292:	6078      	str	r0, [r7, #4]
 8000294:	6039      	str	r1, [r7, #0]
    DS3231->I2C = I2C_In;
 8000296:	687b      	ldr	r3, [r7, #4]
 8000298:	683a      	ldr	r2, [r7, #0]
 800029a:	601a      	str	r2, [r3, #0]
}
 800029c:	bf00      	nop
 800029e:	370c      	adds	r7, #12
 80002a0:	46bd      	mov	sp, r7
 80002a2:	bc80      	pop	{r7}
 80002a4:	4770      	bx	lr

080002a6 <DS3231_SetTime>:

void DS3231_SetTime(DS3231_Time *DS3231, uint8_t Hour, uint8_t Min, uint8_t Sec) {
 80002a6:	b580      	push	{r7, lr}
 80002a8:	b082      	sub	sp, #8
 80002aa:	af00      	add	r7, sp, #0
 80002ac:	6078      	str	r0, [r7, #4]
 80002ae:	4608      	mov	r0, r1
 80002b0:	4611      	mov	r1, r2
 80002b2:	461a      	mov	r2, r3
 80002b4:	4603      	mov	r3, r0
 80002b6:	70fb      	strb	r3, [r7, #3]
 80002b8:	460b      	mov	r3, r1
 80002ba:	70bb      	strb	r3, [r7, #2]
 80002bc:	4613      	mov	r3, r2
 80002be:	707b      	strb	r3, [r7, #1]
    DS3231->TxTimeBuff[0] = DEC_BCD(Sec);
 80002c0:	787b      	ldrb	r3, [r7, #1]
 80002c2:	4618      	mov	r0, r3
 80002c4:	f7ff ffbe 	bl	8000244 <DEC_BCD>
 80002c8:	4603      	mov	r3, r0
 80002ca:	461a      	mov	r2, r3
 80002cc:	687b      	ldr	r3, [r7, #4]
 80002ce:	72da      	strb	r2, [r3, #11]
    DS3231->TxTimeBuff[1] = DEC_BCD(Min);
 80002d0:	78bb      	ldrb	r3, [r7, #2]
 80002d2:	4618      	mov	r0, r3
 80002d4:	f7ff ffb6 	bl	8000244 <DEC_BCD>
 80002d8:	4603      	mov	r3, r0
 80002da:	461a      	mov	r2, r3
 80002dc:	687b      	ldr	r3, [r7, #4]
 80002de:	731a      	strb	r2, [r3, #12]
    DS3231->TxTimeBuff[2] = DEC_BCD(Hour);
 80002e0:	78fb      	ldrb	r3, [r7, #3]
 80002e2:	4618      	mov	r0, r3
 80002e4:	f7ff ffae 	bl	8000244 <DEC_BCD>
 80002e8:	4603      	mov	r3, r0
 80002ea:	461a      	mov	r2, r3
 80002ec:	687b      	ldr	r3, [r7, #4]
 80002ee:	735a      	strb	r2, [r3, #13]
    I2C_Write_Time(DS3231);
 80002f0:	6878      	ldr	r0, [r7, #4]
 80002f2:	f7ff ff33 	bl	800015c <I2C_Write_Time>
}
 80002f6:	bf00      	nop
 80002f8:	3708      	adds	r7, #8
 80002fa:	46bd      	mov	sp, r7
 80002fc:	bd80      	pop	{r7, pc}

080002fe <DS3231_GetTime>:

void DS3231_GetTime(DS3231_Time *DS3231) {
 80002fe:	b580      	push	{r7, lr}
 8000300:	b082      	sub	sp, #8
 8000302:	af00      	add	r7, sp, #0
 8000304:	6078      	str	r0, [r7, #4]
    I2C_Read_Time(DS3231);
 8000306:	6878      	ldr	r0, [r7, #4]
 8000308:	f7ff ff3f 	bl	800018a <I2C_Read_Time>
    DS3231->Sec = BCD_DEC(DS3231->RxTimeBuff[0]);
 800030c:	687b      	ldr	r3, [r7, #4]
 800030e:	7b9b      	ldrb	r3, [r3, #14]
 8000310:	4618      	mov	r0, r3
 8000312:	f7ff ff7f 	bl	8000214 <BCD_DEC>
 8000316:	4603      	mov	r3, r0
 8000318:	461a      	mov	r2, r3
 800031a:	687b      	ldr	r3, [r7, #4]
 800031c:	711a      	strb	r2, [r3, #4]
    DS3231->Min = BCD_DEC(DS3231->RxTimeBuff[1]);
 800031e:	687b      	ldr	r3, [r7, #4]
 8000320:	7bdb      	ldrb	r3, [r3, #15]
 8000322:	4618      	mov	r0, r3
 8000324:	f7ff ff76 	bl	8000214 <BCD_DEC>
 8000328:	4603      	mov	r3, r0
 800032a:	461a      	mov	r2, r3
 800032c:	687b      	ldr	r3, [r7, #4]
 800032e:	715a      	strb	r2, [r3, #5]
    DS3231->Hour = BCD_DEC(DS3231->RxTimeBuff[2]);
 8000330:	687b      	ldr	r3, [r7, #4]
 8000332:	7c1b      	ldrb	r3, [r3, #16]
 8000334:	4618      	mov	r0, r3
 8000336:	f7ff ff6d 	bl	8000214 <BCD_DEC>
 800033a:	4603      	mov	r3, r0
 800033c:	461a      	mov	r2, r3
 800033e:	687b      	ldr	r3, [r7, #4]
 8000340:	719a      	strb	r2, [r3, #6]
}
 8000342:	bf00      	nop
 8000344:	3708      	adds	r7, #8
 8000346:	46bd      	mov	sp, r7
 8000348:	bd80      	pop	{r7, pc}

0800034a <DS3231_SetDate>:

void DS3231_SetDate(DS3231_Time *DS3231, uint8_t Day, uint8_t Date, uint8_t Month, uint8_t Year) {
 800034a:	b580      	push	{r7, lr}
 800034c:	b082      	sub	sp, #8
 800034e:	af00      	add	r7, sp, #0
 8000350:	6078      	str	r0, [r7, #4]
 8000352:	4608      	mov	r0, r1
 8000354:	4611      	mov	r1, r2
 8000356:	461a      	mov	r2, r3
 8000358:	4603      	mov	r3, r0
 800035a:	70fb      	strb	r3, [r7, #3]
 800035c:	460b      	mov	r3, r1
 800035e:	70bb      	strb	r3, [r7, #2]
 8000360:	4613      	mov	r3, r2
 8000362:	707b      	strb	r3, [r7, #1]
    DS3231->TxDateBuff[0] = DEC_BCD(Day);
 8000364:	78fb      	ldrb	r3, [r7, #3]
 8000366:	4618      	mov	r0, r3
 8000368:	f7ff ff6c 	bl	8000244 <DEC_BCD>
 800036c:	4603      	mov	r3, r0
 800036e:	461a      	mov	r2, r3
 8000370:	687b      	ldr	r3, [r7, #4]
 8000372:	745a      	strb	r2, [r3, #17]
    DS3231->TxDateBuff[1] = DEC_BCD(Date);
 8000374:	78bb      	ldrb	r3, [r7, #2]
 8000376:	4618      	mov	r0, r3
 8000378:	f7ff ff64 	bl	8000244 <DEC_BCD>
 800037c:	4603      	mov	r3, r0
 800037e:	461a      	mov	r2, r3
 8000380:	687b      	ldr	r3, [r7, #4]
 8000382:	749a      	strb	r2, [r3, #18]
    DS3231->TxDateBuff[2] = DEC_BCD(Month);
 8000384:	787b      	ldrb	r3, [r7, #1]
 8000386:	4618      	mov	r0, r3
 8000388:	f7ff ff5c 	bl	8000244 <DEC_BCD>
 800038c:	4603      	mov	r3, r0
 800038e:	461a      	mov	r2, r3
 8000390:	687b      	ldr	r3, [r7, #4]
 8000392:	74da      	strb	r2, [r3, #19]
    DS3231->TxDateBuff[3] = DEC_BCD(Year);
 8000394:	7c3b      	ldrb	r3, [r7, #16]
 8000396:	4618      	mov	r0, r3
 8000398:	f7ff ff54 	bl	8000244 <DEC_BCD>
 800039c:	4603      	mov	r3, r0
 800039e:	461a      	mov	r2, r3
 80003a0:	687b      	ldr	r3, [r7, #4]
 80003a2:	751a      	strb	r2, [r3, #20]
    I2C_Write_Date(DS3231);
 80003a4:	6878      	ldr	r0, [r7, #4]
 80003a6:	f7ff ff07 	bl	80001b8 <I2C_Write_Date>
}
 80003aa:	bf00      	nop
 80003ac:	3708      	adds	r7, #8
 80003ae:	46bd      	mov	sp, r7
 80003b0:	bd80      	pop	{r7, pc}

080003b2 <DS3231_GetDate>:

void DS3231_GetDate(DS3231_Time *DS3231) {
 80003b2:	b580      	push	{r7, lr}
 80003b4:	b082      	sub	sp, #8
 80003b6:	af00      	add	r7, sp, #0
 80003b8:	6078      	str	r0, [r7, #4]
    I2C_Read_Date(DS3231);
 80003ba:	6878      	ldr	r0, [r7, #4]
 80003bc:	f7ff ff13 	bl	80001e6 <I2C_Read_Date>
    DS3231->Day = BCD_DEC(DS3231->RxDateBuff[0]);
 80003c0:	687b      	ldr	r3, [r7, #4]
 80003c2:	7d5b      	ldrb	r3, [r3, #21]
 80003c4:	4618      	mov	r0, r3
 80003c6:	f7ff ff25 	bl	8000214 <BCD_DEC>
 80003ca:	4603      	mov	r3, r0
 80003cc:	461a      	mov	r2, r3
 80003ce:	687b      	ldr	r3, [r7, #4]
 80003d0:	721a      	strb	r2, [r3, #8]
    DS3231->Date = BCD_DEC(DS3231->RxDateBuff[1]);
 80003d2:	687b      	ldr	r3, [r7, #4]
 80003d4:	7d9b      	ldrb	r3, [r3, #22]
 80003d6:	4618      	mov	r0, r3
 80003d8:	f7ff ff1c 	bl	8000214 <BCD_DEC>
 80003dc:	4603      	mov	r3, r0
 80003de:	461a      	mov	r2, r3
 80003e0:	687b      	ldr	r3, [r7, #4]
 80003e2:	71da      	strb	r2, [r3, #7]
    DS3231->Month = BCD_DEC(DS3231->RxDateBuff[2]);
 80003e4:	687b      	ldr	r3, [r7, #4]
 80003e6:	7ddb      	ldrb	r3, [r3, #23]
 80003e8:	4618      	mov	r0, r3
 80003ea:	f7ff ff13 	bl	8000214 <BCD_DEC>
 80003ee:	4603      	mov	r3, r0
 80003f0:	461a      	mov	r2, r3
 80003f2:	687b      	ldr	r3, [r7, #4]
 80003f4:	725a      	strb	r2, [r3, #9]
    DS3231->Year = BCD_DEC(DS3231->RxDateBuff[3]);
 80003f6:	687b      	ldr	r3, [r7, #4]
 80003f8:	7e1b      	ldrb	r3, [r3, #24]
 80003fa:	4618      	mov	r0, r3
 80003fc:	f7ff ff0a 	bl	8000214 <BCD_DEC>
 8000400:	4603      	mov	r3, r0
 8000402:	461a      	mov	r2, r3
 8000404:	687b      	ldr	r3, [r7, #4]
 8000406:	729a      	strb	r2, [r3, #10]
}
 8000408:	bf00      	nop
 800040a:	3708      	adds	r7, #8
 800040c:	46bd      	mov	sp, r7
 800040e:	bd80      	pop	{r7, pc}

08000410 <main>:

int main(void) {
 8000410:	b580      	push	{r7, lr}
 8000412:	b096      	sub	sp, #88	; 0x58
 8000414:	af02      	add	r7, sp, #8
    HAL_Init();
 8000416:	f000 fa7d 	bl	8000914 <HAL_Init>
    SystemClock_Config();
 800041a:	f000 f867 	bl	80004ec <SystemClock_Config>
    MX_GPIO_Init();
 800041e:	f000 f8f9 	bl	8000614 <MX_GPIO_Init>
    MX_I2C1_Init();
 8000422:	f000 f89f 	bl	8000564 <MX_I2C1_Init>
    MX_USART1_UART_Init();
 8000426:	f000 f8cb 	bl	80005c0 <MX_USART1_UART_Init>

    DS3231_Time ds3231;
    DS3231_Init(&ds3231, &hi2c1);
 800042a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800042e:	492b      	ldr	r1, [pc, #172]	; (80004dc <main+0xcc>)
 8000430:	4618      	mov	r0, r3
 8000432:	f7ff ff2b 	bl	800028c <DS3231_Init>

    // Thiết lập thời gian và ngày tháng ban đầu
    DS3231_SetTime(&ds3231, 21, 58, 0); // 21:58:00
 8000436:	f107 0034 	add.w	r0, r7, #52	; 0x34
 800043a:	2300      	movs	r3, #0
 800043c:	223a      	movs	r2, #58	; 0x3a
 800043e:	2115      	movs	r1, #21
 8000440:	f7ff ff31 	bl	80002a6 <DS3231_SetTime>
    DS3231_SetDate(&ds3231, 2, 25, 3, 24); // Thứ Hai, ngày 25 tháng 3 năm 2024
 8000444:	f107 0034 	add.w	r0, r7, #52	; 0x34
 8000448:	2318      	movs	r3, #24
 800044a:	9300      	str	r3, [sp, #0]
 800044c:	2303      	movs	r3, #3
 800044e:	2219      	movs	r2, #25
 8000450:	2102      	movs	r1, #2
 8000452:	f7ff ff7a 	bl	800034a <DS3231_SetDate>

    while (1) {
        char buffer[50];
        DS3231_GetTime(&ds3231);
 8000456:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800045a:	4618      	mov	r0, r3
 800045c:	f7ff ff4f 	bl	80002fe <DS3231_GetTime>
        DS3231_GetDate(&ds3231);
 8000460:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000464:	4618      	mov	r0, r3
 8000466:	f7ff ffa4 	bl	80003b2 <DS3231_GetDate>

        // Hiển thị dữ liệu ngày và giờ
        sprintf(buffer, "Ngay: %02d/%02d/%04d \n", ds3231.Date, ds3231.Month, ds3231.Year);
 800046a:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800046e:	461a      	mov	r2, r3
 8000470:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 8000474:	4619      	mov	r1, r3
 8000476:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800047a:	4638      	mov	r0, r7
 800047c:	9300      	str	r3, [sp, #0]
 800047e:	460b      	mov	r3, r1
 8000480:	4917      	ldr	r1, [pc, #92]	; (80004e0 <main+0xd0>)
 8000482:	f003 f89f 	bl	80035c4 <siprintf>
        HAL_UART_Transmit(&huart1, (uint8_t *)buffer, strlen(buffer), HAL_MAX_DELAY);
 8000486:	463b      	mov	r3, r7
 8000488:	4618      	mov	r0, r3
 800048a:	f7ff fe5f 	bl	800014c <strlen>
 800048e:	4603      	mov	r3, r0
 8000490:	b29a      	uxth	r2, r3
 8000492:	4639      	mov	r1, r7
 8000494:	f04f 33ff 	mov.w	r3, #4294967295
 8000498:	4812      	ldr	r0, [pc, #72]	; (80004e4 <main+0xd4>)
 800049a:	f002 fabf 	bl	8002a1c <HAL_UART_Transmit>

        sprintf(buffer, "Gio: %02d:%02d:%02d \n", ds3231.Hour, ds3231.Min, ds3231.Sec);
 800049e:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 80004a2:	461a      	mov	r2, r3
 80004a4:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 80004a8:	4619      	mov	r1, r3
 80004aa:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 80004ae:	4638      	mov	r0, r7
 80004b0:	9300      	str	r3, [sp, #0]
 80004b2:	460b      	mov	r3, r1
 80004b4:	490c      	ldr	r1, [pc, #48]	; (80004e8 <main+0xd8>)
 80004b6:	f003 f885 	bl	80035c4 <siprintf>
        HAL_UART_Transmit(&huart1, (uint8_t *)buffer, strlen(buffer), HAL_MAX_DELAY);
 80004ba:	463b      	mov	r3, r7
 80004bc:	4618      	mov	r0, r3
 80004be:	f7ff fe45 	bl	800014c <strlen>
 80004c2:	4603      	mov	r3, r0
 80004c4:	b29a      	uxth	r2, r3
 80004c6:	4639      	mov	r1, r7
 80004c8:	f04f 33ff 	mov.w	r3, #4294967295
 80004cc:	4805      	ldr	r0, [pc, #20]	; (80004e4 <main+0xd4>)
 80004ce:	f002 faa5 	bl	8002a1c <HAL_UART_Transmit>

        HAL_Delay(2000); // Chờ 2 giây
 80004d2:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80004d6:	f000 fa7f 	bl	80009d8 <HAL_Delay>
    while (1) {
 80004da:	e7bc      	b.n	8000456 <main+0x46>
 80004dc:	20000078 	.word	0x20000078
 80004e0:	08003f40 	.word	0x08003f40
 80004e4:	200000cc 	.word	0x200000cc
 80004e8:	08003f58 	.word	0x08003f58

080004ec <SystemClock_Config>:
    }
}

void SystemClock_Config(void) {
 80004ec:	b580      	push	{r7, lr}
 80004ee:	b090      	sub	sp, #64	; 0x40
 80004f0:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004f2:	f107 0318 	add.w	r3, r7, #24
 80004f6:	2228      	movs	r2, #40	; 0x28
 80004f8:	2100      	movs	r1, #0
 80004fa:	4618      	mov	r0, r3
 80004fc:	f003 f882 	bl	8003604 <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000500:	1d3b      	adds	r3, r7, #4
 8000502:	2200      	movs	r2, #0
 8000504:	601a      	str	r2, [r3, #0]
 8000506:	605a      	str	r2, [r3, #4]
 8000508:	609a      	str	r2, [r3, #8]
 800050a:	60da      	str	r2, [r3, #12]
 800050c:	611a      	str	r2, [r3, #16]

    /** Initializes the RCC Oscillators according to the specified parameters
    * in the RCC_OscInitTypeDef structure.
    */
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800050e:	2302      	movs	r3, #2
 8000510:	61bb      	str	r3, [r7, #24]
    RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000512:	2301      	movs	r3, #1
 8000514:	62bb      	str	r3, [r7, #40]	; 0x28
    RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000516:	2310      	movs	r3, #16
 8000518:	62fb      	str	r3, [r7, #44]	; 0x2c
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800051a:	2300      	movs	r3, #0
 800051c:	637b      	str	r3, [r7, #52]	; 0x34
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 800051e:	f107 0318 	add.w	r3, r7, #24
 8000522:	4618      	mov	r0, r3
 8000524:	f001 fe1a 	bl	800215c <HAL_RCC_OscConfig>
 8000528:	4603      	mov	r3, r0
 800052a:	2b00      	cmp	r3, #0
 800052c:	d001      	beq.n	8000532 <SystemClock_Config+0x46>
        Error_Handler();
 800052e:	f000 f893 	bl	8000658 <Error_Handler>
    }

    /** Initializes the CPU, AHB and APB buses clocks
    */
    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8000532:	230f      	movs	r3, #15
 8000534:	607b      	str	r3, [r7, #4]
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000536:	2300      	movs	r3, #0
 8000538:	60bb      	str	r3, [r7, #8]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800053a:	2300      	movs	r3, #0
 800053c:	60fb      	str	r3, [r7, #12]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800053e:	2300      	movs	r3, #0
 8000540:	613b      	str	r3, [r7, #16]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000542:	2300      	movs	r3, #0
 8000544:	617b      	str	r3, [r7, #20]

    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 8000546:	1d3b      	adds	r3, r7, #4
 8000548:	2100      	movs	r1, #0
 800054a:	4618      	mov	r0, r3
 800054c:	f002 f888 	bl	8002660 <HAL_RCC_ClockConfig>
 8000550:	4603      	mov	r3, r0
 8000552:	2b00      	cmp	r3, #0
 8000554:	d001      	beq.n	800055a <SystemClock_Config+0x6e>
        Error_Handler();
 8000556:	f000 f87f 	bl	8000658 <Error_Handler>
    }
}
 800055a:	bf00      	nop
 800055c:	3740      	adds	r7, #64	; 0x40
 800055e:	46bd      	mov	sp, r7
 8000560:	bd80      	pop	{r7, pc}
	...

08000564 <MX_I2C1_Init>:

static void MX_I2C1_Init(void) {
 8000564:	b580      	push	{r7, lr}
 8000566:	af00      	add	r7, sp, #0
    hi2c1.Instance = I2C1;
 8000568:	4b12      	ldr	r3, [pc, #72]	; (80005b4 <MX_I2C1_Init+0x50>)
 800056a:	4a13      	ldr	r2, [pc, #76]	; (80005b8 <MX_I2C1_Init+0x54>)
 800056c:	601a      	str	r2, [r3, #0]
    hi2c1.Init.ClockSpeed = 100000;
 800056e:	4b11      	ldr	r3, [pc, #68]	; (80005b4 <MX_I2C1_Init+0x50>)
 8000570:	4a12      	ldr	r2, [pc, #72]	; (80005bc <MX_I2C1_Init+0x58>)
 8000572:	605a      	str	r2, [r3, #4]
    hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000574:	4b0f      	ldr	r3, [pc, #60]	; (80005b4 <MX_I2C1_Init+0x50>)
 8000576:	2200      	movs	r2, #0
 8000578:	609a      	str	r2, [r3, #8]
    hi2c1.Init.OwnAddress1 = 0;
 800057a:	4b0e      	ldr	r3, [pc, #56]	; (80005b4 <MX_I2C1_Init+0x50>)
 800057c:	2200      	movs	r2, #0
 800057e:	60da      	str	r2, [r3, #12]
    hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000580:	4b0c      	ldr	r3, [pc, #48]	; (80005b4 <MX_I2C1_Init+0x50>)
 8000582:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000586:	611a      	str	r2, [r3, #16]
    hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000588:	4b0a      	ldr	r3, [pc, #40]	; (80005b4 <MX_I2C1_Init+0x50>)
 800058a:	2200      	movs	r2, #0
 800058c:	615a      	str	r2, [r3, #20]
    hi2c1.Init.OwnAddress2 = 0;
 800058e:	4b09      	ldr	r3, [pc, #36]	; (80005b4 <MX_I2C1_Init+0x50>)
 8000590:	2200      	movs	r2, #0
 8000592:	619a      	str	r2, [r3, #24]
    hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000594:	4b07      	ldr	r3, [pc, #28]	; (80005b4 <MX_I2C1_Init+0x50>)
 8000596:	2200      	movs	r2, #0
 8000598:	61da      	str	r2, [r3, #28]
    hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800059a:	4b06      	ldr	r3, [pc, #24]	; (80005b4 <MX_I2C1_Init+0x50>)
 800059c:	2200      	movs	r2, #0
 800059e:	621a      	str	r2, [r3, #32]
    if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 80005a0:	4804      	ldr	r0, [pc, #16]	; (80005b4 <MX_I2C1_Init+0x50>)
 80005a2:	f000 fd81 	bl	80010a8 <HAL_I2C_Init>
 80005a6:	4603      	mov	r3, r0
 80005a8:	2b00      	cmp	r3, #0
 80005aa:	d001      	beq.n	80005b0 <MX_I2C1_Init+0x4c>
        Error_Handler();
 80005ac:	f000 f854 	bl	8000658 <Error_Handler>
    }
}
 80005b0:	bf00      	nop
 80005b2:	bd80      	pop	{r7, pc}
 80005b4:	20000078 	.word	0x20000078
 80005b8:	40005400 	.word	0x40005400
 80005bc:	000186a0 	.word	0x000186a0

080005c0 <MX_USART1_UART_Init>:

static void MX_USART1_UART_Init(void) {
 80005c0:	b580      	push	{r7, lr}
 80005c2:	af00      	add	r7, sp, #0
    huart1.Instance = USART1;
 80005c4:	4b11      	ldr	r3, [pc, #68]	; (800060c <MX_USART1_UART_Init+0x4c>)
 80005c6:	4a12      	ldr	r2, [pc, #72]	; (8000610 <MX_USART1_UART_Init+0x50>)
 80005c8:	601a      	str	r2, [r3, #0]
    huart1.Init.BaudRate = 9600;
 80005ca:	4b10      	ldr	r3, [pc, #64]	; (800060c <MX_USART1_UART_Init+0x4c>)
 80005cc:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80005d0:	605a      	str	r2, [r3, #4]
    huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80005d2:	4b0e      	ldr	r3, [pc, #56]	; (800060c <MX_USART1_UART_Init+0x4c>)
 80005d4:	2200      	movs	r2, #0
 80005d6:	609a      	str	r2, [r3, #8]
    huart1.Init.StopBits = UART_STOPBITS_1;
 80005d8:	4b0c      	ldr	r3, [pc, #48]	; (800060c <MX_USART1_UART_Init+0x4c>)
 80005da:	2200      	movs	r2, #0
 80005dc:	60da      	str	r2, [r3, #12]
    huart1.Init.Parity = UART_PARITY_NONE;
 80005de:	4b0b      	ldr	r3, [pc, #44]	; (800060c <MX_USART1_UART_Init+0x4c>)
 80005e0:	2200      	movs	r2, #0
 80005e2:	611a      	str	r2, [r3, #16]
    huart1.Init.Mode = UART_MODE_TX_RX;
 80005e4:	4b09      	ldr	r3, [pc, #36]	; (800060c <MX_USART1_UART_Init+0x4c>)
 80005e6:	220c      	movs	r2, #12
 80005e8:	615a      	str	r2, [r3, #20]
    huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80005ea:	4b08      	ldr	r3, [pc, #32]	; (800060c <MX_USART1_UART_Init+0x4c>)
 80005ec:	2200      	movs	r2, #0
 80005ee:	619a      	str	r2, [r3, #24]
    huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80005f0:	4b06      	ldr	r3, [pc, #24]	; (800060c <MX_USART1_UART_Init+0x4c>)
 80005f2:	2200      	movs	r2, #0
 80005f4:	61da      	str	r2, [r3, #28]
    if (HAL_UART_Init(&huart1) != HAL_OK) {
 80005f6:	4805      	ldr	r0, [pc, #20]	; (800060c <MX_USART1_UART_Init+0x4c>)
 80005f8:	f002 f9c0 	bl	800297c <HAL_UART_Init>
 80005fc:	4603      	mov	r3, r0
 80005fe:	2b00      	cmp	r3, #0
 8000600:	d001      	beq.n	8000606 <MX_USART1_UART_Init+0x46>
        Error_Handler();
 8000602:	f000 f829 	bl	8000658 <Error_Handler>
    }
}
 8000606:	bf00      	nop
 8000608:	bd80      	pop	{r7, pc}
 800060a:	bf00      	nop
 800060c:	200000cc 	.word	0x200000cc
 8000610:	40013800 	.word	0x40013800

08000614 <MX_GPIO_Init>:

static void MX_GPIO_Init(void) {
 8000614:	b480      	push	{r7}
 8000616:	b083      	sub	sp, #12
 8000618:	af00      	add	r7, sp, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800061a:	4b0e      	ldr	r3, [pc, #56]	; (8000654 <MX_GPIO_Init+0x40>)
 800061c:	699b      	ldr	r3, [r3, #24]
 800061e:	4a0d      	ldr	r2, [pc, #52]	; (8000654 <MX_GPIO_Init+0x40>)
 8000620:	f043 0304 	orr.w	r3, r3, #4
 8000624:	6193      	str	r3, [r2, #24]
 8000626:	4b0b      	ldr	r3, [pc, #44]	; (8000654 <MX_GPIO_Init+0x40>)
 8000628:	699b      	ldr	r3, [r3, #24]
 800062a:	f003 0304 	and.w	r3, r3, #4
 800062e:	607b      	str	r3, [r7, #4]
 8000630:	687b      	ldr	r3, [r7, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000632:	4b08      	ldr	r3, [pc, #32]	; (8000654 <MX_GPIO_Init+0x40>)
 8000634:	699b      	ldr	r3, [r3, #24]
 8000636:	4a07      	ldr	r2, [pc, #28]	; (8000654 <MX_GPIO_Init+0x40>)
 8000638:	f043 0308 	orr.w	r3, r3, #8
 800063c:	6193      	str	r3, [r2, #24]
 800063e:	4b05      	ldr	r3, [pc, #20]	; (8000654 <MX_GPIO_Init+0x40>)
 8000640:	699b      	ldr	r3, [r3, #24]
 8000642:	f003 0308 	and.w	r3, r3, #8
 8000646:	603b      	str	r3, [r7, #0]
 8000648:	683b      	ldr	r3, [r7, #0]
}
 800064a:	bf00      	nop
 800064c:	370c      	adds	r7, #12
 800064e:	46bd      	mov	sp, r7
 8000650:	bc80      	pop	{r7}
 8000652:	4770      	bx	lr
 8000654:	40021000 	.word	0x40021000

08000658 <Error_Handler>:

void Error_Handler(void) {
 8000658:	b480      	push	{r7}
 800065a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800065c:	b672      	cpsid	i
}
 800065e:	bf00      	nop
    __disable_irq();
    while (1) {
 8000660:	e7fe      	b.n	8000660 <Error_Handler+0x8>
	...

08000664 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000664:	b480      	push	{r7}
 8000666:	b085      	sub	sp, #20
 8000668:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800066a:	4b15      	ldr	r3, [pc, #84]	; (80006c0 <HAL_MspInit+0x5c>)
 800066c:	699b      	ldr	r3, [r3, #24]
 800066e:	4a14      	ldr	r2, [pc, #80]	; (80006c0 <HAL_MspInit+0x5c>)
 8000670:	f043 0301 	orr.w	r3, r3, #1
 8000674:	6193      	str	r3, [r2, #24]
 8000676:	4b12      	ldr	r3, [pc, #72]	; (80006c0 <HAL_MspInit+0x5c>)
 8000678:	699b      	ldr	r3, [r3, #24]
 800067a:	f003 0301 	and.w	r3, r3, #1
 800067e:	60bb      	str	r3, [r7, #8]
 8000680:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000682:	4b0f      	ldr	r3, [pc, #60]	; (80006c0 <HAL_MspInit+0x5c>)
 8000684:	69db      	ldr	r3, [r3, #28]
 8000686:	4a0e      	ldr	r2, [pc, #56]	; (80006c0 <HAL_MspInit+0x5c>)
 8000688:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800068c:	61d3      	str	r3, [r2, #28]
 800068e:	4b0c      	ldr	r3, [pc, #48]	; (80006c0 <HAL_MspInit+0x5c>)
 8000690:	69db      	ldr	r3, [r3, #28]
 8000692:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000696:	607b      	str	r3, [r7, #4]
 8000698:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800069a:	4b0a      	ldr	r3, [pc, #40]	; (80006c4 <HAL_MspInit+0x60>)
 800069c:	685b      	ldr	r3, [r3, #4]
 800069e:	60fb      	str	r3, [r7, #12]
 80006a0:	68fb      	ldr	r3, [r7, #12]
 80006a2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80006a6:	60fb      	str	r3, [r7, #12]
 80006a8:	68fb      	ldr	r3, [r7, #12]
 80006aa:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80006ae:	60fb      	str	r3, [r7, #12]
 80006b0:	4a04      	ldr	r2, [pc, #16]	; (80006c4 <HAL_MspInit+0x60>)
 80006b2:	68fb      	ldr	r3, [r7, #12]
 80006b4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80006b6:	bf00      	nop
 80006b8:	3714      	adds	r7, #20
 80006ba:	46bd      	mov	sp, r7
 80006bc:	bc80      	pop	{r7}
 80006be:	4770      	bx	lr
 80006c0:	40021000 	.word	0x40021000
 80006c4:	40010000 	.word	0x40010000

080006c8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	b088      	sub	sp, #32
 80006cc:	af00      	add	r7, sp, #0
 80006ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006d0:	f107 0310 	add.w	r3, r7, #16
 80006d4:	2200      	movs	r2, #0
 80006d6:	601a      	str	r2, [r3, #0]
 80006d8:	605a      	str	r2, [r3, #4]
 80006da:	609a      	str	r2, [r3, #8]
 80006dc:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	681b      	ldr	r3, [r3, #0]
 80006e2:	4a15      	ldr	r2, [pc, #84]	; (8000738 <HAL_I2C_MspInit+0x70>)
 80006e4:	4293      	cmp	r3, r2
 80006e6:	d123      	bne.n	8000730 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80006e8:	4b14      	ldr	r3, [pc, #80]	; (800073c <HAL_I2C_MspInit+0x74>)
 80006ea:	699b      	ldr	r3, [r3, #24]
 80006ec:	4a13      	ldr	r2, [pc, #76]	; (800073c <HAL_I2C_MspInit+0x74>)
 80006ee:	f043 0308 	orr.w	r3, r3, #8
 80006f2:	6193      	str	r3, [r2, #24]
 80006f4:	4b11      	ldr	r3, [pc, #68]	; (800073c <HAL_I2C_MspInit+0x74>)
 80006f6:	699b      	ldr	r3, [r3, #24]
 80006f8:	f003 0308 	and.w	r3, r3, #8
 80006fc:	60fb      	str	r3, [r7, #12]
 80006fe:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000700:	23c0      	movs	r3, #192	; 0xc0
 8000702:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000704:	2312      	movs	r3, #18
 8000706:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000708:	2303      	movs	r3, #3
 800070a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800070c:	f107 0310 	add.w	r3, r7, #16
 8000710:	4619      	mov	r1, r3
 8000712:	480b      	ldr	r0, [pc, #44]	; (8000740 <HAL_I2C_MspInit+0x78>)
 8000714:	f000 fb44 	bl	8000da0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000718:	4b08      	ldr	r3, [pc, #32]	; (800073c <HAL_I2C_MspInit+0x74>)
 800071a:	69db      	ldr	r3, [r3, #28]
 800071c:	4a07      	ldr	r2, [pc, #28]	; (800073c <HAL_I2C_MspInit+0x74>)
 800071e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000722:	61d3      	str	r3, [r2, #28]
 8000724:	4b05      	ldr	r3, [pc, #20]	; (800073c <HAL_I2C_MspInit+0x74>)
 8000726:	69db      	ldr	r3, [r3, #28]
 8000728:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800072c:	60bb      	str	r3, [r7, #8]
 800072e:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000730:	bf00      	nop
 8000732:	3720      	adds	r7, #32
 8000734:	46bd      	mov	sp, r7
 8000736:	bd80      	pop	{r7, pc}
 8000738:	40005400 	.word	0x40005400
 800073c:	40021000 	.word	0x40021000
 8000740:	40010c00 	.word	0x40010c00

08000744 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000744:	b580      	push	{r7, lr}
 8000746:	b088      	sub	sp, #32
 8000748:	af00      	add	r7, sp, #0
 800074a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800074c:	f107 0310 	add.w	r3, r7, #16
 8000750:	2200      	movs	r2, #0
 8000752:	601a      	str	r2, [r3, #0]
 8000754:	605a      	str	r2, [r3, #4]
 8000756:	609a      	str	r2, [r3, #8]
 8000758:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	681b      	ldr	r3, [r3, #0]
 800075e:	4a20      	ldr	r2, [pc, #128]	; (80007e0 <HAL_UART_MspInit+0x9c>)
 8000760:	4293      	cmp	r3, r2
 8000762:	d139      	bne.n	80007d8 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000764:	4b1f      	ldr	r3, [pc, #124]	; (80007e4 <HAL_UART_MspInit+0xa0>)
 8000766:	699b      	ldr	r3, [r3, #24]
 8000768:	4a1e      	ldr	r2, [pc, #120]	; (80007e4 <HAL_UART_MspInit+0xa0>)
 800076a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800076e:	6193      	str	r3, [r2, #24]
 8000770:	4b1c      	ldr	r3, [pc, #112]	; (80007e4 <HAL_UART_MspInit+0xa0>)
 8000772:	699b      	ldr	r3, [r3, #24]
 8000774:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000778:	60fb      	str	r3, [r7, #12]
 800077a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800077c:	4b19      	ldr	r3, [pc, #100]	; (80007e4 <HAL_UART_MspInit+0xa0>)
 800077e:	699b      	ldr	r3, [r3, #24]
 8000780:	4a18      	ldr	r2, [pc, #96]	; (80007e4 <HAL_UART_MspInit+0xa0>)
 8000782:	f043 0304 	orr.w	r3, r3, #4
 8000786:	6193      	str	r3, [r2, #24]
 8000788:	4b16      	ldr	r3, [pc, #88]	; (80007e4 <HAL_UART_MspInit+0xa0>)
 800078a:	699b      	ldr	r3, [r3, #24]
 800078c:	f003 0304 	and.w	r3, r3, #4
 8000790:	60bb      	str	r3, [r7, #8]
 8000792:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000794:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000798:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800079a:	2302      	movs	r3, #2
 800079c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800079e:	2303      	movs	r3, #3
 80007a0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007a2:	f107 0310 	add.w	r3, r7, #16
 80007a6:	4619      	mov	r1, r3
 80007a8:	480f      	ldr	r0, [pc, #60]	; (80007e8 <HAL_UART_MspInit+0xa4>)
 80007aa:	f000 faf9 	bl	8000da0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80007ae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80007b2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007b4:	2300      	movs	r3, #0
 80007b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007b8:	2300      	movs	r3, #0
 80007ba:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007bc:	f107 0310 	add.w	r3, r7, #16
 80007c0:	4619      	mov	r1, r3
 80007c2:	4809      	ldr	r0, [pc, #36]	; (80007e8 <HAL_UART_MspInit+0xa4>)
 80007c4:	f000 faec 	bl	8000da0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80007c8:	2200      	movs	r2, #0
 80007ca:	2100      	movs	r1, #0
 80007cc:	2025      	movs	r0, #37	; 0x25
 80007ce:	f000 f9fe 	bl	8000bce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80007d2:	2025      	movs	r0, #37	; 0x25
 80007d4:	f000 fa17 	bl	8000c06 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80007d8:	bf00      	nop
 80007da:	3720      	adds	r7, #32
 80007dc:	46bd      	mov	sp, r7
 80007de:	bd80      	pop	{r7, pc}
 80007e0:	40013800 	.word	0x40013800
 80007e4:	40021000 	.word	0x40021000
 80007e8:	40010800 	.word	0x40010800

080007ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80007ec:	b480      	push	{r7}
 80007ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80007f0:	e7fe      	b.n	80007f0 <NMI_Handler+0x4>

080007f2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80007f2:	b480      	push	{r7}
 80007f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80007f6:	e7fe      	b.n	80007f6 <HardFault_Handler+0x4>

080007f8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80007f8:	b480      	push	{r7}
 80007fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80007fc:	e7fe      	b.n	80007fc <MemManage_Handler+0x4>

080007fe <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80007fe:	b480      	push	{r7}
 8000800:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000802:	e7fe      	b.n	8000802 <BusFault_Handler+0x4>

08000804 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000804:	b480      	push	{r7}
 8000806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000808:	e7fe      	b.n	8000808 <UsageFault_Handler+0x4>

0800080a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800080a:	b480      	push	{r7}
 800080c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800080e:	bf00      	nop
 8000810:	46bd      	mov	sp, r7
 8000812:	bc80      	pop	{r7}
 8000814:	4770      	bx	lr

08000816 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000816:	b480      	push	{r7}
 8000818:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800081a:	bf00      	nop
 800081c:	46bd      	mov	sp, r7
 800081e:	bc80      	pop	{r7}
 8000820:	4770      	bx	lr

08000822 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000822:	b480      	push	{r7}
 8000824:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000826:	bf00      	nop
 8000828:	46bd      	mov	sp, r7
 800082a:	bc80      	pop	{r7}
 800082c:	4770      	bx	lr

0800082e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800082e:	b580      	push	{r7, lr}
 8000830:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000832:	f000 f8b5 	bl	80009a0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000836:	bf00      	nop
 8000838:	bd80      	pop	{r7, pc}
	...

0800083c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800083c:	b580      	push	{r7, lr}
 800083e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000840:	4802      	ldr	r0, [pc, #8]	; (800084c <USART1_IRQHandler+0x10>)
 8000842:	f002 f96f 	bl	8002b24 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000846:	bf00      	nop
 8000848:	bd80      	pop	{r7, pc}
 800084a:	bf00      	nop
 800084c:	200000cc 	.word	0x200000cc

08000850 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	b086      	sub	sp, #24
 8000854:	af00      	add	r7, sp, #0
 8000856:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000858:	4a14      	ldr	r2, [pc, #80]	; (80008ac <_sbrk+0x5c>)
 800085a:	4b15      	ldr	r3, [pc, #84]	; (80008b0 <_sbrk+0x60>)
 800085c:	1ad3      	subs	r3, r2, r3
 800085e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000860:	697b      	ldr	r3, [r7, #20]
 8000862:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000864:	4b13      	ldr	r3, [pc, #76]	; (80008b4 <_sbrk+0x64>)
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	2b00      	cmp	r3, #0
 800086a:	d102      	bne.n	8000872 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800086c:	4b11      	ldr	r3, [pc, #68]	; (80008b4 <_sbrk+0x64>)
 800086e:	4a12      	ldr	r2, [pc, #72]	; (80008b8 <_sbrk+0x68>)
 8000870:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000872:	4b10      	ldr	r3, [pc, #64]	; (80008b4 <_sbrk+0x64>)
 8000874:	681a      	ldr	r2, [r3, #0]
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	4413      	add	r3, r2
 800087a:	693a      	ldr	r2, [r7, #16]
 800087c:	429a      	cmp	r2, r3
 800087e:	d207      	bcs.n	8000890 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000880:	f002 fec8 	bl	8003614 <__errno>
 8000884:	4603      	mov	r3, r0
 8000886:	220c      	movs	r2, #12
 8000888:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800088a:	f04f 33ff 	mov.w	r3, #4294967295
 800088e:	e009      	b.n	80008a4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000890:	4b08      	ldr	r3, [pc, #32]	; (80008b4 <_sbrk+0x64>)
 8000892:	681b      	ldr	r3, [r3, #0]
 8000894:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000896:	4b07      	ldr	r3, [pc, #28]	; (80008b4 <_sbrk+0x64>)
 8000898:	681a      	ldr	r2, [r3, #0]
 800089a:	687b      	ldr	r3, [r7, #4]
 800089c:	4413      	add	r3, r2
 800089e:	4a05      	ldr	r2, [pc, #20]	; (80008b4 <_sbrk+0x64>)
 80008a0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80008a2:	68fb      	ldr	r3, [r7, #12]
}
 80008a4:	4618      	mov	r0, r3
 80008a6:	3718      	adds	r7, #24
 80008a8:	46bd      	mov	sp, r7
 80008aa:	bd80      	pop	{r7, pc}
 80008ac:	20005000 	.word	0x20005000
 80008b0:	00000400 	.word	0x00000400
 80008b4:	20000114 	.word	0x20000114
 80008b8:	20000268 	.word	0x20000268

080008bc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80008bc:	b480      	push	{r7}
 80008be:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80008c0:	bf00      	nop
 80008c2:	46bd      	mov	sp, r7
 80008c4:	bc80      	pop	{r7}
 80008c6:	4770      	bx	lr

080008c8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80008c8:	f7ff fff8 	bl	80008bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80008cc:	480b      	ldr	r0, [pc, #44]	; (80008fc <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80008ce:	490c      	ldr	r1, [pc, #48]	; (8000900 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80008d0:	4a0c      	ldr	r2, [pc, #48]	; (8000904 <LoopFillZerobss+0x16>)
  movs r3, #0
 80008d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80008d4:	e002      	b.n	80008dc <LoopCopyDataInit>

080008d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80008d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80008d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80008da:	3304      	adds	r3, #4

080008dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80008dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80008de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80008e0:	d3f9      	bcc.n	80008d6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80008e2:	4a09      	ldr	r2, [pc, #36]	; (8000908 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80008e4:	4c09      	ldr	r4, [pc, #36]	; (800090c <LoopFillZerobss+0x1e>)
  movs r3, #0
 80008e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80008e8:	e001      	b.n	80008ee <LoopFillZerobss>

080008ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80008ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80008ec:	3204      	adds	r2, #4

080008ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80008ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80008f0:	d3fb      	bcc.n	80008ea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80008f2:	f002 fe95 	bl	8003620 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80008f6:	f7ff fd8b 	bl	8000410 <main>
  bx lr
 80008fa:	4770      	bx	lr
  ldr r0, =_sdata
 80008fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000900:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000904:	08003fd8 	.word	0x08003fd8
  ldr r2, =_sbss
 8000908:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 800090c:	20000264 	.word	0x20000264

08000910 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000910:	e7fe      	b.n	8000910 <ADC1_2_IRQHandler>
	...

08000914 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000914:	b580      	push	{r7, lr}
 8000916:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000918:	4b08      	ldr	r3, [pc, #32]	; (800093c <HAL_Init+0x28>)
 800091a:	681b      	ldr	r3, [r3, #0]
 800091c:	4a07      	ldr	r2, [pc, #28]	; (800093c <HAL_Init+0x28>)
 800091e:	f043 0310 	orr.w	r3, r3, #16
 8000922:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000924:	2003      	movs	r0, #3
 8000926:	f000 f947 	bl	8000bb8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800092a:	200f      	movs	r0, #15
 800092c:	f000 f808 	bl	8000940 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000930:	f7ff fe98 	bl	8000664 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000934:	2300      	movs	r3, #0
}
 8000936:	4618      	mov	r0, r3
 8000938:	bd80      	pop	{r7, pc}
 800093a:	bf00      	nop
 800093c:	40022000 	.word	0x40022000

08000940 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000940:	b580      	push	{r7, lr}
 8000942:	b082      	sub	sp, #8
 8000944:	af00      	add	r7, sp, #0
 8000946:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000948:	4b12      	ldr	r3, [pc, #72]	; (8000994 <HAL_InitTick+0x54>)
 800094a:	681a      	ldr	r2, [r3, #0]
 800094c:	4b12      	ldr	r3, [pc, #72]	; (8000998 <HAL_InitTick+0x58>)
 800094e:	781b      	ldrb	r3, [r3, #0]
 8000950:	4619      	mov	r1, r3
 8000952:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000956:	fbb3 f3f1 	udiv	r3, r3, r1
 800095a:	fbb2 f3f3 	udiv	r3, r2, r3
 800095e:	4618      	mov	r0, r3
 8000960:	f000 f95f 	bl	8000c22 <HAL_SYSTICK_Config>
 8000964:	4603      	mov	r3, r0
 8000966:	2b00      	cmp	r3, #0
 8000968:	d001      	beq.n	800096e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800096a:	2301      	movs	r3, #1
 800096c:	e00e      	b.n	800098c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	2b0f      	cmp	r3, #15
 8000972:	d80a      	bhi.n	800098a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000974:	2200      	movs	r2, #0
 8000976:	6879      	ldr	r1, [r7, #4]
 8000978:	f04f 30ff 	mov.w	r0, #4294967295
 800097c:	f000 f927 	bl	8000bce <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000980:	4a06      	ldr	r2, [pc, #24]	; (800099c <HAL_InitTick+0x5c>)
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000986:	2300      	movs	r3, #0
 8000988:	e000      	b.n	800098c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800098a:	2301      	movs	r3, #1
}
 800098c:	4618      	mov	r0, r3
 800098e:	3708      	adds	r7, #8
 8000990:	46bd      	mov	sp, r7
 8000992:	bd80      	pop	{r7, pc}
 8000994:	20000000 	.word	0x20000000
 8000998:	20000008 	.word	0x20000008
 800099c:	20000004 	.word	0x20000004

080009a0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80009a0:	b480      	push	{r7}
 80009a2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80009a4:	4b05      	ldr	r3, [pc, #20]	; (80009bc <HAL_IncTick+0x1c>)
 80009a6:	781b      	ldrb	r3, [r3, #0]
 80009a8:	461a      	mov	r2, r3
 80009aa:	4b05      	ldr	r3, [pc, #20]	; (80009c0 <HAL_IncTick+0x20>)
 80009ac:	681b      	ldr	r3, [r3, #0]
 80009ae:	4413      	add	r3, r2
 80009b0:	4a03      	ldr	r2, [pc, #12]	; (80009c0 <HAL_IncTick+0x20>)
 80009b2:	6013      	str	r3, [r2, #0]
}
 80009b4:	bf00      	nop
 80009b6:	46bd      	mov	sp, r7
 80009b8:	bc80      	pop	{r7}
 80009ba:	4770      	bx	lr
 80009bc:	20000008 	.word	0x20000008
 80009c0:	20000118 	.word	0x20000118

080009c4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80009c4:	b480      	push	{r7}
 80009c6:	af00      	add	r7, sp, #0
  return uwTick;
 80009c8:	4b02      	ldr	r3, [pc, #8]	; (80009d4 <HAL_GetTick+0x10>)
 80009ca:	681b      	ldr	r3, [r3, #0]
}
 80009cc:	4618      	mov	r0, r3
 80009ce:	46bd      	mov	sp, r7
 80009d0:	bc80      	pop	{r7}
 80009d2:	4770      	bx	lr
 80009d4:	20000118 	.word	0x20000118

080009d8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	b084      	sub	sp, #16
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80009e0:	f7ff fff0 	bl	80009c4 <HAL_GetTick>
 80009e4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80009ea:	68fb      	ldr	r3, [r7, #12]
 80009ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80009f0:	d005      	beq.n	80009fe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80009f2:	4b0a      	ldr	r3, [pc, #40]	; (8000a1c <HAL_Delay+0x44>)
 80009f4:	781b      	ldrb	r3, [r3, #0]
 80009f6:	461a      	mov	r2, r3
 80009f8:	68fb      	ldr	r3, [r7, #12]
 80009fa:	4413      	add	r3, r2
 80009fc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80009fe:	bf00      	nop
 8000a00:	f7ff ffe0 	bl	80009c4 <HAL_GetTick>
 8000a04:	4602      	mov	r2, r0
 8000a06:	68bb      	ldr	r3, [r7, #8]
 8000a08:	1ad3      	subs	r3, r2, r3
 8000a0a:	68fa      	ldr	r2, [r7, #12]
 8000a0c:	429a      	cmp	r2, r3
 8000a0e:	d8f7      	bhi.n	8000a00 <HAL_Delay+0x28>
  {
  }
}
 8000a10:	bf00      	nop
 8000a12:	bf00      	nop
 8000a14:	3710      	adds	r7, #16
 8000a16:	46bd      	mov	sp, r7
 8000a18:	bd80      	pop	{r7, pc}
 8000a1a:	bf00      	nop
 8000a1c:	20000008 	.word	0x20000008

08000a20 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a20:	b480      	push	{r7}
 8000a22:	b085      	sub	sp, #20
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	f003 0307 	and.w	r3, r3, #7
 8000a2e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a30:	4b0c      	ldr	r3, [pc, #48]	; (8000a64 <__NVIC_SetPriorityGrouping+0x44>)
 8000a32:	68db      	ldr	r3, [r3, #12]
 8000a34:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000a36:	68ba      	ldr	r2, [r7, #8]
 8000a38:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000a3c:	4013      	ands	r3, r2
 8000a3e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000a40:	68fb      	ldr	r3, [r7, #12]
 8000a42:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000a44:	68bb      	ldr	r3, [r7, #8]
 8000a46:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000a48:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000a4c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a50:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000a52:	4a04      	ldr	r2, [pc, #16]	; (8000a64 <__NVIC_SetPriorityGrouping+0x44>)
 8000a54:	68bb      	ldr	r3, [r7, #8]
 8000a56:	60d3      	str	r3, [r2, #12]
}
 8000a58:	bf00      	nop
 8000a5a:	3714      	adds	r7, #20
 8000a5c:	46bd      	mov	sp, r7
 8000a5e:	bc80      	pop	{r7}
 8000a60:	4770      	bx	lr
 8000a62:	bf00      	nop
 8000a64:	e000ed00 	.word	0xe000ed00

08000a68 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000a68:	b480      	push	{r7}
 8000a6a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000a6c:	4b04      	ldr	r3, [pc, #16]	; (8000a80 <__NVIC_GetPriorityGrouping+0x18>)
 8000a6e:	68db      	ldr	r3, [r3, #12]
 8000a70:	0a1b      	lsrs	r3, r3, #8
 8000a72:	f003 0307 	and.w	r3, r3, #7
}
 8000a76:	4618      	mov	r0, r3
 8000a78:	46bd      	mov	sp, r7
 8000a7a:	bc80      	pop	{r7}
 8000a7c:	4770      	bx	lr
 8000a7e:	bf00      	nop
 8000a80:	e000ed00 	.word	0xe000ed00

08000a84 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a84:	b480      	push	{r7}
 8000a86:	b083      	sub	sp, #12
 8000a88:	af00      	add	r7, sp, #0
 8000a8a:	4603      	mov	r3, r0
 8000a8c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	db0b      	blt.n	8000aae <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000a96:	79fb      	ldrb	r3, [r7, #7]
 8000a98:	f003 021f 	and.w	r2, r3, #31
 8000a9c:	4906      	ldr	r1, [pc, #24]	; (8000ab8 <__NVIC_EnableIRQ+0x34>)
 8000a9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000aa2:	095b      	lsrs	r3, r3, #5
 8000aa4:	2001      	movs	r0, #1
 8000aa6:	fa00 f202 	lsl.w	r2, r0, r2
 8000aaa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000aae:	bf00      	nop
 8000ab0:	370c      	adds	r7, #12
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	bc80      	pop	{r7}
 8000ab6:	4770      	bx	lr
 8000ab8:	e000e100 	.word	0xe000e100

08000abc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000abc:	b480      	push	{r7}
 8000abe:	b083      	sub	sp, #12
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	6039      	str	r1, [r7, #0]
 8000ac6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ac8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	db0a      	blt.n	8000ae6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ad0:	683b      	ldr	r3, [r7, #0]
 8000ad2:	b2da      	uxtb	r2, r3
 8000ad4:	490c      	ldr	r1, [pc, #48]	; (8000b08 <__NVIC_SetPriority+0x4c>)
 8000ad6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ada:	0112      	lsls	r2, r2, #4
 8000adc:	b2d2      	uxtb	r2, r2
 8000ade:	440b      	add	r3, r1
 8000ae0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ae4:	e00a      	b.n	8000afc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ae6:	683b      	ldr	r3, [r7, #0]
 8000ae8:	b2da      	uxtb	r2, r3
 8000aea:	4908      	ldr	r1, [pc, #32]	; (8000b0c <__NVIC_SetPriority+0x50>)
 8000aec:	79fb      	ldrb	r3, [r7, #7]
 8000aee:	f003 030f 	and.w	r3, r3, #15
 8000af2:	3b04      	subs	r3, #4
 8000af4:	0112      	lsls	r2, r2, #4
 8000af6:	b2d2      	uxtb	r2, r2
 8000af8:	440b      	add	r3, r1
 8000afa:	761a      	strb	r2, [r3, #24]
}
 8000afc:	bf00      	nop
 8000afe:	370c      	adds	r7, #12
 8000b00:	46bd      	mov	sp, r7
 8000b02:	bc80      	pop	{r7}
 8000b04:	4770      	bx	lr
 8000b06:	bf00      	nop
 8000b08:	e000e100 	.word	0xe000e100
 8000b0c:	e000ed00 	.word	0xe000ed00

08000b10 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b10:	b480      	push	{r7}
 8000b12:	b089      	sub	sp, #36	; 0x24
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	60f8      	str	r0, [r7, #12]
 8000b18:	60b9      	str	r1, [r7, #8]
 8000b1a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000b1c:	68fb      	ldr	r3, [r7, #12]
 8000b1e:	f003 0307 	and.w	r3, r3, #7
 8000b22:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000b24:	69fb      	ldr	r3, [r7, #28]
 8000b26:	f1c3 0307 	rsb	r3, r3, #7
 8000b2a:	2b04      	cmp	r3, #4
 8000b2c:	bf28      	it	cs
 8000b2e:	2304      	movcs	r3, #4
 8000b30:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b32:	69fb      	ldr	r3, [r7, #28]
 8000b34:	3304      	adds	r3, #4
 8000b36:	2b06      	cmp	r3, #6
 8000b38:	d902      	bls.n	8000b40 <NVIC_EncodePriority+0x30>
 8000b3a:	69fb      	ldr	r3, [r7, #28]
 8000b3c:	3b03      	subs	r3, #3
 8000b3e:	e000      	b.n	8000b42 <NVIC_EncodePriority+0x32>
 8000b40:	2300      	movs	r3, #0
 8000b42:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b44:	f04f 32ff 	mov.w	r2, #4294967295
 8000b48:	69bb      	ldr	r3, [r7, #24]
 8000b4a:	fa02 f303 	lsl.w	r3, r2, r3
 8000b4e:	43da      	mvns	r2, r3
 8000b50:	68bb      	ldr	r3, [r7, #8]
 8000b52:	401a      	ands	r2, r3
 8000b54:	697b      	ldr	r3, [r7, #20]
 8000b56:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000b58:	f04f 31ff 	mov.w	r1, #4294967295
 8000b5c:	697b      	ldr	r3, [r7, #20]
 8000b5e:	fa01 f303 	lsl.w	r3, r1, r3
 8000b62:	43d9      	mvns	r1, r3
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b68:	4313      	orrs	r3, r2
         );
}
 8000b6a:	4618      	mov	r0, r3
 8000b6c:	3724      	adds	r7, #36	; 0x24
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	bc80      	pop	{r7}
 8000b72:	4770      	bx	lr

08000b74 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b082      	sub	sp, #8
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	3b01      	subs	r3, #1
 8000b80:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000b84:	d301      	bcc.n	8000b8a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000b86:	2301      	movs	r3, #1
 8000b88:	e00f      	b.n	8000baa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b8a:	4a0a      	ldr	r2, [pc, #40]	; (8000bb4 <SysTick_Config+0x40>)
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	3b01      	subs	r3, #1
 8000b90:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000b92:	210f      	movs	r1, #15
 8000b94:	f04f 30ff 	mov.w	r0, #4294967295
 8000b98:	f7ff ff90 	bl	8000abc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b9c:	4b05      	ldr	r3, [pc, #20]	; (8000bb4 <SysTick_Config+0x40>)
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ba2:	4b04      	ldr	r3, [pc, #16]	; (8000bb4 <SysTick_Config+0x40>)
 8000ba4:	2207      	movs	r2, #7
 8000ba6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ba8:	2300      	movs	r3, #0
}
 8000baa:	4618      	mov	r0, r3
 8000bac:	3708      	adds	r7, #8
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	bd80      	pop	{r7, pc}
 8000bb2:	bf00      	nop
 8000bb4:	e000e010 	.word	0xe000e010

08000bb8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b082      	sub	sp, #8
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000bc0:	6878      	ldr	r0, [r7, #4]
 8000bc2:	f7ff ff2d 	bl	8000a20 <__NVIC_SetPriorityGrouping>
}
 8000bc6:	bf00      	nop
 8000bc8:	3708      	adds	r7, #8
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	bd80      	pop	{r7, pc}

08000bce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000bce:	b580      	push	{r7, lr}
 8000bd0:	b086      	sub	sp, #24
 8000bd2:	af00      	add	r7, sp, #0
 8000bd4:	4603      	mov	r3, r0
 8000bd6:	60b9      	str	r1, [r7, #8]
 8000bd8:	607a      	str	r2, [r7, #4]
 8000bda:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000bdc:	2300      	movs	r3, #0
 8000bde:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000be0:	f7ff ff42 	bl	8000a68 <__NVIC_GetPriorityGrouping>
 8000be4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000be6:	687a      	ldr	r2, [r7, #4]
 8000be8:	68b9      	ldr	r1, [r7, #8]
 8000bea:	6978      	ldr	r0, [r7, #20]
 8000bec:	f7ff ff90 	bl	8000b10 <NVIC_EncodePriority>
 8000bf0:	4602      	mov	r2, r0
 8000bf2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000bf6:	4611      	mov	r1, r2
 8000bf8:	4618      	mov	r0, r3
 8000bfa:	f7ff ff5f 	bl	8000abc <__NVIC_SetPriority>
}
 8000bfe:	bf00      	nop
 8000c00:	3718      	adds	r7, #24
 8000c02:	46bd      	mov	sp, r7
 8000c04:	bd80      	pop	{r7, pc}

08000c06 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c06:	b580      	push	{r7, lr}
 8000c08:	b082      	sub	sp, #8
 8000c0a:	af00      	add	r7, sp, #0
 8000c0c:	4603      	mov	r3, r0
 8000c0e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000c10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c14:	4618      	mov	r0, r3
 8000c16:	f7ff ff35 	bl	8000a84 <__NVIC_EnableIRQ>
}
 8000c1a:	bf00      	nop
 8000c1c:	3708      	adds	r7, #8
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	bd80      	pop	{r7, pc}

08000c22 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000c22:	b580      	push	{r7, lr}
 8000c24:	b082      	sub	sp, #8
 8000c26:	af00      	add	r7, sp, #0
 8000c28:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000c2a:	6878      	ldr	r0, [r7, #4]
 8000c2c:	f7ff ffa2 	bl	8000b74 <SysTick_Config>
 8000c30:	4603      	mov	r3, r0
}
 8000c32:	4618      	mov	r0, r3
 8000c34:	3708      	adds	r7, #8
 8000c36:	46bd      	mov	sp, r7
 8000c38:	bd80      	pop	{r7, pc}

08000c3a <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000c3a:	b480      	push	{r7}
 8000c3c:	b085      	sub	sp, #20
 8000c3e:	af00      	add	r7, sp, #0
 8000c40:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000c42:	2300      	movs	r3, #0
 8000c44:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000c4c:	b2db      	uxtb	r3, r3
 8000c4e:	2b02      	cmp	r3, #2
 8000c50:	d008      	beq.n	8000c64 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	2204      	movs	r2, #4
 8000c56:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8000c60:	2301      	movs	r3, #1
 8000c62:	e020      	b.n	8000ca6 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	681a      	ldr	r2, [r3, #0]
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	681b      	ldr	r3, [r3, #0]
 8000c6e:	f022 020e 	bic.w	r2, r2, #14
 8000c72:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	681a      	ldr	r2, [r3, #0]
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	f022 0201 	bic.w	r2, r2, #1
 8000c82:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000c8c:	2101      	movs	r1, #1
 8000c8e:	fa01 f202 	lsl.w	r2, r1, r2
 8000c92:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	2201      	movs	r2, #1
 8000c98:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8000ca4:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ca6:	4618      	mov	r0, r3
 8000ca8:	3714      	adds	r7, #20
 8000caa:	46bd      	mov	sp, r7
 8000cac:	bc80      	pop	{r7}
 8000cae:	4770      	bx	lr

08000cb0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	b084      	sub	sp, #16
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000cb8:	2300      	movs	r3, #0
 8000cba:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000cc2:	b2db      	uxtb	r3, r3
 8000cc4:	2b02      	cmp	r3, #2
 8000cc6:	d005      	beq.n	8000cd4 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	2204      	movs	r2, #4
 8000ccc:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8000cce:	2301      	movs	r3, #1
 8000cd0:	73fb      	strb	r3, [r7, #15]
 8000cd2:	e051      	b.n	8000d78 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	681a      	ldr	r2, [r3, #0]
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	f022 020e 	bic.w	r2, r2, #14
 8000ce2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	681a      	ldr	r2, [r3, #0]
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	f022 0201 	bic.w	r2, r2, #1
 8000cf2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	4a22      	ldr	r2, [pc, #136]	; (8000d84 <HAL_DMA_Abort_IT+0xd4>)
 8000cfa:	4293      	cmp	r3, r2
 8000cfc:	d029      	beq.n	8000d52 <HAL_DMA_Abort_IT+0xa2>
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	681b      	ldr	r3, [r3, #0]
 8000d02:	4a21      	ldr	r2, [pc, #132]	; (8000d88 <HAL_DMA_Abort_IT+0xd8>)
 8000d04:	4293      	cmp	r3, r2
 8000d06:	d022      	beq.n	8000d4e <HAL_DMA_Abort_IT+0x9e>
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	4a1f      	ldr	r2, [pc, #124]	; (8000d8c <HAL_DMA_Abort_IT+0xdc>)
 8000d0e:	4293      	cmp	r3, r2
 8000d10:	d01a      	beq.n	8000d48 <HAL_DMA_Abort_IT+0x98>
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	4a1e      	ldr	r2, [pc, #120]	; (8000d90 <HAL_DMA_Abort_IT+0xe0>)
 8000d18:	4293      	cmp	r3, r2
 8000d1a:	d012      	beq.n	8000d42 <HAL_DMA_Abort_IT+0x92>
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	4a1c      	ldr	r2, [pc, #112]	; (8000d94 <HAL_DMA_Abort_IT+0xe4>)
 8000d22:	4293      	cmp	r3, r2
 8000d24:	d00a      	beq.n	8000d3c <HAL_DMA_Abort_IT+0x8c>
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	4a1b      	ldr	r2, [pc, #108]	; (8000d98 <HAL_DMA_Abort_IT+0xe8>)
 8000d2c:	4293      	cmp	r3, r2
 8000d2e:	d102      	bne.n	8000d36 <HAL_DMA_Abort_IT+0x86>
 8000d30:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000d34:	e00e      	b.n	8000d54 <HAL_DMA_Abort_IT+0xa4>
 8000d36:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000d3a:	e00b      	b.n	8000d54 <HAL_DMA_Abort_IT+0xa4>
 8000d3c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000d40:	e008      	b.n	8000d54 <HAL_DMA_Abort_IT+0xa4>
 8000d42:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000d46:	e005      	b.n	8000d54 <HAL_DMA_Abort_IT+0xa4>
 8000d48:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000d4c:	e002      	b.n	8000d54 <HAL_DMA_Abort_IT+0xa4>
 8000d4e:	2310      	movs	r3, #16
 8000d50:	e000      	b.n	8000d54 <HAL_DMA_Abort_IT+0xa4>
 8000d52:	2301      	movs	r3, #1
 8000d54:	4a11      	ldr	r2, [pc, #68]	; (8000d9c <HAL_DMA_Abort_IT+0xec>)
 8000d56:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	2201      	movs	r2, #1
 8000d5c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	2200      	movs	r2, #0
 8000d64:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d003      	beq.n	8000d78 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000d74:	6878      	ldr	r0, [r7, #4]
 8000d76:	4798      	blx	r3
    } 
  }
  return status;
 8000d78:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d7a:	4618      	mov	r0, r3
 8000d7c:	3710      	adds	r7, #16
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	bd80      	pop	{r7, pc}
 8000d82:	bf00      	nop
 8000d84:	40020008 	.word	0x40020008
 8000d88:	4002001c 	.word	0x4002001c
 8000d8c:	40020030 	.word	0x40020030
 8000d90:	40020044 	.word	0x40020044
 8000d94:	40020058 	.word	0x40020058
 8000d98:	4002006c 	.word	0x4002006c
 8000d9c:	40020000 	.word	0x40020000

08000da0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000da0:	b480      	push	{r7}
 8000da2:	b08b      	sub	sp, #44	; 0x2c
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	6078      	str	r0, [r7, #4]
 8000da8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000daa:	2300      	movs	r3, #0
 8000dac:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000dae:	2300      	movs	r3, #0
 8000db0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000db2:	e169      	b.n	8001088 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000db4:	2201      	movs	r2, #1
 8000db6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000db8:	fa02 f303 	lsl.w	r3, r2, r3
 8000dbc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000dbe:	683b      	ldr	r3, [r7, #0]
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	69fa      	ldr	r2, [r7, #28]
 8000dc4:	4013      	ands	r3, r2
 8000dc6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000dc8:	69ba      	ldr	r2, [r7, #24]
 8000dca:	69fb      	ldr	r3, [r7, #28]
 8000dcc:	429a      	cmp	r2, r3
 8000dce:	f040 8158 	bne.w	8001082 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000dd2:	683b      	ldr	r3, [r7, #0]
 8000dd4:	685b      	ldr	r3, [r3, #4]
 8000dd6:	4a9a      	ldr	r2, [pc, #616]	; (8001040 <HAL_GPIO_Init+0x2a0>)
 8000dd8:	4293      	cmp	r3, r2
 8000dda:	d05e      	beq.n	8000e9a <HAL_GPIO_Init+0xfa>
 8000ddc:	4a98      	ldr	r2, [pc, #608]	; (8001040 <HAL_GPIO_Init+0x2a0>)
 8000dde:	4293      	cmp	r3, r2
 8000de0:	d875      	bhi.n	8000ece <HAL_GPIO_Init+0x12e>
 8000de2:	4a98      	ldr	r2, [pc, #608]	; (8001044 <HAL_GPIO_Init+0x2a4>)
 8000de4:	4293      	cmp	r3, r2
 8000de6:	d058      	beq.n	8000e9a <HAL_GPIO_Init+0xfa>
 8000de8:	4a96      	ldr	r2, [pc, #600]	; (8001044 <HAL_GPIO_Init+0x2a4>)
 8000dea:	4293      	cmp	r3, r2
 8000dec:	d86f      	bhi.n	8000ece <HAL_GPIO_Init+0x12e>
 8000dee:	4a96      	ldr	r2, [pc, #600]	; (8001048 <HAL_GPIO_Init+0x2a8>)
 8000df0:	4293      	cmp	r3, r2
 8000df2:	d052      	beq.n	8000e9a <HAL_GPIO_Init+0xfa>
 8000df4:	4a94      	ldr	r2, [pc, #592]	; (8001048 <HAL_GPIO_Init+0x2a8>)
 8000df6:	4293      	cmp	r3, r2
 8000df8:	d869      	bhi.n	8000ece <HAL_GPIO_Init+0x12e>
 8000dfa:	4a94      	ldr	r2, [pc, #592]	; (800104c <HAL_GPIO_Init+0x2ac>)
 8000dfc:	4293      	cmp	r3, r2
 8000dfe:	d04c      	beq.n	8000e9a <HAL_GPIO_Init+0xfa>
 8000e00:	4a92      	ldr	r2, [pc, #584]	; (800104c <HAL_GPIO_Init+0x2ac>)
 8000e02:	4293      	cmp	r3, r2
 8000e04:	d863      	bhi.n	8000ece <HAL_GPIO_Init+0x12e>
 8000e06:	4a92      	ldr	r2, [pc, #584]	; (8001050 <HAL_GPIO_Init+0x2b0>)
 8000e08:	4293      	cmp	r3, r2
 8000e0a:	d046      	beq.n	8000e9a <HAL_GPIO_Init+0xfa>
 8000e0c:	4a90      	ldr	r2, [pc, #576]	; (8001050 <HAL_GPIO_Init+0x2b0>)
 8000e0e:	4293      	cmp	r3, r2
 8000e10:	d85d      	bhi.n	8000ece <HAL_GPIO_Init+0x12e>
 8000e12:	2b12      	cmp	r3, #18
 8000e14:	d82a      	bhi.n	8000e6c <HAL_GPIO_Init+0xcc>
 8000e16:	2b12      	cmp	r3, #18
 8000e18:	d859      	bhi.n	8000ece <HAL_GPIO_Init+0x12e>
 8000e1a:	a201      	add	r2, pc, #4	; (adr r2, 8000e20 <HAL_GPIO_Init+0x80>)
 8000e1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e20:	08000e9b 	.word	0x08000e9b
 8000e24:	08000e75 	.word	0x08000e75
 8000e28:	08000e87 	.word	0x08000e87
 8000e2c:	08000ec9 	.word	0x08000ec9
 8000e30:	08000ecf 	.word	0x08000ecf
 8000e34:	08000ecf 	.word	0x08000ecf
 8000e38:	08000ecf 	.word	0x08000ecf
 8000e3c:	08000ecf 	.word	0x08000ecf
 8000e40:	08000ecf 	.word	0x08000ecf
 8000e44:	08000ecf 	.word	0x08000ecf
 8000e48:	08000ecf 	.word	0x08000ecf
 8000e4c:	08000ecf 	.word	0x08000ecf
 8000e50:	08000ecf 	.word	0x08000ecf
 8000e54:	08000ecf 	.word	0x08000ecf
 8000e58:	08000ecf 	.word	0x08000ecf
 8000e5c:	08000ecf 	.word	0x08000ecf
 8000e60:	08000ecf 	.word	0x08000ecf
 8000e64:	08000e7d 	.word	0x08000e7d
 8000e68:	08000e91 	.word	0x08000e91
 8000e6c:	4a79      	ldr	r2, [pc, #484]	; (8001054 <HAL_GPIO_Init+0x2b4>)
 8000e6e:	4293      	cmp	r3, r2
 8000e70:	d013      	beq.n	8000e9a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000e72:	e02c      	b.n	8000ece <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000e74:	683b      	ldr	r3, [r7, #0]
 8000e76:	68db      	ldr	r3, [r3, #12]
 8000e78:	623b      	str	r3, [r7, #32]
          break;
 8000e7a:	e029      	b.n	8000ed0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000e7c:	683b      	ldr	r3, [r7, #0]
 8000e7e:	68db      	ldr	r3, [r3, #12]
 8000e80:	3304      	adds	r3, #4
 8000e82:	623b      	str	r3, [r7, #32]
          break;
 8000e84:	e024      	b.n	8000ed0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000e86:	683b      	ldr	r3, [r7, #0]
 8000e88:	68db      	ldr	r3, [r3, #12]
 8000e8a:	3308      	adds	r3, #8
 8000e8c:	623b      	str	r3, [r7, #32]
          break;
 8000e8e:	e01f      	b.n	8000ed0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000e90:	683b      	ldr	r3, [r7, #0]
 8000e92:	68db      	ldr	r3, [r3, #12]
 8000e94:	330c      	adds	r3, #12
 8000e96:	623b      	str	r3, [r7, #32]
          break;
 8000e98:	e01a      	b.n	8000ed0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000e9a:	683b      	ldr	r3, [r7, #0]
 8000e9c:	689b      	ldr	r3, [r3, #8]
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d102      	bne.n	8000ea8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000ea2:	2304      	movs	r3, #4
 8000ea4:	623b      	str	r3, [r7, #32]
          break;
 8000ea6:	e013      	b.n	8000ed0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000ea8:	683b      	ldr	r3, [r7, #0]
 8000eaa:	689b      	ldr	r3, [r3, #8]
 8000eac:	2b01      	cmp	r3, #1
 8000eae:	d105      	bne.n	8000ebc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000eb0:	2308      	movs	r3, #8
 8000eb2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	69fa      	ldr	r2, [r7, #28]
 8000eb8:	611a      	str	r2, [r3, #16]
          break;
 8000eba:	e009      	b.n	8000ed0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000ebc:	2308      	movs	r3, #8
 8000ebe:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	69fa      	ldr	r2, [r7, #28]
 8000ec4:	615a      	str	r2, [r3, #20]
          break;
 8000ec6:	e003      	b.n	8000ed0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000ec8:	2300      	movs	r3, #0
 8000eca:	623b      	str	r3, [r7, #32]
          break;
 8000ecc:	e000      	b.n	8000ed0 <HAL_GPIO_Init+0x130>
          break;
 8000ece:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000ed0:	69bb      	ldr	r3, [r7, #24]
 8000ed2:	2bff      	cmp	r3, #255	; 0xff
 8000ed4:	d801      	bhi.n	8000eda <HAL_GPIO_Init+0x13a>
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	e001      	b.n	8000ede <HAL_GPIO_Init+0x13e>
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	3304      	adds	r3, #4
 8000ede:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000ee0:	69bb      	ldr	r3, [r7, #24]
 8000ee2:	2bff      	cmp	r3, #255	; 0xff
 8000ee4:	d802      	bhi.n	8000eec <HAL_GPIO_Init+0x14c>
 8000ee6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ee8:	009b      	lsls	r3, r3, #2
 8000eea:	e002      	b.n	8000ef2 <HAL_GPIO_Init+0x152>
 8000eec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000eee:	3b08      	subs	r3, #8
 8000ef0:	009b      	lsls	r3, r3, #2
 8000ef2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000ef4:	697b      	ldr	r3, [r7, #20]
 8000ef6:	681a      	ldr	r2, [r3, #0]
 8000ef8:	210f      	movs	r1, #15
 8000efa:	693b      	ldr	r3, [r7, #16]
 8000efc:	fa01 f303 	lsl.w	r3, r1, r3
 8000f00:	43db      	mvns	r3, r3
 8000f02:	401a      	ands	r2, r3
 8000f04:	6a39      	ldr	r1, [r7, #32]
 8000f06:	693b      	ldr	r3, [r7, #16]
 8000f08:	fa01 f303 	lsl.w	r3, r1, r3
 8000f0c:	431a      	orrs	r2, r3
 8000f0e:	697b      	ldr	r3, [r7, #20]
 8000f10:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000f12:	683b      	ldr	r3, [r7, #0]
 8000f14:	685b      	ldr	r3, [r3, #4]
 8000f16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	f000 80b1 	beq.w	8001082 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000f20:	4b4d      	ldr	r3, [pc, #308]	; (8001058 <HAL_GPIO_Init+0x2b8>)
 8000f22:	699b      	ldr	r3, [r3, #24]
 8000f24:	4a4c      	ldr	r2, [pc, #304]	; (8001058 <HAL_GPIO_Init+0x2b8>)
 8000f26:	f043 0301 	orr.w	r3, r3, #1
 8000f2a:	6193      	str	r3, [r2, #24]
 8000f2c:	4b4a      	ldr	r3, [pc, #296]	; (8001058 <HAL_GPIO_Init+0x2b8>)
 8000f2e:	699b      	ldr	r3, [r3, #24]
 8000f30:	f003 0301 	and.w	r3, r3, #1
 8000f34:	60bb      	str	r3, [r7, #8]
 8000f36:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000f38:	4a48      	ldr	r2, [pc, #288]	; (800105c <HAL_GPIO_Init+0x2bc>)
 8000f3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f3c:	089b      	lsrs	r3, r3, #2
 8000f3e:	3302      	adds	r3, #2
 8000f40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f44:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000f46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f48:	f003 0303 	and.w	r3, r3, #3
 8000f4c:	009b      	lsls	r3, r3, #2
 8000f4e:	220f      	movs	r2, #15
 8000f50:	fa02 f303 	lsl.w	r3, r2, r3
 8000f54:	43db      	mvns	r3, r3
 8000f56:	68fa      	ldr	r2, [r7, #12]
 8000f58:	4013      	ands	r3, r2
 8000f5a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	4a40      	ldr	r2, [pc, #256]	; (8001060 <HAL_GPIO_Init+0x2c0>)
 8000f60:	4293      	cmp	r3, r2
 8000f62:	d013      	beq.n	8000f8c <HAL_GPIO_Init+0x1ec>
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	4a3f      	ldr	r2, [pc, #252]	; (8001064 <HAL_GPIO_Init+0x2c4>)
 8000f68:	4293      	cmp	r3, r2
 8000f6a:	d00d      	beq.n	8000f88 <HAL_GPIO_Init+0x1e8>
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	4a3e      	ldr	r2, [pc, #248]	; (8001068 <HAL_GPIO_Init+0x2c8>)
 8000f70:	4293      	cmp	r3, r2
 8000f72:	d007      	beq.n	8000f84 <HAL_GPIO_Init+0x1e4>
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	4a3d      	ldr	r2, [pc, #244]	; (800106c <HAL_GPIO_Init+0x2cc>)
 8000f78:	4293      	cmp	r3, r2
 8000f7a:	d101      	bne.n	8000f80 <HAL_GPIO_Init+0x1e0>
 8000f7c:	2303      	movs	r3, #3
 8000f7e:	e006      	b.n	8000f8e <HAL_GPIO_Init+0x1ee>
 8000f80:	2304      	movs	r3, #4
 8000f82:	e004      	b.n	8000f8e <HAL_GPIO_Init+0x1ee>
 8000f84:	2302      	movs	r3, #2
 8000f86:	e002      	b.n	8000f8e <HAL_GPIO_Init+0x1ee>
 8000f88:	2301      	movs	r3, #1
 8000f8a:	e000      	b.n	8000f8e <HAL_GPIO_Init+0x1ee>
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000f90:	f002 0203 	and.w	r2, r2, #3
 8000f94:	0092      	lsls	r2, r2, #2
 8000f96:	4093      	lsls	r3, r2
 8000f98:	68fa      	ldr	r2, [r7, #12]
 8000f9a:	4313      	orrs	r3, r2
 8000f9c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000f9e:	492f      	ldr	r1, [pc, #188]	; (800105c <HAL_GPIO_Init+0x2bc>)
 8000fa0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fa2:	089b      	lsrs	r3, r3, #2
 8000fa4:	3302      	adds	r3, #2
 8000fa6:	68fa      	ldr	r2, [r7, #12]
 8000fa8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000fac:	683b      	ldr	r3, [r7, #0]
 8000fae:	685b      	ldr	r3, [r3, #4]
 8000fb0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d006      	beq.n	8000fc6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000fb8:	4b2d      	ldr	r3, [pc, #180]	; (8001070 <HAL_GPIO_Init+0x2d0>)
 8000fba:	689a      	ldr	r2, [r3, #8]
 8000fbc:	492c      	ldr	r1, [pc, #176]	; (8001070 <HAL_GPIO_Init+0x2d0>)
 8000fbe:	69bb      	ldr	r3, [r7, #24]
 8000fc0:	4313      	orrs	r3, r2
 8000fc2:	608b      	str	r3, [r1, #8]
 8000fc4:	e006      	b.n	8000fd4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000fc6:	4b2a      	ldr	r3, [pc, #168]	; (8001070 <HAL_GPIO_Init+0x2d0>)
 8000fc8:	689a      	ldr	r2, [r3, #8]
 8000fca:	69bb      	ldr	r3, [r7, #24]
 8000fcc:	43db      	mvns	r3, r3
 8000fce:	4928      	ldr	r1, [pc, #160]	; (8001070 <HAL_GPIO_Init+0x2d0>)
 8000fd0:	4013      	ands	r3, r2
 8000fd2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000fd4:	683b      	ldr	r3, [r7, #0]
 8000fd6:	685b      	ldr	r3, [r3, #4]
 8000fd8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d006      	beq.n	8000fee <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000fe0:	4b23      	ldr	r3, [pc, #140]	; (8001070 <HAL_GPIO_Init+0x2d0>)
 8000fe2:	68da      	ldr	r2, [r3, #12]
 8000fe4:	4922      	ldr	r1, [pc, #136]	; (8001070 <HAL_GPIO_Init+0x2d0>)
 8000fe6:	69bb      	ldr	r3, [r7, #24]
 8000fe8:	4313      	orrs	r3, r2
 8000fea:	60cb      	str	r3, [r1, #12]
 8000fec:	e006      	b.n	8000ffc <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000fee:	4b20      	ldr	r3, [pc, #128]	; (8001070 <HAL_GPIO_Init+0x2d0>)
 8000ff0:	68da      	ldr	r2, [r3, #12]
 8000ff2:	69bb      	ldr	r3, [r7, #24]
 8000ff4:	43db      	mvns	r3, r3
 8000ff6:	491e      	ldr	r1, [pc, #120]	; (8001070 <HAL_GPIO_Init+0x2d0>)
 8000ff8:	4013      	ands	r3, r2
 8000ffa:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000ffc:	683b      	ldr	r3, [r7, #0]
 8000ffe:	685b      	ldr	r3, [r3, #4]
 8001000:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001004:	2b00      	cmp	r3, #0
 8001006:	d006      	beq.n	8001016 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001008:	4b19      	ldr	r3, [pc, #100]	; (8001070 <HAL_GPIO_Init+0x2d0>)
 800100a:	685a      	ldr	r2, [r3, #4]
 800100c:	4918      	ldr	r1, [pc, #96]	; (8001070 <HAL_GPIO_Init+0x2d0>)
 800100e:	69bb      	ldr	r3, [r7, #24]
 8001010:	4313      	orrs	r3, r2
 8001012:	604b      	str	r3, [r1, #4]
 8001014:	e006      	b.n	8001024 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001016:	4b16      	ldr	r3, [pc, #88]	; (8001070 <HAL_GPIO_Init+0x2d0>)
 8001018:	685a      	ldr	r2, [r3, #4]
 800101a:	69bb      	ldr	r3, [r7, #24]
 800101c:	43db      	mvns	r3, r3
 800101e:	4914      	ldr	r1, [pc, #80]	; (8001070 <HAL_GPIO_Init+0x2d0>)
 8001020:	4013      	ands	r3, r2
 8001022:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001024:	683b      	ldr	r3, [r7, #0]
 8001026:	685b      	ldr	r3, [r3, #4]
 8001028:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800102c:	2b00      	cmp	r3, #0
 800102e:	d021      	beq.n	8001074 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001030:	4b0f      	ldr	r3, [pc, #60]	; (8001070 <HAL_GPIO_Init+0x2d0>)
 8001032:	681a      	ldr	r2, [r3, #0]
 8001034:	490e      	ldr	r1, [pc, #56]	; (8001070 <HAL_GPIO_Init+0x2d0>)
 8001036:	69bb      	ldr	r3, [r7, #24]
 8001038:	4313      	orrs	r3, r2
 800103a:	600b      	str	r3, [r1, #0]
 800103c:	e021      	b.n	8001082 <HAL_GPIO_Init+0x2e2>
 800103e:	bf00      	nop
 8001040:	10320000 	.word	0x10320000
 8001044:	10310000 	.word	0x10310000
 8001048:	10220000 	.word	0x10220000
 800104c:	10210000 	.word	0x10210000
 8001050:	10120000 	.word	0x10120000
 8001054:	10110000 	.word	0x10110000
 8001058:	40021000 	.word	0x40021000
 800105c:	40010000 	.word	0x40010000
 8001060:	40010800 	.word	0x40010800
 8001064:	40010c00 	.word	0x40010c00
 8001068:	40011000 	.word	0x40011000
 800106c:	40011400 	.word	0x40011400
 8001070:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001074:	4b0b      	ldr	r3, [pc, #44]	; (80010a4 <HAL_GPIO_Init+0x304>)
 8001076:	681a      	ldr	r2, [r3, #0]
 8001078:	69bb      	ldr	r3, [r7, #24]
 800107a:	43db      	mvns	r3, r3
 800107c:	4909      	ldr	r1, [pc, #36]	; (80010a4 <HAL_GPIO_Init+0x304>)
 800107e:	4013      	ands	r3, r2
 8001080:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001082:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001084:	3301      	adds	r3, #1
 8001086:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001088:	683b      	ldr	r3, [r7, #0]
 800108a:	681a      	ldr	r2, [r3, #0]
 800108c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800108e:	fa22 f303 	lsr.w	r3, r2, r3
 8001092:	2b00      	cmp	r3, #0
 8001094:	f47f ae8e 	bne.w	8000db4 <HAL_GPIO_Init+0x14>
  }
}
 8001098:	bf00      	nop
 800109a:	bf00      	nop
 800109c:	372c      	adds	r7, #44	; 0x2c
 800109e:	46bd      	mov	sp, r7
 80010a0:	bc80      	pop	{r7}
 80010a2:	4770      	bx	lr
 80010a4:	40010400 	.word	0x40010400

080010a8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b084      	sub	sp, #16
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d101      	bne.n	80010ba <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80010b6:	2301      	movs	r3, #1
 80010b8:	e12b      	b.n	8001312 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80010c0:	b2db      	uxtb	r3, r3
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d106      	bne.n	80010d4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	2200      	movs	r2, #0
 80010ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80010ce:	6878      	ldr	r0, [r7, #4]
 80010d0:	f7ff fafa 	bl	80006c8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	2224      	movs	r2, #36	; 0x24
 80010d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	681a      	ldr	r2, [r3, #0]
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	f022 0201 	bic.w	r2, r2, #1
 80010ea:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	681a      	ldr	r2, [r3, #0]
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80010fa:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	681a      	ldr	r2, [r3, #0]
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800110a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800110c:	f001 fbf0 	bl	80028f0 <HAL_RCC_GetPCLK1Freq>
 8001110:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	685b      	ldr	r3, [r3, #4]
 8001116:	4a81      	ldr	r2, [pc, #516]	; (800131c <HAL_I2C_Init+0x274>)
 8001118:	4293      	cmp	r3, r2
 800111a:	d807      	bhi.n	800112c <HAL_I2C_Init+0x84>
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	4a80      	ldr	r2, [pc, #512]	; (8001320 <HAL_I2C_Init+0x278>)
 8001120:	4293      	cmp	r3, r2
 8001122:	bf94      	ite	ls
 8001124:	2301      	movls	r3, #1
 8001126:	2300      	movhi	r3, #0
 8001128:	b2db      	uxtb	r3, r3
 800112a:	e006      	b.n	800113a <HAL_I2C_Init+0x92>
 800112c:	68fb      	ldr	r3, [r7, #12]
 800112e:	4a7d      	ldr	r2, [pc, #500]	; (8001324 <HAL_I2C_Init+0x27c>)
 8001130:	4293      	cmp	r3, r2
 8001132:	bf94      	ite	ls
 8001134:	2301      	movls	r3, #1
 8001136:	2300      	movhi	r3, #0
 8001138:	b2db      	uxtb	r3, r3
 800113a:	2b00      	cmp	r3, #0
 800113c:	d001      	beq.n	8001142 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800113e:	2301      	movs	r3, #1
 8001140:	e0e7      	b.n	8001312 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001142:	68fb      	ldr	r3, [r7, #12]
 8001144:	4a78      	ldr	r2, [pc, #480]	; (8001328 <HAL_I2C_Init+0x280>)
 8001146:	fba2 2303 	umull	r2, r3, r2, r3
 800114a:	0c9b      	lsrs	r3, r3, #18
 800114c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	685b      	ldr	r3, [r3, #4]
 8001154:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	68ba      	ldr	r2, [r7, #8]
 800115e:	430a      	orrs	r2, r1
 8001160:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	6a1b      	ldr	r3, [r3, #32]
 8001168:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	685b      	ldr	r3, [r3, #4]
 8001170:	4a6a      	ldr	r2, [pc, #424]	; (800131c <HAL_I2C_Init+0x274>)
 8001172:	4293      	cmp	r3, r2
 8001174:	d802      	bhi.n	800117c <HAL_I2C_Init+0xd4>
 8001176:	68bb      	ldr	r3, [r7, #8]
 8001178:	3301      	adds	r3, #1
 800117a:	e009      	b.n	8001190 <HAL_I2C_Init+0xe8>
 800117c:	68bb      	ldr	r3, [r7, #8]
 800117e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001182:	fb02 f303 	mul.w	r3, r2, r3
 8001186:	4a69      	ldr	r2, [pc, #420]	; (800132c <HAL_I2C_Init+0x284>)
 8001188:	fba2 2303 	umull	r2, r3, r2, r3
 800118c:	099b      	lsrs	r3, r3, #6
 800118e:	3301      	adds	r3, #1
 8001190:	687a      	ldr	r2, [r7, #4]
 8001192:	6812      	ldr	r2, [r2, #0]
 8001194:	430b      	orrs	r3, r1
 8001196:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	69db      	ldr	r3, [r3, #28]
 800119e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80011a2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	685b      	ldr	r3, [r3, #4]
 80011aa:	495c      	ldr	r1, [pc, #368]	; (800131c <HAL_I2C_Init+0x274>)
 80011ac:	428b      	cmp	r3, r1
 80011ae:	d819      	bhi.n	80011e4 <HAL_I2C_Init+0x13c>
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	1e59      	subs	r1, r3, #1
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	685b      	ldr	r3, [r3, #4]
 80011b8:	005b      	lsls	r3, r3, #1
 80011ba:	fbb1 f3f3 	udiv	r3, r1, r3
 80011be:	1c59      	adds	r1, r3, #1
 80011c0:	f640 73fc 	movw	r3, #4092	; 0xffc
 80011c4:	400b      	ands	r3, r1
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d00a      	beq.n	80011e0 <HAL_I2C_Init+0x138>
 80011ca:	68fb      	ldr	r3, [r7, #12]
 80011cc:	1e59      	subs	r1, r3, #1
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	685b      	ldr	r3, [r3, #4]
 80011d2:	005b      	lsls	r3, r3, #1
 80011d4:	fbb1 f3f3 	udiv	r3, r1, r3
 80011d8:	3301      	adds	r3, #1
 80011da:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80011de:	e051      	b.n	8001284 <HAL_I2C_Init+0x1dc>
 80011e0:	2304      	movs	r3, #4
 80011e2:	e04f      	b.n	8001284 <HAL_I2C_Init+0x1dc>
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	689b      	ldr	r3, [r3, #8]
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d111      	bne.n	8001210 <HAL_I2C_Init+0x168>
 80011ec:	68fb      	ldr	r3, [r7, #12]
 80011ee:	1e58      	subs	r0, r3, #1
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	6859      	ldr	r1, [r3, #4]
 80011f4:	460b      	mov	r3, r1
 80011f6:	005b      	lsls	r3, r3, #1
 80011f8:	440b      	add	r3, r1
 80011fa:	fbb0 f3f3 	udiv	r3, r0, r3
 80011fe:	3301      	adds	r3, #1
 8001200:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001204:	2b00      	cmp	r3, #0
 8001206:	bf0c      	ite	eq
 8001208:	2301      	moveq	r3, #1
 800120a:	2300      	movne	r3, #0
 800120c:	b2db      	uxtb	r3, r3
 800120e:	e012      	b.n	8001236 <HAL_I2C_Init+0x18e>
 8001210:	68fb      	ldr	r3, [r7, #12]
 8001212:	1e58      	subs	r0, r3, #1
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	6859      	ldr	r1, [r3, #4]
 8001218:	460b      	mov	r3, r1
 800121a:	009b      	lsls	r3, r3, #2
 800121c:	440b      	add	r3, r1
 800121e:	0099      	lsls	r1, r3, #2
 8001220:	440b      	add	r3, r1
 8001222:	fbb0 f3f3 	udiv	r3, r0, r3
 8001226:	3301      	adds	r3, #1
 8001228:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800122c:	2b00      	cmp	r3, #0
 800122e:	bf0c      	ite	eq
 8001230:	2301      	moveq	r3, #1
 8001232:	2300      	movne	r3, #0
 8001234:	b2db      	uxtb	r3, r3
 8001236:	2b00      	cmp	r3, #0
 8001238:	d001      	beq.n	800123e <HAL_I2C_Init+0x196>
 800123a:	2301      	movs	r3, #1
 800123c:	e022      	b.n	8001284 <HAL_I2C_Init+0x1dc>
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	689b      	ldr	r3, [r3, #8]
 8001242:	2b00      	cmp	r3, #0
 8001244:	d10e      	bne.n	8001264 <HAL_I2C_Init+0x1bc>
 8001246:	68fb      	ldr	r3, [r7, #12]
 8001248:	1e58      	subs	r0, r3, #1
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	6859      	ldr	r1, [r3, #4]
 800124e:	460b      	mov	r3, r1
 8001250:	005b      	lsls	r3, r3, #1
 8001252:	440b      	add	r3, r1
 8001254:	fbb0 f3f3 	udiv	r3, r0, r3
 8001258:	3301      	adds	r3, #1
 800125a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800125e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001262:	e00f      	b.n	8001284 <HAL_I2C_Init+0x1dc>
 8001264:	68fb      	ldr	r3, [r7, #12]
 8001266:	1e58      	subs	r0, r3, #1
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	6859      	ldr	r1, [r3, #4]
 800126c:	460b      	mov	r3, r1
 800126e:	009b      	lsls	r3, r3, #2
 8001270:	440b      	add	r3, r1
 8001272:	0099      	lsls	r1, r3, #2
 8001274:	440b      	add	r3, r1
 8001276:	fbb0 f3f3 	udiv	r3, r0, r3
 800127a:	3301      	adds	r3, #1
 800127c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001280:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001284:	6879      	ldr	r1, [r7, #4]
 8001286:	6809      	ldr	r1, [r1, #0]
 8001288:	4313      	orrs	r3, r2
 800128a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	69da      	ldr	r2, [r3, #28]
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	6a1b      	ldr	r3, [r3, #32]
 800129e:	431a      	orrs	r2, r3
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	430a      	orrs	r2, r1
 80012a6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	689b      	ldr	r3, [r3, #8]
 80012ae:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80012b2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80012b6:	687a      	ldr	r2, [r7, #4]
 80012b8:	6911      	ldr	r1, [r2, #16]
 80012ba:	687a      	ldr	r2, [r7, #4]
 80012bc:	68d2      	ldr	r2, [r2, #12]
 80012be:	4311      	orrs	r1, r2
 80012c0:	687a      	ldr	r2, [r7, #4]
 80012c2:	6812      	ldr	r2, [r2, #0]
 80012c4:	430b      	orrs	r3, r1
 80012c6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	68db      	ldr	r3, [r3, #12]
 80012ce:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	695a      	ldr	r2, [r3, #20]
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	699b      	ldr	r3, [r3, #24]
 80012da:	431a      	orrs	r2, r3
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	430a      	orrs	r2, r1
 80012e2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	681a      	ldr	r2, [r3, #0]
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	f042 0201 	orr.w	r2, r2, #1
 80012f2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	2200      	movs	r2, #0
 80012f8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	2220      	movs	r2, #32
 80012fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	2200      	movs	r2, #0
 8001306:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	2200      	movs	r2, #0
 800130c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001310:	2300      	movs	r3, #0
}
 8001312:	4618      	mov	r0, r3
 8001314:	3710      	adds	r7, #16
 8001316:	46bd      	mov	sp, r7
 8001318:	bd80      	pop	{r7, pc}
 800131a:	bf00      	nop
 800131c:	000186a0 	.word	0x000186a0
 8001320:	001e847f 	.word	0x001e847f
 8001324:	003d08ff 	.word	0x003d08ff
 8001328:	431bde83 	.word	0x431bde83
 800132c:	10624dd3 	.word	0x10624dd3

08001330 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	b088      	sub	sp, #32
 8001334:	af02      	add	r7, sp, #8
 8001336:	60f8      	str	r0, [r7, #12]
 8001338:	4608      	mov	r0, r1
 800133a:	4611      	mov	r1, r2
 800133c:	461a      	mov	r2, r3
 800133e:	4603      	mov	r3, r0
 8001340:	817b      	strh	r3, [r7, #10]
 8001342:	460b      	mov	r3, r1
 8001344:	813b      	strh	r3, [r7, #8]
 8001346:	4613      	mov	r3, r2
 8001348:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800134a:	f7ff fb3b 	bl	80009c4 <HAL_GetTick>
 800134e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001350:	68fb      	ldr	r3, [r7, #12]
 8001352:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001356:	b2db      	uxtb	r3, r3
 8001358:	2b20      	cmp	r3, #32
 800135a:	f040 80d9 	bne.w	8001510 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800135e:	697b      	ldr	r3, [r7, #20]
 8001360:	9300      	str	r3, [sp, #0]
 8001362:	2319      	movs	r3, #25
 8001364:	2201      	movs	r2, #1
 8001366:	496d      	ldr	r1, [pc, #436]	; (800151c <HAL_I2C_Mem_Write+0x1ec>)
 8001368:	68f8      	ldr	r0, [r7, #12]
 800136a:	f000 fcc1 	bl	8001cf0 <I2C_WaitOnFlagUntilTimeout>
 800136e:	4603      	mov	r3, r0
 8001370:	2b00      	cmp	r3, #0
 8001372:	d001      	beq.n	8001378 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8001374:	2302      	movs	r3, #2
 8001376:	e0cc      	b.n	8001512 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001378:	68fb      	ldr	r3, [r7, #12]
 800137a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800137e:	2b01      	cmp	r3, #1
 8001380:	d101      	bne.n	8001386 <HAL_I2C_Mem_Write+0x56>
 8001382:	2302      	movs	r3, #2
 8001384:	e0c5      	b.n	8001512 <HAL_I2C_Mem_Write+0x1e2>
 8001386:	68fb      	ldr	r3, [r7, #12]
 8001388:	2201      	movs	r2, #1
 800138a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800138e:	68fb      	ldr	r3, [r7, #12]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	f003 0301 	and.w	r3, r3, #1
 8001398:	2b01      	cmp	r3, #1
 800139a:	d007      	beq.n	80013ac <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800139c:	68fb      	ldr	r3, [r7, #12]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	681a      	ldr	r2, [r3, #0]
 80013a2:	68fb      	ldr	r3, [r7, #12]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	f042 0201 	orr.w	r2, r2, #1
 80013aa:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	681a      	ldr	r2, [r3, #0]
 80013b2:	68fb      	ldr	r3, [r7, #12]
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80013ba:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	2221      	movs	r2, #33	; 0x21
 80013c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80013c4:	68fb      	ldr	r3, [r7, #12]
 80013c6:	2240      	movs	r2, #64	; 0x40
 80013c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	2200      	movs	r2, #0
 80013d0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	6a3a      	ldr	r2, [r7, #32]
 80013d6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80013dc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80013de:	68fb      	ldr	r3, [r7, #12]
 80013e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80013e2:	b29a      	uxth	r2, r3
 80013e4:	68fb      	ldr	r3, [r7, #12]
 80013e6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80013e8:	68fb      	ldr	r3, [r7, #12]
 80013ea:	4a4d      	ldr	r2, [pc, #308]	; (8001520 <HAL_I2C_Mem_Write+0x1f0>)
 80013ec:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80013ee:	88f8      	ldrh	r0, [r7, #6]
 80013f0:	893a      	ldrh	r2, [r7, #8]
 80013f2:	8979      	ldrh	r1, [r7, #10]
 80013f4:	697b      	ldr	r3, [r7, #20]
 80013f6:	9301      	str	r3, [sp, #4]
 80013f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80013fa:	9300      	str	r3, [sp, #0]
 80013fc:	4603      	mov	r3, r0
 80013fe:	68f8      	ldr	r0, [r7, #12]
 8001400:	f000 faf8 	bl	80019f4 <I2C_RequestMemoryWrite>
 8001404:	4603      	mov	r3, r0
 8001406:	2b00      	cmp	r3, #0
 8001408:	d052      	beq.n	80014b0 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800140a:	2301      	movs	r3, #1
 800140c:	e081      	b.n	8001512 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800140e:	697a      	ldr	r2, [r7, #20]
 8001410:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001412:	68f8      	ldr	r0, [r7, #12]
 8001414:	f000 fd86 	bl	8001f24 <I2C_WaitOnTXEFlagUntilTimeout>
 8001418:	4603      	mov	r3, r0
 800141a:	2b00      	cmp	r3, #0
 800141c:	d00d      	beq.n	800143a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800141e:	68fb      	ldr	r3, [r7, #12]
 8001420:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001422:	2b04      	cmp	r3, #4
 8001424:	d107      	bne.n	8001436 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001426:	68fb      	ldr	r3, [r7, #12]
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	681a      	ldr	r2, [r3, #0]
 800142c:	68fb      	ldr	r3, [r7, #12]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001434:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001436:	2301      	movs	r3, #1
 8001438:	e06b      	b.n	8001512 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800143a:	68fb      	ldr	r3, [r7, #12]
 800143c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800143e:	781a      	ldrb	r2, [r3, #0]
 8001440:	68fb      	ldr	r3, [r7, #12]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001446:	68fb      	ldr	r3, [r7, #12]
 8001448:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800144a:	1c5a      	adds	r2, r3, #1
 800144c:	68fb      	ldr	r3, [r7, #12]
 800144e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001454:	3b01      	subs	r3, #1
 8001456:	b29a      	uxth	r2, r3
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001460:	b29b      	uxth	r3, r3
 8001462:	3b01      	subs	r3, #1
 8001464:	b29a      	uxth	r2, r3
 8001466:	68fb      	ldr	r3, [r7, #12]
 8001468:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	695b      	ldr	r3, [r3, #20]
 8001470:	f003 0304 	and.w	r3, r3, #4
 8001474:	2b04      	cmp	r3, #4
 8001476:	d11b      	bne.n	80014b0 <HAL_I2C_Mem_Write+0x180>
 8001478:	68fb      	ldr	r3, [r7, #12]
 800147a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800147c:	2b00      	cmp	r3, #0
 800147e:	d017      	beq.n	80014b0 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001480:	68fb      	ldr	r3, [r7, #12]
 8001482:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001484:	781a      	ldrb	r2, [r3, #0]
 8001486:	68fb      	ldr	r3, [r7, #12]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800148c:	68fb      	ldr	r3, [r7, #12]
 800148e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001490:	1c5a      	adds	r2, r3, #1
 8001492:	68fb      	ldr	r3, [r7, #12]
 8001494:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8001496:	68fb      	ldr	r3, [r7, #12]
 8001498:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800149a:	3b01      	subs	r3, #1
 800149c:	b29a      	uxth	r2, r3
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80014a2:	68fb      	ldr	r3, [r7, #12]
 80014a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80014a6:	b29b      	uxth	r3, r3
 80014a8:	3b01      	subs	r3, #1
 80014aa:	b29a      	uxth	r2, r3
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80014b0:	68fb      	ldr	r3, [r7, #12]
 80014b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d1aa      	bne.n	800140e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80014b8:	697a      	ldr	r2, [r7, #20]
 80014ba:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80014bc:	68f8      	ldr	r0, [r7, #12]
 80014be:	f000 fd79 	bl	8001fb4 <I2C_WaitOnBTFFlagUntilTimeout>
 80014c2:	4603      	mov	r3, r0
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d00d      	beq.n	80014e4 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014cc:	2b04      	cmp	r3, #4
 80014ce:	d107      	bne.n	80014e0 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	681a      	ldr	r2, [r3, #0]
 80014d6:	68fb      	ldr	r3, [r7, #12]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80014de:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80014e0:	2301      	movs	r3, #1
 80014e2:	e016      	b.n	8001512 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	681a      	ldr	r2, [r3, #0]
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80014f2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	2220      	movs	r2, #32
 80014f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	2200      	movs	r2, #0
 8001500:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	2200      	movs	r2, #0
 8001508:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800150c:	2300      	movs	r3, #0
 800150e:	e000      	b.n	8001512 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8001510:	2302      	movs	r3, #2
  }
}
 8001512:	4618      	mov	r0, r3
 8001514:	3718      	adds	r7, #24
 8001516:	46bd      	mov	sp, r7
 8001518:	bd80      	pop	{r7, pc}
 800151a:	bf00      	nop
 800151c:	00100002 	.word	0x00100002
 8001520:	ffff0000 	.word	0xffff0000

08001524 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b08c      	sub	sp, #48	; 0x30
 8001528:	af02      	add	r7, sp, #8
 800152a:	60f8      	str	r0, [r7, #12]
 800152c:	4608      	mov	r0, r1
 800152e:	4611      	mov	r1, r2
 8001530:	461a      	mov	r2, r3
 8001532:	4603      	mov	r3, r0
 8001534:	817b      	strh	r3, [r7, #10]
 8001536:	460b      	mov	r3, r1
 8001538:	813b      	strh	r3, [r7, #8]
 800153a:	4613      	mov	r3, r2
 800153c:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 800153e:	2300      	movs	r3, #0
 8001540:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001542:	f7ff fa3f 	bl	80009c4 <HAL_GetTick>
 8001546:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800154e:	b2db      	uxtb	r3, r3
 8001550:	2b20      	cmp	r3, #32
 8001552:	f040 8244 	bne.w	80019de <HAL_I2C_Mem_Read+0x4ba>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001556:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001558:	9300      	str	r3, [sp, #0]
 800155a:	2319      	movs	r3, #25
 800155c:	2201      	movs	r2, #1
 800155e:	4982      	ldr	r1, [pc, #520]	; (8001768 <HAL_I2C_Mem_Read+0x244>)
 8001560:	68f8      	ldr	r0, [r7, #12]
 8001562:	f000 fbc5 	bl	8001cf0 <I2C_WaitOnFlagUntilTimeout>
 8001566:	4603      	mov	r3, r0
 8001568:	2b00      	cmp	r3, #0
 800156a:	d001      	beq.n	8001570 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 800156c:	2302      	movs	r3, #2
 800156e:	e237      	b.n	80019e0 <HAL_I2C_Mem_Read+0x4bc>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001576:	2b01      	cmp	r3, #1
 8001578:	d101      	bne.n	800157e <HAL_I2C_Mem_Read+0x5a>
 800157a:	2302      	movs	r3, #2
 800157c:	e230      	b.n	80019e0 <HAL_I2C_Mem_Read+0x4bc>
 800157e:	68fb      	ldr	r3, [r7, #12]
 8001580:	2201      	movs	r2, #1
 8001582:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	f003 0301 	and.w	r3, r3, #1
 8001590:	2b01      	cmp	r3, #1
 8001592:	d007      	beq.n	80015a4 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	681a      	ldr	r2, [r3, #0]
 800159a:	68fb      	ldr	r3, [r7, #12]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	f042 0201 	orr.w	r2, r2, #1
 80015a2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	681a      	ldr	r2, [r3, #0]
 80015aa:	68fb      	ldr	r3, [r7, #12]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80015b2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	2222      	movs	r2, #34	; 0x22
 80015b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80015bc:	68fb      	ldr	r3, [r7, #12]
 80015be:	2240      	movs	r2, #64	; 0x40
 80015c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	2200      	movs	r2, #0
 80015c8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80015ca:	68fb      	ldr	r3, [r7, #12]
 80015cc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80015ce:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80015d0:	68fb      	ldr	r3, [r7, #12]
 80015d2:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80015d4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80015d6:	68fb      	ldr	r3, [r7, #12]
 80015d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80015da:	b29a      	uxth	r2, r3
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	4a62      	ldr	r2, [pc, #392]	; (800176c <HAL_I2C_Mem_Read+0x248>)
 80015e4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80015e6:	88f8      	ldrh	r0, [r7, #6]
 80015e8:	893a      	ldrh	r2, [r7, #8]
 80015ea:	8979      	ldrh	r1, [r7, #10]
 80015ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015ee:	9301      	str	r3, [sp, #4]
 80015f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80015f2:	9300      	str	r3, [sp, #0]
 80015f4:	4603      	mov	r3, r0
 80015f6:	68f8      	ldr	r0, [r7, #12]
 80015f8:	f000 fa92 	bl	8001b20 <I2C_RequestMemoryRead>
 80015fc:	4603      	mov	r3, r0
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d001      	beq.n	8001606 <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 8001602:	2301      	movs	r3, #1
 8001604:	e1ec      	b.n	80019e0 <HAL_I2C_Mem_Read+0x4bc>
    }

    if (hi2c->XferSize == 0U)
 8001606:	68fb      	ldr	r3, [r7, #12]
 8001608:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800160a:	2b00      	cmp	r3, #0
 800160c:	d113      	bne.n	8001636 <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800160e:	2300      	movs	r3, #0
 8001610:	61fb      	str	r3, [r7, #28]
 8001612:	68fb      	ldr	r3, [r7, #12]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	695b      	ldr	r3, [r3, #20]
 8001618:	61fb      	str	r3, [r7, #28]
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	699b      	ldr	r3, [r3, #24]
 8001620:	61fb      	str	r3, [r7, #28]
 8001622:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	681a      	ldr	r2, [r3, #0]
 800162a:	68fb      	ldr	r3, [r7, #12]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001632:	601a      	str	r2, [r3, #0]
 8001634:	e1c0      	b.n	80019b8 <HAL_I2C_Mem_Read+0x494>
    }
    else if (hi2c->XferSize == 1U)
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800163a:	2b01      	cmp	r3, #1
 800163c:	d11e      	bne.n	800167c <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	681a      	ldr	r2, [r3, #0]
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800164c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800164e:	b672      	cpsid	i
}
 8001650:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001652:	2300      	movs	r3, #0
 8001654:	61bb      	str	r3, [r7, #24]
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	695b      	ldr	r3, [r3, #20]
 800165c:	61bb      	str	r3, [r7, #24]
 800165e:	68fb      	ldr	r3, [r7, #12]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	699b      	ldr	r3, [r3, #24]
 8001664:	61bb      	str	r3, [r7, #24]
 8001666:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	681a      	ldr	r2, [r3, #0]
 800166e:	68fb      	ldr	r3, [r7, #12]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001676:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8001678:	b662      	cpsie	i
}
 800167a:	e035      	b.n	80016e8 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001680:	2b02      	cmp	r3, #2
 8001682:	d11e      	bne.n	80016c2 <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	681a      	ldr	r2, [r3, #0]
 800168a:	68fb      	ldr	r3, [r7, #12]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001692:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8001694:	b672      	cpsid	i
}
 8001696:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001698:	2300      	movs	r3, #0
 800169a:	617b      	str	r3, [r7, #20]
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	695b      	ldr	r3, [r3, #20]
 80016a2:	617b      	str	r3, [r7, #20]
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	699b      	ldr	r3, [r3, #24]
 80016aa:	617b      	str	r3, [r7, #20]
 80016ac:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	681a      	ldr	r2, [r3, #0]
 80016b4:	68fb      	ldr	r3, [r7, #12]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80016bc:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80016be:	b662      	cpsie	i
}
 80016c0:	e012      	b.n	80016e8 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80016c2:	68fb      	ldr	r3, [r7, #12]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	681a      	ldr	r2, [r3, #0]
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80016d0:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80016d2:	2300      	movs	r3, #0
 80016d4:	613b      	str	r3, [r7, #16]
 80016d6:	68fb      	ldr	r3, [r7, #12]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	695b      	ldr	r3, [r3, #20]
 80016dc:	613b      	str	r3, [r7, #16]
 80016de:	68fb      	ldr	r3, [r7, #12]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	699b      	ldr	r3, [r3, #24]
 80016e4:	613b      	str	r3, [r7, #16]
 80016e6:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 80016e8:	e166      	b.n	80019b8 <HAL_I2C_Mem_Read+0x494>
    {
      if (hi2c->XferSize <= 3U)
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80016ee:	2b03      	cmp	r3, #3
 80016f0:	f200 811f 	bhi.w	8001932 <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80016f8:	2b01      	cmp	r3, #1
 80016fa:	d123      	bne.n	8001744 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80016fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80016fe:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8001700:	68f8      	ldr	r0, [r7, #12]
 8001702:	f000 fc9f 	bl	8002044 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001706:	4603      	mov	r3, r0
 8001708:	2b00      	cmp	r3, #0
 800170a:	d001      	beq.n	8001710 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 800170c:	2301      	movs	r3, #1
 800170e:	e167      	b.n	80019e0 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	691a      	ldr	r2, [r3, #16]
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800171a:	b2d2      	uxtb	r2, r2
 800171c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001722:	1c5a      	adds	r2, r3, #1
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800172c:	3b01      	subs	r3, #1
 800172e:	b29a      	uxth	r2, r3
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001738:	b29b      	uxth	r3, r3
 800173a:	3b01      	subs	r3, #1
 800173c:	b29a      	uxth	r2, r3
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	855a      	strh	r2, [r3, #42]	; 0x2a
 8001742:	e139      	b.n	80019b8 <HAL_I2C_Mem_Read+0x494>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001748:	2b02      	cmp	r3, #2
 800174a:	d152      	bne.n	80017f2 <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800174c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800174e:	9300      	str	r3, [sp, #0]
 8001750:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001752:	2200      	movs	r2, #0
 8001754:	4906      	ldr	r1, [pc, #24]	; (8001770 <HAL_I2C_Mem_Read+0x24c>)
 8001756:	68f8      	ldr	r0, [r7, #12]
 8001758:	f000 faca 	bl	8001cf0 <I2C_WaitOnFlagUntilTimeout>
 800175c:	4603      	mov	r3, r0
 800175e:	2b00      	cmp	r3, #0
 8001760:	d008      	beq.n	8001774 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 8001762:	2301      	movs	r3, #1
 8001764:	e13c      	b.n	80019e0 <HAL_I2C_Mem_Read+0x4bc>
 8001766:	bf00      	nop
 8001768:	00100002 	.word	0x00100002
 800176c:	ffff0000 	.word	0xffff0000
 8001770:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8001774:	b672      	cpsid	i
}
 8001776:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	681a      	ldr	r2, [r3, #0]
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001786:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	691a      	ldr	r2, [r3, #16]
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001792:	b2d2      	uxtb	r2, r2
 8001794:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800179a:	1c5a      	adds	r2, r3, #1
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80017a4:	3b01      	subs	r3, #1
 80017a6:	b29a      	uxth	r2, r3
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80017b0:	b29b      	uxth	r3, r3
 80017b2:	3b01      	subs	r3, #1
 80017b4:	b29a      	uxth	r2, r3
 80017b6:	68fb      	ldr	r3, [r7, #12]
 80017b8:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80017ba:	b662      	cpsie	i
}
 80017bc:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	691a      	ldr	r2, [r3, #16]
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017c8:	b2d2      	uxtb	r2, r2
 80017ca:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017d0:	1c5a      	adds	r2, r3, #1
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80017da:	3b01      	subs	r3, #1
 80017dc:	b29a      	uxth	r2, r3
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80017e6:	b29b      	uxth	r3, r3
 80017e8:	3b01      	subs	r3, #1
 80017ea:	b29a      	uxth	r2, r3
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	855a      	strh	r2, [r3, #42]	; 0x2a
 80017f0:	e0e2      	b.n	80019b8 <HAL_I2C_Mem_Read+0x494>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80017f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017f4:	9300      	str	r3, [sp, #0]
 80017f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80017f8:	2200      	movs	r2, #0
 80017fa:	497b      	ldr	r1, [pc, #492]	; (80019e8 <HAL_I2C_Mem_Read+0x4c4>)
 80017fc:	68f8      	ldr	r0, [r7, #12]
 80017fe:	f000 fa77 	bl	8001cf0 <I2C_WaitOnFlagUntilTimeout>
 8001802:	4603      	mov	r3, r0
 8001804:	2b00      	cmp	r3, #0
 8001806:	d001      	beq.n	800180c <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8001808:	2301      	movs	r3, #1
 800180a:	e0e9      	b.n	80019e0 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	681a      	ldr	r2, [r3, #0]
 8001812:	68fb      	ldr	r3, [r7, #12]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800181a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800181c:	b672      	cpsid	i
}
 800181e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	691a      	ldr	r2, [r3, #16]
 8001826:	68fb      	ldr	r3, [r7, #12]
 8001828:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800182a:	b2d2      	uxtb	r2, r2
 800182c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800182e:	68fb      	ldr	r3, [r7, #12]
 8001830:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001832:	1c5a      	adds	r2, r3, #1
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001838:	68fb      	ldr	r3, [r7, #12]
 800183a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800183c:	3b01      	subs	r3, #1
 800183e:	b29a      	uxth	r2, r3
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001848:	b29b      	uxth	r3, r3
 800184a:	3b01      	subs	r3, #1
 800184c:	b29a      	uxth	r2, r3
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8001852:	4b66      	ldr	r3, [pc, #408]	; (80019ec <HAL_I2C_Mem_Read+0x4c8>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	08db      	lsrs	r3, r3, #3
 8001858:	4a65      	ldr	r2, [pc, #404]	; (80019f0 <HAL_I2C_Mem_Read+0x4cc>)
 800185a:	fba2 2303 	umull	r2, r3, r2, r3
 800185e:	0a1a      	lsrs	r2, r3, #8
 8001860:	4613      	mov	r3, r2
 8001862:	009b      	lsls	r3, r3, #2
 8001864:	4413      	add	r3, r2
 8001866:	00da      	lsls	r2, r3, #3
 8001868:	1ad3      	subs	r3, r2, r3
 800186a:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 800186c:	6a3b      	ldr	r3, [r7, #32]
 800186e:	3b01      	subs	r3, #1
 8001870:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8001872:	6a3b      	ldr	r3, [r7, #32]
 8001874:	2b00      	cmp	r3, #0
 8001876:	d118      	bne.n	80018aa <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	2200      	movs	r2, #0
 800187c:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	2220      	movs	r2, #32
 8001882:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001886:	68fb      	ldr	r3, [r7, #12]
 8001888:	2200      	movs	r2, #0
 800188a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001892:	f043 0220 	orr.w	r2, r3, #32
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 800189a:	b662      	cpsie	i
}
 800189c:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	2200      	movs	r2, #0
 80018a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 80018a6:	2301      	movs	r3, #1
 80018a8:	e09a      	b.n	80019e0 <HAL_I2C_Mem_Read+0x4bc>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	695b      	ldr	r3, [r3, #20]
 80018b0:	f003 0304 	and.w	r3, r3, #4
 80018b4:	2b04      	cmp	r3, #4
 80018b6:	d1d9      	bne.n	800186c <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	681a      	ldr	r2, [r3, #0]
 80018be:	68fb      	ldr	r3, [r7, #12]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80018c6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	691a      	ldr	r2, [r3, #16]
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018d2:	b2d2      	uxtb	r2, r2
 80018d4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018da:	1c5a      	adds	r2, r3, #1
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80018e4:	3b01      	subs	r3, #1
 80018e6:	b29a      	uxth	r2, r3
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80018f0:	b29b      	uxth	r3, r3
 80018f2:	3b01      	subs	r3, #1
 80018f4:	b29a      	uxth	r2, r3
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80018fa:	b662      	cpsie	i
}
 80018fc:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	691a      	ldr	r2, [r3, #16]
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001908:	b2d2      	uxtb	r2, r2
 800190a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001910:	1c5a      	adds	r2, r3, #1
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800191a:	3b01      	subs	r3, #1
 800191c:	b29a      	uxth	r2, r3
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001926:	b29b      	uxth	r3, r3
 8001928:	3b01      	subs	r3, #1
 800192a:	b29a      	uxth	r2, r3
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8001930:	e042      	b.n	80019b8 <HAL_I2C_Mem_Read+0x494>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001932:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001934:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8001936:	68f8      	ldr	r0, [r7, #12]
 8001938:	f000 fb84 	bl	8002044 <I2C_WaitOnRXNEFlagUntilTimeout>
 800193c:	4603      	mov	r3, r0
 800193e:	2b00      	cmp	r3, #0
 8001940:	d001      	beq.n	8001946 <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 8001942:	2301      	movs	r3, #1
 8001944:	e04c      	b.n	80019e0 <HAL_I2C_Mem_Read+0x4bc>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	691a      	ldr	r2, [r3, #16]
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001950:	b2d2      	uxtb	r2, r2
 8001952:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001958:	1c5a      	adds	r2, r3, #1
 800195a:	68fb      	ldr	r3, [r7, #12]
 800195c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800195e:	68fb      	ldr	r3, [r7, #12]
 8001960:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001962:	3b01      	subs	r3, #1
 8001964:	b29a      	uxth	r2, r3
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800196e:	b29b      	uxth	r3, r3
 8001970:	3b01      	subs	r3, #1
 8001972:	b29a      	uxth	r2, r3
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	695b      	ldr	r3, [r3, #20]
 800197e:	f003 0304 	and.w	r3, r3, #4
 8001982:	2b04      	cmp	r3, #4
 8001984:	d118      	bne.n	80019b8 <HAL_I2C_Mem_Read+0x494>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	691a      	ldr	r2, [r3, #16]
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001990:	b2d2      	uxtb	r2, r2
 8001992:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001998:	1c5a      	adds	r2, r3, #1
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80019a2:	3b01      	subs	r3, #1
 80019a4:	b29a      	uxth	r2, r3
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80019ae:	b29b      	uxth	r3, r3
 80019b0:	3b01      	subs	r3, #1
 80019b2:	b29a      	uxth	r2, r3
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80019bc:	2b00      	cmp	r3, #0
 80019be:	f47f ae94 	bne.w	80016ea <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	2220      	movs	r2, #32
 80019c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	2200      	movs	r2, #0
 80019ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	2200      	movs	r2, #0
 80019d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80019da:	2300      	movs	r3, #0
 80019dc:	e000      	b.n	80019e0 <HAL_I2C_Mem_Read+0x4bc>
  }
  else
  {
    return HAL_BUSY;
 80019de:	2302      	movs	r3, #2
  }
}
 80019e0:	4618      	mov	r0, r3
 80019e2:	3728      	adds	r7, #40	; 0x28
 80019e4:	46bd      	mov	sp, r7
 80019e6:	bd80      	pop	{r7, pc}
 80019e8:	00010004 	.word	0x00010004
 80019ec:	20000000 	.word	0x20000000
 80019f0:	14f8b589 	.word	0x14f8b589

080019f4 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b088      	sub	sp, #32
 80019f8:	af02      	add	r7, sp, #8
 80019fa:	60f8      	str	r0, [r7, #12]
 80019fc:	4608      	mov	r0, r1
 80019fe:	4611      	mov	r1, r2
 8001a00:	461a      	mov	r2, r3
 8001a02:	4603      	mov	r3, r0
 8001a04:	817b      	strh	r3, [r7, #10]
 8001a06:	460b      	mov	r3, r1
 8001a08:	813b      	strh	r3, [r7, #8]
 8001a0a:	4613      	mov	r3, r2
 8001a0c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	681a      	ldr	r2, [r3, #0]
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001a1c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001a1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a20:	9300      	str	r3, [sp, #0]
 8001a22:	6a3b      	ldr	r3, [r7, #32]
 8001a24:	2200      	movs	r2, #0
 8001a26:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001a2a:	68f8      	ldr	r0, [r7, #12]
 8001a2c:	f000 f960 	bl	8001cf0 <I2C_WaitOnFlagUntilTimeout>
 8001a30:	4603      	mov	r3, r0
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d00d      	beq.n	8001a52 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a40:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001a44:	d103      	bne.n	8001a4e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001a4c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8001a4e:	2303      	movs	r3, #3
 8001a50:	e05f      	b.n	8001b12 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001a52:	897b      	ldrh	r3, [r7, #10]
 8001a54:	b2db      	uxtb	r3, r3
 8001a56:	461a      	mov	r2, r3
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8001a60:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001a62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a64:	6a3a      	ldr	r2, [r7, #32]
 8001a66:	492d      	ldr	r1, [pc, #180]	; (8001b1c <I2C_RequestMemoryWrite+0x128>)
 8001a68:	68f8      	ldr	r0, [r7, #12]
 8001a6a:	f000 f9bb 	bl	8001de4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001a6e:	4603      	mov	r3, r0
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d001      	beq.n	8001a78 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8001a74:	2301      	movs	r3, #1
 8001a76:	e04c      	b.n	8001b12 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001a78:	2300      	movs	r3, #0
 8001a7a:	617b      	str	r3, [r7, #20]
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	695b      	ldr	r3, [r3, #20]
 8001a82:	617b      	str	r3, [r7, #20]
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	699b      	ldr	r3, [r3, #24]
 8001a8a:	617b      	str	r3, [r7, #20]
 8001a8c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001a8e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001a90:	6a39      	ldr	r1, [r7, #32]
 8001a92:	68f8      	ldr	r0, [r7, #12]
 8001a94:	f000 fa46 	bl	8001f24 <I2C_WaitOnTXEFlagUntilTimeout>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d00d      	beq.n	8001aba <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aa2:	2b04      	cmp	r3, #4
 8001aa4:	d107      	bne.n	8001ab6 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	681a      	ldr	r2, [r3, #0]
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001ab4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8001ab6:	2301      	movs	r3, #1
 8001ab8:	e02b      	b.n	8001b12 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001aba:	88fb      	ldrh	r3, [r7, #6]
 8001abc:	2b01      	cmp	r3, #1
 8001abe:	d105      	bne.n	8001acc <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8001ac0:	893b      	ldrh	r3, [r7, #8]
 8001ac2:	b2da      	uxtb	r2, r3
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	611a      	str	r2, [r3, #16]
 8001aca:	e021      	b.n	8001b10 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8001acc:	893b      	ldrh	r3, [r7, #8]
 8001ace:	0a1b      	lsrs	r3, r3, #8
 8001ad0:	b29b      	uxth	r3, r3
 8001ad2:	b2da      	uxtb	r2, r3
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001ada:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001adc:	6a39      	ldr	r1, [r7, #32]
 8001ade:	68f8      	ldr	r0, [r7, #12]
 8001ae0:	f000 fa20 	bl	8001f24 <I2C_WaitOnTXEFlagUntilTimeout>
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d00d      	beq.n	8001b06 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001aea:	68fb      	ldr	r3, [r7, #12]
 8001aec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aee:	2b04      	cmp	r3, #4
 8001af0:	d107      	bne.n	8001b02 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	681a      	ldr	r2, [r3, #0]
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001b00:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8001b02:	2301      	movs	r3, #1
 8001b04:	e005      	b.n	8001b12 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8001b06:	893b      	ldrh	r3, [r7, #8]
 8001b08:	b2da      	uxtb	r2, r3
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8001b10:	2300      	movs	r3, #0
}
 8001b12:	4618      	mov	r0, r3
 8001b14:	3718      	adds	r7, #24
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bd80      	pop	{r7, pc}
 8001b1a:	bf00      	nop
 8001b1c:	00010002 	.word	0x00010002

08001b20 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b088      	sub	sp, #32
 8001b24:	af02      	add	r7, sp, #8
 8001b26:	60f8      	str	r0, [r7, #12]
 8001b28:	4608      	mov	r0, r1
 8001b2a:	4611      	mov	r1, r2
 8001b2c:	461a      	mov	r2, r3
 8001b2e:	4603      	mov	r3, r0
 8001b30:	817b      	strh	r3, [r7, #10]
 8001b32:	460b      	mov	r3, r1
 8001b34:	813b      	strh	r3, [r7, #8]
 8001b36:	4613      	mov	r3, r2
 8001b38:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	681a      	ldr	r2, [r3, #0]
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001b48:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	681a      	ldr	r2, [r3, #0]
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001b58:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001b5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b5c:	9300      	str	r3, [sp, #0]
 8001b5e:	6a3b      	ldr	r3, [r7, #32]
 8001b60:	2200      	movs	r2, #0
 8001b62:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001b66:	68f8      	ldr	r0, [r7, #12]
 8001b68:	f000 f8c2 	bl	8001cf0 <I2C_WaitOnFlagUntilTimeout>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d00d      	beq.n	8001b8e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b7c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001b80:	d103      	bne.n	8001b8a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001b88:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8001b8a:	2303      	movs	r3, #3
 8001b8c:	e0aa      	b.n	8001ce4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001b8e:	897b      	ldrh	r3, [r7, #10]
 8001b90:	b2db      	uxtb	r3, r3
 8001b92:	461a      	mov	r2, r3
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8001b9c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001b9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ba0:	6a3a      	ldr	r2, [r7, #32]
 8001ba2:	4952      	ldr	r1, [pc, #328]	; (8001cec <I2C_RequestMemoryRead+0x1cc>)
 8001ba4:	68f8      	ldr	r0, [r7, #12]
 8001ba6:	f000 f91d 	bl	8001de4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001baa:	4603      	mov	r3, r0
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d001      	beq.n	8001bb4 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8001bb0:	2301      	movs	r3, #1
 8001bb2:	e097      	b.n	8001ce4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	617b      	str	r3, [r7, #20]
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	695b      	ldr	r3, [r3, #20]
 8001bbe:	617b      	str	r3, [r7, #20]
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	699b      	ldr	r3, [r3, #24]
 8001bc6:	617b      	str	r3, [r7, #20]
 8001bc8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001bca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001bcc:	6a39      	ldr	r1, [r7, #32]
 8001bce:	68f8      	ldr	r0, [r7, #12]
 8001bd0:	f000 f9a8 	bl	8001f24 <I2C_WaitOnTXEFlagUntilTimeout>
 8001bd4:	4603      	mov	r3, r0
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d00d      	beq.n	8001bf6 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bde:	2b04      	cmp	r3, #4
 8001be0:	d107      	bne.n	8001bf2 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	681a      	ldr	r2, [r3, #0]
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001bf0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8001bf2:	2301      	movs	r3, #1
 8001bf4:	e076      	b.n	8001ce4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001bf6:	88fb      	ldrh	r3, [r7, #6]
 8001bf8:	2b01      	cmp	r3, #1
 8001bfa:	d105      	bne.n	8001c08 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8001bfc:	893b      	ldrh	r3, [r7, #8]
 8001bfe:	b2da      	uxtb	r2, r3
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	611a      	str	r2, [r3, #16]
 8001c06:	e021      	b.n	8001c4c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8001c08:	893b      	ldrh	r3, [r7, #8]
 8001c0a:	0a1b      	lsrs	r3, r3, #8
 8001c0c:	b29b      	uxth	r3, r3
 8001c0e:	b2da      	uxtb	r2, r3
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001c16:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001c18:	6a39      	ldr	r1, [r7, #32]
 8001c1a:	68f8      	ldr	r0, [r7, #12]
 8001c1c:	f000 f982 	bl	8001f24 <I2C_WaitOnTXEFlagUntilTimeout>
 8001c20:	4603      	mov	r3, r0
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d00d      	beq.n	8001c42 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c2a:	2b04      	cmp	r3, #4
 8001c2c:	d107      	bne.n	8001c3e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	681a      	ldr	r2, [r3, #0]
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001c3c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8001c3e:	2301      	movs	r3, #1
 8001c40:	e050      	b.n	8001ce4 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8001c42:	893b      	ldrh	r3, [r7, #8]
 8001c44:	b2da      	uxtb	r2, r3
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001c4c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001c4e:	6a39      	ldr	r1, [r7, #32]
 8001c50:	68f8      	ldr	r0, [r7, #12]
 8001c52:	f000 f967 	bl	8001f24 <I2C_WaitOnTXEFlagUntilTimeout>
 8001c56:	4603      	mov	r3, r0
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d00d      	beq.n	8001c78 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c60:	2b04      	cmp	r3, #4
 8001c62:	d107      	bne.n	8001c74 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	681a      	ldr	r2, [r3, #0]
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001c72:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8001c74:	2301      	movs	r3, #1
 8001c76:	e035      	b.n	8001ce4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	681a      	ldr	r2, [r3, #0]
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001c86:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001c88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c8a:	9300      	str	r3, [sp, #0]
 8001c8c:	6a3b      	ldr	r3, [r7, #32]
 8001c8e:	2200      	movs	r2, #0
 8001c90:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001c94:	68f8      	ldr	r0, [r7, #12]
 8001c96:	f000 f82b 	bl	8001cf0 <I2C_WaitOnFlagUntilTimeout>
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d00d      	beq.n	8001cbc <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001caa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001cae:	d103      	bne.n	8001cb8 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001cb6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8001cb8:	2303      	movs	r3, #3
 8001cba:	e013      	b.n	8001ce4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8001cbc:	897b      	ldrh	r3, [r7, #10]
 8001cbe:	b2db      	uxtb	r3, r3
 8001cc0:	f043 0301 	orr.w	r3, r3, #1
 8001cc4:	b2da      	uxtb	r2, r3
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001ccc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cce:	6a3a      	ldr	r2, [r7, #32]
 8001cd0:	4906      	ldr	r1, [pc, #24]	; (8001cec <I2C_RequestMemoryRead+0x1cc>)
 8001cd2:	68f8      	ldr	r0, [r7, #12]
 8001cd4:	f000 f886 	bl	8001de4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001cd8:	4603      	mov	r3, r0
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d001      	beq.n	8001ce2 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8001cde:	2301      	movs	r3, #1
 8001ce0:	e000      	b.n	8001ce4 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8001ce2:	2300      	movs	r3, #0
}
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	3718      	adds	r7, #24
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	bd80      	pop	{r7, pc}
 8001cec:	00010002 	.word	0x00010002

08001cf0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b084      	sub	sp, #16
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	60f8      	str	r0, [r7, #12]
 8001cf8:	60b9      	str	r1, [r7, #8]
 8001cfa:	603b      	str	r3, [r7, #0]
 8001cfc:	4613      	mov	r3, r2
 8001cfe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001d00:	e048      	b.n	8001d94 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001d02:	683b      	ldr	r3, [r7, #0]
 8001d04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d08:	d044      	beq.n	8001d94 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001d0a:	f7fe fe5b 	bl	80009c4 <HAL_GetTick>
 8001d0e:	4602      	mov	r2, r0
 8001d10:	69bb      	ldr	r3, [r7, #24]
 8001d12:	1ad3      	subs	r3, r2, r3
 8001d14:	683a      	ldr	r2, [r7, #0]
 8001d16:	429a      	cmp	r2, r3
 8001d18:	d302      	bcc.n	8001d20 <I2C_WaitOnFlagUntilTimeout+0x30>
 8001d1a:	683b      	ldr	r3, [r7, #0]
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d139      	bne.n	8001d94 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8001d20:	68bb      	ldr	r3, [r7, #8]
 8001d22:	0c1b      	lsrs	r3, r3, #16
 8001d24:	b2db      	uxtb	r3, r3
 8001d26:	2b01      	cmp	r3, #1
 8001d28:	d10d      	bne.n	8001d46 <I2C_WaitOnFlagUntilTimeout+0x56>
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	695b      	ldr	r3, [r3, #20]
 8001d30:	43da      	mvns	r2, r3
 8001d32:	68bb      	ldr	r3, [r7, #8]
 8001d34:	4013      	ands	r3, r2
 8001d36:	b29b      	uxth	r3, r3
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	bf0c      	ite	eq
 8001d3c:	2301      	moveq	r3, #1
 8001d3e:	2300      	movne	r3, #0
 8001d40:	b2db      	uxtb	r3, r3
 8001d42:	461a      	mov	r2, r3
 8001d44:	e00c      	b.n	8001d60 <I2C_WaitOnFlagUntilTimeout+0x70>
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	699b      	ldr	r3, [r3, #24]
 8001d4c:	43da      	mvns	r2, r3
 8001d4e:	68bb      	ldr	r3, [r7, #8]
 8001d50:	4013      	ands	r3, r2
 8001d52:	b29b      	uxth	r3, r3
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	bf0c      	ite	eq
 8001d58:	2301      	moveq	r3, #1
 8001d5a:	2300      	movne	r3, #0
 8001d5c:	b2db      	uxtb	r3, r3
 8001d5e:	461a      	mov	r2, r3
 8001d60:	79fb      	ldrb	r3, [r7, #7]
 8001d62:	429a      	cmp	r2, r3
 8001d64:	d116      	bne.n	8001d94 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	2200      	movs	r2, #0
 8001d6a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	2220      	movs	r2, #32
 8001d70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	2200      	movs	r2, #0
 8001d78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d80:	f043 0220 	orr.w	r2, r3, #32
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8001d90:	2301      	movs	r3, #1
 8001d92:	e023      	b.n	8001ddc <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001d94:	68bb      	ldr	r3, [r7, #8]
 8001d96:	0c1b      	lsrs	r3, r3, #16
 8001d98:	b2db      	uxtb	r3, r3
 8001d9a:	2b01      	cmp	r3, #1
 8001d9c:	d10d      	bne.n	8001dba <I2C_WaitOnFlagUntilTimeout+0xca>
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	695b      	ldr	r3, [r3, #20]
 8001da4:	43da      	mvns	r2, r3
 8001da6:	68bb      	ldr	r3, [r7, #8]
 8001da8:	4013      	ands	r3, r2
 8001daa:	b29b      	uxth	r3, r3
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	bf0c      	ite	eq
 8001db0:	2301      	moveq	r3, #1
 8001db2:	2300      	movne	r3, #0
 8001db4:	b2db      	uxtb	r3, r3
 8001db6:	461a      	mov	r2, r3
 8001db8:	e00c      	b.n	8001dd4 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	699b      	ldr	r3, [r3, #24]
 8001dc0:	43da      	mvns	r2, r3
 8001dc2:	68bb      	ldr	r3, [r7, #8]
 8001dc4:	4013      	ands	r3, r2
 8001dc6:	b29b      	uxth	r3, r3
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	bf0c      	ite	eq
 8001dcc:	2301      	moveq	r3, #1
 8001dce:	2300      	movne	r3, #0
 8001dd0:	b2db      	uxtb	r3, r3
 8001dd2:	461a      	mov	r2, r3
 8001dd4:	79fb      	ldrb	r3, [r7, #7]
 8001dd6:	429a      	cmp	r2, r3
 8001dd8:	d093      	beq.n	8001d02 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001dda:	2300      	movs	r3, #0
}
 8001ddc:	4618      	mov	r0, r3
 8001dde:	3710      	adds	r7, #16
 8001de0:	46bd      	mov	sp, r7
 8001de2:	bd80      	pop	{r7, pc}

08001de4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b084      	sub	sp, #16
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	60f8      	str	r0, [r7, #12]
 8001dec:	60b9      	str	r1, [r7, #8]
 8001dee:	607a      	str	r2, [r7, #4]
 8001df0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001df2:	e071      	b.n	8001ed8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	695b      	ldr	r3, [r3, #20]
 8001dfa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001dfe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001e02:	d123      	bne.n	8001e4c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	681a      	ldr	r2, [r3, #0]
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001e12:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8001e1c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	2200      	movs	r2, #0
 8001e22:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	2220      	movs	r2, #32
 8001e28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	2200      	movs	r2, #0
 8001e30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e38:	f043 0204 	orr.w	r2, r3, #4
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	2200      	movs	r2, #0
 8001e44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8001e48:	2301      	movs	r3, #1
 8001e4a:	e067      	b.n	8001f1c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e52:	d041      	beq.n	8001ed8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001e54:	f7fe fdb6 	bl	80009c4 <HAL_GetTick>
 8001e58:	4602      	mov	r2, r0
 8001e5a:	683b      	ldr	r3, [r7, #0]
 8001e5c:	1ad3      	subs	r3, r2, r3
 8001e5e:	687a      	ldr	r2, [r7, #4]
 8001e60:	429a      	cmp	r2, r3
 8001e62:	d302      	bcc.n	8001e6a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d136      	bne.n	8001ed8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8001e6a:	68bb      	ldr	r3, [r7, #8]
 8001e6c:	0c1b      	lsrs	r3, r3, #16
 8001e6e:	b2db      	uxtb	r3, r3
 8001e70:	2b01      	cmp	r3, #1
 8001e72:	d10c      	bne.n	8001e8e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	695b      	ldr	r3, [r3, #20]
 8001e7a:	43da      	mvns	r2, r3
 8001e7c:	68bb      	ldr	r3, [r7, #8]
 8001e7e:	4013      	ands	r3, r2
 8001e80:	b29b      	uxth	r3, r3
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	bf14      	ite	ne
 8001e86:	2301      	movne	r3, #1
 8001e88:	2300      	moveq	r3, #0
 8001e8a:	b2db      	uxtb	r3, r3
 8001e8c:	e00b      	b.n	8001ea6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	699b      	ldr	r3, [r3, #24]
 8001e94:	43da      	mvns	r2, r3
 8001e96:	68bb      	ldr	r3, [r7, #8]
 8001e98:	4013      	ands	r3, r2
 8001e9a:	b29b      	uxth	r3, r3
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	bf14      	ite	ne
 8001ea0:	2301      	movne	r3, #1
 8001ea2:	2300      	moveq	r3, #0
 8001ea4:	b2db      	uxtb	r3, r3
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d016      	beq.n	8001ed8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	2200      	movs	r2, #0
 8001eae:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	2220      	movs	r2, #32
 8001eb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	2200      	movs	r2, #0
 8001ebc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ec4:	f043 0220 	orr.w	r2, r3, #32
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	2200      	movs	r2, #0
 8001ed0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8001ed4:	2301      	movs	r3, #1
 8001ed6:	e021      	b.n	8001f1c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001ed8:	68bb      	ldr	r3, [r7, #8]
 8001eda:	0c1b      	lsrs	r3, r3, #16
 8001edc:	b2db      	uxtb	r3, r3
 8001ede:	2b01      	cmp	r3, #1
 8001ee0:	d10c      	bne.n	8001efc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	695b      	ldr	r3, [r3, #20]
 8001ee8:	43da      	mvns	r2, r3
 8001eea:	68bb      	ldr	r3, [r7, #8]
 8001eec:	4013      	ands	r3, r2
 8001eee:	b29b      	uxth	r3, r3
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	bf14      	ite	ne
 8001ef4:	2301      	movne	r3, #1
 8001ef6:	2300      	moveq	r3, #0
 8001ef8:	b2db      	uxtb	r3, r3
 8001efa:	e00b      	b.n	8001f14 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	699b      	ldr	r3, [r3, #24]
 8001f02:	43da      	mvns	r2, r3
 8001f04:	68bb      	ldr	r3, [r7, #8]
 8001f06:	4013      	ands	r3, r2
 8001f08:	b29b      	uxth	r3, r3
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	bf14      	ite	ne
 8001f0e:	2301      	movne	r3, #1
 8001f10:	2300      	moveq	r3, #0
 8001f12:	b2db      	uxtb	r3, r3
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	f47f af6d 	bne.w	8001df4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8001f1a:	2300      	movs	r3, #0
}
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	3710      	adds	r7, #16
 8001f20:	46bd      	mov	sp, r7
 8001f22:	bd80      	pop	{r7, pc}

08001f24 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b084      	sub	sp, #16
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	60f8      	str	r0, [r7, #12]
 8001f2c:	60b9      	str	r1, [r7, #8]
 8001f2e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001f30:	e034      	b.n	8001f9c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001f32:	68f8      	ldr	r0, [r7, #12]
 8001f34:	f000 f8e3 	bl	80020fe <I2C_IsAcknowledgeFailed>
 8001f38:	4603      	mov	r3, r0
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d001      	beq.n	8001f42 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8001f3e:	2301      	movs	r3, #1
 8001f40:	e034      	b.n	8001fac <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001f42:	68bb      	ldr	r3, [r7, #8]
 8001f44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f48:	d028      	beq.n	8001f9c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001f4a:	f7fe fd3b 	bl	80009c4 <HAL_GetTick>
 8001f4e:	4602      	mov	r2, r0
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	1ad3      	subs	r3, r2, r3
 8001f54:	68ba      	ldr	r2, [r7, #8]
 8001f56:	429a      	cmp	r2, r3
 8001f58:	d302      	bcc.n	8001f60 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8001f5a:	68bb      	ldr	r3, [r7, #8]
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d11d      	bne.n	8001f9c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	695b      	ldr	r3, [r3, #20]
 8001f66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f6a:	2b80      	cmp	r3, #128	; 0x80
 8001f6c:	d016      	beq.n	8001f9c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	2200      	movs	r2, #0
 8001f72:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	2220      	movs	r2, #32
 8001f78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	2200      	movs	r2, #0
 8001f80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f88:	f043 0220 	orr.w	r2, r3, #32
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	2200      	movs	r2, #0
 8001f94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8001f98:	2301      	movs	r3, #1
 8001f9a:	e007      	b.n	8001fac <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	695b      	ldr	r3, [r3, #20]
 8001fa2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001fa6:	2b80      	cmp	r3, #128	; 0x80
 8001fa8:	d1c3      	bne.n	8001f32 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8001faa:	2300      	movs	r3, #0
}
 8001fac:	4618      	mov	r0, r3
 8001fae:	3710      	adds	r7, #16
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	bd80      	pop	{r7, pc}

08001fb4 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b084      	sub	sp, #16
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	60f8      	str	r0, [r7, #12]
 8001fbc:	60b9      	str	r1, [r7, #8]
 8001fbe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8001fc0:	e034      	b.n	800202c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001fc2:	68f8      	ldr	r0, [r7, #12]
 8001fc4:	f000 f89b 	bl	80020fe <I2C_IsAcknowledgeFailed>
 8001fc8:	4603      	mov	r3, r0
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d001      	beq.n	8001fd2 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8001fce:	2301      	movs	r3, #1
 8001fd0:	e034      	b.n	800203c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001fd2:	68bb      	ldr	r3, [r7, #8]
 8001fd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fd8:	d028      	beq.n	800202c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001fda:	f7fe fcf3 	bl	80009c4 <HAL_GetTick>
 8001fde:	4602      	mov	r2, r0
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	1ad3      	subs	r3, r2, r3
 8001fe4:	68ba      	ldr	r2, [r7, #8]
 8001fe6:	429a      	cmp	r2, r3
 8001fe8:	d302      	bcc.n	8001ff0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8001fea:	68bb      	ldr	r3, [r7, #8]
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d11d      	bne.n	800202c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	695b      	ldr	r3, [r3, #20]
 8001ff6:	f003 0304 	and.w	r3, r3, #4
 8001ffa:	2b04      	cmp	r3, #4
 8001ffc:	d016      	beq.n	800202c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	2200      	movs	r2, #0
 8002002:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	2220      	movs	r2, #32
 8002008:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	2200      	movs	r2, #0
 8002010:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002018:	f043 0220 	orr.w	r2, r3, #32
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	2200      	movs	r2, #0
 8002024:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002028:	2301      	movs	r3, #1
 800202a:	e007      	b.n	800203c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	695b      	ldr	r3, [r3, #20]
 8002032:	f003 0304 	and.w	r3, r3, #4
 8002036:	2b04      	cmp	r3, #4
 8002038:	d1c3      	bne.n	8001fc2 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800203a:	2300      	movs	r3, #0
}
 800203c:	4618      	mov	r0, r3
 800203e:	3710      	adds	r7, #16
 8002040:	46bd      	mov	sp, r7
 8002042:	bd80      	pop	{r7, pc}

08002044 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	b084      	sub	sp, #16
 8002048:	af00      	add	r7, sp, #0
 800204a:	60f8      	str	r0, [r7, #12]
 800204c:	60b9      	str	r1, [r7, #8]
 800204e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002050:	e049      	b.n	80020e6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	695b      	ldr	r3, [r3, #20]
 8002058:	f003 0310 	and.w	r3, r3, #16
 800205c:	2b10      	cmp	r3, #16
 800205e:	d119      	bne.n	8002094 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	f06f 0210 	mvn.w	r2, #16
 8002068:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	2200      	movs	r2, #0
 800206e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	2220      	movs	r2, #32
 8002074:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	2200      	movs	r2, #0
 800207c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	2200      	movs	r2, #0
 800208c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002090:	2301      	movs	r3, #1
 8002092:	e030      	b.n	80020f6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002094:	f7fe fc96 	bl	80009c4 <HAL_GetTick>
 8002098:	4602      	mov	r2, r0
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	1ad3      	subs	r3, r2, r3
 800209e:	68ba      	ldr	r2, [r7, #8]
 80020a0:	429a      	cmp	r2, r3
 80020a2:	d302      	bcc.n	80020aa <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80020a4:	68bb      	ldr	r3, [r7, #8]
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d11d      	bne.n	80020e6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	695b      	ldr	r3, [r3, #20]
 80020b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80020b4:	2b40      	cmp	r3, #64	; 0x40
 80020b6:	d016      	beq.n	80020e6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	2200      	movs	r2, #0
 80020bc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	2220      	movs	r2, #32
 80020c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	2200      	movs	r2, #0
 80020ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020d2:	f043 0220 	orr.w	r2, r3, #32
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	2200      	movs	r2, #0
 80020de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80020e2:	2301      	movs	r3, #1
 80020e4:	e007      	b.n	80020f6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	695b      	ldr	r3, [r3, #20]
 80020ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80020f0:	2b40      	cmp	r3, #64	; 0x40
 80020f2:	d1ae      	bne.n	8002052 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80020f4:	2300      	movs	r3, #0
}
 80020f6:	4618      	mov	r0, r3
 80020f8:	3710      	adds	r7, #16
 80020fa:	46bd      	mov	sp, r7
 80020fc:	bd80      	pop	{r7, pc}

080020fe <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80020fe:	b480      	push	{r7}
 8002100:	b083      	sub	sp, #12
 8002102:	af00      	add	r7, sp, #0
 8002104:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	695b      	ldr	r3, [r3, #20]
 800210c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002110:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002114:	d11b      	bne.n	800214e <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800211e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	2200      	movs	r2, #0
 8002124:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	2220      	movs	r2, #32
 800212a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	2200      	movs	r2, #0
 8002132:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800213a:	f043 0204 	orr.w	r2, r3, #4
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	2200      	movs	r2, #0
 8002146:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800214a:	2301      	movs	r3, #1
 800214c:	e000      	b.n	8002150 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800214e:	2300      	movs	r3, #0
}
 8002150:	4618      	mov	r0, r3
 8002152:	370c      	adds	r7, #12
 8002154:	46bd      	mov	sp, r7
 8002156:	bc80      	pop	{r7}
 8002158:	4770      	bx	lr
	...

0800215c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b086      	sub	sp, #24
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	2b00      	cmp	r3, #0
 8002168:	d101      	bne.n	800216e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800216a:	2301      	movs	r3, #1
 800216c:	e272      	b.n	8002654 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	f003 0301 	and.w	r3, r3, #1
 8002176:	2b00      	cmp	r3, #0
 8002178:	f000 8087 	beq.w	800228a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800217c:	4b92      	ldr	r3, [pc, #584]	; (80023c8 <HAL_RCC_OscConfig+0x26c>)
 800217e:	685b      	ldr	r3, [r3, #4]
 8002180:	f003 030c 	and.w	r3, r3, #12
 8002184:	2b04      	cmp	r3, #4
 8002186:	d00c      	beq.n	80021a2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002188:	4b8f      	ldr	r3, [pc, #572]	; (80023c8 <HAL_RCC_OscConfig+0x26c>)
 800218a:	685b      	ldr	r3, [r3, #4]
 800218c:	f003 030c 	and.w	r3, r3, #12
 8002190:	2b08      	cmp	r3, #8
 8002192:	d112      	bne.n	80021ba <HAL_RCC_OscConfig+0x5e>
 8002194:	4b8c      	ldr	r3, [pc, #560]	; (80023c8 <HAL_RCC_OscConfig+0x26c>)
 8002196:	685b      	ldr	r3, [r3, #4]
 8002198:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800219c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80021a0:	d10b      	bne.n	80021ba <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021a2:	4b89      	ldr	r3, [pc, #548]	; (80023c8 <HAL_RCC_OscConfig+0x26c>)
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d06c      	beq.n	8002288 <HAL_RCC_OscConfig+0x12c>
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	685b      	ldr	r3, [r3, #4]
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d168      	bne.n	8002288 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80021b6:	2301      	movs	r3, #1
 80021b8:	e24c      	b.n	8002654 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	685b      	ldr	r3, [r3, #4]
 80021be:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80021c2:	d106      	bne.n	80021d2 <HAL_RCC_OscConfig+0x76>
 80021c4:	4b80      	ldr	r3, [pc, #512]	; (80023c8 <HAL_RCC_OscConfig+0x26c>)
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	4a7f      	ldr	r2, [pc, #508]	; (80023c8 <HAL_RCC_OscConfig+0x26c>)
 80021ca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021ce:	6013      	str	r3, [r2, #0]
 80021d0:	e02e      	b.n	8002230 <HAL_RCC_OscConfig+0xd4>
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	685b      	ldr	r3, [r3, #4]
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d10c      	bne.n	80021f4 <HAL_RCC_OscConfig+0x98>
 80021da:	4b7b      	ldr	r3, [pc, #492]	; (80023c8 <HAL_RCC_OscConfig+0x26c>)
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	4a7a      	ldr	r2, [pc, #488]	; (80023c8 <HAL_RCC_OscConfig+0x26c>)
 80021e0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80021e4:	6013      	str	r3, [r2, #0]
 80021e6:	4b78      	ldr	r3, [pc, #480]	; (80023c8 <HAL_RCC_OscConfig+0x26c>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	4a77      	ldr	r2, [pc, #476]	; (80023c8 <HAL_RCC_OscConfig+0x26c>)
 80021ec:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80021f0:	6013      	str	r3, [r2, #0]
 80021f2:	e01d      	b.n	8002230 <HAL_RCC_OscConfig+0xd4>
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	685b      	ldr	r3, [r3, #4]
 80021f8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80021fc:	d10c      	bne.n	8002218 <HAL_RCC_OscConfig+0xbc>
 80021fe:	4b72      	ldr	r3, [pc, #456]	; (80023c8 <HAL_RCC_OscConfig+0x26c>)
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	4a71      	ldr	r2, [pc, #452]	; (80023c8 <HAL_RCC_OscConfig+0x26c>)
 8002204:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002208:	6013      	str	r3, [r2, #0]
 800220a:	4b6f      	ldr	r3, [pc, #444]	; (80023c8 <HAL_RCC_OscConfig+0x26c>)
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	4a6e      	ldr	r2, [pc, #440]	; (80023c8 <HAL_RCC_OscConfig+0x26c>)
 8002210:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002214:	6013      	str	r3, [r2, #0]
 8002216:	e00b      	b.n	8002230 <HAL_RCC_OscConfig+0xd4>
 8002218:	4b6b      	ldr	r3, [pc, #428]	; (80023c8 <HAL_RCC_OscConfig+0x26c>)
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	4a6a      	ldr	r2, [pc, #424]	; (80023c8 <HAL_RCC_OscConfig+0x26c>)
 800221e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002222:	6013      	str	r3, [r2, #0]
 8002224:	4b68      	ldr	r3, [pc, #416]	; (80023c8 <HAL_RCC_OscConfig+0x26c>)
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	4a67      	ldr	r2, [pc, #412]	; (80023c8 <HAL_RCC_OscConfig+0x26c>)
 800222a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800222e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	685b      	ldr	r3, [r3, #4]
 8002234:	2b00      	cmp	r3, #0
 8002236:	d013      	beq.n	8002260 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002238:	f7fe fbc4 	bl	80009c4 <HAL_GetTick>
 800223c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800223e:	e008      	b.n	8002252 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002240:	f7fe fbc0 	bl	80009c4 <HAL_GetTick>
 8002244:	4602      	mov	r2, r0
 8002246:	693b      	ldr	r3, [r7, #16]
 8002248:	1ad3      	subs	r3, r2, r3
 800224a:	2b64      	cmp	r3, #100	; 0x64
 800224c:	d901      	bls.n	8002252 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800224e:	2303      	movs	r3, #3
 8002250:	e200      	b.n	8002654 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002252:	4b5d      	ldr	r3, [pc, #372]	; (80023c8 <HAL_RCC_OscConfig+0x26c>)
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800225a:	2b00      	cmp	r3, #0
 800225c:	d0f0      	beq.n	8002240 <HAL_RCC_OscConfig+0xe4>
 800225e:	e014      	b.n	800228a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002260:	f7fe fbb0 	bl	80009c4 <HAL_GetTick>
 8002264:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002266:	e008      	b.n	800227a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002268:	f7fe fbac 	bl	80009c4 <HAL_GetTick>
 800226c:	4602      	mov	r2, r0
 800226e:	693b      	ldr	r3, [r7, #16]
 8002270:	1ad3      	subs	r3, r2, r3
 8002272:	2b64      	cmp	r3, #100	; 0x64
 8002274:	d901      	bls.n	800227a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002276:	2303      	movs	r3, #3
 8002278:	e1ec      	b.n	8002654 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800227a:	4b53      	ldr	r3, [pc, #332]	; (80023c8 <HAL_RCC_OscConfig+0x26c>)
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002282:	2b00      	cmp	r3, #0
 8002284:	d1f0      	bne.n	8002268 <HAL_RCC_OscConfig+0x10c>
 8002286:	e000      	b.n	800228a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002288:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	f003 0302 	and.w	r3, r3, #2
 8002292:	2b00      	cmp	r3, #0
 8002294:	d063      	beq.n	800235e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002296:	4b4c      	ldr	r3, [pc, #304]	; (80023c8 <HAL_RCC_OscConfig+0x26c>)
 8002298:	685b      	ldr	r3, [r3, #4]
 800229a:	f003 030c 	and.w	r3, r3, #12
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d00b      	beq.n	80022ba <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80022a2:	4b49      	ldr	r3, [pc, #292]	; (80023c8 <HAL_RCC_OscConfig+0x26c>)
 80022a4:	685b      	ldr	r3, [r3, #4]
 80022a6:	f003 030c 	and.w	r3, r3, #12
 80022aa:	2b08      	cmp	r3, #8
 80022ac:	d11c      	bne.n	80022e8 <HAL_RCC_OscConfig+0x18c>
 80022ae:	4b46      	ldr	r3, [pc, #280]	; (80023c8 <HAL_RCC_OscConfig+0x26c>)
 80022b0:	685b      	ldr	r3, [r3, #4]
 80022b2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d116      	bne.n	80022e8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022ba:	4b43      	ldr	r3, [pc, #268]	; (80023c8 <HAL_RCC_OscConfig+0x26c>)
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	f003 0302 	and.w	r3, r3, #2
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d005      	beq.n	80022d2 <HAL_RCC_OscConfig+0x176>
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	691b      	ldr	r3, [r3, #16]
 80022ca:	2b01      	cmp	r3, #1
 80022cc:	d001      	beq.n	80022d2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80022ce:	2301      	movs	r3, #1
 80022d0:	e1c0      	b.n	8002654 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022d2:	4b3d      	ldr	r3, [pc, #244]	; (80023c8 <HAL_RCC_OscConfig+0x26c>)
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	695b      	ldr	r3, [r3, #20]
 80022de:	00db      	lsls	r3, r3, #3
 80022e0:	4939      	ldr	r1, [pc, #228]	; (80023c8 <HAL_RCC_OscConfig+0x26c>)
 80022e2:	4313      	orrs	r3, r2
 80022e4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022e6:	e03a      	b.n	800235e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	691b      	ldr	r3, [r3, #16]
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d020      	beq.n	8002332 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80022f0:	4b36      	ldr	r3, [pc, #216]	; (80023cc <HAL_RCC_OscConfig+0x270>)
 80022f2:	2201      	movs	r2, #1
 80022f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022f6:	f7fe fb65 	bl	80009c4 <HAL_GetTick>
 80022fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022fc:	e008      	b.n	8002310 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80022fe:	f7fe fb61 	bl	80009c4 <HAL_GetTick>
 8002302:	4602      	mov	r2, r0
 8002304:	693b      	ldr	r3, [r7, #16]
 8002306:	1ad3      	subs	r3, r2, r3
 8002308:	2b02      	cmp	r3, #2
 800230a:	d901      	bls.n	8002310 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800230c:	2303      	movs	r3, #3
 800230e:	e1a1      	b.n	8002654 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002310:	4b2d      	ldr	r3, [pc, #180]	; (80023c8 <HAL_RCC_OscConfig+0x26c>)
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	f003 0302 	and.w	r3, r3, #2
 8002318:	2b00      	cmp	r3, #0
 800231a:	d0f0      	beq.n	80022fe <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800231c:	4b2a      	ldr	r3, [pc, #168]	; (80023c8 <HAL_RCC_OscConfig+0x26c>)
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	695b      	ldr	r3, [r3, #20]
 8002328:	00db      	lsls	r3, r3, #3
 800232a:	4927      	ldr	r1, [pc, #156]	; (80023c8 <HAL_RCC_OscConfig+0x26c>)
 800232c:	4313      	orrs	r3, r2
 800232e:	600b      	str	r3, [r1, #0]
 8002330:	e015      	b.n	800235e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002332:	4b26      	ldr	r3, [pc, #152]	; (80023cc <HAL_RCC_OscConfig+0x270>)
 8002334:	2200      	movs	r2, #0
 8002336:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002338:	f7fe fb44 	bl	80009c4 <HAL_GetTick>
 800233c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800233e:	e008      	b.n	8002352 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002340:	f7fe fb40 	bl	80009c4 <HAL_GetTick>
 8002344:	4602      	mov	r2, r0
 8002346:	693b      	ldr	r3, [r7, #16]
 8002348:	1ad3      	subs	r3, r2, r3
 800234a:	2b02      	cmp	r3, #2
 800234c:	d901      	bls.n	8002352 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800234e:	2303      	movs	r3, #3
 8002350:	e180      	b.n	8002654 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002352:	4b1d      	ldr	r3, [pc, #116]	; (80023c8 <HAL_RCC_OscConfig+0x26c>)
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f003 0302 	and.w	r3, r3, #2
 800235a:	2b00      	cmp	r3, #0
 800235c:	d1f0      	bne.n	8002340 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f003 0308 	and.w	r3, r3, #8
 8002366:	2b00      	cmp	r3, #0
 8002368:	d03a      	beq.n	80023e0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	699b      	ldr	r3, [r3, #24]
 800236e:	2b00      	cmp	r3, #0
 8002370:	d019      	beq.n	80023a6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002372:	4b17      	ldr	r3, [pc, #92]	; (80023d0 <HAL_RCC_OscConfig+0x274>)
 8002374:	2201      	movs	r2, #1
 8002376:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002378:	f7fe fb24 	bl	80009c4 <HAL_GetTick>
 800237c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800237e:	e008      	b.n	8002392 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002380:	f7fe fb20 	bl	80009c4 <HAL_GetTick>
 8002384:	4602      	mov	r2, r0
 8002386:	693b      	ldr	r3, [r7, #16]
 8002388:	1ad3      	subs	r3, r2, r3
 800238a:	2b02      	cmp	r3, #2
 800238c:	d901      	bls.n	8002392 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800238e:	2303      	movs	r3, #3
 8002390:	e160      	b.n	8002654 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002392:	4b0d      	ldr	r3, [pc, #52]	; (80023c8 <HAL_RCC_OscConfig+0x26c>)
 8002394:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002396:	f003 0302 	and.w	r3, r3, #2
 800239a:	2b00      	cmp	r3, #0
 800239c:	d0f0      	beq.n	8002380 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800239e:	2001      	movs	r0, #1
 80023a0:	f000 face 	bl	8002940 <RCC_Delay>
 80023a4:	e01c      	b.n	80023e0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80023a6:	4b0a      	ldr	r3, [pc, #40]	; (80023d0 <HAL_RCC_OscConfig+0x274>)
 80023a8:	2200      	movs	r2, #0
 80023aa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023ac:	f7fe fb0a 	bl	80009c4 <HAL_GetTick>
 80023b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80023b2:	e00f      	b.n	80023d4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80023b4:	f7fe fb06 	bl	80009c4 <HAL_GetTick>
 80023b8:	4602      	mov	r2, r0
 80023ba:	693b      	ldr	r3, [r7, #16]
 80023bc:	1ad3      	subs	r3, r2, r3
 80023be:	2b02      	cmp	r3, #2
 80023c0:	d908      	bls.n	80023d4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80023c2:	2303      	movs	r3, #3
 80023c4:	e146      	b.n	8002654 <HAL_RCC_OscConfig+0x4f8>
 80023c6:	bf00      	nop
 80023c8:	40021000 	.word	0x40021000
 80023cc:	42420000 	.word	0x42420000
 80023d0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80023d4:	4b92      	ldr	r3, [pc, #584]	; (8002620 <HAL_RCC_OscConfig+0x4c4>)
 80023d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023d8:	f003 0302 	and.w	r3, r3, #2
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d1e9      	bne.n	80023b4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	f003 0304 	and.w	r3, r3, #4
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	f000 80a6 	beq.w	800253a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80023ee:	2300      	movs	r3, #0
 80023f0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80023f2:	4b8b      	ldr	r3, [pc, #556]	; (8002620 <HAL_RCC_OscConfig+0x4c4>)
 80023f4:	69db      	ldr	r3, [r3, #28]
 80023f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d10d      	bne.n	800241a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80023fe:	4b88      	ldr	r3, [pc, #544]	; (8002620 <HAL_RCC_OscConfig+0x4c4>)
 8002400:	69db      	ldr	r3, [r3, #28]
 8002402:	4a87      	ldr	r2, [pc, #540]	; (8002620 <HAL_RCC_OscConfig+0x4c4>)
 8002404:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002408:	61d3      	str	r3, [r2, #28]
 800240a:	4b85      	ldr	r3, [pc, #532]	; (8002620 <HAL_RCC_OscConfig+0x4c4>)
 800240c:	69db      	ldr	r3, [r3, #28]
 800240e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002412:	60bb      	str	r3, [r7, #8]
 8002414:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002416:	2301      	movs	r3, #1
 8002418:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800241a:	4b82      	ldr	r3, [pc, #520]	; (8002624 <HAL_RCC_OscConfig+0x4c8>)
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002422:	2b00      	cmp	r3, #0
 8002424:	d118      	bne.n	8002458 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002426:	4b7f      	ldr	r3, [pc, #508]	; (8002624 <HAL_RCC_OscConfig+0x4c8>)
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	4a7e      	ldr	r2, [pc, #504]	; (8002624 <HAL_RCC_OscConfig+0x4c8>)
 800242c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002430:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002432:	f7fe fac7 	bl	80009c4 <HAL_GetTick>
 8002436:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002438:	e008      	b.n	800244c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800243a:	f7fe fac3 	bl	80009c4 <HAL_GetTick>
 800243e:	4602      	mov	r2, r0
 8002440:	693b      	ldr	r3, [r7, #16]
 8002442:	1ad3      	subs	r3, r2, r3
 8002444:	2b64      	cmp	r3, #100	; 0x64
 8002446:	d901      	bls.n	800244c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002448:	2303      	movs	r3, #3
 800244a:	e103      	b.n	8002654 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800244c:	4b75      	ldr	r3, [pc, #468]	; (8002624 <HAL_RCC_OscConfig+0x4c8>)
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002454:	2b00      	cmp	r3, #0
 8002456:	d0f0      	beq.n	800243a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	68db      	ldr	r3, [r3, #12]
 800245c:	2b01      	cmp	r3, #1
 800245e:	d106      	bne.n	800246e <HAL_RCC_OscConfig+0x312>
 8002460:	4b6f      	ldr	r3, [pc, #444]	; (8002620 <HAL_RCC_OscConfig+0x4c4>)
 8002462:	6a1b      	ldr	r3, [r3, #32]
 8002464:	4a6e      	ldr	r2, [pc, #440]	; (8002620 <HAL_RCC_OscConfig+0x4c4>)
 8002466:	f043 0301 	orr.w	r3, r3, #1
 800246a:	6213      	str	r3, [r2, #32]
 800246c:	e02d      	b.n	80024ca <HAL_RCC_OscConfig+0x36e>
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	68db      	ldr	r3, [r3, #12]
 8002472:	2b00      	cmp	r3, #0
 8002474:	d10c      	bne.n	8002490 <HAL_RCC_OscConfig+0x334>
 8002476:	4b6a      	ldr	r3, [pc, #424]	; (8002620 <HAL_RCC_OscConfig+0x4c4>)
 8002478:	6a1b      	ldr	r3, [r3, #32]
 800247a:	4a69      	ldr	r2, [pc, #420]	; (8002620 <HAL_RCC_OscConfig+0x4c4>)
 800247c:	f023 0301 	bic.w	r3, r3, #1
 8002480:	6213      	str	r3, [r2, #32]
 8002482:	4b67      	ldr	r3, [pc, #412]	; (8002620 <HAL_RCC_OscConfig+0x4c4>)
 8002484:	6a1b      	ldr	r3, [r3, #32]
 8002486:	4a66      	ldr	r2, [pc, #408]	; (8002620 <HAL_RCC_OscConfig+0x4c4>)
 8002488:	f023 0304 	bic.w	r3, r3, #4
 800248c:	6213      	str	r3, [r2, #32]
 800248e:	e01c      	b.n	80024ca <HAL_RCC_OscConfig+0x36e>
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	68db      	ldr	r3, [r3, #12]
 8002494:	2b05      	cmp	r3, #5
 8002496:	d10c      	bne.n	80024b2 <HAL_RCC_OscConfig+0x356>
 8002498:	4b61      	ldr	r3, [pc, #388]	; (8002620 <HAL_RCC_OscConfig+0x4c4>)
 800249a:	6a1b      	ldr	r3, [r3, #32]
 800249c:	4a60      	ldr	r2, [pc, #384]	; (8002620 <HAL_RCC_OscConfig+0x4c4>)
 800249e:	f043 0304 	orr.w	r3, r3, #4
 80024a2:	6213      	str	r3, [r2, #32]
 80024a4:	4b5e      	ldr	r3, [pc, #376]	; (8002620 <HAL_RCC_OscConfig+0x4c4>)
 80024a6:	6a1b      	ldr	r3, [r3, #32]
 80024a8:	4a5d      	ldr	r2, [pc, #372]	; (8002620 <HAL_RCC_OscConfig+0x4c4>)
 80024aa:	f043 0301 	orr.w	r3, r3, #1
 80024ae:	6213      	str	r3, [r2, #32]
 80024b0:	e00b      	b.n	80024ca <HAL_RCC_OscConfig+0x36e>
 80024b2:	4b5b      	ldr	r3, [pc, #364]	; (8002620 <HAL_RCC_OscConfig+0x4c4>)
 80024b4:	6a1b      	ldr	r3, [r3, #32]
 80024b6:	4a5a      	ldr	r2, [pc, #360]	; (8002620 <HAL_RCC_OscConfig+0x4c4>)
 80024b8:	f023 0301 	bic.w	r3, r3, #1
 80024bc:	6213      	str	r3, [r2, #32]
 80024be:	4b58      	ldr	r3, [pc, #352]	; (8002620 <HAL_RCC_OscConfig+0x4c4>)
 80024c0:	6a1b      	ldr	r3, [r3, #32]
 80024c2:	4a57      	ldr	r2, [pc, #348]	; (8002620 <HAL_RCC_OscConfig+0x4c4>)
 80024c4:	f023 0304 	bic.w	r3, r3, #4
 80024c8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	68db      	ldr	r3, [r3, #12]
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d015      	beq.n	80024fe <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024d2:	f7fe fa77 	bl	80009c4 <HAL_GetTick>
 80024d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024d8:	e00a      	b.n	80024f0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024da:	f7fe fa73 	bl	80009c4 <HAL_GetTick>
 80024de:	4602      	mov	r2, r0
 80024e0:	693b      	ldr	r3, [r7, #16]
 80024e2:	1ad3      	subs	r3, r2, r3
 80024e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80024e8:	4293      	cmp	r3, r2
 80024ea:	d901      	bls.n	80024f0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80024ec:	2303      	movs	r3, #3
 80024ee:	e0b1      	b.n	8002654 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024f0:	4b4b      	ldr	r3, [pc, #300]	; (8002620 <HAL_RCC_OscConfig+0x4c4>)
 80024f2:	6a1b      	ldr	r3, [r3, #32]
 80024f4:	f003 0302 	and.w	r3, r3, #2
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d0ee      	beq.n	80024da <HAL_RCC_OscConfig+0x37e>
 80024fc:	e014      	b.n	8002528 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024fe:	f7fe fa61 	bl	80009c4 <HAL_GetTick>
 8002502:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002504:	e00a      	b.n	800251c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002506:	f7fe fa5d 	bl	80009c4 <HAL_GetTick>
 800250a:	4602      	mov	r2, r0
 800250c:	693b      	ldr	r3, [r7, #16]
 800250e:	1ad3      	subs	r3, r2, r3
 8002510:	f241 3288 	movw	r2, #5000	; 0x1388
 8002514:	4293      	cmp	r3, r2
 8002516:	d901      	bls.n	800251c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002518:	2303      	movs	r3, #3
 800251a:	e09b      	b.n	8002654 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800251c:	4b40      	ldr	r3, [pc, #256]	; (8002620 <HAL_RCC_OscConfig+0x4c4>)
 800251e:	6a1b      	ldr	r3, [r3, #32]
 8002520:	f003 0302 	and.w	r3, r3, #2
 8002524:	2b00      	cmp	r3, #0
 8002526:	d1ee      	bne.n	8002506 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002528:	7dfb      	ldrb	r3, [r7, #23]
 800252a:	2b01      	cmp	r3, #1
 800252c:	d105      	bne.n	800253a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800252e:	4b3c      	ldr	r3, [pc, #240]	; (8002620 <HAL_RCC_OscConfig+0x4c4>)
 8002530:	69db      	ldr	r3, [r3, #28]
 8002532:	4a3b      	ldr	r2, [pc, #236]	; (8002620 <HAL_RCC_OscConfig+0x4c4>)
 8002534:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002538:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	69db      	ldr	r3, [r3, #28]
 800253e:	2b00      	cmp	r3, #0
 8002540:	f000 8087 	beq.w	8002652 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002544:	4b36      	ldr	r3, [pc, #216]	; (8002620 <HAL_RCC_OscConfig+0x4c4>)
 8002546:	685b      	ldr	r3, [r3, #4]
 8002548:	f003 030c 	and.w	r3, r3, #12
 800254c:	2b08      	cmp	r3, #8
 800254e:	d061      	beq.n	8002614 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	69db      	ldr	r3, [r3, #28]
 8002554:	2b02      	cmp	r3, #2
 8002556:	d146      	bne.n	80025e6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002558:	4b33      	ldr	r3, [pc, #204]	; (8002628 <HAL_RCC_OscConfig+0x4cc>)
 800255a:	2200      	movs	r2, #0
 800255c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800255e:	f7fe fa31 	bl	80009c4 <HAL_GetTick>
 8002562:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002564:	e008      	b.n	8002578 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002566:	f7fe fa2d 	bl	80009c4 <HAL_GetTick>
 800256a:	4602      	mov	r2, r0
 800256c:	693b      	ldr	r3, [r7, #16]
 800256e:	1ad3      	subs	r3, r2, r3
 8002570:	2b02      	cmp	r3, #2
 8002572:	d901      	bls.n	8002578 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002574:	2303      	movs	r3, #3
 8002576:	e06d      	b.n	8002654 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002578:	4b29      	ldr	r3, [pc, #164]	; (8002620 <HAL_RCC_OscConfig+0x4c4>)
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002580:	2b00      	cmp	r3, #0
 8002582:	d1f0      	bne.n	8002566 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	6a1b      	ldr	r3, [r3, #32]
 8002588:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800258c:	d108      	bne.n	80025a0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800258e:	4b24      	ldr	r3, [pc, #144]	; (8002620 <HAL_RCC_OscConfig+0x4c4>)
 8002590:	685b      	ldr	r3, [r3, #4]
 8002592:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	689b      	ldr	r3, [r3, #8]
 800259a:	4921      	ldr	r1, [pc, #132]	; (8002620 <HAL_RCC_OscConfig+0x4c4>)
 800259c:	4313      	orrs	r3, r2
 800259e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80025a0:	4b1f      	ldr	r3, [pc, #124]	; (8002620 <HAL_RCC_OscConfig+0x4c4>)
 80025a2:	685b      	ldr	r3, [r3, #4]
 80025a4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	6a19      	ldr	r1, [r3, #32]
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025b0:	430b      	orrs	r3, r1
 80025b2:	491b      	ldr	r1, [pc, #108]	; (8002620 <HAL_RCC_OscConfig+0x4c4>)
 80025b4:	4313      	orrs	r3, r2
 80025b6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80025b8:	4b1b      	ldr	r3, [pc, #108]	; (8002628 <HAL_RCC_OscConfig+0x4cc>)
 80025ba:	2201      	movs	r2, #1
 80025bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025be:	f7fe fa01 	bl	80009c4 <HAL_GetTick>
 80025c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80025c4:	e008      	b.n	80025d8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025c6:	f7fe f9fd 	bl	80009c4 <HAL_GetTick>
 80025ca:	4602      	mov	r2, r0
 80025cc:	693b      	ldr	r3, [r7, #16]
 80025ce:	1ad3      	subs	r3, r2, r3
 80025d0:	2b02      	cmp	r3, #2
 80025d2:	d901      	bls.n	80025d8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80025d4:	2303      	movs	r3, #3
 80025d6:	e03d      	b.n	8002654 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80025d8:	4b11      	ldr	r3, [pc, #68]	; (8002620 <HAL_RCC_OscConfig+0x4c4>)
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d0f0      	beq.n	80025c6 <HAL_RCC_OscConfig+0x46a>
 80025e4:	e035      	b.n	8002652 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80025e6:	4b10      	ldr	r3, [pc, #64]	; (8002628 <HAL_RCC_OscConfig+0x4cc>)
 80025e8:	2200      	movs	r2, #0
 80025ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025ec:	f7fe f9ea 	bl	80009c4 <HAL_GetTick>
 80025f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80025f2:	e008      	b.n	8002606 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025f4:	f7fe f9e6 	bl	80009c4 <HAL_GetTick>
 80025f8:	4602      	mov	r2, r0
 80025fa:	693b      	ldr	r3, [r7, #16]
 80025fc:	1ad3      	subs	r3, r2, r3
 80025fe:	2b02      	cmp	r3, #2
 8002600:	d901      	bls.n	8002606 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002602:	2303      	movs	r3, #3
 8002604:	e026      	b.n	8002654 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002606:	4b06      	ldr	r3, [pc, #24]	; (8002620 <HAL_RCC_OscConfig+0x4c4>)
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800260e:	2b00      	cmp	r3, #0
 8002610:	d1f0      	bne.n	80025f4 <HAL_RCC_OscConfig+0x498>
 8002612:	e01e      	b.n	8002652 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	69db      	ldr	r3, [r3, #28]
 8002618:	2b01      	cmp	r3, #1
 800261a:	d107      	bne.n	800262c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800261c:	2301      	movs	r3, #1
 800261e:	e019      	b.n	8002654 <HAL_RCC_OscConfig+0x4f8>
 8002620:	40021000 	.word	0x40021000
 8002624:	40007000 	.word	0x40007000
 8002628:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800262c:	4b0b      	ldr	r3, [pc, #44]	; (800265c <HAL_RCC_OscConfig+0x500>)
 800262e:	685b      	ldr	r3, [r3, #4]
 8002630:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	6a1b      	ldr	r3, [r3, #32]
 800263c:	429a      	cmp	r2, r3
 800263e:	d106      	bne.n	800264e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800264a:	429a      	cmp	r2, r3
 800264c:	d001      	beq.n	8002652 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800264e:	2301      	movs	r3, #1
 8002650:	e000      	b.n	8002654 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002652:	2300      	movs	r3, #0
}
 8002654:	4618      	mov	r0, r3
 8002656:	3718      	adds	r7, #24
 8002658:	46bd      	mov	sp, r7
 800265a:	bd80      	pop	{r7, pc}
 800265c:	40021000 	.word	0x40021000

08002660 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	b084      	sub	sp, #16
 8002664:	af00      	add	r7, sp, #0
 8002666:	6078      	str	r0, [r7, #4]
 8002668:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	2b00      	cmp	r3, #0
 800266e:	d101      	bne.n	8002674 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002670:	2301      	movs	r3, #1
 8002672:	e0d0      	b.n	8002816 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002674:	4b6a      	ldr	r3, [pc, #424]	; (8002820 <HAL_RCC_ClockConfig+0x1c0>)
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	f003 0307 	and.w	r3, r3, #7
 800267c:	683a      	ldr	r2, [r7, #0]
 800267e:	429a      	cmp	r2, r3
 8002680:	d910      	bls.n	80026a4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002682:	4b67      	ldr	r3, [pc, #412]	; (8002820 <HAL_RCC_ClockConfig+0x1c0>)
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f023 0207 	bic.w	r2, r3, #7
 800268a:	4965      	ldr	r1, [pc, #404]	; (8002820 <HAL_RCC_ClockConfig+0x1c0>)
 800268c:	683b      	ldr	r3, [r7, #0]
 800268e:	4313      	orrs	r3, r2
 8002690:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002692:	4b63      	ldr	r3, [pc, #396]	; (8002820 <HAL_RCC_ClockConfig+0x1c0>)
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f003 0307 	and.w	r3, r3, #7
 800269a:	683a      	ldr	r2, [r7, #0]
 800269c:	429a      	cmp	r2, r3
 800269e:	d001      	beq.n	80026a4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80026a0:	2301      	movs	r3, #1
 80026a2:	e0b8      	b.n	8002816 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f003 0302 	and.w	r3, r3, #2
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d020      	beq.n	80026f2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	f003 0304 	and.w	r3, r3, #4
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d005      	beq.n	80026c8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80026bc:	4b59      	ldr	r3, [pc, #356]	; (8002824 <HAL_RCC_ClockConfig+0x1c4>)
 80026be:	685b      	ldr	r3, [r3, #4]
 80026c0:	4a58      	ldr	r2, [pc, #352]	; (8002824 <HAL_RCC_ClockConfig+0x1c4>)
 80026c2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80026c6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f003 0308 	and.w	r3, r3, #8
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d005      	beq.n	80026e0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80026d4:	4b53      	ldr	r3, [pc, #332]	; (8002824 <HAL_RCC_ClockConfig+0x1c4>)
 80026d6:	685b      	ldr	r3, [r3, #4]
 80026d8:	4a52      	ldr	r2, [pc, #328]	; (8002824 <HAL_RCC_ClockConfig+0x1c4>)
 80026da:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80026de:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80026e0:	4b50      	ldr	r3, [pc, #320]	; (8002824 <HAL_RCC_ClockConfig+0x1c4>)
 80026e2:	685b      	ldr	r3, [r3, #4]
 80026e4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	689b      	ldr	r3, [r3, #8]
 80026ec:	494d      	ldr	r1, [pc, #308]	; (8002824 <HAL_RCC_ClockConfig+0x1c4>)
 80026ee:	4313      	orrs	r3, r2
 80026f0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f003 0301 	and.w	r3, r3, #1
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d040      	beq.n	8002780 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	685b      	ldr	r3, [r3, #4]
 8002702:	2b01      	cmp	r3, #1
 8002704:	d107      	bne.n	8002716 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002706:	4b47      	ldr	r3, [pc, #284]	; (8002824 <HAL_RCC_ClockConfig+0x1c4>)
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800270e:	2b00      	cmp	r3, #0
 8002710:	d115      	bne.n	800273e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002712:	2301      	movs	r3, #1
 8002714:	e07f      	b.n	8002816 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	685b      	ldr	r3, [r3, #4]
 800271a:	2b02      	cmp	r3, #2
 800271c:	d107      	bne.n	800272e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800271e:	4b41      	ldr	r3, [pc, #260]	; (8002824 <HAL_RCC_ClockConfig+0x1c4>)
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002726:	2b00      	cmp	r3, #0
 8002728:	d109      	bne.n	800273e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800272a:	2301      	movs	r3, #1
 800272c:	e073      	b.n	8002816 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800272e:	4b3d      	ldr	r3, [pc, #244]	; (8002824 <HAL_RCC_ClockConfig+0x1c4>)
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f003 0302 	and.w	r3, r3, #2
 8002736:	2b00      	cmp	r3, #0
 8002738:	d101      	bne.n	800273e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800273a:	2301      	movs	r3, #1
 800273c:	e06b      	b.n	8002816 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800273e:	4b39      	ldr	r3, [pc, #228]	; (8002824 <HAL_RCC_ClockConfig+0x1c4>)
 8002740:	685b      	ldr	r3, [r3, #4]
 8002742:	f023 0203 	bic.w	r2, r3, #3
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	685b      	ldr	r3, [r3, #4]
 800274a:	4936      	ldr	r1, [pc, #216]	; (8002824 <HAL_RCC_ClockConfig+0x1c4>)
 800274c:	4313      	orrs	r3, r2
 800274e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002750:	f7fe f938 	bl	80009c4 <HAL_GetTick>
 8002754:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002756:	e00a      	b.n	800276e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002758:	f7fe f934 	bl	80009c4 <HAL_GetTick>
 800275c:	4602      	mov	r2, r0
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	1ad3      	subs	r3, r2, r3
 8002762:	f241 3288 	movw	r2, #5000	; 0x1388
 8002766:	4293      	cmp	r3, r2
 8002768:	d901      	bls.n	800276e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800276a:	2303      	movs	r3, #3
 800276c:	e053      	b.n	8002816 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800276e:	4b2d      	ldr	r3, [pc, #180]	; (8002824 <HAL_RCC_ClockConfig+0x1c4>)
 8002770:	685b      	ldr	r3, [r3, #4]
 8002772:	f003 020c 	and.w	r2, r3, #12
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	685b      	ldr	r3, [r3, #4]
 800277a:	009b      	lsls	r3, r3, #2
 800277c:	429a      	cmp	r2, r3
 800277e:	d1eb      	bne.n	8002758 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002780:	4b27      	ldr	r3, [pc, #156]	; (8002820 <HAL_RCC_ClockConfig+0x1c0>)
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f003 0307 	and.w	r3, r3, #7
 8002788:	683a      	ldr	r2, [r7, #0]
 800278a:	429a      	cmp	r2, r3
 800278c:	d210      	bcs.n	80027b0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800278e:	4b24      	ldr	r3, [pc, #144]	; (8002820 <HAL_RCC_ClockConfig+0x1c0>)
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	f023 0207 	bic.w	r2, r3, #7
 8002796:	4922      	ldr	r1, [pc, #136]	; (8002820 <HAL_RCC_ClockConfig+0x1c0>)
 8002798:	683b      	ldr	r3, [r7, #0]
 800279a:	4313      	orrs	r3, r2
 800279c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800279e:	4b20      	ldr	r3, [pc, #128]	; (8002820 <HAL_RCC_ClockConfig+0x1c0>)
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f003 0307 	and.w	r3, r3, #7
 80027a6:	683a      	ldr	r2, [r7, #0]
 80027a8:	429a      	cmp	r2, r3
 80027aa:	d001      	beq.n	80027b0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80027ac:	2301      	movs	r3, #1
 80027ae:	e032      	b.n	8002816 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f003 0304 	and.w	r3, r3, #4
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d008      	beq.n	80027ce <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80027bc:	4b19      	ldr	r3, [pc, #100]	; (8002824 <HAL_RCC_ClockConfig+0x1c4>)
 80027be:	685b      	ldr	r3, [r3, #4]
 80027c0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	68db      	ldr	r3, [r3, #12]
 80027c8:	4916      	ldr	r1, [pc, #88]	; (8002824 <HAL_RCC_ClockConfig+0x1c4>)
 80027ca:	4313      	orrs	r3, r2
 80027cc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f003 0308 	and.w	r3, r3, #8
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d009      	beq.n	80027ee <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80027da:	4b12      	ldr	r3, [pc, #72]	; (8002824 <HAL_RCC_ClockConfig+0x1c4>)
 80027dc:	685b      	ldr	r3, [r3, #4]
 80027de:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	691b      	ldr	r3, [r3, #16]
 80027e6:	00db      	lsls	r3, r3, #3
 80027e8:	490e      	ldr	r1, [pc, #56]	; (8002824 <HAL_RCC_ClockConfig+0x1c4>)
 80027ea:	4313      	orrs	r3, r2
 80027ec:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80027ee:	f000 f821 	bl	8002834 <HAL_RCC_GetSysClockFreq>
 80027f2:	4602      	mov	r2, r0
 80027f4:	4b0b      	ldr	r3, [pc, #44]	; (8002824 <HAL_RCC_ClockConfig+0x1c4>)
 80027f6:	685b      	ldr	r3, [r3, #4]
 80027f8:	091b      	lsrs	r3, r3, #4
 80027fa:	f003 030f 	and.w	r3, r3, #15
 80027fe:	490a      	ldr	r1, [pc, #40]	; (8002828 <HAL_RCC_ClockConfig+0x1c8>)
 8002800:	5ccb      	ldrb	r3, [r1, r3]
 8002802:	fa22 f303 	lsr.w	r3, r2, r3
 8002806:	4a09      	ldr	r2, [pc, #36]	; (800282c <HAL_RCC_ClockConfig+0x1cc>)
 8002808:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800280a:	4b09      	ldr	r3, [pc, #36]	; (8002830 <HAL_RCC_ClockConfig+0x1d0>)
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	4618      	mov	r0, r3
 8002810:	f7fe f896 	bl	8000940 <HAL_InitTick>

  return HAL_OK;
 8002814:	2300      	movs	r3, #0
}
 8002816:	4618      	mov	r0, r3
 8002818:	3710      	adds	r7, #16
 800281a:	46bd      	mov	sp, r7
 800281c:	bd80      	pop	{r7, pc}
 800281e:	bf00      	nop
 8002820:	40022000 	.word	0x40022000
 8002824:	40021000 	.word	0x40021000
 8002828:	08003f70 	.word	0x08003f70
 800282c:	20000000 	.word	0x20000000
 8002830:	20000004 	.word	0x20000004

08002834 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002834:	b480      	push	{r7}
 8002836:	b087      	sub	sp, #28
 8002838:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800283a:	2300      	movs	r3, #0
 800283c:	60fb      	str	r3, [r7, #12]
 800283e:	2300      	movs	r3, #0
 8002840:	60bb      	str	r3, [r7, #8]
 8002842:	2300      	movs	r3, #0
 8002844:	617b      	str	r3, [r7, #20]
 8002846:	2300      	movs	r3, #0
 8002848:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800284a:	2300      	movs	r3, #0
 800284c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800284e:	4b1e      	ldr	r3, [pc, #120]	; (80028c8 <HAL_RCC_GetSysClockFreq+0x94>)
 8002850:	685b      	ldr	r3, [r3, #4]
 8002852:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	f003 030c 	and.w	r3, r3, #12
 800285a:	2b04      	cmp	r3, #4
 800285c:	d002      	beq.n	8002864 <HAL_RCC_GetSysClockFreq+0x30>
 800285e:	2b08      	cmp	r3, #8
 8002860:	d003      	beq.n	800286a <HAL_RCC_GetSysClockFreq+0x36>
 8002862:	e027      	b.n	80028b4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002864:	4b19      	ldr	r3, [pc, #100]	; (80028cc <HAL_RCC_GetSysClockFreq+0x98>)
 8002866:	613b      	str	r3, [r7, #16]
      break;
 8002868:	e027      	b.n	80028ba <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	0c9b      	lsrs	r3, r3, #18
 800286e:	f003 030f 	and.w	r3, r3, #15
 8002872:	4a17      	ldr	r2, [pc, #92]	; (80028d0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002874:	5cd3      	ldrb	r3, [r2, r3]
 8002876:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800287e:	2b00      	cmp	r3, #0
 8002880:	d010      	beq.n	80028a4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002882:	4b11      	ldr	r3, [pc, #68]	; (80028c8 <HAL_RCC_GetSysClockFreq+0x94>)
 8002884:	685b      	ldr	r3, [r3, #4]
 8002886:	0c5b      	lsrs	r3, r3, #17
 8002888:	f003 0301 	and.w	r3, r3, #1
 800288c:	4a11      	ldr	r2, [pc, #68]	; (80028d4 <HAL_RCC_GetSysClockFreq+0xa0>)
 800288e:	5cd3      	ldrb	r3, [r2, r3]
 8002890:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	4a0d      	ldr	r2, [pc, #52]	; (80028cc <HAL_RCC_GetSysClockFreq+0x98>)
 8002896:	fb03 f202 	mul.w	r2, r3, r2
 800289a:	68bb      	ldr	r3, [r7, #8]
 800289c:	fbb2 f3f3 	udiv	r3, r2, r3
 80028a0:	617b      	str	r3, [r7, #20]
 80028a2:	e004      	b.n	80028ae <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	4a0c      	ldr	r2, [pc, #48]	; (80028d8 <HAL_RCC_GetSysClockFreq+0xa4>)
 80028a8:	fb02 f303 	mul.w	r3, r2, r3
 80028ac:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80028ae:	697b      	ldr	r3, [r7, #20]
 80028b0:	613b      	str	r3, [r7, #16]
      break;
 80028b2:	e002      	b.n	80028ba <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80028b4:	4b05      	ldr	r3, [pc, #20]	; (80028cc <HAL_RCC_GetSysClockFreq+0x98>)
 80028b6:	613b      	str	r3, [r7, #16]
      break;
 80028b8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80028ba:	693b      	ldr	r3, [r7, #16]
}
 80028bc:	4618      	mov	r0, r3
 80028be:	371c      	adds	r7, #28
 80028c0:	46bd      	mov	sp, r7
 80028c2:	bc80      	pop	{r7}
 80028c4:	4770      	bx	lr
 80028c6:	bf00      	nop
 80028c8:	40021000 	.word	0x40021000
 80028cc:	007a1200 	.word	0x007a1200
 80028d0:	08003f88 	.word	0x08003f88
 80028d4:	08003f98 	.word	0x08003f98
 80028d8:	003d0900 	.word	0x003d0900

080028dc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80028dc:	b480      	push	{r7}
 80028de:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80028e0:	4b02      	ldr	r3, [pc, #8]	; (80028ec <HAL_RCC_GetHCLKFreq+0x10>)
 80028e2:	681b      	ldr	r3, [r3, #0]
}
 80028e4:	4618      	mov	r0, r3
 80028e6:	46bd      	mov	sp, r7
 80028e8:	bc80      	pop	{r7}
 80028ea:	4770      	bx	lr
 80028ec:	20000000 	.word	0x20000000

080028f0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80028f4:	f7ff fff2 	bl	80028dc <HAL_RCC_GetHCLKFreq>
 80028f8:	4602      	mov	r2, r0
 80028fa:	4b05      	ldr	r3, [pc, #20]	; (8002910 <HAL_RCC_GetPCLK1Freq+0x20>)
 80028fc:	685b      	ldr	r3, [r3, #4]
 80028fe:	0a1b      	lsrs	r3, r3, #8
 8002900:	f003 0307 	and.w	r3, r3, #7
 8002904:	4903      	ldr	r1, [pc, #12]	; (8002914 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002906:	5ccb      	ldrb	r3, [r1, r3]
 8002908:	fa22 f303 	lsr.w	r3, r2, r3
}
 800290c:	4618      	mov	r0, r3
 800290e:	bd80      	pop	{r7, pc}
 8002910:	40021000 	.word	0x40021000
 8002914:	08003f80 	.word	0x08003f80

08002918 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800291c:	f7ff ffde 	bl	80028dc <HAL_RCC_GetHCLKFreq>
 8002920:	4602      	mov	r2, r0
 8002922:	4b05      	ldr	r3, [pc, #20]	; (8002938 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002924:	685b      	ldr	r3, [r3, #4]
 8002926:	0adb      	lsrs	r3, r3, #11
 8002928:	f003 0307 	and.w	r3, r3, #7
 800292c:	4903      	ldr	r1, [pc, #12]	; (800293c <HAL_RCC_GetPCLK2Freq+0x24>)
 800292e:	5ccb      	ldrb	r3, [r1, r3]
 8002930:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002934:	4618      	mov	r0, r3
 8002936:	bd80      	pop	{r7, pc}
 8002938:	40021000 	.word	0x40021000
 800293c:	08003f80 	.word	0x08003f80

08002940 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002940:	b480      	push	{r7}
 8002942:	b085      	sub	sp, #20
 8002944:	af00      	add	r7, sp, #0
 8002946:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002948:	4b0a      	ldr	r3, [pc, #40]	; (8002974 <RCC_Delay+0x34>)
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	4a0a      	ldr	r2, [pc, #40]	; (8002978 <RCC_Delay+0x38>)
 800294e:	fba2 2303 	umull	r2, r3, r2, r3
 8002952:	0a5b      	lsrs	r3, r3, #9
 8002954:	687a      	ldr	r2, [r7, #4]
 8002956:	fb02 f303 	mul.w	r3, r2, r3
 800295a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800295c:	bf00      	nop
  }
  while (Delay --);
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	1e5a      	subs	r2, r3, #1
 8002962:	60fa      	str	r2, [r7, #12]
 8002964:	2b00      	cmp	r3, #0
 8002966:	d1f9      	bne.n	800295c <RCC_Delay+0x1c>
}
 8002968:	bf00      	nop
 800296a:	bf00      	nop
 800296c:	3714      	adds	r7, #20
 800296e:	46bd      	mov	sp, r7
 8002970:	bc80      	pop	{r7}
 8002972:	4770      	bx	lr
 8002974:	20000000 	.word	0x20000000
 8002978:	10624dd3 	.word	0x10624dd3

0800297c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b082      	sub	sp, #8
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	2b00      	cmp	r3, #0
 8002988:	d101      	bne.n	800298e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800298a:	2301      	movs	r3, #1
 800298c:	e042      	b.n	8002a14 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002994:	b2db      	uxtb	r3, r3
 8002996:	2b00      	cmp	r3, #0
 8002998:	d106      	bne.n	80029a8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	2200      	movs	r2, #0
 800299e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80029a2:	6878      	ldr	r0, [r7, #4]
 80029a4:	f7fd fece 	bl	8000744 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	2224      	movs	r2, #36	; 0x24
 80029ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	68da      	ldr	r2, [r3, #12]
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80029be:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80029c0:	6878      	ldr	r0, [r7, #4]
 80029c2:	f000 fd71 	bl	80034a8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	691a      	ldr	r2, [r3, #16]
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80029d4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	695a      	ldr	r2, [r3, #20]
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80029e4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	68da      	ldr	r2, [r3, #12]
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80029f4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	2200      	movs	r2, #0
 80029fa:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	2220      	movs	r2, #32
 8002a00:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	2220      	movs	r2, #32
 8002a08:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	2200      	movs	r2, #0
 8002a10:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8002a12:	2300      	movs	r3, #0
}
 8002a14:	4618      	mov	r0, r3
 8002a16:	3708      	adds	r7, #8
 8002a18:	46bd      	mov	sp, r7
 8002a1a:	bd80      	pop	{r7, pc}

08002a1c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	b08a      	sub	sp, #40	; 0x28
 8002a20:	af02      	add	r7, sp, #8
 8002a22:	60f8      	str	r0, [r7, #12]
 8002a24:	60b9      	str	r1, [r7, #8]
 8002a26:	603b      	str	r3, [r7, #0]
 8002a28:	4613      	mov	r3, r2
 8002a2a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002a2c:	2300      	movs	r3, #0
 8002a2e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002a36:	b2db      	uxtb	r3, r3
 8002a38:	2b20      	cmp	r3, #32
 8002a3a:	d16d      	bne.n	8002b18 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8002a3c:	68bb      	ldr	r3, [r7, #8]
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d002      	beq.n	8002a48 <HAL_UART_Transmit+0x2c>
 8002a42:	88fb      	ldrh	r3, [r7, #6]
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d101      	bne.n	8002a4c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002a48:	2301      	movs	r3, #1
 8002a4a:	e066      	b.n	8002b1a <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	2200      	movs	r2, #0
 8002a50:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	2221      	movs	r2, #33	; 0x21
 8002a56:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002a5a:	f7fd ffb3 	bl	80009c4 <HAL_GetTick>
 8002a5e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	88fa      	ldrh	r2, [r7, #6]
 8002a64:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	88fa      	ldrh	r2, [r7, #6]
 8002a6a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	689b      	ldr	r3, [r3, #8]
 8002a70:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002a74:	d108      	bne.n	8002a88 <HAL_UART_Transmit+0x6c>
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	691b      	ldr	r3, [r3, #16]
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d104      	bne.n	8002a88 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002a7e:	2300      	movs	r3, #0
 8002a80:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002a82:	68bb      	ldr	r3, [r7, #8]
 8002a84:	61bb      	str	r3, [r7, #24]
 8002a86:	e003      	b.n	8002a90 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002a88:	68bb      	ldr	r3, [r7, #8]
 8002a8a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002a8c:	2300      	movs	r3, #0
 8002a8e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002a90:	e02a      	b.n	8002ae8 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002a92:	683b      	ldr	r3, [r7, #0]
 8002a94:	9300      	str	r3, [sp, #0]
 8002a96:	697b      	ldr	r3, [r7, #20]
 8002a98:	2200      	movs	r2, #0
 8002a9a:	2180      	movs	r1, #128	; 0x80
 8002a9c:	68f8      	ldr	r0, [r7, #12]
 8002a9e:	f000 faf9 	bl	8003094 <UART_WaitOnFlagUntilTimeout>
 8002aa2:	4603      	mov	r3, r0
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d001      	beq.n	8002aac <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8002aa8:	2303      	movs	r3, #3
 8002aaa:	e036      	b.n	8002b1a <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8002aac:	69fb      	ldr	r3, [r7, #28]
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d10b      	bne.n	8002aca <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002ab2:	69bb      	ldr	r3, [r7, #24]
 8002ab4:	881b      	ldrh	r3, [r3, #0]
 8002ab6:	461a      	mov	r2, r3
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002ac0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002ac2:	69bb      	ldr	r3, [r7, #24]
 8002ac4:	3302      	adds	r3, #2
 8002ac6:	61bb      	str	r3, [r7, #24]
 8002ac8:	e007      	b.n	8002ada <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002aca:	69fb      	ldr	r3, [r7, #28]
 8002acc:	781a      	ldrb	r2, [r3, #0]
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002ad4:	69fb      	ldr	r3, [r7, #28]
 8002ad6:	3301      	adds	r3, #1
 8002ad8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002ade:	b29b      	uxth	r3, r3
 8002ae0:	3b01      	subs	r3, #1
 8002ae2:	b29a      	uxth	r2, r3
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002aec:	b29b      	uxth	r3, r3
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d1cf      	bne.n	8002a92 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002af2:	683b      	ldr	r3, [r7, #0]
 8002af4:	9300      	str	r3, [sp, #0]
 8002af6:	697b      	ldr	r3, [r7, #20]
 8002af8:	2200      	movs	r2, #0
 8002afa:	2140      	movs	r1, #64	; 0x40
 8002afc:	68f8      	ldr	r0, [r7, #12]
 8002afe:	f000 fac9 	bl	8003094 <UART_WaitOnFlagUntilTimeout>
 8002b02:	4603      	mov	r3, r0
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d001      	beq.n	8002b0c <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8002b08:	2303      	movs	r3, #3
 8002b0a:	e006      	b.n	8002b1a <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	2220      	movs	r2, #32
 8002b10:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8002b14:	2300      	movs	r3, #0
 8002b16:	e000      	b.n	8002b1a <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8002b18:	2302      	movs	r3, #2
  }
}
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	3720      	adds	r7, #32
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	bd80      	pop	{r7, pc}
	...

08002b24 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b0ba      	sub	sp, #232	; 0xe8
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	68db      	ldr	r3, [r3, #12]
 8002b3c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	695b      	ldr	r3, [r3, #20]
 8002b46:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8002b50:	2300      	movs	r3, #0
 8002b52:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002b56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002b5a:	f003 030f 	and.w	r3, r3, #15
 8002b5e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8002b62:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d10f      	bne.n	8002b8a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002b6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002b6e:	f003 0320 	and.w	r3, r3, #32
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d009      	beq.n	8002b8a <HAL_UART_IRQHandler+0x66>
 8002b76:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002b7a:	f003 0320 	and.w	r3, r3, #32
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d003      	beq.n	8002b8a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8002b82:	6878      	ldr	r0, [r7, #4]
 8002b84:	f000 fbd1 	bl	800332a <UART_Receive_IT>
      return;
 8002b88:	e25b      	b.n	8003042 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002b8a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	f000 80de 	beq.w	8002d50 <HAL_UART_IRQHandler+0x22c>
 8002b94:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002b98:	f003 0301 	and.w	r3, r3, #1
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d106      	bne.n	8002bae <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002ba0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002ba4:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	f000 80d1 	beq.w	8002d50 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002bae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002bb2:	f003 0301 	and.w	r3, r3, #1
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d00b      	beq.n	8002bd2 <HAL_UART_IRQHandler+0xae>
 8002bba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002bbe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d005      	beq.n	8002bd2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bca:	f043 0201 	orr.w	r2, r3, #1
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002bd2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002bd6:	f003 0304 	and.w	r3, r3, #4
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d00b      	beq.n	8002bf6 <HAL_UART_IRQHandler+0xd2>
 8002bde:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002be2:	f003 0301 	and.w	r3, r3, #1
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d005      	beq.n	8002bf6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bee:	f043 0202 	orr.w	r2, r3, #2
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002bf6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002bfa:	f003 0302 	and.w	r3, r3, #2
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d00b      	beq.n	8002c1a <HAL_UART_IRQHandler+0xf6>
 8002c02:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002c06:	f003 0301 	and.w	r3, r3, #1
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d005      	beq.n	8002c1a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c12:	f043 0204 	orr.w	r2, r3, #4
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8002c1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002c1e:	f003 0308 	and.w	r3, r3, #8
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d011      	beq.n	8002c4a <HAL_UART_IRQHandler+0x126>
 8002c26:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002c2a:	f003 0320 	and.w	r3, r3, #32
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d105      	bne.n	8002c3e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8002c32:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002c36:	f003 0301 	and.w	r3, r3, #1
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d005      	beq.n	8002c4a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c42:	f043 0208 	orr.w	r2, r3, #8
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	f000 81f2 	beq.w	8003038 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002c54:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002c58:	f003 0320 	and.w	r3, r3, #32
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d008      	beq.n	8002c72 <HAL_UART_IRQHandler+0x14e>
 8002c60:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002c64:	f003 0320 	and.w	r3, r3, #32
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d002      	beq.n	8002c72 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002c6c:	6878      	ldr	r0, [r7, #4]
 8002c6e:	f000 fb5c 	bl	800332a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	695b      	ldr	r3, [r3, #20]
 8002c78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	bf14      	ite	ne
 8002c80:	2301      	movne	r3, #1
 8002c82:	2300      	moveq	r3, #0
 8002c84:	b2db      	uxtb	r3, r3
 8002c86:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c8e:	f003 0308 	and.w	r3, r3, #8
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d103      	bne.n	8002c9e <HAL_UART_IRQHandler+0x17a>
 8002c96:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d04f      	beq.n	8002d3e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002c9e:	6878      	ldr	r0, [r7, #4]
 8002ca0:	f000 fa66 	bl	8003170 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	695b      	ldr	r3, [r3, #20]
 8002caa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d041      	beq.n	8002d36 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	3314      	adds	r3, #20
 8002cb8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002cbc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002cc0:	e853 3f00 	ldrex	r3, [r3]
 8002cc4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8002cc8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002ccc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002cd0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	3314      	adds	r3, #20
 8002cda:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8002cde:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8002ce2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ce6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8002cea:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8002cee:	e841 2300 	strex	r3, r2, [r1]
 8002cf2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8002cf6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d1d9      	bne.n	8002cb2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d013      	beq.n	8002d2e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d0a:	4a7e      	ldr	r2, [pc, #504]	; (8002f04 <HAL_UART_IRQHandler+0x3e0>)
 8002d0c:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d12:	4618      	mov	r0, r3
 8002d14:	f7fd ffcc 	bl	8000cb0 <HAL_DMA_Abort_IT>
 8002d18:	4603      	mov	r3, r0
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d016      	beq.n	8002d4c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d24:	687a      	ldr	r2, [r7, #4]
 8002d26:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002d28:	4610      	mov	r0, r2
 8002d2a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002d2c:	e00e      	b.n	8002d4c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002d2e:	6878      	ldr	r0, [r7, #4]
 8002d30:	f000 f99c 	bl	800306c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002d34:	e00a      	b.n	8002d4c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002d36:	6878      	ldr	r0, [r7, #4]
 8002d38:	f000 f998 	bl	800306c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002d3c:	e006      	b.n	8002d4c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002d3e:	6878      	ldr	r0, [r7, #4]
 8002d40:	f000 f994 	bl	800306c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	2200      	movs	r2, #0
 8002d48:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8002d4a:	e175      	b.n	8003038 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002d4c:	bf00      	nop
    return;
 8002d4e:	e173      	b.n	8003038 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d54:	2b01      	cmp	r3, #1
 8002d56:	f040 814f 	bne.w	8002ff8 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002d5a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002d5e:	f003 0310 	and.w	r3, r3, #16
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	f000 8148 	beq.w	8002ff8 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002d68:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002d6c:	f003 0310 	and.w	r3, r3, #16
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	f000 8141 	beq.w	8002ff8 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002d76:	2300      	movs	r3, #0
 8002d78:	60bb      	str	r3, [r7, #8]
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	60bb      	str	r3, [r7, #8]
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	685b      	ldr	r3, [r3, #4]
 8002d88:	60bb      	str	r3, [r7, #8]
 8002d8a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	695b      	ldr	r3, [r3, #20]
 8002d92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	f000 80b6 	beq.w	8002f08 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	685b      	ldr	r3, [r3, #4]
 8002da4:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002da8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	f000 8145 	beq.w	800303c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002db6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002dba:	429a      	cmp	r2, r3
 8002dbc:	f080 813e 	bcs.w	800303c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002dc6:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002dcc:	699b      	ldr	r3, [r3, #24]
 8002dce:	2b20      	cmp	r3, #32
 8002dd0:	f000 8088 	beq.w	8002ee4 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	330c      	adds	r3, #12
 8002dda:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002dde:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002de2:	e853 3f00 	ldrex	r3, [r3]
 8002de6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8002dea:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002dee:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002df2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	330c      	adds	r3, #12
 8002dfc:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8002e00:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002e04:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e08:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8002e0c:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8002e10:	e841 2300 	strex	r3, r2, [r1]
 8002e14:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8002e18:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d1d9      	bne.n	8002dd4 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	3314      	adds	r3, #20
 8002e26:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e28:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002e2a:	e853 3f00 	ldrex	r3, [r3]
 8002e2e:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8002e30:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002e32:	f023 0301 	bic.w	r3, r3, #1
 8002e36:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	3314      	adds	r3, #20
 8002e40:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8002e44:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8002e48:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e4a:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8002e4c:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8002e50:	e841 2300 	strex	r3, r2, [r1]
 8002e54:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8002e56:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d1e1      	bne.n	8002e20 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	3314      	adds	r3, #20
 8002e62:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e64:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002e66:	e853 3f00 	ldrex	r3, [r3]
 8002e6a:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8002e6c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002e6e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002e72:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	3314      	adds	r3, #20
 8002e7c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8002e80:	66fa      	str	r2, [r7, #108]	; 0x6c
 8002e82:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e84:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8002e86:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002e88:	e841 2300 	strex	r3, r2, [r1]
 8002e8c:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8002e8e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d1e3      	bne.n	8002e5c <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	2220      	movs	r2, #32
 8002e98:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	2200      	movs	r2, #0
 8002ea0:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	330c      	adds	r3, #12
 8002ea8:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002eaa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002eac:	e853 3f00 	ldrex	r3, [r3]
 8002eb0:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8002eb2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002eb4:	f023 0310 	bic.w	r3, r3, #16
 8002eb8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	330c      	adds	r3, #12
 8002ec2:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8002ec6:	65ba      	str	r2, [r7, #88]	; 0x58
 8002ec8:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002eca:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002ecc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002ece:	e841 2300 	strex	r3, r2, [r1]
 8002ed2:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8002ed4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d1e3      	bne.n	8002ea2 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ede:	4618      	mov	r0, r3
 8002ee0:	f7fd feab 	bl	8000c3a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	2202      	movs	r2, #2
 8002ee8:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002ef2:	b29b      	uxth	r3, r3
 8002ef4:	1ad3      	subs	r3, r2, r3
 8002ef6:	b29b      	uxth	r3, r3
 8002ef8:	4619      	mov	r1, r3
 8002efa:	6878      	ldr	r0, [r7, #4]
 8002efc:	f000 f8bf 	bl	800307e <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002f00:	e09c      	b.n	800303c <HAL_UART_IRQHandler+0x518>
 8002f02:	bf00      	nop
 8002f04:	08003235 	.word	0x08003235
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002f10:	b29b      	uxth	r3, r3
 8002f12:	1ad3      	subs	r3, r2, r3
 8002f14:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002f1c:	b29b      	uxth	r3, r3
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	f000 808e 	beq.w	8003040 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8002f24:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	f000 8089 	beq.w	8003040 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	330c      	adds	r3, #12
 8002f34:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f38:	e853 3f00 	ldrex	r3, [r3]
 8002f3c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8002f3e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f40:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002f44:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	330c      	adds	r3, #12
 8002f4e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8002f52:	647a      	str	r2, [r7, #68]	; 0x44
 8002f54:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f56:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002f58:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002f5a:	e841 2300 	strex	r3, r2, [r1]
 8002f5e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8002f60:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d1e3      	bne.n	8002f2e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	3314      	adds	r3, #20
 8002f6c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f70:	e853 3f00 	ldrex	r3, [r3]
 8002f74:	623b      	str	r3, [r7, #32]
   return(result);
 8002f76:	6a3b      	ldr	r3, [r7, #32]
 8002f78:	f023 0301 	bic.w	r3, r3, #1
 8002f7c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	3314      	adds	r3, #20
 8002f86:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8002f8a:	633a      	str	r2, [r7, #48]	; 0x30
 8002f8c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f8e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002f90:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002f92:	e841 2300 	strex	r3, r2, [r1]
 8002f96:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8002f98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d1e3      	bne.n	8002f66 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	2220      	movs	r2, #32
 8002fa2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	2200      	movs	r2, #0
 8002faa:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	330c      	adds	r3, #12
 8002fb2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fb4:	693b      	ldr	r3, [r7, #16]
 8002fb6:	e853 3f00 	ldrex	r3, [r3]
 8002fba:	60fb      	str	r3, [r7, #12]
   return(result);
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	f023 0310 	bic.w	r3, r3, #16
 8002fc2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	330c      	adds	r3, #12
 8002fcc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8002fd0:	61fa      	str	r2, [r7, #28]
 8002fd2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fd4:	69b9      	ldr	r1, [r7, #24]
 8002fd6:	69fa      	ldr	r2, [r7, #28]
 8002fd8:	e841 2300 	strex	r3, r2, [r1]
 8002fdc:	617b      	str	r3, [r7, #20]
   return(result);
 8002fde:	697b      	ldr	r3, [r7, #20]
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d1e3      	bne.n	8002fac <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	2202      	movs	r2, #2
 8002fe8:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002fea:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002fee:	4619      	mov	r1, r3
 8002ff0:	6878      	ldr	r0, [r7, #4]
 8002ff2:	f000 f844 	bl	800307e <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002ff6:	e023      	b.n	8003040 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002ff8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002ffc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003000:	2b00      	cmp	r3, #0
 8003002:	d009      	beq.n	8003018 <HAL_UART_IRQHandler+0x4f4>
 8003004:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003008:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800300c:	2b00      	cmp	r3, #0
 800300e:	d003      	beq.n	8003018 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8003010:	6878      	ldr	r0, [r7, #4]
 8003012:	f000 f923 	bl	800325c <UART_Transmit_IT>
    return;
 8003016:	e014      	b.n	8003042 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003018:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800301c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003020:	2b00      	cmp	r3, #0
 8003022:	d00e      	beq.n	8003042 <HAL_UART_IRQHandler+0x51e>
 8003024:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003028:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800302c:	2b00      	cmp	r3, #0
 800302e:	d008      	beq.n	8003042 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8003030:	6878      	ldr	r0, [r7, #4]
 8003032:	f000 f962 	bl	80032fa <UART_EndTransmit_IT>
    return;
 8003036:	e004      	b.n	8003042 <HAL_UART_IRQHandler+0x51e>
    return;
 8003038:	bf00      	nop
 800303a:	e002      	b.n	8003042 <HAL_UART_IRQHandler+0x51e>
      return;
 800303c:	bf00      	nop
 800303e:	e000      	b.n	8003042 <HAL_UART_IRQHandler+0x51e>
      return;
 8003040:	bf00      	nop
  }
}
 8003042:	37e8      	adds	r7, #232	; 0xe8
 8003044:	46bd      	mov	sp, r7
 8003046:	bd80      	pop	{r7, pc}

08003048 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003048:	b480      	push	{r7}
 800304a:	b083      	sub	sp, #12
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003050:	bf00      	nop
 8003052:	370c      	adds	r7, #12
 8003054:	46bd      	mov	sp, r7
 8003056:	bc80      	pop	{r7}
 8003058:	4770      	bx	lr

0800305a <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800305a:	b480      	push	{r7}
 800305c:	b083      	sub	sp, #12
 800305e:	af00      	add	r7, sp, #0
 8003060:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8003062:	bf00      	nop
 8003064:	370c      	adds	r7, #12
 8003066:	46bd      	mov	sp, r7
 8003068:	bc80      	pop	{r7}
 800306a:	4770      	bx	lr

0800306c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800306c:	b480      	push	{r7}
 800306e:	b083      	sub	sp, #12
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003074:	bf00      	nop
 8003076:	370c      	adds	r7, #12
 8003078:	46bd      	mov	sp, r7
 800307a:	bc80      	pop	{r7}
 800307c:	4770      	bx	lr

0800307e <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800307e:	b480      	push	{r7}
 8003080:	b083      	sub	sp, #12
 8003082:	af00      	add	r7, sp, #0
 8003084:	6078      	str	r0, [r7, #4]
 8003086:	460b      	mov	r3, r1
 8003088:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800308a:	bf00      	nop
 800308c:	370c      	adds	r7, #12
 800308e:	46bd      	mov	sp, r7
 8003090:	bc80      	pop	{r7}
 8003092:	4770      	bx	lr

08003094 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003094:	b580      	push	{r7, lr}
 8003096:	b090      	sub	sp, #64	; 0x40
 8003098:	af00      	add	r7, sp, #0
 800309a:	60f8      	str	r0, [r7, #12]
 800309c:	60b9      	str	r1, [r7, #8]
 800309e:	603b      	str	r3, [r7, #0]
 80030a0:	4613      	mov	r3, r2
 80030a2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80030a4:	e050      	b.n	8003148 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80030a6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80030a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030ac:	d04c      	beq.n	8003148 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80030ae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d007      	beq.n	80030c4 <UART_WaitOnFlagUntilTimeout+0x30>
 80030b4:	f7fd fc86 	bl	80009c4 <HAL_GetTick>
 80030b8:	4602      	mov	r2, r0
 80030ba:	683b      	ldr	r3, [r7, #0]
 80030bc:	1ad3      	subs	r3, r2, r3
 80030be:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80030c0:	429a      	cmp	r2, r3
 80030c2:	d241      	bcs.n	8003148 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	330c      	adds	r3, #12
 80030ca:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030ce:	e853 3f00 	ldrex	r3, [r3]
 80030d2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80030d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030d6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80030da:	63fb      	str	r3, [r7, #60]	; 0x3c
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	330c      	adds	r3, #12
 80030e2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80030e4:	637a      	str	r2, [r7, #52]	; 0x34
 80030e6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030e8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80030ea:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80030ec:	e841 2300 	strex	r3, r2, [r1]
 80030f0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80030f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d1e5      	bne.n	80030c4 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	3314      	adds	r3, #20
 80030fe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003100:	697b      	ldr	r3, [r7, #20]
 8003102:	e853 3f00 	ldrex	r3, [r3]
 8003106:	613b      	str	r3, [r7, #16]
   return(result);
 8003108:	693b      	ldr	r3, [r7, #16]
 800310a:	f023 0301 	bic.w	r3, r3, #1
 800310e:	63bb      	str	r3, [r7, #56]	; 0x38
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	3314      	adds	r3, #20
 8003116:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003118:	623a      	str	r2, [r7, #32]
 800311a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800311c:	69f9      	ldr	r1, [r7, #28]
 800311e:	6a3a      	ldr	r2, [r7, #32]
 8003120:	e841 2300 	strex	r3, r2, [r1]
 8003124:	61bb      	str	r3, [r7, #24]
   return(result);
 8003126:	69bb      	ldr	r3, [r7, #24]
 8003128:	2b00      	cmp	r3, #0
 800312a:	d1e5      	bne.n	80030f8 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	2220      	movs	r2, #32
 8003130:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	2220      	movs	r2, #32
 8003138:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	2200      	movs	r2, #0
 8003140:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8003144:	2303      	movs	r3, #3
 8003146:	e00f      	b.n	8003168 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	681a      	ldr	r2, [r3, #0]
 800314e:	68bb      	ldr	r3, [r7, #8]
 8003150:	4013      	ands	r3, r2
 8003152:	68ba      	ldr	r2, [r7, #8]
 8003154:	429a      	cmp	r2, r3
 8003156:	bf0c      	ite	eq
 8003158:	2301      	moveq	r3, #1
 800315a:	2300      	movne	r3, #0
 800315c:	b2db      	uxtb	r3, r3
 800315e:	461a      	mov	r2, r3
 8003160:	79fb      	ldrb	r3, [r7, #7]
 8003162:	429a      	cmp	r2, r3
 8003164:	d09f      	beq.n	80030a6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003166:	2300      	movs	r3, #0
}
 8003168:	4618      	mov	r0, r3
 800316a:	3740      	adds	r7, #64	; 0x40
 800316c:	46bd      	mov	sp, r7
 800316e:	bd80      	pop	{r7, pc}

08003170 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003170:	b480      	push	{r7}
 8003172:	b095      	sub	sp, #84	; 0x54
 8003174:	af00      	add	r7, sp, #0
 8003176:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	330c      	adds	r3, #12
 800317e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003180:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003182:	e853 3f00 	ldrex	r3, [r3]
 8003186:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003188:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800318a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800318e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	330c      	adds	r3, #12
 8003196:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003198:	643a      	str	r2, [r7, #64]	; 0x40
 800319a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800319c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800319e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80031a0:	e841 2300 	strex	r3, r2, [r1]
 80031a4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80031a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d1e5      	bne.n	8003178 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	3314      	adds	r3, #20
 80031b2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031b4:	6a3b      	ldr	r3, [r7, #32]
 80031b6:	e853 3f00 	ldrex	r3, [r3]
 80031ba:	61fb      	str	r3, [r7, #28]
   return(result);
 80031bc:	69fb      	ldr	r3, [r7, #28]
 80031be:	f023 0301 	bic.w	r3, r3, #1
 80031c2:	64bb      	str	r3, [r7, #72]	; 0x48
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	3314      	adds	r3, #20
 80031ca:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80031cc:	62fa      	str	r2, [r7, #44]	; 0x2c
 80031ce:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031d0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80031d2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80031d4:	e841 2300 	strex	r3, r2, [r1]
 80031d8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80031da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d1e5      	bne.n	80031ac <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031e4:	2b01      	cmp	r3, #1
 80031e6:	d119      	bne.n	800321c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	330c      	adds	r3, #12
 80031ee:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	e853 3f00 	ldrex	r3, [r3]
 80031f6:	60bb      	str	r3, [r7, #8]
   return(result);
 80031f8:	68bb      	ldr	r3, [r7, #8]
 80031fa:	f023 0310 	bic.w	r3, r3, #16
 80031fe:	647b      	str	r3, [r7, #68]	; 0x44
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	330c      	adds	r3, #12
 8003206:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003208:	61ba      	str	r2, [r7, #24]
 800320a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800320c:	6979      	ldr	r1, [r7, #20]
 800320e:	69ba      	ldr	r2, [r7, #24]
 8003210:	e841 2300 	strex	r3, r2, [r1]
 8003214:	613b      	str	r3, [r7, #16]
   return(result);
 8003216:	693b      	ldr	r3, [r7, #16]
 8003218:	2b00      	cmp	r3, #0
 800321a:	d1e5      	bne.n	80031e8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	2220      	movs	r2, #32
 8003220:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	2200      	movs	r2, #0
 8003228:	631a      	str	r2, [r3, #48]	; 0x30
}
 800322a:	bf00      	nop
 800322c:	3754      	adds	r7, #84	; 0x54
 800322e:	46bd      	mov	sp, r7
 8003230:	bc80      	pop	{r7}
 8003232:	4770      	bx	lr

08003234 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003234:	b580      	push	{r7, lr}
 8003236:	b084      	sub	sp, #16
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003240:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	2200      	movs	r2, #0
 8003246:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	2200      	movs	r2, #0
 800324c:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800324e:	68f8      	ldr	r0, [r7, #12]
 8003250:	f7ff ff0c 	bl	800306c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003254:	bf00      	nop
 8003256:	3710      	adds	r7, #16
 8003258:	46bd      	mov	sp, r7
 800325a:	bd80      	pop	{r7, pc}

0800325c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800325c:	b480      	push	{r7}
 800325e:	b085      	sub	sp, #20
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800326a:	b2db      	uxtb	r3, r3
 800326c:	2b21      	cmp	r3, #33	; 0x21
 800326e:	d13e      	bne.n	80032ee <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	689b      	ldr	r3, [r3, #8]
 8003274:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003278:	d114      	bne.n	80032a4 <UART_Transmit_IT+0x48>
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	691b      	ldr	r3, [r3, #16]
 800327e:	2b00      	cmp	r3, #0
 8003280:	d110      	bne.n	80032a4 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	6a1b      	ldr	r3, [r3, #32]
 8003286:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	881b      	ldrh	r3, [r3, #0]
 800328c:	461a      	mov	r2, r3
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003296:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6a1b      	ldr	r3, [r3, #32]
 800329c:	1c9a      	adds	r2, r3, #2
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	621a      	str	r2, [r3, #32]
 80032a2:	e008      	b.n	80032b6 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	6a1b      	ldr	r3, [r3, #32]
 80032a8:	1c59      	adds	r1, r3, #1
 80032aa:	687a      	ldr	r2, [r7, #4]
 80032ac:	6211      	str	r1, [r2, #32]
 80032ae:	781a      	ldrb	r2, [r3, #0]
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80032ba:	b29b      	uxth	r3, r3
 80032bc:	3b01      	subs	r3, #1
 80032be:	b29b      	uxth	r3, r3
 80032c0:	687a      	ldr	r2, [r7, #4]
 80032c2:	4619      	mov	r1, r3
 80032c4:	84d1      	strh	r1, [r2, #38]	; 0x26
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d10f      	bne.n	80032ea <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	68da      	ldr	r2, [r3, #12]
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80032d8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	68da      	ldr	r2, [r3, #12]
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80032e8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80032ea:	2300      	movs	r3, #0
 80032ec:	e000      	b.n	80032f0 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80032ee:	2302      	movs	r3, #2
  }
}
 80032f0:	4618      	mov	r0, r3
 80032f2:	3714      	adds	r7, #20
 80032f4:	46bd      	mov	sp, r7
 80032f6:	bc80      	pop	{r7}
 80032f8:	4770      	bx	lr

080032fa <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80032fa:	b580      	push	{r7, lr}
 80032fc:	b082      	sub	sp, #8
 80032fe:	af00      	add	r7, sp, #0
 8003300:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	68da      	ldr	r2, [r3, #12]
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003310:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	2220      	movs	r2, #32
 8003316:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800331a:	6878      	ldr	r0, [r7, #4]
 800331c:	f7ff fe94 	bl	8003048 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003320:	2300      	movs	r3, #0
}
 8003322:	4618      	mov	r0, r3
 8003324:	3708      	adds	r7, #8
 8003326:	46bd      	mov	sp, r7
 8003328:	bd80      	pop	{r7, pc}

0800332a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800332a:	b580      	push	{r7, lr}
 800332c:	b08c      	sub	sp, #48	; 0x30
 800332e:	af00      	add	r7, sp, #0
 8003330:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003338:	b2db      	uxtb	r3, r3
 800333a:	2b22      	cmp	r3, #34	; 0x22
 800333c:	f040 80ae 	bne.w	800349c <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	689b      	ldr	r3, [r3, #8]
 8003344:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003348:	d117      	bne.n	800337a <UART_Receive_IT+0x50>
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	691b      	ldr	r3, [r3, #16]
 800334e:	2b00      	cmp	r3, #0
 8003350:	d113      	bne.n	800337a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8003352:	2300      	movs	r3, #0
 8003354:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800335a:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	685b      	ldr	r3, [r3, #4]
 8003362:	b29b      	uxth	r3, r3
 8003364:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003368:	b29a      	uxth	r2, r3
 800336a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800336c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003372:	1c9a      	adds	r2, r3, #2
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	629a      	str	r2, [r3, #40]	; 0x28
 8003378:	e026      	b.n	80033c8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800337e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8003380:	2300      	movs	r3, #0
 8003382:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	689b      	ldr	r3, [r3, #8]
 8003388:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800338c:	d007      	beq.n	800339e <UART_Receive_IT+0x74>
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	689b      	ldr	r3, [r3, #8]
 8003392:	2b00      	cmp	r3, #0
 8003394:	d10a      	bne.n	80033ac <UART_Receive_IT+0x82>
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	691b      	ldr	r3, [r3, #16]
 800339a:	2b00      	cmp	r3, #0
 800339c:	d106      	bne.n	80033ac <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	685b      	ldr	r3, [r3, #4]
 80033a4:	b2da      	uxtb	r2, r3
 80033a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80033a8:	701a      	strb	r2, [r3, #0]
 80033aa:	e008      	b.n	80033be <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	685b      	ldr	r3, [r3, #4]
 80033b2:	b2db      	uxtb	r3, r3
 80033b4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80033b8:	b2da      	uxtb	r2, r3
 80033ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80033bc:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033c2:	1c5a      	adds	r2, r3, #1
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80033cc:	b29b      	uxth	r3, r3
 80033ce:	3b01      	subs	r3, #1
 80033d0:	b29b      	uxth	r3, r3
 80033d2:	687a      	ldr	r2, [r7, #4]
 80033d4:	4619      	mov	r1, r3
 80033d6:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d15d      	bne.n	8003498 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	68da      	ldr	r2, [r3, #12]
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f022 0220 	bic.w	r2, r2, #32
 80033ea:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	68da      	ldr	r2, [r3, #12]
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80033fa:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	695a      	ldr	r2, [r3, #20]
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f022 0201 	bic.w	r2, r2, #1
 800340a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	2220      	movs	r2, #32
 8003410:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	2200      	movs	r2, #0
 8003418:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800341e:	2b01      	cmp	r3, #1
 8003420:	d135      	bne.n	800348e <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	2200      	movs	r2, #0
 8003426:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	330c      	adds	r3, #12
 800342e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003430:	697b      	ldr	r3, [r7, #20]
 8003432:	e853 3f00 	ldrex	r3, [r3]
 8003436:	613b      	str	r3, [r7, #16]
   return(result);
 8003438:	693b      	ldr	r3, [r7, #16]
 800343a:	f023 0310 	bic.w	r3, r3, #16
 800343e:	627b      	str	r3, [r7, #36]	; 0x24
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	330c      	adds	r3, #12
 8003446:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003448:	623a      	str	r2, [r7, #32]
 800344a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800344c:	69f9      	ldr	r1, [r7, #28]
 800344e:	6a3a      	ldr	r2, [r7, #32]
 8003450:	e841 2300 	strex	r3, r2, [r1]
 8003454:	61bb      	str	r3, [r7, #24]
   return(result);
 8003456:	69bb      	ldr	r3, [r7, #24]
 8003458:	2b00      	cmp	r3, #0
 800345a:	d1e5      	bne.n	8003428 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f003 0310 	and.w	r3, r3, #16
 8003466:	2b10      	cmp	r3, #16
 8003468:	d10a      	bne.n	8003480 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800346a:	2300      	movs	r3, #0
 800346c:	60fb      	str	r3, [r7, #12]
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	60fb      	str	r3, [r7, #12]
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	685b      	ldr	r3, [r3, #4]
 800347c:	60fb      	str	r3, [r7, #12]
 800347e:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003484:	4619      	mov	r1, r3
 8003486:	6878      	ldr	r0, [r7, #4]
 8003488:	f7ff fdf9 	bl	800307e <HAL_UARTEx_RxEventCallback>
 800348c:	e002      	b.n	8003494 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800348e:	6878      	ldr	r0, [r7, #4]
 8003490:	f7ff fde3 	bl	800305a <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003494:	2300      	movs	r3, #0
 8003496:	e002      	b.n	800349e <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8003498:	2300      	movs	r3, #0
 800349a:	e000      	b.n	800349e <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800349c:	2302      	movs	r3, #2
  }
}
 800349e:	4618      	mov	r0, r3
 80034a0:	3730      	adds	r7, #48	; 0x30
 80034a2:	46bd      	mov	sp, r7
 80034a4:	bd80      	pop	{r7, pc}
	...

080034a8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80034a8:	b580      	push	{r7, lr}
 80034aa:	b084      	sub	sp, #16
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	691b      	ldr	r3, [r3, #16]
 80034b6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	68da      	ldr	r2, [r3, #12]
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	430a      	orrs	r2, r1
 80034c4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	689a      	ldr	r2, [r3, #8]
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	691b      	ldr	r3, [r3, #16]
 80034ce:	431a      	orrs	r2, r3
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	695b      	ldr	r3, [r3, #20]
 80034d4:	4313      	orrs	r3, r2
 80034d6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	68db      	ldr	r3, [r3, #12]
 80034de:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80034e2:	f023 030c 	bic.w	r3, r3, #12
 80034e6:	687a      	ldr	r2, [r7, #4]
 80034e8:	6812      	ldr	r2, [r2, #0]
 80034ea:	68b9      	ldr	r1, [r7, #8]
 80034ec:	430b      	orrs	r3, r1
 80034ee:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	695b      	ldr	r3, [r3, #20]
 80034f6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	699a      	ldr	r2, [r3, #24]
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	430a      	orrs	r2, r1
 8003504:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	4a2c      	ldr	r2, [pc, #176]	; (80035bc <UART_SetConfig+0x114>)
 800350c:	4293      	cmp	r3, r2
 800350e:	d103      	bne.n	8003518 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003510:	f7ff fa02 	bl	8002918 <HAL_RCC_GetPCLK2Freq>
 8003514:	60f8      	str	r0, [r7, #12]
 8003516:	e002      	b.n	800351e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003518:	f7ff f9ea 	bl	80028f0 <HAL_RCC_GetPCLK1Freq>
 800351c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800351e:	68fa      	ldr	r2, [r7, #12]
 8003520:	4613      	mov	r3, r2
 8003522:	009b      	lsls	r3, r3, #2
 8003524:	4413      	add	r3, r2
 8003526:	009a      	lsls	r2, r3, #2
 8003528:	441a      	add	r2, r3
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	685b      	ldr	r3, [r3, #4]
 800352e:	009b      	lsls	r3, r3, #2
 8003530:	fbb2 f3f3 	udiv	r3, r2, r3
 8003534:	4a22      	ldr	r2, [pc, #136]	; (80035c0 <UART_SetConfig+0x118>)
 8003536:	fba2 2303 	umull	r2, r3, r2, r3
 800353a:	095b      	lsrs	r3, r3, #5
 800353c:	0119      	lsls	r1, r3, #4
 800353e:	68fa      	ldr	r2, [r7, #12]
 8003540:	4613      	mov	r3, r2
 8003542:	009b      	lsls	r3, r3, #2
 8003544:	4413      	add	r3, r2
 8003546:	009a      	lsls	r2, r3, #2
 8003548:	441a      	add	r2, r3
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	685b      	ldr	r3, [r3, #4]
 800354e:	009b      	lsls	r3, r3, #2
 8003550:	fbb2 f2f3 	udiv	r2, r2, r3
 8003554:	4b1a      	ldr	r3, [pc, #104]	; (80035c0 <UART_SetConfig+0x118>)
 8003556:	fba3 0302 	umull	r0, r3, r3, r2
 800355a:	095b      	lsrs	r3, r3, #5
 800355c:	2064      	movs	r0, #100	; 0x64
 800355e:	fb00 f303 	mul.w	r3, r0, r3
 8003562:	1ad3      	subs	r3, r2, r3
 8003564:	011b      	lsls	r3, r3, #4
 8003566:	3332      	adds	r3, #50	; 0x32
 8003568:	4a15      	ldr	r2, [pc, #84]	; (80035c0 <UART_SetConfig+0x118>)
 800356a:	fba2 2303 	umull	r2, r3, r2, r3
 800356e:	095b      	lsrs	r3, r3, #5
 8003570:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003574:	4419      	add	r1, r3
 8003576:	68fa      	ldr	r2, [r7, #12]
 8003578:	4613      	mov	r3, r2
 800357a:	009b      	lsls	r3, r3, #2
 800357c:	4413      	add	r3, r2
 800357e:	009a      	lsls	r2, r3, #2
 8003580:	441a      	add	r2, r3
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	685b      	ldr	r3, [r3, #4]
 8003586:	009b      	lsls	r3, r3, #2
 8003588:	fbb2 f2f3 	udiv	r2, r2, r3
 800358c:	4b0c      	ldr	r3, [pc, #48]	; (80035c0 <UART_SetConfig+0x118>)
 800358e:	fba3 0302 	umull	r0, r3, r3, r2
 8003592:	095b      	lsrs	r3, r3, #5
 8003594:	2064      	movs	r0, #100	; 0x64
 8003596:	fb00 f303 	mul.w	r3, r0, r3
 800359a:	1ad3      	subs	r3, r2, r3
 800359c:	011b      	lsls	r3, r3, #4
 800359e:	3332      	adds	r3, #50	; 0x32
 80035a0:	4a07      	ldr	r2, [pc, #28]	; (80035c0 <UART_SetConfig+0x118>)
 80035a2:	fba2 2303 	umull	r2, r3, r2, r3
 80035a6:	095b      	lsrs	r3, r3, #5
 80035a8:	f003 020f 	and.w	r2, r3, #15
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	440a      	add	r2, r1
 80035b2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80035b4:	bf00      	nop
 80035b6:	3710      	adds	r7, #16
 80035b8:	46bd      	mov	sp, r7
 80035ba:	bd80      	pop	{r7, pc}
 80035bc:	40013800 	.word	0x40013800
 80035c0:	51eb851f 	.word	0x51eb851f

080035c4 <siprintf>:
 80035c4:	b40e      	push	{r1, r2, r3}
 80035c6:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80035ca:	b500      	push	{lr}
 80035cc:	b09c      	sub	sp, #112	; 0x70
 80035ce:	ab1d      	add	r3, sp, #116	; 0x74
 80035d0:	9002      	str	r0, [sp, #8]
 80035d2:	9006      	str	r0, [sp, #24]
 80035d4:	9107      	str	r1, [sp, #28]
 80035d6:	9104      	str	r1, [sp, #16]
 80035d8:	4808      	ldr	r0, [pc, #32]	; (80035fc <siprintf+0x38>)
 80035da:	4909      	ldr	r1, [pc, #36]	; (8003600 <siprintf+0x3c>)
 80035dc:	f853 2b04 	ldr.w	r2, [r3], #4
 80035e0:	9105      	str	r1, [sp, #20]
 80035e2:	6800      	ldr	r0, [r0, #0]
 80035e4:	a902      	add	r1, sp, #8
 80035e6:	9301      	str	r3, [sp, #4]
 80035e8:	f000 f98e 	bl	8003908 <_svfiprintf_r>
 80035ec:	2200      	movs	r2, #0
 80035ee:	9b02      	ldr	r3, [sp, #8]
 80035f0:	701a      	strb	r2, [r3, #0]
 80035f2:	b01c      	add	sp, #112	; 0x70
 80035f4:	f85d eb04 	ldr.w	lr, [sp], #4
 80035f8:	b003      	add	sp, #12
 80035fa:	4770      	bx	lr
 80035fc:	20000058 	.word	0x20000058
 8003600:	ffff0208 	.word	0xffff0208

08003604 <memset>:
 8003604:	4603      	mov	r3, r0
 8003606:	4402      	add	r2, r0
 8003608:	4293      	cmp	r3, r2
 800360a:	d100      	bne.n	800360e <memset+0xa>
 800360c:	4770      	bx	lr
 800360e:	f803 1b01 	strb.w	r1, [r3], #1
 8003612:	e7f9      	b.n	8003608 <memset+0x4>

08003614 <__errno>:
 8003614:	4b01      	ldr	r3, [pc, #4]	; (800361c <__errno+0x8>)
 8003616:	6818      	ldr	r0, [r3, #0]
 8003618:	4770      	bx	lr
 800361a:	bf00      	nop
 800361c:	20000058 	.word	0x20000058

08003620 <__libc_init_array>:
 8003620:	b570      	push	{r4, r5, r6, lr}
 8003622:	2600      	movs	r6, #0
 8003624:	4d0c      	ldr	r5, [pc, #48]	; (8003658 <__libc_init_array+0x38>)
 8003626:	4c0d      	ldr	r4, [pc, #52]	; (800365c <__libc_init_array+0x3c>)
 8003628:	1b64      	subs	r4, r4, r5
 800362a:	10a4      	asrs	r4, r4, #2
 800362c:	42a6      	cmp	r6, r4
 800362e:	d109      	bne.n	8003644 <__libc_init_array+0x24>
 8003630:	f000 fc7a 	bl	8003f28 <_init>
 8003634:	2600      	movs	r6, #0
 8003636:	4d0a      	ldr	r5, [pc, #40]	; (8003660 <__libc_init_array+0x40>)
 8003638:	4c0a      	ldr	r4, [pc, #40]	; (8003664 <__libc_init_array+0x44>)
 800363a:	1b64      	subs	r4, r4, r5
 800363c:	10a4      	asrs	r4, r4, #2
 800363e:	42a6      	cmp	r6, r4
 8003640:	d105      	bne.n	800364e <__libc_init_array+0x2e>
 8003642:	bd70      	pop	{r4, r5, r6, pc}
 8003644:	f855 3b04 	ldr.w	r3, [r5], #4
 8003648:	4798      	blx	r3
 800364a:	3601      	adds	r6, #1
 800364c:	e7ee      	b.n	800362c <__libc_init_array+0xc>
 800364e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003652:	4798      	blx	r3
 8003654:	3601      	adds	r6, #1
 8003656:	e7f2      	b.n	800363e <__libc_init_array+0x1e>
 8003658:	08003fd0 	.word	0x08003fd0
 800365c:	08003fd0 	.word	0x08003fd0
 8003660:	08003fd0 	.word	0x08003fd0
 8003664:	08003fd4 	.word	0x08003fd4

08003668 <__retarget_lock_acquire_recursive>:
 8003668:	4770      	bx	lr

0800366a <__retarget_lock_release_recursive>:
 800366a:	4770      	bx	lr

0800366c <_free_r>:
 800366c:	b538      	push	{r3, r4, r5, lr}
 800366e:	4605      	mov	r5, r0
 8003670:	2900      	cmp	r1, #0
 8003672:	d040      	beq.n	80036f6 <_free_r+0x8a>
 8003674:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003678:	1f0c      	subs	r4, r1, #4
 800367a:	2b00      	cmp	r3, #0
 800367c:	bfb8      	it	lt
 800367e:	18e4      	addlt	r4, r4, r3
 8003680:	f000 f8dc 	bl	800383c <__malloc_lock>
 8003684:	4a1c      	ldr	r2, [pc, #112]	; (80036f8 <_free_r+0x8c>)
 8003686:	6813      	ldr	r3, [r2, #0]
 8003688:	b933      	cbnz	r3, 8003698 <_free_r+0x2c>
 800368a:	6063      	str	r3, [r4, #4]
 800368c:	6014      	str	r4, [r2, #0]
 800368e:	4628      	mov	r0, r5
 8003690:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003694:	f000 b8d8 	b.w	8003848 <__malloc_unlock>
 8003698:	42a3      	cmp	r3, r4
 800369a:	d908      	bls.n	80036ae <_free_r+0x42>
 800369c:	6820      	ldr	r0, [r4, #0]
 800369e:	1821      	adds	r1, r4, r0
 80036a0:	428b      	cmp	r3, r1
 80036a2:	bf01      	itttt	eq
 80036a4:	6819      	ldreq	r1, [r3, #0]
 80036a6:	685b      	ldreq	r3, [r3, #4]
 80036a8:	1809      	addeq	r1, r1, r0
 80036aa:	6021      	streq	r1, [r4, #0]
 80036ac:	e7ed      	b.n	800368a <_free_r+0x1e>
 80036ae:	461a      	mov	r2, r3
 80036b0:	685b      	ldr	r3, [r3, #4]
 80036b2:	b10b      	cbz	r3, 80036b8 <_free_r+0x4c>
 80036b4:	42a3      	cmp	r3, r4
 80036b6:	d9fa      	bls.n	80036ae <_free_r+0x42>
 80036b8:	6811      	ldr	r1, [r2, #0]
 80036ba:	1850      	adds	r0, r2, r1
 80036bc:	42a0      	cmp	r0, r4
 80036be:	d10b      	bne.n	80036d8 <_free_r+0x6c>
 80036c0:	6820      	ldr	r0, [r4, #0]
 80036c2:	4401      	add	r1, r0
 80036c4:	1850      	adds	r0, r2, r1
 80036c6:	4283      	cmp	r3, r0
 80036c8:	6011      	str	r1, [r2, #0]
 80036ca:	d1e0      	bne.n	800368e <_free_r+0x22>
 80036cc:	6818      	ldr	r0, [r3, #0]
 80036ce:	685b      	ldr	r3, [r3, #4]
 80036d0:	4408      	add	r0, r1
 80036d2:	6010      	str	r0, [r2, #0]
 80036d4:	6053      	str	r3, [r2, #4]
 80036d6:	e7da      	b.n	800368e <_free_r+0x22>
 80036d8:	d902      	bls.n	80036e0 <_free_r+0x74>
 80036da:	230c      	movs	r3, #12
 80036dc:	602b      	str	r3, [r5, #0]
 80036de:	e7d6      	b.n	800368e <_free_r+0x22>
 80036e0:	6820      	ldr	r0, [r4, #0]
 80036e2:	1821      	adds	r1, r4, r0
 80036e4:	428b      	cmp	r3, r1
 80036e6:	bf01      	itttt	eq
 80036e8:	6819      	ldreq	r1, [r3, #0]
 80036ea:	685b      	ldreq	r3, [r3, #4]
 80036ec:	1809      	addeq	r1, r1, r0
 80036ee:	6021      	streq	r1, [r4, #0]
 80036f0:	6063      	str	r3, [r4, #4]
 80036f2:	6054      	str	r4, [r2, #4]
 80036f4:	e7cb      	b.n	800368e <_free_r+0x22>
 80036f6:	bd38      	pop	{r3, r4, r5, pc}
 80036f8:	2000025c 	.word	0x2000025c

080036fc <sbrk_aligned>:
 80036fc:	b570      	push	{r4, r5, r6, lr}
 80036fe:	4e0e      	ldr	r6, [pc, #56]	; (8003738 <sbrk_aligned+0x3c>)
 8003700:	460c      	mov	r4, r1
 8003702:	6831      	ldr	r1, [r6, #0]
 8003704:	4605      	mov	r5, r0
 8003706:	b911      	cbnz	r1, 800370e <sbrk_aligned+0x12>
 8003708:	f000 fbaa 	bl	8003e60 <_sbrk_r>
 800370c:	6030      	str	r0, [r6, #0]
 800370e:	4621      	mov	r1, r4
 8003710:	4628      	mov	r0, r5
 8003712:	f000 fba5 	bl	8003e60 <_sbrk_r>
 8003716:	1c43      	adds	r3, r0, #1
 8003718:	d00a      	beq.n	8003730 <sbrk_aligned+0x34>
 800371a:	1cc4      	adds	r4, r0, #3
 800371c:	f024 0403 	bic.w	r4, r4, #3
 8003720:	42a0      	cmp	r0, r4
 8003722:	d007      	beq.n	8003734 <sbrk_aligned+0x38>
 8003724:	1a21      	subs	r1, r4, r0
 8003726:	4628      	mov	r0, r5
 8003728:	f000 fb9a 	bl	8003e60 <_sbrk_r>
 800372c:	3001      	adds	r0, #1
 800372e:	d101      	bne.n	8003734 <sbrk_aligned+0x38>
 8003730:	f04f 34ff 	mov.w	r4, #4294967295
 8003734:	4620      	mov	r0, r4
 8003736:	bd70      	pop	{r4, r5, r6, pc}
 8003738:	20000260 	.word	0x20000260

0800373c <_malloc_r>:
 800373c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003740:	1ccd      	adds	r5, r1, #3
 8003742:	f025 0503 	bic.w	r5, r5, #3
 8003746:	3508      	adds	r5, #8
 8003748:	2d0c      	cmp	r5, #12
 800374a:	bf38      	it	cc
 800374c:	250c      	movcc	r5, #12
 800374e:	2d00      	cmp	r5, #0
 8003750:	4607      	mov	r7, r0
 8003752:	db01      	blt.n	8003758 <_malloc_r+0x1c>
 8003754:	42a9      	cmp	r1, r5
 8003756:	d905      	bls.n	8003764 <_malloc_r+0x28>
 8003758:	230c      	movs	r3, #12
 800375a:	2600      	movs	r6, #0
 800375c:	603b      	str	r3, [r7, #0]
 800375e:	4630      	mov	r0, r6
 8003760:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003764:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8003838 <_malloc_r+0xfc>
 8003768:	f000 f868 	bl	800383c <__malloc_lock>
 800376c:	f8d8 3000 	ldr.w	r3, [r8]
 8003770:	461c      	mov	r4, r3
 8003772:	bb5c      	cbnz	r4, 80037cc <_malloc_r+0x90>
 8003774:	4629      	mov	r1, r5
 8003776:	4638      	mov	r0, r7
 8003778:	f7ff ffc0 	bl	80036fc <sbrk_aligned>
 800377c:	1c43      	adds	r3, r0, #1
 800377e:	4604      	mov	r4, r0
 8003780:	d155      	bne.n	800382e <_malloc_r+0xf2>
 8003782:	f8d8 4000 	ldr.w	r4, [r8]
 8003786:	4626      	mov	r6, r4
 8003788:	2e00      	cmp	r6, #0
 800378a:	d145      	bne.n	8003818 <_malloc_r+0xdc>
 800378c:	2c00      	cmp	r4, #0
 800378e:	d048      	beq.n	8003822 <_malloc_r+0xe6>
 8003790:	6823      	ldr	r3, [r4, #0]
 8003792:	4631      	mov	r1, r6
 8003794:	4638      	mov	r0, r7
 8003796:	eb04 0903 	add.w	r9, r4, r3
 800379a:	f000 fb61 	bl	8003e60 <_sbrk_r>
 800379e:	4581      	cmp	r9, r0
 80037a0:	d13f      	bne.n	8003822 <_malloc_r+0xe6>
 80037a2:	6821      	ldr	r1, [r4, #0]
 80037a4:	4638      	mov	r0, r7
 80037a6:	1a6d      	subs	r5, r5, r1
 80037a8:	4629      	mov	r1, r5
 80037aa:	f7ff ffa7 	bl	80036fc <sbrk_aligned>
 80037ae:	3001      	adds	r0, #1
 80037b0:	d037      	beq.n	8003822 <_malloc_r+0xe6>
 80037b2:	6823      	ldr	r3, [r4, #0]
 80037b4:	442b      	add	r3, r5
 80037b6:	6023      	str	r3, [r4, #0]
 80037b8:	f8d8 3000 	ldr.w	r3, [r8]
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d038      	beq.n	8003832 <_malloc_r+0xf6>
 80037c0:	685a      	ldr	r2, [r3, #4]
 80037c2:	42a2      	cmp	r2, r4
 80037c4:	d12b      	bne.n	800381e <_malloc_r+0xe2>
 80037c6:	2200      	movs	r2, #0
 80037c8:	605a      	str	r2, [r3, #4]
 80037ca:	e00f      	b.n	80037ec <_malloc_r+0xb0>
 80037cc:	6822      	ldr	r2, [r4, #0]
 80037ce:	1b52      	subs	r2, r2, r5
 80037d0:	d41f      	bmi.n	8003812 <_malloc_r+0xd6>
 80037d2:	2a0b      	cmp	r2, #11
 80037d4:	d917      	bls.n	8003806 <_malloc_r+0xca>
 80037d6:	1961      	adds	r1, r4, r5
 80037d8:	42a3      	cmp	r3, r4
 80037da:	6025      	str	r5, [r4, #0]
 80037dc:	bf18      	it	ne
 80037de:	6059      	strne	r1, [r3, #4]
 80037e0:	6863      	ldr	r3, [r4, #4]
 80037e2:	bf08      	it	eq
 80037e4:	f8c8 1000 	streq.w	r1, [r8]
 80037e8:	5162      	str	r2, [r4, r5]
 80037ea:	604b      	str	r3, [r1, #4]
 80037ec:	4638      	mov	r0, r7
 80037ee:	f104 060b 	add.w	r6, r4, #11
 80037f2:	f000 f829 	bl	8003848 <__malloc_unlock>
 80037f6:	f026 0607 	bic.w	r6, r6, #7
 80037fa:	1d23      	adds	r3, r4, #4
 80037fc:	1af2      	subs	r2, r6, r3
 80037fe:	d0ae      	beq.n	800375e <_malloc_r+0x22>
 8003800:	1b9b      	subs	r3, r3, r6
 8003802:	50a3      	str	r3, [r4, r2]
 8003804:	e7ab      	b.n	800375e <_malloc_r+0x22>
 8003806:	42a3      	cmp	r3, r4
 8003808:	6862      	ldr	r2, [r4, #4]
 800380a:	d1dd      	bne.n	80037c8 <_malloc_r+0x8c>
 800380c:	f8c8 2000 	str.w	r2, [r8]
 8003810:	e7ec      	b.n	80037ec <_malloc_r+0xb0>
 8003812:	4623      	mov	r3, r4
 8003814:	6864      	ldr	r4, [r4, #4]
 8003816:	e7ac      	b.n	8003772 <_malloc_r+0x36>
 8003818:	4634      	mov	r4, r6
 800381a:	6876      	ldr	r6, [r6, #4]
 800381c:	e7b4      	b.n	8003788 <_malloc_r+0x4c>
 800381e:	4613      	mov	r3, r2
 8003820:	e7cc      	b.n	80037bc <_malloc_r+0x80>
 8003822:	230c      	movs	r3, #12
 8003824:	4638      	mov	r0, r7
 8003826:	603b      	str	r3, [r7, #0]
 8003828:	f000 f80e 	bl	8003848 <__malloc_unlock>
 800382c:	e797      	b.n	800375e <_malloc_r+0x22>
 800382e:	6025      	str	r5, [r4, #0]
 8003830:	e7dc      	b.n	80037ec <_malloc_r+0xb0>
 8003832:	605b      	str	r3, [r3, #4]
 8003834:	deff      	udf	#255	; 0xff
 8003836:	bf00      	nop
 8003838:	2000025c 	.word	0x2000025c

0800383c <__malloc_lock>:
 800383c:	4801      	ldr	r0, [pc, #4]	; (8003844 <__malloc_lock+0x8>)
 800383e:	f7ff bf13 	b.w	8003668 <__retarget_lock_acquire_recursive>
 8003842:	bf00      	nop
 8003844:	20000258 	.word	0x20000258

08003848 <__malloc_unlock>:
 8003848:	4801      	ldr	r0, [pc, #4]	; (8003850 <__malloc_unlock+0x8>)
 800384a:	f7ff bf0e 	b.w	800366a <__retarget_lock_release_recursive>
 800384e:	bf00      	nop
 8003850:	20000258 	.word	0x20000258

08003854 <__ssputs_r>:
 8003854:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003858:	461f      	mov	r7, r3
 800385a:	688e      	ldr	r6, [r1, #8]
 800385c:	4682      	mov	sl, r0
 800385e:	42be      	cmp	r6, r7
 8003860:	460c      	mov	r4, r1
 8003862:	4690      	mov	r8, r2
 8003864:	680b      	ldr	r3, [r1, #0]
 8003866:	d82c      	bhi.n	80038c2 <__ssputs_r+0x6e>
 8003868:	898a      	ldrh	r2, [r1, #12]
 800386a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800386e:	d026      	beq.n	80038be <__ssputs_r+0x6a>
 8003870:	6965      	ldr	r5, [r4, #20]
 8003872:	6909      	ldr	r1, [r1, #16]
 8003874:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003878:	eba3 0901 	sub.w	r9, r3, r1
 800387c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003880:	1c7b      	adds	r3, r7, #1
 8003882:	444b      	add	r3, r9
 8003884:	106d      	asrs	r5, r5, #1
 8003886:	429d      	cmp	r5, r3
 8003888:	bf38      	it	cc
 800388a:	461d      	movcc	r5, r3
 800388c:	0553      	lsls	r3, r2, #21
 800388e:	d527      	bpl.n	80038e0 <__ssputs_r+0x8c>
 8003890:	4629      	mov	r1, r5
 8003892:	f7ff ff53 	bl	800373c <_malloc_r>
 8003896:	4606      	mov	r6, r0
 8003898:	b360      	cbz	r0, 80038f4 <__ssputs_r+0xa0>
 800389a:	464a      	mov	r2, r9
 800389c:	6921      	ldr	r1, [r4, #16]
 800389e:	f000 fafd 	bl	8003e9c <memcpy>
 80038a2:	89a3      	ldrh	r3, [r4, #12]
 80038a4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80038a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80038ac:	81a3      	strh	r3, [r4, #12]
 80038ae:	6126      	str	r6, [r4, #16]
 80038b0:	444e      	add	r6, r9
 80038b2:	6026      	str	r6, [r4, #0]
 80038b4:	463e      	mov	r6, r7
 80038b6:	6165      	str	r5, [r4, #20]
 80038b8:	eba5 0509 	sub.w	r5, r5, r9
 80038bc:	60a5      	str	r5, [r4, #8]
 80038be:	42be      	cmp	r6, r7
 80038c0:	d900      	bls.n	80038c4 <__ssputs_r+0x70>
 80038c2:	463e      	mov	r6, r7
 80038c4:	4632      	mov	r2, r6
 80038c6:	4641      	mov	r1, r8
 80038c8:	6820      	ldr	r0, [r4, #0]
 80038ca:	f000 faaf 	bl	8003e2c <memmove>
 80038ce:	2000      	movs	r0, #0
 80038d0:	68a3      	ldr	r3, [r4, #8]
 80038d2:	1b9b      	subs	r3, r3, r6
 80038d4:	60a3      	str	r3, [r4, #8]
 80038d6:	6823      	ldr	r3, [r4, #0]
 80038d8:	4433      	add	r3, r6
 80038da:	6023      	str	r3, [r4, #0]
 80038dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80038e0:	462a      	mov	r2, r5
 80038e2:	f000 fae9 	bl	8003eb8 <_realloc_r>
 80038e6:	4606      	mov	r6, r0
 80038e8:	2800      	cmp	r0, #0
 80038ea:	d1e0      	bne.n	80038ae <__ssputs_r+0x5a>
 80038ec:	4650      	mov	r0, sl
 80038ee:	6921      	ldr	r1, [r4, #16]
 80038f0:	f7ff febc 	bl	800366c <_free_r>
 80038f4:	230c      	movs	r3, #12
 80038f6:	f8ca 3000 	str.w	r3, [sl]
 80038fa:	89a3      	ldrh	r3, [r4, #12]
 80038fc:	f04f 30ff 	mov.w	r0, #4294967295
 8003900:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003904:	81a3      	strh	r3, [r4, #12]
 8003906:	e7e9      	b.n	80038dc <__ssputs_r+0x88>

08003908 <_svfiprintf_r>:
 8003908:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800390c:	4698      	mov	r8, r3
 800390e:	898b      	ldrh	r3, [r1, #12]
 8003910:	4607      	mov	r7, r0
 8003912:	061b      	lsls	r3, r3, #24
 8003914:	460d      	mov	r5, r1
 8003916:	4614      	mov	r4, r2
 8003918:	b09d      	sub	sp, #116	; 0x74
 800391a:	d50e      	bpl.n	800393a <_svfiprintf_r+0x32>
 800391c:	690b      	ldr	r3, [r1, #16]
 800391e:	b963      	cbnz	r3, 800393a <_svfiprintf_r+0x32>
 8003920:	2140      	movs	r1, #64	; 0x40
 8003922:	f7ff ff0b 	bl	800373c <_malloc_r>
 8003926:	6028      	str	r0, [r5, #0]
 8003928:	6128      	str	r0, [r5, #16]
 800392a:	b920      	cbnz	r0, 8003936 <_svfiprintf_r+0x2e>
 800392c:	230c      	movs	r3, #12
 800392e:	603b      	str	r3, [r7, #0]
 8003930:	f04f 30ff 	mov.w	r0, #4294967295
 8003934:	e0d0      	b.n	8003ad8 <_svfiprintf_r+0x1d0>
 8003936:	2340      	movs	r3, #64	; 0x40
 8003938:	616b      	str	r3, [r5, #20]
 800393a:	2300      	movs	r3, #0
 800393c:	9309      	str	r3, [sp, #36]	; 0x24
 800393e:	2320      	movs	r3, #32
 8003940:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003944:	2330      	movs	r3, #48	; 0x30
 8003946:	f04f 0901 	mov.w	r9, #1
 800394a:	f8cd 800c 	str.w	r8, [sp, #12]
 800394e:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 8003af0 <_svfiprintf_r+0x1e8>
 8003952:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003956:	4623      	mov	r3, r4
 8003958:	469a      	mov	sl, r3
 800395a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800395e:	b10a      	cbz	r2, 8003964 <_svfiprintf_r+0x5c>
 8003960:	2a25      	cmp	r2, #37	; 0x25
 8003962:	d1f9      	bne.n	8003958 <_svfiprintf_r+0x50>
 8003964:	ebba 0b04 	subs.w	fp, sl, r4
 8003968:	d00b      	beq.n	8003982 <_svfiprintf_r+0x7a>
 800396a:	465b      	mov	r3, fp
 800396c:	4622      	mov	r2, r4
 800396e:	4629      	mov	r1, r5
 8003970:	4638      	mov	r0, r7
 8003972:	f7ff ff6f 	bl	8003854 <__ssputs_r>
 8003976:	3001      	adds	r0, #1
 8003978:	f000 80a9 	beq.w	8003ace <_svfiprintf_r+0x1c6>
 800397c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800397e:	445a      	add	r2, fp
 8003980:	9209      	str	r2, [sp, #36]	; 0x24
 8003982:	f89a 3000 	ldrb.w	r3, [sl]
 8003986:	2b00      	cmp	r3, #0
 8003988:	f000 80a1 	beq.w	8003ace <_svfiprintf_r+0x1c6>
 800398c:	2300      	movs	r3, #0
 800398e:	f04f 32ff 	mov.w	r2, #4294967295
 8003992:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003996:	f10a 0a01 	add.w	sl, sl, #1
 800399a:	9304      	str	r3, [sp, #16]
 800399c:	9307      	str	r3, [sp, #28]
 800399e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80039a2:	931a      	str	r3, [sp, #104]	; 0x68
 80039a4:	4654      	mov	r4, sl
 80039a6:	2205      	movs	r2, #5
 80039a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80039ac:	4850      	ldr	r0, [pc, #320]	; (8003af0 <_svfiprintf_r+0x1e8>)
 80039ae:	f000 fa67 	bl	8003e80 <memchr>
 80039b2:	9a04      	ldr	r2, [sp, #16]
 80039b4:	b9d8      	cbnz	r0, 80039ee <_svfiprintf_r+0xe6>
 80039b6:	06d0      	lsls	r0, r2, #27
 80039b8:	bf44      	itt	mi
 80039ba:	2320      	movmi	r3, #32
 80039bc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80039c0:	0711      	lsls	r1, r2, #28
 80039c2:	bf44      	itt	mi
 80039c4:	232b      	movmi	r3, #43	; 0x2b
 80039c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80039ca:	f89a 3000 	ldrb.w	r3, [sl]
 80039ce:	2b2a      	cmp	r3, #42	; 0x2a
 80039d0:	d015      	beq.n	80039fe <_svfiprintf_r+0xf6>
 80039d2:	4654      	mov	r4, sl
 80039d4:	2000      	movs	r0, #0
 80039d6:	f04f 0c0a 	mov.w	ip, #10
 80039da:	9a07      	ldr	r2, [sp, #28]
 80039dc:	4621      	mov	r1, r4
 80039de:	f811 3b01 	ldrb.w	r3, [r1], #1
 80039e2:	3b30      	subs	r3, #48	; 0x30
 80039e4:	2b09      	cmp	r3, #9
 80039e6:	d94d      	bls.n	8003a84 <_svfiprintf_r+0x17c>
 80039e8:	b1b0      	cbz	r0, 8003a18 <_svfiprintf_r+0x110>
 80039ea:	9207      	str	r2, [sp, #28]
 80039ec:	e014      	b.n	8003a18 <_svfiprintf_r+0x110>
 80039ee:	eba0 0308 	sub.w	r3, r0, r8
 80039f2:	fa09 f303 	lsl.w	r3, r9, r3
 80039f6:	4313      	orrs	r3, r2
 80039f8:	46a2      	mov	sl, r4
 80039fa:	9304      	str	r3, [sp, #16]
 80039fc:	e7d2      	b.n	80039a4 <_svfiprintf_r+0x9c>
 80039fe:	9b03      	ldr	r3, [sp, #12]
 8003a00:	1d19      	adds	r1, r3, #4
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	9103      	str	r1, [sp, #12]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	bfbb      	ittet	lt
 8003a0a:	425b      	neglt	r3, r3
 8003a0c:	f042 0202 	orrlt.w	r2, r2, #2
 8003a10:	9307      	strge	r3, [sp, #28]
 8003a12:	9307      	strlt	r3, [sp, #28]
 8003a14:	bfb8      	it	lt
 8003a16:	9204      	strlt	r2, [sp, #16]
 8003a18:	7823      	ldrb	r3, [r4, #0]
 8003a1a:	2b2e      	cmp	r3, #46	; 0x2e
 8003a1c:	d10c      	bne.n	8003a38 <_svfiprintf_r+0x130>
 8003a1e:	7863      	ldrb	r3, [r4, #1]
 8003a20:	2b2a      	cmp	r3, #42	; 0x2a
 8003a22:	d134      	bne.n	8003a8e <_svfiprintf_r+0x186>
 8003a24:	9b03      	ldr	r3, [sp, #12]
 8003a26:	3402      	adds	r4, #2
 8003a28:	1d1a      	adds	r2, r3, #4
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	9203      	str	r2, [sp, #12]
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	bfb8      	it	lt
 8003a32:	f04f 33ff 	movlt.w	r3, #4294967295
 8003a36:	9305      	str	r3, [sp, #20]
 8003a38:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 8003af4 <_svfiprintf_r+0x1ec>
 8003a3c:	2203      	movs	r2, #3
 8003a3e:	4650      	mov	r0, sl
 8003a40:	7821      	ldrb	r1, [r4, #0]
 8003a42:	f000 fa1d 	bl	8003e80 <memchr>
 8003a46:	b138      	cbz	r0, 8003a58 <_svfiprintf_r+0x150>
 8003a48:	2240      	movs	r2, #64	; 0x40
 8003a4a:	9b04      	ldr	r3, [sp, #16]
 8003a4c:	eba0 000a 	sub.w	r0, r0, sl
 8003a50:	4082      	lsls	r2, r0
 8003a52:	4313      	orrs	r3, r2
 8003a54:	3401      	adds	r4, #1
 8003a56:	9304      	str	r3, [sp, #16]
 8003a58:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003a5c:	2206      	movs	r2, #6
 8003a5e:	4826      	ldr	r0, [pc, #152]	; (8003af8 <_svfiprintf_r+0x1f0>)
 8003a60:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003a64:	f000 fa0c 	bl	8003e80 <memchr>
 8003a68:	2800      	cmp	r0, #0
 8003a6a:	d038      	beq.n	8003ade <_svfiprintf_r+0x1d6>
 8003a6c:	4b23      	ldr	r3, [pc, #140]	; (8003afc <_svfiprintf_r+0x1f4>)
 8003a6e:	bb1b      	cbnz	r3, 8003ab8 <_svfiprintf_r+0x1b0>
 8003a70:	9b03      	ldr	r3, [sp, #12]
 8003a72:	3307      	adds	r3, #7
 8003a74:	f023 0307 	bic.w	r3, r3, #7
 8003a78:	3308      	adds	r3, #8
 8003a7a:	9303      	str	r3, [sp, #12]
 8003a7c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003a7e:	4433      	add	r3, r6
 8003a80:	9309      	str	r3, [sp, #36]	; 0x24
 8003a82:	e768      	b.n	8003956 <_svfiprintf_r+0x4e>
 8003a84:	460c      	mov	r4, r1
 8003a86:	2001      	movs	r0, #1
 8003a88:	fb0c 3202 	mla	r2, ip, r2, r3
 8003a8c:	e7a6      	b.n	80039dc <_svfiprintf_r+0xd4>
 8003a8e:	2300      	movs	r3, #0
 8003a90:	f04f 0c0a 	mov.w	ip, #10
 8003a94:	4619      	mov	r1, r3
 8003a96:	3401      	adds	r4, #1
 8003a98:	9305      	str	r3, [sp, #20]
 8003a9a:	4620      	mov	r0, r4
 8003a9c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003aa0:	3a30      	subs	r2, #48	; 0x30
 8003aa2:	2a09      	cmp	r2, #9
 8003aa4:	d903      	bls.n	8003aae <_svfiprintf_r+0x1a6>
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d0c6      	beq.n	8003a38 <_svfiprintf_r+0x130>
 8003aaa:	9105      	str	r1, [sp, #20]
 8003aac:	e7c4      	b.n	8003a38 <_svfiprintf_r+0x130>
 8003aae:	4604      	mov	r4, r0
 8003ab0:	2301      	movs	r3, #1
 8003ab2:	fb0c 2101 	mla	r1, ip, r1, r2
 8003ab6:	e7f0      	b.n	8003a9a <_svfiprintf_r+0x192>
 8003ab8:	ab03      	add	r3, sp, #12
 8003aba:	9300      	str	r3, [sp, #0]
 8003abc:	462a      	mov	r2, r5
 8003abe:	4638      	mov	r0, r7
 8003ac0:	4b0f      	ldr	r3, [pc, #60]	; (8003b00 <_svfiprintf_r+0x1f8>)
 8003ac2:	a904      	add	r1, sp, #16
 8003ac4:	f3af 8000 	nop.w
 8003ac8:	1c42      	adds	r2, r0, #1
 8003aca:	4606      	mov	r6, r0
 8003acc:	d1d6      	bne.n	8003a7c <_svfiprintf_r+0x174>
 8003ace:	89ab      	ldrh	r3, [r5, #12]
 8003ad0:	065b      	lsls	r3, r3, #25
 8003ad2:	f53f af2d 	bmi.w	8003930 <_svfiprintf_r+0x28>
 8003ad6:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003ad8:	b01d      	add	sp, #116	; 0x74
 8003ada:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003ade:	ab03      	add	r3, sp, #12
 8003ae0:	9300      	str	r3, [sp, #0]
 8003ae2:	462a      	mov	r2, r5
 8003ae4:	4638      	mov	r0, r7
 8003ae6:	4b06      	ldr	r3, [pc, #24]	; (8003b00 <_svfiprintf_r+0x1f8>)
 8003ae8:	a904      	add	r1, sp, #16
 8003aea:	f000 f87d 	bl	8003be8 <_printf_i>
 8003aee:	e7eb      	b.n	8003ac8 <_svfiprintf_r+0x1c0>
 8003af0:	08003f9a 	.word	0x08003f9a
 8003af4:	08003fa0 	.word	0x08003fa0
 8003af8:	08003fa4 	.word	0x08003fa4
 8003afc:	00000000 	.word	0x00000000
 8003b00:	08003855 	.word	0x08003855

08003b04 <_printf_common>:
 8003b04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003b08:	4616      	mov	r6, r2
 8003b0a:	4699      	mov	r9, r3
 8003b0c:	688a      	ldr	r2, [r1, #8]
 8003b0e:	690b      	ldr	r3, [r1, #16]
 8003b10:	4607      	mov	r7, r0
 8003b12:	4293      	cmp	r3, r2
 8003b14:	bfb8      	it	lt
 8003b16:	4613      	movlt	r3, r2
 8003b18:	6033      	str	r3, [r6, #0]
 8003b1a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003b1e:	460c      	mov	r4, r1
 8003b20:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003b24:	b10a      	cbz	r2, 8003b2a <_printf_common+0x26>
 8003b26:	3301      	adds	r3, #1
 8003b28:	6033      	str	r3, [r6, #0]
 8003b2a:	6823      	ldr	r3, [r4, #0]
 8003b2c:	0699      	lsls	r1, r3, #26
 8003b2e:	bf42      	ittt	mi
 8003b30:	6833      	ldrmi	r3, [r6, #0]
 8003b32:	3302      	addmi	r3, #2
 8003b34:	6033      	strmi	r3, [r6, #0]
 8003b36:	6825      	ldr	r5, [r4, #0]
 8003b38:	f015 0506 	ands.w	r5, r5, #6
 8003b3c:	d106      	bne.n	8003b4c <_printf_common+0x48>
 8003b3e:	f104 0a19 	add.w	sl, r4, #25
 8003b42:	68e3      	ldr	r3, [r4, #12]
 8003b44:	6832      	ldr	r2, [r6, #0]
 8003b46:	1a9b      	subs	r3, r3, r2
 8003b48:	42ab      	cmp	r3, r5
 8003b4a:	dc2b      	bgt.n	8003ba4 <_printf_common+0xa0>
 8003b4c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003b50:	1e13      	subs	r3, r2, #0
 8003b52:	6822      	ldr	r2, [r4, #0]
 8003b54:	bf18      	it	ne
 8003b56:	2301      	movne	r3, #1
 8003b58:	0692      	lsls	r2, r2, #26
 8003b5a:	d430      	bmi.n	8003bbe <_printf_common+0xba>
 8003b5c:	4649      	mov	r1, r9
 8003b5e:	4638      	mov	r0, r7
 8003b60:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003b64:	47c0      	blx	r8
 8003b66:	3001      	adds	r0, #1
 8003b68:	d023      	beq.n	8003bb2 <_printf_common+0xae>
 8003b6a:	6823      	ldr	r3, [r4, #0]
 8003b6c:	6922      	ldr	r2, [r4, #16]
 8003b6e:	f003 0306 	and.w	r3, r3, #6
 8003b72:	2b04      	cmp	r3, #4
 8003b74:	bf14      	ite	ne
 8003b76:	2500      	movne	r5, #0
 8003b78:	6833      	ldreq	r3, [r6, #0]
 8003b7a:	f04f 0600 	mov.w	r6, #0
 8003b7e:	bf08      	it	eq
 8003b80:	68e5      	ldreq	r5, [r4, #12]
 8003b82:	f104 041a 	add.w	r4, r4, #26
 8003b86:	bf08      	it	eq
 8003b88:	1aed      	subeq	r5, r5, r3
 8003b8a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8003b8e:	bf08      	it	eq
 8003b90:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003b94:	4293      	cmp	r3, r2
 8003b96:	bfc4      	itt	gt
 8003b98:	1a9b      	subgt	r3, r3, r2
 8003b9a:	18ed      	addgt	r5, r5, r3
 8003b9c:	42b5      	cmp	r5, r6
 8003b9e:	d11a      	bne.n	8003bd6 <_printf_common+0xd2>
 8003ba0:	2000      	movs	r0, #0
 8003ba2:	e008      	b.n	8003bb6 <_printf_common+0xb2>
 8003ba4:	2301      	movs	r3, #1
 8003ba6:	4652      	mov	r2, sl
 8003ba8:	4649      	mov	r1, r9
 8003baa:	4638      	mov	r0, r7
 8003bac:	47c0      	blx	r8
 8003bae:	3001      	adds	r0, #1
 8003bb0:	d103      	bne.n	8003bba <_printf_common+0xb6>
 8003bb2:	f04f 30ff 	mov.w	r0, #4294967295
 8003bb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003bba:	3501      	adds	r5, #1
 8003bbc:	e7c1      	b.n	8003b42 <_printf_common+0x3e>
 8003bbe:	2030      	movs	r0, #48	; 0x30
 8003bc0:	18e1      	adds	r1, r4, r3
 8003bc2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003bc6:	1c5a      	adds	r2, r3, #1
 8003bc8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003bcc:	4422      	add	r2, r4
 8003bce:	3302      	adds	r3, #2
 8003bd0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003bd4:	e7c2      	b.n	8003b5c <_printf_common+0x58>
 8003bd6:	2301      	movs	r3, #1
 8003bd8:	4622      	mov	r2, r4
 8003bda:	4649      	mov	r1, r9
 8003bdc:	4638      	mov	r0, r7
 8003bde:	47c0      	blx	r8
 8003be0:	3001      	adds	r0, #1
 8003be2:	d0e6      	beq.n	8003bb2 <_printf_common+0xae>
 8003be4:	3601      	adds	r6, #1
 8003be6:	e7d9      	b.n	8003b9c <_printf_common+0x98>

08003be8 <_printf_i>:
 8003be8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003bec:	7e0f      	ldrb	r7, [r1, #24]
 8003bee:	4691      	mov	r9, r2
 8003bf0:	2f78      	cmp	r7, #120	; 0x78
 8003bf2:	4680      	mov	r8, r0
 8003bf4:	460c      	mov	r4, r1
 8003bf6:	469a      	mov	sl, r3
 8003bf8:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003bfa:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8003bfe:	d807      	bhi.n	8003c10 <_printf_i+0x28>
 8003c00:	2f62      	cmp	r7, #98	; 0x62
 8003c02:	d80a      	bhi.n	8003c1a <_printf_i+0x32>
 8003c04:	2f00      	cmp	r7, #0
 8003c06:	f000 80d5 	beq.w	8003db4 <_printf_i+0x1cc>
 8003c0a:	2f58      	cmp	r7, #88	; 0x58
 8003c0c:	f000 80c1 	beq.w	8003d92 <_printf_i+0x1aa>
 8003c10:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003c14:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003c18:	e03a      	b.n	8003c90 <_printf_i+0xa8>
 8003c1a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003c1e:	2b15      	cmp	r3, #21
 8003c20:	d8f6      	bhi.n	8003c10 <_printf_i+0x28>
 8003c22:	a101      	add	r1, pc, #4	; (adr r1, 8003c28 <_printf_i+0x40>)
 8003c24:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003c28:	08003c81 	.word	0x08003c81
 8003c2c:	08003c95 	.word	0x08003c95
 8003c30:	08003c11 	.word	0x08003c11
 8003c34:	08003c11 	.word	0x08003c11
 8003c38:	08003c11 	.word	0x08003c11
 8003c3c:	08003c11 	.word	0x08003c11
 8003c40:	08003c95 	.word	0x08003c95
 8003c44:	08003c11 	.word	0x08003c11
 8003c48:	08003c11 	.word	0x08003c11
 8003c4c:	08003c11 	.word	0x08003c11
 8003c50:	08003c11 	.word	0x08003c11
 8003c54:	08003d9b 	.word	0x08003d9b
 8003c58:	08003cc1 	.word	0x08003cc1
 8003c5c:	08003d55 	.word	0x08003d55
 8003c60:	08003c11 	.word	0x08003c11
 8003c64:	08003c11 	.word	0x08003c11
 8003c68:	08003dbd 	.word	0x08003dbd
 8003c6c:	08003c11 	.word	0x08003c11
 8003c70:	08003cc1 	.word	0x08003cc1
 8003c74:	08003c11 	.word	0x08003c11
 8003c78:	08003c11 	.word	0x08003c11
 8003c7c:	08003d5d 	.word	0x08003d5d
 8003c80:	682b      	ldr	r3, [r5, #0]
 8003c82:	1d1a      	adds	r2, r3, #4
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	602a      	str	r2, [r5, #0]
 8003c88:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003c8c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003c90:	2301      	movs	r3, #1
 8003c92:	e0a0      	b.n	8003dd6 <_printf_i+0x1ee>
 8003c94:	6820      	ldr	r0, [r4, #0]
 8003c96:	682b      	ldr	r3, [r5, #0]
 8003c98:	0607      	lsls	r7, r0, #24
 8003c9a:	f103 0104 	add.w	r1, r3, #4
 8003c9e:	6029      	str	r1, [r5, #0]
 8003ca0:	d501      	bpl.n	8003ca6 <_printf_i+0xbe>
 8003ca2:	681e      	ldr	r6, [r3, #0]
 8003ca4:	e003      	b.n	8003cae <_printf_i+0xc6>
 8003ca6:	0646      	lsls	r6, r0, #25
 8003ca8:	d5fb      	bpl.n	8003ca2 <_printf_i+0xba>
 8003caa:	f9b3 6000 	ldrsh.w	r6, [r3]
 8003cae:	2e00      	cmp	r6, #0
 8003cb0:	da03      	bge.n	8003cba <_printf_i+0xd2>
 8003cb2:	232d      	movs	r3, #45	; 0x2d
 8003cb4:	4276      	negs	r6, r6
 8003cb6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003cba:	230a      	movs	r3, #10
 8003cbc:	4859      	ldr	r0, [pc, #356]	; (8003e24 <_printf_i+0x23c>)
 8003cbe:	e012      	b.n	8003ce6 <_printf_i+0xfe>
 8003cc0:	682b      	ldr	r3, [r5, #0]
 8003cc2:	6820      	ldr	r0, [r4, #0]
 8003cc4:	1d19      	adds	r1, r3, #4
 8003cc6:	6029      	str	r1, [r5, #0]
 8003cc8:	0605      	lsls	r5, r0, #24
 8003cca:	d501      	bpl.n	8003cd0 <_printf_i+0xe8>
 8003ccc:	681e      	ldr	r6, [r3, #0]
 8003cce:	e002      	b.n	8003cd6 <_printf_i+0xee>
 8003cd0:	0641      	lsls	r1, r0, #25
 8003cd2:	d5fb      	bpl.n	8003ccc <_printf_i+0xe4>
 8003cd4:	881e      	ldrh	r6, [r3, #0]
 8003cd6:	2f6f      	cmp	r7, #111	; 0x6f
 8003cd8:	bf0c      	ite	eq
 8003cda:	2308      	moveq	r3, #8
 8003cdc:	230a      	movne	r3, #10
 8003cde:	4851      	ldr	r0, [pc, #324]	; (8003e24 <_printf_i+0x23c>)
 8003ce0:	2100      	movs	r1, #0
 8003ce2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003ce6:	6865      	ldr	r5, [r4, #4]
 8003ce8:	2d00      	cmp	r5, #0
 8003cea:	bfa8      	it	ge
 8003cec:	6821      	ldrge	r1, [r4, #0]
 8003cee:	60a5      	str	r5, [r4, #8]
 8003cf0:	bfa4      	itt	ge
 8003cf2:	f021 0104 	bicge.w	r1, r1, #4
 8003cf6:	6021      	strge	r1, [r4, #0]
 8003cf8:	b90e      	cbnz	r6, 8003cfe <_printf_i+0x116>
 8003cfa:	2d00      	cmp	r5, #0
 8003cfc:	d04b      	beq.n	8003d96 <_printf_i+0x1ae>
 8003cfe:	4615      	mov	r5, r2
 8003d00:	fbb6 f1f3 	udiv	r1, r6, r3
 8003d04:	fb03 6711 	mls	r7, r3, r1, r6
 8003d08:	5dc7      	ldrb	r7, [r0, r7]
 8003d0a:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8003d0e:	4637      	mov	r7, r6
 8003d10:	42bb      	cmp	r3, r7
 8003d12:	460e      	mov	r6, r1
 8003d14:	d9f4      	bls.n	8003d00 <_printf_i+0x118>
 8003d16:	2b08      	cmp	r3, #8
 8003d18:	d10b      	bne.n	8003d32 <_printf_i+0x14a>
 8003d1a:	6823      	ldr	r3, [r4, #0]
 8003d1c:	07de      	lsls	r6, r3, #31
 8003d1e:	d508      	bpl.n	8003d32 <_printf_i+0x14a>
 8003d20:	6923      	ldr	r3, [r4, #16]
 8003d22:	6861      	ldr	r1, [r4, #4]
 8003d24:	4299      	cmp	r1, r3
 8003d26:	bfde      	ittt	le
 8003d28:	2330      	movle	r3, #48	; 0x30
 8003d2a:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003d2e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003d32:	1b52      	subs	r2, r2, r5
 8003d34:	6122      	str	r2, [r4, #16]
 8003d36:	464b      	mov	r3, r9
 8003d38:	4621      	mov	r1, r4
 8003d3a:	4640      	mov	r0, r8
 8003d3c:	f8cd a000 	str.w	sl, [sp]
 8003d40:	aa03      	add	r2, sp, #12
 8003d42:	f7ff fedf 	bl	8003b04 <_printf_common>
 8003d46:	3001      	adds	r0, #1
 8003d48:	d14a      	bne.n	8003de0 <_printf_i+0x1f8>
 8003d4a:	f04f 30ff 	mov.w	r0, #4294967295
 8003d4e:	b004      	add	sp, #16
 8003d50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003d54:	6823      	ldr	r3, [r4, #0]
 8003d56:	f043 0320 	orr.w	r3, r3, #32
 8003d5a:	6023      	str	r3, [r4, #0]
 8003d5c:	2778      	movs	r7, #120	; 0x78
 8003d5e:	4832      	ldr	r0, [pc, #200]	; (8003e28 <_printf_i+0x240>)
 8003d60:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003d64:	6823      	ldr	r3, [r4, #0]
 8003d66:	6829      	ldr	r1, [r5, #0]
 8003d68:	061f      	lsls	r7, r3, #24
 8003d6a:	f851 6b04 	ldr.w	r6, [r1], #4
 8003d6e:	d402      	bmi.n	8003d76 <_printf_i+0x18e>
 8003d70:	065f      	lsls	r7, r3, #25
 8003d72:	bf48      	it	mi
 8003d74:	b2b6      	uxthmi	r6, r6
 8003d76:	07df      	lsls	r7, r3, #31
 8003d78:	bf48      	it	mi
 8003d7a:	f043 0320 	orrmi.w	r3, r3, #32
 8003d7e:	6029      	str	r1, [r5, #0]
 8003d80:	bf48      	it	mi
 8003d82:	6023      	strmi	r3, [r4, #0]
 8003d84:	b91e      	cbnz	r6, 8003d8e <_printf_i+0x1a6>
 8003d86:	6823      	ldr	r3, [r4, #0]
 8003d88:	f023 0320 	bic.w	r3, r3, #32
 8003d8c:	6023      	str	r3, [r4, #0]
 8003d8e:	2310      	movs	r3, #16
 8003d90:	e7a6      	b.n	8003ce0 <_printf_i+0xf8>
 8003d92:	4824      	ldr	r0, [pc, #144]	; (8003e24 <_printf_i+0x23c>)
 8003d94:	e7e4      	b.n	8003d60 <_printf_i+0x178>
 8003d96:	4615      	mov	r5, r2
 8003d98:	e7bd      	b.n	8003d16 <_printf_i+0x12e>
 8003d9a:	682b      	ldr	r3, [r5, #0]
 8003d9c:	6826      	ldr	r6, [r4, #0]
 8003d9e:	1d18      	adds	r0, r3, #4
 8003da0:	6961      	ldr	r1, [r4, #20]
 8003da2:	6028      	str	r0, [r5, #0]
 8003da4:	0635      	lsls	r5, r6, #24
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	d501      	bpl.n	8003dae <_printf_i+0x1c6>
 8003daa:	6019      	str	r1, [r3, #0]
 8003dac:	e002      	b.n	8003db4 <_printf_i+0x1cc>
 8003dae:	0670      	lsls	r0, r6, #25
 8003db0:	d5fb      	bpl.n	8003daa <_printf_i+0x1c2>
 8003db2:	8019      	strh	r1, [r3, #0]
 8003db4:	2300      	movs	r3, #0
 8003db6:	4615      	mov	r5, r2
 8003db8:	6123      	str	r3, [r4, #16]
 8003dba:	e7bc      	b.n	8003d36 <_printf_i+0x14e>
 8003dbc:	682b      	ldr	r3, [r5, #0]
 8003dbe:	2100      	movs	r1, #0
 8003dc0:	1d1a      	adds	r2, r3, #4
 8003dc2:	602a      	str	r2, [r5, #0]
 8003dc4:	681d      	ldr	r5, [r3, #0]
 8003dc6:	6862      	ldr	r2, [r4, #4]
 8003dc8:	4628      	mov	r0, r5
 8003dca:	f000 f859 	bl	8003e80 <memchr>
 8003dce:	b108      	cbz	r0, 8003dd4 <_printf_i+0x1ec>
 8003dd0:	1b40      	subs	r0, r0, r5
 8003dd2:	6060      	str	r0, [r4, #4]
 8003dd4:	6863      	ldr	r3, [r4, #4]
 8003dd6:	6123      	str	r3, [r4, #16]
 8003dd8:	2300      	movs	r3, #0
 8003dda:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003dde:	e7aa      	b.n	8003d36 <_printf_i+0x14e>
 8003de0:	462a      	mov	r2, r5
 8003de2:	4649      	mov	r1, r9
 8003de4:	4640      	mov	r0, r8
 8003de6:	6923      	ldr	r3, [r4, #16]
 8003de8:	47d0      	blx	sl
 8003dea:	3001      	adds	r0, #1
 8003dec:	d0ad      	beq.n	8003d4a <_printf_i+0x162>
 8003dee:	6823      	ldr	r3, [r4, #0]
 8003df0:	079b      	lsls	r3, r3, #30
 8003df2:	d413      	bmi.n	8003e1c <_printf_i+0x234>
 8003df4:	68e0      	ldr	r0, [r4, #12]
 8003df6:	9b03      	ldr	r3, [sp, #12]
 8003df8:	4298      	cmp	r0, r3
 8003dfa:	bfb8      	it	lt
 8003dfc:	4618      	movlt	r0, r3
 8003dfe:	e7a6      	b.n	8003d4e <_printf_i+0x166>
 8003e00:	2301      	movs	r3, #1
 8003e02:	4632      	mov	r2, r6
 8003e04:	4649      	mov	r1, r9
 8003e06:	4640      	mov	r0, r8
 8003e08:	47d0      	blx	sl
 8003e0a:	3001      	adds	r0, #1
 8003e0c:	d09d      	beq.n	8003d4a <_printf_i+0x162>
 8003e0e:	3501      	adds	r5, #1
 8003e10:	68e3      	ldr	r3, [r4, #12]
 8003e12:	9903      	ldr	r1, [sp, #12]
 8003e14:	1a5b      	subs	r3, r3, r1
 8003e16:	42ab      	cmp	r3, r5
 8003e18:	dcf2      	bgt.n	8003e00 <_printf_i+0x218>
 8003e1a:	e7eb      	b.n	8003df4 <_printf_i+0x20c>
 8003e1c:	2500      	movs	r5, #0
 8003e1e:	f104 0619 	add.w	r6, r4, #25
 8003e22:	e7f5      	b.n	8003e10 <_printf_i+0x228>
 8003e24:	08003fab 	.word	0x08003fab
 8003e28:	08003fbc 	.word	0x08003fbc

08003e2c <memmove>:
 8003e2c:	4288      	cmp	r0, r1
 8003e2e:	b510      	push	{r4, lr}
 8003e30:	eb01 0402 	add.w	r4, r1, r2
 8003e34:	d902      	bls.n	8003e3c <memmove+0x10>
 8003e36:	4284      	cmp	r4, r0
 8003e38:	4623      	mov	r3, r4
 8003e3a:	d807      	bhi.n	8003e4c <memmove+0x20>
 8003e3c:	1e43      	subs	r3, r0, #1
 8003e3e:	42a1      	cmp	r1, r4
 8003e40:	d008      	beq.n	8003e54 <memmove+0x28>
 8003e42:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003e46:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003e4a:	e7f8      	b.n	8003e3e <memmove+0x12>
 8003e4c:	4601      	mov	r1, r0
 8003e4e:	4402      	add	r2, r0
 8003e50:	428a      	cmp	r2, r1
 8003e52:	d100      	bne.n	8003e56 <memmove+0x2a>
 8003e54:	bd10      	pop	{r4, pc}
 8003e56:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003e5a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003e5e:	e7f7      	b.n	8003e50 <memmove+0x24>

08003e60 <_sbrk_r>:
 8003e60:	b538      	push	{r3, r4, r5, lr}
 8003e62:	2300      	movs	r3, #0
 8003e64:	4d05      	ldr	r5, [pc, #20]	; (8003e7c <_sbrk_r+0x1c>)
 8003e66:	4604      	mov	r4, r0
 8003e68:	4608      	mov	r0, r1
 8003e6a:	602b      	str	r3, [r5, #0]
 8003e6c:	f7fc fcf0 	bl	8000850 <_sbrk>
 8003e70:	1c43      	adds	r3, r0, #1
 8003e72:	d102      	bne.n	8003e7a <_sbrk_r+0x1a>
 8003e74:	682b      	ldr	r3, [r5, #0]
 8003e76:	b103      	cbz	r3, 8003e7a <_sbrk_r+0x1a>
 8003e78:	6023      	str	r3, [r4, #0]
 8003e7a:	bd38      	pop	{r3, r4, r5, pc}
 8003e7c:	20000254 	.word	0x20000254

08003e80 <memchr>:
 8003e80:	4603      	mov	r3, r0
 8003e82:	b510      	push	{r4, lr}
 8003e84:	b2c9      	uxtb	r1, r1
 8003e86:	4402      	add	r2, r0
 8003e88:	4293      	cmp	r3, r2
 8003e8a:	4618      	mov	r0, r3
 8003e8c:	d101      	bne.n	8003e92 <memchr+0x12>
 8003e8e:	2000      	movs	r0, #0
 8003e90:	e003      	b.n	8003e9a <memchr+0x1a>
 8003e92:	7804      	ldrb	r4, [r0, #0]
 8003e94:	3301      	adds	r3, #1
 8003e96:	428c      	cmp	r4, r1
 8003e98:	d1f6      	bne.n	8003e88 <memchr+0x8>
 8003e9a:	bd10      	pop	{r4, pc}

08003e9c <memcpy>:
 8003e9c:	440a      	add	r2, r1
 8003e9e:	4291      	cmp	r1, r2
 8003ea0:	f100 33ff 	add.w	r3, r0, #4294967295
 8003ea4:	d100      	bne.n	8003ea8 <memcpy+0xc>
 8003ea6:	4770      	bx	lr
 8003ea8:	b510      	push	{r4, lr}
 8003eaa:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003eae:	4291      	cmp	r1, r2
 8003eb0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003eb4:	d1f9      	bne.n	8003eaa <memcpy+0xe>
 8003eb6:	bd10      	pop	{r4, pc}

08003eb8 <_realloc_r>:
 8003eb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003ebc:	4680      	mov	r8, r0
 8003ebe:	4614      	mov	r4, r2
 8003ec0:	460e      	mov	r6, r1
 8003ec2:	b921      	cbnz	r1, 8003ece <_realloc_r+0x16>
 8003ec4:	4611      	mov	r1, r2
 8003ec6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003eca:	f7ff bc37 	b.w	800373c <_malloc_r>
 8003ece:	b92a      	cbnz	r2, 8003edc <_realloc_r+0x24>
 8003ed0:	f7ff fbcc 	bl	800366c <_free_r>
 8003ed4:	4625      	mov	r5, r4
 8003ed6:	4628      	mov	r0, r5
 8003ed8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003edc:	f000 f81b 	bl	8003f16 <_malloc_usable_size_r>
 8003ee0:	4284      	cmp	r4, r0
 8003ee2:	4607      	mov	r7, r0
 8003ee4:	d802      	bhi.n	8003eec <_realloc_r+0x34>
 8003ee6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8003eea:	d812      	bhi.n	8003f12 <_realloc_r+0x5a>
 8003eec:	4621      	mov	r1, r4
 8003eee:	4640      	mov	r0, r8
 8003ef0:	f7ff fc24 	bl	800373c <_malloc_r>
 8003ef4:	4605      	mov	r5, r0
 8003ef6:	2800      	cmp	r0, #0
 8003ef8:	d0ed      	beq.n	8003ed6 <_realloc_r+0x1e>
 8003efa:	42bc      	cmp	r4, r7
 8003efc:	4622      	mov	r2, r4
 8003efe:	4631      	mov	r1, r6
 8003f00:	bf28      	it	cs
 8003f02:	463a      	movcs	r2, r7
 8003f04:	f7ff ffca 	bl	8003e9c <memcpy>
 8003f08:	4631      	mov	r1, r6
 8003f0a:	4640      	mov	r0, r8
 8003f0c:	f7ff fbae 	bl	800366c <_free_r>
 8003f10:	e7e1      	b.n	8003ed6 <_realloc_r+0x1e>
 8003f12:	4635      	mov	r5, r6
 8003f14:	e7df      	b.n	8003ed6 <_realloc_r+0x1e>

08003f16 <_malloc_usable_size_r>:
 8003f16:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003f1a:	1f18      	subs	r0, r3, #4
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	bfbc      	itt	lt
 8003f20:	580b      	ldrlt	r3, [r1, r0]
 8003f22:	18c0      	addlt	r0, r0, r3
 8003f24:	4770      	bx	lr
	...

08003f28 <_init>:
 8003f28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f2a:	bf00      	nop
 8003f2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003f2e:	bc08      	pop	{r3}
 8003f30:	469e      	mov	lr, r3
 8003f32:	4770      	bx	lr

08003f34 <_fini>:
 8003f34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f36:	bf00      	nop
 8003f38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003f3a:	bc08      	pop	{r3}
 8003f3c:	469e      	mov	lr, r3
 8003f3e:	4770      	bx	lr
