Kapil Anand , Rajeev Barua, Instruction cache locking inside a binary rewriter, Proceedings of the 2009 international conference on Compilers, architecture, and synthesis for embedded systems, October 11-16, 2009, Grenoble, France[doi>10.1145/1629395.1629422]
ARM. 2000. ARM940T technical reference manual. http://infocenter.arm.com/help/topic/com.arm.doc.ddi 0144b/940T_TRM_S.pdf.
Alexis Arnaud and Isabelle Puaut. 2006. Dynamic instruction cache locking in hard real-time systems. In Proceedings of the 14<sup>th</sup> International Conference on Real-Time and Network Systems (RNTS'06). 179--188.
Thomas Ball , James R. Larus, Branch prediction for free, Proceedings of the ACM SIGPLAN 1993 conference on Programming language design and implementation, p.300-313, June 21-25, 1993, Albuquerque, New Mexico, USA[doi>10.1145/155090.155119]
Bryan Buck , Jeffrey K. Hollingsworth, An API for Runtime Code Patching, International Journal of High Performance Computing Applications, v.14 n.4, p.317-329, November  2000[doi>10.1177/109434200001400404]
Brian S. Everitt , Sabine Landau , Morven Leese, Cluster Analysis, Wiley Publishing, 2009
Nikolas Gloy , Michael D. Smith, Procedure placement using temporal-ordering information, ACM Transactions on Programming Languages and Systems (TOPLAS), v.21 n.5, p.977-1027, Sept. 1999[doi>10.1145/330249.330254]
M. R. Guthaus , J. S. Ringenberg , D. Ernst , T. M. Austin , T. Mudge , R. B. Brown, MiBench: A free, commercially representative embedded benchmark suite, Proceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop, p.3-14, December 02-02, 2001[doi>10.1109/WWC.2001.15]
Amir H. Hashemi , David R. Kaeli , Brad Calder, Efficient procedure mapping using cache line coloring, Proceedings of the ACM SIGPLAN 1997 conference on Programming language design and implementation, p.171-182, June 16-18, 1997, Las Vegas, Nevada, USA[doi>10.1145/258915.258931]
M. D. Hill , A. J. Smith, Evaluating Associativity in CPU Caches, IEEE Transactions on Computers, v.38 n.12, p.1612-1630, December 1989[doi>10.1109/12.40842]
Hideya Kawaji, Yosuke Yamaguchi, Hideo Matsuda, and Akihiro Hashimoto. 2001. A graph-based clustering method for a large set of sequences using a graph partitioning algorithm. Genome Inf. 12, 93--102.
Chris Lattner , Vikram Adve, LLVM: A Compilation Framework for Lifelong Program Analysis & Transformation, Proceedings of the international symposium on Code generation and optimization: feedback-directed and runtime optimization, p.75, March 20-24, 2004, Palo Alto, California
Yun Liang , Tulika Mitra, Instruction cache locking using temporal reuse profile, Proceedings of the 47th Design Automation Conference, June 13-18, 2010, Anaheim, California[doi>10.1145/1837274.1837362]
Tiantian Liu , Minming Li , Chun Jason Xue, Minimizing WCET for Real-Time Embedded Systems via Static Instruction Cache Locking, Proceedings of the 2009 15th IEEE Symposium on Real-Time and Embedded Technology and Applications, p.35-44, April 13-16, 2009[doi>10.1109/RTAS.2009.11]
Tiantian Liu , Minming Li , Chun Jason Xue, Instruction Cache Locking for Embedded Systems using Probability Profile, Journal of Signal Processing Systems, v.69 n.2, p.173-188, November  2012[doi>10.1007/s11265-011-0650-6]
S. McFarling, Program optimization for instruction caches, Proceedings of the third international conference on Architectural support for programming languages and operating systems, p.183-191, April 03-06, 1989, Boston, Massachusetts, USA[doi>10.1145/70082.68200]
MIPS. 2001. MIPS32 architecture for programmers volume ii: The mips32 instruction set. http://www.mips. com/.
MPC. 2006. MPC8XX performance-driven optimization of caches and mmu configuration. http://www. freescale.com/files/32bit/doc/appnote/AN3066.pdf.
Harish Patil , Robert Cohn , Mark Charney , Rajiv Kapoor , Andrew Sun , Anand Karunanidhi, Pinpointing Representative Portions of Large Intel® Itanium® Programs with Dynamic Instrumentation, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.81-92, December 04-08, 2004, Portland, Oregon[doi>10.1109/MICRO.2004.28]
Karl Pettis , Robert C. Hansen , Jack W. Davidson, Profile guided code positioning, ACM SIGPLAN Notices, v.39 n.4, April 2004[doi>10.1145/989393.989433]
Youfeng Wu , James R. Larus, Static branch frequency and program profile analysis, Proceedings of the 27th annual international symposium on Microarchitecture, p.1-11, November 30-December 02, 1994, San Jose, California, USA[doi>10.1145/192724.192725]
XSCALE. 2007. 3<sup>rd</sup> generation intel xscale microarchirtecture. http://download.intel.com/design/intel xscale/31628302.pdf.
Chuanjun Zhang , Frank Vahid , Walid Najjar, A highly configurable cache architecture for embedded systems, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859635]
