m255
cModel Technology
dF:\PT8612\VHDL\xilinx\test_Virtex2\audio_test
Eaudio_clk
DP ieee vital_timing OBWK>;kUYmkG<OChK2lhV1
DP unisim vcomponents ?Z__hB0NNXhZe>=P9Ph:Q0
DP ieee std_logic_unsigned hEMVMlaNCR^<OOoVNV;m90
DP ieee std_logic_arith GJbAT?7@hRQU9IQ702DT]2
DP ieee std_logic_1164 GH1=`jDDBJ=`LM;:Ak`kf2
w1133522877
Ftop.vhd
l0
L30
V1O5W^dS2=Q;YRBmi1O`bh3
OX;C;5.7g;15
31
o-93 -explicit -O0
tExplicit T
Abehavioral
DP ieee vital_primitives E9g6AWKAc2T]enMfl94If3
DP std textio K]Z^fghZ6B=BjnK5NomDT3
DP unisim vpkg 2;=2Ro`:H6XSaahkXg:QG3
DE unisim mult18x18 U[c9i2e:;ON]P_kNR<_GJ1
DP ieee vital_timing OBWK>;kUYmkG<OChK2lhV1
DP unisim vcomponents ?Z__hB0NNXhZe>=P9Ph:Q0
DP ieee std_logic_unsigned hEMVMlaNCR^<OOoVNV;m90
DP ieee std_logic_arith GJbAT?7@hRQU9IQ702DT]2
DP ieee std_logic_1164 GH1=`jDDBJ=`LM;:Ak`kf2
DE work audio_clk 1O5W^dS2=Q;YRBmi1O`bh3
l71
L43
VH[co4<`:c_DhRKO@m1a<N3
OX;C;5.7g;15
31
M8 ieee std_logic_1164
M7 ieee std_logic_arith
M6 ieee std_logic_unsigned
M5 unisim vcomponents
M4 ieee vital_timing
M3 unisim vpkg
M2 std textio
M1 ieee vital_primitives
o-93 -explicit -O0
tExplicit T
