Analysis & Synthesis report for dementia
Thu Dec 21 01:49:16 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |dementia|mux:u21|sel
 11. State Machine - |dementia|cardarray:u13|selp0
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for cardarray:u13|colorcardpic:u1|altsyncram:altsyncram_component|altsyncram_agb1:auto_generated
 17. Source assignments for cardarray:u13|colorcardpic:u2|altsyncram:altsyncram_component|altsyncram_agb1:auto_generated
 18. Source assignments for cardarray:u13|colorcardpic:u3|altsyncram:altsyncram_component|altsyncram_agb1:auto_generated
 19. Source assignments for cardarray:u13|colorcardpic:u4|altsyncram:altsyncram_component|altsyncram_agb1:auto_generated
 20. Source assignments for cardarray:u13|colorcardpic:u5|altsyncram:altsyncram_component|altsyncram_agb1:auto_generated
 21. Source assignments for cardarray:u13|colorcardpic:u6|altsyncram:altsyncram_component|altsyncram_agb1:auto_generated
 22. Source assignments for cardarray:u13|colorcardpic:u7|altsyncram:altsyncram_component|altsyncram_agb1:auto_generated
 23. Source assignments for cardarray:u13|colorcardpic:u8|altsyncram:altsyncram_component|altsyncram_agb1:auto_generated
 24. Source assignments for cardarray:u13|colorcardpic:u9|altsyncram:altsyncram_component|altsyncram_agb1:auto_generated
 25. Source assignments for cardarray:u13|colorcardpic:u10|altsyncram:altsyncram_component|altsyncram_agb1:auto_generated
 26. Source assignments for cardarray:u13|colorcardpic:u11|altsyncram:altsyncram_component|altsyncram_agb1:auto_generated
 27. Source assignments for cardarray:u13|colorcardpic:u12|altsyncram:altsyncram_component|altsyncram_agb1:auto_generated
 28. Source assignments for cardarray:u13|colorcardpic:u13|altsyncram:altsyncram_component|altsyncram_agb1:auto_generated
 29. Source assignments for cardarray:u13|colorcardpic:u14|altsyncram:altsyncram_component|altsyncram_agb1:auto_generated
 30. Source assignments for cardarray:u13|colorcardpic:u15|altsyncram:altsyncram_component|altsyncram_agb1:auto_generated
 31. Source assignments for cardarray:u13|colorcardpic:u16|altsyncram:altsyncram_component|altsyncram_agb1:auto_generated
 32. Source assignments for cardarray:u13|colorcardpic:u17|altsyncram:altsyncram_component|altsyncram_agb1:auto_generated
 33. Source assignments for background:u14|timepic:u1|altsyncram:altsyncram_component|altsyncram_ivb1:auto_generated
 34. Source assignments for background:u14|rightanswerpic:u2|altsyncram:altsyncram_component|altsyncram_hnc1:auto_generated
 35. Source assignments for background:u14|wronganswerpic:u3|altsyncram:altsyncram_component|altsyncram_0oc1:auto_generated
 36. Source assignments for background:u14|secondpic:u4|altsyncram:altsyncram_component|altsyncram_v5c1:auto_generated
 37. Source assignments for background:u14|piecepic:u5|altsyncram:altsyncram_component|altsyncram_92c1:auto_generated
 38. Source assignments for background:u14|piecepic:u6|altsyncram:altsyncram_component|altsyncram_92c1:auto_generated
 39. Source assignments for background:u14|chimeipic:u7|altsyncram:altsyncram_component|altsyncram_lab1:auto_generated
 40. Source assignments for background:u14|gabojagopic:u8|altsyncram:altsyncram_component|altsyncram_6eb1:auto_generated
 41. Source assignments for background:u14|pic0:u10|altsyncram:altsyncram_component|altsyncram_jjb1:auto_generated
 42. Source assignments for background:u14|pic1:u11|altsyncram:altsyncram_component|altsyncram_kjb1:auto_generated
 43. Source assignments for background:u14|pic2:u12|altsyncram:altsyncram_component|altsyncram_ljb1:auto_generated
 44. Source assignments for background:u14|pic3:u13|altsyncram:altsyncram_component|altsyncram_mjb1:auto_generated
 45. Source assignments for background:u14|pic4:u14|altsyncram:altsyncram_component|altsyncram_njb1:auto_generated
 46. Source assignments for background:u14|pic5:u15|altsyncram:altsyncram_component|altsyncram_ojb1:auto_generated
 47. Source assignments for background:u14|pic6:u16|altsyncram:altsyncram_component|altsyncram_pjb1:auto_generated
 48. Source assignments for background:u14|pic7:u17|altsyncram:altsyncram_component|altsyncram_qjb1:auto_generated
 49. Source assignments for background:u14|pic8:u18|altsyncram:altsyncram_component|altsyncram_rjb1:auto_generated
 50. Source assignments for background:u14|pic9:u19|altsyncram:altsyncram_component|altsyncram_sjb1:auto_generated
 51. Source assignments for background:u14|pic0:u20|altsyncram:altsyncram_component|altsyncram_jjb1:auto_generated
 52. Source assignments for background:u14|pic1:u21|altsyncram:altsyncram_component|altsyncram_kjb1:auto_generated
 53. Source assignments for background:u14|pic2:u22|altsyncram:altsyncram_component|altsyncram_ljb1:auto_generated
 54. Source assignments for background:u14|pic3:u23|altsyncram:altsyncram_component|altsyncram_mjb1:auto_generated
 55. Source assignments for background:u14|pic4:u24|altsyncram:altsyncram_component|altsyncram_njb1:auto_generated
 56. Source assignments for background:u14|pic5:u25|altsyncram:altsyncram_component|altsyncram_ojb1:auto_generated
 57. Source assignments for background:u14|pic6:u26|altsyncram:altsyncram_component|altsyncram_pjb1:auto_generated
 58. Source assignments for background:u14|pic7:u27|altsyncram:altsyncram_component|altsyncram_qjb1:auto_generated
 59. Source assignments for background:u14|pic8:u28|altsyncram:altsyncram_component|altsyncram_rjb1:auto_generated
 60. Source assignments for background:u14|pic9:u29|altsyncram:altsyncram_component|altsyncram_sjb1:auto_generated
 61. Source assignments for background:u14|pic0:u30|altsyncram:altsyncram_component|altsyncram_jjb1:auto_generated
 62. Source assignments for background:u14|pic1:u31|altsyncram:altsyncram_component|altsyncram_kjb1:auto_generated
 63. Source assignments for background:u14|pic2:u32|altsyncram:altsyncram_component|altsyncram_ljb1:auto_generated
 64. Source assignments for background:u14|pic3:u33|altsyncram:altsyncram_component|altsyncram_mjb1:auto_generated
 65. Source assignments for background:u14|pic4:u34|altsyncram:altsyncram_component|altsyncram_njb1:auto_generated
 66. Source assignments for background:u14|pic5:u35|altsyncram:altsyncram_component|altsyncram_ojb1:auto_generated
 67. Source assignments for background:u14|pic6:u36|altsyncram:altsyncram_component|altsyncram_pjb1:auto_generated
 68. Source assignments for background:u14|pic7:u37|altsyncram:altsyncram_component|altsyncram_qjb1:auto_generated
 69. Source assignments for background:u14|pic8:u38|altsyncram:altsyncram_component|altsyncram_rjb1:auto_generated
 70. Source assignments for background:u14|pic9:u39|altsyncram:altsyncram_component|altsyncram_sjb1:auto_generated
 71. Source assignments for background:u14|pic0:u40|altsyncram:altsyncram_component|altsyncram_jjb1:auto_generated
 72. Source assignments for background:u14|pic1:u41|altsyncram:altsyncram_component|altsyncram_kjb1:auto_generated
 73. Source assignments for background:u14|pic2:u42|altsyncram:altsyncram_component|altsyncram_ljb1:auto_generated
 74. Source assignments for background:u14|pic3:u43|altsyncram:altsyncram_component|altsyncram_mjb1:auto_generated
 75. Source assignments for background:u14|pic4:u44|altsyncram:altsyncram_component|altsyncram_njb1:auto_generated
 76. Source assignments for background:u14|pic5:u45|altsyncram:altsyncram_component|altsyncram_ojb1:auto_generated
 77. Source assignments for background:u14|pic6:u46|altsyncram:altsyncram_component|altsyncram_pjb1:auto_generated
 78. Source assignments for background:u14|pic7:u47|altsyncram:altsyncram_component|altsyncram_qjb1:auto_generated
 79. Source assignments for background:u14|pic8:u48|altsyncram:altsyncram_component|altsyncram_rjb1:auto_generated
 80. Source assignments for background:u14|pic9:u49|altsyncram:altsyncram_component|altsyncram_sjb1:auto_generated
 81. Source assignments for cursor:u15|cursorpic:u1|altsyncram:altsyncram_component|altsyncram_lda1:auto_generated
 82. Source assignments for gameover:u16|timepic:u0|altsyncram:altsyncram_component|altsyncram_ivb1:auto_generated
 83. Source assignments for gameover:u16|rightanswerpic:u1|altsyncram:altsyncram_component|altsyncram_hnc1:auto_generated
 84. Source assignments for gameover:u16|wronganswerpic:u2|altsyncram:altsyncram_component|altsyncram_0oc1:auto_generated
 85. Source assignments for gameover:u16|secondpic:u3|altsyncram:altsyncram_component|altsyncram_v5c1:auto_generated
 86. Source assignments for gameover:u16|piecepic:u4|altsyncram:altsyncram_component|altsyncram_92c1:auto_generated
 87. Source assignments for gameover:u16|piecepic:u5|altsyncram:altsyncram_component|altsyncram_92c1:auto_generated
 88. Source assignments for gameover:u16|cong1pic:u6|altsyncram:altsyncram_component|altsyncram_i4b1:auto_generated
 89. Source assignments for gameover:u16|cong2pic:u7|altsyncram:altsyncram_component|altsyncram_j4b1:auto_generated
 90. Source assignments for gameover:u16|brainpic:u8|altsyncram:altsyncram_component|altsyncram_16b1:auto_generated
 91. Source assignments for gameover:u16|mentpic:u9|altsyncram:altsyncram_component|altsyncram_v1b1:auto_generated
 92. Source assignments for gameover:u16|gameoverpic:u51|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated
 93. Source assignments for gameover:u16|pic0:u10|altsyncram:altsyncram_component|altsyncram_jjb1:auto_generated
 94. Source assignments for gameover:u16|pic1:u11|altsyncram:altsyncram_component|altsyncram_kjb1:auto_generated
 95. Source assignments for gameover:u16|pic2:u12|altsyncram:altsyncram_component|altsyncram_ljb1:auto_generated
 96. Source assignments for gameover:u16|pic3:u13|altsyncram:altsyncram_component|altsyncram_mjb1:auto_generated
 97. Source assignments for gameover:u16|pic4:u14|altsyncram:altsyncram_component|altsyncram_njb1:auto_generated
 98. Source assignments for gameover:u16|pic5:u15|altsyncram:altsyncram_component|altsyncram_ojb1:auto_generated
 99. Source assignments for gameover:u16|pic6:u16|altsyncram:altsyncram_component|altsyncram_pjb1:auto_generated
100. Source assignments for gameover:u16|pic7:u17|altsyncram:altsyncram_component|altsyncram_qjb1:auto_generated
101. Source assignments for gameover:u16|pic8:u18|altsyncram:altsyncram_component|altsyncram_rjb1:auto_generated
102. Source assignments for gameover:u16|pic9:u19|altsyncram:altsyncram_component|altsyncram_sjb1:auto_generated
103. Source assignments for gameover:u16|pic0:u20|altsyncram:altsyncram_component|altsyncram_jjb1:auto_generated
104. Source assignments for gameover:u16|pic1:u21|altsyncram:altsyncram_component|altsyncram_kjb1:auto_generated
105. Source assignments for gameover:u16|pic2:u22|altsyncram:altsyncram_component|altsyncram_ljb1:auto_generated
106. Source assignments for gameover:u16|pic3:u23|altsyncram:altsyncram_component|altsyncram_mjb1:auto_generated
107. Source assignments for gameover:u16|pic4:u24|altsyncram:altsyncram_component|altsyncram_njb1:auto_generated
108. Source assignments for gameover:u16|pic5:u25|altsyncram:altsyncram_component|altsyncram_ojb1:auto_generated
109. Source assignments for gameover:u16|pic6:u26|altsyncram:altsyncram_component|altsyncram_pjb1:auto_generated
110. Source assignments for gameover:u16|pic7:u27|altsyncram:altsyncram_component|altsyncram_qjb1:auto_generated
111. Source assignments for gameover:u16|pic8:u28|altsyncram:altsyncram_component|altsyncram_rjb1:auto_generated
112. Source assignments for gameover:u16|pic9:u29|altsyncram:altsyncram_component|altsyncram_sjb1:auto_generated
113. Source assignments for gameover:u16|pic0:u30|altsyncram:altsyncram_component|altsyncram_jjb1:auto_generated
114. Source assignments for gameover:u16|pic1:u31|altsyncram:altsyncram_component|altsyncram_kjb1:auto_generated
115. Source assignments for gameover:u16|pic2:u32|altsyncram:altsyncram_component|altsyncram_ljb1:auto_generated
116. Source assignments for gameover:u16|pic3:u33|altsyncram:altsyncram_component|altsyncram_mjb1:auto_generated
117. Source assignments for gameover:u16|pic4:u34|altsyncram:altsyncram_component|altsyncram_njb1:auto_generated
118. Source assignments for gameover:u16|pic5:u35|altsyncram:altsyncram_component|altsyncram_ojb1:auto_generated
119. Source assignments for gameover:u16|pic6:u36|altsyncram:altsyncram_component|altsyncram_pjb1:auto_generated
120. Source assignments for gameover:u16|pic7:u37|altsyncram:altsyncram_component|altsyncram_qjb1:auto_generated
121. Source assignments for gameover:u16|pic8:u38|altsyncram:altsyncram_component|altsyncram_rjb1:auto_generated
122. Source assignments for gameover:u16|pic9:u39|altsyncram:altsyncram_component|altsyncram_sjb1:auto_generated
123. Source assignments for gameover:u16|pic0:u40|altsyncram:altsyncram_component|altsyncram_jjb1:auto_generated
124. Source assignments for gameover:u16|pic1:u41|altsyncram:altsyncram_component|altsyncram_kjb1:auto_generated
125. Source assignments for gameover:u16|pic2:u42|altsyncram:altsyncram_component|altsyncram_ljb1:auto_generated
126. Source assignments for gameover:u16|pic3:u43|altsyncram:altsyncram_component|altsyncram_mjb1:auto_generated
127. Source assignments for gameover:u16|pic4:u44|altsyncram:altsyncram_component|altsyncram_njb1:auto_generated
128. Source assignments for gameover:u16|pic5:u45|altsyncram:altsyncram_component|altsyncram_ojb1:auto_generated
129. Source assignments for gameover:u16|pic6:u46|altsyncram:altsyncram_component|altsyncram_pjb1:auto_generated
130. Source assignments for gameover:u16|pic7:u47|altsyncram:altsyncram_component|altsyncram_qjb1:auto_generated
131. Source assignments for gameover:u16|pic8:u48|altsyncram:altsyncram_component|altsyncram_rjb1:auto_generated
132. Source assignments for gameover:u16|pic9:u49|altsyncram:altsyncram_component|altsyncram_sjb1:auto_generated
133. Parameter Settings for User Entity Instance: hv_sync:u11
134. Parameter Settings for User Entity Instance: hv_sync:u11|hv_cnt:u1
135. Parameter Settings for User Entity Instance: clockGen:u12|altpll:altpll_component
136. Parameter Settings for User Entity Instance: cardarray:u13
137. Parameter Settings for User Entity Instance: cardarray:u13|colorcardpic:u1|altsyncram:altsyncram_component
138. Parameter Settings for User Entity Instance: cardarray:u13|colorcardpic:u2|altsyncram:altsyncram_component
139. Parameter Settings for User Entity Instance: cardarray:u13|colorcardpic:u3|altsyncram:altsyncram_component
140. Parameter Settings for User Entity Instance: cardarray:u13|colorcardpic:u4|altsyncram:altsyncram_component
141. Parameter Settings for User Entity Instance: cardarray:u13|colorcardpic:u5|altsyncram:altsyncram_component
142. Parameter Settings for User Entity Instance: cardarray:u13|colorcardpic:u6|altsyncram:altsyncram_component
143. Parameter Settings for User Entity Instance: cardarray:u13|colorcardpic:u7|altsyncram:altsyncram_component
144. Parameter Settings for User Entity Instance: cardarray:u13|colorcardpic:u8|altsyncram:altsyncram_component
145. Parameter Settings for User Entity Instance: cardarray:u13|colorcardpic:u9|altsyncram:altsyncram_component
146. Parameter Settings for User Entity Instance: cardarray:u13|colorcardpic:u10|altsyncram:altsyncram_component
147. Parameter Settings for User Entity Instance: cardarray:u13|colorcardpic:u11|altsyncram:altsyncram_component
148. Parameter Settings for User Entity Instance: cardarray:u13|colorcardpic:u12|altsyncram:altsyncram_component
149. Parameter Settings for User Entity Instance: cardarray:u13|colorcardpic:u13|altsyncram:altsyncram_component
150. Parameter Settings for User Entity Instance: cardarray:u13|colorcardpic:u14|altsyncram:altsyncram_component
151. Parameter Settings for User Entity Instance: cardarray:u13|colorcardpic:u15|altsyncram:altsyncram_component
152. Parameter Settings for User Entity Instance: cardarray:u13|colorcardpic:u16|altsyncram:altsyncram_component
153. Parameter Settings for User Entity Instance: cardarray:u13|colorcardpic:u17|altsyncram:altsyncram_component
154. Parameter Settings for User Entity Instance: background:u14
155. Parameter Settings for User Entity Instance: background:u14|timepic:u1|altsyncram:altsyncram_component
156. Parameter Settings for User Entity Instance: background:u14|rightanswerpic:u2|altsyncram:altsyncram_component
157. Parameter Settings for User Entity Instance: background:u14|wronganswerpic:u3|altsyncram:altsyncram_component
158. Parameter Settings for User Entity Instance: background:u14|secondpic:u4|altsyncram:altsyncram_component
159. Parameter Settings for User Entity Instance: background:u14|piecepic:u5|altsyncram:altsyncram_component
160. Parameter Settings for User Entity Instance: background:u14|piecepic:u6|altsyncram:altsyncram_component
161. Parameter Settings for User Entity Instance: background:u14|chimeipic:u7|altsyncram:altsyncram_component
162. Parameter Settings for User Entity Instance: background:u14|gabojagopic:u8|altsyncram:altsyncram_component
163. Parameter Settings for User Entity Instance: background:u14|pic0:u10|altsyncram:altsyncram_component
164. Parameter Settings for User Entity Instance: background:u14|pic1:u11|altsyncram:altsyncram_component
165. Parameter Settings for User Entity Instance: background:u14|pic2:u12|altsyncram:altsyncram_component
166. Parameter Settings for User Entity Instance: background:u14|pic3:u13|altsyncram:altsyncram_component
167. Parameter Settings for User Entity Instance: background:u14|pic4:u14|altsyncram:altsyncram_component
168. Parameter Settings for User Entity Instance: background:u14|pic5:u15|altsyncram:altsyncram_component
169. Parameter Settings for User Entity Instance: background:u14|pic6:u16|altsyncram:altsyncram_component
170. Parameter Settings for User Entity Instance: background:u14|pic7:u17|altsyncram:altsyncram_component
171. Parameter Settings for User Entity Instance: background:u14|pic8:u18|altsyncram:altsyncram_component
172. Parameter Settings for User Entity Instance: background:u14|pic9:u19|altsyncram:altsyncram_component
173. Parameter Settings for User Entity Instance: background:u14|pic0:u20|altsyncram:altsyncram_component
174. Parameter Settings for User Entity Instance: background:u14|pic1:u21|altsyncram:altsyncram_component
175. Parameter Settings for User Entity Instance: background:u14|pic2:u22|altsyncram:altsyncram_component
176. Parameter Settings for User Entity Instance: background:u14|pic3:u23|altsyncram:altsyncram_component
177. Parameter Settings for User Entity Instance: background:u14|pic4:u24|altsyncram:altsyncram_component
178. Parameter Settings for User Entity Instance: background:u14|pic5:u25|altsyncram:altsyncram_component
179. Parameter Settings for User Entity Instance: background:u14|pic6:u26|altsyncram:altsyncram_component
180. Parameter Settings for User Entity Instance: background:u14|pic7:u27|altsyncram:altsyncram_component
181. Parameter Settings for User Entity Instance: background:u14|pic8:u28|altsyncram:altsyncram_component
182. Parameter Settings for User Entity Instance: background:u14|pic9:u29|altsyncram:altsyncram_component
183. Parameter Settings for User Entity Instance: background:u14|pic0:u30|altsyncram:altsyncram_component
184. Parameter Settings for User Entity Instance: background:u14|pic1:u31|altsyncram:altsyncram_component
185. Parameter Settings for User Entity Instance: background:u14|pic2:u32|altsyncram:altsyncram_component
186. Parameter Settings for User Entity Instance: background:u14|pic3:u33|altsyncram:altsyncram_component
187. Parameter Settings for User Entity Instance: background:u14|pic4:u34|altsyncram:altsyncram_component
188. Parameter Settings for User Entity Instance: background:u14|pic5:u35|altsyncram:altsyncram_component
189. Parameter Settings for User Entity Instance: background:u14|pic6:u36|altsyncram:altsyncram_component
190. Parameter Settings for User Entity Instance: background:u14|pic7:u37|altsyncram:altsyncram_component
191. Parameter Settings for User Entity Instance: background:u14|pic8:u38|altsyncram:altsyncram_component
192. Parameter Settings for User Entity Instance: background:u14|pic9:u39|altsyncram:altsyncram_component
193. Parameter Settings for User Entity Instance: background:u14|pic0:u40|altsyncram:altsyncram_component
194. Parameter Settings for User Entity Instance: background:u14|pic1:u41|altsyncram:altsyncram_component
195. Parameter Settings for User Entity Instance: background:u14|pic2:u42|altsyncram:altsyncram_component
196. Parameter Settings for User Entity Instance: background:u14|pic3:u43|altsyncram:altsyncram_component
197. Parameter Settings for User Entity Instance: background:u14|pic4:u44|altsyncram:altsyncram_component
198. Parameter Settings for User Entity Instance: background:u14|pic5:u45|altsyncram:altsyncram_component
199. Parameter Settings for User Entity Instance: background:u14|pic6:u46|altsyncram:altsyncram_component
200. Parameter Settings for User Entity Instance: background:u14|pic7:u47|altsyncram:altsyncram_component
201. Parameter Settings for User Entity Instance: background:u14|pic8:u48|altsyncram:altsyncram_component
202. Parameter Settings for User Entity Instance: background:u14|pic9:u49|altsyncram:altsyncram_component
203. Parameter Settings for User Entity Instance: cursor:u15
204. Parameter Settings for User Entity Instance: cursor:u15|cursorpic:u1|altsyncram:altsyncram_component
205. Parameter Settings for User Entity Instance: gameover:u16
206. Parameter Settings for User Entity Instance: gameover:u16|timepic:u0|altsyncram:altsyncram_component
207. Parameter Settings for User Entity Instance: gameover:u16|rightanswerpic:u1|altsyncram:altsyncram_component
208. Parameter Settings for User Entity Instance: gameover:u16|wronganswerpic:u2|altsyncram:altsyncram_component
209. Parameter Settings for User Entity Instance: gameover:u16|secondpic:u3|altsyncram:altsyncram_component
210. Parameter Settings for User Entity Instance: gameover:u16|piecepic:u4|altsyncram:altsyncram_component
211. Parameter Settings for User Entity Instance: gameover:u16|piecepic:u5|altsyncram:altsyncram_component
212. Parameter Settings for User Entity Instance: gameover:u16|cong1pic:u6|altsyncram:altsyncram_component
213. Parameter Settings for User Entity Instance: gameover:u16|cong2pic:u7|altsyncram:altsyncram_component
214. Parameter Settings for User Entity Instance: gameover:u16|brainpic:u8|altsyncram:altsyncram_component
215. Parameter Settings for User Entity Instance: gameover:u16|mentpic:u9|altsyncram:altsyncram_component
216. Parameter Settings for User Entity Instance: gameover:u16|gameoverpic:u51|altsyncram:altsyncram_component
217. Parameter Settings for User Entity Instance: gameover:u16|pic0:u10|altsyncram:altsyncram_component
218. Parameter Settings for User Entity Instance: gameover:u16|pic1:u11|altsyncram:altsyncram_component
219. Parameter Settings for User Entity Instance: gameover:u16|pic2:u12|altsyncram:altsyncram_component
220. Parameter Settings for User Entity Instance: gameover:u16|pic3:u13|altsyncram:altsyncram_component
221. Parameter Settings for User Entity Instance: gameover:u16|pic4:u14|altsyncram:altsyncram_component
222. Parameter Settings for User Entity Instance: gameover:u16|pic5:u15|altsyncram:altsyncram_component
223. Parameter Settings for User Entity Instance: gameover:u16|pic6:u16|altsyncram:altsyncram_component
224. Parameter Settings for User Entity Instance: gameover:u16|pic7:u17|altsyncram:altsyncram_component
225. Parameter Settings for User Entity Instance: gameover:u16|pic8:u18|altsyncram:altsyncram_component
226. Parameter Settings for User Entity Instance: gameover:u16|pic9:u19|altsyncram:altsyncram_component
227. Parameter Settings for User Entity Instance: gameover:u16|pic0:u20|altsyncram:altsyncram_component
228. Parameter Settings for User Entity Instance: gameover:u16|pic1:u21|altsyncram:altsyncram_component
229. Parameter Settings for User Entity Instance: gameover:u16|pic2:u22|altsyncram:altsyncram_component
230. Parameter Settings for User Entity Instance: gameover:u16|pic3:u23|altsyncram:altsyncram_component
231. Parameter Settings for User Entity Instance: gameover:u16|pic4:u24|altsyncram:altsyncram_component
232. Parameter Settings for User Entity Instance: gameover:u16|pic5:u25|altsyncram:altsyncram_component
233. Parameter Settings for User Entity Instance: gameover:u16|pic6:u26|altsyncram:altsyncram_component
234. Parameter Settings for User Entity Instance: gameover:u16|pic7:u27|altsyncram:altsyncram_component
235. Parameter Settings for User Entity Instance: gameover:u16|pic8:u28|altsyncram:altsyncram_component
236. Parameter Settings for User Entity Instance: gameover:u16|pic9:u29|altsyncram:altsyncram_component
237. Parameter Settings for User Entity Instance: gameover:u16|pic0:u30|altsyncram:altsyncram_component
238. Parameter Settings for User Entity Instance: gameover:u16|pic1:u31|altsyncram:altsyncram_component
239. Parameter Settings for User Entity Instance: gameover:u16|pic2:u32|altsyncram:altsyncram_component
240. Parameter Settings for User Entity Instance: gameover:u16|pic3:u33|altsyncram:altsyncram_component
241. Parameter Settings for User Entity Instance: gameover:u16|pic4:u34|altsyncram:altsyncram_component
242. Parameter Settings for User Entity Instance: gameover:u16|pic5:u35|altsyncram:altsyncram_component
243. Parameter Settings for User Entity Instance: gameover:u16|pic6:u36|altsyncram:altsyncram_component
244. Parameter Settings for User Entity Instance: gameover:u16|pic7:u37|altsyncram:altsyncram_component
245. Parameter Settings for User Entity Instance: gameover:u16|pic8:u38|altsyncram:altsyncram_component
246. Parameter Settings for User Entity Instance: gameover:u16|pic9:u39|altsyncram:altsyncram_component
247. Parameter Settings for User Entity Instance: gameover:u16|pic0:u40|altsyncram:altsyncram_component
248. Parameter Settings for User Entity Instance: gameover:u16|pic1:u41|altsyncram:altsyncram_component
249. Parameter Settings for User Entity Instance: gameover:u16|pic2:u42|altsyncram:altsyncram_component
250. Parameter Settings for User Entity Instance: gameover:u16|pic3:u43|altsyncram:altsyncram_component
251. Parameter Settings for User Entity Instance: gameover:u16|pic4:u44|altsyncram:altsyncram_component
252. Parameter Settings for User Entity Instance: gameover:u16|pic5:u45|altsyncram:altsyncram_component
253. Parameter Settings for User Entity Instance: gameover:u16|pic6:u46|altsyncram:altsyncram_component
254. Parameter Settings for User Entity Instance: gameover:u16|pic7:u47|altsyncram:altsyncram_component
255. Parameter Settings for User Entity Instance: gameover:u16|pic8:u48|altsyncram:altsyncram_component
256. Parameter Settings for User Entity Instance: gameover:u16|pic9:u49|altsyncram:altsyncram_component
257. altpll Parameter Settings by Entity Instance
258. altsyncram Parameter Settings by Entity Instance
259. Port Connectivity Checks: "gameover:u16|pic9:u49"
260. Port Connectivity Checks: "gameover:u16|pic8:u48"
261. Port Connectivity Checks: "gameover:u16|pic7:u47"
262. Port Connectivity Checks: "gameover:u16|pic6:u46"
263. Port Connectivity Checks: "gameover:u16|pic5:u45"
264. Port Connectivity Checks: "gameover:u16|pic4:u44"
265. Port Connectivity Checks: "gameover:u16|pic3:u43"
266. Port Connectivity Checks: "gameover:u16|pic2:u42"
267. Port Connectivity Checks: "gameover:u16|pic1:u41"
268. Port Connectivity Checks: "gameover:u16|pic0:u40"
269. Port Connectivity Checks: "gameover:u16|pic9:u39"
270. Port Connectivity Checks: "gameover:u16|pic8:u38"
271. Port Connectivity Checks: "gameover:u16|pic7:u37"
272. Port Connectivity Checks: "gameover:u16|pic6:u36"
273. Port Connectivity Checks: "gameover:u16|pic5:u35"
274. Port Connectivity Checks: "gameover:u16|pic4:u34"
275. Port Connectivity Checks: "gameover:u16|pic3:u33"
276. Port Connectivity Checks: "gameover:u16|pic2:u32"
277. Port Connectivity Checks: "gameover:u16|pic1:u31"
278. Port Connectivity Checks: "gameover:u16|pic0:u30"
279. Port Connectivity Checks: "gameover:u16|pic9:u29"
280. Port Connectivity Checks: "gameover:u16|pic8:u28"
281. Port Connectivity Checks: "gameover:u16|pic7:u27"
282. Port Connectivity Checks: "gameover:u16|pic6:u26"
283. Port Connectivity Checks: "gameover:u16|pic5:u25"
284. Port Connectivity Checks: "gameover:u16|pic4:u24"
285. Port Connectivity Checks: "gameover:u16|pic3:u23"
286. Port Connectivity Checks: "gameover:u16|pic2:u22"
287. Port Connectivity Checks: "gameover:u16|pic1:u21"
288. Port Connectivity Checks: "gameover:u16|pic0:u20"
289. Port Connectivity Checks: "gameover:u16|pic9:u19"
290. Port Connectivity Checks: "gameover:u16|pic8:u18"
291. Port Connectivity Checks: "gameover:u16|pic7:u17"
292. Port Connectivity Checks: "gameover:u16|pic6:u16"
293. Port Connectivity Checks: "gameover:u16|pic5:u15"
294. Port Connectivity Checks: "gameover:u16|pic4:u14"
295. Port Connectivity Checks: "gameover:u16|pic3:u13"
296. Port Connectivity Checks: "gameover:u16|pic2:u12"
297. Port Connectivity Checks: "gameover:u16|pic1:u11"
298. Port Connectivity Checks: "gameover:u16|pic0:u10"
299. Port Connectivity Checks: "gameover:u16|gameoverpic:u51"
300. Port Connectivity Checks: "gameover:u16|mentpic:u9"
301. Port Connectivity Checks: "gameover:u16|brainpic:u8"
302. Port Connectivity Checks: "gameover:u16|cong2pic:u7"
303. Port Connectivity Checks: "gameover:u16|cong1pic:u6"
304. Port Connectivity Checks: "gameover:u16|piecepic:u5"
305. Port Connectivity Checks: "gameover:u16|piecepic:u4"
306. Port Connectivity Checks: "gameover:u16|secondpic:u3"
307. Port Connectivity Checks: "gameover:u16|wronganswerpic:u2"
308. Port Connectivity Checks: "gameover:u16|rightanswerpic:u1"
309. Port Connectivity Checks: "gameover:u16|timepic:u0"
310. Port Connectivity Checks: "cursor:u15|cursorpic:u1"
311. Port Connectivity Checks: "background:u14|gabojagopic:u8"
312. Port Connectivity Checks: "background:u14|chimeipic:u7"
313. Port Connectivity Checks: "cardarray:u13|colorcardpic:u17"
314. Port Connectivity Checks: "cardarray:u13|colorcardpic:u8"
315. Port Connectivity Checks: "cardarray:u13|colorcardpic:u7"
316. Port Connectivity Checks: "cardarray:u13|colorcardpic:u6"
317. Port Connectivity Checks: "cardarray:u13|colorcardpic:u5"
318. Port Connectivity Checks: "cardarray:u13|colorcardpic:u4"
319. Port Connectivity Checks: "cardarray:u13|colorcardpic:u3"
320. Port Connectivity Checks: "cardarray:u13|colorcardpic:u2"
321. Port Connectivity Checks: "cardarray:u13|colorcardpic:u1"
322. Port Connectivity Checks: "data_compare_score_counter:u4"
323. Post-Synthesis Netlist Statistics for Top Partition
324. Elapsed Time Per Partition
325. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Dec 21 01:49:16 2023       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; dementia                                    ;
; Top-level Entity Name              ; dementia                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,795                                       ;
;     Total combinational functions  ; 1,762                                       ;
;     Dedicated logic registers      ; 396                                         ;
; Total registers                    ; 396                                         ;
; Total pins                         ; 34                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 1,868,288                                   ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C8      ;                    ;
; Top-level entity name                                            ; dementia           ; dementia           ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                             ;
+---------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path      ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                          ; Library ;
+---------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------+---------+
; dementia.v                            ; yes             ; User Verilog HDL File                  ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/dementia.v                            ;         ;
; RxKB.v                                ; yes             ; User Verilog HDL File                  ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/RxKB.v                                ;         ;
; cardarray.v                           ; yes             ; User Verilog HDL File                  ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/cardarray.v                           ;         ;
; hv_cnt.v                              ; yes             ; User Verilog HDL File                  ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/hv_cnt.v                              ;         ;
; hv_sync.v                             ; yes             ; User Verilog HDL File                  ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/hv_sync.v                             ;         ;
; clockGen.v                            ; yes             ; User Wizard-Generated File             ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/clockGen.v                            ;         ;
; background.v                          ; yes             ; User Verilog HDL File                  ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/background.v                          ;         ;
; coordsystem_data.v                    ; yes             ; User Verilog HDL File                  ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/coordsystem_data.v                    ;         ;
; time_counter.v                        ; yes             ; User Verilog HDL File                  ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/time_counter.v                        ;         ;
; mux.v                                 ; yes             ; User Verilog HDL File                  ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/mux.v                                 ;         ;
; cursor.v                              ; yes             ; User Verilog HDL File                  ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/cursor.v                              ;         ;
; cursorpic.v                           ; yes             ; User Wizard-Generated File             ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/cursorpic.v                           ;         ;
; colorcardpic.v                        ; yes             ; User Wizard-Generated File             ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/colorcardpic.v                        ;         ;
; data_compare_score_counter.v          ; yes             ; User Verilog HDL File                  ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/data_compare_score_counter.v          ;         ;
; gameover.v                            ; yes             ; User Verilog HDL File                  ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/gameover.v                            ;         ;
; brainpic.v                            ; yes             ; User Wizard-Generated File             ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/brainpic.v                            ;         ;
; mentpic.v                             ; yes             ; User Wizard-Generated File             ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/mentpic.v                             ;         ;
; gabojagopic.v                         ; yes             ; User Wizard-Generated File             ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/gabojagopic.v                         ;         ;
; pic0.v                                ; yes             ; User Wizard-Generated File             ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic0.v                                ;         ;
; pic1.v                                ; yes             ; User Wizard-Generated File             ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic1.v                                ;         ;
; pic2.v                                ; yes             ; User Wizard-Generated File             ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic2.v                                ;         ;
; pic3.v                                ; yes             ; User Wizard-Generated File             ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic3.v                                ;         ;
; pic4.v                                ; yes             ; User Wizard-Generated File             ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic4.v                                ;         ;
; pic5.v                                ; yes             ; User Wizard-Generated File             ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic5.v                                ;         ;
; pic6.v                                ; yes             ; User Wizard-Generated File             ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic6.v                                ;         ;
; pic7.v                                ; yes             ; User Wizard-Generated File             ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic7.v                                ;         ;
; pic8.v                                ; yes             ; User Wizard-Generated File             ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic8.v                                ;         ;
; pic9.v                                ; yes             ; User Wizard-Generated File             ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic9.v                                ;         ;
; piecepic.v                            ; yes             ; User Wizard-Generated File             ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/piecepic.v                            ;         ;
; rightanswerpic.v                      ; yes             ; User Wizard-Generated File             ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/rightanswerpic.v                      ;         ;
; secondpic.v                           ; yes             ; User Wizard-Generated File             ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/secondpic.v                           ;         ;
; timepic.v                             ; yes             ; User Wizard-Generated File             ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/timepic.v                             ;         ;
; wronganswerpic.v                      ; yes             ; User Wizard-Generated File             ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/wronganswerpic.v                      ;         ;
; chimeipic.v                           ; yes             ; User Wizard-Generated File             ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/chimeipic.v                           ;         ;
; cong1pic.v                            ; yes             ; User Wizard-Generated File             ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/cong1pic.v                            ;         ;
; cong2pic.v                            ; yes             ; User Wizard-Generated File             ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/cong2pic.v                            ;         ;
; gameoverpic.v                         ; yes             ; User Wizard-Generated File             ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/gameoverpic.v                         ;         ;
; altpll.tdf                            ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf                     ;         ;
; aglobal201.inc                        ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                 ;         ;
; stratix_pll.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_pll.inc                ;         ;
; stratixii_pll.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratixii_pll.inc              ;         ;
; cycloneii_pll.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc              ;         ;
; db/clockgen_altpll.v                  ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/clockgen_altpll.v                  ;         ;
; altsyncram.tdf                        ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                 ;         ;
; stratix_ram_block.inc                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc          ;         ;
; lpm_mux.inc                           ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                    ;         ;
; lpm_decode.inc                        ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                 ;         ;
; a_rdenreg.inc                         ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                  ;         ;
; altrom.inc                            ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                     ;         ;
; altram.inc                            ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                     ;         ;
; altdpram.inc                          ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                   ;         ;
; db/altsyncram_agb1.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_agb1.tdf                ;         ;
; img2mif/mif/colorcard.mif             ; yes             ; Auto-Found Memory Initialization File  ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/img2mif/mif/colorcard.mif             ;         ;
; db/altsyncram_ivb1.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_ivb1.tdf                ;         ;
; img2mif/mif/newmif/timepic.mif        ; yes             ; Auto-Found Memory Initialization File  ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/img2mif/mif/newmif/timepic.mif        ;         ;
; db/altsyncram_hnc1.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_hnc1.tdf                ;         ;
; img2mif/mif/newmif/rightanswerpic.mif ; yes             ; Auto-Found Memory Initialization File  ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/img2mif/mif/newmif/rightanswerpic.mif ;         ;
; db/altsyncram_0oc1.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_0oc1.tdf                ;         ;
; img2mif/mif/newmif/wronganswerpic.mif ; yes             ; Auto-Found Memory Initialization File  ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/img2mif/mif/newmif/wronganswerpic.mif ;         ;
; db/altsyncram_v5c1.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_v5c1.tdf                ;         ;
; img2mif/mif/newmif/secondpic.mif      ; yes             ; Auto-Found Memory Initialization File  ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/img2mif/mif/newmif/secondpic.mif      ;         ;
; db/altsyncram_92c1.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_92c1.tdf                ;         ;
; img2mif/mif/newmif/piecepic.mif       ; yes             ; Auto-Found Memory Initialization File  ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/img2mif/mif/newmif/piecepic.mif       ;         ;
; db/altsyncram_lab1.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_lab1.tdf                ;         ;
; img2mif/mif/chimei.mif                ; yes             ; Auto-Found Memory Initialization File  ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/img2mif/mif/chimei.mif                ;         ;
; db/decode_3aa.tdf                     ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/decode_3aa.tdf                     ;         ;
; db/mux_kob.tdf                        ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/mux_kob.tdf                        ;         ;
; db/altsyncram_6eb1.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_6eb1.tdf                ;         ;
; img2mif/mif/gabojago.mif              ; yes             ; Auto-Found Memory Initialization File  ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/img2mif/mif/gabojago.mif              ;         ;
; db/decode_k8a.tdf                     ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/decode_k8a.tdf                     ;         ;
; db/mux_5nb.tdf                        ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/mux_5nb.tdf                        ;         ;
; db/altsyncram_jjb1.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_jjb1.tdf                ;         ;
; img2mif/mif/newmif/pic0.mif           ; yes             ; Auto-Found Memory Initialization File  ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/img2mif/mif/newmif/pic0.mif           ;         ;
; db/altsyncram_kjb1.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_kjb1.tdf                ;         ;
; img2mif/mif/newmif/pic1.mif           ; yes             ; Auto-Found Memory Initialization File  ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/img2mif/mif/newmif/pic1.mif           ;         ;
; db/altsyncram_ljb1.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_ljb1.tdf                ;         ;
; img2mif/mif/newmif/pic2.mif           ; yes             ; Auto-Found Memory Initialization File  ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/img2mif/mif/newmif/pic2.mif           ;         ;
; db/altsyncram_mjb1.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_mjb1.tdf                ;         ;
; img2mif/mif/newmif/pic3.mif           ; yes             ; Auto-Found Memory Initialization File  ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/img2mif/mif/newmif/pic3.mif           ;         ;
; db/altsyncram_njb1.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_njb1.tdf                ;         ;
; img2mif/mif/newmif/pic4.mif           ; yes             ; Auto-Found Memory Initialization File  ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/img2mif/mif/newmif/pic4.mif           ;         ;
; db/altsyncram_ojb1.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_ojb1.tdf                ;         ;
; img2mif/mif/newmif/pic5.mif           ; yes             ; Auto-Found Memory Initialization File  ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/img2mif/mif/newmif/pic5.mif           ;         ;
; db/altsyncram_pjb1.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_pjb1.tdf                ;         ;
; img2mif/mif/newmif/pic6.mif           ; yes             ; Auto-Found Memory Initialization File  ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/img2mif/mif/newmif/pic6.mif           ;         ;
; db/altsyncram_qjb1.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_qjb1.tdf                ;         ;
; img2mif/mif/newmif/pic7.mif           ; yes             ; Auto-Found Memory Initialization File  ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/img2mif/mif/newmif/pic7.mif           ;         ;
; db/altsyncram_rjb1.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_rjb1.tdf                ;         ;
; img2mif/mif/newmif/pic8.mif           ; yes             ; Auto-Found Memory Initialization File  ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/img2mif/mif/newmif/pic8.mif           ;         ;
; db/altsyncram_sjb1.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_sjb1.tdf                ;         ;
; img2mif/mif/newmif/pic9.mif           ; yes             ; Auto-Found Memory Initialization File  ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/img2mif/mif/newmif/pic9.mif           ;         ;
; db/altsyncram_lda1.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_lda1.tdf                ;         ;
; img2mif/mif/cursor.mif                ; yes             ; Auto-Found Memory Initialization File  ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/img2mif/mif/cursor.mif                ;         ;
; db/altsyncram_i4b1.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_i4b1.tdf                ;         ;
; img2mif/mif/cong1.mif                 ; yes             ; Auto-Found Memory Initialization File  ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/img2mif/mif/cong1.mif                 ;         ;
; db/altsyncram_j4b1.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_j4b1.tdf                ;         ;
; img2mif/mif/cong2.mif                 ; yes             ; Auto-Found Memory Initialization File  ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/img2mif/mif/cong2.mif                 ;         ;
; db/altsyncram_16b1.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_16b1.tdf                ;         ;
; img2mif/mif/brain.mif                 ; yes             ; Auto-Found Memory Initialization File  ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/img2mif/mif/brain.mif                 ;         ;
; db/decode_c8a.tdf                     ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/decode_c8a.tdf                     ;         ;
; db/mux_tmb.tdf                        ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/mux_tmb.tdf                        ;         ;
; db/altsyncram_v1b1.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_v1b1.tdf                ;         ;
; img2mif/mif/ment.mif                  ; yes             ; Auto-Found Memory Initialization File  ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/img2mif/mif/ment.mif                  ;         ;
; db/decode_f8a.tdf                     ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/decode_f8a.tdf                     ;         ;
; db/mux_vmb.tdf                        ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/mux_vmb.tdf                        ;         ;
; db/altsyncram_fgb1.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_fgb1.tdf                ;         ;
; img2mif/mif/gameover.mif              ; yes             ; Auto-Found Memory Initialization File  ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/img2mif/mif/gameover.mif              ;         ;
; db/mux_4nb.tdf                        ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/mux_4nb.tdf                        ;         ;
+---------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                        ;
+---------------------------------------------+--------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                ;
+---------------------------------------------+--------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 1,795                                                                                ;
;                                             ;                                                                                      ;
; Total combinational functions               ; 1762                                                                                 ;
; Logic element usage by number of LUT inputs ;                                                                                      ;
;     -- 4 input functions                    ; 1110                                                                                 ;
;     -- 3 input functions                    ; 309                                                                                  ;
;     -- <=2 input functions                  ; 343                                                                                  ;
;                                             ;                                                                                      ;
; Logic elements by mode                      ;                                                                                      ;
;     -- normal mode                          ; 1626                                                                                 ;
;     -- arithmetic mode                      ; 136                                                                                  ;
;                                             ;                                                                                      ;
; Total registers                             ; 396                                                                                  ;
;     -- Dedicated logic registers            ; 396                                                                                  ;
;     -- I/O registers                        ; 0                                                                                    ;
;                                             ;                                                                                      ;
; I/O pins                                    ; 34                                                                                   ;
; Total memory bits                           ; 1868288                                                                              ;
;                                             ;                                                                                      ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                    ;
;                                             ;                                                                                      ;
; Total PLLs                                  ; 1                                                                                    ;
;     -- PLLs                                 ; 1                                                                                    ;
;                                             ;                                                                                      ;
; Maximum fan-out node                        ; clockGen:u12|altpll:altpll_component|clockGen_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 692                                                                                  ;
; Total fan-out                               ; 11788                                                                                ;
; Average fan-out                             ; 4.61                                                                                 ;
+---------------------------------------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                           ; Entity Name                ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+
; |dementia                                    ; 1762 (0)            ; 396 (0)                   ; 1868288     ; 0            ; 0       ; 0         ; 34   ; 0            ; |dementia                                                                                                                     ; dementia                   ; work         ;
;    |RxKB:u1|                                 ; 10 (10)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|RxKB:u1                                                                                                             ; RxKB                       ; work         ;
;    |background:u14|                          ; 381 (281)           ; 70 (65)                   ; 1032192     ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14                                                                                                      ; background                 ; work         ;
;       |chimeipic:u7|                         ; 82 (0)              ; 2 (0)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|chimeipic:u7                                                                                         ; chimeipic                  ; work         ;
;          |altsyncram:altsyncram_component|   ; 82 (0)              ; 2 (0)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|chimeipic:u7|altsyncram:altsyncram_component                                                         ; altsyncram                 ; work         ;
;             |altsyncram_lab1:auto_generated| ; 82 (0)              ; 2 (2)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|chimeipic:u7|altsyncram:altsyncram_component|altsyncram_lab1:auto_generated                          ; altsyncram_lab1            ; work         ;
;                |decode_3aa:rden_decode|      ; 36 (36)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|chimeipic:u7|altsyncram:altsyncram_component|altsyncram_lab1:auto_generated|decode_3aa:rden_decode   ; decode_3aa                 ; work         ;
;                |mux_kob:mux2|                ; 46 (46)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|chimeipic:u7|altsyncram:altsyncram_component|altsyncram_lab1:auto_generated|mux_kob:mux2             ; mux_kob                    ; work         ;
;       |gabojagopic:u8|                       ; 18 (0)              ; 3 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|gabojagopic:u8                                                                                       ; gabojagopic                ; work         ;
;          |altsyncram:altsyncram_component|   ; 18 (0)              ; 3 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|gabojagopic:u8|altsyncram:altsyncram_component                                                       ; altsyncram                 ; work         ;
;             |altsyncram_6eb1:auto_generated| ; 18 (0)              ; 3 (3)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|gabojagopic:u8|altsyncram:altsyncram_component|altsyncram_6eb1:auto_generated                        ; altsyncram_6eb1            ; work         ;
;                |decode_k8a:rden_decode|      ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|gabojagopic:u8|altsyncram:altsyncram_component|altsyncram_6eb1:auto_generated|decode_k8a:rden_decode ; decode_k8a                 ; work         ;
;                |mux_5nb:mux2|                ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|gabojagopic:u8|altsyncram:altsyncram_component|altsyncram_6eb1:auto_generated|mux_5nb:mux2           ; mux_5nb                    ; work         ;
;       |pic0:u10|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic0:u10                                                                                             ; pic0                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic0:u10|altsyncram:altsyncram_component                                                             ; altsyncram                 ; work         ;
;             |altsyncram_jjb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic0:u10|altsyncram:altsyncram_component|altsyncram_jjb1:auto_generated                              ; altsyncram_jjb1            ; work         ;
;       |pic0:u20|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic0:u20                                                                                             ; pic0                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic0:u20|altsyncram:altsyncram_component                                                             ; altsyncram                 ; work         ;
;             |altsyncram_jjb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic0:u20|altsyncram:altsyncram_component|altsyncram_jjb1:auto_generated                              ; altsyncram_jjb1            ; work         ;
;       |pic0:u30|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic0:u30                                                                                             ; pic0                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic0:u30|altsyncram:altsyncram_component                                                             ; altsyncram                 ; work         ;
;             |altsyncram_jjb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic0:u30|altsyncram:altsyncram_component|altsyncram_jjb1:auto_generated                              ; altsyncram_jjb1            ; work         ;
;       |pic0:u40|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic0:u40                                                                                             ; pic0                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic0:u40|altsyncram:altsyncram_component                                                             ; altsyncram                 ; work         ;
;             |altsyncram_jjb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic0:u40|altsyncram:altsyncram_component|altsyncram_jjb1:auto_generated                              ; altsyncram_jjb1            ; work         ;
;       |pic1:u11|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic1:u11                                                                                             ; pic1                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic1:u11|altsyncram:altsyncram_component                                                             ; altsyncram                 ; work         ;
;             |altsyncram_kjb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic1:u11|altsyncram:altsyncram_component|altsyncram_kjb1:auto_generated                              ; altsyncram_kjb1            ; work         ;
;       |pic1:u21|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic1:u21                                                                                             ; pic1                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic1:u21|altsyncram:altsyncram_component                                                             ; altsyncram                 ; work         ;
;             |altsyncram_kjb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic1:u21|altsyncram:altsyncram_component|altsyncram_kjb1:auto_generated                              ; altsyncram_kjb1            ; work         ;
;       |pic1:u31|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic1:u31                                                                                             ; pic1                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic1:u31|altsyncram:altsyncram_component                                                             ; altsyncram                 ; work         ;
;             |altsyncram_kjb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic1:u31|altsyncram:altsyncram_component|altsyncram_kjb1:auto_generated                              ; altsyncram_kjb1            ; work         ;
;       |pic1:u41|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic1:u41                                                                                             ; pic1                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic1:u41|altsyncram:altsyncram_component                                                             ; altsyncram                 ; work         ;
;             |altsyncram_kjb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic1:u41|altsyncram:altsyncram_component|altsyncram_kjb1:auto_generated                              ; altsyncram_kjb1            ; work         ;
;       |pic2:u12|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic2:u12                                                                                             ; pic2                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic2:u12|altsyncram:altsyncram_component                                                             ; altsyncram                 ; work         ;
;             |altsyncram_ljb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic2:u12|altsyncram:altsyncram_component|altsyncram_ljb1:auto_generated                              ; altsyncram_ljb1            ; work         ;
;       |pic2:u22|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic2:u22                                                                                             ; pic2                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic2:u22|altsyncram:altsyncram_component                                                             ; altsyncram                 ; work         ;
;             |altsyncram_ljb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic2:u22|altsyncram:altsyncram_component|altsyncram_ljb1:auto_generated                              ; altsyncram_ljb1            ; work         ;
;       |pic2:u32|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic2:u32                                                                                             ; pic2                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic2:u32|altsyncram:altsyncram_component                                                             ; altsyncram                 ; work         ;
;             |altsyncram_ljb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic2:u32|altsyncram:altsyncram_component|altsyncram_ljb1:auto_generated                              ; altsyncram_ljb1            ; work         ;
;       |pic2:u42|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic2:u42                                                                                             ; pic2                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic2:u42|altsyncram:altsyncram_component                                                             ; altsyncram                 ; work         ;
;             |altsyncram_ljb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic2:u42|altsyncram:altsyncram_component|altsyncram_ljb1:auto_generated                              ; altsyncram_ljb1            ; work         ;
;       |pic3:u13|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic3:u13                                                                                             ; pic3                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic3:u13|altsyncram:altsyncram_component                                                             ; altsyncram                 ; work         ;
;             |altsyncram_mjb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic3:u13|altsyncram:altsyncram_component|altsyncram_mjb1:auto_generated                              ; altsyncram_mjb1            ; work         ;
;       |pic3:u23|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic3:u23                                                                                             ; pic3                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic3:u23|altsyncram:altsyncram_component                                                             ; altsyncram                 ; work         ;
;             |altsyncram_mjb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic3:u23|altsyncram:altsyncram_component|altsyncram_mjb1:auto_generated                              ; altsyncram_mjb1            ; work         ;
;       |pic3:u33|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic3:u33                                                                                             ; pic3                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic3:u33|altsyncram:altsyncram_component                                                             ; altsyncram                 ; work         ;
;             |altsyncram_mjb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic3:u33|altsyncram:altsyncram_component|altsyncram_mjb1:auto_generated                              ; altsyncram_mjb1            ; work         ;
;       |pic3:u43|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic3:u43                                                                                             ; pic3                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic3:u43|altsyncram:altsyncram_component                                                             ; altsyncram                 ; work         ;
;             |altsyncram_mjb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic3:u43|altsyncram:altsyncram_component|altsyncram_mjb1:auto_generated                              ; altsyncram_mjb1            ; work         ;
;       |pic4:u14|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic4:u14                                                                                             ; pic4                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic4:u14|altsyncram:altsyncram_component                                                             ; altsyncram                 ; work         ;
;             |altsyncram_njb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic4:u14|altsyncram:altsyncram_component|altsyncram_njb1:auto_generated                              ; altsyncram_njb1            ; work         ;
;       |pic4:u24|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic4:u24                                                                                             ; pic4                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic4:u24|altsyncram:altsyncram_component                                                             ; altsyncram                 ; work         ;
;             |altsyncram_njb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic4:u24|altsyncram:altsyncram_component|altsyncram_njb1:auto_generated                              ; altsyncram_njb1            ; work         ;
;       |pic4:u34|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic4:u34                                                                                             ; pic4                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic4:u34|altsyncram:altsyncram_component                                                             ; altsyncram                 ; work         ;
;             |altsyncram_njb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic4:u34|altsyncram:altsyncram_component|altsyncram_njb1:auto_generated                              ; altsyncram_njb1            ; work         ;
;       |pic4:u44|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic4:u44                                                                                             ; pic4                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic4:u44|altsyncram:altsyncram_component                                                             ; altsyncram                 ; work         ;
;             |altsyncram_njb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic4:u44|altsyncram:altsyncram_component|altsyncram_njb1:auto_generated                              ; altsyncram_njb1            ; work         ;
;       |pic5:u15|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic5:u15                                                                                             ; pic5                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic5:u15|altsyncram:altsyncram_component                                                             ; altsyncram                 ; work         ;
;             |altsyncram_ojb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic5:u15|altsyncram:altsyncram_component|altsyncram_ojb1:auto_generated                              ; altsyncram_ojb1            ; work         ;
;       |pic5:u25|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic5:u25                                                                                             ; pic5                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic5:u25|altsyncram:altsyncram_component                                                             ; altsyncram                 ; work         ;
;             |altsyncram_ojb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic5:u25|altsyncram:altsyncram_component|altsyncram_ojb1:auto_generated                              ; altsyncram_ojb1            ; work         ;
;       |pic5:u35|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic5:u35                                                                                             ; pic5                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic5:u35|altsyncram:altsyncram_component                                                             ; altsyncram                 ; work         ;
;             |altsyncram_ojb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic5:u35|altsyncram:altsyncram_component|altsyncram_ojb1:auto_generated                              ; altsyncram_ojb1            ; work         ;
;       |pic5:u45|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic5:u45                                                                                             ; pic5                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic5:u45|altsyncram:altsyncram_component                                                             ; altsyncram                 ; work         ;
;             |altsyncram_ojb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic5:u45|altsyncram:altsyncram_component|altsyncram_ojb1:auto_generated                              ; altsyncram_ojb1            ; work         ;
;       |pic6:u16|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic6:u16                                                                                             ; pic6                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic6:u16|altsyncram:altsyncram_component                                                             ; altsyncram                 ; work         ;
;             |altsyncram_pjb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic6:u16|altsyncram:altsyncram_component|altsyncram_pjb1:auto_generated                              ; altsyncram_pjb1            ; work         ;
;       |pic6:u26|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic6:u26                                                                                             ; pic6                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic6:u26|altsyncram:altsyncram_component                                                             ; altsyncram                 ; work         ;
;             |altsyncram_pjb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic6:u26|altsyncram:altsyncram_component|altsyncram_pjb1:auto_generated                              ; altsyncram_pjb1            ; work         ;
;       |pic6:u36|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic6:u36                                                                                             ; pic6                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic6:u36|altsyncram:altsyncram_component                                                             ; altsyncram                 ; work         ;
;             |altsyncram_pjb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic6:u36|altsyncram:altsyncram_component|altsyncram_pjb1:auto_generated                              ; altsyncram_pjb1            ; work         ;
;       |pic6:u46|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic6:u46                                                                                             ; pic6                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic6:u46|altsyncram:altsyncram_component                                                             ; altsyncram                 ; work         ;
;             |altsyncram_pjb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic6:u46|altsyncram:altsyncram_component|altsyncram_pjb1:auto_generated                              ; altsyncram_pjb1            ; work         ;
;       |pic7:u17|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic7:u17                                                                                             ; pic7                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic7:u17|altsyncram:altsyncram_component                                                             ; altsyncram                 ; work         ;
;             |altsyncram_qjb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic7:u17|altsyncram:altsyncram_component|altsyncram_qjb1:auto_generated                              ; altsyncram_qjb1            ; work         ;
;       |pic7:u27|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic7:u27                                                                                             ; pic7                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic7:u27|altsyncram:altsyncram_component                                                             ; altsyncram                 ; work         ;
;             |altsyncram_qjb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic7:u27|altsyncram:altsyncram_component|altsyncram_qjb1:auto_generated                              ; altsyncram_qjb1            ; work         ;
;       |pic7:u37|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic7:u37                                                                                             ; pic7                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic7:u37|altsyncram:altsyncram_component                                                             ; altsyncram                 ; work         ;
;             |altsyncram_qjb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic7:u37|altsyncram:altsyncram_component|altsyncram_qjb1:auto_generated                              ; altsyncram_qjb1            ; work         ;
;       |pic7:u47|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic7:u47                                                                                             ; pic7                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic7:u47|altsyncram:altsyncram_component                                                             ; altsyncram                 ; work         ;
;             |altsyncram_qjb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic7:u47|altsyncram:altsyncram_component|altsyncram_qjb1:auto_generated                              ; altsyncram_qjb1            ; work         ;
;       |pic8:u18|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic8:u18                                                                                             ; pic8                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic8:u18|altsyncram:altsyncram_component                                                             ; altsyncram                 ; work         ;
;             |altsyncram_rjb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic8:u18|altsyncram:altsyncram_component|altsyncram_rjb1:auto_generated                              ; altsyncram_rjb1            ; work         ;
;       |pic8:u28|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic8:u28                                                                                             ; pic8                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic8:u28|altsyncram:altsyncram_component                                                             ; altsyncram                 ; work         ;
;             |altsyncram_rjb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic8:u28|altsyncram:altsyncram_component|altsyncram_rjb1:auto_generated                              ; altsyncram_rjb1            ; work         ;
;       |pic8:u38|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic8:u38                                                                                             ; pic8                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic8:u38|altsyncram:altsyncram_component                                                             ; altsyncram                 ; work         ;
;             |altsyncram_rjb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic8:u38|altsyncram:altsyncram_component|altsyncram_rjb1:auto_generated                              ; altsyncram_rjb1            ; work         ;
;       |pic8:u48|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic8:u48                                                                                             ; pic8                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic8:u48|altsyncram:altsyncram_component                                                             ; altsyncram                 ; work         ;
;             |altsyncram_rjb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic8:u48|altsyncram:altsyncram_component|altsyncram_rjb1:auto_generated                              ; altsyncram_rjb1            ; work         ;
;       |pic9:u19|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic9:u19                                                                                             ; pic9                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic9:u19|altsyncram:altsyncram_component                                                             ; altsyncram                 ; work         ;
;             |altsyncram_sjb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic9:u19|altsyncram:altsyncram_component|altsyncram_sjb1:auto_generated                              ; altsyncram_sjb1            ; work         ;
;       |pic9:u29|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic9:u29                                                                                             ; pic9                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic9:u29|altsyncram:altsyncram_component                                                             ; altsyncram                 ; work         ;
;             |altsyncram_sjb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic9:u29|altsyncram:altsyncram_component|altsyncram_sjb1:auto_generated                              ; altsyncram_sjb1            ; work         ;
;       |pic9:u39|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic9:u39                                                                                             ; pic9                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic9:u39|altsyncram:altsyncram_component                                                             ; altsyncram                 ; work         ;
;             |altsyncram_sjb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic9:u39|altsyncram:altsyncram_component|altsyncram_sjb1:auto_generated                              ; altsyncram_sjb1            ; work         ;
;       |pic9:u49|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic9:u49                                                                                             ; pic9                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic9:u49|altsyncram:altsyncram_component                                                             ; altsyncram                 ; work         ;
;             |altsyncram_sjb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|pic9:u49|altsyncram:altsyncram_component|altsyncram_sjb1:auto_generated                              ; altsyncram_sjb1            ; work         ;
;       |piecepic:u5|                          ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|piecepic:u5                                                                                          ; piecepic                   ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|piecepic:u5|altsyncram:altsyncram_component                                                          ; altsyncram                 ; work         ;
;             |altsyncram_92c1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|piecepic:u5|altsyncram:altsyncram_component|altsyncram_92c1:auto_generated                           ; altsyncram_92c1            ; work         ;
;       |piecepic:u6|                          ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|piecepic:u6                                                                                          ; piecepic                   ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|piecepic:u6|altsyncram:altsyncram_component                                                          ; altsyncram                 ; work         ;
;             |altsyncram_92c1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|piecepic:u6|altsyncram:altsyncram_component|altsyncram_92c1:auto_generated                           ; altsyncram_92c1            ; work         ;
;       |rightanswerpic:u2|                    ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|rightanswerpic:u2                                                                                    ; rightanswerpic             ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|rightanswerpic:u2|altsyncram:altsyncram_component                                                    ; altsyncram                 ; work         ;
;             |altsyncram_hnc1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|rightanswerpic:u2|altsyncram:altsyncram_component|altsyncram_hnc1:auto_generated                     ; altsyncram_hnc1            ; work         ;
;       |secondpic:u4|                         ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|secondpic:u4                                                                                         ; secondpic                  ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|secondpic:u4|altsyncram:altsyncram_component                                                         ; altsyncram                 ; work         ;
;             |altsyncram_v5c1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|secondpic:u4|altsyncram:altsyncram_component|altsyncram_v5c1:auto_generated                          ; altsyncram_v5c1            ; work         ;
;       |timepic:u1|                           ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|timepic:u1                                                                                           ; timepic                    ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|timepic:u1|altsyncram:altsyncram_component                                                           ; altsyncram                 ; work         ;
;             |altsyncram_ivb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|timepic:u1|altsyncram:altsyncram_component|altsyncram_ivb1:auto_generated                            ; altsyncram_ivb1            ; work         ;
;       |wronganswerpic:u3|                    ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|wronganswerpic:u3                                                                                    ; wronganswerpic             ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|wronganswerpic:u3|altsyncram:altsyncram_component                                                    ; altsyncram                 ; work         ;
;             |altsyncram_0oc1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|background:u14|wronganswerpic:u3|altsyncram:altsyncram_component|altsyncram_0oc1:auto_generated                     ; altsyncram_0oc1            ; work         ;
;    |cardarray:u13|                           ; 415 (415)           ; 81 (81)                   ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|cardarray:u13                                                                                                       ; cardarray                  ; work         ;
;       |colorcardpic:u10|                     ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|cardarray:u13|colorcardpic:u10                                                                                      ; colorcardpic               ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|cardarray:u13|colorcardpic:u10|altsyncram:altsyncram_component                                                      ; altsyncram                 ; work         ;
;             |altsyncram_agb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|cardarray:u13|colorcardpic:u10|altsyncram:altsyncram_component|altsyncram_agb1:auto_generated                       ; altsyncram_agb1            ; work         ;
;       |colorcardpic:u11|                     ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|cardarray:u13|colorcardpic:u11                                                                                      ; colorcardpic               ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|cardarray:u13|colorcardpic:u11|altsyncram:altsyncram_component                                                      ; altsyncram                 ; work         ;
;             |altsyncram_agb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|cardarray:u13|colorcardpic:u11|altsyncram:altsyncram_component|altsyncram_agb1:auto_generated                       ; altsyncram_agb1            ; work         ;
;       |colorcardpic:u12|                     ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|cardarray:u13|colorcardpic:u12                                                                                      ; colorcardpic               ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|cardarray:u13|colorcardpic:u12|altsyncram:altsyncram_component                                                      ; altsyncram                 ; work         ;
;             |altsyncram_agb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|cardarray:u13|colorcardpic:u12|altsyncram:altsyncram_component|altsyncram_agb1:auto_generated                       ; altsyncram_agb1            ; work         ;
;       |colorcardpic:u13|                     ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|cardarray:u13|colorcardpic:u13                                                                                      ; colorcardpic               ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|cardarray:u13|colorcardpic:u13|altsyncram:altsyncram_component                                                      ; altsyncram                 ; work         ;
;             |altsyncram_agb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|cardarray:u13|colorcardpic:u13|altsyncram:altsyncram_component|altsyncram_agb1:auto_generated                       ; altsyncram_agb1            ; work         ;
;       |colorcardpic:u14|                     ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|cardarray:u13|colorcardpic:u14                                                                                      ; colorcardpic               ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|cardarray:u13|colorcardpic:u14|altsyncram:altsyncram_component                                                      ; altsyncram                 ; work         ;
;             |altsyncram_agb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|cardarray:u13|colorcardpic:u14|altsyncram:altsyncram_component|altsyncram_agb1:auto_generated                       ; altsyncram_agb1            ; work         ;
;       |colorcardpic:u15|                     ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|cardarray:u13|colorcardpic:u15                                                                                      ; colorcardpic               ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|cardarray:u13|colorcardpic:u15|altsyncram:altsyncram_component                                                      ; altsyncram                 ; work         ;
;             |altsyncram_agb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|cardarray:u13|colorcardpic:u15|altsyncram:altsyncram_component|altsyncram_agb1:auto_generated                       ; altsyncram_agb1            ; work         ;
;       |colorcardpic:u16|                     ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|cardarray:u13|colorcardpic:u16                                                                                      ; colorcardpic               ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|cardarray:u13|colorcardpic:u16|altsyncram:altsyncram_component                                                      ; altsyncram                 ; work         ;
;             |altsyncram_agb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|cardarray:u13|colorcardpic:u16|altsyncram:altsyncram_component|altsyncram_agb1:auto_generated                       ; altsyncram_agb1            ; work         ;
;       |colorcardpic:u1|                      ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|cardarray:u13|colorcardpic:u1                                                                                       ; colorcardpic               ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|cardarray:u13|colorcardpic:u1|altsyncram:altsyncram_component                                                       ; altsyncram                 ; work         ;
;             |altsyncram_agb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|cardarray:u13|colorcardpic:u1|altsyncram:altsyncram_component|altsyncram_agb1:auto_generated                        ; altsyncram_agb1            ; work         ;
;       |colorcardpic:u2|                      ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|cardarray:u13|colorcardpic:u2                                                                                       ; colorcardpic               ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|cardarray:u13|colorcardpic:u2|altsyncram:altsyncram_component                                                       ; altsyncram                 ; work         ;
;             |altsyncram_agb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|cardarray:u13|colorcardpic:u2|altsyncram:altsyncram_component|altsyncram_agb1:auto_generated                        ; altsyncram_agb1            ; work         ;
;       |colorcardpic:u3|                      ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|cardarray:u13|colorcardpic:u3                                                                                       ; colorcardpic               ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|cardarray:u13|colorcardpic:u3|altsyncram:altsyncram_component                                                       ; altsyncram                 ; work         ;
;             |altsyncram_agb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|cardarray:u13|colorcardpic:u3|altsyncram:altsyncram_component|altsyncram_agb1:auto_generated                        ; altsyncram_agb1            ; work         ;
;       |colorcardpic:u4|                      ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|cardarray:u13|colorcardpic:u4                                                                                       ; colorcardpic               ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|cardarray:u13|colorcardpic:u4|altsyncram:altsyncram_component                                                       ; altsyncram                 ; work         ;
;             |altsyncram_agb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|cardarray:u13|colorcardpic:u4|altsyncram:altsyncram_component|altsyncram_agb1:auto_generated                        ; altsyncram_agb1            ; work         ;
;       |colorcardpic:u5|                      ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|cardarray:u13|colorcardpic:u5                                                                                       ; colorcardpic               ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|cardarray:u13|colorcardpic:u5|altsyncram:altsyncram_component                                                       ; altsyncram                 ; work         ;
;             |altsyncram_agb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|cardarray:u13|colorcardpic:u5|altsyncram:altsyncram_component|altsyncram_agb1:auto_generated                        ; altsyncram_agb1            ; work         ;
;       |colorcardpic:u6|                      ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|cardarray:u13|colorcardpic:u6                                                                                       ; colorcardpic               ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|cardarray:u13|colorcardpic:u6|altsyncram:altsyncram_component                                                       ; altsyncram                 ; work         ;
;             |altsyncram_agb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|cardarray:u13|colorcardpic:u6|altsyncram:altsyncram_component|altsyncram_agb1:auto_generated                        ; altsyncram_agb1            ; work         ;
;       |colorcardpic:u7|                      ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|cardarray:u13|colorcardpic:u7                                                                                       ; colorcardpic               ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|cardarray:u13|colorcardpic:u7|altsyncram:altsyncram_component                                                       ; altsyncram                 ; work         ;
;             |altsyncram_agb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|cardarray:u13|colorcardpic:u7|altsyncram:altsyncram_component|altsyncram_agb1:auto_generated                        ; altsyncram_agb1            ; work         ;
;       |colorcardpic:u8|                      ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|cardarray:u13|colorcardpic:u8                                                                                       ; colorcardpic               ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|cardarray:u13|colorcardpic:u8|altsyncram:altsyncram_component                                                       ; altsyncram                 ; work         ;
;             |altsyncram_agb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|cardarray:u13|colorcardpic:u8|altsyncram:altsyncram_component|altsyncram_agb1:auto_generated                        ; altsyncram_agb1            ; work         ;
;       |colorcardpic:u9|                      ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|cardarray:u13|colorcardpic:u9                                                                                       ; colorcardpic               ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|cardarray:u13|colorcardpic:u9|altsyncram:altsyncram_component                                                       ; altsyncram                 ; work         ;
;             |altsyncram_agb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|cardarray:u13|colorcardpic:u9|altsyncram:altsyncram_component|altsyncram_agb1:auto_generated                        ; altsyncram_agb1            ; work         ;
;    |clockGen:u12|                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|clockGen:u12                                                                                                        ; clockGen                   ; work         ;
;       |altpll:altpll_component|              ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|clockGen:u12|altpll:altpll_component                                                                                ; altpll                     ; work         ;
;          |clockGen_altpll:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|clockGen:u12|altpll:altpll_component|clockGen_altpll:auto_generated                                                 ; clockGen_altpll            ; work         ;
;    |coordsystem_data:u2|                     ; 21 (21)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|coordsystem_data:u2                                                                                                 ; coordsystem_data           ; work         ;
;    |cursor:u15|                              ; 19 (19)             ; 4 (4)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|cursor:u15                                                                                                          ; cursor                     ; work         ;
;       |cursorpic:u1|                         ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|cursor:u15|cursorpic:u1                                                                                             ; cursorpic                  ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|cursor:u15|cursorpic:u1|altsyncram:altsyncram_component                                                             ; altsyncram                 ; work         ;
;             |altsyncram_lda1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|cursor:u15|cursorpic:u1|altsyncram:altsyncram_component|altsyncram_lda1:auto_generated                              ; altsyncram_lda1            ; work         ;
;    |data_compare_score_counter:u4|           ; 130 (130)           ; 29 (29)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|data_compare_score_counter:u4                                                                                       ; data_compare_score_counter ; work         ;
;    |gameover:u16|                            ; 556 (508)           ; 81 (72)                   ; 770048      ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16                                                                                                        ; gameover                   ; work         ;
;       |brainpic:u8|                          ; 2 (0)               ; 1 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|brainpic:u8                                                                                            ; brainpic                   ; work         ;
;          |altsyncram:altsyncram_component|   ; 2 (0)               ; 1 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|brainpic:u8|altsyncram:altsyncram_component                                                            ; altsyncram                 ; work         ;
;             |altsyncram_16b1:auto_generated| ; 2 (0)               ; 1 (1)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|brainpic:u8|altsyncram:altsyncram_component|altsyncram_16b1:auto_generated                             ; altsyncram_16b1            ; work         ;
;                |mux_tmb:mux2|                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|brainpic:u8|altsyncram:altsyncram_component|altsyncram_16b1:auto_generated|mux_tmb:mux2                ; mux_tmb                    ; work         ;
;       |cong1pic:u6|                          ; 12 (0)              ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|cong1pic:u6                                                                                            ; cong1pic                   ; work         ;
;          |altsyncram:altsyncram_component|   ; 12 (0)              ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|cong1pic:u6|altsyncram:altsyncram_component                                                            ; altsyncram                 ; work         ;
;             |altsyncram_i4b1:auto_generated| ; 12 (0)              ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|cong1pic:u6|altsyncram:altsyncram_component|altsyncram_i4b1:auto_generated                             ; altsyncram_i4b1            ; work         ;
;                |decode_k8a:rden_decode|      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|cong1pic:u6|altsyncram:altsyncram_component|altsyncram_i4b1:auto_generated|decode_k8a:rden_decode      ; decode_k8a                 ; work         ;
;                |mux_5nb:mux2|                ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|cong1pic:u6|altsyncram:altsyncram_component|altsyncram_i4b1:auto_generated|mux_5nb:mux2                ; mux_5nb                    ; work         ;
;       |cong2pic:u7|                          ; 16 (0)              ; 3 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|cong2pic:u7                                                                                            ; cong2pic                   ; work         ;
;          |altsyncram:altsyncram_component|   ; 16 (0)              ; 3 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|cong2pic:u7|altsyncram:altsyncram_component                                                            ; altsyncram                 ; work         ;
;             |altsyncram_j4b1:auto_generated| ; 16 (0)              ; 3 (3)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|cong2pic:u7|altsyncram:altsyncram_component|altsyncram_j4b1:auto_generated                             ; altsyncram_j4b1            ; work         ;
;                |decode_k8a:rden_decode|      ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|cong2pic:u7|altsyncram:altsyncram_component|altsyncram_j4b1:auto_generated|decode_k8a:rden_decode      ; decode_k8a                 ; work         ;
;                |mux_5nb:mux2|                ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|cong2pic:u7|altsyncram:altsyncram_component|altsyncram_j4b1:auto_generated|mux_5nb:mux2                ; mux_5nb                    ; work         ;
;       |gameoverpic:u51|                      ; 12 (0)              ; 3 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|gameoverpic:u51                                                                                        ; gameoverpic                ; work         ;
;          |altsyncram:altsyncram_component|   ; 12 (0)              ; 3 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|gameoverpic:u51|altsyncram:altsyncram_component                                                        ; altsyncram                 ; work         ;
;             |altsyncram_fgb1:auto_generated| ; 12 (0)              ; 3 (3)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|gameoverpic:u51|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated                         ; altsyncram_fgb1            ; work         ;
;                |decode_k8a:rden_decode|      ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|gameoverpic:u51|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|decode_k8a:rden_decode  ; decode_k8a                 ; work         ;
;                |mux_4nb:mux2|                ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|gameoverpic:u51|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|mux_4nb:mux2            ; mux_4nb                    ; work         ;
;       |mentpic:u9|                           ; 6 (0)               ; 2 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|mentpic:u9                                                                                             ; mentpic                    ; work         ;
;          |altsyncram:altsyncram_component|   ; 6 (0)               ; 2 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|mentpic:u9|altsyncram:altsyncram_component                                                             ; altsyncram                 ; work         ;
;             |altsyncram_v1b1:auto_generated| ; 6 (0)               ; 2 (2)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|mentpic:u9|altsyncram:altsyncram_component|altsyncram_v1b1:auto_generated                              ; altsyncram_v1b1            ; work         ;
;                |decode_f8a:rden_decode|      ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|mentpic:u9|altsyncram:altsyncram_component|altsyncram_v1b1:auto_generated|decode_f8a:rden_decode       ; decode_f8a                 ; work         ;
;                |mux_vmb:mux2|                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|mentpic:u9|altsyncram:altsyncram_component|altsyncram_v1b1:auto_generated|mux_vmb:mux2                 ; mux_vmb                    ; work         ;
;       |pic0:u10|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic0:u10                                                                                               ; pic0                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic0:u10|altsyncram:altsyncram_component                                                               ; altsyncram                 ; work         ;
;             |altsyncram_jjb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic0:u10|altsyncram:altsyncram_component|altsyncram_jjb1:auto_generated                                ; altsyncram_jjb1            ; work         ;
;       |pic0:u20|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic0:u20                                                                                               ; pic0                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic0:u20|altsyncram:altsyncram_component                                                               ; altsyncram                 ; work         ;
;             |altsyncram_jjb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic0:u20|altsyncram:altsyncram_component|altsyncram_jjb1:auto_generated                                ; altsyncram_jjb1            ; work         ;
;       |pic0:u30|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic0:u30                                                                                               ; pic0                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic0:u30|altsyncram:altsyncram_component                                                               ; altsyncram                 ; work         ;
;             |altsyncram_jjb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic0:u30|altsyncram:altsyncram_component|altsyncram_jjb1:auto_generated                                ; altsyncram_jjb1            ; work         ;
;       |pic0:u40|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic0:u40                                                                                               ; pic0                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic0:u40|altsyncram:altsyncram_component                                                               ; altsyncram                 ; work         ;
;             |altsyncram_jjb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic0:u40|altsyncram:altsyncram_component|altsyncram_jjb1:auto_generated                                ; altsyncram_jjb1            ; work         ;
;       |pic1:u11|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic1:u11                                                                                               ; pic1                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic1:u11|altsyncram:altsyncram_component                                                               ; altsyncram                 ; work         ;
;             |altsyncram_kjb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic1:u11|altsyncram:altsyncram_component|altsyncram_kjb1:auto_generated                                ; altsyncram_kjb1            ; work         ;
;       |pic1:u21|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic1:u21                                                                                               ; pic1                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic1:u21|altsyncram:altsyncram_component                                                               ; altsyncram                 ; work         ;
;             |altsyncram_kjb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic1:u21|altsyncram:altsyncram_component|altsyncram_kjb1:auto_generated                                ; altsyncram_kjb1            ; work         ;
;       |pic1:u31|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic1:u31                                                                                               ; pic1                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic1:u31|altsyncram:altsyncram_component                                                               ; altsyncram                 ; work         ;
;             |altsyncram_kjb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic1:u31|altsyncram:altsyncram_component|altsyncram_kjb1:auto_generated                                ; altsyncram_kjb1            ; work         ;
;       |pic1:u41|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic1:u41                                                                                               ; pic1                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic1:u41|altsyncram:altsyncram_component                                                               ; altsyncram                 ; work         ;
;             |altsyncram_kjb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic1:u41|altsyncram:altsyncram_component|altsyncram_kjb1:auto_generated                                ; altsyncram_kjb1            ; work         ;
;       |pic2:u12|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic2:u12                                                                                               ; pic2                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic2:u12|altsyncram:altsyncram_component                                                               ; altsyncram                 ; work         ;
;             |altsyncram_ljb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic2:u12|altsyncram:altsyncram_component|altsyncram_ljb1:auto_generated                                ; altsyncram_ljb1            ; work         ;
;       |pic2:u22|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic2:u22                                                                                               ; pic2                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic2:u22|altsyncram:altsyncram_component                                                               ; altsyncram                 ; work         ;
;             |altsyncram_ljb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic2:u22|altsyncram:altsyncram_component|altsyncram_ljb1:auto_generated                                ; altsyncram_ljb1            ; work         ;
;       |pic2:u32|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic2:u32                                                                                               ; pic2                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic2:u32|altsyncram:altsyncram_component                                                               ; altsyncram                 ; work         ;
;             |altsyncram_ljb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic2:u32|altsyncram:altsyncram_component|altsyncram_ljb1:auto_generated                                ; altsyncram_ljb1            ; work         ;
;       |pic2:u42|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic2:u42                                                                                               ; pic2                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic2:u42|altsyncram:altsyncram_component                                                               ; altsyncram                 ; work         ;
;             |altsyncram_ljb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic2:u42|altsyncram:altsyncram_component|altsyncram_ljb1:auto_generated                                ; altsyncram_ljb1            ; work         ;
;       |pic3:u13|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic3:u13                                                                                               ; pic3                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic3:u13|altsyncram:altsyncram_component                                                               ; altsyncram                 ; work         ;
;             |altsyncram_mjb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic3:u13|altsyncram:altsyncram_component|altsyncram_mjb1:auto_generated                                ; altsyncram_mjb1            ; work         ;
;       |pic3:u23|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic3:u23                                                                                               ; pic3                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic3:u23|altsyncram:altsyncram_component                                                               ; altsyncram                 ; work         ;
;             |altsyncram_mjb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic3:u23|altsyncram:altsyncram_component|altsyncram_mjb1:auto_generated                                ; altsyncram_mjb1            ; work         ;
;       |pic3:u33|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic3:u33                                                                                               ; pic3                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic3:u33|altsyncram:altsyncram_component                                                               ; altsyncram                 ; work         ;
;             |altsyncram_mjb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic3:u33|altsyncram:altsyncram_component|altsyncram_mjb1:auto_generated                                ; altsyncram_mjb1            ; work         ;
;       |pic3:u43|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic3:u43                                                                                               ; pic3                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic3:u43|altsyncram:altsyncram_component                                                               ; altsyncram                 ; work         ;
;             |altsyncram_mjb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic3:u43|altsyncram:altsyncram_component|altsyncram_mjb1:auto_generated                                ; altsyncram_mjb1            ; work         ;
;       |pic4:u14|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic4:u14                                                                                               ; pic4                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic4:u14|altsyncram:altsyncram_component                                                               ; altsyncram                 ; work         ;
;             |altsyncram_njb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic4:u14|altsyncram:altsyncram_component|altsyncram_njb1:auto_generated                                ; altsyncram_njb1            ; work         ;
;       |pic4:u24|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic4:u24                                                                                               ; pic4                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic4:u24|altsyncram:altsyncram_component                                                               ; altsyncram                 ; work         ;
;             |altsyncram_njb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic4:u24|altsyncram:altsyncram_component|altsyncram_njb1:auto_generated                                ; altsyncram_njb1            ; work         ;
;       |pic4:u34|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic4:u34                                                                                               ; pic4                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic4:u34|altsyncram:altsyncram_component                                                               ; altsyncram                 ; work         ;
;             |altsyncram_njb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic4:u34|altsyncram:altsyncram_component|altsyncram_njb1:auto_generated                                ; altsyncram_njb1            ; work         ;
;       |pic4:u44|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic4:u44                                                                                               ; pic4                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic4:u44|altsyncram:altsyncram_component                                                               ; altsyncram                 ; work         ;
;             |altsyncram_njb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic4:u44|altsyncram:altsyncram_component|altsyncram_njb1:auto_generated                                ; altsyncram_njb1            ; work         ;
;       |pic5:u15|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic5:u15                                                                                               ; pic5                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic5:u15|altsyncram:altsyncram_component                                                               ; altsyncram                 ; work         ;
;             |altsyncram_ojb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic5:u15|altsyncram:altsyncram_component|altsyncram_ojb1:auto_generated                                ; altsyncram_ojb1            ; work         ;
;       |pic5:u25|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic5:u25                                                                                               ; pic5                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic5:u25|altsyncram:altsyncram_component                                                               ; altsyncram                 ; work         ;
;             |altsyncram_ojb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic5:u25|altsyncram:altsyncram_component|altsyncram_ojb1:auto_generated                                ; altsyncram_ojb1            ; work         ;
;       |pic5:u35|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic5:u35                                                                                               ; pic5                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic5:u35|altsyncram:altsyncram_component                                                               ; altsyncram                 ; work         ;
;             |altsyncram_ojb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic5:u35|altsyncram:altsyncram_component|altsyncram_ojb1:auto_generated                                ; altsyncram_ojb1            ; work         ;
;       |pic5:u45|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic5:u45                                                                                               ; pic5                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic5:u45|altsyncram:altsyncram_component                                                               ; altsyncram                 ; work         ;
;             |altsyncram_ojb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic5:u45|altsyncram:altsyncram_component|altsyncram_ojb1:auto_generated                                ; altsyncram_ojb1            ; work         ;
;       |pic6:u16|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic6:u16                                                                                               ; pic6                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic6:u16|altsyncram:altsyncram_component                                                               ; altsyncram                 ; work         ;
;             |altsyncram_pjb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic6:u16|altsyncram:altsyncram_component|altsyncram_pjb1:auto_generated                                ; altsyncram_pjb1            ; work         ;
;       |pic6:u26|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic6:u26                                                                                               ; pic6                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic6:u26|altsyncram:altsyncram_component                                                               ; altsyncram                 ; work         ;
;             |altsyncram_pjb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic6:u26|altsyncram:altsyncram_component|altsyncram_pjb1:auto_generated                                ; altsyncram_pjb1            ; work         ;
;       |pic6:u36|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic6:u36                                                                                               ; pic6                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic6:u36|altsyncram:altsyncram_component                                                               ; altsyncram                 ; work         ;
;             |altsyncram_pjb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic6:u36|altsyncram:altsyncram_component|altsyncram_pjb1:auto_generated                                ; altsyncram_pjb1            ; work         ;
;       |pic6:u46|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic6:u46                                                                                               ; pic6                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic6:u46|altsyncram:altsyncram_component                                                               ; altsyncram                 ; work         ;
;             |altsyncram_pjb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic6:u46|altsyncram:altsyncram_component|altsyncram_pjb1:auto_generated                                ; altsyncram_pjb1            ; work         ;
;       |pic7:u17|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic7:u17                                                                                               ; pic7                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic7:u17|altsyncram:altsyncram_component                                                               ; altsyncram                 ; work         ;
;             |altsyncram_qjb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic7:u17|altsyncram:altsyncram_component|altsyncram_qjb1:auto_generated                                ; altsyncram_qjb1            ; work         ;
;       |pic7:u27|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic7:u27                                                                                               ; pic7                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic7:u27|altsyncram:altsyncram_component                                                               ; altsyncram                 ; work         ;
;             |altsyncram_qjb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic7:u27|altsyncram:altsyncram_component|altsyncram_qjb1:auto_generated                                ; altsyncram_qjb1            ; work         ;
;       |pic7:u37|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic7:u37                                                                                               ; pic7                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic7:u37|altsyncram:altsyncram_component                                                               ; altsyncram                 ; work         ;
;             |altsyncram_qjb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic7:u37|altsyncram:altsyncram_component|altsyncram_qjb1:auto_generated                                ; altsyncram_qjb1            ; work         ;
;       |pic7:u47|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic7:u47                                                                                               ; pic7                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic7:u47|altsyncram:altsyncram_component                                                               ; altsyncram                 ; work         ;
;             |altsyncram_qjb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic7:u47|altsyncram:altsyncram_component|altsyncram_qjb1:auto_generated                                ; altsyncram_qjb1            ; work         ;
;       |pic8:u18|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic8:u18                                                                                               ; pic8                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic8:u18|altsyncram:altsyncram_component                                                               ; altsyncram                 ; work         ;
;             |altsyncram_rjb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic8:u18|altsyncram:altsyncram_component|altsyncram_rjb1:auto_generated                                ; altsyncram_rjb1            ; work         ;
;       |pic8:u28|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic8:u28                                                                                               ; pic8                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic8:u28|altsyncram:altsyncram_component                                                               ; altsyncram                 ; work         ;
;             |altsyncram_rjb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic8:u28|altsyncram:altsyncram_component|altsyncram_rjb1:auto_generated                                ; altsyncram_rjb1            ; work         ;
;       |pic8:u38|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic8:u38                                                                                               ; pic8                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic8:u38|altsyncram:altsyncram_component                                                               ; altsyncram                 ; work         ;
;             |altsyncram_rjb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic8:u38|altsyncram:altsyncram_component|altsyncram_rjb1:auto_generated                                ; altsyncram_rjb1            ; work         ;
;       |pic8:u48|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic8:u48                                                                                               ; pic8                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic8:u48|altsyncram:altsyncram_component                                                               ; altsyncram                 ; work         ;
;             |altsyncram_rjb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic8:u48|altsyncram:altsyncram_component|altsyncram_rjb1:auto_generated                                ; altsyncram_rjb1            ; work         ;
;       |pic9:u19|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic9:u19                                                                                               ; pic9                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic9:u19|altsyncram:altsyncram_component                                                               ; altsyncram                 ; work         ;
;             |altsyncram_sjb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic9:u19|altsyncram:altsyncram_component|altsyncram_sjb1:auto_generated                                ; altsyncram_sjb1            ; work         ;
;       |pic9:u29|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic9:u29                                                                                               ; pic9                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic9:u29|altsyncram:altsyncram_component                                                               ; altsyncram                 ; work         ;
;             |altsyncram_sjb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic9:u29|altsyncram:altsyncram_component|altsyncram_sjb1:auto_generated                                ; altsyncram_sjb1            ; work         ;
;       |pic9:u39|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic9:u39                                                                                               ; pic9                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic9:u39|altsyncram:altsyncram_component                                                               ; altsyncram                 ; work         ;
;             |altsyncram_sjb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic9:u39|altsyncram:altsyncram_component|altsyncram_sjb1:auto_generated                                ; altsyncram_sjb1            ; work         ;
;       |pic9:u49|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic9:u49                                                                                               ; pic9                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic9:u49|altsyncram:altsyncram_component                                                               ; altsyncram                 ; work         ;
;             |altsyncram_sjb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|pic9:u49|altsyncram:altsyncram_component|altsyncram_sjb1:auto_generated                                ; altsyncram_sjb1            ; work         ;
;       |piecepic:u4|                          ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|piecepic:u4                                                                                            ; piecepic                   ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|piecepic:u4|altsyncram:altsyncram_component                                                            ; altsyncram                 ; work         ;
;             |altsyncram_92c1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|piecepic:u4|altsyncram:altsyncram_component|altsyncram_92c1:auto_generated                             ; altsyncram_92c1            ; work         ;
;       |piecepic:u5|                          ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|piecepic:u5                                                                                            ; piecepic                   ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|piecepic:u5|altsyncram:altsyncram_component                                                            ; altsyncram                 ; work         ;
;             |altsyncram_92c1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|piecepic:u5|altsyncram:altsyncram_component|altsyncram_92c1:auto_generated                             ; altsyncram_92c1            ; work         ;
;       |rightanswerpic:u1|                    ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|rightanswerpic:u1                                                                                      ; rightanswerpic             ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|rightanswerpic:u1|altsyncram:altsyncram_component                                                      ; altsyncram                 ; work         ;
;             |altsyncram_hnc1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|rightanswerpic:u1|altsyncram:altsyncram_component|altsyncram_hnc1:auto_generated                       ; altsyncram_hnc1            ; work         ;
;       |secondpic:u3|                         ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|secondpic:u3                                                                                           ; secondpic                  ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|secondpic:u3|altsyncram:altsyncram_component                                                           ; altsyncram                 ; work         ;
;             |altsyncram_v5c1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|secondpic:u3|altsyncram:altsyncram_component|altsyncram_v5c1:auto_generated                            ; altsyncram_v5c1            ; work         ;
;       |timepic:u0|                           ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|timepic:u0                                                                                             ; timepic                    ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|timepic:u0|altsyncram:altsyncram_component                                                             ; altsyncram                 ; work         ;
;             |altsyncram_ivb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|timepic:u0|altsyncram:altsyncram_component|altsyncram_ivb1:auto_generated                              ; altsyncram_ivb1            ; work         ;
;       |wronganswerpic:u2|                    ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|wronganswerpic:u2                                                                                      ; wronganswerpic             ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|wronganswerpic:u2|altsyncram:altsyncram_component                                                      ; altsyncram                 ; work         ;
;             |altsyncram_0oc1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|gameover:u16|wronganswerpic:u2|altsyncram:altsyncram_component|altsyncram_0oc1:auto_generated                       ; altsyncram_0oc1            ; work         ;
;    |hv_sync:u11|                             ; 70 (14)             ; 27 (4)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|hv_sync:u11                                                                                                         ; hv_sync                    ; work         ;
;       |hv_cnt:u1|                            ; 56 (56)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|hv_sync:u11|hv_cnt:u1                                                                                               ; hv_cnt                     ; work         ;
;    |mux:u21|                                 ; 120 (120)           ; 28 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|mux:u21                                                                                                             ; mux                        ; work         ;
;    |timecounter:u3|                          ; 40 (40)             ; 35 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dementia|timecounter:u3                                                                                                      ; timecounter                ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+-----------------------------------------+
; Name                                                                                                       ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                     ;
+------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+-----------------------------------------+
; background:u14|chimeipic:u7|altsyncram:altsyncram_component|altsyncram_lab1:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 262144       ; 2            ; --           ; --           ; 524288 ; ../img2mif/mif/chimei.mif               ;
; background:u14|gabojagopic:u8|altsyncram:altsyncram_component|altsyncram_6eb1:auto_generated|ALTSYNCRAM    ; AUTO ; ROM  ; 65536        ; 2            ; --           ; --           ; 131072 ; ./img2mif/mif/gabojago.mif              ;
; background:u14|pic0:u10|altsyncram:altsyncram_component|altsyncram_jjb1:auto_generated|ALTSYNCRAM          ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/pic0.mif           ;
; background:u14|pic0:u20|altsyncram:altsyncram_component|altsyncram_jjb1:auto_generated|ALTSYNCRAM          ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/pic0.mif           ;
; background:u14|pic0:u30|altsyncram:altsyncram_component|altsyncram_jjb1:auto_generated|ALTSYNCRAM          ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/pic0.mif           ;
; background:u14|pic0:u40|altsyncram:altsyncram_component|altsyncram_jjb1:auto_generated|ALTSYNCRAM          ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/pic0.mif           ;
; background:u14|pic1:u11|altsyncram:altsyncram_component|altsyncram_kjb1:auto_generated|ALTSYNCRAM          ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/pic1.mif           ;
; background:u14|pic1:u21|altsyncram:altsyncram_component|altsyncram_kjb1:auto_generated|ALTSYNCRAM          ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/pic1.mif           ;
; background:u14|pic1:u31|altsyncram:altsyncram_component|altsyncram_kjb1:auto_generated|ALTSYNCRAM          ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/pic1.mif           ;
; background:u14|pic1:u41|altsyncram:altsyncram_component|altsyncram_kjb1:auto_generated|ALTSYNCRAM          ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/pic1.mif           ;
; background:u14|pic2:u12|altsyncram:altsyncram_component|altsyncram_ljb1:auto_generated|ALTSYNCRAM          ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/pic2.mif           ;
; background:u14|pic2:u22|altsyncram:altsyncram_component|altsyncram_ljb1:auto_generated|ALTSYNCRAM          ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/pic2.mif           ;
; background:u14|pic2:u32|altsyncram:altsyncram_component|altsyncram_ljb1:auto_generated|ALTSYNCRAM          ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/pic2.mif           ;
; background:u14|pic2:u42|altsyncram:altsyncram_component|altsyncram_ljb1:auto_generated|ALTSYNCRAM          ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/pic2.mif           ;
; background:u14|pic3:u13|altsyncram:altsyncram_component|altsyncram_mjb1:auto_generated|ALTSYNCRAM          ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/pic3.mif           ;
; background:u14|pic3:u23|altsyncram:altsyncram_component|altsyncram_mjb1:auto_generated|ALTSYNCRAM          ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/pic3.mif           ;
; background:u14|pic3:u33|altsyncram:altsyncram_component|altsyncram_mjb1:auto_generated|ALTSYNCRAM          ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/pic3.mif           ;
; background:u14|pic3:u43|altsyncram:altsyncram_component|altsyncram_mjb1:auto_generated|ALTSYNCRAM          ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/pic3.mif           ;
; background:u14|pic4:u14|altsyncram:altsyncram_component|altsyncram_njb1:auto_generated|ALTSYNCRAM          ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/pic4.mif           ;
; background:u14|pic4:u24|altsyncram:altsyncram_component|altsyncram_njb1:auto_generated|ALTSYNCRAM          ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/pic4.mif           ;
; background:u14|pic4:u34|altsyncram:altsyncram_component|altsyncram_njb1:auto_generated|ALTSYNCRAM          ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/pic4.mif           ;
; background:u14|pic4:u44|altsyncram:altsyncram_component|altsyncram_njb1:auto_generated|ALTSYNCRAM          ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/pic4.mif           ;
; background:u14|pic5:u15|altsyncram:altsyncram_component|altsyncram_ojb1:auto_generated|ALTSYNCRAM          ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/pic5.mif           ;
; background:u14|pic5:u25|altsyncram:altsyncram_component|altsyncram_ojb1:auto_generated|ALTSYNCRAM          ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/pic5.mif           ;
; background:u14|pic5:u35|altsyncram:altsyncram_component|altsyncram_ojb1:auto_generated|ALTSYNCRAM          ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/pic5.mif           ;
; background:u14|pic5:u45|altsyncram:altsyncram_component|altsyncram_ojb1:auto_generated|ALTSYNCRAM          ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/pic5.mif           ;
; background:u14|pic6:u16|altsyncram:altsyncram_component|altsyncram_pjb1:auto_generated|ALTSYNCRAM          ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/pic6.mif           ;
; background:u14|pic6:u26|altsyncram:altsyncram_component|altsyncram_pjb1:auto_generated|ALTSYNCRAM          ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/pic6.mif           ;
; background:u14|pic6:u36|altsyncram:altsyncram_component|altsyncram_pjb1:auto_generated|ALTSYNCRAM          ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/pic6.mif           ;
; background:u14|pic6:u46|altsyncram:altsyncram_component|altsyncram_pjb1:auto_generated|ALTSYNCRAM          ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/pic6.mif           ;
; background:u14|pic7:u17|altsyncram:altsyncram_component|altsyncram_qjb1:auto_generated|ALTSYNCRAM          ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/pic7.mif           ;
; background:u14|pic7:u27|altsyncram:altsyncram_component|altsyncram_qjb1:auto_generated|ALTSYNCRAM          ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/pic7.mif           ;
; background:u14|pic7:u37|altsyncram:altsyncram_component|altsyncram_qjb1:auto_generated|ALTSYNCRAM          ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/pic7.mif           ;
; background:u14|pic7:u47|altsyncram:altsyncram_component|altsyncram_qjb1:auto_generated|ALTSYNCRAM          ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/pic7.mif           ;
; background:u14|pic8:u18|altsyncram:altsyncram_component|altsyncram_rjb1:auto_generated|ALTSYNCRAM          ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/pic8.mif           ;
; background:u14|pic8:u28|altsyncram:altsyncram_component|altsyncram_rjb1:auto_generated|ALTSYNCRAM          ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/pic8.mif           ;
; background:u14|pic8:u38|altsyncram:altsyncram_component|altsyncram_rjb1:auto_generated|ALTSYNCRAM          ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/pic8.mif           ;
; background:u14|pic8:u48|altsyncram:altsyncram_component|altsyncram_rjb1:auto_generated|ALTSYNCRAM          ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/pic8.mif           ;
; background:u14|pic9:u19|altsyncram:altsyncram_component|altsyncram_sjb1:auto_generated|ALTSYNCRAM          ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/pic9.mif           ;
; background:u14|pic9:u29|altsyncram:altsyncram_component|altsyncram_sjb1:auto_generated|ALTSYNCRAM          ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/pic9.mif           ;
; background:u14|pic9:u39|altsyncram:altsyncram_component|altsyncram_sjb1:auto_generated|ALTSYNCRAM          ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/pic9.mif           ;
; background:u14|pic9:u49|altsyncram:altsyncram_component|altsyncram_sjb1:auto_generated|ALTSYNCRAM          ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/pic9.mif           ;
; background:u14|piecepic:u5|altsyncram:altsyncram_component|altsyncram_92c1:auto_generated|ALTSYNCRAM       ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/piecepic.mif       ;
; background:u14|piecepic:u6|altsyncram:altsyncram_component|altsyncram_92c1:auto_generated|ALTSYNCRAM       ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/piecepic.mif       ;
; background:u14|rightanswerpic:u2|altsyncram:altsyncram_component|altsyncram_hnc1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/rightanswerpic.mif ;
; background:u14|secondpic:u4|altsyncram:altsyncram_component|altsyncram_v5c1:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/secondpic.mif      ;
; background:u14|timepic:u1|altsyncram:altsyncram_component|altsyncram_ivb1:auto_generated|ALTSYNCRAM        ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/timepic.mif        ;
; background:u14|wronganswerpic:u3|altsyncram:altsyncram_component|altsyncram_0oc1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/wronganswerpic.mif ;
; cardarray:u13|colorcardpic:u10|altsyncram:altsyncram_component|altsyncram_agb1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 4096         ; 1            ; --           ; --           ; 4096   ; ./img2mif/mif/colorcard.mif             ;
; cardarray:u13|colorcardpic:u11|altsyncram:altsyncram_component|altsyncram_agb1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 4096         ; 1            ; --           ; --           ; 4096   ; ./img2mif/mif/colorcard.mif             ;
; cardarray:u13|colorcardpic:u12|altsyncram:altsyncram_component|altsyncram_agb1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 4096         ; 1            ; --           ; --           ; 4096   ; ./img2mif/mif/colorcard.mif             ;
; cardarray:u13|colorcardpic:u13|altsyncram:altsyncram_component|altsyncram_agb1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 4096         ; 1            ; --           ; --           ; 4096   ; ./img2mif/mif/colorcard.mif             ;
; cardarray:u13|colorcardpic:u14|altsyncram:altsyncram_component|altsyncram_agb1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 4096         ; 1            ; --           ; --           ; 4096   ; ./img2mif/mif/colorcard.mif             ;
; cardarray:u13|colorcardpic:u15|altsyncram:altsyncram_component|altsyncram_agb1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 4096         ; 1            ; --           ; --           ; 4096   ; ./img2mif/mif/colorcard.mif             ;
; cardarray:u13|colorcardpic:u16|altsyncram:altsyncram_component|altsyncram_agb1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 4096         ; 1            ; --           ; --           ; 4096   ; ./img2mif/mif/colorcard.mif             ;
; cardarray:u13|colorcardpic:u1|altsyncram:altsyncram_component|altsyncram_agb1:auto_generated|ALTSYNCRAM    ; AUTO ; ROM  ; 4096         ; 1            ; --           ; --           ; 4096   ; ./img2mif/mif/colorcard.mif             ;
; cardarray:u13|colorcardpic:u2|altsyncram:altsyncram_component|altsyncram_agb1:auto_generated|ALTSYNCRAM    ; AUTO ; ROM  ; 4096         ; 1            ; --           ; --           ; 4096   ; ./img2mif/mif/colorcard.mif             ;
; cardarray:u13|colorcardpic:u3|altsyncram:altsyncram_component|altsyncram_agb1:auto_generated|ALTSYNCRAM    ; AUTO ; ROM  ; 4096         ; 1            ; --           ; --           ; 4096   ; ./img2mif/mif/colorcard.mif             ;
; cardarray:u13|colorcardpic:u4|altsyncram:altsyncram_component|altsyncram_agb1:auto_generated|ALTSYNCRAM    ; AUTO ; ROM  ; 4096         ; 1            ; --           ; --           ; 4096   ; ./img2mif/mif/colorcard.mif             ;
; cardarray:u13|colorcardpic:u5|altsyncram:altsyncram_component|altsyncram_agb1:auto_generated|ALTSYNCRAM    ; AUTO ; ROM  ; 4096         ; 1            ; --           ; --           ; 4096   ; ./img2mif/mif/colorcard.mif             ;
; cardarray:u13|colorcardpic:u6|altsyncram:altsyncram_component|altsyncram_agb1:auto_generated|ALTSYNCRAM    ; AUTO ; ROM  ; 4096         ; 1            ; --           ; --           ; 4096   ; ./img2mif/mif/colorcard.mif             ;
; cardarray:u13|colorcardpic:u7|altsyncram:altsyncram_component|altsyncram_agb1:auto_generated|ALTSYNCRAM    ; AUTO ; ROM  ; 4096         ; 1            ; --           ; --           ; 4096   ; ./img2mif/mif/colorcard.mif             ;
; cardarray:u13|colorcardpic:u8|altsyncram:altsyncram_component|altsyncram_agb1:auto_generated|ALTSYNCRAM    ; AUTO ; ROM  ; 4096         ; 1            ; --           ; --           ; 4096   ; ./img2mif/mif/colorcard.mif             ;
; cardarray:u13|colorcardpic:u9|altsyncram:altsyncram_component|altsyncram_agb1:auto_generated|ALTSYNCRAM    ; AUTO ; ROM  ; 4096         ; 1            ; --           ; --           ; 4096   ; ./img2mif/mif/colorcard.mif             ;
; cursor:u15|cursorpic:u1|altsyncram:altsyncram_component|altsyncram_lda1:auto_generated|ALTSYNCRAM          ; AUTO ; ROM  ; 512          ; 1            ; --           ; --           ; 512    ; ./img2mif/mif/cursor.mif                ;
; gameover:u16|brainpic:u8|altsyncram:altsyncram_component|altsyncram_16b1:auto_generated|ALTSYNCRAM         ; AUTO ; ROM  ; 16384        ; 2            ; --           ; --           ; 32768  ; ../img2mif/mif/brain.mif                ;
; gameover:u16|cong1pic:u6|altsyncram:altsyncram_component|altsyncram_i4b1:auto_generated|ALTSYNCRAM         ; AUTO ; ROM  ; 65536        ; 2            ; --           ; --           ; 131072 ; ../img2mif/mif/cong1.mif                ;
; gameover:u16|cong2pic:u7|altsyncram:altsyncram_component|altsyncram_j4b1:auto_generated|ALTSYNCRAM         ; AUTO ; ROM  ; 65536        ; 2            ; --           ; --           ; 131072 ; ../img2mif/mif/cong2.mif                ;
; gameover:u16|gameoverpic:u51|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|ALTSYNCRAM     ; AUTO ; ROM  ; 65536        ; 1            ; --           ; --           ; 65536  ; ../img2mif/mif/gameover.mif             ;
; gameover:u16|mentpic:u9|altsyncram:altsyncram_component|altsyncram_v1b1:auto_generated|ALTSYNCRAM          ; AUTO ; ROM  ; 32768        ; 1            ; --           ; --           ; 32768  ; ./img2mif/mif/ment.mif                  ;
; gameover:u16|pic0:u10|altsyncram:altsyncram_component|altsyncram_jjb1:auto_generated|ALTSYNCRAM            ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/pic0.mif           ;
; gameover:u16|pic0:u20|altsyncram:altsyncram_component|altsyncram_jjb1:auto_generated|ALTSYNCRAM            ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/pic0.mif           ;
; gameover:u16|pic0:u30|altsyncram:altsyncram_component|altsyncram_jjb1:auto_generated|ALTSYNCRAM            ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/pic0.mif           ;
; gameover:u16|pic0:u40|altsyncram:altsyncram_component|altsyncram_jjb1:auto_generated|ALTSYNCRAM            ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/pic0.mif           ;
; gameover:u16|pic1:u11|altsyncram:altsyncram_component|altsyncram_kjb1:auto_generated|ALTSYNCRAM            ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/pic1.mif           ;
; gameover:u16|pic1:u21|altsyncram:altsyncram_component|altsyncram_kjb1:auto_generated|ALTSYNCRAM            ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/pic1.mif           ;
; gameover:u16|pic1:u31|altsyncram:altsyncram_component|altsyncram_kjb1:auto_generated|ALTSYNCRAM            ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/pic1.mif           ;
; gameover:u16|pic1:u41|altsyncram:altsyncram_component|altsyncram_kjb1:auto_generated|ALTSYNCRAM            ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/pic1.mif           ;
; gameover:u16|pic2:u12|altsyncram:altsyncram_component|altsyncram_ljb1:auto_generated|ALTSYNCRAM            ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/pic2.mif           ;
; gameover:u16|pic2:u22|altsyncram:altsyncram_component|altsyncram_ljb1:auto_generated|ALTSYNCRAM            ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/pic2.mif           ;
; gameover:u16|pic2:u32|altsyncram:altsyncram_component|altsyncram_ljb1:auto_generated|ALTSYNCRAM            ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/pic2.mif           ;
; gameover:u16|pic2:u42|altsyncram:altsyncram_component|altsyncram_ljb1:auto_generated|ALTSYNCRAM            ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/pic2.mif           ;
; gameover:u16|pic3:u13|altsyncram:altsyncram_component|altsyncram_mjb1:auto_generated|ALTSYNCRAM            ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/pic3.mif           ;
; gameover:u16|pic3:u23|altsyncram:altsyncram_component|altsyncram_mjb1:auto_generated|ALTSYNCRAM            ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/pic3.mif           ;
; gameover:u16|pic3:u33|altsyncram:altsyncram_component|altsyncram_mjb1:auto_generated|ALTSYNCRAM            ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/pic3.mif           ;
; gameover:u16|pic3:u43|altsyncram:altsyncram_component|altsyncram_mjb1:auto_generated|ALTSYNCRAM            ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/pic3.mif           ;
; gameover:u16|pic4:u14|altsyncram:altsyncram_component|altsyncram_njb1:auto_generated|ALTSYNCRAM            ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/pic4.mif           ;
; gameover:u16|pic4:u24|altsyncram:altsyncram_component|altsyncram_njb1:auto_generated|ALTSYNCRAM            ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/pic4.mif           ;
; gameover:u16|pic4:u34|altsyncram:altsyncram_component|altsyncram_njb1:auto_generated|ALTSYNCRAM            ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/pic4.mif           ;
; gameover:u16|pic4:u44|altsyncram:altsyncram_component|altsyncram_njb1:auto_generated|ALTSYNCRAM            ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/pic4.mif           ;
; gameover:u16|pic5:u15|altsyncram:altsyncram_component|altsyncram_ojb1:auto_generated|ALTSYNCRAM            ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/pic5.mif           ;
; gameover:u16|pic5:u25|altsyncram:altsyncram_component|altsyncram_ojb1:auto_generated|ALTSYNCRAM            ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/pic5.mif           ;
; gameover:u16|pic5:u35|altsyncram:altsyncram_component|altsyncram_ojb1:auto_generated|ALTSYNCRAM            ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/pic5.mif           ;
; gameover:u16|pic5:u45|altsyncram:altsyncram_component|altsyncram_ojb1:auto_generated|ALTSYNCRAM            ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/pic5.mif           ;
; gameover:u16|pic6:u16|altsyncram:altsyncram_component|altsyncram_pjb1:auto_generated|ALTSYNCRAM            ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/pic6.mif           ;
; gameover:u16|pic6:u26|altsyncram:altsyncram_component|altsyncram_pjb1:auto_generated|ALTSYNCRAM            ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/pic6.mif           ;
; gameover:u16|pic6:u36|altsyncram:altsyncram_component|altsyncram_pjb1:auto_generated|ALTSYNCRAM            ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/pic6.mif           ;
; gameover:u16|pic6:u46|altsyncram:altsyncram_component|altsyncram_pjb1:auto_generated|ALTSYNCRAM            ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/pic6.mif           ;
; gameover:u16|pic7:u17|altsyncram:altsyncram_component|altsyncram_qjb1:auto_generated|ALTSYNCRAM            ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/pic7.mif           ;
; gameover:u16|pic7:u27|altsyncram:altsyncram_component|altsyncram_qjb1:auto_generated|ALTSYNCRAM            ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/pic7.mif           ;
; gameover:u16|pic7:u37|altsyncram:altsyncram_component|altsyncram_qjb1:auto_generated|ALTSYNCRAM            ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/pic7.mif           ;
; gameover:u16|pic7:u47|altsyncram:altsyncram_component|altsyncram_qjb1:auto_generated|ALTSYNCRAM            ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/pic7.mif           ;
; gameover:u16|pic8:u18|altsyncram:altsyncram_component|altsyncram_rjb1:auto_generated|ALTSYNCRAM            ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/pic8.mif           ;
; gameover:u16|pic8:u28|altsyncram:altsyncram_component|altsyncram_rjb1:auto_generated|ALTSYNCRAM            ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/pic8.mif           ;
; gameover:u16|pic8:u38|altsyncram:altsyncram_component|altsyncram_rjb1:auto_generated|ALTSYNCRAM            ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/pic8.mif           ;
; gameover:u16|pic8:u48|altsyncram:altsyncram_component|altsyncram_rjb1:auto_generated|ALTSYNCRAM            ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/pic8.mif           ;
; gameover:u16|pic9:u19|altsyncram:altsyncram_component|altsyncram_sjb1:auto_generated|ALTSYNCRAM            ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/pic9.mif           ;
; gameover:u16|pic9:u29|altsyncram:altsyncram_component|altsyncram_sjb1:auto_generated|ALTSYNCRAM            ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/pic9.mif           ;
; gameover:u16|pic9:u39|altsyncram:altsyncram_component|altsyncram_sjb1:auto_generated|ALTSYNCRAM            ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/pic9.mif           ;
; gameover:u16|pic9:u49|altsyncram:altsyncram_component|altsyncram_sjb1:auto_generated|ALTSYNCRAM            ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/pic9.mif           ;
; gameover:u16|piecepic:u4|altsyncram:altsyncram_component|altsyncram_92c1:auto_generated|ALTSYNCRAM         ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/piecepic.mif       ;
; gameover:u16|piecepic:u5|altsyncram:altsyncram_component|altsyncram_92c1:auto_generated|ALTSYNCRAM         ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/piecepic.mif       ;
; gameover:u16|rightanswerpic:u1|altsyncram:altsyncram_component|altsyncram_hnc1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/rightanswerpic.mif ;
; gameover:u16|secondpic:u3|altsyncram:altsyncram_component|altsyncram_v5c1:auto_generated|ALTSYNCRAM        ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/secondpic.mif      ;
; gameover:u16|timepic:u0|altsyncram:altsyncram_component|altsyncram_ivb1:auto_generated|ALTSYNCRAM          ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/timepic.mif        ;
; gameover:u16|wronganswerpic:u2|altsyncram:altsyncram_component|altsyncram_0oc1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192   ; ./img2mif/mif/Newmif/wronganswerpic.mif ;
+------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                         ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------+------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                            ; IP Include File  ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------+------------------+
; Altera ; ALTPLL       ; 20.1    ; N/A          ; N/A          ; |dementia|clockGen:u12                     ; clockGen.v       ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|cardarray:u13|colorcardpic:u1    ; colorcardpic.v   ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|cardarray:u13|colorcardpic:u2    ; colorcardpic.v   ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|cardarray:u13|colorcardpic:u3    ; colorcardpic.v   ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|cardarray:u13|colorcardpic:u4    ; colorcardpic.v   ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|cardarray:u13|colorcardpic:u5    ; colorcardpic.v   ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|cardarray:u13|colorcardpic:u6    ; colorcardpic.v   ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|cardarray:u13|colorcardpic:u7    ; colorcardpic.v   ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|cardarray:u13|colorcardpic:u8    ; colorcardpic.v   ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|cardarray:u13|colorcardpic:u9    ; colorcardpic.v   ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|cardarray:u13|colorcardpic:u10   ; colorcardpic.v   ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|cardarray:u13|colorcardpic:u11   ; colorcardpic.v   ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|cardarray:u13|colorcardpic:u12   ; colorcardpic.v   ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|cardarray:u13|colorcardpic:u13   ; colorcardpic.v   ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|cardarray:u13|colorcardpic:u14   ; colorcardpic.v   ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|cardarray:u13|colorcardpic:u15   ; colorcardpic.v   ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|cardarray:u13|colorcardpic:u16   ; colorcardpic.v   ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|cardarray:u13|colorcardpic:u17   ; colorcardpic.v   ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|background:u14|timepic:u1        ; timepic.v        ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|background:u14|rightanswerpic:u2 ; rightanswerpic.v ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|background:u14|wronganswerpic:u3 ; wronganswerpic.v ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|background:u14|secondpic:u4      ; secondpic.v      ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|background:u14|piecepic:u5       ; piecepic.v       ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|background:u14|piecepic:u6       ; piecepic.v       ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|background:u14|chimeipic:u7      ; chimeipic.v      ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|background:u14|gabojagopic:u8    ; gabojagopic.v    ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|background:u14|pic0:u10          ; pic0.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|background:u14|pic1:u11          ; pic1.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|background:u14|pic2:u12          ; pic2.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|background:u14|pic3:u13          ; pic3.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|background:u14|pic4:u14          ; pic4.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|background:u14|pic5:u15          ; pic5.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|background:u14|pic6:u16          ; pic6.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|background:u14|pic7:u17          ; pic7.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|background:u14|pic8:u18          ; pic8.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|background:u14|pic9:u19          ; pic9.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|background:u14|pic0:u20          ; pic0.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|background:u14|pic1:u21          ; pic1.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|background:u14|pic2:u22          ; pic2.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|background:u14|pic3:u23          ; pic3.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|background:u14|pic4:u24          ; pic4.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|background:u14|pic5:u25          ; pic5.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|background:u14|pic6:u26          ; pic6.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|background:u14|pic7:u27          ; pic7.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|background:u14|pic8:u28          ; pic8.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|background:u14|pic9:u29          ; pic9.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|background:u14|pic0:u30          ; pic0.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|background:u14|pic1:u31          ; pic1.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|background:u14|pic2:u32          ; pic2.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|background:u14|pic3:u33          ; pic3.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|background:u14|pic4:u34          ; pic4.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|background:u14|pic5:u35          ; pic5.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|background:u14|pic6:u36          ; pic6.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|background:u14|pic7:u37          ; pic7.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|background:u14|pic8:u38          ; pic8.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|background:u14|pic9:u39          ; pic9.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|background:u14|pic0:u40          ; pic0.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|background:u14|pic1:u41          ; pic1.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|background:u14|pic2:u42          ; pic2.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|background:u14|pic3:u43          ; pic3.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|background:u14|pic4:u44          ; pic4.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|background:u14|pic5:u45          ; pic5.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|background:u14|pic6:u46          ; pic6.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|background:u14|pic7:u47          ; pic7.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|background:u14|pic8:u48          ; pic8.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|background:u14|pic9:u49          ; pic9.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|cursor:u15|cursorpic:u1          ; cursorpic.v      ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|gameover:u16|timepic:u0          ; timepic.v        ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|gameover:u16|rightanswerpic:u1   ; rightanswerpic.v ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|gameover:u16|wronganswerpic:u2   ; wronganswerpic.v ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|gameover:u16|secondpic:u3        ; secondpic.v      ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|gameover:u16|piecepic:u4         ; piecepic.v       ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|gameover:u16|piecepic:u5         ; piecepic.v       ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|gameover:u16|cong1pic:u6         ; cong1pic.v       ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|gameover:u16|cong2pic:u7         ; cong2pic.v       ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|gameover:u16|brainpic:u8         ; brainpic.v       ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|gameover:u16|mentpic:u9          ; mentpic.v        ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|gameover:u16|pic0:u10            ; pic0.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|gameover:u16|pic1:u11            ; pic1.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|gameover:u16|pic2:u12            ; pic2.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|gameover:u16|pic3:u13            ; pic3.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|gameover:u16|pic4:u14            ; pic4.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|gameover:u16|pic5:u15            ; pic5.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|gameover:u16|pic6:u16            ; pic6.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|gameover:u16|pic7:u17            ; pic7.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|gameover:u16|pic8:u18            ; pic8.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|gameover:u16|pic9:u19            ; pic9.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|gameover:u16|pic0:u20            ; pic0.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|gameover:u16|pic1:u21            ; pic1.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|gameover:u16|pic2:u22            ; pic2.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|gameover:u16|pic3:u23            ; pic3.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|gameover:u16|pic4:u24            ; pic4.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|gameover:u16|pic5:u25            ; pic5.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|gameover:u16|pic6:u26            ; pic6.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|gameover:u16|pic7:u27            ; pic7.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|gameover:u16|pic8:u28            ; pic8.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|gameover:u16|pic9:u29            ; pic9.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|gameover:u16|pic0:u30            ; pic0.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|gameover:u16|pic1:u31            ; pic1.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|gameover:u16|pic2:u32            ; pic2.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|gameover:u16|pic3:u33            ; pic3.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|gameover:u16|pic4:u34            ; pic4.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|gameover:u16|pic5:u35            ; pic5.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|gameover:u16|pic6:u36            ; pic6.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|gameover:u16|pic7:u37            ; pic7.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|gameover:u16|pic8:u38            ; pic8.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|gameover:u16|pic9:u39            ; pic9.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|gameover:u16|pic0:u40            ; pic0.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|gameover:u16|pic1:u41            ; pic1.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|gameover:u16|pic2:u42            ; pic2.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|gameover:u16|pic3:u43            ; pic3.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|gameover:u16|pic4:u44            ; pic4.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|gameover:u16|pic5:u45            ; pic5.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|gameover:u16|pic6:u46            ; pic6.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|gameover:u16|pic7:u47            ; pic7.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|gameover:u16|pic8:u48            ; pic8.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|gameover:u16|pic9:u49            ; pic9.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dementia|gameover:u16|gameoverpic:u51     ; gameoverpic.v    ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------+
; State Machine - |dementia|mux:u21|sel                     ;
+---------+---------+---------+---------+---------+---------+
; Name    ; sel.011 ; sel.010 ; sel.001 ; sel.000 ; sel.100 ;
+---------+---------+---------+---------+---------+---------+
; sel.000 ; 0       ; 0       ; 0       ; 0       ; 0       ;
; sel.001 ; 0       ; 0       ; 1       ; 1       ; 0       ;
; sel.010 ; 0       ; 1       ; 0       ; 1       ; 0       ;
; sel.011 ; 1       ; 0       ; 0       ; 1       ; 0       ;
; sel.100 ; 0       ; 0       ; 0       ; 1       ; 1       ;
+---------+---------+---------+---------+---------+---------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |dementia|cardarray:u13|selp0                                                                                                                                                                                                             ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; selp0.00000 ; selp0.01111 ; selp0.01110 ; selp0.01101 ; selp0.01100 ; selp0.01011 ; selp0.01010 ; selp0.01001 ; selp0.01000 ; selp0.00111 ; selp0.00110 ; selp0.00101 ; selp0.00100 ; selp0.00011 ; selp0.00010 ; selp0.00001 ; selp0.10000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; selp0.10000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; selp0.00001 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; selp0.00010 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; selp0.00011 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; selp0.00100 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; selp0.00101 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; selp0.00110 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; selp0.00111 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; selp0.01000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; selp0.01001 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; selp0.01010 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; selp0.01011 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; selp0.01100 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; selp0.01101 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; selp0.01110 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; selp0.01111 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; selp0.00000 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                               ; Reason for Removal                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; cursor:u15|cursorg[7]                                                                                       ; Stuck at GND due to stuck port data_in                                                                                    ;
; cursor:u15|cursorb[1,7]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                    ;
; gameover:u16|gameoverg[6]                                                                                   ; Merged with gameover:u16|gameoverr[6]                                                                                     ;
; gameover:u16|gameoverg[3]                                                                                   ; Merged with gameover:u16|gameoverr[2]                                                                                     ;
; gameover:u16|gameoverg[7]                                                                                   ; Merged with gameover:u16|gameoverr[0]                                                                                     ;
; gameover:u16|cong1pic:u6|altsyncram:altsyncram_component|altsyncram_i4b1:auto_generated|address_reg_a[2]    ; Merged with gameover:u16|cong2pic:u7|altsyncram:altsyncram_component|altsyncram_j4b1:auto_generated|address_reg_a[2]      ;
; gameover:u16|cong1pic:u6|altsyncram:altsyncram_component|altsyncram_i4b1:auto_generated|address_reg_a[1]    ; Merged with gameover:u16|cong2pic:u7|altsyncram:altsyncram_component|altsyncram_j4b1:auto_generated|address_reg_a[1]      ;
; gameover:u16|cong1pic:u6|altsyncram:altsyncram_component|altsyncram_i4b1:auto_generated|address_reg_a[0]    ; Merged with gameover:u16|cong2pic:u7|altsyncram:altsyncram_component|altsyncram_j4b1:auto_generated|address_reg_a[0]      ;
; cursor:u15|cursorr[0,2,4,6]                                                                                 ; Merged with cursor:u15|cursorb[0]                                                                                         ;
; cursor:u15|cursorg[0,1,5,6]                                                                                 ; Merged with cursor:u15|cursorb[0]                                                                                         ;
; cursor:u15|cursorb[2,4]                                                                                     ; Merged with cursor:u15|cursorb[0]                                                                                         ;
; cursor:u15|cursorr[1,3,5]                                                                                   ; Merged with cursor:u15|cursorr[7]                                                                                         ;
; cursor:u15|cursorg[3,4]                                                                                     ; Merged with cursor:u15|cursorr[7]                                                                                         ;
; cursor:u15|cursorb[3,6]                                                                                     ; Merged with cursor:u15|cursorr[7]                                                                                         ;
; cursor:u15|cursorb[5]                                                                                       ; Merged with cursor:u15|cursorg[2]                                                                                         ;
; background:u14|backr[3]                                                                                     ; Merged with background:u14|backr[7]                                                                                       ;
; background:u14|backr[4]                                                                                     ; Merged with background:u14|backr[5]                                                                                       ;
; background:u14|backg[1]                                                                                     ; Merged with background:u14|backr[5]                                                                                       ;
; background:u14|backg[0]                                                                                     ; Merged with background:u14|backr[0]                                                                                       ;
; background:u14|backb[1]                                                                                     ; Merged with background:u14|backg[4]                                                                                       ;
; background:u14|backb[3]                                                                                     ; Merged with background:u14|backb[7]                                                                                       ;
; background:u14|backb[2]                                                                                     ; Merged with background:u14|backb[6]                                                                                       ;
; background:u14|chimeipic:u7|altsyncram:altsyncram_component|altsyncram_lab1:auto_generated|address_reg_a[4] ; Merged with background:u14|gabojagopic:u8|altsyncram:altsyncram_component|altsyncram_6eb1:auto_generated|address_reg_a[2] ;
; background:u14|chimeipic:u7|altsyncram:altsyncram_component|altsyncram_lab1:auto_generated|address_reg_a[3] ; Merged with background:u14|gabojagopic:u8|altsyncram:altsyncram_component|altsyncram_6eb1:auto_generated|address_reg_a[1] ;
; background:u14|chimeipic:u7|altsyncram:altsyncram_component|altsyncram_lab1:auto_generated|address_reg_a[2] ; Merged with background:u14|gabojagopic:u8|altsyncram:altsyncram_component|altsyncram_6eb1:auto_generated|address_reg_a[0] ;
; cardarray:u13|cardr[0,1]                                                                                    ; Merged with cardarray:u13|cardg[1]                                                                                        ;
; cardarray:u13|cardg[5]                                                                                      ; Merged with cardarray:u13|cardg[2]                                                                                        ;
; cardarray:u13|cardr[2,4,5]                                                                                  ; Merged with cardarray:u13|cardg[2]                                                                                        ;
; cardarray:u13|cardr[6]                                                                                      ; Merged with cardarray:u13|cardr[3]                                                                                        ;
; cardarray:u13|cardb[1]                                                                                      ; Merged with cardarray:u13|cardb[0]                                                                                        ;
; cardarray:u13|cardg[0]                                                                                      ; Merged with cardarray:u13|cardb[0]                                                                                        ;
; cardarray:u13|cardb[4,5]                                                                                    ; Merged with cardarray:u13|cardb[2]                                                                                        ;
; cardarray:u13|cardg[4]                                                                                      ; Merged with cardarray:u13|cardb[2]                                                                                        ;
; cardarray:u13|cardb[6]                                                                                      ; Merged with cardarray:u13|cardb[3]                                                                                        ;
; cardarray:u13|memory[15][0]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                               ;
; cardarray:u13|memory[15][1]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                               ;
; cardarray:u13|memory[15][2]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                               ;
; mux:u21|sel~9                                                                                               ; Lost fanout                                                                                                               ;
; mux:u21|sel~10                                                                                              ; Lost fanout                                                                                                               ;
; cardarray:u13|selp0~21                                                                                      ; Lost fanout                                                                                                               ;
; cardarray:u13|selp0~22                                                                                      ; Lost fanout                                                                                                               ;
; cardarray:u13|selp0~23                                                                                      ; Lost fanout                                                                                                               ;
; cardarray:u13|selp0~24                                                                                      ; Lost fanout                                                                                                               ;
; mux:u21|sel.100                                                                                             ; Lost fanout                                                                                                               ;
; Total Number of Removed Registers = 60                                                                      ;                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 396   ;
; Number of registers using Synchronous Clear  ; 22    ;
; Number of registers using Synchronous Load   ; 17    ;
; Number of registers using Asynchronous Clear ; 218   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 165   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; cardarray:u13|random[0]                ; 16      ;
; cardarray:u13|random[2]                ; 17      ;
; cardarray:u13|random[1]                ; 16      ;
; RxKB:u1|validDat                       ; 8       ;
; cardarray:u13|random[3]                ; 1       ;
; coordsystem_data:u2|data2[0]           ; 30      ;
; Total number of inverted registers = 6 ;         ;
+----------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |dementia|hv_sync:u11|hv_cnt:u1|vcnt[7]             ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |dementia|hv_sync:u11|hv_cnt:u1|hcnt[6]             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |dementia|timecounter:u3|cnt4sec1[3]                ;
; 16:1               ; 3 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |dementia|data_compare_score_counter:u4|compare1[0] ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |dementia|mux:u21|g[7]                              ;
; 6:1                ; 21 bits   ; 84 LEs        ; 63 LEs               ; 21 LEs                 ; Yes        ; |dementia|mux:u21|r[1]                              ;
; 25:1               ; 3 bits    ; 48 LEs        ; 18 LEs               ; 30 LEs                 ; Yes        ; |dementia|background:u14|backr[7]                   ;
; 28:1               ; 4 bits    ; 72 LEs        ; 32 LEs               ; 40 LEs                 ; Yes        ; |dementia|gameover:u16|gameoverb[0]                 ;
; 28:1               ; 14 bits   ; 252 LEs       ; 112 LEs              ; 140 LEs                ; Yes        ; |dementia|background:u14|backb[7]                   ;
; 31:1               ; 4 bits    ; 80 LEs        ; 28 LEs               ; 52 LEs                 ; Yes        ; |dementia|gameover:u16|gameoverg[2]                 ;
; 34:1               ; 7 bits    ; 154 LEs       ; 56 LEs               ; 98 LEs                 ; Yes        ; |dementia|gameover:u16|gameoverg[4]                 ;
; 34:1               ; 3 bits    ; 66 LEs        ; 24 LEs               ; 42 LEs                 ; Yes        ; |dementia|gameover:u16|gameoverr[1]                 ;
; 33:1               ; 4 bits    ; 88 LEs        ; 44 LEs               ; 44 LEs                 ; Yes        ; |dementia|cardarray:u13|cardg[2]                    ;
; 145:1              ; 5 bits    ; 480 LEs       ; 30 LEs               ; 450 LEs                ; Yes        ; |dementia|cardarray:u13|cardg[3]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |dementia|mux:u21|sel                               ;
; 16:1               ; 3 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |dementia|data_compare_score_counter:u4|Mux3        ;
; 19:1               ; 2 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; No         ; |dementia|mux:u21|sel                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for cardarray:u13|colorcardpic:u1|altsyncram:altsyncram_component|altsyncram_agb1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for cardarray:u13|colorcardpic:u2|altsyncram:altsyncram_component|altsyncram_agb1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for cardarray:u13|colorcardpic:u3|altsyncram:altsyncram_component|altsyncram_agb1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for cardarray:u13|colorcardpic:u4|altsyncram:altsyncram_component|altsyncram_agb1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for cardarray:u13|colorcardpic:u5|altsyncram:altsyncram_component|altsyncram_agb1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for cardarray:u13|colorcardpic:u6|altsyncram:altsyncram_component|altsyncram_agb1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for cardarray:u13|colorcardpic:u7|altsyncram:altsyncram_component|altsyncram_agb1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for cardarray:u13|colorcardpic:u8|altsyncram:altsyncram_component|altsyncram_agb1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for cardarray:u13|colorcardpic:u9|altsyncram:altsyncram_component|altsyncram_agb1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for cardarray:u13|colorcardpic:u10|altsyncram:altsyncram_component|altsyncram_agb1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for cardarray:u13|colorcardpic:u11|altsyncram:altsyncram_component|altsyncram_agb1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for cardarray:u13|colorcardpic:u12|altsyncram:altsyncram_component|altsyncram_agb1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for cardarray:u13|colorcardpic:u13|altsyncram:altsyncram_component|altsyncram_agb1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for cardarray:u13|colorcardpic:u14|altsyncram:altsyncram_component|altsyncram_agb1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for cardarray:u13|colorcardpic:u15|altsyncram:altsyncram_component|altsyncram_agb1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for cardarray:u13|colorcardpic:u16|altsyncram:altsyncram_component|altsyncram_agb1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for cardarray:u13|colorcardpic:u17|altsyncram:altsyncram_component|altsyncram_agb1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for background:u14|timepic:u1|altsyncram:altsyncram_component|altsyncram_ivb1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for background:u14|rightanswerpic:u2|altsyncram:altsyncram_component|altsyncram_hnc1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for background:u14|wronganswerpic:u3|altsyncram:altsyncram_component|altsyncram_0oc1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for background:u14|secondpic:u4|altsyncram:altsyncram_component|altsyncram_v5c1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for background:u14|piecepic:u5|altsyncram:altsyncram_component|altsyncram_92c1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for background:u14|piecepic:u6|altsyncram:altsyncram_component|altsyncram_92c1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for background:u14|chimeipic:u7|altsyncram:altsyncram_component|altsyncram_lab1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for background:u14|gabojagopic:u8|altsyncram:altsyncram_component|altsyncram_6eb1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for background:u14|pic0:u10|altsyncram:altsyncram_component|altsyncram_jjb1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for background:u14|pic1:u11|altsyncram:altsyncram_component|altsyncram_kjb1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for background:u14|pic2:u12|altsyncram:altsyncram_component|altsyncram_ljb1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for background:u14|pic3:u13|altsyncram:altsyncram_component|altsyncram_mjb1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for background:u14|pic4:u14|altsyncram:altsyncram_component|altsyncram_njb1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for background:u14|pic5:u15|altsyncram:altsyncram_component|altsyncram_ojb1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for background:u14|pic6:u16|altsyncram:altsyncram_component|altsyncram_pjb1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for background:u14|pic7:u17|altsyncram:altsyncram_component|altsyncram_qjb1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for background:u14|pic8:u18|altsyncram:altsyncram_component|altsyncram_rjb1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for background:u14|pic9:u19|altsyncram:altsyncram_component|altsyncram_sjb1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for background:u14|pic0:u20|altsyncram:altsyncram_component|altsyncram_jjb1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for background:u14|pic1:u21|altsyncram:altsyncram_component|altsyncram_kjb1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for background:u14|pic2:u22|altsyncram:altsyncram_component|altsyncram_ljb1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for background:u14|pic3:u23|altsyncram:altsyncram_component|altsyncram_mjb1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for background:u14|pic4:u24|altsyncram:altsyncram_component|altsyncram_njb1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for background:u14|pic5:u25|altsyncram:altsyncram_component|altsyncram_ojb1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for background:u14|pic6:u26|altsyncram:altsyncram_component|altsyncram_pjb1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for background:u14|pic7:u27|altsyncram:altsyncram_component|altsyncram_qjb1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for background:u14|pic8:u28|altsyncram:altsyncram_component|altsyncram_rjb1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for background:u14|pic9:u29|altsyncram:altsyncram_component|altsyncram_sjb1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for background:u14|pic0:u30|altsyncram:altsyncram_component|altsyncram_jjb1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for background:u14|pic1:u31|altsyncram:altsyncram_component|altsyncram_kjb1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for background:u14|pic2:u32|altsyncram:altsyncram_component|altsyncram_ljb1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for background:u14|pic3:u33|altsyncram:altsyncram_component|altsyncram_mjb1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for background:u14|pic4:u34|altsyncram:altsyncram_component|altsyncram_njb1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for background:u14|pic5:u35|altsyncram:altsyncram_component|altsyncram_ojb1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for background:u14|pic6:u36|altsyncram:altsyncram_component|altsyncram_pjb1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for background:u14|pic7:u37|altsyncram:altsyncram_component|altsyncram_qjb1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for background:u14|pic8:u38|altsyncram:altsyncram_component|altsyncram_rjb1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for background:u14|pic9:u39|altsyncram:altsyncram_component|altsyncram_sjb1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for background:u14|pic0:u40|altsyncram:altsyncram_component|altsyncram_jjb1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for background:u14|pic1:u41|altsyncram:altsyncram_component|altsyncram_kjb1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for background:u14|pic2:u42|altsyncram:altsyncram_component|altsyncram_ljb1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for background:u14|pic3:u43|altsyncram:altsyncram_component|altsyncram_mjb1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for background:u14|pic4:u44|altsyncram:altsyncram_component|altsyncram_njb1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for background:u14|pic5:u45|altsyncram:altsyncram_component|altsyncram_ojb1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for background:u14|pic6:u46|altsyncram:altsyncram_component|altsyncram_pjb1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for background:u14|pic7:u47|altsyncram:altsyncram_component|altsyncram_qjb1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for background:u14|pic8:u48|altsyncram:altsyncram_component|altsyncram_rjb1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for background:u14|pic9:u49|altsyncram:altsyncram_component|altsyncram_sjb1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for cursor:u15|cursorpic:u1|altsyncram:altsyncram_component|altsyncram_lda1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for gameover:u16|timepic:u0|altsyncram:altsyncram_component|altsyncram_ivb1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for gameover:u16|rightanswerpic:u1|altsyncram:altsyncram_component|altsyncram_hnc1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for gameover:u16|wronganswerpic:u2|altsyncram:altsyncram_component|altsyncram_0oc1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for gameover:u16|secondpic:u3|altsyncram:altsyncram_component|altsyncram_v5c1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for gameover:u16|piecepic:u4|altsyncram:altsyncram_component|altsyncram_92c1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for gameover:u16|piecepic:u5|altsyncram:altsyncram_component|altsyncram_92c1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for gameover:u16|cong1pic:u6|altsyncram:altsyncram_component|altsyncram_i4b1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for gameover:u16|cong2pic:u7|altsyncram:altsyncram_component|altsyncram_j4b1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for gameover:u16|brainpic:u8|altsyncram:altsyncram_component|altsyncram_16b1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for gameover:u16|mentpic:u9|altsyncram:altsyncram_component|altsyncram_v1b1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for gameover:u16|gameoverpic:u51|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for gameover:u16|pic0:u10|altsyncram:altsyncram_component|altsyncram_jjb1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for gameover:u16|pic1:u11|altsyncram:altsyncram_component|altsyncram_kjb1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for gameover:u16|pic2:u12|altsyncram:altsyncram_component|altsyncram_ljb1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for gameover:u16|pic3:u13|altsyncram:altsyncram_component|altsyncram_mjb1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for gameover:u16|pic4:u14|altsyncram:altsyncram_component|altsyncram_njb1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for gameover:u16|pic5:u15|altsyncram:altsyncram_component|altsyncram_ojb1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for gameover:u16|pic6:u16|altsyncram:altsyncram_component|altsyncram_pjb1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for gameover:u16|pic7:u17|altsyncram:altsyncram_component|altsyncram_qjb1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for gameover:u16|pic8:u18|altsyncram:altsyncram_component|altsyncram_rjb1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for gameover:u16|pic9:u19|altsyncram:altsyncram_component|altsyncram_sjb1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for gameover:u16|pic0:u20|altsyncram:altsyncram_component|altsyncram_jjb1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for gameover:u16|pic1:u21|altsyncram:altsyncram_component|altsyncram_kjb1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for gameover:u16|pic2:u22|altsyncram:altsyncram_component|altsyncram_ljb1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for gameover:u16|pic3:u23|altsyncram:altsyncram_component|altsyncram_mjb1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for gameover:u16|pic4:u24|altsyncram:altsyncram_component|altsyncram_njb1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for gameover:u16|pic5:u25|altsyncram:altsyncram_component|altsyncram_ojb1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for gameover:u16|pic6:u26|altsyncram:altsyncram_component|altsyncram_pjb1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for gameover:u16|pic7:u27|altsyncram:altsyncram_component|altsyncram_qjb1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for gameover:u16|pic8:u28|altsyncram:altsyncram_component|altsyncram_rjb1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for gameover:u16|pic9:u29|altsyncram:altsyncram_component|altsyncram_sjb1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for gameover:u16|pic0:u30|altsyncram:altsyncram_component|altsyncram_jjb1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for gameover:u16|pic1:u31|altsyncram:altsyncram_component|altsyncram_kjb1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for gameover:u16|pic2:u32|altsyncram:altsyncram_component|altsyncram_ljb1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for gameover:u16|pic3:u33|altsyncram:altsyncram_component|altsyncram_mjb1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for gameover:u16|pic4:u34|altsyncram:altsyncram_component|altsyncram_njb1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for gameover:u16|pic5:u35|altsyncram:altsyncram_component|altsyncram_ojb1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for gameover:u16|pic6:u36|altsyncram:altsyncram_component|altsyncram_pjb1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for gameover:u16|pic7:u37|altsyncram:altsyncram_component|altsyncram_qjb1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for gameover:u16|pic8:u38|altsyncram:altsyncram_component|altsyncram_rjb1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for gameover:u16|pic9:u39|altsyncram:altsyncram_component|altsyncram_sjb1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for gameover:u16|pic0:u40|altsyncram:altsyncram_component|altsyncram_jjb1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for gameover:u16|pic1:u41|altsyncram:altsyncram_component|altsyncram_kjb1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for gameover:u16|pic2:u42|altsyncram:altsyncram_component|altsyncram_ljb1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for gameover:u16|pic3:u43|altsyncram:altsyncram_component|altsyncram_mjb1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for gameover:u16|pic4:u44|altsyncram:altsyncram_component|altsyncram_njb1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for gameover:u16|pic5:u45|altsyncram:altsyncram_component|altsyncram_ojb1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for gameover:u16|pic6:u46|altsyncram:altsyncram_component|altsyncram_pjb1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for gameover:u16|pic7:u47|altsyncram:altsyncram_component|altsyncram_qjb1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for gameover:u16|pic8:u48|altsyncram:altsyncram_component|altsyncram_rjb1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for gameover:u16|pic9:u49|altsyncram:altsyncram_component|altsyncram_sjb1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: hv_sync:u11 ;
+----------------+--------------+--------------------------+
; Parameter Name ; Value        ; Type                     ;
+----------------+--------------+--------------------------+
; sync_h         ; 000000101100 ; Unsigned Binary          ;
; bp_h           ; 000010010100 ; Unsigned Binary          ;
; active_h       ; 011110000000 ; Unsigned Binary          ;
; total_h        ; 100010011000 ; Unsigned Binary          ;
; sync_v         ; 00000000101  ; Unsigned Binary          ;
; bp_v           ; 00000100100  ; Unsigned Binary          ;
; active_v       ; 10000111000  ; Unsigned Binary          ;
; total_v        ; 10001100101  ; Unsigned Binary          ;
+----------------+--------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hv_sync:u11|hv_cnt:u1 ;
+----------------+--------------+------------------------------------+
; Parameter Name ; Value        ; Type                               ;
+----------------+--------------+------------------------------------+
; sync_h         ; 000000101100 ; Unsigned Binary                    ;
; bp_h           ; 000010010100 ; Unsigned Binary                    ;
; active_h       ; 011110000000 ; Unsigned Binary                    ;
; total_h        ; 100010011000 ; Unsigned Binary                    ;
; sync_v         ; 00000000101  ; Unsigned Binary                    ;
; bp_v           ; 00000100100  ; Unsigned Binary                    ;
; active_v       ; 10000111000  ; Unsigned Binary                    ;
; total_v        ; 10001100101  ; Unsigned Binary                    ;
+----------------+--------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clockGen:u12|altpll:altpll_component ;
+-------------------------------+----------------------------+----------------------+
; Parameter Name                ; Value                      ; Type                 ;
+-------------------------------+----------------------------+----------------------+
; OPERATION_MODE                ; NORMAL                     ; Untyped              ;
; PLL_TYPE                      ; AUTO                       ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=clockGen ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                        ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                       ; Untyped              ;
; SCAN_CHAIN                    ; LONG                       ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0                     ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 20000                      ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                          ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                         ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                          ; Untyped              ;
; LOCK_HIGH                     ; 1                          ; Untyped              ;
; LOCK_LOW                      ; 1                          ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                          ; Untyped              ;
; INVALID_LOCK_MULTIPLIER       ; 5                          ; Untyped              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                        ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                        ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                        ; Untyped              ;
; SKIP_VCO                      ; OFF                        ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                          ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                       ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0                    ; Untyped              ;
; BANDWIDTH                     ; 0                          ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                       ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                          ; Untyped              ;
; DOWN_SPREAD                   ; 0                          ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                        ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                        ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                          ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                          ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                          ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                          ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                          ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 1                          ; Untyped              ;
; CLK3_MULTIPLY_BY              ; 1                          ; Untyped              ;
; CLK2_MULTIPLY_BY              ; 1                          ; Untyped              ;
; CLK1_MULTIPLY_BY              ; 1                          ; Untyped              ;
; CLK0_MULTIPLY_BY              ; 297                        ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                          ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                          ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                          ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                          ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                          ; Untyped              ;
; CLK4_DIVIDE_BY                ; 1                          ; Untyped              ;
; CLK3_DIVIDE_BY                ; 1                          ; Untyped              ;
; CLK2_DIVIDE_BY                ; 1                          ; Untyped              ;
; CLK1_DIVIDE_BY                ; 1                          ; Untyped              ;
; CLK0_DIVIDE_BY                ; 100                        ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                          ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                          ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                          ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                          ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                          ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                          ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 0                          ; Untyped              ;
; CLK2_PHASE_SHIFT              ; 0                          ; Untyped              ;
; CLK1_PHASE_SHIFT              ; 0                          ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 0                          ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                          ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                          ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                          ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                          ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                          ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                          ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                         ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                         ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                         ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                         ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                         ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                         ; Untyped              ;
; CLK3_DUTY_CYCLE               ; 50                         ; Untyped              ;
; CLK2_DUTY_CYCLE               ; 50                         ; Untyped              ;
; CLK1_DUTY_CYCLE               ; 50                         ; Untyped              ;
; CLK0_DUTY_CYCLE               ; 50                         ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                      ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                     ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                     ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                     ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                          ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                          ; Untyped              ;
; DPA_DIVIDER                   ; 0                          ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                          ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                          ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                          ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                          ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                          ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                          ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                          ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                          ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                          ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                          ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                          ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                          ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                          ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                          ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                          ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                          ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                         ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                         ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                         ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                         ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                          ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                          ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                          ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                          ; Untyped              ;
; VCO_MIN                       ; 0                          ; Untyped              ;
; VCO_MAX                       ; 0                          ; Untyped              ;
; VCO_CENTER                    ; 0                          ; Untyped              ;
; PFD_MIN                       ; 0                          ; Untyped              ;
; PFD_MAX                       ; 0                          ; Untyped              ;
; M_INITIAL                     ; 0                          ; Untyped              ;
; M                             ; 0                          ; Untyped              ;
; N                             ; 1                          ; Untyped              ;
; M2                            ; 1                          ; Untyped              ;
; N2                            ; 1                          ; Untyped              ;
; SS                            ; 1                          ; Untyped              ;
; C0_HIGH                       ; 0                          ; Untyped              ;
; C1_HIGH                       ; 0                          ; Untyped              ;
; C2_HIGH                       ; 0                          ; Untyped              ;
; C3_HIGH                       ; 0                          ; Untyped              ;
; C4_HIGH                       ; 0                          ; Untyped              ;
; C5_HIGH                       ; 0                          ; Untyped              ;
; C6_HIGH                       ; 0                          ; Untyped              ;
; C7_HIGH                       ; 0                          ; Untyped              ;
; C8_HIGH                       ; 0                          ; Untyped              ;
; C9_HIGH                       ; 0                          ; Untyped              ;
; C0_LOW                        ; 0                          ; Untyped              ;
; C1_LOW                        ; 0                          ; Untyped              ;
; C2_LOW                        ; 0                          ; Untyped              ;
; C3_LOW                        ; 0                          ; Untyped              ;
; C4_LOW                        ; 0                          ; Untyped              ;
; C5_LOW                        ; 0                          ; Untyped              ;
; C6_LOW                        ; 0                          ; Untyped              ;
; C7_LOW                        ; 0                          ; Untyped              ;
; C8_LOW                        ; 0                          ; Untyped              ;
; C9_LOW                        ; 0                          ; Untyped              ;
; C0_INITIAL                    ; 0                          ; Untyped              ;
; C1_INITIAL                    ; 0                          ; Untyped              ;
; C2_INITIAL                    ; 0                          ; Untyped              ;
; C3_INITIAL                    ; 0                          ; Untyped              ;
; C4_INITIAL                    ; 0                          ; Untyped              ;
; C5_INITIAL                    ; 0                          ; Untyped              ;
; C6_INITIAL                    ; 0                          ; Untyped              ;
; C7_INITIAL                    ; 0                          ; Untyped              ;
; C8_INITIAL                    ; 0                          ; Untyped              ;
; C9_INITIAL                    ; 0                          ; Untyped              ;
; C0_MODE                       ; BYPASS                     ; Untyped              ;
; C1_MODE                       ; BYPASS                     ; Untyped              ;
; C2_MODE                       ; BYPASS                     ; Untyped              ;
; C3_MODE                       ; BYPASS                     ; Untyped              ;
; C4_MODE                       ; BYPASS                     ; Untyped              ;
; C5_MODE                       ; BYPASS                     ; Untyped              ;
; C6_MODE                       ; BYPASS                     ; Untyped              ;
; C7_MODE                       ; BYPASS                     ; Untyped              ;
; C8_MODE                       ; BYPASS                     ; Untyped              ;
; C9_MODE                       ; BYPASS                     ; Untyped              ;
; C0_PH                         ; 0                          ; Untyped              ;
; C1_PH                         ; 0                          ; Untyped              ;
; C2_PH                         ; 0                          ; Untyped              ;
; C3_PH                         ; 0                          ; Untyped              ;
; C4_PH                         ; 0                          ; Untyped              ;
; C5_PH                         ; 0                          ; Untyped              ;
; C6_PH                         ; 0                          ; Untyped              ;
; C7_PH                         ; 0                          ; Untyped              ;
; C8_PH                         ; 0                          ; Untyped              ;
; C9_PH                         ; 0                          ; Untyped              ;
; L0_HIGH                       ; 1                          ; Untyped              ;
; L1_HIGH                       ; 1                          ; Untyped              ;
; G0_HIGH                       ; 1                          ; Untyped              ;
; G1_HIGH                       ; 1                          ; Untyped              ;
; G2_HIGH                       ; 1                          ; Untyped              ;
; G3_HIGH                       ; 1                          ; Untyped              ;
; E0_HIGH                       ; 1                          ; Untyped              ;
; E1_HIGH                       ; 1                          ; Untyped              ;
; E2_HIGH                       ; 1                          ; Untyped              ;
; E3_HIGH                       ; 1                          ; Untyped              ;
; L0_LOW                        ; 1                          ; Untyped              ;
; L1_LOW                        ; 1                          ; Untyped              ;
; G0_LOW                        ; 1                          ; Untyped              ;
; G1_LOW                        ; 1                          ; Untyped              ;
; G2_LOW                        ; 1                          ; Untyped              ;
; G3_LOW                        ; 1                          ; Untyped              ;
; E0_LOW                        ; 1                          ; Untyped              ;
; E1_LOW                        ; 1                          ; Untyped              ;
; E2_LOW                        ; 1                          ; Untyped              ;
; E3_LOW                        ; 1                          ; Untyped              ;
; L0_INITIAL                    ; 1                          ; Untyped              ;
; L1_INITIAL                    ; 1                          ; Untyped              ;
; G0_INITIAL                    ; 1                          ; Untyped              ;
; G1_INITIAL                    ; 1                          ; Untyped              ;
; G2_INITIAL                    ; 1                          ; Untyped              ;
; G3_INITIAL                    ; 1                          ; Untyped              ;
; E0_INITIAL                    ; 1                          ; Untyped              ;
; E1_INITIAL                    ; 1                          ; Untyped              ;
; E2_INITIAL                    ; 1                          ; Untyped              ;
; E3_INITIAL                    ; 1                          ; Untyped              ;
; L0_MODE                       ; BYPASS                     ; Untyped              ;
; L1_MODE                       ; BYPASS                     ; Untyped              ;
; G0_MODE                       ; BYPASS                     ; Untyped              ;
; G1_MODE                       ; BYPASS                     ; Untyped              ;
; G2_MODE                       ; BYPASS                     ; Untyped              ;
; G3_MODE                       ; BYPASS                     ; Untyped              ;
; E0_MODE                       ; BYPASS                     ; Untyped              ;
; E1_MODE                       ; BYPASS                     ; Untyped              ;
; E2_MODE                       ; BYPASS                     ; Untyped              ;
; E3_MODE                       ; BYPASS                     ; Untyped              ;
; L0_PH                         ; 0                          ; Untyped              ;
; L1_PH                         ; 0                          ; Untyped              ;
; G0_PH                         ; 0                          ; Untyped              ;
; G1_PH                         ; 0                          ; Untyped              ;
; G2_PH                         ; 0                          ; Untyped              ;
; G3_PH                         ; 0                          ; Untyped              ;
; E0_PH                         ; 0                          ; Untyped              ;
; E1_PH                         ; 0                          ; Untyped              ;
; E2_PH                         ; 0                          ; Untyped              ;
; E3_PH                         ; 0                          ; Untyped              ;
; M_PH                          ; 0                          ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                        ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                        ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                        ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                        ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                        ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                        ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                        ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                        ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                        ; Untyped              ;
; CLK0_COUNTER                  ; G0                         ; Untyped              ;
; CLK1_COUNTER                  ; G0                         ; Untyped              ;
; CLK2_COUNTER                  ; G0                         ; Untyped              ;
; CLK3_COUNTER                  ; G0                         ; Untyped              ;
; CLK4_COUNTER                  ; G0                         ; Untyped              ;
; CLK5_COUNTER                  ; G0                         ; Untyped              ;
; CLK6_COUNTER                  ; E0                         ; Untyped              ;
; CLK7_COUNTER                  ; E1                         ; Untyped              ;
; CLK8_COUNTER                  ; E2                         ; Untyped              ;
; CLK9_COUNTER                  ; E3                         ; Untyped              ;
; L0_TIME_DELAY                 ; 0                          ; Untyped              ;
; L1_TIME_DELAY                 ; 0                          ; Untyped              ;
; G0_TIME_DELAY                 ; 0                          ; Untyped              ;
; G1_TIME_DELAY                 ; 0                          ; Untyped              ;
; G2_TIME_DELAY                 ; 0                          ; Untyped              ;
; G3_TIME_DELAY                 ; 0                          ; Untyped              ;
; E0_TIME_DELAY                 ; 0                          ; Untyped              ;
; E1_TIME_DELAY                 ; 0                          ; Untyped              ;
; E2_TIME_DELAY                 ; 0                          ; Untyped              ;
; E3_TIME_DELAY                 ; 0                          ; Untyped              ;
; M_TIME_DELAY                  ; 0                          ; Untyped              ;
; N_TIME_DELAY                  ; 0                          ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                         ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                         ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                         ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                         ; Untyped              ;
; ENABLE0_COUNTER               ; L0                         ; Untyped              ;
; ENABLE1_COUNTER               ; L0                         ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                          ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000                  ; Untyped              ;
; LOOP_FILTER_C                 ; 5                          ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                       ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                       ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                       ; Untyped              ;
; VCO_POST_SCALE                ; 0                          ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                          ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                          ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                          ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E               ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED                ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED                ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED                ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED                ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED                ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED                ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY          ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY          ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY          ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY          ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED                ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED                ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED                ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED                ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED                ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED                ; Untyped              ;
; PORT_CLK0                     ; PORT_USED                  ; Untyped              ;
; PORT_CLK1                     ; PORT_UNUSED                ; Untyped              ;
; PORT_CLK2                     ; PORT_UNUSED                ; Untyped              ;
; PORT_CLK3                     ; PORT_UNUSED                ; Untyped              ;
; PORT_CLK4                     ; PORT_UNUSED                ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED                ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED                ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED                ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED                ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED                ; Untyped              ;
; PORT_SCANDATA                 ; PORT_UNUSED                ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                ; Untyped              ;
; PORT_SCANDONE                 ; PORT_UNUSED                ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY          ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY          ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED                ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED                ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED                  ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED                ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED                ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED                ; Untyped              ;
; PORT_ARESET                   ; PORT_UNUSED                ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED                ; Untyped              ;
; PORT_SCANCLK                  ; PORT_UNUSED                ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED                ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED                ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED                ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY          ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY          ; Untyped              ;
; PORT_LOCKED                   ; PORT_UNUSED                ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY          ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED                ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED                ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_UNUSED                ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY          ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY          ; Untyped              ;
; M_TEST_SOURCE                 ; 5                          ; Untyped              ;
; C0_TEST_SOURCE                ; 5                          ; Untyped              ;
; C1_TEST_SOURCE                ; 5                          ; Untyped              ;
; C2_TEST_SOURCE                ; 5                          ; Untyped              ;
; C3_TEST_SOURCE                ; 5                          ; Untyped              ;
; C4_TEST_SOURCE                ; 5                          ; Untyped              ;
; C5_TEST_SOURCE                ; 5                          ; Untyped              ;
; C6_TEST_SOURCE                ; 5                          ; Untyped              ;
; C7_TEST_SOURCE                ; 5                          ; Untyped              ;
; C8_TEST_SOURCE                ; 5                          ; Untyped              ;
; C9_TEST_SOURCE                ; 5                          ; Untyped              ;
; CBXI_PARAMETER                ; clockGen_altpll            ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                       ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                          ; Untyped              ;
; WIDTH_CLOCK                   ; 5                          ; Signed Integer       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                          ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                        ; Untyped              ;
; DEVICE_FAMILY                 ; Cyclone IV E               ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                     ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                        ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                         ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                        ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                         ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                        ; IGNORE_CASCADE       ;
+-------------------------------+----------------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cardarray:u13 ;
+----------------+--------------+----------------------------+
; Parameter Name ; Value        ; Type                       ;
+----------------+--------------+----------------------------+
; hblank         ; 001010111011 ; Unsigned Binary            ;
; vblank         ; 00110010000  ; Unsigned Binary            ;
; hspace         ; 000000100000 ; Unsigned Binary            ;
; vspace         ; 00000100000  ; Unsigned Binary            ;
; hcspace        ; 000010000000 ; Unsigned Binary            ;
; vcspace        ; 00010000000  ; Unsigned Binary            ;
+----------------+--------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cardarray:u13|colorcardpic:u1|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------+-----------------------------------------+
; Parameter Name                     ; Value                       ; Type                                    ;
+------------------------------------+-----------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                           ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                          ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                         ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                          ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                         ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                           ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                         ; Untyped                                 ;
; WIDTH_A                            ; 1                           ; Signed Integer                          ;
; WIDTHAD_A                          ; 12                          ; Signed Integer                          ;
; NUMWORDS_A                         ; 4096                        ; Signed Integer                          ;
; OUTDATA_REG_A                      ; UNREGISTERED                ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                        ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                        ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                        ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                        ; Untyped                                 ;
; WIDTH_B                            ; 1                           ; Untyped                                 ;
; WIDTHAD_B                          ; 1                           ; Untyped                                 ;
; NUMWORDS_B                         ; 1                           ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1                      ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                      ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                      ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                      ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                      ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                        ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                        ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                        ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                        ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                        ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                        ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                           ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                           ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                        ; Untyped                                 ;
; BYTE_SIZE                          ; 8                           ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                   ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ        ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ        ; Untyped                                 ;
; INIT_FILE                          ; ./img2mif/mif/colorcard.mif ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                      ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                           ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                      ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                      ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                      ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN             ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN             ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                       ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                       ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                           ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E                ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_agb1             ; Untyped                                 ;
+------------------------------------+-----------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cardarray:u13|colorcardpic:u2|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------+-----------------------------------------+
; Parameter Name                     ; Value                       ; Type                                    ;
+------------------------------------+-----------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                           ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                          ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                         ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                          ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                         ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                           ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                         ; Untyped                                 ;
; WIDTH_A                            ; 1                           ; Signed Integer                          ;
; WIDTHAD_A                          ; 12                          ; Signed Integer                          ;
; NUMWORDS_A                         ; 4096                        ; Signed Integer                          ;
; OUTDATA_REG_A                      ; UNREGISTERED                ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                        ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                        ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                        ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                        ; Untyped                                 ;
; WIDTH_B                            ; 1                           ; Untyped                                 ;
; WIDTHAD_B                          ; 1                           ; Untyped                                 ;
; NUMWORDS_B                         ; 1                           ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1                      ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                      ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                      ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                      ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                      ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                        ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                        ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                        ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                        ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                        ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                        ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                           ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                           ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                        ; Untyped                                 ;
; BYTE_SIZE                          ; 8                           ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                   ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ        ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ        ; Untyped                                 ;
; INIT_FILE                          ; ./img2mif/mif/colorcard.mif ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                      ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                           ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                      ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                      ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                      ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN             ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN             ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                       ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                       ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                           ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E                ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_agb1             ; Untyped                                 ;
+------------------------------------+-----------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cardarray:u13|colorcardpic:u3|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------+-----------------------------------------+
; Parameter Name                     ; Value                       ; Type                                    ;
+------------------------------------+-----------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                           ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                          ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                         ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                          ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                         ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                           ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                         ; Untyped                                 ;
; WIDTH_A                            ; 1                           ; Signed Integer                          ;
; WIDTHAD_A                          ; 12                          ; Signed Integer                          ;
; NUMWORDS_A                         ; 4096                        ; Signed Integer                          ;
; OUTDATA_REG_A                      ; UNREGISTERED                ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                        ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                        ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                        ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                        ; Untyped                                 ;
; WIDTH_B                            ; 1                           ; Untyped                                 ;
; WIDTHAD_B                          ; 1                           ; Untyped                                 ;
; NUMWORDS_B                         ; 1                           ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1                      ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                      ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                      ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                      ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                      ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                        ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                        ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                        ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                        ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                        ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                        ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                           ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                           ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                        ; Untyped                                 ;
; BYTE_SIZE                          ; 8                           ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                   ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ        ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ        ; Untyped                                 ;
; INIT_FILE                          ; ./img2mif/mif/colorcard.mif ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                      ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                           ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                      ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                      ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                      ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN             ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN             ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                       ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                       ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                           ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E                ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_agb1             ; Untyped                                 ;
+------------------------------------+-----------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cardarray:u13|colorcardpic:u4|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------+-----------------------------------------+
; Parameter Name                     ; Value                       ; Type                                    ;
+------------------------------------+-----------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                           ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                          ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                         ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                          ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                         ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                           ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                         ; Untyped                                 ;
; WIDTH_A                            ; 1                           ; Signed Integer                          ;
; WIDTHAD_A                          ; 12                          ; Signed Integer                          ;
; NUMWORDS_A                         ; 4096                        ; Signed Integer                          ;
; OUTDATA_REG_A                      ; UNREGISTERED                ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                        ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                        ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                        ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                        ; Untyped                                 ;
; WIDTH_B                            ; 1                           ; Untyped                                 ;
; WIDTHAD_B                          ; 1                           ; Untyped                                 ;
; NUMWORDS_B                         ; 1                           ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1                      ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                      ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                      ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                      ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                      ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                        ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                        ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                        ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                        ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                        ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                        ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                           ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                           ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                        ; Untyped                                 ;
; BYTE_SIZE                          ; 8                           ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                   ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ        ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ        ; Untyped                                 ;
; INIT_FILE                          ; ./img2mif/mif/colorcard.mif ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                      ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                           ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                      ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                      ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                      ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN             ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN             ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                       ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                       ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                           ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E                ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_agb1             ; Untyped                                 ;
+------------------------------------+-----------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cardarray:u13|colorcardpic:u5|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------+-----------------------------------------+
; Parameter Name                     ; Value                       ; Type                                    ;
+------------------------------------+-----------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                           ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                          ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                         ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                          ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                         ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                           ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                         ; Untyped                                 ;
; WIDTH_A                            ; 1                           ; Signed Integer                          ;
; WIDTHAD_A                          ; 12                          ; Signed Integer                          ;
; NUMWORDS_A                         ; 4096                        ; Signed Integer                          ;
; OUTDATA_REG_A                      ; UNREGISTERED                ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                        ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                        ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                        ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                        ; Untyped                                 ;
; WIDTH_B                            ; 1                           ; Untyped                                 ;
; WIDTHAD_B                          ; 1                           ; Untyped                                 ;
; NUMWORDS_B                         ; 1                           ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1                      ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                      ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                      ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                      ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                      ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                        ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                        ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                        ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                        ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                        ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                        ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                           ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                           ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                        ; Untyped                                 ;
; BYTE_SIZE                          ; 8                           ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                   ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ        ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ        ; Untyped                                 ;
; INIT_FILE                          ; ./img2mif/mif/colorcard.mif ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                      ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                           ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                      ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                      ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                      ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN             ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN             ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                       ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                       ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                           ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E                ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_agb1             ; Untyped                                 ;
+------------------------------------+-----------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cardarray:u13|colorcardpic:u6|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------+-----------------------------------------+
; Parameter Name                     ; Value                       ; Type                                    ;
+------------------------------------+-----------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                           ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                          ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                         ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                          ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                         ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                           ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                         ; Untyped                                 ;
; WIDTH_A                            ; 1                           ; Signed Integer                          ;
; WIDTHAD_A                          ; 12                          ; Signed Integer                          ;
; NUMWORDS_A                         ; 4096                        ; Signed Integer                          ;
; OUTDATA_REG_A                      ; UNREGISTERED                ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                        ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                        ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                        ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                        ; Untyped                                 ;
; WIDTH_B                            ; 1                           ; Untyped                                 ;
; WIDTHAD_B                          ; 1                           ; Untyped                                 ;
; NUMWORDS_B                         ; 1                           ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1                      ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                      ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                      ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                      ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                      ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                        ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                        ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                        ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                        ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                        ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                        ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                           ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                           ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                        ; Untyped                                 ;
; BYTE_SIZE                          ; 8                           ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                   ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ        ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ        ; Untyped                                 ;
; INIT_FILE                          ; ./img2mif/mif/colorcard.mif ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                      ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                           ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                      ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                      ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                      ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN             ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN             ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                       ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                       ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                           ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E                ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_agb1             ; Untyped                                 ;
+------------------------------------+-----------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cardarray:u13|colorcardpic:u7|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------+-----------------------------------------+
; Parameter Name                     ; Value                       ; Type                                    ;
+------------------------------------+-----------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                           ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                          ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                         ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                          ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                         ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                           ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                         ; Untyped                                 ;
; WIDTH_A                            ; 1                           ; Signed Integer                          ;
; WIDTHAD_A                          ; 12                          ; Signed Integer                          ;
; NUMWORDS_A                         ; 4096                        ; Signed Integer                          ;
; OUTDATA_REG_A                      ; UNREGISTERED                ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                        ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                        ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                        ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                        ; Untyped                                 ;
; WIDTH_B                            ; 1                           ; Untyped                                 ;
; WIDTHAD_B                          ; 1                           ; Untyped                                 ;
; NUMWORDS_B                         ; 1                           ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1                      ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                      ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                      ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                      ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                      ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                        ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                        ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                        ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                        ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                        ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                        ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                           ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                           ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                        ; Untyped                                 ;
; BYTE_SIZE                          ; 8                           ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                   ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ        ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ        ; Untyped                                 ;
; INIT_FILE                          ; ./img2mif/mif/colorcard.mif ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                      ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                           ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                      ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                      ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                      ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN             ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN             ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                       ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                       ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                           ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E                ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_agb1             ; Untyped                                 ;
+------------------------------------+-----------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cardarray:u13|colorcardpic:u8|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------+-----------------------------------------+
; Parameter Name                     ; Value                       ; Type                                    ;
+------------------------------------+-----------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                           ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                          ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                         ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                          ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                         ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                           ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                         ; Untyped                                 ;
; WIDTH_A                            ; 1                           ; Signed Integer                          ;
; WIDTHAD_A                          ; 12                          ; Signed Integer                          ;
; NUMWORDS_A                         ; 4096                        ; Signed Integer                          ;
; OUTDATA_REG_A                      ; UNREGISTERED                ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                        ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                        ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                        ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                        ; Untyped                                 ;
; WIDTH_B                            ; 1                           ; Untyped                                 ;
; WIDTHAD_B                          ; 1                           ; Untyped                                 ;
; NUMWORDS_B                         ; 1                           ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1                      ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                      ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                      ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                      ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                      ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                        ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                        ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                        ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                        ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                        ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                        ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                           ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                           ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                        ; Untyped                                 ;
; BYTE_SIZE                          ; 8                           ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                   ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ        ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ        ; Untyped                                 ;
; INIT_FILE                          ; ./img2mif/mif/colorcard.mif ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                      ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                           ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                      ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                      ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                      ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN             ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN             ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                       ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                       ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                           ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E                ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_agb1             ; Untyped                                 ;
+------------------------------------+-----------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cardarray:u13|colorcardpic:u9|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------+-----------------------------------------+
; Parameter Name                     ; Value                       ; Type                                    ;
+------------------------------------+-----------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                           ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                          ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                         ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                          ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                         ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                           ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                         ; Untyped                                 ;
; WIDTH_A                            ; 1                           ; Signed Integer                          ;
; WIDTHAD_A                          ; 12                          ; Signed Integer                          ;
; NUMWORDS_A                         ; 4096                        ; Signed Integer                          ;
; OUTDATA_REG_A                      ; UNREGISTERED                ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                        ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                        ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                        ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                        ; Untyped                                 ;
; WIDTH_B                            ; 1                           ; Untyped                                 ;
; WIDTHAD_B                          ; 1                           ; Untyped                                 ;
; NUMWORDS_B                         ; 1                           ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1                      ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                      ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                      ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                      ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                      ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                        ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                        ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                        ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                        ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                        ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                        ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                           ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                           ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                        ; Untyped                                 ;
; BYTE_SIZE                          ; 8                           ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                   ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ        ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ        ; Untyped                                 ;
; INIT_FILE                          ; ./img2mif/mif/colorcard.mif ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                      ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                           ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                      ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                      ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                      ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN             ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN             ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                       ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                       ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                           ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E                ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_agb1             ; Untyped                                 ;
+------------------------------------+-----------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cardarray:u13|colorcardpic:u10|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------+------------------------------------------+
; Parameter Name                     ; Value                       ; Type                                     ;
+------------------------------------+-----------------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                           ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                          ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                         ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                          ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                         ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                           ; Untyped                                  ;
; OPERATION_MODE                     ; ROM                         ; Untyped                                  ;
; WIDTH_A                            ; 1                           ; Signed Integer                           ;
; WIDTHAD_A                          ; 12                          ; Signed Integer                           ;
; NUMWORDS_A                         ; 4096                        ; Signed Integer                           ;
; OUTDATA_REG_A                      ; UNREGISTERED                ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                        ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                        ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                        ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                        ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                        ; Untyped                                  ;
; WIDTH_B                            ; 1                           ; Untyped                                  ;
; WIDTHAD_B                          ; 1                           ; Untyped                                  ;
; NUMWORDS_B                         ; 1                           ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1                      ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                      ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                      ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1                      ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1                      ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                        ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                        ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                        ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                        ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                        ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                        ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                           ; Signed Integer                           ;
; WIDTH_BYTEENA_B                    ; 1                           ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                        ; Untyped                                  ;
; BYTE_SIZE                          ; 8                           ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                   ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ        ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ        ; Untyped                                  ;
; INIT_FILE                          ; ./img2mif/mif/colorcard.mif ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                      ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                           ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                      ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                      ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                      ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN             ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN             ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                       ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                       ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                           ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_agb1             ; Untyped                                  ;
+------------------------------------+-----------------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cardarray:u13|colorcardpic:u11|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------+------------------------------------------+
; Parameter Name                     ; Value                       ; Type                                     ;
+------------------------------------+-----------------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                           ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                          ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                         ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                          ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                         ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                           ; Untyped                                  ;
; OPERATION_MODE                     ; ROM                         ; Untyped                                  ;
; WIDTH_A                            ; 1                           ; Signed Integer                           ;
; WIDTHAD_A                          ; 12                          ; Signed Integer                           ;
; NUMWORDS_A                         ; 4096                        ; Signed Integer                           ;
; OUTDATA_REG_A                      ; UNREGISTERED                ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                        ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                        ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                        ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                        ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                        ; Untyped                                  ;
; WIDTH_B                            ; 1                           ; Untyped                                  ;
; WIDTHAD_B                          ; 1                           ; Untyped                                  ;
; NUMWORDS_B                         ; 1                           ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1                      ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                      ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                      ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1                      ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1                      ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                        ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                        ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                        ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                        ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                        ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                        ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                           ; Signed Integer                           ;
; WIDTH_BYTEENA_B                    ; 1                           ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                        ; Untyped                                  ;
; BYTE_SIZE                          ; 8                           ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                   ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ        ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ        ; Untyped                                  ;
; INIT_FILE                          ; ./img2mif/mif/colorcard.mif ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                      ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                           ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                      ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                      ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                      ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN             ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN             ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                       ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                       ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                           ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_agb1             ; Untyped                                  ;
+------------------------------------+-----------------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cardarray:u13|colorcardpic:u12|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------+------------------------------------------+
; Parameter Name                     ; Value                       ; Type                                     ;
+------------------------------------+-----------------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                           ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                          ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                         ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                          ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                         ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                           ; Untyped                                  ;
; OPERATION_MODE                     ; ROM                         ; Untyped                                  ;
; WIDTH_A                            ; 1                           ; Signed Integer                           ;
; WIDTHAD_A                          ; 12                          ; Signed Integer                           ;
; NUMWORDS_A                         ; 4096                        ; Signed Integer                           ;
; OUTDATA_REG_A                      ; UNREGISTERED                ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                        ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                        ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                        ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                        ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                        ; Untyped                                  ;
; WIDTH_B                            ; 1                           ; Untyped                                  ;
; WIDTHAD_B                          ; 1                           ; Untyped                                  ;
; NUMWORDS_B                         ; 1                           ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1                      ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                      ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                      ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1                      ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1                      ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                        ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                        ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                        ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                        ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                        ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                        ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                           ; Signed Integer                           ;
; WIDTH_BYTEENA_B                    ; 1                           ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                        ; Untyped                                  ;
; BYTE_SIZE                          ; 8                           ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                   ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ        ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ        ; Untyped                                  ;
; INIT_FILE                          ; ./img2mif/mif/colorcard.mif ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                      ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                           ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                      ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                      ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                      ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN             ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN             ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                       ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                       ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                           ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_agb1             ; Untyped                                  ;
+------------------------------------+-----------------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cardarray:u13|colorcardpic:u13|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------+------------------------------------------+
; Parameter Name                     ; Value                       ; Type                                     ;
+------------------------------------+-----------------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                           ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                          ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                         ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                          ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                         ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                           ; Untyped                                  ;
; OPERATION_MODE                     ; ROM                         ; Untyped                                  ;
; WIDTH_A                            ; 1                           ; Signed Integer                           ;
; WIDTHAD_A                          ; 12                          ; Signed Integer                           ;
; NUMWORDS_A                         ; 4096                        ; Signed Integer                           ;
; OUTDATA_REG_A                      ; UNREGISTERED                ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                        ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                        ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                        ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                        ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                        ; Untyped                                  ;
; WIDTH_B                            ; 1                           ; Untyped                                  ;
; WIDTHAD_B                          ; 1                           ; Untyped                                  ;
; NUMWORDS_B                         ; 1                           ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1                      ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                      ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                      ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1                      ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1                      ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                        ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                        ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                        ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                        ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                        ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                        ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                           ; Signed Integer                           ;
; WIDTH_BYTEENA_B                    ; 1                           ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                        ; Untyped                                  ;
; BYTE_SIZE                          ; 8                           ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                   ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ        ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ        ; Untyped                                  ;
; INIT_FILE                          ; ./img2mif/mif/colorcard.mif ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                      ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                           ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                      ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                      ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                      ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN             ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN             ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                       ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                       ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                           ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_agb1             ; Untyped                                  ;
+------------------------------------+-----------------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cardarray:u13|colorcardpic:u14|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------+------------------------------------------+
; Parameter Name                     ; Value                       ; Type                                     ;
+------------------------------------+-----------------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                           ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                          ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                         ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                          ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                         ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                           ; Untyped                                  ;
; OPERATION_MODE                     ; ROM                         ; Untyped                                  ;
; WIDTH_A                            ; 1                           ; Signed Integer                           ;
; WIDTHAD_A                          ; 12                          ; Signed Integer                           ;
; NUMWORDS_A                         ; 4096                        ; Signed Integer                           ;
; OUTDATA_REG_A                      ; UNREGISTERED                ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                        ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                        ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                        ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                        ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                        ; Untyped                                  ;
; WIDTH_B                            ; 1                           ; Untyped                                  ;
; WIDTHAD_B                          ; 1                           ; Untyped                                  ;
; NUMWORDS_B                         ; 1                           ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1                      ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                      ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                      ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1                      ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1                      ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                        ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                        ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                        ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                        ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                        ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                        ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                           ; Signed Integer                           ;
; WIDTH_BYTEENA_B                    ; 1                           ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                        ; Untyped                                  ;
; BYTE_SIZE                          ; 8                           ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                   ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ        ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ        ; Untyped                                  ;
; INIT_FILE                          ; ./img2mif/mif/colorcard.mif ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                      ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                           ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                      ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                      ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                      ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN             ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN             ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                       ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                       ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                           ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_agb1             ; Untyped                                  ;
+------------------------------------+-----------------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cardarray:u13|colorcardpic:u15|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------+------------------------------------------+
; Parameter Name                     ; Value                       ; Type                                     ;
+------------------------------------+-----------------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                           ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                          ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                         ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                          ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                         ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                           ; Untyped                                  ;
; OPERATION_MODE                     ; ROM                         ; Untyped                                  ;
; WIDTH_A                            ; 1                           ; Signed Integer                           ;
; WIDTHAD_A                          ; 12                          ; Signed Integer                           ;
; NUMWORDS_A                         ; 4096                        ; Signed Integer                           ;
; OUTDATA_REG_A                      ; UNREGISTERED                ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                        ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                        ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                        ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                        ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                        ; Untyped                                  ;
; WIDTH_B                            ; 1                           ; Untyped                                  ;
; WIDTHAD_B                          ; 1                           ; Untyped                                  ;
; NUMWORDS_B                         ; 1                           ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1                      ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                      ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                      ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1                      ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1                      ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                        ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                        ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                        ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                        ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                        ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                        ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                           ; Signed Integer                           ;
; WIDTH_BYTEENA_B                    ; 1                           ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                        ; Untyped                                  ;
; BYTE_SIZE                          ; 8                           ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                   ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ        ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ        ; Untyped                                  ;
; INIT_FILE                          ; ./img2mif/mif/colorcard.mif ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                      ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                           ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                      ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                      ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                      ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN             ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN             ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                       ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                       ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                           ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_agb1             ; Untyped                                  ;
+------------------------------------+-----------------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cardarray:u13|colorcardpic:u16|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------+------------------------------------------+
; Parameter Name                     ; Value                       ; Type                                     ;
+------------------------------------+-----------------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                           ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                          ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                         ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                          ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                         ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                           ; Untyped                                  ;
; OPERATION_MODE                     ; ROM                         ; Untyped                                  ;
; WIDTH_A                            ; 1                           ; Signed Integer                           ;
; WIDTHAD_A                          ; 12                          ; Signed Integer                           ;
; NUMWORDS_A                         ; 4096                        ; Signed Integer                           ;
; OUTDATA_REG_A                      ; UNREGISTERED                ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                        ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                        ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                        ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                        ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                        ; Untyped                                  ;
; WIDTH_B                            ; 1                           ; Untyped                                  ;
; WIDTHAD_B                          ; 1                           ; Untyped                                  ;
; NUMWORDS_B                         ; 1                           ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1                      ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                      ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                      ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1                      ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1                      ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                        ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                        ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                        ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                        ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                        ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                        ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                           ; Signed Integer                           ;
; WIDTH_BYTEENA_B                    ; 1                           ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                        ; Untyped                                  ;
; BYTE_SIZE                          ; 8                           ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                   ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ        ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ        ; Untyped                                  ;
; INIT_FILE                          ; ./img2mif/mif/colorcard.mif ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                      ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                           ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                      ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                      ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                      ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN             ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN             ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                       ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                       ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                           ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_agb1             ; Untyped                                  ;
+------------------------------------+-----------------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cardarray:u13|colorcardpic:u17|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------+------------------------------------------+
; Parameter Name                     ; Value                       ; Type                                     ;
+------------------------------------+-----------------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                           ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                          ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                         ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                          ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                         ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                           ; Untyped                                  ;
; OPERATION_MODE                     ; ROM                         ; Untyped                                  ;
; WIDTH_A                            ; 1                           ; Signed Integer                           ;
; WIDTHAD_A                          ; 12                          ; Signed Integer                           ;
; NUMWORDS_A                         ; 4096                        ; Signed Integer                           ;
; OUTDATA_REG_A                      ; UNREGISTERED                ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                        ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                        ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                        ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                        ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                        ; Untyped                                  ;
; WIDTH_B                            ; 1                           ; Untyped                                  ;
; WIDTHAD_B                          ; 1                           ; Untyped                                  ;
; NUMWORDS_B                         ; 1                           ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1                      ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                      ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                      ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1                      ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1                      ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                        ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                        ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                        ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                        ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                        ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                        ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                           ; Signed Integer                           ;
; WIDTH_BYTEENA_B                    ; 1                           ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                        ; Untyped                                  ;
; BYTE_SIZE                          ; 8                           ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                   ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ        ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ        ; Untyped                                  ;
; INIT_FILE                          ; ./img2mif/mif/colorcard.mif ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                      ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                           ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                      ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                      ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                      ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN             ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN             ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                       ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                       ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                           ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_agb1             ; Untyped                                  ;
+------------------------------------+-----------------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:u14 ;
+----------------+----------+---------------------------------+
; Parameter Name ; Value    ; Type                            ;
+----------------+----------+---------------------------------+
; backgroundr    ; 00000000 ; Unsigned Binary                 ;
; backgroundg    ; 00000000 ; Unsigned Binary                 ;
; backgroundb    ; 00000000 ; Unsigned Binary                 ;
; staticpicr     ; 11001000 ; Unsigned Binary                 ;
; staticpicg     ; 01100100 ; Unsigned Binary                 ;
; staticpicb     ; 01100100 ; Unsigned Binary                 ;
+----------------+----------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:u14|timepic:u1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------------+--------------------------------+
; Parameter Name                     ; Value                            ; Type                           ;
+------------------------------------+----------------------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                               ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                              ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                               ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                              ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                                ; Untyped                        ;
; OPERATION_MODE                     ; ROM                              ; Untyped                        ;
; WIDTH_A                            ; 2                                ; Signed Integer                 ;
; WIDTHAD_A                          ; 12                               ; Signed Integer                 ;
; NUMWORDS_A                         ; 4096                             ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                     ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                             ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                             ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                             ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                             ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                             ; Untyped                        ;
; WIDTH_B                            ; 1                                ; Untyped                        ;
; WIDTHAD_B                          ; 1                                ; Untyped                        ;
; NUMWORDS_B                         ; 1                                ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1                           ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                           ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1                           ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1                           ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                     ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1                           ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                             ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                             ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                             ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                             ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                             ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                             ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                                ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                                ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                             ; Untyped                        ;
; BYTE_SIZE                          ; 8                                ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                        ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ             ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ             ; Untyped                        ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/timepic.mif ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                           ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                                ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                           ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                           ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                           ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                           ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                  ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                  ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                            ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                            ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                                ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone IV E                     ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_ivb1                  ; Untyped                        ;
+------------------------------------+----------------------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:u14|rightanswerpic:u2|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------------+--------------------------------+
; Parameter Name                     ; Value                                   ; Type                           ;
+------------------------------------+-----------------------------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped                        ;
; OPERATION_MODE                     ; ROM                                     ; Untyped                        ;
; WIDTH_A                            ; 2                                       ; Signed Integer                 ;
; WIDTHAD_A                          ; 12                                      ; Signed Integer                 ;
; NUMWORDS_A                         ; 4096                                    ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                            ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped                        ;
; WIDTH_B                            ; 1                                       ; Untyped                        ;
; WIDTHAD_B                          ; 1                                       ; Untyped                        ;
; NUMWORDS_B                         ; 1                                       ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1                                  ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                                       ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped                        ;
; BYTE_SIZE                          ; 8                                       ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped                        ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/rightanswerpic.mif ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                                       ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                  ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                  ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                  ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                  ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone IV E                            ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_hnc1                         ; Untyped                        ;
+------------------------------------+-----------------------------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:u14|wronganswerpic:u3|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------------+--------------------------------+
; Parameter Name                     ; Value                                   ; Type                           ;
+------------------------------------+-----------------------------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped                        ;
; OPERATION_MODE                     ; ROM                                     ; Untyped                        ;
; WIDTH_A                            ; 2                                       ; Signed Integer                 ;
; WIDTHAD_A                          ; 12                                      ; Signed Integer                 ;
; NUMWORDS_A                         ; 4096                                    ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                            ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped                        ;
; WIDTH_B                            ; 1                                       ; Untyped                        ;
; WIDTHAD_B                          ; 1                                       ; Untyped                        ;
; NUMWORDS_B                         ; 1                                       ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1                                  ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                                       ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped                        ;
; BYTE_SIZE                          ; 8                                       ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped                        ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/wronganswerpic.mif ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                                       ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                  ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                  ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                  ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                  ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone IV E                            ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_0oc1                         ; Untyped                        ;
+------------------------------------+-----------------------------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:u14|secondpic:u4|altsyncram:altsyncram_component ;
+------------------------------------+------------------------------------+--------------------------------+
; Parameter Name                     ; Value                              ; Type                           ;
+------------------------------------+------------------------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                  ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                                 ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                                 ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                                  ; Untyped                        ;
; OPERATION_MODE                     ; ROM                                ; Untyped                        ;
; WIDTH_A                            ; 2                                  ; Signed Integer                 ;
; WIDTHAD_A                          ; 12                                 ; Signed Integer                 ;
; NUMWORDS_A                         ; 4096                               ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                       ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                               ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                               ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                               ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                               ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                               ; Untyped                        ;
; WIDTH_B                            ; 1                                  ; Untyped                        ;
; WIDTHAD_B                          ; 1                                  ; Untyped                        ;
; NUMWORDS_B                         ; 1                                  ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1                             ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                             ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1                             ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1                             ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                       ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1                             ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                               ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                               ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                               ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                               ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                               ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                               ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                                  ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                                  ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                               ; Untyped                        ;
; BYTE_SIZE                          ; 8                                  ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ               ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ               ; Untyped                        ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/secondpic.mif ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                             ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                                  ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                             ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                             ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                             ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                             ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                    ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                    ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                              ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                              ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                                  ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone IV E                       ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_v5c1                    ; Untyped                        ;
+------------------------------------+------------------------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:u14|piecepic:u5|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------+--------------------------------+
; Parameter Name                     ; Value                             ; Type                           ;
+------------------------------------+-----------------------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                        ;
; OPERATION_MODE                     ; ROM                               ; Untyped                        ;
; WIDTH_A                            ; 2                                 ; Signed Integer                 ;
; WIDTHAD_A                          ; 12                                ; Signed Integer                 ;
; NUMWORDS_A                         ; 4096                              ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                      ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                        ;
; WIDTH_B                            ; 1                                 ; Untyped                        ;
; WIDTHAD_B                          ; 1                                 ; Untyped                        ;
; NUMWORDS_B                         ; 1                                 ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                                 ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                        ;
; BYTE_SIZE                          ; 8                                 ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                         ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                        ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/piecepic.mif ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                                 ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                            ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                            ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                             ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone IV E                      ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_92c1                   ; Untyped                        ;
+------------------------------------+-----------------------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:u14|piecepic:u6|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------+--------------------------------+
; Parameter Name                     ; Value                             ; Type                           ;
+------------------------------------+-----------------------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                        ;
; OPERATION_MODE                     ; ROM                               ; Untyped                        ;
; WIDTH_A                            ; 2                                 ; Signed Integer                 ;
; WIDTHAD_A                          ; 12                                ; Signed Integer                 ;
; NUMWORDS_A                         ; 4096                              ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                      ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                        ;
; WIDTH_B                            ; 1                                 ; Untyped                        ;
; WIDTHAD_B                          ; 1                                 ; Untyped                        ;
; NUMWORDS_B                         ; 1                                 ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                                 ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                        ;
; BYTE_SIZE                          ; 8                                 ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                         ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                        ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/piecepic.mif ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                                 ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                            ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                            ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                             ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone IV E                      ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_92c1                   ; Untyped                        ;
+------------------------------------+-----------------------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:u14|chimeipic:u7|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------+-----------------------------------------+
; Parameter Name                     ; Value                     ; Type                                    ;
+------------------------------------+---------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                       ; Untyped                                 ;
; WIDTH_A                            ; 2                         ; Signed Integer                          ;
; WIDTHAD_A                          ; 18                        ; Signed Integer                          ;
; NUMWORDS_A                         ; 262144                    ; Signed Integer                          ;
; OUTDATA_REG_A                      ; UNREGISTERED              ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                                 ;
; WIDTH_B                            ; 1                         ; Untyped                                 ;
; WIDTHAD_B                          ; 1                         ; Untyped                                 ;
; NUMWORDS_B                         ; 1                         ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                    ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                         ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                         ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                                 ;
; BYTE_SIZE                          ; 8                         ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ      ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                                 ;
; INIT_FILE                          ; ../img2mif/mif/chimei.mif ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                         ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                    ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                    ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                         ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E              ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_lab1           ; Untyped                                 ;
+------------------------------------+---------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:u14|gabojagopic:u8|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------+------------------------------------------+
; Parameter Name                     ; Value                      ; Type                                     ;
+------------------------------------+----------------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                                  ;
; OPERATION_MODE                     ; ROM                        ; Untyped                                  ;
; WIDTH_A                            ; 2                          ; Signed Integer                           ;
; WIDTHAD_A                          ; 16                         ; Signed Integer                           ;
; NUMWORDS_A                         ; 65536                      ; Signed Integer                           ;
; OUTDATA_REG_A                      ; UNREGISTERED               ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                                  ;
; WIDTH_B                            ; 1                          ; Untyped                                  ;
; WIDTHAD_B                          ; 1                          ; Untyped                                  ;
; NUMWORDS_B                         ; 1                          ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1                     ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                          ; Signed Integer                           ;
; WIDTH_BYTEENA_B                    ; 1                          ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                                  ;
; BYTE_SIZE                          ; 8                          ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                                  ;
; INIT_FILE                          ; ./img2mif/mif/gabojago.mif ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                          ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                     ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                     ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E               ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_6eb1            ; Untyped                                  ;
+------------------------------------+----------------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:u14|pic0:u10|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+---------------------------------+
; Parameter Name                     ; Value                         ; Type                            ;
+------------------------------------+-------------------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                         ;
; OPERATION_MODE                     ; ROM                           ; Untyped                         ;
; WIDTH_A                            ; 2                             ; Signed Integer                  ;
; WIDTHAD_A                          ; 12                            ; Signed Integer                  ;
; NUMWORDS_A                         ; 4096                          ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                         ;
; WIDTH_B                            ; 1                             ; Untyped                         ;
; WIDTHAD_B                          ; 1                             ; Untyped                         ;
; NUMWORDS_B                         ; 1                             ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                         ;
; BYTE_SIZE                          ; 8                             ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                         ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/pic0.mif ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_jjb1               ; Untyped                         ;
+------------------------------------+-------------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:u14|pic1:u11|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+---------------------------------+
; Parameter Name                     ; Value                         ; Type                            ;
+------------------------------------+-------------------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                         ;
; OPERATION_MODE                     ; ROM                           ; Untyped                         ;
; WIDTH_A                            ; 2                             ; Signed Integer                  ;
; WIDTHAD_A                          ; 12                            ; Signed Integer                  ;
; NUMWORDS_A                         ; 4096                          ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                         ;
; WIDTH_B                            ; 1                             ; Untyped                         ;
; WIDTHAD_B                          ; 1                             ; Untyped                         ;
; NUMWORDS_B                         ; 1                             ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                         ;
; BYTE_SIZE                          ; 8                             ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                         ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/pic1.mif ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_kjb1               ; Untyped                         ;
+------------------------------------+-------------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:u14|pic2:u12|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+---------------------------------+
; Parameter Name                     ; Value                         ; Type                            ;
+------------------------------------+-------------------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                         ;
; OPERATION_MODE                     ; ROM                           ; Untyped                         ;
; WIDTH_A                            ; 2                             ; Signed Integer                  ;
; WIDTHAD_A                          ; 12                            ; Signed Integer                  ;
; NUMWORDS_A                         ; 4096                          ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                         ;
; WIDTH_B                            ; 1                             ; Untyped                         ;
; WIDTHAD_B                          ; 1                             ; Untyped                         ;
; NUMWORDS_B                         ; 1                             ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                         ;
; BYTE_SIZE                          ; 8                             ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                         ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/pic2.mif ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_ljb1               ; Untyped                         ;
+------------------------------------+-------------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:u14|pic3:u13|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+---------------------------------+
; Parameter Name                     ; Value                         ; Type                            ;
+------------------------------------+-------------------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                         ;
; OPERATION_MODE                     ; ROM                           ; Untyped                         ;
; WIDTH_A                            ; 2                             ; Signed Integer                  ;
; WIDTHAD_A                          ; 12                            ; Signed Integer                  ;
; NUMWORDS_A                         ; 4096                          ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                         ;
; WIDTH_B                            ; 1                             ; Untyped                         ;
; WIDTHAD_B                          ; 1                             ; Untyped                         ;
; NUMWORDS_B                         ; 1                             ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                         ;
; BYTE_SIZE                          ; 8                             ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                         ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/pic3.mif ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_mjb1               ; Untyped                         ;
+------------------------------------+-------------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:u14|pic4:u14|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+---------------------------------+
; Parameter Name                     ; Value                         ; Type                            ;
+------------------------------------+-------------------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                         ;
; OPERATION_MODE                     ; ROM                           ; Untyped                         ;
; WIDTH_A                            ; 2                             ; Signed Integer                  ;
; WIDTHAD_A                          ; 12                            ; Signed Integer                  ;
; NUMWORDS_A                         ; 4096                          ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                         ;
; WIDTH_B                            ; 1                             ; Untyped                         ;
; WIDTHAD_B                          ; 1                             ; Untyped                         ;
; NUMWORDS_B                         ; 1                             ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                         ;
; BYTE_SIZE                          ; 8                             ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                         ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/pic4.mif ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_njb1               ; Untyped                         ;
+------------------------------------+-------------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:u14|pic5:u15|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+---------------------------------+
; Parameter Name                     ; Value                         ; Type                            ;
+------------------------------------+-------------------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                         ;
; OPERATION_MODE                     ; ROM                           ; Untyped                         ;
; WIDTH_A                            ; 2                             ; Signed Integer                  ;
; WIDTHAD_A                          ; 12                            ; Signed Integer                  ;
; NUMWORDS_A                         ; 4096                          ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                         ;
; WIDTH_B                            ; 1                             ; Untyped                         ;
; WIDTHAD_B                          ; 1                             ; Untyped                         ;
; NUMWORDS_B                         ; 1                             ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                         ;
; BYTE_SIZE                          ; 8                             ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                         ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/pic5.mif ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_ojb1               ; Untyped                         ;
+------------------------------------+-------------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:u14|pic6:u16|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+---------------------------------+
; Parameter Name                     ; Value                         ; Type                            ;
+------------------------------------+-------------------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                         ;
; OPERATION_MODE                     ; ROM                           ; Untyped                         ;
; WIDTH_A                            ; 2                             ; Signed Integer                  ;
; WIDTHAD_A                          ; 12                            ; Signed Integer                  ;
; NUMWORDS_A                         ; 4096                          ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                         ;
; WIDTH_B                            ; 1                             ; Untyped                         ;
; WIDTHAD_B                          ; 1                             ; Untyped                         ;
; NUMWORDS_B                         ; 1                             ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                         ;
; BYTE_SIZE                          ; 8                             ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                         ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/pic6.mif ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_pjb1               ; Untyped                         ;
+------------------------------------+-------------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:u14|pic7:u17|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+---------------------------------+
; Parameter Name                     ; Value                         ; Type                            ;
+------------------------------------+-------------------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                         ;
; OPERATION_MODE                     ; ROM                           ; Untyped                         ;
; WIDTH_A                            ; 2                             ; Signed Integer                  ;
; WIDTHAD_A                          ; 12                            ; Signed Integer                  ;
; NUMWORDS_A                         ; 4096                          ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                         ;
; WIDTH_B                            ; 1                             ; Untyped                         ;
; WIDTHAD_B                          ; 1                             ; Untyped                         ;
; NUMWORDS_B                         ; 1                             ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                         ;
; BYTE_SIZE                          ; 8                             ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                         ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/pic7.mif ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_qjb1               ; Untyped                         ;
+------------------------------------+-------------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:u14|pic8:u18|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+---------------------------------+
; Parameter Name                     ; Value                         ; Type                            ;
+------------------------------------+-------------------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                         ;
; OPERATION_MODE                     ; ROM                           ; Untyped                         ;
; WIDTH_A                            ; 2                             ; Signed Integer                  ;
; WIDTHAD_A                          ; 12                            ; Signed Integer                  ;
; NUMWORDS_A                         ; 4096                          ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                         ;
; WIDTH_B                            ; 1                             ; Untyped                         ;
; WIDTHAD_B                          ; 1                             ; Untyped                         ;
; NUMWORDS_B                         ; 1                             ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                         ;
; BYTE_SIZE                          ; 8                             ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                         ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/pic8.mif ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_rjb1               ; Untyped                         ;
+------------------------------------+-------------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:u14|pic9:u19|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+---------------------------------+
; Parameter Name                     ; Value                         ; Type                            ;
+------------------------------------+-------------------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                         ;
; OPERATION_MODE                     ; ROM                           ; Untyped                         ;
; WIDTH_A                            ; 2                             ; Signed Integer                  ;
; WIDTHAD_A                          ; 12                            ; Signed Integer                  ;
; NUMWORDS_A                         ; 4096                          ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                         ;
; WIDTH_B                            ; 1                             ; Untyped                         ;
; WIDTHAD_B                          ; 1                             ; Untyped                         ;
; NUMWORDS_B                         ; 1                             ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                         ;
; BYTE_SIZE                          ; 8                             ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                         ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/pic9.mif ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_sjb1               ; Untyped                         ;
+------------------------------------+-------------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:u14|pic0:u20|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+---------------------------------+
; Parameter Name                     ; Value                         ; Type                            ;
+------------------------------------+-------------------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                         ;
; OPERATION_MODE                     ; ROM                           ; Untyped                         ;
; WIDTH_A                            ; 2                             ; Signed Integer                  ;
; WIDTHAD_A                          ; 12                            ; Signed Integer                  ;
; NUMWORDS_A                         ; 4096                          ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                         ;
; WIDTH_B                            ; 1                             ; Untyped                         ;
; WIDTHAD_B                          ; 1                             ; Untyped                         ;
; NUMWORDS_B                         ; 1                             ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                         ;
; BYTE_SIZE                          ; 8                             ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                         ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/pic0.mif ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_jjb1               ; Untyped                         ;
+------------------------------------+-------------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:u14|pic1:u21|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+---------------------------------+
; Parameter Name                     ; Value                         ; Type                            ;
+------------------------------------+-------------------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                         ;
; OPERATION_MODE                     ; ROM                           ; Untyped                         ;
; WIDTH_A                            ; 2                             ; Signed Integer                  ;
; WIDTHAD_A                          ; 12                            ; Signed Integer                  ;
; NUMWORDS_A                         ; 4096                          ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                         ;
; WIDTH_B                            ; 1                             ; Untyped                         ;
; WIDTHAD_B                          ; 1                             ; Untyped                         ;
; NUMWORDS_B                         ; 1                             ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                         ;
; BYTE_SIZE                          ; 8                             ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                         ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/pic1.mif ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_kjb1               ; Untyped                         ;
+------------------------------------+-------------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:u14|pic2:u22|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+---------------------------------+
; Parameter Name                     ; Value                         ; Type                            ;
+------------------------------------+-------------------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                         ;
; OPERATION_MODE                     ; ROM                           ; Untyped                         ;
; WIDTH_A                            ; 2                             ; Signed Integer                  ;
; WIDTHAD_A                          ; 12                            ; Signed Integer                  ;
; NUMWORDS_A                         ; 4096                          ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                         ;
; WIDTH_B                            ; 1                             ; Untyped                         ;
; WIDTHAD_B                          ; 1                             ; Untyped                         ;
; NUMWORDS_B                         ; 1                             ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                         ;
; BYTE_SIZE                          ; 8                             ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                         ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/pic2.mif ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_ljb1               ; Untyped                         ;
+------------------------------------+-------------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:u14|pic3:u23|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+---------------------------------+
; Parameter Name                     ; Value                         ; Type                            ;
+------------------------------------+-------------------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                         ;
; OPERATION_MODE                     ; ROM                           ; Untyped                         ;
; WIDTH_A                            ; 2                             ; Signed Integer                  ;
; WIDTHAD_A                          ; 12                            ; Signed Integer                  ;
; NUMWORDS_A                         ; 4096                          ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                         ;
; WIDTH_B                            ; 1                             ; Untyped                         ;
; WIDTHAD_B                          ; 1                             ; Untyped                         ;
; NUMWORDS_B                         ; 1                             ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                         ;
; BYTE_SIZE                          ; 8                             ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                         ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/pic3.mif ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_mjb1               ; Untyped                         ;
+------------------------------------+-------------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:u14|pic4:u24|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+---------------------------------+
; Parameter Name                     ; Value                         ; Type                            ;
+------------------------------------+-------------------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                         ;
; OPERATION_MODE                     ; ROM                           ; Untyped                         ;
; WIDTH_A                            ; 2                             ; Signed Integer                  ;
; WIDTHAD_A                          ; 12                            ; Signed Integer                  ;
; NUMWORDS_A                         ; 4096                          ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                         ;
; WIDTH_B                            ; 1                             ; Untyped                         ;
; WIDTHAD_B                          ; 1                             ; Untyped                         ;
; NUMWORDS_B                         ; 1                             ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                         ;
; BYTE_SIZE                          ; 8                             ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                         ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/pic4.mif ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_njb1               ; Untyped                         ;
+------------------------------------+-------------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:u14|pic5:u25|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+---------------------------------+
; Parameter Name                     ; Value                         ; Type                            ;
+------------------------------------+-------------------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                         ;
; OPERATION_MODE                     ; ROM                           ; Untyped                         ;
; WIDTH_A                            ; 2                             ; Signed Integer                  ;
; WIDTHAD_A                          ; 12                            ; Signed Integer                  ;
; NUMWORDS_A                         ; 4096                          ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                         ;
; WIDTH_B                            ; 1                             ; Untyped                         ;
; WIDTHAD_B                          ; 1                             ; Untyped                         ;
; NUMWORDS_B                         ; 1                             ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                         ;
; BYTE_SIZE                          ; 8                             ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                         ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/pic5.mif ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_ojb1               ; Untyped                         ;
+------------------------------------+-------------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:u14|pic6:u26|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+---------------------------------+
; Parameter Name                     ; Value                         ; Type                            ;
+------------------------------------+-------------------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                         ;
; OPERATION_MODE                     ; ROM                           ; Untyped                         ;
; WIDTH_A                            ; 2                             ; Signed Integer                  ;
; WIDTHAD_A                          ; 12                            ; Signed Integer                  ;
; NUMWORDS_A                         ; 4096                          ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                         ;
; WIDTH_B                            ; 1                             ; Untyped                         ;
; WIDTHAD_B                          ; 1                             ; Untyped                         ;
; NUMWORDS_B                         ; 1                             ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                         ;
; BYTE_SIZE                          ; 8                             ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                         ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/pic6.mif ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_pjb1               ; Untyped                         ;
+------------------------------------+-------------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:u14|pic7:u27|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+---------------------------------+
; Parameter Name                     ; Value                         ; Type                            ;
+------------------------------------+-------------------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                         ;
; OPERATION_MODE                     ; ROM                           ; Untyped                         ;
; WIDTH_A                            ; 2                             ; Signed Integer                  ;
; WIDTHAD_A                          ; 12                            ; Signed Integer                  ;
; NUMWORDS_A                         ; 4096                          ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                         ;
; WIDTH_B                            ; 1                             ; Untyped                         ;
; WIDTHAD_B                          ; 1                             ; Untyped                         ;
; NUMWORDS_B                         ; 1                             ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                         ;
; BYTE_SIZE                          ; 8                             ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                         ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/pic7.mif ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_qjb1               ; Untyped                         ;
+------------------------------------+-------------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:u14|pic8:u28|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+---------------------------------+
; Parameter Name                     ; Value                         ; Type                            ;
+------------------------------------+-------------------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                         ;
; OPERATION_MODE                     ; ROM                           ; Untyped                         ;
; WIDTH_A                            ; 2                             ; Signed Integer                  ;
; WIDTHAD_A                          ; 12                            ; Signed Integer                  ;
; NUMWORDS_A                         ; 4096                          ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                         ;
; WIDTH_B                            ; 1                             ; Untyped                         ;
; WIDTHAD_B                          ; 1                             ; Untyped                         ;
; NUMWORDS_B                         ; 1                             ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                         ;
; BYTE_SIZE                          ; 8                             ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                         ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/pic8.mif ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_rjb1               ; Untyped                         ;
+------------------------------------+-------------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:u14|pic9:u29|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+---------------------------------+
; Parameter Name                     ; Value                         ; Type                            ;
+------------------------------------+-------------------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                         ;
; OPERATION_MODE                     ; ROM                           ; Untyped                         ;
; WIDTH_A                            ; 2                             ; Signed Integer                  ;
; WIDTHAD_A                          ; 12                            ; Signed Integer                  ;
; NUMWORDS_A                         ; 4096                          ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                         ;
; WIDTH_B                            ; 1                             ; Untyped                         ;
; WIDTHAD_B                          ; 1                             ; Untyped                         ;
; NUMWORDS_B                         ; 1                             ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                         ;
; BYTE_SIZE                          ; 8                             ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                         ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/pic9.mif ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_sjb1               ; Untyped                         ;
+------------------------------------+-------------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:u14|pic0:u30|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+---------------------------------+
; Parameter Name                     ; Value                         ; Type                            ;
+------------------------------------+-------------------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                         ;
; OPERATION_MODE                     ; ROM                           ; Untyped                         ;
; WIDTH_A                            ; 2                             ; Signed Integer                  ;
; WIDTHAD_A                          ; 12                            ; Signed Integer                  ;
; NUMWORDS_A                         ; 4096                          ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                         ;
; WIDTH_B                            ; 1                             ; Untyped                         ;
; WIDTHAD_B                          ; 1                             ; Untyped                         ;
; NUMWORDS_B                         ; 1                             ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                         ;
; BYTE_SIZE                          ; 8                             ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                         ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/pic0.mif ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_jjb1               ; Untyped                         ;
+------------------------------------+-------------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:u14|pic1:u31|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+---------------------------------+
; Parameter Name                     ; Value                         ; Type                            ;
+------------------------------------+-------------------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                         ;
; OPERATION_MODE                     ; ROM                           ; Untyped                         ;
; WIDTH_A                            ; 2                             ; Signed Integer                  ;
; WIDTHAD_A                          ; 12                            ; Signed Integer                  ;
; NUMWORDS_A                         ; 4096                          ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                         ;
; WIDTH_B                            ; 1                             ; Untyped                         ;
; WIDTHAD_B                          ; 1                             ; Untyped                         ;
; NUMWORDS_B                         ; 1                             ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                         ;
; BYTE_SIZE                          ; 8                             ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                         ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/pic1.mif ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_kjb1               ; Untyped                         ;
+------------------------------------+-------------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:u14|pic2:u32|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+---------------------------------+
; Parameter Name                     ; Value                         ; Type                            ;
+------------------------------------+-------------------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                         ;
; OPERATION_MODE                     ; ROM                           ; Untyped                         ;
; WIDTH_A                            ; 2                             ; Signed Integer                  ;
; WIDTHAD_A                          ; 12                            ; Signed Integer                  ;
; NUMWORDS_A                         ; 4096                          ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                         ;
; WIDTH_B                            ; 1                             ; Untyped                         ;
; WIDTHAD_B                          ; 1                             ; Untyped                         ;
; NUMWORDS_B                         ; 1                             ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                         ;
; BYTE_SIZE                          ; 8                             ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                         ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/pic2.mif ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_ljb1               ; Untyped                         ;
+------------------------------------+-------------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:u14|pic3:u33|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+---------------------------------+
; Parameter Name                     ; Value                         ; Type                            ;
+------------------------------------+-------------------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                         ;
; OPERATION_MODE                     ; ROM                           ; Untyped                         ;
; WIDTH_A                            ; 2                             ; Signed Integer                  ;
; WIDTHAD_A                          ; 12                            ; Signed Integer                  ;
; NUMWORDS_A                         ; 4096                          ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                         ;
; WIDTH_B                            ; 1                             ; Untyped                         ;
; WIDTHAD_B                          ; 1                             ; Untyped                         ;
; NUMWORDS_B                         ; 1                             ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                         ;
; BYTE_SIZE                          ; 8                             ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                         ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/pic3.mif ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_mjb1               ; Untyped                         ;
+------------------------------------+-------------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:u14|pic4:u34|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+---------------------------------+
; Parameter Name                     ; Value                         ; Type                            ;
+------------------------------------+-------------------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                         ;
; OPERATION_MODE                     ; ROM                           ; Untyped                         ;
; WIDTH_A                            ; 2                             ; Signed Integer                  ;
; WIDTHAD_A                          ; 12                            ; Signed Integer                  ;
; NUMWORDS_A                         ; 4096                          ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                         ;
; WIDTH_B                            ; 1                             ; Untyped                         ;
; WIDTHAD_B                          ; 1                             ; Untyped                         ;
; NUMWORDS_B                         ; 1                             ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                         ;
; BYTE_SIZE                          ; 8                             ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                         ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/pic4.mif ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_njb1               ; Untyped                         ;
+------------------------------------+-------------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:u14|pic5:u35|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+---------------------------------+
; Parameter Name                     ; Value                         ; Type                            ;
+------------------------------------+-------------------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                         ;
; OPERATION_MODE                     ; ROM                           ; Untyped                         ;
; WIDTH_A                            ; 2                             ; Signed Integer                  ;
; WIDTHAD_A                          ; 12                            ; Signed Integer                  ;
; NUMWORDS_A                         ; 4096                          ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                         ;
; WIDTH_B                            ; 1                             ; Untyped                         ;
; WIDTHAD_B                          ; 1                             ; Untyped                         ;
; NUMWORDS_B                         ; 1                             ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                         ;
; BYTE_SIZE                          ; 8                             ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                         ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/pic5.mif ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_ojb1               ; Untyped                         ;
+------------------------------------+-------------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:u14|pic6:u36|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+---------------------------------+
; Parameter Name                     ; Value                         ; Type                            ;
+------------------------------------+-------------------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                         ;
; OPERATION_MODE                     ; ROM                           ; Untyped                         ;
; WIDTH_A                            ; 2                             ; Signed Integer                  ;
; WIDTHAD_A                          ; 12                            ; Signed Integer                  ;
; NUMWORDS_A                         ; 4096                          ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                         ;
; WIDTH_B                            ; 1                             ; Untyped                         ;
; WIDTHAD_B                          ; 1                             ; Untyped                         ;
; NUMWORDS_B                         ; 1                             ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                         ;
; BYTE_SIZE                          ; 8                             ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                         ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/pic6.mif ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_pjb1               ; Untyped                         ;
+------------------------------------+-------------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:u14|pic7:u37|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+---------------------------------+
; Parameter Name                     ; Value                         ; Type                            ;
+------------------------------------+-------------------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                         ;
; OPERATION_MODE                     ; ROM                           ; Untyped                         ;
; WIDTH_A                            ; 2                             ; Signed Integer                  ;
; WIDTHAD_A                          ; 12                            ; Signed Integer                  ;
; NUMWORDS_A                         ; 4096                          ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                         ;
; WIDTH_B                            ; 1                             ; Untyped                         ;
; WIDTHAD_B                          ; 1                             ; Untyped                         ;
; NUMWORDS_B                         ; 1                             ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                         ;
; BYTE_SIZE                          ; 8                             ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                         ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/pic7.mif ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_qjb1               ; Untyped                         ;
+------------------------------------+-------------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:u14|pic8:u38|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+---------------------------------+
; Parameter Name                     ; Value                         ; Type                            ;
+------------------------------------+-------------------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                         ;
; OPERATION_MODE                     ; ROM                           ; Untyped                         ;
; WIDTH_A                            ; 2                             ; Signed Integer                  ;
; WIDTHAD_A                          ; 12                            ; Signed Integer                  ;
; NUMWORDS_A                         ; 4096                          ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                         ;
; WIDTH_B                            ; 1                             ; Untyped                         ;
; WIDTHAD_B                          ; 1                             ; Untyped                         ;
; NUMWORDS_B                         ; 1                             ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                         ;
; BYTE_SIZE                          ; 8                             ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                         ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/pic8.mif ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_rjb1               ; Untyped                         ;
+------------------------------------+-------------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:u14|pic9:u39|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+---------------------------------+
; Parameter Name                     ; Value                         ; Type                            ;
+------------------------------------+-------------------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                         ;
; OPERATION_MODE                     ; ROM                           ; Untyped                         ;
; WIDTH_A                            ; 2                             ; Signed Integer                  ;
; WIDTHAD_A                          ; 12                            ; Signed Integer                  ;
; NUMWORDS_A                         ; 4096                          ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                         ;
; WIDTH_B                            ; 1                             ; Untyped                         ;
; WIDTHAD_B                          ; 1                             ; Untyped                         ;
; NUMWORDS_B                         ; 1                             ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                         ;
; BYTE_SIZE                          ; 8                             ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                         ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/pic9.mif ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_sjb1               ; Untyped                         ;
+------------------------------------+-------------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:u14|pic0:u40|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+---------------------------------+
; Parameter Name                     ; Value                         ; Type                            ;
+------------------------------------+-------------------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                         ;
; OPERATION_MODE                     ; ROM                           ; Untyped                         ;
; WIDTH_A                            ; 2                             ; Signed Integer                  ;
; WIDTHAD_A                          ; 12                            ; Signed Integer                  ;
; NUMWORDS_A                         ; 4096                          ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                         ;
; WIDTH_B                            ; 1                             ; Untyped                         ;
; WIDTHAD_B                          ; 1                             ; Untyped                         ;
; NUMWORDS_B                         ; 1                             ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                         ;
; BYTE_SIZE                          ; 8                             ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                         ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/pic0.mif ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_jjb1               ; Untyped                         ;
+------------------------------------+-------------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:u14|pic1:u41|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+---------------------------------+
; Parameter Name                     ; Value                         ; Type                            ;
+------------------------------------+-------------------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                         ;
; OPERATION_MODE                     ; ROM                           ; Untyped                         ;
; WIDTH_A                            ; 2                             ; Signed Integer                  ;
; WIDTHAD_A                          ; 12                            ; Signed Integer                  ;
; NUMWORDS_A                         ; 4096                          ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                         ;
; WIDTH_B                            ; 1                             ; Untyped                         ;
; WIDTHAD_B                          ; 1                             ; Untyped                         ;
; NUMWORDS_B                         ; 1                             ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                         ;
; BYTE_SIZE                          ; 8                             ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                         ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/pic1.mif ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_kjb1               ; Untyped                         ;
+------------------------------------+-------------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:u14|pic2:u42|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+---------------------------------+
; Parameter Name                     ; Value                         ; Type                            ;
+------------------------------------+-------------------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                         ;
; OPERATION_MODE                     ; ROM                           ; Untyped                         ;
; WIDTH_A                            ; 2                             ; Signed Integer                  ;
; WIDTHAD_A                          ; 12                            ; Signed Integer                  ;
; NUMWORDS_A                         ; 4096                          ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                         ;
; WIDTH_B                            ; 1                             ; Untyped                         ;
; WIDTHAD_B                          ; 1                             ; Untyped                         ;
; NUMWORDS_B                         ; 1                             ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                         ;
; BYTE_SIZE                          ; 8                             ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                         ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/pic2.mif ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_ljb1               ; Untyped                         ;
+------------------------------------+-------------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:u14|pic3:u43|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+---------------------------------+
; Parameter Name                     ; Value                         ; Type                            ;
+------------------------------------+-------------------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                         ;
; OPERATION_MODE                     ; ROM                           ; Untyped                         ;
; WIDTH_A                            ; 2                             ; Signed Integer                  ;
; WIDTHAD_A                          ; 12                            ; Signed Integer                  ;
; NUMWORDS_A                         ; 4096                          ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                         ;
; WIDTH_B                            ; 1                             ; Untyped                         ;
; WIDTHAD_B                          ; 1                             ; Untyped                         ;
; NUMWORDS_B                         ; 1                             ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                         ;
; BYTE_SIZE                          ; 8                             ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                         ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/pic3.mif ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_mjb1               ; Untyped                         ;
+------------------------------------+-------------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:u14|pic4:u44|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+---------------------------------+
; Parameter Name                     ; Value                         ; Type                            ;
+------------------------------------+-------------------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                         ;
; OPERATION_MODE                     ; ROM                           ; Untyped                         ;
; WIDTH_A                            ; 2                             ; Signed Integer                  ;
; WIDTHAD_A                          ; 12                            ; Signed Integer                  ;
; NUMWORDS_A                         ; 4096                          ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                         ;
; WIDTH_B                            ; 1                             ; Untyped                         ;
; WIDTHAD_B                          ; 1                             ; Untyped                         ;
; NUMWORDS_B                         ; 1                             ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                         ;
; BYTE_SIZE                          ; 8                             ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                         ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/pic4.mif ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_njb1               ; Untyped                         ;
+------------------------------------+-------------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:u14|pic5:u45|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+---------------------------------+
; Parameter Name                     ; Value                         ; Type                            ;
+------------------------------------+-------------------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                         ;
; OPERATION_MODE                     ; ROM                           ; Untyped                         ;
; WIDTH_A                            ; 2                             ; Signed Integer                  ;
; WIDTHAD_A                          ; 12                            ; Signed Integer                  ;
; NUMWORDS_A                         ; 4096                          ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                         ;
; WIDTH_B                            ; 1                             ; Untyped                         ;
; WIDTHAD_B                          ; 1                             ; Untyped                         ;
; NUMWORDS_B                         ; 1                             ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                         ;
; BYTE_SIZE                          ; 8                             ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                         ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/pic5.mif ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_ojb1               ; Untyped                         ;
+------------------------------------+-------------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:u14|pic6:u46|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+---------------------------------+
; Parameter Name                     ; Value                         ; Type                            ;
+------------------------------------+-------------------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                         ;
; OPERATION_MODE                     ; ROM                           ; Untyped                         ;
; WIDTH_A                            ; 2                             ; Signed Integer                  ;
; WIDTHAD_A                          ; 12                            ; Signed Integer                  ;
; NUMWORDS_A                         ; 4096                          ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                         ;
; WIDTH_B                            ; 1                             ; Untyped                         ;
; WIDTHAD_B                          ; 1                             ; Untyped                         ;
; NUMWORDS_B                         ; 1                             ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                         ;
; BYTE_SIZE                          ; 8                             ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                         ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/pic6.mif ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_pjb1               ; Untyped                         ;
+------------------------------------+-------------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:u14|pic7:u47|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+---------------------------------+
; Parameter Name                     ; Value                         ; Type                            ;
+------------------------------------+-------------------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                         ;
; OPERATION_MODE                     ; ROM                           ; Untyped                         ;
; WIDTH_A                            ; 2                             ; Signed Integer                  ;
; WIDTHAD_A                          ; 12                            ; Signed Integer                  ;
; NUMWORDS_A                         ; 4096                          ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                         ;
; WIDTH_B                            ; 1                             ; Untyped                         ;
; WIDTHAD_B                          ; 1                             ; Untyped                         ;
; NUMWORDS_B                         ; 1                             ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                         ;
; BYTE_SIZE                          ; 8                             ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                         ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/pic7.mif ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_qjb1               ; Untyped                         ;
+------------------------------------+-------------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:u14|pic8:u48|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+---------------------------------+
; Parameter Name                     ; Value                         ; Type                            ;
+------------------------------------+-------------------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                         ;
; OPERATION_MODE                     ; ROM                           ; Untyped                         ;
; WIDTH_A                            ; 2                             ; Signed Integer                  ;
; WIDTHAD_A                          ; 12                            ; Signed Integer                  ;
; NUMWORDS_A                         ; 4096                          ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                         ;
; WIDTH_B                            ; 1                             ; Untyped                         ;
; WIDTHAD_B                          ; 1                             ; Untyped                         ;
; NUMWORDS_B                         ; 1                             ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                         ;
; BYTE_SIZE                          ; 8                             ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                         ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/pic8.mif ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_rjb1               ; Untyped                         ;
+------------------------------------+-------------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:u14|pic9:u49|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+---------------------------------+
; Parameter Name                     ; Value                         ; Type                            ;
+------------------------------------+-------------------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                         ;
; OPERATION_MODE                     ; ROM                           ; Untyped                         ;
; WIDTH_A                            ; 2                             ; Signed Integer                  ;
; WIDTHAD_A                          ; 12                            ; Signed Integer                  ;
; NUMWORDS_A                         ; 4096                          ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                         ;
; WIDTH_B                            ; 1                             ; Untyped                         ;
; WIDTHAD_B                          ; 1                             ; Untyped                         ;
; NUMWORDS_B                         ; 1                             ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                         ;
; BYTE_SIZE                          ; 8                             ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                         ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/pic9.mif ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_sjb1               ; Untyped                         ;
+------------------------------------+-------------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: cursor:u15 ;
+----------------+--------------+-------------------------+
; Parameter Name ; Value        ; Type                    ;
+----------------+--------------+-------------------------+
; hblank         ; 001010111100 ; Unsigned Binary         ;
; vblank         ; 01000011000  ; Unsigned Binary         ;
; hspace         ; 000000100000 ; Unsigned Binary         ;
; vspace         ; 00000100000  ; Unsigned Binary         ;
; hcspace        ; 000010000000 ; Unsigned Binary         ;
; vcspace        ; 00000010000  ; Unsigned Binary         ;
; vmovespace     ; 00010000000  ; Unsigned Binary         ;
+----------------+--------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cursor:u15|cursorpic:u1|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------+--------------------------------------+
; Parameter Name                     ; Value                    ; Type                                 ;
+------------------------------------+--------------------------+--------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                              ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                       ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                              ;
; OPERATION_MODE                     ; ROM                      ; Untyped                              ;
; WIDTH_A                            ; 1                        ; Signed Integer                       ;
; WIDTHAD_A                          ; 9                        ; Signed Integer                       ;
; NUMWORDS_A                         ; 512                      ; Signed Integer                       ;
; OUTDATA_REG_A                      ; CLOCK0                   ; Untyped                              ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                              ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                              ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                              ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                              ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                              ;
; WIDTH_B                            ; 1                        ; Untyped                              ;
; WIDTHAD_B                          ; 1                        ; Untyped                              ;
; NUMWORDS_B                         ; 1                        ; Untyped                              ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                              ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                              ;
; ADDRESS_REG_B                      ; CLOCK1                   ; Untyped                              ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                              ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                              ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                              ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                              ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                              ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                              ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                              ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                              ;
; WIDTH_BYTEENA_A                    ; 1                        ; Signed Integer                       ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                              ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                              ;
; BYTE_SIZE                          ; 8                        ; Untyped                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                              ;
; INIT_FILE                          ; ./img2mif/mif/cursor.mif ; Untyped                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                              ;
; MAXIMUM_DEPTH                      ; 0                        ; Untyped                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                   ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                   ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                              ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                              ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped                              ;
; DEVICE_FAMILY                      ; Cyclone IV E             ; Untyped                              ;
; CBXI_PARAMETER                     ; altsyncram_lda1          ; Untyped                              ;
+------------------------------------+--------------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: gameover:u16 ;
+----------------+----------+-------------------------------+
; Parameter Name ; Value    ; Type                          ;
+----------------+----------+-------------------------------+
; backgroundr    ; 00110010 ; Unsigned Binary               ;
; backgroundg    ; 00110010 ; Unsigned Binary               ;
; backgroundb    ; 00110010 ; Unsigned Binary               ;
; staticpicr     ; 11001000 ; Unsigned Binary               ;
; staticpicg     ; 01100100 ; Unsigned Binary               ;
; staticpicb     ; 01100100 ; Unsigned Binary               ;
+----------------+----------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gameover:u16|timepic:u0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------------+------------------------------+
; Parameter Name                     ; Value                            ; Type                         ;
+------------------------------------+----------------------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                               ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                              ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                               ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                              ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                                ; Untyped                      ;
; OPERATION_MODE                     ; ROM                              ; Untyped                      ;
; WIDTH_A                            ; 2                                ; Signed Integer               ;
; WIDTHAD_A                          ; 12                               ; Signed Integer               ;
; NUMWORDS_A                         ; 4096                             ; Signed Integer               ;
; OUTDATA_REG_A                      ; UNREGISTERED                     ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                             ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                             ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                             ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                             ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                             ; Untyped                      ;
; WIDTH_B                            ; 1                                ; Untyped                      ;
; WIDTHAD_B                          ; 1                                ; Untyped                      ;
; NUMWORDS_B                         ; 1                                ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1                           ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                           ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1                           ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1                           ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                     ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1                           ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                             ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                             ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                             ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                             ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                             ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                             ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                                ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                                ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                             ; Untyped                      ;
; BYTE_SIZE                          ; 8                                ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                        ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ             ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ             ; Untyped                      ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/timepic.mif ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                           ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                                ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                           ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                           ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                           ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                           ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                  ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                  ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                            ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                            ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                                ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E                     ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_ivb1                  ; Untyped                      ;
+------------------------------------+----------------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gameover:u16|rightanswerpic:u1|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------------+------------------------------+
; Parameter Name                     ; Value                                   ; Type                         ;
+------------------------------------+-----------------------------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped                      ;
; OPERATION_MODE                     ; ROM                                     ; Untyped                      ;
; WIDTH_A                            ; 2                                       ; Signed Integer               ;
; WIDTHAD_A                          ; 12                                      ; Signed Integer               ;
; NUMWORDS_A                         ; 4096                                    ; Signed Integer               ;
; OUTDATA_REG_A                      ; UNREGISTERED                            ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped                      ;
; WIDTH_B                            ; 1                                       ; Untyped                      ;
; WIDTHAD_B                          ; 1                                       ; Untyped                      ;
; NUMWORDS_B                         ; 1                                       ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1                                  ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                                       ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped                      ;
; BYTE_SIZE                          ; 8                                       ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped                      ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/rightanswerpic.mif ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                                       ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                  ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                  ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                  ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                  ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E                            ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_hnc1                         ; Untyped                      ;
+------------------------------------+-----------------------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gameover:u16|wronganswerpic:u2|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------------+------------------------------+
; Parameter Name                     ; Value                                   ; Type                         ;
+------------------------------------+-----------------------------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped                      ;
; OPERATION_MODE                     ; ROM                                     ; Untyped                      ;
; WIDTH_A                            ; 2                                       ; Signed Integer               ;
; WIDTHAD_A                          ; 12                                      ; Signed Integer               ;
; NUMWORDS_A                         ; 4096                                    ; Signed Integer               ;
; OUTDATA_REG_A                      ; UNREGISTERED                            ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped                      ;
; WIDTH_B                            ; 1                                       ; Untyped                      ;
; WIDTHAD_B                          ; 1                                       ; Untyped                      ;
; NUMWORDS_B                         ; 1                                       ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1                                  ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                                       ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped                      ;
; BYTE_SIZE                          ; 8                                       ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped                      ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/wronganswerpic.mif ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                                       ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                  ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                  ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                  ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                  ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E                            ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_0oc1                         ; Untyped                      ;
+------------------------------------+-----------------------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gameover:u16|secondpic:u3|altsyncram:altsyncram_component ;
+------------------------------------+------------------------------------+------------------------------+
; Parameter Name                     ; Value                              ; Type                         ;
+------------------------------------+------------------------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                  ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                                 ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                                 ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                                  ; Untyped                      ;
; OPERATION_MODE                     ; ROM                                ; Untyped                      ;
; WIDTH_A                            ; 2                                  ; Signed Integer               ;
; WIDTHAD_A                          ; 12                                 ; Signed Integer               ;
; NUMWORDS_A                         ; 4096                               ; Signed Integer               ;
; OUTDATA_REG_A                      ; UNREGISTERED                       ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                               ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                               ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                               ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                               ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                               ; Untyped                      ;
; WIDTH_B                            ; 1                                  ; Untyped                      ;
; WIDTHAD_B                          ; 1                                  ; Untyped                      ;
; NUMWORDS_B                         ; 1                                  ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1                             ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                             ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1                             ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1                             ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                       ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1                             ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                               ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                               ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                               ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                               ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                               ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                               ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                                  ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                                  ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                               ; Untyped                      ;
; BYTE_SIZE                          ; 8                                  ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ               ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ               ; Untyped                      ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/secondpic.mif ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                             ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                                  ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                             ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                             ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                             ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                             ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                    ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                    ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                              ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                              ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                                  ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E                       ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_v5c1                    ; Untyped                      ;
+------------------------------------+------------------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gameover:u16|piecepic:u4|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------+------------------------------+
; Parameter Name                     ; Value                             ; Type                         ;
+------------------------------------+-----------------------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                      ;
; OPERATION_MODE                     ; ROM                               ; Untyped                      ;
; WIDTH_A                            ; 2                                 ; Signed Integer               ;
; WIDTHAD_A                          ; 12                                ; Signed Integer               ;
; NUMWORDS_A                         ; 4096                              ; Signed Integer               ;
; OUTDATA_REG_A                      ; UNREGISTERED                      ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                      ;
; WIDTH_B                            ; 1                                 ; Untyped                      ;
; WIDTHAD_B                          ; 1                                 ; Untyped                      ;
; NUMWORDS_B                         ; 1                                 ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                                 ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                      ;
; BYTE_SIZE                          ; 8                                 ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                         ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                      ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/piecepic.mif ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                                 ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                            ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                            ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                             ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E                      ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_92c1                   ; Untyped                      ;
+------------------------------------+-----------------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gameover:u16|piecepic:u5|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------+------------------------------+
; Parameter Name                     ; Value                             ; Type                         ;
+------------------------------------+-----------------------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                      ;
; OPERATION_MODE                     ; ROM                               ; Untyped                      ;
; WIDTH_A                            ; 2                                 ; Signed Integer               ;
; WIDTHAD_A                          ; 12                                ; Signed Integer               ;
; NUMWORDS_A                         ; 4096                              ; Signed Integer               ;
; OUTDATA_REG_A                      ; UNREGISTERED                      ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                      ;
; WIDTH_B                            ; 1                                 ; Untyped                      ;
; WIDTHAD_B                          ; 1                                 ; Untyped                      ;
; NUMWORDS_B                         ; 1                                 ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                                 ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                      ;
; BYTE_SIZE                          ; 8                                 ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                         ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                      ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/piecepic.mif ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                                 ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                            ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                            ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                             ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E                      ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_92c1                   ; Untyped                      ;
+------------------------------------+-----------------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gameover:u16|cong1pic:u6|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------+---------------------------------------+
; Parameter Name                     ; Value                    ; Type                                  ;
+------------------------------------+--------------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                               ;
; OPERATION_MODE                     ; ROM                      ; Untyped                               ;
; WIDTH_A                            ; 2                        ; Signed Integer                        ;
; WIDTHAD_A                          ; 16                       ; Signed Integer                        ;
; NUMWORDS_A                         ; 65536                    ; Signed Integer                        ;
; OUTDATA_REG_A                      ; UNREGISTERED             ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                               ;
; WIDTH_B                            ; 1                        ; Untyped                               ;
; WIDTHAD_B                          ; 1                        ; Untyped                               ;
; NUMWORDS_B                         ; 1                        ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK1                   ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                        ; Signed Integer                        ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                               ;
; BYTE_SIZE                          ; 8                        ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                               ;
; INIT_FILE                          ; ../img2mif/mif/cong1.mif ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                        ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                   ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                   ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone IV E             ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_i4b1          ; Untyped                               ;
+------------------------------------+--------------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gameover:u16|cong2pic:u7|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------+---------------------------------------+
; Parameter Name                     ; Value                    ; Type                                  ;
+------------------------------------+--------------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                               ;
; OPERATION_MODE                     ; ROM                      ; Untyped                               ;
; WIDTH_A                            ; 2                        ; Signed Integer                        ;
; WIDTHAD_A                          ; 16                       ; Signed Integer                        ;
; NUMWORDS_A                         ; 65536                    ; Signed Integer                        ;
; OUTDATA_REG_A                      ; UNREGISTERED             ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                               ;
; WIDTH_B                            ; 1                        ; Untyped                               ;
; WIDTHAD_B                          ; 1                        ; Untyped                               ;
; NUMWORDS_B                         ; 1                        ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK1                   ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                        ; Signed Integer                        ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                               ;
; BYTE_SIZE                          ; 8                        ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                               ;
; INIT_FILE                          ; ../img2mif/mif/cong2.mif ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                        ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                   ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                   ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone IV E             ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_j4b1          ; Untyped                               ;
+------------------------------------+--------------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gameover:u16|brainpic:u8|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------+---------------------------------------+
; Parameter Name                     ; Value                    ; Type                                  ;
+------------------------------------+--------------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                               ;
; OPERATION_MODE                     ; ROM                      ; Untyped                               ;
; WIDTH_A                            ; 2                        ; Signed Integer                        ;
; WIDTHAD_A                          ; 14                       ; Signed Integer                        ;
; NUMWORDS_A                         ; 16384                    ; Signed Integer                        ;
; OUTDATA_REG_A                      ; UNREGISTERED             ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                               ;
; WIDTH_B                            ; 1                        ; Untyped                               ;
; WIDTHAD_B                          ; 1                        ; Untyped                               ;
; NUMWORDS_B                         ; 1                        ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK1                   ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                        ; Signed Integer                        ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                               ;
; BYTE_SIZE                          ; 8                        ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                               ;
; INIT_FILE                          ; ../img2mif/mif/brain.mif ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                        ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                   ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                   ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone IV E             ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_16b1          ; Untyped                               ;
+------------------------------------+--------------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gameover:u16|mentpic:u9|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+----------------------------------------+
; Parameter Name                     ; Value                  ; Type                                   ;
+------------------------------------+------------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                ;
; OPERATION_MODE                     ; ROM                    ; Untyped                                ;
; WIDTH_A                            ; 1                      ; Signed Integer                         ;
; WIDTHAD_A                          ; 15                     ; Signed Integer                         ;
; NUMWORDS_A                         ; 32768                  ; Signed Integer                         ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                ;
; WIDTH_B                            ; 1                      ; Untyped                                ;
; WIDTHAD_B                          ; 1                      ; Untyped                                ;
; NUMWORDS_B                         ; 1                      ; Untyped                                ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                         ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                                ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                ;
; BYTE_SIZE                          ; 8                      ; Untyped                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                                ;
; INIT_FILE                          ; ./img2mif/mif/ment.mif ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                ;
; DEVICE_FAMILY                      ; Cyclone IV E           ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_v1b1        ; Untyped                                ;
+------------------------------------+------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gameover:u16|gameoverpic:u51|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------+----------------------------------------+
; Parameter Name                     ; Value                       ; Type                                   ;
+------------------------------------+-----------------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                           ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                          ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                         ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                          ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                         ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                           ; Untyped                                ;
; OPERATION_MODE                     ; ROM                         ; Untyped                                ;
; WIDTH_A                            ; 1                           ; Signed Integer                         ;
; WIDTHAD_A                          ; 16                          ; Signed Integer                         ;
; NUMWORDS_A                         ; 65536                       ; Signed Integer                         ;
; OUTDATA_REG_A                      ; UNREGISTERED                ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                        ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                        ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                        ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                        ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                        ; Untyped                                ;
; WIDTH_B                            ; 1                           ; Untyped                                ;
; WIDTHAD_B                          ; 1                           ; Untyped                                ;
; NUMWORDS_B                         ; 1                           ; Untyped                                ;
; INDATA_REG_B                       ; CLOCK1                      ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                      ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1                      ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK1                      ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED                ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1                      ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                        ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                        ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                        ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                        ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                        ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                        ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                           ; Signed Integer                         ;
; WIDTH_BYTEENA_B                    ; 1                           ; Untyped                                ;
; RAM_BLOCK_TYPE                     ; AUTO                        ; Untyped                                ;
; BYTE_SIZE                          ; 8                           ; Untyped                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                   ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ        ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ        ; Untyped                                ;
; INIT_FILE                          ; ../img2mif/mif/gameover.mif ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                      ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                           ; Untyped                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                      ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                      ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                      ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                      ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN             ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN             ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                       ; Untyped                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                       ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                           ; Untyped                                ;
; DEVICE_FAMILY                      ; Cyclone IV E                ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_fgb1             ; Untyped                                ;
+------------------------------------+-----------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gameover:u16|pic0:u10|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+-------------------------------+
; Parameter Name                     ; Value                         ; Type                          ;
+------------------------------------+-------------------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                       ;
; OPERATION_MODE                     ; ROM                           ; Untyped                       ;
; WIDTH_A                            ; 2                             ; Signed Integer                ;
; WIDTHAD_A                          ; 12                            ; Signed Integer                ;
; NUMWORDS_A                         ; 4096                          ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                       ;
; WIDTH_B                            ; 1                             ; Untyped                       ;
; WIDTHAD_B                          ; 1                             ; Untyped                       ;
; NUMWORDS_B                         ; 1                             ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                       ;
; BYTE_SIZE                          ; 8                             ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                       ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/pic0.mif ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_jjb1               ; Untyped                       ;
+------------------------------------+-------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gameover:u16|pic1:u11|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+-------------------------------+
; Parameter Name                     ; Value                         ; Type                          ;
+------------------------------------+-------------------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                       ;
; OPERATION_MODE                     ; ROM                           ; Untyped                       ;
; WIDTH_A                            ; 2                             ; Signed Integer                ;
; WIDTHAD_A                          ; 12                            ; Signed Integer                ;
; NUMWORDS_A                         ; 4096                          ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                       ;
; WIDTH_B                            ; 1                             ; Untyped                       ;
; WIDTHAD_B                          ; 1                             ; Untyped                       ;
; NUMWORDS_B                         ; 1                             ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                       ;
; BYTE_SIZE                          ; 8                             ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                       ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/pic1.mif ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_kjb1               ; Untyped                       ;
+------------------------------------+-------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gameover:u16|pic2:u12|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+-------------------------------+
; Parameter Name                     ; Value                         ; Type                          ;
+------------------------------------+-------------------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                       ;
; OPERATION_MODE                     ; ROM                           ; Untyped                       ;
; WIDTH_A                            ; 2                             ; Signed Integer                ;
; WIDTHAD_A                          ; 12                            ; Signed Integer                ;
; NUMWORDS_A                         ; 4096                          ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                       ;
; WIDTH_B                            ; 1                             ; Untyped                       ;
; WIDTHAD_B                          ; 1                             ; Untyped                       ;
; NUMWORDS_B                         ; 1                             ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                       ;
; BYTE_SIZE                          ; 8                             ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                       ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/pic2.mif ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_ljb1               ; Untyped                       ;
+------------------------------------+-------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gameover:u16|pic3:u13|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+-------------------------------+
; Parameter Name                     ; Value                         ; Type                          ;
+------------------------------------+-------------------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                       ;
; OPERATION_MODE                     ; ROM                           ; Untyped                       ;
; WIDTH_A                            ; 2                             ; Signed Integer                ;
; WIDTHAD_A                          ; 12                            ; Signed Integer                ;
; NUMWORDS_A                         ; 4096                          ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                       ;
; WIDTH_B                            ; 1                             ; Untyped                       ;
; WIDTHAD_B                          ; 1                             ; Untyped                       ;
; NUMWORDS_B                         ; 1                             ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                       ;
; BYTE_SIZE                          ; 8                             ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                       ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/pic3.mif ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_mjb1               ; Untyped                       ;
+------------------------------------+-------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gameover:u16|pic4:u14|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+-------------------------------+
; Parameter Name                     ; Value                         ; Type                          ;
+------------------------------------+-------------------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                       ;
; OPERATION_MODE                     ; ROM                           ; Untyped                       ;
; WIDTH_A                            ; 2                             ; Signed Integer                ;
; WIDTHAD_A                          ; 12                            ; Signed Integer                ;
; NUMWORDS_A                         ; 4096                          ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                       ;
; WIDTH_B                            ; 1                             ; Untyped                       ;
; WIDTHAD_B                          ; 1                             ; Untyped                       ;
; NUMWORDS_B                         ; 1                             ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                       ;
; BYTE_SIZE                          ; 8                             ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                       ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/pic4.mif ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_njb1               ; Untyped                       ;
+------------------------------------+-------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gameover:u16|pic5:u15|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+-------------------------------+
; Parameter Name                     ; Value                         ; Type                          ;
+------------------------------------+-------------------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                       ;
; OPERATION_MODE                     ; ROM                           ; Untyped                       ;
; WIDTH_A                            ; 2                             ; Signed Integer                ;
; WIDTHAD_A                          ; 12                            ; Signed Integer                ;
; NUMWORDS_A                         ; 4096                          ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                       ;
; WIDTH_B                            ; 1                             ; Untyped                       ;
; WIDTHAD_B                          ; 1                             ; Untyped                       ;
; NUMWORDS_B                         ; 1                             ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                       ;
; BYTE_SIZE                          ; 8                             ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                       ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/pic5.mif ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_ojb1               ; Untyped                       ;
+------------------------------------+-------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gameover:u16|pic6:u16|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+-------------------------------+
; Parameter Name                     ; Value                         ; Type                          ;
+------------------------------------+-------------------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                       ;
; OPERATION_MODE                     ; ROM                           ; Untyped                       ;
; WIDTH_A                            ; 2                             ; Signed Integer                ;
; WIDTHAD_A                          ; 12                            ; Signed Integer                ;
; NUMWORDS_A                         ; 4096                          ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                       ;
; WIDTH_B                            ; 1                             ; Untyped                       ;
; WIDTHAD_B                          ; 1                             ; Untyped                       ;
; NUMWORDS_B                         ; 1                             ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                       ;
; BYTE_SIZE                          ; 8                             ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                       ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/pic6.mif ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_pjb1               ; Untyped                       ;
+------------------------------------+-------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gameover:u16|pic7:u17|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+-------------------------------+
; Parameter Name                     ; Value                         ; Type                          ;
+------------------------------------+-------------------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                       ;
; OPERATION_MODE                     ; ROM                           ; Untyped                       ;
; WIDTH_A                            ; 2                             ; Signed Integer                ;
; WIDTHAD_A                          ; 12                            ; Signed Integer                ;
; NUMWORDS_A                         ; 4096                          ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                       ;
; WIDTH_B                            ; 1                             ; Untyped                       ;
; WIDTHAD_B                          ; 1                             ; Untyped                       ;
; NUMWORDS_B                         ; 1                             ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                       ;
; BYTE_SIZE                          ; 8                             ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                       ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/pic7.mif ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_qjb1               ; Untyped                       ;
+------------------------------------+-------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gameover:u16|pic8:u18|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+-------------------------------+
; Parameter Name                     ; Value                         ; Type                          ;
+------------------------------------+-------------------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                       ;
; OPERATION_MODE                     ; ROM                           ; Untyped                       ;
; WIDTH_A                            ; 2                             ; Signed Integer                ;
; WIDTHAD_A                          ; 12                            ; Signed Integer                ;
; NUMWORDS_A                         ; 4096                          ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                       ;
; WIDTH_B                            ; 1                             ; Untyped                       ;
; WIDTHAD_B                          ; 1                             ; Untyped                       ;
; NUMWORDS_B                         ; 1                             ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                       ;
; BYTE_SIZE                          ; 8                             ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                       ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/pic8.mif ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_rjb1               ; Untyped                       ;
+------------------------------------+-------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gameover:u16|pic9:u19|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+-------------------------------+
; Parameter Name                     ; Value                         ; Type                          ;
+------------------------------------+-------------------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                       ;
; OPERATION_MODE                     ; ROM                           ; Untyped                       ;
; WIDTH_A                            ; 2                             ; Signed Integer                ;
; WIDTHAD_A                          ; 12                            ; Signed Integer                ;
; NUMWORDS_A                         ; 4096                          ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                       ;
; WIDTH_B                            ; 1                             ; Untyped                       ;
; WIDTHAD_B                          ; 1                             ; Untyped                       ;
; NUMWORDS_B                         ; 1                             ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                       ;
; BYTE_SIZE                          ; 8                             ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                       ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/pic9.mif ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_sjb1               ; Untyped                       ;
+------------------------------------+-------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gameover:u16|pic0:u20|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+-------------------------------+
; Parameter Name                     ; Value                         ; Type                          ;
+------------------------------------+-------------------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                       ;
; OPERATION_MODE                     ; ROM                           ; Untyped                       ;
; WIDTH_A                            ; 2                             ; Signed Integer                ;
; WIDTHAD_A                          ; 12                            ; Signed Integer                ;
; NUMWORDS_A                         ; 4096                          ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                       ;
; WIDTH_B                            ; 1                             ; Untyped                       ;
; WIDTHAD_B                          ; 1                             ; Untyped                       ;
; NUMWORDS_B                         ; 1                             ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                       ;
; BYTE_SIZE                          ; 8                             ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                       ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/pic0.mif ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_jjb1               ; Untyped                       ;
+------------------------------------+-------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gameover:u16|pic1:u21|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+-------------------------------+
; Parameter Name                     ; Value                         ; Type                          ;
+------------------------------------+-------------------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                       ;
; OPERATION_MODE                     ; ROM                           ; Untyped                       ;
; WIDTH_A                            ; 2                             ; Signed Integer                ;
; WIDTHAD_A                          ; 12                            ; Signed Integer                ;
; NUMWORDS_A                         ; 4096                          ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                       ;
; WIDTH_B                            ; 1                             ; Untyped                       ;
; WIDTHAD_B                          ; 1                             ; Untyped                       ;
; NUMWORDS_B                         ; 1                             ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                       ;
; BYTE_SIZE                          ; 8                             ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                       ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/pic1.mif ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_kjb1               ; Untyped                       ;
+------------------------------------+-------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gameover:u16|pic2:u22|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+-------------------------------+
; Parameter Name                     ; Value                         ; Type                          ;
+------------------------------------+-------------------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                       ;
; OPERATION_MODE                     ; ROM                           ; Untyped                       ;
; WIDTH_A                            ; 2                             ; Signed Integer                ;
; WIDTHAD_A                          ; 12                            ; Signed Integer                ;
; NUMWORDS_A                         ; 4096                          ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                       ;
; WIDTH_B                            ; 1                             ; Untyped                       ;
; WIDTHAD_B                          ; 1                             ; Untyped                       ;
; NUMWORDS_B                         ; 1                             ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                       ;
; BYTE_SIZE                          ; 8                             ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                       ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/pic2.mif ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_ljb1               ; Untyped                       ;
+------------------------------------+-------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gameover:u16|pic3:u23|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+-------------------------------+
; Parameter Name                     ; Value                         ; Type                          ;
+------------------------------------+-------------------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                       ;
; OPERATION_MODE                     ; ROM                           ; Untyped                       ;
; WIDTH_A                            ; 2                             ; Signed Integer                ;
; WIDTHAD_A                          ; 12                            ; Signed Integer                ;
; NUMWORDS_A                         ; 4096                          ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                       ;
; WIDTH_B                            ; 1                             ; Untyped                       ;
; WIDTHAD_B                          ; 1                             ; Untyped                       ;
; NUMWORDS_B                         ; 1                             ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                       ;
; BYTE_SIZE                          ; 8                             ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                       ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/pic3.mif ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_mjb1               ; Untyped                       ;
+------------------------------------+-------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gameover:u16|pic4:u24|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+-------------------------------+
; Parameter Name                     ; Value                         ; Type                          ;
+------------------------------------+-------------------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                       ;
; OPERATION_MODE                     ; ROM                           ; Untyped                       ;
; WIDTH_A                            ; 2                             ; Signed Integer                ;
; WIDTHAD_A                          ; 12                            ; Signed Integer                ;
; NUMWORDS_A                         ; 4096                          ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                       ;
; WIDTH_B                            ; 1                             ; Untyped                       ;
; WIDTHAD_B                          ; 1                             ; Untyped                       ;
; NUMWORDS_B                         ; 1                             ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                       ;
; BYTE_SIZE                          ; 8                             ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                       ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/pic4.mif ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_njb1               ; Untyped                       ;
+------------------------------------+-------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gameover:u16|pic5:u25|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+-------------------------------+
; Parameter Name                     ; Value                         ; Type                          ;
+------------------------------------+-------------------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                       ;
; OPERATION_MODE                     ; ROM                           ; Untyped                       ;
; WIDTH_A                            ; 2                             ; Signed Integer                ;
; WIDTHAD_A                          ; 12                            ; Signed Integer                ;
; NUMWORDS_A                         ; 4096                          ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                       ;
; WIDTH_B                            ; 1                             ; Untyped                       ;
; WIDTHAD_B                          ; 1                             ; Untyped                       ;
; NUMWORDS_B                         ; 1                             ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                       ;
; BYTE_SIZE                          ; 8                             ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                       ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/pic5.mif ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_ojb1               ; Untyped                       ;
+------------------------------------+-------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gameover:u16|pic6:u26|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+-------------------------------+
; Parameter Name                     ; Value                         ; Type                          ;
+------------------------------------+-------------------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                       ;
; OPERATION_MODE                     ; ROM                           ; Untyped                       ;
; WIDTH_A                            ; 2                             ; Signed Integer                ;
; WIDTHAD_A                          ; 12                            ; Signed Integer                ;
; NUMWORDS_A                         ; 4096                          ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                       ;
; WIDTH_B                            ; 1                             ; Untyped                       ;
; WIDTHAD_B                          ; 1                             ; Untyped                       ;
; NUMWORDS_B                         ; 1                             ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                       ;
; BYTE_SIZE                          ; 8                             ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                       ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/pic6.mif ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_pjb1               ; Untyped                       ;
+------------------------------------+-------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gameover:u16|pic7:u27|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+-------------------------------+
; Parameter Name                     ; Value                         ; Type                          ;
+------------------------------------+-------------------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                       ;
; OPERATION_MODE                     ; ROM                           ; Untyped                       ;
; WIDTH_A                            ; 2                             ; Signed Integer                ;
; WIDTHAD_A                          ; 12                            ; Signed Integer                ;
; NUMWORDS_A                         ; 4096                          ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                       ;
; WIDTH_B                            ; 1                             ; Untyped                       ;
; WIDTHAD_B                          ; 1                             ; Untyped                       ;
; NUMWORDS_B                         ; 1                             ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                       ;
; BYTE_SIZE                          ; 8                             ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                       ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/pic7.mif ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_qjb1               ; Untyped                       ;
+------------------------------------+-------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gameover:u16|pic8:u28|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+-------------------------------+
; Parameter Name                     ; Value                         ; Type                          ;
+------------------------------------+-------------------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                       ;
; OPERATION_MODE                     ; ROM                           ; Untyped                       ;
; WIDTH_A                            ; 2                             ; Signed Integer                ;
; WIDTHAD_A                          ; 12                            ; Signed Integer                ;
; NUMWORDS_A                         ; 4096                          ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                       ;
; WIDTH_B                            ; 1                             ; Untyped                       ;
; WIDTHAD_B                          ; 1                             ; Untyped                       ;
; NUMWORDS_B                         ; 1                             ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                       ;
; BYTE_SIZE                          ; 8                             ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                       ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/pic8.mif ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_rjb1               ; Untyped                       ;
+------------------------------------+-------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gameover:u16|pic9:u29|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+-------------------------------+
; Parameter Name                     ; Value                         ; Type                          ;
+------------------------------------+-------------------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                       ;
; OPERATION_MODE                     ; ROM                           ; Untyped                       ;
; WIDTH_A                            ; 2                             ; Signed Integer                ;
; WIDTHAD_A                          ; 12                            ; Signed Integer                ;
; NUMWORDS_A                         ; 4096                          ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                       ;
; WIDTH_B                            ; 1                             ; Untyped                       ;
; WIDTHAD_B                          ; 1                             ; Untyped                       ;
; NUMWORDS_B                         ; 1                             ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                       ;
; BYTE_SIZE                          ; 8                             ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                       ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/pic9.mif ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_sjb1               ; Untyped                       ;
+------------------------------------+-------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gameover:u16|pic0:u30|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+-------------------------------+
; Parameter Name                     ; Value                         ; Type                          ;
+------------------------------------+-------------------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                       ;
; OPERATION_MODE                     ; ROM                           ; Untyped                       ;
; WIDTH_A                            ; 2                             ; Signed Integer                ;
; WIDTHAD_A                          ; 12                            ; Signed Integer                ;
; NUMWORDS_A                         ; 4096                          ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                       ;
; WIDTH_B                            ; 1                             ; Untyped                       ;
; WIDTHAD_B                          ; 1                             ; Untyped                       ;
; NUMWORDS_B                         ; 1                             ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                       ;
; BYTE_SIZE                          ; 8                             ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                       ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/pic0.mif ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_jjb1               ; Untyped                       ;
+------------------------------------+-------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gameover:u16|pic1:u31|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+-------------------------------+
; Parameter Name                     ; Value                         ; Type                          ;
+------------------------------------+-------------------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                       ;
; OPERATION_MODE                     ; ROM                           ; Untyped                       ;
; WIDTH_A                            ; 2                             ; Signed Integer                ;
; WIDTHAD_A                          ; 12                            ; Signed Integer                ;
; NUMWORDS_A                         ; 4096                          ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                       ;
; WIDTH_B                            ; 1                             ; Untyped                       ;
; WIDTHAD_B                          ; 1                             ; Untyped                       ;
; NUMWORDS_B                         ; 1                             ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                       ;
; BYTE_SIZE                          ; 8                             ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                       ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/pic1.mif ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_kjb1               ; Untyped                       ;
+------------------------------------+-------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gameover:u16|pic2:u32|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+-------------------------------+
; Parameter Name                     ; Value                         ; Type                          ;
+------------------------------------+-------------------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                       ;
; OPERATION_MODE                     ; ROM                           ; Untyped                       ;
; WIDTH_A                            ; 2                             ; Signed Integer                ;
; WIDTHAD_A                          ; 12                            ; Signed Integer                ;
; NUMWORDS_A                         ; 4096                          ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                       ;
; WIDTH_B                            ; 1                             ; Untyped                       ;
; WIDTHAD_B                          ; 1                             ; Untyped                       ;
; NUMWORDS_B                         ; 1                             ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                       ;
; BYTE_SIZE                          ; 8                             ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                       ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/pic2.mif ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_ljb1               ; Untyped                       ;
+------------------------------------+-------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gameover:u16|pic3:u33|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+-------------------------------+
; Parameter Name                     ; Value                         ; Type                          ;
+------------------------------------+-------------------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                       ;
; OPERATION_MODE                     ; ROM                           ; Untyped                       ;
; WIDTH_A                            ; 2                             ; Signed Integer                ;
; WIDTHAD_A                          ; 12                            ; Signed Integer                ;
; NUMWORDS_A                         ; 4096                          ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                       ;
; WIDTH_B                            ; 1                             ; Untyped                       ;
; WIDTHAD_B                          ; 1                             ; Untyped                       ;
; NUMWORDS_B                         ; 1                             ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                       ;
; BYTE_SIZE                          ; 8                             ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                       ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/pic3.mif ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_mjb1               ; Untyped                       ;
+------------------------------------+-------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gameover:u16|pic4:u34|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+-------------------------------+
; Parameter Name                     ; Value                         ; Type                          ;
+------------------------------------+-------------------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                       ;
; OPERATION_MODE                     ; ROM                           ; Untyped                       ;
; WIDTH_A                            ; 2                             ; Signed Integer                ;
; WIDTHAD_A                          ; 12                            ; Signed Integer                ;
; NUMWORDS_A                         ; 4096                          ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                       ;
; WIDTH_B                            ; 1                             ; Untyped                       ;
; WIDTHAD_B                          ; 1                             ; Untyped                       ;
; NUMWORDS_B                         ; 1                             ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                       ;
; BYTE_SIZE                          ; 8                             ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                       ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/pic4.mif ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_njb1               ; Untyped                       ;
+------------------------------------+-------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gameover:u16|pic5:u35|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+-------------------------------+
; Parameter Name                     ; Value                         ; Type                          ;
+------------------------------------+-------------------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                       ;
; OPERATION_MODE                     ; ROM                           ; Untyped                       ;
; WIDTH_A                            ; 2                             ; Signed Integer                ;
; WIDTHAD_A                          ; 12                            ; Signed Integer                ;
; NUMWORDS_A                         ; 4096                          ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                       ;
; WIDTH_B                            ; 1                             ; Untyped                       ;
; WIDTHAD_B                          ; 1                             ; Untyped                       ;
; NUMWORDS_B                         ; 1                             ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                       ;
; BYTE_SIZE                          ; 8                             ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                       ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/pic5.mif ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_ojb1               ; Untyped                       ;
+------------------------------------+-------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gameover:u16|pic6:u36|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+-------------------------------+
; Parameter Name                     ; Value                         ; Type                          ;
+------------------------------------+-------------------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                       ;
; OPERATION_MODE                     ; ROM                           ; Untyped                       ;
; WIDTH_A                            ; 2                             ; Signed Integer                ;
; WIDTHAD_A                          ; 12                            ; Signed Integer                ;
; NUMWORDS_A                         ; 4096                          ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                       ;
; WIDTH_B                            ; 1                             ; Untyped                       ;
; WIDTHAD_B                          ; 1                             ; Untyped                       ;
; NUMWORDS_B                         ; 1                             ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                       ;
; BYTE_SIZE                          ; 8                             ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                       ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/pic6.mif ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_pjb1               ; Untyped                       ;
+------------------------------------+-------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gameover:u16|pic7:u37|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+-------------------------------+
; Parameter Name                     ; Value                         ; Type                          ;
+------------------------------------+-------------------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                       ;
; OPERATION_MODE                     ; ROM                           ; Untyped                       ;
; WIDTH_A                            ; 2                             ; Signed Integer                ;
; WIDTHAD_A                          ; 12                            ; Signed Integer                ;
; NUMWORDS_A                         ; 4096                          ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                       ;
; WIDTH_B                            ; 1                             ; Untyped                       ;
; WIDTHAD_B                          ; 1                             ; Untyped                       ;
; NUMWORDS_B                         ; 1                             ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                       ;
; BYTE_SIZE                          ; 8                             ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                       ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/pic7.mif ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_qjb1               ; Untyped                       ;
+------------------------------------+-------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gameover:u16|pic8:u38|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+-------------------------------+
; Parameter Name                     ; Value                         ; Type                          ;
+------------------------------------+-------------------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                       ;
; OPERATION_MODE                     ; ROM                           ; Untyped                       ;
; WIDTH_A                            ; 2                             ; Signed Integer                ;
; WIDTHAD_A                          ; 12                            ; Signed Integer                ;
; NUMWORDS_A                         ; 4096                          ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                       ;
; WIDTH_B                            ; 1                             ; Untyped                       ;
; WIDTHAD_B                          ; 1                             ; Untyped                       ;
; NUMWORDS_B                         ; 1                             ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                       ;
; BYTE_SIZE                          ; 8                             ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                       ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/pic8.mif ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_rjb1               ; Untyped                       ;
+------------------------------------+-------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gameover:u16|pic9:u39|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+-------------------------------+
; Parameter Name                     ; Value                         ; Type                          ;
+------------------------------------+-------------------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                       ;
; OPERATION_MODE                     ; ROM                           ; Untyped                       ;
; WIDTH_A                            ; 2                             ; Signed Integer                ;
; WIDTHAD_A                          ; 12                            ; Signed Integer                ;
; NUMWORDS_A                         ; 4096                          ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                       ;
; WIDTH_B                            ; 1                             ; Untyped                       ;
; WIDTHAD_B                          ; 1                             ; Untyped                       ;
; NUMWORDS_B                         ; 1                             ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                       ;
; BYTE_SIZE                          ; 8                             ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                       ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/pic9.mif ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_sjb1               ; Untyped                       ;
+------------------------------------+-------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gameover:u16|pic0:u40|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+-------------------------------+
; Parameter Name                     ; Value                         ; Type                          ;
+------------------------------------+-------------------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                       ;
; OPERATION_MODE                     ; ROM                           ; Untyped                       ;
; WIDTH_A                            ; 2                             ; Signed Integer                ;
; WIDTHAD_A                          ; 12                            ; Signed Integer                ;
; NUMWORDS_A                         ; 4096                          ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                       ;
; WIDTH_B                            ; 1                             ; Untyped                       ;
; WIDTHAD_B                          ; 1                             ; Untyped                       ;
; NUMWORDS_B                         ; 1                             ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                       ;
; BYTE_SIZE                          ; 8                             ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                       ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/pic0.mif ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_jjb1               ; Untyped                       ;
+------------------------------------+-------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gameover:u16|pic1:u41|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+-------------------------------+
; Parameter Name                     ; Value                         ; Type                          ;
+------------------------------------+-------------------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                       ;
; OPERATION_MODE                     ; ROM                           ; Untyped                       ;
; WIDTH_A                            ; 2                             ; Signed Integer                ;
; WIDTHAD_A                          ; 12                            ; Signed Integer                ;
; NUMWORDS_A                         ; 4096                          ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                       ;
; WIDTH_B                            ; 1                             ; Untyped                       ;
; WIDTHAD_B                          ; 1                             ; Untyped                       ;
; NUMWORDS_B                         ; 1                             ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                       ;
; BYTE_SIZE                          ; 8                             ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                       ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/pic1.mif ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_kjb1               ; Untyped                       ;
+------------------------------------+-------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gameover:u16|pic2:u42|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+-------------------------------+
; Parameter Name                     ; Value                         ; Type                          ;
+------------------------------------+-------------------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                       ;
; OPERATION_MODE                     ; ROM                           ; Untyped                       ;
; WIDTH_A                            ; 2                             ; Signed Integer                ;
; WIDTHAD_A                          ; 12                            ; Signed Integer                ;
; NUMWORDS_A                         ; 4096                          ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                       ;
; WIDTH_B                            ; 1                             ; Untyped                       ;
; WIDTHAD_B                          ; 1                             ; Untyped                       ;
; NUMWORDS_B                         ; 1                             ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                       ;
; BYTE_SIZE                          ; 8                             ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                       ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/pic2.mif ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_ljb1               ; Untyped                       ;
+------------------------------------+-------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gameover:u16|pic3:u43|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+-------------------------------+
; Parameter Name                     ; Value                         ; Type                          ;
+------------------------------------+-------------------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                       ;
; OPERATION_MODE                     ; ROM                           ; Untyped                       ;
; WIDTH_A                            ; 2                             ; Signed Integer                ;
; WIDTHAD_A                          ; 12                            ; Signed Integer                ;
; NUMWORDS_A                         ; 4096                          ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                       ;
; WIDTH_B                            ; 1                             ; Untyped                       ;
; WIDTHAD_B                          ; 1                             ; Untyped                       ;
; NUMWORDS_B                         ; 1                             ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                       ;
; BYTE_SIZE                          ; 8                             ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                       ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/pic3.mif ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_mjb1               ; Untyped                       ;
+------------------------------------+-------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gameover:u16|pic4:u44|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+-------------------------------+
; Parameter Name                     ; Value                         ; Type                          ;
+------------------------------------+-------------------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                       ;
; OPERATION_MODE                     ; ROM                           ; Untyped                       ;
; WIDTH_A                            ; 2                             ; Signed Integer                ;
; WIDTHAD_A                          ; 12                            ; Signed Integer                ;
; NUMWORDS_A                         ; 4096                          ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                       ;
; WIDTH_B                            ; 1                             ; Untyped                       ;
; WIDTHAD_B                          ; 1                             ; Untyped                       ;
; NUMWORDS_B                         ; 1                             ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                       ;
; BYTE_SIZE                          ; 8                             ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                       ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/pic4.mif ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_njb1               ; Untyped                       ;
+------------------------------------+-------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gameover:u16|pic5:u45|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+-------------------------------+
; Parameter Name                     ; Value                         ; Type                          ;
+------------------------------------+-------------------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                       ;
; OPERATION_MODE                     ; ROM                           ; Untyped                       ;
; WIDTH_A                            ; 2                             ; Signed Integer                ;
; WIDTHAD_A                          ; 12                            ; Signed Integer                ;
; NUMWORDS_A                         ; 4096                          ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                       ;
; WIDTH_B                            ; 1                             ; Untyped                       ;
; WIDTHAD_B                          ; 1                             ; Untyped                       ;
; NUMWORDS_B                         ; 1                             ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                       ;
; BYTE_SIZE                          ; 8                             ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                       ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/pic5.mif ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_ojb1               ; Untyped                       ;
+------------------------------------+-------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gameover:u16|pic6:u46|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+-------------------------------+
; Parameter Name                     ; Value                         ; Type                          ;
+------------------------------------+-------------------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                       ;
; OPERATION_MODE                     ; ROM                           ; Untyped                       ;
; WIDTH_A                            ; 2                             ; Signed Integer                ;
; WIDTHAD_A                          ; 12                            ; Signed Integer                ;
; NUMWORDS_A                         ; 4096                          ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                       ;
; WIDTH_B                            ; 1                             ; Untyped                       ;
; WIDTHAD_B                          ; 1                             ; Untyped                       ;
; NUMWORDS_B                         ; 1                             ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                       ;
; BYTE_SIZE                          ; 8                             ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                       ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/pic6.mif ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_pjb1               ; Untyped                       ;
+------------------------------------+-------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gameover:u16|pic7:u47|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+-------------------------------+
; Parameter Name                     ; Value                         ; Type                          ;
+------------------------------------+-------------------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                       ;
; OPERATION_MODE                     ; ROM                           ; Untyped                       ;
; WIDTH_A                            ; 2                             ; Signed Integer                ;
; WIDTHAD_A                          ; 12                            ; Signed Integer                ;
; NUMWORDS_A                         ; 4096                          ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                       ;
; WIDTH_B                            ; 1                             ; Untyped                       ;
; WIDTHAD_B                          ; 1                             ; Untyped                       ;
; NUMWORDS_B                         ; 1                             ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                       ;
; BYTE_SIZE                          ; 8                             ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                       ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/pic7.mif ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_qjb1               ; Untyped                       ;
+------------------------------------+-------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gameover:u16|pic8:u48|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+-------------------------------+
; Parameter Name                     ; Value                         ; Type                          ;
+------------------------------------+-------------------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                       ;
; OPERATION_MODE                     ; ROM                           ; Untyped                       ;
; WIDTH_A                            ; 2                             ; Signed Integer                ;
; WIDTHAD_A                          ; 12                            ; Signed Integer                ;
; NUMWORDS_A                         ; 4096                          ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                       ;
; WIDTH_B                            ; 1                             ; Untyped                       ;
; WIDTHAD_B                          ; 1                             ; Untyped                       ;
; NUMWORDS_B                         ; 1                             ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                       ;
; BYTE_SIZE                          ; 8                             ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                       ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/pic8.mif ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_rjb1               ; Untyped                       ;
+------------------------------------+-------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gameover:u16|pic9:u49|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+-------------------------------+
; Parameter Name                     ; Value                         ; Type                          ;
+------------------------------------+-------------------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                       ;
; OPERATION_MODE                     ; ROM                           ; Untyped                       ;
; WIDTH_A                            ; 2                             ; Signed Integer                ;
; WIDTHAD_A                          ; 12                            ; Signed Integer                ;
; NUMWORDS_A                         ; 4096                          ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                       ;
; WIDTH_B                            ; 1                             ; Untyped                       ;
; WIDTHAD_B                          ; 1                             ; Untyped                       ;
; NUMWORDS_B                         ; 1                             ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                       ;
; BYTE_SIZE                          ; 8                             ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                       ;
; INIT_FILE                          ; ./img2mif/mif/Newmif/pic9.mif ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_sjb1               ; Untyped                       ;
+------------------------------------+-------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; clockGen:u12|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                             ;
+-------------------------------------------+------------------------------------------------------------------+
; Name                                      ; Value                                                            ;
+-------------------------------------------+------------------------------------------------------------------+
; Number of entity instances                ; 117                                                              ;
; Entity Instance                           ; cardarray:u13|colorcardpic:u1|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 1                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; cardarray:u13|colorcardpic:u2|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 1                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; cardarray:u13|colorcardpic:u3|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 1                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; cardarray:u13|colorcardpic:u4|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 1                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; cardarray:u13|colorcardpic:u5|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 1                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; cardarray:u13|colorcardpic:u6|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 1                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; cardarray:u13|colorcardpic:u7|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 1                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; cardarray:u13|colorcardpic:u8|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 1                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; cardarray:u13|colorcardpic:u9|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 1                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; cardarray:u13|colorcardpic:u10|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 1                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; cardarray:u13|colorcardpic:u11|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 1                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; cardarray:u13|colorcardpic:u12|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 1                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; cardarray:u13|colorcardpic:u13|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 1                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; cardarray:u13|colorcardpic:u14|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 1                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; cardarray:u13|colorcardpic:u15|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 1                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; cardarray:u13|colorcardpic:u16|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 1                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; cardarray:u13|colorcardpic:u17|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 1                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; background:u14|timepic:u1|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; background:u14|rightanswerpic:u2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; background:u14|wronganswerpic:u3|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; background:u14|secondpic:u4|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; background:u14|piecepic:u5|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; background:u14|piecepic:u6|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; background:u14|chimeipic:u7|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 262144                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; background:u14|gabojagopic:u8|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 65536                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; background:u14|pic0:u10|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; background:u14|pic1:u11|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; background:u14|pic2:u12|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; background:u14|pic3:u13|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; background:u14|pic4:u14|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; background:u14|pic5:u15|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; background:u14|pic6:u16|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; background:u14|pic7:u17|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; background:u14|pic8:u18|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; background:u14|pic9:u19|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; background:u14|pic0:u20|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; background:u14|pic1:u21|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; background:u14|pic2:u22|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; background:u14|pic3:u23|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; background:u14|pic4:u24|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; background:u14|pic5:u25|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; background:u14|pic6:u26|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; background:u14|pic7:u27|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; background:u14|pic8:u28|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; background:u14|pic9:u29|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; background:u14|pic0:u30|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; background:u14|pic1:u31|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; background:u14|pic2:u32|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; background:u14|pic3:u33|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; background:u14|pic4:u34|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; background:u14|pic5:u35|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; background:u14|pic6:u36|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; background:u14|pic7:u37|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; background:u14|pic8:u38|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; background:u14|pic9:u39|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; background:u14|pic0:u40|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; background:u14|pic1:u41|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; background:u14|pic2:u42|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; background:u14|pic3:u43|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; background:u14|pic4:u44|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; background:u14|pic5:u45|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; background:u14|pic6:u46|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; background:u14|pic7:u47|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; background:u14|pic8:u48|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; background:u14|pic9:u49|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; cursor:u15|cursorpic:u1|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 1                                                                ;
;     -- NUMWORDS_A                         ; 512                                                              ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                           ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; gameover:u16|timepic:u0|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; gameover:u16|rightanswerpic:u1|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; gameover:u16|wronganswerpic:u2|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; gameover:u16|secondpic:u3|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; gameover:u16|piecepic:u4|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; gameover:u16|piecepic:u5|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; gameover:u16|cong1pic:u6|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 65536                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; gameover:u16|cong2pic:u7|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 65536                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; gameover:u16|brainpic:u8|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 16384                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; gameover:u16|mentpic:u9|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 1                                                                ;
;     -- NUMWORDS_A                         ; 32768                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; gameover:u16|gameoverpic:u51|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 1                                                                ;
;     -- NUMWORDS_A                         ; 65536                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; gameover:u16|pic0:u10|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; gameover:u16|pic1:u11|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; gameover:u16|pic2:u12|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; gameover:u16|pic3:u13|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; gameover:u16|pic4:u14|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; gameover:u16|pic5:u15|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; gameover:u16|pic6:u16|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; gameover:u16|pic7:u17|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; gameover:u16|pic8:u18|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; gameover:u16|pic9:u19|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; gameover:u16|pic0:u20|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; gameover:u16|pic1:u21|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; gameover:u16|pic2:u22|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; gameover:u16|pic3:u23|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; gameover:u16|pic4:u24|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; gameover:u16|pic5:u25|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; gameover:u16|pic6:u26|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; gameover:u16|pic7:u27|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; gameover:u16|pic8:u28|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; gameover:u16|pic9:u29|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; gameover:u16|pic0:u30|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; gameover:u16|pic1:u31|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; gameover:u16|pic2:u32|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; gameover:u16|pic3:u33|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; gameover:u16|pic4:u34|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; gameover:u16|pic5:u35|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; gameover:u16|pic6:u36|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; gameover:u16|pic7:u37|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; gameover:u16|pic8:u38|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; gameover:u16|pic9:u39|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; gameover:u16|pic0:u40|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; gameover:u16|pic1:u41|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; gameover:u16|pic2:u42|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; gameover:u16|pic3:u43|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; gameover:u16|pic4:u44|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; gameover:u16|pic5:u45|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; gameover:u16|pic6:u46|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; gameover:u16|pic7:u47|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; gameover:u16|pic8:u48|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; gameover:u16|pic9:u49|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
+-------------------------------------------+------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gameover:u16|pic9:u49"                                                                                                                                                               ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (15 bits) is wider than the input port (12 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gameover:u16|pic8:u48"                                                                                                                                                               ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (15 bits) is wider than the input port (12 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gameover:u16|pic7:u47"                                                                                                                                                               ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (15 bits) is wider than the input port (12 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gameover:u16|pic6:u46"                                                                                                                                                               ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (15 bits) is wider than the input port (12 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gameover:u16|pic5:u45"                                                                                                                                                               ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (15 bits) is wider than the input port (12 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gameover:u16|pic4:u44"                                                                                                                                                               ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (15 bits) is wider than the input port (12 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gameover:u16|pic3:u43"                                                                                                                                                               ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (15 bits) is wider than the input port (12 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gameover:u16|pic2:u42"                                                                                                                                                               ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (15 bits) is wider than the input port (12 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gameover:u16|pic1:u41"                                                                                                                                                               ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (15 bits) is wider than the input port (12 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gameover:u16|pic0:u40"                                                                                                                                                               ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (15 bits) is wider than the input port (12 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gameover:u16|pic9:u39"                                                                                                                                                               ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (15 bits) is wider than the input port (12 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gameover:u16|pic8:u38"                                                                                                                                                               ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (15 bits) is wider than the input port (12 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gameover:u16|pic7:u37"                                                                                                                                                               ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (15 bits) is wider than the input port (12 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gameover:u16|pic6:u36"                                                                                                                                                               ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (15 bits) is wider than the input port (12 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gameover:u16|pic5:u35"                                                                                                                                                               ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (15 bits) is wider than the input port (12 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gameover:u16|pic4:u34"                                                                                                                                                               ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (15 bits) is wider than the input port (12 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gameover:u16|pic3:u33"                                                                                                                                                               ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (15 bits) is wider than the input port (12 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gameover:u16|pic2:u32"                                                                                                                                                               ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (15 bits) is wider than the input port (12 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gameover:u16|pic1:u31"                                                                                                                                                               ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (15 bits) is wider than the input port (12 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gameover:u16|pic0:u30"                                                                                                                                                               ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (15 bits) is wider than the input port (12 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gameover:u16|pic9:u29"                                                                                                                                                               ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (15 bits) is wider than the input port (12 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gameover:u16|pic8:u28"                                                                                                                                                               ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (15 bits) is wider than the input port (12 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gameover:u16|pic7:u27"                                                                                                                                                               ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (15 bits) is wider than the input port (12 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gameover:u16|pic6:u26"                                                                                                                                                               ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (15 bits) is wider than the input port (12 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gameover:u16|pic5:u25"                                                                                                                                                               ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (15 bits) is wider than the input port (12 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gameover:u16|pic4:u24"                                                                                                                                                               ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (15 bits) is wider than the input port (12 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gameover:u16|pic3:u23"                                                                                                                                                               ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (15 bits) is wider than the input port (12 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gameover:u16|pic2:u22"                                                                                                                                                               ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (15 bits) is wider than the input port (12 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gameover:u16|pic1:u21"                                                                                                                                                               ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (15 bits) is wider than the input port (12 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gameover:u16|pic0:u20"                                                                                                                                                               ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (15 bits) is wider than the input port (12 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gameover:u16|pic9:u19"                                                                                                                                                               ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (15 bits) is wider than the input port (12 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gameover:u16|pic8:u18"                                                                                                                                                               ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (15 bits) is wider than the input port (12 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gameover:u16|pic7:u17"                                                                                                                                                               ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (15 bits) is wider than the input port (12 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gameover:u16|pic6:u16"                                                                                                                                                               ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (15 bits) is wider than the input port (12 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gameover:u16|pic5:u15"                                                                                                                                                               ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (15 bits) is wider than the input port (12 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gameover:u16|pic4:u14"                                                                                                                                                               ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (15 bits) is wider than the input port (12 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gameover:u16|pic3:u13"                                                                                                                                                               ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (15 bits) is wider than the input port (12 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gameover:u16|pic2:u12"                                                                                                                                                               ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (15 bits) is wider than the input port (12 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gameover:u16|pic1:u11"                                                                                                                                                               ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (15 bits) is wider than the input port (12 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gameover:u16|pic0:u10"                                                                                                                                                               ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (15 bits) is wider than the input port (12 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gameover:u16|gameoverpic:u51"                                                                                                                                                         ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input  ; Warning  ; Input port expression (21 bits) is wider than the input port (16 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; q       ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (2 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.              ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gameover:u16|mentpic:u9"                                                                                                                                                              ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input  ; Warning  ; Input port expression (21 bits) is wider than the input port (15 bits) it drives.  The 6 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; q       ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (2 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.              ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gameover:u16|brainpic:u8"                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (15 bits) is wider than the input port (14 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gameover:u16|cong2pic:u7"                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (21 bits) is wider than the input port (16 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gameover:u16|cong1pic:u6"                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (21 bits) is wider than the input port (16 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gameover:u16|piecepic:u5"                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (15 bits) is wider than the input port (12 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gameover:u16|piecepic:u4"                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (15 bits) is wider than the input port (12 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gameover:u16|secondpic:u3"                                                                                                                                                           ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (15 bits) is wider than the input port (12 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gameover:u16|wronganswerpic:u2"                                                                                                                                                      ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (15 bits) is wider than the input port (12 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gameover:u16|rightanswerpic:u1"                                                                                                                                                      ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (15 bits) is wider than the input port (12 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gameover:u16|timepic:u0"                                                                                                                                                             ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (15 bits) is wider than the input port (12 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cursor:u15|cursorpic:u1"                                                                                                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (9 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "background:u14|gabojagopic:u8"                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (21 bits) is wider than the input port (16 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "background:u14|chimeipic:u7"                                                                                                                                                         ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (21 bits) is wider than the input port (18 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cardarray:u13|colorcardpic:u17"                                                                                                                                          ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                               ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (12 bits) it drives.  Extra input bit(s) "address[11..1]" will be connected to GND.                     ;
; q       ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (2 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; q[0]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cardarray:u13|colorcardpic:u8"                                                                                                                                        ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (2 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cardarray:u13|colorcardpic:u7"                                                                                                                                        ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (2 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cardarray:u13|colorcardpic:u6"                                                                                                                                        ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (2 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cardarray:u13|colorcardpic:u5"                                                                                                                                        ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (2 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cardarray:u13|colorcardpic:u4"                                                                                                                                        ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (2 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cardarray:u13|colorcardpic:u3"                                                                                                                                        ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (2 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cardarray:u13|colorcardpic:u2"                                                                                                                                        ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (2 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cardarray:u13|colorcardpic:u1"                                                                                                                                        ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (2 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_compare_score_counter:u4"                                                          ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; keyenter ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 34                          ;
; cycloneiii_ff         ; 396                         ;
;     CLR               ; 104                         ;
;     CLR SCLR          ; 21                          ;
;     CLR SLD           ; 2                           ;
;     ENA               ; 74                          ;
;     ENA CLR           ; 75                          ;
;     ENA CLR SCLR      ; 1                           ;
;     ENA CLR SLD       ; 15                          ;
;     plain             ; 104                         ;
; cycloneiii_lcell_comb ; 1762                        ;
;     arith             ; 136                         ;
;         2 data inputs ; 131                         ;
;         3 data inputs ; 5                           ;
;     normal            ; 1626                        ;
;         1 data inputs ; 90                          ;
;         2 data inputs ; 122                         ;
;         3 data inputs ; 304                         ;
;         4 data inputs ; 1110                        ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 329                         ;
;                       ;                             ;
; Max LUT depth         ; 15.00                       ;
; Average LUT depth     ; 5.78                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:15     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Thu Dec 21 01:48:46 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off dementia -c dementia
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file dementia.v
    Info (12023): Found entity 1: dementia File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/dementia.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rxkb.v
    Info (12023): Found entity 1: RxKB File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/RxKB.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cardarray.v
    Info (12023): Found entity 1: cardarray File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/cardarray.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file hv_cnt.v
    Info (12023): Found entity 1: hv_cnt File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/hv_cnt.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file hv_sync.v
    Info (12023): Found entity 1: hv_sync File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/hv_sync.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file clockgen.v
    Info (12023): Found entity 1: clockGen File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/clockGen.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file background.v
    Info (12023): Found entity 1: background File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/background.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file coordsystem_data.v
    Info (12023): Found entity 1: coordsystem_data File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/coordsystem_data.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file time_counter.v
    Info (12023): Found entity 1: timecounter File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/time_counter.v Line: 1
Warning (12090): Entity "mux" obtained from "mux.v" instead of from Quartus Prime megafunction library File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/mux.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file mux.v
    Info (12023): Found entity 1: mux File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/mux.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file cursor.v
    Info (12023): Found entity 1: cursor File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/cursor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cursorpic.v
    Info (12023): Found entity 1: cursorpic File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/cursorpic.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file applepic.v
    Info (12023): Found entity 1: applepic File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/applepic.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file colorcardpic.v
    Info (12023): Found entity 1: colorcardpic File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/colorcardpic.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file data_compare_score_counter.v
    Info (12023): Found entity 1: data_compare_score_counter File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/data_compare_score_counter.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file gameover.v
    Info (12023): Found entity 1: gameover File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/gameover.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file brainpic.v
    Info (12023): Found entity 1: brainpic File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/brainpic.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file mentpic.v
    Info (12023): Found entity 1: mentpic File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/mentpic.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file gabojagopic.v
    Info (12023): Found entity 1: gabojagopic File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/gabojagopic.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file pic0.v
    Info (12023): Found entity 1: pic0 File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic0.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file pic1.v
    Info (12023): Found entity 1: pic1 File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic1.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file pic2.v
    Info (12023): Found entity 1: pic2 File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic2.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file pic3.v
    Info (12023): Found entity 1: pic3 File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic3.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file pic4.v
    Info (12023): Found entity 1: pic4 File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic4.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file pic5.v
    Info (12023): Found entity 1: pic5 File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic5.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file pic6.v
    Info (12023): Found entity 1: pic6 File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic6.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file pic7.v
    Info (12023): Found entity 1: pic7 File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic7.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file pic8.v
    Info (12023): Found entity 1: pic8 File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic8.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file pic9.v
    Info (12023): Found entity 1: pic9 File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic9.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file piecepic.v
    Info (12023): Found entity 1: piecepic File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/piecepic.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rightanswerpic.v
    Info (12023): Found entity 1: rightanswerpic File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/rightanswerpic.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file secondpic.v
    Info (12023): Found entity 1: secondpic File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/secondpic.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file timepic.v
    Info (12023): Found entity 1: timepic File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/timepic.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file wronganswerpic.v
    Info (12023): Found entity 1: wronganswerpic File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/wronganswerpic.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file chimeipic.v
    Info (12023): Found entity 1: chimeipic File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/chimeipic.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file cong1pic.v
    Info (12023): Found entity 1: cong1pic File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/cong1pic.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file cong2pic.v
    Info (12023): Found entity 1: cong2pic File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/cong2pic.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file gameoverpic.v
    Info (12023): Found entity 1: gameoverpic File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/gameoverpic.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at dementia.v(18): created implicit net for "key1" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/dementia.v Line: 18
Warning (10236): Verilog HDL Implicit Net warning at dementia.v(18): created implicit net for "key2" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/dementia.v Line: 18
Warning (10236): Verilog HDL Implicit Net warning at cardarray.v(90): created implicit net for "outp8" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/cardarray.v Line: 90
Warning (10236): Verilog HDL Implicit Net warning at cardarray.v(91): created implicit net for "outp9" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/cardarray.v Line: 91
Warning (10236): Verilog HDL Implicit Net warning at cardarray.v(92): created implicit net for "outp10" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/cardarray.v Line: 92
Warning (10236): Verilog HDL Implicit Net warning at cardarray.v(93): created implicit net for "outp11" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/cardarray.v Line: 93
Warning (10236): Verilog HDL Implicit Net warning at cardarray.v(94): created implicit net for "outp12" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/cardarray.v Line: 94
Warning (10236): Verilog HDL Implicit Net warning at cardarray.v(95): created implicit net for "outp13" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/cardarray.v Line: 95
Warning (10236): Verilog HDL Implicit Net warning at cardarray.v(96): created implicit net for "outp14" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/cardarray.v Line: 96
Warning (10236): Verilog HDL Implicit Net warning at cardarray.v(97): created implicit net for "outp15" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/cardarray.v Line: 97
Warning (10236): Verilog HDL Implicit Net warning at cardarray.v(99): created implicit net for "addpm0" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/cardarray.v Line: 99
Warning (10236): Verilog HDL Implicit Net warning at time_counter.v(24): created implicit net for "clk60s" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/time_counter.v Line: 24
Info (12127): Elaborating entity "dementia" for the top level hierarchy
Info (12128): Elaborating entity "RxKB" for hierarchy "RxKB:u1" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/dementia.v Line: 16
Info (12128): Elaborating entity "coordsystem_data" for hierarchy "coordsystem_data:u2" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/dementia.v Line: 18
Critical Warning (10169): Verilog HDL warning at coordsystem_data.v(8): the port and data declarations for array port "data1" do not specify the same range for each dimension File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/coordsystem_data.v Line: 8
Warning (10359): HDL warning at coordsystem_data.v(15): see declaration for object "data1" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/coordsystem_data.v Line: 15
Critical Warning (10169): Verilog HDL warning at coordsystem_data.v(8): the port and data declarations for array port "data2" do not specify the same range for each dimension File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/coordsystem_data.v Line: 8
Warning (10359): HDL warning at coordsystem_data.v(15): see declaration for object "data2" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/coordsystem_data.v Line: 15
Info (12128): Elaborating entity "timecounter" for hierarchy "timecounter:u3" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/dementia.v Line: 19
Info (12128): Elaborating entity "data_compare_score_counter" for hierarchy "data_compare_score_counter:u4" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/dementia.v Line: 25
Info (12128): Elaborating entity "hv_sync" for hierarchy "hv_sync:u11" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/dementia.v Line: 28
Info (12128): Elaborating entity "hv_cnt" for hierarchy "hv_sync:u11|hv_cnt:u1" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/hv_sync.v Line: 25
Info (12128): Elaborating entity "clockGen" for hierarchy "clockGen:u12" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/dementia.v Line: 29
Info (12128): Elaborating entity "altpll" for hierarchy "clockGen:u12|altpll:altpll_component" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/clockGen.v Line: 91
Info (12130): Elaborated megafunction instantiation "clockGen:u12|altpll:altpll_component" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/clockGen.v Line: 91
Info (12133): Instantiated megafunction "clockGen:u12|altpll:altpll_component" with the following parameter: File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/clockGen.v Line: 91
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "100"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "297"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=clockGen"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/clockgen_altpll.v
    Info (12023): Found entity 1: clockGen_altpll File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/clockgen_altpll.v Line: 30
Info (12128): Elaborating entity "clockGen_altpll" for hierarchy "clockGen:u12|altpll:altpll_component|clockGen_altpll:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "cardarray" for hierarchy "cardarray:u13" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/dementia.v Line: 36
Warning (10230): Verilog HDL assignment warning at cardarray.v(38): truncated value with size 32 to match size of target (12) File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/cardarray.v Line: 38
Warning (10230): Verilog HDL assignment warning at cardarray.v(39): truncated value with size 32 to match size of target (12) File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/cardarray.v Line: 39
Warning (10230): Verilog HDL assignment warning at cardarray.v(43): truncated value with size 32 to match size of target (11) File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/cardarray.v Line: 43
Warning (10230): Verilog HDL assignment warning at cardarray.v(44): truncated value with size 32 to match size of target (11) File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/cardarray.v Line: 44
Warning (10230): Verilog HDL assignment warning at cardarray.v(123): truncated value with size 16 to match size of target (4) File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/cardarray.v Line: 123
Info (12128): Elaborating entity "colorcardpic" for hierarchy "cardarray:u13|colorcardpic:u1" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/cardarray.v Line: 82
Info (12128): Elaborating entity "altsyncram" for hierarchy "cardarray:u13|colorcardpic:u1|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/colorcardpic.v Line: 82
Info (12130): Elaborated megafunction instantiation "cardarray:u13|colorcardpic:u1|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/colorcardpic.v Line: 82
Info (12133): Instantiated megafunction "cardarray:u13|colorcardpic:u1|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/colorcardpic.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./img2mif/mif/colorcard.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_agb1.tdf
    Info (12023): Found entity 1: altsyncram_agb1 File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_agb1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_agb1" for hierarchy "cardarray:u13|colorcardpic:u1|altsyncram:altsyncram_component|altsyncram_agb1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "background" for hierarchy "background:u14" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/dementia.v Line: 38
Info (12128): Elaborating entity "timepic" for hierarchy "background:u14|timepic:u1" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/background.v Line: 67
Info (12128): Elaborating entity "altsyncram" for hierarchy "background:u14|timepic:u1|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/timepic.v Line: 82
Info (12130): Elaborated megafunction instantiation "background:u14|timepic:u1|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/timepic.v Line: 82
Info (12133): Instantiated megafunction "background:u14|timepic:u1|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/timepic.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./img2mif/mif/Newmif/timepic.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ivb1.tdf
    Info (12023): Found entity 1: altsyncram_ivb1 File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_ivb1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ivb1" for hierarchy "background:u14|timepic:u1|altsyncram:altsyncram_component|altsyncram_ivb1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "rightanswerpic" for hierarchy "background:u14|rightanswerpic:u2" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/background.v Line: 68
Info (12128): Elaborating entity "altsyncram" for hierarchy "background:u14|rightanswerpic:u2|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/rightanswerpic.v Line: 82
Info (12130): Elaborated megafunction instantiation "background:u14|rightanswerpic:u2|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/rightanswerpic.v Line: 82
Info (12133): Instantiated megafunction "background:u14|rightanswerpic:u2|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/rightanswerpic.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./img2mif/mif/Newmif/rightanswerpic.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hnc1.tdf
    Info (12023): Found entity 1: altsyncram_hnc1 File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_hnc1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_hnc1" for hierarchy "background:u14|rightanswerpic:u2|altsyncram:altsyncram_component|altsyncram_hnc1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "wronganswerpic" for hierarchy "background:u14|wronganswerpic:u3" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/background.v Line: 69
Info (12128): Elaborating entity "altsyncram" for hierarchy "background:u14|wronganswerpic:u3|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/wronganswerpic.v Line: 82
Info (12130): Elaborated megafunction instantiation "background:u14|wronganswerpic:u3|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/wronganswerpic.v Line: 82
Info (12133): Instantiated megafunction "background:u14|wronganswerpic:u3|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/wronganswerpic.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./img2mif/mif/Newmif/wronganswerpic.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0oc1.tdf
    Info (12023): Found entity 1: altsyncram_0oc1 File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_0oc1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_0oc1" for hierarchy "background:u14|wronganswerpic:u3|altsyncram:altsyncram_component|altsyncram_0oc1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "secondpic" for hierarchy "background:u14|secondpic:u4" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/background.v Line: 70
Info (12128): Elaborating entity "altsyncram" for hierarchy "background:u14|secondpic:u4|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/secondpic.v Line: 82
Info (12130): Elaborated megafunction instantiation "background:u14|secondpic:u4|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/secondpic.v Line: 82
Info (12133): Instantiated megafunction "background:u14|secondpic:u4|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/secondpic.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./img2mif/mif/Newmif/secondpic.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v5c1.tdf
    Info (12023): Found entity 1: altsyncram_v5c1 File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_v5c1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_v5c1" for hierarchy "background:u14|secondpic:u4|altsyncram:altsyncram_component|altsyncram_v5c1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "piecepic" for hierarchy "background:u14|piecepic:u5" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/background.v Line: 71
Info (12128): Elaborating entity "altsyncram" for hierarchy "background:u14|piecepic:u5|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/piecepic.v Line: 82
Info (12130): Elaborated megafunction instantiation "background:u14|piecepic:u5|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/piecepic.v Line: 82
Info (12133): Instantiated megafunction "background:u14|piecepic:u5|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/piecepic.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./img2mif/mif/Newmif/piecepic.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_92c1.tdf
    Info (12023): Found entity 1: altsyncram_92c1 File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_92c1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_92c1" for hierarchy "background:u14|piecepic:u5|altsyncram:altsyncram_component|altsyncram_92c1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "chimeipic" for hierarchy "background:u14|chimeipic:u7" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/background.v Line: 73
Info (12128): Elaborating entity "altsyncram" for hierarchy "background:u14|chimeipic:u7|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/chimeipic.v Line: 82
Info (12130): Elaborated megafunction instantiation "background:u14|chimeipic:u7|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/chimeipic.v Line: 82
Info (12133): Instantiated megafunction "background:u14|chimeipic:u7|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/chimeipic.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../img2mif/mif/chimei.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "262144"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "18"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lab1.tdf
    Info (12023): Found entity 1: altsyncram_lab1 File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_lab1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_lab1" for hierarchy "background:u14|chimeipic:u7|altsyncram:altsyncram_component|altsyncram_lab1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_3aa.tdf
    Info (12023): Found entity 1: decode_3aa File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/decode_3aa.tdf Line: 23
Info (12128): Elaborating entity "decode_3aa" for hierarchy "background:u14|chimeipic:u7|altsyncram:altsyncram_component|altsyncram_lab1:auto_generated|decode_3aa:rden_decode" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_lab1.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_kob.tdf
    Info (12023): Found entity 1: mux_kob File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/mux_kob.tdf Line: 23
Info (12128): Elaborating entity "mux_kob" for hierarchy "background:u14|chimeipic:u7|altsyncram:altsyncram_component|altsyncram_lab1:auto_generated|mux_kob:mux2" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_lab1.tdf Line: 41
Info (12128): Elaborating entity "gabojagopic" for hierarchy "background:u14|gabojagopic:u8" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/background.v Line: 74
Info (12128): Elaborating entity "altsyncram" for hierarchy "background:u14|gabojagopic:u8|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/gabojagopic.v Line: 82
Info (12130): Elaborated megafunction instantiation "background:u14|gabojagopic:u8|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/gabojagopic.v Line: 82
Info (12133): Instantiated megafunction "background:u14|gabojagopic:u8|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/gabojagopic.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./img2mif/mif/gabojago.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6eb1.tdf
    Info (12023): Found entity 1: altsyncram_6eb1 File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_6eb1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_6eb1" for hierarchy "background:u14|gabojagopic:u8|altsyncram:altsyncram_component|altsyncram_6eb1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf
    Info (12023): Found entity 1: decode_k8a File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/decode_k8a.tdf Line: 23
Info (12128): Elaborating entity "decode_k8a" for hierarchy "background:u14|gabojagopic:u8|altsyncram:altsyncram_component|altsyncram_6eb1:auto_generated|decode_k8a:rden_decode" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_6eb1.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5nb.tdf
    Info (12023): Found entity 1: mux_5nb File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/mux_5nb.tdf Line: 23
Info (12128): Elaborating entity "mux_5nb" for hierarchy "background:u14|gabojagopic:u8|altsyncram:altsyncram_component|altsyncram_6eb1:auto_generated|mux_5nb:mux2" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_6eb1.tdf Line: 41
Info (12128): Elaborating entity "pic0" for hierarchy "background:u14|pic0:u10" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/background.v Line: 77
Info (12128): Elaborating entity "altsyncram" for hierarchy "background:u14|pic0:u10|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic0.v Line: 82
Info (12130): Elaborated megafunction instantiation "background:u14|pic0:u10|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic0.v Line: 82
Info (12133): Instantiated megafunction "background:u14|pic0:u10|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic0.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./img2mif/mif/Newmif/pic0.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jjb1.tdf
    Info (12023): Found entity 1: altsyncram_jjb1 File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_jjb1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_jjb1" for hierarchy "background:u14|pic0:u10|altsyncram:altsyncram_component|altsyncram_jjb1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "pic1" for hierarchy "background:u14|pic1:u11" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/background.v Line: 78
Info (12128): Elaborating entity "altsyncram" for hierarchy "background:u14|pic1:u11|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic1.v Line: 82
Info (12130): Elaborated megafunction instantiation "background:u14|pic1:u11|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic1.v Line: 82
Info (12133): Instantiated megafunction "background:u14|pic1:u11|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic1.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./img2mif/mif/Newmif/pic1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kjb1.tdf
    Info (12023): Found entity 1: altsyncram_kjb1 File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_kjb1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_kjb1" for hierarchy "background:u14|pic1:u11|altsyncram:altsyncram_component|altsyncram_kjb1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "pic2" for hierarchy "background:u14|pic2:u12" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/background.v Line: 79
Info (12128): Elaborating entity "altsyncram" for hierarchy "background:u14|pic2:u12|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic2.v Line: 82
Info (12130): Elaborated megafunction instantiation "background:u14|pic2:u12|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic2.v Line: 82
Info (12133): Instantiated megafunction "background:u14|pic2:u12|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic2.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./img2mif/mif/Newmif/pic2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ljb1.tdf
    Info (12023): Found entity 1: altsyncram_ljb1 File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_ljb1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ljb1" for hierarchy "background:u14|pic2:u12|altsyncram:altsyncram_component|altsyncram_ljb1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "pic3" for hierarchy "background:u14|pic3:u13" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/background.v Line: 80
Info (12128): Elaborating entity "altsyncram" for hierarchy "background:u14|pic3:u13|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic3.v Line: 82
Info (12130): Elaborated megafunction instantiation "background:u14|pic3:u13|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic3.v Line: 82
Info (12133): Instantiated megafunction "background:u14|pic3:u13|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic3.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./img2mif/mif/Newmif/pic3.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mjb1.tdf
    Info (12023): Found entity 1: altsyncram_mjb1 File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_mjb1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_mjb1" for hierarchy "background:u14|pic3:u13|altsyncram:altsyncram_component|altsyncram_mjb1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "pic4" for hierarchy "background:u14|pic4:u14" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/background.v Line: 81
Info (12128): Elaborating entity "altsyncram" for hierarchy "background:u14|pic4:u14|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic4.v Line: 82
Info (12130): Elaborated megafunction instantiation "background:u14|pic4:u14|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic4.v Line: 82
Info (12133): Instantiated megafunction "background:u14|pic4:u14|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic4.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./img2mif/mif/Newmif/pic4.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_njb1.tdf
    Info (12023): Found entity 1: altsyncram_njb1 File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_njb1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_njb1" for hierarchy "background:u14|pic4:u14|altsyncram:altsyncram_component|altsyncram_njb1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "pic5" for hierarchy "background:u14|pic5:u15" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/background.v Line: 82
Info (12128): Elaborating entity "altsyncram" for hierarchy "background:u14|pic5:u15|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic5.v Line: 82
Info (12130): Elaborated megafunction instantiation "background:u14|pic5:u15|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic5.v Line: 82
Info (12133): Instantiated megafunction "background:u14|pic5:u15|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic5.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./img2mif/mif/Newmif/pic5.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ojb1.tdf
    Info (12023): Found entity 1: altsyncram_ojb1 File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_ojb1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ojb1" for hierarchy "background:u14|pic5:u15|altsyncram:altsyncram_component|altsyncram_ojb1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "pic6" for hierarchy "background:u14|pic6:u16" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/background.v Line: 83
Info (12128): Elaborating entity "altsyncram" for hierarchy "background:u14|pic6:u16|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic6.v Line: 82
Info (12130): Elaborated megafunction instantiation "background:u14|pic6:u16|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic6.v Line: 82
Info (12133): Instantiated megafunction "background:u14|pic6:u16|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic6.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./img2mif/mif/Newmif/pic6.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pjb1.tdf
    Info (12023): Found entity 1: altsyncram_pjb1 File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_pjb1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_pjb1" for hierarchy "background:u14|pic6:u16|altsyncram:altsyncram_component|altsyncram_pjb1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "pic7" for hierarchy "background:u14|pic7:u17" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/background.v Line: 84
Info (12128): Elaborating entity "altsyncram" for hierarchy "background:u14|pic7:u17|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic7.v Line: 82
Info (12130): Elaborated megafunction instantiation "background:u14|pic7:u17|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic7.v Line: 82
Info (12133): Instantiated megafunction "background:u14|pic7:u17|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic7.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./img2mif/mif/Newmif/pic7.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qjb1.tdf
    Info (12023): Found entity 1: altsyncram_qjb1 File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_qjb1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_qjb1" for hierarchy "background:u14|pic7:u17|altsyncram:altsyncram_component|altsyncram_qjb1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "pic8" for hierarchy "background:u14|pic8:u18" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/background.v Line: 85
Info (12128): Elaborating entity "altsyncram" for hierarchy "background:u14|pic8:u18|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic8.v Line: 82
Info (12130): Elaborated megafunction instantiation "background:u14|pic8:u18|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic8.v Line: 82
Info (12133): Instantiated megafunction "background:u14|pic8:u18|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic8.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./img2mif/mif/Newmif/pic8.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rjb1.tdf
    Info (12023): Found entity 1: altsyncram_rjb1 File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_rjb1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_rjb1" for hierarchy "background:u14|pic8:u18|altsyncram:altsyncram_component|altsyncram_rjb1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "pic9" for hierarchy "background:u14|pic9:u19" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/background.v Line: 86
Info (12128): Elaborating entity "altsyncram" for hierarchy "background:u14|pic9:u19|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic9.v Line: 82
Info (12130): Elaborated megafunction instantiation "background:u14|pic9:u19|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic9.v Line: 82
Info (12133): Instantiated megafunction "background:u14|pic9:u19|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic9.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./img2mif/mif/Newmif/pic9.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sjb1.tdf
    Info (12023): Found entity 1: altsyncram_sjb1 File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_sjb1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_sjb1" for hierarchy "background:u14|pic9:u19|altsyncram:altsyncram_component|altsyncram_sjb1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "cursor" for hierarchy "cursor:u15" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/dementia.v Line: 39
Info (12128): Elaborating entity "cursorpic" for hierarchy "cursor:u15|cursorpic:u1" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/cursor.v Line: 30
Info (12128): Elaborating entity "altsyncram" for hierarchy "cursor:u15|cursorpic:u1|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/cursorpic.v Line: 82
Info (12130): Elaborated megafunction instantiation "cursor:u15|cursorpic:u1|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/cursorpic.v Line: 82
Info (12133): Instantiated megafunction "cursor:u15|cursorpic:u1|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/cursorpic.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./img2mif/mif/cursor.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lda1.tdf
    Info (12023): Found entity 1: altsyncram_lda1 File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_lda1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_lda1" for hierarchy "cursor:u15|cursorpic:u1|altsyncram:altsyncram_component|altsyncram_lda1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "gameover" for hierarchy "gameover:u16" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/dementia.v Line: 41
Info (12128): Elaborating entity "cong1pic" for hierarchy "gameover:u16|cong1pic:u6" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/gameover.v Line: 87
Info (12128): Elaborating entity "altsyncram" for hierarchy "gameover:u16|cong1pic:u6|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/cong1pic.v Line: 82
Info (12130): Elaborated megafunction instantiation "gameover:u16|cong1pic:u6|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/cong1pic.v Line: 82
Info (12133): Instantiated megafunction "gameover:u16|cong1pic:u6|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/cong1pic.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../img2mif/mif/cong1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i4b1.tdf
    Info (12023): Found entity 1: altsyncram_i4b1 File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_i4b1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_i4b1" for hierarchy "gameover:u16|cong1pic:u6|altsyncram:altsyncram_component|altsyncram_i4b1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "cong2pic" for hierarchy "gameover:u16|cong2pic:u7" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/gameover.v Line: 88
Info (12128): Elaborating entity "altsyncram" for hierarchy "gameover:u16|cong2pic:u7|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/cong2pic.v Line: 82
Info (12130): Elaborated megafunction instantiation "gameover:u16|cong2pic:u7|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/cong2pic.v Line: 82
Info (12133): Instantiated megafunction "gameover:u16|cong2pic:u7|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/cong2pic.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../img2mif/mif/cong2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j4b1.tdf
    Info (12023): Found entity 1: altsyncram_j4b1 File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_j4b1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_j4b1" for hierarchy "gameover:u16|cong2pic:u7|altsyncram:altsyncram_component|altsyncram_j4b1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "brainpic" for hierarchy "gameover:u16|brainpic:u8" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/gameover.v Line: 89
Info (12128): Elaborating entity "altsyncram" for hierarchy "gameover:u16|brainpic:u8|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/brainpic.v Line: 82
Info (12130): Elaborated megafunction instantiation "gameover:u16|brainpic:u8|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/brainpic.v Line: 82
Info (12133): Instantiated megafunction "gameover:u16|brainpic:u8|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/brainpic.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../img2mif/mif/brain.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_16b1.tdf
    Info (12023): Found entity 1: altsyncram_16b1 File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_16b1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_16b1" for hierarchy "gameover:u16|brainpic:u8|altsyncram:altsyncram_component|altsyncram_16b1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf
    Info (12023): Found entity 1: decode_c8a File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/decode_c8a.tdf Line: 23
Info (12128): Elaborating entity "decode_c8a" for hierarchy "gameover:u16|brainpic:u8|altsyncram:altsyncram_component|altsyncram_16b1:auto_generated|decode_c8a:rden_decode" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_16b1.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tmb.tdf
    Info (12023): Found entity 1: mux_tmb File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/mux_tmb.tdf Line: 23
Info (12128): Elaborating entity "mux_tmb" for hierarchy "gameover:u16|brainpic:u8|altsyncram:altsyncram_component|altsyncram_16b1:auto_generated|mux_tmb:mux2" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_16b1.tdf Line: 41
Info (12128): Elaborating entity "mentpic" for hierarchy "gameover:u16|mentpic:u9" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/gameover.v Line: 90
Info (12128): Elaborating entity "altsyncram" for hierarchy "gameover:u16|mentpic:u9|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/mentpic.v Line: 82
Info (12130): Elaborated megafunction instantiation "gameover:u16|mentpic:u9|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/mentpic.v Line: 82
Info (12133): Instantiated megafunction "gameover:u16|mentpic:u9|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/mentpic.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./img2mif/mif/ment.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v1b1.tdf
    Info (12023): Found entity 1: altsyncram_v1b1 File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_v1b1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_v1b1" for hierarchy "gameover:u16|mentpic:u9|altsyncram:altsyncram_component|altsyncram_v1b1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_f8a.tdf
    Info (12023): Found entity 1: decode_f8a File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/decode_f8a.tdf Line: 23
Info (12128): Elaborating entity "decode_f8a" for hierarchy "gameover:u16|mentpic:u9|altsyncram:altsyncram_component|altsyncram_v1b1:auto_generated|decode_f8a:rden_decode" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_v1b1.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_vmb.tdf
    Info (12023): Found entity 1: mux_vmb File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/mux_vmb.tdf Line: 23
Info (12128): Elaborating entity "mux_vmb" for hierarchy "gameover:u16|mentpic:u9|altsyncram:altsyncram_component|altsyncram_v1b1:auto_generated|mux_vmb:mux2" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_v1b1.tdf Line: 41
Info (12128): Elaborating entity "gameoverpic" for hierarchy "gameover:u16|gameoverpic:u51" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/gameover.v Line: 91
Info (12128): Elaborating entity "altsyncram" for hierarchy "gameover:u16|gameoverpic:u51|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/gameoverpic.v Line: 82
Info (12130): Elaborated megafunction instantiation "gameover:u16|gameoverpic:u51|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/gameoverpic.v Line: 82
Info (12133): Instantiated megafunction "gameover:u16|gameoverpic:u51|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/gameoverpic.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../img2mif/mif/gameover.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fgb1.tdf
    Info (12023): Found entity 1: altsyncram_fgb1 File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_fgb1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_fgb1" for hierarchy "gameover:u16|gameoverpic:u51|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_4nb.tdf
    Info (12023): Found entity 1: mux_4nb File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/mux_4nb.tdf Line: 23
Info (12128): Elaborating entity "mux_4nb" for hierarchy "gameover:u16|gameoverpic:u51|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|mux_4nb:mux2" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_fgb1.tdf Line: 41
Info (12128): Elaborating entity "mux" for hierarchy "mux:u21" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/dementia.v Line: 44
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "cardarray:u13|colorcardpic:u17|altsyncram:altsyncram_component|altsyncram_agb1:auto_generated|q_a[0]" File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_agb1.tdf Line: 35
Warning (12241): 63 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/cardarray.v Line: 109
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 7 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2176 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 29 output pins
    Info (21061): Implemented 1812 logic cells
    Info (21064): Implemented 329 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings
    Info: Peak virtual memory: 4840 megabytes
    Info: Processing ended: Thu Dec 21 01:49:16 2023
    Info: Elapsed time: 00:00:30
    Info: Total CPU time (on all processors): 00:00:17


