18:23:31 INFO  : Registering command handlers for SDK TCF services
18:23:31 INFO  : Launching XSCT server: xsct.bat -interactive D:\123NCKU\FPGA\Lab5_HW_v2\Lab5_HW_v2.sdk\temp_xsdb_launch_script.tcl
18:23:33 INFO  : XSCT server has started successfully.
18:23:33 INFO  : Successfully done setting XSCT server connection channel  
18:23:34 INFO  : Successfully done setting SDK workspace  
18:23:34 INFO  : Processing command line option -hwspec D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper.hdf.
18:44:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:44:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:44:33 INFO  : 'jtag frequency' command is executed.
18:44:33 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:44:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:44:35 INFO  : FPGA configured successfully with bitstream "D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:44:35 INFO  : Context for 'APU' is selected.
18:44:36 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:44:36 INFO  : 'configparams force-mem-access 1' command is executed.
18:44:36 INFO  : Context for 'APU' is selected.
18:44:36 INFO  : 'stop' command is executed.
18:44:36 INFO  : 'ps7_init' command is executed.
18:44:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:44:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:44:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:44:36 INFO  : The application 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/Lab5_hw/Debug/Lab5_hw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:44:36 INFO  : 'configparams force-mem-access 0' command is executed.
18:44:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/Lab5_hw/Debug/Lab5_hw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:44:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:44:36 INFO  : 'con' command is executed.
18:44:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:44:36 INFO  : Disconnected from the channel tcfchan#1.
18:45:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:45:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:45:39 INFO  : 'jtag frequency' command is executed.
18:45:39 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:45:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:45:42 INFO  : FPGA configured successfully with bitstream "D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:45:42 INFO  : Context for 'APU' is selected.
18:45:44 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:45:44 INFO  : 'configparams force-mem-access 1' command is executed.
18:45:44 INFO  : Context for 'APU' is selected.
18:45:44 INFO  : 'stop' command is executed.
18:45:44 ERROR : Memory read error at 0xF8007080. AHB AP transaction error, DAP status f0000021
18:45:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
----------------End of Script----------------

18:45:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:45:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:45:51 INFO  : 'jtag frequency' command is executed.
18:45:51 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:45:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:45:55 ERROR : fpga configuration failed. DONE PIN is not HIGH
18:45:55 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: fpga configuration failed. DONE PIN is not HIGH
18:45:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

18:46:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:46:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:46:01 INFO  : 'jtag frequency' command is executed.
18:46:01 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:46:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:46:05 ERROR : fpga configuration failed. DONE PIN is not HIGH
18:46:05 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: fpga configuration failed. DONE PIN is not HIGH
18:46:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

18:46:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:46:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:46:24 INFO  : 'jtag frequency' command is executed.
18:46:24 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:46:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:46:27 INFO  : FPGA configured successfully with bitstream "D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:46:27 INFO  : Context for 'APU' is selected.
18:46:27 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:46:27 INFO  : 'configparams force-mem-access 1' command is executed.
18:46:27 INFO  : Context for 'APU' is selected.
18:46:27 INFO  : 'stop' command is executed.
18:46:28 INFO  : 'ps7_init' command is executed.
18:46:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:46:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:28 INFO  : The application 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/Lab5_hw/Debug/Lab5_hw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:46:28 INFO  : 'configparams force-mem-access 0' command is executed.
18:46:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/Lab5_hw/Debug/Lab5_hw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:46:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:28 INFO  : 'con' command is executed.
18:46:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:46:28 INFO  : Disconnected from the channel tcfchan#2.
18:57:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:57:36 INFO  : 'fpga -state' command is executed.
18:57:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:57:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:57:36 INFO  : 'jtag frequency' command is executed.
18:57:36 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:57:36 INFO  : Context for 'APU' is selected.
18:57:38 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:57:38 INFO  : 'configparams force-mem-access 1' command is executed.
18:57:38 INFO  : Context for 'APU' is selected.
18:57:38 INFO  : 'stop' command is executed.
18:57:39 INFO  : 'ps7_init' command is executed.
18:57:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:57:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:57:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:57:39 INFO  : The application 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/Lab5_hw/Debug/Lab5_hw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:57:39 INFO  : 'configparams force-mem-access 0' command is executed.
18:57:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/Lab5_hw/Debug/Lab5_hw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:57:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:57:39 INFO  : 'con' command is executed.
18:57:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:57:39 INFO  : Disconnected from the channel tcfchan#3.
18:57:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:57:46 INFO  : 'fpga -state' command is executed.
18:57:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:57:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:57:46 INFO  : 'jtag frequency' command is executed.
18:57:46 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:57:46 INFO  : Context for 'APU' is selected.
18:57:48 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:57:48 INFO  : 'configparams force-mem-access 1' command is executed.
18:57:48 INFO  : Context for 'APU' is selected.
18:57:48 INFO  : 'stop' command is executed.
18:57:49 INFO  : 'ps7_init' command is executed.
18:57:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:57:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:57:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:57:49 INFO  : The application 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/Lab5_hw/Debug/Lab5_hw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:57:49 INFO  : 'configparams force-mem-access 0' command is executed.
18:57:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/Lab5_hw/Debug/Lab5_hw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:57:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:57:49 INFO  : 'con' command is executed.
18:57:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:57:49 INFO  : Disconnected from the channel tcfchan#4.
19:30:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:30:22 INFO  : 'fpga -state' command is executed.
19:30:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:30:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:30:22 INFO  : 'jtag frequency' command is executed.
19:30:22 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:30:22 INFO  : Context for 'APU' is selected.
19:30:24 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:30:24 INFO  : 'configparams force-mem-access 1' command is executed.
19:30:24 INFO  : Context for 'APU' is selected.
19:30:25 INFO  : 'stop' command is executed.
19:30:28 INFO  : 'ps7_init' command is executed.
19:30:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:30:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:31 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
19:30:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/Lab5_hw/Debug/Lab5_hw.elf
----------------End of Script----------------

19:30:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:30:44 INFO  : 'fpga -state' command is executed.
19:30:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:30:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:30:44 INFO  : 'jtag frequency' command is executed.
19:30:44 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:30:44 INFO  : Context for 'APU' is selected.
19:30:44 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:30:44 INFO  : 'configparams force-mem-access 1' command is executed.
19:30:44 INFO  : Context for 'APU' is selected.
19:30:44 INFO  : 'stop' command is executed.
19:30:44 ERROR : AP transaction error, DAP status f0000021
19:30:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
----------------End of Script----------------

19:31:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:31:16 INFO  : 'fpga -state' command is executed.
19:31:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:31:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:31:16 INFO  : 'jtag frequency' command is executed.
19:31:16 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:31:16 INFO  : Context for 'APU' is selected.
19:31:16 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:31:16 INFO  : 'configparams force-mem-access 1' command is executed.
19:31:16 INFO  : Context for 'APU' is selected.
19:31:16 INFO  : 'stop' command is executed.
19:31:16 INFO  : 'ps7_init' command is executed.
19:31:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:31:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:31:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:31:17 INFO  : The application 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/Lab5_hw/Debug/Lab5_hw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:31:17 INFO  : 'configparams force-mem-access 0' command is executed.
19:31:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/Lab5_hw/Debug/Lab5_hw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:31:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:31:17 INFO  : 'con' command is executed.
19:31:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:31:17 INFO  : Disconnected from the channel tcfchan#5.
19:38:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:38:15 INFO  : 'fpga -state' command is executed.
19:38:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:38:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:38:15 INFO  : 'jtag frequency' command is executed.
19:38:15 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:38:15 INFO  : Context for 'APU' is selected.
19:38:16 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:38:16 INFO  : 'configparams force-mem-access 1' command is executed.
19:38:17 INFO  : Context for 'APU' is selected.
19:38:17 INFO  : 'stop' command is executed.
19:38:20 INFO  : 'ps7_init' command is executed.
19:38:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:38:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:38:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:38:22 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
19:38:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/Lab5_hw/Debug/Lab5_hw.elf
----------------End of Script----------------

19:39:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:39:20 INFO  : 'fpga -state' command is executed.
19:39:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:39:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:39:21 INFO  : 'jtag frequency' command is executed.
19:39:21 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:39:21 INFO  : Context for 'APU' is selected.
19:39:21 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:39:21 INFO  : 'configparams force-mem-access 1' command is executed.
19:39:21 INFO  : Context for 'APU' is selected.
19:39:21 INFO  : 'stop' command is executed.
19:39:21 INFO  : 'ps7_init' command is executed.
19:39:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:39:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:39:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:39:21 INFO  : The application 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/Lab5_hw/Debug/Lab5_hw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:39:21 INFO  : 'configparams force-mem-access 0' command is executed.
19:39:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/Lab5_hw/Debug/Lab5_hw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:39:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:39:21 INFO  : 'con' command is executed.
19:39:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:39:21 INFO  : Disconnected from the channel tcfchan#6.
19:40:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:40:46 INFO  : 'fpga -state' command is executed.
19:40:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:40:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:40:47 INFO  : 'jtag frequency' command is executed.
19:40:47 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:40:47 INFO  : Context for 'APU' is selected.
19:40:49 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:40:49 INFO  : 'configparams force-mem-access 1' command is executed.
19:40:49 INFO  : Context for 'APU' is selected.
19:40:49 INFO  : 'stop' command is executed.
19:40:52 INFO  : 'ps7_init' command is executed.
19:40:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:40:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:40:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:40:54 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
19:40:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/Lab5_hw/Debug/Lab5_hw.elf
----------------End of Script----------------

19:41:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:41:25 INFO  : 'fpga -state' command is executed.
19:41:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:41:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:41:26 INFO  : 'jtag frequency' command is executed.
19:41:26 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:41:26 INFO  : Context for 'APU' is selected.
19:41:26 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:41:26 INFO  : 'configparams force-mem-access 1' command is executed.
19:41:26 INFO  : Context for 'APU' is selected.
19:41:26 INFO  : 'stop' command is executed.
19:41:26 INFO  : 'ps7_init' command is executed.
19:41:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:41:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:41:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:41:27 INFO  : The application 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/Lab5_hw/Debug/Lab5_hw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:41:27 INFO  : 'configparams force-mem-access 0' command is executed.
19:41:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/Lab5_hw/Debug/Lab5_hw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:41:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:41:27 INFO  : 'con' command is executed.
19:41:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:41:27 INFO  : Disconnected from the channel tcfchan#7.
19:42:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:42:01 INFO  : 'fpga -state' command is executed.
19:42:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:42:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:42:01 INFO  : 'jtag frequency' command is executed.
19:42:01 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:42:01 INFO  : Context for 'APU' is selected.
19:42:03 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:42:03 INFO  : 'configparams force-mem-access 1' command is executed.
19:42:03 INFO  : Context for 'APU' is selected.
19:42:03 INFO  : 'stop' command is executed.
19:42:07 INFO  : 'ps7_init' command is executed.
19:42:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:42:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:42:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:42:09 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
19:42:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/Lab5_hw/Debug/Lab5_hw.elf
----------------End of Script----------------

19:42:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:42:35 INFO  : 'fpga -state' command is executed.
19:42:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:42:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:42:35 INFO  : 'jtag frequency' command is executed.
19:42:35 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:42:35 INFO  : Context for 'APU' is selected.
19:42:35 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:42:35 INFO  : 'configparams force-mem-access 1' command is executed.
19:42:35 INFO  : Context for 'APU' is selected.
19:42:35 INFO  : 'stop' command is executed.
19:42:35 INFO  : 'ps7_init' command is executed.
19:42:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:42:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:42:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:42:36 INFO  : The application 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/Lab5_hw/Debug/Lab5_hw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:42:36 INFO  : 'configparams force-mem-access 0' command is executed.
19:42:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/Lab5_hw/Debug/Lab5_hw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:42:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:42:36 INFO  : 'con' command is executed.
19:42:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:42:36 INFO  : Disconnected from the channel tcfchan#8.
19:42:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:42:52 INFO  : 'fpga -state' command is executed.
19:42:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:42:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:42:52 INFO  : 'jtag frequency' command is executed.
19:42:52 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:42:52 INFO  : Context for 'APU' is selected.
19:42:54 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:42:54 INFO  : 'configparams force-mem-access 1' command is executed.
19:42:54 INFO  : Context for 'APU' is selected.
19:42:54 INFO  : 'stop' command is executed.
19:42:56 INFO  : 'ps7_init' command is executed.
19:42:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:42:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:42:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:42:59 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
19:42:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/Lab5_hw/Debug/Lab5_hw.elf
----------------End of Script----------------

19:44:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:44:51 INFO  : 'fpga -state' command is executed.
19:45:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:45:25 INFO  : 'fpga -state' command is executed.
19:45:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:45:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:45:25 INFO  : 'jtag frequency' command is executed.
19:45:25 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:45:25 INFO  : Context for 'APU' is selected.
19:45:25 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:45:25 INFO  : 'configparams force-mem-access 1' command is executed.
19:45:25 INFO  : Context for 'APU' is selected.
19:45:25 INFO  : 'stop' command is executed.
19:45:25 INFO  : 'ps7_init' command is executed.
19:45:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:45:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:45:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:45:26 INFO  : The application 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/Lab5_hw/Debug/Lab5_hw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:45:26 INFO  : 'configparams force-mem-access 0' command is executed.
19:45:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/Lab5_hw/Debug/Lab5_hw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:45:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:45:26 INFO  : 'con' command is executed.
19:45:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:45:26 INFO  : Disconnected from the channel tcfchan#9.
19:46:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:46:14 INFO  : 'fpga -state' command is executed.
19:46:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:46:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:46:14 INFO  : 'jtag frequency' command is executed.
19:46:14 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:46:14 INFO  : Context for 'APU' is selected.
19:46:16 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:46:16 INFO  : 'configparams force-mem-access 1' command is executed.
19:46:16 INFO  : Context for 'APU' is selected.
19:46:16 INFO  : 'stop' command is executed.
19:46:17 INFO  : 'ps7_init' command is executed.
19:46:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:46:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:46:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:46:18 INFO  : The application 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/Lab5_hw/Debug/Lab5_hw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:46:18 INFO  : 'configparams force-mem-access 0' command is executed.
19:46:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/Lab5_hw/Debug/Lab5_hw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:46:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:46:18 INFO  : 'con' command is executed.
19:46:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:46:18 INFO  : Disconnected from the channel tcfchan#10.
20:20:22 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1543753177050,  Project:1543746132857
20:20:22 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
20:20:26 INFO  : Copied contents of D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
20:20:29 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:20:31 INFO  : 
20:20:32 INFO  : Updating hardware inferred compiler options for Lab5_hw.
20:20:32 INFO  : Clearing existing target manager status.
20:20:32 INFO  : Closing and re-opening the MSS file of ther project Lab5_hw_bsp
20:20:32 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
20:20:34 WARN  : Linker script will not be updated automatically. Users need to update it manually.
20:27:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:27:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:27:26 INFO  : 'jtag frequency' command is executed.
20:27:26 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:27:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:27:29 INFO  : FPGA configured successfully with bitstream "D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:27:29 INFO  : Context for 'APU' is selected.
20:27:29 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:27:29 INFO  : 'configparams force-mem-access 1' command is executed.
20:27:29 INFO  : Context for 'APU' is selected.
20:27:29 INFO  : 'stop' command is executed.
20:27:31 INFO  : 'ps7_init' command is executed.
20:27:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:27:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:27:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:27:34 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
20:27:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/Lab5_hw/Debug/Lab5_hw.elf
----------------End of Script----------------

20:27:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:27:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:27:55 INFO  : 'jtag frequency' command is executed.
20:27:55 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:27:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:27:58 INFO  : FPGA configured successfully with bitstream "D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:27:58 INFO  : Context for 'APU' is selected.
20:27:58 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:27:58 INFO  : 'configparams force-mem-access 1' command is executed.
20:27:58 INFO  : Context for 'APU' is selected.
20:27:58 INFO  : 'stop' command is executed.
20:27:58 INFO  : 'ps7_init' command is executed.
20:27:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:27:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:27:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:27:59 INFO  : The application 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/Lab5_hw/Debug/Lab5_hw.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:27:59 INFO  : 'configparams force-mem-access 0' command is executed.
20:27:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/Lab5_hw/Debug/Lab5_hw.elf
configparams force-mem-access 0
----------------End of Script----------------

20:27:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:27:59 INFO  : 'con' command is executed.
20:27:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:27:59 INFO  : Disconnected from the channel tcfchan#11.
20:31:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:31:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:31:40 INFO  : 'jtag frequency' command is executed.
20:31:40 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:31:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:31:42 INFO  : FPGA configured successfully with bitstream "D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:31:42 INFO  : Context for 'APU' is selected.
20:31:44 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:31:44 INFO  : 'configparams force-mem-access 1' command is executed.
20:31:44 INFO  : Context for 'APU' is selected.
20:31:44 INFO  : 'stop' command is executed.
20:31:47 INFO  : 'ps7_init' command is executed.
20:31:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:31:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:31:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:31:49 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
20:31:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/Lab5_hw/Debug/Lab5_hw.elf
----------------End of Script----------------

20:32:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:32:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:32:05 INFO  : 'jtag frequency' command is executed.
20:32:05 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:32:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:32:08 INFO  : FPGA configured successfully with bitstream "D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:32:08 INFO  : Context for 'APU' is selected.
20:32:08 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:32:08 INFO  : 'configparams force-mem-access 1' command is executed.
20:32:08 INFO  : Context for 'APU' is selected.
20:32:08 INFO  : 'stop' command is executed.
20:32:08 INFO  : 'ps7_init' command is executed.
20:32:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:32:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:32:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:32:09 INFO  : The application 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/Lab5_hw/Debug/Lab5_hw.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:32:09 INFO  : 'configparams force-mem-access 0' command is executed.
20:32:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/Lab5_hw/Debug/Lab5_hw.elf
configparams force-mem-access 0
----------------End of Script----------------

20:32:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:32:09 INFO  : 'con' command is executed.
20:32:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:32:09 INFO  : Disconnected from the channel tcfchan#12.
20:37:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:37:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:37:10 INFO  : 'jtag frequency' command is executed.
20:37:10 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:37:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:37:12 INFO  : FPGA configured successfully with bitstream "D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:37:13 INFO  : Context for 'APU' is selected.
20:37:13 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:37:13 INFO  : 'configparams force-mem-access 1' command is executed.
20:37:13 INFO  : Context for 'APU' is selected.
20:37:13 INFO  : 'stop' command is executed.
20:37:13 INFO  : 'ps7_init' command is executed.
20:37:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:37:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:37:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:37:13 INFO  : The application 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/Lab5_hw/Debug/Lab5_hw.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:37:13 INFO  : 'configparams force-mem-access 0' command is executed.
20:37:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/Lab5_hw/Debug/Lab5_hw.elf
configparams force-mem-access 0
----------------End of Script----------------

20:37:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:37:13 INFO  : 'con' command is executed.
20:37:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:37:13 INFO  : Disconnected from the channel tcfchan#13.
20:38:44 INFO  : Launching XSCT server: xsct.bat -interactive D:\123NCKU\FPGA\Lab5_HW_v2\Lab5_HW_v2.sdk\temp_xsdb_launch_script.tcl
20:38:46 INFO  : XSCT server has started successfully.
20:38:46 INFO  : Successfully done setting XSCT server connection channel  
20:38:49 INFO  : Successfully done setting SDK workspace  
20:38:50 INFO  : Registering command handlers for SDK TCF services
20:38:50 INFO  : Processing command line option -hwspec D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper.hdf.
20:38:51 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
20:39:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:39:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:39:17 INFO  : 'jtag frequency' command is executed.
20:39:17 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:39:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:39:20 INFO  : FPGA configured successfully with bitstream "D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:39:20 INFO  : Context for 'APU' is selected.
20:39:20 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:39:20 INFO  : 'configparams force-mem-access 1' command is executed.
20:39:20 INFO  : Context for 'APU' is selected.
20:39:20 INFO  : 'stop' command is executed.
20:39:20 INFO  : 'ps7_init' command is executed.
20:39:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:39:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:39:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:39:21 INFO  : The application 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/Lab5_hw/Debug/Lab5_hw.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:39:21 INFO  : 'configparams force-mem-access 0' command is executed.
20:39:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/Lab5_hw/Debug/Lab5_hw.elf
configparams force-mem-access 0
----------------End of Script----------------

20:39:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:39:21 INFO  : 'con' command is executed.
20:39:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:39:21 INFO  : Disconnected from the channel tcfchan#1.
20:41:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:41:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:41:49 INFO  : 'jtag frequency' command is executed.
20:41:49 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:41:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:41:52 INFO  : FPGA configured successfully with bitstream "D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:41:52 INFO  : Context for 'APU' is selected.
20:41:52 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:41:52 INFO  : 'configparams force-mem-access 1' command is executed.
20:41:52 INFO  : Context for 'APU' is selected.
20:41:52 INFO  : 'stop' command is executed.
20:41:52 INFO  : 'ps7_init' command is executed.
20:41:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:41:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:52 INFO  : The application 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/Lab5_hw/Debug/Lab5_hw.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:41:52 INFO  : 'configparams force-mem-access 0' command is executed.
20:41:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/Lab5_hw/Debug/Lab5_hw.elf
configparams force-mem-access 0
----------------End of Script----------------

20:41:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:52 INFO  : 'con' command is executed.
20:41:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:41:52 INFO  : Disconnected from the channel tcfchan#2.
20:47:17 INFO  : Registering command handlers for SDK TCF services
20:47:19 INFO  : Launching XSCT server: xsct.bat -interactive D:\123NCKU\FPGA\Lab5_HW_v2\Lab5_HW_v2.sdk\temp_xsdb_launch_script.tcl
20:47:24 INFO  : XSCT server has started successfully.
20:47:32 INFO  : Successfully done setting XSCT server connection channel  
20:47:32 INFO  : Processing command line option -hwspec D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper.hdf.
20:47:43 INFO  : Successfully done setting SDK workspace  
20:47:45 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
20:48:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:48:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:48:06 INFO  : 'jtag frequency' command is executed.
20:48:06 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:48:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:48:09 INFO  : FPGA configured successfully with bitstream "D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:48:09 INFO  : Context for 'APU' is selected.
20:48:09 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:48:09 INFO  : 'configparams force-mem-access 1' command is executed.
20:48:09 INFO  : Context for 'APU' is selected.
20:48:09 INFO  : 'stop' command is executed.
20:48:09 INFO  : 'ps7_init' command is executed.
20:48:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:48:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:48:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:48:09 INFO  : The application 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/Lab5_hw/Debug/Lab5_hw.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:48:09 INFO  : 'configparams force-mem-access 0' command is executed.
20:48:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/Lab5_hw/Debug/Lab5_hw.elf
configparams force-mem-access 0
----------------End of Script----------------

20:48:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:48:10 INFO  : 'con' command is executed.
20:48:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:48:10 INFO  : Disconnected from the channel tcfchan#1.
20:55:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:55:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:55:56 INFO  : 'jtag frequency' command is executed.
20:55:56 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:55:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:55:59 INFO  : FPGA configured successfully with bitstream "D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:55:59 INFO  : Context for 'APU' is selected.
20:56:01 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:56:01 INFO  : 'configparams force-mem-access 1' command is executed.
20:56:02 INFO  : Context for 'APU' is selected.
20:56:02 INFO  : 'stop' command is executed.
20:56:03 INFO  : 'ps7_init' command is executed.
20:56:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:56:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:56:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:56:06 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
20:56:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/Lab5_hw/Debug/Lab5_hw.elf
----------------End of Script----------------

20:56:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:56:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:56:22 INFO  : 'jtag frequency' command is executed.
20:56:22 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:56:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:56:25 INFO  : FPGA configured successfully with bitstream "D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:56:25 INFO  : Context for 'APU' is selected.
20:56:25 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:56:25 INFO  : 'configparams force-mem-access 1' command is executed.
20:56:25 INFO  : Context for 'APU' is selected.
20:56:25 INFO  : 'stop' command is executed.
20:56:25 INFO  : 'ps7_init' command is executed.
20:56:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:56:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:56:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:56:26 INFO  : The application 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/Lab5_hw/Debug/Lab5_hw.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:56:26 INFO  : 'configparams force-mem-access 0' command is executed.
20:56:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/Lab5_hw/Debug/Lab5_hw.elf
configparams force-mem-access 0
----------------End of Script----------------

20:56:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:56:26 INFO  : 'con' command is executed.
20:56:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:56:26 INFO  : Disconnected from the channel tcfchan#2.
20:56:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:56:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:56:39 INFO  : 'jtag frequency' command is executed.
20:56:39 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:56:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:56:42 INFO  : FPGA configured successfully with bitstream "D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:56:42 INFO  : Context for 'APU' is selected.
20:56:44 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:56:44 INFO  : 'configparams force-mem-access 1' command is executed.
20:56:44 INFO  : Context for 'APU' is selected.
20:56:44 INFO  : 'stop' command is executed.
20:56:44 INFO  : 'ps7_init' command is executed.
20:56:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:56:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:56:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:56:45 INFO  : The application 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/Lab5_hw/Debug/Lab5_hw.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:56:45 INFO  : 'configparams force-mem-access 0' command is executed.
20:56:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/Lab5_hw/Debug/Lab5_hw.elf
configparams force-mem-access 0
----------------End of Script----------------

20:56:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:56:45 INFO  : 'con' command is executed.
20:56:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:56:45 INFO  : Disconnected from the channel tcfchan#3.
21:03:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:03:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:03:05 INFO  : 'jtag frequency' command is executed.
21:03:05 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:03:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:03:09 INFO  : FPGA configured successfully with bitstream "D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:03:09 INFO  : Context for 'APU' is selected.
21:03:11 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:03:11 INFO  : 'configparams force-mem-access 1' command is executed.
21:03:11 INFO  : Context for 'APU' is selected.
21:03:11 INFO  : 'stop' command is executed.
21:03:12 INFO  : 'ps7_init' command is executed.
21:03:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:03:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:03:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:03:12 INFO  : The application 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/Lab5_hw/Debug/Lab5_hw.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:03:12 INFO  : 'configparams force-mem-access 0' command is executed.
21:03:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/Lab5_hw/Debug/Lab5_hw.elf
configparams force-mem-access 0
----------------End of Script----------------

21:03:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:03:12 INFO  : 'con' command is executed.
21:03:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:03:12 INFO  : Disconnected from the channel tcfchan#4.
21:04:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:04:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:04:53 INFO  : 'jtag frequency' command is executed.
21:04:53 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:04:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:04:56 INFO  : FPGA configured successfully with bitstream "D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:04:56 INFO  : Context for 'APU' is selected.
21:04:58 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:04:58 INFO  : 'configparams force-mem-access 1' command is executed.
21:04:58 INFO  : Context for 'APU' is selected.
21:04:58 INFO  : 'stop' command is executed.
21:04:58 INFO  : 'ps7_init' command is executed.
21:04:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:04:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:04:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:04:59 INFO  : The application 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/Lab5_hw/Debug/Lab5_hw.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:04:59 INFO  : 'configparams force-mem-access 0' command is executed.
21:04:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/Lab5_hw/Debug/Lab5_hw.elf
configparams force-mem-access 0
----------------End of Script----------------

21:04:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:04:59 INFO  : 'con' command is executed.
21:04:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:04:59 INFO  : Disconnected from the channel tcfchan#5.
21:13:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:13:16 INFO  : 'fpga -state' command is executed.
21:13:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:13:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:13:17 INFO  : 'jtag frequency' command is executed.
21:13:17 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:13:17 INFO  : Context for 'APU' is selected.
21:13:19 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:13:19 INFO  : 'configparams force-mem-access 1' command is executed.
21:13:19 INFO  : Context for 'APU' is selected.
21:13:19 INFO  : 'stop' command is executed.
21:13:19 INFO  : 'ps7_init' command is executed.
21:13:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:13:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:13:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:13:20 INFO  : The application 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/Lab5_hw/Debug/Lab5_hw.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:13:20 INFO  : 'configparams force-mem-access 0' command is executed.
21:13:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/Lab5_hw/Debug/Lab5_hw.elf
configparams force-mem-access 0
----------------End of Script----------------

21:13:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:13:20 INFO  : 'con' command is executed.
21:13:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:13:20 INFO  : Disconnected from the channel tcfchan#6.
21:44:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:44:56 INFO  : 'fpga -state' command is executed.
21:44:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:44:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:44:59 INFO  : 'jtag frequency' command is executed.
21:44:59 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:44:59 INFO  : Context for 'APU' is selected.
21:45:01 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:45:01 INFO  : 'configparams force-mem-access 1' command is executed.
21:45:01 INFO  : Context for 'APU' is selected.
21:45:01 INFO  : 'stop' command is executed.
21:45:02 INFO  : 'ps7_init' command is executed.
21:45:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:45:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:45:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:45:02 INFO  : The application 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/Lab5_hw/Debug/Lab5_hw.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:45:02 INFO  : 'configparams force-mem-access 0' command is executed.
21:45:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/Lab5_hw/Debug/Lab5_hw.elf
configparams force-mem-access 0
----------------End of Script----------------

21:45:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:45:02 INFO  : 'con' command is executed.
21:45:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:45:02 INFO  : Disconnected from the channel tcfchan#7.
21:45:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:45:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:45:14 INFO  : 'jtag frequency' command is executed.
21:45:14 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:45:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:45:16 INFO  : FPGA configured successfully with bitstream "D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:45:16 INFO  : Context for 'APU' is selected.
21:45:18 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:45:18 INFO  : 'configparams force-mem-access 1' command is executed.
21:45:18 INFO  : Context for 'APU' is selected.
21:45:18 INFO  : 'stop' command is executed.
21:45:18 INFO  : 'ps7_init' command is executed.
21:45:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:45:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:45:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:45:19 INFO  : The application 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/Lab5_hw/Debug/Lab5_hw.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:45:19 INFO  : 'configparams force-mem-access 0' command is executed.
21:45:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/Lab5_hw/Debug/Lab5_hw.elf
configparams force-mem-access 0
----------------End of Script----------------

21:45:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:45:19 INFO  : 'con' command is executed.
21:45:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:45:19 INFO  : Disconnected from the channel tcfchan#8.
21:46:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:46:16 INFO  : 'fpga -state' command is executed.
21:46:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:46:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:46:17 INFO  : 'jtag frequency' command is executed.
21:46:17 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:46:17 INFO  : Context for 'APU' is selected.
21:46:18 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:46:18 INFO  : 'configparams force-mem-access 1' command is executed.
21:46:18 INFO  : Context for 'APU' is selected.
21:46:18 INFO  : 'stop' command is executed.
21:46:19 INFO  : 'ps7_init' command is executed.
21:46:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:46:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:46:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:46:19 INFO  : The application 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/Lab5_hw/Debug/Lab5_hw.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:46:19 INFO  : 'configparams force-mem-access 0' command is executed.
21:46:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/Lab5_hw/Debug/Lab5_hw.elf
configparams force-mem-access 0
----------------End of Script----------------

21:46:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:46:19 INFO  : 'con' command is executed.
21:46:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:46:19 INFO  : Disconnected from the channel tcfchan#9.
22:41:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:41:45 INFO  : 'fpga -state' command is executed.
22:43:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:43:53 INFO  : 'fpga -state' command is executed.
22:43:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:43:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:43:53 INFO  : 'jtag frequency' command is executed.
22:43:53 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:43:53 INFO  : Context for 'APU' is selected.
22:43:55 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:43:55 INFO  : 'configparams force-mem-access 1' command is executed.
22:43:55 INFO  : Context for 'APU' is selected.
22:43:55 INFO  : 'stop' command is executed.
22:43:55 INFO  : 'ps7_init' command is executed.
22:43:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:43:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:43:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:43:56 INFO  : The application 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/Lab5_hw/Debug/Lab5_hw.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:43:56 INFO  : 'configparams force-mem-access 0' command is executed.
22:43:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/Lab5_hw/Debug/Lab5_hw.elf
configparams force-mem-access 0
----------------End of Script----------------

22:43:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:43:56 INFO  : 'con' command is executed.
22:43:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:43:56 INFO  : Disconnected from the channel tcfchan#10.
22:45:22 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1543761810333,  Project:1543753177050
22:45:22 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
22:45:25 INFO  : Copied contents of D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
22:45:29 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:45:39 INFO  : 
22:45:39 INFO  : Updating hardware inferred compiler options for Lab5_hw.
22:45:39 INFO  : Clearing existing target manager status.
22:48:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:48:48 INFO  : 'fpga -state' command is executed.
22:48:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:48:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:48:58 INFO  : 'jtag frequency' command is executed.
22:48:58 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:48:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:49:00 INFO  : FPGA configured successfully with bitstream "D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:49:00 INFO  : Context for 'APU' is selected.
22:49:00 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:49:00 INFO  : 'configparams force-mem-access 1' command is executed.
22:49:00 INFO  : Context for 'APU' is selected.
22:49:00 INFO  : 'stop' command is executed.
22:49:01 INFO  : 'ps7_init' command is executed.
22:49:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:49:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:49:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:49:01 INFO  : The application 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/Lab5_hw/Debug/Lab5_hw.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:49:01 INFO  : 'configparams force-mem-access 0' command is executed.
22:49:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/Lab5_hw/Debug/Lab5_hw.elf
configparams force-mem-access 0
----------------End of Script----------------

22:49:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:49:01 INFO  : 'con' command is executed.
22:49:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:49:01 INFO  : Disconnected from the channel tcfchan#11.
22:49:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:49:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:49:49 INFO  : 'jtag frequency' command is executed.
22:49:49 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:49:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:49:51 INFO  : FPGA configured successfully with bitstream "D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:49:51 INFO  : Context for 'APU' is selected.
22:49:53 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:49:53 INFO  : 'configparams force-mem-access 1' command is executed.
22:49:53 INFO  : Context for 'APU' is selected.
22:49:53 INFO  : 'stop' command is executed.
22:49:54 INFO  : 'ps7_init' command is executed.
22:49:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:49:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:49:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:49:54 INFO  : The application 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/Lab5_hw/Debug/Lab5_hw.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:49:54 INFO  : 'configparams force-mem-access 0' command is executed.
22:49:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/Lab5_hw/Debug/Lab5_hw.elf
configparams force-mem-access 0
----------------End of Script----------------

22:49:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:49:54 INFO  : 'con' command is executed.
22:49:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:49:54 INFO  : Disconnected from the channel tcfchan#12.
22:53:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:53:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:53:20 INFO  : 'jtag frequency' command is executed.
22:53:20 INFO  : Sourcing of 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:53:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:53:22 INFO  : FPGA configured successfully with bitstream "D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:53:22 INFO  : Context for 'APU' is selected.
22:53:22 INFO  : Hardware design information is loaded from 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:53:22 INFO  : 'configparams force-mem-access 1' command is executed.
22:53:22 INFO  : Context for 'APU' is selected.
22:53:23 INFO  : 'stop' command is executed.
22:53:23 INFO  : 'ps7_init' command is executed.
22:53:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:53:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:53:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:53:23 INFO  : The application 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/Lab5_hw/Debug/Lab5_hw.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:53:23 INFO  : 'configparams force-mem-access 0' command is executed.
22:53:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.sdk/Lab5_hw/Debug/Lab5_hw.elf
configparams force-mem-access 0
----------------End of Script----------------

22:53:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:53:23 INFO  : 'con' command is executed.
22:53:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:53:23 INFO  : Disconnected from the channel tcfchan#13.
