// Seed: 1447443798
module module_0 (
    input  uwire id_0,
    output tri   id_1
);
  assign module_1.id_19 = 0;
  logic id_3;
  ;
  generate
    if (-1) begin : LABEL_0
    end else begin : LABEL_1
      assign id_3[1] = id_0;
    end
  endgenerate
endmodule
module module_1 #(
    parameter id_12 = 32'd40
) (
    input supply1 id_0,
    output supply0 id_1,
    input tri0 id_2,
    input tri0 id_3,
    input uwire id_4,
    input wire id_5,
    input wand id_6,
    input wire id_7,
    input tri id_8,
    input wire id_9,
    output wand id_10,
    input supply1 id_11,
    input supply0 _id_12,
    input tri0 id_13,
    output wire id_14,
    input wand id_15,
    input wire id_16,
    output tri1 id_17,
    output wor id_18,
    output wand id_19,
    output tri id_20
);
  assign id_1 = id_2;
  logic id_22;
  logic [-1 'b0 : {  id_12  ,  -1  ,  1 'b0 }  ==  1] id_23 = -1, id_24;
  module_0 modCall_1 (
      id_0,
      id_10
  );
endmodule
