# Digital_Design

Circuit implementations on the Artix-7 FPGA Development Board


### Xilinx Artix-35T FPGA:
- 33,280 logic cells in 5200 slices (each slice contains four 6-input LUTs and 8 flip-flops)
- 1,800 Kbits of fast block RAM
- Five clock management tiles, each with a phase-locked loop (PLL)
- 90 DSP slices
- Internal clock speeds exceeding 450MHz
- On-chip analog-to-digital converter (XADC)
- Programmable over JTAG and Quad-SPI Flash

### System Features
- 256MB DDR3L with a 16-bit bus @ 667MHz
- 16MB Quad-SPI Flash
- UART,SPI,I2C,10/100 Ethernet
- 4 Switches, 4 Buttons, 8 LEDs(4 RGB)
- USB-JTAG Programming circuitry (USB Micro cable 

### Self Added Features
- Video Graphics Array(VGA) connection
- 1602 Character LCD Display
- SD Card connection


## Labs
 Lab   | Descriptions
--------|:-----
[Lab1][l1]|Sequential binary multiplier
[Lab2][l2]|3x3 matrix multiplier
[Lab3][l3]|Simple I/O control circuit
[Lab4][l4]|UART I/O circuit
[Lab5][l5]|Sieve algorithm & Standard 1602 character LCD display
[Lab7][l7]|4 x 4 pipelined matrix multiplier
[Lab8][l8]|MD5 password cracking circuit
[Lab9][l9]|Correlation filter circuit
[Lab10][l10]|VGA video interface circuit



[l1]: https://github.com/hankshyu/Digital_Design/tree/main/Lab01
[l2]: https://github.com/hankshyu/Digital_Design/tree/main/Lab2
[l3]: https://github.com/hankshyu/Digital_Design/tree/main/Lab3
[l4]: https://github.com/hankshyu/Digital_Design/tree/main/Lab4
[l5]: https://github.com/hankshyu/Digital_Design/tree/main/Lab5
[l7]: https://github.com/hankshyu/Digital_Design/tree/main/Lab7
[l8]: https://github.com/hankshyu/Digital_Design/tree/main/Lab8
[l9]: https://github.com/hankshyu/Digital_Design/tree/main/Lab9
[l10]: https://github.com/hankshyu/Digital_Design/tree/main/Lab10


