// Seed: 989112443
module module_0;
  reg id_1;
  initial begin
    id_1 <= 1;
  end
  assign id_1 = id_1;
  assign id_1 = 1'b0;
  final $display(id_1 !=? id_1);
  assign id_1 = ~1'b0;
endmodule
module module_1 (
    output tri0  id_0,
    output tri   id_1,
    input  tri1  id_2,
    output wor   id_3,
    output tri   id_4,
    input  tri   id_5,
    output uwire id_6,
    input  tri1  id_7
);
  initial
  fork : id_9
    id_10;
    id_11;
  join
  module_0();
endmodule
module module_2 (
    input tri id_0,
    input logic id_1,
    output logic id_2,
    output supply1 id_3
);
  wire id_5;
  wire id_6;
  module_0();
  assign #((1)) id_2 = 1;
  always @(negedge id_0) id_2 <= id_1;
endmodule
