# Reading C:/intelFPGA/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do ex17_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+H:/VERI/mylib {H:/VERI/mylib/spi2dac.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:14:57 on Dec 05,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/VERI/mylib" H:/VERI/mylib/spi2dac.v 
# -- Compiling module spi2dac
# 
# Top level modules:
# 	spi2dac
# End time: 19:15:00 on Dec 05,2017, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+H:/VERI/mylib {H:/VERI/mylib/spi2adc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:15:01 on Dec 05,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/VERI/mylib" H:/VERI/mylib/spi2adc.v 
# -- Compiling module spi2adc
# 
# Top level modules:
# 	spi2adc
# End time: 19:15:04 on Dec 05,2017, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+H:/VERI/mylib {H:/VERI/mylib/pwm.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:15:05 on Dec 05,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/VERI/mylib" H:/VERI/mylib/pwm.v 
# -- Compiling module pwm
# 
# Top level modules:
# 	pwm
# End time: 19:15:07 on Dec 05,2017, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+H:/VERI/mylib {H:/VERI/mylib/hex_to_7seg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:15:08 on Dec 05,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/VERI/mylib" H:/VERI/mylib/hex_to_7seg.v 
# -- Compiling module hex_to_7seg
# 
# Top level modules:
# 	hex_to_7seg
# End time: 19:15:10 on Dec 05,2017, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+H:/VERI/mylib {H:/VERI/mylib/clktick_16.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:15:10 on Dec 05,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/VERI/mylib" H:/VERI/mylib/clktick_16.v 
# -- Compiling module clktick_16
# 
# Top level modules:
# 	clktick_16
# End time: 19:15:12 on Dec 05,2017, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+H:/VERI/PART4/ex17 {H:/VERI/PART4/ex17/ex17_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:15:13 on Dec 05,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/VERI/PART4/ex17" H:/VERI/PART4/ex17/ex17_top.v 
# -- Compiling module ex17_top
# 
# Top level modules:
# 	ex17_top
# End time: 19:15:16 on Dec 05,2017, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+H:/VERI/PART4/ex17 {H:/VERI/PART4/ex17/echoprocessor.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:15:17 on Dec 05,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/VERI/PART4/ex17" H:/VERI/PART4/ex17/echoprocessor.v 
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 19:15:19 on Dec 05,2017, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+H:/VERI/PART4/ex17 {H:/VERI/PART4/ex17/FIFO.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:15:19 on Dec 05,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/VERI/PART4/ex17" H:/VERI/PART4/ex17/FIFO.v 
# -- Compiling module FIFO
# 
# Top level modules:
# 	FIFO
# End time: 19:15:21 on Dec 05,2017, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+H:/VERI/PART4/ex17 {H:/VERI/PART4/ex17/pulse_gen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:15:22 on Dec 05,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/VERI/PART4/ex17" H:/VERI/PART4/ex17/pulse_gen.v 
# -- Compiling module pulse_gen
# 
# Top level modules:
# 	pulse_gen
# End time: 19:15:24 on Dec 05,2017, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# 
vsim work.pulse_gen
# vsim work.pulse_gen 
# Start time: 19:15:39 on Dec 05,2017
# Loading work.pulse_gen
do ./pulse_gen.do
# ** Error: (vsim-4012) Expected ',' separator between value/time pairs.
# Usage: force [-deposit | -drive | -freeze] [-cancel <period>] [-repeat <period>] <item_name> <value> [<time>] [, <value> <time> ...]
# Error in macro ././pulse_gen.do line 3
# ** Error: (vsim-4012) Expected ',' separator between value/time pairs.
# Usage: force [-deposit | -drive | -freeze] [-cancel <period>] [-repeat <period>] <item_name> <value> [<time>] [, <value> <time> ...]
#     while executing
# "force trigger 0 0, 1 30ns, 0 100ns, 1 130ns 0 170ns"
do ./pulse_gen.do
# End time: 19:18:37 on Dec 05,2017, Elapsed time: 0:02:58
# Errors: 2, Warnings: 0
