#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Mar 19 10:14:03 2023
# Process ID: 7208
# Current directory: D:/ele_match/FM_modulation/FM_modulation
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3316 D:\ele_match\FM_modulation\FM_modulation\FM_modulation.xpr
# Log file: D:/ele_match/FM_modulation/FM_modulation/vivado.log
# Journal file: D:/ele_match/FM_modulation/FM_modulation\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/ele_match/FM_modulation/FM_modulation/FM_modulation.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vitis/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 922.816 ; gain = 212.852
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/ele_match/FM_modulation/cos.coe' provided. It will be converted relative to IP Instance files '../../../../../cos.coe'
set_property -dict [list CONFIG.PipeStages {4}] [get_ips mult_gen_0]
generate_target all [get_files  D:/ele_match/FM_modulation/FM_modulation/FM_modulation.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mult_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mult_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mult_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mult_gen_0'...
catch { config_ip_cache -export [get_ips -all mult_gen_0] }
export_ip_user_files -of_objects [get_files D:/ele_match/FM_modulation/FM_modulation/FM_modulation.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci] -no_script -sync -force -quiet
reset_run mult_gen_0_synth_1
launch_runs -jobs 16 mult_gen_0_synth_1
[Sun Mar 19 11:35:41 2023] Launched mult_gen_0_synth_1...
Run output will be captured here: D:/ele_match/FM_modulation/FM_modulation/FM_modulation.runs/mult_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/ele_match/FM_modulation/FM_modulation/FM_modulation.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci] -directory D:/ele_match/FM_modulation/FM_modulation/FM_modulation.ip_user_files/sim_scripts -ip_user_files_dir D:/ele_match/FM_modulation/FM_modulation/FM_modulation.ip_user_files -ipstatic_source_dir D:/ele_match/FM_modulation/FM_modulation/FM_modulation.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ele_match/FM_modulation/FM_modulation/FM_modulation.cache/compile_simlib/modelsim} {questa=D:/ele_match/FM_modulation/FM_modulation/FM_modulation.cache/compile_simlib/questa} {riviera=D:/ele_match/FM_modulation/FM_modulation/FM_modulation.cache/compile_simlib/riviera} {activehdl=D:/ele_match/FM_modulation/FM_modulation/FM_modulation.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ele_match/FM_modulation/FM_modulation/FM_modulation.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vitis/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/ele_match/FM_modulation/FM_modulation/FM_modulation.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_TOP' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ele_match/FM_modulation/FM_modulation/FM_modulation.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/ele_match/FM_modulation/FM_modulation/FM_modulation.sim/sim_1/behav/xsim/cos.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ele_match/FM_modulation/FM_modulation/FM_modulation.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ele_match/FM_modulation/FM_modulation/FM_modulation.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ele_match/FM_modulation/FM_modulation/FM_modulation.srcs/sources_1/new/DDS_Mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDS_Mod
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ele_match/FM_modulation/FM_modulation/FM_modulation.srcs/sources_1/new/FM_Mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FM_Mod
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ele_match/FM_modulation/FM_modulation/FM_modulation.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ele_match/FM_modulation/FM_modulation/FM_modulation.srcs/sources_1/new/tb_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_TOP
"xvhdl --incr --relax -prj tb_TOP_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ele_match/FM_modulation/FM_modulation/FM_modulation.srcs/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mult_gen_0'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ele_match/FM_modulation/FM_modulation/FM_modulation.sim/sim_1/behav/xsim'
"xelab -wto e7612ad1c9be4736b8e7c560b047b6d5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_TOP_behav xil_defaultlib.tb_TOP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vitis/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e7612ad1c9be4736b8e7c560b047b6d5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_TOP_behav xil_defaultlib.tb_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'wea' is not connected on this instance [D:/ele_match/FM_modulation/FM_modulation/FM_modulation.srcs/sources_1/new/DDS_Mod.v:51]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.DDS_Mod
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=12,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="zynq",c_a...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling module xil_defaultlib.FM_Mod
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.tb_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_TOP_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ele_match/FM_modulation/FM_modulation/FM_modulation.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_TOP_behav -key {Behavioral:sim_1:Functional:tb_TOP} -tclbatch {tb_TOP.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_TOP.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_TOP.TOP_inst.DDS_Mod_inst.Sin_inst.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_TOP.TOP_inst.FM_Mod_inst.Sin_inst.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_TOP_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1032.258 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_TOP/TOP_inst/adc_data}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_TOP.TOP_inst.DDS_Mod_inst.Sin_inst.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_TOP.TOP_inst.FM_Mod_inst.Sin_inst.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ele_match/FM_modulation/FM_modulation/FM_modulation.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vitis/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/ele_match/FM_modulation/FM_modulation/FM_modulation.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_TOP' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ele_match/FM_modulation/FM_modulation/FM_modulation.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/ele_match/FM_modulation/FM_modulation/FM_modulation.sim/sim_1/behav/xsim/cos.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ele_match/FM_modulation/FM_modulation/FM_modulation.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ele_match/FM_modulation/FM_modulation/FM_modulation.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ele_match/FM_modulation/FM_modulation/FM_modulation.srcs/sources_1/new/DDS_Mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDS_Mod
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ele_match/FM_modulation/FM_modulation/FM_modulation.srcs/sources_1/new/FM_Mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FM_Mod
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ele_match/FM_modulation/FM_modulation/FM_modulation.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ele_match/FM_modulation/FM_modulation/FM_modulation.srcs/sources_1/new/tb_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_TOP
"xvhdl --incr --relax -prj tb_TOP_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ele_match/FM_modulation/FM_modulation/FM_modulation.sim/sim_1/behav/xsim'
"xelab -wto e7612ad1c9be4736b8e7c560b047b6d5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_TOP_behav xil_defaultlib.tb_TOP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vitis/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e7612ad1c9be4736b8e7c560b047b6d5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_TOP_behav xil_defaultlib.tb_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'wea' is not connected on this instance [D:/ele_match/FM_modulation/FM_modulation/FM_modulation.srcs/sources_1/new/DDS_Mod.v:51]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.DDS_Mod
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=12,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="zynq",c_a...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling module xil_defaultlib.FM_Mod
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.tb_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_TOP_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ele_match/FM_modulation/FM_modulation/FM_modulation.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_TOP_behav -key {Behavioral:sim_1:Functional:tb_TOP} -tclbatch {tb_TOP.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_TOP.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_TOP.TOP_inst.DDS_Mod_inst.Sin_inst.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_TOP.TOP_inst.FM_Mod_inst.Sin_inst.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_TOP_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1066.469 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_TOP/TOP_inst/adc_data}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_TOP.TOP_inst.DDS_Mod_inst.Sin_inst.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_TOP.TOP_inst.FM_Mod_inst.Sin_inst.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Mar 19 12:26:12 2023...
