#
# Copyright (C) 2009-2012 Chris McClelland
#
# This program is free software: you can redistribute it and/or modify
# it under the terms of the GNU Lesser General Public License as published by
# the Free Software Foundation, either version 3 of the License, or
# (at your option) any later version.
#
# This program is distributed in the hope that it will be useful,
# but WITHOUT ANY WARRANTY; without even the implied warranty of
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
# GNU Lesser General Public License for more details.
#
# You should have received a copy of the GNU Lesser General Public License
# along with this program.  If not, see <http://www.gnu.org/licenses/>.
#

#===============================================================================
# USB interface
#===============================================================================
NET "fx2Clk_in"       LOC="T15"  | IOSTANDARD=LVTTL;   # IFCLK
NET "fx2Addr_out<0>"  LOC="T14"  | IOSTANDARD=LVTTL;   # PA4/FIFOADR0
NET "fx2Addr_out<1>"  LOC="V13"  | IOSTANDARD=LVTTL;   # PA5/FIFOADR1

NET "fx2Data_io<0>"   LOC="R14"  | IOSTANDARD=LVTTL;   # PB0/FD0
NET "fx2Data_io<1>"   LOC="R13"  | IOSTANDARD=LVTTL;   # PB1/FD1
NET "fx2Data_io<2>"   LOC="P13"  | IOSTANDARD=LVTTL;   # PB2/FD2
NET "fx2Data_io<3>"   LOC="T12"  | IOSTANDARD=LVTTL;   # PB3/FD3
NET "fx2Data_io<4>"   LOC="N11"  | IOSTANDARD=LVTTL;   # PB4/FD4
NET "fx2Data_io<5>"   LOC="R11"  | IOSTANDARD=LVTTL;   # PB5/FD5
NET "fx2Data_io<6>"   LOC="P10"  | IOSTANDARD=LVTTL;   # PB6/FD6
NET "fx2Data_io<7>"   LOC="R10"  | IOSTANDARD=LVTTL;   # PB7/FD7

NET "fx2Read_out"     LOC="N9"   | IOSTANDARD=LVTTL;   # RDY0/SLRD
NET "fx2OE_out"       LOC="V15"  | IOSTANDARD=LVTTL;   # PA2/SLOE
NET "fx2GotData_in"   LOC="V16"  | IOSTANDARD=LVTTL;   # CTL2/FLAGC

NET "fx2Write_out"    LOC="V9"   | IOSTANDARD=LVTTL;   # RDY1/SLWR
NET "fx2GotRoom_in"   LOC="U14"  | IOSTANDARD=LVTTL;   # CTL1/FLAGB
NET "fx2PktEnd_out"   LOC="V12"  | IOSTANDARD=LVTTL;   # PA6/PKTEND

#===============================================================================
# On-board peripheral signals
#===============================================================================
NET "led_out<0>"      LOC="J14"  | IOSTANDARD=LVTTL;
NET "led_out<1>"      LOC="J15"  | IOSTANDARD=LVTTL;
NET "led_out<2>"      LOC="K15"  | IOSTANDARD=LVTTL;
NET "led_out<3>"      LOC="K14"  | IOSTANDARD=LVTTL;
NET "led_out<4>"      LOC="E17"  | IOSTANDARD=LVTTL;
NET "led_out<5>"      LOC="P15"  | IOSTANDARD=LVTTL;
NET "led_out<6>"      LOC="F4"   | IOSTANDARD=LVTTL;
NET "led_out<7>"      LOC="R4"   | IOSTANDARD=LVTTL;

NET "sseg_out<0>"     LOC="L18"  | IOSTANDARD=LVTTL;   # segment a
NET "sseg_out<1>"     LOC="F18"  | IOSTANDARD=LVTTL;   # segment b
NET "sseg_out<2>"     LOC="D17"  | IOSTANDARD=LVTTL;   # segment c
NET "sseg_out<3>"     LOC="D16"  | IOSTANDARD=LVTTL;   # segment d
NET "sseg_out<4>"     LOC="G14"  | IOSTANDARD=LVTTL;   # segment e
NET "sseg_out<5>"     LOC="J17"  | IOSTANDARD=LVTTL;   # segment f
NET "sseg_out<6>"     LOC="H14"  | IOSTANDARD=LVTTL;   # segment g
NET "sseg_out<7>"     LOC="C17"  | IOSTANDARD=LVTTL;   # decimal point

NET "anode_out<0>"    LOC="F17"  | IOSTANDARD=LVTTL;
NET "anode_out<1>"    LOC="H17"  | IOSTANDARD=LVTTL;
NET "anode_out<2>"    LOC="C18"  | IOSTANDARD=LVTTL;
NET "anode_out<3>"    LOC="F15"  | IOSTANDARD=LVTTL;

NET "sw_in<0>"        LOC="G18"  | IOSTANDARD=LVTTL;   # SW0
NET "sw_in<1>"        LOC="H18"  | IOSTANDARD=LVTTL;   # SW1
NET "sw_in<2>"        LOC="K18"  | IOSTANDARD=LVTTL;   # SW2
NET "sw_in<3>"        LOC="K17"  | IOSTANDARD=LVTTL;   # SW3
NET "sw_in<4>"        LOC="L14"  | IOSTANDARD=LVTTL;   # SW4
NET "sw_in<5>"        LOC="L13"  | IOSTANDARD=LVTTL;   # SW5
NET "sw_in<6>"        LOC="N17"  | IOSTANDARD=LVTTL;   # SW6
NET "sw_in<7>"        LOC="R17"  | IOSTANDARD=LVTTL;   # SW7

#===============================================================================
# Timing constraint of FX2 48MHz clock "fx2Clk_in"
#===============================================================================
NET "fx2Clk_in" CLOCK_DEDICATED_ROUTE = FALSE;
NET "fx2Clk_in" TNM_NET = "fx2Clk_in";
TIMESPEC "TS_clk" = PERIOD "fx2Clk_in" 20 ns HIGH 50 %;
