// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

// DATE "06/26/2018 00:42:16"

// 
// Device: Altera 10M08DAF256C8G Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module SYS (
	async_reset,
	sw_L,
	sw_R,
	clk,
	sw_res,
	disp_seg);
input 	async_reset;
input 	sw_L;
input 	sw_R;
input 	clk;
input 	sw_res;
output 	[11:0] disp_seg;

// Design Ports Information
// sw_res	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp_seg[0]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp_seg[1]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp_seg[2]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp_seg[3]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp_seg[4]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp_seg[5]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp_seg[6]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp_seg[7]	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp_seg[8]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp_seg[9]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp_seg[10]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp_seg[11]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// async_reset	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw_L	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw_R	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \sw_res~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \disp_seg[0]~output_o ;
wire \disp_seg[1]~output_o ;
wire \disp_seg[2]~output_o ;
wire \disp_seg[3]~output_o ;
wire \disp_seg[4]~output_o ;
wire \disp_seg[5]~output_o ;
wire \disp_seg[6]~output_o ;
wire \disp_seg[7]~output_o ;
wire \disp_seg[8]~output_o ;
wire \disp_seg[9]~output_o ;
wire \disp_seg[10]~output_o ;
wire \disp_seg[11]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \clock_1|Add0~1 ;
wire \clock_1|Add0~2_combout ;
wire \async_reset~input_o ;
wire \clock_1|Add0~3 ;
wire \clock_1|Add0~4_combout ;
wire \clock_1|Add0~5 ;
wire \clock_1|Add0~6_combout ;
wire \clock_1|Add0~7 ;
wire \clock_1|Add0~8_combout ;
wire \clock_1|Add0~9 ;
wire \clock_1|Add0~10_combout ;
wire \clock_1|Add0~11 ;
wire \clock_1|Add0~12_combout ;
wire \clock_1|Add0~13 ;
wire \clock_1|Add0~15 ;
wire \clock_1|Add0~16_combout ;
wire \clock_1|Add0~17 ;
wire \clock_1|Add0~18_combout ;
wire \clock_1|CNT~8_combout ;
wire \clock_1|Add0~19 ;
wire \clock_1|Add0~20_combout ;
wire \clock_1|CNT~7_combout ;
wire \clock_1|Add0~21 ;
wire \clock_1|Add0~22_combout ;
wire \clock_1|Add0~23 ;
wire \clock_1|Add0~24_combout ;
wire \clock_1|CNT~6_combout ;
wire \clock_1|Add0~25 ;
wire \clock_1|Add0~26_combout ;
wire \clock_1|Add0~27 ;
wire \clock_1|Add0~28_combout ;
wire \clock_1|Add0~29 ;
wire \clock_1|Add0~30_combout ;
wire \clock_1|CNT~5_combout ;
wire \clock_1|Equal0~2_combout ;
wire \clock_1|Add0~31 ;
wire \clock_1|Add0~32_combout ;
wire \clock_1|Add0~33 ;
wire \clock_1|Add0~34_combout ;
wire \clock_1|Add0~35 ;
wire \clock_1|Add0~36_combout ;
wire \clock_1|Add0~37 ;
wire \clock_1|Add0~38_combout ;
wire \clock_1|CNT~4_combout ;
wire \clock_1|Equal0~1_combout ;
wire \clock_1|Equal0~3_combout ;
wire \clock_1|Add0~39 ;
wire \clock_1|Add0~40_combout ;
wire \clock_1|CNT~12_combout ;
wire \clock_1|Add0~41 ;
wire \clock_1|Add0~42_combout ;
wire \clock_1|Add0~43 ;
wire \clock_1|Add0~44_combout ;
wire \clock_1|Add0~45 ;
wire \clock_1|Add0~46_combout ;
wire \clock_1|CNT~11_combout ;
wire \clock_1|Equal0~0_combout ;
wire \clock_1|Equal0~4_combout ;
wire \clock_1|Add0~14_combout ;
wire \clock_1|CNT~9_combout ;
wire \clock_1|Equal0~5_combout ;
wire \clock_1|Add0~0_combout ;
wire \clock_1|CNT~10_combout ;
wire \clock_1|Equal0~6_combout ;
wire \clock_1|Equal0~7_combout ;
wire \clock_1|sec~q ;
wire \clock_1|sec~clkctrl_outclk ;
wire \clock_1|Add1~0_combout ;
wire \clock_1|Add2~0_combout ;
wire \clock_1|Add3~0_combout ;
wire \clock_1|Add3~1 ;
wire \clock_1|Add3~2_combout ;
wire \clock_1|Add3~3 ;
wire \clock_1|Add3~4_combout ;
wire \clock_1|sec_reg~3_combout ;
wire \clock_1|Add3~5 ;
wire \clock_1|Add3~6_combout ;
wire \clock_1|sec_reg~2_combout ;
wire \clock_1|Add3~7 ;
wire \clock_1|Add3~8_combout ;
wire \clock_1|sec_reg~1_combout ;
wire \clock_1|Add3~9 ;
wire \clock_1|Add3~10_combout ;
wire \clock_1|sec_reg~0_combout ;
wire \clock_1|Equal1~0_combout ;
wire \sw_R~input_o ;
wire \clock_1|min_reg[5]~1_combout ;
wire \clock_1|Add2~1 ;
wire \clock_1|Add2~2_combout ;
wire \clock_1|hour_reg[4]~1_combout ;
wire \clock_1|Add2~3 ;
wire \clock_1|Add2~4_combout ;
wire \clock_1|min_reg[2]~4_combout ;
wire \clock_1|Add2~5 ;
wire \clock_1|Add2~6_combout ;
wire \clock_1|min_reg[3]~3_combout ;
wire \clock_1|Add2~7 ;
wire \clock_1|Add2~8_combout ;
wire \clock_1|min_reg[4]~2_combout ;
wire \clock_1|Add2~9 ;
wire \clock_1|Add2~10_combout ;
wire \clock_1|min_reg[5]~0_combout ;
wire \clock_1|Equal2~0_combout ;
wire \sw_L~input_o ;
wire \clock_1|hour_reg[4]~2_combout ;
wire \clock_1|Add1~1 ;
wire \clock_1|Add1~2_combout ;
wire \clock_1|Add1~3 ;
wire \clock_1|Add1~4_combout ;
wire \clock_1|Add1~5 ;
wire \clock_1|Add1~7 ;
wire \clock_1|Add1~8_combout ;
wire \clock_1|hour_reg[4]~0_combout ;
wire \clock_1|Equal3~0_combout ;
wire \clock_1|Add1~6_combout ;
wire \clock_1|hour_reg[3]~3_combout ;
wire \clock_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ;
wire \clock_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ;
wire \clock_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ;
wire \clock_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ;
wire \clock_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ;
wire \clock_1|Mod0|auto_generated|divider|divider|StageOut[17]~3_combout ;
wire \clock_1|Mod0|auto_generated|divider|divider|StageOut[17]~2_combout ;
wire \clock_1|Mod0|auto_generated|divider|divider|StageOut[16]~4_combout ;
wire \clock_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ;
wire \clock_1|Mod0|auto_generated|divider|divider|StageOut[16]~5_combout ;
wire \clock_1|Mod0|auto_generated|divider|divider|StageOut[15]~7_combout ;
wire \clock_1|Mod0|auto_generated|divider|divider|StageOut[15]~6_combout ;
wire \clock_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ;
wire \clock_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ;
wire \clock_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ;
wire \clock_1|Mod0|auto_generated|divider|divider|StageOut[18]~0_combout ;
wire \clock_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ;
wire \clock_1|Mod0|auto_generated|divider|divider|StageOut[18]~1_combout ;
wire \clock_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ;
wire \clock_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 ;
wire \clock_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ;
wire \clock_1|Mod0|auto_generated|divider|divider|StageOut[23]~11_combout ;
wire \clock_1|display[16]~feeder_combout ;
wire \clock_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ;
wire \clock_1|Mod0|auto_generated|divider|divider|StageOut[22]~10_combout ;
wire \clock_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ;
wire \clock_1|Mod0|auto_generated|divider|divider|StageOut[21]~9_combout ;
wire \clock_1|Mux13~0_combout ;
wire \clock_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout ;
wire \clock_1|Mod0|auto_generated|divider|divider|StageOut[24]~8_combout ;
wire \clock_1|Mux13~1_combout ;
wire \clock_1|Div0|auto_generated|divider|divider|op_1~1 ;
wire \clock_1|Div0|auto_generated|divider|divider|op_1~3 ;
wire \clock_1|Div0|auto_generated|divider|divider|op_1~5 ;
wire \clock_1|Div0|auto_generated|divider|divider|op_1~6_combout ;
wire \clock_1|Div0|auto_generated|divider|divider|StageOut[10]~0_combout ;
wire \clock_1|Div0|auto_generated|divider|divider|op_1~4_combout ;
wire \clock_1|Div0|auto_generated|divider|divider|StageOut[10]~1_combout ;
wire \clock_1|Div0|auto_generated|divider|divider|StageOut[9]~2_combout ;
wire \clock_1|Div0|auto_generated|divider|divider|op_1~2_combout ;
wire \clock_1|Div0|auto_generated|divider|divider|StageOut[9]~3_combout ;
wire \clock_1|Div0|auto_generated|divider|divider|op_1~0_combout ;
wire \clock_1|Div0|auto_generated|divider|divider|StageOut[8]~5_combout ;
wire \clock_1|Div0|auto_generated|divider|divider|StageOut[8]~4_combout ;
wire \clock_1|display[24]~13_cout ;
wire \clock_1|display[24]~15_cout ;
wire \clock_1|display[24]~17_cout ;
wire \clock_1|display[24]~19_cout ;
wire \clock_1|display[24]~20_combout ;
wire \clock_1|display[25]~24_combout ;
wire \clock_1|Mux6~0_combout ;
wire \display_1|next_state.DS1~q ;
wire \display_1|state.DS1~0_combout ;
wire \display_1|Add0~1 ;
wire \display_1|Add0~2_combout ;
wire \display_1|Add0~3 ;
wire \display_1|Add0~4_combout ;
wire \display_1|Add0~5 ;
wire \display_1|Add0~6_combout ;
wire \display_1|Add0~7 ;
wire \display_1|Add0~9 ;
wire \display_1|Add0~10_combout ;
wire \display_1|Add0~11 ;
wire \display_1|Add0~12_combout ;
wire \display_1|CNT~5_combout ;
wire \display_1|Add0~13 ;
wire \display_1|Add0~14_combout ;
wire \display_1|Add0~15 ;
wire \display_1|Add0~16_combout ;
wire \display_1|CNT~4_combout ;
wire \display_1|Add0~17 ;
wire \display_1|Add0~18_combout ;
wire \display_1|CNT~3_combout ;
wire \display_1|Add0~19 ;
wire \display_1|Add0~20_combout ;
wire \display_1|Add0~21 ;
wire \display_1|Add0~22_combout ;
wire \display_1|Equal0~1_combout ;
wire \display_1|Equal0~2_combout ;
wire \display_1|Add0~23 ;
wire \display_1|Add0~24_combout ;
wire \display_1|Add0~25 ;
wire \display_1|Add0~26_combout ;
wire \display_1|Add0~27 ;
wire \display_1|Add0~28_combout ;
wire \display_1|CNT~2_combout ;
wire \display_1|Add0~29 ;
wire \display_1|Add0~30_combout ;
wire \display_1|CNT~1_combout ;
wire \display_1|Equal0~0_combout ;
wire \display_1|Equal0~3_combout ;
wire \display_1|Add0~8_combout ;
wire \display_1|CNT~6_combout ;
wire \display_1|Equal0~4_combout ;
wire \display_1|Add0~0_combout ;
wire \display_1|CNT~0_combout ;
wire \display_1|Equal1~0_combout ;
wire \display_1|Equal1~1_combout ;
wire \display_1|state.DS1~q ;
wire \display_1|next_state.DS2~0_combout ;
wire \display_1|next_state.DS2~q ;
wire \display_1|state.DS2~feeder_combout ;
wire \display_1|state.DS2~q ;
wire \display_1|next_state.DS3~q ;
wire \display_1|state.DS3~feeder_combout ;
wire \display_1|state.DS3~q ;
wire \display_1|next_state.DS4~0_combout ;
wire \display_1|next_state.DS4~q ;
wire \display_1|state.DS4~0_combout ;
wire \display_1|state.DS4~q ;
wire \display_1|segment[0]~0_combout ;
wire \display_1|segment[0]~1_combout ;
wire \clock_1|Div1|auto_generated|divider|divider|op_1~1 ;
wire \clock_1|Div1|auto_generated|divider|divider|op_1~3 ;
wire \clock_1|Div1|auto_generated|divider|divider|op_1~5 ;
wire \clock_1|Div1|auto_generated|divider|divider|op_1~6_combout ;
wire \clock_1|Div1|auto_generated|divider|divider|op_1~4_combout ;
wire \clock_1|Div1|auto_generated|divider|divider|StageOut[10]~17_combout ;
wire \clock_1|Div1|auto_generated|divider|divider|StageOut[10]~16_combout ;
wire \clock_1|Div1|auto_generated|divider|divider|StageOut[9]~18_combout ;
wire \clock_1|Div1|auto_generated|divider|divider|op_1~2_combout ;
wire \clock_1|Div1|auto_generated|divider|divider|StageOut[9]~19_combout ;
wire \clock_1|Div1|auto_generated|divider|divider|StageOut[8]~20_combout ;
wire \clock_1|Div1|auto_generated|divider|divider|op_1~0_combout ;
wire \clock_1|Div1|auto_generated|divider|divider|StageOut[8]~21_combout ;
wire \clock_1|Div1|auto_generated|divider|divider|op_2~1 ;
wire \clock_1|Div1|auto_generated|divider|divider|op_2~3 ;
wire \clock_1|Div1|auto_generated|divider|divider|op_2~5 ;
wire \clock_1|Div1|auto_generated|divider|divider|op_2~7_cout ;
wire \clock_1|Div1|auto_generated|divider|divider|op_2~8_combout ;
wire \clock_1|display[9]~23_combout ;
wire \clock_1|Div1|auto_generated|divider|divider|op_2~4_combout ;
wire \clock_1|Div1|auto_generated|divider|divider|StageOut[14]~22_combout ;
wire \clock_1|Div1|auto_generated|divider|divider|StageOut[14]~26_combout ;
wire \clock_1|Div1|auto_generated|divider|divider|op_2~2_combout ;
wire \clock_1|Div1|auto_generated|divider|divider|StageOut[13]~23_combout ;
wire \clock_1|Div1|auto_generated|divider|divider|StageOut[13]~27_combout ;
wire \clock_1|Div1|auto_generated|divider|divider|op_2~0_combout ;
wire \clock_1|Div1|auto_generated|divider|divider|StageOut[12]~25_combout ;
wire \clock_1|Div1|auto_generated|divider|divider|StageOut[12]~24_combout ;
wire \clock_1|display[8]~3_cout ;
wire \clock_1|display[8]~5_cout ;
wire \clock_1|display[8]~7_cout ;
wire \clock_1|display[8]~9_cout ;
wire \clock_1|display[8]~10_combout ;
wire \clock_1|display[10]~22_combout ;
wire \clock_1|Mux20~0_combout ;
wire \clock_1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ;
wire \clock_1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ;
wire \clock_1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ;
wire \clock_1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ;
wire \clock_1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ;
wire \clock_1|Mod1|auto_generated|divider|divider|StageOut[20]~27_combout ;
wire \clock_1|Mod1|auto_generated|divider|divider|StageOut[20]~26_combout ;
wire \clock_1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ;
wire \clock_1|Mod1|auto_generated|divider|divider|StageOut[19]~29_combout ;
wire \clock_1|Mod1|auto_generated|divider|divider|StageOut[19]~28_combout ;
wire \clock_1|Mod1|auto_generated|divider|divider|StageOut[18]~31_combout ;
wire \clock_1|Mod1|auto_generated|divider|divider|StageOut[18]~30_combout ;
wire \clock_1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ;
wire \clock_1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ;
wire \clock_1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ;
wire \clock_1|Mod1|auto_generated|divider|divider|StageOut[21]~24_combout ;
wire \clock_1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ;
wire \clock_1|Mod1|auto_generated|divider|divider|StageOut[21]~25_combout ;
wire \clock_1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ;
wire \clock_1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7 ;
wire \clock_1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ;
wire \clock_1|Mod1|auto_generated|divider|divider|StageOut[27]~33_combout ;
wire \clock_1|Mod1|auto_generated|divider|divider|StageOut[27]~45_combout ;
wire \clock_1|Mod1|auto_generated|divider|divider|StageOut[26]~46_combout ;
wire \clock_1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ;
wire \clock_1|Mod1|auto_generated|divider|divider|StageOut[26]~34_combout ;
wire \clock_1|Mod1|auto_generated|divider|divider|StageOut[25]~35_combout ;
wire \clock_1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ;
wire \clock_1|Mod1|auto_generated|divider|divider|StageOut[25]~36_combout ;
wire \clock_1|Mod1|auto_generated|divider|divider|StageOut[24]~37_combout ;
wire \clock_1|Mod1|auto_generated|divider|divider|StageOut[24]~38_combout ;
wire \clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ;
wire \clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ;
wire \clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ;
wire \clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout ;
wire \clock_1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout ;
wire \clock_1|Mod1|auto_generated|divider|divider|StageOut[28]~32_combout ;
wire \clock_1|Mod1|auto_generated|divider|divider|StageOut[28]~44_combout ;
wire \clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7 ;
wire \clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~9 ;
wire \clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout ;
wire \clock_1|Mod1|auto_generated|divider|divider|StageOut[34]~40_combout ;
wire \clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ;
wire \clock_1|Mod1|auto_generated|divider|divider|StageOut[35]~39_combout ;
wire \clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ;
wire \clock_1|Mod1|auto_generated|divider|divider|StageOut[31]~41_combout ;
wire \clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ;
wire \clock_1|Mod1|auto_generated|divider|divider|StageOut[33]~43_combout ;
wire \clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ;
wire \clock_1|Mod1|auto_generated|divider|divider|StageOut[32]~42_combout ;
wire \clock_1|Mux27~0_combout ;
wire \clock_1|Mux27~1_combout ;
wire \display_1|Selector7~0_combout ;
wire \display_1|Selector7~1_combout ;
wire \clock_1|Mux12~0_combout ;
wire \display_1|Selector6~0_combout ;
wire \clock_1|Mux19~0_combout ;
wire \clock_1|Mux26~0_combout ;
wire \clock_1|Mux26~1_combout ;
wire \display_1|Selector6~1_combout ;
wire \display_1|Selector6~2_combout ;
wire \clock_1|Mux11~0_combout ;
wire \clock_1|Mux11~1_combout ;
wire \clock_1|Mux18~0_combout ;
wire \clock_1|Mux25~0_combout ;
wire \clock_1|Mux25~1_combout ;
wire \display_1|Selector5~0_combout ;
wire \display_1|Selector5~1_combout ;
wire \clock_1|Mux10~0_combout ;
wire \clock_1|Mux10~1_combout ;
wire \clock_1|Mux24~0_combout ;
wire \clock_1|Mux24~1_combout ;
wire \display_1|Selector4~0_combout ;
wire \display_1|Selector4~1_combout ;
wire \clock_1|Mux9~0_combout ;
wire \clock_1|Mux9~1_combout ;
wire \clock_1|Mux16~0_combout ;
wire \clock_1|Mux23~0_combout ;
wire \clock_1|Mux23~1_combout ;
wire \display_1|Selector3~0_combout ;
wire \display_1|Selector3~1_combout ;
wire \clock_1|Mux8~0_combout ;
wire \display_1|Selector2~0_combout ;
wire \clock_1|Mux22~0_combout ;
wire \clock_1|Mux22~1_combout ;
wire \clock_1|Mux15~0_combout ;
wire \display_1|Selector2~1_combout ;
wire \display_1|Selector2~2_combout ;
wire \display_1|Selector1~0_combout ;
wire \clock_1|Mux7~0_combout ;
wire \clock_1|Mux21~0_combout ;
wire \display_1|Selector1~1_combout ;
wire \display_1|Selector1~2_combout ;
wire \display_1|Selector1~3_combout ;
wire \clock_1|point~0_combout ;
wire \clock_1|point~q ;
wire \display_1|Selector0~0_combout ;
wire \display_1|segment[8]~2_combout ;
wire \display_1|segment[10]~feeder_combout ;
wire [31:0] \clock_1|display ;
wire [11:0] \display_1|segment ;
wire [4:0] \clock_1|hour_reg ;
wire [15:0] \display_1|CNT ;
wire [5:0] \clock_1|min_reg ;
wire [23:0] \clock_1|CNT ;
wire [5:0] \clock_1|sec_reg ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: LCCOMB_X11_Y13_N16
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X31_Y6_N2
fiftyfivenm_io_obuf \disp_seg[0]~output (
	.i(\display_1|segment [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\disp_seg[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \disp_seg[0]~output .bus_hold = "false";
defparam \disp_seg[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y11_N23
fiftyfivenm_io_obuf \disp_seg[1]~output (
	.i(\display_1|segment [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\disp_seg[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \disp_seg[1]~output .bus_hold = "false";
defparam \disp_seg[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y11_N16
fiftyfivenm_io_obuf \disp_seg[2]~output (
	.i(\display_1|segment [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\disp_seg[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \disp_seg[2]~output .bus_hold = "false";
defparam \disp_seg[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y11_N9
fiftyfivenm_io_obuf \disp_seg[3]~output (
	.i(\display_1|segment [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\disp_seg[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \disp_seg[3]~output .bus_hold = "false";
defparam \disp_seg[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y11_N2
fiftyfivenm_io_obuf \disp_seg[4]~output (
	.i(\display_1|segment [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\disp_seg[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \disp_seg[4]~output .bus_hold = "false";
defparam \disp_seg[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y14_N16
fiftyfivenm_io_obuf \disp_seg[5]~output (
	.i(\display_1|segment [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\disp_seg[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \disp_seg[5]~output .bus_hold = "false";
defparam \disp_seg[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y14_N9
fiftyfivenm_io_obuf \disp_seg[6]~output (
	.i(\display_1|segment [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\disp_seg[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \disp_seg[6]~output .bus_hold = "false";
defparam \disp_seg[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y14_N2
fiftyfivenm_io_obuf \disp_seg[7]~output (
	.i(\display_1|segment [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\disp_seg[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \disp_seg[7]~output .bus_hold = "false";
defparam \disp_seg[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y19_N9
fiftyfivenm_io_obuf \disp_seg[8]~output (
	.i(\display_1|segment [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\disp_seg[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \disp_seg[8]~output .bus_hold = "false";
defparam \disp_seg[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y19_N2
fiftyfivenm_io_obuf \disp_seg[9]~output (
	.i(\display_1|segment [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\disp_seg[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \disp_seg[9]~output .bus_hold = "false";
defparam \disp_seg[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y22_N9
fiftyfivenm_io_obuf \disp_seg[10]~output (
	.i(\display_1|segment [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\disp_seg[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \disp_seg[10]~output .bus_hold = "false";
defparam \disp_seg[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y12_N23
fiftyfivenm_io_obuf \disp_seg[11]~output (
	.i(\display_1|segment [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\disp_seg[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \disp_seg[11]~output .bus_hold = "false";
defparam \disp_seg[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N22
fiftyfivenm_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .listen_to_nsleep_signal = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
fiftyfivenm_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N8
fiftyfivenm_lcell_comb \clock_1|Add0~0 (
// Equation(s):
// \clock_1|Add0~0_combout  = \clock_1|CNT [0] $ (VCC)
// \clock_1|Add0~1  = CARRY(\clock_1|CNT [0])

	.dataa(gnd),
	.datab(\clock_1|CNT [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\clock_1|Add0~0_combout ),
	.cout(\clock_1|Add0~1 ));
// synopsys translate_off
defparam \clock_1|Add0~0 .lut_mask = 16'h33CC;
defparam \clock_1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N10
fiftyfivenm_lcell_comb \clock_1|Add0~2 (
// Equation(s):
// \clock_1|Add0~2_combout  = (\clock_1|CNT [1] & (!\clock_1|Add0~1 )) # (!\clock_1|CNT [1] & ((\clock_1|Add0~1 ) # (GND)))
// \clock_1|Add0~3  = CARRY((!\clock_1|Add0~1 ) # (!\clock_1|CNT [1]))

	.dataa(\clock_1|CNT [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_1|Add0~1 ),
	.combout(\clock_1|Add0~2_combout ),
	.cout(\clock_1|Add0~3 ));
// synopsys translate_off
defparam \clock_1|Add0~2 .lut_mask = 16'h5A5F;
defparam \clock_1|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X15_Y25_N22
fiftyfivenm_io_ibuf \async_reset~input (
	.i(async_reset),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\async_reset~input_o ));
// synopsys translate_off
defparam \async_reset~input .bus_hold = "false";
defparam \async_reset~input .listen_to_nsleep_signal = "false";
defparam \async_reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X15_Y21_N11
dffeas \clock_1|CNT[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clock_1|Add0~2_combout ),
	.asdata(vcc),
	.clrn(\async_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_1|CNT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_1|CNT[1] .is_wysiwyg = "true";
defparam \clock_1|CNT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N12
fiftyfivenm_lcell_comb \clock_1|Add0~4 (
// Equation(s):
// \clock_1|Add0~4_combout  = (\clock_1|CNT [2] & (\clock_1|Add0~3  $ (GND))) # (!\clock_1|CNT [2] & (!\clock_1|Add0~3  & VCC))
// \clock_1|Add0~5  = CARRY((\clock_1|CNT [2] & !\clock_1|Add0~3 ))

	.dataa(\clock_1|CNT [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_1|Add0~3 ),
	.combout(\clock_1|Add0~4_combout ),
	.cout(\clock_1|Add0~5 ));
// synopsys translate_off
defparam \clock_1|Add0~4 .lut_mask = 16'hA50A;
defparam \clock_1|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y21_N13
dffeas \clock_1|CNT[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clock_1|Add0~4_combout ),
	.asdata(vcc),
	.clrn(\async_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_1|CNT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_1|CNT[2] .is_wysiwyg = "true";
defparam \clock_1|CNT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N14
fiftyfivenm_lcell_comb \clock_1|Add0~6 (
// Equation(s):
// \clock_1|Add0~6_combout  = (\clock_1|CNT [3] & (!\clock_1|Add0~5 )) # (!\clock_1|CNT [3] & ((\clock_1|Add0~5 ) # (GND)))
// \clock_1|Add0~7  = CARRY((!\clock_1|Add0~5 ) # (!\clock_1|CNT [3]))

	.dataa(gnd),
	.datab(\clock_1|CNT [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_1|Add0~5 ),
	.combout(\clock_1|Add0~6_combout ),
	.cout(\clock_1|Add0~7 ));
// synopsys translate_off
defparam \clock_1|Add0~6 .lut_mask = 16'h3C3F;
defparam \clock_1|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y21_N15
dffeas \clock_1|CNT[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clock_1|Add0~6_combout ),
	.asdata(vcc),
	.clrn(\async_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_1|CNT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_1|CNT[3] .is_wysiwyg = "true";
defparam \clock_1|CNT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N16
fiftyfivenm_lcell_comb \clock_1|Add0~8 (
// Equation(s):
// \clock_1|Add0~8_combout  = (\clock_1|CNT [4] & (\clock_1|Add0~7  $ (GND))) # (!\clock_1|CNT [4] & (!\clock_1|Add0~7  & VCC))
// \clock_1|Add0~9  = CARRY((\clock_1|CNT [4] & !\clock_1|Add0~7 ))

	.dataa(gnd),
	.datab(\clock_1|CNT [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_1|Add0~7 ),
	.combout(\clock_1|Add0~8_combout ),
	.cout(\clock_1|Add0~9 ));
// synopsys translate_off
defparam \clock_1|Add0~8 .lut_mask = 16'hC30C;
defparam \clock_1|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y21_N17
dffeas \clock_1|CNT[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clock_1|Add0~8_combout ),
	.asdata(vcc),
	.clrn(\async_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_1|CNT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_1|CNT[4] .is_wysiwyg = "true";
defparam \clock_1|CNT[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N18
fiftyfivenm_lcell_comb \clock_1|Add0~10 (
// Equation(s):
// \clock_1|Add0~10_combout  = (\clock_1|CNT [5] & (!\clock_1|Add0~9 )) # (!\clock_1|CNT [5] & ((\clock_1|Add0~9 ) # (GND)))
// \clock_1|Add0~11  = CARRY((!\clock_1|Add0~9 ) # (!\clock_1|CNT [5]))

	.dataa(gnd),
	.datab(\clock_1|CNT [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_1|Add0~9 ),
	.combout(\clock_1|Add0~10_combout ),
	.cout(\clock_1|Add0~11 ));
// synopsys translate_off
defparam \clock_1|Add0~10 .lut_mask = 16'h3C3F;
defparam \clock_1|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y21_N19
dffeas \clock_1|CNT[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clock_1|Add0~10_combout ),
	.asdata(vcc),
	.clrn(\async_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_1|CNT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_1|CNT[5] .is_wysiwyg = "true";
defparam \clock_1|CNT[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N20
fiftyfivenm_lcell_comb \clock_1|Add0~12 (
// Equation(s):
// \clock_1|Add0~12_combout  = (\clock_1|CNT [6] & (\clock_1|Add0~11  $ (GND))) # (!\clock_1|CNT [6] & (!\clock_1|Add0~11  & VCC))
// \clock_1|Add0~13  = CARRY((\clock_1|CNT [6] & !\clock_1|Add0~11 ))

	.dataa(gnd),
	.datab(\clock_1|CNT [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_1|Add0~11 ),
	.combout(\clock_1|Add0~12_combout ),
	.cout(\clock_1|Add0~13 ));
// synopsys translate_off
defparam \clock_1|Add0~12 .lut_mask = 16'hC30C;
defparam \clock_1|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y21_N21
dffeas \clock_1|CNT[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clock_1|Add0~12_combout ),
	.asdata(vcc),
	.clrn(\async_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_1|CNT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_1|CNT[6] .is_wysiwyg = "true";
defparam \clock_1|CNT[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N22
fiftyfivenm_lcell_comb \clock_1|Add0~14 (
// Equation(s):
// \clock_1|Add0~14_combout  = (\clock_1|CNT [7] & (!\clock_1|Add0~13 )) # (!\clock_1|CNT [7] & ((\clock_1|Add0~13 ) # (GND)))
// \clock_1|Add0~15  = CARRY((!\clock_1|Add0~13 ) # (!\clock_1|CNT [7]))

	.dataa(\clock_1|CNT [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_1|Add0~13 ),
	.combout(\clock_1|Add0~14_combout ),
	.cout(\clock_1|Add0~15 ));
// synopsys translate_off
defparam \clock_1|Add0~14 .lut_mask = 16'h5A5F;
defparam \clock_1|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N24
fiftyfivenm_lcell_comb \clock_1|Add0~16 (
// Equation(s):
// \clock_1|Add0~16_combout  = (\clock_1|CNT [8] & (\clock_1|Add0~15  $ (GND))) # (!\clock_1|CNT [8] & (!\clock_1|Add0~15  & VCC))
// \clock_1|Add0~17  = CARRY((\clock_1|CNT [8] & !\clock_1|Add0~15 ))

	.dataa(gnd),
	.datab(\clock_1|CNT [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_1|Add0~15 ),
	.combout(\clock_1|Add0~16_combout ),
	.cout(\clock_1|Add0~17 ));
// synopsys translate_off
defparam \clock_1|Add0~16 .lut_mask = 16'hC30C;
defparam \clock_1|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y21_N25
dffeas \clock_1|CNT[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clock_1|Add0~16_combout ),
	.asdata(vcc),
	.clrn(\async_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_1|CNT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_1|CNT[8] .is_wysiwyg = "true";
defparam \clock_1|CNT[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N26
fiftyfivenm_lcell_comb \clock_1|Add0~18 (
// Equation(s):
// \clock_1|Add0~18_combout  = (\clock_1|CNT [9] & (!\clock_1|Add0~17 )) # (!\clock_1|CNT [9] & ((\clock_1|Add0~17 ) # (GND)))
// \clock_1|Add0~19  = CARRY((!\clock_1|Add0~17 ) # (!\clock_1|CNT [9]))

	.dataa(gnd),
	.datab(\clock_1|CNT [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_1|Add0~17 ),
	.combout(\clock_1|Add0~18_combout ),
	.cout(\clock_1|Add0~19 ));
// synopsys translate_off
defparam \clock_1|Add0~18 .lut_mask = 16'h3C3F;
defparam \clock_1|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N0
fiftyfivenm_lcell_comb \clock_1|CNT~8 (
// Equation(s):
// \clock_1|CNT~8_combout  = (\clock_1|Add0~18_combout  & (((!\clock_1|Equal0~4_combout ) # (!\clock_1|Equal0~5_combout )) # (!\clock_1|Equal0~6_combout )))

	.dataa(\clock_1|Equal0~6_combout ),
	.datab(\clock_1|Equal0~5_combout ),
	.datac(\clock_1|Add0~18_combout ),
	.datad(\clock_1|Equal0~4_combout ),
	.cin(gnd),
	.combout(\clock_1|CNT~8_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|CNT~8 .lut_mask = 16'h70F0;
defparam \clock_1|CNT~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y21_N1
dffeas \clock_1|CNT[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clock_1|CNT~8_combout ),
	.asdata(vcc),
	.clrn(\async_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_1|CNT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_1|CNT[9] .is_wysiwyg = "true";
defparam \clock_1|CNT[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N28
fiftyfivenm_lcell_comb \clock_1|Add0~20 (
// Equation(s):
// \clock_1|Add0~20_combout  = (\clock_1|CNT [10] & (\clock_1|Add0~19  $ (GND))) # (!\clock_1|CNT [10] & (!\clock_1|Add0~19  & VCC))
// \clock_1|Add0~21  = CARRY((\clock_1|CNT [10] & !\clock_1|Add0~19 ))

	.dataa(\clock_1|CNT [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_1|Add0~19 ),
	.combout(\clock_1|Add0~20_combout ),
	.cout(\clock_1|Add0~21 ));
// synopsys translate_off
defparam \clock_1|Add0~20 .lut_mask = 16'hA50A;
defparam \clock_1|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N20
fiftyfivenm_lcell_comb \clock_1|CNT~7 (
// Equation(s):
// \clock_1|CNT~7_combout  = (\clock_1|Add0~20_combout  & (((!\clock_1|Equal0~6_combout ) # (!\clock_1|Equal0~5_combout )) # (!\clock_1|Equal0~4_combout )))

	.dataa(\clock_1|Equal0~4_combout ),
	.datab(\clock_1|Equal0~5_combout ),
	.datac(\clock_1|Equal0~6_combout ),
	.datad(\clock_1|Add0~20_combout ),
	.cin(gnd),
	.combout(\clock_1|CNT~7_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|CNT~7 .lut_mask = 16'h7F00;
defparam \clock_1|CNT~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N21
dffeas \clock_1|CNT[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clock_1|CNT~7_combout ),
	.asdata(vcc),
	.clrn(\async_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_1|CNT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_1|CNT[10] .is_wysiwyg = "true";
defparam \clock_1|CNT[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N30
fiftyfivenm_lcell_comb \clock_1|Add0~22 (
// Equation(s):
// \clock_1|Add0~22_combout  = (\clock_1|CNT [11] & (!\clock_1|Add0~21 )) # (!\clock_1|CNT [11] & ((\clock_1|Add0~21 ) # (GND)))
// \clock_1|Add0~23  = CARRY((!\clock_1|Add0~21 ) # (!\clock_1|CNT [11]))

	.dataa(\clock_1|CNT [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_1|Add0~21 ),
	.combout(\clock_1|Add0~22_combout ),
	.cout(\clock_1|Add0~23 ));
// synopsys translate_off
defparam \clock_1|Add0~22 .lut_mask = 16'h5A5F;
defparam \clock_1|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y21_N31
dffeas \clock_1|CNT[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clock_1|Add0~22_combout ),
	.asdata(vcc),
	.clrn(\async_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_1|CNT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_1|CNT[11] .is_wysiwyg = "true";
defparam \clock_1|CNT[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N0
fiftyfivenm_lcell_comb \clock_1|Add0~24 (
// Equation(s):
// \clock_1|Add0~24_combout  = (\clock_1|CNT [12] & (\clock_1|Add0~23  $ (GND))) # (!\clock_1|CNT [12] & (!\clock_1|Add0~23  & VCC))
// \clock_1|Add0~25  = CARRY((\clock_1|CNT [12] & !\clock_1|Add0~23 ))

	.dataa(\clock_1|CNT [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_1|Add0~23 ),
	.combout(\clock_1|Add0~24_combout ),
	.cout(\clock_1|Add0~25 ));
// synopsys translate_off
defparam \clock_1|Add0~24 .lut_mask = 16'hA50A;
defparam \clock_1|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N26
fiftyfivenm_lcell_comb \clock_1|CNT~6 (
// Equation(s):
// \clock_1|CNT~6_combout  = (\clock_1|Add0~24_combout  & (((!\clock_1|Equal0~4_combout ) # (!\clock_1|Equal0~6_combout )) # (!\clock_1|Equal0~5_combout )))

	.dataa(\clock_1|Equal0~5_combout ),
	.datab(\clock_1|Equal0~6_combout ),
	.datac(\clock_1|Add0~24_combout ),
	.datad(\clock_1|Equal0~4_combout ),
	.cin(gnd),
	.combout(\clock_1|CNT~6_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|CNT~6 .lut_mask = 16'h70F0;
defparam \clock_1|CNT~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N27
dffeas \clock_1|CNT[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clock_1|CNT~6_combout ),
	.asdata(vcc),
	.clrn(\async_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_1|CNT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_1|CNT[12] .is_wysiwyg = "true";
defparam \clock_1|CNT[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N2
fiftyfivenm_lcell_comb \clock_1|Add0~26 (
// Equation(s):
// \clock_1|Add0~26_combout  = (\clock_1|CNT [13] & (!\clock_1|Add0~25 )) # (!\clock_1|CNT [13] & ((\clock_1|Add0~25 ) # (GND)))
// \clock_1|Add0~27  = CARRY((!\clock_1|Add0~25 ) # (!\clock_1|CNT [13]))

	.dataa(gnd),
	.datab(\clock_1|CNT [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_1|Add0~25 ),
	.combout(\clock_1|Add0~26_combout ),
	.cout(\clock_1|Add0~27 ));
// synopsys translate_off
defparam \clock_1|Add0~26 .lut_mask = 16'h3C3F;
defparam \clock_1|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y20_N3
dffeas \clock_1|CNT[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clock_1|Add0~26_combout ),
	.asdata(vcc),
	.clrn(\async_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_1|CNT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_1|CNT[13] .is_wysiwyg = "true";
defparam \clock_1|CNT[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N4
fiftyfivenm_lcell_comb \clock_1|Add0~28 (
// Equation(s):
// \clock_1|Add0~28_combout  = (\clock_1|CNT [14] & (\clock_1|Add0~27  $ (GND))) # (!\clock_1|CNT [14] & (!\clock_1|Add0~27  & VCC))
// \clock_1|Add0~29  = CARRY((\clock_1|CNT [14] & !\clock_1|Add0~27 ))

	.dataa(gnd),
	.datab(\clock_1|CNT [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_1|Add0~27 ),
	.combout(\clock_1|Add0~28_combout ),
	.cout(\clock_1|Add0~29 ));
// synopsys translate_off
defparam \clock_1|Add0~28 .lut_mask = 16'hC30C;
defparam \clock_1|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y20_N5
dffeas \clock_1|CNT[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clock_1|Add0~28_combout ),
	.asdata(vcc),
	.clrn(\async_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_1|CNT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_1|CNT[14] .is_wysiwyg = "true";
defparam \clock_1|CNT[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N6
fiftyfivenm_lcell_comb \clock_1|Add0~30 (
// Equation(s):
// \clock_1|Add0~30_combout  = (\clock_1|CNT [15] & (!\clock_1|Add0~29 )) # (!\clock_1|CNT [15] & ((\clock_1|Add0~29 ) # (GND)))
// \clock_1|Add0~31  = CARRY((!\clock_1|Add0~29 ) # (!\clock_1|CNT [15]))

	.dataa(gnd),
	.datab(\clock_1|CNT [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_1|Add0~29 ),
	.combout(\clock_1|Add0~30_combout ),
	.cout(\clock_1|Add0~31 ));
// synopsys translate_off
defparam \clock_1|Add0~30 .lut_mask = 16'h3C3F;
defparam \clock_1|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N28
fiftyfivenm_lcell_comb \clock_1|CNT~5 (
// Equation(s):
// \clock_1|CNT~5_combout  = (\clock_1|Add0~30_combout  & (((!\clock_1|Equal0~4_combout ) # (!\clock_1|Equal0~5_combout )) # (!\clock_1|Equal0~6_combout )))

	.dataa(\clock_1|Add0~30_combout ),
	.datab(\clock_1|Equal0~6_combout ),
	.datac(\clock_1|Equal0~5_combout ),
	.datad(\clock_1|Equal0~4_combout ),
	.cin(gnd),
	.combout(\clock_1|CNT~5_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|CNT~5 .lut_mask = 16'h2AAA;
defparam \clock_1|CNT~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N29
dffeas \clock_1|CNT[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clock_1|CNT~5_combout ),
	.asdata(vcc),
	.clrn(\async_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_1|CNT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_1|CNT[15] .is_wysiwyg = "true";
defparam \clock_1|CNT[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N26
fiftyfivenm_lcell_comb \clock_1|Equal0~2 (
// Equation(s):
// \clock_1|Equal0~2_combout  = (\clock_1|CNT [12] & (\clock_1|CNT [15] & (!\clock_1|CNT [14] & !\clock_1|CNT [13])))

	.dataa(\clock_1|CNT [12]),
	.datab(\clock_1|CNT [15]),
	.datac(\clock_1|CNT [14]),
	.datad(\clock_1|CNT [13]),
	.cin(gnd),
	.combout(\clock_1|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Equal0~2 .lut_mask = 16'h0008;
defparam \clock_1|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N8
fiftyfivenm_lcell_comb \clock_1|Add0~32 (
// Equation(s):
// \clock_1|Add0~32_combout  = (\clock_1|CNT [16] & (\clock_1|Add0~31  $ (GND))) # (!\clock_1|CNT [16] & (!\clock_1|Add0~31  & VCC))
// \clock_1|Add0~33  = CARRY((\clock_1|CNT [16] & !\clock_1|Add0~31 ))

	.dataa(gnd),
	.datab(\clock_1|CNT [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_1|Add0~31 ),
	.combout(\clock_1|Add0~32_combout ),
	.cout(\clock_1|Add0~33 ));
// synopsys translate_off
defparam \clock_1|Add0~32 .lut_mask = 16'hC30C;
defparam \clock_1|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y20_N9
dffeas \clock_1|CNT[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clock_1|Add0~32_combout ),
	.asdata(vcc),
	.clrn(\async_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_1|CNT [16]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_1|CNT[16] .is_wysiwyg = "true";
defparam \clock_1|CNT[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N10
fiftyfivenm_lcell_comb \clock_1|Add0~34 (
// Equation(s):
// \clock_1|Add0~34_combout  = (\clock_1|CNT [17] & (!\clock_1|Add0~33 )) # (!\clock_1|CNT [17] & ((\clock_1|Add0~33 ) # (GND)))
// \clock_1|Add0~35  = CARRY((!\clock_1|Add0~33 ) # (!\clock_1|CNT [17]))

	.dataa(\clock_1|CNT [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_1|Add0~33 ),
	.combout(\clock_1|Add0~34_combout ),
	.cout(\clock_1|Add0~35 ));
// synopsys translate_off
defparam \clock_1|Add0~34 .lut_mask = 16'h5A5F;
defparam \clock_1|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y20_N11
dffeas \clock_1|CNT[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clock_1|Add0~34_combout ),
	.asdata(vcc),
	.clrn(\async_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_1|CNT [17]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_1|CNT[17] .is_wysiwyg = "true";
defparam \clock_1|CNT[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N12
fiftyfivenm_lcell_comb \clock_1|Add0~36 (
// Equation(s):
// \clock_1|Add0~36_combout  = (\clock_1|CNT [18] & (\clock_1|Add0~35  $ (GND))) # (!\clock_1|CNT [18] & (!\clock_1|Add0~35  & VCC))
// \clock_1|Add0~37  = CARRY((\clock_1|CNT [18] & !\clock_1|Add0~35 ))

	.dataa(\clock_1|CNT [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_1|Add0~35 ),
	.combout(\clock_1|Add0~36_combout ),
	.cout(\clock_1|Add0~37 ));
// synopsys translate_off
defparam \clock_1|Add0~36 .lut_mask = 16'hA50A;
defparam \clock_1|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y20_N13
dffeas \clock_1|CNT[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clock_1|Add0~36_combout ),
	.asdata(vcc),
	.clrn(\async_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_1|CNT [18]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_1|CNT[18] .is_wysiwyg = "true";
defparam \clock_1|CNT[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N14
fiftyfivenm_lcell_comb \clock_1|Add0~38 (
// Equation(s):
// \clock_1|Add0~38_combout  = (\clock_1|CNT [19] & (!\clock_1|Add0~37 )) # (!\clock_1|CNT [19] & ((\clock_1|Add0~37 ) # (GND)))
// \clock_1|Add0~39  = CARRY((!\clock_1|Add0~37 ) # (!\clock_1|CNT [19]))

	.dataa(\clock_1|CNT [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_1|Add0~37 ),
	.combout(\clock_1|Add0~38_combout ),
	.cout(\clock_1|Add0~39 ));
// synopsys translate_off
defparam \clock_1|Add0~38 .lut_mask = 16'h5A5F;
defparam \clock_1|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N30
fiftyfivenm_lcell_comb \clock_1|CNT~4 (
// Equation(s):
// \clock_1|CNT~4_combout  = (\clock_1|Add0~38_combout  & (((!\clock_1|Equal0~4_combout ) # (!\clock_1|Equal0~6_combout )) # (!\clock_1|Equal0~5_combout )))

	.dataa(\clock_1|Equal0~5_combout ),
	.datab(\clock_1|Equal0~6_combout ),
	.datac(\clock_1|Add0~38_combout ),
	.datad(\clock_1|Equal0~4_combout ),
	.cin(gnd),
	.combout(\clock_1|CNT~4_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|CNT~4 .lut_mask = 16'h70F0;
defparam \clock_1|CNT~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N31
dffeas \clock_1|CNT[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clock_1|CNT~4_combout ),
	.asdata(vcc),
	.clrn(\async_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_1|CNT [19]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_1|CNT[19] .is_wysiwyg = "true";
defparam \clock_1|CNT[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N24
fiftyfivenm_lcell_comb \clock_1|Equal0~1 (
// Equation(s):
// \clock_1|Equal0~1_combout  = (!\clock_1|CNT [17] & (\clock_1|CNT [19] & (!\clock_1|CNT [18] & !\clock_1|CNT [16])))

	.dataa(\clock_1|CNT [17]),
	.datab(\clock_1|CNT [19]),
	.datac(\clock_1|CNT [18]),
	.datad(\clock_1|CNT [16]),
	.cin(gnd),
	.combout(\clock_1|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Equal0~1 .lut_mask = 16'h0004;
defparam \clock_1|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N14
fiftyfivenm_lcell_comb \clock_1|Equal0~3 (
// Equation(s):
// \clock_1|Equal0~3_combout  = (!\clock_1|CNT [11] & (\clock_1|CNT [10] & (!\clock_1|CNT [8] & \clock_1|CNT [9])))

	.dataa(\clock_1|CNT [11]),
	.datab(\clock_1|CNT [10]),
	.datac(\clock_1|CNT [8]),
	.datad(\clock_1|CNT [9]),
	.cin(gnd),
	.combout(\clock_1|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Equal0~3 .lut_mask = 16'h0400;
defparam \clock_1|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N16
fiftyfivenm_lcell_comb \clock_1|Add0~40 (
// Equation(s):
// \clock_1|Add0~40_combout  = (\clock_1|CNT [20] & (\clock_1|Add0~39  $ (GND))) # (!\clock_1|CNT [20] & (!\clock_1|Add0~39  & VCC))
// \clock_1|Add0~41  = CARRY((\clock_1|CNT [20] & !\clock_1|Add0~39 ))

	.dataa(gnd),
	.datab(\clock_1|CNT [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_1|Add0~39 ),
	.combout(\clock_1|Add0~40_combout ),
	.cout(\clock_1|Add0~41 ));
// synopsys translate_off
defparam \clock_1|Add0~40 .lut_mask = 16'hC30C;
defparam \clock_1|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N8
fiftyfivenm_lcell_comb \clock_1|CNT~12 (
// Equation(s):
// \clock_1|CNT~12_combout  = (\clock_1|Add0~40_combout  & (((!\clock_1|Equal0~4_combout ) # (!\clock_1|Equal0~5_combout )) # (!\clock_1|Equal0~6_combout )))

	.dataa(\clock_1|Equal0~6_combout ),
	.datab(\clock_1|Equal0~5_combout ),
	.datac(\clock_1|Add0~40_combout ),
	.datad(\clock_1|Equal0~4_combout ),
	.cin(gnd),
	.combout(\clock_1|CNT~12_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|CNT~12 .lut_mask = 16'h70F0;
defparam \clock_1|CNT~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N9
dffeas \clock_1|CNT[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clock_1|CNT~12_combout ),
	.asdata(vcc),
	.clrn(\async_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_1|CNT [20]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_1|CNT[20] .is_wysiwyg = "true";
defparam \clock_1|CNT[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N18
fiftyfivenm_lcell_comb \clock_1|Add0~42 (
// Equation(s):
// \clock_1|Add0~42_combout  = (\clock_1|CNT [21] & (!\clock_1|Add0~41 )) # (!\clock_1|CNT [21] & ((\clock_1|Add0~41 ) # (GND)))
// \clock_1|Add0~43  = CARRY((!\clock_1|Add0~41 ) # (!\clock_1|CNT [21]))

	.dataa(gnd),
	.datab(\clock_1|CNT [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_1|Add0~41 ),
	.combout(\clock_1|Add0~42_combout ),
	.cout(\clock_1|Add0~43 ));
// synopsys translate_off
defparam \clock_1|Add0~42 .lut_mask = 16'h3C3F;
defparam \clock_1|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y20_N19
dffeas \clock_1|CNT[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clock_1|Add0~42_combout ),
	.asdata(vcc),
	.clrn(\async_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_1|CNT [21]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_1|CNT[21] .is_wysiwyg = "true";
defparam \clock_1|CNT[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N20
fiftyfivenm_lcell_comb \clock_1|Add0~44 (
// Equation(s):
// \clock_1|Add0~44_combout  = (\clock_1|CNT [22] & (\clock_1|Add0~43  $ (GND))) # (!\clock_1|CNT [22] & (!\clock_1|Add0~43  & VCC))
// \clock_1|Add0~45  = CARRY((\clock_1|CNT [22] & !\clock_1|Add0~43 ))

	.dataa(gnd),
	.datab(\clock_1|CNT [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_1|Add0~43 ),
	.combout(\clock_1|Add0~44_combout ),
	.cout(\clock_1|Add0~45 ));
// synopsys translate_off
defparam \clock_1|Add0~44 .lut_mask = 16'hC30C;
defparam \clock_1|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y20_N21
dffeas \clock_1|CNT[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clock_1|Add0~44_combout ),
	.asdata(vcc),
	.clrn(\async_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_1|CNT [22]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_1|CNT[22] .is_wysiwyg = "true";
defparam \clock_1|CNT[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N22
fiftyfivenm_lcell_comb \clock_1|Add0~46 (
// Equation(s):
// \clock_1|Add0~46_combout  = \clock_1|Add0~45  $ (\clock_1|CNT [23])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\clock_1|CNT [23]),
	.cin(\clock_1|Add0~45 ),
	.combout(\clock_1|Add0~46_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Add0~46 .lut_mask = 16'h0FF0;
defparam \clock_1|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N24
fiftyfivenm_lcell_comb \clock_1|CNT~11 (
// Equation(s):
// \clock_1|CNT~11_combout  = (\clock_1|Add0~46_combout  & (((!\clock_1|Equal0~4_combout ) # (!\clock_1|Equal0~6_combout )) # (!\clock_1|Equal0~5_combout )))

	.dataa(\clock_1|Equal0~5_combout ),
	.datab(\clock_1|Equal0~6_combout ),
	.datac(\clock_1|Add0~46_combout ),
	.datad(\clock_1|Equal0~4_combout ),
	.cin(gnd),
	.combout(\clock_1|CNT~11_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|CNT~11 .lut_mask = 16'h70F0;
defparam \clock_1|CNT~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N25
dffeas \clock_1|CNT[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clock_1|CNT~11_combout ),
	.asdata(vcc),
	.clrn(\async_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_1|CNT [23]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_1|CNT[23] .is_wysiwyg = "true";
defparam \clock_1|CNT[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N18
fiftyfivenm_lcell_comb \clock_1|Equal0~0 (
// Equation(s):
// \clock_1|Equal0~0_combout  = (\clock_1|CNT [23] & (!\clock_1|CNT [22] & (\clock_1|CNT [20] & !\clock_1|CNT [21])))

	.dataa(\clock_1|CNT [23]),
	.datab(\clock_1|CNT [22]),
	.datac(\clock_1|CNT [20]),
	.datad(\clock_1|CNT [21]),
	.cin(gnd),
	.combout(\clock_1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Equal0~0 .lut_mask = 16'h0020;
defparam \clock_1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N22
fiftyfivenm_lcell_comb \clock_1|Equal0~4 (
// Equation(s):
// \clock_1|Equal0~4_combout  = (\clock_1|Equal0~2_combout  & (\clock_1|Equal0~1_combout  & (\clock_1|Equal0~3_combout  & \clock_1|Equal0~0_combout )))

	.dataa(\clock_1|Equal0~2_combout ),
	.datab(\clock_1|Equal0~1_combout ),
	.datac(\clock_1|Equal0~3_combout ),
	.datad(\clock_1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\clock_1|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Equal0~4 .lut_mask = 16'h8000;
defparam \clock_1|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N0
fiftyfivenm_lcell_comb \clock_1|CNT~9 (
// Equation(s):
// \clock_1|CNT~9_combout  = (\clock_1|Add0~14_combout  & (((!\clock_1|Equal0~4_combout ) # (!\clock_1|Equal0~5_combout )) # (!\clock_1|Equal0~6_combout )))

	.dataa(\clock_1|Equal0~6_combout ),
	.datab(\clock_1|Equal0~5_combout ),
	.datac(\clock_1|Equal0~4_combout ),
	.datad(\clock_1|Add0~14_combout ),
	.cin(gnd),
	.combout(\clock_1|CNT~9_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|CNT~9 .lut_mask = 16'h7F00;
defparam \clock_1|CNT~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N1
dffeas \clock_1|CNT[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clock_1|CNT~9_combout ),
	.asdata(vcc),
	.clrn(\async_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_1|CNT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_1|CNT[7] .is_wysiwyg = "true";
defparam \clock_1|CNT[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N2
fiftyfivenm_lcell_comb \clock_1|Equal0~5 (
// Equation(s):
// \clock_1|Equal0~5_combout  = (\clock_1|CNT [7] & (!\clock_1|CNT [4] & (!\clock_1|CNT [5] & !\clock_1|CNT [6])))

	.dataa(\clock_1|CNT [7]),
	.datab(\clock_1|CNT [4]),
	.datac(\clock_1|CNT [5]),
	.datad(\clock_1|CNT [6]),
	.cin(gnd),
	.combout(\clock_1|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Equal0~5 .lut_mask = 16'h0002;
defparam \clock_1|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N4
fiftyfivenm_lcell_comb \clock_1|CNT~10 (
// Equation(s):
// \clock_1|CNT~10_combout  = (\clock_1|Add0~0_combout  & (((!\clock_1|Equal0~4_combout ) # (!\clock_1|Equal0~5_combout )) # (!\clock_1|Equal0~6_combout )))

	.dataa(\clock_1|Equal0~6_combout ),
	.datab(\clock_1|Equal0~5_combout ),
	.datac(\clock_1|Add0~0_combout ),
	.datad(\clock_1|Equal0~4_combout ),
	.cin(gnd),
	.combout(\clock_1|CNT~10_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|CNT~10 .lut_mask = 16'h70F0;
defparam \clock_1|CNT~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y21_N5
dffeas \clock_1|CNT[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clock_1|CNT~10_combout ),
	.asdata(vcc),
	.clrn(\async_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_1|CNT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_1|CNT[0] .is_wysiwyg = "true";
defparam \clock_1|CNT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N6
fiftyfivenm_lcell_comb \clock_1|Equal0~6 (
// Equation(s):
// \clock_1|Equal0~6_combout  = (!\clock_1|CNT [0] & (!\clock_1|CNT [1] & (!\clock_1|CNT [2] & !\clock_1|CNT [3])))

	.dataa(\clock_1|CNT [0]),
	.datab(\clock_1|CNT [1]),
	.datac(\clock_1|CNT [2]),
	.datad(\clock_1|CNT [3]),
	.cin(gnd),
	.combout(\clock_1|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Equal0~6 .lut_mask = 16'h0001;
defparam \clock_1|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N30
fiftyfivenm_lcell_comb \clock_1|Equal0~7 (
// Equation(s):
// \clock_1|Equal0~7_combout  = (\clock_1|Equal0~6_combout  & (\clock_1|Equal0~5_combout  & \clock_1|Equal0~4_combout ))

	.dataa(\clock_1|Equal0~6_combout ),
	.datab(\clock_1|Equal0~5_combout ),
	.datac(\clock_1|Equal0~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\clock_1|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Equal0~7 .lut_mask = 16'h8080;
defparam \clock_1|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N31
dffeas \clock_1|sec (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clock_1|Equal0~7_combout ),
	.asdata(vcc),
	.clrn(\async_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_1|sec~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_1|sec .is_wysiwyg = "true";
defparam \clock_1|sec .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G0
fiftyfivenm_clkctrl \clock_1|sec~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock_1|sec~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock_1|sec~clkctrl_outclk ));
// synopsys translate_off
defparam \clock_1|sec~clkctrl .clock_type = "global clock";
defparam \clock_1|sec~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N16
fiftyfivenm_lcell_comb \clock_1|Add1~0 (
// Equation(s):
// \clock_1|Add1~0_combout  = \clock_1|hour_reg [0] $ (VCC)
// \clock_1|Add1~1  = CARRY(\clock_1|hour_reg [0])

	.dataa(gnd),
	.datab(\clock_1|hour_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\clock_1|Add1~0_combout ),
	.cout(\clock_1|Add1~1 ));
// synopsys translate_off
defparam \clock_1|Add1~0 .lut_mask = 16'h33CC;
defparam \clock_1|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N4
fiftyfivenm_lcell_comb \clock_1|Add2~0 (
// Equation(s):
// \clock_1|Add2~0_combout  = \clock_1|min_reg [0] $ (VCC)
// \clock_1|Add2~1  = CARRY(\clock_1|min_reg [0])

	.dataa(gnd),
	.datab(\clock_1|min_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\clock_1|Add2~0_combout ),
	.cout(\clock_1|Add2~1 ));
// synopsys translate_off
defparam \clock_1|Add2~0 .lut_mask = 16'h33CC;
defparam \clock_1|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N6
fiftyfivenm_lcell_comb \clock_1|Add3~0 (
// Equation(s):
// \clock_1|Add3~0_combout  = \clock_1|sec_reg [0] $ (VCC)
// \clock_1|Add3~1  = CARRY(\clock_1|sec_reg [0])

	.dataa(\clock_1|sec_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\clock_1|Add3~0_combout ),
	.cout(\clock_1|Add3~1 ));
// synopsys translate_off
defparam \clock_1|Add3~0 .lut_mask = 16'h55AA;
defparam \clock_1|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N7
dffeas \clock_1|sec_reg[0] (
	.clk(\clock_1|sec~clkctrl_outclk ),
	.d(\clock_1|Add3~0_combout ),
	.asdata(vcc),
	.clrn(\async_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_1|sec_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_1|sec_reg[0] .is_wysiwyg = "true";
defparam \clock_1|sec_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N8
fiftyfivenm_lcell_comb \clock_1|Add3~2 (
// Equation(s):
// \clock_1|Add3~2_combout  = (\clock_1|sec_reg [1] & (!\clock_1|Add3~1 )) # (!\clock_1|sec_reg [1] & ((\clock_1|Add3~1 ) # (GND)))
// \clock_1|Add3~3  = CARRY((!\clock_1|Add3~1 ) # (!\clock_1|sec_reg [1]))

	.dataa(gnd),
	.datab(\clock_1|sec_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_1|Add3~1 ),
	.combout(\clock_1|Add3~2_combout ),
	.cout(\clock_1|Add3~3 ));
// synopsys translate_off
defparam \clock_1|Add3~2 .lut_mask = 16'h3C3F;
defparam \clock_1|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y20_N9
dffeas \clock_1|sec_reg[1] (
	.clk(\clock_1|sec~clkctrl_outclk ),
	.d(\clock_1|Add3~2_combout ),
	.asdata(vcc),
	.clrn(\async_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_1|sec_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_1|sec_reg[1] .is_wysiwyg = "true";
defparam \clock_1|sec_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N10
fiftyfivenm_lcell_comb \clock_1|Add3~4 (
// Equation(s):
// \clock_1|Add3~4_combout  = (\clock_1|sec_reg [2] & (\clock_1|Add3~3  $ (GND))) # (!\clock_1|sec_reg [2] & (!\clock_1|Add3~3  & VCC))
// \clock_1|Add3~5  = CARRY((\clock_1|sec_reg [2] & !\clock_1|Add3~3 ))

	.dataa(gnd),
	.datab(\clock_1|sec_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_1|Add3~3 ),
	.combout(\clock_1|Add3~4_combout ),
	.cout(\clock_1|Add3~5 ));
// synopsys translate_off
defparam \clock_1|Add3~4 .lut_mask = 16'hC30C;
defparam \clock_1|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N18
fiftyfivenm_lcell_comb \clock_1|sec_reg~3 (
// Equation(s):
// \clock_1|sec_reg~3_combout  = (\clock_1|Add3~4_combout  & (((!\clock_1|sec_reg [0]) # (!\clock_1|sec_reg [1])) # (!\clock_1|Equal1~0_combout )))

	.dataa(\clock_1|Add3~4_combout ),
	.datab(\clock_1|Equal1~0_combout ),
	.datac(\clock_1|sec_reg [1]),
	.datad(\clock_1|sec_reg [0]),
	.cin(gnd),
	.combout(\clock_1|sec_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|sec_reg~3 .lut_mask = 16'h2AAA;
defparam \clock_1|sec_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N19
dffeas \clock_1|sec_reg[2] (
	.clk(\clock_1|sec~clkctrl_outclk ),
	.d(\clock_1|sec_reg~3_combout ),
	.asdata(vcc),
	.clrn(\async_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_1|sec_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_1|sec_reg[2] .is_wysiwyg = "true";
defparam \clock_1|sec_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N12
fiftyfivenm_lcell_comb \clock_1|Add3~6 (
// Equation(s):
// \clock_1|Add3~6_combout  = (\clock_1|sec_reg [3] & (!\clock_1|Add3~5 )) # (!\clock_1|sec_reg [3] & ((\clock_1|Add3~5 ) # (GND)))
// \clock_1|Add3~7  = CARRY((!\clock_1|Add3~5 ) # (!\clock_1|sec_reg [3]))

	.dataa(gnd),
	.datab(\clock_1|sec_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_1|Add3~5 ),
	.combout(\clock_1|Add3~6_combout ),
	.cout(\clock_1|Add3~7 ));
// synopsys translate_off
defparam \clock_1|Add3~6 .lut_mask = 16'h3C3F;
defparam \clock_1|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N28
fiftyfivenm_lcell_comb \clock_1|sec_reg~2 (
// Equation(s):
// \clock_1|sec_reg~2_combout  = (\clock_1|Add3~6_combout  & (((!\clock_1|sec_reg [1]) # (!\clock_1|Equal1~0_combout )) # (!\clock_1|sec_reg [0])))

	.dataa(\clock_1|sec_reg [0]),
	.datab(\clock_1|Equal1~0_combout ),
	.datac(\clock_1|sec_reg [1]),
	.datad(\clock_1|Add3~6_combout ),
	.cin(gnd),
	.combout(\clock_1|sec_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|sec_reg~2 .lut_mask = 16'h7F00;
defparam \clock_1|sec_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N29
dffeas \clock_1|sec_reg[3] (
	.clk(\clock_1|sec~clkctrl_outclk ),
	.d(\clock_1|sec_reg~2_combout ),
	.asdata(vcc),
	.clrn(\async_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_1|sec_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_1|sec_reg[3] .is_wysiwyg = "true";
defparam \clock_1|sec_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N14
fiftyfivenm_lcell_comb \clock_1|Add3~8 (
// Equation(s):
// \clock_1|Add3~8_combout  = (\clock_1|sec_reg [4] & (\clock_1|Add3~7  $ (GND))) # (!\clock_1|sec_reg [4] & (!\clock_1|Add3~7  & VCC))
// \clock_1|Add3~9  = CARRY((\clock_1|sec_reg [4] & !\clock_1|Add3~7 ))

	.dataa(\clock_1|sec_reg [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_1|Add3~7 ),
	.combout(\clock_1|Add3~8_combout ),
	.cout(\clock_1|Add3~9 ));
// synopsys translate_off
defparam \clock_1|Add3~8 .lut_mask = 16'hA50A;
defparam \clock_1|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N22
fiftyfivenm_lcell_comb \clock_1|sec_reg~1 (
// Equation(s):
// \clock_1|sec_reg~1_combout  = (\clock_1|Add3~8_combout  & (((!\clock_1|Equal1~0_combout ) # (!\clock_1|sec_reg [1])) # (!\clock_1|sec_reg [0])))

	.dataa(\clock_1|sec_reg [0]),
	.datab(\clock_1|sec_reg [1]),
	.datac(\clock_1|Add3~8_combout ),
	.datad(\clock_1|Equal1~0_combout ),
	.cin(gnd),
	.combout(\clock_1|sec_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|sec_reg~1 .lut_mask = 16'h70F0;
defparam \clock_1|sec_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N23
dffeas \clock_1|sec_reg[4] (
	.clk(\clock_1|sec~clkctrl_outclk ),
	.d(\clock_1|sec_reg~1_combout ),
	.asdata(vcc),
	.clrn(\async_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_1|sec_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_1|sec_reg[4] .is_wysiwyg = "true";
defparam \clock_1|sec_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N16
fiftyfivenm_lcell_comb \clock_1|Add3~10 (
// Equation(s):
// \clock_1|Add3~10_combout  = \clock_1|sec_reg [5] $ (\clock_1|Add3~9 )

	.dataa(gnd),
	.datab(\clock_1|sec_reg [5]),
	.datac(gnd),
	.datad(gnd),
	.cin(\clock_1|Add3~9 ),
	.combout(\clock_1|Add3~10_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Add3~10 .lut_mask = 16'h3C3C;
defparam \clock_1|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N4
fiftyfivenm_lcell_comb \clock_1|sec_reg~0 (
// Equation(s):
// \clock_1|sec_reg~0_combout  = (\clock_1|Add3~10_combout  & (((!\clock_1|sec_reg [1]) # (!\clock_1|Equal1~0_combout )) # (!\clock_1|sec_reg [0])))

	.dataa(\clock_1|sec_reg [0]),
	.datab(\clock_1|Equal1~0_combout ),
	.datac(\clock_1|sec_reg [1]),
	.datad(\clock_1|Add3~10_combout ),
	.cin(gnd),
	.combout(\clock_1|sec_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|sec_reg~0 .lut_mask = 16'h7F00;
defparam \clock_1|sec_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N5
dffeas \clock_1|sec_reg[5] (
	.clk(\clock_1|sec~clkctrl_outclk ),
	.d(\clock_1|sec_reg~0_combout ),
	.asdata(vcc),
	.clrn(\async_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_1|sec_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_1|sec_reg[5] .is_wysiwyg = "true";
defparam \clock_1|sec_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N24
fiftyfivenm_lcell_comb \clock_1|Equal1~0 (
// Equation(s):
// \clock_1|Equal1~0_combout  = (\clock_1|sec_reg [4] & (\clock_1|sec_reg [3] & (\clock_1|sec_reg [5] & !\clock_1|sec_reg [2])))

	.dataa(\clock_1|sec_reg [4]),
	.datab(\clock_1|sec_reg [3]),
	.datac(\clock_1|sec_reg [5]),
	.datad(\clock_1|sec_reg [2]),
	.cin(gnd),
	.combout(\clock_1|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Equal1~0 .lut_mask = 16'h0080;
defparam \clock_1|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X31_Y17_N8
fiftyfivenm_io_ibuf \sw_R~input (
	.i(sw_R),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\sw_R~input_o ));
// synopsys translate_off
defparam \sw_R~input .bus_hold = "false";
defparam \sw_R~input .listen_to_nsleep_signal = "false";
defparam \sw_R~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N30
fiftyfivenm_lcell_comb \clock_1|min_reg[5]~1 (
// Equation(s):
// \clock_1|min_reg[5]~1_combout  = ((\clock_1|sec_reg [0] & (\clock_1|Equal1~0_combout  & \clock_1|sec_reg [1]))) # (!\sw_R~input_o )

	.dataa(\clock_1|sec_reg [0]),
	.datab(\clock_1|Equal1~0_combout ),
	.datac(\clock_1|sec_reg [1]),
	.datad(\sw_R~input_o ),
	.cin(gnd),
	.combout(\clock_1|min_reg[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|min_reg[5]~1 .lut_mask = 16'h80FF;
defparam \clock_1|min_reg[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N5
dffeas \clock_1|min_reg[0] (
	.clk(\clock_1|sec~clkctrl_outclk ),
	.d(\clock_1|Add2~0_combout ),
	.asdata(vcc),
	.clrn(\async_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clock_1|min_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_1|min_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_1|min_reg[0] .is_wysiwyg = "true";
defparam \clock_1|min_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N6
fiftyfivenm_lcell_comb \clock_1|Add2~2 (
// Equation(s):
// \clock_1|Add2~2_combout  = (\clock_1|min_reg [1] & (!\clock_1|Add2~1 )) # (!\clock_1|min_reg [1] & ((\clock_1|Add2~1 ) # (GND)))
// \clock_1|Add2~3  = CARRY((!\clock_1|Add2~1 ) # (!\clock_1|min_reg [1]))

	.dataa(\clock_1|min_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_1|Add2~1 ),
	.combout(\clock_1|Add2~2_combout ),
	.cout(\clock_1|Add2~3 ));
// synopsys translate_off
defparam \clock_1|Add2~2 .lut_mask = 16'h5A5F;
defparam \clock_1|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y19_N7
dffeas \clock_1|min_reg[1] (
	.clk(\clock_1|sec~clkctrl_outclk ),
	.d(\clock_1|Add2~2_combout ),
	.asdata(vcc),
	.clrn(\async_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clock_1|min_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_1|min_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_1|min_reg[1] .is_wysiwyg = "true";
defparam \clock_1|min_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N26
fiftyfivenm_lcell_comb \clock_1|hour_reg[4]~1 (
// Equation(s):
// \clock_1|hour_reg[4]~1_combout  = (\clock_1|min_reg [0] & (\clock_1|sec_reg [1] & (\clock_1|min_reg [1] & \clock_1|sec_reg [0])))

	.dataa(\clock_1|min_reg [0]),
	.datab(\clock_1|sec_reg [1]),
	.datac(\clock_1|min_reg [1]),
	.datad(\clock_1|sec_reg [0]),
	.cin(gnd),
	.combout(\clock_1|hour_reg[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|hour_reg[4]~1 .lut_mask = 16'h8000;
defparam \clock_1|hour_reg[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N8
fiftyfivenm_lcell_comb \clock_1|Add2~4 (
// Equation(s):
// \clock_1|Add2~4_combout  = (\clock_1|min_reg [2] & (\clock_1|Add2~3  $ (GND))) # (!\clock_1|min_reg [2] & (!\clock_1|Add2~3  & VCC))
// \clock_1|Add2~5  = CARRY((\clock_1|min_reg [2] & !\clock_1|Add2~3 ))

	.dataa(gnd),
	.datab(\clock_1|min_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_1|Add2~3 ),
	.combout(\clock_1|Add2~4_combout ),
	.cout(\clock_1|Add2~5 ));
// synopsys translate_off
defparam \clock_1|Add2~4 .lut_mask = 16'hC30C;
defparam \clock_1|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N2
fiftyfivenm_lcell_comb \clock_1|min_reg[2]~4 (
// Equation(s):
// \clock_1|min_reg[2]~4_combout  = (\clock_1|Add2~4_combout  & (((!\clock_1|Equal2~0_combout ) # (!\clock_1|min_reg [0])) # (!\clock_1|min_reg [1])))

	.dataa(\clock_1|min_reg [1]),
	.datab(\clock_1|Add2~4_combout ),
	.datac(\clock_1|min_reg [0]),
	.datad(\clock_1|Equal2~0_combout ),
	.cin(gnd),
	.combout(\clock_1|min_reg[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|min_reg[2]~4 .lut_mask = 16'h4CCC;
defparam \clock_1|min_reg[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N3
dffeas \clock_1|min_reg[2] (
	.clk(\clock_1|sec~clkctrl_outclk ),
	.d(\clock_1|min_reg[2]~4_combout ),
	.asdata(vcc),
	.clrn(\async_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clock_1|min_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_1|min_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_1|min_reg[2] .is_wysiwyg = "true";
defparam \clock_1|min_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N10
fiftyfivenm_lcell_comb \clock_1|Add2~6 (
// Equation(s):
// \clock_1|Add2~6_combout  = (\clock_1|min_reg [3] & (!\clock_1|Add2~5 )) # (!\clock_1|min_reg [3] & ((\clock_1|Add2~5 ) # (GND)))
// \clock_1|Add2~7  = CARRY((!\clock_1|Add2~5 ) # (!\clock_1|min_reg [3]))

	.dataa(\clock_1|min_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_1|Add2~5 ),
	.combout(\clock_1|Add2~6_combout ),
	.cout(\clock_1|Add2~7 ));
// synopsys translate_off
defparam \clock_1|Add2~6 .lut_mask = 16'h5A5F;
defparam \clock_1|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N16
fiftyfivenm_lcell_comb \clock_1|min_reg[3]~3 (
// Equation(s):
// \clock_1|min_reg[3]~3_combout  = (\clock_1|Add2~6_combout  & (((!\clock_1|min_reg [1]) # (!\clock_1|min_reg [0])) # (!\clock_1|Equal2~0_combout )))

	.dataa(\clock_1|Add2~6_combout ),
	.datab(\clock_1|Equal2~0_combout ),
	.datac(\clock_1|min_reg [0]),
	.datad(\clock_1|min_reg [1]),
	.cin(gnd),
	.combout(\clock_1|min_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|min_reg[3]~3 .lut_mask = 16'h2AAA;
defparam \clock_1|min_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N17
dffeas \clock_1|min_reg[3] (
	.clk(\clock_1|sec~clkctrl_outclk ),
	.d(\clock_1|min_reg[3]~3_combout ),
	.asdata(vcc),
	.clrn(\async_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clock_1|min_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_1|min_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_1|min_reg[3] .is_wysiwyg = "true";
defparam \clock_1|min_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N12
fiftyfivenm_lcell_comb \clock_1|Add2~8 (
// Equation(s):
// \clock_1|Add2~8_combout  = (\clock_1|min_reg [4] & (\clock_1|Add2~7  $ (GND))) # (!\clock_1|min_reg [4] & (!\clock_1|Add2~7  & VCC))
// \clock_1|Add2~9  = CARRY((\clock_1|min_reg [4] & !\clock_1|Add2~7 ))

	.dataa(gnd),
	.datab(\clock_1|min_reg [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_1|Add2~7 ),
	.combout(\clock_1|Add2~8_combout ),
	.cout(\clock_1|Add2~9 ));
// synopsys translate_off
defparam \clock_1|Add2~8 .lut_mask = 16'hC30C;
defparam \clock_1|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N30
fiftyfivenm_lcell_comb \clock_1|min_reg[4]~2 (
// Equation(s):
// \clock_1|min_reg[4]~2_combout  = (\clock_1|Add2~8_combout  & (((!\clock_1|min_reg [1]) # (!\clock_1|min_reg [0])) # (!\clock_1|Equal2~0_combout )))

	.dataa(\clock_1|Add2~8_combout ),
	.datab(\clock_1|Equal2~0_combout ),
	.datac(\clock_1|min_reg [0]),
	.datad(\clock_1|min_reg [1]),
	.cin(gnd),
	.combout(\clock_1|min_reg[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|min_reg[4]~2 .lut_mask = 16'h2AAA;
defparam \clock_1|min_reg[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N31
dffeas \clock_1|min_reg[4] (
	.clk(\clock_1|sec~clkctrl_outclk ),
	.d(\clock_1|min_reg[4]~2_combout ),
	.asdata(vcc),
	.clrn(\async_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clock_1|min_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_1|min_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_1|min_reg[4] .is_wysiwyg = "true";
defparam \clock_1|min_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N14
fiftyfivenm_lcell_comb \clock_1|Add2~10 (
// Equation(s):
// \clock_1|Add2~10_combout  = \clock_1|Add2~9  $ (\clock_1|min_reg [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\clock_1|min_reg [5]),
	.cin(\clock_1|Add2~9 ),
	.combout(\clock_1|Add2~10_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Add2~10 .lut_mask = 16'h0FF0;
defparam \clock_1|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N28
fiftyfivenm_lcell_comb \clock_1|min_reg[5]~0 (
// Equation(s):
// \clock_1|min_reg[5]~0_combout  = (\clock_1|Add2~10_combout  & (((!\clock_1|Equal2~0_combout ) # (!\clock_1|min_reg [0])) # (!\clock_1|min_reg [1])))

	.dataa(\clock_1|min_reg [1]),
	.datab(\clock_1|Add2~10_combout ),
	.datac(\clock_1|min_reg [0]),
	.datad(\clock_1|Equal2~0_combout ),
	.cin(gnd),
	.combout(\clock_1|min_reg[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|min_reg[5]~0 .lut_mask = 16'h4CCC;
defparam \clock_1|min_reg[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N29
dffeas \clock_1|min_reg[5] (
	.clk(\clock_1|sec~clkctrl_outclk ),
	.d(\clock_1|min_reg[5]~0_combout ),
	.asdata(vcc),
	.clrn(\async_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clock_1|min_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_1|min_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_1|min_reg[5] .is_wysiwyg = "true";
defparam \clock_1|min_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N0
fiftyfivenm_lcell_comb \clock_1|Equal2~0 (
// Equation(s):
// \clock_1|Equal2~0_combout  = (!\clock_1|min_reg [2] & (\clock_1|min_reg [3] & (\clock_1|min_reg [4] & \clock_1|min_reg [5])))

	.dataa(\clock_1|min_reg [2]),
	.datab(\clock_1|min_reg [3]),
	.datac(\clock_1|min_reg [4]),
	.datad(\clock_1|min_reg [5]),
	.cin(gnd),
	.combout(\clock_1|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Equal2~0 .lut_mask = 16'h4000;
defparam \clock_1|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X31_Y17_N1
fiftyfivenm_io_ibuf \sw_L~input (
	.i(sw_L),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\sw_L~input_o ));
// synopsys translate_off
defparam \sw_L~input .bus_hold = "false";
defparam \sw_L~input .listen_to_nsleep_signal = "false";
defparam \sw_L~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N20
fiftyfivenm_lcell_comb \clock_1|hour_reg[4]~2 (
// Equation(s):
// \clock_1|hour_reg[4]~2_combout  = ((\clock_1|hour_reg[4]~1_combout  & (\clock_1|Equal1~0_combout  & \clock_1|Equal2~0_combout ))) # (!\sw_L~input_o )

	.dataa(\clock_1|hour_reg[4]~1_combout ),
	.datab(\clock_1|Equal1~0_combout ),
	.datac(\clock_1|Equal2~0_combout ),
	.datad(\sw_L~input_o ),
	.cin(gnd),
	.combout(\clock_1|hour_reg[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|hour_reg[4]~2 .lut_mask = 16'h80FF;
defparam \clock_1|hour_reg[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N17
dffeas \clock_1|hour_reg[0] (
	.clk(\clock_1|sec~clkctrl_outclk ),
	.d(\clock_1|Add1~0_combout ),
	.asdata(vcc),
	.clrn(\async_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clock_1|hour_reg[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_1|hour_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_1|hour_reg[0] .is_wysiwyg = "true";
defparam \clock_1|hour_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N18
fiftyfivenm_lcell_comb \clock_1|Add1~2 (
// Equation(s):
// \clock_1|Add1~2_combout  = (\clock_1|hour_reg [1] & (!\clock_1|Add1~1 )) # (!\clock_1|hour_reg [1] & ((\clock_1|Add1~1 ) # (GND)))
// \clock_1|Add1~3  = CARRY((!\clock_1|Add1~1 ) # (!\clock_1|hour_reg [1]))

	.dataa(gnd),
	.datab(\clock_1|hour_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_1|Add1~1 ),
	.combout(\clock_1|Add1~2_combout ),
	.cout(\clock_1|Add1~3 ));
// synopsys translate_off
defparam \clock_1|Add1~2 .lut_mask = 16'h3C3F;
defparam \clock_1|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y17_N19
dffeas \clock_1|hour_reg[1] (
	.clk(\clock_1|sec~clkctrl_outclk ),
	.d(\clock_1|Add1~2_combout ),
	.asdata(vcc),
	.clrn(\async_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clock_1|hour_reg[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_1|hour_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_1|hour_reg[1] .is_wysiwyg = "true";
defparam \clock_1|hour_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N20
fiftyfivenm_lcell_comb \clock_1|Add1~4 (
// Equation(s):
// \clock_1|Add1~4_combout  = (\clock_1|hour_reg [2] & (\clock_1|Add1~3  $ (GND))) # (!\clock_1|hour_reg [2] & (!\clock_1|Add1~3  & VCC))
// \clock_1|Add1~5  = CARRY((\clock_1|hour_reg [2] & !\clock_1|Add1~3 ))

	.dataa(gnd),
	.datab(\clock_1|hour_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_1|Add1~3 ),
	.combout(\clock_1|Add1~4_combout ),
	.cout(\clock_1|Add1~5 ));
// synopsys translate_off
defparam \clock_1|Add1~4 .lut_mask = 16'hC30C;
defparam \clock_1|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y17_N21
dffeas \clock_1|hour_reg[2] (
	.clk(\clock_1|sec~clkctrl_outclk ),
	.d(\clock_1|Add1~4_combout ),
	.asdata(vcc),
	.clrn(\async_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clock_1|hour_reg[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_1|hour_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_1|hour_reg[2] .is_wysiwyg = "true";
defparam \clock_1|hour_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N22
fiftyfivenm_lcell_comb \clock_1|Add1~6 (
// Equation(s):
// \clock_1|Add1~6_combout  = (\clock_1|hour_reg [3] & (!\clock_1|Add1~5 )) # (!\clock_1|hour_reg [3] & ((\clock_1|Add1~5 ) # (GND)))
// \clock_1|Add1~7  = CARRY((!\clock_1|Add1~5 ) # (!\clock_1|hour_reg [3]))

	.dataa(\clock_1|hour_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_1|Add1~5 ),
	.combout(\clock_1|Add1~6_combout ),
	.cout(\clock_1|Add1~7 ));
// synopsys translate_off
defparam \clock_1|Add1~6 .lut_mask = 16'h5A5F;
defparam \clock_1|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N24
fiftyfivenm_lcell_comb \clock_1|Add1~8 (
// Equation(s):
// \clock_1|Add1~8_combout  = \clock_1|Add1~7  $ (!\clock_1|hour_reg [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\clock_1|hour_reg [4]),
	.cin(\clock_1|Add1~7 ),
	.combout(\clock_1|Add1~8_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Add1~8 .lut_mask = 16'hF00F;
defparam \clock_1|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N12
fiftyfivenm_lcell_comb \clock_1|hour_reg[4]~0 (
// Equation(s):
// \clock_1|hour_reg[4]~0_combout  = (\clock_1|Add1~8_combout  & ((!\clock_1|hour_reg [0]) # (!\clock_1|Equal3~0_combout )))

	.dataa(\clock_1|Equal3~0_combout ),
	.datab(\clock_1|Add1~8_combout ),
	.datac(gnd),
	.datad(\clock_1|hour_reg [0]),
	.cin(gnd),
	.combout(\clock_1|hour_reg[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|hour_reg[4]~0 .lut_mask = 16'h44CC;
defparam \clock_1|hour_reg[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N13
dffeas \clock_1|hour_reg[4] (
	.clk(\clock_1|sec~clkctrl_outclk ),
	.d(\clock_1|hour_reg[4]~0_combout ),
	.asdata(vcc),
	.clrn(\async_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clock_1|hour_reg[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_1|hour_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_1|hour_reg[4] .is_wysiwyg = "true";
defparam \clock_1|hour_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N2
fiftyfivenm_lcell_comb \clock_1|Equal3~0 (
// Equation(s):
// \clock_1|Equal3~0_combout  = (\clock_1|hour_reg [1] & (\clock_1|hour_reg [4] & (\clock_1|hour_reg [2] & !\clock_1|hour_reg [3])))

	.dataa(\clock_1|hour_reg [1]),
	.datab(\clock_1|hour_reg [4]),
	.datac(\clock_1|hour_reg [2]),
	.datad(\clock_1|hour_reg [3]),
	.cin(gnd),
	.combout(\clock_1|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Equal3~0 .lut_mask = 16'h0080;
defparam \clock_1|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N26
fiftyfivenm_lcell_comb \clock_1|hour_reg[3]~3 (
// Equation(s):
// \clock_1|hour_reg[3]~3_combout  = (\clock_1|Add1~6_combout  & ((!\clock_1|hour_reg [0]) # (!\clock_1|Equal3~0_combout )))

	.dataa(\clock_1|Equal3~0_combout ),
	.datab(gnd),
	.datac(\clock_1|Add1~6_combout ),
	.datad(\clock_1|hour_reg [0]),
	.cin(gnd),
	.combout(\clock_1|hour_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|hour_reg[3]~3 .lut_mask = 16'h50F0;
defparam \clock_1|hour_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N27
dffeas \clock_1|hour_reg[3] (
	.clk(\clock_1|sec~clkctrl_outclk ),
	.d(\clock_1|hour_reg[3]~3_combout ),
	.asdata(vcc),
	.clrn(\async_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clock_1|hour_reg[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_1|hour_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_1|hour_reg[3] .is_wysiwyg = "true";
defparam \clock_1|hour_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N0
fiftyfivenm_lcell_comb \clock_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 (
// Equation(s):
// \clock_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  = \clock_1|hour_reg [2] $ (VCC)
// \clock_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  = CARRY(\clock_1|hour_reg [2])

	.dataa(gnd),
	.datab(\clock_1|hour_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\clock_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cout(\clock_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ));
// synopsys translate_off
defparam \clock_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .lut_mask = 16'h33CC;
defparam \clock_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N2
fiftyfivenm_lcell_comb \clock_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 (
// Equation(s):
// \clock_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  = (\clock_1|hour_reg [3] & (\clock_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  & VCC)) # (!\clock_1|hour_reg [3] & 
// (!\clock_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))
// \clock_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  = CARRY((!\clock_1|hour_reg [3] & !\clock_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))

	.dataa(\clock_1|hour_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ),
	.combout(\clock_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cout(\clock_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ));
// synopsys translate_off
defparam \clock_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .lut_mask = 16'hA505;
defparam \clock_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N4
fiftyfivenm_lcell_comb \clock_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 (
// Equation(s):
// \clock_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  = (\clock_1|hour_reg [4] & (\clock_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  $ (GND))) # (!\clock_1|hour_reg [4] & 
// (!\clock_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & VCC))
// \clock_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5  = CARRY((\clock_1|hour_reg [4] & !\clock_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ))

	.dataa(\clock_1|hour_reg [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ),
	.combout(\clock_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cout(\clock_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ));
// synopsys translate_off
defparam \clock_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .lut_mask = 16'hA50A;
defparam \clock_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N6
fiftyfivenm_lcell_comb \clock_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 (
// Equation(s):
// \clock_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  = !\clock_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\clock_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ),
	.combout(\clock_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \clock_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N0
fiftyfivenm_lcell_comb \clock_1|Mod0|auto_generated|divider|divider|StageOut[17]~3 (
// Equation(s):
// \clock_1|Mod0|auto_generated|divider|divider|StageOut[17]~3_combout  = (\clock_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  & !\clock_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(\clock_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\clock_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\clock_1|Mod0|auto_generated|divider|divider|StageOut[17]~3_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Mod0|auto_generated|divider|divider|StageOut[17]~3 .lut_mask = 16'h00AA;
defparam \clock_1|Mod0|auto_generated|divider|divider|StageOut[17]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N26
fiftyfivenm_lcell_comb \clock_1|Mod0|auto_generated|divider|divider|StageOut[17]~2 (
// Equation(s):
// \clock_1|Mod0|auto_generated|divider|divider|StageOut[17]~2_combout  = (\clock_1|hour_reg [3] & \clock_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(\clock_1|hour_reg [3]),
	.datac(gnd),
	.datad(\clock_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\clock_1|Mod0|auto_generated|divider|divider|StageOut[17]~2_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Mod0|auto_generated|divider|divider|StageOut[17]~2 .lut_mask = 16'hCC00;
defparam \clock_1|Mod0|auto_generated|divider|divider|StageOut[17]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N24
fiftyfivenm_lcell_comb \clock_1|Mod0|auto_generated|divider|divider|StageOut[16]~4 (
// Equation(s):
// \clock_1|Mod0|auto_generated|divider|divider|StageOut[16]~4_combout  = (\clock_1|hour_reg [2] & \clock_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_1|hour_reg [2]),
	.datad(\clock_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\clock_1|Mod0|auto_generated|divider|divider|StageOut[16]~4_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Mod0|auto_generated|divider|divider|StageOut[16]~4 .lut_mask = 16'hF000;
defparam \clock_1|Mod0|auto_generated|divider|divider|StageOut[16]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N14
fiftyfivenm_lcell_comb \clock_1|Mod0|auto_generated|divider|divider|StageOut[16]~5 (
// Equation(s):
// \clock_1|Mod0|auto_generated|divider|divider|StageOut[16]~5_combout  = (\clock_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  & !\clock_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(\clock_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datac(gnd),
	.datad(\clock_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\clock_1|Mod0|auto_generated|divider|divider|StageOut[16]~5_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Mod0|auto_generated|divider|divider|StageOut[16]~5 .lut_mask = 16'h00CC;
defparam \clock_1|Mod0|auto_generated|divider|divider|StageOut[16]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N30
fiftyfivenm_lcell_comb \clock_1|Mod0|auto_generated|divider|divider|StageOut[15]~7 (
// Equation(s):
// \clock_1|Mod0|auto_generated|divider|divider|StageOut[15]~7_combout  = (\clock_1|hour_reg [1] & !\clock_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(\clock_1|hour_reg [1]),
	.datac(gnd),
	.datad(\clock_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\clock_1|Mod0|auto_generated|divider|divider|StageOut[15]~7_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Mod0|auto_generated|divider|divider|StageOut[15]~7 .lut_mask = 16'h00CC;
defparam \clock_1|Mod0|auto_generated|divider|divider|StageOut[15]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N8
fiftyfivenm_lcell_comb \clock_1|Mod0|auto_generated|divider|divider|StageOut[15]~6 (
// Equation(s):
// \clock_1|Mod0|auto_generated|divider|divider|StageOut[15]~6_combout  = (\clock_1|hour_reg [1] & \clock_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(\clock_1|hour_reg [1]),
	.datac(gnd),
	.datad(\clock_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\clock_1|Mod0|auto_generated|divider|divider|StageOut[15]~6_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Mod0|auto_generated|divider|divider|StageOut[15]~6 .lut_mask = 16'hCC00;
defparam \clock_1|Mod0|auto_generated|divider|divider|StageOut[15]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N6
fiftyfivenm_lcell_comb \clock_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 (
// Equation(s):
// \clock_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  = (((\clock_1|Mod0|auto_generated|divider|divider|StageOut[15]~7_combout ) # (\clock_1|Mod0|auto_generated|divider|divider|StageOut[15]~6_combout )))
// \clock_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  = CARRY((\clock_1|Mod0|auto_generated|divider|divider|StageOut[15]~7_combout ) # (\clock_1|Mod0|auto_generated|divider|divider|StageOut[15]~6_combout ))

	.dataa(\clock_1|Mod0|auto_generated|divider|divider|StageOut[15]~7_combout ),
	.datab(\clock_1|Mod0|auto_generated|divider|divider|StageOut[15]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\clock_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cout(\clock_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ));
// synopsys translate_off
defparam \clock_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \clock_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N8
fiftyfivenm_lcell_comb \clock_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 (
// Equation(s):
// \clock_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  = (\clock_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (((\clock_1|Mod0|auto_generated|divider|divider|StageOut[16]~4_combout ) # 
// (\clock_1|Mod0|auto_generated|divider|divider|StageOut[16]~5_combout )))) # (!\clock_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (!\clock_1|Mod0|auto_generated|divider|divider|StageOut[16]~4_combout  & 
// (!\clock_1|Mod0|auto_generated|divider|divider|StageOut[16]~5_combout )))
// \clock_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  = CARRY((!\clock_1|Mod0|auto_generated|divider|divider|StageOut[16]~4_combout  & (!\clock_1|Mod0|auto_generated|divider|divider|StageOut[16]~5_combout  & 
// !\clock_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 )))

	.dataa(\clock_1|Mod0|auto_generated|divider|divider|StageOut[16]~4_combout ),
	.datab(\clock_1|Mod0|auto_generated|divider|divider|StageOut[16]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ),
	.combout(\clock_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cout(\clock_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ));
// synopsys translate_off
defparam \clock_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .lut_mask = 16'hE101;
defparam \clock_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N10
fiftyfivenm_lcell_comb \clock_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 (
// Equation(s):
// \clock_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  = (\clock_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & (((\clock_1|Mod0|auto_generated|divider|divider|StageOut[17]~2_combout ) # 
// (\clock_1|Mod0|auto_generated|divider|divider|StageOut[17]~3_combout )))) # (!\clock_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((((\clock_1|Mod0|auto_generated|divider|divider|StageOut[17]~2_combout ) # 
// (\clock_1|Mod0|auto_generated|divider|divider|StageOut[17]~3_combout )))))
// \clock_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5  = CARRY((!\clock_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((\clock_1|Mod0|auto_generated|divider|divider|StageOut[17]~2_combout ) # 
// (\clock_1|Mod0|auto_generated|divider|divider|StageOut[17]~3_combout ))))

	.dataa(\clock_1|Mod0|auto_generated|divider|divider|StageOut[17]~2_combout ),
	.datab(\clock_1|Mod0|auto_generated|divider|divider|StageOut[17]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ),
	.combout(\clock_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cout(\clock_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ));
// synopsys translate_off
defparam \clock_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \clock_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N28
fiftyfivenm_lcell_comb \clock_1|Mod0|auto_generated|divider|divider|StageOut[18]~0 (
// Equation(s):
// \clock_1|Mod0|auto_generated|divider|divider|StageOut[18]~0_combout  = (\clock_1|hour_reg [4] & \clock_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(\clock_1|hour_reg [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\clock_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\clock_1|Mod0|auto_generated|divider|divider|StageOut[18]~0_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Mod0|auto_generated|divider|divider|StageOut[18]~0 .lut_mask = 16'hAA00;
defparam \clock_1|Mod0|auto_generated|divider|divider|StageOut[18]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N10
fiftyfivenm_lcell_comb \clock_1|Mod0|auto_generated|divider|divider|StageOut[18]~1 (
// Equation(s):
// \clock_1|Mod0|auto_generated|divider|divider|StageOut[18]~1_combout  = (\clock_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  & !\clock_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.datad(\clock_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\clock_1|Mod0|auto_generated|divider|divider|StageOut[18]~1_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Mod0|auto_generated|divider|divider|StageOut[18]~1 .lut_mask = 16'h00F0;
defparam \clock_1|Mod0|auto_generated|divider|divider|StageOut[18]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N12
fiftyfivenm_lcell_comb \clock_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6 (
// Equation(s):
// \clock_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout  = (\clock_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5  & (((\clock_1|Mod0|auto_generated|divider|divider|StageOut[18]~0_combout ) # 
// (\clock_1|Mod0|auto_generated|divider|divider|StageOut[18]~1_combout )))) # (!\clock_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5  & (!\clock_1|Mod0|auto_generated|divider|divider|StageOut[18]~0_combout  & 
// (!\clock_1|Mod0|auto_generated|divider|divider|StageOut[18]~1_combout )))
// \clock_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7  = CARRY((!\clock_1|Mod0|auto_generated|divider|divider|StageOut[18]~0_combout  & (!\clock_1|Mod0|auto_generated|divider|divider|StageOut[18]~1_combout  & 
// !\clock_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 )))

	.dataa(\clock_1|Mod0|auto_generated|divider|divider|StageOut[18]~0_combout ),
	.datab(\clock_1|Mod0|auto_generated|divider|divider|StageOut[18]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ),
	.combout(\clock_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout ),
	.cout(\clock_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 ));
// synopsys translate_off
defparam \clock_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6 .lut_mask = 16'hE101;
defparam \clock_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N14
fiftyfivenm_lcell_comb \clock_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 (
// Equation(s):
// \clock_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  = \clock_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\clock_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 ),
	.combout(\clock_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \clock_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N10
fiftyfivenm_lcell_comb \clock_1|Mod0|auto_generated|divider|divider|StageOut[23]~11 (
// Equation(s):
// \clock_1|Mod0|auto_generated|divider|divider|StageOut[23]~11_combout  = (\clock_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\clock_1|Mod0|auto_generated|divider|divider|StageOut[17]~3_combout ) # 
// ((\clock_1|Mod0|auto_generated|divider|divider|StageOut[17]~2_combout )))) # (!\clock_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (((\clock_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ))))

	.dataa(\clock_1|Mod0|auto_generated|divider|divider|StageOut[17]~3_combout ),
	.datab(\clock_1|Mod0|auto_generated|divider|divider|StageOut[17]~2_combout ),
	.datac(\clock_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.datad(\clock_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\clock_1|Mod0|auto_generated|divider|divider|StageOut[23]~11_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Mod0|auto_generated|divider|divider|StageOut[23]~11 .lut_mask = 16'hEEF0;
defparam \clock_1|Mod0|auto_generated|divider|divider|StageOut[23]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N11
dffeas \clock_1|display[19] (
	.clk(\clock_1|sec~clkctrl_outclk ),
	.d(\clock_1|Mod0|auto_generated|divider|divider|StageOut[23]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_1|display [19]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_1|display[19] .is_wysiwyg = "true";
defparam \clock_1|display[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N0
fiftyfivenm_lcell_comb \clock_1|display[16]~feeder (
// Equation(s):
// \clock_1|display[16]~feeder_combout  = \clock_1|hour_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\clock_1|hour_reg [0]),
	.cin(gnd),
	.combout(\clock_1|display[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|display[16]~feeder .lut_mask = 16'hFF00;
defparam \clock_1|display[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N1
dffeas \clock_1|display[16] (
	.clk(\clock_1|sec~clkctrl_outclk ),
	.d(\clock_1|display[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_1|display [16]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_1|display[16] .is_wysiwyg = "true";
defparam \clock_1|display[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N4
fiftyfivenm_lcell_comb \clock_1|Mod0|auto_generated|divider|divider|StageOut[22]~10 (
// Equation(s):
// \clock_1|Mod0|auto_generated|divider|divider|StageOut[22]~10_combout  = (\clock_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\clock_1|Mod0|auto_generated|divider|divider|StageOut[16]~5_combout ) # 
// ((\clock_1|Mod0|auto_generated|divider|divider|StageOut[16]~4_combout )))) # (!\clock_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (((\clock_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ))))

	.dataa(\clock_1|Mod0|auto_generated|divider|divider|StageOut[16]~5_combout ),
	.datab(\clock_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\clock_1|Mod0|auto_generated|divider|divider|StageOut[16]~4_combout ),
	.datad(\clock_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\clock_1|Mod0|auto_generated|divider|divider|StageOut[22]~10_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Mod0|auto_generated|divider|divider|StageOut[22]~10 .lut_mask = 16'hFBC8;
defparam \clock_1|Mod0|auto_generated|divider|divider|StageOut[22]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N5
dffeas \clock_1|display[18] (
	.clk(\clock_1|sec~clkctrl_outclk ),
	.d(\clock_1|Mod0|auto_generated|divider|divider|StageOut[22]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_1|display [18]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_1|display[18] .is_wysiwyg = "true";
defparam \clock_1|display[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N6
fiftyfivenm_lcell_comb \clock_1|Mod0|auto_generated|divider|divider|StageOut[21]~9 (
// Equation(s):
// \clock_1|Mod0|auto_generated|divider|divider|StageOut[21]~9_combout  = (\clock_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (\clock_1|hour_reg [1])) # 
// (!\clock_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\clock_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout )))

	.dataa(gnd),
	.datab(\clock_1|hour_reg [1]),
	.datac(\clock_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datad(\clock_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\clock_1|Mod0|auto_generated|divider|divider|StageOut[21]~9_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Mod0|auto_generated|divider|divider|StageOut[21]~9 .lut_mask = 16'hCCF0;
defparam \clock_1|Mod0|auto_generated|divider|divider|StageOut[21]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N7
dffeas \clock_1|display[17] (
	.clk(\clock_1|sec~clkctrl_outclk ),
	.d(\clock_1|Mod0|auto_generated|divider|divider|StageOut[21]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_1|display [17]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_1|display[17] .is_wysiwyg = "true";
defparam \clock_1|display[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N12
fiftyfivenm_lcell_comb \clock_1|Mux13~0 (
// Equation(s):
// \clock_1|Mux13~0_combout  = (!\clock_1|display [19] & (!\clock_1|display [17] & (\clock_1|display [16] $ (\clock_1|display [18]))))

	.dataa(\clock_1|display [19]),
	.datab(\clock_1|display [16]),
	.datac(\clock_1|display [18]),
	.datad(\clock_1|display [17]),
	.cin(gnd),
	.combout(\clock_1|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Mux13~0 .lut_mask = 16'h0014;
defparam \clock_1|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N28
fiftyfivenm_lcell_comb \clock_1|Mod0|auto_generated|divider|divider|StageOut[24]~8 (
// Equation(s):
// \clock_1|Mod0|auto_generated|divider|divider|StageOut[24]~8_combout  = (\clock_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\clock_1|Mod0|auto_generated|divider|divider|StageOut[18]~0_combout ) # 
// ((\clock_1|Mod0|auto_generated|divider|divider|StageOut[18]~1_combout )))) # (!\clock_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (((\clock_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout ))))

	.dataa(\clock_1|Mod0|auto_generated|divider|divider|StageOut[18]~0_combout ),
	.datab(\clock_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\clock_1|Mod0|auto_generated|divider|divider|StageOut[18]~1_combout ),
	.datad(\clock_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\clock_1|Mod0|auto_generated|divider|divider|StageOut[24]~8_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Mod0|auto_generated|divider|divider|StageOut[24]~8 .lut_mask = 16'hFBC8;
defparam \clock_1|Mod0|auto_generated|divider|divider|StageOut[24]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N29
dffeas \clock_1|display[20] (
	.clk(\clock_1|sec~clkctrl_outclk ),
	.d(\clock_1|Mod0|auto_generated|divider|divider|StageOut[24]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_1|display [20]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_1|display[20] .is_wysiwyg = "true";
defparam \clock_1|display[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N12
fiftyfivenm_lcell_comb \clock_1|Mux13~1 (
// Equation(s):
// \clock_1|Mux13~1_combout  = (\clock_1|display [20]) # (!\clock_1|Mux13~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_1|Mux13~0_combout ),
	.datad(\clock_1|display [20]),
	.cin(gnd),
	.combout(\clock_1|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Mux13~1 .lut_mask = 16'hFF0F;
defparam \clock_1|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N16
fiftyfivenm_lcell_comb \clock_1|Div0|auto_generated|divider|divider|op_1~0 (
// Equation(s):
// \clock_1|Div0|auto_generated|divider|divider|op_1~0_combout  = \clock_1|hour_reg [2] $ (VCC)
// \clock_1|Div0|auto_generated|divider|divider|op_1~1  = CARRY(\clock_1|hour_reg [2])

	.dataa(\clock_1|hour_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\clock_1|Div0|auto_generated|divider|divider|op_1~0_combout ),
	.cout(\clock_1|Div0|auto_generated|divider|divider|op_1~1 ));
// synopsys translate_off
defparam \clock_1|Div0|auto_generated|divider|divider|op_1~0 .lut_mask = 16'h55AA;
defparam \clock_1|Div0|auto_generated|divider|divider|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N18
fiftyfivenm_lcell_comb \clock_1|Div0|auto_generated|divider|divider|op_1~2 (
// Equation(s):
// \clock_1|Div0|auto_generated|divider|divider|op_1~2_combout  = (\clock_1|hour_reg [3] & (\clock_1|Div0|auto_generated|divider|divider|op_1~1  & VCC)) # (!\clock_1|hour_reg [3] & (!\clock_1|Div0|auto_generated|divider|divider|op_1~1 ))
// \clock_1|Div0|auto_generated|divider|divider|op_1~3  = CARRY((!\clock_1|hour_reg [3] & !\clock_1|Div0|auto_generated|divider|divider|op_1~1 ))

	.dataa(gnd),
	.datab(\clock_1|hour_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_1|Div0|auto_generated|divider|divider|op_1~1 ),
	.combout(\clock_1|Div0|auto_generated|divider|divider|op_1~2_combout ),
	.cout(\clock_1|Div0|auto_generated|divider|divider|op_1~3 ));
// synopsys translate_off
defparam \clock_1|Div0|auto_generated|divider|divider|op_1~2 .lut_mask = 16'hC303;
defparam \clock_1|Div0|auto_generated|divider|divider|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N20
fiftyfivenm_lcell_comb \clock_1|Div0|auto_generated|divider|divider|op_1~4 (
// Equation(s):
// \clock_1|Div0|auto_generated|divider|divider|op_1~4_combout  = (\clock_1|hour_reg [4] & (\clock_1|Div0|auto_generated|divider|divider|op_1~3  $ (GND))) # (!\clock_1|hour_reg [4] & (!\clock_1|Div0|auto_generated|divider|divider|op_1~3  & VCC))
// \clock_1|Div0|auto_generated|divider|divider|op_1~5  = CARRY((\clock_1|hour_reg [4] & !\clock_1|Div0|auto_generated|divider|divider|op_1~3 ))

	.dataa(gnd),
	.datab(\clock_1|hour_reg [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_1|Div0|auto_generated|divider|divider|op_1~3 ),
	.combout(\clock_1|Div0|auto_generated|divider|divider|op_1~4_combout ),
	.cout(\clock_1|Div0|auto_generated|divider|divider|op_1~5 ));
// synopsys translate_off
defparam \clock_1|Div0|auto_generated|divider|divider|op_1~4 .lut_mask = 16'hC30C;
defparam \clock_1|Div0|auto_generated|divider|divider|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N22
fiftyfivenm_lcell_comb \clock_1|Div0|auto_generated|divider|divider|op_1~6 (
// Equation(s):
// \clock_1|Div0|auto_generated|divider|divider|op_1~6_combout  = !\clock_1|Div0|auto_generated|divider|divider|op_1~5 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\clock_1|Div0|auto_generated|divider|divider|op_1~5 ),
	.combout(\clock_1|Div0|auto_generated|divider|divider|op_1~6_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Div0|auto_generated|divider|divider|op_1~6 .lut_mask = 16'h0F0F;
defparam \clock_1|Div0|auto_generated|divider|divider|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N30
fiftyfivenm_lcell_comb \clock_1|Div0|auto_generated|divider|divider|StageOut[10]~0 (
// Equation(s):
// \clock_1|Div0|auto_generated|divider|divider|StageOut[10]~0_combout  = (\clock_1|hour_reg [4] & \clock_1|Div0|auto_generated|divider|divider|op_1~6_combout )

	.dataa(gnd),
	.datab(\clock_1|hour_reg [4]),
	.datac(\clock_1|Div0|auto_generated|divider|divider|op_1~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\clock_1|Div0|auto_generated|divider|divider|StageOut[10]~0_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Div0|auto_generated|divider|divider|StageOut[10]~0 .lut_mask = 16'hC0C0;
defparam \clock_1|Div0|auto_generated|divider|divider|StageOut[10]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N2
fiftyfivenm_lcell_comb \clock_1|Div0|auto_generated|divider|divider|StageOut[10]~1 (
// Equation(s):
// \clock_1|Div0|auto_generated|divider|divider|StageOut[10]~1_combout  = (\clock_1|Div0|auto_generated|divider|divider|op_1~4_combout  & !\clock_1|Div0|auto_generated|divider|divider|op_1~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_1|Div0|auto_generated|divider|divider|op_1~4_combout ),
	.datad(\clock_1|Div0|auto_generated|divider|divider|op_1~6_combout ),
	.cin(gnd),
	.combout(\clock_1|Div0|auto_generated|divider|divider|StageOut[10]~1_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Div0|auto_generated|divider|divider|StageOut[10]~1 .lut_mask = 16'h00F0;
defparam \clock_1|Div0|auto_generated|divider|divider|StageOut[10]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N4
fiftyfivenm_lcell_comb \clock_1|Div0|auto_generated|divider|divider|StageOut[9]~2 (
// Equation(s):
// \clock_1|Div0|auto_generated|divider|divider|StageOut[9]~2_combout  = (\clock_1|Div0|auto_generated|divider|divider|op_1~6_combout  & \clock_1|hour_reg [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_1|Div0|auto_generated|divider|divider|op_1~6_combout ),
	.datad(\clock_1|hour_reg [3]),
	.cin(gnd),
	.combout(\clock_1|Div0|auto_generated|divider|divider|StageOut[9]~2_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Div0|auto_generated|divider|divider|StageOut[9]~2 .lut_mask = 16'hF000;
defparam \clock_1|Div0|auto_generated|divider|divider|StageOut[9]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N28
fiftyfivenm_lcell_comb \clock_1|Div0|auto_generated|divider|divider|StageOut[9]~3 (
// Equation(s):
// \clock_1|Div0|auto_generated|divider|divider|StageOut[9]~3_combout  = (!\clock_1|Div0|auto_generated|divider|divider|op_1~6_combout  & \clock_1|Div0|auto_generated|divider|divider|op_1~2_combout )

	.dataa(gnd),
	.datab(\clock_1|Div0|auto_generated|divider|divider|op_1~6_combout ),
	.datac(gnd),
	.datad(\clock_1|Div0|auto_generated|divider|divider|op_1~2_combout ),
	.cin(gnd),
	.combout(\clock_1|Div0|auto_generated|divider|divider|StageOut[9]~3_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Div0|auto_generated|divider|divider|StageOut[9]~3 .lut_mask = 16'h3300;
defparam \clock_1|Div0|auto_generated|divider|divider|StageOut[9]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N26
fiftyfivenm_lcell_comb \clock_1|Div0|auto_generated|divider|divider|StageOut[8]~5 (
// Equation(s):
// \clock_1|Div0|auto_generated|divider|divider|StageOut[8]~5_combout  = (!\clock_1|Div0|auto_generated|divider|divider|op_1~6_combout  & \clock_1|Div0|auto_generated|divider|divider|op_1~0_combout )

	.dataa(gnd),
	.datab(\clock_1|Div0|auto_generated|divider|divider|op_1~6_combout ),
	.datac(gnd),
	.datad(\clock_1|Div0|auto_generated|divider|divider|op_1~0_combout ),
	.cin(gnd),
	.combout(\clock_1|Div0|auto_generated|divider|divider|StageOut[8]~5_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Div0|auto_generated|divider|divider|StageOut[8]~5 .lut_mask = 16'h3300;
defparam \clock_1|Div0|auto_generated|divider|divider|StageOut[8]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N24
fiftyfivenm_lcell_comb \clock_1|Div0|auto_generated|divider|divider|StageOut[8]~4 (
// Equation(s):
// \clock_1|Div0|auto_generated|divider|divider|StageOut[8]~4_combout  = (\clock_1|hour_reg [2] & \clock_1|Div0|auto_generated|divider|divider|op_1~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_1|hour_reg [2]),
	.datad(\clock_1|Div0|auto_generated|divider|divider|op_1~6_combout ),
	.cin(gnd),
	.combout(\clock_1|Div0|auto_generated|divider|divider|StageOut[8]~4_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Div0|auto_generated|divider|divider|StageOut[8]~4 .lut_mask = 16'hF000;
defparam \clock_1|Div0|auto_generated|divider|divider|StageOut[8]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N10
fiftyfivenm_lcell_comb \clock_1|display[24]~13 (
// Equation(s):
// \clock_1|display[24]~13_cout  = CARRY(\clock_1|hour_reg [1])

	.dataa(\clock_1|hour_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\clock_1|display[24]~13_cout ));
// synopsys translate_off
defparam \clock_1|display[24]~13 .lut_mask = 16'h00AA;
defparam \clock_1|display[24]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N12
fiftyfivenm_lcell_comb \clock_1|display[24]~15 (
// Equation(s):
// \clock_1|display[24]~15_cout  = CARRY((!\clock_1|Div0|auto_generated|divider|divider|StageOut[8]~5_combout  & (!\clock_1|Div0|auto_generated|divider|divider|StageOut[8]~4_combout  & !\clock_1|display[24]~13_cout )))

	.dataa(\clock_1|Div0|auto_generated|divider|divider|StageOut[8]~5_combout ),
	.datab(\clock_1|Div0|auto_generated|divider|divider|StageOut[8]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_1|display[24]~13_cout ),
	.combout(),
	.cout(\clock_1|display[24]~15_cout ));
// synopsys translate_off
defparam \clock_1|display[24]~15 .lut_mask = 16'h0001;
defparam \clock_1|display[24]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N14
fiftyfivenm_lcell_comb \clock_1|display[24]~17 (
// Equation(s):
// \clock_1|display[24]~17_cout  = CARRY((!\clock_1|display[24]~15_cout  & ((\clock_1|Div0|auto_generated|divider|divider|StageOut[9]~2_combout ) # (\clock_1|Div0|auto_generated|divider|divider|StageOut[9]~3_combout ))))

	.dataa(\clock_1|Div0|auto_generated|divider|divider|StageOut[9]~2_combout ),
	.datab(\clock_1|Div0|auto_generated|divider|divider|StageOut[9]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_1|display[24]~15_cout ),
	.combout(),
	.cout(\clock_1|display[24]~17_cout ));
// synopsys translate_off
defparam \clock_1|display[24]~17 .lut_mask = 16'h000E;
defparam \clock_1|display[24]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N16
fiftyfivenm_lcell_comb \clock_1|display[24]~19 (
// Equation(s):
// \clock_1|display[24]~19_cout  = CARRY((!\clock_1|Div0|auto_generated|divider|divider|StageOut[10]~0_combout  & (!\clock_1|Div0|auto_generated|divider|divider|StageOut[10]~1_combout  & !\clock_1|display[24]~17_cout )))

	.dataa(\clock_1|Div0|auto_generated|divider|divider|StageOut[10]~0_combout ),
	.datab(\clock_1|Div0|auto_generated|divider|divider|StageOut[10]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_1|display[24]~17_cout ),
	.combout(),
	.cout(\clock_1|display[24]~19_cout ));
// synopsys translate_off
defparam \clock_1|display[24]~19 .lut_mask = 16'h0001;
defparam \clock_1|display[24]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N18
fiftyfivenm_lcell_comb \clock_1|display[24]~20 (
// Equation(s):
// \clock_1|display[24]~20_combout  = !\clock_1|display[24]~19_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\clock_1|display[24]~19_cout ),
	.combout(\clock_1|display[24]~20_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|display[24]~20 .lut_mask = 16'h0F0F;
defparam \clock_1|display[24]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y17_N19
dffeas \clock_1|display[24] (
	.clk(\clock_1|sec~clkctrl_outclk ),
	.d(\clock_1|display[24]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_1|display [24]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_1|display[24] .is_wysiwyg = "true";
defparam \clock_1|display[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N8
fiftyfivenm_lcell_comb \clock_1|display[25]~24 (
// Equation(s):
// \clock_1|display[25]~24_combout  = !\clock_1|Div0|auto_generated|divider|divider|op_1~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\clock_1|Div0|auto_generated|divider|divider|op_1~6_combout ),
	.cin(gnd),
	.combout(\clock_1|display[25]~24_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|display[25]~24 .lut_mask = 16'h00FF;
defparam \clock_1|display[25]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N9
dffeas \clock_1|display[25] (
	.clk(\clock_1|sec~clkctrl_outclk ),
	.d(\clock_1|display[25]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_1|display [25]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_1|display[25] .is_wysiwyg = "true";
defparam \clock_1|display[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N24
fiftyfivenm_lcell_comb \clock_1|Mux6~0 (
// Equation(s):
// \clock_1|Mux6~0_combout  = (\clock_1|display [24] & !\clock_1|display [25])

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_1|display [24]),
	.datad(\clock_1|display [25]),
	.cin(gnd),
	.combout(\clock_1|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Mux6~0 .lut_mask = 16'h00F0;
defparam \clock_1|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N27
dffeas \display_1|next_state.DS1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\display_1|state.DS4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display_1|next_state.DS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \display_1|next_state.DS1 .is_wysiwyg = "true";
defparam \display_1|next_state.DS1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N26
fiftyfivenm_lcell_comb \display_1|state.DS1~0 (
// Equation(s):
// \display_1|state.DS1~0_combout  = !\display_1|next_state.DS1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\display_1|next_state.DS1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\display_1|state.DS1~0_combout ),
	.cout());
// synopsys translate_off
defparam \display_1|state.DS1~0 .lut_mask = 16'h0F0F;
defparam \display_1|state.DS1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N0
fiftyfivenm_lcell_comb \display_1|Add0~0 (
// Equation(s):
// \display_1|Add0~0_combout  = \display_1|CNT [0] $ (VCC)
// \display_1|Add0~1  = CARRY(\display_1|CNT [0])

	.dataa(\display_1|CNT [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\display_1|Add0~0_combout ),
	.cout(\display_1|Add0~1 ));
// synopsys translate_off
defparam \display_1|Add0~0 .lut_mask = 16'h55AA;
defparam \display_1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N2
fiftyfivenm_lcell_comb \display_1|Add0~2 (
// Equation(s):
// \display_1|Add0~2_combout  = (\display_1|CNT [1] & (!\display_1|Add0~1 )) # (!\display_1|CNT [1] & ((\display_1|Add0~1 ) # (GND)))
// \display_1|Add0~3  = CARRY((!\display_1|Add0~1 ) # (!\display_1|CNT [1]))

	.dataa(gnd),
	.datab(\display_1|CNT [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\display_1|Add0~1 ),
	.combout(\display_1|Add0~2_combout ),
	.cout(\display_1|Add0~3 ));
// synopsys translate_off
defparam \display_1|Add0~2 .lut_mask = 16'h3C3F;
defparam \display_1|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y21_N3
dffeas \display_1|CNT[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\display_1|Add0~2_combout ),
	.asdata(vcc),
	.clrn(\async_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display_1|CNT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \display_1|CNT[1] .is_wysiwyg = "true";
defparam \display_1|CNT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N4
fiftyfivenm_lcell_comb \display_1|Add0~4 (
// Equation(s):
// \display_1|Add0~4_combout  = (\display_1|CNT [2] & (\display_1|Add0~3  $ (GND))) # (!\display_1|CNT [2] & (!\display_1|Add0~3  & VCC))
// \display_1|Add0~5  = CARRY((\display_1|CNT [2] & !\display_1|Add0~3 ))

	.dataa(gnd),
	.datab(\display_1|CNT [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\display_1|Add0~3 ),
	.combout(\display_1|Add0~4_combout ),
	.cout(\display_1|Add0~5 ));
// synopsys translate_off
defparam \display_1|Add0~4 .lut_mask = 16'hC30C;
defparam \display_1|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y21_N5
dffeas \display_1|CNT[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\display_1|Add0~4_combout ),
	.asdata(vcc),
	.clrn(\async_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display_1|CNT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \display_1|CNT[2] .is_wysiwyg = "true";
defparam \display_1|CNT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N6
fiftyfivenm_lcell_comb \display_1|Add0~6 (
// Equation(s):
// \display_1|Add0~6_combout  = (\display_1|CNT [3] & (!\display_1|Add0~5 )) # (!\display_1|CNT [3] & ((\display_1|Add0~5 ) # (GND)))
// \display_1|Add0~7  = CARRY((!\display_1|Add0~5 ) # (!\display_1|CNT [3]))

	.dataa(\display_1|CNT [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\display_1|Add0~5 ),
	.combout(\display_1|Add0~6_combout ),
	.cout(\display_1|Add0~7 ));
// synopsys translate_off
defparam \display_1|Add0~6 .lut_mask = 16'h5A5F;
defparam \display_1|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y21_N7
dffeas \display_1|CNT[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\display_1|Add0~6_combout ),
	.asdata(vcc),
	.clrn(\async_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display_1|CNT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \display_1|CNT[3] .is_wysiwyg = "true";
defparam \display_1|CNT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N8
fiftyfivenm_lcell_comb \display_1|Add0~8 (
// Equation(s):
// \display_1|Add0~8_combout  = (\display_1|CNT [4] & (\display_1|Add0~7  $ (GND))) # (!\display_1|CNT [4] & (!\display_1|Add0~7  & VCC))
// \display_1|Add0~9  = CARRY((\display_1|CNT [4] & !\display_1|Add0~7 ))

	.dataa(\display_1|CNT [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\display_1|Add0~7 ),
	.combout(\display_1|Add0~8_combout ),
	.cout(\display_1|Add0~9 ));
// synopsys translate_off
defparam \display_1|Add0~8 .lut_mask = 16'hA50A;
defparam \display_1|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N10
fiftyfivenm_lcell_comb \display_1|Add0~10 (
// Equation(s):
// \display_1|Add0~10_combout  = (\display_1|CNT [5] & (!\display_1|Add0~9 )) # (!\display_1|CNT [5] & ((\display_1|Add0~9 ) # (GND)))
// \display_1|Add0~11  = CARRY((!\display_1|Add0~9 ) # (!\display_1|CNT [5]))

	.dataa(\display_1|CNT [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\display_1|Add0~9 ),
	.combout(\display_1|Add0~10_combout ),
	.cout(\display_1|Add0~11 ));
// synopsys translate_off
defparam \display_1|Add0~10 .lut_mask = 16'h5A5F;
defparam \display_1|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y21_N11
dffeas \display_1|CNT[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\display_1|Add0~10_combout ),
	.asdata(vcc),
	.clrn(\async_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display_1|CNT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \display_1|CNT[5] .is_wysiwyg = "true";
defparam \display_1|CNT[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N12
fiftyfivenm_lcell_comb \display_1|Add0~12 (
// Equation(s):
// \display_1|Add0~12_combout  = (\display_1|CNT [6] & (\display_1|Add0~11  $ (GND))) # (!\display_1|CNT [6] & (!\display_1|Add0~11  & VCC))
// \display_1|Add0~13  = CARRY((\display_1|CNT [6] & !\display_1|Add0~11 ))

	.dataa(\display_1|CNT [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\display_1|Add0~11 ),
	.combout(\display_1|Add0~12_combout ),
	.cout(\display_1|Add0~13 ));
// synopsys translate_off
defparam \display_1|Add0~12 .lut_mask = 16'hA50A;
defparam \display_1|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N20
fiftyfivenm_lcell_comb \display_1|CNT~5 (
// Equation(s):
// \display_1|CNT~5_combout  = (\display_1|Add0~12_combout  & (((\display_1|CNT [0]) # (!\display_1|Equal0~3_combout )) # (!\display_1|Equal0~4_combout )))

	.dataa(\display_1|Equal0~4_combout ),
	.datab(\display_1|Equal0~3_combout ),
	.datac(\display_1|CNT [0]),
	.datad(\display_1|Add0~12_combout ),
	.cin(gnd),
	.combout(\display_1|CNT~5_combout ),
	.cout());
// synopsys translate_off
defparam \display_1|CNT~5 .lut_mask = 16'hF700;
defparam \display_1|CNT~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N21
dffeas \display_1|CNT[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\display_1|CNT~5_combout ),
	.asdata(vcc),
	.clrn(\async_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display_1|CNT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \display_1|CNT[6] .is_wysiwyg = "true";
defparam \display_1|CNT[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N14
fiftyfivenm_lcell_comb \display_1|Add0~14 (
// Equation(s):
// \display_1|Add0~14_combout  = (\display_1|CNT [7] & (!\display_1|Add0~13 )) # (!\display_1|CNT [7] & ((\display_1|Add0~13 ) # (GND)))
// \display_1|Add0~15  = CARRY((!\display_1|Add0~13 ) # (!\display_1|CNT [7]))

	.dataa(gnd),
	.datab(\display_1|CNT [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\display_1|Add0~13 ),
	.combout(\display_1|Add0~14_combout ),
	.cout(\display_1|Add0~15 ));
// synopsys translate_off
defparam \display_1|Add0~14 .lut_mask = 16'h3C3F;
defparam \display_1|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y21_N15
dffeas \display_1|CNT[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\display_1|Add0~14_combout ),
	.asdata(vcc),
	.clrn(\async_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display_1|CNT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \display_1|CNT[7] .is_wysiwyg = "true";
defparam \display_1|CNT[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N16
fiftyfivenm_lcell_comb \display_1|Add0~16 (
// Equation(s):
// \display_1|Add0~16_combout  = (\display_1|CNT [8] & (\display_1|Add0~15  $ (GND))) # (!\display_1|CNT [8] & (!\display_1|Add0~15  & VCC))
// \display_1|Add0~17  = CARRY((\display_1|CNT [8] & !\display_1|Add0~15 ))

	.dataa(\display_1|CNT [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\display_1|Add0~15 ),
	.combout(\display_1|Add0~16_combout ),
	.cout(\display_1|Add0~17 ));
// synopsys translate_off
defparam \display_1|Add0~16 .lut_mask = 16'hA50A;
defparam \display_1|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N4
fiftyfivenm_lcell_comb \display_1|CNT~4 (
// Equation(s):
// \display_1|CNT~4_combout  = (\display_1|Add0~16_combout  & ((\display_1|CNT [0]) # ((!\display_1|Equal0~4_combout ) # (!\display_1|Equal0~3_combout ))))

	.dataa(\display_1|CNT [0]),
	.datab(\display_1|Equal0~3_combout ),
	.datac(\display_1|Add0~16_combout ),
	.datad(\display_1|Equal0~4_combout ),
	.cin(gnd),
	.combout(\display_1|CNT~4_combout ),
	.cout());
// synopsys translate_off
defparam \display_1|CNT~4 .lut_mask = 16'hB0F0;
defparam \display_1|CNT~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N5
dffeas \display_1|CNT[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\display_1|CNT~4_combout ),
	.asdata(vcc),
	.clrn(\async_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display_1|CNT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \display_1|CNT[8] .is_wysiwyg = "true";
defparam \display_1|CNT[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N18
fiftyfivenm_lcell_comb \display_1|Add0~18 (
// Equation(s):
// \display_1|Add0~18_combout  = (\display_1|CNT [9] & (!\display_1|Add0~17 )) # (!\display_1|CNT [9] & ((\display_1|Add0~17 ) # (GND)))
// \display_1|Add0~19  = CARRY((!\display_1|Add0~17 ) # (!\display_1|CNT [9]))

	.dataa(\display_1|CNT [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\display_1|Add0~17 ),
	.combout(\display_1|Add0~18_combout ),
	.cout(\display_1|Add0~19 ));
// synopsys translate_off
defparam \display_1|Add0~18 .lut_mask = 16'h5A5F;
defparam \display_1|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N6
fiftyfivenm_lcell_comb \display_1|CNT~3 (
// Equation(s):
// \display_1|CNT~3_combout  = (\display_1|Add0~18_combout  & (((\display_1|CNT [0]) # (!\display_1|Equal0~3_combout )) # (!\display_1|Equal0~4_combout )))

	.dataa(\display_1|Equal0~4_combout ),
	.datab(\display_1|Equal0~3_combout ),
	.datac(\display_1|CNT [0]),
	.datad(\display_1|Add0~18_combout ),
	.cin(gnd),
	.combout(\display_1|CNT~3_combout ),
	.cout());
// synopsys translate_off
defparam \display_1|CNT~3 .lut_mask = 16'hF700;
defparam \display_1|CNT~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N7
dffeas \display_1|CNT[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\display_1|CNT~3_combout ),
	.asdata(vcc),
	.clrn(\async_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display_1|CNT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \display_1|CNT[9] .is_wysiwyg = "true";
defparam \display_1|CNT[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N20
fiftyfivenm_lcell_comb \display_1|Add0~20 (
// Equation(s):
// \display_1|Add0~20_combout  = (\display_1|CNT [10] & (\display_1|Add0~19  $ (GND))) # (!\display_1|CNT [10] & (!\display_1|Add0~19  & VCC))
// \display_1|Add0~21  = CARRY((\display_1|CNT [10] & !\display_1|Add0~19 ))

	.dataa(gnd),
	.datab(\display_1|CNT [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\display_1|Add0~19 ),
	.combout(\display_1|Add0~20_combout ),
	.cout(\display_1|Add0~21 ));
// synopsys translate_off
defparam \display_1|Add0~20 .lut_mask = 16'hC30C;
defparam \display_1|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y21_N21
dffeas \display_1|CNT[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\display_1|Add0~20_combout ),
	.asdata(vcc),
	.clrn(\async_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display_1|CNT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \display_1|CNT[10] .is_wysiwyg = "true";
defparam \display_1|CNT[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N22
fiftyfivenm_lcell_comb \display_1|Add0~22 (
// Equation(s):
// \display_1|Add0~22_combout  = (\display_1|CNT [11] & (!\display_1|Add0~21 )) # (!\display_1|CNT [11] & ((\display_1|Add0~21 ) # (GND)))
// \display_1|Add0~23  = CARRY((!\display_1|Add0~21 ) # (!\display_1|CNT [11]))

	.dataa(\display_1|CNT [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\display_1|Add0~21 ),
	.combout(\display_1|Add0~22_combout ),
	.cout(\display_1|Add0~23 ));
// synopsys translate_off
defparam \display_1|Add0~22 .lut_mask = 16'h5A5F;
defparam \display_1|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y21_N23
dffeas \display_1|CNT[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\display_1|Add0~22_combout ),
	.asdata(vcc),
	.clrn(\async_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display_1|CNT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \display_1|CNT[11] .is_wysiwyg = "true";
defparam \display_1|CNT[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N14
fiftyfivenm_lcell_comb \display_1|Equal0~1 (
// Equation(s):
// \display_1|Equal0~1_combout  = (\display_1|CNT [9] & (!\display_1|CNT [10] & (\display_1|CNT [8] & !\display_1|CNT [11])))

	.dataa(\display_1|CNT [9]),
	.datab(\display_1|CNT [10]),
	.datac(\display_1|CNT [8]),
	.datad(\display_1|CNT [11]),
	.cin(gnd),
	.combout(\display_1|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \display_1|Equal0~1 .lut_mask = 16'h0020;
defparam \display_1|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N22
fiftyfivenm_lcell_comb \display_1|Equal0~2 (
// Equation(s):
// \display_1|Equal0~2_combout  = (!\display_1|CNT [7] & (\display_1|CNT [6] & !\display_1|CNT [5]))

	.dataa(\display_1|CNT [7]),
	.datab(\display_1|CNT [6]),
	.datac(gnd),
	.datad(\display_1|CNT [5]),
	.cin(gnd),
	.combout(\display_1|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \display_1|Equal0~2 .lut_mask = 16'h0044;
defparam \display_1|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N24
fiftyfivenm_lcell_comb \display_1|Add0~24 (
// Equation(s):
// \display_1|Add0~24_combout  = (\display_1|CNT [12] & (\display_1|Add0~23  $ (GND))) # (!\display_1|CNT [12] & (!\display_1|Add0~23  & VCC))
// \display_1|Add0~25  = CARRY((\display_1|CNT [12] & !\display_1|Add0~23 ))

	.dataa(gnd),
	.datab(\display_1|CNT [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\display_1|Add0~23 ),
	.combout(\display_1|Add0~24_combout ),
	.cout(\display_1|Add0~25 ));
// synopsys translate_off
defparam \display_1|Add0~24 .lut_mask = 16'hC30C;
defparam \display_1|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y21_N25
dffeas \display_1|CNT[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\display_1|Add0~24_combout ),
	.asdata(vcc),
	.clrn(\async_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display_1|CNT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \display_1|CNT[12] .is_wysiwyg = "true";
defparam \display_1|CNT[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N26
fiftyfivenm_lcell_comb \display_1|Add0~26 (
// Equation(s):
// \display_1|Add0~26_combout  = (\display_1|CNT [13] & (!\display_1|Add0~25 )) # (!\display_1|CNT [13] & ((\display_1|Add0~25 ) # (GND)))
// \display_1|Add0~27  = CARRY((!\display_1|Add0~25 ) # (!\display_1|CNT [13]))

	.dataa(\display_1|CNT [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\display_1|Add0~25 ),
	.combout(\display_1|Add0~26_combout ),
	.cout(\display_1|Add0~27 ));
// synopsys translate_off
defparam \display_1|Add0~26 .lut_mask = 16'h5A5F;
defparam \display_1|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y21_N27
dffeas \display_1|CNT[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\display_1|Add0~26_combout ),
	.asdata(vcc),
	.clrn(\async_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display_1|CNT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \display_1|CNT[13] .is_wysiwyg = "true";
defparam \display_1|CNT[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N28
fiftyfivenm_lcell_comb \display_1|Add0~28 (
// Equation(s):
// \display_1|Add0~28_combout  = (\display_1|CNT [14] & (\display_1|Add0~27  $ (GND))) # (!\display_1|CNT [14] & (!\display_1|Add0~27  & VCC))
// \display_1|Add0~29  = CARRY((\display_1|CNT [14] & !\display_1|Add0~27 ))

	.dataa(gnd),
	.datab(\display_1|CNT [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\display_1|Add0~27 ),
	.combout(\display_1|Add0~28_combout ),
	.cout(\display_1|Add0~29 ));
// synopsys translate_off
defparam \display_1|Add0~28 .lut_mask = 16'hC30C;
defparam \display_1|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N18
fiftyfivenm_lcell_comb \display_1|CNT~2 (
// Equation(s):
// \display_1|CNT~2_combout  = (\display_1|Add0~28_combout  & (((\display_1|CNT [0]) # (!\display_1|Equal0~3_combout )) # (!\display_1|Equal0~4_combout )))

	.dataa(\display_1|Equal0~4_combout ),
	.datab(\display_1|Equal0~3_combout ),
	.datac(\display_1|CNT [0]),
	.datad(\display_1|Add0~28_combout ),
	.cin(gnd),
	.combout(\display_1|CNT~2_combout ),
	.cout());
// synopsys translate_off
defparam \display_1|CNT~2 .lut_mask = 16'hF700;
defparam \display_1|CNT~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N19
dffeas \display_1|CNT[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\display_1|CNT~2_combout ),
	.asdata(vcc),
	.clrn(\async_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display_1|CNT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \display_1|CNT[14] .is_wysiwyg = "true";
defparam \display_1|CNT[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N30
fiftyfivenm_lcell_comb \display_1|Add0~30 (
// Equation(s):
// \display_1|Add0~30_combout  = \display_1|CNT [15] $ (\display_1|Add0~29 )

	.dataa(gnd),
	.datab(\display_1|CNT [15]),
	.datac(gnd),
	.datad(gnd),
	.cin(\display_1|Add0~29 ),
	.combout(\display_1|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \display_1|Add0~30 .lut_mask = 16'h3C3C;
defparam \display_1|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N12
fiftyfivenm_lcell_comb \display_1|CNT~1 (
// Equation(s):
// \display_1|CNT~1_combout  = (\display_1|Add0~30_combout  & (((\display_1|CNT [0]) # (!\display_1|Equal0~3_combout )) # (!\display_1|Equal0~4_combout )))

	.dataa(\display_1|Equal0~4_combout ),
	.datab(\display_1|Equal0~3_combout ),
	.datac(\display_1|CNT [0]),
	.datad(\display_1|Add0~30_combout ),
	.cin(gnd),
	.combout(\display_1|CNT~1_combout ),
	.cout());
// synopsys translate_off
defparam \display_1|CNT~1 .lut_mask = 16'hF700;
defparam \display_1|CNT~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N13
dffeas \display_1|CNT[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\display_1|CNT~1_combout ),
	.asdata(vcc),
	.clrn(\async_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display_1|CNT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \display_1|CNT[15] .is_wysiwyg = "true";
defparam \display_1|CNT[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N16
fiftyfivenm_lcell_comb \display_1|Equal0~0 (
// Equation(s):
// \display_1|Equal0~0_combout  = (\display_1|CNT [15] & (\display_1|CNT [14] & (!\display_1|CNT [13] & !\display_1|CNT [12])))

	.dataa(\display_1|CNT [15]),
	.datab(\display_1|CNT [14]),
	.datac(\display_1|CNT [13]),
	.datad(\display_1|CNT [12]),
	.cin(gnd),
	.combout(\display_1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \display_1|Equal0~0 .lut_mask = 16'h0008;
defparam \display_1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N24
fiftyfivenm_lcell_comb \display_1|Equal0~3 (
// Equation(s):
// \display_1|Equal0~3_combout  = (\display_1|Equal0~1_combout  & (\display_1|Equal0~2_combout  & \display_1|Equal0~0_combout ))

	.dataa(gnd),
	.datab(\display_1|Equal0~1_combout ),
	.datac(\display_1|Equal0~2_combout ),
	.datad(\display_1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\display_1|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \display_1|Equal0~3 .lut_mask = 16'hC000;
defparam \display_1|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N2
fiftyfivenm_lcell_comb \display_1|CNT~6 (
// Equation(s):
// \display_1|CNT~6_combout  = (\display_1|Add0~8_combout  & (((\display_1|CNT [0]) # (!\display_1|Equal0~3_combout )) # (!\display_1|Equal0~4_combout )))

	.dataa(\display_1|Equal0~4_combout ),
	.datab(\display_1|Equal0~3_combout ),
	.datac(\display_1|CNT [0]),
	.datad(\display_1|Add0~8_combout ),
	.cin(gnd),
	.combout(\display_1|CNT~6_combout ),
	.cout());
// synopsys translate_off
defparam \display_1|CNT~6 .lut_mask = 16'hF700;
defparam \display_1|CNT~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N3
dffeas \display_1|CNT[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\display_1|CNT~6_combout ),
	.asdata(vcc),
	.clrn(\async_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display_1|CNT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \display_1|CNT[4] .is_wysiwyg = "true";
defparam \display_1|CNT[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N26
fiftyfivenm_lcell_comb \display_1|Equal0~4 (
// Equation(s):
// \display_1|Equal0~4_combout  = (!\display_1|CNT [1] & (!\display_1|CNT [3] & (!\display_1|CNT [2] & \display_1|CNT [4])))

	.dataa(\display_1|CNT [1]),
	.datab(\display_1|CNT [3]),
	.datac(\display_1|CNT [2]),
	.datad(\display_1|CNT [4]),
	.cin(gnd),
	.combout(\display_1|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \display_1|Equal0~4 .lut_mask = 16'h0100;
defparam \display_1|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N30
fiftyfivenm_lcell_comb \display_1|CNT~0 (
// Equation(s):
// \display_1|CNT~0_combout  = (\display_1|Add0~0_combout  & (((\display_1|CNT [0]) # (!\display_1|Equal0~3_combout )) # (!\display_1|Equal0~4_combout )))

	.dataa(\display_1|Equal0~4_combout ),
	.datab(\display_1|Equal0~3_combout ),
	.datac(\display_1|CNT [0]),
	.datad(\display_1|Add0~0_combout ),
	.cin(gnd),
	.combout(\display_1|CNT~0_combout ),
	.cout());
// synopsys translate_off
defparam \display_1|CNT~0 .lut_mask = 16'hF700;
defparam \display_1|CNT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N31
dffeas \display_1|CNT[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\display_1|CNT~0_combout ),
	.asdata(vcc),
	.clrn(\async_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display_1|CNT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \display_1|CNT[0] .is_wysiwyg = "true";
defparam \display_1|CNT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N28
fiftyfivenm_lcell_comb \display_1|Equal1~0 (
// Equation(s):
// \display_1|Equal1~0_combout  = (\display_1|CNT [1] & (\display_1|CNT [3] & (\display_1|CNT [2] & !\display_1|CNT [4])))

	.dataa(\display_1|CNT [1]),
	.datab(\display_1|CNT [3]),
	.datac(\display_1|CNT [2]),
	.datad(\display_1|CNT [4]),
	.cin(gnd),
	.combout(\display_1|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \display_1|Equal1~0 .lut_mask = 16'h0080;
defparam \display_1|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N8
fiftyfivenm_lcell_comb \display_1|Equal1~1 (
// Equation(s):
// \display_1|Equal1~1_combout  = (\display_1|CNT [0] & (\display_1|Equal1~0_combout  & \display_1|Equal0~3_combout ))

	.dataa(\display_1|CNT [0]),
	.datab(\display_1|Equal1~0_combout ),
	.datac(gnd),
	.datad(\display_1|Equal0~3_combout ),
	.cin(gnd),
	.combout(\display_1|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \display_1|Equal1~1 .lut_mask = 16'h8800;
defparam \display_1|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N9
dffeas \display_1|state.DS1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\display_1|state.DS1~0_combout ),
	.clrn(\async_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\display_1|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display_1|state.DS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \display_1|state.DS1 .is_wysiwyg = "true";
defparam \display_1|state.DS1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N28
fiftyfivenm_lcell_comb \display_1|next_state.DS2~0 (
// Equation(s):
// \display_1|next_state.DS2~0_combout  = !\display_1|state.DS1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\display_1|state.DS1~q ),
	.cin(gnd),
	.combout(\display_1|next_state.DS2~0_combout ),
	.cout());
// synopsys translate_off
defparam \display_1|next_state.DS2~0 .lut_mask = 16'h00FF;
defparam \display_1|next_state.DS2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N29
dffeas \display_1|next_state.DS2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\display_1|next_state.DS2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display_1|next_state.DS2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \display_1|next_state.DS2 .is_wysiwyg = "true";
defparam \display_1|next_state.DS2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N30
fiftyfivenm_lcell_comb \display_1|state.DS2~feeder (
// Equation(s):
// \display_1|state.DS2~feeder_combout  = \display_1|next_state.DS2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\display_1|next_state.DS2~q ),
	.cin(gnd),
	.combout(\display_1|state.DS2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \display_1|state.DS2~feeder .lut_mask = 16'hFF00;
defparam \display_1|state.DS2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N31
dffeas \display_1|state.DS2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\display_1|state.DS2~feeder_combout ),
	.asdata(vcc),
	.clrn(\async_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\display_1|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display_1|state.DS2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \display_1|state.DS2 .is_wysiwyg = "true";
defparam \display_1|state.DS2 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y21_N13
dffeas \display_1|next_state.DS3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\display_1|state.DS2~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display_1|next_state.DS3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \display_1|next_state.DS3 .is_wysiwyg = "true";
defparam \display_1|next_state.DS3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N20
fiftyfivenm_lcell_comb \display_1|state.DS3~feeder (
// Equation(s):
// \display_1|state.DS3~feeder_combout  = \display_1|next_state.DS3~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\display_1|next_state.DS3~q ),
	.cin(gnd),
	.combout(\display_1|state.DS3~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \display_1|state.DS3~feeder .lut_mask = 16'hFF00;
defparam \display_1|state.DS3~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N21
dffeas \display_1|state.DS3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\display_1|state.DS3~feeder_combout ),
	.asdata(vcc),
	.clrn(\async_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\display_1|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display_1|state.DS3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \display_1|state.DS3 .is_wysiwyg = "true";
defparam \display_1|state.DS3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N22
fiftyfivenm_lcell_comb \display_1|next_state.DS4~0 (
// Equation(s):
// \display_1|next_state.DS4~0_combout  = !\display_1|state.DS3~q 

	.dataa(gnd),
	.datab(\display_1|state.DS3~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\display_1|next_state.DS4~0_combout ),
	.cout());
// synopsys translate_off
defparam \display_1|next_state.DS4~0 .lut_mask = 16'h3333;
defparam \display_1|next_state.DS4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N23
dffeas \display_1|next_state.DS4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\display_1|next_state.DS4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display_1|next_state.DS4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \display_1|next_state.DS4 .is_wysiwyg = "true";
defparam \display_1|next_state.DS4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N14
fiftyfivenm_lcell_comb \display_1|state.DS4~0 (
// Equation(s):
// \display_1|state.DS4~0_combout  = !\display_1|next_state.DS4~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\display_1|next_state.DS4~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\display_1|state.DS4~0_combout ),
	.cout());
// synopsys translate_off
defparam \display_1|state.DS4~0 .lut_mask = 16'h0F0F;
defparam \display_1|state.DS4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N15
dffeas \display_1|state.DS4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\display_1|state.DS4~0_combout ),
	.asdata(vcc),
	.clrn(\async_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\display_1|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display_1|state.DS4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \display_1|state.DS4 .is_wysiwyg = "true";
defparam \display_1|state.DS4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N16
fiftyfivenm_lcell_comb \display_1|segment[0]~0 (
// Equation(s):
// \display_1|segment[0]~0_combout  = (\display_1|state.DS4~q ) # (\display_1|state.DS3~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\display_1|state.DS4~q ),
	.datad(\display_1|state.DS3~q ),
	.cin(gnd),
	.combout(\display_1|segment[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \display_1|segment[0]~0 .lut_mask = 16'hFFF0;
defparam \display_1|segment[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N6
fiftyfivenm_lcell_comb \display_1|segment[0]~1 (
// Equation(s):
// \display_1|segment[0]~1_combout  = (\display_1|state.DS4~q ) # ((\display_1|state.DS2~q  & !\display_1|state.DS3~q ))

	.dataa(\display_1|state.DS2~q ),
	.datab(\display_1|state.DS4~q ),
	.datac(gnd),
	.datad(\display_1|state.DS3~q ),
	.cin(gnd),
	.combout(\display_1|segment[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \display_1|segment[0]~1 .lut_mask = 16'hCCEE;
defparam \display_1|segment[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N14
fiftyfivenm_lcell_comb \clock_1|Div1|auto_generated|divider|divider|op_1~0 (
// Equation(s):
// \clock_1|Div1|auto_generated|divider|divider|op_1~0_combout  = \clock_1|min_reg [3] $ (VCC)
// \clock_1|Div1|auto_generated|divider|divider|op_1~1  = CARRY(\clock_1|min_reg [3])

	.dataa(\clock_1|min_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\clock_1|Div1|auto_generated|divider|divider|op_1~0_combout ),
	.cout(\clock_1|Div1|auto_generated|divider|divider|op_1~1 ));
// synopsys translate_off
defparam \clock_1|Div1|auto_generated|divider|divider|op_1~0 .lut_mask = 16'h55AA;
defparam \clock_1|Div1|auto_generated|divider|divider|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N16
fiftyfivenm_lcell_comb \clock_1|Div1|auto_generated|divider|divider|op_1~2 (
// Equation(s):
// \clock_1|Div1|auto_generated|divider|divider|op_1~2_combout  = (\clock_1|min_reg [4] & (\clock_1|Div1|auto_generated|divider|divider|op_1~1  & VCC)) # (!\clock_1|min_reg [4] & (!\clock_1|Div1|auto_generated|divider|divider|op_1~1 ))
// \clock_1|Div1|auto_generated|divider|divider|op_1~3  = CARRY((!\clock_1|min_reg [4] & !\clock_1|Div1|auto_generated|divider|divider|op_1~1 ))

	.dataa(\clock_1|min_reg [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_1|Div1|auto_generated|divider|divider|op_1~1 ),
	.combout(\clock_1|Div1|auto_generated|divider|divider|op_1~2_combout ),
	.cout(\clock_1|Div1|auto_generated|divider|divider|op_1~3 ));
// synopsys translate_off
defparam \clock_1|Div1|auto_generated|divider|divider|op_1~2 .lut_mask = 16'hA505;
defparam \clock_1|Div1|auto_generated|divider|divider|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N18
fiftyfivenm_lcell_comb \clock_1|Div1|auto_generated|divider|divider|op_1~4 (
// Equation(s):
// \clock_1|Div1|auto_generated|divider|divider|op_1~4_combout  = (\clock_1|min_reg [5] & (\clock_1|Div1|auto_generated|divider|divider|op_1~3  $ (GND))) # (!\clock_1|min_reg [5] & (!\clock_1|Div1|auto_generated|divider|divider|op_1~3  & VCC))
// \clock_1|Div1|auto_generated|divider|divider|op_1~5  = CARRY((\clock_1|min_reg [5] & !\clock_1|Div1|auto_generated|divider|divider|op_1~3 ))

	.dataa(gnd),
	.datab(\clock_1|min_reg [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_1|Div1|auto_generated|divider|divider|op_1~3 ),
	.combout(\clock_1|Div1|auto_generated|divider|divider|op_1~4_combout ),
	.cout(\clock_1|Div1|auto_generated|divider|divider|op_1~5 ));
// synopsys translate_off
defparam \clock_1|Div1|auto_generated|divider|divider|op_1~4 .lut_mask = 16'hC30C;
defparam \clock_1|Div1|auto_generated|divider|divider|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N20
fiftyfivenm_lcell_comb \clock_1|Div1|auto_generated|divider|divider|op_1~6 (
// Equation(s):
// \clock_1|Div1|auto_generated|divider|divider|op_1~6_combout  = !\clock_1|Div1|auto_generated|divider|divider|op_1~5 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\clock_1|Div1|auto_generated|divider|divider|op_1~5 ),
	.combout(\clock_1|Div1|auto_generated|divider|divider|op_1~6_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Div1|auto_generated|divider|divider|op_1~6 .lut_mask = 16'h0F0F;
defparam \clock_1|Div1|auto_generated|divider|divider|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N10
fiftyfivenm_lcell_comb \clock_1|Div1|auto_generated|divider|divider|StageOut[10]~17 (
// Equation(s):
// \clock_1|Div1|auto_generated|divider|divider|StageOut[10]~17_combout  = (!\clock_1|Div1|auto_generated|divider|divider|op_1~6_combout  & \clock_1|Div1|auto_generated|divider|divider|op_1~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_1|Div1|auto_generated|divider|divider|op_1~6_combout ),
	.datad(\clock_1|Div1|auto_generated|divider|divider|op_1~4_combout ),
	.cin(gnd),
	.combout(\clock_1|Div1|auto_generated|divider|divider|StageOut[10]~17_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Div1|auto_generated|divider|divider|StageOut[10]~17 .lut_mask = 16'h0F00;
defparam \clock_1|Div1|auto_generated|divider|divider|StageOut[10]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N4
fiftyfivenm_lcell_comb \clock_1|Div1|auto_generated|divider|divider|StageOut[10]~16 (
// Equation(s):
// \clock_1|Div1|auto_generated|divider|divider|StageOut[10]~16_combout  = (\clock_1|min_reg [5] & \clock_1|Div1|auto_generated|divider|divider|op_1~6_combout )

	.dataa(gnd),
	.datab(\clock_1|min_reg [5]),
	.datac(gnd),
	.datad(\clock_1|Div1|auto_generated|divider|divider|op_1~6_combout ),
	.cin(gnd),
	.combout(\clock_1|Div1|auto_generated|divider|divider|StageOut[10]~16_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Div1|auto_generated|divider|divider|StageOut[10]~16 .lut_mask = 16'hCC00;
defparam \clock_1|Div1|auto_generated|divider|divider|StageOut[10]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N12
fiftyfivenm_lcell_comb \clock_1|Div1|auto_generated|divider|divider|StageOut[9]~18 (
// Equation(s):
// \clock_1|Div1|auto_generated|divider|divider|StageOut[9]~18_combout  = (\clock_1|min_reg [4] & \clock_1|Div1|auto_generated|divider|divider|op_1~6_combout )

	.dataa(\clock_1|min_reg [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\clock_1|Div1|auto_generated|divider|divider|op_1~6_combout ),
	.cin(gnd),
	.combout(\clock_1|Div1|auto_generated|divider|divider|StageOut[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Div1|auto_generated|divider|divider|StageOut[9]~18 .lut_mask = 16'hAA00;
defparam \clock_1|Div1|auto_generated|divider|divider|StageOut[9]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N6
fiftyfivenm_lcell_comb \clock_1|Div1|auto_generated|divider|divider|StageOut[9]~19 (
// Equation(s):
// \clock_1|Div1|auto_generated|divider|divider|StageOut[9]~19_combout  = (\clock_1|Div1|auto_generated|divider|divider|op_1~2_combout  & !\clock_1|Div1|auto_generated|divider|divider|op_1~6_combout )

	.dataa(gnd),
	.datab(\clock_1|Div1|auto_generated|divider|divider|op_1~2_combout ),
	.datac(gnd),
	.datad(\clock_1|Div1|auto_generated|divider|divider|op_1~6_combout ),
	.cin(gnd),
	.combout(\clock_1|Div1|auto_generated|divider|divider|StageOut[9]~19_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Div1|auto_generated|divider|divider|StageOut[9]~19 .lut_mask = 16'h00CC;
defparam \clock_1|Div1|auto_generated|divider|divider|StageOut[9]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N0
fiftyfivenm_lcell_comb \clock_1|Div1|auto_generated|divider|divider|StageOut[8]~20 (
// Equation(s):
// \clock_1|Div1|auto_generated|divider|divider|StageOut[8]~20_combout  = (\clock_1|min_reg [3] & \clock_1|Div1|auto_generated|divider|divider|op_1~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_1|min_reg [3]),
	.datad(\clock_1|Div1|auto_generated|divider|divider|op_1~6_combout ),
	.cin(gnd),
	.combout(\clock_1|Div1|auto_generated|divider|divider|StageOut[8]~20_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Div1|auto_generated|divider|divider|StageOut[8]~20 .lut_mask = 16'hF000;
defparam \clock_1|Div1|auto_generated|divider|divider|StageOut[8]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N22
fiftyfivenm_lcell_comb \clock_1|Div1|auto_generated|divider|divider|StageOut[8]~21 (
// Equation(s):
// \clock_1|Div1|auto_generated|divider|divider|StageOut[8]~21_combout  = (\clock_1|Div1|auto_generated|divider|divider|op_1~0_combout  & !\clock_1|Div1|auto_generated|divider|divider|op_1~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_1|Div1|auto_generated|divider|divider|op_1~0_combout ),
	.datad(\clock_1|Div1|auto_generated|divider|divider|op_1~6_combout ),
	.cin(gnd),
	.combout(\clock_1|Div1|auto_generated|divider|divider|StageOut[8]~21_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Div1|auto_generated|divider|divider|StageOut[8]~21 .lut_mask = 16'h00F0;
defparam \clock_1|Div1|auto_generated|divider|divider|StageOut[8]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N20
fiftyfivenm_lcell_comb \clock_1|Div1|auto_generated|divider|divider|op_2~0 (
// Equation(s):
// \clock_1|Div1|auto_generated|divider|divider|op_2~0_combout  = \clock_1|min_reg [2] $ (VCC)
// \clock_1|Div1|auto_generated|divider|divider|op_2~1  = CARRY(\clock_1|min_reg [2])

	.dataa(\clock_1|min_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\clock_1|Div1|auto_generated|divider|divider|op_2~0_combout ),
	.cout(\clock_1|Div1|auto_generated|divider|divider|op_2~1 ));
// synopsys translate_off
defparam \clock_1|Div1|auto_generated|divider|divider|op_2~0 .lut_mask = 16'h55AA;
defparam \clock_1|Div1|auto_generated|divider|divider|op_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N22
fiftyfivenm_lcell_comb \clock_1|Div1|auto_generated|divider|divider|op_2~2 (
// Equation(s):
// \clock_1|Div1|auto_generated|divider|divider|op_2~2_combout  = (\clock_1|Div1|auto_generated|divider|divider|op_2~1  & (((\clock_1|Div1|auto_generated|divider|divider|StageOut[8]~20_combout ) # 
// (\clock_1|Div1|auto_generated|divider|divider|StageOut[8]~21_combout )))) # (!\clock_1|Div1|auto_generated|divider|divider|op_2~1  & (!\clock_1|Div1|auto_generated|divider|divider|StageOut[8]~20_combout  & 
// (!\clock_1|Div1|auto_generated|divider|divider|StageOut[8]~21_combout )))
// \clock_1|Div1|auto_generated|divider|divider|op_2~3  = CARRY((!\clock_1|Div1|auto_generated|divider|divider|StageOut[8]~20_combout  & (!\clock_1|Div1|auto_generated|divider|divider|StageOut[8]~21_combout  & 
// !\clock_1|Div1|auto_generated|divider|divider|op_2~1 )))

	.dataa(\clock_1|Div1|auto_generated|divider|divider|StageOut[8]~20_combout ),
	.datab(\clock_1|Div1|auto_generated|divider|divider|StageOut[8]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_1|Div1|auto_generated|divider|divider|op_2~1 ),
	.combout(\clock_1|Div1|auto_generated|divider|divider|op_2~2_combout ),
	.cout(\clock_1|Div1|auto_generated|divider|divider|op_2~3 ));
// synopsys translate_off
defparam \clock_1|Div1|auto_generated|divider|divider|op_2~2 .lut_mask = 16'hE101;
defparam \clock_1|Div1|auto_generated|divider|divider|op_2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N24
fiftyfivenm_lcell_comb \clock_1|Div1|auto_generated|divider|divider|op_2~4 (
// Equation(s):
// \clock_1|Div1|auto_generated|divider|divider|op_2~4_combout  = (\clock_1|Div1|auto_generated|divider|divider|op_2~3  & (((\clock_1|Div1|auto_generated|divider|divider|StageOut[9]~18_combout ) # 
// (\clock_1|Div1|auto_generated|divider|divider|StageOut[9]~19_combout )))) # (!\clock_1|Div1|auto_generated|divider|divider|op_2~3  & ((((\clock_1|Div1|auto_generated|divider|divider|StageOut[9]~18_combout ) # 
// (\clock_1|Div1|auto_generated|divider|divider|StageOut[9]~19_combout )))))
// \clock_1|Div1|auto_generated|divider|divider|op_2~5  = CARRY((!\clock_1|Div1|auto_generated|divider|divider|op_2~3  & ((\clock_1|Div1|auto_generated|divider|divider|StageOut[9]~18_combout ) # 
// (\clock_1|Div1|auto_generated|divider|divider|StageOut[9]~19_combout ))))

	.dataa(\clock_1|Div1|auto_generated|divider|divider|StageOut[9]~18_combout ),
	.datab(\clock_1|Div1|auto_generated|divider|divider|StageOut[9]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_1|Div1|auto_generated|divider|divider|op_2~3 ),
	.combout(\clock_1|Div1|auto_generated|divider|divider|op_2~4_combout ),
	.cout(\clock_1|Div1|auto_generated|divider|divider|op_2~5 ));
// synopsys translate_off
defparam \clock_1|Div1|auto_generated|divider|divider|op_2~4 .lut_mask = 16'hE10E;
defparam \clock_1|Div1|auto_generated|divider|divider|op_2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N26
fiftyfivenm_lcell_comb \clock_1|Div1|auto_generated|divider|divider|op_2~7 (
// Equation(s):
// \clock_1|Div1|auto_generated|divider|divider|op_2~7_cout  = CARRY((!\clock_1|Div1|auto_generated|divider|divider|StageOut[10]~17_combout  & (!\clock_1|Div1|auto_generated|divider|divider|StageOut[10]~16_combout  & 
// !\clock_1|Div1|auto_generated|divider|divider|op_2~5 )))

	.dataa(\clock_1|Div1|auto_generated|divider|divider|StageOut[10]~17_combout ),
	.datab(\clock_1|Div1|auto_generated|divider|divider|StageOut[10]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_1|Div1|auto_generated|divider|divider|op_2~5 ),
	.combout(),
	.cout(\clock_1|Div1|auto_generated|divider|divider|op_2~7_cout ));
// synopsys translate_off
defparam \clock_1|Div1|auto_generated|divider|divider|op_2~7 .lut_mask = 16'h0001;
defparam \clock_1|Div1|auto_generated|divider|divider|op_2~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N28
fiftyfivenm_lcell_comb \clock_1|Div1|auto_generated|divider|divider|op_2~8 (
// Equation(s):
// \clock_1|Div1|auto_generated|divider|divider|op_2~8_combout  = \clock_1|Div1|auto_generated|divider|divider|op_2~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\clock_1|Div1|auto_generated|divider|divider|op_2~7_cout ),
	.combout(\clock_1|Div1|auto_generated|divider|divider|op_2~8_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Div1|auto_generated|divider|divider|op_2~8 .lut_mask = 16'hF0F0;
defparam \clock_1|Div1|auto_generated|divider|divider|op_2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N6
fiftyfivenm_lcell_comb \clock_1|display[9]~23 (
// Equation(s):
// \clock_1|display[9]~23_combout  = !\clock_1|Div1|auto_generated|divider|divider|op_2~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\clock_1|Div1|auto_generated|divider|divider|op_2~8_combout ),
	.cin(gnd),
	.combout(\clock_1|display[9]~23_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|display[9]~23 .lut_mask = 16'h00FF;
defparam \clock_1|display[9]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N7
dffeas \clock_1|display[9] (
	.clk(\clock_1|sec~clkctrl_outclk ),
	.d(\clock_1|display[9]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_1|display [9]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_1|display[9] .is_wysiwyg = "true";
defparam \clock_1|display[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N12
fiftyfivenm_lcell_comb \clock_1|Div1|auto_generated|divider|divider|StageOut[14]~22 (
// Equation(s):
// \clock_1|Div1|auto_generated|divider|divider|StageOut[14]~22_combout  = (!\clock_1|Div1|auto_generated|divider|divider|op_2~8_combout  & \clock_1|Div1|auto_generated|divider|divider|op_2~4_combout )

	.dataa(gnd),
	.datab(\clock_1|Div1|auto_generated|divider|divider|op_2~8_combout ),
	.datac(gnd),
	.datad(\clock_1|Div1|auto_generated|divider|divider|op_2~4_combout ),
	.cin(gnd),
	.combout(\clock_1|Div1|auto_generated|divider|divider|StageOut[14]~22_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Div1|auto_generated|divider|divider|StageOut[14]~22 .lut_mask = 16'h3300;
defparam \clock_1|Div1|auto_generated|divider|divider|StageOut[14]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N18
fiftyfivenm_lcell_comb \clock_1|Div1|auto_generated|divider|divider|StageOut[14]~26 (
// Equation(s):
// \clock_1|Div1|auto_generated|divider|divider|StageOut[14]~26_combout  = (\clock_1|Div1|auto_generated|divider|divider|op_2~8_combout  & ((\clock_1|Div1|auto_generated|divider|divider|op_1~6_combout  & (\clock_1|min_reg [4])) # 
// (!\clock_1|Div1|auto_generated|divider|divider|op_1~6_combout  & ((\clock_1|Div1|auto_generated|divider|divider|op_1~2_combout )))))

	.dataa(\clock_1|min_reg [4]),
	.datab(\clock_1|Div1|auto_generated|divider|divider|op_1~6_combout ),
	.datac(\clock_1|Div1|auto_generated|divider|divider|op_1~2_combout ),
	.datad(\clock_1|Div1|auto_generated|divider|divider|op_2~8_combout ),
	.cin(gnd),
	.combout(\clock_1|Div1|auto_generated|divider|divider|StageOut[14]~26_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Div1|auto_generated|divider|divider|StageOut[14]~26 .lut_mask = 16'hB800;
defparam \clock_1|Div1|auto_generated|divider|divider|StageOut[14]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N10
fiftyfivenm_lcell_comb \clock_1|Div1|auto_generated|divider|divider|StageOut[13]~23 (
// Equation(s):
// \clock_1|Div1|auto_generated|divider|divider|StageOut[13]~23_combout  = (\clock_1|Div1|auto_generated|divider|divider|op_2~2_combout  & !\clock_1|Div1|auto_generated|divider|divider|op_2~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_1|Div1|auto_generated|divider|divider|op_2~2_combout ),
	.datad(\clock_1|Div1|auto_generated|divider|divider|op_2~8_combout ),
	.cin(gnd),
	.combout(\clock_1|Div1|auto_generated|divider|divider|StageOut[13]~23_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Div1|auto_generated|divider|divider|StageOut[13]~23 .lut_mask = 16'h00F0;
defparam \clock_1|Div1|auto_generated|divider|divider|StageOut[13]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N0
fiftyfivenm_lcell_comb \clock_1|Div1|auto_generated|divider|divider|StageOut[13]~27 (
// Equation(s):
// \clock_1|Div1|auto_generated|divider|divider|StageOut[13]~27_combout  = (\clock_1|Div1|auto_generated|divider|divider|op_2~8_combout  & ((\clock_1|Div1|auto_generated|divider|divider|op_1~6_combout  & ((\clock_1|min_reg [3]))) # 
// (!\clock_1|Div1|auto_generated|divider|divider|op_1~6_combout  & (\clock_1|Div1|auto_generated|divider|divider|op_1~0_combout ))))

	.dataa(\clock_1|Div1|auto_generated|divider|divider|op_1~0_combout ),
	.datab(\clock_1|Div1|auto_generated|divider|divider|op_1~6_combout ),
	.datac(\clock_1|min_reg [3]),
	.datad(\clock_1|Div1|auto_generated|divider|divider|op_2~8_combout ),
	.cin(gnd),
	.combout(\clock_1|Div1|auto_generated|divider|divider|StageOut[13]~27_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Div1|auto_generated|divider|divider|StageOut[13]~27 .lut_mask = 16'hE200;
defparam \clock_1|Div1|auto_generated|divider|divider|StageOut[13]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N4
fiftyfivenm_lcell_comb \clock_1|Div1|auto_generated|divider|divider|StageOut[12]~25 (
// Equation(s):
// \clock_1|Div1|auto_generated|divider|divider|StageOut[12]~25_combout  = (\clock_1|Div1|auto_generated|divider|divider|op_2~0_combout  & !\clock_1|Div1|auto_generated|divider|divider|op_2~8_combout )

	.dataa(gnd),
	.datab(\clock_1|Div1|auto_generated|divider|divider|op_2~0_combout ),
	.datac(gnd),
	.datad(\clock_1|Div1|auto_generated|divider|divider|op_2~8_combout ),
	.cin(gnd),
	.combout(\clock_1|Div1|auto_generated|divider|divider|StageOut[12]~25_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Div1|auto_generated|divider|divider|StageOut[12]~25 .lut_mask = 16'h00CC;
defparam \clock_1|Div1|auto_generated|divider|divider|StageOut[12]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N14
fiftyfivenm_lcell_comb \clock_1|Div1|auto_generated|divider|divider|StageOut[12]~24 (
// Equation(s):
// \clock_1|Div1|auto_generated|divider|divider|StageOut[12]~24_combout  = (\clock_1|min_reg [2] & \clock_1|Div1|auto_generated|divider|divider|op_2~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_1|min_reg [2]),
	.datad(\clock_1|Div1|auto_generated|divider|divider|op_2~8_combout ),
	.cin(gnd),
	.combout(\clock_1|Div1|auto_generated|divider|divider|StageOut[12]~24_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Div1|auto_generated|divider|divider|StageOut[12]~24 .lut_mask = 16'hF000;
defparam \clock_1|Div1|auto_generated|divider|divider|StageOut[12]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N18
fiftyfivenm_lcell_comb \clock_1|display[8]~3 (
// Equation(s):
// \clock_1|display[8]~3_cout  = CARRY(\clock_1|min_reg [1])

	.dataa(\clock_1|min_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\clock_1|display[8]~3_cout ));
// synopsys translate_off
defparam \clock_1|display[8]~3 .lut_mask = 16'h00AA;
defparam \clock_1|display[8]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N20
fiftyfivenm_lcell_comb \clock_1|display[8]~5 (
// Equation(s):
// \clock_1|display[8]~5_cout  = CARRY((!\clock_1|Div1|auto_generated|divider|divider|StageOut[12]~25_combout  & (!\clock_1|Div1|auto_generated|divider|divider|StageOut[12]~24_combout  & !\clock_1|display[8]~3_cout )))

	.dataa(\clock_1|Div1|auto_generated|divider|divider|StageOut[12]~25_combout ),
	.datab(\clock_1|Div1|auto_generated|divider|divider|StageOut[12]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_1|display[8]~3_cout ),
	.combout(),
	.cout(\clock_1|display[8]~5_cout ));
// synopsys translate_off
defparam \clock_1|display[8]~5 .lut_mask = 16'h0001;
defparam \clock_1|display[8]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N22
fiftyfivenm_lcell_comb \clock_1|display[8]~7 (
// Equation(s):
// \clock_1|display[8]~7_cout  = CARRY((!\clock_1|display[8]~5_cout  & ((\clock_1|Div1|auto_generated|divider|divider|StageOut[13]~23_combout ) # (\clock_1|Div1|auto_generated|divider|divider|StageOut[13]~27_combout ))))

	.dataa(\clock_1|Div1|auto_generated|divider|divider|StageOut[13]~23_combout ),
	.datab(\clock_1|Div1|auto_generated|divider|divider|StageOut[13]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_1|display[8]~5_cout ),
	.combout(),
	.cout(\clock_1|display[8]~7_cout ));
// synopsys translate_off
defparam \clock_1|display[8]~7 .lut_mask = 16'h000E;
defparam \clock_1|display[8]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N24
fiftyfivenm_lcell_comb \clock_1|display[8]~9 (
// Equation(s):
// \clock_1|display[8]~9_cout  = CARRY((!\clock_1|Div1|auto_generated|divider|divider|StageOut[14]~22_combout  & (!\clock_1|Div1|auto_generated|divider|divider|StageOut[14]~26_combout  & !\clock_1|display[8]~7_cout )))

	.dataa(\clock_1|Div1|auto_generated|divider|divider|StageOut[14]~22_combout ),
	.datab(\clock_1|Div1|auto_generated|divider|divider|StageOut[14]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_1|display[8]~7_cout ),
	.combout(),
	.cout(\clock_1|display[8]~9_cout ));
// synopsys translate_off
defparam \clock_1|display[8]~9 .lut_mask = 16'h0001;
defparam \clock_1|display[8]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N26
fiftyfivenm_lcell_comb \clock_1|display[8]~10 (
// Equation(s):
// \clock_1|display[8]~10_combout  = !\clock_1|display[8]~9_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\clock_1|display[8]~9_cout ),
	.combout(\clock_1|display[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|display[8]~10 .lut_mask = 16'h0F0F;
defparam \clock_1|display[8]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y19_N27
dffeas \clock_1|display[8] (
	.clk(\clock_1|sec~clkctrl_outclk ),
	.d(\clock_1|display[8]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_1|display [8]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_1|display[8] .is_wysiwyg = "true";
defparam \clock_1|display[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N28
fiftyfivenm_lcell_comb \clock_1|display[10]~22 (
// Equation(s):
// \clock_1|display[10]~22_combout  = !\clock_1|Div1|auto_generated|divider|divider|op_1~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_1|Div1|auto_generated|divider|divider|op_1~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\clock_1|display[10]~22_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|display[10]~22 .lut_mask = 16'h0F0F;
defparam \clock_1|display[10]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N29
dffeas \clock_1|display[10] (
	.clk(\clock_1|sec~clkctrl_outclk ),
	.d(\clock_1|display[10]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_1|display [10]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_1|display[10] .is_wysiwyg = "true";
defparam \clock_1|display[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N0
fiftyfivenm_lcell_comb \clock_1|Mux20~0 (
// Equation(s):
// \clock_1|Mux20~0_combout  = (!\clock_1|display [9] & (\clock_1|display [8] $ (\clock_1|display [10])))

	.dataa(\clock_1|display [9]),
	.datab(gnd),
	.datac(\clock_1|display [8]),
	.datad(\clock_1|display [10]),
	.cin(gnd),
	.combout(\clock_1|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Mux20~0 .lut_mask = 16'h0550;
defparam \clock_1|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N20
fiftyfivenm_lcell_comb \clock_1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0 (
// Equation(s):
// \clock_1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  = \clock_1|min_reg [3] $ (VCC)
// \clock_1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1  = CARRY(\clock_1|min_reg [3])

	.dataa(gnd),
	.datab(\clock_1|min_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\clock_1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cout(\clock_1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ));
// synopsys translate_off
defparam \clock_1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .lut_mask = 16'h33CC;
defparam \clock_1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N22
fiftyfivenm_lcell_comb \clock_1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2 (
// Equation(s):
// \clock_1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  = (\clock_1|min_reg [4] & (\clock_1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1  & VCC)) # (!\clock_1|min_reg [4] & 
// (!\clock_1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))
// \clock_1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3  = CARRY((!\clock_1|min_reg [4] & !\clock_1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))

	.dataa(\clock_1|min_reg [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ),
	.combout(\clock_1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cout(\clock_1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ));
// synopsys translate_off
defparam \clock_1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .lut_mask = 16'hA505;
defparam \clock_1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N24
fiftyfivenm_lcell_comb \clock_1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4 (
// Equation(s):
// \clock_1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  = (\clock_1|min_reg [5] & (\clock_1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3  $ (GND))) # (!\clock_1|min_reg [5] & 
// (!\clock_1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & VCC))
// \clock_1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5  = CARRY((\clock_1|min_reg [5] & !\clock_1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ))

	.dataa(gnd),
	.datab(\clock_1|min_reg [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ),
	.combout(\clock_1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cout(\clock_1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ));
// synopsys translate_off
defparam \clock_1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .lut_mask = 16'hC30C;
defparam \clock_1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N26
fiftyfivenm_lcell_comb \clock_1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6 (
// Equation(s):
// \clock_1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  = !\clock_1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\clock_1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ),
	.combout(\clock_1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \clock_1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N22
fiftyfivenm_lcell_comb \clock_1|Mod1|auto_generated|divider|divider|StageOut[20]~27 (
// Equation(s):
// \clock_1|Mod1|auto_generated|divider|divider|StageOut[20]~27_combout  = (!\clock_1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \clock_1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\clock_1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\clock_1|Mod1|auto_generated|divider|divider|StageOut[20]~27_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Mod1|auto_generated|divider|divider|StageOut[20]~27 .lut_mask = 16'h0F00;
defparam \clock_1|Mod1|auto_generated|divider|divider|StageOut[20]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N0
fiftyfivenm_lcell_comb \clock_1|Mod1|auto_generated|divider|divider|StageOut[20]~26 (
// Equation(s):
// \clock_1|Mod1|auto_generated|divider|divider|StageOut[20]~26_combout  = (\clock_1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \clock_1|min_reg [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\clock_1|min_reg [4]),
	.cin(gnd),
	.combout(\clock_1|Mod1|auto_generated|divider|divider|StageOut[20]~26_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Mod1|auto_generated|divider|divider|StageOut[20]~26 .lut_mask = 16'hF000;
defparam \clock_1|Mod1|auto_generated|divider|divider|StageOut[20]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N30
fiftyfivenm_lcell_comb \clock_1|Mod1|auto_generated|divider|divider|StageOut[19]~29 (
// Equation(s):
// \clock_1|Mod1|auto_generated|divider|divider|StageOut[19]~29_combout  = (!\clock_1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \clock_1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\clock_1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\clock_1|Mod1|auto_generated|divider|divider|StageOut[19]~29_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Mod1|auto_generated|divider|divider|StageOut[19]~29 .lut_mask = 16'h0F00;
defparam \clock_1|Mod1|auto_generated|divider|divider|StageOut[19]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N4
fiftyfivenm_lcell_comb \clock_1|Mod1|auto_generated|divider|divider|StageOut[19]~28 (
// Equation(s):
// \clock_1|Mod1|auto_generated|divider|divider|StageOut[19]~28_combout  = (\clock_1|min_reg [3] & \clock_1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(\clock_1|min_reg [3]),
	.datab(gnd),
	.datac(\clock_1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\clock_1|Mod1|auto_generated|divider|divider|StageOut[19]~28_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Mod1|auto_generated|divider|divider|StageOut[19]~28 .lut_mask = 16'hA0A0;
defparam \clock_1|Mod1|auto_generated|divider|divider|StageOut[19]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N28
fiftyfivenm_lcell_comb \clock_1|Mod1|auto_generated|divider|divider|StageOut[18]~31 (
// Equation(s):
// \clock_1|Mod1|auto_generated|divider|divider|StageOut[18]~31_combout  = (!\clock_1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \clock_1|min_reg [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\clock_1|min_reg [2]),
	.cin(gnd),
	.combout(\clock_1|Mod1|auto_generated|divider|divider|StageOut[18]~31_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Mod1|auto_generated|divider|divider|StageOut[18]~31 .lut_mask = 16'h0F00;
defparam \clock_1|Mod1|auto_generated|divider|divider|StageOut[18]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N24
fiftyfivenm_lcell_comb \clock_1|Mod1|auto_generated|divider|divider|StageOut[18]~30 (
// Equation(s):
// \clock_1|Mod1|auto_generated|divider|divider|StageOut[18]~30_combout  = (\clock_1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \clock_1|min_reg [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\clock_1|min_reg [2]),
	.cin(gnd),
	.combout(\clock_1|Mod1|auto_generated|divider|divider|StageOut[18]~30_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Mod1|auto_generated|divider|divider|StageOut[18]~30 .lut_mask = 16'hF000;
defparam \clock_1|Mod1|auto_generated|divider|divider|StageOut[18]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N10
fiftyfivenm_lcell_comb \clock_1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0 (
// Equation(s):
// \clock_1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  = (((\clock_1|Mod1|auto_generated|divider|divider|StageOut[18]~31_combout ) # (\clock_1|Mod1|auto_generated|divider|divider|StageOut[18]~30_combout )))
// \clock_1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1  = CARRY((\clock_1|Mod1|auto_generated|divider|divider|StageOut[18]~31_combout ) # (\clock_1|Mod1|auto_generated|divider|divider|StageOut[18]~30_combout ))

	.dataa(\clock_1|Mod1|auto_generated|divider|divider|StageOut[18]~31_combout ),
	.datab(\clock_1|Mod1|auto_generated|divider|divider|StageOut[18]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\clock_1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cout(\clock_1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ));
// synopsys translate_off
defparam \clock_1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \clock_1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N12
fiftyfivenm_lcell_comb \clock_1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2 (
// Equation(s):
// \clock_1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  = (\clock_1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (((\clock_1|Mod1|auto_generated|divider|divider|StageOut[19]~29_combout ) # 
// (\clock_1|Mod1|auto_generated|divider|divider|StageOut[19]~28_combout )))) # (!\clock_1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (!\clock_1|Mod1|auto_generated|divider|divider|StageOut[19]~29_combout  & 
// (!\clock_1|Mod1|auto_generated|divider|divider|StageOut[19]~28_combout )))
// \clock_1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3  = CARRY((!\clock_1|Mod1|auto_generated|divider|divider|StageOut[19]~29_combout  & (!\clock_1|Mod1|auto_generated|divider|divider|StageOut[19]~28_combout  & 
// !\clock_1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1 )))

	.dataa(\clock_1|Mod1|auto_generated|divider|divider|StageOut[19]~29_combout ),
	.datab(\clock_1|Mod1|auto_generated|divider|divider|StageOut[19]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ),
	.combout(\clock_1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cout(\clock_1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ));
// synopsys translate_off
defparam \clock_1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .lut_mask = 16'hE101;
defparam \clock_1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N14
fiftyfivenm_lcell_comb \clock_1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4 (
// Equation(s):
// \clock_1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  = (\clock_1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & (((\clock_1|Mod1|auto_generated|divider|divider|StageOut[20]~27_combout ) # 
// (\clock_1|Mod1|auto_generated|divider|divider|StageOut[20]~26_combout )))) # (!\clock_1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((((\clock_1|Mod1|auto_generated|divider|divider|StageOut[20]~27_combout ) # 
// (\clock_1|Mod1|auto_generated|divider|divider|StageOut[20]~26_combout )))))
// \clock_1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5  = CARRY((!\clock_1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((\clock_1|Mod1|auto_generated|divider|divider|StageOut[20]~27_combout ) # 
// (\clock_1|Mod1|auto_generated|divider|divider|StageOut[20]~26_combout ))))

	.dataa(\clock_1|Mod1|auto_generated|divider|divider|StageOut[20]~27_combout ),
	.datab(\clock_1|Mod1|auto_generated|divider|divider|StageOut[20]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ),
	.combout(\clock_1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cout(\clock_1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ));
// synopsys translate_off
defparam \clock_1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \clock_1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N0
fiftyfivenm_lcell_comb \clock_1|Mod1|auto_generated|divider|divider|StageOut[21]~24 (
// Equation(s):
// \clock_1|Mod1|auto_generated|divider|divider|StageOut[21]~24_combout  = (\clock_1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \clock_1|min_reg [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\clock_1|min_reg [5]),
	.cin(gnd),
	.combout(\clock_1|Mod1|auto_generated|divider|divider|StageOut[21]~24_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Mod1|auto_generated|divider|divider|StageOut[21]~24 .lut_mask = 16'hF000;
defparam \clock_1|Mod1|auto_generated|divider|divider|StageOut[21]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N18
fiftyfivenm_lcell_comb \clock_1|Mod1|auto_generated|divider|divider|StageOut[21]~25 (
// Equation(s):
// \clock_1|Mod1|auto_generated|divider|divider|StageOut[21]~25_combout  = (!\clock_1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \clock_1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\clock_1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\clock_1|Mod1|auto_generated|divider|divider|StageOut[21]~25_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Mod1|auto_generated|divider|divider|StageOut[21]~25 .lut_mask = 16'h0F00;
defparam \clock_1|Mod1|auto_generated|divider|divider|StageOut[21]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N16
fiftyfivenm_lcell_comb \clock_1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6 (
// Equation(s):
// \clock_1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout  = (\clock_1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5  & (((\clock_1|Mod1|auto_generated|divider|divider|StageOut[21]~24_combout ) # 
// (\clock_1|Mod1|auto_generated|divider|divider|StageOut[21]~25_combout )))) # (!\clock_1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5  & (!\clock_1|Mod1|auto_generated|divider|divider|StageOut[21]~24_combout  & 
// (!\clock_1|Mod1|auto_generated|divider|divider|StageOut[21]~25_combout )))
// \clock_1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7  = CARRY((!\clock_1|Mod1|auto_generated|divider|divider|StageOut[21]~24_combout  & (!\clock_1|Mod1|auto_generated|divider|divider|StageOut[21]~25_combout  & 
// !\clock_1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5 )))

	.dataa(\clock_1|Mod1|auto_generated|divider|divider|StageOut[21]~24_combout ),
	.datab(\clock_1|Mod1|auto_generated|divider|divider|StageOut[21]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ),
	.combout(\clock_1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout ),
	.cout(\clock_1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7 ));
// synopsys translate_off
defparam \clock_1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6 .lut_mask = 16'hE101;
defparam \clock_1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N18
fiftyfivenm_lcell_comb \clock_1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8 (
// Equation(s):
// \clock_1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  = \clock_1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\clock_1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7 ),
	.combout(\clock_1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \clock_1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N30
fiftyfivenm_lcell_comb \clock_1|Mod1|auto_generated|divider|divider|StageOut[27]~33 (
// Equation(s):
// \clock_1|Mod1|auto_generated|divider|divider|StageOut[27]~33_combout  = (\clock_1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  & !\clock_1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.datad(\clock_1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\clock_1|Mod1|auto_generated|divider|divider|StageOut[27]~33_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Mod1|auto_generated|divider|divider|StageOut[27]~33 .lut_mask = 16'h00F0;
defparam \clock_1|Mod1|auto_generated|divider|divider|StageOut[27]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N8
fiftyfivenm_lcell_comb \clock_1|Mod1|auto_generated|divider|divider|StageOut[27]~45 (
// Equation(s):
// \clock_1|Mod1|auto_generated|divider|divider|StageOut[27]~45_combout  = (\clock_1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\clock_1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// (\clock_1|min_reg [4])) # (!\clock_1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\clock_1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout )))))

	.dataa(\clock_1|min_reg [4]),
	.datab(\clock_1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datac(\clock_1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\clock_1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\clock_1|Mod1|auto_generated|divider|divider|StageOut[27]~45_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Mod1|auto_generated|divider|divider|StageOut[27]~45 .lut_mask = 16'hAC00;
defparam \clock_1|Mod1|auto_generated|divider|divider|StageOut[27]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N6
fiftyfivenm_lcell_comb \clock_1|Mod1|auto_generated|divider|divider|StageOut[26]~46 (
// Equation(s):
// \clock_1|Mod1|auto_generated|divider|divider|StageOut[26]~46_combout  = (\clock_1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\clock_1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// ((\clock_1|min_reg [3]))) # (!\clock_1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\clock_1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ))))

	.dataa(\clock_1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(\clock_1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datac(\clock_1|min_reg [3]),
	.datad(\clock_1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\clock_1|Mod1|auto_generated|divider|divider|StageOut[26]~46_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Mod1|auto_generated|divider|divider|StageOut[26]~46 .lut_mask = 16'hE400;
defparam \clock_1|Mod1|auto_generated|divider|divider|StageOut[26]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N8
fiftyfivenm_lcell_comb \clock_1|Mod1|auto_generated|divider|divider|StageOut[26]~34 (
// Equation(s):
// \clock_1|Mod1|auto_generated|divider|divider|StageOut[26]~34_combout  = (\clock_1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  & !\clock_1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datad(\clock_1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\clock_1|Mod1|auto_generated|divider|divider|StageOut[26]~34_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Mod1|auto_generated|divider|divider|StageOut[26]~34 .lut_mask = 16'h00F0;
defparam \clock_1|Mod1|auto_generated|divider|divider|StageOut[26]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N20
fiftyfivenm_lcell_comb \clock_1|Mod1|auto_generated|divider|divider|StageOut[25]~35 (
// Equation(s):
// \clock_1|Mod1|auto_generated|divider|divider|StageOut[25]~35_combout  = (\clock_1|min_reg [2] & \clock_1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(\clock_1|min_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\clock_1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\clock_1|Mod1|auto_generated|divider|divider|StageOut[25]~35_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Mod1|auto_generated|divider|divider|StageOut[25]~35 .lut_mask = 16'hAA00;
defparam \clock_1|Mod1|auto_generated|divider|divider|StageOut[25]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N2
fiftyfivenm_lcell_comb \clock_1|Mod1|auto_generated|divider|divider|StageOut[25]~36 (
// Equation(s):
// \clock_1|Mod1|auto_generated|divider|divider|StageOut[25]~36_combout  = (\clock_1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  & !\clock_1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(\clock_1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\clock_1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\clock_1|Mod1|auto_generated|divider|divider|StageOut[25]~36_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Mod1|auto_generated|divider|divider|StageOut[25]~36 .lut_mask = 16'h00AA;
defparam \clock_1|Mod1|auto_generated|divider|divider|StageOut[25]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N10
fiftyfivenm_lcell_comb \clock_1|Mod1|auto_generated|divider|divider|StageOut[24]~37 (
// Equation(s):
// \clock_1|Mod1|auto_generated|divider|divider|StageOut[24]~37_combout  = (\clock_1|min_reg [1] & \clock_1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(\clock_1|min_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\clock_1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\clock_1|Mod1|auto_generated|divider|divider|StageOut[24]~37_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Mod1|auto_generated|divider|divider|StageOut[24]~37 .lut_mask = 16'hAA00;
defparam \clock_1|Mod1|auto_generated|divider|divider|StageOut[24]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N4
fiftyfivenm_lcell_comb \clock_1|Mod1|auto_generated|divider|divider|StageOut[24]~38 (
// Equation(s):
// \clock_1|Mod1|auto_generated|divider|divider|StageOut[24]~38_combout  = (\clock_1|min_reg [1] & !\clock_1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(\clock_1|min_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\clock_1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\clock_1|Mod1|auto_generated|divider|divider|StageOut[24]~38_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Mod1|auto_generated|divider|divider|StageOut[24]~38 .lut_mask = 16'h00AA;
defparam \clock_1|Mod1|auto_generated|divider|divider|StageOut[24]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N16
fiftyfivenm_lcell_comb \clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0 (
// Equation(s):
// \clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  = (((\clock_1|Mod1|auto_generated|divider|divider|StageOut[24]~37_combout ) # (\clock_1|Mod1|auto_generated|divider|divider|StageOut[24]~38_combout )))
// \clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1  = CARRY((\clock_1|Mod1|auto_generated|divider|divider|StageOut[24]~37_combout ) # (\clock_1|Mod1|auto_generated|divider|divider|StageOut[24]~38_combout ))

	.dataa(\clock_1|Mod1|auto_generated|divider|divider|StageOut[24]~37_combout ),
	.datab(\clock_1|Mod1|auto_generated|divider|divider|StageOut[24]~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cout(\clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ));
// synopsys translate_off
defparam \clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N18
fiftyfivenm_lcell_comb \clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2 (
// Equation(s):
// \clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  = (\clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (((\clock_1|Mod1|auto_generated|divider|divider|StageOut[25]~35_combout ) # 
// (\clock_1|Mod1|auto_generated|divider|divider|StageOut[25]~36_combout )))) # (!\clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (!\clock_1|Mod1|auto_generated|divider|divider|StageOut[25]~35_combout  & 
// (!\clock_1|Mod1|auto_generated|divider|divider|StageOut[25]~36_combout )))
// \clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3  = CARRY((!\clock_1|Mod1|auto_generated|divider|divider|StageOut[25]~35_combout  & (!\clock_1|Mod1|auto_generated|divider|divider|StageOut[25]~36_combout  & 
// !\clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1 )))

	.dataa(\clock_1|Mod1|auto_generated|divider|divider|StageOut[25]~35_combout ),
	.datab(\clock_1|Mod1|auto_generated|divider|divider|StageOut[25]~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ),
	.combout(\clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cout(\clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ));
// synopsys translate_off
defparam \clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .lut_mask = 16'hE101;
defparam \clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N20
fiftyfivenm_lcell_comb \clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4 (
// Equation(s):
// \clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  = (\clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & (((\clock_1|Mod1|auto_generated|divider|divider|StageOut[26]~46_combout ) # 
// (\clock_1|Mod1|auto_generated|divider|divider|StageOut[26]~34_combout )))) # (!\clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((((\clock_1|Mod1|auto_generated|divider|divider|StageOut[26]~46_combout ) # 
// (\clock_1|Mod1|auto_generated|divider|divider|StageOut[26]~34_combout )))))
// \clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5  = CARRY((!\clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((\clock_1|Mod1|auto_generated|divider|divider|StageOut[26]~46_combout ) # 
// (\clock_1|Mod1|auto_generated|divider|divider|StageOut[26]~34_combout ))))

	.dataa(\clock_1|Mod1|auto_generated|divider|divider|StageOut[26]~46_combout ),
	.datab(\clock_1|Mod1|auto_generated|divider|divider|StageOut[26]~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ),
	.combout(\clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.cout(\clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ));
// synopsys translate_off
defparam \clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N22
fiftyfivenm_lcell_comb \clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6 (
// Equation(s):
// \clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout  = (\clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5  & (((\clock_1|Mod1|auto_generated|divider|divider|StageOut[27]~33_combout ) # 
// (\clock_1|Mod1|auto_generated|divider|divider|StageOut[27]~45_combout )))) # (!\clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5  & (!\clock_1|Mod1|auto_generated|divider|divider|StageOut[27]~33_combout  & 
// (!\clock_1|Mod1|auto_generated|divider|divider|StageOut[27]~45_combout )))
// \clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7  = CARRY((!\clock_1|Mod1|auto_generated|divider|divider|StageOut[27]~33_combout  & (!\clock_1|Mod1|auto_generated|divider|divider|StageOut[27]~45_combout  & 
// !\clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5 )))

	.dataa(\clock_1|Mod1|auto_generated|divider|divider|StageOut[27]~33_combout ),
	.datab(\clock_1|Mod1|auto_generated|divider|divider|StageOut[27]~45_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ),
	.combout(\clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout ),
	.cout(\clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7 ));
// synopsys translate_off
defparam \clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6 .lut_mask = 16'hE101;
defparam \clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N26
fiftyfivenm_lcell_comb \clock_1|Mod1|auto_generated|divider|divider|StageOut[28]~32 (
// Equation(s):
// \clock_1|Mod1|auto_generated|divider|divider|StageOut[28]~32_combout  = (\clock_1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout  & !\clock_1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\clock_1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout ),
	.datac(gnd),
	.datad(\clock_1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\clock_1|Mod1|auto_generated|divider|divider|StageOut[28]~32_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Mod1|auto_generated|divider|divider|StageOut[28]~32 .lut_mask = 16'h00CC;
defparam \clock_1|Mod1|auto_generated|divider|divider|StageOut[28]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N14
fiftyfivenm_lcell_comb \clock_1|Mod1|auto_generated|divider|divider|StageOut[28]~44 (
// Equation(s):
// \clock_1|Mod1|auto_generated|divider|divider|StageOut[28]~44_combout  = (\clock_1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\clock_1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// ((\clock_1|min_reg [5]))) # (!\clock_1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\clock_1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ))))

	.dataa(\clock_1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.datab(\clock_1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(\clock_1|min_reg [5]),
	.datad(\clock_1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\clock_1|Mod1|auto_generated|divider|divider|StageOut[28]~44_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Mod1|auto_generated|divider|divider|StageOut[28]~44 .lut_mask = 16'hE200;
defparam \clock_1|Mod1|auto_generated|divider|divider|StageOut[28]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N24
fiftyfivenm_lcell_comb \clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8 (
// Equation(s):
// \clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  = (\clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7  & ((((\clock_1|Mod1|auto_generated|divider|divider|StageOut[28]~32_combout ) # 
// (\clock_1|Mod1|auto_generated|divider|divider|StageOut[28]~44_combout ))))) # (!\clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7  & ((\clock_1|Mod1|auto_generated|divider|divider|StageOut[28]~32_combout ) # 
// ((\clock_1|Mod1|auto_generated|divider|divider|StageOut[28]~44_combout ) # (GND))))
// \clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~9  = CARRY((\clock_1|Mod1|auto_generated|divider|divider|StageOut[28]~32_combout ) # ((\clock_1|Mod1|auto_generated|divider|divider|StageOut[28]~44_combout ) # 
// (!\clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7 )))

	.dataa(\clock_1|Mod1|auto_generated|divider|divider|StageOut[28]~32_combout ),
	.datab(\clock_1|Mod1|auto_generated|divider|divider|StageOut[28]~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7 ),
	.combout(\clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cout(\clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~9 ));
// synopsys translate_off
defparam \clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .lut_mask = 16'h1EEF;
defparam \clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N26
fiftyfivenm_lcell_comb \clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10 (
// Equation(s):
// \clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout  = !\clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~9 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~9 ),
	.combout(\clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10 .lut_mask = 16'h0F0F;
defparam \clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N2
fiftyfivenm_lcell_comb \clock_1|Mod1|auto_generated|divider|divider|StageOut[34]~40 (
// Equation(s):
// \clock_1|Mod1|auto_generated|divider|divider|StageOut[34]~40_combout  = (\clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout  & ((\clock_1|Mod1|auto_generated|divider|divider|StageOut[27]~33_combout ) # 
// ((\clock_1|Mod1|auto_generated|divider|divider|StageOut[27]~45_combout )))) # (!\clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout  & (((\clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout ))))

	.dataa(\clock_1|Mod1|auto_generated|divider|divider|StageOut[27]~33_combout ),
	.datab(\clock_1|Mod1|auto_generated|divider|divider|StageOut[27]~45_combout ),
	.datac(\clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout ),
	.datad(\clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout ),
	.cin(gnd),
	.combout(\clock_1|Mod1|auto_generated|divider|divider|StageOut[34]~40_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Mod1|auto_generated|divider|divider|StageOut[34]~40 .lut_mask = 16'hEEF0;
defparam \clock_1|Mod1|auto_generated|divider|divider|StageOut[34]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N3
dffeas \clock_1|display[4] (
	.clk(\clock_1|sec~clkctrl_outclk ),
	.d(\clock_1|Mod1|auto_generated|divider|divider|StageOut[34]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_1|display [4]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_1|display[4] .is_wysiwyg = "true";
defparam \clock_1|display[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N0
fiftyfivenm_lcell_comb \clock_1|Mod1|auto_generated|divider|divider|StageOut[35]~39 (
// Equation(s):
// \clock_1|Mod1|auto_generated|divider|divider|StageOut[35]~39_combout  = (\clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout  & ((\clock_1|Mod1|auto_generated|divider|divider|StageOut[28]~44_combout ) # 
// ((\clock_1|Mod1|auto_generated|divider|divider|StageOut[28]~32_combout )))) # (!\clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout  & (((\clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ))))

	.dataa(\clock_1|Mod1|auto_generated|divider|divider|StageOut[28]~44_combout ),
	.datab(\clock_1|Mod1|auto_generated|divider|divider|StageOut[28]~32_combout ),
	.datac(\clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout ),
	.datad(\clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\clock_1|Mod1|auto_generated|divider|divider|StageOut[35]~39_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Mod1|auto_generated|divider|divider|StageOut[35]~39 .lut_mask = 16'hEFE0;
defparam \clock_1|Mod1|auto_generated|divider|divider|StageOut[35]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N1
dffeas \clock_1|display[5] (
	.clk(\clock_1|sec~clkctrl_outclk ),
	.d(\clock_1|Mod1|auto_generated|divider|divider|StageOut[35]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_1|display [5]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_1|display[5] .is_wysiwyg = "true";
defparam \clock_1|display[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N15
dffeas \clock_1|display[0] (
	.clk(\clock_1|sec~clkctrl_outclk ),
	.d(gnd),
	.asdata(\clock_1|min_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_1|display [0]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_1|display[0] .is_wysiwyg = "true";
defparam \clock_1|display[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N16
fiftyfivenm_lcell_comb \clock_1|Mod1|auto_generated|divider|divider|StageOut[31]~41 (
// Equation(s):
// \clock_1|Mod1|auto_generated|divider|divider|StageOut[31]~41_combout  = (\clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout  & ((\clock_1|min_reg [1]))) # 
// (!\clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout  & (\clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ))

	.dataa(\clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datab(gnd),
	.datac(\clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout ),
	.datad(\clock_1|min_reg [1]),
	.cin(gnd),
	.combout(\clock_1|Mod1|auto_generated|divider|divider|StageOut[31]~41_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Mod1|auto_generated|divider|divider|StageOut[31]~41 .lut_mask = 16'hFA0A;
defparam \clock_1|Mod1|auto_generated|divider|divider|StageOut[31]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N17
dffeas \clock_1|display[1] (
	.clk(\clock_1|sec~clkctrl_outclk ),
	.d(\clock_1|Mod1|auto_generated|divider|divider|StageOut[31]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_1|display [1]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_1|display[1] .is_wysiwyg = "true";
defparam \clock_1|display[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N6
fiftyfivenm_lcell_comb \clock_1|Mod1|auto_generated|divider|divider|StageOut[33]~43 (
// Equation(s):
// \clock_1|Mod1|auto_generated|divider|divider|StageOut[33]~43_combout  = (\clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout  & ((\clock_1|Mod1|auto_generated|divider|divider|StageOut[26]~46_combout ) # 
// ((\clock_1|Mod1|auto_generated|divider|divider|StageOut[26]~34_combout )))) # (!\clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout  & (((\clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ))))

	.dataa(\clock_1|Mod1|auto_generated|divider|divider|StageOut[26]~46_combout ),
	.datab(\clock_1|Mod1|auto_generated|divider|divider|StageOut[26]~34_combout ),
	.datac(\clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout ),
	.datad(\clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\clock_1|Mod1|auto_generated|divider|divider|StageOut[33]~43_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Mod1|auto_generated|divider|divider|StageOut[33]~43 .lut_mask = 16'hEFE0;
defparam \clock_1|Mod1|auto_generated|divider|divider|StageOut[33]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N7
dffeas \clock_1|display[3] (
	.clk(\clock_1|sec~clkctrl_outclk ),
	.d(\clock_1|Mod1|auto_generated|divider|divider|StageOut[33]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_1|display [3]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_1|display[3] .is_wysiwyg = "true";
defparam \clock_1|display[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N12
fiftyfivenm_lcell_comb \clock_1|Mod1|auto_generated|divider|divider|StageOut[32]~42 (
// Equation(s):
// \clock_1|Mod1|auto_generated|divider|divider|StageOut[32]~42_combout  = (\clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout  & ((\clock_1|Mod1|auto_generated|divider|divider|StageOut[25]~35_combout ) # 
// ((\clock_1|Mod1|auto_generated|divider|divider|StageOut[25]~36_combout )))) # (!\clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout  & (((\clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ))))

	.dataa(\clock_1|Mod1|auto_generated|divider|divider|StageOut[25]~35_combout ),
	.datab(\clock_1|Mod1|auto_generated|divider|divider|StageOut[25]~36_combout ),
	.datac(\clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout ),
	.datad(\clock_1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\clock_1|Mod1|auto_generated|divider|divider|StageOut[32]~42_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Mod1|auto_generated|divider|divider|StageOut[32]~42 .lut_mask = 16'hEFE0;
defparam \clock_1|Mod1|auto_generated|divider|divider|StageOut[32]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N13
dffeas \clock_1|display[2] (
	.clk(\clock_1|sec~clkctrl_outclk ),
	.d(\clock_1|Mod1|auto_generated|divider|divider|StageOut[32]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_1|display [2]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_1|display[2] .is_wysiwyg = "true";
defparam \clock_1|display[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N18
fiftyfivenm_lcell_comb \clock_1|Mux27~0 (
// Equation(s):
// \clock_1|Mux27~0_combout  = (!\clock_1|display [1] & (!\clock_1|display [3] & (\clock_1|display [0] $ (\clock_1|display [2]))))

	.dataa(\clock_1|display [0]),
	.datab(\clock_1|display [1]),
	.datac(\clock_1|display [3]),
	.datad(\clock_1|display [2]),
	.cin(gnd),
	.combout(\clock_1|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Mux27~0 .lut_mask = 16'h0102;
defparam \clock_1|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N0
fiftyfivenm_lcell_comb \clock_1|Mux27~1 (
// Equation(s):
// \clock_1|Mux27~1_combout  = (\clock_1|display [4]) # ((\clock_1|display [5]) # (!\clock_1|Mux27~0_combout ))

	.dataa(\clock_1|display [4]),
	.datab(gnd),
	.datac(\clock_1|display [5]),
	.datad(\clock_1|Mux27~0_combout ),
	.cin(gnd),
	.combout(\clock_1|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Mux27~1 .lut_mask = 16'hFAFF;
defparam \clock_1|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N6
fiftyfivenm_lcell_comb \display_1|Selector7~0 (
// Equation(s):
// \display_1|Selector7~0_combout  = (\display_1|segment[0]~1_combout  & ((\display_1|segment[0]~0_combout ) # ((!\clock_1|Mux20~0_combout )))) # (!\display_1|segment[0]~1_combout  & (!\display_1|segment[0]~0_combout  & ((\clock_1|Mux27~1_combout ))))

	.dataa(\display_1|segment[0]~1_combout ),
	.datab(\display_1|segment[0]~0_combout ),
	.datac(\clock_1|Mux20~0_combout ),
	.datad(\clock_1|Mux27~1_combout ),
	.cin(gnd),
	.combout(\display_1|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \display_1|Selector7~0 .lut_mask = 16'h9B8A;
defparam \display_1|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N4
fiftyfivenm_lcell_comb \display_1|Selector7~1 (
// Equation(s):
// \display_1|Selector7~1_combout  = (\display_1|segment[0]~0_combout  & ((\display_1|Selector7~0_combout  & ((!\clock_1|Mux6~0_combout ))) # (!\display_1|Selector7~0_combout  & (\clock_1|Mux13~1_combout )))) # (!\display_1|segment[0]~0_combout  & 
// (((\display_1|Selector7~0_combout ))))

	.dataa(\clock_1|Mux13~1_combout ),
	.datab(\clock_1|Mux6~0_combout ),
	.datac(\display_1|segment[0]~0_combout ),
	.datad(\display_1|Selector7~0_combout ),
	.cin(gnd),
	.combout(\display_1|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \display_1|Selector7~1 .lut_mask = 16'h3FA0;
defparam \display_1|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N5
dffeas \display_1|segment[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\display_1|Selector7~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display_1|segment [0]),
	.prn(vcc));
// synopsys translate_off
defparam \display_1|segment[0] .is_wysiwyg = "true";
defparam \display_1|segment[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N14
fiftyfivenm_lcell_comb \clock_1|Mux12~0 (
// Equation(s):
// \clock_1|Mux12~0_combout  = (\clock_1|display [18] & ((\clock_1|display [19]) # (\clock_1|display [17] $ (\clock_1|display [16])))) # (!\clock_1|display [18] & (\clock_1|display [17] & ((\clock_1|display [19]))))

	.dataa(\clock_1|display [17]),
	.datab(\clock_1|display [16]),
	.datac(\clock_1|display [18]),
	.datad(\clock_1|display [19]),
	.cin(gnd),
	.combout(\clock_1|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Mux12~0 .lut_mask = 16'hFA60;
defparam \clock_1|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N22
fiftyfivenm_lcell_comb \display_1|Selector6~0 (
// Equation(s):
// \display_1|Selector6~0_combout  = (\display_1|segment[0]~1_combout  & (\clock_1|display [24] & (\clock_1|display [25]))) # (!\display_1|segment[0]~1_combout  & (((\clock_1|display [20]))))

	.dataa(\display_1|segment[0]~1_combout ),
	.datab(\clock_1|display [24]),
	.datac(\clock_1|display [25]),
	.datad(\clock_1|display [20]),
	.cin(gnd),
	.combout(\display_1|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \display_1|Selector6~0 .lut_mask = 16'hD580;
defparam \display_1|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N10
fiftyfivenm_lcell_comb \clock_1|Mux19~0 (
// Equation(s):
// \clock_1|Mux19~0_combout  = (\clock_1|display [10] & ((\clock_1|display [9]) # (\clock_1|display [8])))

	.dataa(\clock_1|display [9]),
	.datab(gnd),
	.datac(\clock_1|display [8]),
	.datad(\clock_1|display [10]),
	.cin(gnd),
	.combout(\clock_1|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Mux19~0 .lut_mask = 16'hFA00;
defparam \clock_1|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N28
fiftyfivenm_lcell_comb \clock_1|Mux26~0 (
// Equation(s):
// \clock_1|Mux26~0_combout  = (\clock_1|display [2] & ((\clock_1|display [3]) # (\clock_1|display [0] $ (\clock_1|display [1])))) # (!\clock_1|display [2] & (\clock_1|display [3] & ((\clock_1|display [1]))))

	.dataa(\clock_1|display [2]),
	.datab(\clock_1|display [3]),
	.datac(\clock_1|display [0]),
	.datad(\clock_1|display [1]),
	.cin(gnd),
	.combout(\clock_1|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Mux26~0 .lut_mask = 16'hCEA8;
defparam \clock_1|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N10
fiftyfivenm_lcell_comb \clock_1|Mux26~1 (
// Equation(s):
// \clock_1|Mux26~1_combout  = (\clock_1|display [4]) # ((\clock_1|display [5]) # (\clock_1|Mux26~0_combout ))

	.dataa(\clock_1|display [4]),
	.datab(gnd),
	.datac(\clock_1|display [5]),
	.datad(\clock_1|Mux26~0_combout ),
	.cin(gnd),
	.combout(\clock_1|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Mux26~1 .lut_mask = 16'hFFFA;
defparam \clock_1|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N20
fiftyfivenm_lcell_comb \display_1|Selector6~1 (
// Equation(s):
// \display_1|Selector6~1_combout  = (\display_1|segment[0]~1_combout  & ((\display_1|segment[0]~0_combout ) # ((\clock_1|Mux19~0_combout )))) # (!\display_1|segment[0]~1_combout  & (!\display_1|segment[0]~0_combout  & ((\clock_1|Mux26~1_combout ))))

	.dataa(\display_1|segment[0]~1_combout ),
	.datab(\display_1|segment[0]~0_combout ),
	.datac(\clock_1|Mux19~0_combout ),
	.datad(\clock_1|Mux26~1_combout ),
	.cin(gnd),
	.combout(\display_1|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \display_1|Selector6~1 .lut_mask = 16'hB9A8;
defparam \display_1|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N8
fiftyfivenm_lcell_comb \display_1|Selector6~2 (
// Equation(s):
// \display_1|Selector6~2_combout  = (\display_1|segment[0]~0_combout  & (!\display_1|Selector6~0_combout  & ((\display_1|Selector6~1_combout ) # (!\clock_1|Mux12~0_combout )))) # (!\display_1|segment[0]~0_combout  & (((!\display_1|Selector6~1_combout ))))

	.dataa(\clock_1|Mux12~0_combout ),
	.datab(\display_1|segment[0]~0_combout ),
	.datac(\display_1|Selector6~0_combout ),
	.datad(\display_1|Selector6~1_combout ),
	.cin(gnd),
	.combout(\display_1|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \display_1|Selector6~2 .lut_mask = 16'h0C37;
defparam \display_1|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N9
dffeas \display_1|segment[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\display_1|Selector6~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display_1|segment [1]),
	.prn(vcc));
// synopsys translate_off
defparam \display_1|segment[1] .is_wysiwyg = "true";
defparam \display_1|segment[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N8
fiftyfivenm_lcell_comb \clock_1|Mux11~0 (
// Equation(s):
// \clock_1|Mux11~0_combout  = (\clock_1|display [18] & (\clock_1|display [19])) # (!\clock_1|display [18] & (\clock_1|display [17] & ((\clock_1|display [19]) # (!\clock_1|display [16]))))

	.dataa(\clock_1|display [19]),
	.datab(\clock_1|display [18]),
	.datac(\clock_1|display [17]),
	.datad(\clock_1|display [16]),
	.cin(gnd),
	.combout(\clock_1|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Mux11~0 .lut_mask = 16'hA8B8;
defparam \clock_1|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N30
fiftyfivenm_lcell_comb \clock_1|Mux11~1 (
// Equation(s):
// \clock_1|Mux11~1_combout  = (\clock_1|Mux11~0_combout ) # (\clock_1|display [20])

	.dataa(gnd),
	.datab(\clock_1|Mux11~0_combout ),
	.datac(\clock_1|display [20]),
	.datad(gnd),
	.cin(gnd),
	.combout(\clock_1|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Mux11~1 .lut_mask = 16'hFCFC;
defparam \clock_1|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N16
fiftyfivenm_lcell_comb \clock_1|Mux18~0 (
// Equation(s):
// \clock_1|Mux18~0_combout  = (\clock_1|display [9] & ((\clock_1|display [10]) # (!\clock_1|display [8])))

	.dataa(gnd),
	.datab(\clock_1|display [10]),
	.datac(\clock_1|display [8]),
	.datad(\clock_1|display [9]),
	.cin(gnd),
	.combout(\clock_1|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Mux18~0 .lut_mask = 16'hCF00;
defparam \clock_1|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N26
fiftyfivenm_lcell_comb \clock_1|Mux25~0 (
// Equation(s):
// \clock_1|Mux25~0_combout  = (\clock_1|display [2] & (((\clock_1|display [3])))) # (!\clock_1|display [2] & (\clock_1|display [1] & ((\clock_1|display [3]) # (!\clock_1|display [0]))))

	.dataa(\clock_1|display [1]),
	.datab(\clock_1|display [0]),
	.datac(\clock_1|display [3]),
	.datad(\clock_1|display [2]),
	.cin(gnd),
	.combout(\clock_1|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Mux25~0 .lut_mask = 16'hF0A2;
defparam \clock_1|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N28
fiftyfivenm_lcell_comb \clock_1|Mux25~1 (
// Equation(s):
// \clock_1|Mux25~1_combout  = (\clock_1|display [5]) # ((\clock_1|Mux25~0_combout ) # (\clock_1|display [4]))

	.dataa(\clock_1|display [5]),
	.datab(gnd),
	.datac(\clock_1|Mux25~0_combout ),
	.datad(\clock_1|display [4]),
	.cin(gnd),
	.combout(\clock_1|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Mux25~1 .lut_mask = 16'hFFFA;
defparam \clock_1|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N2
fiftyfivenm_lcell_comb \display_1|Selector5~0 (
// Equation(s):
// \display_1|Selector5~0_combout  = (\display_1|segment[0]~1_combout  & ((\display_1|segment[0]~0_combout ) # ((!\clock_1|Mux18~0_combout )))) # (!\display_1|segment[0]~1_combout  & (!\display_1|segment[0]~0_combout  & ((!\clock_1|Mux25~1_combout ))))

	.dataa(\display_1|segment[0]~1_combout ),
	.datab(\display_1|segment[0]~0_combout ),
	.datac(\clock_1|Mux18~0_combout ),
	.datad(\clock_1|Mux25~1_combout ),
	.cin(gnd),
	.combout(\display_1|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \display_1|Selector5~0 .lut_mask = 16'h8A9B;
defparam \display_1|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N14
fiftyfivenm_lcell_comb \display_1|Selector5~1 (
// Equation(s):
// \display_1|Selector5~1_combout  = (\display_1|segment[0]~0_combout  & ((\display_1|Selector5~0_combout  & ((!\clock_1|display [25]))) # (!\display_1|Selector5~0_combout  & (!\clock_1|Mux11~1_combout )))) # (!\display_1|segment[0]~0_combout  & 
// (((\display_1|Selector5~0_combout ))))

	.dataa(\clock_1|Mux11~1_combout ),
	.datab(\clock_1|display [25]),
	.datac(\display_1|segment[0]~0_combout ),
	.datad(\display_1|Selector5~0_combout ),
	.cin(gnd),
	.combout(\display_1|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \display_1|Selector5~1 .lut_mask = 16'h3F50;
defparam \display_1|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N15
dffeas \display_1|segment[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\display_1|Selector5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display_1|segment [2]),
	.prn(vcc));
// synopsys translate_off
defparam \display_1|segment[2] .is_wysiwyg = "true";
defparam \display_1|segment[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N16
fiftyfivenm_lcell_comb \clock_1|Mux10~0 (
// Equation(s):
// \clock_1|Mux10~0_combout  = (!\clock_1|display [19] & ((\clock_1|display [16] & (\clock_1|display [18] $ (!\clock_1|display [17]))) # (!\clock_1|display [16] & (\clock_1|display [18] & !\clock_1|display [17]))))

	.dataa(\clock_1|display [19]),
	.datab(\clock_1|display [16]),
	.datac(\clock_1|display [18]),
	.datad(\clock_1|display [17]),
	.cin(gnd),
	.combout(\clock_1|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Mux10~0 .lut_mask = 16'h4014;
defparam \clock_1|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N8
fiftyfivenm_lcell_comb \clock_1|Mux10~1 (
// Equation(s):
// \clock_1|Mux10~1_combout  = (\clock_1|display [20]) # (!\clock_1|Mux10~0_combout )

	.dataa(gnd),
	.datab(\clock_1|display [20]),
	.datac(gnd),
	.datad(\clock_1|Mux10~0_combout ),
	.cin(gnd),
	.combout(\clock_1|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Mux10~1 .lut_mask = 16'hCCFF;
defparam \clock_1|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N22
fiftyfivenm_lcell_comb \clock_1|Mux24~0 (
// Equation(s):
// \clock_1|Mux24~0_combout  = (!\clock_1|display [3] & ((\clock_1|display [1] & (\clock_1|display [0] & \clock_1|display [2])) # (!\clock_1|display [1] & (\clock_1|display [0] $ (\clock_1|display [2])))))

	.dataa(\clock_1|display [1]),
	.datab(\clock_1|display [0]),
	.datac(\clock_1|display [3]),
	.datad(\clock_1|display [2]),
	.cin(gnd),
	.combout(\clock_1|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Mux24~0 .lut_mask = 16'h0904;
defparam \clock_1|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N16
fiftyfivenm_lcell_comb \clock_1|Mux24~1 (
// Equation(s):
// \clock_1|Mux24~1_combout  = (\clock_1|display [5]) # ((\clock_1|display [4]) # (!\clock_1|Mux24~0_combout ))

	.dataa(\clock_1|display [5]),
	.datab(gnd),
	.datac(\clock_1|Mux24~0_combout ),
	.datad(\clock_1|display [4]),
	.cin(gnd),
	.combout(\clock_1|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Mux24~1 .lut_mask = 16'hFFAF;
defparam \clock_1|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N18
fiftyfivenm_lcell_comb \display_1|Selector4~0 (
// Equation(s):
// \display_1|Selector4~0_combout  = (\display_1|segment[0]~1_combout  & (\display_1|segment[0]~0_combout )) # (!\display_1|segment[0]~1_combout  & ((\display_1|segment[0]~0_combout  & (\clock_1|Mux10~1_combout )) # (!\display_1|segment[0]~0_combout  & 
// ((\clock_1|Mux24~1_combout )))))

	.dataa(\display_1|segment[0]~1_combout ),
	.datab(\display_1|segment[0]~0_combout ),
	.datac(\clock_1|Mux10~1_combout ),
	.datad(\clock_1|Mux24~1_combout ),
	.cin(gnd),
	.combout(\display_1|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \display_1|Selector4~0 .lut_mask = 16'hD9C8;
defparam \display_1|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N20
fiftyfivenm_lcell_comb \display_1|Selector4~1 (
// Equation(s):
// \display_1|Selector4~1_combout  = (\display_1|segment[0]~1_combout  & ((\display_1|Selector4~0_combout  & (!\clock_1|Mux6~0_combout )) # (!\display_1|Selector4~0_combout  & ((!\clock_1|Mux20~0_combout ))))) # (!\display_1|segment[0]~1_combout  & 
// (((\display_1|Selector4~0_combout ))))

	.dataa(\display_1|segment[0]~1_combout ),
	.datab(\clock_1|Mux6~0_combout ),
	.datac(\clock_1|Mux20~0_combout ),
	.datad(\display_1|Selector4~0_combout ),
	.cin(gnd),
	.combout(\display_1|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \display_1|Selector4~1 .lut_mask = 16'h770A;
defparam \display_1|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N21
dffeas \display_1|segment[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\display_1|Selector4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display_1|segment [3]),
	.prn(vcc));
// synopsys translate_off
defparam \display_1|segment[3] .is_wysiwyg = "true";
defparam \display_1|segment[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N18
fiftyfivenm_lcell_comb \clock_1|Mux9~0 (
// Equation(s):
// \clock_1|Mux9~0_combout  = (\clock_1|display [17] & (\clock_1|display [16] & ((!\clock_1|display [19])))) # (!\clock_1|display [17] & ((\clock_1|display [18] & ((!\clock_1|display [19]))) # (!\clock_1|display [18] & (\clock_1|display [16]))))

	.dataa(\clock_1|display [17]),
	.datab(\clock_1|display [16]),
	.datac(\clock_1|display [18]),
	.datad(\clock_1|display [19]),
	.cin(gnd),
	.combout(\clock_1|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Mux9~0 .lut_mask = 16'h04DC;
defparam \clock_1|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N24
fiftyfivenm_lcell_comb \clock_1|Mux9~1 (
// Equation(s):
// \clock_1|Mux9~1_combout  = (\clock_1|display [20]) # (!\clock_1|Mux9~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_1|display [20]),
	.datad(\clock_1|Mux9~0_combout ),
	.cin(gnd),
	.combout(\clock_1|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Mux9~1 .lut_mask = 16'hF0FF;
defparam \clock_1|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N2
fiftyfivenm_lcell_comb \clock_1|Mux16~0 (
// Equation(s):
// \clock_1|Mux16~0_combout  = (\clock_1|display [10] & (!\clock_1|display [9])) # (!\clock_1|display [10] & ((\clock_1|display [8])))

	.dataa(\clock_1|display [9]),
	.datab(gnd),
	.datac(\clock_1|display [8]),
	.datad(\clock_1|display [10]),
	.cin(gnd),
	.combout(\clock_1|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Mux16~0 .lut_mask = 16'h55F0;
defparam \clock_1|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N26
fiftyfivenm_lcell_comb \clock_1|Mux23~0 (
// Equation(s):
// \clock_1|Mux23~0_combout  = (\clock_1|display [1] & (\clock_1|display [0] & (!\clock_1|display [3]))) # (!\clock_1|display [1] & ((\clock_1|display [2] & ((!\clock_1|display [3]))) # (!\clock_1|display [2] & (\clock_1|display [0]))))

	.dataa(\clock_1|display [0]),
	.datab(\clock_1|display [1]),
	.datac(\clock_1|display [3]),
	.datad(\clock_1|display [2]),
	.cin(gnd),
	.combout(\clock_1|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Mux23~0 .lut_mask = 16'h0B2A;
defparam \clock_1|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N12
fiftyfivenm_lcell_comb \clock_1|Mux23~1 (
// Equation(s):
// \clock_1|Mux23~1_combout  = (\clock_1|display [4]) # ((\clock_1|display [5]) # (!\clock_1|Mux23~0_combout ))

	.dataa(\clock_1|display [4]),
	.datab(gnd),
	.datac(\clock_1|display [5]),
	.datad(\clock_1|Mux23~0_combout ),
	.cin(gnd),
	.combout(\clock_1|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Mux23~1 .lut_mask = 16'hFAFF;
defparam \clock_1|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N22
fiftyfivenm_lcell_comb \display_1|Selector3~0 (
// Equation(s):
// \display_1|Selector3~0_combout  = (\display_1|segment[0]~1_combout  & ((\display_1|segment[0]~0_combout ) # ((!\clock_1|Mux16~0_combout )))) # (!\display_1|segment[0]~1_combout  & (!\display_1|segment[0]~0_combout  & ((\clock_1|Mux23~1_combout ))))

	.dataa(\display_1|segment[0]~1_combout ),
	.datab(\display_1|segment[0]~0_combout ),
	.datac(\clock_1|Mux16~0_combout ),
	.datad(\clock_1|Mux23~1_combout ),
	.cin(gnd),
	.combout(\display_1|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \display_1|Selector3~0 .lut_mask = 16'h9B8A;
defparam \display_1|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N30
fiftyfivenm_lcell_comb \display_1|Selector3~1 (
// Equation(s):
// \display_1|Selector3~1_combout  = (\display_1|segment[0]~0_combout  & ((\display_1|Selector3~0_combout  & ((!\clock_1|Mux6~0_combout ))) # (!\display_1|Selector3~0_combout  & (\clock_1|Mux9~1_combout )))) # (!\display_1|segment[0]~0_combout  & 
// (((\display_1|Selector3~0_combout ))))

	.dataa(\clock_1|Mux9~1_combout ),
	.datab(\display_1|segment[0]~0_combout ),
	.datac(\display_1|Selector3~0_combout ),
	.datad(\clock_1|Mux6~0_combout ),
	.cin(gnd),
	.combout(\display_1|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \display_1|Selector3~1 .lut_mask = 16'h38F8;
defparam \display_1|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N31
dffeas \display_1|segment[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\display_1|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display_1|segment [4]),
	.prn(vcc));
// synopsys translate_off
defparam \display_1|segment[4] .is_wysiwyg = "true";
defparam \display_1|segment[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N22
fiftyfivenm_lcell_comb \clock_1|Mux8~0 (
// Equation(s):
// \clock_1|Mux8~0_combout  = (!\clock_1|display [19] & ((\clock_1|display [16] & ((\clock_1|display [17]) # (!\clock_1|display [18]))) # (!\clock_1|display [16] & (!\clock_1|display [18] & \clock_1|display [17]))))

	.dataa(\clock_1|display [19]),
	.datab(\clock_1|display [16]),
	.datac(\clock_1|display [18]),
	.datad(\clock_1|display [17]),
	.cin(gnd),
	.combout(\clock_1|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Mux8~0 .lut_mask = 16'h4504;
defparam \clock_1|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N0
fiftyfivenm_lcell_comb \display_1|Selector2~0 (
// Equation(s):
// \display_1|Selector2~0_combout  = (\display_1|segment[0]~1_combout  & (\clock_1|display [24] $ ((\clock_1|display [25])))) # (!\display_1|segment[0]~1_combout  & (((\clock_1|display [20]))))

	.dataa(\display_1|segment[0]~1_combout ),
	.datab(\clock_1|display [24]),
	.datac(\clock_1|display [25]),
	.datad(\clock_1|display [20]),
	.cin(gnd),
	.combout(\display_1|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \display_1|Selector2~0 .lut_mask = 16'h7D28;
defparam \display_1|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N24
fiftyfivenm_lcell_comb \clock_1|Mux22~0 (
// Equation(s):
// \clock_1|Mux22~0_combout  = (!\clock_1|display [3] & ((\clock_1|display [0] & ((\clock_1|display [1]) # (!\clock_1|display [2]))) # (!\clock_1|display [0] & (\clock_1|display [1] & !\clock_1|display [2]))))

	.dataa(\clock_1|display [0]),
	.datab(\clock_1|display [1]),
	.datac(\clock_1|display [3]),
	.datad(\clock_1|display [2]),
	.cin(gnd),
	.combout(\clock_1|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Mux22~0 .lut_mask = 16'h080E;
defparam \clock_1|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N14
fiftyfivenm_lcell_comb \clock_1|Mux22~1 (
// Equation(s):
// \clock_1|Mux22~1_combout  = (\clock_1|display [5]) # ((\clock_1|display [4]) # (!\clock_1|Mux22~0_combout ))

	.dataa(\clock_1|display [5]),
	.datab(\clock_1|display [4]),
	.datac(gnd),
	.datad(\clock_1|Mux22~0_combout ),
	.cin(gnd),
	.combout(\clock_1|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Mux22~1 .lut_mask = 16'hEEFF;
defparam \clock_1|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N8
fiftyfivenm_lcell_comb \clock_1|Mux15~0 (
// Equation(s):
// \clock_1|Mux15~0_combout  = (!\clock_1|display [10] & ((\clock_1|display [9]) # (\clock_1|display [8])))

	.dataa(\clock_1|display [9]),
	.datab(gnd),
	.datac(\clock_1|display [8]),
	.datad(\clock_1|display [10]),
	.cin(gnd),
	.combout(\clock_1|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Mux15~0 .lut_mask = 16'h00FA;
defparam \clock_1|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N6
fiftyfivenm_lcell_comb \display_1|Selector2~1 (
// Equation(s):
// \display_1|Selector2~1_combout  = (\display_1|segment[0]~1_combout  & ((\display_1|segment[0]~0_combout ) # ((!\clock_1|Mux15~0_combout )))) # (!\display_1|segment[0]~1_combout  & (!\display_1|segment[0]~0_combout  & (\clock_1|Mux22~1_combout )))

	.dataa(\display_1|segment[0]~1_combout ),
	.datab(\display_1|segment[0]~0_combout ),
	.datac(\clock_1|Mux22~1_combout ),
	.datad(\clock_1|Mux15~0_combout ),
	.cin(gnd),
	.combout(\display_1|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \display_1|Selector2~1 .lut_mask = 16'h98BA;
defparam \display_1|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N4
fiftyfivenm_lcell_comb \display_1|Selector2~2 (
// Equation(s):
// \display_1|Selector2~2_combout  = (\display_1|segment[0]~0_combout  & ((\display_1|Selector2~0_combout  & ((!\display_1|Selector2~1_combout ))) # (!\display_1|Selector2~0_combout  & ((\display_1|Selector2~1_combout ) # (!\clock_1|Mux8~0_combout ))))) # 
// (!\display_1|segment[0]~0_combout  & (((\display_1|Selector2~1_combout ))))

	.dataa(\clock_1|Mux8~0_combout ),
	.datab(\display_1|segment[0]~0_combout ),
	.datac(\display_1|Selector2~0_combout ),
	.datad(\display_1|Selector2~1_combout ),
	.cin(gnd),
	.combout(\display_1|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \display_1|Selector2~2 .lut_mask = 16'h3FC4;
defparam \display_1|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N5
dffeas \display_1|segment[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\display_1|Selector2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display_1|segment [5]),
	.prn(vcc));
// synopsys translate_off
defparam \display_1|segment[5] .is_wysiwyg = "true";
defparam \display_1|segment[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N0
fiftyfivenm_lcell_comb \display_1|Selector1~0 (
// Equation(s):
// \display_1|Selector1~0_combout  = (\display_1|segment[0]~0_combout  & (((\clock_1|display [25])))) # (!\display_1|segment[0]~0_combout  & ((\clock_1|display [10]) # ((\clock_1|display [9]))))

	.dataa(\clock_1|display [10]),
	.datab(\clock_1|display [9]),
	.datac(\display_1|segment[0]~0_combout ),
	.datad(\clock_1|display [25]),
	.cin(gnd),
	.combout(\display_1|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \display_1|Selector1~0 .lut_mask = 16'hFE0E;
defparam \display_1|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N20
fiftyfivenm_lcell_comb \clock_1|Mux7~0 (
// Equation(s):
// \clock_1|Mux7~0_combout  = (\clock_1|display [19]) # ((\clock_1|display [18] & ((!\clock_1|display [17]) # (!\clock_1|display [16]))) # (!\clock_1|display [18] & ((\clock_1|display [17]))))

	.dataa(\clock_1|display [19]),
	.datab(\clock_1|display [16]),
	.datac(\clock_1|display [18]),
	.datad(\clock_1|display [17]),
	.cin(gnd),
	.combout(\clock_1|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Mux7~0 .lut_mask = 16'hBFFA;
defparam \clock_1|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N28
fiftyfivenm_lcell_comb \clock_1|Mux21~0 (
// Equation(s):
// \clock_1|Mux21~0_combout  = (\clock_1|display [3]) # ((\clock_1|display [1] & ((!\clock_1|display [2]) # (!\clock_1|display [0]))) # (!\clock_1|display [1] & ((\clock_1|display [2]))))

	.dataa(\clock_1|display [0]),
	.datab(\clock_1|display [1]),
	.datac(\clock_1|display [3]),
	.datad(\clock_1|display [2]),
	.cin(gnd),
	.combout(\clock_1|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|Mux21~0 .lut_mask = 16'hF7FC;
defparam \clock_1|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N2
fiftyfivenm_lcell_comb \display_1|Selector1~1 (
// Equation(s):
// \display_1|Selector1~1_combout  = (\clock_1|display [4]) # ((\clock_1|display [5]) # (\clock_1|Mux21~0_combout ))

	.dataa(\clock_1|display [4]),
	.datab(gnd),
	.datac(\clock_1|display [5]),
	.datad(\clock_1|Mux21~0_combout ),
	.cin(gnd),
	.combout(\display_1|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \display_1|Selector1~1 .lut_mask = 16'hFFFA;
defparam \display_1|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N10
fiftyfivenm_lcell_comb \display_1|Selector1~2 (
// Equation(s):
// \display_1|Selector1~2_combout  = (\display_1|segment[0]~0_combout  & ((\clock_1|Mux7~0_combout ) # ((\clock_1|display [20])))) # (!\display_1|segment[0]~0_combout  & (((\display_1|Selector1~1_combout ))))

	.dataa(\clock_1|Mux7~0_combout ),
	.datab(\clock_1|display [20]),
	.datac(\display_1|segment[0]~0_combout ),
	.datad(\display_1|Selector1~1_combout ),
	.cin(gnd),
	.combout(\display_1|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \display_1|Selector1~2 .lut_mask = 16'hEFE0;
defparam \display_1|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N30
fiftyfivenm_lcell_comb \display_1|Selector1~3 (
// Equation(s):
// \display_1|Selector1~3_combout  = (\display_1|segment[0]~1_combout  & (\display_1|Selector1~0_combout )) # (!\display_1|segment[0]~1_combout  & ((\display_1|Selector1~2_combout )))

	.dataa(\display_1|segment[0]~1_combout ),
	.datab(\display_1|Selector1~0_combout ),
	.datac(gnd),
	.datad(\display_1|Selector1~2_combout ),
	.cin(gnd),
	.combout(\display_1|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \display_1|Selector1~3 .lut_mask = 16'hDD88;
defparam \display_1|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N31
dffeas \display_1|segment[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\display_1|Selector1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display_1|segment [6]),
	.prn(vcc));
// synopsys translate_off
defparam \display_1|segment[6] .is_wysiwyg = "true";
defparam \display_1|segment[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N28
fiftyfivenm_lcell_comb \clock_1|point~0 (
// Equation(s):
// \clock_1|point~0_combout  = \clock_1|point~q  $ (((\clock_1|Equal0~6_combout  & (\clock_1|Equal0~5_combout  & \clock_1|Equal0~4_combout ))))

	.dataa(\clock_1|Equal0~6_combout ),
	.datab(\clock_1|Equal0~5_combout ),
	.datac(\clock_1|point~q ),
	.datad(\clock_1|Equal0~4_combout ),
	.cin(gnd),
	.combout(\clock_1|point~0_combout ),
	.cout());
// synopsys translate_off
defparam \clock_1|point~0 .lut_mask = 16'h78F0;
defparam \clock_1|point~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N29
dffeas \clock_1|point (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clock_1|point~0_combout ),
	.asdata(vcc),
	.clrn(\async_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_1|point~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_1|point .is_wysiwyg = "true";
defparam \clock_1|point .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N24
fiftyfivenm_lcell_comb \display_1|Selector0~0 (
// Equation(s):
// \display_1|Selector0~0_combout  = (\clock_1|point~q  & \display_1|state.DS3~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_1|point~q ),
	.datad(\display_1|state.DS3~q ),
	.cin(gnd),
	.combout(\display_1|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \display_1|Selector0~0 .lut_mask = 16'hF000;
defparam \display_1|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N25
dffeas \display_1|segment[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\display_1|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display_1|segment [7]),
	.prn(vcc));
// synopsys translate_off
defparam \display_1|segment[7] .is_wysiwyg = "true";
defparam \display_1|segment[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N24
fiftyfivenm_lcell_comb \display_1|segment[8]~2 (
// Equation(s):
// \display_1|segment[8]~2_combout  = !\display_1|state.DS1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\display_1|state.DS1~q ),
	.cin(gnd),
	.combout(\display_1|segment[8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \display_1|segment[8]~2 .lut_mask = 16'h00FF;
defparam \display_1|segment[8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N25
dffeas \display_1|segment[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\display_1|segment[8]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display_1|segment [8]),
	.prn(vcc));
// synopsys translate_off
defparam \display_1|segment[8] .is_wysiwyg = "true";
defparam \display_1|segment[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y21_N7
dffeas \display_1|segment[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\display_1|state.DS2~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display_1|segment [9]),
	.prn(vcc));
// synopsys translate_off
defparam \display_1|segment[9] .is_wysiwyg = "true";
defparam \display_1|segment[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N0
fiftyfivenm_lcell_comb \display_1|segment[10]~feeder (
// Equation(s):
// \display_1|segment[10]~feeder_combout  = \display_1|state.DS3~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\display_1|state.DS3~q ),
	.cin(gnd),
	.combout(\display_1|segment[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \display_1|segment[10]~feeder .lut_mask = 16'hFF00;
defparam \display_1|segment[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N1
dffeas \display_1|segment[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\display_1|segment[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display_1|segment [10]),
	.prn(vcc));
// synopsys translate_off
defparam \display_1|segment[10] .is_wysiwyg = "true";
defparam \display_1|segment[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y21_N19
dffeas \display_1|segment[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\display_1|state.DS4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display_1|segment [11]),
	.prn(vcc));
// synopsys translate_off
defparam \display_1|segment[11] .is_wysiwyg = "true";
defparam \display_1|segment[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X31_Y4_N8
fiftyfivenm_io_ibuf \sw_res~input (
	.i(sw_res),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\sw_res~input_o ));
// synopsys translate_off
defparam \sw_res~input .bus_hold = "false";
defparam \sw_res~input .listen_to_nsleep_signal = "false";
defparam \sw_res~input .simulate_z_as = "z";
// synopsys translate_on

// Location: UNVM_X0_Y11_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X10_Y24_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

assign disp_seg[0] = \disp_seg[0]~output_o ;

assign disp_seg[1] = \disp_seg[1]~output_o ;

assign disp_seg[2] = \disp_seg[2]~output_o ;

assign disp_seg[3] = \disp_seg[3]~output_o ;

assign disp_seg[4] = \disp_seg[4]~output_o ;

assign disp_seg[5] = \disp_seg[5]~output_o ;

assign disp_seg[6] = \disp_seg[6]~output_o ;

assign disp_seg[7] = \disp_seg[7]~output_o ;

assign disp_seg[8] = \disp_seg[8]~output_o ;

assign disp_seg[9] = \disp_seg[9]~output_o ;

assign disp_seg[10] = \disp_seg[10]~output_o ;

assign disp_seg[11] = \disp_seg[11]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_H3,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_G1,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_E8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_F7,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_E7,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
