
	<meta http-equiv="content-type" content="text/html; charset=windows-1252"/>
	<title></title>
	<meta name="generator" content="LibreOffice 6.2.7.1 (Windows)"/>
	<meta name="created" content="2021-04-02T13:47:30.496000000"/>
	<meta name="changed" content="2021-04-02T13:49:20.119000000"/>
	<style type="text/css">
		@page { size: 8.5in 11in; margin: 0.79in }
		p { margin-bottom: 0.1in; line-height: 115%; background: transparent }
		h3 { margin-top: 0.1in; margin-bottom: 0.08in; background: transparent; page-break-after: avoid }
		h3.western { font-family: "Liberation Serif", serif; font-size: 14pt; font-weight: bold }
		h3.cjk { font-family: "NSimSun"; font-size: 14pt; font-weight: bold }
		h3.ctl { font-family: "Arial"; font-size: 14pt; font-weight: bold }
		strong { font-weight: bold }
	</style>
</head>
<h2>Intel Barefoot2</h2>
<table width="700">
<tr><td>
<b>Announced December 2018</b>
<p>
A <a href="https://web.archive.org/web/20260106010638/https://people.ucsc.edu/~warner/Bufs/tofino-2.pdf">product announcement</a> introduced the tofino2 ASIC.
A subsequent but really ugly data sheet contained the following table:
<table width="700" border="1"><tr><td>
<table width="700">
<tr><td><h2>Technical Specifications</h2></td></tr>
<tr><td><b>Essentials</td></tr>
<tr><td>Status</td><td>Launched</td>
<td>Product Collection</td><td>Intel® Programmable Ethernet Switch Products</td></tr>
<tr><td>Launch Date</td><td>Q4'18</td><td>Lithography</td><td>7 nm</td></tr>
<tr><td></td></tr>
<tr><td></td></tr>
<tr><td width="250"><b>Supplemental Information</b></td></tr>
<tr><td>Description</td><td>A 32x400G port P4 programmable Ethernet switch with maximum port bandwidth of 12.8 Tbps</td><td>
Embedded Options Available</td><td> No</td></tr>
<tr><td></td></tr>
<tr><td></td></tr>
<tr><td><b>Networking Specifications</b></td></tr>
<tr><td>Frame Processing Rate</td><td>6 B pps</td>
<td>Shared Packet Memory</td><td>64 MB</td></tr>
<tr><td>CPU Interface</td><td>PCIe</td></tr>
<tr><td></td></tr>
<tr><td></td></tr>
<tr><td><b>Package Specifications</b></td></tr>
<tr><td>Extended Temperature Options</td><td>No</td>
<td>Package Size</td><td>71.5X66mm</td></tr>
</table>
</table>
On March 5, 2020 Intel announced 
<a href="https://web.archive.org/web/20260106010638/https://newsroom.intel.com/news/intel-demonstrates-industry-first-co-packaged-optics-ethernet-switch/">co-package optics</a> with tofino2.
The following section is from a <a href="https://web.archive.org/web/20260106010638/https://www.mccoycomponents.com/blog/view/understanding-chiplet-in-one-article">blog</a> posted on mccoy.com.sg, Dec 8, 2019.
<p>
<body lang="en-US" link="#000080" vlink="#800000" dir="ltr"><h3 class="western">
<table width="700">
<tr><td>
<strong><span style="font-variant: normal"><font color="#242424"><font face="Open Sans"><font size="5" style="font-size: 18pt"><span style="letter-spacing: normal"><span style="font-style: normal"><b>2.2.3
Barefoot the Tofino 2 chip 7nm plus chiplet switch ASIC</b></span></span></font></font></font></span></strong></h3>
<p style="margin-bottom: 0.1in; font-variant: normal; letter-spacing: normal; font-style: normal; font-weight: normal; orphans: 2; widows: 2">
<font color="#242424"><font face="Open Sans"><font size="2" style="font-size: 10pt"><br/>
This
is the first chiplet design in the Ethernet Switch market. Broadcom's
7nm Trident 4 is still a single chip design.</font></font></font></p>
<p style="margin-bottom: 0.1in; font-variant: normal; letter-spacing: normal; font-style: normal; font-weight: normal; orphans: 2; widows: 2">
<font color="#242424"><font face="Open Sans"><font size="2" style="font-size: 10pt"><br/>
Switch
ASIC has been designed with analog and logic parts together for a
long time. The analog part is actually different from the logic part
in the evolution schedule. If it is a single-chip design, the analog
part also has to advance with the process evolution of the logic
part. If chiplet separation design is used, for example, the analog
part of Barefoot uses an older process, Barefoot did not disclose, so
everyone guessed from 28nm, 16nm, 12nm, and the logic part is the
latest 7nm process.</font></font></font></p>
<p style="margin-bottom: 0.1in; font-variant: normal; letter-spacing: normal; font-style: normal; font-weight: normal; orphans: 2; widows: 2">
<font color="#242424"><font face="Open Sans"><font size="2" style="font-size: 10pt"><br/>
Chiplet
not only brings process savings in the analog part, but also provides
different SKUs through different chiplet configurations. Compared
with the traditional single-chip design, simply disabling a part of
the chip, this chiplet is much more economical.</font></font></font></p>
<p style="margin-bottom: 0.1in; font-variant: normal; letter-spacing: normal; orphans: 2; widows: 2">
<font color="#242424"><img src="https://web.archive.org/web/20260106010638im_/https://people.ucsc.edu/~warner/Bufs/tofino-chip_html_6a62f7a534adecc.jpg" name="Image1" alt="Image result for Barefoot 的Tofino2" align="bottom" width="785" height="282" border="0"/>
</font></p>
<p style="margin-bottom: 0.1in; font-variant: normal; letter-spacing: normal; font-style: normal; font-weight: normal; orphans: 2; widows: 2">
<font color="#242424"><font face="Open Sans"><font size="2" style="font-size: 10pt">Figure
2.12 Barefoot's Tofino2</font></font></font></p>
<p><br/>
<br/>
<br/>
The following is a teaser from the Linley Newsletter. Mostly, the newsletter traffics in information
about CPUs. The full article is available for $95.
<p>
<h2>Linley Newsletter</h2>
<p>
<h2>Barefoot Joins 400GbE-Switch Club</h2>
<p>
January 8, 2019
<p>
Author: Bob Wheeler
<p>
Barefoot Networks plans to bring programmability to 400G Ethernet (400GbE), and its past performance suggests it can. This month, it preannounced its Tofino 2 second-generation switch chip for 1H19 sampling. Employing 50Gbps PAM4 serdes, the new product delivers 12.8Tbps of bandwidth—double that of the first Tofino. Like its predecessor, Tofino 2 is programmable using the P4 language. It’s also the first announced 12.8Tbps switch using 7nm technology, promising lower power than 16nm designs achieve.
<p>
Tofino 2 uses the same number of pipelines as the shipping Tofino. The only architectural change between generations is packet-processing extensions (dubbed PPX) to the match+action units (MAUs), but Barefoot withheld details. The company created three Tofino 2 families: the U (ultra) family provides the most MAUs and associated memory, the M (mainstream) family implements fewer MAUs, and the H (hyperscale) family omits PPX and offers the lowest latency. The 12.8Tbps versions handle 32x400GbE, 128x100GbE, and 256x50GbE ports. Barefoot will also sell 8.0Tbps and 6.4Tbps versions.
<p>
Tofino 2 samples will trail those of Broadcom’s 12.8Tbps Tomahawk 3 by about 18 months. Furthermore, Broadcom and Innovium have both started production of their respective 12.8Tbps chips, enabling the first high-density 400GbE switch systems. On the plus side, Barefoot’s use of 7nm technology should deliver superior power dissipation for the new design. The startup has demonstrated that a programmable switch chip can directly compete with a fixed-function device, minimizing any programmability “tax.”
</p>
</body>