$date
	Sun Oct 23 05:26:42 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#448257
b11001 !
1"
#448258
b11001 &
b11001 %
1$
#448259
0"
#448262
b1001100 &
b1001100 %
#448266
b100110 &
b100110 %
#448270
b10011 &
b10011 %
#448274
b111010 &
b111010 %
#448278
b11101 &
b11101 %
#448282
b1011000 &
b1011000 %
#448286
b101100 &
b101100 %
#448290
b10110 &
b10110 %
#448294
b1011 &
b1011 %
#448298
b100010 &
b100010 %
#448302
b10001 &
b10001 %
#448306
b110100 &
b110100 %
#448310
b11010 &
b11010 %
#448314
b1101 &
b1101 %
#448318
b101000 &
b101000 %
#448322
b10100 &
b10100 %
#448326
b1010 &
b1010 %
#448330
b101 &
b101 %
#448334
b10000 &
b10000 %
#448338
b1000 &
b1000 %
#448342
b100 &
b100 %
#448346
b10 &
b10 %
#448350
b1 &
1#
b1 %
#448354
b0 &
b0 %
0#
0$
#1464532
b100 !
1"
#1464534
b100 &
b100 %
1$
#1464535
0"
#1464538
b10 &
b10 %
#1464542
b1 &
1#
b1 %
#1464546
b0 &
b0 %
0#
0$
#2447115
b1100 !
1"
#2447118
b1100 &
b1100 %
1$
#2447119
0"
#2447122
b110 &
b110 %
#2447126
b11 &
b11 %
#2447130
b1010 &
b1010 %
#2447134
b101 &
b101 %
#2447138
b10000 &
b10000 %
#2447142
b1000 &
b1000 %
#2447146
b100 &
b100 %
#2447150
b10 &
b10 %
#2447154
b1 &
b1 %
1#
#2447158
b0 &
0#
b0 %
0$
#4500012
