

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity adder_disp is
    Port ( A : in STD_LOGIC_VECTOR (2 downto 0);
           B : in STD_LOGIC_VECTOR (2 downto 0);
           C : in STD_LOGIC;
           Anode : out STD_LOGIC_VECTOR (7 downto 0);
           Led : out STD_LOGIC_VECTOR (6 downto 0));
end adder_disp;

architecture Behavioral of adder_disp is
component ADDER3_final
port( A: in STD_LOGIC_VECTOR (2 downto 0);
        B: in STD_LOGIC_VECTOR (2 downto 0);
        C: in STD_LOGIC;
        S: out STD_LOGIC_VECTOR (2 downto 0);
        CO: out STD_LOGIC) ;
end component;

component hex2led
port( HEX : in STD_LOGIC_VECTOR (3 downto 0);
           LED : out STD_LOGIC_VECTOR (6 downto 0);
           ANODE : out STD_LOGIC_VECTOR (7 downto 0));
end  component;

signal S: STD_LOGIC_VECTOR (3 downto 0);


begin
u1: ADDER3_final port map (A,B,C,S(2 downto 0),S(3));
u2: hex2led port map (S,Led, Anode);

end Behavioral;
