
*** Running vivado
    with args -log soc_lite_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source soc_lite_top.tcl


ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source soc_lite_top.tcl -notrace
create_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 432.434 ; gain = 164.082
Command: read_checkpoint -auto_incremental -incremental D:/nscscc/cdp_ede_local-master/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.srcs/utils_1/imports/synth_1/soc_lite_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/nscscc/cdp_ede_local-master/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.srcs/utils_1/imports/synth_1/soc_lite_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top soc_lite_top -part xc7a100ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100ti'
INFO: [Device 21-403] Loading part xc7a100ticsg324-1L
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19956
INFO: [Synth 8-11241] undeclared symbol 'cs_P', assumed default net type 'wire' [D:/nscscc/cdp_ede_local-master/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.srcs/sources_1/imports/lab4/SDU-DM_2023.4.8/SDU_cwyl_2023.4.7/DCP.v:257]
INFO: [Synth 8-11241] undeclared symbol 'inst_sltui', assumed default net type 'wire' [D:/nscscc/cdp_ede_local-master/mycpu_env/myCPU/mycpu_top.v:202]
INFO: [Synth 8-11241] undeclared symbol 'debug_wb_rf_wen', assumed default net type 'wire' [D:/nscscc/cdp_ede_local-master/mycpu_env/myCPU/mycpu_top.v:330]
WARNING: [Synth 8-6901] identifier 'sdu_addr' is used before its declaration [D:/nscscc/cdp_ede_local-master/mycpu_env/soc_verify/soc_dram/rtl/soc_lite_top.v:186]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1276.758 ; gain = 409.246
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'soc_lite_top' [D:/nscscc/cdp_ede_local-master/mycpu_env/soc_verify/soc_dram/rtl/soc_lite_top.v:67]
INFO: [Synth 8-6157] synthesizing module 'clk_pll' [D:/nscscc/cdp_ede_local-master/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-17128-LAPTOP-EH5L1GAH/realtime/clk_pll_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_pll' (0#1) [D:/nscscc/cdp_ede_local-master/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-17128-LAPTOP-EH5L1GAH/realtime/clk_pll_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mycpu_top' [D:/nscscc/cdp_ede_local-master/mycpu_env/myCPU/mycpu_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'decoder_6_64' [D:/nscscc/cdp_ede_local-master/mycpu_env/myCPU/tools.v:40]
INFO: [Synth 8-6155] done synthesizing module 'decoder_6_64' (0#1) [D:/nscscc/cdp_ede_local-master/mycpu_env/myCPU/tools.v:40]
INFO: [Synth 8-6157] synthesizing module 'decoder_4_16' [D:/nscscc/cdp_ede_local-master/mycpu_env/myCPU/tools.v:14]
INFO: [Synth 8-6155] done synthesizing module 'decoder_4_16' (0#1) [D:/nscscc/cdp_ede_local-master/mycpu_env/myCPU/tools.v:14]
INFO: [Synth 8-6157] synthesizing module 'decoder_2_4' [D:/nscscc/cdp_ede_local-master/mycpu_env/myCPU/tools.v:1]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2_4' (0#1) [D:/nscscc/cdp_ede_local-master/mycpu_env/myCPU/tools.v:1]
INFO: [Synth 8-6157] synthesizing module 'decoder_5_32' [D:/nscscc/cdp_ede_local-master/mycpu_env/myCPU/tools.v:27]
INFO: [Synth 8-6155] done synthesizing module 'decoder_5_32' (0#1) [D:/nscscc/cdp_ede_local-master/mycpu_env/myCPU/tools.v:27]
INFO: [Synth 8-6157] synthesizing module 'regfile' [D:/nscscc/cdp_ede_local-master/mycpu_env/myCPU/regfile.v:1]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (0#1) [D:/nscscc/cdp_ede_local-master/mycpu_env/myCPU/regfile.v:1]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/nscscc/cdp_ede_local-master/mycpu_env/myCPU/alu.v:1]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [D:/nscscc/cdp_ede_local-master/mycpu_env/myCPU/alu.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mycpu_top' (0#1) [D:/nscscc/cdp_ede_local-master/mycpu_env/myCPU/mycpu_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'inst_ram' [D:/nscscc/cdp_ede_local-master/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-17128-LAPTOP-EH5L1GAH/realtime/inst_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'inst_ram' (0#1) [D:/nscscc/cdp_ede_local-master/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-17128-LAPTOP-EH5L1GAH/realtime/inst_ram_stub.v:6]
WARNING: [Synth 8-689] width (16) of port connection 'a' does not match port width (13) of module 'inst_ram' [D:/nscscc/cdp_ede_local-master/mycpu_env/soc_verify/soc_dram/rtl/soc_lite_top.v:180]
INFO: [Synth 8-6157] synthesizing module 'bridge_1x2' [D:/nscscc/cdp_ede_local-master/mycpu_env/soc_verify/soc_dram/rtl/BRIDGE/bridge_1x2.v:50]
INFO: [Synth 8-6155] done synthesizing module 'bridge_1x2' (0#1) [D:/nscscc/cdp_ede_local-master/mycpu_env/soc_verify/soc_dram/rtl/BRIDGE/bridge_1x2.v:50]
INFO: [Synth 8-6157] synthesizing module 'data_ram' [D:/nscscc/cdp_ede_local-master/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-17128-LAPTOP-EH5L1GAH/realtime/data_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'data_ram' (0#1) [D:/nscscc/cdp_ede_local-master/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-17128-LAPTOP-EH5L1GAH/realtime/data_ram_stub.v:6]
WARNING: [Synth 8-689] width (16) of port connection 'a' does not match port width (10) of module 'data_ram' [D:/nscscc/cdp_ede_local-master/mycpu_env/soc_verify/soc_dram/rtl/soc_lite_top.v:216]
INFO: [Synth 8-6157] synthesizing module 'confreg' [D:/nscscc/cdp_ede_local-master/mycpu_env/soc_verify/soc_dram/rtl/CONFREG/confreg.v:73]
	Parameter SIMULATION bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'confreg' (0#1) [D:/nscscc/cdp_ede_local-master/mycpu_env/soc_verify/soc_dram/rtl/CONFREG/confreg.v:73]
INFO: [Synth 8-6157] synthesizing module 'sdu_dm' [D:/nscscc/cdp_ede_local-master/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.srcs/sources_1/imports/lab4/SDU-DM_2023.4.8/sdu_dm.v:3]
INFO: [Synth 8-6157] synthesizing module 'SDU' [D:/nscscc/cdp_ede_local-master/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.srcs/sources_1/imports/lab4/SDU-DM_2023.4.8/SDU_cwyl_2023.4.7/SDU.v:3]
INFO: [Synth 8-6157] synthesizing module 'DIV_RX_CLK' [D:/nscscc/cdp_ede_local-master/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.srcs/sources_1/imports/lab4/SDU-DM_2023.4.8/SDU_cwyl_2023.4.7/DIV_RX_CLK.v:1]
INFO: [Synth 8-6155] done synthesizing module 'DIV_RX_CLK' (0#1) [D:/nscscc/cdp_ede_local-master/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.srcs/sources_1/imports/lab4/SDU-DM_2023.4.8/SDU_cwyl_2023.4.7/DIV_RX_CLK.v:1]
INFO: [Synth 8-6157] synthesizing module 'RX' [D:/nscscc/cdp_ede_local-master/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.srcs/sources_1/imports/lab4/SDU-DM_2023.4.8/SDU_cwyl_2023.4.7/RX.v:3]
INFO: [Synth 8-6157] synthesizing module 'SIR' [D:/nscscc/cdp_ede_local-master/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.srcs/sources_1/imports/lab4/SDU-DM_2023.4.8/SDU_cwyl_2023.4.7/SIR.v:3]
INFO: [Synth 8-6155] done synthesizing module 'SIR' (0#1) [D:/nscscc/cdp_ede_local-master/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.srcs/sources_1/imports/lab4/SDU-DM_2023.4.8/SDU_cwyl_2023.4.7/SIR.v:3]
INFO: [Synth 8-6155] done synthesizing module 'RX' (0#1) [D:/nscscc/cdp_ede_local-master/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.srcs/sources_1/imports/lab4/SDU-DM_2023.4.8/SDU_cwyl_2023.4.7/RX.v:3]
INFO: [Synth 8-6157] synthesizing module 'TX' [D:/nscscc/cdp_ede_local-master/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.srcs/sources_1/imports/lab4/SDU-DM_2023.4.8/SDU_cwyl_2023.4.7/TX.v:3]
INFO: [Synth 8-6155] done synthesizing module 'TX' (0#1) [D:/nscscc/cdp_ede_local-master/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.srcs/sources_1/imports/lab4/SDU-DM_2023.4.8/SDU_cwyl_2023.4.7/TX.v:3]
INFO: [Synth 8-6157] synthesizing module 'DCP' [D:/nscscc/cdp_ede_local-master/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.srcs/sources_1/imports/lab4/SDU-DM_2023.4.8/SDU_cwyl_2023.4.7/DCP.v:3]
INFO: [Synth 8-6157] synthesizing module 'SCAN' [D:/nscscc/cdp_ede_local-master/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.srcs/sources_1/imports/lab4/SDU-DM_2023.4.8/SDU_cwyl_2023.4.7/SCAN.v:3]
INFO: [Synth 8-6155] done synthesizing module 'SCAN' (0#1) [D:/nscscc/cdp_ede_local-master/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.srcs/sources_1/imports/lab4/SDU-DM_2023.4.8/SDU_cwyl_2023.4.7/SCAN.v:3]
INFO: [Synth 8-6157] synthesizing module 'PRINT' [D:/nscscc/cdp_ede_local-master/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.srcs/sources_1/imports/lab4/SDU-DM_2023.4.8/SDU_cwyl_2023.4.7/PRINT.v:3]
INFO: [Synth 8-6157] synthesizing module 'H2C' [D:/nscscc/cdp_ede_local-master/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.srcs/sources_1/imports/lab4/SDU-DM_2023.4.8/SDU_cwyl_2023.4.7/H2C.v:1]
INFO: [Synth 8-6155] done synthesizing module 'H2C' (0#1) [D:/nscscc/cdp_ede_local-master/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.srcs/sources_1/imports/lab4/SDU-DM_2023.4.8/SDU_cwyl_2023.4.7/H2C.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PRINT' (0#1) [D:/nscscc/cdp_ede_local-master/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.srcs/sources_1/imports/lab4/SDU-DM_2023.4.8/SDU_cwyl_2023.4.7/PRINT.v:3]
INFO: [Synth 8-6157] synthesizing module 'DCP_D' [D:/nscscc/cdp_ede_local-master/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.srcs/sources_1/imports/lab4/SDU-DM_2023.4.8/SDU_cwyl_2023.4.7/DCP_D.v:2]
INFO: [Synth 8-6155] done synthesizing module 'DCP_D' (0#1) [D:/nscscc/cdp_ede_local-master/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.srcs/sources_1/imports/lab4/SDU-DM_2023.4.8/SDU_cwyl_2023.4.7/DCP_D.v:2]
INFO: [Synth 8-6157] synthesizing module 'DCP_I' [D:/nscscc/cdp_ede_local-master/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.srcs/sources_1/imports/lab4/SDU-DM_2023.4.8/SDU_cwyl_2023.4.7/DCP_I.v:1]
INFO: [Synth 8-6155] done synthesizing module 'DCP_I' (0#1) [D:/nscscc/cdp_ede_local-master/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.srcs/sources_1/imports/lab4/SDU-DM_2023.4.8/SDU_cwyl_2023.4.7/DCP_I.v:1]
INFO: [Synth 8-6157] synthesizing module 'DCP_P' [D:/nscscc/cdp_ede_local-master/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.srcs/sources_1/imports/lab4/SDU-DM_2023.4.8/SDU_cwyl_2023.4.7/DCP_P.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [D:/nscscc/cdp_ede_local-master/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.srcs/sources_1/imports/lab4/SDU-DM_2023.4.8/SDU_cwyl_2023.4.7/DCP_P.v:370]
INFO: [Synth 8-6155] done synthesizing module 'DCP_P' (0#1) [D:/nscscc/cdp_ede_local-master/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.srcs/sources_1/imports/lab4/SDU-DM_2023.4.8/SDU_cwyl_2023.4.7/DCP_P.v:4]
WARNING: [Synth 8-689] width (1) of port connection 'cs' does not match port width (5) of module 'DCP_P' [D:/nscscc/cdp_ede_local-master/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.srcs/sources_1/imports/lab4/SDU-DM_2023.4.8/SDU_cwyl_2023.4.7/DCP.v:257]
INFO: [Synth 8-6157] synthesizing module 'DCP_T' [D:/nscscc/cdp_ede_local-master/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.srcs/sources_1/imports/lab4/SDU-DM_2023.4.8/SDU_cwyl_2023.4.7/DCP_T.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [D:/nscscc/cdp_ede_local-master/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.srcs/sources_1/imports/lab4/SDU-DM_2023.4.8/SDU_cwyl_2023.4.7/DCP_T.v:402]
INFO: [Synth 8-6155] done synthesizing module 'DCP_T' (0#1) [D:/nscscc/cdp_ede_local-master/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.srcs/sources_1/imports/lab4/SDU-DM_2023.4.8/SDU_cwyl_2023.4.7/DCP_T.v:4]
INFO: [Synth 8-6157] synthesizing module 'DCP_B' [D:/nscscc/cdp_ede_local-master/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.srcs/sources_1/imports/lab4/SDU-DM_2023.4.8/SDU_cwyl_2023.4.7/DCP_B.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [D:/nscscc/cdp_ede_local-master/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.srcs/sources_1/imports/lab4/SDU-DM_2023.4.8/SDU_cwyl_2023.4.7/DCP_B.v:51]
INFO: [Synth 8-155] case statement is not full and has no default [D:/nscscc/cdp_ede_local-master/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.srcs/sources_1/imports/lab4/SDU-DM_2023.4.8/SDU_cwyl_2023.4.7/DCP_B.v:118]
INFO: [Synth 8-6155] done synthesizing module 'DCP_B' (0#1) [D:/nscscc/cdp_ede_local-master/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.srcs/sources_1/imports/lab4/SDU-DM_2023.4.8/SDU_cwyl_2023.4.7/DCP_B.v:2]
INFO: [Synth 8-6157] synthesizing module 'DCP_G' [D:/nscscc/cdp_ede_local-master/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.srcs/sources_1/imports/lab4/SDU-DM_2023.4.8/SDU_cwyl_2023.4.7/DCP_G.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [D:/nscscc/cdp_ede_local-master/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.srcs/sources_1/imports/lab4/SDU-DM_2023.4.8/SDU_cwyl_2023.4.7/DCP_G.v:382]
INFO: [Synth 8-6155] done synthesizing module 'DCP_G' (0#1) [D:/nscscc/cdp_ede_local-master/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.srcs/sources_1/imports/lab4/SDU-DM_2023.4.8/SDU_cwyl_2023.4.7/DCP_G.v:2]
INFO: [Synth 8-6157] synthesizing module 'DCP_R' [D:/nscscc/cdp_ede_local-master/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.srcs/sources_1/imports/lab4/SDU-DM_2023.4.8/SDU_cwyl_2023.4.7/DCP_R.v:1]
INFO: [Synth 8-6155] done synthesizing module 'DCP_R' (0#1) [D:/nscscc/cdp_ede_local-master/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.srcs/sources_1/imports/lab4/SDU-DM_2023.4.8/SDU_cwyl_2023.4.7/DCP_R.v:1]
INFO: [Synth 8-6157] synthesizing module 'DCP_L' [D:/nscscc/cdp_ede_local-master/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.srcs/sources_1/imports/lab4/SDU-DM_2023.4.8/SDU_cwyl_2023.4.7/DCP_L.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [D:/nscscc/cdp_ede_local-master/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.srcs/sources_1/imports/lab4/SDU-DM_2023.4.8/SDU_cwyl_2023.4.7/DCP_L.v:165]
INFO: [Synth 8-6155] done synthesizing module 'DCP_L' (0#1) [D:/nscscc/cdp_ede_local-master/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.srcs/sources_1/imports/lab4/SDU-DM_2023.4.8/SDU_cwyl_2023.4.7/DCP_L.v:2]
INFO: [Synth 8-6155] done synthesizing module 'DCP' (0#1) [D:/nscscc/cdp_ede_local-master/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.srcs/sources_1/imports/lab4/SDU-DM_2023.4.8/SDU_cwyl_2023.4.7/DCP.v:3]
INFO: [Synth 8-6155] done synthesizing module 'SDU' (0#1) [D:/nscscc/cdp_ede_local-master/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.srcs/sources_1/imports/lab4/SDU-DM_2023.4.8/SDU_cwyl_2023.4.7/SDU.v:3]
INFO: [Synth 8-6155] done synthesizing module 'sdu_dm' (0#1) [D:/nscscc/cdp_ede_local-master/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.srcs/sources_1/imports/lab4/SDU-DM_2023.4.8/sdu_dm.v:3]
WARNING: [Synth 8-7071] port 'din' of module 'sdu_dm' is unconnected for instance 'sdu_dm_inst' [D:/nscscc/cdp_ede_local-master/mycpu_env/soc_verify/soc_dram/rtl/soc_lite_top.v:245]
WARNING: [Synth 8-7071] port 'we' of module 'sdu_dm' is unconnected for instance 'sdu_dm_inst' [D:/nscscc/cdp_ede_local-master/mycpu_env/soc_verify/soc_dram/rtl/soc_lite_top.v:245]
WARNING: [Synth 8-7071] port 'clk_ld' of module 'sdu_dm' is unconnected for instance 'sdu_dm_inst' [D:/nscscc/cdp_ede_local-master/mycpu_env/soc_verify/soc_dram/rtl/soc_lite_top.v:245]
WARNING: [Synth 8-7023] instance 'sdu_dm_inst' of module 'sdu_dm' has 9 connections declared, but only 6 given [D:/nscscc/cdp_ede_local-master/mycpu_env/soc_verify/soc_dram/rtl/soc_lite_top.v:245]
INFO: [Synth 8-6155] done synthesizing module 'soc_lite_top' (0#1) [D:/nscscc/cdp_ede_local-master/mycpu_env/soc_verify/soc_dram/rtl/soc_lite_top.v:67]
WARNING: [Synth 8-3848] Net debug_wb_rf_we in module/entity mycpu_top does not have driver. [D:/nscscc/cdp_ede_local-master/mycpu_env/myCPU/mycpu_top.v:16]
WARNING: [Synth 8-6014] Unused sequential element confreg_uart_data_reg was removed.  [D:/nscscc/cdp_ede_local-master/mycpu_env/soc_verify/soc_dram/rtl/CONFREG/confreg.v:304]
WARNING: [Synth 8-6014] Unused sequential element confreg_uart_valid_reg was removed.  [D:/nscscc/cdp_ede_local-master/mycpu_env/soc_verify/soc_dram/rtl/CONFREG/confreg.v:305]
WARNING: [Synth 8-3848] Net btn_key_row in module/entity soc_lite_top does not have driver. [D:/nscscc/cdp_ede_local-master/mycpu_env/soc_verify/soc_dram/rtl/soc_lite_top.v:93]
WARNING: [Synth 8-7129] Port flag_rx in module DCP_G is either unconnected or has no load
WARNING: [Synth 8-7129] Port conf_addr[31] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port conf_addr[30] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port conf_addr[29] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port conf_addr[28] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port conf_addr[27] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port conf_addr[26] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port conf_addr[25] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port conf_addr[24] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port conf_addr[23] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port conf_addr[22] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port conf_addr[21] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port conf_addr[20] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port conf_addr[19] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port conf_addr[18] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port conf_addr[17] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port conf_addr[16] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module bridge_1x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port resetn in module bridge_1x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_wb_rf_we[3] in module mycpu_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_wb_rf_we[2] in module mycpu_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_wb_rf_we[1] in module mycpu_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_wb_rf_we[0] in module mycpu_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1407.609 ; gain = 540.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1407.609 ; gain = 540.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1407.609 ; gain = 540.098
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 1407.609 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/nscscc/cdp_ede_local-master/mycpu_env/soc_verify/soc_dram/rtl/xilinx_ip/inst_ram/inst_ram/inst_ram_in_context.xdc] for cell 'inst_ram'
Finished Parsing XDC File [d:/nscscc/cdp_ede_local-master/mycpu_env/soc_verify/soc_dram/rtl/xilinx_ip/inst_ram/inst_ram/inst_ram_in_context.xdc] for cell 'inst_ram'
Parsing XDC File [d:/nscscc/cdp_ede_local-master/mycpu_env/soc_verify/soc_dram/rtl/xilinx_ip/clk_pll/clk_pll/clk_pll_in_context.xdc] for cell 'pll.clk_pll'
Finished Parsing XDC File [d:/nscscc/cdp_ede_local-master/mycpu_env/soc_verify/soc_dram/rtl/xilinx_ip/clk_pll/clk_pll/clk_pll_in_context.xdc] for cell 'pll.clk_pll'
Parsing XDC File [d:/nscscc/cdp_ede_local-master/mycpu_env/soc_verify/soc_dram/rtl/xilinx_ip/data_ram/data_ram/data_ram_in_context.xdc] for cell 'data_ram'
Finished Parsing XDC File [d:/nscscc/cdp_ede_local-master/mycpu_env/soc_verify/soc_dram/rtl/xilinx_ip/data_ram/data_ram/data_ram_in_context.xdc] for cell 'data_ram'
Parsing XDC File [D:/nscscc/cdp_ede_local-master/mycpu_env/soc_verify/soc_dram/run_vivado/constraints/soc_lite_top.xdc]
WARNING: [Vivado 12-508] No pins matched 'pll.clk_pll/inst/plle2_adv_inst/CLKOUT1'. [D:/nscscc/cdp_ede_local-master/mycpu_env/soc_verify/soc_dram/run_vivado/constraints/soc_lite_top.xdc:256]
WARNING: [Vivado 12-508] No pins matched 'pll.clk_pll/inst/plle2_adv_inst/CLKOUT0'. [D:/nscscc/cdp_ede_local-master/mycpu_env/soc_verify/soc_dram/run_vivado/constraints/soc_lite_top.xdc:257]
Finished Parsing XDC File [D:/nscscc/cdp_ede_local-master/mycpu_env/soc_verify/soc_dram/run_vivado/constraints/soc_lite_top.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/nscscc/cdp_ede_local-master/mycpu_env/soc_verify/soc_dram/run_vivado/constraints/soc_lite_top.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/soc_lite_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/nscscc/cdp_ede_local-master/mycpu_env/soc_verify/soc_dram/run_vivado/constraints/soc_lite_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/soc_lite_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/soc_lite_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1517.832 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1517.832 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1517.832 ; gain = 650.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1517.832 ; gain = 650.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  d:/nscscc/cdp_ede_local-master/mycpu_env/soc_verify/soc_dram/rtl/xilinx_ip/clk_pll/clk_pll/clk_pll_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  d:/nscscc/cdp_ede_local-master/mycpu_env/soc_verify/soc_dram/rtl/xilinx_ip/clk_pll/clk_pll/clk_pll_in_context.xdc, line 5).
Applied set_property KEEP_HIERARCHY = SOFT for inst_ram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \pll.clk_pll . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for data_ram. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1517.832 ; gain = 650.320
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'confreg'
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'SIR'
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'TX'
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'SCAN'
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'PRINT'
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'DCP_D'
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'DCP_I'
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'DCP_T'
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'DCP_B'
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'DCP_R'
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'DCP_L'
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'DCP'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE4 |                           000001 |                              000
                  iSTATE |                           100000 |                              001
                 iSTATE0 |                           010000 |                              010
                 iSTATE1 |                           001000 |                              011
                 iSTATE2 |                           000100 |                              100
                 iSTATE3 |                           000010 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'confreg'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              000 |                              000
                  iSTATE |                              001 |                              001
                 iSTATE3 |                              010 |                              010
                 iSTATE1 |                              011 |                              011
                 iSTATE2 |                              100 |                              100
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'sequential' in module 'SIR'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                              000
                   START |                               01 |                              001
                    SEND |                               10 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'sequential' in module 'TX'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                           000001 |                              000
                 iSTATE1 |                           000010 |                              010
                 iSTATE3 |                           000100 |                              101
                 iSTATE0 |                           001000 |                              011
                 iSTATE2 |                           010000 |                              001
                 iSTATE4 |                           100000 |                              100
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'one-hot' in module 'SCAN'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                    BYTE |                              001 |                              001
                    WORD |                              010 |                              010
                     TMP |                              011 |                              110
                    WAIT |                              100 |                              100
                     ACK |                              101 |                              101
                   SPACE |                              110 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'sequential' in module 'PRINT'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                         00000001 |                              000
                    SCAN |                         00000010 |                              001
               PRINT_INF |                         00000100 |                              010
                  PRINTA |                         00001000 |                              100
               PRINT_MAO |                         00010000 |                              011
                    DATA |                         00100000 |                              101
                  PRINTD |                         01000000 |                              110
                  FINISH |                         10000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'one-hot' in module 'DCP_D'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                         00000001 |                              000
                    SCAN |                         00000010 |                              001
               PRINT_INF |                         00000100 |                              010
                  PRINTA |                         00001000 |                              100
               PRINT_MAO |                         00010000 |                              011
                    DATA |                         00100000 |                              101
                  PRINTD |                         01000000 |                              110
                  FINISH |                         10000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'one-hot' in module 'DCP_I'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                            00000 |                            00000
                 CLK_RST |                            00001 |                            10110
                  CLK_ON |                            00010 |                            10100
                 CLK_OFF |                            00011 |                            10101
               PRINT_NPC |                            00100 |                            00001
          PRINT_NPC_DATA |                            00101 |                            00010
                PRINT_PC |                            00110 |                            00011
           PRINT_PC_DATA |                            00111 |                            00100
                PRINT_IR |                            01000 |                            00101
           PRINT_IR_DATA |                            01001 |                            00110
               PRINT_CTL |                            01010 |                            00111
          PRINT_CTL_DATA |                            01011 |                            01000
                 PRINT_A |                            01100 |                            01001
            PRINT_A_DATA |                            01101 |                            01010
                 PRINT_B |                            01110 |                            01011
            PRINT_B_DATA |                            01111 |                            01100
               PRINT_IMM |                            10000 |                            01101
          PRINT_IMM_DATA |                            10001 |                            01110
                 PRINT_Y |                            10010 |                            01111
            PRINT_Y_DATA |                            10011 |                            10000
               PRINT_MDR |                            10100 |                            10001
          PRINT_MDR_DATA |                            10101 |                            10010
                  FINISH |                            10110 |                            10011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'DCP_T'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                              000 |                              000
                    SCAN |                              001 |                              001
                  UPDATE |                              010 |                              010
                PRINT_B1 |                              011 |                              011
                PRINT_B2 |                              100 |                              100
                  FINISH |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'DCP_B'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                              000 |                              000
                  PRINTR |                              001 |                              001
                  PRINTA |                              010 |                              010
                PRINTMAO |                              011 |                              011
                    DATA |                              100 |                              100
                  PRINTD |                              101 |                              101
                     ADD |                              110 |                              110
                  FINISH |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'DCP_R'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                              000 |                              000
                   SCAN1 |                              001 |                              001
                   SCAN2 |                              010 |                              010
            PRINT_FINISH |                              011 |                              101
                  FINISH |                              100 |                              110
                   INPUT |                              101 |                              011
                    WAIT |                              110 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'DCP_L'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                              001 |                         00000000
                  iSTATE |                              010 |                         00000001
                 iSTATE0 |                              100 |                         00000010
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'one-hot' in module 'DCP'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1517.832 ; gain = 650.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 7     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 3     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 4     
	   2 Input    3 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 19    
	   2 Input    1 Bit       Adders := 9     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 31    
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 30    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 64    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 24    
	   4 Input   32 Bit        Muxes := 1     
	   3 Input   32 Bit        Muxes := 2     
	   8 Input   32 Bit        Muxes := 6     
	  23 Input   32 Bit        Muxes := 1     
	   6 Input   32 Bit        Muxes := 2     
	   7 Input   32 Bit        Muxes := 1     
	   5 Input   32 Bit        Muxes := 1     
	   9 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 15    
	   5 Input   16 Bit        Muxes := 1     
	  17 Input   16 Bit        Muxes := 1     
	   7 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 4     
	   3 Input    8 Bit        Muxes := 1     
	  18 Input    8 Bit        Muxes := 2     
	   9 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 38    
	   4 Input    7 Bit        Muxes := 12    
	   6 Input    7 Bit        Muxes := 1     
	   7 Input    7 Bit        Muxes := 1     
	   6 Input    6 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 15    
	   3 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 24    
	   3 Input    5 Bit        Muxes := 42    
	   5 Input    5 Bit        Muxes := 21    
	  64 Input    5 Bit        Muxes := 1     
	  22 Input    5 Bit        Muxes := 1     
	   8 Input    5 Bit        Muxes := 1     
	   6 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 9     
	   5 Input    4 Bit        Muxes := 42    
	   3 Input    4 Bit        Muxes := 42    
	  11 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 24    
	   6 Input    3 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 2     
	   8 Input    3 Bit        Muxes := 3     
	  21 Input    3 Bit        Muxes := 10    
	   4 Input    3 Bit        Muxes := 42    
	  23 Input    3 Bit        Muxes := 9     
	  13 Input    3 Bit        Muxes := 1     
	  22 Input    3 Bit        Muxes := 9     
	  16 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	  11 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 21    
	   5 Input    2 Bit        Muxes := 21    
	   7 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 62    
	   4 Input    1 Bit        Muxes := 2     
	   5 Input    1 Bit        Muxes := 3     
	   3 Input    1 Bit        Muxes := 11    
	   6 Input    1 Bit        Muxes := 14    
	   7 Input    1 Bit        Muxes := 20    
	   8 Input    1 Bit        Muxes := 34    
	  21 Input    1 Bit        Muxes := 15    
	  23 Input    1 Bit        Muxes := 17    
	  22 Input    1 Bit        Muxes := 20    
	  11 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port flag_rx in module DCP_G is either unconnected or has no load
WARNING: [Synth 8-7129] Port conf_addr[31] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port conf_addr[30] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port conf_addr[29] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port conf_addr[28] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port conf_addr[27] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port conf_addr[26] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port conf_addr[25] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port conf_addr[24] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port conf_addr[23] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port conf_addr[22] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port conf_addr[21] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port conf_addr[20] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port conf_addr[19] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port conf_addr[18] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port conf_addr[17] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port conf_addr[16] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module bridge_1x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port resetn in module bridge_1x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_wb_rf_we[3] in module mycpu_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_wb_rf_we[2] in module mycpu_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_wb_rf_we[1] in module mycpu_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_wb_rf_we[0] in module mycpu_top is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (u_confreg/FSM_onehot_state_reg[5]) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (u_confreg/FSM_onehot_state_reg[2]) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (u_confreg/FSM_onehot_state_reg[1]) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (u_confreg/FSM_onehot_state_reg[0]) is unused and will be removed from module soc_lite_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 1517.832 ; gain = 650.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|DCP_P       | type_tx_P  | 32x1          | LUT            | 
|DCP_G       | type_tx_G  | 32x1          | LUT            | 
|DCP_P       | type_tx_P  | 32x1          | LUT            | 
|DCP_G       | type_tx_G  | 32x1          | LUT            | 
+------------+------------+---------------+----------------+


Distributed RAM: Preliminary Mapping Report (see note below)
+-------------+----------------------+-----------+----------------------+--------------+
|Module Name  | RTL Object           | Inference | Size (Depth x Width) | Primitives   | 
+-------------+----------------------+-----------+----------------------+--------------+
|soc_lite_top | cpu/u_regfile/rf_reg | Implied   | 32 x 32              | RAM32M x 12  | 
+-------------+----------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:07 ; elapsed = 00:01:09 . Memory (MB): peak = 1517.832 ; gain = 650.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:58 ; elapsed = 00:02:02 . Memory (MB): peak = 1598.559 ; gain = 731.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+-------------+----------------------+-----------+----------------------+--------------+
|Module Name  | RTL Object           | Inference | Size (Depth x Width) | Primitives   | 
+-------------+----------------------+-----------+----------------------+--------------+
|soc_lite_top | cpu/u_regfile/rf_reg | Implied   | 32 x 32              | RAM32M x 12  | 
+-------------+----------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:02 ; elapsed = 00:02:05 . Memory (MB): peak = 1616.648 ; gain = 749.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:09 ; elapsed = 00:02:13 . Memory (MB): peak = 1616.648 ; gain = 749.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:09 ; elapsed = 00:02:13 . Memory (MB): peak = 1616.648 ; gain = 749.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:10 ; elapsed = 00:02:14 . Memory (MB): peak = 1616.648 ; gain = 749.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:10 ; elapsed = 00:02:14 . Memory (MB): peak = 1616.648 ; gain = 749.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:10 ; elapsed = 00:02:14 . Memory (MB): peak = 1616.648 ; gain = 749.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:10 ; elapsed = 00:02:14 . Memory (MB): peak = 1616.648 ; gain = 749.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_pll       |         1|
|2     |inst_ram      |         1|
|3     |data_ram      |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |clk_pll  |     1|
|2     |data_ram |     1|
|3     |inst_ram |     1|
|4     |BUFG     |     1|
|5     |CARRY4   |   111|
|6     |LUT1     |    17|
|7     |LUT2     |   279|
|8     |LUT3     |   260|
|9     |LUT4     |   310|
|10    |LUT5     |   433|
|11    |LUT6     |  1050|
|12    |MUXF7    |    69|
|13    |MUXF8    |     8|
|14    |RAM32M   |    10|
|15    |RAM32X1D |     4|
|16    |FDCE     |   341|
|17    |FDPE     |   104|
|18    |FDRE     |   799|
|19    |FDSE     |    45|
|20    |IBUF     |    13|
|21    |OBUF     |    36|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:10 ; elapsed = 00:02:14 . Memory (MB): peak = 1616.648 ; gain = 749.137
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 28 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:55 ; elapsed = 00:02:10 . Memory (MB): peak = 1616.648 ; gain = 638.914
Synthesis Optimization Complete : Time (s): cpu = 00:02:10 ; elapsed = 00:02:14 . Memory (MB): peak = 1616.648 ; gain = 749.137
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 1616.648 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 202 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1616.648 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

Synth Design complete | Checksum: 34c1571f
INFO: [Common 17-83] Releasing license: Synthesis
116 Infos, 66 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:18 ; elapsed = 00:02:25 . Memory (MB): peak = 1616.648 ; gain = 1150.324
INFO: [Common 17-1381] The checkpoint 'D:/nscscc/cdp_ede_local-master/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.runs/synth_1/soc_lite_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file soc_lite_top_utilization_synth.rpt -pb soc_lite_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr  1 20:56:33 2025...
