/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [5:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire celloutsig_0_35z;
  wire [3:0] celloutsig_0_36z;
  wire [17:0] celloutsig_0_3z;
  wire [9:0] celloutsig_0_41z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  reg [6:0] celloutsig_0_64z;
  wire celloutsig_0_65z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [27:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [16:0] celloutsig_1_10z;
  wire [4:0] celloutsig_1_11z;
  wire [3:0] celloutsig_1_12z;
  wire celloutsig_1_16z;
  wire [7:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = ~celloutsig_1_2z;
  assign celloutsig_1_16z = ~celloutsig_1_10z[16];
  assign celloutsig_0_11z = ~celloutsig_0_6z;
  assign celloutsig_0_13z = ~celloutsig_0_9z[3];
  assign celloutsig_0_19z = ~celloutsig_0_1z;
  assign celloutsig_0_35z = celloutsig_0_17z[0] | ~(celloutsig_0_22z);
  assign celloutsig_1_8z = celloutsig_1_5z[0] | ~(celloutsig_1_3z);
  assign celloutsig_0_8z = celloutsig_0_0z | ~(celloutsig_0_0z);
  assign celloutsig_0_10z = celloutsig_0_5z | celloutsig_0_3z[2];
  assign celloutsig_0_21z = celloutsig_0_1z | celloutsig_0_14z;
  assign celloutsig_0_32z = celloutsig_0_10z | celloutsig_0_1z;
  assign celloutsig_1_10z = { celloutsig_1_1z[4:1], celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_8z } / { 1'h1, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_9z = { celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_4z } / { 1'h1, in_data[70:50], celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_5z };
  assign celloutsig_0_6z = { in_data[15:12], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_0z } == celloutsig_0_3z[11:1];
  assign celloutsig_1_3z = { in_data[166:164], celloutsig_1_2z } == celloutsig_1_1z[4:1];
  assign celloutsig_1_6z = { in_data[176:173], celloutsig_1_2z, celloutsig_1_0z } == in_data[179:174];
  assign celloutsig_0_14z = { celloutsig_0_9z[20:19], celloutsig_0_10z } == { celloutsig_0_3z[14:13], celloutsig_0_0z };
  assign celloutsig_0_5z = { in_data[69:64], celloutsig_0_1z } <= in_data[30:24];
  assign celloutsig_0_1z = in_data[72:69] <= { in_data[48:47], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_36z[0] = celloutsig_0_4z[1] ? celloutsig_0_8z : celloutsig_0_17z[1];
  assign celloutsig_0_4z = celloutsig_0_3z[2] ? celloutsig_0_3z[14:12] : { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_41z = celloutsig_0_9z[3] ? { celloutsig_0_3z[12:4], celloutsig_0_13z } : { celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_35z, celloutsig_0_35z, celloutsig_0_13z, celloutsig_0_32z, celloutsig_0_17z[4:3], celloutsig_0_1z, celloutsig_0_36z[0] };
  assign celloutsig_0_7z = celloutsig_0_1z ? { celloutsig_0_4z[0], celloutsig_0_4z } : in_data[23:20];
  assign celloutsig_1_11z = celloutsig_1_1z[3] ? { celloutsig_1_5z[6:3], celloutsig_1_8z } : { celloutsig_1_10z[9:6], celloutsig_1_6z };
  assign celloutsig_1_12z = celloutsig_1_0z ? { celloutsig_1_5z[7:5], celloutsig_1_9z } : { celloutsig_1_10z[7:6], celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_1_17z = celloutsig_1_10z[16] ? { celloutsig_1_7z[3:1], celloutsig_1_16z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_4z } : { celloutsig_1_12z[2:1], celloutsig_1_1z, celloutsig_1_0z };
  assign { celloutsig_0_17z[5:3], celloutsig_0_17z[1:0] } = celloutsig_0_8z ? { celloutsig_0_9z[18:16], celloutsig_0_15z, celloutsig_0_15z } : { celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_16z };
  assign celloutsig_0_0z = ^ in_data[59:56];
  assign celloutsig_0_65z = ^ celloutsig_0_41z[8:2];
  assign celloutsig_1_0z = ^ in_data[127:108];
  assign celloutsig_1_2z = ^ { in_data[141:134], celloutsig_1_0z };
  assign celloutsig_1_9z = ^ in_data[124:111];
  assign celloutsig_1_18z = ^ { celloutsig_1_17z[4], celloutsig_1_12z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_11z };
  assign celloutsig_0_12z = ^ { celloutsig_0_3z[13:2], celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_4z };
  assign celloutsig_0_15z = ^ { celloutsig_0_9z[23:9], celloutsig_0_10z };
  assign celloutsig_0_16z = ^ { in_data[66:61], celloutsig_0_12z };
  assign celloutsig_0_2z = ^ in_data[8:3];
  assign celloutsig_0_22z = ^ { celloutsig_0_3z[12], celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_19z, celloutsig_0_4z, celloutsig_0_19z, celloutsig_0_13z, celloutsig_0_19z, celloutsig_0_21z, celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_12z };
  assign celloutsig_1_1z = in_data[186:182] <<< in_data[125:121];
  assign celloutsig_1_5z = in_data[183:176] <<< { celloutsig_1_1z[3:2], celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_1_7z = { celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_6z } <<< celloutsig_1_5z[7:3];
  assign celloutsig_1_19z = { celloutsig_1_7z[4:1], celloutsig_1_4z, celloutsig_1_16z, celloutsig_1_2z } <<< { celloutsig_1_11z[3:0], celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_16z };
  assign celloutsig_0_3z = { in_data[26:22], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z } <<< { in_data[63:48], celloutsig_0_0z, celloutsig_0_2z };
  always_latch
    if (clkin_data[0]) celloutsig_0_64z = 7'h00;
    else if (!celloutsig_1_18z) celloutsig_0_64z = { celloutsig_0_9z[7:2], celloutsig_0_16z };
  assign celloutsig_0_17z[2] = celloutsig_0_1z;
  assign celloutsig_0_36z[3:1] = { celloutsig_0_17z[4:3], celloutsig_0_1z };
  assign { out_data[128], out_data[102:96], out_data[38:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_64z, celloutsig_0_65z };
endmodule
