
Aquarium.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00016d70  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000e814  08016f40  08016f40  00026f40  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08025754  08025754  0004029c  2**0
                  CONTENTS
  4 .ARM          00000008  08025754  08025754  00035754  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0802575c  0802575c  0004029c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0802575c  0802575c  0003575c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08025760  08025760  00035760  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000029c  20000000  08025764  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000ad14  200002c0  08025a00  000402c0  2**6
                  ALLOC
 10 ._user_heap_stack 00000604  2000afd4  08025a00  0004afd4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0004029c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00020d96  00000000  00000000  000402cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005d8f  00000000  00000000  00061062  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001ed0  00000000  00000000  00066df8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001ba0  00000000  00000000  00068cc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002133e  00000000  00000000  0006a868  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002cf11  00000000  00000000  0008bba6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009edf6  00000000  00000000  000b8ab7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001578ad  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009240  00000000  00000000  00157900  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200002c0 	.word	0x200002c0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08016ef8 	.word	0x08016ef8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200002c4 	.word	0x200002c4
 80001dc:	08016ef8 	.word	0x08016ef8

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr

080001f4 <strlen>:
 80001f4:	4603      	mov	r3, r0
 80001f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001fa:	2a00      	cmp	r2, #0
 80001fc:	d1fb      	bne.n	80001f6 <strlen+0x2>
 80001fe:	1a18      	subs	r0, r3, r0
 8000200:	3801      	subs	r0, #1
 8000202:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_uldivmod>:
 8000cb8:	b953      	cbnz	r3, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cba:	b94a      	cbnz	r2, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cbc:	2900      	cmp	r1, #0
 8000cbe:	bf08      	it	eq
 8000cc0:	2800      	cmpeq	r0, #0
 8000cc2:	bf1c      	itt	ne
 8000cc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000ccc:	f000 b9aa 	b.w	8001024 <__aeabi_idiv0>
 8000cd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cd8:	f000 f83c 	bl	8000d54 <__udivmoddi4>
 8000cdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ce0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce4:	b004      	add	sp, #16
 8000ce6:	4770      	bx	lr

08000ce8 <__aeabi_d2lz>:
 8000ce8:	b538      	push	{r3, r4, r5, lr}
 8000cea:	2200      	movs	r2, #0
 8000cec:	2300      	movs	r3, #0
 8000cee:	4604      	mov	r4, r0
 8000cf0:	460d      	mov	r5, r1
 8000cf2:	f7ff ff0b 	bl	8000b0c <__aeabi_dcmplt>
 8000cf6:	b928      	cbnz	r0, 8000d04 <__aeabi_d2lz+0x1c>
 8000cf8:	4620      	mov	r0, r4
 8000cfa:	4629      	mov	r1, r5
 8000cfc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d00:	f000 b80a 	b.w	8000d18 <__aeabi_d2ulz>
 8000d04:	4620      	mov	r0, r4
 8000d06:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d0a:	f000 f805 	bl	8000d18 <__aeabi_d2ulz>
 8000d0e:	4240      	negs	r0, r0
 8000d10:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d14:	bd38      	pop	{r3, r4, r5, pc}
 8000d16:	bf00      	nop

08000d18 <__aeabi_d2ulz>:
 8000d18:	b5d0      	push	{r4, r6, r7, lr}
 8000d1a:	4b0c      	ldr	r3, [pc, #48]	; (8000d4c <__aeabi_d2ulz+0x34>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	4606      	mov	r6, r0
 8000d20:	460f      	mov	r7, r1
 8000d22:	f7ff fc81 	bl	8000628 <__aeabi_dmul>
 8000d26:	f7ff ff57 	bl	8000bd8 <__aeabi_d2uiz>
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	f7ff fc02 	bl	8000534 <__aeabi_ui2d>
 8000d30:	4b07      	ldr	r3, [pc, #28]	; (8000d50 <__aeabi_d2ulz+0x38>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	f7ff fc78 	bl	8000628 <__aeabi_dmul>
 8000d38:	4602      	mov	r2, r0
 8000d3a:	460b      	mov	r3, r1
 8000d3c:	4630      	mov	r0, r6
 8000d3e:	4639      	mov	r1, r7
 8000d40:	f7ff faba 	bl	80002b8 <__aeabi_dsub>
 8000d44:	f7ff ff48 	bl	8000bd8 <__aeabi_d2uiz>
 8000d48:	4621      	mov	r1, r4
 8000d4a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d4c:	3df00000 	.word	0x3df00000
 8000d50:	41f00000 	.word	0x41f00000

08000d54 <__udivmoddi4>:
 8000d54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d58:	9d08      	ldr	r5, [sp, #32]
 8000d5a:	4604      	mov	r4, r0
 8000d5c:	468e      	mov	lr, r1
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d14d      	bne.n	8000dfe <__udivmoddi4+0xaa>
 8000d62:	428a      	cmp	r2, r1
 8000d64:	4694      	mov	ip, r2
 8000d66:	d969      	bls.n	8000e3c <__udivmoddi4+0xe8>
 8000d68:	fab2 f282 	clz	r2, r2
 8000d6c:	b152      	cbz	r2, 8000d84 <__udivmoddi4+0x30>
 8000d6e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d72:	f1c2 0120 	rsb	r1, r2, #32
 8000d76:	fa20 f101 	lsr.w	r1, r0, r1
 8000d7a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d7e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d82:	4094      	lsls	r4, r2
 8000d84:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d88:	0c21      	lsrs	r1, r4, #16
 8000d8a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d8e:	fa1f f78c 	uxth.w	r7, ip
 8000d92:	fb08 e316 	mls	r3, r8, r6, lr
 8000d96:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d9a:	fb06 f107 	mul.w	r1, r6, r7
 8000d9e:	4299      	cmp	r1, r3
 8000da0:	d90a      	bls.n	8000db8 <__udivmoddi4+0x64>
 8000da2:	eb1c 0303 	adds.w	r3, ip, r3
 8000da6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000daa:	f080 811f 	bcs.w	8000fec <__udivmoddi4+0x298>
 8000dae:	4299      	cmp	r1, r3
 8000db0:	f240 811c 	bls.w	8000fec <__udivmoddi4+0x298>
 8000db4:	3e02      	subs	r6, #2
 8000db6:	4463      	add	r3, ip
 8000db8:	1a5b      	subs	r3, r3, r1
 8000dba:	b2a4      	uxth	r4, r4
 8000dbc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dc0:	fb08 3310 	mls	r3, r8, r0, r3
 8000dc4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000dc8:	fb00 f707 	mul.w	r7, r0, r7
 8000dcc:	42a7      	cmp	r7, r4
 8000dce:	d90a      	bls.n	8000de6 <__udivmoddi4+0x92>
 8000dd0:	eb1c 0404 	adds.w	r4, ip, r4
 8000dd4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dd8:	f080 810a 	bcs.w	8000ff0 <__udivmoddi4+0x29c>
 8000ddc:	42a7      	cmp	r7, r4
 8000dde:	f240 8107 	bls.w	8000ff0 <__udivmoddi4+0x29c>
 8000de2:	4464      	add	r4, ip
 8000de4:	3802      	subs	r0, #2
 8000de6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dea:	1be4      	subs	r4, r4, r7
 8000dec:	2600      	movs	r6, #0
 8000dee:	b11d      	cbz	r5, 8000df8 <__udivmoddi4+0xa4>
 8000df0:	40d4      	lsrs	r4, r2
 8000df2:	2300      	movs	r3, #0
 8000df4:	e9c5 4300 	strd	r4, r3, [r5]
 8000df8:	4631      	mov	r1, r6
 8000dfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dfe:	428b      	cmp	r3, r1
 8000e00:	d909      	bls.n	8000e16 <__udivmoddi4+0xc2>
 8000e02:	2d00      	cmp	r5, #0
 8000e04:	f000 80ef 	beq.w	8000fe6 <__udivmoddi4+0x292>
 8000e08:	2600      	movs	r6, #0
 8000e0a:	e9c5 0100 	strd	r0, r1, [r5]
 8000e0e:	4630      	mov	r0, r6
 8000e10:	4631      	mov	r1, r6
 8000e12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e16:	fab3 f683 	clz	r6, r3
 8000e1a:	2e00      	cmp	r6, #0
 8000e1c:	d14a      	bne.n	8000eb4 <__udivmoddi4+0x160>
 8000e1e:	428b      	cmp	r3, r1
 8000e20:	d302      	bcc.n	8000e28 <__udivmoddi4+0xd4>
 8000e22:	4282      	cmp	r2, r0
 8000e24:	f200 80f9 	bhi.w	800101a <__udivmoddi4+0x2c6>
 8000e28:	1a84      	subs	r4, r0, r2
 8000e2a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e2e:	2001      	movs	r0, #1
 8000e30:	469e      	mov	lr, r3
 8000e32:	2d00      	cmp	r5, #0
 8000e34:	d0e0      	beq.n	8000df8 <__udivmoddi4+0xa4>
 8000e36:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e3a:	e7dd      	b.n	8000df8 <__udivmoddi4+0xa4>
 8000e3c:	b902      	cbnz	r2, 8000e40 <__udivmoddi4+0xec>
 8000e3e:	deff      	udf	#255	; 0xff
 8000e40:	fab2 f282 	clz	r2, r2
 8000e44:	2a00      	cmp	r2, #0
 8000e46:	f040 8092 	bne.w	8000f6e <__udivmoddi4+0x21a>
 8000e4a:	eba1 010c 	sub.w	r1, r1, ip
 8000e4e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e52:	fa1f fe8c 	uxth.w	lr, ip
 8000e56:	2601      	movs	r6, #1
 8000e58:	0c20      	lsrs	r0, r4, #16
 8000e5a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e5e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e62:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e66:	fb0e f003 	mul.w	r0, lr, r3
 8000e6a:	4288      	cmp	r0, r1
 8000e6c:	d908      	bls.n	8000e80 <__udivmoddi4+0x12c>
 8000e6e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e72:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e76:	d202      	bcs.n	8000e7e <__udivmoddi4+0x12a>
 8000e78:	4288      	cmp	r0, r1
 8000e7a:	f200 80cb 	bhi.w	8001014 <__udivmoddi4+0x2c0>
 8000e7e:	4643      	mov	r3, r8
 8000e80:	1a09      	subs	r1, r1, r0
 8000e82:	b2a4      	uxth	r4, r4
 8000e84:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e88:	fb07 1110 	mls	r1, r7, r0, r1
 8000e8c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e90:	fb0e fe00 	mul.w	lr, lr, r0
 8000e94:	45a6      	cmp	lr, r4
 8000e96:	d908      	bls.n	8000eaa <__udivmoddi4+0x156>
 8000e98:	eb1c 0404 	adds.w	r4, ip, r4
 8000e9c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ea0:	d202      	bcs.n	8000ea8 <__udivmoddi4+0x154>
 8000ea2:	45a6      	cmp	lr, r4
 8000ea4:	f200 80bb 	bhi.w	800101e <__udivmoddi4+0x2ca>
 8000ea8:	4608      	mov	r0, r1
 8000eaa:	eba4 040e 	sub.w	r4, r4, lr
 8000eae:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000eb2:	e79c      	b.n	8000dee <__udivmoddi4+0x9a>
 8000eb4:	f1c6 0720 	rsb	r7, r6, #32
 8000eb8:	40b3      	lsls	r3, r6
 8000eba:	fa22 fc07 	lsr.w	ip, r2, r7
 8000ebe:	ea4c 0c03 	orr.w	ip, ip, r3
 8000ec2:	fa20 f407 	lsr.w	r4, r0, r7
 8000ec6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eca:	431c      	orrs	r4, r3
 8000ecc:	40f9      	lsrs	r1, r7
 8000ece:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ed2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ed6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eda:	0c20      	lsrs	r0, r4, #16
 8000edc:	fa1f fe8c 	uxth.w	lr, ip
 8000ee0:	fb09 1118 	mls	r1, r9, r8, r1
 8000ee4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ee8:	fb08 f00e 	mul.w	r0, r8, lr
 8000eec:	4288      	cmp	r0, r1
 8000eee:	fa02 f206 	lsl.w	r2, r2, r6
 8000ef2:	d90b      	bls.n	8000f0c <__udivmoddi4+0x1b8>
 8000ef4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ef8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000efc:	f080 8088 	bcs.w	8001010 <__udivmoddi4+0x2bc>
 8000f00:	4288      	cmp	r0, r1
 8000f02:	f240 8085 	bls.w	8001010 <__udivmoddi4+0x2bc>
 8000f06:	f1a8 0802 	sub.w	r8, r8, #2
 8000f0a:	4461      	add	r1, ip
 8000f0c:	1a09      	subs	r1, r1, r0
 8000f0e:	b2a4      	uxth	r4, r4
 8000f10:	fbb1 f0f9 	udiv	r0, r1, r9
 8000f14:	fb09 1110 	mls	r1, r9, r0, r1
 8000f18:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000f1c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f20:	458e      	cmp	lr, r1
 8000f22:	d908      	bls.n	8000f36 <__udivmoddi4+0x1e2>
 8000f24:	eb1c 0101 	adds.w	r1, ip, r1
 8000f28:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f2c:	d26c      	bcs.n	8001008 <__udivmoddi4+0x2b4>
 8000f2e:	458e      	cmp	lr, r1
 8000f30:	d96a      	bls.n	8001008 <__udivmoddi4+0x2b4>
 8000f32:	3802      	subs	r0, #2
 8000f34:	4461      	add	r1, ip
 8000f36:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f3a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f3e:	eba1 010e 	sub.w	r1, r1, lr
 8000f42:	42a1      	cmp	r1, r4
 8000f44:	46c8      	mov	r8, r9
 8000f46:	46a6      	mov	lr, r4
 8000f48:	d356      	bcc.n	8000ff8 <__udivmoddi4+0x2a4>
 8000f4a:	d053      	beq.n	8000ff4 <__udivmoddi4+0x2a0>
 8000f4c:	b15d      	cbz	r5, 8000f66 <__udivmoddi4+0x212>
 8000f4e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f52:	eb61 010e 	sbc.w	r1, r1, lr
 8000f56:	fa01 f707 	lsl.w	r7, r1, r7
 8000f5a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f5e:	40f1      	lsrs	r1, r6
 8000f60:	431f      	orrs	r7, r3
 8000f62:	e9c5 7100 	strd	r7, r1, [r5]
 8000f66:	2600      	movs	r6, #0
 8000f68:	4631      	mov	r1, r6
 8000f6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f6e:	f1c2 0320 	rsb	r3, r2, #32
 8000f72:	40d8      	lsrs	r0, r3
 8000f74:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f78:	fa21 f303 	lsr.w	r3, r1, r3
 8000f7c:	4091      	lsls	r1, r2
 8000f7e:	4301      	orrs	r1, r0
 8000f80:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f84:	fa1f fe8c 	uxth.w	lr, ip
 8000f88:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f8c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f90:	0c0b      	lsrs	r3, r1, #16
 8000f92:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f96:	fb00 f60e 	mul.w	r6, r0, lr
 8000f9a:	429e      	cmp	r6, r3
 8000f9c:	fa04 f402 	lsl.w	r4, r4, r2
 8000fa0:	d908      	bls.n	8000fb4 <__udivmoddi4+0x260>
 8000fa2:	eb1c 0303 	adds.w	r3, ip, r3
 8000fa6:	f100 38ff 	add.w	r8, r0, #4294967295
 8000faa:	d22f      	bcs.n	800100c <__udivmoddi4+0x2b8>
 8000fac:	429e      	cmp	r6, r3
 8000fae:	d92d      	bls.n	800100c <__udivmoddi4+0x2b8>
 8000fb0:	3802      	subs	r0, #2
 8000fb2:	4463      	add	r3, ip
 8000fb4:	1b9b      	subs	r3, r3, r6
 8000fb6:	b289      	uxth	r1, r1
 8000fb8:	fbb3 f6f7 	udiv	r6, r3, r7
 8000fbc:	fb07 3316 	mls	r3, r7, r6, r3
 8000fc0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fc4:	fb06 f30e 	mul.w	r3, r6, lr
 8000fc8:	428b      	cmp	r3, r1
 8000fca:	d908      	bls.n	8000fde <__udivmoddi4+0x28a>
 8000fcc:	eb1c 0101 	adds.w	r1, ip, r1
 8000fd0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fd4:	d216      	bcs.n	8001004 <__udivmoddi4+0x2b0>
 8000fd6:	428b      	cmp	r3, r1
 8000fd8:	d914      	bls.n	8001004 <__udivmoddi4+0x2b0>
 8000fda:	3e02      	subs	r6, #2
 8000fdc:	4461      	add	r1, ip
 8000fde:	1ac9      	subs	r1, r1, r3
 8000fe0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fe4:	e738      	b.n	8000e58 <__udivmoddi4+0x104>
 8000fe6:	462e      	mov	r6, r5
 8000fe8:	4628      	mov	r0, r5
 8000fea:	e705      	b.n	8000df8 <__udivmoddi4+0xa4>
 8000fec:	4606      	mov	r6, r0
 8000fee:	e6e3      	b.n	8000db8 <__udivmoddi4+0x64>
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	e6f8      	b.n	8000de6 <__udivmoddi4+0x92>
 8000ff4:	454b      	cmp	r3, r9
 8000ff6:	d2a9      	bcs.n	8000f4c <__udivmoddi4+0x1f8>
 8000ff8:	ebb9 0802 	subs.w	r8, r9, r2
 8000ffc:	eb64 0e0c 	sbc.w	lr, r4, ip
 8001000:	3801      	subs	r0, #1
 8001002:	e7a3      	b.n	8000f4c <__udivmoddi4+0x1f8>
 8001004:	4646      	mov	r6, r8
 8001006:	e7ea      	b.n	8000fde <__udivmoddi4+0x28a>
 8001008:	4620      	mov	r0, r4
 800100a:	e794      	b.n	8000f36 <__udivmoddi4+0x1e2>
 800100c:	4640      	mov	r0, r8
 800100e:	e7d1      	b.n	8000fb4 <__udivmoddi4+0x260>
 8001010:	46d0      	mov	r8, sl
 8001012:	e77b      	b.n	8000f0c <__udivmoddi4+0x1b8>
 8001014:	3b02      	subs	r3, #2
 8001016:	4461      	add	r1, ip
 8001018:	e732      	b.n	8000e80 <__udivmoddi4+0x12c>
 800101a:	4630      	mov	r0, r6
 800101c:	e709      	b.n	8000e32 <__udivmoddi4+0xde>
 800101e:	4464      	add	r4, ip
 8001020:	3802      	subs	r0, #2
 8001022:	e742      	b.n	8000eaa <__udivmoddi4+0x156>

08001024 <__aeabi_idiv0>:
 8001024:	4770      	bx	lr
 8001026:	bf00      	nop

08001028 <apInit>:
void lcdMain(void);
void sensorMain(void);
void buttonMain(void);

void apInit(void)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	af00      	add	r7, sp, #0
	cliOpen(_DEF_UART1, 57600);
 800102c:	f44f 4161 	mov.w	r1, #57600	; 0xe100
 8001030:	2000      	movs	r0, #0
 8001032:	f000 fd93 	bl	8001b5c <cliOpen>
}
 8001036:	bf00      	nop
 8001038:	bd80      	pop	{r7, pc}

0800103a <apMain>:

void apMain(void)
{
 800103a:	b580      	push	{r7, lr}
 800103c:	b082      	sub	sp, #8
 800103e:	af00      	add	r7, sp, #0
  uint32_t pre_time;

  pre_time = millis();
 8001040:	f000 f955 	bl	80012ee <millis>
 8001044:	6078      	str	r0, [r7, #4]
  while(1)
  {
    if (millis()-pre_time >= 1000)
 8001046:	f000 f952 	bl	80012ee <millis>
 800104a:	4602      	mov	r2, r0
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	1ad3      	subs	r3, r2, r3
 8001050:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001054:	d302      	bcc.n	800105c <apMain+0x22>
    {
      pre_time = millis();
 8001056:	f000 f94a 	bl	80012ee <millis>
 800105a:	6078      	str	r0, [r7, #4]

    }

    sensorMain();
 800105c:	f000 f807 	bl	800106e <sensorMain>
    buttonMain();
 8001060:	f000 f80f 	bl	8001082 <buttonMain>

    cliMain();
 8001064:	f000 fe32 	bl	8001ccc <cliMain>
    lcdMain();
 8001068:	f000 f844 	bl	80010f4 <lcdMain>
    if (millis()-pre_time >= 1000)
 800106c:	e7eb      	b.n	8001046 <apMain+0xc>

0800106e <sensorMain>:
  }
}

void sensorMain(void)
{
 800106e:	b580      	push	{r7, lr}
 8001070:	af00      	add	r7, sp, #0
    Ds18b20_ManualConvert();
 8001072:	f001 fcf9 	bl	8002a68 <Ds18b20_ManualConvert>
    Sonar_measure();
 8001076:	f004 fb93 	bl	80057a0 <Sonar_measure>
    tds_measure();
 800107a:	f005 f859 	bl	8006130 <tds_measure>
}
 800107e:	bf00      	nop
 8001080:	bd80      	pop	{r7, pc}

08001082 <buttonMain>:

void buttonMain(void)
{
 8001082:	b598      	push	{r3, r4, r7, lr}
 8001084:	af00      	add	r7, sp, #0
	if(buttonGetPressed(USER_BTN)|buttonGetPressed(MENU_BTN)|buttonGetPressed(UP_BTN)|buttonGetPressed(DOWN_BTN)|buttonGetPressed(SEL_BTN))
 8001086:	2000      	movs	r0, #0
 8001088:	f000 fc64 	bl	8001954 <buttonGetPressed>
 800108c:	4603      	mov	r3, r0
 800108e:	461c      	mov	r4, r3
 8001090:	2001      	movs	r0, #1
 8001092:	f000 fc5f 	bl	8001954 <buttonGetPressed>
 8001096:	4603      	mov	r3, r0
 8001098:	4323      	orrs	r3, r4
 800109a:	b2dc      	uxtb	r4, r3
 800109c:	2002      	movs	r0, #2
 800109e:	f000 fc59 	bl	8001954 <buttonGetPressed>
 80010a2:	4603      	mov	r3, r0
 80010a4:	4323      	orrs	r3, r4
 80010a6:	b2dc      	uxtb	r4, r3
 80010a8:	2003      	movs	r0, #3
 80010aa:	f000 fc53 	bl	8001954 <buttonGetPressed>
 80010ae:	4603      	mov	r3, r0
 80010b0:	4323      	orrs	r3, r4
 80010b2:	b2dc      	uxtb	r4, r3
 80010b4:	2004      	movs	r0, #4
 80010b6:	f000 fc4d 	bl	8001954 <buttonGetPressed>
 80010ba:	4603      	mov	r3, r0
 80010bc:	4323      	orrs	r3, r4
 80010be:	b2db      	uxtb	r3, r3
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d003      	beq.n	80010cc <buttonMain+0x4a>
	{
		ledOn(_DEF_LED1);
 80010c4:	2000      	movs	r0, #0
 80010c6:	f003 fb5b 	bl	8004780 <ledOn>
 80010ca:	e002      	b.n	80010d2 <buttonMain+0x50>
	}
	else
	{
		ledOff(_DEF_LED1);
 80010cc:	2000      	movs	r0, #0
 80010ce:	f003 fb77 	bl	80047c0 <ledOff>
	}

	if(buttonGetPressed(SEL_BTN))
 80010d2:	2004      	movs	r0, #4
 80010d4:	f000 fc3e 	bl	8001954 <buttonGetPressed>
 80010d8:	4603      	mov	r3, r0
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d004      	beq.n	80010e8 <buttonMain+0x66>
	{
		gpioPinWrite(BUZZER, SET);
 80010de:	2101      	movs	r1, #1
 80010e0:	2008      	movs	r0, #8
 80010e2:	f002 fa67 	bl	80035b4 <gpioPinWrite>
	}
	else
	{
		gpioPinWrite(BUZZER, RESET);
	}
}
 80010e6:	e003      	b.n	80010f0 <buttonMain+0x6e>
		gpioPinWrite(BUZZER, RESET);
 80010e8:	2100      	movs	r1, #0
 80010ea:	2008      	movs	r0, #8
 80010ec:	f002 fa62 	bl	80035b4 <gpioPinWrite>
}
 80010f0:	bf00      	nop
 80010f2:	bd98      	pop	{r3, r4, r7, pc}

080010f4 <lcdMain>:

void lcdMain(void)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b082      	sub	sp, #8
 80010f8:	af02      	add	r7, sp, #8
  if (lcdIsInit() != true)
 80010fa:	f002 fc21 	bl	8003940 <lcdIsInit>
 80010fe:	4603      	mov	r3, r0
 8001100:	f083 0301 	eor.w	r3, r3, #1
 8001104:	b2db      	uxtb	r3, r3
 8001106:	2b00      	cmp	r3, #0
 8001108:	f040 80a2 	bne.w	8001250 <lcdMain+0x15c>
  {
    return;
  }


  if (lcdDrawAvailable() == true)
 800110c:	f002 fe42 	bl	8003d94 <lcdDrawAvailable>
 8001110:	4603      	mov	r3, r0
 8001112:	2b00      	cmp	r3, #0
 8001114:	f000 809d 	beq.w	8001252 <lcdMain+0x15e>
  {
      lcdClearBuffer(black);
 8001118:	2000      	movs	r0, #0
 800111a:	f002 fc4f 	bl	80039bc <lcdClearBuffer>
      lcdSetFont(LCD_FONT_HAN);
 800111e:	2003      	movs	r0, #3
 8001120:	f003 fa16 	bl	8004550 <lcdSetFont>
      lcdPrintf(0,16*0, green, "[ ]");
 8001124:	4b4c      	ldr	r3, [pc, #304]	; (8001258 <lcdMain+0x164>)
 8001126:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 800112a:	2100      	movs	r1, #0
 800112c:	2000      	movs	r0, #0
 800112e:	f003 f83f 	bl	80041b0 <lcdPrintf>

      lcdPrintf(0,16*1, white, "%d fps", lcdGetFps());
 8001132:	f002 fe17 	bl	8003d64 <lcdGetFps>
 8001136:	4603      	mov	r3, r0
 8001138:	9300      	str	r3, [sp, #0]
 800113a:	4b48      	ldr	r3, [pc, #288]	; (800125c <lcdMain+0x168>)
 800113c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001140:	2110      	movs	r1, #16
 8001142:	2000      	movs	r0, #0
 8001144:	f003 f834 	bl	80041b0 <lcdPrintf>
      lcdPrintf(0,16*2, white, "%d ms" , lcdGetFpsTime());
 8001148:	f002 fe18 	bl	8003d7c <lcdGetFpsTime>
 800114c:	4603      	mov	r3, r0
 800114e:	9300      	str	r3, [sp, #0]
 8001150:	4b43      	ldr	r3, [pc, #268]	; (8001260 <lcdMain+0x16c>)
 8001152:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001156:	2120      	movs	r1, #32
 8001158:	2000      	movs	r0, #0
 800115a:	f003 f829 	bl	80041b0 <lcdPrintf>
      lcdPrintf(0,16*3, white, "%d ms" , millis());
 800115e:	f000 f8c6 	bl	80012ee <millis>
 8001162:	4603      	mov	r3, r0
 8001164:	9300      	str	r3, [sp, #0]
 8001166:	4b3e      	ldr	r3, [pc, #248]	; (8001260 <lcdMain+0x16c>)
 8001168:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800116c:	2130      	movs	r1, #48	; 0x30
 800116e:	2000      	movs	r0, #0
 8001170:	f003 f81e 	bl	80041b0 <lcdPrintf>

      lcdDrawRoundRect(70, 16*1, 52, 17, 5, white);
 8001174:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001178:	9301      	str	r3, [sp, #4]
 800117a:	2305      	movs	r3, #5
 800117c:	9300      	str	r3, [sp, #0]
 800117e:	2311      	movs	r3, #17
 8001180:	2234      	movs	r2, #52	; 0x34
 8001182:	2110      	movs	r1, #16
 8001184:	2046      	movs	r0, #70	; 0x46
 8001186:	f002 fcc1 	bl	8003b0c <lcdDrawRoundRect>
      lcdDrawFillRoundRect(71, 17, 50, 15, 5, red);
 800118a:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800118e:	9301      	str	r3, [sp, #4]
 8001190:	2305      	movs	r3, #5
 8001192:	9300      	str	r3, [sp, #0]
 8001194:	230f      	movs	r3, #15
 8001196:	2232      	movs	r2, #50	; 0x32
 8001198:	2111      	movs	r1, #17
 800119a:	2047      	movs	r0, #71	; 0x47
 800119c:	f002 fdb0 	bl	8003d00 <lcdDrawFillRoundRect>
      lcdSetFont(LCD_FONT_07x10);
 80011a0:	2000      	movs	r0, #0
 80011a2:	f003 f9d5 	bl	8004550 <lcdSetFont>
      lcdPrintf(75,21, white, "BUTTON");
 80011a6:	4b2f      	ldr	r3, [pc, #188]	; (8001264 <lcdMain+0x170>)
 80011a8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80011ac:	2115      	movs	r1, #21
 80011ae:	204b      	movs	r0, #75	; 0x4b
 80011b0:	f002 fffe 	bl	80041b0 <lcdPrintf>

      lcdSetFont(LCD_FONT_HAN);
 80011b4:	2003      	movs	r0, #3
 80011b6:	f003 f9cb 	bl	8004550 <lcdSetFont>
      lcdPrintf(0,16*4, white, " : %3.1f " , ds18b20[0].Temperature);
 80011ba:	4b2b      	ldr	r3, [pc, #172]	; (8001268 <lcdMain+0x174>)
 80011bc:	689b      	ldr	r3, [r3, #8]
 80011be:	4618      	mov	r0, r3
 80011c0:	f7ff f9da 	bl	8000578 <__aeabi_f2d>
 80011c4:	4602      	mov	r2, r0
 80011c6:	460b      	mov	r3, r1
 80011c8:	e9cd 2300 	strd	r2, r3, [sp]
 80011cc:	4b27      	ldr	r3, [pc, #156]	; (800126c <lcdMain+0x178>)
 80011ce:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80011d2:	2140      	movs	r1, #64	; 0x40
 80011d4:	2000      	movs	r0, #0
 80011d6:	f002 ffeb 	bl	80041b0 <lcdPrintf>
      lcdPrintf(0,16*5, white, " : %3d cm" , sonar_tbl[0].filter_distance_cm/10);
 80011da:	4b25      	ldr	r3, [pc, #148]	; (8001270 <lcdMain+0x17c>)
 80011dc:	699b      	ldr	r3, [r3, #24]
 80011de:	4a25      	ldr	r2, [pc, #148]	; (8001274 <lcdMain+0x180>)
 80011e0:	fba2 2303 	umull	r2, r3, r2, r3
 80011e4:	08db      	lsrs	r3, r3, #3
 80011e6:	9300      	str	r3, [sp, #0]
 80011e8:	4b23      	ldr	r3, [pc, #140]	; (8001278 <lcdMain+0x184>)
 80011ea:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80011ee:	2150      	movs	r1, #80	; 0x50
 80011f0:	2000      	movs	r0, #0
 80011f2:	f002 ffdd 	bl	80041b0 <lcdPrintf>
      lcdPrintf(0,16*6, white, "TDS : %4.1f ppm" , tds_tbl[0].filter_tdsValue);
 80011f6:	4b21      	ldr	r3, [pc, #132]	; (800127c <lcdMain+0x188>)
 80011f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011fa:	4618      	mov	r0, r3
 80011fc:	f7ff f9bc 	bl	8000578 <__aeabi_f2d>
 8001200:	4602      	mov	r2, r0
 8001202:	460b      	mov	r3, r1
 8001204:	e9cd 2300 	strd	r2, r3, [sp]
 8001208:	4b1d      	ldr	r3, [pc, #116]	; (8001280 <lcdMain+0x18c>)
 800120a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800120e:	2160      	movs	r1, #96	; 0x60
 8001210:	2000      	movs	r0, #0
 8001212:	f002 ffcd 	bl	80041b0 <lcdPrintf>
      //lcdDrawBufferImage(50, 20, 50, 50, TEST);

      lcdDrawFillRect( 0, 118, 10, 10, red);
 8001216:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800121a:	9300      	str	r3, [sp, #0]
 800121c:	230a      	movs	r3, #10
 800121e:	220a      	movs	r2, #10
 8001220:	2176      	movs	r1, #118	; 0x76
 8001222:	2000      	movs	r0, #0
 8001224:	f002 ff3e 	bl	80040a4 <lcdDrawFillRect>
      lcdDrawFillRect(10, 118, 10, 10, green);
 8001228:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 800122c:	9300      	str	r3, [sp, #0]
 800122e:	230a      	movs	r3, #10
 8001230:	220a      	movs	r2, #10
 8001232:	2176      	movs	r1, #118	; 0x76
 8001234:	200a      	movs	r0, #10
 8001236:	f002 ff35 	bl	80040a4 <lcdDrawFillRect>
      lcdDrawFillRect(20, 118, 10, 10, blue);
 800123a:	231f      	movs	r3, #31
 800123c:	9300      	str	r3, [sp, #0]
 800123e:	230a      	movs	r3, #10
 8001240:	220a      	movs	r2, #10
 8001242:	2176      	movs	r1, #118	; 0x76
 8001244:	2014      	movs	r0, #20
 8001246:	f002 ff2d 	bl	80040a4 <lcdDrawFillRect>


      lcdRequestDraw();
 800124a:	f002 fdb9 	bl	8003dc0 <lcdRequestDraw>
 800124e:	e000      	b.n	8001252 <lcdMain+0x15e>
    return;
 8001250:	bf00      	nop
  }
}
 8001252:	46bd      	mov	sp, r7
 8001254:	bd80      	pop	{r7, pc}
 8001256:	bf00      	nop
 8001258:	08016f40 	.word	0x08016f40
 800125c:	08016f5c 	.word	0x08016f5c
 8001260:	08016f64 	.word	0x08016f64
 8001264:	08016f6c 	.word	0x08016f6c
 8001268:	20000724 	.word	0x20000724
 800126c:	08016f74 	.word	0x08016f74
 8001270:	2000ab4c 	.word	0x2000ab4c
 8001274:	cccccccd 	.word	0xcccccccd
 8001278:	08016f8c 	.word	0x08016f8c
 800127c:	2000ad00 	.word	0x2000ad00
 8001280:	08016fa0 	.word	0x08016fa0

08001284 <bspInit>:

void SystemClock_Config(void);


void bspInit(void)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b082      	sub	sp, #8
 8001288:	af00      	add	r7, sp, #0
  HAL_Init();
 800128a:	f00a fb99 	bl	800b9c0 <HAL_Init>
  SystemClock_Config();
 800128e:	f000 f835 	bl	80012fc <SystemClock_Config>

  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001292:	2300      	movs	r3, #0
 8001294:	607b      	str	r3, [r7, #4]
 8001296:	4b0f      	ldr	r3, [pc, #60]	; (80012d4 <bspInit+0x50>)
 8001298:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800129a:	4a0e      	ldr	r2, [pc, #56]	; (80012d4 <bspInit+0x50>)
 800129c:	f043 0304 	orr.w	r3, r3, #4
 80012a0:	6313      	str	r3, [r2, #48]	; 0x30
 80012a2:	4b0c      	ldr	r3, [pc, #48]	; (80012d4 <bspInit+0x50>)
 80012a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012a6:	f003 0304 	and.w	r3, r3, #4
 80012aa:	607b      	str	r3, [r7, #4]
 80012ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80012ae:	2300      	movs	r3, #0
 80012b0:	603b      	str	r3, [r7, #0]
 80012b2:	4b08      	ldr	r3, [pc, #32]	; (80012d4 <bspInit+0x50>)
 80012b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012b6:	4a07      	ldr	r2, [pc, #28]	; (80012d4 <bspInit+0x50>)
 80012b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80012bc:	6313      	str	r3, [r2, #48]	; 0x30
 80012be:	4b05      	ldr	r3, [pc, #20]	; (80012d4 <bspInit+0x50>)
 80012c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80012c6:	603b      	str	r3, [r7, #0]
 80012c8:	683b      	ldr	r3, [r7, #0]
}
 80012ca:	bf00      	nop
 80012cc:	3708      	adds	r7, #8
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bd80      	pop	{r7, pc}
 80012d2:	bf00      	nop
 80012d4:	40023800 	.word	0x40023800

080012d8 <delay>:

void delay(uint32_t ms)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b082      	sub	sp, #8
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
  else
  {
    HAL_Delay(ms);
  }
#else
  HAL_Delay(ms);
 80012e0:	6878      	ldr	r0, [r7, #4]
 80012e2:	f00a fbdf 	bl	800baa4 <HAL_Delay>
#endif
}
 80012e6:	bf00      	nop
 80012e8:	3708      	adds	r7, #8
 80012ea:	46bd      	mov	sp, r7
 80012ec:	bd80      	pop	{r7, pc}

080012ee <millis>:

uint32_t millis(void)
{
 80012ee:	b580      	push	{r7, lr}
 80012f0:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 80012f2:	f00a fbcb 	bl	800ba8c <HAL_GetTick>
 80012f6:	4603      	mov	r3, r0
}
 80012f8:	4618      	mov	r0, r3
 80012fa:	bd80      	pop	{r7, pc}

080012fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b094      	sub	sp, #80	; 0x50
 8001300:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001302:	f107 0320 	add.w	r3, r7, #32
 8001306:	2230      	movs	r2, #48	; 0x30
 8001308:	2100      	movs	r1, #0
 800130a:	4618      	mov	r0, r3
 800130c:	f011 fb0c 	bl	8012928 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001310:	f107 030c 	add.w	r3, r7, #12
 8001314:	2200      	movs	r2, #0
 8001316:	601a      	str	r2, [r3, #0]
 8001318:	605a      	str	r2, [r3, #4]
 800131a:	609a      	str	r2, [r3, #8]
 800131c:	60da      	str	r2, [r3, #12]
 800131e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001320:	2300      	movs	r3, #0
 8001322:	60bb      	str	r3, [r7, #8]
 8001324:	4b27      	ldr	r3, [pc, #156]	; (80013c4 <SystemClock_Config+0xc8>)
 8001326:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001328:	4a26      	ldr	r2, [pc, #152]	; (80013c4 <SystemClock_Config+0xc8>)
 800132a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800132e:	6413      	str	r3, [r2, #64]	; 0x40
 8001330:	4b24      	ldr	r3, [pc, #144]	; (80013c4 <SystemClock_Config+0xc8>)
 8001332:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001334:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001338:	60bb      	str	r3, [r7, #8]
 800133a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800133c:	2300      	movs	r3, #0
 800133e:	607b      	str	r3, [r7, #4]
 8001340:	4b21      	ldr	r3, [pc, #132]	; (80013c8 <SystemClock_Config+0xcc>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	4a20      	ldr	r2, [pc, #128]	; (80013c8 <SystemClock_Config+0xcc>)
 8001346:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800134a:	6013      	str	r3, [r2, #0]
 800134c:	4b1e      	ldr	r3, [pc, #120]	; (80013c8 <SystemClock_Config+0xcc>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001354:	607b      	str	r3, [r7, #4]
 8001356:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001358:	2301      	movs	r3, #1
 800135a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800135c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001360:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001362:	2302      	movs	r3, #2
 8001364:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001366:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800136a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 800136c:	2319      	movs	r3, #25
 800136e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 8001370:	23c0      	movs	r3, #192	; 0xc0
 8001372:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001374:	2302      	movs	r3, #2
 8001376:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001378:	2304      	movs	r3, #4
 800137a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800137c:	f107 0320 	add.w	r3, r7, #32
 8001380:	4618      	mov	r0, r3
 8001382:	f00c f8e1 	bl	800d548 <HAL_RCC_OscConfig>
 8001386:	4603      	mov	r3, r0
 8001388:	2b00      	cmp	r3, #0
 800138a:	d001      	beq.n	8001390 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800138c:	f000 f81e 	bl	80013cc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001390:	230f      	movs	r3, #15
 8001392:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001394:	2302      	movs	r3, #2
 8001396:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001398:	2300      	movs	r3, #0
 800139a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800139c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80013a0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013a2:	2300      	movs	r3, #0
 80013a4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80013a6:	f107 030c 	add.w	r3, r7, #12
 80013aa:	2103      	movs	r1, #3
 80013ac:	4618      	mov	r0, r3
 80013ae:	f00c fb39 	bl	800da24 <HAL_RCC_ClockConfig>
 80013b2:	4603      	mov	r3, r0
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d001      	beq.n	80013bc <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80013b8:	f000 f808 	bl	80013cc <Error_Handler>
  }
}
 80013bc:	bf00      	nop
 80013be:	3750      	adds	r7, #80	; 0x50
 80013c0:	46bd      	mov	sp, r7
 80013c2:	bd80      	pop	{r7, pc}
 80013c4:	40023800 	.word	0x40023800
 80013c8:	40007000 	.word	0x40007000

080013cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013cc:	b480      	push	{r7}
 80013ce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013d0:	b672      	cpsid	i
}
 80013d2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80013d4:	e7fe      	b.n	80013d4 <Error_Handler+0x8>
	...

080013d8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013d8:	b480      	push	{r7}
 80013da:	b083      	sub	sp, #12
 80013dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013de:	2300      	movs	r3, #0
 80013e0:	607b      	str	r3, [r7, #4]
 80013e2:	4b10      	ldr	r3, [pc, #64]	; (8001424 <HAL_MspInit+0x4c>)
 80013e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013e6:	4a0f      	ldr	r2, [pc, #60]	; (8001424 <HAL_MspInit+0x4c>)
 80013e8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80013ec:	6453      	str	r3, [r2, #68]	; 0x44
 80013ee:	4b0d      	ldr	r3, [pc, #52]	; (8001424 <HAL_MspInit+0x4c>)
 80013f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013f2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80013f6:	607b      	str	r3, [r7, #4]
 80013f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80013fa:	2300      	movs	r3, #0
 80013fc:	603b      	str	r3, [r7, #0]
 80013fe:	4b09      	ldr	r3, [pc, #36]	; (8001424 <HAL_MspInit+0x4c>)
 8001400:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001402:	4a08      	ldr	r2, [pc, #32]	; (8001424 <HAL_MspInit+0x4c>)
 8001404:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001408:	6413      	str	r3, [r2, #64]	; 0x40
 800140a:	4b06      	ldr	r3, [pc, #24]	; (8001424 <HAL_MspInit+0x4c>)
 800140c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800140e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001412:	603b      	str	r3, [r7, #0]
 8001414:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001416:	bf00      	nop
 8001418:	370c      	adds	r7, #12
 800141a:	46bd      	mov	sp, r7
 800141c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001420:	4770      	bx	lr
 8001422:	bf00      	nop
 8001424:	40023800 	.word	0x40023800

08001428 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001428:	b480      	push	{r7}
 800142a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800142c:	e7fe      	b.n	800142c <NMI_Handler+0x4>

0800142e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800142e:	b480      	push	{r7}
 8001430:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001432:	e7fe      	b.n	8001432 <HardFault_Handler+0x4>

08001434 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001434:	b480      	push	{r7}
 8001436:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001438:	e7fe      	b.n	8001438 <MemManage_Handler+0x4>

0800143a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800143a:	b480      	push	{r7}
 800143c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800143e:	e7fe      	b.n	800143e <BusFault_Handler+0x4>

08001440 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001440:	b480      	push	{r7}
 8001442:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001444:	e7fe      	b.n	8001444 <UsageFault_Handler+0x4>

08001446 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001446:	b480      	push	{r7}
 8001448:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800144a:	bf00      	nop
 800144c:	46bd      	mov	sp, r7
 800144e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001452:	4770      	bx	lr

08001454 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001454:	b480      	push	{r7}
 8001456:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001458:	bf00      	nop
 800145a:	46bd      	mov	sp, r7
 800145c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001460:	4770      	bx	lr

08001462 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001462:	b480      	push	{r7}
 8001464:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001466:	bf00      	nop
 8001468:	46bd      	mov	sp, r7
 800146a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146e:	4770      	bx	lr

08001470 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001474:	f00a faf6 	bl	800ba64 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001478:	bf00      	nop
 800147a:	bd80      	pop	{r7, pc}

0800147c <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001480:	4802      	ldr	r0, [pc, #8]	; (800148c <ADC_IRQHandler+0x10>)
 8001482:	f00a fb76 	bl	800bb72 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8001486:	bf00      	nop
 8001488:	bd80      	pop	{r7, pc}
 800148a:	bf00      	nop
 800148c:	2000ac58 	.word	0x2000ac58

08001490 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001494:	4802      	ldr	r0, [pc, #8]	; (80014a0 <TIM3_IRQHandler+0x10>)
 8001496:	f00e fd9d 	bl	800ffd4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800149a:	bf00      	nop
 800149c:	bd80      	pop	{r7, pc}
 800149e:	bf00      	nop
 80014a0:	2000ab0c 	.word	0x2000ab0c

080014a4 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80014a8:	4802      	ldr	r0, [pc, #8]	; (80014b4 <SPI1_IRQHandler+0x10>)
 80014aa:	f00e fa7f 	bl	800f9ac <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 80014ae:	bf00      	nop
 80014b0:	bd80      	pop	{r7, pc}
 80014b2:	bf00      	nop
 80014b4:	2000aba0 	.word	0x2000aba0

080014b8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80014bc:	4802      	ldr	r0, [pc, #8]	; (80014c8 <USART1_IRQHandler+0x10>)
 80014be:	f00f fc8b 	bl	8010dd8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80014c2:	bf00      	nop
 80014c4:	bd80      	pop	{r7, pc}
 80014c6:	bf00      	nop
 80014c8:	2000ae5c 	.word	0x2000ae5c

080014cc <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 80014d0:	4802      	ldr	r0, [pc, #8]	; (80014dc <SDIO_IRQHandler+0x10>)
 80014d2:	f00c fef1 	bl	800e2b8 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 80014d6:	bf00      	nop
 80014d8:	bd80      	pop	{r7, pc}
 80014da:	bf00      	nop
 80014dc:	2000a9c8 	.word	0x2000a9c8

080014e0 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80014e4:	4802      	ldr	r0, [pc, #8]	; (80014f0 <DMA2_Stream0_IRQHandler+0x10>)
 80014e6:	f00b fb05 	bl	800caf4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80014ea:	bf00      	nop
 80014ec:	bd80      	pop	{r7, pc}
 80014ee:	bf00      	nop
 80014f0:	2000aca0 	.word	0x2000aca0

080014f4 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80014f8:	4802      	ldr	r0, [pc, #8]	; (8001504 <DMA2_Stream2_IRQHandler+0x10>)
 80014fa:	f00b fafb 	bl	800caf4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 80014fe:	bf00      	nop
 8001500:	bd80      	pop	{r7, pc}
 8001502:	bf00      	nop
 8001504:	2000aefc 	.word	0x2000aefc

08001508 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 800150c:	4802      	ldr	r0, [pc, #8]	; (8001518 <DMA2_Stream3_IRQHandler+0x10>)
 800150e:	f00b faf1 	bl	800caf4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8001512:	bf00      	nop
 8001514:	bd80      	pop	{r7, pc}
 8001516:	bf00      	nop
 8001518:	2000aaac 	.word	0x2000aaac

0800151c <DMA2_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA2 stream5 global interrupt.
  */
void DMA2_Stream5_IRQHandler(void)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream5_IRQn 0 */

  /* USER CODE END DMA2_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8001520:	4802      	ldr	r0, [pc, #8]	; (800152c <DMA2_Stream5_IRQHandler+0x10>)
 8001522:	f00b fae7 	bl	800caf4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream5_IRQn 1 */

  /* USER CODE END DMA2_Stream5_IRQn 1 */
}
 8001526:	bf00      	nop
 8001528:	bd80      	pop	{r7, pc}
 800152a:	bf00      	nop
 800152c:	2000abf8 	.word	0x2000abf8

08001530 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 8001534:	4802      	ldr	r0, [pc, #8]	; (8001540 <DMA2_Stream6_IRQHandler+0x10>)
 8001536:	f00b fadd 	bl	800caf4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 800153a:	bf00      	nop
 800153c:	bd80      	pop	{r7, pc}
 800153e:	bf00      	nop
 8001540:	2000aa4c 	.word	0x2000aa4c

08001544 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001548:	4802      	ldr	r0, [pc, #8]	; (8001554 <DMA2_Stream7_IRQHandler+0x10>)
 800154a:	f00b fad3 	bl	800caf4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 800154e:	bf00      	nop
 8001550:	bd80      	pop	{r7, pc}
 8001552:	bf00      	nop
 8001554:	2000ae9c 	.word	0x2000ae9c

08001558 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001558:	b480      	push	{r7}
 800155a:	af00      	add	r7, sp, #0
	return 1;
 800155c:	2301      	movs	r3, #1
}
 800155e:	4618      	mov	r0, r3
 8001560:	46bd      	mov	sp, r7
 8001562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001566:	4770      	bx	lr

08001568 <_kill>:

int _kill(int pid, int sig)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b082      	sub	sp, #8
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
 8001570:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001572:	f011 f991 	bl	8012898 <__errno>
 8001576:	4603      	mov	r3, r0
 8001578:	2216      	movs	r2, #22
 800157a:	601a      	str	r2, [r3, #0]
	return -1;
 800157c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001580:	4618      	mov	r0, r3
 8001582:	3708      	adds	r7, #8
 8001584:	46bd      	mov	sp, r7
 8001586:	bd80      	pop	{r7, pc}

08001588 <_exit>:

void _exit (int status)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	b082      	sub	sp, #8
 800158c:	af00      	add	r7, sp, #0
 800158e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001590:	f04f 31ff 	mov.w	r1, #4294967295
 8001594:	6878      	ldr	r0, [r7, #4]
 8001596:	f7ff ffe7 	bl	8001568 <_kill>
	while (1) {}		/* Make sure we hang here */
 800159a:	e7fe      	b.n	800159a <_exit+0x12>

0800159c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b086      	sub	sp, #24
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	60f8      	str	r0, [r7, #12]
 80015a4:	60b9      	str	r1, [r7, #8]
 80015a6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015a8:	2300      	movs	r3, #0
 80015aa:	617b      	str	r3, [r7, #20]
 80015ac:	e00a      	b.n	80015c4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80015ae:	f3af 8000 	nop.w
 80015b2:	4601      	mov	r1, r0
 80015b4:	68bb      	ldr	r3, [r7, #8]
 80015b6:	1c5a      	adds	r2, r3, #1
 80015b8:	60ba      	str	r2, [r7, #8]
 80015ba:	b2ca      	uxtb	r2, r1
 80015bc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015be:	697b      	ldr	r3, [r7, #20]
 80015c0:	3301      	adds	r3, #1
 80015c2:	617b      	str	r3, [r7, #20]
 80015c4:	697a      	ldr	r2, [r7, #20]
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	429a      	cmp	r2, r3
 80015ca:	dbf0      	blt.n	80015ae <_read+0x12>
	}

return len;
 80015cc:	687b      	ldr	r3, [r7, #4]
}
 80015ce:	4618      	mov	r0, r3
 80015d0:	3718      	adds	r7, #24
 80015d2:	46bd      	mov	sp, r7
 80015d4:	bd80      	pop	{r7, pc}

080015d6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80015d6:	b580      	push	{r7, lr}
 80015d8:	b086      	sub	sp, #24
 80015da:	af00      	add	r7, sp, #0
 80015dc:	60f8      	str	r0, [r7, #12]
 80015de:	60b9      	str	r1, [r7, #8]
 80015e0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015e2:	2300      	movs	r3, #0
 80015e4:	617b      	str	r3, [r7, #20]
 80015e6:	e009      	b.n	80015fc <_write+0x26>
	{
		__io_putchar(*ptr++);
 80015e8:	68bb      	ldr	r3, [r7, #8]
 80015ea:	1c5a      	adds	r2, r3, #1
 80015ec:	60ba      	str	r2, [r7, #8]
 80015ee:	781b      	ldrb	r3, [r3, #0]
 80015f0:	4618      	mov	r0, r3
 80015f2:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015f6:	697b      	ldr	r3, [r7, #20]
 80015f8:	3301      	adds	r3, #1
 80015fa:	617b      	str	r3, [r7, #20]
 80015fc:	697a      	ldr	r2, [r7, #20]
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	429a      	cmp	r2, r3
 8001602:	dbf1      	blt.n	80015e8 <_write+0x12>
	}
	return len;
 8001604:	687b      	ldr	r3, [r7, #4]
}
 8001606:	4618      	mov	r0, r3
 8001608:	3718      	adds	r7, #24
 800160a:	46bd      	mov	sp, r7
 800160c:	bd80      	pop	{r7, pc}

0800160e <_close>:

int _close(int file)
{
 800160e:	b480      	push	{r7}
 8001610:	b083      	sub	sp, #12
 8001612:	af00      	add	r7, sp, #0
 8001614:	6078      	str	r0, [r7, #4]
	return -1;
 8001616:	f04f 33ff 	mov.w	r3, #4294967295
}
 800161a:	4618      	mov	r0, r3
 800161c:	370c      	adds	r7, #12
 800161e:	46bd      	mov	sp, r7
 8001620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001624:	4770      	bx	lr

08001626 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001626:	b480      	push	{r7}
 8001628:	b083      	sub	sp, #12
 800162a:	af00      	add	r7, sp, #0
 800162c:	6078      	str	r0, [r7, #4]
 800162e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001630:	683b      	ldr	r3, [r7, #0]
 8001632:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001636:	605a      	str	r2, [r3, #4]
	return 0;
 8001638:	2300      	movs	r3, #0
}
 800163a:	4618      	mov	r0, r3
 800163c:	370c      	adds	r7, #12
 800163e:	46bd      	mov	sp, r7
 8001640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001644:	4770      	bx	lr

08001646 <_isatty>:

int _isatty(int file)
{
 8001646:	b480      	push	{r7}
 8001648:	b083      	sub	sp, #12
 800164a:	af00      	add	r7, sp, #0
 800164c:	6078      	str	r0, [r7, #4]
	return 1;
 800164e:	2301      	movs	r3, #1
}
 8001650:	4618      	mov	r0, r3
 8001652:	370c      	adds	r7, #12
 8001654:	46bd      	mov	sp, r7
 8001656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165a:	4770      	bx	lr

0800165c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800165c:	b480      	push	{r7}
 800165e:	b085      	sub	sp, #20
 8001660:	af00      	add	r7, sp, #0
 8001662:	60f8      	str	r0, [r7, #12]
 8001664:	60b9      	str	r1, [r7, #8]
 8001666:	607a      	str	r2, [r7, #4]
	return 0;
 8001668:	2300      	movs	r3, #0
}
 800166a:	4618      	mov	r0, r3
 800166c:	3714      	adds	r7, #20
 800166e:	46bd      	mov	sp, r7
 8001670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001674:	4770      	bx	lr
	...

08001678 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b086      	sub	sp, #24
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001680:	4a14      	ldr	r2, [pc, #80]	; (80016d4 <_sbrk+0x5c>)
 8001682:	4b15      	ldr	r3, [pc, #84]	; (80016d8 <_sbrk+0x60>)
 8001684:	1ad3      	subs	r3, r2, r3
 8001686:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001688:	697b      	ldr	r3, [r7, #20]
 800168a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800168c:	4b13      	ldr	r3, [pc, #76]	; (80016dc <_sbrk+0x64>)
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	2b00      	cmp	r3, #0
 8001692:	d102      	bne.n	800169a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001694:	4b11      	ldr	r3, [pc, #68]	; (80016dc <_sbrk+0x64>)
 8001696:	4a12      	ldr	r2, [pc, #72]	; (80016e0 <_sbrk+0x68>)
 8001698:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800169a:	4b10      	ldr	r3, [pc, #64]	; (80016dc <_sbrk+0x64>)
 800169c:	681a      	ldr	r2, [r3, #0]
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	4413      	add	r3, r2
 80016a2:	693a      	ldr	r2, [r7, #16]
 80016a4:	429a      	cmp	r2, r3
 80016a6:	d207      	bcs.n	80016b8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80016a8:	f011 f8f6 	bl	8012898 <__errno>
 80016ac:	4603      	mov	r3, r0
 80016ae:	220c      	movs	r2, #12
 80016b0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80016b2:	f04f 33ff 	mov.w	r3, #4294967295
 80016b6:	e009      	b.n	80016cc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80016b8:	4b08      	ldr	r3, [pc, #32]	; (80016dc <_sbrk+0x64>)
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80016be:	4b07      	ldr	r3, [pc, #28]	; (80016dc <_sbrk+0x64>)
 80016c0:	681a      	ldr	r2, [r3, #0]
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	4413      	add	r3, r2
 80016c6:	4a05      	ldr	r2, [pc, #20]	; (80016dc <_sbrk+0x64>)
 80016c8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80016ca:	68fb      	ldr	r3, [r7, #12]
}
 80016cc:	4618      	mov	r0, r3
 80016ce:	3718      	adds	r7, #24
 80016d0:	46bd      	mov	sp, r7
 80016d2:	bd80      	pop	{r7, pc}
 80016d4:	20020000 	.word	0x20020000
 80016d8:	00000400 	.word	0x00000400
 80016dc:	200002dc 	.word	0x200002dc
 80016e0:	2000afd8 	.word	0x2000afd8

080016e4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80016e4:	b480      	push	{r7}
 80016e6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80016e8:	4b08      	ldr	r3, [pc, #32]	; (800170c <SystemInit+0x28>)
 80016ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80016ee:	4a07      	ldr	r2, [pc, #28]	; (800170c <SystemInit+0x28>)
 80016f0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80016f4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80016f8:	4b04      	ldr	r3, [pc, #16]	; (800170c <SystemInit+0x28>)
 80016fa:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80016fe:	609a      	str	r2, [r3, #8]
#endif
}
 8001700:	bf00      	nop
 8001702:	46bd      	mov	sp, r7
 8001704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001708:	4770      	bx	lr
 800170a:	bf00      	nop
 800170c:	e000ed00 	.word	0xe000ed00

08001710 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001710:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001748 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001714:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001716:	e003      	b.n	8001720 <LoopCopyDataInit>

08001718 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001718:	4b0c      	ldr	r3, [pc, #48]	; (800174c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800171a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800171c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800171e:	3104      	adds	r1, #4

08001720 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001720:	480b      	ldr	r0, [pc, #44]	; (8001750 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001722:	4b0c      	ldr	r3, [pc, #48]	; (8001754 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001724:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001726:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001728:	d3f6      	bcc.n	8001718 <CopyDataInit>
  ldr  r2, =_sbss
 800172a:	4a0b      	ldr	r2, [pc, #44]	; (8001758 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800172c:	e002      	b.n	8001734 <LoopFillZerobss>

0800172e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800172e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001730:	f842 3b04 	str.w	r3, [r2], #4

08001734 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001734:	4b09      	ldr	r3, [pc, #36]	; (800175c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001736:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001738:	d3f9      	bcc.n	800172e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800173a:	f7ff ffd3 	bl	80016e4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800173e:	f011 f8b1 	bl	80128a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001742:	f011 f89d 	bl	8012880 <main>
  bx  lr    
 8001746:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001748:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800174c:	08025764 	.word	0x08025764
  ldr  r0, =_sdata
 8001750:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001754:	2000029c 	.word	0x2000029c
  ldr  r2, =_sbss
 8001758:	200002c0 	.word	0x200002c0
  ldr  r3, = _ebss
 800175c:	2000afd4 	.word	0x2000afd4

08001760 <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001760:	e7fe      	b.n	8001760 <DMA1_Stream0_IRQHandler>

08001762 <qbufferCreate>:
{

}

bool qbufferCreate(qbuffer_t *p_node, uint8_t *p_buf, uint32_t length)
{
 8001762:	b480      	push	{r7}
 8001764:	b087      	sub	sp, #28
 8001766:	af00      	add	r7, sp, #0
 8001768:	60f8      	str	r0, [r7, #12]
 800176a:	60b9      	str	r1, [r7, #8]
 800176c:	607a      	str	r2, [r7, #4]
  bool ret = true;
 800176e:	2301      	movs	r3, #1
 8001770:	75fb      	strb	r3, [r7, #23]

  p_node->in    = 0;
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	2200      	movs	r2, #0
 8001776:	601a      	str	r2, [r3, #0]
  p_node->out   = 0;
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	2200      	movs	r2, #0
 800177c:	605a      	str	r2, [r3, #4]
  p_node->len   = length;
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	687a      	ldr	r2, [r7, #4]
 8001782:	609a      	str	r2, [r3, #8]
  p_node->p_buf = p_buf;
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	68ba      	ldr	r2, [r7, #8]
 8001788:	60da      	str	r2, [r3, #12]

  return ret;
 800178a:	7dfb      	ldrb	r3, [r7, #23]
}
 800178c:	4618      	mov	r0, r3
 800178e:	371c      	adds	r7, #28
 8001790:	46bd      	mov	sp, r7
 8001792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001796:	4770      	bx	lr

08001798 <qbufferRead>:

  return ret;
}

bool qbufferRead(qbuffer_t *p_node, uint8_t *p_data, uint32_t length)
{
 8001798:	b480      	push	{r7}
 800179a:	b087      	sub	sp, #28
 800179c:	af00      	add	r7, sp, #0
 800179e:	60f8      	str	r0, [r7, #12]
 80017a0:	60b9      	str	r1, [r7, #8]
 80017a2:	607a      	str	r2, [r7, #4]
  bool ret = true;
 80017a4:	2301      	movs	r3, #1
 80017a6:	75fb      	strb	r3, [r7, #23]


  for (int i=0; i<length; i++)
 80017a8:	2300      	movs	r3, #0
 80017aa:	613b      	str	r3, [r7, #16]
 80017ac:	e026      	b.n	80017fc <qbufferRead+0x64>
  {
    if (p_node->p_buf != NULL)
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	68db      	ldr	r3, [r3, #12]
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d009      	beq.n	80017ca <qbufferRead+0x32>
    {
      p_data[i] = p_node->p_buf[p_node->out];
 80017b6:	68fb      	ldr	r3, [r7, #12]
 80017b8:	68da      	ldr	r2, [r3, #12]
 80017ba:	68fb      	ldr	r3, [r7, #12]
 80017bc:	685b      	ldr	r3, [r3, #4]
 80017be:	441a      	add	r2, r3
 80017c0:	693b      	ldr	r3, [r7, #16]
 80017c2:	68b9      	ldr	r1, [r7, #8]
 80017c4:	440b      	add	r3, r1
 80017c6:	7812      	ldrb	r2, [r2, #0]
 80017c8:	701a      	strb	r2, [r3, #0]
    }

    if (p_node->out != p_node->in)
 80017ca:	68fb      	ldr	r3, [r7, #12]
 80017cc:	685a      	ldr	r2, [r3, #4]
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	429a      	cmp	r2, r3
 80017d4:	d00c      	beq.n	80017f0 <qbufferRead+0x58>
    {
      p_node->out = (p_node->out + 1) % p_node->len;
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	685b      	ldr	r3, [r3, #4]
 80017da:	3301      	adds	r3, #1
 80017dc:	68fa      	ldr	r2, [r7, #12]
 80017de:	6892      	ldr	r2, [r2, #8]
 80017e0:	fbb3 f1f2 	udiv	r1, r3, r2
 80017e4:	fb01 f202 	mul.w	r2, r1, r2
 80017e8:	1a9a      	subs	r2, r3, r2
 80017ea:	68fb      	ldr	r3, [r7, #12]
 80017ec:	605a      	str	r2, [r3, #4]
 80017ee:	e002      	b.n	80017f6 <qbufferRead+0x5e>
    }
    else
    {
      ret = false;
 80017f0:	2300      	movs	r3, #0
 80017f2:	75fb      	strb	r3, [r7, #23]
      break;
 80017f4:	e006      	b.n	8001804 <qbufferRead+0x6c>
  for (int i=0; i<length; i++)
 80017f6:	693b      	ldr	r3, [r7, #16]
 80017f8:	3301      	adds	r3, #1
 80017fa:	613b      	str	r3, [r7, #16]
 80017fc:	693b      	ldr	r3, [r7, #16]
 80017fe:	687a      	ldr	r2, [r7, #4]
 8001800:	429a      	cmp	r2, r3
 8001802:	d8d4      	bhi.n	80017ae <qbufferRead+0x16>
    }
  }

  return ret;
 8001804:	7dfb      	ldrb	r3, [r7, #23]
}
 8001806:	4618      	mov	r0, r3
 8001808:	371c      	adds	r7, #28
 800180a:	46bd      	mov	sp, r7
 800180c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001810:	4770      	bx	lr

08001812 <qbufferAvailable>:

uint32_t qbufferAvailable(qbuffer_t *p_node)
{
 8001812:	b480      	push	{r7}
 8001814:	b085      	sub	sp, #20
 8001816:	af00      	add	r7, sp, #0
 8001818:	6078      	str	r0, [r7, #4]
  uint32_t ret;


  ret = (p_node->in - p_node->out) % p_node->len;
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	681a      	ldr	r2, [r3, #0]
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	685b      	ldr	r3, [r3, #4]
 8001822:	1ad3      	subs	r3, r2, r3
 8001824:	687a      	ldr	r2, [r7, #4]
 8001826:	6892      	ldr	r2, [r2, #8]
 8001828:	fbb3 f1f2 	udiv	r1, r3, r2
 800182c:	fb01 f202 	mul.w	r2, r1, r2
 8001830:	1a9b      	subs	r3, r3, r2
 8001832:	60fb      	str	r3, [r7, #12]

  return ret;
 8001834:	68fb      	ldr	r3, [r7, #12]
}
 8001836:	4618      	mov	r0, r3
 8001838:	3714      	adds	r7, #20
 800183a:	46bd      	mov	sp, r7
 800183c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001840:	4770      	bx	lr
	...

08001844 <DWT_Delay_Init>:
 *  Created on: 2021. 8. 16.
 *      Author: WANG
 */
#include "user_delay.h"

uint32_t DWT_Delay_Init(void) {
 8001844:	b480      	push	{r7}
 8001846:	af00      	add	r7, sp, #0
  /* Disable TRC */
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8001848:	4b14      	ldr	r3, [pc, #80]	; (800189c <DWT_Delay_Init+0x58>)
 800184a:	68db      	ldr	r3, [r3, #12]
 800184c:	4a13      	ldr	r2, [pc, #76]	; (800189c <DWT_Delay_Init+0x58>)
 800184e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001852:	60d3      	str	r3, [r2, #12]
  /* Enable TRC */
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 8001854:	4b11      	ldr	r3, [pc, #68]	; (800189c <DWT_Delay_Init+0x58>)
 8001856:	68db      	ldr	r3, [r3, #12]
 8001858:	4a10      	ldr	r2, [pc, #64]	; (800189c <DWT_Delay_Init+0x58>)
 800185a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800185e:	60d3      	str	r3, [r2, #12]

  /* Disable clock cycle counter */
  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8001860:	4b0f      	ldr	r3, [pc, #60]	; (80018a0 <DWT_Delay_Init+0x5c>)
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	4a0e      	ldr	r2, [pc, #56]	; (80018a0 <DWT_Delay_Init+0x5c>)
 8001866:	f023 0301 	bic.w	r3, r3, #1
 800186a:	6013      	str	r3, [r2, #0]
  /* Enable  clock cycle counter */
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 800186c:	4b0c      	ldr	r3, [pc, #48]	; (80018a0 <DWT_Delay_Init+0x5c>)
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	4a0b      	ldr	r2, [pc, #44]	; (80018a0 <DWT_Delay_Init+0x5c>)
 8001872:	f043 0301 	orr.w	r3, r3, #1
 8001876:	6013      	str	r3, [r2, #0]

  /* Reset the clock cycle counter value */
  DWT->CYCCNT = 0;
 8001878:	4b09      	ldr	r3, [pc, #36]	; (80018a0 <DWT_Delay_Init+0x5c>)
 800187a:	2200      	movs	r2, #0
 800187c:	605a      	str	r2, [r3, #4]

     /* 3 NO OPERATION instructions */
     __ASM volatile ("NOP");
 800187e:	bf00      	nop
     __ASM volatile ("NOP");
 8001880:	bf00      	nop
     __ASM volatile ("NOP");
 8001882:	bf00      	nop

  /* Check if clock cycle counter has started */
     if(DWT->CYCCNT)
 8001884:	4b06      	ldr	r3, [pc, #24]	; (80018a0 <DWT_Delay_Init+0x5c>)
 8001886:	685b      	ldr	r3, [r3, #4]
 8001888:	2b00      	cmp	r3, #0
 800188a:	d001      	beq.n	8001890 <DWT_Delay_Init+0x4c>
     {
       return 0; /*clock cycle counter started*/
 800188c:	2300      	movs	r3, #0
 800188e:	e000      	b.n	8001892 <DWT_Delay_Init+0x4e>
     }
     else
  {
    return 1; /*clock cycle counter not started*/
 8001890:	2301      	movs	r3, #1
  }
}
 8001892:	4618      	mov	r0, r3
 8001894:	46bd      	mov	sp, r7
 8001896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189a:	4770      	bx	lr
 800189c:	e000edf0 	.word	0xe000edf0
 80018a0:	e0001000 	.word	0xe0001000

080018a4 <buttonInit>:
static void cliButton(cli_args_t *args);
#endif


bool buttonInit(void)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b088      	sub	sp, #32
 80018a8:	af00      	add	r7, sp, #0
  bool ret = true;
 80018aa:	2301      	movs	r3, #1
 80018ac:	76fb      	strb	r3, [r7, #27]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018ae:	1d3b      	adds	r3, r7, #4
 80018b0:	2200      	movs	r2, #0
 80018b2:	601a      	str	r2, [r3, #0]
 80018b4:	605a      	str	r2, [r3, #4]
 80018b6:	609a      	str	r2, [r3, #8]
 80018b8:	60da      	str	r2, [r3, #12]
 80018ba:	611a      	str	r2, [r3, #16]


  __HAL_RCC_GPIOA_CLK_ENABLE();
 80018bc:	2300      	movs	r3, #0
 80018be:	603b      	str	r3, [r7, #0]
 80018c0:	4b20      	ldr	r3, [pc, #128]	; (8001944 <buttonInit+0xa0>)
 80018c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018c4:	4a1f      	ldr	r2, [pc, #124]	; (8001944 <buttonInit+0xa0>)
 80018c6:	f043 0301 	orr.w	r3, r3, #1
 80018ca:	6313      	str	r3, [r2, #48]	; 0x30
 80018cc:	4b1d      	ldr	r3, [pc, #116]	; (8001944 <buttonInit+0xa0>)
 80018ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018d0:	f003 0301 	and.w	r3, r3, #1
 80018d4:	603b      	str	r3, [r7, #0]
 80018d6:	683b      	ldr	r3, [r7, #0]


  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018d8:	2300      	movs	r3, #0
 80018da:	60bb      	str	r3, [r7, #8]

  for (int i=0; i<BUTTON_MAX_CH; i++)
 80018dc:	2300      	movs	r3, #0
 80018de:	61fb      	str	r3, [r7, #28]
 80018e0:	e023      	b.n	800192a <buttonInit+0x86>
  {
    GPIO_InitStruct.Pin = button_tbl[i].pin;
 80018e2:	4919      	ldr	r1, [pc, #100]	; (8001948 <buttonInit+0xa4>)
 80018e4:	69fa      	ldr	r2, [r7, #28]
 80018e6:	4613      	mov	r3, r2
 80018e8:	005b      	lsls	r3, r3, #1
 80018ea:	4413      	add	r3, r2
 80018ec:	00db      	lsls	r3, r3, #3
 80018ee:	440b      	add	r3, r1
 80018f0:	3304      	adds	r3, #4
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Pull = button_tbl[i].pull;
 80018f6:	4914      	ldr	r1, [pc, #80]	; (8001948 <buttonInit+0xa4>)
 80018f8:	69fa      	ldr	r2, [r7, #28]
 80018fa:	4613      	mov	r3, r2
 80018fc:	005b      	lsls	r3, r3, #1
 80018fe:	4413      	add	r3, r2
 8001900:	00db      	lsls	r3, r3, #3
 8001902:	440b      	add	r3, r1
 8001904:	3308      	adds	r3, #8
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(button_tbl[i].port, &GPIO_InitStruct);
 800190a:	490f      	ldr	r1, [pc, #60]	; (8001948 <buttonInit+0xa4>)
 800190c:	69fa      	ldr	r2, [r7, #28]
 800190e:	4613      	mov	r3, r2
 8001910:	005b      	lsls	r3, r3, #1
 8001912:	4413      	add	r3, r2
 8001914:	00db      	lsls	r3, r3, #3
 8001916:	440b      	add	r3, r1
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	1d3a      	adds	r2, r7, #4
 800191c:	4611      	mov	r1, r2
 800191e:	4618      	mov	r0, r3
 8001920:	f00b fb5e 	bl	800cfe0 <HAL_GPIO_Init>
  for (int i=0; i<BUTTON_MAX_CH; i++)
 8001924:	69fb      	ldr	r3, [r7, #28]
 8001926:	3301      	adds	r3, #1
 8001928:	61fb      	str	r3, [r7, #28]
 800192a:	69fb      	ldr	r3, [r7, #28]
 800192c:	2b04      	cmp	r3, #4
 800192e:	ddd8      	ble.n	80018e2 <buttonInit+0x3e>
  }

#ifdef _USE_HW_CLI
  cliAdd("button", cliButton);
 8001930:	4906      	ldr	r1, [pc, #24]	; (800194c <buttonInit+0xa8>)
 8001932:	4807      	ldr	r0, [pc, #28]	; (8001950 <buttonInit+0xac>)
 8001934:	f000 feec 	bl	8002710 <cliAdd>
#endif

  return ret;
 8001938:	7efb      	ldrb	r3, [r7, #27]
}
 800193a:	4618      	mov	r0, r3
 800193c:	3720      	adds	r7, #32
 800193e:	46bd      	mov	sp, r7
 8001940:	bd80      	pop	{r7, pc}
 8001942:	bf00      	nop
 8001944:	40023800 	.word	0x40023800
 8001948:	20000004 	.word	0x20000004
 800194c:	08001a35 	.word	0x08001a35
 8001950:	08016fb0 	.word	0x08016fb0

08001954 <buttonGetPressed>:

bool buttonGetPressed(uint8_t ch)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	b084      	sub	sp, #16
 8001958:	af00      	add	r7, sp, #0
 800195a:	4603      	mov	r3, r0
 800195c:	71fb      	strb	r3, [r7, #7]
  bool ret = false;
 800195e:	2300      	movs	r3, #0
 8001960:	73fb      	strb	r3, [r7, #15]
  button_tbl_t *button;
  button = &button_tbl[ch];
 8001962:	79fa      	ldrb	r2, [r7, #7]
 8001964:	4613      	mov	r3, r2
 8001966:	005b      	lsls	r3, r3, #1
 8001968:	4413      	add	r3, r2
 800196a:	00db      	lsls	r3, r3, #3
 800196c:	4a30      	ldr	r2, [pc, #192]	; (8001a30 <buttonGetPressed+0xdc>)
 800196e:	4413      	add	r3, r2
 8001970:	60bb      	str	r3, [r7, #8]

  if (ch >= BUTTON_MAX_CH)
 8001972:	79fb      	ldrb	r3, [r7, #7]
 8001974:	2b04      	cmp	r3, #4
 8001976:	d901      	bls.n	800197c <buttonGetPressed+0x28>
  {
    return false;
 8001978:	2300      	movs	r3, #0
 800197a:	e054      	b.n	8001a26 <buttonGetPressed+0xd2>
  }

  switch(button->State)
 800197c:	68bb      	ldr	r3, [r7, #8]
 800197e:	7b9b      	ldrb	r3, [r3, #14]
 8001980:	2b00      	cmp	r3, #0
 8001982:	d002      	beq.n	800198a <buttonGetPressed+0x36>
 8001984:	2b01      	cmp	r3, #1
 8001986:	d018      	beq.n	80019ba <buttonGetPressed+0x66>
 8001988:	e04c      	b.n	8001a24 <buttonGetPressed+0xd0>
  {
  	  case BUTTON_IDLE:
  		  if(HAL_GPIO_ReadPin(button->port, button->pin) == button->on_state)
 800198a:	68bb      	ldr	r3, [r7, #8]
 800198c:	681a      	ldr	r2, [r3, #0]
 800198e:	68bb      	ldr	r3, [r7, #8]
 8001990:	685b      	ldr	r3, [r3, #4]
 8001992:	b29b      	uxth	r3, r3
 8001994:	4619      	mov	r1, r3
 8001996:	4610      	mov	r0, r2
 8001998:	f00b fd8a 	bl	800d4b0 <HAL_GPIO_ReadPin>
 800199c:	4603      	mov	r3, r0
 800199e:	461a      	mov	r2, r3
 80019a0:	68bb      	ldr	r3, [r7, #8]
 80019a2:	7b1b      	ldrb	r3, [r3, #12]
 80019a4:	429a      	cmp	r2, r3
 80019a6:	d13a      	bne.n	8001a1e <buttonGetPressed+0xca>
  		  {
  			  button->lastDebounceTime = millis();
 80019a8:	f7ff fca1 	bl	80012ee <millis>
 80019ac:	4602      	mov	r2, r0
 80019ae:	68bb      	ldr	r3, [r7, #8]
 80019b0:	615a      	str	r2, [r3, #20]
  			  button->State = BUTTON_Pressed;
 80019b2:	68bb      	ldr	r3, [r7, #8]
 80019b4:	2201      	movs	r2, #1
 80019b6:	739a      	strb	r2, [r3, #14]
  		  }
  		  break;
 80019b8:	e031      	b.n	8001a1e <buttonGetPressed+0xca>

  	  case BUTTON_Pressed:
		  if(HAL_GPIO_ReadPin(button->port, button->pin) == button->on_state)
 80019ba:	68bb      	ldr	r3, [r7, #8]
 80019bc:	681a      	ldr	r2, [r3, #0]
 80019be:	68bb      	ldr	r3, [r7, #8]
 80019c0:	685b      	ldr	r3, [r3, #4]
 80019c2:	b29b      	uxth	r3, r3
 80019c4:	4619      	mov	r1, r3
 80019c6:	4610      	mov	r0, r2
 80019c8:	f00b fd72 	bl	800d4b0 <HAL_GPIO_ReadPin>
 80019cc:	4603      	mov	r3, r0
 80019ce:	461a      	mov	r2, r3
 80019d0:	68bb      	ldr	r3, [r7, #8]
 80019d2:	7b1b      	ldrb	r3, [r3, #12]
 80019d4:	429a      	cmp	r2, r3
 80019d6:	d114      	bne.n	8001a02 <buttonGetPressed+0xae>
		  {
			  if ((millis() - button->lastDebounceTime) > button->debounceDelay)
 80019d8:	f7ff fc89 	bl	80012ee <millis>
 80019dc:	4602      	mov	r2, r0
 80019de:	68bb      	ldr	r3, [r7, #8]
 80019e0:	695b      	ldr	r3, [r3, #20]
 80019e2:	1ad2      	subs	r2, r2, r3
 80019e4:	68bb      	ldr	r3, [r7, #8]
 80019e6:	691b      	ldr	r3, [r3, #16]
 80019e8:	429a      	cmp	r2, r3
 80019ea:	d91a      	bls.n	8001a22 <buttonGetPressed+0xce>
	  		  {
				  button->PinState = GPIO_PIN_SET;
 80019ec:	68bb      	ldr	r3, [r7, #8]
 80019ee:	2201      	movs	r2, #1
 80019f0:	735a      	strb	r2, [r3, #13]
				  ret = button->PinState;
 80019f2:	68bb      	ldr	r3, [r7, #8]
 80019f4:	7b5b      	ldrb	r3, [r3, #13]
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	bf14      	ite	ne
 80019fa:	2301      	movne	r3, #1
 80019fc:	2300      	moveq	r3, #0
 80019fe:	73fb      	strb	r3, [r7, #15]
		  {
			  button->State = BUTTON_IDLE;
			  button->PinState = GPIO_PIN_RESET;
			  ret = button->PinState;
		  }
		  break;
 8001a00:	e00f      	b.n	8001a22 <buttonGetPressed+0xce>
			  button->State = BUTTON_IDLE;
 8001a02:	68bb      	ldr	r3, [r7, #8]
 8001a04:	2200      	movs	r2, #0
 8001a06:	739a      	strb	r2, [r3, #14]
			  button->PinState = GPIO_PIN_RESET;
 8001a08:	68bb      	ldr	r3, [r7, #8]
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	735a      	strb	r2, [r3, #13]
			  ret = button->PinState;
 8001a0e:	68bb      	ldr	r3, [r7, #8]
 8001a10:	7b5b      	ldrb	r3, [r3, #13]
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	bf14      	ite	ne
 8001a16:	2301      	movne	r3, #1
 8001a18:	2300      	moveq	r3, #0
 8001a1a:	73fb      	strb	r3, [r7, #15]
		  break;
 8001a1c:	e001      	b.n	8001a22 <buttonGetPressed+0xce>
  		  break;
 8001a1e:	bf00      	nop
 8001a20:	e000      	b.n	8001a24 <buttonGetPressed+0xd0>
		  break;
 8001a22:	bf00      	nop
  }
  return ret;
 8001a24:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a26:	4618      	mov	r0, r3
 8001a28:	3710      	adds	r7, #16
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	bd80      	pop	{r7, pc}
 8001a2e:	bf00      	nop
 8001a30:	20000004 	.word	0x20000004

08001a34 <cliButton>:


#ifdef _USE_HW_CLI

void cliButton(cli_args_t *args)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b084      	sub	sp, #16
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
  bool ret = false;
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	73fb      	strb	r3, [r7, #15]


  if (args->argc == 1 && args->isStr(0, "show"))
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	881b      	ldrh	r3, [r3, #0]
 8001a44:	2b01      	cmp	r3, #1
 8001a46:	d128      	bne.n	8001a9a <cliButton+0x66>
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	695b      	ldr	r3, [r3, #20]
 8001a4c:	4919      	ldr	r1, [pc, #100]	; (8001ab4 <cliButton+0x80>)
 8001a4e:	2000      	movs	r0, #0
 8001a50:	4798      	blx	r3
 8001a52:	4603      	mov	r3, r0
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d020      	beq.n	8001a9a <cliButton+0x66>
  {
    while(cliKeepLoop())
 8001a58:	e018      	b.n	8001a8c <cliButton+0x58>
    {
      for (int i=0; i<BUTTON_MAX_CH; i++)
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	60bb      	str	r3, [r7, #8]
 8001a5e:	e00c      	b.n	8001a7a <cliButton+0x46>
      {
        cliPrintf("%d", buttonGetPressed(i));
 8001a60:	68bb      	ldr	r3, [r7, #8]
 8001a62:	b2db      	uxtb	r3, r3
 8001a64:	4618      	mov	r0, r3
 8001a66:	f7ff ff75 	bl	8001954 <buttonGetPressed>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	4619      	mov	r1, r3
 8001a6e:	4812      	ldr	r0, [pc, #72]	; (8001ab8 <cliButton+0x84>)
 8001a70:	f000 fd3e 	bl	80024f0 <cliPrintf>
      for (int i=0; i<BUTTON_MAX_CH; i++)
 8001a74:	68bb      	ldr	r3, [r7, #8]
 8001a76:	3301      	adds	r3, #1
 8001a78:	60bb      	str	r3, [r7, #8]
 8001a7a:	68bb      	ldr	r3, [r7, #8]
 8001a7c:	2b04      	cmp	r3, #4
 8001a7e:	ddef      	ble.n	8001a60 <cliButton+0x2c>
      }
      cliPrintf("\n");
 8001a80:	480e      	ldr	r0, [pc, #56]	; (8001abc <cliButton+0x88>)
 8001a82:	f000 fd35 	bl	80024f0 <cliPrintf>

      delay(100);
 8001a86:	2064      	movs	r0, #100	; 0x64
 8001a88:	f7ff fc26 	bl	80012d8 <delay>
    while(cliKeepLoop())
 8001a8c:	f000 fe2a 	bl	80026e4 <cliKeepLoop>
 8001a90:	4603      	mov	r3, r0
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d1e1      	bne.n	8001a5a <cliButton+0x26>
    }

    ret = true;
 8001a96:	2301      	movs	r3, #1
 8001a98:	73fb      	strb	r3, [r7, #15]
  }


  if (ret != true)
 8001a9a:	7bfb      	ldrb	r3, [r7, #15]
 8001a9c:	f083 0301 	eor.w	r3, r3, #1
 8001aa0:	b2db      	uxtb	r3, r3
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d002      	beq.n	8001aac <cliButton+0x78>
  {
    cliPrintf("button show\n");
 8001aa6:	4806      	ldr	r0, [pc, #24]	; (8001ac0 <cliButton+0x8c>)
 8001aa8:	f000 fd22 	bl	80024f0 <cliPrintf>
  }
}
 8001aac:	bf00      	nop
 8001aae:	3710      	adds	r7, #16
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	bd80      	pop	{r7, pc}
 8001ab4:	08016fb8 	.word	0x08016fb8
 8001ab8:	08016fc0 	.word	0x08016fc0
 8001abc:	08016fc4 	.word	0x08016fc4
 8001ac0:	08016fc8 	.word	0x08016fc8

08001ac4 <cliInit>:
void cliShowList(cli_args_t *args);
void cliMemoryDump(cli_args_t *args);


bool cliInit(void)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	af00      	add	r7, sp, #0
  cli_node.is_open = false;
 8001ac8:	4b1b      	ldr	r3, [pc, #108]	; (8001b38 <cliInit+0x74>)
 8001aca:	2200      	movs	r2, #0
 8001acc:	721a      	strb	r2, [r3, #8]
  cli_node.is_log  = false;
 8001ace:	4b1a      	ldr	r3, [pc, #104]	; (8001b38 <cliInit+0x74>)
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	725a      	strb	r2, [r3, #9]
  cli_node.state   = CLI_RX_IDLE;
 8001ad4:	4b18      	ldr	r3, [pc, #96]	; (8001b38 <cliInit+0x74>)
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	741a      	strb	r2, [r3, #16]

  cli_node.hist_line_i     = 0;
 8001ada:	4b17      	ldr	r3, [pc, #92]	; (8001b38 <cliInit+0x74>)
 8001adc:	2200      	movs	r2, #0
 8001ade:	f883 2195 	strb.w	r2, [r3, #405]	; 0x195
  cli_node.hist_line_last  = 0;
 8001ae2:	4b15      	ldr	r3, [pc, #84]	; (8001b38 <cliInit+0x74>)
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	f883 2196 	strb.w	r2, [r3, #406]	; 0x196
  cli_node.hist_line_count = 0;
 8001aea:	4b13      	ldr	r3, [pc, #76]	; (8001b38 <cliInit+0x74>)
 8001aec:	2200      	movs	r2, #0
 8001aee:	f883 2197 	strb.w	r2, [r3, #407]	; 0x197
  cli_node.hist_line_new   = false;
 8001af2:	4b11      	ldr	r3, [pc, #68]	; (8001b38 <cliInit+0x74>)
 8001af4:	2200      	movs	r2, #0
 8001af6:	f883 2194 	strb.w	r2, [r3, #404]	; 0x194

  cli_node.cmd_args.getData  = cliArgsGetData;
 8001afa:	4b0f      	ldr	r3, [pc, #60]	; (8001b38 <cliInit+0x74>)
 8001afc:	4a0f      	ldr	r2, [pc, #60]	; (8001b3c <cliInit+0x78>)
 8001afe:	f8c3 2434 	str.w	r2, [r3, #1076]	; 0x434
  cli_node.cmd_args.getFloat = cliArgsGetFloat;
 8001b02:	4b0d      	ldr	r3, [pc, #52]	; (8001b38 <cliInit+0x74>)
 8001b04:	4a0e      	ldr	r2, [pc, #56]	; (8001b40 <cliInit+0x7c>)
 8001b06:	f8c3 2438 	str.w	r2, [r3, #1080]	; 0x438
  cli_node.cmd_args.getStr   = cliArgsGetStr;
 8001b0a:	4b0b      	ldr	r3, [pc, #44]	; (8001b38 <cliInit+0x74>)
 8001b0c:	4a0d      	ldr	r2, [pc, #52]	; (8001b44 <cliInit+0x80>)
 8001b0e:	f8c3 243c 	str.w	r2, [r3, #1084]	; 0x43c
  cli_node.cmd_args.isStr    = cliArgsIsStr;
 8001b12:	4b09      	ldr	r3, [pc, #36]	; (8001b38 <cliInit+0x74>)
 8001b14:	4a0c      	ldr	r2, [pc, #48]	; (8001b48 <cliInit+0x84>)
 8001b16:	f8c3 2440 	str.w	r2, [r3, #1088]	; 0x440

  cliLineClean(&cli_node);
 8001b1a:	4807      	ldr	r0, [pc, #28]	; (8001b38 <cliInit+0x74>)
 8001b1c:	f000 fb5e 	bl	80021dc <cliLineClean>


  cliAdd("help", cliShowList);
 8001b20:	490a      	ldr	r1, [pc, #40]	; (8001b4c <cliInit+0x88>)
 8001b22:	480b      	ldr	r0, [pc, #44]	; (8001b50 <cliInit+0x8c>)
 8001b24:	f000 fdf4 	bl	8002710 <cliAdd>
  cliAdd("md"  , cliMemoryDump);
 8001b28:	490a      	ldr	r1, [pc, #40]	; (8001b54 <cliInit+0x90>)
 8001b2a:	480b      	ldr	r0, [pc, #44]	; (8001b58 <cliInit+0x94>)
 8001b2c:	f000 fdf0 	bl	8002710 <cliAdd>

  return true;
 8001b30:	2301      	movs	r3, #1
}
 8001b32:	4618      	mov	r0, r3
 8001b34:	bd80      	pop	{r7, pc}
 8001b36:	bf00      	nop
 8001b38:	200002e0 	.word	0x200002e0
 8001b3c:	080025a1 	.word	0x080025a1
 8001b40:	080025f1 	.word	0x080025f1
 8001b44:	08002649 	.word	0x08002649
 8001b48:	08002691 	.word	0x08002691
 8001b4c:	080027a5 	.word	0x080027a5
 8001b50:	08016fd8 	.word	0x08016fd8
 8001b54:	08002815 	.word	0x08002815
 8001b58:	08016fe0 	.word	0x08016fe0

08001b5c <cliOpen>:

bool cliOpen(uint8_t ch, uint32_t baud)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b082      	sub	sp, #8
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	4603      	mov	r3, r0
 8001b64:	6039      	str	r1, [r7, #0]
 8001b66:	71fb      	strb	r3, [r7, #7]
  cli_node.ch = ch;
 8001b68:	4a0a      	ldr	r2, [pc, #40]	; (8001b94 <cliOpen+0x38>)
 8001b6a:	79fb      	ldrb	r3, [r7, #7]
 8001b6c:	7013      	strb	r3, [r2, #0]
  cli_node.baud = baud;
 8001b6e:	4a09      	ldr	r2, [pc, #36]	; (8001b94 <cliOpen+0x38>)
 8001b70:	683b      	ldr	r3, [r7, #0]
 8001b72:	6053      	str	r3, [r2, #4]

  cli_node.is_open = uartOpen(ch, baud);
 8001b74:	79fb      	ldrb	r3, [r7, #7]
 8001b76:	6839      	ldr	r1, [r7, #0]
 8001b78:	4618      	mov	r0, r3
 8001b7a:	f004 fcbb 	bl	80064f4 <uartOpen>
 8001b7e:	4603      	mov	r3, r0
 8001b80:	461a      	mov	r2, r3
 8001b82:	4b04      	ldr	r3, [pc, #16]	; (8001b94 <cliOpen+0x38>)
 8001b84:	721a      	strb	r2, [r3, #8]

  return cli_node.is_open;
 8001b86:	4b03      	ldr	r3, [pc, #12]	; (8001b94 <cliOpen+0x38>)
 8001b88:	7a1b      	ldrb	r3, [r3, #8]
}
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	3708      	adds	r7, #8
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bd80      	pop	{r7, pc}
 8001b92:	bf00      	nop
 8001b94:	200002e0 	.word	0x200002e0

08001b98 <cliShowLog>:
  cli_node.is_log = false;
  return true;
}

void cliShowLog(cli_t *p_cli)
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	b084      	sub	sp, #16
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]
  if (cli_node.is_log == true)
 8001ba0:	4b34      	ldr	r3, [pc, #208]	; (8001c74 <cliShowLog+0xdc>)
 8001ba2:	7a5b      	ldrb	r3, [r3, #9]
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d061      	beq.n	8001c6c <cliShowLog+0xd4>
  {
    uartPrintf(p_cli->log_ch, "Cursor  : %d\n", p_cli->line.cursor);
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	7a98      	ldrb	r0, [r3, #10]
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	f893 32e5 	ldrb.w	r3, [r3, #741]	; 0x2e5
 8001bb2:	461a      	mov	r2, r3
 8001bb4:	4930      	ldr	r1, [pc, #192]	; (8001c78 <cliShowLog+0xe0>)
 8001bb6:	f004 fe53 	bl	8006860 <uartPrintf>
    uartPrintf(p_cli->log_ch, "Count   : %d\n", p_cli->line.count);
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	7a98      	ldrb	r0, [r3, #10]
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	f893 32e6 	ldrb.w	r3, [r3, #742]	; 0x2e6
 8001bc4:	461a      	mov	r2, r3
 8001bc6:	492d      	ldr	r1, [pc, #180]	; (8001c7c <cliShowLog+0xe4>)
 8001bc8:	f004 fe4a 	bl	8006860 <uartPrintf>
    uartPrintf(p_cli->log_ch, "buf_len : %d\n", p_cli->line.buf_len);
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	7a98      	ldrb	r0, [r3, #10]
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	f893 32e4 	ldrb.w	r3, [r3, #740]	; 0x2e4
 8001bd6:	461a      	mov	r2, r3
 8001bd8:	4929      	ldr	r1, [pc, #164]	; (8001c80 <cliShowLog+0xe8>)
 8001bda:	f004 fe41 	bl	8006860 <uartPrintf>
    uartPrintf(p_cli->log_ch, "buf     : %s\n", p_cli->line.buf);
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	7a98      	ldrb	r0, [r3, #10]
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	f503 7329 	add.w	r3, r3, #676	; 0x2a4
 8001be8:	461a      	mov	r2, r3
 8001bea:	4926      	ldr	r1, [pc, #152]	; (8001c84 <cliShowLog+0xec>)
 8001bec:	f004 fe38 	bl	8006860 <uartPrintf>
    uartPrintf(p_cli->log_ch, "line_i  : %d\n", p_cli->hist_line_i);
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	7a98      	ldrb	r0, [r3, #10]
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	f993 3195 	ldrsb.w	r3, [r3, #405]	; 0x195
 8001bfa:	461a      	mov	r2, r3
 8001bfc:	4922      	ldr	r1, [pc, #136]	; (8001c88 <cliShowLog+0xf0>)
 8001bfe:	f004 fe2f 	bl	8006860 <uartPrintf>
    uartPrintf(p_cli->log_ch, "line_lt : %d\n", p_cli->hist_line_last);
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	7a98      	ldrb	r0, [r3, #10]
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	f893 3196 	ldrb.w	r3, [r3, #406]	; 0x196
 8001c0c:	461a      	mov	r2, r3
 8001c0e:	491f      	ldr	r1, [pc, #124]	; (8001c8c <cliShowLog+0xf4>)
 8001c10:	f004 fe26 	bl	8006860 <uartPrintf>
    uartPrintf(p_cli->log_ch, "line_c  : %d\n", p_cli->hist_line_count);
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	7a98      	ldrb	r0, [r3, #10]
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	f893 3197 	ldrb.w	r3, [r3, #407]	; 0x197
 8001c1e:	461a      	mov	r2, r3
 8001c20:	491b      	ldr	r1, [pc, #108]	; (8001c90 <cliShowLog+0xf8>)
 8001c22:	f004 fe1d 	bl	8006860 <uartPrintf>

    for (int i=0; i<p_cli->hist_line_count; i++)
 8001c26:	2300      	movs	r3, #0
 8001c28:	60fb      	str	r3, [r7, #12]
 8001c2a:	e012      	b.n	8001c52 <cliShowLog+0xba>
    {
      uartPrintf(p_cli->log_ch, "buf %d   : %s\n", i, p_cli->line_buf[i].buf);
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	7a98      	ldrb	r0, [r3, #10]
 8001c30:	68fa      	ldr	r2, [r7, #12]
 8001c32:	4613      	mov	r3, r2
 8001c34:	015b      	lsls	r3, r3, #5
 8001c36:	4413      	add	r3, r2
 8001c38:	005b      	lsls	r3, r3, #1
 8001c3a:	4413      	add	r3, r2
 8001c3c:	f503 73cc 	add.w	r3, r3, #408	; 0x198
 8001c40:	687a      	ldr	r2, [r7, #4]
 8001c42:	4413      	add	r3, r2
 8001c44:	68fa      	ldr	r2, [r7, #12]
 8001c46:	4913      	ldr	r1, [pc, #76]	; (8001c94 <cliShowLog+0xfc>)
 8001c48:	f004 fe0a 	bl	8006860 <uartPrintf>
    for (int i=0; i<p_cli->hist_line_count; i++)
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	3301      	adds	r3, #1
 8001c50:	60fb      	str	r3, [r7, #12]
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	f893 3197 	ldrb.w	r3, [r3, #407]	; 0x197
 8001c58:	461a      	mov	r2, r3
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	4293      	cmp	r3, r2
 8001c5e:	dbe5      	blt.n	8001c2c <cliShowLog+0x94>
    }
    uartPrintf(p_cli->log_ch, "\n");
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	7a9b      	ldrb	r3, [r3, #10]
 8001c64:	490c      	ldr	r1, [pc, #48]	; (8001c98 <cliShowLog+0x100>)
 8001c66:	4618      	mov	r0, r3
 8001c68:	f004 fdfa 	bl	8006860 <uartPrintf>
  }
}
 8001c6c:	bf00      	nop
 8001c6e:	3710      	adds	r7, #16
 8001c70:	46bd      	mov	sp, r7
 8001c72:	bd80      	pop	{r7, pc}
 8001c74:	200002e0 	.word	0x200002e0
 8001c78:	08016fe4 	.word	0x08016fe4
 8001c7c:	08016ff4 	.word	0x08016ff4
 8001c80:	08017004 	.word	0x08017004
 8001c84:	08017014 	.word	0x08017014
 8001c88:	08017024 	.word	0x08017024
 8001c8c:	08017034 	.word	0x08017034
 8001c90:	08017044 	.word	0x08017044
 8001c94:	08017054 	.word	0x08017054
 8001c98:	08017064 	.word	0x08017064

08001c9c <cliShowPrompt>:

void cliShowPrompt(cli_t *p_cli)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b082      	sub	sp, #8
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]
  uartPrintf(p_cli->ch, "\n\r");
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	781b      	ldrb	r3, [r3, #0]
 8001ca8:	4906      	ldr	r1, [pc, #24]	; (8001cc4 <cliShowPrompt+0x28>)
 8001caa:	4618      	mov	r0, r3
 8001cac:	f004 fdd8 	bl	8006860 <uartPrintf>
  uartPrintf(p_cli->ch, CLI_PROMPT_STR);
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	781b      	ldrb	r3, [r3, #0]
 8001cb4:	4904      	ldr	r1, [pc, #16]	; (8001cc8 <cliShowPrompt+0x2c>)
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	f004 fdd2 	bl	8006860 <uartPrintf>
}
 8001cbc:	bf00      	nop
 8001cbe:	3708      	adds	r7, #8
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	bd80      	pop	{r7, pc}
 8001cc4:	08017068 	.word	0x08017068
 8001cc8:	0801706c 	.word	0x0801706c

08001ccc <cliMain>:

bool cliMain(void)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	af00      	add	r7, sp, #0
  if (cli_node.is_open != true)
 8001cd0:	4b0e      	ldr	r3, [pc, #56]	; (8001d0c <cliMain+0x40>)
 8001cd2:	7a1b      	ldrb	r3, [r3, #8]
 8001cd4:	f083 0301 	eor.w	r3, r3, #1
 8001cd8:	b2db      	uxtb	r3, r3
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d001      	beq.n	8001ce2 <cliMain+0x16>
  {
    return false;
 8001cde:	2300      	movs	r3, #0
 8001ce0:	e012      	b.n	8001d08 <cliMain+0x3c>
  }

  if (uartAvailable(cli_node.ch) > 0)
 8001ce2:	4b0a      	ldr	r3, [pc, #40]	; (8001d0c <cliMain+0x40>)
 8001ce4:	781b      	ldrb	r3, [r3, #0]
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	f004 fd16 	bl	8006718 <uartAvailable>
 8001cec:	4603      	mov	r3, r0
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d009      	beq.n	8001d06 <cliMain+0x3a>
  {
    cliUpdate(&cli_node, uartRead(cli_node.ch));
 8001cf2:	4b06      	ldr	r3, [pc, #24]	; (8001d0c <cliMain+0x40>)
 8001cf4:	781b      	ldrb	r3, [r3, #0]
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	f004 fd54 	bl	80067a4 <uartRead>
 8001cfc:	4603      	mov	r3, r0
 8001cfe:	4619      	mov	r1, r3
 8001d00:	4802      	ldr	r0, [pc, #8]	; (8001d0c <cliMain+0x40>)
 8001d02:	f000 f805 	bl	8001d10 <cliUpdate>
  }

  return true;
 8001d06:	2301      	movs	r3, #1
}
 8001d08:	4618      	mov	r0, r3
 8001d0a:	bd80      	pop	{r7, pc}
 8001d0c:	200002e0 	.word	0x200002e0

08001d10 <cliUpdate>:
{
  return uartWrite(cli_node.ch, p_data, length);
}

bool cliUpdate(cli_t *p_cli, uint8_t rx_data)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	b08c      	sub	sp, #48	; 0x30
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]
 8001d18:	460b      	mov	r3, r1
 8001d1a:	70fb      	strb	r3, [r7, #3]
  bool ret = false;
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint8_t tx_buf[8];
  cli_line_t *line;

  line = &p_cli->line;
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	f503 7329 	add.w	r3, r3, #676	; 0x2a4
 8001d28:	61fb      	str	r3, [r7, #28]


  if (p_cli->state == CLI_RX_IDLE)
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	7c1b      	ldrb	r3, [r3, #16]
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	f040 8168 	bne.w	8002004 <cliUpdate+0x2f4>
  {
    switch(rx_data)
 8001d34:	78fb      	ldrb	r3, [r7, #3]
 8001d36:	2b7f      	cmp	r3, #127	; 0x7f
 8001d38:	d02a      	beq.n	8001d90 <cliUpdate+0x80>
 8001d3a:	2b7f      	cmp	r3, #127	; 0x7f
 8001d3c:	f300 80da 	bgt.w	8001ef4 <cliUpdate+0x1e4>
 8001d40:	2b1b      	cmp	r3, #27
 8001d42:	d021      	beq.n	8001d88 <cliUpdate+0x78>
 8001d44:	2b1b      	cmp	r3, #27
 8001d46:	f300 80d5 	bgt.w	8001ef4 <cliUpdate+0x1e4>
 8001d4a:	2b08      	cmp	r3, #8
 8001d4c:	d062      	beq.n	8001e14 <cliUpdate+0x104>
 8001d4e:	2b0d      	cmp	r3, #13
 8001d50:	f040 80d0 	bne.w	8001ef4 <cliUpdate+0x1e4>
    {
      // 
      //
      case CLI_KEY_ENTER:
        if (line->count > 0)
 8001d54:	69fb      	ldr	r3, [r7, #28]
 8001d56:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d005      	beq.n	8001d6a <cliUpdate+0x5a>
        {
          cliLineAdd(p_cli);
 8001d5e:	6878      	ldr	r0, [r7, #4]
 8001d60:	f000 fa56 	bl	8002210 <cliLineAdd>
          cliRunCmd(p_cli);
 8001d64:	6878      	ldr	r0, [r7, #4]
 8001d66:	f000 fb21 	bl	80023ac <cliRunCmd>
        }

        line->count = 0;
 8001d6a:	69fb      	ldr	r3, [r7, #28]
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        line->cursor = 0;
 8001d72:	69fb      	ldr	r3, [r7, #28]
 8001d74:	2200      	movs	r2, #0
 8001d76:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        line->buf[0] = 0;
 8001d7a:	69fb      	ldr	r3, [r7, #28]
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	701a      	strb	r2, [r3, #0]
        cliShowPrompt(p_cli);
 8001d80:	6878      	ldr	r0, [r7, #4]
 8001d82:	f7ff ff8b 	bl	8001c9c <cliShowPrompt>
        break;
 8001d86:	e144      	b.n	8002012 <cliUpdate+0x302>


      case CLI_KEY_ESC:
        p_cli->state = CLI_RX_SP1;
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	2201      	movs	r2, #1
 8001d8c:	741a      	strb	r2, [r3, #16]
        break;
 8001d8e:	e140      	b.n	8002012 <cliUpdate+0x302>


      // DEL
      //
      case CLI_KEY_DEL:
        if (line->cursor < line->count)
 8001d90:	69fb      	ldr	r3, [r7, #28]
 8001d92:	f893 2041 	ldrb.w	r2, [r3, #65]	; 0x41
 8001d96:	69fb      	ldr	r3, [r7, #28]
 8001d98:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001d9c:	429a      	cmp	r2, r3
 8001d9e:	f080 8133 	bcs.w	8002008 <cliUpdate+0x2f8>
        {
          uint8_t mov_len;

          mov_len = line->count - line->cursor;
 8001da2:	69fb      	ldr	r3, [r7, #28]
 8001da4:	f893 2042 	ldrb.w	r2, [r3, #66]	; 0x42
 8001da8:	69fb      	ldr	r3, [r7, #28]
 8001daa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001dae:	1ad3      	subs	r3, r2, r3
 8001db0:	76fb      	strb	r3, [r7, #27]
          for (int i=1; i<mov_len; i++)
 8001db2:	2301      	movs	r3, #1
 8001db4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001db6:	e013      	b.n	8001de0 <cliUpdate+0xd0>
          {
            line->buf[line->cursor + i - 1] = line->buf[line->cursor + i];
 8001db8:	69fb      	ldr	r3, [r7, #28]
 8001dba:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001dbe:	461a      	mov	r2, r3
 8001dc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001dc2:	441a      	add	r2, r3
 8001dc4:	69fb      	ldr	r3, [r7, #28]
 8001dc6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001dca:	4619      	mov	r1, r3
 8001dcc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001dce:	440b      	add	r3, r1
 8001dd0:	3b01      	subs	r3, #1
 8001dd2:	69f9      	ldr	r1, [r7, #28]
 8001dd4:	5c89      	ldrb	r1, [r1, r2]
 8001dd6:	69fa      	ldr	r2, [r7, #28]
 8001dd8:	54d1      	strb	r1, [r2, r3]
          for (int i=1; i<mov_len; i++)
 8001dda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ddc:	3301      	adds	r3, #1
 8001dde:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001de0:	7efb      	ldrb	r3, [r7, #27]
 8001de2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001de4:	429a      	cmp	r2, r3
 8001de6:	dbe7      	blt.n	8001db8 <cliUpdate+0xa8>
          }

          line->count--;
 8001de8:	69fb      	ldr	r3, [r7, #28]
 8001dea:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001dee:	3b01      	subs	r3, #1
 8001df0:	b2da      	uxtb	r2, r3
 8001df2:	69fb      	ldr	r3, [r7, #28]
 8001df4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          line->buf[line->count] = 0;
 8001df8:	69fb      	ldr	r3, [r7, #28]
 8001dfa:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001dfe:	461a      	mov	r2, r3
 8001e00:	69fb      	ldr	r3, [r7, #28]
 8001e02:	2100      	movs	r1, #0
 8001e04:	5499      	strb	r1, [r3, r2]

          uartPrintf(p_cli->ch, "\x1B[1P");
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	781b      	ldrb	r3, [r3, #0]
 8001e0a:	498e      	ldr	r1, [pc, #568]	; (8002044 <cliUpdate+0x334>)
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	f004 fd27 	bl	8006860 <uartPrintf>
        }
        break;
 8001e12:	e0f9      	b.n	8002008 <cliUpdate+0x2f8>


      // 
      //
      case CLI_KEY_BACK:
        if (line->count > 0 && line->cursor > 0)
 8001e14:	69fb      	ldr	r3, [r7, #28]
 8001e16:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d055      	beq.n	8001eca <cliUpdate+0x1ba>
 8001e1e:	69fb      	ldr	r3, [r7, #28]
 8001e20:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d050      	beq.n	8001eca <cliUpdate+0x1ba>
        {
          if (line->cursor == line->count)
 8001e28:	69fb      	ldr	r3, [r7, #28]
 8001e2a:	f893 2041 	ldrb.w	r2, [r3, #65]	; 0x41
 8001e2e:	69fb      	ldr	r3, [r7, #28]
 8001e30:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001e34:	429a      	cmp	r2, r3
 8001e36:	d10e      	bne.n	8001e56 <cliUpdate+0x146>
          {
            line->count--;
 8001e38:	69fb      	ldr	r3, [r7, #28]
 8001e3a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001e3e:	3b01      	subs	r3, #1
 8001e40:	b2da      	uxtb	r2, r3
 8001e42:	69fb      	ldr	r3, [r7, #28]
 8001e44:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
            line->buf[line->count] = 0;
 8001e48:	69fb      	ldr	r3, [r7, #28]
 8001e4a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001e4e:	461a      	mov	r2, r3
 8001e50:	69fb      	ldr	r3, [r7, #28]
 8001e52:	2100      	movs	r1, #0
 8001e54:	5499      	strb	r1, [r3, r2]
          }

          if (line->cursor < line->count)
 8001e56:	69fb      	ldr	r3, [r7, #28]
 8001e58:	f893 2041 	ldrb.w	r2, [r3, #65]	; 0x41
 8001e5c:	69fb      	ldr	r3, [r7, #28]
 8001e5e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001e62:	429a      	cmp	r2, r3
 8001e64:	d231      	bcs.n	8001eca <cliUpdate+0x1ba>
          {
            uint8_t mov_len;

            mov_len = line->count - line->cursor;
 8001e66:	69fb      	ldr	r3, [r7, #28]
 8001e68:	f893 2042 	ldrb.w	r2, [r3, #66]	; 0x42
 8001e6c:	69fb      	ldr	r3, [r7, #28]
 8001e6e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001e72:	1ad3      	subs	r3, r2, r3
 8001e74:	76bb      	strb	r3, [r7, #26]

            for (int i=0; i<mov_len; i++)
 8001e76:	2300      	movs	r3, #0
 8001e78:	62bb      	str	r3, [r7, #40]	; 0x28
 8001e7a:	e013      	b.n	8001ea4 <cliUpdate+0x194>
            {
              line->buf[line->cursor + i - 1] = line->buf[line->cursor + i];
 8001e7c:	69fb      	ldr	r3, [r7, #28]
 8001e7e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001e82:	461a      	mov	r2, r3
 8001e84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e86:	441a      	add	r2, r3
 8001e88:	69fb      	ldr	r3, [r7, #28]
 8001e8a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001e8e:	4619      	mov	r1, r3
 8001e90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e92:	440b      	add	r3, r1
 8001e94:	3b01      	subs	r3, #1
 8001e96:	69f9      	ldr	r1, [r7, #28]
 8001e98:	5c89      	ldrb	r1, [r1, r2]
 8001e9a:	69fa      	ldr	r2, [r7, #28]
 8001e9c:	54d1      	strb	r1, [r2, r3]
            for (int i=0; i<mov_len; i++)
 8001e9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ea0:	3301      	adds	r3, #1
 8001ea2:	62bb      	str	r3, [r7, #40]	; 0x28
 8001ea4:	7ebb      	ldrb	r3, [r7, #26]
 8001ea6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001ea8:	429a      	cmp	r2, r3
 8001eaa:	dbe7      	blt.n	8001e7c <cliUpdate+0x16c>
            }

            line->count--;
 8001eac:	69fb      	ldr	r3, [r7, #28]
 8001eae:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001eb2:	3b01      	subs	r3, #1
 8001eb4:	b2da      	uxtb	r2, r3
 8001eb6:	69fb      	ldr	r3, [r7, #28]
 8001eb8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
            line->buf[line->count] = 0;
 8001ebc:	69fb      	ldr	r3, [r7, #28]
 8001ebe:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001ec2:	461a      	mov	r2, r3
 8001ec4:	69fb      	ldr	r3, [r7, #28]
 8001ec6:	2100      	movs	r1, #0
 8001ec8:	5499      	strb	r1, [r3, r2]
          }
        }

        if (line->cursor > 0)
 8001eca:	69fb      	ldr	r3, [r7, #28]
 8001ecc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	f000 809b 	beq.w	800200c <cliUpdate+0x2fc>
        {
          line->cursor--;
 8001ed6:	69fb      	ldr	r3, [r7, #28]
 8001ed8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001edc:	3b01      	subs	r3, #1
 8001ede:	b2da      	uxtb	r2, r3
 8001ee0:	69fb      	ldr	r3, [r7, #28]
 8001ee2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          uartPrintf(p_cli->ch, "\b \b\x1B[1P");
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	781b      	ldrb	r3, [r3, #0]
 8001eea:	4957      	ldr	r1, [pc, #348]	; (8002048 <cliUpdate+0x338>)
 8001eec:	4618      	mov	r0, r3
 8001eee:	f004 fcb7 	bl	8006860 <uartPrintf>
        }
        break;
 8001ef2:	e08b      	b.n	800200c <cliUpdate+0x2fc>


      default:
        if ((line->count + 1) < line->buf_len)
 8001ef4:	69fb      	ldr	r3, [r7, #28]
 8001ef6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001efa:	3301      	adds	r3, #1
 8001efc:	69fa      	ldr	r2, [r7, #28]
 8001efe:	f892 2040 	ldrb.w	r2, [r2, #64]	; 0x40
 8001f02:	4293      	cmp	r3, r2
 8001f04:	f280 8084 	bge.w	8002010 <cliUpdate+0x300>
        {
          if (line->cursor == line->count)
 8001f08:	69fb      	ldr	r3, [r7, #28]
 8001f0a:	f893 2041 	ldrb.w	r2, [r3, #65]	; 0x41
 8001f0e:	69fb      	ldr	r3, [r7, #28]
 8001f10:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001f14:	429a      	cmp	r2, r3
 8001f16:	d124      	bne.n	8001f62 <cliUpdate+0x252>
          {
            uartWrite(p_cli->ch, &rx_data, 1);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	781b      	ldrb	r3, [r3, #0]
 8001f1c:	1cf9      	adds	r1, r7, #3
 8001f1e:	2201      	movs	r2, #1
 8001f20:	4618      	mov	r0, r3
 8001f22:	f004 fc65 	bl	80067f0 <uartWrite>

            line->buf[line->cursor] = rx_data;
 8001f26:	69fb      	ldr	r3, [r7, #28]
 8001f28:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001f2c:	461a      	mov	r2, r3
 8001f2e:	78f9      	ldrb	r1, [r7, #3]
 8001f30:	69fb      	ldr	r3, [r7, #28]
 8001f32:	5499      	strb	r1, [r3, r2]
            line->count++;
 8001f34:	69fb      	ldr	r3, [r7, #28]
 8001f36:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001f3a:	3301      	adds	r3, #1
 8001f3c:	b2da      	uxtb	r2, r3
 8001f3e:	69fb      	ldr	r3, [r7, #28]
 8001f40:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
            line->cursor++;
 8001f44:	69fb      	ldr	r3, [r7, #28]
 8001f46:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001f4a:	3301      	adds	r3, #1
 8001f4c:	b2da      	uxtb	r2, r3
 8001f4e:	69fb      	ldr	r3, [r7, #28]
 8001f50:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
            line->buf[line->count] = 0;
 8001f54:	69fb      	ldr	r3, [r7, #28]
 8001f56:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001f5a:	461a      	mov	r2, r3
 8001f5c:	69fb      	ldr	r3, [r7, #28]
 8001f5e:	2100      	movs	r1, #0
 8001f60:	5499      	strb	r1, [r3, r2]
          }
          if (line->cursor < line->count)
 8001f62:	69fb      	ldr	r3, [r7, #28]
 8001f64:	f893 2041 	ldrb.w	r2, [r3, #65]	; 0x41
 8001f68:	69fb      	ldr	r3, [r7, #28]
 8001f6a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001f6e:	429a      	cmp	r2, r3
 8001f70:	d24e      	bcs.n	8002010 <cliUpdate+0x300>
          {
            uint8_t mov_len;

            mov_len = line->count - line->cursor;
 8001f72:	69fb      	ldr	r3, [r7, #28]
 8001f74:	f893 2042 	ldrb.w	r2, [r3, #66]	; 0x42
 8001f78:	69fb      	ldr	r3, [r7, #28]
 8001f7a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001f7e:	1ad3      	subs	r3, r2, r3
 8001f80:	767b      	strb	r3, [r7, #25]
            for (int i=0; i<mov_len; i++)
 8001f82:	2300      	movs	r3, #0
 8001f84:	627b      	str	r3, [r7, #36]	; 0x24
 8001f86:	e013      	b.n	8001fb0 <cliUpdate+0x2a0>
            {
              line->buf[line->count - i] = line->buf[line->count - i - 1];
 8001f88:	69fb      	ldr	r3, [r7, #28]
 8001f8a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001f8e:	461a      	mov	r2, r3
 8001f90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f92:	1ad3      	subs	r3, r2, r3
 8001f94:	1e5a      	subs	r2, r3, #1
 8001f96:	69fb      	ldr	r3, [r7, #28]
 8001f98:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001f9c:	4619      	mov	r1, r3
 8001f9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fa0:	1acb      	subs	r3, r1, r3
 8001fa2:	69f9      	ldr	r1, [r7, #28]
 8001fa4:	5c89      	ldrb	r1, [r1, r2]
 8001fa6:	69fa      	ldr	r2, [r7, #28]
 8001fa8:	54d1      	strb	r1, [r2, r3]
            for (int i=0; i<mov_len; i++)
 8001faa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fac:	3301      	adds	r3, #1
 8001fae:	627b      	str	r3, [r7, #36]	; 0x24
 8001fb0:	7e7b      	ldrb	r3, [r7, #25]
 8001fb2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001fb4:	429a      	cmp	r2, r3
 8001fb6:	dbe7      	blt.n	8001f88 <cliUpdate+0x278>
            }
            line->buf[line->cursor] = rx_data;
 8001fb8:	69fb      	ldr	r3, [r7, #28]
 8001fba:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001fbe:	461a      	mov	r2, r3
 8001fc0:	78f9      	ldrb	r1, [r7, #3]
 8001fc2:	69fb      	ldr	r3, [r7, #28]
 8001fc4:	5499      	strb	r1, [r3, r2]
            line->count++;
 8001fc6:	69fb      	ldr	r3, [r7, #28]
 8001fc8:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001fcc:	3301      	adds	r3, #1
 8001fce:	b2da      	uxtb	r2, r3
 8001fd0:	69fb      	ldr	r3, [r7, #28]
 8001fd2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
            line->cursor++;
 8001fd6:	69fb      	ldr	r3, [r7, #28]
 8001fd8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001fdc:	3301      	adds	r3, #1
 8001fde:	b2da      	uxtb	r2, r3
 8001fe0:	69fb      	ldr	r3, [r7, #28]
 8001fe2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
            line->buf[line->count] = 0;
 8001fe6:	69fb      	ldr	r3, [r7, #28]
 8001fe8:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001fec:	461a      	mov	r2, r3
 8001fee:	69fb      	ldr	r3, [r7, #28]
 8001ff0:	2100      	movs	r1, #0
 8001ff2:	5499      	strb	r1, [r3, r2]

            uartPrintf(p_cli->ch, "\x1B[4h%c\x1B[4l", rx_data);
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	781b      	ldrb	r3, [r3, #0]
 8001ff8:	78fa      	ldrb	r2, [r7, #3]
 8001ffa:	4914      	ldr	r1, [pc, #80]	; (800204c <cliUpdate+0x33c>)
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	f004 fc2f 	bl	8006860 <uartPrintf>
          }
        }
        break;
 8002002:	e005      	b.n	8002010 <cliUpdate+0x300>
    }
  }
 8002004:	bf00      	nop
 8002006:	e004      	b.n	8002012 <cliUpdate+0x302>
        break;
 8002008:	bf00      	nop
 800200a:	e002      	b.n	8002012 <cliUpdate+0x302>
        break;
 800200c:	bf00      	nop
 800200e:	e000      	b.n	8002012 <cliUpdate+0x302>
        break;
 8002010:	bf00      	nop

  switch(p_cli->state)
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	7c1b      	ldrb	r3, [r3, #16]
 8002016:	3b01      	subs	r3, #1
 8002018:	2b03      	cmp	r3, #3
 800201a:	f200 80d2 	bhi.w	80021c2 <cliUpdate+0x4b2>
 800201e:	a201      	add	r2, pc, #4	; (adr r2, 8002024 <cliUpdate+0x314>)
 8002020:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002024:	08002035 	.word	0x08002035
 8002028:	0800203d 	.word	0x0800203d
 800202c:	08002051 	.word	0x08002051
 8002030:	080021b9 	.word	0x080021b9
  {
    case CLI_RX_SP1:
      p_cli->state = CLI_RX_SP2;
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	2202      	movs	r2, #2
 8002038:	741a      	strb	r2, [r3, #16]
      break;
 800203a:	e0c2      	b.n	80021c2 <cliUpdate+0x4b2>

    case CLI_RX_SP2:
      p_cli->state = CLI_RX_SP3;
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	2203      	movs	r2, #3
 8002040:	741a      	strb	r2, [r3, #16]
      break;
 8002042:	e0be      	b.n	80021c2 <cliUpdate+0x4b2>
 8002044:	08017074 	.word	0x08017074
 8002048:	0801707c 	.word	0x0801707c
 800204c:	08017084 	.word	0x08017084

    case CLI_RX_SP3:
      p_cli->state = CLI_RX_IDLE;
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	2200      	movs	r2, #0
 8002054:	741a      	strb	r2, [r3, #16]

      if (rx_data == CLI_KEY_LEFT)
 8002056:	78fb      	ldrb	r3, [r7, #3]
 8002058:	2b44      	cmp	r3, #68	; 0x44
 800205a:	d11a      	bne.n	8002092 <cliUpdate+0x382>
      {
        if (line->cursor > 0)
 800205c:	69fb      	ldr	r3, [r7, #28]
 800205e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002062:	2b00      	cmp	r3, #0
 8002064:	d015      	beq.n	8002092 <cliUpdate+0x382>
        {
          line->cursor--;
 8002066:	69fb      	ldr	r3, [r7, #28]
 8002068:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800206c:	3b01      	subs	r3, #1
 800206e:	b2da      	uxtb	r2, r3
 8002070:	69fb      	ldr	r3, [r7, #28]
 8002072:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          tx_buf[0] = 0x1B;
 8002076:	231b      	movs	r3, #27
 8002078:	733b      	strb	r3, [r7, #12]
          tx_buf[1] = 0x5B;
 800207a:	235b      	movs	r3, #91	; 0x5b
 800207c:	737b      	strb	r3, [r7, #13]
          tx_buf[2] = rx_data;
 800207e:	78fb      	ldrb	r3, [r7, #3]
 8002080:	73bb      	strb	r3, [r7, #14]
          uartWrite(p_cli->ch, tx_buf, 3);
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	781b      	ldrb	r3, [r3, #0]
 8002086:	f107 010c 	add.w	r1, r7, #12
 800208a:	2203      	movs	r2, #3
 800208c:	4618      	mov	r0, r3
 800208e:	f004 fbaf 	bl	80067f0 <uartWrite>
        }
      }

      if (rx_data == CLI_KEY_RIGHT)
 8002092:	78fb      	ldrb	r3, [r7, #3]
 8002094:	2b43      	cmp	r3, #67	; 0x43
 8002096:	d11d      	bne.n	80020d4 <cliUpdate+0x3c4>
      {
        if (line->cursor < line->count)
 8002098:	69fb      	ldr	r3, [r7, #28]
 800209a:	f893 2041 	ldrb.w	r2, [r3, #65]	; 0x41
 800209e:	69fb      	ldr	r3, [r7, #28]
 80020a0:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80020a4:	429a      	cmp	r2, r3
 80020a6:	d215      	bcs.n	80020d4 <cliUpdate+0x3c4>
        {
          line->cursor++;
 80020a8:	69fb      	ldr	r3, [r7, #28]
 80020aa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80020ae:	3301      	adds	r3, #1
 80020b0:	b2da      	uxtb	r2, r3
 80020b2:	69fb      	ldr	r3, [r7, #28]
 80020b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

          tx_buf[0] = 0x1B;
 80020b8:	231b      	movs	r3, #27
 80020ba:	733b      	strb	r3, [r7, #12]
          tx_buf[1] = 0x5B;
 80020bc:	235b      	movs	r3, #91	; 0x5b
 80020be:	737b      	strb	r3, [r7, #13]
          tx_buf[2] = rx_data;
 80020c0:	78fb      	ldrb	r3, [r7, #3]
 80020c2:	73bb      	strb	r3, [r7, #14]
          uartWrite(p_cli->ch, tx_buf, 3);
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	781b      	ldrb	r3, [r3, #0]
 80020c8:	f107 010c 	add.w	r1, r7, #12
 80020cc:	2203      	movs	r2, #3
 80020ce:	4618      	mov	r0, r3
 80020d0:	f004 fb8e 	bl	80067f0 <uartWrite>
        }
      }

      if (rx_data == CLI_KEY_UP)
 80020d4:	78fb      	ldrb	r3, [r7, #3]
 80020d6:	2b41      	cmp	r3, #65	; 0x41
 80020d8:	d10c      	bne.n	80020f4 <cliUpdate+0x3e4>
      {
        cliLineChange(p_cli, true);
 80020da:	2101      	movs	r1, #1
 80020dc:	6878      	ldr	r0, [r7, #4]
 80020de:	f000 f8db 	bl	8002298 <cliLineChange>
        uartPrintf(p_cli->ch, (char *)p_cli->line.buf);
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	781a      	ldrb	r2, [r3, #0]
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	f503 7329 	add.w	r3, r3, #676	; 0x2a4
 80020ec:	4619      	mov	r1, r3
 80020ee:	4610      	mov	r0, r2
 80020f0:	f004 fbb6 	bl	8006860 <uartPrintf>
      }

      if (rx_data == CLI_KEY_DOWN)
 80020f4:	78fb      	ldrb	r3, [r7, #3]
 80020f6:	2b42      	cmp	r3, #66	; 0x42
 80020f8:	d10c      	bne.n	8002114 <cliUpdate+0x404>
      {
        cliLineChange(p_cli, false);
 80020fa:	2100      	movs	r1, #0
 80020fc:	6878      	ldr	r0, [r7, #4]
 80020fe:	f000 f8cb 	bl	8002298 <cliLineChange>
        uartPrintf(p_cli->ch, (char *)p_cli->line.buf);
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	781a      	ldrb	r2, [r3, #0]
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	f503 7329 	add.w	r3, r3, #676	; 0x2a4
 800210c:	4619      	mov	r1, r3
 800210e:	4610      	mov	r0, r2
 8002110:	f004 fba6 	bl	8006860 <uartPrintf>
      }

      if (rx_data == CLI_KEY_HOME)
 8002114:	78fb      	ldrb	r3, [r7, #3]
 8002116:	2b31      	cmp	r3, #49	; 0x31
 8002118:	d10f      	bne.n	800213a <cliUpdate+0x42a>
      {
        uartPrintf(p_cli->ch, "\x1B[%dD", line->cursor);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	7818      	ldrb	r0, [r3, #0]
 800211e:	69fb      	ldr	r3, [r7, #28]
 8002120:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002124:	461a      	mov	r2, r3
 8002126:	492b      	ldr	r1, [pc, #172]	; (80021d4 <cliUpdate+0x4c4>)
 8002128:	f004 fb9a 	bl	8006860 <uartPrintf>
        line->cursor = 0;
 800212c:	69fb      	ldr	r3, [r7, #28]
 800212e:	2200      	movs	r2, #0
 8002130:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        p_cli->state = CLI_RX_SP4;
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	2204      	movs	r2, #4
 8002138:	741a      	strb	r2, [r3, #16]
      }

      if (rx_data == CLI_KEY_END)
 800213a:	78fb      	ldrb	r3, [r7, #3]
 800213c:	2b34      	cmp	r3, #52	; 0x34
 800213e:	d13f      	bne.n	80021c0 <cliUpdate+0x4b0>
      {
        uint16_t mov_len;

        if (line->cursor < line->count)
 8002140:	69fb      	ldr	r3, [r7, #28]
 8002142:	f893 2041 	ldrb.w	r2, [r3, #65]	; 0x41
 8002146:	69fb      	ldr	r3, [r7, #28]
 8002148:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800214c:	429a      	cmp	r2, r3
 800214e:	d210      	bcs.n	8002172 <cliUpdate+0x462>
        {
          mov_len = line->count - line->cursor;
 8002150:	69fb      	ldr	r3, [r7, #28]
 8002152:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002156:	b29a      	uxth	r2, r3
 8002158:	69fb      	ldr	r3, [r7, #28]
 800215a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800215e:	b29b      	uxth	r3, r3
 8002160:	1ad3      	subs	r3, r2, r3
 8002162:	82fb      	strh	r3, [r7, #22]
          uartPrintf(p_cli->ch, "\x1B[%dC", mov_len);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	781b      	ldrb	r3, [r3, #0]
 8002168:	8afa      	ldrh	r2, [r7, #22]
 800216a:	491b      	ldr	r1, [pc, #108]	; (80021d8 <cliUpdate+0x4c8>)
 800216c:	4618      	mov	r0, r3
 800216e:	f004 fb77 	bl	8006860 <uartPrintf>
        }
        if (line->cursor > line->count)
 8002172:	69fb      	ldr	r3, [r7, #28]
 8002174:	f893 2041 	ldrb.w	r2, [r3, #65]	; 0x41
 8002178:	69fb      	ldr	r3, [r7, #28]
 800217a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800217e:	429a      	cmp	r2, r3
 8002180:	d910      	bls.n	80021a4 <cliUpdate+0x494>
        {
          mov_len = line->cursor - line->count;
 8002182:	69fb      	ldr	r3, [r7, #28]
 8002184:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002188:	b29a      	uxth	r2, r3
 800218a:	69fb      	ldr	r3, [r7, #28]
 800218c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002190:	b29b      	uxth	r3, r3
 8002192:	1ad3      	subs	r3, r2, r3
 8002194:	82fb      	strh	r3, [r7, #22]
          uartPrintf(p_cli->ch, "\x1B[%dD", mov_len);
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	781b      	ldrb	r3, [r3, #0]
 800219a:	8afa      	ldrh	r2, [r7, #22]
 800219c:	490d      	ldr	r1, [pc, #52]	; (80021d4 <cliUpdate+0x4c4>)
 800219e:	4618      	mov	r0, r3
 80021a0:	f004 fb5e 	bl	8006860 <uartPrintf>
        }
        line->cursor = line->count;
 80021a4:	69fb      	ldr	r3, [r7, #28]
 80021a6:	f893 2042 	ldrb.w	r2, [r3, #66]	; 0x42
 80021aa:	69fb      	ldr	r3, [r7, #28]
 80021ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        p_cli->state = CLI_RX_SP4;
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	2204      	movs	r2, #4
 80021b4:	741a      	strb	r2, [r3, #16]
      }
      break;
 80021b6:	e003      	b.n	80021c0 <cliUpdate+0x4b0>

    case CLI_RX_SP4:
      p_cli->state = CLI_RX_IDLE;
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	2200      	movs	r2, #0
 80021bc:	741a      	strb	r2, [r3, #16]
      break;
 80021be:	e000      	b.n	80021c2 <cliUpdate+0x4b2>
      break;
 80021c0:	bf00      	nop
  }



  cliShowLog(p_cli);
 80021c2:	6878      	ldr	r0, [r7, #4]
 80021c4:	f7ff fce8 	bl	8001b98 <cliShowLog>

  return ret;
 80021c8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 80021cc:	4618      	mov	r0, r3
 80021ce:	3730      	adds	r7, #48	; 0x30
 80021d0:	46bd      	mov	sp, r7
 80021d2:	bd80      	pop	{r7, pc}
 80021d4:	08017090 	.word	0x08017090
 80021d8:	08017098 	.word	0x08017098

080021dc <cliLineClean>:

void cliLineClean(cli_t *p_cli)
{
 80021dc:	b480      	push	{r7}
 80021de:	b083      	sub	sp, #12
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
  p_cli->line.count   = 0;
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	2200      	movs	r2, #0
 80021e8:	f883 22e6 	strb.w	r2, [r3, #742]	; 0x2e6
  p_cli->line.cursor  = 0;
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	2200      	movs	r2, #0
 80021f0:	f883 22e5 	strb.w	r2, [r3, #741]	; 0x2e5
  p_cli->line.buf_len = CLI_LINE_BUF_MAX - 1;
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	223f      	movs	r2, #63	; 0x3f
 80021f8:	f883 22e4 	strb.w	r2, [r3, #740]	; 0x2e4
  p_cli->line.buf[0]  = 0;
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	2200      	movs	r2, #0
 8002200:	f883 22a4 	strb.w	r2, [r3, #676]	; 0x2a4
}
 8002204:	bf00      	nop
 8002206:	370c      	adds	r7, #12
 8002208:	46bd      	mov	sp, r7
 800220a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220e:	4770      	bx	lr

08002210 <cliLineAdd>:

void cliLineAdd(cli_t *p_cli)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	b082      	sub	sp, #8
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]

  p_cli->line_buf[p_cli->hist_line_last] = p_cli->line;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	f893 3196 	ldrb.w	r3, [r3, #406]	; 0x196
 800221e:	461a      	mov	r2, r3
 8002220:	6879      	ldr	r1, [r7, #4]
 8002222:	4613      	mov	r3, r2
 8002224:	015b      	lsls	r3, r3, #5
 8002226:	4413      	add	r3, r2
 8002228:	005b      	lsls	r3, r3, #1
 800222a:	4413      	add	r3, r2
 800222c:	440b      	add	r3, r1
 800222e:	f503 72cc 	add.w	r2, r3, #408	; 0x198
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	4610      	mov	r0, r2
 8002236:	f503 7329 	add.w	r3, r3, #676	; 0x2a4
 800223a:	2243      	movs	r2, #67	; 0x43
 800223c:	4619      	mov	r1, r3
 800223e:	f010 fb65 	bl	801290c <memcpy>

  if (p_cli->hist_line_count < CLI_LINE_HIS_MAX)
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	f893 3197 	ldrb.w	r3, [r3, #407]	; 0x197
 8002248:	2b03      	cmp	r3, #3
 800224a:	d807      	bhi.n	800225c <cliLineAdd+0x4c>
  {
    p_cli->hist_line_count++;
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	f893 3197 	ldrb.w	r3, [r3, #407]	; 0x197
 8002252:	3301      	adds	r3, #1
 8002254:	b2da      	uxtb	r2, r3
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	f883 2197 	strb.w	r2, [r3, #407]	; 0x197
  }

  p_cli->hist_line_i    = p_cli->hist_line_last;
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	f893 3196 	ldrb.w	r3, [r3, #406]	; 0x196
 8002262:	b25a      	sxtb	r2, r3
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	f883 2195 	strb.w	r2, [r3, #405]	; 0x195
  p_cli->hist_line_last = (p_cli->hist_line_last + 1) % CLI_LINE_HIS_MAX;
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	f893 3196 	ldrb.w	r3, [r3, #406]	; 0x196
 8002270:	3301      	adds	r3, #1
 8002272:	425a      	negs	r2, r3
 8002274:	f003 0303 	and.w	r3, r3, #3
 8002278:	f002 0203 	and.w	r2, r2, #3
 800227c:	bf58      	it	pl
 800227e:	4253      	negpl	r3, r2
 8002280:	b2da      	uxtb	r2, r3
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	f883 2196 	strb.w	r2, [r3, #406]	; 0x196
  p_cli->hist_line_new  = true;
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	2201      	movs	r2, #1
 800228c:	f883 2194 	strb.w	r2, [r3, #404]	; 0x194
}
 8002290:	bf00      	nop
 8002292:	3708      	adds	r7, #8
 8002294:	46bd      	mov	sp, r7
 8002296:	bd80      	pop	{r7, pc}

08002298 <cliLineChange>:

void cliLineChange(cli_t *p_cli, int8_t key_up)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	b084      	sub	sp, #16
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
 80022a0:	460b      	mov	r3, r1
 80022a2:	70fb      	strb	r3, [r7, #3]
  uint8_t change_i;


  if (p_cli->hist_line_count == 0)
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	f893 3197 	ldrb.w	r3, [r3, #407]	; 0x197
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d076      	beq.n	800239c <cliLineChange+0x104>
  {
    return;
  }


  if (p_cli->line.cursor > 0)
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	f893 32e5 	ldrb.w	r3, [r3, #741]	; 0x2e5
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d008      	beq.n	80022ca <cliLineChange+0x32>
  {
    uartPrintf(p_cli->ch, "\x1B[%dD", p_cli->line.cursor);
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	7818      	ldrb	r0, [r3, #0]
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	f893 32e5 	ldrb.w	r3, [r3, #741]	; 0x2e5
 80022c2:	461a      	mov	r2, r3
 80022c4:	4937      	ldr	r1, [pc, #220]	; (80023a4 <cliLineChange+0x10c>)
 80022c6:	f004 facb 	bl	8006860 <uartPrintf>
  }
  if (p_cli->line.count > 0)
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	f893 32e6 	ldrb.w	r3, [r3, #742]	; 0x2e6
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d008      	beq.n	80022e6 <cliLineChange+0x4e>
  {
    uartPrintf(p_cli->ch, "\x1B[%dP", p_cli->line.count);
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	7818      	ldrb	r0, [r3, #0]
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	f893 32e6 	ldrb.w	r3, [r3, #742]	; 0x2e6
 80022de:	461a      	mov	r2, r3
 80022e0:	4931      	ldr	r1, [pc, #196]	; (80023a8 <cliLineChange+0x110>)
 80022e2:	f004 fabd 	bl	8006860 <uartPrintf>
  }


  if (key_up == true)
 80022e6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80022ea:	2b01      	cmp	r3, #1
 80022ec:	d125      	bne.n	800233a <cliLineChange+0xa2>
  {
    if (p_cli->hist_line_new == true)
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	f893 3194 	ldrb.w	r3, [r3, #404]	; 0x194
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d006      	beq.n	8002306 <cliLineChange+0x6e>
    {
      p_cli->hist_line_i = p_cli->hist_line_last;
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	f893 3196 	ldrb.w	r3, [r3, #406]	; 0x196
 80022fe:	b25a      	sxtb	r2, r3
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	f883 2195 	strb.w	r2, [r3, #405]	; 0x195
    }
    p_cli->hist_line_i = (p_cli->hist_line_i + p_cli->hist_line_count - 1) % p_cli->hist_line_count;
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	f993 3195 	ldrsb.w	r3, [r3, #405]	; 0x195
 800230c:	461a      	mov	r2, r3
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	f893 3197 	ldrb.w	r3, [r3, #407]	; 0x197
 8002314:	4413      	add	r3, r2
 8002316:	3b01      	subs	r3, #1
 8002318:	687a      	ldr	r2, [r7, #4]
 800231a:	f892 2197 	ldrb.w	r2, [r2, #407]	; 0x197
 800231e:	fb93 f1f2 	sdiv	r1, r3, r2
 8002322:	fb01 f202 	mul.w	r2, r1, r2
 8002326:	1a9b      	subs	r3, r3, r2
 8002328:	b25a      	sxtb	r2, r3
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	f883 2195 	strb.w	r2, [r3, #405]	; 0x195
    change_i = p_cli->hist_line_i;
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	f993 3195 	ldrsb.w	r3, [r3, #405]	; 0x195
 8002336:	73fb      	strb	r3, [r7, #15]
 8002338:	e013      	b.n	8002362 <cliLineChange+0xca>
  }
  else
  {
    p_cli->hist_line_i = (p_cli->hist_line_i + 1) % p_cli->hist_line_count;
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	f993 3195 	ldrsb.w	r3, [r3, #405]	; 0x195
 8002340:	3301      	adds	r3, #1
 8002342:	687a      	ldr	r2, [r7, #4]
 8002344:	f892 2197 	ldrb.w	r2, [r2, #407]	; 0x197
 8002348:	fb93 f1f2 	sdiv	r1, r3, r2
 800234c:	fb01 f202 	mul.w	r2, r1, r2
 8002350:	1a9b      	subs	r3, r3, r2
 8002352:	b25a      	sxtb	r2, r3
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	f883 2195 	strb.w	r2, [r3, #405]	; 0x195
    change_i = p_cli->hist_line_i;
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	f993 3195 	ldrsb.w	r3, [r3, #405]	; 0x195
 8002360:	73fb      	strb	r3, [r7, #15]
  }

  p_cli->line = p_cli->line_buf[change_i];
 8002362:	7bfa      	ldrb	r2, [r7, #15]
 8002364:	6879      	ldr	r1, [r7, #4]
 8002366:	6878      	ldr	r0, [r7, #4]
 8002368:	4613      	mov	r3, r2
 800236a:	015b      	lsls	r3, r3, #5
 800236c:	4413      	add	r3, r2
 800236e:	005b      	lsls	r3, r3, #1
 8002370:	4413      	add	r3, r2
 8002372:	4403      	add	r3, r0
 8002374:	f503 72cc 	add.w	r2, r3, #408	; 0x198
 8002378:	f501 7329 	add.w	r3, r1, #676	; 0x2a4
 800237c:	4611      	mov	r1, r2
 800237e:	2243      	movs	r2, #67	; 0x43
 8002380:	4618      	mov	r0, r3
 8002382:	f010 fac3 	bl	801290c <memcpy>
  p_cli->line.cursor = p_cli->line.count;
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	f893 22e6 	ldrb.w	r2, [r3, #742]	; 0x2e6
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	f883 22e5 	strb.w	r2, [r3, #741]	; 0x2e5

  p_cli->hist_line_new = false;
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	2200      	movs	r2, #0
 8002396:	f883 2194 	strb.w	r2, [r3, #404]	; 0x194
 800239a:	e000      	b.n	800239e <cliLineChange+0x106>
    return;
 800239c:	bf00      	nop
}
 800239e:	3710      	adds	r7, #16
 80023a0:	46bd      	mov	sp, r7
 80023a2:	bd80      	pop	{r7, pc}
 80023a4:	08017090 	.word	0x08017090
 80023a8:	080170a0 	.word	0x080170a0

080023ac <cliRunCmd>:

bool cliRunCmd(cli_t *p_cli)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b084      	sub	sp, #16
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
  bool ret = false;
 80023b4:	2300      	movs	r3, #0
 80023b6:	72fb      	strb	r3, [r7, #11]


  if (cliParseArgs(p_cli) == true)
 80023b8:	6878      	ldr	r0, [r7, #4]
 80023ba:	f000 f851 	bl	8002460 <cliParseArgs>
 80023be:	4603      	mov	r3, r0
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d046      	beq.n	8002452 <cliRunCmd+0xa6>
  {
    cliPrintf("\r\n");
 80023c4:	4825      	ldr	r0, [pc, #148]	; (800245c <cliRunCmd+0xb0>)
 80023c6:	f000 f893 	bl	80024f0 <cliPrintf>

    cliToUpper(p_cli->argv[0]);
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 80023d0:	4618      	mov	r0, r3
 80023d2:	f000 f8b1 	bl	8002538 <cliToUpper>

    for (int i=0; i<p_cli->cmd_count; i++)
 80023d6:	2300      	movs	r3, #0
 80023d8:	60fb      	str	r3, [r7, #12]
 80023da:	e033      	b.n	8002444 <cliRunCmd+0x98>
    {
      if (strcmp(p_cli->argv[0], p_cli->cmd_list[i].cmd_str) == 0)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	f8d3 0114 	ldr.w	r0, [r3, #276]	; 0x114
 80023e2:	68fa      	ldr	r2, [r7, #12]
 80023e4:	4613      	mov	r3, r2
 80023e6:	009b      	lsls	r3, r3, #2
 80023e8:	4413      	add	r3, r2
 80023ea:	009b      	lsls	r3, r3, #2
 80023ec:	f503 733a 	add.w	r3, r3, #744	; 0x2e8
 80023f0:	687a      	ldr	r2, [r7, #4]
 80023f2:	4413      	add	r3, r2
 80023f4:	3304      	adds	r3, #4
 80023f6:	4619      	mov	r1, r3
 80023f8:	f7fd fef2 	bl	80001e0 <strcmp>
 80023fc:	4603      	mov	r3, r0
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d11d      	bne.n	800243e <cliRunCmd+0x92>
      {
        p_cli->cmd_args.argc =  p_cli->argc - 1;
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	f8b3 3112 	ldrh.w	r3, [r3, #274]	; 0x112
 8002408:	3b01      	subs	r3, #1
 800240a:	b29a      	uxth	r2, r3
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	f8a3 242c 	strh.w	r2, [r3, #1068]	; 0x42c
        p_cli->cmd_args.argv = &p_cli->argv[1];
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	f503 728c 	add.w	r2, r3, #280	; 0x118
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
        p_cli->cmd_list[i].cmd_func(&p_cli->cmd_args);
 800241e:	6879      	ldr	r1, [r7, #4]
 8002420:	68fa      	ldr	r2, [r7, #12]
 8002422:	4613      	mov	r3, r2
 8002424:	009b      	lsls	r3, r3, #2
 8002426:	4413      	add	r3, r2
 8002428:	009b      	lsls	r3, r3, #2
 800242a:	440b      	add	r3, r1
 800242c:	f503 733f 	add.w	r3, r3, #764	; 0x2fc
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	687a      	ldr	r2, [r7, #4]
 8002434:	f202 422c 	addw	r2, r2, #1068	; 0x42c
 8002438:	4610      	mov	r0, r2
 800243a:	4798      	blx	r3
        break;
 800243c:	e009      	b.n	8002452 <cliRunCmd+0xa6>
    for (int i=0; i<p_cli->cmd_count; i++)
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	3301      	adds	r3, #1
 8002442:	60fb      	str	r3, [r7, #12]
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	f8b3 32e8 	ldrh.w	r3, [r3, #744]	; 0x2e8
 800244a:	461a      	mov	r2, r3
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	4293      	cmp	r3, r2
 8002450:	dbc4      	blt.n	80023dc <cliRunCmd+0x30>
      }
    }
  }

  return ret;
 8002452:	7afb      	ldrb	r3, [r7, #11]
}
 8002454:	4618      	mov	r0, r3
 8002456:	3710      	adds	r7, #16
 8002458:	46bd      	mov	sp, r7
 800245a:	bd80      	pop	{r7, pc}
 800245c:	080170a8 	.word	0x080170a8

08002460 <cliParseArgs>:

bool cliParseArgs(cli_t *p_cli)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b088      	sub	sp, #32
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
  bool ret = false;
 8002468:	2300      	movs	r3, #0
 800246a:	77fb      	strb	r3, [r7, #31]
  char *tok;
  char *next_ptr;
  uint16_t argc = 0;
 800246c:	2300      	movs	r3, #0
 800246e:	82fb      	strh	r3, [r7, #22]
  static const char *delim = " \f\n\r\t\v";
  char *cmdline;
  char **argv;

  p_cli->argc = 0;
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	2200      	movs	r2, #0
 8002474:	f8a3 2112 	strh.w	r2, [r3, #274]	; 0x112

  cmdline = (char *)p_cli->line.buf;
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	f503 7329 	add.w	r3, r3, #676	; 0x2a4
 800247e:	613b      	str	r3, [r7, #16]
  argv    = p_cli->argv;
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	f503 738a 	add.w	r3, r3, #276	; 0x114
 8002486:	60fb      	str	r3, [r7, #12]

  argv[argc] = NULL;
 8002488:	8afb      	ldrh	r3, [r7, #22]
 800248a:	009b      	lsls	r3, r3, #2
 800248c:	68fa      	ldr	r2, [r7, #12]
 800248e:	4413      	add	r3, r2
 8002490:	2200      	movs	r2, #0
 8002492:	601a      	str	r2, [r3, #0]

  for (tok = strtok_r(cmdline, delim, &next_ptr); tok; tok = strtok_r(NULL, delim, &next_ptr))
 8002494:	4b15      	ldr	r3, [pc, #84]	; (80024ec <cliParseArgs+0x8c>)
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	f107 0208 	add.w	r2, r7, #8
 800249c:	4619      	mov	r1, r3
 800249e:	6938      	ldr	r0, [r7, #16]
 80024a0:	f011 fe54 	bl	801414c <strtok_r>
 80024a4:	61b8      	str	r0, [r7, #24]
 80024a6:	e010      	b.n	80024ca <cliParseArgs+0x6a>
  {
    argv[argc++] = tok;
 80024a8:	8afb      	ldrh	r3, [r7, #22]
 80024aa:	1c5a      	adds	r2, r3, #1
 80024ac:	82fa      	strh	r2, [r7, #22]
 80024ae:	009b      	lsls	r3, r3, #2
 80024b0:	68fa      	ldr	r2, [r7, #12]
 80024b2:	4413      	add	r3, r2
 80024b4:	69ba      	ldr	r2, [r7, #24]
 80024b6:	601a      	str	r2, [r3, #0]
  for (tok = strtok_r(cmdline, delim, &next_ptr); tok; tok = strtok_r(NULL, delim, &next_ptr))
 80024b8:	4b0c      	ldr	r3, [pc, #48]	; (80024ec <cliParseArgs+0x8c>)
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	f107 0208 	add.w	r2, r7, #8
 80024c0:	4619      	mov	r1, r3
 80024c2:	2000      	movs	r0, #0
 80024c4:	f011 fe42 	bl	801414c <strtok_r>
 80024c8:	61b8      	str	r0, [r7, #24]
 80024ca:	69bb      	ldr	r3, [r7, #24]
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d1eb      	bne.n	80024a8 <cliParseArgs+0x48>
  }

  p_cli->argc = argc;
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	8afa      	ldrh	r2, [r7, #22]
 80024d4:	f8a3 2112 	strh.w	r2, [r3, #274]	; 0x112

  if (argc > 0)
 80024d8:	8afb      	ldrh	r3, [r7, #22]
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d001      	beq.n	80024e2 <cliParseArgs+0x82>
  {
    ret = true;
 80024de:	2301      	movs	r3, #1
 80024e0:	77fb      	strb	r3, [r7, #31]
  }

  return ret;
 80024e2:	7ffb      	ldrb	r3, [r7, #31]
}
 80024e4:	4618      	mov	r0, r3
 80024e6:	3720      	adds	r7, #32
 80024e8:	46bd      	mov	sp, r7
 80024ea:	bd80      	pop	{r7, pc}
 80024ec:	2000007c 	.word	0x2000007c

080024f0 <cliPrintf>:

void cliPrintf(const char *fmt, ...)
{
 80024f0:	b40f      	push	{r0, r1, r2, r3}
 80024f2:	b580      	push	{r7, lr}
 80024f4:	b084      	sub	sp, #16
 80024f6:	af00      	add	r7, sp, #0
  va_list arg;
  va_start (arg, fmt);
 80024f8:	f107 031c 	add.w	r3, r7, #28
 80024fc:	607b      	str	r3, [r7, #4]
  int32_t len;
  cli_t *p_cli = &cli_node;
 80024fe:	4b0d      	ldr	r3, [pc, #52]	; (8002534 <cliPrintf+0x44>)
 8002500:	60fb      	str	r3, [r7, #12]


  len = vsnprintf(p_cli->print_buffer, 256, fmt, arg);
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	f103 0011 	add.w	r0, r3, #17
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	69ba      	ldr	r2, [r7, #24]
 800250c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002510:	f011 fec8 	bl	80142a4 <vsniprintf>
 8002514:	60b8      	str	r0, [r7, #8]
  va_end (arg);

  uartWrite(p_cli->ch, (uint8_t *)p_cli->print_buffer, len);
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	7818      	ldrb	r0, [r3, #0]
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	3311      	adds	r3, #17
 800251e:	68ba      	ldr	r2, [r7, #8]
 8002520:	4619      	mov	r1, r3
 8002522:	f004 f965 	bl	80067f0 <uartWrite>
}
 8002526:	bf00      	nop
 8002528:	3710      	adds	r7, #16
 800252a:	46bd      	mov	sp, r7
 800252c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002530:	b004      	add	sp, #16
 8002532:	4770      	bx	lr
 8002534:	200002e0 	.word	0x200002e0

08002538 <cliToUpper>:

void cliToUpper(char *str)
{
 8002538:	b480      	push	{r7}
 800253a:	b085      	sub	sp, #20
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]
  uint16_t i;
  uint8_t  str_ch;

  for (i=0; i<CLI_CMD_NAME_MAX; i++)
 8002540:	2300      	movs	r3, #0
 8002542:	81fb      	strh	r3, [r7, #14]
 8002544:	e018      	b.n	8002578 <cliToUpper+0x40>
  {
    str_ch = str[i];
 8002546:	89fb      	ldrh	r3, [r7, #14]
 8002548:	687a      	ldr	r2, [r7, #4]
 800254a:	4413      	add	r3, r2
 800254c:	781b      	ldrb	r3, [r3, #0]
 800254e:	737b      	strb	r3, [r7, #13]

    if (str_ch == 0)
 8002550:	7b7b      	ldrb	r3, [r7, #13]
 8002552:	2b00      	cmp	r3, #0
 8002554:	d014      	beq.n	8002580 <cliToUpper+0x48>
    {
      break;
    }

    if ((str_ch >= 'a') && (str_ch <= 'z'))
 8002556:	7b7b      	ldrb	r3, [r7, #13]
 8002558:	2b60      	cmp	r3, #96	; 0x60
 800255a:	d905      	bls.n	8002568 <cliToUpper+0x30>
 800255c:	7b7b      	ldrb	r3, [r7, #13]
 800255e:	2b7a      	cmp	r3, #122	; 0x7a
 8002560:	d802      	bhi.n	8002568 <cliToUpper+0x30>
    {
      str_ch = str_ch - 'a' + 'A';
 8002562:	7b7b      	ldrb	r3, [r7, #13]
 8002564:	3b20      	subs	r3, #32
 8002566:	737b      	strb	r3, [r7, #13]
    }
    str[i] = str_ch;
 8002568:	89fb      	ldrh	r3, [r7, #14]
 800256a:	687a      	ldr	r2, [r7, #4]
 800256c:	4413      	add	r3, r2
 800256e:	7b7a      	ldrb	r2, [r7, #13]
 8002570:	701a      	strb	r2, [r3, #0]
  for (i=0; i<CLI_CMD_NAME_MAX; i++)
 8002572:	89fb      	ldrh	r3, [r7, #14]
 8002574:	3301      	adds	r3, #1
 8002576:	81fb      	strh	r3, [r7, #14]
 8002578:	89fb      	ldrh	r3, [r7, #14]
 800257a:	2b0f      	cmp	r3, #15
 800257c:	d9e3      	bls.n	8002546 <cliToUpper+0xe>
 800257e:	e000      	b.n	8002582 <cliToUpper+0x4a>
      break;
 8002580:	bf00      	nop
  }

  if (i == CLI_CMD_NAME_MAX)
 8002582:	89fb      	ldrh	r3, [r7, #14]
 8002584:	2b10      	cmp	r3, #16
 8002586:	d105      	bne.n	8002594 <cliToUpper+0x5c>
  {
    str[i-1] = 0;
 8002588:	89fb      	ldrh	r3, [r7, #14]
 800258a:	3b01      	subs	r3, #1
 800258c:	687a      	ldr	r2, [r7, #4]
 800258e:	4413      	add	r3, r2
 8002590:	2200      	movs	r2, #0
 8002592:	701a      	strb	r2, [r3, #0]
  }
}
 8002594:	bf00      	nop
 8002596:	3714      	adds	r7, #20
 8002598:	46bd      	mov	sp, r7
 800259a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259e:	4770      	bx	lr

080025a0 <cliArgsGetData>:

int32_t cliArgsGetData(uint8_t index)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b084      	sub	sp, #16
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	4603      	mov	r3, r0
 80025a8:	71fb      	strb	r3, [r7, #7]
  int32_t ret = 0;
 80025aa:	2300      	movs	r3, #0
 80025ac:	60fb      	str	r3, [r7, #12]
  cli_t *p_cli = &cli_node;
 80025ae:	4b0f      	ldr	r3, [pc, #60]	; (80025ec <cliArgsGetData+0x4c>)
 80025b0:	60bb      	str	r3, [r7, #8]


  if (index >= p_cli->cmd_args.argc)
 80025b2:	79fb      	ldrb	r3, [r7, #7]
 80025b4:	b29a      	uxth	r2, r3
 80025b6:	68bb      	ldr	r3, [r7, #8]
 80025b8:	f8b3 342c 	ldrh.w	r3, [r3, #1068]	; 0x42c
 80025bc:	429a      	cmp	r2, r3
 80025be:	d301      	bcc.n	80025c4 <cliArgsGetData+0x24>
  {
    return 0;
 80025c0:	2300      	movs	r3, #0
 80025c2:	e00e      	b.n	80025e2 <cliArgsGetData+0x42>
  }

  ret = (int32_t)strtoul((const char * ) p_cli->cmd_args.argv[index], (char **)NULL, (int) 0);
 80025c4:	68bb      	ldr	r3, [r7, #8]
 80025c6:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 80025ca:	79fb      	ldrb	r3, [r7, #7]
 80025cc:	009b      	lsls	r3, r3, #2
 80025ce:	4413      	add	r3, r2
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	2200      	movs	r2, #0
 80025d4:	2100      	movs	r1, #0
 80025d6:	4618      	mov	r0, r3
 80025d8:	f011 fe2e 	bl	8014238 <strtoul>
 80025dc:	4603      	mov	r3, r0
 80025de:	60fb      	str	r3, [r7, #12]

  return ret;
 80025e0:	68fb      	ldr	r3, [r7, #12]
}
 80025e2:	4618      	mov	r0, r3
 80025e4:	3710      	adds	r7, #16
 80025e6:	46bd      	mov	sp, r7
 80025e8:	bd80      	pop	{r7, pc}
 80025ea:	bf00      	nop
 80025ec:	200002e0 	.word	0x200002e0

080025f0 <cliArgsGetFloat>:

float cliArgsGetFloat(uint8_t index)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b084      	sub	sp, #16
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	4603      	mov	r3, r0
 80025f8:	71fb      	strb	r3, [r7, #7]
  float ret = 0.0;
 80025fa:	f04f 0300 	mov.w	r3, #0
 80025fe:	60fb      	str	r3, [r7, #12]
  cli_t *p_cli = &cli_node;
 8002600:	4b10      	ldr	r3, [pc, #64]	; (8002644 <cliArgsGetFloat+0x54>)
 8002602:	60bb      	str	r3, [r7, #8]


  if (index >= p_cli->cmd_args.argc)
 8002604:	79fb      	ldrb	r3, [r7, #7]
 8002606:	b29a      	uxth	r2, r3
 8002608:	68bb      	ldr	r3, [r7, #8]
 800260a:	f8b3 342c 	ldrh.w	r3, [r3, #1068]	; 0x42c
 800260e:	429a      	cmp	r2, r3
 8002610:	d302      	bcc.n	8002618 <cliArgsGetFloat+0x28>
  {
    return 0;
 8002612:	f04f 0300 	mov.w	r3, #0
 8002616:	e00d      	b.n	8002634 <cliArgsGetFloat+0x44>
  }

  ret = (float)strtof((const char * ) p_cli->cmd_args.argv[index], (char **)NULL);
 8002618:	68bb      	ldr	r3, [r7, #8]
 800261a:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 800261e:	79fb      	ldrb	r3, [r7, #7]
 8002620:	009b      	lsls	r3, r3, #2
 8002622:	4413      	add	r3, r2
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	2100      	movs	r1, #0
 8002628:	4618      	mov	r0, r3
 800262a:	f011 fd0b 	bl	8014044 <strtof>
 800262e:	ed87 0a03 	vstr	s0, [r7, #12]

  return ret;
 8002632:	68fb      	ldr	r3, [r7, #12]
}
 8002634:	ee07 3a90 	vmov	s15, r3
 8002638:	eeb0 0a67 	vmov.f32	s0, s15
 800263c:	3710      	adds	r7, #16
 800263e:	46bd      	mov	sp, r7
 8002640:	bd80      	pop	{r7, pc}
 8002642:	bf00      	nop
 8002644:	200002e0 	.word	0x200002e0

08002648 <cliArgsGetStr>:

char *cliArgsGetStr(uint8_t index)
{
 8002648:	b480      	push	{r7}
 800264a:	b085      	sub	sp, #20
 800264c:	af00      	add	r7, sp, #0
 800264e:	4603      	mov	r3, r0
 8002650:	71fb      	strb	r3, [r7, #7]
  char *ret = NULL;
 8002652:	2300      	movs	r3, #0
 8002654:	60fb      	str	r3, [r7, #12]
  cli_t *p_cli = &cli_node;
 8002656:	4b0d      	ldr	r3, [pc, #52]	; (800268c <cliArgsGetStr+0x44>)
 8002658:	60bb      	str	r3, [r7, #8]


  if (index >= p_cli->cmd_args.argc)
 800265a:	79fb      	ldrb	r3, [r7, #7]
 800265c:	b29a      	uxth	r2, r3
 800265e:	68bb      	ldr	r3, [r7, #8]
 8002660:	f8b3 342c 	ldrh.w	r3, [r3, #1068]	; 0x42c
 8002664:	429a      	cmp	r2, r3
 8002666:	d301      	bcc.n	800266c <cliArgsGetStr+0x24>
  {
    return 0;
 8002668:	2300      	movs	r3, #0
 800266a:	e008      	b.n	800267e <cliArgsGetStr+0x36>
  }

  ret = p_cli->cmd_args.argv[index];
 800266c:	68bb      	ldr	r3, [r7, #8]
 800266e:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 8002672:	79fb      	ldrb	r3, [r7, #7]
 8002674:	009b      	lsls	r3, r3, #2
 8002676:	4413      	add	r3, r2
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	60fb      	str	r3, [r7, #12]

  return ret;
 800267c:	68fb      	ldr	r3, [r7, #12]
}
 800267e:	4618      	mov	r0, r3
 8002680:	3714      	adds	r7, #20
 8002682:	46bd      	mov	sp, r7
 8002684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002688:	4770      	bx	lr
 800268a:	bf00      	nop
 800268c:	200002e0 	.word	0x200002e0

08002690 <cliArgsIsStr>:

bool cliArgsIsStr(uint8_t index, char *p_str)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	b084      	sub	sp, #16
 8002694:	af00      	add	r7, sp, #0
 8002696:	4603      	mov	r3, r0
 8002698:	6039      	str	r1, [r7, #0]
 800269a:	71fb      	strb	r3, [r7, #7]
  bool ret = false;
 800269c:	2300      	movs	r3, #0
 800269e:	73fb      	strb	r3, [r7, #15]
  cli_t *p_cli = &cli_node;
 80026a0:	4b0f      	ldr	r3, [pc, #60]	; (80026e0 <cliArgsIsStr+0x50>)
 80026a2:	60bb      	str	r3, [r7, #8]


  if (index >= p_cli->cmd_args.argc)
 80026a4:	79fb      	ldrb	r3, [r7, #7]
 80026a6:	b29a      	uxth	r2, r3
 80026a8:	68bb      	ldr	r3, [r7, #8]
 80026aa:	f8b3 342c 	ldrh.w	r3, [r3, #1068]	; 0x42c
 80026ae:	429a      	cmp	r2, r3
 80026b0:	d301      	bcc.n	80026b6 <cliArgsIsStr+0x26>
  {
    return 0;
 80026b2:	2300      	movs	r3, #0
 80026b4:	e010      	b.n	80026d8 <cliArgsIsStr+0x48>
  }

  if(strcmp(p_str, p_cli->cmd_args.argv[index]) == 0)
 80026b6:	68bb      	ldr	r3, [r7, #8]
 80026b8:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 80026bc:	79fb      	ldrb	r3, [r7, #7]
 80026be:	009b      	lsls	r3, r3, #2
 80026c0:	4413      	add	r3, r2
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	4619      	mov	r1, r3
 80026c6:	6838      	ldr	r0, [r7, #0]
 80026c8:	f7fd fd8a 	bl	80001e0 <strcmp>
 80026cc:	4603      	mov	r3, r0
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d101      	bne.n	80026d6 <cliArgsIsStr+0x46>
  {
    ret = true;
 80026d2:	2301      	movs	r3, #1
 80026d4:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80026d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80026d8:	4618      	mov	r0, r3
 80026da:	3710      	adds	r7, #16
 80026dc:	46bd      	mov	sp, r7
 80026de:	bd80      	pop	{r7, pc}
 80026e0:	200002e0 	.word	0x200002e0

080026e4 <cliKeepLoop>:

bool cliKeepLoop(void)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	b082      	sub	sp, #8
 80026e8:	af00      	add	r7, sp, #0
  cli_t *p_cli = &cli_node;
 80026ea:	4b08      	ldr	r3, [pc, #32]	; (800270c <cliKeepLoop+0x28>)
 80026ec:	607b      	str	r3, [r7, #4]


  if (uartAvailable(p_cli->ch) == 0)
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	781b      	ldrb	r3, [r3, #0]
 80026f2:	4618      	mov	r0, r3
 80026f4:	f004 f810 	bl	8006718 <uartAvailable>
 80026f8:	4603      	mov	r3, r0
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d101      	bne.n	8002702 <cliKeepLoop+0x1e>
  {
    return true;
 80026fe:	2301      	movs	r3, #1
 8002700:	e000      	b.n	8002704 <cliKeepLoop+0x20>
  }
  else
  {
    return false;
 8002702:	2300      	movs	r3, #0
  }
}
 8002704:	4618      	mov	r0, r3
 8002706:	3708      	adds	r7, #8
 8002708:	46bd      	mov	sp, r7
 800270a:	bd80      	pop	{r7, pc}
 800270c:	200002e0 	.word	0x200002e0

08002710 <cliAdd>:

bool cliAdd(const char *cmd_str, void (*p_func)(cli_args_t *))
{
 8002710:	b580      	push	{r7, lr}
 8002712:	b086      	sub	sp, #24
 8002714:	af00      	add	r7, sp, #0
 8002716:	6078      	str	r0, [r7, #4]
 8002718:	6039      	str	r1, [r7, #0]
  bool ret = true;
 800271a:	2301      	movs	r3, #1
 800271c:	75fb      	strb	r3, [r7, #23]
  cli_t *p_cli = &cli_node;
 800271e:	4b20      	ldr	r3, [pc, #128]	; (80027a0 <cliAdd+0x90>)
 8002720:	613b      	str	r3, [r7, #16]
  uint16_t index;

  if (p_cli->cmd_count >= CLI_CMD_LIST_MAX)
 8002722:	693b      	ldr	r3, [r7, #16]
 8002724:	f8b3 32e8 	ldrh.w	r3, [r3, #744]	; 0x2e8
 8002728:	2b0f      	cmp	r3, #15
 800272a:	d901      	bls.n	8002730 <cliAdd+0x20>
  {
    return false;
 800272c:	2300      	movs	r3, #0
 800272e:	e032      	b.n	8002796 <cliAdd+0x86>
  }

  index = p_cli->cmd_count;
 8002730:	693b      	ldr	r3, [r7, #16]
 8002732:	f8b3 32e8 	ldrh.w	r3, [r3, #744]	; 0x2e8
 8002736:	81fb      	strh	r3, [r7, #14]

  strcpy(p_cli->cmd_list[index].cmd_str, cmd_str);
 8002738:	89fa      	ldrh	r2, [r7, #14]
 800273a:	4613      	mov	r3, r2
 800273c:	009b      	lsls	r3, r3, #2
 800273e:	4413      	add	r3, r2
 8002740:	009b      	lsls	r3, r3, #2
 8002742:	f503 733a 	add.w	r3, r3, #744	; 0x2e8
 8002746:	693a      	ldr	r2, [r7, #16]
 8002748:	4413      	add	r3, r2
 800274a:	3304      	adds	r3, #4
 800274c:	6879      	ldr	r1, [r7, #4]
 800274e:	4618      	mov	r0, r3
 8002750:	f010 fe4c 	bl	80133ec <strcpy>
  p_cli->cmd_list[index].cmd_func = p_func;
 8002754:	89fa      	ldrh	r2, [r7, #14]
 8002756:	6939      	ldr	r1, [r7, #16]
 8002758:	4613      	mov	r3, r2
 800275a:	009b      	lsls	r3, r3, #2
 800275c:	4413      	add	r3, r2
 800275e:	009b      	lsls	r3, r3, #2
 8002760:	440b      	add	r3, r1
 8002762:	f503 733f 	add.w	r3, r3, #764	; 0x2fc
 8002766:	683a      	ldr	r2, [r7, #0]
 8002768:	601a      	str	r2, [r3, #0]

  cliToUpper(p_cli->cmd_list[index].cmd_str);
 800276a:	89fa      	ldrh	r2, [r7, #14]
 800276c:	4613      	mov	r3, r2
 800276e:	009b      	lsls	r3, r3, #2
 8002770:	4413      	add	r3, r2
 8002772:	009b      	lsls	r3, r3, #2
 8002774:	f503 733a 	add.w	r3, r3, #744	; 0x2e8
 8002778:	693a      	ldr	r2, [r7, #16]
 800277a:	4413      	add	r3, r2
 800277c:	3304      	adds	r3, #4
 800277e:	4618      	mov	r0, r3
 8002780:	f7ff feda 	bl	8002538 <cliToUpper>

  p_cli->cmd_count++;
 8002784:	693b      	ldr	r3, [r7, #16]
 8002786:	f8b3 32e8 	ldrh.w	r3, [r3, #744]	; 0x2e8
 800278a:	3301      	adds	r3, #1
 800278c:	b29a      	uxth	r2, r3
 800278e:	693b      	ldr	r3, [r7, #16]
 8002790:	f8a3 22e8 	strh.w	r2, [r3, #744]	; 0x2e8

  return ret;
 8002794:	7dfb      	ldrb	r3, [r7, #23]
}
 8002796:	4618      	mov	r0, r3
 8002798:	3718      	adds	r7, #24
 800279a:	46bd      	mov	sp, r7
 800279c:	bd80      	pop	{r7, pc}
 800279e:	bf00      	nop
 80027a0:	200002e0 	.word	0x200002e0

080027a4 <cliShowList>:

void cliShowList(cli_args_t *args)
{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	b084      	sub	sp, #16
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
  cli_t *p_cli = &cli_node;
 80027ac:	4b15      	ldr	r3, [pc, #84]	; (8002804 <cliShowList+0x60>)
 80027ae:	60bb      	str	r3, [r7, #8]


  cliPrintf("\r\n");
 80027b0:	4815      	ldr	r0, [pc, #84]	; (8002808 <cliShowList+0x64>)
 80027b2:	f7ff fe9d 	bl	80024f0 <cliPrintf>
  cliPrintf("---------- cmd list ---------\r\n");
 80027b6:	4815      	ldr	r0, [pc, #84]	; (800280c <cliShowList+0x68>)
 80027b8:	f7ff fe9a 	bl	80024f0 <cliPrintf>

  for (int i=0; i<p_cli->cmd_count; i++)
 80027bc:	2300      	movs	r3, #0
 80027be:	60fb      	str	r3, [r7, #12]
 80027c0:	e012      	b.n	80027e8 <cliShowList+0x44>
  {
    cliPrintf(p_cli->cmd_list[i].cmd_str);
 80027c2:	68fa      	ldr	r2, [r7, #12]
 80027c4:	4613      	mov	r3, r2
 80027c6:	009b      	lsls	r3, r3, #2
 80027c8:	4413      	add	r3, r2
 80027ca:	009b      	lsls	r3, r3, #2
 80027cc:	f503 733a 	add.w	r3, r3, #744	; 0x2e8
 80027d0:	68ba      	ldr	r2, [r7, #8]
 80027d2:	4413      	add	r3, r2
 80027d4:	3304      	adds	r3, #4
 80027d6:	4618      	mov	r0, r3
 80027d8:	f7ff fe8a 	bl	80024f0 <cliPrintf>
    cliPrintf("\r\n");
 80027dc:	480a      	ldr	r0, [pc, #40]	; (8002808 <cliShowList+0x64>)
 80027de:	f7ff fe87 	bl	80024f0 <cliPrintf>
  for (int i=0; i<p_cli->cmd_count; i++)
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	3301      	adds	r3, #1
 80027e6:	60fb      	str	r3, [r7, #12]
 80027e8:	68bb      	ldr	r3, [r7, #8]
 80027ea:	f8b3 32e8 	ldrh.w	r3, [r3, #744]	; 0x2e8
 80027ee:	461a      	mov	r2, r3
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	4293      	cmp	r3, r2
 80027f4:	dbe5      	blt.n	80027c2 <cliShowList+0x1e>
  }

  cliPrintf("-----------------------------\r\n");
 80027f6:	4806      	ldr	r0, [pc, #24]	; (8002810 <cliShowList+0x6c>)
 80027f8:	f7ff fe7a 	bl	80024f0 <cliPrintf>
}
 80027fc:	bf00      	nop
 80027fe:	3710      	adds	r7, #16
 8002800:	46bd      	mov	sp, r7
 8002802:	bd80      	pop	{r7, pc}
 8002804:	200002e0 	.word	0x200002e0
 8002808:	080170a8 	.word	0x080170a8
 800280c:	080170ac 	.word	0x080170ac
 8002810:	080170cc 	.word	0x080170cc

08002814 <cliMemoryDump>:

void cliMemoryDump(cli_args_t *args)
{
 8002814:	b580      	push	{r7, lr}
 8002816:	b08c      	sub	sp, #48	; 0x30
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]
  int idx, size = 16;
 800281c:	2310      	movs	r3, #16
 800281e:	62bb      	str	r3, [r7, #40]	; 0x28
  unsigned int *addr;
  int idx1, i;
  unsigned int *ascptr;
  unsigned char asc[4];

  int    argc = args->argc;
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	881b      	ldrh	r3, [r3, #0]
 8002824:	617b      	str	r3, [r7, #20]
  char **argv = args->argv;
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	685b      	ldr	r3, [r3, #4]
 800282a:	613b      	str	r3, [r7, #16]


  if(args->argc < 1)
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	881b      	ldrh	r3, [r3, #0]
 8002830:	2b00      	cmp	r3, #0
 8002832:	d103      	bne.n	800283c <cliMemoryDump+0x28>
  {
    cliPrintf(">> md addr [size] \n");
 8002834:	4840      	ldr	r0, [pc, #256]	; (8002938 <cliMemoryDump+0x124>)
 8002836:	f7ff fe5b 	bl	80024f0 <cliPrintf>
 800283a:	e07a      	b.n	8002932 <cliMemoryDump+0x11e>
    return;
  }

  if(argc > 1)
 800283c:	697b      	ldr	r3, [r7, #20]
 800283e:	2b01      	cmp	r3, #1
 8002840:	dd09      	ble.n	8002856 <cliMemoryDump+0x42>
  {
    size = (int)strtoul((const char * ) argv[1], (char **)NULL, (int) 0);
 8002842:	693b      	ldr	r3, [r7, #16]
 8002844:	3304      	adds	r3, #4
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	2200      	movs	r2, #0
 800284a:	2100      	movs	r1, #0
 800284c:	4618      	mov	r0, r3
 800284e:	f011 fcf3 	bl	8014238 <strtoul>
 8002852:	4603      	mov	r3, r0
 8002854:	62bb      	str	r3, [r7, #40]	; 0x28
  }
  addr   = (unsigned int *)strtoul((const char * ) argv[0], (char **)NULL, (int) 0);
 8002856:	693b      	ldr	r3, [r7, #16]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	2200      	movs	r2, #0
 800285c:	2100      	movs	r1, #0
 800285e:	4618      	mov	r0, r3
 8002860:	f011 fcea 	bl	8014238 <strtoul>
 8002864:	4603      	mov	r3, r0
 8002866:	627b      	str	r3, [r7, #36]	; 0x24
  ascptr = (unsigned int *)addr;
 8002868:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800286a:	61bb      	str	r3, [r7, #24]

  cliPrintf("\n   ");
 800286c:	4833      	ldr	r0, [pc, #204]	; (800293c <cliMemoryDump+0x128>)
 800286e:	f7ff fe3f 	bl	80024f0 <cliPrintf>
  for (idx = 0; idx<size; idx++)
 8002872:	2300      	movs	r3, #0
 8002874:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002876:	e058      	b.n	800292a <cliMemoryDump+0x116>
  {
    if((idx%4) == 0)
 8002878:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800287a:	f003 0303 	and.w	r3, r3, #3
 800287e:	2b00      	cmp	r3, #0
 8002880:	d104      	bne.n	800288c <cliMemoryDump+0x78>
    {
      cliPrintf(" 0x%08X: ", (unsigned int)addr);
 8002882:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002884:	4619      	mov	r1, r3
 8002886:	482e      	ldr	r0, [pc, #184]	; (8002940 <cliMemoryDump+0x12c>)
 8002888:	f7ff fe32 	bl	80024f0 <cliPrintf>
    }
    cliPrintf(" 0x%08X", *(addr));
 800288c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	4619      	mov	r1, r3
 8002892:	482c      	ldr	r0, [pc, #176]	; (8002944 <cliMemoryDump+0x130>)
 8002894:	f7ff fe2c 	bl	80024f0 <cliPrintf>

    if ((idx%4) == 3)
 8002898:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800289a:	425a      	negs	r2, r3
 800289c:	f003 0303 	and.w	r3, r3, #3
 80028a0:	f002 0203 	and.w	r2, r2, #3
 80028a4:	bf58      	it	pl
 80028a6:	4253      	negpl	r3, r2
 80028a8:	2b03      	cmp	r3, #3
 80028aa:	d138      	bne.n	800291e <cliMemoryDump+0x10a>
    {
      cliPrintf ("  |");
 80028ac:	4826      	ldr	r0, [pc, #152]	; (8002948 <cliMemoryDump+0x134>)
 80028ae:	f7ff fe1f 	bl	80024f0 <cliPrintf>
      for (idx1= 0; idx1< 4; idx1++)
 80028b2:	2300      	movs	r3, #0
 80028b4:	623b      	str	r3, [r7, #32]
 80028b6:	e02c      	b.n	8002912 <cliMemoryDump+0xfe>
 80028b8:	69bb      	ldr	r3, [r7, #24]
 80028ba:	681b      	ldr	r3, [r3, #0]
      {
        memcpy((char *)asc, (char *)ascptr, 4);
 80028bc:	60fb      	str	r3, [r7, #12]
        for (i=0;i<4;i++)
 80028be:	2300      	movs	r3, #0
 80028c0:	61fb      	str	r3, [r7, #28]
 80028c2:	e01d      	b.n	8002900 <cliMemoryDump+0xec>
        {
          if (asc[i] > 0x1f && asc[i] < 0x7f)
 80028c4:	f107 020c 	add.w	r2, r7, #12
 80028c8:	69fb      	ldr	r3, [r7, #28]
 80028ca:	4413      	add	r3, r2
 80028cc:	781b      	ldrb	r3, [r3, #0]
 80028ce:	2b1f      	cmp	r3, #31
 80028d0:	d910      	bls.n	80028f4 <cliMemoryDump+0xe0>
 80028d2:	f107 020c 	add.w	r2, r7, #12
 80028d6:	69fb      	ldr	r3, [r7, #28]
 80028d8:	4413      	add	r3, r2
 80028da:	781b      	ldrb	r3, [r3, #0]
 80028dc:	2b7e      	cmp	r3, #126	; 0x7e
 80028de:	d809      	bhi.n	80028f4 <cliMemoryDump+0xe0>
          {
            cliPrintf("%c", asc[i]);
 80028e0:	f107 020c 	add.w	r2, r7, #12
 80028e4:	69fb      	ldr	r3, [r7, #28]
 80028e6:	4413      	add	r3, r2
 80028e8:	781b      	ldrb	r3, [r3, #0]
 80028ea:	4619      	mov	r1, r3
 80028ec:	4817      	ldr	r0, [pc, #92]	; (800294c <cliMemoryDump+0x138>)
 80028ee:	f7ff fdff 	bl	80024f0 <cliPrintf>
 80028f2:	e002      	b.n	80028fa <cliMemoryDump+0xe6>
          }
          else
          {
            cliPrintf(".");
 80028f4:	4816      	ldr	r0, [pc, #88]	; (8002950 <cliMemoryDump+0x13c>)
 80028f6:	f7ff fdfb 	bl	80024f0 <cliPrintf>
        for (i=0;i<4;i++)
 80028fa:	69fb      	ldr	r3, [r7, #28]
 80028fc:	3301      	adds	r3, #1
 80028fe:	61fb      	str	r3, [r7, #28]
 8002900:	69fb      	ldr	r3, [r7, #28]
 8002902:	2b03      	cmp	r3, #3
 8002904:	ddde      	ble.n	80028c4 <cliMemoryDump+0xb0>
          }
        }
        ascptr+=1;
 8002906:	69bb      	ldr	r3, [r7, #24]
 8002908:	3304      	adds	r3, #4
 800290a:	61bb      	str	r3, [r7, #24]
      for (idx1= 0; idx1< 4; idx1++)
 800290c:	6a3b      	ldr	r3, [r7, #32]
 800290e:	3301      	adds	r3, #1
 8002910:	623b      	str	r3, [r7, #32]
 8002912:	6a3b      	ldr	r3, [r7, #32]
 8002914:	2b03      	cmp	r3, #3
 8002916:	ddcf      	ble.n	80028b8 <cliMemoryDump+0xa4>
      }
      cliPrintf("|\n   ");
 8002918:	480e      	ldr	r0, [pc, #56]	; (8002954 <cliMemoryDump+0x140>)
 800291a:	f7ff fde9 	bl	80024f0 <cliPrintf>
    }
    addr++;
 800291e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002920:	3304      	adds	r3, #4
 8002922:	627b      	str	r3, [r7, #36]	; 0x24
  for (idx = 0; idx<size; idx++)
 8002924:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002926:	3301      	adds	r3, #1
 8002928:	62fb      	str	r3, [r7, #44]	; 0x2c
 800292a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800292c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800292e:	429a      	cmp	r2, r3
 8002930:	dba2      	blt.n	8002878 <cliMemoryDump+0x64>
  }
}
 8002932:	3730      	adds	r7, #48	; 0x30
 8002934:	46bd      	mov	sp, r7
 8002936:	bd80      	pop	{r7, pc}
 8002938:	080170ec 	.word	0x080170ec
 800293c:	08017100 	.word	0x08017100
 8002940:	08017108 	.word	0x08017108
 8002944:	08017114 	.word	0x08017114
 8002948:	0801711c 	.word	0x0801711c
 800294c:	08017120 	.word	0x08017120
 8002950:	08017124 	.word	0x08017124
 8002954:	08017128 	.word	0x08017128

08002958 <Ds18b20_Init>:
	osThreadDef(myTask_Ds18b20, Task_Ds18b20, Priority, 0, 128);
  Ds18b20Handle = osThreadCreate(osThread(myTask_Ds18b20), NULL);
}
#else
bool	Ds18b20_Init(void)
{
 8002958:	b580      	push	{r7, lr}
 800295a:	b082      	sub	sp, #8
 800295c:	af00      	add	r7, sp, #0
	uint8_t	Ds18b20TryToFind=5;
 800295e:	2305      	movs	r3, #5
 8002960:	71fb      	strb	r3, [r7, #7]
	do
	{
		OneWire_Init(&OneWire, HW_DS18B20_GPIOX , HW_DS18B20_PINX);
 8002962:	2201      	movs	r2, #1
 8002964:	4939      	ldr	r1, [pc, #228]	; (8002a4c <Ds18b20_Init+0xf4>)
 8002966:	483a      	ldr	r0, [pc, #232]	; (8002a50 <Ds18b20_Init+0xf8>)
 8002968:	f002 f82b 	bl	80049c2 <OneWire_Init>
		TempSensorCount = 0;
 800296c:	4b39      	ldr	r3, [pc, #228]	; (8002a54 <Ds18b20_Init+0xfc>)
 800296e:	2200      	movs	r2, #0
 8002970:	701a      	strb	r2, [r3, #0]
		while(HAL_GetTick() < 3000)
 8002972:	e002      	b.n	800297a <Ds18b20_Init+0x22>
			HAL_Delay(100);
 8002974:	2064      	movs	r0, #100	; 0x64
 8002976:	f009 f895 	bl	800baa4 <HAL_Delay>
		while(HAL_GetTick() < 3000)
 800297a:	f009 f887 	bl	800ba8c <HAL_GetTick>
 800297e:	4603      	mov	r3, r0
 8002980:	f640 32b7 	movw	r2, #2999	; 0xbb7
 8002984:	4293      	cmp	r3, r2
 8002986:	d9f5      	bls.n	8002974 <Ds18b20_Init+0x1c>
		OneWireDevices = OneWire_First(&OneWire);
 8002988:	4831      	ldr	r0, [pc, #196]	; (8002a50 <Ds18b20_Init+0xf8>)
 800298a:	f002 f908 	bl	8004b9e <OneWire_First>
 800298e:	4603      	mov	r3, r0
 8002990:	461a      	mov	r2, r3
 8002992:	4b31      	ldr	r3, [pc, #196]	; (8002a58 <Ds18b20_Init+0x100>)
 8002994:	701a      	strb	r2, [r3, #0]
		while (OneWireDevices)
 8002996:	e019      	b.n	80029cc <Ds18b20_Init+0x74>
		{
			HAL_Delay(100);
 8002998:	2064      	movs	r0, #100	; 0x64
 800299a:	f009 f883 	bl	800baa4 <HAL_Delay>
			TempSensorCount++;
 800299e:	4b2d      	ldr	r3, [pc, #180]	; (8002a54 <Ds18b20_Init+0xfc>)
 80029a0:	781b      	ldrb	r3, [r3, #0]
 80029a2:	3301      	adds	r3, #1
 80029a4:	b2da      	uxtb	r2, r3
 80029a6:	4b2b      	ldr	r3, [pc, #172]	; (8002a54 <Ds18b20_Init+0xfc>)
 80029a8:	701a      	strb	r2, [r3, #0]
			OneWire_GetFullROM(&OneWire, ds18b20[TempSensorCount-1].Address);
 80029aa:	4b2a      	ldr	r3, [pc, #168]	; (8002a54 <Ds18b20_Init+0xfc>)
 80029ac:	781b      	ldrb	r3, [r3, #0]
 80029ae:	3b01      	subs	r3, #1
 80029b0:	011b      	lsls	r3, r3, #4
 80029b2:	4a2a      	ldr	r2, [pc, #168]	; (8002a5c <Ds18b20_Init+0x104>)
 80029b4:	4413      	add	r3, r2
 80029b6:	4619      	mov	r1, r3
 80029b8:	4825      	ldr	r0, [pc, #148]	; (8002a50 <Ds18b20_Init+0xf8>)
 80029ba:	f002 fa05 	bl	8004dc8 <OneWire_GetFullROM>
			OneWireDevices = OneWire_Next(&OneWire);
 80029be:	4824      	ldr	r0, [pc, #144]	; (8002a50 <Ds18b20_Init+0xf8>)
 80029c0:	f002 f8fd 	bl	8004bbe <OneWire_Next>
 80029c4:	4603      	mov	r3, r0
 80029c6:	461a      	mov	r2, r3
 80029c8:	4b23      	ldr	r3, [pc, #140]	; (8002a58 <Ds18b20_Init+0x100>)
 80029ca:	701a      	strb	r2, [r3, #0]
		while (OneWireDevices)
 80029cc:	4b22      	ldr	r3, [pc, #136]	; (8002a58 <Ds18b20_Init+0x100>)
 80029ce:	781b      	ldrb	r3, [r3, #0]
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d1e1      	bne.n	8002998 <Ds18b20_Init+0x40>
		}
		if(TempSensorCount>0)
 80029d4:	4b1f      	ldr	r3, [pc, #124]	; (8002a54 <Ds18b20_Init+0xfc>)
 80029d6:	781b      	ldrb	r3, [r3, #0]
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d106      	bne.n	80029ea <Ds18b20_Init+0x92>
			break;
		Ds18b20TryToFind--;
 80029dc:	79fb      	ldrb	r3, [r7, #7]
 80029de:	3b01      	subs	r3, #1
 80029e0:	71fb      	strb	r3, [r7, #7]
	}while(Ds18b20TryToFind>0);
 80029e2:	79fb      	ldrb	r3, [r7, #7]
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d1bc      	bne.n	8002962 <Ds18b20_Init+0xa>
 80029e8:	e000      	b.n	80029ec <Ds18b20_Init+0x94>
			break;
 80029ea:	bf00      	nop
	if(Ds18b20TryToFind==0)
 80029ec:	79fb      	ldrb	r3, [r7, #7]
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d101      	bne.n	80029f6 <Ds18b20_Init+0x9e>
		return false;
 80029f2:	2300      	movs	r3, #0
 80029f4:	e026      	b.n	8002a44 <Ds18b20_Init+0xec>
	for (uint8_t i = 0; i < TempSensorCount; i++)
 80029f6:	2300      	movs	r3, #0
 80029f8:	71bb      	strb	r3, [r7, #6]
 80029fa:	e019      	b.n	8002a30 <Ds18b20_Init+0xd8>
	{
		HAL_Delay(50);
 80029fc:	2032      	movs	r0, #50	; 0x32
 80029fe:	f009 f851 	bl	800baa4 <HAL_Delay>
		DS18B20_SetResolution(&OneWire, ds18b20[i].Address, DS18B20_Resolution_12bits);
 8002a02:	79bb      	ldrb	r3, [r7, #6]
 8002a04:	011b      	lsls	r3, r3, #4
 8002a06:	4a15      	ldr	r2, [pc, #84]	; (8002a5c <Ds18b20_Init+0x104>)
 8002a08:	4413      	add	r3, r2
 8002a0a:	220c      	movs	r2, #12
 8002a0c:	4619      	mov	r1, r3
 8002a0e:	4810      	ldr	r0, [pc, #64]	; (8002a50 <Ds18b20_Init+0xf8>)
 8002a10:	f000 f9cc 	bl	8002dac <DS18B20_SetResolution>
		HAL_Delay(50);
 8002a14:	2032      	movs	r0, #50	; 0x32
 8002a16:	f009 f845 	bl	800baa4 <HAL_Delay>
		DS18B20_DisableAlarmTemperature(&OneWire,  ds18b20[i].Address);
 8002a1a:	79bb      	ldrb	r3, [r7, #6]
 8002a1c:	011b      	lsls	r3, r3, #4
 8002a1e:	4a0f      	ldr	r2, [pc, #60]	; (8002a5c <Ds18b20_Init+0x104>)
 8002a20:	4413      	add	r3, r2
 8002a22:	4619      	mov	r1, r3
 8002a24:	480a      	ldr	r0, [pc, #40]	; (8002a50 <Ds18b20_Init+0xf8>)
 8002a26:	f000 fa5a 	bl	8002ede <DS18B20_DisableAlarmTemperature>
	for (uint8_t i = 0; i < TempSensorCount; i++)
 8002a2a:	79bb      	ldrb	r3, [r7, #6]
 8002a2c:	3301      	adds	r3, #1
 8002a2e:	71bb      	strb	r3, [r7, #6]
 8002a30:	4b08      	ldr	r3, [pc, #32]	; (8002a54 <Ds18b20_Init+0xfc>)
 8002a32:	781b      	ldrb	r3, [r3, #0]
 8002a34:	79ba      	ldrb	r2, [r7, #6]
 8002a36:	429a      	cmp	r2, r3
 8002a38:	d3e0      	bcc.n	80029fc <Ds18b20_Init+0xa4>
	}

	#ifdef _USE_HW_CLI
	cliAdd("DS18B20", cliDS18B20);
 8002a3a:	4909      	ldr	r1, [pc, #36]	; (8002a60 <Ds18b20_Init+0x108>)
 8002a3c:	4809      	ldr	r0, [pc, #36]	; (8002a64 <Ds18b20_Init+0x10c>)
 8002a3e:	f7ff fe67 	bl	8002710 <cliAdd>
	#endif

	return true;
 8002a42:	2301      	movs	r3, #1
}
 8002a44:	4618      	mov	r0, r3
 8002a46:	3708      	adds	r7, #8
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	bd80      	pop	{r7, pc}
 8002a4c:	40020400 	.word	0x40020400
 8002a50:	20000734 	.word	0x20000734
 8002a54:	20000749 	.word	0x20000749
 8002a58:	20000748 	.word	0x20000748
 8002a5c:	20000724 	.word	0x20000724
 8002a60:	08002fad 	.word	0x08002fad
 8002a64:	08017138 	.word	0x08017138

08002a68 <Ds18b20_ManualConvert>:
#endif
//###########################################################################################
bool Ds18b20_ManualConvert(void)
{
 8002a68:	b590      	push	{r4, r7, lr}
 8002a6a:	b083      	sub	sp, #12
 8002a6c:	af00      	add	r7, sp, #0
	if(Ds18b20Timeout==0)
		return false;
	else
		return true;
	#else
	  switch(state)
 8002a6e:	4b3f      	ldr	r3, [pc, #252]	; (8002b6c <Ds18b20_ManualConvert+0x104>)
 8002a70:	781b      	ldrb	r3, [r3, #0]
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d002      	beq.n	8002a7c <Ds18b20_ManualConvert+0x14>
 8002a76:	2b01      	cmp	r3, #1
 8002a78:	d013      	beq.n	8002aa2 <Ds18b20_ManualConvert+0x3a>
 8002a7a:	e072      	b.n	8002b62 <Ds18b20_ManualConvert+0xfa>
	  {
	  	  case 0:
	  		  Ds18b20Timeout = HW_DS18B20_CONVERT_TIMEOUT_MS/10;
 8002a7c:	4b3c      	ldr	r3, [pc, #240]	; (8002b70 <Ds18b20_ManualConvert+0x108>)
 8002a7e:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8002a82:	801a      	strh	r2, [r3, #0]
	  		  DS18B20_StartAll(&OneWire);
 8002a84:	483b      	ldr	r0, [pc, #236]	; (8002b74 <Ds18b20_ManualConvert+0x10c>)
 8002a86:	f000 f87d 	bl	8002b84 <DS18B20_StartAll>
	  		  pre_time = millis();
 8002a8a:	f7fe fc30 	bl	80012ee <millis>
 8002a8e:	4603      	mov	r3, r0
 8002a90:	4a39      	ldr	r2, [pc, #228]	; (8002b78 <Ds18b20_ManualConvert+0x110>)
 8002a92:	6013      	str	r3, [r2, #0]
	  		  state++;
 8002a94:	4b35      	ldr	r3, [pc, #212]	; (8002b6c <Ds18b20_ManualConvert+0x104>)
 8002a96:	781b      	ldrb	r3, [r3, #0]
 8002a98:	3301      	adds	r3, #1
 8002a9a:	b2da      	uxtb	r2, r3
 8002a9c:	4b33      	ldr	r3, [pc, #204]	; (8002b6c <Ds18b20_ManualConvert+0x104>)
 8002a9e:	701a      	strb	r2, [r3, #0]
	  		  break;
 8002aa0:	e05f      	b.n	8002b62 <Ds18b20_ManualConvert+0xfa>

	  	  case 1:
	  		  if(millis() - pre_time >= 10)
 8002aa2:	f7fe fc24 	bl	80012ee <millis>
 8002aa6:	4602      	mov	r2, r0
 8002aa8:	4b33      	ldr	r3, [pc, #204]	; (8002b78 <Ds18b20_ManualConvert+0x110>)
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	1ad3      	subs	r3, r2, r3
 8002aae:	2b09      	cmp	r3, #9
 8002ab0:	d956      	bls.n	8002b60 <Ds18b20_ManualConvert+0xf8>
	  		  {
	  			  if(!DS18B20_AllDone(&OneWire))
 8002ab2:	4830      	ldr	r0, [pc, #192]	; (8002b74 <Ds18b20_ManualConvert+0x10c>)
 8002ab4:	f000 fa6e 	bl	8002f94 <DS18B20_AllDone>
 8002ab8:	4603      	mov	r3, r0
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d112      	bne.n	8002ae4 <Ds18b20_ManualConvert+0x7c>
				  {
	  		  		pre_time = millis();
 8002abe:	f7fe fc16 	bl	80012ee <millis>
 8002ac2:	4603      	mov	r3, r0
 8002ac4:	4a2c      	ldr	r2, [pc, #176]	; (8002b78 <Ds18b20_ManualConvert+0x110>)
 8002ac6:	6013      	str	r3, [r2, #0]
					Ds18b20Timeout-=1;
 8002ac8:	4b29      	ldr	r3, [pc, #164]	; (8002b70 <Ds18b20_ManualConvert+0x108>)
 8002aca:	881b      	ldrh	r3, [r3, #0]
 8002acc:	3b01      	subs	r3, #1
 8002ace:	b29a      	uxth	r2, r3
 8002ad0:	4b27      	ldr	r3, [pc, #156]	; (8002b70 <Ds18b20_ManualConvert+0x108>)
 8002ad2:	801a      	strh	r2, [r3, #0]
					if(Ds18b20Timeout==0)
 8002ad4:	4b26      	ldr	r3, [pc, #152]	; (8002b70 <Ds18b20_ManualConvert+0x108>)
 8002ad6:	881b      	ldrh	r3, [r3, #0]
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d141      	bne.n	8002b60 <Ds18b20_ManualConvert+0xf8>
					{
						state = 0;
 8002adc:	4b23      	ldr	r3, [pc, #140]	; (8002b6c <Ds18b20_ManualConvert+0x104>)
 8002ade:	2200      	movs	r2, #0
 8002ae0:	701a      	strb	r2, [r3, #0]
						break;
 8002ae2:	e03e      	b.n	8002b62 <Ds18b20_ManualConvert+0xfa>
					}
				  }
	  			  else
	  			  {
	  				  if(Ds18b20Timeout>0)
 8002ae4:	4b22      	ldr	r3, [pc, #136]	; (8002b70 <Ds18b20_ManualConvert+0x108>)
 8002ae6:	881b      	ldrh	r3, [r3, #0]
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d024      	beq.n	8002b36 <Ds18b20_ManualConvert+0xce>
	  				  {
	  					for (uint8_t i = 0; i < TempSensorCount; i++)
 8002aec:	2300      	movs	r3, #0
 8002aee:	71fb      	strb	r3, [r7, #7]
 8002af0:	e01b      	b.n	8002b2a <Ds18b20_ManualConvert+0xc2>
	  					{
	  						ds18b20[i].DataIsValid = DS18B20_Read(&OneWire, ds18b20[i].Address, &ds18b20[i].Temperature);
 8002af2:	79fb      	ldrb	r3, [r7, #7]
 8002af4:	011b      	lsls	r3, r3, #4
 8002af6:	4a21      	ldr	r2, [pc, #132]	; (8002b7c <Ds18b20_ManualConvert+0x114>)
 8002af8:	1899      	adds	r1, r3, r2
 8002afa:	79fb      	ldrb	r3, [r7, #7]
 8002afc:	011b      	lsls	r3, r3, #4
 8002afe:	3308      	adds	r3, #8
 8002b00:	4a1e      	ldr	r2, [pc, #120]	; (8002b7c <Ds18b20_ManualConvert+0x114>)
 8002b02:	4413      	add	r3, r2
 8002b04:	79fc      	ldrb	r4, [r7, #7]
 8002b06:	461a      	mov	r2, r3
 8002b08:	481a      	ldr	r0, [pc, #104]	; (8002b74 <Ds18b20_ManualConvert+0x10c>)
 8002b0a:	f000 f84f 	bl	8002bac <DS18B20_Read>
 8002b0e:	4603      	mov	r3, r0
 8002b10:	4619      	mov	r1, r3
 8002b12:	4a1a      	ldr	r2, [pc, #104]	; (8002b7c <Ds18b20_ManualConvert+0x114>)
 8002b14:	0123      	lsls	r3, r4, #4
 8002b16:	4413      	add	r3, r2
 8002b18:	330c      	adds	r3, #12
 8002b1a:	460a      	mov	r2, r1
 8002b1c:	701a      	strb	r2, [r3, #0]
	  						state = 0;
 8002b1e:	4b13      	ldr	r3, [pc, #76]	; (8002b6c <Ds18b20_ManualConvert+0x104>)
 8002b20:	2200      	movs	r2, #0
 8002b22:	701a      	strb	r2, [r3, #0]
	  					for (uint8_t i = 0; i < TempSensorCount; i++)
 8002b24:	79fb      	ldrb	r3, [r7, #7]
 8002b26:	3301      	adds	r3, #1
 8002b28:	71fb      	strb	r3, [r7, #7]
 8002b2a:	4b15      	ldr	r3, [pc, #84]	; (8002b80 <Ds18b20_ManualConvert+0x118>)
 8002b2c:	781b      	ldrb	r3, [r3, #0]
 8002b2e:	79fa      	ldrb	r2, [r7, #7]
 8002b30:	429a      	cmp	r2, r3
 8002b32:	d3de      	bcc.n	8002af2 <Ds18b20_ManualConvert+0x8a>
	  						state = 0;
	  					}
	  				  }
	  			  }
	  		  }
			  break;
 8002b34:	e014      	b.n	8002b60 <Ds18b20_ManualConvert+0xf8>
	  					for (uint8_t i = 0; i < TempSensorCount; i++)
 8002b36:	2300      	movs	r3, #0
 8002b38:	71bb      	strb	r3, [r7, #6]
 8002b3a:	e00c      	b.n	8002b56 <Ds18b20_ManualConvert+0xee>
	  						ds18b20[i].DataIsValid = false;
 8002b3c:	79bb      	ldrb	r3, [r7, #6]
 8002b3e:	4a0f      	ldr	r2, [pc, #60]	; (8002b7c <Ds18b20_ManualConvert+0x114>)
 8002b40:	011b      	lsls	r3, r3, #4
 8002b42:	4413      	add	r3, r2
 8002b44:	330c      	adds	r3, #12
 8002b46:	2200      	movs	r2, #0
 8002b48:	701a      	strb	r2, [r3, #0]
	  						state = 0;
 8002b4a:	4b08      	ldr	r3, [pc, #32]	; (8002b6c <Ds18b20_ManualConvert+0x104>)
 8002b4c:	2200      	movs	r2, #0
 8002b4e:	701a      	strb	r2, [r3, #0]
	  					for (uint8_t i = 0; i < TempSensorCount; i++)
 8002b50:	79bb      	ldrb	r3, [r7, #6]
 8002b52:	3301      	adds	r3, #1
 8002b54:	71bb      	strb	r3, [r7, #6]
 8002b56:	4b0a      	ldr	r3, [pc, #40]	; (8002b80 <Ds18b20_ManualConvert+0x118>)
 8002b58:	781b      	ldrb	r3, [r3, #0]
 8002b5a:	79ba      	ldrb	r2, [r7, #6]
 8002b5c:	429a      	cmp	r2, r3
 8002b5e:	d3ed      	bcc.n	8002b3c <Ds18b20_ManualConvert+0xd4>
			  break;
 8002b60:	bf00      	nop
	  }
	#endif
	  return true;
 8002b62:	2301      	movs	r3, #1
}
 8002b64:	4618      	mov	r0, r3
 8002b66:	370c      	adds	r7, #12
 8002b68:	46bd      	mov	sp, r7
 8002b6a:	bd90      	pop	{r4, r7, pc}
 8002b6c:	2000074c 	.word	0x2000074c
 8002b70:	2000074a 	.word	0x2000074a
 8002b74:	20000734 	.word	0x20000734
 8002b78:	20000750 	.word	0x20000750
 8002b7c:	20000724 	.word	0x20000724
 8002b80:	20000749 	.word	0x20000749

08002b84 <DS18B20_StartAll>:

	return 1;
}

void DS18B20_StartAll(OneWire_t* OneWire)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b082      	sub	sp, #8
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
	/* Reset pulse */
	OneWire_Reset(OneWire);
 8002b8c:	6878      	ldr	r0, [r7, #4]
 8002b8e:	f001 ff41 	bl	8004a14 <OneWire_Reset>
	/* Skip rom */
	OneWire_WriteByte(OneWire, ONEWIRE_CMD_SKIPROM);
 8002b92:	21cc      	movs	r1, #204	; 0xcc
 8002b94:	6878      	ldr	r0, [r7, #4]
 8002b96:	f001 ffc3 	bl	8004b20 <OneWire_WriteByte>
	/* Start conversion on all connected devices */
	OneWire_WriteByte(OneWire, DS18B20_CMD_CONVERTTEMP);
 8002b9a:	2144      	movs	r1, #68	; 0x44
 8002b9c:	6878      	ldr	r0, [r7, #4]
 8002b9e:	f001 ffbf 	bl	8004b20 <OneWire_WriteByte>
}
 8002ba2:	bf00      	nop
 8002ba4:	3708      	adds	r7, #8
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	bd80      	pop	{r7, pc}
	...

08002bac <DS18B20_Read>:

bool DS18B20_Read(OneWire_t* OneWire, uint8_t *ROM, float *destination)
{
 8002bac:	b590      	push	{r4, r7, lr}
 8002bae:	b08b      	sub	sp, #44	; 0x2c
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	60f8      	str	r0, [r7, #12]
 8002bb4:	60b9      	str	r1, [r7, #8]
 8002bb6:	607a      	str	r2, [r7, #4]
	uint16_t temperature;
	uint8_t resolution;
	int8_t digit, minus = 0;
 8002bb8:	2300      	movs	r3, #0
 8002bba:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	float decimal;
	uint8_t i = 0;
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	77fb      	strb	r3, [r7, #31]
	uint8_t data[9];
	uint8_t crc;

	/* Check if device is DS18B20 */
	if (!DS18B20_Is(ROM)) {
 8002bc2:	68b8      	ldr	r0, [r7, #8]
 8002bc4:	f000 f97a 	bl	8002ebc <DS18B20_Is>
 8002bc8:	4603      	mov	r3, r0
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d101      	bne.n	8002bd2 <DS18B20_Read+0x26>
		return false;
 8002bce:	2300      	movs	r3, #0
 8002bd0:	e0e1      	b.n	8002d96 <DS18B20_Read+0x1ea>
	}

	/* Check if line is released, if it is, then conversion is complete */
	if (!OneWire_ReadBit(OneWire))
 8002bd2:	68f8      	ldr	r0, [r7, #12]
 8002bd4:	f001 ff7a 	bl	8004acc <OneWire_ReadBit>
 8002bd8:	4603      	mov	r3, r0
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d101      	bne.n	8002be2 <DS18B20_Read+0x36>
	{
		/* Conversion is not finished yet */
		return false;
 8002bde:	2300      	movs	r3, #0
 8002be0:	e0d9      	b.n	8002d96 <DS18B20_Read+0x1ea>
	}

	/* Reset line */
	OneWire_Reset(OneWire);
 8002be2:	68f8      	ldr	r0, [r7, #12]
 8002be4:	f001 ff16 	bl	8004a14 <OneWire_Reset>
	/* Select ROM number */
	OneWire_SelectWithPointer(OneWire, ROM);
 8002be8:	68b9      	ldr	r1, [r7, #8]
 8002bea:	68f8      	ldr	r0, [r7, #12]
 8002bec:	f002 f8cd 	bl	8004d8a <OneWire_SelectWithPointer>
	/* Read scratchpad command by onewire protocol */
	OneWire_WriteByte(OneWire, ONEWIRE_CMD_RSCRATCHPAD);
 8002bf0:	21be      	movs	r1, #190	; 0xbe
 8002bf2:	68f8      	ldr	r0, [r7, #12]
 8002bf4:	f001 ff94 	bl	8004b20 <OneWire_WriteByte>

	/* Get data */
	for (i = 0; i < 9; i++)
 8002bf8:	2300      	movs	r3, #0
 8002bfa:	77fb      	strb	r3, [r7, #31]
 8002bfc:	e00d      	b.n	8002c1a <DS18B20_Read+0x6e>
	{
		/* Read byte by byte */
		data[i] = OneWire_ReadByte(OneWire);
 8002bfe:	7ffc      	ldrb	r4, [r7, #31]
 8002c00:	68f8      	ldr	r0, [r7, #12]
 8002c02:	f001 ffab 	bl	8004b5c <OneWire_ReadByte>
 8002c06:	4603      	mov	r3, r0
 8002c08:	461a      	mov	r2, r3
 8002c0a:	f104 0328 	add.w	r3, r4, #40	; 0x28
 8002c0e:	443b      	add	r3, r7
 8002c10:	f803 2c14 	strb.w	r2, [r3, #-20]
	for (i = 0; i < 9; i++)
 8002c14:	7ffb      	ldrb	r3, [r7, #31]
 8002c16:	3301      	adds	r3, #1
 8002c18:	77fb      	strb	r3, [r7, #31]
 8002c1a:	7ffb      	ldrb	r3, [r7, #31]
 8002c1c:	2b08      	cmp	r3, #8
 8002c1e:	d9ee      	bls.n	8002bfe <DS18B20_Read+0x52>
	}

	/* Calculate CRC */
	crc = OneWire_CRC8(data, 8);
 8002c20:	f107 0314 	add.w	r3, r7, #20
 8002c24:	2108      	movs	r1, #8
 8002c26:	4618      	mov	r0, r3
 8002c28:	f002 f8eb 	bl	8004e02 <OneWire_CRC8>
 8002c2c:	4603      	mov	r3, r0
 8002c2e:	77bb      	strb	r3, [r7, #30]

	/* Check if CRC is ok */
	if (crc != data[8])
 8002c30:	7f3b      	ldrb	r3, [r7, #28]
 8002c32:	7fba      	ldrb	r2, [r7, #30]
 8002c34:	429a      	cmp	r2, r3
 8002c36:	d001      	beq.n	8002c3c <DS18B20_Read+0x90>
		/* CRC invalid */
		return 0;
 8002c38:	2300      	movs	r3, #0
 8002c3a:	e0ac      	b.n	8002d96 <DS18B20_Read+0x1ea>


	/* First two bytes of scratchpad are temperature values */
	temperature = data[0] | (data[1] << 8);
 8002c3c:	7d3b      	ldrb	r3, [r7, #20]
 8002c3e:	b21a      	sxth	r2, r3
 8002c40:	7d7b      	ldrb	r3, [r7, #21]
 8002c42:	021b      	lsls	r3, r3, #8
 8002c44:	b21b      	sxth	r3, r3
 8002c46:	4313      	orrs	r3, r2
 8002c48:	b21b      	sxth	r3, r3
 8002c4a:	84fb      	strh	r3, [r7, #38]	; 0x26

	/* Reset line */
	OneWire_Reset(OneWire);
 8002c4c:	68f8      	ldr	r0, [r7, #12]
 8002c4e:	f001 fee1 	bl	8004a14 <OneWire_Reset>

	/* Check if temperature is negative */
	if (temperature & 0x8000)
 8002c52:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	da05      	bge.n	8002c66 <DS18B20_Read+0xba>
	{
		/* Two's complement, temperature is negative */
		temperature = ~temperature + 1;
 8002c5a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002c5c:	425b      	negs	r3, r3
 8002c5e:	84fb      	strh	r3, [r7, #38]	; 0x26
		minus = 1;
 8002c60:	2301      	movs	r3, #1
 8002c62:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	}


	/* Get sensor resolution */
	resolution = ((data[4] & 0x60) >> 5) + 9;
 8002c66:	7e3b      	ldrb	r3, [r7, #24]
 8002c68:	115b      	asrs	r3, r3, #5
 8002c6a:	b2db      	uxtb	r3, r3
 8002c6c:	f003 0303 	and.w	r3, r3, #3
 8002c70:	b2db      	uxtb	r3, r3
 8002c72:	3309      	adds	r3, #9
 8002c74:	777b      	strb	r3, [r7, #29]


	/* Store temperature integer digits and decimal digits */
	digit = temperature >> 4;
 8002c76:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002c78:	091b      	lsrs	r3, r3, #4
 8002c7a:	b29b      	uxth	r3, r3
 8002c7c:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	digit |= ((temperature >> 8) & 0x7) << 4;
 8002c80:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002c82:	0a1b      	lsrs	r3, r3, #8
 8002c84:	b29b      	uxth	r3, r3
 8002c86:	011b      	lsls	r3, r3, #4
 8002c88:	b25b      	sxtb	r3, r3
 8002c8a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002c8e:	b25a      	sxtb	r2, r3
 8002c90:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8002c94:	4313      	orrs	r3, r2
 8002c96:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

	/* Store decimal digits */
	switch (resolution)
 8002c9a:	7f7b      	ldrb	r3, [r7, #29]
 8002c9c:	3b09      	subs	r3, #9
 8002c9e:	2b03      	cmp	r3, #3
 8002ca0:	d858      	bhi.n	8002d54 <DS18B20_Read+0x1a8>
 8002ca2:	a201      	add	r2, pc, #4	; (adr r2, 8002ca8 <DS18B20_Read+0xfc>)
 8002ca4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ca8:	08002cb9 	.word	0x08002cb9
 8002cac:	08002ce1 	.word	0x08002ce1
 8002cb0:	08002d09 	.word	0x08002d09
 8002cb4:	08002d31 	.word	0x08002d31
	{
		case 9:
			decimal = (temperature >> 3) & 0x01;
 8002cb8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002cba:	08db      	lsrs	r3, r3, #3
 8002cbc:	b29b      	uxth	r3, r3
 8002cbe:	f003 0301 	and.w	r3, r3, #1
 8002cc2:	ee07 3a90 	vmov	s15, r3
 8002cc6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002cca:	edc7 7a08 	vstr	s15, [r7, #32]
			decimal *= (float)DS18B20_DECIMAL_STEPS_9BIT;
 8002cce:	edd7 7a08 	vldr	s15, [r7, #32]
 8002cd2:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002cd6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002cda:	edc7 7a08 	vstr	s15, [r7, #32]
		break;
 8002cde:	e03e      	b.n	8002d5e <DS18B20_Read+0x1b2>
		case 10:
			decimal = (temperature >> 2) & 0x03;
 8002ce0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002ce2:	089b      	lsrs	r3, r3, #2
 8002ce4:	b29b      	uxth	r3, r3
 8002ce6:	f003 0303 	and.w	r3, r3, #3
 8002cea:	ee07 3a90 	vmov	s15, r3
 8002cee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002cf2:	edc7 7a08 	vstr	s15, [r7, #32]
			decimal *= (float)DS18B20_DECIMAL_STEPS_10BIT;
 8002cf6:	edd7 7a08 	vldr	s15, [r7, #32]
 8002cfa:	eeb5 7a00 	vmov.f32	s14, #80	; 0x3e800000  0.250
 8002cfe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d02:	edc7 7a08 	vstr	s15, [r7, #32]
		 break;
 8002d06:	e02a      	b.n	8002d5e <DS18B20_Read+0x1b2>
		case 11:
			decimal = (temperature >> 1) & 0x07;
 8002d08:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002d0a:	085b      	lsrs	r3, r3, #1
 8002d0c:	b29b      	uxth	r3, r3
 8002d0e:	f003 0307 	and.w	r3, r3, #7
 8002d12:	ee07 3a90 	vmov	s15, r3
 8002d16:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002d1a:	edc7 7a08 	vstr	s15, [r7, #32]
			decimal *= (float)DS18B20_DECIMAL_STEPS_11BIT;
 8002d1e:	edd7 7a08 	vldr	s15, [r7, #32]
 8002d22:	eeb4 7a00 	vmov.f32	s14, #64	; 0x3e000000  0.125
 8002d26:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d2a:	edc7 7a08 	vstr	s15, [r7, #32]
		break;
 8002d2e:	e016      	b.n	8002d5e <DS18B20_Read+0x1b2>
		case 12:
			decimal = temperature & 0x0F;
 8002d30:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002d32:	f003 030f 	and.w	r3, r3, #15
 8002d36:	ee07 3a90 	vmov	s15, r3
 8002d3a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002d3e:	edc7 7a08 	vstr	s15, [r7, #32]
			decimal *= (float)DS18B20_DECIMAL_STEPS_12BIT;
 8002d42:	edd7 7a08 	vldr	s15, [r7, #32]
 8002d46:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8002da0 <DS18B20_Read+0x1f4>
 8002d4a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d4e:	edc7 7a08 	vstr	s15, [r7, #32]
		 break;
 8002d52:	e004      	b.n	8002d5e <DS18B20_Read+0x1b2>
		default:
			decimal = 0xFF;
 8002d54:	4b13      	ldr	r3, [pc, #76]	; (8002da4 <DS18B20_Read+0x1f8>)
 8002d56:	623b      	str	r3, [r7, #32]
			digit = 0;
 8002d58:	2300      	movs	r3, #0
 8002d5a:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	}

	/* Check for negative part */
	decimal = digit + decimal;
 8002d5e:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 8002d62:	ee07 3a90 	vmov	s15, r3
 8002d66:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002d6a:	ed97 7a08 	vldr	s14, [r7, #32]
 8002d6e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d72:	edc7 7a08 	vstr	s15, [r7, #32]
	if (minus)
 8002d76:	f997 3024 	ldrsb.w	r3, [r7, #36]	; 0x24
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d007      	beq.n	8002d8e <DS18B20_Read+0x1e2>
		decimal = 0 - decimal;
 8002d7e:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8002da8 <DS18B20_Read+0x1fc>
 8002d82:	edd7 7a08 	vldr	s15, [r7, #32]
 8002d86:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002d8a:	edc7 7a08 	vstr	s15, [r7, #32]


	/* Set to pointer */
	*destination = decimal;
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	6a3a      	ldr	r2, [r7, #32]
 8002d92:	601a      	str	r2, [r3, #0]

	/* Return 1, temperature valid */
	return true;
 8002d94:	2301      	movs	r3, #1
}
 8002d96:	4618      	mov	r0, r3
 8002d98:	372c      	adds	r7, #44	; 0x2c
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	bd90      	pop	{r4, r7, pc}
 8002d9e:	bf00      	nop
 8002da0:	3d800000 	.word	0x3d800000
 8002da4:	437f0000 	.word	0x437f0000
 8002da8:	00000000 	.word	0x00000000

08002dac <DS18B20_SetResolution>:
	/* Return 9 - 12 value according to number of bits */
	return ((conf & 0x60) >> 5) + 9;
}

uint8_t DS18B20_SetResolution(OneWire_t* OneWire, uint8_t *ROM, DS18B20_Resolution_t resolution)
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b086      	sub	sp, #24
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	60f8      	str	r0, [r7, #12]
 8002db4:	60b9      	str	r1, [r7, #8]
 8002db6:	4613      	mov	r3, r2
 8002db8:	71fb      	strb	r3, [r7, #7]
	uint8_t th, tl, conf;
	if (!DS18B20_Is(ROM))
 8002dba:	68b8      	ldr	r0, [r7, #8]
 8002dbc:	f000 f87e 	bl	8002ebc <DS18B20_Is>
 8002dc0:	4603      	mov	r3, r0
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d101      	bne.n	8002dca <DS18B20_SetResolution+0x1e>
		return 0;
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	e074      	b.n	8002eb4 <DS18B20_SetResolution+0x108>


	/* Reset line */
	OneWire_Reset(OneWire);
 8002dca:	68f8      	ldr	r0, [r7, #12]
 8002dcc:	f001 fe22 	bl	8004a14 <OneWire_Reset>
	/* Select ROM number */
	OneWire_SelectWithPointer(OneWire, ROM);
 8002dd0:	68b9      	ldr	r1, [r7, #8]
 8002dd2:	68f8      	ldr	r0, [r7, #12]
 8002dd4:	f001 ffd9 	bl	8004d8a <OneWire_SelectWithPointer>
	/* Read scratchpad command by onewire protocol */
	OneWire_WriteByte(OneWire, ONEWIRE_CMD_RSCRATCHPAD);
 8002dd8:	21be      	movs	r1, #190	; 0xbe
 8002dda:	68f8      	ldr	r0, [r7, #12]
 8002ddc:	f001 fea0 	bl	8004b20 <OneWire_WriteByte>

	/* Ignore first 2 bytes */
	OneWire_ReadByte(OneWire);
 8002de0:	68f8      	ldr	r0, [r7, #12]
 8002de2:	f001 febb 	bl	8004b5c <OneWire_ReadByte>
	OneWire_ReadByte(OneWire);
 8002de6:	68f8      	ldr	r0, [r7, #12]
 8002de8:	f001 feb8 	bl	8004b5c <OneWire_ReadByte>

	th = OneWire_ReadByte(OneWire);
 8002dec:	68f8      	ldr	r0, [r7, #12]
 8002dee:	f001 feb5 	bl	8004b5c <OneWire_ReadByte>
 8002df2:	4603      	mov	r3, r0
 8002df4:	75bb      	strb	r3, [r7, #22]
	tl = OneWire_ReadByte(OneWire);
 8002df6:	68f8      	ldr	r0, [r7, #12]
 8002df8:	f001 feb0 	bl	8004b5c <OneWire_ReadByte>
 8002dfc:	4603      	mov	r3, r0
 8002dfe:	757b      	strb	r3, [r7, #21]
	conf = OneWire_ReadByte(OneWire);
 8002e00:	68f8      	ldr	r0, [r7, #12]
 8002e02:	f001 feab 	bl	8004b5c <OneWire_ReadByte>
 8002e06:	4603      	mov	r3, r0
 8002e08:	75fb      	strb	r3, [r7, #23]

	if (resolution == DS18B20_Resolution_9bits)
 8002e0a:	79fb      	ldrb	r3, [r7, #7]
 8002e0c:	2b09      	cmp	r3, #9
 8002e0e:	d108      	bne.n	8002e22 <DS18B20_SetResolution+0x76>
	{
		conf &= ~(1 << DS18B20_RESOLUTION_R1);
 8002e10:	7dfb      	ldrb	r3, [r7, #23]
 8002e12:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002e16:	75fb      	strb	r3, [r7, #23]
		conf &= ~(1 << DS18B20_RESOLUTION_R0);
 8002e18:	7dfb      	ldrb	r3, [r7, #23]
 8002e1a:	f023 0320 	bic.w	r3, r3, #32
 8002e1e:	75fb      	strb	r3, [r7, #23]
 8002e20:	e022      	b.n	8002e68 <DS18B20_SetResolution+0xbc>
	}
	else if (resolution == DS18B20_Resolution_10bits)
 8002e22:	79fb      	ldrb	r3, [r7, #7]
 8002e24:	2b0a      	cmp	r3, #10
 8002e26:	d108      	bne.n	8002e3a <DS18B20_SetResolution+0x8e>
	{
		conf &= ~(1 << DS18B20_RESOLUTION_R1);
 8002e28:	7dfb      	ldrb	r3, [r7, #23]
 8002e2a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002e2e:	75fb      	strb	r3, [r7, #23]
		conf |= 1 << DS18B20_RESOLUTION_R0;
 8002e30:	7dfb      	ldrb	r3, [r7, #23]
 8002e32:	f043 0320 	orr.w	r3, r3, #32
 8002e36:	75fb      	strb	r3, [r7, #23]
 8002e38:	e016      	b.n	8002e68 <DS18B20_SetResolution+0xbc>
	}
	else if (resolution == DS18B20_Resolution_11bits)
 8002e3a:	79fb      	ldrb	r3, [r7, #7]
 8002e3c:	2b0b      	cmp	r3, #11
 8002e3e:	d108      	bne.n	8002e52 <DS18B20_SetResolution+0xa6>
	{
		conf |= 1 << DS18B20_RESOLUTION_R1;
 8002e40:	7dfb      	ldrb	r3, [r7, #23]
 8002e42:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002e46:	75fb      	strb	r3, [r7, #23]
		conf &= ~(1 << DS18B20_RESOLUTION_R0);
 8002e48:	7dfb      	ldrb	r3, [r7, #23]
 8002e4a:	f023 0320 	bic.w	r3, r3, #32
 8002e4e:	75fb      	strb	r3, [r7, #23]
 8002e50:	e00a      	b.n	8002e68 <DS18B20_SetResolution+0xbc>
	}
	else if (resolution == DS18B20_Resolution_12bits)
 8002e52:	79fb      	ldrb	r3, [r7, #7]
 8002e54:	2b0c      	cmp	r3, #12
 8002e56:	d107      	bne.n	8002e68 <DS18B20_SetResolution+0xbc>
	{
		conf |= 1 << DS18B20_RESOLUTION_R1;
 8002e58:	7dfb      	ldrb	r3, [r7, #23]
 8002e5a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002e5e:	75fb      	strb	r3, [r7, #23]
		conf |= 1 << DS18B20_RESOLUTION_R0;
 8002e60:	7dfb      	ldrb	r3, [r7, #23]
 8002e62:	f043 0320 	orr.w	r3, r3, #32
 8002e66:	75fb      	strb	r3, [r7, #23]
	}

	/* Reset line */
	OneWire_Reset(OneWire);
 8002e68:	68f8      	ldr	r0, [r7, #12]
 8002e6a:	f001 fdd3 	bl	8004a14 <OneWire_Reset>
	/* Select ROM number */
	OneWire_SelectWithPointer(OneWire, ROM);
 8002e6e:	68b9      	ldr	r1, [r7, #8]
 8002e70:	68f8      	ldr	r0, [r7, #12]
 8002e72:	f001 ff8a 	bl	8004d8a <OneWire_SelectWithPointer>
	/* Write scratchpad command by onewire protocol, only th, tl and conf register can be written */
	OneWire_WriteByte(OneWire, ONEWIRE_CMD_WSCRATCHPAD);
 8002e76:	214e      	movs	r1, #78	; 0x4e
 8002e78:	68f8      	ldr	r0, [r7, #12]
 8002e7a:	f001 fe51 	bl	8004b20 <OneWire_WriteByte>

	/* Write bytes */
	OneWire_WriteByte(OneWire, th);
 8002e7e:	7dbb      	ldrb	r3, [r7, #22]
 8002e80:	4619      	mov	r1, r3
 8002e82:	68f8      	ldr	r0, [r7, #12]
 8002e84:	f001 fe4c 	bl	8004b20 <OneWire_WriteByte>
	OneWire_WriteByte(OneWire, tl);
 8002e88:	7d7b      	ldrb	r3, [r7, #21]
 8002e8a:	4619      	mov	r1, r3
 8002e8c:	68f8      	ldr	r0, [r7, #12]
 8002e8e:	f001 fe47 	bl	8004b20 <OneWire_WriteByte>
	OneWire_WriteByte(OneWire, conf);
 8002e92:	7dfb      	ldrb	r3, [r7, #23]
 8002e94:	4619      	mov	r1, r3
 8002e96:	68f8      	ldr	r0, [r7, #12]
 8002e98:	f001 fe42 	bl	8004b20 <OneWire_WriteByte>

	/* Reset line */
	OneWire_Reset(OneWire);
 8002e9c:	68f8      	ldr	r0, [r7, #12]
 8002e9e:	f001 fdb9 	bl	8004a14 <OneWire_Reset>
	/* Select ROM number */
	OneWire_SelectWithPointer(OneWire, ROM);
 8002ea2:	68b9      	ldr	r1, [r7, #8]
 8002ea4:	68f8      	ldr	r0, [r7, #12]
 8002ea6:	f001 ff70 	bl	8004d8a <OneWire_SelectWithPointer>
	/* Copy scratchpad to EEPROM of DS18B20 */
	OneWire_WriteByte(OneWire, ONEWIRE_CMD_CPYSCRATCHPAD);
 8002eaa:	2148      	movs	r1, #72	; 0x48
 8002eac:	68f8      	ldr	r0, [r7, #12]
 8002eae:	f001 fe37 	bl	8004b20 <OneWire_WriteByte>

	return 1;
 8002eb2:	2301      	movs	r3, #1
}
 8002eb4:	4618      	mov	r0, r3
 8002eb6:	3718      	adds	r7, #24
 8002eb8:	46bd      	mov	sp, r7
 8002eba:	bd80      	pop	{r7, pc}

08002ebc <DS18B20_Is>:

uint8_t DS18B20_Is(uint8_t *ROM)
{
 8002ebc:	b480      	push	{r7}
 8002ebe:	b083      	sub	sp, #12
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
	/* Checks if first byte is equal to DS18B20's family code */
	if (*ROM == DS18B20_FAMILY_CODE)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	781b      	ldrb	r3, [r3, #0]
 8002ec8:	2b28      	cmp	r3, #40	; 0x28
 8002eca:	d101      	bne.n	8002ed0 <DS18B20_Is+0x14>
		return 1;
 8002ecc:	2301      	movs	r3, #1
 8002ece:	e000      	b.n	8002ed2 <DS18B20_Is+0x16>

	return 0;
 8002ed0:	2300      	movs	r3, #0
}
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	370c      	adds	r7, #12
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002edc:	4770      	bx	lr

08002ede <DS18B20_DisableAlarmTemperature>:

	return 1;
}

uint8_t DS18B20_DisableAlarmTemperature(OneWire_t* OneWire, uint8_t *ROM)
{
 8002ede:	b580      	push	{r7, lr}
 8002ee0:	b084      	sub	sp, #16
 8002ee2:	af00      	add	r7, sp, #0
 8002ee4:	6078      	str	r0, [r7, #4]
 8002ee6:	6039      	str	r1, [r7, #0]
	uint8_t tl, th, conf;
	if (!DS18B20_Is(ROM))
 8002ee8:	6838      	ldr	r0, [r7, #0]
 8002eea:	f7ff ffe7 	bl	8002ebc <DS18B20_Is>
 8002eee:	4603      	mov	r3, r0
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d101      	bne.n	8002ef8 <DS18B20_DisableAlarmTemperature+0x1a>
		return 0;
 8002ef4:	2300      	movs	r3, #0
 8002ef6:	e049      	b.n	8002f8c <DS18B20_DisableAlarmTemperature+0xae>

	/* Reset line */
	OneWire_Reset(OneWire);
 8002ef8:	6878      	ldr	r0, [r7, #4]
 8002efa:	f001 fd8b 	bl	8004a14 <OneWire_Reset>
	/* Select ROM number */
	OneWire_SelectWithPointer(OneWire, ROM);
 8002efe:	6839      	ldr	r1, [r7, #0]
 8002f00:	6878      	ldr	r0, [r7, #4]
 8002f02:	f001 ff42 	bl	8004d8a <OneWire_SelectWithPointer>
	/* Read scratchpad command by onewire protocol */
	OneWire_WriteByte(OneWire, ONEWIRE_CMD_RSCRATCHPAD);
 8002f06:	21be      	movs	r1, #190	; 0xbe
 8002f08:	6878      	ldr	r0, [r7, #4]
 8002f0a:	f001 fe09 	bl	8004b20 <OneWire_WriteByte>

	/* Ignore first 2 bytes */
	OneWire_ReadByte(OneWire);
 8002f0e:	6878      	ldr	r0, [r7, #4]
 8002f10:	f001 fe24 	bl	8004b5c <OneWire_ReadByte>
	OneWire_ReadByte(OneWire);
 8002f14:	6878      	ldr	r0, [r7, #4]
 8002f16:	f001 fe21 	bl	8004b5c <OneWire_ReadByte>

	th = OneWire_ReadByte(OneWire);
 8002f1a:	6878      	ldr	r0, [r7, #4]
 8002f1c:	f001 fe1e 	bl	8004b5c <OneWire_ReadByte>
 8002f20:	4603      	mov	r3, r0
 8002f22:	73fb      	strb	r3, [r7, #15]
	tl = OneWire_ReadByte(OneWire);
 8002f24:	6878      	ldr	r0, [r7, #4]
 8002f26:	f001 fe19 	bl	8004b5c <OneWire_ReadByte>
 8002f2a:	4603      	mov	r3, r0
 8002f2c:	73bb      	strb	r3, [r7, #14]
	conf = OneWire_ReadByte(OneWire);
 8002f2e:	6878      	ldr	r0, [r7, #4]
 8002f30:	f001 fe14 	bl	8004b5c <OneWire_ReadByte>
 8002f34:	4603      	mov	r3, r0
 8002f36:	737b      	strb	r3, [r7, #13]

	th = 125;
 8002f38:	237d      	movs	r3, #125	; 0x7d
 8002f3a:	73fb      	strb	r3, [r7, #15]
	tl = (uint8_t)-55;
 8002f3c:	23c9      	movs	r3, #201	; 0xc9
 8002f3e:	73bb      	strb	r3, [r7, #14]

	/* Reset line */
	OneWire_Reset(OneWire);
 8002f40:	6878      	ldr	r0, [r7, #4]
 8002f42:	f001 fd67 	bl	8004a14 <OneWire_Reset>
	/* Select ROM number */
	OneWire_SelectWithPointer(OneWire, ROM);
 8002f46:	6839      	ldr	r1, [r7, #0]
 8002f48:	6878      	ldr	r0, [r7, #4]
 8002f4a:	f001 ff1e 	bl	8004d8a <OneWire_SelectWithPointer>
	/* Write scratchpad command by onewire protocol, only th, tl and conf register can be written */
	OneWire_WriteByte(OneWire, ONEWIRE_CMD_WSCRATCHPAD);
 8002f4e:	214e      	movs	r1, #78	; 0x4e
 8002f50:	6878      	ldr	r0, [r7, #4]
 8002f52:	f001 fde5 	bl	8004b20 <OneWire_WriteByte>

	/* Write bytes */
	OneWire_WriteByte(OneWire, th);
 8002f56:	7bfb      	ldrb	r3, [r7, #15]
 8002f58:	4619      	mov	r1, r3
 8002f5a:	6878      	ldr	r0, [r7, #4]
 8002f5c:	f001 fde0 	bl	8004b20 <OneWire_WriteByte>
	OneWire_WriteByte(OneWire, tl);
 8002f60:	7bbb      	ldrb	r3, [r7, #14]
 8002f62:	4619      	mov	r1, r3
 8002f64:	6878      	ldr	r0, [r7, #4]
 8002f66:	f001 fddb 	bl	8004b20 <OneWire_WriteByte>
	OneWire_WriteByte(OneWire, conf);
 8002f6a:	7b7b      	ldrb	r3, [r7, #13]
 8002f6c:	4619      	mov	r1, r3
 8002f6e:	6878      	ldr	r0, [r7, #4]
 8002f70:	f001 fdd6 	bl	8004b20 <OneWire_WriteByte>

	/* Reset line */
	OneWire_Reset(OneWire);
 8002f74:	6878      	ldr	r0, [r7, #4]
 8002f76:	f001 fd4d 	bl	8004a14 <OneWire_Reset>
	/* Select ROM number */
	OneWire_SelectWithPointer(OneWire, ROM);
 8002f7a:	6839      	ldr	r1, [r7, #0]
 8002f7c:	6878      	ldr	r0, [r7, #4]
 8002f7e:	f001 ff04 	bl	8004d8a <OneWire_SelectWithPointer>
	/* Copy scratchpad to EEPROM of DS18B20 */
	OneWire_WriteByte(OneWire, ONEWIRE_CMD_CPYSCRATCHPAD);
 8002f82:	2148      	movs	r1, #72	; 0x48
 8002f84:	6878      	ldr	r0, [r7, #4]
 8002f86:	f001 fdcb 	bl	8004b20 <OneWire_WriteByte>

	return 1;
 8002f8a:	2301      	movs	r3, #1
}
 8002f8c:	4618      	mov	r0, r3
 8002f8e:	3710      	adds	r7, #16
 8002f90:	46bd      	mov	sp, r7
 8002f92:	bd80      	pop	{r7, pc}

08002f94 <DS18B20_AllDone>:
	/* Start alarm search */
	return OneWire_Search(OneWire, DS18B20_CMD_ALARMSEARCH);
}

uint8_t DS18B20_AllDone(OneWire_t* OneWire)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b082      	sub	sp, #8
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
	/* If read bit is low, then device is not finished yet with calculation temperature */
	return OneWire_ReadBit(OneWire);
 8002f9c:	6878      	ldr	r0, [r7, #4]
 8002f9e:	f001 fd95 	bl	8004acc <OneWire_ReadBit>
 8002fa2:	4603      	mov	r3, r0
}
 8002fa4:	4618      	mov	r0, r3
 8002fa6:	3708      	adds	r7, #8
 8002fa8:	46bd      	mov	sp, r7
 8002faa:	bd80      	pop	{r7, pc}

08002fac <cliDS18B20>:

#ifdef _USE_HW_CLI
void cliDS18B20(cli_args_t *args)
{
 8002fac:	b580      	push	{r7, lr}
 8002fae:	b084      	sub	sp, #16
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	6078      	str	r0, [r7, #4]
  bool ret = false;
 8002fb4:	2300      	movs	r3, #0
 8002fb6:	73fb      	strb	r3, [r7, #15]


  if (args->argc == 1 && args->isStr(0, "test") == true)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	881b      	ldrh	r3, [r3, #0]
 8002fbc:	2b01      	cmp	r3, #1
 8002fbe:	d11b      	bne.n	8002ff8 <cliDS18B20+0x4c>
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	695b      	ldr	r3, [r3, #20]
 8002fc4:	4913      	ldr	r1, [pc, #76]	; (8003014 <cliDS18B20+0x68>)
 8002fc6:	2000      	movs	r0, #0
 8002fc8:	4798      	blx	r3
 8002fca:	4603      	mov	r3, r0
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d013      	beq.n	8002ff8 <cliDS18B20+0x4c>
  {

	  while(cliKeepLoop())
 8002fd0:	e00b      	b.n	8002fea <cliDS18B20+0x3e>
	  {
		  Ds18b20_ManualConvert();
 8002fd2:	f7ff fd49 	bl	8002a68 <Ds18b20_ManualConvert>
		  cliPrintf("DS18B20_Data : %0.1f\n", ds18b20[0].Temperature);
 8002fd6:	4b10      	ldr	r3, [pc, #64]	; (8003018 <cliDS18B20+0x6c>)
 8002fd8:	689b      	ldr	r3, [r3, #8]
 8002fda:	4618      	mov	r0, r3
 8002fdc:	f7fd facc 	bl	8000578 <__aeabi_f2d>
 8002fe0:	4602      	mov	r2, r0
 8002fe2:	460b      	mov	r3, r1
 8002fe4:	480d      	ldr	r0, [pc, #52]	; (800301c <cliDS18B20+0x70>)
 8002fe6:	f7ff fa83 	bl	80024f0 <cliPrintf>
	  while(cliKeepLoop())
 8002fea:	f7ff fb7b 	bl	80026e4 <cliKeepLoop>
 8002fee:	4603      	mov	r3, r0
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d1ee      	bne.n	8002fd2 <cliDS18B20+0x26>
	  }
    ret = true;
 8002ff4:	2301      	movs	r3, #1
 8002ff6:	73fb      	strb	r3, [r7, #15]
  }

  if (ret != true)
 8002ff8:	7bfb      	ldrb	r3, [r7, #15]
 8002ffa:	f083 0301 	eor.w	r3, r3, #1
 8002ffe:	b2db      	uxtb	r3, r3
 8003000:	2b00      	cmp	r3, #0
 8003002:	d002      	beq.n	800300a <cliDS18B20+0x5e>
  {
    cliPrintf("DS18B20 test\n");
 8003004:	4806      	ldr	r0, [pc, #24]	; (8003020 <cliDS18B20+0x74>)
 8003006:	f7ff fa73 	bl	80024f0 <cliPrintf>
  }
}
 800300a:	bf00      	nop
 800300c:	3710      	adds	r7, #16
 800300e:	46bd      	mov	sp, r7
 8003010:	bd80      	pop	{r7, pc}
 8003012:	bf00      	nop
 8003014:	08017140 	.word	0x08017140
 8003018:	20000724 	.word	0x20000724
 800301c:	08017148 	.word	0x08017148
 8003020:	08017160 	.word	0x08017160

08003024 <fatfsInit>:
#ifdef _USE_HW_CLI
static void cliFatfs(cli_args_t *args);
#endif

bool fatfsInit(void)
{
 8003024:	b580      	push	{r7, lr}
 8003026:	b082      	sub	sp, #8
 8003028:	af00      	add	r7, sp, #0
  bool ret = true;
 800302a:	2301      	movs	r3, #1
 800302c:	71fb      	strb	r3, [r7, #7]


  if(FATFS_LinkDriver(&SD_Driver, SDPath) == 0)
 800302e:	490d      	ldr	r1, [pc, #52]	; (8003064 <fatfsInit+0x40>)
 8003030:	480d      	ldr	r0, [pc, #52]	; (8003068 <fatfsInit+0x44>)
 8003032:	f008 fbd9 	bl	800b7e8 <FATFS_LinkDriver>
 8003036:	4603      	mov	r3, r0
 8003038:	2b00      	cmp	r3, #0
 800303a:	d10a      	bne.n	8003052 <fatfsInit+0x2e>
  {
    if(f_mount(&SDFatFs, (TCHAR const*)SDPath, 0) == FR_OK)
 800303c:	2200      	movs	r2, #0
 800303e:	4909      	ldr	r1, [pc, #36]	; (8003064 <fatfsInit+0x40>)
 8003040:	480a      	ldr	r0, [pc, #40]	; (800306c <fatfsInit+0x48>)
 8003042:	f006 ffcb 	bl	8009fdc <f_mount>
 8003046:	4603      	mov	r3, r0
 8003048:	2b00      	cmp	r3, #0
 800304a:	d102      	bne.n	8003052 <fatfsInit+0x2e>
    {
      is_init = true;
 800304c:	4b08      	ldr	r3, [pc, #32]	; (8003070 <fatfsInit+0x4c>)
 800304e:	2201      	movs	r2, #1
 8003050:	701a      	strb	r2, [r3, #0]
    }
  }

#ifdef _USE_HW_CLI
  cliAdd("fatfs", cliFatfs);
 8003052:	4908      	ldr	r1, [pc, #32]	; (8003074 <fatfsInit+0x50>)
 8003054:	4808      	ldr	r0, [pc, #32]	; (8003078 <fatfsInit+0x54>)
 8003056:	f7ff fb5b 	bl	8002710 <cliAdd>
#endif

  return ret;
 800305a:	79fb      	ldrb	r3, [r7, #7]
}
 800305c:	4618      	mov	r0, r3
 800305e:	3708      	adds	r7, #8
 8003060:	46bd      	mov	sp, r7
 8003062:	bd80      	pop	{r7, pc}
 8003064:	2000098c 	.word	0x2000098c
 8003068:	08017628 	.word	0x08017628
 800306c:	20000758 	.word	0x20000758
 8003070:	20000754 	.word	0x20000754
 8003074:	08003151 	.word	0x08003151
 8003078:	08017170 	.word	0x08017170

0800307c <fatfsDir>:


#ifdef _USE_HW_CLI

FRESULT fatfsDir(char* path)
{
 800307c:	b580      	push	{r7, lr}
 800307e:	b0d6      	sub	sp, #344	; 0x158
 8003080:	af00      	add	r7, sp, #0
 8003082:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8003086:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 800308a:	6018      	str	r0, [r3, #0]
  FRESULT res;
  DIR dir;
  FILINFO fno;


  res = f_opendir(&dir, path);                       /* Open the directory */
 800308c:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8003090:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8003094:	f507 7290 	add.w	r2, r7, #288	; 0x120
 8003098:	6819      	ldr	r1, [r3, #0]
 800309a:	4610      	mov	r0, r2
 800309c:	f007 ff17 	bl	800aece <f_opendir>
 80030a0:	4603      	mov	r3, r0
 80030a2:	f887 3157 	strb.w	r3, [r7, #343]	; 0x157
  if (res == FR_OK)
 80030a6:	f897 3157 	ldrb.w	r3, [r7, #343]	; 0x157
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d144      	bne.n	8003138 <fatfsDir+0xbc>
  {
    for (;;)
    {
      res = f_readdir(&dir, &fno);                   /* Read a directory item */
 80030ae:	f107 0208 	add.w	r2, r7, #8
 80030b2:	f507 7390 	add.w	r3, r7, #288	; 0x120
 80030b6:	4611      	mov	r1, r2
 80030b8:	4618      	mov	r0, r3
 80030ba:	f007 ffb1 	bl	800b020 <f_readdir>
 80030be:	4603      	mov	r3, r0
 80030c0:	f887 3157 	strb.w	r3, [r7, #343]	; 0x157
      if (res != FR_OK || fno.fname[0] == 0) break;  /* Break on error or end of dir */
 80030c4:	f897 3157 	ldrb.w	r3, [r7, #343]	; 0x157
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d130      	bne.n	800312e <fatfsDir+0xb2>
 80030cc:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 80030d0:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 80030d4:	7d9b      	ldrb	r3, [r3, #22]
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d029      	beq.n	800312e <fatfsDir+0xb2>
      if (fno.fattrib & AM_DIR)
 80030da:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 80030de:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 80030e2:	7a1b      	ldrb	r3, [r3, #8]
 80030e4:	f003 0310 	and.w	r3, r3, #16
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d00c      	beq.n	8003106 <fatfsDir+0x8a>
      {                    /* It is a directory */
        cliPrintf(" %s/%s \n", path, fno.fname);
 80030ec:	f107 0308 	add.w	r3, r7, #8
 80030f0:	f103 0216 	add.w	r2, r3, #22
 80030f4:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 80030f8:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 80030fc:	6819      	ldr	r1, [r3, #0]
 80030fe:	4812      	ldr	r0, [pc, #72]	; (8003148 <fatfsDir+0xcc>)
 8003100:	f7ff f9f6 	bl	80024f0 <cliPrintf>
 8003104:	e7d3      	b.n	80030ae <fatfsDir+0x32>
      }
      else
      {                                       /* It is a file. */
        cliPrintf(" %s/%32s \t%d bytes\n", path, fno.fname, (int)fno.fsize);
 8003106:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 800310a:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	4618      	mov	r0, r3
 8003112:	f107 0308 	add.w	r3, r7, #8
 8003116:	f103 0216 	add.w	r2, r3, #22
 800311a:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 800311e:	f5a3 71aa 	sub.w	r1, r3, #340	; 0x154
 8003122:	4603      	mov	r3, r0
 8003124:	6809      	ldr	r1, [r1, #0]
 8003126:	4809      	ldr	r0, [pc, #36]	; (800314c <fatfsDir+0xd0>)
 8003128:	f7ff f9e2 	bl	80024f0 <cliPrintf>
      res = f_readdir(&dir, &fno);                   /* Read a directory item */
 800312c:	e7bf      	b.n	80030ae <fatfsDir+0x32>
      }
    }
    f_closedir(&dir);
 800312e:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8003132:	4618      	mov	r0, r3
 8003134:	f007 ff4e 	bl	800afd4 <f_closedir>
  }

  return res;
 8003138:	f897 3157 	ldrb.w	r3, [r7, #343]	; 0x157
}
 800313c:	4618      	mov	r0, r3
 800313e:	f507 77ac 	add.w	r7, r7, #344	; 0x158
 8003142:	46bd      	mov	sp, r7
 8003144:	bd80      	pop	{r7, pc}
 8003146:	bf00      	nop
 8003148:	08017178 	.word	0x08017178
 800314c:	08017184 	.word	0x08017184

08003150 <cliFatfs>:

void cliFatfs(cli_args_t *args)
{
 8003150:	b580      	push	{r7, lr}
 8003152:	f5ad 7d1a 	sub.w	sp, sp, #616	; 0x268
 8003156:	af00      	add	r7, sp, #0
 8003158:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800315c:	f5a3 7319 	sub.w	r3, r3, #612	; 0x264
 8003160:	6018      	str	r0, [r3, #0]
  bool ret = false;
 8003162:	2300      	movs	r3, #0
 8003164:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267


  if (args->argc == 1 && args->isStr(0, "info") == true)
 8003168:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800316c:	f5a3 7319 	sub.w	r3, r3, #612	; 0x264
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	881b      	ldrh	r3, [r3, #0]
 8003174:	2b01      	cmp	r3, #1
 8003176:	d14d      	bne.n	8003214 <cliFatfs+0xc4>
 8003178:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800317c:	f5a3 7319 	sub.w	r3, r3, #612	; 0x264
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	695b      	ldr	r3, [r3, #20]
 8003184:	4990      	ldr	r1, [pc, #576]	; (80033c8 <cliFatfs+0x278>)
 8003186:	2000      	movs	r0, #0
 8003188:	4798      	blx	r3
 800318a:	4603      	mov	r3, r0
 800318c:	2b00      	cmp	r3, #0
 800318e:	d041      	beq.n	8003214 <cliFatfs+0xc4>
  {
    cliPrintf("fatfs init \t: %d\n", is_init);
 8003190:	4b8e      	ldr	r3, [pc, #568]	; (80033cc <cliFatfs+0x27c>)
 8003192:	781b      	ldrb	r3, [r3, #0]
 8003194:	4619      	mov	r1, r3
 8003196:	488e      	ldr	r0, [pc, #568]	; (80033d0 <cliFatfs+0x280>)
 8003198:	f7ff f9aa 	bl	80024f0 <cliPrintf>

    if (is_init == true)
 800319c:	4b8b      	ldr	r3, [pc, #556]	; (80033cc <cliFatfs+0x27c>)
 800319e:	781b      	ldrb	r3, [r3, #0]
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d034      	beq.n	800320e <cliFatfs+0xbe>
      FATFS *fs;
       DWORD fre_clust, fre_sect, tot_sect;
       FRESULT res;

       /* Get volume information and free clusters of drive 1 */
       res = f_getfree("", &fre_clust, &fs);
 80031a4:	f507 7211 	add.w	r2, r7, #580	; 0x244
 80031a8:	f507 7310 	add.w	r3, r7, #576	; 0x240
 80031ac:	4619      	mov	r1, r3
 80031ae:	4889      	ldr	r0, [pc, #548]	; (80033d4 <cliFatfs+0x284>)
 80031b0:	f007 ff83 	bl	800b0ba <f_getfree>
 80031b4:	4603      	mov	r3, r0
 80031b6:	f887 325f 	strb.w	r3, [r7, #607]	; 0x25f
       if (res == FR_OK)
 80031ba:	f897 325f 	ldrb.w	r3, [r7, #607]	; 0x25f
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d11f      	bne.n	8003202 <cliFatfs+0xb2>
       {
         /* Get total sectors and free sectors */
         tot_sect = (fs->n_fatent - 2) * fs->csize;
 80031c2:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 80031c6:	699b      	ldr	r3, [r3, #24]
 80031c8:	3b02      	subs	r3, #2
 80031ca:	f8d7 2244 	ldr.w	r2, [r7, #580]	; 0x244
 80031ce:	8952      	ldrh	r2, [r2, #10]
 80031d0:	fb02 f303 	mul.w	r3, r2, r3
 80031d4:	f8c7 3258 	str.w	r3, [r7, #600]	; 0x258
         fre_sect = fre_clust * fs->csize;
 80031d8:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 80031dc:	895b      	ldrh	r3, [r3, #10]
 80031de:	461a      	mov	r2, r3
 80031e0:	f8d7 3240 	ldr.w	r3, [r7, #576]	; 0x240
 80031e4:	fb02 f303 	mul.w	r3, r2, r3
 80031e8:	f8c7 3254 	str.w	r3, [r7, #596]	; 0x254

         /* Print the free space (assuming 512 bytes/sector) */
         cliPrintf("%10lu KiB total drive space.\n%10lu KiB available.\n", tot_sect / 2, fre_sect / 2);
 80031ec:	f8d7 3258 	ldr.w	r3, [r7, #600]	; 0x258
 80031f0:	0859      	lsrs	r1, r3, #1
 80031f2:	f8d7 3254 	ldr.w	r3, [r7, #596]	; 0x254
 80031f6:	085b      	lsrs	r3, r3, #1
 80031f8:	461a      	mov	r2, r3
 80031fa:	4877      	ldr	r0, [pc, #476]	; (80033d8 <cliFatfs+0x288>)
 80031fc:	f7ff f978 	bl	80024f0 <cliPrintf>
 8003200:	e005      	b.n	800320e <cliFatfs+0xbe>
       }
       else
       {
         cliPrintf(" err : %d\n", res);
 8003202:	f897 325f 	ldrb.w	r3, [r7, #607]	; 0x25f
 8003206:	4619      	mov	r1, r3
 8003208:	4874      	ldr	r0, [pc, #464]	; (80033dc <cliFatfs+0x28c>)
 800320a:	f7ff f971 	bl	80024f0 <cliPrintf>
       }
    }

    ret = true;
 800320e:	2301      	movs	r3, #1
 8003210:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
  }

  if (args->argc == 1 && args->isStr(0, "dir") == true)
 8003214:	f507 731a 	add.w	r3, r7, #616	; 0x268
 8003218:	f5a3 7319 	sub.w	r3, r3, #612	; 0x264
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	881b      	ldrh	r3, [r3, #0]
 8003220:	2b01      	cmp	r3, #1
 8003222:	d11e      	bne.n	8003262 <cliFatfs+0x112>
 8003224:	f507 731a 	add.w	r3, r7, #616	; 0x268
 8003228:	f5a3 7319 	sub.w	r3, r3, #612	; 0x264
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	695b      	ldr	r3, [r3, #20]
 8003230:	496b      	ldr	r1, [pc, #428]	; (80033e0 <cliFatfs+0x290>)
 8003232:	2000      	movs	r0, #0
 8003234:	4798      	blx	r3
 8003236:	4603      	mov	r3, r0
 8003238:	2b00      	cmp	r3, #0
 800323a:	d012      	beq.n	8003262 <cliFatfs+0x112>
  {
    FRESULT res;

    res = fatfsDir("/");
 800323c:	4869      	ldr	r0, [pc, #420]	; (80033e4 <cliFatfs+0x294>)
 800323e:	f7ff ff1d 	bl	800307c <fatfsDir>
 8003242:	4603      	mov	r3, r0
 8003244:	f887 3253 	strb.w	r3, [r7, #595]	; 0x253
    if (res != FR_OK)
 8003248:	f897 3253 	ldrb.w	r3, [r7, #595]	; 0x253
 800324c:	2b00      	cmp	r3, #0
 800324e:	d005      	beq.n	800325c <cliFatfs+0x10c>
    {
      cliPrintf(" err : %d\n", res);
 8003250:	f897 3253 	ldrb.w	r3, [r7, #595]	; 0x253
 8003254:	4619      	mov	r1, r3
 8003256:	4861      	ldr	r0, [pc, #388]	; (80033dc <cliFatfs+0x28c>)
 8003258:	f7ff f94a 	bl	80024f0 <cliPrintf>
    }

    ret = true;
 800325c:	2301      	movs	r3, #1
 800325e:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
  }

  if (args->argc == 1 && args->isStr(0, "test") == true)
 8003262:	f507 731a 	add.w	r3, r7, #616	; 0x268
 8003266:	f5a3 7319 	sub.w	r3, r3, #612	; 0x264
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	881b      	ldrh	r3, [r3, #0]
 800326e:	2b01      	cmp	r3, #1
 8003270:	f040 8095 	bne.w	800339e <cliFatfs+0x24e>
 8003274:	f507 731a 	add.w	r3, r7, #616	; 0x268
 8003278:	f5a3 7319 	sub.w	r3, r3, #612	; 0x264
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	695b      	ldr	r3, [r3, #20]
 8003280:	4959      	ldr	r1, [pc, #356]	; (80033e8 <cliFatfs+0x298>)
 8003282:	2000      	movs	r0, #0
 8003284:	4798      	blx	r3
 8003286:	4603      	mov	r3, r0
 8003288:	2b00      	cmp	r3, #0
 800328a:	f000 8088 	beq.w	800339e <cliFatfs+0x24e>
  {
    FRESULT fp_ret;
    FIL log_file;
    uint32_t pre_time;

    pre_time = millis();
 800328e:	f7fe f82e 	bl	80012ee <millis>
 8003292:	f8c7 024c 	str.w	r0, [r7, #588]	; 0x24c
    fp_ret = f_open(&log_file, "1.csv", FA_CREATE_ALWAYS | FA_WRITE | FA_READ);
 8003296:	f107 0308 	add.w	r3, r7, #8
 800329a:	220b      	movs	r2, #11
 800329c:	4953      	ldr	r1, [pc, #332]	; (80033ec <cliFatfs+0x29c>)
 800329e:	4618      	mov	r0, r3
 80032a0:	f006 fee2 	bl	800a068 <f_open>
 80032a4:	4603      	mov	r3, r0
 80032a6:	f887 324b 	strb.w	r3, [r7, #587]	; 0x24b
    if (fp_ret == FR_OK)
 80032aa:	f897 324b 	ldrb.w	r3, [r7, #587]	; 0x24b
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d165      	bne.n	800337e <cliFatfs+0x22e>
    {
      f_printf(&log_file, "test1, ");
 80032b2:	f107 0308 	add.w	r3, r7, #8
 80032b6:	494e      	ldr	r1, [pc, #312]	; (80033f0 <cliFatfs+0x2a0>)
 80032b8:	4618      	mov	r0, r3
 80032ba:	f008 f82b 	bl	800b314 <f_printf>
      f_printf(&log_file, "test2, ");
 80032be:	f107 0308 	add.w	r3, r7, #8
 80032c2:	494c      	ldr	r1, [pc, #304]	; (80033f4 <cliFatfs+0x2a4>)
 80032c4:	4618      	mov	r0, r3
 80032c6:	f008 f825 	bl	800b314 <f_printf>
      f_printf(&log_file, "test3, ");
 80032ca:	f107 0308 	add.w	r3, r7, #8
 80032ce:	494a      	ldr	r1, [pc, #296]	; (80033f8 <cliFatfs+0x2a8>)
 80032d0:	4618      	mov	r0, r3
 80032d2:	f008 f81f 	bl	800b314 <f_printf>
      f_printf(&log_file, ", ");
 80032d6:	f107 0308 	add.w	r3, r7, #8
 80032da:	4948      	ldr	r1, [pc, #288]	; (80033fc <cliFatfs+0x2ac>)
 80032dc:	4618      	mov	r0, r3
 80032de:	f008 f819 	bl	800b314 <f_printf>
      f_printf(&log_file, "\n");
 80032e2:	f107 0308 	add.w	r3, r7, #8
 80032e6:	4946      	ldr	r1, [pc, #280]	; (8003400 <cliFatfs+0x2b0>)
 80032e8:	4618      	mov	r0, r3
 80032ea:	f008 f813 	bl	800b314 <f_printf>

      for (int i=0; i<8; i++)
 80032ee:	2300      	movs	r3, #0
 80032f0:	f8c7 3260 	str.w	r3, [r7, #608]	; 0x260
 80032f4:	e00c      	b.n	8003310 <cliFatfs+0x1c0>
      {
        f_printf(&log_file, "%d \n", i);
 80032f6:	f107 0308 	add.w	r3, r7, #8
 80032fa:	f8d7 2260 	ldr.w	r2, [r7, #608]	; 0x260
 80032fe:	4941      	ldr	r1, [pc, #260]	; (8003404 <cliFatfs+0x2b4>)
 8003300:	4618      	mov	r0, r3
 8003302:	f008 f807 	bl	800b314 <f_printf>
      for (int i=0; i<8; i++)
 8003306:	f8d7 3260 	ldr.w	r3, [r7, #608]	; 0x260
 800330a:	3301      	adds	r3, #1
 800330c:	f8c7 3260 	str.w	r3, [r7, #608]	; 0x260
 8003310:	f8d7 3260 	ldr.w	r3, [r7, #608]	; 0x260
 8003314:	2b07      	cmp	r3, #7
 8003316:	ddee      	ble.n	80032f6 <cliFatfs+0x1a6>
      }

      f_rewind(&log_file);
 8003318:	f107 0308 	add.w	r3, r7, #8
 800331c:	2100      	movs	r1, #0
 800331e:	4618      	mov	r0, r3
 8003320:	f007 fbcc 	bl	800aabc <f_lseek>


      UINT len;
      uint8_t data;

      while(cliKeepLoop())
 8003324:	e01c      	b.n	8003360 <cliFatfs+0x210>
      {
        len = 0;
 8003326:	2300      	movs	r3, #0
 8003328:	f8c7 323c 	str.w	r3, [r7, #572]	; 0x23c
        fp_ret = f_read (&log_file, &data, 1, &len);
 800332c:	f507 730f 	add.w	r3, r7, #572	; 0x23c
 8003330:	f207 213b 	addw	r1, r7, #571	; 0x23b
 8003334:	f107 0008 	add.w	r0, r7, #8
 8003338:	2201      	movs	r2, #1
 800333a:	f007 f863 	bl	800a404 <f_read>
 800333e:	4603      	mov	r3, r0
 8003340:	f887 324b 	strb.w	r3, [r7, #587]	; 0x24b

        if (fp_ret != FR_OK)
 8003344:	f897 324b 	ldrb.w	r3, [r7, #587]	; 0x24b
 8003348:	2b00      	cmp	r3, #0
 800334a:	d10f      	bne.n	800336c <cliFatfs+0x21c>
        {
          break;
        }
        if (len == 0)
 800334c:	f8d7 323c 	ldr.w	r3, [r7, #572]	; 0x23c
 8003350:	2b00      	cmp	r3, #0
 8003352:	d00d      	beq.n	8003370 <cliFatfs+0x220>
        {
          break;
        }

        cliPrintf("%c", data);
 8003354:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
 8003358:	4619      	mov	r1, r3
 800335a:	482b      	ldr	r0, [pc, #172]	; (8003408 <cliFatfs+0x2b8>)
 800335c:	f7ff f8c8 	bl	80024f0 <cliPrintf>
      while(cliKeepLoop())
 8003360:	f7ff f9c0 	bl	80026e4 <cliKeepLoop>
 8003364:	4603      	mov	r3, r0
 8003366:	2b00      	cmp	r3, #0
 8003368:	d1dd      	bne.n	8003326 <cliFatfs+0x1d6>
 800336a:	e002      	b.n	8003372 <cliFatfs+0x222>
          break;
 800336c:	bf00      	nop
 800336e:	e000      	b.n	8003372 <cliFatfs+0x222>
          break;
 8003370:	bf00      	nop
      }

      f_close(&log_file);
 8003372:	f107 0308 	add.w	r3, r7, #8
 8003376:	4618      	mov	r0, r3
 8003378:	f007 fb76 	bl	800aa68 <f_close>
 800337c:	e002      	b.n	8003384 <cliFatfs+0x234>
    }
    else
    {
      cliPrintf("f_open fail\r\n");
 800337e:	4823      	ldr	r0, [pc, #140]	; (800340c <cliFatfs+0x2bc>)
 8003380:	f7ff f8b6 	bl	80024f0 <cliPrintf>
    }
    cliPrintf("%d ms\r\n", millis()-pre_time);
 8003384:	f7fd ffb3 	bl	80012ee <millis>
 8003388:	4602      	mov	r2, r0
 800338a:	f8d7 324c 	ldr.w	r3, [r7, #588]	; 0x24c
 800338e:	1ad3      	subs	r3, r2, r3
 8003390:	4619      	mov	r1, r3
 8003392:	481f      	ldr	r0, [pc, #124]	; (8003410 <cliFatfs+0x2c0>)
 8003394:	f7ff f8ac 	bl	80024f0 <cliPrintf>

    ret = true;
 8003398:	2301      	movs	r3, #1
 800339a:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
  }

  if (ret != true)
 800339e:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 80033a2:	f083 0301 	eor.w	r3, r3, #1
 80033a6:	b2db      	uxtb	r3, r3
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d008      	beq.n	80033be <cliFatfs+0x26e>
  {
    cliPrintf("fatfs info\n");
 80033ac:	4819      	ldr	r0, [pc, #100]	; (8003414 <cliFatfs+0x2c4>)
 80033ae:	f7ff f89f 	bl	80024f0 <cliPrintf>
    cliPrintf("fatfs dir\n");
 80033b2:	4819      	ldr	r0, [pc, #100]	; (8003418 <cliFatfs+0x2c8>)
 80033b4:	f7ff f89c 	bl	80024f0 <cliPrintf>
    cliPrintf("fatfs test\n");
 80033b8:	4818      	ldr	r0, [pc, #96]	; (800341c <cliFatfs+0x2cc>)
 80033ba:	f7ff f899 	bl	80024f0 <cliPrintf>
  }
}
 80033be:	bf00      	nop
 80033c0:	f507 771a 	add.w	r7, r7, #616	; 0x268
 80033c4:	46bd      	mov	sp, r7
 80033c6:	bd80      	pop	{r7, pc}
 80033c8:	08017198 	.word	0x08017198
 80033cc:	20000754 	.word	0x20000754
 80033d0:	080171a0 	.word	0x080171a0
 80033d4:	080171b4 	.word	0x080171b4
 80033d8:	080171b8 	.word	0x080171b8
 80033dc:	080171ec 	.word	0x080171ec
 80033e0:	080171f8 	.word	0x080171f8
 80033e4:	080171fc 	.word	0x080171fc
 80033e8:	08017200 	.word	0x08017200
 80033ec:	08017208 	.word	0x08017208
 80033f0:	08017210 	.word	0x08017210
 80033f4:	08017218 	.word	0x08017218
 80033f8:	08017220 	.word	0x08017220
 80033fc:	08017228 	.word	0x08017228
 8003400:	0801722c 	.word	0x0801722c
 8003404:	08017230 	.word	0x08017230
 8003408:	08017238 	.word	0x08017238
 800340c:	0801723c 	.word	0x0801723c
 8003410:	0801724c 	.word	0x0801724c
 8003414:	08017254 	.word	0x08017254
 8003418:	08017260 	.word	0x08017260
 800341c:	0801726c 	.word	0x0801726c

08003420 <gpioInit>:
#endif



bool gpioInit(void)
{
 8003420:	b580      	push	{r7, lr}
 8003422:	b084      	sub	sp, #16
 8003424:	af00      	add	r7, sp, #0
  bool ret = true;
 8003426:	2301      	movs	r3, #1
 8003428:	72fb      	strb	r3, [r7, #11]


  __HAL_RCC_GPIOA_CLK_ENABLE();
 800342a:	2300      	movs	r3, #0
 800342c:	607b      	str	r3, [r7, #4]
 800342e:	4b24      	ldr	r3, [pc, #144]	; (80034c0 <gpioInit+0xa0>)
 8003430:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003432:	4a23      	ldr	r2, [pc, #140]	; (80034c0 <gpioInit+0xa0>)
 8003434:	f043 0301 	orr.w	r3, r3, #1
 8003438:	6313      	str	r3, [r2, #48]	; 0x30
 800343a:	4b21      	ldr	r3, [pc, #132]	; (80034c0 <gpioInit+0xa0>)
 800343c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800343e:	f003 0301 	and.w	r3, r3, #1
 8003442:	607b      	str	r3, [r7, #4]
 8003444:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003446:	2300      	movs	r3, #0
 8003448:	603b      	str	r3, [r7, #0]
 800344a:	4b1d      	ldr	r3, [pc, #116]	; (80034c0 <gpioInit+0xa0>)
 800344c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800344e:	4a1c      	ldr	r2, [pc, #112]	; (80034c0 <gpioInit+0xa0>)
 8003450:	f043 0302 	orr.w	r3, r3, #2
 8003454:	6313      	str	r3, [r2, #48]	; 0x30
 8003456:	4b1a      	ldr	r3, [pc, #104]	; (80034c0 <gpioInit+0xa0>)
 8003458:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800345a:	f003 0302 	and.w	r3, r3, #2
 800345e:	603b      	str	r3, [r7, #0]
 8003460:	683b      	ldr	r3, [r7, #0]

  for (int i=0; i<GPIO_MAX_CH; i++)
 8003462:	2300      	movs	r3, #0
 8003464:	60fb      	str	r3, [r7, #12]
 8003466:	e01e      	b.n	80034a6 <gpioInit+0x86>
  {
    gpioPinMode(i, gpio_tbl[i].mode);
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	b2d8      	uxtb	r0, r3
 800346c:	4915      	ldr	r1, [pc, #84]	; (80034c4 <gpioInit+0xa4>)
 800346e:	68fa      	ldr	r2, [r7, #12]
 8003470:	4613      	mov	r3, r2
 8003472:	005b      	lsls	r3, r3, #1
 8003474:	4413      	add	r3, r2
 8003476:	009b      	lsls	r3, r3, #2
 8003478:	440b      	add	r3, r1
 800347a:	3308      	adds	r3, #8
 800347c:	781b      	ldrb	r3, [r3, #0]
 800347e:	4619      	mov	r1, r3
 8003480:	f000 f826 	bl	80034d0 <gpioPinMode>
    gpioPinWrite(i, gpio_tbl[i].init_value);
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	b2d8      	uxtb	r0, r3
 8003488:	490e      	ldr	r1, [pc, #56]	; (80034c4 <gpioInit+0xa4>)
 800348a:	68fa      	ldr	r2, [r7, #12]
 800348c:	4613      	mov	r3, r2
 800348e:	005b      	lsls	r3, r3, #1
 8003490:	4413      	add	r3, r2
 8003492:	009b      	lsls	r3, r3, #2
 8003494:	440b      	add	r3, r1
 8003496:	330b      	adds	r3, #11
 8003498:	781b      	ldrb	r3, [r3, #0]
 800349a:	4619      	mov	r1, r3
 800349c:	f000 f88a 	bl	80035b4 <gpioPinWrite>
  for (int i=0; i<GPIO_MAX_CH; i++)
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	3301      	adds	r3, #1
 80034a4:	60fb      	str	r3, [r7, #12]
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	2b0c      	cmp	r3, #12
 80034aa:	dddd      	ble.n	8003468 <gpioInit+0x48>
  }

#ifdef _USE_HW_CLI
  cliAdd("gpio", cliGpio);
 80034ac:	4906      	ldr	r1, [pc, #24]	; (80034c8 <gpioInit+0xa8>)
 80034ae:	4807      	ldr	r0, [pc, #28]	; (80034cc <gpioInit+0xac>)
 80034b0:	f7ff f92e 	bl	8002710 <cliAdd>
#endif

  return ret;
 80034b4:	7afb      	ldrb	r3, [r7, #11]
}
 80034b6:	4618      	mov	r0, r3
 80034b8:	3710      	adds	r7, #16
 80034ba:	46bd      	mov	sp, r7
 80034bc:	bd80      	pop	{r7, pc}
 80034be:	bf00      	nop
 80034c0:	40023800 	.word	0x40023800
 80034c4:	08017540 	.word	0x08017540
 80034c8:	080036c9 	.word	0x080036c9
 80034cc:	08017278 	.word	0x08017278

080034d0 <gpioPinMode>:

bool gpioPinMode(uint8_t ch, uint8_t mode)
{
 80034d0:	b580      	push	{r7, lr}
 80034d2:	b088      	sub	sp, #32
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	4603      	mov	r3, r0
 80034d8:	460a      	mov	r2, r1
 80034da:	71fb      	strb	r3, [r7, #7]
 80034dc:	4613      	mov	r3, r2
 80034de:	71bb      	strb	r3, [r7, #6]
  bool ret = true;
 80034e0:	2301      	movs	r3, #1
 80034e2:	77fb      	strb	r3, [r7, #31]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034e4:	f107 0308 	add.w	r3, r7, #8
 80034e8:	2200      	movs	r2, #0
 80034ea:	601a      	str	r2, [r3, #0]
 80034ec:	605a      	str	r2, [r3, #4]
 80034ee:	609a      	str	r2, [r3, #8]
 80034f0:	60da      	str	r2, [r3, #12]
 80034f2:	611a      	str	r2, [r3, #16]


  if (ch >= GPIO_MAX_CH)
 80034f4:	79fb      	ldrb	r3, [r7, #7]
 80034f6:	2b0c      	cmp	r3, #12
 80034f8:	d901      	bls.n	80034fe <gpioPinMode+0x2e>
  {
    return false;
 80034fa:	2300      	movs	r3, #0
 80034fc:	e054      	b.n	80035a8 <gpioPinMode+0xd8>
  }

  switch(mode)
 80034fe:	79bb      	ldrb	r3, [r7, #6]
 8003500:	2b06      	cmp	r3, #6
 8003502:	d838      	bhi.n	8003576 <gpioPinMode+0xa6>
 8003504:	a201      	add	r2, pc, #4	; (adr r2, 800350c <gpioPinMode+0x3c>)
 8003506:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800350a:	bf00      	nop
 800350c:	08003529 	.word	0x08003529
 8003510:	08003533 	.word	0x08003533
 8003514:	0800353d 	.word	0x0800353d
 8003518:	08003547 	.word	0x08003547
 800351c:	08003551 	.word	0x08003551
 8003520:	0800355b 	.word	0x0800355b
 8003524:	08003565 	.word	0x08003565
  {
    case _DEF_INPUT:
      GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003528:	2300      	movs	r3, #0
 800352a:	60fb      	str	r3, [r7, #12]
      GPIO_InitStruct.Pull = GPIO_NOPULL;
 800352c:	2300      	movs	r3, #0
 800352e:	613b      	str	r3, [r7, #16]
      break;
 8003530:	e021      	b.n	8003576 <gpioPinMode+0xa6>

    case _DEF_INPUT_PULLUP:
      GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003532:	2300      	movs	r3, #0
 8003534:	60fb      	str	r3, [r7, #12]
      GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003536:	2301      	movs	r3, #1
 8003538:	613b      	str	r3, [r7, #16]
      break;
 800353a:	e01c      	b.n	8003576 <gpioPinMode+0xa6>

    case _DEF_INPUT_PULLDOWN:
      GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800353c:	2300      	movs	r3, #0
 800353e:	60fb      	str	r3, [r7, #12]
      GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003540:	2302      	movs	r3, #2
 8003542:	613b      	str	r3, [r7, #16]
      break;
 8003544:	e017      	b.n	8003576 <gpioPinMode+0xa6>

    case _DEF_OUTPUT:
      GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003546:	2301      	movs	r3, #1
 8003548:	60fb      	str	r3, [r7, #12]
      GPIO_InitStruct.Pull = GPIO_NOPULL;
 800354a:	2300      	movs	r3, #0
 800354c:	613b      	str	r3, [r7, #16]
      break;
 800354e:	e012      	b.n	8003576 <gpioPinMode+0xa6>

    case _DEF_OUTPUT_PULLUP:
      GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003550:	2301      	movs	r3, #1
 8003552:	60fb      	str	r3, [r7, #12]
      GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003554:	2301      	movs	r3, #1
 8003556:	613b      	str	r3, [r7, #16]
      break;
 8003558:	e00d      	b.n	8003576 <gpioPinMode+0xa6>

    case _DEF_OUTPUT_PULLDOWN:
      GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800355a:	2301      	movs	r3, #1
 800355c:	60fb      	str	r3, [r7, #12]
      GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800355e:	2302      	movs	r3, #2
 8003560:	613b      	str	r3, [r7, #16]
      break;
 8003562:	e008      	b.n	8003576 <gpioPinMode+0xa6>

    case _DEF_INPUT_AF_PP:
      GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003564:	2302      	movs	r3, #2
 8003566:	60fb      	str	r3, [r7, #12]
      GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003568:	2300      	movs	r3, #0
 800356a:	613b      	str	r3, [r7, #16]
      GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800356c:	2300      	movs	r3, #0
 800356e:	617b      	str	r3, [r7, #20]
      GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003570:	2302      	movs	r3, #2
 8003572:	61bb      	str	r3, [r7, #24]
      break;
 8003574:	bf00      	nop
  }

  GPIO_InitStruct.Pin = gpio_tbl[ch].pin;
 8003576:	79fa      	ldrb	r2, [r7, #7]
 8003578:	490d      	ldr	r1, [pc, #52]	; (80035b0 <gpioPinMode+0xe0>)
 800357a:	4613      	mov	r3, r2
 800357c:	005b      	lsls	r3, r3, #1
 800357e:	4413      	add	r3, r2
 8003580:	009b      	lsls	r3, r3, #2
 8003582:	440b      	add	r3, r1
 8003584:	3304      	adds	r3, #4
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	60bb      	str	r3, [r7, #8]
  HAL_GPIO_Init(gpio_tbl[ch].port, &GPIO_InitStruct);
 800358a:	79fa      	ldrb	r2, [r7, #7]
 800358c:	4908      	ldr	r1, [pc, #32]	; (80035b0 <gpioPinMode+0xe0>)
 800358e:	4613      	mov	r3, r2
 8003590:	005b      	lsls	r3, r3, #1
 8003592:	4413      	add	r3, r2
 8003594:	009b      	lsls	r3, r3, #2
 8003596:	440b      	add	r3, r1
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	f107 0208 	add.w	r2, r7, #8
 800359e:	4611      	mov	r1, r2
 80035a0:	4618      	mov	r0, r3
 80035a2:	f009 fd1d 	bl	800cfe0 <HAL_GPIO_Init>

  return ret;
 80035a6:	7ffb      	ldrb	r3, [r7, #31]
}
 80035a8:	4618      	mov	r0, r3
 80035aa:	3720      	adds	r7, #32
 80035ac:	46bd      	mov	sp, r7
 80035ae:	bd80      	pop	{r7, pc}
 80035b0:	08017540 	.word	0x08017540

080035b4 <gpioPinWrite>:

void gpioPinWrite(uint8_t ch, bool value)
{
 80035b4:	b590      	push	{r4, r7, lr}
 80035b6:	b083      	sub	sp, #12
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	4603      	mov	r3, r0
 80035bc:	460a      	mov	r2, r1
 80035be:	71fb      	strb	r3, [r7, #7]
 80035c0:	4613      	mov	r3, r2
 80035c2:	71bb      	strb	r3, [r7, #6]
  if (ch >= GPIO_MAX_CH)
 80035c4:	79fb      	ldrb	r3, [r7, #7]
 80035c6:	2b0c      	cmp	r3, #12
 80035c8:	d840      	bhi.n	800364c <gpioPinWrite+0x98>
  {
    return;
  }

  if (value)
 80035ca:	79bb      	ldrb	r3, [r7, #6]
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d01e      	beq.n	800360e <gpioPinWrite+0x5a>
  {
    HAL_GPIO_WritePin(gpio_tbl[ch].port, gpio_tbl[ch].pin, gpio_tbl[ch].on_state);
 80035d0:	79fa      	ldrb	r2, [r7, #7]
 80035d2:	4920      	ldr	r1, [pc, #128]	; (8003654 <gpioPinWrite+0xa0>)
 80035d4:	4613      	mov	r3, r2
 80035d6:	005b      	lsls	r3, r3, #1
 80035d8:	4413      	add	r3, r2
 80035da:	009b      	lsls	r3, r3, #2
 80035dc:	440b      	add	r3, r1
 80035de:	6818      	ldr	r0, [r3, #0]
 80035e0:	79fa      	ldrb	r2, [r7, #7]
 80035e2:	491c      	ldr	r1, [pc, #112]	; (8003654 <gpioPinWrite+0xa0>)
 80035e4:	4613      	mov	r3, r2
 80035e6:	005b      	lsls	r3, r3, #1
 80035e8:	4413      	add	r3, r2
 80035ea:	009b      	lsls	r3, r3, #2
 80035ec:	440b      	add	r3, r1
 80035ee:	3304      	adds	r3, #4
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	b299      	uxth	r1, r3
 80035f4:	79fa      	ldrb	r2, [r7, #7]
 80035f6:	4c17      	ldr	r4, [pc, #92]	; (8003654 <gpioPinWrite+0xa0>)
 80035f8:	4613      	mov	r3, r2
 80035fa:	005b      	lsls	r3, r3, #1
 80035fc:	4413      	add	r3, r2
 80035fe:	009b      	lsls	r3, r3, #2
 8003600:	4423      	add	r3, r4
 8003602:	3309      	adds	r3, #9
 8003604:	781b      	ldrb	r3, [r3, #0]
 8003606:	461a      	mov	r2, r3
 8003608:	f009 ff6a 	bl	800d4e0 <HAL_GPIO_WritePin>
 800360c:	e01f      	b.n	800364e <gpioPinWrite+0x9a>
  }
  else
  {
    HAL_GPIO_WritePin(gpio_tbl[ch].port, gpio_tbl[ch].pin, gpio_tbl[ch].off_state);
 800360e:	79fa      	ldrb	r2, [r7, #7]
 8003610:	4910      	ldr	r1, [pc, #64]	; (8003654 <gpioPinWrite+0xa0>)
 8003612:	4613      	mov	r3, r2
 8003614:	005b      	lsls	r3, r3, #1
 8003616:	4413      	add	r3, r2
 8003618:	009b      	lsls	r3, r3, #2
 800361a:	440b      	add	r3, r1
 800361c:	6818      	ldr	r0, [r3, #0]
 800361e:	79fa      	ldrb	r2, [r7, #7]
 8003620:	490c      	ldr	r1, [pc, #48]	; (8003654 <gpioPinWrite+0xa0>)
 8003622:	4613      	mov	r3, r2
 8003624:	005b      	lsls	r3, r3, #1
 8003626:	4413      	add	r3, r2
 8003628:	009b      	lsls	r3, r3, #2
 800362a:	440b      	add	r3, r1
 800362c:	3304      	adds	r3, #4
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	b299      	uxth	r1, r3
 8003632:	79fa      	ldrb	r2, [r7, #7]
 8003634:	4c07      	ldr	r4, [pc, #28]	; (8003654 <gpioPinWrite+0xa0>)
 8003636:	4613      	mov	r3, r2
 8003638:	005b      	lsls	r3, r3, #1
 800363a:	4413      	add	r3, r2
 800363c:	009b      	lsls	r3, r3, #2
 800363e:	4423      	add	r3, r4
 8003640:	330a      	adds	r3, #10
 8003642:	781b      	ldrb	r3, [r3, #0]
 8003644:	461a      	mov	r2, r3
 8003646:	f009 ff4b 	bl	800d4e0 <HAL_GPIO_WritePin>
 800364a:	e000      	b.n	800364e <gpioPinWrite+0x9a>
    return;
 800364c:	bf00      	nop
  }
}
 800364e:	370c      	adds	r7, #12
 8003650:	46bd      	mov	sp, r7
 8003652:	bd90      	pop	{r4, r7, pc}
 8003654:	08017540 	.word	0x08017540

08003658 <gpioPinRead>:

bool gpioPinRead(uint8_t ch)
{
 8003658:	b580      	push	{r7, lr}
 800365a:	b084      	sub	sp, #16
 800365c:	af00      	add	r7, sp, #0
 800365e:	4603      	mov	r3, r0
 8003660:	71fb      	strb	r3, [r7, #7]
  bool ret = false;
 8003662:	2300      	movs	r3, #0
 8003664:	73fb      	strb	r3, [r7, #15]

  if (ch >= GPIO_MAX_CH)
 8003666:	79fb      	ldrb	r3, [r7, #7]
 8003668:	2b0c      	cmp	r3, #12
 800366a:	d901      	bls.n	8003670 <gpioPinRead+0x18>
  {
    return false;
 800366c:	2300      	movs	r3, #0
 800366e:	e024      	b.n	80036ba <gpioPinRead+0x62>
  }

  if (HAL_GPIO_ReadPin(gpio_tbl[ch].port, gpio_tbl[ch].pin) == gpio_tbl[ch].on_state)
 8003670:	79fa      	ldrb	r2, [r7, #7]
 8003672:	4914      	ldr	r1, [pc, #80]	; (80036c4 <gpioPinRead+0x6c>)
 8003674:	4613      	mov	r3, r2
 8003676:	005b      	lsls	r3, r3, #1
 8003678:	4413      	add	r3, r2
 800367a:	009b      	lsls	r3, r3, #2
 800367c:	440b      	add	r3, r1
 800367e:	6818      	ldr	r0, [r3, #0]
 8003680:	79fa      	ldrb	r2, [r7, #7]
 8003682:	4910      	ldr	r1, [pc, #64]	; (80036c4 <gpioPinRead+0x6c>)
 8003684:	4613      	mov	r3, r2
 8003686:	005b      	lsls	r3, r3, #1
 8003688:	4413      	add	r3, r2
 800368a:	009b      	lsls	r3, r3, #2
 800368c:	440b      	add	r3, r1
 800368e:	3304      	adds	r3, #4
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	b29b      	uxth	r3, r3
 8003694:	4619      	mov	r1, r3
 8003696:	f009 ff0b 	bl	800d4b0 <HAL_GPIO_ReadPin>
 800369a:	4603      	mov	r3, r0
 800369c:	4618      	mov	r0, r3
 800369e:	79fa      	ldrb	r2, [r7, #7]
 80036a0:	4908      	ldr	r1, [pc, #32]	; (80036c4 <gpioPinRead+0x6c>)
 80036a2:	4613      	mov	r3, r2
 80036a4:	005b      	lsls	r3, r3, #1
 80036a6:	4413      	add	r3, r2
 80036a8:	009b      	lsls	r3, r3, #2
 80036aa:	440b      	add	r3, r1
 80036ac:	3309      	adds	r3, #9
 80036ae:	781b      	ldrb	r3, [r3, #0]
 80036b0:	4298      	cmp	r0, r3
 80036b2:	d101      	bne.n	80036b8 <gpioPinRead+0x60>
  {
    ret = true;
 80036b4:	2301      	movs	r3, #1
 80036b6:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80036b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80036ba:	4618      	mov	r0, r3
 80036bc:	3710      	adds	r7, #16
 80036be:	46bd      	mov	sp, r7
 80036c0:	bd80      	pop	{r7, pc}
 80036c2:	bf00      	nop
 80036c4:	08017540 	.word	0x08017540

080036c8 <cliGpio>:



#ifdef _USE_HW_CLI
void cliGpio(cli_args_t *args)
{
 80036c8:	b590      	push	{r4, r7, lr}
 80036ca:	b087      	sub	sp, #28
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	6078      	str	r0, [r7, #4]
  bool ret = false;
 80036d0:	2300      	movs	r3, #0
 80036d2:	75fb      	strb	r3, [r7, #23]


  if (args->argc == 1 && args->isStr(0, "show") == true)
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	881b      	ldrh	r3, [r3, #0]
 80036d8:	2b01      	cmp	r3, #1
 80036da:	d128      	bne.n	800372e <cliGpio+0x66>
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	695b      	ldr	r3, [r3, #20]
 80036e0:	4947      	ldr	r1, [pc, #284]	; (8003800 <cliGpio+0x138>)
 80036e2:	2000      	movs	r0, #0
 80036e4:	4798      	blx	r3
 80036e6:	4603      	mov	r3, r0
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d020      	beq.n	800372e <cliGpio+0x66>
  {
    while(cliKeepLoop())
 80036ec:	e018      	b.n	8003720 <cliGpio+0x58>
    {
      for (int i=0; i<GPIO_MAX_CH; i++)
 80036ee:	2300      	movs	r3, #0
 80036f0:	613b      	str	r3, [r7, #16]
 80036f2:	e00c      	b.n	800370e <cliGpio+0x46>
      {
        cliPrintf("%d", gpioPinRead(i));
 80036f4:	693b      	ldr	r3, [r7, #16]
 80036f6:	b2db      	uxtb	r3, r3
 80036f8:	4618      	mov	r0, r3
 80036fa:	f7ff ffad 	bl	8003658 <gpioPinRead>
 80036fe:	4603      	mov	r3, r0
 8003700:	4619      	mov	r1, r3
 8003702:	4840      	ldr	r0, [pc, #256]	; (8003804 <cliGpio+0x13c>)
 8003704:	f7fe fef4 	bl	80024f0 <cliPrintf>
      for (int i=0; i<GPIO_MAX_CH; i++)
 8003708:	693b      	ldr	r3, [r7, #16]
 800370a:	3301      	adds	r3, #1
 800370c:	613b      	str	r3, [r7, #16]
 800370e:	693b      	ldr	r3, [r7, #16]
 8003710:	2b0c      	cmp	r3, #12
 8003712:	ddef      	ble.n	80036f4 <cliGpio+0x2c>
      }
      cliPrintf("\n");
 8003714:	483c      	ldr	r0, [pc, #240]	; (8003808 <cliGpio+0x140>)
 8003716:	f7fe feeb 	bl	80024f0 <cliPrintf>
      delay(100);
 800371a:	2064      	movs	r0, #100	; 0x64
 800371c:	f7fd fddc 	bl	80012d8 <delay>
    while(cliKeepLoop())
 8003720:	f7fe ffe0 	bl	80026e4 <cliKeepLoop>
 8003724:	4603      	mov	r3, r0
 8003726:	2b00      	cmp	r3, #0
 8003728:	d1e1      	bne.n	80036ee <cliGpio+0x26>
    }
    ret = true;
 800372a:	2301      	movs	r3, #1
 800372c:	75fb      	strb	r3, [r7, #23]
  }

  if (args->argc == 2 && args->isStr(0, "read") == true)
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	881b      	ldrh	r3, [r3, #0]
 8003732:	2b02      	cmp	r3, #2
 8003734:	d123      	bne.n	800377e <cliGpio+0xb6>
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	695b      	ldr	r3, [r3, #20]
 800373a:	4934      	ldr	r1, [pc, #208]	; (800380c <cliGpio+0x144>)
 800373c:	2000      	movs	r0, #0
 800373e:	4798      	blx	r3
 8003740:	4603      	mov	r3, r0
 8003742:	2b00      	cmp	r3, #0
 8003744:	d01b      	beq.n	800377e <cliGpio+0xb6>
  {
    uint8_t ch;

    ch = (uint8_t)args->getData(1);
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	689b      	ldr	r3, [r3, #8]
 800374a:	2001      	movs	r0, #1
 800374c:	4798      	blx	r3
 800374e:	4603      	mov	r3, r0
 8003750:	73fb      	strb	r3, [r7, #15]

    while(cliKeepLoop())
 8003752:	e00d      	b.n	8003770 <cliGpio+0xa8>
    {
      cliPrintf("gpio read %d : %d\n", ch, gpioPinRead(ch));
 8003754:	7bfc      	ldrb	r4, [r7, #15]
 8003756:	7bfb      	ldrb	r3, [r7, #15]
 8003758:	4618      	mov	r0, r3
 800375a:	f7ff ff7d 	bl	8003658 <gpioPinRead>
 800375e:	4603      	mov	r3, r0
 8003760:	461a      	mov	r2, r3
 8003762:	4621      	mov	r1, r4
 8003764:	482a      	ldr	r0, [pc, #168]	; (8003810 <cliGpio+0x148>)
 8003766:	f7fe fec3 	bl	80024f0 <cliPrintf>
      delay(100);
 800376a:	2064      	movs	r0, #100	; 0x64
 800376c:	f7fd fdb4 	bl	80012d8 <delay>
    while(cliKeepLoop())
 8003770:	f7fe ffb8 	bl	80026e4 <cliKeepLoop>
 8003774:	4603      	mov	r3, r0
 8003776:	2b00      	cmp	r3, #0
 8003778:	d1ec      	bne.n	8003754 <cliGpio+0x8c>
    }

    ret = true;
 800377a:	2301      	movs	r3, #1
 800377c:	75fb      	strb	r3, [r7, #23]
  }

  if (args->argc == 3 && args->isStr(0, "write") == true)
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	881b      	ldrh	r3, [r3, #0]
 8003782:	2b03      	cmp	r3, #3
 8003784:	d126      	bne.n	80037d4 <cliGpio+0x10c>
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	695b      	ldr	r3, [r3, #20]
 800378a:	4922      	ldr	r1, [pc, #136]	; (8003814 <cliGpio+0x14c>)
 800378c:	2000      	movs	r0, #0
 800378e:	4798      	blx	r3
 8003790:	4603      	mov	r3, r0
 8003792:	2b00      	cmp	r3, #0
 8003794:	d01e      	beq.n	80037d4 <cliGpio+0x10c>
  {
    uint8_t ch;
    uint8_t data;

    ch   = (uint8_t)args->getData(1);
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	689b      	ldr	r3, [r3, #8]
 800379a:	2001      	movs	r0, #1
 800379c:	4798      	blx	r3
 800379e:	4603      	mov	r3, r0
 80037a0:	73bb      	strb	r3, [r7, #14]
    data = (uint8_t)args->getData(2);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	689b      	ldr	r3, [r3, #8]
 80037a6:	2002      	movs	r0, #2
 80037a8:	4798      	blx	r3
 80037aa:	4603      	mov	r3, r0
 80037ac:	737b      	strb	r3, [r7, #13]

    gpioPinWrite(ch, data);
 80037ae:	7b7b      	ldrb	r3, [r7, #13]
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	bf14      	ite	ne
 80037b4:	2301      	movne	r3, #1
 80037b6:	2300      	moveq	r3, #0
 80037b8:	b2da      	uxtb	r2, r3
 80037ba:	7bbb      	ldrb	r3, [r7, #14]
 80037bc:	4611      	mov	r1, r2
 80037be:	4618      	mov	r0, r3
 80037c0:	f7ff fef8 	bl	80035b4 <gpioPinWrite>

    cliPrintf("gpio write %d : %d\n", ch, data);
 80037c4:	7bbb      	ldrb	r3, [r7, #14]
 80037c6:	7b7a      	ldrb	r2, [r7, #13]
 80037c8:	4619      	mov	r1, r3
 80037ca:	4813      	ldr	r0, [pc, #76]	; (8003818 <cliGpio+0x150>)
 80037cc:	f7fe fe90 	bl	80024f0 <cliPrintf>
    ret = true;
 80037d0:	2301      	movs	r3, #1
 80037d2:	75fb      	strb	r3, [r7, #23]
  }

  if (ret != true)
 80037d4:	7dfb      	ldrb	r3, [r7, #23]
 80037d6:	f083 0301 	eor.w	r3, r3, #1
 80037da:	b2db      	uxtb	r3, r3
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d00a      	beq.n	80037f6 <cliGpio+0x12e>
  {
    cliPrintf("gpio show\n");
 80037e0:	480e      	ldr	r0, [pc, #56]	; (800381c <cliGpio+0x154>)
 80037e2:	f7fe fe85 	bl	80024f0 <cliPrintf>
    cliPrintf("gpio read ch[0~%d]\n", GPIO_MAX_CH-1);
 80037e6:	210c      	movs	r1, #12
 80037e8:	480d      	ldr	r0, [pc, #52]	; (8003820 <cliGpio+0x158>)
 80037ea:	f7fe fe81 	bl	80024f0 <cliPrintf>
    cliPrintf("gpio write ch[0~%d] 0:1\n", GPIO_MAX_CH-1);
 80037ee:	210c      	movs	r1, #12
 80037f0:	480c      	ldr	r0, [pc, #48]	; (8003824 <cliGpio+0x15c>)
 80037f2:	f7fe fe7d 	bl	80024f0 <cliPrintf>
  }
}
 80037f6:	bf00      	nop
 80037f8:	371c      	adds	r7, #28
 80037fa:	46bd      	mov	sp, r7
 80037fc:	bd90      	pop	{r4, r7, pc}
 80037fe:	bf00      	nop
 8003800:	08017280 	.word	0x08017280
 8003804:	08017288 	.word	0x08017288
 8003808:	0801728c 	.word	0x0801728c
 800380c:	08017290 	.word	0x08017290
 8003810:	08017298 	.word	0x08017298
 8003814:	080172ac 	.word	0x080172ac
 8003818:	080172b4 	.word	0x080172b4
 800381c:	080172c8 	.word	0x080172c8
 8003820:	080172d4 	.word	0x080172d4
 8003824:	080172e8 	.word	0x080172e8

08003828 <TransferDoneISR>:
#ifdef _USE_HW_CLI
static void cliLcd(cli_args_t *args);
#endif

void TransferDoneISR(void)
{
 8003828:	b580      	push	{r7, lr}
 800382a:	af00      	add	r7, sp, #0
  fps_time = millis() - fps_pre_time;
 800382c:	f7fd fd5f 	bl	80012ee <millis>
 8003830:	4602      	mov	r2, r0
 8003832:	4b0d      	ldr	r3, [pc, #52]	; (8003868 <TransferDoneISR+0x40>)
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	1ad3      	subs	r3, r2, r3
 8003838:	4a0c      	ldr	r2, [pc, #48]	; (800386c <TransferDoneISR+0x44>)
 800383a:	6013      	str	r3, [r2, #0]
  fps_pre_time = millis();
 800383c:	f7fd fd57 	bl	80012ee <millis>
 8003840:	4603      	mov	r3, r0
 8003842:	4a09      	ldr	r2, [pc, #36]	; (8003868 <TransferDoneISR+0x40>)
 8003844:	6013      	str	r3, [r2, #0]

  if (fps_time > 0)
 8003846:	4b09      	ldr	r3, [pc, #36]	; (800386c <TransferDoneISR+0x44>)
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	2b00      	cmp	r3, #0
 800384c:	d007      	beq.n	800385e <TransferDoneISR+0x36>
  {
    fps_count = 1000 / fps_time;
 800384e:	4b07      	ldr	r3, [pc, #28]	; (800386c <TransferDoneISR+0x44>)
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003856:	fbb2 f3f3 	udiv	r3, r2, r3
 800385a:	4a05      	ldr	r2, [pc, #20]	; (8003870 <TransferDoneISR+0x48>)
 800385c:	6013      	str	r3, [r2, #0]
  }

  lcd_request_draw = false;
 800385e:	4b05      	ldr	r3, [pc, #20]	; (8003874 <TransferDoneISR+0x4c>)
 8003860:	2200      	movs	r2, #0
 8003862:	701a      	strb	r2, [r3, #0]
}
 8003864:	bf00      	nop
 8003866:	bd80      	pop	{r7, pc}
 8003868:	200009b0 	.word	0x200009b0
 800386c:	200009b4 	.word	0x200009b4
 8003870:	200009b8 	.word	0x200009b8
 8003874:	200009ae 	.word	0x200009ae

08003878 <lcdInit>:


bool lcdInit(void)
{
 8003878:	b580      	push	{r7, lr}
 800387a:	b084      	sub	sp, #16
 800387c:	af02      	add	r7, sp, #8
  backlight_value = 100;
 800387e:	4b27      	ldr	r3, [pc, #156]	; (800391c <lcdInit+0xa4>)
 8003880:	2264      	movs	r2, #100	; 0x64
 8003882:	701a      	strb	r2, [r3, #0]


#ifdef _USE_HW_ST7735
  is_init = st7735Init();
 8003884:	f003 fda4 	bl	80073d0 <st7735Init>
 8003888:	4603      	mov	r3, r0
 800388a:	461a      	mov	r2, r3
 800388c:	4b24      	ldr	r3, [pc, #144]	; (8003920 <lcdInit+0xa8>)
 800388e:	701a      	strb	r2, [r3, #0]
  st7735InitDriver(&lcd);
 8003890:	4824      	ldr	r0, [pc, #144]	; (8003924 <lcdInit+0xac>)
 8003892:	f003 fda9 	bl	80073e8 <st7735InitDriver>
#ifdef _USE_HW_SSD1306
  is_init = ssd1306Init();
  ssd1306InitDriver(&lcd);
#endif

  lcd.setCallBack(TransferDoneISR);
 8003896:	4b23      	ldr	r3, [pc, #140]	; (8003924 <lcdInit+0xac>)
 8003898:	695b      	ldr	r3, [r3, #20]
 800389a:	4823      	ldr	r0, [pc, #140]	; (8003928 <lcdInit+0xb0>)
 800389c:	4798      	blx	r3


  for (int i=0; i<LCD_WIDTH*LCD_HEIGHT; i++)
 800389e:	2300      	movs	r3, #0
 80038a0:	607b      	str	r3, [r7, #4]
 80038a2:	e007      	b.n	80038b4 <lcdInit+0x3c>
  {
    frame_buffer[0][i] = black;
 80038a4:	4a21      	ldr	r2, [pc, #132]	; (800392c <lcdInit+0xb4>)
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	2100      	movs	r1, #0
 80038aa:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
  for (int i=0; i<LCD_WIDTH*LCD_HEIGHT; i++)
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	3301      	adds	r3, #1
 80038b2:	607b      	str	r3, [r7, #4]
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
 80038ba:	dbf3      	blt.n	80038a4 <lcdInit+0x2c>
  }
  memset(frame_buffer, 0x00, sizeof(frame_buffer));
 80038bc:	f44f 4220 	mov.w	r2, #40960	; 0xa000
 80038c0:	2100      	movs	r1, #0
 80038c2:	481a      	ldr	r0, [pc, #104]	; (800392c <lcdInit+0xb4>)
 80038c4:	f00f f830 	bl	8012928 <memset>

  p_draw_frame_buf = frame_buffer[frame_index];
 80038c8:	4b19      	ldr	r3, [pc, #100]	; (8003930 <lcdInit+0xb8>)
 80038ca:	781b      	ldrb	r3, [r3, #0]
 80038cc:	461a      	mov	r2, r3
 80038ce:	4613      	mov	r3, r2
 80038d0:	009b      	lsls	r3, r3, #2
 80038d2:	4413      	add	r3, r2
 80038d4:	035b      	lsls	r3, r3, #13
 80038d6:	4a15      	ldr	r2, [pc, #84]	; (800392c <lcdInit+0xb4>)
 80038d8:	4413      	add	r3, r2
 80038da:	4a16      	ldr	r2, [pc, #88]	; (8003934 <lcdInit+0xbc>)
 80038dc:	6013      	str	r3, [r2, #0]


  lcdDrawFillRect(0, 0, LCD_WIDTH, LCD_HEIGHT, black);
 80038de:	2300      	movs	r3, #0
 80038e0:	9300      	str	r3, [sp, #0]
 80038e2:	2380      	movs	r3, #128	; 0x80
 80038e4:	22a0      	movs	r2, #160	; 0xa0
 80038e6:	2100      	movs	r1, #0
 80038e8:	2000      	movs	r0, #0
 80038ea:	f000 fbdb 	bl	80040a4 <lcdDrawFillRect>
  lcdUpdateDraw();
 80038ee:	f000 fa9f 	bl	8003e30 <lcdUpdateDraw>

  lcdSetBackLight(100);
 80038f2:	2064      	movs	r0, #100	; 0x64
 80038f4:	f000 f830 	bl	8003958 <lcdSetBackLight>


  if (is_init != true)
 80038f8:	4b09      	ldr	r3, [pc, #36]	; (8003920 <lcdInit+0xa8>)
 80038fa:	781b      	ldrb	r3, [r3, #0]
 80038fc:	f083 0301 	eor.w	r3, r3, #1
 8003900:	b2db      	uxtb	r3, r3
 8003902:	2b00      	cmp	r3, #0
 8003904:	d001      	beq.n	800390a <lcdInit+0x92>
  {
    return false;
 8003906:	2300      	movs	r3, #0
 8003908:	e004      	b.n	8003914 <lcdInit+0x9c>
  }

#ifdef _USE_HW_CLI
  cliAdd("lcd", cliLcd);
 800390a:	490b      	ldr	r1, [pc, #44]	; (8003938 <lcdInit+0xc0>)
 800390c:	480b      	ldr	r0, [pc, #44]	; (800393c <lcdInit+0xc4>)
 800390e:	f7fe feff 	bl	8002710 <cliAdd>
#endif

  return true;
 8003912:	2301      	movs	r3, #1
}
 8003914:	4618      	mov	r0, r3
 8003916:	3708      	adds	r7, #8
 8003918:	46bd      	mov	sp, r7
 800391a:	bd80      	pop	{r7, pc}
 800391c:	20000080 	.word	0x20000080
 8003920:	200009ac 	.word	0x200009ac
 8003924:	20000990 	.word	0x20000990
 8003928:	08003829 	.word	0x08003829
 800392c:	200009c0 	.word	0x200009c0
 8003930:	200009ad 	.word	0x200009ad
 8003934:	200009bc 	.word	0x200009bc
 8003938:	08004571 	.word	0x08004571
 800393c:	080175dc 	.word	0x080175dc

08003940 <lcdIsInit>:
{
  return draw_frame_time;
}

bool lcdIsInit(void)
{
 8003940:	b480      	push	{r7}
 8003942:	af00      	add	r7, sp, #0
  return is_init;
 8003944:	4b03      	ldr	r3, [pc, #12]	; (8003954 <lcdIsInit+0x14>)
 8003946:	781b      	ldrb	r3, [r3, #0]
}
 8003948:	4618      	mov	r0, r3
 800394a:	46bd      	mov	sp, r7
 800394c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003950:	4770      	bx	lr
 8003952:	bf00      	nop
 8003954:	200009ac 	.word	0x200009ac

08003958 <lcdSetBackLight>:
{
  return backlight_value;
}

void lcdSetBackLight(uint8_t value)
{
 8003958:	b580      	push	{r7, lr}
 800395a:	b082      	sub	sp, #8
 800395c:	af00      	add	r7, sp, #0
 800395e:	4603      	mov	r3, r0
 8003960:	71fb      	strb	r3, [r7, #7]
  value = constrain(value, 0, 100);
 8003962:	79fb      	ldrb	r3, [r7, #7]
 8003964:	2b64      	cmp	r3, #100	; 0x64
 8003966:	bf28      	it	cs
 8003968:	2364      	movcs	r3, #100	; 0x64
 800396a:	71fb      	strb	r3, [r7, #7]

  if (value != backlight_value)
 800396c:	4b0c      	ldr	r3, [pc, #48]	; (80039a0 <lcdSetBackLight+0x48>)
 800396e:	781b      	ldrb	r3, [r3, #0]
 8003970:	79fa      	ldrb	r2, [r7, #7]
 8003972:	429a      	cmp	r2, r3
 8003974:	d002      	beq.n	800397c <lcdSetBackLight+0x24>
  {
    backlight_value = value;
 8003976:	4a0a      	ldr	r2, [pc, #40]	; (80039a0 <lcdSetBackLight+0x48>)
 8003978:	79fb      	ldrb	r3, [r7, #7]
 800397a:	7013      	strb	r3, [r2, #0]
  }

  if (backlight_value > 0)
 800397c:	4b08      	ldr	r3, [pc, #32]	; (80039a0 <lcdSetBackLight+0x48>)
 800397e:	781b      	ldrb	r3, [r3, #0]
 8003980:	2b00      	cmp	r3, #0
 8003982:	d004      	beq.n	800398e <lcdSetBackLight+0x36>
  {
    gpioPinWrite(_PIN_DEF_BL_CTL, _DEF_HIGH);
 8003984:	2101      	movs	r1, #1
 8003986:	2001      	movs	r0, #1
 8003988:	f7ff fe14 	bl	80035b4 <gpioPinWrite>
  }
  else
  {
    gpioPinWrite(_PIN_DEF_BL_CTL, _DEF_LOW);
  }
}
 800398c:	e003      	b.n	8003996 <lcdSetBackLight+0x3e>
    gpioPinWrite(_PIN_DEF_BL_CTL, _DEF_LOW);
 800398e:	2100      	movs	r1, #0
 8003990:	2001      	movs	r0, #1
 8003992:	f7ff fe0f 	bl	80035b4 <gpioPinWrite>
}
 8003996:	bf00      	nop
 8003998:	3708      	adds	r7, #8
 800399a:	46bd      	mov	sp, r7
 800399c:	bd80      	pop	{r7, pc}
 800399e:	bf00      	nop
 80039a0:	20000080 	.word	0x20000080

080039a4 <lcdDrawPixel>:
  return p_draw_frame_buf[y_pos * LCD_WIDTH + x_pos];
}

LCD_OPT_DEF void lcdDrawPixel(uint16_t x_pos, uint16_t y_pos, uint32_t rgb_code)
{
  p_draw_frame_buf[y_pos * LCD_WIDTH + x_pos] = rgb_code;
 80039a4:	4b04      	ldr	r3, [pc, #16]	; (80039b8 <lcdDrawPixel+0x14>)
 80039a6:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	eb00 1141 	add.w	r1, r0, r1, lsl #5
 80039b0:	f823 2011 	strh.w	r2, [r3, r1, lsl #1]
}
 80039b4:	4770      	bx	lr
 80039b6:	bf00      	nop
 80039b8:	200009bc 	.word	0x200009bc

080039bc <lcdClearBuffer>:

  lcdUpdateDraw();
}

LCD_OPT_DEF void lcdClearBuffer(uint32_t rgb_code)
{
 80039bc:	b510      	push	{r4, lr}
 80039be:	4604      	mov	r4, r0
  uint16_t *p_buf = lcdGetFrameBuffer();
 80039c0:	f000 fa62 	bl	8003e88 <lcdGetFrameBuffer>
 80039c4:	f500 411f 	add.w	r1, r0, #40704	; 0x9f00

  for (int i=0; i<LCD_WIDTH * LCD_HEIGHT; i++)
  {
    p_buf[i] = rgb_code;
 80039c8:	b2a2      	uxth	r2, r4
 80039ca:	1e83      	subs	r3, r0, #2
 80039cc:	31fe      	adds	r1, #254	; 0xfe
 80039ce:	f823 2f02 	strh.w	r2, [r3, #2]!
  for (int i=0; i<LCD_WIDTH * LCD_HEIGHT; i++)
 80039d2:	428b      	cmp	r3, r1
 80039d4:	d1fb      	bne.n	80039ce <lcdClearBuffer+0x12>
  }
}
 80039d6:	bd10      	pop	{r4, pc}

080039d8 <lcdDrawCircleHelper>:
    lcdDrawHLine(x0 - x, y0 - r, 2 * x+1, color);
  }
}

LCD_OPT_DEF void lcdDrawCircleHelper( int32_t x0, int32_t y0, int32_t r, uint8_t cornername, uint32_t color)
{
 80039d8:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
 80039dc:	4616      	mov	r6, r2
 80039de:	b086      	sub	sp, #24
  int32_t f     = 1 - r;
  int32_t ddF_x = 1;
  int32_t ddF_y = -2 * r;
  int32_t x     = 0;

  while (x < r)
 80039e0:	2e00      	cmp	r6, #0
{
 80039e2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  int32_t ddF_y = -2 * r;
 80039e4:	ebc6 7bc6 	rsb	fp, r6, r6, lsl #31
  while (x < r)
 80039e8:	f340 808d 	ble.w	8003b06 <lcdDrawCircleHelper+0x12e>
    x++;
    ddF_x += 2;
    f     += ddF_x;
    if (cornername & 0x4)
    {
      lcdDrawPixel(x0 + x, y0 + r, color);
 80039ec:	fa1f f981 	uxth.w	r9, r1
 80039f0:	f003 0104 	and.w	r1, r3, #4
 80039f4:	9103      	str	r1, [sp, #12]
 80039f6:	f003 0102 	and.w	r1, r3, #2
 80039fa:	9101      	str	r1, [sp, #4]
 80039fc:	f003 0108 	and.w	r1, r3, #8
 8003a00:	f003 0301 	and.w	r3, r3, #1
 8003a04:	f1c6 0401 	rsb	r4, r6, #1
 8003a08:	ea4f 0b4b 	mov.w	fp, fp, lsl #1
 8003a0c:	fa1f f880 	uxth.w	r8, r0
 8003a10:	9102      	str	r1, [sp, #8]
 8003a12:	9304      	str	r3, [sp, #16]
  int32_t x     = 0;
 8003a14:	2500      	movs	r5, #0
 8003a16:	e00a      	b.n	8003a2e <lcdDrawCircleHelper+0x56>
      lcdDrawPixel(x0 + r, y0 + x, color);
    }
    if (cornername & 0x2)
 8003a18:	9b01      	ldr	r3, [sp, #4]
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d12c      	bne.n	8003a78 <lcdDrawCircleHelper+0xa0>
    {
      lcdDrawPixel(x0 + x, y0 - r, color);
      lcdDrawPixel(x0 + r, y0 - x, color);
    }
    if (cornername & 0x8)
 8003a1e:	9b02      	ldr	r3, [sp, #8]
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d141      	bne.n	8003aa8 <lcdDrawCircleHelper+0xd0>
    {
      lcdDrawPixel(x0 - r, y0 + x, color);
      lcdDrawPixel(x0 - x, y0 + r, color);
    }
    if (cornername & 0x1)
 8003a24:	9b04      	ldr	r3, [sp, #16]
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d156      	bne.n	8003ad8 <lcdDrawCircleHelper+0x100>
  while (x < r)
 8003a2a:	42ae      	cmp	r6, r5
 8003a2c:	dd6b      	ble.n	8003b06 <lcdDrawCircleHelper+0x12e>
    if (f >= 0)
 8003a2e:	2c00      	cmp	r4, #0
 8003a30:	db03      	blt.n	8003a3a <lcdDrawCircleHelper+0x62>
      ddF_y += 2;
 8003a32:	f10b 0b02 	add.w	fp, fp, #2
      r--;
 8003a36:	3e01      	subs	r6, #1
      f     += ddF_y;
 8003a38:	445c      	add	r4, fp
    x++;
 8003a3a:	3501      	adds	r5, #1
    if (cornername & 0x4)
 8003a3c:	9b03      	ldr	r3, [sp, #12]
    f     += ddF_x;
 8003a3e:	eb04 0445 	add.w	r4, r4, r5, lsl #1
 8003a42:	3401      	adds	r4, #1
    if (cornername & 0x4)
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d0e7      	beq.n	8003a18 <lcdDrawCircleHelper+0x40>
      lcdDrawPixel(x0 + x, y0 + r, color);
 8003a48:	b2b3      	uxth	r3, r6
 8003a4a:	fa1f fa85 	uxth.w	sl, r5
 8003a4e:	eb09 0103 	add.w	r1, r9, r3
 8003a52:	eb08 000a 	add.w	r0, r8, sl
 8003a56:	b289      	uxth	r1, r1
 8003a58:	b280      	uxth	r0, r0
 8003a5a:	9305      	str	r3, [sp, #20]
 8003a5c:	f7ff ffa2 	bl	80039a4 <lcdDrawPixel>
      lcdDrawPixel(x0 + r, y0 + x, color);
 8003a60:	9b05      	ldr	r3, [sp, #20]
 8003a62:	eb09 010a 	add.w	r1, r9, sl
 8003a66:	eb08 0003 	add.w	r0, r8, r3
 8003a6a:	b289      	uxth	r1, r1
 8003a6c:	b280      	uxth	r0, r0
 8003a6e:	f7ff ff99 	bl	80039a4 <lcdDrawPixel>
    if (cornername & 0x2)
 8003a72:	9b01      	ldr	r3, [sp, #4]
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d0d2      	beq.n	8003a1e <lcdDrawCircleHelper+0x46>
      lcdDrawPixel(x0 + x, y0 - r, color);
 8003a78:	b2b3      	uxth	r3, r6
 8003a7a:	fa1f fa85 	uxth.w	sl, r5
 8003a7e:	eba9 0103 	sub.w	r1, r9, r3
 8003a82:	eb08 000a 	add.w	r0, r8, sl
 8003a86:	b289      	uxth	r1, r1
 8003a88:	b280      	uxth	r0, r0
 8003a8a:	9305      	str	r3, [sp, #20]
 8003a8c:	f7ff ff8a 	bl	80039a4 <lcdDrawPixel>
      lcdDrawPixel(x0 + r, y0 - x, color);
 8003a90:	9b05      	ldr	r3, [sp, #20]
 8003a92:	eba9 010a 	sub.w	r1, r9, sl
 8003a96:	eb08 0003 	add.w	r0, r8, r3
 8003a9a:	b289      	uxth	r1, r1
 8003a9c:	b280      	uxth	r0, r0
 8003a9e:	f7ff ff81 	bl	80039a4 <lcdDrawPixel>
    if (cornername & 0x8)
 8003aa2:	9b02      	ldr	r3, [sp, #8]
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d0bd      	beq.n	8003a24 <lcdDrawCircleHelper+0x4c>
 8003aa8:	b2ab      	uxth	r3, r5
      lcdDrawPixel(x0 - r, y0 + x, color);
 8003aaa:	fa1f fa86 	uxth.w	sl, r6
 8003aae:	eb09 0103 	add.w	r1, r9, r3
 8003ab2:	eba8 000a 	sub.w	r0, r8, sl
 8003ab6:	b289      	uxth	r1, r1
 8003ab8:	b280      	uxth	r0, r0
 8003aba:	9305      	str	r3, [sp, #20]
 8003abc:	f7ff ff72 	bl	80039a4 <lcdDrawPixel>
      lcdDrawPixel(x0 - x, y0 + r, color);
 8003ac0:	9b05      	ldr	r3, [sp, #20]
 8003ac2:	eb0a 0109 	add.w	r1, sl, r9
 8003ac6:	eba8 0003 	sub.w	r0, r8, r3
 8003aca:	b289      	uxth	r1, r1
 8003acc:	b280      	uxth	r0, r0
 8003ace:	f7ff ff69 	bl	80039a4 <lcdDrawPixel>
    if (cornername & 0x1)
 8003ad2:	9b04      	ldr	r3, [sp, #16]
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d0a8      	beq.n	8003a2a <lcdDrawCircleHelper+0x52>
 8003ad8:	b2ab      	uxth	r3, r5
    {
      lcdDrawPixel(x0 - r, y0 - x, color);
 8003ada:	fa1f fa86 	uxth.w	sl, r6
 8003ade:	eba9 0103 	sub.w	r1, r9, r3
 8003ae2:	eba8 000a 	sub.w	r0, r8, sl
 8003ae6:	b289      	uxth	r1, r1
 8003ae8:	b280      	uxth	r0, r0
 8003aea:	9305      	str	r3, [sp, #20]
 8003aec:	f7ff ff5a 	bl	80039a4 <lcdDrawPixel>
      lcdDrawPixel(x0 - x, y0 - r, color);
 8003af0:	9b05      	ldr	r3, [sp, #20]
 8003af2:	eba9 010a 	sub.w	r1, r9, sl
 8003af6:	eba8 0003 	sub.w	r0, r8, r3
 8003afa:	b289      	uxth	r1, r1
 8003afc:	b280      	uxth	r0, r0
 8003afe:	f7ff ff51 	bl	80039a4 <lcdDrawPixel>
  while (x < r)
 8003b02:	42ae      	cmp	r6, r5
 8003b04:	dc93      	bgt.n	8003a2e <lcdDrawCircleHelper+0x56>
    }
  }
}
 8003b06:	b006      	add	sp, #24
 8003b08:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

08003b0c <lcdDrawRoundRect>:

LCD_OPT_DEF void lcdDrawRoundRect(int32_t x, int32_t y, int32_t w, int32_t h, int32_t r, uint32_t color)
{
 8003b0c:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
 8003b10:	b08a      	sub	sp, #40	; 0x28
 8003b12:	4694      	mov	ip, r2
 8003b14:	9e12      	ldr	r6, [sp, #72]	; 0x48
  // smarter version
  lcdDrawHLine(x + r    , y        , w - r - r, color); // Top
 8003b16:	f8cd c00c 	str.w	ip, [sp, #12]
 8003b1a:	fa1f f886 	uxth.w	r8, r6
 8003b1e:	ea4f 0248 	mov.w	r2, r8, lsl #1
{
 8003b22:	460c      	mov	r4, r1
 8003b24:	b291      	uxth	r1, r2
  lcdDrawHLine(x + r    , y        , w - r - r, color); // Top
 8003b26:	f8bd 200c 	ldrh.w	r2, [sp, #12]
{
 8003b2a:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8003b2e:	4605      	mov	r5, r0
  lcdDrawHLine(x + r    , y        , w - r - r, color); // Top
 8003b30:	b280      	uxth	r0, r0
 8003b32:	e9cd 2106 	strd	r2, r1, [sp, #24]
 8003b36:	9005      	str	r0, [sp, #20]
 8003b38:	1a52      	subs	r2, r2, r1
 8003b3a:	4440      	add	r0, r8
{
 8003b3c:	4699      	mov	r9, r3
  lcdDrawHLine(x + r    , y        , w - r - r, color); // Top
 8003b3e:	b200      	sxth	r0, r0
 8003b40:	fa1f f38a 	uxth.w	r3, sl
 8003b44:	b212      	sxth	r2, r2
 8003b46:	b221      	sxth	r1, r4
 8003b48:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8003b4c:	9004      	str	r0, [sp, #16]
 8003b4e:	f000 fa83 	bl	8004058 <lcdDrawHLine>
  lcdDrawHLine(x + r    , y + h - 1, w - r - r, color); // Bottom
 8003b52:	9804      	ldr	r0, [sp, #16]
 8003b54:	f8cd 9010 	str.w	r9, [sp, #16]
 8003b58:	f8bd 9010 	ldrh.w	r9, [sp, #16]
 8003b5c:	9a08      	ldr	r2, [sp, #32]
 8003b5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003b60:	9308      	str	r3, [sp, #32]
 8003b62:	fa1f fb84 	uxth.w	fp, r4
 8003b66:	f109 31ff 	add.w	r1, r9, #4294967295
 8003b6a:	4459      	add	r1, fp
 8003b6c:	b209      	sxth	r1, r1
 8003b6e:	f000 fa73 	bl	8004058 <lcdDrawHLine>
  lcdDrawVLine(x        , y + r    , h - r - r, color); // Left
 8003b72:	9b07      	ldr	r3, [sp, #28]
 8003b74:	eb08 010b 	add.w	r1, r8, fp
 8003b78:	eba9 0203 	sub.w	r2, r9, r3
 8003b7c:	9b08      	ldr	r3, [sp, #32]
 8003b7e:	b209      	sxth	r1, r1
 8003b80:	b212      	sxth	r2, r2
 8003b82:	b228      	sxth	r0, r5
 8003b84:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8003b88:	9107      	str	r1, [sp, #28]
 8003b8a:	f000 fa3f 	bl	800400c <lcdDrawVLine>
  lcdDrawVLine(x + w - 1, y + r    , h - r - r, color); // Right
 8003b8e:	9a06      	ldr	r2, [sp, #24]
 8003b90:	9b05      	ldr	r3, [sp, #20]
 8003b92:	9907      	ldr	r1, [sp, #28]
 8003b94:	1e50      	subs	r0, r2, #1
 8003b96:	4418      	add	r0, r3

  // draw four corners
  lcdDrawCircleHelper(x + r        , y + r        , r, 1, color);
 8003b98:	eb05 0806 	add.w	r8, r5, r6
  lcdDrawVLine(x + w - 1, y + r    , h - r - r, color); // Right
 8003b9c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8003ba0:	b200      	sxth	r0, r0
 8003ba2:	f000 fa33 	bl	800400c <lcdDrawVLine>
  lcdDrawCircleHelper(x + r        , y + r        , r, 1, color);
 8003ba6:	1931      	adds	r1, r6, r4
 8003ba8:	4632      	mov	r2, r6
 8003baa:	4640      	mov	r0, r8
 8003bac:	f8cd a000 	str.w	sl, [sp]
 8003bb0:	2301      	movs	r3, #1
 8003bb2:	9105      	str	r1, [sp, #20]
 8003bb4:	f7ff ff10 	bl	80039d8 <lcdDrawCircleHelper>
  lcdDrawCircleHelper(x + w - r - 1, y + r        , r, 2, color);
 8003bb8:	9803      	ldr	r0, [sp, #12]
 8003bba:	9905      	ldr	r1, [sp, #20]
 8003bbc:	f8cd a000 	str.w	sl, [sp]
 8003bc0:	4428      	add	r0, r5
 8003bc2:	1b80      	subs	r0, r0, r6
 8003bc4:	3801      	subs	r0, #1
 8003bc6:	4632      	mov	r2, r6
 8003bc8:	2302      	movs	r3, #2
 8003bca:	9003      	str	r0, [sp, #12]
 8003bcc:	f7ff ff04 	bl	80039d8 <lcdDrawCircleHelper>
  lcdDrawCircleHelper(x + w - r - 1, y + h - r - 1, r, 4, color);
 8003bd0:	9904      	ldr	r1, [sp, #16]
 8003bd2:	9803      	ldr	r0, [sp, #12]
 8003bd4:	f8cd a000 	str.w	sl, [sp]
 8003bd8:	4421      	add	r1, r4
 8003bda:	1b89      	subs	r1, r1, r6
 8003bdc:	3901      	subs	r1, #1
 8003bde:	4632      	mov	r2, r6
 8003be0:	2304      	movs	r3, #4
 8003be2:	9103      	str	r1, [sp, #12]
 8003be4:	f7ff fef8 	bl	80039d8 <lcdDrawCircleHelper>
  lcdDrawCircleHelper(x + r        , y + h - r - 1, r, 8, color);
 8003be8:	9903      	ldr	r1, [sp, #12]
 8003bea:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
 8003bee:	2308      	movs	r3, #8
 8003bf0:	4632      	mov	r2, r6
 8003bf2:	4640      	mov	r0, r8
}
 8003bf4:	b00a      	add	sp, #40	; 0x28
 8003bf6:	e8bd 4f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
  lcdDrawCircleHelper(x + r        , y + h - r - 1, r, 8, color);
 8003bfa:	f7ff beed 	b.w	80039d8 <lcdDrawCircleHelper>
 8003bfe:	bf00      	nop

08003c00 <lcdDrawFillCircleHelper>:

LCD_OPT_DEF void lcdDrawFillCircleHelper(int32_t x0, int32_t y0, int32_t r, uint8_t cornername, int32_t delta, uint32_t color)
{
 8003c00:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
 8003c04:	4690      	mov	r8, r2
 8003c06:	b086      	sub	sp, #24
  int32_t f     = 1 - r;
  int32_t ddF_x = 1;
  int32_t ddF_y = -r - r;
 8003c08:	f1c8 0a00 	rsb	sl, r8, #0
  int32_t y     = 0;

  delta++;

  while (y < r)
 8003c0c:	f1b8 0f00 	cmp.w	r8, #0
{
 8003c10:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  int32_t ddF_y = -r - r;
 8003c12:	ebaa 0a08 	sub.w	sl, sl, r8
  while (y < r)
 8003c16:	dd6f      	ble.n	8003cf8 <lcdDrawFillCircleHelper+0xf8>
 8003c18:	3201      	adds	r2, #1
 8003c1a:	b292      	uxth	r2, r2
 8003c1c:	1c95      	adds	r5, r2, #2
 8003c1e:	9204      	str	r2, [sp, #16]
 8003c20:	f003 0201 	and.w	r2, r3, #1
 8003c24:	f003 0302 	and.w	r3, r3, #2
 8003c28:	9302      	str	r3, [sp, #8]
    ddF_x += 2;
    f     += ddF_x;

    if (cornername & 0x1)
    {
      lcdDrawHLine(x0 - r, y0 + y, r + r + delta, color);
 8003c2a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8003c2c:	9203      	str	r2, [sp, #12]
 8003c2e:	b280      	uxth	r0, r0
 8003c30:	b289      	uxth	r1, r1
 8003c32:	f1c8 0401 	rsb	r4, r8, #1
 8003c36:	9000      	str	r0, [sp, #0]
 8003c38:	9101      	str	r1, [sp, #4]
 8003c3a:	b2ad      	uxth	r5, r5
  int32_t y     = 0;
 8003c3c:	2600      	movs	r6, #0
      lcdDrawHLine(x0 - r, y0 + y, r + r + delta, color);
 8003c3e:	b29b      	uxth	r3, r3
 8003c40:	e006      	b.n	8003c50 <lcdDrawFillCircleHelper+0x50>
      lcdDrawHLine(x0 - y, y0 + r, y + y + delta, color);
    }
    if (cornername & 0x2)
 8003c42:	9a02      	ldr	r2, [sp, #8]
 8003c44:	2a00      	cmp	r2, #0
 8003c46:	d133      	bne.n	8003cb0 <lcdDrawFillCircleHelper+0xb0>
  while (y < r)
 8003c48:	3502      	adds	r5, #2
 8003c4a:	45b0      	cmp	r8, r6
 8003c4c:	b2ad      	uxth	r5, r5
 8003c4e:	dd53      	ble.n	8003cf8 <lcdDrawFillCircleHelper+0xf8>
    if (f >= 0)
 8003c50:	2c00      	cmp	r4, #0
    y++;
 8003c52:	f106 0601 	add.w	r6, r6, #1
    if (f >= 0)
 8003c56:	db04      	blt.n	8003c62 <lcdDrawFillCircleHelper+0x62>
      ddF_y += 2;
 8003c58:	f10a 0a02 	add.w	sl, sl, #2
      r--;
 8003c5c:	f108 38ff 	add.w	r8, r8, #4294967295
      f     += ddF_y;
 8003c60:	4454      	add	r4, sl
    if (cornername & 0x1)
 8003c62:	9a03      	ldr	r2, [sp, #12]
    f     += ddF_x;
 8003c64:	eb04 0446 	add.w	r4, r4, r6, lsl #1
 8003c68:	3401      	adds	r4, #1
    if (cornername & 0x1)
 8003c6a:	2a00      	cmp	r2, #0
 8003c6c:	d0e9      	beq.n	8003c42 <lcdDrawFillCircleHelper+0x42>
      lcdDrawHLine(x0 - r, y0 + y, r + r + delta, color);
 8003c6e:	9a04      	ldr	r2, [sp, #16]
 8003c70:	9901      	ldr	r1, [sp, #4]
 8003c72:	9800      	ldr	r0, [sp, #0]
 8003c74:	9305      	str	r3, [sp, #20]
 8003c76:	fa1f f988 	uxth.w	r9, r8
 8003c7a:	fa1f fb86 	uxth.w	fp, r6
 8003c7e:	eb02 0249 	add.w	r2, r2, r9, lsl #1
 8003c82:	4459      	add	r1, fp
 8003c84:	eba0 0009 	sub.w	r0, r0, r9
 8003c88:	b212      	sxth	r2, r2
 8003c8a:	b209      	sxth	r1, r1
 8003c8c:	b200      	sxth	r0, r0
 8003c8e:	f000 f9e3 	bl	8004058 <lcdDrawHLine>
      lcdDrawHLine(x0 - y, y0 + r, y + y + delta, color);
 8003c92:	9901      	ldr	r1, [sp, #4]
 8003c94:	9800      	ldr	r0, [sp, #0]
 8003c96:	9b05      	ldr	r3, [sp, #20]
 8003c98:	4449      	add	r1, r9
 8003c9a:	eba0 000b 	sub.w	r0, r0, fp
 8003c9e:	b22a      	sxth	r2, r5
 8003ca0:	b209      	sxth	r1, r1
 8003ca2:	b200      	sxth	r0, r0
 8003ca4:	f000 f9d8 	bl	8004058 <lcdDrawHLine>
    if (cornername & 0x2)
 8003ca8:	9a02      	ldr	r2, [sp, #8]
      lcdDrawHLine(x0 - y, y0 + r, y + y + delta, color);
 8003caa:	9b05      	ldr	r3, [sp, #20]
    if (cornername & 0x2)
 8003cac:	2a00      	cmp	r2, #0
 8003cae:	d0cb      	beq.n	8003c48 <lcdDrawFillCircleHelper+0x48>
    {
      lcdDrawHLine(x0 - r, y0 - y, r + r + delta, color); // 11995, 1090
 8003cb0:	9a04      	ldr	r2, [sp, #16]
 8003cb2:	9901      	ldr	r1, [sp, #4]
 8003cb4:	9800      	ldr	r0, [sp, #0]
 8003cb6:	9305      	str	r3, [sp, #20]
 8003cb8:	fa1f f988 	uxth.w	r9, r8
 8003cbc:	fa1f fb86 	uxth.w	fp, r6
 8003cc0:	eb02 0249 	add.w	r2, r2, r9, lsl #1
 8003cc4:	eba1 010b 	sub.w	r1, r1, fp
 8003cc8:	eba0 0009 	sub.w	r0, r0, r9
 8003ccc:	b212      	sxth	r2, r2
 8003cce:	b209      	sxth	r1, r1
 8003cd0:	b200      	sxth	r0, r0
 8003cd2:	f000 f9c1 	bl	8004058 <lcdDrawHLine>
      lcdDrawHLine(x0 - y, y0 - r, y + y + delta, color);
 8003cd6:	9901      	ldr	r1, [sp, #4]
 8003cd8:	9800      	ldr	r0, [sp, #0]
 8003cda:	9b05      	ldr	r3, [sp, #20]
 8003cdc:	eba1 0109 	sub.w	r1, r1, r9
 8003ce0:	eba0 000b 	sub.w	r0, r0, fp
 8003ce4:	b22a      	sxth	r2, r5
 8003ce6:	b209      	sxth	r1, r1
 8003ce8:	b200      	sxth	r0, r0
 8003cea:	f000 f9b5 	bl	8004058 <lcdDrawHLine>
  while (y < r)
 8003cee:	3502      	adds	r5, #2
 8003cf0:	45b0      	cmp	r8, r6
      lcdDrawHLine(x0 - y, y0 - r, y + y + delta, color);
 8003cf2:	9b05      	ldr	r3, [sp, #20]
  while (y < r)
 8003cf4:	b2ad      	uxth	r5, r5
 8003cf6:	dcab      	bgt.n	8003c50 <lcdDrawFillCircleHelper+0x50>
    }
  }
}
 8003cf8:	b006      	add	sp, #24
 8003cfa:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}
 8003cfe:	bf00      	nop

08003d00 <lcdDrawFillRoundRect>:

LCD_OPT_DEF void lcdDrawFillRoundRect(int32_t x, int32_t y, int32_t w, int32_t h, int32_t r, uint32_t color)
{
 8003d00:	e92d 4770 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, lr}
 8003d04:	b085      	sub	sp, #20
 8003d06:	e9dd 690c 	ldrd	r6, r9, [sp, #48]	; 0x30
 8003d0a:	4688      	mov	r8, r1
 8003d0c:	4614      	mov	r4, r2
  // smarter version
  lcdDrawFillRect(x, y + r, w, h - r - r, color);
 8003d0e:	b2b1      	uxth	r1, r6
 8003d10:	fa1f f289 	uxth.w	r2, r9
{
 8003d14:	461d      	mov	r5, r3
  lcdDrawFillRect(x, y + r, w, h - r - r, color);
 8003d16:	9200      	str	r2, [sp, #0]
 8003d18:	eba3 0341 	sub.w	r3, r3, r1, lsl #1
 8003d1c:	b222      	sxth	r2, r4
 8003d1e:	4441      	add	r1, r8

  // draw four corners
  lcdDrawFillCircleHelper(x + r, y + h - r - 1, r, 1, w - r - r - 1, color);
 8003d20:	eba4 0446 	sub.w	r4, r4, r6, lsl #1
 8003d24:	4445      	add	r5, r8
{
 8003d26:	4682      	mov	sl, r0
  lcdDrawFillCircleHelper(x + r, y + h - r - 1, r, 1, w - r - r - 1, color);
 8003d28:	3c01      	subs	r4, #1
  lcdDrawFillRect(x, y + r, w, h - r - r, color);
 8003d2a:	b21b      	sxth	r3, r3
 8003d2c:	b209      	sxth	r1, r1
 8003d2e:	b200      	sxth	r0, r0
  lcdDrawFillCircleHelper(x + r, y + h - r - 1, r, 1, w - r - r - 1, color);
 8003d30:	1bad      	subs	r5, r5, r6
  lcdDrawFillRect(x, y + r, w, h - r - r, color);
 8003d32:	f000 f9b7 	bl	80040a4 <lcdDrawFillRect>
  lcdDrawFillCircleHelper(x + r, y + h - r - 1, r, 1, w - r - r - 1, color);
 8003d36:	eb0a 0006 	add.w	r0, sl, r6
 8003d3a:	1e69      	subs	r1, r5, #1
 8003d3c:	4632      	mov	r2, r6
 8003d3e:	e9cd 4900 	strd	r4, r9, [sp]
 8003d42:	2301      	movs	r3, #1
 8003d44:	9003      	str	r0, [sp, #12]
 8003d46:	f7ff ff5b 	bl	8003c00 <lcdDrawFillCircleHelper>
  lcdDrawFillCircleHelper(x + r, y + r        , r, 2, w - r - r - 1, color);
 8003d4a:	9803      	ldr	r0, [sp, #12]
 8003d4c:	2302      	movs	r3, #2
 8003d4e:	4632      	mov	r2, r6
 8003d50:	eb08 0106 	add.w	r1, r8, r6
 8003d54:	e9cd 490c 	strd	r4, r9, [sp, #48]	; 0x30
}
 8003d58:	b005      	add	sp, #20
 8003d5a:	e8bd 4770 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, lr}
  lcdDrawFillCircleHelper(x + r, y + r        , r, 2, w - r - r - 1, color);
 8003d5e:	f7ff bf4f 	b.w	8003c00 <lcdDrawFillCircleHelper>
 8003d62:	bf00      	nop

08003d64 <lcdGetFps>:
    lcdDrawLine(x1, y1, line[i].x, line[i].y, color);
  }
}

uint32_t lcdGetFps(void)
{
 8003d64:	b480      	push	{r7}
 8003d66:	af00      	add	r7, sp, #0
  return fps_count;
 8003d68:	4b03      	ldr	r3, [pc, #12]	; (8003d78 <lcdGetFps+0x14>)
 8003d6a:	681b      	ldr	r3, [r3, #0]
}
 8003d6c:	4618      	mov	r0, r3
 8003d6e:	46bd      	mov	sp, r7
 8003d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d74:	4770      	bx	lr
 8003d76:	bf00      	nop
 8003d78:	200009b8 	.word	0x200009b8

08003d7c <lcdGetFpsTime>:

uint32_t lcdGetFpsTime(void)
{
 8003d7c:	b480      	push	{r7}
 8003d7e:	af00      	add	r7, sp, #0
  return fps_time;
 8003d80:	4b03      	ldr	r3, [pc, #12]	; (8003d90 <lcdGetFpsTime+0x14>)
 8003d82:	681b      	ldr	r3, [r3, #0]
}
 8003d84:	4618      	mov	r0, r3
 8003d86:	46bd      	mov	sp, r7
 8003d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d8c:	4770      	bx	lr
 8003d8e:	bf00      	nop
 8003d90:	200009b4 	.word	0x200009b4

08003d94 <lcdDrawAvailable>:

bool lcdDrawAvailable(void)
{
 8003d94:	b480      	push	{r7}
 8003d96:	af00      	add	r7, sp, #0
  return !lcd_request_draw;
 8003d98:	4b08      	ldr	r3, [pc, #32]	; (8003dbc <lcdDrawAvailable+0x28>)
 8003d9a:	781b      	ldrb	r3, [r3, #0]
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	bf14      	ite	ne
 8003da0:	2301      	movne	r3, #1
 8003da2:	2300      	moveq	r3, #0
 8003da4:	b2db      	uxtb	r3, r3
 8003da6:	f083 0301 	eor.w	r3, r3, #1
 8003daa:	b2db      	uxtb	r3, r3
 8003dac:	f003 0301 	and.w	r3, r3, #1
 8003db0:	b2db      	uxtb	r3, r3
}
 8003db2:	4618      	mov	r0, r3
 8003db4:	46bd      	mov	sp, r7
 8003db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dba:	4770      	bx	lr
 8003dbc:	200009ae 	.word	0x200009ae

08003dc0 <lcdRequestDraw>:

bool lcdRequestDraw(void)
{
 8003dc0:	b598      	push	{r3, r4, r7, lr}
 8003dc2:	af00      	add	r7, sp, #0
  if (is_init != true)
 8003dc4:	4b15      	ldr	r3, [pc, #84]	; (8003e1c <lcdRequestDraw+0x5c>)
 8003dc6:	781b      	ldrb	r3, [r3, #0]
 8003dc8:	f083 0301 	eor.w	r3, r3, #1
 8003dcc:	b2db      	uxtb	r3, r3
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d001      	beq.n	8003dd6 <lcdRequestDraw+0x16>
  {
    return false;
 8003dd2:	2300      	movs	r3, #0
 8003dd4:	e020      	b.n	8003e18 <lcdRequestDraw+0x58>
  }
  if (lcd_request_draw == true)
 8003dd6:	4b12      	ldr	r3, [pc, #72]	; (8003e20 <lcdRequestDraw+0x60>)
 8003dd8:	781b      	ldrb	r3, [r3, #0]
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d001      	beq.n	8003de2 <lcdRequestDraw+0x22>
  {
    return false;
 8003dde:	2300      	movs	r3, #0
 8003de0:	e01a      	b.n	8003e18 <lcdRequestDraw+0x58>
  }

  lcd.setWindow(0, 0, LCD_WIDTH-1, LCD_HEIGHT-1);
 8003de2:	4b10      	ldr	r3, [pc, #64]	; (8003e24 <lcdRequestDraw+0x64>)
 8003de4:	689c      	ldr	r4, [r3, #8]
 8003de6:	237f      	movs	r3, #127	; 0x7f
 8003de8:	229f      	movs	r2, #159	; 0x9f
 8003dea:	2100      	movs	r1, #0
 8003dec:	2000      	movs	r0, #0
 8003dee:	47a0      	blx	r4

  lcd_request_draw = true;
 8003df0:	4b0b      	ldr	r3, [pc, #44]	; (8003e20 <lcdRequestDraw+0x60>)
 8003df2:	2201      	movs	r2, #1
 8003df4:	701a      	strb	r2, [r3, #0]
  lcd.sendBuffer((uint8_t *)frame_buffer[frame_index], LCD_WIDTH * LCD_HEIGHT, 0);
 8003df6:	4b0b      	ldr	r3, [pc, #44]	; (8003e24 <lcdRequestDraw+0x64>)
 8003df8:	699c      	ldr	r4, [r3, #24]
 8003dfa:	4b0b      	ldr	r3, [pc, #44]	; (8003e28 <lcdRequestDraw+0x68>)
 8003dfc:	781b      	ldrb	r3, [r3, #0]
 8003dfe:	461a      	mov	r2, r3
 8003e00:	4613      	mov	r3, r2
 8003e02:	009b      	lsls	r3, r3, #2
 8003e04:	4413      	add	r3, r2
 8003e06:	035b      	lsls	r3, r3, #13
 8003e08:	4a08      	ldr	r2, [pc, #32]	; (8003e2c <lcdRequestDraw+0x6c>)
 8003e0a:	4413      	add	r3, r2
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	f44f 41a0 	mov.w	r1, #20480	; 0x5000
 8003e12:	4618      	mov	r0, r3
 8003e14:	47a0      	blx	r4

  return true;
 8003e16:	2301      	movs	r3, #1
}
 8003e18:	4618      	mov	r0, r3
 8003e1a:	bd98      	pop	{r3, r4, r7, pc}
 8003e1c:	200009ac 	.word	0x200009ac
 8003e20:	200009ae 	.word	0x200009ae
 8003e24:	20000990 	.word	0x20000990
 8003e28:	200009ad 	.word	0x200009ad
 8003e2c:	200009c0 	.word	0x200009c0

08003e30 <lcdUpdateDraw>:

void lcdUpdateDraw(void)
{
 8003e30:	b580      	push	{r7, lr}
 8003e32:	b082      	sub	sp, #8
 8003e34:	af00      	add	r7, sp, #0
  uint32_t pre_time;

  if (is_init != true)
 8003e36:	4b13      	ldr	r3, [pc, #76]	; (8003e84 <lcdUpdateDraw+0x54>)
 8003e38:	781b      	ldrb	r3, [r3, #0]
 8003e3a:	f083 0301 	eor.w	r3, r3, #1
 8003e3e:	b2db      	uxtb	r3, r3
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d118      	bne.n	8003e76 <lcdUpdateDraw+0x46>
  {
    return;
  }

  lcdRequestDraw();
 8003e44:	f7ff ffbc 	bl	8003dc0 <lcdRequestDraw>

  pre_time = millis();
 8003e48:	f7fd fa51 	bl	80012ee <millis>
 8003e4c:	6078      	str	r0, [r7, #4]
  while(lcdDrawAvailable() != true)
 8003e4e:	e009      	b.n	8003e64 <lcdUpdateDraw+0x34>
  {
    delay(1);
 8003e50:	2001      	movs	r0, #1
 8003e52:	f7fd fa41 	bl	80012d8 <delay>
    if (millis()-pre_time >= 100)
 8003e56:	f7fd fa4a 	bl	80012ee <millis>
 8003e5a:	4602      	mov	r2, r0
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	1ad3      	subs	r3, r2, r3
 8003e60:	2b63      	cmp	r3, #99	; 0x63
 8003e62:	d80a      	bhi.n	8003e7a <lcdUpdateDraw+0x4a>
  while(lcdDrawAvailable() != true)
 8003e64:	f7ff ff96 	bl	8003d94 <lcdDrawAvailable>
 8003e68:	4603      	mov	r3, r0
 8003e6a:	f083 0301 	eor.w	r3, r3, #1
 8003e6e:	b2db      	uxtb	r3, r3
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d1ed      	bne.n	8003e50 <lcdUpdateDraw+0x20>
 8003e74:	e002      	b.n	8003e7c <lcdUpdateDraw+0x4c>
    return;
 8003e76:	bf00      	nop
 8003e78:	e000      	b.n	8003e7c <lcdUpdateDraw+0x4c>
    {
      break;
 8003e7a:	bf00      	nop
    }
  }
}
 8003e7c:	3708      	adds	r7, #8
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	bd80      	pop	{r7, pc}
 8003e82:	bf00      	nop
 8003e84:	200009ac 	.word	0x200009ac

08003e88 <lcdGetFrameBuffer>:

  lcd.setWindow(x, y, w, h);
}

uint16_t *lcdGetFrameBuffer(void)
{
 8003e88:	b480      	push	{r7}
 8003e8a:	af00      	add	r7, sp, #0
  return (uint16_t *)p_draw_frame_buf;
 8003e8c:	4b03      	ldr	r3, [pc, #12]	; (8003e9c <lcdGetFrameBuffer+0x14>)
 8003e8e:	681b      	ldr	r3, [r3, #0]
}
 8003e90:	4618      	mov	r0, r3
 8003e92:	46bd      	mov	sp, r7
 8003e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e98:	4770      	bx	lr
 8003e9a:	bf00      	nop
 8003e9c:	200009bc 	.word	0x200009bc

08003ea0 <lcdDrawLine>:
  return LCD_HEIGHT;
}


void lcdDrawLine(int16_t x0, int16_t y0, int16_t x1, int16_t y1, uint16_t color)
{
 8003ea0:	b590      	push	{r4, r7, lr}
 8003ea2:	b089      	sub	sp, #36	; 0x24
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	4604      	mov	r4, r0
 8003ea8:	4608      	mov	r0, r1
 8003eaa:	4611      	mov	r1, r2
 8003eac:	461a      	mov	r2, r3
 8003eae:	4623      	mov	r3, r4
 8003eb0:	80fb      	strh	r3, [r7, #6]
 8003eb2:	4603      	mov	r3, r0
 8003eb4:	80bb      	strh	r3, [r7, #4]
 8003eb6:	460b      	mov	r3, r1
 8003eb8:	807b      	strh	r3, [r7, #2]
 8003eba:	4613      	mov	r3, r2
 8003ebc:	803b      	strh	r3, [r7, #0]
  int16_t steep = abs(y1 - y0) > abs(x1 - x0);
 8003ebe:	f9b7 2000 	ldrsh.w	r2, [r7]
 8003ec2:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003ec6:	1ad3      	subs	r3, r2, r3
 8003ec8:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8003ecc:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8003ed0:	f9b7 1002 	ldrsh.w	r1, [r7, #2]
 8003ed4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003ed8:	1acb      	subs	r3, r1, r3
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	bfb8      	it	lt
 8003ede:	425b      	neglt	r3, r3
 8003ee0:	429a      	cmp	r2, r3
 8003ee2:	bfcc      	ite	gt
 8003ee4:	2301      	movgt	r3, #1
 8003ee6:	2300      	movle	r3, #0
 8003ee8:	b2db      	uxtb	r3, r3
 8003eea:	837b      	strh	r3, [r7, #26]

  if (x0 < 0) x0 = 0;
 8003eec:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	da01      	bge.n	8003ef8 <lcdDrawLine+0x58>
 8003ef4:	2300      	movs	r3, #0
 8003ef6:	80fb      	strh	r3, [r7, #6]
  if (y0 < 0) y0 = 0;
 8003ef8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	da01      	bge.n	8003f04 <lcdDrawLine+0x64>
 8003f00:	2300      	movs	r3, #0
 8003f02:	80bb      	strh	r3, [r7, #4]
  if (x1 < 0) x1 = 0;
 8003f04:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	da01      	bge.n	8003f10 <lcdDrawLine+0x70>
 8003f0c:	2300      	movs	r3, #0
 8003f0e:	807b      	strh	r3, [r7, #2]
  if (y1 < 0) y1 = 0;
 8003f10:	f9b7 3000 	ldrsh.w	r3, [r7]
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	da01      	bge.n	8003f1c <lcdDrawLine+0x7c>
 8003f18:	2300      	movs	r3, #0
 8003f1a:	803b      	strh	r3, [r7, #0]


  if (steep)
 8003f1c:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d00b      	beq.n	8003f3c <lcdDrawLine+0x9c>
  {
    _swap_int16_t(x0, y0);
 8003f24:	88fb      	ldrh	r3, [r7, #6]
 8003f26:	833b      	strh	r3, [r7, #24]
 8003f28:	88bb      	ldrh	r3, [r7, #4]
 8003f2a:	80fb      	strh	r3, [r7, #6]
 8003f2c:	8b3b      	ldrh	r3, [r7, #24]
 8003f2e:	80bb      	strh	r3, [r7, #4]
    _swap_int16_t(x1, y1);
 8003f30:	887b      	ldrh	r3, [r7, #2]
 8003f32:	82fb      	strh	r3, [r7, #22]
 8003f34:	883b      	ldrh	r3, [r7, #0]
 8003f36:	807b      	strh	r3, [r7, #2]
 8003f38:	8afb      	ldrh	r3, [r7, #22]
 8003f3a:	803b      	strh	r3, [r7, #0]
  }

  if (x0 > x1)
 8003f3c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8003f40:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8003f44:	429a      	cmp	r2, r3
 8003f46:	dd0b      	ble.n	8003f60 <lcdDrawLine+0xc0>
  {
    _swap_int16_t(x0, x1);
 8003f48:	88fb      	ldrh	r3, [r7, #6]
 8003f4a:	82bb      	strh	r3, [r7, #20]
 8003f4c:	887b      	ldrh	r3, [r7, #2]
 8003f4e:	80fb      	strh	r3, [r7, #6]
 8003f50:	8abb      	ldrh	r3, [r7, #20]
 8003f52:	807b      	strh	r3, [r7, #2]
    _swap_int16_t(y0, y1);
 8003f54:	88bb      	ldrh	r3, [r7, #4]
 8003f56:	827b      	strh	r3, [r7, #18]
 8003f58:	883b      	ldrh	r3, [r7, #0]
 8003f5a:	80bb      	strh	r3, [r7, #4]
 8003f5c:	8a7b      	ldrh	r3, [r7, #18]
 8003f5e:	803b      	strh	r3, [r7, #0]
  }

  int16_t dx, dy;
  dx = x1 - x0;
 8003f60:	887a      	ldrh	r2, [r7, #2]
 8003f62:	88fb      	ldrh	r3, [r7, #6]
 8003f64:	1ad3      	subs	r3, r2, r3
 8003f66:	b29b      	uxth	r3, r3
 8003f68:	823b      	strh	r3, [r7, #16]
  dy = abs(y1 - y0);
 8003f6a:	f9b7 2000 	ldrsh.w	r2, [r7]
 8003f6e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003f72:	1ad3      	subs	r3, r2, r3
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	bfb8      	it	lt
 8003f78:	425b      	neglt	r3, r3
 8003f7a:	81fb      	strh	r3, [r7, #14]

  int16_t err = dx / 2;
 8003f7c:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8003f80:	0fda      	lsrs	r2, r3, #31
 8003f82:	4413      	add	r3, r2
 8003f84:	105b      	asrs	r3, r3, #1
 8003f86:	83fb      	strh	r3, [r7, #30]
  int16_t ystep;

  if (y0 < y1)
 8003f88:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8003f8c:	f9b7 3000 	ldrsh.w	r3, [r7]
 8003f90:	429a      	cmp	r2, r3
 8003f92:	da02      	bge.n	8003f9a <lcdDrawLine+0xfa>
  {
    ystep = 1;
 8003f94:	2301      	movs	r3, #1
 8003f96:	83bb      	strh	r3, [r7, #28]
 8003f98:	e02d      	b.n	8003ff6 <lcdDrawLine+0x156>
  } else {
    ystep = -1;
 8003f9a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003f9e:	83bb      	strh	r3, [r7, #28]
  }

  for (; x0<=x1; x0++)
 8003fa0:	e029      	b.n	8003ff6 <lcdDrawLine+0x156>
  {
    if (steep)
 8003fa2:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d006      	beq.n	8003fb8 <lcdDrawLine+0x118>
    {
      lcdDrawPixel(y0, x0, color);
 8003faa:	88bb      	ldrh	r3, [r7, #4]
 8003fac:	88f9      	ldrh	r1, [r7, #6]
 8003fae:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 8003fb0:	4618      	mov	r0, r3
 8003fb2:	f7ff fcf7 	bl	80039a4 <lcdDrawPixel>
 8003fb6:	e005      	b.n	8003fc4 <lcdDrawLine+0x124>
    } else
    {
      lcdDrawPixel(x0, y0, color);
 8003fb8:	88fb      	ldrh	r3, [r7, #6]
 8003fba:	88b9      	ldrh	r1, [r7, #4]
 8003fbc:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 8003fbe:	4618      	mov	r0, r3
 8003fc0:	f7ff fcf0 	bl	80039a4 <lcdDrawPixel>
    }
    err -= dy;
 8003fc4:	8bfa      	ldrh	r2, [r7, #30]
 8003fc6:	89fb      	ldrh	r3, [r7, #14]
 8003fc8:	1ad3      	subs	r3, r2, r3
 8003fca:	b29b      	uxth	r3, r3
 8003fcc:	83fb      	strh	r3, [r7, #30]
    if (err < 0)
 8003fce:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	da09      	bge.n	8003fea <lcdDrawLine+0x14a>
    {
      y0 += ystep;
 8003fd6:	88ba      	ldrh	r2, [r7, #4]
 8003fd8:	8bbb      	ldrh	r3, [r7, #28]
 8003fda:	4413      	add	r3, r2
 8003fdc:	b29b      	uxth	r3, r3
 8003fde:	80bb      	strh	r3, [r7, #4]
      err += dx;
 8003fe0:	8bfa      	ldrh	r2, [r7, #30]
 8003fe2:	8a3b      	ldrh	r3, [r7, #16]
 8003fe4:	4413      	add	r3, r2
 8003fe6:	b29b      	uxth	r3, r3
 8003fe8:	83fb      	strh	r3, [r7, #30]
  for (; x0<=x1; x0++)
 8003fea:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003fee:	b29b      	uxth	r3, r3
 8003ff0:	3301      	adds	r3, #1
 8003ff2:	b29b      	uxth	r3, r3
 8003ff4:	80fb      	strh	r3, [r7, #6]
 8003ff6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8003ffa:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8003ffe:	429a      	cmp	r2, r3
 8004000:	ddcf      	ble.n	8003fa2 <lcdDrawLine+0x102>
    }
  }
}
 8004002:	bf00      	nop
 8004004:	bf00      	nop
 8004006:	3724      	adds	r7, #36	; 0x24
 8004008:	46bd      	mov	sp, r7
 800400a:	bd90      	pop	{r4, r7, pc}

0800400c <lcdDrawVLine>:
    }
  }
}

void lcdDrawVLine(int16_t x, int16_t y, int16_t h, uint16_t color)
{
 800400c:	b590      	push	{r4, r7, lr}
 800400e:	b085      	sub	sp, #20
 8004010:	af02      	add	r7, sp, #8
 8004012:	4604      	mov	r4, r0
 8004014:	4608      	mov	r0, r1
 8004016:	4611      	mov	r1, r2
 8004018:	461a      	mov	r2, r3
 800401a:	4623      	mov	r3, r4
 800401c:	80fb      	strh	r3, [r7, #6]
 800401e:	4603      	mov	r3, r0
 8004020:	80bb      	strh	r3, [r7, #4]
 8004022:	460b      	mov	r3, r1
 8004024:	807b      	strh	r3, [r7, #2]
 8004026:	4613      	mov	r3, r2
 8004028:	803b      	strh	r3, [r7, #0]
  lcdDrawLine(x, y, x, y+h-1, color);
 800402a:	88ba      	ldrh	r2, [r7, #4]
 800402c:	887b      	ldrh	r3, [r7, #2]
 800402e:	4413      	add	r3, r2
 8004030:	b29b      	uxth	r3, r3
 8004032:	3b01      	subs	r3, #1
 8004034:	b29b      	uxth	r3, r3
 8004036:	b21c      	sxth	r4, r3
 8004038:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800403c:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8004040:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8004044:	883b      	ldrh	r3, [r7, #0]
 8004046:	9300      	str	r3, [sp, #0]
 8004048:	4623      	mov	r3, r4
 800404a:	f7ff ff29 	bl	8003ea0 <lcdDrawLine>
}
 800404e:	bf00      	nop
 8004050:	370c      	adds	r7, #12
 8004052:	46bd      	mov	sp, r7
 8004054:	bd90      	pop	{r4, r7, pc}
 8004056:	bf00      	nop

08004058 <lcdDrawHLine>:

void lcdDrawHLine(int16_t x, int16_t y, int16_t w, uint16_t color)
{
 8004058:	b590      	push	{r4, r7, lr}
 800405a:	b085      	sub	sp, #20
 800405c:	af02      	add	r7, sp, #8
 800405e:	4604      	mov	r4, r0
 8004060:	4608      	mov	r0, r1
 8004062:	4611      	mov	r1, r2
 8004064:	461a      	mov	r2, r3
 8004066:	4623      	mov	r3, r4
 8004068:	80fb      	strh	r3, [r7, #6]
 800406a:	4603      	mov	r3, r0
 800406c:	80bb      	strh	r3, [r7, #4]
 800406e:	460b      	mov	r3, r1
 8004070:	807b      	strh	r3, [r7, #2]
 8004072:	4613      	mov	r3, r2
 8004074:	803b      	strh	r3, [r7, #0]
  lcdDrawLine(x, y, x+w-1, y, color);
 8004076:	88fa      	ldrh	r2, [r7, #6]
 8004078:	887b      	ldrh	r3, [r7, #2]
 800407a:	4413      	add	r3, r2
 800407c:	b29b      	uxth	r3, r3
 800407e:	3b01      	subs	r3, #1
 8004080:	b29b      	uxth	r3, r3
 8004082:	b21a      	sxth	r2, r3
 8004084:	f9b7 4004 	ldrsh.w	r4, [r7, #4]
 8004088:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 800408c:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8004090:	883b      	ldrh	r3, [r7, #0]
 8004092:	9300      	str	r3, [sp, #0]
 8004094:	4623      	mov	r3, r4
 8004096:	f7ff ff03 	bl	8003ea0 <lcdDrawLine>
}
 800409a:	bf00      	nop
 800409c:	370c      	adds	r7, #12
 800409e:	46bd      	mov	sp, r7
 80040a0:	bd90      	pop	{r4, r7, pc}
 80040a2:	bf00      	nop

080040a4 <lcdDrawFillRect>:

void lcdDrawFillRect(int16_t x, int16_t y, int16_t w, int16_t h, uint16_t color)
{
 80040a4:	b590      	push	{r4, r7, lr}
 80040a6:	b085      	sub	sp, #20
 80040a8:	af00      	add	r7, sp, #0
 80040aa:	4604      	mov	r4, r0
 80040ac:	4608      	mov	r0, r1
 80040ae:	4611      	mov	r1, r2
 80040b0:	461a      	mov	r2, r3
 80040b2:	4623      	mov	r3, r4
 80040b4:	80fb      	strh	r3, [r7, #6]
 80040b6:	4603      	mov	r3, r0
 80040b8:	80bb      	strh	r3, [r7, #4]
 80040ba:	460b      	mov	r3, r1
 80040bc:	807b      	strh	r3, [r7, #2]
 80040be:	4613      	mov	r3, r2
 80040c0:	803b      	strh	r3, [r7, #0]
  for (int16_t i=x; i<x+w; i++)
 80040c2:	88fb      	ldrh	r3, [r7, #6]
 80040c4:	81fb      	strh	r3, [r7, #14]
 80040c6:	e00e      	b.n	80040e6 <lcdDrawFillRect+0x42>
  {
    lcdDrawVLine(i, y, h, color);
 80040c8:	8c3b      	ldrh	r3, [r7, #32]
 80040ca:	f9b7 2000 	ldrsh.w	r2, [r7]
 80040ce:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80040d2:	f9b7 000e 	ldrsh.w	r0, [r7, #14]
 80040d6:	f7ff ff99 	bl	800400c <lcdDrawVLine>
  for (int16_t i=x; i<x+w; i++)
 80040da:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80040de:	b29b      	uxth	r3, r3
 80040e0:	3301      	adds	r3, #1
 80040e2:	b29b      	uxth	r3, r3
 80040e4:	81fb      	strh	r3, [r7, #14]
 80040e6:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80040ea:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 80040ee:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80040f2:	440b      	add	r3, r1
 80040f4:	429a      	cmp	r2, r3
 80040f6:	dbe7      	blt.n	80040c8 <lcdDrawFillRect+0x24>
  }
}
 80040f8:	bf00      	nop
 80040fa:	bf00      	nop
 80040fc:	3714      	adds	r7, #20
 80040fe:	46bd      	mov	sp, r7
 8004100:	bd90      	pop	{r4, r7, pc}
 8004102:	bf00      	nop

08004104 <lcdDrawBufferImage>:
    if((y + h - 1) >= LCD_HEIGHT) return;

    lcd.setWindow(x, y, x+w-1, y+h-1);
    lcd.sendBuffer((uint8_t *)data, sizeof(uint16_t)*w*h, 10);
}
void lcdDrawBufferImage(uint16_t x, uint16_t y, uint16_t w, uint16_t h, const uint16_t* data) {
 8004104:	b590      	push	{r4, r7, lr}
 8004106:	b085      	sub	sp, #20
 8004108:	af00      	add	r7, sp, #0
 800410a:	4604      	mov	r4, r0
 800410c:	4608      	mov	r0, r1
 800410e:	4611      	mov	r1, r2
 8004110:	461a      	mov	r2, r3
 8004112:	4623      	mov	r3, r4
 8004114:	80fb      	strh	r3, [r7, #6]
 8004116:	4603      	mov	r3, r0
 8004118:	80bb      	strh	r3, [r7, #4]
 800411a:	460b      	mov	r3, r1
 800411c:	807b      	strh	r3, [r7, #2]
 800411e:	4613      	mov	r3, r2
 8004120:	803b      	strh	r3, [r7, #0]
    if((x >= LCD_WIDTH) || (y >= LCD_HEIGHT)) return;
 8004122:	88fb      	ldrh	r3, [r7, #6]
 8004124:	2b9f      	cmp	r3, #159	; 0x9f
 8004126:	d83b      	bhi.n	80041a0 <lcdDrawBufferImage+0x9c>
 8004128:	88bb      	ldrh	r3, [r7, #4]
 800412a:	2b7f      	cmp	r3, #127	; 0x7f
 800412c:	d838      	bhi.n	80041a0 <lcdDrawBufferImage+0x9c>
    if((x + w - 1) >= LCD_WIDTH) return;
 800412e:	88fa      	ldrh	r2, [r7, #6]
 8004130:	887b      	ldrh	r3, [r7, #2]
 8004132:	4413      	add	r3, r2
 8004134:	2ba0      	cmp	r3, #160	; 0xa0
 8004136:	dc35      	bgt.n	80041a4 <lcdDrawBufferImage+0xa0>
    if((y + h - 1) >= LCD_HEIGHT) return;
 8004138:	88ba      	ldrh	r2, [r7, #4]
 800413a:	883b      	ldrh	r3, [r7, #0]
 800413c:	4413      	add	r3, r2
 800413e:	2b80      	cmp	r3, #128	; 0x80
 8004140:	dc32      	bgt.n	80041a8 <lcdDrawBufferImage+0xa4>

    uint16_t pixel_cnt = 0;
 8004142:	2300      	movs	r3, #0
 8004144:	81fb      	strh	r3, [r7, #14]

    for (int16_t i=y; i<y+h; i++)
 8004146:	88bb      	ldrh	r3, [r7, #4]
 8004148:	81bb      	strh	r3, [r7, #12]
 800414a:	e021      	b.n	8004190 <lcdDrawBufferImage+0x8c>
    {
		for (int16_t j=x; j<x+w; j++)
 800414c:	88fb      	ldrh	r3, [r7, #6]
 800414e:	817b      	strh	r3, [r7, #10]
 8004150:	e011      	b.n	8004176 <lcdDrawBufferImage+0x72>
		{
			lcdDrawPixel(j, i, data[pixel_cnt++]);
 8004152:	8978      	ldrh	r0, [r7, #10]
 8004154:	89b9      	ldrh	r1, [r7, #12]
 8004156:	89fb      	ldrh	r3, [r7, #14]
 8004158:	1c5a      	adds	r2, r3, #1
 800415a:	81fa      	strh	r2, [r7, #14]
 800415c:	005b      	lsls	r3, r3, #1
 800415e:	6a3a      	ldr	r2, [r7, #32]
 8004160:	4413      	add	r3, r2
 8004162:	881b      	ldrh	r3, [r3, #0]
 8004164:	461a      	mov	r2, r3
 8004166:	f7ff fc1d 	bl	80039a4 <lcdDrawPixel>
		for (int16_t j=x; j<x+w; j++)
 800416a:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800416e:	b29b      	uxth	r3, r3
 8004170:	3301      	adds	r3, #1
 8004172:	b29b      	uxth	r3, r3
 8004174:	817b      	strh	r3, [r7, #10]
 8004176:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 800417a:	88f9      	ldrh	r1, [r7, #6]
 800417c:	887b      	ldrh	r3, [r7, #2]
 800417e:	440b      	add	r3, r1
 8004180:	429a      	cmp	r2, r3
 8004182:	dbe6      	blt.n	8004152 <lcdDrawBufferImage+0x4e>
    for (int16_t i=y; i<y+h; i++)
 8004184:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8004188:	b29b      	uxth	r3, r3
 800418a:	3301      	adds	r3, #1
 800418c:	b29b      	uxth	r3, r3
 800418e:	81bb      	strh	r3, [r7, #12]
 8004190:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8004194:	88b9      	ldrh	r1, [r7, #4]
 8004196:	883b      	ldrh	r3, [r7, #0]
 8004198:	440b      	add	r3, r1
 800419a:	429a      	cmp	r2, r3
 800419c:	dbd6      	blt.n	800414c <lcdDrawBufferImage+0x48>
 800419e:	e004      	b.n	80041aa <lcdDrawBufferImage+0xa6>
    if((x >= LCD_WIDTH) || (y >= LCD_HEIGHT)) return;
 80041a0:	bf00      	nop
 80041a2:	e002      	b.n	80041aa <lcdDrawBufferImage+0xa6>
    if((x + w - 1) >= LCD_WIDTH) return;
 80041a4:	bf00      	nop
 80041a6:	e000      	b.n	80041aa <lcdDrawBufferImage+0xa6>
    if((y + h - 1) >= LCD_HEIGHT) return;
 80041a8:	bf00      	nop
		}
    }
}
 80041aa:	3714      	adds	r7, #20
 80041ac:	46bd      	mov	sp, r7
 80041ae:	bd90      	pop	{r4, r7, pc}

080041b0 <lcdPrintf>:
{
  lcdDrawFillRect(0, 0, HW_LCD_WIDTH, HW_LCD_HEIGHT, color);
}

void lcdPrintf(int x, int y, uint16_t color,  const char *fmt, ...)
{
 80041b0:	b408      	push	{r3}
 80041b2:	b590      	push	{r4, r7, lr}
 80041b4:	b0d8      	sub	sp, #352	; 0x160
 80041b6:	af02      	add	r7, sp, #8
 80041b8:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 80041bc:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 80041c0:	6018      	str	r0, [r3, #0]
 80041c2:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 80041c6:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 80041ca:	6019      	str	r1, [r3, #0]
 80041cc:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 80041d0:	f5a3 73a9 	sub.w	r3, r3, #338	; 0x152
 80041d4:	801a      	strh	r2, [r3, #0]
  va_list arg;
  va_start (arg, fmt);
 80041d6:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 80041da:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
  int32_t len;
  char print_buffer[256];
  int Size_Char;
  int i, x_Pre = x;
 80041de:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 80041e2:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
  han_font_t FontBuf;
  uint8_t font_width;
  uint8_t font_height;


  len = vsnprintf(print_buffer, 255, fmt, arg);
 80041ec:	f107 003c 	add.w	r0, r7, #60	; 0x3c
 80041f0:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 80041f4:	f8d7 2164 	ldr.w	r2, [r7, #356]	; 0x164
 80041f8:	21ff      	movs	r1, #255	; 0xff
 80041fa:	f010 f853 	bl	80142a4 <vsniprintf>
 80041fe:	f8c7 0148 	str.w	r0, [r7, #328]	; 0x148
  va_end (arg);

  if (font_tbl[lcd_font]->data != NULL)
 8004202:	4b80      	ldr	r3, [pc, #512]	; (8004404 <lcdPrintf+0x254>)
 8004204:	781b      	ldrb	r3, [r3, #0]
 8004206:	461a      	mov	r2, r3
 8004208:	4b7f      	ldr	r3, [pc, #508]	; (8004408 <lcdPrintf+0x258>)
 800420a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800420e:	685b      	ldr	r3, [r3, #4]
 8004210:	2b00      	cmp	r3, #0
 8004212:	d072      	beq.n	80042fa <lcdPrintf+0x14a>
  {
    for( i=0; i<len; i+=Size_Char )
 8004214:	2300      	movs	r3, #0
 8004216:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 800421a:	e067      	b.n	80042ec <lcdPrintf+0x13c>
    {
      disEngFont(x, y, print_buffer[i], font_tbl[lcd_font], color);
 800421c:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8004220:	f5a3 728e 	sub.w	r2, r3, #284	; 0x11c
 8004224:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8004228:	4413      	add	r3, r2
 800422a:	781a      	ldrb	r2, [r3, #0]
 800422c:	4b75      	ldr	r3, [pc, #468]	; (8004404 <lcdPrintf+0x254>)
 800422e:	781b      	ldrb	r3, [r3, #0]
 8004230:	4619      	mov	r1, r3
 8004232:	4b75      	ldr	r3, [pc, #468]	; (8004408 <lcdPrintf+0x258>)
 8004234:	f853 4021 	ldr.w	r4, [r3, r1, lsl #2]
 8004238:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 800423c:	f5a3 71a8 	sub.w	r1, r3, #336	; 0x150
 8004240:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8004244:	f5a3 70a6 	sub.w	r0, r3, #332	; 0x14c
 8004248:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 800424c:	f5a3 73a9 	sub.w	r3, r3, #338	; 0x152
 8004250:	881b      	ldrh	r3, [r3, #0]
 8004252:	9300      	str	r3, [sp, #0]
 8004254:	4623      	mov	r3, r4
 8004256:	6809      	ldr	r1, [r1, #0]
 8004258:	6800      	ldr	r0, [r0, #0]
 800425a:	f000 f92d 	bl	80044b8 <disEngFont>

      Size_Char = 1;
 800425e:	2301      	movs	r3, #1
 8004260:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
      font_width = font_tbl[lcd_font]->width;
 8004264:	4b67      	ldr	r3, [pc, #412]	; (8004404 <lcdPrintf+0x254>)
 8004266:	781b      	ldrb	r3, [r3, #0]
 8004268:	461a      	mov	r2, r3
 800426a:	4b67      	ldr	r3, [pc, #412]	; (8004408 <lcdPrintf+0x258>)
 800426c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004270:	781b      	ldrb	r3, [r3, #0]
 8004272:	f887 3153 	strb.w	r3, [r7, #339]	; 0x153
      font_height = font_tbl[lcd_font]->height;
 8004276:	4b63      	ldr	r3, [pc, #396]	; (8004404 <lcdPrintf+0x254>)
 8004278:	781b      	ldrb	r3, [r3, #0]
 800427a:	461a      	mov	r2, r3
 800427c:	4b62      	ldr	r3, [pc, #392]	; (8004408 <lcdPrintf+0x258>)
 800427e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004282:	785b      	ldrb	r3, [r3, #1]
 8004284:	f887 3143 	strb.w	r3, [r7, #323]	; 0x143
      x += font_width;
 8004288:	f897 2153 	ldrb.w	r2, [r7, #339]	; 0x153
 800428c:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8004290:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8004294:	f507 71ac 	add.w	r1, r7, #344	; 0x158
 8004298:	f5a1 71a6 	sub.w	r1, r1, #332	; 0x14c
 800429c:	6809      	ldr	r1, [r1, #0]
 800429e:	440a      	add	r2, r1
 80042a0:	601a      	str	r2, [r3, #0]

      if ((x+font_width) > HW_LCD_WIDTH)
 80042a2:	f897 2153 	ldrb.w	r2, [r7, #339]	; 0x153
 80042a6:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 80042aa:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	4413      	add	r3, r2
 80042b2:	2ba0      	cmp	r3, #160	; 0xa0
 80042b4:	dd13      	ble.n	80042de <lcdPrintf+0x12e>
      {
        x  = x_Pre;
 80042b6:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 80042ba:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 80042be:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 80042c2:	601a      	str	r2, [r3, #0]
        y += font_height;
 80042c4:	f897 2143 	ldrb.w	r2, [r7, #323]	; 0x143
 80042c8:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 80042cc:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 80042d0:	f507 71ac 	add.w	r1, r7, #344	; 0x158
 80042d4:	f5a1 71a8 	sub.w	r1, r1, #336	; 0x150
 80042d8:	6809      	ldr	r1, [r1, #0]
 80042da:	440a      	add	r2, r1
 80042dc:	601a      	str	r2, [r3, #0]
    for( i=0; i<len; i+=Size_Char )
 80042de:	f8d7 2154 	ldr.w	r2, [r7, #340]	; 0x154
 80042e2:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 80042e6:	4413      	add	r3, r2
 80042e8:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80042ec:	f8d7 2154 	ldr.w	r2, [r7, #340]	; 0x154
 80042f0:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 80042f4:	429a      	cmp	r2, r3
 80042f6:	db91      	blt.n	800421c <lcdPrintf+0x6c>
      }

      if( FontBuf.Code_Type == PHAN_END_CODE ) break;
    }
  }
}
 80042f8:	e07b      	b.n	80043f2 <lcdPrintf+0x242>
    for( i=0; i<len; i+=Size_Char )
 80042fa:	2300      	movs	r3, #0
 80042fc:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8004300:	e06f      	b.n	80043e2 <lcdPrintf+0x232>
      hanFontLoad( &print_buffer[i], &FontBuf );
 8004302:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8004306:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 800430a:	4413      	add	r3, r2
 800430c:	f107 0214 	add.w	r2, r7, #20
 8004310:	4611      	mov	r1, r2
 8004312:	4618      	mov	r0, r3
 8004314:	f002 fd6a 	bl	8006dec <hanFontLoad>
      disHanFont( x, y, &FontBuf, color);
 8004318:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 800431c:	f5a3 73a9 	sub.w	r3, r3, #338	; 0x152
 8004320:	881b      	ldrh	r3, [r3, #0]
 8004322:	f107 0214 	add.w	r2, r7, #20
 8004326:	f507 71ac 	add.w	r1, r7, #344	; 0x158
 800432a:	f5a1 71a8 	sub.w	r1, r1, #336	; 0x150
 800432e:	f507 70ac 	add.w	r0, r7, #344	; 0x158
 8004332:	f5a0 70a6 	sub.w	r0, r0, #332	; 0x14c
 8004336:	6809      	ldr	r1, [r1, #0]
 8004338:	6800      	ldr	r0, [r0, #0]
 800433a:	f000 f867 	bl	800440c <disHanFont>
      Size_Char = FontBuf.Size_Char;
 800433e:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8004342:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8004346:	885b      	ldrh	r3, [r3, #2]
 8004348:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
      if (Size_Char >= 2)
 800434c:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 8004350:	2b01      	cmp	r3, #1
 8004352:	dd0e      	ble.n	8004372 <lcdPrintf+0x1c2>
        font_width = 16;
 8004354:	2310      	movs	r3, #16
 8004356:	f887 3153 	strb.w	r3, [r7, #339]	; 0x153
        x += 2*8;
 800435a:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 800435e:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8004362:	f507 72ac 	add.w	r2, r7, #344	; 0x158
 8004366:	f5a2 72a6 	sub.w	r2, r2, #332	; 0x14c
 800436a:	6812      	ldr	r2, [r2, #0]
 800436c:	3210      	adds	r2, #16
 800436e:	601a      	str	r2, [r3, #0]
 8004370:	e00d      	b.n	800438e <lcdPrintf+0x1de>
        font_width = 8;
 8004372:	2308      	movs	r3, #8
 8004374:	f887 3153 	strb.w	r3, [r7, #339]	; 0x153
        x += 1*8;
 8004378:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 800437c:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8004380:	f507 72ac 	add.w	r2, r7, #344	; 0x158
 8004384:	f5a2 72a6 	sub.w	r2, r2, #332	; 0x14c
 8004388:	6812      	ldr	r2, [r2, #0]
 800438a:	3208      	adds	r2, #8
 800438c:	601a      	str	r2, [r3, #0]
      if ((x+font_width) > HW_LCD_WIDTH)
 800438e:	f897 2153 	ldrb.w	r2, [r7, #339]	; 0x153
 8004392:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8004396:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	4413      	add	r3, r2
 800439e:	2ba0      	cmp	r3, #160	; 0xa0
 80043a0:	dd11      	ble.n	80043c6 <lcdPrintf+0x216>
        x  = x_Pre;
 80043a2:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 80043a6:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 80043aa:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 80043ae:	601a      	str	r2, [r3, #0]
        y += 16;
 80043b0:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 80043b4:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 80043b8:	f507 72ac 	add.w	r2, r7, #344	; 0x158
 80043bc:	f5a2 72a8 	sub.w	r2, r2, #336	; 0x150
 80043c0:	6812      	ldr	r2, [r2, #0]
 80043c2:	3210      	adds	r2, #16
 80043c4:	601a      	str	r2, [r3, #0]
      if( FontBuf.Code_Type == PHAN_END_CODE ) break;
 80043c6:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 80043ca:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 80043ce:	889b      	ldrh	r3, [r3, #4]
 80043d0:	2b04      	cmp	r3, #4
 80043d2:	d00d      	beq.n	80043f0 <lcdPrintf+0x240>
    for( i=0; i<len; i+=Size_Char )
 80043d4:	f8d7 2154 	ldr.w	r2, [r7, #340]	; 0x154
 80043d8:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 80043dc:	4413      	add	r3, r2
 80043de:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80043e2:	f8d7 2154 	ldr.w	r2, [r7, #340]	; 0x154
 80043e6:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 80043ea:	429a      	cmp	r2, r3
 80043ec:	db89      	blt.n	8004302 <lcdPrintf+0x152>
}
 80043ee:	e000      	b.n	80043f2 <lcdPrintf+0x242>
      if( FontBuf.Code_Type == PHAN_END_CODE ) break;
 80043f0:	bf00      	nop
}
 80043f2:	bf00      	nop
 80043f4:	f507 77ac 	add.w	r7, r7, #344	; 0x158
 80043f8:	46bd      	mov	sp, r7
 80043fa:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 80043fe:	b001      	add	sp, #4
 8004400:	4770      	bx	lr
 8004402:	bf00      	nop
 8004404:	20000081 	.word	0x20000081
 8004408:	20000084 	.word	0x20000084

0800440c <disHanFont>:

  return str_len;
}

void disHanFont(int x, int y, han_font_t *FontPtr, uint16_t textcolor)
{
 800440c:	b580      	push	{r7, lr}
 800440e:	b088      	sub	sp, #32
 8004410:	af00      	add	r7, sp, #0
 8004412:	60f8      	str	r0, [r7, #12]
 8004414:	60b9      	str	r1, [r7, #8]
 8004416:	607a      	str	r2, [r7, #4]
 8004418:	807b      	strh	r3, [r7, #2]
  uint16_t    i, j, Loop;
  uint16_t  FontSize = FontPtr->Size_Char;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	885b      	ldrh	r3, [r3, #2]
 800441e:	833b      	strh	r3, [r7, #24]
  uint16_t index_x;

  if (FontSize > 2)
 8004420:	8b3b      	ldrh	r3, [r7, #24]
 8004422:	2b02      	cmp	r3, #2
 8004424:	d901      	bls.n	800442a <disHanFont+0x1e>
  {
    FontSize = 2;
 8004426:	2302      	movs	r3, #2
 8004428:	833b      	strh	r3, [r7, #24]
  }

  for ( i = 0 ; i < 16 ; i++ )        // 16 Lines per Font/Char
 800442a:	2300      	movs	r3, #0
 800442c:	83fb      	strh	r3, [r7, #30]
 800442e:	e03a      	b.n	80044a6 <disHanFont+0x9a>
  {
    index_x = 0;
 8004430:	2300      	movs	r3, #0
 8004432:	82fb      	strh	r3, [r7, #22]
    for ( j = 0 ; j < FontSize ; j++ )      // 16 x 16 (2 Bytes)
 8004434:	2300      	movs	r3, #0
 8004436:	83bb      	strh	r3, [r7, #28]
 8004438:	e02e      	b.n	8004498 <disHanFont+0x8c>
    {
      uint8_t font_data;

      font_data = FontPtr->FontBuffer[i*FontSize +j];
 800443a:	8bfb      	ldrh	r3, [r7, #30]
 800443c:	8b3a      	ldrh	r2, [r7, #24]
 800443e:	fb03 f202 	mul.w	r2, r3, r2
 8004442:	8bbb      	ldrh	r3, [r7, #28]
 8004444:	4413      	add	r3, r2
 8004446:	687a      	ldr	r2, [r7, #4]
 8004448:	4413      	add	r3, r2
 800444a:	799b      	ldrb	r3, [r3, #6]
 800444c:	757b      	strb	r3, [r7, #21]

      for( Loop=0; Loop<8; Loop++ )
 800444e:	2300      	movs	r3, #0
 8004450:	837b      	strh	r3, [r7, #26]
 8004452:	e01b      	b.n	800448c <disHanFont+0x80>
      {
        if( (font_data<<Loop) & (0x80))
 8004454:	7d7a      	ldrb	r2, [r7, #21]
 8004456:	8b7b      	ldrh	r3, [r7, #26]
 8004458:	fa02 f303 	lsl.w	r3, r2, r3
 800445c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004460:	2b00      	cmp	r3, #0
 8004462:	d00d      	beq.n	8004480 <disHanFont+0x74>
        {
          lcdDrawPixel(x + index_x, y + i, textcolor);
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	b29a      	uxth	r2, r3
 8004468:	8afb      	ldrh	r3, [r7, #22]
 800446a:	4413      	add	r3, r2
 800446c:	b298      	uxth	r0, r3
 800446e:	68bb      	ldr	r3, [r7, #8]
 8004470:	b29a      	uxth	r2, r3
 8004472:	8bfb      	ldrh	r3, [r7, #30]
 8004474:	4413      	add	r3, r2
 8004476:	b29b      	uxth	r3, r3
 8004478:	887a      	ldrh	r2, [r7, #2]
 800447a:	4619      	mov	r1, r3
 800447c:	f7ff fa92 	bl	80039a4 <lcdDrawPixel>
        }
        index_x++;
 8004480:	8afb      	ldrh	r3, [r7, #22]
 8004482:	3301      	adds	r3, #1
 8004484:	82fb      	strh	r3, [r7, #22]
      for( Loop=0; Loop<8; Loop++ )
 8004486:	8b7b      	ldrh	r3, [r7, #26]
 8004488:	3301      	adds	r3, #1
 800448a:	837b      	strh	r3, [r7, #26]
 800448c:	8b7b      	ldrh	r3, [r7, #26]
 800448e:	2b07      	cmp	r3, #7
 8004490:	d9e0      	bls.n	8004454 <disHanFont+0x48>
    for ( j = 0 ; j < FontSize ; j++ )      // 16 x 16 (2 Bytes)
 8004492:	8bbb      	ldrh	r3, [r7, #28]
 8004494:	3301      	adds	r3, #1
 8004496:	83bb      	strh	r3, [r7, #28]
 8004498:	8bba      	ldrh	r2, [r7, #28]
 800449a:	8b3b      	ldrh	r3, [r7, #24]
 800449c:	429a      	cmp	r2, r3
 800449e:	d3cc      	bcc.n	800443a <disHanFont+0x2e>
  for ( i = 0 ; i < 16 ; i++ )        // 16 Lines per Font/Char
 80044a0:	8bfb      	ldrh	r3, [r7, #30]
 80044a2:	3301      	adds	r3, #1
 80044a4:	83fb      	strh	r3, [r7, #30]
 80044a6:	8bfb      	ldrh	r3, [r7, #30]
 80044a8:	2b0f      	cmp	r3, #15
 80044aa:	d9c1      	bls.n	8004430 <disHanFont+0x24>
      }
    }
  }
}
 80044ac:	bf00      	nop
 80044ae:	bf00      	nop
 80044b0:	3720      	adds	r7, #32
 80044b2:	46bd      	mov	sp, r7
 80044b4:	bd80      	pop	{r7, pc}
 80044b6:	bf00      	nop

080044b8 <disEngFont>:

void disEngFont(int x, int y, char ch, lcd_font_t *font, uint16_t textcolor)
{
 80044b8:	b580      	push	{r7, lr}
 80044ba:	b088      	sub	sp, #32
 80044bc:	af00      	add	r7, sp, #0
 80044be:	60f8      	str	r0, [r7, #12]
 80044c0:	60b9      	str	r1, [r7, #8]
 80044c2:	603b      	str	r3, [r7, #0]
 80044c4:	4613      	mov	r3, r2
 80044c6:	71fb      	strb	r3, [r7, #7]
  uint32_t i, b, j;


  // We gaan door het font
  for (i = 0; i < font->height; i++)
 80044c8:	2300      	movs	r3, #0
 80044ca:	61fb      	str	r3, [r7, #28]
 80044cc:	e035      	b.n	800453a <disEngFont+0x82>
  {
    b = font->data[(ch - 32) * font->height + i];
 80044ce:	683b      	ldr	r3, [r7, #0]
 80044d0:	685a      	ldr	r2, [r3, #4]
 80044d2:	79fb      	ldrb	r3, [r7, #7]
 80044d4:	3b20      	subs	r3, #32
 80044d6:	6839      	ldr	r1, [r7, #0]
 80044d8:	7849      	ldrb	r1, [r1, #1]
 80044da:	fb01 f303 	mul.w	r3, r1, r3
 80044de:	4619      	mov	r1, r3
 80044e0:	69fb      	ldr	r3, [r7, #28]
 80044e2:	440b      	add	r3, r1
 80044e4:	005b      	lsls	r3, r3, #1
 80044e6:	4413      	add	r3, r2
 80044e8:	881b      	ldrh	r3, [r3, #0]
 80044ea:	617b      	str	r3, [r7, #20]
    for (j = 0; j < font->width; j++)
 80044ec:	2300      	movs	r3, #0
 80044ee:	61bb      	str	r3, [r7, #24]
 80044f0:	e01a      	b.n	8004528 <disEngFont+0x70>
    {
      if ((b << j) & 0x8000)
 80044f2:	697a      	ldr	r2, [r7, #20]
 80044f4:	69bb      	ldr	r3, [r7, #24]
 80044f6:	fa02 f303 	lsl.w	r3, r2, r3
 80044fa:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d00f      	beq.n	8004522 <disEngFont+0x6a>
      {
        lcdDrawPixel(x + j, (y + i), textcolor);
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	b29a      	uxth	r2, r3
 8004506:	69bb      	ldr	r3, [r7, #24]
 8004508:	b29b      	uxth	r3, r3
 800450a:	4413      	add	r3, r2
 800450c:	b298      	uxth	r0, r3
 800450e:	68bb      	ldr	r3, [r7, #8]
 8004510:	b29a      	uxth	r2, r3
 8004512:	69fb      	ldr	r3, [r7, #28]
 8004514:	b29b      	uxth	r3, r3
 8004516:	4413      	add	r3, r2
 8004518:	b29b      	uxth	r3, r3
 800451a:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800451c:	4619      	mov	r1, r3
 800451e:	f7ff fa41 	bl	80039a4 <lcdDrawPixel>
    for (j = 0; j < font->width; j++)
 8004522:	69bb      	ldr	r3, [r7, #24]
 8004524:	3301      	adds	r3, #1
 8004526:	61bb      	str	r3, [r7, #24]
 8004528:	683b      	ldr	r3, [r7, #0]
 800452a:	781b      	ldrb	r3, [r3, #0]
 800452c:	461a      	mov	r2, r3
 800452e:	69bb      	ldr	r3, [r7, #24]
 8004530:	4293      	cmp	r3, r2
 8004532:	d3de      	bcc.n	80044f2 <disEngFont+0x3a>
  for (i = 0; i < font->height; i++)
 8004534:	69fb      	ldr	r3, [r7, #28]
 8004536:	3301      	adds	r3, #1
 8004538:	61fb      	str	r3, [r7, #28]
 800453a:	683b      	ldr	r3, [r7, #0]
 800453c:	785b      	ldrb	r3, [r3, #1]
 800453e:	461a      	mov	r2, r3
 8004540:	69fb      	ldr	r3, [r7, #28]
 8004542:	4293      	cmp	r3, r2
 8004544:	d3c3      	bcc.n	80044ce <disEngFont+0x16>
      }
    }
  }
}
 8004546:	bf00      	nop
 8004548:	bf00      	nop
 800454a:	3720      	adds	r7, #32
 800454c:	46bd      	mov	sp, r7
 800454e:	bd80      	pop	{r7, pc}

08004550 <lcdSetFont>:

void lcdSetFont(LcdFont font)
{
 8004550:	b480      	push	{r7}
 8004552:	b083      	sub	sp, #12
 8004554:	af00      	add	r7, sp, #0
 8004556:	4603      	mov	r3, r0
 8004558:	71fb      	strb	r3, [r7, #7]
  lcd_font = font;
 800455a:	4a04      	ldr	r2, [pc, #16]	; (800456c <lcdSetFont+0x1c>)
 800455c:	79fb      	ldrb	r3, [r7, #7]
 800455e:	7013      	strb	r3, [r2, #0]
}
 8004560:	bf00      	nop
 8004562:	370c      	adds	r7, #12
 8004564:	46bd      	mov	sp, r7
 8004566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800456a:	4770      	bx	lr
 800456c:	20000081 	.word	0x20000081

08004570 <cliLcd>:
  return lcd_font;
}

#ifdef _USE_HW_CLI
void cliLcd(cli_args_t *args)
{
 8004570:	b580      	push	{r7, lr}
 8004572:	b086      	sub	sp, #24
 8004574:	af02      	add	r7, sp, #8
 8004576:	6078      	str	r0, [r7, #4]
  bool ret = false;
 8004578:	2300      	movs	r3, #0
 800457a:	73fb      	strb	r3, [r7, #15]


  if (args->argc == 1 && args->isStr(0, "test") == true)
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	881b      	ldrh	r3, [r3, #0]
 8004580:	2b01      	cmp	r3, #1
 8004582:	d163      	bne.n	800464c <cliLcd+0xdc>
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	695b      	ldr	r3, [r3, #20]
 8004588:	494e      	ldr	r1, [pc, #312]	; (80046c4 <cliLcd+0x154>)
 800458a:	2000      	movs	r0, #0
 800458c:	4798      	blx	r3
 800458e:	4603      	mov	r3, r0
 8004590:	2b00      	cmp	r3, #0
 8004592:	d05b      	beq.n	800464c <cliLcd+0xdc>
  {
    lcdSetFont(LCD_FONT_HAN);
 8004594:	2003      	movs	r0, #3
 8004596:	f7ff ffdb 	bl	8004550 <lcdSetFont>

    while(cliKeepLoop())
 800459a:	e04b      	b.n	8004634 <cliLcd+0xc4>
    {
      if (lcdDrawAvailable() == true)
 800459c:	f7ff fbfa 	bl	8003d94 <lcdDrawAvailable>
 80045a0:	4603      	mov	r3, r0
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d046      	beq.n	8004634 <cliLcd+0xc4>
      {
        lcdClearBuffer(black);
 80045a6:	2000      	movs	r0, #0
 80045a8:	f7ff fa08 	bl	80039bc <lcdClearBuffer>

        lcdPrintf(25,16*0, green, "[LCD ]");
 80045ac:	4b46      	ldr	r3, [pc, #280]	; (80046c8 <cliLcd+0x158>)
 80045ae:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 80045b2:	2100      	movs	r1, #0
 80045b4:	2019      	movs	r0, #25
 80045b6:	f7ff fdfb 	bl	80041b0 <lcdPrintf>

        lcdPrintf(0,16*1, white, "%d fps", lcdGetFps());
 80045ba:	f7ff fbd3 	bl	8003d64 <lcdGetFps>
 80045be:	4603      	mov	r3, r0
 80045c0:	9300      	str	r3, [sp, #0]
 80045c2:	4b42      	ldr	r3, [pc, #264]	; (80046cc <cliLcd+0x15c>)
 80045c4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80045c8:	2110      	movs	r1, #16
 80045ca:	2000      	movs	r0, #0
 80045cc:	f7ff fdf0 	bl	80041b0 <lcdPrintf>
        lcdPrintf(0,16*2, white, "%d ms" , lcdGetFpsTime());
 80045d0:	f7ff fbd4 	bl	8003d7c <lcdGetFpsTime>
 80045d4:	4603      	mov	r3, r0
 80045d6:	9300      	str	r3, [sp, #0]
 80045d8:	4b3d      	ldr	r3, [pc, #244]	; (80046d0 <cliLcd+0x160>)
 80045da:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80045de:	2120      	movs	r1, #32
 80045e0:	2000      	movs	r0, #0
 80045e2:	f7ff fde5 	bl	80041b0 <lcdPrintf>
        lcdPrintf(0,16*3, white, "%d ms" , millis());
 80045e6:	f7fc fe82 	bl	80012ee <millis>
 80045ea:	4603      	mov	r3, r0
 80045ec:	9300      	str	r3, [sp, #0]
 80045ee:	4b38      	ldr	r3, [pc, #224]	; (80046d0 <cliLcd+0x160>)
 80045f0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80045f4:	2130      	movs	r1, #48	; 0x30
 80045f6:	2000      	movs	r0, #0
 80045f8:	f7ff fdda 	bl	80041b0 <lcdPrintf>

        lcdDrawFillRect( 0, 70, 10, 10, red);
 80045fc:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8004600:	9300      	str	r3, [sp, #0]
 8004602:	230a      	movs	r3, #10
 8004604:	220a      	movs	r2, #10
 8004606:	2146      	movs	r1, #70	; 0x46
 8004608:	2000      	movs	r0, #0
 800460a:	f7ff fd4b 	bl	80040a4 <lcdDrawFillRect>
        lcdDrawFillRect(10, 70, 10, 10, green);
 800460e:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8004612:	9300      	str	r3, [sp, #0]
 8004614:	230a      	movs	r3, #10
 8004616:	220a      	movs	r2, #10
 8004618:	2146      	movs	r1, #70	; 0x46
 800461a:	200a      	movs	r0, #10
 800461c:	f7ff fd42 	bl	80040a4 <lcdDrawFillRect>
        lcdDrawFillRect(20, 70, 10, 10, blue);
 8004620:	231f      	movs	r3, #31
 8004622:	9300      	str	r3, [sp, #0]
 8004624:	230a      	movs	r3, #10
 8004626:	220a      	movs	r2, #10
 8004628:	2146      	movs	r1, #70	; 0x46
 800462a:	2014      	movs	r0, #20
 800462c:	f7ff fd3a 	bl	80040a4 <lcdDrawFillRect>

        lcdRequestDraw();
 8004630:	f7ff fbc6 	bl	8003dc0 <lcdRequestDraw>
    while(cliKeepLoop())
 8004634:	f7fe f856 	bl	80026e4 <cliKeepLoop>
 8004638:	4603      	mov	r3, r0
 800463a:	2b00      	cmp	r3, #0
 800463c:	d1ae      	bne.n	800459c <cliLcd+0x2c>
      }
    }

    lcdClearBuffer(black);
 800463e:	2000      	movs	r0, #0
 8004640:	f7ff f9bc 	bl	80039bc <lcdClearBuffer>
    lcdUpdateDraw();
 8004644:	f7ff fbf4 	bl	8003e30 <lcdUpdateDraw>

    ret = true;
 8004648:	2301      	movs	r3, #1
 800464a:	73fb      	strb	r3, [r7, #15]
  }

  if (args->argc == 1 && args->isStr(0, "image") == true)
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	881b      	ldrh	r3, [r3, #0]
 8004650:	2b01      	cmp	r3, #1
 8004652:	d126      	bne.n	80046a2 <cliLcd+0x132>
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	695b      	ldr	r3, [r3, #20]
 8004658:	491e      	ldr	r1, [pc, #120]	; (80046d4 <cliLcd+0x164>)
 800465a:	2000      	movs	r0, #0
 800465c:	4798      	blx	r3
 800465e:	4603      	mov	r3, r0
 8004660:	2b00      	cmp	r3, #0
 8004662:	d01e      	beq.n	80046a2 <cliLcd+0x132>
  {
	  lcdClearBuffer(black);
 8004664:	2000      	movs	r0, #0
 8004666:	f7ff f9a9 	bl	80039bc <lcdClearBuffer>
	  lcdUpdateDraw();
 800466a:	f7ff fbe1 	bl	8003e30 <lcdUpdateDraw>
	  while(cliKeepLoop())
 800466e:	e00c      	b.n	800468a <cliLcd+0x11a>
	  {
		  static bool blink = 0;
		  blink = get_blink();
 8004670:	f002 fa96 	bl	8006ba0 <get_blink>
 8004674:	4603      	mov	r3, r0
 8004676:	461a      	mov	r2, r3
 8004678:	4b17      	ldr	r3, [pc, #92]	; (80046d8 <cliLcd+0x168>)
 800467a:	701a      	strb	r2, [r3, #0]
		  draw_fan_status(0, 0, blink);
 800467c:	4b16      	ldr	r3, [pc, #88]	; (80046d8 <cliLcd+0x168>)
 800467e:	781b      	ldrb	r3, [r3, #0]
 8004680:	461a      	mov	r2, r3
 8004682:	2100      	movs	r1, #0
 8004684:	2000      	movs	r0, #0
 8004686:	f002 fa3f 	bl	8006b08 <draw_fan_status>
	  while(cliKeepLoop())
 800468a:	f7fe f82b 	bl	80026e4 <cliKeepLoop>
 800468e:	4603      	mov	r3, r0
 8004690:	2b00      	cmp	r3, #0
 8004692:	d1ed      	bne.n	8004670 <cliLcd+0x100>
	  }
	  lcdClearBuffer(black);
 8004694:	2000      	movs	r0, #0
 8004696:	f7ff f991 	bl	80039bc <lcdClearBuffer>
	  lcdUpdateDraw();
 800469a:	f7ff fbc9 	bl	8003e30 <lcdUpdateDraw>

	  ret = true;
 800469e:	2301      	movs	r3, #1
 80046a0:	73fb      	strb	r3, [r7, #15]
  }

  if (ret != true)
 80046a2:	7bfb      	ldrb	r3, [r7, #15]
 80046a4:	f083 0301 	eor.w	r3, r3, #1
 80046a8:	b2db      	uxtb	r3, r3
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d005      	beq.n	80046ba <cliLcd+0x14a>
  {
    cliPrintf("lcd test\n");
 80046ae:	480b      	ldr	r0, [pc, #44]	; (80046dc <cliLcd+0x16c>)
 80046b0:	f7fd ff1e 	bl	80024f0 <cliPrintf>
    cliPrintf("lcd image\n");
 80046b4:	480a      	ldr	r0, [pc, #40]	; (80046e0 <cliLcd+0x170>)
 80046b6:	f7fd ff1b 	bl	80024f0 <cliPrintf>
  }
}
 80046ba:	bf00      	nop
 80046bc:	3710      	adds	r7, #16
 80046be:	46bd      	mov	sp, r7
 80046c0:	bd80      	pop	{r7, pc}
 80046c2:	bf00      	nop
 80046c4:	080175e0 	.word	0x080175e0
 80046c8:	080175e8 	.word	0x080175e8
 80046cc:	080175f8 	.word	0x080175f8
 80046d0:	08017600 	.word	0x08017600
 80046d4:	08017608 	.word	0x08017608
 80046d8:	2000a9c0 	.word	0x2000a9c0
 80046dc:	08017610 	.word	0x08017610
 80046e0:	0801761c 	.word	0x0801761c

080046e4 <ledInit>:
static void cliLed(cli_args_t *args);
#endif


bool ledInit(void)
{
 80046e4:	b580      	push	{r7, lr}
 80046e6:	b088      	sub	sp, #32
 80046e8:	af00      	add	r7, sp, #0
  bool ret = true;
 80046ea:	2301      	movs	r3, #1
 80046ec:	76fb      	strb	r3, [r7, #27]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80046ee:	1d3b      	adds	r3, r7, #4
 80046f0:	2200      	movs	r2, #0
 80046f2:	601a      	str	r2, [r3, #0]
 80046f4:	605a      	str	r2, [r3, #4]
 80046f6:	609a      	str	r2, [r3, #8]
 80046f8:	60da      	str	r2, [r3, #12]
 80046fa:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80046fc:	2300      	movs	r3, #0
 80046fe:	603b      	str	r3, [r7, #0]
 8004700:	4b1b      	ldr	r3, [pc, #108]	; (8004770 <ledInit+0x8c>)
 8004702:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004704:	4a1a      	ldr	r2, [pc, #104]	; (8004770 <ledInit+0x8c>)
 8004706:	f043 0304 	orr.w	r3, r3, #4
 800470a:	6313      	str	r3, [r2, #48]	; 0x30
 800470c:	4b18      	ldr	r3, [pc, #96]	; (8004770 <ledInit+0x8c>)
 800470e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004710:	f003 0304 	and.w	r3, r3, #4
 8004714:	603b      	str	r3, [r7, #0]
 8004716:	683b      	ldr	r3, [r7, #0]


  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004718:	2301      	movs	r3, #1
 800471a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800471c:	2300      	movs	r3, #0
 800471e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004720:	2300      	movs	r3, #0
 8004722:	613b      	str	r3, [r7, #16]

  for (int i=0; i<LED_MAX_CH; i++)
 8004724:	2300      	movs	r3, #0
 8004726:	61fb      	str	r3, [r7, #28]
 8004728:	e016      	b.n	8004758 <ledInit+0x74>
  {
    GPIO_InitStruct.Pin = led_tbl[i].pin;
 800472a:	4a12      	ldr	r2, [pc, #72]	; (8004774 <ledInit+0x90>)
 800472c:	69fb      	ldr	r3, [r7, #28]
 800472e:	00db      	lsls	r3, r3, #3
 8004730:	4413      	add	r3, r2
 8004732:	889b      	ldrh	r3, [r3, #4]
 8004734:	607b      	str	r3, [r7, #4]
    HAL_GPIO_Init(led_tbl[i].port, &GPIO_InitStruct);
 8004736:	4a0f      	ldr	r2, [pc, #60]	; (8004774 <ledInit+0x90>)
 8004738:	69fb      	ldr	r3, [r7, #28]
 800473a:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800473e:	1d3a      	adds	r2, r7, #4
 8004740:	4611      	mov	r1, r2
 8004742:	4618      	mov	r0, r3
 8004744:	f008 fc4c 	bl	800cfe0 <HAL_GPIO_Init>

    ledOff(i);
 8004748:	69fb      	ldr	r3, [r7, #28]
 800474a:	b2db      	uxtb	r3, r3
 800474c:	4618      	mov	r0, r3
 800474e:	f000 f837 	bl	80047c0 <ledOff>
  for (int i=0; i<LED_MAX_CH; i++)
 8004752:	69fb      	ldr	r3, [r7, #28]
 8004754:	3301      	adds	r3, #1
 8004756:	61fb      	str	r3, [r7, #28]
 8004758:	69fb      	ldr	r3, [r7, #28]
 800475a:	2b00      	cmp	r3, #0
 800475c:	dde5      	ble.n	800472a <ledInit+0x46>
  }

#ifdef _USE_HW_CLI
  cliAdd("led", cliLed);
 800475e:	4906      	ldr	r1, [pc, #24]	; (8004778 <ledInit+0x94>)
 8004760:	4806      	ldr	r0, [pc, #24]	; (800477c <ledInit+0x98>)
 8004762:	f7fd ffd5 	bl	8002710 <cliAdd>
#endif

  return ret;
 8004766:	7efb      	ldrb	r3, [r7, #27]
}
 8004768:	4618      	mov	r0, r3
 800476a:	3720      	adds	r7, #32
 800476c:	46bd      	mov	sp, r7
 800476e:	bd80      	pop	{r7, pc}
 8004770:	40023800 	.word	0x40023800
 8004774:	20000094 	.word	0x20000094
 8004778:	08004839 	.word	0x08004839
 800477c:	08017304 	.word	0x08017304

08004780 <ledOn>:

void ledOn(uint8_t ch)
{
 8004780:	b580      	push	{r7, lr}
 8004782:	b082      	sub	sp, #8
 8004784:	af00      	add	r7, sp, #0
 8004786:	4603      	mov	r3, r0
 8004788:	71fb      	strb	r3, [r7, #7]
  if (ch >= LED_MAX_CH) return;
 800478a:	79fb      	ldrb	r3, [r7, #7]
 800478c:	2b00      	cmp	r3, #0
 800478e:	d111      	bne.n	80047b4 <ledOn+0x34>

  HAL_GPIO_WritePin(led_tbl[ch].port, led_tbl[ch].pin, led_tbl[ch].on_state);
 8004790:	79fb      	ldrb	r3, [r7, #7]
 8004792:	4a0a      	ldr	r2, [pc, #40]	; (80047bc <ledOn+0x3c>)
 8004794:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8004798:	79fb      	ldrb	r3, [r7, #7]
 800479a:	4a08      	ldr	r2, [pc, #32]	; (80047bc <ledOn+0x3c>)
 800479c:	00db      	lsls	r3, r3, #3
 800479e:	4413      	add	r3, r2
 80047a0:	8899      	ldrh	r1, [r3, #4]
 80047a2:	79fb      	ldrb	r3, [r7, #7]
 80047a4:	4a05      	ldr	r2, [pc, #20]	; (80047bc <ledOn+0x3c>)
 80047a6:	00db      	lsls	r3, r3, #3
 80047a8:	4413      	add	r3, r2
 80047aa:	799b      	ldrb	r3, [r3, #6]
 80047ac:	461a      	mov	r2, r3
 80047ae:	f008 fe97 	bl	800d4e0 <HAL_GPIO_WritePin>
 80047b2:	e000      	b.n	80047b6 <ledOn+0x36>
  if (ch >= LED_MAX_CH) return;
 80047b4:	bf00      	nop
}
 80047b6:	3708      	adds	r7, #8
 80047b8:	46bd      	mov	sp, r7
 80047ba:	bd80      	pop	{r7, pc}
 80047bc:	20000094 	.word	0x20000094

080047c0 <ledOff>:

void ledOff(uint8_t ch)
{
 80047c0:	b580      	push	{r7, lr}
 80047c2:	b082      	sub	sp, #8
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	4603      	mov	r3, r0
 80047c8:	71fb      	strb	r3, [r7, #7]
  if (ch >= LED_MAX_CH) return;
 80047ca:	79fb      	ldrb	r3, [r7, #7]
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d111      	bne.n	80047f4 <ledOff+0x34>

  HAL_GPIO_WritePin(led_tbl[ch].port, led_tbl[ch].pin, led_tbl[ch].off_state);
 80047d0:	79fb      	ldrb	r3, [r7, #7]
 80047d2:	4a0a      	ldr	r2, [pc, #40]	; (80047fc <ledOff+0x3c>)
 80047d4:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 80047d8:	79fb      	ldrb	r3, [r7, #7]
 80047da:	4a08      	ldr	r2, [pc, #32]	; (80047fc <ledOff+0x3c>)
 80047dc:	00db      	lsls	r3, r3, #3
 80047de:	4413      	add	r3, r2
 80047e0:	8899      	ldrh	r1, [r3, #4]
 80047e2:	79fb      	ldrb	r3, [r7, #7]
 80047e4:	4a05      	ldr	r2, [pc, #20]	; (80047fc <ledOff+0x3c>)
 80047e6:	00db      	lsls	r3, r3, #3
 80047e8:	4413      	add	r3, r2
 80047ea:	79db      	ldrb	r3, [r3, #7]
 80047ec:	461a      	mov	r2, r3
 80047ee:	f008 fe77 	bl	800d4e0 <HAL_GPIO_WritePin>
 80047f2:	e000      	b.n	80047f6 <ledOff+0x36>
  if (ch >= LED_MAX_CH) return;
 80047f4:	bf00      	nop
}
 80047f6:	3708      	adds	r7, #8
 80047f8:	46bd      	mov	sp, r7
 80047fa:	bd80      	pop	{r7, pc}
 80047fc:	20000094 	.word	0x20000094

08004800 <ledToggle>:

void ledToggle(uint8_t ch)
{
 8004800:	b580      	push	{r7, lr}
 8004802:	b082      	sub	sp, #8
 8004804:	af00      	add	r7, sp, #0
 8004806:	4603      	mov	r3, r0
 8004808:	71fb      	strb	r3, [r7, #7]
  if (ch >= LED_MAX_CH) return;
 800480a:	79fb      	ldrb	r3, [r7, #7]
 800480c:	2b00      	cmp	r3, #0
 800480e:	d10d      	bne.n	800482c <ledToggle+0x2c>

  HAL_GPIO_TogglePin(led_tbl[ch].port, led_tbl[ch].pin);
 8004810:	79fb      	ldrb	r3, [r7, #7]
 8004812:	4a08      	ldr	r2, [pc, #32]	; (8004834 <ledToggle+0x34>)
 8004814:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8004818:	79fb      	ldrb	r3, [r7, #7]
 800481a:	4906      	ldr	r1, [pc, #24]	; (8004834 <ledToggle+0x34>)
 800481c:	00db      	lsls	r3, r3, #3
 800481e:	440b      	add	r3, r1
 8004820:	889b      	ldrh	r3, [r3, #4]
 8004822:	4619      	mov	r1, r3
 8004824:	4610      	mov	r0, r2
 8004826:	f008 fe74 	bl	800d512 <HAL_GPIO_TogglePin>
 800482a:	e000      	b.n	800482e <ledToggle+0x2e>
  if (ch >= LED_MAX_CH) return;
 800482c:	bf00      	nop
}
 800482e:	3708      	adds	r7, #8
 8004830:	46bd      	mov	sp, r7
 8004832:	bd80      	pop	{r7, pc}
 8004834:	20000094 	.word	0x20000094

08004838 <cliLed>:


#ifdef _USE_HW_CLI

void cliLed(cli_args_t *args)
{
 8004838:	b580      	push	{r7, lr}
 800483a:	b086      	sub	sp, #24
 800483c:	af00      	add	r7, sp, #0
 800483e:	6078      	str	r0, [r7, #4]
  bool ret = false;
 8004840:	2300      	movs	r3, #0
 8004842:	75fb      	strb	r3, [r7, #23]


  if (args->argc == 3 && args->isStr(0, "toggle") == true)
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	881b      	ldrh	r3, [r3, #0]
 8004848:	2b03      	cmp	r3, #3
 800484a:	d133      	bne.n	80048b4 <cliLed+0x7c>
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	695b      	ldr	r3, [r3, #20]
 8004850:	491f      	ldr	r1, [pc, #124]	; (80048d0 <cliLed+0x98>)
 8004852:	2000      	movs	r0, #0
 8004854:	4798      	blx	r3
 8004856:	4603      	mov	r3, r0
 8004858:	2b00      	cmp	r3, #0
 800485a:	d02b      	beq.n	80048b4 <cliLed+0x7c>
  {
    uint8_t  led_ch;
    uint32_t toggle_time;
    uint32_t pre_time;

    led_ch      = (uint8_t)args->getData(1);
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	689b      	ldr	r3, [r3, #8]
 8004860:	2001      	movs	r0, #1
 8004862:	4798      	blx	r3
 8004864:	4603      	mov	r3, r0
 8004866:	75bb      	strb	r3, [r7, #22]
    toggle_time = (uint32_t)args->getData(2);
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	689b      	ldr	r3, [r3, #8]
 800486c:	2002      	movs	r0, #2
 800486e:	4798      	blx	r3
 8004870:	4603      	mov	r3, r0
 8004872:	60fb      	str	r3, [r7, #12]

    if (led_ch > 0)
 8004874:	7dbb      	ldrb	r3, [r7, #22]
 8004876:	2b00      	cmp	r3, #0
 8004878:	d002      	beq.n	8004880 <cliLed+0x48>
    {
      led_ch--;
 800487a:	7dbb      	ldrb	r3, [r7, #22]
 800487c:	3b01      	subs	r3, #1
 800487e:	75bb      	strb	r3, [r7, #22]
    }

    pre_time = millis();
 8004880:	f7fc fd35 	bl	80012ee <millis>
 8004884:	6138      	str	r0, [r7, #16]
    while(cliKeepLoop())
 8004886:	e00e      	b.n	80048a6 <cliLed+0x6e>
    {
      if (millis()-pre_time >= toggle_time)
 8004888:	f7fc fd31 	bl	80012ee <millis>
 800488c:	4602      	mov	r2, r0
 800488e:	693b      	ldr	r3, [r7, #16]
 8004890:	1ad3      	subs	r3, r2, r3
 8004892:	68fa      	ldr	r2, [r7, #12]
 8004894:	429a      	cmp	r2, r3
 8004896:	d806      	bhi.n	80048a6 <cliLed+0x6e>
      {
        pre_time = millis();
 8004898:	f7fc fd29 	bl	80012ee <millis>
 800489c:	6138      	str	r0, [r7, #16]
        ledToggle(led_ch);
 800489e:	7dbb      	ldrb	r3, [r7, #22]
 80048a0:	4618      	mov	r0, r3
 80048a2:	f7ff ffad 	bl	8004800 <ledToggle>
    while(cliKeepLoop())
 80048a6:	f7fd ff1d 	bl	80026e4 <cliKeepLoop>
 80048aa:	4603      	mov	r3, r0
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d1eb      	bne.n	8004888 <cliLed+0x50>
      }
    }

    ret = true;
 80048b0:	2301      	movs	r3, #1
 80048b2:	75fb      	strb	r3, [r7, #23]
  }


  if (ret != true)
 80048b4:	7dfb      	ldrb	r3, [r7, #23]
 80048b6:	f083 0301 	eor.w	r3, r3, #1
 80048ba:	b2db      	uxtb	r3, r3
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d003      	beq.n	80048c8 <cliLed+0x90>
  {
    cliPrintf("led toggle ch[1~%d] time_ms\n", LED_MAX_CH);
 80048c0:	2101      	movs	r1, #1
 80048c2:	4804      	ldr	r0, [pc, #16]	; (80048d4 <cliLed+0x9c>)
 80048c4:	f7fd fe14 	bl	80024f0 <cliPrintf>
  }
}
 80048c8:	bf00      	nop
 80048ca:	3718      	adds	r7, #24
 80048cc:	46bd      	mov	sp, r7
 80048ce:	bd80      	pop	{r7, pc}
 80048d0:	08017308 	.word	0x08017308
 80048d4:	08017310 	.word	0x08017310

080048d8 <DWT_Delay_us>:
/**
 * @brief  This function provides a delay (in microseconds)
 * @param  microseconds: delay in microseconds
 */
__STATIC_INLINE void DWT_Delay_us(volatile uint32_t microseconds)
{
 80048d8:	b580      	push	{r7, lr}
 80048da:	b084      	sub	sp, #16
 80048dc:	af00      	add	r7, sp, #0
 80048de:	6078      	str	r0, [r7, #4]
  uint32_t clk_cycle_start = DWT->CYCCNT;
 80048e0:	4b0d      	ldr	r3, [pc, #52]	; (8004918 <DWT_Delay_us+0x40>)
 80048e2:	685b      	ldr	r3, [r3, #4]
 80048e4:	60fb      	str	r3, [r7, #12]

  /* Go to number of cycles for system */
  microseconds *= (HAL_RCC_GetHCLKFreq() / 1000000);
 80048e6:	f009 fa49 	bl	800dd7c <HAL_RCC_GetHCLKFreq>
 80048ea:	4603      	mov	r3, r0
 80048ec:	4a0b      	ldr	r2, [pc, #44]	; (800491c <DWT_Delay_us+0x44>)
 80048ee:	fba2 2303 	umull	r2, r3, r2, r3
 80048f2:	0c9b      	lsrs	r3, r3, #18
 80048f4:	687a      	ldr	r2, [r7, #4]
 80048f6:	fb02 f303 	mul.w	r3, r2, r3
 80048fa:	607b      	str	r3, [r7, #4]

  /* Delay till end */
  while ((DWT->CYCCNT - clk_cycle_start) < microseconds);
 80048fc:	bf00      	nop
 80048fe:	4b06      	ldr	r3, [pc, #24]	; (8004918 <DWT_Delay_us+0x40>)
 8004900:	685a      	ldr	r2, [r3, #4]
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	1ad2      	subs	r2, r2, r3
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	429a      	cmp	r2, r3
 800490a:	d3f8      	bcc.n	80048fe <DWT_Delay_us+0x26>
}
 800490c:	bf00      	nop
 800490e:	bf00      	nop
 8004910:	3710      	adds	r7, #16
 8004912:	46bd      	mov	sp, r7
 8004914:	bd80      	pop	{r7, pc}
 8004916:	bf00      	nop
 8004918:	e0001000 	.word	0xe0001000
 800491c:	431bde83 	.word	0x431bde83

08004920 <ONEWIRE_LOW>:
#include "user_delay.h"
#include "gpio.h"


void ONEWIRE_LOW(OneWire_t *gp)
{
 8004920:	b480      	push	{r7}
 8004922:	b083      	sub	sp, #12
 8004924:	af00      	add	r7, sp, #0
 8004926:	6078      	str	r0, [r7, #4]
	gp->GPIOx->BSRR = gp->GPIO_Pin<<16;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	889b      	ldrh	r3, [r3, #4]
 800492c:	041a      	lsls	r2, r3, #16
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	619a      	str	r2, [r3, #24]
}
 8004934:	bf00      	nop
 8004936:	370c      	adds	r7, #12
 8004938:	46bd      	mov	sp, r7
 800493a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800493e:	4770      	bx	lr

08004940 <ONEWIRE_HIGH>:
void ONEWIRE_HIGH(OneWire_t *gp)
{
 8004940:	b480      	push	{r7}
 8004942:	b083      	sub	sp, #12
 8004944:	af00      	add	r7, sp, #0
 8004946:	6078      	str	r0, [r7, #4]
	gp->GPIOx->BSRR = gp->GPIO_Pin;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	889a      	ldrh	r2, [r3, #4]
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	619a      	str	r2, [r3, #24]
}
 8004952:	bf00      	nop
 8004954:	370c      	adds	r7, #12
 8004956:	46bd      	mov	sp, r7
 8004958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800495c:	4770      	bx	lr

0800495e <ONEWIRE_INPUT>:
void ONEWIRE_INPUT(OneWire_t *gp)
{
 800495e:	b580      	push	{r7, lr}
 8004960:	b088      	sub	sp, #32
 8004962:	af00      	add	r7, sp, #0
 8004964:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef	gpinit;
	gpinit.Mode = GPIO_MODE_INPUT;
 8004966:	2300      	movs	r3, #0
 8004968:	613b      	str	r3, [r7, #16]
	gpinit.Pull = GPIO_NOPULL;
 800496a:	2300      	movs	r3, #0
 800496c:	617b      	str	r3, [r7, #20]
	gpinit.Speed = GPIO_SPEED_FREQ_HIGH;
 800496e:	2302      	movs	r3, #2
 8004970:	61bb      	str	r3, [r7, #24]
	gpinit.Pin = gp->GPIO_Pin;
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	889b      	ldrh	r3, [r3, #4]
 8004976:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(gp->GPIOx,&gpinit);
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	f107 020c 	add.w	r2, r7, #12
 8004980:	4611      	mov	r1, r2
 8004982:	4618      	mov	r0, r3
 8004984:	f008 fb2c 	bl	800cfe0 <HAL_GPIO_Init>
}
 8004988:	bf00      	nop
 800498a:	3720      	adds	r7, #32
 800498c:	46bd      	mov	sp, r7
 800498e:	bd80      	pop	{r7, pc}

08004990 <ONEWIRE_OUTPUT>:
void ONEWIRE_OUTPUT(OneWire_t *gp)
{
 8004990:	b580      	push	{r7, lr}
 8004992:	b088      	sub	sp, #32
 8004994:	af00      	add	r7, sp, #0
 8004996:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef	gpinit;
	gpinit.Mode = GPIO_MODE_OUTPUT_OD;
 8004998:	2311      	movs	r3, #17
 800499a:	613b      	str	r3, [r7, #16]
	gpinit.Pull = GPIO_NOPULL;
 800499c:	2300      	movs	r3, #0
 800499e:	617b      	str	r3, [r7, #20]
	gpinit.Speed = GPIO_SPEED_FREQ_HIGH;
 80049a0:	2302      	movs	r3, #2
 80049a2:	61bb      	str	r3, [r7, #24]
	gpinit.Pin = gp->GPIO_Pin;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	889b      	ldrh	r3, [r3, #4]
 80049a8:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(gp->GPIOx,&gpinit);
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f107 020c 	add.w	r2, r7, #12
 80049b2:	4611      	mov	r1, r2
 80049b4:	4618      	mov	r0, r3
 80049b6:	f008 fb13 	bl	800cfe0 <HAL_GPIO_Init>

}
 80049ba:	bf00      	nop
 80049bc:	3720      	adds	r7, #32
 80049be:	46bd      	mov	sp, r7
 80049c0:	bd80      	pop	{r7, pc}

080049c2 <OneWire_Init>:
void OneWire_Init(OneWire_t* OneWireStruct, GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80049c2:	b580      	push	{r7, lr}
 80049c4:	b084      	sub	sp, #16
 80049c6:	af00      	add	r7, sp, #0
 80049c8:	60f8      	str	r0, [r7, #12]
 80049ca:	60b9      	str	r1, [r7, #8]
 80049cc:	4613      	mov	r3, r2
 80049ce:	80fb      	strh	r3, [r7, #6]
	OneWireStruct->GPIOx = GPIOx;
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	68ba      	ldr	r2, [r7, #8]
 80049d4:	601a      	str	r2, [r3, #0]
	OneWireStruct->GPIO_Pin = GPIO_Pin;
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	88fa      	ldrh	r2, [r7, #6]
 80049da:	809a      	strh	r2, [r3, #4]
	ONEWIRE_OUTPUT(OneWireStruct);
 80049dc:	68f8      	ldr	r0, [r7, #12]
 80049de:	f7ff ffd7 	bl	8004990 <ONEWIRE_OUTPUT>
	ONEWIRE_HIGH(OneWireStruct);
 80049e2:	68f8      	ldr	r0, [r7, #12]
 80049e4:	f7ff ffac 	bl	8004940 <ONEWIRE_HIGH>
	DWT_Delay_us(1000);
 80049e8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80049ec:	f7ff ff74 	bl	80048d8 <DWT_Delay_us>
	ONEWIRE_LOW(OneWireStruct);
 80049f0:	68f8      	ldr	r0, [r7, #12]
 80049f2:	f7ff ff95 	bl	8004920 <ONEWIRE_LOW>
	DWT_Delay_us(1000);
 80049f6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80049fa:	f7ff ff6d 	bl	80048d8 <DWT_Delay_us>
	ONEWIRE_HIGH(OneWireStruct);
 80049fe:	68f8      	ldr	r0, [r7, #12]
 8004a00:	f7ff ff9e 	bl	8004940 <ONEWIRE_HIGH>
	DWT_Delay_us(2000);
 8004a04:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8004a08:	f7ff ff66 	bl	80048d8 <DWT_Delay_us>
}
 8004a0c:	bf00      	nop
 8004a0e:	3710      	adds	r7, #16
 8004a10:	46bd      	mov	sp, r7
 8004a12:	bd80      	pop	{r7, pc}

08004a14 <OneWire_Reset>:

inline uint8_t OneWire_Reset(OneWire_t* OneWireStruct)
{
 8004a14:	b580      	push	{r7, lr}
 8004a16:	b084      	sub	sp, #16
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	6078      	str	r0, [r7, #4]
	uint8_t i;

	/* Line low, and wait 480us */
	ONEWIRE_LOW(OneWireStruct);
 8004a1c:	6878      	ldr	r0, [r7, #4]
 8004a1e:	f7ff ff7f 	bl	8004920 <ONEWIRE_LOW>
	ONEWIRE_OUTPUT(OneWireStruct);
 8004a22:	6878      	ldr	r0, [r7, #4]
 8004a24:	f7ff ffb4 	bl	8004990 <ONEWIRE_OUTPUT>
	DWT_Delay_us(480);
 8004a28:	f44f 70f0 	mov.w	r0, #480	; 0x1e0
 8004a2c:	f7ff ff54 	bl	80048d8 <DWT_Delay_us>
	DWT_Delay_us(20);
 8004a30:	2014      	movs	r0, #20
 8004a32:	f7ff ff51 	bl	80048d8 <DWT_Delay_us>
	/* Release line and wait for 70us */
	ONEWIRE_INPUT(OneWireStruct);
 8004a36:	6878      	ldr	r0, [r7, #4]
 8004a38:	f7ff ff91 	bl	800495e <ONEWIRE_INPUT>
	DWT_Delay_us(70);
 8004a3c:	2046      	movs	r0, #70	; 0x46
 8004a3e:	f7ff ff4b 	bl	80048d8 <DWT_Delay_us>
	/* Check bit value */
	i = HAL_GPIO_ReadPin(OneWireStruct->GPIOx, OneWireStruct->GPIO_Pin);
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681a      	ldr	r2, [r3, #0]
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	889b      	ldrh	r3, [r3, #4]
 8004a4a:	4619      	mov	r1, r3
 8004a4c:	4610      	mov	r0, r2
 8004a4e:	f008 fd2f 	bl	800d4b0 <HAL_GPIO_ReadPin>
 8004a52:	4603      	mov	r3, r0
 8004a54:	73fb      	strb	r3, [r7, #15]

	/* Delay for 410 us */
	DWT_Delay_us(410);
 8004a56:	f44f 70cd 	mov.w	r0, #410	; 0x19a
 8004a5a:	f7ff ff3d 	bl	80048d8 <DWT_Delay_us>
	/* Return value of presence pulse, 0 = OK, 1 = ERROR */
	return i;
 8004a5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a60:	4618      	mov	r0, r3
 8004a62:	3710      	adds	r7, #16
 8004a64:	46bd      	mov	sp, r7
 8004a66:	bd80      	pop	{r7, pc}

08004a68 <OneWire_WriteBit>:

inline void OneWire_WriteBit(OneWire_t* OneWireStruct, uint8_t bit)
{
 8004a68:	b580      	push	{r7, lr}
 8004a6a:	b082      	sub	sp, #8
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	6078      	str	r0, [r7, #4]
 8004a70:	460b      	mov	r3, r1
 8004a72:	70fb      	strb	r3, [r7, #3]
	if (bit)
 8004a74:	78fb      	ldrb	r3, [r7, #3]
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d012      	beq.n	8004aa0 <OneWire_WriteBit+0x38>
	{
		/* Set line low */
		ONEWIRE_LOW(OneWireStruct);
 8004a7a:	6878      	ldr	r0, [r7, #4]
 8004a7c:	f7ff ff50 	bl	8004920 <ONEWIRE_LOW>
		ONEWIRE_OUTPUT(OneWireStruct);
 8004a80:	6878      	ldr	r0, [r7, #4]
 8004a82:	f7ff ff85 	bl	8004990 <ONEWIRE_OUTPUT>
		DWT_Delay_us(10);
 8004a86:	200a      	movs	r0, #10
 8004a88:	f7ff ff26 	bl	80048d8 <DWT_Delay_us>

		/* Bit high */
		ONEWIRE_INPUT(OneWireStruct);
 8004a8c:	6878      	ldr	r0, [r7, #4]
 8004a8e:	f7ff ff66 	bl	800495e <ONEWIRE_INPUT>

		/* Wait for 55 us and release the line */
		DWT_Delay_us(55);
 8004a92:	2037      	movs	r0, #55	; 0x37
 8004a94:	f7ff ff20 	bl	80048d8 <DWT_Delay_us>
		ONEWIRE_INPUT(OneWireStruct);
 8004a98:	6878      	ldr	r0, [r7, #4]
 8004a9a:	f7ff ff60 	bl	800495e <ONEWIRE_INPUT>
		/* Wait for 5 us and release the line */
		DWT_Delay_us(5);
		ONEWIRE_INPUT(OneWireStruct);
	}

}
 8004a9e:	e011      	b.n	8004ac4 <OneWire_WriteBit+0x5c>
		ONEWIRE_LOW(OneWireStruct);
 8004aa0:	6878      	ldr	r0, [r7, #4]
 8004aa2:	f7ff ff3d 	bl	8004920 <ONEWIRE_LOW>
		ONEWIRE_OUTPUT(OneWireStruct);
 8004aa6:	6878      	ldr	r0, [r7, #4]
 8004aa8:	f7ff ff72 	bl	8004990 <ONEWIRE_OUTPUT>
		DWT_Delay_us(65);
 8004aac:	2041      	movs	r0, #65	; 0x41
 8004aae:	f7ff ff13 	bl	80048d8 <DWT_Delay_us>
		ONEWIRE_INPUT(OneWireStruct);
 8004ab2:	6878      	ldr	r0, [r7, #4]
 8004ab4:	f7ff ff53 	bl	800495e <ONEWIRE_INPUT>
		DWT_Delay_us(5);
 8004ab8:	2005      	movs	r0, #5
 8004aba:	f7ff ff0d 	bl	80048d8 <DWT_Delay_us>
		ONEWIRE_INPUT(OneWireStruct);
 8004abe:	6878      	ldr	r0, [r7, #4]
 8004ac0:	f7ff ff4d 	bl	800495e <ONEWIRE_INPUT>
}
 8004ac4:	bf00      	nop
 8004ac6:	3708      	adds	r7, #8
 8004ac8:	46bd      	mov	sp, r7
 8004aca:	bd80      	pop	{r7, pc}

08004acc <OneWire_ReadBit>:

inline uint8_t OneWire_ReadBit(OneWire_t* OneWireStruct)
{
 8004acc:	b580      	push	{r7, lr}
 8004ace:	b084      	sub	sp, #16
 8004ad0:	af00      	add	r7, sp, #0
 8004ad2:	6078      	str	r0, [r7, #4]
	uint8_t bit = 0;
 8004ad4:	2300      	movs	r3, #0
 8004ad6:	73fb      	strb	r3, [r7, #15]

	/* Line low */
	ONEWIRE_LOW(OneWireStruct);
 8004ad8:	6878      	ldr	r0, [r7, #4]
 8004ada:	f7ff ff21 	bl	8004920 <ONEWIRE_LOW>
	ONEWIRE_OUTPUT(OneWireStruct);
 8004ade:	6878      	ldr	r0, [r7, #4]
 8004ae0:	f7ff ff56 	bl	8004990 <ONEWIRE_OUTPUT>
	DWT_Delay_us(2);
 8004ae4:	2002      	movs	r0, #2
 8004ae6:	f7ff fef7 	bl	80048d8 <DWT_Delay_us>

	/* Release line */
	ONEWIRE_INPUT(OneWireStruct);
 8004aea:	6878      	ldr	r0, [r7, #4]
 8004aec:	f7ff ff37 	bl	800495e <ONEWIRE_INPUT>
	DWT_Delay_us(10);
 8004af0:	200a      	movs	r0, #10
 8004af2:	f7ff fef1 	bl	80048d8 <DWT_Delay_us>

	/* Read line value */
	if (HAL_GPIO_ReadPin(OneWireStruct->GPIOx, OneWireStruct->GPIO_Pin)) {
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681a      	ldr	r2, [r3, #0]
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	889b      	ldrh	r3, [r3, #4]
 8004afe:	4619      	mov	r1, r3
 8004b00:	4610      	mov	r0, r2
 8004b02:	f008 fcd5 	bl	800d4b0 <HAL_GPIO_ReadPin>
 8004b06:	4603      	mov	r3, r0
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d001      	beq.n	8004b10 <OneWire_ReadBit+0x44>
		/* Bit is HIGH */
		bit = 1;
 8004b0c:	2301      	movs	r3, #1
 8004b0e:	73fb      	strb	r3, [r7, #15]
	}

	/* Wait 50us to complete 60us period */
	DWT_Delay_us(50);
 8004b10:	2032      	movs	r0, #50	; 0x32
 8004b12:	f7ff fee1 	bl	80048d8 <DWT_Delay_us>

	/* Return bit value */
	return bit;
 8004b16:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b18:	4618      	mov	r0, r3
 8004b1a:	3710      	adds	r7, #16
 8004b1c:	46bd      	mov	sp, r7
 8004b1e:	bd80      	pop	{r7, pc}

08004b20 <OneWire_WriteByte>:

void OneWire_WriteByte(OneWire_t* OneWireStruct, uint8_t byte) {
 8004b20:	b580      	push	{r7, lr}
 8004b22:	b084      	sub	sp, #16
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	6078      	str	r0, [r7, #4]
 8004b28:	460b      	mov	r3, r1
 8004b2a:	70fb      	strb	r3, [r7, #3]
	uint8_t i = 8;
 8004b2c:	2308      	movs	r3, #8
 8004b2e:	73fb      	strb	r3, [r7, #15]
	/* Write 8 bits */
	while (i--) {
 8004b30:	e00a      	b.n	8004b48 <OneWire_WriteByte+0x28>
		/* LSB bit is first */
		OneWire_WriteBit(OneWireStruct, byte & 0x01);
 8004b32:	78fb      	ldrb	r3, [r7, #3]
 8004b34:	f003 0301 	and.w	r3, r3, #1
 8004b38:	b2db      	uxtb	r3, r3
 8004b3a:	4619      	mov	r1, r3
 8004b3c:	6878      	ldr	r0, [r7, #4]
 8004b3e:	f7ff ff93 	bl	8004a68 <OneWire_WriteBit>
		byte >>= 1;
 8004b42:	78fb      	ldrb	r3, [r7, #3]
 8004b44:	085b      	lsrs	r3, r3, #1
 8004b46:	70fb      	strb	r3, [r7, #3]
	while (i--) {
 8004b48:	7bfb      	ldrb	r3, [r7, #15]
 8004b4a:	1e5a      	subs	r2, r3, #1
 8004b4c:	73fa      	strb	r2, [r7, #15]
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d1ef      	bne.n	8004b32 <OneWire_WriteByte+0x12>
	}
}
 8004b52:	bf00      	nop
 8004b54:	bf00      	nop
 8004b56:	3710      	adds	r7, #16
 8004b58:	46bd      	mov	sp, r7
 8004b5a:	bd80      	pop	{r7, pc}

08004b5c <OneWire_ReadByte>:

uint8_t OneWire_ReadByte(OneWire_t* OneWireStruct) {
 8004b5c:	b580      	push	{r7, lr}
 8004b5e:	b084      	sub	sp, #16
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	6078      	str	r0, [r7, #4]
	uint8_t i = 8, byte = 0;
 8004b64:	2308      	movs	r3, #8
 8004b66:	73fb      	strb	r3, [r7, #15]
 8004b68:	2300      	movs	r3, #0
 8004b6a:	73bb      	strb	r3, [r7, #14]
	while (i--) {
 8004b6c:	e00d      	b.n	8004b8a <OneWire_ReadByte+0x2e>
		byte >>= 1;
 8004b6e:	7bbb      	ldrb	r3, [r7, #14]
 8004b70:	085b      	lsrs	r3, r3, #1
 8004b72:	73bb      	strb	r3, [r7, #14]
		byte |= (OneWire_ReadBit(OneWireStruct) << 7);
 8004b74:	6878      	ldr	r0, [r7, #4]
 8004b76:	f7ff ffa9 	bl	8004acc <OneWire_ReadBit>
 8004b7a:	4603      	mov	r3, r0
 8004b7c:	01db      	lsls	r3, r3, #7
 8004b7e:	b25a      	sxtb	r2, r3
 8004b80:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004b84:	4313      	orrs	r3, r2
 8004b86:	b25b      	sxtb	r3, r3
 8004b88:	73bb      	strb	r3, [r7, #14]
	while (i--) {
 8004b8a:	7bfb      	ldrb	r3, [r7, #15]
 8004b8c:	1e5a      	subs	r2, r3, #1
 8004b8e:	73fa      	strb	r2, [r7, #15]
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d1ec      	bne.n	8004b6e <OneWire_ReadByte+0x12>
	}

	return byte;
 8004b94:	7bbb      	ldrb	r3, [r7, #14]
}
 8004b96:	4618      	mov	r0, r3
 8004b98:	3710      	adds	r7, #16
 8004b9a:	46bd      	mov	sp, r7
 8004b9c:	bd80      	pop	{r7, pc}

08004b9e <OneWire_First>:

uint8_t OneWire_First(OneWire_t* OneWireStruct) {
 8004b9e:	b580      	push	{r7, lr}
 8004ba0:	b082      	sub	sp, #8
 8004ba2:	af00      	add	r7, sp, #0
 8004ba4:	6078      	str	r0, [r7, #4]
	/* Reset search values */
	OneWire_ResetSearch(OneWireStruct);
 8004ba6:	6878      	ldr	r0, [r7, #4]
 8004ba8:	f000 f816 	bl	8004bd8 <OneWire_ResetSearch>

	/* Start with searching */
	return OneWire_Search(OneWireStruct, ONEWIRE_CMD_SEARCHROM);
 8004bac:	21f0      	movs	r1, #240	; 0xf0
 8004bae:	6878      	ldr	r0, [r7, #4]
 8004bb0:	f000 f825 	bl	8004bfe <OneWire_Search>
 8004bb4:	4603      	mov	r3, r0
}
 8004bb6:	4618      	mov	r0, r3
 8004bb8:	3708      	adds	r7, #8
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	bd80      	pop	{r7, pc}

08004bbe <OneWire_Next>:

uint8_t OneWire_Next(OneWire_t* OneWireStruct) {
 8004bbe:	b580      	push	{r7, lr}
 8004bc0:	b082      	sub	sp, #8
 8004bc2:	af00      	add	r7, sp, #0
 8004bc4:	6078      	str	r0, [r7, #4]
   /* Leave the search state alone */
   return OneWire_Search(OneWireStruct, ONEWIRE_CMD_SEARCHROM);
 8004bc6:	21f0      	movs	r1, #240	; 0xf0
 8004bc8:	6878      	ldr	r0, [r7, #4]
 8004bca:	f000 f818 	bl	8004bfe <OneWire_Search>
 8004bce:	4603      	mov	r3, r0
}
 8004bd0:	4618      	mov	r0, r3
 8004bd2:	3708      	adds	r7, #8
 8004bd4:	46bd      	mov	sp, r7
 8004bd6:	bd80      	pop	{r7, pc}

08004bd8 <OneWire_ResetSearch>:

void OneWire_ResetSearch(OneWire_t* OneWireStruct) {
 8004bd8:	b480      	push	{r7}
 8004bda:	b083      	sub	sp, #12
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	6078      	str	r0, [r7, #4]
	/* Reset the search state */
	OneWireStruct->LastDiscrepancy = 0;
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	2200      	movs	r2, #0
 8004be4:	719a      	strb	r2, [r3, #6]
	OneWireStruct->LastDeviceFlag = 0;
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	2200      	movs	r2, #0
 8004bea:	721a      	strb	r2, [r3, #8]
	OneWireStruct->LastFamilyDiscrepancy = 0;
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	2200      	movs	r2, #0
 8004bf0:	71da      	strb	r2, [r3, #7]
}
 8004bf2:	bf00      	nop
 8004bf4:	370c      	adds	r7, #12
 8004bf6:	46bd      	mov	sp, r7
 8004bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bfc:	4770      	bx	lr

08004bfe <OneWire_Search>:

uint8_t OneWire_Search(OneWire_t* OneWireStruct, uint8_t command) {
 8004bfe:	b580      	push	{r7, lr}
 8004c00:	b084      	sub	sp, #16
 8004c02:	af00      	add	r7, sp, #0
 8004c04:	6078      	str	r0, [r7, #4]
 8004c06:	460b      	mov	r3, r1
 8004c08:	70fb      	strb	r3, [r7, #3]
	uint8_t last_zero, rom_byte_number, search_result;
	uint8_t id_bit, cmp_id_bit;
	uint8_t rom_byte_mask, search_direction;

	/* Initialize for search */
	id_bit_number = 1;
 8004c0a:	2301      	movs	r3, #1
 8004c0c:	73fb      	strb	r3, [r7, #15]
	last_zero = 0;
 8004c0e:	2300      	movs	r3, #0
 8004c10:	73bb      	strb	r3, [r7, #14]
	rom_byte_number = 0;
 8004c12:	2300      	movs	r3, #0
 8004c14:	737b      	strb	r3, [r7, #13]
	rom_byte_mask = 1;
 8004c16:	2301      	movs	r3, #1
 8004c18:	72fb      	strb	r3, [r7, #11]
	search_result = 0;
 8004c1a:	2300      	movs	r3, #0
 8004c1c:	733b      	strb	r3, [r7, #12]

	// if the last call was not the last one
	if (!OneWireStruct->LastDeviceFlag)
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	7a1b      	ldrb	r3, [r3, #8]
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	f040 809a 	bne.w	8004d5c <OneWire_Search+0x15e>
	{
		// 1-Wire reset
		if (OneWire_Reset(OneWireStruct))
 8004c28:	6878      	ldr	r0, [r7, #4]
 8004c2a:	f7ff fef3 	bl	8004a14 <OneWire_Reset>
 8004c2e:	4603      	mov	r3, r0
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d00a      	beq.n	8004c4a <OneWire_Search+0x4c>
		{
			/* Reset the search */
			OneWireStruct->LastDiscrepancy = 0;
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	2200      	movs	r2, #0
 8004c38:	719a      	strb	r2, [r3, #6]
			OneWireStruct->LastDeviceFlag = 0;
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	2200      	movs	r2, #0
 8004c3e:	721a      	strb	r2, [r3, #8]
			OneWireStruct->LastFamilyDiscrepancy = 0;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	2200      	movs	r2, #0
 8004c44:	71da      	strb	r2, [r3, #7]
			return 0;
 8004c46:	2300      	movs	r3, #0
 8004c48:	e09b      	b.n	8004d82 <OneWire_Search+0x184>
		}

		// issue the search command
		OneWire_WriteByte(OneWireStruct, command);
 8004c4a:	78fb      	ldrb	r3, [r7, #3]
 8004c4c:	4619      	mov	r1, r3
 8004c4e:	6878      	ldr	r0, [r7, #4]
 8004c50:	f7ff ff66 	bl	8004b20 <OneWire_WriteByte>

		// loop to do the search
		do {
			// read a bit and its complement
			id_bit = OneWire_ReadBit(OneWireStruct);
 8004c54:	6878      	ldr	r0, [r7, #4]
 8004c56:	f7ff ff39 	bl	8004acc <OneWire_ReadBit>
 8004c5a:	4603      	mov	r3, r0
 8004c5c:	727b      	strb	r3, [r7, #9]
			cmp_id_bit = OneWire_ReadBit(OneWireStruct);
 8004c5e:	6878      	ldr	r0, [r7, #4]
 8004c60:	f7ff ff34 	bl	8004acc <OneWire_ReadBit>
 8004c64:	4603      	mov	r3, r0
 8004c66:	723b      	strb	r3, [r7, #8]

			// check for no devices on 1-wire
			if ((id_bit == 1) && (cmp_id_bit == 1)) {
 8004c68:	7a7b      	ldrb	r3, [r7, #9]
 8004c6a:	2b01      	cmp	r3, #1
 8004c6c:	d102      	bne.n	8004c74 <OneWire_Search+0x76>
 8004c6e:	7a3b      	ldrb	r3, [r7, #8]
 8004c70:	2b01      	cmp	r3, #1
 8004c72:	d064      	beq.n	8004d3e <OneWire_Search+0x140>
				break;
			} else {
				// all devices coupled have 0 or 1
				if (id_bit != cmp_id_bit) {
 8004c74:	7a7a      	ldrb	r2, [r7, #9]
 8004c76:	7a3b      	ldrb	r3, [r7, #8]
 8004c78:	429a      	cmp	r2, r3
 8004c7a:	d002      	beq.n	8004c82 <OneWire_Search+0x84>
					search_direction = id_bit;  // bit write value for search
 8004c7c:	7a7b      	ldrb	r3, [r7, #9]
 8004c7e:	72bb      	strb	r3, [r7, #10]
 8004c80:	e026      	b.n	8004cd0 <OneWire_Search+0xd2>
				} else {
					// if this discrepancy if before the Last Discrepancy
					// on a previous next then pick the same as last time
					if (id_bit_number < OneWireStruct->LastDiscrepancy) {
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	799b      	ldrb	r3, [r3, #6]
 8004c86:	7bfa      	ldrb	r2, [r7, #15]
 8004c88:	429a      	cmp	r2, r3
 8004c8a:	d20d      	bcs.n	8004ca8 <OneWire_Search+0xaa>
						search_direction = ((OneWireStruct->ROM_NO[rom_byte_number] & rom_byte_mask) > 0);
 8004c8c:	7b7b      	ldrb	r3, [r7, #13]
 8004c8e:	687a      	ldr	r2, [r7, #4]
 8004c90:	4413      	add	r3, r2
 8004c92:	7a5a      	ldrb	r2, [r3, #9]
 8004c94:	7afb      	ldrb	r3, [r7, #11]
 8004c96:	4013      	ands	r3, r2
 8004c98:	b2db      	uxtb	r3, r3
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	bf14      	ite	ne
 8004c9e:	2301      	movne	r3, #1
 8004ca0:	2300      	moveq	r3, #0
 8004ca2:	b2db      	uxtb	r3, r3
 8004ca4:	72bb      	strb	r3, [r7, #10]
 8004ca6:	e008      	b.n	8004cba <OneWire_Search+0xbc>
					} else {
						// if equal to last pick 1, if not then pick 0
						search_direction = (id_bit_number == OneWireStruct->LastDiscrepancy);
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	799b      	ldrb	r3, [r3, #6]
 8004cac:	7bfa      	ldrb	r2, [r7, #15]
 8004cae:	429a      	cmp	r2, r3
 8004cb0:	bf0c      	ite	eq
 8004cb2:	2301      	moveq	r3, #1
 8004cb4:	2300      	movne	r3, #0
 8004cb6:	b2db      	uxtb	r3, r3
 8004cb8:	72bb      	strb	r3, [r7, #10]
					}

					// if 0 was picked then record its position in LastZero
					if (search_direction == 0) {
 8004cba:	7abb      	ldrb	r3, [r7, #10]
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d107      	bne.n	8004cd0 <OneWire_Search+0xd2>
						last_zero = id_bit_number;
 8004cc0:	7bfb      	ldrb	r3, [r7, #15]
 8004cc2:	73bb      	strb	r3, [r7, #14]

						// check for Last discrepancy in family
						if (last_zero < 9) {
 8004cc4:	7bbb      	ldrb	r3, [r7, #14]
 8004cc6:	2b08      	cmp	r3, #8
 8004cc8:	d802      	bhi.n	8004cd0 <OneWire_Search+0xd2>
							OneWireStruct->LastFamilyDiscrepancy = last_zero;
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	7bba      	ldrb	r2, [r7, #14]
 8004cce:	71da      	strb	r2, [r3, #7]
					}
				}

				// set or clear the bit in the ROM byte rom_byte_number
				// with mask rom_byte_mask
				if (search_direction == 1) {
 8004cd0:	7abb      	ldrb	r3, [r7, #10]
 8004cd2:	2b01      	cmp	r3, #1
 8004cd4:	d10c      	bne.n	8004cf0 <OneWire_Search+0xf2>
					OneWireStruct->ROM_NO[rom_byte_number] |= rom_byte_mask;
 8004cd6:	7b7b      	ldrb	r3, [r7, #13]
 8004cd8:	687a      	ldr	r2, [r7, #4]
 8004cda:	4413      	add	r3, r2
 8004cdc:	7a59      	ldrb	r1, [r3, #9]
 8004cde:	7b7b      	ldrb	r3, [r7, #13]
 8004ce0:	7afa      	ldrb	r2, [r7, #11]
 8004ce2:	430a      	orrs	r2, r1
 8004ce4:	b2d1      	uxtb	r1, r2
 8004ce6:	687a      	ldr	r2, [r7, #4]
 8004ce8:	4413      	add	r3, r2
 8004cea:	460a      	mov	r2, r1
 8004cec:	725a      	strb	r2, [r3, #9]
 8004cee:	e010      	b.n	8004d12 <OneWire_Search+0x114>
				} else {
					OneWireStruct->ROM_NO[rom_byte_number] &= ~rom_byte_mask;
 8004cf0:	7b7b      	ldrb	r3, [r7, #13]
 8004cf2:	687a      	ldr	r2, [r7, #4]
 8004cf4:	4413      	add	r3, r2
 8004cf6:	7a5b      	ldrb	r3, [r3, #9]
 8004cf8:	b25a      	sxtb	r2, r3
 8004cfa:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8004cfe:	43db      	mvns	r3, r3
 8004d00:	b25b      	sxtb	r3, r3
 8004d02:	4013      	ands	r3, r2
 8004d04:	b25a      	sxtb	r2, r3
 8004d06:	7b7b      	ldrb	r3, [r7, #13]
 8004d08:	b2d1      	uxtb	r1, r2
 8004d0a:	687a      	ldr	r2, [r7, #4]
 8004d0c:	4413      	add	r3, r2
 8004d0e:	460a      	mov	r2, r1
 8004d10:	725a      	strb	r2, [r3, #9]
				}

				// serial number search direction write bit
				OneWire_WriteBit(OneWireStruct, search_direction);
 8004d12:	7abb      	ldrb	r3, [r7, #10]
 8004d14:	4619      	mov	r1, r3
 8004d16:	6878      	ldr	r0, [r7, #4]
 8004d18:	f7ff fea6 	bl	8004a68 <OneWire_WriteBit>

				// increment the byte counter id_bit_number
				// and shift the mask rom_byte_mask
				id_bit_number++;
 8004d1c:	7bfb      	ldrb	r3, [r7, #15]
 8004d1e:	3301      	adds	r3, #1
 8004d20:	73fb      	strb	r3, [r7, #15]
				rom_byte_mask <<= 1;
 8004d22:	7afb      	ldrb	r3, [r7, #11]
 8004d24:	005b      	lsls	r3, r3, #1
 8004d26:	72fb      	strb	r3, [r7, #11]

				// if the mask is 0 then go to new SerialNum byte rom_byte_number and reset mask
				if (rom_byte_mask == 0) {
 8004d28:	7afb      	ldrb	r3, [r7, #11]
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d104      	bne.n	8004d38 <OneWire_Search+0x13a>
					//docrc8(ROM_NO[rom_byte_number]);  // accumulate the CRC
					rom_byte_number++;
 8004d2e:	7b7b      	ldrb	r3, [r7, #13]
 8004d30:	3301      	adds	r3, #1
 8004d32:	737b      	strb	r3, [r7, #13]
					rom_byte_mask = 1;
 8004d34:	2301      	movs	r3, #1
 8004d36:	72fb      	strb	r3, [r7, #11]
				}
			}
		} while (rom_byte_number < 8);  // loop until through all ROM bytes 0-7
 8004d38:	7b7b      	ldrb	r3, [r7, #13]
 8004d3a:	2b07      	cmp	r3, #7
 8004d3c:	d98a      	bls.n	8004c54 <OneWire_Search+0x56>

		// if the search was successful then
		if (!(id_bit_number < 65)) {
 8004d3e:	7bfb      	ldrb	r3, [r7, #15]
 8004d40:	2b40      	cmp	r3, #64	; 0x40
 8004d42:	d90b      	bls.n	8004d5c <OneWire_Search+0x15e>
			// search successful so set LastDiscrepancy,LastDeviceFlag,search_result
			OneWireStruct->LastDiscrepancy = last_zero;
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	7bba      	ldrb	r2, [r7, #14]
 8004d48:	719a      	strb	r2, [r3, #6]

			// check for last device
			if (OneWireStruct->LastDiscrepancy == 0) {
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	799b      	ldrb	r3, [r3, #6]
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d102      	bne.n	8004d58 <OneWire_Search+0x15a>
				OneWireStruct->LastDeviceFlag = 1;
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	2201      	movs	r2, #1
 8004d56:	721a      	strb	r2, [r3, #8]
			}

			search_result = 1;
 8004d58:	2301      	movs	r3, #1
 8004d5a:	733b      	strb	r3, [r7, #12]
		}
	}

	// if no device found then reset counters so next 'search' will be like a first
	if (!search_result || !OneWireStruct->ROM_NO[0]) {
 8004d5c:	7b3b      	ldrb	r3, [r7, #12]
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d003      	beq.n	8004d6a <OneWire_Search+0x16c>
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	7a5b      	ldrb	r3, [r3, #9]
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d10a      	bne.n	8004d80 <OneWire_Search+0x182>
		OneWireStruct->LastDiscrepancy = 0;
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	719a      	strb	r2, [r3, #6]
		OneWireStruct->LastDeviceFlag = 0;
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	2200      	movs	r2, #0
 8004d74:	721a      	strb	r2, [r3, #8]
		OneWireStruct->LastFamilyDiscrepancy = 0;
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	2200      	movs	r2, #0
 8004d7a:	71da      	strb	r2, [r3, #7]
		search_result = 0;
 8004d7c:	2300      	movs	r3, #0
 8004d7e:	733b      	strb	r3, [r7, #12]
	}

	return search_result;
 8004d80:	7b3b      	ldrb	r3, [r7, #12]
}
 8004d82:	4618      	mov	r0, r3
 8004d84:	3710      	adds	r7, #16
 8004d86:	46bd      	mov	sp, r7
 8004d88:	bd80      	pop	{r7, pc}

08004d8a <OneWire_SelectWithPointer>:
	for (i = 0; i < 8; i++) {
		OneWire_WriteByte(OneWireStruct, *(addr + i));
	}
}

void OneWire_SelectWithPointer(OneWire_t* OneWireStruct, uint8_t *ROM) {
 8004d8a:	b580      	push	{r7, lr}
 8004d8c:	b084      	sub	sp, #16
 8004d8e:	af00      	add	r7, sp, #0
 8004d90:	6078      	str	r0, [r7, #4]
 8004d92:	6039      	str	r1, [r7, #0]
	uint8_t i;
	OneWire_WriteByte(OneWireStruct, ONEWIRE_CMD_MATCHROM);
 8004d94:	2155      	movs	r1, #85	; 0x55
 8004d96:	6878      	ldr	r0, [r7, #4]
 8004d98:	f7ff fec2 	bl	8004b20 <OneWire_WriteByte>

	for (i = 0; i < 8; i++) {
 8004d9c:	2300      	movs	r3, #0
 8004d9e:	73fb      	strb	r3, [r7, #15]
 8004da0:	e00a      	b.n	8004db8 <OneWire_SelectWithPointer+0x2e>
		OneWire_WriteByte(OneWireStruct, *(ROM + i));
 8004da2:	7bfb      	ldrb	r3, [r7, #15]
 8004da4:	683a      	ldr	r2, [r7, #0]
 8004da6:	4413      	add	r3, r2
 8004da8:	781b      	ldrb	r3, [r3, #0]
 8004daa:	4619      	mov	r1, r3
 8004dac:	6878      	ldr	r0, [r7, #4]
 8004dae:	f7ff feb7 	bl	8004b20 <OneWire_WriteByte>
	for (i = 0; i < 8; i++) {
 8004db2:	7bfb      	ldrb	r3, [r7, #15]
 8004db4:	3301      	adds	r3, #1
 8004db6:	73fb      	strb	r3, [r7, #15]
 8004db8:	7bfb      	ldrb	r3, [r7, #15]
 8004dba:	2b07      	cmp	r3, #7
 8004dbc:	d9f1      	bls.n	8004da2 <OneWire_SelectWithPointer+0x18>
	}
}
 8004dbe:	bf00      	nop
 8004dc0:	bf00      	nop
 8004dc2:	3710      	adds	r7, #16
 8004dc4:	46bd      	mov	sp, r7
 8004dc6:	bd80      	pop	{r7, pc}

08004dc8 <OneWire_GetFullROM>:

void OneWire_GetFullROM(OneWire_t* OneWireStruct, uint8_t *firstIndex) {
 8004dc8:	b480      	push	{r7}
 8004dca:	b085      	sub	sp, #20
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	6078      	str	r0, [r7, #4]
 8004dd0:	6039      	str	r1, [r7, #0]
	uint8_t i;
	for (i = 0; i < 8; i++) {
 8004dd2:	2300      	movs	r3, #0
 8004dd4:	73fb      	strb	r3, [r7, #15]
 8004dd6:	e00a      	b.n	8004dee <OneWire_GetFullROM+0x26>
		*(firstIndex + i) = OneWireStruct->ROM_NO[i];
 8004dd8:	7bfa      	ldrb	r2, [r7, #15]
 8004dda:	7bfb      	ldrb	r3, [r7, #15]
 8004ddc:	6839      	ldr	r1, [r7, #0]
 8004dde:	440b      	add	r3, r1
 8004de0:	6879      	ldr	r1, [r7, #4]
 8004de2:	440a      	add	r2, r1
 8004de4:	7a52      	ldrb	r2, [r2, #9]
 8004de6:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < 8; i++) {
 8004de8:	7bfb      	ldrb	r3, [r7, #15]
 8004dea:	3301      	adds	r3, #1
 8004dec:	73fb      	strb	r3, [r7, #15]
 8004dee:	7bfb      	ldrb	r3, [r7, #15]
 8004df0:	2b07      	cmp	r3, #7
 8004df2:	d9f1      	bls.n	8004dd8 <OneWire_GetFullROM+0x10>
	}
}
 8004df4:	bf00      	nop
 8004df6:	bf00      	nop
 8004df8:	3714      	adds	r7, #20
 8004dfa:	46bd      	mov	sp, r7
 8004dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e00:	4770      	bx	lr

08004e02 <OneWire_CRC8>:

uint8_t OneWire_CRC8(uint8_t *addr, uint8_t len) {
 8004e02:	b480      	push	{r7}
 8004e04:	b085      	sub	sp, #20
 8004e06:	af00      	add	r7, sp, #0
 8004e08:	6078      	str	r0, [r7, #4]
 8004e0a:	460b      	mov	r3, r1
 8004e0c:	70fb      	strb	r3, [r7, #3]
	uint8_t crc = 0, inbyte, i, mix;
 8004e0e:	2300      	movs	r3, #0
 8004e10:	73fb      	strb	r3, [r7, #15]

	while (len--) {
 8004e12:	e022      	b.n	8004e5a <OneWire_CRC8+0x58>
		inbyte = *addr++;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	1c5a      	adds	r2, r3, #1
 8004e18:	607a      	str	r2, [r7, #4]
 8004e1a:	781b      	ldrb	r3, [r3, #0]
 8004e1c:	73bb      	strb	r3, [r7, #14]
		for (i = 8; i; i--) {
 8004e1e:	2308      	movs	r3, #8
 8004e20:	737b      	strb	r3, [r7, #13]
 8004e22:	e017      	b.n	8004e54 <OneWire_CRC8+0x52>
			mix = (crc ^ inbyte) & 0x01;
 8004e24:	7bfa      	ldrb	r2, [r7, #15]
 8004e26:	7bbb      	ldrb	r3, [r7, #14]
 8004e28:	4053      	eors	r3, r2
 8004e2a:	b2db      	uxtb	r3, r3
 8004e2c:	f003 0301 	and.w	r3, r3, #1
 8004e30:	733b      	strb	r3, [r7, #12]
			crc >>= 1;
 8004e32:	7bfb      	ldrb	r3, [r7, #15]
 8004e34:	085b      	lsrs	r3, r3, #1
 8004e36:	73fb      	strb	r3, [r7, #15]
			if (mix) {
 8004e38:	7b3b      	ldrb	r3, [r7, #12]
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d004      	beq.n	8004e48 <OneWire_CRC8+0x46>
				crc ^= 0x8C;
 8004e3e:	7bfb      	ldrb	r3, [r7, #15]
 8004e40:	f083 0373 	eor.w	r3, r3, #115	; 0x73
 8004e44:	43db      	mvns	r3, r3
 8004e46:	73fb      	strb	r3, [r7, #15]
			}
			inbyte >>= 1;
 8004e48:	7bbb      	ldrb	r3, [r7, #14]
 8004e4a:	085b      	lsrs	r3, r3, #1
 8004e4c:	73bb      	strb	r3, [r7, #14]
		for (i = 8; i; i--) {
 8004e4e:	7b7b      	ldrb	r3, [r7, #13]
 8004e50:	3b01      	subs	r3, #1
 8004e52:	737b      	strb	r3, [r7, #13]
 8004e54:	7b7b      	ldrb	r3, [r7, #13]
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d1e4      	bne.n	8004e24 <OneWire_CRC8+0x22>
	while (len--) {
 8004e5a:	78fb      	ldrb	r3, [r7, #3]
 8004e5c:	1e5a      	subs	r2, r3, #1
 8004e5e:	70fa      	strb	r2, [r7, #3]
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d1d7      	bne.n	8004e14 <OneWire_CRC8+0x12>
		}
	}

	/* Return calculated CRC */
	return crc;
 8004e64:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e66:	4618      	mov	r0, r3
 8004e68:	3714      	adds	r7, #20
 8004e6a:	46bd      	mov	sp, r7
 8004e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e70:	4770      	bx	lr
	...

08004e74 <sdInit>:
static void cliSd(cli_args_t *args);
#endif


bool sdInit(void)
{
 8004e74:	b580      	push	{r7, lr}
 8004e76:	b082      	sub	sp, #8
 8004e78:	af00      	add	r7, sp, #0
  bool ret = false;
 8004e7a:	2300      	movs	r3, #0
 8004e7c:	71fb      	strb	r3, [r7, #7]


  hsd.Instance            = SDIO;
 8004e7e:	4b1d      	ldr	r3, [pc, #116]	; (8004ef4 <sdInit+0x80>)
 8004e80:	4a1d      	ldr	r2, [pc, #116]	; (8004ef8 <sdInit+0x84>)
 8004e82:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge      = SDIO_CLOCK_EDGE_RISING;
 8004e84:	4b1b      	ldr	r3, [pc, #108]	; (8004ef4 <sdInit+0x80>)
 8004e86:	2200      	movs	r2, #0
 8004e88:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass    = SDIO_CLOCK_BYPASS_DISABLE;
 8004e8a:	4b1a      	ldr	r3, [pc, #104]	; (8004ef4 <sdInit+0x80>)
 8004e8c:	2200      	movs	r2, #0
 8004e8e:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8004e90:	4b18      	ldr	r3, [pc, #96]	; (8004ef4 <sdInit+0x80>)
 8004e92:	2200      	movs	r2, #0
 8004e94:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide        = SDIO_BUS_WIDE_1B;
 8004e96:	4b17      	ldr	r3, [pc, #92]	; (8004ef4 <sdInit+0x80>)
 8004e98:	2200      	movs	r2, #0
 8004e9a:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8004e9c:	4b15      	ldr	r3, [pc, #84]	; (8004ef4 <sdInit+0x80>)
 8004e9e:	2200      	movs	r2, #0
 8004ea0:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv       = SDIO_TRANSFER_CLK_DIV;
 8004ea2:	4b14      	ldr	r3, [pc, #80]	; (8004ef4 <sdInit+0x80>)
 8004ea4:	2200      	movs	r2, #0
 8004ea6:	619a      	str	r2, [r3, #24]


  is_detected = false;
 8004ea8:	4b14      	ldr	r3, [pc, #80]	; (8004efc <sdInit+0x88>)
 8004eaa:	2200      	movs	r2, #0
 8004eac:	701a      	strb	r2, [r3, #0]
  if (true)//if (gpioPinRead(_PIN_GPIO_SDCARD_DETECT) == true)
  {
    is_detected = true;
 8004eae:	4b13      	ldr	r3, [pc, #76]	; (8004efc <sdInit+0x88>)
 8004eb0:	2201      	movs	r2, #1
 8004eb2:	701a      	strb	r2, [r3, #0]
  }

  if (is_detected == true)
 8004eb4:	4b11      	ldr	r3, [pc, #68]	; (8004efc <sdInit+0x88>)
 8004eb6:	781b      	ldrb	r3, [r3, #0]
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d00f      	beq.n	8004edc <sdInit+0x68>
  {
    if (HAL_SD_Init(&hsd) == HAL_OK)
 8004ebc:	480d      	ldr	r0, [pc, #52]	; (8004ef4 <sdInit+0x80>)
 8004ebe:	f008 ff91 	bl	800dde4 <HAL_SD_Init>
 8004ec2:	4603      	mov	r3, r0
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d109      	bne.n	8004edc <sdInit+0x68>
    {
      if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) == HAL_OK)
 8004ec8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004ecc:	4809      	ldr	r0, [pc, #36]	; (8004ef4 <sdInit+0x80>)
 8004ece:	f009 fd5d 	bl	800e98c <HAL_SD_ConfigWideBusOperation>
 8004ed2:	4603      	mov	r3, r0
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d101      	bne.n	8004edc <sdInit+0x68>
      {
        ret = true;
 8004ed8:	2301      	movs	r3, #1
 8004eda:	71fb      	strb	r3, [r7, #7]
      }
    }
  }

  is_init = ret;
 8004edc:	4a08      	ldr	r2, [pc, #32]	; (8004f00 <sdInit+0x8c>)
 8004ede:	79fb      	ldrb	r3, [r7, #7]
 8004ee0:	7013      	strb	r3, [r2, #0]


#ifdef _USE_HW_CLI
  cliAdd("sd", cliSd);
 8004ee2:	4908      	ldr	r1, [pc, #32]	; (8004f04 <sdInit+0x90>)
 8004ee4:	4808      	ldr	r0, [pc, #32]	; (8004f08 <sdInit+0x94>)
 8004ee6:	f7fd fc13 	bl	8002710 <cliAdd>
#endif

  return ret;
 8004eea:	79fb      	ldrb	r3, [r7, #7]
}
 8004eec:	4618      	mov	r0, r3
 8004eee:	3708      	adds	r7, #8
 8004ef0:	46bd      	mov	sp, r7
 8004ef2:	bd80      	pop	{r7, pc}
 8004ef4:	2000a9c8 	.word	0x2000a9c8
 8004ef8:	40012c00 	.word	0x40012c00
 8004efc:	2000a9c2 	.word	0x2000a9c2
 8004f00:	2000a9c1 	.word	0x2000a9c1
 8004f04:	080053f5 	.word	0x080053f5
 8004f08:	08017330 	.word	0x08017330

08004f0c <sdIsInit>:

  return ret;
}

bool sdIsInit(void)
{
 8004f0c:	b480      	push	{r7}
 8004f0e:	af00      	add	r7, sp, #0
  return is_init;
 8004f10:	4b03      	ldr	r3, [pc, #12]	; (8004f20 <sdIsInit+0x14>)
 8004f12:	781b      	ldrb	r3, [r3, #0]
}
 8004f14:	4618      	mov	r0, r3
 8004f16:	46bd      	mov	sp, r7
 8004f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f1c:	4770      	bx	lr
 8004f1e:	bf00      	nop
 8004f20:	2000a9c1 	.word	0x2000a9c1

08004f24 <sdIsDetected>:

bool sdIsDetected(void)
{
 8004f24:	b580      	push	{r7, lr}
 8004f26:	af00      	add	r7, sp, #0
  if (gpioPinRead(_PIN_GPIO_SDCARD_DETECT) == true)
 8004f28:	2000      	movs	r0, #0
 8004f2a:	f7fe fb95 	bl	8003658 <gpioPinRead>
 8004f2e:	4603      	mov	r3, r0
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d003      	beq.n	8004f3c <sdIsDetected+0x18>
  {
    is_detected = true;
 8004f34:	4b05      	ldr	r3, [pc, #20]	; (8004f4c <sdIsDetected+0x28>)
 8004f36:	2201      	movs	r2, #1
 8004f38:	701a      	strb	r2, [r3, #0]
 8004f3a:	e002      	b.n	8004f42 <sdIsDetected+0x1e>
  }
  else
  {
    is_detected = false;
 8004f3c:	4b03      	ldr	r3, [pc, #12]	; (8004f4c <sdIsDetected+0x28>)
 8004f3e:	2200      	movs	r2, #0
 8004f40:	701a      	strb	r2, [r3, #0]
  }

  return is_detected;
 8004f42:	4b02      	ldr	r3, [pc, #8]	; (8004f4c <sdIsDetected+0x28>)
 8004f44:	781b      	ldrb	r3, [r3, #0]
}
 8004f46:	4618      	mov	r0, r3
 8004f48:	bd80      	pop	{r7, pc}
 8004f4a:	bf00      	nop
 8004f4c:	2000a9c2 	.word	0x2000a9c2

08004f50 <sdGetInfo>:

bool sdGetInfo(sd_info_t *p_info)
{
 8004f50:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004f54:	b08c      	sub	sp, #48	; 0x30
 8004f56:	af00      	add	r7, sp, #0
 8004f58:	6078      	str	r0, [r7, #4]
  bool ret = false;
 8004f5a:	2300      	movs	r3, #0
 8004f5c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  sd_info_t *p_sd_info = (sd_info_t *)p_info;
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	62bb      	str	r3, [r7, #40]	; 0x28

  HAL_SD_CardInfoTypeDef card_info;


  if (is_init == true)
 8004f64:	4b24      	ldr	r3, [pc, #144]	; (8004ff8 <sdGetInfo+0xa8>)
 8004f66:	781b      	ldrb	r3, [r3, #0]
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d03d      	beq.n	8004fe8 <sdGetInfo+0x98>
  {
    HAL_SD_GetCardInfo(&hsd, &card_info);
 8004f6c:	f107 0308 	add.w	r3, r7, #8
 8004f70:	4619      	mov	r1, r3
 8004f72:	4822      	ldr	r0, [pc, #136]	; (8004ffc <sdGetInfo+0xac>)
 8004f74:	f009 fcde 	bl	800e934 <HAL_SD_GetCardInfo>

    p_sd_info->card_type          = card_info.CardType;
 8004f78:	68ba      	ldr	r2, [r7, #8]
 8004f7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f7c:	601a      	str	r2, [r3, #0]
    p_sd_info->card_version       = card_info.CardVersion;
 8004f7e:	68fa      	ldr	r2, [r7, #12]
 8004f80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f82:	605a      	str	r2, [r3, #4]
    p_sd_info->card_class         = card_info.Class;
 8004f84:	693a      	ldr	r2, [r7, #16]
 8004f86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f88:	609a      	str	r2, [r3, #8]
    p_sd_info->rel_card_Add       = card_info.RelCardAdd;
 8004f8a:	697a      	ldr	r2, [r7, #20]
 8004f8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f8e:	60da      	str	r2, [r3, #12]
    p_sd_info->block_numbers      = card_info.BlockNbr;
 8004f90:	69ba      	ldr	r2, [r7, #24]
 8004f92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f94:	611a      	str	r2, [r3, #16]
    p_sd_info->block_size         = card_info.BlockSize;
 8004f96:	69fa      	ldr	r2, [r7, #28]
 8004f98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f9a:	615a      	str	r2, [r3, #20]
    p_sd_info->log_block_numbers  = card_info.LogBlockNbr;
 8004f9c:	6a3a      	ldr	r2, [r7, #32]
 8004f9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fa0:	619a      	str	r2, [r3, #24]
    p_sd_info->log_block_size     = card_info.LogBlockSize;
 8004fa2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004fa4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fa6:	61da      	str	r2, [r3, #28]
    p_sd_info->card_size          =  (uint32_t)((uint64_t)p_sd_info->block_numbers * (uint64_t)p_sd_info->block_size / (uint64_t)1024 / (uint64_t)1024);
 8004fa8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004faa:	691b      	ldr	r3, [r3, #16]
 8004fac:	2200      	movs	r2, #0
 8004fae:	469a      	mov	sl, r3
 8004fb0:	4693      	mov	fp, r2
 8004fb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fb4:	695b      	ldr	r3, [r3, #20]
 8004fb6:	2200      	movs	r2, #0
 8004fb8:	4698      	mov	r8, r3
 8004fba:	4691      	mov	r9, r2
 8004fbc:	fb08 f20b 	mul.w	r2, r8, fp
 8004fc0:	fb0a f309 	mul.w	r3, sl, r9
 8004fc4:	4413      	add	r3, r2
 8004fc6:	fbaa 4508 	umull	r4, r5, sl, r8
 8004fca:	442b      	add	r3, r5
 8004fcc:	461d      	mov	r5, r3
 8004fce:	f04f 0200 	mov.w	r2, #0
 8004fd2:	f04f 0300 	mov.w	r3, #0
 8004fd6:	0d22      	lsrs	r2, r4, #20
 8004fd8:	ea42 3205 	orr.w	r2, r2, r5, lsl #12
 8004fdc:	0d2b      	lsrs	r3, r5, #20
 8004fde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fe0:	621a      	str	r2, [r3, #32]
    ret = true;
 8004fe2:	2301      	movs	r3, #1
 8004fe4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return ret;
 8004fe8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8004fec:	4618      	mov	r0, r3
 8004fee:	3730      	adds	r7, #48	; 0x30
 8004ff0:	46bd      	mov	sp, r7
 8004ff2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004ff6:	bf00      	nop
 8004ff8:	2000a9c1 	.word	0x2000a9c1
 8004ffc:	2000a9c8 	.word	0x2000a9c8

08005000 <sdIsBusy>:

bool sdIsBusy(void)
{
 8005000:	b580      	push	{r7, lr}
 8005002:	b082      	sub	sp, #8
 8005004:	af00      	add	r7, sp, #0
  bool is_busy;


  if (HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER )
 8005006:	4808      	ldr	r0, [pc, #32]	; (8005028 <sdIsBusy+0x28>)
 8005008:	f009 fd3c 	bl	800ea84 <HAL_SD_GetCardState>
 800500c:	4603      	mov	r3, r0
 800500e:	2b04      	cmp	r3, #4
 8005010:	d102      	bne.n	8005018 <sdIsBusy+0x18>
  {
    is_busy = false;
 8005012:	2300      	movs	r3, #0
 8005014:	71fb      	strb	r3, [r7, #7]
 8005016:	e001      	b.n	800501c <sdIsBusy+0x1c>
  }
  else
  {
    is_busy = true;
 8005018:	2301      	movs	r3, #1
 800501a:	71fb      	strb	r3, [r7, #7]
  }

  return is_busy;
 800501c:	79fb      	ldrb	r3, [r7, #7]
}
 800501e:	4618      	mov	r0, r3
 8005020:	3708      	adds	r7, #8
 8005022:	46bd      	mov	sp, r7
 8005024:	bd80      	pop	{r7, pc}
 8005026:	bf00      	nop
 8005028:	2000a9c8 	.word	0x2000a9c8

0800502c <sdIsReady>:

bool sdIsReady(uint32_t timeout)
{
 800502c:	b580      	push	{r7, lr}
 800502e:	b084      	sub	sp, #16
 8005030:	af00      	add	r7, sp, #0
 8005032:	6078      	str	r0, [r7, #4]
  uint32_t pre_time;

  pre_time = millis();
 8005034:	f7fc f95b 	bl	80012ee <millis>
 8005038:	60f8      	str	r0, [r7, #12]

  while(millis() - pre_time < timeout)
 800503a:	e009      	b.n	8005050 <sdIsReady+0x24>
  {
    if (sdIsBusy() == false)
 800503c:	f7ff ffe0 	bl	8005000 <sdIsBusy>
 8005040:	4603      	mov	r3, r0
 8005042:	f083 0301 	eor.w	r3, r3, #1
 8005046:	b2db      	uxtb	r3, r3
 8005048:	2b00      	cmp	r3, #0
 800504a:	d001      	beq.n	8005050 <sdIsReady+0x24>
    {
      return true;
 800504c:	2301      	movs	r3, #1
 800504e:	e008      	b.n	8005062 <sdIsReady+0x36>
  while(millis() - pre_time < timeout)
 8005050:	f7fc f94d 	bl	80012ee <millis>
 8005054:	4602      	mov	r2, r0
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	1ad3      	subs	r3, r2, r3
 800505a:	687a      	ldr	r2, [r7, #4]
 800505c:	429a      	cmp	r2, r3
 800505e:	d8ed      	bhi.n	800503c <sdIsReady+0x10>
    }
  }

  return false;
 8005060:	2300      	movs	r3, #0
}
 8005062:	4618      	mov	r0, r3
 8005064:	3710      	adds	r7, #16
 8005066:	46bd      	mov	sp, r7
 8005068:	bd80      	pop	{r7, pc}
	...

0800506c <sdReadBlocks>:

bool sdReadBlocks(uint32_t block_addr, uint8_t *p_data, uint32_t num_of_blocks, uint32_t timeout_ms)
{
 800506c:	b580      	push	{r7, lr}
 800506e:	b086      	sub	sp, #24
 8005070:	af00      	add	r7, sp, #0
 8005072:	60f8      	str	r0, [r7, #12]
 8005074:	60b9      	str	r1, [r7, #8]
 8005076:	607a      	str	r2, [r7, #4]
 8005078:	603b      	str	r3, [r7, #0]
  bool ret = false;
 800507a:	2300      	movs	r3, #0
 800507c:	75fb      	strb	r3, [r7, #23]
  uint32_t pre_time;


  is_rx_done = false;
 800507e:	4b1e      	ldr	r3, [pc, #120]	; (80050f8 <sdReadBlocks+0x8c>)
 8005080:	2200      	movs	r2, #0
 8005082:	701a      	strb	r2, [r3, #0]
  if(HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)p_data, block_addr, num_of_blocks) == HAL_OK)
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	68fa      	ldr	r2, [r7, #12]
 8005088:	68b9      	ldr	r1, [r7, #8]
 800508a:	481c      	ldr	r0, [pc, #112]	; (80050fc <sdReadBlocks+0x90>)
 800508c:	f008 ff3a 	bl	800df04 <HAL_SD_ReadBlocks_DMA>
 8005090:	4603      	mov	r3, r0
 8005092:	2b00      	cmp	r3, #0
 8005094:	d12a      	bne.n	80050ec <sdReadBlocks+0x80>
  {

    pre_time = millis();
 8005096:	f7fc f92a 	bl	80012ee <millis>
 800509a:	6138      	str	r0, [r7, #16]
    while(is_rx_done == false)
 800509c:	e007      	b.n	80050ae <sdReadBlocks+0x42>
    {
      if (millis()-pre_time >= timeout_ms)
 800509e:	f7fc f926 	bl	80012ee <millis>
 80050a2:	4602      	mov	r2, r0
 80050a4:	693b      	ldr	r3, [r7, #16]
 80050a6:	1ad3      	subs	r3, r2, r3
 80050a8:	683a      	ldr	r2, [r7, #0]
 80050aa:	429a      	cmp	r2, r3
 80050ac:	d908      	bls.n	80050c0 <sdReadBlocks+0x54>
    while(is_rx_done == false)
 80050ae:	4b12      	ldr	r3, [pc, #72]	; (80050f8 <sdReadBlocks+0x8c>)
 80050b0:	781b      	ldrb	r3, [r3, #0]
 80050b2:	b2db      	uxtb	r3, r3
 80050b4:	f083 0301 	eor.w	r3, r3, #1
 80050b8:	b2db      	uxtb	r3, r3
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d1ef      	bne.n	800509e <sdReadBlocks+0x32>
 80050be:	e00d      	b.n	80050dc <sdReadBlocks+0x70>
      {
        break;
 80050c0:	bf00      	nop
      }
    }
    while(sdIsBusy() == true)
 80050c2:	e00b      	b.n	80050dc <sdReadBlocks+0x70>
    {
      if (millis()-pre_time >= timeout_ms)
 80050c4:	f7fc f913 	bl	80012ee <millis>
 80050c8:	4602      	mov	r2, r0
 80050ca:	693b      	ldr	r3, [r7, #16]
 80050cc:	1ad3      	subs	r3, r2, r3
 80050ce:	683a      	ldr	r2, [r7, #0]
 80050d0:	429a      	cmp	r2, r3
 80050d2:	d803      	bhi.n	80050dc <sdReadBlocks+0x70>
      {
        is_rx_done = false;
 80050d4:	4b08      	ldr	r3, [pc, #32]	; (80050f8 <sdReadBlocks+0x8c>)
 80050d6:	2200      	movs	r2, #0
 80050d8:	701a      	strb	r2, [r3, #0]
        break;
 80050da:	e004      	b.n	80050e6 <sdReadBlocks+0x7a>
    while(sdIsBusy() == true)
 80050dc:	f7ff ff90 	bl	8005000 <sdIsBusy>
 80050e0:	4603      	mov	r3, r0
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d1ee      	bne.n	80050c4 <sdReadBlocks+0x58>
      }
    }
    ret = is_rx_done;
 80050e6:	4b04      	ldr	r3, [pc, #16]	; (80050f8 <sdReadBlocks+0x8c>)
 80050e8:	781b      	ldrb	r3, [r3, #0]
 80050ea:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 80050ec:	7dfb      	ldrb	r3, [r7, #23]
}
 80050ee:	4618      	mov	r0, r3
 80050f0:	3718      	adds	r7, #24
 80050f2:	46bd      	mov	sp, r7
 80050f4:	bd80      	pop	{r7, pc}
 80050f6:	bf00      	nop
 80050f8:	2000a9c3 	.word	0x2000a9c3
 80050fc:	2000a9c8 	.word	0x2000a9c8

08005100 <sdWriteBlocks>:

bool sdWriteBlocks(uint32_t block_addr, uint8_t *p_data, uint32_t num_of_blocks, uint32_t timeout_ms)
{
 8005100:	b580      	push	{r7, lr}
 8005102:	b086      	sub	sp, #24
 8005104:	af00      	add	r7, sp, #0
 8005106:	60f8      	str	r0, [r7, #12]
 8005108:	60b9      	str	r1, [r7, #8]
 800510a:	607a      	str	r2, [r7, #4]
 800510c:	603b      	str	r3, [r7, #0]
  bool ret = false;
 800510e:	2300      	movs	r3, #0
 8005110:	75fb      	strb	r3, [r7, #23]
  uint32_t pre_time;


  is_tx_done = false;
 8005112:	4b1f      	ldr	r3, [pc, #124]	; (8005190 <sdWriteBlocks+0x90>)
 8005114:	2200      	movs	r2, #0
 8005116:	701a      	strb	r2, [r3, #0]
  if(HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)p_data, block_addr, num_of_blocks) == HAL_OK)
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	68fa      	ldr	r2, [r7, #12]
 800511c:	68b9      	ldr	r1, [r7, #8]
 800511e:	481d      	ldr	r0, [pc, #116]	; (8005194 <sdWriteBlocks+0x94>)
 8005120:	f008 ffda 	bl	800e0d8 <HAL_SD_WriteBlocks_DMA>
 8005124:	4603      	mov	r3, r0
 8005126:	2b00      	cmp	r3, #0
 8005128:	d12d      	bne.n	8005186 <sdWriteBlocks+0x86>
  {
    pre_time = millis();
 800512a:	f7fc f8e0 	bl	80012ee <millis>
 800512e:	6138      	str	r0, [r7, #16]
    while(is_tx_done == false)
 8005130:	e007      	b.n	8005142 <sdWriteBlocks+0x42>
    {
      if (millis()-pre_time >= timeout_ms)
 8005132:	f7fc f8dc 	bl	80012ee <millis>
 8005136:	4602      	mov	r2, r0
 8005138:	693b      	ldr	r3, [r7, #16]
 800513a:	1ad3      	subs	r3, r2, r3
 800513c:	683a      	ldr	r2, [r7, #0]
 800513e:	429a      	cmp	r2, r3
 8005140:	d908      	bls.n	8005154 <sdWriteBlocks+0x54>
    while(is_tx_done == false)
 8005142:	4b13      	ldr	r3, [pc, #76]	; (8005190 <sdWriteBlocks+0x90>)
 8005144:	781b      	ldrb	r3, [r3, #0]
 8005146:	b2db      	uxtb	r3, r3
 8005148:	f083 0301 	eor.w	r3, r3, #1
 800514c:	b2db      	uxtb	r3, r3
 800514e:	2b00      	cmp	r3, #0
 8005150:	d1ef      	bne.n	8005132 <sdWriteBlocks+0x32>
 8005152:	e000      	b.n	8005156 <sdWriteBlocks+0x56>
      {
        break;
 8005154:	bf00      	nop
      }
    }
    pre_time = millis();
 8005156:	f7fc f8ca 	bl	80012ee <millis>
 800515a:	6138      	str	r0, [r7, #16]
    while(sdIsBusy() == true)
 800515c:	e00b      	b.n	8005176 <sdWriteBlocks+0x76>
    {
      if (millis()-pre_time >= timeout_ms)
 800515e:	f7fc f8c6 	bl	80012ee <millis>
 8005162:	4602      	mov	r2, r0
 8005164:	693b      	ldr	r3, [r7, #16]
 8005166:	1ad3      	subs	r3, r2, r3
 8005168:	683a      	ldr	r2, [r7, #0]
 800516a:	429a      	cmp	r2, r3
 800516c:	d803      	bhi.n	8005176 <sdWriteBlocks+0x76>
      {
        is_tx_done = false;
 800516e:	4b08      	ldr	r3, [pc, #32]	; (8005190 <sdWriteBlocks+0x90>)
 8005170:	2200      	movs	r2, #0
 8005172:	701a      	strb	r2, [r3, #0]
        break;
 8005174:	e004      	b.n	8005180 <sdWriteBlocks+0x80>
    while(sdIsBusy() == true)
 8005176:	f7ff ff43 	bl	8005000 <sdIsBusy>
 800517a:	4603      	mov	r3, r0
 800517c:	2b00      	cmp	r3, #0
 800517e:	d1ee      	bne.n	800515e <sdWriteBlocks+0x5e>
      }
    }
    ret = is_tx_done;
 8005180:	4b03      	ldr	r3, [pc, #12]	; (8005190 <sdWriteBlocks+0x90>)
 8005182:	781b      	ldrb	r3, [r3, #0]
 8005184:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8005186:	7dfb      	ldrb	r3, [r7, #23]
}
 8005188:	4618      	mov	r0, r3
 800518a:	3718      	adds	r7, #24
 800518c:	46bd      	mov	sp, r7
 800518e:	bd80      	pop	{r7, pc}
 8005190:	2000a9c4 	.word	0x2000a9c4
 8005194:	2000a9c8 	.word	0x2000a9c8

08005198 <HAL_SD_RxCpltCallback>:




void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 8005198:	b480      	push	{r7}
 800519a:	b083      	sub	sp, #12
 800519c:	af00      	add	r7, sp, #0
 800519e:	6078      	str	r0, [r7, #4]
  is_rx_done = true;
 80051a0:	4b04      	ldr	r3, [pc, #16]	; (80051b4 <HAL_SD_RxCpltCallback+0x1c>)
 80051a2:	2201      	movs	r2, #1
 80051a4:	701a      	strb	r2, [r3, #0]
}
 80051a6:	bf00      	nop
 80051a8:	370c      	adds	r7, #12
 80051aa:	46bd      	mov	sp, r7
 80051ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b0:	4770      	bx	lr
 80051b2:	bf00      	nop
 80051b4:	2000a9c3 	.word	0x2000a9c3

080051b8 <HAL_SD_TxCpltCallback>:

void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 80051b8:	b480      	push	{r7}
 80051ba:	b083      	sub	sp, #12
 80051bc:	af00      	add	r7, sp, #0
 80051be:	6078      	str	r0, [r7, #4]
  is_tx_done = true;
 80051c0:	4b04      	ldr	r3, [pc, #16]	; (80051d4 <HAL_SD_TxCpltCallback+0x1c>)
 80051c2:	2201      	movs	r2, #1
 80051c4:	701a      	strb	r2, [r3, #0]
}
 80051c6:	bf00      	nop
 80051c8:	370c      	adds	r7, #12
 80051ca:	46bd      	mov	sp, r7
 80051cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d0:	4770      	bx	lr
 80051d2:	bf00      	nop
 80051d4:	2000a9c4 	.word	0x2000a9c4

080051d8 <HAL_SD_MspInit>:

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 80051d8:	b580      	push	{r7, lr}
 80051da:	b08c      	sub	sp, #48	; 0x30
 80051dc:	af00      	add	r7, sp, #0
 80051de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80051e0:	f107 031c 	add.w	r3, r7, #28
 80051e4:	2200      	movs	r2, #0
 80051e6:	601a      	str	r2, [r3, #0]
 80051e8:	605a      	str	r2, [r3, #4]
 80051ea:	609a      	str	r2, [r3, #8]
 80051ec:	60da      	str	r2, [r3, #12]
 80051ee:	611a      	str	r2, [r3, #16]
  if(sdHandle->Instance==SDIO)
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	4a77      	ldr	r2, [pc, #476]	; (80053d4 <HAL_SD_MspInit+0x1fc>)
 80051f6:	4293      	cmp	r3, r2
 80051f8:	f040 80e8 	bne.w	80053cc <HAL_SD_MspInit+0x1f4>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */
    __HAL_RCC_DMA2_CLK_ENABLE();
 80051fc:	2300      	movs	r3, #0
 80051fe:	61bb      	str	r3, [r7, #24]
 8005200:	4b75      	ldr	r3, [pc, #468]	; (80053d8 <HAL_SD_MspInit+0x200>)
 8005202:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005204:	4a74      	ldr	r2, [pc, #464]	; (80053d8 <HAL_SD_MspInit+0x200>)
 8005206:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800520a:	6313      	str	r3, [r2, #48]	; 0x30
 800520c:	4b72      	ldr	r3, [pc, #456]	; (80053d8 <HAL_SD_MspInit+0x200>)
 800520e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005210:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005214:	61bb      	str	r3, [r7, #24]
 8005216:	69bb      	ldr	r3, [r7, #24]
  /* USER CODE END SDIO_MspInit 0 */
    /* SDIO clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8005218:	2300      	movs	r3, #0
 800521a:	617b      	str	r3, [r7, #20]
 800521c:	4b6e      	ldr	r3, [pc, #440]	; (80053d8 <HAL_SD_MspInit+0x200>)
 800521e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005220:	4a6d      	ldr	r2, [pc, #436]	; (80053d8 <HAL_SD_MspInit+0x200>)
 8005222:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005226:	6453      	str	r3, [r2, #68]	; 0x44
 8005228:	4b6b      	ldr	r3, [pc, #428]	; (80053d8 <HAL_SD_MspInit+0x200>)
 800522a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800522c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005230:	617b      	str	r3, [r7, #20]
 8005232:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005234:	2300      	movs	r3, #0
 8005236:	613b      	str	r3, [r7, #16]
 8005238:	4b67      	ldr	r3, [pc, #412]	; (80053d8 <HAL_SD_MspInit+0x200>)
 800523a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800523c:	4a66      	ldr	r2, [pc, #408]	; (80053d8 <HAL_SD_MspInit+0x200>)
 800523e:	f043 0301 	orr.w	r3, r3, #1
 8005242:	6313      	str	r3, [r2, #48]	; 0x30
 8005244:	4b64      	ldr	r3, [pc, #400]	; (80053d8 <HAL_SD_MspInit+0x200>)
 8005246:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005248:	f003 0301 	and.w	r3, r3, #1
 800524c:	613b      	str	r3, [r7, #16]
 800524e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005250:	2300      	movs	r3, #0
 8005252:	60fb      	str	r3, [r7, #12]
 8005254:	4b60      	ldr	r3, [pc, #384]	; (80053d8 <HAL_SD_MspInit+0x200>)
 8005256:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005258:	4a5f      	ldr	r2, [pc, #380]	; (80053d8 <HAL_SD_MspInit+0x200>)
 800525a:	f043 0302 	orr.w	r3, r3, #2
 800525e:	6313      	str	r3, [r2, #48]	; 0x30
 8005260:	4b5d      	ldr	r3, [pc, #372]	; (80053d8 <HAL_SD_MspInit+0x200>)
 8005262:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005264:	f003 0302 	and.w	r3, r3, #2
 8005268:	60fb      	str	r3, [r7, #12]
 800526a:	68fb      	ldr	r3, [r7, #12]
    PA8     ------> SDIO_D1
    PA9     ------> SDIO_D2
    PB5     ------> SDIO_D3
    PB7     ------> SDIO_D0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_8|GPIO_PIN_9;
 800526c:	f44f 7350 	mov.w	r3, #832	; 0x340
 8005270:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005272:	2302      	movs	r3, #2
 8005274:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005276:	2300      	movs	r3, #0
 8005278:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 800527a:	2301      	movs	r3, #1
 800527c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800527e:	230c      	movs	r3, #12
 8005280:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005282:	f107 031c 	add.w	r3, r7, #28
 8005286:	4619      	mov	r1, r3
 8005288:	4854      	ldr	r0, [pc, #336]	; (80053dc <HAL_SD_MspInit+0x204>)
 800528a:	f007 fea9 	bl	800cfe0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_5|GPIO_PIN_7;
 800528e:	f248 03a0 	movw	r3, #32928	; 0x80a0
 8005292:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005294:	2302      	movs	r3, #2
 8005296:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005298:	2300      	movs	r3, #0
 800529a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 800529c:	2301      	movs	r3, #1
 800529e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 80052a0:	230c      	movs	r3, #12
 80052a2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80052a4:	f107 031c 	add.w	r3, r7, #28
 80052a8:	4619      	mov	r1, r3
 80052aa:	484d      	ldr	r0, [pc, #308]	; (80053e0 <HAL_SD_MspInit+0x208>)
 80052ac:	f007 fe98 	bl	800cfe0 <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream6;
 80052b0:	4b4c      	ldr	r3, [pc, #304]	; (80053e4 <HAL_SD_MspInit+0x20c>)
 80052b2:	4a4d      	ldr	r2, [pc, #308]	; (80053e8 <HAL_SD_MspInit+0x210>)
 80052b4:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 80052b6:	4b4b      	ldr	r3, [pc, #300]	; (80053e4 <HAL_SD_MspInit+0x20c>)
 80052b8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80052bc:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80052be:	4b49      	ldr	r3, [pc, #292]	; (80053e4 <HAL_SD_MspInit+0x20c>)
 80052c0:	2200      	movs	r2, #0
 80052c2:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80052c4:	4b47      	ldr	r3, [pc, #284]	; (80053e4 <HAL_SD_MspInit+0x20c>)
 80052c6:	2200      	movs	r2, #0
 80052c8:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 80052ca:	4b46      	ldr	r3, [pc, #280]	; (80053e4 <HAL_SD_MspInit+0x20c>)
 80052cc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80052d0:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80052d2:	4b44      	ldr	r3, [pc, #272]	; (80053e4 <HAL_SD_MspInit+0x20c>)
 80052d4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80052d8:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80052da:	4b42      	ldr	r3, [pc, #264]	; (80053e4 <HAL_SD_MspInit+0x20c>)
 80052dc:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80052e0:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 80052e2:	4b40      	ldr	r3, [pc, #256]	; (80053e4 <HAL_SD_MspInit+0x20c>)
 80052e4:	2220      	movs	r2, #32
 80052e6:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 80052e8:	4b3e      	ldr	r3, [pc, #248]	; (80053e4 <HAL_SD_MspInit+0x20c>)
 80052ea:	2200      	movs	r2, #0
 80052ec:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80052ee:	4b3d      	ldr	r3, [pc, #244]	; (80053e4 <HAL_SD_MspInit+0x20c>)
 80052f0:	2204      	movs	r2, #4
 80052f2:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80052f4:	4b3b      	ldr	r3, [pc, #236]	; (80053e4 <HAL_SD_MspInit+0x20c>)
 80052f6:	2203      	movs	r2, #3
 80052f8:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 80052fa:	4b3a      	ldr	r3, [pc, #232]	; (80053e4 <HAL_SD_MspInit+0x20c>)
 80052fc:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8005300:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8005302:	4b38      	ldr	r3, [pc, #224]	; (80053e4 <HAL_SD_MspInit+0x20c>)
 8005304:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8005308:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 800530a:	4836      	ldr	r0, [pc, #216]	; (80053e4 <HAL_SD_MspInit+0x20c>)
 800530c:	f007 fa6c 	bl	800c7e8 <HAL_DMA_Init>
 8005310:	4603      	mov	r3, r0
 8005312:	2b00      	cmp	r3, #0
 8005314:	d001      	beq.n	800531a <HAL_SD_MspInit+0x142>
    {
      Error_Handler();
 8005316:	f7fc f859 	bl	80013cc <Error_Handler>
    }

    __HAL_LINKDMA(sdHandle,hdmarx,hdma_sdio_rx);
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	4a31      	ldr	r2, [pc, #196]	; (80053e4 <HAL_SD_MspInit+0x20c>)
 800531e:	641a      	str	r2, [r3, #64]	; 0x40
 8005320:	4a30      	ldr	r2, [pc, #192]	; (80053e4 <HAL_SD_MspInit+0x20c>)
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream3;
 8005326:	4b31      	ldr	r3, [pc, #196]	; (80053ec <HAL_SD_MspInit+0x214>)
 8005328:	4a31      	ldr	r2, [pc, #196]	; (80053f0 <HAL_SD_MspInit+0x218>)
 800532a:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 800532c:	4b2f      	ldr	r3, [pc, #188]	; (80053ec <HAL_SD_MspInit+0x214>)
 800532e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005332:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005334:	4b2d      	ldr	r3, [pc, #180]	; (80053ec <HAL_SD_MspInit+0x214>)
 8005336:	2240      	movs	r2, #64	; 0x40
 8005338:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800533a:	4b2c      	ldr	r3, [pc, #176]	; (80053ec <HAL_SD_MspInit+0x214>)
 800533c:	2200      	movs	r2, #0
 800533e:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005340:	4b2a      	ldr	r3, [pc, #168]	; (80053ec <HAL_SD_MspInit+0x214>)
 8005342:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005346:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8005348:	4b28      	ldr	r3, [pc, #160]	; (80053ec <HAL_SD_MspInit+0x214>)
 800534a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800534e:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8005350:	4b26      	ldr	r3, [pc, #152]	; (80053ec <HAL_SD_MspInit+0x214>)
 8005352:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8005356:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 8005358:	4b24      	ldr	r3, [pc, #144]	; (80053ec <HAL_SD_MspInit+0x214>)
 800535a:	2220      	movs	r2, #32
 800535c:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 800535e:	4b23      	ldr	r3, [pc, #140]	; (80053ec <HAL_SD_MspInit+0x214>)
 8005360:	2200      	movs	r2, #0
 8005362:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8005364:	4b21      	ldr	r3, [pc, #132]	; (80053ec <HAL_SD_MspInit+0x214>)
 8005366:	2204      	movs	r2, #4
 8005368:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 800536a:	4b20      	ldr	r3, [pc, #128]	; (80053ec <HAL_SD_MspInit+0x214>)
 800536c:	2203      	movs	r2, #3
 800536e:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 8005370:	4b1e      	ldr	r3, [pc, #120]	; (80053ec <HAL_SD_MspInit+0x214>)
 8005372:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8005376:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 8005378:	4b1c      	ldr	r3, [pc, #112]	; (80053ec <HAL_SD_MspInit+0x214>)
 800537a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800537e:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 8005380:	481a      	ldr	r0, [pc, #104]	; (80053ec <HAL_SD_MspInit+0x214>)
 8005382:	f007 fa31 	bl	800c7e8 <HAL_DMA_Init>
 8005386:	4603      	mov	r3, r0
 8005388:	2b00      	cmp	r3, #0
 800538a:	d001      	beq.n	8005390 <HAL_SD_MspInit+0x1b8>
    {
      Error_Handler();
 800538c:	f7fc f81e 	bl	80013cc <Error_Handler>
    }

    __HAL_LINKDMA(sdHandle,hdmatx,hdma_sdio_tx);
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	4a16      	ldr	r2, [pc, #88]	; (80053ec <HAL_SD_MspInit+0x214>)
 8005394:	63da      	str	r2, [r3, #60]	; 0x3c
 8005396:	4a15      	ldr	r2, [pc, #84]	; (80053ec <HAL_SD_MspInit+0x214>)
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 3, 0);
 800539c:	2200      	movs	r2, #0
 800539e:	2103      	movs	r1, #3
 80053a0:	2031      	movs	r0, #49	; 0x31
 80053a2:	f007 f9dc 	bl	800c75e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 80053a6:	2031      	movs	r0, #49	; 0x31
 80053a8:	f007 f9f5 	bl	800c796 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

    /* DMA interrupt init */
    /* DMA2_Stream3_IRQn interrupt configuration */
    HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 3, 0);
 80053ac:	2200      	movs	r2, #0
 80053ae:	2103      	movs	r1, #3
 80053b0:	203b      	movs	r0, #59	; 0x3b
 80053b2:	f007 f9d4 	bl	800c75e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 80053b6:	203b      	movs	r0, #59	; 0x3b
 80053b8:	f007 f9ed 	bl	800c796 <HAL_NVIC_EnableIRQ>
    /* DMA2_Stream6_IRQn interrupt configuration */
    HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 3, 0);
 80053bc:	2200      	movs	r2, #0
 80053be:	2103      	movs	r1, #3
 80053c0:	2045      	movs	r0, #69	; 0x45
 80053c2:	f007 f9cc 	bl	800c75e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 80053c6:	2045      	movs	r0, #69	; 0x45
 80053c8:	f007 f9e5 	bl	800c796 <HAL_NVIC_EnableIRQ>

  /* USER CODE END SDIO_MspInit 1 */
  }
}
 80053cc:	bf00      	nop
 80053ce:	3730      	adds	r7, #48	; 0x30
 80053d0:	46bd      	mov	sp, r7
 80053d2:	bd80      	pop	{r7, pc}
 80053d4:	40012c00 	.word	0x40012c00
 80053d8:	40023800 	.word	0x40023800
 80053dc:	40020000 	.word	0x40020000
 80053e0:	40020400 	.word	0x40020400
 80053e4:	2000aa4c 	.word	0x2000aa4c
 80053e8:	400264a0 	.word	0x400264a0
 80053ec:	2000aaac 	.word	0x2000aaac
 80053f0:	40026458 	.word	0x40026458

080053f4 <cliSd>:



#ifdef _USE_HW_CLI
void cliSd(cli_args_t *args)
{
 80053f4:	b590      	push	{r4, r7, lr}
 80053f6:	f5ad 7d07 	sub.w	sp, sp, #540	; 0x21c
 80053fa:	af00      	add	r7, sp, #0
 80053fc:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8005400:	f5a3 7305 	sub.w	r3, r3, #532	; 0x214
 8005404:	6018      	str	r0, [r3, #0]
  bool ret = false;
 8005406:	2300      	movs	r3, #0
 8005408:	f887 3217 	strb.w	r3, [r7, #535]	; 0x217


  if (args->argc == 1 && args->isStr(0, "info") == true)
 800540c:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8005410:	f5a3 7305 	sub.w	r3, r3, #532	; 0x214
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	881b      	ldrh	r3, [r3, #0]
 8005418:	2b01      	cmp	r3, #1
 800541a:	f040 8094 	bne.w	8005546 <cliSd+0x152>
 800541e:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8005422:	f5a3 7305 	sub.w	r3, r3, #532	; 0x214
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	695b      	ldr	r3, [r3, #20]
 800542a:	4979      	ldr	r1, [pc, #484]	; (8005610 <cliSd+0x21c>)
 800542c:	2000      	movs	r0, #0
 800542e:	4798      	blx	r3
 8005430:	4603      	mov	r3, r0
 8005432:	2b00      	cmp	r3, #0
 8005434:	f000 8087 	beq.w	8005546 <cliSd+0x152>
  {
    sd_info_t sd_info;

    cliPrintf("sd init      : %d\n", is_init);
 8005438:	4b76      	ldr	r3, [pc, #472]	; (8005614 <cliSd+0x220>)
 800543a:	781b      	ldrb	r3, [r3, #0]
 800543c:	4619      	mov	r1, r3
 800543e:	4876      	ldr	r0, [pc, #472]	; (8005618 <cliSd+0x224>)
 8005440:	f7fd f856 	bl	80024f0 <cliPrintf>
    cliPrintf("sd connected : %d\n", is_detected);
 8005444:	4b75      	ldr	r3, [pc, #468]	; (800561c <cliSd+0x228>)
 8005446:	781b      	ldrb	r3, [r3, #0]
 8005448:	4619      	mov	r1, r3
 800544a:	4875      	ldr	r0, [pc, #468]	; (8005620 <cliSd+0x22c>)
 800544c:	f7fd f850 	bl	80024f0 <cliPrintf>

    if (is_init == true)
 8005450:	4b70      	ldr	r3, [pc, #448]	; (8005614 <cliSd+0x220>)
 8005452:	781b      	ldrb	r3, [r3, #0]
 8005454:	2b00      	cmp	r3, #0
 8005456:	d073      	beq.n	8005540 <cliSd+0x14c>
    {
      if (sdGetInfo(&sd_info) == true)
 8005458:	f107 030c 	add.w	r3, r7, #12
 800545c:	4618      	mov	r0, r3
 800545e:	f7ff fd77 	bl	8004f50 <sdGetInfo>
 8005462:	4603      	mov	r3, r0
 8005464:	2b00      	cmp	r3, #0
 8005466:	d06b      	beq.n	8005540 <cliSd+0x14c>
      {
        cliPrintf("   card_type            : %d\n", sd_info.card_type);
 8005468:	f507 7306 	add.w	r3, r7, #536	; 0x218
 800546c:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	4619      	mov	r1, r3
 8005474:	486b      	ldr	r0, [pc, #428]	; (8005624 <cliSd+0x230>)
 8005476:	f7fd f83b 	bl	80024f0 <cliPrintf>
        cliPrintf("   card_version         : %d\n", sd_info.card_version);
 800547a:	f507 7306 	add.w	r3, r7, #536	; 0x218
 800547e:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 8005482:	685b      	ldr	r3, [r3, #4]
 8005484:	4619      	mov	r1, r3
 8005486:	4868      	ldr	r0, [pc, #416]	; (8005628 <cliSd+0x234>)
 8005488:	f7fd f832 	bl	80024f0 <cliPrintf>
        cliPrintf("   card_class           : %d\n", sd_info.card_class);
 800548c:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8005490:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 8005494:	689b      	ldr	r3, [r3, #8]
 8005496:	4619      	mov	r1, r3
 8005498:	4864      	ldr	r0, [pc, #400]	; (800562c <cliSd+0x238>)
 800549a:	f7fd f829 	bl	80024f0 <cliPrintf>
        cliPrintf("   rel_card_Add         : %d\n", sd_info.rel_card_Add);
 800549e:	f507 7306 	add.w	r3, r7, #536	; 0x218
 80054a2:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 80054a6:	68db      	ldr	r3, [r3, #12]
 80054a8:	4619      	mov	r1, r3
 80054aa:	4861      	ldr	r0, [pc, #388]	; (8005630 <cliSd+0x23c>)
 80054ac:	f7fd f820 	bl	80024f0 <cliPrintf>
        cliPrintf("   block_numbers        : %d\n", sd_info.block_numbers);
 80054b0:	f507 7306 	add.w	r3, r7, #536	; 0x218
 80054b4:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 80054b8:	691b      	ldr	r3, [r3, #16]
 80054ba:	4619      	mov	r1, r3
 80054bc:	485d      	ldr	r0, [pc, #372]	; (8005634 <cliSd+0x240>)
 80054be:	f7fd f817 	bl	80024f0 <cliPrintf>
        cliPrintf("   block_size           : %d\n", sd_info.block_size);
 80054c2:	f507 7306 	add.w	r3, r7, #536	; 0x218
 80054c6:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 80054ca:	695b      	ldr	r3, [r3, #20]
 80054cc:	4619      	mov	r1, r3
 80054ce:	485a      	ldr	r0, [pc, #360]	; (8005638 <cliSd+0x244>)
 80054d0:	f7fd f80e 	bl	80024f0 <cliPrintf>
        cliPrintf("   log_block_numbers    : %d\n", sd_info.log_block_numbers);
 80054d4:	f507 7306 	add.w	r3, r7, #536	; 0x218
 80054d8:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 80054dc:	699b      	ldr	r3, [r3, #24]
 80054de:	4619      	mov	r1, r3
 80054e0:	4856      	ldr	r0, [pc, #344]	; (800563c <cliSd+0x248>)
 80054e2:	f7fd f805 	bl	80024f0 <cliPrintf>
        cliPrintf("   log_block_size       : %d\n", sd_info.log_block_size);
 80054e6:	f507 7306 	add.w	r3, r7, #536	; 0x218
 80054ea:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 80054ee:	69db      	ldr	r3, [r3, #28]
 80054f0:	4619      	mov	r1, r3
 80054f2:	4853      	ldr	r0, [pc, #332]	; (8005640 <cliSd+0x24c>)
 80054f4:	f7fc fffc 	bl	80024f0 <cliPrintf>
        cliPrintf("   card_size            : %d MB, %d.%d GB\n", sd_info.card_size, sd_info.card_size/1024, ((sd_info.card_size * 10)/1024) % 10);
 80054f8:	f507 7306 	add.w	r3, r7, #536	; 0x218
 80054fc:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 8005500:	6a18      	ldr	r0, [r3, #32]
 8005502:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8005506:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 800550a:	6a1b      	ldr	r3, [r3, #32]
 800550c:	0a9c      	lsrs	r4, r3, #10
 800550e:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8005512:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 8005516:	6a1a      	ldr	r2, [r3, #32]
 8005518:	4613      	mov	r3, r2
 800551a:	009b      	lsls	r3, r3, #2
 800551c:	4413      	add	r3, r2
 800551e:	005b      	lsls	r3, r3, #1
 8005520:	0a99      	lsrs	r1, r3, #10
 8005522:	4b48      	ldr	r3, [pc, #288]	; (8005644 <cliSd+0x250>)
 8005524:	fba3 2301 	umull	r2, r3, r3, r1
 8005528:	08da      	lsrs	r2, r3, #3
 800552a:	4613      	mov	r3, r2
 800552c:	009b      	lsls	r3, r3, #2
 800552e:	4413      	add	r3, r2
 8005530:	005b      	lsls	r3, r3, #1
 8005532:	1aca      	subs	r2, r1, r3
 8005534:	4613      	mov	r3, r2
 8005536:	4622      	mov	r2, r4
 8005538:	4601      	mov	r1, r0
 800553a:	4843      	ldr	r0, [pc, #268]	; (8005648 <cliSd+0x254>)
 800553c:	f7fc ffd8 	bl	80024f0 <cliPrintf>
      }
    }
    ret = true;
 8005540:	2301      	movs	r3, #1
 8005542:	f887 3217 	strb.w	r3, [r7, #535]	; 0x217
  }

  if (args->argc == 2 && args->isStr(0, "read") == true)
 8005546:	f507 7306 	add.w	r3, r7, #536	; 0x218
 800554a:	f5a3 7305 	sub.w	r3, r3, #532	; 0x214
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	881b      	ldrh	r3, [r3, #0]
 8005552:	2b02      	cmp	r3, #2
 8005554:	d146      	bne.n	80055e4 <cliSd+0x1f0>
 8005556:	f507 7306 	add.w	r3, r7, #536	; 0x218
 800555a:	f5a3 7305 	sub.w	r3, r3, #532	; 0x214
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	695b      	ldr	r3, [r3, #20]
 8005562:	493a      	ldr	r1, [pc, #232]	; (800564c <cliSd+0x258>)
 8005564:	2000      	movs	r0, #0
 8005566:	4798      	blx	r3
 8005568:	4603      	mov	r3, r0
 800556a:	2b00      	cmp	r3, #0
 800556c:	d03a      	beq.n	80055e4 <cliSd+0x1f0>
  {
    uint32_t number;
    uint32_t buf[512/4];

    number = args->getData(1);
 800556e:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8005572:	f5a3 7305 	sub.w	r3, r3, #532	; 0x214
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	689b      	ldr	r3, [r3, #8]
 800557a:	2001      	movs	r0, #1
 800557c:	4798      	blx	r3
 800557e:	4603      	mov	r3, r0
 8005580:	f8c7 320c 	str.w	r3, [r7, #524]	; 0x20c

    if (sdReadBlocks(number, (uint8_t *)buf, 1, 100) == true)
 8005584:	f107 010c 	add.w	r1, r7, #12
 8005588:	2364      	movs	r3, #100	; 0x64
 800558a:	2201      	movs	r2, #1
 800558c:	f8d7 020c 	ldr.w	r0, [r7, #524]	; 0x20c
 8005590:	f7ff fd6c 	bl	800506c <sdReadBlocks>
 8005594:	4603      	mov	r3, r0
 8005596:	2b00      	cmp	r3, #0
 8005598:	d01e      	beq.n	80055d8 <cliSd+0x1e4>
    {
      for (int i=0; i<512/4; i++)
 800559a:	2300      	movs	r3, #0
 800559c:	f8c7 3210 	str.w	r3, [r7, #528]	; 0x210
 80055a0:	e015      	b.n	80055ce <cliSd+0x1da>
      {
        cliPrintf("%d:%04d : 0x%08X\n", number, i*4, buf[i]);
 80055a2:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 80055a6:	0099      	lsls	r1, r3, #2
 80055a8:	f507 7306 	add.w	r3, r7, #536	; 0x218
 80055ac:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 80055b0:	f8d7 2210 	ldr.w	r2, [r7, #528]	; 0x210
 80055b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80055b8:	460a      	mov	r2, r1
 80055ba:	f8d7 120c 	ldr.w	r1, [r7, #524]	; 0x20c
 80055be:	4824      	ldr	r0, [pc, #144]	; (8005650 <cliSd+0x25c>)
 80055c0:	f7fc ff96 	bl	80024f0 <cliPrintf>
      for (int i=0; i<512/4; i++)
 80055c4:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 80055c8:	3301      	adds	r3, #1
 80055ca:	f8c7 3210 	str.w	r3, [r7, #528]	; 0x210
 80055ce:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 80055d2:	2b7f      	cmp	r3, #127	; 0x7f
 80055d4:	dde5      	ble.n	80055a2 <cliSd+0x1ae>
 80055d6:	e002      	b.n	80055de <cliSd+0x1ea>
      }
    }
    else
    {
      cliPrintf("sdRead Fail\n");
 80055d8:	481e      	ldr	r0, [pc, #120]	; (8005654 <cliSd+0x260>)
 80055da:	f7fc ff89 	bl	80024f0 <cliPrintf>
    }

    ret = true;
 80055de:	2301      	movs	r3, #1
 80055e0:	f887 3217 	strb.w	r3, [r7, #535]	; 0x217
  }

  if (ret != true)
 80055e4:	f897 3217 	ldrb.w	r3, [r7, #535]	; 0x217
 80055e8:	f083 0301 	eor.w	r3, r3, #1
 80055ec:	b2db      	uxtb	r3, r3
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d009      	beq.n	8005606 <cliSd+0x212>
  {
    cliPrintf("sd info\n");
 80055f2:	4819      	ldr	r0, [pc, #100]	; (8005658 <cliSd+0x264>)
 80055f4:	f7fc ff7c 	bl	80024f0 <cliPrintf>

    if (is_init == true)
 80055f8:	4b06      	ldr	r3, [pc, #24]	; (8005614 <cliSd+0x220>)
 80055fa:	781b      	ldrb	r3, [r3, #0]
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d002      	beq.n	8005606 <cliSd+0x212>
    {
      cliPrintf("sd read block_number\n");
 8005600:	4816      	ldr	r0, [pc, #88]	; (800565c <cliSd+0x268>)
 8005602:	f7fc ff75 	bl	80024f0 <cliPrintf>
    }
  }
}
 8005606:	bf00      	nop
 8005608:	f507 7707 	add.w	r7, r7, #540	; 0x21c
 800560c:	46bd      	mov	sp, r7
 800560e:	bd90      	pop	{r4, r7, pc}
 8005610:	08017334 	.word	0x08017334
 8005614:	2000a9c1 	.word	0x2000a9c1
 8005618:	0801733c 	.word	0x0801733c
 800561c:	2000a9c2 	.word	0x2000a9c2
 8005620:	08017350 	.word	0x08017350
 8005624:	08017364 	.word	0x08017364
 8005628:	08017384 	.word	0x08017384
 800562c:	080173a4 	.word	0x080173a4
 8005630:	080173c4 	.word	0x080173c4
 8005634:	080173e4 	.word	0x080173e4
 8005638:	08017404 	.word	0x08017404
 800563c:	08017424 	.word	0x08017424
 8005640:	08017444 	.word	0x08017444
 8005644:	cccccccd 	.word	0xcccccccd
 8005648:	08017464 	.word	0x08017464
 800564c:	08017490 	.word	0x08017490
 8005650:	08017498 	.word	0x08017498
 8005654:	080174ac 	.word	0x080174ac
 8005658:	080174bc 	.word	0x080174bc
 800565c:	080174c8 	.word	0x080174c8

08005660 <DWT_Delay_us>:
{
 8005660:	b580      	push	{r7, lr}
 8005662:	b084      	sub	sp, #16
 8005664:	af00      	add	r7, sp, #0
 8005666:	6078      	str	r0, [r7, #4]
  uint32_t clk_cycle_start = DWT->CYCCNT;
 8005668:	4b0d      	ldr	r3, [pc, #52]	; (80056a0 <DWT_Delay_us+0x40>)
 800566a:	685b      	ldr	r3, [r3, #4]
 800566c:	60fb      	str	r3, [r7, #12]
  microseconds *= (HAL_RCC_GetHCLKFreq() / 1000000);
 800566e:	f008 fb85 	bl	800dd7c <HAL_RCC_GetHCLKFreq>
 8005672:	4603      	mov	r3, r0
 8005674:	4a0b      	ldr	r2, [pc, #44]	; (80056a4 <DWT_Delay_us+0x44>)
 8005676:	fba2 2303 	umull	r2, r3, r2, r3
 800567a:	0c9b      	lsrs	r3, r3, #18
 800567c:	687a      	ldr	r2, [r7, #4]
 800567e:	fb02 f303 	mul.w	r3, r2, r3
 8005682:	607b      	str	r3, [r7, #4]
  while ((DWT->CYCCNT - clk_cycle_start) < microseconds);
 8005684:	bf00      	nop
 8005686:	4b06      	ldr	r3, [pc, #24]	; (80056a0 <DWT_Delay_us+0x40>)
 8005688:	685a      	ldr	r2, [r3, #4]
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	1ad2      	subs	r2, r2, r3
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	429a      	cmp	r2, r3
 8005692:	d3f8      	bcc.n	8005686 <DWT_Delay_us+0x26>
}
 8005694:	bf00      	nop
 8005696:	bf00      	nop
 8005698:	3710      	adds	r7, #16
 800569a:	46bd      	mov	sp, r7
 800569c:	bd80      	pop	{r7, pc}
 800569e:	bf00      	nop
 80056a0:	e0001000 	.word	0xe0001000
 80056a4:	431bde83 	.word	0x431bde83

080056a8 <sonarInit>:
    {
        {0, 0, 0, 0, 0, 0, 0, 0}
    };

bool sonarInit(void)
{
 80056a8:	b580      	push	{r7, lr}
 80056aa:	b08c      	sub	sp, #48	; 0x30
 80056ac:	af00      	add	r7, sp, #0
	bool ret = false;
 80056ae:	2300      	movs	r3, #0
 80056b0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80056b4:	f107 031c 	add.w	r3, r7, #28
 80056b8:	2200      	movs	r2, #0
 80056ba:	601a      	str	r2, [r3, #0]
 80056bc:	605a      	str	r2, [r3, #4]
 80056be:	609a      	str	r2, [r3, #8]
 80056c0:	60da      	str	r2, [r3, #12]
	  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80056c2:	f107 0314 	add.w	r3, r7, #20
 80056c6:	2200      	movs	r2, #0
 80056c8:	601a      	str	r2, [r3, #0]
 80056ca:	605a      	str	r2, [r3, #4]
	  TIM_IC_InitTypeDef sConfigIC = {0};
 80056cc:	1d3b      	adds	r3, r7, #4
 80056ce:	2200      	movs	r2, #0
 80056d0:	601a      	str	r2, [r3, #0]
 80056d2:	605a      	str	r2, [r3, #4]
 80056d4:	609a      	str	r2, [r3, #8]
 80056d6:	60da      	str	r2, [r3, #12]

	  htim3.Instance = TIM3;
 80056d8:	4b2e      	ldr	r3, [pc, #184]	; (8005794 <sonarInit+0xec>)
 80056da:	4a2f      	ldr	r2, [pc, #188]	; (8005798 <sonarInit+0xf0>)
 80056dc:	601a      	str	r2, [r3, #0]
	  htim3.Init.Prescaler = 96-1;
 80056de:	4b2d      	ldr	r3, [pc, #180]	; (8005794 <sonarInit+0xec>)
 80056e0:	225f      	movs	r2, #95	; 0x5f
 80056e2:	605a      	str	r2, [r3, #4]
	  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80056e4:	4b2b      	ldr	r3, [pc, #172]	; (8005794 <sonarInit+0xec>)
 80056e6:	2200      	movs	r2, #0
 80056e8:	609a      	str	r2, [r3, #8]
	  htim3.Init.Period = 65535;
 80056ea:	4b2a      	ldr	r3, [pc, #168]	; (8005794 <sonarInit+0xec>)
 80056ec:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80056f0:	60da      	str	r2, [r3, #12]
	  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80056f2:	4b28      	ldr	r3, [pc, #160]	; (8005794 <sonarInit+0xec>)
 80056f4:	2200      	movs	r2, #0
 80056f6:	611a      	str	r2, [r3, #16]
	  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80056f8:	4b26      	ldr	r3, [pc, #152]	; (8005794 <sonarInit+0xec>)
 80056fa:	2200      	movs	r2, #0
 80056fc:	619a      	str	r2, [r3, #24]
	  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80056fe:	4825      	ldr	r0, [pc, #148]	; (8005794 <sonarInit+0xec>)
 8005700:	f00a fba0 	bl	800fe44 <HAL_TIM_Base_Init>
 8005704:	4603      	mov	r3, r0
 8005706:	2b00      	cmp	r3, #0
 8005708:	d001      	beq.n	800570e <sonarInit+0x66>
	  {
	    Error_Handler();
 800570a:	f7fb fe5f 	bl	80013cc <Error_Handler>
	  }
	  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800570e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005712:	61fb      	str	r3, [r7, #28]
	  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8005714:	f107 031c 	add.w	r3, r7, #28
 8005718:	4619      	mov	r1, r3
 800571a:	481e      	ldr	r0, [pc, #120]	; (8005794 <sonarInit+0xec>)
 800571c:	f00a fdfe 	bl	801031c <HAL_TIM_ConfigClockSource>
 8005720:	4603      	mov	r3, r0
 8005722:	2b00      	cmp	r3, #0
 8005724:	d001      	beq.n	800572a <sonarInit+0x82>
	  {
	    Error_Handler();
 8005726:	f7fb fe51 	bl	80013cc <Error_Handler>
	  }
	  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 800572a:	481a      	ldr	r0, [pc, #104]	; (8005794 <sonarInit+0xec>)
 800572c:	f00a fbb5 	bl	800fe9a <HAL_TIM_IC_Init>
 8005730:	4603      	mov	r3, r0
 8005732:	2b00      	cmp	r3, #0
 8005734:	d001      	beq.n	800573a <sonarInit+0x92>
	  {
	    Error_Handler();
 8005736:	f7fb fe49 	bl	80013cc <Error_Handler>
	  }
	  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800573a:	2300      	movs	r3, #0
 800573c:	617b      	str	r3, [r7, #20]
	  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800573e:	2300      	movs	r3, #0
 8005740:	61bb      	str	r3, [r7, #24]
	  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8005742:	f107 0314 	add.w	r3, r7, #20
 8005746:	4619      	mov	r1, r3
 8005748:	4812      	ldr	r0, [pc, #72]	; (8005794 <sonarInit+0xec>)
 800574a:	f00b f931 	bl	80109b0 <HAL_TIMEx_MasterConfigSynchronization>
 800574e:	4603      	mov	r3, r0
 8005750:	2b00      	cmp	r3, #0
 8005752:	d001      	beq.n	8005758 <sonarInit+0xb0>
	  {
	    Error_Handler();
 8005754:	f7fb fe3a 	bl	80013cc <Error_Handler>
	  }
	  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8005758:	2300      	movs	r3, #0
 800575a:	607b      	str	r3, [r7, #4]
	  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800575c:	2301      	movs	r3, #1
 800575e:	60bb      	str	r3, [r7, #8]
	  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8005760:	2300      	movs	r3, #0
 8005762:	60fb      	str	r3, [r7, #12]
	  sConfigIC.ICFilter = 0;
 8005764:	2300      	movs	r3, #0
 8005766:	613b      	str	r3, [r7, #16]
	  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 8005768:	1d3b      	adds	r3, r7, #4
 800576a:	220c      	movs	r2, #12
 800576c:	4619      	mov	r1, r3
 800576e:	4809      	ldr	r0, [pc, #36]	; (8005794 <sonarInit+0xec>)
 8005770:	f00a fd38 	bl	80101e4 <HAL_TIM_IC_ConfigChannel>
 8005774:	4603      	mov	r3, r0
 8005776:	2b00      	cmp	r3, #0
 8005778:	d001      	beq.n	800577e <sonarInit+0xd6>
	  {
	    Error_Handler();
 800577a:	f7fb fe27 	bl	80013cc <Error_Handler>
	  }

	  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_4);
 800577e:	210c      	movs	r1, #12
 8005780:	4804      	ldr	r0, [pc, #16]	; (8005794 <sonarInit+0xec>)
 8005782:	f00a fbbf 	bl	800ff04 <HAL_TIM_IC_Start_IT>

	return ret;
 8005786:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800578a:	4618      	mov	r0, r3
 800578c:	3730      	adds	r7, #48	; 0x30
 800578e:	46bd      	mov	sp, r7
 8005790:	bd80      	pop	{r7, pc}
 8005792:	bf00      	nop
 8005794:	2000ab0c 	.word	0x2000ab0c
 8005798:	40000400 	.word	0x40000400
 800579c:	00000000 	.word	0x00000000

080057a0 <Sonar_measure>:

bool Sonar_measure(void)
{
 80057a0:	b580      	push	{r7, lr}
 80057a2:	b082      	sub	sp, #8
 80057a4:	af00      	add	r7, sp, #0
	bool ret = false;
 80057a6:	2300      	movs	r3, #0
 80057a8:	71fb      	strb	r3, [r7, #7]

	static int16_t sonarHistTab[11];
	static int sonarHistIdx = 0;
	static uint32_t sonarDistanceSum = 0;

	switch(sonar_tbl[0].state)
 80057aa:	4b5d      	ldr	r3, [pc, #372]	; (8005920 <Sonar_measure+0x180>)
 80057ac:	785b      	ldrb	r3, [r3, #1]
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d002      	beq.n	80057b8 <Sonar_measure+0x18>
 80057b2:	2b01      	cmp	r3, #1
 80057b4:	d022      	beq.n	80057fc <Sonar_measure+0x5c>
 80057b6:	e0a9      	b.n	800590c <Sonar_measure+0x16c>
	{
		case 0:
			gpioPinMode(SONAR_DATA, _DEF_OUTPUT);
 80057b8:	2103      	movs	r1, #3
 80057ba:	2007      	movs	r0, #7
 80057bc:	f7fd fe88 	bl	80034d0 <gpioPinMode>
			gpioPinWrite(SONAR_DATA, GPIO_PIN_SET);
 80057c0:	2101      	movs	r1, #1
 80057c2:	2007      	movs	r0, #7
 80057c4:	f7fd fef6 	bl	80035b4 <gpioPinWrite>
			DWT_Delay_us(5);
 80057c8:	2005      	movs	r0, #5
 80057ca:	f7ff ff49 	bl	8005660 <DWT_Delay_us>
			gpioPinWrite(SONAR_DATA, GPIO_PIN_RESET);
 80057ce:	2100      	movs	r1, #0
 80057d0:	2007      	movs	r0, #7
 80057d2:	f7fd feef 	bl	80035b4 <gpioPinWrite>
			gpioPinMode(SONAR_DATA, _DEF_INPUT_AF_PP);
 80057d6:	2106      	movs	r1, #6
 80057d8:	2007      	movs	r0, #7
 80057da:	f7fd fe79 	bl	80034d0 <gpioPinMode>
			sonar_tbl[0].wait_flag = true;
 80057de:	4b50      	ldr	r3, [pc, #320]	; (8005920 <Sonar_measure+0x180>)
 80057e0:	2201      	movs	r2, #1
 80057e2:	701a      	strb	r2, [r3, #0]
			sonar_tbl[0].state++;
 80057e4:	4b4e      	ldr	r3, [pc, #312]	; (8005920 <Sonar_measure+0x180>)
 80057e6:	785b      	ldrb	r3, [r3, #1]
 80057e8:	3301      	adds	r3, #1
 80057ea:	b2da      	uxtb	r2, r3
 80057ec:	4b4c      	ldr	r3, [pc, #304]	; (8005920 <Sonar_measure+0x180>)
 80057ee:	705a      	strb	r2, [r3, #1]
			pre_time = millis();
 80057f0:	f7fb fd7d 	bl	80012ee <millis>
 80057f4:	4603      	mov	r3, r0
 80057f6:	4a4b      	ldr	r2, [pc, #300]	; (8005924 <Sonar_measure+0x184>)
 80057f8:	6013      	str	r3, [r2, #0]
			break;
 80057fa:	e087      	b.n	800590c <Sonar_measure+0x16c>

		case 1:
			if(sonar_tbl[0].wait_flag == false)
 80057fc:	4b48      	ldr	r3, [pc, #288]	; (8005920 <Sonar_measure+0x180>)
 80057fe:	781b      	ldrb	r3, [r3, #0]
 8005800:	f083 0301 	eor.w	r3, r3, #1
 8005804:	b2db      	uxtb	r3, r3
 8005806:	2b00      	cmp	r3, #0
 8005808:	d06a      	beq.n	80058e0 <Sonar_measure+0x140>
			{
				if(sonar_tbl[0].falling_time > sonar_tbl[0].rising_time)
 800580a:	4b45      	ldr	r3, [pc, #276]	; (8005920 <Sonar_measure+0x180>)
 800580c:	689a      	ldr	r2, [r3, #8]
 800580e:	4b44      	ldr	r3, [pc, #272]	; (8005920 <Sonar_measure+0x180>)
 8005810:	685b      	ldr	r3, [r3, #4]
 8005812:	429a      	cmp	r2, r3
 8005814:	d907      	bls.n	8005826 <Sonar_measure+0x86>
				{
					sonar_tbl[0].duty_time = sonar_tbl[0].falling_time - sonar_tbl[0].rising_time;
 8005816:	4b42      	ldr	r3, [pc, #264]	; (8005920 <Sonar_measure+0x180>)
 8005818:	689a      	ldr	r2, [r3, #8]
 800581a:	4b41      	ldr	r3, [pc, #260]	; (8005920 <Sonar_measure+0x180>)
 800581c:	685b      	ldr	r3, [r3, #4]
 800581e:	1ad3      	subs	r3, r2, r3
 8005820:	4a3f      	ldr	r2, [pc, #252]	; (8005920 <Sonar_measure+0x180>)
 8005822:	60d3      	str	r3, [r2, #12]
 8005824:	e00e      	b.n	8005844 <Sonar_measure+0xa4>
				}
				else if(sonar_tbl[0].falling_time < sonar_tbl[0].rising_time)
 8005826:	4b3e      	ldr	r3, [pc, #248]	; (8005920 <Sonar_measure+0x180>)
 8005828:	689a      	ldr	r2, [r3, #8]
 800582a:	4b3d      	ldr	r3, [pc, #244]	; (8005920 <Sonar_measure+0x180>)
 800582c:	685b      	ldr	r3, [r3, #4]
 800582e:	429a      	cmp	r2, r3
 8005830:	d208      	bcs.n	8005844 <Sonar_measure+0xa4>
				{
					sonar_tbl[0].duty_time = 65536 - sonar_tbl[0].rising_time + sonar_tbl[0].falling_time;
 8005832:	4b3b      	ldr	r3, [pc, #236]	; (8005920 <Sonar_measure+0x180>)
 8005834:	689a      	ldr	r2, [r3, #8]
 8005836:	4b3a      	ldr	r3, [pc, #232]	; (8005920 <Sonar_measure+0x180>)
 8005838:	685b      	ldr	r3, [r3, #4]
 800583a:	1ad3      	subs	r3, r2, r3
 800583c:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8005840:	4a37      	ldr	r2, [pc, #220]	; (8005920 <Sonar_measure+0x180>)
 8005842:	60d3      	str	r3, [r2, #12]
				}

				sonar_tbl[0].distance_cm = (sonar_tbl[0].duty_time * 10) * 0.0172;
 8005844:	4b36      	ldr	r3, [pc, #216]	; (8005920 <Sonar_measure+0x180>)
 8005846:	68da      	ldr	r2, [r3, #12]
 8005848:	4613      	mov	r3, r2
 800584a:	009b      	lsls	r3, r3, #2
 800584c:	4413      	add	r3, r2
 800584e:	005b      	lsls	r3, r3, #1
 8005850:	4618      	mov	r0, r3
 8005852:	f7fa fe6f 	bl	8000534 <__aeabi_ui2d>
 8005856:	a330      	add	r3, pc, #192	; (adr r3, 8005918 <Sonar_measure+0x178>)
 8005858:	e9d3 2300 	ldrd	r2, r3, [r3]
 800585c:	f7fa fee4 	bl	8000628 <__aeabi_dmul>
 8005860:	4602      	mov	r2, r0
 8005862:	460b      	mov	r3, r1
 8005864:	4610      	mov	r0, r2
 8005866:	4619      	mov	r1, r3
 8005868:	f7fb f9b6 	bl	8000bd8 <__aeabi_d2uiz>
 800586c:	4603      	mov	r3, r0
 800586e:	4a2c      	ldr	r2, [pc, #176]	; (8005920 <Sonar_measure+0x180>)
 8005870:	6153      	str	r3, [r2, #20]

				uint8_t indexplus1 = (sonarHistIdx + 1);
 8005872:	4b2d      	ldr	r3, [pc, #180]	; (8005928 <Sonar_measure+0x188>)
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	b2db      	uxtb	r3, r3
 8005878:	3301      	adds	r3, #1
 800587a:	71bb      	strb	r3, [r7, #6]
				if (indexplus1 == 11) indexplus1 = 0;
 800587c:	79bb      	ldrb	r3, [r7, #6]
 800587e:	2b0b      	cmp	r3, #11
 8005880:	d101      	bne.n	8005886 <Sonar_measure+0xe6>
 8005882:	2300      	movs	r3, #0
 8005884:	71bb      	strb	r3, [r7, #6]
				sonarHistTab[sonarHistIdx] = sonar_tbl[0].distance_cm;
 8005886:	4b26      	ldr	r3, [pc, #152]	; (8005920 <Sonar_measure+0x180>)
 8005888:	695a      	ldr	r2, [r3, #20]
 800588a:	4b27      	ldr	r3, [pc, #156]	; (8005928 <Sonar_measure+0x188>)
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	b211      	sxth	r1, r2
 8005890:	4a26      	ldr	r2, [pc, #152]	; (800592c <Sonar_measure+0x18c>)
 8005892:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				sonarDistanceSum += sonarHistTab[sonarHistIdx];
 8005896:	4b24      	ldr	r3, [pc, #144]	; (8005928 <Sonar_measure+0x188>)
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	4a24      	ldr	r2, [pc, #144]	; (800592c <Sonar_measure+0x18c>)
 800589c:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 80058a0:	461a      	mov	r2, r3
 80058a2:	4b23      	ldr	r3, [pc, #140]	; (8005930 <Sonar_measure+0x190>)
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	4413      	add	r3, r2
 80058a8:	4a21      	ldr	r2, [pc, #132]	; (8005930 <Sonar_measure+0x190>)
 80058aa:	6013      	str	r3, [r2, #0]
				sonarDistanceSum -= sonarHistTab[indexplus1];
 80058ac:	4b20      	ldr	r3, [pc, #128]	; (8005930 <Sonar_measure+0x190>)
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	79ba      	ldrb	r2, [r7, #6]
 80058b2:	491e      	ldr	r1, [pc, #120]	; (800592c <Sonar_measure+0x18c>)
 80058b4:	f931 2012 	ldrsh.w	r2, [r1, r2, lsl #1]
 80058b8:	1a9b      	subs	r3, r3, r2
 80058ba:	4a1d      	ldr	r2, [pc, #116]	; (8005930 <Sonar_measure+0x190>)
 80058bc:	6013      	str	r3, [r2, #0]
				sonarHistIdx = indexplus1;
 80058be:	79bb      	ldrb	r3, [r7, #6]
 80058c0:	4a19      	ldr	r2, [pc, #100]	; (8005928 <Sonar_measure+0x188>)
 80058c2:	6013      	str	r3, [r2, #0]
				sonar_tbl[0].filter_distance_cm = sonarDistanceSum / 10;
 80058c4:	4b1a      	ldr	r3, [pc, #104]	; (8005930 <Sonar_measure+0x190>)
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	4a1a      	ldr	r2, [pc, #104]	; (8005934 <Sonar_measure+0x194>)
 80058ca:	fba2 2303 	umull	r2, r3, r2, r3
 80058ce:	08db      	lsrs	r3, r3, #3
 80058d0:	4a13      	ldr	r2, [pc, #76]	; (8005920 <Sonar_measure+0x180>)
 80058d2:	6193      	str	r3, [r2, #24]

				sonar_tbl[0].state = 0;
 80058d4:	4b12      	ldr	r3, [pc, #72]	; (8005920 <Sonar_measure+0x180>)
 80058d6:	2200      	movs	r2, #0
 80058d8:	705a      	strb	r2, [r3, #1]
				ret = true;
 80058da:	2301      	movs	r3, #1
 80058dc:	71fb      	strb	r3, [r7, #7]
					sonar_tbl[0].wait_flag = false;
					sonar_tbl[0].state = 0;
					ret = false;
				}
			}
			break;
 80058de:	e014      	b.n	800590a <Sonar_measure+0x16a>
				if(millis()-pre_time >= 25)
 80058e0:	f7fb fd05 	bl	80012ee <millis>
 80058e4:	4602      	mov	r2, r0
 80058e6:	4b0f      	ldr	r3, [pc, #60]	; (8005924 <Sonar_measure+0x184>)
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	1ad3      	subs	r3, r2, r3
 80058ec:	2b18      	cmp	r3, #24
 80058ee:	d90c      	bls.n	800590a <Sonar_measure+0x16a>
					sonar_tbl[0].time_out_cnt++;
 80058f0:	4b0b      	ldr	r3, [pc, #44]	; (8005920 <Sonar_measure+0x180>)
 80058f2:	691b      	ldr	r3, [r3, #16]
 80058f4:	3301      	adds	r3, #1
 80058f6:	4a0a      	ldr	r2, [pc, #40]	; (8005920 <Sonar_measure+0x180>)
 80058f8:	6113      	str	r3, [r2, #16]
					sonar_tbl[0].wait_flag = false;
 80058fa:	4b09      	ldr	r3, [pc, #36]	; (8005920 <Sonar_measure+0x180>)
 80058fc:	2200      	movs	r2, #0
 80058fe:	701a      	strb	r2, [r3, #0]
					sonar_tbl[0].state = 0;
 8005900:	4b07      	ldr	r3, [pc, #28]	; (8005920 <Sonar_measure+0x180>)
 8005902:	2200      	movs	r2, #0
 8005904:	705a      	strb	r2, [r3, #1]
					ret = false;
 8005906:	2300      	movs	r3, #0
 8005908:	71fb      	strb	r3, [r7, #7]
			break;
 800590a:	bf00      	nop
	}
	return ret;
 800590c:	79fb      	ldrb	r3, [r7, #7]
}
 800590e:	4618      	mov	r0, r3
 8005910:	3708      	adds	r7, #8
 8005912:	46bd      	mov	sp, r7
 8005914:	bd80      	pop	{r7, pc}
 8005916:	bf00      	nop
 8005918:	75f6fd22 	.word	0x75f6fd22
 800591c:	3f919ce0 	.word	0x3f919ce0
 8005920:	2000ab4c 	.word	0x2000ab4c
 8005924:	2000ab68 	.word	0x2000ab68
 8005928:	2000ab6c 	.word	0x2000ab6c
 800592c:	2000ab70 	.word	0x2000ab70
 8005930:	2000ab88 	.word	0x2000ab88
 8005934:	cccccccd 	.word	0xcccccccd

08005938 <HAL_TIM_Base_MspInit>:


void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8005938:	b580      	push	{r7, lr}
 800593a:	b08a      	sub	sp, #40	; 0x28
 800593c:	af00      	add	r7, sp, #0
 800593e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005940:	f107 0314 	add.w	r3, r7, #20
 8005944:	2200      	movs	r2, #0
 8005946:	601a      	str	r2, [r3, #0]
 8005948:	605a      	str	r2, [r3, #4]
 800594a:	609a      	str	r2, [r3, #8]
 800594c:	60da      	str	r2, [r3, #12]
 800594e:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM3)
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	4a1d      	ldr	r2, [pc, #116]	; (80059cc <HAL_TIM_Base_MspInit+0x94>)
 8005956:	4293      	cmp	r3, r2
 8005958:	d133      	bne.n	80059c2 <HAL_TIM_Base_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800595a:	2300      	movs	r3, #0
 800595c:	613b      	str	r3, [r7, #16]
 800595e:	4b1c      	ldr	r3, [pc, #112]	; (80059d0 <HAL_TIM_Base_MspInit+0x98>)
 8005960:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005962:	4a1b      	ldr	r2, [pc, #108]	; (80059d0 <HAL_TIM_Base_MspInit+0x98>)
 8005964:	f043 0302 	orr.w	r3, r3, #2
 8005968:	6413      	str	r3, [r2, #64]	; 0x40
 800596a:	4b19      	ldr	r3, [pc, #100]	; (80059d0 <HAL_TIM_Base_MspInit+0x98>)
 800596c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800596e:	f003 0302 	and.w	r3, r3, #2
 8005972:	613b      	str	r3, [r7, #16]
 8005974:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005976:	2300      	movs	r3, #0
 8005978:	60fb      	str	r3, [r7, #12]
 800597a:	4b15      	ldr	r3, [pc, #84]	; (80059d0 <HAL_TIM_Base_MspInit+0x98>)
 800597c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800597e:	4a14      	ldr	r2, [pc, #80]	; (80059d0 <HAL_TIM_Base_MspInit+0x98>)
 8005980:	f043 0302 	orr.w	r3, r3, #2
 8005984:	6313      	str	r3, [r2, #48]	; 0x30
 8005986:	4b12      	ldr	r3, [pc, #72]	; (80059d0 <HAL_TIM_Base_MspInit+0x98>)
 8005988:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800598a:	f003 0302 	and.w	r3, r3, #2
 800598e:	60fb      	str	r3, [r7, #12]
 8005990:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8005992:	2302      	movs	r3, #2
 8005994:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005996:	2302      	movs	r3, #2
 8005998:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800599a:	2300      	movs	r3, #0
 800599c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800599e:	2300      	movs	r3, #0
 80059a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80059a2:	2302      	movs	r3, #2
 80059a4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80059a6:	f107 0314 	add.w	r3, r7, #20
 80059aa:	4619      	mov	r1, r3
 80059ac:	4809      	ldr	r0, [pc, #36]	; (80059d4 <HAL_TIM_Base_MspInit+0x9c>)
 80059ae:	f007 fb17 	bl	800cfe0 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 80059b2:	2200      	movs	r2, #0
 80059b4:	2101      	movs	r1, #1
 80059b6:	201d      	movs	r0, #29
 80059b8:	f006 fed1 	bl	800c75e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80059bc:	201d      	movs	r0, #29
 80059be:	f006 feea 	bl	800c796 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80059c2:	bf00      	nop
 80059c4:	3728      	adds	r7, #40	; 0x28
 80059c6:	46bd      	mov	sp, r7
 80059c8:	bd80      	pop	{r7, pc}
 80059ca:	bf00      	nop
 80059cc:	40000400 	.word	0x40000400
 80059d0:	40023800 	.word	0x40023800
 80059d4:	40020400 	.word	0x40020400

080059d8 <HAL_TIM_IC_CaptureCallback>:
/* USER CODE BEGIN 1 */

/* USER CODE END 1 */

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80059d8:	b480      	push	{r7}
 80059da:	b083      	sub	sp, #12
 80059dc:	af00      	add	r7, sp, #0
 80059de:	6078      	str	r0, [r7, #4]
	if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_4 && htim->Instance == TIM3 && sonar_tbl[0].wait_flag == true)
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	7f1b      	ldrb	r3, [r3, #28]
 80059e4:	2b08      	cmp	r3, #8
 80059e6:	d129      	bne.n	8005a3c <HAL_TIM_IC_CaptureCallback+0x64>
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	4a16      	ldr	r2, [pc, #88]	; (8005a48 <HAL_TIM_IC_CaptureCallback+0x70>)
 80059ee:	4293      	cmp	r3, r2
 80059f0:	d124      	bne.n	8005a3c <HAL_TIM_IC_CaptureCallback+0x64>
 80059f2:	4b16      	ldr	r3, [pc, #88]	; (8005a4c <HAL_TIM_IC_CaptureCallback+0x74>)
 80059f4:	781b      	ldrb	r3, [r3, #0]
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d020      	beq.n	8005a3c <HAL_TIM_IC_CaptureCallback+0x64>
	{
		if(Ch1_PIN) //(TIM3->CCER & TIM_CCER_CC4P) == 0
 80059fa:	4b15      	ldr	r3, [pc, #84]	; (8005a50 <HAL_TIM_IC_CaptureCallback+0x78>)
 80059fc:	691b      	ldr	r3, [r3, #16]
 80059fe:	f003 0302 	and.w	r3, r3, #2
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d00d      	beq.n	8005a22 <HAL_TIM_IC_CaptureCallback+0x4a>
		{  // Timer2 Ch1 pin(PA0) is High
			TIM3->CCR4 = 0;
 8005a06:	4b10      	ldr	r3, [pc, #64]	; (8005a48 <HAL_TIM_IC_CaptureCallback+0x70>)
 8005a08:	2200      	movs	r2, #0
 8005a0a:	641a      	str	r2, [r3, #64]	; 0x40
			sonar_tbl[0].rising_time = TIM3->CCR4; // read capture data
 8005a0c:	4b0e      	ldr	r3, [pc, #56]	; (8005a48 <HAL_TIM_IC_CaptureCallback+0x70>)
 8005a0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a10:	4a0e      	ldr	r2, [pc, #56]	; (8005a4c <HAL_TIM_IC_CaptureCallback+0x74>)
 8005a12:	6053      	str	r3, [r2, #4]
			Ch1_POL_FALLING;  // to falling edge
 8005a14:	4b0c      	ldr	r3, [pc, #48]	; (8005a48 <HAL_TIM_IC_CaptureCallback+0x70>)
 8005a16:	6a1b      	ldr	r3, [r3, #32]
 8005a18:	4a0b      	ldr	r2, [pc, #44]	; (8005a48 <HAL_TIM_IC_CaptureCallback+0x70>)
 8005a1a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005a1e:	6213      	str	r3, [r2, #32]
			sonar_tbl[0].falling_time = TIM3->CCR4; // read capture data
			Ch1_POL_RISING;   // to rising edge
			sonar_tbl[0].wait_flag = false;
		}
	}
}
 8005a20:	e00c      	b.n	8005a3c <HAL_TIM_IC_CaptureCallback+0x64>
			sonar_tbl[0].falling_time = TIM3->CCR4; // read capture data
 8005a22:	4b09      	ldr	r3, [pc, #36]	; (8005a48 <HAL_TIM_IC_CaptureCallback+0x70>)
 8005a24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a26:	4a09      	ldr	r2, [pc, #36]	; (8005a4c <HAL_TIM_IC_CaptureCallback+0x74>)
 8005a28:	6093      	str	r3, [r2, #8]
			Ch1_POL_RISING;   // to rising edge
 8005a2a:	4b07      	ldr	r3, [pc, #28]	; (8005a48 <HAL_TIM_IC_CaptureCallback+0x70>)
 8005a2c:	6a1b      	ldr	r3, [r3, #32]
 8005a2e:	4a06      	ldr	r2, [pc, #24]	; (8005a48 <HAL_TIM_IC_CaptureCallback+0x70>)
 8005a30:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005a34:	6213      	str	r3, [r2, #32]
			sonar_tbl[0].wait_flag = false;
 8005a36:	4b05      	ldr	r3, [pc, #20]	; (8005a4c <HAL_TIM_IC_CaptureCallback+0x74>)
 8005a38:	2200      	movs	r2, #0
 8005a3a:	701a      	strb	r2, [r3, #0]
}
 8005a3c:	bf00      	nop
 8005a3e:	370c      	adds	r7, #12
 8005a40:	46bd      	mov	sp, r7
 8005a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a46:	4770      	bx	lr
 8005a48:	40000400 	.word	0x40000400
 8005a4c:	2000ab4c 	.word	0x2000ab4c
 8005a50:	40020400 	.word	0x40020400

08005a54 <spiInit>:
SPI_HandleTypeDef hspi1;
DMA_HandleTypeDef hdma_spi1_tx;


bool spiInit(void)
{
 8005a54:	b480      	push	{r7}
 8005a56:	b083      	sub	sp, #12
 8005a58:	af00      	add	r7, sp, #0
  bool ret = true;
 8005a5a:	2301      	movs	r3, #1
 8005a5c:	70fb      	strb	r3, [r7, #3]


  for (int i=0; i<SPI_MAX_CH; i++)
 8005a5e:	2300      	movs	r3, #0
 8005a60:	607b      	str	r3, [r7, #4]
 8005a62:	e03d      	b.n	8005ae0 <spiInit+0x8c>
  {
    spi_tbl[i].is_open = false;
 8005a64:	4923      	ldr	r1, [pc, #140]	; (8005af4 <spiInit+0xa0>)
 8005a66:	687a      	ldr	r2, [r7, #4]
 8005a68:	4613      	mov	r3, r2
 8005a6a:	009b      	lsls	r3, r3, #2
 8005a6c:	4413      	add	r3, r2
 8005a6e:	009b      	lsls	r3, r3, #2
 8005a70:	440b      	add	r3, r1
 8005a72:	2200      	movs	r2, #0
 8005a74:	701a      	strb	r2, [r3, #0]
    spi_tbl[i].is_tx_done = true;
 8005a76:	491f      	ldr	r1, [pc, #124]	; (8005af4 <spiInit+0xa0>)
 8005a78:	687a      	ldr	r2, [r7, #4]
 8005a7a:	4613      	mov	r3, r2
 8005a7c:	009b      	lsls	r3, r3, #2
 8005a7e:	4413      	add	r3, r2
 8005a80:	009b      	lsls	r3, r3, #2
 8005a82:	440b      	add	r3, r1
 8005a84:	3301      	adds	r3, #1
 8005a86:	2201      	movs	r2, #1
 8005a88:	701a      	strb	r2, [r3, #0]
    spi_tbl[i].is_error = false;
 8005a8a:	491a      	ldr	r1, [pc, #104]	; (8005af4 <spiInit+0xa0>)
 8005a8c:	687a      	ldr	r2, [r7, #4]
 8005a8e:	4613      	mov	r3, r2
 8005a90:	009b      	lsls	r3, r3, #2
 8005a92:	4413      	add	r3, r2
 8005a94:	009b      	lsls	r3, r3, #2
 8005a96:	440b      	add	r3, r1
 8005a98:	3302      	adds	r3, #2
 8005a9a:	2200      	movs	r2, #0
 8005a9c:	701a      	strb	r2, [r3, #0]
    spi_tbl[i].func_tx = NULL;
 8005a9e:	4915      	ldr	r1, [pc, #84]	; (8005af4 <spiInit+0xa0>)
 8005aa0:	687a      	ldr	r2, [r7, #4]
 8005aa2:	4613      	mov	r3, r2
 8005aa4:	009b      	lsls	r3, r3, #2
 8005aa6:	4413      	add	r3, r2
 8005aa8:	009b      	lsls	r3, r3, #2
 8005aaa:	440b      	add	r3, r1
 8005aac:	3304      	adds	r3, #4
 8005aae:	2200      	movs	r2, #0
 8005ab0:	601a      	str	r2, [r3, #0]
    spi_tbl[i].h_dma_rx = NULL;
 8005ab2:	4910      	ldr	r1, [pc, #64]	; (8005af4 <spiInit+0xa0>)
 8005ab4:	687a      	ldr	r2, [r7, #4]
 8005ab6:	4613      	mov	r3, r2
 8005ab8:	009b      	lsls	r3, r3, #2
 8005aba:	4413      	add	r3, r2
 8005abc:	009b      	lsls	r3, r3, #2
 8005abe:	440b      	add	r3, r1
 8005ac0:	3310      	adds	r3, #16
 8005ac2:	2200      	movs	r2, #0
 8005ac4:	601a      	str	r2, [r3, #0]
    spi_tbl[i].h_dma_tx = NULL;
 8005ac6:	490b      	ldr	r1, [pc, #44]	; (8005af4 <spiInit+0xa0>)
 8005ac8:	687a      	ldr	r2, [r7, #4]
 8005aca:	4613      	mov	r3, r2
 8005acc:	009b      	lsls	r3, r3, #2
 8005ace:	4413      	add	r3, r2
 8005ad0:	009b      	lsls	r3, r3, #2
 8005ad2:	440b      	add	r3, r1
 8005ad4:	330c      	adds	r3, #12
 8005ad6:	2200      	movs	r2, #0
 8005ad8:	601a      	str	r2, [r3, #0]
  for (int i=0; i<SPI_MAX_CH; i++)
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	3301      	adds	r3, #1
 8005ade:	607b      	str	r3, [r7, #4]
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	ddbe      	ble.n	8005a64 <spiInit+0x10>
  }

  return ret;
 8005ae6:	78fb      	ldrb	r3, [r7, #3]
}
 8005ae8:	4618      	mov	r0, r3
 8005aea:	370c      	adds	r7, #12
 8005aec:	46bd      	mov	sp, r7
 8005aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af2:	4770      	bx	lr
 8005af4:	2000ab8c 	.word	0x2000ab8c

08005af8 <spiBegin>:

bool spiBegin(uint8_t ch)
{
 8005af8:	b580      	push	{r7, lr}
 8005afa:	b084      	sub	sp, #16
 8005afc:	af00      	add	r7, sp, #0
 8005afe:	4603      	mov	r3, r0
 8005b00:	71fb      	strb	r3, [r7, #7]
  bool ret = false;
 8005b02:	2300      	movs	r3, #0
 8005b04:	73fb      	strb	r3, [r7, #15]
  spi_t *p_spi = &spi_tbl[ch];
 8005b06:	79fa      	ldrb	r2, [r7, #7]
 8005b08:	4613      	mov	r3, r2
 8005b0a:	009b      	lsls	r3, r3, #2
 8005b0c:	4413      	add	r3, r2
 8005b0e:	009b      	lsls	r3, r3, #2
 8005b10:	4a23      	ldr	r2, [pc, #140]	; (8005ba0 <spiBegin+0xa8>)
 8005b12:	4413      	add	r3, r2
 8005b14:	60bb      	str	r3, [r7, #8]

  switch(ch)
 8005b16:	79fb      	ldrb	r3, [r7, #7]
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d001      	beq.n	8005b20 <spiBegin+0x28>
 8005b1c:	2b01      	cmp	r3, #1
        ret = true;
      }
      break;

    case _DEF_SPI2:
      break;
 8005b1e:	e03a      	b.n	8005b96 <spiBegin+0x9e>
      p_spi->h_spi = &hspi1;
 8005b20:	68bb      	ldr	r3, [r7, #8]
 8005b22:	4a20      	ldr	r2, [pc, #128]	; (8005ba4 <spiBegin+0xac>)
 8005b24:	609a      	str	r2, [r3, #8]
      p_spi->h_dma_tx = &hdma_spi1_tx;
 8005b26:	68bb      	ldr	r3, [r7, #8]
 8005b28:	4a1f      	ldr	r2, [pc, #124]	; (8005ba8 <spiBegin+0xb0>)
 8005b2a:	60da      	str	r2, [r3, #12]
      hspi1.Instance = SPI1;
 8005b2c:	4b1d      	ldr	r3, [pc, #116]	; (8005ba4 <spiBegin+0xac>)
 8005b2e:	4a1f      	ldr	r2, [pc, #124]	; (8005bac <spiBegin+0xb4>)
 8005b30:	601a      	str	r2, [r3, #0]
      hspi1.Init.Mode = SPI_MODE_MASTER;
 8005b32:	4b1c      	ldr	r3, [pc, #112]	; (8005ba4 <spiBegin+0xac>)
 8005b34:	f44f 7282 	mov.w	r2, #260	; 0x104
 8005b38:	605a      	str	r2, [r3, #4]
      hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8005b3a:	4b1a      	ldr	r3, [pc, #104]	; (8005ba4 <spiBegin+0xac>)
 8005b3c:	2200      	movs	r2, #0
 8005b3e:	609a      	str	r2, [r3, #8]
      hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8005b40:	4b18      	ldr	r3, [pc, #96]	; (8005ba4 <spiBegin+0xac>)
 8005b42:	2200      	movs	r2, #0
 8005b44:	60da      	str	r2, [r3, #12]
      hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8005b46:	4b17      	ldr	r3, [pc, #92]	; (8005ba4 <spiBegin+0xac>)
 8005b48:	2200      	movs	r2, #0
 8005b4a:	611a      	str	r2, [r3, #16]
      hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8005b4c:	4b15      	ldr	r3, [pc, #84]	; (8005ba4 <spiBegin+0xac>)
 8005b4e:	2200      	movs	r2, #0
 8005b50:	615a      	str	r2, [r3, #20]
      hspi1.Init.NSS = SPI_NSS_SOFT;
 8005b52:	4b14      	ldr	r3, [pc, #80]	; (8005ba4 <spiBegin+0xac>)
 8005b54:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005b58:	619a      	str	r2, [r3, #24]
      hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005b5a:	4b12      	ldr	r3, [pc, #72]	; (8005ba4 <spiBegin+0xac>)
 8005b5c:	2200      	movs	r2, #0
 8005b5e:	61da      	str	r2, [r3, #28]
      hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8005b60:	4b10      	ldr	r3, [pc, #64]	; (8005ba4 <spiBegin+0xac>)
 8005b62:	2200      	movs	r2, #0
 8005b64:	621a      	str	r2, [r3, #32]
      hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8005b66:	4b0f      	ldr	r3, [pc, #60]	; (8005ba4 <spiBegin+0xac>)
 8005b68:	2200      	movs	r2, #0
 8005b6a:	625a      	str	r2, [r3, #36]	; 0x24
      hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005b6c:	4b0d      	ldr	r3, [pc, #52]	; (8005ba4 <spiBegin+0xac>)
 8005b6e:	2200      	movs	r2, #0
 8005b70:	629a      	str	r2, [r3, #40]	; 0x28
      hspi1.Init.CRCPolynomial = 10;
 8005b72:	4b0c      	ldr	r3, [pc, #48]	; (8005ba4 <spiBegin+0xac>)
 8005b74:	220a      	movs	r2, #10
 8005b76:	62da      	str	r2, [r3, #44]	; 0x2c
      HAL_SPI_DeInit(&hspi1);
 8005b78:	480a      	ldr	r0, [pc, #40]	; (8005ba4 <spiBegin+0xac>)
 8005b7a:	f009 fc9f 	bl	800f4bc <HAL_SPI_DeInit>
      if (HAL_SPI_Init(&hspi1) == HAL_OK)
 8005b7e:	4809      	ldr	r0, [pc, #36]	; (8005ba4 <spiBegin+0xac>)
 8005b80:	f009 fc38 	bl	800f3f4 <HAL_SPI_Init>
 8005b84:	4603      	mov	r3, r0
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d104      	bne.n	8005b94 <spiBegin+0x9c>
        p_spi->is_open = true;
 8005b8a:	68bb      	ldr	r3, [r7, #8]
 8005b8c:	2201      	movs	r2, #1
 8005b8e:	701a      	strb	r2, [r3, #0]
        ret = true;
 8005b90:	2301      	movs	r3, #1
 8005b92:	73fb      	strb	r3, [r7, #15]
      break;
 8005b94:	bf00      	nop
  }

  return ret;
 8005b96:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b98:	4618      	mov	r0, r3
 8005b9a:	3710      	adds	r7, #16
 8005b9c:	46bd      	mov	sp, r7
 8005b9e:	bd80      	pop	{r7, pc}
 8005ba0:	2000ab8c 	.word	0x2000ab8c
 8005ba4:	2000aba0 	.word	0x2000aba0
 8005ba8:	2000abf8 	.word	0x2000abf8
 8005bac:	40013000 	.word	0x40013000

08005bb0 <spiSetDataMode>:

void spiSetDataMode(uint8_t ch, uint8_t dataMode)
{
 8005bb0:	b580      	push	{r7, lr}
 8005bb2:	b084      	sub	sp, #16
 8005bb4:	af00      	add	r7, sp, #0
 8005bb6:	4603      	mov	r3, r0
 8005bb8:	460a      	mov	r2, r1
 8005bba:	71fb      	strb	r3, [r7, #7]
 8005bbc:	4613      	mov	r3, r2
 8005bbe:	71bb      	strb	r3, [r7, #6]
  spi_t  *p_spi = &spi_tbl[ch];
 8005bc0:	79fa      	ldrb	r2, [r7, #7]
 8005bc2:	4613      	mov	r3, r2
 8005bc4:	009b      	lsls	r3, r3, #2
 8005bc6:	4413      	add	r3, r2
 8005bc8:	009b      	lsls	r3, r3, #2
 8005bca:	4a2a      	ldr	r2, [pc, #168]	; (8005c74 <spiSetDataMode+0xc4>)
 8005bcc:	4413      	add	r3, r2
 8005bce:	60fb      	str	r3, [r7, #12]


  if (p_spi->is_open == false) return;
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	781b      	ldrb	r3, [r3, #0]
 8005bd4:	f083 0301 	eor.w	r3, r3, #1
 8005bd8:	b2db      	uxtb	r3, r3
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d146      	bne.n	8005c6c <spiSetDataMode+0xbc>


  switch( dataMode )
 8005bde:	79bb      	ldrb	r3, [r7, #6]
 8005be0:	2b03      	cmp	r3, #3
 8005be2:	d844      	bhi.n	8005c6e <spiSetDataMode+0xbe>
 8005be4:	a201      	add	r2, pc, #4	; (adr r2, 8005bec <spiSetDataMode+0x3c>)
 8005be6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bea:	bf00      	nop
 8005bec:	08005bfd 	.word	0x08005bfd
 8005bf0:	08005c19 	.word	0x08005c19
 8005bf4:	08005c35 	.word	0x08005c35
 8005bf8:	08005c51 	.word	0x08005c51
  {
    // CPOL=0, CPHA=0
    case SPI_MODE0:
      p_spi->h_spi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	689b      	ldr	r3, [r3, #8]
 8005c00:	2200      	movs	r2, #0
 8005c02:	611a      	str	r2, [r3, #16]
      p_spi->h_spi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	689b      	ldr	r3, [r3, #8]
 8005c08:	2200      	movs	r2, #0
 8005c0a:	615a      	str	r2, [r3, #20]
      HAL_SPI_Init(p_spi->h_spi);
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	689b      	ldr	r3, [r3, #8]
 8005c10:	4618      	mov	r0, r3
 8005c12:	f009 fbef 	bl	800f3f4 <HAL_SPI_Init>
      break;
 8005c16:	e02a      	b.n	8005c6e <spiSetDataMode+0xbe>

    // CPOL=0, CPHA=1
    case SPI_MODE1:
      p_spi->h_spi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	689b      	ldr	r3, [r3, #8]
 8005c1c:	2200      	movs	r2, #0
 8005c1e:	611a      	str	r2, [r3, #16]
      p_spi->h_spi->Init.CLKPhase    = SPI_PHASE_2EDGE;
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	689b      	ldr	r3, [r3, #8]
 8005c24:	2201      	movs	r2, #1
 8005c26:	615a      	str	r2, [r3, #20]
      HAL_SPI_Init(p_spi->h_spi);
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	689b      	ldr	r3, [r3, #8]
 8005c2c:	4618      	mov	r0, r3
 8005c2e:	f009 fbe1 	bl	800f3f4 <HAL_SPI_Init>
      break;
 8005c32:	e01c      	b.n	8005c6e <spiSetDataMode+0xbe>

    // CPOL=1, CPHA=0
    case SPI_MODE2:
      p_spi->h_spi->Init.CLKPolarity = SPI_POLARITY_HIGH;
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	689b      	ldr	r3, [r3, #8]
 8005c38:	2202      	movs	r2, #2
 8005c3a:	611a      	str	r2, [r3, #16]
      p_spi->h_spi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	689b      	ldr	r3, [r3, #8]
 8005c40:	2200      	movs	r2, #0
 8005c42:	615a      	str	r2, [r3, #20]
      HAL_SPI_Init(p_spi->h_spi);
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	689b      	ldr	r3, [r3, #8]
 8005c48:	4618      	mov	r0, r3
 8005c4a:	f009 fbd3 	bl	800f3f4 <HAL_SPI_Init>
      break;
 8005c4e:	e00e      	b.n	8005c6e <spiSetDataMode+0xbe>

    // CPOL=1, CPHA=1
    case SPI_MODE3:
      p_spi->h_spi->Init.CLKPolarity = SPI_POLARITY_HIGH;
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	689b      	ldr	r3, [r3, #8]
 8005c54:	2202      	movs	r2, #2
 8005c56:	611a      	str	r2, [r3, #16]
      p_spi->h_spi->Init.CLKPhase    = SPI_PHASE_2EDGE;
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	689b      	ldr	r3, [r3, #8]
 8005c5c:	2201      	movs	r2, #1
 8005c5e:	615a      	str	r2, [r3, #20]
      HAL_SPI_Init(p_spi->h_spi);
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	689b      	ldr	r3, [r3, #8]
 8005c64:	4618      	mov	r0, r3
 8005c66:	f009 fbc5 	bl	800f3f4 <HAL_SPI_Init>
      break;
 8005c6a:	e000      	b.n	8005c6e <spiSetDataMode+0xbe>
  if (p_spi->is_open == false) return;
 8005c6c:	bf00      	nop
  }
}
 8005c6e:	3710      	adds	r7, #16
 8005c70:	46bd      	mov	sp, r7
 8005c72:	bd80      	pop	{r7, pc}
 8005c74:	2000ab8c 	.word	0x2000ab8c

08005c78 <spiSetBitWidth>:

void spiSetBitWidth(uint8_t ch, uint8_t bit_width)
{
 8005c78:	b580      	push	{r7, lr}
 8005c7a:	b084      	sub	sp, #16
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	4603      	mov	r3, r0
 8005c80:	460a      	mov	r2, r1
 8005c82:	71fb      	strb	r3, [r7, #7]
 8005c84:	4613      	mov	r3, r2
 8005c86:	71bb      	strb	r3, [r7, #6]
  spi_t  *p_spi = &spi_tbl[ch];
 8005c88:	79fa      	ldrb	r2, [r7, #7]
 8005c8a:	4613      	mov	r3, r2
 8005c8c:	009b      	lsls	r3, r3, #2
 8005c8e:	4413      	add	r3, r2
 8005c90:	009b      	lsls	r3, r3, #2
 8005c92:	4a10      	ldr	r2, [pc, #64]	; (8005cd4 <spiSetBitWidth+0x5c>)
 8005c94:	4413      	add	r3, r2
 8005c96:	60fb      	str	r3, [r7, #12]

  if (p_spi->is_open == false) return;
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	781b      	ldrb	r3, [r3, #0]
 8005c9c:	f083 0301 	eor.w	r3, r3, #1
 8005ca0:	b2db      	uxtb	r3, r3
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d111      	bne.n	8005cca <spiSetBitWidth+0x52>

  p_spi->h_spi->Init.DataSize = SPI_DATASIZE_8BIT;
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	689b      	ldr	r3, [r3, #8]
 8005caa:	2200      	movs	r2, #0
 8005cac:	60da      	str	r2, [r3, #12]

  if (bit_width == 16)
 8005cae:	79bb      	ldrb	r3, [r7, #6]
 8005cb0:	2b10      	cmp	r3, #16
 8005cb2:	d104      	bne.n	8005cbe <spiSetBitWidth+0x46>
  {
    p_spi->h_spi->Init.DataSize = SPI_DATASIZE_16BIT;
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	689b      	ldr	r3, [r3, #8]
 8005cb8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005cbc:	60da      	str	r2, [r3, #12]
  }
  HAL_SPI_Init(p_spi->h_spi);
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	689b      	ldr	r3, [r3, #8]
 8005cc2:	4618      	mov	r0, r3
 8005cc4:	f009 fb96 	bl	800f3f4 <HAL_SPI_Init>
 8005cc8:	e000      	b.n	8005ccc <spiSetBitWidth+0x54>
  if (p_spi->is_open == false) return;
 8005cca:	bf00      	nop
}
 8005ccc:	3710      	adds	r7, #16
 8005cce:	46bd      	mov	sp, r7
 8005cd0:	bd80      	pop	{r7, pc}
 8005cd2:	bf00      	nop
 8005cd4:	2000ab8c 	.word	0x2000ab8c

08005cd8 <spiTransfer8>:

uint8_t spiTransfer8(uint8_t ch, uint8_t data)
{
 8005cd8:	b580      	push	{r7, lr}
 8005cda:	b086      	sub	sp, #24
 8005cdc:	af02      	add	r7, sp, #8
 8005cde:	4603      	mov	r3, r0
 8005ce0:	460a      	mov	r2, r1
 8005ce2:	71fb      	strb	r3, [r7, #7]
 8005ce4:	4613      	mov	r3, r2
 8005ce6:	71bb      	strb	r3, [r7, #6]
  uint8_t ret;
  spi_t  *p_spi = &spi_tbl[ch];
 8005ce8:	79fa      	ldrb	r2, [r7, #7]
 8005cea:	4613      	mov	r3, r2
 8005cec:	009b      	lsls	r3, r3, #2
 8005cee:	4413      	add	r3, r2
 8005cf0:	009b      	lsls	r3, r3, #2
 8005cf2:	4a0d      	ldr	r2, [pc, #52]	; (8005d28 <spiTransfer8+0x50>)
 8005cf4:	4413      	add	r3, r2
 8005cf6:	60fb      	str	r3, [r7, #12]


  if (p_spi->is_open == false) return 0;
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	781b      	ldrb	r3, [r3, #0]
 8005cfc:	f083 0301 	eor.w	r3, r3, #1
 8005d00:	b2db      	uxtb	r3, r3
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d001      	beq.n	8005d0a <spiTransfer8+0x32>
 8005d06:	2300      	movs	r3, #0
 8005d08:	e00a      	b.n	8005d20 <spiTransfer8+0x48>

  HAL_SPI_TransmitReceive(p_spi->h_spi, &data, &ret, 1, 10);
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	6898      	ldr	r0, [r3, #8]
 8005d0e:	f107 020b 	add.w	r2, r7, #11
 8005d12:	1db9      	adds	r1, r7, #6
 8005d14:	230a      	movs	r3, #10
 8005d16:	9300      	str	r3, [sp, #0]
 8005d18:	2301      	movs	r3, #1
 8005d1a:	f009 fbf7 	bl	800f50c <HAL_SPI_TransmitReceive>

  return ret;
 8005d1e:	7afb      	ldrb	r3, [r7, #11]
}
 8005d20:	4618      	mov	r0, r3
 8005d22:	3710      	adds	r7, #16
 8005d24:	46bd      	mov	sp, r7
 8005d26:	bd80      	pop	{r7, pc}
 8005d28:	2000ab8c 	.word	0x2000ab8c

08005d2c <spiDmaTxStart>:

  return ret;
}

void spiDmaTxStart(uint8_t spi_ch, uint8_t *p_buf, uint32_t length)
{
 8005d2c:	b580      	push	{r7, lr}
 8005d2e:	b086      	sub	sp, #24
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	4603      	mov	r3, r0
 8005d34:	60b9      	str	r1, [r7, #8]
 8005d36:	607a      	str	r2, [r7, #4]
 8005d38:	73fb      	strb	r3, [r7, #15]
  spi_t  *p_spi = &spi_tbl[spi_ch];
 8005d3a:	7bfa      	ldrb	r2, [r7, #15]
 8005d3c:	4613      	mov	r3, r2
 8005d3e:	009b      	lsls	r3, r3, #2
 8005d40:	4413      	add	r3, r2
 8005d42:	009b      	lsls	r3, r3, #2
 8005d44:	4a0c      	ldr	r2, [pc, #48]	; (8005d78 <spiDmaTxStart+0x4c>)
 8005d46:	4413      	add	r3, r2
 8005d48:	617b      	str	r3, [r7, #20]

  if (p_spi->is_open == false) return;
 8005d4a:	697b      	ldr	r3, [r7, #20]
 8005d4c:	781b      	ldrb	r3, [r3, #0]
 8005d4e:	f083 0301 	eor.w	r3, r3, #1
 8005d52:	b2db      	uxtb	r3, r3
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d10b      	bne.n	8005d70 <spiDmaTxStart+0x44>

  p_spi->is_tx_done = false;
 8005d58:	697b      	ldr	r3, [r7, #20]
 8005d5a:	2200      	movs	r2, #0
 8005d5c:	705a      	strb	r2, [r3, #1]
  HAL_SPI_Transmit_DMA(p_spi->h_spi, p_buf, length);
 8005d5e:	697b      	ldr	r3, [r7, #20]
 8005d60:	689b      	ldr	r3, [r3, #8]
 8005d62:	687a      	ldr	r2, [r7, #4]
 8005d64:	b292      	uxth	r2, r2
 8005d66:	68b9      	ldr	r1, [r7, #8]
 8005d68:	4618      	mov	r0, r3
 8005d6a:	f009 fd71 	bl	800f850 <HAL_SPI_Transmit_DMA>
 8005d6e:	e000      	b.n	8005d72 <spiDmaTxStart+0x46>
  if (p_spi->is_open == false) return;
 8005d70:	bf00      	nop
}
 8005d72:	3718      	adds	r7, #24
 8005d74:	46bd      	mov	sp, r7
 8005d76:	bd80      	pop	{r7, pc}
 8005d78:	2000ab8c 	.word	0x2000ab8c

08005d7c <spiDmaTxTransfer>:

bool spiDmaTxTransfer(uint8_t ch, void *buf, uint32_t length, uint32_t timeout)
{
 8005d7c:	b580      	push	{r7, lr}
 8005d7e:	b086      	sub	sp, #24
 8005d80:	af00      	add	r7, sp, #0
 8005d82:	60b9      	str	r1, [r7, #8]
 8005d84:	607a      	str	r2, [r7, #4]
 8005d86:	603b      	str	r3, [r7, #0]
 8005d88:	4603      	mov	r3, r0
 8005d8a:	73fb      	strb	r3, [r7, #15]
  bool ret = true;
 8005d8c:	2301      	movs	r3, #1
 8005d8e:	75fb      	strb	r3, [r7, #23]
  uint32_t t_time;


  spiDmaTxStart(ch, (uint8_t *)buf, length);
 8005d90:	7bfb      	ldrb	r3, [r7, #15]
 8005d92:	687a      	ldr	r2, [r7, #4]
 8005d94:	68b9      	ldr	r1, [r7, #8]
 8005d96:	4618      	mov	r0, r3
 8005d98:	f7ff ffc8 	bl	8005d2c <spiDmaTxStart>

  t_time = millis();
 8005d9c:	f7fb faa7 	bl	80012ee <millis>
 8005da0:	6138      	str	r0, [r7, #16]

  if (timeout == 0) return true;
 8005da2:	683b      	ldr	r3, [r7, #0]
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d101      	bne.n	8005dac <spiDmaTxTransfer+0x30>
 8005da8:	2301      	movs	r3, #1
 8005daa:	e013      	b.n	8005dd4 <spiDmaTxTransfer+0x58>

  while(1)
  {
    if(spiDmaTxIsDone(ch))
 8005dac:	7bfb      	ldrb	r3, [r7, #15]
 8005dae:	4618      	mov	r0, r3
 8005db0:	f000 f814 	bl	8005ddc <spiDmaTxIsDone>
 8005db4:	4603      	mov	r3, r0
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d10a      	bne.n	8005dd0 <spiDmaTxTransfer+0x54>
    {
      break;
    }
    if((millis()-t_time) > timeout)
 8005dba:	f7fb fa98 	bl	80012ee <millis>
 8005dbe:	4602      	mov	r2, r0
 8005dc0:	693b      	ldr	r3, [r7, #16]
 8005dc2:	1ad3      	subs	r3, r2, r3
 8005dc4:	683a      	ldr	r2, [r7, #0]
 8005dc6:	429a      	cmp	r2, r3
 8005dc8:	d2f0      	bcs.n	8005dac <spiDmaTxTransfer+0x30>
    {
      ret = false;
 8005dca:	2300      	movs	r3, #0
 8005dcc:	75fb      	strb	r3, [r7, #23]
      break;
 8005dce:	e000      	b.n	8005dd2 <spiDmaTxTransfer+0x56>
      break;
 8005dd0:	bf00      	nop
    }
  }

  return ret;
 8005dd2:	7dfb      	ldrb	r3, [r7, #23]
}
 8005dd4:	4618      	mov	r0, r3
 8005dd6:	3718      	adds	r7, #24
 8005dd8:	46bd      	mov	sp, r7
 8005dda:	bd80      	pop	{r7, pc}

08005ddc <spiDmaTxIsDone>:

bool spiDmaTxIsDone(uint8_t ch)
{
 8005ddc:	b480      	push	{r7}
 8005dde:	b085      	sub	sp, #20
 8005de0:	af00      	add	r7, sp, #0
 8005de2:	4603      	mov	r3, r0
 8005de4:	71fb      	strb	r3, [r7, #7]
  spi_t  *p_spi = &spi_tbl[ch];
 8005de6:	79fa      	ldrb	r2, [r7, #7]
 8005de8:	4613      	mov	r3, r2
 8005dea:	009b      	lsls	r3, r3, #2
 8005dec:	4413      	add	r3, r2
 8005dee:	009b      	lsls	r3, r3, #2
 8005df0:	4a09      	ldr	r2, [pc, #36]	; (8005e18 <spiDmaTxIsDone+0x3c>)
 8005df2:	4413      	add	r3, r2
 8005df4:	60fb      	str	r3, [r7, #12]

  if (p_spi->is_open == false)     return true;
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	781b      	ldrb	r3, [r3, #0]
 8005dfa:	f083 0301 	eor.w	r3, r3, #1
 8005dfe:	b2db      	uxtb	r3, r3
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d001      	beq.n	8005e08 <spiDmaTxIsDone+0x2c>
 8005e04:	2301      	movs	r3, #1
 8005e06:	e001      	b.n	8005e0c <spiDmaTxIsDone+0x30>

  return p_spi->is_tx_done;
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	785b      	ldrb	r3, [r3, #1]
}
 8005e0c:	4618      	mov	r0, r3
 8005e0e:	3714      	adds	r7, #20
 8005e10:	46bd      	mov	sp, r7
 8005e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e16:	4770      	bx	lr
 8005e18:	2000ab8c 	.word	0x2000ab8c

08005e1c <spiAttachTxInterrupt>:

void spiAttachTxInterrupt(uint8_t ch, void (*func)())
{
 8005e1c:	b480      	push	{r7}
 8005e1e:	b085      	sub	sp, #20
 8005e20:	af00      	add	r7, sp, #0
 8005e22:	4603      	mov	r3, r0
 8005e24:	6039      	str	r1, [r7, #0]
 8005e26:	71fb      	strb	r3, [r7, #7]
  spi_t  *p_spi = &spi_tbl[ch];
 8005e28:	79fa      	ldrb	r2, [r7, #7]
 8005e2a:	4613      	mov	r3, r2
 8005e2c:	009b      	lsls	r3, r3, #2
 8005e2e:	4413      	add	r3, r2
 8005e30:	009b      	lsls	r3, r3, #2
 8005e32:	4a0a      	ldr	r2, [pc, #40]	; (8005e5c <spiAttachTxInterrupt+0x40>)
 8005e34:	4413      	add	r3, r2
 8005e36:	60fb      	str	r3, [r7, #12]


  if (p_spi->is_open == false)     return;
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	781b      	ldrb	r3, [r3, #0]
 8005e3c:	f083 0301 	eor.w	r3, r3, #1
 8005e40:	b2db      	uxtb	r3, r3
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d103      	bne.n	8005e4e <spiAttachTxInterrupt+0x32>

  p_spi->func_tx = func;
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	683a      	ldr	r2, [r7, #0]
 8005e4a:	605a      	str	r2, [r3, #4]
 8005e4c:	e000      	b.n	8005e50 <spiAttachTxInterrupt+0x34>
  if (p_spi->is_open == false)     return;
 8005e4e:	bf00      	nop
}
 8005e50:	3714      	adds	r7, #20
 8005e52:	46bd      	mov	sp, r7
 8005e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e58:	4770      	bx	lr
 8005e5a:	bf00      	nop
 8005e5c:	2000ab8c 	.word	0x2000ab8c

08005e60 <HAL_SPI_ErrorCallback>:



void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8005e60:	b480      	push	{r7}
 8005e62:	b083      	sub	sp, #12
 8005e64:	af00      	add	r7, sp, #0
 8005e66:	6078      	str	r0, [r7, #4]
  if (hspi->Instance == spi_tbl[_DEF_SPI1].h_spi->Instance)
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681a      	ldr	r2, [r3, #0]
 8005e6c:	4b06      	ldr	r3, [pc, #24]	; (8005e88 <HAL_SPI_ErrorCallback+0x28>)
 8005e6e:	689b      	ldr	r3, [r3, #8]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	429a      	cmp	r2, r3
 8005e74:	d102      	bne.n	8005e7c <HAL_SPI_ErrorCallback+0x1c>
  {
    spi_tbl[_DEF_SPI1].is_error = true;
 8005e76:	4b04      	ldr	r3, [pc, #16]	; (8005e88 <HAL_SPI_ErrorCallback+0x28>)
 8005e78:	2201      	movs	r2, #1
 8005e7a:	709a      	strb	r2, [r3, #2]
  }
}
 8005e7c:	bf00      	nop
 8005e7e:	370c      	adds	r7, #12
 8005e80:	46bd      	mov	sp, r7
 8005e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e86:	4770      	bx	lr
 8005e88:	2000ab8c 	.word	0x2000ab8c

08005e8c <HAL_SPI_TxCpltCallback>:

void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005e8c:	b580      	push	{r7, lr}
 8005e8e:	b084      	sub	sp, #16
 8005e90:	af00      	add	r7, sp, #0
 8005e92:	6078      	str	r0, [r7, #4]
  spi_t  *p_spi;

  if (hspi->Instance == spi_tbl[_DEF_SPI1].h_spi->Instance)
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681a      	ldr	r2, [r3, #0]
 8005e98:	4b0a      	ldr	r3, [pc, #40]	; (8005ec4 <HAL_SPI_TxCpltCallback+0x38>)
 8005e9a:	689b      	ldr	r3, [r3, #8]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	429a      	cmp	r2, r3
 8005ea0:	d10b      	bne.n	8005eba <HAL_SPI_TxCpltCallback+0x2e>
  {
    p_spi = &spi_tbl[_DEF_SPI1];
 8005ea2:	4b08      	ldr	r3, [pc, #32]	; (8005ec4 <HAL_SPI_TxCpltCallback+0x38>)
 8005ea4:	60fb      	str	r3, [r7, #12]

    p_spi->is_tx_done = true;
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	2201      	movs	r2, #1
 8005eaa:	705a      	strb	r2, [r3, #1]

    if (p_spi->func_tx != NULL)
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	685b      	ldr	r3, [r3, #4]
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d002      	beq.n	8005eba <HAL_SPI_TxCpltCallback+0x2e>
    {
      (*p_spi->func_tx)();
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	685b      	ldr	r3, [r3, #4]
 8005eb8:	4798      	blx	r3
    }
  }
}
 8005eba:	bf00      	nop
 8005ebc:	3710      	adds	r7, #16
 8005ebe:	46bd      	mov	sp, r7
 8005ec0:	bd80      	pop	{r7, pc}
 8005ec2:	bf00      	nop
 8005ec4:	2000ab8c 	.word	0x2000ab8c

08005ec8 <HAL_SPI_MspInit>:
    }
  }
}

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8005ec8:	b580      	push	{r7, lr}
 8005eca:	b08a      	sub	sp, #40	; 0x28
 8005ecc:	af00      	add	r7, sp, #0
 8005ece:	6078      	str	r0, [r7, #4]

	  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005ed0:	f107 0314 	add.w	r3, r7, #20
 8005ed4:	2200      	movs	r2, #0
 8005ed6:	601a      	str	r2, [r3, #0]
 8005ed8:	605a      	str	r2, [r3, #4]
 8005eda:	609a      	str	r2, [r3, #8]
 8005edc:	60da      	str	r2, [r3, #12]
 8005ede:	611a      	str	r2, [r3, #16]
	  if(spiHandle->Instance==SPI1)
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	4a40      	ldr	r2, [pc, #256]	; (8005fe8 <HAL_SPI_MspInit+0x120>)
 8005ee6:	4293      	cmp	r3, r2
 8005ee8:	d179      	bne.n	8005fde <HAL_SPI_MspInit+0x116>
	  {
	  /* USER CODE BEGIN SPI1_MspInit 0 */
		  __HAL_RCC_DMA2_CLK_ENABLE();
 8005eea:	2300      	movs	r3, #0
 8005eec:	613b      	str	r3, [r7, #16]
 8005eee:	4b3f      	ldr	r3, [pc, #252]	; (8005fec <HAL_SPI_MspInit+0x124>)
 8005ef0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ef2:	4a3e      	ldr	r2, [pc, #248]	; (8005fec <HAL_SPI_MspInit+0x124>)
 8005ef4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8005ef8:	6313      	str	r3, [r2, #48]	; 0x30
 8005efa:	4b3c      	ldr	r3, [pc, #240]	; (8005fec <HAL_SPI_MspInit+0x124>)
 8005efc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005efe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005f02:	613b      	str	r3, [r7, #16]
 8005f04:	693b      	ldr	r3, [r7, #16]
	  /* USER CODE END SPI1_MspInit 0 */
	    /* SPI1 clock enable */
	    __HAL_RCC_SPI1_CLK_ENABLE();
 8005f06:	2300      	movs	r3, #0
 8005f08:	60fb      	str	r3, [r7, #12]
 8005f0a:	4b38      	ldr	r3, [pc, #224]	; (8005fec <HAL_SPI_MspInit+0x124>)
 8005f0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f0e:	4a37      	ldr	r2, [pc, #220]	; (8005fec <HAL_SPI_MspInit+0x124>)
 8005f10:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005f14:	6453      	str	r3, [r2, #68]	; 0x44
 8005f16:	4b35      	ldr	r3, [pc, #212]	; (8005fec <HAL_SPI_MspInit+0x124>)
 8005f18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f1a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005f1e:	60fb      	str	r3, [r7, #12]
 8005f20:	68fb      	ldr	r3, [r7, #12]

	    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005f22:	2300      	movs	r3, #0
 8005f24:	60bb      	str	r3, [r7, #8]
 8005f26:	4b31      	ldr	r3, [pc, #196]	; (8005fec <HAL_SPI_MspInit+0x124>)
 8005f28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f2a:	4a30      	ldr	r2, [pc, #192]	; (8005fec <HAL_SPI_MspInit+0x124>)
 8005f2c:	f043 0301 	orr.w	r3, r3, #1
 8005f30:	6313      	str	r3, [r2, #48]	; 0x30
 8005f32:	4b2e      	ldr	r3, [pc, #184]	; (8005fec <HAL_SPI_MspInit+0x124>)
 8005f34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f36:	f003 0301 	and.w	r3, r3, #1
 8005f3a:	60bb      	str	r3, [r7, #8]
 8005f3c:	68bb      	ldr	r3, [r7, #8]
	    /**SPI1 GPIO Configuration
	    PA5     ------> SPI1_SCK
	    PA7     ------> SPI1_MOSI
	    */
	    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8005f3e:	23a0      	movs	r3, #160	; 0xa0
 8005f40:	617b      	str	r3, [r7, #20]
	    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005f42:	2302      	movs	r3, #2
 8005f44:	61bb      	str	r3, [r7, #24]
	    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005f46:	2300      	movs	r3, #0
 8005f48:	61fb      	str	r3, [r7, #28]
	    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005f4a:	2303      	movs	r3, #3
 8005f4c:	623b      	str	r3, [r7, #32]
	    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8005f4e:	2305      	movs	r3, #5
 8005f50:	627b      	str	r3, [r7, #36]	; 0x24
	    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005f52:	f107 0314 	add.w	r3, r7, #20
 8005f56:	4619      	mov	r1, r3
 8005f58:	4825      	ldr	r0, [pc, #148]	; (8005ff0 <HAL_SPI_MspInit+0x128>)
 8005f5a:	f007 f841 	bl	800cfe0 <HAL_GPIO_Init>

	    /* SPI1 DMA Init */
	    /* SPI1_TX Init */
	    hdma_spi1_tx.Instance = DMA2_Stream5;
 8005f5e:	4b25      	ldr	r3, [pc, #148]	; (8005ff4 <HAL_SPI_MspInit+0x12c>)
 8005f60:	4a25      	ldr	r2, [pc, #148]	; (8005ff8 <HAL_SPI_MspInit+0x130>)
 8005f62:	601a      	str	r2, [r3, #0]
	    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 8005f64:	4b23      	ldr	r3, [pc, #140]	; (8005ff4 <HAL_SPI_MspInit+0x12c>)
 8005f66:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8005f6a:	605a      	str	r2, [r3, #4]
	    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005f6c:	4b21      	ldr	r3, [pc, #132]	; (8005ff4 <HAL_SPI_MspInit+0x12c>)
 8005f6e:	2240      	movs	r2, #64	; 0x40
 8005f70:	609a      	str	r2, [r3, #8]
	    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005f72:	4b20      	ldr	r3, [pc, #128]	; (8005ff4 <HAL_SPI_MspInit+0x12c>)
 8005f74:	2200      	movs	r2, #0
 8005f76:	60da      	str	r2, [r3, #12]
	    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005f78:	4b1e      	ldr	r3, [pc, #120]	; (8005ff4 <HAL_SPI_MspInit+0x12c>)
 8005f7a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005f7e:	611a      	str	r2, [r3, #16]
	    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8005f80:	4b1c      	ldr	r3, [pc, #112]	; (8005ff4 <HAL_SPI_MspInit+0x12c>)
 8005f82:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005f86:	615a      	str	r2, [r3, #20]
	    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8005f88:	4b1a      	ldr	r3, [pc, #104]	; (8005ff4 <HAL_SPI_MspInit+0x12c>)
 8005f8a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005f8e:	619a      	str	r2, [r3, #24]
	    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8005f90:	4b18      	ldr	r3, [pc, #96]	; (8005ff4 <HAL_SPI_MspInit+0x12c>)
 8005f92:	2200      	movs	r2, #0
 8005f94:	61da      	str	r2, [r3, #28]
	    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8005f96:	4b17      	ldr	r3, [pc, #92]	; (8005ff4 <HAL_SPI_MspInit+0x12c>)
 8005f98:	2200      	movs	r2, #0
 8005f9a:	621a      	str	r2, [r3, #32]
	    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005f9c:	4b15      	ldr	r3, [pc, #84]	; (8005ff4 <HAL_SPI_MspInit+0x12c>)
 8005f9e:	2200      	movs	r2, #0
 8005fa0:	625a      	str	r2, [r3, #36]	; 0x24
	    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8005fa2:	4814      	ldr	r0, [pc, #80]	; (8005ff4 <HAL_SPI_MspInit+0x12c>)
 8005fa4:	f006 fc20 	bl	800c7e8 <HAL_DMA_Init>
 8005fa8:	4603      	mov	r3, r0
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d001      	beq.n	8005fb2 <HAL_SPI_MspInit+0xea>
	    {
	      Error_Handler();
 8005fae:	f7fb fa0d 	bl	80013cc <Error_Handler>
	    }

	    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	4a0f      	ldr	r2, [pc, #60]	; (8005ff4 <HAL_SPI_MspInit+0x12c>)
 8005fb6:	649a      	str	r2, [r3, #72]	; 0x48
 8005fb8:	4a0e      	ldr	r2, [pc, #56]	; (8005ff4 <HAL_SPI_MspInit+0x12c>)
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	6393      	str	r3, [r2, #56]	; 0x38

	    /* SPI1 interrupt Init */
	    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8005fbe:	2200      	movs	r2, #0
 8005fc0:	2100      	movs	r1, #0
 8005fc2:	2023      	movs	r0, #35	; 0x23
 8005fc4:	f006 fbcb 	bl	800c75e <HAL_NVIC_SetPriority>
	    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8005fc8:	2023      	movs	r0, #35	; 0x23
 8005fca:	f006 fbe4 	bl	800c796 <HAL_NVIC_EnableIRQ>
	  /* USER CODE BEGIN SPI1_MspInit 1 */
	    /* DMA2_Stream3_IRQn interrupt configuration */
	    HAL_NVIC_SetPriority(DMA2_Stream5_IRQn, 5, 0);
 8005fce:	2200      	movs	r2, #0
 8005fd0:	2105      	movs	r1, #5
 8005fd2:	2044      	movs	r0, #68	; 0x44
 8005fd4:	f006 fbc3 	bl	800c75e <HAL_NVIC_SetPriority>
	    HAL_NVIC_EnableIRQ(DMA2_Stream5_IRQn);
 8005fd8:	2044      	movs	r0, #68	; 0x44
 8005fda:	f006 fbdc 	bl	800c796 <HAL_NVIC_EnableIRQ>
	  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8005fde:	bf00      	nop
 8005fe0:	3728      	adds	r7, #40	; 0x28
 8005fe2:	46bd      	mov	sp, r7
 8005fe4:	bd80      	pop	{r7, pc}
 8005fe6:	bf00      	nop
 8005fe8:	40013000 	.word	0x40013000
 8005fec:	40023800 	.word	0x40023800
 8005ff0:	40020000 	.word	0x40020000
 8005ff4:	2000abf8 	.word	0x2000abf8
 8005ff8:	40026488 	.word	0x40026488

08005ffc <HAL_SPI_MspDeInit>:

void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
{
 8005ffc:	b580      	push	{r7, lr}
 8005ffe:	b082      	sub	sp, #8
 8006000:	af00      	add	r7, sp, #0
 8006002:	6078      	str	r0, [r7, #4]

	  if(spiHandle->Instance==SPI1)
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	4a0c      	ldr	r2, [pc, #48]	; (800603c <HAL_SPI_MspDeInit+0x40>)
 800600a:	4293      	cmp	r3, r2
 800600c:	d111      	bne.n	8006032 <HAL_SPI_MspDeInit+0x36>
	  {
	  /* USER CODE BEGIN SPI1_MspDeInit 0 */

	  /* USER CODE END SPI1_MspDeInit 0 */
	    /* Peripheral clock disable */
	    __HAL_RCC_SPI1_CLK_DISABLE();
 800600e:	4b0c      	ldr	r3, [pc, #48]	; (8006040 <HAL_SPI_MspDeInit+0x44>)
 8006010:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006012:	4a0b      	ldr	r2, [pc, #44]	; (8006040 <HAL_SPI_MspDeInit+0x44>)
 8006014:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006018:	6453      	str	r3, [r2, #68]	; 0x44

	    /**SPI1 GPIO Configuration
	    PA5     ------> SPI1_SCK
	    PA7     ------> SPI1_MOSI
	    */
	    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_7);
 800601a:	21a0      	movs	r1, #160	; 0xa0
 800601c:	4809      	ldr	r0, [pc, #36]	; (8006044 <HAL_SPI_MspDeInit+0x48>)
 800601e:	f007 f963 	bl	800d2e8 <HAL_GPIO_DeInit>

	    /* SPI1 DMA DeInit */
	    HAL_DMA_DeInit(spiHandle->hdmatx);
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006026:	4618      	mov	r0, r3
 8006028:	f006 fc8c 	bl	800c944 <HAL_DMA_DeInit>

	    /* SPI1 interrupt Deinit */
	    HAL_NVIC_DisableIRQ(SPI1_IRQn);
 800602c:	2023      	movs	r0, #35	; 0x23
 800602e:	f006 fbc0 	bl	800c7b2 <HAL_NVIC_DisableIRQ>
	  /* USER CODE BEGIN SPI1_MspDeInit 1 */

	  /* USER CODE END SPI1_MspDeInit 1 */
	  }
}
 8006032:	bf00      	nop
 8006034:	3708      	adds	r7, #8
 8006036:	46bd      	mov	sp, r7
 8006038:	bd80      	pop	{r7, pc}
 800603a:	bf00      	nop
 800603c:	40013000 	.word	0x40013000
 8006040:	40023800 	.word	0x40023800
 8006044:	40020000 	.word	0x40020000

08006048 <tdsInit>:

tds_tbl_t tds_tbl[HW_TDS_MAX_CH];


bool tdsInit(void)
{
 8006048:	b580      	push	{r7, lr}
 800604a:	b086      	sub	sp, #24
 800604c:	af00      	add	r7, sp, #0
	bool ret = true;
 800604e:	2301      	movs	r3, #1
 8006050:	75fb      	strb	r3, [r7, #23]
	tds_tbl[0].aref = 3.3;
 8006052:	4b31      	ldr	r3, [pc, #196]	; (8006118 <tdsInit+0xd0>)
 8006054:	2203      	movs	r2, #3
 8006056:	701a      	strb	r2, [r3, #0]
	tds_tbl[0].temperature = 25.0;
 8006058:	4b2f      	ldr	r3, [pc, #188]	; (8006118 <tdsInit+0xd0>)
 800605a:	4a30      	ldr	r2, [pc, #192]	; (800611c <tdsInit+0xd4>)
 800605c:	609a      	str	r2, [r3, #8]
	tds_tbl[0].adcRange = 4096.0;
 800605e:	4b2e      	ldr	r3, [pc, #184]	; (8006118 <tdsInit+0xd0>)
 8006060:	f04f 428b 	mov.w	r2, #1166016512	; 0x45800000
 8006064:	60da      	str	r2, [r3, #12]
	tds_tbl[0].kValue = 1.0;
 8006066:	4b2c      	ldr	r3, [pc, #176]	; (8006118 <tdsInit+0xd0>)
 8006068:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800606c:	605a      	str	r2, [r3, #4]

	  ADC_ChannelConfTypeDef sConfig = {0};
 800606e:	1d3b      	adds	r3, r7, #4
 8006070:	2200      	movs	r2, #0
 8006072:	601a      	str	r2, [r3, #0]
 8006074:	605a      	str	r2, [r3, #4]
 8006076:	609a      	str	r2, [r3, #8]
 8006078:	60da      	str	r2, [r3, #12]

	  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	  */
	  hadc1.Instance = ADC1;
 800607a:	4b29      	ldr	r3, [pc, #164]	; (8006120 <tdsInit+0xd8>)
 800607c:	4a29      	ldr	r2, [pc, #164]	; (8006124 <tdsInit+0xdc>)
 800607e:	601a      	str	r2, [r3, #0]
	  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8006080:	4b27      	ldr	r3, [pc, #156]	; (8006120 <tdsInit+0xd8>)
 8006082:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8006086:	605a      	str	r2, [r3, #4]
	  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8006088:	4b25      	ldr	r3, [pc, #148]	; (8006120 <tdsInit+0xd8>)
 800608a:	2200      	movs	r2, #0
 800608c:	609a      	str	r2, [r3, #8]
	  hadc1.Init.ScanConvMode = ENABLE;
 800608e:	4b24      	ldr	r3, [pc, #144]	; (8006120 <tdsInit+0xd8>)
 8006090:	2201      	movs	r2, #1
 8006092:	611a      	str	r2, [r3, #16]
	  hadc1.Init.ContinuousConvMode = ENABLE;
 8006094:	4b22      	ldr	r3, [pc, #136]	; (8006120 <tdsInit+0xd8>)
 8006096:	2201      	movs	r2, #1
 8006098:	761a      	strb	r2, [r3, #24]
	  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800609a:	4b21      	ldr	r3, [pc, #132]	; (8006120 <tdsInit+0xd8>)
 800609c:	2200      	movs	r2, #0
 800609e:	f883 2020 	strb.w	r2, [r3, #32]
	  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80060a2:	4b1f      	ldr	r3, [pc, #124]	; (8006120 <tdsInit+0xd8>)
 80060a4:	2200      	movs	r2, #0
 80060a6:	62da      	str	r2, [r3, #44]	; 0x2c
	  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80060a8:	4b1d      	ldr	r3, [pc, #116]	; (8006120 <tdsInit+0xd8>)
 80060aa:	4a1f      	ldr	r2, [pc, #124]	; (8006128 <tdsInit+0xe0>)
 80060ac:	629a      	str	r2, [r3, #40]	; 0x28
	  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80060ae:	4b1c      	ldr	r3, [pc, #112]	; (8006120 <tdsInit+0xd8>)
 80060b0:	2200      	movs	r2, #0
 80060b2:	60da      	str	r2, [r3, #12]
	  hadc1.Init.NbrOfConversion = 1;
 80060b4:	4b1a      	ldr	r3, [pc, #104]	; (8006120 <tdsInit+0xd8>)
 80060b6:	2201      	movs	r2, #1
 80060b8:	61da      	str	r2, [r3, #28]
	  hadc1.Init.DMAContinuousRequests = ENABLE;
 80060ba:	4b19      	ldr	r3, [pc, #100]	; (8006120 <tdsInit+0xd8>)
 80060bc:	2201      	movs	r2, #1
 80060be:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80060c2:	4b17      	ldr	r3, [pc, #92]	; (8006120 <tdsInit+0xd8>)
 80060c4:	2201      	movs	r2, #1
 80060c6:	615a      	str	r2, [r3, #20]
	  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80060c8:	4815      	ldr	r0, [pc, #84]	; (8006120 <tdsInit+0xd8>)
 80060ca:	f005 fd0f 	bl	800baec <HAL_ADC_Init>
 80060ce:	4603      	mov	r3, r0
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d001      	beq.n	80060d8 <tdsInit+0x90>
	  {
	    Error_Handler();
 80060d4:	f7fb f97a 	bl	80013cc <Error_Handler>
	  }
	  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	  */
	  sConfig.Channel = ADC_CHANNEL_1;
 80060d8:	2301      	movs	r3, #1
 80060da:	607b      	str	r3, [r7, #4]
	  sConfig.Rank = 1;
 80060dc:	2301      	movs	r3, #1
 80060de:	60bb      	str	r3, [r7, #8]
	  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 80060e0:	2307      	movs	r3, #7
 80060e2:	60fb      	str	r3, [r7, #12]
	  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80060e4:	1d3b      	adds	r3, r7, #4
 80060e6:	4619      	mov	r1, r3
 80060e8:	480d      	ldr	r0, [pc, #52]	; (8006120 <tdsInit+0xd8>)
 80060ea:	f005 ff7f 	bl	800bfec <HAL_ADC_ConfigChannel>
 80060ee:	4603      	mov	r3, r0
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d001      	beq.n	80060f8 <tdsInit+0xb0>
	  {
	    Error_Handler();
 80060f4:	f7fb f96a 	bl	80013cc <Error_Handler>
	  }
	if (HAL_ADC_Start_DMA(&hadc1, &tds_tbl[0].analogValue, 1) != HAL_OK)
 80060f8:	2201      	movs	r2, #1
 80060fa:	490c      	ldr	r1, [pc, #48]	; (800612c <tdsInit+0xe4>)
 80060fc:	4808      	ldr	r0, [pc, #32]	; (8006120 <tdsInit+0xd8>)
 80060fe:	f005 fe79 	bl	800bdf4 <HAL_ADC_Start_DMA>
 8006102:	4603      	mov	r3, r0
 8006104:	2b00      	cmp	r3, #0
 8006106:	d001      	beq.n	800610c <tdsInit+0xc4>
	{
		Error_Handler();
 8006108:	f7fb f960 	bl	80013cc <Error_Handler>
	}

	return ret;
 800610c:	7dfb      	ldrb	r3, [r7, #23]

}
 800610e:	4618      	mov	r0, r3
 8006110:	3718      	adds	r7, #24
 8006112:	46bd      	mov	sp, r7
 8006114:	bd80      	pop	{r7, pc}
 8006116:	bf00      	nop
 8006118:	2000ad00 	.word	0x2000ad00
 800611c:	41c80000 	.word	0x41c80000
 8006120:	2000ac58 	.word	0x2000ac58
 8006124:	40012000 	.word	0x40012000
 8006128:	0f000001 	.word	0x0f000001
 800612c:	2000ad10 	.word	0x2000ad10

08006130 <tds_measure>:
bool tds_measure(void)
{
 8006130:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8006134:	b082      	sub	sp, #8
 8006136:	af00      	add	r7, sp, #0
	bool ret = true;
 8006138:	2301      	movs	r3, #1
 800613a:	71bb      	strb	r3, [r7, #6]
	static int16_t tdsHistTab[11];
	static int tdsHistIdx = 0;
	static uint32_t tdsValueSum = 0;

	tds_tbl_t *tds = &tds_tbl[0];
 800613c:	4b8e      	ldr	r3, [pc, #568]	; (8006378 <tds_measure+0x248>)
 800613e:	603b      	str	r3, [r7, #0]

	tds->voltage = tds->analogValue/tds->adcRange*tds->aref;
 8006140:	683b      	ldr	r3, [r7, #0]
 8006142:	691b      	ldr	r3, [r3, #16]
 8006144:	ee07 3a90 	vmov	s15, r3
 8006148:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800614c:	683b      	ldr	r3, [r7, #0]
 800614e:	edd3 7a03 	vldr	s15, [r3, #12]
 8006152:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006156:	683b      	ldr	r3, [r7, #0]
 8006158:	781b      	ldrb	r3, [r3, #0]
 800615a:	ee07 3a90 	vmov	s15, r3
 800615e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006162:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006166:	683b      	ldr	r3, [r7, #0]
 8006168:	edc3 7a05 	vstr	s15, [r3, #20]
	tds->ecValue=(133.42*tds->voltage*tds->voltage*tds->voltage - 255.86*tds->voltage*tds->voltage + 857.39*tds->voltage)*tds->kValue;
 800616c:	683b      	ldr	r3, [r7, #0]
 800616e:	695b      	ldr	r3, [r3, #20]
 8006170:	4618      	mov	r0, r3
 8006172:	f7fa fa01 	bl	8000578 <__aeabi_f2d>
 8006176:	a378      	add	r3, pc, #480	; (adr r3, 8006358 <tds_measure+0x228>)
 8006178:	e9d3 2300 	ldrd	r2, r3, [r3]
 800617c:	f7fa fa54 	bl	8000628 <__aeabi_dmul>
 8006180:	4602      	mov	r2, r0
 8006182:	460b      	mov	r3, r1
 8006184:	4614      	mov	r4, r2
 8006186:	461d      	mov	r5, r3
 8006188:	683b      	ldr	r3, [r7, #0]
 800618a:	695b      	ldr	r3, [r3, #20]
 800618c:	4618      	mov	r0, r3
 800618e:	f7fa f9f3 	bl	8000578 <__aeabi_f2d>
 8006192:	4602      	mov	r2, r0
 8006194:	460b      	mov	r3, r1
 8006196:	4620      	mov	r0, r4
 8006198:	4629      	mov	r1, r5
 800619a:	f7fa fa45 	bl	8000628 <__aeabi_dmul>
 800619e:	4602      	mov	r2, r0
 80061a0:	460b      	mov	r3, r1
 80061a2:	4614      	mov	r4, r2
 80061a4:	461d      	mov	r5, r3
 80061a6:	683b      	ldr	r3, [r7, #0]
 80061a8:	695b      	ldr	r3, [r3, #20]
 80061aa:	4618      	mov	r0, r3
 80061ac:	f7fa f9e4 	bl	8000578 <__aeabi_f2d>
 80061b0:	4602      	mov	r2, r0
 80061b2:	460b      	mov	r3, r1
 80061b4:	4620      	mov	r0, r4
 80061b6:	4629      	mov	r1, r5
 80061b8:	f7fa fa36 	bl	8000628 <__aeabi_dmul>
 80061bc:	4602      	mov	r2, r0
 80061be:	460b      	mov	r3, r1
 80061c0:	4614      	mov	r4, r2
 80061c2:	461d      	mov	r5, r3
 80061c4:	683b      	ldr	r3, [r7, #0]
 80061c6:	695b      	ldr	r3, [r3, #20]
 80061c8:	4618      	mov	r0, r3
 80061ca:	f7fa f9d5 	bl	8000578 <__aeabi_f2d>
 80061ce:	a364      	add	r3, pc, #400	; (adr r3, 8006360 <tds_measure+0x230>)
 80061d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061d4:	f7fa fa28 	bl	8000628 <__aeabi_dmul>
 80061d8:	4602      	mov	r2, r0
 80061da:	460b      	mov	r3, r1
 80061dc:	4690      	mov	r8, r2
 80061de:	4699      	mov	r9, r3
 80061e0:	683b      	ldr	r3, [r7, #0]
 80061e2:	695b      	ldr	r3, [r3, #20]
 80061e4:	4618      	mov	r0, r3
 80061e6:	f7fa f9c7 	bl	8000578 <__aeabi_f2d>
 80061ea:	4602      	mov	r2, r0
 80061ec:	460b      	mov	r3, r1
 80061ee:	4640      	mov	r0, r8
 80061f0:	4649      	mov	r1, r9
 80061f2:	f7fa fa19 	bl	8000628 <__aeabi_dmul>
 80061f6:	4602      	mov	r2, r0
 80061f8:	460b      	mov	r3, r1
 80061fa:	4620      	mov	r0, r4
 80061fc:	4629      	mov	r1, r5
 80061fe:	f7fa f85b 	bl	80002b8 <__aeabi_dsub>
 8006202:	4602      	mov	r2, r0
 8006204:	460b      	mov	r3, r1
 8006206:	4614      	mov	r4, r2
 8006208:	461d      	mov	r5, r3
 800620a:	683b      	ldr	r3, [r7, #0]
 800620c:	695b      	ldr	r3, [r3, #20]
 800620e:	4618      	mov	r0, r3
 8006210:	f7fa f9b2 	bl	8000578 <__aeabi_f2d>
 8006214:	a354      	add	r3, pc, #336	; (adr r3, 8006368 <tds_measure+0x238>)
 8006216:	e9d3 2300 	ldrd	r2, r3, [r3]
 800621a:	f7fa fa05 	bl	8000628 <__aeabi_dmul>
 800621e:	4602      	mov	r2, r0
 8006220:	460b      	mov	r3, r1
 8006222:	4620      	mov	r0, r4
 8006224:	4629      	mov	r1, r5
 8006226:	f7fa f849 	bl	80002bc <__adddf3>
 800622a:	4602      	mov	r2, r0
 800622c:	460b      	mov	r3, r1
 800622e:	4614      	mov	r4, r2
 8006230:	461d      	mov	r5, r3
 8006232:	683b      	ldr	r3, [r7, #0]
 8006234:	685b      	ldr	r3, [r3, #4]
 8006236:	4618      	mov	r0, r3
 8006238:	f7fa f99e 	bl	8000578 <__aeabi_f2d>
 800623c:	4602      	mov	r2, r0
 800623e:	460b      	mov	r3, r1
 8006240:	4620      	mov	r0, r4
 8006242:	4629      	mov	r1, r5
 8006244:	f7fa f9f0 	bl	8000628 <__aeabi_dmul>
 8006248:	4602      	mov	r2, r0
 800624a:	460b      	mov	r3, r1
 800624c:	4610      	mov	r0, r2
 800624e:	4619      	mov	r1, r3
 8006250:	f7fa fce2 	bl	8000c18 <__aeabi_d2f>
 8006254:	4602      	mov	r2, r0
 8006256:	683b      	ldr	r3, [r7, #0]
 8006258:	619a      	str	r2, [r3, #24]
	tds->ecValue25  =  tds->ecValue / (1.0+0.02*(tds->temperature-25.0));  //temperature compensation
 800625a:	683b      	ldr	r3, [r7, #0]
 800625c:	699b      	ldr	r3, [r3, #24]
 800625e:	4618      	mov	r0, r3
 8006260:	f7fa f98a 	bl	8000578 <__aeabi_f2d>
 8006264:	4604      	mov	r4, r0
 8006266:	460d      	mov	r5, r1
 8006268:	683b      	ldr	r3, [r7, #0]
 800626a:	689b      	ldr	r3, [r3, #8]
 800626c:	4618      	mov	r0, r3
 800626e:	f7fa f983 	bl	8000578 <__aeabi_f2d>
 8006272:	f04f 0200 	mov.w	r2, #0
 8006276:	4b41      	ldr	r3, [pc, #260]	; (800637c <tds_measure+0x24c>)
 8006278:	f7fa f81e 	bl	80002b8 <__aeabi_dsub>
 800627c:	4602      	mov	r2, r0
 800627e:	460b      	mov	r3, r1
 8006280:	4610      	mov	r0, r2
 8006282:	4619      	mov	r1, r3
 8006284:	a33a      	add	r3, pc, #232	; (adr r3, 8006370 <tds_measure+0x240>)
 8006286:	e9d3 2300 	ldrd	r2, r3, [r3]
 800628a:	f7fa f9cd 	bl	8000628 <__aeabi_dmul>
 800628e:	4602      	mov	r2, r0
 8006290:	460b      	mov	r3, r1
 8006292:	4610      	mov	r0, r2
 8006294:	4619      	mov	r1, r3
 8006296:	f04f 0200 	mov.w	r2, #0
 800629a:	4b39      	ldr	r3, [pc, #228]	; (8006380 <tds_measure+0x250>)
 800629c:	f7fa f80e 	bl	80002bc <__adddf3>
 80062a0:	4602      	mov	r2, r0
 80062a2:	460b      	mov	r3, r1
 80062a4:	4620      	mov	r0, r4
 80062a6:	4629      	mov	r1, r5
 80062a8:	f7fa fae8 	bl	800087c <__aeabi_ddiv>
 80062ac:	4602      	mov	r2, r0
 80062ae:	460b      	mov	r3, r1
 80062b0:	4610      	mov	r0, r2
 80062b2:	4619      	mov	r1, r3
 80062b4:	f7fa fcb0 	bl	8000c18 <__aeabi_d2f>
 80062b8:	4602      	mov	r2, r0
 80062ba:	683b      	ldr	r3, [r7, #0]
 80062bc:	61da      	str	r2, [r3, #28]
	tds->tdsValue = tds->ecValue25 * TdsFactor;
 80062be:	683b      	ldr	r3, [r7, #0]
 80062c0:	edd3 7a07 	vldr	s15, [r3, #28]
 80062c4:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80062c8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80062cc:	683b      	ldr	r3, [r7, #0]
 80062ce:	edc3 7a08 	vstr	s15, [r3, #32]

	uint8_t indexplus1 = (tdsHistIdx + 1);
 80062d2:	4b2c      	ldr	r3, [pc, #176]	; (8006384 <tds_measure+0x254>)
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	b2db      	uxtb	r3, r3
 80062d8:	3301      	adds	r3, #1
 80062da:	71fb      	strb	r3, [r7, #7]
	if (indexplus1 == 11) indexplus1 = 0;
 80062dc:	79fb      	ldrb	r3, [r7, #7]
 80062de:	2b0b      	cmp	r3, #11
 80062e0:	d101      	bne.n	80062e6 <tds_measure+0x1b6>
 80062e2:	2300      	movs	r3, #0
 80062e4:	71fb      	strb	r3, [r7, #7]
	tdsHistTab[tdsHistIdx] = tds->tdsValue;
 80062e6:	683b      	ldr	r3, [r7, #0]
 80062e8:	edd3 7a08 	vldr	s15, [r3, #32]
 80062ec:	4b25      	ldr	r3, [pc, #148]	; (8006384 <tds_measure+0x254>)
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80062f4:	ee17 2a90 	vmov	r2, s15
 80062f8:	b211      	sxth	r1, r2
 80062fa:	4a23      	ldr	r2, [pc, #140]	; (8006388 <tds_measure+0x258>)
 80062fc:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	tdsValueSum += tdsHistTab[tdsHistIdx];
 8006300:	4b20      	ldr	r3, [pc, #128]	; (8006384 <tds_measure+0x254>)
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	4a20      	ldr	r2, [pc, #128]	; (8006388 <tds_measure+0x258>)
 8006306:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 800630a:	461a      	mov	r2, r3
 800630c:	4b1f      	ldr	r3, [pc, #124]	; (800638c <tds_measure+0x25c>)
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	4413      	add	r3, r2
 8006312:	4a1e      	ldr	r2, [pc, #120]	; (800638c <tds_measure+0x25c>)
 8006314:	6013      	str	r3, [r2, #0]
	tdsValueSum -= tdsHistTab[indexplus1];
 8006316:	4b1d      	ldr	r3, [pc, #116]	; (800638c <tds_measure+0x25c>)
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	79fa      	ldrb	r2, [r7, #7]
 800631c:	491a      	ldr	r1, [pc, #104]	; (8006388 <tds_measure+0x258>)
 800631e:	f931 2012 	ldrsh.w	r2, [r1, r2, lsl #1]
 8006322:	1a9b      	subs	r3, r3, r2
 8006324:	4a19      	ldr	r2, [pc, #100]	; (800638c <tds_measure+0x25c>)
 8006326:	6013      	str	r3, [r2, #0]
	tdsHistIdx = indexplus1;
 8006328:	79fb      	ldrb	r3, [r7, #7]
 800632a:	4a16      	ldr	r2, [pc, #88]	; (8006384 <tds_measure+0x254>)
 800632c:	6013      	str	r3, [r2, #0]
	tds->filter_tdsValue = tdsValueSum / 10;
 800632e:	4b17      	ldr	r3, [pc, #92]	; (800638c <tds_measure+0x25c>)
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	4a17      	ldr	r2, [pc, #92]	; (8006390 <tds_measure+0x260>)
 8006334:	fba2 2303 	umull	r2, r3, r2, r3
 8006338:	08db      	lsrs	r3, r3, #3
 800633a:	ee07 3a90 	vmov	s15, r3
 800633e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006342:	683b      	ldr	r3, [r7, #0]
 8006344:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24

	return ret;
 8006348:	79bb      	ldrb	r3, [r7, #6]
}
 800634a:	4618      	mov	r0, r3
 800634c:	3708      	adds	r7, #8
 800634e:	46bd      	mov	sp, r7
 8006350:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8006354:	f3af 8000 	nop.w
 8006358:	a3d70a3d 	.word	0xa3d70a3d
 800635c:	4060ad70 	.word	0x4060ad70
 8006360:	1eb851ec 	.word	0x1eb851ec
 8006364:	406ffb85 	.word	0x406ffb85
 8006368:	b851eb85 	.word	0xb851eb85
 800636c:	408acb1e 	.word	0x408acb1e
 8006370:	47ae147b 	.word	0x47ae147b
 8006374:	3f947ae1 	.word	0x3f947ae1
 8006378:	2000ad00 	.word	0x2000ad00
 800637c:	40390000 	.word	0x40390000
 8006380:	3ff00000 	.word	0x3ff00000
 8006384:	2000ad28 	.word	0x2000ad28
 8006388:	2000ad2c 	.word	0x2000ad2c
 800638c:	2000ad44 	.word	0x2000ad44
 8006390:	cccccccd 	.word	0xcccccccd

08006394 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8006394:	b580      	push	{r7, lr}
 8006396:	b08a      	sub	sp, #40	; 0x28
 8006398:	af00      	add	r7, sp, #0
 800639a:	6078      	str	r0, [r7, #4]
	  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800639c:	f107 0314 	add.w	r3, r7, #20
 80063a0:	2200      	movs	r2, #0
 80063a2:	601a      	str	r2, [r3, #0]
 80063a4:	605a      	str	r2, [r3, #4]
 80063a6:	609a      	str	r2, [r3, #8]
 80063a8:	60da      	str	r2, [r3, #12]
 80063aa:	611a      	str	r2, [r3, #16]
	  if(adcHandle->Instance==ADC1)
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	4a3e      	ldr	r2, [pc, #248]	; (80064ac <HAL_ADC_MspInit+0x118>)
 80063b2:	4293      	cmp	r3, r2
 80063b4:	d175      	bne.n	80064a2 <HAL_ADC_MspInit+0x10e>
	  {
	  /* USER CODE BEGIN ADC1_MspInit 0 */
		  /* DMA controller clock enable */
		  __HAL_RCC_DMA2_CLK_ENABLE();
 80063b6:	2300      	movs	r3, #0
 80063b8:	613b      	str	r3, [r7, #16]
 80063ba:	4b3d      	ldr	r3, [pc, #244]	; (80064b0 <HAL_ADC_MspInit+0x11c>)
 80063bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063be:	4a3c      	ldr	r2, [pc, #240]	; (80064b0 <HAL_ADC_MspInit+0x11c>)
 80063c0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80063c4:	6313      	str	r3, [r2, #48]	; 0x30
 80063c6:	4b3a      	ldr	r3, [pc, #232]	; (80064b0 <HAL_ADC_MspInit+0x11c>)
 80063c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80063ce:	613b      	str	r3, [r7, #16]
 80063d0:	693b      	ldr	r3, [r7, #16]
	  /* USER CODE END ADC1_MspInit 0 */
	    /* ADC1 clock enable */
	    __HAL_RCC_ADC1_CLK_ENABLE();
 80063d2:	2300      	movs	r3, #0
 80063d4:	60fb      	str	r3, [r7, #12]
 80063d6:	4b36      	ldr	r3, [pc, #216]	; (80064b0 <HAL_ADC_MspInit+0x11c>)
 80063d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80063da:	4a35      	ldr	r2, [pc, #212]	; (80064b0 <HAL_ADC_MspInit+0x11c>)
 80063dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80063e0:	6453      	str	r3, [r2, #68]	; 0x44
 80063e2:	4b33      	ldr	r3, [pc, #204]	; (80064b0 <HAL_ADC_MspInit+0x11c>)
 80063e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80063e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80063ea:	60fb      	str	r3, [r7, #12]
 80063ec:	68fb      	ldr	r3, [r7, #12]

	    __HAL_RCC_GPIOA_CLK_ENABLE();
 80063ee:	2300      	movs	r3, #0
 80063f0:	60bb      	str	r3, [r7, #8]
 80063f2:	4b2f      	ldr	r3, [pc, #188]	; (80064b0 <HAL_ADC_MspInit+0x11c>)
 80063f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063f6:	4a2e      	ldr	r2, [pc, #184]	; (80064b0 <HAL_ADC_MspInit+0x11c>)
 80063f8:	f043 0301 	orr.w	r3, r3, #1
 80063fc:	6313      	str	r3, [r2, #48]	; 0x30
 80063fe:	4b2c      	ldr	r3, [pc, #176]	; (80064b0 <HAL_ADC_MspInit+0x11c>)
 8006400:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006402:	f003 0301 	and.w	r3, r3, #1
 8006406:	60bb      	str	r3, [r7, #8]
 8006408:	68bb      	ldr	r3, [r7, #8]
	    /**ADC1 GPIO Configuration
	    PA1     ------> ADC1_IN1
	    */
	    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800640a:	2302      	movs	r3, #2
 800640c:	617b      	str	r3, [r7, #20]
	    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800640e:	2303      	movs	r3, #3
 8006410:	61bb      	str	r3, [r7, #24]
	    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006412:	2300      	movs	r3, #0
 8006414:	61fb      	str	r3, [r7, #28]
	    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006416:	f107 0314 	add.w	r3, r7, #20
 800641a:	4619      	mov	r1, r3
 800641c:	4825      	ldr	r0, [pc, #148]	; (80064b4 <HAL_ADC_MspInit+0x120>)
 800641e:	f006 fddf 	bl	800cfe0 <HAL_GPIO_Init>

	    /* ADC1 DMA Init */
	    /* ADC1 Init */
	    hdma_adc1.Instance = DMA2_Stream0;
 8006422:	4b25      	ldr	r3, [pc, #148]	; (80064b8 <HAL_ADC_MspInit+0x124>)
 8006424:	4a25      	ldr	r2, [pc, #148]	; (80064bc <HAL_ADC_MspInit+0x128>)
 8006426:	601a      	str	r2, [r3, #0]
	    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8006428:	4b23      	ldr	r3, [pc, #140]	; (80064b8 <HAL_ADC_MspInit+0x124>)
 800642a:	2200      	movs	r2, #0
 800642c:	605a      	str	r2, [r3, #4]
	    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800642e:	4b22      	ldr	r3, [pc, #136]	; (80064b8 <HAL_ADC_MspInit+0x124>)
 8006430:	2200      	movs	r2, #0
 8006432:	609a      	str	r2, [r3, #8]
	    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8006434:	4b20      	ldr	r3, [pc, #128]	; (80064b8 <HAL_ADC_MspInit+0x124>)
 8006436:	2200      	movs	r2, #0
 8006438:	60da      	str	r2, [r3, #12]
	    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800643a:	4b1f      	ldr	r3, [pc, #124]	; (80064b8 <HAL_ADC_MspInit+0x124>)
 800643c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006440:	611a      	str	r2, [r3, #16]
	    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8006442:	4b1d      	ldr	r3, [pc, #116]	; (80064b8 <HAL_ADC_MspInit+0x124>)
 8006444:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8006448:	615a      	str	r2, [r3, #20]
	    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800644a:	4b1b      	ldr	r3, [pc, #108]	; (80064b8 <HAL_ADC_MspInit+0x124>)
 800644c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8006450:	619a      	str	r2, [r3, #24]
	    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8006452:	4b19      	ldr	r3, [pc, #100]	; (80064b8 <HAL_ADC_MspInit+0x124>)
 8006454:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006458:	61da      	str	r2, [r3, #28]
	    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800645a:	4b17      	ldr	r3, [pc, #92]	; (80064b8 <HAL_ADC_MspInit+0x124>)
 800645c:	2200      	movs	r2, #0
 800645e:	621a      	str	r2, [r3, #32]
	    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8006460:	4b15      	ldr	r3, [pc, #84]	; (80064b8 <HAL_ADC_MspInit+0x124>)
 8006462:	2200      	movs	r2, #0
 8006464:	625a      	str	r2, [r3, #36]	; 0x24
	    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8006466:	4814      	ldr	r0, [pc, #80]	; (80064b8 <HAL_ADC_MspInit+0x124>)
 8006468:	f006 f9be 	bl	800c7e8 <HAL_DMA_Init>
 800646c:	4603      	mov	r3, r0
 800646e:	2b00      	cmp	r3, #0
 8006470:	d001      	beq.n	8006476 <HAL_ADC_MspInit+0xe2>
	    {
	      Error_Handler();
 8006472:	f7fa ffab 	bl	80013cc <Error_Handler>
	    }

	    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	4a0f      	ldr	r2, [pc, #60]	; (80064b8 <HAL_ADC_MspInit+0x124>)
 800647a:	639a      	str	r2, [r3, #56]	; 0x38
 800647c:	4a0e      	ldr	r2, [pc, #56]	; (80064b8 <HAL_ADC_MspInit+0x124>)
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	6393      	str	r3, [r2, #56]	; 0x38

	    /* ADC1 interrupt Init */
	    HAL_NVIC_SetPriority(ADC_IRQn, 6, 0);
 8006482:	2200      	movs	r2, #0
 8006484:	2106      	movs	r1, #6
 8006486:	2012      	movs	r0, #18
 8006488:	f006 f969 	bl	800c75e <HAL_NVIC_SetPriority>
	    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800648c:	2012      	movs	r0, #18
 800648e:	f006 f982 	bl	800c796 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN ADC1_MspInit 1 */
    /* DMA2_Stream0_IRQn interrupt configuration */
    HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 6, 0);
 8006492:	2200      	movs	r2, #0
 8006494:	2106      	movs	r1, #6
 8006496:	2038      	movs	r0, #56	; 0x38
 8006498:	f006 f961 	bl	800c75e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800649c:	2038      	movs	r0, #56	; 0x38
 800649e:	f006 f97a 	bl	800c796 <HAL_NVIC_EnableIRQ>
  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80064a2:	bf00      	nop
 80064a4:	3728      	adds	r7, #40	; 0x28
 80064a6:	46bd      	mov	sp, r7
 80064a8:	bd80      	pop	{r7, pc}
 80064aa:	bf00      	nop
 80064ac:	40012000 	.word	0x40012000
 80064b0:	40023800 	.word	0x40023800
 80064b4:	40020000 	.word	0x40020000
 80064b8:	2000aca0 	.word	0x2000aca0
 80064bc:	40026410 	.word	0x40026410

080064c0 <uartInit>:
#endif



bool uartInit(void)
{
 80064c0:	b480      	push	{r7}
 80064c2:	b083      	sub	sp, #12
 80064c4:	af00      	add	r7, sp, #0
  for (int i=0; i<UART_MAX_CH; i++)
 80064c6:	2300      	movs	r3, #0
 80064c8:	607b      	str	r3, [r7, #4]
 80064ca:	e007      	b.n	80064dc <uartInit+0x1c>
  {
    is_open[i] = false;
 80064cc:	4a08      	ldr	r2, [pc, #32]	; (80064f0 <uartInit+0x30>)
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	4413      	add	r3, r2
 80064d2:	2200      	movs	r2, #0
 80064d4:	701a      	strb	r2, [r3, #0]
  for (int i=0; i<UART_MAX_CH; i++)
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	3301      	adds	r3, #1
 80064da:	607b      	str	r3, [r7, #4]
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	2b00      	cmp	r3, #0
 80064e0:	ddf4      	ble.n	80064cc <uartInit+0xc>
  }


  return true;
 80064e2:	2301      	movs	r3, #1
}
 80064e4:	4618      	mov	r0, r3
 80064e6:	370c      	adds	r7, #12
 80064e8:	46bd      	mov	sp, r7
 80064ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ee:	4770      	bx	lr
 80064f0:	2000ad48 	.word	0x2000ad48

080064f4 <uartOpen>:

bool uartOpen(uint8_t ch, uint32_t baud)
{
 80064f4:	b580      	push	{r7, lr}
 80064f6:	b086      	sub	sp, #24
 80064f8:	af00      	add	r7, sp, #0
 80064fa:	4603      	mov	r3, r0
 80064fc:	6039      	str	r1, [r7, #0]
 80064fe:	71fb      	strb	r3, [r7, #7]
  bool ret = false;
 8006500:	2300      	movs	r3, #0
 8006502:	75fb      	strb	r3, [r7, #23]

  switch(ch)
 8006504:	79fb      	ldrb	r3, [r7, #7]
 8006506:	2b00      	cmp	r3, #0
 8006508:	d002      	beq.n	8006510 <uartOpen+0x1c>
 800650a:	2b01      	cmp	r3, #1
 800650c:	d078      	beq.n	8006600 <uartOpen+0x10c>
 800650e:	e0ef      	b.n	80066f0 <uartOpen+0x1fc>
  {
    case _DEF_UART1:
        huart1.Instance         = USART1;
 8006510:	4b7a      	ldr	r3, [pc, #488]	; (80066fc <uartOpen+0x208>)
 8006512:	4a7b      	ldr	r2, [pc, #492]	; (8006700 <uartOpen+0x20c>)
 8006514:	601a      	str	r2, [r3, #0]
        huart1.Init.BaudRate    = baud;
 8006516:	4a79      	ldr	r2, [pc, #484]	; (80066fc <uartOpen+0x208>)
 8006518:	683b      	ldr	r3, [r7, #0]
 800651a:	6053      	str	r3, [r2, #4]
        huart1.Init.WordLength  = UART_WORDLENGTH_8B;
 800651c:	4b77      	ldr	r3, [pc, #476]	; (80066fc <uartOpen+0x208>)
 800651e:	2200      	movs	r2, #0
 8006520:	609a      	str	r2, [r3, #8]
        huart1.Init.StopBits    = UART_STOPBITS_1;
 8006522:	4b76      	ldr	r3, [pc, #472]	; (80066fc <uartOpen+0x208>)
 8006524:	2200      	movs	r2, #0
 8006526:	60da      	str	r2, [r3, #12]
        huart1.Init.Parity      = UART_PARITY_NONE;
 8006528:	4b74      	ldr	r3, [pc, #464]	; (80066fc <uartOpen+0x208>)
 800652a:	2200      	movs	r2, #0
 800652c:	611a      	str	r2, [r3, #16]
        huart1.Init.Mode        = UART_MODE_TX_RX;
 800652e:	4b73      	ldr	r3, [pc, #460]	; (80066fc <uartOpen+0x208>)
 8006530:	220c      	movs	r2, #12
 8006532:	615a      	str	r2, [r3, #20]
        huart1.Init.HwFlowCtl   = UART_HWCONTROL_NONE;
 8006534:	4b71      	ldr	r3, [pc, #452]	; (80066fc <uartOpen+0x208>)
 8006536:	2200      	movs	r2, #0
 8006538:	619a      	str	r2, [r3, #24]
        huart1.Init.OverSampling= UART_OVERSAMPLING_16;
 800653a:	4b70      	ldr	r3, [pc, #448]	; (80066fc <uartOpen+0x208>)
 800653c:	2200      	movs	r2, #0
 800653e:	61da      	str	r2, [r3, #28]

        HAL_UART_DeInit(&huart1);
 8006540:	486e      	ldr	r0, [pc, #440]	; (80066fc <uartOpen+0x208>)
 8006542:	f00a fb04 	bl	8010b4e <HAL_UART_DeInit>

        qbufferCreate(&qbuffer[ch], &rx_buf[0], 256);
 8006546:	79fb      	ldrb	r3, [r7, #7]
 8006548:	011b      	lsls	r3, r3, #4
 800654a:	4a6e      	ldr	r2, [pc, #440]	; (8006704 <uartOpen+0x210>)
 800654c:	4413      	add	r3, r2
 800654e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006552:	496d      	ldr	r1, [pc, #436]	; (8006708 <uartOpen+0x214>)
 8006554:	4618      	mov	r0, r3
 8006556:	f7fb f904 	bl	8001762 <qbufferCreate>

        /* DMA controller clock enable */
        __HAL_RCC_DMA2_CLK_ENABLE();
 800655a:	2300      	movs	r3, #0
 800655c:	613b      	str	r3, [r7, #16]
 800655e:	4b6b      	ldr	r3, [pc, #428]	; (800670c <uartOpen+0x218>)
 8006560:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006562:	4a6a      	ldr	r2, [pc, #424]	; (800670c <uartOpen+0x218>)
 8006564:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8006568:	6313      	str	r3, [r2, #48]	; 0x30
 800656a:	4b68      	ldr	r3, [pc, #416]	; (800670c <uartOpen+0x218>)
 800656c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800656e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006572:	613b      	str	r3, [r7, #16]
 8006574:	693b      	ldr	r3, [r7, #16]

        /* DMA interrupt init */
        /* DMA2_Stream2_IRQn interrupt configuration */
        HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 4, 0);
 8006576:	2200      	movs	r2, #0
 8006578:	2104      	movs	r1, #4
 800657a:	203a      	movs	r0, #58	; 0x3a
 800657c:	f006 f8ef 	bl	800c75e <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8006580:	203a      	movs	r0, #58	; 0x3a
 8006582:	f006 f908 	bl	800c796 <HAL_NVIC_EnableIRQ>
        /* DMA2_Stream7_IRQn interrupt configuration */
        HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 4, 0);
 8006586:	2200      	movs	r2, #0
 8006588:	2104      	movs	r1, #4
 800658a:	2046      	movs	r0, #70	; 0x46
 800658c:	f006 f8e7 	bl	800c75e <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8006590:	2046      	movs	r0, #70	; 0x46
 8006592:	f006 f900 	bl	800c796 <HAL_NVIC_EnableIRQ>

        if (HAL_UART_Init(&huart1) != HAL_OK)
 8006596:	4859      	ldr	r0, [pc, #356]	; (80066fc <uartOpen+0x208>)
 8006598:	f00a fa8c 	bl	8010ab4 <HAL_UART_Init>
 800659c:	4603      	mov	r3, r0
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d002      	beq.n	80065a8 <uartOpen+0xb4>
        {
          ret = false;
 80065a2:	2300      	movs	r3, #0
 80065a4:	75fb      	strb	r3, [r7, #23]
          }

          qbuffer[ch].in  = qbuffer[ch].len - hdma_usart1_rx.Instance->NDTR;
          qbuffer[ch].out = qbuffer[ch].in;
        }
      break;
 80065a6:	e0a3      	b.n	80066f0 <uartOpen+0x1fc>
          ret = true;
 80065a8:	2301      	movs	r3, #1
 80065aa:	75fb      	strb	r3, [r7, #23]
          is_open[ch] = true;
 80065ac:	79fb      	ldrb	r3, [r7, #7]
 80065ae:	4a58      	ldr	r2, [pc, #352]	; (8006710 <uartOpen+0x21c>)
 80065b0:	2101      	movs	r1, #1
 80065b2:	54d1      	strb	r1, [r2, r3]
          if(HAL_UART_Receive_DMA(&huart1, (uint8_t *)&rx_buf[0], 256) != HAL_OK)
 80065b4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80065b8:	4953      	ldr	r1, [pc, #332]	; (8006708 <uartOpen+0x214>)
 80065ba:	4850      	ldr	r0, [pc, #320]	; (80066fc <uartOpen+0x208>)
 80065bc:	f00a fb8c 	bl	8010cd8 <HAL_UART_Receive_DMA>
 80065c0:	4603      	mov	r3, r0
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d001      	beq.n	80065ca <uartOpen+0xd6>
            ret = false;
 80065c6:	2300      	movs	r3, #0
 80065c8:	75fb      	strb	r3, [r7, #23]
          qbuffer[ch].in  = qbuffer[ch].len - hdma_usart1_rx.Instance->NDTR;
 80065ca:	79fb      	ldrb	r3, [r7, #7]
 80065cc:	4a4d      	ldr	r2, [pc, #308]	; (8006704 <uartOpen+0x210>)
 80065ce:	011b      	lsls	r3, r3, #4
 80065d0:	4413      	add	r3, r2
 80065d2:	3308      	adds	r3, #8
 80065d4:	6819      	ldr	r1, [r3, #0]
 80065d6:	4b4f      	ldr	r3, [pc, #316]	; (8006714 <uartOpen+0x220>)
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	685a      	ldr	r2, [r3, #4]
 80065dc:	79fb      	ldrb	r3, [r7, #7]
 80065de:	1a8a      	subs	r2, r1, r2
 80065e0:	4948      	ldr	r1, [pc, #288]	; (8006704 <uartOpen+0x210>)
 80065e2:	011b      	lsls	r3, r3, #4
 80065e4:	440b      	add	r3, r1
 80065e6:	601a      	str	r2, [r3, #0]
          qbuffer[ch].out = qbuffer[ch].in;
 80065e8:	79fa      	ldrb	r2, [r7, #7]
 80065ea:	79fb      	ldrb	r3, [r7, #7]
 80065ec:	4945      	ldr	r1, [pc, #276]	; (8006704 <uartOpen+0x210>)
 80065ee:	0112      	lsls	r2, r2, #4
 80065f0:	440a      	add	r2, r1
 80065f2:	6812      	ldr	r2, [r2, #0]
 80065f4:	4943      	ldr	r1, [pc, #268]	; (8006704 <uartOpen+0x210>)
 80065f6:	011b      	lsls	r3, r3, #4
 80065f8:	440b      	add	r3, r1
 80065fa:	3304      	adds	r3, #4
 80065fc:	601a      	str	r2, [r3, #0]
      break;
 80065fe:	e077      	b.n	80066f0 <uartOpen+0x1fc>

    case _DEF_UART2:
      huart1.Instance         = USART1;
 8006600:	4b3e      	ldr	r3, [pc, #248]	; (80066fc <uartOpen+0x208>)
 8006602:	4a3f      	ldr	r2, [pc, #252]	; (8006700 <uartOpen+0x20c>)
 8006604:	601a      	str	r2, [r3, #0]
      huart1.Init.BaudRate    = baud;
 8006606:	4a3d      	ldr	r2, [pc, #244]	; (80066fc <uartOpen+0x208>)
 8006608:	683b      	ldr	r3, [r7, #0]
 800660a:	6053      	str	r3, [r2, #4]
      huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800660c:	4b3b      	ldr	r3, [pc, #236]	; (80066fc <uartOpen+0x208>)
 800660e:	2200      	movs	r2, #0
 8006610:	609a      	str	r2, [r3, #8]
      huart1.Init.StopBits = UART_STOPBITS_1;
 8006612:	4b3a      	ldr	r3, [pc, #232]	; (80066fc <uartOpen+0x208>)
 8006614:	2200      	movs	r2, #0
 8006616:	60da      	str	r2, [r3, #12]
      huart1.Init.Parity = UART_PARITY_NONE;
 8006618:	4b38      	ldr	r3, [pc, #224]	; (80066fc <uartOpen+0x208>)
 800661a:	2200      	movs	r2, #0
 800661c:	611a      	str	r2, [r3, #16]
      huart1.Init.Mode = UART_MODE_TX_RX;
 800661e:	4b37      	ldr	r3, [pc, #220]	; (80066fc <uartOpen+0x208>)
 8006620:	220c      	movs	r2, #12
 8006622:	615a      	str	r2, [r3, #20]
      huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8006624:	4b35      	ldr	r3, [pc, #212]	; (80066fc <uartOpen+0x208>)
 8006626:	2200      	movs	r2, #0
 8006628:	619a      	str	r2, [r3, #24]
      huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800662a:	4b34      	ldr	r3, [pc, #208]	; (80066fc <uartOpen+0x208>)
 800662c:	2200      	movs	r2, #0
 800662e:	61da      	str	r2, [r3, #28]

      HAL_UART_DeInit(&huart1);
 8006630:	4832      	ldr	r0, [pc, #200]	; (80066fc <uartOpen+0x208>)
 8006632:	f00a fa8c 	bl	8010b4e <HAL_UART_DeInit>

      qbufferCreate(&qbuffer[ch], &rx_buf[0], 256);
 8006636:	79fb      	ldrb	r3, [r7, #7]
 8006638:	011b      	lsls	r3, r3, #4
 800663a:	4a32      	ldr	r2, [pc, #200]	; (8006704 <uartOpen+0x210>)
 800663c:	4413      	add	r3, r2
 800663e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006642:	4931      	ldr	r1, [pc, #196]	; (8006708 <uartOpen+0x214>)
 8006644:	4618      	mov	r0, r3
 8006646:	f7fb f88c 	bl	8001762 <qbufferCreate>

      /* DMA controller clock enable */
      __HAL_RCC_DMA2_CLK_ENABLE();
 800664a:	2300      	movs	r3, #0
 800664c:	60fb      	str	r3, [r7, #12]
 800664e:	4b2f      	ldr	r3, [pc, #188]	; (800670c <uartOpen+0x218>)
 8006650:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006652:	4a2e      	ldr	r2, [pc, #184]	; (800670c <uartOpen+0x218>)
 8006654:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8006658:	6313      	str	r3, [r2, #48]	; 0x30
 800665a:	4b2c      	ldr	r3, [pc, #176]	; (800670c <uartOpen+0x218>)
 800665c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800665e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006662:	60fb      	str	r3, [r7, #12]
 8006664:	68fb      	ldr	r3, [r7, #12]

      /* DMA interrupt init */
      /* DMA2_Stream2_IRQn interrupt configuration */
      HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 4, 0);
 8006666:	2200      	movs	r2, #0
 8006668:	2104      	movs	r1, #4
 800666a:	203a      	movs	r0, #58	; 0x3a
 800666c:	f006 f877 	bl	800c75e <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8006670:	203a      	movs	r0, #58	; 0x3a
 8006672:	f006 f890 	bl	800c796 <HAL_NVIC_EnableIRQ>
      /* DMA2_Stream7_IRQn interrupt configuration */
      HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 4, 0);
 8006676:	2200      	movs	r2, #0
 8006678:	2104      	movs	r1, #4
 800667a:	2046      	movs	r0, #70	; 0x46
 800667c:	f006 f86f 	bl	800c75e <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8006680:	2046      	movs	r0, #70	; 0x46
 8006682:	f006 f888 	bl	800c796 <HAL_NVIC_EnableIRQ>


      if (HAL_UART_Init(&huart1) != HAL_OK)
 8006686:	481d      	ldr	r0, [pc, #116]	; (80066fc <uartOpen+0x208>)
 8006688:	f00a fa14 	bl	8010ab4 <HAL_UART_Init>
 800668c:	4603      	mov	r3, r0
 800668e:	2b00      	cmp	r3, #0
 8006690:	d002      	beq.n	8006698 <uartOpen+0x1a4>
      {
        ret = false;
 8006692:	2300      	movs	r3, #0
 8006694:	75fb      	strb	r3, [r7, #23]
        }

        qbuffer[ch].in  = qbuffer[ch].len - hdma_usart1_rx.Instance->NDTR;
        qbuffer[ch].out = qbuffer[ch].in;
      }
      break;
 8006696:	e02a      	b.n	80066ee <uartOpen+0x1fa>
        ret = true;
 8006698:	2301      	movs	r3, #1
 800669a:	75fb      	strb	r3, [r7, #23]
        is_open[ch] = true;
 800669c:	79fb      	ldrb	r3, [r7, #7]
 800669e:	4a1c      	ldr	r2, [pc, #112]	; (8006710 <uartOpen+0x21c>)
 80066a0:	2101      	movs	r1, #1
 80066a2:	54d1      	strb	r1, [r2, r3]
        if(HAL_UART_Receive_DMA(&huart1, (uint8_t *)&rx_buf[0], 256) != HAL_OK)
 80066a4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80066a8:	4917      	ldr	r1, [pc, #92]	; (8006708 <uartOpen+0x214>)
 80066aa:	4814      	ldr	r0, [pc, #80]	; (80066fc <uartOpen+0x208>)
 80066ac:	f00a fb14 	bl	8010cd8 <HAL_UART_Receive_DMA>
 80066b0:	4603      	mov	r3, r0
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d001      	beq.n	80066ba <uartOpen+0x1c6>
          ret = false;
 80066b6:	2300      	movs	r3, #0
 80066b8:	75fb      	strb	r3, [r7, #23]
        qbuffer[ch].in  = qbuffer[ch].len - hdma_usart1_rx.Instance->NDTR;
 80066ba:	79fb      	ldrb	r3, [r7, #7]
 80066bc:	4a11      	ldr	r2, [pc, #68]	; (8006704 <uartOpen+0x210>)
 80066be:	011b      	lsls	r3, r3, #4
 80066c0:	4413      	add	r3, r2
 80066c2:	3308      	adds	r3, #8
 80066c4:	6819      	ldr	r1, [r3, #0]
 80066c6:	4b13      	ldr	r3, [pc, #76]	; (8006714 <uartOpen+0x220>)
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	685a      	ldr	r2, [r3, #4]
 80066cc:	79fb      	ldrb	r3, [r7, #7]
 80066ce:	1a8a      	subs	r2, r1, r2
 80066d0:	490c      	ldr	r1, [pc, #48]	; (8006704 <uartOpen+0x210>)
 80066d2:	011b      	lsls	r3, r3, #4
 80066d4:	440b      	add	r3, r1
 80066d6:	601a      	str	r2, [r3, #0]
        qbuffer[ch].out = qbuffer[ch].in;
 80066d8:	79fa      	ldrb	r2, [r7, #7]
 80066da:	79fb      	ldrb	r3, [r7, #7]
 80066dc:	4909      	ldr	r1, [pc, #36]	; (8006704 <uartOpen+0x210>)
 80066de:	0112      	lsls	r2, r2, #4
 80066e0:	440a      	add	r2, r1
 80066e2:	6812      	ldr	r2, [r2, #0]
 80066e4:	4907      	ldr	r1, [pc, #28]	; (8006704 <uartOpen+0x210>)
 80066e6:	011b      	lsls	r3, r3, #4
 80066e8:	440b      	add	r3, r1
 80066ea:	3304      	adds	r3, #4
 80066ec:	601a      	str	r2, [r3, #0]
      break;
 80066ee:	bf00      	nop
  }

  return ret;
 80066f0:	7dfb      	ldrb	r3, [r7, #23]
}
 80066f2:	4618      	mov	r0, r3
 80066f4:	3718      	adds	r7, #24
 80066f6:	46bd      	mov	sp, r7
 80066f8:	bd80      	pop	{r7, pc}
 80066fa:	bf00      	nop
 80066fc:	2000ae5c 	.word	0x2000ae5c
 8006700:	40011000 	.word	0x40011000
 8006704:	2000ad4c 	.word	0x2000ad4c
 8006708:	2000ad5c 	.word	0x2000ad5c
 800670c:	40023800 	.word	0x40023800
 8006710:	2000ad48 	.word	0x2000ad48
 8006714:	2000aefc 	.word	0x2000aefc

08006718 <uartAvailable>:

uint32_t uartAvailable(uint8_t ch)
{
 8006718:	b580      	push	{r7, lr}
 800671a:	b084      	sub	sp, #16
 800671c:	af00      	add	r7, sp, #0
 800671e:	4603      	mov	r3, r0
 8006720:	71fb      	strb	r3, [r7, #7]
  uint32_t ret = 0;
 8006722:	2300      	movs	r3, #0
 8006724:	60fb      	str	r3, [r7, #12]

  switch(ch)
 8006726:	79fb      	ldrb	r3, [r7, #7]
 8006728:	2b00      	cmp	r3, #0
 800672a:	d002      	beq.n	8006732 <uartAvailable+0x1a>
 800672c:	2b01      	cmp	r3, #1
 800672e:	d018      	beq.n	8006762 <uartAvailable+0x4a>
 8006730:	e02f      	b.n	8006792 <uartAvailable+0x7a>
  {
    case _DEF_UART1:
      qbuffer[ch].in = (qbuffer[ch].len - hdma_usart1_rx.Instance->NDTR);
 8006732:	79fb      	ldrb	r3, [r7, #7]
 8006734:	4a19      	ldr	r2, [pc, #100]	; (800679c <uartAvailable+0x84>)
 8006736:	011b      	lsls	r3, r3, #4
 8006738:	4413      	add	r3, r2
 800673a:	3308      	adds	r3, #8
 800673c:	6819      	ldr	r1, [r3, #0]
 800673e:	4b18      	ldr	r3, [pc, #96]	; (80067a0 <uartAvailable+0x88>)
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	685a      	ldr	r2, [r3, #4]
 8006744:	79fb      	ldrb	r3, [r7, #7]
 8006746:	1a8a      	subs	r2, r1, r2
 8006748:	4914      	ldr	r1, [pc, #80]	; (800679c <uartAvailable+0x84>)
 800674a:	011b      	lsls	r3, r3, #4
 800674c:	440b      	add	r3, r1
 800674e:	601a      	str	r2, [r3, #0]
      ret = qbufferAvailable(&qbuffer[ch]);
 8006750:	79fb      	ldrb	r3, [r7, #7]
 8006752:	011b      	lsls	r3, r3, #4
 8006754:	4a11      	ldr	r2, [pc, #68]	; (800679c <uartAvailable+0x84>)
 8006756:	4413      	add	r3, r2
 8006758:	4618      	mov	r0, r3
 800675a:	f7fb f85a 	bl	8001812 <qbufferAvailable>
 800675e:	60f8      	str	r0, [r7, #12]
      break;
 8006760:	e017      	b.n	8006792 <uartAvailable+0x7a>

    case _DEF_UART2:
      qbuffer[ch].in = (qbuffer[ch].len - hdma_usart1_rx.Instance->NDTR);
 8006762:	79fb      	ldrb	r3, [r7, #7]
 8006764:	4a0d      	ldr	r2, [pc, #52]	; (800679c <uartAvailable+0x84>)
 8006766:	011b      	lsls	r3, r3, #4
 8006768:	4413      	add	r3, r2
 800676a:	3308      	adds	r3, #8
 800676c:	6819      	ldr	r1, [r3, #0]
 800676e:	4b0c      	ldr	r3, [pc, #48]	; (80067a0 <uartAvailable+0x88>)
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	685a      	ldr	r2, [r3, #4]
 8006774:	79fb      	ldrb	r3, [r7, #7]
 8006776:	1a8a      	subs	r2, r1, r2
 8006778:	4908      	ldr	r1, [pc, #32]	; (800679c <uartAvailable+0x84>)
 800677a:	011b      	lsls	r3, r3, #4
 800677c:	440b      	add	r3, r1
 800677e:	601a      	str	r2, [r3, #0]
      ret = qbufferAvailable(&qbuffer[ch]);
 8006780:	79fb      	ldrb	r3, [r7, #7]
 8006782:	011b      	lsls	r3, r3, #4
 8006784:	4a05      	ldr	r2, [pc, #20]	; (800679c <uartAvailable+0x84>)
 8006786:	4413      	add	r3, r2
 8006788:	4618      	mov	r0, r3
 800678a:	f7fb f842 	bl	8001812 <qbufferAvailable>
 800678e:	60f8      	str	r0, [r7, #12]
      break;
 8006790:	bf00      	nop
  }

  return ret;
 8006792:	68fb      	ldr	r3, [r7, #12]
}
 8006794:	4618      	mov	r0, r3
 8006796:	3710      	adds	r7, #16
 8006798:	46bd      	mov	sp, r7
 800679a:	bd80      	pop	{r7, pc}
 800679c:	2000ad4c 	.word	0x2000ad4c
 80067a0:	2000aefc 	.word	0x2000aefc

080067a4 <uartRead>:

uint8_t uartRead(uint8_t ch)
{
 80067a4:	b580      	push	{r7, lr}
 80067a6:	b084      	sub	sp, #16
 80067a8:	af00      	add	r7, sp, #0
 80067aa:	4603      	mov	r3, r0
 80067ac:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 0;
 80067ae:	2300      	movs	r3, #0
 80067b0:	73fb      	strb	r3, [r7, #15]

  switch(ch)
 80067b2:	79fb      	ldrb	r3, [r7, #7]
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d002      	beq.n	80067be <uartRead+0x1a>
 80067b8:	2b01      	cmp	r3, #1
 80067ba:	d008      	beq.n	80067ce <uartRead+0x2a>
 80067bc:	e00f      	b.n	80067de <uartRead+0x3a>
  {
    case _DEF_UART1:
      qbufferRead(&qbuffer[_DEF_UART1], &ret, 1);
 80067be:	f107 030f 	add.w	r3, r7, #15
 80067c2:	2201      	movs	r2, #1
 80067c4:	4619      	mov	r1, r3
 80067c6:	4808      	ldr	r0, [pc, #32]	; (80067e8 <uartRead+0x44>)
 80067c8:	f7fa ffe6 	bl	8001798 <qbufferRead>
      break;
 80067cc:	e007      	b.n	80067de <uartRead+0x3a>

    case _DEF_UART2:
      qbufferRead(&qbuffer[_DEF_UART2], &ret, 1);
 80067ce:	f107 030f 	add.w	r3, r7, #15
 80067d2:	2201      	movs	r2, #1
 80067d4:	4619      	mov	r1, r3
 80067d6:	4805      	ldr	r0, [pc, #20]	; (80067ec <uartRead+0x48>)
 80067d8:	f7fa ffde 	bl	8001798 <qbufferRead>
      break;
 80067dc:	bf00      	nop
  }

  return ret;
 80067de:	7bfb      	ldrb	r3, [r7, #15]
}
 80067e0:	4618      	mov	r0, r3
 80067e2:	3710      	adds	r7, #16
 80067e4:	46bd      	mov	sp, r7
 80067e6:	bd80      	pop	{r7, pc}
 80067e8:	2000ad4c 	.word	0x2000ad4c
 80067ec:	2000ad5c 	.word	0x2000ad5c

080067f0 <uartWrite>:

uint32_t uartWrite(uint8_t ch, uint8_t *p_data, uint32_t length)
{
 80067f0:	b580      	push	{r7, lr}
 80067f2:	b086      	sub	sp, #24
 80067f4:	af00      	add	r7, sp, #0
 80067f6:	4603      	mov	r3, r0
 80067f8:	60b9      	str	r1, [r7, #8]
 80067fa:	607a      	str	r2, [r7, #4]
 80067fc:	73fb      	strb	r3, [r7, #15]
  uint32_t ret = 0;
 80067fe:	2300      	movs	r3, #0
 8006800:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef status;  /* DMA controller clock enable */

  switch(ch)
 8006802:	7bfb      	ldrb	r3, [r7, #15]
 8006804:	2b00      	cmp	r3, #0
 8006806:	d002      	beq.n	800680e <uartWrite+0x1e>
 8006808:	2b01      	cmp	r3, #1
 800680a:	d00f      	beq.n	800682c <uartWrite+0x3c>
 800680c:	e020      	b.n	8006850 <uartWrite+0x60>
  {
    case _DEF_UART1:
        status = HAL_UART_Transmit(&huart1, p_data, length, 100);
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	b29a      	uxth	r2, r3
 8006812:	2364      	movs	r3, #100	; 0x64
 8006814:	68b9      	ldr	r1, [r7, #8]
 8006816:	4811      	ldr	r0, [pc, #68]	; (800685c <uartWrite+0x6c>)
 8006818:	f00a f9c5 	bl	8010ba6 <HAL_UART_Transmit>
 800681c:	4603      	mov	r3, r0
 800681e:	74fb      	strb	r3, [r7, #19]
        if (status == HAL_OK)
 8006820:	7cfb      	ldrb	r3, [r7, #19]
 8006822:	2b00      	cmp	r3, #0
 8006824:	d111      	bne.n	800684a <uartWrite+0x5a>
        {
          ret = length;
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	617b      	str	r3, [r7, #20]
        }
      break;
 800682a:	e00e      	b.n	800684a <uartWrite+0x5a>

    case _DEF_UART2:
      status = HAL_UART_Transmit(&huart1, p_data, length, 100);
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	b29a      	uxth	r2, r3
 8006830:	2364      	movs	r3, #100	; 0x64
 8006832:	68b9      	ldr	r1, [r7, #8]
 8006834:	4809      	ldr	r0, [pc, #36]	; (800685c <uartWrite+0x6c>)
 8006836:	f00a f9b6 	bl	8010ba6 <HAL_UART_Transmit>
 800683a:	4603      	mov	r3, r0
 800683c:	74fb      	strb	r3, [r7, #19]
      if (status == HAL_OK)
 800683e:	7cfb      	ldrb	r3, [r7, #19]
 8006840:	2b00      	cmp	r3, #0
 8006842:	d104      	bne.n	800684e <uartWrite+0x5e>
      {
        ret = length;
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	617b      	str	r3, [r7, #20]
      }
      break;
 8006848:	e001      	b.n	800684e <uartWrite+0x5e>
      break;
 800684a:	bf00      	nop
 800684c:	e000      	b.n	8006850 <uartWrite+0x60>
      break;
 800684e:	bf00      	nop
  }

  return ret;
 8006850:	697b      	ldr	r3, [r7, #20]
}
 8006852:	4618      	mov	r0, r3
 8006854:	3718      	adds	r7, #24
 8006856:	46bd      	mov	sp, r7
 8006858:	bd80      	pop	{r7, pc}
 800685a:	bf00      	nop
 800685c:	2000ae5c 	.word	0x2000ae5c

08006860 <uartPrintf>:

uint32_t uartPrintf(uint8_t ch, char *fmt, ...)
{
 8006860:	b40e      	push	{r1, r2, r3}
 8006862:	b580      	push	{r7, lr}
 8006864:	b0c7      	sub	sp, #284	; 0x11c
 8006866:	af00      	add	r7, sp, #0
 8006868:	4602      	mov	r2, r0
 800686a:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800686e:	f2a3 1311 	subw	r3, r3, #273	; 0x111
 8006872:	701a      	strb	r2, [r3, #0]
  char buf[256];
  va_list args;
  int len;
  uint32_t ret;

  va_start(args, fmt);
 8006874:	f507 7294 	add.w	r2, r7, #296	; 0x128
 8006878:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800687c:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8006880:	601a      	str	r2, [r3, #0]
  len = vsnprintf(buf, 256, fmt, args);
 8006882:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8006886:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800688a:	f107 0010 	add.w	r0, r7, #16
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 8006894:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006898:	f00d fd04 	bl	80142a4 <vsniprintf>
 800689c:	f8c7 0114 	str.w	r0, [r7, #276]	; 0x114

  ret = uartWrite(ch, (uint8_t *)buf, len);
 80068a0:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 80068a4:	f107 0110 	add.w	r1, r7, #16
 80068a8:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80068ac:	f2a3 1311 	subw	r3, r3, #273	; 0x111
 80068b0:	781b      	ldrb	r3, [r3, #0]
 80068b2:	4618      	mov	r0, r3
 80068b4:	f7ff ff9c 	bl	80067f0 <uartWrite>
 80068b8:	f8c7 0110 	str.w	r0, [r7, #272]	; 0x110

  va_end(args);


  return ret;
 80068bc:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
}
 80068c0:	4618      	mov	r0, r3
 80068c2:	f507 778e 	add.w	r7, r7, #284	; 0x11c
 80068c6:	46bd      	mov	sp, r7
 80068c8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80068cc:	b003      	add	sp, #12
 80068ce:	4770      	bx	lr

080068d0 <HAL_UART_ErrorCallback>:
}



void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80068d0:	b480      	push	{r7}
 80068d2:	b083      	sub	sp, #12
 80068d4:	af00      	add	r7, sp, #0
 80068d6:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART1)
  {
  }
}
 80068d8:	bf00      	nop
 80068da:	370c      	adds	r7, #12
 80068dc:	46bd      	mov	sp, r7
 80068de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e2:	4770      	bx	lr

080068e4 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80068e4:	b480      	push	{r7}
 80068e6:	b083      	sub	sp, #12
 80068e8:	af00      	add	r7, sp, #0
 80068ea:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART1)
  {
//    qbufferWrite(&qbuffer[_DEF_UART2], &rx_data[_DEF_UART2], 1);
//    HAL_UART_Receive_IT(&huart1, (uint8_t *)&rx_data[_DEF_UART2], 1);
  }
}
 80068ec:	bf00      	nop
 80068ee:	370c      	adds	r7, #12
 80068f0:	46bd      	mov	sp, r7
 80068f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f6:	4770      	bx	lr

080068f8 <HAL_UART_MspInit>:


void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80068f8:	b580      	push	{r7, lr}
 80068fa:	b08a      	sub	sp, #40	; 0x28
 80068fc:	af00      	add	r7, sp, #0
 80068fe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006900:	f107 0314 	add.w	r3, r7, #20
 8006904:	2200      	movs	r2, #0
 8006906:	601a      	str	r2, [r3, #0]
 8006908:	605a      	str	r2, [r3, #4]
 800690a:	609a      	str	r2, [r3, #8]
 800690c:	60da      	str	r2, [r3, #12]
 800690e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	4a5b      	ldr	r2, [pc, #364]	; (8006a84 <HAL_UART_MspInit+0x18c>)
 8006916:	4293      	cmp	r3, r2
 8006918:	f040 80b0 	bne.w	8006a7c <HAL_UART_MspInit+0x184>
  {
	  /* USER CODE BEGIN USART1_MspInit 0 */

	  /* USER CODE END USART1_MspInit 0 */
	    /* USART1 clock enable */
	    __HAL_RCC_USART1_CLK_ENABLE();
 800691c:	2300      	movs	r3, #0
 800691e:	613b      	str	r3, [r7, #16]
 8006920:	4b59      	ldr	r3, [pc, #356]	; (8006a88 <HAL_UART_MspInit+0x190>)
 8006922:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006924:	4a58      	ldr	r2, [pc, #352]	; (8006a88 <HAL_UART_MspInit+0x190>)
 8006926:	f043 0310 	orr.w	r3, r3, #16
 800692a:	6453      	str	r3, [r2, #68]	; 0x44
 800692c:	4b56      	ldr	r3, [pc, #344]	; (8006a88 <HAL_UART_MspInit+0x190>)
 800692e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006930:	f003 0310 	and.w	r3, r3, #16
 8006934:	613b      	str	r3, [r7, #16]
 8006936:	693b      	ldr	r3, [r7, #16]

	    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006938:	2300      	movs	r3, #0
 800693a:	60fb      	str	r3, [r7, #12]
 800693c:	4b52      	ldr	r3, [pc, #328]	; (8006a88 <HAL_UART_MspInit+0x190>)
 800693e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006940:	4a51      	ldr	r2, [pc, #324]	; (8006a88 <HAL_UART_MspInit+0x190>)
 8006942:	f043 0301 	orr.w	r3, r3, #1
 8006946:	6313      	str	r3, [r2, #48]	; 0x30
 8006948:	4b4f      	ldr	r3, [pc, #316]	; (8006a88 <HAL_UART_MspInit+0x190>)
 800694a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800694c:	f003 0301 	and.w	r3, r3, #1
 8006950:	60fb      	str	r3, [r7, #12]
 8006952:	68fb      	ldr	r3, [r7, #12]
	    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006954:	2300      	movs	r3, #0
 8006956:	60bb      	str	r3, [r7, #8]
 8006958:	4b4b      	ldr	r3, [pc, #300]	; (8006a88 <HAL_UART_MspInit+0x190>)
 800695a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800695c:	4a4a      	ldr	r2, [pc, #296]	; (8006a88 <HAL_UART_MspInit+0x190>)
 800695e:	f043 0302 	orr.w	r3, r3, #2
 8006962:	6313      	str	r3, [r2, #48]	; 0x30
 8006964:	4b48      	ldr	r3, [pc, #288]	; (8006a88 <HAL_UART_MspInit+0x190>)
 8006966:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006968:	f003 0302 	and.w	r3, r3, #2
 800696c:	60bb      	str	r3, [r7, #8]
 800696e:	68bb      	ldr	r3, [r7, #8]
	    /**USART1 GPIO Configuration
	    PB6     ------> USART1_TX
	    PA10     ------> USART1_RX
	    */
	    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8006970:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006974:	617b      	str	r3, [r7, #20]
	    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006976:	2302      	movs	r3, #2
 8006978:	61bb      	str	r3, [r7, #24]
	    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800697a:	2300      	movs	r3, #0
 800697c:	61fb      	str	r3, [r7, #28]
	    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800697e:	2303      	movs	r3, #3
 8006980:	623b      	str	r3, [r7, #32]
	    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8006982:	2307      	movs	r3, #7
 8006984:	627b      	str	r3, [r7, #36]	; 0x24
	    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006986:	f107 0314 	add.w	r3, r7, #20
 800698a:	4619      	mov	r1, r3
 800698c:	483f      	ldr	r0, [pc, #252]	; (8006a8c <HAL_UART_MspInit+0x194>)
 800698e:	f006 fb27 	bl	800cfe0 <HAL_GPIO_Init>

	    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8006992:	2340      	movs	r3, #64	; 0x40
 8006994:	617b      	str	r3, [r7, #20]
	    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006996:	2302      	movs	r3, #2
 8006998:	61bb      	str	r3, [r7, #24]
	    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800699a:	2300      	movs	r3, #0
 800699c:	61fb      	str	r3, [r7, #28]
	    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800699e:	2303      	movs	r3, #3
 80069a0:	623b      	str	r3, [r7, #32]
	    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80069a2:	2307      	movs	r3, #7
 80069a4:	627b      	str	r3, [r7, #36]	; 0x24
	    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80069a6:	f107 0314 	add.w	r3, r7, #20
 80069aa:	4619      	mov	r1, r3
 80069ac:	4838      	ldr	r0, [pc, #224]	; (8006a90 <HAL_UART_MspInit+0x198>)
 80069ae:	f006 fb17 	bl	800cfe0 <HAL_GPIO_Init>

	    /* USART1 DMA Init */
	    /* USART1_TX Init */
	    hdma_usart1_tx.Instance = DMA2_Stream7;
 80069b2:	4b38      	ldr	r3, [pc, #224]	; (8006a94 <HAL_UART_MspInit+0x19c>)
 80069b4:	4a38      	ldr	r2, [pc, #224]	; (8006a98 <HAL_UART_MspInit+0x1a0>)
 80069b6:	601a      	str	r2, [r3, #0]
	    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 80069b8:	4b36      	ldr	r3, [pc, #216]	; (8006a94 <HAL_UART_MspInit+0x19c>)
 80069ba:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80069be:	605a      	str	r2, [r3, #4]
	    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80069c0:	4b34      	ldr	r3, [pc, #208]	; (8006a94 <HAL_UART_MspInit+0x19c>)
 80069c2:	2240      	movs	r2, #64	; 0x40
 80069c4:	609a      	str	r2, [r3, #8]
	    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80069c6:	4b33      	ldr	r3, [pc, #204]	; (8006a94 <HAL_UART_MspInit+0x19c>)
 80069c8:	2200      	movs	r2, #0
 80069ca:	60da      	str	r2, [r3, #12]
	    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80069cc:	4b31      	ldr	r3, [pc, #196]	; (8006a94 <HAL_UART_MspInit+0x19c>)
 80069ce:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80069d2:	611a      	str	r2, [r3, #16]
	    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80069d4:	4b2f      	ldr	r3, [pc, #188]	; (8006a94 <HAL_UART_MspInit+0x19c>)
 80069d6:	2200      	movs	r2, #0
 80069d8:	615a      	str	r2, [r3, #20]
	    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80069da:	4b2e      	ldr	r3, [pc, #184]	; (8006a94 <HAL_UART_MspInit+0x19c>)
 80069dc:	2200      	movs	r2, #0
 80069de:	619a      	str	r2, [r3, #24]
	    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80069e0:	4b2c      	ldr	r3, [pc, #176]	; (8006a94 <HAL_UART_MspInit+0x19c>)
 80069e2:	2200      	movs	r2, #0
 80069e4:	61da      	str	r2, [r3, #28]
	    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80069e6:	4b2b      	ldr	r3, [pc, #172]	; (8006a94 <HAL_UART_MspInit+0x19c>)
 80069e8:	2200      	movs	r2, #0
 80069ea:	621a      	str	r2, [r3, #32]
	    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80069ec:	4b29      	ldr	r3, [pc, #164]	; (8006a94 <HAL_UART_MspInit+0x19c>)
 80069ee:	2200      	movs	r2, #0
 80069f0:	625a      	str	r2, [r3, #36]	; 0x24
	    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80069f2:	4828      	ldr	r0, [pc, #160]	; (8006a94 <HAL_UART_MspInit+0x19c>)
 80069f4:	f005 fef8 	bl	800c7e8 <HAL_DMA_Init>
 80069f8:	4603      	mov	r3, r0
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d001      	beq.n	8006a02 <HAL_UART_MspInit+0x10a>
	    {
	      Error_Handler();
 80069fe:	f7fa fce5 	bl	80013cc <Error_Handler>
	    }

	    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	4a23      	ldr	r2, [pc, #140]	; (8006a94 <HAL_UART_MspInit+0x19c>)
 8006a06:	631a      	str	r2, [r3, #48]	; 0x30
 8006a08:	4a22      	ldr	r2, [pc, #136]	; (8006a94 <HAL_UART_MspInit+0x19c>)
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	6393      	str	r3, [r2, #56]	; 0x38

	    /* USART1_RX Init */
	    hdma_usart1_rx.Instance = DMA2_Stream2;
 8006a0e:	4b23      	ldr	r3, [pc, #140]	; (8006a9c <HAL_UART_MspInit+0x1a4>)
 8006a10:	4a23      	ldr	r2, [pc, #140]	; (8006aa0 <HAL_UART_MspInit+0x1a8>)
 8006a12:	601a      	str	r2, [r3, #0]
	    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8006a14:	4b21      	ldr	r3, [pc, #132]	; (8006a9c <HAL_UART_MspInit+0x1a4>)
 8006a16:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8006a1a:	605a      	str	r2, [r3, #4]
	    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8006a1c:	4b1f      	ldr	r3, [pc, #124]	; (8006a9c <HAL_UART_MspInit+0x1a4>)
 8006a1e:	2200      	movs	r2, #0
 8006a20:	609a      	str	r2, [r3, #8]
	    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8006a22:	4b1e      	ldr	r3, [pc, #120]	; (8006a9c <HAL_UART_MspInit+0x1a4>)
 8006a24:	2200      	movs	r2, #0
 8006a26:	60da      	str	r2, [r3, #12]
	    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8006a28:	4b1c      	ldr	r3, [pc, #112]	; (8006a9c <HAL_UART_MspInit+0x1a4>)
 8006a2a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006a2e:	611a      	str	r2, [r3, #16]
	    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8006a30:	4b1a      	ldr	r3, [pc, #104]	; (8006a9c <HAL_UART_MspInit+0x1a4>)
 8006a32:	2200      	movs	r2, #0
 8006a34:	615a      	str	r2, [r3, #20]
	    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8006a36:	4b19      	ldr	r3, [pc, #100]	; (8006a9c <HAL_UART_MspInit+0x1a4>)
 8006a38:	2200      	movs	r2, #0
 8006a3a:	619a      	str	r2, [r3, #24]
	    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8006a3c:	4b17      	ldr	r3, [pc, #92]	; (8006a9c <HAL_UART_MspInit+0x1a4>)
 8006a3e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006a42:	61da      	str	r2, [r3, #28]
	    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8006a44:	4b15      	ldr	r3, [pc, #84]	; (8006a9c <HAL_UART_MspInit+0x1a4>)
 8006a46:	2200      	movs	r2, #0
 8006a48:	621a      	str	r2, [r3, #32]
	    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8006a4a:	4b14      	ldr	r3, [pc, #80]	; (8006a9c <HAL_UART_MspInit+0x1a4>)
 8006a4c:	2200      	movs	r2, #0
 8006a4e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8006a50:	4812      	ldr	r0, [pc, #72]	; (8006a9c <HAL_UART_MspInit+0x1a4>)
 8006a52:	f005 fec9 	bl	800c7e8 <HAL_DMA_Init>
 8006a56:	4603      	mov	r3, r0
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d001      	beq.n	8006a60 <HAL_UART_MspInit+0x168>
    {
      Error_Handler();
 8006a5c:	f7fa fcb6 	bl	80013cc <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	4a0e      	ldr	r2, [pc, #56]	; (8006a9c <HAL_UART_MspInit+0x1a4>)
 8006a64:	635a      	str	r2, [r3, #52]	; 0x34
 8006a66:	4a0d      	ldr	r2, [pc, #52]	; (8006a9c <HAL_UART_MspInit+0x1a4>)
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8006a6c:	2200      	movs	r2, #0
 8006a6e:	2100      	movs	r1, #0
 8006a70:	2025      	movs	r0, #37	; 0x25
 8006a72:	f005 fe74 	bl	800c75e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8006a76:	2025      	movs	r0, #37	; 0x25
 8006a78:	f005 fe8d 	bl	800c796 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8006a7c:	bf00      	nop
 8006a7e:	3728      	adds	r7, #40	; 0x28
 8006a80:	46bd      	mov	sp, r7
 8006a82:	bd80      	pop	{r7, pc}
 8006a84:	40011000 	.word	0x40011000
 8006a88:	40023800 	.word	0x40023800
 8006a8c:	40020000 	.word	0x40020000
 8006a90:	40020400 	.word	0x40020400
 8006a94:	2000ae9c 	.word	0x2000ae9c
 8006a98:	400264b8 	.word	0x400264b8
 8006a9c:	2000aefc 	.word	0x2000aefc
 8006aa0:	40026440 	.word	0x40026440

08006aa4 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 8006aa4:	b580      	push	{r7, lr}
 8006aa6:	b082      	sub	sp, #8
 8006aa8:	af00      	add	r7, sp, #0
 8006aaa:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART1)
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	4a11      	ldr	r2, [pc, #68]	; (8006af8 <HAL_UART_MspDeInit+0x54>)
 8006ab2:	4293      	cmp	r3, r2
 8006ab4:	d11b      	bne.n	8006aee <HAL_UART_MspDeInit+0x4a>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 8006ab6:	4b11      	ldr	r3, [pc, #68]	; (8006afc <HAL_UART_MspDeInit+0x58>)
 8006ab8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006aba:	4a10      	ldr	r2, [pc, #64]	; (8006afc <HAL_UART_MspDeInit+0x58>)
 8006abc:	f023 0310 	bic.w	r3, r3, #16
 8006ac0:	6453      	str	r3, [r2, #68]	; 0x44

    /**USART1 GPIO Configuration
    PA10     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_10);
 8006ac2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8006ac6:	480e      	ldr	r0, [pc, #56]	; (8006b00 <HAL_UART_MspDeInit+0x5c>)
 8006ac8:	f006 fc0e 	bl	800d2e8 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 8006acc:	2140      	movs	r1, #64	; 0x40
 8006ace:	480d      	ldr	r0, [pc, #52]	; (8006b04 <HAL_UART_MspDeInit+0x60>)
 8006ad0:	f006 fc0a 	bl	800d2e8 <HAL_GPIO_DeInit>

    /* USART1 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmatx);
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ad8:	4618      	mov	r0, r3
 8006ada:	f005 ff33 	bl	800c944 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmarx);
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006ae2:	4618      	mov	r0, r3
 8006ae4:	f005 ff2e 	bl	800c944 <HAL_DMA_DeInit>

    /* USART1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 8006ae8:	2025      	movs	r0, #37	; 0x25
 8006aea:	f005 fe62 	bl	800c7b2 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART1_MspDeInit 1 */

  /* USER CODE END USART1_MspDeInit 1 */
  }
}
 8006aee:	bf00      	nop
 8006af0:	3708      	adds	r7, #8
 8006af2:	46bd      	mov	sp, r7
 8006af4:	bd80      	pop	{r7, pc}
 8006af6:	bf00      	nop
 8006af8:	40011000 	.word	0x40011000
 8006afc:	40023800 	.word	0x40023800
 8006b00:	40020000 	.word	0x40020000
 8006b04:	40020400 	.word	0x40020400

08006b08 <draw_fan_status>:
#include "ui_common.h"
#include "image.h"
#include "lcd.h"


void draw_fan_status(uint16_t x, uint16_t y, const bool blink) {
 8006b08:	b580      	push	{r7, lr}
 8006b0a:	b088      	sub	sp, #32
 8006b0c:	af02      	add	r7, sp, #8
 8006b0e:	4603      	mov	r3, r0
 8006b10:	80fb      	strh	r3, [r7, #6]
 8006b12:	460b      	mov	r3, r1
 8006b14:	80bb      	strh	r3, [r7, #4]
 8006b16:	4613      	mov	r3, r2
 8006b18:	70fb      	strb	r3, [r7, #3]
  uint8_t fanSpeed = 127;
 8006b1a:	237f      	movs	r3, #127	; 0x7f
 8006b1c:	75fb      	strb	r3, [r7, #23]
  UI_Image image;

  if (fanSpeed >= 127)
 8006b1e:	7dfb      	ldrb	r3, [r7, #23]
 8006b20:	2b7e      	cmp	r3, #126	; 0x7e
 8006b22:	d910      	bls.n	8006b46 <draw_fan_status+0x3e>
  {
    image = blink ? Fan1_32x32x4 : Fan0_32x32x4;
 8006b24:	78fb      	ldrb	r3, [r7, #3]
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d006      	beq.n	8006b38 <draw_fan_status+0x30>
 8006b2a:	4a1b      	ldr	r2, [pc, #108]	; (8006b98 <draw_fan_status+0x90>)
 8006b2c:	f107 030c 	add.w	r3, r7, #12
 8006b30:	6810      	ldr	r0, [r2, #0]
 8006b32:	6851      	ldr	r1, [r2, #4]
 8006b34:	c303      	stmia	r3!, {r0, r1}
 8006b36:	e020      	b.n	8006b7a <draw_fan_status+0x72>
 8006b38:	4a18      	ldr	r2, [pc, #96]	; (8006b9c <draw_fan_status+0x94>)
 8006b3a:	f107 030c 	add.w	r3, r7, #12
 8006b3e:	6810      	ldr	r0, [r2, #0]
 8006b40:	6851      	ldr	r1, [r2, #4]
 8006b42:	c303      	stmia	r3!, {r0, r1}
 8006b44:	e019      	b.n	8006b7a <draw_fan_status+0x72>
  }
  else if (fanSpeed > 0)
 8006b46:	7dfb      	ldrb	r3, [r7, #23]
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d010      	beq.n	8006b6e <draw_fan_status+0x66>
  {
    image = blink ? Fan1_32x32x4 : Fan0_32x32x4;
 8006b4c:	78fb      	ldrb	r3, [r7, #3]
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d006      	beq.n	8006b60 <draw_fan_status+0x58>
 8006b52:	4a11      	ldr	r2, [pc, #68]	; (8006b98 <draw_fan_status+0x90>)
 8006b54:	f107 030c 	add.w	r3, r7, #12
 8006b58:	6810      	ldr	r0, [r2, #0]
 8006b5a:	6851      	ldr	r1, [r2, #4]
 8006b5c:	c303      	stmia	r3!, {r0, r1}
 8006b5e:	e00c      	b.n	8006b7a <draw_fan_status+0x72>
 8006b60:	4a0e      	ldr	r2, [pc, #56]	; (8006b9c <draw_fan_status+0x94>)
 8006b62:	f107 030c 	add.w	r3, r7, #12
 8006b66:	6810      	ldr	r0, [r2, #0]
 8006b68:	6851      	ldr	r1, [r2, #4]
 8006b6a:	c303      	stmia	r3!, {r0, r1}
 8006b6c:	e005      	b.n	8006b7a <draw_fan_status+0x72>
  }
  else
  {
    image = Fan0_32x32x4;
 8006b6e:	4a0b      	ldr	r2, [pc, #44]	; (8006b9c <draw_fan_status+0x94>)
 8006b70:	f107 030c 	add.w	r3, r7, #12
 8006b74:	6810      	ldr	r0, [r2, #0]
 8006b76:	6851      	ldr	r1, [r2, #4]
 8006b78:	c303      	stmia	r3!, {r0, r1}
  }
  lcdDrawBufferImage(0, 0, image.width, image.height, image.data);
 8006b7a:	8a3a      	ldrh	r2, [r7, #16]
 8006b7c:	8a79      	ldrh	r1, [r7, #18]
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	9300      	str	r3, [sp, #0]
 8006b82:	460b      	mov	r3, r1
 8006b84:	2100      	movs	r1, #0
 8006b86:	2000      	movs	r0, #0
 8006b88:	f7fd fabc 	bl	8004104 <lcdDrawBufferImage>
  lcdRequestDraw();
 8006b8c:	f7fd f918 	bl	8003dc0 <lcdRequestDraw>
}
 8006b90:	bf00      	nop
 8006b92:	3718      	adds	r7, #24
 8006b94:	46bd      	mov	sp, r7
 8006b96:	bd80      	pop	{r7, pc}
 8006b98:	08020e48 	.word	0x08020e48
 8006b9c:	08020e40 	.word	0x08020e40

08006ba0 <get_blink>:

bool get_blink() {
 8006ba0:	b580      	push	{r7, lr}
 8006ba2:	b082      	sub	sp, #8
 8006ba4:	af00      	add	r7, sp, #0
  static uint8_t blink = 0;
  static millis_t next_blink_ms = 0;
  millis_t ms = millis();
 8006ba6:	f7fa fba2 	bl	80012ee <millis>
 8006baa:	6078      	str	r0, [r7, #4]
  if (ELAPSED(ms, next_blink_ms)) {
 8006bac:	4b0d      	ldr	r3, [pc, #52]	; (8006be4 <get_blink+0x44>)
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	687a      	ldr	r2, [r7, #4]
 8006bb2:	1ad3      	subs	r3, r2, r3
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	db0a      	blt.n	8006bce <get_blink+0x2e>
    blink ^= 0xFF;
 8006bb8:	4b0b      	ldr	r3, [pc, #44]	; (8006be8 <get_blink+0x48>)
 8006bba:	781b      	ldrb	r3, [r3, #0]
 8006bbc:	43db      	mvns	r3, r3
 8006bbe:	b2da      	uxtb	r2, r3
 8006bc0:	4b09      	ldr	r3, [pc, #36]	; (8006be8 <get_blink+0x48>)
 8006bc2:	701a      	strb	r2, [r3, #0]
    next_blink_ms = ms + 1000 - (100) / 2;
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	f203 33b6 	addw	r3, r3, #950	; 0x3b6
 8006bca:	4a06      	ldr	r2, [pc, #24]	; (8006be4 <get_blink+0x44>)
 8006bcc:	6013      	str	r3, [r2, #0]
  }
  return blink != 0;
 8006bce:	4b06      	ldr	r3, [pc, #24]	; (8006be8 <get_blink+0x48>)
 8006bd0:	781b      	ldrb	r3, [r3, #0]
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	bf14      	ite	ne
 8006bd6:	2301      	movne	r3, #1
 8006bd8:	2300      	moveq	r3, #0
 8006bda:	b2db      	uxtb	r3, r3
}
 8006bdc:	4618      	mov	r0, r3
 8006bde:	3708      	adds	r7, #8
 8006be0:	46bd      	mov	sp, r7
 8006be2:	bd80      	pop	{r7, pc}
 8006be4:	2000af5c 	.word	0x2000af5c
 8006be8:	2000af60 	.word	0x2000af60

08006bec <SD_CheckStatus>:
#endif /* _USE_IOCTL == 1 */
};

/* Private functions ---------------------------------------------------------*/
static DSTATUS SD_CheckStatus(BYTE lun)
{
 8006bec:	b580      	push	{r7, lr}
 8006bee:	b082      	sub	sp, #8
 8006bf0:	af00      	add	r7, sp, #0
 8006bf2:	4603      	mov	r3, r0
 8006bf4:	71fb      	strb	r3, [r7, #7]
  Stat = 0;
 8006bf6:	4b1d      	ldr	r3, [pc, #116]	; (8006c6c <SD_CheckStatus+0x80>)
 8006bf8:	2200      	movs	r2, #0
 8006bfa:	701a      	strb	r2, [r3, #0]


  if (sdIsInit() != true)
 8006bfc:	f7fe f986 	bl	8004f0c <sdIsInit>
 8006c00:	4603      	mov	r3, r0
 8006c02:	f083 0301 	eor.w	r3, r3, #1
 8006c06:	b2db      	uxtb	r3, r3
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d007      	beq.n	8006c1c <SD_CheckStatus+0x30>
  {
    Stat |= STA_NOINIT;
 8006c0c:	4b17      	ldr	r3, [pc, #92]	; (8006c6c <SD_CheckStatus+0x80>)
 8006c0e:	781b      	ldrb	r3, [r3, #0]
 8006c10:	b2db      	uxtb	r3, r3
 8006c12:	f043 0301 	orr.w	r3, r3, #1
 8006c16:	b2da      	uxtb	r2, r3
 8006c18:	4b14      	ldr	r3, [pc, #80]	; (8006c6c <SD_CheckStatus+0x80>)
 8006c1a:	701a      	strb	r2, [r3, #0]
  }
  if (sdIsDetected() != true)
 8006c1c:	f7fe f982 	bl	8004f24 <sdIsDetected>
 8006c20:	4603      	mov	r3, r0
 8006c22:	f083 0301 	eor.w	r3, r3, #1
 8006c26:	b2db      	uxtb	r3, r3
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d007      	beq.n	8006c3c <SD_CheckStatus+0x50>
  {
    Stat |= STA_NODISK;
 8006c2c:	4b0f      	ldr	r3, [pc, #60]	; (8006c6c <SD_CheckStatus+0x80>)
 8006c2e:	781b      	ldrb	r3, [r3, #0]
 8006c30:	b2db      	uxtb	r3, r3
 8006c32:	f043 0302 	orr.w	r3, r3, #2
 8006c36:	b2da      	uxtb	r2, r3
 8006c38:	4b0c      	ldr	r3, [pc, #48]	; (8006c6c <SD_CheckStatus+0x80>)
 8006c3a:	701a      	strb	r2, [r3, #0]
  }
  if (sdIsReady(10) != true)
 8006c3c:	200a      	movs	r0, #10
 8006c3e:	f7fe f9f5 	bl	800502c <sdIsReady>
 8006c42:	4603      	mov	r3, r0
 8006c44:	f083 0301 	eor.w	r3, r3, #1
 8006c48:	b2db      	uxtb	r3, r3
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d007      	beq.n	8006c5e <SD_CheckStatus+0x72>
  {
    Stat |= STA_NOINIT;
 8006c4e:	4b07      	ldr	r3, [pc, #28]	; (8006c6c <SD_CheckStatus+0x80>)
 8006c50:	781b      	ldrb	r3, [r3, #0]
 8006c52:	b2db      	uxtb	r3, r3
 8006c54:	f043 0301 	orr.w	r3, r3, #1
 8006c58:	b2da      	uxtb	r2, r3
 8006c5a:	4b04      	ldr	r3, [pc, #16]	; (8006c6c <SD_CheckStatus+0x80>)
 8006c5c:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 8006c5e:	4b03      	ldr	r3, [pc, #12]	; (8006c6c <SD_CheckStatus+0x80>)
 8006c60:	781b      	ldrb	r3, [r3, #0]
 8006c62:	b2db      	uxtb	r3, r3
}
 8006c64:	4618      	mov	r0, r3
 8006c66:	3708      	adds	r7, #8
 8006c68:	46bd      	mov	sp, r7
 8006c6a:	bd80      	pop	{r7, pc}
 8006c6c:	2000009c 	.word	0x2000009c

08006c70 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8006c70:	b580      	push	{r7, lr}
 8006c72:	b082      	sub	sp, #8
 8006c74:	af00      	add	r7, sp, #0
 8006c76:	4603      	mov	r3, r0
 8006c78:	71fb      	strb	r3, [r7, #7]
  Stat = 0;
 8006c7a:	4b0d      	ldr	r3, [pc, #52]	; (8006cb0 <SD_initialize+0x40>)
 8006c7c:	2200      	movs	r2, #0
 8006c7e:	701a      	strb	r2, [r3, #0]

  if (sdIsInit() != true)
 8006c80:	f7fe f944 	bl	8004f0c <sdIsInit>
 8006c84:	4603      	mov	r3, r0
 8006c86:	f083 0301 	eor.w	r3, r3, #1
 8006c8a:	b2db      	uxtb	r3, r3
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d007      	beq.n	8006ca0 <SD_initialize+0x30>
  {
    Stat |= STA_NOINIT;
 8006c90:	4b07      	ldr	r3, [pc, #28]	; (8006cb0 <SD_initialize+0x40>)
 8006c92:	781b      	ldrb	r3, [r3, #0]
 8006c94:	b2db      	uxtb	r3, r3
 8006c96:	f043 0301 	orr.w	r3, r3, #1
 8006c9a:	b2da      	uxtb	r2, r3
 8006c9c:	4b04      	ldr	r3, [pc, #16]	; (8006cb0 <SD_initialize+0x40>)
 8006c9e:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 8006ca0:	4b03      	ldr	r3, [pc, #12]	; (8006cb0 <SD_initialize+0x40>)
 8006ca2:	781b      	ldrb	r3, [r3, #0]
 8006ca4:	b2db      	uxtb	r3, r3
}
 8006ca6:	4618      	mov	r0, r3
 8006ca8:	3708      	adds	r7, #8
 8006caa:	46bd      	mov	sp, r7
 8006cac:	bd80      	pop	{r7, pc}
 8006cae:	bf00      	nop
 8006cb0:	2000009c 	.word	0x2000009c

08006cb4 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8006cb4:	b580      	push	{r7, lr}
 8006cb6:	b082      	sub	sp, #8
 8006cb8:	af00      	add	r7, sp, #0
 8006cba:	4603      	mov	r3, r0
 8006cbc:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 8006cbe:	79fb      	ldrb	r3, [r7, #7]
 8006cc0:	4618      	mov	r0, r3
 8006cc2:	f7ff ff93 	bl	8006bec <SD_CheckStatus>
 8006cc6:	4603      	mov	r3, r0
}
 8006cc8:	4618      	mov	r0, r3
 8006cca:	3708      	adds	r7, #8
 8006ccc:	46bd      	mov	sp, r7
 8006cce:	bd80      	pop	{r7, pc}

08006cd0 <SD_read>:
  * @param  sector: Sector address (LBA)
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8006cd0:	b580      	push	{r7, lr}
 8006cd2:	b086      	sub	sp, #24
 8006cd4:	af00      	add	r7, sp, #0
 8006cd6:	60b9      	str	r1, [r7, #8]
 8006cd8:	607a      	str	r2, [r7, #4]
 8006cda:	603b      	str	r3, [r7, #0]
 8006cdc:	4603      	mov	r3, r0
 8006cde:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8006ce0:	2301      	movs	r3, #1
 8006ce2:	75fb      	strb	r3, [r7, #23]


  if (sdReadBlocks(sector, buff, count, SD_TIMEOUT) == true)
 8006ce4:	f242 7310 	movw	r3, #10000	; 0x2710
 8006ce8:	683a      	ldr	r2, [r7, #0]
 8006cea:	68b9      	ldr	r1, [r7, #8]
 8006cec:	6878      	ldr	r0, [r7, #4]
 8006cee:	f7fe f9bd 	bl	800506c <sdReadBlocks>
 8006cf2:	4603      	mov	r3, r0
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d001      	beq.n	8006cfc <SD_read+0x2c>
  {
    res = RES_OK;
 8006cf8:	2300      	movs	r3, #0
 8006cfa:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 8006cfc:	7dfb      	ldrb	r3, [r7, #23]
}
 8006cfe:	4618      	mov	r0, r3
 8006d00:	3718      	adds	r7, #24
 8006d02:	46bd      	mov	sp, r7
 8006d04:	bd80      	pop	{r7, pc}

08006d06 <SD_write>:
  * @param  count: Number of sectors to write (1..128)
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8006d06:	b580      	push	{r7, lr}
 8006d08:	b086      	sub	sp, #24
 8006d0a:	af00      	add	r7, sp, #0
 8006d0c:	60b9      	str	r1, [r7, #8]
 8006d0e:	607a      	str	r2, [r7, #4]
 8006d10:	603b      	str	r3, [r7, #0]
 8006d12:	4603      	mov	r3, r0
 8006d14:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8006d16:	2301      	movs	r3, #1
 8006d18:	75fb      	strb	r3, [r7, #23]

  if (sdWriteBlocks(sector, (uint8_t *)buff, count, SD_TIMEOUT) == true)
 8006d1a:	f242 7310 	movw	r3, #10000	; 0x2710
 8006d1e:	683a      	ldr	r2, [r7, #0]
 8006d20:	68b9      	ldr	r1, [r7, #8]
 8006d22:	6878      	ldr	r0, [r7, #4]
 8006d24:	f7fe f9ec 	bl	8005100 <sdWriteBlocks>
 8006d28:	4603      	mov	r3, r0
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d001      	beq.n	8006d32 <SD_write+0x2c>
  {
    res = RES_OK;
 8006d2e:	2300      	movs	r3, #0
 8006d30:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 8006d32:	7dfb      	ldrb	r3, [r7, #23]
}
 8006d34:	4618      	mov	r0, r3
 8006d36:	3718      	adds	r7, #24
 8006d38:	46bd      	mov	sp, r7
 8006d3a:	bd80      	pop	{r7, pc}

08006d3c <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8006d3c:	b580      	push	{r7, lr}
 8006d3e:	b08c      	sub	sp, #48	; 0x30
 8006d40:	af00      	add	r7, sp, #0
 8006d42:	4603      	mov	r3, r0
 8006d44:	603a      	str	r2, [r7, #0]
 8006d46:	71fb      	strb	r3, [r7, #7]
 8006d48:	460b      	mov	r3, r1
 8006d4a:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8006d4c:	2301      	movs	r3, #1
 8006d4e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  sd_info_t sd_info;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8006d52:	4b25      	ldr	r3, [pc, #148]	; (8006de8 <SD_ioctl+0xac>)
 8006d54:	781b      	ldrb	r3, [r3, #0]
 8006d56:	b2db      	uxtb	r3, r3
 8006d58:	f003 0301 	and.w	r3, r3, #1
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d001      	beq.n	8006d64 <SD_ioctl+0x28>
 8006d60:	2303      	movs	r3, #3
 8006d62:	e03c      	b.n	8006dde <SD_ioctl+0xa2>

  switch (cmd)
 8006d64:	79bb      	ldrb	r3, [r7, #6]
 8006d66:	2b03      	cmp	r3, #3
 8006d68:	d834      	bhi.n	8006dd4 <SD_ioctl+0x98>
 8006d6a:	a201      	add	r2, pc, #4	; (adr r2, 8006d70 <SD_ioctl+0x34>)
 8006d6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d70:	08006d81 	.word	0x08006d81
 8006d74:	08006d89 	.word	0x08006d89
 8006d78:	08006da1 	.word	0x08006da1
 8006d7c:	08006dbb 	.word	0x08006dbb
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8006d80:	2300      	movs	r3, #0
 8006d82:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8006d86:	e028      	b.n	8006dda <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    sdGetInfo(&sd_info);
 8006d88:	f107 0308 	add.w	r3, r7, #8
 8006d8c:	4618      	mov	r0, r3
 8006d8e:	f7fe f8df 	bl	8004f50 <sdGetInfo>
    *(DWORD*)buff = sd_info.log_block_numbers;
 8006d92:	6a3a      	ldr	r2, [r7, #32]
 8006d94:	683b      	ldr	r3, [r7, #0]
 8006d96:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8006d98:	2300      	movs	r3, #0
 8006d9a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8006d9e:	e01c      	b.n	8006dda <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    sdGetInfo(&sd_info);
 8006da0:	f107 0308 	add.w	r3, r7, #8
 8006da4:	4618      	mov	r0, r3
 8006da6:	f7fe f8d3 	bl	8004f50 <sdGetInfo>
    *(WORD*)buff = sd_info.log_block_size;
 8006daa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dac:	b29a      	uxth	r2, r3
 8006dae:	683b      	ldr	r3, [r7, #0]
 8006db0:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 8006db2:	2300      	movs	r3, #0
 8006db4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8006db8:	e00f      	b.n	8006dda <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    sdGetInfo(&sd_info);
 8006dba:	f107 0308 	add.w	r3, r7, #8
 8006dbe:	4618      	mov	r0, r3
 8006dc0:	f7fe f8c6 	bl	8004f50 <sdGetInfo>
    *(DWORD*)buff = sd_info.log_block_size / SD_DEFAULT_BLOCK_SIZE;
 8006dc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dc6:	0a5a      	lsrs	r2, r3, #9
 8006dc8:	683b      	ldr	r3, [r7, #0]
 8006dca:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8006dcc:	2300      	movs	r3, #0
 8006dce:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8006dd2:	e002      	b.n	8006dda <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 8006dd4:	2304      	movs	r3, #4
 8006dd6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 8006dda:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8006dde:	4618      	mov	r0, r3
 8006de0:	3730      	adds	r7, #48	; 0x30
 8006de2:	46bd      	mov	sp, r7
 8006de4:	bd80      	pop	{r7, pc}
 8006de6:	bf00      	nop
 8006de8:	2000009c 	.word	0x2000009c

08006dec <hanFontLoad>:




uint16_t hanFontLoad(char *HanCode, han_font_t *FontPtr )
{
 8006dec:	b580      	push	{r7, lr}
 8006dee:	b084      	sub	sp, #16
 8006df0:	af00      	add	r7, sp, #0
 8006df2:	6078      	str	r0, [r7, #4]
 8006df4:	6039      	str	r1, [r7, #0]
  //  
  memset(FontPtr->FontBuffer, 0x00, 32);
 8006df6:	683b      	ldr	r3, [r7, #0]
 8006df8:	3306      	adds	r3, #6
 8006dfa:	2220      	movs	r2, #32
 8006dfc:	2100      	movs	r1, #0
 8006dfe:	4618      	mov	r0, r3
 8006e00:	f00b fd92 	bl	8012928 <memset>


  FontPtr->Code_Type = PHAN_NULL_CODE;
 8006e04:	683b      	ldr	r3, [r7, #0]
 8006e06:	2200      	movs	r2, #0
 8006e08:	809a      	strh	r2, [r3, #4]
  //  
  //
  if( !HanCode[0] || HanCode[0] == 0x0A )   //  
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	781b      	ldrb	r3, [r3, #0]
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d003      	beq.n	8006e1a <hanFontLoad+0x2e>
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	781b      	ldrb	r3, [r3, #0]
 8006e16:	2b0a      	cmp	r3, #10
 8006e18:	d107      	bne.n	8006e2a <hanFontLoad+0x3e>
  {
    FontPtr->Code_Type = PHAN_END_CODE;
 8006e1a:	683b      	ldr	r3, [r7, #0]
 8006e1c:	2204      	movs	r2, #4
 8006e1e:	809a      	strh	r2, [r3, #4]
    FontPtr->Size_Char = 1;
 8006e20:	683b      	ldr	r3, [r7, #0]
 8006e22:	2201      	movs	r2, #1
 8006e24:	805a      	strh	r2, [r3, #2]
    return PHAN_END_CODE;
 8006e26:	2304      	movs	r3, #4
 8006e28:	e03b      	b.n	8006ea2 <hanFontLoad+0xb6>
  }
  else if( HanCode[0] & 0x80 )              //  
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	781b      	ldrb	r3, [r3, #0]
 8006e2e:	b25b      	sxtb	r3, r3
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	da2b      	bge.n	8006e8c <hanFontLoad+0xa0>
  {
    uint32_t utf8_code;

    utf8_code = ((uint8_t)HanCode[0]<<16) | ((uint8_t)HanCode[1]<<8) | ((uint8_t)HanCode[2]<<0);
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	781b      	ldrb	r3, [r3, #0]
 8006e38:	041a      	lsls	r2, r3, #16
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	3301      	adds	r3, #1
 8006e3e:	781b      	ldrb	r3, [r3, #0]
 8006e40:	021b      	lsls	r3, r3, #8
 8006e42:	4313      	orrs	r3, r2
 8006e44:	687a      	ldr	r2, [r7, #4]
 8006e46:	3202      	adds	r2, #2
 8006e48:	7812      	ldrb	r2, [r2, #0]
 8006e4a:	4313      	orrs	r3, r2
 8006e4c:	60fb      	str	r3, [r7, #12]

    if (utf8_code >= 0xEAB080 && utf8_code <= 0xED9FB0)
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	4a16      	ldr	r2, [pc, #88]	; (8006eac <hanFontLoad+0xc0>)
 8006e52:	4293      	cmp	r3, r2
 8006e54:	d30e      	bcc.n	8006e74 <hanFontLoad+0x88>
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	4a15      	ldr	r2, [pc, #84]	; (8006eb0 <hanFontLoad+0xc4>)
 8006e5a:	4293      	cmp	r3, r2
 8006e5c:	d80a      	bhi.n	8006e74 <hanFontLoad+0x88>
    {
      FontPtr->Code_Type = PHAN_HANGUL_CODE;
 8006e5e:	683b      	ldr	r3, [r7, #0]
 8006e60:	2201      	movs	r2, #1
 8006e62:	809a      	strh	r2, [r3, #4]
      FontPtr->Size_Char = 3;
 8006e64:	683b      	ldr	r3, [r7, #0]
 8006e66:	2203      	movs	r2, #3
 8006e68:	805a      	strh	r2, [r3, #2]
      hanUniFontLoad(HanCode, FontPtr);
 8006e6a:	6839      	ldr	r1, [r7, #0]
 8006e6c:	6878      	ldr	r0, [r7, #4]
 8006e6e:	f000 f91f 	bl	80070b0 <hanUniFontLoad>
 8006e72:	e009      	b.n	8006e88 <hanFontLoad+0x9c>
    }
    else
    {
      FontPtr->Code_Type = PHAN_HANGUL_CODE;
 8006e74:	683b      	ldr	r3, [r7, #0]
 8006e76:	2201      	movs	r2, #1
 8006e78:	809a      	strh	r2, [r3, #4]
      FontPtr->Size_Char = 2;
 8006e7a:	683b      	ldr	r3, [r7, #0]
 8006e7c:	2202      	movs	r2, #2
 8006e7e:	805a      	strh	r2, [r3, #2]
      hanWanFontLoad(HanCode, FontPtr );
 8006e80:	6839      	ldr	r1, [r7, #0]
 8006e82:	6878      	ldr	r0, [r7, #4]
 8006e84:	f000 f816 	bl	8006eb4 <hanWanFontLoad>
    }
    return PHAN_HANGUL_CODE;
 8006e88:	2301      	movs	r3, #1
 8006e8a:	e00a      	b.n	8006ea2 <hanFontLoad+0xb6>
  }
  else                                      //  
  {
    FontPtr->Code_Type = PHAN_ENG_CODE;
 8006e8c:	683b      	ldr	r3, [r7, #0]
 8006e8e:	2202      	movs	r2, #2
 8006e90:	809a      	strh	r2, [r3, #4]
    FontPtr->Size_Char = 1;
 8006e92:	683b      	ldr	r3, [r7, #0]
 8006e94:	2201      	movs	r2, #1
 8006e96:	805a      	strh	r2, [r3, #2]
    hanEngFontLoad(HanCode, FontPtr);
 8006e98:	6839      	ldr	r1, [r7, #0]
 8006e9a:	6878      	ldr	r0, [r7, #4]
 8006e9c:	f000 fa30 	bl	8007300 <hanEngFontLoad>
    return PHAN_ENG_CODE;
 8006ea0:	2302      	movs	r3, #2
  }


  return FontPtr->Code_Type;

}
 8006ea2:	4618      	mov	r0, r3
 8006ea4:	3710      	adds	r7, #16
 8006ea6:	46bd      	mov	sp, r7
 8006ea8:	bd80      	pop	{r7, pc}
 8006eaa:	bf00      	nop
 8006eac:	00eab080 	.word	0x00eab080
 8006eb0:	00ed9fb0 	.word	0x00ed9fb0

08006eb4 <hanWanFontLoad>:

void hanWanFontLoad(char *HanCode, han_font_t *FontPtr )   /*     */
{
 8006eb4:	b580      	push	{r7, lr}
 8006eb6:	b084      	sub	sp, #16
 8006eb8:	af00      	add	r7, sp, #0
 8006eba:	6078      	str	r0, [r7, #4]
 8006ebc:	6039      	str	r1, [r7, #0]
  uint16_t i;
  uint16_t wHanCode;
  //static declaration    .
  static uint16_t uChosung, uJoongsung, uJongsung, uChoType, uJooType,uJonType;

  wHanCode = (uint16_t)HanCode[0]<<8  | ((uint16_t)HanCode[1] & 0x00FF);
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	781b      	ldrb	r3, [r3, #0]
 8006ec2:	021b      	lsls	r3, r3, #8
 8006ec4:	b21a      	sxth	r2, r3
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	3301      	adds	r3, #1
 8006eca:	781b      	ldrb	r3, [r3, #0]
 8006ecc:	b21b      	sxth	r3, r3
 8006ece:	4313      	orrs	r3, r2
 8006ed0:	b21b      	sxth	r3, r3
 8006ed2:	81bb      	strh	r3, [r7, #12]


  wHanCode = hanCnvCodeWan2Johab(wHanCode);
 8006ed4:	89bb      	ldrh	r3, [r7, #12]
 8006ed6:	4618      	mov	r0, r3
 8006ed8:	f000 fa3c 	bl	8007354 <hanCnvCodeWan2Johab>
 8006edc:	4603      	mov	r3, r0
 8006ede:	81bb      	strh	r3, [r7, #12]

  //seperate phoneme code
  uChosung   = (wHanCode>>10)&0x001F;//Chosung code
 8006ee0:	89bb      	ldrh	r3, [r7, #12]
 8006ee2:	0a9b      	lsrs	r3, r3, #10
 8006ee4:	b29b      	uxth	r3, r3
 8006ee6:	f003 031f 	and.w	r3, r3, #31
 8006eea:	b29a      	uxth	r2, r3
 8006eec:	4b63      	ldr	r3, [pc, #396]	; (800707c <hanWanFontLoad+0x1c8>)
 8006eee:	801a      	strh	r2, [r3, #0]
  uJoongsung = (wHanCode>>5) &0x001F;//Joongsung code
 8006ef0:	89bb      	ldrh	r3, [r7, #12]
 8006ef2:	095b      	lsrs	r3, r3, #5
 8006ef4:	b29b      	uxth	r3, r3
 8006ef6:	f003 031f 	and.w	r3, r3, #31
 8006efa:	b29a      	uxth	r2, r3
 8006efc:	4b60      	ldr	r3, [pc, #384]	; (8007080 <hanWanFontLoad+0x1cc>)
 8006efe:	801a      	strh	r2, [r3, #0]
  uJongsung  = wHanCode & 0x001F;    //Jongsung code
 8006f00:	89bb      	ldrh	r3, [r7, #12]
 8006f02:	f003 031f 	and.w	r3, r3, #31
 8006f06:	b29a      	uxth	r2, r3
 8006f08:	4b5e      	ldr	r3, [pc, #376]	; (8007084 <hanWanFontLoad+0x1d0>)
 8006f0a:	801a      	strh	r2, [r3, #0]

  //make font index
  uChosung   = ChoIdxTbl[uChosung];    //Chosung index
 8006f0c:	4b5b      	ldr	r3, [pc, #364]	; (800707c <hanWanFontLoad+0x1c8>)
 8006f0e:	881b      	ldrh	r3, [r3, #0]
 8006f10:	461a      	mov	r2, r3
 8006f12:	4b5d      	ldr	r3, [pc, #372]	; (8007088 <hanWanFontLoad+0x1d4>)
 8006f14:	5c9b      	ldrb	r3, [r3, r2]
 8006f16:	b29a      	uxth	r2, r3
 8006f18:	4b58      	ldr	r3, [pc, #352]	; (800707c <hanWanFontLoad+0x1c8>)
 8006f1a:	801a      	strh	r2, [r3, #0]
  uJoongsung = JooIdxTbl[uJoongsung];  //Joongsung index
 8006f1c:	4b58      	ldr	r3, [pc, #352]	; (8007080 <hanWanFontLoad+0x1cc>)
 8006f1e:	881b      	ldrh	r3, [r3, #0]
 8006f20:	461a      	mov	r2, r3
 8006f22:	4b5a      	ldr	r3, [pc, #360]	; (800708c <hanWanFontLoad+0x1d8>)
 8006f24:	5c9b      	ldrb	r3, [r3, r2]
 8006f26:	b29a      	uxth	r2, r3
 8006f28:	4b55      	ldr	r3, [pc, #340]	; (8007080 <hanWanFontLoad+0x1cc>)
 8006f2a:	801a      	strh	r2, [r3, #0]
  uJongsung  = JonIdxTbl[uJongsung];   //Jongsung index
 8006f2c:	4b55      	ldr	r3, [pc, #340]	; (8007084 <hanWanFontLoad+0x1d0>)
 8006f2e:	881b      	ldrh	r3, [r3, #0]
 8006f30:	461a      	mov	r2, r3
 8006f32:	4b57      	ldr	r3, [pc, #348]	; (8007090 <hanWanFontLoad+0x1dc>)
 8006f34:	5c9b      	ldrb	r3, [r3, r2]
 8006f36:	b29a      	uxth	r2, r3
 8006f38:	4b52      	ldr	r3, [pc, #328]	; (8007084 <hanWanFontLoad+0x1d0>)
 8006f3a:	801a      	strh	r2, [r3, #0]

  //decide a character type (   )
  uChoType = uJongsung ? ChoTypeCaseJongYes[uJoongsung]:ChoTypeCaseJongNo [uJoongsung];
 8006f3c:	4b51      	ldr	r3, [pc, #324]	; (8007084 <hanWanFontLoad+0x1d0>)
 8006f3e:	881b      	ldrh	r3, [r3, #0]
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d006      	beq.n	8006f52 <hanWanFontLoad+0x9e>
 8006f44:	4b4e      	ldr	r3, [pc, #312]	; (8007080 <hanWanFontLoad+0x1cc>)
 8006f46:	881b      	ldrh	r3, [r3, #0]
 8006f48:	461a      	mov	r2, r3
 8006f4a:	4b52      	ldr	r3, [pc, #328]	; (8007094 <hanWanFontLoad+0x1e0>)
 8006f4c:	5c9b      	ldrb	r3, [r3, r2]
 8006f4e:	b29b      	uxth	r3, r3
 8006f50:	e005      	b.n	8006f5e <hanWanFontLoad+0xaa>
 8006f52:	4b4b      	ldr	r3, [pc, #300]	; (8007080 <hanWanFontLoad+0x1cc>)
 8006f54:	881b      	ldrh	r3, [r3, #0]
 8006f56:	461a      	mov	r2, r3
 8006f58:	4b4f      	ldr	r3, [pc, #316]	; (8007098 <hanWanFontLoad+0x1e4>)
 8006f5a:	5c9b      	ldrb	r3, [r3, r2]
 8006f5c:	b29b      	uxth	r3, r3
 8006f5e:	4a4f      	ldr	r2, [pc, #316]	; (800709c <hanWanFontLoad+0x1e8>)
 8006f60:	8013      	strh	r3, [r2, #0]
    //''(1)  ''(16) 
  uJooType = ((uChosung == 0 || uChosung == 1 ||uChosung == 16 ) ? 0: 1) + (uJongsung ? 2: 0);
 8006f62:	4b46      	ldr	r3, [pc, #280]	; (800707c <hanWanFontLoad+0x1c8>)
 8006f64:	881b      	ldrh	r3, [r3, #0]
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d009      	beq.n	8006f7e <hanWanFontLoad+0xca>
 8006f6a:	4b44      	ldr	r3, [pc, #272]	; (800707c <hanWanFontLoad+0x1c8>)
 8006f6c:	881b      	ldrh	r3, [r3, #0]
 8006f6e:	2b01      	cmp	r3, #1
 8006f70:	d005      	beq.n	8006f7e <hanWanFontLoad+0xca>
 8006f72:	4b42      	ldr	r3, [pc, #264]	; (800707c <hanWanFontLoad+0x1c8>)
 8006f74:	881b      	ldrh	r3, [r3, #0]
 8006f76:	2b10      	cmp	r3, #16
 8006f78:	d001      	beq.n	8006f7e <hanWanFontLoad+0xca>
 8006f7a:	2301      	movs	r3, #1
 8006f7c:	e000      	b.n	8006f80 <hanWanFontLoad+0xcc>
 8006f7e:	2300      	movs	r3, #0
 8006f80:	b29b      	uxth	r3, r3
 8006f82:	4a40      	ldr	r2, [pc, #256]	; (8007084 <hanWanFontLoad+0x1d0>)
 8006f84:	8812      	ldrh	r2, [r2, #0]
 8006f86:	2a00      	cmp	r2, #0
 8006f88:	d001      	beq.n	8006f8e <hanWanFontLoad+0xda>
 8006f8a:	2202      	movs	r2, #2
 8006f8c:	e000      	b.n	8006f90 <hanWanFontLoad+0xdc>
 8006f8e:	2200      	movs	r2, #0
 8006f90:	4413      	add	r3, r2
 8006f92:	b29a      	uxth	r2, r3
 8006f94:	4b42      	ldr	r3, [pc, #264]	; (80070a0 <hanWanFontLoad+0x1ec>)
 8006f96:	801a      	strh	r2, [r3, #0]
  uJonType = JonType[uJoongsung];
 8006f98:	4b39      	ldr	r3, [pc, #228]	; (8007080 <hanWanFontLoad+0x1cc>)
 8006f9a:	881b      	ldrh	r3, [r3, #0]
 8006f9c:	461a      	mov	r2, r3
 8006f9e:	4b41      	ldr	r3, [pc, #260]	; (80070a4 <hanWanFontLoad+0x1f0>)
 8006fa0:	5c9b      	ldrb	r3, [r3, r2]
 8006fa2:	b29a      	uxth	r2, r3
 8006fa4:	4b40      	ldr	r3, [pc, #256]	; (80070a8 <hanWanFontLoad+0x1f4>)
 8006fa6:	801a      	strh	r2, [r3, #0]

  for(i = 0; i<32; i++)
 8006fa8:	2300      	movs	r3, #0
 8006faa:	81fb      	strh	r3, [r7, #14]
 8006fac:	e035      	b.n	800701a <hanWanFontLoad+0x166>
  {
    FontPtr->FontBuffer[i]  = K_font[uChoType*20+uChosung][i];
 8006fae:	4b3b      	ldr	r3, [pc, #236]	; (800709c <hanWanFontLoad+0x1e8>)
 8006fb0:	881b      	ldrh	r3, [r3, #0]
 8006fb2:	461a      	mov	r2, r3
 8006fb4:	4613      	mov	r3, r2
 8006fb6:	009b      	lsls	r3, r3, #2
 8006fb8:	4413      	add	r3, r2
 8006fba:	009b      	lsls	r3, r3, #2
 8006fbc:	461a      	mov	r2, r3
 8006fbe:	4b2f      	ldr	r3, [pc, #188]	; (800707c <hanWanFontLoad+0x1c8>)
 8006fc0:	881b      	ldrh	r3, [r3, #0]
 8006fc2:	441a      	add	r2, r3
 8006fc4:	89fb      	ldrh	r3, [r7, #14]
 8006fc6:	4939      	ldr	r1, [pc, #228]	; (80070ac <hanWanFontLoad+0x1f8>)
 8006fc8:	0152      	lsls	r2, r2, #5
 8006fca:	4413      	add	r3, r2
 8006fcc:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8006fd0:	89fb      	ldrh	r3, [r7, #14]
 8006fd2:	b2d1      	uxtb	r1, r2
 8006fd4:	683a      	ldr	r2, [r7, #0]
 8006fd6:	4413      	add	r3, r2
 8006fd8:	460a      	mov	r2, r1
 8006fda:	719a      	strb	r2, [r3, #6]
    FontPtr->FontBuffer[i] |= K_font[160 + uJooType*22+uJoongsung][i];
 8006fdc:	89fb      	ldrh	r3, [r7, #14]
 8006fde:	683a      	ldr	r2, [r7, #0]
 8006fe0:	4413      	add	r3, r2
 8006fe2:	7999      	ldrb	r1, [r3, #6]
 8006fe4:	4b2e      	ldr	r3, [pc, #184]	; (80070a0 <hanWanFontLoad+0x1ec>)
 8006fe6:	881b      	ldrh	r3, [r3, #0]
 8006fe8:	461a      	mov	r2, r3
 8006fea:	2316      	movs	r3, #22
 8006fec:	fb02 f303 	mul.w	r3, r2, r3
 8006ff0:	33a0      	adds	r3, #160	; 0xa0
 8006ff2:	4a23      	ldr	r2, [pc, #140]	; (8007080 <hanWanFontLoad+0x1cc>)
 8006ff4:	8812      	ldrh	r2, [r2, #0]
 8006ff6:	441a      	add	r2, r3
 8006ff8:	89fb      	ldrh	r3, [r7, #14]
 8006ffa:	482c      	ldr	r0, [pc, #176]	; (80070ac <hanWanFontLoad+0x1f8>)
 8006ffc:	0152      	lsls	r2, r2, #5
 8006ffe:	4413      	add	r3, r2
 8007000:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
 8007004:	b2da      	uxtb	r2, r3
 8007006:	89fb      	ldrh	r3, [r7, #14]
 8007008:	430a      	orrs	r2, r1
 800700a:	b2d1      	uxtb	r1, r2
 800700c:	683a      	ldr	r2, [r7, #0]
 800700e:	4413      	add	r3, r2
 8007010:	460a      	mov	r2, r1
 8007012:	719a      	strb	r2, [r3, #6]
  for(i = 0; i<32; i++)
 8007014:	89fb      	ldrh	r3, [r7, #14]
 8007016:	3301      	adds	r3, #1
 8007018:	81fb      	strh	r3, [r7, #14]
 800701a:	89fb      	ldrh	r3, [r7, #14]
 800701c:	2b1f      	cmp	r3, #31
 800701e:	d9c6      	bls.n	8006fae <hanWanFontLoad+0xfa>
  }

  //combine Jongsung
  if(uJongsung)
 8007020:	4b18      	ldr	r3, [pc, #96]	; (8007084 <hanWanFontLoad+0x1d0>)
 8007022:	881b      	ldrh	r3, [r3, #0]
 8007024:	2b00      	cmp	r3, #0
 8007026:	d025      	beq.n	8007074 <hanWanFontLoad+0x1c0>
  {
    for(i = 0; i < 32; i++)   FontPtr->FontBuffer[i] |= K_font[248 + uJonType*28+uJongsung][i];
 8007028:	2300      	movs	r3, #0
 800702a:	81fb      	strh	r3, [r7, #14]
 800702c:	e01f      	b.n	800706e <hanWanFontLoad+0x1ba>
 800702e:	89fb      	ldrh	r3, [r7, #14]
 8007030:	683a      	ldr	r2, [r7, #0]
 8007032:	4413      	add	r3, r2
 8007034:	7999      	ldrb	r1, [r3, #6]
 8007036:	4b1c      	ldr	r3, [pc, #112]	; (80070a8 <hanWanFontLoad+0x1f4>)
 8007038:	881b      	ldrh	r3, [r3, #0]
 800703a:	461a      	mov	r2, r3
 800703c:	4613      	mov	r3, r2
 800703e:	00db      	lsls	r3, r3, #3
 8007040:	1a9b      	subs	r3, r3, r2
 8007042:	009b      	lsls	r3, r3, #2
 8007044:	33f8      	adds	r3, #248	; 0xf8
 8007046:	4a0f      	ldr	r2, [pc, #60]	; (8007084 <hanWanFontLoad+0x1d0>)
 8007048:	8812      	ldrh	r2, [r2, #0]
 800704a:	441a      	add	r2, r3
 800704c:	89fb      	ldrh	r3, [r7, #14]
 800704e:	4817      	ldr	r0, [pc, #92]	; (80070ac <hanWanFontLoad+0x1f8>)
 8007050:	0152      	lsls	r2, r2, #5
 8007052:	4413      	add	r3, r2
 8007054:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
 8007058:	b2da      	uxtb	r2, r3
 800705a:	89fb      	ldrh	r3, [r7, #14]
 800705c:	430a      	orrs	r2, r1
 800705e:	b2d1      	uxtb	r1, r2
 8007060:	683a      	ldr	r2, [r7, #0]
 8007062:	4413      	add	r3, r2
 8007064:	460a      	mov	r2, r1
 8007066:	719a      	strb	r2, [r3, #6]
 8007068:	89fb      	ldrh	r3, [r7, #14]
 800706a:	3301      	adds	r3, #1
 800706c:	81fb      	strh	r3, [r7, #14]
 800706e:	89fb      	ldrh	r3, [r7, #14]
 8007070:	2b1f      	cmp	r3, #31
 8007072:	d9dc      	bls.n	800702e <hanWanFontLoad+0x17a>
  }
}
 8007074:	bf00      	nop
 8007076:	3710      	adds	r7, #16
 8007078:	46bd      	mov	sp, r7
 800707a:	bd80      	pop	{r7, pc}
 800707c:	2000af62 	.word	0x2000af62
 8007080:	2000af64 	.word	0x2000af64
 8007084:	2000af66 	.word	0x2000af66
 8007088:	08018e3c 	.word	0x08018e3c
 800708c:	08018e5c 	.word	0x08018e5c
 8007090:	08018e7c 	.word	0x08018e7c
 8007094:	08018f14 	.word	0x08018f14
 8007098:	08018efc 	.word	0x08018efc
 800709c:	2000af68 	.word	0x2000af68
 80070a0:	2000af6a 	.word	0x2000af6a
 80070a4:	08018f2c 	.word	0x08018f2c
 80070a8:	2000af6c 	.word	0x2000af6c
 80070ac:	0801b440 	.word	0x0801b440

080070b0 <hanUniFontLoad>:

void hanUniFontLoad(char *HanCode, han_font_t *FontPtr)
{
 80070b0:	b480      	push	{r7}
 80070b2:	b085      	sub	sp, #20
 80070b4:	af00      	add	r7, sp, #0
 80070b6:	6078      	str	r0, [r7, #4]
 80070b8:	6039      	str	r1, [r7, #0]
  static uint16_t uChosung, uJoongsung, uJongsung, uChoType, uJooType,uJonType;




  utf16 = (uint8_t)(HanCode[0] & 0x0f) << 12 | (uint8_t)(HanCode[1] & 0x3f) << 6 | (uint8_t)(HanCode[2] & 0x3f);
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	781b      	ldrb	r3, [r3, #0]
 80070be:	031b      	lsls	r3, r3, #12
 80070c0:	b21a      	sxth	r2, r3
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	3301      	adds	r3, #1
 80070c6:	781b      	ldrb	r3, [r3, #0]
 80070c8:	019b      	lsls	r3, r3, #6
 80070ca:	b21b      	sxth	r3, r3
 80070cc:	f403 637c 	and.w	r3, r3, #4032	; 0xfc0
 80070d0:	b21b      	sxth	r3, r3
 80070d2:	4313      	orrs	r3, r2
 80070d4:	b21a      	sxth	r2, r3
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	3302      	adds	r3, #2
 80070da:	781b      	ldrb	r3, [r3, #0]
 80070dc:	b21b      	sxth	r3, r3
 80070de:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80070e2:	b21b      	sxth	r3, r3
 80070e4:	4313      	orrs	r3, r2
 80070e6:	b21b      	sxth	r3, r3
 80070e8:	81bb      	strh	r3, [r7, #12]


  //seperate phoneme code
  utf16 -= 0xac00;
 80070ea:	89bb      	ldrh	r3, [r7, #12]
 80070ec:	f503 43a8 	add.w	r3, r3, #21504	; 0x5400
 80070f0:	81bb      	strh	r3, [r7, #12]
  uJongsung  = utf16 % 28;
 80070f2:	89ba      	ldrh	r2, [r7, #12]
 80070f4:	0893      	lsrs	r3, r2, #2
 80070f6:	4973      	ldr	r1, [pc, #460]	; (80072c4 <hanUniFontLoad+0x214>)
 80070f8:	fba1 3103 	umull	r3, r1, r1, r3
 80070fc:	460b      	mov	r3, r1
 80070fe:	00db      	lsls	r3, r3, #3
 8007100:	1a5b      	subs	r3, r3, r1
 8007102:	009b      	lsls	r3, r3, #2
 8007104:	1ad3      	subs	r3, r2, r3
 8007106:	b29a      	uxth	r2, r3
 8007108:	4b6f      	ldr	r3, [pc, #444]	; (80072c8 <hanUniFontLoad+0x218>)
 800710a:	801a      	strh	r2, [r3, #0]
  utf16 /= 28;
 800710c:	89bb      	ldrh	r3, [r7, #12]
 800710e:	089b      	lsrs	r3, r3, #2
 8007110:	4a6c      	ldr	r2, [pc, #432]	; (80072c4 <hanUniFontLoad+0x214>)
 8007112:	fba2 2303 	umull	r2, r3, r2, r3
 8007116:	81bb      	strh	r3, [r7, #12]
  uJoongsung = utf16 % 21;
 8007118:	89b9      	ldrh	r1, [r7, #12]
 800711a:	4b6c      	ldr	r3, [pc, #432]	; (80072cc <hanUniFontLoad+0x21c>)
 800711c:	fba3 2301 	umull	r2, r3, r3, r1
 8007120:	1aca      	subs	r2, r1, r3
 8007122:	0852      	lsrs	r2, r2, #1
 8007124:	4413      	add	r3, r2
 8007126:	091a      	lsrs	r2, r3, #4
 8007128:	4613      	mov	r3, r2
 800712a:	005b      	lsls	r3, r3, #1
 800712c:	4413      	add	r3, r2
 800712e:	00da      	lsls	r2, r3, #3
 8007130:	1ad2      	subs	r2, r2, r3
 8007132:	1a8b      	subs	r3, r1, r2
 8007134:	b29a      	uxth	r2, r3
 8007136:	4b66      	ldr	r3, [pc, #408]	; (80072d0 <hanUniFontLoad+0x220>)
 8007138:	801a      	strh	r2, [r3, #0]
  uChosung   = utf16 / 21;
 800713a:	89ba      	ldrh	r2, [r7, #12]
 800713c:	4b63      	ldr	r3, [pc, #396]	; (80072cc <hanUniFontLoad+0x21c>)
 800713e:	fba3 1302 	umull	r1, r3, r3, r2
 8007142:	1ad2      	subs	r2, r2, r3
 8007144:	0852      	lsrs	r2, r2, #1
 8007146:	4413      	add	r3, r2
 8007148:	091b      	lsrs	r3, r3, #4
 800714a:	b29a      	uxth	r2, r3
 800714c:	4b61      	ldr	r3, [pc, #388]	; (80072d4 <hanUniFontLoad+0x224>)
 800714e:	801a      	strh	r2, [r3, #0]


  //make font index
  uChosung   = UniChoIdxTbl[uChosung];    //Chosung index
 8007150:	4b60      	ldr	r3, [pc, #384]	; (80072d4 <hanUniFontLoad+0x224>)
 8007152:	881b      	ldrh	r3, [r3, #0]
 8007154:	461a      	mov	r2, r3
 8007156:	4b60      	ldr	r3, [pc, #384]	; (80072d8 <hanUniFontLoad+0x228>)
 8007158:	5c9b      	ldrb	r3, [r3, r2]
 800715a:	b29a      	uxth	r2, r3
 800715c:	4b5d      	ldr	r3, [pc, #372]	; (80072d4 <hanUniFontLoad+0x224>)
 800715e:	801a      	strh	r2, [r3, #0]
  uJoongsung = UniJooIdxTbl[uJoongsung];  //Joongsung index
 8007160:	4b5b      	ldr	r3, [pc, #364]	; (80072d0 <hanUniFontLoad+0x220>)
 8007162:	881b      	ldrh	r3, [r3, #0]
 8007164:	461a      	mov	r2, r3
 8007166:	4b5d      	ldr	r3, [pc, #372]	; (80072dc <hanUniFontLoad+0x22c>)
 8007168:	5c9b      	ldrb	r3, [r3, r2]
 800716a:	b29a      	uxth	r2, r3
 800716c:	4b58      	ldr	r3, [pc, #352]	; (80072d0 <hanUniFontLoad+0x220>)
 800716e:	801a      	strh	r2, [r3, #0]
  uJongsung  = UniJonIdxTbl[uJongsung];   //Jongsung index
 8007170:	4b55      	ldr	r3, [pc, #340]	; (80072c8 <hanUniFontLoad+0x218>)
 8007172:	881b      	ldrh	r3, [r3, #0]
 8007174:	461a      	mov	r2, r3
 8007176:	4b5a      	ldr	r3, [pc, #360]	; (80072e0 <hanUniFontLoad+0x230>)
 8007178:	5c9b      	ldrb	r3, [r3, r2]
 800717a:	b29a      	uxth	r2, r3
 800717c:	4b52      	ldr	r3, [pc, #328]	; (80072c8 <hanUniFontLoad+0x218>)
 800717e:	801a      	strh	r2, [r3, #0]


  //decide a character type (   )
  uChoType = uJongsung ? ChoTypeCaseJongYes[uJoongsung]:ChoTypeCaseJongNo [uJoongsung];
 8007180:	4b51      	ldr	r3, [pc, #324]	; (80072c8 <hanUniFontLoad+0x218>)
 8007182:	881b      	ldrh	r3, [r3, #0]
 8007184:	2b00      	cmp	r3, #0
 8007186:	d006      	beq.n	8007196 <hanUniFontLoad+0xe6>
 8007188:	4b51      	ldr	r3, [pc, #324]	; (80072d0 <hanUniFontLoad+0x220>)
 800718a:	881b      	ldrh	r3, [r3, #0]
 800718c:	461a      	mov	r2, r3
 800718e:	4b55      	ldr	r3, [pc, #340]	; (80072e4 <hanUniFontLoad+0x234>)
 8007190:	5c9b      	ldrb	r3, [r3, r2]
 8007192:	b29b      	uxth	r3, r3
 8007194:	e005      	b.n	80071a2 <hanUniFontLoad+0xf2>
 8007196:	4b4e      	ldr	r3, [pc, #312]	; (80072d0 <hanUniFontLoad+0x220>)
 8007198:	881b      	ldrh	r3, [r3, #0]
 800719a:	461a      	mov	r2, r3
 800719c:	4b52      	ldr	r3, [pc, #328]	; (80072e8 <hanUniFontLoad+0x238>)
 800719e:	5c9b      	ldrb	r3, [r3, r2]
 80071a0:	b29b      	uxth	r3, r3
 80071a2:	4a52      	ldr	r2, [pc, #328]	; (80072ec <hanUniFontLoad+0x23c>)
 80071a4:	8013      	strh	r3, [r2, #0]
    //''(1)  ''(16) 
  uJooType = ((uChosung == 0 || uChosung == 1 ||uChosung == 16 ) ? 0: 1) + (uJongsung ? 2: 0);
 80071a6:	4b4b      	ldr	r3, [pc, #300]	; (80072d4 <hanUniFontLoad+0x224>)
 80071a8:	881b      	ldrh	r3, [r3, #0]
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d009      	beq.n	80071c2 <hanUniFontLoad+0x112>
 80071ae:	4b49      	ldr	r3, [pc, #292]	; (80072d4 <hanUniFontLoad+0x224>)
 80071b0:	881b      	ldrh	r3, [r3, #0]
 80071b2:	2b01      	cmp	r3, #1
 80071b4:	d005      	beq.n	80071c2 <hanUniFontLoad+0x112>
 80071b6:	4b47      	ldr	r3, [pc, #284]	; (80072d4 <hanUniFontLoad+0x224>)
 80071b8:	881b      	ldrh	r3, [r3, #0]
 80071ba:	2b10      	cmp	r3, #16
 80071bc:	d001      	beq.n	80071c2 <hanUniFontLoad+0x112>
 80071be:	2301      	movs	r3, #1
 80071c0:	e000      	b.n	80071c4 <hanUniFontLoad+0x114>
 80071c2:	2300      	movs	r3, #0
 80071c4:	b29b      	uxth	r3, r3
 80071c6:	4a40      	ldr	r2, [pc, #256]	; (80072c8 <hanUniFontLoad+0x218>)
 80071c8:	8812      	ldrh	r2, [r2, #0]
 80071ca:	2a00      	cmp	r2, #0
 80071cc:	d001      	beq.n	80071d2 <hanUniFontLoad+0x122>
 80071ce:	2202      	movs	r2, #2
 80071d0:	e000      	b.n	80071d4 <hanUniFontLoad+0x124>
 80071d2:	2200      	movs	r2, #0
 80071d4:	4413      	add	r3, r2
 80071d6:	b29a      	uxth	r2, r3
 80071d8:	4b45      	ldr	r3, [pc, #276]	; (80072f0 <hanUniFontLoad+0x240>)
 80071da:	801a      	strh	r2, [r3, #0]
  uJonType = JonType[uJoongsung];
 80071dc:	4b3c      	ldr	r3, [pc, #240]	; (80072d0 <hanUniFontLoad+0x220>)
 80071de:	881b      	ldrh	r3, [r3, #0]
 80071e0:	461a      	mov	r2, r3
 80071e2:	4b44      	ldr	r3, [pc, #272]	; (80072f4 <hanUniFontLoad+0x244>)
 80071e4:	5c9b      	ldrb	r3, [r3, r2]
 80071e6:	b29a      	uxth	r2, r3
 80071e8:	4b43      	ldr	r3, [pc, #268]	; (80072f8 <hanUniFontLoad+0x248>)
 80071ea:	801a      	strh	r2, [r3, #0]

  for(i = 0; i<32; i++)
 80071ec:	2300      	movs	r3, #0
 80071ee:	81fb      	strh	r3, [r7, #14]
 80071f0:	e035      	b.n	800725e <hanUniFontLoad+0x1ae>
  {
    FontPtr->FontBuffer[i]  = (uint8_t)K_font[uChoType*20+uChosung][i];
 80071f2:	4b3e      	ldr	r3, [pc, #248]	; (80072ec <hanUniFontLoad+0x23c>)
 80071f4:	881b      	ldrh	r3, [r3, #0]
 80071f6:	461a      	mov	r2, r3
 80071f8:	4613      	mov	r3, r2
 80071fa:	009b      	lsls	r3, r3, #2
 80071fc:	4413      	add	r3, r2
 80071fe:	009b      	lsls	r3, r3, #2
 8007200:	461a      	mov	r2, r3
 8007202:	4b34      	ldr	r3, [pc, #208]	; (80072d4 <hanUniFontLoad+0x224>)
 8007204:	881b      	ldrh	r3, [r3, #0]
 8007206:	441a      	add	r2, r3
 8007208:	89fb      	ldrh	r3, [r7, #14]
 800720a:	493c      	ldr	r1, [pc, #240]	; (80072fc <hanUniFontLoad+0x24c>)
 800720c:	0152      	lsls	r2, r2, #5
 800720e:	4413      	add	r3, r2
 8007210:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8007214:	89fb      	ldrh	r3, [r7, #14]
 8007216:	b2d1      	uxtb	r1, r2
 8007218:	683a      	ldr	r2, [r7, #0]
 800721a:	4413      	add	r3, r2
 800721c:	460a      	mov	r2, r1
 800721e:	719a      	strb	r2, [r3, #6]
    FontPtr->FontBuffer[i] |= (uint8_t)K_font[160 + uJooType*22+uJoongsung][i];
 8007220:	89fb      	ldrh	r3, [r7, #14]
 8007222:	683a      	ldr	r2, [r7, #0]
 8007224:	4413      	add	r3, r2
 8007226:	7999      	ldrb	r1, [r3, #6]
 8007228:	4b31      	ldr	r3, [pc, #196]	; (80072f0 <hanUniFontLoad+0x240>)
 800722a:	881b      	ldrh	r3, [r3, #0]
 800722c:	461a      	mov	r2, r3
 800722e:	2316      	movs	r3, #22
 8007230:	fb02 f303 	mul.w	r3, r2, r3
 8007234:	33a0      	adds	r3, #160	; 0xa0
 8007236:	4a26      	ldr	r2, [pc, #152]	; (80072d0 <hanUniFontLoad+0x220>)
 8007238:	8812      	ldrh	r2, [r2, #0]
 800723a:	441a      	add	r2, r3
 800723c:	89fb      	ldrh	r3, [r7, #14]
 800723e:	482f      	ldr	r0, [pc, #188]	; (80072fc <hanUniFontLoad+0x24c>)
 8007240:	0152      	lsls	r2, r2, #5
 8007242:	4413      	add	r3, r2
 8007244:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
 8007248:	b2da      	uxtb	r2, r3
 800724a:	89fb      	ldrh	r3, [r7, #14]
 800724c:	430a      	orrs	r2, r1
 800724e:	b2d1      	uxtb	r1, r2
 8007250:	683a      	ldr	r2, [r7, #0]
 8007252:	4413      	add	r3, r2
 8007254:	460a      	mov	r2, r1
 8007256:	719a      	strb	r2, [r3, #6]
  for(i = 0; i<32; i++)
 8007258:	89fb      	ldrh	r3, [r7, #14]
 800725a:	3301      	adds	r3, #1
 800725c:	81fb      	strh	r3, [r7, #14]
 800725e:	89fb      	ldrh	r3, [r7, #14]
 8007260:	2b1f      	cmp	r3, #31
 8007262:	d9c6      	bls.n	80071f2 <hanUniFontLoad+0x142>
  }

  //combine Jongsung
  if(uJongsung)
 8007264:	4b18      	ldr	r3, [pc, #96]	; (80072c8 <hanUniFontLoad+0x218>)
 8007266:	881b      	ldrh	r3, [r3, #0]
 8007268:	2b00      	cmp	r3, #0
 800726a:	d025      	beq.n	80072b8 <hanUniFontLoad+0x208>
  {
    for(i = 0; i < 32; i++)   FontPtr->FontBuffer[i] |= K_font[248 + uJonType*28+uJongsung][i];
 800726c:	2300      	movs	r3, #0
 800726e:	81fb      	strh	r3, [r7, #14]
 8007270:	e01f      	b.n	80072b2 <hanUniFontLoad+0x202>
 8007272:	89fb      	ldrh	r3, [r7, #14]
 8007274:	683a      	ldr	r2, [r7, #0]
 8007276:	4413      	add	r3, r2
 8007278:	7999      	ldrb	r1, [r3, #6]
 800727a:	4b1f      	ldr	r3, [pc, #124]	; (80072f8 <hanUniFontLoad+0x248>)
 800727c:	881b      	ldrh	r3, [r3, #0]
 800727e:	461a      	mov	r2, r3
 8007280:	4613      	mov	r3, r2
 8007282:	00db      	lsls	r3, r3, #3
 8007284:	1a9b      	subs	r3, r3, r2
 8007286:	009b      	lsls	r3, r3, #2
 8007288:	33f8      	adds	r3, #248	; 0xf8
 800728a:	4a0f      	ldr	r2, [pc, #60]	; (80072c8 <hanUniFontLoad+0x218>)
 800728c:	8812      	ldrh	r2, [r2, #0]
 800728e:	441a      	add	r2, r3
 8007290:	89fb      	ldrh	r3, [r7, #14]
 8007292:	481a      	ldr	r0, [pc, #104]	; (80072fc <hanUniFontLoad+0x24c>)
 8007294:	0152      	lsls	r2, r2, #5
 8007296:	4413      	add	r3, r2
 8007298:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
 800729c:	b2da      	uxtb	r2, r3
 800729e:	89fb      	ldrh	r3, [r7, #14]
 80072a0:	430a      	orrs	r2, r1
 80072a2:	b2d1      	uxtb	r1, r2
 80072a4:	683a      	ldr	r2, [r7, #0]
 80072a6:	4413      	add	r3, r2
 80072a8:	460a      	mov	r2, r1
 80072aa:	719a      	strb	r2, [r3, #6]
 80072ac:	89fb      	ldrh	r3, [r7, #14]
 80072ae:	3301      	adds	r3, #1
 80072b0:	81fb      	strh	r3, [r7, #14]
 80072b2:	89fb      	ldrh	r3, [r7, #14]
 80072b4:	2b1f      	cmp	r3, #31
 80072b6:	d9dc      	bls.n	8007272 <hanUniFontLoad+0x1c2>
  }
}
 80072b8:	bf00      	nop
 80072ba:	3714      	adds	r7, #20
 80072bc:	46bd      	mov	sp, r7
 80072be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072c2:	4770      	bx	lr
 80072c4:	24924925 	.word	0x24924925
 80072c8:	2000af6e 	.word	0x2000af6e
 80072cc:	86186187 	.word	0x86186187
 80072d0:	2000af70 	.word	0x2000af70
 80072d4:	2000af72 	.word	0x2000af72
 80072d8:	08018e9c 	.word	0x08018e9c
 80072dc:	08018ebc 	.word	0x08018ebc
 80072e0:	08018edc 	.word	0x08018edc
 80072e4:	08018f14 	.word	0x08018f14
 80072e8:	08018efc 	.word	0x08018efc
 80072ec:	2000af74 	.word	0x2000af74
 80072f0:	2000af76 	.word	0x2000af76
 80072f4:	08018f2c 	.word	0x08018f2c
 80072f8:	2000af78 	.word	0x2000af78
 80072fc:	0801b440 	.word	0x0801b440

08007300 <hanEngFontLoad>:

void hanEngFontLoad(char *HanCode, han_font_t *FontPtr)
{
 8007300:	b480      	push	{r7}
 8007302:	b085      	sub	sp, #20
 8007304:	af00      	add	r7, sp, #0
 8007306:	6078      	str	r0, [r7, #4]
 8007308:	6039      	str	r1, [r7, #0]
  uint16_t i;
  char EngCode;

  EngCode = *HanCode;
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	781b      	ldrb	r3, [r3, #0]
 800730e:	737b      	strb	r3, [r7, #13]

  EngCode -= 0x20;  // FONT   .
 8007310:	7b7b      	ldrb	r3, [r7, #13]
 8007312:	3b20      	subs	r3, #32
 8007314:	737b      	strb	r3, [r7, #13]

  for ( i = 0 ; i < 16 ; i++ )
 8007316:	2300      	movs	r3, #0
 8007318:	81fb      	strh	r3, [r7, #14]
 800731a:	e00f      	b.n	800733c <hanEngFontLoad+0x3c>
  {
     FontPtr->FontBuffer[ i ] = (char)wEngFon[(int)EngCode][i];
 800731c:	7b7a      	ldrb	r2, [r7, #13]
 800731e:	89fb      	ldrh	r3, [r7, #14]
 8007320:	490b      	ldr	r1, [pc, #44]	; (8007350 <hanEngFontLoad+0x50>)
 8007322:	0112      	lsls	r2, r2, #4
 8007324:	4413      	add	r3, r2
 8007326:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
 800732a:	89fb      	ldrh	r3, [r7, #14]
 800732c:	b2d1      	uxtb	r1, r2
 800732e:	683a      	ldr	r2, [r7, #0]
 8007330:	4413      	add	r3, r2
 8007332:	460a      	mov	r2, r1
 8007334:	719a      	strb	r2, [r3, #6]
  for ( i = 0 ; i < 16 ; i++ )
 8007336:	89fb      	ldrh	r3, [r7, #14]
 8007338:	3301      	adds	r3, #1
 800733a:	81fb      	strh	r3, [r7, #14]
 800733c:	89fb      	ldrh	r3, [r7, #14]
 800733e:	2b0f      	cmp	r3, #15
 8007340:	d9ec      	bls.n	800731c <hanEngFontLoad+0x1c>
  }
}
 8007342:	bf00      	nop
 8007344:	bf00      	nop
 8007346:	3714      	adds	r7, #20
 8007348:	46bd      	mov	sp, r7
 800734a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800734e:	4770      	bx	lr
 8007350:	0801763c 	.word	0x0801763c

08007354 <hanCnvCodeWan2Johab>:

uint16_t hanCnvCodeWan2Johab(uint16_t WanCode)
{
 8007354:	b480      	push	{r7}
 8007356:	b085      	sub	sp, #20
 8007358:	af00      	add	r7, sp, #0
 800735a:	4603      	mov	r3, r0
 800735c:	80fb      	strh	r3, [r7, #6]
  int index;
  uint16_t hcode, lcode;

  hcode = (WanCode >> 8) & 0xFF;
 800735e:	88fb      	ldrh	r3, [r7, #6]
 8007360:	0a1b      	lsrs	r3, r3, #8
 8007362:	81fb      	strh	r3, [r7, #14]
  lcode = WanCode & 0x0ff;
 8007364:	88fb      	ldrh	r3, [r7, #6]
 8007366:	b2db      	uxtb	r3, r3
 8007368:	81bb      	strh	r3, [r7, #12]

  index = (hcode - 0x0B0) * 94 + (lcode - 0x0A1);
 800736a:	89fb      	ldrh	r3, [r7, #14]
 800736c:	3bb0      	subs	r3, #176	; 0xb0
 800736e:	225e      	movs	r2, #94	; 0x5e
 8007370:	fb03 f202 	mul.w	r2, r3, r2
 8007374:	89bb      	ldrh	r3, [r7, #12]
 8007376:	3ba1      	subs	r3, #161	; 0xa1
 8007378:	4413      	add	r3, r2
 800737a:	60bb      	str	r3, [r7, #8]

  return wWanToJohabTable[index];
 800737c:	4a05      	ldr	r2, [pc, #20]	; (8007394 <hanCnvCodeWan2Johab+0x40>)
 800737e:	68bb      	ldr	r3, [r7, #8]
 8007380:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007384:	b29b      	uxth	r3, r3
}
 8007386:	4618      	mov	r0, r3
 8007388:	3714      	adds	r7, #20
 800738a:	46bd      	mov	sp, r7
 800738c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007390:	4770      	bx	lr
 8007392:	bf00      	nop
 8007394:	08018f80 	.word	0x08018f80

08007398 <TransferDoneISR>:
static void st7735SetRotation(uint8_t m);
static bool st7735Reset(void);


static void TransferDoneISR(void)
{
 8007398:	b580      	push	{r7, lr}
 800739a:	af00      	add	r7, sp, #0
  if (is_write_frame == true)
 800739c:	4b0a      	ldr	r3, [pc, #40]	; (80073c8 <TransferDoneISR+0x30>)
 800739e:	781b      	ldrb	r3, [r3, #0]
 80073a0:	b2db      	uxtb	r3, r3
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d00d      	beq.n	80073c2 <TransferDoneISR+0x2a>
  {
    is_write_frame = false;
 80073a6:	4b08      	ldr	r3, [pc, #32]	; (80073c8 <TransferDoneISR+0x30>)
 80073a8:	2200      	movs	r2, #0
 80073aa:	701a      	strb	r2, [r3, #0]
    gpioPinWrite(_PIN_DEF_CS, _DEF_HIGH);
 80073ac:	2101      	movs	r1, #1
 80073ae:	2002      	movs	r0, #2
 80073b0:	f7fc f900 	bl	80035b4 <gpioPinWrite>

    if (frameCallBack != NULL)
 80073b4:	4b05      	ldr	r3, [pc, #20]	; (80073cc <TransferDoneISR+0x34>)
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d002      	beq.n	80073c2 <TransferDoneISR+0x2a>
    {
      frameCallBack();
 80073bc:	4b03      	ldr	r3, [pc, #12]	; (80073cc <TransferDoneISR+0x34>)
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	4798      	blx	r3
    }
  }
}
 80073c2:	bf00      	nop
 80073c4:	bd80      	pop	{r7, pc}
 80073c6:	bf00      	nop
 80073c8:	2000af80 	.word	0x2000af80
 80073cc:	2000af7c 	.word	0x2000af7c

080073d0 <st7735Init>:


bool st7735Init(void)
{
 80073d0:	b580      	push	{r7, lr}
 80073d2:	b082      	sub	sp, #8
 80073d4:	af00      	add	r7, sp, #0
  bool ret;

  ret = st7735Reset();
 80073d6:	f000 f835 	bl	8007444 <st7735Reset>
 80073da:	4603      	mov	r3, r0
 80073dc:	71fb      	strb	r3, [r7, #7]

  return ret;
 80073de:	79fb      	ldrb	r3, [r7, #7]
}
 80073e0:	4618      	mov	r0, r3
 80073e2:	3708      	adds	r7, #8
 80073e4:	46bd      	mov	sp, r7
 80073e6:	bd80      	pop	{r7, pc}

080073e8 <st7735InitDriver>:

bool st7735InitDriver(lcd_driver_t *p_driver)
{
 80073e8:	b480      	push	{r7}
 80073ea:	b083      	sub	sp, #12
 80073ec:	af00      	add	r7, sp, #0
 80073ee:	6078      	str	r0, [r7, #4]
  p_driver->init = st7735Init;
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	4a0d      	ldr	r2, [pc, #52]	; (8007428 <st7735InitDriver+0x40>)
 80073f4:	601a      	str	r2, [r3, #0]
  p_driver->reset = st7735Reset;
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	4a0c      	ldr	r2, [pc, #48]	; (800742c <st7735InitDriver+0x44>)
 80073fa:	605a      	str	r2, [r3, #4]
  p_driver->setWindow = st7735SetWindow;
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	4a0c      	ldr	r2, [pc, #48]	; (8007430 <st7735InitDriver+0x48>)
 8007400:	609a      	str	r2, [r3, #8]
  p_driver->getWidth = st7735GetWidth;
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	4a0b      	ldr	r2, [pc, #44]	; (8007434 <st7735InitDriver+0x4c>)
 8007406:	60da      	str	r2, [r3, #12]
  p_driver->getHeight = st7735GetHeight;
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	4a0b      	ldr	r2, [pc, #44]	; (8007438 <st7735InitDriver+0x50>)
 800740c:	611a      	str	r2, [r3, #16]
  p_driver->setCallBack = st7735SetCallBack;
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	4a0a      	ldr	r2, [pc, #40]	; (800743c <st7735InitDriver+0x54>)
 8007412:	615a      	str	r2, [r3, #20]
  p_driver->sendBuffer = st7735SendBuffer;
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	4a0a      	ldr	r2, [pc, #40]	; (8007440 <st7735InitDriver+0x58>)
 8007418:	619a      	str	r2, [r3, #24]
  return true;
 800741a:	2301      	movs	r3, #1
}
 800741c:	4618      	mov	r0, r3
 800741e:	370c      	adds	r7, #12
 8007420:	46bd      	mov	sp, r7
 8007422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007426:	4770      	bx	lr
 8007428:	080073d1 	.word	0x080073d1
 800742c:	08007445 	.word	0x08007445
 8007430:	08007709 	.word	0x08007709
 8007434:	080074bd 	.word	0x080074bd
 8007438:	080074cd 	.word	0x080074cd
 800743c:	08007961 	.word	0x08007961
 8007440:	08007915 	.word	0x08007915

08007444 <st7735Reset>:

bool st7735Reset(void)
{
 8007444:	b580      	push	{r7, lr}
 8007446:	b082      	sub	sp, #8
 8007448:	af02      	add	r7, sp, #8
  spiBegin(spi_ch);
 800744a:	4b1a      	ldr	r3, [pc, #104]	; (80074b4 <st7735Reset+0x70>)
 800744c:	781b      	ldrb	r3, [r3, #0]
 800744e:	4618      	mov	r0, r3
 8007450:	f7fe fb52 	bl	8005af8 <spiBegin>
  spiSetDataMode(spi_ch, SPI_MODE0);
 8007454:	4b17      	ldr	r3, [pc, #92]	; (80074b4 <st7735Reset+0x70>)
 8007456:	781b      	ldrb	r3, [r3, #0]
 8007458:	2100      	movs	r1, #0
 800745a:	4618      	mov	r0, r3
 800745c:	f7fe fba8 	bl	8005bb0 <spiSetDataMode>

  spiAttachTxInterrupt(spi_ch, TransferDoneISR);
 8007460:	4b14      	ldr	r3, [pc, #80]	; (80074b4 <st7735Reset+0x70>)
 8007462:	781b      	ldrb	r3, [r3, #0]
 8007464:	4914      	ldr	r1, [pc, #80]	; (80074b8 <st7735Reset+0x74>)
 8007466:	4618      	mov	r0, r3
 8007468:	f7fe fcd8 	bl	8005e1c <spiAttachTxInterrupt>

  gpioPinWrite(_PIN_DEF_BKT, _DEF_LOW);
 800746c:	2100      	movs	r1, #0
 800746e:	2001      	movs	r0, #1
 8007470:	f7fc f8a0 	bl	80035b4 <gpioPinWrite>
  gpioPinWrite(_PIN_DEF_DC,  _DEF_HIGH);
 8007474:	2101      	movs	r1, #1
 8007476:	2003      	movs	r0, #3
 8007478:	f7fc f89c 	bl	80035b4 <gpioPinWrite>
  gpioPinWrite(_PIN_DEF_CS,  _DEF_HIGH);
 800747c:	2101      	movs	r1, #1
 800747e:	2002      	movs	r0, #2
 8007480:	f7fc f898 	bl	80035b4 <gpioPinWrite>
  delay(10);
 8007484:	200a      	movs	r0, #10
 8007486:	f7f9 ff27 	bl	80012d8 <delay>

  st7735InitRegs();
 800748a:	f000 f863 	bl	8007554 <st7735InitRegs>


  st7735SetRotation(1);
 800748e:	2001      	movs	r0, #1
 8007490:	f000 f910 	bl	80076b4 <st7735SetRotation>
  st7735FillRect(0, 0, HW_LCD_WIDTH, HW_LCD_HEIGHT, black);
 8007494:	2300      	movs	r3, #0
 8007496:	9300      	str	r3, [sp, #0]
 8007498:	2380      	movs	r3, #128	; 0x80
 800749a:	22a0      	movs	r2, #160	; 0xa0
 800749c:	2100      	movs	r1, #0
 800749e:	2000      	movs	r0, #0
 80074a0:	f000 f97e 	bl	80077a0 <st7735FillRect>
  gpioPinWrite(_PIN_DEF_BKT, _DEF_LOW);
 80074a4:	2100      	movs	r1, #0
 80074a6:	2001      	movs	r0, #1
 80074a8:	f7fc f884 	bl	80035b4 <gpioPinWrite>
  return true;
 80074ac:	2301      	movs	r3, #1
}
 80074ae:	4618      	mov	r0, r3
 80074b0:	46bd      	mov	sp, r7
 80074b2:	bd80      	pop	{r7, pc}
 80074b4:	2000af7a 	.word	0x2000af7a
 80074b8:	08007399 	.word	0x08007399

080074bc <st7735GetWidth>:

uint16_t st7735GetWidth(void)
{
 80074bc:	b480      	push	{r7}
 80074be:	af00      	add	r7, sp, #0
  return HW_LCD_WIDTH;
 80074c0:	23a0      	movs	r3, #160	; 0xa0
}
 80074c2:	4618      	mov	r0, r3
 80074c4:	46bd      	mov	sp, r7
 80074c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ca:	4770      	bx	lr

080074cc <st7735GetHeight>:

uint16_t st7735GetHeight(void)
{
 80074cc:	b480      	push	{r7}
 80074ce:	af00      	add	r7, sp, #0
  return HW_LCD_HEIGHT;
 80074d0:	2380      	movs	r3, #128	; 0x80
}
 80074d2:	4618      	mov	r0, r3
 80074d4:	46bd      	mov	sp, r7
 80074d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074da:	4770      	bx	lr

080074dc <writecommand>:

void writecommand(uint8_t c)
{
 80074dc:	b580      	push	{r7, lr}
 80074de:	b082      	sub	sp, #8
 80074e0:	af00      	add	r7, sp, #0
 80074e2:	4603      	mov	r3, r0
 80074e4:	71fb      	strb	r3, [r7, #7]
  gpioPinWrite(_PIN_DEF_DC, _DEF_LOW);
 80074e6:	2100      	movs	r1, #0
 80074e8:	2003      	movs	r0, #3
 80074ea:	f7fc f863 	bl	80035b4 <gpioPinWrite>
  gpioPinWrite(_PIN_DEF_CS, _DEF_LOW);
 80074ee:	2100      	movs	r1, #0
 80074f0:	2002      	movs	r0, #2
 80074f2:	f7fc f85f 	bl	80035b4 <gpioPinWrite>

  spiTransfer8(spi_ch, c);
 80074f6:	4b07      	ldr	r3, [pc, #28]	; (8007514 <writecommand+0x38>)
 80074f8:	781b      	ldrb	r3, [r3, #0]
 80074fa:	79fa      	ldrb	r2, [r7, #7]
 80074fc:	4611      	mov	r1, r2
 80074fe:	4618      	mov	r0, r3
 8007500:	f7fe fbea 	bl	8005cd8 <spiTransfer8>

  gpioPinWrite(_PIN_DEF_CS, _DEF_HIGH);
 8007504:	2101      	movs	r1, #1
 8007506:	2002      	movs	r0, #2
 8007508:	f7fc f854 	bl	80035b4 <gpioPinWrite>
}
 800750c:	bf00      	nop
 800750e:	3708      	adds	r7, #8
 8007510:	46bd      	mov	sp, r7
 8007512:	bd80      	pop	{r7, pc}
 8007514:	2000af7a 	.word	0x2000af7a

08007518 <writedata>:

void writedata(uint8_t d)
{
 8007518:	b580      	push	{r7, lr}
 800751a:	b082      	sub	sp, #8
 800751c:	af00      	add	r7, sp, #0
 800751e:	4603      	mov	r3, r0
 8007520:	71fb      	strb	r3, [r7, #7]
  gpioPinWrite(_PIN_DEF_DC, _DEF_HIGH);
 8007522:	2101      	movs	r1, #1
 8007524:	2003      	movs	r0, #3
 8007526:	f7fc f845 	bl	80035b4 <gpioPinWrite>
  gpioPinWrite(_PIN_DEF_CS, _DEF_LOW);
 800752a:	2100      	movs	r1, #0
 800752c:	2002      	movs	r0, #2
 800752e:	f7fc f841 	bl	80035b4 <gpioPinWrite>

  spiTransfer8(spi_ch, d);
 8007532:	4b07      	ldr	r3, [pc, #28]	; (8007550 <writedata+0x38>)
 8007534:	781b      	ldrb	r3, [r3, #0]
 8007536:	79fa      	ldrb	r2, [r7, #7]
 8007538:	4611      	mov	r1, r2
 800753a:	4618      	mov	r0, r3
 800753c:	f7fe fbcc 	bl	8005cd8 <spiTransfer8>

  gpioPinWrite(_PIN_DEF_CS, _DEF_HIGH);
 8007540:	2101      	movs	r1, #1
 8007542:	2002      	movs	r0, #2
 8007544:	f7fc f836 	bl	80035b4 <gpioPinWrite>
}
 8007548:	bf00      	nop
 800754a:	3708      	adds	r7, #8
 800754c:	46bd      	mov	sp, r7
 800754e:	bd80      	pop	{r7, pc}
 8007550:	2000af7a 	.word	0x2000af7a

08007554 <st7735InitRegs>:

void st7735InitRegs(void)
{
 8007554:	b580      	push	{r7, lr}
 8007556:	af00      	add	r7, sp, #0
  writecommand(ST7735_SWRESET); //  1: Software reset, 0 args, w/delay
 8007558:	2001      	movs	r0, #1
 800755a:	f7ff ffbf 	bl	80074dc <writecommand>
  delay(10);
 800755e:	200a      	movs	r0, #10
 8007560:	f7f9 feba 	bl	80012d8 <delay>

  writecommand(ST7735_SLPOUT);  //  2: Out of sleep mode, 0 args, w/delay
 8007564:	2011      	movs	r0, #17
 8007566:	f7ff ffb9 	bl	80074dc <writecommand>
  delay(10);
 800756a:	200a      	movs	r0, #10
 800756c:	f7f9 feb4 	bl	80012d8 <delay>

  writecommand(ST7735_FRMCTR1); //  3: Frame rate ctrl - normal mode, 3 args:
 8007570:	20b1      	movs	r0, #177	; 0xb1
 8007572:	f7ff ffb3 	bl	80074dc <writecommand>
  writedata(0x01);              //     Rate = fosc/(1x2+40) * (LINE+2C+2D)
 8007576:	2001      	movs	r0, #1
 8007578:	f7ff ffce 	bl	8007518 <writedata>
  writedata(0x2C);
 800757c:	202c      	movs	r0, #44	; 0x2c
 800757e:	f7ff ffcb 	bl	8007518 <writedata>
  writedata(0x2D);
 8007582:	202d      	movs	r0, #45	; 0x2d
 8007584:	f7ff ffc8 	bl	8007518 <writedata>

  writecommand(ST7735_FRMCTR2); //  4: Frame rate control - idle mode, 3 args:
 8007588:	20b2      	movs	r0, #178	; 0xb2
 800758a:	f7ff ffa7 	bl	80074dc <writecommand>
  writedata(0x01);              //     Rate = fosc/(1x2+40) * (LINE+2C+2D)
 800758e:	2001      	movs	r0, #1
 8007590:	f7ff ffc2 	bl	8007518 <writedata>
  writedata(0x2C);
 8007594:	202c      	movs	r0, #44	; 0x2c
 8007596:	f7ff ffbf 	bl	8007518 <writedata>
  writedata(0x2D);
 800759a:	202d      	movs	r0, #45	; 0x2d
 800759c:	f7ff ffbc 	bl	8007518 <writedata>

  writecommand(ST7735_FRMCTR3); //  5: Frame rate ctrl - partial mode, 6 args:
 80075a0:	20b3      	movs	r0, #179	; 0xb3
 80075a2:	f7ff ff9b 	bl	80074dc <writecommand>
  writedata(0x01);              //     Dot inversion mode
 80075a6:	2001      	movs	r0, #1
 80075a8:	f7ff ffb6 	bl	8007518 <writedata>
  writedata(0x2C);
 80075ac:	202c      	movs	r0, #44	; 0x2c
 80075ae:	f7ff ffb3 	bl	8007518 <writedata>
  writedata(0x2D);
 80075b2:	202d      	movs	r0, #45	; 0x2d
 80075b4:	f7ff ffb0 	bl	8007518 <writedata>
  writedata(0x01);              //     Line inversion mode
 80075b8:	2001      	movs	r0, #1
 80075ba:	f7ff ffad 	bl	8007518 <writedata>
  writedata(0x2C);
 80075be:	202c      	movs	r0, #44	; 0x2c
 80075c0:	f7ff ffaa 	bl	8007518 <writedata>
  writedata(0x2D);
 80075c4:	202d      	movs	r0, #45	; 0x2d
 80075c6:	f7ff ffa7 	bl	8007518 <writedata>

  writecommand(ST7735_INVCTR);  //  6: Display inversion ctrl, 1 arg, no delay:
 80075ca:	20b4      	movs	r0, #180	; 0xb4
 80075cc:	f7ff ff86 	bl	80074dc <writecommand>
  writedata(0x07);              //     No inversion
 80075d0:	2007      	movs	r0, #7
 80075d2:	f7ff ffa1 	bl	8007518 <writedata>

  writecommand(ST7735_PWCTR1);  //  7: Power control, 3 args, no delay:
 80075d6:	20c0      	movs	r0, #192	; 0xc0
 80075d8:	f7ff ff80 	bl	80074dc <writecommand>
  writedata(0xA2);
 80075dc:	20a2      	movs	r0, #162	; 0xa2
 80075de:	f7ff ff9b 	bl	8007518 <writedata>
  writedata(0x02);              //     -4.6V
 80075e2:	2002      	movs	r0, #2
 80075e4:	f7ff ff98 	bl	8007518 <writedata>
  writedata(0x84);              //     AUTO mode
 80075e8:	2084      	movs	r0, #132	; 0x84
 80075ea:	f7ff ff95 	bl	8007518 <writedata>

  writecommand(ST7735_PWCTR2);  //  8: Power control, 1 arg, no delay:
 80075ee:	20c1      	movs	r0, #193	; 0xc1
 80075f0:	f7ff ff74 	bl	80074dc <writecommand>
  writedata(0xC5);              //     VGH25 = 2.4C VGSEL = -10 VGH = 3 * AVDD
 80075f4:	20c5      	movs	r0, #197	; 0xc5
 80075f6:	f7ff ff8f 	bl	8007518 <writedata>

  writecommand(ST7735_PWCTR3);  //  9: Power control, 2 args, no delay:
 80075fa:	20c2      	movs	r0, #194	; 0xc2
 80075fc:	f7ff ff6e 	bl	80074dc <writecommand>
  writedata(0x0A);              //     Opamp current small
 8007600:	200a      	movs	r0, #10
 8007602:	f7ff ff89 	bl	8007518 <writedata>
  writedata(0x00);              //     Boost frequency
 8007606:	2000      	movs	r0, #0
 8007608:	f7ff ff86 	bl	8007518 <writedata>

  writecommand(ST7735_PWCTR4);  // 10: Power control, 2 args, no delay:
 800760c:	20c3      	movs	r0, #195	; 0xc3
 800760e:	f7ff ff65 	bl	80074dc <writecommand>
  writedata(0x8A);              //     BCLK/2, Opamp current small & Medium low
 8007612:	208a      	movs	r0, #138	; 0x8a
 8007614:	f7ff ff80 	bl	8007518 <writedata>
  writedata(0x2A);
 8007618:	202a      	movs	r0, #42	; 0x2a
 800761a:	f7ff ff7d 	bl	8007518 <writedata>

  writecommand(ST7735_PWCTR5);  // 11: Power control, 2 args, no delay:
 800761e:	20c4      	movs	r0, #196	; 0xc4
 8007620:	f7ff ff5c 	bl	80074dc <writecommand>
  writedata(0x8A);
 8007624:	208a      	movs	r0, #138	; 0x8a
 8007626:	f7ff ff77 	bl	8007518 <writedata>
  writedata(0xEE);
 800762a:	20ee      	movs	r0, #238	; 0xee
 800762c:	f7ff ff74 	bl	8007518 <writedata>

  writecommand(ST7735_VMCTR1);  // 12: Power control, 1 arg, no delay:
 8007630:	20c5      	movs	r0, #197	; 0xc5
 8007632:	f7ff ff53 	bl	80074dc <writecommand>
  writedata(0x0E);
 8007636:	200e      	movs	r0, #14
 8007638:	f7ff ff6e 	bl	8007518 <writedata>

#if HW_ST7735_MODEL == 0
  writecommand(ST7735_INVON);   // 13: Don't invert display, no args, no delay
#else
  writecommand(ST7735_INVOFF);  // 13: Don't invert display, no args, no delay
 800763c:	2020      	movs	r0, #32
 800763e:	f7ff ff4d 	bl	80074dc <writecommand>
#endif

  writecommand(ST7735_MADCTL);  // 14: Memory access control (directions), 1 arg:
 8007642:	2036      	movs	r0, #54	; 0x36
 8007644:	f7ff ff4a 	bl	80074dc <writecommand>
  writedata(0xC8);              //     row addr/col addr, bottom to top refresh
 8007648:	20c8      	movs	r0, #200	; 0xc8
 800764a:	f7ff ff65 	bl	8007518 <writedata>

  writecommand(ST7735_COLMOD);  // 15: set color mode, 1 arg, no delay:
 800764e:	203a      	movs	r0, #58	; 0x3a
 8007650:	f7ff ff44 	bl	80074dc <writecommand>
  writedata(0x05);              //     16-bit color
 8007654:	2005      	movs	r0, #5
 8007656:	f7ff ff5f 	bl	8007518 <writedata>


  writecommand(ST7735_CASET);   //  1: Column addr set, 4 args, no delay:
 800765a:	202a      	movs	r0, #42	; 0x2a
 800765c:	f7ff ff3e 	bl	80074dc <writecommand>
  writedata(0x00);
 8007660:	2000      	movs	r0, #0
 8007662:	f7ff ff59 	bl	8007518 <writedata>
  writedata(0x00);              //     XSTART = 0
 8007666:	2000      	movs	r0, #0
 8007668:	f7ff ff56 	bl	8007518 <writedata>
  writedata(0x00);
 800766c:	2000      	movs	r0, #0
 800766e:	f7ff ff53 	bl	8007518 <writedata>
  writedata(HW_LCD_WIDTH-1);    //     XEND = 159
 8007672:	209f      	movs	r0, #159	; 0x9f
 8007674:	f7ff ff50 	bl	8007518 <writedata>

  writecommand(ST7735_RASET);   //  2: Row addr set, 4 args, no delay:
 8007678:	202b      	movs	r0, #43	; 0x2b
 800767a:	f7ff ff2f 	bl	80074dc <writecommand>
  writedata(0x00);
 800767e:	2000      	movs	r0, #0
 8007680:	f7ff ff4a 	bl	8007518 <writedata>
  writedata(0x00);              //     XSTART = 0
 8007684:	2000      	movs	r0, #0
 8007686:	f7ff ff47 	bl	8007518 <writedata>
  writedata(0x00);
 800768a:	2000      	movs	r0, #0
 800768c:	f7ff ff44 	bl	8007518 <writedata>
  writedata(HW_LCD_HEIGHT-1);   //     XEND = 79
 8007690:	207f      	movs	r0, #127	; 0x7f
 8007692:	f7ff ff41 	bl	8007518 <writedata>


  writecommand(ST7735_NORON);   //  3: Normal display on, no args, w/delay
 8007696:	2013      	movs	r0, #19
 8007698:	f7ff ff20 	bl	80074dc <writecommand>
  delay(10);
 800769c:	200a      	movs	r0, #10
 800769e:	f7f9 fe1b 	bl	80012d8 <delay>
  writecommand(ST7735_DISPON);  //  4: Main screen turn on, no args w/delay
 80076a2:	2029      	movs	r0, #41	; 0x29
 80076a4:	f7ff ff1a 	bl	80074dc <writecommand>
  delay(10);
 80076a8:	200a      	movs	r0, #10
 80076aa:	f7f9 fe15 	bl	80012d8 <delay>
}
 80076ae:	bf00      	nop
 80076b0:	bd80      	pop	{r7, pc}
	...

080076b4 <st7735SetRotation>:

void st7735SetRotation(uint8_t mode)
{
 80076b4:	b580      	push	{r7, lr}
 80076b6:	b082      	sub	sp, #8
 80076b8:	af00      	add	r7, sp, #0
 80076ba:	4603      	mov	r3, r0
 80076bc:	71fb      	strb	r3, [r7, #7]
  writecommand(ST7735_MADCTL);
 80076be:	2036      	movs	r0, #54	; 0x36
 80076c0:	f7ff ff0c 	bl	80074dc <writecommand>

  switch (mode)
 80076c4:	79fb      	ldrb	r3, [r7, #7]
 80076c6:	2b03      	cmp	r3, #3
 80076c8:	d81a      	bhi.n	8007700 <st7735SetRotation+0x4c>
 80076ca:	a201      	add	r2, pc, #4	; (adr r2, 80076d0 <st7735SetRotation+0x1c>)
 80076cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076d0:	080076e1 	.word	0x080076e1
 80076d4:	080076e9 	.word	0x080076e9
 80076d8:	080076f1 	.word	0x080076f1
 80076dc:	080076f9 	.word	0x080076f9
  {
   case 0:
     writedata(MADCTL_MX | MADCTL_MY | MADCTL_RGB);
 80076e0:	20c0      	movs	r0, #192	; 0xc0
 80076e2:	f7ff ff19 	bl	8007518 <writedata>
     break;
 80076e6:	e00b      	b.n	8007700 <st7735SetRotation+0x4c>

   case 1:
     writedata(MADCTL_MY | MADCTL_MV | MADCTL_RGB);
 80076e8:	20a0      	movs	r0, #160	; 0xa0
 80076ea:	f7ff ff15 	bl	8007518 <writedata>
     break;
 80076ee:	e007      	b.n	8007700 <st7735SetRotation+0x4c>

  case 2:
    writedata(MADCTL_RGB);
 80076f0:	2000      	movs	r0, #0
 80076f2:	f7ff ff11 	bl	8007518 <writedata>
    break;
 80076f6:	e003      	b.n	8007700 <st7735SetRotation+0x4c>

   case 3:
     writedata(MADCTL_MX | MADCTL_MV | MADCTL_RGB);
 80076f8:	2060      	movs	r0, #96	; 0x60
 80076fa:	f7ff ff0d 	bl	8007518 <writedata>
     break;
 80076fe:	bf00      	nop
  }
}
 8007700:	bf00      	nop
 8007702:	3708      	adds	r7, #8
 8007704:	46bd      	mov	sp, r7
 8007706:	bd80      	pop	{r7, pc}

08007708 <st7735SetWindow>:

void st7735SetWindow(int32_t x0, int32_t y0, int32_t x1, int32_t y1)
{
 8007708:	b580      	push	{r7, lr}
 800770a:	b084      	sub	sp, #16
 800770c:	af00      	add	r7, sp, #0
 800770e:	60f8      	str	r0, [r7, #12]
 8007710:	60b9      	str	r1, [r7, #8]
 8007712:	607a      	str	r2, [r7, #4]
 8007714:	603b      	str	r3, [r7, #0]
  spiSetBitWidth(spi_ch, 8);
 8007716:	4b21      	ldr	r3, [pc, #132]	; (800779c <st7735SetWindow+0x94>)
 8007718:	781b      	ldrb	r3, [r3, #0]
 800771a:	2108      	movs	r1, #8
 800771c:	4618      	mov	r0, r3
 800771e:	f7fe faab 	bl	8005c78 <spiSetBitWidth>

  writecommand(ST7735_CASET); // Column addr set
 8007722:	202a      	movs	r0, #42	; 0x2a
 8007724:	f7ff feda 	bl	80074dc <writecommand>
  writedata(0x00);
 8007728:	2000      	movs	r0, #0
 800772a:	f7ff fef5 	bl	8007518 <writedata>
  writedata(x0+colstart);     // XSTART
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	b2da      	uxtb	r2, r3
 8007732:	2300      	movs	r3, #0
 8007734:	b2db      	uxtb	r3, r3
 8007736:	4413      	add	r3, r2
 8007738:	b2db      	uxtb	r3, r3
 800773a:	4618      	mov	r0, r3
 800773c:	f7ff feec 	bl	8007518 <writedata>
  writedata(0x00);
 8007740:	2000      	movs	r0, #0
 8007742:	f7ff fee9 	bl	8007518 <writedata>
  writedata(x1+colstart);     // XEND
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	b2da      	uxtb	r2, r3
 800774a:	2300      	movs	r3, #0
 800774c:	b2db      	uxtb	r3, r3
 800774e:	4413      	add	r3, r2
 8007750:	b2db      	uxtb	r3, r3
 8007752:	4618      	mov	r0, r3
 8007754:	f7ff fee0 	bl	8007518 <writedata>

  writecommand(ST7735_RASET); // Row addr set
 8007758:	202b      	movs	r0, #43	; 0x2b
 800775a:	f7ff febf 	bl	80074dc <writecommand>
  writedata(0x00);
 800775e:	2000      	movs	r0, #0
 8007760:	f7ff feda 	bl	8007518 <writedata>
  writedata(y0+rowstart);     // YSTART
 8007764:	68bb      	ldr	r3, [r7, #8]
 8007766:	b2da      	uxtb	r2, r3
 8007768:	2300      	movs	r3, #0
 800776a:	b2db      	uxtb	r3, r3
 800776c:	4413      	add	r3, r2
 800776e:	b2db      	uxtb	r3, r3
 8007770:	4618      	mov	r0, r3
 8007772:	f7ff fed1 	bl	8007518 <writedata>
  writedata(0x00);
 8007776:	2000      	movs	r0, #0
 8007778:	f7ff fece 	bl	8007518 <writedata>
  writedata(y1+rowstart);     // YEND
 800777c:	683b      	ldr	r3, [r7, #0]
 800777e:	b2da      	uxtb	r2, r3
 8007780:	2300      	movs	r3, #0
 8007782:	b2db      	uxtb	r3, r3
 8007784:	4413      	add	r3, r2
 8007786:	b2db      	uxtb	r3, r3
 8007788:	4618      	mov	r0, r3
 800778a:	f7ff fec5 	bl	8007518 <writedata>

  writecommand(ST7735_RAMWR); // write to RAM
 800778e:	202c      	movs	r0, #44	; 0x2c
 8007790:	f7ff fea4 	bl	80074dc <writecommand>
}
 8007794:	bf00      	nop
 8007796:	3710      	adds	r7, #16
 8007798:	46bd      	mov	sp, r7
 800779a:	bd80      	pop	{r7, pc}
 800779c:	2000af7a 	.word	0x2000af7a

080077a0 <st7735FillRect>:

void st7735FillRect(int32_t x, int32_t y, int32_t w, int32_t h, uint32_t color)
{
 80077a0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80077a4:	b089      	sub	sp, #36	; 0x24
 80077a6:	af00      	add	r7, sp, #0
 80077a8:	60f8      	str	r0, [r7, #12]
 80077aa:	60b9      	str	r1, [r7, #8]
 80077ac:	607a      	str	r2, [r7, #4]
 80077ae:	603b      	str	r3, [r7, #0]
 80077b0:	466b      	mov	r3, sp
 80077b2:	461e      	mov	r6, r3
  uint16_t line_buf[w];
 80077b4:	6879      	ldr	r1, [r7, #4]
 80077b6:	1e4b      	subs	r3, r1, #1
 80077b8:	617b      	str	r3, [r7, #20]
 80077ba:	460a      	mov	r2, r1
 80077bc:	2300      	movs	r3, #0
 80077be:	4690      	mov	r8, r2
 80077c0:	4699      	mov	r9, r3
 80077c2:	f04f 0200 	mov.w	r2, #0
 80077c6:	f04f 0300 	mov.w	r3, #0
 80077ca:	ea4f 1309 	mov.w	r3, r9, lsl #4
 80077ce:	ea43 7318 	orr.w	r3, r3, r8, lsr #28
 80077d2:	ea4f 1208 	mov.w	r2, r8, lsl #4
 80077d6:	460a      	mov	r2, r1
 80077d8:	2300      	movs	r3, #0
 80077da:	4614      	mov	r4, r2
 80077dc:	461d      	mov	r5, r3
 80077de:	f04f 0200 	mov.w	r2, #0
 80077e2:	f04f 0300 	mov.w	r3, #0
 80077e6:	012b      	lsls	r3, r5, #4
 80077e8:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 80077ec:	0122      	lsls	r2, r4, #4
 80077ee:	460b      	mov	r3, r1
 80077f0:	005b      	lsls	r3, r3, #1
 80077f2:	3307      	adds	r3, #7
 80077f4:	08db      	lsrs	r3, r3, #3
 80077f6:	00db      	lsls	r3, r3, #3
 80077f8:	ebad 0d03 	sub.w	sp, sp, r3
 80077fc:	466b      	mov	r3, sp
 80077fe:	3301      	adds	r3, #1
 8007800:	085b      	lsrs	r3, r3, #1
 8007802:	005b      	lsls	r3, r3, #1
 8007804:	613b      	str	r3, [r7, #16]

  // Clipping
  if ((x >= _width) || (y >= _height)) return;
 8007806:	22a0      	movs	r2, #160	; 0xa0
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	4293      	cmp	r3, r2
 800780c:	da78      	bge.n	8007900 <st7735FillRect+0x160>
 800780e:	2280      	movs	r2, #128	; 0x80
 8007810:	68bb      	ldr	r3, [r7, #8]
 8007812:	4293      	cmp	r3, r2
 8007814:	da74      	bge.n	8007900 <st7735FillRect+0x160>

  if (x < 0) { w += x; x = 0; }
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	2b00      	cmp	r3, #0
 800781a:	da05      	bge.n	8007828 <st7735FillRect+0x88>
 800781c:	687a      	ldr	r2, [r7, #4]
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	4413      	add	r3, r2
 8007822:	607b      	str	r3, [r7, #4]
 8007824:	2300      	movs	r3, #0
 8007826:	60fb      	str	r3, [r7, #12]
  if (y < 0) { h += y; y = 0; }
 8007828:	68bb      	ldr	r3, [r7, #8]
 800782a:	2b00      	cmp	r3, #0
 800782c:	da05      	bge.n	800783a <st7735FillRect+0x9a>
 800782e:	683a      	ldr	r2, [r7, #0]
 8007830:	68bb      	ldr	r3, [r7, #8]
 8007832:	4413      	add	r3, r2
 8007834:	603b      	str	r3, [r7, #0]
 8007836:	2300      	movs	r3, #0
 8007838:	60bb      	str	r3, [r7, #8]

  if ((x + w) > _width)  w = _width  - x;
 800783a:	68fa      	ldr	r2, [r7, #12]
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	4413      	add	r3, r2
 8007840:	22a0      	movs	r2, #160	; 0xa0
 8007842:	4293      	cmp	r3, r2
 8007844:	dd03      	ble.n	800784e <st7735FillRect+0xae>
 8007846:	22a0      	movs	r2, #160	; 0xa0
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	1ad3      	subs	r3, r2, r3
 800784c:	607b      	str	r3, [r7, #4]
  if ((y + h) > _height) h = _height - y;
 800784e:	68ba      	ldr	r2, [r7, #8]
 8007850:	683b      	ldr	r3, [r7, #0]
 8007852:	4413      	add	r3, r2
 8007854:	2280      	movs	r2, #128	; 0x80
 8007856:	4293      	cmp	r3, r2
 8007858:	dd03      	ble.n	8007862 <st7735FillRect+0xc2>
 800785a:	2280      	movs	r2, #128	; 0x80
 800785c:	68bb      	ldr	r3, [r7, #8]
 800785e:	1ad3      	subs	r3, r2, r3
 8007860:	603b      	str	r3, [r7, #0]

  if ((w < 1) || (h < 1)) return;
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	2b00      	cmp	r3, #0
 8007866:	dd4d      	ble.n	8007904 <st7735FillRect+0x164>
 8007868:	683b      	ldr	r3, [r7, #0]
 800786a:	2b00      	cmp	r3, #0
 800786c:	dd4a      	ble.n	8007904 <st7735FillRect+0x164>


  st7735SetWindow(x, y, x + w - 1, y + h - 1);
 800786e:	68fa      	ldr	r2, [r7, #12]
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	4413      	add	r3, r2
 8007874:	1e59      	subs	r1, r3, #1
 8007876:	68ba      	ldr	r2, [r7, #8]
 8007878:	683b      	ldr	r3, [r7, #0]
 800787a:	4413      	add	r3, r2
 800787c:	3b01      	subs	r3, #1
 800787e:	460a      	mov	r2, r1
 8007880:	68b9      	ldr	r1, [r7, #8]
 8007882:	68f8      	ldr	r0, [r7, #12]
 8007884:	f7ff ff40 	bl	8007708 <st7735SetWindow>
  spiSetBitWidth(spi_ch, 16);
 8007888:	4b21      	ldr	r3, [pc, #132]	; (8007910 <st7735FillRect+0x170>)
 800788a:	781b      	ldrb	r3, [r3, #0]
 800788c:	2110      	movs	r1, #16
 800788e:	4618      	mov	r0, r3
 8007890:	f7fe f9f2 	bl	8005c78 <spiSetBitWidth>

  gpioPinWrite(_PIN_DEF_DC, _DEF_HIGH);
 8007894:	2101      	movs	r1, #1
 8007896:	2003      	movs	r0, #3
 8007898:	f7fb fe8c 	bl	80035b4 <gpioPinWrite>
  gpioPinWrite(_PIN_DEF_CS, _DEF_LOW);
 800789c:	2100      	movs	r1, #0
 800789e:	2002      	movs	r0, #2
 80078a0:	f7fb fe88 	bl	80035b4 <gpioPinWrite>

  for (int i=0; i<w; i++)
 80078a4:	2300      	movs	r3, #0
 80078a6:	61fb      	str	r3, [r7, #28]
 80078a8:	e008      	b.n	80078bc <st7735FillRect+0x11c>
  {
    line_buf[i] = color;
 80078aa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80078ac:	b299      	uxth	r1, r3
 80078ae:	693b      	ldr	r3, [r7, #16]
 80078b0:	69fa      	ldr	r2, [r7, #28]
 80078b2:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
  for (int i=0; i<w; i++)
 80078b6:	69fb      	ldr	r3, [r7, #28]
 80078b8:	3301      	adds	r3, #1
 80078ba:	61fb      	str	r3, [r7, #28]
 80078bc:	69fa      	ldr	r2, [r7, #28]
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	429a      	cmp	r2, r3
 80078c2:	dbf2      	blt.n	80078aa <st7735FillRect+0x10a>
  }
  for (int i=0; i<h; i++)
 80078c4:	2300      	movs	r3, #0
 80078c6:	61bb      	str	r3, [r7, #24]
 80078c8:	e00e      	b.n	80078e8 <st7735FillRect+0x148>
  {
    if (spiDmaTxTransfer(_DEF_SPI1, (void *)line_buf, w, 10) != true)
 80078ca:	687a      	ldr	r2, [r7, #4]
 80078cc:	230a      	movs	r3, #10
 80078ce:	6939      	ldr	r1, [r7, #16]
 80078d0:	2000      	movs	r0, #0
 80078d2:	f7fe fa53 	bl	8005d7c <spiDmaTxTransfer>
 80078d6:	4603      	mov	r3, r0
 80078d8:	f083 0301 	eor.w	r3, r3, #1
 80078dc:	b2db      	uxtb	r3, r3
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d107      	bne.n	80078f2 <st7735FillRect+0x152>
  for (int i=0; i<h; i++)
 80078e2:	69bb      	ldr	r3, [r7, #24]
 80078e4:	3301      	adds	r3, #1
 80078e6:	61bb      	str	r3, [r7, #24]
 80078e8:	69ba      	ldr	r2, [r7, #24]
 80078ea:	683b      	ldr	r3, [r7, #0]
 80078ec:	429a      	cmp	r2, r3
 80078ee:	dbec      	blt.n	80078ca <st7735FillRect+0x12a>
 80078f0:	e000      	b.n	80078f4 <st7735FillRect+0x154>
    {
      break;
 80078f2:	bf00      	nop
    }
  }
  gpioPinWrite(_PIN_DEF_CS, _DEF_HIGH);
 80078f4:	2101      	movs	r1, #1
 80078f6:	2002      	movs	r0, #2
 80078f8:	f7fb fe5c 	bl	80035b4 <gpioPinWrite>
 80078fc:	46b5      	mov	sp, r6
 80078fe:	e003      	b.n	8007908 <st7735FillRect+0x168>
  if ((x >= _width) || (y >= _height)) return;
 8007900:	bf00      	nop
 8007902:	e000      	b.n	8007906 <st7735FillRect+0x166>
  if ((w < 1) || (h < 1)) return;
 8007904:	bf00      	nop
 8007906:	46b5      	mov	sp, r6
}
 8007908:	3724      	adds	r7, #36	; 0x24
 800790a:	46bd      	mov	sp, r7
 800790c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007910:	2000af7a 	.word	0x2000af7a

08007914 <st7735SendBuffer>:

bool st7735SendBuffer(uint8_t *p_data, uint32_t length, uint32_t timeout_ms)
{
 8007914:	b580      	push	{r7, lr}
 8007916:	b084      	sub	sp, #16
 8007918:	af00      	add	r7, sp, #0
 800791a:	60f8      	str	r0, [r7, #12]
 800791c:	60b9      	str	r1, [r7, #8]
 800791e:	607a      	str	r2, [r7, #4]
  is_write_frame = true;
 8007920:	4b0d      	ldr	r3, [pc, #52]	; (8007958 <st7735SendBuffer+0x44>)
 8007922:	2201      	movs	r2, #1
 8007924:	701a      	strb	r2, [r3, #0]

  spiSetBitWidth(spi_ch, 16);
 8007926:	4b0d      	ldr	r3, [pc, #52]	; (800795c <st7735SendBuffer+0x48>)
 8007928:	781b      	ldrb	r3, [r3, #0]
 800792a:	2110      	movs	r1, #16
 800792c:	4618      	mov	r0, r3
 800792e:	f7fe f9a3 	bl	8005c78 <spiSetBitWidth>

  gpioPinWrite(_PIN_DEF_DC, _DEF_HIGH);
 8007932:	2101      	movs	r1, #1
 8007934:	2003      	movs	r0, #3
 8007936:	f7fb fe3d 	bl	80035b4 <gpioPinWrite>
  gpioPinWrite(_PIN_DEF_CS, _DEF_LOW);
 800793a:	2100      	movs	r1, #0
 800793c:	2002      	movs	r0, #2
 800793e:	f7fb fe39 	bl	80035b4 <gpioPinWrite>

  spiDmaTxTransfer(_DEF_SPI1, (void *)p_data, length, 0);
 8007942:	2300      	movs	r3, #0
 8007944:	68ba      	ldr	r2, [r7, #8]
 8007946:	68f9      	ldr	r1, [r7, #12]
 8007948:	2000      	movs	r0, #0
 800794a:	f7fe fa17 	bl	8005d7c <spiDmaTxTransfer>
  return true;
 800794e:	2301      	movs	r3, #1
}
 8007950:	4618      	mov	r0, r3
 8007952:	3710      	adds	r7, #16
 8007954:	46bd      	mov	sp, r7
 8007956:	bd80      	pop	{r7, pc}
 8007958:	2000af80 	.word	0x2000af80
 800795c:	2000af7a 	.word	0x2000af7a

08007960 <st7735SetCallBack>:

bool st7735SetCallBack(void (*p_func)(void))
{
 8007960:	b480      	push	{r7}
 8007962:	b083      	sub	sp, #12
 8007964:	af00      	add	r7, sp, #0
 8007966:	6078      	str	r0, [r7, #4]
  frameCallBack = p_func;
 8007968:	4a04      	ldr	r2, [pc, #16]	; (800797c <st7735SetCallBack+0x1c>)
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	6013      	str	r3, [r2, #0]

  return true;
 800796e:	2301      	movs	r3, #1
}
 8007970:	4618      	mov	r0, r3
 8007972:	370c      	adds	r7, #12
 8007974:	46bd      	mov	sp, r7
 8007976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800797a:	4770      	bx	lr
 800797c:	2000af7c 	.word	0x2000af7c

08007980 <hwInit>:




void hwInit(void)
{
 8007980:	b580      	push	{r7, lr}
 8007982:	af00      	add	r7, sp, #0
  bspInit();
 8007984:	f7f9 fc7e 	bl	8001284 <bspInit>

  cliInit();
 8007988:	f7fa f89c 	bl	8001ac4 <cliInit>
  ledInit();
 800798c:	f7fc feaa 	bl	80046e4 <ledInit>
  uartInit();
 8007990:	f7fe fd96 	bl	80064c0 <uartInit>
  spiInit();
 8007994:	f7fe f85e 	bl	8005a54 <spiInit>
  DWT_Delay_Init();
 8007998:	f7f9 ff54 	bl	8001844 <DWT_Delay_Init>
  buttonInit();
 800799c:	f7f9 ff82 	bl	80018a4 <buttonInit>
  gpioInit();
 80079a0:	f7fb fd3e 	bl	8003420 <gpioInit>
  Ds18b20_Init();
 80079a4:	f7fa ffd8 	bl	8002958 <Ds18b20_Init>
  sonarInit();
 80079a8:	f7fd fe7e 	bl	80056a8 <sonarInit>

  //LCD_INIT();
  lcdInit();
 80079ac:	f7fb ff64 	bl	8003878 <lcdInit>
  tdsInit();
 80079b0:	f7fe fb4a 	bl	8006048 <tdsInit>

  if (sdInit() == true)
 80079b4:	f7fd fa5e 	bl	8004e74 <sdInit>
 80079b8:	4603      	mov	r3, r0
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d001      	beq.n	80079c2 <hwInit+0x42>
  {
    fatfsInit();
 80079be:	f7fb fb31 	bl	8003024 <fatfsInit>
  }
}
 80079c2:	bf00      	nop
 80079c4:	bd80      	pop	{r7, pc}
	...

080079c8 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 80079c8:	b580      	push	{r7, lr}
 80079ca:	b084      	sub	sp, #16
 80079cc:	af00      	add	r7, sp, #0
 80079ce:	4603      	mov	r3, r0
 80079d0:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 80079d2:	79fb      	ldrb	r3, [r7, #7]
 80079d4:	4a08      	ldr	r2, [pc, #32]	; (80079f8 <disk_status+0x30>)
 80079d6:	009b      	lsls	r3, r3, #2
 80079d8:	4413      	add	r3, r2
 80079da:	685b      	ldr	r3, [r3, #4]
 80079dc:	685b      	ldr	r3, [r3, #4]
 80079de:	79fa      	ldrb	r2, [r7, #7]
 80079e0:	4905      	ldr	r1, [pc, #20]	; (80079f8 <disk_status+0x30>)
 80079e2:	440a      	add	r2, r1
 80079e4:	7b12      	ldrb	r2, [r2, #12]
 80079e6:	4610      	mov	r0, r2
 80079e8:	4798      	blx	r3
 80079ea:	4603      	mov	r3, r0
 80079ec:	73fb      	strb	r3, [r7, #15]
  return stat;
 80079ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80079f0:	4618      	mov	r0, r3
 80079f2:	3710      	adds	r7, #16
 80079f4:	46bd      	mov	sp, r7
 80079f6:	bd80      	pop	{r7, pc}
 80079f8:	2000afb0 	.word	0x2000afb0

080079fc <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 80079fc:	b580      	push	{r7, lr}
 80079fe:	b084      	sub	sp, #16
 8007a00:	af00      	add	r7, sp, #0
 8007a02:	4603      	mov	r3, r0
 8007a04:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8007a06:	2300      	movs	r3, #0
 8007a08:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8007a0a:	79fb      	ldrb	r3, [r7, #7]
 8007a0c:	4a0d      	ldr	r2, [pc, #52]	; (8007a44 <disk_initialize+0x48>)
 8007a0e:	5cd3      	ldrb	r3, [r2, r3]
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d111      	bne.n	8007a38 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8007a14:	79fb      	ldrb	r3, [r7, #7]
 8007a16:	4a0b      	ldr	r2, [pc, #44]	; (8007a44 <disk_initialize+0x48>)
 8007a18:	2101      	movs	r1, #1
 8007a1a:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8007a1c:	79fb      	ldrb	r3, [r7, #7]
 8007a1e:	4a09      	ldr	r2, [pc, #36]	; (8007a44 <disk_initialize+0x48>)
 8007a20:	009b      	lsls	r3, r3, #2
 8007a22:	4413      	add	r3, r2
 8007a24:	685b      	ldr	r3, [r3, #4]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	79fa      	ldrb	r2, [r7, #7]
 8007a2a:	4906      	ldr	r1, [pc, #24]	; (8007a44 <disk_initialize+0x48>)
 8007a2c:	440a      	add	r2, r1
 8007a2e:	7b12      	ldrb	r2, [r2, #12]
 8007a30:	4610      	mov	r0, r2
 8007a32:	4798      	blx	r3
 8007a34:	4603      	mov	r3, r0
 8007a36:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8007a38:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a3a:	4618      	mov	r0, r3
 8007a3c:	3710      	adds	r7, #16
 8007a3e:	46bd      	mov	sp, r7
 8007a40:	bd80      	pop	{r7, pc}
 8007a42:	bf00      	nop
 8007a44:	2000afb0 	.word	0x2000afb0

08007a48 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8007a48:	b590      	push	{r4, r7, lr}
 8007a4a:	b087      	sub	sp, #28
 8007a4c:	af00      	add	r7, sp, #0
 8007a4e:	60b9      	str	r1, [r7, #8]
 8007a50:	607a      	str	r2, [r7, #4]
 8007a52:	603b      	str	r3, [r7, #0]
 8007a54:	4603      	mov	r3, r0
 8007a56:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8007a58:	7bfb      	ldrb	r3, [r7, #15]
 8007a5a:	4a0a      	ldr	r2, [pc, #40]	; (8007a84 <disk_read+0x3c>)
 8007a5c:	009b      	lsls	r3, r3, #2
 8007a5e:	4413      	add	r3, r2
 8007a60:	685b      	ldr	r3, [r3, #4]
 8007a62:	689c      	ldr	r4, [r3, #8]
 8007a64:	7bfb      	ldrb	r3, [r7, #15]
 8007a66:	4a07      	ldr	r2, [pc, #28]	; (8007a84 <disk_read+0x3c>)
 8007a68:	4413      	add	r3, r2
 8007a6a:	7b18      	ldrb	r0, [r3, #12]
 8007a6c:	683b      	ldr	r3, [r7, #0]
 8007a6e:	687a      	ldr	r2, [r7, #4]
 8007a70:	68b9      	ldr	r1, [r7, #8]
 8007a72:	47a0      	blx	r4
 8007a74:	4603      	mov	r3, r0
 8007a76:	75fb      	strb	r3, [r7, #23]
  return res;
 8007a78:	7dfb      	ldrb	r3, [r7, #23]
}
 8007a7a:	4618      	mov	r0, r3
 8007a7c:	371c      	adds	r7, #28
 8007a7e:	46bd      	mov	sp, r7
 8007a80:	bd90      	pop	{r4, r7, pc}
 8007a82:	bf00      	nop
 8007a84:	2000afb0 	.word	0x2000afb0

08007a88 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8007a88:	b590      	push	{r4, r7, lr}
 8007a8a:	b087      	sub	sp, #28
 8007a8c:	af00      	add	r7, sp, #0
 8007a8e:	60b9      	str	r1, [r7, #8]
 8007a90:	607a      	str	r2, [r7, #4]
 8007a92:	603b      	str	r3, [r7, #0]
 8007a94:	4603      	mov	r3, r0
 8007a96:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8007a98:	7bfb      	ldrb	r3, [r7, #15]
 8007a9a:	4a0a      	ldr	r2, [pc, #40]	; (8007ac4 <disk_write+0x3c>)
 8007a9c:	009b      	lsls	r3, r3, #2
 8007a9e:	4413      	add	r3, r2
 8007aa0:	685b      	ldr	r3, [r3, #4]
 8007aa2:	68dc      	ldr	r4, [r3, #12]
 8007aa4:	7bfb      	ldrb	r3, [r7, #15]
 8007aa6:	4a07      	ldr	r2, [pc, #28]	; (8007ac4 <disk_write+0x3c>)
 8007aa8:	4413      	add	r3, r2
 8007aaa:	7b18      	ldrb	r0, [r3, #12]
 8007aac:	683b      	ldr	r3, [r7, #0]
 8007aae:	687a      	ldr	r2, [r7, #4]
 8007ab0:	68b9      	ldr	r1, [r7, #8]
 8007ab2:	47a0      	blx	r4
 8007ab4:	4603      	mov	r3, r0
 8007ab6:	75fb      	strb	r3, [r7, #23]
  return res;
 8007ab8:	7dfb      	ldrb	r3, [r7, #23]
}
 8007aba:	4618      	mov	r0, r3
 8007abc:	371c      	adds	r7, #28
 8007abe:	46bd      	mov	sp, r7
 8007ac0:	bd90      	pop	{r4, r7, pc}
 8007ac2:	bf00      	nop
 8007ac4:	2000afb0 	.word	0x2000afb0

08007ac8 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8007ac8:	b580      	push	{r7, lr}
 8007aca:	b084      	sub	sp, #16
 8007acc:	af00      	add	r7, sp, #0
 8007ace:	4603      	mov	r3, r0
 8007ad0:	603a      	str	r2, [r7, #0]
 8007ad2:	71fb      	strb	r3, [r7, #7]
 8007ad4:	460b      	mov	r3, r1
 8007ad6:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8007ad8:	79fb      	ldrb	r3, [r7, #7]
 8007ada:	4a09      	ldr	r2, [pc, #36]	; (8007b00 <disk_ioctl+0x38>)
 8007adc:	009b      	lsls	r3, r3, #2
 8007ade:	4413      	add	r3, r2
 8007ae0:	685b      	ldr	r3, [r3, #4]
 8007ae2:	691b      	ldr	r3, [r3, #16]
 8007ae4:	79fa      	ldrb	r2, [r7, #7]
 8007ae6:	4906      	ldr	r1, [pc, #24]	; (8007b00 <disk_ioctl+0x38>)
 8007ae8:	440a      	add	r2, r1
 8007aea:	7b10      	ldrb	r0, [r2, #12]
 8007aec:	79b9      	ldrb	r1, [r7, #6]
 8007aee:	683a      	ldr	r2, [r7, #0]
 8007af0:	4798      	blx	r3
 8007af2:	4603      	mov	r3, r0
 8007af4:	73fb      	strb	r3, [r7, #15]
  return res;
 8007af6:	7bfb      	ldrb	r3, [r7, #15]
}
 8007af8:	4618      	mov	r0, r3
 8007afa:	3710      	adds	r7, #16
 8007afc:	46bd      	mov	sp, r7
 8007afe:	bd80      	pop	{r7, pc}
 8007b00:	2000afb0 	.word	0x2000afb0

08007b04 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
__weak DWORD get_fattime (void)
{
 8007b04:	b480      	push	{r7}
 8007b06:	af00      	add	r7, sp, #0
  return 0;
 8007b08:	2300      	movs	r3, #0
}
 8007b0a:	4618      	mov	r0, r3
 8007b0c:	46bd      	mov	sp, r7
 8007b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b12:	4770      	bx	lr

08007b14 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8007b14:	b480      	push	{r7}
 8007b16:	b085      	sub	sp, #20
 8007b18:	af00      	add	r7, sp, #0
 8007b1a:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	3301      	adds	r3, #1
 8007b20:	781b      	ldrb	r3, [r3, #0]
 8007b22:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8007b24:	89fb      	ldrh	r3, [r7, #14]
 8007b26:	021b      	lsls	r3, r3, #8
 8007b28:	b21a      	sxth	r2, r3
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	781b      	ldrb	r3, [r3, #0]
 8007b2e:	b21b      	sxth	r3, r3
 8007b30:	4313      	orrs	r3, r2
 8007b32:	b21b      	sxth	r3, r3
 8007b34:	81fb      	strh	r3, [r7, #14]
	return rv;
 8007b36:	89fb      	ldrh	r3, [r7, #14]
}
 8007b38:	4618      	mov	r0, r3
 8007b3a:	3714      	adds	r7, #20
 8007b3c:	46bd      	mov	sp, r7
 8007b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b42:	4770      	bx	lr

08007b44 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8007b44:	b480      	push	{r7}
 8007b46:	b085      	sub	sp, #20
 8007b48:	af00      	add	r7, sp, #0
 8007b4a:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	3303      	adds	r3, #3
 8007b50:	781b      	ldrb	r3, [r3, #0]
 8007b52:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	021b      	lsls	r3, r3, #8
 8007b58:	687a      	ldr	r2, [r7, #4]
 8007b5a:	3202      	adds	r2, #2
 8007b5c:	7812      	ldrb	r2, [r2, #0]
 8007b5e:	4313      	orrs	r3, r2
 8007b60:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	021b      	lsls	r3, r3, #8
 8007b66:	687a      	ldr	r2, [r7, #4]
 8007b68:	3201      	adds	r2, #1
 8007b6a:	7812      	ldrb	r2, [r2, #0]
 8007b6c:	4313      	orrs	r3, r2
 8007b6e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	021b      	lsls	r3, r3, #8
 8007b74:	687a      	ldr	r2, [r7, #4]
 8007b76:	7812      	ldrb	r2, [r2, #0]
 8007b78:	4313      	orrs	r3, r2
 8007b7a:	60fb      	str	r3, [r7, #12]
	return rv;
 8007b7c:	68fb      	ldr	r3, [r7, #12]
}
 8007b7e:	4618      	mov	r0, r3
 8007b80:	3714      	adds	r7, #20
 8007b82:	46bd      	mov	sp, r7
 8007b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b88:	4770      	bx	lr

08007b8a <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8007b8a:	b480      	push	{r7}
 8007b8c:	b083      	sub	sp, #12
 8007b8e:	af00      	add	r7, sp, #0
 8007b90:	6078      	str	r0, [r7, #4]
 8007b92:	460b      	mov	r3, r1
 8007b94:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	1c5a      	adds	r2, r3, #1
 8007b9a:	607a      	str	r2, [r7, #4]
 8007b9c:	887a      	ldrh	r2, [r7, #2]
 8007b9e:	b2d2      	uxtb	r2, r2
 8007ba0:	701a      	strb	r2, [r3, #0]
 8007ba2:	887b      	ldrh	r3, [r7, #2]
 8007ba4:	0a1b      	lsrs	r3, r3, #8
 8007ba6:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	1c5a      	adds	r2, r3, #1
 8007bac:	607a      	str	r2, [r7, #4]
 8007bae:	887a      	ldrh	r2, [r7, #2]
 8007bb0:	b2d2      	uxtb	r2, r2
 8007bb2:	701a      	strb	r2, [r3, #0]
}
 8007bb4:	bf00      	nop
 8007bb6:	370c      	adds	r7, #12
 8007bb8:	46bd      	mov	sp, r7
 8007bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bbe:	4770      	bx	lr

08007bc0 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8007bc0:	b480      	push	{r7}
 8007bc2:	b083      	sub	sp, #12
 8007bc4:	af00      	add	r7, sp, #0
 8007bc6:	6078      	str	r0, [r7, #4]
 8007bc8:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	1c5a      	adds	r2, r3, #1
 8007bce:	607a      	str	r2, [r7, #4]
 8007bd0:	683a      	ldr	r2, [r7, #0]
 8007bd2:	b2d2      	uxtb	r2, r2
 8007bd4:	701a      	strb	r2, [r3, #0]
 8007bd6:	683b      	ldr	r3, [r7, #0]
 8007bd8:	0a1b      	lsrs	r3, r3, #8
 8007bda:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	1c5a      	adds	r2, r3, #1
 8007be0:	607a      	str	r2, [r7, #4]
 8007be2:	683a      	ldr	r2, [r7, #0]
 8007be4:	b2d2      	uxtb	r2, r2
 8007be6:	701a      	strb	r2, [r3, #0]
 8007be8:	683b      	ldr	r3, [r7, #0]
 8007bea:	0a1b      	lsrs	r3, r3, #8
 8007bec:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	1c5a      	adds	r2, r3, #1
 8007bf2:	607a      	str	r2, [r7, #4]
 8007bf4:	683a      	ldr	r2, [r7, #0]
 8007bf6:	b2d2      	uxtb	r2, r2
 8007bf8:	701a      	strb	r2, [r3, #0]
 8007bfa:	683b      	ldr	r3, [r7, #0]
 8007bfc:	0a1b      	lsrs	r3, r3, #8
 8007bfe:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	1c5a      	adds	r2, r3, #1
 8007c04:	607a      	str	r2, [r7, #4]
 8007c06:	683a      	ldr	r2, [r7, #0]
 8007c08:	b2d2      	uxtb	r2, r2
 8007c0a:	701a      	strb	r2, [r3, #0]
}
 8007c0c:	bf00      	nop
 8007c0e:	370c      	adds	r7, #12
 8007c10:	46bd      	mov	sp, r7
 8007c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c16:	4770      	bx	lr

08007c18 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8007c18:	b480      	push	{r7}
 8007c1a:	b087      	sub	sp, #28
 8007c1c:	af00      	add	r7, sp, #0
 8007c1e:	60f8      	str	r0, [r7, #12]
 8007c20:	60b9      	str	r1, [r7, #8]
 8007c22:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8007c28:	68bb      	ldr	r3, [r7, #8]
 8007c2a:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d00d      	beq.n	8007c4e <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8007c32:	693a      	ldr	r2, [r7, #16]
 8007c34:	1c53      	adds	r3, r2, #1
 8007c36:	613b      	str	r3, [r7, #16]
 8007c38:	697b      	ldr	r3, [r7, #20]
 8007c3a:	1c59      	adds	r1, r3, #1
 8007c3c:	6179      	str	r1, [r7, #20]
 8007c3e:	7812      	ldrb	r2, [r2, #0]
 8007c40:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	3b01      	subs	r3, #1
 8007c46:	607b      	str	r3, [r7, #4]
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d1f1      	bne.n	8007c32 <mem_cpy+0x1a>
	}
}
 8007c4e:	bf00      	nop
 8007c50:	371c      	adds	r7, #28
 8007c52:	46bd      	mov	sp, r7
 8007c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c58:	4770      	bx	lr

08007c5a <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8007c5a:	b480      	push	{r7}
 8007c5c:	b087      	sub	sp, #28
 8007c5e:	af00      	add	r7, sp, #0
 8007c60:	60f8      	str	r0, [r7, #12]
 8007c62:	60b9      	str	r1, [r7, #8]
 8007c64:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8007c6a:	697b      	ldr	r3, [r7, #20]
 8007c6c:	1c5a      	adds	r2, r3, #1
 8007c6e:	617a      	str	r2, [r7, #20]
 8007c70:	68ba      	ldr	r2, [r7, #8]
 8007c72:	b2d2      	uxtb	r2, r2
 8007c74:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	3b01      	subs	r3, #1
 8007c7a:	607b      	str	r3, [r7, #4]
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d1f3      	bne.n	8007c6a <mem_set+0x10>
}
 8007c82:	bf00      	nop
 8007c84:	bf00      	nop
 8007c86:	371c      	adds	r7, #28
 8007c88:	46bd      	mov	sp, r7
 8007c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c8e:	4770      	bx	lr

08007c90 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8007c90:	b480      	push	{r7}
 8007c92:	b089      	sub	sp, #36	; 0x24
 8007c94:	af00      	add	r7, sp, #0
 8007c96:	60f8      	str	r0, [r7, #12]
 8007c98:	60b9      	str	r1, [r7, #8]
 8007c9a:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	61fb      	str	r3, [r7, #28]
 8007ca0:	68bb      	ldr	r3, [r7, #8]
 8007ca2:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8007ca4:	2300      	movs	r3, #0
 8007ca6:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8007ca8:	69fb      	ldr	r3, [r7, #28]
 8007caa:	1c5a      	adds	r2, r3, #1
 8007cac:	61fa      	str	r2, [r7, #28]
 8007cae:	781b      	ldrb	r3, [r3, #0]
 8007cb0:	4619      	mov	r1, r3
 8007cb2:	69bb      	ldr	r3, [r7, #24]
 8007cb4:	1c5a      	adds	r2, r3, #1
 8007cb6:	61ba      	str	r2, [r7, #24]
 8007cb8:	781b      	ldrb	r3, [r3, #0]
 8007cba:	1acb      	subs	r3, r1, r3
 8007cbc:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	3b01      	subs	r3, #1
 8007cc2:	607b      	str	r3, [r7, #4]
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d002      	beq.n	8007cd0 <mem_cmp+0x40>
 8007cca:	697b      	ldr	r3, [r7, #20]
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d0eb      	beq.n	8007ca8 <mem_cmp+0x18>

	return r;
 8007cd0:	697b      	ldr	r3, [r7, #20]
}
 8007cd2:	4618      	mov	r0, r3
 8007cd4:	3724      	adds	r7, #36	; 0x24
 8007cd6:	46bd      	mov	sp, r7
 8007cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cdc:	4770      	bx	lr

08007cde <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8007cde:	b480      	push	{r7}
 8007ce0:	b083      	sub	sp, #12
 8007ce2:	af00      	add	r7, sp, #0
 8007ce4:	6078      	str	r0, [r7, #4]
 8007ce6:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8007ce8:	e002      	b.n	8007cf0 <chk_chr+0x12>
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	3301      	adds	r3, #1
 8007cee:	607b      	str	r3, [r7, #4]
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	781b      	ldrb	r3, [r3, #0]
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d005      	beq.n	8007d04 <chk_chr+0x26>
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	781b      	ldrb	r3, [r3, #0]
 8007cfc:	461a      	mov	r2, r3
 8007cfe:	683b      	ldr	r3, [r7, #0]
 8007d00:	4293      	cmp	r3, r2
 8007d02:	d1f2      	bne.n	8007cea <chk_chr+0xc>
	return *str;
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	781b      	ldrb	r3, [r3, #0]
}
 8007d08:	4618      	mov	r0, r3
 8007d0a:	370c      	adds	r7, #12
 8007d0c:	46bd      	mov	sp, r7
 8007d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d12:	4770      	bx	lr

08007d14 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8007d14:	b480      	push	{r7}
 8007d16:	b085      	sub	sp, #20
 8007d18:	af00      	add	r7, sp, #0
 8007d1a:	6078      	str	r0, [r7, #4]
 8007d1c:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8007d1e:	2300      	movs	r3, #0
 8007d20:	60bb      	str	r3, [r7, #8]
 8007d22:	68bb      	ldr	r3, [r7, #8]
 8007d24:	60fb      	str	r3, [r7, #12]
 8007d26:	e029      	b.n	8007d7c <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8007d28:	4a27      	ldr	r2, [pc, #156]	; (8007dc8 <chk_lock+0xb4>)
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	011b      	lsls	r3, r3, #4
 8007d2e:	4413      	add	r3, r2
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d01d      	beq.n	8007d72 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8007d36:	4a24      	ldr	r2, [pc, #144]	; (8007dc8 <chk_lock+0xb4>)
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	011b      	lsls	r3, r3, #4
 8007d3c:	4413      	add	r3, r2
 8007d3e:	681a      	ldr	r2, [r3, #0]
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	429a      	cmp	r2, r3
 8007d46:	d116      	bne.n	8007d76 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8007d48:	4a1f      	ldr	r2, [pc, #124]	; (8007dc8 <chk_lock+0xb4>)
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	011b      	lsls	r3, r3, #4
 8007d4e:	4413      	add	r3, r2
 8007d50:	3304      	adds	r3, #4
 8007d52:	681a      	ldr	r2, [r3, #0]
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8007d58:	429a      	cmp	r2, r3
 8007d5a:	d10c      	bne.n	8007d76 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8007d5c:	4a1a      	ldr	r2, [pc, #104]	; (8007dc8 <chk_lock+0xb4>)
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	011b      	lsls	r3, r3, #4
 8007d62:	4413      	add	r3, r2
 8007d64:	3308      	adds	r3, #8
 8007d66:	681a      	ldr	r2, [r3, #0]
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8007d6c:	429a      	cmp	r2, r3
 8007d6e:	d102      	bne.n	8007d76 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8007d70:	e007      	b.n	8007d82 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8007d72:	2301      	movs	r3, #1
 8007d74:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	3301      	adds	r3, #1
 8007d7a:	60fb      	str	r3, [r7, #12]
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	2b01      	cmp	r3, #1
 8007d80:	d9d2      	bls.n	8007d28 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	2b02      	cmp	r3, #2
 8007d86:	d109      	bne.n	8007d9c <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8007d88:	68bb      	ldr	r3, [r7, #8]
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d102      	bne.n	8007d94 <chk_lock+0x80>
 8007d8e:	683b      	ldr	r3, [r7, #0]
 8007d90:	2b02      	cmp	r3, #2
 8007d92:	d101      	bne.n	8007d98 <chk_lock+0x84>
 8007d94:	2300      	movs	r3, #0
 8007d96:	e010      	b.n	8007dba <chk_lock+0xa6>
 8007d98:	2312      	movs	r3, #18
 8007d9a:	e00e      	b.n	8007dba <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8007d9c:	683b      	ldr	r3, [r7, #0]
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	d108      	bne.n	8007db4 <chk_lock+0xa0>
 8007da2:	4a09      	ldr	r2, [pc, #36]	; (8007dc8 <chk_lock+0xb4>)
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	011b      	lsls	r3, r3, #4
 8007da8:	4413      	add	r3, r2
 8007daa:	330c      	adds	r3, #12
 8007dac:	881b      	ldrh	r3, [r3, #0]
 8007dae:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007db2:	d101      	bne.n	8007db8 <chk_lock+0xa4>
 8007db4:	2310      	movs	r3, #16
 8007db6:	e000      	b.n	8007dba <chk_lock+0xa6>
 8007db8:	2300      	movs	r3, #0
}
 8007dba:	4618      	mov	r0, r3
 8007dbc:	3714      	adds	r7, #20
 8007dbe:	46bd      	mov	sp, r7
 8007dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dc4:	4770      	bx	lr
 8007dc6:	bf00      	nop
 8007dc8:	2000af90 	.word	0x2000af90

08007dcc <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8007dcc:	b480      	push	{r7}
 8007dce:	b083      	sub	sp, #12
 8007dd0:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8007dd2:	2300      	movs	r3, #0
 8007dd4:	607b      	str	r3, [r7, #4]
 8007dd6:	e002      	b.n	8007dde <enq_lock+0x12>
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	3301      	adds	r3, #1
 8007ddc:	607b      	str	r3, [r7, #4]
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	2b01      	cmp	r3, #1
 8007de2:	d806      	bhi.n	8007df2 <enq_lock+0x26>
 8007de4:	4a09      	ldr	r2, [pc, #36]	; (8007e0c <enq_lock+0x40>)
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	011b      	lsls	r3, r3, #4
 8007dea:	4413      	add	r3, r2
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	d1f2      	bne.n	8007dd8 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	2b02      	cmp	r3, #2
 8007df6:	bf14      	ite	ne
 8007df8:	2301      	movne	r3, #1
 8007dfa:	2300      	moveq	r3, #0
 8007dfc:	b2db      	uxtb	r3, r3
}
 8007dfe:	4618      	mov	r0, r3
 8007e00:	370c      	adds	r7, #12
 8007e02:	46bd      	mov	sp, r7
 8007e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e08:	4770      	bx	lr
 8007e0a:	bf00      	nop
 8007e0c:	2000af90 	.word	0x2000af90

08007e10 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8007e10:	b480      	push	{r7}
 8007e12:	b085      	sub	sp, #20
 8007e14:	af00      	add	r7, sp, #0
 8007e16:	6078      	str	r0, [r7, #4]
 8007e18:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8007e1a:	2300      	movs	r3, #0
 8007e1c:	60fb      	str	r3, [r7, #12]
 8007e1e:	e01f      	b.n	8007e60 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8007e20:	4a41      	ldr	r2, [pc, #260]	; (8007f28 <inc_lock+0x118>)
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	011b      	lsls	r3, r3, #4
 8007e26:	4413      	add	r3, r2
 8007e28:	681a      	ldr	r2, [r3, #0]
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	429a      	cmp	r2, r3
 8007e30:	d113      	bne.n	8007e5a <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8007e32:	4a3d      	ldr	r2, [pc, #244]	; (8007f28 <inc_lock+0x118>)
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	011b      	lsls	r3, r3, #4
 8007e38:	4413      	add	r3, r2
 8007e3a:	3304      	adds	r3, #4
 8007e3c:	681a      	ldr	r2, [r3, #0]
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8007e42:	429a      	cmp	r2, r3
 8007e44:	d109      	bne.n	8007e5a <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8007e46:	4a38      	ldr	r2, [pc, #224]	; (8007f28 <inc_lock+0x118>)
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	011b      	lsls	r3, r3, #4
 8007e4c:	4413      	add	r3, r2
 8007e4e:	3308      	adds	r3, #8
 8007e50:	681a      	ldr	r2, [r3, #0]
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8007e56:	429a      	cmp	r2, r3
 8007e58:	d006      	beq.n	8007e68 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	3301      	adds	r3, #1
 8007e5e:	60fb      	str	r3, [r7, #12]
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	2b01      	cmp	r3, #1
 8007e64:	d9dc      	bls.n	8007e20 <inc_lock+0x10>
 8007e66:	e000      	b.n	8007e6a <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8007e68:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	2b02      	cmp	r3, #2
 8007e6e:	d132      	bne.n	8007ed6 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8007e70:	2300      	movs	r3, #0
 8007e72:	60fb      	str	r3, [r7, #12]
 8007e74:	e002      	b.n	8007e7c <inc_lock+0x6c>
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	3301      	adds	r3, #1
 8007e7a:	60fb      	str	r3, [r7, #12]
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	2b01      	cmp	r3, #1
 8007e80:	d806      	bhi.n	8007e90 <inc_lock+0x80>
 8007e82:	4a29      	ldr	r2, [pc, #164]	; (8007f28 <inc_lock+0x118>)
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	011b      	lsls	r3, r3, #4
 8007e88:	4413      	add	r3, r2
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d1f2      	bne.n	8007e76 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	2b02      	cmp	r3, #2
 8007e94:	d101      	bne.n	8007e9a <inc_lock+0x8a>
 8007e96:	2300      	movs	r3, #0
 8007e98:	e040      	b.n	8007f1c <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	681a      	ldr	r2, [r3, #0]
 8007e9e:	4922      	ldr	r1, [pc, #136]	; (8007f28 <inc_lock+0x118>)
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	011b      	lsls	r3, r3, #4
 8007ea4:	440b      	add	r3, r1
 8007ea6:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	689a      	ldr	r2, [r3, #8]
 8007eac:	491e      	ldr	r1, [pc, #120]	; (8007f28 <inc_lock+0x118>)
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	011b      	lsls	r3, r3, #4
 8007eb2:	440b      	add	r3, r1
 8007eb4:	3304      	adds	r3, #4
 8007eb6:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	695a      	ldr	r2, [r3, #20]
 8007ebc:	491a      	ldr	r1, [pc, #104]	; (8007f28 <inc_lock+0x118>)
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	011b      	lsls	r3, r3, #4
 8007ec2:	440b      	add	r3, r1
 8007ec4:	3308      	adds	r3, #8
 8007ec6:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8007ec8:	4a17      	ldr	r2, [pc, #92]	; (8007f28 <inc_lock+0x118>)
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	011b      	lsls	r3, r3, #4
 8007ece:	4413      	add	r3, r2
 8007ed0:	330c      	adds	r3, #12
 8007ed2:	2200      	movs	r2, #0
 8007ed4:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8007ed6:	683b      	ldr	r3, [r7, #0]
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d009      	beq.n	8007ef0 <inc_lock+0xe0>
 8007edc:	4a12      	ldr	r2, [pc, #72]	; (8007f28 <inc_lock+0x118>)
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	011b      	lsls	r3, r3, #4
 8007ee2:	4413      	add	r3, r2
 8007ee4:	330c      	adds	r3, #12
 8007ee6:	881b      	ldrh	r3, [r3, #0]
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d001      	beq.n	8007ef0 <inc_lock+0xe0>
 8007eec:	2300      	movs	r3, #0
 8007eee:	e015      	b.n	8007f1c <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8007ef0:	683b      	ldr	r3, [r7, #0]
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	d108      	bne.n	8007f08 <inc_lock+0xf8>
 8007ef6:	4a0c      	ldr	r2, [pc, #48]	; (8007f28 <inc_lock+0x118>)
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	011b      	lsls	r3, r3, #4
 8007efc:	4413      	add	r3, r2
 8007efe:	330c      	adds	r3, #12
 8007f00:	881b      	ldrh	r3, [r3, #0]
 8007f02:	3301      	adds	r3, #1
 8007f04:	b29a      	uxth	r2, r3
 8007f06:	e001      	b.n	8007f0c <inc_lock+0xfc>
 8007f08:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007f0c:	4906      	ldr	r1, [pc, #24]	; (8007f28 <inc_lock+0x118>)
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	011b      	lsls	r3, r3, #4
 8007f12:	440b      	add	r3, r1
 8007f14:	330c      	adds	r3, #12
 8007f16:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	3301      	adds	r3, #1
}
 8007f1c:	4618      	mov	r0, r3
 8007f1e:	3714      	adds	r7, #20
 8007f20:	46bd      	mov	sp, r7
 8007f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f26:	4770      	bx	lr
 8007f28:	2000af90 	.word	0x2000af90

08007f2c <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8007f2c:	b480      	push	{r7}
 8007f2e:	b085      	sub	sp, #20
 8007f30:	af00      	add	r7, sp, #0
 8007f32:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	3b01      	subs	r3, #1
 8007f38:	607b      	str	r3, [r7, #4]
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	2b01      	cmp	r3, #1
 8007f3e:	d825      	bhi.n	8007f8c <dec_lock+0x60>
		n = Files[i].ctr;
 8007f40:	4a17      	ldr	r2, [pc, #92]	; (8007fa0 <dec_lock+0x74>)
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	011b      	lsls	r3, r3, #4
 8007f46:	4413      	add	r3, r2
 8007f48:	330c      	adds	r3, #12
 8007f4a:	881b      	ldrh	r3, [r3, #0]
 8007f4c:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8007f4e:	89fb      	ldrh	r3, [r7, #14]
 8007f50:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007f54:	d101      	bne.n	8007f5a <dec_lock+0x2e>
 8007f56:	2300      	movs	r3, #0
 8007f58:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8007f5a:	89fb      	ldrh	r3, [r7, #14]
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d002      	beq.n	8007f66 <dec_lock+0x3a>
 8007f60:	89fb      	ldrh	r3, [r7, #14]
 8007f62:	3b01      	subs	r3, #1
 8007f64:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8007f66:	4a0e      	ldr	r2, [pc, #56]	; (8007fa0 <dec_lock+0x74>)
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	011b      	lsls	r3, r3, #4
 8007f6c:	4413      	add	r3, r2
 8007f6e:	330c      	adds	r3, #12
 8007f70:	89fa      	ldrh	r2, [r7, #14]
 8007f72:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8007f74:	89fb      	ldrh	r3, [r7, #14]
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d105      	bne.n	8007f86 <dec_lock+0x5a>
 8007f7a:	4a09      	ldr	r2, [pc, #36]	; (8007fa0 <dec_lock+0x74>)
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	011b      	lsls	r3, r3, #4
 8007f80:	4413      	add	r3, r2
 8007f82:	2200      	movs	r2, #0
 8007f84:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8007f86:	2300      	movs	r3, #0
 8007f88:	737b      	strb	r3, [r7, #13]
 8007f8a:	e001      	b.n	8007f90 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8007f8c:	2302      	movs	r3, #2
 8007f8e:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8007f90:	7b7b      	ldrb	r3, [r7, #13]
}
 8007f92:	4618      	mov	r0, r3
 8007f94:	3714      	adds	r7, #20
 8007f96:	46bd      	mov	sp, r7
 8007f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f9c:	4770      	bx	lr
 8007f9e:	bf00      	nop
 8007fa0:	2000af90 	.word	0x2000af90

08007fa4 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8007fa4:	b480      	push	{r7}
 8007fa6:	b085      	sub	sp, #20
 8007fa8:	af00      	add	r7, sp, #0
 8007faa:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8007fac:	2300      	movs	r3, #0
 8007fae:	60fb      	str	r3, [r7, #12]
 8007fb0:	e010      	b.n	8007fd4 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8007fb2:	4a0d      	ldr	r2, [pc, #52]	; (8007fe8 <clear_lock+0x44>)
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	011b      	lsls	r3, r3, #4
 8007fb8:	4413      	add	r3, r2
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	687a      	ldr	r2, [r7, #4]
 8007fbe:	429a      	cmp	r2, r3
 8007fc0:	d105      	bne.n	8007fce <clear_lock+0x2a>
 8007fc2:	4a09      	ldr	r2, [pc, #36]	; (8007fe8 <clear_lock+0x44>)
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	011b      	lsls	r3, r3, #4
 8007fc8:	4413      	add	r3, r2
 8007fca:	2200      	movs	r2, #0
 8007fcc:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	3301      	adds	r3, #1
 8007fd2:	60fb      	str	r3, [r7, #12]
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	2b01      	cmp	r3, #1
 8007fd8:	d9eb      	bls.n	8007fb2 <clear_lock+0xe>
	}
}
 8007fda:	bf00      	nop
 8007fdc:	bf00      	nop
 8007fde:	3714      	adds	r7, #20
 8007fe0:	46bd      	mov	sp, r7
 8007fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fe6:	4770      	bx	lr
 8007fe8:	2000af90 	.word	0x2000af90

08007fec <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8007fec:	b580      	push	{r7, lr}
 8007fee:	b086      	sub	sp, #24
 8007ff0:	af00      	add	r7, sp, #0
 8007ff2:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8007ff4:	2300      	movs	r3, #0
 8007ff6:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	78db      	ldrb	r3, [r3, #3]
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	d034      	beq.n	800806a <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008004:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	7858      	ldrb	r0, [r3, #1]
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8008010:	2301      	movs	r3, #1
 8008012:	697a      	ldr	r2, [r7, #20]
 8008014:	f7ff fd38 	bl	8007a88 <disk_write>
 8008018:	4603      	mov	r3, r0
 800801a:	2b00      	cmp	r3, #0
 800801c:	d002      	beq.n	8008024 <sync_window+0x38>
			res = FR_DISK_ERR;
 800801e:	2301      	movs	r3, #1
 8008020:	73fb      	strb	r3, [r7, #15]
 8008022:	e022      	b.n	800806a <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	2200      	movs	r2, #0
 8008028:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800802e:	697a      	ldr	r2, [r7, #20]
 8008030:	1ad2      	subs	r2, r2, r3
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	69db      	ldr	r3, [r3, #28]
 8008036:	429a      	cmp	r2, r3
 8008038:	d217      	bcs.n	800806a <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	789b      	ldrb	r3, [r3, #2]
 800803e:	613b      	str	r3, [r7, #16]
 8008040:	e010      	b.n	8008064 <sync_window+0x78>
					wsect += fs->fsize;
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	69db      	ldr	r3, [r3, #28]
 8008046:	697a      	ldr	r2, [r7, #20]
 8008048:	4413      	add	r3, r2
 800804a:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	7858      	ldrb	r0, [r3, #1]
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8008056:	2301      	movs	r3, #1
 8008058:	697a      	ldr	r2, [r7, #20]
 800805a:	f7ff fd15 	bl	8007a88 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800805e:	693b      	ldr	r3, [r7, #16]
 8008060:	3b01      	subs	r3, #1
 8008062:	613b      	str	r3, [r7, #16]
 8008064:	693b      	ldr	r3, [r7, #16]
 8008066:	2b01      	cmp	r3, #1
 8008068:	d8eb      	bhi.n	8008042 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800806a:	7bfb      	ldrb	r3, [r7, #15]
}
 800806c:	4618      	mov	r0, r3
 800806e:	3718      	adds	r7, #24
 8008070:	46bd      	mov	sp, r7
 8008072:	bd80      	pop	{r7, pc}

08008074 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8008074:	b580      	push	{r7, lr}
 8008076:	b084      	sub	sp, #16
 8008078:	af00      	add	r7, sp, #0
 800807a:	6078      	str	r0, [r7, #4]
 800807c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800807e:	2300      	movs	r3, #0
 8008080:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008086:	683a      	ldr	r2, [r7, #0]
 8008088:	429a      	cmp	r2, r3
 800808a:	d01b      	beq.n	80080c4 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800808c:	6878      	ldr	r0, [r7, #4]
 800808e:	f7ff ffad 	bl	8007fec <sync_window>
 8008092:	4603      	mov	r3, r0
 8008094:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8008096:	7bfb      	ldrb	r3, [r7, #15]
 8008098:	2b00      	cmp	r3, #0
 800809a:	d113      	bne.n	80080c4 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	7858      	ldrb	r0, [r3, #1]
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	f103 0134 	add.w	r1, r3, #52	; 0x34
 80080a6:	2301      	movs	r3, #1
 80080a8:	683a      	ldr	r2, [r7, #0]
 80080aa:	f7ff fccd 	bl	8007a48 <disk_read>
 80080ae:	4603      	mov	r3, r0
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d004      	beq.n	80080be <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 80080b4:	f04f 33ff 	mov.w	r3, #4294967295
 80080b8:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 80080ba:	2301      	movs	r3, #1
 80080bc:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	683a      	ldr	r2, [r7, #0]
 80080c2:	631a      	str	r2, [r3, #48]	; 0x30
		}
	}
	return res;
 80080c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80080c6:	4618      	mov	r0, r3
 80080c8:	3710      	adds	r7, #16
 80080ca:	46bd      	mov	sp, r7
 80080cc:	bd80      	pop	{r7, pc}
	...

080080d0 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 80080d0:	b580      	push	{r7, lr}
 80080d2:	b084      	sub	sp, #16
 80080d4:	af00      	add	r7, sp, #0
 80080d6:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 80080d8:	6878      	ldr	r0, [r7, #4]
 80080da:	f7ff ff87 	bl	8007fec <sync_window>
 80080de:	4603      	mov	r3, r0
 80080e0:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 80080e2:	7bfb      	ldrb	r3, [r7, #15]
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d158      	bne.n	800819a <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	781b      	ldrb	r3, [r3, #0]
 80080ec:	2b03      	cmp	r3, #3
 80080ee:	d148      	bne.n	8008182 <sync_fs+0xb2>
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	791b      	ldrb	r3, [r3, #4]
 80080f4:	2b01      	cmp	r3, #1
 80080f6:	d144      	bne.n	8008182 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	3334      	adds	r3, #52	; 0x34
 80080fc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008100:	2100      	movs	r1, #0
 8008102:	4618      	mov	r0, r3
 8008104:	f7ff fda9 	bl	8007c5a <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	3334      	adds	r3, #52	; 0x34
 800810c:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8008110:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8008114:	4618      	mov	r0, r3
 8008116:	f7ff fd38 	bl	8007b8a <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	3334      	adds	r3, #52	; 0x34
 800811e:	4921      	ldr	r1, [pc, #132]	; (80081a4 <sync_fs+0xd4>)
 8008120:	4618      	mov	r0, r3
 8008122:	f7ff fd4d 	bl	8007bc0 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	3334      	adds	r3, #52	; 0x34
 800812a:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800812e:	491e      	ldr	r1, [pc, #120]	; (80081a8 <sync_fs+0xd8>)
 8008130:	4618      	mov	r0, r3
 8008132:	f7ff fd45 	bl	8007bc0 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	3334      	adds	r3, #52	; 0x34
 800813a:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	695b      	ldr	r3, [r3, #20]
 8008142:	4619      	mov	r1, r3
 8008144:	4610      	mov	r0, r2
 8008146:	f7ff fd3b 	bl	8007bc0 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	3334      	adds	r3, #52	; 0x34
 800814e:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	691b      	ldr	r3, [r3, #16]
 8008156:	4619      	mov	r1, r3
 8008158:	4610      	mov	r0, r2
 800815a:	f7ff fd31 	bl	8007bc0 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	6a1b      	ldr	r3, [r3, #32]
 8008162:	1c5a      	adds	r2, r3, #1
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	631a      	str	r2, [r3, #48]	; 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	7858      	ldrb	r0, [r3, #1]
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008176:	2301      	movs	r3, #1
 8008178:	f7ff fc86 	bl	8007a88 <disk_write>
			fs->fsi_flag = 0;
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	2200      	movs	r2, #0
 8008180:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	785b      	ldrb	r3, [r3, #1]
 8008186:	2200      	movs	r2, #0
 8008188:	2100      	movs	r1, #0
 800818a:	4618      	mov	r0, r3
 800818c:	f7ff fc9c 	bl	8007ac8 <disk_ioctl>
 8008190:	4603      	mov	r3, r0
 8008192:	2b00      	cmp	r3, #0
 8008194:	d001      	beq.n	800819a <sync_fs+0xca>
 8008196:	2301      	movs	r3, #1
 8008198:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800819a:	7bfb      	ldrb	r3, [r7, #15]
}
 800819c:	4618      	mov	r0, r3
 800819e:	3710      	adds	r7, #16
 80081a0:	46bd      	mov	sp, r7
 80081a2:	bd80      	pop	{r7, pc}
 80081a4:	41615252 	.word	0x41615252
 80081a8:	61417272 	.word	0x61417272

080081ac <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 80081ac:	b480      	push	{r7}
 80081ae:	b083      	sub	sp, #12
 80081b0:	af00      	add	r7, sp, #0
 80081b2:	6078      	str	r0, [r7, #4]
 80081b4:	6039      	str	r1, [r7, #0]
	clst -= 2;
 80081b6:	683b      	ldr	r3, [r7, #0]
 80081b8:	3b02      	subs	r3, #2
 80081ba:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	699b      	ldr	r3, [r3, #24]
 80081c0:	3b02      	subs	r3, #2
 80081c2:	683a      	ldr	r2, [r7, #0]
 80081c4:	429a      	cmp	r2, r3
 80081c6:	d301      	bcc.n	80081cc <clust2sect+0x20>
 80081c8:	2300      	movs	r3, #0
 80081ca:	e008      	b.n	80081de <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	895b      	ldrh	r3, [r3, #10]
 80081d0:	461a      	mov	r2, r3
 80081d2:	683b      	ldr	r3, [r7, #0]
 80081d4:	fb03 f202 	mul.w	r2, r3, r2
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081dc:	4413      	add	r3, r2
}
 80081de:	4618      	mov	r0, r3
 80081e0:	370c      	adds	r7, #12
 80081e2:	46bd      	mov	sp, r7
 80081e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081e8:	4770      	bx	lr

080081ea <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 80081ea:	b580      	push	{r7, lr}
 80081ec:	b086      	sub	sp, #24
 80081ee:	af00      	add	r7, sp, #0
 80081f0:	6078      	str	r0, [r7, #4]
 80081f2:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 80081fa:	683b      	ldr	r3, [r7, #0]
 80081fc:	2b01      	cmp	r3, #1
 80081fe:	d904      	bls.n	800820a <get_fat+0x20>
 8008200:	693b      	ldr	r3, [r7, #16]
 8008202:	699b      	ldr	r3, [r3, #24]
 8008204:	683a      	ldr	r2, [r7, #0]
 8008206:	429a      	cmp	r2, r3
 8008208:	d302      	bcc.n	8008210 <get_fat+0x26>
		val = 1;	/* Internal error */
 800820a:	2301      	movs	r3, #1
 800820c:	617b      	str	r3, [r7, #20]
 800820e:	e08f      	b.n	8008330 <get_fat+0x146>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8008210:	f04f 33ff 	mov.w	r3, #4294967295
 8008214:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8008216:	693b      	ldr	r3, [r7, #16]
 8008218:	781b      	ldrb	r3, [r3, #0]
 800821a:	2b03      	cmp	r3, #3
 800821c:	d062      	beq.n	80082e4 <get_fat+0xfa>
 800821e:	2b03      	cmp	r3, #3
 8008220:	dc7c      	bgt.n	800831c <get_fat+0x132>
 8008222:	2b01      	cmp	r3, #1
 8008224:	d002      	beq.n	800822c <get_fat+0x42>
 8008226:	2b02      	cmp	r3, #2
 8008228:	d042      	beq.n	80082b0 <get_fat+0xc6>
 800822a:	e077      	b.n	800831c <get_fat+0x132>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800822c:	683b      	ldr	r3, [r7, #0]
 800822e:	60fb      	str	r3, [r7, #12]
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	085b      	lsrs	r3, r3, #1
 8008234:	68fa      	ldr	r2, [r7, #12]
 8008236:	4413      	add	r3, r2
 8008238:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800823a:	693b      	ldr	r3, [r7, #16]
 800823c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	0a5b      	lsrs	r3, r3, #9
 8008242:	4413      	add	r3, r2
 8008244:	4619      	mov	r1, r3
 8008246:	6938      	ldr	r0, [r7, #16]
 8008248:	f7ff ff14 	bl	8008074 <move_window>
 800824c:	4603      	mov	r3, r0
 800824e:	2b00      	cmp	r3, #0
 8008250:	d167      	bne.n	8008322 <get_fat+0x138>
			wc = fs->win[bc++ % SS(fs)];
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	1c5a      	adds	r2, r3, #1
 8008256:	60fa      	str	r2, [r7, #12]
 8008258:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800825c:	693a      	ldr	r2, [r7, #16]
 800825e:	4413      	add	r3, r2
 8008260:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8008264:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008266:	693b      	ldr	r3, [r7, #16]
 8008268:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	0a5b      	lsrs	r3, r3, #9
 800826e:	4413      	add	r3, r2
 8008270:	4619      	mov	r1, r3
 8008272:	6938      	ldr	r0, [r7, #16]
 8008274:	f7ff fefe 	bl	8008074 <move_window>
 8008278:	4603      	mov	r3, r0
 800827a:	2b00      	cmp	r3, #0
 800827c:	d153      	bne.n	8008326 <get_fat+0x13c>
			wc |= fs->win[bc % SS(fs)] << 8;
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008284:	693a      	ldr	r2, [r7, #16]
 8008286:	4413      	add	r3, r2
 8008288:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800828c:	021b      	lsls	r3, r3, #8
 800828e:	461a      	mov	r2, r3
 8008290:	68bb      	ldr	r3, [r7, #8]
 8008292:	4313      	orrs	r3, r2
 8008294:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8008296:	683b      	ldr	r3, [r7, #0]
 8008298:	f003 0301 	and.w	r3, r3, #1
 800829c:	2b00      	cmp	r3, #0
 800829e:	d002      	beq.n	80082a6 <get_fat+0xbc>
 80082a0:	68bb      	ldr	r3, [r7, #8]
 80082a2:	091b      	lsrs	r3, r3, #4
 80082a4:	e002      	b.n	80082ac <get_fat+0xc2>
 80082a6:	68bb      	ldr	r3, [r7, #8]
 80082a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80082ac:	617b      	str	r3, [r7, #20]
			break;
 80082ae:	e03f      	b.n	8008330 <get_fat+0x146>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80082b0:	693b      	ldr	r3, [r7, #16]
 80082b2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80082b4:	683b      	ldr	r3, [r7, #0]
 80082b6:	0a1b      	lsrs	r3, r3, #8
 80082b8:	4413      	add	r3, r2
 80082ba:	4619      	mov	r1, r3
 80082bc:	6938      	ldr	r0, [r7, #16]
 80082be:	f7ff fed9 	bl	8008074 <move_window>
 80082c2:	4603      	mov	r3, r0
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d130      	bne.n	800832a <get_fat+0x140>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 80082c8:	693b      	ldr	r3, [r7, #16]
 80082ca:	f103 0234 	add.w	r2, r3, #52	; 0x34
 80082ce:	683b      	ldr	r3, [r7, #0]
 80082d0:	005b      	lsls	r3, r3, #1
 80082d2:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 80082d6:	4413      	add	r3, r2
 80082d8:	4618      	mov	r0, r3
 80082da:	f7ff fc1b 	bl	8007b14 <ld_word>
 80082de:	4603      	mov	r3, r0
 80082e0:	617b      	str	r3, [r7, #20]
			break;
 80082e2:	e025      	b.n	8008330 <get_fat+0x146>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80082e4:	693b      	ldr	r3, [r7, #16]
 80082e6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80082e8:	683b      	ldr	r3, [r7, #0]
 80082ea:	09db      	lsrs	r3, r3, #7
 80082ec:	4413      	add	r3, r2
 80082ee:	4619      	mov	r1, r3
 80082f0:	6938      	ldr	r0, [r7, #16]
 80082f2:	f7ff febf 	bl	8008074 <move_window>
 80082f6:	4603      	mov	r3, r0
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	d118      	bne.n	800832e <get_fat+0x144>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 80082fc:	693b      	ldr	r3, [r7, #16]
 80082fe:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8008302:	683b      	ldr	r3, [r7, #0]
 8008304:	009b      	lsls	r3, r3, #2
 8008306:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800830a:	4413      	add	r3, r2
 800830c:	4618      	mov	r0, r3
 800830e:	f7ff fc19 	bl	8007b44 <ld_dword>
 8008312:	4603      	mov	r3, r0
 8008314:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8008318:	617b      	str	r3, [r7, #20]
			break;
 800831a:	e009      	b.n	8008330 <get_fat+0x146>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800831c:	2301      	movs	r3, #1
 800831e:	617b      	str	r3, [r7, #20]
 8008320:	e006      	b.n	8008330 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008322:	bf00      	nop
 8008324:	e004      	b.n	8008330 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008326:	bf00      	nop
 8008328:	e002      	b.n	8008330 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800832a:	bf00      	nop
 800832c:	e000      	b.n	8008330 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800832e:	bf00      	nop
		}
	}

	return val;
 8008330:	697b      	ldr	r3, [r7, #20]
}
 8008332:	4618      	mov	r0, r3
 8008334:	3718      	adds	r7, #24
 8008336:	46bd      	mov	sp, r7
 8008338:	bd80      	pop	{r7, pc}

0800833a <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800833a:	b590      	push	{r4, r7, lr}
 800833c:	b089      	sub	sp, #36	; 0x24
 800833e:	af00      	add	r7, sp, #0
 8008340:	60f8      	str	r0, [r7, #12]
 8008342:	60b9      	str	r1, [r7, #8]
 8008344:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8008346:	2302      	movs	r3, #2
 8008348:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800834a:	68bb      	ldr	r3, [r7, #8]
 800834c:	2b01      	cmp	r3, #1
 800834e:	f240 80d2 	bls.w	80084f6 <put_fat+0x1bc>
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	699b      	ldr	r3, [r3, #24]
 8008356:	68ba      	ldr	r2, [r7, #8]
 8008358:	429a      	cmp	r2, r3
 800835a:	f080 80cc 	bcs.w	80084f6 <put_fat+0x1bc>
		switch (fs->fs_type) {
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	781b      	ldrb	r3, [r3, #0]
 8008362:	2b03      	cmp	r3, #3
 8008364:	f000 8096 	beq.w	8008494 <put_fat+0x15a>
 8008368:	2b03      	cmp	r3, #3
 800836a:	f300 80cd 	bgt.w	8008508 <put_fat+0x1ce>
 800836e:	2b01      	cmp	r3, #1
 8008370:	d002      	beq.n	8008378 <put_fat+0x3e>
 8008372:	2b02      	cmp	r3, #2
 8008374:	d06e      	beq.n	8008454 <put_fat+0x11a>
 8008376:	e0c7      	b.n	8008508 <put_fat+0x1ce>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8008378:	68bb      	ldr	r3, [r7, #8]
 800837a:	61bb      	str	r3, [r7, #24]
 800837c:	69bb      	ldr	r3, [r7, #24]
 800837e:	085b      	lsrs	r3, r3, #1
 8008380:	69ba      	ldr	r2, [r7, #24]
 8008382:	4413      	add	r3, r2
 8008384:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800838a:	69bb      	ldr	r3, [r7, #24]
 800838c:	0a5b      	lsrs	r3, r3, #9
 800838e:	4413      	add	r3, r2
 8008390:	4619      	mov	r1, r3
 8008392:	68f8      	ldr	r0, [r7, #12]
 8008394:	f7ff fe6e 	bl	8008074 <move_window>
 8008398:	4603      	mov	r3, r0
 800839a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800839c:	7ffb      	ldrb	r3, [r7, #31]
 800839e:	2b00      	cmp	r3, #0
 80083a0:	f040 80ab 	bne.w	80084fa <put_fat+0x1c0>
			p = fs->win + bc++ % SS(fs);
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	f103 0234 	add.w	r2, r3, #52	; 0x34
 80083aa:	69bb      	ldr	r3, [r7, #24]
 80083ac:	1c59      	adds	r1, r3, #1
 80083ae:	61b9      	str	r1, [r7, #24]
 80083b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80083b4:	4413      	add	r3, r2
 80083b6:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 80083b8:	68bb      	ldr	r3, [r7, #8]
 80083ba:	f003 0301 	and.w	r3, r3, #1
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d00d      	beq.n	80083de <put_fat+0xa4>
 80083c2:	697b      	ldr	r3, [r7, #20]
 80083c4:	781b      	ldrb	r3, [r3, #0]
 80083c6:	b25b      	sxtb	r3, r3
 80083c8:	f003 030f 	and.w	r3, r3, #15
 80083cc:	b25a      	sxtb	r2, r3
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	b2db      	uxtb	r3, r3
 80083d2:	011b      	lsls	r3, r3, #4
 80083d4:	b25b      	sxtb	r3, r3
 80083d6:	4313      	orrs	r3, r2
 80083d8:	b25b      	sxtb	r3, r3
 80083da:	b2db      	uxtb	r3, r3
 80083dc:	e001      	b.n	80083e2 <put_fat+0xa8>
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	b2db      	uxtb	r3, r3
 80083e2:	697a      	ldr	r2, [r7, #20]
 80083e4:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	2201      	movs	r2, #1
 80083ea:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80083f0:	69bb      	ldr	r3, [r7, #24]
 80083f2:	0a5b      	lsrs	r3, r3, #9
 80083f4:	4413      	add	r3, r2
 80083f6:	4619      	mov	r1, r3
 80083f8:	68f8      	ldr	r0, [r7, #12]
 80083fa:	f7ff fe3b 	bl	8008074 <move_window>
 80083fe:	4603      	mov	r3, r0
 8008400:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008402:	7ffb      	ldrb	r3, [r7, #31]
 8008404:	2b00      	cmp	r3, #0
 8008406:	d17a      	bne.n	80084fe <put_fat+0x1c4>
			p = fs->win + bc % SS(fs);
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800840e:	69bb      	ldr	r3, [r7, #24]
 8008410:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008414:	4413      	add	r3, r2
 8008416:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8008418:	68bb      	ldr	r3, [r7, #8]
 800841a:	f003 0301 	and.w	r3, r3, #1
 800841e:	2b00      	cmp	r3, #0
 8008420:	d003      	beq.n	800842a <put_fat+0xf0>
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	091b      	lsrs	r3, r3, #4
 8008426:	b2db      	uxtb	r3, r3
 8008428:	e00e      	b.n	8008448 <put_fat+0x10e>
 800842a:	697b      	ldr	r3, [r7, #20]
 800842c:	781b      	ldrb	r3, [r3, #0]
 800842e:	b25b      	sxtb	r3, r3
 8008430:	f023 030f 	bic.w	r3, r3, #15
 8008434:	b25a      	sxtb	r2, r3
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	0a1b      	lsrs	r3, r3, #8
 800843a:	b25b      	sxtb	r3, r3
 800843c:	f003 030f 	and.w	r3, r3, #15
 8008440:	b25b      	sxtb	r3, r3
 8008442:	4313      	orrs	r3, r2
 8008444:	b25b      	sxtb	r3, r3
 8008446:	b2db      	uxtb	r3, r3
 8008448:	697a      	ldr	r2, [r7, #20]
 800844a:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	2201      	movs	r2, #1
 8008450:	70da      	strb	r2, [r3, #3]
			break;
 8008452:	e059      	b.n	8008508 <put_fat+0x1ce>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8008454:	68fb      	ldr	r3, [r7, #12]
 8008456:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008458:	68bb      	ldr	r3, [r7, #8]
 800845a:	0a1b      	lsrs	r3, r3, #8
 800845c:	4413      	add	r3, r2
 800845e:	4619      	mov	r1, r3
 8008460:	68f8      	ldr	r0, [r7, #12]
 8008462:	f7ff fe07 	bl	8008074 <move_window>
 8008466:	4603      	mov	r3, r0
 8008468:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800846a:	7ffb      	ldrb	r3, [r7, #31]
 800846c:	2b00      	cmp	r3, #0
 800846e:	d148      	bne.n	8008502 <put_fat+0x1c8>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8008476:	68bb      	ldr	r3, [r7, #8]
 8008478:	005b      	lsls	r3, r3, #1
 800847a:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800847e:	4413      	add	r3, r2
 8008480:	687a      	ldr	r2, [r7, #4]
 8008482:	b292      	uxth	r2, r2
 8008484:	4611      	mov	r1, r2
 8008486:	4618      	mov	r0, r3
 8008488:	f7ff fb7f 	bl	8007b8a <st_word>
			fs->wflag = 1;
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	2201      	movs	r2, #1
 8008490:	70da      	strb	r2, [r3, #3]
			break;
 8008492:	e039      	b.n	8008508 <put_fat+0x1ce>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008498:	68bb      	ldr	r3, [r7, #8]
 800849a:	09db      	lsrs	r3, r3, #7
 800849c:	4413      	add	r3, r2
 800849e:	4619      	mov	r1, r3
 80084a0:	68f8      	ldr	r0, [r7, #12]
 80084a2:	f7ff fde7 	bl	8008074 <move_window>
 80084a6:	4603      	mov	r3, r0
 80084a8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80084aa:	7ffb      	ldrb	r3, [r7, #31]
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	d12a      	bne.n	8008506 <put_fat+0x1cc>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	f103 0234 	add.w	r2, r3, #52	; 0x34
 80084bc:	68bb      	ldr	r3, [r7, #8]
 80084be:	009b      	lsls	r3, r3, #2
 80084c0:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 80084c4:	4413      	add	r3, r2
 80084c6:	4618      	mov	r0, r3
 80084c8:	f7ff fb3c 	bl	8007b44 <ld_dword>
 80084cc:	4603      	mov	r3, r0
 80084ce:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 80084d2:	4323      	orrs	r3, r4
 80084d4:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	f103 0234 	add.w	r2, r3, #52	; 0x34
 80084dc:	68bb      	ldr	r3, [r7, #8]
 80084de:	009b      	lsls	r3, r3, #2
 80084e0:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 80084e4:	4413      	add	r3, r2
 80084e6:	6879      	ldr	r1, [r7, #4]
 80084e8:	4618      	mov	r0, r3
 80084ea:	f7ff fb69 	bl	8007bc0 <st_dword>
			fs->wflag = 1;
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	2201      	movs	r2, #1
 80084f2:	70da      	strb	r2, [r3, #3]
			break;
 80084f4:	e008      	b.n	8008508 <put_fat+0x1ce>
		}
	}
 80084f6:	bf00      	nop
 80084f8:	e006      	b.n	8008508 <put_fat+0x1ce>
			if (res != FR_OK) break;
 80084fa:	bf00      	nop
 80084fc:	e004      	b.n	8008508 <put_fat+0x1ce>
			if (res != FR_OK) break;
 80084fe:	bf00      	nop
 8008500:	e002      	b.n	8008508 <put_fat+0x1ce>
			if (res != FR_OK) break;
 8008502:	bf00      	nop
 8008504:	e000      	b.n	8008508 <put_fat+0x1ce>
			if (res != FR_OK) break;
 8008506:	bf00      	nop
	return res;
 8008508:	7ffb      	ldrb	r3, [r7, #31]
}
 800850a:	4618      	mov	r0, r3
 800850c:	3724      	adds	r7, #36	; 0x24
 800850e:	46bd      	mov	sp, r7
 8008510:	bd90      	pop	{r4, r7, pc}

08008512 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8008512:	b580      	push	{r7, lr}
 8008514:	b088      	sub	sp, #32
 8008516:	af00      	add	r7, sp, #0
 8008518:	60f8      	str	r0, [r7, #12]
 800851a:	60b9      	str	r1, [r7, #8]
 800851c:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800851e:	2300      	movs	r3, #0
 8008520:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8008528:	68bb      	ldr	r3, [r7, #8]
 800852a:	2b01      	cmp	r3, #1
 800852c:	d904      	bls.n	8008538 <remove_chain+0x26>
 800852e:	69bb      	ldr	r3, [r7, #24]
 8008530:	699b      	ldr	r3, [r3, #24]
 8008532:	68ba      	ldr	r2, [r7, #8]
 8008534:	429a      	cmp	r2, r3
 8008536:	d301      	bcc.n	800853c <remove_chain+0x2a>
 8008538:	2302      	movs	r3, #2
 800853a:	e04b      	b.n	80085d4 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	2b00      	cmp	r3, #0
 8008540:	d00c      	beq.n	800855c <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8008542:	f04f 32ff 	mov.w	r2, #4294967295
 8008546:	6879      	ldr	r1, [r7, #4]
 8008548:	69b8      	ldr	r0, [r7, #24]
 800854a:	f7ff fef6 	bl	800833a <put_fat>
 800854e:	4603      	mov	r3, r0
 8008550:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8008552:	7ffb      	ldrb	r3, [r7, #31]
 8008554:	2b00      	cmp	r3, #0
 8008556:	d001      	beq.n	800855c <remove_chain+0x4a>
 8008558:	7ffb      	ldrb	r3, [r7, #31]
 800855a:	e03b      	b.n	80085d4 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800855c:	68b9      	ldr	r1, [r7, #8]
 800855e:	68f8      	ldr	r0, [r7, #12]
 8008560:	f7ff fe43 	bl	80081ea <get_fat>
 8008564:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8008566:	697b      	ldr	r3, [r7, #20]
 8008568:	2b00      	cmp	r3, #0
 800856a:	d031      	beq.n	80085d0 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800856c:	697b      	ldr	r3, [r7, #20]
 800856e:	2b01      	cmp	r3, #1
 8008570:	d101      	bne.n	8008576 <remove_chain+0x64>
 8008572:	2302      	movs	r3, #2
 8008574:	e02e      	b.n	80085d4 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8008576:	697b      	ldr	r3, [r7, #20]
 8008578:	f1b3 3fff 	cmp.w	r3, #4294967295
 800857c:	d101      	bne.n	8008582 <remove_chain+0x70>
 800857e:	2301      	movs	r3, #1
 8008580:	e028      	b.n	80085d4 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8008582:	2200      	movs	r2, #0
 8008584:	68b9      	ldr	r1, [r7, #8]
 8008586:	69b8      	ldr	r0, [r7, #24]
 8008588:	f7ff fed7 	bl	800833a <put_fat>
 800858c:	4603      	mov	r3, r0
 800858e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8008590:	7ffb      	ldrb	r3, [r7, #31]
 8008592:	2b00      	cmp	r3, #0
 8008594:	d001      	beq.n	800859a <remove_chain+0x88>
 8008596:	7ffb      	ldrb	r3, [r7, #31]
 8008598:	e01c      	b.n	80085d4 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800859a:	69bb      	ldr	r3, [r7, #24]
 800859c:	695a      	ldr	r2, [r3, #20]
 800859e:	69bb      	ldr	r3, [r7, #24]
 80085a0:	699b      	ldr	r3, [r3, #24]
 80085a2:	3b02      	subs	r3, #2
 80085a4:	429a      	cmp	r2, r3
 80085a6:	d20b      	bcs.n	80085c0 <remove_chain+0xae>
			fs->free_clst++;
 80085a8:	69bb      	ldr	r3, [r7, #24]
 80085aa:	695b      	ldr	r3, [r3, #20]
 80085ac:	1c5a      	adds	r2, r3, #1
 80085ae:	69bb      	ldr	r3, [r7, #24]
 80085b0:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 80085b2:	69bb      	ldr	r3, [r7, #24]
 80085b4:	791b      	ldrb	r3, [r3, #4]
 80085b6:	f043 0301 	orr.w	r3, r3, #1
 80085ba:	b2da      	uxtb	r2, r3
 80085bc:	69bb      	ldr	r3, [r7, #24]
 80085be:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 80085c0:	697b      	ldr	r3, [r7, #20]
 80085c2:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 80085c4:	69bb      	ldr	r3, [r7, #24]
 80085c6:	699b      	ldr	r3, [r3, #24]
 80085c8:	68ba      	ldr	r2, [r7, #8]
 80085ca:	429a      	cmp	r2, r3
 80085cc:	d3c6      	bcc.n	800855c <remove_chain+0x4a>
 80085ce:	e000      	b.n	80085d2 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 80085d0:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 80085d2:	2300      	movs	r3, #0
}
 80085d4:	4618      	mov	r0, r3
 80085d6:	3720      	adds	r7, #32
 80085d8:	46bd      	mov	sp, r7
 80085da:	bd80      	pop	{r7, pc}

080085dc <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 80085dc:	b580      	push	{r7, lr}
 80085de:	b088      	sub	sp, #32
 80085e0:	af00      	add	r7, sp, #0
 80085e2:	6078      	str	r0, [r7, #4]
 80085e4:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 80085ec:	683b      	ldr	r3, [r7, #0]
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d10d      	bne.n	800860e <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 80085f2:	693b      	ldr	r3, [r7, #16]
 80085f4:	691b      	ldr	r3, [r3, #16]
 80085f6:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 80085f8:	69bb      	ldr	r3, [r7, #24]
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d004      	beq.n	8008608 <create_chain+0x2c>
 80085fe:	693b      	ldr	r3, [r7, #16]
 8008600:	699b      	ldr	r3, [r3, #24]
 8008602:	69ba      	ldr	r2, [r7, #24]
 8008604:	429a      	cmp	r2, r3
 8008606:	d31b      	bcc.n	8008640 <create_chain+0x64>
 8008608:	2301      	movs	r3, #1
 800860a:	61bb      	str	r3, [r7, #24]
 800860c:	e018      	b.n	8008640 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800860e:	6839      	ldr	r1, [r7, #0]
 8008610:	6878      	ldr	r0, [r7, #4]
 8008612:	f7ff fdea 	bl	80081ea <get_fat>
 8008616:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	2b01      	cmp	r3, #1
 800861c:	d801      	bhi.n	8008622 <create_chain+0x46>
 800861e:	2301      	movs	r3, #1
 8008620:	e070      	b.n	8008704 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008628:	d101      	bne.n	800862e <create_chain+0x52>
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	e06a      	b.n	8008704 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800862e:	693b      	ldr	r3, [r7, #16]
 8008630:	699b      	ldr	r3, [r3, #24]
 8008632:	68fa      	ldr	r2, [r7, #12]
 8008634:	429a      	cmp	r2, r3
 8008636:	d201      	bcs.n	800863c <create_chain+0x60>
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	e063      	b.n	8008704 <create_chain+0x128>
		scl = clst;
 800863c:	683b      	ldr	r3, [r7, #0]
 800863e:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8008640:	69bb      	ldr	r3, [r7, #24]
 8008642:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8008644:	69fb      	ldr	r3, [r7, #28]
 8008646:	3301      	adds	r3, #1
 8008648:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800864a:	693b      	ldr	r3, [r7, #16]
 800864c:	699b      	ldr	r3, [r3, #24]
 800864e:	69fa      	ldr	r2, [r7, #28]
 8008650:	429a      	cmp	r2, r3
 8008652:	d307      	bcc.n	8008664 <create_chain+0x88>
				ncl = 2;
 8008654:	2302      	movs	r3, #2
 8008656:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8008658:	69fa      	ldr	r2, [r7, #28]
 800865a:	69bb      	ldr	r3, [r7, #24]
 800865c:	429a      	cmp	r2, r3
 800865e:	d901      	bls.n	8008664 <create_chain+0x88>
 8008660:	2300      	movs	r3, #0
 8008662:	e04f      	b.n	8008704 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8008664:	69f9      	ldr	r1, [r7, #28]
 8008666:	6878      	ldr	r0, [r7, #4]
 8008668:	f7ff fdbf 	bl	80081ea <get_fat>
 800866c:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	2b00      	cmp	r3, #0
 8008672:	d00e      	beq.n	8008692 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	2b01      	cmp	r3, #1
 8008678:	d003      	beq.n	8008682 <create_chain+0xa6>
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008680:	d101      	bne.n	8008686 <create_chain+0xaa>
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	e03e      	b.n	8008704 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8008686:	69fa      	ldr	r2, [r7, #28]
 8008688:	69bb      	ldr	r3, [r7, #24]
 800868a:	429a      	cmp	r2, r3
 800868c:	d1da      	bne.n	8008644 <create_chain+0x68>
 800868e:	2300      	movs	r3, #0
 8008690:	e038      	b.n	8008704 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8008692:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8008694:	f04f 32ff 	mov.w	r2, #4294967295
 8008698:	69f9      	ldr	r1, [r7, #28]
 800869a:	6938      	ldr	r0, [r7, #16]
 800869c:	f7ff fe4d 	bl	800833a <put_fat>
 80086a0:	4603      	mov	r3, r0
 80086a2:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 80086a4:	7dfb      	ldrb	r3, [r7, #23]
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d109      	bne.n	80086be <create_chain+0xe2>
 80086aa:	683b      	ldr	r3, [r7, #0]
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d006      	beq.n	80086be <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 80086b0:	69fa      	ldr	r2, [r7, #28]
 80086b2:	6839      	ldr	r1, [r7, #0]
 80086b4:	6938      	ldr	r0, [r7, #16]
 80086b6:	f7ff fe40 	bl	800833a <put_fat>
 80086ba:	4603      	mov	r3, r0
 80086bc:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 80086be:	7dfb      	ldrb	r3, [r7, #23]
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	d116      	bne.n	80086f2 <create_chain+0x116>
		fs->last_clst = ncl;
 80086c4:	693b      	ldr	r3, [r7, #16]
 80086c6:	69fa      	ldr	r2, [r7, #28]
 80086c8:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 80086ca:	693b      	ldr	r3, [r7, #16]
 80086cc:	695a      	ldr	r2, [r3, #20]
 80086ce:	693b      	ldr	r3, [r7, #16]
 80086d0:	699b      	ldr	r3, [r3, #24]
 80086d2:	3b02      	subs	r3, #2
 80086d4:	429a      	cmp	r2, r3
 80086d6:	d804      	bhi.n	80086e2 <create_chain+0x106>
 80086d8:	693b      	ldr	r3, [r7, #16]
 80086da:	695b      	ldr	r3, [r3, #20]
 80086dc:	1e5a      	subs	r2, r3, #1
 80086de:	693b      	ldr	r3, [r7, #16]
 80086e0:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 80086e2:	693b      	ldr	r3, [r7, #16]
 80086e4:	791b      	ldrb	r3, [r3, #4]
 80086e6:	f043 0301 	orr.w	r3, r3, #1
 80086ea:	b2da      	uxtb	r2, r3
 80086ec:	693b      	ldr	r3, [r7, #16]
 80086ee:	711a      	strb	r2, [r3, #4]
 80086f0:	e007      	b.n	8008702 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 80086f2:	7dfb      	ldrb	r3, [r7, #23]
 80086f4:	2b01      	cmp	r3, #1
 80086f6:	d102      	bne.n	80086fe <create_chain+0x122>
 80086f8:	f04f 33ff 	mov.w	r3, #4294967295
 80086fc:	e000      	b.n	8008700 <create_chain+0x124>
 80086fe:	2301      	movs	r3, #1
 8008700:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8008702:	69fb      	ldr	r3, [r7, #28]
}
 8008704:	4618      	mov	r0, r3
 8008706:	3720      	adds	r7, #32
 8008708:	46bd      	mov	sp, r7
 800870a:	bd80      	pop	{r7, pc}

0800870c <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800870c:	b480      	push	{r7}
 800870e:	b087      	sub	sp, #28
 8008710:	af00      	add	r7, sp, #0
 8008712:	6078      	str	r0, [r7, #4]
 8008714:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008720:	3304      	adds	r3, #4
 8008722:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8008724:	683b      	ldr	r3, [r7, #0]
 8008726:	0a5b      	lsrs	r3, r3, #9
 8008728:	68fa      	ldr	r2, [r7, #12]
 800872a:	8952      	ldrh	r2, [r2, #10]
 800872c:	fbb3 f3f2 	udiv	r3, r3, r2
 8008730:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8008732:	693b      	ldr	r3, [r7, #16]
 8008734:	1d1a      	adds	r2, r3, #4
 8008736:	613a      	str	r2, [r7, #16]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800873c:	68bb      	ldr	r3, [r7, #8]
 800873e:	2b00      	cmp	r3, #0
 8008740:	d101      	bne.n	8008746 <clmt_clust+0x3a>
 8008742:	2300      	movs	r3, #0
 8008744:	e010      	b.n	8008768 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 8008746:	697a      	ldr	r2, [r7, #20]
 8008748:	68bb      	ldr	r3, [r7, #8]
 800874a:	429a      	cmp	r2, r3
 800874c:	d307      	bcc.n	800875e <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800874e:	697a      	ldr	r2, [r7, #20]
 8008750:	68bb      	ldr	r3, [r7, #8]
 8008752:	1ad3      	subs	r3, r2, r3
 8008754:	617b      	str	r3, [r7, #20]
 8008756:	693b      	ldr	r3, [r7, #16]
 8008758:	3304      	adds	r3, #4
 800875a:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800875c:	e7e9      	b.n	8008732 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800875e:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8008760:	693b      	ldr	r3, [r7, #16]
 8008762:	681a      	ldr	r2, [r3, #0]
 8008764:	697b      	ldr	r3, [r7, #20]
 8008766:	4413      	add	r3, r2
}
 8008768:	4618      	mov	r0, r3
 800876a:	371c      	adds	r7, #28
 800876c:	46bd      	mov	sp, r7
 800876e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008772:	4770      	bx	lr

08008774 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8008774:	b580      	push	{r7, lr}
 8008776:	b086      	sub	sp, #24
 8008778:	af00      	add	r7, sp, #0
 800877a:	6078      	str	r0, [r7, #4]
 800877c:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8008784:	683b      	ldr	r3, [r7, #0]
 8008786:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800878a:	d204      	bcs.n	8008796 <dir_sdi+0x22>
 800878c:	683b      	ldr	r3, [r7, #0]
 800878e:	f003 031f 	and.w	r3, r3, #31
 8008792:	2b00      	cmp	r3, #0
 8008794:	d001      	beq.n	800879a <dir_sdi+0x26>
		return FR_INT_ERR;
 8008796:	2302      	movs	r3, #2
 8008798:	e063      	b.n	8008862 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	683a      	ldr	r2, [r7, #0]
 800879e:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	689b      	ldr	r3, [r3, #8]
 80087a4:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 80087a6:	697b      	ldr	r3, [r7, #20]
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	d106      	bne.n	80087ba <dir_sdi+0x46>
 80087ac:	693b      	ldr	r3, [r7, #16]
 80087ae:	781b      	ldrb	r3, [r3, #0]
 80087b0:	2b02      	cmp	r3, #2
 80087b2:	d902      	bls.n	80087ba <dir_sdi+0x46>
		clst = fs->dirbase;
 80087b4:	693b      	ldr	r3, [r7, #16]
 80087b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80087b8:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 80087ba:	697b      	ldr	r3, [r7, #20]
 80087bc:	2b00      	cmp	r3, #0
 80087be:	d10c      	bne.n	80087da <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 80087c0:	683b      	ldr	r3, [r7, #0]
 80087c2:	095b      	lsrs	r3, r3, #5
 80087c4:	693a      	ldr	r2, [r7, #16]
 80087c6:	8912      	ldrh	r2, [r2, #8]
 80087c8:	4293      	cmp	r3, r2
 80087ca:	d301      	bcc.n	80087d0 <dir_sdi+0x5c>
 80087cc:	2302      	movs	r3, #2
 80087ce:	e048      	b.n	8008862 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 80087d0:	693b      	ldr	r3, [r7, #16]
 80087d2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	61da      	str	r2, [r3, #28]
 80087d8:	e029      	b.n	800882e <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 80087da:	693b      	ldr	r3, [r7, #16]
 80087dc:	895b      	ldrh	r3, [r3, #10]
 80087de:	025b      	lsls	r3, r3, #9
 80087e0:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 80087e2:	e019      	b.n	8008818 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	6979      	ldr	r1, [r7, #20]
 80087e8:	4618      	mov	r0, r3
 80087ea:	f7ff fcfe 	bl	80081ea <get_fat>
 80087ee:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80087f0:	697b      	ldr	r3, [r7, #20]
 80087f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80087f6:	d101      	bne.n	80087fc <dir_sdi+0x88>
 80087f8:	2301      	movs	r3, #1
 80087fa:	e032      	b.n	8008862 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 80087fc:	697b      	ldr	r3, [r7, #20]
 80087fe:	2b01      	cmp	r3, #1
 8008800:	d904      	bls.n	800880c <dir_sdi+0x98>
 8008802:	693b      	ldr	r3, [r7, #16]
 8008804:	699b      	ldr	r3, [r3, #24]
 8008806:	697a      	ldr	r2, [r7, #20]
 8008808:	429a      	cmp	r2, r3
 800880a:	d301      	bcc.n	8008810 <dir_sdi+0x9c>
 800880c:	2302      	movs	r3, #2
 800880e:	e028      	b.n	8008862 <dir_sdi+0xee>
			ofs -= csz;
 8008810:	683a      	ldr	r2, [r7, #0]
 8008812:	68fb      	ldr	r3, [r7, #12]
 8008814:	1ad3      	subs	r3, r2, r3
 8008816:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8008818:	683a      	ldr	r2, [r7, #0]
 800881a:	68fb      	ldr	r3, [r7, #12]
 800881c:	429a      	cmp	r2, r3
 800881e:	d2e1      	bcs.n	80087e4 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 8008820:	6979      	ldr	r1, [r7, #20]
 8008822:	6938      	ldr	r0, [r7, #16]
 8008824:	f7ff fcc2 	bl	80081ac <clust2sect>
 8008828:	4602      	mov	r2, r0
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	697a      	ldr	r2, [r7, #20]
 8008832:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	69db      	ldr	r3, [r3, #28]
 8008838:	2b00      	cmp	r3, #0
 800883a:	d101      	bne.n	8008840 <dir_sdi+0xcc>
 800883c:	2302      	movs	r3, #2
 800883e:	e010      	b.n	8008862 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	69da      	ldr	r2, [r3, #28]
 8008844:	683b      	ldr	r3, [r7, #0]
 8008846:	0a5b      	lsrs	r3, r3, #9
 8008848:	441a      	add	r2, r3
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800884e:	693b      	ldr	r3, [r7, #16]
 8008850:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8008854:	683b      	ldr	r3, [r7, #0]
 8008856:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800885a:	441a      	add	r2, r3
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8008860:	2300      	movs	r3, #0
}
 8008862:	4618      	mov	r0, r3
 8008864:	3718      	adds	r7, #24
 8008866:	46bd      	mov	sp, r7
 8008868:	bd80      	pop	{r7, pc}

0800886a <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800886a:	b580      	push	{r7, lr}
 800886c:	b086      	sub	sp, #24
 800886e:	af00      	add	r7, sp, #0
 8008870:	6078      	str	r0, [r7, #4]
 8008872:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	695b      	ldr	r3, [r3, #20]
 800887e:	3320      	adds	r3, #32
 8008880:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	69db      	ldr	r3, [r3, #28]
 8008886:	2b00      	cmp	r3, #0
 8008888:	d003      	beq.n	8008892 <dir_next+0x28>
 800888a:	68bb      	ldr	r3, [r7, #8]
 800888c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008890:	d301      	bcc.n	8008896 <dir_next+0x2c>
 8008892:	2304      	movs	r3, #4
 8008894:	e0aa      	b.n	80089ec <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8008896:	68bb      	ldr	r3, [r7, #8]
 8008898:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800889c:	2b00      	cmp	r3, #0
 800889e:	f040 8098 	bne.w	80089d2 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	69db      	ldr	r3, [r3, #28]
 80088a6:	1c5a      	adds	r2, r3, #1
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	699b      	ldr	r3, [r3, #24]
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	d10b      	bne.n	80088cc <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 80088b4:	68bb      	ldr	r3, [r7, #8]
 80088b6:	095b      	lsrs	r3, r3, #5
 80088b8:	68fa      	ldr	r2, [r7, #12]
 80088ba:	8912      	ldrh	r2, [r2, #8]
 80088bc:	4293      	cmp	r3, r2
 80088be:	f0c0 8088 	bcc.w	80089d2 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	2200      	movs	r2, #0
 80088c6:	61da      	str	r2, [r3, #28]
 80088c8:	2304      	movs	r3, #4
 80088ca:	e08f      	b.n	80089ec <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 80088cc:	68bb      	ldr	r3, [r7, #8]
 80088ce:	0a5b      	lsrs	r3, r3, #9
 80088d0:	68fa      	ldr	r2, [r7, #12]
 80088d2:	8952      	ldrh	r2, [r2, #10]
 80088d4:	3a01      	subs	r2, #1
 80088d6:	4013      	ands	r3, r2
 80088d8:	2b00      	cmp	r3, #0
 80088da:	d17a      	bne.n	80089d2 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 80088dc:	687a      	ldr	r2, [r7, #4]
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	699b      	ldr	r3, [r3, #24]
 80088e2:	4619      	mov	r1, r3
 80088e4:	4610      	mov	r0, r2
 80088e6:	f7ff fc80 	bl	80081ea <get_fat>
 80088ea:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 80088ec:	697b      	ldr	r3, [r7, #20]
 80088ee:	2b01      	cmp	r3, #1
 80088f0:	d801      	bhi.n	80088f6 <dir_next+0x8c>
 80088f2:	2302      	movs	r3, #2
 80088f4:	e07a      	b.n	80089ec <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 80088f6:	697b      	ldr	r3, [r7, #20]
 80088f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80088fc:	d101      	bne.n	8008902 <dir_next+0x98>
 80088fe:	2301      	movs	r3, #1
 8008900:	e074      	b.n	80089ec <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	699b      	ldr	r3, [r3, #24]
 8008906:	697a      	ldr	r2, [r7, #20]
 8008908:	429a      	cmp	r2, r3
 800890a:	d358      	bcc.n	80089be <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800890c:	683b      	ldr	r3, [r7, #0]
 800890e:	2b00      	cmp	r3, #0
 8008910:	d104      	bne.n	800891c <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	2200      	movs	r2, #0
 8008916:	61da      	str	r2, [r3, #28]
 8008918:	2304      	movs	r3, #4
 800891a:	e067      	b.n	80089ec <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800891c:	687a      	ldr	r2, [r7, #4]
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	699b      	ldr	r3, [r3, #24]
 8008922:	4619      	mov	r1, r3
 8008924:	4610      	mov	r0, r2
 8008926:	f7ff fe59 	bl	80085dc <create_chain>
 800892a:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800892c:	697b      	ldr	r3, [r7, #20]
 800892e:	2b00      	cmp	r3, #0
 8008930:	d101      	bne.n	8008936 <dir_next+0xcc>
 8008932:	2307      	movs	r3, #7
 8008934:	e05a      	b.n	80089ec <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8008936:	697b      	ldr	r3, [r7, #20]
 8008938:	2b01      	cmp	r3, #1
 800893a:	d101      	bne.n	8008940 <dir_next+0xd6>
 800893c:	2302      	movs	r3, #2
 800893e:	e055      	b.n	80089ec <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8008940:	697b      	ldr	r3, [r7, #20]
 8008942:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008946:	d101      	bne.n	800894c <dir_next+0xe2>
 8008948:	2301      	movs	r3, #1
 800894a:	e04f      	b.n	80089ec <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800894c:	68f8      	ldr	r0, [r7, #12]
 800894e:	f7ff fb4d 	bl	8007fec <sync_window>
 8008952:	4603      	mov	r3, r0
 8008954:	2b00      	cmp	r3, #0
 8008956:	d001      	beq.n	800895c <dir_next+0xf2>
 8008958:	2301      	movs	r3, #1
 800895a:	e047      	b.n	80089ec <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	3334      	adds	r3, #52	; 0x34
 8008960:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008964:	2100      	movs	r1, #0
 8008966:	4618      	mov	r0, r3
 8008968:	f7ff f977 	bl	8007c5a <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800896c:	2300      	movs	r3, #0
 800896e:	613b      	str	r3, [r7, #16]
 8008970:	6979      	ldr	r1, [r7, #20]
 8008972:	68f8      	ldr	r0, [r7, #12]
 8008974:	f7ff fc1a 	bl	80081ac <clust2sect>
 8008978:	4602      	mov	r2, r0
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	631a      	str	r2, [r3, #48]	; 0x30
 800897e:	e012      	b.n	80089a6 <dir_next+0x13c>
						fs->wflag = 1;
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	2201      	movs	r2, #1
 8008984:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8008986:	68f8      	ldr	r0, [r7, #12]
 8008988:	f7ff fb30 	bl	8007fec <sync_window>
 800898c:	4603      	mov	r3, r0
 800898e:	2b00      	cmp	r3, #0
 8008990:	d001      	beq.n	8008996 <dir_next+0x12c>
 8008992:	2301      	movs	r3, #1
 8008994:	e02a      	b.n	80089ec <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8008996:	693b      	ldr	r3, [r7, #16]
 8008998:	3301      	adds	r3, #1
 800899a:	613b      	str	r3, [r7, #16]
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80089a0:	1c5a      	adds	r2, r3, #1
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	631a      	str	r2, [r3, #48]	; 0x30
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	895b      	ldrh	r3, [r3, #10]
 80089aa:	461a      	mov	r2, r3
 80089ac:	693b      	ldr	r3, [r7, #16]
 80089ae:	4293      	cmp	r3, r2
 80089b0:	d3e6      	bcc.n	8008980 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80089b6:	693b      	ldr	r3, [r7, #16]
 80089b8:	1ad2      	subs	r2, r2, r3
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	631a      	str	r2, [r3, #48]	; 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	697a      	ldr	r2, [r7, #20]
 80089c2:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 80089c4:	6979      	ldr	r1, [r7, #20]
 80089c6:	68f8      	ldr	r0, [r7, #12]
 80089c8:	f7ff fbf0 	bl	80081ac <clust2sect>
 80089cc:	4602      	mov	r2, r0
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	68ba      	ldr	r2, [r7, #8]
 80089d6:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	f103 0234 	add.w	r2, r3, #52	; 0x34
 80089de:	68bb      	ldr	r3, [r7, #8]
 80089e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80089e4:	441a      	add	r2, r3
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80089ea:	2300      	movs	r3, #0
}
 80089ec:	4618      	mov	r0, r3
 80089ee:	3718      	adds	r7, #24
 80089f0:	46bd      	mov	sp, r7
 80089f2:	bd80      	pop	{r7, pc}

080089f4 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 80089f4:	b580      	push	{r7, lr}
 80089f6:	b086      	sub	sp, #24
 80089f8:	af00      	add	r7, sp, #0
 80089fa:	6078      	str	r0, [r7, #4]
 80089fc:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8008a04:	2100      	movs	r1, #0
 8008a06:	6878      	ldr	r0, [r7, #4]
 8008a08:	f7ff feb4 	bl	8008774 <dir_sdi>
 8008a0c:	4603      	mov	r3, r0
 8008a0e:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8008a10:	7dfb      	ldrb	r3, [r7, #23]
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	d12b      	bne.n	8008a6e <dir_alloc+0x7a>
		n = 0;
 8008a16:	2300      	movs	r3, #0
 8008a18:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	69db      	ldr	r3, [r3, #28]
 8008a1e:	4619      	mov	r1, r3
 8008a20:	68f8      	ldr	r0, [r7, #12]
 8008a22:	f7ff fb27 	bl	8008074 <move_window>
 8008a26:	4603      	mov	r3, r0
 8008a28:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8008a2a:	7dfb      	ldrb	r3, [r7, #23]
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	d11d      	bne.n	8008a6c <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	6a1b      	ldr	r3, [r3, #32]
 8008a34:	781b      	ldrb	r3, [r3, #0]
 8008a36:	2be5      	cmp	r3, #229	; 0xe5
 8008a38:	d004      	beq.n	8008a44 <dir_alloc+0x50>
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	6a1b      	ldr	r3, [r3, #32]
 8008a3e:	781b      	ldrb	r3, [r3, #0]
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d107      	bne.n	8008a54 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8008a44:	693b      	ldr	r3, [r7, #16]
 8008a46:	3301      	adds	r3, #1
 8008a48:	613b      	str	r3, [r7, #16]
 8008a4a:	693a      	ldr	r2, [r7, #16]
 8008a4c:	683b      	ldr	r3, [r7, #0]
 8008a4e:	429a      	cmp	r2, r3
 8008a50:	d102      	bne.n	8008a58 <dir_alloc+0x64>
 8008a52:	e00c      	b.n	8008a6e <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8008a54:	2300      	movs	r3, #0
 8008a56:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8008a58:	2101      	movs	r1, #1
 8008a5a:	6878      	ldr	r0, [r7, #4]
 8008a5c:	f7ff ff05 	bl	800886a <dir_next>
 8008a60:	4603      	mov	r3, r0
 8008a62:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8008a64:	7dfb      	ldrb	r3, [r7, #23]
 8008a66:	2b00      	cmp	r3, #0
 8008a68:	d0d7      	beq.n	8008a1a <dir_alloc+0x26>
 8008a6a:	e000      	b.n	8008a6e <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8008a6c:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8008a6e:	7dfb      	ldrb	r3, [r7, #23]
 8008a70:	2b04      	cmp	r3, #4
 8008a72:	d101      	bne.n	8008a78 <dir_alloc+0x84>
 8008a74:	2307      	movs	r3, #7
 8008a76:	75fb      	strb	r3, [r7, #23]
	return res;
 8008a78:	7dfb      	ldrb	r3, [r7, #23]
}
 8008a7a:	4618      	mov	r0, r3
 8008a7c:	3718      	adds	r7, #24
 8008a7e:	46bd      	mov	sp, r7
 8008a80:	bd80      	pop	{r7, pc}

08008a82 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8008a82:	b580      	push	{r7, lr}
 8008a84:	b084      	sub	sp, #16
 8008a86:	af00      	add	r7, sp, #0
 8008a88:	6078      	str	r0, [r7, #4]
 8008a8a:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8008a8c:	683b      	ldr	r3, [r7, #0]
 8008a8e:	331a      	adds	r3, #26
 8008a90:	4618      	mov	r0, r3
 8008a92:	f7ff f83f 	bl	8007b14 <ld_word>
 8008a96:	4603      	mov	r3, r0
 8008a98:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	781b      	ldrb	r3, [r3, #0]
 8008a9e:	2b03      	cmp	r3, #3
 8008aa0:	d109      	bne.n	8008ab6 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8008aa2:	683b      	ldr	r3, [r7, #0]
 8008aa4:	3314      	adds	r3, #20
 8008aa6:	4618      	mov	r0, r3
 8008aa8:	f7ff f834 	bl	8007b14 <ld_word>
 8008aac:	4603      	mov	r3, r0
 8008aae:	041b      	lsls	r3, r3, #16
 8008ab0:	68fa      	ldr	r2, [r7, #12]
 8008ab2:	4313      	orrs	r3, r2
 8008ab4:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8008ab6:	68fb      	ldr	r3, [r7, #12]
}
 8008ab8:	4618      	mov	r0, r3
 8008aba:	3710      	adds	r7, #16
 8008abc:	46bd      	mov	sp, r7
 8008abe:	bd80      	pop	{r7, pc}

08008ac0 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8008ac0:	b580      	push	{r7, lr}
 8008ac2:	b084      	sub	sp, #16
 8008ac4:	af00      	add	r7, sp, #0
 8008ac6:	60f8      	str	r0, [r7, #12]
 8008ac8:	60b9      	str	r1, [r7, #8]
 8008aca:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8008acc:	68bb      	ldr	r3, [r7, #8]
 8008ace:	331a      	adds	r3, #26
 8008ad0:	687a      	ldr	r2, [r7, #4]
 8008ad2:	b292      	uxth	r2, r2
 8008ad4:	4611      	mov	r1, r2
 8008ad6:	4618      	mov	r0, r3
 8008ad8:	f7ff f857 	bl	8007b8a <st_word>
	if (fs->fs_type == FS_FAT32) {
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	781b      	ldrb	r3, [r3, #0]
 8008ae0:	2b03      	cmp	r3, #3
 8008ae2:	d109      	bne.n	8008af8 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8008ae4:	68bb      	ldr	r3, [r7, #8]
 8008ae6:	f103 0214 	add.w	r2, r3, #20
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	0c1b      	lsrs	r3, r3, #16
 8008aee:	b29b      	uxth	r3, r3
 8008af0:	4619      	mov	r1, r3
 8008af2:	4610      	mov	r0, r2
 8008af4:	f7ff f849 	bl	8007b8a <st_word>
	}
}
 8008af8:	bf00      	nop
 8008afa:	3710      	adds	r7, #16
 8008afc:	46bd      	mov	sp, r7
 8008afe:	bd80      	pop	{r7, pc}

08008b00 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 8008b00:	b590      	push	{r4, r7, lr}
 8008b02:	b087      	sub	sp, #28
 8008b04:	af00      	add	r7, sp, #0
 8008b06:	6078      	str	r0, [r7, #4]
 8008b08:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 8008b0a:	683b      	ldr	r3, [r7, #0]
 8008b0c:	331a      	adds	r3, #26
 8008b0e:	4618      	mov	r0, r3
 8008b10:	f7ff f800 	bl	8007b14 <ld_word>
 8008b14:	4603      	mov	r3, r0
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	d001      	beq.n	8008b1e <cmp_lfn+0x1e>
 8008b1a:	2300      	movs	r3, #0
 8008b1c:	e059      	b.n	8008bd2 <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 8008b1e:	683b      	ldr	r3, [r7, #0]
 8008b20:	781b      	ldrb	r3, [r3, #0]
 8008b22:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008b26:	1e5a      	subs	r2, r3, #1
 8008b28:	4613      	mov	r3, r2
 8008b2a:	005b      	lsls	r3, r3, #1
 8008b2c:	4413      	add	r3, r2
 8008b2e:	009b      	lsls	r3, r3, #2
 8008b30:	4413      	add	r3, r2
 8008b32:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8008b34:	2301      	movs	r3, #1
 8008b36:	81fb      	strh	r3, [r7, #14]
 8008b38:	2300      	movs	r3, #0
 8008b3a:	613b      	str	r3, [r7, #16]
 8008b3c:	e033      	b.n	8008ba6 <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 8008b3e:	4a27      	ldr	r2, [pc, #156]	; (8008bdc <cmp_lfn+0xdc>)
 8008b40:	693b      	ldr	r3, [r7, #16]
 8008b42:	4413      	add	r3, r2
 8008b44:	781b      	ldrb	r3, [r3, #0]
 8008b46:	461a      	mov	r2, r3
 8008b48:	683b      	ldr	r3, [r7, #0]
 8008b4a:	4413      	add	r3, r2
 8008b4c:	4618      	mov	r0, r3
 8008b4e:	f7fe ffe1 	bl	8007b14 <ld_word>
 8008b52:	4603      	mov	r3, r0
 8008b54:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 8008b56:	89fb      	ldrh	r3, [r7, #14]
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d01a      	beq.n	8008b92 <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 8008b5c:	697b      	ldr	r3, [r7, #20]
 8008b5e:	2bfe      	cmp	r3, #254	; 0xfe
 8008b60:	d812      	bhi.n	8008b88 <cmp_lfn+0x88>
 8008b62:	89bb      	ldrh	r3, [r7, #12]
 8008b64:	4618      	mov	r0, r3
 8008b66:	f002 fea1 	bl	800b8ac <ff_wtoupper>
 8008b6a:	4603      	mov	r3, r0
 8008b6c:	461c      	mov	r4, r3
 8008b6e:	697b      	ldr	r3, [r7, #20]
 8008b70:	1c5a      	adds	r2, r3, #1
 8008b72:	617a      	str	r2, [r7, #20]
 8008b74:	005b      	lsls	r3, r3, #1
 8008b76:	687a      	ldr	r2, [r7, #4]
 8008b78:	4413      	add	r3, r2
 8008b7a:	881b      	ldrh	r3, [r3, #0]
 8008b7c:	4618      	mov	r0, r3
 8008b7e:	f002 fe95 	bl	800b8ac <ff_wtoupper>
 8008b82:	4603      	mov	r3, r0
 8008b84:	429c      	cmp	r4, r3
 8008b86:	d001      	beq.n	8008b8c <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 8008b88:	2300      	movs	r3, #0
 8008b8a:	e022      	b.n	8008bd2 <cmp_lfn+0xd2>
			}
			wc = uc;
 8008b8c:	89bb      	ldrh	r3, [r7, #12]
 8008b8e:	81fb      	strh	r3, [r7, #14]
 8008b90:	e006      	b.n	8008ba0 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 8008b92:	89bb      	ldrh	r3, [r7, #12]
 8008b94:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008b98:	4293      	cmp	r3, r2
 8008b9a:	d001      	beq.n	8008ba0 <cmp_lfn+0xa0>
 8008b9c:	2300      	movs	r3, #0
 8008b9e:	e018      	b.n	8008bd2 <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8008ba0:	693b      	ldr	r3, [r7, #16]
 8008ba2:	3301      	adds	r3, #1
 8008ba4:	613b      	str	r3, [r7, #16]
 8008ba6:	693b      	ldr	r3, [r7, #16]
 8008ba8:	2b0c      	cmp	r3, #12
 8008baa:	d9c8      	bls.n	8008b3e <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 8008bac:	683b      	ldr	r3, [r7, #0]
 8008bae:	781b      	ldrb	r3, [r3, #0]
 8008bb0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d00b      	beq.n	8008bd0 <cmp_lfn+0xd0>
 8008bb8:	89fb      	ldrh	r3, [r7, #14]
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	d008      	beq.n	8008bd0 <cmp_lfn+0xd0>
 8008bbe:	697b      	ldr	r3, [r7, #20]
 8008bc0:	005b      	lsls	r3, r3, #1
 8008bc2:	687a      	ldr	r2, [r7, #4]
 8008bc4:	4413      	add	r3, r2
 8008bc6:	881b      	ldrh	r3, [r3, #0]
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	d001      	beq.n	8008bd0 <cmp_lfn+0xd0>
 8008bcc:	2300      	movs	r3, #0
 8008bce:	e000      	b.n	8008bd2 <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 8008bd0:	2301      	movs	r3, #1
}
 8008bd2:	4618      	mov	r0, r3
 8008bd4:	371c      	adds	r7, #28
 8008bd6:	46bd      	mov	sp, r7
 8008bd8:	bd90      	pop	{r4, r7, pc}
 8008bda:	bf00      	nop
 8008bdc:	08024ee4 	.word	0x08024ee4

08008be0 <pick_lfn>:
static
int pick_lfn (			/* 1:succeeded, 0:buffer overflow or invalid LFN entry */
	WCHAR* lfnbuf,		/* Pointer to the LFN working buffer */
	BYTE* dir			/* Pointer to the LFN entry */
)
{
 8008be0:	b580      	push	{r7, lr}
 8008be2:	b086      	sub	sp, #24
 8008be4:	af00      	add	r7, sp, #0
 8008be6:	6078      	str	r0, [r7, #4]
 8008be8:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO is 0 */
 8008bea:	683b      	ldr	r3, [r7, #0]
 8008bec:	331a      	adds	r3, #26
 8008bee:	4618      	mov	r0, r3
 8008bf0:	f7fe ff90 	bl	8007b14 <ld_word>
 8008bf4:	4603      	mov	r3, r0
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	d001      	beq.n	8008bfe <pick_lfn+0x1e>
 8008bfa:	2300      	movs	r3, #0
 8008bfc:	e04d      	b.n	8008c9a <pick_lfn+0xba>

	i = ((dir[LDIR_Ord] & ~LLEF) - 1) * 13;	/* Offset in the LFN buffer */
 8008bfe:	683b      	ldr	r3, [r7, #0]
 8008c00:	781b      	ldrb	r3, [r3, #0]
 8008c02:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008c06:	1e5a      	subs	r2, r3, #1
 8008c08:	4613      	mov	r3, r2
 8008c0a:	005b      	lsls	r3, r3, #1
 8008c0c:	4413      	add	r3, r2
 8008c0e:	009b      	lsls	r3, r3, #2
 8008c10:	4413      	add	r3, r2
 8008c12:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8008c14:	2301      	movs	r3, #1
 8008c16:	81fb      	strh	r3, [r7, #14]
 8008c18:	2300      	movs	r3, #0
 8008c1a:	613b      	str	r3, [r7, #16]
 8008c1c:	e028      	b.n	8008c70 <pick_lfn+0x90>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 8008c1e:	4a21      	ldr	r2, [pc, #132]	; (8008ca4 <pick_lfn+0xc4>)
 8008c20:	693b      	ldr	r3, [r7, #16]
 8008c22:	4413      	add	r3, r2
 8008c24:	781b      	ldrb	r3, [r3, #0]
 8008c26:	461a      	mov	r2, r3
 8008c28:	683b      	ldr	r3, [r7, #0]
 8008c2a:	4413      	add	r3, r2
 8008c2c:	4618      	mov	r0, r3
 8008c2e:	f7fe ff71 	bl	8007b14 <ld_word>
 8008c32:	4603      	mov	r3, r0
 8008c34:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 8008c36:	89fb      	ldrh	r3, [r7, #14]
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	d00f      	beq.n	8008c5c <pick_lfn+0x7c>
			if (i >= _MAX_LFN) return 0;	/* Buffer overflow? */
 8008c3c:	697b      	ldr	r3, [r7, #20]
 8008c3e:	2bfe      	cmp	r3, #254	; 0xfe
 8008c40:	d901      	bls.n	8008c46 <pick_lfn+0x66>
 8008c42:	2300      	movs	r3, #0
 8008c44:	e029      	b.n	8008c9a <pick_lfn+0xba>
			lfnbuf[i++] = wc = uc;			/* Store it */
 8008c46:	89bb      	ldrh	r3, [r7, #12]
 8008c48:	81fb      	strh	r3, [r7, #14]
 8008c4a:	697b      	ldr	r3, [r7, #20]
 8008c4c:	1c5a      	adds	r2, r3, #1
 8008c4e:	617a      	str	r2, [r7, #20]
 8008c50:	005b      	lsls	r3, r3, #1
 8008c52:	687a      	ldr	r2, [r7, #4]
 8008c54:	4413      	add	r3, r2
 8008c56:	89fa      	ldrh	r2, [r7, #14]
 8008c58:	801a      	strh	r2, [r3, #0]
 8008c5a:	e006      	b.n	8008c6a <pick_lfn+0x8a>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 8008c5c:	89bb      	ldrh	r3, [r7, #12]
 8008c5e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008c62:	4293      	cmp	r3, r2
 8008c64:	d001      	beq.n	8008c6a <pick_lfn+0x8a>
 8008c66:	2300      	movs	r3, #0
 8008c68:	e017      	b.n	8008c9a <pick_lfn+0xba>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8008c6a:	693b      	ldr	r3, [r7, #16]
 8008c6c:	3301      	adds	r3, #1
 8008c6e:	613b      	str	r3, [r7, #16]
 8008c70:	693b      	ldr	r3, [r7, #16]
 8008c72:	2b0c      	cmp	r3, #12
 8008c74:	d9d3      	bls.n	8008c1e <pick_lfn+0x3e>
		}
	}

	if (dir[LDIR_Ord] & LLEF) {				/* Put terminator if it is the last LFN part */
 8008c76:	683b      	ldr	r3, [r7, #0]
 8008c78:	781b      	ldrb	r3, [r3, #0]
 8008c7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	d00a      	beq.n	8008c98 <pick_lfn+0xb8>
		if (i >= _MAX_LFN) return 0;		/* Buffer overflow? */
 8008c82:	697b      	ldr	r3, [r7, #20]
 8008c84:	2bfe      	cmp	r3, #254	; 0xfe
 8008c86:	d901      	bls.n	8008c8c <pick_lfn+0xac>
 8008c88:	2300      	movs	r3, #0
 8008c8a:	e006      	b.n	8008c9a <pick_lfn+0xba>
		lfnbuf[i] = 0;
 8008c8c:	697b      	ldr	r3, [r7, #20]
 8008c8e:	005b      	lsls	r3, r3, #1
 8008c90:	687a      	ldr	r2, [r7, #4]
 8008c92:	4413      	add	r3, r2
 8008c94:	2200      	movs	r2, #0
 8008c96:	801a      	strh	r2, [r3, #0]
	}

	return 1;		/* The part of LFN is valid */
 8008c98:	2301      	movs	r3, #1
}
 8008c9a:	4618      	mov	r0, r3
 8008c9c:	3718      	adds	r7, #24
 8008c9e:	46bd      	mov	sp, r7
 8008ca0:	bd80      	pop	{r7, pc}
 8008ca2:	bf00      	nop
 8008ca4:	08024ee4 	.word	0x08024ee4

08008ca8 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 8008ca8:	b580      	push	{r7, lr}
 8008caa:	b088      	sub	sp, #32
 8008cac:	af00      	add	r7, sp, #0
 8008cae:	60f8      	str	r0, [r7, #12]
 8008cb0:	60b9      	str	r1, [r7, #8]
 8008cb2:	4611      	mov	r1, r2
 8008cb4:	461a      	mov	r2, r3
 8008cb6:	460b      	mov	r3, r1
 8008cb8:	71fb      	strb	r3, [r7, #7]
 8008cba:	4613      	mov	r3, r2
 8008cbc:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 8008cbe:	68bb      	ldr	r3, [r7, #8]
 8008cc0:	330d      	adds	r3, #13
 8008cc2:	79ba      	ldrb	r2, [r7, #6]
 8008cc4:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 8008cc6:	68bb      	ldr	r3, [r7, #8]
 8008cc8:	330b      	adds	r3, #11
 8008cca:	220f      	movs	r2, #15
 8008ccc:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 8008cce:	68bb      	ldr	r3, [r7, #8]
 8008cd0:	330c      	adds	r3, #12
 8008cd2:	2200      	movs	r2, #0
 8008cd4:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 8008cd6:	68bb      	ldr	r3, [r7, #8]
 8008cd8:	331a      	adds	r3, #26
 8008cda:	2100      	movs	r1, #0
 8008cdc:	4618      	mov	r0, r3
 8008cde:	f7fe ff54 	bl	8007b8a <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 8008ce2:	79fb      	ldrb	r3, [r7, #7]
 8008ce4:	1e5a      	subs	r2, r3, #1
 8008ce6:	4613      	mov	r3, r2
 8008ce8:	005b      	lsls	r3, r3, #1
 8008cea:	4413      	add	r3, r2
 8008cec:	009b      	lsls	r3, r3, #2
 8008cee:	4413      	add	r3, r2
 8008cf0:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 8008cf2:	2300      	movs	r3, #0
 8008cf4:	82fb      	strh	r3, [r7, #22]
 8008cf6:	2300      	movs	r3, #0
 8008cf8:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 8008cfa:	8afb      	ldrh	r3, [r7, #22]
 8008cfc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008d00:	4293      	cmp	r3, r2
 8008d02:	d007      	beq.n	8008d14 <put_lfn+0x6c>
 8008d04:	69fb      	ldr	r3, [r7, #28]
 8008d06:	1c5a      	adds	r2, r3, #1
 8008d08:	61fa      	str	r2, [r7, #28]
 8008d0a:	005b      	lsls	r3, r3, #1
 8008d0c:	68fa      	ldr	r2, [r7, #12]
 8008d0e:	4413      	add	r3, r2
 8008d10:	881b      	ldrh	r3, [r3, #0]
 8008d12:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 8008d14:	4a17      	ldr	r2, [pc, #92]	; (8008d74 <put_lfn+0xcc>)
 8008d16:	69bb      	ldr	r3, [r7, #24]
 8008d18:	4413      	add	r3, r2
 8008d1a:	781b      	ldrb	r3, [r3, #0]
 8008d1c:	461a      	mov	r2, r3
 8008d1e:	68bb      	ldr	r3, [r7, #8]
 8008d20:	4413      	add	r3, r2
 8008d22:	8afa      	ldrh	r2, [r7, #22]
 8008d24:	4611      	mov	r1, r2
 8008d26:	4618      	mov	r0, r3
 8008d28:	f7fe ff2f 	bl	8007b8a <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 8008d2c:	8afb      	ldrh	r3, [r7, #22]
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	d102      	bne.n	8008d38 <put_lfn+0x90>
 8008d32:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8008d36:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 8008d38:	69bb      	ldr	r3, [r7, #24]
 8008d3a:	3301      	adds	r3, #1
 8008d3c:	61bb      	str	r3, [r7, #24]
 8008d3e:	69bb      	ldr	r3, [r7, #24]
 8008d40:	2b0c      	cmp	r3, #12
 8008d42:	d9da      	bls.n	8008cfa <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 8008d44:	8afb      	ldrh	r3, [r7, #22]
 8008d46:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008d4a:	4293      	cmp	r3, r2
 8008d4c:	d006      	beq.n	8008d5c <put_lfn+0xb4>
 8008d4e:	69fb      	ldr	r3, [r7, #28]
 8008d50:	005b      	lsls	r3, r3, #1
 8008d52:	68fa      	ldr	r2, [r7, #12]
 8008d54:	4413      	add	r3, r2
 8008d56:	881b      	ldrh	r3, [r3, #0]
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	d103      	bne.n	8008d64 <put_lfn+0xbc>
 8008d5c:	79fb      	ldrb	r3, [r7, #7]
 8008d5e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008d62:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 8008d64:	68bb      	ldr	r3, [r7, #8]
 8008d66:	79fa      	ldrb	r2, [r7, #7]
 8008d68:	701a      	strb	r2, [r3, #0]
}
 8008d6a:	bf00      	nop
 8008d6c:	3720      	adds	r7, #32
 8008d6e:	46bd      	mov	sp, r7
 8008d70:	bd80      	pop	{r7, pc}
 8008d72:	bf00      	nop
 8008d74:	08024ee4 	.word	0x08024ee4

08008d78 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 8008d78:	b580      	push	{r7, lr}
 8008d7a:	b08c      	sub	sp, #48	; 0x30
 8008d7c:	af00      	add	r7, sp, #0
 8008d7e:	60f8      	str	r0, [r7, #12]
 8008d80:	60b9      	str	r1, [r7, #8]
 8008d82:	607a      	str	r2, [r7, #4]
 8008d84:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 8008d86:	220b      	movs	r2, #11
 8008d88:	68b9      	ldr	r1, [r7, #8]
 8008d8a:	68f8      	ldr	r0, [r7, #12]
 8008d8c:	f7fe ff44 	bl	8007c18 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 8008d90:	683b      	ldr	r3, [r7, #0]
 8008d92:	2b05      	cmp	r3, #5
 8008d94:	d92b      	bls.n	8008dee <gen_numname+0x76>
		sr = seq;
 8008d96:	683b      	ldr	r3, [r7, #0]
 8008d98:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 8008d9a:	e022      	b.n	8008de2 <gen_numname+0x6a>
			wc = *lfn++;
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	1c9a      	adds	r2, r3, #2
 8008da0:	607a      	str	r2, [r7, #4]
 8008da2:	881b      	ldrh	r3, [r3, #0]
 8008da4:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 8008da6:	2300      	movs	r3, #0
 8008da8:	62bb      	str	r3, [r7, #40]	; 0x28
 8008daa:	e017      	b.n	8008ddc <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 8008dac:	69fb      	ldr	r3, [r7, #28]
 8008dae:	005a      	lsls	r2, r3, #1
 8008db0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8008db2:	f003 0301 	and.w	r3, r3, #1
 8008db6:	4413      	add	r3, r2
 8008db8:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 8008dba:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8008dbc:	085b      	lsrs	r3, r3, #1
 8008dbe:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 8008dc0:	69fb      	ldr	r3, [r7, #28]
 8008dc2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	d005      	beq.n	8008dd6 <gen_numname+0x5e>
 8008dca:	69fb      	ldr	r3, [r7, #28]
 8008dcc:	f483 3388 	eor.w	r3, r3, #69632	; 0x11000
 8008dd0:	f083 0321 	eor.w	r3, r3, #33	; 0x21
 8008dd4:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 8008dd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008dd8:	3301      	adds	r3, #1
 8008dda:	62bb      	str	r3, [r7, #40]	; 0x28
 8008ddc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008dde:	2b0f      	cmp	r3, #15
 8008de0:	d9e4      	bls.n	8008dac <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	881b      	ldrh	r3, [r3, #0]
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	d1d8      	bne.n	8008d9c <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 8008dea:	69fb      	ldr	r3, [r7, #28]
 8008dec:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 8008dee:	2307      	movs	r3, #7
 8008df0:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 8008df2:	683b      	ldr	r3, [r7, #0]
 8008df4:	b2db      	uxtb	r3, r3
 8008df6:	f003 030f 	and.w	r3, r3, #15
 8008dfa:	b2db      	uxtb	r3, r3
 8008dfc:	3330      	adds	r3, #48	; 0x30
 8008dfe:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (c > '9') c += 7;
 8008e02:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008e06:	2b39      	cmp	r3, #57	; 0x39
 8008e08:	d904      	bls.n	8008e14 <gen_numname+0x9c>
 8008e0a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008e0e:	3307      	adds	r3, #7
 8008e10:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 8008e14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e16:	1e5a      	subs	r2, r3, #1
 8008e18:	62ba      	str	r2, [r7, #40]	; 0x28
 8008e1a:	3330      	adds	r3, #48	; 0x30
 8008e1c:	443b      	add	r3, r7
 8008e1e:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8008e22:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 8008e26:	683b      	ldr	r3, [r7, #0]
 8008e28:	091b      	lsrs	r3, r3, #4
 8008e2a:	603b      	str	r3, [r7, #0]
	} while (seq);
 8008e2c:	683b      	ldr	r3, [r7, #0]
 8008e2e:	2b00      	cmp	r3, #0
 8008e30:	d1df      	bne.n	8008df2 <gen_numname+0x7a>
	ns[i] = '~';
 8008e32:	f107 0214 	add.w	r2, r7, #20
 8008e36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e38:	4413      	add	r3, r2
 8008e3a:	227e      	movs	r2, #126	; 0x7e
 8008e3c:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8008e3e:	2300      	movs	r3, #0
 8008e40:	627b      	str	r3, [r7, #36]	; 0x24
 8008e42:	e002      	b.n	8008e4a <gen_numname+0xd2>
 8008e44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e46:	3301      	adds	r3, #1
 8008e48:	627b      	str	r3, [r7, #36]	; 0x24
 8008e4a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008e4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e4e:	429a      	cmp	r2, r3
 8008e50:	d205      	bcs.n	8008e5e <gen_numname+0xe6>
 8008e52:	68fa      	ldr	r2, [r7, #12]
 8008e54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e56:	4413      	add	r3, r2
 8008e58:	781b      	ldrb	r3, [r3, #0]
 8008e5a:	2b20      	cmp	r3, #32
 8008e5c:	d1f2      	bne.n	8008e44 <gen_numname+0xcc>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 8008e5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e60:	2b07      	cmp	r3, #7
 8008e62:	d807      	bhi.n	8008e74 <gen_numname+0xfc>
 8008e64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e66:	1c5a      	adds	r2, r3, #1
 8008e68:	62ba      	str	r2, [r7, #40]	; 0x28
 8008e6a:	3330      	adds	r3, #48	; 0x30
 8008e6c:	443b      	add	r3, r7
 8008e6e:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 8008e72:	e000      	b.n	8008e76 <gen_numname+0xfe>
 8008e74:	2120      	movs	r1, #32
 8008e76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e78:	1c5a      	adds	r2, r3, #1
 8008e7a:	627a      	str	r2, [r7, #36]	; 0x24
 8008e7c:	68fa      	ldr	r2, [r7, #12]
 8008e7e:	4413      	add	r3, r2
 8008e80:	460a      	mov	r2, r1
 8008e82:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 8008e84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e86:	2b07      	cmp	r3, #7
 8008e88:	d9e9      	bls.n	8008e5e <gen_numname+0xe6>
}
 8008e8a:	bf00      	nop
 8008e8c:	bf00      	nop
 8008e8e:	3730      	adds	r7, #48	; 0x30
 8008e90:	46bd      	mov	sp, r7
 8008e92:	bd80      	pop	{r7, pc}

08008e94 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 8008e94:	b480      	push	{r7}
 8008e96:	b085      	sub	sp, #20
 8008e98:	af00      	add	r7, sp, #0
 8008e9a:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 8008e9c:	2300      	movs	r3, #0
 8008e9e:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 8008ea0:	230b      	movs	r3, #11
 8008ea2:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 8008ea4:	7bfb      	ldrb	r3, [r7, #15]
 8008ea6:	b2da      	uxtb	r2, r3
 8008ea8:	0852      	lsrs	r2, r2, #1
 8008eaa:	01db      	lsls	r3, r3, #7
 8008eac:	4313      	orrs	r3, r2
 8008eae:	b2da      	uxtb	r2, r3
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	1c59      	adds	r1, r3, #1
 8008eb4:	6079      	str	r1, [r7, #4]
 8008eb6:	781b      	ldrb	r3, [r3, #0]
 8008eb8:	4413      	add	r3, r2
 8008eba:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 8008ebc:	68bb      	ldr	r3, [r7, #8]
 8008ebe:	3b01      	subs	r3, #1
 8008ec0:	60bb      	str	r3, [r7, #8]
 8008ec2:	68bb      	ldr	r3, [r7, #8]
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	d1ed      	bne.n	8008ea4 <sum_sfn+0x10>
	return sum;
 8008ec8:	7bfb      	ldrb	r3, [r7, #15]
}
 8008eca:	4618      	mov	r0, r3
 8008ecc:	3714      	adds	r7, #20
 8008ece:	46bd      	mov	sp, r7
 8008ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ed4:	4770      	bx	lr

08008ed6 <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 8008ed6:	b580      	push	{r7, lr}
 8008ed8:	b086      	sub	sp, #24
 8008eda:	af00      	add	r7, sp, #0
 8008edc:	6078      	str	r0, [r7, #4]
 8008ede:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 8008ee0:	2304      	movs	r3, #4
 8008ee2:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
 8008eea:	23ff      	movs	r3, #255	; 0xff
 8008eec:	757b      	strb	r3, [r7, #21]
 8008eee:	23ff      	movs	r3, #255	; 0xff
 8008ef0:	753b      	strb	r3, [r7, #20]
#endif

	while (dp->sect) {
 8008ef2:	e081      	b.n	8008ff8 <dir_read+0x122>
		res = move_window(fs, dp->sect);
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	69db      	ldr	r3, [r3, #28]
 8008ef8:	4619      	mov	r1, r3
 8008efa:	6938      	ldr	r0, [r7, #16]
 8008efc:	f7ff f8ba 	bl	8008074 <move_window>
 8008f00:	4603      	mov	r3, r0
 8008f02:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8008f04:	7dfb      	ldrb	r3, [r7, #23]
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	d17c      	bne.n	8009004 <dir_read+0x12e>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	6a1b      	ldr	r3, [r3, #32]
 8008f0e:	781b      	ldrb	r3, [r3, #0]
 8008f10:	75bb      	strb	r3, [r7, #22]
		if (c == 0) {
 8008f12:	7dbb      	ldrb	r3, [r7, #22]
 8008f14:	2b00      	cmp	r3, #0
 8008f16:	d102      	bne.n	8008f1e <dir_read+0x48>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 8008f18:	2304      	movs	r3, #4
 8008f1a:	75fb      	strb	r3, [r7, #23]
 8008f1c:	e077      	b.n	800900e <dir_read+0x138>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	6a1b      	ldr	r3, [r3, #32]
 8008f22:	330b      	adds	r3, #11
 8008f24:	781b      	ldrb	r3, [r3, #0]
 8008f26:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008f2a:	73fb      	strb	r3, [r7, #15]
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	7bfa      	ldrb	r2, [r7, #15]
 8008f30:	719a      	strb	r2, [r3, #6]
#if _USE_LFN != 0	/* LFN configuration */
			if (c == DDEM || c == '.' || (int)((a & ~AM_ARC) == AM_VOL) != vol) {	/* An entry without valid data */
 8008f32:	7dbb      	ldrb	r3, [r7, #22]
 8008f34:	2be5      	cmp	r3, #229	; 0xe5
 8008f36:	d00e      	beq.n	8008f56 <dir_read+0x80>
 8008f38:	7dbb      	ldrb	r3, [r7, #22]
 8008f3a:	2b2e      	cmp	r3, #46	; 0x2e
 8008f3c:	d00b      	beq.n	8008f56 <dir_read+0x80>
 8008f3e:	7bfb      	ldrb	r3, [r7, #15]
 8008f40:	f023 0320 	bic.w	r3, r3, #32
 8008f44:	2b08      	cmp	r3, #8
 8008f46:	bf0c      	ite	eq
 8008f48:	2301      	moveq	r3, #1
 8008f4a:	2300      	movne	r3, #0
 8008f4c:	b2db      	uxtb	r3, r3
 8008f4e:	461a      	mov	r2, r3
 8008f50:	683b      	ldr	r3, [r7, #0]
 8008f52:	4293      	cmp	r3, r2
 8008f54:	d002      	beq.n	8008f5c <dir_read+0x86>
				ord = 0xFF;
 8008f56:	23ff      	movs	r3, #255	; 0xff
 8008f58:	757b      	strb	r3, [r7, #21]
 8008f5a:	e044      	b.n	8008fe6 <dir_read+0x110>
			} else {
				if (a == AM_LFN) {			/* An LFN entry is found */
 8008f5c:	7bfb      	ldrb	r3, [r7, #15]
 8008f5e:	2b0f      	cmp	r3, #15
 8008f60:	d12f      	bne.n	8008fc2 <dir_read+0xec>
					if (c & LLEF) {			/* Is it start of an LFN sequence? */
 8008f62:	7dbb      	ldrb	r3, [r7, #22]
 8008f64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	d00d      	beq.n	8008f88 <dir_read+0xb2>
						sum = dp->dir[LDIR_Chksum];
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	6a1b      	ldr	r3, [r3, #32]
 8008f70:	7b5b      	ldrb	r3, [r3, #13]
 8008f72:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;
 8008f74:	7dbb      	ldrb	r3, [r7, #22]
 8008f76:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008f7a:	75bb      	strb	r3, [r7, #22]
 8008f7c:	7dbb      	ldrb	r3, [r7, #22]
 8008f7e:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	695a      	ldr	r2, [r3, #20]
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check LFN validity and capture it */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && pick_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8008f88:	7dba      	ldrb	r2, [r7, #22]
 8008f8a:	7d7b      	ldrb	r3, [r7, #21]
 8008f8c:	429a      	cmp	r2, r3
 8008f8e:	d115      	bne.n	8008fbc <dir_read+0xe6>
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	6a1b      	ldr	r3, [r3, #32]
 8008f94:	330d      	adds	r3, #13
 8008f96:	781b      	ldrb	r3, [r3, #0]
 8008f98:	7d3a      	ldrb	r2, [r7, #20]
 8008f9a:	429a      	cmp	r2, r3
 8008f9c:	d10e      	bne.n	8008fbc <dir_read+0xe6>
 8008f9e:	693b      	ldr	r3, [r7, #16]
 8008fa0:	68da      	ldr	r2, [r3, #12]
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	6a1b      	ldr	r3, [r3, #32]
 8008fa6:	4619      	mov	r1, r3
 8008fa8:	4610      	mov	r0, r2
 8008faa:	f7ff fe19 	bl	8008be0 <pick_lfn>
 8008fae:	4603      	mov	r3, r0
 8008fb0:	2b00      	cmp	r3, #0
 8008fb2:	d003      	beq.n	8008fbc <dir_read+0xe6>
 8008fb4:	7d7b      	ldrb	r3, [r7, #21]
 8008fb6:	3b01      	subs	r3, #1
 8008fb8:	b2db      	uxtb	r3, r3
 8008fba:	e000      	b.n	8008fbe <dir_read+0xe8>
 8008fbc:	23ff      	movs	r3, #255	; 0xff
 8008fbe:	757b      	strb	r3, [r7, #21]
 8008fc0:	e011      	b.n	8008fe6 <dir_read+0x110>
				} else {					/* An SFN entry is found */
					if (ord || sum != sum_sfn(dp->dir)) {	/* Is there a valid LFN? */
 8008fc2:	7d7b      	ldrb	r3, [r7, #21]
 8008fc4:	2b00      	cmp	r3, #0
 8008fc6:	d109      	bne.n	8008fdc <dir_read+0x106>
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	6a1b      	ldr	r3, [r3, #32]
 8008fcc:	4618      	mov	r0, r3
 8008fce:	f7ff ff61 	bl	8008e94 <sum_sfn>
 8008fd2:	4603      	mov	r3, r0
 8008fd4:	461a      	mov	r2, r3
 8008fd6:	7d3b      	ldrb	r3, [r7, #20]
 8008fd8:	4293      	cmp	r3, r2
 8008fda:	d015      	beq.n	8009008 <dir_read+0x132>
						dp->blk_ofs = 0xFFFFFFFF;			/* It has no LFN. */
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	f04f 32ff 	mov.w	r2, #4294967295
 8008fe2:	631a      	str	r2, [r3, #48]	; 0x30
					}
					break;
 8008fe4:	e010      	b.n	8009008 <dir_read+0x132>
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 8008fe6:	2100      	movs	r1, #0
 8008fe8:	6878      	ldr	r0, [r7, #4]
 8008fea:	f7ff fc3e 	bl	800886a <dir_next>
 8008fee:	4603      	mov	r3, r0
 8008ff0:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8008ff2:	7dfb      	ldrb	r3, [r7, #23]
 8008ff4:	2b00      	cmp	r3, #0
 8008ff6:	d109      	bne.n	800900c <dir_read+0x136>
	while (dp->sect) {
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	69db      	ldr	r3, [r3, #28]
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	f47f af79 	bne.w	8008ef4 <dir_read+0x1e>
 8009002:	e004      	b.n	800900e <dir_read+0x138>
		if (res != FR_OK) break;
 8009004:	bf00      	nop
 8009006:	e002      	b.n	800900e <dir_read+0x138>
					break;
 8009008:	bf00      	nop
 800900a:	e000      	b.n	800900e <dir_read+0x138>
		if (res != FR_OK) break;
 800900c:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 800900e:	7dfb      	ldrb	r3, [r7, #23]
 8009010:	2b00      	cmp	r3, #0
 8009012:	d002      	beq.n	800901a <dir_read+0x144>
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	2200      	movs	r2, #0
 8009018:	61da      	str	r2, [r3, #28]
	return res;
 800901a:	7dfb      	ldrb	r3, [r7, #23]
}
 800901c:	4618      	mov	r0, r3
 800901e:	3718      	adds	r7, #24
 8009020:	46bd      	mov	sp, r7
 8009022:	bd80      	pop	{r7, pc}

08009024 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8009024:	b580      	push	{r7, lr}
 8009026:	b086      	sub	sp, #24
 8009028:	af00      	add	r7, sp, #0
 800902a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8009032:	2100      	movs	r1, #0
 8009034:	6878      	ldr	r0, [r7, #4]
 8009036:	f7ff fb9d 	bl	8008774 <dir_sdi>
 800903a:	4603      	mov	r3, r0
 800903c:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800903e:	7dfb      	ldrb	r3, [r7, #23]
 8009040:	2b00      	cmp	r3, #0
 8009042:	d001      	beq.n	8009048 <dir_find+0x24>
 8009044:	7dfb      	ldrb	r3, [r7, #23]
 8009046:	e0a9      	b.n	800919c <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8009048:	23ff      	movs	r3, #255	; 0xff
 800904a:	753b      	strb	r3, [r7, #20]
 800904c:	7d3b      	ldrb	r3, [r7, #20]
 800904e:	757b      	strb	r3, [r7, #21]
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	f04f 32ff 	mov.w	r2, #4294967295
 8009056:	631a      	str	r2, [r3, #48]	; 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	69db      	ldr	r3, [r3, #28]
 800905c:	4619      	mov	r1, r3
 800905e:	6938      	ldr	r0, [r7, #16]
 8009060:	f7ff f808 	bl	8008074 <move_window>
 8009064:	4603      	mov	r3, r0
 8009066:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8009068:	7dfb      	ldrb	r3, [r7, #23]
 800906a:	2b00      	cmp	r3, #0
 800906c:	f040 8090 	bne.w	8009190 <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	6a1b      	ldr	r3, [r3, #32]
 8009074:	781b      	ldrb	r3, [r3, #0]
 8009076:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8009078:	7dbb      	ldrb	r3, [r7, #22]
 800907a:	2b00      	cmp	r3, #0
 800907c:	d102      	bne.n	8009084 <dir_find+0x60>
 800907e:	2304      	movs	r3, #4
 8009080:	75fb      	strb	r3, [r7, #23]
 8009082:	e08a      	b.n	800919a <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	6a1b      	ldr	r3, [r3, #32]
 8009088:	330b      	adds	r3, #11
 800908a:	781b      	ldrb	r3, [r3, #0]
 800908c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009090:	73fb      	strb	r3, [r7, #15]
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	7bfa      	ldrb	r2, [r7, #15]
 8009096:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8009098:	7dbb      	ldrb	r3, [r7, #22]
 800909a:	2be5      	cmp	r3, #229	; 0xe5
 800909c:	d007      	beq.n	80090ae <dir_find+0x8a>
 800909e:	7bfb      	ldrb	r3, [r7, #15]
 80090a0:	f003 0308 	and.w	r3, r3, #8
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	d009      	beq.n	80090bc <dir_find+0x98>
 80090a8:	7bfb      	ldrb	r3, [r7, #15]
 80090aa:	2b0f      	cmp	r3, #15
 80090ac:	d006      	beq.n	80090bc <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 80090ae:	23ff      	movs	r3, #255	; 0xff
 80090b0:	757b      	strb	r3, [r7, #21]
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	f04f 32ff 	mov.w	r2, #4294967295
 80090b8:	631a      	str	r2, [r3, #48]	; 0x30
 80090ba:	e05e      	b.n	800917a <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 80090bc:	7bfb      	ldrb	r3, [r7, #15]
 80090be:	2b0f      	cmp	r3, #15
 80090c0:	d136      	bne.n	8009130 <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80090c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	d154      	bne.n	800917a <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 80090d0:	7dbb      	ldrb	r3, [r7, #22]
 80090d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80090d6:	2b00      	cmp	r3, #0
 80090d8:	d00d      	beq.n	80090f6 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	6a1b      	ldr	r3, [r3, #32]
 80090de:	7b5b      	ldrb	r3, [r3, #13]
 80090e0:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 80090e2:	7dbb      	ldrb	r3, [r7, #22]
 80090e4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80090e8:	75bb      	strb	r3, [r7, #22]
 80090ea:	7dbb      	ldrb	r3, [r7, #22]
 80090ec:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	695a      	ldr	r2, [r3, #20]
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 80090f6:	7dba      	ldrb	r2, [r7, #22]
 80090f8:	7d7b      	ldrb	r3, [r7, #21]
 80090fa:	429a      	cmp	r2, r3
 80090fc:	d115      	bne.n	800912a <dir_find+0x106>
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	6a1b      	ldr	r3, [r3, #32]
 8009102:	330d      	adds	r3, #13
 8009104:	781b      	ldrb	r3, [r3, #0]
 8009106:	7d3a      	ldrb	r2, [r7, #20]
 8009108:	429a      	cmp	r2, r3
 800910a:	d10e      	bne.n	800912a <dir_find+0x106>
 800910c:	693b      	ldr	r3, [r7, #16]
 800910e:	68da      	ldr	r2, [r3, #12]
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	6a1b      	ldr	r3, [r3, #32]
 8009114:	4619      	mov	r1, r3
 8009116:	4610      	mov	r0, r2
 8009118:	f7ff fcf2 	bl	8008b00 <cmp_lfn>
 800911c:	4603      	mov	r3, r0
 800911e:	2b00      	cmp	r3, #0
 8009120:	d003      	beq.n	800912a <dir_find+0x106>
 8009122:	7d7b      	ldrb	r3, [r7, #21]
 8009124:	3b01      	subs	r3, #1
 8009126:	b2db      	uxtb	r3, r3
 8009128:	e000      	b.n	800912c <dir_find+0x108>
 800912a:	23ff      	movs	r3, #255	; 0xff
 800912c:	757b      	strb	r3, [r7, #21]
 800912e:	e024      	b.n	800917a <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8009130:	7d7b      	ldrb	r3, [r7, #21]
 8009132:	2b00      	cmp	r3, #0
 8009134:	d109      	bne.n	800914a <dir_find+0x126>
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	6a1b      	ldr	r3, [r3, #32]
 800913a:	4618      	mov	r0, r3
 800913c:	f7ff feaa 	bl	8008e94 <sum_sfn>
 8009140:	4603      	mov	r3, r0
 8009142:	461a      	mov	r2, r3
 8009144:	7d3b      	ldrb	r3, [r7, #20]
 8009146:	4293      	cmp	r3, r2
 8009148:	d024      	beq.n	8009194 <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8009150:	f003 0301 	and.w	r3, r3, #1
 8009154:	2b00      	cmp	r3, #0
 8009156:	d10a      	bne.n	800916e <dir_find+0x14a>
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	6a18      	ldr	r0, [r3, #32]
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	3324      	adds	r3, #36	; 0x24
 8009160:	220b      	movs	r2, #11
 8009162:	4619      	mov	r1, r3
 8009164:	f7fe fd94 	bl	8007c90 <mem_cmp>
 8009168:	4603      	mov	r3, r0
 800916a:	2b00      	cmp	r3, #0
 800916c:	d014      	beq.n	8009198 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800916e:	23ff      	movs	r3, #255	; 0xff
 8009170:	757b      	strb	r3, [r7, #21]
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	f04f 32ff 	mov.w	r2, #4294967295
 8009178:	631a      	str	r2, [r3, #48]	; 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800917a:	2100      	movs	r1, #0
 800917c:	6878      	ldr	r0, [r7, #4]
 800917e:	f7ff fb74 	bl	800886a <dir_next>
 8009182:	4603      	mov	r3, r0
 8009184:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8009186:	7dfb      	ldrb	r3, [r7, #23]
 8009188:	2b00      	cmp	r3, #0
 800918a:	f43f af65 	beq.w	8009058 <dir_find+0x34>
 800918e:	e004      	b.n	800919a <dir_find+0x176>
		if (res != FR_OK) break;
 8009190:	bf00      	nop
 8009192:	e002      	b.n	800919a <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8009194:	bf00      	nop
 8009196:	e000      	b.n	800919a <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8009198:	bf00      	nop

	return res;
 800919a:	7dfb      	ldrb	r3, [r7, #23]
}
 800919c:	4618      	mov	r0, r3
 800919e:	3718      	adds	r7, #24
 80091a0:	46bd      	mov	sp, r7
 80091a2:	bd80      	pop	{r7, pc}

080091a4 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 80091a4:	b580      	push	{r7, lr}
 80091a6:	b08c      	sub	sp, #48	; 0x30
 80091a8:	af00      	add	r7, sp, #0
 80091aa:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80091b8:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80091bc:	2b00      	cmp	r3, #0
 80091be:	d001      	beq.n	80091c4 <dir_register+0x20>
 80091c0:	2306      	movs	r3, #6
 80091c2:	e0e0      	b.n	8009386 <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 80091c4:	2300      	movs	r3, #0
 80091c6:	627b      	str	r3, [r7, #36]	; 0x24
 80091c8:	e002      	b.n	80091d0 <dir_register+0x2c>
 80091ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091cc:	3301      	adds	r3, #1
 80091ce:	627b      	str	r3, [r7, #36]	; 0x24
 80091d0:	69fb      	ldr	r3, [r7, #28]
 80091d2:	68da      	ldr	r2, [r3, #12]
 80091d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091d6:	005b      	lsls	r3, r3, #1
 80091d8:	4413      	add	r3, r2
 80091da:	881b      	ldrh	r3, [r3, #0]
 80091dc:	2b00      	cmp	r3, #0
 80091de:	d1f4      	bne.n	80091ca <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	f103 0124 	add.w	r1, r3, #36	; 0x24
 80091e6:	f107 030c 	add.w	r3, r7, #12
 80091ea:	220c      	movs	r2, #12
 80091ec:	4618      	mov	r0, r3
 80091ee:	f7fe fd13 	bl	8007c18 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 80091f2:	7dfb      	ldrb	r3, [r7, #23]
 80091f4:	f003 0301 	and.w	r3, r3, #1
 80091f8:	2b00      	cmp	r3, #0
 80091fa:	d032      	beq.n	8009262 <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	2240      	movs	r2, #64	; 0x40
 8009200:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		for (n = 1; n < 100; n++) {
 8009204:	2301      	movs	r3, #1
 8009206:	62bb      	str	r3, [r7, #40]	; 0x28
 8009208:	e016      	b.n	8009238 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	f103 0024 	add.w	r0, r3, #36	; 0x24
 8009210:	69fb      	ldr	r3, [r7, #28]
 8009212:	68da      	ldr	r2, [r3, #12]
 8009214:	f107 010c 	add.w	r1, r7, #12
 8009218:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800921a:	f7ff fdad 	bl	8008d78 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 800921e:	6878      	ldr	r0, [r7, #4]
 8009220:	f7ff ff00 	bl	8009024 <dir_find>
 8009224:	4603      	mov	r3, r0
 8009226:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) break;
 800922a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800922e:	2b00      	cmp	r3, #0
 8009230:	d106      	bne.n	8009240 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 8009232:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009234:	3301      	adds	r3, #1
 8009236:	62bb      	str	r3, [r7, #40]	; 0x28
 8009238:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800923a:	2b63      	cmp	r3, #99	; 0x63
 800923c:	d9e5      	bls.n	800920a <dir_register+0x66>
 800923e:	e000      	b.n	8009242 <dir_register+0x9e>
			if (res != FR_OK) break;
 8009240:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 8009242:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009244:	2b64      	cmp	r3, #100	; 0x64
 8009246:	d101      	bne.n	800924c <dir_register+0xa8>
 8009248:	2307      	movs	r3, #7
 800924a:	e09c      	b.n	8009386 <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 800924c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009250:	2b04      	cmp	r3, #4
 8009252:	d002      	beq.n	800925a <dir_register+0xb6>
 8009254:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009258:	e095      	b.n	8009386 <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 800925a:	7dfa      	ldrb	r2, [r7, #23]
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 8009262:	7dfb      	ldrb	r3, [r7, #23]
 8009264:	f003 0302 	and.w	r3, r3, #2
 8009268:	2b00      	cmp	r3, #0
 800926a:	d007      	beq.n	800927c <dir_register+0xd8>
 800926c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800926e:	330c      	adds	r3, #12
 8009270:	4a47      	ldr	r2, [pc, #284]	; (8009390 <dir_register+0x1ec>)
 8009272:	fba2 2303 	umull	r2, r3, r2, r3
 8009276:	089b      	lsrs	r3, r3, #2
 8009278:	3301      	adds	r3, #1
 800927a:	e000      	b.n	800927e <dir_register+0xda>
 800927c:	2301      	movs	r3, #1
 800927e:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 8009280:	6a39      	ldr	r1, [r7, #32]
 8009282:	6878      	ldr	r0, [r7, #4]
 8009284:	f7ff fbb6 	bl	80089f4 <dir_alloc>
 8009288:	4603      	mov	r3, r0
 800928a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 800928e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009292:	2b00      	cmp	r3, #0
 8009294:	d148      	bne.n	8009328 <dir_register+0x184>
 8009296:	6a3b      	ldr	r3, [r7, #32]
 8009298:	3b01      	subs	r3, #1
 800929a:	623b      	str	r3, [r7, #32]
 800929c:	6a3b      	ldr	r3, [r7, #32]
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d042      	beq.n	8009328 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	695a      	ldr	r2, [r3, #20]
 80092a6:	6a3b      	ldr	r3, [r7, #32]
 80092a8:	015b      	lsls	r3, r3, #5
 80092aa:	1ad3      	subs	r3, r2, r3
 80092ac:	4619      	mov	r1, r3
 80092ae:	6878      	ldr	r0, [r7, #4]
 80092b0:	f7ff fa60 	bl	8008774 <dir_sdi>
 80092b4:	4603      	mov	r3, r0
 80092b6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 80092ba:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d132      	bne.n	8009328 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	3324      	adds	r3, #36	; 0x24
 80092c6:	4618      	mov	r0, r3
 80092c8:	f7ff fde4 	bl	8008e94 <sum_sfn>
 80092cc:	4603      	mov	r3, r0
 80092ce:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	69db      	ldr	r3, [r3, #28]
 80092d4:	4619      	mov	r1, r3
 80092d6:	69f8      	ldr	r0, [r7, #28]
 80092d8:	f7fe fecc 	bl	8008074 <move_window>
 80092dc:	4603      	mov	r3, r0
 80092de:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				if (res != FR_OK) break;
 80092e2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	d11d      	bne.n	8009326 <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 80092ea:	69fb      	ldr	r3, [r7, #28]
 80092ec:	68d8      	ldr	r0, [r3, #12]
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	6a19      	ldr	r1, [r3, #32]
 80092f2:	6a3b      	ldr	r3, [r7, #32]
 80092f4:	b2da      	uxtb	r2, r3
 80092f6:	7efb      	ldrb	r3, [r7, #27]
 80092f8:	f7ff fcd6 	bl	8008ca8 <put_lfn>
				fs->wflag = 1;
 80092fc:	69fb      	ldr	r3, [r7, #28]
 80092fe:	2201      	movs	r2, #1
 8009300:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 8009302:	2100      	movs	r1, #0
 8009304:	6878      	ldr	r0, [r7, #4]
 8009306:	f7ff fab0 	bl	800886a <dir_next>
 800930a:	4603      	mov	r3, r0
 800930c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			} while (res == FR_OK && --nent);
 8009310:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009314:	2b00      	cmp	r3, #0
 8009316:	d107      	bne.n	8009328 <dir_register+0x184>
 8009318:	6a3b      	ldr	r3, [r7, #32]
 800931a:	3b01      	subs	r3, #1
 800931c:	623b      	str	r3, [r7, #32]
 800931e:	6a3b      	ldr	r3, [r7, #32]
 8009320:	2b00      	cmp	r3, #0
 8009322:	d1d5      	bne.n	80092d0 <dir_register+0x12c>
 8009324:	e000      	b.n	8009328 <dir_register+0x184>
				if (res != FR_OK) break;
 8009326:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8009328:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800932c:	2b00      	cmp	r3, #0
 800932e:	d128      	bne.n	8009382 <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	69db      	ldr	r3, [r3, #28]
 8009334:	4619      	mov	r1, r3
 8009336:	69f8      	ldr	r0, [r7, #28]
 8009338:	f7fe fe9c 	bl	8008074 <move_window>
 800933c:	4603      	mov	r3, r0
 800933e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 8009342:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009346:	2b00      	cmp	r3, #0
 8009348:	d11b      	bne.n	8009382 <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	6a1b      	ldr	r3, [r3, #32]
 800934e:	2220      	movs	r2, #32
 8009350:	2100      	movs	r1, #0
 8009352:	4618      	mov	r0, r3
 8009354:	f7fe fc81 	bl	8007c5a <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	6a18      	ldr	r0, [r3, #32]
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	3324      	adds	r3, #36	; 0x24
 8009360:	220b      	movs	r2, #11
 8009362:	4619      	mov	r1, r3
 8009364:	f7fe fc58 	bl	8007c18 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	6a1b      	ldr	r3, [r3, #32]
 8009372:	330c      	adds	r3, #12
 8009374:	f002 0218 	and.w	r2, r2, #24
 8009378:	b2d2      	uxtb	r2, r2
 800937a:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 800937c:	69fb      	ldr	r3, [r7, #28]
 800937e:	2201      	movs	r2, #1
 8009380:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8009382:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8009386:	4618      	mov	r0, r3
 8009388:	3730      	adds	r7, #48	; 0x30
 800938a:	46bd      	mov	sp, r7
 800938c:	bd80      	pop	{r7, pc}
 800938e:	bf00      	nop
 8009390:	4ec4ec4f 	.word	0x4ec4ec4f

08009394 <get_fileinfo>:
static
void get_fileinfo (		/* No return code */
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno	 	/* Pointer to the file information to be filled */
)
{
 8009394:	b580      	push	{r7, lr}
 8009396:	b088      	sub	sp, #32
 8009398:	af00      	add	r7, sp, #0
 800939a:	6078      	str	r0, [r7, #4]
 800939c:	6039      	str	r1, [r7, #0]
	UINT i, j;
	TCHAR c;
	DWORD tm;
#if _USE_LFN != 0
	WCHAR w, lfv;
	FATFS *fs = dp->obj.fs;
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	613b      	str	r3, [r7, #16]
#endif


	fno->fname[0] = 0;		/* Invaidate file info */
 80093a4:	683b      	ldr	r3, [r7, #0]
 80093a6:	2200      	movs	r2, #0
 80093a8:	759a      	strb	r2, [r3, #22]
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	69db      	ldr	r3, [r3, #28]
 80093ae:	2b00      	cmp	r3, #0
 80093b0:	f000 80c9 	beq.w	8009546 <get_fileinfo+0x1b2>
		get_xdir_info(fs->dirbuf, fno);
		return;
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		if (dp->blk_ofs != 0xFFFFFFFF) {	/* Get LFN if available */
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80093b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80093bc:	d032      	beq.n	8009424 <get_fileinfo+0x90>
			i = j = 0;
 80093be:	2300      	movs	r3, #0
 80093c0:	61bb      	str	r3, [r7, #24]
 80093c2:	69bb      	ldr	r3, [r7, #24]
 80093c4:	61fb      	str	r3, [r7, #28]
			while ((w = fs->lfnbuf[j++]) != 0) {	/* Get an LFN character */
 80093c6:	e01b      	b.n	8009400 <get_fileinfo+0x6c>
#if !_LFN_UNICODE
				w = ff_convert(w, 0);		/* Unicode -> OEM */
 80093c8:	89fb      	ldrh	r3, [r7, #14]
 80093ca:	2100      	movs	r1, #0
 80093cc:	4618      	mov	r0, r3
 80093ce:	f002 fa31 	bl	800b834 <ff_convert>
 80093d2:	4603      	mov	r3, r0
 80093d4:	81fb      	strh	r3, [r7, #14]
				if (w == 0) { i = 0; break; }	/* No LFN if it could not be converted */
 80093d6:	89fb      	ldrh	r3, [r7, #14]
 80093d8:	2b00      	cmp	r3, #0
 80093da:	d102      	bne.n	80093e2 <get_fileinfo+0x4e>
 80093dc:	2300      	movs	r3, #0
 80093de:	61fb      	str	r3, [r7, #28]
 80093e0:	e01a      	b.n	8009418 <get_fileinfo+0x84>
				if (_DF1S && w >= 0x100) {	/* Put 1st byte if it is a DBC (always false at SBCS cfg) */
					fno->fname[i++] = (char)(w >> 8);
				}
#endif
				if (i >= _MAX_LFN) { i = 0; break; }	/* No LFN if buffer overflow */
 80093e2:	69fb      	ldr	r3, [r7, #28]
 80093e4:	2bfe      	cmp	r3, #254	; 0xfe
 80093e6:	d902      	bls.n	80093ee <get_fileinfo+0x5a>
 80093e8:	2300      	movs	r3, #0
 80093ea:	61fb      	str	r3, [r7, #28]
 80093ec:	e014      	b.n	8009418 <get_fileinfo+0x84>
				fno->fname[i++] = (TCHAR)w;
 80093ee:	69fb      	ldr	r3, [r7, #28]
 80093f0:	1c5a      	adds	r2, r3, #1
 80093f2:	61fa      	str	r2, [r7, #28]
 80093f4:	89fa      	ldrh	r2, [r7, #14]
 80093f6:	b2d1      	uxtb	r1, r2
 80093f8:	683a      	ldr	r2, [r7, #0]
 80093fa:	4413      	add	r3, r2
 80093fc:	460a      	mov	r2, r1
 80093fe:	759a      	strb	r2, [r3, #22]
			while ((w = fs->lfnbuf[j++]) != 0) {	/* Get an LFN character */
 8009400:	693b      	ldr	r3, [r7, #16]
 8009402:	68da      	ldr	r2, [r3, #12]
 8009404:	69bb      	ldr	r3, [r7, #24]
 8009406:	1c59      	adds	r1, r3, #1
 8009408:	61b9      	str	r1, [r7, #24]
 800940a:	005b      	lsls	r3, r3, #1
 800940c:	4413      	add	r3, r2
 800940e:	881b      	ldrh	r3, [r3, #0]
 8009410:	81fb      	strh	r3, [r7, #14]
 8009412:	89fb      	ldrh	r3, [r7, #14]
 8009414:	2b00      	cmp	r3, #0
 8009416:	d1d7      	bne.n	80093c8 <get_fileinfo+0x34>
			}
			fno->fname[i] = 0;	/* Terminate the LFN */
 8009418:	683a      	ldr	r2, [r7, #0]
 800941a:	69fb      	ldr	r3, [r7, #28]
 800941c:	4413      	add	r3, r2
 800941e:	3316      	adds	r3, #22
 8009420:	2200      	movs	r2, #0
 8009422:	701a      	strb	r2, [r3, #0]
		}
	}

	i = j = 0;
 8009424:	2300      	movs	r3, #0
 8009426:	61bb      	str	r3, [r7, #24]
 8009428:	69bb      	ldr	r3, [r7, #24]
 800942a:	61fb      	str	r3, [r7, #28]
	lfv = fno->fname[i];	/* LFN is exist if non-zero */
 800942c:	683a      	ldr	r2, [r7, #0]
 800942e:	69fb      	ldr	r3, [r7, #28]
 8009430:	4413      	add	r3, r2
 8009432:	3316      	adds	r3, #22
 8009434:	781b      	ldrb	r3, [r3, #0]
 8009436:	81bb      	strh	r3, [r7, #12]
	while (i < 11) {		/* Copy name body and extension */
 8009438:	e04c      	b.n	80094d4 <get_fileinfo+0x140>
		c = (TCHAR)dp->dir[i++];
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	6a1a      	ldr	r2, [r3, #32]
 800943e:	69fb      	ldr	r3, [r7, #28]
 8009440:	1c59      	adds	r1, r3, #1
 8009442:	61f9      	str	r1, [r7, #28]
 8009444:	4413      	add	r3, r2
 8009446:	781b      	ldrb	r3, [r3, #0]
 8009448:	75fb      	strb	r3, [r7, #23]
		if (c == ' ') continue;				/* Skip padding spaces */
 800944a:	7dfb      	ldrb	r3, [r7, #23]
 800944c:	2b20      	cmp	r3, #32
 800944e:	d100      	bne.n	8009452 <get_fileinfo+0xbe>
 8009450:	e040      	b.n	80094d4 <get_fileinfo+0x140>
		if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 8009452:	7dfb      	ldrb	r3, [r7, #23]
 8009454:	2b05      	cmp	r3, #5
 8009456:	d101      	bne.n	800945c <get_fileinfo+0xc8>
 8009458:	23e5      	movs	r3, #229	; 0xe5
 800945a:	75fb      	strb	r3, [r7, #23]
		if (i == 9) {						/* Insert a . if extension is exist */
 800945c:	69fb      	ldr	r3, [r7, #28]
 800945e:	2b09      	cmp	r3, #9
 8009460:	d10f      	bne.n	8009482 <get_fileinfo+0xee>
			if (!lfv) fno->fname[j] = '.';
 8009462:	89bb      	ldrh	r3, [r7, #12]
 8009464:	2b00      	cmp	r3, #0
 8009466:	d105      	bne.n	8009474 <get_fileinfo+0xe0>
 8009468:	683a      	ldr	r2, [r7, #0]
 800946a:	69bb      	ldr	r3, [r7, #24]
 800946c:	4413      	add	r3, r2
 800946e:	3316      	adds	r3, #22
 8009470:	222e      	movs	r2, #46	; 0x2e
 8009472:	701a      	strb	r2, [r3, #0]
			fno->altname[j++] = '.';
 8009474:	69bb      	ldr	r3, [r7, #24]
 8009476:	1c5a      	adds	r2, r3, #1
 8009478:	61ba      	str	r2, [r7, #24]
 800947a:	683a      	ldr	r2, [r7, #0]
 800947c:	4413      	add	r3, r2
 800947e:	222e      	movs	r2, #46	; 0x2e
 8009480:	725a      	strb	r2, [r3, #9]
			c = c << 8 | dp->dir[i++];
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
		fno->altname[j] = c;
 8009482:	683a      	ldr	r2, [r7, #0]
 8009484:	69bb      	ldr	r3, [r7, #24]
 8009486:	4413      	add	r3, r2
 8009488:	3309      	adds	r3, #9
 800948a:	7dfa      	ldrb	r2, [r7, #23]
 800948c:	701a      	strb	r2, [r3, #0]
		if (!lfv) {
 800948e:	89bb      	ldrh	r3, [r7, #12]
 8009490:	2b00      	cmp	r3, #0
 8009492:	d11c      	bne.n	80094ce <get_fileinfo+0x13a>
			if (IsUpper(c) && (dp->dir[DIR_NTres] & ((i >= 9) ? NS_EXT : NS_BODY))) {
 8009494:	7dfb      	ldrb	r3, [r7, #23]
 8009496:	2b40      	cmp	r3, #64	; 0x40
 8009498:	d913      	bls.n	80094c2 <get_fileinfo+0x12e>
 800949a:	7dfb      	ldrb	r3, [r7, #23]
 800949c:	2b5a      	cmp	r3, #90	; 0x5a
 800949e:	d810      	bhi.n	80094c2 <get_fileinfo+0x12e>
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	6a1b      	ldr	r3, [r3, #32]
 80094a4:	330c      	adds	r3, #12
 80094a6:	781b      	ldrb	r3, [r3, #0]
 80094a8:	461a      	mov	r2, r3
 80094aa:	69fb      	ldr	r3, [r7, #28]
 80094ac:	2b08      	cmp	r3, #8
 80094ae:	d901      	bls.n	80094b4 <get_fileinfo+0x120>
 80094b0:	2310      	movs	r3, #16
 80094b2:	e000      	b.n	80094b6 <get_fileinfo+0x122>
 80094b4:	2308      	movs	r3, #8
 80094b6:	4013      	ands	r3, r2
 80094b8:	2b00      	cmp	r3, #0
 80094ba:	d002      	beq.n	80094c2 <get_fileinfo+0x12e>
				c += 0x20;			/* To lower */
 80094bc:	7dfb      	ldrb	r3, [r7, #23]
 80094be:	3320      	adds	r3, #32
 80094c0:	75fb      	strb	r3, [r7, #23]
			}
			fno->fname[j] = c;
 80094c2:	683a      	ldr	r2, [r7, #0]
 80094c4:	69bb      	ldr	r3, [r7, #24]
 80094c6:	4413      	add	r3, r2
 80094c8:	3316      	adds	r3, #22
 80094ca:	7dfa      	ldrb	r2, [r7, #23]
 80094cc:	701a      	strb	r2, [r3, #0]
		}
		j++;
 80094ce:	69bb      	ldr	r3, [r7, #24]
 80094d0:	3301      	adds	r3, #1
 80094d2:	61bb      	str	r3, [r7, #24]
	while (i < 11) {		/* Copy name body and extension */
 80094d4:	69fb      	ldr	r3, [r7, #28]
 80094d6:	2b0a      	cmp	r3, #10
 80094d8:	d9af      	bls.n	800943a <get_fileinfo+0xa6>
	}
	if (!lfv) {
 80094da:	89bb      	ldrh	r3, [r7, #12]
 80094dc:	2b00      	cmp	r3, #0
 80094de:	d10d      	bne.n	80094fc <get_fileinfo+0x168>
		fno->fname[j] = 0;
 80094e0:	683a      	ldr	r2, [r7, #0]
 80094e2:	69bb      	ldr	r3, [r7, #24]
 80094e4:	4413      	add	r3, r2
 80094e6:	3316      	adds	r3, #22
 80094e8:	2200      	movs	r2, #0
 80094ea:	701a      	strb	r2, [r3, #0]
		if (!dp->dir[DIR_NTres]) j = 0;	/* Altname is no longer needed if neither LFN nor case info is exist. */
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	6a1b      	ldr	r3, [r3, #32]
 80094f0:	330c      	adds	r3, #12
 80094f2:	781b      	ldrb	r3, [r3, #0]
 80094f4:	2b00      	cmp	r3, #0
 80094f6:	d101      	bne.n	80094fc <get_fileinfo+0x168>
 80094f8:	2300      	movs	r3, #0
 80094fa:	61bb      	str	r3, [r7, #24]
	}
	fno->altname[j] = 0;	/* Terminate the SFN */
 80094fc:	683a      	ldr	r2, [r7, #0]
 80094fe:	69bb      	ldr	r3, [r7, #24]
 8009500:	4413      	add	r3, r2
 8009502:	3309      	adds	r3, #9
 8009504:	2200      	movs	r2, #0
 8009506:	701a      	strb	r2, [r3, #0]
		fno->fname[j++] = c;
	}
	fno->fname[j] = 0;
#endif

	fno->fattrib = dp->dir[DIR_Attr];				/* Attribute */
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	6a1b      	ldr	r3, [r3, #32]
 800950c:	7ada      	ldrb	r2, [r3, #11]
 800950e:	683b      	ldr	r3, [r7, #0]
 8009510:	721a      	strb	r2, [r3, #8]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);	/* Size */
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	6a1b      	ldr	r3, [r3, #32]
 8009516:	331c      	adds	r3, #28
 8009518:	4618      	mov	r0, r3
 800951a:	f7fe fb13 	bl	8007b44 <ld_dword>
 800951e:	4602      	mov	r2, r0
 8009520:	683b      	ldr	r3, [r7, #0]
 8009522:	601a      	str	r2, [r3, #0]
	tm = ld_dword(dp->dir + DIR_ModTime);			/* Timestamp */
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	6a1b      	ldr	r3, [r3, #32]
 8009528:	3316      	adds	r3, #22
 800952a:	4618      	mov	r0, r3
 800952c:	f7fe fb0a 	bl	8007b44 <ld_dword>
 8009530:	60b8      	str	r0, [r7, #8]
	fno->ftime = (WORD)tm; fno->fdate = (WORD)(tm >> 16);
 8009532:	68bb      	ldr	r3, [r7, #8]
 8009534:	b29a      	uxth	r2, r3
 8009536:	683b      	ldr	r3, [r7, #0]
 8009538:	80da      	strh	r2, [r3, #6]
 800953a:	68bb      	ldr	r3, [r7, #8]
 800953c:	0c1b      	lsrs	r3, r3, #16
 800953e:	b29a      	uxth	r2, r3
 8009540:	683b      	ldr	r3, [r7, #0]
 8009542:	809a      	strh	r2, [r3, #4]
 8009544:	e000      	b.n	8009548 <get_fileinfo+0x1b4>
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 8009546:	bf00      	nop
}
 8009548:	3720      	adds	r7, #32
 800954a:	46bd      	mov	sp, r7
 800954c:	bd80      	pop	{r7, pc}
	...

08009550 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8009550:	b580      	push	{r7, lr}
 8009552:	b08a      	sub	sp, #40	; 0x28
 8009554:	af00      	add	r7, sp, #0
 8009556:	6078      	str	r0, [r7, #4]
 8009558:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 800955a:	683b      	ldr	r3, [r7, #0]
 800955c:	681b      	ldr	r3, [r3, #0]
 800955e:	613b      	str	r3, [r7, #16]
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	68db      	ldr	r3, [r3, #12]
 8009566:	60fb      	str	r3, [r7, #12]
 8009568:	2300      	movs	r3, #0
 800956a:	617b      	str	r3, [r7, #20]
 800956c:	697b      	ldr	r3, [r7, #20]
 800956e:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 8009570:	69bb      	ldr	r3, [r7, #24]
 8009572:	1c5a      	adds	r2, r3, #1
 8009574:	61ba      	str	r2, [r7, #24]
 8009576:	693a      	ldr	r2, [r7, #16]
 8009578:	4413      	add	r3, r2
 800957a:	781b      	ldrb	r3, [r3, #0]
 800957c:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 800957e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009580:	2b1f      	cmp	r3, #31
 8009582:	d940      	bls.n	8009606 <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 8009584:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009586:	2b2f      	cmp	r3, #47	; 0x2f
 8009588:	d006      	beq.n	8009598 <create_name+0x48>
 800958a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800958c:	2b5c      	cmp	r3, #92	; 0x5c
 800958e:	d110      	bne.n	80095b2 <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8009590:	e002      	b.n	8009598 <create_name+0x48>
 8009592:	69bb      	ldr	r3, [r7, #24]
 8009594:	3301      	adds	r3, #1
 8009596:	61bb      	str	r3, [r7, #24]
 8009598:	693a      	ldr	r2, [r7, #16]
 800959a:	69bb      	ldr	r3, [r7, #24]
 800959c:	4413      	add	r3, r2
 800959e:	781b      	ldrb	r3, [r3, #0]
 80095a0:	2b2f      	cmp	r3, #47	; 0x2f
 80095a2:	d0f6      	beq.n	8009592 <create_name+0x42>
 80095a4:	693a      	ldr	r2, [r7, #16]
 80095a6:	69bb      	ldr	r3, [r7, #24]
 80095a8:	4413      	add	r3, r2
 80095aa:	781b      	ldrb	r3, [r3, #0]
 80095ac:	2b5c      	cmp	r3, #92	; 0x5c
 80095ae:	d0f0      	beq.n	8009592 <create_name+0x42>
			break;
 80095b0:	e02a      	b.n	8009608 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 80095b2:	697b      	ldr	r3, [r7, #20]
 80095b4:	2bfe      	cmp	r3, #254	; 0xfe
 80095b6:	d901      	bls.n	80095bc <create_name+0x6c>
 80095b8:	2306      	movs	r3, #6
 80095ba:	e17d      	b.n	80098b8 <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 80095bc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80095be:	b2db      	uxtb	r3, r3
 80095c0:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 80095c2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80095c4:	2101      	movs	r1, #1
 80095c6:	4618      	mov	r0, r3
 80095c8:	f002 f934 	bl	800b834 <ff_convert>
 80095cc:	4603      	mov	r3, r0
 80095ce:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 80095d0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	d101      	bne.n	80095da <create_name+0x8a>
 80095d6:	2306      	movs	r3, #6
 80095d8:	e16e      	b.n	80098b8 <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 80095da:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80095dc:	2b7f      	cmp	r3, #127	; 0x7f
 80095de:	d809      	bhi.n	80095f4 <create_name+0xa4>
 80095e0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80095e2:	4619      	mov	r1, r3
 80095e4:	488d      	ldr	r0, [pc, #564]	; (800981c <create_name+0x2cc>)
 80095e6:	f7fe fb7a 	bl	8007cde <chk_chr>
 80095ea:	4603      	mov	r3, r0
 80095ec:	2b00      	cmp	r3, #0
 80095ee:	d001      	beq.n	80095f4 <create_name+0xa4>
 80095f0:	2306      	movs	r3, #6
 80095f2:	e161      	b.n	80098b8 <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 80095f4:	697b      	ldr	r3, [r7, #20]
 80095f6:	1c5a      	adds	r2, r3, #1
 80095f8:	617a      	str	r2, [r7, #20]
 80095fa:	005b      	lsls	r3, r3, #1
 80095fc:	68fa      	ldr	r2, [r7, #12]
 80095fe:	4413      	add	r3, r2
 8009600:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8009602:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 8009604:	e7b4      	b.n	8009570 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 8009606:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 8009608:	693a      	ldr	r2, [r7, #16]
 800960a:	69bb      	ldr	r3, [r7, #24]
 800960c:	441a      	add	r2, r3
 800960e:	683b      	ldr	r3, [r7, #0]
 8009610:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8009612:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009614:	2b1f      	cmp	r3, #31
 8009616:	d801      	bhi.n	800961c <create_name+0xcc>
 8009618:	2304      	movs	r3, #4
 800961a:	e000      	b.n	800961e <create_name+0xce>
 800961c:	2300      	movs	r3, #0
 800961e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8009622:	e011      	b.n	8009648 <create_name+0xf8>
		w = lfn[di - 1];
 8009624:	697b      	ldr	r3, [r7, #20]
 8009626:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800962a:	3b01      	subs	r3, #1
 800962c:	005b      	lsls	r3, r3, #1
 800962e:	68fa      	ldr	r2, [r7, #12]
 8009630:	4413      	add	r3, r2
 8009632:	881b      	ldrh	r3, [r3, #0]
 8009634:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 8009636:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009638:	2b20      	cmp	r3, #32
 800963a:	d002      	beq.n	8009642 <create_name+0xf2>
 800963c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800963e:	2b2e      	cmp	r3, #46	; 0x2e
 8009640:	d106      	bne.n	8009650 <create_name+0x100>
		di--;
 8009642:	697b      	ldr	r3, [r7, #20]
 8009644:	3b01      	subs	r3, #1
 8009646:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8009648:	697b      	ldr	r3, [r7, #20]
 800964a:	2b00      	cmp	r3, #0
 800964c:	d1ea      	bne.n	8009624 <create_name+0xd4>
 800964e:	e000      	b.n	8009652 <create_name+0x102>
		if (w != ' ' && w != '.') break;
 8009650:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 8009652:	697b      	ldr	r3, [r7, #20]
 8009654:	005b      	lsls	r3, r3, #1
 8009656:	68fa      	ldr	r2, [r7, #12]
 8009658:	4413      	add	r3, r2
 800965a:	2200      	movs	r2, #0
 800965c:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 800965e:	697b      	ldr	r3, [r7, #20]
 8009660:	2b00      	cmp	r3, #0
 8009662:	d101      	bne.n	8009668 <create_name+0x118>
 8009664:	2306      	movs	r3, #6
 8009666:	e127      	b.n	80098b8 <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	3324      	adds	r3, #36	; 0x24
 800966c:	220b      	movs	r2, #11
 800966e:	2120      	movs	r1, #32
 8009670:	4618      	mov	r0, r3
 8009672:	f7fe faf2 	bl	8007c5a <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 8009676:	2300      	movs	r3, #0
 8009678:	61bb      	str	r3, [r7, #24]
 800967a:	e002      	b.n	8009682 <create_name+0x132>
 800967c:	69bb      	ldr	r3, [r7, #24]
 800967e:	3301      	adds	r3, #1
 8009680:	61bb      	str	r3, [r7, #24]
 8009682:	69bb      	ldr	r3, [r7, #24]
 8009684:	005b      	lsls	r3, r3, #1
 8009686:	68fa      	ldr	r2, [r7, #12]
 8009688:	4413      	add	r3, r2
 800968a:	881b      	ldrh	r3, [r3, #0]
 800968c:	2b20      	cmp	r3, #32
 800968e:	d0f5      	beq.n	800967c <create_name+0x12c>
 8009690:	69bb      	ldr	r3, [r7, #24]
 8009692:	005b      	lsls	r3, r3, #1
 8009694:	68fa      	ldr	r2, [r7, #12]
 8009696:	4413      	add	r3, r2
 8009698:	881b      	ldrh	r3, [r3, #0]
 800969a:	2b2e      	cmp	r3, #46	; 0x2e
 800969c:	d0ee      	beq.n	800967c <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 800969e:	69bb      	ldr	r3, [r7, #24]
 80096a0:	2b00      	cmp	r3, #0
 80096a2:	d009      	beq.n	80096b8 <create_name+0x168>
 80096a4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80096a8:	f043 0303 	orr.w	r3, r3, #3
 80096ac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 80096b0:	e002      	b.n	80096b8 <create_name+0x168>
 80096b2:	697b      	ldr	r3, [r7, #20]
 80096b4:	3b01      	subs	r3, #1
 80096b6:	617b      	str	r3, [r7, #20]
 80096b8:	697b      	ldr	r3, [r7, #20]
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	d009      	beq.n	80096d2 <create_name+0x182>
 80096be:	697b      	ldr	r3, [r7, #20]
 80096c0:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80096c4:	3b01      	subs	r3, #1
 80096c6:	005b      	lsls	r3, r3, #1
 80096c8:	68fa      	ldr	r2, [r7, #12]
 80096ca:	4413      	add	r3, r2
 80096cc:	881b      	ldrh	r3, [r3, #0]
 80096ce:	2b2e      	cmp	r3, #46	; 0x2e
 80096d0:	d1ef      	bne.n	80096b2 <create_name+0x162>

	i = b = 0; ni = 8;
 80096d2:	2300      	movs	r3, #0
 80096d4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80096d8:	2300      	movs	r3, #0
 80096da:	623b      	str	r3, [r7, #32]
 80096dc:	2308      	movs	r3, #8
 80096de:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 80096e0:	69bb      	ldr	r3, [r7, #24]
 80096e2:	1c5a      	adds	r2, r3, #1
 80096e4:	61ba      	str	r2, [r7, #24]
 80096e6:	005b      	lsls	r3, r3, #1
 80096e8:	68fa      	ldr	r2, [r7, #12]
 80096ea:	4413      	add	r3, r2
 80096ec:	881b      	ldrh	r3, [r3, #0]
 80096ee:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 80096f0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80096f2:	2b00      	cmp	r3, #0
 80096f4:	f000 8090 	beq.w	8009818 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 80096f8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80096fa:	2b20      	cmp	r3, #32
 80096fc:	d006      	beq.n	800970c <create_name+0x1bc>
 80096fe:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009700:	2b2e      	cmp	r3, #46	; 0x2e
 8009702:	d10a      	bne.n	800971a <create_name+0x1ca>
 8009704:	69ba      	ldr	r2, [r7, #24]
 8009706:	697b      	ldr	r3, [r7, #20]
 8009708:	429a      	cmp	r2, r3
 800970a:	d006      	beq.n	800971a <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 800970c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009710:	f043 0303 	orr.w	r3, r3, #3
 8009714:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8009718:	e07d      	b.n	8009816 <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 800971a:	6a3a      	ldr	r2, [r7, #32]
 800971c:	69fb      	ldr	r3, [r7, #28]
 800971e:	429a      	cmp	r2, r3
 8009720:	d203      	bcs.n	800972a <create_name+0x1da>
 8009722:	69ba      	ldr	r2, [r7, #24]
 8009724:	697b      	ldr	r3, [r7, #20]
 8009726:	429a      	cmp	r2, r3
 8009728:	d123      	bne.n	8009772 <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 800972a:	69fb      	ldr	r3, [r7, #28]
 800972c:	2b0b      	cmp	r3, #11
 800972e:	d106      	bne.n	800973e <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 8009730:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009734:	f043 0303 	orr.w	r3, r3, #3
 8009738:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800973c:	e075      	b.n	800982a <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 800973e:	69ba      	ldr	r2, [r7, #24]
 8009740:	697b      	ldr	r3, [r7, #20]
 8009742:	429a      	cmp	r2, r3
 8009744:	d005      	beq.n	8009752 <create_name+0x202>
 8009746:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800974a:	f043 0303 	orr.w	r3, r3, #3
 800974e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (si > di) break;			/* No extension */
 8009752:	69ba      	ldr	r2, [r7, #24]
 8009754:	697b      	ldr	r3, [r7, #20]
 8009756:	429a      	cmp	r2, r3
 8009758:	d866      	bhi.n	8009828 <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 800975a:	697b      	ldr	r3, [r7, #20]
 800975c:	61bb      	str	r3, [r7, #24]
 800975e:	2308      	movs	r3, #8
 8009760:	623b      	str	r3, [r7, #32]
 8009762:	230b      	movs	r3, #11
 8009764:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 8009766:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800976a:	009b      	lsls	r3, r3, #2
 800976c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8009770:	e051      	b.n	8009816 <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 8009772:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009774:	2b7f      	cmp	r3, #127	; 0x7f
 8009776:	d914      	bls.n	80097a2 <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 8009778:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800977a:	2100      	movs	r1, #0
 800977c:	4618      	mov	r0, r3
 800977e:	f002 f859 	bl	800b834 <ff_convert>
 8009782:	4603      	mov	r3, r0
 8009784:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 8009786:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009788:	2b00      	cmp	r3, #0
 800978a:	d004      	beq.n	8009796 <create_name+0x246>
 800978c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800978e:	3b80      	subs	r3, #128	; 0x80
 8009790:	4a23      	ldr	r2, [pc, #140]	; (8009820 <create_name+0x2d0>)
 8009792:	5cd3      	ldrb	r3, [r2, r3]
 8009794:	84bb      	strh	r3, [r7, #36]	; 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 8009796:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800979a:	f043 0302 	orr.w	r3, r3, #2
 800979e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 80097a2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80097a4:	2b00      	cmp	r3, #0
 80097a6:	d007      	beq.n	80097b8 <create_name+0x268>
 80097a8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80097aa:	4619      	mov	r1, r3
 80097ac:	481d      	ldr	r0, [pc, #116]	; (8009824 <create_name+0x2d4>)
 80097ae:	f7fe fa96 	bl	8007cde <chk_chr>
 80097b2:	4603      	mov	r3, r0
 80097b4:	2b00      	cmp	r3, #0
 80097b6:	d008      	beq.n	80097ca <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 80097b8:	235f      	movs	r3, #95	; 0x5f
 80097ba:	84bb      	strh	r3, [r7, #36]	; 0x24
 80097bc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80097c0:	f043 0303 	orr.w	r3, r3, #3
 80097c4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80097c8:	e01b      	b.n	8009802 <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 80097ca:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80097cc:	2b40      	cmp	r3, #64	; 0x40
 80097ce:	d909      	bls.n	80097e4 <create_name+0x294>
 80097d0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80097d2:	2b5a      	cmp	r3, #90	; 0x5a
 80097d4:	d806      	bhi.n	80097e4 <create_name+0x294>
					b |= 2;
 80097d6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80097da:	f043 0302 	orr.w	r3, r3, #2
 80097de:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80097e2:	e00e      	b.n	8009802 <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 80097e4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80097e6:	2b60      	cmp	r3, #96	; 0x60
 80097e8:	d90b      	bls.n	8009802 <create_name+0x2b2>
 80097ea:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80097ec:	2b7a      	cmp	r3, #122	; 0x7a
 80097ee:	d808      	bhi.n	8009802 <create_name+0x2b2>
						b |= 1; w -= 0x20;
 80097f0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80097f4:	f043 0301 	orr.w	r3, r3, #1
 80097f8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80097fc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80097fe:	3b20      	subs	r3, #32
 8009800:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 8009802:	6a3b      	ldr	r3, [r7, #32]
 8009804:	1c5a      	adds	r2, r3, #1
 8009806:	623a      	str	r2, [r7, #32]
 8009808:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800980a:	b2d1      	uxtb	r1, r2
 800980c:	687a      	ldr	r2, [r7, #4]
 800980e:	4413      	add	r3, r2
 8009810:	460a      	mov	r2, r1
 8009812:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		w = lfn[si++];					/* Get an LFN character */
 8009816:	e763      	b.n	80096e0 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 8009818:	bf00      	nop
 800981a:	e006      	b.n	800982a <create_name+0x2da>
 800981c:	080174e0 	.word	0x080174e0
 8009820:	08024e64 	.word	0x08024e64
 8009824:	080174ec 	.word	0x080174ec
			if (si > di) break;			/* No extension */
 8009828:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8009830:	2be5      	cmp	r3, #229	; 0xe5
 8009832:	d103      	bne.n	800983c <create_name+0x2ec>
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	2205      	movs	r2, #5
 8009838:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	if (ni == 8) b <<= 2;
 800983c:	69fb      	ldr	r3, [r7, #28]
 800983e:	2b08      	cmp	r3, #8
 8009840:	d104      	bne.n	800984c <create_name+0x2fc>
 8009842:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8009846:	009b      	lsls	r3, r3, #2
 8009848:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 800984c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8009850:	f003 030c 	and.w	r3, r3, #12
 8009854:	2b0c      	cmp	r3, #12
 8009856:	d005      	beq.n	8009864 <create_name+0x314>
 8009858:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800985c:	f003 0303 	and.w	r3, r3, #3
 8009860:	2b03      	cmp	r3, #3
 8009862:	d105      	bne.n	8009870 <create_name+0x320>
 8009864:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009868:	f043 0302 	orr.w	r3, r3, #2
 800986c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 8009870:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009874:	f003 0302 	and.w	r3, r3, #2
 8009878:	2b00      	cmp	r3, #0
 800987a:	d117      	bne.n	80098ac <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 800987c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8009880:	f003 0303 	and.w	r3, r3, #3
 8009884:	2b01      	cmp	r3, #1
 8009886:	d105      	bne.n	8009894 <create_name+0x344>
 8009888:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800988c:	f043 0310 	orr.w	r3, r3, #16
 8009890:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 8009894:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8009898:	f003 030c 	and.w	r3, r3, #12
 800989c:	2b04      	cmp	r3, #4
 800989e:	d105      	bne.n	80098ac <create_name+0x35c>
 80098a0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80098a4:	f043 0308 	orr.w	r3, r3, #8
 80098a8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80098b2:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

	return FR_OK;
 80098b6:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 80098b8:	4618      	mov	r0, r3
 80098ba:	3728      	adds	r7, #40	; 0x28
 80098bc:	46bd      	mov	sp, r7
 80098be:	bd80      	pop	{r7, pc}

080098c0 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 80098c0:	b580      	push	{r7, lr}
 80098c2:	b086      	sub	sp, #24
 80098c4:	af00      	add	r7, sp, #0
 80098c6:	6078      	str	r0, [r7, #4]
 80098c8:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 80098ce:	693b      	ldr	r3, [r7, #16]
 80098d0:	681b      	ldr	r3, [r3, #0]
 80098d2:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 80098d4:	e002      	b.n	80098dc <follow_path+0x1c>
 80098d6:	683b      	ldr	r3, [r7, #0]
 80098d8:	3301      	adds	r3, #1
 80098da:	603b      	str	r3, [r7, #0]
 80098dc:	683b      	ldr	r3, [r7, #0]
 80098de:	781b      	ldrb	r3, [r3, #0]
 80098e0:	2b2f      	cmp	r3, #47	; 0x2f
 80098e2:	d0f8      	beq.n	80098d6 <follow_path+0x16>
 80098e4:	683b      	ldr	r3, [r7, #0]
 80098e6:	781b      	ldrb	r3, [r3, #0]
 80098e8:	2b5c      	cmp	r3, #92	; 0x5c
 80098ea:	d0f4      	beq.n	80098d6 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 80098ec:	693b      	ldr	r3, [r7, #16]
 80098ee:	2200      	movs	r2, #0
 80098f0:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 80098f2:	683b      	ldr	r3, [r7, #0]
 80098f4:	781b      	ldrb	r3, [r3, #0]
 80098f6:	2b1f      	cmp	r3, #31
 80098f8:	d80a      	bhi.n	8009910 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	2280      	movs	r2, #128	; 0x80
 80098fe:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 8009902:	2100      	movs	r1, #0
 8009904:	6878      	ldr	r0, [r7, #4]
 8009906:	f7fe ff35 	bl	8008774 <dir_sdi>
 800990a:	4603      	mov	r3, r0
 800990c:	75fb      	strb	r3, [r7, #23]
 800990e:	e043      	b.n	8009998 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8009910:	463b      	mov	r3, r7
 8009912:	4619      	mov	r1, r3
 8009914:	6878      	ldr	r0, [r7, #4]
 8009916:	f7ff fe1b 	bl	8009550 <create_name>
 800991a:	4603      	mov	r3, r0
 800991c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800991e:	7dfb      	ldrb	r3, [r7, #23]
 8009920:	2b00      	cmp	r3, #0
 8009922:	d134      	bne.n	800998e <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 8009924:	6878      	ldr	r0, [r7, #4]
 8009926:	f7ff fb7d 	bl	8009024 <dir_find>
 800992a:	4603      	mov	r3, r0
 800992c:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8009934:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8009936:	7dfb      	ldrb	r3, [r7, #23]
 8009938:	2b00      	cmp	r3, #0
 800993a:	d00a      	beq.n	8009952 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800993c:	7dfb      	ldrb	r3, [r7, #23]
 800993e:	2b04      	cmp	r3, #4
 8009940:	d127      	bne.n	8009992 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8009942:	7afb      	ldrb	r3, [r7, #11]
 8009944:	f003 0304 	and.w	r3, r3, #4
 8009948:	2b00      	cmp	r3, #0
 800994a:	d122      	bne.n	8009992 <follow_path+0xd2>
 800994c:	2305      	movs	r3, #5
 800994e:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8009950:	e01f      	b.n	8009992 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8009952:	7afb      	ldrb	r3, [r7, #11]
 8009954:	f003 0304 	and.w	r3, r3, #4
 8009958:	2b00      	cmp	r3, #0
 800995a:	d11c      	bne.n	8009996 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800995c:	693b      	ldr	r3, [r7, #16]
 800995e:	799b      	ldrb	r3, [r3, #6]
 8009960:	f003 0310 	and.w	r3, r3, #16
 8009964:	2b00      	cmp	r3, #0
 8009966:	d102      	bne.n	800996e <follow_path+0xae>
				res = FR_NO_PATH; break;
 8009968:	2305      	movs	r3, #5
 800996a:	75fb      	strb	r3, [r7, #23]
 800996c:	e014      	b.n	8009998 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800996e:	68fb      	ldr	r3, [r7, #12]
 8009970:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	695b      	ldr	r3, [r3, #20]
 8009978:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800997c:	4413      	add	r3, r2
 800997e:	4619      	mov	r1, r3
 8009980:	68f8      	ldr	r0, [r7, #12]
 8009982:	f7ff f87e 	bl	8008a82 <ld_clust>
 8009986:	4602      	mov	r2, r0
 8009988:	693b      	ldr	r3, [r7, #16]
 800998a:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800998c:	e7c0      	b.n	8009910 <follow_path+0x50>
			if (res != FR_OK) break;
 800998e:	bf00      	nop
 8009990:	e002      	b.n	8009998 <follow_path+0xd8>
				break;
 8009992:	bf00      	nop
 8009994:	e000      	b.n	8009998 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8009996:	bf00      	nop
			}
		}
	}

	return res;
 8009998:	7dfb      	ldrb	r3, [r7, #23]
}
 800999a:	4618      	mov	r0, r3
 800999c:	3718      	adds	r7, #24
 800999e:	46bd      	mov	sp, r7
 80099a0:	bd80      	pop	{r7, pc}

080099a2 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 80099a2:	b480      	push	{r7}
 80099a4:	b087      	sub	sp, #28
 80099a6:	af00      	add	r7, sp, #0
 80099a8:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 80099aa:	f04f 33ff 	mov.w	r3, #4294967295
 80099ae:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	681b      	ldr	r3, [r3, #0]
 80099b4:	2b00      	cmp	r3, #0
 80099b6:	d031      	beq.n	8009a1c <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	617b      	str	r3, [r7, #20]
 80099be:	e002      	b.n	80099c6 <get_ldnumber+0x24>
 80099c0:	697b      	ldr	r3, [r7, #20]
 80099c2:	3301      	adds	r3, #1
 80099c4:	617b      	str	r3, [r7, #20]
 80099c6:	697b      	ldr	r3, [r7, #20]
 80099c8:	781b      	ldrb	r3, [r3, #0]
 80099ca:	2b1f      	cmp	r3, #31
 80099cc:	d903      	bls.n	80099d6 <get_ldnumber+0x34>
 80099ce:	697b      	ldr	r3, [r7, #20]
 80099d0:	781b      	ldrb	r3, [r3, #0]
 80099d2:	2b3a      	cmp	r3, #58	; 0x3a
 80099d4:	d1f4      	bne.n	80099c0 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 80099d6:	697b      	ldr	r3, [r7, #20]
 80099d8:	781b      	ldrb	r3, [r3, #0]
 80099da:	2b3a      	cmp	r3, #58	; 0x3a
 80099dc:	d11c      	bne.n	8009a18 <get_ldnumber+0x76>
			tp = *path;
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 80099e4:	68fb      	ldr	r3, [r7, #12]
 80099e6:	1c5a      	adds	r2, r3, #1
 80099e8:	60fa      	str	r2, [r7, #12]
 80099ea:	781b      	ldrb	r3, [r3, #0]
 80099ec:	3b30      	subs	r3, #48	; 0x30
 80099ee:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 80099f0:	68bb      	ldr	r3, [r7, #8]
 80099f2:	2b09      	cmp	r3, #9
 80099f4:	d80e      	bhi.n	8009a14 <get_ldnumber+0x72>
 80099f6:	68fa      	ldr	r2, [r7, #12]
 80099f8:	697b      	ldr	r3, [r7, #20]
 80099fa:	429a      	cmp	r2, r3
 80099fc:	d10a      	bne.n	8009a14 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 80099fe:	68bb      	ldr	r3, [r7, #8]
 8009a00:	2b01      	cmp	r3, #1
 8009a02:	d807      	bhi.n	8009a14 <get_ldnumber+0x72>
					vol = (int)i;
 8009a04:	68bb      	ldr	r3, [r7, #8]
 8009a06:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8009a08:	697b      	ldr	r3, [r7, #20]
 8009a0a:	3301      	adds	r3, #1
 8009a0c:	617b      	str	r3, [r7, #20]
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	697a      	ldr	r2, [r7, #20]
 8009a12:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8009a14:	693b      	ldr	r3, [r7, #16]
 8009a16:	e002      	b.n	8009a1e <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8009a18:	2300      	movs	r3, #0
 8009a1a:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8009a1c:	693b      	ldr	r3, [r7, #16]
}
 8009a1e:	4618      	mov	r0, r3
 8009a20:	371c      	adds	r7, #28
 8009a22:	46bd      	mov	sp, r7
 8009a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a28:	4770      	bx	lr
	...

08009a2c <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8009a2c:	b580      	push	{r7, lr}
 8009a2e:	b082      	sub	sp, #8
 8009a30:	af00      	add	r7, sp, #0
 8009a32:	6078      	str	r0, [r7, #4]
 8009a34:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	2200      	movs	r2, #0
 8009a3a:	70da      	strb	r2, [r3, #3]
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	f04f 32ff 	mov.w	r2, #4294967295
 8009a42:	631a      	str	r2, [r3, #48]	; 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8009a44:	6839      	ldr	r1, [r7, #0]
 8009a46:	6878      	ldr	r0, [r7, #4]
 8009a48:	f7fe fb14 	bl	8008074 <move_window>
 8009a4c:	4603      	mov	r3, r0
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	d001      	beq.n	8009a56 <check_fs+0x2a>
 8009a52:	2304      	movs	r3, #4
 8009a54:	e038      	b.n	8009ac8 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	3334      	adds	r3, #52	; 0x34
 8009a5a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8009a5e:	4618      	mov	r0, r3
 8009a60:	f7fe f858 	bl	8007b14 <ld_word>
 8009a64:	4603      	mov	r3, r0
 8009a66:	461a      	mov	r2, r3
 8009a68:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8009a6c:	429a      	cmp	r2, r3
 8009a6e:	d001      	beq.n	8009a74 <check_fs+0x48>
 8009a70:	2303      	movs	r3, #3
 8009a72:	e029      	b.n	8009ac8 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8009a7a:	2be9      	cmp	r3, #233	; 0xe9
 8009a7c:	d009      	beq.n	8009a92 <check_fs+0x66>
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8009a84:	2beb      	cmp	r3, #235	; 0xeb
 8009a86:	d11e      	bne.n	8009ac6 <check_fs+0x9a>
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8009a8e:	2b90      	cmp	r3, #144	; 0x90
 8009a90:	d119      	bne.n	8009ac6 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	3334      	adds	r3, #52	; 0x34
 8009a96:	3336      	adds	r3, #54	; 0x36
 8009a98:	4618      	mov	r0, r3
 8009a9a:	f7fe f853 	bl	8007b44 <ld_dword>
 8009a9e:	4603      	mov	r3, r0
 8009aa0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8009aa4:	4a0a      	ldr	r2, [pc, #40]	; (8009ad0 <check_fs+0xa4>)
 8009aa6:	4293      	cmp	r3, r2
 8009aa8:	d101      	bne.n	8009aae <check_fs+0x82>
 8009aaa:	2300      	movs	r3, #0
 8009aac:	e00c      	b.n	8009ac8 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	3334      	adds	r3, #52	; 0x34
 8009ab2:	3352      	adds	r3, #82	; 0x52
 8009ab4:	4618      	mov	r0, r3
 8009ab6:	f7fe f845 	bl	8007b44 <ld_dword>
 8009aba:	4603      	mov	r3, r0
 8009abc:	4a05      	ldr	r2, [pc, #20]	; (8009ad4 <check_fs+0xa8>)
 8009abe:	4293      	cmp	r3, r2
 8009ac0:	d101      	bne.n	8009ac6 <check_fs+0x9a>
 8009ac2:	2300      	movs	r3, #0
 8009ac4:	e000      	b.n	8009ac8 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8009ac6:	2302      	movs	r3, #2
}
 8009ac8:	4618      	mov	r0, r3
 8009aca:	3708      	adds	r7, #8
 8009acc:	46bd      	mov	sp, r7
 8009ace:	bd80      	pop	{r7, pc}
 8009ad0:	00544146 	.word	0x00544146
 8009ad4:	33544146 	.word	0x33544146

08009ad8 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8009ad8:	b580      	push	{r7, lr}
 8009ada:	b096      	sub	sp, #88	; 0x58
 8009adc:	af00      	add	r7, sp, #0
 8009ade:	60f8      	str	r0, [r7, #12]
 8009ae0:	60b9      	str	r1, [r7, #8]
 8009ae2:	4613      	mov	r3, r2
 8009ae4:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8009ae6:	68bb      	ldr	r3, [r7, #8]
 8009ae8:	2200      	movs	r2, #0
 8009aea:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8009aec:	68f8      	ldr	r0, [r7, #12]
 8009aee:	f7ff ff58 	bl	80099a2 <get_ldnumber>
 8009af2:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8009af4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009af6:	2b00      	cmp	r3, #0
 8009af8:	da01      	bge.n	8009afe <find_volume+0x26>
 8009afa:	230b      	movs	r3, #11
 8009afc:	e22d      	b.n	8009f5a <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8009afe:	4aa1      	ldr	r2, [pc, #644]	; (8009d84 <find_volume+0x2ac>)
 8009b00:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009b02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009b06:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8009b08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	d101      	bne.n	8009b12 <find_volume+0x3a>
 8009b0e:	230c      	movs	r3, #12
 8009b10:	e223      	b.n	8009f5a <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8009b12:	68bb      	ldr	r3, [r7, #8]
 8009b14:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009b16:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8009b18:	79fb      	ldrb	r3, [r7, #7]
 8009b1a:	f023 0301 	bic.w	r3, r3, #1
 8009b1e:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8009b20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b22:	781b      	ldrb	r3, [r3, #0]
 8009b24:	2b00      	cmp	r3, #0
 8009b26:	d01a      	beq.n	8009b5e <find_volume+0x86>
		stat = disk_status(fs->drv);
 8009b28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b2a:	785b      	ldrb	r3, [r3, #1]
 8009b2c:	4618      	mov	r0, r3
 8009b2e:	f7fd ff4b 	bl	80079c8 <disk_status>
 8009b32:	4603      	mov	r3, r0
 8009b34:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8009b38:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009b3c:	f003 0301 	and.w	r3, r3, #1
 8009b40:	2b00      	cmp	r3, #0
 8009b42:	d10c      	bne.n	8009b5e <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8009b44:	79fb      	ldrb	r3, [r7, #7]
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	d007      	beq.n	8009b5a <find_volume+0x82>
 8009b4a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009b4e:	f003 0304 	and.w	r3, r3, #4
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	d001      	beq.n	8009b5a <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8009b56:	230a      	movs	r3, #10
 8009b58:	e1ff      	b.n	8009f5a <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 8009b5a:	2300      	movs	r3, #0
 8009b5c:	e1fd      	b.n	8009f5a <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8009b5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b60:	2200      	movs	r2, #0
 8009b62:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8009b64:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009b66:	b2da      	uxtb	r2, r3
 8009b68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b6a:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8009b6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b6e:	785b      	ldrb	r3, [r3, #1]
 8009b70:	4618      	mov	r0, r3
 8009b72:	f7fd ff43 	bl	80079fc <disk_initialize>
 8009b76:	4603      	mov	r3, r0
 8009b78:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8009b7c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009b80:	f003 0301 	and.w	r3, r3, #1
 8009b84:	2b00      	cmp	r3, #0
 8009b86:	d001      	beq.n	8009b8c <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8009b88:	2303      	movs	r3, #3
 8009b8a:	e1e6      	b.n	8009f5a <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8009b8c:	79fb      	ldrb	r3, [r7, #7]
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	d007      	beq.n	8009ba2 <find_volume+0xca>
 8009b92:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009b96:	f003 0304 	and.w	r3, r3, #4
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	d001      	beq.n	8009ba2 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8009b9e:	230a      	movs	r3, #10
 8009ba0:	e1db      	b.n	8009f5a <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8009ba2:	2300      	movs	r3, #0
 8009ba4:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8009ba6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8009ba8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8009baa:	f7ff ff3f 	bl	8009a2c <check_fs>
 8009bae:	4603      	mov	r3, r0
 8009bb0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8009bb4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009bb8:	2b02      	cmp	r3, #2
 8009bba:	d149      	bne.n	8009c50 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8009bbc:	2300      	movs	r3, #0
 8009bbe:	643b      	str	r3, [r7, #64]	; 0x40
 8009bc0:	e01e      	b.n	8009c00 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8009bc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009bc4:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8009bc8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009bca:	011b      	lsls	r3, r3, #4
 8009bcc:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8009bd0:	4413      	add	r3, r2
 8009bd2:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8009bd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009bd6:	3304      	adds	r3, #4
 8009bd8:	781b      	ldrb	r3, [r3, #0]
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	d006      	beq.n	8009bec <find_volume+0x114>
 8009bde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009be0:	3308      	adds	r3, #8
 8009be2:	4618      	mov	r0, r3
 8009be4:	f7fd ffae 	bl	8007b44 <ld_dword>
 8009be8:	4602      	mov	r2, r0
 8009bea:	e000      	b.n	8009bee <find_volume+0x116>
 8009bec:	2200      	movs	r2, #0
 8009bee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009bf0:	009b      	lsls	r3, r3, #2
 8009bf2:	3358      	adds	r3, #88	; 0x58
 8009bf4:	443b      	add	r3, r7
 8009bf6:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8009bfa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009bfc:	3301      	adds	r3, #1
 8009bfe:	643b      	str	r3, [r7, #64]	; 0x40
 8009c00:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009c02:	2b03      	cmp	r3, #3
 8009c04:	d9dd      	bls.n	8009bc2 <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8009c06:	2300      	movs	r3, #0
 8009c08:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8009c0a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009c0c:	2b00      	cmp	r3, #0
 8009c0e:	d002      	beq.n	8009c16 <find_volume+0x13e>
 8009c10:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009c12:	3b01      	subs	r3, #1
 8009c14:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8009c16:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009c18:	009b      	lsls	r3, r3, #2
 8009c1a:	3358      	adds	r3, #88	; 0x58
 8009c1c:	443b      	add	r3, r7
 8009c1e:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8009c22:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8009c24:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009c26:	2b00      	cmp	r3, #0
 8009c28:	d005      	beq.n	8009c36 <find_volume+0x15e>
 8009c2a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8009c2c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8009c2e:	f7ff fefd 	bl	8009a2c <check_fs>
 8009c32:	4603      	mov	r3, r0
 8009c34:	e000      	b.n	8009c38 <find_volume+0x160>
 8009c36:	2303      	movs	r3, #3
 8009c38:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8009c3c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009c40:	2b01      	cmp	r3, #1
 8009c42:	d905      	bls.n	8009c50 <find_volume+0x178>
 8009c44:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009c46:	3301      	adds	r3, #1
 8009c48:	643b      	str	r3, [r7, #64]	; 0x40
 8009c4a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009c4c:	2b03      	cmp	r3, #3
 8009c4e:	d9e2      	bls.n	8009c16 <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8009c50:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009c54:	2b04      	cmp	r3, #4
 8009c56:	d101      	bne.n	8009c5c <find_volume+0x184>
 8009c58:	2301      	movs	r3, #1
 8009c5a:	e17e      	b.n	8009f5a <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8009c5c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009c60:	2b01      	cmp	r3, #1
 8009c62:	d901      	bls.n	8009c68 <find_volume+0x190>
 8009c64:	230d      	movs	r3, #13
 8009c66:	e178      	b.n	8009f5a <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8009c68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c6a:	3334      	adds	r3, #52	; 0x34
 8009c6c:	330b      	adds	r3, #11
 8009c6e:	4618      	mov	r0, r3
 8009c70:	f7fd ff50 	bl	8007b14 <ld_word>
 8009c74:	4603      	mov	r3, r0
 8009c76:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009c7a:	d001      	beq.n	8009c80 <find_volume+0x1a8>
 8009c7c:	230d      	movs	r3, #13
 8009c7e:	e16c      	b.n	8009f5a <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8009c80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c82:	3334      	adds	r3, #52	; 0x34
 8009c84:	3316      	adds	r3, #22
 8009c86:	4618      	mov	r0, r3
 8009c88:	f7fd ff44 	bl	8007b14 <ld_word>
 8009c8c:	4603      	mov	r3, r0
 8009c8e:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8009c90:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009c92:	2b00      	cmp	r3, #0
 8009c94:	d106      	bne.n	8009ca4 <find_volume+0x1cc>
 8009c96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c98:	3334      	adds	r3, #52	; 0x34
 8009c9a:	3324      	adds	r3, #36	; 0x24
 8009c9c:	4618      	mov	r0, r3
 8009c9e:	f7fd ff51 	bl	8007b44 <ld_dword>
 8009ca2:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8009ca4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ca6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009ca8:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8009caa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009cac:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 8009cb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009cb2:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8009cb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009cb6:	789b      	ldrb	r3, [r3, #2]
 8009cb8:	2b01      	cmp	r3, #1
 8009cba:	d005      	beq.n	8009cc8 <find_volume+0x1f0>
 8009cbc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009cbe:	789b      	ldrb	r3, [r3, #2]
 8009cc0:	2b02      	cmp	r3, #2
 8009cc2:	d001      	beq.n	8009cc8 <find_volume+0x1f0>
 8009cc4:	230d      	movs	r3, #13
 8009cc6:	e148      	b.n	8009f5a <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8009cc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009cca:	789b      	ldrb	r3, [r3, #2]
 8009ccc:	461a      	mov	r2, r3
 8009cce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009cd0:	fb02 f303 	mul.w	r3, r2, r3
 8009cd4:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8009cd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009cd8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009cdc:	b29a      	uxth	r2, r3
 8009cde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ce0:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8009ce2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ce4:	895b      	ldrh	r3, [r3, #10]
 8009ce6:	2b00      	cmp	r3, #0
 8009ce8:	d008      	beq.n	8009cfc <find_volume+0x224>
 8009cea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009cec:	895b      	ldrh	r3, [r3, #10]
 8009cee:	461a      	mov	r2, r3
 8009cf0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009cf2:	895b      	ldrh	r3, [r3, #10]
 8009cf4:	3b01      	subs	r3, #1
 8009cf6:	4013      	ands	r3, r2
 8009cf8:	2b00      	cmp	r3, #0
 8009cfa:	d001      	beq.n	8009d00 <find_volume+0x228>
 8009cfc:	230d      	movs	r3, #13
 8009cfe:	e12c      	b.n	8009f5a <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8009d00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d02:	3334      	adds	r3, #52	; 0x34
 8009d04:	3311      	adds	r3, #17
 8009d06:	4618      	mov	r0, r3
 8009d08:	f7fd ff04 	bl	8007b14 <ld_word>
 8009d0c:	4603      	mov	r3, r0
 8009d0e:	461a      	mov	r2, r3
 8009d10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d12:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8009d14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d16:	891b      	ldrh	r3, [r3, #8]
 8009d18:	f003 030f 	and.w	r3, r3, #15
 8009d1c:	b29b      	uxth	r3, r3
 8009d1e:	2b00      	cmp	r3, #0
 8009d20:	d001      	beq.n	8009d26 <find_volume+0x24e>
 8009d22:	230d      	movs	r3, #13
 8009d24:	e119      	b.n	8009f5a <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8009d26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d28:	3334      	adds	r3, #52	; 0x34
 8009d2a:	3313      	adds	r3, #19
 8009d2c:	4618      	mov	r0, r3
 8009d2e:	f7fd fef1 	bl	8007b14 <ld_word>
 8009d32:	4603      	mov	r3, r0
 8009d34:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8009d36:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009d38:	2b00      	cmp	r3, #0
 8009d3a:	d106      	bne.n	8009d4a <find_volume+0x272>
 8009d3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d3e:	3334      	adds	r3, #52	; 0x34
 8009d40:	3320      	adds	r3, #32
 8009d42:	4618      	mov	r0, r3
 8009d44:	f7fd fefe 	bl	8007b44 <ld_dword>
 8009d48:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8009d4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d4c:	3334      	adds	r3, #52	; 0x34
 8009d4e:	330e      	adds	r3, #14
 8009d50:	4618      	mov	r0, r3
 8009d52:	f7fd fedf 	bl	8007b14 <ld_word>
 8009d56:	4603      	mov	r3, r0
 8009d58:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8009d5a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8009d5c:	2b00      	cmp	r3, #0
 8009d5e:	d101      	bne.n	8009d64 <find_volume+0x28c>
 8009d60:	230d      	movs	r3, #13
 8009d62:	e0fa      	b.n	8009f5a <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8009d64:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8009d66:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009d68:	4413      	add	r3, r2
 8009d6a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009d6c:	8912      	ldrh	r2, [r2, #8]
 8009d6e:	0912      	lsrs	r2, r2, #4
 8009d70:	b292      	uxth	r2, r2
 8009d72:	4413      	add	r3, r2
 8009d74:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8009d76:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009d78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d7a:	429a      	cmp	r2, r3
 8009d7c:	d204      	bcs.n	8009d88 <find_volume+0x2b0>
 8009d7e:	230d      	movs	r3, #13
 8009d80:	e0eb      	b.n	8009f5a <find_volume+0x482>
 8009d82:	bf00      	nop
 8009d84:	2000af84 	.word	0x2000af84
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8009d88:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009d8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d8c:	1ad3      	subs	r3, r2, r3
 8009d8e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009d90:	8952      	ldrh	r2, [r2, #10]
 8009d92:	fbb3 f3f2 	udiv	r3, r3, r2
 8009d96:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8009d98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d9a:	2b00      	cmp	r3, #0
 8009d9c:	d101      	bne.n	8009da2 <find_volume+0x2ca>
 8009d9e:	230d      	movs	r3, #13
 8009da0:	e0db      	b.n	8009f5a <find_volume+0x482>
		fmt = FS_FAT32;
 8009da2:	2303      	movs	r3, #3
 8009da4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8009da8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009daa:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8009dae:	4293      	cmp	r3, r2
 8009db0:	d802      	bhi.n	8009db8 <find_volume+0x2e0>
 8009db2:	2302      	movs	r3, #2
 8009db4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8009db8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009dba:	f640 72f5 	movw	r2, #4085	; 0xff5
 8009dbe:	4293      	cmp	r3, r2
 8009dc0:	d802      	bhi.n	8009dc8 <find_volume+0x2f0>
 8009dc2:	2301      	movs	r3, #1
 8009dc4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8009dc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009dca:	1c9a      	adds	r2, r3, #2
 8009dcc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009dce:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 8009dd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009dd2:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8009dd4:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8009dd6:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8009dd8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009dda:	441a      	add	r2, r3
 8009ddc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009dde:	625a      	str	r2, [r3, #36]	; 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 8009de0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8009de2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009de4:	441a      	add	r2, r3
 8009de6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009de8:	62da      	str	r2, [r3, #44]	; 0x2c
		if (fmt == FS_FAT32) {
 8009dea:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009dee:	2b03      	cmp	r3, #3
 8009df0:	d11e      	bne.n	8009e30 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8009df2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009df4:	3334      	adds	r3, #52	; 0x34
 8009df6:	332a      	adds	r3, #42	; 0x2a
 8009df8:	4618      	mov	r0, r3
 8009dfa:	f7fd fe8b 	bl	8007b14 <ld_word>
 8009dfe:	4603      	mov	r3, r0
 8009e00:	2b00      	cmp	r3, #0
 8009e02:	d001      	beq.n	8009e08 <find_volume+0x330>
 8009e04:	230d      	movs	r3, #13
 8009e06:	e0a8      	b.n	8009f5a <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8009e08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e0a:	891b      	ldrh	r3, [r3, #8]
 8009e0c:	2b00      	cmp	r3, #0
 8009e0e:	d001      	beq.n	8009e14 <find_volume+0x33c>
 8009e10:	230d      	movs	r3, #13
 8009e12:	e0a2      	b.n	8009f5a <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8009e14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e16:	3334      	adds	r3, #52	; 0x34
 8009e18:	332c      	adds	r3, #44	; 0x2c
 8009e1a:	4618      	mov	r0, r3
 8009e1c:	f7fd fe92 	bl	8007b44 <ld_dword>
 8009e20:	4602      	mov	r2, r0
 8009e22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e24:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8009e26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e28:	699b      	ldr	r3, [r3, #24]
 8009e2a:	009b      	lsls	r3, r3, #2
 8009e2c:	647b      	str	r3, [r7, #68]	; 0x44
 8009e2e:	e01f      	b.n	8009e70 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8009e30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e32:	891b      	ldrh	r3, [r3, #8]
 8009e34:	2b00      	cmp	r3, #0
 8009e36:	d101      	bne.n	8009e3c <find_volume+0x364>
 8009e38:	230d      	movs	r3, #13
 8009e3a:	e08e      	b.n	8009f5a <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8009e3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e3e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009e40:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009e42:	441a      	add	r2, r3
 8009e44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e46:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8009e48:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009e4c:	2b02      	cmp	r3, #2
 8009e4e:	d103      	bne.n	8009e58 <find_volume+0x380>
 8009e50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e52:	699b      	ldr	r3, [r3, #24]
 8009e54:	005b      	lsls	r3, r3, #1
 8009e56:	e00a      	b.n	8009e6e <find_volume+0x396>
 8009e58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e5a:	699a      	ldr	r2, [r3, #24]
 8009e5c:	4613      	mov	r3, r2
 8009e5e:	005b      	lsls	r3, r3, #1
 8009e60:	4413      	add	r3, r2
 8009e62:	085a      	lsrs	r2, r3, #1
 8009e64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e66:	699b      	ldr	r3, [r3, #24]
 8009e68:	f003 0301 	and.w	r3, r3, #1
 8009e6c:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8009e6e:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8009e70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e72:	69da      	ldr	r2, [r3, #28]
 8009e74:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009e76:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8009e7a:	0a5b      	lsrs	r3, r3, #9
 8009e7c:	429a      	cmp	r2, r3
 8009e7e:	d201      	bcs.n	8009e84 <find_volume+0x3ac>
 8009e80:	230d      	movs	r3, #13
 8009e82:	e06a      	b.n	8009f5a <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8009e84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e86:	f04f 32ff 	mov.w	r2, #4294967295
 8009e8a:	615a      	str	r2, [r3, #20]
 8009e8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e8e:	695a      	ldr	r2, [r3, #20]
 8009e90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e92:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 8009e94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e96:	2280      	movs	r2, #128	; 0x80
 8009e98:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8009e9a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009e9e:	2b03      	cmp	r3, #3
 8009ea0:	d149      	bne.n	8009f36 <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8009ea2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ea4:	3334      	adds	r3, #52	; 0x34
 8009ea6:	3330      	adds	r3, #48	; 0x30
 8009ea8:	4618      	mov	r0, r3
 8009eaa:	f7fd fe33 	bl	8007b14 <ld_word>
 8009eae:	4603      	mov	r3, r0
 8009eb0:	2b01      	cmp	r3, #1
 8009eb2:	d140      	bne.n	8009f36 <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 8009eb4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009eb6:	3301      	adds	r3, #1
 8009eb8:	4619      	mov	r1, r3
 8009eba:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8009ebc:	f7fe f8da 	bl	8008074 <move_window>
 8009ec0:	4603      	mov	r3, r0
 8009ec2:	2b00      	cmp	r3, #0
 8009ec4:	d137      	bne.n	8009f36 <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 8009ec6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ec8:	2200      	movs	r2, #0
 8009eca:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8009ecc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ece:	3334      	adds	r3, #52	; 0x34
 8009ed0:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8009ed4:	4618      	mov	r0, r3
 8009ed6:	f7fd fe1d 	bl	8007b14 <ld_word>
 8009eda:	4603      	mov	r3, r0
 8009edc:	461a      	mov	r2, r3
 8009ede:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8009ee2:	429a      	cmp	r2, r3
 8009ee4:	d127      	bne.n	8009f36 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8009ee6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ee8:	3334      	adds	r3, #52	; 0x34
 8009eea:	4618      	mov	r0, r3
 8009eec:	f7fd fe2a 	bl	8007b44 <ld_dword>
 8009ef0:	4603      	mov	r3, r0
 8009ef2:	4a1c      	ldr	r2, [pc, #112]	; (8009f64 <find_volume+0x48c>)
 8009ef4:	4293      	cmp	r3, r2
 8009ef6:	d11e      	bne.n	8009f36 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8009ef8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009efa:	3334      	adds	r3, #52	; 0x34
 8009efc:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8009f00:	4618      	mov	r0, r3
 8009f02:	f7fd fe1f 	bl	8007b44 <ld_dword>
 8009f06:	4603      	mov	r3, r0
 8009f08:	4a17      	ldr	r2, [pc, #92]	; (8009f68 <find_volume+0x490>)
 8009f0a:	4293      	cmp	r3, r2
 8009f0c:	d113      	bne.n	8009f36 <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8009f0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f10:	3334      	adds	r3, #52	; 0x34
 8009f12:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8009f16:	4618      	mov	r0, r3
 8009f18:	f7fd fe14 	bl	8007b44 <ld_dword>
 8009f1c:	4602      	mov	r2, r0
 8009f1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f20:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8009f22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f24:	3334      	adds	r3, #52	; 0x34
 8009f26:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8009f2a:	4618      	mov	r0, r3
 8009f2c:	f7fd fe0a 	bl	8007b44 <ld_dword>
 8009f30:	4602      	mov	r2, r0
 8009f32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f34:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8009f36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f38:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8009f3c:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8009f3e:	4b0b      	ldr	r3, [pc, #44]	; (8009f6c <find_volume+0x494>)
 8009f40:	881b      	ldrh	r3, [r3, #0]
 8009f42:	3301      	adds	r3, #1
 8009f44:	b29a      	uxth	r2, r3
 8009f46:	4b09      	ldr	r3, [pc, #36]	; (8009f6c <find_volume+0x494>)
 8009f48:	801a      	strh	r2, [r3, #0]
 8009f4a:	4b08      	ldr	r3, [pc, #32]	; (8009f6c <find_volume+0x494>)
 8009f4c:	881a      	ldrh	r2, [r3, #0]
 8009f4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f50:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8009f52:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8009f54:	f7fe f826 	bl	8007fa4 <clear_lock>
#endif
	return FR_OK;
 8009f58:	2300      	movs	r3, #0
}
 8009f5a:	4618      	mov	r0, r3
 8009f5c:	3758      	adds	r7, #88	; 0x58
 8009f5e:	46bd      	mov	sp, r7
 8009f60:	bd80      	pop	{r7, pc}
 8009f62:	bf00      	nop
 8009f64:	41615252 	.word	0x41615252
 8009f68:	61417272 	.word	0x61417272
 8009f6c:	2000af8c 	.word	0x2000af8c

08009f70 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8009f70:	b580      	push	{r7, lr}
 8009f72:	b084      	sub	sp, #16
 8009f74:	af00      	add	r7, sp, #0
 8009f76:	6078      	str	r0, [r7, #4]
 8009f78:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8009f7a:	2309      	movs	r3, #9
 8009f7c:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	2b00      	cmp	r3, #0
 8009f82:	d01c      	beq.n	8009fbe <validate+0x4e>
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	681b      	ldr	r3, [r3, #0]
 8009f88:	2b00      	cmp	r3, #0
 8009f8a:	d018      	beq.n	8009fbe <validate+0x4e>
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	681b      	ldr	r3, [r3, #0]
 8009f90:	781b      	ldrb	r3, [r3, #0]
 8009f92:	2b00      	cmp	r3, #0
 8009f94:	d013      	beq.n	8009fbe <validate+0x4e>
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	889a      	ldrh	r2, [r3, #4]
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	681b      	ldr	r3, [r3, #0]
 8009f9e:	88db      	ldrh	r3, [r3, #6]
 8009fa0:	429a      	cmp	r2, r3
 8009fa2:	d10c      	bne.n	8009fbe <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	681b      	ldr	r3, [r3, #0]
 8009fa8:	785b      	ldrb	r3, [r3, #1]
 8009faa:	4618      	mov	r0, r3
 8009fac:	f7fd fd0c 	bl	80079c8 <disk_status>
 8009fb0:	4603      	mov	r3, r0
 8009fb2:	f003 0301 	and.w	r3, r3, #1
 8009fb6:	2b00      	cmp	r3, #0
 8009fb8:	d101      	bne.n	8009fbe <validate+0x4e>
			res = FR_OK;
 8009fba:	2300      	movs	r3, #0
 8009fbc:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8009fbe:	7bfb      	ldrb	r3, [r7, #15]
 8009fc0:	2b00      	cmp	r3, #0
 8009fc2:	d102      	bne.n	8009fca <validate+0x5a>
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	e000      	b.n	8009fcc <validate+0x5c>
 8009fca:	2300      	movs	r3, #0
 8009fcc:	683a      	ldr	r2, [r7, #0]
 8009fce:	6013      	str	r3, [r2, #0]
	return res;
 8009fd0:	7bfb      	ldrb	r3, [r7, #15]
}
 8009fd2:	4618      	mov	r0, r3
 8009fd4:	3710      	adds	r7, #16
 8009fd6:	46bd      	mov	sp, r7
 8009fd8:	bd80      	pop	{r7, pc}
	...

08009fdc <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8009fdc:	b580      	push	{r7, lr}
 8009fde:	b088      	sub	sp, #32
 8009fe0:	af00      	add	r7, sp, #0
 8009fe2:	60f8      	str	r0, [r7, #12]
 8009fe4:	60b9      	str	r1, [r7, #8]
 8009fe6:	4613      	mov	r3, r2
 8009fe8:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8009fea:	68bb      	ldr	r3, [r7, #8]
 8009fec:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8009fee:	f107 0310 	add.w	r3, r7, #16
 8009ff2:	4618      	mov	r0, r3
 8009ff4:	f7ff fcd5 	bl	80099a2 <get_ldnumber>
 8009ff8:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8009ffa:	69fb      	ldr	r3, [r7, #28]
 8009ffc:	2b00      	cmp	r3, #0
 8009ffe:	da01      	bge.n	800a004 <f_mount+0x28>
 800a000:	230b      	movs	r3, #11
 800a002:	e02b      	b.n	800a05c <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800a004:	4a17      	ldr	r2, [pc, #92]	; (800a064 <f_mount+0x88>)
 800a006:	69fb      	ldr	r3, [r7, #28]
 800a008:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a00c:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800a00e:	69bb      	ldr	r3, [r7, #24]
 800a010:	2b00      	cmp	r3, #0
 800a012:	d005      	beq.n	800a020 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800a014:	69b8      	ldr	r0, [r7, #24]
 800a016:	f7fd ffc5 	bl	8007fa4 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800a01a:	69bb      	ldr	r3, [r7, #24]
 800a01c:	2200      	movs	r2, #0
 800a01e:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800a020:	68fb      	ldr	r3, [r7, #12]
 800a022:	2b00      	cmp	r3, #0
 800a024:	d002      	beq.n	800a02c <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800a026:	68fb      	ldr	r3, [r7, #12]
 800a028:	2200      	movs	r2, #0
 800a02a:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800a02c:	68fa      	ldr	r2, [r7, #12]
 800a02e:	490d      	ldr	r1, [pc, #52]	; (800a064 <f_mount+0x88>)
 800a030:	69fb      	ldr	r3, [r7, #28]
 800a032:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800a036:	68fb      	ldr	r3, [r7, #12]
 800a038:	2b00      	cmp	r3, #0
 800a03a:	d002      	beq.n	800a042 <f_mount+0x66>
 800a03c:	79fb      	ldrb	r3, [r7, #7]
 800a03e:	2b01      	cmp	r3, #1
 800a040:	d001      	beq.n	800a046 <f_mount+0x6a>
 800a042:	2300      	movs	r3, #0
 800a044:	e00a      	b.n	800a05c <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800a046:	f107 010c 	add.w	r1, r7, #12
 800a04a:	f107 0308 	add.w	r3, r7, #8
 800a04e:	2200      	movs	r2, #0
 800a050:	4618      	mov	r0, r3
 800a052:	f7ff fd41 	bl	8009ad8 <find_volume>
 800a056:	4603      	mov	r3, r0
 800a058:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800a05a:	7dfb      	ldrb	r3, [r7, #23]
}
 800a05c:	4618      	mov	r0, r3
 800a05e:	3720      	adds	r7, #32
 800a060:	46bd      	mov	sp, r7
 800a062:	bd80      	pop	{r7, pc}
 800a064:	2000af84 	.word	0x2000af84

0800a068 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800a068:	b580      	push	{r7, lr}
 800a06a:	b09a      	sub	sp, #104	; 0x68
 800a06c:	af00      	add	r7, sp, #0
 800a06e:	60f8      	str	r0, [r7, #12]
 800a070:	60b9      	str	r1, [r7, #8]
 800a072:	4613      	mov	r3, r2
 800a074:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800a076:	68fb      	ldr	r3, [r7, #12]
 800a078:	2b00      	cmp	r3, #0
 800a07a:	d101      	bne.n	800a080 <f_open+0x18>
 800a07c:	2309      	movs	r3, #9
 800a07e:	e1bd      	b.n	800a3fc <f_open+0x394>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800a080:	79fb      	ldrb	r3, [r7, #7]
 800a082:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a086:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800a088:	79fa      	ldrb	r2, [r7, #7]
 800a08a:	f107 0110 	add.w	r1, r7, #16
 800a08e:	f107 0308 	add.w	r3, r7, #8
 800a092:	4618      	mov	r0, r3
 800a094:	f7ff fd20 	bl	8009ad8 <find_volume>
 800a098:	4603      	mov	r3, r0
 800a09a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	if (res == FR_OK) {
 800a09e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800a0a2:	2b00      	cmp	r3, #0
 800a0a4:	f040 81a1 	bne.w	800a3ea <f_open+0x382>
		dj.obj.fs = fs;
 800a0a8:	693b      	ldr	r3, [r7, #16]
 800a0aa:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
 800a0ac:	f44f 7000 	mov.w	r0, #512	; 0x200
 800a0b0:	f001 fba9 	bl	800b806 <ff_memalloc>
 800a0b4:	65b8      	str	r0, [r7, #88]	; 0x58
 800a0b6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800a0b8:	2b00      	cmp	r3, #0
 800a0ba:	d101      	bne.n	800a0c0 <f_open+0x58>
 800a0bc:	2311      	movs	r3, #17
 800a0be:	e19d      	b.n	800a3fc <f_open+0x394>
 800a0c0:	693b      	ldr	r3, [r7, #16]
 800a0c2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800a0c4:	60da      	str	r2, [r3, #12]
		res = follow_path(&dj, path);	/* Follow the file path */
 800a0c6:	68ba      	ldr	r2, [r7, #8]
 800a0c8:	f107 0314 	add.w	r3, r7, #20
 800a0cc:	4611      	mov	r1, r2
 800a0ce:	4618      	mov	r0, r3
 800a0d0:	f7ff fbf6 	bl	80098c0 <follow_path>
 800a0d4:	4603      	mov	r3, r0
 800a0d6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800a0da:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800a0de:	2b00      	cmp	r3, #0
 800a0e0:	d11a      	bne.n	800a118 <f_open+0xb0>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800a0e2:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800a0e6:	b25b      	sxtb	r3, r3
 800a0e8:	2b00      	cmp	r3, #0
 800a0ea:	da03      	bge.n	800a0f4 <f_open+0x8c>
				res = FR_INVALID_NAME;
 800a0ec:	2306      	movs	r3, #6
 800a0ee:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800a0f2:	e011      	b.n	800a118 <f_open+0xb0>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800a0f4:	79fb      	ldrb	r3, [r7, #7]
 800a0f6:	f023 0301 	bic.w	r3, r3, #1
 800a0fa:	2b00      	cmp	r3, #0
 800a0fc:	bf14      	ite	ne
 800a0fe:	2301      	movne	r3, #1
 800a100:	2300      	moveq	r3, #0
 800a102:	b2db      	uxtb	r3, r3
 800a104:	461a      	mov	r2, r3
 800a106:	f107 0314 	add.w	r3, r7, #20
 800a10a:	4611      	mov	r1, r2
 800a10c:	4618      	mov	r0, r3
 800a10e:	f7fd fe01 	bl	8007d14 <chk_lock>
 800a112:	4603      	mov	r3, r0
 800a114:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800a118:	79fb      	ldrb	r3, [r7, #7]
 800a11a:	f003 031c 	and.w	r3, r3, #28
 800a11e:	2b00      	cmp	r3, #0
 800a120:	d07f      	beq.n	800a222 <f_open+0x1ba>
			if (res != FR_OK) {					/* No file, create new */
 800a122:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800a126:	2b00      	cmp	r3, #0
 800a128:	d017      	beq.n	800a15a <f_open+0xf2>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800a12a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800a12e:	2b04      	cmp	r3, #4
 800a130:	d10e      	bne.n	800a150 <f_open+0xe8>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800a132:	f7fd fe4b 	bl	8007dcc <enq_lock>
 800a136:	4603      	mov	r3, r0
 800a138:	2b00      	cmp	r3, #0
 800a13a:	d006      	beq.n	800a14a <f_open+0xe2>
 800a13c:	f107 0314 	add.w	r3, r7, #20
 800a140:	4618      	mov	r0, r3
 800a142:	f7ff f82f 	bl	80091a4 <dir_register>
 800a146:	4603      	mov	r3, r0
 800a148:	e000      	b.n	800a14c <f_open+0xe4>
 800a14a:	2312      	movs	r3, #18
 800a14c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800a150:	79fb      	ldrb	r3, [r7, #7]
 800a152:	f043 0308 	orr.w	r3, r3, #8
 800a156:	71fb      	strb	r3, [r7, #7]
 800a158:	e010      	b.n	800a17c <f_open+0x114>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800a15a:	7ebb      	ldrb	r3, [r7, #26]
 800a15c:	f003 0311 	and.w	r3, r3, #17
 800a160:	2b00      	cmp	r3, #0
 800a162:	d003      	beq.n	800a16c <f_open+0x104>
					res = FR_DENIED;
 800a164:	2307      	movs	r3, #7
 800a166:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800a16a:	e007      	b.n	800a17c <f_open+0x114>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800a16c:	79fb      	ldrb	r3, [r7, #7]
 800a16e:	f003 0304 	and.w	r3, r3, #4
 800a172:	2b00      	cmp	r3, #0
 800a174:	d002      	beq.n	800a17c <f_open+0x114>
 800a176:	2308      	movs	r3, #8
 800a178:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800a17c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800a180:	2b00      	cmp	r3, #0
 800a182:	d168      	bne.n	800a256 <f_open+0x1ee>
 800a184:	79fb      	ldrb	r3, [r7, #7]
 800a186:	f003 0308 	and.w	r3, r3, #8
 800a18a:	2b00      	cmp	r3, #0
 800a18c:	d063      	beq.n	800a256 <f_open+0x1ee>
				dw = GET_FATTIME();
 800a18e:	f7fd fcb9 	bl	8007b04 <get_fattime>
 800a192:	6578      	str	r0, [r7, #84]	; 0x54
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800a194:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a196:	330e      	adds	r3, #14
 800a198:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800a19a:	4618      	mov	r0, r3
 800a19c:	f7fd fd10 	bl	8007bc0 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800a1a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a1a2:	3316      	adds	r3, #22
 800a1a4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800a1a6:	4618      	mov	r0, r3
 800a1a8:	f7fd fd0a 	bl	8007bc0 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800a1ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a1ae:	330b      	adds	r3, #11
 800a1b0:	2220      	movs	r2, #32
 800a1b2:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800a1b4:	693b      	ldr	r3, [r7, #16]
 800a1b6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a1b8:	4611      	mov	r1, r2
 800a1ba:	4618      	mov	r0, r3
 800a1bc:	f7fe fc61 	bl	8008a82 <ld_clust>
 800a1c0:	6538      	str	r0, [r7, #80]	; 0x50
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800a1c2:	693b      	ldr	r3, [r7, #16]
 800a1c4:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800a1c6:	2200      	movs	r2, #0
 800a1c8:	4618      	mov	r0, r3
 800a1ca:	f7fe fc79 	bl	8008ac0 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800a1ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a1d0:	331c      	adds	r3, #28
 800a1d2:	2100      	movs	r1, #0
 800a1d4:	4618      	mov	r0, r3
 800a1d6:	f7fd fcf3 	bl	8007bc0 <st_dword>
					fs->wflag = 1;
 800a1da:	693b      	ldr	r3, [r7, #16]
 800a1dc:	2201      	movs	r2, #1
 800a1de:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800a1e0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a1e2:	2b00      	cmp	r3, #0
 800a1e4:	d037      	beq.n	800a256 <f_open+0x1ee>
						dw = fs->winsect;
 800a1e6:	693b      	ldr	r3, [r7, #16]
 800a1e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a1ea:	657b      	str	r3, [r7, #84]	; 0x54
						res = remove_chain(&dj.obj, cl, 0);
 800a1ec:	f107 0314 	add.w	r3, r7, #20
 800a1f0:	2200      	movs	r2, #0
 800a1f2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800a1f4:	4618      	mov	r0, r3
 800a1f6:	f7fe f98c 	bl	8008512 <remove_chain>
 800a1fa:	4603      	mov	r3, r0
 800a1fc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
						if (res == FR_OK) {
 800a200:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800a204:	2b00      	cmp	r3, #0
 800a206:	d126      	bne.n	800a256 <f_open+0x1ee>
							res = move_window(fs, dw);
 800a208:	693b      	ldr	r3, [r7, #16]
 800a20a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800a20c:	4618      	mov	r0, r3
 800a20e:	f7fd ff31 	bl	8008074 <move_window>
 800a212:	4603      	mov	r3, r0
 800a214:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800a218:	693b      	ldr	r3, [r7, #16]
 800a21a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800a21c:	3a01      	subs	r2, #1
 800a21e:	611a      	str	r2, [r3, #16]
 800a220:	e019      	b.n	800a256 <f_open+0x1ee>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800a222:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800a226:	2b00      	cmp	r3, #0
 800a228:	d115      	bne.n	800a256 <f_open+0x1ee>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800a22a:	7ebb      	ldrb	r3, [r7, #26]
 800a22c:	f003 0310 	and.w	r3, r3, #16
 800a230:	2b00      	cmp	r3, #0
 800a232:	d003      	beq.n	800a23c <f_open+0x1d4>
					res = FR_NO_FILE;
 800a234:	2304      	movs	r3, #4
 800a236:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800a23a:	e00c      	b.n	800a256 <f_open+0x1ee>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800a23c:	79fb      	ldrb	r3, [r7, #7]
 800a23e:	f003 0302 	and.w	r3, r3, #2
 800a242:	2b00      	cmp	r3, #0
 800a244:	d007      	beq.n	800a256 <f_open+0x1ee>
 800a246:	7ebb      	ldrb	r3, [r7, #26]
 800a248:	f003 0301 	and.w	r3, r3, #1
 800a24c:	2b00      	cmp	r3, #0
 800a24e:	d002      	beq.n	800a256 <f_open+0x1ee>
						res = FR_DENIED;
 800a250:	2307      	movs	r3, #7
 800a252:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 800a256:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800a25a:	2b00      	cmp	r3, #0
 800a25c:	d128      	bne.n	800a2b0 <f_open+0x248>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800a25e:	79fb      	ldrb	r3, [r7, #7]
 800a260:	f003 0308 	and.w	r3, r3, #8
 800a264:	2b00      	cmp	r3, #0
 800a266:	d003      	beq.n	800a270 <f_open+0x208>
				mode |= FA_MODIFIED;
 800a268:	79fb      	ldrb	r3, [r7, #7]
 800a26a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a26e:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800a270:	693b      	ldr	r3, [r7, #16]
 800a272:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a274:	68fb      	ldr	r3, [r7, #12]
 800a276:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 800a278:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a27a:	68fb      	ldr	r3, [r7, #12]
 800a27c:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800a27e:	79fb      	ldrb	r3, [r7, #7]
 800a280:	f023 0301 	bic.w	r3, r3, #1
 800a284:	2b00      	cmp	r3, #0
 800a286:	bf14      	ite	ne
 800a288:	2301      	movne	r3, #1
 800a28a:	2300      	moveq	r3, #0
 800a28c:	b2db      	uxtb	r3, r3
 800a28e:	461a      	mov	r2, r3
 800a290:	f107 0314 	add.w	r3, r7, #20
 800a294:	4611      	mov	r1, r2
 800a296:	4618      	mov	r0, r3
 800a298:	f7fd fdba 	bl	8007e10 <inc_lock>
 800a29c:	4602      	mov	r2, r0
 800a29e:	68fb      	ldr	r3, [r7, #12]
 800a2a0:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800a2a2:	68fb      	ldr	r3, [r7, #12]
 800a2a4:	691b      	ldr	r3, [r3, #16]
 800a2a6:	2b00      	cmp	r3, #0
 800a2a8:	d102      	bne.n	800a2b0 <f_open+0x248>
 800a2aa:	2302      	movs	r3, #2
 800a2ac:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 800a2b0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800a2b4:	2b00      	cmp	r3, #0
 800a2b6:	f040 8095 	bne.w	800a3e4 <f_open+0x37c>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800a2ba:	693b      	ldr	r3, [r7, #16]
 800a2bc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a2be:	4611      	mov	r1, r2
 800a2c0:	4618      	mov	r0, r3
 800a2c2:	f7fe fbde 	bl	8008a82 <ld_clust>
 800a2c6:	4602      	mov	r2, r0
 800a2c8:	68fb      	ldr	r3, [r7, #12]
 800a2ca:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800a2cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a2ce:	331c      	adds	r3, #28
 800a2d0:	4618      	mov	r0, r3
 800a2d2:	f7fd fc37 	bl	8007b44 <ld_dword>
 800a2d6:	4602      	mov	r2, r0
 800a2d8:	68fb      	ldr	r3, [r7, #12]
 800a2da:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800a2dc:	68fb      	ldr	r3, [r7, #12]
 800a2de:	2200      	movs	r2, #0
 800a2e0:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800a2e2:	693a      	ldr	r2, [r7, #16]
 800a2e4:	68fb      	ldr	r3, [r7, #12]
 800a2e6:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800a2e8:	693b      	ldr	r3, [r7, #16]
 800a2ea:	88da      	ldrh	r2, [r3, #6]
 800a2ec:	68fb      	ldr	r3, [r7, #12]
 800a2ee:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800a2f0:	68fb      	ldr	r3, [r7, #12]
 800a2f2:	79fa      	ldrb	r2, [r7, #7]
 800a2f4:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800a2f6:	68fb      	ldr	r3, [r7, #12]
 800a2f8:	2200      	movs	r2, #0
 800a2fa:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800a2fc:	68fb      	ldr	r3, [r7, #12]
 800a2fe:	2200      	movs	r2, #0
 800a300:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800a302:	68fb      	ldr	r3, [r7, #12]
 800a304:	2200      	movs	r2, #0
 800a306:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800a308:	68fb      	ldr	r3, [r7, #12]
 800a30a:	3330      	adds	r3, #48	; 0x30
 800a30c:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a310:	2100      	movs	r1, #0
 800a312:	4618      	mov	r0, r3
 800a314:	f7fd fca1 	bl	8007c5a <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800a318:	79fb      	ldrb	r3, [r7, #7]
 800a31a:	f003 0320 	and.w	r3, r3, #32
 800a31e:	2b00      	cmp	r3, #0
 800a320:	d060      	beq.n	800a3e4 <f_open+0x37c>
 800a322:	68fb      	ldr	r3, [r7, #12]
 800a324:	68db      	ldr	r3, [r3, #12]
 800a326:	2b00      	cmp	r3, #0
 800a328:	d05c      	beq.n	800a3e4 <f_open+0x37c>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800a32a:	68fb      	ldr	r3, [r7, #12]
 800a32c:	68da      	ldr	r2, [r3, #12]
 800a32e:	68fb      	ldr	r3, [r7, #12]
 800a330:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800a332:	693b      	ldr	r3, [r7, #16]
 800a334:	895b      	ldrh	r3, [r3, #10]
 800a336:	025b      	lsls	r3, r3, #9
 800a338:	64fb      	str	r3, [r7, #76]	; 0x4c
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800a33a:	68fb      	ldr	r3, [r7, #12]
 800a33c:	689b      	ldr	r3, [r3, #8]
 800a33e:	663b      	str	r3, [r7, #96]	; 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800a340:	68fb      	ldr	r3, [r7, #12]
 800a342:	68db      	ldr	r3, [r3, #12]
 800a344:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a346:	e016      	b.n	800a376 <f_open+0x30e>
					clst = get_fat(&fp->obj, clst);
 800a348:	68fb      	ldr	r3, [r7, #12]
 800a34a:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800a34c:	4618      	mov	r0, r3
 800a34e:	f7fd ff4c 	bl	80081ea <get_fat>
 800a352:	6638      	str	r0, [r7, #96]	; 0x60
					if (clst <= 1) res = FR_INT_ERR;
 800a354:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a356:	2b01      	cmp	r3, #1
 800a358:	d802      	bhi.n	800a360 <f_open+0x2f8>
 800a35a:	2302      	movs	r3, #2
 800a35c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800a360:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a362:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a366:	d102      	bne.n	800a36e <f_open+0x306>
 800a368:	2301      	movs	r3, #1
 800a36a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800a36e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800a370:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a372:	1ad3      	subs	r3, r2, r3
 800a374:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a376:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800a37a:	2b00      	cmp	r3, #0
 800a37c:	d103      	bne.n	800a386 <f_open+0x31e>
 800a37e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800a380:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a382:	429a      	cmp	r2, r3
 800a384:	d8e0      	bhi.n	800a348 <f_open+0x2e0>
				}
				fp->clust = clst;
 800a386:	68fb      	ldr	r3, [r7, #12]
 800a388:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800a38a:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800a38c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800a390:	2b00      	cmp	r3, #0
 800a392:	d127      	bne.n	800a3e4 <f_open+0x37c>
 800a394:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a396:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a39a:	2b00      	cmp	r3, #0
 800a39c:	d022      	beq.n	800a3e4 <f_open+0x37c>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800a39e:	693b      	ldr	r3, [r7, #16]
 800a3a0:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800a3a2:	4618      	mov	r0, r3
 800a3a4:	f7fd ff02 	bl	80081ac <clust2sect>
 800a3a8:	64b8      	str	r0, [r7, #72]	; 0x48
 800a3aa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a3ac:	2b00      	cmp	r3, #0
 800a3ae:	d103      	bne.n	800a3b8 <f_open+0x350>
						res = FR_INT_ERR;
 800a3b0:	2302      	movs	r3, #2
 800a3b2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800a3b6:	e015      	b.n	800a3e4 <f_open+0x37c>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800a3b8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a3ba:	0a5a      	lsrs	r2, r3, #9
 800a3bc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a3be:	441a      	add	r2, r3
 800a3c0:	68fb      	ldr	r3, [r7, #12]
 800a3c2:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800a3c4:	693b      	ldr	r3, [r7, #16]
 800a3c6:	7858      	ldrb	r0, [r3, #1]
 800a3c8:	68fb      	ldr	r3, [r7, #12]
 800a3ca:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800a3ce:	68fb      	ldr	r3, [r7, #12]
 800a3d0:	6a1a      	ldr	r2, [r3, #32]
 800a3d2:	2301      	movs	r3, #1
 800a3d4:	f7fd fb38 	bl	8007a48 <disk_read>
 800a3d8:	4603      	mov	r3, r0
 800a3da:	2b00      	cmp	r3, #0
 800a3dc:	d002      	beq.n	800a3e4 <f_open+0x37c>
 800a3de:	2301      	movs	r3, #1
 800a3e0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
#endif
		}

		FREE_NAMBUF();
 800a3e4:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800a3e6:	f001 fa1a 	bl	800b81e <ff_memfree>
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800a3ea:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800a3ee:	2b00      	cmp	r3, #0
 800a3f0:	d002      	beq.n	800a3f8 <f_open+0x390>
 800a3f2:	68fb      	ldr	r3, [r7, #12]
 800a3f4:	2200      	movs	r2, #0
 800a3f6:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800a3f8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 800a3fc:	4618      	mov	r0, r3
 800a3fe:	3768      	adds	r7, #104	; 0x68
 800a400:	46bd      	mov	sp, r7
 800a402:	bd80      	pop	{r7, pc}

0800a404 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 800a404:	b580      	push	{r7, lr}
 800a406:	b08e      	sub	sp, #56	; 0x38
 800a408:	af00      	add	r7, sp, #0
 800a40a:	60f8      	str	r0, [r7, #12]
 800a40c:	60b9      	str	r1, [r7, #8]
 800a40e:	607a      	str	r2, [r7, #4]
 800a410:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 800a412:	68bb      	ldr	r3, [r7, #8]
 800a414:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 800a416:	683b      	ldr	r3, [r7, #0]
 800a418:	2200      	movs	r2, #0
 800a41a:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 800a41c:	68fb      	ldr	r3, [r7, #12]
 800a41e:	f107 0214 	add.w	r2, r7, #20
 800a422:	4611      	mov	r1, r2
 800a424:	4618      	mov	r0, r3
 800a426:	f7ff fda3 	bl	8009f70 <validate>
 800a42a:	4603      	mov	r3, r0
 800a42c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800a430:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800a434:	2b00      	cmp	r3, #0
 800a436:	d107      	bne.n	800a448 <f_read+0x44>
 800a438:	68fb      	ldr	r3, [r7, #12]
 800a43a:	7d5b      	ldrb	r3, [r3, #21]
 800a43c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800a440:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800a444:	2b00      	cmp	r3, #0
 800a446:	d002      	beq.n	800a44e <f_read+0x4a>
 800a448:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800a44c:	e115      	b.n	800a67a <f_read+0x276>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800a44e:	68fb      	ldr	r3, [r7, #12]
 800a450:	7d1b      	ldrb	r3, [r3, #20]
 800a452:	f003 0301 	and.w	r3, r3, #1
 800a456:	2b00      	cmp	r3, #0
 800a458:	d101      	bne.n	800a45e <f_read+0x5a>
 800a45a:	2307      	movs	r3, #7
 800a45c:	e10d      	b.n	800a67a <f_read+0x276>
	remain = fp->obj.objsize - fp->fptr;
 800a45e:	68fb      	ldr	r3, [r7, #12]
 800a460:	68da      	ldr	r2, [r3, #12]
 800a462:	68fb      	ldr	r3, [r7, #12]
 800a464:	699b      	ldr	r3, [r3, #24]
 800a466:	1ad3      	subs	r3, r2, r3
 800a468:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800a46a:	687a      	ldr	r2, [r7, #4]
 800a46c:	6a3b      	ldr	r3, [r7, #32]
 800a46e:	429a      	cmp	r2, r3
 800a470:	f240 80fe 	bls.w	800a670 <f_read+0x26c>
 800a474:	6a3b      	ldr	r3, [r7, #32]
 800a476:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 800a478:	e0fa      	b.n	800a670 <f_read+0x26c>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800a47a:	68fb      	ldr	r3, [r7, #12]
 800a47c:	699b      	ldr	r3, [r3, #24]
 800a47e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a482:	2b00      	cmp	r3, #0
 800a484:	f040 80c6 	bne.w	800a614 <f_read+0x210>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800a488:	68fb      	ldr	r3, [r7, #12]
 800a48a:	699b      	ldr	r3, [r3, #24]
 800a48c:	0a5b      	lsrs	r3, r3, #9
 800a48e:	697a      	ldr	r2, [r7, #20]
 800a490:	8952      	ldrh	r2, [r2, #10]
 800a492:	3a01      	subs	r2, #1
 800a494:	4013      	ands	r3, r2
 800a496:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 800a498:	69fb      	ldr	r3, [r7, #28]
 800a49a:	2b00      	cmp	r3, #0
 800a49c:	d12f      	bne.n	800a4fe <f_read+0xfa>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800a49e:	68fb      	ldr	r3, [r7, #12]
 800a4a0:	699b      	ldr	r3, [r3, #24]
 800a4a2:	2b00      	cmp	r3, #0
 800a4a4:	d103      	bne.n	800a4ae <f_read+0xaa>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800a4a6:	68fb      	ldr	r3, [r7, #12]
 800a4a8:	689b      	ldr	r3, [r3, #8]
 800a4aa:	633b      	str	r3, [r7, #48]	; 0x30
 800a4ac:	e013      	b.n	800a4d6 <f_read+0xd2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800a4ae:	68fb      	ldr	r3, [r7, #12]
 800a4b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a4b2:	2b00      	cmp	r3, #0
 800a4b4:	d007      	beq.n	800a4c6 <f_read+0xc2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800a4b6:	68fb      	ldr	r3, [r7, #12]
 800a4b8:	699b      	ldr	r3, [r3, #24]
 800a4ba:	4619      	mov	r1, r3
 800a4bc:	68f8      	ldr	r0, [r7, #12]
 800a4be:	f7fe f925 	bl	800870c <clmt_clust>
 800a4c2:	6338      	str	r0, [r7, #48]	; 0x30
 800a4c4:	e007      	b.n	800a4d6 <f_read+0xd2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800a4c6:	68fa      	ldr	r2, [r7, #12]
 800a4c8:	68fb      	ldr	r3, [r7, #12]
 800a4ca:	69db      	ldr	r3, [r3, #28]
 800a4cc:	4619      	mov	r1, r3
 800a4ce:	4610      	mov	r0, r2
 800a4d0:	f7fd fe8b 	bl	80081ea <get_fat>
 800a4d4:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800a4d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a4d8:	2b01      	cmp	r3, #1
 800a4da:	d804      	bhi.n	800a4e6 <f_read+0xe2>
 800a4dc:	68fb      	ldr	r3, [r7, #12]
 800a4de:	2202      	movs	r2, #2
 800a4e0:	755a      	strb	r2, [r3, #21]
 800a4e2:	2302      	movs	r3, #2
 800a4e4:	e0c9      	b.n	800a67a <f_read+0x276>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800a4e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a4e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a4ec:	d104      	bne.n	800a4f8 <f_read+0xf4>
 800a4ee:	68fb      	ldr	r3, [r7, #12]
 800a4f0:	2201      	movs	r2, #1
 800a4f2:	755a      	strb	r2, [r3, #21]
 800a4f4:	2301      	movs	r3, #1
 800a4f6:	e0c0      	b.n	800a67a <f_read+0x276>
				fp->clust = clst;				/* Update current cluster */
 800a4f8:	68fb      	ldr	r3, [r7, #12]
 800a4fa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a4fc:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800a4fe:	697a      	ldr	r2, [r7, #20]
 800a500:	68fb      	ldr	r3, [r7, #12]
 800a502:	69db      	ldr	r3, [r3, #28]
 800a504:	4619      	mov	r1, r3
 800a506:	4610      	mov	r0, r2
 800a508:	f7fd fe50 	bl	80081ac <clust2sect>
 800a50c:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800a50e:	69bb      	ldr	r3, [r7, #24]
 800a510:	2b00      	cmp	r3, #0
 800a512:	d104      	bne.n	800a51e <f_read+0x11a>
 800a514:	68fb      	ldr	r3, [r7, #12]
 800a516:	2202      	movs	r2, #2
 800a518:	755a      	strb	r2, [r3, #21]
 800a51a:	2302      	movs	r3, #2
 800a51c:	e0ad      	b.n	800a67a <f_read+0x276>
			sect += csect;
 800a51e:	69ba      	ldr	r2, [r7, #24]
 800a520:	69fb      	ldr	r3, [r7, #28]
 800a522:	4413      	add	r3, r2
 800a524:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	0a5b      	lsrs	r3, r3, #9
 800a52a:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 800a52c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a52e:	2b00      	cmp	r3, #0
 800a530:	d039      	beq.n	800a5a6 <f_read+0x1a2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800a532:	69fa      	ldr	r2, [r7, #28]
 800a534:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a536:	4413      	add	r3, r2
 800a538:	697a      	ldr	r2, [r7, #20]
 800a53a:	8952      	ldrh	r2, [r2, #10]
 800a53c:	4293      	cmp	r3, r2
 800a53e:	d905      	bls.n	800a54c <f_read+0x148>
					cc = fs->csize - csect;
 800a540:	697b      	ldr	r3, [r7, #20]
 800a542:	895b      	ldrh	r3, [r3, #10]
 800a544:	461a      	mov	r2, r3
 800a546:	69fb      	ldr	r3, [r7, #28]
 800a548:	1ad3      	subs	r3, r2, r3
 800a54a:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800a54c:	697b      	ldr	r3, [r7, #20]
 800a54e:	7858      	ldrb	r0, [r3, #1]
 800a550:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a552:	69ba      	ldr	r2, [r7, #24]
 800a554:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a556:	f7fd fa77 	bl	8007a48 <disk_read>
 800a55a:	4603      	mov	r3, r0
 800a55c:	2b00      	cmp	r3, #0
 800a55e:	d004      	beq.n	800a56a <f_read+0x166>
 800a560:	68fb      	ldr	r3, [r7, #12]
 800a562:	2201      	movs	r2, #1
 800a564:	755a      	strb	r2, [r3, #21]
 800a566:	2301      	movs	r3, #1
 800a568:	e087      	b.n	800a67a <f_read+0x276>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800a56a:	68fb      	ldr	r3, [r7, #12]
 800a56c:	7d1b      	ldrb	r3, [r3, #20]
 800a56e:	b25b      	sxtb	r3, r3
 800a570:	2b00      	cmp	r3, #0
 800a572:	da14      	bge.n	800a59e <f_read+0x19a>
 800a574:	68fb      	ldr	r3, [r7, #12]
 800a576:	6a1a      	ldr	r2, [r3, #32]
 800a578:	69bb      	ldr	r3, [r7, #24]
 800a57a:	1ad3      	subs	r3, r2, r3
 800a57c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a57e:	429a      	cmp	r2, r3
 800a580:	d90d      	bls.n	800a59e <f_read+0x19a>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800a582:	68fb      	ldr	r3, [r7, #12]
 800a584:	6a1a      	ldr	r2, [r3, #32]
 800a586:	69bb      	ldr	r3, [r7, #24]
 800a588:	1ad3      	subs	r3, r2, r3
 800a58a:	025b      	lsls	r3, r3, #9
 800a58c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a58e:	18d0      	adds	r0, r2, r3
 800a590:	68fb      	ldr	r3, [r7, #12]
 800a592:	3330      	adds	r3, #48	; 0x30
 800a594:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a598:	4619      	mov	r1, r3
 800a59a:	f7fd fb3d 	bl	8007c18 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800a59e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a5a0:	025b      	lsls	r3, r3, #9
 800a5a2:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 800a5a4:	e050      	b.n	800a648 <f_read+0x244>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800a5a6:	68fb      	ldr	r3, [r7, #12]
 800a5a8:	6a1b      	ldr	r3, [r3, #32]
 800a5aa:	69ba      	ldr	r2, [r7, #24]
 800a5ac:	429a      	cmp	r2, r3
 800a5ae:	d02e      	beq.n	800a60e <f_read+0x20a>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800a5b0:	68fb      	ldr	r3, [r7, #12]
 800a5b2:	7d1b      	ldrb	r3, [r3, #20]
 800a5b4:	b25b      	sxtb	r3, r3
 800a5b6:	2b00      	cmp	r3, #0
 800a5b8:	da18      	bge.n	800a5ec <f_read+0x1e8>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800a5ba:	697b      	ldr	r3, [r7, #20]
 800a5bc:	7858      	ldrb	r0, [r3, #1]
 800a5be:	68fb      	ldr	r3, [r7, #12]
 800a5c0:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800a5c4:	68fb      	ldr	r3, [r7, #12]
 800a5c6:	6a1a      	ldr	r2, [r3, #32]
 800a5c8:	2301      	movs	r3, #1
 800a5ca:	f7fd fa5d 	bl	8007a88 <disk_write>
 800a5ce:	4603      	mov	r3, r0
 800a5d0:	2b00      	cmp	r3, #0
 800a5d2:	d004      	beq.n	800a5de <f_read+0x1da>
 800a5d4:	68fb      	ldr	r3, [r7, #12]
 800a5d6:	2201      	movs	r2, #1
 800a5d8:	755a      	strb	r2, [r3, #21]
 800a5da:	2301      	movs	r3, #1
 800a5dc:	e04d      	b.n	800a67a <f_read+0x276>
					fp->flag &= (BYTE)~FA_DIRTY;
 800a5de:	68fb      	ldr	r3, [r7, #12]
 800a5e0:	7d1b      	ldrb	r3, [r3, #20]
 800a5e2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a5e6:	b2da      	uxtb	r2, r3
 800a5e8:	68fb      	ldr	r3, [r7, #12]
 800a5ea:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800a5ec:	697b      	ldr	r3, [r7, #20]
 800a5ee:	7858      	ldrb	r0, [r3, #1]
 800a5f0:	68fb      	ldr	r3, [r7, #12]
 800a5f2:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800a5f6:	2301      	movs	r3, #1
 800a5f8:	69ba      	ldr	r2, [r7, #24]
 800a5fa:	f7fd fa25 	bl	8007a48 <disk_read>
 800a5fe:	4603      	mov	r3, r0
 800a600:	2b00      	cmp	r3, #0
 800a602:	d004      	beq.n	800a60e <f_read+0x20a>
 800a604:	68fb      	ldr	r3, [r7, #12]
 800a606:	2201      	movs	r2, #1
 800a608:	755a      	strb	r2, [r3, #21]
 800a60a:	2301      	movs	r3, #1
 800a60c:	e035      	b.n	800a67a <f_read+0x276>
			}
#endif
			fp->sect = sect;
 800a60e:	68fb      	ldr	r3, [r7, #12]
 800a610:	69ba      	ldr	r2, [r7, #24]
 800a612:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800a614:	68fb      	ldr	r3, [r7, #12]
 800a616:	699b      	ldr	r3, [r3, #24]
 800a618:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a61c:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800a620:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800a622:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	429a      	cmp	r2, r3
 800a628:	d901      	bls.n	800a62e <f_read+0x22a>
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 800a62e:	68fb      	ldr	r3, [r7, #12]
 800a630:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800a634:	68fb      	ldr	r3, [r7, #12]
 800a636:	699b      	ldr	r3, [r3, #24]
 800a638:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a63c:	4413      	add	r3, r2
 800a63e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a640:	4619      	mov	r1, r3
 800a642:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a644:	f7fd fae8 	bl	8007c18 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800a648:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a64a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a64c:	4413      	add	r3, r2
 800a64e:	627b      	str	r3, [r7, #36]	; 0x24
 800a650:	68fb      	ldr	r3, [r7, #12]
 800a652:	699a      	ldr	r2, [r3, #24]
 800a654:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a656:	441a      	add	r2, r3
 800a658:	68fb      	ldr	r3, [r7, #12]
 800a65a:	619a      	str	r2, [r3, #24]
 800a65c:	683b      	ldr	r3, [r7, #0]
 800a65e:	681a      	ldr	r2, [r3, #0]
 800a660:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a662:	441a      	add	r2, r3
 800a664:	683b      	ldr	r3, [r7, #0]
 800a666:	601a      	str	r2, [r3, #0]
 800a668:	687a      	ldr	r2, [r7, #4]
 800a66a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a66c:	1ad3      	subs	r3, r2, r3
 800a66e:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	2b00      	cmp	r3, #0
 800a674:	f47f af01 	bne.w	800a47a <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 800a678:	2300      	movs	r3, #0
}
 800a67a:	4618      	mov	r0, r3
 800a67c:	3738      	adds	r7, #56	; 0x38
 800a67e:	46bd      	mov	sp, r7
 800a680:	bd80      	pop	{r7, pc}

0800a682 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800a682:	b580      	push	{r7, lr}
 800a684:	b08c      	sub	sp, #48	; 0x30
 800a686:	af00      	add	r7, sp, #0
 800a688:	60f8      	str	r0, [r7, #12]
 800a68a:	60b9      	str	r1, [r7, #8]
 800a68c:	607a      	str	r2, [r7, #4]
 800a68e:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800a690:	68bb      	ldr	r3, [r7, #8]
 800a692:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800a694:	683b      	ldr	r3, [r7, #0]
 800a696:	2200      	movs	r2, #0
 800a698:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800a69a:	68fb      	ldr	r3, [r7, #12]
 800a69c:	f107 0210 	add.w	r2, r7, #16
 800a6a0:	4611      	mov	r1, r2
 800a6a2:	4618      	mov	r0, r3
 800a6a4:	f7ff fc64 	bl	8009f70 <validate>
 800a6a8:	4603      	mov	r3, r0
 800a6aa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800a6ae:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a6b2:	2b00      	cmp	r3, #0
 800a6b4:	d107      	bne.n	800a6c6 <f_write+0x44>
 800a6b6:	68fb      	ldr	r3, [r7, #12]
 800a6b8:	7d5b      	ldrb	r3, [r3, #21]
 800a6ba:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800a6be:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a6c2:	2b00      	cmp	r3, #0
 800a6c4:	d002      	beq.n	800a6cc <f_write+0x4a>
 800a6c6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a6ca:	e14b      	b.n	800a964 <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800a6cc:	68fb      	ldr	r3, [r7, #12]
 800a6ce:	7d1b      	ldrb	r3, [r3, #20]
 800a6d0:	f003 0302 	and.w	r3, r3, #2
 800a6d4:	2b00      	cmp	r3, #0
 800a6d6:	d101      	bne.n	800a6dc <f_write+0x5a>
 800a6d8:	2307      	movs	r3, #7
 800a6da:	e143      	b.n	800a964 <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800a6dc:	68fb      	ldr	r3, [r7, #12]
 800a6de:	699a      	ldr	r2, [r3, #24]
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	441a      	add	r2, r3
 800a6e4:	68fb      	ldr	r3, [r7, #12]
 800a6e6:	699b      	ldr	r3, [r3, #24]
 800a6e8:	429a      	cmp	r2, r3
 800a6ea:	f080 812d 	bcs.w	800a948 <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800a6ee:	68fb      	ldr	r3, [r7, #12]
 800a6f0:	699b      	ldr	r3, [r3, #24]
 800a6f2:	43db      	mvns	r3, r3
 800a6f4:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800a6f6:	e127      	b.n	800a948 <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800a6f8:	68fb      	ldr	r3, [r7, #12]
 800a6fa:	699b      	ldr	r3, [r3, #24]
 800a6fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a700:	2b00      	cmp	r3, #0
 800a702:	f040 80e3 	bne.w	800a8cc <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800a706:	68fb      	ldr	r3, [r7, #12]
 800a708:	699b      	ldr	r3, [r3, #24]
 800a70a:	0a5b      	lsrs	r3, r3, #9
 800a70c:	693a      	ldr	r2, [r7, #16]
 800a70e:	8952      	ldrh	r2, [r2, #10]
 800a710:	3a01      	subs	r2, #1
 800a712:	4013      	ands	r3, r2
 800a714:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800a716:	69bb      	ldr	r3, [r7, #24]
 800a718:	2b00      	cmp	r3, #0
 800a71a:	d143      	bne.n	800a7a4 <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800a71c:	68fb      	ldr	r3, [r7, #12]
 800a71e:	699b      	ldr	r3, [r3, #24]
 800a720:	2b00      	cmp	r3, #0
 800a722:	d10c      	bne.n	800a73e <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800a724:	68fb      	ldr	r3, [r7, #12]
 800a726:	689b      	ldr	r3, [r3, #8]
 800a728:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800a72a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a72c:	2b00      	cmp	r3, #0
 800a72e:	d11a      	bne.n	800a766 <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800a730:	68fb      	ldr	r3, [r7, #12]
 800a732:	2100      	movs	r1, #0
 800a734:	4618      	mov	r0, r3
 800a736:	f7fd ff51 	bl	80085dc <create_chain>
 800a73a:	62b8      	str	r0, [r7, #40]	; 0x28
 800a73c:	e013      	b.n	800a766 <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800a73e:	68fb      	ldr	r3, [r7, #12]
 800a740:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a742:	2b00      	cmp	r3, #0
 800a744:	d007      	beq.n	800a756 <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800a746:	68fb      	ldr	r3, [r7, #12]
 800a748:	699b      	ldr	r3, [r3, #24]
 800a74a:	4619      	mov	r1, r3
 800a74c:	68f8      	ldr	r0, [r7, #12]
 800a74e:	f7fd ffdd 	bl	800870c <clmt_clust>
 800a752:	62b8      	str	r0, [r7, #40]	; 0x28
 800a754:	e007      	b.n	800a766 <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800a756:	68fa      	ldr	r2, [r7, #12]
 800a758:	68fb      	ldr	r3, [r7, #12]
 800a75a:	69db      	ldr	r3, [r3, #28]
 800a75c:	4619      	mov	r1, r3
 800a75e:	4610      	mov	r0, r2
 800a760:	f7fd ff3c 	bl	80085dc <create_chain>
 800a764:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800a766:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a768:	2b00      	cmp	r3, #0
 800a76a:	f000 80f2 	beq.w	800a952 <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800a76e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a770:	2b01      	cmp	r3, #1
 800a772:	d104      	bne.n	800a77e <f_write+0xfc>
 800a774:	68fb      	ldr	r3, [r7, #12]
 800a776:	2202      	movs	r2, #2
 800a778:	755a      	strb	r2, [r3, #21]
 800a77a:	2302      	movs	r3, #2
 800a77c:	e0f2      	b.n	800a964 <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800a77e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a780:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a784:	d104      	bne.n	800a790 <f_write+0x10e>
 800a786:	68fb      	ldr	r3, [r7, #12]
 800a788:	2201      	movs	r2, #1
 800a78a:	755a      	strb	r2, [r3, #21]
 800a78c:	2301      	movs	r3, #1
 800a78e:	e0e9      	b.n	800a964 <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 800a790:	68fb      	ldr	r3, [r7, #12]
 800a792:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a794:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800a796:	68fb      	ldr	r3, [r7, #12]
 800a798:	689b      	ldr	r3, [r3, #8]
 800a79a:	2b00      	cmp	r3, #0
 800a79c:	d102      	bne.n	800a7a4 <f_write+0x122>
 800a79e:	68fb      	ldr	r3, [r7, #12]
 800a7a0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a7a2:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800a7a4:	68fb      	ldr	r3, [r7, #12]
 800a7a6:	7d1b      	ldrb	r3, [r3, #20]
 800a7a8:	b25b      	sxtb	r3, r3
 800a7aa:	2b00      	cmp	r3, #0
 800a7ac:	da18      	bge.n	800a7e0 <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800a7ae:	693b      	ldr	r3, [r7, #16]
 800a7b0:	7858      	ldrb	r0, [r3, #1]
 800a7b2:	68fb      	ldr	r3, [r7, #12]
 800a7b4:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800a7b8:	68fb      	ldr	r3, [r7, #12]
 800a7ba:	6a1a      	ldr	r2, [r3, #32]
 800a7bc:	2301      	movs	r3, #1
 800a7be:	f7fd f963 	bl	8007a88 <disk_write>
 800a7c2:	4603      	mov	r3, r0
 800a7c4:	2b00      	cmp	r3, #0
 800a7c6:	d004      	beq.n	800a7d2 <f_write+0x150>
 800a7c8:	68fb      	ldr	r3, [r7, #12]
 800a7ca:	2201      	movs	r2, #1
 800a7cc:	755a      	strb	r2, [r3, #21]
 800a7ce:	2301      	movs	r3, #1
 800a7d0:	e0c8      	b.n	800a964 <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 800a7d2:	68fb      	ldr	r3, [r7, #12]
 800a7d4:	7d1b      	ldrb	r3, [r3, #20]
 800a7d6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a7da:	b2da      	uxtb	r2, r3
 800a7dc:	68fb      	ldr	r3, [r7, #12]
 800a7de:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800a7e0:	693a      	ldr	r2, [r7, #16]
 800a7e2:	68fb      	ldr	r3, [r7, #12]
 800a7e4:	69db      	ldr	r3, [r3, #28]
 800a7e6:	4619      	mov	r1, r3
 800a7e8:	4610      	mov	r0, r2
 800a7ea:	f7fd fcdf 	bl	80081ac <clust2sect>
 800a7ee:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800a7f0:	697b      	ldr	r3, [r7, #20]
 800a7f2:	2b00      	cmp	r3, #0
 800a7f4:	d104      	bne.n	800a800 <f_write+0x17e>
 800a7f6:	68fb      	ldr	r3, [r7, #12]
 800a7f8:	2202      	movs	r2, #2
 800a7fa:	755a      	strb	r2, [r3, #21]
 800a7fc:	2302      	movs	r3, #2
 800a7fe:	e0b1      	b.n	800a964 <f_write+0x2e2>
			sect += csect;
 800a800:	697a      	ldr	r2, [r7, #20]
 800a802:	69bb      	ldr	r3, [r7, #24]
 800a804:	4413      	add	r3, r2
 800a806:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	0a5b      	lsrs	r3, r3, #9
 800a80c:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800a80e:	6a3b      	ldr	r3, [r7, #32]
 800a810:	2b00      	cmp	r3, #0
 800a812:	d03c      	beq.n	800a88e <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800a814:	69ba      	ldr	r2, [r7, #24]
 800a816:	6a3b      	ldr	r3, [r7, #32]
 800a818:	4413      	add	r3, r2
 800a81a:	693a      	ldr	r2, [r7, #16]
 800a81c:	8952      	ldrh	r2, [r2, #10]
 800a81e:	4293      	cmp	r3, r2
 800a820:	d905      	bls.n	800a82e <f_write+0x1ac>
					cc = fs->csize - csect;
 800a822:	693b      	ldr	r3, [r7, #16]
 800a824:	895b      	ldrh	r3, [r3, #10]
 800a826:	461a      	mov	r2, r3
 800a828:	69bb      	ldr	r3, [r7, #24]
 800a82a:	1ad3      	subs	r3, r2, r3
 800a82c:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800a82e:	693b      	ldr	r3, [r7, #16]
 800a830:	7858      	ldrb	r0, [r3, #1]
 800a832:	6a3b      	ldr	r3, [r7, #32]
 800a834:	697a      	ldr	r2, [r7, #20]
 800a836:	69f9      	ldr	r1, [r7, #28]
 800a838:	f7fd f926 	bl	8007a88 <disk_write>
 800a83c:	4603      	mov	r3, r0
 800a83e:	2b00      	cmp	r3, #0
 800a840:	d004      	beq.n	800a84c <f_write+0x1ca>
 800a842:	68fb      	ldr	r3, [r7, #12]
 800a844:	2201      	movs	r2, #1
 800a846:	755a      	strb	r2, [r3, #21]
 800a848:	2301      	movs	r3, #1
 800a84a:	e08b      	b.n	800a964 <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800a84c:	68fb      	ldr	r3, [r7, #12]
 800a84e:	6a1a      	ldr	r2, [r3, #32]
 800a850:	697b      	ldr	r3, [r7, #20]
 800a852:	1ad3      	subs	r3, r2, r3
 800a854:	6a3a      	ldr	r2, [r7, #32]
 800a856:	429a      	cmp	r2, r3
 800a858:	d915      	bls.n	800a886 <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800a85a:	68fb      	ldr	r3, [r7, #12]
 800a85c:	f103 0030 	add.w	r0, r3, #48	; 0x30
 800a860:	68fb      	ldr	r3, [r7, #12]
 800a862:	6a1a      	ldr	r2, [r3, #32]
 800a864:	697b      	ldr	r3, [r7, #20]
 800a866:	1ad3      	subs	r3, r2, r3
 800a868:	025b      	lsls	r3, r3, #9
 800a86a:	69fa      	ldr	r2, [r7, #28]
 800a86c:	4413      	add	r3, r2
 800a86e:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a872:	4619      	mov	r1, r3
 800a874:	f7fd f9d0 	bl	8007c18 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800a878:	68fb      	ldr	r3, [r7, #12]
 800a87a:	7d1b      	ldrb	r3, [r3, #20]
 800a87c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a880:	b2da      	uxtb	r2, r3
 800a882:	68fb      	ldr	r3, [r7, #12]
 800a884:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800a886:	6a3b      	ldr	r3, [r7, #32]
 800a888:	025b      	lsls	r3, r3, #9
 800a88a:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 800a88c:	e03f      	b.n	800a90e <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800a88e:	68fb      	ldr	r3, [r7, #12]
 800a890:	6a1b      	ldr	r3, [r3, #32]
 800a892:	697a      	ldr	r2, [r7, #20]
 800a894:	429a      	cmp	r2, r3
 800a896:	d016      	beq.n	800a8c6 <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 800a898:	68fb      	ldr	r3, [r7, #12]
 800a89a:	699a      	ldr	r2, [r3, #24]
 800a89c:	68fb      	ldr	r3, [r7, #12]
 800a89e:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800a8a0:	429a      	cmp	r2, r3
 800a8a2:	d210      	bcs.n	800a8c6 <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800a8a4:	693b      	ldr	r3, [r7, #16]
 800a8a6:	7858      	ldrb	r0, [r3, #1]
 800a8a8:	68fb      	ldr	r3, [r7, #12]
 800a8aa:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800a8ae:	2301      	movs	r3, #1
 800a8b0:	697a      	ldr	r2, [r7, #20]
 800a8b2:	f7fd f8c9 	bl	8007a48 <disk_read>
 800a8b6:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800a8b8:	2b00      	cmp	r3, #0
 800a8ba:	d004      	beq.n	800a8c6 <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 800a8bc:	68fb      	ldr	r3, [r7, #12]
 800a8be:	2201      	movs	r2, #1
 800a8c0:	755a      	strb	r2, [r3, #21]
 800a8c2:	2301      	movs	r3, #1
 800a8c4:	e04e      	b.n	800a964 <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 800a8c6:	68fb      	ldr	r3, [r7, #12]
 800a8c8:	697a      	ldr	r2, [r7, #20]
 800a8ca:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800a8cc:	68fb      	ldr	r3, [r7, #12]
 800a8ce:	699b      	ldr	r3, [r3, #24]
 800a8d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a8d4:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800a8d8:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800a8da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	429a      	cmp	r2, r3
 800a8e0:	d901      	bls.n	800a8e6 <f_write+0x264>
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800a8e6:	68fb      	ldr	r3, [r7, #12]
 800a8e8:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800a8ec:	68fb      	ldr	r3, [r7, #12]
 800a8ee:	699b      	ldr	r3, [r3, #24]
 800a8f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a8f4:	4413      	add	r3, r2
 800a8f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a8f8:	69f9      	ldr	r1, [r7, #28]
 800a8fa:	4618      	mov	r0, r3
 800a8fc:	f7fd f98c 	bl	8007c18 <mem_cpy>
		fp->flag |= FA_DIRTY;
 800a900:	68fb      	ldr	r3, [r7, #12]
 800a902:	7d1b      	ldrb	r3, [r3, #20]
 800a904:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800a908:	b2da      	uxtb	r2, r3
 800a90a:	68fb      	ldr	r3, [r7, #12]
 800a90c:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800a90e:	69fa      	ldr	r2, [r7, #28]
 800a910:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a912:	4413      	add	r3, r2
 800a914:	61fb      	str	r3, [r7, #28]
 800a916:	68fb      	ldr	r3, [r7, #12]
 800a918:	699a      	ldr	r2, [r3, #24]
 800a91a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a91c:	441a      	add	r2, r3
 800a91e:	68fb      	ldr	r3, [r7, #12]
 800a920:	619a      	str	r2, [r3, #24]
 800a922:	68fb      	ldr	r3, [r7, #12]
 800a924:	68da      	ldr	r2, [r3, #12]
 800a926:	68fb      	ldr	r3, [r7, #12]
 800a928:	699b      	ldr	r3, [r3, #24]
 800a92a:	429a      	cmp	r2, r3
 800a92c:	bf38      	it	cc
 800a92e:	461a      	movcc	r2, r3
 800a930:	68fb      	ldr	r3, [r7, #12]
 800a932:	60da      	str	r2, [r3, #12]
 800a934:	683b      	ldr	r3, [r7, #0]
 800a936:	681a      	ldr	r2, [r3, #0]
 800a938:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a93a:	441a      	add	r2, r3
 800a93c:	683b      	ldr	r3, [r7, #0]
 800a93e:	601a      	str	r2, [r3, #0]
 800a940:	687a      	ldr	r2, [r7, #4]
 800a942:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a944:	1ad3      	subs	r3, r2, r3
 800a946:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	2b00      	cmp	r3, #0
 800a94c:	f47f aed4 	bne.w	800a6f8 <f_write+0x76>
 800a950:	e000      	b.n	800a954 <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800a952:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800a954:	68fb      	ldr	r3, [r7, #12]
 800a956:	7d1b      	ldrb	r3, [r3, #20]
 800a958:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a95c:	b2da      	uxtb	r2, r3
 800a95e:	68fb      	ldr	r3, [r7, #12]
 800a960:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800a962:	2300      	movs	r3, #0
}
 800a964:	4618      	mov	r0, r3
 800a966:	3730      	adds	r7, #48	; 0x30
 800a968:	46bd      	mov	sp, r7
 800a96a:	bd80      	pop	{r7, pc}

0800a96c <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800a96c:	b580      	push	{r7, lr}
 800a96e:	b086      	sub	sp, #24
 800a970:	af00      	add	r7, sp, #0
 800a972:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	f107 0208 	add.w	r2, r7, #8
 800a97a:	4611      	mov	r1, r2
 800a97c:	4618      	mov	r0, r3
 800a97e:	f7ff faf7 	bl	8009f70 <validate>
 800a982:	4603      	mov	r3, r0
 800a984:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800a986:	7dfb      	ldrb	r3, [r7, #23]
 800a988:	2b00      	cmp	r3, #0
 800a98a:	d168      	bne.n	800aa5e <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	7d1b      	ldrb	r3, [r3, #20]
 800a990:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a994:	2b00      	cmp	r3, #0
 800a996:	d062      	beq.n	800aa5e <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	7d1b      	ldrb	r3, [r3, #20]
 800a99c:	b25b      	sxtb	r3, r3
 800a99e:	2b00      	cmp	r3, #0
 800a9a0:	da15      	bge.n	800a9ce <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800a9a2:	68bb      	ldr	r3, [r7, #8]
 800a9a4:	7858      	ldrb	r0, [r3, #1]
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	6a1a      	ldr	r2, [r3, #32]
 800a9b0:	2301      	movs	r3, #1
 800a9b2:	f7fd f869 	bl	8007a88 <disk_write>
 800a9b6:	4603      	mov	r3, r0
 800a9b8:	2b00      	cmp	r3, #0
 800a9ba:	d001      	beq.n	800a9c0 <f_sync+0x54>
 800a9bc:	2301      	movs	r3, #1
 800a9be:	e04f      	b.n	800aa60 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	7d1b      	ldrb	r3, [r3, #20]
 800a9c4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a9c8:	b2da      	uxtb	r2, r3
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800a9ce:	f7fd f899 	bl	8007b04 <get_fattime>
 800a9d2:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800a9d4:	68ba      	ldr	r2, [r7, #8]
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a9da:	4619      	mov	r1, r3
 800a9dc:	4610      	mov	r0, r2
 800a9de:	f7fd fb49 	bl	8008074 <move_window>
 800a9e2:	4603      	mov	r3, r0
 800a9e4:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800a9e6:	7dfb      	ldrb	r3, [r7, #23]
 800a9e8:	2b00      	cmp	r3, #0
 800a9ea:	d138      	bne.n	800aa5e <f_sync+0xf2>
					dir = fp->dir_ptr;
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a9f0:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800a9f2:	68fb      	ldr	r3, [r7, #12]
 800a9f4:	330b      	adds	r3, #11
 800a9f6:	781a      	ldrb	r2, [r3, #0]
 800a9f8:	68fb      	ldr	r3, [r7, #12]
 800a9fa:	330b      	adds	r3, #11
 800a9fc:	f042 0220 	orr.w	r2, r2, #32
 800aa00:	b2d2      	uxtb	r2, r2
 800aa02:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	6818      	ldr	r0, [r3, #0]
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	689b      	ldr	r3, [r3, #8]
 800aa0c:	461a      	mov	r2, r3
 800aa0e:	68f9      	ldr	r1, [r7, #12]
 800aa10:	f7fe f856 	bl	8008ac0 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800aa14:	68fb      	ldr	r3, [r7, #12]
 800aa16:	f103 021c 	add.w	r2, r3, #28
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	68db      	ldr	r3, [r3, #12]
 800aa1e:	4619      	mov	r1, r3
 800aa20:	4610      	mov	r0, r2
 800aa22:	f7fd f8cd 	bl	8007bc0 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800aa26:	68fb      	ldr	r3, [r7, #12]
 800aa28:	3316      	adds	r3, #22
 800aa2a:	6939      	ldr	r1, [r7, #16]
 800aa2c:	4618      	mov	r0, r3
 800aa2e:	f7fd f8c7 	bl	8007bc0 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800aa32:	68fb      	ldr	r3, [r7, #12]
 800aa34:	3312      	adds	r3, #18
 800aa36:	2100      	movs	r1, #0
 800aa38:	4618      	mov	r0, r3
 800aa3a:	f7fd f8a6 	bl	8007b8a <st_word>
					fs->wflag = 1;
 800aa3e:	68bb      	ldr	r3, [r7, #8]
 800aa40:	2201      	movs	r2, #1
 800aa42:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800aa44:	68bb      	ldr	r3, [r7, #8]
 800aa46:	4618      	mov	r0, r3
 800aa48:	f7fd fb42 	bl	80080d0 <sync_fs>
 800aa4c:	4603      	mov	r3, r0
 800aa4e:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	7d1b      	ldrb	r3, [r3, #20]
 800aa54:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800aa58:	b2da      	uxtb	r2, r3
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800aa5e:	7dfb      	ldrb	r3, [r7, #23]
}
 800aa60:	4618      	mov	r0, r3
 800aa62:	3718      	adds	r7, #24
 800aa64:	46bd      	mov	sp, r7
 800aa66:	bd80      	pop	{r7, pc}

0800aa68 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800aa68:	b580      	push	{r7, lr}
 800aa6a:	b084      	sub	sp, #16
 800aa6c:	af00      	add	r7, sp, #0
 800aa6e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800aa70:	6878      	ldr	r0, [r7, #4]
 800aa72:	f7ff ff7b 	bl	800a96c <f_sync>
 800aa76:	4603      	mov	r3, r0
 800aa78:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800aa7a:	7bfb      	ldrb	r3, [r7, #15]
 800aa7c:	2b00      	cmp	r3, #0
 800aa7e:	d118      	bne.n	800aab2 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	f107 0208 	add.w	r2, r7, #8
 800aa86:	4611      	mov	r1, r2
 800aa88:	4618      	mov	r0, r3
 800aa8a:	f7ff fa71 	bl	8009f70 <validate>
 800aa8e:	4603      	mov	r3, r0
 800aa90:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800aa92:	7bfb      	ldrb	r3, [r7, #15]
 800aa94:	2b00      	cmp	r3, #0
 800aa96:	d10c      	bne.n	800aab2 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	691b      	ldr	r3, [r3, #16]
 800aa9c:	4618      	mov	r0, r3
 800aa9e:	f7fd fa45 	bl	8007f2c <dec_lock>
 800aaa2:	4603      	mov	r3, r0
 800aaa4:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800aaa6:	7bfb      	ldrb	r3, [r7, #15]
 800aaa8:	2b00      	cmp	r3, #0
 800aaaa:	d102      	bne.n	800aab2 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	2200      	movs	r2, #0
 800aab0:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800aab2:	7bfb      	ldrb	r3, [r7, #15]
}
 800aab4:	4618      	mov	r0, r3
 800aab6:	3710      	adds	r7, #16
 800aab8:	46bd      	mov	sp, r7
 800aaba:	bd80      	pop	{r7, pc}

0800aabc <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 800aabc:	b580      	push	{r7, lr}
 800aabe:	b090      	sub	sp, #64	; 0x40
 800aac0:	af00      	add	r7, sp, #0
 800aac2:	6078      	str	r0, [r7, #4]
 800aac4:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	f107 0208 	add.w	r2, r7, #8
 800aacc:	4611      	mov	r1, r2
 800aace:	4618      	mov	r0, r3
 800aad0:	f7ff fa4e 	bl	8009f70 <validate>
 800aad4:	4603      	mov	r3, r0
 800aad6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 800aada:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800aade:	2b00      	cmp	r3, #0
 800aae0:	d103      	bne.n	800aaea <f_lseek+0x2e>
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	7d5b      	ldrb	r3, [r3, #21]
 800aae6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 800aaea:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800aaee:	2b00      	cmp	r3, #0
 800aaf0:	d002      	beq.n	800aaf8 <f_lseek+0x3c>
 800aaf2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800aaf6:	e1e6      	b.n	800aec6 <f_lseek+0x40a>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aafc:	2b00      	cmp	r3, #0
 800aafe:	f000 80d1 	beq.w	800aca4 <f_lseek+0x1e8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 800ab02:	683b      	ldr	r3, [r7, #0]
 800ab04:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab08:	d15a      	bne.n	800abc0 <f_lseek+0x104>
			tbl = fp->cltbl;
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab0e:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800ab10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab12:	1d1a      	adds	r2, r3, #4
 800ab14:	627a      	str	r2, [r7, #36]	; 0x24
 800ab16:	681b      	ldr	r3, [r3, #0]
 800ab18:	617b      	str	r3, [r7, #20]
 800ab1a:	2302      	movs	r3, #2
 800ab1c:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	689b      	ldr	r3, [r3, #8]
 800ab22:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 800ab24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab26:	2b00      	cmp	r3, #0
 800ab28:	d03a      	beq.n	800aba0 <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 800ab2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab2c:	613b      	str	r3, [r7, #16]
 800ab2e:	2300      	movs	r3, #0
 800ab30:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ab32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab34:	3302      	adds	r3, #2
 800ab36:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 800ab38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab3a:	60fb      	str	r3, [r7, #12]
 800ab3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ab3e:	3301      	adds	r3, #1
 800ab40:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(&fp->obj, cl);
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800ab46:	4618      	mov	r0, r3
 800ab48:	f7fd fb4f 	bl	80081ea <get_fat>
 800ab4c:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800ab4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab50:	2b01      	cmp	r3, #1
 800ab52:	d804      	bhi.n	800ab5e <f_lseek+0xa2>
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	2202      	movs	r2, #2
 800ab58:	755a      	strb	r2, [r3, #21]
 800ab5a:	2302      	movs	r3, #2
 800ab5c:	e1b3      	b.n	800aec6 <f_lseek+0x40a>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800ab5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab60:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab64:	d104      	bne.n	800ab70 <f_lseek+0xb4>
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	2201      	movs	r2, #1
 800ab6a:	755a      	strb	r2, [r3, #21]
 800ab6c:	2301      	movs	r3, #1
 800ab6e:	e1aa      	b.n	800aec6 <f_lseek+0x40a>
					} while (cl == pcl + 1);
 800ab70:	68fb      	ldr	r3, [r7, #12]
 800ab72:	3301      	adds	r3, #1
 800ab74:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ab76:	429a      	cmp	r2, r3
 800ab78:	d0de      	beq.n	800ab38 <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 800ab7a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ab7c:	697b      	ldr	r3, [r7, #20]
 800ab7e:	429a      	cmp	r2, r3
 800ab80:	d809      	bhi.n	800ab96 <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 800ab82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab84:	1d1a      	adds	r2, r3, #4
 800ab86:	627a      	str	r2, [r7, #36]	; 0x24
 800ab88:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ab8a:	601a      	str	r2, [r3, #0]
 800ab8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab8e:	1d1a      	adds	r2, r3, #4
 800ab90:	627a      	str	r2, [r7, #36]	; 0x24
 800ab92:	693a      	ldr	r2, [r7, #16]
 800ab94:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 800ab96:	68bb      	ldr	r3, [r7, #8]
 800ab98:	699b      	ldr	r3, [r3, #24]
 800ab9a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ab9c:	429a      	cmp	r2, r3
 800ab9e:	d3c4      	bcc.n	800ab2a <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aba4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800aba6:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 800aba8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800abaa:	697b      	ldr	r3, [r7, #20]
 800abac:	429a      	cmp	r2, r3
 800abae:	d803      	bhi.n	800abb8 <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 800abb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800abb2:	2200      	movs	r2, #0
 800abb4:	601a      	str	r2, [r3, #0]
 800abb6:	e184      	b.n	800aec2 <f_lseek+0x406>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 800abb8:	2311      	movs	r3, #17
 800abba:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 800abbe:	e180      	b.n	800aec2 <f_lseek+0x406>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	68db      	ldr	r3, [r3, #12]
 800abc4:	683a      	ldr	r2, [r7, #0]
 800abc6:	429a      	cmp	r2, r3
 800abc8:	d902      	bls.n	800abd0 <f_lseek+0x114>
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	68db      	ldr	r3, [r3, #12]
 800abce:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	683a      	ldr	r2, [r7, #0]
 800abd4:	619a      	str	r2, [r3, #24]
			if (ofs) {
 800abd6:	683b      	ldr	r3, [r7, #0]
 800abd8:	2b00      	cmp	r3, #0
 800abda:	f000 8172 	beq.w	800aec2 <f_lseek+0x406>
				fp->clust = clmt_clust(fp, ofs - 1);
 800abde:	683b      	ldr	r3, [r7, #0]
 800abe0:	3b01      	subs	r3, #1
 800abe2:	4619      	mov	r1, r3
 800abe4:	6878      	ldr	r0, [r7, #4]
 800abe6:	f7fd fd91 	bl	800870c <clmt_clust>
 800abea:	4602      	mov	r2, r0
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 800abf0:	68ba      	ldr	r2, [r7, #8]
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	69db      	ldr	r3, [r3, #28]
 800abf6:	4619      	mov	r1, r3
 800abf8:	4610      	mov	r0, r2
 800abfa:	f7fd fad7 	bl	80081ac <clust2sect>
 800abfe:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 800ac00:	69bb      	ldr	r3, [r7, #24]
 800ac02:	2b00      	cmp	r3, #0
 800ac04:	d104      	bne.n	800ac10 <f_lseek+0x154>
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	2202      	movs	r2, #2
 800ac0a:	755a      	strb	r2, [r3, #21]
 800ac0c:	2302      	movs	r3, #2
 800ac0e:	e15a      	b.n	800aec6 <f_lseek+0x40a>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 800ac10:	683b      	ldr	r3, [r7, #0]
 800ac12:	3b01      	subs	r3, #1
 800ac14:	0a5b      	lsrs	r3, r3, #9
 800ac16:	68ba      	ldr	r2, [r7, #8]
 800ac18:	8952      	ldrh	r2, [r2, #10]
 800ac1a:	3a01      	subs	r2, #1
 800ac1c:	4013      	ands	r3, r2
 800ac1e:	69ba      	ldr	r2, [r7, #24]
 800ac20:	4413      	add	r3, r2
 800ac22:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	699b      	ldr	r3, [r3, #24]
 800ac28:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	f000 8148 	beq.w	800aec2 <f_lseek+0x406>
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	6a1b      	ldr	r3, [r3, #32]
 800ac36:	69ba      	ldr	r2, [r7, #24]
 800ac38:	429a      	cmp	r2, r3
 800ac3a:	f000 8142 	beq.w	800aec2 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	7d1b      	ldrb	r3, [r3, #20]
 800ac42:	b25b      	sxtb	r3, r3
 800ac44:	2b00      	cmp	r3, #0
 800ac46:	da18      	bge.n	800ac7a <f_lseek+0x1be>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800ac48:	68bb      	ldr	r3, [r7, #8]
 800ac4a:	7858      	ldrb	r0, [r3, #1]
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	6a1a      	ldr	r2, [r3, #32]
 800ac56:	2301      	movs	r3, #1
 800ac58:	f7fc ff16 	bl	8007a88 <disk_write>
 800ac5c:	4603      	mov	r3, r0
 800ac5e:	2b00      	cmp	r3, #0
 800ac60:	d004      	beq.n	800ac6c <f_lseek+0x1b0>
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	2201      	movs	r2, #1
 800ac66:	755a      	strb	r2, [r3, #21]
 800ac68:	2301      	movs	r3, #1
 800ac6a:	e12c      	b.n	800aec6 <f_lseek+0x40a>
						fp->flag &= (BYTE)~FA_DIRTY;
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	7d1b      	ldrb	r3, [r3, #20]
 800ac70:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ac74:	b2da      	uxtb	r2, r3
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 800ac7a:	68bb      	ldr	r3, [r7, #8]
 800ac7c:	7858      	ldrb	r0, [r3, #1]
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800ac84:	2301      	movs	r3, #1
 800ac86:	69ba      	ldr	r2, [r7, #24]
 800ac88:	f7fc fede 	bl	8007a48 <disk_read>
 800ac8c:	4603      	mov	r3, r0
 800ac8e:	2b00      	cmp	r3, #0
 800ac90:	d004      	beq.n	800ac9c <f_lseek+0x1e0>
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	2201      	movs	r2, #1
 800ac96:	755a      	strb	r2, [r3, #21]
 800ac98:	2301      	movs	r3, #1
 800ac9a:	e114      	b.n	800aec6 <f_lseek+0x40a>
#endif
					fp->sect = dsc;
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	69ba      	ldr	r2, [r7, #24]
 800aca0:	621a      	str	r2, [r3, #32]
 800aca2:	e10e      	b.n	800aec2 <f_lseek+0x406>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	68db      	ldr	r3, [r3, #12]
 800aca8:	683a      	ldr	r2, [r7, #0]
 800acaa:	429a      	cmp	r2, r3
 800acac:	d908      	bls.n	800acc0 <f_lseek+0x204>
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	7d1b      	ldrb	r3, [r3, #20]
 800acb2:	f003 0302 	and.w	r3, r3, #2
 800acb6:	2b00      	cmp	r3, #0
 800acb8:	d102      	bne.n	800acc0 <f_lseek+0x204>
			ofs = fp->obj.objsize;
 800acba:	687b      	ldr	r3, [r7, #4]
 800acbc:	68db      	ldr	r3, [r3, #12]
 800acbe:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	699b      	ldr	r3, [r3, #24]
 800acc4:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 800acc6:	2300      	movs	r3, #0
 800acc8:	637b      	str	r3, [r7, #52]	; 0x34
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800acce:	619a      	str	r2, [r3, #24]
		if (ofs) {
 800acd0:	683b      	ldr	r3, [r7, #0]
 800acd2:	2b00      	cmp	r3, #0
 800acd4:	f000 80a7 	beq.w	800ae26 <f_lseek+0x36a>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 800acd8:	68bb      	ldr	r3, [r7, #8]
 800acda:	895b      	ldrh	r3, [r3, #10]
 800acdc:	025b      	lsls	r3, r3, #9
 800acde:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 800ace0:	6a3b      	ldr	r3, [r7, #32]
 800ace2:	2b00      	cmp	r3, #0
 800ace4:	d01b      	beq.n	800ad1e <f_lseek+0x262>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 800ace6:	683b      	ldr	r3, [r7, #0]
 800ace8:	1e5a      	subs	r2, r3, #1
 800acea:	69fb      	ldr	r3, [r7, #28]
 800acec:	fbb2 f2f3 	udiv	r2, r2, r3
 800acf0:	6a3b      	ldr	r3, [r7, #32]
 800acf2:	1e59      	subs	r1, r3, #1
 800acf4:	69fb      	ldr	r3, [r7, #28]
 800acf6:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 800acfa:	429a      	cmp	r2, r3
 800acfc:	d30f      	bcc.n	800ad1e <f_lseek+0x262>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 800acfe:	6a3b      	ldr	r3, [r7, #32]
 800ad00:	1e5a      	subs	r2, r3, #1
 800ad02:	69fb      	ldr	r3, [r7, #28]
 800ad04:	425b      	negs	r3, r3
 800ad06:	401a      	ands	r2, r3
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	699b      	ldr	r3, [r3, #24]
 800ad10:	683a      	ldr	r2, [r7, #0]
 800ad12:	1ad3      	subs	r3, r2, r3
 800ad14:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	69db      	ldr	r3, [r3, #28]
 800ad1a:	63bb      	str	r3, [r7, #56]	; 0x38
 800ad1c:	e022      	b.n	800ad64 <f_lseek+0x2a8>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	689b      	ldr	r3, [r3, #8]
 800ad22:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 800ad24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad26:	2b00      	cmp	r3, #0
 800ad28:	d119      	bne.n	800ad5e <f_lseek+0x2a2>
					clst = create_chain(&fp->obj, 0);
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	2100      	movs	r1, #0
 800ad2e:	4618      	mov	r0, r3
 800ad30:	f7fd fc54 	bl	80085dc <create_chain>
 800ad34:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 800ad36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad38:	2b01      	cmp	r3, #1
 800ad3a:	d104      	bne.n	800ad46 <f_lseek+0x28a>
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	2202      	movs	r2, #2
 800ad40:	755a      	strb	r2, [r3, #21]
 800ad42:	2302      	movs	r3, #2
 800ad44:	e0bf      	b.n	800aec6 <f_lseek+0x40a>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800ad46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad48:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ad4c:	d104      	bne.n	800ad58 <f_lseek+0x29c>
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	2201      	movs	r2, #1
 800ad52:	755a      	strb	r2, [r3, #21]
 800ad54:	2301      	movs	r3, #1
 800ad56:	e0b6      	b.n	800aec6 <f_lseek+0x40a>
					fp->obj.sclust = clst;
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ad5c:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ad62:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 800ad64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad66:	2b00      	cmp	r3, #0
 800ad68:	d05d      	beq.n	800ae26 <f_lseek+0x36a>
				while (ofs > bcs) {						/* Cluster following loop */
 800ad6a:	e03a      	b.n	800ade2 <f_lseek+0x326>
					ofs -= bcs; fp->fptr += bcs;
 800ad6c:	683a      	ldr	r2, [r7, #0]
 800ad6e:	69fb      	ldr	r3, [r7, #28]
 800ad70:	1ad3      	subs	r3, r2, r3
 800ad72:	603b      	str	r3, [r7, #0]
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	699a      	ldr	r2, [r3, #24]
 800ad78:	69fb      	ldr	r3, [r7, #28]
 800ad7a:	441a      	add	r2, r3
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	7d1b      	ldrb	r3, [r3, #20]
 800ad84:	f003 0302 	and.w	r3, r3, #2
 800ad88:	2b00      	cmp	r3, #0
 800ad8a:	d00b      	beq.n	800ada4 <f_lseek+0x2e8>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800ad90:	4618      	mov	r0, r3
 800ad92:	f7fd fc23 	bl	80085dc <create_chain>
 800ad96:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 800ad98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad9a:	2b00      	cmp	r3, #0
 800ad9c:	d108      	bne.n	800adb0 <f_lseek+0x2f4>
							ofs = 0; break;
 800ad9e:	2300      	movs	r3, #0
 800ada0:	603b      	str	r3, [r7, #0]
 800ada2:	e022      	b.n	800adea <f_lseek+0x32e>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800ada8:	4618      	mov	r0, r3
 800adaa:	f7fd fa1e 	bl	80081ea <get_fat>
 800adae:	63b8      	str	r0, [r7, #56]	; 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800adb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800adb2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800adb6:	d104      	bne.n	800adc2 <f_lseek+0x306>
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	2201      	movs	r2, #1
 800adbc:	755a      	strb	r2, [r3, #21]
 800adbe:	2301      	movs	r3, #1
 800adc0:	e081      	b.n	800aec6 <f_lseek+0x40a>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 800adc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800adc4:	2b01      	cmp	r3, #1
 800adc6:	d904      	bls.n	800add2 <f_lseek+0x316>
 800adc8:	68bb      	ldr	r3, [r7, #8]
 800adca:	699b      	ldr	r3, [r3, #24]
 800adcc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800adce:	429a      	cmp	r2, r3
 800add0:	d304      	bcc.n	800addc <f_lseek+0x320>
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	2202      	movs	r2, #2
 800add6:	755a      	strb	r2, [r3, #21]
 800add8:	2302      	movs	r3, #2
 800adda:	e074      	b.n	800aec6 <f_lseek+0x40a>
					fp->clust = clst;
 800addc:	687b      	ldr	r3, [r7, #4]
 800adde:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ade0:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 800ade2:	683a      	ldr	r2, [r7, #0]
 800ade4:	69fb      	ldr	r3, [r7, #28]
 800ade6:	429a      	cmp	r2, r3
 800ade8:	d8c0      	bhi.n	800ad6c <f_lseek+0x2b0>
				}
				fp->fptr += ofs;
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	699a      	ldr	r2, [r3, #24]
 800adee:	683b      	ldr	r3, [r7, #0]
 800adf0:	441a      	add	r2, r3
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 800adf6:	683b      	ldr	r3, [r7, #0]
 800adf8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800adfc:	2b00      	cmp	r3, #0
 800adfe:	d012      	beq.n	800ae26 <f_lseek+0x36a>
					nsect = clust2sect(fs, clst);	/* Current sector */
 800ae00:	68bb      	ldr	r3, [r7, #8]
 800ae02:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800ae04:	4618      	mov	r0, r3
 800ae06:	f7fd f9d1 	bl	80081ac <clust2sect>
 800ae0a:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 800ae0c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ae0e:	2b00      	cmp	r3, #0
 800ae10:	d104      	bne.n	800ae1c <f_lseek+0x360>
 800ae12:	687b      	ldr	r3, [r7, #4]
 800ae14:	2202      	movs	r2, #2
 800ae16:	755a      	strb	r2, [r3, #21]
 800ae18:	2302      	movs	r3, #2
 800ae1a:	e054      	b.n	800aec6 <f_lseek+0x40a>
					nsect += (DWORD)(ofs / SS(fs));
 800ae1c:	683b      	ldr	r3, [r7, #0]
 800ae1e:	0a5b      	lsrs	r3, r3, #9
 800ae20:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ae22:	4413      	add	r3, r2
 800ae24:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 800ae26:	687b      	ldr	r3, [r7, #4]
 800ae28:	699a      	ldr	r2, [r3, #24]
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	68db      	ldr	r3, [r3, #12]
 800ae2e:	429a      	cmp	r2, r3
 800ae30:	d90a      	bls.n	800ae48 <f_lseek+0x38c>
			fp->obj.objsize = fp->fptr;
 800ae32:	687b      	ldr	r3, [r7, #4]
 800ae34:	699a      	ldr	r2, [r3, #24]
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	7d1b      	ldrb	r3, [r3, #20]
 800ae3e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ae42:	b2da      	uxtb	r2, r3
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	699b      	ldr	r3, [r3, #24]
 800ae4c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ae50:	2b00      	cmp	r3, #0
 800ae52:	d036      	beq.n	800aec2 <f_lseek+0x406>
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	6a1b      	ldr	r3, [r3, #32]
 800ae58:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ae5a:	429a      	cmp	r2, r3
 800ae5c:	d031      	beq.n	800aec2 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	7d1b      	ldrb	r3, [r3, #20]
 800ae62:	b25b      	sxtb	r3, r3
 800ae64:	2b00      	cmp	r3, #0
 800ae66:	da18      	bge.n	800ae9a <f_lseek+0x3de>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800ae68:	68bb      	ldr	r3, [r7, #8]
 800ae6a:	7858      	ldrb	r0, [r3, #1]
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	6a1a      	ldr	r2, [r3, #32]
 800ae76:	2301      	movs	r3, #1
 800ae78:	f7fc fe06 	bl	8007a88 <disk_write>
 800ae7c:	4603      	mov	r3, r0
 800ae7e:	2b00      	cmp	r3, #0
 800ae80:	d004      	beq.n	800ae8c <f_lseek+0x3d0>
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	2201      	movs	r2, #1
 800ae86:	755a      	strb	r2, [r3, #21]
 800ae88:	2301      	movs	r3, #1
 800ae8a:	e01c      	b.n	800aec6 <f_lseek+0x40a>
				fp->flag &= (BYTE)~FA_DIRTY;
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	7d1b      	ldrb	r3, [r3, #20]
 800ae90:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ae94:	b2da      	uxtb	r2, r3
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800ae9a:	68bb      	ldr	r3, [r7, #8]
 800ae9c:	7858      	ldrb	r0, [r3, #1]
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800aea4:	2301      	movs	r3, #1
 800aea6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800aea8:	f7fc fdce 	bl	8007a48 <disk_read>
 800aeac:	4603      	mov	r3, r0
 800aeae:	2b00      	cmp	r3, #0
 800aeb0:	d004      	beq.n	800aebc <f_lseek+0x400>
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	2201      	movs	r2, #1
 800aeb6:	755a      	strb	r2, [r3, #21]
 800aeb8:	2301      	movs	r3, #1
 800aeba:	e004      	b.n	800aec6 <f_lseek+0x40a>
#endif
			fp->sect = nsect;
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800aec0:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 800aec2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 800aec6:	4618      	mov	r0, r3
 800aec8:	3740      	adds	r7, #64	; 0x40
 800aeca:	46bd      	mov	sp, r7
 800aecc:	bd80      	pop	{r7, pc}

0800aece <f_opendir>:

FRESULT f_opendir (
	DIR* dp,			/* Pointer to directory object to create */
	const TCHAR* path	/* Pointer to the directory path */
)
{
 800aece:	b580      	push	{r7, lr}
 800aed0:	b086      	sub	sp, #24
 800aed2:	af00      	add	r7, sp, #0
 800aed4:	6078      	str	r0, [r7, #4]
 800aed6:	6039      	str	r1, [r7, #0]
	FATFS *fs;
	_FDID *obj;
	DEF_NAMBUF


	if (!dp) return FR_INVALID_OBJECT;
 800aed8:	687b      	ldr	r3, [r7, #4]
 800aeda:	2b00      	cmp	r3, #0
 800aedc:	d101      	bne.n	800aee2 <f_opendir+0x14>
 800aede:	2309      	movs	r3, #9
 800aee0:	e074      	b.n	800afcc <f_opendir+0xfe>

	/* Get logical drive */
	obj = &dp->obj;
 800aee2:	687b      	ldr	r3, [r7, #4]
 800aee4:	613b      	str	r3, [r7, #16]
	res = find_volume(&path, &fs, 0);
 800aee6:	f107 0108 	add.w	r1, r7, #8
 800aeea:	463b      	mov	r3, r7
 800aeec:	2200      	movs	r2, #0
 800aeee:	4618      	mov	r0, r3
 800aef0:	f7fe fdf2 	bl	8009ad8 <find_volume>
 800aef4:	4603      	mov	r3, r0
 800aef6:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800aef8:	7dfb      	ldrb	r3, [r7, #23]
 800aefa:	2b00      	cmp	r3, #0
 800aefc:	d15f      	bne.n	800afbe <f_opendir+0xf0>
		obj->fs = fs;
 800aefe:	68ba      	ldr	r2, [r7, #8]
 800af00:	693b      	ldr	r3, [r7, #16]
 800af02:	601a      	str	r2, [r3, #0]
		INIT_NAMBUF(fs);
 800af04:	f44f 7000 	mov.w	r0, #512	; 0x200
 800af08:	f000 fc7d 	bl	800b806 <ff_memalloc>
 800af0c:	60f8      	str	r0, [r7, #12]
 800af0e:	68fb      	ldr	r3, [r7, #12]
 800af10:	2b00      	cmp	r3, #0
 800af12:	d101      	bne.n	800af18 <f_opendir+0x4a>
 800af14:	2311      	movs	r3, #17
 800af16:	e059      	b.n	800afcc <f_opendir+0xfe>
 800af18:	68bb      	ldr	r3, [r7, #8]
 800af1a:	68fa      	ldr	r2, [r7, #12]
 800af1c:	60da      	str	r2, [r3, #12]
		res = follow_path(dp, path);			/* Follow the path to the directory */
 800af1e:	683b      	ldr	r3, [r7, #0]
 800af20:	4619      	mov	r1, r3
 800af22:	6878      	ldr	r0, [r7, #4]
 800af24:	f7fe fccc 	bl	80098c0 <follow_path>
 800af28:	4603      	mov	r3, r0
 800af2a:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK) {						/* Follow completed */
 800af2c:	7dfb      	ldrb	r3, [r7, #23]
 800af2e:	2b00      	cmp	r3, #0
 800af30:	d13d      	bne.n	800afae <f_opendir+0xe0>
			if (!(dp->fn[NSFLAG] & NS_NONAME)) {	/* It is not the origin directory itself */
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800af38:	b25b      	sxtb	r3, r3
 800af3a:	2b00      	cmp	r3, #0
 800af3c:	db12      	blt.n	800af64 <f_opendir+0x96>
				if (obj->attr & AM_DIR) {		/* This object is a sub-directory */
 800af3e:	693b      	ldr	r3, [r7, #16]
 800af40:	799b      	ldrb	r3, [r3, #6]
 800af42:	f003 0310 	and.w	r3, r3, #16
 800af46:	2b00      	cmp	r3, #0
 800af48:	d00a      	beq.n	800af60 <f_opendir+0x92>
						obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
						obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
					} else
#endif
					{
						obj->sclust = ld_clust(fs, dp->dir);	/* Get object allocation info */
 800af4a:	68ba      	ldr	r2, [r7, #8]
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	6a1b      	ldr	r3, [r3, #32]
 800af50:	4619      	mov	r1, r3
 800af52:	4610      	mov	r0, r2
 800af54:	f7fd fd95 	bl	8008a82 <ld_clust>
 800af58:	4602      	mov	r2, r0
 800af5a:	693b      	ldr	r3, [r7, #16]
 800af5c:	609a      	str	r2, [r3, #8]
 800af5e:	e001      	b.n	800af64 <f_opendir+0x96>
					}
				} else {						/* This object is a file */
					res = FR_NO_PATH;
 800af60:	2305      	movs	r3, #5
 800af62:	75fb      	strb	r3, [r7, #23]
				}
			}
			if (res == FR_OK) {
 800af64:	7dfb      	ldrb	r3, [r7, #23]
 800af66:	2b00      	cmp	r3, #0
 800af68:	d121      	bne.n	800afae <f_opendir+0xe0>
				obj->id = fs->id;
 800af6a:	68bb      	ldr	r3, [r7, #8]
 800af6c:	88da      	ldrh	r2, [r3, #6]
 800af6e:	693b      	ldr	r3, [r7, #16]
 800af70:	809a      	strh	r2, [r3, #4]
				res = dir_sdi(dp, 0);			/* Rewind directory */
 800af72:	2100      	movs	r1, #0
 800af74:	6878      	ldr	r0, [r7, #4]
 800af76:	f7fd fbfd 	bl	8008774 <dir_sdi>
 800af7a:	4603      	mov	r3, r0
 800af7c:	75fb      	strb	r3, [r7, #23]
#if _FS_LOCK != 0
				if (res == FR_OK) {
 800af7e:	7dfb      	ldrb	r3, [r7, #23]
 800af80:	2b00      	cmp	r3, #0
 800af82:	d114      	bne.n	800afae <f_opendir+0xe0>
					if (obj->sclust) {
 800af84:	693b      	ldr	r3, [r7, #16]
 800af86:	689b      	ldr	r3, [r3, #8]
 800af88:	2b00      	cmp	r3, #0
 800af8a:	d00d      	beq.n	800afa8 <f_opendir+0xda>
						obj->lockid = inc_lock(dp, 0);	/* Lock the sub directory */
 800af8c:	2100      	movs	r1, #0
 800af8e:	6878      	ldr	r0, [r7, #4]
 800af90:	f7fc ff3e 	bl	8007e10 <inc_lock>
 800af94:	4602      	mov	r2, r0
 800af96:	693b      	ldr	r3, [r7, #16]
 800af98:	611a      	str	r2, [r3, #16]
						if (!obj->lockid) res = FR_TOO_MANY_OPEN_FILES;
 800af9a:	693b      	ldr	r3, [r7, #16]
 800af9c:	691b      	ldr	r3, [r3, #16]
 800af9e:	2b00      	cmp	r3, #0
 800afa0:	d105      	bne.n	800afae <f_opendir+0xe0>
 800afa2:	2312      	movs	r3, #18
 800afa4:	75fb      	strb	r3, [r7, #23]
 800afa6:	e002      	b.n	800afae <f_opendir+0xe0>
					} else {
						obj->lockid = 0;	/* Root directory need not to be locked */
 800afa8:	693b      	ldr	r3, [r7, #16]
 800afaa:	2200      	movs	r2, #0
 800afac:	611a      	str	r2, [r3, #16]
					}
				}
#endif
			}
		}
		FREE_NAMBUF();
 800afae:	68f8      	ldr	r0, [r7, #12]
 800afb0:	f000 fc35 	bl	800b81e <ff_memfree>
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 800afb4:	7dfb      	ldrb	r3, [r7, #23]
 800afb6:	2b04      	cmp	r3, #4
 800afb8:	d101      	bne.n	800afbe <f_opendir+0xf0>
 800afba:	2305      	movs	r3, #5
 800afbc:	75fb      	strb	r3, [r7, #23]
	}
	if (res != FR_OK) obj->fs = 0;		/* Invalidate the directory object if function faild */
 800afbe:	7dfb      	ldrb	r3, [r7, #23]
 800afc0:	2b00      	cmp	r3, #0
 800afc2:	d002      	beq.n	800afca <f_opendir+0xfc>
 800afc4:	693b      	ldr	r3, [r7, #16]
 800afc6:	2200      	movs	r2, #0
 800afc8:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800afca:	7dfb      	ldrb	r3, [r7, #23]
}
 800afcc:	4618      	mov	r0, r3
 800afce:	3718      	adds	r7, #24
 800afd0:	46bd      	mov	sp, r7
 800afd2:	bd80      	pop	{r7, pc}

0800afd4 <f_closedir>:
/*-----------------------------------------------------------------------*/

FRESULT f_closedir (
	DIR *dp		/* Pointer to the directory object to be closed */
)
{
 800afd4:	b580      	push	{r7, lr}
 800afd6:	b084      	sub	sp, #16
 800afd8:	af00      	add	r7, sp, #0
 800afda:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;


	res = validate(&dp->obj, &fs);			/* Check validity of the file object */
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	f107 0208 	add.w	r2, r7, #8
 800afe2:	4611      	mov	r1, r2
 800afe4:	4618      	mov	r0, r3
 800afe6:	f7fe ffc3 	bl	8009f70 <validate>
 800afea:	4603      	mov	r3, r0
 800afec:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800afee:	7bfb      	ldrb	r3, [r7, #15]
 800aff0:	2b00      	cmp	r3, #0
 800aff2:	d110      	bne.n	800b016 <f_closedir+0x42>
#if _FS_LOCK != 0
		if (dp->obj.lockid) {				/* Decrement sub-directory open counter */
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	691b      	ldr	r3, [r3, #16]
 800aff8:	2b00      	cmp	r3, #0
 800affa:	d006      	beq.n	800b00a <f_closedir+0x36>
			res = dec_lock(dp->obj.lockid);
 800affc:	687b      	ldr	r3, [r7, #4]
 800affe:	691b      	ldr	r3, [r3, #16]
 800b000:	4618      	mov	r0, r3
 800b002:	f7fc ff93 	bl	8007f2c <dec_lock>
 800b006:	4603      	mov	r3, r0
 800b008:	73fb      	strb	r3, [r7, #15]
		}
		if (res == FR_OK)
 800b00a:	7bfb      	ldrb	r3, [r7, #15]
 800b00c:	2b00      	cmp	r3, #0
 800b00e:	d102      	bne.n	800b016 <f_closedir+0x42>
#endif
		{
			dp->obj.fs = 0;			/* Invalidate directory object */
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	2200      	movs	r2, #0
 800b014:	601a      	str	r2, [r3, #0]
		}
#if _FS_REENTRANT
		unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
	}
	return res;
 800b016:	7bfb      	ldrb	r3, [r7, #15]
}
 800b018:	4618      	mov	r0, r3
 800b01a:	3710      	adds	r7, #16
 800b01c:	46bd      	mov	sp, r7
 800b01e:	bd80      	pop	{r7, pc}

0800b020 <f_readdir>:

FRESULT f_readdir (
	DIR* dp,			/* Pointer to the open directory object */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 800b020:	b580      	push	{r7, lr}
 800b022:	b086      	sub	sp, #24
 800b024:	af00      	add	r7, sp, #0
 800b026:	6078      	str	r0, [r7, #4]
 800b028:	6039      	str	r1, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DEF_NAMBUF


	res = validate(&dp->obj, &fs);	/* Check validity of the directory object */
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	f107 020c 	add.w	r2, r7, #12
 800b030:	4611      	mov	r1, r2
 800b032:	4618      	mov	r0, r3
 800b034:	f7fe ff9c 	bl	8009f70 <validate>
 800b038:	4603      	mov	r3, r0
 800b03a:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800b03c:	7dfb      	ldrb	r3, [r7, #23]
 800b03e:	2b00      	cmp	r3, #0
 800b040:	d136      	bne.n	800b0b0 <f_readdir+0x90>
		if (!fno) {
 800b042:	683b      	ldr	r3, [r7, #0]
 800b044:	2b00      	cmp	r3, #0
 800b046:	d106      	bne.n	800b056 <f_readdir+0x36>
			res = dir_sdi(dp, 0);			/* Rewind the directory object */
 800b048:	2100      	movs	r1, #0
 800b04a:	6878      	ldr	r0, [r7, #4]
 800b04c:	f7fd fb92 	bl	8008774 <dir_sdi>
 800b050:	4603      	mov	r3, r0
 800b052:	75fb      	strb	r3, [r7, #23]
 800b054:	e02c      	b.n	800b0b0 <f_readdir+0x90>
		} else {
			INIT_NAMBUF(fs);
 800b056:	f44f 7000 	mov.w	r0, #512	; 0x200
 800b05a:	f000 fbd4 	bl	800b806 <ff_memalloc>
 800b05e:	6138      	str	r0, [r7, #16]
 800b060:	693b      	ldr	r3, [r7, #16]
 800b062:	2b00      	cmp	r3, #0
 800b064:	d101      	bne.n	800b06a <f_readdir+0x4a>
 800b066:	2311      	movs	r3, #17
 800b068:	e023      	b.n	800b0b2 <f_readdir+0x92>
 800b06a:	68fb      	ldr	r3, [r7, #12]
 800b06c:	693a      	ldr	r2, [r7, #16]
 800b06e:	60da      	str	r2, [r3, #12]
			res = dir_read(dp, 0);			/* Read an item */
 800b070:	2100      	movs	r1, #0
 800b072:	6878      	ldr	r0, [r7, #4]
 800b074:	f7fd ff2f 	bl	8008ed6 <dir_read>
 800b078:	4603      	mov	r3, r0
 800b07a:	75fb      	strb	r3, [r7, #23]
			if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory */
 800b07c:	7dfb      	ldrb	r3, [r7, #23]
 800b07e:	2b04      	cmp	r3, #4
 800b080:	d101      	bne.n	800b086 <f_readdir+0x66>
 800b082:	2300      	movs	r3, #0
 800b084:	75fb      	strb	r3, [r7, #23]
			if (res == FR_OK) {				/* A valid entry is found */
 800b086:	7dfb      	ldrb	r3, [r7, #23]
 800b088:	2b00      	cmp	r3, #0
 800b08a:	d10e      	bne.n	800b0aa <f_readdir+0x8a>
				get_fileinfo(dp, fno);		/* Get the object information */
 800b08c:	6839      	ldr	r1, [r7, #0]
 800b08e:	6878      	ldr	r0, [r7, #4]
 800b090:	f7fe f980 	bl	8009394 <get_fileinfo>
				res = dir_next(dp, 0);		/* Increment index for next */
 800b094:	2100      	movs	r1, #0
 800b096:	6878      	ldr	r0, [r7, #4]
 800b098:	f7fd fbe7 	bl	800886a <dir_next>
 800b09c:	4603      	mov	r3, r0
 800b09e:	75fb      	strb	r3, [r7, #23]
				if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory now */
 800b0a0:	7dfb      	ldrb	r3, [r7, #23]
 800b0a2:	2b04      	cmp	r3, #4
 800b0a4:	d101      	bne.n	800b0aa <f_readdir+0x8a>
 800b0a6:	2300      	movs	r3, #0
 800b0a8:	75fb      	strb	r3, [r7, #23]
			}
			FREE_NAMBUF();
 800b0aa:	6938      	ldr	r0, [r7, #16]
 800b0ac:	f000 fbb7 	bl	800b81e <ff_memfree>
		}
	}
	LEAVE_FF(fs, res);
 800b0b0:	7dfb      	ldrb	r3, [r7, #23]
}
 800b0b2:	4618      	mov	r0, r3
 800b0b4:	3718      	adds	r7, #24
 800b0b6:	46bd      	mov	sp, r7
 800b0b8:	bd80      	pop	{r7, pc}

0800b0ba <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Path name of the logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 800b0ba:	b580      	push	{r7, lr}
 800b0bc:	b092      	sub	sp, #72	; 0x48
 800b0be:	af00      	add	r7, sp, #0
 800b0c0:	60f8      	str	r0, [r7, #12]
 800b0c2:	60b9      	str	r1, [r7, #8]
 800b0c4:	607a      	str	r2, [r7, #4]
	BYTE *p;
	_FDID obj;


	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 800b0c6:	f107 0128 	add.w	r1, r7, #40	; 0x28
 800b0ca:	f107 030c 	add.w	r3, r7, #12
 800b0ce:	2200      	movs	r2, #0
 800b0d0:	4618      	mov	r0, r3
 800b0d2:	f7fe fd01 	bl	8009ad8 <find_volume>
 800b0d6:	4603      	mov	r3, r0
 800b0d8:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	if (res == FR_OK) {
 800b0dc:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800b0e0:	2b00      	cmp	r3, #0
 800b0e2:	f040 8099 	bne.w	800b218 <f_getfree+0x15e>
		*fatfs = fs;				/* Return ptr to the fs object */
 800b0e6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	601a      	str	r2, [r3, #0]
		/* If free_clst is valid, return it without full cluster scan */
		if (fs->free_clst <= fs->n_fatent - 2) {
 800b0ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b0ee:	695a      	ldr	r2, [r3, #20]
 800b0f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b0f2:	699b      	ldr	r3, [r3, #24]
 800b0f4:	3b02      	subs	r3, #2
 800b0f6:	429a      	cmp	r2, r3
 800b0f8:	d804      	bhi.n	800b104 <f_getfree+0x4a>
			*nclst = fs->free_clst;
 800b0fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b0fc:	695a      	ldr	r2, [r3, #20]
 800b0fe:	68bb      	ldr	r3, [r7, #8]
 800b100:	601a      	str	r2, [r3, #0]
 800b102:	e089      	b.n	800b218 <f_getfree+0x15e>
		} else {
			/* Get number of free clusters */
			nfree = 0;
 800b104:	2300      	movs	r3, #0
 800b106:	643b      	str	r3, [r7, #64]	; 0x40
			if (fs->fs_type == FS_FAT12) {	/* FAT12: Sector unalighed FAT entries */
 800b108:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b10a:	781b      	ldrb	r3, [r3, #0]
 800b10c:	2b01      	cmp	r3, #1
 800b10e:	d128      	bne.n	800b162 <f_getfree+0xa8>
				clst = 2; obj.fs = fs;
 800b110:	2302      	movs	r3, #2
 800b112:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b114:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b116:	617b      	str	r3, [r7, #20]
				do {
					stat = get_fat(&obj, clst);
 800b118:	f107 0314 	add.w	r3, r7, #20
 800b11c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800b11e:	4618      	mov	r0, r3
 800b120:	f7fd f863 	bl	80081ea <get_fat>
 800b124:	62f8      	str	r0, [r7, #44]	; 0x2c
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 800b126:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b128:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b12c:	d103      	bne.n	800b136 <f_getfree+0x7c>
 800b12e:	2301      	movs	r3, #1
 800b130:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800b134:	e063      	b.n	800b1fe <f_getfree+0x144>
					if (stat == 1) { res = FR_INT_ERR; break; }
 800b136:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b138:	2b01      	cmp	r3, #1
 800b13a:	d103      	bne.n	800b144 <f_getfree+0x8a>
 800b13c:	2302      	movs	r3, #2
 800b13e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800b142:	e05c      	b.n	800b1fe <f_getfree+0x144>
					if (stat == 0) nfree++;
 800b144:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b146:	2b00      	cmp	r3, #0
 800b148:	d102      	bne.n	800b150 <f_getfree+0x96>
 800b14a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b14c:	3301      	adds	r3, #1
 800b14e:	643b      	str	r3, [r7, #64]	; 0x40
				} while (++clst < fs->n_fatent);
 800b150:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b152:	3301      	adds	r3, #1
 800b154:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b156:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b158:	699b      	ldr	r3, [r3, #24]
 800b15a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800b15c:	429a      	cmp	r2, r3
 800b15e:	d3db      	bcc.n	800b118 <f_getfree+0x5e>
 800b160:	e04d      	b.n	800b1fe <f_getfree+0x144>
						i = (i + 1) % SS(fs);
					} while (clst);
				} else
#endif
				{	/* FAT16/32: Sector alighed FAT entries */
					clst = fs->n_fatent; sect = fs->fatbase;
 800b162:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b164:	699b      	ldr	r3, [r3, #24]
 800b166:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b168:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b16a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b16c:	63bb      	str	r3, [r7, #56]	; 0x38
					i = 0; p = 0;
 800b16e:	2300      	movs	r3, #0
 800b170:	637b      	str	r3, [r7, #52]	; 0x34
 800b172:	2300      	movs	r3, #0
 800b174:	633b      	str	r3, [r7, #48]	; 0x30
					do {
						if (i == 0) {
 800b176:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b178:	2b00      	cmp	r3, #0
 800b17a:	d113      	bne.n	800b1a4 <f_getfree+0xea>
							res = move_window(fs, sect++);
 800b17c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b17e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b180:	1c5a      	adds	r2, r3, #1
 800b182:	63ba      	str	r2, [r7, #56]	; 0x38
 800b184:	4619      	mov	r1, r3
 800b186:	f7fc ff75 	bl	8008074 <move_window>
 800b18a:	4603      	mov	r3, r0
 800b18c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
							if (res != FR_OK) break;
 800b190:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800b194:	2b00      	cmp	r3, #0
 800b196:	d131      	bne.n	800b1fc <f_getfree+0x142>
							p = fs->win;
 800b198:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b19a:	3334      	adds	r3, #52	; 0x34
 800b19c:	633b      	str	r3, [r7, #48]	; 0x30
							i = SS(fs);
 800b19e:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b1a2:	637b      	str	r3, [r7, #52]	; 0x34
						}
						if (fs->fs_type == FS_FAT16) {
 800b1a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b1a6:	781b      	ldrb	r3, [r3, #0]
 800b1a8:	2b02      	cmp	r3, #2
 800b1aa:	d10f      	bne.n	800b1cc <f_getfree+0x112>
							if (ld_word(p) == 0) nfree++;
 800b1ac:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b1ae:	f7fc fcb1 	bl	8007b14 <ld_word>
 800b1b2:	4603      	mov	r3, r0
 800b1b4:	2b00      	cmp	r3, #0
 800b1b6:	d102      	bne.n	800b1be <f_getfree+0x104>
 800b1b8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b1ba:	3301      	adds	r3, #1
 800b1bc:	643b      	str	r3, [r7, #64]	; 0x40
							p += 2; i -= 2;
 800b1be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b1c0:	3302      	adds	r3, #2
 800b1c2:	633b      	str	r3, [r7, #48]	; 0x30
 800b1c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b1c6:	3b02      	subs	r3, #2
 800b1c8:	637b      	str	r3, [r7, #52]	; 0x34
 800b1ca:	e010      	b.n	800b1ee <f_getfree+0x134>
						} else {
							if ((ld_dword(p) & 0x0FFFFFFF) == 0) nfree++;
 800b1cc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b1ce:	f7fc fcb9 	bl	8007b44 <ld_dword>
 800b1d2:	4603      	mov	r3, r0
 800b1d4:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800b1d8:	2b00      	cmp	r3, #0
 800b1da:	d102      	bne.n	800b1e2 <f_getfree+0x128>
 800b1dc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b1de:	3301      	adds	r3, #1
 800b1e0:	643b      	str	r3, [r7, #64]	; 0x40
							p += 4; i -= 4;
 800b1e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b1e4:	3304      	adds	r3, #4
 800b1e6:	633b      	str	r3, [r7, #48]	; 0x30
 800b1e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b1ea:	3b04      	subs	r3, #4
 800b1ec:	637b      	str	r3, [r7, #52]	; 0x34
						}
					} while (--clst);
 800b1ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b1f0:	3b01      	subs	r3, #1
 800b1f2:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b1f4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b1f6:	2b00      	cmp	r3, #0
 800b1f8:	d1bd      	bne.n	800b176 <f_getfree+0xbc>
 800b1fa:	e000      	b.n	800b1fe <f_getfree+0x144>
							if (res != FR_OK) break;
 800b1fc:	bf00      	nop
				}
			}
			*nclst = nfree;			/* Return the free clusters */
 800b1fe:	68bb      	ldr	r3, [r7, #8]
 800b200:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800b202:	601a      	str	r2, [r3, #0]
			fs->free_clst = nfree;	/* Now free_clst is valid */
 800b204:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b206:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800b208:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;		/* FSInfo is to be updated */
 800b20a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b20c:	791a      	ldrb	r2, [r3, #4]
 800b20e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b210:	f042 0201 	orr.w	r2, r2, #1
 800b214:	b2d2      	uxtb	r2, r2
 800b216:	711a      	strb	r2, [r3, #4]
		}
	}

	LEAVE_FF(fs, res);
 800b218:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 800b21c:	4618      	mov	r0, r3
 800b21e:	3748      	adds	r7, #72	; 0x48
 800b220:	46bd      	mov	sp, r7
 800b222:	bd80      	pop	{r7, pc}

0800b224 <putc_bfd>:
static
void putc_bfd (		/* Buffered write with code conversion */
	putbuff* pb,
	TCHAR c
)
{
 800b224:	b580      	push	{r7, lr}
 800b226:	b084      	sub	sp, #16
 800b228:	af00      	add	r7, sp, #0
 800b22a:	6078      	str	r0, [r7, #4]
 800b22c:	460b      	mov	r3, r1
 800b22e:	70fb      	strb	r3, [r7, #3]
	UINT bw;
	int i;


	if (_USE_STRFUNC == 2 && c == '\n') {	 /* LF -> CRLF conversion */
 800b230:	78fb      	ldrb	r3, [r7, #3]
 800b232:	2b0a      	cmp	r3, #10
 800b234:	d103      	bne.n	800b23e <putc_bfd+0x1a>
		putc_bfd(pb, '\r');
 800b236:	210d      	movs	r1, #13
 800b238:	6878      	ldr	r0, [r7, #4]
 800b23a:	f7ff fff3 	bl	800b224 <putc_bfd>
	}

	i = pb->idx;		/* Write index of pb->buf[] */
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	685b      	ldr	r3, [r3, #4]
 800b242:	60fb      	str	r3, [r7, #12]
	if (i < 0) return;
 800b244:	68fb      	ldr	r3, [r7, #12]
 800b246:	2b00      	cmp	r3, #0
 800b248:	db25      	blt.n	800b296 <putc_bfd+0x72>
	if (c >= 0x100)
		pb->buf[i++] = (BYTE)(c >> 8);
	pb->buf[i++] = (BYTE)c;
#endif
#else							/* Write a character without conversion */
	pb->buf[i++] = (BYTE)c;
 800b24a:	68fb      	ldr	r3, [r7, #12]
 800b24c:	1c5a      	adds	r2, r3, #1
 800b24e:	60fa      	str	r2, [r7, #12]
 800b250:	687a      	ldr	r2, [r7, #4]
 800b252:	4413      	add	r3, r2
 800b254:	78fa      	ldrb	r2, [r7, #3]
 800b256:	731a      	strb	r2, [r3, #12]
#endif

	if (i >= (int)(sizeof pb->buf) - 3) {	/* Write buffered characters to the file */
 800b258:	68fb      	ldr	r3, [r7, #12]
 800b25a:	2b3c      	cmp	r3, #60	; 0x3c
 800b25c:	dd12      	ble.n	800b284 <putc_bfd+0x60>
		f_write(pb->fp, pb->buf, (UINT)i, &bw);
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	6818      	ldr	r0, [r3, #0]
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	f103 010c 	add.w	r1, r3, #12
 800b268:	68fa      	ldr	r2, [r7, #12]
 800b26a:	f107 0308 	add.w	r3, r7, #8
 800b26e:	f7ff fa08 	bl	800a682 <f_write>
		i = (bw == (UINT)i) ? 0 : -1;
 800b272:	68ba      	ldr	r2, [r7, #8]
 800b274:	68fb      	ldr	r3, [r7, #12]
 800b276:	429a      	cmp	r2, r3
 800b278:	d101      	bne.n	800b27e <putc_bfd+0x5a>
 800b27a:	2300      	movs	r3, #0
 800b27c:	e001      	b.n	800b282 <putc_bfd+0x5e>
 800b27e:	f04f 33ff 	mov.w	r3, #4294967295
 800b282:	60fb      	str	r3, [r7, #12]
	}
	pb->idx = i;
 800b284:	687b      	ldr	r3, [r7, #4]
 800b286:	68fa      	ldr	r2, [r7, #12]
 800b288:	605a      	str	r2, [r3, #4]
	pb->nchr++;
 800b28a:	687b      	ldr	r3, [r7, #4]
 800b28c:	689b      	ldr	r3, [r3, #8]
 800b28e:	1c5a      	adds	r2, r3, #1
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	609a      	str	r2, [r3, #8]
 800b294:	e000      	b.n	800b298 <putc_bfd+0x74>
	if (i < 0) return;
 800b296:	bf00      	nop
}
 800b298:	3710      	adds	r7, #16
 800b29a:	46bd      	mov	sp, r7
 800b29c:	bd80      	pop	{r7, pc}

0800b29e <putc_flush>:

static
int putc_flush (		/* Flush left characters in the buffer */
	putbuff* pb
)
{
 800b29e:	b580      	push	{r7, lr}
 800b2a0:	b084      	sub	sp, #16
 800b2a2:	af00      	add	r7, sp, #0
 800b2a4:	6078      	str	r0, [r7, #4]
	UINT nw;

	if (   pb->idx >= 0	/* Flush buffered characters to the file */
 800b2a6:	687b      	ldr	r3, [r7, #4]
 800b2a8:	685b      	ldr	r3, [r3, #4]
 800b2aa:	2b00      	cmp	r3, #0
 800b2ac:	db16      	blt.n	800b2dc <putc_flush+0x3e>
		&& f_write(pb->fp, pb->buf, (UINT)pb->idx, &nw) == FR_OK
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	6818      	ldr	r0, [r3, #0]
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	f103 010c 	add.w	r1, r3, #12
 800b2b8:	687b      	ldr	r3, [r7, #4]
 800b2ba:	685b      	ldr	r3, [r3, #4]
 800b2bc:	461a      	mov	r2, r3
 800b2be:	f107 030c 	add.w	r3, r7, #12
 800b2c2:	f7ff f9de 	bl	800a682 <f_write>
 800b2c6:	4603      	mov	r3, r0
 800b2c8:	2b00      	cmp	r3, #0
 800b2ca:	d107      	bne.n	800b2dc <putc_flush+0x3e>
		&& (UINT)pb->idx == nw) return pb->nchr;
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	685b      	ldr	r3, [r3, #4]
 800b2d0:	68fa      	ldr	r2, [r7, #12]
 800b2d2:	4293      	cmp	r3, r2
 800b2d4:	d102      	bne.n	800b2dc <putc_flush+0x3e>
 800b2d6:	687b      	ldr	r3, [r7, #4]
 800b2d8:	689b      	ldr	r3, [r3, #8]
 800b2da:	e001      	b.n	800b2e0 <putc_flush+0x42>
	return EOF;
 800b2dc:	f04f 33ff 	mov.w	r3, #4294967295
}
 800b2e0:	4618      	mov	r0, r3
 800b2e2:	3710      	adds	r7, #16
 800b2e4:	46bd      	mov	sp, r7
 800b2e6:	bd80      	pop	{r7, pc}

0800b2e8 <putc_init>:
static
void putc_init (		/* Initialize write buffer */
	putbuff* pb,
	FIL* fp
)
{
 800b2e8:	b480      	push	{r7}
 800b2ea:	b083      	sub	sp, #12
 800b2ec:	af00      	add	r7, sp, #0
 800b2ee:	6078      	str	r0, [r7, #4]
 800b2f0:	6039      	str	r1, [r7, #0]
	pb->fp = fp;
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	683a      	ldr	r2, [r7, #0]
 800b2f6:	601a      	str	r2, [r3, #0]
	pb->nchr = pb->idx = 0;
 800b2f8:	687b      	ldr	r3, [r7, #4]
 800b2fa:	2200      	movs	r2, #0
 800b2fc:	605a      	str	r2, [r3, #4]
 800b2fe:	687b      	ldr	r3, [r7, #4]
 800b300:	685a      	ldr	r2, [r3, #4]
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	609a      	str	r2, [r3, #8]
}
 800b306:	bf00      	nop
 800b308:	370c      	adds	r7, #12
 800b30a:	46bd      	mov	sp, r7
 800b30c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b310:	4770      	bx	lr
	...

0800b314 <f_printf>:
int f_printf (
	FIL* fp,			/* Pointer to the file object */
	const TCHAR* fmt,	/* Pointer to the format string */
	...					/* Optional arguments... */
)
{
 800b314:	b40e      	push	{r1, r2, r3}
 800b316:	b580      	push	{r7, lr}
 800b318:	b0a7      	sub	sp, #156	; 0x9c
 800b31a:	af00      	add	r7, sp, #0
 800b31c:	6078      	str	r0, [r7, #4]
	UINT i, j, w;
	DWORD v;
	TCHAR c, d, str[32], *p;


	putc_init(&pb, fp);
 800b31e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b322:	6879      	ldr	r1, [r7, #4]
 800b324:	4618      	mov	r0, r3
 800b326:	f7ff ffdf 	bl	800b2e8 <putc_init>

	va_start(arp, fmt);
 800b32a:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 800b32e:	67bb      	str	r3, [r7, #120]	; 0x78

	for (;;) {
		c = *fmt++;
 800b330:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800b334:	1c5a      	adds	r2, r3, #1
 800b336:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800b33a:	781b      	ldrb	r3, [r3, #0]
 800b33c:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		if (c == 0) break;			/* End of string */
 800b340:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800b344:	2b00      	cmp	r3, #0
 800b346:	f000 81f2 	beq.w	800b72e <f_printf+0x41a>
		if (c != '%') {				/* Non escape character */
 800b34a:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800b34e:	2b25      	cmp	r3, #37	; 0x25
 800b350:	d008      	beq.n	800b364 <f_printf+0x50>
			putc_bfd(&pb, c);
 800b352:	f897 2083 	ldrb.w	r2, [r7, #131]	; 0x83
 800b356:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b35a:	4611      	mov	r1, r2
 800b35c:	4618      	mov	r0, r3
 800b35e:	f7ff ff61 	bl	800b224 <putc_bfd>
			continue;
 800b362:	e1e3      	b.n	800b72c <f_printf+0x418>
		}
		w = f = 0;
 800b364:	2300      	movs	r3, #0
 800b366:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 800b36a:	2300      	movs	r3, #0
 800b36c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
		c = *fmt++;
 800b370:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800b374:	1c5a      	adds	r2, r3, #1
 800b376:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800b37a:	781b      	ldrb	r3, [r3, #0]
 800b37c:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		if (c == '0') {				/* Flag: '0' padding */
 800b380:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800b384:	2b30      	cmp	r3, #48	; 0x30
 800b386:	d10b      	bne.n	800b3a0 <f_printf+0x8c>
			f = 1; c = *fmt++;
 800b388:	2301      	movs	r3, #1
 800b38a:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 800b38e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800b392:	1c5a      	adds	r2, r3, #1
 800b394:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800b398:	781b      	ldrb	r3, [r3, #0]
 800b39a:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
 800b39e:	e024      	b.n	800b3ea <f_printf+0xd6>
		} else {
			if (c == '-') {			/* Flag: left justified */
 800b3a0:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800b3a4:	2b2d      	cmp	r3, #45	; 0x2d
 800b3a6:	d120      	bne.n	800b3ea <f_printf+0xd6>
				f = 2; c = *fmt++;
 800b3a8:	2302      	movs	r3, #2
 800b3aa:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 800b3ae:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800b3b2:	1c5a      	adds	r2, r3, #1
 800b3b4:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800b3b8:	781b      	ldrb	r3, [r3, #0]
 800b3ba:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
			}
		}
		while (IsDigit(c)) {		/* Precision */
 800b3be:	e014      	b.n	800b3ea <f_printf+0xd6>
			w = w * 10 + c - '0';
 800b3c0:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800b3c4:	4613      	mov	r3, r2
 800b3c6:	009b      	lsls	r3, r3, #2
 800b3c8:	4413      	add	r3, r2
 800b3ca:	005b      	lsls	r3, r3, #1
 800b3cc:	461a      	mov	r2, r3
 800b3ce:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800b3d2:	4413      	add	r3, r2
 800b3d4:	3b30      	subs	r3, #48	; 0x30
 800b3d6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
			c = *fmt++;
 800b3da:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800b3de:	1c5a      	adds	r2, r3, #1
 800b3e0:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800b3e4:	781b      	ldrb	r3, [r3, #0]
 800b3e6:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		while (IsDigit(c)) {		/* Precision */
 800b3ea:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800b3ee:	2b2f      	cmp	r3, #47	; 0x2f
 800b3f0:	d903      	bls.n	800b3fa <f_printf+0xe6>
 800b3f2:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800b3f6:	2b39      	cmp	r3, #57	; 0x39
 800b3f8:	d9e2      	bls.n	800b3c0 <f_printf+0xac>
		}
		if (c == 'l' || c == 'L') {	/* Prefix: Size is long int */
 800b3fa:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800b3fe:	2b6c      	cmp	r3, #108	; 0x6c
 800b400:	d003      	beq.n	800b40a <f_printf+0xf6>
 800b402:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800b406:	2b4c      	cmp	r3, #76	; 0x4c
 800b408:	d10d      	bne.n	800b426 <f_printf+0x112>
			f |= 4; c = *fmt++;
 800b40a:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800b40e:	f043 0304 	orr.w	r3, r3, #4
 800b412:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 800b416:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800b41a:	1c5a      	adds	r2, r3, #1
 800b41c:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800b420:	781b      	ldrb	r3, [r3, #0]
 800b422:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		}
		if (!c) break;
 800b426:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800b42a:	2b00      	cmp	r3, #0
 800b42c:	f000 8181 	beq.w	800b732 <f_printf+0x41e>
		d = c;
 800b430:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800b434:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
		if (IsLower(d)) d -= 0x20;
 800b438:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 800b43c:	2b60      	cmp	r3, #96	; 0x60
 800b43e:	d908      	bls.n	800b452 <f_printf+0x13e>
 800b440:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 800b444:	2b7a      	cmp	r3, #122	; 0x7a
 800b446:	d804      	bhi.n	800b452 <f_printf+0x13e>
 800b448:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 800b44c:	3b20      	subs	r3, #32
 800b44e:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
		switch (d) {				/* Type is... */
 800b452:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 800b456:	3b42      	subs	r3, #66	; 0x42
 800b458:	2b16      	cmp	r3, #22
 800b45a:	f200 8098 	bhi.w	800b58e <f_printf+0x27a>
 800b45e:	a201      	add	r2, pc, #4	; (adr r2, 800b464 <f_printf+0x150>)
 800b460:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b464:	0800b56f 	.word	0x0800b56f
 800b468:	0800b557 	.word	0x0800b557
 800b46c:	0800b57f 	.word	0x0800b57f
 800b470:	0800b58f 	.word	0x0800b58f
 800b474:	0800b58f 	.word	0x0800b58f
 800b478:	0800b58f 	.word	0x0800b58f
 800b47c:	0800b58f 	.word	0x0800b58f
 800b480:	0800b58f 	.word	0x0800b58f
 800b484:	0800b58f 	.word	0x0800b58f
 800b488:	0800b58f 	.word	0x0800b58f
 800b48c:	0800b58f 	.word	0x0800b58f
 800b490:	0800b58f 	.word	0x0800b58f
 800b494:	0800b58f 	.word	0x0800b58f
 800b498:	0800b577 	.word	0x0800b577
 800b49c:	0800b58f 	.word	0x0800b58f
 800b4a0:	0800b58f 	.word	0x0800b58f
 800b4a4:	0800b58f 	.word	0x0800b58f
 800b4a8:	0800b4c1 	.word	0x0800b4c1
 800b4ac:	0800b58f 	.word	0x0800b58f
 800b4b0:	0800b57f 	.word	0x0800b57f
 800b4b4:	0800b58f 	.word	0x0800b58f
 800b4b8:	0800b58f 	.word	0x0800b58f
 800b4bc:	0800b587 	.word	0x0800b587
		case 'S' :					/* String */
			p = va_arg(arp, TCHAR*);
 800b4c0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b4c2:	1d1a      	adds	r2, r3, #4
 800b4c4:	67ba      	str	r2, [r7, #120]	; 0x78
 800b4c6:	681b      	ldr	r3, [r3, #0]
 800b4c8:	67fb      	str	r3, [r7, #124]	; 0x7c
			for (j = 0; p[j]; j++) ;
 800b4ca:	2300      	movs	r3, #0
 800b4cc:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800b4d0:	e004      	b.n	800b4dc <f_printf+0x1c8>
 800b4d2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800b4d6:	3301      	adds	r3, #1
 800b4d8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800b4dc:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800b4de:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800b4e2:	4413      	add	r3, r2
 800b4e4:	781b      	ldrb	r3, [r3, #0]
 800b4e6:	2b00      	cmp	r3, #0
 800b4e8:	d1f3      	bne.n	800b4d2 <f_printf+0x1be>
			if (!(f & 2)) {
 800b4ea:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800b4ee:	f003 0302 	and.w	r3, r3, #2
 800b4f2:	2b00      	cmp	r3, #0
 800b4f4:	d11a      	bne.n	800b52c <f_printf+0x218>
				while (j++ < w) putc_bfd(&pb, ' ');
 800b4f6:	e005      	b.n	800b504 <f_printf+0x1f0>
 800b4f8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b4fc:	2120      	movs	r1, #32
 800b4fe:	4618      	mov	r0, r3
 800b500:	f7ff fe90 	bl	800b224 <putc_bfd>
 800b504:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800b508:	1c5a      	adds	r2, r3, #1
 800b50a:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800b50e:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800b512:	429a      	cmp	r2, r3
 800b514:	d8f0      	bhi.n	800b4f8 <f_printf+0x1e4>
			}
			while (*p) putc_bfd(&pb, *p++);
 800b516:	e009      	b.n	800b52c <f_printf+0x218>
 800b518:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800b51a:	1c5a      	adds	r2, r3, #1
 800b51c:	67fa      	str	r2, [r7, #124]	; 0x7c
 800b51e:	781a      	ldrb	r2, [r3, #0]
 800b520:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b524:	4611      	mov	r1, r2
 800b526:	4618      	mov	r0, r3
 800b528:	f7ff fe7c 	bl	800b224 <putc_bfd>
 800b52c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800b52e:	781b      	ldrb	r3, [r3, #0]
 800b530:	2b00      	cmp	r3, #0
 800b532:	d1f1      	bne.n	800b518 <f_printf+0x204>
			while (j++ < w) putc_bfd(&pb, ' ');
 800b534:	e005      	b.n	800b542 <f_printf+0x22e>
 800b536:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b53a:	2120      	movs	r1, #32
 800b53c:	4618      	mov	r0, r3
 800b53e:	f7ff fe71 	bl	800b224 <putc_bfd>
 800b542:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800b546:	1c5a      	adds	r2, r3, #1
 800b548:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800b54c:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800b550:	429a      	cmp	r2, r3
 800b552:	d8f0      	bhi.n	800b536 <f_printf+0x222>
			continue;
 800b554:	e0ea      	b.n	800b72c <f_printf+0x418>

		case 'C' :					/* Character */
			putc_bfd(&pb, (TCHAR)va_arg(arp, int)); continue;
 800b556:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b558:	1d1a      	adds	r2, r3, #4
 800b55a:	67ba      	str	r2, [r7, #120]	; 0x78
 800b55c:	681b      	ldr	r3, [r3, #0]
 800b55e:	b2da      	uxtb	r2, r3
 800b560:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b564:	4611      	mov	r1, r2
 800b566:	4618      	mov	r0, r3
 800b568:	f7ff fe5c 	bl	800b224 <putc_bfd>
 800b56c:	e0de      	b.n	800b72c <f_printf+0x418>

		case 'B' :					/* Binary */
			r = 2; break;
 800b56e:	2302      	movs	r3, #2
 800b570:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
 800b574:	e014      	b.n	800b5a0 <f_printf+0x28c>

		case 'O' :					/* Octal */
			r = 8; break;
 800b576:	2308      	movs	r3, #8
 800b578:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
 800b57c:	e010      	b.n	800b5a0 <f_printf+0x28c>

		case 'D' :					/* Signed decimal */
		case 'U' :					/* Unsigned decimal */
			r = 10; break;
 800b57e:	230a      	movs	r3, #10
 800b580:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
 800b584:	e00c      	b.n	800b5a0 <f_printf+0x28c>

		case 'X' :					/* Hexdecimal */
			r = 16; break;
 800b586:	2310      	movs	r3, #16
 800b588:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
 800b58c:	e008      	b.n	800b5a0 <f_printf+0x28c>

		default:					/* Unknown type (pass-through) */
			putc_bfd(&pb, c); continue;
 800b58e:	f897 2083 	ldrb.w	r2, [r7, #131]	; 0x83
 800b592:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b596:	4611      	mov	r1, r2
 800b598:	4618      	mov	r0, r3
 800b59a:	f7ff fe43 	bl	800b224 <putc_bfd>
 800b59e:	e0c5      	b.n	800b72c <f_printf+0x418>
		}

		/* Get an argument and put it in numeral */
		v = (f & 4) ? (DWORD)va_arg(arp, long) : ((d == 'D') ? (DWORD)(long)va_arg(arp, int) : (DWORD)va_arg(arp, unsigned int));
 800b5a0:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800b5a4:	f003 0304 	and.w	r3, r3, #4
 800b5a8:	2b00      	cmp	r3, #0
 800b5aa:	d004      	beq.n	800b5b6 <f_printf+0x2a2>
 800b5ac:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b5ae:	1d1a      	adds	r2, r3, #4
 800b5b0:	67ba      	str	r2, [r7, #120]	; 0x78
 800b5b2:	681b      	ldr	r3, [r3, #0]
 800b5b4:	e00c      	b.n	800b5d0 <f_printf+0x2bc>
 800b5b6:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 800b5ba:	2b44      	cmp	r3, #68	; 0x44
 800b5bc:	d104      	bne.n	800b5c8 <f_printf+0x2b4>
 800b5be:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b5c0:	1d1a      	adds	r2, r3, #4
 800b5c2:	67ba      	str	r2, [r7, #120]	; 0x78
 800b5c4:	681b      	ldr	r3, [r3, #0]
 800b5c6:	e003      	b.n	800b5d0 <f_printf+0x2bc>
 800b5c8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b5ca:	1d1a      	adds	r2, r3, #4
 800b5cc:	67ba      	str	r2, [r7, #120]	; 0x78
 800b5ce:	681b      	ldr	r3, [r3, #0]
 800b5d0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
		if (d == 'D' && (v & 0x80000000)) {
 800b5d4:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 800b5d8:	2b44      	cmp	r3, #68	; 0x44
 800b5da:	d10e      	bne.n	800b5fa <f_printf+0x2e6>
 800b5dc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800b5e0:	2b00      	cmp	r3, #0
 800b5e2:	da0a      	bge.n	800b5fa <f_printf+0x2e6>
			v = 0 - v;
 800b5e4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800b5e8:	425b      	negs	r3, r3
 800b5ea:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
			f |= 8;
 800b5ee:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800b5f2:	f043 0308 	orr.w	r3, r3, #8
 800b5f6:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
		}
		i = 0;
 800b5fa:	2300      	movs	r3, #0
 800b5fc:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
		do {
			d = (TCHAR)(v % r); v /= r;
 800b600:	f897 2096 	ldrb.w	r2, [r7, #150]	; 0x96
 800b604:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800b608:	fbb3 f1f2 	udiv	r1, r3, r2
 800b60c:	fb01 f202 	mul.w	r2, r1, r2
 800b610:	1a9b      	subs	r3, r3, r2
 800b612:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
 800b616:	f897 3096 	ldrb.w	r3, [r7, #150]	; 0x96
 800b61a:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 800b61e:	fbb2 f3f3 	udiv	r3, r2, r3
 800b622:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
			if (d > 9) d += (c == 'x') ? 0x27 : 0x07;
 800b626:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 800b62a:	2b09      	cmp	r3, #9
 800b62c:	d90b      	bls.n	800b646 <f_printf+0x332>
 800b62e:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800b632:	2b78      	cmp	r3, #120	; 0x78
 800b634:	d101      	bne.n	800b63a <f_printf+0x326>
 800b636:	2227      	movs	r2, #39	; 0x27
 800b638:	e000      	b.n	800b63c <f_printf+0x328>
 800b63a:	2207      	movs	r2, #7
 800b63c:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 800b640:	4413      	add	r3, r2
 800b642:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
			str[i++] = d + '0';
 800b646:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800b64a:	1c5a      	adds	r2, r3, #1
 800b64c:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 800b650:	f897 2082 	ldrb.w	r2, [r7, #130]	; 0x82
 800b654:	3230      	adds	r2, #48	; 0x30
 800b656:	b2d2      	uxtb	r2, r2
 800b658:	3398      	adds	r3, #152	; 0x98
 800b65a:	443b      	add	r3, r7
 800b65c:	f803 2c8c 	strb.w	r2, [r3, #-140]
		} while (v && i < sizeof str / sizeof str[0]);
 800b660:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800b664:	2b00      	cmp	r3, #0
 800b666:	d003      	beq.n	800b670 <f_printf+0x35c>
 800b668:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800b66c:	2b1f      	cmp	r3, #31
 800b66e:	d9c7      	bls.n	800b600 <f_printf+0x2ec>
		if (f & 8) str[i++] = '-';
 800b670:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800b674:	f003 0308 	and.w	r3, r3, #8
 800b678:	2b00      	cmp	r3, #0
 800b67a:	d009      	beq.n	800b690 <f_printf+0x37c>
 800b67c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800b680:	1c5a      	adds	r2, r3, #1
 800b682:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 800b686:	3398      	adds	r3, #152	; 0x98
 800b688:	443b      	add	r3, r7
 800b68a:	222d      	movs	r2, #45	; 0x2d
 800b68c:	f803 2c8c 	strb.w	r2, [r3, #-140]
		j = i; d = (f & 1) ? '0' : ' ';
 800b690:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800b694:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800b698:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800b69c:	f003 0301 	and.w	r3, r3, #1
 800b6a0:	2b00      	cmp	r3, #0
 800b6a2:	d001      	beq.n	800b6a8 <f_printf+0x394>
 800b6a4:	2330      	movs	r3, #48	; 0x30
 800b6a6:	e000      	b.n	800b6aa <f_printf+0x396>
 800b6a8:	2320      	movs	r3, #32
 800b6aa:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
		while (!(f & 2) && j++ < w) putc_bfd(&pb, d);
 800b6ae:	e007      	b.n	800b6c0 <f_printf+0x3ac>
 800b6b0:	f897 2082 	ldrb.w	r2, [r7, #130]	; 0x82
 800b6b4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b6b8:	4611      	mov	r1, r2
 800b6ba:	4618      	mov	r0, r3
 800b6bc:	f7ff fdb2 	bl	800b224 <putc_bfd>
 800b6c0:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800b6c4:	f003 0302 	and.w	r3, r3, #2
 800b6c8:	2b00      	cmp	r3, #0
 800b6ca:	d108      	bne.n	800b6de <f_printf+0x3ca>
 800b6cc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800b6d0:	1c5a      	adds	r2, r3, #1
 800b6d2:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800b6d6:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800b6da:	429a      	cmp	r2, r3
 800b6dc:	d8e8      	bhi.n	800b6b0 <f_printf+0x39c>
		do {
			putc_bfd(&pb, str[--i]);
 800b6de:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800b6e2:	3b01      	subs	r3, #1
 800b6e4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800b6e8:	f107 020c 	add.w	r2, r7, #12
 800b6ec:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800b6f0:	4413      	add	r3, r2
 800b6f2:	781a      	ldrb	r2, [r3, #0]
 800b6f4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b6f8:	4611      	mov	r1, r2
 800b6fa:	4618      	mov	r0, r3
 800b6fc:	f7ff fd92 	bl	800b224 <putc_bfd>
		} while (i);
 800b700:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800b704:	2b00      	cmp	r3, #0
 800b706:	d1ea      	bne.n	800b6de <f_printf+0x3ca>
		while (j++ < w) putc_bfd(&pb, d);
 800b708:	e007      	b.n	800b71a <f_printf+0x406>
 800b70a:	f897 2082 	ldrb.w	r2, [r7, #130]	; 0x82
 800b70e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b712:	4611      	mov	r1, r2
 800b714:	4618      	mov	r0, r3
 800b716:	f7ff fd85 	bl	800b224 <putc_bfd>
 800b71a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800b71e:	1c5a      	adds	r2, r3, #1
 800b720:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800b724:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800b728:	429a      	cmp	r2, r3
 800b72a:	d8ee      	bhi.n	800b70a <f_printf+0x3f6>
		c = *fmt++;
 800b72c:	e600      	b.n	800b330 <f_printf+0x1c>
		if (c == 0) break;			/* End of string */
 800b72e:	bf00      	nop
 800b730:	e000      	b.n	800b734 <f_printf+0x420>
		if (!c) break;
 800b732:	bf00      	nop
	}

	va_end(arp);

	return putc_flush(&pb);
 800b734:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b738:	4618      	mov	r0, r3
 800b73a:	f7ff fdb0 	bl	800b29e <putc_flush>
 800b73e:	4603      	mov	r3, r0
}
 800b740:	4618      	mov	r0, r3
 800b742:	379c      	adds	r7, #156	; 0x9c
 800b744:	46bd      	mov	sp, r7
 800b746:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800b74a:	b003      	add	sp, #12
 800b74c:	4770      	bx	lr
 800b74e:	bf00      	nop

0800b750 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800b750:	b480      	push	{r7}
 800b752:	b087      	sub	sp, #28
 800b754:	af00      	add	r7, sp, #0
 800b756:	60f8      	str	r0, [r7, #12]
 800b758:	60b9      	str	r1, [r7, #8]
 800b75a:	4613      	mov	r3, r2
 800b75c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800b75e:	2301      	movs	r3, #1
 800b760:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800b762:	2300      	movs	r3, #0
 800b764:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800b766:	4b1f      	ldr	r3, [pc, #124]	; (800b7e4 <FATFS_LinkDriverEx+0x94>)
 800b768:	7b9b      	ldrb	r3, [r3, #14]
 800b76a:	b2db      	uxtb	r3, r3
 800b76c:	2b01      	cmp	r3, #1
 800b76e:	d831      	bhi.n	800b7d4 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800b770:	4b1c      	ldr	r3, [pc, #112]	; (800b7e4 <FATFS_LinkDriverEx+0x94>)
 800b772:	7b9b      	ldrb	r3, [r3, #14]
 800b774:	b2db      	uxtb	r3, r3
 800b776:	461a      	mov	r2, r3
 800b778:	4b1a      	ldr	r3, [pc, #104]	; (800b7e4 <FATFS_LinkDriverEx+0x94>)
 800b77a:	2100      	movs	r1, #0
 800b77c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800b77e:	4b19      	ldr	r3, [pc, #100]	; (800b7e4 <FATFS_LinkDriverEx+0x94>)
 800b780:	7b9b      	ldrb	r3, [r3, #14]
 800b782:	b2db      	uxtb	r3, r3
 800b784:	4a17      	ldr	r2, [pc, #92]	; (800b7e4 <FATFS_LinkDriverEx+0x94>)
 800b786:	009b      	lsls	r3, r3, #2
 800b788:	4413      	add	r3, r2
 800b78a:	68fa      	ldr	r2, [r7, #12]
 800b78c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800b78e:	4b15      	ldr	r3, [pc, #84]	; (800b7e4 <FATFS_LinkDriverEx+0x94>)
 800b790:	7b9b      	ldrb	r3, [r3, #14]
 800b792:	b2db      	uxtb	r3, r3
 800b794:	461a      	mov	r2, r3
 800b796:	4b13      	ldr	r3, [pc, #76]	; (800b7e4 <FATFS_LinkDriverEx+0x94>)
 800b798:	4413      	add	r3, r2
 800b79a:	79fa      	ldrb	r2, [r7, #7]
 800b79c:	731a      	strb	r2, [r3, #12]
    DiskNum = disk.nbr++;
 800b79e:	4b11      	ldr	r3, [pc, #68]	; (800b7e4 <FATFS_LinkDriverEx+0x94>)
 800b7a0:	7b9b      	ldrb	r3, [r3, #14]
 800b7a2:	b2db      	uxtb	r3, r3
 800b7a4:	1c5a      	adds	r2, r3, #1
 800b7a6:	b2d1      	uxtb	r1, r2
 800b7a8:	4a0e      	ldr	r2, [pc, #56]	; (800b7e4 <FATFS_LinkDriverEx+0x94>)
 800b7aa:	7391      	strb	r1, [r2, #14]
 800b7ac:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800b7ae:	7dbb      	ldrb	r3, [r7, #22]
 800b7b0:	3330      	adds	r3, #48	; 0x30
 800b7b2:	b2da      	uxtb	r2, r3
 800b7b4:	68bb      	ldr	r3, [r7, #8]
 800b7b6:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800b7b8:	68bb      	ldr	r3, [r7, #8]
 800b7ba:	3301      	adds	r3, #1
 800b7bc:	223a      	movs	r2, #58	; 0x3a
 800b7be:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800b7c0:	68bb      	ldr	r3, [r7, #8]
 800b7c2:	3302      	adds	r3, #2
 800b7c4:	222f      	movs	r2, #47	; 0x2f
 800b7c6:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800b7c8:	68bb      	ldr	r3, [r7, #8]
 800b7ca:	3303      	adds	r3, #3
 800b7cc:	2200      	movs	r2, #0
 800b7ce:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800b7d0:	2300      	movs	r3, #0
 800b7d2:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800b7d4:	7dfb      	ldrb	r3, [r7, #23]
}
 800b7d6:	4618      	mov	r0, r3
 800b7d8:	371c      	adds	r7, #28
 800b7da:	46bd      	mov	sp, r7
 800b7dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7e0:	4770      	bx	lr
 800b7e2:	bf00      	nop
 800b7e4:	2000afb0 	.word	0x2000afb0

0800b7e8 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800b7e8:	b580      	push	{r7, lr}
 800b7ea:	b082      	sub	sp, #8
 800b7ec:	af00      	add	r7, sp, #0
 800b7ee:	6078      	str	r0, [r7, #4]
 800b7f0:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800b7f2:	2200      	movs	r2, #0
 800b7f4:	6839      	ldr	r1, [r7, #0]
 800b7f6:	6878      	ldr	r0, [r7, #4]
 800b7f8:	f7ff ffaa 	bl	800b750 <FATFS_LinkDriverEx>
 800b7fc:	4603      	mov	r3, r0
}
 800b7fe:	4618      	mov	r0, r3
 800b800:	3708      	adds	r7, #8
 800b802:	46bd      	mov	sp, r7
 800b804:	bd80      	pop	{r7, pc}

0800b806 <ff_memalloc>:
*/

void* ff_memalloc (	/* Returns pointer to the allocated memory block */
	UINT msize		/* Number of bytes to allocate */
)
{
 800b806:	b580      	push	{r7, lr}
 800b808:	b082      	sub	sp, #8
 800b80a:	af00      	add	r7, sp, #0
 800b80c:	6078      	str	r0, [r7, #4]
	return ff_malloc(msize);	/* Allocate a new memory block with POSIX API */
 800b80e:	6878      	ldr	r0, [r7, #4]
 800b810:	f007 f86c 	bl	80128ec <malloc>
 800b814:	4603      	mov	r3, r0
}
 800b816:	4618      	mov	r0, r3
 800b818:	3708      	adds	r7, #8
 800b81a:	46bd      	mov	sp, r7
 800b81c:	bd80      	pop	{r7, pc}

0800b81e <ff_memfree>:
/*------------------------------------------------------------------------*/

void ff_memfree (
	void* mblock	/* Pointer to the memory block to free */
)
{
 800b81e:	b580      	push	{r7, lr}
 800b820:	b082      	sub	sp, #8
 800b822:	af00      	add	r7, sp, #0
 800b824:	6078      	str	r0, [r7, #4]
	ff_free(mblock);	/* Discard the memory block with POSIX API */
 800b826:	6878      	ldr	r0, [r7, #4]
 800b828:	f007 f868 	bl	80128fc <free>
}
 800b82c:	bf00      	nop
 800b82e:	3708      	adds	r7, #8
 800b830:	46bd      	mov	sp, r7
 800b832:	bd80      	pop	{r7, pc}

0800b834 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 800b834:	b480      	push	{r7}
 800b836:	b085      	sub	sp, #20
 800b838:	af00      	add	r7, sp, #0
 800b83a:	4603      	mov	r3, r0
 800b83c:	6039      	str	r1, [r7, #0]
 800b83e:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 800b840:	88fb      	ldrh	r3, [r7, #6]
 800b842:	2b7f      	cmp	r3, #127	; 0x7f
 800b844:	d802      	bhi.n	800b84c <ff_convert+0x18>
		c = chr;
 800b846:	88fb      	ldrh	r3, [r7, #6]
 800b848:	81fb      	strh	r3, [r7, #14]
 800b84a:	e025      	b.n	800b898 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 800b84c:	683b      	ldr	r3, [r7, #0]
 800b84e:	2b00      	cmp	r3, #0
 800b850:	d00b      	beq.n	800b86a <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 800b852:	88fb      	ldrh	r3, [r7, #6]
 800b854:	2bff      	cmp	r3, #255	; 0xff
 800b856:	d805      	bhi.n	800b864 <ff_convert+0x30>
 800b858:	88fb      	ldrh	r3, [r7, #6]
 800b85a:	3b80      	subs	r3, #128	; 0x80
 800b85c:	4a12      	ldr	r2, [pc, #72]	; (800b8a8 <ff_convert+0x74>)
 800b85e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b862:	e000      	b.n	800b866 <ff_convert+0x32>
 800b864:	2300      	movs	r3, #0
 800b866:	81fb      	strh	r3, [r7, #14]
 800b868:	e016      	b.n	800b898 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 800b86a:	2300      	movs	r3, #0
 800b86c:	81fb      	strh	r3, [r7, #14]
 800b86e:	e009      	b.n	800b884 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 800b870:	89fb      	ldrh	r3, [r7, #14]
 800b872:	4a0d      	ldr	r2, [pc, #52]	; (800b8a8 <ff_convert+0x74>)
 800b874:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b878:	88fa      	ldrh	r2, [r7, #6]
 800b87a:	429a      	cmp	r2, r3
 800b87c:	d006      	beq.n	800b88c <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 800b87e:	89fb      	ldrh	r3, [r7, #14]
 800b880:	3301      	adds	r3, #1
 800b882:	81fb      	strh	r3, [r7, #14]
 800b884:	89fb      	ldrh	r3, [r7, #14]
 800b886:	2b7f      	cmp	r3, #127	; 0x7f
 800b888:	d9f2      	bls.n	800b870 <ff_convert+0x3c>
 800b88a:	e000      	b.n	800b88e <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 800b88c:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 800b88e:	89fb      	ldrh	r3, [r7, #14]
 800b890:	3380      	adds	r3, #128	; 0x80
 800b892:	b29b      	uxth	r3, r3
 800b894:	b2db      	uxtb	r3, r3
 800b896:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 800b898:	89fb      	ldrh	r3, [r7, #14]
}
 800b89a:	4618      	mov	r0, r3
 800b89c:	3714      	adds	r7, #20
 800b89e:	46bd      	mov	sp, r7
 800b8a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8a4:	4770      	bx	lr
 800b8a6:	bf00      	nop
 800b8a8:	08024ef4 	.word	0x08024ef4

0800b8ac <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 800b8ac:	b480      	push	{r7}
 800b8ae:	b087      	sub	sp, #28
 800b8b0:	af00      	add	r7, sp, #0
 800b8b2:	4603      	mov	r3, r0
 800b8b4:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 800b8b6:	88fb      	ldrh	r3, [r7, #6]
 800b8b8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b8bc:	d201      	bcs.n	800b8c2 <ff_wtoupper+0x16>
 800b8be:	4b3e      	ldr	r3, [pc, #248]	; (800b9b8 <ff_wtoupper+0x10c>)
 800b8c0:	e000      	b.n	800b8c4 <ff_wtoupper+0x18>
 800b8c2:	4b3e      	ldr	r3, [pc, #248]	; (800b9bc <ff_wtoupper+0x110>)
 800b8c4:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 800b8c6:	697b      	ldr	r3, [r7, #20]
 800b8c8:	1c9a      	adds	r2, r3, #2
 800b8ca:	617a      	str	r2, [r7, #20]
 800b8cc:	881b      	ldrh	r3, [r3, #0]
 800b8ce:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 800b8d0:	8a7b      	ldrh	r3, [r7, #18]
 800b8d2:	2b00      	cmp	r3, #0
 800b8d4:	d068      	beq.n	800b9a8 <ff_wtoupper+0xfc>
 800b8d6:	88fa      	ldrh	r2, [r7, #6]
 800b8d8:	8a7b      	ldrh	r3, [r7, #18]
 800b8da:	429a      	cmp	r2, r3
 800b8dc:	d364      	bcc.n	800b9a8 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800b8de:	697b      	ldr	r3, [r7, #20]
 800b8e0:	1c9a      	adds	r2, r3, #2
 800b8e2:	617a      	str	r2, [r7, #20]
 800b8e4:	881b      	ldrh	r3, [r3, #0]
 800b8e6:	823b      	strh	r3, [r7, #16]
 800b8e8:	8a3b      	ldrh	r3, [r7, #16]
 800b8ea:	0a1b      	lsrs	r3, r3, #8
 800b8ec:	81fb      	strh	r3, [r7, #14]
 800b8ee:	8a3b      	ldrh	r3, [r7, #16]
 800b8f0:	b2db      	uxtb	r3, r3
 800b8f2:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 800b8f4:	88fa      	ldrh	r2, [r7, #6]
 800b8f6:	8a79      	ldrh	r1, [r7, #18]
 800b8f8:	8a3b      	ldrh	r3, [r7, #16]
 800b8fa:	440b      	add	r3, r1
 800b8fc:	429a      	cmp	r2, r3
 800b8fe:	da49      	bge.n	800b994 <ff_wtoupper+0xe8>
			switch (cmd) {
 800b900:	89fb      	ldrh	r3, [r7, #14]
 800b902:	2b08      	cmp	r3, #8
 800b904:	d84f      	bhi.n	800b9a6 <ff_wtoupper+0xfa>
 800b906:	a201      	add	r2, pc, #4	; (adr r2, 800b90c <ff_wtoupper+0x60>)
 800b908:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b90c:	0800b931 	.word	0x0800b931
 800b910:	0800b943 	.word	0x0800b943
 800b914:	0800b959 	.word	0x0800b959
 800b918:	0800b961 	.word	0x0800b961
 800b91c:	0800b969 	.word	0x0800b969
 800b920:	0800b971 	.word	0x0800b971
 800b924:	0800b979 	.word	0x0800b979
 800b928:	0800b981 	.word	0x0800b981
 800b92c:	0800b989 	.word	0x0800b989
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 800b930:	88fa      	ldrh	r2, [r7, #6]
 800b932:	8a7b      	ldrh	r3, [r7, #18]
 800b934:	1ad3      	subs	r3, r2, r3
 800b936:	005b      	lsls	r3, r3, #1
 800b938:	697a      	ldr	r2, [r7, #20]
 800b93a:	4413      	add	r3, r2
 800b93c:	881b      	ldrh	r3, [r3, #0]
 800b93e:	80fb      	strh	r3, [r7, #6]
 800b940:	e027      	b.n	800b992 <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 800b942:	88fa      	ldrh	r2, [r7, #6]
 800b944:	8a7b      	ldrh	r3, [r7, #18]
 800b946:	1ad3      	subs	r3, r2, r3
 800b948:	b29b      	uxth	r3, r3
 800b94a:	f003 0301 	and.w	r3, r3, #1
 800b94e:	b29b      	uxth	r3, r3
 800b950:	88fa      	ldrh	r2, [r7, #6]
 800b952:	1ad3      	subs	r3, r2, r3
 800b954:	80fb      	strh	r3, [r7, #6]
 800b956:	e01c      	b.n	800b992 <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 800b958:	88fb      	ldrh	r3, [r7, #6]
 800b95a:	3b10      	subs	r3, #16
 800b95c:	80fb      	strh	r3, [r7, #6]
 800b95e:	e018      	b.n	800b992 <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 800b960:	88fb      	ldrh	r3, [r7, #6]
 800b962:	3b20      	subs	r3, #32
 800b964:	80fb      	strh	r3, [r7, #6]
 800b966:	e014      	b.n	800b992 <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 800b968:	88fb      	ldrh	r3, [r7, #6]
 800b96a:	3b30      	subs	r3, #48	; 0x30
 800b96c:	80fb      	strh	r3, [r7, #6]
 800b96e:	e010      	b.n	800b992 <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 800b970:	88fb      	ldrh	r3, [r7, #6]
 800b972:	3b1a      	subs	r3, #26
 800b974:	80fb      	strh	r3, [r7, #6]
 800b976:	e00c      	b.n	800b992 <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 800b978:	88fb      	ldrh	r3, [r7, #6]
 800b97a:	3308      	adds	r3, #8
 800b97c:	80fb      	strh	r3, [r7, #6]
 800b97e:	e008      	b.n	800b992 <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 800b980:	88fb      	ldrh	r3, [r7, #6]
 800b982:	3b50      	subs	r3, #80	; 0x50
 800b984:	80fb      	strh	r3, [r7, #6]
 800b986:	e004      	b.n	800b992 <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 800b988:	88fb      	ldrh	r3, [r7, #6]
 800b98a:	f5a3 53e3 	sub.w	r3, r3, #7264	; 0x1c60
 800b98e:	80fb      	strh	r3, [r7, #6]
 800b990:	bf00      	nop
			}
			break;
 800b992:	e008      	b.n	800b9a6 <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 800b994:	89fb      	ldrh	r3, [r7, #14]
 800b996:	2b00      	cmp	r3, #0
 800b998:	d195      	bne.n	800b8c6 <ff_wtoupper+0x1a>
 800b99a:	8a3b      	ldrh	r3, [r7, #16]
 800b99c:	005b      	lsls	r3, r3, #1
 800b99e:	697a      	ldr	r2, [r7, #20]
 800b9a0:	4413      	add	r3, r2
 800b9a2:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 800b9a4:	e78f      	b.n	800b8c6 <ff_wtoupper+0x1a>
			break;
 800b9a6:	bf00      	nop
	}

	return chr;
 800b9a8:	88fb      	ldrh	r3, [r7, #6]
}
 800b9aa:	4618      	mov	r0, r3
 800b9ac:	371c      	adds	r7, #28
 800b9ae:	46bd      	mov	sp, r7
 800b9b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9b4:	4770      	bx	lr
 800b9b6:	bf00      	nop
 800b9b8:	08024ff4 	.word	0x08024ff4
 800b9bc:	080251e8 	.word	0x080251e8

0800b9c0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800b9c0:	b580      	push	{r7, lr}
 800b9c2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800b9c4:	4b0e      	ldr	r3, [pc, #56]	; (800ba00 <HAL_Init+0x40>)
 800b9c6:	681b      	ldr	r3, [r3, #0]
 800b9c8:	4a0d      	ldr	r2, [pc, #52]	; (800ba00 <HAL_Init+0x40>)
 800b9ca:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800b9ce:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800b9d0:	4b0b      	ldr	r3, [pc, #44]	; (800ba00 <HAL_Init+0x40>)
 800b9d2:	681b      	ldr	r3, [r3, #0]
 800b9d4:	4a0a      	ldr	r2, [pc, #40]	; (800ba00 <HAL_Init+0x40>)
 800b9d6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800b9da:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800b9dc:	4b08      	ldr	r3, [pc, #32]	; (800ba00 <HAL_Init+0x40>)
 800b9de:	681b      	ldr	r3, [r3, #0]
 800b9e0:	4a07      	ldr	r2, [pc, #28]	; (800ba00 <HAL_Init+0x40>)
 800b9e2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b9e6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800b9e8:	2003      	movs	r0, #3
 800b9ea:	f000 fead 	bl	800c748 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800b9ee:	2000      	movs	r0, #0
 800b9f0:	f000 f808 	bl	800ba04 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800b9f4:	f7f5 fcf0 	bl	80013d8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800b9f8:	2300      	movs	r3, #0
}
 800b9fa:	4618      	mov	r0, r3
 800b9fc:	bd80      	pop	{r7, pc}
 800b9fe:	bf00      	nop
 800ba00:	40023c00 	.word	0x40023c00

0800ba04 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800ba04:	b580      	push	{r7, lr}
 800ba06:	b082      	sub	sp, #8
 800ba08:	af00      	add	r7, sp, #0
 800ba0a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800ba0c:	4b12      	ldr	r3, [pc, #72]	; (800ba58 <HAL_InitTick+0x54>)
 800ba0e:	681a      	ldr	r2, [r3, #0]
 800ba10:	4b12      	ldr	r3, [pc, #72]	; (800ba5c <HAL_InitTick+0x58>)
 800ba12:	781b      	ldrb	r3, [r3, #0]
 800ba14:	4619      	mov	r1, r3
 800ba16:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800ba1a:	fbb3 f3f1 	udiv	r3, r3, r1
 800ba1e:	fbb2 f3f3 	udiv	r3, r2, r3
 800ba22:	4618      	mov	r0, r3
 800ba24:	f000 fed3 	bl	800c7ce <HAL_SYSTICK_Config>
 800ba28:	4603      	mov	r3, r0
 800ba2a:	2b00      	cmp	r3, #0
 800ba2c:	d001      	beq.n	800ba32 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800ba2e:	2301      	movs	r3, #1
 800ba30:	e00e      	b.n	800ba50 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800ba32:	687b      	ldr	r3, [r7, #4]
 800ba34:	2b0f      	cmp	r3, #15
 800ba36:	d80a      	bhi.n	800ba4e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800ba38:	2200      	movs	r2, #0
 800ba3a:	6879      	ldr	r1, [r7, #4]
 800ba3c:	f04f 30ff 	mov.w	r0, #4294967295
 800ba40:	f000 fe8d 	bl	800c75e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800ba44:	4a06      	ldr	r2, [pc, #24]	; (800ba60 <HAL_InitTick+0x5c>)
 800ba46:	687b      	ldr	r3, [r7, #4]
 800ba48:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800ba4a:	2300      	movs	r3, #0
 800ba4c:	e000      	b.n	800ba50 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800ba4e:	2301      	movs	r3, #1
}
 800ba50:	4618      	mov	r0, r3
 800ba52:	3708      	adds	r7, #8
 800ba54:	46bd      	mov	sp, r7
 800ba56:	bd80      	pop	{r7, pc}
 800ba58:	20000000 	.word	0x20000000
 800ba5c:	200000c4 	.word	0x200000c4
 800ba60:	200000c0 	.word	0x200000c0

0800ba64 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800ba64:	b480      	push	{r7}
 800ba66:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800ba68:	4b06      	ldr	r3, [pc, #24]	; (800ba84 <HAL_IncTick+0x20>)
 800ba6a:	781b      	ldrb	r3, [r3, #0]
 800ba6c:	461a      	mov	r2, r3
 800ba6e:	4b06      	ldr	r3, [pc, #24]	; (800ba88 <HAL_IncTick+0x24>)
 800ba70:	681b      	ldr	r3, [r3, #0]
 800ba72:	4413      	add	r3, r2
 800ba74:	4a04      	ldr	r2, [pc, #16]	; (800ba88 <HAL_IncTick+0x24>)
 800ba76:	6013      	str	r3, [r2, #0]
}
 800ba78:	bf00      	nop
 800ba7a:	46bd      	mov	sp, r7
 800ba7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba80:	4770      	bx	lr
 800ba82:	bf00      	nop
 800ba84:	200000c4 	.word	0x200000c4
 800ba88:	2000afc0 	.word	0x2000afc0

0800ba8c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800ba8c:	b480      	push	{r7}
 800ba8e:	af00      	add	r7, sp, #0
  return uwTick;
 800ba90:	4b03      	ldr	r3, [pc, #12]	; (800baa0 <HAL_GetTick+0x14>)
 800ba92:	681b      	ldr	r3, [r3, #0]
}
 800ba94:	4618      	mov	r0, r3
 800ba96:	46bd      	mov	sp, r7
 800ba98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba9c:	4770      	bx	lr
 800ba9e:	bf00      	nop
 800baa0:	2000afc0 	.word	0x2000afc0

0800baa4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800baa4:	b580      	push	{r7, lr}
 800baa6:	b084      	sub	sp, #16
 800baa8:	af00      	add	r7, sp, #0
 800baaa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800baac:	f7ff ffee 	bl	800ba8c <HAL_GetTick>
 800bab0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800bab2:	687b      	ldr	r3, [r7, #4]
 800bab4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800bab6:	68fb      	ldr	r3, [r7, #12]
 800bab8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800babc:	d005      	beq.n	800baca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800babe:	4b0a      	ldr	r3, [pc, #40]	; (800bae8 <HAL_Delay+0x44>)
 800bac0:	781b      	ldrb	r3, [r3, #0]
 800bac2:	461a      	mov	r2, r3
 800bac4:	68fb      	ldr	r3, [r7, #12]
 800bac6:	4413      	add	r3, r2
 800bac8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800baca:	bf00      	nop
 800bacc:	f7ff ffde 	bl	800ba8c <HAL_GetTick>
 800bad0:	4602      	mov	r2, r0
 800bad2:	68bb      	ldr	r3, [r7, #8]
 800bad4:	1ad3      	subs	r3, r2, r3
 800bad6:	68fa      	ldr	r2, [r7, #12]
 800bad8:	429a      	cmp	r2, r3
 800bada:	d8f7      	bhi.n	800bacc <HAL_Delay+0x28>
  {
  }
}
 800badc:	bf00      	nop
 800bade:	bf00      	nop
 800bae0:	3710      	adds	r7, #16
 800bae2:	46bd      	mov	sp, r7
 800bae4:	bd80      	pop	{r7, pc}
 800bae6:	bf00      	nop
 800bae8:	200000c4 	.word	0x200000c4

0800baec <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800baec:	b580      	push	{r7, lr}
 800baee:	b084      	sub	sp, #16
 800baf0:	af00      	add	r7, sp, #0
 800baf2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800baf4:	2300      	movs	r3, #0
 800baf6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800baf8:	687b      	ldr	r3, [r7, #4]
 800bafa:	2b00      	cmp	r3, #0
 800bafc:	d101      	bne.n	800bb02 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800bafe:	2301      	movs	r3, #1
 800bb00:	e033      	b.n	800bb6a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800bb02:	687b      	ldr	r3, [r7, #4]
 800bb04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bb06:	2b00      	cmp	r3, #0
 800bb08:	d109      	bne.n	800bb1e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800bb0a:	6878      	ldr	r0, [r7, #4]
 800bb0c:	f7fa fc42 	bl	8006394 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	2200      	movs	r2, #0
 800bb14:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800bb16:	687b      	ldr	r3, [r7, #4]
 800bb18:	2200      	movs	r2, #0
 800bb1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800bb1e:	687b      	ldr	r3, [r7, #4]
 800bb20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bb22:	f003 0310 	and.w	r3, r3, #16
 800bb26:	2b00      	cmp	r3, #0
 800bb28:	d118      	bne.n	800bb5c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800bb2a:	687b      	ldr	r3, [r7, #4]
 800bb2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bb2e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800bb32:	f023 0302 	bic.w	r3, r3, #2
 800bb36:	f043 0202 	orr.w	r2, r3, #2
 800bb3a:	687b      	ldr	r3, [r7, #4]
 800bb3c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800bb3e:	6878      	ldr	r0, [r7, #4]
 800bb40:	f000 fb86 	bl	800c250 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	2200      	movs	r2, #0
 800bb48:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bb4e:	f023 0303 	bic.w	r3, r3, #3
 800bb52:	f043 0201 	orr.w	r2, r3, #1
 800bb56:	687b      	ldr	r3, [r7, #4]
 800bb58:	641a      	str	r2, [r3, #64]	; 0x40
 800bb5a:	e001      	b.n	800bb60 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800bb5c:	2301      	movs	r3, #1
 800bb5e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	2200      	movs	r2, #0
 800bb64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800bb68:	7bfb      	ldrb	r3, [r7, #15]
}
 800bb6a:	4618      	mov	r0, r3
 800bb6c:	3710      	adds	r7, #16
 800bb6e:	46bd      	mov	sp, r7
 800bb70:	bd80      	pop	{r7, pc}

0800bb72 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 800bb72:	b580      	push	{r7, lr}
 800bb74:	b084      	sub	sp, #16
 800bb76:	af00      	add	r7, sp, #0
 800bb78:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 800bb7a:	2300      	movs	r3, #0
 800bb7c:	60fb      	str	r3, [r7, #12]
 800bb7e:	2300      	movs	r3, #0
 800bb80:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 800bb82:	687b      	ldr	r3, [r7, #4]
 800bb84:	681b      	ldr	r3, [r3, #0]
 800bb86:	681b      	ldr	r3, [r3, #0]
 800bb88:	f003 0302 	and.w	r3, r3, #2
 800bb8c:	2b02      	cmp	r3, #2
 800bb8e:	bf0c      	ite	eq
 800bb90:	2301      	moveq	r3, #1
 800bb92:	2300      	movne	r3, #0
 800bb94:	b2db      	uxtb	r3, r3
 800bb96:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 800bb98:	687b      	ldr	r3, [r7, #4]
 800bb9a:	681b      	ldr	r3, [r3, #0]
 800bb9c:	685b      	ldr	r3, [r3, #4]
 800bb9e:	f003 0320 	and.w	r3, r3, #32
 800bba2:	2b20      	cmp	r3, #32
 800bba4:	bf0c      	ite	eq
 800bba6:	2301      	moveq	r3, #1
 800bba8:	2300      	movne	r3, #0
 800bbaa:	b2db      	uxtb	r3, r3
 800bbac:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 800bbae:	68fb      	ldr	r3, [r7, #12]
 800bbb0:	2b00      	cmp	r3, #0
 800bbb2:	d049      	beq.n	800bc48 <HAL_ADC_IRQHandler+0xd6>
 800bbb4:	68bb      	ldr	r3, [r7, #8]
 800bbb6:	2b00      	cmp	r3, #0
 800bbb8:	d046      	beq.n	800bc48 <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800bbba:	687b      	ldr	r3, [r7, #4]
 800bbbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bbbe:	f003 0310 	and.w	r3, r3, #16
 800bbc2:	2b00      	cmp	r3, #0
 800bbc4:	d105      	bne.n	800bbd2 <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bbca:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	681b      	ldr	r3, [r3, #0]
 800bbd6:	689b      	ldr	r3, [r3, #8]
 800bbd8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800bbdc:	2b00      	cmp	r3, #0
 800bbde:	d12b      	bne.n	800bc38 <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800bbe0:	687b      	ldr	r3, [r7, #4]
 800bbe2:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800bbe4:	2b00      	cmp	r3, #0
 800bbe6:	d127      	bne.n	800bc38 <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800bbe8:	687b      	ldr	r3, [r7, #4]
 800bbea:	681b      	ldr	r3, [r3, #0]
 800bbec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bbee:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800bbf2:	2b00      	cmp	r3, #0
 800bbf4:	d006      	beq.n	800bc04 <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800bbf6:	687b      	ldr	r3, [r7, #4]
 800bbf8:	681b      	ldr	r3, [r3, #0]
 800bbfa:	689b      	ldr	r3, [r3, #8]
 800bbfc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800bc00:	2b00      	cmp	r3, #0
 800bc02:	d119      	bne.n	800bc38 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	681b      	ldr	r3, [r3, #0]
 800bc08:	685a      	ldr	r2, [r3, #4]
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	681b      	ldr	r3, [r3, #0]
 800bc0e:	f022 0220 	bic.w	r2, r2, #32
 800bc12:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bc18:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800bc20:	687b      	ldr	r3, [r7, #4]
 800bc22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bc24:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800bc28:	2b00      	cmp	r3, #0
 800bc2a:	d105      	bne.n	800bc38 <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bc30:	f043 0201 	orr.w	r2, r3, #1
 800bc34:	687b      	ldr	r3, [r7, #4]
 800bc36:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800bc38:	6878      	ldr	r0, [r7, #4]
 800bc3a:	f000 f9af 	bl	800bf9c <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	681b      	ldr	r3, [r3, #0]
 800bc42:	f06f 0212 	mvn.w	r2, #18
 800bc46:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	681b      	ldr	r3, [r3, #0]
 800bc4c:	681b      	ldr	r3, [r3, #0]
 800bc4e:	f003 0304 	and.w	r3, r3, #4
 800bc52:	2b04      	cmp	r3, #4
 800bc54:	bf0c      	ite	eq
 800bc56:	2301      	moveq	r3, #1
 800bc58:	2300      	movne	r3, #0
 800bc5a:	b2db      	uxtb	r3, r3
 800bc5c:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 800bc5e:	687b      	ldr	r3, [r7, #4]
 800bc60:	681b      	ldr	r3, [r3, #0]
 800bc62:	685b      	ldr	r3, [r3, #4]
 800bc64:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bc68:	2b80      	cmp	r3, #128	; 0x80
 800bc6a:	bf0c      	ite	eq
 800bc6c:	2301      	moveq	r3, #1
 800bc6e:	2300      	movne	r3, #0
 800bc70:	b2db      	uxtb	r3, r3
 800bc72:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 800bc74:	68fb      	ldr	r3, [r7, #12]
 800bc76:	2b00      	cmp	r3, #0
 800bc78:	d057      	beq.n	800bd2a <HAL_ADC_IRQHandler+0x1b8>
 800bc7a:	68bb      	ldr	r3, [r7, #8]
 800bc7c:	2b00      	cmp	r3, #0
 800bc7e:	d054      	beq.n	800bd2a <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bc84:	f003 0310 	and.w	r3, r3, #16
 800bc88:	2b00      	cmp	r3, #0
 800bc8a:	d105      	bne.n	800bc98 <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bc90:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800bc94:	687b      	ldr	r3, [r7, #4]
 800bc96:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800bc98:	687b      	ldr	r3, [r7, #4]
 800bc9a:	681b      	ldr	r3, [r3, #0]
 800bc9c:	689b      	ldr	r3, [r3, #8]
 800bc9e:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800bca2:	2b00      	cmp	r3, #0
 800bca4:	d139      	bne.n	800bd1a <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800bca6:	687b      	ldr	r3, [r7, #4]
 800bca8:	681b      	ldr	r3, [r3, #0]
 800bcaa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bcac:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800bcb0:	2b00      	cmp	r3, #0
 800bcb2:	d006      	beq.n	800bcc2 <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 800bcb4:	687b      	ldr	r3, [r7, #4]
 800bcb6:	681b      	ldr	r3, [r3, #0]
 800bcb8:	689b      	ldr	r3, [r3, #8]
 800bcba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800bcbe:	2b00      	cmp	r3, #0
 800bcc0:	d12b      	bne.n	800bd1a <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800bcc2:	687b      	ldr	r3, [r7, #4]
 800bcc4:	681b      	ldr	r3, [r3, #0]
 800bcc6:	685b      	ldr	r3, [r3, #4]
 800bcc8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 800bccc:	2b00      	cmp	r3, #0
 800bcce:	d124      	bne.n	800bd1a <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800bcd0:	687b      	ldr	r3, [r7, #4]
 800bcd2:	681b      	ldr	r3, [r3, #0]
 800bcd4:	689b      	ldr	r3, [r3, #8]
 800bcd6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800bcda:	2b00      	cmp	r3, #0
 800bcdc:	d11d      	bne.n	800bd1a <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 800bcde:	687b      	ldr	r3, [r7, #4]
 800bce0:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800bce2:	2b00      	cmp	r3, #0
 800bce4:	d119      	bne.n	800bd1a <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800bce6:	687b      	ldr	r3, [r7, #4]
 800bce8:	681b      	ldr	r3, [r3, #0]
 800bcea:	685a      	ldr	r2, [r3, #4]
 800bcec:	687b      	ldr	r3, [r7, #4]
 800bcee:	681b      	ldr	r3, [r3, #0]
 800bcf0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800bcf4:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 800bcf6:	687b      	ldr	r3, [r7, #4]
 800bcf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bcfa:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800bcfe:	687b      	ldr	r3, [r7, #4]
 800bd00:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800bd02:	687b      	ldr	r3, [r7, #4]
 800bd04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bd06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bd0a:	2b00      	cmp	r3, #0
 800bd0c:	d105      	bne.n	800bd1a <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800bd0e:	687b      	ldr	r3, [r7, #4]
 800bd10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bd12:	f043 0201 	orr.w	r2, r3, #1
 800bd16:	687b      	ldr	r3, [r7, #4]
 800bd18:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800bd1a:	6878      	ldr	r0, [r7, #4]
 800bd1c:	f000 fc16 	bl	800c54c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 800bd20:	687b      	ldr	r3, [r7, #4]
 800bd22:	681b      	ldr	r3, [r3, #0]
 800bd24:	f06f 020c 	mvn.w	r2, #12
 800bd28:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 800bd2a:	687b      	ldr	r3, [r7, #4]
 800bd2c:	681b      	ldr	r3, [r3, #0]
 800bd2e:	681b      	ldr	r3, [r3, #0]
 800bd30:	f003 0301 	and.w	r3, r3, #1
 800bd34:	2b01      	cmp	r3, #1
 800bd36:	bf0c      	ite	eq
 800bd38:	2301      	moveq	r3, #1
 800bd3a:	2300      	movne	r3, #0
 800bd3c:	b2db      	uxtb	r3, r3
 800bd3e:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 800bd40:	687b      	ldr	r3, [r7, #4]
 800bd42:	681b      	ldr	r3, [r3, #0]
 800bd44:	685b      	ldr	r3, [r3, #4]
 800bd46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bd4a:	2b40      	cmp	r3, #64	; 0x40
 800bd4c:	bf0c      	ite	eq
 800bd4e:	2301      	moveq	r3, #1
 800bd50:	2300      	movne	r3, #0
 800bd52:	b2db      	uxtb	r3, r3
 800bd54:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 800bd56:	68fb      	ldr	r3, [r7, #12]
 800bd58:	2b00      	cmp	r3, #0
 800bd5a:	d017      	beq.n	800bd8c <HAL_ADC_IRQHandler+0x21a>
 800bd5c:	68bb      	ldr	r3, [r7, #8]
 800bd5e:	2b00      	cmp	r3, #0
 800bd60:	d014      	beq.n	800bd8c <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 800bd62:	687b      	ldr	r3, [r7, #4]
 800bd64:	681b      	ldr	r3, [r3, #0]
 800bd66:	681b      	ldr	r3, [r3, #0]
 800bd68:	f003 0301 	and.w	r3, r3, #1
 800bd6c:	2b01      	cmp	r3, #1
 800bd6e:	d10d      	bne.n	800bd8c <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800bd70:	687b      	ldr	r3, [r7, #4]
 800bd72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bd74:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800bd78:	687b      	ldr	r3, [r7, #4]
 800bd7a:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800bd7c:	6878      	ldr	r0, [r7, #4]
 800bd7e:	f000 f921 	bl	800bfc4 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 800bd82:	687b      	ldr	r3, [r7, #4]
 800bd84:	681b      	ldr	r3, [r3, #0]
 800bd86:	f06f 0201 	mvn.w	r2, #1
 800bd8a:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 800bd8c:	687b      	ldr	r3, [r7, #4]
 800bd8e:	681b      	ldr	r3, [r3, #0]
 800bd90:	681b      	ldr	r3, [r3, #0]
 800bd92:	f003 0320 	and.w	r3, r3, #32
 800bd96:	2b20      	cmp	r3, #32
 800bd98:	bf0c      	ite	eq
 800bd9a:	2301      	moveq	r3, #1
 800bd9c:	2300      	movne	r3, #0
 800bd9e:	b2db      	uxtb	r3, r3
 800bda0:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 800bda2:	687b      	ldr	r3, [r7, #4]
 800bda4:	681b      	ldr	r3, [r3, #0]
 800bda6:	685b      	ldr	r3, [r3, #4]
 800bda8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800bdac:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800bdb0:	bf0c      	ite	eq
 800bdb2:	2301      	moveq	r3, #1
 800bdb4:	2300      	movne	r3, #0
 800bdb6:	b2db      	uxtb	r3, r3
 800bdb8:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 800bdba:	68fb      	ldr	r3, [r7, #12]
 800bdbc:	2b00      	cmp	r3, #0
 800bdbe:	d015      	beq.n	800bdec <HAL_ADC_IRQHandler+0x27a>
 800bdc0:	68bb      	ldr	r3, [r7, #8]
 800bdc2:	2b00      	cmp	r3, #0
 800bdc4:	d012      	beq.n	800bdec <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bdca:	f043 0202 	orr.w	r2, r3, #2
 800bdce:	687b      	ldr	r3, [r7, #4]
 800bdd0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800bdd2:	687b      	ldr	r3, [r7, #4]
 800bdd4:	681b      	ldr	r3, [r3, #0]
 800bdd6:	f06f 0220 	mvn.w	r2, #32
 800bdda:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800bddc:	6878      	ldr	r0, [r7, #4]
 800bdde:	f000 f8fb 	bl	800bfd8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800bde2:	687b      	ldr	r3, [r7, #4]
 800bde4:	681b      	ldr	r3, [r3, #0]
 800bde6:	f06f 0220 	mvn.w	r2, #32
 800bdea:	601a      	str	r2, [r3, #0]
  }
}
 800bdec:	bf00      	nop
 800bdee:	3710      	adds	r7, #16
 800bdf0:	46bd      	mov	sp, r7
 800bdf2:	bd80      	pop	{r7, pc}

0800bdf4 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 800bdf4:	b580      	push	{r7, lr}
 800bdf6:	b086      	sub	sp, #24
 800bdf8:	af00      	add	r7, sp, #0
 800bdfa:	60f8      	str	r0, [r7, #12]
 800bdfc:	60b9      	str	r1, [r7, #8]
 800bdfe:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 800be00:	2300      	movs	r3, #0
 800be02:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800be04:	68fb      	ldr	r3, [r7, #12]
 800be06:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800be0a:	2b01      	cmp	r3, #1
 800be0c:	d101      	bne.n	800be12 <HAL_ADC_Start_DMA+0x1e>
 800be0e:	2302      	movs	r3, #2
 800be10:	e0b1      	b.n	800bf76 <HAL_ADC_Start_DMA+0x182>
 800be12:	68fb      	ldr	r3, [r7, #12]
 800be14:	2201      	movs	r2, #1
 800be16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800be1a:	68fb      	ldr	r3, [r7, #12]
 800be1c:	681b      	ldr	r3, [r3, #0]
 800be1e:	689b      	ldr	r3, [r3, #8]
 800be20:	f003 0301 	and.w	r3, r3, #1
 800be24:	2b01      	cmp	r3, #1
 800be26:	d018      	beq.n	800be5a <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800be28:	68fb      	ldr	r3, [r7, #12]
 800be2a:	681b      	ldr	r3, [r3, #0]
 800be2c:	689a      	ldr	r2, [r3, #8]
 800be2e:	68fb      	ldr	r3, [r7, #12]
 800be30:	681b      	ldr	r3, [r3, #0]
 800be32:	f042 0201 	orr.w	r2, r2, #1
 800be36:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800be38:	4b51      	ldr	r3, [pc, #324]	; (800bf80 <HAL_ADC_Start_DMA+0x18c>)
 800be3a:	681b      	ldr	r3, [r3, #0]
 800be3c:	4a51      	ldr	r2, [pc, #324]	; (800bf84 <HAL_ADC_Start_DMA+0x190>)
 800be3e:	fba2 2303 	umull	r2, r3, r2, r3
 800be42:	0c9a      	lsrs	r2, r3, #18
 800be44:	4613      	mov	r3, r2
 800be46:	005b      	lsls	r3, r3, #1
 800be48:	4413      	add	r3, r2
 800be4a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 800be4c:	e002      	b.n	800be54 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 800be4e:	693b      	ldr	r3, [r7, #16]
 800be50:	3b01      	subs	r3, #1
 800be52:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 800be54:	693b      	ldr	r3, [r7, #16]
 800be56:	2b00      	cmp	r3, #0
 800be58:	d1f9      	bne.n	800be4e <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800be5a:	68fb      	ldr	r3, [r7, #12]
 800be5c:	681b      	ldr	r3, [r3, #0]
 800be5e:	689b      	ldr	r3, [r3, #8]
 800be60:	f003 0301 	and.w	r3, r3, #1
 800be64:	2b01      	cmp	r3, #1
 800be66:	f040 8085 	bne.w	800bf74 <HAL_ADC_Start_DMA+0x180>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800be6a:	68fb      	ldr	r3, [r7, #12]
 800be6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800be6e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800be72:	f023 0301 	bic.w	r3, r3, #1
 800be76:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800be7a:	68fb      	ldr	r3, [r7, #12]
 800be7c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800be7e:	68fb      	ldr	r3, [r7, #12]
 800be80:	681b      	ldr	r3, [r3, #0]
 800be82:	685b      	ldr	r3, [r3, #4]
 800be84:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800be88:	2b00      	cmp	r3, #0
 800be8a:	d007      	beq.n	800be9c <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800be8c:	68fb      	ldr	r3, [r7, #12]
 800be8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800be90:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800be94:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800be98:	68fb      	ldr	r3, [r7, #12]
 800be9a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800be9c:	68fb      	ldr	r3, [r7, #12]
 800be9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bea0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800bea4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bea8:	d106      	bne.n	800beb8 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800beaa:	68fb      	ldr	r3, [r7, #12]
 800beac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800beae:	f023 0206 	bic.w	r2, r3, #6
 800beb2:	68fb      	ldr	r3, [r7, #12]
 800beb4:	645a      	str	r2, [r3, #68]	; 0x44
 800beb6:	e002      	b.n	800bebe <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800beb8:	68fb      	ldr	r3, [r7, #12]
 800beba:	2200      	movs	r2, #0
 800bebc:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 800bebe:	68fb      	ldr	r3, [r7, #12]
 800bec0:	2200      	movs	r2, #0
 800bec2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800bec6:	4b30      	ldr	r3, [pc, #192]	; (800bf88 <HAL_ADC_Start_DMA+0x194>)
 800bec8:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800beca:	68fb      	ldr	r3, [r7, #12]
 800becc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bece:	4a2f      	ldr	r2, [pc, #188]	; (800bf8c <HAL_ADC_Start_DMA+0x198>)
 800bed0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800bed2:	68fb      	ldr	r3, [r7, #12]
 800bed4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bed6:	4a2e      	ldr	r2, [pc, #184]	; (800bf90 <HAL_ADC_Start_DMA+0x19c>)
 800bed8:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800beda:	68fb      	ldr	r3, [r7, #12]
 800bedc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bede:	4a2d      	ldr	r2, [pc, #180]	; (800bf94 <HAL_ADC_Start_DMA+0x1a0>)
 800bee0:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800bee2:	68fb      	ldr	r3, [r7, #12]
 800bee4:	681b      	ldr	r3, [r3, #0]
 800bee6:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800beea:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800beec:	68fb      	ldr	r3, [r7, #12]
 800beee:	681b      	ldr	r3, [r3, #0]
 800bef0:	685a      	ldr	r2, [r3, #4]
 800bef2:	68fb      	ldr	r3, [r7, #12]
 800bef4:	681b      	ldr	r3, [r3, #0]
 800bef6:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800befa:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 800befc:	68fb      	ldr	r3, [r7, #12]
 800befe:	681b      	ldr	r3, [r3, #0]
 800bf00:	689a      	ldr	r2, [r3, #8]
 800bf02:	68fb      	ldr	r3, [r7, #12]
 800bf04:	681b      	ldr	r3, [r3, #0]
 800bf06:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800bf0a:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800bf0c:	68fb      	ldr	r3, [r7, #12]
 800bf0e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800bf10:	68fb      	ldr	r3, [r7, #12]
 800bf12:	681b      	ldr	r3, [r3, #0]
 800bf14:	334c      	adds	r3, #76	; 0x4c
 800bf16:	4619      	mov	r1, r3
 800bf18:	68ba      	ldr	r2, [r7, #8]
 800bf1a:	687b      	ldr	r3, [r7, #4]
 800bf1c:	f000 fd70 	bl	800ca00 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800bf20:	697b      	ldr	r3, [r7, #20]
 800bf22:	685b      	ldr	r3, [r3, #4]
 800bf24:	f003 031f 	and.w	r3, r3, #31
 800bf28:	2b00      	cmp	r3, #0
 800bf2a:	d10f      	bne.n	800bf4c <HAL_ADC_Start_DMA+0x158>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800bf2c:	68fb      	ldr	r3, [r7, #12]
 800bf2e:	681b      	ldr	r3, [r3, #0]
 800bf30:	689b      	ldr	r3, [r3, #8]
 800bf32:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800bf36:	2b00      	cmp	r3, #0
 800bf38:	d11c      	bne.n	800bf74 <HAL_ADC_Start_DMA+0x180>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800bf3a:	68fb      	ldr	r3, [r7, #12]
 800bf3c:	681b      	ldr	r3, [r3, #0]
 800bf3e:	689a      	ldr	r2, [r3, #8]
 800bf40:	68fb      	ldr	r3, [r7, #12]
 800bf42:	681b      	ldr	r3, [r3, #0]
 800bf44:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800bf48:	609a      	str	r2, [r3, #8]
 800bf4a:	e013      	b.n	800bf74 <HAL_ADC_Start_DMA+0x180>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800bf4c:	68fb      	ldr	r3, [r7, #12]
 800bf4e:	681b      	ldr	r3, [r3, #0]
 800bf50:	4a11      	ldr	r2, [pc, #68]	; (800bf98 <HAL_ADC_Start_DMA+0x1a4>)
 800bf52:	4293      	cmp	r3, r2
 800bf54:	d10e      	bne.n	800bf74 <HAL_ADC_Start_DMA+0x180>
 800bf56:	68fb      	ldr	r3, [r7, #12]
 800bf58:	681b      	ldr	r3, [r3, #0]
 800bf5a:	689b      	ldr	r3, [r3, #8]
 800bf5c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800bf60:	2b00      	cmp	r3, #0
 800bf62:	d107      	bne.n	800bf74 <HAL_ADC_Start_DMA+0x180>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800bf64:	68fb      	ldr	r3, [r7, #12]
 800bf66:	681b      	ldr	r3, [r3, #0]
 800bf68:	689a      	ldr	r2, [r3, #8]
 800bf6a:	68fb      	ldr	r3, [r7, #12]
 800bf6c:	681b      	ldr	r3, [r3, #0]
 800bf6e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800bf72:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 800bf74:	2300      	movs	r3, #0
}
 800bf76:	4618      	mov	r0, r3
 800bf78:	3718      	adds	r7, #24
 800bf7a:	46bd      	mov	sp, r7
 800bf7c:	bd80      	pop	{r7, pc}
 800bf7e:	bf00      	nop
 800bf80:	20000000 	.word	0x20000000
 800bf84:	431bde83 	.word	0x431bde83
 800bf88:	40012300 	.word	0x40012300
 800bf8c:	0800c449 	.word	0x0800c449
 800bf90:	0800c503 	.word	0x0800c503
 800bf94:	0800c51f 	.word	0x0800c51f
 800bf98:	40012000 	.word	0x40012000

0800bf9c <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800bf9c:	b480      	push	{r7}
 800bf9e:	b083      	sub	sp, #12
 800bfa0:	af00      	add	r7, sp, #0
 800bfa2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 800bfa4:	bf00      	nop
 800bfa6:	370c      	adds	r7, #12
 800bfa8:	46bd      	mov	sp, r7
 800bfaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfae:	4770      	bx	lr

0800bfb0 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800bfb0:	b480      	push	{r7}
 800bfb2:	b083      	sub	sp, #12
 800bfb4:	af00      	add	r7, sp, #0
 800bfb6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 800bfb8:	bf00      	nop
 800bfba:	370c      	adds	r7, #12
 800bfbc:	46bd      	mov	sp, r7
 800bfbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfc2:	4770      	bx	lr

0800bfc4 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 800bfc4:	b480      	push	{r7}
 800bfc6:	b083      	sub	sp, #12
 800bfc8:	af00      	add	r7, sp, #0
 800bfca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 800bfcc:	bf00      	nop
 800bfce:	370c      	adds	r7, #12
 800bfd0:	46bd      	mov	sp, r7
 800bfd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfd6:	4770      	bx	lr

0800bfd8 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800bfd8:	b480      	push	{r7}
 800bfda:	b083      	sub	sp, #12
 800bfdc:	af00      	add	r7, sp, #0
 800bfde:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800bfe0:	bf00      	nop
 800bfe2:	370c      	adds	r7, #12
 800bfe4:	46bd      	mov	sp, r7
 800bfe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfea:	4770      	bx	lr

0800bfec <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800bfec:	b480      	push	{r7}
 800bfee:	b085      	sub	sp, #20
 800bff0:	af00      	add	r7, sp, #0
 800bff2:	6078      	str	r0, [r7, #4]
 800bff4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800bff6:	2300      	movs	r3, #0
 800bff8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800bffa:	687b      	ldr	r3, [r7, #4]
 800bffc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c000:	2b01      	cmp	r3, #1
 800c002:	d101      	bne.n	800c008 <HAL_ADC_ConfigChannel+0x1c>
 800c004:	2302      	movs	r3, #2
 800c006:	e113      	b.n	800c230 <HAL_ADC_ConfigChannel+0x244>
 800c008:	687b      	ldr	r3, [r7, #4]
 800c00a:	2201      	movs	r2, #1
 800c00c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800c010:	683b      	ldr	r3, [r7, #0]
 800c012:	681b      	ldr	r3, [r3, #0]
 800c014:	2b09      	cmp	r3, #9
 800c016:	d925      	bls.n	800c064 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800c018:	687b      	ldr	r3, [r7, #4]
 800c01a:	681b      	ldr	r3, [r3, #0]
 800c01c:	68d9      	ldr	r1, [r3, #12]
 800c01e:	683b      	ldr	r3, [r7, #0]
 800c020:	681b      	ldr	r3, [r3, #0]
 800c022:	b29b      	uxth	r3, r3
 800c024:	461a      	mov	r2, r3
 800c026:	4613      	mov	r3, r2
 800c028:	005b      	lsls	r3, r3, #1
 800c02a:	4413      	add	r3, r2
 800c02c:	3b1e      	subs	r3, #30
 800c02e:	2207      	movs	r2, #7
 800c030:	fa02 f303 	lsl.w	r3, r2, r3
 800c034:	43da      	mvns	r2, r3
 800c036:	687b      	ldr	r3, [r7, #4]
 800c038:	681b      	ldr	r3, [r3, #0]
 800c03a:	400a      	ands	r2, r1
 800c03c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800c03e:	687b      	ldr	r3, [r7, #4]
 800c040:	681b      	ldr	r3, [r3, #0]
 800c042:	68d9      	ldr	r1, [r3, #12]
 800c044:	683b      	ldr	r3, [r7, #0]
 800c046:	689a      	ldr	r2, [r3, #8]
 800c048:	683b      	ldr	r3, [r7, #0]
 800c04a:	681b      	ldr	r3, [r3, #0]
 800c04c:	b29b      	uxth	r3, r3
 800c04e:	4618      	mov	r0, r3
 800c050:	4603      	mov	r3, r0
 800c052:	005b      	lsls	r3, r3, #1
 800c054:	4403      	add	r3, r0
 800c056:	3b1e      	subs	r3, #30
 800c058:	409a      	lsls	r2, r3
 800c05a:	687b      	ldr	r3, [r7, #4]
 800c05c:	681b      	ldr	r3, [r3, #0]
 800c05e:	430a      	orrs	r2, r1
 800c060:	60da      	str	r2, [r3, #12]
 800c062:	e022      	b.n	800c0aa <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800c064:	687b      	ldr	r3, [r7, #4]
 800c066:	681b      	ldr	r3, [r3, #0]
 800c068:	6919      	ldr	r1, [r3, #16]
 800c06a:	683b      	ldr	r3, [r7, #0]
 800c06c:	681b      	ldr	r3, [r3, #0]
 800c06e:	b29b      	uxth	r3, r3
 800c070:	461a      	mov	r2, r3
 800c072:	4613      	mov	r3, r2
 800c074:	005b      	lsls	r3, r3, #1
 800c076:	4413      	add	r3, r2
 800c078:	2207      	movs	r2, #7
 800c07a:	fa02 f303 	lsl.w	r3, r2, r3
 800c07e:	43da      	mvns	r2, r3
 800c080:	687b      	ldr	r3, [r7, #4]
 800c082:	681b      	ldr	r3, [r3, #0]
 800c084:	400a      	ands	r2, r1
 800c086:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800c088:	687b      	ldr	r3, [r7, #4]
 800c08a:	681b      	ldr	r3, [r3, #0]
 800c08c:	6919      	ldr	r1, [r3, #16]
 800c08e:	683b      	ldr	r3, [r7, #0]
 800c090:	689a      	ldr	r2, [r3, #8]
 800c092:	683b      	ldr	r3, [r7, #0]
 800c094:	681b      	ldr	r3, [r3, #0]
 800c096:	b29b      	uxth	r3, r3
 800c098:	4618      	mov	r0, r3
 800c09a:	4603      	mov	r3, r0
 800c09c:	005b      	lsls	r3, r3, #1
 800c09e:	4403      	add	r3, r0
 800c0a0:	409a      	lsls	r2, r3
 800c0a2:	687b      	ldr	r3, [r7, #4]
 800c0a4:	681b      	ldr	r3, [r3, #0]
 800c0a6:	430a      	orrs	r2, r1
 800c0a8:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800c0aa:	683b      	ldr	r3, [r7, #0]
 800c0ac:	685b      	ldr	r3, [r3, #4]
 800c0ae:	2b06      	cmp	r3, #6
 800c0b0:	d824      	bhi.n	800c0fc <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800c0b2:	687b      	ldr	r3, [r7, #4]
 800c0b4:	681b      	ldr	r3, [r3, #0]
 800c0b6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800c0b8:	683b      	ldr	r3, [r7, #0]
 800c0ba:	685a      	ldr	r2, [r3, #4]
 800c0bc:	4613      	mov	r3, r2
 800c0be:	009b      	lsls	r3, r3, #2
 800c0c0:	4413      	add	r3, r2
 800c0c2:	3b05      	subs	r3, #5
 800c0c4:	221f      	movs	r2, #31
 800c0c6:	fa02 f303 	lsl.w	r3, r2, r3
 800c0ca:	43da      	mvns	r2, r3
 800c0cc:	687b      	ldr	r3, [r7, #4]
 800c0ce:	681b      	ldr	r3, [r3, #0]
 800c0d0:	400a      	ands	r2, r1
 800c0d2:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800c0d4:	687b      	ldr	r3, [r7, #4]
 800c0d6:	681b      	ldr	r3, [r3, #0]
 800c0d8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800c0da:	683b      	ldr	r3, [r7, #0]
 800c0dc:	681b      	ldr	r3, [r3, #0]
 800c0de:	b29b      	uxth	r3, r3
 800c0e0:	4618      	mov	r0, r3
 800c0e2:	683b      	ldr	r3, [r7, #0]
 800c0e4:	685a      	ldr	r2, [r3, #4]
 800c0e6:	4613      	mov	r3, r2
 800c0e8:	009b      	lsls	r3, r3, #2
 800c0ea:	4413      	add	r3, r2
 800c0ec:	3b05      	subs	r3, #5
 800c0ee:	fa00 f203 	lsl.w	r2, r0, r3
 800c0f2:	687b      	ldr	r3, [r7, #4]
 800c0f4:	681b      	ldr	r3, [r3, #0]
 800c0f6:	430a      	orrs	r2, r1
 800c0f8:	635a      	str	r2, [r3, #52]	; 0x34
 800c0fa:	e04c      	b.n	800c196 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800c0fc:	683b      	ldr	r3, [r7, #0]
 800c0fe:	685b      	ldr	r3, [r3, #4]
 800c100:	2b0c      	cmp	r3, #12
 800c102:	d824      	bhi.n	800c14e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800c104:	687b      	ldr	r3, [r7, #4]
 800c106:	681b      	ldr	r3, [r3, #0]
 800c108:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800c10a:	683b      	ldr	r3, [r7, #0]
 800c10c:	685a      	ldr	r2, [r3, #4]
 800c10e:	4613      	mov	r3, r2
 800c110:	009b      	lsls	r3, r3, #2
 800c112:	4413      	add	r3, r2
 800c114:	3b23      	subs	r3, #35	; 0x23
 800c116:	221f      	movs	r2, #31
 800c118:	fa02 f303 	lsl.w	r3, r2, r3
 800c11c:	43da      	mvns	r2, r3
 800c11e:	687b      	ldr	r3, [r7, #4]
 800c120:	681b      	ldr	r3, [r3, #0]
 800c122:	400a      	ands	r2, r1
 800c124:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800c126:	687b      	ldr	r3, [r7, #4]
 800c128:	681b      	ldr	r3, [r3, #0]
 800c12a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800c12c:	683b      	ldr	r3, [r7, #0]
 800c12e:	681b      	ldr	r3, [r3, #0]
 800c130:	b29b      	uxth	r3, r3
 800c132:	4618      	mov	r0, r3
 800c134:	683b      	ldr	r3, [r7, #0]
 800c136:	685a      	ldr	r2, [r3, #4]
 800c138:	4613      	mov	r3, r2
 800c13a:	009b      	lsls	r3, r3, #2
 800c13c:	4413      	add	r3, r2
 800c13e:	3b23      	subs	r3, #35	; 0x23
 800c140:	fa00 f203 	lsl.w	r2, r0, r3
 800c144:	687b      	ldr	r3, [r7, #4]
 800c146:	681b      	ldr	r3, [r3, #0]
 800c148:	430a      	orrs	r2, r1
 800c14a:	631a      	str	r2, [r3, #48]	; 0x30
 800c14c:	e023      	b.n	800c196 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800c14e:	687b      	ldr	r3, [r7, #4]
 800c150:	681b      	ldr	r3, [r3, #0]
 800c152:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800c154:	683b      	ldr	r3, [r7, #0]
 800c156:	685a      	ldr	r2, [r3, #4]
 800c158:	4613      	mov	r3, r2
 800c15a:	009b      	lsls	r3, r3, #2
 800c15c:	4413      	add	r3, r2
 800c15e:	3b41      	subs	r3, #65	; 0x41
 800c160:	221f      	movs	r2, #31
 800c162:	fa02 f303 	lsl.w	r3, r2, r3
 800c166:	43da      	mvns	r2, r3
 800c168:	687b      	ldr	r3, [r7, #4]
 800c16a:	681b      	ldr	r3, [r3, #0]
 800c16c:	400a      	ands	r2, r1
 800c16e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800c170:	687b      	ldr	r3, [r7, #4]
 800c172:	681b      	ldr	r3, [r3, #0]
 800c174:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800c176:	683b      	ldr	r3, [r7, #0]
 800c178:	681b      	ldr	r3, [r3, #0]
 800c17a:	b29b      	uxth	r3, r3
 800c17c:	4618      	mov	r0, r3
 800c17e:	683b      	ldr	r3, [r7, #0]
 800c180:	685a      	ldr	r2, [r3, #4]
 800c182:	4613      	mov	r3, r2
 800c184:	009b      	lsls	r3, r3, #2
 800c186:	4413      	add	r3, r2
 800c188:	3b41      	subs	r3, #65	; 0x41
 800c18a:	fa00 f203 	lsl.w	r2, r0, r3
 800c18e:	687b      	ldr	r3, [r7, #4]
 800c190:	681b      	ldr	r3, [r3, #0]
 800c192:	430a      	orrs	r2, r1
 800c194:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800c196:	4b29      	ldr	r3, [pc, #164]	; (800c23c <HAL_ADC_ConfigChannel+0x250>)
 800c198:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800c19a:	687b      	ldr	r3, [r7, #4]
 800c19c:	681b      	ldr	r3, [r3, #0]
 800c19e:	4a28      	ldr	r2, [pc, #160]	; (800c240 <HAL_ADC_ConfigChannel+0x254>)
 800c1a0:	4293      	cmp	r3, r2
 800c1a2:	d10f      	bne.n	800c1c4 <HAL_ADC_ConfigChannel+0x1d8>
 800c1a4:	683b      	ldr	r3, [r7, #0]
 800c1a6:	681b      	ldr	r3, [r3, #0]
 800c1a8:	2b12      	cmp	r3, #18
 800c1aa:	d10b      	bne.n	800c1c4 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 800c1ac:	68fb      	ldr	r3, [r7, #12]
 800c1ae:	685b      	ldr	r3, [r3, #4]
 800c1b0:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 800c1b4:	68fb      	ldr	r3, [r7, #12]
 800c1b6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800c1b8:	68fb      	ldr	r3, [r7, #12]
 800c1ba:	685b      	ldr	r3, [r3, #4]
 800c1bc:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800c1c0:	68fb      	ldr	r3, [r7, #12]
 800c1c2:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800c1c4:	687b      	ldr	r3, [r7, #4]
 800c1c6:	681b      	ldr	r3, [r3, #0]
 800c1c8:	4a1d      	ldr	r2, [pc, #116]	; (800c240 <HAL_ADC_ConfigChannel+0x254>)
 800c1ca:	4293      	cmp	r3, r2
 800c1cc:	d12b      	bne.n	800c226 <HAL_ADC_ConfigChannel+0x23a>
 800c1ce:	683b      	ldr	r3, [r7, #0]
 800c1d0:	681b      	ldr	r3, [r3, #0]
 800c1d2:	4a1c      	ldr	r2, [pc, #112]	; (800c244 <HAL_ADC_ConfigChannel+0x258>)
 800c1d4:	4293      	cmp	r3, r2
 800c1d6:	d003      	beq.n	800c1e0 <HAL_ADC_ConfigChannel+0x1f4>
 800c1d8:	683b      	ldr	r3, [r7, #0]
 800c1da:	681b      	ldr	r3, [r3, #0]
 800c1dc:	2b11      	cmp	r3, #17
 800c1de:	d122      	bne.n	800c226 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 800c1e0:	68fb      	ldr	r3, [r7, #12]
 800c1e2:	685b      	ldr	r3, [r3, #4]
 800c1e4:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800c1e8:	68fb      	ldr	r3, [r7, #12]
 800c1ea:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800c1ec:	68fb      	ldr	r3, [r7, #12]
 800c1ee:	685b      	ldr	r3, [r3, #4]
 800c1f0:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800c1f4:	68fb      	ldr	r3, [r7, #12]
 800c1f6:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800c1f8:	683b      	ldr	r3, [r7, #0]
 800c1fa:	681b      	ldr	r3, [r3, #0]
 800c1fc:	4a11      	ldr	r2, [pc, #68]	; (800c244 <HAL_ADC_ConfigChannel+0x258>)
 800c1fe:	4293      	cmp	r3, r2
 800c200:	d111      	bne.n	800c226 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800c202:	4b11      	ldr	r3, [pc, #68]	; (800c248 <HAL_ADC_ConfigChannel+0x25c>)
 800c204:	681b      	ldr	r3, [r3, #0]
 800c206:	4a11      	ldr	r2, [pc, #68]	; (800c24c <HAL_ADC_ConfigChannel+0x260>)
 800c208:	fba2 2303 	umull	r2, r3, r2, r3
 800c20c:	0c9a      	lsrs	r2, r3, #18
 800c20e:	4613      	mov	r3, r2
 800c210:	009b      	lsls	r3, r3, #2
 800c212:	4413      	add	r3, r2
 800c214:	005b      	lsls	r3, r3, #1
 800c216:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800c218:	e002      	b.n	800c220 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800c21a:	68bb      	ldr	r3, [r7, #8]
 800c21c:	3b01      	subs	r3, #1
 800c21e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800c220:	68bb      	ldr	r3, [r7, #8]
 800c222:	2b00      	cmp	r3, #0
 800c224:	d1f9      	bne.n	800c21a <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800c226:	687b      	ldr	r3, [r7, #4]
 800c228:	2200      	movs	r2, #0
 800c22a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800c22e:	2300      	movs	r3, #0
}
 800c230:	4618      	mov	r0, r3
 800c232:	3714      	adds	r7, #20
 800c234:	46bd      	mov	sp, r7
 800c236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c23a:	4770      	bx	lr
 800c23c:	40012300 	.word	0x40012300
 800c240:	40012000 	.word	0x40012000
 800c244:	10000012 	.word	0x10000012
 800c248:	20000000 	.word	0x20000000
 800c24c:	431bde83 	.word	0x431bde83

0800c250 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800c250:	b480      	push	{r7}
 800c252:	b085      	sub	sp, #20
 800c254:	af00      	add	r7, sp, #0
 800c256:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800c258:	4b79      	ldr	r3, [pc, #484]	; (800c440 <ADC_Init+0x1f0>)
 800c25a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800c25c:	68fb      	ldr	r3, [r7, #12]
 800c25e:	685b      	ldr	r3, [r3, #4]
 800c260:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800c264:	68fb      	ldr	r3, [r7, #12]
 800c266:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800c268:	68fb      	ldr	r3, [r7, #12]
 800c26a:	685a      	ldr	r2, [r3, #4]
 800c26c:	687b      	ldr	r3, [r7, #4]
 800c26e:	685b      	ldr	r3, [r3, #4]
 800c270:	431a      	orrs	r2, r3
 800c272:	68fb      	ldr	r3, [r7, #12]
 800c274:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800c276:	687b      	ldr	r3, [r7, #4]
 800c278:	681b      	ldr	r3, [r3, #0]
 800c27a:	685a      	ldr	r2, [r3, #4]
 800c27c:	687b      	ldr	r3, [r7, #4]
 800c27e:	681b      	ldr	r3, [r3, #0]
 800c280:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800c284:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800c286:	687b      	ldr	r3, [r7, #4]
 800c288:	681b      	ldr	r3, [r3, #0]
 800c28a:	6859      	ldr	r1, [r3, #4]
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	691b      	ldr	r3, [r3, #16]
 800c290:	021a      	lsls	r2, r3, #8
 800c292:	687b      	ldr	r3, [r7, #4]
 800c294:	681b      	ldr	r3, [r3, #0]
 800c296:	430a      	orrs	r2, r1
 800c298:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800c29a:	687b      	ldr	r3, [r7, #4]
 800c29c:	681b      	ldr	r3, [r3, #0]
 800c29e:	685a      	ldr	r2, [r3, #4]
 800c2a0:	687b      	ldr	r3, [r7, #4]
 800c2a2:	681b      	ldr	r3, [r3, #0]
 800c2a4:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800c2a8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800c2aa:	687b      	ldr	r3, [r7, #4]
 800c2ac:	681b      	ldr	r3, [r3, #0]
 800c2ae:	6859      	ldr	r1, [r3, #4]
 800c2b0:	687b      	ldr	r3, [r7, #4]
 800c2b2:	689a      	ldr	r2, [r3, #8]
 800c2b4:	687b      	ldr	r3, [r7, #4]
 800c2b6:	681b      	ldr	r3, [r3, #0]
 800c2b8:	430a      	orrs	r2, r1
 800c2ba:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800c2bc:	687b      	ldr	r3, [r7, #4]
 800c2be:	681b      	ldr	r3, [r3, #0]
 800c2c0:	689a      	ldr	r2, [r3, #8]
 800c2c2:	687b      	ldr	r3, [r7, #4]
 800c2c4:	681b      	ldr	r3, [r3, #0]
 800c2c6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800c2ca:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800c2cc:	687b      	ldr	r3, [r7, #4]
 800c2ce:	681b      	ldr	r3, [r3, #0]
 800c2d0:	6899      	ldr	r1, [r3, #8]
 800c2d2:	687b      	ldr	r3, [r7, #4]
 800c2d4:	68da      	ldr	r2, [r3, #12]
 800c2d6:	687b      	ldr	r3, [r7, #4]
 800c2d8:	681b      	ldr	r3, [r3, #0]
 800c2da:	430a      	orrs	r2, r1
 800c2dc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800c2de:	687b      	ldr	r3, [r7, #4]
 800c2e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c2e2:	4a58      	ldr	r2, [pc, #352]	; (800c444 <ADC_Init+0x1f4>)
 800c2e4:	4293      	cmp	r3, r2
 800c2e6:	d022      	beq.n	800c32e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800c2e8:	687b      	ldr	r3, [r7, #4]
 800c2ea:	681b      	ldr	r3, [r3, #0]
 800c2ec:	689a      	ldr	r2, [r3, #8]
 800c2ee:	687b      	ldr	r3, [r7, #4]
 800c2f0:	681b      	ldr	r3, [r3, #0]
 800c2f2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800c2f6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800c2f8:	687b      	ldr	r3, [r7, #4]
 800c2fa:	681b      	ldr	r3, [r3, #0]
 800c2fc:	6899      	ldr	r1, [r3, #8]
 800c2fe:	687b      	ldr	r3, [r7, #4]
 800c300:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800c302:	687b      	ldr	r3, [r7, #4]
 800c304:	681b      	ldr	r3, [r3, #0]
 800c306:	430a      	orrs	r2, r1
 800c308:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800c30a:	687b      	ldr	r3, [r7, #4]
 800c30c:	681b      	ldr	r3, [r3, #0]
 800c30e:	689a      	ldr	r2, [r3, #8]
 800c310:	687b      	ldr	r3, [r7, #4]
 800c312:	681b      	ldr	r3, [r3, #0]
 800c314:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800c318:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800c31a:	687b      	ldr	r3, [r7, #4]
 800c31c:	681b      	ldr	r3, [r3, #0]
 800c31e:	6899      	ldr	r1, [r3, #8]
 800c320:	687b      	ldr	r3, [r7, #4]
 800c322:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c324:	687b      	ldr	r3, [r7, #4]
 800c326:	681b      	ldr	r3, [r3, #0]
 800c328:	430a      	orrs	r2, r1
 800c32a:	609a      	str	r2, [r3, #8]
 800c32c:	e00f      	b.n	800c34e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800c32e:	687b      	ldr	r3, [r7, #4]
 800c330:	681b      	ldr	r3, [r3, #0]
 800c332:	689a      	ldr	r2, [r3, #8]
 800c334:	687b      	ldr	r3, [r7, #4]
 800c336:	681b      	ldr	r3, [r3, #0]
 800c338:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800c33c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800c33e:	687b      	ldr	r3, [r7, #4]
 800c340:	681b      	ldr	r3, [r3, #0]
 800c342:	689a      	ldr	r2, [r3, #8]
 800c344:	687b      	ldr	r3, [r7, #4]
 800c346:	681b      	ldr	r3, [r3, #0]
 800c348:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800c34c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800c34e:	687b      	ldr	r3, [r7, #4]
 800c350:	681b      	ldr	r3, [r3, #0]
 800c352:	689a      	ldr	r2, [r3, #8]
 800c354:	687b      	ldr	r3, [r7, #4]
 800c356:	681b      	ldr	r3, [r3, #0]
 800c358:	f022 0202 	bic.w	r2, r2, #2
 800c35c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800c35e:	687b      	ldr	r3, [r7, #4]
 800c360:	681b      	ldr	r3, [r3, #0]
 800c362:	6899      	ldr	r1, [r3, #8]
 800c364:	687b      	ldr	r3, [r7, #4]
 800c366:	7e1b      	ldrb	r3, [r3, #24]
 800c368:	005a      	lsls	r2, r3, #1
 800c36a:	687b      	ldr	r3, [r7, #4]
 800c36c:	681b      	ldr	r3, [r3, #0]
 800c36e:	430a      	orrs	r2, r1
 800c370:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800c372:	687b      	ldr	r3, [r7, #4]
 800c374:	f893 3020 	ldrb.w	r3, [r3, #32]
 800c378:	2b00      	cmp	r3, #0
 800c37a:	d01b      	beq.n	800c3b4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800c37c:	687b      	ldr	r3, [r7, #4]
 800c37e:	681b      	ldr	r3, [r3, #0]
 800c380:	685a      	ldr	r2, [r3, #4]
 800c382:	687b      	ldr	r3, [r7, #4]
 800c384:	681b      	ldr	r3, [r3, #0]
 800c386:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800c38a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800c38c:	687b      	ldr	r3, [r7, #4]
 800c38e:	681b      	ldr	r3, [r3, #0]
 800c390:	685a      	ldr	r2, [r3, #4]
 800c392:	687b      	ldr	r3, [r7, #4]
 800c394:	681b      	ldr	r3, [r3, #0]
 800c396:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800c39a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800c39c:	687b      	ldr	r3, [r7, #4]
 800c39e:	681b      	ldr	r3, [r3, #0]
 800c3a0:	6859      	ldr	r1, [r3, #4]
 800c3a2:	687b      	ldr	r3, [r7, #4]
 800c3a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c3a6:	3b01      	subs	r3, #1
 800c3a8:	035a      	lsls	r2, r3, #13
 800c3aa:	687b      	ldr	r3, [r7, #4]
 800c3ac:	681b      	ldr	r3, [r3, #0]
 800c3ae:	430a      	orrs	r2, r1
 800c3b0:	605a      	str	r2, [r3, #4]
 800c3b2:	e007      	b.n	800c3c4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800c3b4:	687b      	ldr	r3, [r7, #4]
 800c3b6:	681b      	ldr	r3, [r3, #0]
 800c3b8:	685a      	ldr	r2, [r3, #4]
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	681b      	ldr	r3, [r3, #0]
 800c3be:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800c3c2:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800c3c4:	687b      	ldr	r3, [r7, #4]
 800c3c6:	681b      	ldr	r3, [r3, #0]
 800c3c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c3ca:	687b      	ldr	r3, [r7, #4]
 800c3cc:	681b      	ldr	r3, [r3, #0]
 800c3ce:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800c3d2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800c3d4:	687b      	ldr	r3, [r7, #4]
 800c3d6:	681b      	ldr	r3, [r3, #0]
 800c3d8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800c3da:	687b      	ldr	r3, [r7, #4]
 800c3dc:	69db      	ldr	r3, [r3, #28]
 800c3de:	3b01      	subs	r3, #1
 800c3e0:	051a      	lsls	r2, r3, #20
 800c3e2:	687b      	ldr	r3, [r7, #4]
 800c3e4:	681b      	ldr	r3, [r3, #0]
 800c3e6:	430a      	orrs	r2, r1
 800c3e8:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800c3ea:	687b      	ldr	r3, [r7, #4]
 800c3ec:	681b      	ldr	r3, [r3, #0]
 800c3ee:	689a      	ldr	r2, [r3, #8]
 800c3f0:	687b      	ldr	r3, [r7, #4]
 800c3f2:	681b      	ldr	r3, [r3, #0]
 800c3f4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800c3f8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800c3fa:	687b      	ldr	r3, [r7, #4]
 800c3fc:	681b      	ldr	r3, [r3, #0]
 800c3fe:	6899      	ldr	r1, [r3, #8]
 800c400:	687b      	ldr	r3, [r7, #4]
 800c402:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800c406:	025a      	lsls	r2, r3, #9
 800c408:	687b      	ldr	r3, [r7, #4]
 800c40a:	681b      	ldr	r3, [r3, #0]
 800c40c:	430a      	orrs	r2, r1
 800c40e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800c410:	687b      	ldr	r3, [r7, #4]
 800c412:	681b      	ldr	r3, [r3, #0]
 800c414:	689a      	ldr	r2, [r3, #8]
 800c416:	687b      	ldr	r3, [r7, #4]
 800c418:	681b      	ldr	r3, [r3, #0]
 800c41a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800c41e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800c420:	687b      	ldr	r3, [r7, #4]
 800c422:	681b      	ldr	r3, [r3, #0]
 800c424:	6899      	ldr	r1, [r3, #8]
 800c426:	687b      	ldr	r3, [r7, #4]
 800c428:	695b      	ldr	r3, [r3, #20]
 800c42a:	029a      	lsls	r2, r3, #10
 800c42c:	687b      	ldr	r3, [r7, #4]
 800c42e:	681b      	ldr	r3, [r3, #0]
 800c430:	430a      	orrs	r2, r1
 800c432:	609a      	str	r2, [r3, #8]
}
 800c434:	bf00      	nop
 800c436:	3714      	adds	r7, #20
 800c438:	46bd      	mov	sp, r7
 800c43a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c43e:	4770      	bx	lr
 800c440:	40012300 	.word	0x40012300
 800c444:	0f000001 	.word	0x0f000001

0800c448 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 800c448:	b580      	push	{r7, lr}
 800c44a:	b084      	sub	sp, #16
 800c44c:	af00      	add	r7, sp, #0
 800c44e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800c450:	687b      	ldr	r3, [r7, #4]
 800c452:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c454:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800c456:	68fb      	ldr	r3, [r7, #12]
 800c458:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c45a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800c45e:	2b00      	cmp	r3, #0
 800c460:	d13c      	bne.n	800c4dc <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800c462:	68fb      	ldr	r3, [r7, #12]
 800c464:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c466:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800c46a:	68fb      	ldr	r3, [r7, #12]
 800c46c:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800c46e:	68fb      	ldr	r3, [r7, #12]
 800c470:	681b      	ldr	r3, [r3, #0]
 800c472:	689b      	ldr	r3, [r3, #8]
 800c474:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800c478:	2b00      	cmp	r3, #0
 800c47a:	d12b      	bne.n	800c4d4 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800c47c:	68fb      	ldr	r3, [r7, #12]
 800c47e:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800c480:	2b00      	cmp	r3, #0
 800c482:	d127      	bne.n	800c4d4 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800c484:	68fb      	ldr	r3, [r7, #12]
 800c486:	681b      	ldr	r3, [r3, #0]
 800c488:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c48a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800c48e:	2b00      	cmp	r3, #0
 800c490:	d006      	beq.n	800c4a0 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800c492:	68fb      	ldr	r3, [r7, #12]
 800c494:	681b      	ldr	r3, [r3, #0]
 800c496:	689b      	ldr	r3, [r3, #8]
 800c498:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800c49c:	2b00      	cmp	r3, #0
 800c49e:	d119      	bne.n	800c4d4 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800c4a0:	68fb      	ldr	r3, [r7, #12]
 800c4a2:	681b      	ldr	r3, [r3, #0]
 800c4a4:	685a      	ldr	r2, [r3, #4]
 800c4a6:	68fb      	ldr	r3, [r7, #12]
 800c4a8:	681b      	ldr	r3, [r3, #0]
 800c4aa:	f022 0220 	bic.w	r2, r2, #32
 800c4ae:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800c4b0:	68fb      	ldr	r3, [r7, #12]
 800c4b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c4b4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800c4b8:	68fb      	ldr	r3, [r7, #12]
 800c4ba:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800c4bc:	68fb      	ldr	r3, [r7, #12]
 800c4be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c4c0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800c4c4:	2b00      	cmp	r3, #0
 800c4c6:	d105      	bne.n	800c4d4 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800c4c8:	68fb      	ldr	r3, [r7, #12]
 800c4ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c4cc:	f043 0201 	orr.w	r2, r3, #1
 800c4d0:	68fb      	ldr	r3, [r7, #12]
 800c4d2:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800c4d4:	68f8      	ldr	r0, [r7, #12]
 800c4d6:	f7ff fd61 	bl	800bf9c <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800c4da:	e00e      	b.n	800c4fa <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800c4dc:	68fb      	ldr	r3, [r7, #12]
 800c4de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c4e0:	f003 0310 	and.w	r3, r3, #16
 800c4e4:	2b00      	cmp	r3, #0
 800c4e6:	d003      	beq.n	800c4f0 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 800c4e8:	68f8      	ldr	r0, [r7, #12]
 800c4ea:	f7ff fd75 	bl	800bfd8 <HAL_ADC_ErrorCallback>
}
 800c4ee:	e004      	b.n	800c4fa <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800c4f0:	68fb      	ldr	r3, [r7, #12]
 800c4f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c4f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c4f6:	6878      	ldr	r0, [r7, #4]
 800c4f8:	4798      	blx	r3
}
 800c4fa:	bf00      	nop
 800c4fc:	3710      	adds	r7, #16
 800c4fe:	46bd      	mov	sp, r7
 800c500:	bd80      	pop	{r7, pc}

0800c502 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800c502:	b580      	push	{r7, lr}
 800c504:	b084      	sub	sp, #16
 800c506:	af00      	add	r7, sp, #0
 800c508:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800c50a:	687b      	ldr	r3, [r7, #4]
 800c50c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c50e:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800c510:	68f8      	ldr	r0, [r7, #12]
 800c512:	f7ff fd4d 	bl	800bfb0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800c516:	bf00      	nop
 800c518:	3710      	adds	r7, #16
 800c51a:	46bd      	mov	sp, r7
 800c51c:	bd80      	pop	{r7, pc}

0800c51e <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800c51e:	b580      	push	{r7, lr}
 800c520:	b084      	sub	sp, #16
 800c522:	af00      	add	r7, sp, #0
 800c524:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800c526:	687b      	ldr	r3, [r7, #4]
 800c528:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c52a:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 800c52c:	68fb      	ldr	r3, [r7, #12]
 800c52e:	2240      	movs	r2, #64	; 0x40
 800c530:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800c532:	68fb      	ldr	r3, [r7, #12]
 800c534:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c536:	f043 0204 	orr.w	r2, r3, #4
 800c53a:	68fb      	ldr	r3, [r7, #12]
 800c53c:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800c53e:	68f8      	ldr	r0, [r7, #12]
 800c540:	f7ff fd4a 	bl	800bfd8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800c544:	bf00      	nop
 800c546:	3710      	adds	r7, #16
 800c548:	46bd      	mov	sp, r7
 800c54a:	bd80      	pop	{r7, pc}

0800c54c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800c54c:	b480      	push	{r7}
 800c54e:	b083      	sub	sp, #12
 800c550:	af00      	add	r7, sp, #0
 800c552:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 800c554:	bf00      	nop
 800c556:	370c      	adds	r7, #12
 800c558:	46bd      	mov	sp, r7
 800c55a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c55e:	4770      	bx	lr

0800c560 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800c560:	b480      	push	{r7}
 800c562:	b085      	sub	sp, #20
 800c564:	af00      	add	r7, sp, #0
 800c566:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800c568:	687b      	ldr	r3, [r7, #4]
 800c56a:	f003 0307 	and.w	r3, r3, #7
 800c56e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800c570:	4b0c      	ldr	r3, [pc, #48]	; (800c5a4 <__NVIC_SetPriorityGrouping+0x44>)
 800c572:	68db      	ldr	r3, [r3, #12]
 800c574:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800c576:	68ba      	ldr	r2, [r7, #8]
 800c578:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800c57c:	4013      	ands	r3, r2
 800c57e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800c580:	68fb      	ldr	r3, [r7, #12]
 800c582:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800c584:	68bb      	ldr	r3, [r7, #8]
 800c586:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800c588:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800c58c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800c590:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800c592:	4a04      	ldr	r2, [pc, #16]	; (800c5a4 <__NVIC_SetPriorityGrouping+0x44>)
 800c594:	68bb      	ldr	r3, [r7, #8]
 800c596:	60d3      	str	r3, [r2, #12]
}
 800c598:	bf00      	nop
 800c59a:	3714      	adds	r7, #20
 800c59c:	46bd      	mov	sp, r7
 800c59e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5a2:	4770      	bx	lr
 800c5a4:	e000ed00 	.word	0xe000ed00

0800c5a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800c5a8:	b480      	push	{r7}
 800c5aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800c5ac:	4b04      	ldr	r3, [pc, #16]	; (800c5c0 <__NVIC_GetPriorityGrouping+0x18>)
 800c5ae:	68db      	ldr	r3, [r3, #12]
 800c5b0:	0a1b      	lsrs	r3, r3, #8
 800c5b2:	f003 0307 	and.w	r3, r3, #7
}
 800c5b6:	4618      	mov	r0, r3
 800c5b8:	46bd      	mov	sp, r7
 800c5ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5be:	4770      	bx	lr
 800c5c0:	e000ed00 	.word	0xe000ed00

0800c5c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800c5c4:	b480      	push	{r7}
 800c5c6:	b083      	sub	sp, #12
 800c5c8:	af00      	add	r7, sp, #0
 800c5ca:	4603      	mov	r3, r0
 800c5cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800c5ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c5d2:	2b00      	cmp	r3, #0
 800c5d4:	db0b      	blt.n	800c5ee <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800c5d6:	79fb      	ldrb	r3, [r7, #7]
 800c5d8:	f003 021f 	and.w	r2, r3, #31
 800c5dc:	4907      	ldr	r1, [pc, #28]	; (800c5fc <__NVIC_EnableIRQ+0x38>)
 800c5de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c5e2:	095b      	lsrs	r3, r3, #5
 800c5e4:	2001      	movs	r0, #1
 800c5e6:	fa00 f202 	lsl.w	r2, r0, r2
 800c5ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800c5ee:	bf00      	nop
 800c5f0:	370c      	adds	r7, #12
 800c5f2:	46bd      	mov	sp, r7
 800c5f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5f8:	4770      	bx	lr
 800c5fa:	bf00      	nop
 800c5fc:	e000e100 	.word	0xe000e100

0800c600 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800c600:	b480      	push	{r7}
 800c602:	b083      	sub	sp, #12
 800c604:	af00      	add	r7, sp, #0
 800c606:	4603      	mov	r3, r0
 800c608:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800c60a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c60e:	2b00      	cmp	r3, #0
 800c610:	db12      	blt.n	800c638 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800c612:	79fb      	ldrb	r3, [r7, #7]
 800c614:	f003 021f 	and.w	r2, r3, #31
 800c618:	490a      	ldr	r1, [pc, #40]	; (800c644 <__NVIC_DisableIRQ+0x44>)
 800c61a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c61e:	095b      	lsrs	r3, r3, #5
 800c620:	2001      	movs	r0, #1
 800c622:	fa00 f202 	lsl.w	r2, r0, r2
 800c626:	3320      	adds	r3, #32
 800c628:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800c62c:	f3bf 8f4f 	dsb	sy
}
 800c630:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800c632:	f3bf 8f6f 	isb	sy
}
 800c636:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 800c638:	bf00      	nop
 800c63a:	370c      	adds	r7, #12
 800c63c:	46bd      	mov	sp, r7
 800c63e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c642:	4770      	bx	lr
 800c644:	e000e100 	.word	0xe000e100

0800c648 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800c648:	b480      	push	{r7}
 800c64a:	b083      	sub	sp, #12
 800c64c:	af00      	add	r7, sp, #0
 800c64e:	4603      	mov	r3, r0
 800c650:	6039      	str	r1, [r7, #0]
 800c652:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800c654:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c658:	2b00      	cmp	r3, #0
 800c65a:	db0a      	blt.n	800c672 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800c65c:	683b      	ldr	r3, [r7, #0]
 800c65e:	b2da      	uxtb	r2, r3
 800c660:	490c      	ldr	r1, [pc, #48]	; (800c694 <__NVIC_SetPriority+0x4c>)
 800c662:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c666:	0112      	lsls	r2, r2, #4
 800c668:	b2d2      	uxtb	r2, r2
 800c66a:	440b      	add	r3, r1
 800c66c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800c670:	e00a      	b.n	800c688 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800c672:	683b      	ldr	r3, [r7, #0]
 800c674:	b2da      	uxtb	r2, r3
 800c676:	4908      	ldr	r1, [pc, #32]	; (800c698 <__NVIC_SetPriority+0x50>)
 800c678:	79fb      	ldrb	r3, [r7, #7]
 800c67a:	f003 030f 	and.w	r3, r3, #15
 800c67e:	3b04      	subs	r3, #4
 800c680:	0112      	lsls	r2, r2, #4
 800c682:	b2d2      	uxtb	r2, r2
 800c684:	440b      	add	r3, r1
 800c686:	761a      	strb	r2, [r3, #24]
}
 800c688:	bf00      	nop
 800c68a:	370c      	adds	r7, #12
 800c68c:	46bd      	mov	sp, r7
 800c68e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c692:	4770      	bx	lr
 800c694:	e000e100 	.word	0xe000e100
 800c698:	e000ed00 	.word	0xe000ed00

0800c69c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800c69c:	b480      	push	{r7}
 800c69e:	b089      	sub	sp, #36	; 0x24
 800c6a0:	af00      	add	r7, sp, #0
 800c6a2:	60f8      	str	r0, [r7, #12]
 800c6a4:	60b9      	str	r1, [r7, #8]
 800c6a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800c6a8:	68fb      	ldr	r3, [r7, #12]
 800c6aa:	f003 0307 	and.w	r3, r3, #7
 800c6ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800c6b0:	69fb      	ldr	r3, [r7, #28]
 800c6b2:	f1c3 0307 	rsb	r3, r3, #7
 800c6b6:	2b04      	cmp	r3, #4
 800c6b8:	bf28      	it	cs
 800c6ba:	2304      	movcs	r3, #4
 800c6bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800c6be:	69fb      	ldr	r3, [r7, #28]
 800c6c0:	3304      	adds	r3, #4
 800c6c2:	2b06      	cmp	r3, #6
 800c6c4:	d902      	bls.n	800c6cc <NVIC_EncodePriority+0x30>
 800c6c6:	69fb      	ldr	r3, [r7, #28]
 800c6c8:	3b03      	subs	r3, #3
 800c6ca:	e000      	b.n	800c6ce <NVIC_EncodePriority+0x32>
 800c6cc:	2300      	movs	r3, #0
 800c6ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800c6d0:	f04f 32ff 	mov.w	r2, #4294967295
 800c6d4:	69bb      	ldr	r3, [r7, #24]
 800c6d6:	fa02 f303 	lsl.w	r3, r2, r3
 800c6da:	43da      	mvns	r2, r3
 800c6dc:	68bb      	ldr	r3, [r7, #8]
 800c6de:	401a      	ands	r2, r3
 800c6e0:	697b      	ldr	r3, [r7, #20]
 800c6e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800c6e4:	f04f 31ff 	mov.w	r1, #4294967295
 800c6e8:	697b      	ldr	r3, [r7, #20]
 800c6ea:	fa01 f303 	lsl.w	r3, r1, r3
 800c6ee:	43d9      	mvns	r1, r3
 800c6f0:	687b      	ldr	r3, [r7, #4]
 800c6f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800c6f4:	4313      	orrs	r3, r2
         );
}
 800c6f6:	4618      	mov	r0, r3
 800c6f8:	3724      	adds	r7, #36	; 0x24
 800c6fa:	46bd      	mov	sp, r7
 800c6fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c700:	4770      	bx	lr
	...

0800c704 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800c704:	b580      	push	{r7, lr}
 800c706:	b082      	sub	sp, #8
 800c708:	af00      	add	r7, sp, #0
 800c70a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800c70c:	687b      	ldr	r3, [r7, #4]
 800c70e:	3b01      	subs	r3, #1
 800c710:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800c714:	d301      	bcc.n	800c71a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800c716:	2301      	movs	r3, #1
 800c718:	e00f      	b.n	800c73a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800c71a:	4a0a      	ldr	r2, [pc, #40]	; (800c744 <SysTick_Config+0x40>)
 800c71c:	687b      	ldr	r3, [r7, #4]
 800c71e:	3b01      	subs	r3, #1
 800c720:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800c722:	210f      	movs	r1, #15
 800c724:	f04f 30ff 	mov.w	r0, #4294967295
 800c728:	f7ff ff8e 	bl	800c648 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800c72c:	4b05      	ldr	r3, [pc, #20]	; (800c744 <SysTick_Config+0x40>)
 800c72e:	2200      	movs	r2, #0
 800c730:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800c732:	4b04      	ldr	r3, [pc, #16]	; (800c744 <SysTick_Config+0x40>)
 800c734:	2207      	movs	r2, #7
 800c736:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800c738:	2300      	movs	r3, #0
}
 800c73a:	4618      	mov	r0, r3
 800c73c:	3708      	adds	r7, #8
 800c73e:	46bd      	mov	sp, r7
 800c740:	bd80      	pop	{r7, pc}
 800c742:	bf00      	nop
 800c744:	e000e010 	.word	0xe000e010

0800c748 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800c748:	b580      	push	{r7, lr}
 800c74a:	b082      	sub	sp, #8
 800c74c:	af00      	add	r7, sp, #0
 800c74e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800c750:	6878      	ldr	r0, [r7, #4]
 800c752:	f7ff ff05 	bl	800c560 <__NVIC_SetPriorityGrouping>
}
 800c756:	bf00      	nop
 800c758:	3708      	adds	r7, #8
 800c75a:	46bd      	mov	sp, r7
 800c75c:	bd80      	pop	{r7, pc}

0800c75e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800c75e:	b580      	push	{r7, lr}
 800c760:	b086      	sub	sp, #24
 800c762:	af00      	add	r7, sp, #0
 800c764:	4603      	mov	r3, r0
 800c766:	60b9      	str	r1, [r7, #8]
 800c768:	607a      	str	r2, [r7, #4]
 800c76a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800c76c:	2300      	movs	r3, #0
 800c76e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800c770:	f7ff ff1a 	bl	800c5a8 <__NVIC_GetPriorityGrouping>
 800c774:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800c776:	687a      	ldr	r2, [r7, #4]
 800c778:	68b9      	ldr	r1, [r7, #8]
 800c77a:	6978      	ldr	r0, [r7, #20]
 800c77c:	f7ff ff8e 	bl	800c69c <NVIC_EncodePriority>
 800c780:	4602      	mov	r2, r0
 800c782:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c786:	4611      	mov	r1, r2
 800c788:	4618      	mov	r0, r3
 800c78a:	f7ff ff5d 	bl	800c648 <__NVIC_SetPriority>
}
 800c78e:	bf00      	nop
 800c790:	3718      	adds	r7, #24
 800c792:	46bd      	mov	sp, r7
 800c794:	bd80      	pop	{r7, pc}

0800c796 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800c796:	b580      	push	{r7, lr}
 800c798:	b082      	sub	sp, #8
 800c79a:	af00      	add	r7, sp, #0
 800c79c:	4603      	mov	r3, r0
 800c79e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800c7a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c7a4:	4618      	mov	r0, r3
 800c7a6:	f7ff ff0d 	bl	800c5c4 <__NVIC_EnableIRQ>
}
 800c7aa:	bf00      	nop
 800c7ac:	3708      	adds	r7, #8
 800c7ae:	46bd      	mov	sp, r7
 800c7b0:	bd80      	pop	{r7, pc}

0800c7b2 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800c7b2:	b580      	push	{r7, lr}
 800c7b4:	b082      	sub	sp, #8
 800c7b6:	af00      	add	r7, sp, #0
 800c7b8:	4603      	mov	r3, r0
 800c7ba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800c7bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c7c0:	4618      	mov	r0, r3
 800c7c2:	f7ff ff1d 	bl	800c600 <__NVIC_DisableIRQ>
}
 800c7c6:	bf00      	nop
 800c7c8:	3708      	adds	r7, #8
 800c7ca:	46bd      	mov	sp, r7
 800c7cc:	bd80      	pop	{r7, pc}

0800c7ce <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800c7ce:	b580      	push	{r7, lr}
 800c7d0:	b082      	sub	sp, #8
 800c7d2:	af00      	add	r7, sp, #0
 800c7d4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800c7d6:	6878      	ldr	r0, [r7, #4]
 800c7d8:	f7ff ff94 	bl	800c704 <SysTick_Config>
 800c7dc:	4603      	mov	r3, r0
}
 800c7de:	4618      	mov	r0, r3
 800c7e0:	3708      	adds	r7, #8
 800c7e2:	46bd      	mov	sp, r7
 800c7e4:	bd80      	pop	{r7, pc}
	...

0800c7e8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800c7e8:	b580      	push	{r7, lr}
 800c7ea:	b086      	sub	sp, #24
 800c7ec:	af00      	add	r7, sp, #0
 800c7ee:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800c7f0:	2300      	movs	r3, #0
 800c7f2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800c7f4:	f7ff f94a 	bl	800ba8c <HAL_GetTick>
 800c7f8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800c7fa:	687b      	ldr	r3, [r7, #4]
 800c7fc:	2b00      	cmp	r3, #0
 800c7fe:	d101      	bne.n	800c804 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800c800:	2301      	movs	r3, #1
 800c802:	e099      	b.n	800c938 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800c804:	687b      	ldr	r3, [r7, #4]
 800c806:	2200      	movs	r2, #0
 800c808:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800c80c:	687b      	ldr	r3, [r7, #4]
 800c80e:	2202      	movs	r2, #2
 800c810:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800c814:	687b      	ldr	r3, [r7, #4]
 800c816:	681b      	ldr	r3, [r3, #0]
 800c818:	681a      	ldr	r2, [r3, #0]
 800c81a:	687b      	ldr	r3, [r7, #4]
 800c81c:	681b      	ldr	r3, [r3, #0]
 800c81e:	f022 0201 	bic.w	r2, r2, #1
 800c822:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800c824:	e00f      	b.n	800c846 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800c826:	f7ff f931 	bl	800ba8c <HAL_GetTick>
 800c82a:	4602      	mov	r2, r0
 800c82c:	693b      	ldr	r3, [r7, #16]
 800c82e:	1ad3      	subs	r3, r2, r3
 800c830:	2b05      	cmp	r3, #5
 800c832:	d908      	bls.n	800c846 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800c834:	687b      	ldr	r3, [r7, #4]
 800c836:	2220      	movs	r2, #32
 800c838:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800c83a:	687b      	ldr	r3, [r7, #4]
 800c83c:	2203      	movs	r2, #3
 800c83e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800c842:	2303      	movs	r3, #3
 800c844:	e078      	b.n	800c938 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800c846:	687b      	ldr	r3, [r7, #4]
 800c848:	681b      	ldr	r3, [r3, #0]
 800c84a:	681b      	ldr	r3, [r3, #0]
 800c84c:	f003 0301 	and.w	r3, r3, #1
 800c850:	2b00      	cmp	r3, #0
 800c852:	d1e8      	bne.n	800c826 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800c854:	687b      	ldr	r3, [r7, #4]
 800c856:	681b      	ldr	r3, [r3, #0]
 800c858:	681b      	ldr	r3, [r3, #0]
 800c85a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800c85c:	697a      	ldr	r2, [r7, #20]
 800c85e:	4b38      	ldr	r3, [pc, #224]	; (800c940 <HAL_DMA_Init+0x158>)
 800c860:	4013      	ands	r3, r2
 800c862:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800c864:	687b      	ldr	r3, [r7, #4]
 800c866:	685a      	ldr	r2, [r3, #4]
 800c868:	687b      	ldr	r3, [r7, #4]
 800c86a:	689b      	ldr	r3, [r3, #8]
 800c86c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800c86e:	687b      	ldr	r3, [r7, #4]
 800c870:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800c872:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800c874:	687b      	ldr	r3, [r7, #4]
 800c876:	691b      	ldr	r3, [r3, #16]
 800c878:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800c87a:	687b      	ldr	r3, [r7, #4]
 800c87c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800c87e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800c880:	687b      	ldr	r3, [r7, #4]
 800c882:	699b      	ldr	r3, [r3, #24]
 800c884:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800c886:	687b      	ldr	r3, [r7, #4]
 800c888:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800c88a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800c88c:	687b      	ldr	r3, [r7, #4]
 800c88e:	6a1b      	ldr	r3, [r3, #32]
 800c890:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800c892:	697a      	ldr	r2, [r7, #20]
 800c894:	4313      	orrs	r3, r2
 800c896:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800c898:	687b      	ldr	r3, [r7, #4]
 800c89a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c89c:	2b04      	cmp	r3, #4
 800c89e:	d107      	bne.n	800c8b0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800c8a0:	687b      	ldr	r3, [r7, #4]
 800c8a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c8a4:	687b      	ldr	r3, [r7, #4]
 800c8a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c8a8:	4313      	orrs	r3, r2
 800c8aa:	697a      	ldr	r2, [r7, #20]
 800c8ac:	4313      	orrs	r3, r2
 800c8ae:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800c8b0:	687b      	ldr	r3, [r7, #4]
 800c8b2:	681b      	ldr	r3, [r3, #0]
 800c8b4:	697a      	ldr	r2, [r7, #20]
 800c8b6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800c8b8:	687b      	ldr	r3, [r7, #4]
 800c8ba:	681b      	ldr	r3, [r3, #0]
 800c8bc:	695b      	ldr	r3, [r3, #20]
 800c8be:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800c8c0:	697b      	ldr	r3, [r7, #20]
 800c8c2:	f023 0307 	bic.w	r3, r3, #7
 800c8c6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800c8c8:	687b      	ldr	r3, [r7, #4]
 800c8ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c8cc:	697a      	ldr	r2, [r7, #20]
 800c8ce:	4313      	orrs	r3, r2
 800c8d0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800c8d2:	687b      	ldr	r3, [r7, #4]
 800c8d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c8d6:	2b04      	cmp	r3, #4
 800c8d8:	d117      	bne.n	800c90a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800c8da:	687b      	ldr	r3, [r7, #4]
 800c8dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c8de:	697a      	ldr	r2, [r7, #20]
 800c8e0:	4313      	orrs	r3, r2
 800c8e2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800c8e4:	687b      	ldr	r3, [r7, #4]
 800c8e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c8e8:	2b00      	cmp	r3, #0
 800c8ea:	d00e      	beq.n	800c90a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800c8ec:	6878      	ldr	r0, [r7, #4]
 800c8ee:	f000 fafb 	bl	800cee8 <DMA_CheckFifoParam>
 800c8f2:	4603      	mov	r3, r0
 800c8f4:	2b00      	cmp	r3, #0
 800c8f6:	d008      	beq.n	800c90a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800c8f8:	687b      	ldr	r3, [r7, #4]
 800c8fa:	2240      	movs	r2, #64	; 0x40
 800c8fc:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800c8fe:	687b      	ldr	r3, [r7, #4]
 800c900:	2201      	movs	r2, #1
 800c902:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800c906:	2301      	movs	r3, #1
 800c908:	e016      	b.n	800c938 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800c90a:	687b      	ldr	r3, [r7, #4]
 800c90c:	681b      	ldr	r3, [r3, #0]
 800c90e:	697a      	ldr	r2, [r7, #20]
 800c910:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800c912:	6878      	ldr	r0, [r7, #4]
 800c914:	f000 fab2 	bl	800ce7c <DMA_CalcBaseAndBitshift>
 800c918:	4603      	mov	r3, r0
 800c91a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800c91c:	687b      	ldr	r3, [r7, #4]
 800c91e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c920:	223f      	movs	r2, #63	; 0x3f
 800c922:	409a      	lsls	r2, r3
 800c924:	68fb      	ldr	r3, [r7, #12]
 800c926:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800c928:	687b      	ldr	r3, [r7, #4]
 800c92a:	2200      	movs	r2, #0
 800c92c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800c92e:	687b      	ldr	r3, [r7, #4]
 800c930:	2201      	movs	r2, #1
 800c932:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800c936:	2300      	movs	r3, #0
}
 800c938:	4618      	mov	r0, r3
 800c93a:	3718      	adds	r7, #24
 800c93c:	46bd      	mov	sp, r7
 800c93e:	bd80      	pop	{r7, pc}
 800c940:	f010803f 	.word	0xf010803f

0800c944 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 800c944:	b580      	push	{r7, lr}
 800c946:	b084      	sub	sp, #16
 800c948:	af00      	add	r7, sp, #0
 800c94a:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800c94c:	687b      	ldr	r3, [r7, #4]
 800c94e:	2b00      	cmp	r3, #0
 800c950:	d101      	bne.n	800c956 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 800c952:	2301      	movs	r3, #1
 800c954:	e050      	b.n	800c9f8 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 800c956:	687b      	ldr	r3, [r7, #4]
 800c958:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800c95c:	b2db      	uxtb	r3, r3
 800c95e:	2b02      	cmp	r3, #2
 800c960:	d101      	bne.n	800c966 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 800c962:	2302      	movs	r3, #2
 800c964:	e048      	b.n	800c9f8 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 800c966:	687b      	ldr	r3, [r7, #4]
 800c968:	681b      	ldr	r3, [r3, #0]
 800c96a:	681a      	ldr	r2, [r3, #0]
 800c96c:	687b      	ldr	r3, [r7, #4]
 800c96e:	681b      	ldr	r3, [r3, #0]
 800c970:	f022 0201 	bic.w	r2, r2, #1
 800c974:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 800c976:	687b      	ldr	r3, [r7, #4]
 800c978:	681b      	ldr	r3, [r3, #0]
 800c97a:	2200      	movs	r2, #0
 800c97c:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 800c97e:	687b      	ldr	r3, [r7, #4]
 800c980:	681b      	ldr	r3, [r3, #0]
 800c982:	2200      	movs	r2, #0
 800c984:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 800c986:	687b      	ldr	r3, [r7, #4]
 800c988:	681b      	ldr	r3, [r3, #0]
 800c98a:	2200      	movs	r2, #0
 800c98c:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 800c98e:	687b      	ldr	r3, [r7, #4]
 800c990:	681b      	ldr	r3, [r3, #0]
 800c992:	2200      	movs	r2, #0
 800c994:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 800c996:	687b      	ldr	r3, [r7, #4]
 800c998:	681b      	ldr	r3, [r3, #0]
 800c99a:	2200      	movs	r2, #0
 800c99c:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 800c99e:	687b      	ldr	r3, [r7, #4]
 800c9a0:	681b      	ldr	r3, [r3, #0]
 800c9a2:	2221      	movs	r2, #33	; 0x21
 800c9a4:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800c9a6:	6878      	ldr	r0, [r7, #4]
 800c9a8:	f000 fa68 	bl	800ce7c <DMA_CalcBaseAndBitshift>
 800c9ac:	4603      	mov	r3, r0
 800c9ae:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 800c9b0:	687b      	ldr	r3, [r7, #4]
 800c9b2:	2200      	movs	r2, #0
 800c9b4:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 800c9b6:	687b      	ldr	r3, [r7, #4]
 800c9b8:	2200      	movs	r2, #0
 800c9ba:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 800c9bc:	687b      	ldr	r3, [r7, #4]
 800c9be:	2200      	movs	r2, #0
 800c9c0:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 800c9c2:	687b      	ldr	r3, [r7, #4]
 800c9c4:	2200      	movs	r2, #0
 800c9c6:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 800c9c8:	687b      	ldr	r3, [r7, #4]
 800c9ca:	2200      	movs	r2, #0
 800c9cc:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 800c9ce:	687b      	ldr	r3, [r7, #4]
 800c9d0:	2200      	movs	r2, #0
 800c9d2:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800c9d4:	687b      	ldr	r3, [r7, #4]
 800c9d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c9d8:	223f      	movs	r2, #63	; 0x3f
 800c9da:	409a      	lsls	r2, r3
 800c9dc:	68fb      	ldr	r3, [r7, #12]
 800c9de:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800c9e0:	687b      	ldr	r3, [r7, #4]
 800c9e2:	2200      	movs	r2, #0
 800c9e4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 800c9e6:	687b      	ldr	r3, [r7, #4]
 800c9e8:	2200      	movs	r2, #0
 800c9ea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800c9ee:	687b      	ldr	r3, [r7, #4]
 800c9f0:	2200      	movs	r2, #0
 800c9f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800c9f6:	2300      	movs	r3, #0
}
 800c9f8:	4618      	mov	r0, r3
 800c9fa:	3710      	adds	r7, #16
 800c9fc:	46bd      	mov	sp, r7
 800c9fe:	bd80      	pop	{r7, pc}

0800ca00 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800ca00:	b580      	push	{r7, lr}
 800ca02:	b086      	sub	sp, #24
 800ca04:	af00      	add	r7, sp, #0
 800ca06:	60f8      	str	r0, [r7, #12]
 800ca08:	60b9      	str	r1, [r7, #8]
 800ca0a:	607a      	str	r2, [r7, #4]
 800ca0c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800ca0e:	2300      	movs	r3, #0
 800ca10:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800ca12:	68fb      	ldr	r3, [r7, #12]
 800ca14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ca16:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800ca18:	68fb      	ldr	r3, [r7, #12]
 800ca1a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800ca1e:	2b01      	cmp	r3, #1
 800ca20:	d101      	bne.n	800ca26 <HAL_DMA_Start_IT+0x26>
 800ca22:	2302      	movs	r3, #2
 800ca24:	e040      	b.n	800caa8 <HAL_DMA_Start_IT+0xa8>
 800ca26:	68fb      	ldr	r3, [r7, #12]
 800ca28:	2201      	movs	r2, #1
 800ca2a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800ca2e:	68fb      	ldr	r3, [r7, #12]
 800ca30:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800ca34:	b2db      	uxtb	r3, r3
 800ca36:	2b01      	cmp	r3, #1
 800ca38:	d12f      	bne.n	800ca9a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800ca3a:	68fb      	ldr	r3, [r7, #12]
 800ca3c:	2202      	movs	r2, #2
 800ca3e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800ca42:	68fb      	ldr	r3, [r7, #12]
 800ca44:	2200      	movs	r2, #0
 800ca46:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800ca48:	683b      	ldr	r3, [r7, #0]
 800ca4a:	687a      	ldr	r2, [r7, #4]
 800ca4c:	68b9      	ldr	r1, [r7, #8]
 800ca4e:	68f8      	ldr	r0, [r7, #12]
 800ca50:	f000 f9e6 	bl	800ce20 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800ca54:	68fb      	ldr	r3, [r7, #12]
 800ca56:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ca58:	223f      	movs	r2, #63	; 0x3f
 800ca5a:	409a      	lsls	r2, r3
 800ca5c:	693b      	ldr	r3, [r7, #16]
 800ca5e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800ca60:	68fb      	ldr	r3, [r7, #12]
 800ca62:	681b      	ldr	r3, [r3, #0]
 800ca64:	681a      	ldr	r2, [r3, #0]
 800ca66:	68fb      	ldr	r3, [r7, #12]
 800ca68:	681b      	ldr	r3, [r3, #0]
 800ca6a:	f042 0216 	orr.w	r2, r2, #22
 800ca6e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800ca70:	68fb      	ldr	r3, [r7, #12]
 800ca72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ca74:	2b00      	cmp	r3, #0
 800ca76:	d007      	beq.n	800ca88 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800ca78:	68fb      	ldr	r3, [r7, #12]
 800ca7a:	681b      	ldr	r3, [r3, #0]
 800ca7c:	681a      	ldr	r2, [r3, #0]
 800ca7e:	68fb      	ldr	r3, [r7, #12]
 800ca80:	681b      	ldr	r3, [r3, #0]
 800ca82:	f042 0208 	orr.w	r2, r2, #8
 800ca86:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800ca88:	68fb      	ldr	r3, [r7, #12]
 800ca8a:	681b      	ldr	r3, [r3, #0]
 800ca8c:	681a      	ldr	r2, [r3, #0]
 800ca8e:	68fb      	ldr	r3, [r7, #12]
 800ca90:	681b      	ldr	r3, [r3, #0]
 800ca92:	f042 0201 	orr.w	r2, r2, #1
 800ca96:	601a      	str	r2, [r3, #0]
 800ca98:	e005      	b.n	800caa6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800ca9a:	68fb      	ldr	r3, [r7, #12]
 800ca9c:	2200      	movs	r2, #0
 800ca9e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800caa2:	2302      	movs	r3, #2
 800caa4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800caa6:	7dfb      	ldrb	r3, [r7, #23]
}
 800caa8:	4618      	mov	r0, r3
 800caaa:	3718      	adds	r7, #24
 800caac:	46bd      	mov	sp, r7
 800caae:	bd80      	pop	{r7, pc}

0800cab0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800cab0:	b480      	push	{r7}
 800cab2:	b083      	sub	sp, #12
 800cab4:	af00      	add	r7, sp, #0
 800cab6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800cab8:	687b      	ldr	r3, [r7, #4]
 800caba:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800cabe:	b2db      	uxtb	r3, r3
 800cac0:	2b02      	cmp	r3, #2
 800cac2:	d004      	beq.n	800cace <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800cac4:	687b      	ldr	r3, [r7, #4]
 800cac6:	2280      	movs	r2, #128	; 0x80
 800cac8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800caca:	2301      	movs	r3, #1
 800cacc:	e00c      	b.n	800cae8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800cace:	687b      	ldr	r3, [r7, #4]
 800cad0:	2205      	movs	r2, #5
 800cad2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800cad6:	687b      	ldr	r3, [r7, #4]
 800cad8:	681b      	ldr	r3, [r3, #0]
 800cada:	681a      	ldr	r2, [r3, #0]
 800cadc:	687b      	ldr	r3, [r7, #4]
 800cade:	681b      	ldr	r3, [r3, #0]
 800cae0:	f022 0201 	bic.w	r2, r2, #1
 800cae4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800cae6:	2300      	movs	r3, #0
}
 800cae8:	4618      	mov	r0, r3
 800caea:	370c      	adds	r7, #12
 800caec:	46bd      	mov	sp, r7
 800caee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caf2:	4770      	bx	lr

0800caf4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800caf4:	b580      	push	{r7, lr}
 800caf6:	b086      	sub	sp, #24
 800caf8:	af00      	add	r7, sp, #0
 800cafa:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800cafc:	2300      	movs	r3, #0
 800cafe:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800cb00:	4b8e      	ldr	r3, [pc, #568]	; (800cd3c <HAL_DMA_IRQHandler+0x248>)
 800cb02:	681b      	ldr	r3, [r3, #0]
 800cb04:	4a8e      	ldr	r2, [pc, #568]	; (800cd40 <HAL_DMA_IRQHandler+0x24c>)
 800cb06:	fba2 2303 	umull	r2, r3, r2, r3
 800cb0a:	0a9b      	lsrs	r3, r3, #10
 800cb0c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800cb0e:	687b      	ldr	r3, [r7, #4]
 800cb10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cb12:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800cb14:	693b      	ldr	r3, [r7, #16]
 800cb16:	681b      	ldr	r3, [r3, #0]
 800cb18:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800cb1a:	687b      	ldr	r3, [r7, #4]
 800cb1c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800cb1e:	2208      	movs	r2, #8
 800cb20:	409a      	lsls	r2, r3
 800cb22:	68fb      	ldr	r3, [r7, #12]
 800cb24:	4013      	ands	r3, r2
 800cb26:	2b00      	cmp	r3, #0
 800cb28:	d01a      	beq.n	800cb60 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800cb2a:	687b      	ldr	r3, [r7, #4]
 800cb2c:	681b      	ldr	r3, [r3, #0]
 800cb2e:	681b      	ldr	r3, [r3, #0]
 800cb30:	f003 0304 	and.w	r3, r3, #4
 800cb34:	2b00      	cmp	r3, #0
 800cb36:	d013      	beq.n	800cb60 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800cb38:	687b      	ldr	r3, [r7, #4]
 800cb3a:	681b      	ldr	r3, [r3, #0]
 800cb3c:	681a      	ldr	r2, [r3, #0]
 800cb3e:	687b      	ldr	r3, [r7, #4]
 800cb40:	681b      	ldr	r3, [r3, #0]
 800cb42:	f022 0204 	bic.w	r2, r2, #4
 800cb46:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800cb48:	687b      	ldr	r3, [r7, #4]
 800cb4a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800cb4c:	2208      	movs	r2, #8
 800cb4e:	409a      	lsls	r2, r3
 800cb50:	693b      	ldr	r3, [r7, #16]
 800cb52:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800cb54:	687b      	ldr	r3, [r7, #4]
 800cb56:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cb58:	f043 0201 	orr.w	r2, r3, #1
 800cb5c:	687b      	ldr	r3, [r7, #4]
 800cb5e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800cb60:	687b      	ldr	r3, [r7, #4]
 800cb62:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800cb64:	2201      	movs	r2, #1
 800cb66:	409a      	lsls	r2, r3
 800cb68:	68fb      	ldr	r3, [r7, #12]
 800cb6a:	4013      	ands	r3, r2
 800cb6c:	2b00      	cmp	r3, #0
 800cb6e:	d012      	beq.n	800cb96 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800cb70:	687b      	ldr	r3, [r7, #4]
 800cb72:	681b      	ldr	r3, [r3, #0]
 800cb74:	695b      	ldr	r3, [r3, #20]
 800cb76:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cb7a:	2b00      	cmp	r3, #0
 800cb7c:	d00b      	beq.n	800cb96 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800cb7e:	687b      	ldr	r3, [r7, #4]
 800cb80:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800cb82:	2201      	movs	r2, #1
 800cb84:	409a      	lsls	r2, r3
 800cb86:	693b      	ldr	r3, [r7, #16]
 800cb88:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800cb8a:	687b      	ldr	r3, [r7, #4]
 800cb8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cb8e:	f043 0202 	orr.w	r2, r3, #2
 800cb92:	687b      	ldr	r3, [r7, #4]
 800cb94:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800cb96:	687b      	ldr	r3, [r7, #4]
 800cb98:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800cb9a:	2204      	movs	r2, #4
 800cb9c:	409a      	lsls	r2, r3
 800cb9e:	68fb      	ldr	r3, [r7, #12]
 800cba0:	4013      	ands	r3, r2
 800cba2:	2b00      	cmp	r3, #0
 800cba4:	d012      	beq.n	800cbcc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800cba6:	687b      	ldr	r3, [r7, #4]
 800cba8:	681b      	ldr	r3, [r3, #0]
 800cbaa:	681b      	ldr	r3, [r3, #0]
 800cbac:	f003 0302 	and.w	r3, r3, #2
 800cbb0:	2b00      	cmp	r3, #0
 800cbb2:	d00b      	beq.n	800cbcc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800cbb4:	687b      	ldr	r3, [r7, #4]
 800cbb6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800cbb8:	2204      	movs	r2, #4
 800cbba:	409a      	lsls	r2, r3
 800cbbc:	693b      	ldr	r3, [r7, #16]
 800cbbe:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800cbc0:	687b      	ldr	r3, [r7, #4]
 800cbc2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cbc4:	f043 0204 	orr.w	r2, r3, #4
 800cbc8:	687b      	ldr	r3, [r7, #4]
 800cbca:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800cbcc:	687b      	ldr	r3, [r7, #4]
 800cbce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800cbd0:	2210      	movs	r2, #16
 800cbd2:	409a      	lsls	r2, r3
 800cbd4:	68fb      	ldr	r3, [r7, #12]
 800cbd6:	4013      	ands	r3, r2
 800cbd8:	2b00      	cmp	r3, #0
 800cbda:	d043      	beq.n	800cc64 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	681b      	ldr	r3, [r3, #0]
 800cbe0:	681b      	ldr	r3, [r3, #0]
 800cbe2:	f003 0308 	and.w	r3, r3, #8
 800cbe6:	2b00      	cmp	r3, #0
 800cbe8:	d03c      	beq.n	800cc64 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800cbea:	687b      	ldr	r3, [r7, #4]
 800cbec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800cbee:	2210      	movs	r2, #16
 800cbf0:	409a      	lsls	r2, r3
 800cbf2:	693b      	ldr	r3, [r7, #16]
 800cbf4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800cbf6:	687b      	ldr	r3, [r7, #4]
 800cbf8:	681b      	ldr	r3, [r3, #0]
 800cbfa:	681b      	ldr	r3, [r3, #0]
 800cbfc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800cc00:	2b00      	cmp	r3, #0
 800cc02:	d018      	beq.n	800cc36 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800cc04:	687b      	ldr	r3, [r7, #4]
 800cc06:	681b      	ldr	r3, [r3, #0]
 800cc08:	681b      	ldr	r3, [r3, #0]
 800cc0a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800cc0e:	2b00      	cmp	r3, #0
 800cc10:	d108      	bne.n	800cc24 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800cc12:	687b      	ldr	r3, [r7, #4]
 800cc14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cc16:	2b00      	cmp	r3, #0
 800cc18:	d024      	beq.n	800cc64 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800cc1a:	687b      	ldr	r3, [r7, #4]
 800cc1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cc1e:	6878      	ldr	r0, [r7, #4]
 800cc20:	4798      	blx	r3
 800cc22:	e01f      	b.n	800cc64 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800cc24:	687b      	ldr	r3, [r7, #4]
 800cc26:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800cc28:	2b00      	cmp	r3, #0
 800cc2a:	d01b      	beq.n	800cc64 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800cc2c:	687b      	ldr	r3, [r7, #4]
 800cc2e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800cc30:	6878      	ldr	r0, [r7, #4]
 800cc32:	4798      	blx	r3
 800cc34:	e016      	b.n	800cc64 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800cc36:	687b      	ldr	r3, [r7, #4]
 800cc38:	681b      	ldr	r3, [r3, #0]
 800cc3a:	681b      	ldr	r3, [r3, #0]
 800cc3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cc40:	2b00      	cmp	r3, #0
 800cc42:	d107      	bne.n	800cc54 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800cc44:	687b      	ldr	r3, [r7, #4]
 800cc46:	681b      	ldr	r3, [r3, #0]
 800cc48:	681a      	ldr	r2, [r3, #0]
 800cc4a:	687b      	ldr	r3, [r7, #4]
 800cc4c:	681b      	ldr	r3, [r3, #0]
 800cc4e:	f022 0208 	bic.w	r2, r2, #8
 800cc52:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800cc54:	687b      	ldr	r3, [r7, #4]
 800cc56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cc58:	2b00      	cmp	r3, #0
 800cc5a:	d003      	beq.n	800cc64 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800cc5c:	687b      	ldr	r3, [r7, #4]
 800cc5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cc60:	6878      	ldr	r0, [r7, #4]
 800cc62:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800cc64:	687b      	ldr	r3, [r7, #4]
 800cc66:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800cc68:	2220      	movs	r2, #32
 800cc6a:	409a      	lsls	r2, r3
 800cc6c:	68fb      	ldr	r3, [r7, #12]
 800cc6e:	4013      	ands	r3, r2
 800cc70:	2b00      	cmp	r3, #0
 800cc72:	f000 808f 	beq.w	800cd94 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800cc76:	687b      	ldr	r3, [r7, #4]
 800cc78:	681b      	ldr	r3, [r3, #0]
 800cc7a:	681b      	ldr	r3, [r3, #0]
 800cc7c:	f003 0310 	and.w	r3, r3, #16
 800cc80:	2b00      	cmp	r3, #0
 800cc82:	f000 8087 	beq.w	800cd94 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800cc86:	687b      	ldr	r3, [r7, #4]
 800cc88:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800cc8a:	2220      	movs	r2, #32
 800cc8c:	409a      	lsls	r2, r3
 800cc8e:	693b      	ldr	r3, [r7, #16]
 800cc90:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800cc92:	687b      	ldr	r3, [r7, #4]
 800cc94:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800cc98:	b2db      	uxtb	r3, r3
 800cc9a:	2b05      	cmp	r3, #5
 800cc9c:	d136      	bne.n	800cd0c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800cc9e:	687b      	ldr	r3, [r7, #4]
 800cca0:	681b      	ldr	r3, [r3, #0]
 800cca2:	681a      	ldr	r2, [r3, #0]
 800cca4:	687b      	ldr	r3, [r7, #4]
 800cca6:	681b      	ldr	r3, [r3, #0]
 800cca8:	f022 0216 	bic.w	r2, r2, #22
 800ccac:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800ccae:	687b      	ldr	r3, [r7, #4]
 800ccb0:	681b      	ldr	r3, [r3, #0]
 800ccb2:	695a      	ldr	r2, [r3, #20]
 800ccb4:	687b      	ldr	r3, [r7, #4]
 800ccb6:	681b      	ldr	r3, [r3, #0]
 800ccb8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800ccbc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800ccbe:	687b      	ldr	r3, [r7, #4]
 800ccc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ccc2:	2b00      	cmp	r3, #0
 800ccc4:	d103      	bne.n	800ccce <HAL_DMA_IRQHandler+0x1da>
 800ccc6:	687b      	ldr	r3, [r7, #4]
 800ccc8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ccca:	2b00      	cmp	r3, #0
 800cccc:	d007      	beq.n	800ccde <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800ccce:	687b      	ldr	r3, [r7, #4]
 800ccd0:	681b      	ldr	r3, [r3, #0]
 800ccd2:	681a      	ldr	r2, [r3, #0]
 800ccd4:	687b      	ldr	r3, [r7, #4]
 800ccd6:	681b      	ldr	r3, [r3, #0]
 800ccd8:	f022 0208 	bic.w	r2, r2, #8
 800ccdc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800ccde:	687b      	ldr	r3, [r7, #4]
 800cce0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800cce2:	223f      	movs	r2, #63	; 0x3f
 800cce4:	409a      	lsls	r2, r3
 800cce6:	693b      	ldr	r3, [r7, #16]
 800cce8:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800ccea:	687b      	ldr	r3, [r7, #4]
 800ccec:	2200      	movs	r2, #0
 800ccee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800ccf2:	687b      	ldr	r3, [r7, #4]
 800ccf4:	2201      	movs	r2, #1
 800ccf6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800ccfa:	687b      	ldr	r3, [r7, #4]
 800ccfc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ccfe:	2b00      	cmp	r3, #0
 800cd00:	d07e      	beq.n	800ce00 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800cd02:	687b      	ldr	r3, [r7, #4]
 800cd04:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800cd06:	6878      	ldr	r0, [r7, #4]
 800cd08:	4798      	blx	r3
        }
        return;
 800cd0a:	e079      	b.n	800ce00 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800cd0c:	687b      	ldr	r3, [r7, #4]
 800cd0e:	681b      	ldr	r3, [r3, #0]
 800cd10:	681b      	ldr	r3, [r3, #0]
 800cd12:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800cd16:	2b00      	cmp	r3, #0
 800cd18:	d01d      	beq.n	800cd56 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800cd1a:	687b      	ldr	r3, [r7, #4]
 800cd1c:	681b      	ldr	r3, [r3, #0]
 800cd1e:	681b      	ldr	r3, [r3, #0]
 800cd20:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800cd24:	2b00      	cmp	r3, #0
 800cd26:	d10d      	bne.n	800cd44 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800cd28:	687b      	ldr	r3, [r7, #4]
 800cd2a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cd2c:	2b00      	cmp	r3, #0
 800cd2e:	d031      	beq.n	800cd94 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800cd30:	687b      	ldr	r3, [r7, #4]
 800cd32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cd34:	6878      	ldr	r0, [r7, #4]
 800cd36:	4798      	blx	r3
 800cd38:	e02c      	b.n	800cd94 <HAL_DMA_IRQHandler+0x2a0>
 800cd3a:	bf00      	nop
 800cd3c:	20000000 	.word	0x20000000
 800cd40:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800cd44:	687b      	ldr	r3, [r7, #4]
 800cd46:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cd48:	2b00      	cmp	r3, #0
 800cd4a:	d023      	beq.n	800cd94 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800cd4c:	687b      	ldr	r3, [r7, #4]
 800cd4e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cd50:	6878      	ldr	r0, [r7, #4]
 800cd52:	4798      	blx	r3
 800cd54:	e01e      	b.n	800cd94 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800cd56:	687b      	ldr	r3, [r7, #4]
 800cd58:	681b      	ldr	r3, [r3, #0]
 800cd5a:	681b      	ldr	r3, [r3, #0]
 800cd5c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cd60:	2b00      	cmp	r3, #0
 800cd62:	d10f      	bne.n	800cd84 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800cd64:	687b      	ldr	r3, [r7, #4]
 800cd66:	681b      	ldr	r3, [r3, #0]
 800cd68:	681a      	ldr	r2, [r3, #0]
 800cd6a:	687b      	ldr	r3, [r7, #4]
 800cd6c:	681b      	ldr	r3, [r3, #0]
 800cd6e:	f022 0210 	bic.w	r2, r2, #16
 800cd72:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800cd74:	687b      	ldr	r3, [r7, #4]
 800cd76:	2200      	movs	r2, #0
 800cd78:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800cd7c:	687b      	ldr	r3, [r7, #4]
 800cd7e:	2201      	movs	r2, #1
 800cd80:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800cd84:	687b      	ldr	r3, [r7, #4]
 800cd86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cd88:	2b00      	cmp	r3, #0
 800cd8a:	d003      	beq.n	800cd94 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800cd8c:	687b      	ldr	r3, [r7, #4]
 800cd8e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cd90:	6878      	ldr	r0, [r7, #4]
 800cd92:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800cd94:	687b      	ldr	r3, [r7, #4]
 800cd96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cd98:	2b00      	cmp	r3, #0
 800cd9a:	d032      	beq.n	800ce02 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800cd9c:	687b      	ldr	r3, [r7, #4]
 800cd9e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cda0:	f003 0301 	and.w	r3, r3, #1
 800cda4:	2b00      	cmp	r3, #0
 800cda6:	d022      	beq.n	800cdee <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800cda8:	687b      	ldr	r3, [r7, #4]
 800cdaa:	2205      	movs	r2, #5
 800cdac:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800cdb0:	687b      	ldr	r3, [r7, #4]
 800cdb2:	681b      	ldr	r3, [r3, #0]
 800cdb4:	681a      	ldr	r2, [r3, #0]
 800cdb6:	687b      	ldr	r3, [r7, #4]
 800cdb8:	681b      	ldr	r3, [r3, #0]
 800cdba:	f022 0201 	bic.w	r2, r2, #1
 800cdbe:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800cdc0:	68bb      	ldr	r3, [r7, #8]
 800cdc2:	3301      	adds	r3, #1
 800cdc4:	60bb      	str	r3, [r7, #8]
 800cdc6:	697a      	ldr	r2, [r7, #20]
 800cdc8:	429a      	cmp	r2, r3
 800cdca:	d307      	bcc.n	800cddc <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800cdcc:	687b      	ldr	r3, [r7, #4]
 800cdce:	681b      	ldr	r3, [r3, #0]
 800cdd0:	681b      	ldr	r3, [r3, #0]
 800cdd2:	f003 0301 	and.w	r3, r3, #1
 800cdd6:	2b00      	cmp	r3, #0
 800cdd8:	d1f2      	bne.n	800cdc0 <HAL_DMA_IRQHandler+0x2cc>
 800cdda:	e000      	b.n	800cdde <HAL_DMA_IRQHandler+0x2ea>
          break;
 800cddc:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800cdde:	687b      	ldr	r3, [r7, #4]
 800cde0:	2200      	movs	r2, #0
 800cde2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800cde6:	687b      	ldr	r3, [r7, #4]
 800cde8:	2201      	movs	r2, #1
 800cdea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 800cdee:	687b      	ldr	r3, [r7, #4]
 800cdf0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800cdf2:	2b00      	cmp	r3, #0
 800cdf4:	d005      	beq.n	800ce02 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800cdf6:	687b      	ldr	r3, [r7, #4]
 800cdf8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800cdfa:	6878      	ldr	r0, [r7, #4]
 800cdfc:	4798      	blx	r3
 800cdfe:	e000      	b.n	800ce02 <HAL_DMA_IRQHandler+0x30e>
        return;
 800ce00:	bf00      	nop
    }
  }
}
 800ce02:	3718      	adds	r7, #24
 800ce04:	46bd      	mov	sp, r7
 800ce06:	bd80      	pop	{r7, pc}

0800ce08 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 800ce08:	b480      	push	{r7}
 800ce0a:	b083      	sub	sp, #12
 800ce0c:	af00      	add	r7, sp, #0
 800ce0e:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 800ce10:	687b      	ldr	r3, [r7, #4]
 800ce12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 800ce14:	4618      	mov	r0, r3
 800ce16:	370c      	adds	r7, #12
 800ce18:	46bd      	mov	sp, r7
 800ce1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce1e:	4770      	bx	lr

0800ce20 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800ce20:	b480      	push	{r7}
 800ce22:	b085      	sub	sp, #20
 800ce24:	af00      	add	r7, sp, #0
 800ce26:	60f8      	str	r0, [r7, #12]
 800ce28:	60b9      	str	r1, [r7, #8]
 800ce2a:	607a      	str	r2, [r7, #4]
 800ce2c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800ce2e:	68fb      	ldr	r3, [r7, #12]
 800ce30:	681b      	ldr	r3, [r3, #0]
 800ce32:	681a      	ldr	r2, [r3, #0]
 800ce34:	68fb      	ldr	r3, [r7, #12]
 800ce36:	681b      	ldr	r3, [r3, #0]
 800ce38:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800ce3c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800ce3e:	68fb      	ldr	r3, [r7, #12]
 800ce40:	681b      	ldr	r3, [r3, #0]
 800ce42:	683a      	ldr	r2, [r7, #0]
 800ce44:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800ce46:	68fb      	ldr	r3, [r7, #12]
 800ce48:	689b      	ldr	r3, [r3, #8]
 800ce4a:	2b40      	cmp	r3, #64	; 0x40
 800ce4c:	d108      	bne.n	800ce60 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800ce4e:	68fb      	ldr	r3, [r7, #12]
 800ce50:	681b      	ldr	r3, [r3, #0]
 800ce52:	687a      	ldr	r2, [r7, #4]
 800ce54:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800ce56:	68fb      	ldr	r3, [r7, #12]
 800ce58:	681b      	ldr	r3, [r3, #0]
 800ce5a:	68ba      	ldr	r2, [r7, #8]
 800ce5c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800ce5e:	e007      	b.n	800ce70 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800ce60:	68fb      	ldr	r3, [r7, #12]
 800ce62:	681b      	ldr	r3, [r3, #0]
 800ce64:	68ba      	ldr	r2, [r7, #8]
 800ce66:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800ce68:	68fb      	ldr	r3, [r7, #12]
 800ce6a:	681b      	ldr	r3, [r3, #0]
 800ce6c:	687a      	ldr	r2, [r7, #4]
 800ce6e:	60da      	str	r2, [r3, #12]
}
 800ce70:	bf00      	nop
 800ce72:	3714      	adds	r7, #20
 800ce74:	46bd      	mov	sp, r7
 800ce76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce7a:	4770      	bx	lr

0800ce7c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800ce7c:	b480      	push	{r7}
 800ce7e:	b085      	sub	sp, #20
 800ce80:	af00      	add	r7, sp, #0
 800ce82:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800ce84:	687b      	ldr	r3, [r7, #4]
 800ce86:	681b      	ldr	r3, [r3, #0]
 800ce88:	b2db      	uxtb	r3, r3
 800ce8a:	3b10      	subs	r3, #16
 800ce8c:	4a14      	ldr	r2, [pc, #80]	; (800cee0 <DMA_CalcBaseAndBitshift+0x64>)
 800ce8e:	fba2 2303 	umull	r2, r3, r2, r3
 800ce92:	091b      	lsrs	r3, r3, #4
 800ce94:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800ce96:	4a13      	ldr	r2, [pc, #76]	; (800cee4 <DMA_CalcBaseAndBitshift+0x68>)
 800ce98:	68fb      	ldr	r3, [r7, #12]
 800ce9a:	4413      	add	r3, r2
 800ce9c:	781b      	ldrb	r3, [r3, #0]
 800ce9e:	461a      	mov	r2, r3
 800cea0:	687b      	ldr	r3, [r7, #4]
 800cea2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800cea4:	68fb      	ldr	r3, [r7, #12]
 800cea6:	2b03      	cmp	r3, #3
 800cea8:	d909      	bls.n	800cebe <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800ceaa:	687b      	ldr	r3, [r7, #4]
 800ceac:	681b      	ldr	r3, [r3, #0]
 800ceae:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800ceb2:	f023 0303 	bic.w	r3, r3, #3
 800ceb6:	1d1a      	adds	r2, r3, #4
 800ceb8:	687b      	ldr	r3, [r7, #4]
 800ceba:	659a      	str	r2, [r3, #88]	; 0x58
 800cebc:	e007      	b.n	800cece <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800cebe:	687b      	ldr	r3, [r7, #4]
 800cec0:	681b      	ldr	r3, [r3, #0]
 800cec2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800cec6:	f023 0303 	bic.w	r3, r3, #3
 800ceca:	687a      	ldr	r2, [r7, #4]
 800cecc:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800cece:	687b      	ldr	r3, [r7, #4]
 800ced0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800ced2:	4618      	mov	r0, r3
 800ced4:	3714      	adds	r7, #20
 800ced6:	46bd      	mov	sp, r7
 800ced8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cedc:	4770      	bx	lr
 800cede:	bf00      	nop
 800cee0:	aaaaaaab 	.word	0xaaaaaaab
 800cee4:	080252a4 	.word	0x080252a4

0800cee8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800cee8:	b480      	push	{r7}
 800ceea:	b085      	sub	sp, #20
 800ceec:	af00      	add	r7, sp, #0
 800ceee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800cef0:	2300      	movs	r3, #0
 800cef2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800cef4:	687b      	ldr	r3, [r7, #4]
 800cef6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cef8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800cefa:	687b      	ldr	r3, [r7, #4]
 800cefc:	699b      	ldr	r3, [r3, #24]
 800cefe:	2b00      	cmp	r3, #0
 800cf00:	d11f      	bne.n	800cf42 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800cf02:	68bb      	ldr	r3, [r7, #8]
 800cf04:	2b03      	cmp	r3, #3
 800cf06:	d856      	bhi.n	800cfb6 <DMA_CheckFifoParam+0xce>
 800cf08:	a201      	add	r2, pc, #4	; (adr r2, 800cf10 <DMA_CheckFifoParam+0x28>)
 800cf0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cf0e:	bf00      	nop
 800cf10:	0800cf21 	.word	0x0800cf21
 800cf14:	0800cf33 	.word	0x0800cf33
 800cf18:	0800cf21 	.word	0x0800cf21
 800cf1c:	0800cfb7 	.word	0x0800cfb7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800cf20:	687b      	ldr	r3, [r7, #4]
 800cf22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cf24:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800cf28:	2b00      	cmp	r3, #0
 800cf2a:	d046      	beq.n	800cfba <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800cf2c:	2301      	movs	r3, #1
 800cf2e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800cf30:	e043      	b.n	800cfba <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800cf32:	687b      	ldr	r3, [r7, #4]
 800cf34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cf36:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800cf3a:	d140      	bne.n	800cfbe <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800cf3c:	2301      	movs	r3, #1
 800cf3e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800cf40:	e03d      	b.n	800cfbe <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800cf42:	687b      	ldr	r3, [r7, #4]
 800cf44:	699b      	ldr	r3, [r3, #24]
 800cf46:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800cf4a:	d121      	bne.n	800cf90 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800cf4c:	68bb      	ldr	r3, [r7, #8]
 800cf4e:	2b03      	cmp	r3, #3
 800cf50:	d837      	bhi.n	800cfc2 <DMA_CheckFifoParam+0xda>
 800cf52:	a201      	add	r2, pc, #4	; (adr r2, 800cf58 <DMA_CheckFifoParam+0x70>)
 800cf54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cf58:	0800cf69 	.word	0x0800cf69
 800cf5c:	0800cf6f 	.word	0x0800cf6f
 800cf60:	0800cf69 	.word	0x0800cf69
 800cf64:	0800cf81 	.word	0x0800cf81
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800cf68:	2301      	movs	r3, #1
 800cf6a:	73fb      	strb	r3, [r7, #15]
      break;
 800cf6c:	e030      	b.n	800cfd0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800cf6e:	687b      	ldr	r3, [r7, #4]
 800cf70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cf72:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800cf76:	2b00      	cmp	r3, #0
 800cf78:	d025      	beq.n	800cfc6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800cf7a:	2301      	movs	r3, #1
 800cf7c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800cf7e:	e022      	b.n	800cfc6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800cf80:	687b      	ldr	r3, [r7, #4]
 800cf82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cf84:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800cf88:	d11f      	bne.n	800cfca <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800cf8a:	2301      	movs	r3, #1
 800cf8c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800cf8e:	e01c      	b.n	800cfca <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800cf90:	68bb      	ldr	r3, [r7, #8]
 800cf92:	2b02      	cmp	r3, #2
 800cf94:	d903      	bls.n	800cf9e <DMA_CheckFifoParam+0xb6>
 800cf96:	68bb      	ldr	r3, [r7, #8]
 800cf98:	2b03      	cmp	r3, #3
 800cf9a:	d003      	beq.n	800cfa4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800cf9c:	e018      	b.n	800cfd0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800cf9e:	2301      	movs	r3, #1
 800cfa0:	73fb      	strb	r3, [r7, #15]
      break;
 800cfa2:	e015      	b.n	800cfd0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800cfa4:	687b      	ldr	r3, [r7, #4]
 800cfa6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cfa8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800cfac:	2b00      	cmp	r3, #0
 800cfae:	d00e      	beq.n	800cfce <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800cfb0:	2301      	movs	r3, #1
 800cfb2:	73fb      	strb	r3, [r7, #15]
      break;
 800cfb4:	e00b      	b.n	800cfce <DMA_CheckFifoParam+0xe6>
      break;
 800cfb6:	bf00      	nop
 800cfb8:	e00a      	b.n	800cfd0 <DMA_CheckFifoParam+0xe8>
      break;
 800cfba:	bf00      	nop
 800cfbc:	e008      	b.n	800cfd0 <DMA_CheckFifoParam+0xe8>
      break;
 800cfbe:	bf00      	nop
 800cfc0:	e006      	b.n	800cfd0 <DMA_CheckFifoParam+0xe8>
      break;
 800cfc2:	bf00      	nop
 800cfc4:	e004      	b.n	800cfd0 <DMA_CheckFifoParam+0xe8>
      break;
 800cfc6:	bf00      	nop
 800cfc8:	e002      	b.n	800cfd0 <DMA_CheckFifoParam+0xe8>
      break;   
 800cfca:	bf00      	nop
 800cfcc:	e000      	b.n	800cfd0 <DMA_CheckFifoParam+0xe8>
      break;
 800cfce:	bf00      	nop
    }
  } 
  
  return status; 
 800cfd0:	7bfb      	ldrb	r3, [r7, #15]
}
 800cfd2:	4618      	mov	r0, r3
 800cfd4:	3714      	adds	r7, #20
 800cfd6:	46bd      	mov	sp, r7
 800cfd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfdc:	4770      	bx	lr
 800cfde:	bf00      	nop

0800cfe0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800cfe0:	b480      	push	{r7}
 800cfe2:	b089      	sub	sp, #36	; 0x24
 800cfe4:	af00      	add	r7, sp, #0
 800cfe6:	6078      	str	r0, [r7, #4]
 800cfe8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800cfea:	2300      	movs	r3, #0
 800cfec:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800cfee:	2300      	movs	r3, #0
 800cff0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800cff2:	2300      	movs	r3, #0
 800cff4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800cff6:	2300      	movs	r3, #0
 800cff8:	61fb      	str	r3, [r7, #28]
 800cffa:	e159      	b.n	800d2b0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800cffc:	2201      	movs	r2, #1
 800cffe:	69fb      	ldr	r3, [r7, #28]
 800d000:	fa02 f303 	lsl.w	r3, r2, r3
 800d004:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800d006:	683b      	ldr	r3, [r7, #0]
 800d008:	681b      	ldr	r3, [r3, #0]
 800d00a:	697a      	ldr	r2, [r7, #20]
 800d00c:	4013      	ands	r3, r2
 800d00e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800d010:	693a      	ldr	r2, [r7, #16]
 800d012:	697b      	ldr	r3, [r7, #20]
 800d014:	429a      	cmp	r2, r3
 800d016:	f040 8148 	bne.w	800d2aa <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800d01a:	683b      	ldr	r3, [r7, #0]
 800d01c:	685b      	ldr	r3, [r3, #4]
 800d01e:	2b01      	cmp	r3, #1
 800d020:	d00b      	beq.n	800d03a <HAL_GPIO_Init+0x5a>
 800d022:	683b      	ldr	r3, [r7, #0]
 800d024:	685b      	ldr	r3, [r3, #4]
 800d026:	2b02      	cmp	r3, #2
 800d028:	d007      	beq.n	800d03a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800d02a:	683b      	ldr	r3, [r7, #0]
 800d02c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800d02e:	2b11      	cmp	r3, #17
 800d030:	d003      	beq.n	800d03a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800d032:	683b      	ldr	r3, [r7, #0]
 800d034:	685b      	ldr	r3, [r3, #4]
 800d036:	2b12      	cmp	r3, #18
 800d038:	d130      	bne.n	800d09c <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800d03a:	687b      	ldr	r3, [r7, #4]
 800d03c:	689b      	ldr	r3, [r3, #8]
 800d03e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800d040:	69fb      	ldr	r3, [r7, #28]
 800d042:	005b      	lsls	r3, r3, #1
 800d044:	2203      	movs	r2, #3
 800d046:	fa02 f303 	lsl.w	r3, r2, r3
 800d04a:	43db      	mvns	r3, r3
 800d04c:	69ba      	ldr	r2, [r7, #24]
 800d04e:	4013      	ands	r3, r2
 800d050:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800d052:	683b      	ldr	r3, [r7, #0]
 800d054:	68da      	ldr	r2, [r3, #12]
 800d056:	69fb      	ldr	r3, [r7, #28]
 800d058:	005b      	lsls	r3, r3, #1
 800d05a:	fa02 f303 	lsl.w	r3, r2, r3
 800d05e:	69ba      	ldr	r2, [r7, #24]
 800d060:	4313      	orrs	r3, r2
 800d062:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800d064:	687b      	ldr	r3, [r7, #4]
 800d066:	69ba      	ldr	r2, [r7, #24]
 800d068:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800d06a:	687b      	ldr	r3, [r7, #4]
 800d06c:	685b      	ldr	r3, [r3, #4]
 800d06e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800d070:	2201      	movs	r2, #1
 800d072:	69fb      	ldr	r3, [r7, #28]
 800d074:	fa02 f303 	lsl.w	r3, r2, r3
 800d078:	43db      	mvns	r3, r3
 800d07a:	69ba      	ldr	r2, [r7, #24]
 800d07c:	4013      	ands	r3, r2
 800d07e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800d080:	683b      	ldr	r3, [r7, #0]
 800d082:	685b      	ldr	r3, [r3, #4]
 800d084:	091b      	lsrs	r3, r3, #4
 800d086:	f003 0201 	and.w	r2, r3, #1
 800d08a:	69fb      	ldr	r3, [r7, #28]
 800d08c:	fa02 f303 	lsl.w	r3, r2, r3
 800d090:	69ba      	ldr	r2, [r7, #24]
 800d092:	4313      	orrs	r3, r2
 800d094:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800d096:	687b      	ldr	r3, [r7, #4]
 800d098:	69ba      	ldr	r2, [r7, #24]
 800d09a:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800d09c:	687b      	ldr	r3, [r7, #4]
 800d09e:	68db      	ldr	r3, [r3, #12]
 800d0a0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800d0a2:	69fb      	ldr	r3, [r7, #28]
 800d0a4:	005b      	lsls	r3, r3, #1
 800d0a6:	2203      	movs	r2, #3
 800d0a8:	fa02 f303 	lsl.w	r3, r2, r3
 800d0ac:	43db      	mvns	r3, r3
 800d0ae:	69ba      	ldr	r2, [r7, #24]
 800d0b0:	4013      	ands	r3, r2
 800d0b2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800d0b4:	683b      	ldr	r3, [r7, #0]
 800d0b6:	689a      	ldr	r2, [r3, #8]
 800d0b8:	69fb      	ldr	r3, [r7, #28]
 800d0ba:	005b      	lsls	r3, r3, #1
 800d0bc:	fa02 f303 	lsl.w	r3, r2, r3
 800d0c0:	69ba      	ldr	r2, [r7, #24]
 800d0c2:	4313      	orrs	r3, r2
 800d0c4:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800d0c6:	687b      	ldr	r3, [r7, #4]
 800d0c8:	69ba      	ldr	r2, [r7, #24]
 800d0ca:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800d0cc:	683b      	ldr	r3, [r7, #0]
 800d0ce:	685b      	ldr	r3, [r3, #4]
 800d0d0:	2b02      	cmp	r3, #2
 800d0d2:	d003      	beq.n	800d0dc <HAL_GPIO_Init+0xfc>
 800d0d4:	683b      	ldr	r3, [r7, #0]
 800d0d6:	685b      	ldr	r3, [r3, #4]
 800d0d8:	2b12      	cmp	r3, #18
 800d0da:	d123      	bne.n	800d124 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800d0dc:	69fb      	ldr	r3, [r7, #28]
 800d0de:	08da      	lsrs	r2, r3, #3
 800d0e0:	687b      	ldr	r3, [r7, #4]
 800d0e2:	3208      	adds	r2, #8
 800d0e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d0e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800d0ea:	69fb      	ldr	r3, [r7, #28]
 800d0ec:	f003 0307 	and.w	r3, r3, #7
 800d0f0:	009b      	lsls	r3, r3, #2
 800d0f2:	220f      	movs	r2, #15
 800d0f4:	fa02 f303 	lsl.w	r3, r2, r3
 800d0f8:	43db      	mvns	r3, r3
 800d0fa:	69ba      	ldr	r2, [r7, #24]
 800d0fc:	4013      	ands	r3, r2
 800d0fe:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800d100:	683b      	ldr	r3, [r7, #0]
 800d102:	691a      	ldr	r2, [r3, #16]
 800d104:	69fb      	ldr	r3, [r7, #28]
 800d106:	f003 0307 	and.w	r3, r3, #7
 800d10a:	009b      	lsls	r3, r3, #2
 800d10c:	fa02 f303 	lsl.w	r3, r2, r3
 800d110:	69ba      	ldr	r2, [r7, #24]
 800d112:	4313      	orrs	r3, r2
 800d114:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800d116:	69fb      	ldr	r3, [r7, #28]
 800d118:	08da      	lsrs	r2, r3, #3
 800d11a:	687b      	ldr	r3, [r7, #4]
 800d11c:	3208      	adds	r2, #8
 800d11e:	69b9      	ldr	r1, [r7, #24]
 800d120:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800d124:	687b      	ldr	r3, [r7, #4]
 800d126:	681b      	ldr	r3, [r3, #0]
 800d128:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800d12a:	69fb      	ldr	r3, [r7, #28]
 800d12c:	005b      	lsls	r3, r3, #1
 800d12e:	2203      	movs	r2, #3
 800d130:	fa02 f303 	lsl.w	r3, r2, r3
 800d134:	43db      	mvns	r3, r3
 800d136:	69ba      	ldr	r2, [r7, #24]
 800d138:	4013      	ands	r3, r2
 800d13a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800d13c:	683b      	ldr	r3, [r7, #0]
 800d13e:	685b      	ldr	r3, [r3, #4]
 800d140:	f003 0203 	and.w	r2, r3, #3
 800d144:	69fb      	ldr	r3, [r7, #28]
 800d146:	005b      	lsls	r3, r3, #1
 800d148:	fa02 f303 	lsl.w	r3, r2, r3
 800d14c:	69ba      	ldr	r2, [r7, #24]
 800d14e:	4313      	orrs	r3, r2
 800d150:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800d152:	687b      	ldr	r3, [r7, #4]
 800d154:	69ba      	ldr	r2, [r7, #24]
 800d156:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800d158:	683b      	ldr	r3, [r7, #0]
 800d15a:	685b      	ldr	r3, [r3, #4]
 800d15c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d160:	2b00      	cmp	r3, #0
 800d162:	f000 80a2 	beq.w	800d2aa <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800d166:	2300      	movs	r3, #0
 800d168:	60fb      	str	r3, [r7, #12]
 800d16a:	4b57      	ldr	r3, [pc, #348]	; (800d2c8 <HAL_GPIO_Init+0x2e8>)
 800d16c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d16e:	4a56      	ldr	r2, [pc, #344]	; (800d2c8 <HAL_GPIO_Init+0x2e8>)
 800d170:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800d174:	6453      	str	r3, [r2, #68]	; 0x44
 800d176:	4b54      	ldr	r3, [pc, #336]	; (800d2c8 <HAL_GPIO_Init+0x2e8>)
 800d178:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d17a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800d17e:	60fb      	str	r3, [r7, #12]
 800d180:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800d182:	4a52      	ldr	r2, [pc, #328]	; (800d2cc <HAL_GPIO_Init+0x2ec>)
 800d184:	69fb      	ldr	r3, [r7, #28]
 800d186:	089b      	lsrs	r3, r3, #2
 800d188:	3302      	adds	r3, #2
 800d18a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d18e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800d190:	69fb      	ldr	r3, [r7, #28]
 800d192:	f003 0303 	and.w	r3, r3, #3
 800d196:	009b      	lsls	r3, r3, #2
 800d198:	220f      	movs	r2, #15
 800d19a:	fa02 f303 	lsl.w	r3, r2, r3
 800d19e:	43db      	mvns	r3, r3
 800d1a0:	69ba      	ldr	r2, [r7, #24]
 800d1a2:	4013      	ands	r3, r2
 800d1a4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800d1a6:	687b      	ldr	r3, [r7, #4]
 800d1a8:	4a49      	ldr	r2, [pc, #292]	; (800d2d0 <HAL_GPIO_Init+0x2f0>)
 800d1aa:	4293      	cmp	r3, r2
 800d1ac:	d019      	beq.n	800d1e2 <HAL_GPIO_Init+0x202>
 800d1ae:	687b      	ldr	r3, [r7, #4]
 800d1b0:	4a48      	ldr	r2, [pc, #288]	; (800d2d4 <HAL_GPIO_Init+0x2f4>)
 800d1b2:	4293      	cmp	r3, r2
 800d1b4:	d013      	beq.n	800d1de <HAL_GPIO_Init+0x1fe>
 800d1b6:	687b      	ldr	r3, [r7, #4]
 800d1b8:	4a47      	ldr	r2, [pc, #284]	; (800d2d8 <HAL_GPIO_Init+0x2f8>)
 800d1ba:	4293      	cmp	r3, r2
 800d1bc:	d00d      	beq.n	800d1da <HAL_GPIO_Init+0x1fa>
 800d1be:	687b      	ldr	r3, [r7, #4]
 800d1c0:	4a46      	ldr	r2, [pc, #280]	; (800d2dc <HAL_GPIO_Init+0x2fc>)
 800d1c2:	4293      	cmp	r3, r2
 800d1c4:	d007      	beq.n	800d1d6 <HAL_GPIO_Init+0x1f6>
 800d1c6:	687b      	ldr	r3, [r7, #4]
 800d1c8:	4a45      	ldr	r2, [pc, #276]	; (800d2e0 <HAL_GPIO_Init+0x300>)
 800d1ca:	4293      	cmp	r3, r2
 800d1cc:	d101      	bne.n	800d1d2 <HAL_GPIO_Init+0x1f2>
 800d1ce:	2304      	movs	r3, #4
 800d1d0:	e008      	b.n	800d1e4 <HAL_GPIO_Init+0x204>
 800d1d2:	2307      	movs	r3, #7
 800d1d4:	e006      	b.n	800d1e4 <HAL_GPIO_Init+0x204>
 800d1d6:	2303      	movs	r3, #3
 800d1d8:	e004      	b.n	800d1e4 <HAL_GPIO_Init+0x204>
 800d1da:	2302      	movs	r3, #2
 800d1dc:	e002      	b.n	800d1e4 <HAL_GPIO_Init+0x204>
 800d1de:	2301      	movs	r3, #1
 800d1e0:	e000      	b.n	800d1e4 <HAL_GPIO_Init+0x204>
 800d1e2:	2300      	movs	r3, #0
 800d1e4:	69fa      	ldr	r2, [r7, #28]
 800d1e6:	f002 0203 	and.w	r2, r2, #3
 800d1ea:	0092      	lsls	r2, r2, #2
 800d1ec:	4093      	lsls	r3, r2
 800d1ee:	69ba      	ldr	r2, [r7, #24]
 800d1f0:	4313      	orrs	r3, r2
 800d1f2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800d1f4:	4935      	ldr	r1, [pc, #212]	; (800d2cc <HAL_GPIO_Init+0x2ec>)
 800d1f6:	69fb      	ldr	r3, [r7, #28]
 800d1f8:	089b      	lsrs	r3, r3, #2
 800d1fa:	3302      	adds	r3, #2
 800d1fc:	69ba      	ldr	r2, [r7, #24]
 800d1fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800d202:	4b38      	ldr	r3, [pc, #224]	; (800d2e4 <HAL_GPIO_Init+0x304>)
 800d204:	681b      	ldr	r3, [r3, #0]
 800d206:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800d208:	693b      	ldr	r3, [r7, #16]
 800d20a:	43db      	mvns	r3, r3
 800d20c:	69ba      	ldr	r2, [r7, #24]
 800d20e:	4013      	ands	r3, r2
 800d210:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800d212:	683b      	ldr	r3, [r7, #0]
 800d214:	685b      	ldr	r3, [r3, #4]
 800d216:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800d21a:	2b00      	cmp	r3, #0
 800d21c:	d003      	beq.n	800d226 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800d21e:	69ba      	ldr	r2, [r7, #24]
 800d220:	693b      	ldr	r3, [r7, #16]
 800d222:	4313      	orrs	r3, r2
 800d224:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800d226:	4a2f      	ldr	r2, [pc, #188]	; (800d2e4 <HAL_GPIO_Init+0x304>)
 800d228:	69bb      	ldr	r3, [r7, #24]
 800d22a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800d22c:	4b2d      	ldr	r3, [pc, #180]	; (800d2e4 <HAL_GPIO_Init+0x304>)
 800d22e:	685b      	ldr	r3, [r3, #4]
 800d230:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800d232:	693b      	ldr	r3, [r7, #16]
 800d234:	43db      	mvns	r3, r3
 800d236:	69ba      	ldr	r2, [r7, #24]
 800d238:	4013      	ands	r3, r2
 800d23a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800d23c:	683b      	ldr	r3, [r7, #0]
 800d23e:	685b      	ldr	r3, [r3, #4]
 800d240:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d244:	2b00      	cmp	r3, #0
 800d246:	d003      	beq.n	800d250 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800d248:	69ba      	ldr	r2, [r7, #24]
 800d24a:	693b      	ldr	r3, [r7, #16]
 800d24c:	4313      	orrs	r3, r2
 800d24e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800d250:	4a24      	ldr	r2, [pc, #144]	; (800d2e4 <HAL_GPIO_Init+0x304>)
 800d252:	69bb      	ldr	r3, [r7, #24]
 800d254:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800d256:	4b23      	ldr	r3, [pc, #140]	; (800d2e4 <HAL_GPIO_Init+0x304>)
 800d258:	689b      	ldr	r3, [r3, #8]
 800d25a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800d25c:	693b      	ldr	r3, [r7, #16]
 800d25e:	43db      	mvns	r3, r3
 800d260:	69ba      	ldr	r2, [r7, #24]
 800d262:	4013      	ands	r3, r2
 800d264:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800d266:	683b      	ldr	r3, [r7, #0]
 800d268:	685b      	ldr	r3, [r3, #4]
 800d26a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800d26e:	2b00      	cmp	r3, #0
 800d270:	d003      	beq.n	800d27a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800d272:	69ba      	ldr	r2, [r7, #24]
 800d274:	693b      	ldr	r3, [r7, #16]
 800d276:	4313      	orrs	r3, r2
 800d278:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800d27a:	4a1a      	ldr	r2, [pc, #104]	; (800d2e4 <HAL_GPIO_Init+0x304>)
 800d27c:	69bb      	ldr	r3, [r7, #24]
 800d27e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800d280:	4b18      	ldr	r3, [pc, #96]	; (800d2e4 <HAL_GPIO_Init+0x304>)
 800d282:	68db      	ldr	r3, [r3, #12]
 800d284:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800d286:	693b      	ldr	r3, [r7, #16]
 800d288:	43db      	mvns	r3, r3
 800d28a:	69ba      	ldr	r2, [r7, #24]
 800d28c:	4013      	ands	r3, r2
 800d28e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800d290:	683b      	ldr	r3, [r7, #0]
 800d292:	685b      	ldr	r3, [r3, #4]
 800d294:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800d298:	2b00      	cmp	r3, #0
 800d29a:	d003      	beq.n	800d2a4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800d29c:	69ba      	ldr	r2, [r7, #24]
 800d29e:	693b      	ldr	r3, [r7, #16]
 800d2a0:	4313      	orrs	r3, r2
 800d2a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800d2a4:	4a0f      	ldr	r2, [pc, #60]	; (800d2e4 <HAL_GPIO_Init+0x304>)
 800d2a6:	69bb      	ldr	r3, [r7, #24]
 800d2a8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800d2aa:	69fb      	ldr	r3, [r7, #28]
 800d2ac:	3301      	adds	r3, #1
 800d2ae:	61fb      	str	r3, [r7, #28]
 800d2b0:	69fb      	ldr	r3, [r7, #28]
 800d2b2:	2b0f      	cmp	r3, #15
 800d2b4:	f67f aea2 	bls.w	800cffc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800d2b8:	bf00      	nop
 800d2ba:	bf00      	nop
 800d2bc:	3724      	adds	r7, #36	; 0x24
 800d2be:	46bd      	mov	sp, r7
 800d2c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2c4:	4770      	bx	lr
 800d2c6:	bf00      	nop
 800d2c8:	40023800 	.word	0x40023800
 800d2cc:	40013800 	.word	0x40013800
 800d2d0:	40020000 	.word	0x40020000
 800d2d4:	40020400 	.word	0x40020400
 800d2d8:	40020800 	.word	0x40020800
 800d2dc:	40020c00 	.word	0x40020c00
 800d2e0:	40021000 	.word	0x40021000
 800d2e4:	40013c00 	.word	0x40013c00

0800d2e8 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800d2e8:	b480      	push	{r7}
 800d2ea:	b087      	sub	sp, #28
 800d2ec:	af00      	add	r7, sp, #0
 800d2ee:	6078      	str	r0, [r7, #4]
 800d2f0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800d2f2:	2300      	movs	r3, #0
 800d2f4:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 800d2f6:	2300      	movs	r3, #0
 800d2f8:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 800d2fa:	2300      	movs	r3, #0
 800d2fc:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800d2fe:	2300      	movs	r3, #0
 800d300:	617b      	str	r3, [r7, #20]
 800d302:	e0bb      	b.n	800d47c <HAL_GPIO_DeInit+0x194>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800d304:	2201      	movs	r2, #1
 800d306:	697b      	ldr	r3, [r7, #20]
 800d308:	fa02 f303 	lsl.w	r3, r2, r3
 800d30c:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 800d30e:	683a      	ldr	r2, [r7, #0]
 800d310:	693b      	ldr	r3, [r7, #16]
 800d312:	4013      	ands	r3, r2
 800d314:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 800d316:	68fa      	ldr	r2, [r7, #12]
 800d318:	693b      	ldr	r3, [r7, #16]
 800d31a:	429a      	cmp	r2, r3
 800d31c:	f040 80ab 	bne.w	800d476 <HAL_GPIO_DeInit+0x18e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 800d320:	4a5c      	ldr	r2, [pc, #368]	; (800d494 <HAL_GPIO_DeInit+0x1ac>)
 800d322:	697b      	ldr	r3, [r7, #20]
 800d324:	089b      	lsrs	r3, r3, #2
 800d326:	3302      	adds	r3, #2
 800d328:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d32c:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 800d32e:	697b      	ldr	r3, [r7, #20]
 800d330:	f003 0303 	and.w	r3, r3, #3
 800d334:	009b      	lsls	r3, r3, #2
 800d336:	220f      	movs	r2, #15
 800d338:	fa02 f303 	lsl.w	r3, r2, r3
 800d33c:	68ba      	ldr	r2, [r7, #8]
 800d33e:	4013      	ands	r3, r2
 800d340:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 800d342:	687b      	ldr	r3, [r7, #4]
 800d344:	4a54      	ldr	r2, [pc, #336]	; (800d498 <HAL_GPIO_DeInit+0x1b0>)
 800d346:	4293      	cmp	r3, r2
 800d348:	d019      	beq.n	800d37e <HAL_GPIO_DeInit+0x96>
 800d34a:	687b      	ldr	r3, [r7, #4]
 800d34c:	4a53      	ldr	r2, [pc, #332]	; (800d49c <HAL_GPIO_DeInit+0x1b4>)
 800d34e:	4293      	cmp	r3, r2
 800d350:	d013      	beq.n	800d37a <HAL_GPIO_DeInit+0x92>
 800d352:	687b      	ldr	r3, [r7, #4]
 800d354:	4a52      	ldr	r2, [pc, #328]	; (800d4a0 <HAL_GPIO_DeInit+0x1b8>)
 800d356:	4293      	cmp	r3, r2
 800d358:	d00d      	beq.n	800d376 <HAL_GPIO_DeInit+0x8e>
 800d35a:	687b      	ldr	r3, [r7, #4]
 800d35c:	4a51      	ldr	r2, [pc, #324]	; (800d4a4 <HAL_GPIO_DeInit+0x1bc>)
 800d35e:	4293      	cmp	r3, r2
 800d360:	d007      	beq.n	800d372 <HAL_GPIO_DeInit+0x8a>
 800d362:	687b      	ldr	r3, [r7, #4]
 800d364:	4a50      	ldr	r2, [pc, #320]	; (800d4a8 <HAL_GPIO_DeInit+0x1c0>)
 800d366:	4293      	cmp	r3, r2
 800d368:	d101      	bne.n	800d36e <HAL_GPIO_DeInit+0x86>
 800d36a:	2304      	movs	r3, #4
 800d36c:	e008      	b.n	800d380 <HAL_GPIO_DeInit+0x98>
 800d36e:	2307      	movs	r3, #7
 800d370:	e006      	b.n	800d380 <HAL_GPIO_DeInit+0x98>
 800d372:	2303      	movs	r3, #3
 800d374:	e004      	b.n	800d380 <HAL_GPIO_DeInit+0x98>
 800d376:	2302      	movs	r3, #2
 800d378:	e002      	b.n	800d380 <HAL_GPIO_DeInit+0x98>
 800d37a:	2301      	movs	r3, #1
 800d37c:	e000      	b.n	800d380 <HAL_GPIO_DeInit+0x98>
 800d37e:	2300      	movs	r3, #0
 800d380:	697a      	ldr	r2, [r7, #20]
 800d382:	f002 0203 	and.w	r2, r2, #3
 800d386:	0092      	lsls	r2, r2, #2
 800d388:	4093      	lsls	r3, r2
 800d38a:	68ba      	ldr	r2, [r7, #8]
 800d38c:	429a      	cmp	r2, r3
 800d38e:	d132      	bne.n	800d3f6 <HAL_GPIO_DeInit+0x10e>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 800d390:	4b46      	ldr	r3, [pc, #280]	; (800d4ac <HAL_GPIO_DeInit+0x1c4>)
 800d392:	681a      	ldr	r2, [r3, #0]
 800d394:	68fb      	ldr	r3, [r7, #12]
 800d396:	43db      	mvns	r3, r3
 800d398:	4944      	ldr	r1, [pc, #272]	; (800d4ac <HAL_GPIO_DeInit+0x1c4>)
 800d39a:	4013      	ands	r3, r2
 800d39c:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800d39e:	4b43      	ldr	r3, [pc, #268]	; (800d4ac <HAL_GPIO_DeInit+0x1c4>)
 800d3a0:	685a      	ldr	r2, [r3, #4]
 800d3a2:	68fb      	ldr	r3, [r7, #12]
 800d3a4:	43db      	mvns	r3, r3
 800d3a6:	4941      	ldr	r1, [pc, #260]	; (800d4ac <HAL_GPIO_DeInit+0x1c4>)
 800d3a8:	4013      	ands	r3, r2
 800d3aa:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800d3ac:	4b3f      	ldr	r3, [pc, #252]	; (800d4ac <HAL_GPIO_DeInit+0x1c4>)
 800d3ae:	689a      	ldr	r2, [r3, #8]
 800d3b0:	68fb      	ldr	r3, [r7, #12]
 800d3b2:	43db      	mvns	r3, r3
 800d3b4:	493d      	ldr	r1, [pc, #244]	; (800d4ac <HAL_GPIO_DeInit+0x1c4>)
 800d3b6:	4013      	ands	r3, r2
 800d3b8:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 800d3ba:	4b3c      	ldr	r3, [pc, #240]	; (800d4ac <HAL_GPIO_DeInit+0x1c4>)
 800d3bc:	68da      	ldr	r2, [r3, #12]
 800d3be:	68fb      	ldr	r3, [r7, #12]
 800d3c0:	43db      	mvns	r3, r3
 800d3c2:	493a      	ldr	r1, [pc, #232]	; (800d4ac <HAL_GPIO_DeInit+0x1c4>)
 800d3c4:	4013      	ands	r3, r2
 800d3c6:	60cb      	str	r3, [r1, #12]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 800d3c8:	697b      	ldr	r3, [r7, #20]
 800d3ca:	f003 0303 	and.w	r3, r3, #3
 800d3ce:	009b      	lsls	r3, r3, #2
 800d3d0:	220f      	movs	r2, #15
 800d3d2:	fa02 f303 	lsl.w	r3, r2, r3
 800d3d6:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 800d3d8:	4a2e      	ldr	r2, [pc, #184]	; (800d494 <HAL_GPIO_DeInit+0x1ac>)
 800d3da:	697b      	ldr	r3, [r7, #20]
 800d3dc:	089b      	lsrs	r3, r3, #2
 800d3de:	3302      	adds	r3, #2
 800d3e0:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800d3e4:	68bb      	ldr	r3, [r7, #8]
 800d3e6:	43da      	mvns	r2, r3
 800d3e8:	482a      	ldr	r0, [pc, #168]	; (800d494 <HAL_GPIO_DeInit+0x1ac>)
 800d3ea:	697b      	ldr	r3, [r7, #20]
 800d3ec:	089b      	lsrs	r3, r3, #2
 800d3ee:	400a      	ands	r2, r1
 800d3f0:	3302      	adds	r3, #2
 800d3f2:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800d3f6:	687b      	ldr	r3, [r7, #4]
 800d3f8:	681a      	ldr	r2, [r3, #0]
 800d3fa:	697b      	ldr	r3, [r7, #20]
 800d3fc:	005b      	lsls	r3, r3, #1
 800d3fe:	2103      	movs	r1, #3
 800d400:	fa01 f303 	lsl.w	r3, r1, r3
 800d404:	43db      	mvns	r3, r3
 800d406:	401a      	ands	r2, r3
 800d408:	687b      	ldr	r3, [r7, #4]
 800d40a:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800d40c:	697b      	ldr	r3, [r7, #20]
 800d40e:	08da      	lsrs	r2, r3, #3
 800d410:	687b      	ldr	r3, [r7, #4]
 800d412:	3208      	adds	r2, #8
 800d414:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d418:	697b      	ldr	r3, [r7, #20]
 800d41a:	f003 0307 	and.w	r3, r3, #7
 800d41e:	009b      	lsls	r3, r3, #2
 800d420:	220f      	movs	r2, #15
 800d422:	fa02 f303 	lsl.w	r3, r2, r3
 800d426:	43db      	mvns	r3, r3
 800d428:	697a      	ldr	r2, [r7, #20]
 800d42a:	08d2      	lsrs	r2, r2, #3
 800d42c:	4019      	ands	r1, r3
 800d42e:	687b      	ldr	r3, [r7, #4]
 800d430:	3208      	adds	r2, #8
 800d432:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800d436:	687b      	ldr	r3, [r7, #4]
 800d438:	68da      	ldr	r2, [r3, #12]
 800d43a:	697b      	ldr	r3, [r7, #20]
 800d43c:	005b      	lsls	r3, r3, #1
 800d43e:	2103      	movs	r1, #3
 800d440:	fa01 f303 	lsl.w	r3, r1, r3
 800d444:	43db      	mvns	r3, r3
 800d446:	401a      	ands	r2, r3
 800d448:	687b      	ldr	r3, [r7, #4]
 800d44a:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 800d44c:	687b      	ldr	r3, [r7, #4]
 800d44e:	685a      	ldr	r2, [r3, #4]
 800d450:	2101      	movs	r1, #1
 800d452:	697b      	ldr	r3, [r7, #20]
 800d454:	fa01 f303 	lsl.w	r3, r1, r3
 800d458:	43db      	mvns	r3, r3
 800d45a:	401a      	ands	r2, r3
 800d45c:	687b      	ldr	r3, [r7, #4]
 800d45e:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800d460:	687b      	ldr	r3, [r7, #4]
 800d462:	689a      	ldr	r2, [r3, #8]
 800d464:	697b      	ldr	r3, [r7, #20]
 800d466:	005b      	lsls	r3, r3, #1
 800d468:	2103      	movs	r1, #3
 800d46a:	fa01 f303 	lsl.w	r3, r1, r3
 800d46e:	43db      	mvns	r3, r3
 800d470:	401a      	ands	r2, r3
 800d472:	687b      	ldr	r3, [r7, #4]
 800d474:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800d476:	697b      	ldr	r3, [r7, #20]
 800d478:	3301      	adds	r3, #1
 800d47a:	617b      	str	r3, [r7, #20]
 800d47c:	697b      	ldr	r3, [r7, #20]
 800d47e:	2b0f      	cmp	r3, #15
 800d480:	f67f af40 	bls.w	800d304 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 800d484:	bf00      	nop
 800d486:	bf00      	nop
 800d488:	371c      	adds	r7, #28
 800d48a:	46bd      	mov	sp, r7
 800d48c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d490:	4770      	bx	lr
 800d492:	bf00      	nop
 800d494:	40013800 	.word	0x40013800
 800d498:	40020000 	.word	0x40020000
 800d49c:	40020400 	.word	0x40020400
 800d4a0:	40020800 	.word	0x40020800
 800d4a4:	40020c00 	.word	0x40020c00
 800d4a8:	40021000 	.word	0x40021000
 800d4ac:	40013c00 	.word	0x40013c00

0800d4b0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800d4b0:	b480      	push	{r7}
 800d4b2:	b085      	sub	sp, #20
 800d4b4:	af00      	add	r7, sp, #0
 800d4b6:	6078      	str	r0, [r7, #4]
 800d4b8:	460b      	mov	r3, r1
 800d4ba:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800d4bc:	687b      	ldr	r3, [r7, #4]
 800d4be:	691a      	ldr	r2, [r3, #16]
 800d4c0:	887b      	ldrh	r3, [r7, #2]
 800d4c2:	4013      	ands	r3, r2
 800d4c4:	2b00      	cmp	r3, #0
 800d4c6:	d002      	beq.n	800d4ce <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800d4c8:	2301      	movs	r3, #1
 800d4ca:	73fb      	strb	r3, [r7, #15]
 800d4cc:	e001      	b.n	800d4d2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800d4ce:	2300      	movs	r3, #0
 800d4d0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800d4d2:	7bfb      	ldrb	r3, [r7, #15]
}
 800d4d4:	4618      	mov	r0, r3
 800d4d6:	3714      	adds	r7, #20
 800d4d8:	46bd      	mov	sp, r7
 800d4da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4de:	4770      	bx	lr

0800d4e0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800d4e0:	b480      	push	{r7}
 800d4e2:	b083      	sub	sp, #12
 800d4e4:	af00      	add	r7, sp, #0
 800d4e6:	6078      	str	r0, [r7, #4]
 800d4e8:	460b      	mov	r3, r1
 800d4ea:	807b      	strh	r3, [r7, #2]
 800d4ec:	4613      	mov	r3, r2
 800d4ee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800d4f0:	787b      	ldrb	r3, [r7, #1]
 800d4f2:	2b00      	cmp	r3, #0
 800d4f4:	d003      	beq.n	800d4fe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800d4f6:	887a      	ldrh	r2, [r7, #2]
 800d4f8:	687b      	ldr	r3, [r7, #4]
 800d4fa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800d4fc:	e003      	b.n	800d506 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800d4fe:	887b      	ldrh	r3, [r7, #2]
 800d500:	041a      	lsls	r2, r3, #16
 800d502:	687b      	ldr	r3, [r7, #4]
 800d504:	619a      	str	r2, [r3, #24]
}
 800d506:	bf00      	nop
 800d508:	370c      	adds	r7, #12
 800d50a:	46bd      	mov	sp, r7
 800d50c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d510:	4770      	bx	lr

0800d512 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800d512:	b480      	push	{r7}
 800d514:	b083      	sub	sp, #12
 800d516:	af00      	add	r7, sp, #0
 800d518:	6078      	str	r0, [r7, #4]
 800d51a:	460b      	mov	r3, r1
 800d51c:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 800d51e:	687b      	ldr	r3, [r7, #4]
 800d520:	695a      	ldr	r2, [r3, #20]
 800d522:	887b      	ldrh	r3, [r7, #2]
 800d524:	401a      	ands	r2, r3
 800d526:	887b      	ldrh	r3, [r7, #2]
 800d528:	429a      	cmp	r2, r3
 800d52a:	d104      	bne.n	800d536 <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800d52c:	887b      	ldrh	r3, [r7, #2]
 800d52e:	041a      	lsls	r2, r3, #16
 800d530:	687b      	ldr	r3, [r7, #4]
 800d532:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 800d534:	e002      	b.n	800d53c <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 800d536:	887a      	ldrh	r2, [r7, #2]
 800d538:	687b      	ldr	r3, [r7, #4]
 800d53a:	619a      	str	r2, [r3, #24]
}
 800d53c:	bf00      	nop
 800d53e:	370c      	adds	r7, #12
 800d540:	46bd      	mov	sp, r7
 800d542:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d546:	4770      	bx	lr

0800d548 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800d548:	b580      	push	{r7, lr}
 800d54a:	b086      	sub	sp, #24
 800d54c:	af00      	add	r7, sp, #0
 800d54e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800d550:	687b      	ldr	r3, [r7, #4]
 800d552:	2b00      	cmp	r3, #0
 800d554:	d101      	bne.n	800d55a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800d556:	2301      	movs	r3, #1
 800d558:	e25e      	b.n	800da18 <HAL_RCC_OscConfig+0x4d0>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800d55a:	687b      	ldr	r3, [r7, #4]
 800d55c:	681b      	ldr	r3, [r3, #0]
 800d55e:	f003 0301 	and.w	r3, r3, #1
 800d562:	2b00      	cmp	r3, #0
 800d564:	d075      	beq.n	800d652 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800d566:	4b88      	ldr	r3, [pc, #544]	; (800d788 <HAL_RCC_OscConfig+0x240>)
 800d568:	689b      	ldr	r3, [r3, #8]
 800d56a:	f003 030c 	and.w	r3, r3, #12
 800d56e:	2b04      	cmp	r3, #4
 800d570:	d00c      	beq.n	800d58c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800d572:	4b85      	ldr	r3, [pc, #532]	; (800d788 <HAL_RCC_OscConfig+0x240>)
 800d574:	689b      	ldr	r3, [r3, #8]
 800d576:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800d57a:	2b08      	cmp	r3, #8
 800d57c:	d112      	bne.n	800d5a4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800d57e:	4b82      	ldr	r3, [pc, #520]	; (800d788 <HAL_RCC_OscConfig+0x240>)
 800d580:	685b      	ldr	r3, [r3, #4]
 800d582:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800d586:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800d58a:	d10b      	bne.n	800d5a4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d58c:	4b7e      	ldr	r3, [pc, #504]	; (800d788 <HAL_RCC_OscConfig+0x240>)
 800d58e:	681b      	ldr	r3, [r3, #0]
 800d590:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d594:	2b00      	cmp	r3, #0
 800d596:	d05b      	beq.n	800d650 <HAL_RCC_OscConfig+0x108>
 800d598:	687b      	ldr	r3, [r7, #4]
 800d59a:	685b      	ldr	r3, [r3, #4]
 800d59c:	2b00      	cmp	r3, #0
 800d59e:	d157      	bne.n	800d650 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800d5a0:	2301      	movs	r3, #1
 800d5a2:	e239      	b.n	800da18 <HAL_RCC_OscConfig+0x4d0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800d5a4:	687b      	ldr	r3, [r7, #4]
 800d5a6:	685b      	ldr	r3, [r3, #4]
 800d5a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d5ac:	d106      	bne.n	800d5bc <HAL_RCC_OscConfig+0x74>
 800d5ae:	4b76      	ldr	r3, [pc, #472]	; (800d788 <HAL_RCC_OscConfig+0x240>)
 800d5b0:	681b      	ldr	r3, [r3, #0]
 800d5b2:	4a75      	ldr	r2, [pc, #468]	; (800d788 <HAL_RCC_OscConfig+0x240>)
 800d5b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800d5b8:	6013      	str	r3, [r2, #0]
 800d5ba:	e01d      	b.n	800d5f8 <HAL_RCC_OscConfig+0xb0>
 800d5bc:	687b      	ldr	r3, [r7, #4]
 800d5be:	685b      	ldr	r3, [r3, #4]
 800d5c0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800d5c4:	d10c      	bne.n	800d5e0 <HAL_RCC_OscConfig+0x98>
 800d5c6:	4b70      	ldr	r3, [pc, #448]	; (800d788 <HAL_RCC_OscConfig+0x240>)
 800d5c8:	681b      	ldr	r3, [r3, #0]
 800d5ca:	4a6f      	ldr	r2, [pc, #444]	; (800d788 <HAL_RCC_OscConfig+0x240>)
 800d5cc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800d5d0:	6013      	str	r3, [r2, #0]
 800d5d2:	4b6d      	ldr	r3, [pc, #436]	; (800d788 <HAL_RCC_OscConfig+0x240>)
 800d5d4:	681b      	ldr	r3, [r3, #0]
 800d5d6:	4a6c      	ldr	r2, [pc, #432]	; (800d788 <HAL_RCC_OscConfig+0x240>)
 800d5d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800d5dc:	6013      	str	r3, [r2, #0]
 800d5de:	e00b      	b.n	800d5f8 <HAL_RCC_OscConfig+0xb0>
 800d5e0:	4b69      	ldr	r3, [pc, #420]	; (800d788 <HAL_RCC_OscConfig+0x240>)
 800d5e2:	681b      	ldr	r3, [r3, #0]
 800d5e4:	4a68      	ldr	r2, [pc, #416]	; (800d788 <HAL_RCC_OscConfig+0x240>)
 800d5e6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800d5ea:	6013      	str	r3, [r2, #0]
 800d5ec:	4b66      	ldr	r3, [pc, #408]	; (800d788 <HAL_RCC_OscConfig+0x240>)
 800d5ee:	681b      	ldr	r3, [r3, #0]
 800d5f0:	4a65      	ldr	r2, [pc, #404]	; (800d788 <HAL_RCC_OscConfig+0x240>)
 800d5f2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800d5f6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800d5f8:	687b      	ldr	r3, [r7, #4]
 800d5fa:	685b      	ldr	r3, [r3, #4]
 800d5fc:	2b00      	cmp	r3, #0
 800d5fe:	d013      	beq.n	800d628 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800d600:	f7fe fa44 	bl	800ba8c <HAL_GetTick>
 800d604:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800d606:	e008      	b.n	800d61a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800d608:	f7fe fa40 	bl	800ba8c <HAL_GetTick>
 800d60c:	4602      	mov	r2, r0
 800d60e:	693b      	ldr	r3, [r7, #16]
 800d610:	1ad3      	subs	r3, r2, r3
 800d612:	2b64      	cmp	r3, #100	; 0x64
 800d614:	d901      	bls.n	800d61a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800d616:	2303      	movs	r3, #3
 800d618:	e1fe      	b.n	800da18 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800d61a:	4b5b      	ldr	r3, [pc, #364]	; (800d788 <HAL_RCC_OscConfig+0x240>)
 800d61c:	681b      	ldr	r3, [r3, #0]
 800d61e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d622:	2b00      	cmp	r3, #0
 800d624:	d0f0      	beq.n	800d608 <HAL_RCC_OscConfig+0xc0>
 800d626:	e014      	b.n	800d652 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800d628:	f7fe fa30 	bl	800ba8c <HAL_GetTick>
 800d62c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800d62e:	e008      	b.n	800d642 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800d630:	f7fe fa2c 	bl	800ba8c <HAL_GetTick>
 800d634:	4602      	mov	r2, r0
 800d636:	693b      	ldr	r3, [r7, #16]
 800d638:	1ad3      	subs	r3, r2, r3
 800d63a:	2b64      	cmp	r3, #100	; 0x64
 800d63c:	d901      	bls.n	800d642 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800d63e:	2303      	movs	r3, #3
 800d640:	e1ea      	b.n	800da18 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800d642:	4b51      	ldr	r3, [pc, #324]	; (800d788 <HAL_RCC_OscConfig+0x240>)
 800d644:	681b      	ldr	r3, [r3, #0]
 800d646:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d64a:	2b00      	cmp	r3, #0
 800d64c:	d1f0      	bne.n	800d630 <HAL_RCC_OscConfig+0xe8>
 800d64e:	e000      	b.n	800d652 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d650:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800d652:	687b      	ldr	r3, [r7, #4]
 800d654:	681b      	ldr	r3, [r3, #0]
 800d656:	f003 0302 	and.w	r3, r3, #2
 800d65a:	2b00      	cmp	r3, #0
 800d65c:	d063      	beq.n	800d726 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800d65e:	4b4a      	ldr	r3, [pc, #296]	; (800d788 <HAL_RCC_OscConfig+0x240>)
 800d660:	689b      	ldr	r3, [r3, #8]
 800d662:	f003 030c 	and.w	r3, r3, #12
 800d666:	2b00      	cmp	r3, #0
 800d668:	d00b      	beq.n	800d682 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800d66a:	4b47      	ldr	r3, [pc, #284]	; (800d788 <HAL_RCC_OscConfig+0x240>)
 800d66c:	689b      	ldr	r3, [r3, #8]
 800d66e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800d672:	2b08      	cmp	r3, #8
 800d674:	d11c      	bne.n	800d6b0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800d676:	4b44      	ldr	r3, [pc, #272]	; (800d788 <HAL_RCC_OscConfig+0x240>)
 800d678:	685b      	ldr	r3, [r3, #4]
 800d67a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800d67e:	2b00      	cmp	r3, #0
 800d680:	d116      	bne.n	800d6b0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800d682:	4b41      	ldr	r3, [pc, #260]	; (800d788 <HAL_RCC_OscConfig+0x240>)
 800d684:	681b      	ldr	r3, [r3, #0]
 800d686:	f003 0302 	and.w	r3, r3, #2
 800d68a:	2b00      	cmp	r3, #0
 800d68c:	d005      	beq.n	800d69a <HAL_RCC_OscConfig+0x152>
 800d68e:	687b      	ldr	r3, [r7, #4]
 800d690:	68db      	ldr	r3, [r3, #12]
 800d692:	2b01      	cmp	r3, #1
 800d694:	d001      	beq.n	800d69a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800d696:	2301      	movs	r3, #1
 800d698:	e1be      	b.n	800da18 <HAL_RCC_OscConfig+0x4d0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d69a:	4b3b      	ldr	r3, [pc, #236]	; (800d788 <HAL_RCC_OscConfig+0x240>)
 800d69c:	681b      	ldr	r3, [r3, #0]
 800d69e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800d6a2:	687b      	ldr	r3, [r7, #4]
 800d6a4:	691b      	ldr	r3, [r3, #16]
 800d6a6:	00db      	lsls	r3, r3, #3
 800d6a8:	4937      	ldr	r1, [pc, #220]	; (800d788 <HAL_RCC_OscConfig+0x240>)
 800d6aa:	4313      	orrs	r3, r2
 800d6ac:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800d6ae:	e03a      	b.n	800d726 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800d6b0:	687b      	ldr	r3, [r7, #4]
 800d6b2:	68db      	ldr	r3, [r3, #12]
 800d6b4:	2b00      	cmp	r3, #0
 800d6b6:	d020      	beq.n	800d6fa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800d6b8:	4b34      	ldr	r3, [pc, #208]	; (800d78c <HAL_RCC_OscConfig+0x244>)
 800d6ba:	2201      	movs	r2, #1
 800d6bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d6be:	f7fe f9e5 	bl	800ba8c <HAL_GetTick>
 800d6c2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800d6c4:	e008      	b.n	800d6d8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800d6c6:	f7fe f9e1 	bl	800ba8c <HAL_GetTick>
 800d6ca:	4602      	mov	r2, r0
 800d6cc:	693b      	ldr	r3, [r7, #16]
 800d6ce:	1ad3      	subs	r3, r2, r3
 800d6d0:	2b02      	cmp	r3, #2
 800d6d2:	d901      	bls.n	800d6d8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800d6d4:	2303      	movs	r3, #3
 800d6d6:	e19f      	b.n	800da18 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800d6d8:	4b2b      	ldr	r3, [pc, #172]	; (800d788 <HAL_RCC_OscConfig+0x240>)
 800d6da:	681b      	ldr	r3, [r3, #0]
 800d6dc:	f003 0302 	and.w	r3, r3, #2
 800d6e0:	2b00      	cmp	r3, #0
 800d6e2:	d0f0      	beq.n	800d6c6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d6e4:	4b28      	ldr	r3, [pc, #160]	; (800d788 <HAL_RCC_OscConfig+0x240>)
 800d6e6:	681b      	ldr	r3, [r3, #0]
 800d6e8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800d6ec:	687b      	ldr	r3, [r7, #4]
 800d6ee:	691b      	ldr	r3, [r3, #16]
 800d6f0:	00db      	lsls	r3, r3, #3
 800d6f2:	4925      	ldr	r1, [pc, #148]	; (800d788 <HAL_RCC_OscConfig+0x240>)
 800d6f4:	4313      	orrs	r3, r2
 800d6f6:	600b      	str	r3, [r1, #0]
 800d6f8:	e015      	b.n	800d726 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800d6fa:	4b24      	ldr	r3, [pc, #144]	; (800d78c <HAL_RCC_OscConfig+0x244>)
 800d6fc:	2200      	movs	r2, #0
 800d6fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d700:	f7fe f9c4 	bl	800ba8c <HAL_GetTick>
 800d704:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800d706:	e008      	b.n	800d71a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800d708:	f7fe f9c0 	bl	800ba8c <HAL_GetTick>
 800d70c:	4602      	mov	r2, r0
 800d70e:	693b      	ldr	r3, [r7, #16]
 800d710:	1ad3      	subs	r3, r2, r3
 800d712:	2b02      	cmp	r3, #2
 800d714:	d901      	bls.n	800d71a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800d716:	2303      	movs	r3, #3
 800d718:	e17e      	b.n	800da18 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800d71a:	4b1b      	ldr	r3, [pc, #108]	; (800d788 <HAL_RCC_OscConfig+0x240>)
 800d71c:	681b      	ldr	r3, [r3, #0]
 800d71e:	f003 0302 	and.w	r3, r3, #2
 800d722:	2b00      	cmp	r3, #0
 800d724:	d1f0      	bne.n	800d708 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800d726:	687b      	ldr	r3, [r7, #4]
 800d728:	681b      	ldr	r3, [r3, #0]
 800d72a:	f003 0308 	and.w	r3, r3, #8
 800d72e:	2b00      	cmp	r3, #0
 800d730:	d036      	beq.n	800d7a0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800d732:	687b      	ldr	r3, [r7, #4]
 800d734:	695b      	ldr	r3, [r3, #20]
 800d736:	2b00      	cmp	r3, #0
 800d738:	d016      	beq.n	800d768 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800d73a:	4b15      	ldr	r3, [pc, #84]	; (800d790 <HAL_RCC_OscConfig+0x248>)
 800d73c:	2201      	movs	r2, #1
 800d73e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d740:	f7fe f9a4 	bl	800ba8c <HAL_GetTick>
 800d744:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800d746:	e008      	b.n	800d75a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800d748:	f7fe f9a0 	bl	800ba8c <HAL_GetTick>
 800d74c:	4602      	mov	r2, r0
 800d74e:	693b      	ldr	r3, [r7, #16]
 800d750:	1ad3      	subs	r3, r2, r3
 800d752:	2b02      	cmp	r3, #2
 800d754:	d901      	bls.n	800d75a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800d756:	2303      	movs	r3, #3
 800d758:	e15e      	b.n	800da18 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800d75a:	4b0b      	ldr	r3, [pc, #44]	; (800d788 <HAL_RCC_OscConfig+0x240>)
 800d75c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d75e:	f003 0302 	and.w	r3, r3, #2
 800d762:	2b00      	cmp	r3, #0
 800d764:	d0f0      	beq.n	800d748 <HAL_RCC_OscConfig+0x200>
 800d766:	e01b      	b.n	800d7a0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800d768:	4b09      	ldr	r3, [pc, #36]	; (800d790 <HAL_RCC_OscConfig+0x248>)
 800d76a:	2200      	movs	r2, #0
 800d76c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800d76e:	f7fe f98d 	bl	800ba8c <HAL_GetTick>
 800d772:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800d774:	e00e      	b.n	800d794 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800d776:	f7fe f989 	bl	800ba8c <HAL_GetTick>
 800d77a:	4602      	mov	r2, r0
 800d77c:	693b      	ldr	r3, [r7, #16]
 800d77e:	1ad3      	subs	r3, r2, r3
 800d780:	2b02      	cmp	r3, #2
 800d782:	d907      	bls.n	800d794 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800d784:	2303      	movs	r3, #3
 800d786:	e147      	b.n	800da18 <HAL_RCC_OscConfig+0x4d0>
 800d788:	40023800 	.word	0x40023800
 800d78c:	42470000 	.word	0x42470000
 800d790:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800d794:	4b88      	ldr	r3, [pc, #544]	; (800d9b8 <HAL_RCC_OscConfig+0x470>)
 800d796:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d798:	f003 0302 	and.w	r3, r3, #2
 800d79c:	2b00      	cmp	r3, #0
 800d79e:	d1ea      	bne.n	800d776 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800d7a0:	687b      	ldr	r3, [r7, #4]
 800d7a2:	681b      	ldr	r3, [r3, #0]
 800d7a4:	f003 0304 	and.w	r3, r3, #4
 800d7a8:	2b00      	cmp	r3, #0
 800d7aa:	f000 8097 	beq.w	800d8dc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800d7ae:	2300      	movs	r3, #0
 800d7b0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800d7b2:	4b81      	ldr	r3, [pc, #516]	; (800d9b8 <HAL_RCC_OscConfig+0x470>)
 800d7b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d7b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d7ba:	2b00      	cmp	r3, #0
 800d7bc:	d10f      	bne.n	800d7de <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800d7be:	2300      	movs	r3, #0
 800d7c0:	60bb      	str	r3, [r7, #8]
 800d7c2:	4b7d      	ldr	r3, [pc, #500]	; (800d9b8 <HAL_RCC_OscConfig+0x470>)
 800d7c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d7c6:	4a7c      	ldr	r2, [pc, #496]	; (800d9b8 <HAL_RCC_OscConfig+0x470>)
 800d7c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d7cc:	6413      	str	r3, [r2, #64]	; 0x40
 800d7ce:	4b7a      	ldr	r3, [pc, #488]	; (800d9b8 <HAL_RCC_OscConfig+0x470>)
 800d7d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d7d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d7d6:	60bb      	str	r3, [r7, #8]
 800d7d8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800d7da:	2301      	movs	r3, #1
 800d7dc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800d7de:	4b77      	ldr	r3, [pc, #476]	; (800d9bc <HAL_RCC_OscConfig+0x474>)
 800d7e0:	681b      	ldr	r3, [r3, #0]
 800d7e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d7e6:	2b00      	cmp	r3, #0
 800d7e8:	d118      	bne.n	800d81c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800d7ea:	4b74      	ldr	r3, [pc, #464]	; (800d9bc <HAL_RCC_OscConfig+0x474>)
 800d7ec:	681b      	ldr	r3, [r3, #0]
 800d7ee:	4a73      	ldr	r2, [pc, #460]	; (800d9bc <HAL_RCC_OscConfig+0x474>)
 800d7f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d7f4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800d7f6:	f7fe f949 	bl	800ba8c <HAL_GetTick>
 800d7fa:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800d7fc:	e008      	b.n	800d810 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800d7fe:	f7fe f945 	bl	800ba8c <HAL_GetTick>
 800d802:	4602      	mov	r2, r0
 800d804:	693b      	ldr	r3, [r7, #16]
 800d806:	1ad3      	subs	r3, r2, r3
 800d808:	2b02      	cmp	r3, #2
 800d80a:	d901      	bls.n	800d810 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800d80c:	2303      	movs	r3, #3
 800d80e:	e103      	b.n	800da18 <HAL_RCC_OscConfig+0x4d0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800d810:	4b6a      	ldr	r3, [pc, #424]	; (800d9bc <HAL_RCC_OscConfig+0x474>)
 800d812:	681b      	ldr	r3, [r3, #0]
 800d814:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d818:	2b00      	cmp	r3, #0
 800d81a:	d0f0      	beq.n	800d7fe <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800d81c:	687b      	ldr	r3, [r7, #4]
 800d81e:	689b      	ldr	r3, [r3, #8]
 800d820:	2b01      	cmp	r3, #1
 800d822:	d106      	bne.n	800d832 <HAL_RCC_OscConfig+0x2ea>
 800d824:	4b64      	ldr	r3, [pc, #400]	; (800d9b8 <HAL_RCC_OscConfig+0x470>)
 800d826:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d828:	4a63      	ldr	r2, [pc, #396]	; (800d9b8 <HAL_RCC_OscConfig+0x470>)
 800d82a:	f043 0301 	orr.w	r3, r3, #1
 800d82e:	6713      	str	r3, [r2, #112]	; 0x70
 800d830:	e01c      	b.n	800d86c <HAL_RCC_OscConfig+0x324>
 800d832:	687b      	ldr	r3, [r7, #4]
 800d834:	689b      	ldr	r3, [r3, #8]
 800d836:	2b05      	cmp	r3, #5
 800d838:	d10c      	bne.n	800d854 <HAL_RCC_OscConfig+0x30c>
 800d83a:	4b5f      	ldr	r3, [pc, #380]	; (800d9b8 <HAL_RCC_OscConfig+0x470>)
 800d83c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d83e:	4a5e      	ldr	r2, [pc, #376]	; (800d9b8 <HAL_RCC_OscConfig+0x470>)
 800d840:	f043 0304 	orr.w	r3, r3, #4
 800d844:	6713      	str	r3, [r2, #112]	; 0x70
 800d846:	4b5c      	ldr	r3, [pc, #368]	; (800d9b8 <HAL_RCC_OscConfig+0x470>)
 800d848:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d84a:	4a5b      	ldr	r2, [pc, #364]	; (800d9b8 <HAL_RCC_OscConfig+0x470>)
 800d84c:	f043 0301 	orr.w	r3, r3, #1
 800d850:	6713      	str	r3, [r2, #112]	; 0x70
 800d852:	e00b      	b.n	800d86c <HAL_RCC_OscConfig+0x324>
 800d854:	4b58      	ldr	r3, [pc, #352]	; (800d9b8 <HAL_RCC_OscConfig+0x470>)
 800d856:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d858:	4a57      	ldr	r2, [pc, #348]	; (800d9b8 <HAL_RCC_OscConfig+0x470>)
 800d85a:	f023 0301 	bic.w	r3, r3, #1
 800d85e:	6713      	str	r3, [r2, #112]	; 0x70
 800d860:	4b55      	ldr	r3, [pc, #340]	; (800d9b8 <HAL_RCC_OscConfig+0x470>)
 800d862:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d864:	4a54      	ldr	r2, [pc, #336]	; (800d9b8 <HAL_RCC_OscConfig+0x470>)
 800d866:	f023 0304 	bic.w	r3, r3, #4
 800d86a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800d86c:	687b      	ldr	r3, [r7, #4]
 800d86e:	689b      	ldr	r3, [r3, #8]
 800d870:	2b00      	cmp	r3, #0
 800d872:	d015      	beq.n	800d8a0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d874:	f7fe f90a 	bl	800ba8c <HAL_GetTick>
 800d878:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800d87a:	e00a      	b.n	800d892 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800d87c:	f7fe f906 	bl	800ba8c <HAL_GetTick>
 800d880:	4602      	mov	r2, r0
 800d882:	693b      	ldr	r3, [r7, #16]
 800d884:	1ad3      	subs	r3, r2, r3
 800d886:	f241 3288 	movw	r2, #5000	; 0x1388
 800d88a:	4293      	cmp	r3, r2
 800d88c:	d901      	bls.n	800d892 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800d88e:	2303      	movs	r3, #3
 800d890:	e0c2      	b.n	800da18 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800d892:	4b49      	ldr	r3, [pc, #292]	; (800d9b8 <HAL_RCC_OscConfig+0x470>)
 800d894:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d896:	f003 0302 	and.w	r3, r3, #2
 800d89a:	2b00      	cmp	r3, #0
 800d89c:	d0ee      	beq.n	800d87c <HAL_RCC_OscConfig+0x334>
 800d89e:	e014      	b.n	800d8ca <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800d8a0:	f7fe f8f4 	bl	800ba8c <HAL_GetTick>
 800d8a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800d8a6:	e00a      	b.n	800d8be <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800d8a8:	f7fe f8f0 	bl	800ba8c <HAL_GetTick>
 800d8ac:	4602      	mov	r2, r0
 800d8ae:	693b      	ldr	r3, [r7, #16]
 800d8b0:	1ad3      	subs	r3, r2, r3
 800d8b2:	f241 3288 	movw	r2, #5000	; 0x1388
 800d8b6:	4293      	cmp	r3, r2
 800d8b8:	d901      	bls.n	800d8be <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800d8ba:	2303      	movs	r3, #3
 800d8bc:	e0ac      	b.n	800da18 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800d8be:	4b3e      	ldr	r3, [pc, #248]	; (800d9b8 <HAL_RCC_OscConfig+0x470>)
 800d8c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d8c2:	f003 0302 	and.w	r3, r3, #2
 800d8c6:	2b00      	cmp	r3, #0
 800d8c8:	d1ee      	bne.n	800d8a8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800d8ca:	7dfb      	ldrb	r3, [r7, #23]
 800d8cc:	2b01      	cmp	r3, #1
 800d8ce:	d105      	bne.n	800d8dc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800d8d0:	4b39      	ldr	r3, [pc, #228]	; (800d9b8 <HAL_RCC_OscConfig+0x470>)
 800d8d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d8d4:	4a38      	ldr	r2, [pc, #224]	; (800d9b8 <HAL_RCC_OscConfig+0x470>)
 800d8d6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800d8da:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800d8dc:	687b      	ldr	r3, [r7, #4]
 800d8de:	699b      	ldr	r3, [r3, #24]
 800d8e0:	2b00      	cmp	r3, #0
 800d8e2:	f000 8098 	beq.w	800da16 <HAL_RCC_OscConfig+0x4ce>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800d8e6:	4b34      	ldr	r3, [pc, #208]	; (800d9b8 <HAL_RCC_OscConfig+0x470>)
 800d8e8:	689b      	ldr	r3, [r3, #8]
 800d8ea:	f003 030c 	and.w	r3, r3, #12
 800d8ee:	2b08      	cmp	r3, #8
 800d8f0:	d05c      	beq.n	800d9ac <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800d8f2:	687b      	ldr	r3, [r7, #4]
 800d8f4:	699b      	ldr	r3, [r3, #24]
 800d8f6:	2b02      	cmp	r3, #2
 800d8f8:	d141      	bne.n	800d97e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800d8fa:	4b31      	ldr	r3, [pc, #196]	; (800d9c0 <HAL_RCC_OscConfig+0x478>)
 800d8fc:	2200      	movs	r2, #0
 800d8fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800d900:	f7fe f8c4 	bl	800ba8c <HAL_GetTick>
 800d904:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800d906:	e008      	b.n	800d91a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800d908:	f7fe f8c0 	bl	800ba8c <HAL_GetTick>
 800d90c:	4602      	mov	r2, r0
 800d90e:	693b      	ldr	r3, [r7, #16]
 800d910:	1ad3      	subs	r3, r2, r3
 800d912:	2b02      	cmp	r3, #2
 800d914:	d901      	bls.n	800d91a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800d916:	2303      	movs	r3, #3
 800d918:	e07e      	b.n	800da18 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800d91a:	4b27      	ldr	r3, [pc, #156]	; (800d9b8 <HAL_RCC_OscConfig+0x470>)
 800d91c:	681b      	ldr	r3, [r3, #0]
 800d91e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d922:	2b00      	cmp	r3, #0
 800d924:	d1f0      	bne.n	800d908 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800d926:	687b      	ldr	r3, [r7, #4]
 800d928:	69da      	ldr	r2, [r3, #28]
 800d92a:	687b      	ldr	r3, [r7, #4]
 800d92c:	6a1b      	ldr	r3, [r3, #32]
 800d92e:	431a      	orrs	r2, r3
 800d930:	687b      	ldr	r3, [r7, #4]
 800d932:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d934:	019b      	lsls	r3, r3, #6
 800d936:	431a      	orrs	r2, r3
 800d938:	687b      	ldr	r3, [r7, #4]
 800d93a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d93c:	085b      	lsrs	r3, r3, #1
 800d93e:	3b01      	subs	r3, #1
 800d940:	041b      	lsls	r3, r3, #16
 800d942:	431a      	orrs	r2, r3
 800d944:	687b      	ldr	r3, [r7, #4]
 800d946:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d948:	061b      	lsls	r3, r3, #24
 800d94a:	491b      	ldr	r1, [pc, #108]	; (800d9b8 <HAL_RCC_OscConfig+0x470>)
 800d94c:	4313      	orrs	r3, r2
 800d94e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800d950:	4b1b      	ldr	r3, [pc, #108]	; (800d9c0 <HAL_RCC_OscConfig+0x478>)
 800d952:	2201      	movs	r2, #1
 800d954:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800d956:	f7fe f899 	bl	800ba8c <HAL_GetTick>
 800d95a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800d95c:	e008      	b.n	800d970 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800d95e:	f7fe f895 	bl	800ba8c <HAL_GetTick>
 800d962:	4602      	mov	r2, r0
 800d964:	693b      	ldr	r3, [r7, #16]
 800d966:	1ad3      	subs	r3, r2, r3
 800d968:	2b02      	cmp	r3, #2
 800d96a:	d901      	bls.n	800d970 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800d96c:	2303      	movs	r3, #3
 800d96e:	e053      	b.n	800da18 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800d970:	4b11      	ldr	r3, [pc, #68]	; (800d9b8 <HAL_RCC_OscConfig+0x470>)
 800d972:	681b      	ldr	r3, [r3, #0]
 800d974:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d978:	2b00      	cmp	r3, #0
 800d97a:	d0f0      	beq.n	800d95e <HAL_RCC_OscConfig+0x416>
 800d97c:	e04b      	b.n	800da16 <HAL_RCC_OscConfig+0x4ce>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800d97e:	4b10      	ldr	r3, [pc, #64]	; (800d9c0 <HAL_RCC_OscConfig+0x478>)
 800d980:	2200      	movs	r2, #0
 800d982:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800d984:	f7fe f882 	bl	800ba8c <HAL_GetTick>
 800d988:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800d98a:	e008      	b.n	800d99e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800d98c:	f7fe f87e 	bl	800ba8c <HAL_GetTick>
 800d990:	4602      	mov	r2, r0
 800d992:	693b      	ldr	r3, [r7, #16]
 800d994:	1ad3      	subs	r3, r2, r3
 800d996:	2b02      	cmp	r3, #2
 800d998:	d901      	bls.n	800d99e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800d99a:	2303      	movs	r3, #3
 800d99c:	e03c      	b.n	800da18 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800d99e:	4b06      	ldr	r3, [pc, #24]	; (800d9b8 <HAL_RCC_OscConfig+0x470>)
 800d9a0:	681b      	ldr	r3, [r3, #0]
 800d9a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d9a6:	2b00      	cmp	r3, #0
 800d9a8:	d1f0      	bne.n	800d98c <HAL_RCC_OscConfig+0x444>
 800d9aa:	e034      	b.n	800da16 <HAL_RCC_OscConfig+0x4ce>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800d9ac:	687b      	ldr	r3, [r7, #4]
 800d9ae:	699b      	ldr	r3, [r3, #24]
 800d9b0:	2b01      	cmp	r3, #1
 800d9b2:	d107      	bne.n	800d9c4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800d9b4:	2301      	movs	r3, #1
 800d9b6:	e02f      	b.n	800da18 <HAL_RCC_OscConfig+0x4d0>
 800d9b8:	40023800 	.word	0x40023800
 800d9bc:	40007000 	.word	0x40007000
 800d9c0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800d9c4:	4b16      	ldr	r3, [pc, #88]	; (800da20 <HAL_RCC_OscConfig+0x4d8>)
 800d9c6:	685b      	ldr	r3, [r3, #4]
 800d9c8:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800d9ca:	68fb      	ldr	r3, [r7, #12]
 800d9cc:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800d9d0:	687b      	ldr	r3, [r7, #4]
 800d9d2:	69db      	ldr	r3, [r3, #28]
 800d9d4:	429a      	cmp	r2, r3
 800d9d6:	d11c      	bne.n	800da12 <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800d9d8:	68fb      	ldr	r3, [r7, #12]
 800d9da:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800d9de:	687b      	ldr	r3, [r7, #4]
 800d9e0:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800d9e2:	429a      	cmp	r2, r3
 800d9e4:	d115      	bne.n	800da12 <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800d9e6:	68fa      	ldr	r2, [r7, #12]
 800d9e8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800d9ec:	4013      	ands	r3, r2
 800d9ee:	687a      	ldr	r2, [r7, #4]
 800d9f0:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800d9f2:	4293      	cmp	r3, r2
 800d9f4:	d10d      	bne.n	800da12 <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800d9f6:	68fb      	ldr	r3, [r7, #12]
 800d9f8:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800d9fc:	687b      	ldr	r3, [r7, #4]
 800d9fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800da00:	429a      	cmp	r2, r3
 800da02:	d106      	bne.n	800da12 <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800da04:	68fb      	ldr	r3, [r7, #12]
 800da06:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800da0a:	687b      	ldr	r3, [r7, #4]
 800da0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800da0e:	429a      	cmp	r2, r3
 800da10:	d001      	beq.n	800da16 <HAL_RCC_OscConfig+0x4ce>
        {
          return HAL_ERROR;
 800da12:	2301      	movs	r3, #1
 800da14:	e000      	b.n	800da18 <HAL_RCC_OscConfig+0x4d0>
        }
      }
    }
  }
  return HAL_OK;
 800da16:	2300      	movs	r3, #0
}
 800da18:	4618      	mov	r0, r3
 800da1a:	3718      	adds	r7, #24
 800da1c:	46bd      	mov	sp, r7
 800da1e:	bd80      	pop	{r7, pc}
 800da20:	40023800 	.word	0x40023800

0800da24 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800da24:	b580      	push	{r7, lr}
 800da26:	b084      	sub	sp, #16
 800da28:	af00      	add	r7, sp, #0
 800da2a:	6078      	str	r0, [r7, #4]
 800da2c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800da2e:	687b      	ldr	r3, [r7, #4]
 800da30:	2b00      	cmp	r3, #0
 800da32:	d101      	bne.n	800da38 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800da34:	2301      	movs	r3, #1
 800da36:	e0cc      	b.n	800dbd2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800da38:	4b68      	ldr	r3, [pc, #416]	; (800dbdc <HAL_RCC_ClockConfig+0x1b8>)
 800da3a:	681b      	ldr	r3, [r3, #0]
 800da3c:	f003 030f 	and.w	r3, r3, #15
 800da40:	683a      	ldr	r2, [r7, #0]
 800da42:	429a      	cmp	r2, r3
 800da44:	d90c      	bls.n	800da60 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800da46:	4b65      	ldr	r3, [pc, #404]	; (800dbdc <HAL_RCC_ClockConfig+0x1b8>)
 800da48:	683a      	ldr	r2, [r7, #0]
 800da4a:	b2d2      	uxtb	r2, r2
 800da4c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800da4e:	4b63      	ldr	r3, [pc, #396]	; (800dbdc <HAL_RCC_ClockConfig+0x1b8>)
 800da50:	681b      	ldr	r3, [r3, #0]
 800da52:	f003 030f 	and.w	r3, r3, #15
 800da56:	683a      	ldr	r2, [r7, #0]
 800da58:	429a      	cmp	r2, r3
 800da5a:	d001      	beq.n	800da60 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800da5c:	2301      	movs	r3, #1
 800da5e:	e0b8      	b.n	800dbd2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800da60:	687b      	ldr	r3, [r7, #4]
 800da62:	681b      	ldr	r3, [r3, #0]
 800da64:	f003 0302 	and.w	r3, r3, #2
 800da68:	2b00      	cmp	r3, #0
 800da6a:	d020      	beq.n	800daae <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800da6c:	687b      	ldr	r3, [r7, #4]
 800da6e:	681b      	ldr	r3, [r3, #0]
 800da70:	f003 0304 	and.w	r3, r3, #4
 800da74:	2b00      	cmp	r3, #0
 800da76:	d005      	beq.n	800da84 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800da78:	4b59      	ldr	r3, [pc, #356]	; (800dbe0 <HAL_RCC_ClockConfig+0x1bc>)
 800da7a:	689b      	ldr	r3, [r3, #8]
 800da7c:	4a58      	ldr	r2, [pc, #352]	; (800dbe0 <HAL_RCC_ClockConfig+0x1bc>)
 800da7e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800da82:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800da84:	687b      	ldr	r3, [r7, #4]
 800da86:	681b      	ldr	r3, [r3, #0]
 800da88:	f003 0308 	and.w	r3, r3, #8
 800da8c:	2b00      	cmp	r3, #0
 800da8e:	d005      	beq.n	800da9c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800da90:	4b53      	ldr	r3, [pc, #332]	; (800dbe0 <HAL_RCC_ClockConfig+0x1bc>)
 800da92:	689b      	ldr	r3, [r3, #8]
 800da94:	4a52      	ldr	r2, [pc, #328]	; (800dbe0 <HAL_RCC_ClockConfig+0x1bc>)
 800da96:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800da9a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800da9c:	4b50      	ldr	r3, [pc, #320]	; (800dbe0 <HAL_RCC_ClockConfig+0x1bc>)
 800da9e:	689b      	ldr	r3, [r3, #8]
 800daa0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800daa4:	687b      	ldr	r3, [r7, #4]
 800daa6:	689b      	ldr	r3, [r3, #8]
 800daa8:	494d      	ldr	r1, [pc, #308]	; (800dbe0 <HAL_RCC_ClockConfig+0x1bc>)
 800daaa:	4313      	orrs	r3, r2
 800daac:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800daae:	687b      	ldr	r3, [r7, #4]
 800dab0:	681b      	ldr	r3, [r3, #0]
 800dab2:	f003 0301 	and.w	r3, r3, #1
 800dab6:	2b00      	cmp	r3, #0
 800dab8:	d044      	beq.n	800db44 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800daba:	687b      	ldr	r3, [r7, #4]
 800dabc:	685b      	ldr	r3, [r3, #4]
 800dabe:	2b01      	cmp	r3, #1
 800dac0:	d107      	bne.n	800dad2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800dac2:	4b47      	ldr	r3, [pc, #284]	; (800dbe0 <HAL_RCC_ClockConfig+0x1bc>)
 800dac4:	681b      	ldr	r3, [r3, #0]
 800dac6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800daca:	2b00      	cmp	r3, #0
 800dacc:	d119      	bne.n	800db02 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800dace:	2301      	movs	r3, #1
 800dad0:	e07f      	b.n	800dbd2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800dad2:	687b      	ldr	r3, [r7, #4]
 800dad4:	685b      	ldr	r3, [r3, #4]
 800dad6:	2b02      	cmp	r3, #2
 800dad8:	d003      	beq.n	800dae2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800dada:	687b      	ldr	r3, [r7, #4]
 800dadc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800dade:	2b03      	cmp	r3, #3
 800dae0:	d107      	bne.n	800daf2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800dae2:	4b3f      	ldr	r3, [pc, #252]	; (800dbe0 <HAL_RCC_ClockConfig+0x1bc>)
 800dae4:	681b      	ldr	r3, [r3, #0]
 800dae6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800daea:	2b00      	cmp	r3, #0
 800daec:	d109      	bne.n	800db02 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800daee:	2301      	movs	r3, #1
 800daf0:	e06f      	b.n	800dbd2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800daf2:	4b3b      	ldr	r3, [pc, #236]	; (800dbe0 <HAL_RCC_ClockConfig+0x1bc>)
 800daf4:	681b      	ldr	r3, [r3, #0]
 800daf6:	f003 0302 	and.w	r3, r3, #2
 800dafa:	2b00      	cmp	r3, #0
 800dafc:	d101      	bne.n	800db02 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800dafe:	2301      	movs	r3, #1
 800db00:	e067      	b.n	800dbd2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800db02:	4b37      	ldr	r3, [pc, #220]	; (800dbe0 <HAL_RCC_ClockConfig+0x1bc>)
 800db04:	689b      	ldr	r3, [r3, #8]
 800db06:	f023 0203 	bic.w	r2, r3, #3
 800db0a:	687b      	ldr	r3, [r7, #4]
 800db0c:	685b      	ldr	r3, [r3, #4]
 800db0e:	4934      	ldr	r1, [pc, #208]	; (800dbe0 <HAL_RCC_ClockConfig+0x1bc>)
 800db10:	4313      	orrs	r3, r2
 800db12:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800db14:	f7fd ffba 	bl	800ba8c <HAL_GetTick>
 800db18:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800db1a:	e00a      	b.n	800db32 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800db1c:	f7fd ffb6 	bl	800ba8c <HAL_GetTick>
 800db20:	4602      	mov	r2, r0
 800db22:	68fb      	ldr	r3, [r7, #12]
 800db24:	1ad3      	subs	r3, r2, r3
 800db26:	f241 3288 	movw	r2, #5000	; 0x1388
 800db2a:	4293      	cmp	r3, r2
 800db2c:	d901      	bls.n	800db32 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800db2e:	2303      	movs	r3, #3
 800db30:	e04f      	b.n	800dbd2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800db32:	4b2b      	ldr	r3, [pc, #172]	; (800dbe0 <HAL_RCC_ClockConfig+0x1bc>)
 800db34:	689b      	ldr	r3, [r3, #8]
 800db36:	f003 020c 	and.w	r2, r3, #12
 800db3a:	687b      	ldr	r3, [r7, #4]
 800db3c:	685b      	ldr	r3, [r3, #4]
 800db3e:	009b      	lsls	r3, r3, #2
 800db40:	429a      	cmp	r2, r3
 800db42:	d1eb      	bne.n	800db1c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800db44:	4b25      	ldr	r3, [pc, #148]	; (800dbdc <HAL_RCC_ClockConfig+0x1b8>)
 800db46:	681b      	ldr	r3, [r3, #0]
 800db48:	f003 030f 	and.w	r3, r3, #15
 800db4c:	683a      	ldr	r2, [r7, #0]
 800db4e:	429a      	cmp	r2, r3
 800db50:	d20c      	bcs.n	800db6c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800db52:	4b22      	ldr	r3, [pc, #136]	; (800dbdc <HAL_RCC_ClockConfig+0x1b8>)
 800db54:	683a      	ldr	r2, [r7, #0]
 800db56:	b2d2      	uxtb	r2, r2
 800db58:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800db5a:	4b20      	ldr	r3, [pc, #128]	; (800dbdc <HAL_RCC_ClockConfig+0x1b8>)
 800db5c:	681b      	ldr	r3, [r3, #0]
 800db5e:	f003 030f 	and.w	r3, r3, #15
 800db62:	683a      	ldr	r2, [r7, #0]
 800db64:	429a      	cmp	r2, r3
 800db66:	d001      	beq.n	800db6c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800db68:	2301      	movs	r3, #1
 800db6a:	e032      	b.n	800dbd2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800db6c:	687b      	ldr	r3, [r7, #4]
 800db6e:	681b      	ldr	r3, [r3, #0]
 800db70:	f003 0304 	and.w	r3, r3, #4
 800db74:	2b00      	cmp	r3, #0
 800db76:	d008      	beq.n	800db8a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800db78:	4b19      	ldr	r3, [pc, #100]	; (800dbe0 <HAL_RCC_ClockConfig+0x1bc>)
 800db7a:	689b      	ldr	r3, [r3, #8]
 800db7c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800db80:	687b      	ldr	r3, [r7, #4]
 800db82:	68db      	ldr	r3, [r3, #12]
 800db84:	4916      	ldr	r1, [pc, #88]	; (800dbe0 <HAL_RCC_ClockConfig+0x1bc>)
 800db86:	4313      	orrs	r3, r2
 800db88:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800db8a:	687b      	ldr	r3, [r7, #4]
 800db8c:	681b      	ldr	r3, [r3, #0]
 800db8e:	f003 0308 	and.w	r3, r3, #8
 800db92:	2b00      	cmp	r3, #0
 800db94:	d009      	beq.n	800dbaa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800db96:	4b12      	ldr	r3, [pc, #72]	; (800dbe0 <HAL_RCC_ClockConfig+0x1bc>)
 800db98:	689b      	ldr	r3, [r3, #8]
 800db9a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800db9e:	687b      	ldr	r3, [r7, #4]
 800dba0:	691b      	ldr	r3, [r3, #16]
 800dba2:	00db      	lsls	r3, r3, #3
 800dba4:	490e      	ldr	r1, [pc, #56]	; (800dbe0 <HAL_RCC_ClockConfig+0x1bc>)
 800dba6:	4313      	orrs	r3, r2
 800dba8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800dbaa:	f000 f821 	bl	800dbf0 <HAL_RCC_GetSysClockFreq>
 800dbae:	4602      	mov	r2, r0
 800dbb0:	4b0b      	ldr	r3, [pc, #44]	; (800dbe0 <HAL_RCC_ClockConfig+0x1bc>)
 800dbb2:	689b      	ldr	r3, [r3, #8]
 800dbb4:	091b      	lsrs	r3, r3, #4
 800dbb6:	f003 030f 	and.w	r3, r3, #15
 800dbba:	490a      	ldr	r1, [pc, #40]	; (800dbe4 <HAL_RCC_ClockConfig+0x1c0>)
 800dbbc:	5ccb      	ldrb	r3, [r1, r3]
 800dbbe:	fa22 f303 	lsr.w	r3, r2, r3
 800dbc2:	4a09      	ldr	r2, [pc, #36]	; (800dbe8 <HAL_RCC_ClockConfig+0x1c4>)
 800dbc4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800dbc6:	4b09      	ldr	r3, [pc, #36]	; (800dbec <HAL_RCC_ClockConfig+0x1c8>)
 800dbc8:	681b      	ldr	r3, [r3, #0]
 800dbca:	4618      	mov	r0, r3
 800dbcc:	f7fd ff1a 	bl	800ba04 <HAL_InitTick>

  return HAL_OK;
 800dbd0:	2300      	movs	r3, #0
}
 800dbd2:	4618      	mov	r0, r3
 800dbd4:	3710      	adds	r7, #16
 800dbd6:	46bd      	mov	sp, r7
 800dbd8:	bd80      	pop	{r7, pc}
 800dbda:	bf00      	nop
 800dbdc:	40023c00 	.word	0x40023c00
 800dbe0:	40023800 	.word	0x40023800
 800dbe4:	08017528 	.word	0x08017528
 800dbe8:	20000000 	.word	0x20000000
 800dbec:	200000c0 	.word	0x200000c0

0800dbf0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800dbf0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800dbf4:	b090      	sub	sp, #64	; 0x40
 800dbf6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800dbf8:	2300      	movs	r3, #0
 800dbfa:	637b      	str	r3, [r7, #52]	; 0x34
 800dbfc:	2300      	movs	r3, #0
 800dbfe:	63fb      	str	r3, [r7, #60]	; 0x3c
 800dc00:	2300      	movs	r3, #0
 800dc02:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 800dc04:	2300      	movs	r3, #0
 800dc06:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800dc08:	4b59      	ldr	r3, [pc, #356]	; (800dd70 <HAL_RCC_GetSysClockFreq+0x180>)
 800dc0a:	689b      	ldr	r3, [r3, #8]
 800dc0c:	f003 030c 	and.w	r3, r3, #12
 800dc10:	2b08      	cmp	r3, #8
 800dc12:	d00d      	beq.n	800dc30 <HAL_RCC_GetSysClockFreq+0x40>
 800dc14:	2b08      	cmp	r3, #8
 800dc16:	f200 80a1 	bhi.w	800dd5c <HAL_RCC_GetSysClockFreq+0x16c>
 800dc1a:	2b00      	cmp	r3, #0
 800dc1c:	d002      	beq.n	800dc24 <HAL_RCC_GetSysClockFreq+0x34>
 800dc1e:	2b04      	cmp	r3, #4
 800dc20:	d003      	beq.n	800dc2a <HAL_RCC_GetSysClockFreq+0x3a>
 800dc22:	e09b      	b.n	800dd5c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800dc24:	4b53      	ldr	r3, [pc, #332]	; (800dd74 <HAL_RCC_GetSysClockFreq+0x184>)
 800dc26:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 800dc28:	e09b      	b.n	800dd62 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800dc2a:	4b53      	ldr	r3, [pc, #332]	; (800dd78 <HAL_RCC_GetSysClockFreq+0x188>)
 800dc2c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800dc2e:	e098      	b.n	800dd62 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800dc30:	4b4f      	ldr	r3, [pc, #316]	; (800dd70 <HAL_RCC_GetSysClockFreq+0x180>)
 800dc32:	685b      	ldr	r3, [r3, #4]
 800dc34:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800dc38:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800dc3a:	4b4d      	ldr	r3, [pc, #308]	; (800dd70 <HAL_RCC_GetSysClockFreq+0x180>)
 800dc3c:	685b      	ldr	r3, [r3, #4]
 800dc3e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800dc42:	2b00      	cmp	r3, #0
 800dc44:	d028      	beq.n	800dc98 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800dc46:	4b4a      	ldr	r3, [pc, #296]	; (800dd70 <HAL_RCC_GetSysClockFreq+0x180>)
 800dc48:	685b      	ldr	r3, [r3, #4]
 800dc4a:	099b      	lsrs	r3, r3, #6
 800dc4c:	2200      	movs	r2, #0
 800dc4e:	623b      	str	r3, [r7, #32]
 800dc50:	627a      	str	r2, [r7, #36]	; 0x24
 800dc52:	6a3b      	ldr	r3, [r7, #32]
 800dc54:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800dc58:	2100      	movs	r1, #0
 800dc5a:	4b47      	ldr	r3, [pc, #284]	; (800dd78 <HAL_RCC_GetSysClockFreq+0x188>)
 800dc5c:	fb03 f201 	mul.w	r2, r3, r1
 800dc60:	2300      	movs	r3, #0
 800dc62:	fb00 f303 	mul.w	r3, r0, r3
 800dc66:	4413      	add	r3, r2
 800dc68:	4a43      	ldr	r2, [pc, #268]	; (800dd78 <HAL_RCC_GetSysClockFreq+0x188>)
 800dc6a:	fba0 1202 	umull	r1, r2, r0, r2
 800dc6e:	62fa      	str	r2, [r7, #44]	; 0x2c
 800dc70:	460a      	mov	r2, r1
 800dc72:	62ba      	str	r2, [r7, #40]	; 0x28
 800dc74:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800dc76:	4413      	add	r3, r2
 800dc78:	62fb      	str	r3, [r7, #44]	; 0x2c
 800dc7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800dc7c:	2200      	movs	r2, #0
 800dc7e:	61bb      	str	r3, [r7, #24]
 800dc80:	61fa      	str	r2, [r7, #28]
 800dc82:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800dc86:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800dc8a:	f7f3 f815 	bl	8000cb8 <__aeabi_uldivmod>
 800dc8e:	4602      	mov	r2, r0
 800dc90:	460b      	mov	r3, r1
 800dc92:	4613      	mov	r3, r2
 800dc94:	63fb      	str	r3, [r7, #60]	; 0x3c
 800dc96:	e053      	b.n	800dd40 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800dc98:	4b35      	ldr	r3, [pc, #212]	; (800dd70 <HAL_RCC_GetSysClockFreq+0x180>)
 800dc9a:	685b      	ldr	r3, [r3, #4]
 800dc9c:	099b      	lsrs	r3, r3, #6
 800dc9e:	2200      	movs	r2, #0
 800dca0:	613b      	str	r3, [r7, #16]
 800dca2:	617a      	str	r2, [r7, #20]
 800dca4:	693b      	ldr	r3, [r7, #16]
 800dca6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800dcaa:	f04f 0b00 	mov.w	fp, #0
 800dcae:	4652      	mov	r2, sl
 800dcb0:	465b      	mov	r3, fp
 800dcb2:	f04f 0000 	mov.w	r0, #0
 800dcb6:	f04f 0100 	mov.w	r1, #0
 800dcba:	0159      	lsls	r1, r3, #5
 800dcbc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800dcc0:	0150      	lsls	r0, r2, #5
 800dcc2:	4602      	mov	r2, r0
 800dcc4:	460b      	mov	r3, r1
 800dcc6:	ebb2 080a 	subs.w	r8, r2, sl
 800dcca:	eb63 090b 	sbc.w	r9, r3, fp
 800dcce:	f04f 0200 	mov.w	r2, #0
 800dcd2:	f04f 0300 	mov.w	r3, #0
 800dcd6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800dcda:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800dcde:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800dce2:	ebb2 0408 	subs.w	r4, r2, r8
 800dce6:	eb63 0509 	sbc.w	r5, r3, r9
 800dcea:	f04f 0200 	mov.w	r2, #0
 800dcee:	f04f 0300 	mov.w	r3, #0
 800dcf2:	00eb      	lsls	r3, r5, #3
 800dcf4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800dcf8:	00e2      	lsls	r2, r4, #3
 800dcfa:	4614      	mov	r4, r2
 800dcfc:	461d      	mov	r5, r3
 800dcfe:	eb14 030a 	adds.w	r3, r4, sl
 800dd02:	603b      	str	r3, [r7, #0]
 800dd04:	eb45 030b 	adc.w	r3, r5, fp
 800dd08:	607b      	str	r3, [r7, #4]
 800dd0a:	f04f 0200 	mov.w	r2, #0
 800dd0e:	f04f 0300 	mov.w	r3, #0
 800dd12:	e9d7 4500 	ldrd	r4, r5, [r7]
 800dd16:	4629      	mov	r1, r5
 800dd18:	028b      	lsls	r3, r1, #10
 800dd1a:	4621      	mov	r1, r4
 800dd1c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800dd20:	4621      	mov	r1, r4
 800dd22:	028a      	lsls	r2, r1, #10
 800dd24:	4610      	mov	r0, r2
 800dd26:	4619      	mov	r1, r3
 800dd28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800dd2a:	2200      	movs	r2, #0
 800dd2c:	60bb      	str	r3, [r7, #8]
 800dd2e:	60fa      	str	r2, [r7, #12]
 800dd30:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800dd34:	f7f2 ffc0 	bl	8000cb8 <__aeabi_uldivmod>
 800dd38:	4602      	mov	r2, r0
 800dd3a:	460b      	mov	r3, r1
 800dd3c:	4613      	mov	r3, r2
 800dd3e:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800dd40:	4b0b      	ldr	r3, [pc, #44]	; (800dd70 <HAL_RCC_GetSysClockFreq+0x180>)
 800dd42:	685b      	ldr	r3, [r3, #4]
 800dd44:	0c1b      	lsrs	r3, r3, #16
 800dd46:	f003 0303 	and.w	r3, r3, #3
 800dd4a:	3301      	adds	r3, #1
 800dd4c:	005b      	lsls	r3, r3, #1
 800dd4e:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 800dd50:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800dd52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dd54:	fbb2 f3f3 	udiv	r3, r2, r3
 800dd58:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800dd5a:	e002      	b.n	800dd62 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800dd5c:	4b05      	ldr	r3, [pc, #20]	; (800dd74 <HAL_RCC_GetSysClockFreq+0x184>)
 800dd5e:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800dd60:	bf00      	nop
    }
  }
  return sysclockfreq;
 800dd62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 800dd64:	4618      	mov	r0, r3
 800dd66:	3740      	adds	r7, #64	; 0x40
 800dd68:	46bd      	mov	sp, r7
 800dd6a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800dd6e:	bf00      	nop
 800dd70:	40023800 	.word	0x40023800
 800dd74:	00f42400 	.word	0x00f42400
 800dd78:	017d7840 	.word	0x017d7840

0800dd7c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800dd7c:	b480      	push	{r7}
 800dd7e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800dd80:	4b03      	ldr	r3, [pc, #12]	; (800dd90 <HAL_RCC_GetHCLKFreq+0x14>)
 800dd82:	681b      	ldr	r3, [r3, #0]
}
 800dd84:	4618      	mov	r0, r3
 800dd86:	46bd      	mov	sp, r7
 800dd88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd8c:	4770      	bx	lr
 800dd8e:	bf00      	nop
 800dd90:	20000000 	.word	0x20000000

0800dd94 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800dd94:	b580      	push	{r7, lr}
 800dd96:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800dd98:	f7ff fff0 	bl	800dd7c <HAL_RCC_GetHCLKFreq>
 800dd9c:	4602      	mov	r2, r0
 800dd9e:	4b05      	ldr	r3, [pc, #20]	; (800ddb4 <HAL_RCC_GetPCLK1Freq+0x20>)
 800dda0:	689b      	ldr	r3, [r3, #8]
 800dda2:	0a9b      	lsrs	r3, r3, #10
 800dda4:	f003 0307 	and.w	r3, r3, #7
 800dda8:	4903      	ldr	r1, [pc, #12]	; (800ddb8 <HAL_RCC_GetPCLK1Freq+0x24>)
 800ddaa:	5ccb      	ldrb	r3, [r1, r3]
 800ddac:	fa22 f303 	lsr.w	r3, r2, r3
}
 800ddb0:	4618      	mov	r0, r3
 800ddb2:	bd80      	pop	{r7, pc}
 800ddb4:	40023800 	.word	0x40023800
 800ddb8:	08017538 	.word	0x08017538

0800ddbc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800ddbc:	b580      	push	{r7, lr}
 800ddbe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800ddc0:	f7ff ffdc 	bl	800dd7c <HAL_RCC_GetHCLKFreq>
 800ddc4:	4602      	mov	r2, r0
 800ddc6:	4b05      	ldr	r3, [pc, #20]	; (800dddc <HAL_RCC_GetPCLK2Freq+0x20>)
 800ddc8:	689b      	ldr	r3, [r3, #8]
 800ddca:	0b5b      	lsrs	r3, r3, #13
 800ddcc:	f003 0307 	and.w	r3, r3, #7
 800ddd0:	4903      	ldr	r1, [pc, #12]	; (800dde0 <HAL_RCC_GetPCLK2Freq+0x24>)
 800ddd2:	5ccb      	ldrb	r3, [r1, r3]
 800ddd4:	fa22 f303 	lsr.w	r3, r2, r3
}
 800ddd8:	4618      	mov	r0, r3
 800ddda:	bd80      	pop	{r7, pc}
 800dddc:	40023800 	.word	0x40023800
 800dde0:	08017538 	.word	0x08017538

0800dde4 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800dde4:	b580      	push	{r7, lr}
 800dde6:	b082      	sub	sp, #8
 800dde8:	af00      	add	r7, sp, #0
 800ddea:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 800ddec:	687b      	ldr	r3, [r7, #4]
 800ddee:	2b00      	cmp	r3, #0
 800ddf0:	d101      	bne.n	800ddf6 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800ddf2:	2301      	movs	r3, #1
 800ddf4:	e022      	b.n	800de3c <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 800ddf6:	687b      	ldr	r3, [r7, #4]
 800ddf8:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800ddfc:	b2db      	uxtb	r3, r3
 800ddfe:	2b00      	cmp	r3, #0
 800de00:	d105      	bne.n	800de0e <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800de02:	687b      	ldr	r3, [r7, #4]
 800de04:	2200      	movs	r2, #0
 800de06:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800de08:	6878      	ldr	r0, [r7, #4]
 800de0a:	f7f7 f9e5 	bl	80051d8 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 800de0e:	687b      	ldr	r3, [r7, #4]
 800de10:	2203      	movs	r2, #3
 800de12:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800de16:	6878      	ldr	r0, [r7, #4]
 800de18:	f000 f814 	bl	800de44 <HAL_SD_InitCard>
 800de1c:	4603      	mov	r3, r0
 800de1e:	2b00      	cmp	r3, #0
 800de20:	d001      	beq.n	800de26 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800de22:	2301      	movs	r3, #1
 800de24:	e00a      	b.n	800de3c <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800de26:	687b      	ldr	r3, [r7, #4]
 800de28:	2200      	movs	r2, #0
 800de2a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800de2c:	687b      	ldr	r3, [r7, #4]
 800de2e:	2200      	movs	r2, #0
 800de30:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800de32:	687b      	ldr	r3, [r7, #4]
 800de34:	2201      	movs	r2, #1
 800de36:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800de3a:	2300      	movs	r3, #0
}
 800de3c:	4618      	mov	r0, r3
 800de3e:	3708      	adds	r7, #8
 800de40:	46bd      	mov	sp, r7
 800de42:	bd80      	pop	{r7, pc}

0800de44 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800de44:	b5b0      	push	{r4, r5, r7, lr}
 800de46:	b08e      	sub	sp, #56	; 0x38
 800de48:	af04      	add	r7, sp, #16
 800de4a:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 800de4c:	2300      	movs	r3, #0
 800de4e:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 800de50:	2300      	movs	r3, #0
 800de52:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 800de54:	2300      	movs	r3, #0
 800de56:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 800de58:	2300      	movs	r3, #0
 800de5a:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 800de5c:	2300      	movs	r3, #0
 800de5e:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 800de60:	2376      	movs	r3, #118	; 0x76
 800de62:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 800de64:	687b      	ldr	r3, [r7, #4]
 800de66:	681d      	ldr	r5, [r3, #0]
 800de68:	466c      	mov	r4, sp
 800de6a:	f107 0314 	add.w	r3, r7, #20
 800de6e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800de72:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800de76:	f107 0308 	add.w	r3, r7, #8
 800de7a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800de7c:	4628      	mov	r0, r5
 800de7e:	f003 ff9b 	bl	8011db8 <SDIO_Init>
 800de82:	4603      	mov	r3, r0
 800de84:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 800de88:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800de8c:	2b00      	cmp	r3, #0
 800de8e:	d001      	beq.n	800de94 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 800de90:	2301      	movs	r3, #1
 800de92:	e031      	b.n	800def8 <HAL_SD_InitCard+0xb4>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 800de94:	4b1a      	ldr	r3, [pc, #104]	; (800df00 <HAL_SD_InitCard+0xbc>)
 800de96:	2200      	movs	r2, #0
 800de98:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 800de9a:	687b      	ldr	r3, [r7, #4]
 800de9c:	681b      	ldr	r3, [r3, #0]
 800de9e:	4618      	mov	r0, r3
 800dea0:	f003 ffd3 	bl	8011e4a <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 800dea4:	4b16      	ldr	r3, [pc, #88]	; (800df00 <HAL_SD_InitCard+0xbc>)
 800dea6:	2201      	movs	r2, #1
 800dea8:	601a      	str	r2, [r3, #0]

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800deaa:	6878      	ldr	r0, [r7, #4]
 800deac:	f000 ffe6 	bl	800ee7c <SD_PowerON>
 800deb0:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800deb2:	6a3b      	ldr	r3, [r7, #32]
 800deb4:	2b00      	cmp	r3, #0
 800deb6:	d00b      	beq.n	800ded0 <HAL_SD_InitCard+0x8c>
  {
    hsd->State = HAL_SD_STATE_READY;
 800deb8:	687b      	ldr	r3, [r7, #4]
 800deba:	2201      	movs	r2, #1
 800debc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800dec0:	687b      	ldr	r3, [r7, #4]
 800dec2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800dec4:	6a3b      	ldr	r3, [r7, #32]
 800dec6:	431a      	orrs	r2, r3
 800dec8:	687b      	ldr	r3, [r7, #4]
 800deca:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800decc:	2301      	movs	r3, #1
 800dece:	e013      	b.n	800def8 <HAL_SD_InitCard+0xb4>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800ded0:	6878      	ldr	r0, [r7, #4]
 800ded2:	f000 ff05 	bl	800ece0 <SD_InitCard>
 800ded6:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800ded8:	6a3b      	ldr	r3, [r7, #32]
 800deda:	2b00      	cmp	r3, #0
 800dedc:	d00b      	beq.n	800def6 <HAL_SD_InitCard+0xb2>
  {
    hsd->State = HAL_SD_STATE_READY;
 800dede:	687b      	ldr	r3, [r7, #4]
 800dee0:	2201      	movs	r2, #1
 800dee2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800dee6:	687b      	ldr	r3, [r7, #4]
 800dee8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800deea:	6a3b      	ldr	r3, [r7, #32]
 800deec:	431a      	orrs	r2, r3
 800deee:	687b      	ldr	r3, [r7, #4]
 800def0:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800def2:	2301      	movs	r3, #1
 800def4:	e000      	b.n	800def8 <HAL_SD_InitCard+0xb4>
  }

  return HAL_OK;
 800def6:	2300      	movs	r3, #0
}
 800def8:	4618      	mov	r0, r3
 800defa:	3728      	adds	r7, #40	; 0x28
 800defc:	46bd      	mov	sp, r7
 800defe:	bdb0      	pop	{r4, r5, r7, pc}
 800df00:	422580a0 	.word	0x422580a0

0800df04 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800df04:	b580      	push	{r7, lr}
 800df06:	b08c      	sub	sp, #48	; 0x30
 800df08:	af00      	add	r7, sp, #0
 800df0a:	60f8      	str	r0, [r7, #12]
 800df0c:	60b9      	str	r1, [r7, #8]
 800df0e:	607a      	str	r2, [r7, #4]
 800df10:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800df12:	687b      	ldr	r3, [r7, #4]
 800df14:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 800df16:	68bb      	ldr	r3, [r7, #8]
 800df18:	2b00      	cmp	r3, #0
 800df1a:	d107      	bne.n	800df2c <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800df1c:	68fb      	ldr	r3, [r7, #12]
 800df1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800df20:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800df24:	68fb      	ldr	r3, [r7, #12]
 800df26:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800df28:	2301      	movs	r3, #1
 800df2a:	e0c9      	b.n	800e0c0 <HAL_SD_ReadBlocks_DMA+0x1bc>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800df2c:	68fb      	ldr	r3, [r7, #12]
 800df2e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800df32:	b2db      	uxtb	r3, r3
 800df34:	2b01      	cmp	r3, #1
 800df36:	f040 80c2 	bne.w	800e0be <HAL_SD_ReadBlocks_DMA+0x1ba>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800df3a:	68fb      	ldr	r3, [r7, #12]
 800df3c:	2200      	movs	r2, #0
 800df3e:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800df40:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800df42:	683b      	ldr	r3, [r7, #0]
 800df44:	441a      	add	r2, r3
 800df46:	68fb      	ldr	r3, [r7, #12]
 800df48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800df4a:	429a      	cmp	r2, r3
 800df4c:	d907      	bls.n	800df5e <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800df4e:	68fb      	ldr	r3, [r7, #12]
 800df50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800df52:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800df56:	68fb      	ldr	r3, [r7, #12]
 800df58:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800df5a:	2301      	movs	r3, #1
 800df5c:	e0b0      	b.n	800e0c0 <HAL_SD_ReadBlocks_DMA+0x1bc>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800df5e:	68fb      	ldr	r3, [r7, #12]
 800df60:	2203      	movs	r2, #3
 800df62:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800df66:	68fb      	ldr	r3, [r7, #12]
 800df68:	681b      	ldr	r3, [r3, #0]
 800df6a:	2200      	movs	r2, #0
 800df6c:	62da      	str	r2, [r3, #44]	; 0x2c

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
 800df6e:	68fb      	ldr	r3, [r7, #12]
 800df70:	681b      	ldr	r3, [r3, #0]
 800df72:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800df74:	68fa      	ldr	r2, [r7, #12]
 800df76:	6812      	ldr	r2, [r2, #0]
 800df78:	f443 734a 	orr.w	r3, r3, #808	; 0x328
 800df7c:	f043 0302 	orr.w	r3, r3, #2
 800df80:	63d3      	str	r3, [r2, #60]	; 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 800df82:	68fb      	ldr	r3, [r7, #12]
 800df84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800df86:	4a50      	ldr	r2, [pc, #320]	; (800e0c8 <HAL_SD_ReadBlocks_DMA+0x1c4>)
 800df88:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 800df8a:	68fb      	ldr	r3, [r7, #12]
 800df8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800df8e:	4a4f      	ldr	r2, [pc, #316]	; (800e0cc <HAL_SD_ReadBlocks_DMA+0x1c8>)
 800df90:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 800df92:	68fb      	ldr	r3, [r7, #12]
 800df94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800df96:	2200      	movs	r2, #0
 800df98:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800df9a:	68fb      	ldr	r3, [r7, #12]
 800df9c:	6c18      	ldr	r0, [r3, #64]	; 0x40
 800df9e:	68fb      	ldr	r3, [r7, #12]
 800dfa0:	681b      	ldr	r3, [r3, #0]
 800dfa2:	3380      	adds	r3, #128	; 0x80
 800dfa4:	4619      	mov	r1, r3
 800dfa6:	68ba      	ldr	r2, [r7, #8]
 800dfa8:	683b      	ldr	r3, [r7, #0]
 800dfaa:	025b      	lsls	r3, r3, #9
 800dfac:	089b      	lsrs	r3, r3, #2
 800dfae:	f7fe fd27 	bl	800ca00 <HAL_DMA_Start_IT>
 800dfb2:	4603      	mov	r3, r0
 800dfb4:	2b00      	cmp	r3, #0
 800dfb6:	d017      	beq.n	800dfe8 <HAL_SD_ReadBlocks_DMA+0xe4>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 800dfb8:	68fb      	ldr	r3, [r7, #12]
 800dfba:	681b      	ldr	r3, [r3, #0]
 800dfbc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800dfbe:	68fb      	ldr	r3, [r7, #12]
 800dfc0:	681b      	ldr	r3, [r3, #0]
 800dfc2:	f422 7295 	bic.w	r2, r2, #298	; 0x12a
 800dfc6:	63da      	str	r2, [r3, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800dfc8:	68fb      	ldr	r3, [r7, #12]
 800dfca:	681b      	ldr	r3, [r3, #0]
 800dfcc:	4a40      	ldr	r2, [pc, #256]	; (800e0d0 <HAL_SD_ReadBlocks_DMA+0x1cc>)
 800dfce:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800dfd0:	68fb      	ldr	r3, [r7, #12]
 800dfd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dfd4:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800dfd8:	68fb      	ldr	r3, [r7, #12]
 800dfda:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800dfdc:	68fb      	ldr	r3, [r7, #12]
 800dfde:	2201      	movs	r2, #1
 800dfe0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800dfe4:	2301      	movs	r3, #1
 800dfe6:	e06b      	b.n	800e0c0 <HAL_SD_ReadBlocks_DMA+0x1bc>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 800dfe8:	4b3a      	ldr	r3, [pc, #232]	; (800e0d4 <HAL_SD_ReadBlocks_DMA+0x1d0>)
 800dfea:	2201      	movs	r2, #1
 800dfec:	601a      	str	r2, [r3, #0]

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800dfee:	68fb      	ldr	r3, [r7, #12]
 800dff0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800dff2:	2b01      	cmp	r3, #1
 800dff4:	d002      	beq.n	800dffc <HAL_SD_ReadBlocks_DMA+0xf8>
      {
        add *= 512U;
 800dff6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dff8:	025b      	lsls	r3, r3, #9
 800dffa:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      /* Set Block Size for Card */
      errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800dffc:	68fb      	ldr	r3, [r7, #12]
 800dffe:	681b      	ldr	r3, [r3, #0]
 800e000:	f44f 7100 	mov.w	r1, #512	; 0x200
 800e004:	4618      	mov	r0, r3
 800e006:	f003 ffb3 	bl	8011f70 <SDMMC_CmdBlockLength>
 800e00a:	62f8      	str	r0, [r7, #44]	; 0x2c
      if(errorstate != HAL_SD_ERROR_NONE)
 800e00c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e00e:	2b00      	cmp	r3, #0
 800e010:	d00f      	beq.n	800e032 <HAL_SD_ReadBlocks_DMA+0x12e>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800e012:	68fb      	ldr	r3, [r7, #12]
 800e014:	681b      	ldr	r3, [r3, #0]
 800e016:	4a2e      	ldr	r2, [pc, #184]	; (800e0d0 <HAL_SD_ReadBlocks_DMA+0x1cc>)
 800e018:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 800e01a:	68fb      	ldr	r3, [r7, #12]
 800e01c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e01e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e020:	431a      	orrs	r2, r3
 800e022:	68fb      	ldr	r3, [r7, #12]
 800e024:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800e026:	68fb      	ldr	r3, [r7, #12]
 800e028:	2201      	movs	r2, #1
 800e02a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        return HAL_ERROR;
 800e02e:	2301      	movs	r3, #1
 800e030:	e046      	b.n	800e0c0 <HAL_SD_ReadBlocks_DMA+0x1bc>
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800e032:	f04f 33ff 	mov.w	r3, #4294967295
 800e036:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800e038:	683b      	ldr	r3, [r7, #0]
 800e03a:	025b      	lsls	r3, r3, #9
 800e03c:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800e03e:	2390      	movs	r3, #144	; 0x90
 800e040:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 800e042:	2302      	movs	r3, #2
 800e044:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800e046:	2300      	movs	r3, #0
 800e048:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 800e04a:	2301      	movs	r3, #1
 800e04c:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 800e04e:	68fb      	ldr	r3, [r7, #12]
 800e050:	681b      	ldr	r3, [r3, #0]
 800e052:	f107 0210 	add.w	r2, r7, #16
 800e056:	4611      	mov	r1, r2
 800e058:	4618      	mov	r0, r3
 800e05a:	f003 ff5d 	bl	8011f18 <SDIO_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 800e05e:	683b      	ldr	r3, [r7, #0]
 800e060:	2b01      	cmp	r3, #1
 800e062:	d90a      	bls.n	800e07a <HAL_SD_ReadBlocks_DMA+0x176>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800e064:	68fb      	ldr	r3, [r7, #12]
 800e066:	2282      	movs	r2, #130	; 0x82
 800e068:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800e06a:	68fb      	ldr	r3, [r7, #12]
 800e06c:	681b      	ldr	r3, [r3, #0]
 800e06e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800e070:	4618      	mov	r0, r3
 800e072:	f003 ffc1 	bl	8011ff8 <SDMMC_CmdReadMultiBlock>
 800e076:	62f8      	str	r0, [r7, #44]	; 0x2c
 800e078:	e009      	b.n	800e08e <HAL_SD_ReadBlocks_DMA+0x18a>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800e07a:	68fb      	ldr	r3, [r7, #12]
 800e07c:	2281      	movs	r2, #129	; 0x81
 800e07e:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800e080:	68fb      	ldr	r3, [r7, #12]
 800e082:	681b      	ldr	r3, [r3, #0]
 800e084:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800e086:	4618      	mov	r0, r3
 800e088:	f003 ff94 	bl	8011fb4 <SDMMC_CmdReadSingleBlock>
 800e08c:	62f8      	str	r0, [r7, #44]	; 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 800e08e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e090:	2b00      	cmp	r3, #0
 800e092:	d012      	beq.n	800e0ba <HAL_SD_ReadBlocks_DMA+0x1b6>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800e094:	68fb      	ldr	r3, [r7, #12]
 800e096:	681b      	ldr	r3, [r3, #0]
 800e098:	4a0d      	ldr	r2, [pc, #52]	; (800e0d0 <HAL_SD_ReadBlocks_DMA+0x1cc>)
 800e09a:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 800e09c:	68fb      	ldr	r3, [r7, #12]
 800e09e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e0a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e0a2:	431a      	orrs	r2, r3
 800e0a4:	68fb      	ldr	r3, [r7, #12]
 800e0a6:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800e0a8:	68fb      	ldr	r3, [r7, #12]
 800e0aa:	2201      	movs	r2, #1
 800e0ac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800e0b0:	68fb      	ldr	r3, [r7, #12]
 800e0b2:	2200      	movs	r2, #0
 800e0b4:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 800e0b6:	2301      	movs	r3, #1
 800e0b8:	e002      	b.n	800e0c0 <HAL_SD_ReadBlocks_DMA+0x1bc>
      }

      return HAL_OK;
 800e0ba:	2300      	movs	r3, #0
 800e0bc:	e000      	b.n	800e0c0 <HAL_SD_ReadBlocks_DMA+0x1bc>
    }
  }
  else
  {
    return HAL_BUSY;
 800e0be:	2302      	movs	r3, #2
  }
}
 800e0c0:	4618      	mov	r0, r3
 800e0c2:	3730      	adds	r7, #48	; 0x30
 800e0c4:	46bd      	mov	sp, r7
 800e0c6:	bd80      	pop	{r7, pc}
 800e0c8:	0800eaef 	.word	0x0800eaef
 800e0cc:	0800eb61 	.word	0x0800eb61
 800e0d0:	004005ff 	.word	0x004005ff
 800e0d4:	4225858c 	.word	0x4225858c

0800e0d8 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800e0d8:	b580      	push	{r7, lr}
 800e0da:	b08c      	sub	sp, #48	; 0x30
 800e0dc:	af00      	add	r7, sp, #0
 800e0de:	60f8      	str	r0, [r7, #12]
 800e0e0:	60b9      	str	r1, [r7, #8]
 800e0e2:	607a      	str	r2, [r7, #4]
 800e0e4:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800e0e6:	687b      	ldr	r3, [r7, #4]
 800e0e8:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 800e0ea:	68bb      	ldr	r3, [r7, #8]
 800e0ec:	2b00      	cmp	r3, #0
 800e0ee:	d107      	bne.n	800e100 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800e0f0:	68fb      	ldr	r3, [r7, #12]
 800e0f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e0f4:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800e0f8:	68fb      	ldr	r3, [r7, #12]
 800e0fa:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800e0fc:	2301      	movs	r3, #1
 800e0fe:	e0ce      	b.n	800e29e <HAL_SD_WriteBlocks_DMA+0x1c6>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800e100:	68fb      	ldr	r3, [r7, #12]
 800e102:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800e106:	b2db      	uxtb	r3, r3
 800e108:	2b01      	cmp	r3, #1
 800e10a:	f040 80c7 	bne.w	800e29c <HAL_SD_WriteBlocks_DMA+0x1c4>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800e10e:	68fb      	ldr	r3, [r7, #12]
 800e110:	2200      	movs	r2, #0
 800e112:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800e114:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e116:	683b      	ldr	r3, [r7, #0]
 800e118:	441a      	add	r2, r3
 800e11a:	68fb      	ldr	r3, [r7, #12]
 800e11c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e11e:	429a      	cmp	r2, r3
 800e120:	d907      	bls.n	800e132 <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800e122:	68fb      	ldr	r3, [r7, #12]
 800e124:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e126:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800e12a:	68fb      	ldr	r3, [r7, #12]
 800e12c:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800e12e:	2301      	movs	r3, #1
 800e130:	e0b5      	b.n	800e29e <HAL_SD_WriteBlocks_DMA+0x1c6>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800e132:	68fb      	ldr	r3, [r7, #12]
 800e134:	2203      	movs	r2, #3
 800e136:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800e13a:	68fb      	ldr	r3, [r7, #12]
 800e13c:	681b      	ldr	r3, [r3, #0]
 800e13e:	2200      	movs	r2, #0
 800e140:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Enable SD Error interrupts */
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 800e142:	68fb      	ldr	r3, [r7, #12]
 800e144:	681b      	ldr	r3, [r3, #0]
 800e146:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e148:	68fa      	ldr	r2, [r7, #12]
 800e14a:	6812      	ldr	r2, [r2, #0]
 800e14c:	f443 7306 	orr.w	r3, r3, #536	; 0x218
 800e150:	f043 0302 	orr.w	r3, r3, #2
 800e154:	63d3      	str	r3, [r2, #60]	; 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 800e156:	68fb      	ldr	r3, [r7, #12]
 800e158:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e15a:	4a53      	ldr	r2, [pc, #332]	; (800e2a8 <HAL_SD_WriteBlocks_DMA+0x1d0>)
 800e15c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 800e15e:	68fb      	ldr	r3, [r7, #12]
 800e160:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e162:	4a52      	ldr	r2, [pc, #328]	; (800e2ac <HAL_SD_WriteBlocks_DMA+0x1d4>)
 800e164:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 800e166:	68fb      	ldr	r3, [r7, #12]
 800e168:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e16a:	2200      	movs	r2, #0
 800e16c:	651a      	str	r2, [r3, #80]	; 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800e16e:	68fb      	ldr	r3, [r7, #12]
 800e170:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e172:	2b01      	cmp	r3, #1
 800e174:	d002      	beq.n	800e17c <HAL_SD_WriteBlocks_DMA+0xa4>
    {
      add *= 512U;
 800e176:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e178:	025b      	lsls	r3, r3, #9
 800e17a:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800e17c:	68fb      	ldr	r3, [r7, #12]
 800e17e:	681b      	ldr	r3, [r3, #0]
 800e180:	f44f 7100 	mov.w	r1, #512	; 0x200
 800e184:	4618      	mov	r0, r3
 800e186:	f003 fef3 	bl	8011f70 <SDMMC_CmdBlockLength>
 800e18a:	62f8      	str	r0, [r7, #44]	; 0x2c
    if(errorstate != HAL_SD_ERROR_NONE)
 800e18c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e18e:	2b00      	cmp	r3, #0
 800e190:	d00f      	beq.n	800e1b2 <HAL_SD_WriteBlocks_DMA+0xda>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800e192:	68fb      	ldr	r3, [r7, #12]
 800e194:	681b      	ldr	r3, [r3, #0]
 800e196:	4a46      	ldr	r2, [pc, #280]	; (800e2b0 <HAL_SD_WriteBlocks_DMA+0x1d8>)
 800e198:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800e19a:	68fb      	ldr	r3, [r7, #12]
 800e19c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e19e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e1a0:	431a      	orrs	r2, r3
 800e1a2:	68fb      	ldr	r3, [r7, #12]
 800e1a4:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800e1a6:	68fb      	ldr	r3, [r7, #12]
 800e1a8:	2201      	movs	r2, #1
 800e1aa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800e1ae:	2301      	movs	r3, #1
 800e1b0:	e075      	b.n	800e29e <HAL_SD_WriteBlocks_DMA+0x1c6>
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 800e1b2:	683b      	ldr	r3, [r7, #0]
 800e1b4:	2b01      	cmp	r3, #1
 800e1b6:	d90a      	bls.n	800e1ce <HAL_SD_WriteBlocks_DMA+0xf6>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800e1b8:	68fb      	ldr	r3, [r7, #12]
 800e1ba:	22a0      	movs	r2, #160	; 0xa0
 800e1bc:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800e1be:	68fb      	ldr	r3, [r7, #12]
 800e1c0:	681b      	ldr	r3, [r3, #0]
 800e1c2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800e1c4:	4618      	mov	r0, r3
 800e1c6:	f003 ff5b 	bl	8012080 <SDMMC_CmdWriteMultiBlock>
 800e1ca:	62f8      	str	r0, [r7, #44]	; 0x2c
 800e1cc:	e009      	b.n	800e1e2 <HAL_SD_WriteBlocks_DMA+0x10a>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800e1ce:	68fb      	ldr	r3, [r7, #12]
 800e1d0:	2290      	movs	r2, #144	; 0x90
 800e1d2:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800e1d4:	68fb      	ldr	r3, [r7, #12]
 800e1d6:	681b      	ldr	r3, [r3, #0]
 800e1d8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800e1da:	4618      	mov	r0, r3
 800e1dc:	f003 ff2e 	bl	801203c <SDMMC_CmdWriteSingleBlock>
 800e1e0:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800e1e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e1e4:	2b00      	cmp	r3, #0
 800e1e6:	d012      	beq.n	800e20e <HAL_SD_WriteBlocks_DMA+0x136>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800e1e8:	68fb      	ldr	r3, [r7, #12]
 800e1ea:	681b      	ldr	r3, [r3, #0]
 800e1ec:	4a30      	ldr	r2, [pc, #192]	; (800e2b0 <HAL_SD_WriteBlocks_DMA+0x1d8>)
 800e1ee:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800e1f0:	68fb      	ldr	r3, [r7, #12]
 800e1f2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e1f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e1f6:	431a      	orrs	r2, r3
 800e1f8:	68fb      	ldr	r3, [r7, #12]
 800e1fa:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800e1fc:	68fb      	ldr	r3, [r7, #12]
 800e1fe:	2201      	movs	r2, #1
 800e200:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800e204:	68fb      	ldr	r3, [r7, #12]
 800e206:	2200      	movs	r2, #0
 800e208:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800e20a:	2301      	movs	r3, #1
 800e20c:	e047      	b.n	800e29e <HAL_SD_WriteBlocks_DMA+0x1c6>
    }

    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 800e20e:	4b29      	ldr	r3, [pc, #164]	; (800e2b4 <HAL_SD_WriteBlocks_DMA+0x1dc>)
 800e210:	2201      	movs	r2, #1
 800e212:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800e214:	68fb      	ldr	r3, [r7, #12]
 800e216:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 800e218:	68b9      	ldr	r1, [r7, #8]
 800e21a:	68fb      	ldr	r3, [r7, #12]
 800e21c:	681b      	ldr	r3, [r3, #0]
 800e21e:	3380      	adds	r3, #128	; 0x80
 800e220:	461a      	mov	r2, r3
 800e222:	683b      	ldr	r3, [r7, #0]
 800e224:	025b      	lsls	r3, r3, #9
 800e226:	089b      	lsrs	r3, r3, #2
 800e228:	f7fe fbea 	bl	800ca00 <HAL_DMA_Start_IT>
 800e22c:	4603      	mov	r3, r0
 800e22e:	2b00      	cmp	r3, #0
 800e230:	d01c      	beq.n	800e26c <HAL_SD_WriteBlocks_DMA+0x194>
    {
#if defined(SDIO_STA_STBITERR)
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 800e232:	68fb      	ldr	r3, [r7, #12]
 800e234:	681b      	ldr	r3, [r3, #0]
 800e236:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e238:	68fa      	ldr	r2, [r7, #12]
 800e23a:	6812      	ldr	r2, [r2, #0]
 800e23c:	f423 7306 	bic.w	r3, r3, #536	; 0x218
 800e240:	f023 0302 	bic.w	r3, r3, #2
 800e244:	63d3      	str	r3, [r2, #60]	; 0x3c
#else /* SDIO_STA_STBITERR not defined */
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800e246:	68fb      	ldr	r3, [r7, #12]
 800e248:	681b      	ldr	r3, [r3, #0]
 800e24a:	4a19      	ldr	r2, [pc, #100]	; (800e2b0 <HAL_SD_WriteBlocks_DMA+0x1d8>)
 800e24c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800e24e:	68fb      	ldr	r3, [r7, #12]
 800e250:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e252:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800e256:	68fb      	ldr	r3, [r7, #12]
 800e258:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800e25a:	68fb      	ldr	r3, [r7, #12]
 800e25c:	2201      	movs	r2, #1
 800e25e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800e262:	68fb      	ldr	r3, [r7, #12]
 800e264:	2200      	movs	r2, #0
 800e266:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800e268:	2301      	movs	r3, #1
 800e26a:	e018      	b.n	800e29e <HAL_SD_WriteBlocks_DMA+0x1c6>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800e26c:	f04f 33ff 	mov.w	r3, #4294967295
 800e270:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800e272:	683b      	ldr	r3, [r7, #0]
 800e274:	025b      	lsls	r3, r3, #9
 800e276:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800e278:	2390      	movs	r3, #144	; 0x90
 800e27a:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 800e27c:	2300      	movs	r3, #0
 800e27e:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800e280:	2300      	movs	r3, #0
 800e282:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 800e284:	2301      	movs	r3, #1
 800e286:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 800e288:	68fb      	ldr	r3, [r7, #12]
 800e28a:	681b      	ldr	r3, [r3, #0]
 800e28c:	f107 0210 	add.w	r2, r7, #16
 800e290:	4611      	mov	r1, r2
 800e292:	4618      	mov	r0, r3
 800e294:	f003 fe40 	bl	8011f18 <SDIO_ConfigData>

      return HAL_OK;
 800e298:	2300      	movs	r3, #0
 800e29a:	e000      	b.n	800e29e <HAL_SD_WriteBlocks_DMA+0x1c6>
    }
  }
  else
  {
    return HAL_BUSY;
 800e29c:	2302      	movs	r3, #2
  }
}
 800e29e:	4618      	mov	r0, r3
 800e2a0:	3730      	adds	r7, #48	; 0x30
 800e2a2:	46bd      	mov	sp, r7
 800e2a4:	bd80      	pop	{r7, pc}
 800e2a6:	bf00      	nop
 800e2a8:	0800eac5 	.word	0x0800eac5
 800e2ac:	0800eb61 	.word	0x0800eb61
 800e2b0:	004005ff 	.word	0x004005ff
 800e2b4:	4225858c 	.word	0x4225858c

0800e2b8 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 800e2b8:	b580      	push	{r7, lr}
 800e2ba:	b084      	sub	sp, #16
 800e2bc:	af00      	add	r7, sp, #0
 800e2be:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 800e2c0:	687b      	ldr	r3, [r7, #4]
 800e2c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e2c4:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800e2c6:	687b      	ldr	r3, [r7, #4]
 800e2c8:	681b      	ldr	r3, [r3, #0]
 800e2ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e2cc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800e2d0:	2b00      	cmp	r3, #0
 800e2d2:	d008      	beq.n	800e2e6 <HAL_SD_IRQHandler+0x2e>
 800e2d4:	68fb      	ldr	r3, [r7, #12]
 800e2d6:	f003 0308 	and.w	r3, r3, #8
 800e2da:	2b00      	cmp	r3, #0
 800e2dc:	d003      	beq.n	800e2e6 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 800e2de:	6878      	ldr	r0, [r7, #4]
 800e2e0:	f000 ffe2 	bl	800f2a8 <SD_Read_IT>
 800e2e4:	e165      	b.n	800e5b2 <HAL_SD_IRQHandler+0x2fa>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 800e2e6:	687b      	ldr	r3, [r7, #4]
 800e2e8:	681b      	ldr	r3, [r3, #0]
 800e2ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e2ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e2f0:	2b00      	cmp	r3, #0
 800e2f2:	f000 808f 	beq.w	800e414 <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 800e2f6:	687b      	ldr	r3, [r7, #4]
 800e2f8:	681b      	ldr	r3, [r3, #0]
 800e2fa:	f44f 7280 	mov.w	r2, #256	; 0x100
 800e2fe:	639a      	str	r2, [r3, #56]	; 0x38

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800e300:	687b      	ldr	r3, [r7, #4]
 800e302:	681b      	ldr	r3, [r3, #0]
 800e304:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e306:	687a      	ldr	r2, [r7, #4]
 800e308:	6812      	ldr	r2, [r2, #0]
 800e30a:	f423 4343 	bic.w	r3, r3, #49920	; 0xc300
 800e30e:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 800e312:	63d3      	str	r3, [r2, #60]	; 0x3c
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 800e314:	687b      	ldr	r3, [r7, #4]
 800e316:	681b      	ldr	r3, [r3, #0]
 800e318:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e31a:	687b      	ldr	r3, [r7, #4]
 800e31c:	681b      	ldr	r3, [r3, #0]
 800e31e:	f022 0201 	bic.w	r2, r2, #1
 800e322:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 800e324:	68fb      	ldr	r3, [r7, #12]
 800e326:	f003 0308 	and.w	r3, r3, #8
 800e32a:	2b00      	cmp	r3, #0
 800e32c:	d039      	beq.n	800e3a2 <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800e32e:	68fb      	ldr	r3, [r7, #12]
 800e330:	f003 0302 	and.w	r3, r3, #2
 800e334:	2b00      	cmp	r3, #0
 800e336:	d104      	bne.n	800e342 <HAL_SD_IRQHandler+0x8a>
 800e338:	68fb      	ldr	r3, [r7, #12]
 800e33a:	f003 0320 	and.w	r3, r3, #32
 800e33e:	2b00      	cmp	r3, #0
 800e340:	d011      	beq.n	800e366 <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800e342:	687b      	ldr	r3, [r7, #4]
 800e344:	681b      	ldr	r3, [r3, #0]
 800e346:	4618      	mov	r0, r3
 800e348:	f003 febc 	bl	80120c4 <SDMMC_CmdStopTransfer>
 800e34c:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800e34e:	68bb      	ldr	r3, [r7, #8]
 800e350:	2b00      	cmp	r3, #0
 800e352:	d008      	beq.n	800e366 <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 800e354:	687b      	ldr	r3, [r7, #4]
 800e356:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e358:	68bb      	ldr	r3, [r7, #8]
 800e35a:	431a      	orrs	r2, r3
 800e35c:	687b      	ldr	r3, [r7, #4]
 800e35e:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 800e360:	6878      	ldr	r0, [r7, #4]
 800e362:	f000 f92f 	bl	800e5c4 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800e366:	687b      	ldr	r3, [r7, #4]
 800e368:	681b      	ldr	r3, [r3, #0]
 800e36a:	f240 523a 	movw	r2, #1338	; 0x53a
 800e36e:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 800e370:	687b      	ldr	r3, [r7, #4]
 800e372:	2201      	movs	r2, #1
 800e374:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800e378:	687b      	ldr	r3, [r7, #4]
 800e37a:	2200      	movs	r2, #0
 800e37c:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800e37e:	68fb      	ldr	r3, [r7, #12]
 800e380:	f003 0301 	and.w	r3, r3, #1
 800e384:	2b00      	cmp	r3, #0
 800e386:	d104      	bne.n	800e392 <HAL_SD_IRQHandler+0xda>
 800e388:	68fb      	ldr	r3, [r7, #12]
 800e38a:	f003 0302 	and.w	r3, r3, #2
 800e38e:	2b00      	cmp	r3, #0
 800e390:	d003      	beq.n	800e39a <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 800e392:	6878      	ldr	r0, [r7, #4]
 800e394:	f7f6 ff00 	bl	8005198 <HAL_SD_RxCpltCallback>
 800e398:	e10b      	b.n	800e5b2 <HAL_SD_IRQHandler+0x2fa>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 800e39a:	6878      	ldr	r0, [r7, #4]
 800e39c:	f7f6 ff0c 	bl	80051b8 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800e3a0:	e107      	b.n	800e5b2 <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800e3a2:	68fb      	ldr	r3, [r7, #12]
 800e3a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e3a8:	2b00      	cmp	r3, #0
 800e3aa:	f000 8102 	beq.w	800e5b2 <HAL_SD_IRQHandler+0x2fa>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800e3ae:	68fb      	ldr	r3, [r7, #12]
 800e3b0:	f003 0320 	and.w	r3, r3, #32
 800e3b4:	2b00      	cmp	r3, #0
 800e3b6:	d011      	beq.n	800e3dc <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800e3b8:	687b      	ldr	r3, [r7, #4]
 800e3ba:	681b      	ldr	r3, [r3, #0]
 800e3bc:	4618      	mov	r0, r3
 800e3be:	f003 fe81 	bl	80120c4 <SDMMC_CmdStopTransfer>
 800e3c2:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800e3c4:	68bb      	ldr	r3, [r7, #8]
 800e3c6:	2b00      	cmp	r3, #0
 800e3c8:	d008      	beq.n	800e3dc <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 800e3ca:	687b      	ldr	r3, [r7, #4]
 800e3cc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e3ce:	68bb      	ldr	r3, [r7, #8]
 800e3d0:	431a      	orrs	r2, r3
 800e3d2:	687b      	ldr	r3, [r7, #4]
 800e3d4:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 800e3d6:	6878      	ldr	r0, [r7, #4]
 800e3d8:	f000 f8f4 	bl	800e5c4 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 800e3dc:	68fb      	ldr	r3, [r7, #12]
 800e3de:	f003 0301 	and.w	r3, r3, #1
 800e3e2:	2b00      	cmp	r3, #0
 800e3e4:	f040 80e5 	bne.w	800e5b2 <HAL_SD_IRQHandler+0x2fa>
 800e3e8:	68fb      	ldr	r3, [r7, #12]
 800e3ea:	f003 0302 	and.w	r3, r3, #2
 800e3ee:	2b00      	cmp	r3, #0
 800e3f0:	f040 80df 	bne.w	800e5b2 <HAL_SD_IRQHandler+0x2fa>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 800e3f4:	687b      	ldr	r3, [r7, #4]
 800e3f6:	681b      	ldr	r3, [r3, #0]
 800e3f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e3fa:	687b      	ldr	r3, [r7, #4]
 800e3fc:	681b      	ldr	r3, [r3, #0]
 800e3fe:	f022 0208 	bic.w	r2, r2, #8
 800e402:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 800e404:	687b      	ldr	r3, [r7, #4]
 800e406:	2201      	movs	r2, #1
 800e408:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 800e40c:	6878      	ldr	r0, [r7, #4]
 800e40e:	f7f6 fed3 	bl	80051b8 <HAL_SD_TxCpltCallback>
}
 800e412:	e0ce      	b.n	800e5b2 <HAL_SD_IRQHandler+0x2fa>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800e414:	687b      	ldr	r3, [r7, #4]
 800e416:	681b      	ldr	r3, [r3, #0]
 800e418:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e41a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800e41e:	2b00      	cmp	r3, #0
 800e420:	d008      	beq.n	800e434 <HAL_SD_IRQHandler+0x17c>
 800e422:	68fb      	ldr	r3, [r7, #12]
 800e424:	f003 0308 	and.w	r3, r3, #8
 800e428:	2b00      	cmp	r3, #0
 800e42a:	d003      	beq.n	800e434 <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 800e42c:	6878      	ldr	r0, [r7, #4]
 800e42e:	f000 ff8c 	bl	800f34a <SD_Write_IT>
 800e432:	e0be      	b.n	800e5b2 <HAL_SD_IRQHandler+0x2fa>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR | SDIO_FLAG_STBITERR) != RESET)
 800e434:	687b      	ldr	r3, [r7, #4]
 800e436:	681b      	ldr	r3, [r3, #0]
 800e438:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e43a:	f240 233a 	movw	r3, #570	; 0x23a
 800e43e:	4013      	ands	r3, r2
 800e440:	2b00      	cmp	r3, #0
 800e442:	f000 80b6 	beq.w	800e5b2 <HAL_SD_IRQHandler+0x2fa>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 800e446:	687b      	ldr	r3, [r7, #4]
 800e448:	681b      	ldr	r3, [r3, #0]
 800e44a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e44c:	f003 0302 	and.w	r3, r3, #2
 800e450:	2b00      	cmp	r3, #0
 800e452:	d005      	beq.n	800e460 <HAL_SD_IRQHandler+0x1a8>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800e454:	687b      	ldr	r3, [r7, #4]
 800e456:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e458:	f043 0202 	orr.w	r2, r3, #2
 800e45c:	687b      	ldr	r3, [r7, #4]
 800e45e:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 800e460:	687b      	ldr	r3, [r7, #4]
 800e462:	681b      	ldr	r3, [r3, #0]
 800e464:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e466:	f003 0308 	and.w	r3, r3, #8
 800e46a:	2b00      	cmp	r3, #0
 800e46c:	d005      	beq.n	800e47a <HAL_SD_IRQHandler+0x1c2>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800e46e:	687b      	ldr	r3, [r7, #4]
 800e470:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e472:	f043 0208 	orr.w	r2, r3, #8
 800e476:	687b      	ldr	r3, [r7, #4]
 800e478:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 800e47a:	687b      	ldr	r3, [r7, #4]
 800e47c:	681b      	ldr	r3, [r3, #0]
 800e47e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e480:	f003 0320 	and.w	r3, r3, #32
 800e484:	2b00      	cmp	r3, #0
 800e486:	d005      	beq.n	800e494 <HAL_SD_IRQHandler+0x1dc>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800e488:	687b      	ldr	r3, [r7, #4]
 800e48a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e48c:	f043 0220 	orr.w	r2, r3, #32
 800e490:	687b      	ldr	r3, [r7, #4]
 800e492:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 800e494:	687b      	ldr	r3, [r7, #4]
 800e496:	681b      	ldr	r3, [r3, #0]
 800e498:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e49a:	f003 0310 	and.w	r3, r3, #16
 800e49e:	2b00      	cmp	r3, #0
 800e4a0:	d005      	beq.n	800e4ae <HAL_SD_IRQHandler+0x1f6>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800e4a2:	687b      	ldr	r3, [r7, #4]
 800e4a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e4a6:	f043 0210 	orr.w	r2, r3, #16
 800e4aa:	687b      	ldr	r3, [r7, #4]
 800e4ac:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR) != RESET)
 800e4ae:	687b      	ldr	r3, [r7, #4]
 800e4b0:	681b      	ldr	r3, [r3, #0]
 800e4b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e4b4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800e4b8:	2b00      	cmp	r3, #0
 800e4ba:	d005      	beq.n	800e4c8 <HAL_SD_IRQHandler+0x210>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800e4bc:	687b      	ldr	r3, [r7, #4]
 800e4be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e4c0:	f043 0208 	orr.w	r2, r3, #8
 800e4c4:	687b      	ldr	r3, [r7, #4]
 800e4c6:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS | SDIO_FLAG_STBITERR);
 800e4c8:	687b      	ldr	r3, [r7, #4]
 800e4ca:	681b      	ldr	r3, [r3, #0]
 800e4cc:	f240 723a 	movw	r2, #1850	; 0x73a
 800e4d0:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800e4d2:	687b      	ldr	r3, [r7, #4]
 800e4d4:	681b      	ldr	r3, [r3, #0]
 800e4d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e4d8:	687a      	ldr	r2, [r7, #4]
 800e4da:	6812      	ldr	r2, [r2, #0]
 800e4dc:	f423 734e 	bic.w	r3, r3, #824	; 0x338
 800e4e0:	f023 0302 	bic.w	r3, r3, #2
 800e4e4:	63d3      	str	r3, [r2, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800e4e6:	687b      	ldr	r3, [r7, #4]
 800e4e8:	681b      	ldr	r3, [r3, #0]
 800e4ea:	4618      	mov	r0, r3
 800e4ec:	f003 fdea 	bl	80120c4 <SDMMC_CmdStopTransfer>
 800e4f0:	4602      	mov	r2, r0
 800e4f2:	687b      	ldr	r3, [r7, #4]
 800e4f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e4f6:	431a      	orrs	r2, r3
 800e4f8:	687b      	ldr	r3, [r7, #4]
 800e4fa:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 800e4fc:	68fb      	ldr	r3, [r7, #12]
 800e4fe:	f003 0308 	and.w	r3, r3, #8
 800e502:	2b00      	cmp	r3, #0
 800e504:	d00a      	beq.n	800e51c <HAL_SD_IRQHandler+0x264>
      hsd->State = HAL_SD_STATE_READY;
 800e506:	687b      	ldr	r3, [r7, #4]
 800e508:	2201      	movs	r2, #1
 800e50a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800e50e:	687b      	ldr	r3, [r7, #4]
 800e510:	2200      	movs	r2, #0
 800e512:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 800e514:	6878      	ldr	r0, [r7, #4]
 800e516:	f000 f855 	bl	800e5c4 <HAL_SD_ErrorCallback>
}
 800e51a:	e04a      	b.n	800e5b2 <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800e51c:	68fb      	ldr	r3, [r7, #12]
 800e51e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e522:	2b00      	cmp	r3, #0
 800e524:	d045      	beq.n	800e5b2 <HAL_SD_IRQHandler+0x2fa>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800e526:	68fb      	ldr	r3, [r7, #12]
 800e528:	f003 0310 	and.w	r3, r3, #16
 800e52c:	2b00      	cmp	r3, #0
 800e52e:	d104      	bne.n	800e53a <HAL_SD_IRQHandler+0x282>
 800e530:	68fb      	ldr	r3, [r7, #12]
 800e532:	f003 0320 	and.w	r3, r3, #32
 800e536:	2b00      	cmp	r3, #0
 800e538:	d011      	beq.n	800e55e <HAL_SD_IRQHandler+0x2a6>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 800e53a:	687b      	ldr	r3, [r7, #4]
 800e53c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e53e:	4a1f      	ldr	r2, [pc, #124]	; (800e5bc <HAL_SD_IRQHandler+0x304>)
 800e540:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800e542:	687b      	ldr	r3, [r7, #4]
 800e544:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e546:	4618      	mov	r0, r3
 800e548:	f7fe fab2 	bl	800cab0 <HAL_DMA_Abort_IT>
 800e54c:	4603      	mov	r3, r0
 800e54e:	2b00      	cmp	r3, #0
 800e550:	d02f      	beq.n	800e5b2 <HAL_SD_IRQHandler+0x2fa>
          SD_DMATxAbort(hsd->hdmatx);
 800e552:	687b      	ldr	r3, [r7, #4]
 800e554:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e556:	4618      	mov	r0, r3
 800e558:	f000 fb54 	bl	800ec04 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800e55c:	e029      	b.n	800e5b2 <HAL_SD_IRQHandler+0x2fa>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800e55e:	68fb      	ldr	r3, [r7, #12]
 800e560:	f003 0301 	and.w	r3, r3, #1
 800e564:	2b00      	cmp	r3, #0
 800e566:	d104      	bne.n	800e572 <HAL_SD_IRQHandler+0x2ba>
 800e568:	68fb      	ldr	r3, [r7, #12]
 800e56a:	f003 0302 	and.w	r3, r3, #2
 800e56e:	2b00      	cmp	r3, #0
 800e570:	d011      	beq.n	800e596 <HAL_SD_IRQHandler+0x2de>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 800e572:	687b      	ldr	r3, [r7, #4]
 800e574:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e576:	4a12      	ldr	r2, [pc, #72]	; (800e5c0 <HAL_SD_IRQHandler+0x308>)
 800e578:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800e57a:	687b      	ldr	r3, [r7, #4]
 800e57c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e57e:	4618      	mov	r0, r3
 800e580:	f7fe fa96 	bl	800cab0 <HAL_DMA_Abort_IT>
 800e584:	4603      	mov	r3, r0
 800e586:	2b00      	cmp	r3, #0
 800e588:	d013      	beq.n	800e5b2 <HAL_SD_IRQHandler+0x2fa>
          SD_DMARxAbort(hsd->hdmarx);
 800e58a:	687b      	ldr	r3, [r7, #4]
 800e58c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e58e:	4618      	mov	r0, r3
 800e590:	f000 fb6f 	bl	800ec72 <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800e594:	e00d      	b.n	800e5b2 <HAL_SD_IRQHandler+0x2fa>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800e596:	687b      	ldr	r3, [r7, #4]
 800e598:	2200      	movs	r2, #0
 800e59a:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800e59c:	687b      	ldr	r3, [r7, #4]
 800e59e:	2201      	movs	r2, #1
 800e5a0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800e5a4:	687b      	ldr	r3, [r7, #4]
 800e5a6:	2200      	movs	r2, #0
 800e5a8:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 800e5aa:	6878      	ldr	r0, [r7, #4]
 800e5ac:	f000 f814 	bl	800e5d8 <HAL_SD_AbortCallback>
}
 800e5b0:	e7ff      	b.n	800e5b2 <HAL_SD_IRQHandler+0x2fa>
 800e5b2:	bf00      	nop
 800e5b4:	3710      	adds	r7, #16
 800e5b6:	46bd      	mov	sp, r7
 800e5b8:	bd80      	pop	{r7, pc}
 800e5ba:	bf00      	nop
 800e5bc:	0800ec05 	.word	0x0800ec05
 800e5c0:	0800ec73 	.word	0x0800ec73

0800e5c4 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 800e5c4:	b480      	push	{r7}
 800e5c6:	b083      	sub	sp, #12
 800e5c8:	af00      	add	r7, sp, #0
 800e5ca:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 800e5cc:	bf00      	nop
 800e5ce:	370c      	adds	r7, #12
 800e5d0:	46bd      	mov	sp, r7
 800e5d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5d6:	4770      	bx	lr

0800e5d8 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 800e5d8:	b480      	push	{r7}
 800e5da:	b083      	sub	sp, #12
 800e5dc:	af00      	add	r7, sp, #0
 800e5de:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_AbortCallback can be implemented in the user file
   */
}
 800e5e0:	bf00      	nop
 800e5e2:	370c      	adds	r7, #12
 800e5e4:	46bd      	mov	sp, r7
 800e5e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5ea:	4770      	bx	lr

0800e5ec <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800e5ec:	b480      	push	{r7}
 800e5ee:	b083      	sub	sp, #12
 800e5f0:	af00      	add	r7, sp, #0
 800e5f2:	6078      	str	r0, [r7, #4]
 800e5f4:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800e5f6:	687b      	ldr	r3, [r7, #4]
 800e5f8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e5fa:	0f9b      	lsrs	r3, r3, #30
 800e5fc:	b2da      	uxtb	r2, r3
 800e5fe:	683b      	ldr	r3, [r7, #0]
 800e600:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800e602:	687b      	ldr	r3, [r7, #4]
 800e604:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e606:	0e9b      	lsrs	r3, r3, #26
 800e608:	b2db      	uxtb	r3, r3
 800e60a:	f003 030f 	and.w	r3, r3, #15
 800e60e:	b2da      	uxtb	r2, r3
 800e610:	683b      	ldr	r3, [r7, #0]
 800e612:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800e614:	687b      	ldr	r3, [r7, #4]
 800e616:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e618:	0e1b      	lsrs	r3, r3, #24
 800e61a:	b2db      	uxtb	r3, r3
 800e61c:	f003 0303 	and.w	r3, r3, #3
 800e620:	b2da      	uxtb	r2, r3
 800e622:	683b      	ldr	r3, [r7, #0]
 800e624:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800e626:	687b      	ldr	r3, [r7, #4]
 800e628:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e62a:	0c1b      	lsrs	r3, r3, #16
 800e62c:	b2da      	uxtb	r2, r3
 800e62e:	683b      	ldr	r3, [r7, #0]
 800e630:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800e632:	687b      	ldr	r3, [r7, #4]
 800e634:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e636:	0a1b      	lsrs	r3, r3, #8
 800e638:	b2da      	uxtb	r2, r3
 800e63a:	683b      	ldr	r3, [r7, #0]
 800e63c:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800e63e:	687b      	ldr	r3, [r7, #4]
 800e640:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e642:	b2da      	uxtb	r2, r3
 800e644:	683b      	ldr	r3, [r7, #0]
 800e646:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800e648:	687b      	ldr	r3, [r7, #4]
 800e64a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800e64c:	0d1b      	lsrs	r3, r3, #20
 800e64e:	b29a      	uxth	r2, r3
 800e650:	683b      	ldr	r3, [r7, #0]
 800e652:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800e654:	687b      	ldr	r3, [r7, #4]
 800e656:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800e658:	0c1b      	lsrs	r3, r3, #16
 800e65a:	b2db      	uxtb	r3, r3
 800e65c:	f003 030f 	and.w	r3, r3, #15
 800e660:	b2da      	uxtb	r2, r3
 800e662:	683b      	ldr	r3, [r7, #0]
 800e664:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800e666:	687b      	ldr	r3, [r7, #4]
 800e668:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800e66a:	0bdb      	lsrs	r3, r3, #15
 800e66c:	b2db      	uxtb	r3, r3
 800e66e:	f003 0301 	and.w	r3, r3, #1
 800e672:	b2da      	uxtb	r2, r3
 800e674:	683b      	ldr	r3, [r7, #0]
 800e676:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800e678:	687b      	ldr	r3, [r7, #4]
 800e67a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800e67c:	0b9b      	lsrs	r3, r3, #14
 800e67e:	b2db      	uxtb	r3, r3
 800e680:	f003 0301 	and.w	r3, r3, #1
 800e684:	b2da      	uxtb	r2, r3
 800e686:	683b      	ldr	r3, [r7, #0]
 800e688:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800e68a:	687b      	ldr	r3, [r7, #4]
 800e68c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800e68e:	0b5b      	lsrs	r3, r3, #13
 800e690:	b2db      	uxtb	r3, r3
 800e692:	f003 0301 	and.w	r3, r3, #1
 800e696:	b2da      	uxtb	r2, r3
 800e698:	683b      	ldr	r3, [r7, #0]
 800e69a:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800e69c:	687b      	ldr	r3, [r7, #4]
 800e69e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800e6a0:	0b1b      	lsrs	r3, r3, #12
 800e6a2:	b2db      	uxtb	r3, r3
 800e6a4:	f003 0301 	and.w	r3, r3, #1
 800e6a8:	b2da      	uxtb	r2, r3
 800e6aa:	683b      	ldr	r3, [r7, #0]
 800e6ac:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800e6ae:	683b      	ldr	r3, [r7, #0]
 800e6b0:	2200      	movs	r2, #0
 800e6b2:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 800e6b4:	687b      	ldr	r3, [r7, #4]
 800e6b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e6b8:	2b00      	cmp	r3, #0
 800e6ba:	d163      	bne.n	800e784 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800e6bc:	687b      	ldr	r3, [r7, #4]
 800e6be:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800e6c0:	009a      	lsls	r2, r3, #2
 800e6c2:	f640 73fc 	movw	r3, #4092	; 0xffc
 800e6c6:	4013      	ands	r3, r2
 800e6c8:	687a      	ldr	r2, [r7, #4]
 800e6ca:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800e6cc:	0f92      	lsrs	r2, r2, #30
 800e6ce:	431a      	orrs	r2, r3
 800e6d0:	683b      	ldr	r3, [r7, #0]
 800e6d2:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800e6d4:	687b      	ldr	r3, [r7, #4]
 800e6d6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e6d8:	0edb      	lsrs	r3, r3, #27
 800e6da:	b2db      	uxtb	r3, r3
 800e6dc:	f003 0307 	and.w	r3, r3, #7
 800e6e0:	b2da      	uxtb	r2, r3
 800e6e2:	683b      	ldr	r3, [r7, #0]
 800e6e4:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800e6e6:	687b      	ldr	r3, [r7, #4]
 800e6e8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e6ea:	0e1b      	lsrs	r3, r3, #24
 800e6ec:	b2db      	uxtb	r3, r3
 800e6ee:	f003 0307 	and.w	r3, r3, #7
 800e6f2:	b2da      	uxtb	r2, r3
 800e6f4:	683b      	ldr	r3, [r7, #0]
 800e6f6:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800e6f8:	687b      	ldr	r3, [r7, #4]
 800e6fa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e6fc:	0d5b      	lsrs	r3, r3, #21
 800e6fe:	b2db      	uxtb	r3, r3
 800e700:	f003 0307 	and.w	r3, r3, #7
 800e704:	b2da      	uxtb	r2, r3
 800e706:	683b      	ldr	r3, [r7, #0]
 800e708:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800e70a:	687b      	ldr	r3, [r7, #4]
 800e70c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e70e:	0c9b      	lsrs	r3, r3, #18
 800e710:	b2db      	uxtb	r3, r3
 800e712:	f003 0307 	and.w	r3, r3, #7
 800e716:	b2da      	uxtb	r2, r3
 800e718:	683b      	ldr	r3, [r7, #0]
 800e71a:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800e71c:	687b      	ldr	r3, [r7, #4]
 800e71e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e720:	0bdb      	lsrs	r3, r3, #15
 800e722:	b2db      	uxtb	r3, r3
 800e724:	f003 0307 	and.w	r3, r3, #7
 800e728:	b2da      	uxtb	r2, r3
 800e72a:	683b      	ldr	r3, [r7, #0]
 800e72c:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800e72e:	683b      	ldr	r3, [r7, #0]
 800e730:	691b      	ldr	r3, [r3, #16]
 800e732:	1c5a      	adds	r2, r3, #1
 800e734:	687b      	ldr	r3, [r7, #4]
 800e736:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800e738:	683b      	ldr	r3, [r7, #0]
 800e73a:	7e1b      	ldrb	r3, [r3, #24]
 800e73c:	b2db      	uxtb	r3, r3
 800e73e:	f003 0307 	and.w	r3, r3, #7
 800e742:	3302      	adds	r3, #2
 800e744:	2201      	movs	r2, #1
 800e746:	fa02 f303 	lsl.w	r3, r2, r3
 800e74a:	687a      	ldr	r2, [r7, #4]
 800e74c:	6d52      	ldr	r2, [r2, #84]	; 0x54
 800e74e:	fb03 f202 	mul.w	r2, r3, r2
 800e752:	687b      	ldr	r3, [r7, #4]
 800e754:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800e756:	683b      	ldr	r3, [r7, #0]
 800e758:	7a1b      	ldrb	r3, [r3, #8]
 800e75a:	b2db      	uxtb	r3, r3
 800e75c:	f003 030f 	and.w	r3, r3, #15
 800e760:	2201      	movs	r2, #1
 800e762:	409a      	lsls	r2, r3
 800e764:	687b      	ldr	r3, [r7, #4]
 800e766:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800e768:	687b      	ldr	r3, [r7, #4]
 800e76a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e76c:	687a      	ldr	r2, [r7, #4]
 800e76e:	6d92      	ldr	r2, [r2, #88]	; 0x58
 800e770:	0a52      	lsrs	r2, r2, #9
 800e772:	fb03 f202 	mul.w	r2, r3, r2
 800e776:	687b      	ldr	r3, [r7, #4]
 800e778:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800e77a:	687b      	ldr	r3, [r7, #4]
 800e77c:	f44f 7200 	mov.w	r2, #512	; 0x200
 800e780:	661a      	str	r2, [r3, #96]	; 0x60
 800e782:	e031      	b.n	800e7e8 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800e784:	687b      	ldr	r3, [r7, #4]
 800e786:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e788:	2b01      	cmp	r3, #1
 800e78a:	d11d      	bne.n	800e7c8 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800e78c:	687b      	ldr	r3, [r7, #4]
 800e78e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800e790:	041b      	lsls	r3, r3, #16
 800e792:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 800e796:	687b      	ldr	r3, [r7, #4]
 800e798:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e79a:	0c1b      	lsrs	r3, r3, #16
 800e79c:	431a      	orrs	r2, r3
 800e79e:	683b      	ldr	r3, [r7, #0]
 800e7a0:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800e7a2:	683b      	ldr	r3, [r7, #0]
 800e7a4:	691b      	ldr	r3, [r3, #16]
 800e7a6:	3301      	adds	r3, #1
 800e7a8:	029a      	lsls	r2, r3, #10
 800e7aa:	687b      	ldr	r3, [r7, #4]
 800e7ac:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800e7ae:	687b      	ldr	r3, [r7, #4]
 800e7b0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800e7b2:	687b      	ldr	r3, [r7, #4]
 800e7b4:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 800e7b6:	687b      	ldr	r3, [r7, #4]
 800e7b8:	f44f 7200 	mov.w	r2, #512	; 0x200
 800e7bc:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800e7be:	687b      	ldr	r3, [r7, #4]
 800e7c0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800e7c2:	687b      	ldr	r3, [r7, #4]
 800e7c4:	661a      	str	r2, [r3, #96]	; 0x60
 800e7c6:	e00f      	b.n	800e7e8 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800e7c8:	687b      	ldr	r3, [r7, #4]
 800e7ca:	681b      	ldr	r3, [r3, #0]
 800e7cc:	4a58      	ldr	r2, [pc, #352]	; (800e930 <HAL_SD_GetCardCSD+0x344>)
 800e7ce:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800e7d0:	687b      	ldr	r3, [r7, #4]
 800e7d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e7d4:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800e7d8:	687b      	ldr	r3, [r7, #4]
 800e7da:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800e7dc:	687b      	ldr	r3, [r7, #4]
 800e7de:	2201      	movs	r2, #1
 800e7e0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800e7e4:	2301      	movs	r3, #1
 800e7e6:	e09d      	b.n	800e924 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800e7e8:	687b      	ldr	r3, [r7, #4]
 800e7ea:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e7ec:	0b9b      	lsrs	r3, r3, #14
 800e7ee:	b2db      	uxtb	r3, r3
 800e7f0:	f003 0301 	and.w	r3, r3, #1
 800e7f4:	b2da      	uxtb	r2, r3
 800e7f6:	683b      	ldr	r3, [r7, #0]
 800e7f8:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800e7fa:	687b      	ldr	r3, [r7, #4]
 800e7fc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e7fe:	09db      	lsrs	r3, r3, #7
 800e800:	b2db      	uxtb	r3, r3
 800e802:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e806:	b2da      	uxtb	r2, r3
 800e808:	683b      	ldr	r3, [r7, #0]
 800e80a:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800e80c:	687b      	ldr	r3, [r7, #4]
 800e80e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e810:	b2db      	uxtb	r3, r3
 800e812:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e816:	b2da      	uxtb	r2, r3
 800e818:	683b      	ldr	r3, [r7, #0]
 800e81a:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800e81c:	687b      	ldr	r3, [r7, #4]
 800e81e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e820:	0fdb      	lsrs	r3, r3, #31
 800e822:	b2da      	uxtb	r2, r3
 800e824:	683b      	ldr	r3, [r7, #0]
 800e826:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800e828:	687b      	ldr	r3, [r7, #4]
 800e82a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e82c:	0f5b      	lsrs	r3, r3, #29
 800e82e:	b2db      	uxtb	r3, r3
 800e830:	f003 0303 	and.w	r3, r3, #3
 800e834:	b2da      	uxtb	r2, r3
 800e836:	683b      	ldr	r3, [r7, #0]
 800e838:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800e83a:	687b      	ldr	r3, [r7, #4]
 800e83c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e83e:	0e9b      	lsrs	r3, r3, #26
 800e840:	b2db      	uxtb	r3, r3
 800e842:	f003 0307 	and.w	r3, r3, #7
 800e846:	b2da      	uxtb	r2, r3
 800e848:	683b      	ldr	r3, [r7, #0]
 800e84a:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800e84c:	687b      	ldr	r3, [r7, #4]
 800e84e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e850:	0d9b      	lsrs	r3, r3, #22
 800e852:	b2db      	uxtb	r3, r3
 800e854:	f003 030f 	and.w	r3, r3, #15
 800e858:	b2da      	uxtb	r2, r3
 800e85a:	683b      	ldr	r3, [r7, #0]
 800e85c:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800e85e:	687b      	ldr	r3, [r7, #4]
 800e860:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e862:	0d5b      	lsrs	r3, r3, #21
 800e864:	b2db      	uxtb	r3, r3
 800e866:	f003 0301 	and.w	r3, r3, #1
 800e86a:	b2da      	uxtb	r2, r3
 800e86c:	683b      	ldr	r3, [r7, #0]
 800e86e:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800e872:	683b      	ldr	r3, [r7, #0]
 800e874:	2200      	movs	r2, #0
 800e876:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800e87a:	687b      	ldr	r3, [r7, #4]
 800e87c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e87e:	0c1b      	lsrs	r3, r3, #16
 800e880:	b2db      	uxtb	r3, r3
 800e882:	f003 0301 	and.w	r3, r3, #1
 800e886:	b2da      	uxtb	r2, r3
 800e888:	683b      	ldr	r3, [r7, #0]
 800e88a:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800e88e:	687b      	ldr	r3, [r7, #4]
 800e890:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e892:	0bdb      	lsrs	r3, r3, #15
 800e894:	b2db      	uxtb	r3, r3
 800e896:	f003 0301 	and.w	r3, r3, #1
 800e89a:	b2da      	uxtb	r2, r3
 800e89c:	683b      	ldr	r3, [r7, #0]
 800e89e:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800e8a2:	687b      	ldr	r3, [r7, #4]
 800e8a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e8a6:	0b9b      	lsrs	r3, r3, #14
 800e8a8:	b2db      	uxtb	r3, r3
 800e8aa:	f003 0301 	and.w	r3, r3, #1
 800e8ae:	b2da      	uxtb	r2, r3
 800e8b0:	683b      	ldr	r3, [r7, #0]
 800e8b2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800e8b6:	687b      	ldr	r3, [r7, #4]
 800e8b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e8ba:	0b5b      	lsrs	r3, r3, #13
 800e8bc:	b2db      	uxtb	r3, r3
 800e8be:	f003 0301 	and.w	r3, r3, #1
 800e8c2:	b2da      	uxtb	r2, r3
 800e8c4:	683b      	ldr	r3, [r7, #0]
 800e8c6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800e8ca:	687b      	ldr	r3, [r7, #4]
 800e8cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e8ce:	0b1b      	lsrs	r3, r3, #12
 800e8d0:	b2db      	uxtb	r3, r3
 800e8d2:	f003 0301 	and.w	r3, r3, #1
 800e8d6:	b2da      	uxtb	r2, r3
 800e8d8:	683b      	ldr	r3, [r7, #0]
 800e8da:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800e8de:	687b      	ldr	r3, [r7, #4]
 800e8e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e8e2:	0a9b      	lsrs	r3, r3, #10
 800e8e4:	b2db      	uxtb	r3, r3
 800e8e6:	f003 0303 	and.w	r3, r3, #3
 800e8ea:	b2da      	uxtb	r2, r3
 800e8ec:	683b      	ldr	r3, [r7, #0]
 800e8ee:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800e8f2:	687b      	ldr	r3, [r7, #4]
 800e8f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e8f6:	0a1b      	lsrs	r3, r3, #8
 800e8f8:	b2db      	uxtb	r3, r3
 800e8fa:	f003 0303 	and.w	r3, r3, #3
 800e8fe:	b2da      	uxtb	r2, r3
 800e900:	683b      	ldr	r3, [r7, #0]
 800e902:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800e906:	687b      	ldr	r3, [r7, #4]
 800e908:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e90a:	085b      	lsrs	r3, r3, #1
 800e90c:	b2db      	uxtb	r3, r3
 800e90e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e912:	b2da      	uxtb	r2, r3
 800e914:	683b      	ldr	r3, [r7, #0]
 800e916:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 800e91a:	683b      	ldr	r3, [r7, #0]
 800e91c:	2201      	movs	r2, #1
 800e91e:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 800e922:	2300      	movs	r3, #0
}
 800e924:	4618      	mov	r0, r3
 800e926:	370c      	adds	r7, #12
 800e928:	46bd      	mov	sp, r7
 800e92a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e92e:	4770      	bx	lr
 800e930:	004005ff 	.word	0x004005ff

0800e934 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 800e934:	b480      	push	{r7}
 800e936:	b083      	sub	sp, #12
 800e938:	af00      	add	r7, sp, #0
 800e93a:	6078      	str	r0, [r7, #4]
 800e93c:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800e93e:	687b      	ldr	r3, [r7, #4]
 800e940:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800e942:	683b      	ldr	r3, [r7, #0]
 800e944:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800e946:	687b      	ldr	r3, [r7, #4]
 800e948:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800e94a:	683b      	ldr	r3, [r7, #0]
 800e94c:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800e94e:	687b      	ldr	r3, [r7, #4]
 800e950:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800e952:	683b      	ldr	r3, [r7, #0]
 800e954:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800e956:	687b      	ldr	r3, [r7, #4]
 800e958:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800e95a:	683b      	ldr	r3, [r7, #0]
 800e95c:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800e95e:	687b      	ldr	r3, [r7, #4]
 800e960:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800e962:	683b      	ldr	r3, [r7, #0]
 800e964:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800e966:	687b      	ldr	r3, [r7, #4]
 800e968:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800e96a:	683b      	ldr	r3, [r7, #0]
 800e96c:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800e96e:	687b      	ldr	r3, [r7, #4]
 800e970:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800e972:	683b      	ldr	r3, [r7, #0]
 800e974:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800e976:	687b      	ldr	r3, [r7, #4]
 800e978:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800e97a:	683b      	ldr	r3, [r7, #0]
 800e97c:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800e97e:	2300      	movs	r3, #0
}
 800e980:	4618      	mov	r0, r3
 800e982:	370c      	adds	r7, #12
 800e984:	46bd      	mov	sp, r7
 800e986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e98a:	4770      	bx	lr

0800e98c <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 800e98c:	b5b0      	push	{r4, r5, r7, lr}
 800e98e:	b08e      	sub	sp, #56	; 0x38
 800e990:	af04      	add	r7, sp, #16
 800e992:	6078      	str	r0, [r7, #4]
 800e994:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800e996:	687b      	ldr	r3, [r7, #4]
 800e998:	2203      	movs	r2, #3
 800e99a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 800e99e:	687b      	ldr	r3, [r7, #4]
 800e9a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e9a2:	2b03      	cmp	r3, #3
 800e9a4:	d02e      	beq.n	800ea04 <HAL_SD_ConfigWideBusOperation+0x78>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 800e9a6:	683b      	ldr	r3, [r7, #0]
 800e9a8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e9ac:	d106      	bne.n	800e9bc <HAL_SD_ConfigWideBusOperation+0x30>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800e9ae:	687b      	ldr	r3, [r7, #4]
 800e9b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e9b2:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800e9b6:	687b      	ldr	r3, [r7, #4]
 800e9b8:	639a      	str	r2, [r3, #56]	; 0x38
 800e9ba:	e029      	b.n	800ea10 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 800e9bc:	683b      	ldr	r3, [r7, #0]
 800e9be:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e9c2:	d10a      	bne.n	800e9da <HAL_SD_ConfigWideBusOperation+0x4e>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800e9c4:	6878      	ldr	r0, [r7, #4]
 800e9c6:	f000 fb0f 	bl	800efe8 <SD_WideBus_Enable>
 800e9ca:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 800e9cc:	687b      	ldr	r3, [r7, #4]
 800e9ce:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e9d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e9d2:	431a      	orrs	r2, r3
 800e9d4:	687b      	ldr	r3, [r7, #4]
 800e9d6:	639a      	str	r2, [r3, #56]	; 0x38
 800e9d8:	e01a      	b.n	800ea10 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 800e9da:	683b      	ldr	r3, [r7, #0]
 800e9dc:	2b00      	cmp	r3, #0
 800e9de:	d10a      	bne.n	800e9f6 <HAL_SD_ConfigWideBusOperation+0x6a>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800e9e0:	6878      	ldr	r0, [r7, #4]
 800e9e2:	f000 fb4c 	bl	800f07e <SD_WideBus_Disable>
 800e9e6:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 800e9e8:	687b      	ldr	r3, [r7, #4]
 800e9ea:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e9ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e9ee:	431a      	orrs	r2, r3
 800e9f0:	687b      	ldr	r3, [r7, #4]
 800e9f2:	639a      	str	r2, [r3, #56]	; 0x38
 800e9f4:	e00c      	b.n	800ea10 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800e9f6:	687b      	ldr	r3, [r7, #4]
 800e9f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e9fa:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800e9fe:	687b      	ldr	r3, [r7, #4]
 800ea00:	639a      	str	r2, [r3, #56]	; 0x38
 800ea02:	e005      	b.n	800ea10 <HAL_SD_ConfigWideBusOperation+0x84>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800ea04:	687b      	ldr	r3, [r7, #4]
 800ea06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ea08:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800ea0c:	687b      	ldr	r3, [r7, #4]
 800ea0e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800ea10:	687b      	ldr	r3, [r7, #4]
 800ea12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ea14:	2b00      	cmp	r3, #0
 800ea16:	d009      	beq.n	800ea2c <HAL_SD_ConfigWideBusOperation+0xa0>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800ea18:	687b      	ldr	r3, [r7, #4]
 800ea1a:	681b      	ldr	r3, [r3, #0]
 800ea1c:	4a18      	ldr	r2, [pc, #96]	; (800ea80 <HAL_SD_ConfigWideBusOperation+0xf4>)
 800ea1e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800ea20:	687b      	ldr	r3, [r7, #4]
 800ea22:	2201      	movs	r2, #1
 800ea24:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800ea28:	2301      	movs	r3, #1
 800ea2a:	e024      	b.n	800ea76 <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 800ea2c:	687b      	ldr	r3, [r7, #4]
 800ea2e:	685b      	ldr	r3, [r3, #4]
 800ea30:	60fb      	str	r3, [r7, #12]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 800ea32:	687b      	ldr	r3, [r7, #4]
 800ea34:	689b      	ldr	r3, [r3, #8]
 800ea36:	613b      	str	r3, [r7, #16]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800ea38:	687b      	ldr	r3, [r7, #4]
 800ea3a:	68db      	ldr	r3, [r3, #12]
 800ea3c:	617b      	str	r3, [r7, #20]
    Init.BusWide             = WideMode;
 800ea3e:	683b      	ldr	r3, [r7, #0]
 800ea40:	61bb      	str	r3, [r7, #24]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800ea42:	687b      	ldr	r3, [r7, #4]
 800ea44:	695b      	ldr	r3, [r3, #20]
 800ea46:	61fb      	str	r3, [r7, #28]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 800ea48:	687b      	ldr	r3, [r7, #4]
 800ea4a:	699b      	ldr	r3, [r3, #24]
 800ea4c:	623b      	str	r3, [r7, #32]
    (void)SDIO_Init(hsd->Instance, Init);
 800ea4e:	687b      	ldr	r3, [r7, #4]
 800ea50:	681d      	ldr	r5, [r3, #0]
 800ea52:	466c      	mov	r4, sp
 800ea54:	f107 0318 	add.w	r3, r7, #24
 800ea58:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800ea5c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800ea60:	f107 030c 	add.w	r3, r7, #12
 800ea64:	cb0e      	ldmia	r3, {r1, r2, r3}
 800ea66:	4628      	mov	r0, r5
 800ea68:	f003 f9a6 	bl	8011db8 <SDIO_Init>
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800ea6c:	687b      	ldr	r3, [r7, #4]
 800ea6e:	2201      	movs	r2, #1
 800ea70:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800ea74:	2300      	movs	r3, #0
}
 800ea76:	4618      	mov	r0, r3
 800ea78:	3728      	adds	r7, #40	; 0x28
 800ea7a:	46bd      	mov	sp, r7
 800ea7c:	bdb0      	pop	{r4, r5, r7, pc}
 800ea7e:	bf00      	nop
 800ea80:	004005ff 	.word	0x004005ff

0800ea84 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800ea84:	b580      	push	{r7, lr}
 800ea86:	b086      	sub	sp, #24
 800ea88:	af00      	add	r7, sp, #0
 800ea8a:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800ea8c:	2300      	movs	r3, #0
 800ea8e:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800ea90:	f107 030c 	add.w	r3, r7, #12
 800ea94:	4619      	mov	r1, r3
 800ea96:	6878      	ldr	r0, [r7, #4]
 800ea98:	f000 fa7e 	bl	800ef98 <SD_SendStatus>
 800ea9c:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800ea9e:	697b      	ldr	r3, [r7, #20]
 800eaa0:	2b00      	cmp	r3, #0
 800eaa2:	d005      	beq.n	800eab0 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800eaa4:	687b      	ldr	r3, [r7, #4]
 800eaa6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800eaa8:	697b      	ldr	r3, [r7, #20]
 800eaaa:	431a      	orrs	r2, r3
 800eaac:	687b      	ldr	r3, [r7, #4]
 800eaae:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800eab0:	68fb      	ldr	r3, [r7, #12]
 800eab2:	0a5b      	lsrs	r3, r3, #9
 800eab4:	f003 030f 	and.w	r3, r3, #15
 800eab8:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800eaba:	693b      	ldr	r3, [r7, #16]
}
 800eabc:	4618      	mov	r0, r3
 800eabe:	3718      	adds	r7, #24
 800eac0:	46bd      	mov	sp, r7
 800eac2:	bd80      	pop	{r7, pc}

0800eac4 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800eac4:	b480      	push	{r7}
 800eac6:	b085      	sub	sp, #20
 800eac8:	af00      	add	r7, sp, #0
 800eaca:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800eacc:	687b      	ldr	r3, [r7, #4]
 800eace:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ead0:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 800ead2:	68fb      	ldr	r3, [r7, #12]
 800ead4:	681b      	ldr	r3, [r3, #0]
 800ead6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800ead8:	68fb      	ldr	r3, [r7, #12]
 800eada:	681b      	ldr	r3, [r3, #0]
 800eadc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800eae0:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800eae2:	bf00      	nop
 800eae4:	3714      	adds	r7, #20
 800eae6:	46bd      	mov	sp, r7
 800eae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eaec:	4770      	bx	lr

0800eaee <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800eaee:	b580      	push	{r7, lr}
 800eaf0:	b084      	sub	sp, #16
 800eaf2:	af00      	add	r7, sp, #0
 800eaf4:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800eaf6:	687b      	ldr	r3, [r7, #4]
 800eaf8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800eafa:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 800eafc:	68fb      	ldr	r3, [r7, #12]
 800eafe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800eb00:	2b82      	cmp	r3, #130	; 0x82
 800eb02:	d111      	bne.n	800eb28 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800eb04:	68fb      	ldr	r3, [r7, #12]
 800eb06:	681b      	ldr	r3, [r3, #0]
 800eb08:	4618      	mov	r0, r3
 800eb0a:	f003 fadb 	bl	80120c4 <SDMMC_CmdStopTransfer>
 800eb0e:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 800eb10:	68bb      	ldr	r3, [r7, #8]
 800eb12:	2b00      	cmp	r3, #0
 800eb14:	d008      	beq.n	800eb28 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 800eb16:	68fb      	ldr	r3, [r7, #12]
 800eb18:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800eb1a:	68bb      	ldr	r3, [r7, #8]
 800eb1c:	431a      	orrs	r2, r3
 800eb1e:	68fb      	ldr	r3, [r7, #12]
 800eb20:	639a      	str	r2, [r3, #56]	; 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 800eb22:	68f8      	ldr	r0, [r7, #12]
 800eb24:	f7ff fd4e 	bl	800e5c4 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 800eb28:	68fb      	ldr	r3, [r7, #12]
 800eb2a:	681b      	ldr	r3, [r3, #0]
 800eb2c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800eb2e:	68fb      	ldr	r3, [r7, #12]
 800eb30:	681b      	ldr	r3, [r3, #0]
 800eb32:	f022 0208 	bic.w	r2, r2, #8
 800eb36:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800eb38:	68fb      	ldr	r3, [r7, #12]
 800eb3a:	681b      	ldr	r3, [r3, #0]
 800eb3c:	f240 523a 	movw	r2, #1338	; 0x53a
 800eb40:	639a      	str	r2, [r3, #56]	; 0x38

  hsd->State = HAL_SD_STATE_READY;
 800eb42:	68fb      	ldr	r3, [r7, #12]
 800eb44:	2201      	movs	r2, #1
 800eb46:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800eb4a:	68fb      	ldr	r3, [r7, #12]
 800eb4c:	2200      	movs	r2, #0
 800eb4e:	631a      	str	r2, [r3, #48]	; 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 800eb50:	68f8      	ldr	r0, [r7, #12]
 800eb52:	f7f6 fb21 	bl	8005198 <HAL_SD_RxCpltCallback>
#endif
}
 800eb56:	bf00      	nop
 800eb58:	3710      	adds	r7, #16
 800eb5a:	46bd      	mov	sp, r7
 800eb5c:	bd80      	pop	{r7, pc}
	...

0800eb60 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 800eb60:	b580      	push	{r7, lr}
 800eb62:	b086      	sub	sp, #24
 800eb64:	af00      	add	r7, sp, #0
 800eb66:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800eb68:	687b      	ldr	r3, [r7, #4]
 800eb6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800eb6c:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800eb6e:	6878      	ldr	r0, [r7, #4]
 800eb70:	f7fe f94a 	bl	800ce08 <HAL_DMA_GetError>
 800eb74:	4603      	mov	r3, r0
 800eb76:	2b02      	cmp	r3, #2
 800eb78:	d03e      	beq.n	800ebf8 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 800eb7a:	697b      	ldr	r3, [r7, #20]
 800eb7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800eb7e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800eb80:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 800eb82:	697b      	ldr	r3, [r7, #20]
 800eb84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800eb86:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800eb88:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 800eb8a:	693b      	ldr	r3, [r7, #16]
 800eb8c:	2b01      	cmp	r3, #1
 800eb8e:	d002      	beq.n	800eb96 <SD_DMAError+0x36>
 800eb90:	68fb      	ldr	r3, [r7, #12]
 800eb92:	2b01      	cmp	r3, #1
 800eb94:	d12d      	bne.n	800ebf2 <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800eb96:	697b      	ldr	r3, [r7, #20]
 800eb98:	681b      	ldr	r3, [r3, #0]
 800eb9a:	4a19      	ldr	r2, [pc, #100]	; (800ec00 <SD_DMAError+0xa0>)
 800eb9c:	639a      	str	r2, [r3, #56]	; 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800eb9e:	697b      	ldr	r3, [r7, #20]
 800eba0:	681b      	ldr	r3, [r3, #0]
 800eba2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800eba4:	697b      	ldr	r3, [r7, #20]
 800eba6:	681b      	ldr	r3, [r3, #0]
 800eba8:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 800ebac:	63da      	str	r2, [r3, #60]	; 0x3c
        SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800ebae:	697b      	ldr	r3, [r7, #20]
 800ebb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ebb2:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800ebb6:	697b      	ldr	r3, [r7, #20]
 800ebb8:	639a      	str	r2, [r3, #56]	; 0x38
      CardState = HAL_SD_GetCardState(hsd);
 800ebba:	6978      	ldr	r0, [r7, #20]
 800ebbc:	f7ff ff62 	bl	800ea84 <HAL_SD_GetCardState>
 800ebc0:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800ebc2:	68bb      	ldr	r3, [r7, #8]
 800ebc4:	2b06      	cmp	r3, #6
 800ebc6:	d002      	beq.n	800ebce <SD_DMAError+0x6e>
 800ebc8:	68bb      	ldr	r3, [r7, #8]
 800ebca:	2b05      	cmp	r3, #5
 800ebcc:	d10a      	bne.n	800ebe4 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800ebce:	697b      	ldr	r3, [r7, #20]
 800ebd0:	681b      	ldr	r3, [r3, #0]
 800ebd2:	4618      	mov	r0, r3
 800ebd4:	f003 fa76 	bl	80120c4 <SDMMC_CmdStopTransfer>
 800ebd8:	4602      	mov	r2, r0
 800ebda:	697b      	ldr	r3, [r7, #20]
 800ebdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ebde:	431a      	orrs	r2, r3
 800ebe0:	697b      	ldr	r3, [r7, #20]
 800ebe2:	639a      	str	r2, [r3, #56]	; 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 800ebe4:	697b      	ldr	r3, [r7, #20]
 800ebe6:	2201      	movs	r2, #1
 800ebe8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800ebec:	697b      	ldr	r3, [r7, #20]
 800ebee:	2200      	movs	r2, #0
 800ebf0:	631a      	str	r2, [r3, #48]	; 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 800ebf2:	6978      	ldr	r0, [r7, #20]
 800ebf4:	f7ff fce6 	bl	800e5c4 <HAL_SD_ErrorCallback>
#endif
  }
}
 800ebf8:	bf00      	nop
 800ebfa:	3718      	adds	r7, #24
 800ebfc:	46bd      	mov	sp, r7
 800ebfe:	bd80      	pop	{r7, pc}
 800ec00:	004005ff 	.word	0x004005ff

0800ec04 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 800ec04:	b580      	push	{r7, lr}
 800ec06:	b084      	sub	sp, #16
 800ec08:	af00      	add	r7, sp, #0
 800ec0a:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800ec0c:	687b      	ldr	r3, [r7, #4]
 800ec0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ec10:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800ec12:	68fb      	ldr	r3, [r7, #12]
 800ec14:	681b      	ldr	r3, [r3, #0]
 800ec16:	f240 523a 	movw	r2, #1338	; 0x53a
 800ec1a:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 800ec1c:	68f8      	ldr	r0, [r7, #12]
 800ec1e:	f7ff ff31 	bl	800ea84 <HAL_SD_GetCardState>
 800ec22:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800ec24:	68fb      	ldr	r3, [r7, #12]
 800ec26:	2201      	movs	r2, #1
 800ec28:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800ec2c:	68fb      	ldr	r3, [r7, #12]
 800ec2e:	2200      	movs	r2, #0
 800ec30:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800ec32:	68bb      	ldr	r3, [r7, #8]
 800ec34:	2b06      	cmp	r3, #6
 800ec36:	d002      	beq.n	800ec3e <SD_DMATxAbort+0x3a>
 800ec38:	68bb      	ldr	r3, [r7, #8]
 800ec3a:	2b05      	cmp	r3, #5
 800ec3c:	d10a      	bne.n	800ec54 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800ec3e:	68fb      	ldr	r3, [r7, #12]
 800ec40:	681b      	ldr	r3, [r3, #0]
 800ec42:	4618      	mov	r0, r3
 800ec44:	f003 fa3e 	bl	80120c4 <SDMMC_CmdStopTransfer>
 800ec48:	4602      	mov	r2, r0
 800ec4a:	68fb      	ldr	r3, [r7, #12]
 800ec4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ec4e:	431a      	orrs	r2, r3
 800ec50:	68fb      	ldr	r3, [r7, #12]
 800ec52:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800ec54:	68fb      	ldr	r3, [r7, #12]
 800ec56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ec58:	2b00      	cmp	r3, #0
 800ec5a:	d103      	bne.n	800ec64 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 800ec5c:	68f8      	ldr	r0, [r7, #12]
 800ec5e:	f7ff fcbb 	bl	800e5d8 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800ec62:	e002      	b.n	800ec6a <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800ec64:	68f8      	ldr	r0, [r7, #12]
 800ec66:	f7ff fcad 	bl	800e5c4 <HAL_SD_ErrorCallback>
}
 800ec6a:	bf00      	nop
 800ec6c:	3710      	adds	r7, #16
 800ec6e:	46bd      	mov	sp, r7
 800ec70:	bd80      	pop	{r7, pc}

0800ec72 <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 800ec72:	b580      	push	{r7, lr}
 800ec74:	b084      	sub	sp, #16
 800ec76:	af00      	add	r7, sp, #0
 800ec78:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800ec7a:	687b      	ldr	r3, [r7, #4]
 800ec7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ec7e:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800ec80:	68fb      	ldr	r3, [r7, #12]
 800ec82:	681b      	ldr	r3, [r3, #0]
 800ec84:	f240 523a 	movw	r2, #1338	; 0x53a
 800ec88:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 800ec8a:	68f8      	ldr	r0, [r7, #12]
 800ec8c:	f7ff fefa 	bl	800ea84 <HAL_SD_GetCardState>
 800ec90:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800ec92:	68fb      	ldr	r3, [r7, #12]
 800ec94:	2201      	movs	r2, #1
 800ec96:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800ec9a:	68fb      	ldr	r3, [r7, #12]
 800ec9c:	2200      	movs	r2, #0
 800ec9e:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800eca0:	68bb      	ldr	r3, [r7, #8]
 800eca2:	2b06      	cmp	r3, #6
 800eca4:	d002      	beq.n	800ecac <SD_DMARxAbort+0x3a>
 800eca6:	68bb      	ldr	r3, [r7, #8]
 800eca8:	2b05      	cmp	r3, #5
 800ecaa:	d10a      	bne.n	800ecc2 <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800ecac:	68fb      	ldr	r3, [r7, #12]
 800ecae:	681b      	ldr	r3, [r3, #0]
 800ecb0:	4618      	mov	r0, r3
 800ecb2:	f003 fa07 	bl	80120c4 <SDMMC_CmdStopTransfer>
 800ecb6:	4602      	mov	r2, r0
 800ecb8:	68fb      	ldr	r3, [r7, #12]
 800ecba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ecbc:	431a      	orrs	r2, r3
 800ecbe:	68fb      	ldr	r3, [r7, #12]
 800ecc0:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800ecc2:	68fb      	ldr	r3, [r7, #12]
 800ecc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ecc6:	2b00      	cmp	r3, #0
 800ecc8:	d103      	bne.n	800ecd2 <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 800ecca:	68f8      	ldr	r0, [r7, #12]
 800eccc:	f7ff fc84 	bl	800e5d8 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800ecd0:	e002      	b.n	800ecd8 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800ecd2:	68f8      	ldr	r0, [r7, #12]
 800ecd4:	f7ff fc76 	bl	800e5c4 <HAL_SD_ErrorCallback>
}
 800ecd8:	bf00      	nop
 800ecda:	3710      	adds	r7, #16
 800ecdc:	46bd      	mov	sp, r7
 800ecde:	bd80      	pop	{r7, pc}

0800ece0 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800ece0:	b5b0      	push	{r4, r5, r7, lr}
 800ece2:	b094      	sub	sp, #80	; 0x50
 800ece4:	af04      	add	r7, sp, #16
 800ece6:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 800ece8:	2301      	movs	r3, #1
 800ecea:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 800ecec:	687b      	ldr	r3, [r7, #4]
 800ecee:	681b      	ldr	r3, [r3, #0]
 800ecf0:	4618      	mov	r0, r3
 800ecf2:	f003 f8b9 	bl	8011e68 <SDIO_GetPowerState>
 800ecf6:	4603      	mov	r3, r0
 800ecf8:	2b00      	cmp	r3, #0
 800ecfa:	d102      	bne.n	800ed02 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800ecfc:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800ed00:	e0b8      	b.n	800ee74 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800ed02:	687b      	ldr	r3, [r7, #4]
 800ed04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ed06:	2b03      	cmp	r3, #3
 800ed08:	d02f      	beq.n	800ed6a <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800ed0a:	687b      	ldr	r3, [r7, #4]
 800ed0c:	681b      	ldr	r3, [r3, #0]
 800ed0e:	4618      	mov	r0, r3
 800ed10:	f003 fae2 	bl	80122d8 <SDMMC_CmdSendCID>
 800ed14:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800ed16:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ed18:	2b00      	cmp	r3, #0
 800ed1a:	d001      	beq.n	800ed20 <SD_InitCard+0x40>
    {
      return errorstate;
 800ed1c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ed1e:	e0a9      	b.n	800ee74 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800ed20:	687b      	ldr	r3, [r7, #4]
 800ed22:	681b      	ldr	r3, [r3, #0]
 800ed24:	2100      	movs	r1, #0
 800ed26:	4618      	mov	r0, r3
 800ed28:	f003 f8e3 	bl	8011ef2 <SDIO_GetResponse>
 800ed2c:	4602      	mov	r2, r0
 800ed2e:	687b      	ldr	r3, [r7, #4]
 800ed30:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800ed32:	687b      	ldr	r3, [r7, #4]
 800ed34:	681b      	ldr	r3, [r3, #0]
 800ed36:	2104      	movs	r1, #4
 800ed38:	4618      	mov	r0, r3
 800ed3a:	f003 f8da 	bl	8011ef2 <SDIO_GetResponse>
 800ed3e:	4602      	mov	r2, r0
 800ed40:	687b      	ldr	r3, [r7, #4]
 800ed42:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800ed44:	687b      	ldr	r3, [r7, #4]
 800ed46:	681b      	ldr	r3, [r3, #0]
 800ed48:	2108      	movs	r1, #8
 800ed4a:	4618      	mov	r0, r3
 800ed4c:	f003 f8d1 	bl	8011ef2 <SDIO_GetResponse>
 800ed50:	4602      	mov	r2, r0
 800ed52:	687b      	ldr	r3, [r7, #4]
 800ed54:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800ed56:	687b      	ldr	r3, [r7, #4]
 800ed58:	681b      	ldr	r3, [r3, #0]
 800ed5a:	210c      	movs	r1, #12
 800ed5c:	4618      	mov	r0, r3
 800ed5e:	f003 f8c8 	bl	8011ef2 <SDIO_GetResponse>
 800ed62:	4602      	mov	r2, r0
 800ed64:	687b      	ldr	r3, [r7, #4]
 800ed66:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800ed6a:	687b      	ldr	r3, [r7, #4]
 800ed6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ed6e:	2b03      	cmp	r3, #3
 800ed70:	d00d      	beq.n	800ed8e <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800ed72:	687b      	ldr	r3, [r7, #4]
 800ed74:	681b      	ldr	r3, [r3, #0]
 800ed76:	f107 020e 	add.w	r2, r7, #14
 800ed7a:	4611      	mov	r1, r2
 800ed7c:	4618      	mov	r0, r3
 800ed7e:	f003 fae8 	bl	8012352 <SDMMC_CmdSetRelAdd>
 800ed82:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800ed84:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ed86:	2b00      	cmp	r3, #0
 800ed88:	d001      	beq.n	800ed8e <SD_InitCard+0xae>
    {
      return errorstate;
 800ed8a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ed8c:	e072      	b.n	800ee74 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 800ed8e:	687b      	ldr	r3, [r7, #4]
 800ed90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ed92:	2b03      	cmp	r3, #3
 800ed94:	d036      	beq.n	800ee04 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800ed96:	89fb      	ldrh	r3, [r7, #14]
 800ed98:	461a      	mov	r2, r3
 800ed9a:	687b      	ldr	r3, [r7, #4]
 800ed9c:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800ed9e:	687b      	ldr	r3, [r7, #4]
 800eda0:	681a      	ldr	r2, [r3, #0]
 800eda2:	687b      	ldr	r3, [r7, #4]
 800eda4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800eda6:	041b      	lsls	r3, r3, #16
 800eda8:	4619      	mov	r1, r3
 800edaa:	4610      	mov	r0, r2
 800edac:	f003 fab2 	bl	8012314 <SDMMC_CmdSendCSD>
 800edb0:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800edb2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800edb4:	2b00      	cmp	r3, #0
 800edb6:	d001      	beq.n	800edbc <SD_InitCard+0xdc>
    {
      return errorstate;
 800edb8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800edba:	e05b      	b.n	800ee74 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800edbc:	687b      	ldr	r3, [r7, #4]
 800edbe:	681b      	ldr	r3, [r3, #0]
 800edc0:	2100      	movs	r1, #0
 800edc2:	4618      	mov	r0, r3
 800edc4:	f003 f895 	bl	8011ef2 <SDIO_GetResponse>
 800edc8:	4602      	mov	r2, r0
 800edca:	687b      	ldr	r3, [r7, #4]
 800edcc:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800edce:	687b      	ldr	r3, [r7, #4]
 800edd0:	681b      	ldr	r3, [r3, #0]
 800edd2:	2104      	movs	r1, #4
 800edd4:	4618      	mov	r0, r3
 800edd6:	f003 f88c 	bl	8011ef2 <SDIO_GetResponse>
 800edda:	4602      	mov	r2, r0
 800eddc:	687b      	ldr	r3, [r7, #4]
 800edde:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800ede0:	687b      	ldr	r3, [r7, #4]
 800ede2:	681b      	ldr	r3, [r3, #0]
 800ede4:	2108      	movs	r1, #8
 800ede6:	4618      	mov	r0, r3
 800ede8:	f003 f883 	bl	8011ef2 <SDIO_GetResponse>
 800edec:	4602      	mov	r2, r0
 800edee:	687b      	ldr	r3, [r7, #4]
 800edf0:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800edf2:	687b      	ldr	r3, [r7, #4]
 800edf4:	681b      	ldr	r3, [r3, #0]
 800edf6:	210c      	movs	r1, #12
 800edf8:	4618      	mov	r0, r3
 800edfa:	f003 f87a 	bl	8011ef2 <SDIO_GetResponse>
 800edfe:	4602      	mov	r2, r0
 800ee00:	687b      	ldr	r3, [r7, #4]
 800ee02:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 800ee04:	687b      	ldr	r3, [r7, #4]
 800ee06:	681b      	ldr	r3, [r3, #0]
 800ee08:	2104      	movs	r1, #4
 800ee0a:	4618      	mov	r0, r3
 800ee0c:	f003 f871 	bl	8011ef2 <SDIO_GetResponse>
 800ee10:	4603      	mov	r3, r0
 800ee12:	0d1a      	lsrs	r2, r3, #20
 800ee14:	687b      	ldr	r3, [r7, #4]
 800ee16:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800ee18:	f107 0310 	add.w	r3, r7, #16
 800ee1c:	4619      	mov	r1, r3
 800ee1e:	6878      	ldr	r0, [r7, #4]
 800ee20:	f7ff fbe4 	bl	800e5ec <HAL_SD_GetCardCSD>
 800ee24:	4603      	mov	r3, r0
 800ee26:	2b00      	cmp	r3, #0
 800ee28:	d002      	beq.n	800ee30 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800ee2a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800ee2e:	e021      	b.n	800ee74 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800ee30:	687b      	ldr	r3, [r7, #4]
 800ee32:	6819      	ldr	r1, [r3, #0]
 800ee34:	687b      	ldr	r3, [r7, #4]
 800ee36:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ee38:	041b      	lsls	r3, r3, #16
 800ee3a:	2200      	movs	r2, #0
 800ee3c:	461c      	mov	r4, r3
 800ee3e:	4615      	mov	r5, r2
 800ee40:	4622      	mov	r2, r4
 800ee42:	462b      	mov	r3, r5
 800ee44:	4608      	mov	r0, r1
 800ee46:	f003 f95f 	bl	8012108 <SDMMC_CmdSelDesel>
 800ee4a:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 800ee4c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ee4e:	2b00      	cmp	r3, #0
 800ee50:	d001      	beq.n	800ee56 <SD_InitCard+0x176>
  {
    return errorstate;
 800ee52:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ee54:	e00e      	b.n	800ee74 <SD_InitCard+0x194>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 800ee56:	687b      	ldr	r3, [r7, #4]
 800ee58:	681d      	ldr	r5, [r3, #0]
 800ee5a:	687b      	ldr	r3, [r7, #4]
 800ee5c:	466c      	mov	r4, sp
 800ee5e:	f103 0210 	add.w	r2, r3, #16
 800ee62:	ca07      	ldmia	r2, {r0, r1, r2}
 800ee64:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800ee68:	3304      	adds	r3, #4
 800ee6a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800ee6c:	4628      	mov	r0, r5
 800ee6e:	f002 ffa3 	bl	8011db8 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800ee72:	2300      	movs	r3, #0
}
 800ee74:	4618      	mov	r0, r3
 800ee76:	3740      	adds	r7, #64	; 0x40
 800ee78:	46bd      	mov	sp, r7
 800ee7a:	bdb0      	pop	{r4, r5, r7, pc}

0800ee7c <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800ee7c:	b580      	push	{r7, lr}
 800ee7e:	b086      	sub	sp, #24
 800ee80:	af00      	add	r7, sp, #0
 800ee82:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800ee84:	2300      	movs	r3, #0
 800ee86:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 800ee88:	2300      	movs	r3, #0
 800ee8a:	617b      	str	r3, [r7, #20]
 800ee8c:	2300      	movs	r3, #0
 800ee8e:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800ee90:	687b      	ldr	r3, [r7, #4]
 800ee92:	681b      	ldr	r3, [r3, #0]
 800ee94:	4618      	mov	r0, r3
 800ee96:	f003 f95a 	bl	801214e <SDMMC_CmdGoIdleState>
 800ee9a:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800ee9c:	68fb      	ldr	r3, [r7, #12]
 800ee9e:	2b00      	cmp	r3, #0
 800eea0:	d001      	beq.n	800eea6 <SD_PowerON+0x2a>
  {
    return errorstate;
 800eea2:	68fb      	ldr	r3, [r7, #12]
 800eea4:	e072      	b.n	800ef8c <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800eea6:	687b      	ldr	r3, [r7, #4]
 800eea8:	681b      	ldr	r3, [r3, #0]
 800eeaa:	4618      	mov	r0, r3
 800eeac:	f003 f96d 	bl	801218a <SDMMC_CmdOperCond>
 800eeb0:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800eeb2:	68fb      	ldr	r3, [r7, #12]
 800eeb4:	2b00      	cmp	r3, #0
 800eeb6:	d00d      	beq.n	800eed4 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800eeb8:	687b      	ldr	r3, [r7, #4]
 800eeba:	2200      	movs	r2, #0
 800eebc:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800eebe:	687b      	ldr	r3, [r7, #4]
 800eec0:	681b      	ldr	r3, [r3, #0]
 800eec2:	4618      	mov	r0, r3
 800eec4:	f003 f943 	bl	801214e <SDMMC_CmdGoIdleState>
 800eec8:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800eeca:	68fb      	ldr	r3, [r7, #12]
 800eecc:	2b00      	cmp	r3, #0
 800eece:	d004      	beq.n	800eeda <SD_PowerON+0x5e>
    {
      return errorstate;
 800eed0:	68fb      	ldr	r3, [r7, #12]
 800eed2:	e05b      	b.n	800ef8c <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800eed4:	687b      	ldr	r3, [r7, #4]
 800eed6:	2201      	movs	r2, #1
 800eed8:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 800eeda:	687b      	ldr	r3, [r7, #4]
 800eedc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800eede:	2b01      	cmp	r3, #1
 800eee0:	d137      	bne.n	800ef52 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800eee2:	687b      	ldr	r3, [r7, #4]
 800eee4:	681b      	ldr	r3, [r3, #0]
 800eee6:	2100      	movs	r1, #0
 800eee8:	4618      	mov	r0, r3
 800eeea:	f003 f96d 	bl	80121c8 <SDMMC_CmdAppCommand>
 800eeee:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800eef0:	68fb      	ldr	r3, [r7, #12]
 800eef2:	2b00      	cmp	r3, #0
 800eef4:	d02d      	beq.n	800ef52 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800eef6:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800eefa:	e047      	b.n	800ef8c <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800eefc:	687b      	ldr	r3, [r7, #4]
 800eefe:	681b      	ldr	r3, [r3, #0]
 800ef00:	2100      	movs	r1, #0
 800ef02:	4618      	mov	r0, r3
 800ef04:	f003 f960 	bl	80121c8 <SDMMC_CmdAppCommand>
 800ef08:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800ef0a:	68fb      	ldr	r3, [r7, #12]
 800ef0c:	2b00      	cmp	r3, #0
 800ef0e:	d001      	beq.n	800ef14 <SD_PowerON+0x98>
    {
      return errorstate;
 800ef10:	68fb      	ldr	r3, [r7, #12]
 800ef12:	e03b      	b.n	800ef8c <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800ef14:	687b      	ldr	r3, [r7, #4]
 800ef16:	681b      	ldr	r3, [r3, #0]
 800ef18:	491e      	ldr	r1, [pc, #120]	; (800ef94 <SD_PowerON+0x118>)
 800ef1a:	4618      	mov	r0, r3
 800ef1c:	f003 f976 	bl	801220c <SDMMC_CmdAppOperCommand>
 800ef20:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800ef22:	68fb      	ldr	r3, [r7, #12]
 800ef24:	2b00      	cmp	r3, #0
 800ef26:	d002      	beq.n	800ef2e <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800ef28:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800ef2c:	e02e      	b.n	800ef8c <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800ef2e:	687b      	ldr	r3, [r7, #4]
 800ef30:	681b      	ldr	r3, [r3, #0]
 800ef32:	2100      	movs	r1, #0
 800ef34:	4618      	mov	r0, r3
 800ef36:	f002 ffdc 	bl	8011ef2 <SDIO_GetResponse>
 800ef3a:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800ef3c:	697b      	ldr	r3, [r7, #20]
 800ef3e:	0fdb      	lsrs	r3, r3, #31
 800ef40:	2b01      	cmp	r3, #1
 800ef42:	d101      	bne.n	800ef48 <SD_PowerON+0xcc>
 800ef44:	2301      	movs	r3, #1
 800ef46:	e000      	b.n	800ef4a <SD_PowerON+0xce>
 800ef48:	2300      	movs	r3, #0
 800ef4a:	613b      	str	r3, [r7, #16]

    count++;
 800ef4c:	68bb      	ldr	r3, [r7, #8]
 800ef4e:	3301      	adds	r3, #1
 800ef50:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800ef52:	68bb      	ldr	r3, [r7, #8]
 800ef54:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800ef58:	4293      	cmp	r3, r2
 800ef5a:	d802      	bhi.n	800ef62 <SD_PowerON+0xe6>
 800ef5c:	693b      	ldr	r3, [r7, #16]
 800ef5e:	2b00      	cmp	r3, #0
 800ef60:	d0cc      	beq.n	800eefc <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800ef62:	68bb      	ldr	r3, [r7, #8]
 800ef64:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800ef68:	4293      	cmp	r3, r2
 800ef6a:	d902      	bls.n	800ef72 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800ef6c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800ef70:	e00c      	b.n	800ef8c <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800ef72:	697b      	ldr	r3, [r7, #20]
 800ef74:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800ef78:	2b00      	cmp	r3, #0
 800ef7a:	d003      	beq.n	800ef84 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800ef7c:	687b      	ldr	r3, [r7, #4]
 800ef7e:	2201      	movs	r2, #1
 800ef80:	645a      	str	r2, [r3, #68]	; 0x44
 800ef82:	e002      	b.n	800ef8a <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 800ef84:	687b      	ldr	r3, [r7, #4]
 800ef86:	2200      	movs	r2, #0
 800ef88:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 800ef8a:	2300      	movs	r3, #0
}
 800ef8c:	4618      	mov	r0, r3
 800ef8e:	3718      	adds	r7, #24
 800ef90:	46bd      	mov	sp, r7
 800ef92:	bd80      	pop	{r7, pc}
 800ef94:	c1100000 	.word	0xc1100000

0800ef98 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800ef98:	b580      	push	{r7, lr}
 800ef9a:	b084      	sub	sp, #16
 800ef9c:	af00      	add	r7, sp, #0
 800ef9e:	6078      	str	r0, [r7, #4]
 800efa0:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800efa2:	683b      	ldr	r3, [r7, #0]
 800efa4:	2b00      	cmp	r3, #0
 800efa6:	d102      	bne.n	800efae <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800efa8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800efac:	e018      	b.n	800efe0 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800efae:	687b      	ldr	r3, [r7, #4]
 800efb0:	681a      	ldr	r2, [r3, #0]
 800efb2:	687b      	ldr	r3, [r7, #4]
 800efb4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800efb6:	041b      	lsls	r3, r3, #16
 800efb8:	4619      	mov	r1, r3
 800efba:	4610      	mov	r0, r2
 800efbc:	f003 f9ea 	bl	8012394 <SDMMC_CmdSendStatus>
 800efc0:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800efc2:	68fb      	ldr	r3, [r7, #12]
 800efc4:	2b00      	cmp	r3, #0
 800efc6:	d001      	beq.n	800efcc <SD_SendStatus+0x34>
  {
    return errorstate;
 800efc8:	68fb      	ldr	r3, [r7, #12]
 800efca:	e009      	b.n	800efe0 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800efcc:	687b      	ldr	r3, [r7, #4]
 800efce:	681b      	ldr	r3, [r3, #0]
 800efd0:	2100      	movs	r1, #0
 800efd2:	4618      	mov	r0, r3
 800efd4:	f002 ff8d 	bl	8011ef2 <SDIO_GetResponse>
 800efd8:	4602      	mov	r2, r0
 800efda:	683b      	ldr	r3, [r7, #0]
 800efdc:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800efde:	2300      	movs	r3, #0
}
 800efe0:	4618      	mov	r0, r3
 800efe2:	3710      	adds	r7, #16
 800efe4:	46bd      	mov	sp, r7
 800efe6:	bd80      	pop	{r7, pc}

0800efe8 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800efe8:	b580      	push	{r7, lr}
 800efea:	b086      	sub	sp, #24
 800efec:	af00      	add	r7, sp, #0
 800efee:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800eff0:	2300      	movs	r3, #0
 800eff2:	60fb      	str	r3, [r7, #12]
 800eff4:	2300      	movs	r3, #0
 800eff6:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800eff8:	687b      	ldr	r3, [r7, #4]
 800effa:	681b      	ldr	r3, [r3, #0]
 800effc:	2100      	movs	r1, #0
 800effe:	4618      	mov	r0, r3
 800f000:	f002 ff77 	bl	8011ef2 <SDIO_GetResponse>
 800f004:	4603      	mov	r3, r0
 800f006:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800f00a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800f00e:	d102      	bne.n	800f016 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800f010:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800f014:	e02f      	b.n	800f076 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800f016:	f107 030c 	add.w	r3, r7, #12
 800f01a:	4619      	mov	r1, r3
 800f01c:	6878      	ldr	r0, [r7, #4]
 800f01e:	f000 f879 	bl	800f114 <SD_FindSCR>
 800f022:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800f024:	697b      	ldr	r3, [r7, #20]
 800f026:	2b00      	cmp	r3, #0
 800f028:	d001      	beq.n	800f02e <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800f02a:	697b      	ldr	r3, [r7, #20]
 800f02c:	e023      	b.n	800f076 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800f02e:	693b      	ldr	r3, [r7, #16]
 800f030:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800f034:	2b00      	cmp	r3, #0
 800f036:	d01c      	beq.n	800f072 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800f038:	687b      	ldr	r3, [r7, #4]
 800f03a:	681a      	ldr	r2, [r3, #0]
 800f03c:	687b      	ldr	r3, [r7, #4]
 800f03e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f040:	041b      	lsls	r3, r3, #16
 800f042:	4619      	mov	r1, r3
 800f044:	4610      	mov	r0, r2
 800f046:	f003 f8bf 	bl	80121c8 <SDMMC_CmdAppCommand>
 800f04a:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800f04c:	697b      	ldr	r3, [r7, #20]
 800f04e:	2b00      	cmp	r3, #0
 800f050:	d001      	beq.n	800f056 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800f052:	697b      	ldr	r3, [r7, #20]
 800f054:	e00f      	b.n	800f076 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800f056:	687b      	ldr	r3, [r7, #4]
 800f058:	681b      	ldr	r3, [r3, #0]
 800f05a:	2102      	movs	r1, #2
 800f05c:	4618      	mov	r0, r3
 800f05e:	f003 f8f8 	bl	8012252 <SDMMC_CmdBusWidth>
 800f062:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800f064:	697b      	ldr	r3, [r7, #20]
 800f066:	2b00      	cmp	r3, #0
 800f068:	d001      	beq.n	800f06e <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800f06a:	697b      	ldr	r3, [r7, #20]
 800f06c:	e003      	b.n	800f076 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800f06e:	2300      	movs	r3, #0
 800f070:	e001      	b.n	800f076 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800f072:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800f076:	4618      	mov	r0, r3
 800f078:	3718      	adds	r7, #24
 800f07a:	46bd      	mov	sp, r7
 800f07c:	bd80      	pop	{r7, pc}

0800f07e <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800f07e:	b580      	push	{r7, lr}
 800f080:	b086      	sub	sp, #24
 800f082:	af00      	add	r7, sp, #0
 800f084:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800f086:	2300      	movs	r3, #0
 800f088:	60fb      	str	r3, [r7, #12]
 800f08a:	2300      	movs	r3, #0
 800f08c:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800f08e:	687b      	ldr	r3, [r7, #4]
 800f090:	681b      	ldr	r3, [r3, #0]
 800f092:	2100      	movs	r1, #0
 800f094:	4618      	mov	r0, r3
 800f096:	f002 ff2c 	bl	8011ef2 <SDIO_GetResponse>
 800f09a:	4603      	mov	r3, r0
 800f09c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800f0a0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800f0a4:	d102      	bne.n	800f0ac <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800f0a6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800f0aa:	e02f      	b.n	800f10c <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800f0ac:	f107 030c 	add.w	r3, r7, #12
 800f0b0:	4619      	mov	r1, r3
 800f0b2:	6878      	ldr	r0, [r7, #4]
 800f0b4:	f000 f82e 	bl	800f114 <SD_FindSCR>
 800f0b8:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800f0ba:	697b      	ldr	r3, [r7, #20]
 800f0bc:	2b00      	cmp	r3, #0
 800f0be:	d001      	beq.n	800f0c4 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800f0c0:	697b      	ldr	r3, [r7, #20]
 800f0c2:	e023      	b.n	800f10c <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800f0c4:	693b      	ldr	r3, [r7, #16]
 800f0c6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800f0ca:	2b00      	cmp	r3, #0
 800f0cc:	d01c      	beq.n	800f108 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800f0ce:	687b      	ldr	r3, [r7, #4]
 800f0d0:	681a      	ldr	r2, [r3, #0]
 800f0d2:	687b      	ldr	r3, [r7, #4]
 800f0d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f0d6:	041b      	lsls	r3, r3, #16
 800f0d8:	4619      	mov	r1, r3
 800f0da:	4610      	mov	r0, r2
 800f0dc:	f003 f874 	bl	80121c8 <SDMMC_CmdAppCommand>
 800f0e0:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800f0e2:	697b      	ldr	r3, [r7, #20]
 800f0e4:	2b00      	cmp	r3, #0
 800f0e6:	d001      	beq.n	800f0ec <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800f0e8:	697b      	ldr	r3, [r7, #20]
 800f0ea:	e00f      	b.n	800f10c <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800f0ec:	687b      	ldr	r3, [r7, #4]
 800f0ee:	681b      	ldr	r3, [r3, #0]
 800f0f0:	2100      	movs	r1, #0
 800f0f2:	4618      	mov	r0, r3
 800f0f4:	f003 f8ad 	bl	8012252 <SDMMC_CmdBusWidth>
 800f0f8:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800f0fa:	697b      	ldr	r3, [r7, #20]
 800f0fc:	2b00      	cmp	r3, #0
 800f0fe:	d001      	beq.n	800f104 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800f100:	697b      	ldr	r3, [r7, #20]
 800f102:	e003      	b.n	800f10c <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800f104:	2300      	movs	r3, #0
 800f106:	e001      	b.n	800f10c <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800f108:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800f10c:	4618      	mov	r0, r3
 800f10e:	3718      	adds	r7, #24
 800f110:	46bd      	mov	sp, r7
 800f112:	bd80      	pop	{r7, pc}

0800f114 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800f114:	b590      	push	{r4, r7, lr}
 800f116:	b08f      	sub	sp, #60	; 0x3c
 800f118:	af00      	add	r7, sp, #0
 800f11a:	6078      	str	r0, [r7, #4]
 800f11c:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800f11e:	f7fc fcb5 	bl	800ba8c <HAL_GetTick>
 800f122:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 800f124:	2300      	movs	r3, #0
 800f126:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 800f128:	2300      	movs	r3, #0
 800f12a:	60bb      	str	r3, [r7, #8]
 800f12c:	2300      	movs	r3, #0
 800f12e:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800f130:	683b      	ldr	r3, [r7, #0]
 800f132:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800f134:	687b      	ldr	r3, [r7, #4]
 800f136:	681b      	ldr	r3, [r3, #0]
 800f138:	2108      	movs	r1, #8
 800f13a:	4618      	mov	r0, r3
 800f13c:	f002 ff18 	bl	8011f70 <SDMMC_CmdBlockLength>
 800f140:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800f142:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f144:	2b00      	cmp	r3, #0
 800f146:	d001      	beq.n	800f14c <SD_FindSCR+0x38>
  {
    return errorstate;
 800f148:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f14a:	e0a9      	b.n	800f2a0 <SD_FindSCR+0x18c>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800f14c:	687b      	ldr	r3, [r7, #4]
 800f14e:	681a      	ldr	r2, [r3, #0]
 800f150:	687b      	ldr	r3, [r7, #4]
 800f152:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f154:	041b      	lsls	r3, r3, #16
 800f156:	4619      	mov	r1, r3
 800f158:	4610      	mov	r0, r2
 800f15a:	f003 f835 	bl	80121c8 <SDMMC_CmdAppCommand>
 800f15e:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800f160:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f162:	2b00      	cmp	r3, #0
 800f164:	d001      	beq.n	800f16a <SD_FindSCR+0x56>
  {
    return errorstate;
 800f166:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f168:	e09a      	b.n	800f2a0 <SD_FindSCR+0x18c>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800f16a:	f04f 33ff 	mov.w	r3, #4294967295
 800f16e:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800f170:	2308      	movs	r3, #8
 800f172:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 800f174:	2330      	movs	r3, #48	; 0x30
 800f176:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 800f178:	2302      	movs	r3, #2
 800f17a:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800f17c:	2300      	movs	r3, #0
 800f17e:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 800f180:	2301      	movs	r3, #1
 800f182:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 800f184:	687b      	ldr	r3, [r7, #4]
 800f186:	681b      	ldr	r3, [r3, #0]
 800f188:	f107 0210 	add.w	r2, r7, #16
 800f18c:	4611      	mov	r1, r2
 800f18e:	4618      	mov	r0, r3
 800f190:	f002 fec2 	bl	8011f18 <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800f194:	687b      	ldr	r3, [r7, #4]
 800f196:	681b      	ldr	r3, [r3, #0]
 800f198:	4618      	mov	r0, r3
 800f19a:	f003 f87c 	bl	8012296 <SDMMC_CmdSendSCR>
 800f19e:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800f1a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f1a2:	2b00      	cmp	r3, #0
 800f1a4:	d022      	beq.n	800f1ec <SD_FindSCR+0xd8>
  {
    return errorstate;
 800f1a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f1a8:	e07a      	b.n	800f2a0 <SD_FindSCR+0x18c>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 800f1aa:	687b      	ldr	r3, [r7, #4]
 800f1ac:	681b      	ldr	r3, [r3, #0]
 800f1ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f1b0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800f1b4:	2b00      	cmp	r3, #0
 800f1b6:	d00e      	beq.n	800f1d6 <SD_FindSCR+0xc2>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 800f1b8:	687b      	ldr	r3, [r7, #4]
 800f1ba:	6819      	ldr	r1, [r3, #0]
 800f1bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f1be:	009b      	lsls	r3, r3, #2
 800f1c0:	f107 0208 	add.w	r2, r7, #8
 800f1c4:	18d4      	adds	r4, r2, r3
 800f1c6:	4608      	mov	r0, r1
 800f1c8:	f002 fe21 	bl	8011e0e <SDIO_ReadFIFO>
 800f1cc:	4603      	mov	r3, r0
 800f1ce:	6023      	str	r3, [r4, #0]
      index++;
 800f1d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f1d2:	3301      	adds	r3, #1
 800f1d4:	637b      	str	r3, [r7, #52]	; 0x34
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800f1d6:	f7fc fc59 	bl	800ba8c <HAL_GetTick>
 800f1da:	4602      	mov	r2, r0
 800f1dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f1de:	1ad3      	subs	r3, r2, r3
 800f1e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f1e4:	d102      	bne.n	800f1ec <SD_FindSCR+0xd8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800f1e6:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800f1ea:	e059      	b.n	800f2a0 <SD_FindSCR+0x18c>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 800f1ec:	687b      	ldr	r3, [r7, #4]
 800f1ee:	681b      	ldr	r3, [r3, #0]
 800f1f0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800f1f2:	f240 432a 	movw	r3, #1066	; 0x42a
 800f1f6:	4013      	ands	r3, r2
 800f1f8:	2b00      	cmp	r3, #0
 800f1fa:	d0d6      	beq.n	800f1aa <SD_FindSCR+0x96>
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 800f1fc:	687b      	ldr	r3, [r7, #4]
 800f1fe:	681b      	ldr	r3, [r3, #0]
 800f200:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f202:	f003 0308 	and.w	r3, r3, #8
 800f206:	2b00      	cmp	r3, #0
 800f208:	d005      	beq.n	800f216 <SD_FindSCR+0x102>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 800f20a:	687b      	ldr	r3, [r7, #4]
 800f20c:	681b      	ldr	r3, [r3, #0]
 800f20e:	2208      	movs	r2, #8
 800f210:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800f212:	2308      	movs	r3, #8
 800f214:	e044      	b.n	800f2a0 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 800f216:	687b      	ldr	r3, [r7, #4]
 800f218:	681b      	ldr	r3, [r3, #0]
 800f21a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f21c:	f003 0302 	and.w	r3, r3, #2
 800f220:	2b00      	cmp	r3, #0
 800f222:	d005      	beq.n	800f230 <SD_FindSCR+0x11c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 800f224:	687b      	ldr	r3, [r7, #4]
 800f226:	681b      	ldr	r3, [r3, #0]
 800f228:	2202      	movs	r2, #2
 800f22a:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800f22c:	2302      	movs	r3, #2
 800f22e:	e037      	b.n	800f2a0 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 800f230:	687b      	ldr	r3, [r7, #4]
 800f232:	681b      	ldr	r3, [r3, #0]
 800f234:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f236:	f003 0320 	and.w	r3, r3, #32
 800f23a:	2b00      	cmp	r3, #0
 800f23c:	d005      	beq.n	800f24a <SD_FindSCR+0x136>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 800f23e:	687b      	ldr	r3, [r7, #4]
 800f240:	681b      	ldr	r3, [r3, #0]
 800f242:	2220      	movs	r2, #32
 800f244:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800f246:	2320      	movs	r3, #32
 800f248:	e02a      	b.n	800f2a0 <SD_FindSCR+0x18c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800f24a:	687b      	ldr	r3, [r7, #4]
 800f24c:	681b      	ldr	r3, [r3, #0]
 800f24e:	f240 523a 	movw	r2, #1338	; 0x53a
 800f252:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800f254:	68fb      	ldr	r3, [r7, #12]
 800f256:	061a      	lsls	r2, r3, #24
 800f258:	68fb      	ldr	r3, [r7, #12]
 800f25a:	021b      	lsls	r3, r3, #8
 800f25c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800f260:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800f262:	68fb      	ldr	r3, [r7, #12]
 800f264:	0a1b      	lsrs	r3, r3, #8
 800f266:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800f26a:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800f26c:	68fb      	ldr	r3, [r7, #12]
 800f26e:	0e1b      	lsrs	r3, r3, #24
 800f270:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800f272:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f274:	601a      	str	r2, [r3, #0]
    scr++;
 800f276:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f278:	3304      	adds	r3, #4
 800f27a:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800f27c:	68bb      	ldr	r3, [r7, #8]
 800f27e:	061a      	lsls	r2, r3, #24
 800f280:	68bb      	ldr	r3, [r7, #8]
 800f282:	021b      	lsls	r3, r3, #8
 800f284:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800f288:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800f28a:	68bb      	ldr	r3, [r7, #8]
 800f28c:	0a1b      	lsrs	r3, r3, #8
 800f28e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800f292:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800f294:	68bb      	ldr	r3, [r7, #8]
 800f296:	0e1b      	lsrs	r3, r3, #24
 800f298:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800f29a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f29c:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800f29e:	2300      	movs	r3, #0
}
 800f2a0:	4618      	mov	r0, r3
 800f2a2:	373c      	adds	r7, #60	; 0x3c
 800f2a4:	46bd      	mov	sp, r7
 800f2a6:	bd90      	pop	{r4, r7, pc}

0800f2a8 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 800f2a8:	b580      	push	{r7, lr}
 800f2aa:	b086      	sub	sp, #24
 800f2ac:	af00      	add	r7, sp, #0
 800f2ae:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 800f2b0:	687b      	ldr	r3, [r7, #4]
 800f2b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f2b4:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 800f2b6:	687b      	ldr	r3, [r7, #4]
 800f2b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f2ba:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800f2bc:	693b      	ldr	r3, [r7, #16]
 800f2be:	2b00      	cmp	r3, #0
 800f2c0:	d03f      	beq.n	800f342 <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 800f2c2:	2300      	movs	r3, #0
 800f2c4:	617b      	str	r3, [r7, #20]
 800f2c6:	e033      	b.n	800f330 <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 800f2c8:	687b      	ldr	r3, [r7, #4]
 800f2ca:	681b      	ldr	r3, [r3, #0]
 800f2cc:	4618      	mov	r0, r3
 800f2ce:	f002 fd9e 	bl	8011e0e <SDIO_ReadFIFO>
 800f2d2:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 800f2d4:	68bb      	ldr	r3, [r7, #8]
 800f2d6:	b2da      	uxtb	r2, r3
 800f2d8:	68fb      	ldr	r3, [r7, #12]
 800f2da:	701a      	strb	r2, [r3, #0]
      tmp++;
 800f2dc:	68fb      	ldr	r3, [r7, #12]
 800f2de:	3301      	adds	r3, #1
 800f2e0:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800f2e2:	693b      	ldr	r3, [r7, #16]
 800f2e4:	3b01      	subs	r3, #1
 800f2e6:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 800f2e8:	68bb      	ldr	r3, [r7, #8]
 800f2ea:	0a1b      	lsrs	r3, r3, #8
 800f2ec:	b2da      	uxtb	r2, r3
 800f2ee:	68fb      	ldr	r3, [r7, #12]
 800f2f0:	701a      	strb	r2, [r3, #0]
      tmp++;
 800f2f2:	68fb      	ldr	r3, [r7, #12]
 800f2f4:	3301      	adds	r3, #1
 800f2f6:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800f2f8:	693b      	ldr	r3, [r7, #16]
 800f2fa:	3b01      	subs	r3, #1
 800f2fc:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 800f2fe:	68bb      	ldr	r3, [r7, #8]
 800f300:	0c1b      	lsrs	r3, r3, #16
 800f302:	b2da      	uxtb	r2, r3
 800f304:	68fb      	ldr	r3, [r7, #12]
 800f306:	701a      	strb	r2, [r3, #0]
      tmp++;
 800f308:	68fb      	ldr	r3, [r7, #12]
 800f30a:	3301      	adds	r3, #1
 800f30c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800f30e:	693b      	ldr	r3, [r7, #16]
 800f310:	3b01      	subs	r3, #1
 800f312:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 800f314:	68bb      	ldr	r3, [r7, #8]
 800f316:	0e1b      	lsrs	r3, r3, #24
 800f318:	b2da      	uxtb	r2, r3
 800f31a:	68fb      	ldr	r3, [r7, #12]
 800f31c:	701a      	strb	r2, [r3, #0]
      tmp++;
 800f31e:	68fb      	ldr	r3, [r7, #12]
 800f320:	3301      	adds	r3, #1
 800f322:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800f324:	693b      	ldr	r3, [r7, #16]
 800f326:	3b01      	subs	r3, #1
 800f328:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 800f32a:	697b      	ldr	r3, [r7, #20]
 800f32c:	3301      	adds	r3, #1
 800f32e:	617b      	str	r3, [r7, #20]
 800f330:	697b      	ldr	r3, [r7, #20]
 800f332:	2b07      	cmp	r3, #7
 800f334:	d9c8      	bls.n	800f2c8 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 800f336:	687b      	ldr	r3, [r7, #4]
 800f338:	68fa      	ldr	r2, [r7, #12]
 800f33a:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 800f33c:	687b      	ldr	r3, [r7, #4]
 800f33e:	693a      	ldr	r2, [r7, #16]
 800f340:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 800f342:	bf00      	nop
 800f344:	3718      	adds	r7, #24
 800f346:	46bd      	mov	sp, r7
 800f348:	bd80      	pop	{r7, pc}

0800f34a <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 800f34a:	b580      	push	{r7, lr}
 800f34c:	b086      	sub	sp, #24
 800f34e:	af00      	add	r7, sp, #0
 800f350:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 800f352:	687b      	ldr	r3, [r7, #4]
 800f354:	6a1b      	ldr	r3, [r3, #32]
 800f356:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 800f358:	687b      	ldr	r3, [r7, #4]
 800f35a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f35c:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800f35e:	693b      	ldr	r3, [r7, #16]
 800f360:	2b00      	cmp	r3, #0
 800f362:	d043      	beq.n	800f3ec <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 800f364:	2300      	movs	r3, #0
 800f366:	617b      	str	r3, [r7, #20]
 800f368:	e037      	b.n	800f3da <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 800f36a:	68fb      	ldr	r3, [r7, #12]
 800f36c:	781b      	ldrb	r3, [r3, #0]
 800f36e:	60bb      	str	r3, [r7, #8]
      tmp++;
 800f370:	68fb      	ldr	r3, [r7, #12]
 800f372:	3301      	adds	r3, #1
 800f374:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800f376:	693b      	ldr	r3, [r7, #16]
 800f378:	3b01      	subs	r3, #1
 800f37a:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 800f37c:	68fb      	ldr	r3, [r7, #12]
 800f37e:	781b      	ldrb	r3, [r3, #0]
 800f380:	021a      	lsls	r2, r3, #8
 800f382:	68bb      	ldr	r3, [r7, #8]
 800f384:	4313      	orrs	r3, r2
 800f386:	60bb      	str	r3, [r7, #8]
      tmp++;
 800f388:	68fb      	ldr	r3, [r7, #12]
 800f38a:	3301      	adds	r3, #1
 800f38c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800f38e:	693b      	ldr	r3, [r7, #16]
 800f390:	3b01      	subs	r3, #1
 800f392:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 800f394:	68fb      	ldr	r3, [r7, #12]
 800f396:	781b      	ldrb	r3, [r3, #0]
 800f398:	041a      	lsls	r2, r3, #16
 800f39a:	68bb      	ldr	r3, [r7, #8]
 800f39c:	4313      	orrs	r3, r2
 800f39e:	60bb      	str	r3, [r7, #8]
      tmp++;
 800f3a0:	68fb      	ldr	r3, [r7, #12]
 800f3a2:	3301      	adds	r3, #1
 800f3a4:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800f3a6:	693b      	ldr	r3, [r7, #16]
 800f3a8:	3b01      	subs	r3, #1
 800f3aa:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 800f3ac:	68fb      	ldr	r3, [r7, #12]
 800f3ae:	781b      	ldrb	r3, [r3, #0]
 800f3b0:	061a      	lsls	r2, r3, #24
 800f3b2:	68bb      	ldr	r3, [r7, #8]
 800f3b4:	4313      	orrs	r3, r2
 800f3b6:	60bb      	str	r3, [r7, #8]
      tmp++;
 800f3b8:	68fb      	ldr	r3, [r7, #12]
 800f3ba:	3301      	adds	r3, #1
 800f3bc:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800f3be:	693b      	ldr	r3, [r7, #16]
 800f3c0:	3b01      	subs	r3, #1
 800f3c2:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 800f3c4:	687b      	ldr	r3, [r7, #4]
 800f3c6:	681b      	ldr	r3, [r3, #0]
 800f3c8:	f107 0208 	add.w	r2, r7, #8
 800f3cc:	4611      	mov	r1, r2
 800f3ce:	4618      	mov	r0, r3
 800f3d0:	f002 fd2a 	bl	8011e28 <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 800f3d4:	697b      	ldr	r3, [r7, #20]
 800f3d6:	3301      	adds	r3, #1
 800f3d8:	617b      	str	r3, [r7, #20]
 800f3da:	697b      	ldr	r3, [r7, #20]
 800f3dc:	2b07      	cmp	r3, #7
 800f3de:	d9c4      	bls.n	800f36a <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 800f3e0:	687b      	ldr	r3, [r7, #4]
 800f3e2:	68fa      	ldr	r2, [r7, #12]
 800f3e4:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 800f3e6:	687b      	ldr	r3, [r7, #4]
 800f3e8:	693a      	ldr	r2, [r7, #16]
 800f3ea:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 800f3ec:	bf00      	nop
 800f3ee:	3718      	adds	r7, #24
 800f3f0:	46bd      	mov	sp, r7
 800f3f2:	bd80      	pop	{r7, pc}

0800f3f4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800f3f4:	b580      	push	{r7, lr}
 800f3f6:	b082      	sub	sp, #8
 800f3f8:	af00      	add	r7, sp, #0
 800f3fa:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800f3fc:	687b      	ldr	r3, [r7, #4]
 800f3fe:	2b00      	cmp	r3, #0
 800f400:	d101      	bne.n	800f406 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800f402:	2301      	movs	r3, #1
 800f404:	e056      	b.n	800f4b4 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800f406:	687b      	ldr	r3, [r7, #4]
 800f408:	2200      	movs	r2, #0
 800f40a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800f40c:	687b      	ldr	r3, [r7, #4]
 800f40e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800f412:	b2db      	uxtb	r3, r3
 800f414:	2b00      	cmp	r3, #0
 800f416:	d106      	bne.n	800f426 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800f418:	687b      	ldr	r3, [r7, #4]
 800f41a:	2200      	movs	r2, #0
 800f41c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800f420:	6878      	ldr	r0, [r7, #4]
 800f422:	f7f6 fd51 	bl	8005ec8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800f426:	687b      	ldr	r3, [r7, #4]
 800f428:	2202      	movs	r2, #2
 800f42a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800f42e:	687b      	ldr	r3, [r7, #4]
 800f430:	681b      	ldr	r3, [r3, #0]
 800f432:	681a      	ldr	r2, [r3, #0]
 800f434:	687b      	ldr	r3, [r7, #4]
 800f436:	681b      	ldr	r3, [r3, #0]
 800f438:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800f43c:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800f43e:	687b      	ldr	r3, [r7, #4]
 800f440:	685a      	ldr	r2, [r3, #4]
 800f442:	687b      	ldr	r3, [r7, #4]
 800f444:	689b      	ldr	r3, [r3, #8]
 800f446:	431a      	orrs	r2, r3
 800f448:	687b      	ldr	r3, [r7, #4]
 800f44a:	68db      	ldr	r3, [r3, #12]
 800f44c:	431a      	orrs	r2, r3
 800f44e:	687b      	ldr	r3, [r7, #4]
 800f450:	691b      	ldr	r3, [r3, #16]
 800f452:	431a      	orrs	r2, r3
 800f454:	687b      	ldr	r3, [r7, #4]
 800f456:	695b      	ldr	r3, [r3, #20]
 800f458:	431a      	orrs	r2, r3
 800f45a:	687b      	ldr	r3, [r7, #4]
 800f45c:	699b      	ldr	r3, [r3, #24]
 800f45e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800f462:	431a      	orrs	r2, r3
 800f464:	687b      	ldr	r3, [r7, #4]
 800f466:	69db      	ldr	r3, [r3, #28]
 800f468:	431a      	orrs	r2, r3
 800f46a:	687b      	ldr	r3, [r7, #4]
 800f46c:	6a1b      	ldr	r3, [r3, #32]
 800f46e:	ea42 0103 	orr.w	r1, r2, r3
 800f472:	687b      	ldr	r3, [r7, #4]
 800f474:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800f476:	687b      	ldr	r3, [r7, #4]
 800f478:	681b      	ldr	r3, [r3, #0]
 800f47a:	430a      	orrs	r2, r1
 800f47c:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800f47e:	687b      	ldr	r3, [r7, #4]
 800f480:	699b      	ldr	r3, [r3, #24]
 800f482:	0c1b      	lsrs	r3, r3, #16
 800f484:	f003 0104 	and.w	r1, r3, #4
 800f488:	687b      	ldr	r3, [r7, #4]
 800f48a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800f48c:	687b      	ldr	r3, [r7, #4]
 800f48e:	681b      	ldr	r3, [r3, #0]
 800f490:	430a      	orrs	r2, r1
 800f492:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800f494:	687b      	ldr	r3, [r7, #4]
 800f496:	681b      	ldr	r3, [r3, #0]
 800f498:	69da      	ldr	r2, [r3, #28]
 800f49a:	687b      	ldr	r3, [r7, #4]
 800f49c:	681b      	ldr	r3, [r3, #0]
 800f49e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800f4a2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800f4a4:	687b      	ldr	r3, [r7, #4]
 800f4a6:	2200      	movs	r2, #0
 800f4a8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800f4aa:	687b      	ldr	r3, [r7, #4]
 800f4ac:	2201      	movs	r2, #1
 800f4ae:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800f4b2:	2300      	movs	r3, #0
}
 800f4b4:	4618      	mov	r0, r3
 800f4b6:	3708      	adds	r7, #8
 800f4b8:	46bd      	mov	sp, r7
 800f4ba:	bd80      	pop	{r7, pc}

0800f4bc <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 800f4bc:	b580      	push	{r7, lr}
 800f4be:	b082      	sub	sp, #8
 800f4c0:	af00      	add	r7, sp, #0
 800f4c2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800f4c4:	687b      	ldr	r3, [r7, #4]
 800f4c6:	2b00      	cmp	r3, #0
 800f4c8:	d101      	bne.n	800f4ce <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 800f4ca:	2301      	movs	r3, #1
 800f4cc:	e01a      	b.n	800f504 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 800f4ce:	687b      	ldr	r3, [r7, #4]
 800f4d0:	2202      	movs	r2, #2
 800f4d2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 800f4d6:	687b      	ldr	r3, [r7, #4]
 800f4d8:	681b      	ldr	r3, [r3, #0]
 800f4da:	681a      	ldr	r2, [r3, #0]
 800f4dc:	687b      	ldr	r3, [r7, #4]
 800f4de:	681b      	ldr	r3, [r3, #0]
 800f4e0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800f4e4:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 800f4e6:	6878      	ldr	r0, [r7, #4]
 800f4e8:	f7f6 fd88 	bl	8005ffc <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800f4ec:	687b      	ldr	r3, [r7, #4]
 800f4ee:	2200      	movs	r2, #0
 800f4f0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 800f4f2:	687b      	ldr	r3, [r7, #4]
 800f4f4:	2200      	movs	r2, #0
 800f4f6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 800f4fa:	687b      	ldr	r3, [r7, #4]
 800f4fc:	2200      	movs	r2, #0
 800f4fe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 800f502:	2300      	movs	r3, #0
}
 800f504:	4618      	mov	r0, r3
 800f506:	3708      	adds	r7, #8
 800f508:	46bd      	mov	sp, r7
 800f50a:	bd80      	pop	{r7, pc}

0800f50c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800f50c:	b580      	push	{r7, lr}
 800f50e:	b08c      	sub	sp, #48	; 0x30
 800f510:	af00      	add	r7, sp, #0
 800f512:	60f8      	str	r0, [r7, #12]
 800f514:	60b9      	str	r1, [r7, #8]
 800f516:	607a      	str	r2, [r7, #4]
 800f518:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800f51a:	2301      	movs	r3, #1
 800f51c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800f51e:	2300      	movs	r3, #0
 800f520:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800f524:	68fb      	ldr	r3, [r7, #12]
 800f526:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800f52a:	2b01      	cmp	r3, #1
 800f52c:	d101      	bne.n	800f532 <HAL_SPI_TransmitReceive+0x26>
 800f52e:	2302      	movs	r3, #2
 800f530:	e18a      	b.n	800f848 <HAL_SPI_TransmitReceive+0x33c>
 800f532:	68fb      	ldr	r3, [r7, #12]
 800f534:	2201      	movs	r2, #1
 800f536:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800f53a:	f7fc faa7 	bl	800ba8c <HAL_GetTick>
 800f53e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800f540:	68fb      	ldr	r3, [r7, #12]
 800f542:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800f546:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800f54a:	68fb      	ldr	r3, [r7, #12]
 800f54c:	685b      	ldr	r3, [r3, #4]
 800f54e:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800f550:	887b      	ldrh	r3, [r7, #2]
 800f552:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800f554:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800f558:	2b01      	cmp	r3, #1
 800f55a:	d00f      	beq.n	800f57c <HAL_SPI_TransmitReceive+0x70>
 800f55c:	69fb      	ldr	r3, [r7, #28]
 800f55e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800f562:	d107      	bne.n	800f574 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800f564:	68fb      	ldr	r3, [r7, #12]
 800f566:	689b      	ldr	r3, [r3, #8]
 800f568:	2b00      	cmp	r3, #0
 800f56a:	d103      	bne.n	800f574 <HAL_SPI_TransmitReceive+0x68>
 800f56c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800f570:	2b04      	cmp	r3, #4
 800f572:	d003      	beq.n	800f57c <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800f574:	2302      	movs	r3, #2
 800f576:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800f57a:	e15b      	b.n	800f834 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800f57c:	68bb      	ldr	r3, [r7, #8]
 800f57e:	2b00      	cmp	r3, #0
 800f580:	d005      	beq.n	800f58e <HAL_SPI_TransmitReceive+0x82>
 800f582:	687b      	ldr	r3, [r7, #4]
 800f584:	2b00      	cmp	r3, #0
 800f586:	d002      	beq.n	800f58e <HAL_SPI_TransmitReceive+0x82>
 800f588:	887b      	ldrh	r3, [r7, #2]
 800f58a:	2b00      	cmp	r3, #0
 800f58c:	d103      	bne.n	800f596 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800f58e:	2301      	movs	r3, #1
 800f590:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800f594:	e14e      	b.n	800f834 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800f596:	68fb      	ldr	r3, [r7, #12]
 800f598:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800f59c:	b2db      	uxtb	r3, r3
 800f59e:	2b04      	cmp	r3, #4
 800f5a0:	d003      	beq.n	800f5aa <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800f5a2:	68fb      	ldr	r3, [r7, #12]
 800f5a4:	2205      	movs	r2, #5
 800f5a6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800f5aa:	68fb      	ldr	r3, [r7, #12]
 800f5ac:	2200      	movs	r2, #0
 800f5ae:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800f5b0:	68fb      	ldr	r3, [r7, #12]
 800f5b2:	687a      	ldr	r2, [r7, #4]
 800f5b4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800f5b6:	68fb      	ldr	r3, [r7, #12]
 800f5b8:	887a      	ldrh	r2, [r7, #2]
 800f5ba:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800f5bc:	68fb      	ldr	r3, [r7, #12]
 800f5be:	887a      	ldrh	r2, [r7, #2]
 800f5c0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800f5c2:	68fb      	ldr	r3, [r7, #12]
 800f5c4:	68ba      	ldr	r2, [r7, #8]
 800f5c6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800f5c8:	68fb      	ldr	r3, [r7, #12]
 800f5ca:	887a      	ldrh	r2, [r7, #2]
 800f5cc:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800f5ce:	68fb      	ldr	r3, [r7, #12]
 800f5d0:	887a      	ldrh	r2, [r7, #2]
 800f5d2:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800f5d4:	68fb      	ldr	r3, [r7, #12]
 800f5d6:	2200      	movs	r2, #0
 800f5d8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800f5da:	68fb      	ldr	r3, [r7, #12]
 800f5dc:	2200      	movs	r2, #0
 800f5de:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800f5e0:	68fb      	ldr	r3, [r7, #12]
 800f5e2:	681b      	ldr	r3, [r3, #0]
 800f5e4:	681b      	ldr	r3, [r3, #0]
 800f5e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f5ea:	2b40      	cmp	r3, #64	; 0x40
 800f5ec:	d007      	beq.n	800f5fe <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800f5ee:	68fb      	ldr	r3, [r7, #12]
 800f5f0:	681b      	ldr	r3, [r3, #0]
 800f5f2:	681a      	ldr	r2, [r3, #0]
 800f5f4:	68fb      	ldr	r3, [r7, #12]
 800f5f6:	681b      	ldr	r3, [r3, #0]
 800f5f8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800f5fc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800f5fe:	68fb      	ldr	r3, [r7, #12]
 800f600:	68db      	ldr	r3, [r3, #12]
 800f602:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800f606:	d178      	bne.n	800f6fa <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800f608:	68fb      	ldr	r3, [r7, #12]
 800f60a:	685b      	ldr	r3, [r3, #4]
 800f60c:	2b00      	cmp	r3, #0
 800f60e:	d002      	beq.n	800f616 <HAL_SPI_TransmitReceive+0x10a>
 800f610:	8b7b      	ldrh	r3, [r7, #26]
 800f612:	2b01      	cmp	r3, #1
 800f614:	d166      	bne.n	800f6e4 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800f616:	68fb      	ldr	r3, [r7, #12]
 800f618:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f61a:	881a      	ldrh	r2, [r3, #0]
 800f61c:	68fb      	ldr	r3, [r7, #12]
 800f61e:	681b      	ldr	r3, [r3, #0]
 800f620:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800f622:	68fb      	ldr	r3, [r7, #12]
 800f624:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f626:	1c9a      	adds	r2, r3, #2
 800f628:	68fb      	ldr	r3, [r7, #12]
 800f62a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800f62c:	68fb      	ldr	r3, [r7, #12]
 800f62e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800f630:	b29b      	uxth	r3, r3
 800f632:	3b01      	subs	r3, #1
 800f634:	b29a      	uxth	r2, r3
 800f636:	68fb      	ldr	r3, [r7, #12]
 800f638:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800f63a:	e053      	b.n	800f6e4 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800f63c:	68fb      	ldr	r3, [r7, #12]
 800f63e:	681b      	ldr	r3, [r3, #0]
 800f640:	689b      	ldr	r3, [r3, #8]
 800f642:	f003 0302 	and.w	r3, r3, #2
 800f646:	2b02      	cmp	r3, #2
 800f648:	d11b      	bne.n	800f682 <HAL_SPI_TransmitReceive+0x176>
 800f64a:	68fb      	ldr	r3, [r7, #12]
 800f64c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800f64e:	b29b      	uxth	r3, r3
 800f650:	2b00      	cmp	r3, #0
 800f652:	d016      	beq.n	800f682 <HAL_SPI_TransmitReceive+0x176>
 800f654:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f656:	2b01      	cmp	r3, #1
 800f658:	d113      	bne.n	800f682 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800f65a:	68fb      	ldr	r3, [r7, #12]
 800f65c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f65e:	881a      	ldrh	r2, [r3, #0]
 800f660:	68fb      	ldr	r3, [r7, #12]
 800f662:	681b      	ldr	r3, [r3, #0]
 800f664:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800f666:	68fb      	ldr	r3, [r7, #12]
 800f668:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f66a:	1c9a      	adds	r2, r3, #2
 800f66c:	68fb      	ldr	r3, [r7, #12]
 800f66e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800f670:	68fb      	ldr	r3, [r7, #12]
 800f672:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800f674:	b29b      	uxth	r3, r3
 800f676:	3b01      	subs	r3, #1
 800f678:	b29a      	uxth	r2, r3
 800f67a:	68fb      	ldr	r3, [r7, #12]
 800f67c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800f67e:	2300      	movs	r3, #0
 800f680:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800f682:	68fb      	ldr	r3, [r7, #12]
 800f684:	681b      	ldr	r3, [r3, #0]
 800f686:	689b      	ldr	r3, [r3, #8]
 800f688:	f003 0301 	and.w	r3, r3, #1
 800f68c:	2b01      	cmp	r3, #1
 800f68e:	d119      	bne.n	800f6c4 <HAL_SPI_TransmitReceive+0x1b8>
 800f690:	68fb      	ldr	r3, [r7, #12]
 800f692:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800f694:	b29b      	uxth	r3, r3
 800f696:	2b00      	cmp	r3, #0
 800f698:	d014      	beq.n	800f6c4 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800f69a:	68fb      	ldr	r3, [r7, #12]
 800f69c:	681b      	ldr	r3, [r3, #0]
 800f69e:	68da      	ldr	r2, [r3, #12]
 800f6a0:	68fb      	ldr	r3, [r7, #12]
 800f6a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f6a4:	b292      	uxth	r2, r2
 800f6a6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800f6a8:	68fb      	ldr	r3, [r7, #12]
 800f6aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f6ac:	1c9a      	adds	r2, r3, #2
 800f6ae:	68fb      	ldr	r3, [r7, #12]
 800f6b0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800f6b2:	68fb      	ldr	r3, [r7, #12]
 800f6b4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800f6b6:	b29b      	uxth	r3, r3
 800f6b8:	3b01      	subs	r3, #1
 800f6ba:	b29a      	uxth	r2, r3
 800f6bc:	68fb      	ldr	r3, [r7, #12]
 800f6be:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800f6c0:	2301      	movs	r3, #1
 800f6c2:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800f6c4:	f7fc f9e2 	bl	800ba8c <HAL_GetTick>
 800f6c8:	4602      	mov	r2, r0
 800f6ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f6cc:	1ad3      	subs	r3, r2, r3
 800f6ce:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800f6d0:	429a      	cmp	r2, r3
 800f6d2:	d807      	bhi.n	800f6e4 <HAL_SPI_TransmitReceive+0x1d8>
 800f6d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f6d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f6da:	d003      	beq.n	800f6e4 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800f6dc:	2303      	movs	r3, #3
 800f6de:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800f6e2:	e0a7      	b.n	800f834 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800f6e4:	68fb      	ldr	r3, [r7, #12]
 800f6e6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800f6e8:	b29b      	uxth	r3, r3
 800f6ea:	2b00      	cmp	r3, #0
 800f6ec:	d1a6      	bne.n	800f63c <HAL_SPI_TransmitReceive+0x130>
 800f6ee:	68fb      	ldr	r3, [r7, #12]
 800f6f0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800f6f2:	b29b      	uxth	r3, r3
 800f6f4:	2b00      	cmp	r3, #0
 800f6f6:	d1a1      	bne.n	800f63c <HAL_SPI_TransmitReceive+0x130>
 800f6f8:	e07c      	b.n	800f7f4 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800f6fa:	68fb      	ldr	r3, [r7, #12]
 800f6fc:	685b      	ldr	r3, [r3, #4]
 800f6fe:	2b00      	cmp	r3, #0
 800f700:	d002      	beq.n	800f708 <HAL_SPI_TransmitReceive+0x1fc>
 800f702:	8b7b      	ldrh	r3, [r7, #26]
 800f704:	2b01      	cmp	r3, #1
 800f706:	d16b      	bne.n	800f7e0 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800f708:	68fb      	ldr	r3, [r7, #12]
 800f70a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800f70c:	68fb      	ldr	r3, [r7, #12]
 800f70e:	681b      	ldr	r3, [r3, #0]
 800f710:	330c      	adds	r3, #12
 800f712:	7812      	ldrb	r2, [r2, #0]
 800f714:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800f716:	68fb      	ldr	r3, [r7, #12]
 800f718:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f71a:	1c5a      	adds	r2, r3, #1
 800f71c:	68fb      	ldr	r3, [r7, #12]
 800f71e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800f720:	68fb      	ldr	r3, [r7, #12]
 800f722:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800f724:	b29b      	uxth	r3, r3
 800f726:	3b01      	subs	r3, #1
 800f728:	b29a      	uxth	r2, r3
 800f72a:	68fb      	ldr	r3, [r7, #12]
 800f72c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800f72e:	e057      	b.n	800f7e0 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800f730:	68fb      	ldr	r3, [r7, #12]
 800f732:	681b      	ldr	r3, [r3, #0]
 800f734:	689b      	ldr	r3, [r3, #8]
 800f736:	f003 0302 	and.w	r3, r3, #2
 800f73a:	2b02      	cmp	r3, #2
 800f73c:	d11c      	bne.n	800f778 <HAL_SPI_TransmitReceive+0x26c>
 800f73e:	68fb      	ldr	r3, [r7, #12]
 800f740:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800f742:	b29b      	uxth	r3, r3
 800f744:	2b00      	cmp	r3, #0
 800f746:	d017      	beq.n	800f778 <HAL_SPI_TransmitReceive+0x26c>
 800f748:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f74a:	2b01      	cmp	r3, #1
 800f74c:	d114      	bne.n	800f778 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800f74e:	68fb      	ldr	r3, [r7, #12]
 800f750:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800f752:	68fb      	ldr	r3, [r7, #12]
 800f754:	681b      	ldr	r3, [r3, #0]
 800f756:	330c      	adds	r3, #12
 800f758:	7812      	ldrb	r2, [r2, #0]
 800f75a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800f75c:	68fb      	ldr	r3, [r7, #12]
 800f75e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f760:	1c5a      	adds	r2, r3, #1
 800f762:	68fb      	ldr	r3, [r7, #12]
 800f764:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800f766:	68fb      	ldr	r3, [r7, #12]
 800f768:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800f76a:	b29b      	uxth	r3, r3
 800f76c:	3b01      	subs	r3, #1
 800f76e:	b29a      	uxth	r2, r3
 800f770:	68fb      	ldr	r3, [r7, #12]
 800f772:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800f774:	2300      	movs	r3, #0
 800f776:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800f778:	68fb      	ldr	r3, [r7, #12]
 800f77a:	681b      	ldr	r3, [r3, #0]
 800f77c:	689b      	ldr	r3, [r3, #8]
 800f77e:	f003 0301 	and.w	r3, r3, #1
 800f782:	2b01      	cmp	r3, #1
 800f784:	d119      	bne.n	800f7ba <HAL_SPI_TransmitReceive+0x2ae>
 800f786:	68fb      	ldr	r3, [r7, #12]
 800f788:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800f78a:	b29b      	uxth	r3, r3
 800f78c:	2b00      	cmp	r3, #0
 800f78e:	d014      	beq.n	800f7ba <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800f790:	68fb      	ldr	r3, [r7, #12]
 800f792:	681b      	ldr	r3, [r3, #0]
 800f794:	68da      	ldr	r2, [r3, #12]
 800f796:	68fb      	ldr	r3, [r7, #12]
 800f798:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f79a:	b2d2      	uxtb	r2, r2
 800f79c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800f79e:	68fb      	ldr	r3, [r7, #12]
 800f7a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f7a2:	1c5a      	adds	r2, r3, #1
 800f7a4:	68fb      	ldr	r3, [r7, #12]
 800f7a6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800f7a8:	68fb      	ldr	r3, [r7, #12]
 800f7aa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800f7ac:	b29b      	uxth	r3, r3
 800f7ae:	3b01      	subs	r3, #1
 800f7b0:	b29a      	uxth	r2, r3
 800f7b2:	68fb      	ldr	r3, [r7, #12]
 800f7b4:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800f7b6:	2301      	movs	r3, #1
 800f7b8:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800f7ba:	f7fc f967 	bl	800ba8c <HAL_GetTick>
 800f7be:	4602      	mov	r2, r0
 800f7c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f7c2:	1ad3      	subs	r3, r2, r3
 800f7c4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800f7c6:	429a      	cmp	r2, r3
 800f7c8:	d803      	bhi.n	800f7d2 <HAL_SPI_TransmitReceive+0x2c6>
 800f7ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f7cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f7d0:	d102      	bne.n	800f7d8 <HAL_SPI_TransmitReceive+0x2cc>
 800f7d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f7d4:	2b00      	cmp	r3, #0
 800f7d6:	d103      	bne.n	800f7e0 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800f7d8:	2303      	movs	r3, #3
 800f7da:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800f7de:	e029      	b.n	800f834 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800f7e0:	68fb      	ldr	r3, [r7, #12]
 800f7e2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800f7e4:	b29b      	uxth	r3, r3
 800f7e6:	2b00      	cmp	r3, #0
 800f7e8:	d1a2      	bne.n	800f730 <HAL_SPI_TransmitReceive+0x224>
 800f7ea:	68fb      	ldr	r3, [r7, #12]
 800f7ec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800f7ee:	b29b      	uxth	r3, r3
 800f7f0:	2b00      	cmp	r3, #0
 800f7f2:	d19d      	bne.n	800f730 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800f7f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f7f6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800f7f8:	68f8      	ldr	r0, [r7, #12]
 800f7fa:	f000 fae1 	bl	800fdc0 <SPI_EndRxTxTransaction>
 800f7fe:	4603      	mov	r3, r0
 800f800:	2b00      	cmp	r3, #0
 800f802:	d006      	beq.n	800f812 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800f804:	2301      	movs	r3, #1
 800f806:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800f80a:	68fb      	ldr	r3, [r7, #12]
 800f80c:	2220      	movs	r2, #32
 800f80e:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800f810:	e010      	b.n	800f834 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800f812:	68fb      	ldr	r3, [r7, #12]
 800f814:	689b      	ldr	r3, [r3, #8]
 800f816:	2b00      	cmp	r3, #0
 800f818:	d10b      	bne.n	800f832 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800f81a:	2300      	movs	r3, #0
 800f81c:	617b      	str	r3, [r7, #20]
 800f81e:	68fb      	ldr	r3, [r7, #12]
 800f820:	681b      	ldr	r3, [r3, #0]
 800f822:	68db      	ldr	r3, [r3, #12]
 800f824:	617b      	str	r3, [r7, #20]
 800f826:	68fb      	ldr	r3, [r7, #12]
 800f828:	681b      	ldr	r3, [r3, #0]
 800f82a:	689b      	ldr	r3, [r3, #8]
 800f82c:	617b      	str	r3, [r7, #20]
 800f82e:	697b      	ldr	r3, [r7, #20]
 800f830:	e000      	b.n	800f834 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800f832:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800f834:	68fb      	ldr	r3, [r7, #12]
 800f836:	2201      	movs	r2, #1
 800f838:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800f83c:	68fb      	ldr	r3, [r7, #12]
 800f83e:	2200      	movs	r2, #0
 800f840:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800f844:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800f848:	4618      	mov	r0, r3
 800f84a:	3730      	adds	r7, #48	; 0x30
 800f84c:	46bd      	mov	sp, r7
 800f84e:	bd80      	pop	{r7, pc}

0800f850 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800f850:	b580      	push	{r7, lr}
 800f852:	b086      	sub	sp, #24
 800f854:	af00      	add	r7, sp, #0
 800f856:	60f8      	str	r0, [r7, #12]
 800f858:	60b9      	str	r1, [r7, #8]
 800f85a:	4613      	mov	r3, r2
 800f85c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800f85e:	2300      	movs	r3, #0
 800f860:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800f862:	68fb      	ldr	r3, [r7, #12]
 800f864:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800f868:	2b01      	cmp	r3, #1
 800f86a:	d101      	bne.n	800f870 <HAL_SPI_Transmit_DMA+0x20>
 800f86c:	2302      	movs	r3, #2
 800f86e:	e093      	b.n	800f998 <HAL_SPI_Transmit_DMA+0x148>
 800f870:	68fb      	ldr	r3, [r7, #12]
 800f872:	2201      	movs	r2, #1
 800f874:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 800f878:	68fb      	ldr	r3, [r7, #12]
 800f87a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800f87e:	b2db      	uxtb	r3, r3
 800f880:	2b01      	cmp	r3, #1
 800f882:	d002      	beq.n	800f88a <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 800f884:	2302      	movs	r3, #2
 800f886:	75fb      	strb	r3, [r7, #23]
    goto error;
 800f888:	e081      	b.n	800f98e <HAL_SPI_Transmit_DMA+0x13e>
  }

  if ((pData == NULL) || (Size == 0U))
 800f88a:	68bb      	ldr	r3, [r7, #8]
 800f88c:	2b00      	cmp	r3, #0
 800f88e:	d002      	beq.n	800f896 <HAL_SPI_Transmit_DMA+0x46>
 800f890:	88fb      	ldrh	r3, [r7, #6]
 800f892:	2b00      	cmp	r3, #0
 800f894:	d102      	bne.n	800f89c <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 800f896:	2301      	movs	r3, #1
 800f898:	75fb      	strb	r3, [r7, #23]
    goto error;
 800f89a:	e078      	b.n	800f98e <HAL_SPI_Transmit_DMA+0x13e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800f89c:	68fb      	ldr	r3, [r7, #12]
 800f89e:	2203      	movs	r2, #3
 800f8a0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800f8a4:	68fb      	ldr	r3, [r7, #12]
 800f8a6:	2200      	movs	r2, #0
 800f8a8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800f8aa:	68fb      	ldr	r3, [r7, #12]
 800f8ac:	68ba      	ldr	r2, [r7, #8]
 800f8ae:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800f8b0:	68fb      	ldr	r3, [r7, #12]
 800f8b2:	88fa      	ldrh	r2, [r7, #6]
 800f8b4:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800f8b6:	68fb      	ldr	r3, [r7, #12]
 800f8b8:	88fa      	ldrh	r2, [r7, #6]
 800f8ba:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800f8bc:	68fb      	ldr	r3, [r7, #12]
 800f8be:	2200      	movs	r2, #0
 800f8c0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxISR       = NULL;
 800f8c2:	68fb      	ldr	r3, [r7, #12]
 800f8c4:	2200      	movs	r2, #0
 800f8c6:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800f8c8:	68fb      	ldr	r3, [r7, #12]
 800f8ca:	2200      	movs	r2, #0
 800f8cc:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800f8ce:	68fb      	ldr	r3, [r7, #12]
 800f8d0:	2200      	movs	r2, #0
 800f8d2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800f8d4:	68fb      	ldr	r3, [r7, #12]
 800f8d6:	2200      	movs	r2, #0
 800f8d8:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800f8da:	68fb      	ldr	r3, [r7, #12]
 800f8dc:	689b      	ldr	r3, [r3, #8]
 800f8de:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800f8e2:	d107      	bne.n	800f8f4 <HAL_SPI_Transmit_DMA+0xa4>
  {
    SPI_1LINE_TX(hspi);
 800f8e4:	68fb      	ldr	r3, [r7, #12]
 800f8e6:	681b      	ldr	r3, [r3, #0]
 800f8e8:	681a      	ldr	r2, [r3, #0]
 800f8ea:	68fb      	ldr	r3, [r7, #12]
 800f8ec:	681b      	ldr	r3, [r3, #0]
 800f8ee:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800f8f2:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 800f8f4:	68fb      	ldr	r3, [r7, #12]
 800f8f6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800f8f8:	4a29      	ldr	r2, [pc, #164]	; (800f9a0 <HAL_SPI_Transmit_DMA+0x150>)
 800f8fa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 800f8fc:	68fb      	ldr	r3, [r7, #12]
 800f8fe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800f900:	4a28      	ldr	r2, [pc, #160]	; (800f9a4 <HAL_SPI_Transmit_DMA+0x154>)
 800f902:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 800f904:	68fb      	ldr	r3, [r7, #12]
 800f906:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800f908:	4a27      	ldr	r2, [pc, #156]	; (800f9a8 <HAL_SPI_Transmit_DMA+0x158>)
 800f90a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 800f90c:	68fb      	ldr	r3, [r7, #12]
 800f90e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800f910:	2200      	movs	r2, #0
 800f912:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800f914:	68fb      	ldr	r3, [r7, #12]
 800f916:	6c98      	ldr	r0, [r3, #72]	; 0x48
 800f918:	68fb      	ldr	r3, [r7, #12]
 800f91a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f91c:	4619      	mov	r1, r3
 800f91e:	68fb      	ldr	r3, [r7, #12]
 800f920:	681b      	ldr	r3, [r3, #0]
 800f922:	330c      	adds	r3, #12
 800f924:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800f926:	68fb      	ldr	r3, [r7, #12]
 800f928:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800f92a:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800f92c:	f7fd f868 	bl	800ca00 <HAL_DMA_Start_IT>
 800f930:	4603      	mov	r3, r0
 800f932:	2b00      	cmp	r3, #0
 800f934:	d00c      	beq.n	800f950 <HAL_SPI_Transmit_DMA+0x100>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800f936:	68fb      	ldr	r3, [r7, #12]
 800f938:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f93a:	f043 0210 	orr.w	r2, r3, #16
 800f93e:	68fb      	ldr	r3, [r7, #12]
 800f940:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 800f942:	2301      	movs	r3, #1
 800f944:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 800f946:	68fb      	ldr	r3, [r7, #12]
 800f948:	2201      	movs	r2, #1
 800f94a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 800f94e:	e01e      	b.n	800f98e <HAL_SPI_Transmit_DMA+0x13e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800f950:	68fb      	ldr	r3, [r7, #12]
 800f952:	681b      	ldr	r3, [r3, #0]
 800f954:	681b      	ldr	r3, [r3, #0]
 800f956:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f95a:	2b40      	cmp	r3, #64	; 0x40
 800f95c:	d007      	beq.n	800f96e <HAL_SPI_Transmit_DMA+0x11e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800f95e:	68fb      	ldr	r3, [r7, #12]
 800f960:	681b      	ldr	r3, [r3, #0]
 800f962:	681a      	ldr	r2, [r3, #0]
 800f964:	68fb      	ldr	r3, [r7, #12]
 800f966:	681b      	ldr	r3, [r3, #0]
 800f968:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800f96c:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800f96e:	68fb      	ldr	r3, [r7, #12]
 800f970:	681b      	ldr	r3, [r3, #0]
 800f972:	685a      	ldr	r2, [r3, #4]
 800f974:	68fb      	ldr	r3, [r7, #12]
 800f976:	681b      	ldr	r3, [r3, #0]
 800f978:	f042 0220 	orr.w	r2, r2, #32
 800f97c:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800f97e:	68fb      	ldr	r3, [r7, #12]
 800f980:	681b      	ldr	r3, [r3, #0]
 800f982:	685a      	ldr	r2, [r3, #4]
 800f984:	68fb      	ldr	r3, [r7, #12]
 800f986:	681b      	ldr	r3, [r3, #0]
 800f988:	f042 0202 	orr.w	r2, r2, #2
 800f98c:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800f98e:	68fb      	ldr	r3, [r7, #12]
 800f990:	2200      	movs	r2, #0
 800f992:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800f996:	7dfb      	ldrb	r3, [r7, #23]
}
 800f998:	4618      	mov	r0, r3
 800f99a:	3718      	adds	r7, #24
 800f99c:	46bd      	mov	sp, r7
 800f99e:	bd80      	pop	{r7, pc}
 800f9a0:	0800fc69 	.word	0x0800fc69
 800f9a4:	0800fbc1 	.word	0x0800fbc1
 800f9a8:	0800fc85 	.word	0x0800fc85

0800f9ac <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800f9ac:	b580      	push	{r7, lr}
 800f9ae:	b088      	sub	sp, #32
 800f9b0:	af00      	add	r7, sp, #0
 800f9b2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800f9b4:	687b      	ldr	r3, [r7, #4]
 800f9b6:	681b      	ldr	r3, [r3, #0]
 800f9b8:	685b      	ldr	r3, [r3, #4]
 800f9ba:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800f9bc:	687b      	ldr	r3, [r7, #4]
 800f9be:	681b      	ldr	r3, [r3, #0]
 800f9c0:	689b      	ldr	r3, [r3, #8]
 800f9c2:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800f9c4:	69bb      	ldr	r3, [r7, #24]
 800f9c6:	099b      	lsrs	r3, r3, #6
 800f9c8:	f003 0301 	and.w	r3, r3, #1
 800f9cc:	2b00      	cmp	r3, #0
 800f9ce:	d10f      	bne.n	800f9f0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800f9d0:	69bb      	ldr	r3, [r7, #24]
 800f9d2:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800f9d6:	2b00      	cmp	r3, #0
 800f9d8:	d00a      	beq.n	800f9f0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800f9da:	69fb      	ldr	r3, [r7, #28]
 800f9dc:	099b      	lsrs	r3, r3, #6
 800f9de:	f003 0301 	and.w	r3, r3, #1
 800f9e2:	2b00      	cmp	r3, #0
 800f9e4:	d004      	beq.n	800f9f0 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800f9e6:	687b      	ldr	r3, [r7, #4]
 800f9e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f9ea:	6878      	ldr	r0, [r7, #4]
 800f9ec:	4798      	blx	r3
    return;
 800f9ee:	e0d7      	b.n	800fba0 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800f9f0:	69bb      	ldr	r3, [r7, #24]
 800f9f2:	085b      	lsrs	r3, r3, #1
 800f9f4:	f003 0301 	and.w	r3, r3, #1
 800f9f8:	2b00      	cmp	r3, #0
 800f9fa:	d00a      	beq.n	800fa12 <HAL_SPI_IRQHandler+0x66>
 800f9fc:	69fb      	ldr	r3, [r7, #28]
 800f9fe:	09db      	lsrs	r3, r3, #7
 800fa00:	f003 0301 	and.w	r3, r3, #1
 800fa04:	2b00      	cmp	r3, #0
 800fa06:	d004      	beq.n	800fa12 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800fa08:	687b      	ldr	r3, [r7, #4]
 800fa0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800fa0c:	6878      	ldr	r0, [r7, #4]
 800fa0e:	4798      	blx	r3
    return;
 800fa10:	e0c6      	b.n	800fba0 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800fa12:	69bb      	ldr	r3, [r7, #24]
 800fa14:	095b      	lsrs	r3, r3, #5
 800fa16:	f003 0301 	and.w	r3, r3, #1
 800fa1a:	2b00      	cmp	r3, #0
 800fa1c:	d10c      	bne.n	800fa38 <HAL_SPI_IRQHandler+0x8c>
 800fa1e:	69bb      	ldr	r3, [r7, #24]
 800fa20:	099b      	lsrs	r3, r3, #6
 800fa22:	f003 0301 	and.w	r3, r3, #1
 800fa26:	2b00      	cmp	r3, #0
 800fa28:	d106      	bne.n	800fa38 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800fa2a:	69bb      	ldr	r3, [r7, #24]
 800fa2c:	0a1b      	lsrs	r3, r3, #8
 800fa2e:	f003 0301 	and.w	r3, r3, #1
 800fa32:	2b00      	cmp	r3, #0
 800fa34:	f000 80b4 	beq.w	800fba0 <HAL_SPI_IRQHandler+0x1f4>
 800fa38:	69fb      	ldr	r3, [r7, #28]
 800fa3a:	095b      	lsrs	r3, r3, #5
 800fa3c:	f003 0301 	and.w	r3, r3, #1
 800fa40:	2b00      	cmp	r3, #0
 800fa42:	f000 80ad 	beq.w	800fba0 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800fa46:	69bb      	ldr	r3, [r7, #24]
 800fa48:	099b      	lsrs	r3, r3, #6
 800fa4a:	f003 0301 	and.w	r3, r3, #1
 800fa4e:	2b00      	cmp	r3, #0
 800fa50:	d023      	beq.n	800fa9a <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800fa52:	687b      	ldr	r3, [r7, #4]
 800fa54:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800fa58:	b2db      	uxtb	r3, r3
 800fa5a:	2b03      	cmp	r3, #3
 800fa5c:	d011      	beq.n	800fa82 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800fa5e:	687b      	ldr	r3, [r7, #4]
 800fa60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800fa62:	f043 0204 	orr.w	r2, r3, #4
 800fa66:	687b      	ldr	r3, [r7, #4]
 800fa68:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800fa6a:	2300      	movs	r3, #0
 800fa6c:	617b      	str	r3, [r7, #20]
 800fa6e:	687b      	ldr	r3, [r7, #4]
 800fa70:	681b      	ldr	r3, [r3, #0]
 800fa72:	68db      	ldr	r3, [r3, #12]
 800fa74:	617b      	str	r3, [r7, #20]
 800fa76:	687b      	ldr	r3, [r7, #4]
 800fa78:	681b      	ldr	r3, [r3, #0]
 800fa7a:	689b      	ldr	r3, [r3, #8]
 800fa7c:	617b      	str	r3, [r7, #20]
 800fa7e:	697b      	ldr	r3, [r7, #20]
 800fa80:	e00b      	b.n	800fa9a <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800fa82:	2300      	movs	r3, #0
 800fa84:	613b      	str	r3, [r7, #16]
 800fa86:	687b      	ldr	r3, [r7, #4]
 800fa88:	681b      	ldr	r3, [r3, #0]
 800fa8a:	68db      	ldr	r3, [r3, #12]
 800fa8c:	613b      	str	r3, [r7, #16]
 800fa8e:	687b      	ldr	r3, [r7, #4]
 800fa90:	681b      	ldr	r3, [r3, #0]
 800fa92:	689b      	ldr	r3, [r3, #8]
 800fa94:	613b      	str	r3, [r7, #16]
 800fa96:	693b      	ldr	r3, [r7, #16]
        return;
 800fa98:	e082      	b.n	800fba0 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800fa9a:	69bb      	ldr	r3, [r7, #24]
 800fa9c:	095b      	lsrs	r3, r3, #5
 800fa9e:	f003 0301 	and.w	r3, r3, #1
 800faa2:	2b00      	cmp	r3, #0
 800faa4:	d014      	beq.n	800fad0 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800faa6:	687b      	ldr	r3, [r7, #4]
 800faa8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800faaa:	f043 0201 	orr.w	r2, r3, #1
 800faae:	687b      	ldr	r3, [r7, #4]
 800fab0:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800fab2:	2300      	movs	r3, #0
 800fab4:	60fb      	str	r3, [r7, #12]
 800fab6:	687b      	ldr	r3, [r7, #4]
 800fab8:	681b      	ldr	r3, [r3, #0]
 800faba:	689b      	ldr	r3, [r3, #8]
 800fabc:	60fb      	str	r3, [r7, #12]
 800fabe:	687b      	ldr	r3, [r7, #4]
 800fac0:	681b      	ldr	r3, [r3, #0]
 800fac2:	681a      	ldr	r2, [r3, #0]
 800fac4:	687b      	ldr	r3, [r7, #4]
 800fac6:	681b      	ldr	r3, [r3, #0]
 800fac8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800facc:	601a      	str	r2, [r3, #0]
 800face:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800fad0:	69bb      	ldr	r3, [r7, #24]
 800fad2:	0a1b      	lsrs	r3, r3, #8
 800fad4:	f003 0301 	and.w	r3, r3, #1
 800fad8:	2b00      	cmp	r3, #0
 800fada:	d00c      	beq.n	800faf6 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800fadc:	687b      	ldr	r3, [r7, #4]
 800fade:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800fae0:	f043 0208 	orr.w	r2, r3, #8
 800fae4:	687b      	ldr	r3, [r7, #4]
 800fae6:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800fae8:	2300      	movs	r3, #0
 800faea:	60bb      	str	r3, [r7, #8]
 800faec:	687b      	ldr	r3, [r7, #4]
 800faee:	681b      	ldr	r3, [r3, #0]
 800faf0:	689b      	ldr	r3, [r3, #8]
 800faf2:	60bb      	str	r3, [r7, #8]
 800faf4:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800faf6:	687b      	ldr	r3, [r7, #4]
 800faf8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800fafa:	2b00      	cmp	r3, #0
 800fafc:	d04f      	beq.n	800fb9e <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800fafe:	687b      	ldr	r3, [r7, #4]
 800fb00:	681b      	ldr	r3, [r3, #0]
 800fb02:	685a      	ldr	r2, [r3, #4]
 800fb04:	687b      	ldr	r3, [r7, #4]
 800fb06:	681b      	ldr	r3, [r3, #0]
 800fb08:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800fb0c:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800fb0e:	687b      	ldr	r3, [r7, #4]
 800fb10:	2201      	movs	r2, #1
 800fb12:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800fb16:	69fb      	ldr	r3, [r7, #28]
 800fb18:	f003 0302 	and.w	r3, r3, #2
 800fb1c:	2b00      	cmp	r3, #0
 800fb1e:	d104      	bne.n	800fb2a <HAL_SPI_IRQHandler+0x17e>
 800fb20:	69fb      	ldr	r3, [r7, #28]
 800fb22:	f003 0301 	and.w	r3, r3, #1
 800fb26:	2b00      	cmp	r3, #0
 800fb28:	d034      	beq.n	800fb94 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800fb2a:	687b      	ldr	r3, [r7, #4]
 800fb2c:	681b      	ldr	r3, [r3, #0]
 800fb2e:	685a      	ldr	r2, [r3, #4]
 800fb30:	687b      	ldr	r3, [r7, #4]
 800fb32:	681b      	ldr	r3, [r3, #0]
 800fb34:	f022 0203 	bic.w	r2, r2, #3
 800fb38:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800fb3a:	687b      	ldr	r3, [r7, #4]
 800fb3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800fb3e:	2b00      	cmp	r3, #0
 800fb40:	d011      	beq.n	800fb66 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800fb42:	687b      	ldr	r3, [r7, #4]
 800fb44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800fb46:	4a18      	ldr	r2, [pc, #96]	; (800fba8 <HAL_SPI_IRQHandler+0x1fc>)
 800fb48:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800fb4a:	687b      	ldr	r3, [r7, #4]
 800fb4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800fb4e:	4618      	mov	r0, r3
 800fb50:	f7fc ffae 	bl	800cab0 <HAL_DMA_Abort_IT>
 800fb54:	4603      	mov	r3, r0
 800fb56:	2b00      	cmp	r3, #0
 800fb58:	d005      	beq.n	800fb66 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800fb5a:	687b      	ldr	r3, [r7, #4]
 800fb5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800fb5e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800fb62:	687b      	ldr	r3, [r7, #4]
 800fb64:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800fb66:	687b      	ldr	r3, [r7, #4]
 800fb68:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800fb6a:	2b00      	cmp	r3, #0
 800fb6c:	d016      	beq.n	800fb9c <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800fb6e:	687b      	ldr	r3, [r7, #4]
 800fb70:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800fb72:	4a0d      	ldr	r2, [pc, #52]	; (800fba8 <HAL_SPI_IRQHandler+0x1fc>)
 800fb74:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800fb76:	687b      	ldr	r3, [r7, #4]
 800fb78:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800fb7a:	4618      	mov	r0, r3
 800fb7c:	f7fc ff98 	bl	800cab0 <HAL_DMA_Abort_IT>
 800fb80:	4603      	mov	r3, r0
 800fb82:	2b00      	cmp	r3, #0
 800fb84:	d00a      	beq.n	800fb9c <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800fb86:	687b      	ldr	r3, [r7, #4]
 800fb88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800fb8a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800fb8e:	687b      	ldr	r3, [r7, #4]
 800fb90:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 800fb92:	e003      	b.n	800fb9c <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800fb94:	6878      	ldr	r0, [r7, #4]
 800fb96:	f7f6 f963 	bl	8005e60 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800fb9a:	e000      	b.n	800fb9e <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800fb9c:	bf00      	nop
    return;
 800fb9e:	bf00      	nop
  }
}
 800fba0:	3720      	adds	r7, #32
 800fba2:	46bd      	mov	sp, r7
 800fba4:	bd80      	pop	{r7, pc}
 800fba6:	bf00      	nop
 800fba8:	0800fcc5 	.word	0x0800fcc5

0800fbac <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800fbac:	b480      	push	{r7}
 800fbae:	b083      	sub	sp, #12
 800fbb0:	af00      	add	r7, sp, #0
 800fbb2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 800fbb4:	bf00      	nop
 800fbb6:	370c      	adds	r7, #12
 800fbb8:	46bd      	mov	sp, r7
 800fbba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbbe:	4770      	bx	lr

0800fbc0 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800fbc0:	b580      	push	{r7, lr}
 800fbc2:	b086      	sub	sp, #24
 800fbc4:	af00      	add	r7, sp, #0
 800fbc6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800fbc8:	687b      	ldr	r3, [r7, #4]
 800fbca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fbcc:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800fbce:	f7fb ff5d 	bl	800ba8c <HAL_GetTick>
 800fbd2:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 800fbd4:	687b      	ldr	r3, [r7, #4]
 800fbd6:	681b      	ldr	r3, [r3, #0]
 800fbd8:	681b      	ldr	r3, [r3, #0]
 800fbda:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800fbde:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800fbe2:	d03b      	beq.n	800fc5c <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800fbe4:	697b      	ldr	r3, [r7, #20]
 800fbe6:	681b      	ldr	r3, [r3, #0]
 800fbe8:	685a      	ldr	r2, [r3, #4]
 800fbea:	697b      	ldr	r3, [r7, #20]
 800fbec:	681b      	ldr	r3, [r3, #0]
 800fbee:	f022 0220 	bic.w	r2, r2, #32
 800fbf2:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800fbf4:	697b      	ldr	r3, [r7, #20]
 800fbf6:	681b      	ldr	r3, [r3, #0]
 800fbf8:	685a      	ldr	r2, [r3, #4]
 800fbfa:	697b      	ldr	r3, [r7, #20]
 800fbfc:	681b      	ldr	r3, [r3, #0]
 800fbfe:	f022 0202 	bic.w	r2, r2, #2
 800fc02:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800fc04:	693a      	ldr	r2, [r7, #16]
 800fc06:	2164      	movs	r1, #100	; 0x64
 800fc08:	6978      	ldr	r0, [r7, #20]
 800fc0a:	f000 f8d9 	bl	800fdc0 <SPI_EndRxTxTransaction>
 800fc0e:	4603      	mov	r3, r0
 800fc10:	2b00      	cmp	r3, #0
 800fc12:	d005      	beq.n	800fc20 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800fc14:	697b      	ldr	r3, [r7, #20]
 800fc16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800fc18:	f043 0220 	orr.w	r2, r3, #32
 800fc1c:	697b      	ldr	r3, [r7, #20]
 800fc1e:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800fc20:	697b      	ldr	r3, [r7, #20]
 800fc22:	689b      	ldr	r3, [r3, #8]
 800fc24:	2b00      	cmp	r3, #0
 800fc26:	d10a      	bne.n	800fc3e <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800fc28:	2300      	movs	r3, #0
 800fc2a:	60fb      	str	r3, [r7, #12]
 800fc2c:	697b      	ldr	r3, [r7, #20]
 800fc2e:	681b      	ldr	r3, [r3, #0]
 800fc30:	68db      	ldr	r3, [r3, #12]
 800fc32:	60fb      	str	r3, [r7, #12]
 800fc34:	697b      	ldr	r3, [r7, #20]
 800fc36:	681b      	ldr	r3, [r3, #0]
 800fc38:	689b      	ldr	r3, [r3, #8]
 800fc3a:	60fb      	str	r3, [r7, #12]
 800fc3c:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 800fc3e:	697b      	ldr	r3, [r7, #20]
 800fc40:	2200      	movs	r2, #0
 800fc42:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->State = HAL_SPI_STATE_READY;
 800fc44:	697b      	ldr	r3, [r7, #20]
 800fc46:	2201      	movs	r2, #1
 800fc48:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800fc4c:	697b      	ldr	r3, [r7, #20]
 800fc4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800fc50:	2b00      	cmp	r3, #0
 800fc52:	d003      	beq.n	800fc5c <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800fc54:	6978      	ldr	r0, [r7, #20]
 800fc56:	f7f6 f903 	bl	8005e60 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800fc5a:	e002      	b.n	800fc62 <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 800fc5c:	6978      	ldr	r0, [r7, #20]
 800fc5e:	f7f6 f915 	bl	8005e8c <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800fc62:	3718      	adds	r7, #24
 800fc64:	46bd      	mov	sp, r7
 800fc66:	bd80      	pop	{r7, pc}

0800fc68 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 800fc68:	b580      	push	{r7, lr}
 800fc6a:	b084      	sub	sp, #16
 800fc6c:	af00      	add	r7, sp, #0
 800fc6e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800fc70:	687b      	ldr	r3, [r7, #4]
 800fc72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fc74:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 800fc76:	68f8      	ldr	r0, [r7, #12]
 800fc78:	f7ff ff98 	bl	800fbac <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800fc7c:	bf00      	nop
 800fc7e:	3710      	adds	r7, #16
 800fc80:	46bd      	mov	sp, r7
 800fc82:	bd80      	pop	{r7, pc}

0800fc84 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800fc84:	b580      	push	{r7, lr}
 800fc86:	b084      	sub	sp, #16
 800fc88:	af00      	add	r7, sp, #0
 800fc8a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800fc8c:	687b      	ldr	r3, [r7, #4]
 800fc8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fc90:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800fc92:	68fb      	ldr	r3, [r7, #12]
 800fc94:	681b      	ldr	r3, [r3, #0]
 800fc96:	685a      	ldr	r2, [r3, #4]
 800fc98:	68fb      	ldr	r3, [r7, #12]
 800fc9a:	681b      	ldr	r3, [r3, #0]
 800fc9c:	f022 0203 	bic.w	r2, r2, #3
 800fca0:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800fca2:	68fb      	ldr	r3, [r7, #12]
 800fca4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800fca6:	f043 0210 	orr.w	r2, r3, #16
 800fcaa:	68fb      	ldr	r3, [r7, #12]
 800fcac:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 800fcae:	68fb      	ldr	r3, [r7, #12]
 800fcb0:	2201      	movs	r2, #1
 800fcb2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800fcb6:	68f8      	ldr	r0, [r7, #12]
 800fcb8:	f7f6 f8d2 	bl	8005e60 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800fcbc:	bf00      	nop
 800fcbe:	3710      	adds	r7, #16
 800fcc0:	46bd      	mov	sp, r7
 800fcc2:	bd80      	pop	{r7, pc}

0800fcc4 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800fcc4:	b580      	push	{r7, lr}
 800fcc6:	b084      	sub	sp, #16
 800fcc8:	af00      	add	r7, sp, #0
 800fcca:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800fccc:	687b      	ldr	r3, [r7, #4]
 800fcce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fcd0:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800fcd2:	68fb      	ldr	r3, [r7, #12]
 800fcd4:	2200      	movs	r2, #0
 800fcd6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 800fcd8:	68fb      	ldr	r3, [r7, #12]
 800fcda:	2200      	movs	r2, #0
 800fcdc:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800fcde:	68f8      	ldr	r0, [r7, #12]
 800fce0:	f7f6 f8be 	bl	8005e60 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800fce4:	bf00      	nop
 800fce6:	3710      	adds	r7, #16
 800fce8:	46bd      	mov	sp, r7
 800fcea:	bd80      	pop	{r7, pc}

0800fcec <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800fcec:	b580      	push	{r7, lr}
 800fcee:	b084      	sub	sp, #16
 800fcf0:	af00      	add	r7, sp, #0
 800fcf2:	60f8      	str	r0, [r7, #12]
 800fcf4:	60b9      	str	r1, [r7, #8]
 800fcf6:	603b      	str	r3, [r7, #0]
 800fcf8:	4613      	mov	r3, r2
 800fcfa:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800fcfc:	e04c      	b.n	800fd98 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 800fcfe:	683b      	ldr	r3, [r7, #0]
 800fd00:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fd04:	d048      	beq.n	800fd98 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800fd06:	f7fb fec1 	bl	800ba8c <HAL_GetTick>
 800fd0a:	4602      	mov	r2, r0
 800fd0c:	69bb      	ldr	r3, [r7, #24]
 800fd0e:	1ad3      	subs	r3, r2, r3
 800fd10:	683a      	ldr	r2, [r7, #0]
 800fd12:	429a      	cmp	r2, r3
 800fd14:	d902      	bls.n	800fd1c <SPI_WaitFlagStateUntilTimeout+0x30>
 800fd16:	683b      	ldr	r3, [r7, #0]
 800fd18:	2b00      	cmp	r3, #0
 800fd1a:	d13d      	bne.n	800fd98 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800fd1c:	68fb      	ldr	r3, [r7, #12]
 800fd1e:	681b      	ldr	r3, [r3, #0]
 800fd20:	685a      	ldr	r2, [r3, #4]
 800fd22:	68fb      	ldr	r3, [r7, #12]
 800fd24:	681b      	ldr	r3, [r3, #0]
 800fd26:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800fd2a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800fd2c:	68fb      	ldr	r3, [r7, #12]
 800fd2e:	685b      	ldr	r3, [r3, #4]
 800fd30:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800fd34:	d111      	bne.n	800fd5a <SPI_WaitFlagStateUntilTimeout+0x6e>
 800fd36:	68fb      	ldr	r3, [r7, #12]
 800fd38:	689b      	ldr	r3, [r3, #8]
 800fd3a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800fd3e:	d004      	beq.n	800fd4a <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800fd40:	68fb      	ldr	r3, [r7, #12]
 800fd42:	689b      	ldr	r3, [r3, #8]
 800fd44:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800fd48:	d107      	bne.n	800fd5a <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800fd4a:	68fb      	ldr	r3, [r7, #12]
 800fd4c:	681b      	ldr	r3, [r3, #0]
 800fd4e:	681a      	ldr	r2, [r3, #0]
 800fd50:	68fb      	ldr	r3, [r7, #12]
 800fd52:	681b      	ldr	r3, [r3, #0]
 800fd54:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800fd58:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800fd5a:	68fb      	ldr	r3, [r7, #12]
 800fd5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fd5e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800fd62:	d10f      	bne.n	800fd84 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800fd64:	68fb      	ldr	r3, [r7, #12]
 800fd66:	681b      	ldr	r3, [r3, #0]
 800fd68:	681a      	ldr	r2, [r3, #0]
 800fd6a:	68fb      	ldr	r3, [r7, #12]
 800fd6c:	681b      	ldr	r3, [r3, #0]
 800fd6e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800fd72:	601a      	str	r2, [r3, #0]
 800fd74:	68fb      	ldr	r3, [r7, #12]
 800fd76:	681b      	ldr	r3, [r3, #0]
 800fd78:	681a      	ldr	r2, [r3, #0]
 800fd7a:	68fb      	ldr	r3, [r7, #12]
 800fd7c:	681b      	ldr	r3, [r3, #0]
 800fd7e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800fd82:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800fd84:	68fb      	ldr	r3, [r7, #12]
 800fd86:	2201      	movs	r2, #1
 800fd88:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800fd8c:	68fb      	ldr	r3, [r7, #12]
 800fd8e:	2200      	movs	r2, #0
 800fd90:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800fd94:	2303      	movs	r3, #3
 800fd96:	e00f      	b.n	800fdb8 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800fd98:	68fb      	ldr	r3, [r7, #12]
 800fd9a:	681b      	ldr	r3, [r3, #0]
 800fd9c:	689a      	ldr	r2, [r3, #8]
 800fd9e:	68bb      	ldr	r3, [r7, #8]
 800fda0:	4013      	ands	r3, r2
 800fda2:	68ba      	ldr	r2, [r7, #8]
 800fda4:	429a      	cmp	r2, r3
 800fda6:	bf0c      	ite	eq
 800fda8:	2301      	moveq	r3, #1
 800fdaa:	2300      	movne	r3, #0
 800fdac:	b2db      	uxtb	r3, r3
 800fdae:	461a      	mov	r2, r3
 800fdb0:	79fb      	ldrb	r3, [r7, #7]
 800fdb2:	429a      	cmp	r2, r3
 800fdb4:	d1a3      	bne.n	800fcfe <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800fdb6:	2300      	movs	r3, #0
}
 800fdb8:	4618      	mov	r0, r3
 800fdba:	3710      	adds	r7, #16
 800fdbc:	46bd      	mov	sp, r7
 800fdbe:	bd80      	pop	{r7, pc}

0800fdc0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800fdc0:	b580      	push	{r7, lr}
 800fdc2:	b088      	sub	sp, #32
 800fdc4:	af02      	add	r7, sp, #8
 800fdc6:	60f8      	str	r0, [r7, #12]
 800fdc8:	60b9      	str	r1, [r7, #8]
 800fdca:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800fdcc:	4b1b      	ldr	r3, [pc, #108]	; (800fe3c <SPI_EndRxTxTransaction+0x7c>)
 800fdce:	681b      	ldr	r3, [r3, #0]
 800fdd0:	4a1b      	ldr	r2, [pc, #108]	; (800fe40 <SPI_EndRxTxTransaction+0x80>)
 800fdd2:	fba2 2303 	umull	r2, r3, r2, r3
 800fdd6:	0d5b      	lsrs	r3, r3, #21
 800fdd8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800fddc:	fb02 f303 	mul.w	r3, r2, r3
 800fde0:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800fde2:	68fb      	ldr	r3, [r7, #12]
 800fde4:	685b      	ldr	r3, [r3, #4]
 800fde6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800fdea:	d112      	bne.n	800fe12 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800fdec:	687b      	ldr	r3, [r7, #4]
 800fdee:	9300      	str	r3, [sp, #0]
 800fdf0:	68bb      	ldr	r3, [r7, #8]
 800fdf2:	2200      	movs	r2, #0
 800fdf4:	2180      	movs	r1, #128	; 0x80
 800fdf6:	68f8      	ldr	r0, [r7, #12]
 800fdf8:	f7ff ff78 	bl	800fcec <SPI_WaitFlagStateUntilTimeout>
 800fdfc:	4603      	mov	r3, r0
 800fdfe:	2b00      	cmp	r3, #0
 800fe00:	d016      	beq.n	800fe30 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800fe02:	68fb      	ldr	r3, [r7, #12]
 800fe04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800fe06:	f043 0220 	orr.w	r2, r3, #32
 800fe0a:	68fb      	ldr	r3, [r7, #12]
 800fe0c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800fe0e:	2303      	movs	r3, #3
 800fe10:	e00f      	b.n	800fe32 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800fe12:	697b      	ldr	r3, [r7, #20]
 800fe14:	2b00      	cmp	r3, #0
 800fe16:	d00a      	beq.n	800fe2e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800fe18:	697b      	ldr	r3, [r7, #20]
 800fe1a:	3b01      	subs	r3, #1
 800fe1c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800fe1e:	68fb      	ldr	r3, [r7, #12]
 800fe20:	681b      	ldr	r3, [r3, #0]
 800fe22:	689b      	ldr	r3, [r3, #8]
 800fe24:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800fe28:	2b80      	cmp	r3, #128	; 0x80
 800fe2a:	d0f2      	beq.n	800fe12 <SPI_EndRxTxTransaction+0x52>
 800fe2c:	e000      	b.n	800fe30 <SPI_EndRxTxTransaction+0x70>
        break;
 800fe2e:	bf00      	nop
  }

  return HAL_OK;
 800fe30:	2300      	movs	r3, #0
}
 800fe32:	4618      	mov	r0, r3
 800fe34:	3718      	adds	r7, #24
 800fe36:	46bd      	mov	sp, r7
 800fe38:	bd80      	pop	{r7, pc}
 800fe3a:	bf00      	nop
 800fe3c:	20000000 	.word	0x20000000
 800fe40:	165e9f81 	.word	0x165e9f81

0800fe44 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800fe44:	b580      	push	{r7, lr}
 800fe46:	b082      	sub	sp, #8
 800fe48:	af00      	add	r7, sp, #0
 800fe4a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800fe4c:	687b      	ldr	r3, [r7, #4]
 800fe4e:	2b00      	cmp	r3, #0
 800fe50:	d101      	bne.n	800fe56 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800fe52:	2301      	movs	r3, #1
 800fe54:	e01d      	b.n	800fe92 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800fe56:	687b      	ldr	r3, [r7, #4]
 800fe58:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800fe5c:	b2db      	uxtb	r3, r3
 800fe5e:	2b00      	cmp	r3, #0
 800fe60:	d106      	bne.n	800fe70 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800fe62:	687b      	ldr	r3, [r7, #4]
 800fe64:	2200      	movs	r2, #0
 800fe66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800fe6a:	6878      	ldr	r0, [r7, #4]
 800fe6c:	f7f5 fd64 	bl	8005938 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800fe70:	687b      	ldr	r3, [r7, #4]
 800fe72:	2202      	movs	r2, #2
 800fe74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800fe78:	687b      	ldr	r3, [r7, #4]
 800fe7a:	681a      	ldr	r2, [r3, #0]
 800fe7c:	687b      	ldr	r3, [r7, #4]
 800fe7e:	3304      	adds	r3, #4
 800fe80:	4619      	mov	r1, r3
 800fe82:	4610      	mov	r0, r2
 800fe84:	f000 fb36 	bl	80104f4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800fe88:	687b      	ldr	r3, [r7, #4]
 800fe8a:	2201      	movs	r2, #1
 800fe8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800fe90:	2300      	movs	r3, #0
}
 800fe92:	4618      	mov	r0, r3
 800fe94:	3708      	adds	r7, #8
 800fe96:	46bd      	mov	sp, r7
 800fe98:	bd80      	pop	{r7, pc}

0800fe9a <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800fe9a:	b580      	push	{r7, lr}
 800fe9c:	b082      	sub	sp, #8
 800fe9e:	af00      	add	r7, sp, #0
 800fea0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800fea2:	687b      	ldr	r3, [r7, #4]
 800fea4:	2b00      	cmp	r3, #0
 800fea6:	d101      	bne.n	800feac <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800fea8:	2301      	movs	r3, #1
 800feaa:	e01d      	b.n	800fee8 <HAL_TIM_IC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800feac:	687b      	ldr	r3, [r7, #4]
 800feae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800feb2:	b2db      	uxtb	r3, r3
 800feb4:	2b00      	cmp	r3, #0
 800feb6:	d106      	bne.n	800fec6 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800feb8:	687b      	ldr	r3, [r7, #4]
 800feba:	2200      	movs	r2, #0
 800febc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800fec0:	6878      	ldr	r0, [r7, #4]
 800fec2:	f000 f815 	bl	800fef0 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800fec6:	687b      	ldr	r3, [r7, #4]
 800fec8:	2202      	movs	r2, #2
 800feca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800fece:	687b      	ldr	r3, [r7, #4]
 800fed0:	681a      	ldr	r2, [r3, #0]
 800fed2:	687b      	ldr	r3, [r7, #4]
 800fed4:	3304      	adds	r3, #4
 800fed6:	4619      	mov	r1, r3
 800fed8:	4610      	mov	r0, r2
 800feda:	f000 fb0b 	bl	80104f4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800fede:	687b      	ldr	r3, [r7, #4]
 800fee0:	2201      	movs	r2, #1
 800fee2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800fee6:	2300      	movs	r3, #0
}
 800fee8:	4618      	mov	r0, r3
 800feea:	3708      	adds	r7, #8
 800feec:	46bd      	mov	sp, r7
 800feee:	bd80      	pop	{r7, pc}

0800fef0 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800fef0:	b480      	push	{r7}
 800fef2:	b083      	sub	sp, #12
 800fef4:	af00      	add	r7, sp, #0
 800fef6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800fef8:	bf00      	nop
 800fefa:	370c      	adds	r7, #12
 800fefc:	46bd      	mov	sp, r7
 800fefe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff02:	4770      	bx	lr

0800ff04 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800ff04:	b580      	push	{r7, lr}
 800ff06:	b084      	sub	sp, #16
 800ff08:	af00      	add	r7, sp, #0
 800ff0a:	6078      	str	r0, [r7, #4]
 800ff0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800ff0e:	683b      	ldr	r3, [r7, #0]
 800ff10:	2b0c      	cmp	r3, #12
 800ff12:	d841      	bhi.n	800ff98 <HAL_TIM_IC_Start_IT+0x94>
 800ff14:	a201      	add	r2, pc, #4	; (adr r2, 800ff1c <HAL_TIM_IC_Start_IT+0x18>)
 800ff16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ff1a:	bf00      	nop
 800ff1c:	0800ff51 	.word	0x0800ff51
 800ff20:	0800ff99 	.word	0x0800ff99
 800ff24:	0800ff99 	.word	0x0800ff99
 800ff28:	0800ff99 	.word	0x0800ff99
 800ff2c:	0800ff63 	.word	0x0800ff63
 800ff30:	0800ff99 	.word	0x0800ff99
 800ff34:	0800ff99 	.word	0x0800ff99
 800ff38:	0800ff99 	.word	0x0800ff99
 800ff3c:	0800ff75 	.word	0x0800ff75
 800ff40:	0800ff99 	.word	0x0800ff99
 800ff44:	0800ff99 	.word	0x0800ff99
 800ff48:	0800ff99 	.word	0x0800ff99
 800ff4c:	0800ff87 	.word	0x0800ff87
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800ff50:	687b      	ldr	r3, [r7, #4]
 800ff52:	681b      	ldr	r3, [r3, #0]
 800ff54:	68da      	ldr	r2, [r3, #12]
 800ff56:	687b      	ldr	r3, [r7, #4]
 800ff58:	681b      	ldr	r3, [r3, #0]
 800ff5a:	f042 0202 	orr.w	r2, r2, #2
 800ff5e:	60da      	str	r2, [r3, #12]
      break;
 800ff60:	e01b      	b.n	800ff9a <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800ff62:	687b      	ldr	r3, [r7, #4]
 800ff64:	681b      	ldr	r3, [r3, #0]
 800ff66:	68da      	ldr	r2, [r3, #12]
 800ff68:	687b      	ldr	r3, [r7, #4]
 800ff6a:	681b      	ldr	r3, [r3, #0]
 800ff6c:	f042 0204 	orr.w	r2, r2, #4
 800ff70:	60da      	str	r2, [r3, #12]
      break;
 800ff72:	e012      	b.n	800ff9a <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800ff74:	687b      	ldr	r3, [r7, #4]
 800ff76:	681b      	ldr	r3, [r3, #0]
 800ff78:	68da      	ldr	r2, [r3, #12]
 800ff7a:	687b      	ldr	r3, [r7, #4]
 800ff7c:	681b      	ldr	r3, [r3, #0]
 800ff7e:	f042 0208 	orr.w	r2, r2, #8
 800ff82:	60da      	str	r2, [r3, #12]
      break;
 800ff84:	e009      	b.n	800ff9a <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800ff86:	687b      	ldr	r3, [r7, #4]
 800ff88:	681b      	ldr	r3, [r3, #0]
 800ff8a:	68da      	ldr	r2, [r3, #12]
 800ff8c:	687b      	ldr	r3, [r7, #4]
 800ff8e:	681b      	ldr	r3, [r3, #0]
 800ff90:	f042 0210 	orr.w	r2, r2, #16
 800ff94:	60da      	str	r2, [r3, #12]
      break;
 800ff96:	e000      	b.n	800ff9a <HAL_TIM_IC_Start_IT+0x96>
    }

    default:
      break;
 800ff98:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800ff9a:	687b      	ldr	r3, [r7, #4]
 800ff9c:	681b      	ldr	r3, [r3, #0]
 800ff9e:	2201      	movs	r2, #1
 800ffa0:	6839      	ldr	r1, [r7, #0]
 800ffa2:	4618      	mov	r0, r3
 800ffa4:	f000 fcde 	bl	8010964 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ffa8:	687b      	ldr	r3, [r7, #4]
 800ffaa:	681b      	ldr	r3, [r3, #0]
 800ffac:	689b      	ldr	r3, [r3, #8]
 800ffae:	f003 0307 	and.w	r3, r3, #7
 800ffb2:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ffb4:	68fb      	ldr	r3, [r7, #12]
 800ffb6:	2b06      	cmp	r3, #6
 800ffb8:	d007      	beq.n	800ffca <HAL_TIM_IC_Start_IT+0xc6>
  {
    __HAL_TIM_ENABLE(htim);
 800ffba:	687b      	ldr	r3, [r7, #4]
 800ffbc:	681b      	ldr	r3, [r3, #0]
 800ffbe:	681a      	ldr	r2, [r3, #0]
 800ffc0:	687b      	ldr	r3, [r7, #4]
 800ffc2:	681b      	ldr	r3, [r3, #0]
 800ffc4:	f042 0201 	orr.w	r2, r2, #1
 800ffc8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800ffca:	2300      	movs	r3, #0
}
 800ffcc:	4618      	mov	r0, r3
 800ffce:	3710      	adds	r7, #16
 800ffd0:	46bd      	mov	sp, r7
 800ffd2:	bd80      	pop	{r7, pc}

0800ffd4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800ffd4:	b580      	push	{r7, lr}
 800ffd6:	b082      	sub	sp, #8
 800ffd8:	af00      	add	r7, sp, #0
 800ffda:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800ffdc:	687b      	ldr	r3, [r7, #4]
 800ffde:	681b      	ldr	r3, [r3, #0]
 800ffe0:	691b      	ldr	r3, [r3, #16]
 800ffe2:	f003 0302 	and.w	r3, r3, #2
 800ffe6:	2b02      	cmp	r3, #2
 800ffe8:	d122      	bne.n	8010030 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800ffea:	687b      	ldr	r3, [r7, #4]
 800ffec:	681b      	ldr	r3, [r3, #0]
 800ffee:	68db      	ldr	r3, [r3, #12]
 800fff0:	f003 0302 	and.w	r3, r3, #2
 800fff4:	2b02      	cmp	r3, #2
 800fff6:	d11b      	bne.n	8010030 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800fff8:	687b      	ldr	r3, [r7, #4]
 800fffa:	681b      	ldr	r3, [r3, #0]
 800fffc:	f06f 0202 	mvn.w	r2, #2
 8010000:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8010002:	687b      	ldr	r3, [r7, #4]
 8010004:	2201      	movs	r2, #1
 8010006:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8010008:	687b      	ldr	r3, [r7, #4]
 801000a:	681b      	ldr	r3, [r3, #0]
 801000c:	699b      	ldr	r3, [r3, #24]
 801000e:	f003 0303 	and.w	r3, r3, #3
 8010012:	2b00      	cmp	r3, #0
 8010014:	d003      	beq.n	801001e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8010016:	6878      	ldr	r0, [r7, #4]
 8010018:	f7f5 fcde 	bl	80059d8 <HAL_TIM_IC_CaptureCallback>
 801001c:	e005      	b.n	801002a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 801001e:	6878      	ldr	r0, [r7, #4]
 8010020:	f000 fa4a 	bl	80104b8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8010024:	6878      	ldr	r0, [r7, #4]
 8010026:	f000 fa51 	bl	80104cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801002a:	687b      	ldr	r3, [r7, #4]
 801002c:	2200      	movs	r2, #0
 801002e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8010030:	687b      	ldr	r3, [r7, #4]
 8010032:	681b      	ldr	r3, [r3, #0]
 8010034:	691b      	ldr	r3, [r3, #16]
 8010036:	f003 0304 	and.w	r3, r3, #4
 801003a:	2b04      	cmp	r3, #4
 801003c:	d122      	bne.n	8010084 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 801003e:	687b      	ldr	r3, [r7, #4]
 8010040:	681b      	ldr	r3, [r3, #0]
 8010042:	68db      	ldr	r3, [r3, #12]
 8010044:	f003 0304 	and.w	r3, r3, #4
 8010048:	2b04      	cmp	r3, #4
 801004a:	d11b      	bne.n	8010084 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 801004c:	687b      	ldr	r3, [r7, #4]
 801004e:	681b      	ldr	r3, [r3, #0]
 8010050:	f06f 0204 	mvn.w	r2, #4
 8010054:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8010056:	687b      	ldr	r3, [r7, #4]
 8010058:	2202      	movs	r2, #2
 801005a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 801005c:	687b      	ldr	r3, [r7, #4]
 801005e:	681b      	ldr	r3, [r3, #0]
 8010060:	699b      	ldr	r3, [r3, #24]
 8010062:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8010066:	2b00      	cmp	r3, #0
 8010068:	d003      	beq.n	8010072 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 801006a:	6878      	ldr	r0, [r7, #4]
 801006c:	f7f5 fcb4 	bl	80059d8 <HAL_TIM_IC_CaptureCallback>
 8010070:	e005      	b.n	801007e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8010072:	6878      	ldr	r0, [r7, #4]
 8010074:	f000 fa20 	bl	80104b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8010078:	6878      	ldr	r0, [r7, #4]
 801007a:	f000 fa27 	bl	80104cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801007e:	687b      	ldr	r3, [r7, #4]
 8010080:	2200      	movs	r2, #0
 8010082:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8010084:	687b      	ldr	r3, [r7, #4]
 8010086:	681b      	ldr	r3, [r3, #0]
 8010088:	691b      	ldr	r3, [r3, #16]
 801008a:	f003 0308 	and.w	r3, r3, #8
 801008e:	2b08      	cmp	r3, #8
 8010090:	d122      	bne.n	80100d8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8010092:	687b      	ldr	r3, [r7, #4]
 8010094:	681b      	ldr	r3, [r3, #0]
 8010096:	68db      	ldr	r3, [r3, #12]
 8010098:	f003 0308 	and.w	r3, r3, #8
 801009c:	2b08      	cmp	r3, #8
 801009e:	d11b      	bne.n	80100d8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80100a0:	687b      	ldr	r3, [r7, #4]
 80100a2:	681b      	ldr	r3, [r3, #0]
 80100a4:	f06f 0208 	mvn.w	r2, #8
 80100a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80100aa:	687b      	ldr	r3, [r7, #4]
 80100ac:	2204      	movs	r2, #4
 80100ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80100b0:	687b      	ldr	r3, [r7, #4]
 80100b2:	681b      	ldr	r3, [r3, #0]
 80100b4:	69db      	ldr	r3, [r3, #28]
 80100b6:	f003 0303 	and.w	r3, r3, #3
 80100ba:	2b00      	cmp	r3, #0
 80100bc:	d003      	beq.n	80100c6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80100be:	6878      	ldr	r0, [r7, #4]
 80100c0:	f7f5 fc8a 	bl	80059d8 <HAL_TIM_IC_CaptureCallback>
 80100c4:	e005      	b.n	80100d2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80100c6:	6878      	ldr	r0, [r7, #4]
 80100c8:	f000 f9f6 	bl	80104b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80100cc:	6878      	ldr	r0, [r7, #4]
 80100ce:	f000 f9fd 	bl	80104cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80100d2:	687b      	ldr	r3, [r7, #4]
 80100d4:	2200      	movs	r2, #0
 80100d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80100d8:	687b      	ldr	r3, [r7, #4]
 80100da:	681b      	ldr	r3, [r3, #0]
 80100dc:	691b      	ldr	r3, [r3, #16]
 80100de:	f003 0310 	and.w	r3, r3, #16
 80100e2:	2b10      	cmp	r3, #16
 80100e4:	d122      	bne.n	801012c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80100e6:	687b      	ldr	r3, [r7, #4]
 80100e8:	681b      	ldr	r3, [r3, #0]
 80100ea:	68db      	ldr	r3, [r3, #12]
 80100ec:	f003 0310 	and.w	r3, r3, #16
 80100f0:	2b10      	cmp	r3, #16
 80100f2:	d11b      	bne.n	801012c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80100f4:	687b      	ldr	r3, [r7, #4]
 80100f6:	681b      	ldr	r3, [r3, #0]
 80100f8:	f06f 0210 	mvn.w	r2, #16
 80100fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80100fe:	687b      	ldr	r3, [r7, #4]
 8010100:	2208      	movs	r2, #8
 8010102:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8010104:	687b      	ldr	r3, [r7, #4]
 8010106:	681b      	ldr	r3, [r3, #0]
 8010108:	69db      	ldr	r3, [r3, #28]
 801010a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 801010e:	2b00      	cmp	r3, #0
 8010110:	d003      	beq.n	801011a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8010112:	6878      	ldr	r0, [r7, #4]
 8010114:	f7f5 fc60 	bl	80059d8 <HAL_TIM_IC_CaptureCallback>
 8010118:	e005      	b.n	8010126 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 801011a:	6878      	ldr	r0, [r7, #4]
 801011c:	f000 f9cc 	bl	80104b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8010120:	6878      	ldr	r0, [r7, #4]
 8010122:	f000 f9d3 	bl	80104cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8010126:	687b      	ldr	r3, [r7, #4]
 8010128:	2200      	movs	r2, #0
 801012a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 801012c:	687b      	ldr	r3, [r7, #4]
 801012e:	681b      	ldr	r3, [r3, #0]
 8010130:	691b      	ldr	r3, [r3, #16]
 8010132:	f003 0301 	and.w	r3, r3, #1
 8010136:	2b01      	cmp	r3, #1
 8010138:	d10e      	bne.n	8010158 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 801013a:	687b      	ldr	r3, [r7, #4]
 801013c:	681b      	ldr	r3, [r3, #0]
 801013e:	68db      	ldr	r3, [r3, #12]
 8010140:	f003 0301 	and.w	r3, r3, #1
 8010144:	2b01      	cmp	r3, #1
 8010146:	d107      	bne.n	8010158 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8010148:	687b      	ldr	r3, [r7, #4]
 801014a:	681b      	ldr	r3, [r3, #0]
 801014c:	f06f 0201 	mvn.w	r2, #1
 8010150:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8010152:	6878      	ldr	r0, [r7, #4]
 8010154:	f000 f9a6 	bl	80104a4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8010158:	687b      	ldr	r3, [r7, #4]
 801015a:	681b      	ldr	r3, [r3, #0]
 801015c:	691b      	ldr	r3, [r3, #16]
 801015e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8010162:	2b80      	cmp	r3, #128	; 0x80
 8010164:	d10e      	bne.n	8010184 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8010166:	687b      	ldr	r3, [r7, #4]
 8010168:	681b      	ldr	r3, [r3, #0]
 801016a:	68db      	ldr	r3, [r3, #12]
 801016c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8010170:	2b80      	cmp	r3, #128	; 0x80
 8010172:	d107      	bne.n	8010184 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8010174:	687b      	ldr	r3, [r7, #4]
 8010176:	681b      	ldr	r3, [r3, #0]
 8010178:	f06f 0280 	mvn.w	r2, #128	; 0x80
 801017c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 801017e:	6878      	ldr	r0, [r7, #4]
 8010180:	f000 fc8e 	bl	8010aa0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8010184:	687b      	ldr	r3, [r7, #4]
 8010186:	681b      	ldr	r3, [r3, #0]
 8010188:	691b      	ldr	r3, [r3, #16]
 801018a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801018e:	2b40      	cmp	r3, #64	; 0x40
 8010190:	d10e      	bne.n	80101b0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8010192:	687b      	ldr	r3, [r7, #4]
 8010194:	681b      	ldr	r3, [r3, #0]
 8010196:	68db      	ldr	r3, [r3, #12]
 8010198:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801019c:	2b40      	cmp	r3, #64	; 0x40
 801019e:	d107      	bne.n	80101b0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80101a0:	687b      	ldr	r3, [r7, #4]
 80101a2:	681b      	ldr	r3, [r3, #0]
 80101a4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80101a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80101aa:	6878      	ldr	r0, [r7, #4]
 80101ac:	f000 f998 	bl	80104e0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80101b0:	687b      	ldr	r3, [r7, #4]
 80101b2:	681b      	ldr	r3, [r3, #0]
 80101b4:	691b      	ldr	r3, [r3, #16]
 80101b6:	f003 0320 	and.w	r3, r3, #32
 80101ba:	2b20      	cmp	r3, #32
 80101bc:	d10e      	bne.n	80101dc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80101be:	687b      	ldr	r3, [r7, #4]
 80101c0:	681b      	ldr	r3, [r3, #0]
 80101c2:	68db      	ldr	r3, [r3, #12]
 80101c4:	f003 0320 	and.w	r3, r3, #32
 80101c8:	2b20      	cmp	r3, #32
 80101ca:	d107      	bne.n	80101dc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80101cc:	687b      	ldr	r3, [r7, #4]
 80101ce:	681b      	ldr	r3, [r3, #0]
 80101d0:	f06f 0220 	mvn.w	r2, #32
 80101d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80101d6:	6878      	ldr	r0, [r7, #4]
 80101d8:	f000 fc58 	bl	8010a8c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80101dc:	bf00      	nop
 80101de:	3708      	adds	r7, #8
 80101e0:	46bd      	mov	sp, r7
 80101e2:	bd80      	pop	{r7, pc}

080101e4 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80101e4:	b580      	push	{r7, lr}
 80101e6:	b084      	sub	sp, #16
 80101e8:	af00      	add	r7, sp, #0
 80101ea:	60f8      	str	r0, [r7, #12]
 80101ec:	60b9      	str	r1, [r7, #8]
 80101ee:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80101f0:	68fb      	ldr	r3, [r7, #12]
 80101f2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80101f6:	2b01      	cmp	r3, #1
 80101f8:	d101      	bne.n	80101fe <HAL_TIM_IC_ConfigChannel+0x1a>
 80101fa:	2302      	movs	r3, #2
 80101fc:	e08a      	b.n	8010314 <HAL_TIM_IC_ConfigChannel+0x130>
 80101fe:	68fb      	ldr	r3, [r7, #12]
 8010200:	2201      	movs	r2, #1
 8010202:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8010206:	68fb      	ldr	r3, [r7, #12]
 8010208:	2202      	movs	r2, #2
 801020a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (Channel == TIM_CHANNEL_1)
 801020e:	687b      	ldr	r3, [r7, #4]
 8010210:	2b00      	cmp	r3, #0
 8010212:	d11b      	bne.n	801024c <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8010214:	68fb      	ldr	r3, [r7, #12]
 8010216:	6818      	ldr	r0, [r3, #0]
 8010218:	68bb      	ldr	r3, [r7, #8]
 801021a:	6819      	ldr	r1, [r3, #0]
 801021c:	68bb      	ldr	r3, [r7, #8]
 801021e:	685a      	ldr	r2, [r3, #4]
 8010220:	68bb      	ldr	r3, [r7, #8]
 8010222:	68db      	ldr	r3, [r3, #12]
 8010224:	f000 f9e6 	bl	80105f4 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8010228:	68fb      	ldr	r3, [r7, #12]
 801022a:	681b      	ldr	r3, [r3, #0]
 801022c:	699a      	ldr	r2, [r3, #24]
 801022e:	68fb      	ldr	r3, [r7, #12]
 8010230:	681b      	ldr	r3, [r3, #0]
 8010232:	f022 020c 	bic.w	r2, r2, #12
 8010236:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8010238:	68fb      	ldr	r3, [r7, #12]
 801023a:	681b      	ldr	r3, [r3, #0]
 801023c:	6999      	ldr	r1, [r3, #24]
 801023e:	68bb      	ldr	r3, [r7, #8]
 8010240:	689a      	ldr	r2, [r3, #8]
 8010242:	68fb      	ldr	r3, [r7, #12]
 8010244:	681b      	ldr	r3, [r3, #0]
 8010246:	430a      	orrs	r2, r1
 8010248:	619a      	str	r2, [r3, #24]
 801024a:	e05a      	b.n	8010302 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_2)
 801024c:	687b      	ldr	r3, [r7, #4]
 801024e:	2b04      	cmp	r3, #4
 8010250:	d11c      	bne.n	801028c <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8010252:	68fb      	ldr	r3, [r7, #12]
 8010254:	6818      	ldr	r0, [r3, #0]
 8010256:	68bb      	ldr	r3, [r7, #8]
 8010258:	6819      	ldr	r1, [r3, #0]
 801025a:	68bb      	ldr	r3, [r7, #8]
 801025c:	685a      	ldr	r2, [r3, #4]
 801025e:	68bb      	ldr	r3, [r7, #8]
 8010260:	68db      	ldr	r3, [r3, #12]
 8010262:	f000 fa5e 	bl	8010722 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8010266:	68fb      	ldr	r3, [r7, #12]
 8010268:	681b      	ldr	r3, [r3, #0]
 801026a:	699a      	ldr	r2, [r3, #24]
 801026c:	68fb      	ldr	r3, [r7, #12]
 801026e:	681b      	ldr	r3, [r3, #0]
 8010270:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8010274:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8010276:	68fb      	ldr	r3, [r7, #12]
 8010278:	681b      	ldr	r3, [r3, #0]
 801027a:	6999      	ldr	r1, [r3, #24]
 801027c:	68bb      	ldr	r3, [r7, #8]
 801027e:	689b      	ldr	r3, [r3, #8]
 8010280:	021a      	lsls	r2, r3, #8
 8010282:	68fb      	ldr	r3, [r7, #12]
 8010284:	681b      	ldr	r3, [r3, #0]
 8010286:	430a      	orrs	r2, r1
 8010288:	619a      	str	r2, [r3, #24]
 801028a:	e03a      	b.n	8010302 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_3)
 801028c:	687b      	ldr	r3, [r7, #4]
 801028e:	2b08      	cmp	r3, #8
 8010290:	d11b      	bne.n	80102ca <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8010292:	68fb      	ldr	r3, [r7, #12]
 8010294:	6818      	ldr	r0, [r3, #0]
 8010296:	68bb      	ldr	r3, [r7, #8]
 8010298:	6819      	ldr	r1, [r3, #0]
 801029a:	68bb      	ldr	r3, [r7, #8]
 801029c:	685a      	ldr	r2, [r3, #4]
 801029e:	68bb      	ldr	r3, [r7, #8]
 80102a0:	68db      	ldr	r3, [r3, #12]
 80102a2:	f000 faab 	bl	80107fc <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80102a6:	68fb      	ldr	r3, [r7, #12]
 80102a8:	681b      	ldr	r3, [r3, #0]
 80102aa:	69da      	ldr	r2, [r3, #28]
 80102ac:	68fb      	ldr	r3, [r7, #12]
 80102ae:	681b      	ldr	r3, [r3, #0]
 80102b0:	f022 020c 	bic.w	r2, r2, #12
 80102b4:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80102b6:	68fb      	ldr	r3, [r7, #12]
 80102b8:	681b      	ldr	r3, [r3, #0]
 80102ba:	69d9      	ldr	r1, [r3, #28]
 80102bc:	68bb      	ldr	r3, [r7, #8]
 80102be:	689a      	ldr	r2, [r3, #8]
 80102c0:	68fb      	ldr	r3, [r7, #12]
 80102c2:	681b      	ldr	r3, [r3, #0]
 80102c4:	430a      	orrs	r2, r1
 80102c6:	61da      	str	r2, [r3, #28]
 80102c8:	e01b      	b.n	8010302 <HAL_TIM_IC_ConfigChannel+0x11e>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80102ca:	68fb      	ldr	r3, [r7, #12]
 80102cc:	6818      	ldr	r0, [r3, #0]
 80102ce:	68bb      	ldr	r3, [r7, #8]
 80102d0:	6819      	ldr	r1, [r3, #0]
 80102d2:	68bb      	ldr	r3, [r7, #8]
 80102d4:	685a      	ldr	r2, [r3, #4]
 80102d6:	68bb      	ldr	r3, [r7, #8]
 80102d8:	68db      	ldr	r3, [r3, #12]
 80102da:	f000 facb 	bl	8010874 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80102de:	68fb      	ldr	r3, [r7, #12]
 80102e0:	681b      	ldr	r3, [r3, #0]
 80102e2:	69da      	ldr	r2, [r3, #28]
 80102e4:	68fb      	ldr	r3, [r7, #12]
 80102e6:	681b      	ldr	r3, [r3, #0]
 80102e8:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80102ec:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80102ee:	68fb      	ldr	r3, [r7, #12]
 80102f0:	681b      	ldr	r3, [r3, #0]
 80102f2:	69d9      	ldr	r1, [r3, #28]
 80102f4:	68bb      	ldr	r3, [r7, #8]
 80102f6:	689b      	ldr	r3, [r3, #8]
 80102f8:	021a      	lsls	r2, r3, #8
 80102fa:	68fb      	ldr	r3, [r7, #12]
 80102fc:	681b      	ldr	r3, [r3, #0]
 80102fe:	430a      	orrs	r2, r1
 8010300:	61da      	str	r2, [r3, #28]
  }

  htim->State = HAL_TIM_STATE_READY;
 8010302:	68fb      	ldr	r3, [r7, #12]
 8010304:	2201      	movs	r2, #1
 8010306:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 801030a:	68fb      	ldr	r3, [r7, #12]
 801030c:	2200      	movs	r2, #0
 801030e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8010312:	2300      	movs	r3, #0
}
 8010314:	4618      	mov	r0, r3
 8010316:	3710      	adds	r7, #16
 8010318:	46bd      	mov	sp, r7
 801031a:	bd80      	pop	{r7, pc}

0801031c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 801031c:	b580      	push	{r7, lr}
 801031e:	b084      	sub	sp, #16
 8010320:	af00      	add	r7, sp, #0
 8010322:	6078      	str	r0, [r7, #4]
 8010324:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8010326:	687b      	ldr	r3, [r7, #4]
 8010328:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 801032c:	2b01      	cmp	r3, #1
 801032e:	d101      	bne.n	8010334 <HAL_TIM_ConfigClockSource+0x18>
 8010330:	2302      	movs	r3, #2
 8010332:	e0b3      	b.n	801049c <HAL_TIM_ConfigClockSource+0x180>
 8010334:	687b      	ldr	r3, [r7, #4]
 8010336:	2201      	movs	r2, #1
 8010338:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 801033c:	687b      	ldr	r3, [r7, #4]
 801033e:	2202      	movs	r2, #2
 8010340:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8010344:	687b      	ldr	r3, [r7, #4]
 8010346:	681b      	ldr	r3, [r3, #0]
 8010348:	689b      	ldr	r3, [r3, #8]
 801034a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 801034c:	68fb      	ldr	r3, [r7, #12]
 801034e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8010352:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8010354:	68fb      	ldr	r3, [r7, #12]
 8010356:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 801035a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 801035c:	687b      	ldr	r3, [r7, #4]
 801035e:	681b      	ldr	r3, [r3, #0]
 8010360:	68fa      	ldr	r2, [r7, #12]
 8010362:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8010364:	683b      	ldr	r3, [r7, #0]
 8010366:	681b      	ldr	r3, [r3, #0]
 8010368:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 801036c:	d03e      	beq.n	80103ec <HAL_TIM_ConfigClockSource+0xd0>
 801036e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8010372:	f200 8087 	bhi.w	8010484 <HAL_TIM_ConfigClockSource+0x168>
 8010376:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 801037a:	f000 8085 	beq.w	8010488 <HAL_TIM_ConfigClockSource+0x16c>
 801037e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8010382:	d87f      	bhi.n	8010484 <HAL_TIM_ConfigClockSource+0x168>
 8010384:	2b70      	cmp	r3, #112	; 0x70
 8010386:	d01a      	beq.n	80103be <HAL_TIM_ConfigClockSource+0xa2>
 8010388:	2b70      	cmp	r3, #112	; 0x70
 801038a:	d87b      	bhi.n	8010484 <HAL_TIM_ConfigClockSource+0x168>
 801038c:	2b60      	cmp	r3, #96	; 0x60
 801038e:	d050      	beq.n	8010432 <HAL_TIM_ConfigClockSource+0x116>
 8010390:	2b60      	cmp	r3, #96	; 0x60
 8010392:	d877      	bhi.n	8010484 <HAL_TIM_ConfigClockSource+0x168>
 8010394:	2b50      	cmp	r3, #80	; 0x50
 8010396:	d03c      	beq.n	8010412 <HAL_TIM_ConfigClockSource+0xf6>
 8010398:	2b50      	cmp	r3, #80	; 0x50
 801039a:	d873      	bhi.n	8010484 <HAL_TIM_ConfigClockSource+0x168>
 801039c:	2b40      	cmp	r3, #64	; 0x40
 801039e:	d058      	beq.n	8010452 <HAL_TIM_ConfigClockSource+0x136>
 80103a0:	2b40      	cmp	r3, #64	; 0x40
 80103a2:	d86f      	bhi.n	8010484 <HAL_TIM_ConfigClockSource+0x168>
 80103a4:	2b30      	cmp	r3, #48	; 0x30
 80103a6:	d064      	beq.n	8010472 <HAL_TIM_ConfigClockSource+0x156>
 80103a8:	2b30      	cmp	r3, #48	; 0x30
 80103aa:	d86b      	bhi.n	8010484 <HAL_TIM_ConfigClockSource+0x168>
 80103ac:	2b20      	cmp	r3, #32
 80103ae:	d060      	beq.n	8010472 <HAL_TIM_ConfigClockSource+0x156>
 80103b0:	2b20      	cmp	r3, #32
 80103b2:	d867      	bhi.n	8010484 <HAL_TIM_ConfigClockSource+0x168>
 80103b4:	2b00      	cmp	r3, #0
 80103b6:	d05c      	beq.n	8010472 <HAL_TIM_ConfigClockSource+0x156>
 80103b8:	2b10      	cmp	r3, #16
 80103ba:	d05a      	beq.n	8010472 <HAL_TIM_ConfigClockSource+0x156>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80103bc:	e062      	b.n	8010484 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80103be:	687b      	ldr	r3, [r7, #4]
 80103c0:	6818      	ldr	r0, [r3, #0]
 80103c2:	683b      	ldr	r3, [r7, #0]
 80103c4:	6899      	ldr	r1, [r3, #8]
 80103c6:	683b      	ldr	r3, [r7, #0]
 80103c8:	685a      	ldr	r2, [r3, #4]
 80103ca:	683b      	ldr	r3, [r7, #0]
 80103cc:	68db      	ldr	r3, [r3, #12]
 80103ce:	f000 faa9 	bl	8010924 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80103d2:	687b      	ldr	r3, [r7, #4]
 80103d4:	681b      	ldr	r3, [r3, #0]
 80103d6:	689b      	ldr	r3, [r3, #8]
 80103d8:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80103da:	68fb      	ldr	r3, [r7, #12]
 80103dc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80103e0:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80103e2:	687b      	ldr	r3, [r7, #4]
 80103e4:	681b      	ldr	r3, [r3, #0]
 80103e6:	68fa      	ldr	r2, [r7, #12]
 80103e8:	609a      	str	r2, [r3, #8]
      break;
 80103ea:	e04e      	b.n	801048a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80103ec:	687b      	ldr	r3, [r7, #4]
 80103ee:	6818      	ldr	r0, [r3, #0]
 80103f0:	683b      	ldr	r3, [r7, #0]
 80103f2:	6899      	ldr	r1, [r3, #8]
 80103f4:	683b      	ldr	r3, [r7, #0]
 80103f6:	685a      	ldr	r2, [r3, #4]
 80103f8:	683b      	ldr	r3, [r7, #0]
 80103fa:	68db      	ldr	r3, [r3, #12]
 80103fc:	f000 fa92 	bl	8010924 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8010400:	687b      	ldr	r3, [r7, #4]
 8010402:	681b      	ldr	r3, [r3, #0]
 8010404:	689a      	ldr	r2, [r3, #8]
 8010406:	687b      	ldr	r3, [r7, #4]
 8010408:	681b      	ldr	r3, [r3, #0]
 801040a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 801040e:	609a      	str	r2, [r3, #8]
      break;
 8010410:	e03b      	b.n	801048a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8010412:	687b      	ldr	r3, [r7, #4]
 8010414:	6818      	ldr	r0, [r3, #0]
 8010416:	683b      	ldr	r3, [r7, #0]
 8010418:	6859      	ldr	r1, [r3, #4]
 801041a:	683b      	ldr	r3, [r7, #0]
 801041c:	68db      	ldr	r3, [r3, #12]
 801041e:	461a      	mov	r2, r3
 8010420:	f000 f950 	bl	80106c4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8010424:	687b      	ldr	r3, [r7, #4]
 8010426:	681b      	ldr	r3, [r3, #0]
 8010428:	2150      	movs	r1, #80	; 0x50
 801042a:	4618      	mov	r0, r3
 801042c:	f000 fa5f 	bl	80108ee <TIM_ITRx_SetConfig>
      break;
 8010430:	e02b      	b.n	801048a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8010432:	687b      	ldr	r3, [r7, #4]
 8010434:	6818      	ldr	r0, [r3, #0]
 8010436:	683b      	ldr	r3, [r7, #0]
 8010438:	6859      	ldr	r1, [r3, #4]
 801043a:	683b      	ldr	r3, [r7, #0]
 801043c:	68db      	ldr	r3, [r3, #12]
 801043e:	461a      	mov	r2, r3
 8010440:	f000 f9ac 	bl	801079c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8010444:	687b      	ldr	r3, [r7, #4]
 8010446:	681b      	ldr	r3, [r3, #0]
 8010448:	2160      	movs	r1, #96	; 0x60
 801044a:	4618      	mov	r0, r3
 801044c:	f000 fa4f 	bl	80108ee <TIM_ITRx_SetConfig>
      break;
 8010450:	e01b      	b.n	801048a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8010452:	687b      	ldr	r3, [r7, #4]
 8010454:	6818      	ldr	r0, [r3, #0]
 8010456:	683b      	ldr	r3, [r7, #0]
 8010458:	6859      	ldr	r1, [r3, #4]
 801045a:	683b      	ldr	r3, [r7, #0]
 801045c:	68db      	ldr	r3, [r3, #12]
 801045e:	461a      	mov	r2, r3
 8010460:	f000 f930 	bl	80106c4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8010464:	687b      	ldr	r3, [r7, #4]
 8010466:	681b      	ldr	r3, [r3, #0]
 8010468:	2140      	movs	r1, #64	; 0x40
 801046a:	4618      	mov	r0, r3
 801046c:	f000 fa3f 	bl	80108ee <TIM_ITRx_SetConfig>
      break;
 8010470:	e00b      	b.n	801048a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8010472:	687b      	ldr	r3, [r7, #4]
 8010474:	681a      	ldr	r2, [r3, #0]
 8010476:	683b      	ldr	r3, [r7, #0]
 8010478:	681b      	ldr	r3, [r3, #0]
 801047a:	4619      	mov	r1, r3
 801047c:	4610      	mov	r0, r2
 801047e:	f000 fa36 	bl	80108ee <TIM_ITRx_SetConfig>
      break;
 8010482:	e002      	b.n	801048a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8010484:	bf00      	nop
 8010486:	e000      	b.n	801048a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8010488:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 801048a:	687b      	ldr	r3, [r7, #4]
 801048c:	2201      	movs	r2, #1
 801048e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8010492:	687b      	ldr	r3, [r7, #4]
 8010494:	2200      	movs	r2, #0
 8010496:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 801049a:	2300      	movs	r3, #0
}
 801049c:	4618      	mov	r0, r3
 801049e:	3710      	adds	r7, #16
 80104a0:	46bd      	mov	sp, r7
 80104a2:	bd80      	pop	{r7, pc}

080104a4 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80104a4:	b480      	push	{r7}
 80104a6:	b083      	sub	sp, #12
 80104a8:	af00      	add	r7, sp, #0
 80104aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80104ac:	bf00      	nop
 80104ae:	370c      	adds	r7, #12
 80104b0:	46bd      	mov	sp, r7
 80104b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104b6:	4770      	bx	lr

080104b8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80104b8:	b480      	push	{r7}
 80104ba:	b083      	sub	sp, #12
 80104bc:	af00      	add	r7, sp, #0
 80104be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80104c0:	bf00      	nop
 80104c2:	370c      	adds	r7, #12
 80104c4:	46bd      	mov	sp, r7
 80104c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104ca:	4770      	bx	lr

080104cc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80104cc:	b480      	push	{r7}
 80104ce:	b083      	sub	sp, #12
 80104d0:	af00      	add	r7, sp, #0
 80104d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80104d4:	bf00      	nop
 80104d6:	370c      	adds	r7, #12
 80104d8:	46bd      	mov	sp, r7
 80104da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104de:	4770      	bx	lr

080104e0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80104e0:	b480      	push	{r7}
 80104e2:	b083      	sub	sp, #12
 80104e4:	af00      	add	r7, sp, #0
 80104e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80104e8:	bf00      	nop
 80104ea:	370c      	adds	r7, #12
 80104ec:	46bd      	mov	sp, r7
 80104ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104f2:	4770      	bx	lr

080104f4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80104f4:	b480      	push	{r7}
 80104f6:	b085      	sub	sp, #20
 80104f8:	af00      	add	r7, sp, #0
 80104fa:	6078      	str	r0, [r7, #4]
 80104fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80104fe:	687b      	ldr	r3, [r7, #4]
 8010500:	681b      	ldr	r3, [r3, #0]
 8010502:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8010504:	687b      	ldr	r3, [r7, #4]
 8010506:	4a34      	ldr	r2, [pc, #208]	; (80105d8 <TIM_Base_SetConfig+0xe4>)
 8010508:	4293      	cmp	r3, r2
 801050a:	d00f      	beq.n	801052c <TIM_Base_SetConfig+0x38>
 801050c:	687b      	ldr	r3, [r7, #4]
 801050e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8010512:	d00b      	beq.n	801052c <TIM_Base_SetConfig+0x38>
 8010514:	687b      	ldr	r3, [r7, #4]
 8010516:	4a31      	ldr	r2, [pc, #196]	; (80105dc <TIM_Base_SetConfig+0xe8>)
 8010518:	4293      	cmp	r3, r2
 801051a:	d007      	beq.n	801052c <TIM_Base_SetConfig+0x38>
 801051c:	687b      	ldr	r3, [r7, #4]
 801051e:	4a30      	ldr	r2, [pc, #192]	; (80105e0 <TIM_Base_SetConfig+0xec>)
 8010520:	4293      	cmp	r3, r2
 8010522:	d003      	beq.n	801052c <TIM_Base_SetConfig+0x38>
 8010524:	687b      	ldr	r3, [r7, #4]
 8010526:	4a2f      	ldr	r2, [pc, #188]	; (80105e4 <TIM_Base_SetConfig+0xf0>)
 8010528:	4293      	cmp	r3, r2
 801052a:	d108      	bne.n	801053e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 801052c:	68fb      	ldr	r3, [r7, #12]
 801052e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8010532:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8010534:	683b      	ldr	r3, [r7, #0]
 8010536:	685b      	ldr	r3, [r3, #4]
 8010538:	68fa      	ldr	r2, [r7, #12]
 801053a:	4313      	orrs	r3, r2
 801053c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 801053e:	687b      	ldr	r3, [r7, #4]
 8010540:	4a25      	ldr	r2, [pc, #148]	; (80105d8 <TIM_Base_SetConfig+0xe4>)
 8010542:	4293      	cmp	r3, r2
 8010544:	d01b      	beq.n	801057e <TIM_Base_SetConfig+0x8a>
 8010546:	687b      	ldr	r3, [r7, #4]
 8010548:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 801054c:	d017      	beq.n	801057e <TIM_Base_SetConfig+0x8a>
 801054e:	687b      	ldr	r3, [r7, #4]
 8010550:	4a22      	ldr	r2, [pc, #136]	; (80105dc <TIM_Base_SetConfig+0xe8>)
 8010552:	4293      	cmp	r3, r2
 8010554:	d013      	beq.n	801057e <TIM_Base_SetConfig+0x8a>
 8010556:	687b      	ldr	r3, [r7, #4]
 8010558:	4a21      	ldr	r2, [pc, #132]	; (80105e0 <TIM_Base_SetConfig+0xec>)
 801055a:	4293      	cmp	r3, r2
 801055c:	d00f      	beq.n	801057e <TIM_Base_SetConfig+0x8a>
 801055e:	687b      	ldr	r3, [r7, #4]
 8010560:	4a20      	ldr	r2, [pc, #128]	; (80105e4 <TIM_Base_SetConfig+0xf0>)
 8010562:	4293      	cmp	r3, r2
 8010564:	d00b      	beq.n	801057e <TIM_Base_SetConfig+0x8a>
 8010566:	687b      	ldr	r3, [r7, #4]
 8010568:	4a1f      	ldr	r2, [pc, #124]	; (80105e8 <TIM_Base_SetConfig+0xf4>)
 801056a:	4293      	cmp	r3, r2
 801056c:	d007      	beq.n	801057e <TIM_Base_SetConfig+0x8a>
 801056e:	687b      	ldr	r3, [r7, #4]
 8010570:	4a1e      	ldr	r2, [pc, #120]	; (80105ec <TIM_Base_SetConfig+0xf8>)
 8010572:	4293      	cmp	r3, r2
 8010574:	d003      	beq.n	801057e <TIM_Base_SetConfig+0x8a>
 8010576:	687b      	ldr	r3, [r7, #4]
 8010578:	4a1d      	ldr	r2, [pc, #116]	; (80105f0 <TIM_Base_SetConfig+0xfc>)
 801057a:	4293      	cmp	r3, r2
 801057c:	d108      	bne.n	8010590 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 801057e:	68fb      	ldr	r3, [r7, #12]
 8010580:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8010584:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8010586:	683b      	ldr	r3, [r7, #0]
 8010588:	68db      	ldr	r3, [r3, #12]
 801058a:	68fa      	ldr	r2, [r7, #12]
 801058c:	4313      	orrs	r3, r2
 801058e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8010590:	68fb      	ldr	r3, [r7, #12]
 8010592:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8010596:	683b      	ldr	r3, [r7, #0]
 8010598:	695b      	ldr	r3, [r3, #20]
 801059a:	4313      	orrs	r3, r2
 801059c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 801059e:	687b      	ldr	r3, [r7, #4]
 80105a0:	68fa      	ldr	r2, [r7, #12]
 80105a2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80105a4:	683b      	ldr	r3, [r7, #0]
 80105a6:	689a      	ldr	r2, [r3, #8]
 80105a8:	687b      	ldr	r3, [r7, #4]
 80105aa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80105ac:	683b      	ldr	r3, [r7, #0]
 80105ae:	681a      	ldr	r2, [r3, #0]
 80105b0:	687b      	ldr	r3, [r7, #4]
 80105b2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80105b4:	687b      	ldr	r3, [r7, #4]
 80105b6:	4a08      	ldr	r2, [pc, #32]	; (80105d8 <TIM_Base_SetConfig+0xe4>)
 80105b8:	4293      	cmp	r3, r2
 80105ba:	d103      	bne.n	80105c4 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80105bc:	683b      	ldr	r3, [r7, #0]
 80105be:	691a      	ldr	r2, [r3, #16]
 80105c0:	687b      	ldr	r3, [r7, #4]
 80105c2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80105c4:	687b      	ldr	r3, [r7, #4]
 80105c6:	2201      	movs	r2, #1
 80105c8:	615a      	str	r2, [r3, #20]
}
 80105ca:	bf00      	nop
 80105cc:	3714      	adds	r7, #20
 80105ce:	46bd      	mov	sp, r7
 80105d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105d4:	4770      	bx	lr
 80105d6:	bf00      	nop
 80105d8:	40010000 	.word	0x40010000
 80105dc:	40000400 	.word	0x40000400
 80105e0:	40000800 	.word	0x40000800
 80105e4:	40000c00 	.word	0x40000c00
 80105e8:	40014000 	.word	0x40014000
 80105ec:	40014400 	.word	0x40014400
 80105f0:	40014800 	.word	0x40014800

080105f4 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80105f4:	b480      	push	{r7}
 80105f6:	b087      	sub	sp, #28
 80105f8:	af00      	add	r7, sp, #0
 80105fa:	60f8      	str	r0, [r7, #12]
 80105fc:	60b9      	str	r1, [r7, #8]
 80105fe:	607a      	str	r2, [r7, #4]
 8010600:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8010602:	68fb      	ldr	r3, [r7, #12]
 8010604:	6a1b      	ldr	r3, [r3, #32]
 8010606:	f023 0201 	bic.w	r2, r3, #1
 801060a:	68fb      	ldr	r3, [r7, #12]
 801060c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 801060e:	68fb      	ldr	r3, [r7, #12]
 8010610:	699b      	ldr	r3, [r3, #24]
 8010612:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8010614:	68fb      	ldr	r3, [r7, #12]
 8010616:	6a1b      	ldr	r3, [r3, #32]
 8010618:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 801061a:	68fb      	ldr	r3, [r7, #12]
 801061c:	4a24      	ldr	r2, [pc, #144]	; (80106b0 <TIM_TI1_SetConfig+0xbc>)
 801061e:	4293      	cmp	r3, r2
 8010620:	d013      	beq.n	801064a <TIM_TI1_SetConfig+0x56>
 8010622:	68fb      	ldr	r3, [r7, #12]
 8010624:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8010628:	d00f      	beq.n	801064a <TIM_TI1_SetConfig+0x56>
 801062a:	68fb      	ldr	r3, [r7, #12]
 801062c:	4a21      	ldr	r2, [pc, #132]	; (80106b4 <TIM_TI1_SetConfig+0xc0>)
 801062e:	4293      	cmp	r3, r2
 8010630:	d00b      	beq.n	801064a <TIM_TI1_SetConfig+0x56>
 8010632:	68fb      	ldr	r3, [r7, #12]
 8010634:	4a20      	ldr	r2, [pc, #128]	; (80106b8 <TIM_TI1_SetConfig+0xc4>)
 8010636:	4293      	cmp	r3, r2
 8010638:	d007      	beq.n	801064a <TIM_TI1_SetConfig+0x56>
 801063a:	68fb      	ldr	r3, [r7, #12]
 801063c:	4a1f      	ldr	r2, [pc, #124]	; (80106bc <TIM_TI1_SetConfig+0xc8>)
 801063e:	4293      	cmp	r3, r2
 8010640:	d003      	beq.n	801064a <TIM_TI1_SetConfig+0x56>
 8010642:	68fb      	ldr	r3, [r7, #12]
 8010644:	4a1e      	ldr	r2, [pc, #120]	; (80106c0 <TIM_TI1_SetConfig+0xcc>)
 8010646:	4293      	cmp	r3, r2
 8010648:	d101      	bne.n	801064e <TIM_TI1_SetConfig+0x5a>
 801064a:	2301      	movs	r3, #1
 801064c:	e000      	b.n	8010650 <TIM_TI1_SetConfig+0x5c>
 801064e:	2300      	movs	r3, #0
 8010650:	2b00      	cmp	r3, #0
 8010652:	d008      	beq.n	8010666 <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8010654:	697b      	ldr	r3, [r7, #20]
 8010656:	f023 0303 	bic.w	r3, r3, #3
 801065a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 801065c:	697a      	ldr	r2, [r7, #20]
 801065e:	687b      	ldr	r3, [r7, #4]
 8010660:	4313      	orrs	r3, r2
 8010662:	617b      	str	r3, [r7, #20]
 8010664:	e003      	b.n	801066e <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8010666:	697b      	ldr	r3, [r7, #20]
 8010668:	f043 0301 	orr.w	r3, r3, #1
 801066c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 801066e:	697b      	ldr	r3, [r7, #20]
 8010670:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8010674:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8010676:	683b      	ldr	r3, [r7, #0]
 8010678:	011b      	lsls	r3, r3, #4
 801067a:	b2db      	uxtb	r3, r3
 801067c:	697a      	ldr	r2, [r7, #20]
 801067e:	4313      	orrs	r3, r2
 8010680:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8010682:	693b      	ldr	r3, [r7, #16]
 8010684:	f023 030a 	bic.w	r3, r3, #10
 8010688:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 801068a:	68bb      	ldr	r3, [r7, #8]
 801068c:	f003 030a 	and.w	r3, r3, #10
 8010690:	693a      	ldr	r2, [r7, #16]
 8010692:	4313      	orrs	r3, r2
 8010694:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8010696:	68fb      	ldr	r3, [r7, #12]
 8010698:	697a      	ldr	r2, [r7, #20]
 801069a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 801069c:	68fb      	ldr	r3, [r7, #12]
 801069e:	693a      	ldr	r2, [r7, #16]
 80106a0:	621a      	str	r2, [r3, #32]
}
 80106a2:	bf00      	nop
 80106a4:	371c      	adds	r7, #28
 80106a6:	46bd      	mov	sp, r7
 80106a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106ac:	4770      	bx	lr
 80106ae:	bf00      	nop
 80106b0:	40010000 	.word	0x40010000
 80106b4:	40000400 	.word	0x40000400
 80106b8:	40000800 	.word	0x40000800
 80106bc:	40000c00 	.word	0x40000c00
 80106c0:	40014000 	.word	0x40014000

080106c4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80106c4:	b480      	push	{r7}
 80106c6:	b087      	sub	sp, #28
 80106c8:	af00      	add	r7, sp, #0
 80106ca:	60f8      	str	r0, [r7, #12]
 80106cc:	60b9      	str	r1, [r7, #8]
 80106ce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80106d0:	68fb      	ldr	r3, [r7, #12]
 80106d2:	6a1b      	ldr	r3, [r3, #32]
 80106d4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80106d6:	68fb      	ldr	r3, [r7, #12]
 80106d8:	6a1b      	ldr	r3, [r3, #32]
 80106da:	f023 0201 	bic.w	r2, r3, #1
 80106de:	68fb      	ldr	r3, [r7, #12]
 80106e0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80106e2:	68fb      	ldr	r3, [r7, #12]
 80106e4:	699b      	ldr	r3, [r3, #24]
 80106e6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80106e8:	693b      	ldr	r3, [r7, #16]
 80106ea:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80106ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80106f0:	687b      	ldr	r3, [r7, #4]
 80106f2:	011b      	lsls	r3, r3, #4
 80106f4:	693a      	ldr	r2, [r7, #16]
 80106f6:	4313      	orrs	r3, r2
 80106f8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80106fa:	697b      	ldr	r3, [r7, #20]
 80106fc:	f023 030a 	bic.w	r3, r3, #10
 8010700:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8010702:	697a      	ldr	r2, [r7, #20]
 8010704:	68bb      	ldr	r3, [r7, #8]
 8010706:	4313      	orrs	r3, r2
 8010708:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 801070a:	68fb      	ldr	r3, [r7, #12]
 801070c:	693a      	ldr	r2, [r7, #16]
 801070e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8010710:	68fb      	ldr	r3, [r7, #12]
 8010712:	697a      	ldr	r2, [r7, #20]
 8010714:	621a      	str	r2, [r3, #32]
}
 8010716:	bf00      	nop
 8010718:	371c      	adds	r7, #28
 801071a:	46bd      	mov	sp, r7
 801071c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010720:	4770      	bx	lr

08010722 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8010722:	b480      	push	{r7}
 8010724:	b087      	sub	sp, #28
 8010726:	af00      	add	r7, sp, #0
 8010728:	60f8      	str	r0, [r7, #12]
 801072a:	60b9      	str	r1, [r7, #8]
 801072c:	607a      	str	r2, [r7, #4]
 801072e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8010730:	68fb      	ldr	r3, [r7, #12]
 8010732:	6a1b      	ldr	r3, [r3, #32]
 8010734:	f023 0210 	bic.w	r2, r3, #16
 8010738:	68fb      	ldr	r3, [r7, #12]
 801073a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 801073c:	68fb      	ldr	r3, [r7, #12]
 801073e:	699b      	ldr	r3, [r3, #24]
 8010740:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8010742:	68fb      	ldr	r3, [r7, #12]
 8010744:	6a1b      	ldr	r3, [r3, #32]
 8010746:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8010748:	697b      	ldr	r3, [r7, #20]
 801074a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 801074e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8010750:	687b      	ldr	r3, [r7, #4]
 8010752:	021b      	lsls	r3, r3, #8
 8010754:	697a      	ldr	r2, [r7, #20]
 8010756:	4313      	orrs	r3, r2
 8010758:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 801075a:	697b      	ldr	r3, [r7, #20]
 801075c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8010760:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8010762:	683b      	ldr	r3, [r7, #0]
 8010764:	031b      	lsls	r3, r3, #12
 8010766:	b29b      	uxth	r3, r3
 8010768:	697a      	ldr	r2, [r7, #20]
 801076a:	4313      	orrs	r3, r2
 801076c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 801076e:	693b      	ldr	r3, [r7, #16]
 8010770:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8010774:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8010776:	68bb      	ldr	r3, [r7, #8]
 8010778:	011b      	lsls	r3, r3, #4
 801077a:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 801077e:	693a      	ldr	r2, [r7, #16]
 8010780:	4313      	orrs	r3, r2
 8010782:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8010784:	68fb      	ldr	r3, [r7, #12]
 8010786:	697a      	ldr	r2, [r7, #20]
 8010788:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 801078a:	68fb      	ldr	r3, [r7, #12]
 801078c:	693a      	ldr	r2, [r7, #16]
 801078e:	621a      	str	r2, [r3, #32]
}
 8010790:	bf00      	nop
 8010792:	371c      	adds	r7, #28
 8010794:	46bd      	mov	sp, r7
 8010796:	f85d 7b04 	ldr.w	r7, [sp], #4
 801079a:	4770      	bx	lr

0801079c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 801079c:	b480      	push	{r7}
 801079e:	b087      	sub	sp, #28
 80107a0:	af00      	add	r7, sp, #0
 80107a2:	60f8      	str	r0, [r7, #12]
 80107a4:	60b9      	str	r1, [r7, #8]
 80107a6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80107a8:	68fb      	ldr	r3, [r7, #12]
 80107aa:	6a1b      	ldr	r3, [r3, #32]
 80107ac:	f023 0210 	bic.w	r2, r3, #16
 80107b0:	68fb      	ldr	r3, [r7, #12]
 80107b2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80107b4:	68fb      	ldr	r3, [r7, #12]
 80107b6:	699b      	ldr	r3, [r3, #24]
 80107b8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80107ba:	68fb      	ldr	r3, [r7, #12]
 80107bc:	6a1b      	ldr	r3, [r3, #32]
 80107be:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80107c0:	697b      	ldr	r3, [r7, #20]
 80107c2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80107c6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80107c8:	687b      	ldr	r3, [r7, #4]
 80107ca:	031b      	lsls	r3, r3, #12
 80107cc:	697a      	ldr	r2, [r7, #20]
 80107ce:	4313      	orrs	r3, r2
 80107d0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80107d2:	693b      	ldr	r3, [r7, #16]
 80107d4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80107d8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80107da:	68bb      	ldr	r3, [r7, #8]
 80107dc:	011b      	lsls	r3, r3, #4
 80107de:	693a      	ldr	r2, [r7, #16]
 80107e0:	4313      	orrs	r3, r2
 80107e2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80107e4:	68fb      	ldr	r3, [r7, #12]
 80107e6:	697a      	ldr	r2, [r7, #20]
 80107e8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80107ea:	68fb      	ldr	r3, [r7, #12]
 80107ec:	693a      	ldr	r2, [r7, #16]
 80107ee:	621a      	str	r2, [r3, #32]
}
 80107f0:	bf00      	nop
 80107f2:	371c      	adds	r7, #28
 80107f4:	46bd      	mov	sp, r7
 80107f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107fa:	4770      	bx	lr

080107fc <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80107fc:	b480      	push	{r7}
 80107fe:	b087      	sub	sp, #28
 8010800:	af00      	add	r7, sp, #0
 8010802:	60f8      	str	r0, [r7, #12]
 8010804:	60b9      	str	r1, [r7, #8]
 8010806:	607a      	str	r2, [r7, #4]
 8010808:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 801080a:	68fb      	ldr	r3, [r7, #12]
 801080c:	6a1b      	ldr	r3, [r3, #32]
 801080e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8010812:	68fb      	ldr	r3, [r7, #12]
 8010814:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8010816:	68fb      	ldr	r3, [r7, #12]
 8010818:	69db      	ldr	r3, [r3, #28]
 801081a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 801081c:	68fb      	ldr	r3, [r7, #12]
 801081e:	6a1b      	ldr	r3, [r3, #32]
 8010820:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8010822:	697b      	ldr	r3, [r7, #20]
 8010824:	f023 0303 	bic.w	r3, r3, #3
 8010828:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 801082a:	697a      	ldr	r2, [r7, #20]
 801082c:	687b      	ldr	r3, [r7, #4]
 801082e:	4313      	orrs	r3, r2
 8010830:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8010832:	697b      	ldr	r3, [r7, #20]
 8010834:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8010838:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 801083a:	683b      	ldr	r3, [r7, #0]
 801083c:	011b      	lsls	r3, r3, #4
 801083e:	b2db      	uxtb	r3, r3
 8010840:	697a      	ldr	r2, [r7, #20]
 8010842:	4313      	orrs	r3, r2
 8010844:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8010846:	693b      	ldr	r3, [r7, #16]
 8010848:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 801084c:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 801084e:	68bb      	ldr	r3, [r7, #8]
 8010850:	021b      	lsls	r3, r3, #8
 8010852:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8010856:	693a      	ldr	r2, [r7, #16]
 8010858:	4313      	orrs	r3, r2
 801085a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 801085c:	68fb      	ldr	r3, [r7, #12]
 801085e:	697a      	ldr	r2, [r7, #20]
 8010860:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8010862:	68fb      	ldr	r3, [r7, #12]
 8010864:	693a      	ldr	r2, [r7, #16]
 8010866:	621a      	str	r2, [r3, #32]
}
 8010868:	bf00      	nop
 801086a:	371c      	adds	r7, #28
 801086c:	46bd      	mov	sp, r7
 801086e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010872:	4770      	bx	lr

08010874 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8010874:	b480      	push	{r7}
 8010876:	b087      	sub	sp, #28
 8010878:	af00      	add	r7, sp, #0
 801087a:	60f8      	str	r0, [r7, #12]
 801087c:	60b9      	str	r1, [r7, #8]
 801087e:	607a      	str	r2, [r7, #4]
 8010880:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8010882:	68fb      	ldr	r3, [r7, #12]
 8010884:	6a1b      	ldr	r3, [r3, #32]
 8010886:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 801088a:	68fb      	ldr	r3, [r7, #12]
 801088c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 801088e:	68fb      	ldr	r3, [r7, #12]
 8010890:	69db      	ldr	r3, [r3, #28]
 8010892:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8010894:	68fb      	ldr	r3, [r7, #12]
 8010896:	6a1b      	ldr	r3, [r3, #32]
 8010898:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 801089a:	697b      	ldr	r3, [r7, #20]
 801089c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80108a0:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80108a2:	687b      	ldr	r3, [r7, #4]
 80108a4:	021b      	lsls	r3, r3, #8
 80108a6:	697a      	ldr	r2, [r7, #20]
 80108a8:	4313      	orrs	r3, r2
 80108aa:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80108ac:	697b      	ldr	r3, [r7, #20]
 80108ae:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80108b2:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80108b4:	683b      	ldr	r3, [r7, #0]
 80108b6:	031b      	lsls	r3, r3, #12
 80108b8:	b29b      	uxth	r3, r3
 80108ba:	697a      	ldr	r2, [r7, #20]
 80108bc:	4313      	orrs	r3, r2
 80108be:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80108c0:	693b      	ldr	r3, [r7, #16]
 80108c2:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 80108c6:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80108c8:	68bb      	ldr	r3, [r7, #8]
 80108ca:	031b      	lsls	r3, r3, #12
 80108cc:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 80108d0:	693a      	ldr	r2, [r7, #16]
 80108d2:	4313      	orrs	r3, r2
 80108d4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80108d6:	68fb      	ldr	r3, [r7, #12]
 80108d8:	697a      	ldr	r2, [r7, #20]
 80108da:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80108dc:	68fb      	ldr	r3, [r7, #12]
 80108de:	693a      	ldr	r2, [r7, #16]
 80108e0:	621a      	str	r2, [r3, #32]
}
 80108e2:	bf00      	nop
 80108e4:	371c      	adds	r7, #28
 80108e6:	46bd      	mov	sp, r7
 80108e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108ec:	4770      	bx	lr

080108ee <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80108ee:	b480      	push	{r7}
 80108f0:	b085      	sub	sp, #20
 80108f2:	af00      	add	r7, sp, #0
 80108f4:	6078      	str	r0, [r7, #4]
 80108f6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80108f8:	687b      	ldr	r3, [r7, #4]
 80108fa:	689b      	ldr	r3, [r3, #8]
 80108fc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80108fe:	68fb      	ldr	r3, [r7, #12]
 8010900:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8010904:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8010906:	683a      	ldr	r2, [r7, #0]
 8010908:	68fb      	ldr	r3, [r7, #12]
 801090a:	4313      	orrs	r3, r2
 801090c:	f043 0307 	orr.w	r3, r3, #7
 8010910:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8010912:	687b      	ldr	r3, [r7, #4]
 8010914:	68fa      	ldr	r2, [r7, #12]
 8010916:	609a      	str	r2, [r3, #8]
}
 8010918:	bf00      	nop
 801091a:	3714      	adds	r7, #20
 801091c:	46bd      	mov	sp, r7
 801091e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010922:	4770      	bx	lr

08010924 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8010924:	b480      	push	{r7}
 8010926:	b087      	sub	sp, #28
 8010928:	af00      	add	r7, sp, #0
 801092a:	60f8      	str	r0, [r7, #12]
 801092c:	60b9      	str	r1, [r7, #8]
 801092e:	607a      	str	r2, [r7, #4]
 8010930:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8010932:	68fb      	ldr	r3, [r7, #12]
 8010934:	689b      	ldr	r3, [r3, #8]
 8010936:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8010938:	697b      	ldr	r3, [r7, #20]
 801093a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 801093e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8010940:	683b      	ldr	r3, [r7, #0]
 8010942:	021a      	lsls	r2, r3, #8
 8010944:	687b      	ldr	r3, [r7, #4]
 8010946:	431a      	orrs	r2, r3
 8010948:	68bb      	ldr	r3, [r7, #8]
 801094a:	4313      	orrs	r3, r2
 801094c:	697a      	ldr	r2, [r7, #20]
 801094e:	4313      	orrs	r3, r2
 8010950:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8010952:	68fb      	ldr	r3, [r7, #12]
 8010954:	697a      	ldr	r2, [r7, #20]
 8010956:	609a      	str	r2, [r3, #8]
}
 8010958:	bf00      	nop
 801095a:	371c      	adds	r7, #28
 801095c:	46bd      	mov	sp, r7
 801095e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010962:	4770      	bx	lr

08010964 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8010964:	b480      	push	{r7}
 8010966:	b087      	sub	sp, #28
 8010968:	af00      	add	r7, sp, #0
 801096a:	60f8      	str	r0, [r7, #12]
 801096c:	60b9      	str	r1, [r7, #8]
 801096e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8010970:	68bb      	ldr	r3, [r7, #8]
 8010972:	f003 031f 	and.w	r3, r3, #31
 8010976:	2201      	movs	r2, #1
 8010978:	fa02 f303 	lsl.w	r3, r2, r3
 801097c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 801097e:	68fb      	ldr	r3, [r7, #12]
 8010980:	6a1a      	ldr	r2, [r3, #32]
 8010982:	697b      	ldr	r3, [r7, #20]
 8010984:	43db      	mvns	r3, r3
 8010986:	401a      	ands	r2, r3
 8010988:	68fb      	ldr	r3, [r7, #12]
 801098a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 801098c:	68fb      	ldr	r3, [r7, #12]
 801098e:	6a1a      	ldr	r2, [r3, #32]
 8010990:	68bb      	ldr	r3, [r7, #8]
 8010992:	f003 031f 	and.w	r3, r3, #31
 8010996:	6879      	ldr	r1, [r7, #4]
 8010998:	fa01 f303 	lsl.w	r3, r1, r3
 801099c:	431a      	orrs	r2, r3
 801099e:	68fb      	ldr	r3, [r7, #12]
 80109a0:	621a      	str	r2, [r3, #32]
}
 80109a2:	bf00      	nop
 80109a4:	371c      	adds	r7, #28
 80109a6:	46bd      	mov	sp, r7
 80109a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109ac:	4770      	bx	lr
	...

080109b0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80109b0:	b480      	push	{r7}
 80109b2:	b085      	sub	sp, #20
 80109b4:	af00      	add	r7, sp, #0
 80109b6:	6078      	str	r0, [r7, #4]
 80109b8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80109ba:	687b      	ldr	r3, [r7, #4]
 80109bc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80109c0:	2b01      	cmp	r3, #1
 80109c2:	d101      	bne.n	80109c8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80109c4:	2302      	movs	r3, #2
 80109c6:	e050      	b.n	8010a6a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80109c8:	687b      	ldr	r3, [r7, #4]
 80109ca:	2201      	movs	r2, #1
 80109cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80109d0:	687b      	ldr	r3, [r7, #4]
 80109d2:	2202      	movs	r2, #2
 80109d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80109d8:	687b      	ldr	r3, [r7, #4]
 80109da:	681b      	ldr	r3, [r3, #0]
 80109dc:	685b      	ldr	r3, [r3, #4]
 80109de:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80109e0:	687b      	ldr	r3, [r7, #4]
 80109e2:	681b      	ldr	r3, [r3, #0]
 80109e4:	689b      	ldr	r3, [r3, #8]
 80109e6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80109e8:	68fb      	ldr	r3, [r7, #12]
 80109ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80109ee:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80109f0:	683b      	ldr	r3, [r7, #0]
 80109f2:	681b      	ldr	r3, [r3, #0]
 80109f4:	68fa      	ldr	r2, [r7, #12]
 80109f6:	4313      	orrs	r3, r2
 80109f8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80109fa:	687b      	ldr	r3, [r7, #4]
 80109fc:	681b      	ldr	r3, [r3, #0]
 80109fe:	68fa      	ldr	r2, [r7, #12]
 8010a00:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8010a02:	687b      	ldr	r3, [r7, #4]
 8010a04:	681b      	ldr	r3, [r3, #0]
 8010a06:	4a1c      	ldr	r2, [pc, #112]	; (8010a78 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8010a08:	4293      	cmp	r3, r2
 8010a0a:	d018      	beq.n	8010a3e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8010a0c:	687b      	ldr	r3, [r7, #4]
 8010a0e:	681b      	ldr	r3, [r3, #0]
 8010a10:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8010a14:	d013      	beq.n	8010a3e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8010a16:	687b      	ldr	r3, [r7, #4]
 8010a18:	681b      	ldr	r3, [r3, #0]
 8010a1a:	4a18      	ldr	r2, [pc, #96]	; (8010a7c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8010a1c:	4293      	cmp	r3, r2
 8010a1e:	d00e      	beq.n	8010a3e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8010a20:	687b      	ldr	r3, [r7, #4]
 8010a22:	681b      	ldr	r3, [r3, #0]
 8010a24:	4a16      	ldr	r2, [pc, #88]	; (8010a80 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8010a26:	4293      	cmp	r3, r2
 8010a28:	d009      	beq.n	8010a3e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8010a2a:	687b      	ldr	r3, [r7, #4]
 8010a2c:	681b      	ldr	r3, [r3, #0]
 8010a2e:	4a15      	ldr	r2, [pc, #84]	; (8010a84 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8010a30:	4293      	cmp	r3, r2
 8010a32:	d004      	beq.n	8010a3e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8010a34:	687b      	ldr	r3, [r7, #4]
 8010a36:	681b      	ldr	r3, [r3, #0]
 8010a38:	4a13      	ldr	r2, [pc, #76]	; (8010a88 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8010a3a:	4293      	cmp	r3, r2
 8010a3c:	d10c      	bne.n	8010a58 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8010a3e:	68bb      	ldr	r3, [r7, #8]
 8010a40:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8010a44:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8010a46:	683b      	ldr	r3, [r7, #0]
 8010a48:	685b      	ldr	r3, [r3, #4]
 8010a4a:	68ba      	ldr	r2, [r7, #8]
 8010a4c:	4313      	orrs	r3, r2
 8010a4e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8010a50:	687b      	ldr	r3, [r7, #4]
 8010a52:	681b      	ldr	r3, [r3, #0]
 8010a54:	68ba      	ldr	r2, [r7, #8]
 8010a56:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8010a58:	687b      	ldr	r3, [r7, #4]
 8010a5a:	2201      	movs	r2, #1
 8010a5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8010a60:	687b      	ldr	r3, [r7, #4]
 8010a62:	2200      	movs	r2, #0
 8010a64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8010a68:	2300      	movs	r3, #0
}
 8010a6a:	4618      	mov	r0, r3
 8010a6c:	3714      	adds	r7, #20
 8010a6e:	46bd      	mov	sp, r7
 8010a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a74:	4770      	bx	lr
 8010a76:	bf00      	nop
 8010a78:	40010000 	.word	0x40010000
 8010a7c:	40000400 	.word	0x40000400
 8010a80:	40000800 	.word	0x40000800
 8010a84:	40000c00 	.word	0x40000c00
 8010a88:	40014000 	.word	0x40014000

08010a8c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8010a8c:	b480      	push	{r7}
 8010a8e:	b083      	sub	sp, #12
 8010a90:	af00      	add	r7, sp, #0
 8010a92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8010a94:	bf00      	nop
 8010a96:	370c      	adds	r7, #12
 8010a98:	46bd      	mov	sp, r7
 8010a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a9e:	4770      	bx	lr

08010aa0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8010aa0:	b480      	push	{r7}
 8010aa2:	b083      	sub	sp, #12
 8010aa4:	af00      	add	r7, sp, #0
 8010aa6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8010aa8:	bf00      	nop
 8010aaa:	370c      	adds	r7, #12
 8010aac:	46bd      	mov	sp, r7
 8010aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ab2:	4770      	bx	lr

08010ab4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8010ab4:	b580      	push	{r7, lr}
 8010ab6:	b082      	sub	sp, #8
 8010ab8:	af00      	add	r7, sp, #0
 8010aba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8010abc:	687b      	ldr	r3, [r7, #4]
 8010abe:	2b00      	cmp	r3, #0
 8010ac0:	d101      	bne.n	8010ac6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8010ac2:	2301      	movs	r3, #1
 8010ac4:	e03f      	b.n	8010b46 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8010ac6:	687b      	ldr	r3, [r7, #4]
 8010ac8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8010acc:	b2db      	uxtb	r3, r3
 8010ace:	2b00      	cmp	r3, #0
 8010ad0:	d106      	bne.n	8010ae0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8010ad2:	687b      	ldr	r3, [r7, #4]
 8010ad4:	2200      	movs	r2, #0
 8010ad6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8010ada:	6878      	ldr	r0, [r7, #4]
 8010adc:	f7f5 ff0c 	bl	80068f8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8010ae0:	687b      	ldr	r3, [r7, #4]
 8010ae2:	2224      	movs	r2, #36	; 0x24
 8010ae4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8010ae8:	687b      	ldr	r3, [r7, #4]
 8010aea:	681b      	ldr	r3, [r3, #0]
 8010aec:	68da      	ldr	r2, [r3, #12]
 8010aee:	687b      	ldr	r3, [r7, #4]
 8010af0:	681b      	ldr	r3, [r3, #0]
 8010af2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8010af6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8010af8:	6878      	ldr	r0, [r7, #4]
 8010afa:	f000 fc8f 	bl	801141c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8010afe:	687b      	ldr	r3, [r7, #4]
 8010b00:	681b      	ldr	r3, [r3, #0]
 8010b02:	691a      	ldr	r2, [r3, #16]
 8010b04:	687b      	ldr	r3, [r7, #4]
 8010b06:	681b      	ldr	r3, [r3, #0]
 8010b08:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8010b0c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8010b0e:	687b      	ldr	r3, [r7, #4]
 8010b10:	681b      	ldr	r3, [r3, #0]
 8010b12:	695a      	ldr	r2, [r3, #20]
 8010b14:	687b      	ldr	r3, [r7, #4]
 8010b16:	681b      	ldr	r3, [r3, #0]
 8010b18:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8010b1c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8010b1e:	687b      	ldr	r3, [r7, #4]
 8010b20:	681b      	ldr	r3, [r3, #0]
 8010b22:	68da      	ldr	r2, [r3, #12]
 8010b24:	687b      	ldr	r3, [r7, #4]
 8010b26:	681b      	ldr	r3, [r3, #0]
 8010b28:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8010b2c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010b2e:	687b      	ldr	r3, [r7, #4]
 8010b30:	2200      	movs	r2, #0
 8010b32:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8010b34:	687b      	ldr	r3, [r7, #4]
 8010b36:	2220      	movs	r2, #32
 8010b38:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8010b3c:	687b      	ldr	r3, [r7, #4]
 8010b3e:	2220      	movs	r2, #32
 8010b40:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8010b44:	2300      	movs	r3, #0
}
 8010b46:	4618      	mov	r0, r3
 8010b48:	3708      	adds	r7, #8
 8010b4a:	46bd      	mov	sp, r7
 8010b4c:	bd80      	pop	{r7, pc}

08010b4e <HAL_UART_DeInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8010b4e:	b580      	push	{r7, lr}
 8010b50:	b082      	sub	sp, #8
 8010b52:	af00      	add	r7, sp, #0
 8010b54:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8010b56:	687b      	ldr	r3, [r7, #4]
 8010b58:	2b00      	cmp	r3, #0
 8010b5a:	d101      	bne.n	8010b60 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 8010b5c:	2301      	movs	r3, #1
 8010b5e:	e01e      	b.n	8010b9e <HAL_UART_DeInit+0x50>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 8010b60:	687b      	ldr	r3, [r7, #4]
 8010b62:	2224      	movs	r2, #36	; 0x24
 8010b64:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8010b68:	687b      	ldr	r3, [r7, #4]
 8010b6a:	681b      	ldr	r3, [r3, #0]
 8010b6c:	68da      	ldr	r2, [r3, #12]
 8010b6e:	687b      	ldr	r3, [r7, #4]
 8010b70:	681b      	ldr	r3, [r3, #0]
 8010b72:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8010b76:	60da      	str	r2, [r3, #12]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8010b78:	6878      	ldr	r0, [r7, #4]
 8010b7a:	f7f5 ff93 	bl	8006aa4 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010b7e:	687b      	ldr	r3, [r7, #4]
 8010b80:	2200      	movs	r2, #0
 8010b82:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_RESET;
 8010b84:	687b      	ldr	r3, [r7, #4]
 8010b86:	2200      	movs	r2, #0
 8010b88:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_RESET;
 8010b8c:	687b      	ldr	r3, [r7, #4]
 8010b8e:	2200      	movs	r2, #0
 8010b90:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 8010b94:	687b      	ldr	r3, [r7, #4]
 8010b96:	2200      	movs	r2, #0
 8010b98:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8010b9c:	2300      	movs	r3, #0
}
 8010b9e:	4618      	mov	r0, r3
 8010ba0:	3708      	adds	r7, #8
 8010ba2:	46bd      	mov	sp, r7
 8010ba4:	bd80      	pop	{r7, pc}

08010ba6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8010ba6:	b580      	push	{r7, lr}
 8010ba8:	b088      	sub	sp, #32
 8010baa:	af02      	add	r7, sp, #8
 8010bac:	60f8      	str	r0, [r7, #12]
 8010bae:	60b9      	str	r1, [r7, #8]
 8010bb0:	603b      	str	r3, [r7, #0]
 8010bb2:	4613      	mov	r3, r2
 8010bb4:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8010bb6:	2300      	movs	r3, #0
 8010bb8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8010bba:	68fb      	ldr	r3, [r7, #12]
 8010bbc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8010bc0:	b2db      	uxtb	r3, r3
 8010bc2:	2b20      	cmp	r3, #32
 8010bc4:	f040 8083 	bne.w	8010cce <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8010bc8:	68bb      	ldr	r3, [r7, #8]
 8010bca:	2b00      	cmp	r3, #0
 8010bcc:	d002      	beq.n	8010bd4 <HAL_UART_Transmit+0x2e>
 8010bce:	88fb      	ldrh	r3, [r7, #6]
 8010bd0:	2b00      	cmp	r3, #0
 8010bd2:	d101      	bne.n	8010bd8 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8010bd4:	2301      	movs	r3, #1
 8010bd6:	e07b      	b.n	8010cd0 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8010bd8:	68fb      	ldr	r3, [r7, #12]
 8010bda:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8010bde:	2b01      	cmp	r3, #1
 8010be0:	d101      	bne.n	8010be6 <HAL_UART_Transmit+0x40>
 8010be2:	2302      	movs	r3, #2
 8010be4:	e074      	b.n	8010cd0 <HAL_UART_Transmit+0x12a>
 8010be6:	68fb      	ldr	r3, [r7, #12]
 8010be8:	2201      	movs	r2, #1
 8010bea:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010bee:	68fb      	ldr	r3, [r7, #12]
 8010bf0:	2200      	movs	r2, #0
 8010bf2:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8010bf4:	68fb      	ldr	r3, [r7, #12]
 8010bf6:	2221      	movs	r2, #33	; 0x21
 8010bf8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8010bfc:	f7fa ff46 	bl	800ba8c <HAL_GetTick>
 8010c00:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8010c02:	68fb      	ldr	r3, [r7, #12]
 8010c04:	88fa      	ldrh	r2, [r7, #6]
 8010c06:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8010c08:	68fb      	ldr	r3, [r7, #12]
 8010c0a:	88fa      	ldrh	r2, [r7, #6]
 8010c0c:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8010c0e:	68fb      	ldr	r3, [r7, #12]
 8010c10:	2200      	movs	r2, #0
 8010c12:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8010c16:	e042      	b.n	8010c9e <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8010c18:	68fb      	ldr	r3, [r7, #12]
 8010c1a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8010c1c:	b29b      	uxth	r3, r3
 8010c1e:	3b01      	subs	r3, #1
 8010c20:	b29a      	uxth	r2, r3
 8010c22:	68fb      	ldr	r3, [r7, #12]
 8010c24:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8010c26:	68fb      	ldr	r3, [r7, #12]
 8010c28:	689b      	ldr	r3, [r3, #8]
 8010c2a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8010c2e:	d122      	bne.n	8010c76 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8010c30:	683b      	ldr	r3, [r7, #0]
 8010c32:	9300      	str	r3, [sp, #0]
 8010c34:	697b      	ldr	r3, [r7, #20]
 8010c36:	2200      	movs	r2, #0
 8010c38:	2180      	movs	r1, #128	; 0x80
 8010c3a:	68f8      	ldr	r0, [r7, #12]
 8010c3c:	f000 fa6c 	bl	8011118 <UART_WaitOnFlagUntilTimeout>
 8010c40:	4603      	mov	r3, r0
 8010c42:	2b00      	cmp	r3, #0
 8010c44:	d001      	beq.n	8010c4a <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8010c46:	2303      	movs	r3, #3
 8010c48:	e042      	b.n	8010cd0 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8010c4a:	68bb      	ldr	r3, [r7, #8]
 8010c4c:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8010c4e:	693b      	ldr	r3, [r7, #16]
 8010c50:	881b      	ldrh	r3, [r3, #0]
 8010c52:	461a      	mov	r2, r3
 8010c54:	68fb      	ldr	r3, [r7, #12]
 8010c56:	681b      	ldr	r3, [r3, #0]
 8010c58:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8010c5c:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8010c5e:	68fb      	ldr	r3, [r7, #12]
 8010c60:	691b      	ldr	r3, [r3, #16]
 8010c62:	2b00      	cmp	r3, #0
 8010c64:	d103      	bne.n	8010c6e <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8010c66:	68bb      	ldr	r3, [r7, #8]
 8010c68:	3302      	adds	r3, #2
 8010c6a:	60bb      	str	r3, [r7, #8]
 8010c6c:	e017      	b.n	8010c9e <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8010c6e:	68bb      	ldr	r3, [r7, #8]
 8010c70:	3301      	adds	r3, #1
 8010c72:	60bb      	str	r3, [r7, #8]
 8010c74:	e013      	b.n	8010c9e <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8010c76:	683b      	ldr	r3, [r7, #0]
 8010c78:	9300      	str	r3, [sp, #0]
 8010c7a:	697b      	ldr	r3, [r7, #20]
 8010c7c:	2200      	movs	r2, #0
 8010c7e:	2180      	movs	r1, #128	; 0x80
 8010c80:	68f8      	ldr	r0, [r7, #12]
 8010c82:	f000 fa49 	bl	8011118 <UART_WaitOnFlagUntilTimeout>
 8010c86:	4603      	mov	r3, r0
 8010c88:	2b00      	cmp	r3, #0
 8010c8a:	d001      	beq.n	8010c90 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8010c8c:	2303      	movs	r3, #3
 8010c8e:	e01f      	b.n	8010cd0 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8010c90:	68bb      	ldr	r3, [r7, #8]
 8010c92:	1c5a      	adds	r2, r3, #1
 8010c94:	60ba      	str	r2, [r7, #8]
 8010c96:	781a      	ldrb	r2, [r3, #0]
 8010c98:	68fb      	ldr	r3, [r7, #12]
 8010c9a:	681b      	ldr	r3, [r3, #0]
 8010c9c:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8010c9e:	68fb      	ldr	r3, [r7, #12]
 8010ca0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8010ca2:	b29b      	uxth	r3, r3
 8010ca4:	2b00      	cmp	r3, #0
 8010ca6:	d1b7      	bne.n	8010c18 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8010ca8:	683b      	ldr	r3, [r7, #0]
 8010caa:	9300      	str	r3, [sp, #0]
 8010cac:	697b      	ldr	r3, [r7, #20]
 8010cae:	2200      	movs	r2, #0
 8010cb0:	2140      	movs	r1, #64	; 0x40
 8010cb2:	68f8      	ldr	r0, [r7, #12]
 8010cb4:	f000 fa30 	bl	8011118 <UART_WaitOnFlagUntilTimeout>
 8010cb8:	4603      	mov	r3, r0
 8010cba:	2b00      	cmp	r3, #0
 8010cbc:	d001      	beq.n	8010cc2 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8010cbe:	2303      	movs	r3, #3
 8010cc0:	e006      	b.n	8010cd0 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8010cc2:	68fb      	ldr	r3, [r7, #12]
 8010cc4:	2220      	movs	r2, #32
 8010cc6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8010cca:	2300      	movs	r3, #0
 8010ccc:	e000      	b.n	8010cd0 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8010cce:	2302      	movs	r3, #2
  }
}
 8010cd0:	4618      	mov	r0, r3
 8010cd2:	3718      	adds	r7, #24
 8010cd4:	46bd      	mov	sp, r7
 8010cd6:	bd80      	pop	{r7, pc}

08010cd8 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8010cd8:	b580      	push	{r7, lr}
 8010cda:	b086      	sub	sp, #24
 8010cdc:	af00      	add	r7, sp, #0
 8010cde:	60f8      	str	r0, [r7, #12]
 8010ce0:	60b9      	str	r1, [r7, #8]
 8010ce2:	4613      	mov	r3, r2
 8010ce4:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8010ce6:	68fb      	ldr	r3, [r7, #12]
 8010ce8:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8010cec:	b2db      	uxtb	r3, r3
 8010cee:	2b20      	cmp	r3, #32
 8010cf0:	d166      	bne.n	8010dc0 <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8010cf2:	68bb      	ldr	r3, [r7, #8]
 8010cf4:	2b00      	cmp	r3, #0
 8010cf6:	d002      	beq.n	8010cfe <HAL_UART_Receive_DMA+0x26>
 8010cf8:	88fb      	ldrh	r3, [r7, #6]
 8010cfa:	2b00      	cmp	r3, #0
 8010cfc:	d101      	bne.n	8010d02 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8010cfe:	2301      	movs	r3, #1
 8010d00:	e05f      	b.n	8010dc2 <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8010d02:	68fb      	ldr	r3, [r7, #12]
 8010d04:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8010d08:	2b01      	cmp	r3, #1
 8010d0a:	d101      	bne.n	8010d10 <HAL_UART_Receive_DMA+0x38>
 8010d0c:	2302      	movs	r3, #2
 8010d0e:	e058      	b.n	8010dc2 <HAL_UART_Receive_DMA+0xea>
 8010d10:	68fb      	ldr	r3, [r7, #12]
 8010d12:	2201      	movs	r2, #1
 8010d14:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8010d18:	68ba      	ldr	r2, [r7, #8]
 8010d1a:	68fb      	ldr	r3, [r7, #12]
 8010d1c:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8010d1e:	68fb      	ldr	r3, [r7, #12]
 8010d20:	88fa      	ldrh	r2, [r7, #6]
 8010d22:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010d24:	68fb      	ldr	r3, [r7, #12]
 8010d26:	2200      	movs	r2, #0
 8010d28:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8010d2a:	68fb      	ldr	r3, [r7, #12]
 8010d2c:	2222      	movs	r2, #34	; 0x22
 8010d2e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8010d32:	68fb      	ldr	r3, [r7, #12]
 8010d34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010d36:	4a25      	ldr	r2, [pc, #148]	; (8010dcc <HAL_UART_Receive_DMA+0xf4>)
 8010d38:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8010d3a:	68fb      	ldr	r3, [r7, #12]
 8010d3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010d3e:	4a24      	ldr	r2, [pc, #144]	; (8010dd0 <HAL_UART_Receive_DMA+0xf8>)
 8010d40:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8010d42:	68fb      	ldr	r3, [r7, #12]
 8010d44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010d46:	4a23      	ldr	r2, [pc, #140]	; (8010dd4 <HAL_UART_Receive_DMA+0xfc>)
 8010d48:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8010d4a:	68fb      	ldr	r3, [r7, #12]
 8010d4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010d4e:	2200      	movs	r2, #0
 8010d50:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA stream */
    tmp = (uint32_t *)&pData;
 8010d52:	f107 0308 	add.w	r3, r7, #8
 8010d56:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8010d58:	68fb      	ldr	r3, [r7, #12]
 8010d5a:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8010d5c:	68fb      	ldr	r3, [r7, #12]
 8010d5e:	681b      	ldr	r3, [r3, #0]
 8010d60:	3304      	adds	r3, #4
 8010d62:	4619      	mov	r1, r3
 8010d64:	697b      	ldr	r3, [r7, #20]
 8010d66:	681a      	ldr	r2, [r3, #0]
 8010d68:	88fb      	ldrh	r3, [r7, #6]
 8010d6a:	f7fb fe49 	bl	800ca00 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 8010d6e:	2300      	movs	r3, #0
 8010d70:	613b      	str	r3, [r7, #16]
 8010d72:	68fb      	ldr	r3, [r7, #12]
 8010d74:	681b      	ldr	r3, [r3, #0]
 8010d76:	681b      	ldr	r3, [r3, #0]
 8010d78:	613b      	str	r3, [r7, #16]
 8010d7a:	68fb      	ldr	r3, [r7, #12]
 8010d7c:	681b      	ldr	r3, [r3, #0]
 8010d7e:	685b      	ldr	r3, [r3, #4]
 8010d80:	613b      	str	r3, [r7, #16]
 8010d82:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8010d84:	68fb      	ldr	r3, [r7, #12]
 8010d86:	2200      	movs	r2, #0
 8010d88:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8010d8c:	68fb      	ldr	r3, [r7, #12]
 8010d8e:	681b      	ldr	r3, [r3, #0]
 8010d90:	68da      	ldr	r2, [r3, #12]
 8010d92:	68fb      	ldr	r3, [r7, #12]
 8010d94:	681b      	ldr	r3, [r3, #0]
 8010d96:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8010d9a:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010d9c:	68fb      	ldr	r3, [r7, #12]
 8010d9e:	681b      	ldr	r3, [r3, #0]
 8010da0:	695a      	ldr	r2, [r3, #20]
 8010da2:	68fb      	ldr	r3, [r7, #12]
 8010da4:	681b      	ldr	r3, [r3, #0]
 8010da6:	f042 0201 	orr.w	r2, r2, #1
 8010daa:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8010dac:	68fb      	ldr	r3, [r7, #12]
 8010dae:	681b      	ldr	r3, [r3, #0]
 8010db0:	695a      	ldr	r2, [r3, #20]
 8010db2:	68fb      	ldr	r3, [r7, #12]
 8010db4:	681b      	ldr	r3, [r3, #0]
 8010db6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8010dba:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8010dbc:	2300      	movs	r3, #0
 8010dbe:	e000      	b.n	8010dc2 <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8010dc0:	2302      	movs	r3, #2
  }
}
 8010dc2:	4618      	mov	r0, r3
 8010dc4:	3718      	adds	r7, #24
 8010dc6:	46bd      	mov	sp, r7
 8010dc8:	bd80      	pop	{r7, pc}
 8010dca:	bf00      	nop
 8010dcc:	08011001 	.word	0x08011001
 8010dd0:	08011069 	.word	0x08011069
 8010dd4:	08011085 	.word	0x08011085

08010dd8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8010dd8:	b580      	push	{r7, lr}
 8010dda:	b088      	sub	sp, #32
 8010ddc:	af00      	add	r7, sp, #0
 8010dde:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8010de0:	687b      	ldr	r3, [r7, #4]
 8010de2:	681b      	ldr	r3, [r3, #0]
 8010de4:	681b      	ldr	r3, [r3, #0]
 8010de6:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8010de8:	687b      	ldr	r3, [r7, #4]
 8010dea:	681b      	ldr	r3, [r3, #0]
 8010dec:	68db      	ldr	r3, [r3, #12]
 8010dee:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8010df0:	687b      	ldr	r3, [r7, #4]
 8010df2:	681b      	ldr	r3, [r3, #0]
 8010df4:	695b      	ldr	r3, [r3, #20]
 8010df6:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8010df8:	2300      	movs	r3, #0
 8010dfa:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8010dfc:	2300      	movs	r3, #0
 8010dfe:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8010e00:	69fb      	ldr	r3, [r7, #28]
 8010e02:	f003 030f 	and.w	r3, r3, #15
 8010e06:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8010e08:	693b      	ldr	r3, [r7, #16]
 8010e0a:	2b00      	cmp	r3, #0
 8010e0c:	d10d      	bne.n	8010e2a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8010e0e:	69fb      	ldr	r3, [r7, #28]
 8010e10:	f003 0320 	and.w	r3, r3, #32
 8010e14:	2b00      	cmp	r3, #0
 8010e16:	d008      	beq.n	8010e2a <HAL_UART_IRQHandler+0x52>
 8010e18:	69bb      	ldr	r3, [r7, #24]
 8010e1a:	f003 0320 	and.w	r3, r3, #32
 8010e1e:	2b00      	cmp	r3, #0
 8010e20:	d003      	beq.n	8010e2a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8010e22:	6878      	ldr	r0, [r7, #4]
 8010e24:	f000 fa78 	bl	8011318 <UART_Receive_IT>
      return;
 8010e28:	e0d0      	b.n	8010fcc <HAL_UART_IRQHandler+0x1f4>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8010e2a:	693b      	ldr	r3, [r7, #16]
 8010e2c:	2b00      	cmp	r3, #0
 8010e2e:	f000 80b0 	beq.w	8010f92 <HAL_UART_IRQHandler+0x1ba>
 8010e32:	697b      	ldr	r3, [r7, #20]
 8010e34:	f003 0301 	and.w	r3, r3, #1
 8010e38:	2b00      	cmp	r3, #0
 8010e3a:	d105      	bne.n	8010e48 <HAL_UART_IRQHandler+0x70>
 8010e3c:	69bb      	ldr	r3, [r7, #24]
 8010e3e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8010e42:	2b00      	cmp	r3, #0
 8010e44:	f000 80a5 	beq.w	8010f92 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8010e48:	69fb      	ldr	r3, [r7, #28]
 8010e4a:	f003 0301 	and.w	r3, r3, #1
 8010e4e:	2b00      	cmp	r3, #0
 8010e50:	d00a      	beq.n	8010e68 <HAL_UART_IRQHandler+0x90>
 8010e52:	69bb      	ldr	r3, [r7, #24]
 8010e54:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8010e58:	2b00      	cmp	r3, #0
 8010e5a:	d005      	beq.n	8010e68 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8010e5c:	687b      	ldr	r3, [r7, #4]
 8010e5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010e60:	f043 0201 	orr.w	r2, r3, #1
 8010e64:	687b      	ldr	r3, [r7, #4]
 8010e66:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8010e68:	69fb      	ldr	r3, [r7, #28]
 8010e6a:	f003 0304 	and.w	r3, r3, #4
 8010e6e:	2b00      	cmp	r3, #0
 8010e70:	d00a      	beq.n	8010e88 <HAL_UART_IRQHandler+0xb0>
 8010e72:	697b      	ldr	r3, [r7, #20]
 8010e74:	f003 0301 	and.w	r3, r3, #1
 8010e78:	2b00      	cmp	r3, #0
 8010e7a:	d005      	beq.n	8010e88 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8010e7c:	687b      	ldr	r3, [r7, #4]
 8010e7e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010e80:	f043 0202 	orr.w	r2, r3, #2
 8010e84:	687b      	ldr	r3, [r7, #4]
 8010e86:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8010e88:	69fb      	ldr	r3, [r7, #28]
 8010e8a:	f003 0302 	and.w	r3, r3, #2
 8010e8e:	2b00      	cmp	r3, #0
 8010e90:	d00a      	beq.n	8010ea8 <HAL_UART_IRQHandler+0xd0>
 8010e92:	697b      	ldr	r3, [r7, #20]
 8010e94:	f003 0301 	and.w	r3, r3, #1
 8010e98:	2b00      	cmp	r3, #0
 8010e9a:	d005      	beq.n	8010ea8 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8010e9c:	687b      	ldr	r3, [r7, #4]
 8010e9e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010ea0:	f043 0204 	orr.w	r2, r3, #4
 8010ea4:	687b      	ldr	r3, [r7, #4]
 8010ea6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8010ea8:	69fb      	ldr	r3, [r7, #28]
 8010eaa:	f003 0308 	and.w	r3, r3, #8
 8010eae:	2b00      	cmp	r3, #0
 8010eb0:	d00f      	beq.n	8010ed2 <HAL_UART_IRQHandler+0xfa>
 8010eb2:	69bb      	ldr	r3, [r7, #24]
 8010eb4:	f003 0320 	and.w	r3, r3, #32
 8010eb8:	2b00      	cmp	r3, #0
 8010eba:	d104      	bne.n	8010ec6 <HAL_UART_IRQHandler+0xee>
 8010ebc:	697b      	ldr	r3, [r7, #20]
 8010ebe:	f003 0301 	and.w	r3, r3, #1
 8010ec2:	2b00      	cmp	r3, #0
 8010ec4:	d005      	beq.n	8010ed2 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8010ec6:	687b      	ldr	r3, [r7, #4]
 8010ec8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010eca:	f043 0208 	orr.w	r2, r3, #8
 8010ece:	687b      	ldr	r3, [r7, #4]
 8010ed0:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8010ed2:	687b      	ldr	r3, [r7, #4]
 8010ed4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010ed6:	2b00      	cmp	r3, #0
 8010ed8:	d077      	beq.n	8010fca <HAL_UART_IRQHandler+0x1f2>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8010eda:	69fb      	ldr	r3, [r7, #28]
 8010edc:	f003 0320 	and.w	r3, r3, #32
 8010ee0:	2b00      	cmp	r3, #0
 8010ee2:	d007      	beq.n	8010ef4 <HAL_UART_IRQHandler+0x11c>
 8010ee4:	69bb      	ldr	r3, [r7, #24]
 8010ee6:	f003 0320 	and.w	r3, r3, #32
 8010eea:	2b00      	cmp	r3, #0
 8010eec:	d002      	beq.n	8010ef4 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8010eee:	6878      	ldr	r0, [r7, #4]
 8010ef0:	f000 fa12 	bl	8011318 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8010ef4:	687b      	ldr	r3, [r7, #4]
 8010ef6:	681b      	ldr	r3, [r3, #0]
 8010ef8:	695b      	ldr	r3, [r3, #20]
 8010efa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010efe:	2b40      	cmp	r3, #64	; 0x40
 8010f00:	bf0c      	ite	eq
 8010f02:	2301      	moveq	r3, #1
 8010f04:	2300      	movne	r3, #0
 8010f06:	b2db      	uxtb	r3, r3
 8010f08:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8010f0a:	687b      	ldr	r3, [r7, #4]
 8010f0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010f0e:	f003 0308 	and.w	r3, r3, #8
 8010f12:	2b00      	cmp	r3, #0
 8010f14:	d102      	bne.n	8010f1c <HAL_UART_IRQHandler+0x144>
 8010f16:	68fb      	ldr	r3, [r7, #12]
 8010f18:	2b00      	cmp	r3, #0
 8010f1a:	d031      	beq.n	8010f80 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8010f1c:	6878      	ldr	r0, [r7, #4]
 8010f1e:	f000 f95b 	bl	80111d8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010f22:	687b      	ldr	r3, [r7, #4]
 8010f24:	681b      	ldr	r3, [r3, #0]
 8010f26:	695b      	ldr	r3, [r3, #20]
 8010f28:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010f2c:	2b40      	cmp	r3, #64	; 0x40
 8010f2e:	d123      	bne.n	8010f78 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8010f30:	687b      	ldr	r3, [r7, #4]
 8010f32:	681b      	ldr	r3, [r3, #0]
 8010f34:	695a      	ldr	r2, [r3, #20]
 8010f36:	687b      	ldr	r3, [r7, #4]
 8010f38:	681b      	ldr	r3, [r3, #0]
 8010f3a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8010f3e:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8010f40:	687b      	ldr	r3, [r7, #4]
 8010f42:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010f44:	2b00      	cmp	r3, #0
 8010f46:	d013      	beq.n	8010f70 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8010f48:	687b      	ldr	r3, [r7, #4]
 8010f4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010f4c:	4a21      	ldr	r2, [pc, #132]	; (8010fd4 <HAL_UART_IRQHandler+0x1fc>)
 8010f4e:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8010f50:	687b      	ldr	r3, [r7, #4]
 8010f52:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010f54:	4618      	mov	r0, r3
 8010f56:	f7fb fdab 	bl	800cab0 <HAL_DMA_Abort_IT>
 8010f5a:	4603      	mov	r3, r0
 8010f5c:	2b00      	cmp	r3, #0
 8010f5e:	d016      	beq.n	8010f8e <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8010f60:	687b      	ldr	r3, [r7, #4]
 8010f62:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010f64:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8010f66:	687a      	ldr	r2, [r7, #4]
 8010f68:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8010f6a:	4610      	mov	r0, r2
 8010f6c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010f6e:	e00e      	b.n	8010f8e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8010f70:	6878      	ldr	r0, [r7, #4]
 8010f72:	f7f5 fcad 	bl	80068d0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010f76:	e00a      	b.n	8010f8e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8010f78:	6878      	ldr	r0, [r7, #4]
 8010f7a:	f7f5 fca9 	bl	80068d0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010f7e:	e006      	b.n	8010f8e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8010f80:	6878      	ldr	r0, [r7, #4]
 8010f82:	f7f5 fca5 	bl	80068d0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010f86:	687b      	ldr	r3, [r7, #4]
 8010f88:	2200      	movs	r2, #0
 8010f8a:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8010f8c:	e01d      	b.n	8010fca <HAL_UART_IRQHandler+0x1f2>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010f8e:	bf00      	nop
    return;
 8010f90:	e01b      	b.n	8010fca <HAL_UART_IRQHandler+0x1f2>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8010f92:	69fb      	ldr	r3, [r7, #28]
 8010f94:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8010f98:	2b00      	cmp	r3, #0
 8010f9a:	d008      	beq.n	8010fae <HAL_UART_IRQHandler+0x1d6>
 8010f9c:	69bb      	ldr	r3, [r7, #24]
 8010f9e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8010fa2:	2b00      	cmp	r3, #0
 8010fa4:	d003      	beq.n	8010fae <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8010fa6:	6878      	ldr	r0, [r7, #4]
 8010fa8:	f000 f948 	bl	801123c <UART_Transmit_IT>
    return;
 8010fac:	e00e      	b.n	8010fcc <HAL_UART_IRQHandler+0x1f4>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8010fae:	69fb      	ldr	r3, [r7, #28]
 8010fb0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010fb4:	2b00      	cmp	r3, #0
 8010fb6:	d009      	beq.n	8010fcc <HAL_UART_IRQHandler+0x1f4>
 8010fb8:	69bb      	ldr	r3, [r7, #24]
 8010fba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010fbe:	2b00      	cmp	r3, #0
 8010fc0:	d004      	beq.n	8010fcc <HAL_UART_IRQHandler+0x1f4>
  {
    UART_EndTransmit_IT(huart);
 8010fc2:	6878      	ldr	r0, [r7, #4]
 8010fc4:	f000 f990 	bl	80112e8 <UART_EndTransmit_IT>
    return;
 8010fc8:	e000      	b.n	8010fcc <HAL_UART_IRQHandler+0x1f4>
    return;
 8010fca:	bf00      	nop
  }
}
 8010fcc:	3720      	adds	r7, #32
 8010fce:	46bd      	mov	sp, r7
 8010fd0:	bd80      	pop	{r7, pc}
 8010fd2:	bf00      	nop
 8010fd4:	08011215 	.word	0x08011215

08010fd8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8010fd8:	b480      	push	{r7}
 8010fda:	b083      	sub	sp, #12
 8010fdc:	af00      	add	r7, sp, #0
 8010fde:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8010fe0:	bf00      	nop
 8010fe2:	370c      	adds	r7, #12
 8010fe4:	46bd      	mov	sp, r7
 8010fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010fea:	4770      	bx	lr

08010fec <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8010fec:	b480      	push	{r7}
 8010fee:	b083      	sub	sp, #12
 8010ff0:	af00      	add	r7, sp, #0
 8010ff2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8010ff4:	bf00      	nop
 8010ff6:	370c      	adds	r7, #12
 8010ff8:	46bd      	mov	sp, r7
 8010ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ffe:	4770      	bx	lr

08011000 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8011000:	b580      	push	{r7, lr}
 8011002:	b084      	sub	sp, #16
 8011004:	af00      	add	r7, sp, #0
 8011006:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8011008:	687b      	ldr	r3, [r7, #4]
 801100a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801100c:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 801100e:	687b      	ldr	r3, [r7, #4]
 8011010:	681b      	ldr	r3, [r3, #0]
 8011012:	681b      	ldr	r3, [r3, #0]
 8011014:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8011018:	2b00      	cmp	r3, #0
 801101a:	d11e      	bne.n	801105a <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 801101c:	68fb      	ldr	r3, [r7, #12]
 801101e:	2200      	movs	r2, #0
 8011020:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8011022:	68fb      	ldr	r3, [r7, #12]
 8011024:	681b      	ldr	r3, [r3, #0]
 8011026:	68da      	ldr	r2, [r3, #12]
 8011028:	68fb      	ldr	r3, [r7, #12]
 801102a:	681b      	ldr	r3, [r3, #0]
 801102c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8011030:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8011032:	68fb      	ldr	r3, [r7, #12]
 8011034:	681b      	ldr	r3, [r3, #0]
 8011036:	695a      	ldr	r2, [r3, #20]
 8011038:	68fb      	ldr	r3, [r7, #12]
 801103a:	681b      	ldr	r3, [r3, #0]
 801103c:	f022 0201 	bic.w	r2, r2, #1
 8011040:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8011042:	68fb      	ldr	r3, [r7, #12]
 8011044:	681b      	ldr	r3, [r3, #0]
 8011046:	695a      	ldr	r2, [r3, #20]
 8011048:	68fb      	ldr	r3, [r7, #12]
 801104a:	681b      	ldr	r3, [r3, #0]
 801104c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8011050:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8011052:	68fb      	ldr	r3, [r7, #12]
 8011054:	2220      	movs	r2, #32
 8011056:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 801105a:	68f8      	ldr	r0, [r7, #12]
 801105c:	f7f5 fc42 	bl	80068e4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8011060:	bf00      	nop
 8011062:	3710      	adds	r7, #16
 8011064:	46bd      	mov	sp, r7
 8011066:	bd80      	pop	{r7, pc}

08011068 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8011068:	b580      	push	{r7, lr}
 801106a:	b084      	sub	sp, #16
 801106c:	af00      	add	r7, sp, #0
 801106e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8011070:	687b      	ldr	r3, [r7, #4]
 8011072:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011074:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 8011076:	68f8      	ldr	r0, [r7, #12]
 8011078:	f7ff ffb8 	bl	8010fec <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801107c:	bf00      	nop
 801107e:	3710      	adds	r7, #16
 8011080:	46bd      	mov	sp, r7
 8011082:	bd80      	pop	{r7, pc}

08011084 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8011084:	b580      	push	{r7, lr}
 8011086:	b084      	sub	sp, #16
 8011088:	af00      	add	r7, sp, #0
 801108a:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 801108c:	2300      	movs	r3, #0
 801108e:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8011090:	687b      	ldr	r3, [r7, #4]
 8011092:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011094:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8011096:	68bb      	ldr	r3, [r7, #8]
 8011098:	681b      	ldr	r3, [r3, #0]
 801109a:	695b      	ldr	r3, [r3, #20]
 801109c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80110a0:	2b80      	cmp	r3, #128	; 0x80
 80110a2:	bf0c      	ite	eq
 80110a4:	2301      	moveq	r3, #1
 80110a6:	2300      	movne	r3, #0
 80110a8:	b2db      	uxtb	r3, r3
 80110aa:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80110ac:	68bb      	ldr	r3, [r7, #8]
 80110ae:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80110b2:	b2db      	uxtb	r3, r3
 80110b4:	2b21      	cmp	r3, #33	; 0x21
 80110b6:	d108      	bne.n	80110ca <UART_DMAError+0x46>
 80110b8:	68fb      	ldr	r3, [r7, #12]
 80110ba:	2b00      	cmp	r3, #0
 80110bc:	d005      	beq.n	80110ca <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80110be:	68bb      	ldr	r3, [r7, #8]
 80110c0:	2200      	movs	r2, #0
 80110c2:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 80110c4:	68b8      	ldr	r0, [r7, #8]
 80110c6:	f000 f871 	bl	80111ac <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80110ca:	68bb      	ldr	r3, [r7, #8]
 80110cc:	681b      	ldr	r3, [r3, #0]
 80110ce:	695b      	ldr	r3, [r3, #20]
 80110d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80110d4:	2b40      	cmp	r3, #64	; 0x40
 80110d6:	bf0c      	ite	eq
 80110d8:	2301      	moveq	r3, #1
 80110da:	2300      	movne	r3, #0
 80110dc:	b2db      	uxtb	r3, r3
 80110de:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80110e0:	68bb      	ldr	r3, [r7, #8]
 80110e2:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80110e6:	b2db      	uxtb	r3, r3
 80110e8:	2b22      	cmp	r3, #34	; 0x22
 80110ea:	d108      	bne.n	80110fe <UART_DMAError+0x7a>
 80110ec:	68fb      	ldr	r3, [r7, #12]
 80110ee:	2b00      	cmp	r3, #0
 80110f0:	d005      	beq.n	80110fe <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80110f2:	68bb      	ldr	r3, [r7, #8]
 80110f4:	2200      	movs	r2, #0
 80110f6:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 80110f8:	68b8      	ldr	r0, [r7, #8]
 80110fa:	f000 f86d 	bl	80111d8 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80110fe:	68bb      	ldr	r3, [r7, #8]
 8011100:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8011102:	f043 0210 	orr.w	r2, r3, #16
 8011106:	68bb      	ldr	r3, [r7, #8]
 8011108:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 801110a:	68b8      	ldr	r0, [r7, #8]
 801110c:	f7f5 fbe0 	bl	80068d0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8011110:	bf00      	nop
 8011112:	3710      	adds	r7, #16
 8011114:	46bd      	mov	sp, r7
 8011116:	bd80      	pop	{r7, pc}

08011118 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8011118:	b580      	push	{r7, lr}
 801111a:	b084      	sub	sp, #16
 801111c:	af00      	add	r7, sp, #0
 801111e:	60f8      	str	r0, [r7, #12]
 8011120:	60b9      	str	r1, [r7, #8]
 8011122:	603b      	str	r3, [r7, #0]
 8011124:	4613      	mov	r3, r2
 8011126:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8011128:	e02c      	b.n	8011184 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 801112a:	69bb      	ldr	r3, [r7, #24]
 801112c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011130:	d028      	beq.n	8011184 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8011132:	69bb      	ldr	r3, [r7, #24]
 8011134:	2b00      	cmp	r3, #0
 8011136:	d007      	beq.n	8011148 <UART_WaitOnFlagUntilTimeout+0x30>
 8011138:	f7fa fca8 	bl	800ba8c <HAL_GetTick>
 801113c:	4602      	mov	r2, r0
 801113e:	683b      	ldr	r3, [r7, #0]
 8011140:	1ad3      	subs	r3, r2, r3
 8011142:	69ba      	ldr	r2, [r7, #24]
 8011144:	429a      	cmp	r2, r3
 8011146:	d21d      	bcs.n	8011184 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8011148:	68fb      	ldr	r3, [r7, #12]
 801114a:	681b      	ldr	r3, [r3, #0]
 801114c:	68da      	ldr	r2, [r3, #12]
 801114e:	68fb      	ldr	r3, [r7, #12]
 8011150:	681b      	ldr	r3, [r3, #0]
 8011152:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8011156:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8011158:	68fb      	ldr	r3, [r7, #12]
 801115a:	681b      	ldr	r3, [r3, #0]
 801115c:	695a      	ldr	r2, [r3, #20]
 801115e:	68fb      	ldr	r3, [r7, #12]
 8011160:	681b      	ldr	r3, [r3, #0]
 8011162:	f022 0201 	bic.w	r2, r2, #1
 8011166:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8011168:	68fb      	ldr	r3, [r7, #12]
 801116a:	2220      	movs	r2, #32
 801116c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8011170:	68fb      	ldr	r3, [r7, #12]
 8011172:	2220      	movs	r2, #32
 8011174:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8011178:	68fb      	ldr	r3, [r7, #12]
 801117a:	2200      	movs	r2, #0
 801117c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8011180:	2303      	movs	r3, #3
 8011182:	e00f      	b.n	80111a4 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8011184:	68fb      	ldr	r3, [r7, #12]
 8011186:	681b      	ldr	r3, [r3, #0]
 8011188:	681a      	ldr	r2, [r3, #0]
 801118a:	68bb      	ldr	r3, [r7, #8]
 801118c:	4013      	ands	r3, r2
 801118e:	68ba      	ldr	r2, [r7, #8]
 8011190:	429a      	cmp	r2, r3
 8011192:	bf0c      	ite	eq
 8011194:	2301      	moveq	r3, #1
 8011196:	2300      	movne	r3, #0
 8011198:	b2db      	uxtb	r3, r3
 801119a:	461a      	mov	r2, r3
 801119c:	79fb      	ldrb	r3, [r7, #7]
 801119e:	429a      	cmp	r2, r3
 80111a0:	d0c3      	beq.n	801112a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80111a2:	2300      	movs	r3, #0
}
 80111a4:	4618      	mov	r0, r3
 80111a6:	3710      	adds	r7, #16
 80111a8:	46bd      	mov	sp, r7
 80111aa:	bd80      	pop	{r7, pc}

080111ac <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80111ac:	b480      	push	{r7}
 80111ae:	b083      	sub	sp, #12
 80111b0:	af00      	add	r7, sp, #0
 80111b2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80111b4:	687b      	ldr	r3, [r7, #4]
 80111b6:	681b      	ldr	r3, [r3, #0]
 80111b8:	68da      	ldr	r2, [r3, #12]
 80111ba:	687b      	ldr	r3, [r7, #4]
 80111bc:	681b      	ldr	r3, [r3, #0]
 80111be:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80111c2:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80111c4:	687b      	ldr	r3, [r7, #4]
 80111c6:	2220      	movs	r2, #32
 80111c8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 80111cc:	bf00      	nop
 80111ce:	370c      	adds	r7, #12
 80111d0:	46bd      	mov	sp, r7
 80111d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111d6:	4770      	bx	lr

080111d8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80111d8:	b480      	push	{r7}
 80111da:	b083      	sub	sp, #12
 80111dc:	af00      	add	r7, sp, #0
 80111de:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80111e0:	687b      	ldr	r3, [r7, #4]
 80111e2:	681b      	ldr	r3, [r3, #0]
 80111e4:	68da      	ldr	r2, [r3, #12]
 80111e6:	687b      	ldr	r3, [r7, #4]
 80111e8:	681b      	ldr	r3, [r3, #0]
 80111ea:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80111ee:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80111f0:	687b      	ldr	r3, [r7, #4]
 80111f2:	681b      	ldr	r3, [r3, #0]
 80111f4:	695a      	ldr	r2, [r3, #20]
 80111f6:	687b      	ldr	r3, [r7, #4]
 80111f8:	681b      	ldr	r3, [r3, #0]
 80111fa:	f022 0201 	bic.w	r2, r2, #1
 80111fe:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8011200:	687b      	ldr	r3, [r7, #4]
 8011202:	2220      	movs	r2, #32
 8011204:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8011208:	bf00      	nop
 801120a:	370c      	adds	r7, #12
 801120c:	46bd      	mov	sp, r7
 801120e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011212:	4770      	bx	lr

08011214 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8011214:	b580      	push	{r7, lr}
 8011216:	b084      	sub	sp, #16
 8011218:	af00      	add	r7, sp, #0
 801121a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 801121c:	687b      	ldr	r3, [r7, #4]
 801121e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011220:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8011222:	68fb      	ldr	r3, [r7, #12]
 8011224:	2200      	movs	r2, #0
 8011226:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8011228:	68fb      	ldr	r3, [r7, #12]
 801122a:	2200      	movs	r2, #0
 801122c:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 801122e:	68f8      	ldr	r0, [r7, #12]
 8011230:	f7f5 fb4e 	bl	80068d0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8011234:	bf00      	nop
 8011236:	3710      	adds	r7, #16
 8011238:	46bd      	mov	sp, r7
 801123a:	bd80      	pop	{r7, pc}

0801123c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 801123c:	b480      	push	{r7}
 801123e:	b085      	sub	sp, #20
 8011240:	af00      	add	r7, sp, #0
 8011242:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8011244:	687b      	ldr	r3, [r7, #4]
 8011246:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 801124a:	b2db      	uxtb	r3, r3
 801124c:	2b21      	cmp	r3, #33	; 0x21
 801124e:	d144      	bne.n	80112da <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8011250:	687b      	ldr	r3, [r7, #4]
 8011252:	689b      	ldr	r3, [r3, #8]
 8011254:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8011258:	d11a      	bne.n	8011290 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 801125a:	687b      	ldr	r3, [r7, #4]
 801125c:	6a1b      	ldr	r3, [r3, #32]
 801125e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8011260:	68fb      	ldr	r3, [r7, #12]
 8011262:	881b      	ldrh	r3, [r3, #0]
 8011264:	461a      	mov	r2, r3
 8011266:	687b      	ldr	r3, [r7, #4]
 8011268:	681b      	ldr	r3, [r3, #0]
 801126a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 801126e:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8011270:	687b      	ldr	r3, [r7, #4]
 8011272:	691b      	ldr	r3, [r3, #16]
 8011274:	2b00      	cmp	r3, #0
 8011276:	d105      	bne.n	8011284 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8011278:	687b      	ldr	r3, [r7, #4]
 801127a:	6a1b      	ldr	r3, [r3, #32]
 801127c:	1c9a      	adds	r2, r3, #2
 801127e:	687b      	ldr	r3, [r7, #4]
 8011280:	621a      	str	r2, [r3, #32]
 8011282:	e00e      	b.n	80112a2 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8011284:	687b      	ldr	r3, [r7, #4]
 8011286:	6a1b      	ldr	r3, [r3, #32]
 8011288:	1c5a      	adds	r2, r3, #1
 801128a:	687b      	ldr	r3, [r7, #4]
 801128c:	621a      	str	r2, [r3, #32]
 801128e:	e008      	b.n	80112a2 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8011290:	687b      	ldr	r3, [r7, #4]
 8011292:	6a1b      	ldr	r3, [r3, #32]
 8011294:	1c59      	adds	r1, r3, #1
 8011296:	687a      	ldr	r2, [r7, #4]
 8011298:	6211      	str	r1, [r2, #32]
 801129a:	781a      	ldrb	r2, [r3, #0]
 801129c:	687b      	ldr	r3, [r7, #4]
 801129e:	681b      	ldr	r3, [r3, #0]
 80112a0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80112a2:	687b      	ldr	r3, [r7, #4]
 80112a4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80112a6:	b29b      	uxth	r3, r3
 80112a8:	3b01      	subs	r3, #1
 80112aa:	b29b      	uxth	r3, r3
 80112ac:	687a      	ldr	r2, [r7, #4]
 80112ae:	4619      	mov	r1, r3
 80112b0:	84d1      	strh	r1, [r2, #38]	; 0x26
 80112b2:	2b00      	cmp	r3, #0
 80112b4:	d10f      	bne.n	80112d6 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80112b6:	687b      	ldr	r3, [r7, #4]
 80112b8:	681b      	ldr	r3, [r3, #0]
 80112ba:	68da      	ldr	r2, [r3, #12]
 80112bc:	687b      	ldr	r3, [r7, #4]
 80112be:	681b      	ldr	r3, [r3, #0]
 80112c0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80112c4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80112c6:	687b      	ldr	r3, [r7, #4]
 80112c8:	681b      	ldr	r3, [r3, #0]
 80112ca:	68da      	ldr	r2, [r3, #12]
 80112cc:	687b      	ldr	r3, [r7, #4]
 80112ce:	681b      	ldr	r3, [r3, #0]
 80112d0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80112d4:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80112d6:	2300      	movs	r3, #0
 80112d8:	e000      	b.n	80112dc <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80112da:	2302      	movs	r3, #2
  }
}
 80112dc:	4618      	mov	r0, r3
 80112de:	3714      	adds	r7, #20
 80112e0:	46bd      	mov	sp, r7
 80112e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112e6:	4770      	bx	lr

080112e8 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80112e8:	b580      	push	{r7, lr}
 80112ea:	b082      	sub	sp, #8
 80112ec:	af00      	add	r7, sp, #0
 80112ee:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80112f0:	687b      	ldr	r3, [r7, #4]
 80112f2:	681b      	ldr	r3, [r3, #0]
 80112f4:	68da      	ldr	r2, [r3, #12]
 80112f6:	687b      	ldr	r3, [r7, #4]
 80112f8:	681b      	ldr	r3, [r3, #0]
 80112fa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80112fe:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8011300:	687b      	ldr	r3, [r7, #4]
 8011302:	2220      	movs	r2, #32
 8011304:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8011308:	6878      	ldr	r0, [r7, #4]
 801130a:	f7ff fe65 	bl	8010fd8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 801130e:	2300      	movs	r3, #0
}
 8011310:	4618      	mov	r0, r3
 8011312:	3708      	adds	r7, #8
 8011314:	46bd      	mov	sp, r7
 8011316:	bd80      	pop	{r7, pc}

08011318 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8011318:	b580      	push	{r7, lr}
 801131a:	b084      	sub	sp, #16
 801131c:	af00      	add	r7, sp, #0
 801131e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8011320:	687b      	ldr	r3, [r7, #4]
 8011322:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8011326:	b2db      	uxtb	r3, r3
 8011328:	2b22      	cmp	r3, #34	; 0x22
 801132a:	d171      	bne.n	8011410 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 801132c:	687b      	ldr	r3, [r7, #4]
 801132e:	689b      	ldr	r3, [r3, #8]
 8011330:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8011334:	d123      	bne.n	801137e <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8011336:	687b      	ldr	r3, [r7, #4]
 8011338:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801133a:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 801133c:	687b      	ldr	r3, [r7, #4]
 801133e:	691b      	ldr	r3, [r3, #16]
 8011340:	2b00      	cmp	r3, #0
 8011342:	d10e      	bne.n	8011362 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8011344:	687b      	ldr	r3, [r7, #4]
 8011346:	681b      	ldr	r3, [r3, #0]
 8011348:	685b      	ldr	r3, [r3, #4]
 801134a:	b29b      	uxth	r3, r3
 801134c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011350:	b29a      	uxth	r2, r3
 8011352:	68fb      	ldr	r3, [r7, #12]
 8011354:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8011356:	687b      	ldr	r3, [r7, #4]
 8011358:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801135a:	1c9a      	adds	r2, r3, #2
 801135c:	687b      	ldr	r3, [r7, #4]
 801135e:	629a      	str	r2, [r3, #40]	; 0x28
 8011360:	e029      	b.n	80113b6 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8011362:	687b      	ldr	r3, [r7, #4]
 8011364:	681b      	ldr	r3, [r3, #0]
 8011366:	685b      	ldr	r3, [r3, #4]
 8011368:	b29b      	uxth	r3, r3
 801136a:	b2db      	uxtb	r3, r3
 801136c:	b29a      	uxth	r2, r3
 801136e:	68fb      	ldr	r3, [r7, #12]
 8011370:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8011372:	687b      	ldr	r3, [r7, #4]
 8011374:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011376:	1c5a      	adds	r2, r3, #1
 8011378:	687b      	ldr	r3, [r7, #4]
 801137a:	629a      	str	r2, [r3, #40]	; 0x28
 801137c:	e01b      	b.n	80113b6 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 801137e:	687b      	ldr	r3, [r7, #4]
 8011380:	691b      	ldr	r3, [r3, #16]
 8011382:	2b00      	cmp	r3, #0
 8011384:	d10a      	bne.n	801139c <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8011386:	687b      	ldr	r3, [r7, #4]
 8011388:	681b      	ldr	r3, [r3, #0]
 801138a:	6858      	ldr	r0, [r3, #4]
 801138c:	687b      	ldr	r3, [r7, #4]
 801138e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011390:	1c59      	adds	r1, r3, #1
 8011392:	687a      	ldr	r2, [r7, #4]
 8011394:	6291      	str	r1, [r2, #40]	; 0x28
 8011396:	b2c2      	uxtb	r2, r0
 8011398:	701a      	strb	r2, [r3, #0]
 801139a:	e00c      	b.n	80113b6 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 801139c:	687b      	ldr	r3, [r7, #4]
 801139e:	681b      	ldr	r3, [r3, #0]
 80113a0:	685b      	ldr	r3, [r3, #4]
 80113a2:	b2da      	uxtb	r2, r3
 80113a4:	687b      	ldr	r3, [r7, #4]
 80113a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80113a8:	1c58      	adds	r0, r3, #1
 80113aa:	6879      	ldr	r1, [r7, #4]
 80113ac:	6288      	str	r0, [r1, #40]	; 0x28
 80113ae:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80113b2:	b2d2      	uxtb	r2, r2
 80113b4:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 80113b6:	687b      	ldr	r3, [r7, #4]
 80113b8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80113ba:	b29b      	uxth	r3, r3
 80113bc:	3b01      	subs	r3, #1
 80113be:	b29b      	uxth	r3, r3
 80113c0:	687a      	ldr	r2, [r7, #4]
 80113c2:	4619      	mov	r1, r3
 80113c4:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80113c6:	2b00      	cmp	r3, #0
 80113c8:	d120      	bne.n	801140c <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80113ca:	687b      	ldr	r3, [r7, #4]
 80113cc:	681b      	ldr	r3, [r3, #0]
 80113ce:	68da      	ldr	r2, [r3, #12]
 80113d0:	687b      	ldr	r3, [r7, #4]
 80113d2:	681b      	ldr	r3, [r3, #0]
 80113d4:	f022 0220 	bic.w	r2, r2, #32
 80113d8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80113da:	687b      	ldr	r3, [r7, #4]
 80113dc:	681b      	ldr	r3, [r3, #0]
 80113de:	68da      	ldr	r2, [r3, #12]
 80113e0:	687b      	ldr	r3, [r7, #4]
 80113e2:	681b      	ldr	r3, [r3, #0]
 80113e4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80113e8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80113ea:	687b      	ldr	r3, [r7, #4]
 80113ec:	681b      	ldr	r3, [r3, #0]
 80113ee:	695a      	ldr	r2, [r3, #20]
 80113f0:	687b      	ldr	r3, [r7, #4]
 80113f2:	681b      	ldr	r3, [r3, #0]
 80113f4:	f022 0201 	bic.w	r2, r2, #1
 80113f8:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80113fa:	687b      	ldr	r3, [r7, #4]
 80113fc:	2220      	movs	r2, #32
 80113fe:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8011402:	6878      	ldr	r0, [r7, #4]
 8011404:	f7f5 fa6e 	bl	80068e4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8011408:	2300      	movs	r3, #0
 801140a:	e002      	b.n	8011412 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 801140c:	2300      	movs	r3, #0
 801140e:	e000      	b.n	8011412 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8011410:	2302      	movs	r3, #2
  }
}
 8011412:	4618      	mov	r0, r3
 8011414:	3710      	adds	r7, #16
 8011416:	46bd      	mov	sp, r7
 8011418:	bd80      	pop	{r7, pc}
	...

0801141c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 801141c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8011420:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 8011424:	af00      	add	r7, sp, #0
 8011426:	f8c7 01fc 	str.w	r0, [r7, #508]	; 0x1fc
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 801142a:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 801142e:	681b      	ldr	r3, [r3, #0]
 8011430:	691b      	ldr	r3, [r3, #16]
 8011432:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8011436:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 801143a:	68d9      	ldr	r1, [r3, #12]
 801143c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8011440:	681a      	ldr	r2, [r3, #0]
 8011442:	ea40 0301 	orr.w	r3, r0, r1
 8011446:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8011448:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 801144c:	689a      	ldr	r2, [r3, #8]
 801144e:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8011452:	691b      	ldr	r3, [r3, #16]
 8011454:	431a      	orrs	r2, r3
 8011456:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 801145a:	695b      	ldr	r3, [r3, #20]
 801145c:	431a      	orrs	r2, r3
 801145e:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8011462:	69db      	ldr	r3, [r3, #28]
 8011464:	4313      	orrs	r3, r2
 8011466:	f8c7 3204 	str.w	r3, [r7, #516]	; 0x204
  MODIFY_REG(huart->Instance->CR1,
 801146a:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 801146e:	681b      	ldr	r3, [r3, #0]
 8011470:	68db      	ldr	r3, [r3, #12]
 8011472:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8011476:	f021 010c 	bic.w	r1, r1, #12
 801147a:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 801147e:	681a      	ldr	r2, [r3, #0]
 8011480:	f8d7 3204 	ldr.w	r3, [r7, #516]	; 0x204
 8011484:	430b      	orrs	r3, r1
 8011486:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8011488:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 801148c:	681b      	ldr	r3, [r3, #0]
 801148e:	695b      	ldr	r3, [r3, #20]
 8011490:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8011494:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8011498:	6999      	ldr	r1, [r3, #24]
 801149a:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 801149e:	681a      	ldr	r2, [r3, #0]
 80114a0:	ea40 0301 	orr.w	r3, r0, r1
 80114a4:	6153      	str	r3, [r2, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80114a6:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80114aa:	69db      	ldr	r3, [r3, #28]
 80114ac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80114b0:	f040 824a 	bne.w	8011948 <UART_SetConfig+0x52c>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80114b4:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80114b8:	681a      	ldr	r2, [r3, #0]
 80114ba:	4b96      	ldr	r3, [pc, #600]	; (8011714 <UART_SetConfig+0x2f8>)
 80114bc:	429a      	cmp	r2, r3
 80114be:	d006      	beq.n	80114ce <UART_SetConfig+0xb2>
 80114c0:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80114c4:	681a      	ldr	r2, [r3, #0]
 80114c6:	4b94      	ldr	r3, [pc, #592]	; (8011718 <UART_SetConfig+0x2fc>)
 80114c8:	429a      	cmp	r2, r3
 80114ca:	f040 8129 	bne.w	8011720 <UART_SetConfig+0x304>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80114ce:	f7fc fc75 	bl	800ddbc <HAL_RCC_GetPCLK2Freq>
 80114d2:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80114d6:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80114da:	2200      	movs	r2, #0
 80114dc:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
 80114e0:	f8c7 21f4 	str.w	r2, [r7, #500]	; 0x1f4
 80114e4:	e9d7 457c 	ldrd	r4, r5, [r7, #496]	; 0x1f0
 80114e8:	4622      	mov	r2, r4
 80114ea:	462b      	mov	r3, r5
 80114ec:	1891      	adds	r1, r2, r2
 80114ee:	f8c7 10d0 	str.w	r1, [r7, #208]	; 0xd0
 80114f2:	415b      	adcs	r3, r3
 80114f4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 80114f8:	e9d7 2334 	ldrd	r2, r3, [r7, #208]	; 0xd0
 80114fc:	4621      	mov	r1, r4
 80114fe:	1851      	adds	r1, r2, r1
 8011500:	f8c7 10c8 	str.w	r1, [r7, #200]	; 0xc8
 8011504:	4629      	mov	r1, r5
 8011506:	414b      	adcs	r3, r1
 8011508:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 801150c:	f04f 0200 	mov.w	r2, #0
 8011510:	f04f 0300 	mov.w	r3, #0
 8011514:	e9d7 8932 	ldrd	r8, r9, [r7, #200]	; 0xc8
 8011518:	4649      	mov	r1, r9
 801151a:	00cb      	lsls	r3, r1, #3
 801151c:	4641      	mov	r1, r8
 801151e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8011522:	4641      	mov	r1, r8
 8011524:	00ca      	lsls	r2, r1, #3
 8011526:	4610      	mov	r0, r2
 8011528:	4619      	mov	r1, r3
 801152a:	4603      	mov	r3, r0
 801152c:	4622      	mov	r2, r4
 801152e:	189b      	adds	r3, r3, r2
 8011530:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 8011534:	462b      	mov	r3, r5
 8011536:	460a      	mov	r2, r1
 8011538:	eb42 0303 	adc.w	r3, r2, r3
 801153c:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
 8011540:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8011544:	685b      	ldr	r3, [r3, #4]
 8011546:	2200      	movs	r2, #0
 8011548:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 801154c:	f8c7 21e4 	str.w	r2, [r7, #484]	; 0x1e4
 8011550:	e9d7 1278 	ldrd	r1, r2, [r7, #480]	; 0x1e0
 8011554:	460b      	mov	r3, r1
 8011556:	18db      	adds	r3, r3, r3
 8011558:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 801155c:	4613      	mov	r3, r2
 801155e:	eb42 0303 	adc.w	r3, r2, r3
 8011562:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8011566:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	; 0xc0
 801156a:	e9d7 017a 	ldrd	r0, r1, [r7, #488]	; 0x1e8
 801156e:	f7ef fba3 	bl	8000cb8 <__aeabi_uldivmod>
 8011572:	4602      	mov	r2, r0
 8011574:	460b      	mov	r3, r1
 8011576:	4b69      	ldr	r3, [pc, #420]	; (801171c <UART_SetConfig+0x300>)
 8011578:	fba3 2302 	umull	r2, r3, r3, r2
 801157c:	095b      	lsrs	r3, r3, #5
 801157e:	011c      	lsls	r4, r3, #4
 8011580:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8011584:	2200      	movs	r2, #0
 8011586:	f8c7 31d8 	str.w	r3, [r7, #472]	; 0x1d8
 801158a:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 801158e:	e9d7 8976 	ldrd	r8, r9, [r7, #472]	; 0x1d8
 8011592:	4642      	mov	r2, r8
 8011594:	464b      	mov	r3, r9
 8011596:	1891      	adds	r1, r2, r2
 8011598:	f8c7 10b8 	str.w	r1, [r7, #184]	; 0xb8
 801159c:	415b      	adcs	r3, r3
 801159e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 80115a2:	e9d7 232e 	ldrd	r2, r3, [r7, #184]	; 0xb8
 80115a6:	4641      	mov	r1, r8
 80115a8:	1851      	adds	r1, r2, r1
 80115aa:	f8c7 10b0 	str.w	r1, [r7, #176]	; 0xb0
 80115ae:	4649      	mov	r1, r9
 80115b0:	414b      	adcs	r3, r1
 80115b2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80115b6:	f04f 0200 	mov.w	r2, #0
 80115ba:	f04f 0300 	mov.w	r3, #0
 80115be:	e9d7 ab2c 	ldrd	sl, fp, [r7, #176]	; 0xb0
 80115c2:	4659      	mov	r1, fp
 80115c4:	00cb      	lsls	r3, r1, #3
 80115c6:	4651      	mov	r1, sl
 80115c8:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80115cc:	4651      	mov	r1, sl
 80115ce:	00ca      	lsls	r2, r1, #3
 80115d0:	4610      	mov	r0, r2
 80115d2:	4619      	mov	r1, r3
 80115d4:	4603      	mov	r3, r0
 80115d6:	4642      	mov	r2, r8
 80115d8:	189b      	adds	r3, r3, r2
 80115da:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
 80115de:	464b      	mov	r3, r9
 80115e0:	460a      	mov	r2, r1
 80115e2:	eb42 0303 	adc.w	r3, r2, r3
 80115e6:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
 80115ea:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80115ee:	685b      	ldr	r3, [r3, #4]
 80115f0:	2200      	movs	r2, #0
 80115f2:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 80115f6:	f8c7 21cc 	str.w	r2, [r7, #460]	; 0x1cc
 80115fa:	e9d7 1272 	ldrd	r1, r2, [r7, #456]	; 0x1c8
 80115fe:	460b      	mov	r3, r1
 8011600:	18db      	adds	r3, r3, r3
 8011602:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8011606:	4613      	mov	r3, r2
 8011608:	eb42 0303 	adc.w	r3, r2, r3
 801160c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8011610:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 8011614:	e9d7 0174 	ldrd	r0, r1, [r7, #464]	; 0x1d0
 8011618:	f7ef fb4e 	bl	8000cb8 <__aeabi_uldivmod>
 801161c:	4602      	mov	r2, r0
 801161e:	460b      	mov	r3, r1
 8011620:	4611      	mov	r1, r2
 8011622:	4b3e      	ldr	r3, [pc, #248]	; (801171c <UART_SetConfig+0x300>)
 8011624:	fba3 2301 	umull	r2, r3, r3, r1
 8011628:	095b      	lsrs	r3, r3, #5
 801162a:	2264      	movs	r2, #100	; 0x64
 801162c:	fb02 f303 	mul.w	r3, r2, r3
 8011630:	1acb      	subs	r3, r1, r3
 8011632:	00db      	lsls	r3, r3, #3
 8011634:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8011638:	4b38      	ldr	r3, [pc, #224]	; (801171c <UART_SetConfig+0x300>)
 801163a:	fba3 2302 	umull	r2, r3, r3, r2
 801163e:	095b      	lsrs	r3, r3, #5
 8011640:	005b      	lsls	r3, r3, #1
 8011642:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8011646:	441c      	add	r4, r3
 8011648:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 801164c:	2200      	movs	r2, #0
 801164e:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8011652:	f8c7 21c4 	str.w	r2, [r7, #452]	; 0x1c4
 8011656:	e9d7 8970 	ldrd	r8, r9, [r7, #448]	; 0x1c0
 801165a:	4642      	mov	r2, r8
 801165c:	464b      	mov	r3, r9
 801165e:	1891      	adds	r1, r2, r2
 8011660:	f8c7 10a0 	str.w	r1, [r7, #160]	; 0xa0
 8011664:	415b      	adcs	r3, r3
 8011666:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 801166a:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	; 0xa0
 801166e:	4641      	mov	r1, r8
 8011670:	1851      	adds	r1, r2, r1
 8011672:	f8c7 1098 	str.w	r1, [r7, #152]	; 0x98
 8011676:	4649      	mov	r1, r9
 8011678:	414b      	adcs	r3, r1
 801167a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 801167e:	f04f 0200 	mov.w	r2, #0
 8011682:	f04f 0300 	mov.w	r3, #0
 8011686:	e9d7 ab26 	ldrd	sl, fp, [r7, #152]	; 0x98
 801168a:	4659      	mov	r1, fp
 801168c:	00cb      	lsls	r3, r1, #3
 801168e:	4651      	mov	r1, sl
 8011690:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8011694:	4651      	mov	r1, sl
 8011696:	00ca      	lsls	r2, r1, #3
 8011698:	4610      	mov	r0, r2
 801169a:	4619      	mov	r1, r3
 801169c:	4603      	mov	r3, r0
 801169e:	4642      	mov	r2, r8
 80116a0:	189b      	adds	r3, r3, r2
 80116a2:	f8c7 31b8 	str.w	r3, [r7, #440]	; 0x1b8
 80116a6:	464b      	mov	r3, r9
 80116a8:	460a      	mov	r2, r1
 80116aa:	eb42 0303 	adc.w	r3, r2, r3
 80116ae:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 80116b2:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80116b6:	685b      	ldr	r3, [r3, #4]
 80116b8:	2200      	movs	r2, #0
 80116ba:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
 80116be:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
 80116c2:	e9d7 126c 	ldrd	r1, r2, [r7, #432]	; 0x1b0
 80116c6:	460b      	mov	r3, r1
 80116c8:	18db      	adds	r3, r3, r3
 80116ca:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80116ce:	4613      	mov	r3, r2
 80116d0:	eb42 0303 	adc.w	r3, r2, r3
 80116d4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80116d8:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 80116dc:	e9d7 016e 	ldrd	r0, r1, [r7, #440]	; 0x1b8
 80116e0:	f7ef faea 	bl	8000cb8 <__aeabi_uldivmod>
 80116e4:	4602      	mov	r2, r0
 80116e6:	460b      	mov	r3, r1
 80116e8:	4b0c      	ldr	r3, [pc, #48]	; (801171c <UART_SetConfig+0x300>)
 80116ea:	fba3 1302 	umull	r1, r3, r3, r2
 80116ee:	095b      	lsrs	r3, r3, #5
 80116f0:	2164      	movs	r1, #100	; 0x64
 80116f2:	fb01 f303 	mul.w	r3, r1, r3
 80116f6:	1ad3      	subs	r3, r2, r3
 80116f8:	00db      	lsls	r3, r3, #3
 80116fa:	3332      	adds	r3, #50	; 0x32
 80116fc:	4a07      	ldr	r2, [pc, #28]	; (801171c <UART_SetConfig+0x300>)
 80116fe:	fba2 2303 	umull	r2, r3, r2, r3
 8011702:	095b      	lsrs	r3, r3, #5
 8011704:	f003 0207 	and.w	r2, r3, #7
 8011708:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 801170c:	681b      	ldr	r3, [r3, #0]
 801170e:	4422      	add	r2, r4
 8011710:	609a      	str	r2, [r3, #8]
 8011712:	e349      	b.n	8011da8 <UART_SetConfig+0x98c>
 8011714:	40011000 	.word	0x40011000
 8011718:	40011400 	.word	0x40011400
 801171c:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8011720:	f7fc fb38 	bl	800dd94 <HAL_RCC_GetPCLK1Freq>
 8011724:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8011728:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 801172c:	2200      	movs	r2, #0
 801172e:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 8011732:	f8c7 21ac 	str.w	r2, [r7, #428]	; 0x1ac
 8011736:	e9d7 456a 	ldrd	r4, r5, [r7, #424]	; 0x1a8
 801173a:	4622      	mov	r2, r4
 801173c:	462b      	mov	r3, r5
 801173e:	1891      	adds	r1, r2, r2
 8011740:	f8c7 1088 	str.w	r1, [r7, #136]	; 0x88
 8011744:	415b      	adcs	r3, r3
 8011746:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 801174a:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 801174e:	4621      	mov	r1, r4
 8011750:	eb12 0a01 	adds.w	sl, r2, r1
 8011754:	4629      	mov	r1, r5
 8011756:	eb43 0b01 	adc.w	fp, r3, r1
 801175a:	f04f 0200 	mov.w	r2, #0
 801175e:	f04f 0300 	mov.w	r3, #0
 8011762:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8011766:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 801176a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 801176e:	4692      	mov	sl, r2
 8011770:	469b      	mov	fp, r3
 8011772:	4623      	mov	r3, r4
 8011774:	eb1a 0303 	adds.w	r3, sl, r3
 8011778:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 801177c:	462b      	mov	r3, r5
 801177e:	eb4b 0303 	adc.w	r3, fp, r3
 8011782:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8011786:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 801178a:	685b      	ldr	r3, [r3, #4]
 801178c:	2200      	movs	r2, #0
 801178e:	f8c7 3198 	str.w	r3, [r7, #408]	; 0x198
 8011792:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8011796:	e9d7 1266 	ldrd	r1, r2, [r7, #408]	; 0x198
 801179a:	460b      	mov	r3, r1
 801179c:	18db      	adds	r3, r3, r3
 801179e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80117a2:	4613      	mov	r3, r2
 80117a4:	eb42 0303 	adc.w	r3, r2, r3
 80117a8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80117ac:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 80117b0:	e9d7 0168 	ldrd	r0, r1, [r7, #416]	; 0x1a0
 80117b4:	f7ef fa80 	bl	8000cb8 <__aeabi_uldivmod>
 80117b8:	4602      	mov	r2, r0
 80117ba:	460b      	mov	r3, r1
 80117bc:	4b61      	ldr	r3, [pc, #388]	; (8011944 <UART_SetConfig+0x528>)
 80117be:	fba3 2302 	umull	r2, r3, r3, r2
 80117c2:	095b      	lsrs	r3, r3, #5
 80117c4:	011c      	lsls	r4, r3, #4
 80117c6:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80117ca:	2200      	movs	r2, #0
 80117cc:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
 80117d0:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
 80117d4:	e9d7 8964 	ldrd	r8, r9, [r7, #400]	; 0x190
 80117d8:	4642      	mov	r2, r8
 80117da:	464b      	mov	r3, r9
 80117dc:	1891      	adds	r1, r2, r2
 80117de:	67b9      	str	r1, [r7, #120]	; 0x78
 80117e0:	415b      	adcs	r3, r3
 80117e2:	67fb      	str	r3, [r7, #124]	; 0x7c
 80117e4:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 80117e8:	4641      	mov	r1, r8
 80117ea:	1851      	adds	r1, r2, r1
 80117ec:	6739      	str	r1, [r7, #112]	; 0x70
 80117ee:	4649      	mov	r1, r9
 80117f0:	414b      	adcs	r3, r1
 80117f2:	677b      	str	r3, [r7, #116]	; 0x74
 80117f4:	f04f 0200 	mov.w	r2, #0
 80117f8:	f04f 0300 	mov.w	r3, #0
 80117fc:	e9d7 ab1c 	ldrd	sl, fp, [r7, #112]	; 0x70
 8011800:	4659      	mov	r1, fp
 8011802:	00cb      	lsls	r3, r1, #3
 8011804:	4651      	mov	r1, sl
 8011806:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 801180a:	4651      	mov	r1, sl
 801180c:	00ca      	lsls	r2, r1, #3
 801180e:	4610      	mov	r0, r2
 8011810:	4619      	mov	r1, r3
 8011812:	4603      	mov	r3, r0
 8011814:	4642      	mov	r2, r8
 8011816:	189b      	adds	r3, r3, r2
 8011818:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 801181c:	464b      	mov	r3, r9
 801181e:	460a      	mov	r2, r1
 8011820:	eb42 0303 	adc.w	r3, r2, r3
 8011824:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
 8011828:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 801182c:	685b      	ldr	r3, [r3, #4]
 801182e:	2200      	movs	r2, #0
 8011830:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8011834:	f8c7 2184 	str.w	r2, [r7, #388]	; 0x184
 8011838:	e9d7 1260 	ldrd	r1, r2, [r7, #384]	; 0x180
 801183c:	460b      	mov	r3, r1
 801183e:	18db      	adds	r3, r3, r3
 8011840:	66bb      	str	r3, [r7, #104]	; 0x68
 8011842:	4613      	mov	r3, r2
 8011844:	eb42 0303 	adc.w	r3, r2, r3
 8011848:	66fb      	str	r3, [r7, #108]	; 0x6c
 801184a:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 801184e:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 8011852:	f7ef fa31 	bl	8000cb8 <__aeabi_uldivmod>
 8011856:	4602      	mov	r2, r0
 8011858:	460b      	mov	r3, r1
 801185a:	4611      	mov	r1, r2
 801185c:	4b39      	ldr	r3, [pc, #228]	; (8011944 <UART_SetConfig+0x528>)
 801185e:	fba3 2301 	umull	r2, r3, r3, r1
 8011862:	095b      	lsrs	r3, r3, #5
 8011864:	2264      	movs	r2, #100	; 0x64
 8011866:	fb02 f303 	mul.w	r3, r2, r3
 801186a:	1acb      	subs	r3, r1, r3
 801186c:	00db      	lsls	r3, r3, #3
 801186e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8011872:	4b34      	ldr	r3, [pc, #208]	; (8011944 <UART_SetConfig+0x528>)
 8011874:	fba3 2302 	umull	r2, r3, r3, r2
 8011878:	095b      	lsrs	r3, r3, #5
 801187a:	005b      	lsls	r3, r3, #1
 801187c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8011880:	441c      	add	r4, r3
 8011882:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8011886:	2200      	movs	r2, #0
 8011888:	f8c7 3178 	str.w	r3, [r7, #376]	; 0x178
 801188c:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8011890:	e9d7 895e 	ldrd	r8, r9, [r7, #376]	; 0x178
 8011894:	4642      	mov	r2, r8
 8011896:	464b      	mov	r3, r9
 8011898:	1891      	adds	r1, r2, r2
 801189a:	6639      	str	r1, [r7, #96]	; 0x60
 801189c:	415b      	adcs	r3, r3
 801189e:	667b      	str	r3, [r7, #100]	; 0x64
 80118a0:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 80118a4:	4641      	mov	r1, r8
 80118a6:	1851      	adds	r1, r2, r1
 80118a8:	65b9      	str	r1, [r7, #88]	; 0x58
 80118aa:	4649      	mov	r1, r9
 80118ac:	414b      	adcs	r3, r1
 80118ae:	65fb      	str	r3, [r7, #92]	; 0x5c
 80118b0:	f04f 0200 	mov.w	r2, #0
 80118b4:	f04f 0300 	mov.w	r3, #0
 80118b8:	e9d7 ab16 	ldrd	sl, fp, [r7, #88]	; 0x58
 80118bc:	4659      	mov	r1, fp
 80118be:	00cb      	lsls	r3, r1, #3
 80118c0:	4651      	mov	r1, sl
 80118c2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80118c6:	4651      	mov	r1, sl
 80118c8:	00ca      	lsls	r2, r1, #3
 80118ca:	4610      	mov	r0, r2
 80118cc:	4619      	mov	r1, r3
 80118ce:	4603      	mov	r3, r0
 80118d0:	4642      	mov	r2, r8
 80118d2:	189b      	adds	r3, r3, r2
 80118d4:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
 80118d8:	464b      	mov	r3, r9
 80118da:	460a      	mov	r2, r1
 80118dc:	eb42 0303 	adc.w	r3, r2, r3
 80118e0:	f8c7 3174 	str.w	r3, [r7, #372]	; 0x174
 80118e4:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80118e8:	685b      	ldr	r3, [r3, #4]
 80118ea:	2200      	movs	r2, #0
 80118ec:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
 80118f0:	f8c7 216c 	str.w	r2, [r7, #364]	; 0x16c
 80118f4:	e9d7 125a 	ldrd	r1, r2, [r7, #360]	; 0x168
 80118f8:	460b      	mov	r3, r1
 80118fa:	18db      	adds	r3, r3, r3
 80118fc:	653b      	str	r3, [r7, #80]	; 0x50
 80118fe:	4613      	mov	r3, r2
 8011900:	eb42 0303 	adc.w	r3, r2, r3
 8011904:	657b      	str	r3, [r7, #84]	; 0x54
 8011906:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 801190a:	e9d7 015c 	ldrd	r0, r1, [r7, #368]	; 0x170
 801190e:	f7ef f9d3 	bl	8000cb8 <__aeabi_uldivmod>
 8011912:	4602      	mov	r2, r0
 8011914:	460b      	mov	r3, r1
 8011916:	4b0b      	ldr	r3, [pc, #44]	; (8011944 <UART_SetConfig+0x528>)
 8011918:	fba3 1302 	umull	r1, r3, r3, r2
 801191c:	095b      	lsrs	r3, r3, #5
 801191e:	2164      	movs	r1, #100	; 0x64
 8011920:	fb01 f303 	mul.w	r3, r1, r3
 8011924:	1ad3      	subs	r3, r2, r3
 8011926:	00db      	lsls	r3, r3, #3
 8011928:	3332      	adds	r3, #50	; 0x32
 801192a:	4a06      	ldr	r2, [pc, #24]	; (8011944 <UART_SetConfig+0x528>)
 801192c:	fba2 2303 	umull	r2, r3, r2, r3
 8011930:	095b      	lsrs	r3, r3, #5
 8011932:	f003 0207 	and.w	r2, r3, #7
 8011936:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 801193a:	681b      	ldr	r3, [r3, #0]
 801193c:	4422      	add	r2, r4
 801193e:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8011940:	e232      	b.n	8011da8 <UART_SetConfig+0x98c>
 8011942:	bf00      	nop
 8011944:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8011948:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 801194c:	681a      	ldr	r2, [r3, #0]
 801194e:	4b8d      	ldr	r3, [pc, #564]	; (8011b84 <UART_SetConfig+0x768>)
 8011950:	429a      	cmp	r2, r3
 8011952:	d006      	beq.n	8011962 <UART_SetConfig+0x546>
 8011954:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8011958:	681a      	ldr	r2, [r3, #0]
 801195a:	4b8b      	ldr	r3, [pc, #556]	; (8011b88 <UART_SetConfig+0x76c>)
 801195c:	429a      	cmp	r2, r3
 801195e:	f040 8117 	bne.w	8011b90 <UART_SetConfig+0x774>
      pclk = HAL_RCC_GetPCLK2Freq();
 8011962:	f7fc fa2b 	bl	800ddbc <HAL_RCC_GetPCLK2Freq>
 8011966:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 801196a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 801196e:	2200      	movs	r2, #0
 8011970:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
 8011974:	f8c7 2164 	str.w	r2, [r7, #356]	; 0x164
 8011978:	e9d7 4558 	ldrd	r4, r5, [r7, #352]	; 0x160
 801197c:	4622      	mov	r2, r4
 801197e:	462b      	mov	r3, r5
 8011980:	1891      	adds	r1, r2, r2
 8011982:	64b9      	str	r1, [r7, #72]	; 0x48
 8011984:	415b      	adcs	r3, r3
 8011986:	64fb      	str	r3, [r7, #76]	; 0x4c
 8011988:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 801198c:	4621      	mov	r1, r4
 801198e:	eb12 0801 	adds.w	r8, r2, r1
 8011992:	4629      	mov	r1, r5
 8011994:	eb43 0901 	adc.w	r9, r3, r1
 8011998:	f04f 0200 	mov.w	r2, #0
 801199c:	f04f 0300 	mov.w	r3, #0
 80119a0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80119a4:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80119a8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80119ac:	4690      	mov	r8, r2
 80119ae:	4699      	mov	r9, r3
 80119b0:	4623      	mov	r3, r4
 80119b2:	eb18 0303 	adds.w	r3, r8, r3
 80119b6:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 80119ba:	462b      	mov	r3, r5
 80119bc:	eb49 0303 	adc.w	r3, r9, r3
 80119c0:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
 80119c4:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80119c8:	685b      	ldr	r3, [r3, #4]
 80119ca:	2200      	movs	r2, #0
 80119cc:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 80119d0:	f8c7 2154 	str.w	r2, [r7, #340]	; 0x154
 80119d4:	f04f 0200 	mov.w	r2, #0
 80119d8:	f04f 0300 	mov.w	r3, #0
 80119dc:	e9d7 4554 	ldrd	r4, r5, [r7, #336]	; 0x150
 80119e0:	4629      	mov	r1, r5
 80119e2:	008b      	lsls	r3, r1, #2
 80119e4:	4621      	mov	r1, r4
 80119e6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80119ea:	4621      	mov	r1, r4
 80119ec:	008a      	lsls	r2, r1, #2
 80119ee:	e9d7 0156 	ldrd	r0, r1, [r7, #344]	; 0x158
 80119f2:	f7ef f961 	bl	8000cb8 <__aeabi_uldivmod>
 80119f6:	4602      	mov	r2, r0
 80119f8:	460b      	mov	r3, r1
 80119fa:	4b64      	ldr	r3, [pc, #400]	; (8011b8c <UART_SetConfig+0x770>)
 80119fc:	fba3 2302 	umull	r2, r3, r3, r2
 8011a00:	095b      	lsrs	r3, r3, #5
 8011a02:	011c      	lsls	r4, r3, #4
 8011a04:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8011a08:	2200      	movs	r2, #0
 8011a0a:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148
 8011a0e:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8011a12:	e9d7 8952 	ldrd	r8, r9, [r7, #328]	; 0x148
 8011a16:	4642      	mov	r2, r8
 8011a18:	464b      	mov	r3, r9
 8011a1a:	1891      	adds	r1, r2, r2
 8011a1c:	6439      	str	r1, [r7, #64]	; 0x40
 8011a1e:	415b      	adcs	r3, r3
 8011a20:	647b      	str	r3, [r7, #68]	; 0x44
 8011a22:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8011a26:	4641      	mov	r1, r8
 8011a28:	1851      	adds	r1, r2, r1
 8011a2a:	63b9      	str	r1, [r7, #56]	; 0x38
 8011a2c:	4649      	mov	r1, r9
 8011a2e:	414b      	adcs	r3, r1
 8011a30:	63fb      	str	r3, [r7, #60]	; 0x3c
 8011a32:	f04f 0200 	mov.w	r2, #0
 8011a36:	f04f 0300 	mov.w	r3, #0
 8011a3a:	e9d7 ab0e 	ldrd	sl, fp, [r7, #56]	; 0x38
 8011a3e:	4659      	mov	r1, fp
 8011a40:	00cb      	lsls	r3, r1, #3
 8011a42:	4651      	mov	r1, sl
 8011a44:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8011a48:	4651      	mov	r1, sl
 8011a4a:	00ca      	lsls	r2, r1, #3
 8011a4c:	4610      	mov	r0, r2
 8011a4e:	4619      	mov	r1, r3
 8011a50:	4603      	mov	r3, r0
 8011a52:	4642      	mov	r2, r8
 8011a54:	189b      	adds	r3, r3, r2
 8011a56:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
 8011a5a:	464b      	mov	r3, r9
 8011a5c:	460a      	mov	r2, r1
 8011a5e:	eb42 0303 	adc.w	r3, r2, r3
 8011a62:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
 8011a66:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8011a6a:	685b      	ldr	r3, [r3, #4]
 8011a6c:	2200      	movs	r2, #0
 8011a6e:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
 8011a72:	f8c7 213c 	str.w	r2, [r7, #316]	; 0x13c
 8011a76:	f04f 0200 	mov.w	r2, #0
 8011a7a:	f04f 0300 	mov.w	r3, #0
 8011a7e:	e9d7 894e 	ldrd	r8, r9, [r7, #312]	; 0x138
 8011a82:	4649      	mov	r1, r9
 8011a84:	008b      	lsls	r3, r1, #2
 8011a86:	4641      	mov	r1, r8
 8011a88:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8011a8c:	4641      	mov	r1, r8
 8011a8e:	008a      	lsls	r2, r1, #2
 8011a90:	e9d7 0150 	ldrd	r0, r1, [r7, #320]	; 0x140
 8011a94:	f7ef f910 	bl	8000cb8 <__aeabi_uldivmod>
 8011a98:	4602      	mov	r2, r0
 8011a9a:	460b      	mov	r3, r1
 8011a9c:	4b3b      	ldr	r3, [pc, #236]	; (8011b8c <UART_SetConfig+0x770>)
 8011a9e:	fba3 1302 	umull	r1, r3, r3, r2
 8011aa2:	095b      	lsrs	r3, r3, #5
 8011aa4:	2164      	movs	r1, #100	; 0x64
 8011aa6:	fb01 f303 	mul.w	r3, r1, r3
 8011aaa:	1ad3      	subs	r3, r2, r3
 8011aac:	011b      	lsls	r3, r3, #4
 8011aae:	3332      	adds	r3, #50	; 0x32
 8011ab0:	4a36      	ldr	r2, [pc, #216]	; (8011b8c <UART_SetConfig+0x770>)
 8011ab2:	fba2 2303 	umull	r2, r3, r2, r3
 8011ab6:	095b      	lsrs	r3, r3, #5
 8011ab8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8011abc:	441c      	add	r4, r3
 8011abe:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8011ac2:	2200      	movs	r2, #0
 8011ac4:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
 8011ac8:	f8c7 2134 	str.w	r2, [r7, #308]	; 0x134
 8011acc:	e9d7 894c 	ldrd	r8, r9, [r7, #304]	; 0x130
 8011ad0:	4642      	mov	r2, r8
 8011ad2:	464b      	mov	r3, r9
 8011ad4:	1891      	adds	r1, r2, r2
 8011ad6:	6339      	str	r1, [r7, #48]	; 0x30
 8011ad8:	415b      	adcs	r3, r3
 8011ada:	637b      	str	r3, [r7, #52]	; 0x34
 8011adc:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8011ae0:	4641      	mov	r1, r8
 8011ae2:	1851      	adds	r1, r2, r1
 8011ae4:	62b9      	str	r1, [r7, #40]	; 0x28
 8011ae6:	4649      	mov	r1, r9
 8011ae8:	414b      	adcs	r3, r1
 8011aea:	62fb      	str	r3, [r7, #44]	; 0x2c
 8011aec:	f04f 0200 	mov.w	r2, #0
 8011af0:	f04f 0300 	mov.w	r3, #0
 8011af4:	e9d7 ab0a 	ldrd	sl, fp, [r7, #40]	; 0x28
 8011af8:	4659      	mov	r1, fp
 8011afa:	00cb      	lsls	r3, r1, #3
 8011afc:	4651      	mov	r1, sl
 8011afe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8011b02:	4651      	mov	r1, sl
 8011b04:	00ca      	lsls	r2, r1, #3
 8011b06:	4610      	mov	r0, r2
 8011b08:	4619      	mov	r1, r3
 8011b0a:	4603      	mov	r3, r0
 8011b0c:	4642      	mov	r2, r8
 8011b0e:	189b      	adds	r3, r3, r2
 8011b10:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8011b14:	464b      	mov	r3, r9
 8011b16:	460a      	mov	r2, r1
 8011b18:	eb42 0303 	adc.w	r3, r2, r3
 8011b1c:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 8011b20:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8011b24:	685b      	ldr	r3, [r3, #4]
 8011b26:	2200      	movs	r2, #0
 8011b28:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8011b2c:	f8c7 2124 	str.w	r2, [r7, #292]	; 0x124
 8011b30:	f04f 0200 	mov.w	r2, #0
 8011b34:	f04f 0300 	mov.w	r3, #0
 8011b38:	e9d7 8948 	ldrd	r8, r9, [r7, #288]	; 0x120
 8011b3c:	4649      	mov	r1, r9
 8011b3e:	008b      	lsls	r3, r1, #2
 8011b40:	4641      	mov	r1, r8
 8011b42:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8011b46:	4641      	mov	r1, r8
 8011b48:	008a      	lsls	r2, r1, #2
 8011b4a:	e9d7 014a 	ldrd	r0, r1, [r7, #296]	; 0x128
 8011b4e:	f7ef f8b3 	bl	8000cb8 <__aeabi_uldivmod>
 8011b52:	4602      	mov	r2, r0
 8011b54:	460b      	mov	r3, r1
 8011b56:	4b0d      	ldr	r3, [pc, #52]	; (8011b8c <UART_SetConfig+0x770>)
 8011b58:	fba3 1302 	umull	r1, r3, r3, r2
 8011b5c:	095b      	lsrs	r3, r3, #5
 8011b5e:	2164      	movs	r1, #100	; 0x64
 8011b60:	fb01 f303 	mul.w	r3, r1, r3
 8011b64:	1ad3      	subs	r3, r2, r3
 8011b66:	011b      	lsls	r3, r3, #4
 8011b68:	3332      	adds	r3, #50	; 0x32
 8011b6a:	4a08      	ldr	r2, [pc, #32]	; (8011b8c <UART_SetConfig+0x770>)
 8011b6c:	fba2 2303 	umull	r2, r3, r2, r3
 8011b70:	095b      	lsrs	r3, r3, #5
 8011b72:	f003 020f 	and.w	r2, r3, #15
 8011b76:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8011b7a:	681b      	ldr	r3, [r3, #0]
 8011b7c:	4422      	add	r2, r4
 8011b7e:	609a      	str	r2, [r3, #8]
 8011b80:	e112      	b.n	8011da8 <UART_SetConfig+0x98c>
 8011b82:	bf00      	nop
 8011b84:	40011000 	.word	0x40011000
 8011b88:	40011400 	.word	0x40011400
 8011b8c:	51eb851f 	.word	0x51eb851f
      pclk = HAL_RCC_GetPCLK1Freq();
 8011b90:	f7fc f900 	bl	800dd94 <HAL_RCC_GetPCLK1Freq>
 8011b94:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8011b98:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8011b9c:	2200      	movs	r2, #0
 8011b9e:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 8011ba2:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8011ba6:	e9d7 8946 	ldrd	r8, r9, [r7, #280]	; 0x118
 8011baa:	4642      	mov	r2, r8
 8011bac:	464b      	mov	r3, r9
 8011bae:	1891      	adds	r1, r2, r2
 8011bb0:	6239      	str	r1, [r7, #32]
 8011bb2:	415b      	adcs	r3, r3
 8011bb4:	627b      	str	r3, [r7, #36]	; 0x24
 8011bb6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8011bba:	4641      	mov	r1, r8
 8011bbc:	1854      	adds	r4, r2, r1
 8011bbe:	4649      	mov	r1, r9
 8011bc0:	eb43 0501 	adc.w	r5, r3, r1
 8011bc4:	f04f 0200 	mov.w	r2, #0
 8011bc8:	f04f 0300 	mov.w	r3, #0
 8011bcc:	00eb      	lsls	r3, r5, #3
 8011bce:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8011bd2:	00e2      	lsls	r2, r4, #3
 8011bd4:	4614      	mov	r4, r2
 8011bd6:	461d      	mov	r5, r3
 8011bd8:	4643      	mov	r3, r8
 8011bda:	18e3      	adds	r3, r4, r3
 8011bdc:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8011be0:	464b      	mov	r3, r9
 8011be2:	eb45 0303 	adc.w	r3, r5, r3
 8011be6:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8011bea:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8011bee:	685b      	ldr	r3, [r3, #4]
 8011bf0:	2200      	movs	r2, #0
 8011bf2:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8011bf6:	f8c7 210c 	str.w	r2, [r7, #268]	; 0x10c
 8011bfa:	f04f 0200 	mov.w	r2, #0
 8011bfe:	f04f 0300 	mov.w	r3, #0
 8011c02:	e9d7 4542 	ldrd	r4, r5, [r7, #264]	; 0x108
 8011c06:	4629      	mov	r1, r5
 8011c08:	008b      	lsls	r3, r1, #2
 8011c0a:	4621      	mov	r1, r4
 8011c0c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8011c10:	4621      	mov	r1, r4
 8011c12:	008a      	lsls	r2, r1, #2
 8011c14:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	; 0x110
 8011c18:	f7ef f84e 	bl	8000cb8 <__aeabi_uldivmod>
 8011c1c:	4602      	mov	r2, r0
 8011c1e:	460b      	mov	r3, r1
 8011c20:	4b64      	ldr	r3, [pc, #400]	; (8011db4 <UART_SetConfig+0x998>)
 8011c22:	fba3 2302 	umull	r2, r3, r3, r2
 8011c26:	095b      	lsrs	r3, r3, #5
 8011c28:	011c      	lsls	r4, r3, #4
 8011c2a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8011c2e:	2200      	movs	r2, #0
 8011c30:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8011c34:	f8c7 2104 	str.w	r2, [r7, #260]	; 0x104
 8011c38:	e9d7 8940 	ldrd	r8, r9, [r7, #256]	; 0x100
 8011c3c:	4642      	mov	r2, r8
 8011c3e:	464b      	mov	r3, r9
 8011c40:	1891      	adds	r1, r2, r2
 8011c42:	61b9      	str	r1, [r7, #24]
 8011c44:	415b      	adcs	r3, r3
 8011c46:	61fb      	str	r3, [r7, #28]
 8011c48:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8011c4c:	4641      	mov	r1, r8
 8011c4e:	1851      	adds	r1, r2, r1
 8011c50:	6139      	str	r1, [r7, #16]
 8011c52:	4649      	mov	r1, r9
 8011c54:	414b      	adcs	r3, r1
 8011c56:	617b      	str	r3, [r7, #20]
 8011c58:	f04f 0200 	mov.w	r2, #0
 8011c5c:	f04f 0300 	mov.w	r3, #0
 8011c60:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8011c64:	4659      	mov	r1, fp
 8011c66:	00cb      	lsls	r3, r1, #3
 8011c68:	4651      	mov	r1, sl
 8011c6a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8011c6e:	4651      	mov	r1, sl
 8011c70:	00ca      	lsls	r2, r1, #3
 8011c72:	4610      	mov	r0, r2
 8011c74:	4619      	mov	r1, r3
 8011c76:	4603      	mov	r3, r0
 8011c78:	4642      	mov	r2, r8
 8011c7a:	189b      	adds	r3, r3, r2
 8011c7c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8011c80:	464b      	mov	r3, r9
 8011c82:	460a      	mov	r2, r1
 8011c84:	eb42 0303 	adc.w	r3, r2, r3
 8011c88:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8011c8c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8011c90:	685b      	ldr	r3, [r3, #4]
 8011c92:	2200      	movs	r2, #0
 8011c94:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8011c98:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 8011c9c:	f04f 0200 	mov.w	r2, #0
 8011ca0:	f04f 0300 	mov.w	r3, #0
 8011ca4:	e9d7 893c 	ldrd	r8, r9, [r7, #240]	; 0xf0
 8011ca8:	4649      	mov	r1, r9
 8011caa:	008b      	lsls	r3, r1, #2
 8011cac:	4641      	mov	r1, r8
 8011cae:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8011cb2:	4641      	mov	r1, r8
 8011cb4:	008a      	lsls	r2, r1, #2
 8011cb6:	e9d7 013e 	ldrd	r0, r1, [r7, #248]	; 0xf8
 8011cba:	f7ee fffd 	bl	8000cb8 <__aeabi_uldivmod>
 8011cbe:	4602      	mov	r2, r0
 8011cc0:	460b      	mov	r3, r1
 8011cc2:	4b3c      	ldr	r3, [pc, #240]	; (8011db4 <UART_SetConfig+0x998>)
 8011cc4:	fba3 1302 	umull	r1, r3, r3, r2
 8011cc8:	095b      	lsrs	r3, r3, #5
 8011cca:	2164      	movs	r1, #100	; 0x64
 8011ccc:	fb01 f303 	mul.w	r3, r1, r3
 8011cd0:	1ad3      	subs	r3, r2, r3
 8011cd2:	011b      	lsls	r3, r3, #4
 8011cd4:	3332      	adds	r3, #50	; 0x32
 8011cd6:	4a37      	ldr	r2, [pc, #220]	; (8011db4 <UART_SetConfig+0x998>)
 8011cd8:	fba2 2303 	umull	r2, r3, r2, r3
 8011cdc:	095b      	lsrs	r3, r3, #5
 8011cde:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8011ce2:	441c      	add	r4, r3
 8011ce4:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8011ce8:	2200      	movs	r2, #0
 8011cea:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8011cee:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8011cf2:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	; 0xe8
 8011cf6:	4642      	mov	r2, r8
 8011cf8:	464b      	mov	r3, r9
 8011cfa:	1891      	adds	r1, r2, r2
 8011cfc:	60b9      	str	r1, [r7, #8]
 8011cfe:	415b      	adcs	r3, r3
 8011d00:	60fb      	str	r3, [r7, #12]
 8011d02:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8011d06:	4641      	mov	r1, r8
 8011d08:	1851      	adds	r1, r2, r1
 8011d0a:	6039      	str	r1, [r7, #0]
 8011d0c:	4649      	mov	r1, r9
 8011d0e:	414b      	adcs	r3, r1
 8011d10:	607b      	str	r3, [r7, #4]
 8011d12:	f04f 0200 	mov.w	r2, #0
 8011d16:	f04f 0300 	mov.w	r3, #0
 8011d1a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8011d1e:	4659      	mov	r1, fp
 8011d20:	00cb      	lsls	r3, r1, #3
 8011d22:	4651      	mov	r1, sl
 8011d24:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8011d28:	4651      	mov	r1, sl
 8011d2a:	00ca      	lsls	r2, r1, #3
 8011d2c:	4610      	mov	r0, r2
 8011d2e:	4619      	mov	r1, r3
 8011d30:	4603      	mov	r3, r0
 8011d32:	4642      	mov	r2, r8
 8011d34:	189b      	adds	r3, r3, r2
 8011d36:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8011d3a:	464b      	mov	r3, r9
 8011d3c:	460a      	mov	r2, r1
 8011d3e:	eb42 0303 	adc.w	r3, r2, r3
 8011d42:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8011d46:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8011d4a:	685b      	ldr	r3, [r3, #4]
 8011d4c:	2200      	movs	r2, #0
 8011d4e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8011d52:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8011d56:	f04f 0200 	mov.w	r2, #0
 8011d5a:	f04f 0300 	mov.w	r3, #0
 8011d5e:	e9d7 8936 	ldrd	r8, r9, [r7, #216]	; 0xd8
 8011d62:	4649      	mov	r1, r9
 8011d64:	008b      	lsls	r3, r1, #2
 8011d66:	4641      	mov	r1, r8
 8011d68:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8011d6c:	4641      	mov	r1, r8
 8011d6e:	008a      	lsls	r2, r1, #2
 8011d70:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8011d74:	f7ee ffa0 	bl	8000cb8 <__aeabi_uldivmod>
 8011d78:	4602      	mov	r2, r0
 8011d7a:	460b      	mov	r3, r1
 8011d7c:	4b0d      	ldr	r3, [pc, #52]	; (8011db4 <UART_SetConfig+0x998>)
 8011d7e:	fba3 1302 	umull	r1, r3, r3, r2
 8011d82:	095b      	lsrs	r3, r3, #5
 8011d84:	2164      	movs	r1, #100	; 0x64
 8011d86:	fb01 f303 	mul.w	r3, r1, r3
 8011d8a:	1ad3      	subs	r3, r2, r3
 8011d8c:	011b      	lsls	r3, r3, #4
 8011d8e:	3332      	adds	r3, #50	; 0x32
 8011d90:	4a08      	ldr	r2, [pc, #32]	; (8011db4 <UART_SetConfig+0x998>)
 8011d92:	fba2 2303 	umull	r2, r3, r2, r3
 8011d96:	095b      	lsrs	r3, r3, #5
 8011d98:	f003 020f 	and.w	r2, r3, #15
 8011d9c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8011da0:	681b      	ldr	r3, [r3, #0]
 8011da2:	4422      	add	r2, r4
 8011da4:	609a      	str	r2, [r3, #8]
}
 8011da6:	e7ff      	b.n	8011da8 <UART_SetConfig+0x98c>
 8011da8:	bf00      	nop
 8011daa:	f507 7702 	add.w	r7, r7, #520	; 0x208
 8011dae:	46bd      	mov	sp, r7
 8011db0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8011db4:	51eb851f 	.word	0x51eb851f

08011db8 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 8011db8:	b084      	sub	sp, #16
 8011dba:	b480      	push	{r7}
 8011dbc:	b085      	sub	sp, #20
 8011dbe:	af00      	add	r7, sp, #0
 8011dc0:	6078      	str	r0, [r7, #4]
 8011dc2:	f107 001c 	add.w	r0, r7, #28
 8011dc6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8011dca:	2300      	movs	r3, #0
 8011dcc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 8011dce:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 8011dd0:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 8011dd2:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 8011dd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 8011dd6:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8011dd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 8011dda:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8011ddc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 8011dde:	431a      	orrs	r2, r3
             Init.ClockDiv
 8011de0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 8011de2:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8011de4:	68fa      	ldr	r2, [r7, #12]
 8011de6:	4313      	orrs	r3, r2
 8011de8:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8011dea:	687b      	ldr	r3, [r7, #4]
 8011dec:	685b      	ldr	r3, [r3, #4]
 8011dee:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 8011df2:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8011df6:	68fa      	ldr	r2, [r7, #12]
 8011df8:	431a      	orrs	r2, r3
 8011dfa:	687b      	ldr	r3, [r7, #4]
 8011dfc:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8011dfe:	2300      	movs	r3, #0
}
 8011e00:	4618      	mov	r0, r3
 8011e02:	3714      	adds	r7, #20
 8011e04:	46bd      	mov	sp, r7
 8011e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e0a:	b004      	add	sp, #16
 8011e0c:	4770      	bx	lr

08011e0e <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 8011e0e:	b480      	push	{r7}
 8011e10:	b083      	sub	sp, #12
 8011e12:	af00      	add	r7, sp, #0
 8011e14:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 8011e16:	687b      	ldr	r3, [r7, #4]
 8011e18:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 8011e1c:	4618      	mov	r0, r3
 8011e1e:	370c      	adds	r7, #12
 8011e20:	46bd      	mov	sp, r7
 8011e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e26:	4770      	bx	lr

08011e28 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 8011e28:	b480      	push	{r7}
 8011e2a:	b083      	sub	sp, #12
 8011e2c:	af00      	add	r7, sp, #0
 8011e2e:	6078      	str	r0, [r7, #4]
 8011e30:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 8011e32:	683b      	ldr	r3, [r7, #0]
 8011e34:	681a      	ldr	r2, [r3, #0]
 8011e36:	687b      	ldr	r3, [r7, #4]
 8011e38:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8011e3c:	2300      	movs	r3, #0
}
 8011e3e:	4618      	mov	r0, r3
 8011e40:	370c      	adds	r7, #12
 8011e42:	46bd      	mov	sp, r7
 8011e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e48:	4770      	bx	lr

08011e4a <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 8011e4a:	b580      	push	{r7, lr}
 8011e4c:	b082      	sub	sp, #8
 8011e4e:	af00      	add	r7, sp, #0
 8011e50:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 8011e52:	687b      	ldr	r3, [r7, #4]
 8011e54:	2203      	movs	r2, #3
 8011e56:	601a      	str	r2, [r3, #0]

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 8011e58:	2002      	movs	r0, #2
 8011e5a:	f7f9 fe23 	bl	800baa4 <HAL_Delay>
  
  return HAL_OK;
 8011e5e:	2300      	movs	r3, #0
}
 8011e60:	4618      	mov	r0, r3
 8011e62:	3708      	adds	r7, #8
 8011e64:	46bd      	mov	sp, r7
 8011e66:	bd80      	pop	{r7, pc}

08011e68 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 8011e68:	b480      	push	{r7}
 8011e6a:	b083      	sub	sp, #12
 8011e6c:	af00      	add	r7, sp, #0
 8011e6e:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 8011e70:	687b      	ldr	r3, [r7, #4]
 8011e72:	681b      	ldr	r3, [r3, #0]
 8011e74:	f003 0303 	and.w	r3, r3, #3
}
 8011e78:	4618      	mov	r0, r3
 8011e7a:	370c      	adds	r7, #12
 8011e7c:	46bd      	mov	sp, r7
 8011e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e82:	4770      	bx	lr

08011e84 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 8011e84:	b480      	push	{r7}
 8011e86:	b085      	sub	sp, #20
 8011e88:	af00      	add	r7, sp, #0
 8011e8a:	6078      	str	r0, [r7, #4]
 8011e8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8011e8e:	2300      	movs	r3, #0
 8011e90:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 8011e92:	683b      	ldr	r3, [r7, #0]
 8011e94:	681a      	ldr	r2, [r3, #0]
 8011e96:	687b      	ldr	r3, [r7, #4]
 8011e98:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8011e9a:	683b      	ldr	r3, [r7, #0]
 8011e9c:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8011e9e:	683b      	ldr	r3, [r7, #0]
 8011ea0:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8011ea2:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8011ea4:	683b      	ldr	r3, [r7, #0]
 8011ea6:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8011ea8:	431a      	orrs	r2, r3
                       Command->CPSM);
 8011eaa:	683b      	ldr	r3, [r7, #0]
 8011eac:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8011eae:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8011eb0:	68fa      	ldr	r2, [r7, #12]
 8011eb2:	4313      	orrs	r3, r2
 8011eb4:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8011eb6:	687b      	ldr	r3, [r7, #4]
 8011eb8:	68db      	ldr	r3, [r3, #12]
 8011eba:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8011ebe:	f023 030f 	bic.w	r3, r3, #15
 8011ec2:	68fa      	ldr	r2, [r7, #12]
 8011ec4:	431a      	orrs	r2, r3
 8011ec6:	687b      	ldr	r3, [r7, #4]
 8011ec8:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 8011eca:	2300      	movs	r3, #0
}
 8011ecc:	4618      	mov	r0, r3
 8011ece:	3714      	adds	r7, #20
 8011ed0:	46bd      	mov	sp, r7
 8011ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ed6:	4770      	bx	lr

08011ed8 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 8011ed8:	b480      	push	{r7}
 8011eda:	b083      	sub	sp, #12
 8011edc:	af00      	add	r7, sp, #0
 8011ede:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 8011ee0:	687b      	ldr	r3, [r7, #4]
 8011ee2:	691b      	ldr	r3, [r3, #16]
 8011ee4:	b2db      	uxtb	r3, r3
}
 8011ee6:	4618      	mov	r0, r3
 8011ee8:	370c      	adds	r7, #12
 8011eea:	46bd      	mov	sp, r7
 8011eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ef0:	4770      	bx	lr

08011ef2 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 8011ef2:	b480      	push	{r7}
 8011ef4:	b085      	sub	sp, #20
 8011ef6:	af00      	add	r7, sp, #0
 8011ef8:	6078      	str	r0, [r7, #4]
 8011efa:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 8011efc:	687b      	ldr	r3, [r7, #4]
 8011efe:	3314      	adds	r3, #20
 8011f00:	461a      	mov	r2, r3
 8011f02:	683b      	ldr	r3, [r7, #0]
 8011f04:	4413      	add	r3, r2
 8011f06:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 8011f08:	68fb      	ldr	r3, [r7, #12]
 8011f0a:	681b      	ldr	r3, [r3, #0]
}  
 8011f0c:	4618      	mov	r0, r3
 8011f0e:	3714      	adds	r7, #20
 8011f10:	46bd      	mov	sp, r7
 8011f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f16:	4770      	bx	lr

08011f18 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 8011f18:	b480      	push	{r7}
 8011f1a:	b085      	sub	sp, #20
 8011f1c:	af00      	add	r7, sp, #0
 8011f1e:	6078      	str	r0, [r7, #4]
 8011f20:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8011f22:	2300      	movs	r3, #0
 8011f24:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 8011f26:	683b      	ldr	r3, [r7, #0]
 8011f28:	681a      	ldr	r2, [r3, #0]
 8011f2a:	687b      	ldr	r3, [r7, #4]
 8011f2c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 8011f2e:	683b      	ldr	r3, [r7, #0]
 8011f30:	685a      	ldr	r2, [r3, #4]
 8011f32:	687b      	ldr	r3, [r7, #4]
 8011f34:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8011f36:	683b      	ldr	r3, [r7, #0]
 8011f38:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8011f3a:	683b      	ldr	r3, [r7, #0]
 8011f3c:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8011f3e:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8011f40:	683b      	ldr	r3, [r7, #0]
 8011f42:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8011f44:	431a      	orrs	r2, r3
                       Data->DPSM);
 8011f46:	683b      	ldr	r3, [r7, #0]
 8011f48:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8011f4a:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8011f4c:	68fa      	ldr	r2, [r7, #12]
 8011f4e:	4313      	orrs	r3, r2
 8011f50:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8011f52:	687b      	ldr	r3, [r7, #4]
 8011f54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011f56:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 8011f5a:	68fb      	ldr	r3, [r7, #12]
 8011f5c:	431a      	orrs	r2, r3
 8011f5e:	687b      	ldr	r3, [r7, #4]
 8011f60:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8011f62:	2300      	movs	r3, #0

}
 8011f64:	4618      	mov	r0, r3
 8011f66:	3714      	adds	r7, #20
 8011f68:	46bd      	mov	sp, r7
 8011f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f6e:	4770      	bx	lr

08011f70 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 8011f70:	b580      	push	{r7, lr}
 8011f72:	b088      	sub	sp, #32
 8011f74:	af00      	add	r7, sp, #0
 8011f76:	6078      	str	r0, [r7, #4]
 8011f78:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8011f7a:	683b      	ldr	r3, [r7, #0]
 8011f7c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8011f7e:	2310      	movs	r3, #16
 8011f80:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8011f82:	2340      	movs	r3, #64	; 0x40
 8011f84:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8011f86:	2300      	movs	r3, #0
 8011f88:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8011f8a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011f8e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8011f90:	f107 0308 	add.w	r3, r7, #8
 8011f94:	4619      	mov	r1, r3
 8011f96:	6878      	ldr	r0, [r7, #4]
 8011f98:	f7ff ff74 	bl	8011e84 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 8011f9c:	f241 3288 	movw	r2, #5000	; 0x1388
 8011fa0:	2110      	movs	r1, #16
 8011fa2:	6878      	ldr	r0, [r7, #4]
 8011fa4:	f000 fa40 	bl	8012428 <SDMMC_GetCmdResp1>
 8011fa8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011faa:	69fb      	ldr	r3, [r7, #28]
}
 8011fac:	4618      	mov	r0, r3
 8011fae:	3720      	adds	r7, #32
 8011fb0:	46bd      	mov	sp, r7
 8011fb2:	bd80      	pop	{r7, pc}

08011fb4 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8011fb4:	b580      	push	{r7, lr}
 8011fb6:	b088      	sub	sp, #32
 8011fb8:	af00      	add	r7, sp, #0
 8011fba:	6078      	str	r0, [r7, #4]
 8011fbc:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8011fbe:	683b      	ldr	r3, [r7, #0]
 8011fc0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8011fc2:	2311      	movs	r3, #17
 8011fc4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8011fc6:	2340      	movs	r3, #64	; 0x40
 8011fc8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8011fca:	2300      	movs	r3, #0
 8011fcc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8011fce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011fd2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8011fd4:	f107 0308 	add.w	r3, r7, #8
 8011fd8:	4619      	mov	r1, r3
 8011fda:	6878      	ldr	r0, [r7, #4]
 8011fdc:	f7ff ff52 	bl	8011e84 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8011fe0:	f241 3288 	movw	r2, #5000	; 0x1388
 8011fe4:	2111      	movs	r1, #17
 8011fe6:	6878      	ldr	r0, [r7, #4]
 8011fe8:	f000 fa1e 	bl	8012428 <SDMMC_GetCmdResp1>
 8011fec:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011fee:	69fb      	ldr	r3, [r7, #28]
}
 8011ff0:	4618      	mov	r0, r3
 8011ff2:	3720      	adds	r7, #32
 8011ff4:	46bd      	mov	sp, r7
 8011ff6:	bd80      	pop	{r7, pc}

08011ff8 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8011ff8:	b580      	push	{r7, lr}
 8011ffa:	b088      	sub	sp, #32
 8011ffc:	af00      	add	r7, sp, #0
 8011ffe:	6078      	str	r0, [r7, #4]
 8012000:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8012002:	683b      	ldr	r3, [r7, #0]
 8012004:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8012006:	2312      	movs	r3, #18
 8012008:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 801200a:	2340      	movs	r3, #64	; 0x40
 801200c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 801200e:	2300      	movs	r3, #0
 8012010:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8012012:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8012016:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8012018:	f107 0308 	add.w	r3, r7, #8
 801201c:	4619      	mov	r1, r3
 801201e:	6878      	ldr	r0, [r7, #4]
 8012020:	f7ff ff30 	bl	8011e84 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8012024:	f241 3288 	movw	r2, #5000	; 0x1388
 8012028:	2112      	movs	r1, #18
 801202a:	6878      	ldr	r0, [r7, #4]
 801202c:	f000 f9fc 	bl	8012428 <SDMMC_GetCmdResp1>
 8012030:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8012032:	69fb      	ldr	r3, [r7, #28]
}
 8012034:	4618      	mov	r0, r3
 8012036:	3720      	adds	r7, #32
 8012038:	46bd      	mov	sp, r7
 801203a:	bd80      	pop	{r7, pc}

0801203c <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 801203c:	b580      	push	{r7, lr}
 801203e:	b088      	sub	sp, #32
 8012040:	af00      	add	r7, sp, #0
 8012042:	6078      	str	r0, [r7, #4]
 8012044:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8012046:	683b      	ldr	r3, [r7, #0]
 8012048:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 801204a:	2318      	movs	r3, #24
 801204c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 801204e:	2340      	movs	r3, #64	; 0x40
 8012050:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8012052:	2300      	movs	r3, #0
 8012054:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8012056:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801205a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 801205c:	f107 0308 	add.w	r3, r7, #8
 8012060:	4619      	mov	r1, r3
 8012062:	6878      	ldr	r0, [r7, #4]
 8012064:	f7ff ff0e 	bl	8011e84 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8012068:	f241 3288 	movw	r2, #5000	; 0x1388
 801206c:	2118      	movs	r1, #24
 801206e:	6878      	ldr	r0, [r7, #4]
 8012070:	f000 f9da 	bl	8012428 <SDMMC_GetCmdResp1>
 8012074:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8012076:	69fb      	ldr	r3, [r7, #28]
}
 8012078:	4618      	mov	r0, r3
 801207a:	3720      	adds	r7, #32
 801207c:	46bd      	mov	sp, r7
 801207e:	bd80      	pop	{r7, pc}

08012080 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8012080:	b580      	push	{r7, lr}
 8012082:	b088      	sub	sp, #32
 8012084:	af00      	add	r7, sp, #0
 8012086:	6078      	str	r0, [r7, #4]
 8012088:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 801208a:	683b      	ldr	r3, [r7, #0]
 801208c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 801208e:	2319      	movs	r3, #25
 8012090:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8012092:	2340      	movs	r3, #64	; 0x40
 8012094:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8012096:	2300      	movs	r3, #0
 8012098:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 801209a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801209e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80120a0:	f107 0308 	add.w	r3, r7, #8
 80120a4:	4619      	mov	r1, r3
 80120a6:	6878      	ldr	r0, [r7, #4]
 80120a8:	f7ff feec 	bl	8011e84 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 80120ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80120b0:	2119      	movs	r1, #25
 80120b2:	6878      	ldr	r0, [r7, #4]
 80120b4:	f000 f9b8 	bl	8012428 <SDMMC_GetCmdResp1>
 80120b8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80120ba:	69fb      	ldr	r3, [r7, #28]
}
 80120bc:	4618      	mov	r0, r3
 80120be:	3720      	adds	r7, #32
 80120c0:	46bd      	mov	sp, r7
 80120c2:	bd80      	pop	{r7, pc}

080120c4 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 80120c4:	b580      	push	{r7, lr}
 80120c6:	b088      	sub	sp, #32
 80120c8:	af00      	add	r7, sp, #0
 80120ca:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 80120cc:	2300      	movs	r3, #0
 80120ce:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 80120d0:	230c      	movs	r3, #12
 80120d2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80120d4:	2340      	movs	r3, #64	; 0x40
 80120d6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80120d8:	2300      	movs	r3, #0
 80120da:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80120dc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80120e0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80120e2:	f107 0308 	add.w	r3, r7, #8
 80120e6:	4619      	mov	r1, r3
 80120e8:	6878      	ldr	r0, [r7, #4]
 80120ea:	f7ff fecb 	bl	8011e84 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 80120ee:	4a05      	ldr	r2, [pc, #20]	; (8012104 <SDMMC_CmdStopTransfer+0x40>)
 80120f0:	210c      	movs	r1, #12
 80120f2:	6878      	ldr	r0, [r7, #4]
 80120f4:	f000 f998 	bl	8012428 <SDMMC_GetCmdResp1>
 80120f8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80120fa:	69fb      	ldr	r3, [r7, #28]
}
 80120fc:	4618      	mov	r0, r3
 80120fe:	3720      	adds	r7, #32
 8012100:	46bd      	mov	sp, r7
 8012102:	bd80      	pop	{r7, pc}
 8012104:	05f5e100 	.word	0x05f5e100

08012108 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 8012108:	b580      	push	{r7, lr}
 801210a:	b08a      	sub	sp, #40	; 0x28
 801210c:	af00      	add	r7, sp, #0
 801210e:	60f8      	str	r0, [r7, #12]
 8012110:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8012114:	683b      	ldr	r3, [r7, #0]
 8012116:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8012118:	2307      	movs	r3, #7
 801211a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 801211c:	2340      	movs	r3, #64	; 0x40
 801211e:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8012120:	2300      	movs	r3, #0
 8012122:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8012124:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8012128:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 801212a:	f107 0310 	add.w	r3, r7, #16
 801212e:	4619      	mov	r1, r3
 8012130:	68f8      	ldr	r0, [r7, #12]
 8012132:	f7ff fea7 	bl	8011e84 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 8012136:	f241 3288 	movw	r2, #5000	; 0x1388
 801213a:	2107      	movs	r1, #7
 801213c:	68f8      	ldr	r0, [r7, #12]
 801213e:	f000 f973 	bl	8012428 <SDMMC_GetCmdResp1>
 8012142:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 8012144:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8012146:	4618      	mov	r0, r3
 8012148:	3728      	adds	r7, #40	; 0x28
 801214a:	46bd      	mov	sp, r7
 801214c:	bd80      	pop	{r7, pc}

0801214e <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 801214e:	b580      	push	{r7, lr}
 8012150:	b088      	sub	sp, #32
 8012152:	af00      	add	r7, sp, #0
 8012154:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 8012156:	2300      	movs	r3, #0
 8012158:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 801215a:	2300      	movs	r3, #0
 801215c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 801215e:	2300      	movs	r3, #0
 8012160:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8012162:	2300      	movs	r3, #0
 8012164:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8012166:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801216a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 801216c:	f107 0308 	add.w	r3, r7, #8
 8012170:	4619      	mov	r1, r3
 8012172:	6878      	ldr	r0, [r7, #4]
 8012174:	f7ff fe86 	bl	8011e84 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 8012178:	6878      	ldr	r0, [r7, #4]
 801217a:	f000 f92d 	bl	80123d8 <SDMMC_GetCmdError>
 801217e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8012180:	69fb      	ldr	r3, [r7, #28]
}
 8012182:	4618      	mov	r0, r3
 8012184:	3720      	adds	r7, #32
 8012186:	46bd      	mov	sp, r7
 8012188:	bd80      	pop	{r7, pc}

0801218a <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 801218a:	b580      	push	{r7, lr}
 801218c:	b088      	sub	sp, #32
 801218e:	af00      	add	r7, sp, #0
 8012190:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8012192:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 8012196:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8012198:	2308      	movs	r3, #8
 801219a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 801219c:	2340      	movs	r3, #64	; 0x40
 801219e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80121a0:	2300      	movs	r3, #0
 80121a2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80121a4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80121a8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80121aa:	f107 0308 	add.w	r3, r7, #8
 80121ae:	4619      	mov	r1, r3
 80121b0:	6878      	ldr	r0, [r7, #4]
 80121b2:	f7ff fe67 	bl	8011e84 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 80121b6:	6878      	ldr	r0, [r7, #4]
 80121b8:	f000 fb16 	bl	80127e8 <SDMMC_GetCmdResp7>
 80121bc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80121be:	69fb      	ldr	r3, [r7, #28]
}
 80121c0:	4618      	mov	r0, r3
 80121c2:	3720      	adds	r7, #32
 80121c4:	46bd      	mov	sp, r7
 80121c6:	bd80      	pop	{r7, pc}

080121c8 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80121c8:	b580      	push	{r7, lr}
 80121ca:	b088      	sub	sp, #32
 80121cc:	af00      	add	r7, sp, #0
 80121ce:	6078      	str	r0, [r7, #4]
 80121d0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 80121d2:	683b      	ldr	r3, [r7, #0]
 80121d4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 80121d6:	2337      	movs	r3, #55	; 0x37
 80121d8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80121da:	2340      	movs	r3, #64	; 0x40
 80121dc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80121de:	2300      	movs	r3, #0
 80121e0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80121e2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80121e6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80121e8:	f107 0308 	add.w	r3, r7, #8
 80121ec:	4619      	mov	r1, r3
 80121ee:	6878      	ldr	r0, [r7, #4]
 80121f0:	f7ff fe48 	bl	8011e84 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 80121f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80121f8:	2137      	movs	r1, #55	; 0x37
 80121fa:	6878      	ldr	r0, [r7, #4]
 80121fc:	f000 f914 	bl	8012428 <SDMMC_GetCmdResp1>
 8012200:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8012202:	69fb      	ldr	r3, [r7, #28]
}
 8012204:	4618      	mov	r0, r3
 8012206:	3720      	adds	r7, #32
 8012208:	46bd      	mov	sp, r7
 801220a:	bd80      	pop	{r7, pc}

0801220c <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 801220c:	b580      	push	{r7, lr}
 801220e:	b088      	sub	sp, #32
 8012210:	af00      	add	r7, sp, #0
 8012212:	6078      	str	r0, [r7, #4]
 8012214:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8012216:	683b      	ldr	r3, [r7, #0]
 8012218:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 801221c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8012220:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8012222:	2329      	movs	r3, #41	; 0x29
 8012224:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8012226:	2340      	movs	r3, #64	; 0x40
 8012228:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 801222a:	2300      	movs	r3, #0
 801222c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 801222e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8012232:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8012234:	f107 0308 	add.w	r3, r7, #8
 8012238:	4619      	mov	r1, r3
 801223a:	6878      	ldr	r0, [r7, #4]
 801223c:	f7ff fe22 	bl	8011e84 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8012240:	6878      	ldr	r0, [r7, #4]
 8012242:	f000 fa23 	bl	801268c <SDMMC_GetCmdResp3>
 8012246:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8012248:	69fb      	ldr	r3, [r7, #28]
}
 801224a:	4618      	mov	r0, r3
 801224c:	3720      	adds	r7, #32
 801224e:	46bd      	mov	sp, r7
 8012250:	bd80      	pop	{r7, pc}

08012252 <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 8012252:	b580      	push	{r7, lr}
 8012254:	b088      	sub	sp, #32
 8012256:	af00      	add	r7, sp, #0
 8012258:	6078      	str	r0, [r7, #4]
 801225a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 801225c:	683b      	ldr	r3, [r7, #0]
 801225e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8012260:	2306      	movs	r3, #6
 8012262:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8012264:	2340      	movs	r3, #64	; 0x40
 8012266:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8012268:	2300      	movs	r3, #0
 801226a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 801226c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8012270:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8012272:	f107 0308 	add.w	r3, r7, #8
 8012276:	4619      	mov	r1, r3
 8012278:	6878      	ldr	r0, [r7, #4]
 801227a:	f7ff fe03 	bl	8011e84 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 801227e:	f241 3288 	movw	r2, #5000	; 0x1388
 8012282:	2106      	movs	r1, #6
 8012284:	6878      	ldr	r0, [r7, #4]
 8012286:	f000 f8cf 	bl	8012428 <SDMMC_GetCmdResp1>
 801228a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801228c:	69fb      	ldr	r3, [r7, #28]
}
 801228e:	4618      	mov	r0, r3
 8012290:	3720      	adds	r7, #32
 8012292:	46bd      	mov	sp, r7
 8012294:	bd80      	pop	{r7, pc}

08012296 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 8012296:	b580      	push	{r7, lr}
 8012298:	b088      	sub	sp, #32
 801229a:	af00      	add	r7, sp, #0
 801229c:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 801229e:	2300      	movs	r3, #0
 80122a0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 80122a2:	2333      	movs	r3, #51	; 0x33
 80122a4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80122a6:	2340      	movs	r3, #64	; 0x40
 80122a8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80122aa:	2300      	movs	r3, #0
 80122ac:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80122ae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80122b2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80122b4:	f107 0308 	add.w	r3, r7, #8
 80122b8:	4619      	mov	r1, r3
 80122ba:	6878      	ldr	r0, [r7, #4]
 80122bc:	f7ff fde2 	bl	8011e84 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 80122c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80122c4:	2133      	movs	r1, #51	; 0x33
 80122c6:	6878      	ldr	r0, [r7, #4]
 80122c8:	f000 f8ae 	bl	8012428 <SDMMC_GetCmdResp1>
 80122cc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80122ce:	69fb      	ldr	r3, [r7, #28]
}
 80122d0:	4618      	mov	r0, r3
 80122d2:	3720      	adds	r7, #32
 80122d4:	46bd      	mov	sp, r7
 80122d6:	bd80      	pop	{r7, pc}

080122d8 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 80122d8:	b580      	push	{r7, lr}
 80122da:	b088      	sub	sp, #32
 80122dc:	af00      	add	r7, sp, #0
 80122de:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 80122e0:	2300      	movs	r3, #0
 80122e2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 80122e4:	2302      	movs	r3, #2
 80122e6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 80122e8:	23c0      	movs	r3, #192	; 0xc0
 80122ea:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80122ec:	2300      	movs	r3, #0
 80122ee:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80122f0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80122f4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80122f6:	f107 0308 	add.w	r3, r7, #8
 80122fa:	4619      	mov	r1, r3
 80122fc:	6878      	ldr	r0, [r7, #4]
 80122fe:	f7ff fdc1 	bl	8011e84 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8012302:	6878      	ldr	r0, [r7, #4]
 8012304:	f000 f97c 	bl	8012600 <SDMMC_GetCmdResp2>
 8012308:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801230a:	69fb      	ldr	r3, [r7, #28]
}
 801230c:	4618      	mov	r0, r3
 801230e:	3720      	adds	r7, #32
 8012310:	46bd      	mov	sp, r7
 8012312:	bd80      	pop	{r7, pc}

08012314 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8012314:	b580      	push	{r7, lr}
 8012316:	b088      	sub	sp, #32
 8012318:	af00      	add	r7, sp, #0
 801231a:	6078      	str	r0, [r7, #4]
 801231c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 801231e:	683b      	ldr	r3, [r7, #0]
 8012320:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8012322:	2309      	movs	r3, #9
 8012324:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8012326:	23c0      	movs	r3, #192	; 0xc0
 8012328:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 801232a:	2300      	movs	r3, #0
 801232c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 801232e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8012332:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8012334:	f107 0308 	add.w	r3, r7, #8
 8012338:	4619      	mov	r1, r3
 801233a:	6878      	ldr	r0, [r7, #4]
 801233c:	f7ff fda2 	bl	8011e84 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8012340:	6878      	ldr	r0, [r7, #4]
 8012342:	f000 f95d 	bl	8012600 <SDMMC_GetCmdResp2>
 8012346:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8012348:	69fb      	ldr	r3, [r7, #28]
}
 801234a:	4618      	mov	r0, r3
 801234c:	3720      	adds	r7, #32
 801234e:	46bd      	mov	sp, r7
 8012350:	bd80      	pop	{r7, pc}

08012352 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 8012352:	b580      	push	{r7, lr}
 8012354:	b088      	sub	sp, #32
 8012356:	af00      	add	r7, sp, #0
 8012358:	6078      	str	r0, [r7, #4]
 801235a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 801235c:	2300      	movs	r3, #0
 801235e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8012360:	2303      	movs	r3, #3
 8012362:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8012364:	2340      	movs	r3, #64	; 0x40
 8012366:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8012368:	2300      	movs	r3, #0
 801236a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 801236c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8012370:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8012372:	f107 0308 	add.w	r3, r7, #8
 8012376:	4619      	mov	r1, r3
 8012378:	6878      	ldr	r0, [r7, #4]
 801237a:	f7ff fd83 	bl	8011e84 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 801237e:	683a      	ldr	r2, [r7, #0]
 8012380:	2103      	movs	r1, #3
 8012382:	6878      	ldr	r0, [r7, #4]
 8012384:	f000 f9bc 	bl	8012700 <SDMMC_GetCmdResp6>
 8012388:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801238a:	69fb      	ldr	r3, [r7, #28]
}
 801238c:	4618      	mov	r0, r3
 801238e:	3720      	adds	r7, #32
 8012390:	46bd      	mov	sp, r7
 8012392:	bd80      	pop	{r7, pc}

08012394 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8012394:	b580      	push	{r7, lr}
 8012396:	b088      	sub	sp, #32
 8012398:	af00      	add	r7, sp, #0
 801239a:	6078      	str	r0, [r7, #4]
 801239c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 801239e:	683b      	ldr	r3, [r7, #0]
 80123a0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 80123a2:	230d      	movs	r3, #13
 80123a4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80123a6:	2340      	movs	r3, #64	; 0x40
 80123a8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80123aa:	2300      	movs	r3, #0
 80123ac:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80123ae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80123b2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80123b4:	f107 0308 	add.w	r3, r7, #8
 80123b8:	4619      	mov	r1, r3
 80123ba:	6878      	ldr	r0, [r7, #4]
 80123bc:	f7ff fd62 	bl	8011e84 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 80123c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80123c4:	210d      	movs	r1, #13
 80123c6:	6878      	ldr	r0, [r7, #4]
 80123c8:	f000 f82e 	bl	8012428 <SDMMC_GetCmdResp1>
 80123cc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80123ce:	69fb      	ldr	r3, [r7, #28]
}
 80123d0:	4618      	mov	r0, r3
 80123d2:	3720      	adds	r7, #32
 80123d4:	46bd      	mov	sp, r7
 80123d6:	bd80      	pop	{r7, pc}

080123d8 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 80123d8:	b490      	push	{r4, r7}
 80123da:	b082      	sub	sp, #8
 80123dc:	af00      	add	r7, sp, #0
 80123de:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80123e0:	4b0f      	ldr	r3, [pc, #60]	; (8012420 <SDMMC_GetCmdError+0x48>)
 80123e2:	681b      	ldr	r3, [r3, #0]
 80123e4:	4a0f      	ldr	r2, [pc, #60]	; (8012424 <SDMMC_GetCmdError+0x4c>)
 80123e6:	fba2 2303 	umull	r2, r3, r2, r3
 80123ea:	0a5b      	lsrs	r3, r3, #9
 80123ec:	f241 3288 	movw	r2, #5000	; 0x1388
 80123f0:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 80123f4:	4623      	mov	r3, r4
 80123f6:	1e5c      	subs	r4, r3, #1
 80123f8:	2b00      	cmp	r3, #0
 80123fa:	d102      	bne.n	8012402 <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 80123fc:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8012400:	e009      	b.n	8012416 <SDMMC_GetCmdError+0x3e>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 8012402:	687b      	ldr	r3, [r7, #4]
 8012404:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012406:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801240a:	2b00      	cmp	r3, #0
 801240c:	d0f2      	beq.n	80123f4 <SDMMC_GetCmdError+0x1c>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 801240e:	687b      	ldr	r3, [r7, #4]
 8012410:	22c5      	movs	r2, #197	; 0xc5
 8012412:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 8012414:	2300      	movs	r3, #0
}
 8012416:	4618      	mov	r0, r3
 8012418:	3708      	adds	r7, #8
 801241a:	46bd      	mov	sp, r7
 801241c:	bc90      	pop	{r4, r7}
 801241e:	4770      	bx	lr
 8012420:	20000000 	.word	0x20000000
 8012424:	10624dd3 	.word	0x10624dd3

08012428 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 8012428:	b590      	push	{r4, r7, lr}
 801242a:	b087      	sub	sp, #28
 801242c:	af00      	add	r7, sp, #0
 801242e:	60f8      	str	r0, [r7, #12]
 8012430:	460b      	mov	r3, r1
 8012432:	607a      	str	r2, [r7, #4]
 8012434:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8012436:	4b6f      	ldr	r3, [pc, #444]	; (80125f4 <SDMMC_GetCmdResp1+0x1cc>)
 8012438:	681b      	ldr	r3, [r3, #0]
 801243a:	4a6f      	ldr	r2, [pc, #444]	; (80125f8 <SDMMC_GetCmdResp1+0x1d0>)
 801243c:	fba2 2303 	umull	r2, r3, r2, r3
 8012440:	0a5b      	lsrs	r3, r3, #9
 8012442:	687a      	ldr	r2, [r7, #4]
 8012444:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8012448:	4623      	mov	r3, r4
 801244a:	1e5c      	subs	r4, r3, #1
 801244c:	2b00      	cmp	r3, #0
 801244e:	d102      	bne.n	8012456 <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8012450:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8012454:	e0c9      	b.n	80125ea <SDMMC_GetCmdResp1+0x1c2>
    }
    sta_reg = SDIOx->STA;
 8012456:	68fb      	ldr	r3, [r7, #12]
 8012458:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801245a:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 801245c:	697b      	ldr	r3, [r7, #20]
 801245e:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8012462:	2b00      	cmp	r3, #0
 8012464:	d0f0      	beq.n	8012448 <SDMMC_GetCmdResp1+0x20>
 8012466:	697b      	ldr	r3, [r7, #20]
 8012468:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 801246c:	2b00      	cmp	r3, #0
 801246e:	d1eb      	bne.n	8012448 <SDMMC_GetCmdResp1+0x20>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8012470:	68fb      	ldr	r3, [r7, #12]
 8012472:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012474:	f003 0304 	and.w	r3, r3, #4
 8012478:	2b00      	cmp	r3, #0
 801247a:	d004      	beq.n	8012486 <SDMMC_GetCmdResp1+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 801247c:	68fb      	ldr	r3, [r7, #12]
 801247e:	2204      	movs	r2, #4
 8012480:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8012482:	2304      	movs	r3, #4
 8012484:	e0b1      	b.n	80125ea <SDMMC_GetCmdResp1+0x1c2>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8012486:	68fb      	ldr	r3, [r7, #12]
 8012488:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801248a:	f003 0301 	and.w	r3, r3, #1
 801248e:	2b00      	cmp	r3, #0
 8012490:	d004      	beq.n	801249c <SDMMC_GetCmdResp1+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8012492:	68fb      	ldr	r3, [r7, #12]
 8012494:	2201      	movs	r2, #1
 8012496:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8012498:	2301      	movs	r3, #1
 801249a:	e0a6      	b.n	80125ea <SDMMC_GetCmdResp1+0x1c2>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 801249c:	68fb      	ldr	r3, [r7, #12]
 801249e:	22c5      	movs	r2, #197	; 0xc5
 80124a0:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 80124a2:	68f8      	ldr	r0, [r7, #12]
 80124a4:	f7ff fd18 	bl	8011ed8 <SDIO_GetCommandResponse>
 80124a8:	4603      	mov	r3, r0
 80124aa:	461a      	mov	r2, r3
 80124ac:	7afb      	ldrb	r3, [r7, #11]
 80124ae:	4293      	cmp	r3, r2
 80124b0:	d001      	beq.n	80124b6 <SDMMC_GetCmdResp1+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80124b2:	2301      	movs	r3, #1
 80124b4:	e099      	b.n	80125ea <SDMMC_GetCmdResp1+0x1c2>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 80124b6:	2100      	movs	r1, #0
 80124b8:	68f8      	ldr	r0, [r7, #12]
 80124ba:	f7ff fd1a 	bl	8011ef2 <SDIO_GetResponse>
 80124be:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 80124c0:	693a      	ldr	r2, [r7, #16]
 80124c2:	4b4e      	ldr	r3, [pc, #312]	; (80125fc <SDMMC_GetCmdResp1+0x1d4>)
 80124c4:	4013      	ands	r3, r2
 80124c6:	2b00      	cmp	r3, #0
 80124c8:	d101      	bne.n	80124ce <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_NONE;
 80124ca:	2300      	movs	r3, #0
 80124cc:	e08d      	b.n	80125ea <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 80124ce:	693b      	ldr	r3, [r7, #16]
 80124d0:	2b00      	cmp	r3, #0
 80124d2:	da02      	bge.n	80124da <SDMMC_GetCmdResp1+0xb2>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 80124d4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80124d8:	e087      	b.n	80125ea <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 80124da:	693b      	ldr	r3, [r7, #16]
 80124dc:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80124e0:	2b00      	cmp	r3, #0
 80124e2:	d001      	beq.n	80124e8 <SDMMC_GetCmdResp1+0xc0>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 80124e4:	2340      	movs	r3, #64	; 0x40
 80124e6:	e080      	b.n	80125ea <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 80124e8:	693b      	ldr	r3, [r7, #16]
 80124ea:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80124ee:	2b00      	cmp	r3, #0
 80124f0:	d001      	beq.n	80124f6 <SDMMC_GetCmdResp1+0xce>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 80124f2:	2380      	movs	r3, #128	; 0x80
 80124f4:	e079      	b.n	80125ea <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 80124f6:	693b      	ldr	r3, [r7, #16]
 80124f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80124fc:	2b00      	cmp	r3, #0
 80124fe:	d002      	beq.n	8012506 <SDMMC_GetCmdResp1+0xde>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8012500:	f44f 7380 	mov.w	r3, #256	; 0x100
 8012504:	e071      	b.n	80125ea <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8012506:	693b      	ldr	r3, [r7, #16]
 8012508:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 801250c:	2b00      	cmp	r3, #0
 801250e:	d002      	beq.n	8012516 <SDMMC_GetCmdResp1+0xee>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8012510:	f44f 7300 	mov.w	r3, #512	; 0x200
 8012514:	e069      	b.n	80125ea <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8012516:	693b      	ldr	r3, [r7, #16]
 8012518:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 801251c:	2b00      	cmp	r3, #0
 801251e:	d002      	beq.n	8012526 <SDMMC_GetCmdResp1+0xfe>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8012520:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8012524:	e061      	b.n	80125ea <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8012526:	693b      	ldr	r3, [r7, #16]
 8012528:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 801252c:	2b00      	cmp	r3, #0
 801252e:	d002      	beq.n	8012536 <SDMMC_GetCmdResp1+0x10e>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8012530:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8012534:	e059      	b.n	80125ea <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8012536:	693b      	ldr	r3, [r7, #16]
 8012538:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 801253c:	2b00      	cmp	r3, #0
 801253e:	d002      	beq.n	8012546 <SDMMC_GetCmdResp1+0x11e>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8012540:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8012544:	e051      	b.n	80125ea <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8012546:	693b      	ldr	r3, [r7, #16]
 8012548:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 801254c:	2b00      	cmp	r3, #0
 801254e:	d002      	beq.n	8012556 <SDMMC_GetCmdResp1+0x12e>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8012550:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8012554:	e049      	b.n	80125ea <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8012556:	693b      	ldr	r3, [r7, #16]
 8012558:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 801255c:	2b00      	cmp	r3, #0
 801255e:	d002      	beq.n	8012566 <SDMMC_GetCmdResp1+0x13e>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8012560:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8012564:	e041      	b.n	80125ea <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8012566:	693b      	ldr	r3, [r7, #16]
 8012568:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 801256c:	2b00      	cmp	r3, #0
 801256e:	d002      	beq.n	8012576 <SDMMC_GetCmdResp1+0x14e>
  {
    return SDMMC_ERROR_CC_ERR;
 8012570:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8012574:	e039      	b.n	80125ea <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8012576:	693b      	ldr	r3, [r7, #16]
 8012578:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 801257c:	2b00      	cmp	r3, #0
 801257e:	d002      	beq.n	8012586 <SDMMC_GetCmdResp1+0x15e>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8012580:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8012584:	e031      	b.n	80125ea <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8012586:	693b      	ldr	r3, [r7, #16]
 8012588:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 801258c:	2b00      	cmp	r3, #0
 801258e:	d002      	beq.n	8012596 <SDMMC_GetCmdResp1+0x16e>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8012590:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8012594:	e029      	b.n	80125ea <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8012596:	693b      	ldr	r3, [r7, #16]
 8012598:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 801259c:	2b00      	cmp	r3, #0
 801259e:	d002      	beq.n	80125a6 <SDMMC_GetCmdResp1+0x17e>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 80125a0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80125a4:	e021      	b.n	80125ea <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 80125a6:	693b      	ldr	r3, [r7, #16]
 80125a8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80125ac:	2b00      	cmp	r3, #0
 80125ae:	d002      	beq.n	80125b6 <SDMMC_GetCmdResp1+0x18e>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 80125b0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80125b4:	e019      	b.n	80125ea <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 80125b6:	693b      	ldr	r3, [r7, #16]
 80125b8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80125bc:	2b00      	cmp	r3, #0
 80125be:	d002      	beq.n	80125c6 <SDMMC_GetCmdResp1+0x19e>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 80125c0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80125c4:	e011      	b.n	80125ea <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 80125c6:	693b      	ldr	r3, [r7, #16]
 80125c8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80125cc:	2b00      	cmp	r3, #0
 80125ce:	d002      	beq.n	80125d6 <SDMMC_GetCmdResp1+0x1ae>
  {
    return SDMMC_ERROR_ERASE_RESET;
 80125d0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80125d4:	e009      	b.n	80125ea <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 80125d6:	693b      	ldr	r3, [r7, #16]
 80125d8:	f003 0308 	and.w	r3, r3, #8
 80125dc:	2b00      	cmp	r3, #0
 80125de:	d002      	beq.n	80125e6 <SDMMC_GetCmdResp1+0x1be>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 80125e0:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 80125e4:	e001      	b.n	80125ea <SDMMC_GetCmdResp1+0x1c2>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80125e6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 80125ea:	4618      	mov	r0, r3
 80125ec:	371c      	adds	r7, #28
 80125ee:	46bd      	mov	sp, r7
 80125f0:	bd90      	pop	{r4, r7, pc}
 80125f2:	bf00      	nop
 80125f4:	20000000 	.word	0x20000000
 80125f8:	10624dd3 	.word	0x10624dd3
 80125fc:	fdffe008 	.word	0xfdffe008

08012600 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 8012600:	b490      	push	{r4, r7}
 8012602:	b084      	sub	sp, #16
 8012604:	af00      	add	r7, sp, #0
 8012606:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8012608:	4b1e      	ldr	r3, [pc, #120]	; (8012684 <SDMMC_GetCmdResp2+0x84>)
 801260a:	681b      	ldr	r3, [r3, #0]
 801260c:	4a1e      	ldr	r2, [pc, #120]	; (8012688 <SDMMC_GetCmdResp2+0x88>)
 801260e:	fba2 2303 	umull	r2, r3, r2, r3
 8012612:	0a5b      	lsrs	r3, r3, #9
 8012614:	f241 3288 	movw	r2, #5000	; 0x1388
 8012618:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 801261c:	4623      	mov	r3, r4
 801261e:	1e5c      	subs	r4, r3, #1
 8012620:	2b00      	cmp	r3, #0
 8012622:	d102      	bne.n	801262a <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8012624:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8012628:	e026      	b.n	8012678 <SDMMC_GetCmdResp2+0x78>
    }
    sta_reg = SDIOx->STA;
 801262a:	687b      	ldr	r3, [r7, #4]
 801262c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801262e:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8012630:	68fb      	ldr	r3, [r7, #12]
 8012632:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8012636:	2b00      	cmp	r3, #0
 8012638:	d0f0      	beq.n	801261c <SDMMC_GetCmdResp2+0x1c>
 801263a:	68fb      	ldr	r3, [r7, #12]
 801263c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8012640:	2b00      	cmp	r3, #0
 8012642:	d1eb      	bne.n	801261c <SDMMC_GetCmdResp2+0x1c>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8012644:	687b      	ldr	r3, [r7, #4]
 8012646:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012648:	f003 0304 	and.w	r3, r3, #4
 801264c:	2b00      	cmp	r3, #0
 801264e:	d004      	beq.n	801265a <SDMMC_GetCmdResp2+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8012650:	687b      	ldr	r3, [r7, #4]
 8012652:	2204      	movs	r2, #4
 8012654:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8012656:	2304      	movs	r3, #4
 8012658:	e00e      	b.n	8012678 <SDMMC_GetCmdResp2+0x78>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 801265a:	687b      	ldr	r3, [r7, #4]
 801265c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801265e:	f003 0301 	and.w	r3, r3, #1
 8012662:	2b00      	cmp	r3, #0
 8012664:	d004      	beq.n	8012670 <SDMMC_GetCmdResp2+0x70>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8012666:	687b      	ldr	r3, [r7, #4]
 8012668:	2201      	movs	r2, #1
 801266a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 801266c:	2301      	movs	r3, #1
 801266e:	e003      	b.n	8012678 <SDMMC_GetCmdResp2+0x78>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8012670:	687b      	ldr	r3, [r7, #4]
 8012672:	22c5      	movs	r2, #197	; 0xc5
 8012674:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8012676:	2300      	movs	r3, #0
}
 8012678:	4618      	mov	r0, r3
 801267a:	3710      	adds	r7, #16
 801267c:	46bd      	mov	sp, r7
 801267e:	bc90      	pop	{r4, r7}
 8012680:	4770      	bx	lr
 8012682:	bf00      	nop
 8012684:	20000000 	.word	0x20000000
 8012688:	10624dd3 	.word	0x10624dd3

0801268c <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 801268c:	b490      	push	{r4, r7}
 801268e:	b084      	sub	sp, #16
 8012690:	af00      	add	r7, sp, #0
 8012692:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8012694:	4b18      	ldr	r3, [pc, #96]	; (80126f8 <SDMMC_GetCmdResp3+0x6c>)
 8012696:	681b      	ldr	r3, [r3, #0]
 8012698:	4a18      	ldr	r2, [pc, #96]	; (80126fc <SDMMC_GetCmdResp3+0x70>)
 801269a:	fba2 2303 	umull	r2, r3, r2, r3
 801269e:	0a5b      	lsrs	r3, r3, #9
 80126a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80126a4:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 80126a8:	4623      	mov	r3, r4
 80126aa:	1e5c      	subs	r4, r3, #1
 80126ac:	2b00      	cmp	r3, #0
 80126ae:	d102      	bne.n	80126b6 <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 80126b0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80126b4:	e01b      	b.n	80126ee <SDMMC_GetCmdResp3+0x62>
    }
    sta_reg = SDIOx->STA;
 80126b6:	687b      	ldr	r3, [r7, #4]
 80126b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80126ba:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80126bc:	68fb      	ldr	r3, [r7, #12]
 80126be:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80126c2:	2b00      	cmp	r3, #0
 80126c4:	d0f0      	beq.n	80126a8 <SDMMC_GetCmdResp3+0x1c>
 80126c6:	68fb      	ldr	r3, [r7, #12]
 80126c8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80126cc:	2b00      	cmp	r3, #0
 80126ce:	d1eb      	bne.n	80126a8 <SDMMC_GetCmdResp3+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80126d0:	687b      	ldr	r3, [r7, #4]
 80126d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80126d4:	f003 0304 	and.w	r3, r3, #4
 80126d8:	2b00      	cmp	r3, #0
 80126da:	d004      	beq.n	80126e6 <SDMMC_GetCmdResp3+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80126dc:	687b      	ldr	r3, [r7, #4]
 80126de:	2204      	movs	r2, #4
 80126e0:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80126e2:	2304      	movs	r3, #4
 80126e4:	e003      	b.n	80126ee <SDMMC_GetCmdResp3+0x62>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80126e6:	687b      	ldr	r3, [r7, #4]
 80126e8:	22c5      	movs	r2, #197	; 0xc5
 80126ea:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 80126ec:	2300      	movs	r3, #0
}
 80126ee:	4618      	mov	r0, r3
 80126f0:	3710      	adds	r7, #16
 80126f2:	46bd      	mov	sp, r7
 80126f4:	bc90      	pop	{r4, r7}
 80126f6:	4770      	bx	lr
 80126f8:	20000000 	.word	0x20000000
 80126fc:	10624dd3 	.word	0x10624dd3

08012700 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8012700:	b590      	push	{r4, r7, lr}
 8012702:	b087      	sub	sp, #28
 8012704:	af00      	add	r7, sp, #0
 8012706:	60f8      	str	r0, [r7, #12]
 8012708:	460b      	mov	r3, r1
 801270a:	607a      	str	r2, [r7, #4]
 801270c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 801270e:	4b34      	ldr	r3, [pc, #208]	; (80127e0 <SDMMC_GetCmdResp6+0xe0>)
 8012710:	681b      	ldr	r3, [r3, #0]
 8012712:	4a34      	ldr	r2, [pc, #208]	; (80127e4 <SDMMC_GetCmdResp6+0xe4>)
 8012714:	fba2 2303 	umull	r2, r3, r2, r3
 8012718:	0a5b      	lsrs	r3, r3, #9
 801271a:	f241 3288 	movw	r2, #5000	; 0x1388
 801271e:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8012722:	4623      	mov	r3, r4
 8012724:	1e5c      	subs	r4, r3, #1
 8012726:	2b00      	cmp	r3, #0
 8012728:	d102      	bne.n	8012730 <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 801272a:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 801272e:	e052      	b.n	80127d6 <SDMMC_GetCmdResp6+0xd6>
    }
    sta_reg = SDIOx->STA;
 8012730:	68fb      	ldr	r3, [r7, #12]
 8012732:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012734:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8012736:	697b      	ldr	r3, [r7, #20]
 8012738:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 801273c:	2b00      	cmp	r3, #0
 801273e:	d0f0      	beq.n	8012722 <SDMMC_GetCmdResp6+0x22>
 8012740:	697b      	ldr	r3, [r7, #20]
 8012742:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8012746:	2b00      	cmp	r3, #0
 8012748:	d1eb      	bne.n	8012722 <SDMMC_GetCmdResp6+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 801274a:	68fb      	ldr	r3, [r7, #12]
 801274c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801274e:	f003 0304 	and.w	r3, r3, #4
 8012752:	2b00      	cmp	r3, #0
 8012754:	d004      	beq.n	8012760 <SDMMC_GetCmdResp6+0x60>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8012756:	68fb      	ldr	r3, [r7, #12]
 8012758:	2204      	movs	r2, #4
 801275a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 801275c:	2304      	movs	r3, #4
 801275e:	e03a      	b.n	80127d6 <SDMMC_GetCmdResp6+0xd6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8012760:	68fb      	ldr	r3, [r7, #12]
 8012762:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012764:	f003 0301 	and.w	r3, r3, #1
 8012768:	2b00      	cmp	r3, #0
 801276a:	d004      	beq.n	8012776 <SDMMC_GetCmdResp6+0x76>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 801276c:	68fb      	ldr	r3, [r7, #12]
 801276e:	2201      	movs	r2, #1
 8012770:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8012772:	2301      	movs	r3, #1
 8012774:	e02f      	b.n	80127d6 <SDMMC_GetCmdResp6+0xd6>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8012776:	68f8      	ldr	r0, [r7, #12]
 8012778:	f7ff fbae 	bl	8011ed8 <SDIO_GetCommandResponse>
 801277c:	4603      	mov	r3, r0
 801277e:	461a      	mov	r2, r3
 8012780:	7afb      	ldrb	r3, [r7, #11]
 8012782:	4293      	cmp	r3, r2
 8012784:	d001      	beq.n	801278a <SDMMC_GetCmdResp6+0x8a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8012786:	2301      	movs	r3, #1
 8012788:	e025      	b.n	80127d6 <SDMMC_GetCmdResp6+0xd6>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 801278a:	68fb      	ldr	r3, [r7, #12]
 801278c:	22c5      	movs	r2, #197	; 0xc5
 801278e:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8012790:	2100      	movs	r1, #0
 8012792:	68f8      	ldr	r0, [r7, #12]
 8012794:	f7ff fbad 	bl	8011ef2 <SDIO_GetResponse>
 8012798:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 801279a:	693b      	ldr	r3, [r7, #16]
 801279c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 80127a0:	2b00      	cmp	r3, #0
 80127a2:	d106      	bne.n	80127b2 <SDMMC_GetCmdResp6+0xb2>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 80127a4:	693b      	ldr	r3, [r7, #16]
 80127a6:	0c1b      	lsrs	r3, r3, #16
 80127a8:	b29a      	uxth	r2, r3
 80127aa:	687b      	ldr	r3, [r7, #4]
 80127ac:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 80127ae:	2300      	movs	r3, #0
 80127b0:	e011      	b.n	80127d6 <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 80127b2:	693b      	ldr	r3, [r7, #16]
 80127b4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80127b8:	2b00      	cmp	r3, #0
 80127ba:	d002      	beq.n	80127c2 <SDMMC_GetCmdResp6+0xc2>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 80127bc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80127c0:	e009      	b.n	80127d6 <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 80127c2:	693b      	ldr	r3, [r7, #16]
 80127c4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80127c8:	2b00      	cmp	r3, #0
 80127ca:	d002      	beq.n	80127d2 <SDMMC_GetCmdResp6+0xd2>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 80127cc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80127d0:	e001      	b.n	80127d6 <SDMMC_GetCmdResp6+0xd6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80127d2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 80127d6:	4618      	mov	r0, r3
 80127d8:	371c      	adds	r7, #28
 80127da:	46bd      	mov	sp, r7
 80127dc:	bd90      	pop	{r4, r7, pc}
 80127de:	bf00      	nop
 80127e0:	20000000 	.word	0x20000000
 80127e4:	10624dd3 	.word	0x10624dd3

080127e8 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 80127e8:	b490      	push	{r4, r7}
 80127ea:	b084      	sub	sp, #16
 80127ec:	af00      	add	r7, sp, #0
 80127ee:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80127f0:	4b21      	ldr	r3, [pc, #132]	; (8012878 <SDMMC_GetCmdResp7+0x90>)
 80127f2:	681b      	ldr	r3, [r3, #0]
 80127f4:	4a21      	ldr	r2, [pc, #132]	; (801287c <SDMMC_GetCmdResp7+0x94>)
 80127f6:	fba2 2303 	umull	r2, r3, r2, r3
 80127fa:	0a5b      	lsrs	r3, r3, #9
 80127fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8012800:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8012804:	4623      	mov	r3, r4
 8012806:	1e5c      	subs	r4, r3, #1
 8012808:	2b00      	cmp	r3, #0
 801280a:	d102      	bne.n	8012812 <SDMMC_GetCmdResp7+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 801280c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8012810:	e02c      	b.n	801286c <SDMMC_GetCmdResp7+0x84>
    }
    sta_reg = SDIOx->STA;
 8012812:	687b      	ldr	r3, [r7, #4]
 8012814:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012816:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8012818:	68fb      	ldr	r3, [r7, #12]
 801281a:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 801281e:	2b00      	cmp	r3, #0
 8012820:	d0f0      	beq.n	8012804 <SDMMC_GetCmdResp7+0x1c>
 8012822:	68fb      	ldr	r3, [r7, #12]
 8012824:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8012828:	2b00      	cmp	r3, #0
 801282a:	d1eb      	bne.n	8012804 <SDMMC_GetCmdResp7+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 801282c:	687b      	ldr	r3, [r7, #4]
 801282e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012830:	f003 0304 	and.w	r3, r3, #4
 8012834:	2b00      	cmp	r3, #0
 8012836:	d004      	beq.n	8012842 <SDMMC_GetCmdResp7+0x5a>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8012838:	687b      	ldr	r3, [r7, #4]
 801283a:	2204      	movs	r2, #4
 801283c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 801283e:	2304      	movs	r3, #4
 8012840:	e014      	b.n	801286c <SDMMC_GetCmdResp7+0x84>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8012842:	687b      	ldr	r3, [r7, #4]
 8012844:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012846:	f003 0301 	and.w	r3, r3, #1
 801284a:	2b00      	cmp	r3, #0
 801284c:	d004      	beq.n	8012858 <SDMMC_GetCmdResp7+0x70>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 801284e:	687b      	ldr	r3, [r7, #4]
 8012850:	2201      	movs	r2, #1
 8012852:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8012854:	2301      	movs	r3, #1
 8012856:	e009      	b.n	801286c <SDMMC_GetCmdResp7+0x84>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 8012858:	687b      	ldr	r3, [r7, #4]
 801285a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801285c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8012860:	2b00      	cmp	r3, #0
 8012862:	d002      	beq.n	801286a <SDMMC_GetCmdResp7+0x82>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 8012864:	687b      	ldr	r3, [r7, #4]
 8012866:	2240      	movs	r2, #64	; 0x40
 8012868:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 801286a:	2300      	movs	r3, #0
  
}
 801286c:	4618      	mov	r0, r3
 801286e:	3710      	adds	r7, #16
 8012870:	46bd      	mov	sp, r7
 8012872:	bc90      	pop	{r4, r7}
 8012874:	4770      	bx	lr
 8012876:	bf00      	nop
 8012878:	20000000 	.word	0x20000000
 801287c:	10624dd3 	.word	0x10624dd3

08012880 <main>:




int main(void)
{
 8012880:	b580      	push	{r7, lr}
 8012882:	af00      	add	r7, sp, #0
  hwInit();
 8012884:	f7f5 f87c 	bl	8007980 <hwInit>
  apInit();
 8012888:	f7ee fbce 	bl	8001028 <apInit>

  apMain();
 801288c:	f7ee fbd5 	bl	800103a <apMain>

  return 0;
 8012890:	2300      	movs	r3, #0
}
 8012892:	4618      	mov	r0, r3
 8012894:	bd80      	pop	{r7, pc}
	...

08012898 <__errno>:
 8012898:	4b01      	ldr	r3, [pc, #4]	; (80128a0 <__errno+0x8>)
 801289a:	6818      	ldr	r0, [r3, #0]
 801289c:	4770      	bx	lr
 801289e:	bf00      	nop
 80128a0:	200000c8 	.word	0x200000c8

080128a4 <__libc_init_array>:
 80128a4:	b570      	push	{r4, r5, r6, lr}
 80128a6:	4d0d      	ldr	r5, [pc, #52]	; (80128dc <__libc_init_array+0x38>)
 80128a8:	4c0d      	ldr	r4, [pc, #52]	; (80128e0 <__libc_init_array+0x3c>)
 80128aa:	1b64      	subs	r4, r4, r5
 80128ac:	10a4      	asrs	r4, r4, #2
 80128ae:	2600      	movs	r6, #0
 80128b0:	42a6      	cmp	r6, r4
 80128b2:	d109      	bne.n	80128c8 <__libc_init_array+0x24>
 80128b4:	4d0b      	ldr	r5, [pc, #44]	; (80128e4 <__libc_init_array+0x40>)
 80128b6:	4c0c      	ldr	r4, [pc, #48]	; (80128e8 <__libc_init_array+0x44>)
 80128b8:	f004 fb1e 	bl	8016ef8 <_init>
 80128bc:	1b64      	subs	r4, r4, r5
 80128be:	10a4      	asrs	r4, r4, #2
 80128c0:	2600      	movs	r6, #0
 80128c2:	42a6      	cmp	r6, r4
 80128c4:	d105      	bne.n	80128d2 <__libc_init_array+0x2e>
 80128c6:	bd70      	pop	{r4, r5, r6, pc}
 80128c8:	f855 3b04 	ldr.w	r3, [r5], #4
 80128cc:	4798      	blx	r3
 80128ce:	3601      	adds	r6, #1
 80128d0:	e7ee      	b.n	80128b0 <__libc_init_array+0xc>
 80128d2:	f855 3b04 	ldr.w	r3, [r5], #4
 80128d6:	4798      	blx	r3
 80128d8:	3601      	adds	r6, #1
 80128da:	e7f2      	b.n	80128c2 <__libc_init_array+0x1e>
 80128dc:	0802575c 	.word	0x0802575c
 80128e0:	0802575c 	.word	0x0802575c
 80128e4:	0802575c 	.word	0x0802575c
 80128e8:	08025760 	.word	0x08025760

080128ec <malloc>:
 80128ec:	4b02      	ldr	r3, [pc, #8]	; (80128f8 <malloc+0xc>)
 80128ee:	4601      	mov	r1, r0
 80128f0:	6818      	ldr	r0, [r3, #0]
 80128f2:	f000 b88d 	b.w	8012a10 <_malloc_r>
 80128f6:	bf00      	nop
 80128f8:	200000c8 	.word	0x200000c8

080128fc <free>:
 80128fc:	4b02      	ldr	r3, [pc, #8]	; (8012908 <free+0xc>)
 80128fe:	4601      	mov	r1, r0
 8012900:	6818      	ldr	r0, [r3, #0]
 8012902:	f000 b819 	b.w	8012938 <_free_r>
 8012906:	bf00      	nop
 8012908:	200000c8 	.word	0x200000c8

0801290c <memcpy>:
 801290c:	440a      	add	r2, r1
 801290e:	4291      	cmp	r1, r2
 8012910:	f100 33ff 	add.w	r3, r0, #4294967295
 8012914:	d100      	bne.n	8012918 <memcpy+0xc>
 8012916:	4770      	bx	lr
 8012918:	b510      	push	{r4, lr}
 801291a:	f811 4b01 	ldrb.w	r4, [r1], #1
 801291e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8012922:	4291      	cmp	r1, r2
 8012924:	d1f9      	bne.n	801291a <memcpy+0xe>
 8012926:	bd10      	pop	{r4, pc}

08012928 <memset>:
 8012928:	4402      	add	r2, r0
 801292a:	4603      	mov	r3, r0
 801292c:	4293      	cmp	r3, r2
 801292e:	d100      	bne.n	8012932 <memset+0xa>
 8012930:	4770      	bx	lr
 8012932:	f803 1b01 	strb.w	r1, [r3], #1
 8012936:	e7f9      	b.n	801292c <memset+0x4>

08012938 <_free_r>:
 8012938:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801293a:	2900      	cmp	r1, #0
 801293c:	d044      	beq.n	80129c8 <_free_r+0x90>
 801293e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012942:	9001      	str	r0, [sp, #4]
 8012944:	2b00      	cmp	r3, #0
 8012946:	f1a1 0404 	sub.w	r4, r1, #4
 801294a:	bfb8      	it	lt
 801294c:	18e4      	addlt	r4, r4, r3
 801294e:	f003 f995 	bl	8015c7c <__malloc_lock>
 8012952:	4a1e      	ldr	r2, [pc, #120]	; (80129cc <_free_r+0x94>)
 8012954:	9801      	ldr	r0, [sp, #4]
 8012956:	6813      	ldr	r3, [r2, #0]
 8012958:	b933      	cbnz	r3, 8012968 <_free_r+0x30>
 801295a:	6063      	str	r3, [r4, #4]
 801295c:	6014      	str	r4, [r2, #0]
 801295e:	b003      	add	sp, #12
 8012960:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8012964:	f003 b990 	b.w	8015c88 <__malloc_unlock>
 8012968:	42a3      	cmp	r3, r4
 801296a:	d908      	bls.n	801297e <_free_r+0x46>
 801296c:	6825      	ldr	r5, [r4, #0]
 801296e:	1961      	adds	r1, r4, r5
 8012970:	428b      	cmp	r3, r1
 8012972:	bf01      	itttt	eq
 8012974:	6819      	ldreq	r1, [r3, #0]
 8012976:	685b      	ldreq	r3, [r3, #4]
 8012978:	1949      	addeq	r1, r1, r5
 801297a:	6021      	streq	r1, [r4, #0]
 801297c:	e7ed      	b.n	801295a <_free_r+0x22>
 801297e:	461a      	mov	r2, r3
 8012980:	685b      	ldr	r3, [r3, #4]
 8012982:	b10b      	cbz	r3, 8012988 <_free_r+0x50>
 8012984:	42a3      	cmp	r3, r4
 8012986:	d9fa      	bls.n	801297e <_free_r+0x46>
 8012988:	6811      	ldr	r1, [r2, #0]
 801298a:	1855      	adds	r5, r2, r1
 801298c:	42a5      	cmp	r5, r4
 801298e:	d10b      	bne.n	80129a8 <_free_r+0x70>
 8012990:	6824      	ldr	r4, [r4, #0]
 8012992:	4421      	add	r1, r4
 8012994:	1854      	adds	r4, r2, r1
 8012996:	42a3      	cmp	r3, r4
 8012998:	6011      	str	r1, [r2, #0]
 801299a:	d1e0      	bne.n	801295e <_free_r+0x26>
 801299c:	681c      	ldr	r4, [r3, #0]
 801299e:	685b      	ldr	r3, [r3, #4]
 80129a0:	6053      	str	r3, [r2, #4]
 80129a2:	4421      	add	r1, r4
 80129a4:	6011      	str	r1, [r2, #0]
 80129a6:	e7da      	b.n	801295e <_free_r+0x26>
 80129a8:	d902      	bls.n	80129b0 <_free_r+0x78>
 80129aa:	230c      	movs	r3, #12
 80129ac:	6003      	str	r3, [r0, #0]
 80129ae:	e7d6      	b.n	801295e <_free_r+0x26>
 80129b0:	6825      	ldr	r5, [r4, #0]
 80129b2:	1961      	adds	r1, r4, r5
 80129b4:	428b      	cmp	r3, r1
 80129b6:	bf04      	itt	eq
 80129b8:	6819      	ldreq	r1, [r3, #0]
 80129ba:	685b      	ldreq	r3, [r3, #4]
 80129bc:	6063      	str	r3, [r4, #4]
 80129be:	bf04      	itt	eq
 80129c0:	1949      	addeq	r1, r1, r5
 80129c2:	6021      	streq	r1, [r4, #0]
 80129c4:	6054      	str	r4, [r2, #4]
 80129c6:	e7ca      	b.n	801295e <_free_r+0x26>
 80129c8:	b003      	add	sp, #12
 80129ca:	bd30      	pop	{r4, r5, pc}
 80129cc:	2000afc4 	.word	0x2000afc4

080129d0 <sbrk_aligned>:
 80129d0:	b570      	push	{r4, r5, r6, lr}
 80129d2:	4e0e      	ldr	r6, [pc, #56]	; (8012a0c <sbrk_aligned+0x3c>)
 80129d4:	460c      	mov	r4, r1
 80129d6:	6831      	ldr	r1, [r6, #0]
 80129d8:	4605      	mov	r5, r0
 80129da:	b911      	cbnz	r1, 80129e2 <sbrk_aligned+0x12>
 80129dc:	f000 fcf6 	bl	80133cc <_sbrk_r>
 80129e0:	6030      	str	r0, [r6, #0]
 80129e2:	4621      	mov	r1, r4
 80129e4:	4628      	mov	r0, r5
 80129e6:	f000 fcf1 	bl	80133cc <_sbrk_r>
 80129ea:	1c43      	adds	r3, r0, #1
 80129ec:	d00a      	beq.n	8012a04 <sbrk_aligned+0x34>
 80129ee:	1cc4      	adds	r4, r0, #3
 80129f0:	f024 0403 	bic.w	r4, r4, #3
 80129f4:	42a0      	cmp	r0, r4
 80129f6:	d007      	beq.n	8012a08 <sbrk_aligned+0x38>
 80129f8:	1a21      	subs	r1, r4, r0
 80129fa:	4628      	mov	r0, r5
 80129fc:	f000 fce6 	bl	80133cc <_sbrk_r>
 8012a00:	3001      	adds	r0, #1
 8012a02:	d101      	bne.n	8012a08 <sbrk_aligned+0x38>
 8012a04:	f04f 34ff 	mov.w	r4, #4294967295
 8012a08:	4620      	mov	r0, r4
 8012a0a:	bd70      	pop	{r4, r5, r6, pc}
 8012a0c:	2000afc8 	.word	0x2000afc8

08012a10 <_malloc_r>:
 8012a10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012a14:	1ccd      	adds	r5, r1, #3
 8012a16:	f025 0503 	bic.w	r5, r5, #3
 8012a1a:	3508      	adds	r5, #8
 8012a1c:	2d0c      	cmp	r5, #12
 8012a1e:	bf38      	it	cc
 8012a20:	250c      	movcc	r5, #12
 8012a22:	2d00      	cmp	r5, #0
 8012a24:	4607      	mov	r7, r0
 8012a26:	db01      	blt.n	8012a2c <_malloc_r+0x1c>
 8012a28:	42a9      	cmp	r1, r5
 8012a2a:	d905      	bls.n	8012a38 <_malloc_r+0x28>
 8012a2c:	230c      	movs	r3, #12
 8012a2e:	603b      	str	r3, [r7, #0]
 8012a30:	2600      	movs	r6, #0
 8012a32:	4630      	mov	r0, r6
 8012a34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012a38:	4e2e      	ldr	r6, [pc, #184]	; (8012af4 <_malloc_r+0xe4>)
 8012a3a:	f003 f91f 	bl	8015c7c <__malloc_lock>
 8012a3e:	6833      	ldr	r3, [r6, #0]
 8012a40:	461c      	mov	r4, r3
 8012a42:	bb34      	cbnz	r4, 8012a92 <_malloc_r+0x82>
 8012a44:	4629      	mov	r1, r5
 8012a46:	4638      	mov	r0, r7
 8012a48:	f7ff ffc2 	bl	80129d0 <sbrk_aligned>
 8012a4c:	1c43      	adds	r3, r0, #1
 8012a4e:	4604      	mov	r4, r0
 8012a50:	d14d      	bne.n	8012aee <_malloc_r+0xde>
 8012a52:	6834      	ldr	r4, [r6, #0]
 8012a54:	4626      	mov	r6, r4
 8012a56:	2e00      	cmp	r6, #0
 8012a58:	d140      	bne.n	8012adc <_malloc_r+0xcc>
 8012a5a:	6823      	ldr	r3, [r4, #0]
 8012a5c:	4631      	mov	r1, r6
 8012a5e:	4638      	mov	r0, r7
 8012a60:	eb04 0803 	add.w	r8, r4, r3
 8012a64:	f000 fcb2 	bl	80133cc <_sbrk_r>
 8012a68:	4580      	cmp	r8, r0
 8012a6a:	d13a      	bne.n	8012ae2 <_malloc_r+0xd2>
 8012a6c:	6821      	ldr	r1, [r4, #0]
 8012a6e:	3503      	adds	r5, #3
 8012a70:	1a6d      	subs	r5, r5, r1
 8012a72:	f025 0503 	bic.w	r5, r5, #3
 8012a76:	3508      	adds	r5, #8
 8012a78:	2d0c      	cmp	r5, #12
 8012a7a:	bf38      	it	cc
 8012a7c:	250c      	movcc	r5, #12
 8012a7e:	4629      	mov	r1, r5
 8012a80:	4638      	mov	r0, r7
 8012a82:	f7ff ffa5 	bl	80129d0 <sbrk_aligned>
 8012a86:	3001      	adds	r0, #1
 8012a88:	d02b      	beq.n	8012ae2 <_malloc_r+0xd2>
 8012a8a:	6823      	ldr	r3, [r4, #0]
 8012a8c:	442b      	add	r3, r5
 8012a8e:	6023      	str	r3, [r4, #0]
 8012a90:	e00e      	b.n	8012ab0 <_malloc_r+0xa0>
 8012a92:	6822      	ldr	r2, [r4, #0]
 8012a94:	1b52      	subs	r2, r2, r5
 8012a96:	d41e      	bmi.n	8012ad6 <_malloc_r+0xc6>
 8012a98:	2a0b      	cmp	r2, #11
 8012a9a:	d916      	bls.n	8012aca <_malloc_r+0xba>
 8012a9c:	1961      	adds	r1, r4, r5
 8012a9e:	42a3      	cmp	r3, r4
 8012aa0:	6025      	str	r5, [r4, #0]
 8012aa2:	bf18      	it	ne
 8012aa4:	6059      	strne	r1, [r3, #4]
 8012aa6:	6863      	ldr	r3, [r4, #4]
 8012aa8:	bf08      	it	eq
 8012aaa:	6031      	streq	r1, [r6, #0]
 8012aac:	5162      	str	r2, [r4, r5]
 8012aae:	604b      	str	r3, [r1, #4]
 8012ab0:	4638      	mov	r0, r7
 8012ab2:	f104 060b 	add.w	r6, r4, #11
 8012ab6:	f003 f8e7 	bl	8015c88 <__malloc_unlock>
 8012aba:	f026 0607 	bic.w	r6, r6, #7
 8012abe:	1d23      	adds	r3, r4, #4
 8012ac0:	1af2      	subs	r2, r6, r3
 8012ac2:	d0b6      	beq.n	8012a32 <_malloc_r+0x22>
 8012ac4:	1b9b      	subs	r3, r3, r6
 8012ac6:	50a3      	str	r3, [r4, r2]
 8012ac8:	e7b3      	b.n	8012a32 <_malloc_r+0x22>
 8012aca:	6862      	ldr	r2, [r4, #4]
 8012acc:	42a3      	cmp	r3, r4
 8012ace:	bf0c      	ite	eq
 8012ad0:	6032      	streq	r2, [r6, #0]
 8012ad2:	605a      	strne	r2, [r3, #4]
 8012ad4:	e7ec      	b.n	8012ab0 <_malloc_r+0xa0>
 8012ad6:	4623      	mov	r3, r4
 8012ad8:	6864      	ldr	r4, [r4, #4]
 8012ada:	e7b2      	b.n	8012a42 <_malloc_r+0x32>
 8012adc:	4634      	mov	r4, r6
 8012ade:	6876      	ldr	r6, [r6, #4]
 8012ae0:	e7b9      	b.n	8012a56 <_malloc_r+0x46>
 8012ae2:	230c      	movs	r3, #12
 8012ae4:	603b      	str	r3, [r7, #0]
 8012ae6:	4638      	mov	r0, r7
 8012ae8:	f003 f8ce 	bl	8015c88 <__malloc_unlock>
 8012aec:	e7a1      	b.n	8012a32 <_malloc_r+0x22>
 8012aee:	6025      	str	r5, [r4, #0]
 8012af0:	e7de      	b.n	8012ab0 <_malloc_r+0xa0>
 8012af2:	bf00      	nop
 8012af4:	2000afc4 	.word	0x2000afc4

08012af8 <__cvt>:
 8012af8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8012afc:	ec55 4b10 	vmov	r4, r5, d0
 8012b00:	2d00      	cmp	r5, #0
 8012b02:	460e      	mov	r6, r1
 8012b04:	4619      	mov	r1, r3
 8012b06:	462b      	mov	r3, r5
 8012b08:	bfbb      	ittet	lt
 8012b0a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8012b0e:	461d      	movlt	r5, r3
 8012b10:	2300      	movge	r3, #0
 8012b12:	232d      	movlt	r3, #45	; 0x2d
 8012b14:	700b      	strb	r3, [r1, #0]
 8012b16:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8012b18:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8012b1c:	4691      	mov	r9, r2
 8012b1e:	f023 0820 	bic.w	r8, r3, #32
 8012b22:	bfbc      	itt	lt
 8012b24:	4622      	movlt	r2, r4
 8012b26:	4614      	movlt	r4, r2
 8012b28:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8012b2c:	d005      	beq.n	8012b3a <__cvt+0x42>
 8012b2e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8012b32:	d100      	bne.n	8012b36 <__cvt+0x3e>
 8012b34:	3601      	adds	r6, #1
 8012b36:	2102      	movs	r1, #2
 8012b38:	e000      	b.n	8012b3c <__cvt+0x44>
 8012b3a:	2103      	movs	r1, #3
 8012b3c:	ab03      	add	r3, sp, #12
 8012b3e:	9301      	str	r3, [sp, #4]
 8012b40:	ab02      	add	r3, sp, #8
 8012b42:	9300      	str	r3, [sp, #0]
 8012b44:	ec45 4b10 	vmov	d0, r4, r5
 8012b48:	4653      	mov	r3, sl
 8012b4a:	4632      	mov	r2, r6
 8012b4c:	f001 fd04 	bl	8014558 <_dtoa_r>
 8012b50:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8012b54:	4607      	mov	r7, r0
 8012b56:	d102      	bne.n	8012b5e <__cvt+0x66>
 8012b58:	f019 0f01 	tst.w	r9, #1
 8012b5c:	d022      	beq.n	8012ba4 <__cvt+0xac>
 8012b5e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8012b62:	eb07 0906 	add.w	r9, r7, r6
 8012b66:	d110      	bne.n	8012b8a <__cvt+0x92>
 8012b68:	783b      	ldrb	r3, [r7, #0]
 8012b6a:	2b30      	cmp	r3, #48	; 0x30
 8012b6c:	d10a      	bne.n	8012b84 <__cvt+0x8c>
 8012b6e:	2200      	movs	r2, #0
 8012b70:	2300      	movs	r3, #0
 8012b72:	4620      	mov	r0, r4
 8012b74:	4629      	mov	r1, r5
 8012b76:	f7ed ffbf 	bl	8000af8 <__aeabi_dcmpeq>
 8012b7a:	b918      	cbnz	r0, 8012b84 <__cvt+0x8c>
 8012b7c:	f1c6 0601 	rsb	r6, r6, #1
 8012b80:	f8ca 6000 	str.w	r6, [sl]
 8012b84:	f8da 3000 	ldr.w	r3, [sl]
 8012b88:	4499      	add	r9, r3
 8012b8a:	2200      	movs	r2, #0
 8012b8c:	2300      	movs	r3, #0
 8012b8e:	4620      	mov	r0, r4
 8012b90:	4629      	mov	r1, r5
 8012b92:	f7ed ffb1 	bl	8000af8 <__aeabi_dcmpeq>
 8012b96:	b108      	cbz	r0, 8012b9c <__cvt+0xa4>
 8012b98:	f8cd 900c 	str.w	r9, [sp, #12]
 8012b9c:	2230      	movs	r2, #48	; 0x30
 8012b9e:	9b03      	ldr	r3, [sp, #12]
 8012ba0:	454b      	cmp	r3, r9
 8012ba2:	d307      	bcc.n	8012bb4 <__cvt+0xbc>
 8012ba4:	9b03      	ldr	r3, [sp, #12]
 8012ba6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8012ba8:	1bdb      	subs	r3, r3, r7
 8012baa:	4638      	mov	r0, r7
 8012bac:	6013      	str	r3, [r2, #0]
 8012bae:	b004      	add	sp, #16
 8012bb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012bb4:	1c59      	adds	r1, r3, #1
 8012bb6:	9103      	str	r1, [sp, #12]
 8012bb8:	701a      	strb	r2, [r3, #0]
 8012bba:	e7f0      	b.n	8012b9e <__cvt+0xa6>

08012bbc <__exponent>:
 8012bbc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012bbe:	4603      	mov	r3, r0
 8012bc0:	2900      	cmp	r1, #0
 8012bc2:	bfb8      	it	lt
 8012bc4:	4249      	neglt	r1, r1
 8012bc6:	f803 2b02 	strb.w	r2, [r3], #2
 8012bca:	bfb4      	ite	lt
 8012bcc:	222d      	movlt	r2, #45	; 0x2d
 8012bce:	222b      	movge	r2, #43	; 0x2b
 8012bd0:	2909      	cmp	r1, #9
 8012bd2:	7042      	strb	r2, [r0, #1]
 8012bd4:	dd2a      	ble.n	8012c2c <__exponent+0x70>
 8012bd6:	f10d 0407 	add.w	r4, sp, #7
 8012bda:	46a4      	mov	ip, r4
 8012bdc:	270a      	movs	r7, #10
 8012bde:	46a6      	mov	lr, r4
 8012be0:	460a      	mov	r2, r1
 8012be2:	fb91 f6f7 	sdiv	r6, r1, r7
 8012be6:	fb07 1516 	mls	r5, r7, r6, r1
 8012bea:	3530      	adds	r5, #48	; 0x30
 8012bec:	2a63      	cmp	r2, #99	; 0x63
 8012bee:	f104 34ff 	add.w	r4, r4, #4294967295
 8012bf2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8012bf6:	4631      	mov	r1, r6
 8012bf8:	dcf1      	bgt.n	8012bde <__exponent+0x22>
 8012bfa:	3130      	adds	r1, #48	; 0x30
 8012bfc:	f1ae 0502 	sub.w	r5, lr, #2
 8012c00:	f804 1c01 	strb.w	r1, [r4, #-1]
 8012c04:	1c44      	adds	r4, r0, #1
 8012c06:	4629      	mov	r1, r5
 8012c08:	4561      	cmp	r1, ip
 8012c0a:	d30a      	bcc.n	8012c22 <__exponent+0x66>
 8012c0c:	f10d 0209 	add.w	r2, sp, #9
 8012c10:	eba2 020e 	sub.w	r2, r2, lr
 8012c14:	4565      	cmp	r5, ip
 8012c16:	bf88      	it	hi
 8012c18:	2200      	movhi	r2, #0
 8012c1a:	4413      	add	r3, r2
 8012c1c:	1a18      	subs	r0, r3, r0
 8012c1e:	b003      	add	sp, #12
 8012c20:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012c22:	f811 2b01 	ldrb.w	r2, [r1], #1
 8012c26:	f804 2f01 	strb.w	r2, [r4, #1]!
 8012c2a:	e7ed      	b.n	8012c08 <__exponent+0x4c>
 8012c2c:	2330      	movs	r3, #48	; 0x30
 8012c2e:	3130      	adds	r1, #48	; 0x30
 8012c30:	7083      	strb	r3, [r0, #2]
 8012c32:	70c1      	strb	r1, [r0, #3]
 8012c34:	1d03      	adds	r3, r0, #4
 8012c36:	e7f1      	b.n	8012c1c <__exponent+0x60>

08012c38 <_printf_float>:
 8012c38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012c3c:	ed2d 8b02 	vpush	{d8}
 8012c40:	b08d      	sub	sp, #52	; 0x34
 8012c42:	460c      	mov	r4, r1
 8012c44:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8012c48:	4616      	mov	r6, r2
 8012c4a:	461f      	mov	r7, r3
 8012c4c:	4605      	mov	r5, r0
 8012c4e:	f002 ff97 	bl	8015b80 <_localeconv_r>
 8012c52:	f8d0 a000 	ldr.w	sl, [r0]
 8012c56:	4650      	mov	r0, sl
 8012c58:	f7ed facc 	bl	80001f4 <strlen>
 8012c5c:	2300      	movs	r3, #0
 8012c5e:	930a      	str	r3, [sp, #40]	; 0x28
 8012c60:	6823      	ldr	r3, [r4, #0]
 8012c62:	9305      	str	r3, [sp, #20]
 8012c64:	f8d8 3000 	ldr.w	r3, [r8]
 8012c68:	f894 b018 	ldrb.w	fp, [r4, #24]
 8012c6c:	3307      	adds	r3, #7
 8012c6e:	f023 0307 	bic.w	r3, r3, #7
 8012c72:	f103 0208 	add.w	r2, r3, #8
 8012c76:	f8c8 2000 	str.w	r2, [r8]
 8012c7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012c7e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8012c82:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8012c86:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8012c8a:	9307      	str	r3, [sp, #28]
 8012c8c:	f8cd 8018 	str.w	r8, [sp, #24]
 8012c90:	ee08 0a10 	vmov	s16, r0
 8012c94:	4b9f      	ldr	r3, [pc, #636]	; (8012f14 <_printf_float+0x2dc>)
 8012c96:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8012c9a:	f04f 32ff 	mov.w	r2, #4294967295
 8012c9e:	f7ed ff5d 	bl	8000b5c <__aeabi_dcmpun>
 8012ca2:	bb88      	cbnz	r0, 8012d08 <_printf_float+0xd0>
 8012ca4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8012ca8:	4b9a      	ldr	r3, [pc, #616]	; (8012f14 <_printf_float+0x2dc>)
 8012caa:	f04f 32ff 	mov.w	r2, #4294967295
 8012cae:	f7ed ff37 	bl	8000b20 <__aeabi_dcmple>
 8012cb2:	bb48      	cbnz	r0, 8012d08 <_printf_float+0xd0>
 8012cb4:	2200      	movs	r2, #0
 8012cb6:	2300      	movs	r3, #0
 8012cb8:	4640      	mov	r0, r8
 8012cba:	4649      	mov	r1, r9
 8012cbc:	f7ed ff26 	bl	8000b0c <__aeabi_dcmplt>
 8012cc0:	b110      	cbz	r0, 8012cc8 <_printf_float+0x90>
 8012cc2:	232d      	movs	r3, #45	; 0x2d
 8012cc4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8012cc8:	4b93      	ldr	r3, [pc, #588]	; (8012f18 <_printf_float+0x2e0>)
 8012cca:	4894      	ldr	r0, [pc, #592]	; (8012f1c <_printf_float+0x2e4>)
 8012ccc:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8012cd0:	bf94      	ite	ls
 8012cd2:	4698      	movls	r8, r3
 8012cd4:	4680      	movhi	r8, r0
 8012cd6:	2303      	movs	r3, #3
 8012cd8:	6123      	str	r3, [r4, #16]
 8012cda:	9b05      	ldr	r3, [sp, #20]
 8012cdc:	f023 0204 	bic.w	r2, r3, #4
 8012ce0:	6022      	str	r2, [r4, #0]
 8012ce2:	f04f 0900 	mov.w	r9, #0
 8012ce6:	9700      	str	r7, [sp, #0]
 8012ce8:	4633      	mov	r3, r6
 8012cea:	aa0b      	add	r2, sp, #44	; 0x2c
 8012cec:	4621      	mov	r1, r4
 8012cee:	4628      	mov	r0, r5
 8012cf0:	f000 f9d8 	bl	80130a4 <_printf_common>
 8012cf4:	3001      	adds	r0, #1
 8012cf6:	f040 8090 	bne.w	8012e1a <_printf_float+0x1e2>
 8012cfa:	f04f 30ff 	mov.w	r0, #4294967295
 8012cfe:	b00d      	add	sp, #52	; 0x34
 8012d00:	ecbd 8b02 	vpop	{d8}
 8012d04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012d08:	4642      	mov	r2, r8
 8012d0a:	464b      	mov	r3, r9
 8012d0c:	4640      	mov	r0, r8
 8012d0e:	4649      	mov	r1, r9
 8012d10:	f7ed ff24 	bl	8000b5c <__aeabi_dcmpun>
 8012d14:	b140      	cbz	r0, 8012d28 <_printf_float+0xf0>
 8012d16:	464b      	mov	r3, r9
 8012d18:	2b00      	cmp	r3, #0
 8012d1a:	bfbc      	itt	lt
 8012d1c:	232d      	movlt	r3, #45	; 0x2d
 8012d1e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8012d22:	487f      	ldr	r0, [pc, #508]	; (8012f20 <_printf_float+0x2e8>)
 8012d24:	4b7f      	ldr	r3, [pc, #508]	; (8012f24 <_printf_float+0x2ec>)
 8012d26:	e7d1      	b.n	8012ccc <_printf_float+0x94>
 8012d28:	6863      	ldr	r3, [r4, #4]
 8012d2a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8012d2e:	9206      	str	r2, [sp, #24]
 8012d30:	1c5a      	adds	r2, r3, #1
 8012d32:	d13f      	bne.n	8012db4 <_printf_float+0x17c>
 8012d34:	2306      	movs	r3, #6
 8012d36:	6063      	str	r3, [r4, #4]
 8012d38:	9b05      	ldr	r3, [sp, #20]
 8012d3a:	6861      	ldr	r1, [r4, #4]
 8012d3c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8012d40:	2300      	movs	r3, #0
 8012d42:	9303      	str	r3, [sp, #12]
 8012d44:	ab0a      	add	r3, sp, #40	; 0x28
 8012d46:	e9cd b301 	strd	fp, r3, [sp, #4]
 8012d4a:	ab09      	add	r3, sp, #36	; 0x24
 8012d4c:	ec49 8b10 	vmov	d0, r8, r9
 8012d50:	9300      	str	r3, [sp, #0]
 8012d52:	6022      	str	r2, [r4, #0]
 8012d54:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8012d58:	4628      	mov	r0, r5
 8012d5a:	f7ff fecd 	bl	8012af8 <__cvt>
 8012d5e:	9b06      	ldr	r3, [sp, #24]
 8012d60:	9909      	ldr	r1, [sp, #36]	; 0x24
 8012d62:	2b47      	cmp	r3, #71	; 0x47
 8012d64:	4680      	mov	r8, r0
 8012d66:	d108      	bne.n	8012d7a <_printf_float+0x142>
 8012d68:	1cc8      	adds	r0, r1, #3
 8012d6a:	db02      	blt.n	8012d72 <_printf_float+0x13a>
 8012d6c:	6863      	ldr	r3, [r4, #4]
 8012d6e:	4299      	cmp	r1, r3
 8012d70:	dd41      	ble.n	8012df6 <_printf_float+0x1be>
 8012d72:	f1ab 0b02 	sub.w	fp, fp, #2
 8012d76:	fa5f fb8b 	uxtb.w	fp, fp
 8012d7a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8012d7e:	d820      	bhi.n	8012dc2 <_printf_float+0x18a>
 8012d80:	3901      	subs	r1, #1
 8012d82:	465a      	mov	r2, fp
 8012d84:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8012d88:	9109      	str	r1, [sp, #36]	; 0x24
 8012d8a:	f7ff ff17 	bl	8012bbc <__exponent>
 8012d8e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8012d90:	1813      	adds	r3, r2, r0
 8012d92:	2a01      	cmp	r2, #1
 8012d94:	4681      	mov	r9, r0
 8012d96:	6123      	str	r3, [r4, #16]
 8012d98:	dc02      	bgt.n	8012da0 <_printf_float+0x168>
 8012d9a:	6822      	ldr	r2, [r4, #0]
 8012d9c:	07d2      	lsls	r2, r2, #31
 8012d9e:	d501      	bpl.n	8012da4 <_printf_float+0x16c>
 8012da0:	3301      	adds	r3, #1
 8012da2:	6123      	str	r3, [r4, #16]
 8012da4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8012da8:	2b00      	cmp	r3, #0
 8012daa:	d09c      	beq.n	8012ce6 <_printf_float+0xae>
 8012dac:	232d      	movs	r3, #45	; 0x2d
 8012dae:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8012db2:	e798      	b.n	8012ce6 <_printf_float+0xae>
 8012db4:	9a06      	ldr	r2, [sp, #24]
 8012db6:	2a47      	cmp	r2, #71	; 0x47
 8012db8:	d1be      	bne.n	8012d38 <_printf_float+0x100>
 8012dba:	2b00      	cmp	r3, #0
 8012dbc:	d1bc      	bne.n	8012d38 <_printf_float+0x100>
 8012dbe:	2301      	movs	r3, #1
 8012dc0:	e7b9      	b.n	8012d36 <_printf_float+0xfe>
 8012dc2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8012dc6:	d118      	bne.n	8012dfa <_printf_float+0x1c2>
 8012dc8:	2900      	cmp	r1, #0
 8012dca:	6863      	ldr	r3, [r4, #4]
 8012dcc:	dd0b      	ble.n	8012de6 <_printf_float+0x1ae>
 8012dce:	6121      	str	r1, [r4, #16]
 8012dd0:	b913      	cbnz	r3, 8012dd8 <_printf_float+0x1a0>
 8012dd2:	6822      	ldr	r2, [r4, #0]
 8012dd4:	07d0      	lsls	r0, r2, #31
 8012dd6:	d502      	bpl.n	8012dde <_printf_float+0x1a6>
 8012dd8:	3301      	adds	r3, #1
 8012dda:	440b      	add	r3, r1
 8012ddc:	6123      	str	r3, [r4, #16]
 8012dde:	65a1      	str	r1, [r4, #88]	; 0x58
 8012de0:	f04f 0900 	mov.w	r9, #0
 8012de4:	e7de      	b.n	8012da4 <_printf_float+0x16c>
 8012de6:	b913      	cbnz	r3, 8012dee <_printf_float+0x1b6>
 8012de8:	6822      	ldr	r2, [r4, #0]
 8012dea:	07d2      	lsls	r2, r2, #31
 8012dec:	d501      	bpl.n	8012df2 <_printf_float+0x1ba>
 8012dee:	3302      	adds	r3, #2
 8012df0:	e7f4      	b.n	8012ddc <_printf_float+0x1a4>
 8012df2:	2301      	movs	r3, #1
 8012df4:	e7f2      	b.n	8012ddc <_printf_float+0x1a4>
 8012df6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8012dfa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012dfc:	4299      	cmp	r1, r3
 8012dfe:	db05      	blt.n	8012e0c <_printf_float+0x1d4>
 8012e00:	6823      	ldr	r3, [r4, #0]
 8012e02:	6121      	str	r1, [r4, #16]
 8012e04:	07d8      	lsls	r0, r3, #31
 8012e06:	d5ea      	bpl.n	8012dde <_printf_float+0x1a6>
 8012e08:	1c4b      	adds	r3, r1, #1
 8012e0a:	e7e7      	b.n	8012ddc <_printf_float+0x1a4>
 8012e0c:	2900      	cmp	r1, #0
 8012e0e:	bfd4      	ite	le
 8012e10:	f1c1 0202 	rsble	r2, r1, #2
 8012e14:	2201      	movgt	r2, #1
 8012e16:	4413      	add	r3, r2
 8012e18:	e7e0      	b.n	8012ddc <_printf_float+0x1a4>
 8012e1a:	6823      	ldr	r3, [r4, #0]
 8012e1c:	055a      	lsls	r2, r3, #21
 8012e1e:	d407      	bmi.n	8012e30 <_printf_float+0x1f8>
 8012e20:	6923      	ldr	r3, [r4, #16]
 8012e22:	4642      	mov	r2, r8
 8012e24:	4631      	mov	r1, r6
 8012e26:	4628      	mov	r0, r5
 8012e28:	47b8      	blx	r7
 8012e2a:	3001      	adds	r0, #1
 8012e2c:	d12c      	bne.n	8012e88 <_printf_float+0x250>
 8012e2e:	e764      	b.n	8012cfa <_printf_float+0xc2>
 8012e30:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8012e34:	f240 80e0 	bls.w	8012ff8 <_printf_float+0x3c0>
 8012e38:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8012e3c:	2200      	movs	r2, #0
 8012e3e:	2300      	movs	r3, #0
 8012e40:	f7ed fe5a 	bl	8000af8 <__aeabi_dcmpeq>
 8012e44:	2800      	cmp	r0, #0
 8012e46:	d034      	beq.n	8012eb2 <_printf_float+0x27a>
 8012e48:	4a37      	ldr	r2, [pc, #220]	; (8012f28 <_printf_float+0x2f0>)
 8012e4a:	2301      	movs	r3, #1
 8012e4c:	4631      	mov	r1, r6
 8012e4e:	4628      	mov	r0, r5
 8012e50:	47b8      	blx	r7
 8012e52:	3001      	adds	r0, #1
 8012e54:	f43f af51 	beq.w	8012cfa <_printf_float+0xc2>
 8012e58:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8012e5c:	429a      	cmp	r2, r3
 8012e5e:	db02      	blt.n	8012e66 <_printf_float+0x22e>
 8012e60:	6823      	ldr	r3, [r4, #0]
 8012e62:	07d8      	lsls	r0, r3, #31
 8012e64:	d510      	bpl.n	8012e88 <_printf_float+0x250>
 8012e66:	ee18 3a10 	vmov	r3, s16
 8012e6a:	4652      	mov	r2, sl
 8012e6c:	4631      	mov	r1, r6
 8012e6e:	4628      	mov	r0, r5
 8012e70:	47b8      	blx	r7
 8012e72:	3001      	adds	r0, #1
 8012e74:	f43f af41 	beq.w	8012cfa <_printf_float+0xc2>
 8012e78:	f04f 0800 	mov.w	r8, #0
 8012e7c:	f104 091a 	add.w	r9, r4, #26
 8012e80:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012e82:	3b01      	subs	r3, #1
 8012e84:	4543      	cmp	r3, r8
 8012e86:	dc09      	bgt.n	8012e9c <_printf_float+0x264>
 8012e88:	6823      	ldr	r3, [r4, #0]
 8012e8a:	079b      	lsls	r3, r3, #30
 8012e8c:	f100 8105 	bmi.w	801309a <_printf_float+0x462>
 8012e90:	68e0      	ldr	r0, [r4, #12]
 8012e92:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012e94:	4298      	cmp	r0, r3
 8012e96:	bfb8      	it	lt
 8012e98:	4618      	movlt	r0, r3
 8012e9a:	e730      	b.n	8012cfe <_printf_float+0xc6>
 8012e9c:	2301      	movs	r3, #1
 8012e9e:	464a      	mov	r2, r9
 8012ea0:	4631      	mov	r1, r6
 8012ea2:	4628      	mov	r0, r5
 8012ea4:	47b8      	blx	r7
 8012ea6:	3001      	adds	r0, #1
 8012ea8:	f43f af27 	beq.w	8012cfa <_printf_float+0xc2>
 8012eac:	f108 0801 	add.w	r8, r8, #1
 8012eb0:	e7e6      	b.n	8012e80 <_printf_float+0x248>
 8012eb2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012eb4:	2b00      	cmp	r3, #0
 8012eb6:	dc39      	bgt.n	8012f2c <_printf_float+0x2f4>
 8012eb8:	4a1b      	ldr	r2, [pc, #108]	; (8012f28 <_printf_float+0x2f0>)
 8012eba:	2301      	movs	r3, #1
 8012ebc:	4631      	mov	r1, r6
 8012ebe:	4628      	mov	r0, r5
 8012ec0:	47b8      	blx	r7
 8012ec2:	3001      	adds	r0, #1
 8012ec4:	f43f af19 	beq.w	8012cfa <_printf_float+0xc2>
 8012ec8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8012ecc:	4313      	orrs	r3, r2
 8012ece:	d102      	bne.n	8012ed6 <_printf_float+0x29e>
 8012ed0:	6823      	ldr	r3, [r4, #0]
 8012ed2:	07d9      	lsls	r1, r3, #31
 8012ed4:	d5d8      	bpl.n	8012e88 <_printf_float+0x250>
 8012ed6:	ee18 3a10 	vmov	r3, s16
 8012eda:	4652      	mov	r2, sl
 8012edc:	4631      	mov	r1, r6
 8012ede:	4628      	mov	r0, r5
 8012ee0:	47b8      	blx	r7
 8012ee2:	3001      	adds	r0, #1
 8012ee4:	f43f af09 	beq.w	8012cfa <_printf_float+0xc2>
 8012ee8:	f04f 0900 	mov.w	r9, #0
 8012eec:	f104 0a1a 	add.w	sl, r4, #26
 8012ef0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012ef2:	425b      	negs	r3, r3
 8012ef4:	454b      	cmp	r3, r9
 8012ef6:	dc01      	bgt.n	8012efc <_printf_float+0x2c4>
 8012ef8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012efa:	e792      	b.n	8012e22 <_printf_float+0x1ea>
 8012efc:	2301      	movs	r3, #1
 8012efe:	4652      	mov	r2, sl
 8012f00:	4631      	mov	r1, r6
 8012f02:	4628      	mov	r0, r5
 8012f04:	47b8      	blx	r7
 8012f06:	3001      	adds	r0, #1
 8012f08:	f43f aef7 	beq.w	8012cfa <_printf_float+0xc2>
 8012f0c:	f109 0901 	add.w	r9, r9, #1
 8012f10:	e7ee      	b.n	8012ef0 <_printf_float+0x2b8>
 8012f12:	bf00      	nop
 8012f14:	7fefffff 	.word	0x7fefffff
 8012f18:	080252b0 	.word	0x080252b0
 8012f1c:	080252b4 	.word	0x080252b4
 8012f20:	080252bc 	.word	0x080252bc
 8012f24:	080252b8 	.word	0x080252b8
 8012f28:	080252c0 	.word	0x080252c0
 8012f2c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8012f2e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8012f30:	429a      	cmp	r2, r3
 8012f32:	bfa8      	it	ge
 8012f34:	461a      	movge	r2, r3
 8012f36:	2a00      	cmp	r2, #0
 8012f38:	4691      	mov	r9, r2
 8012f3a:	dc37      	bgt.n	8012fac <_printf_float+0x374>
 8012f3c:	f04f 0b00 	mov.w	fp, #0
 8012f40:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8012f44:	f104 021a 	add.w	r2, r4, #26
 8012f48:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8012f4a:	9305      	str	r3, [sp, #20]
 8012f4c:	eba3 0309 	sub.w	r3, r3, r9
 8012f50:	455b      	cmp	r3, fp
 8012f52:	dc33      	bgt.n	8012fbc <_printf_float+0x384>
 8012f54:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8012f58:	429a      	cmp	r2, r3
 8012f5a:	db3b      	blt.n	8012fd4 <_printf_float+0x39c>
 8012f5c:	6823      	ldr	r3, [r4, #0]
 8012f5e:	07da      	lsls	r2, r3, #31
 8012f60:	d438      	bmi.n	8012fd4 <_printf_float+0x39c>
 8012f62:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012f64:	9a05      	ldr	r2, [sp, #20]
 8012f66:	9909      	ldr	r1, [sp, #36]	; 0x24
 8012f68:	1a9a      	subs	r2, r3, r2
 8012f6a:	eba3 0901 	sub.w	r9, r3, r1
 8012f6e:	4591      	cmp	r9, r2
 8012f70:	bfa8      	it	ge
 8012f72:	4691      	movge	r9, r2
 8012f74:	f1b9 0f00 	cmp.w	r9, #0
 8012f78:	dc35      	bgt.n	8012fe6 <_printf_float+0x3ae>
 8012f7a:	f04f 0800 	mov.w	r8, #0
 8012f7e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8012f82:	f104 0a1a 	add.w	sl, r4, #26
 8012f86:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8012f8a:	1a9b      	subs	r3, r3, r2
 8012f8c:	eba3 0309 	sub.w	r3, r3, r9
 8012f90:	4543      	cmp	r3, r8
 8012f92:	f77f af79 	ble.w	8012e88 <_printf_float+0x250>
 8012f96:	2301      	movs	r3, #1
 8012f98:	4652      	mov	r2, sl
 8012f9a:	4631      	mov	r1, r6
 8012f9c:	4628      	mov	r0, r5
 8012f9e:	47b8      	blx	r7
 8012fa0:	3001      	adds	r0, #1
 8012fa2:	f43f aeaa 	beq.w	8012cfa <_printf_float+0xc2>
 8012fa6:	f108 0801 	add.w	r8, r8, #1
 8012faa:	e7ec      	b.n	8012f86 <_printf_float+0x34e>
 8012fac:	4613      	mov	r3, r2
 8012fae:	4631      	mov	r1, r6
 8012fb0:	4642      	mov	r2, r8
 8012fb2:	4628      	mov	r0, r5
 8012fb4:	47b8      	blx	r7
 8012fb6:	3001      	adds	r0, #1
 8012fb8:	d1c0      	bne.n	8012f3c <_printf_float+0x304>
 8012fba:	e69e      	b.n	8012cfa <_printf_float+0xc2>
 8012fbc:	2301      	movs	r3, #1
 8012fbe:	4631      	mov	r1, r6
 8012fc0:	4628      	mov	r0, r5
 8012fc2:	9205      	str	r2, [sp, #20]
 8012fc4:	47b8      	blx	r7
 8012fc6:	3001      	adds	r0, #1
 8012fc8:	f43f ae97 	beq.w	8012cfa <_printf_float+0xc2>
 8012fcc:	9a05      	ldr	r2, [sp, #20]
 8012fce:	f10b 0b01 	add.w	fp, fp, #1
 8012fd2:	e7b9      	b.n	8012f48 <_printf_float+0x310>
 8012fd4:	ee18 3a10 	vmov	r3, s16
 8012fd8:	4652      	mov	r2, sl
 8012fda:	4631      	mov	r1, r6
 8012fdc:	4628      	mov	r0, r5
 8012fde:	47b8      	blx	r7
 8012fe0:	3001      	adds	r0, #1
 8012fe2:	d1be      	bne.n	8012f62 <_printf_float+0x32a>
 8012fe4:	e689      	b.n	8012cfa <_printf_float+0xc2>
 8012fe6:	9a05      	ldr	r2, [sp, #20]
 8012fe8:	464b      	mov	r3, r9
 8012fea:	4442      	add	r2, r8
 8012fec:	4631      	mov	r1, r6
 8012fee:	4628      	mov	r0, r5
 8012ff0:	47b8      	blx	r7
 8012ff2:	3001      	adds	r0, #1
 8012ff4:	d1c1      	bne.n	8012f7a <_printf_float+0x342>
 8012ff6:	e680      	b.n	8012cfa <_printf_float+0xc2>
 8012ff8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8012ffa:	2a01      	cmp	r2, #1
 8012ffc:	dc01      	bgt.n	8013002 <_printf_float+0x3ca>
 8012ffe:	07db      	lsls	r3, r3, #31
 8013000:	d538      	bpl.n	8013074 <_printf_float+0x43c>
 8013002:	2301      	movs	r3, #1
 8013004:	4642      	mov	r2, r8
 8013006:	4631      	mov	r1, r6
 8013008:	4628      	mov	r0, r5
 801300a:	47b8      	blx	r7
 801300c:	3001      	adds	r0, #1
 801300e:	f43f ae74 	beq.w	8012cfa <_printf_float+0xc2>
 8013012:	ee18 3a10 	vmov	r3, s16
 8013016:	4652      	mov	r2, sl
 8013018:	4631      	mov	r1, r6
 801301a:	4628      	mov	r0, r5
 801301c:	47b8      	blx	r7
 801301e:	3001      	adds	r0, #1
 8013020:	f43f ae6b 	beq.w	8012cfa <_printf_float+0xc2>
 8013024:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8013028:	2200      	movs	r2, #0
 801302a:	2300      	movs	r3, #0
 801302c:	f7ed fd64 	bl	8000af8 <__aeabi_dcmpeq>
 8013030:	b9d8      	cbnz	r0, 801306a <_printf_float+0x432>
 8013032:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013034:	f108 0201 	add.w	r2, r8, #1
 8013038:	3b01      	subs	r3, #1
 801303a:	4631      	mov	r1, r6
 801303c:	4628      	mov	r0, r5
 801303e:	47b8      	blx	r7
 8013040:	3001      	adds	r0, #1
 8013042:	d10e      	bne.n	8013062 <_printf_float+0x42a>
 8013044:	e659      	b.n	8012cfa <_printf_float+0xc2>
 8013046:	2301      	movs	r3, #1
 8013048:	4652      	mov	r2, sl
 801304a:	4631      	mov	r1, r6
 801304c:	4628      	mov	r0, r5
 801304e:	47b8      	blx	r7
 8013050:	3001      	adds	r0, #1
 8013052:	f43f ae52 	beq.w	8012cfa <_printf_float+0xc2>
 8013056:	f108 0801 	add.w	r8, r8, #1
 801305a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801305c:	3b01      	subs	r3, #1
 801305e:	4543      	cmp	r3, r8
 8013060:	dcf1      	bgt.n	8013046 <_printf_float+0x40e>
 8013062:	464b      	mov	r3, r9
 8013064:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8013068:	e6dc      	b.n	8012e24 <_printf_float+0x1ec>
 801306a:	f04f 0800 	mov.w	r8, #0
 801306e:	f104 0a1a 	add.w	sl, r4, #26
 8013072:	e7f2      	b.n	801305a <_printf_float+0x422>
 8013074:	2301      	movs	r3, #1
 8013076:	4642      	mov	r2, r8
 8013078:	e7df      	b.n	801303a <_printf_float+0x402>
 801307a:	2301      	movs	r3, #1
 801307c:	464a      	mov	r2, r9
 801307e:	4631      	mov	r1, r6
 8013080:	4628      	mov	r0, r5
 8013082:	47b8      	blx	r7
 8013084:	3001      	adds	r0, #1
 8013086:	f43f ae38 	beq.w	8012cfa <_printf_float+0xc2>
 801308a:	f108 0801 	add.w	r8, r8, #1
 801308e:	68e3      	ldr	r3, [r4, #12]
 8013090:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8013092:	1a5b      	subs	r3, r3, r1
 8013094:	4543      	cmp	r3, r8
 8013096:	dcf0      	bgt.n	801307a <_printf_float+0x442>
 8013098:	e6fa      	b.n	8012e90 <_printf_float+0x258>
 801309a:	f04f 0800 	mov.w	r8, #0
 801309e:	f104 0919 	add.w	r9, r4, #25
 80130a2:	e7f4      	b.n	801308e <_printf_float+0x456>

080130a4 <_printf_common>:
 80130a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80130a8:	4616      	mov	r6, r2
 80130aa:	4699      	mov	r9, r3
 80130ac:	688a      	ldr	r2, [r1, #8]
 80130ae:	690b      	ldr	r3, [r1, #16]
 80130b0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80130b4:	4293      	cmp	r3, r2
 80130b6:	bfb8      	it	lt
 80130b8:	4613      	movlt	r3, r2
 80130ba:	6033      	str	r3, [r6, #0]
 80130bc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80130c0:	4607      	mov	r7, r0
 80130c2:	460c      	mov	r4, r1
 80130c4:	b10a      	cbz	r2, 80130ca <_printf_common+0x26>
 80130c6:	3301      	adds	r3, #1
 80130c8:	6033      	str	r3, [r6, #0]
 80130ca:	6823      	ldr	r3, [r4, #0]
 80130cc:	0699      	lsls	r1, r3, #26
 80130ce:	bf42      	ittt	mi
 80130d0:	6833      	ldrmi	r3, [r6, #0]
 80130d2:	3302      	addmi	r3, #2
 80130d4:	6033      	strmi	r3, [r6, #0]
 80130d6:	6825      	ldr	r5, [r4, #0]
 80130d8:	f015 0506 	ands.w	r5, r5, #6
 80130dc:	d106      	bne.n	80130ec <_printf_common+0x48>
 80130de:	f104 0a19 	add.w	sl, r4, #25
 80130e2:	68e3      	ldr	r3, [r4, #12]
 80130e4:	6832      	ldr	r2, [r6, #0]
 80130e6:	1a9b      	subs	r3, r3, r2
 80130e8:	42ab      	cmp	r3, r5
 80130ea:	dc26      	bgt.n	801313a <_printf_common+0x96>
 80130ec:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80130f0:	1e13      	subs	r3, r2, #0
 80130f2:	6822      	ldr	r2, [r4, #0]
 80130f4:	bf18      	it	ne
 80130f6:	2301      	movne	r3, #1
 80130f8:	0692      	lsls	r2, r2, #26
 80130fa:	d42b      	bmi.n	8013154 <_printf_common+0xb0>
 80130fc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8013100:	4649      	mov	r1, r9
 8013102:	4638      	mov	r0, r7
 8013104:	47c0      	blx	r8
 8013106:	3001      	adds	r0, #1
 8013108:	d01e      	beq.n	8013148 <_printf_common+0xa4>
 801310a:	6823      	ldr	r3, [r4, #0]
 801310c:	68e5      	ldr	r5, [r4, #12]
 801310e:	6832      	ldr	r2, [r6, #0]
 8013110:	f003 0306 	and.w	r3, r3, #6
 8013114:	2b04      	cmp	r3, #4
 8013116:	bf08      	it	eq
 8013118:	1aad      	subeq	r5, r5, r2
 801311a:	68a3      	ldr	r3, [r4, #8]
 801311c:	6922      	ldr	r2, [r4, #16]
 801311e:	bf0c      	ite	eq
 8013120:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8013124:	2500      	movne	r5, #0
 8013126:	4293      	cmp	r3, r2
 8013128:	bfc4      	itt	gt
 801312a:	1a9b      	subgt	r3, r3, r2
 801312c:	18ed      	addgt	r5, r5, r3
 801312e:	2600      	movs	r6, #0
 8013130:	341a      	adds	r4, #26
 8013132:	42b5      	cmp	r5, r6
 8013134:	d11a      	bne.n	801316c <_printf_common+0xc8>
 8013136:	2000      	movs	r0, #0
 8013138:	e008      	b.n	801314c <_printf_common+0xa8>
 801313a:	2301      	movs	r3, #1
 801313c:	4652      	mov	r2, sl
 801313e:	4649      	mov	r1, r9
 8013140:	4638      	mov	r0, r7
 8013142:	47c0      	blx	r8
 8013144:	3001      	adds	r0, #1
 8013146:	d103      	bne.n	8013150 <_printf_common+0xac>
 8013148:	f04f 30ff 	mov.w	r0, #4294967295
 801314c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013150:	3501      	adds	r5, #1
 8013152:	e7c6      	b.n	80130e2 <_printf_common+0x3e>
 8013154:	18e1      	adds	r1, r4, r3
 8013156:	1c5a      	adds	r2, r3, #1
 8013158:	2030      	movs	r0, #48	; 0x30
 801315a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801315e:	4422      	add	r2, r4
 8013160:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8013164:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8013168:	3302      	adds	r3, #2
 801316a:	e7c7      	b.n	80130fc <_printf_common+0x58>
 801316c:	2301      	movs	r3, #1
 801316e:	4622      	mov	r2, r4
 8013170:	4649      	mov	r1, r9
 8013172:	4638      	mov	r0, r7
 8013174:	47c0      	blx	r8
 8013176:	3001      	adds	r0, #1
 8013178:	d0e6      	beq.n	8013148 <_printf_common+0xa4>
 801317a:	3601      	adds	r6, #1
 801317c:	e7d9      	b.n	8013132 <_printf_common+0x8e>
	...

08013180 <_printf_i>:
 8013180:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8013184:	7e0f      	ldrb	r7, [r1, #24]
 8013186:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8013188:	2f78      	cmp	r7, #120	; 0x78
 801318a:	4691      	mov	r9, r2
 801318c:	4680      	mov	r8, r0
 801318e:	460c      	mov	r4, r1
 8013190:	469a      	mov	sl, r3
 8013192:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8013196:	d807      	bhi.n	80131a8 <_printf_i+0x28>
 8013198:	2f62      	cmp	r7, #98	; 0x62
 801319a:	d80a      	bhi.n	80131b2 <_printf_i+0x32>
 801319c:	2f00      	cmp	r7, #0
 801319e:	f000 80d8 	beq.w	8013352 <_printf_i+0x1d2>
 80131a2:	2f58      	cmp	r7, #88	; 0x58
 80131a4:	f000 80a3 	beq.w	80132ee <_printf_i+0x16e>
 80131a8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80131ac:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80131b0:	e03a      	b.n	8013228 <_printf_i+0xa8>
 80131b2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80131b6:	2b15      	cmp	r3, #21
 80131b8:	d8f6      	bhi.n	80131a8 <_printf_i+0x28>
 80131ba:	a101      	add	r1, pc, #4	; (adr r1, 80131c0 <_printf_i+0x40>)
 80131bc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80131c0:	08013219 	.word	0x08013219
 80131c4:	0801322d 	.word	0x0801322d
 80131c8:	080131a9 	.word	0x080131a9
 80131cc:	080131a9 	.word	0x080131a9
 80131d0:	080131a9 	.word	0x080131a9
 80131d4:	080131a9 	.word	0x080131a9
 80131d8:	0801322d 	.word	0x0801322d
 80131dc:	080131a9 	.word	0x080131a9
 80131e0:	080131a9 	.word	0x080131a9
 80131e4:	080131a9 	.word	0x080131a9
 80131e8:	080131a9 	.word	0x080131a9
 80131ec:	08013339 	.word	0x08013339
 80131f0:	0801325d 	.word	0x0801325d
 80131f4:	0801331b 	.word	0x0801331b
 80131f8:	080131a9 	.word	0x080131a9
 80131fc:	080131a9 	.word	0x080131a9
 8013200:	0801335b 	.word	0x0801335b
 8013204:	080131a9 	.word	0x080131a9
 8013208:	0801325d 	.word	0x0801325d
 801320c:	080131a9 	.word	0x080131a9
 8013210:	080131a9 	.word	0x080131a9
 8013214:	08013323 	.word	0x08013323
 8013218:	682b      	ldr	r3, [r5, #0]
 801321a:	1d1a      	adds	r2, r3, #4
 801321c:	681b      	ldr	r3, [r3, #0]
 801321e:	602a      	str	r2, [r5, #0]
 8013220:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8013224:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8013228:	2301      	movs	r3, #1
 801322a:	e0a3      	b.n	8013374 <_printf_i+0x1f4>
 801322c:	6820      	ldr	r0, [r4, #0]
 801322e:	6829      	ldr	r1, [r5, #0]
 8013230:	0606      	lsls	r6, r0, #24
 8013232:	f101 0304 	add.w	r3, r1, #4
 8013236:	d50a      	bpl.n	801324e <_printf_i+0xce>
 8013238:	680e      	ldr	r6, [r1, #0]
 801323a:	602b      	str	r3, [r5, #0]
 801323c:	2e00      	cmp	r6, #0
 801323e:	da03      	bge.n	8013248 <_printf_i+0xc8>
 8013240:	232d      	movs	r3, #45	; 0x2d
 8013242:	4276      	negs	r6, r6
 8013244:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8013248:	485e      	ldr	r0, [pc, #376]	; (80133c4 <_printf_i+0x244>)
 801324a:	230a      	movs	r3, #10
 801324c:	e019      	b.n	8013282 <_printf_i+0x102>
 801324e:	680e      	ldr	r6, [r1, #0]
 8013250:	602b      	str	r3, [r5, #0]
 8013252:	f010 0f40 	tst.w	r0, #64	; 0x40
 8013256:	bf18      	it	ne
 8013258:	b236      	sxthne	r6, r6
 801325a:	e7ef      	b.n	801323c <_printf_i+0xbc>
 801325c:	682b      	ldr	r3, [r5, #0]
 801325e:	6820      	ldr	r0, [r4, #0]
 8013260:	1d19      	adds	r1, r3, #4
 8013262:	6029      	str	r1, [r5, #0]
 8013264:	0601      	lsls	r1, r0, #24
 8013266:	d501      	bpl.n	801326c <_printf_i+0xec>
 8013268:	681e      	ldr	r6, [r3, #0]
 801326a:	e002      	b.n	8013272 <_printf_i+0xf2>
 801326c:	0646      	lsls	r6, r0, #25
 801326e:	d5fb      	bpl.n	8013268 <_printf_i+0xe8>
 8013270:	881e      	ldrh	r6, [r3, #0]
 8013272:	4854      	ldr	r0, [pc, #336]	; (80133c4 <_printf_i+0x244>)
 8013274:	2f6f      	cmp	r7, #111	; 0x6f
 8013276:	bf0c      	ite	eq
 8013278:	2308      	moveq	r3, #8
 801327a:	230a      	movne	r3, #10
 801327c:	2100      	movs	r1, #0
 801327e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8013282:	6865      	ldr	r5, [r4, #4]
 8013284:	60a5      	str	r5, [r4, #8]
 8013286:	2d00      	cmp	r5, #0
 8013288:	bfa2      	ittt	ge
 801328a:	6821      	ldrge	r1, [r4, #0]
 801328c:	f021 0104 	bicge.w	r1, r1, #4
 8013290:	6021      	strge	r1, [r4, #0]
 8013292:	b90e      	cbnz	r6, 8013298 <_printf_i+0x118>
 8013294:	2d00      	cmp	r5, #0
 8013296:	d04d      	beq.n	8013334 <_printf_i+0x1b4>
 8013298:	4615      	mov	r5, r2
 801329a:	fbb6 f1f3 	udiv	r1, r6, r3
 801329e:	fb03 6711 	mls	r7, r3, r1, r6
 80132a2:	5dc7      	ldrb	r7, [r0, r7]
 80132a4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80132a8:	4637      	mov	r7, r6
 80132aa:	42bb      	cmp	r3, r7
 80132ac:	460e      	mov	r6, r1
 80132ae:	d9f4      	bls.n	801329a <_printf_i+0x11a>
 80132b0:	2b08      	cmp	r3, #8
 80132b2:	d10b      	bne.n	80132cc <_printf_i+0x14c>
 80132b4:	6823      	ldr	r3, [r4, #0]
 80132b6:	07de      	lsls	r6, r3, #31
 80132b8:	d508      	bpl.n	80132cc <_printf_i+0x14c>
 80132ba:	6923      	ldr	r3, [r4, #16]
 80132bc:	6861      	ldr	r1, [r4, #4]
 80132be:	4299      	cmp	r1, r3
 80132c0:	bfde      	ittt	le
 80132c2:	2330      	movle	r3, #48	; 0x30
 80132c4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80132c8:	f105 35ff 	addle.w	r5, r5, #4294967295
 80132cc:	1b52      	subs	r2, r2, r5
 80132ce:	6122      	str	r2, [r4, #16]
 80132d0:	f8cd a000 	str.w	sl, [sp]
 80132d4:	464b      	mov	r3, r9
 80132d6:	aa03      	add	r2, sp, #12
 80132d8:	4621      	mov	r1, r4
 80132da:	4640      	mov	r0, r8
 80132dc:	f7ff fee2 	bl	80130a4 <_printf_common>
 80132e0:	3001      	adds	r0, #1
 80132e2:	d14c      	bne.n	801337e <_printf_i+0x1fe>
 80132e4:	f04f 30ff 	mov.w	r0, #4294967295
 80132e8:	b004      	add	sp, #16
 80132ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80132ee:	4835      	ldr	r0, [pc, #212]	; (80133c4 <_printf_i+0x244>)
 80132f0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80132f4:	6829      	ldr	r1, [r5, #0]
 80132f6:	6823      	ldr	r3, [r4, #0]
 80132f8:	f851 6b04 	ldr.w	r6, [r1], #4
 80132fc:	6029      	str	r1, [r5, #0]
 80132fe:	061d      	lsls	r5, r3, #24
 8013300:	d514      	bpl.n	801332c <_printf_i+0x1ac>
 8013302:	07df      	lsls	r7, r3, #31
 8013304:	bf44      	itt	mi
 8013306:	f043 0320 	orrmi.w	r3, r3, #32
 801330a:	6023      	strmi	r3, [r4, #0]
 801330c:	b91e      	cbnz	r6, 8013316 <_printf_i+0x196>
 801330e:	6823      	ldr	r3, [r4, #0]
 8013310:	f023 0320 	bic.w	r3, r3, #32
 8013314:	6023      	str	r3, [r4, #0]
 8013316:	2310      	movs	r3, #16
 8013318:	e7b0      	b.n	801327c <_printf_i+0xfc>
 801331a:	6823      	ldr	r3, [r4, #0]
 801331c:	f043 0320 	orr.w	r3, r3, #32
 8013320:	6023      	str	r3, [r4, #0]
 8013322:	2378      	movs	r3, #120	; 0x78
 8013324:	4828      	ldr	r0, [pc, #160]	; (80133c8 <_printf_i+0x248>)
 8013326:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801332a:	e7e3      	b.n	80132f4 <_printf_i+0x174>
 801332c:	0659      	lsls	r1, r3, #25
 801332e:	bf48      	it	mi
 8013330:	b2b6      	uxthmi	r6, r6
 8013332:	e7e6      	b.n	8013302 <_printf_i+0x182>
 8013334:	4615      	mov	r5, r2
 8013336:	e7bb      	b.n	80132b0 <_printf_i+0x130>
 8013338:	682b      	ldr	r3, [r5, #0]
 801333a:	6826      	ldr	r6, [r4, #0]
 801333c:	6961      	ldr	r1, [r4, #20]
 801333e:	1d18      	adds	r0, r3, #4
 8013340:	6028      	str	r0, [r5, #0]
 8013342:	0635      	lsls	r5, r6, #24
 8013344:	681b      	ldr	r3, [r3, #0]
 8013346:	d501      	bpl.n	801334c <_printf_i+0x1cc>
 8013348:	6019      	str	r1, [r3, #0]
 801334a:	e002      	b.n	8013352 <_printf_i+0x1d2>
 801334c:	0670      	lsls	r0, r6, #25
 801334e:	d5fb      	bpl.n	8013348 <_printf_i+0x1c8>
 8013350:	8019      	strh	r1, [r3, #0]
 8013352:	2300      	movs	r3, #0
 8013354:	6123      	str	r3, [r4, #16]
 8013356:	4615      	mov	r5, r2
 8013358:	e7ba      	b.n	80132d0 <_printf_i+0x150>
 801335a:	682b      	ldr	r3, [r5, #0]
 801335c:	1d1a      	adds	r2, r3, #4
 801335e:	602a      	str	r2, [r5, #0]
 8013360:	681d      	ldr	r5, [r3, #0]
 8013362:	6862      	ldr	r2, [r4, #4]
 8013364:	2100      	movs	r1, #0
 8013366:	4628      	mov	r0, r5
 8013368:	f7ec ff52 	bl	8000210 <memchr>
 801336c:	b108      	cbz	r0, 8013372 <_printf_i+0x1f2>
 801336e:	1b40      	subs	r0, r0, r5
 8013370:	6060      	str	r0, [r4, #4]
 8013372:	6863      	ldr	r3, [r4, #4]
 8013374:	6123      	str	r3, [r4, #16]
 8013376:	2300      	movs	r3, #0
 8013378:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801337c:	e7a8      	b.n	80132d0 <_printf_i+0x150>
 801337e:	6923      	ldr	r3, [r4, #16]
 8013380:	462a      	mov	r2, r5
 8013382:	4649      	mov	r1, r9
 8013384:	4640      	mov	r0, r8
 8013386:	47d0      	blx	sl
 8013388:	3001      	adds	r0, #1
 801338a:	d0ab      	beq.n	80132e4 <_printf_i+0x164>
 801338c:	6823      	ldr	r3, [r4, #0]
 801338e:	079b      	lsls	r3, r3, #30
 8013390:	d413      	bmi.n	80133ba <_printf_i+0x23a>
 8013392:	68e0      	ldr	r0, [r4, #12]
 8013394:	9b03      	ldr	r3, [sp, #12]
 8013396:	4298      	cmp	r0, r3
 8013398:	bfb8      	it	lt
 801339a:	4618      	movlt	r0, r3
 801339c:	e7a4      	b.n	80132e8 <_printf_i+0x168>
 801339e:	2301      	movs	r3, #1
 80133a0:	4632      	mov	r2, r6
 80133a2:	4649      	mov	r1, r9
 80133a4:	4640      	mov	r0, r8
 80133a6:	47d0      	blx	sl
 80133a8:	3001      	adds	r0, #1
 80133aa:	d09b      	beq.n	80132e4 <_printf_i+0x164>
 80133ac:	3501      	adds	r5, #1
 80133ae:	68e3      	ldr	r3, [r4, #12]
 80133b0:	9903      	ldr	r1, [sp, #12]
 80133b2:	1a5b      	subs	r3, r3, r1
 80133b4:	42ab      	cmp	r3, r5
 80133b6:	dcf2      	bgt.n	801339e <_printf_i+0x21e>
 80133b8:	e7eb      	b.n	8013392 <_printf_i+0x212>
 80133ba:	2500      	movs	r5, #0
 80133bc:	f104 0619 	add.w	r6, r4, #25
 80133c0:	e7f5      	b.n	80133ae <_printf_i+0x22e>
 80133c2:	bf00      	nop
 80133c4:	080252c2 	.word	0x080252c2
 80133c8:	080252d3 	.word	0x080252d3

080133cc <_sbrk_r>:
 80133cc:	b538      	push	{r3, r4, r5, lr}
 80133ce:	4d06      	ldr	r5, [pc, #24]	; (80133e8 <_sbrk_r+0x1c>)
 80133d0:	2300      	movs	r3, #0
 80133d2:	4604      	mov	r4, r0
 80133d4:	4608      	mov	r0, r1
 80133d6:	602b      	str	r3, [r5, #0]
 80133d8:	f7ee f94e 	bl	8001678 <_sbrk>
 80133dc:	1c43      	adds	r3, r0, #1
 80133de:	d102      	bne.n	80133e6 <_sbrk_r+0x1a>
 80133e0:	682b      	ldr	r3, [r5, #0]
 80133e2:	b103      	cbz	r3, 80133e6 <_sbrk_r+0x1a>
 80133e4:	6023      	str	r3, [r4, #0]
 80133e6:	bd38      	pop	{r3, r4, r5, pc}
 80133e8:	2000afd0 	.word	0x2000afd0

080133ec <strcpy>:
 80133ec:	4603      	mov	r3, r0
 80133ee:	f811 2b01 	ldrb.w	r2, [r1], #1
 80133f2:	f803 2b01 	strb.w	r2, [r3], #1
 80133f6:	2a00      	cmp	r2, #0
 80133f8:	d1f9      	bne.n	80133ee <strcpy+0x2>
 80133fa:	4770      	bx	lr

080133fc <sulp>:
 80133fc:	b570      	push	{r4, r5, r6, lr}
 80133fe:	4604      	mov	r4, r0
 8013400:	460d      	mov	r5, r1
 8013402:	ec45 4b10 	vmov	d0, r4, r5
 8013406:	4616      	mov	r6, r2
 8013408:	f002 ffb6 	bl	8016378 <__ulp>
 801340c:	ec51 0b10 	vmov	r0, r1, d0
 8013410:	b17e      	cbz	r6, 8013432 <sulp+0x36>
 8013412:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8013416:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 801341a:	2b00      	cmp	r3, #0
 801341c:	dd09      	ble.n	8013432 <sulp+0x36>
 801341e:	051b      	lsls	r3, r3, #20
 8013420:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8013424:	2400      	movs	r4, #0
 8013426:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 801342a:	4622      	mov	r2, r4
 801342c:	462b      	mov	r3, r5
 801342e:	f7ed f8fb 	bl	8000628 <__aeabi_dmul>
 8013432:	bd70      	pop	{r4, r5, r6, pc}
 8013434:	0000      	movs	r0, r0
	...

08013438 <_strtod_l>:
 8013438:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801343c:	ed2d 8b02 	vpush	{d8}
 8013440:	b09d      	sub	sp, #116	; 0x74
 8013442:	461f      	mov	r7, r3
 8013444:	2300      	movs	r3, #0
 8013446:	9318      	str	r3, [sp, #96]	; 0x60
 8013448:	4ba2      	ldr	r3, [pc, #648]	; (80136d4 <_strtod_l+0x29c>)
 801344a:	9213      	str	r2, [sp, #76]	; 0x4c
 801344c:	681b      	ldr	r3, [r3, #0]
 801344e:	9305      	str	r3, [sp, #20]
 8013450:	4604      	mov	r4, r0
 8013452:	4618      	mov	r0, r3
 8013454:	4688      	mov	r8, r1
 8013456:	f7ec fecd 	bl	80001f4 <strlen>
 801345a:	f04f 0a00 	mov.w	sl, #0
 801345e:	4605      	mov	r5, r0
 8013460:	f04f 0b00 	mov.w	fp, #0
 8013464:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8013468:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801346a:	781a      	ldrb	r2, [r3, #0]
 801346c:	2a2b      	cmp	r2, #43	; 0x2b
 801346e:	d04e      	beq.n	801350e <_strtod_l+0xd6>
 8013470:	d83b      	bhi.n	80134ea <_strtod_l+0xb2>
 8013472:	2a0d      	cmp	r2, #13
 8013474:	d834      	bhi.n	80134e0 <_strtod_l+0xa8>
 8013476:	2a08      	cmp	r2, #8
 8013478:	d834      	bhi.n	80134e4 <_strtod_l+0xac>
 801347a:	2a00      	cmp	r2, #0
 801347c:	d03e      	beq.n	80134fc <_strtod_l+0xc4>
 801347e:	2300      	movs	r3, #0
 8013480:	930a      	str	r3, [sp, #40]	; 0x28
 8013482:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8013484:	7833      	ldrb	r3, [r6, #0]
 8013486:	2b30      	cmp	r3, #48	; 0x30
 8013488:	f040 80b0 	bne.w	80135ec <_strtod_l+0x1b4>
 801348c:	7873      	ldrb	r3, [r6, #1]
 801348e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8013492:	2b58      	cmp	r3, #88	; 0x58
 8013494:	d168      	bne.n	8013568 <_strtod_l+0x130>
 8013496:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013498:	9301      	str	r3, [sp, #4]
 801349a:	ab18      	add	r3, sp, #96	; 0x60
 801349c:	9702      	str	r7, [sp, #8]
 801349e:	9300      	str	r3, [sp, #0]
 80134a0:	4a8d      	ldr	r2, [pc, #564]	; (80136d8 <_strtod_l+0x2a0>)
 80134a2:	ab19      	add	r3, sp, #100	; 0x64
 80134a4:	a917      	add	r1, sp, #92	; 0x5c
 80134a6:	4620      	mov	r0, r4
 80134a8:	f002 f862 	bl	8015570 <__gethex>
 80134ac:	f010 0707 	ands.w	r7, r0, #7
 80134b0:	4605      	mov	r5, r0
 80134b2:	d005      	beq.n	80134c0 <_strtod_l+0x88>
 80134b4:	2f06      	cmp	r7, #6
 80134b6:	d12c      	bne.n	8013512 <_strtod_l+0xda>
 80134b8:	3601      	adds	r6, #1
 80134ba:	2300      	movs	r3, #0
 80134bc:	9617      	str	r6, [sp, #92]	; 0x5c
 80134be:	930a      	str	r3, [sp, #40]	; 0x28
 80134c0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80134c2:	2b00      	cmp	r3, #0
 80134c4:	f040 8590 	bne.w	8013fe8 <_strtod_l+0xbb0>
 80134c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80134ca:	b1eb      	cbz	r3, 8013508 <_strtod_l+0xd0>
 80134cc:	4652      	mov	r2, sl
 80134ce:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80134d2:	ec43 2b10 	vmov	d0, r2, r3
 80134d6:	b01d      	add	sp, #116	; 0x74
 80134d8:	ecbd 8b02 	vpop	{d8}
 80134dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80134e0:	2a20      	cmp	r2, #32
 80134e2:	d1cc      	bne.n	801347e <_strtod_l+0x46>
 80134e4:	3301      	adds	r3, #1
 80134e6:	9317      	str	r3, [sp, #92]	; 0x5c
 80134e8:	e7be      	b.n	8013468 <_strtod_l+0x30>
 80134ea:	2a2d      	cmp	r2, #45	; 0x2d
 80134ec:	d1c7      	bne.n	801347e <_strtod_l+0x46>
 80134ee:	2201      	movs	r2, #1
 80134f0:	920a      	str	r2, [sp, #40]	; 0x28
 80134f2:	1c5a      	adds	r2, r3, #1
 80134f4:	9217      	str	r2, [sp, #92]	; 0x5c
 80134f6:	785b      	ldrb	r3, [r3, #1]
 80134f8:	2b00      	cmp	r3, #0
 80134fa:	d1c2      	bne.n	8013482 <_strtod_l+0x4a>
 80134fc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80134fe:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8013502:	2b00      	cmp	r3, #0
 8013504:	f040 856e 	bne.w	8013fe4 <_strtod_l+0xbac>
 8013508:	4652      	mov	r2, sl
 801350a:	465b      	mov	r3, fp
 801350c:	e7e1      	b.n	80134d2 <_strtod_l+0x9a>
 801350e:	2200      	movs	r2, #0
 8013510:	e7ee      	b.n	80134f0 <_strtod_l+0xb8>
 8013512:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8013514:	b13a      	cbz	r2, 8013526 <_strtod_l+0xee>
 8013516:	2135      	movs	r1, #53	; 0x35
 8013518:	a81a      	add	r0, sp, #104	; 0x68
 801351a:	f003 f838 	bl	801658e <__copybits>
 801351e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8013520:	4620      	mov	r0, r4
 8013522:	f002 fbf7 	bl	8015d14 <_Bfree>
 8013526:	3f01      	subs	r7, #1
 8013528:	2f04      	cmp	r7, #4
 801352a:	d806      	bhi.n	801353a <_strtod_l+0x102>
 801352c:	e8df f007 	tbb	[pc, r7]
 8013530:	1714030a 	.word	0x1714030a
 8013534:	0a          	.byte	0x0a
 8013535:	00          	.byte	0x00
 8013536:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 801353a:	0728      	lsls	r0, r5, #28
 801353c:	d5c0      	bpl.n	80134c0 <_strtod_l+0x88>
 801353e:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8013542:	e7bd      	b.n	80134c0 <_strtod_l+0x88>
 8013544:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8013548:	9a19      	ldr	r2, [sp, #100]	; 0x64
 801354a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 801354e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8013552:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8013556:	e7f0      	b.n	801353a <_strtod_l+0x102>
 8013558:	f8df b180 	ldr.w	fp, [pc, #384]	; 80136dc <_strtod_l+0x2a4>
 801355c:	e7ed      	b.n	801353a <_strtod_l+0x102>
 801355e:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8013562:	f04f 3aff 	mov.w	sl, #4294967295
 8013566:	e7e8      	b.n	801353a <_strtod_l+0x102>
 8013568:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801356a:	1c5a      	adds	r2, r3, #1
 801356c:	9217      	str	r2, [sp, #92]	; 0x5c
 801356e:	785b      	ldrb	r3, [r3, #1]
 8013570:	2b30      	cmp	r3, #48	; 0x30
 8013572:	d0f9      	beq.n	8013568 <_strtod_l+0x130>
 8013574:	2b00      	cmp	r3, #0
 8013576:	d0a3      	beq.n	80134c0 <_strtod_l+0x88>
 8013578:	2301      	movs	r3, #1
 801357a:	f04f 0900 	mov.w	r9, #0
 801357e:	9304      	str	r3, [sp, #16]
 8013580:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8013582:	9308      	str	r3, [sp, #32]
 8013584:	f8cd 901c 	str.w	r9, [sp, #28]
 8013588:	464f      	mov	r7, r9
 801358a:	220a      	movs	r2, #10
 801358c:	9817      	ldr	r0, [sp, #92]	; 0x5c
 801358e:	7806      	ldrb	r6, [r0, #0]
 8013590:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8013594:	b2d9      	uxtb	r1, r3
 8013596:	2909      	cmp	r1, #9
 8013598:	d92a      	bls.n	80135f0 <_strtod_l+0x1b8>
 801359a:	9905      	ldr	r1, [sp, #20]
 801359c:	462a      	mov	r2, r5
 801359e:	f003 f9fc 	bl	801699a <strncmp>
 80135a2:	b398      	cbz	r0, 801360c <_strtod_l+0x1d4>
 80135a4:	2000      	movs	r0, #0
 80135a6:	4632      	mov	r2, r6
 80135a8:	463d      	mov	r5, r7
 80135aa:	9005      	str	r0, [sp, #20]
 80135ac:	4603      	mov	r3, r0
 80135ae:	2a65      	cmp	r2, #101	; 0x65
 80135b0:	d001      	beq.n	80135b6 <_strtod_l+0x17e>
 80135b2:	2a45      	cmp	r2, #69	; 0x45
 80135b4:	d118      	bne.n	80135e8 <_strtod_l+0x1b0>
 80135b6:	b91d      	cbnz	r5, 80135c0 <_strtod_l+0x188>
 80135b8:	9a04      	ldr	r2, [sp, #16]
 80135ba:	4302      	orrs	r2, r0
 80135bc:	d09e      	beq.n	80134fc <_strtod_l+0xc4>
 80135be:	2500      	movs	r5, #0
 80135c0:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 80135c4:	f108 0201 	add.w	r2, r8, #1
 80135c8:	9217      	str	r2, [sp, #92]	; 0x5c
 80135ca:	f898 2001 	ldrb.w	r2, [r8, #1]
 80135ce:	2a2b      	cmp	r2, #43	; 0x2b
 80135d0:	d075      	beq.n	80136be <_strtod_l+0x286>
 80135d2:	2a2d      	cmp	r2, #45	; 0x2d
 80135d4:	d07b      	beq.n	80136ce <_strtod_l+0x296>
 80135d6:	f04f 0c00 	mov.w	ip, #0
 80135da:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 80135de:	2909      	cmp	r1, #9
 80135e0:	f240 8082 	bls.w	80136e8 <_strtod_l+0x2b0>
 80135e4:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 80135e8:	2600      	movs	r6, #0
 80135ea:	e09d      	b.n	8013728 <_strtod_l+0x2f0>
 80135ec:	2300      	movs	r3, #0
 80135ee:	e7c4      	b.n	801357a <_strtod_l+0x142>
 80135f0:	2f08      	cmp	r7, #8
 80135f2:	bfd8      	it	le
 80135f4:	9907      	ldrle	r1, [sp, #28]
 80135f6:	f100 0001 	add.w	r0, r0, #1
 80135fa:	bfda      	itte	le
 80135fc:	fb02 3301 	mlale	r3, r2, r1, r3
 8013600:	9307      	strle	r3, [sp, #28]
 8013602:	fb02 3909 	mlagt	r9, r2, r9, r3
 8013606:	3701      	adds	r7, #1
 8013608:	9017      	str	r0, [sp, #92]	; 0x5c
 801360a:	e7bf      	b.n	801358c <_strtod_l+0x154>
 801360c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801360e:	195a      	adds	r2, r3, r5
 8013610:	9217      	str	r2, [sp, #92]	; 0x5c
 8013612:	5d5a      	ldrb	r2, [r3, r5]
 8013614:	2f00      	cmp	r7, #0
 8013616:	d037      	beq.n	8013688 <_strtod_l+0x250>
 8013618:	9005      	str	r0, [sp, #20]
 801361a:	463d      	mov	r5, r7
 801361c:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8013620:	2b09      	cmp	r3, #9
 8013622:	d912      	bls.n	801364a <_strtod_l+0x212>
 8013624:	2301      	movs	r3, #1
 8013626:	e7c2      	b.n	80135ae <_strtod_l+0x176>
 8013628:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801362a:	1c5a      	adds	r2, r3, #1
 801362c:	9217      	str	r2, [sp, #92]	; 0x5c
 801362e:	785a      	ldrb	r2, [r3, #1]
 8013630:	3001      	adds	r0, #1
 8013632:	2a30      	cmp	r2, #48	; 0x30
 8013634:	d0f8      	beq.n	8013628 <_strtod_l+0x1f0>
 8013636:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 801363a:	2b08      	cmp	r3, #8
 801363c:	f200 84d9 	bhi.w	8013ff2 <_strtod_l+0xbba>
 8013640:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8013642:	9005      	str	r0, [sp, #20]
 8013644:	2000      	movs	r0, #0
 8013646:	9308      	str	r3, [sp, #32]
 8013648:	4605      	mov	r5, r0
 801364a:	3a30      	subs	r2, #48	; 0x30
 801364c:	f100 0301 	add.w	r3, r0, #1
 8013650:	d014      	beq.n	801367c <_strtod_l+0x244>
 8013652:	9905      	ldr	r1, [sp, #20]
 8013654:	4419      	add	r1, r3
 8013656:	9105      	str	r1, [sp, #20]
 8013658:	462b      	mov	r3, r5
 801365a:	eb00 0e05 	add.w	lr, r0, r5
 801365e:	210a      	movs	r1, #10
 8013660:	4573      	cmp	r3, lr
 8013662:	d113      	bne.n	801368c <_strtod_l+0x254>
 8013664:	182b      	adds	r3, r5, r0
 8013666:	2b08      	cmp	r3, #8
 8013668:	f105 0501 	add.w	r5, r5, #1
 801366c:	4405      	add	r5, r0
 801366e:	dc1c      	bgt.n	80136aa <_strtod_l+0x272>
 8013670:	9907      	ldr	r1, [sp, #28]
 8013672:	230a      	movs	r3, #10
 8013674:	fb03 2301 	mla	r3, r3, r1, r2
 8013678:	9307      	str	r3, [sp, #28]
 801367a:	2300      	movs	r3, #0
 801367c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 801367e:	1c51      	adds	r1, r2, #1
 8013680:	9117      	str	r1, [sp, #92]	; 0x5c
 8013682:	7852      	ldrb	r2, [r2, #1]
 8013684:	4618      	mov	r0, r3
 8013686:	e7c9      	b.n	801361c <_strtod_l+0x1e4>
 8013688:	4638      	mov	r0, r7
 801368a:	e7d2      	b.n	8013632 <_strtod_l+0x1fa>
 801368c:	2b08      	cmp	r3, #8
 801368e:	dc04      	bgt.n	801369a <_strtod_l+0x262>
 8013690:	9e07      	ldr	r6, [sp, #28]
 8013692:	434e      	muls	r6, r1
 8013694:	9607      	str	r6, [sp, #28]
 8013696:	3301      	adds	r3, #1
 8013698:	e7e2      	b.n	8013660 <_strtod_l+0x228>
 801369a:	f103 0c01 	add.w	ip, r3, #1
 801369e:	f1bc 0f10 	cmp.w	ip, #16
 80136a2:	bfd8      	it	le
 80136a4:	fb01 f909 	mulle.w	r9, r1, r9
 80136a8:	e7f5      	b.n	8013696 <_strtod_l+0x25e>
 80136aa:	2d10      	cmp	r5, #16
 80136ac:	bfdc      	itt	le
 80136ae:	230a      	movle	r3, #10
 80136b0:	fb03 2909 	mlale	r9, r3, r9, r2
 80136b4:	e7e1      	b.n	801367a <_strtod_l+0x242>
 80136b6:	2300      	movs	r3, #0
 80136b8:	9305      	str	r3, [sp, #20]
 80136ba:	2301      	movs	r3, #1
 80136bc:	e77c      	b.n	80135b8 <_strtod_l+0x180>
 80136be:	f04f 0c00 	mov.w	ip, #0
 80136c2:	f108 0202 	add.w	r2, r8, #2
 80136c6:	9217      	str	r2, [sp, #92]	; 0x5c
 80136c8:	f898 2002 	ldrb.w	r2, [r8, #2]
 80136cc:	e785      	b.n	80135da <_strtod_l+0x1a2>
 80136ce:	f04f 0c01 	mov.w	ip, #1
 80136d2:	e7f6      	b.n	80136c2 <_strtod_l+0x28a>
 80136d4:	08025594 	.word	0x08025594
 80136d8:	080252e4 	.word	0x080252e4
 80136dc:	7ff00000 	.word	0x7ff00000
 80136e0:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80136e2:	1c51      	adds	r1, r2, #1
 80136e4:	9117      	str	r1, [sp, #92]	; 0x5c
 80136e6:	7852      	ldrb	r2, [r2, #1]
 80136e8:	2a30      	cmp	r2, #48	; 0x30
 80136ea:	d0f9      	beq.n	80136e0 <_strtod_l+0x2a8>
 80136ec:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 80136f0:	2908      	cmp	r1, #8
 80136f2:	f63f af79 	bhi.w	80135e8 <_strtod_l+0x1b0>
 80136f6:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 80136fa:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80136fc:	9206      	str	r2, [sp, #24]
 80136fe:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8013700:	1c51      	adds	r1, r2, #1
 8013702:	9117      	str	r1, [sp, #92]	; 0x5c
 8013704:	7852      	ldrb	r2, [r2, #1]
 8013706:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 801370a:	2e09      	cmp	r6, #9
 801370c:	d937      	bls.n	801377e <_strtod_l+0x346>
 801370e:	9e06      	ldr	r6, [sp, #24]
 8013710:	1b89      	subs	r1, r1, r6
 8013712:	2908      	cmp	r1, #8
 8013714:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8013718:	dc02      	bgt.n	8013720 <_strtod_l+0x2e8>
 801371a:	4576      	cmp	r6, lr
 801371c:	bfa8      	it	ge
 801371e:	4676      	movge	r6, lr
 8013720:	f1bc 0f00 	cmp.w	ip, #0
 8013724:	d000      	beq.n	8013728 <_strtod_l+0x2f0>
 8013726:	4276      	negs	r6, r6
 8013728:	2d00      	cmp	r5, #0
 801372a:	d14d      	bne.n	80137c8 <_strtod_l+0x390>
 801372c:	9904      	ldr	r1, [sp, #16]
 801372e:	4301      	orrs	r1, r0
 8013730:	f47f aec6 	bne.w	80134c0 <_strtod_l+0x88>
 8013734:	2b00      	cmp	r3, #0
 8013736:	f47f aee1 	bne.w	80134fc <_strtod_l+0xc4>
 801373a:	2a69      	cmp	r2, #105	; 0x69
 801373c:	d027      	beq.n	801378e <_strtod_l+0x356>
 801373e:	dc24      	bgt.n	801378a <_strtod_l+0x352>
 8013740:	2a49      	cmp	r2, #73	; 0x49
 8013742:	d024      	beq.n	801378e <_strtod_l+0x356>
 8013744:	2a4e      	cmp	r2, #78	; 0x4e
 8013746:	f47f aed9 	bne.w	80134fc <_strtod_l+0xc4>
 801374a:	499f      	ldr	r1, [pc, #636]	; (80139c8 <_strtod_l+0x590>)
 801374c:	a817      	add	r0, sp, #92	; 0x5c
 801374e:	f002 f967 	bl	8015a20 <__match>
 8013752:	2800      	cmp	r0, #0
 8013754:	f43f aed2 	beq.w	80134fc <_strtod_l+0xc4>
 8013758:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801375a:	781b      	ldrb	r3, [r3, #0]
 801375c:	2b28      	cmp	r3, #40	; 0x28
 801375e:	d12d      	bne.n	80137bc <_strtod_l+0x384>
 8013760:	499a      	ldr	r1, [pc, #616]	; (80139cc <_strtod_l+0x594>)
 8013762:	aa1a      	add	r2, sp, #104	; 0x68
 8013764:	a817      	add	r0, sp, #92	; 0x5c
 8013766:	f002 f96f 	bl	8015a48 <__hexnan>
 801376a:	2805      	cmp	r0, #5
 801376c:	d126      	bne.n	80137bc <_strtod_l+0x384>
 801376e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013770:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 8013774:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8013778:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 801377c:	e6a0      	b.n	80134c0 <_strtod_l+0x88>
 801377e:	210a      	movs	r1, #10
 8013780:	fb01 2e0e 	mla	lr, r1, lr, r2
 8013784:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8013788:	e7b9      	b.n	80136fe <_strtod_l+0x2c6>
 801378a:	2a6e      	cmp	r2, #110	; 0x6e
 801378c:	e7db      	b.n	8013746 <_strtod_l+0x30e>
 801378e:	4990      	ldr	r1, [pc, #576]	; (80139d0 <_strtod_l+0x598>)
 8013790:	a817      	add	r0, sp, #92	; 0x5c
 8013792:	f002 f945 	bl	8015a20 <__match>
 8013796:	2800      	cmp	r0, #0
 8013798:	f43f aeb0 	beq.w	80134fc <_strtod_l+0xc4>
 801379c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801379e:	498d      	ldr	r1, [pc, #564]	; (80139d4 <_strtod_l+0x59c>)
 80137a0:	3b01      	subs	r3, #1
 80137a2:	a817      	add	r0, sp, #92	; 0x5c
 80137a4:	9317      	str	r3, [sp, #92]	; 0x5c
 80137a6:	f002 f93b 	bl	8015a20 <__match>
 80137aa:	b910      	cbnz	r0, 80137b2 <_strtod_l+0x37a>
 80137ac:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80137ae:	3301      	adds	r3, #1
 80137b0:	9317      	str	r3, [sp, #92]	; 0x5c
 80137b2:	f8df b230 	ldr.w	fp, [pc, #560]	; 80139e4 <_strtod_l+0x5ac>
 80137b6:	f04f 0a00 	mov.w	sl, #0
 80137ba:	e681      	b.n	80134c0 <_strtod_l+0x88>
 80137bc:	4886      	ldr	r0, [pc, #536]	; (80139d8 <_strtod_l+0x5a0>)
 80137be:	f003 f89b 	bl	80168f8 <nan>
 80137c2:	ec5b ab10 	vmov	sl, fp, d0
 80137c6:	e67b      	b.n	80134c0 <_strtod_l+0x88>
 80137c8:	9b05      	ldr	r3, [sp, #20]
 80137ca:	9807      	ldr	r0, [sp, #28]
 80137cc:	1af3      	subs	r3, r6, r3
 80137ce:	2f00      	cmp	r7, #0
 80137d0:	bf08      	it	eq
 80137d2:	462f      	moveq	r7, r5
 80137d4:	2d10      	cmp	r5, #16
 80137d6:	9306      	str	r3, [sp, #24]
 80137d8:	46a8      	mov	r8, r5
 80137da:	bfa8      	it	ge
 80137dc:	f04f 0810 	movge.w	r8, #16
 80137e0:	f7ec fea8 	bl	8000534 <__aeabi_ui2d>
 80137e4:	2d09      	cmp	r5, #9
 80137e6:	4682      	mov	sl, r0
 80137e8:	468b      	mov	fp, r1
 80137ea:	dd13      	ble.n	8013814 <_strtod_l+0x3dc>
 80137ec:	4b7b      	ldr	r3, [pc, #492]	; (80139dc <_strtod_l+0x5a4>)
 80137ee:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80137f2:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80137f6:	f7ec ff17 	bl	8000628 <__aeabi_dmul>
 80137fa:	4682      	mov	sl, r0
 80137fc:	4648      	mov	r0, r9
 80137fe:	468b      	mov	fp, r1
 8013800:	f7ec fe98 	bl	8000534 <__aeabi_ui2d>
 8013804:	4602      	mov	r2, r0
 8013806:	460b      	mov	r3, r1
 8013808:	4650      	mov	r0, sl
 801380a:	4659      	mov	r1, fp
 801380c:	f7ec fd56 	bl	80002bc <__adddf3>
 8013810:	4682      	mov	sl, r0
 8013812:	468b      	mov	fp, r1
 8013814:	2d0f      	cmp	r5, #15
 8013816:	dc38      	bgt.n	801388a <_strtod_l+0x452>
 8013818:	9b06      	ldr	r3, [sp, #24]
 801381a:	2b00      	cmp	r3, #0
 801381c:	f43f ae50 	beq.w	80134c0 <_strtod_l+0x88>
 8013820:	dd24      	ble.n	801386c <_strtod_l+0x434>
 8013822:	2b16      	cmp	r3, #22
 8013824:	dc0b      	bgt.n	801383e <_strtod_l+0x406>
 8013826:	496d      	ldr	r1, [pc, #436]	; (80139dc <_strtod_l+0x5a4>)
 8013828:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 801382c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013830:	4652      	mov	r2, sl
 8013832:	465b      	mov	r3, fp
 8013834:	f7ec fef8 	bl	8000628 <__aeabi_dmul>
 8013838:	4682      	mov	sl, r0
 801383a:	468b      	mov	fp, r1
 801383c:	e640      	b.n	80134c0 <_strtod_l+0x88>
 801383e:	9a06      	ldr	r2, [sp, #24]
 8013840:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8013844:	4293      	cmp	r3, r2
 8013846:	db20      	blt.n	801388a <_strtod_l+0x452>
 8013848:	4c64      	ldr	r4, [pc, #400]	; (80139dc <_strtod_l+0x5a4>)
 801384a:	f1c5 050f 	rsb	r5, r5, #15
 801384e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8013852:	4652      	mov	r2, sl
 8013854:	465b      	mov	r3, fp
 8013856:	e9d1 0100 	ldrd	r0, r1, [r1]
 801385a:	f7ec fee5 	bl	8000628 <__aeabi_dmul>
 801385e:	9b06      	ldr	r3, [sp, #24]
 8013860:	1b5d      	subs	r5, r3, r5
 8013862:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8013866:	e9d4 2300 	ldrd	r2, r3, [r4]
 801386a:	e7e3      	b.n	8013834 <_strtod_l+0x3fc>
 801386c:	9b06      	ldr	r3, [sp, #24]
 801386e:	3316      	adds	r3, #22
 8013870:	db0b      	blt.n	801388a <_strtod_l+0x452>
 8013872:	9b05      	ldr	r3, [sp, #20]
 8013874:	1b9e      	subs	r6, r3, r6
 8013876:	4b59      	ldr	r3, [pc, #356]	; (80139dc <_strtod_l+0x5a4>)
 8013878:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 801387c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8013880:	4650      	mov	r0, sl
 8013882:	4659      	mov	r1, fp
 8013884:	f7ec fffa 	bl	800087c <__aeabi_ddiv>
 8013888:	e7d6      	b.n	8013838 <_strtod_l+0x400>
 801388a:	9b06      	ldr	r3, [sp, #24]
 801388c:	eba5 0808 	sub.w	r8, r5, r8
 8013890:	4498      	add	r8, r3
 8013892:	f1b8 0f00 	cmp.w	r8, #0
 8013896:	dd74      	ble.n	8013982 <_strtod_l+0x54a>
 8013898:	f018 030f 	ands.w	r3, r8, #15
 801389c:	d00a      	beq.n	80138b4 <_strtod_l+0x47c>
 801389e:	494f      	ldr	r1, [pc, #316]	; (80139dc <_strtod_l+0x5a4>)
 80138a0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80138a4:	4652      	mov	r2, sl
 80138a6:	465b      	mov	r3, fp
 80138a8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80138ac:	f7ec febc 	bl	8000628 <__aeabi_dmul>
 80138b0:	4682      	mov	sl, r0
 80138b2:	468b      	mov	fp, r1
 80138b4:	f038 080f 	bics.w	r8, r8, #15
 80138b8:	d04f      	beq.n	801395a <_strtod_l+0x522>
 80138ba:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 80138be:	dd22      	ble.n	8013906 <_strtod_l+0x4ce>
 80138c0:	2500      	movs	r5, #0
 80138c2:	462e      	mov	r6, r5
 80138c4:	9507      	str	r5, [sp, #28]
 80138c6:	9505      	str	r5, [sp, #20]
 80138c8:	2322      	movs	r3, #34	; 0x22
 80138ca:	f8df b118 	ldr.w	fp, [pc, #280]	; 80139e4 <_strtod_l+0x5ac>
 80138ce:	6023      	str	r3, [r4, #0]
 80138d0:	f04f 0a00 	mov.w	sl, #0
 80138d4:	9b07      	ldr	r3, [sp, #28]
 80138d6:	2b00      	cmp	r3, #0
 80138d8:	f43f adf2 	beq.w	80134c0 <_strtod_l+0x88>
 80138dc:	9918      	ldr	r1, [sp, #96]	; 0x60
 80138de:	4620      	mov	r0, r4
 80138e0:	f002 fa18 	bl	8015d14 <_Bfree>
 80138e4:	9905      	ldr	r1, [sp, #20]
 80138e6:	4620      	mov	r0, r4
 80138e8:	f002 fa14 	bl	8015d14 <_Bfree>
 80138ec:	4631      	mov	r1, r6
 80138ee:	4620      	mov	r0, r4
 80138f0:	f002 fa10 	bl	8015d14 <_Bfree>
 80138f4:	9907      	ldr	r1, [sp, #28]
 80138f6:	4620      	mov	r0, r4
 80138f8:	f002 fa0c 	bl	8015d14 <_Bfree>
 80138fc:	4629      	mov	r1, r5
 80138fe:	4620      	mov	r0, r4
 8013900:	f002 fa08 	bl	8015d14 <_Bfree>
 8013904:	e5dc      	b.n	80134c0 <_strtod_l+0x88>
 8013906:	4b36      	ldr	r3, [pc, #216]	; (80139e0 <_strtod_l+0x5a8>)
 8013908:	9304      	str	r3, [sp, #16]
 801390a:	2300      	movs	r3, #0
 801390c:	ea4f 1828 	mov.w	r8, r8, asr #4
 8013910:	4650      	mov	r0, sl
 8013912:	4659      	mov	r1, fp
 8013914:	4699      	mov	r9, r3
 8013916:	f1b8 0f01 	cmp.w	r8, #1
 801391a:	dc21      	bgt.n	8013960 <_strtod_l+0x528>
 801391c:	b10b      	cbz	r3, 8013922 <_strtod_l+0x4ea>
 801391e:	4682      	mov	sl, r0
 8013920:	468b      	mov	fp, r1
 8013922:	4b2f      	ldr	r3, [pc, #188]	; (80139e0 <_strtod_l+0x5a8>)
 8013924:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8013928:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 801392c:	4652      	mov	r2, sl
 801392e:	465b      	mov	r3, fp
 8013930:	e9d9 0100 	ldrd	r0, r1, [r9]
 8013934:	f7ec fe78 	bl	8000628 <__aeabi_dmul>
 8013938:	4b2a      	ldr	r3, [pc, #168]	; (80139e4 <_strtod_l+0x5ac>)
 801393a:	460a      	mov	r2, r1
 801393c:	400b      	ands	r3, r1
 801393e:	492a      	ldr	r1, [pc, #168]	; (80139e8 <_strtod_l+0x5b0>)
 8013940:	428b      	cmp	r3, r1
 8013942:	4682      	mov	sl, r0
 8013944:	d8bc      	bhi.n	80138c0 <_strtod_l+0x488>
 8013946:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 801394a:	428b      	cmp	r3, r1
 801394c:	bf86      	itte	hi
 801394e:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 80139ec <_strtod_l+0x5b4>
 8013952:	f04f 3aff 	movhi.w	sl, #4294967295
 8013956:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 801395a:	2300      	movs	r3, #0
 801395c:	9304      	str	r3, [sp, #16]
 801395e:	e084      	b.n	8013a6a <_strtod_l+0x632>
 8013960:	f018 0f01 	tst.w	r8, #1
 8013964:	d005      	beq.n	8013972 <_strtod_l+0x53a>
 8013966:	9b04      	ldr	r3, [sp, #16]
 8013968:	e9d3 2300 	ldrd	r2, r3, [r3]
 801396c:	f7ec fe5c 	bl	8000628 <__aeabi_dmul>
 8013970:	2301      	movs	r3, #1
 8013972:	9a04      	ldr	r2, [sp, #16]
 8013974:	3208      	adds	r2, #8
 8013976:	f109 0901 	add.w	r9, r9, #1
 801397a:	ea4f 0868 	mov.w	r8, r8, asr #1
 801397e:	9204      	str	r2, [sp, #16]
 8013980:	e7c9      	b.n	8013916 <_strtod_l+0x4de>
 8013982:	d0ea      	beq.n	801395a <_strtod_l+0x522>
 8013984:	f1c8 0800 	rsb	r8, r8, #0
 8013988:	f018 020f 	ands.w	r2, r8, #15
 801398c:	d00a      	beq.n	80139a4 <_strtod_l+0x56c>
 801398e:	4b13      	ldr	r3, [pc, #76]	; (80139dc <_strtod_l+0x5a4>)
 8013990:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8013994:	4650      	mov	r0, sl
 8013996:	4659      	mov	r1, fp
 8013998:	e9d3 2300 	ldrd	r2, r3, [r3]
 801399c:	f7ec ff6e 	bl	800087c <__aeabi_ddiv>
 80139a0:	4682      	mov	sl, r0
 80139a2:	468b      	mov	fp, r1
 80139a4:	ea5f 1828 	movs.w	r8, r8, asr #4
 80139a8:	d0d7      	beq.n	801395a <_strtod_l+0x522>
 80139aa:	f1b8 0f1f 	cmp.w	r8, #31
 80139ae:	dd1f      	ble.n	80139f0 <_strtod_l+0x5b8>
 80139b0:	2500      	movs	r5, #0
 80139b2:	462e      	mov	r6, r5
 80139b4:	9507      	str	r5, [sp, #28]
 80139b6:	9505      	str	r5, [sp, #20]
 80139b8:	2322      	movs	r3, #34	; 0x22
 80139ba:	f04f 0a00 	mov.w	sl, #0
 80139be:	f04f 0b00 	mov.w	fp, #0
 80139c2:	6023      	str	r3, [r4, #0]
 80139c4:	e786      	b.n	80138d4 <_strtod_l+0x49c>
 80139c6:	bf00      	nop
 80139c8:	080252bd 	.word	0x080252bd
 80139cc:	080252f8 	.word	0x080252f8
 80139d0:	080252b5 	.word	0x080252b5
 80139d4:	0802543c 	.word	0x0802543c
 80139d8:	08025750 	.word	0x08025750
 80139dc:	08025630 	.word	0x08025630
 80139e0:	08025608 	.word	0x08025608
 80139e4:	7ff00000 	.word	0x7ff00000
 80139e8:	7ca00000 	.word	0x7ca00000
 80139ec:	7fefffff 	.word	0x7fefffff
 80139f0:	f018 0310 	ands.w	r3, r8, #16
 80139f4:	bf18      	it	ne
 80139f6:	236a      	movne	r3, #106	; 0x6a
 80139f8:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 8013da8 <_strtod_l+0x970>
 80139fc:	9304      	str	r3, [sp, #16]
 80139fe:	4650      	mov	r0, sl
 8013a00:	4659      	mov	r1, fp
 8013a02:	2300      	movs	r3, #0
 8013a04:	f018 0f01 	tst.w	r8, #1
 8013a08:	d004      	beq.n	8013a14 <_strtod_l+0x5dc>
 8013a0a:	e9d9 2300 	ldrd	r2, r3, [r9]
 8013a0e:	f7ec fe0b 	bl	8000628 <__aeabi_dmul>
 8013a12:	2301      	movs	r3, #1
 8013a14:	ea5f 0868 	movs.w	r8, r8, asr #1
 8013a18:	f109 0908 	add.w	r9, r9, #8
 8013a1c:	d1f2      	bne.n	8013a04 <_strtod_l+0x5cc>
 8013a1e:	b10b      	cbz	r3, 8013a24 <_strtod_l+0x5ec>
 8013a20:	4682      	mov	sl, r0
 8013a22:	468b      	mov	fp, r1
 8013a24:	9b04      	ldr	r3, [sp, #16]
 8013a26:	b1c3      	cbz	r3, 8013a5a <_strtod_l+0x622>
 8013a28:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8013a2c:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8013a30:	2b00      	cmp	r3, #0
 8013a32:	4659      	mov	r1, fp
 8013a34:	dd11      	ble.n	8013a5a <_strtod_l+0x622>
 8013a36:	2b1f      	cmp	r3, #31
 8013a38:	f340 8124 	ble.w	8013c84 <_strtod_l+0x84c>
 8013a3c:	2b34      	cmp	r3, #52	; 0x34
 8013a3e:	bfde      	ittt	le
 8013a40:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8013a44:	f04f 33ff 	movle.w	r3, #4294967295
 8013a48:	fa03 f202 	lslle.w	r2, r3, r2
 8013a4c:	f04f 0a00 	mov.w	sl, #0
 8013a50:	bfcc      	ite	gt
 8013a52:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8013a56:	ea02 0b01 	andle.w	fp, r2, r1
 8013a5a:	2200      	movs	r2, #0
 8013a5c:	2300      	movs	r3, #0
 8013a5e:	4650      	mov	r0, sl
 8013a60:	4659      	mov	r1, fp
 8013a62:	f7ed f849 	bl	8000af8 <__aeabi_dcmpeq>
 8013a66:	2800      	cmp	r0, #0
 8013a68:	d1a2      	bne.n	80139b0 <_strtod_l+0x578>
 8013a6a:	9b07      	ldr	r3, [sp, #28]
 8013a6c:	9300      	str	r3, [sp, #0]
 8013a6e:	9908      	ldr	r1, [sp, #32]
 8013a70:	462b      	mov	r3, r5
 8013a72:	463a      	mov	r2, r7
 8013a74:	4620      	mov	r0, r4
 8013a76:	f002 f9b5 	bl	8015de4 <__s2b>
 8013a7a:	9007      	str	r0, [sp, #28]
 8013a7c:	2800      	cmp	r0, #0
 8013a7e:	f43f af1f 	beq.w	80138c0 <_strtod_l+0x488>
 8013a82:	9b05      	ldr	r3, [sp, #20]
 8013a84:	1b9e      	subs	r6, r3, r6
 8013a86:	9b06      	ldr	r3, [sp, #24]
 8013a88:	2b00      	cmp	r3, #0
 8013a8a:	bfb4      	ite	lt
 8013a8c:	4633      	movlt	r3, r6
 8013a8e:	2300      	movge	r3, #0
 8013a90:	930c      	str	r3, [sp, #48]	; 0x30
 8013a92:	9b06      	ldr	r3, [sp, #24]
 8013a94:	2500      	movs	r5, #0
 8013a96:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8013a9a:	9312      	str	r3, [sp, #72]	; 0x48
 8013a9c:	462e      	mov	r6, r5
 8013a9e:	9b07      	ldr	r3, [sp, #28]
 8013aa0:	4620      	mov	r0, r4
 8013aa2:	6859      	ldr	r1, [r3, #4]
 8013aa4:	f002 f8f6 	bl	8015c94 <_Balloc>
 8013aa8:	9005      	str	r0, [sp, #20]
 8013aaa:	2800      	cmp	r0, #0
 8013aac:	f43f af0c 	beq.w	80138c8 <_strtod_l+0x490>
 8013ab0:	9b07      	ldr	r3, [sp, #28]
 8013ab2:	691a      	ldr	r2, [r3, #16]
 8013ab4:	3202      	adds	r2, #2
 8013ab6:	f103 010c 	add.w	r1, r3, #12
 8013aba:	0092      	lsls	r2, r2, #2
 8013abc:	300c      	adds	r0, #12
 8013abe:	f7fe ff25 	bl	801290c <memcpy>
 8013ac2:	ec4b ab10 	vmov	d0, sl, fp
 8013ac6:	aa1a      	add	r2, sp, #104	; 0x68
 8013ac8:	a919      	add	r1, sp, #100	; 0x64
 8013aca:	4620      	mov	r0, r4
 8013acc:	f002 fcd0 	bl	8016470 <__d2b>
 8013ad0:	ec4b ab18 	vmov	d8, sl, fp
 8013ad4:	9018      	str	r0, [sp, #96]	; 0x60
 8013ad6:	2800      	cmp	r0, #0
 8013ad8:	f43f aef6 	beq.w	80138c8 <_strtod_l+0x490>
 8013adc:	2101      	movs	r1, #1
 8013ade:	4620      	mov	r0, r4
 8013ae0:	f002 fa1a 	bl	8015f18 <__i2b>
 8013ae4:	4606      	mov	r6, r0
 8013ae6:	2800      	cmp	r0, #0
 8013ae8:	f43f aeee 	beq.w	80138c8 <_strtod_l+0x490>
 8013aec:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8013aee:	9904      	ldr	r1, [sp, #16]
 8013af0:	2b00      	cmp	r3, #0
 8013af2:	bfab      	itete	ge
 8013af4:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 8013af6:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8013af8:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8013afa:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 8013afe:	bfac      	ite	ge
 8013b00:	eb03 0902 	addge.w	r9, r3, r2
 8013b04:	1ad7      	sublt	r7, r2, r3
 8013b06:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8013b08:	eba3 0801 	sub.w	r8, r3, r1
 8013b0c:	4490      	add	r8, r2
 8013b0e:	4ba1      	ldr	r3, [pc, #644]	; (8013d94 <_strtod_l+0x95c>)
 8013b10:	f108 38ff 	add.w	r8, r8, #4294967295
 8013b14:	4598      	cmp	r8, r3
 8013b16:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8013b1a:	f280 80c7 	bge.w	8013cac <_strtod_l+0x874>
 8013b1e:	eba3 0308 	sub.w	r3, r3, r8
 8013b22:	2b1f      	cmp	r3, #31
 8013b24:	eba2 0203 	sub.w	r2, r2, r3
 8013b28:	f04f 0101 	mov.w	r1, #1
 8013b2c:	f300 80b1 	bgt.w	8013c92 <_strtod_l+0x85a>
 8013b30:	fa01 f303 	lsl.w	r3, r1, r3
 8013b34:	930d      	str	r3, [sp, #52]	; 0x34
 8013b36:	2300      	movs	r3, #0
 8013b38:	9308      	str	r3, [sp, #32]
 8013b3a:	eb09 0802 	add.w	r8, r9, r2
 8013b3e:	9b04      	ldr	r3, [sp, #16]
 8013b40:	45c1      	cmp	r9, r8
 8013b42:	4417      	add	r7, r2
 8013b44:	441f      	add	r7, r3
 8013b46:	464b      	mov	r3, r9
 8013b48:	bfa8      	it	ge
 8013b4a:	4643      	movge	r3, r8
 8013b4c:	42bb      	cmp	r3, r7
 8013b4e:	bfa8      	it	ge
 8013b50:	463b      	movge	r3, r7
 8013b52:	2b00      	cmp	r3, #0
 8013b54:	bfc2      	ittt	gt
 8013b56:	eba8 0803 	subgt.w	r8, r8, r3
 8013b5a:	1aff      	subgt	r7, r7, r3
 8013b5c:	eba9 0903 	subgt.w	r9, r9, r3
 8013b60:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8013b62:	2b00      	cmp	r3, #0
 8013b64:	dd17      	ble.n	8013b96 <_strtod_l+0x75e>
 8013b66:	4631      	mov	r1, r6
 8013b68:	461a      	mov	r2, r3
 8013b6a:	4620      	mov	r0, r4
 8013b6c:	f002 fa94 	bl	8016098 <__pow5mult>
 8013b70:	4606      	mov	r6, r0
 8013b72:	2800      	cmp	r0, #0
 8013b74:	f43f aea8 	beq.w	80138c8 <_strtod_l+0x490>
 8013b78:	4601      	mov	r1, r0
 8013b7a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8013b7c:	4620      	mov	r0, r4
 8013b7e:	f002 f9e1 	bl	8015f44 <__multiply>
 8013b82:	900b      	str	r0, [sp, #44]	; 0x2c
 8013b84:	2800      	cmp	r0, #0
 8013b86:	f43f ae9f 	beq.w	80138c8 <_strtod_l+0x490>
 8013b8a:	9918      	ldr	r1, [sp, #96]	; 0x60
 8013b8c:	4620      	mov	r0, r4
 8013b8e:	f002 f8c1 	bl	8015d14 <_Bfree>
 8013b92:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013b94:	9318      	str	r3, [sp, #96]	; 0x60
 8013b96:	f1b8 0f00 	cmp.w	r8, #0
 8013b9a:	f300 808c 	bgt.w	8013cb6 <_strtod_l+0x87e>
 8013b9e:	9b06      	ldr	r3, [sp, #24]
 8013ba0:	2b00      	cmp	r3, #0
 8013ba2:	dd08      	ble.n	8013bb6 <_strtod_l+0x77e>
 8013ba4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8013ba6:	9905      	ldr	r1, [sp, #20]
 8013ba8:	4620      	mov	r0, r4
 8013baa:	f002 fa75 	bl	8016098 <__pow5mult>
 8013bae:	9005      	str	r0, [sp, #20]
 8013bb0:	2800      	cmp	r0, #0
 8013bb2:	f43f ae89 	beq.w	80138c8 <_strtod_l+0x490>
 8013bb6:	2f00      	cmp	r7, #0
 8013bb8:	dd08      	ble.n	8013bcc <_strtod_l+0x794>
 8013bba:	9905      	ldr	r1, [sp, #20]
 8013bbc:	463a      	mov	r2, r7
 8013bbe:	4620      	mov	r0, r4
 8013bc0:	f002 fac4 	bl	801614c <__lshift>
 8013bc4:	9005      	str	r0, [sp, #20]
 8013bc6:	2800      	cmp	r0, #0
 8013bc8:	f43f ae7e 	beq.w	80138c8 <_strtod_l+0x490>
 8013bcc:	f1b9 0f00 	cmp.w	r9, #0
 8013bd0:	dd08      	ble.n	8013be4 <_strtod_l+0x7ac>
 8013bd2:	4631      	mov	r1, r6
 8013bd4:	464a      	mov	r2, r9
 8013bd6:	4620      	mov	r0, r4
 8013bd8:	f002 fab8 	bl	801614c <__lshift>
 8013bdc:	4606      	mov	r6, r0
 8013bde:	2800      	cmp	r0, #0
 8013be0:	f43f ae72 	beq.w	80138c8 <_strtod_l+0x490>
 8013be4:	9a05      	ldr	r2, [sp, #20]
 8013be6:	9918      	ldr	r1, [sp, #96]	; 0x60
 8013be8:	4620      	mov	r0, r4
 8013bea:	f002 fb3b 	bl	8016264 <__mdiff>
 8013bee:	4605      	mov	r5, r0
 8013bf0:	2800      	cmp	r0, #0
 8013bf2:	f43f ae69 	beq.w	80138c8 <_strtod_l+0x490>
 8013bf6:	68c3      	ldr	r3, [r0, #12]
 8013bf8:	930b      	str	r3, [sp, #44]	; 0x2c
 8013bfa:	2300      	movs	r3, #0
 8013bfc:	60c3      	str	r3, [r0, #12]
 8013bfe:	4631      	mov	r1, r6
 8013c00:	f002 fb14 	bl	801622c <__mcmp>
 8013c04:	2800      	cmp	r0, #0
 8013c06:	da60      	bge.n	8013cca <_strtod_l+0x892>
 8013c08:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013c0a:	ea53 030a 	orrs.w	r3, r3, sl
 8013c0e:	f040 8082 	bne.w	8013d16 <_strtod_l+0x8de>
 8013c12:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8013c16:	2b00      	cmp	r3, #0
 8013c18:	d17d      	bne.n	8013d16 <_strtod_l+0x8de>
 8013c1a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8013c1e:	0d1b      	lsrs	r3, r3, #20
 8013c20:	051b      	lsls	r3, r3, #20
 8013c22:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8013c26:	d976      	bls.n	8013d16 <_strtod_l+0x8de>
 8013c28:	696b      	ldr	r3, [r5, #20]
 8013c2a:	b913      	cbnz	r3, 8013c32 <_strtod_l+0x7fa>
 8013c2c:	692b      	ldr	r3, [r5, #16]
 8013c2e:	2b01      	cmp	r3, #1
 8013c30:	dd71      	ble.n	8013d16 <_strtod_l+0x8de>
 8013c32:	4629      	mov	r1, r5
 8013c34:	2201      	movs	r2, #1
 8013c36:	4620      	mov	r0, r4
 8013c38:	f002 fa88 	bl	801614c <__lshift>
 8013c3c:	4631      	mov	r1, r6
 8013c3e:	4605      	mov	r5, r0
 8013c40:	f002 faf4 	bl	801622c <__mcmp>
 8013c44:	2800      	cmp	r0, #0
 8013c46:	dd66      	ble.n	8013d16 <_strtod_l+0x8de>
 8013c48:	9904      	ldr	r1, [sp, #16]
 8013c4a:	4a53      	ldr	r2, [pc, #332]	; (8013d98 <_strtod_l+0x960>)
 8013c4c:	465b      	mov	r3, fp
 8013c4e:	2900      	cmp	r1, #0
 8013c50:	f000 8081 	beq.w	8013d56 <_strtod_l+0x91e>
 8013c54:	ea02 010b 	and.w	r1, r2, fp
 8013c58:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8013c5c:	dc7b      	bgt.n	8013d56 <_strtod_l+0x91e>
 8013c5e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8013c62:	f77f aea9 	ble.w	80139b8 <_strtod_l+0x580>
 8013c66:	4b4d      	ldr	r3, [pc, #308]	; (8013d9c <_strtod_l+0x964>)
 8013c68:	4650      	mov	r0, sl
 8013c6a:	4659      	mov	r1, fp
 8013c6c:	2200      	movs	r2, #0
 8013c6e:	f7ec fcdb 	bl	8000628 <__aeabi_dmul>
 8013c72:	460b      	mov	r3, r1
 8013c74:	4303      	orrs	r3, r0
 8013c76:	bf08      	it	eq
 8013c78:	2322      	moveq	r3, #34	; 0x22
 8013c7a:	4682      	mov	sl, r0
 8013c7c:	468b      	mov	fp, r1
 8013c7e:	bf08      	it	eq
 8013c80:	6023      	streq	r3, [r4, #0]
 8013c82:	e62b      	b.n	80138dc <_strtod_l+0x4a4>
 8013c84:	f04f 32ff 	mov.w	r2, #4294967295
 8013c88:	fa02 f303 	lsl.w	r3, r2, r3
 8013c8c:	ea03 0a0a 	and.w	sl, r3, sl
 8013c90:	e6e3      	b.n	8013a5a <_strtod_l+0x622>
 8013c92:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8013c96:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8013c9a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8013c9e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8013ca2:	fa01 f308 	lsl.w	r3, r1, r8
 8013ca6:	9308      	str	r3, [sp, #32]
 8013ca8:	910d      	str	r1, [sp, #52]	; 0x34
 8013caa:	e746      	b.n	8013b3a <_strtod_l+0x702>
 8013cac:	2300      	movs	r3, #0
 8013cae:	9308      	str	r3, [sp, #32]
 8013cb0:	2301      	movs	r3, #1
 8013cb2:	930d      	str	r3, [sp, #52]	; 0x34
 8013cb4:	e741      	b.n	8013b3a <_strtod_l+0x702>
 8013cb6:	9918      	ldr	r1, [sp, #96]	; 0x60
 8013cb8:	4642      	mov	r2, r8
 8013cba:	4620      	mov	r0, r4
 8013cbc:	f002 fa46 	bl	801614c <__lshift>
 8013cc0:	9018      	str	r0, [sp, #96]	; 0x60
 8013cc2:	2800      	cmp	r0, #0
 8013cc4:	f47f af6b 	bne.w	8013b9e <_strtod_l+0x766>
 8013cc8:	e5fe      	b.n	80138c8 <_strtod_l+0x490>
 8013cca:	465f      	mov	r7, fp
 8013ccc:	d16e      	bne.n	8013dac <_strtod_l+0x974>
 8013cce:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8013cd0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8013cd4:	b342      	cbz	r2, 8013d28 <_strtod_l+0x8f0>
 8013cd6:	4a32      	ldr	r2, [pc, #200]	; (8013da0 <_strtod_l+0x968>)
 8013cd8:	4293      	cmp	r3, r2
 8013cda:	d128      	bne.n	8013d2e <_strtod_l+0x8f6>
 8013cdc:	9b04      	ldr	r3, [sp, #16]
 8013cde:	4651      	mov	r1, sl
 8013ce0:	b1eb      	cbz	r3, 8013d1e <_strtod_l+0x8e6>
 8013ce2:	4b2d      	ldr	r3, [pc, #180]	; (8013d98 <_strtod_l+0x960>)
 8013ce4:	403b      	ands	r3, r7
 8013ce6:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8013cea:	f04f 32ff 	mov.w	r2, #4294967295
 8013cee:	d819      	bhi.n	8013d24 <_strtod_l+0x8ec>
 8013cf0:	0d1b      	lsrs	r3, r3, #20
 8013cf2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8013cf6:	fa02 f303 	lsl.w	r3, r2, r3
 8013cfa:	4299      	cmp	r1, r3
 8013cfc:	d117      	bne.n	8013d2e <_strtod_l+0x8f6>
 8013cfe:	4b29      	ldr	r3, [pc, #164]	; (8013da4 <_strtod_l+0x96c>)
 8013d00:	429f      	cmp	r7, r3
 8013d02:	d102      	bne.n	8013d0a <_strtod_l+0x8d2>
 8013d04:	3101      	adds	r1, #1
 8013d06:	f43f addf 	beq.w	80138c8 <_strtod_l+0x490>
 8013d0a:	4b23      	ldr	r3, [pc, #140]	; (8013d98 <_strtod_l+0x960>)
 8013d0c:	403b      	ands	r3, r7
 8013d0e:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8013d12:	f04f 0a00 	mov.w	sl, #0
 8013d16:	9b04      	ldr	r3, [sp, #16]
 8013d18:	2b00      	cmp	r3, #0
 8013d1a:	d1a4      	bne.n	8013c66 <_strtod_l+0x82e>
 8013d1c:	e5de      	b.n	80138dc <_strtod_l+0x4a4>
 8013d1e:	f04f 33ff 	mov.w	r3, #4294967295
 8013d22:	e7ea      	b.n	8013cfa <_strtod_l+0x8c2>
 8013d24:	4613      	mov	r3, r2
 8013d26:	e7e8      	b.n	8013cfa <_strtod_l+0x8c2>
 8013d28:	ea53 030a 	orrs.w	r3, r3, sl
 8013d2c:	d08c      	beq.n	8013c48 <_strtod_l+0x810>
 8013d2e:	9b08      	ldr	r3, [sp, #32]
 8013d30:	b1db      	cbz	r3, 8013d6a <_strtod_l+0x932>
 8013d32:	423b      	tst	r3, r7
 8013d34:	d0ef      	beq.n	8013d16 <_strtod_l+0x8de>
 8013d36:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013d38:	9a04      	ldr	r2, [sp, #16]
 8013d3a:	4650      	mov	r0, sl
 8013d3c:	4659      	mov	r1, fp
 8013d3e:	b1c3      	cbz	r3, 8013d72 <_strtod_l+0x93a>
 8013d40:	f7ff fb5c 	bl	80133fc <sulp>
 8013d44:	4602      	mov	r2, r0
 8013d46:	460b      	mov	r3, r1
 8013d48:	ec51 0b18 	vmov	r0, r1, d8
 8013d4c:	f7ec fab6 	bl	80002bc <__adddf3>
 8013d50:	4682      	mov	sl, r0
 8013d52:	468b      	mov	fp, r1
 8013d54:	e7df      	b.n	8013d16 <_strtod_l+0x8de>
 8013d56:	4013      	ands	r3, r2
 8013d58:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8013d5c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8013d60:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8013d64:	f04f 3aff 	mov.w	sl, #4294967295
 8013d68:	e7d5      	b.n	8013d16 <_strtod_l+0x8de>
 8013d6a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8013d6c:	ea13 0f0a 	tst.w	r3, sl
 8013d70:	e7e0      	b.n	8013d34 <_strtod_l+0x8fc>
 8013d72:	f7ff fb43 	bl	80133fc <sulp>
 8013d76:	4602      	mov	r2, r0
 8013d78:	460b      	mov	r3, r1
 8013d7a:	ec51 0b18 	vmov	r0, r1, d8
 8013d7e:	f7ec fa9b 	bl	80002b8 <__aeabi_dsub>
 8013d82:	2200      	movs	r2, #0
 8013d84:	2300      	movs	r3, #0
 8013d86:	4682      	mov	sl, r0
 8013d88:	468b      	mov	fp, r1
 8013d8a:	f7ec feb5 	bl	8000af8 <__aeabi_dcmpeq>
 8013d8e:	2800      	cmp	r0, #0
 8013d90:	d0c1      	beq.n	8013d16 <_strtod_l+0x8de>
 8013d92:	e611      	b.n	80139b8 <_strtod_l+0x580>
 8013d94:	fffffc02 	.word	0xfffffc02
 8013d98:	7ff00000 	.word	0x7ff00000
 8013d9c:	39500000 	.word	0x39500000
 8013da0:	000fffff 	.word	0x000fffff
 8013da4:	7fefffff 	.word	0x7fefffff
 8013da8:	08025310 	.word	0x08025310
 8013dac:	4631      	mov	r1, r6
 8013dae:	4628      	mov	r0, r5
 8013db0:	f002 fbba 	bl	8016528 <__ratio>
 8013db4:	ec59 8b10 	vmov	r8, r9, d0
 8013db8:	ee10 0a10 	vmov	r0, s0
 8013dbc:	2200      	movs	r2, #0
 8013dbe:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8013dc2:	4649      	mov	r1, r9
 8013dc4:	f7ec feac 	bl	8000b20 <__aeabi_dcmple>
 8013dc8:	2800      	cmp	r0, #0
 8013dca:	d07a      	beq.n	8013ec2 <_strtod_l+0xa8a>
 8013dcc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013dce:	2b00      	cmp	r3, #0
 8013dd0:	d04a      	beq.n	8013e68 <_strtod_l+0xa30>
 8013dd2:	4b95      	ldr	r3, [pc, #596]	; (8014028 <_strtod_l+0xbf0>)
 8013dd4:	2200      	movs	r2, #0
 8013dd6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8013dda:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8014028 <_strtod_l+0xbf0>
 8013dde:	f04f 0800 	mov.w	r8, #0
 8013de2:	4b92      	ldr	r3, [pc, #584]	; (801402c <_strtod_l+0xbf4>)
 8013de4:	403b      	ands	r3, r7
 8013de6:	930d      	str	r3, [sp, #52]	; 0x34
 8013de8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8013dea:	4b91      	ldr	r3, [pc, #580]	; (8014030 <_strtod_l+0xbf8>)
 8013dec:	429a      	cmp	r2, r3
 8013dee:	f040 80b0 	bne.w	8013f52 <_strtod_l+0xb1a>
 8013df2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8013df6:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8013dfa:	ec4b ab10 	vmov	d0, sl, fp
 8013dfe:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8013e02:	f002 fab9 	bl	8016378 <__ulp>
 8013e06:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8013e0a:	ec53 2b10 	vmov	r2, r3, d0
 8013e0e:	f7ec fc0b 	bl	8000628 <__aeabi_dmul>
 8013e12:	4652      	mov	r2, sl
 8013e14:	465b      	mov	r3, fp
 8013e16:	f7ec fa51 	bl	80002bc <__adddf3>
 8013e1a:	460b      	mov	r3, r1
 8013e1c:	4983      	ldr	r1, [pc, #524]	; (801402c <_strtod_l+0xbf4>)
 8013e1e:	4a85      	ldr	r2, [pc, #532]	; (8014034 <_strtod_l+0xbfc>)
 8013e20:	4019      	ands	r1, r3
 8013e22:	4291      	cmp	r1, r2
 8013e24:	4682      	mov	sl, r0
 8013e26:	d960      	bls.n	8013eea <_strtod_l+0xab2>
 8013e28:	ee18 3a90 	vmov	r3, s17
 8013e2c:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8013e30:	4293      	cmp	r3, r2
 8013e32:	d104      	bne.n	8013e3e <_strtod_l+0xa06>
 8013e34:	ee18 3a10 	vmov	r3, s16
 8013e38:	3301      	adds	r3, #1
 8013e3a:	f43f ad45 	beq.w	80138c8 <_strtod_l+0x490>
 8013e3e:	f8df b200 	ldr.w	fp, [pc, #512]	; 8014040 <_strtod_l+0xc08>
 8013e42:	f04f 3aff 	mov.w	sl, #4294967295
 8013e46:	9918      	ldr	r1, [sp, #96]	; 0x60
 8013e48:	4620      	mov	r0, r4
 8013e4a:	f001 ff63 	bl	8015d14 <_Bfree>
 8013e4e:	9905      	ldr	r1, [sp, #20]
 8013e50:	4620      	mov	r0, r4
 8013e52:	f001 ff5f 	bl	8015d14 <_Bfree>
 8013e56:	4631      	mov	r1, r6
 8013e58:	4620      	mov	r0, r4
 8013e5a:	f001 ff5b 	bl	8015d14 <_Bfree>
 8013e5e:	4629      	mov	r1, r5
 8013e60:	4620      	mov	r0, r4
 8013e62:	f001 ff57 	bl	8015d14 <_Bfree>
 8013e66:	e61a      	b.n	8013a9e <_strtod_l+0x666>
 8013e68:	f1ba 0f00 	cmp.w	sl, #0
 8013e6c:	d11b      	bne.n	8013ea6 <_strtod_l+0xa6e>
 8013e6e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8013e72:	b9f3      	cbnz	r3, 8013eb2 <_strtod_l+0xa7a>
 8013e74:	4b6c      	ldr	r3, [pc, #432]	; (8014028 <_strtod_l+0xbf0>)
 8013e76:	2200      	movs	r2, #0
 8013e78:	4640      	mov	r0, r8
 8013e7a:	4649      	mov	r1, r9
 8013e7c:	f7ec fe46 	bl	8000b0c <__aeabi_dcmplt>
 8013e80:	b9d0      	cbnz	r0, 8013eb8 <_strtod_l+0xa80>
 8013e82:	4640      	mov	r0, r8
 8013e84:	4649      	mov	r1, r9
 8013e86:	4b6c      	ldr	r3, [pc, #432]	; (8014038 <_strtod_l+0xc00>)
 8013e88:	2200      	movs	r2, #0
 8013e8a:	f7ec fbcd 	bl	8000628 <__aeabi_dmul>
 8013e8e:	4680      	mov	r8, r0
 8013e90:	4689      	mov	r9, r1
 8013e92:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8013e96:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 8013e9a:	9315      	str	r3, [sp, #84]	; 0x54
 8013e9c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8013ea0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8013ea4:	e79d      	b.n	8013de2 <_strtod_l+0x9aa>
 8013ea6:	f1ba 0f01 	cmp.w	sl, #1
 8013eaa:	d102      	bne.n	8013eb2 <_strtod_l+0xa7a>
 8013eac:	2f00      	cmp	r7, #0
 8013eae:	f43f ad83 	beq.w	80139b8 <_strtod_l+0x580>
 8013eb2:	4b62      	ldr	r3, [pc, #392]	; (801403c <_strtod_l+0xc04>)
 8013eb4:	2200      	movs	r2, #0
 8013eb6:	e78e      	b.n	8013dd6 <_strtod_l+0x99e>
 8013eb8:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8014038 <_strtod_l+0xc00>
 8013ebc:	f04f 0800 	mov.w	r8, #0
 8013ec0:	e7e7      	b.n	8013e92 <_strtod_l+0xa5a>
 8013ec2:	4b5d      	ldr	r3, [pc, #372]	; (8014038 <_strtod_l+0xc00>)
 8013ec4:	4640      	mov	r0, r8
 8013ec6:	4649      	mov	r1, r9
 8013ec8:	2200      	movs	r2, #0
 8013eca:	f7ec fbad 	bl	8000628 <__aeabi_dmul>
 8013ece:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013ed0:	4680      	mov	r8, r0
 8013ed2:	4689      	mov	r9, r1
 8013ed4:	b933      	cbnz	r3, 8013ee4 <_strtod_l+0xaac>
 8013ed6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8013eda:	900e      	str	r0, [sp, #56]	; 0x38
 8013edc:	930f      	str	r3, [sp, #60]	; 0x3c
 8013ede:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8013ee2:	e7dd      	b.n	8013ea0 <_strtod_l+0xa68>
 8013ee4:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8013ee8:	e7f9      	b.n	8013ede <_strtod_l+0xaa6>
 8013eea:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8013eee:	9b04      	ldr	r3, [sp, #16]
 8013ef0:	2b00      	cmp	r3, #0
 8013ef2:	d1a8      	bne.n	8013e46 <_strtod_l+0xa0e>
 8013ef4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8013ef8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8013efa:	0d1b      	lsrs	r3, r3, #20
 8013efc:	051b      	lsls	r3, r3, #20
 8013efe:	429a      	cmp	r2, r3
 8013f00:	d1a1      	bne.n	8013e46 <_strtod_l+0xa0e>
 8013f02:	4640      	mov	r0, r8
 8013f04:	4649      	mov	r1, r9
 8013f06:	f7ec feef 	bl	8000ce8 <__aeabi_d2lz>
 8013f0a:	f7ec fb5f 	bl	80005cc <__aeabi_l2d>
 8013f0e:	4602      	mov	r2, r0
 8013f10:	460b      	mov	r3, r1
 8013f12:	4640      	mov	r0, r8
 8013f14:	4649      	mov	r1, r9
 8013f16:	f7ec f9cf 	bl	80002b8 <__aeabi_dsub>
 8013f1a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8013f1c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8013f20:	ea43 030a 	orr.w	r3, r3, sl
 8013f24:	4313      	orrs	r3, r2
 8013f26:	4680      	mov	r8, r0
 8013f28:	4689      	mov	r9, r1
 8013f2a:	d055      	beq.n	8013fd8 <_strtod_l+0xba0>
 8013f2c:	a336      	add	r3, pc, #216	; (adr r3, 8014008 <_strtod_l+0xbd0>)
 8013f2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013f32:	f7ec fdeb 	bl	8000b0c <__aeabi_dcmplt>
 8013f36:	2800      	cmp	r0, #0
 8013f38:	f47f acd0 	bne.w	80138dc <_strtod_l+0x4a4>
 8013f3c:	a334      	add	r3, pc, #208	; (adr r3, 8014010 <_strtod_l+0xbd8>)
 8013f3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013f42:	4640      	mov	r0, r8
 8013f44:	4649      	mov	r1, r9
 8013f46:	f7ec fdff 	bl	8000b48 <__aeabi_dcmpgt>
 8013f4a:	2800      	cmp	r0, #0
 8013f4c:	f43f af7b 	beq.w	8013e46 <_strtod_l+0xa0e>
 8013f50:	e4c4      	b.n	80138dc <_strtod_l+0x4a4>
 8013f52:	9b04      	ldr	r3, [sp, #16]
 8013f54:	b333      	cbz	r3, 8013fa4 <_strtod_l+0xb6c>
 8013f56:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8013f58:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8013f5c:	d822      	bhi.n	8013fa4 <_strtod_l+0xb6c>
 8013f5e:	a32e      	add	r3, pc, #184	; (adr r3, 8014018 <_strtod_l+0xbe0>)
 8013f60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013f64:	4640      	mov	r0, r8
 8013f66:	4649      	mov	r1, r9
 8013f68:	f7ec fdda 	bl	8000b20 <__aeabi_dcmple>
 8013f6c:	b1a0      	cbz	r0, 8013f98 <_strtod_l+0xb60>
 8013f6e:	4649      	mov	r1, r9
 8013f70:	4640      	mov	r0, r8
 8013f72:	f7ec fe31 	bl	8000bd8 <__aeabi_d2uiz>
 8013f76:	2801      	cmp	r0, #1
 8013f78:	bf38      	it	cc
 8013f7a:	2001      	movcc	r0, #1
 8013f7c:	f7ec fada 	bl	8000534 <__aeabi_ui2d>
 8013f80:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013f82:	4680      	mov	r8, r0
 8013f84:	4689      	mov	r9, r1
 8013f86:	bb23      	cbnz	r3, 8013fd2 <_strtod_l+0xb9a>
 8013f88:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8013f8c:	9010      	str	r0, [sp, #64]	; 0x40
 8013f8e:	9311      	str	r3, [sp, #68]	; 0x44
 8013f90:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8013f94:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8013f98:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013f9a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8013f9c:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8013fa0:	1a9b      	subs	r3, r3, r2
 8013fa2:	9309      	str	r3, [sp, #36]	; 0x24
 8013fa4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8013fa8:	eeb0 0a48 	vmov.f32	s0, s16
 8013fac:	eef0 0a68 	vmov.f32	s1, s17
 8013fb0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8013fb4:	f002 f9e0 	bl	8016378 <__ulp>
 8013fb8:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8013fbc:	ec53 2b10 	vmov	r2, r3, d0
 8013fc0:	f7ec fb32 	bl	8000628 <__aeabi_dmul>
 8013fc4:	ec53 2b18 	vmov	r2, r3, d8
 8013fc8:	f7ec f978 	bl	80002bc <__adddf3>
 8013fcc:	4682      	mov	sl, r0
 8013fce:	468b      	mov	fp, r1
 8013fd0:	e78d      	b.n	8013eee <_strtod_l+0xab6>
 8013fd2:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 8013fd6:	e7db      	b.n	8013f90 <_strtod_l+0xb58>
 8013fd8:	a311      	add	r3, pc, #68	; (adr r3, 8014020 <_strtod_l+0xbe8>)
 8013fda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013fde:	f7ec fd95 	bl	8000b0c <__aeabi_dcmplt>
 8013fe2:	e7b2      	b.n	8013f4a <_strtod_l+0xb12>
 8013fe4:	2300      	movs	r3, #0
 8013fe6:	930a      	str	r3, [sp, #40]	; 0x28
 8013fe8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8013fea:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8013fec:	6013      	str	r3, [r2, #0]
 8013fee:	f7ff ba6b 	b.w	80134c8 <_strtod_l+0x90>
 8013ff2:	2a65      	cmp	r2, #101	; 0x65
 8013ff4:	f43f ab5f 	beq.w	80136b6 <_strtod_l+0x27e>
 8013ff8:	2a45      	cmp	r2, #69	; 0x45
 8013ffa:	f43f ab5c 	beq.w	80136b6 <_strtod_l+0x27e>
 8013ffe:	2301      	movs	r3, #1
 8014000:	f7ff bb94 	b.w	801372c <_strtod_l+0x2f4>
 8014004:	f3af 8000 	nop.w
 8014008:	94a03595 	.word	0x94a03595
 801400c:	3fdfffff 	.word	0x3fdfffff
 8014010:	35afe535 	.word	0x35afe535
 8014014:	3fe00000 	.word	0x3fe00000
 8014018:	ffc00000 	.word	0xffc00000
 801401c:	41dfffff 	.word	0x41dfffff
 8014020:	94a03595 	.word	0x94a03595
 8014024:	3fcfffff 	.word	0x3fcfffff
 8014028:	3ff00000 	.word	0x3ff00000
 801402c:	7ff00000 	.word	0x7ff00000
 8014030:	7fe00000 	.word	0x7fe00000
 8014034:	7c9fffff 	.word	0x7c9fffff
 8014038:	3fe00000 	.word	0x3fe00000
 801403c:	bff00000 	.word	0xbff00000
 8014040:	7fefffff 	.word	0x7fefffff

08014044 <strtof>:
 8014044:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014048:	f8df 80ac 	ldr.w	r8, [pc, #172]	; 80140f8 <strtof+0xb4>
 801404c:	4b26      	ldr	r3, [pc, #152]	; (80140e8 <strtof+0xa4>)
 801404e:	460a      	mov	r2, r1
 8014050:	ed2d 8b02 	vpush	{d8}
 8014054:	4601      	mov	r1, r0
 8014056:	f8d8 0000 	ldr.w	r0, [r8]
 801405a:	f7ff f9ed 	bl	8013438 <_strtod_l>
 801405e:	ec55 4b10 	vmov	r4, r5, d0
 8014062:	ee10 2a10 	vmov	r2, s0
 8014066:	ee10 0a10 	vmov	r0, s0
 801406a:	462b      	mov	r3, r5
 801406c:	4629      	mov	r1, r5
 801406e:	f7ec fd75 	bl	8000b5c <__aeabi_dcmpun>
 8014072:	b190      	cbz	r0, 801409a <strtof+0x56>
 8014074:	2d00      	cmp	r5, #0
 8014076:	481d      	ldr	r0, [pc, #116]	; (80140ec <strtof+0xa8>)
 8014078:	da09      	bge.n	801408e <strtof+0x4a>
 801407a:	f002 fc45 	bl	8016908 <nanf>
 801407e:	eeb1 8a40 	vneg.f32	s16, s0
 8014082:	eeb0 0a48 	vmov.f32	s0, s16
 8014086:	ecbd 8b02 	vpop	{d8}
 801408a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801408e:	ecbd 8b02 	vpop	{d8}
 8014092:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8014096:	f002 bc37 	b.w	8016908 <nanf>
 801409a:	4620      	mov	r0, r4
 801409c:	4629      	mov	r1, r5
 801409e:	f7ec fdbb 	bl	8000c18 <__aeabi_d2f>
 80140a2:	ee08 0a10 	vmov	s16, r0
 80140a6:	eddf 7a12 	vldr	s15, [pc, #72]	; 80140f0 <strtof+0xac>
 80140aa:	eeb0 7ac8 	vabs.f32	s14, s16
 80140ae:	eeb4 7a67 	vcmp.f32	s14, s15
 80140b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80140b6:	dde4      	ble.n	8014082 <strtof+0x3e>
 80140b8:	f025 4700 	bic.w	r7, r5, #2147483648	; 0x80000000
 80140bc:	4b0d      	ldr	r3, [pc, #52]	; (80140f4 <strtof+0xb0>)
 80140be:	f04f 32ff 	mov.w	r2, #4294967295
 80140c2:	4620      	mov	r0, r4
 80140c4:	4639      	mov	r1, r7
 80140c6:	f7ec fd49 	bl	8000b5c <__aeabi_dcmpun>
 80140ca:	b940      	cbnz	r0, 80140de <strtof+0x9a>
 80140cc:	4b09      	ldr	r3, [pc, #36]	; (80140f4 <strtof+0xb0>)
 80140ce:	f04f 32ff 	mov.w	r2, #4294967295
 80140d2:	4620      	mov	r0, r4
 80140d4:	4639      	mov	r1, r7
 80140d6:	f7ec fd23 	bl	8000b20 <__aeabi_dcmple>
 80140da:	2800      	cmp	r0, #0
 80140dc:	d0d1      	beq.n	8014082 <strtof+0x3e>
 80140de:	f8d8 3000 	ldr.w	r3, [r8]
 80140e2:	2222      	movs	r2, #34	; 0x22
 80140e4:	601a      	str	r2, [r3, #0]
 80140e6:	e7cc      	b.n	8014082 <strtof+0x3e>
 80140e8:	20000130 	.word	0x20000130
 80140ec:	08025750 	.word	0x08025750
 80140f0:	7f7fffff 	.word	0x7f7fffff
 80140f4:	7fefffff 	.word	0x7fefffff
 80140f8:	200000c8 	.word	0x200000c8

080140fc <__strtok_r>:
 80140fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80140fe:	b908      	cbnz	r0, 8014104 <__strtok_r+0x8>
 8014100:	6810      	ldr	r0, [r2, #0]
 8014102:	b188      	cbz	r0, 8014128 <__strtok_r+0x2c>
 8014104:	4604      	mov	r4, r0
 8014106:	4620      	mov	r0, r4
 8014108:	f814 5b01 	ldrb.w	r5, [r4], #1
 801410c:	460f      	mov	r7, r1
 801410e:	f817 6b01 	ldrb.w	r6, [r7], #1
 8014112:	b91e      	cbnz	r6, 801411c <__strtok_r+0x20>
 8014114:	b965      	cbnz	r5, 8014130 <__strtok_r+0x34>
 8014116:	6015      	str	r5, [r2, #0]
 8014118:	4628      	mov	r0, r5
 801411a:	e005      	b.n	8014128 <__strtok_r+0x2c>
 801411c:	42b5      	cmp	r5, r6
 801411e:	d1f6      	bne.n	801410e <__strtok_r+0x12>
 8014120:	2b00      	cmp	r3, #0
 8014122:	d1f0      	bne.n	8014106 <__strtok_r+0xa>
 8014124:	6014      	str	r4, [r2, #0]
 8014126:	7003      	strb	r3, [r0, #0]
 8014128:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801412a:	461c      	mov	r4, r3
 801412c:	e00c      	b.n	8014148 <__strtok_r+0x4c>
 801412e:	b915      	cbnz	r5, 8014136 <__strtok_r+0x3a>
 8014130:	f814 3b01 	ldrb.w	r3, [r4], #1
 8014134:	460e      	mov	r6, r1
 8014136:	f816 5b01 	ldrb.w	r5, [r6], #1
 801413a:	42ab      	cmp	r3, r5
 801413c:	d1f7      	bne.n	801412e <__strtok_r+0x32>
 801413e:	2b00      	cmp	r3, #0
 8014140:	d0f3      	beq.n	801412a <__strtok_r+0x2e>
 8014142:	2300      	movs	r3, #0
 8014144:	f804 3c01 	strb.w	r3, [r4, #-1]
 8014148:	6014      	str	r4, [r2, #0]
 801414a:	e7ed      	b.n	8014128 <__strtok_r+0x2c>

0801414c <strtok_r>:
 801414c:	2301      	movs	r3, #1
 801414e:	f7ff bfd5 	b.w	80140fc <__strtok_r>
	...

08014154 <_strtoul_l.constprop.0>:
 8014154:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8014158:	4f36      	ldr	r7, [pc, #216]	; (8014234 <_strtoul_l.constprop.0+0xe0>)
 801415a:	4686      	mov	lr, r0
 801415c:	460d      	mov	r5, r1
 801415e:	4628      	mov	r0, r5
 8014160:	f815 4b01 	ldrb.w	r4, [r5], #1
 8014164:	5de6      	ldrb	r6, [r4, r7]
 8014166:	f016 0608 	ands.w	r6, r6, #8
 801416a:	d1f8      	bne.n	801415e <_strtoul_l.constprop.0+0xa>
 801416c:	2c2d      	cmp	r4, #45	; 0x2d
 801416e:	d12f      	bne.n	80141d0 <_strtoul_l.constprop.0+0x7c>
 8014170:	782c      	ldrb	r4, [r5, #0]
 8014172:	2601      	movs	r6, #1
 8014174:	1c85      	adds	r5, r0, #2
 8014176:	2b00      	cmp	r3, #0
 8014178:	d057      	beq.n	801422a <_strtoul_l.constprop.0+0xd6>
 801417a:	2b10      	cmp	r3, #16
 801417c:	d109      	bne.n	8014192 <_strtoul_l.constprop.0+0x3e>
 801417e:	2c30      	cmp	r4, #48	; 0x30
 8014180:	d107      	bne.n	8014192 <_strtoul_l.constprop.0+0x3e>
 8014182:	7828      	ldrb	r0, [r5, #0]
 8014184:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8014188:	2858      	cmp	r0, #88	; 0x58
 801418a:	d149      	bne.n	8014220 <_strtoul_l.constprop.0+0xcc>
 801418c:	786c      	ldrb	r4, [r5, #1]
 801418e:	2310      	movs	r3, #16
 8014190:	3502      	adds	r5, #2
 8014192:	f04f 38ff 	mov.w	r8, #4294967295
 8014196:	2700      	movs	r7, #0
 8014198:	fbb8 f8f3 	udiv	r8, r8, r3
 801419c:	fb03 f908 	mul.w	r9, r3, r8
 80141a0:	ea6f 0909 	mvn.w	r9, r9
 80141a4:	4638      	mov	r0, r7
 80141a6:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 80141aa:	f1bc 0f09 	cmp.w	ip, #9
 80141ae:	d814      	bhi.n	80141da <_strtoul_l.constprop.0+0x86>
 80141b0:	4664      	mov	r4, ip
 80141b2:	42a3      	cmp	r3, r4
 80141b4:	dd22      	ble.n	80141fc <_strtoul_l.constprop.0+0xa8>
 80141b6:	2f00      	cmp	r7, #0
 80141b8:	db1d      	blt.n	80141f6 <_strtoul_l.constprop.0+0xa2>
 80141ba:	4580      	cmp	r8, r0
 80141bc:	d31b      	bcc.n	80141f6 <_strtoul_l.constprop.0+0xa2>
 80141be:	d101      	bne.n	80141c4 <_strtoul_l.constprop.0+0x70>
 80141c0:	45a1      	cmp	r9, r4
 80141c2:	db18      	blt.n	80141f6 <_strtoul_l.constprop.0+0xa2>
 80141c4:	fb00 4003 	mla	r0, r0, r3, r4
 80141c8:	2701      	movs	r7, #1
 80141ca:	f815 4b01 	ldrb.w	r4, [r5], #1
 80141ce:	e7ea      	b.n	80141a6 <_strtoul_l.constprop.0+0x52>
 80141d0:	2c2b      	cmp	r4, #43	; 0x2b
 80141d2:	bf04      	itt	eq
 80141d4:	782c      	ldrbeq	r4, [r5, #0]
 80141d6:	1c85      	addeq	r5, r0, #2
 80141d8:	e7cd      	b.n	8014176 <_strtoul_l.constprop.0+0x22>
 80141da:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 80141de:	f1bc 0f19 	cmp.w	ip, #25
 80141e2:	d801      	bhi.n	80141e8 <_strtoul_l.constprop.0+0x94>
 80141e4:	3c37      	subs	r4, #55	; 0x37
 80141e6:	e7e4      	b.n	80141b2 <_strtoul_l.constprop.0+0x5e>
 80141e8:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 80141ec:	f1bc 0f19 	cmp.w	ip, #25
 80141f0:	d804      	bhi.n	80141fc <_strtoul_l.constprop.0+0xa8>
 80141f2:	3c57      	subs	r4, #87	; 0x57
 80141f4:	e7dd      	b.n	80141b2 <_strtoul_l.constprop.0+0x5e>
 80141f6:	f04f 37ff 	mov.w	r7, #4294967295
 80141fa:	e7e6      	b.n	80141ca <_strtoul_l.constprop.0+0x76>
 80141fc:	2f00      	cmp	r7, #0
 80141fe:	da07      	bge.n	8014210 <_strtoul_l.constprop.0+0xbc>
 8014200:	2322      	movs	r3, #34	; 0x22
 8014202:	f8ce 3000 	str.w	r3, [lr]
 8014206:	f04f 30ff 	mov.w	r0, #4294967295
 801420a:	b932      	cbnz	r2, 801421a <_strtoul_l.constprop.0+0xc6>
 801420c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014210:	b106      	cbz	r6, 8014214 <_strtoul_l.constprop.0+0xc0>
 8014212:	4240      	negs	r0, r0
 8014214:	2a00      	cmp	r2, #0
 8014216:	d0f9      	beq.n	801420c <_strtoul_l.constprop.0+0xb8>
 8014218:	b107      	cbz	r7, 801421c <_strtoul_l.constprop.0+0xc8>
 801421a:	1e69      	subs	r1, r5, #1
 801421c:	6011      	str	r1, [r2, #0]
 801421e:	e7f5      	b.n	801420c <_strtoul_l.constprop.0+0xb8>
 8014220:	2430      	movs	r4, #48	; 0x30
 8014222:	2b00      	cmp	r3, #0
 8014224:	d1b5      	bne.n	8014192 <_strtoul_l.constprop.0+0x3e>
 8014226:	2308      	movs	r3, #8
 8014228:	e7b3      	b.n	8014192 <_strtoul_l.constprop.0+0x3e>
 801422a:	2c30      	cmp	r4, #48	; 0x30
 801422c:	d0a9      	beq.n	8014182 <_strtoul_l.constprop.0+0x2e>
 801422e:	230a      	movs	r3, #10
 8014230:	e7af      	b.n	8014192 <_strtoul_l.constprop.0+0x3e>
 8014232:	bf00      	nop
 8014234:	08025339 	.word	0x08025339

08014238 <strtoul>:
 8014238:	4613      	mov	r3, r2
 801423a:	460a      	mov	r2, r1
 801423c:	4601      	mov	r1, r0
 801423e:	4802      	ldr	r0, [pc, #8]	; (8014248 <strtoul+0x10>)
 8014240:	6800      	ldr	r0, [r0, #0]
 8014242:	f7ff bf87 	b.w	8014154 <_strtoul_l.constprop.0>
 8014246:	bf00      	nop
 8014248:	200000c8 	.word	0x200000c8

0801424c <_vsniprintf_r>:
 801424c:	b530      	push	{r4, r5, lr}
 801424e:	4614      	mov	r4, r2
 8014250:	2c00      	cmp	r4, #0
 8014252:	b09b      	sub	sp, #108	; 0x6c
 8014254:	4605      	mov	r5, r0
 8014256:	461a      	mov	r2, r3
 8014258:	da05      	bge.n	8014266 <_vsniprintf_r+0x1a>
 801425a:	238b      	movs	r3, #139	; 0x8b
 801425c:	6003      	str	r3, [r0, #0]
 801425e:	f04f 30ff 	mov.w	r0, #4294967295
 8014262:	b01b      	add	sp, #108	; 0x6c
 8014264:	bd30      	pop	{r4, r5, pc}
 8014266:	f44f 7302 	mov.w	r3, #520	; 0x208
 801426a:	f8ad 300c 	strh.w	r3, [sp, #12]
 801426e:	bf14      	ite	ne
 8014270:	f104 33ff 	addne.w	r3, r4, #4294967295
 8014274:	4623      	moveq	r3, r4
 8014276:	9302      	str	r3, [sp, #8]
 8014278:	9305      	str	r3, [sp, #20]
 801427a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801427e:	9100      	str	r1, [sp, #0]
 8014280:	9104      	str	r1, [sp, #16]
 8014282:	f8ad 300e 	strh.w	r3, [sp, #14]
 8014286:	4669      	mov	r1, sp
 8014288:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 801428a:	f002 fa35 	bl	80166f8 <_svfiprintf_r>
 801428e:	1c43      	adds	r3, r0, #1
 8014290:	bfbc      	itt	lt
 8014292:	238b      	movlt	r3, #139	; 0x8b
 8014294:	602b      	strlt	r3, [r5, #0]
 8014296:	2c00      	cmp	r4, #0
 8014298:	d0e3      	beq.n	8014262 <_vsniprintf_r+0x16>
 801429a:	9b00      	ldr	r3, [sp, #0]
 801429c:	2200      	movs	r2, #0
 801429e:	701a      	strb	r2, [r3, #0]
 80142a0:	e7df      	b.n	8014262 <_vsniprintf_r+0x16>
	...

080142a4 <vsniprintf>:
 80142a4:	b507      	push	{r0, r1, r2, lr}
 80142a6:	9300      	str	r3, [sp, #0]
 80142a8:	4613      	mov	r3, r2
 80142aa:	460a      	mov	r2, r1
 80142ac:	4601      	mov	r1, r0
 80142ae:	4803      	ldr	r0, [pc, #12]	; (80142bc <vsniprintf+0x18>)
 80142b0:	6800      	ldr	r0, [r0, #0]
 80142b2:	f7ff ffcb 	bl	801424c <_vsniprintf_r>
 80142b6:	b003      	add	sp, #12
 80142b8:	f85d fb04 	ldr.w	pc, [sp], #4
 80142bc:	200000c8 	.word	0x200000c8

080142c0 <__swbuf_r>:
 80142c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80142c2:	460e      	mov	r6, r1
 80142c4:	4614      	mov	r4, r2
 80142c6:	4605      	mov	r5, r0
 80142c8:	b118      	cbz	r0, 80142d2 <__swbuf_r+0x12>
 80142ca:	6983      	ldr	r3, [r0, #24]
 80142cc:	b90b      	cbnz	r3, 80142d2 <__swbuf_r+0x12>
 80142ce:	f001 f84b 	bl	8015368 <__sinit>
 80142d2:	4b21      	ldr	r3, [pc, #132]	; (8014358 <__swbuf_r+0x98>)
 80142d4:	429c      	cmp	r4, r3
 80142d6:	d12b      	bne.n	8014330 <__swbuf_r+0x70>
 80142d8:	686c      	ldr	r4, [r5, #4]
 80142da:	69a3      	ldr	r3, [r4, #24]
 80142dc:	60a3      	str	r3, [r4, #8]
 80142de:	89a3      	ldrh	r3, [r4, #12]
 80142e0:	071a      	lsls	r2, r3, #28
 80142e2:	d52f      	bpl.n	8014344 <__swbuf_r+0x84>
 80142e4:	6923      	ldr	r3, [r4, #16]
 80142e6:	b36b      	cbz	r3, 8014344 <__swbuf_r+0x84>
 80142e8:	6923      	ldr	r3, [r4, #16]
 80142ea:	6820      	ldr	r0, [r4, #0]
 80142ec:	1ac0      	subs	r0, r0, r3
 80142ee:	6963      	ldr	r3, [r4, #20]
 80142f0:	b2f6      	uxtb	r6, r6
 80142f2:	4283      	cmp	r3, r0
 80142f4:	4637      	mov	r7, r6
 80142f6:	dc04      	bgt.n	8014302 <__swbuf_r+0x42>
 80142f8:	4621      	mov	r1, r4
 80142fa:	4628      	mov	r0, r5
 80142fc:	f000 ffa0 	bl	8015240 <_fflush_r>
 8014300:	bb30      	cbnz	r0, 8014350 <__swbuf_r+0x90>
 8014302:	68a3      	ldr	r3, [r4, #8]
 8014304:	3b01      	subs	r3, #1
 8014306:	60a3      	str	r3, [r4, #8]
 8014308:	6823      	ldr	r3, [r4, #0]
 801430a:	1c5a      	adds	r2, r3, #1
 801430c:	6022      	str	r2, [r4, #0]
 801430e:	701e      	strb	r6, [r3, #0]
 8014310:	6963      	ldr	r3, [r4, #20]
 8014312:	3001      	adds	r0, #1
 8014314:	4283      	cmp	r3, r0
 8014316:	d004      	beq.n	8014322 <__swbuf_r+0x62>
 8014318:	89a3      	ldrh	r3, [r4, #12]
 801431a:	07db      	lsls	r3, r3, #31
 801431c:	d506      	bpl.n	801432c <__swbuf_r+0x6c>
 801431e:	2e0a      	cmp	r6, #10
 8014320:	d104      	bne.n	801432c <__swbuf_r+0x6c>
 8014322:	4621      	mov	r1, r4
 8014324:	4628      	mov	r0, r5
 8014326:	f000 ff8b 	bl	8015240 <_fflush_r>
 801432a:	b988      	cbnz	r0, 8014350 <__swbuf_r+0x90>
 801432c:	4638      	mov	r0, r7
 801432e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014330:	4b0a      	ldr	r3, [pc, #40]	; (801435c <__swbuf_r+0x9c>)
 8014332:	429c      	cmp	r4, r3
 8014334:	d101      	bne.n	801433a <__swbuf_r+0x7a>
 8014336:	68ac      	ldr	r4, [r5, #8]
 8014338:	e7cf      	b.n	80142da <__swbuf_r+0x1a>
 801433a:	4b09      	ldr	r3, [pc, #36]	; (8014360 <__swbuf_r+0xa0>)
 801433c:	429c      	cmp	r4, r3
 801433e:	bf08      	it	eq
 8014340:	68ec      	ldreq	r4, [r5, #12]
 8014342:	e7ca      	b.n	80142da <__swbuf_r+0x1a>
 8014344:	4621      	mov	r1, r4
 8014346:	4628      	mov	r0, r5
 8014348:	f000 f80c 	bl	8014364 <__swsetup_r>
 801434c:	2800      	cmp	r0, #0
 801434e:	d0cb      	beq.n	80142e8 <__swbuf_r+0x28>
 8014350:	f04f 37ff 	mov.w	r7, #4294967295
 8014354:	e7ea      	b.n	801432c <__swbuf_r+0x6c>
 8014356:	bf00      	nop
 8014358:	080254ec 	.word	0x080254ec
 801435c:	0802550c 	.word	0x0802550c
 8014360:	080254cc 	.word	0x080254cc

08014364 <__swsetup_r>:
 8014364:	4b32      	ldr	r3, [pc, #200]	; (8014430 <__swsetup_r+0xcc>)
 8014366:	b570      	push	{r4, r5, r6, lr}
 8014368:	681d      	ldr	r5, [r3, #0]
 801436a:	4606      	mov	r6, r0
 801436c:	460c      	mov	r4, r1
 801436e:	b125      	cbz	r5, 801437a <__swsetup_r+0x16>
 8014370:	69ab      	ldr	r3, [r5, #24]
 8014372:	b913      	cbnz	r3, 801437a <__swsetup_r+0x16>
 8014374:	4628      	mov	r0, r5
 8014376:	f000 fff7 	bl	8015368 <__sinit>
 801437a:	4b2e      	ldr	r3, [pc, #184]	; (8014434 <__swsetup_r+0xd0>)
 801437c:	429c      	cmp	r4, r3
 801437e:	d10f      	bne.n	80143a0 <__swsetup_r+0x3c>
 8014380:	686c      	ldr	r4, [r5, #4]
 8014382:	89a3      	ldrh	r3, [r4, #12]
 8014384:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8014388:	0719      	lsls	r1, r3, #28
 801438a:	d42c      	bmi.n	80143e6 <__swsetup_r+0x82>
 801438c:	06dd      	lsls	r5, r3, #27
 801438e:	d411      	bmi.n	80143b4 <__swsetup_r+0x50>
 8014390:	2309      	movs	r3, #9
 8014392:	6033      	str	r3, [r6, #0]
 8014394:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8014398:	81a3      	strh	r3, [r4, #12]
 801439a:	f04f 30ff 	mov.w	r0, #4294967295
 801439e:	e03e      	b.n	801441e <__swsetup_r+0xba>
 80143a0:	4b25      	ldr	r3, [pc, #148]	; (8014438 <__swsetup_r+0xd4>)
 80143a2:	429c      	cmp	r4, r3
 80143a4:	d101      	bne.n	80143aa <__swsetup_r+0x46>
 80143a6:	68ac      	ldr	r4, [r5, #8]
 80143a8:	e7eb      	b.n	8014382 <__swsetup_r+0x1e>
 80143aa:	4b24      	ldr	r3, [pc, #144]	; (801443c <__swsetup_r+0xd8>)
 80143ac:	429c      	cmp	r4, r3
 80143ae:	bf08      	it	eq
 80143b0:	68ec      	ldreq	r4, [r5, #12]
 80143b2:	e7e6      	b.n	8014382 <__swsetup_r+0x1e>
 80143b4:	0758      	lsls	r0, r3, #29
 80143b6:	d512      	bpl.n	80143de <__swsetup_r+0x7a>
 80143b8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80143ba:	b141      	cbz	r1, 80143ce <__swsetup_r+0x6a>
 80143bc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80143c0:	4299      	cmp	r1, r3
 80143c2:	d002      	beq.n	80143ca <__swsetup_r+0x66>
 80143c4:	4630      	mov	r0, r6
 80143c6:	f7fe fab7 	bl	8012938 <_free_r>
 80143ca:	2300      	movs	r3, #0
 80143cc:	6363      	str	r3, [r4, #52]	; 0x34
 80143ce:	89a3      	ldrh	r3, [r4, #12]
 80143d0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80143d4:	81a3      	strh	r3, [r4, #12]
 80143d6:	2300      	movs	r3, #0
 80143d8:	6063      	str	r3, [r4, #4]
 80143da:	6923      	ldr	r3, [r4, #16]
 80143dc:	6023      	str	r3, [r4, #0]
 80143de:	89a3      	ldrh	r3, [r4, #12]
 80143e0:	f043 0308 	orr.w	r3, r3, #8
 80143e4:	81a3      	strh	r3, [r4, #12]
 80143e6:	6923      	ldr	r3, [r4, #16]
 80143e8:	b94b      	cbnz	r3, 80143fe <__swsetup_r+0x9a>
 80143ea:	89a3      	ldrh	r3, [r4, #12]
 80143ec:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80143f0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80143f4:	d003      	beq.n	80143fe <__swsetup_r+0x9a>
 80143f6:	4621      	mov	r1, r4
 80143f8:	4630      	mov	r0, r6
 80143fa:	f001 fbed 	bl	8015bd8 <__smakebuf_r>
 80143fe:	89a0      	ldrh	r0, [r4, #12]
 8014400:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8014404:	f010 0301 	ands.w	r3, r0, #1
 8014408:	d00a      	beq.n	8014420 <__swsetup_r+0xbc>
 801440a:	2300      	movs	r3, #0
 801440c:	60a3      	str	r3, [r4, #8]
 801440e:	6963      	ldr	r3, [r4, #20]
 8014410:	425b      	negs	r3, r3
 8014412:	61a3      	str	r3, [r4, #24]
 8014414:	6923      	ldr	r3, [r4, #16]
 8014416:	b943      	cbnz	r3, 801442a <__swsetup_r+0xc6>
 8014418:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 801441c:	d1ba      	bne.n	8014394 <__swsetup_r+0x30>
 801441e:	bd70      	pop	{r4, r5, r6, pc}
 8014420:	0781      	lsls	r1, r0, #30
 8014422:	bf58      	it	pl
 8014424:	6963      	ldrpl	r3, [r4, #20]
 8014426:	60a3      	str	r3, [r4, #8]
 8014428:	e7f4      	b.n	8014414 <__swsetup_r+0xb0>
 801442a:	2000      	movs	r0, #0
 801442c:	e7f7      	b.n	801441e <__swsetup_r+0xba>
 801442e:	bf00      	nop
 8014430:	200000c8 	.word	0x200000c8
 8014434:	080254ec 	.word	0x080254ec
 8014438:	0802550c 	.word	0x0802550c
 801443c:	080254cc 	.word	0x080254cc

08014440 <quorem>:
 8014440:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014444:	6903      	ldr	r3, [r0, #16]
 8014446:	690c      	ldr	r4, [r1, #16]
 8014448:	42a3      	cmp	r3, r4
 801444a:	4607      	mov	r7, r0
 801444c:	f2c0 8081 	blt.w	8014552 <quorem+0x112>
 8014450:	3c01      	subs	r4, #1
 8014452:	f101 0814 	add.w	r8, r1, #20
 8014456:	f100 0514 	add.w	r5, r0, #20
 801445a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801445e:	9301      	str	r3, [sp, #4]
 8014460:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8014464:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8014468:	3301      	adds	r3, #1
 801446a:	429a      	cmp	r2, r3
 801446c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8014470:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8014474:	fbb2 f6f3 	udiv	r6, r2, r3
 8014478:	d331      	bcc.n	80144de <quorem+0x9e>
 801447a:	f04f 0e00 	mov.w	lr, #0
 801447e:	4640      	mov	r0, r8
 8014480:	46ac      	mov	ip, r5
 8014482:	46f2      	mov	sl, lr
 8014484:	f850 2b04 	ldr.w	r2, [r0], #4
 8014488:	b293      	uxth	r3, r2
 801448a:	fb06 e303 	mla	r3, r6, r3, lr
 801448e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8014492:	b29b      	uxth	r3, r3
 8014494:	ebaa 0303 	sub.w	r3, sl, r3
 8014498:	f8dc a000 	ldr.w	sl, [ip]
 801449c:	0c12      	lsrs	r2, r2, #16
 801449e:	fa13 f38a 	uxtah	r3, r3, sl
 80144a2:	fb06 e202 	mla	r2, r6, r2, lr
 80144a6:	9300      	str	r3, [sp, #0]
 80144a8:	9b00      	ldr	r3, [sp, #0]
 80144aa:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80144ae:	b292      	uxth	r2, r2
 80144b0:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80144b4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80144b8:	f8bd 3000 	ldrh.w	r3, [sp]
 80144bc:	4581      	cmp	r9, r0
 80144be:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80144c2:	f84c 3b04 	str.w	r3, [ip], #4
 80144c6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80144ca:	d2db      	bcs.n	8014484 <quorem+0x44>
 80144cc:	f855 300b 	ldr.w	r3, [r5, fp]
 80144d0:	b92b      	cbnz	r3, 80144de <quorem+0x9e>
 80144d2:	9b01      	ldr	r3, [sp, #4]
 80144d4:	3b04      	subs	r3, #4
 80144d6:	429d      	cmp	r5, r3
 80144d8:	461a      	mov	r2, r3
 80144da:	d32e      	bcc.n	801453a <quorem+0xfa>
 80144dc:	613c      	str	r4, [r7, #16]
 80144de:	4638      	mov	r0, r7
 80144e0:	f001 fea4 	bl	801622c <__mcmp>
 80144e4:	2800      	cmp	r0, #0
 80144e6:	db24      	blt.n	8014532 <quorem+0xf2>
 80144e8:	3601      	adds	r6, #1
 80144ea:	4628      	mov	r0, r5
 80144ec:	f04f 0c00 	mov.w	ip, #0
 80144f0:	f858 2b04 	ldr.w	r2, [r8], #4
 80144f4:	f8d0 e000 	ldr.w	lr, [r0]
 80144f8:	b293      	uxth	r3, r2
 80144fa:	ebac 0303 	sub.w	r3, ip, r3
 80144fe:	0c12      	lsrs	r2, r2, #16
 8014500:	fa13 f38e 	uxtah	r3, r3, lr
 8014504:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8014508:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801450c:	b29b      	uxth	r3, r3
 801450e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8014512:	45c1      	cmp	r9, r8
 8014514:	f840 3b04 	str.w	r3, [r0], #4
 8014518:	ea4f 4c22 	mov.w	ip, r2, asr #16
 801451c:	d2e8      	bcs.n	80144f0 <quorem+0xb0>
 801451e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8014522:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8014526:	b922      	cbnz	r2, 8014532 <quorem+0xf2>
 8014528:	3b04      	subs	r3, #4
 801452a:	429d      	cmp	r5, r3
 801452c:	461a      	mov	r2, r3
 801452e:	d30a      	bcc.n	8014546 <quorem+0x106>
 8014530:	613c      	str	r4, [r7, #16]
 8014532:	4630      	mov	r0, r6
 8014534:	b003      	add	sp, #12
 8014536:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801453a:	6812      	ldr	r2, [r2, #0]
 801453c:	3b04      	subs	r3, #4
 801453e:	2a00      	cmp	r2, #0
 8014540:	d1cc      	bne.n	80144dc <quorem+0x9c>
 8014542:	3c01      	subs	r4, #1
 8014544:	e7c7      	b.n	80144d6 <quorem+0x96>
 8014546:	6812      	ldr	r2, [r2, #0]
 8014548:	3b04      	subs	r3, #4
 801454a:	2a00      	cmp	r2, #0
 801454c:	d1f0      	bne.n	8014530 <quorem+0xf0>
 801454e:	3c01      	subs	r4, #1
 8014550:	e7eb      	b.n	801452a <quorem+0xea>
 8014552:	2000      	movs	r0, #0
 8014554:	e7ee      	b.n	8014534 <quorem+0xf4>
	...

08014558 <_dtoa_r>:
 8014558:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801455c:	ed2d 8b04 	vpush	{d8-d9}
 8014560:	ec57 6b10 	vmov	r6, r7, d0
 8014564:	b093      	sub	sp, #76	; 0x4c
 8014566:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8014568:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 801456c:	9106      	str	r1, [sp, #24]
 801456e:	ee10 aa10 	vmov	sl, s0
 8014572:	4604      	mov	r4, r0
 8014574:	9209      	str	r2, [sp, #36]	; 0x24
 8014576:	930c      	str	r3, [sp, #48]	; 0x30
 8014578:	46bb      	mov	fp, r7
 801457a:	b975      	cbnz	r5, 801459a <_dtoa_r+0x42>
 801457c:	2010      	movs	r0, #16
 801457e:	f7fe f9b5 	bl	80128ec <malloc>
 8014582:	4602      	mov	r2, r0
 8014584:	6260      	str	r0, [r4, #36]	; 0x24
 8014586:	b920      	cbnz	r0, 8014592 <_dtoa_r+0x3a>
 8014588:	4ba7      	ldr	r3, [pc, #668]	; (8014828 <_dtoa_r+0x2d0>)
 801458a:	21ea      	movs	r1, #234	; 0xea
 801458c:	48a7      	ldr	r0, [pc, #668]	; (801482c <_dtoa_r+0x2d4>)
 801458e:	f002 fa37 	bl	8016a00 <__assert_func>
 8014592:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8014596:	6005      	str	r5, [r0, #0]
 8014598:	60c5      	str	r5, [r0, #12]
 801459a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801459c:	6819      	ldr	r1, [r3, #0]
 801459e:	b151      	cbz	r1, 80145b6 <_dtoa_r+0x5e>
 80145a0:	685a      	ldr	r2, [r3, #4]
 80145a2:	604a      	str	r2, [r1, #4]
 80145a4:	2301      	movs	r3, #1
 80145a6:	4093      	lsls	r3, r2
 80145a8:	608b      	str	r3, [r1, #8]
 80145aa:	4620      	mov	r0, r4
 80145ac:	f001 fbb2 	bl	8015d14 <_Bfree>
 80145b0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80145b2:	2200      	movs	r2, #0
 80145b4:	601a      	str	r2, [r3, #0]
 80145b6:	1e3b      	subs	r3, r7, #0
 80145b8:	bfaa      	itet	ge
 80145ba:	2300      	movge	r3, #0
 80145bc:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 80145c0:	f8c8 3000 	strge.w	r3, [r8]
 80145c4:	4b9a      	ldr	r3, [pc, #616]	; (8014830 <_dtoa_r+0x2d8>)
 80145c6:	bfbc      	itt	lt
 80145c8:	2201      	movlt	r2, #1
 80145ca:	f8c8 2000 	strlt.w	r2, [r8]
 80145ce:	ea33 030b 	bics.w	r3, r3, fp
 80145d2:	d11b      	bne.n	801460c <_dtoa_r+0xb4>
 80145d4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80145d6:	f242 730f 	movw	r3, #9999	; 0x270f
 80145da:	6013      	str	r3, [r2, #0]
 80145dc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80145e0:	4333      	orrs	r3, r6
 80145e2:	f000 8592 	beq.w	801510a <_dtoa_r+0xbb2>
 80145e6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80145e8:	b963      	cbnz	r3, 8014604 <_dtoa_r+0xac>
 80145ea:	4b92      	ldr	r3, [pc, #584]	; (8014834 <_dtoa_r+0x2dc>)
 80145ec:	e022      	b.n	8014634 <_dtoa_r+0xdc>
 80145ee:	4b92      	ldr	r3, [pc, #584]	; (8014838 <_dtoa_r+0x2e0>)
 80145f0:	9301      	str	r3, [sp, #4]
 80145f2:	3308      	adds	r3, #8
 80145f4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80145f6:	6013      	str	r3, [r2, #0]
 80145f8:	9801      	ldr	r0, [sp, #4]
 80145fa:	b013      	add	sp, #76	; 0x4c
 80145fc:	ecbd 8b04 	vpop	{d8-d9}
 8014600:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014604:	4b8b      	ldr	r3, [pc, #556]	; (8014834 <_dtoa_r+0x2dc>)
 8014606:	9301      	str	r3, [sp, #4]
 8014608:	3303      	adds	r3, #3
 801460a:	e7f3      	b.n	80145f4 <_dtoa_r+0x9c>
 801460c:	2200      	movs	r2, #0
 801460e:	2300      	movs	r3, #0
 8014610:	4650      	mov	r0, sl
 8014612:	4659      	mov	r1, fp
 8014614:	f7ec fa70 	bl	8000af8 <__aeabi_dcmpeq>
 8014618:	ec4b ab19 	vmov	d9, sl, fp
 801461c:	4680      	mov	r8, r0
 801461e:	b158      	cbz	r0, 8014638 <_dtoa_r+0xe0>
 8014620:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8014622:	2301      	movs	r3, #1
 8014624:	6013      	str	r3, [r2, #0]
 8014626:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8014628:	2b00      	cmp	r3, #0
 801462a:	f000 856b 	beq.w	8015104 <_dtoa_r+0xbac>
 801462e:	4883      	ldr	r0, [pc, #524]	; (801483c <_dtoa_r+0x2e4>)
 8014630:	6018      	str	r0, [r3, #0]
 8014632:	1e43      	subs	r3, r0, #1
 8014634:	9301      	str	r3, [sp, #4]
 8014636:	e7df      	b.n	80145f8 <_dtoa_r+0xa0>
 8014638:	ec4b ab10 	vmov	d0, sl, fp
 801463c:	aa10      	add	r2, sp, #64	; 0x40
 801463e:	a911      	add	r1, sp, #68	; 0x44
 8014640:	4620      	mov	r0, r4
 8014642:	f001 ff15 	bl	8016470 <__d2b>
 8014646:	f3cb 550a 	ubfx	r5, fp, #20, #11
 801464a:	ee08 0a10 	vmov	s16, r0
 801464e:	2d00      	cmp	r5, #0
 8014650:	f000 8084 	beq.w	801475c <_dtoa_r+0x204>
 8014654:	ee19 3a90 	vmov	r3, s19
 8014658:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801465c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8014660:	4656      	mov	r6, sl
 8014662:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8014666:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 801466a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 801466e:	4b74      	ldr	r3, [pc, #464]	; (8014840 <_dtoa_r+0x2e8>)
 8014670:	2200      	movs	r2, #0
 8014672:	4630      	mov	r0, r6
 8014674:	4639      	mov	r1, r7
 8014676:	f7eb fe1f 	bl	80002b8 <__aeabi_dsub>
 801467a:	a365      	add	r3, pc, #404	; (adr r3, 8014810 <_dtoa_r+0x2b8>)
 801467c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014680:	f7eb ffd2 	bl	8000628 <__aeabi_dmul>
 8014684:	a364      	add	r3, pc, #400	; (adr r3, 8014818 <_dtoa_r+0x2c0>)
 8014686:	e9d3 2300 	ldrd	r2, r3, [r3]
 801468a:	f7eb fe17 	bl	80002bc <__adddf3>
 801468e:	4606      	mov	r6, r0
 8014690:	4628      	mov	r0, r5
 8014692:	460f      	mov	r7, r1
 8014694:	f7eb ff5e 	bl	8000554 <__aeabi_i2d>
 8014698:	a361      	add	r3, pc, #388	; (adr r3, 8014820 <_dtoa_r+0x2c8>)
 801469a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801469e:	f7eb ffc3 	bl	8000628 <__aeabi_dmul>
 80146a2:	4602      	mov	r2, r0
 80146a4:	460b      	mov	r3, r1
 80146a6:	4630      	mov	r0, r6
 80146a8:	4639      	mov	r1, r7
 80146aa:	f7eb fe07 	bl	80002bc <__adddf3>
 80146ae:	4606      	mov	r6, r0
 80146b0:	460f      	mov	r7, r1
 80146b2:	f7ec fa69 	bl	8000b88 <__aeabi_d2iz>
 80146b6:	2200      	movs	r2, #0
 80146b8:	9000      	str	r0, [sp, #0]
 80146ba:	2300      	movs	r3, #0
 80146bc:	4630      	mov	r0, r6
 80146be:	4639      	mov	r1, r7
 80146c0:	f7ec fa24 	bl	8000b0c <__aeabi_dcmplt>
 80146c4:	b150      	cbz	r0, 80146dc <_dtoa_r+0x184>
 80146c6:	9800      	ldr	r0, [sp, #0]
 80146c8:	f7eb ff44 	bl	8000554 <__aeabi_i2d>
 80146cc:	4632      	mov	r2, r6
 80146ce:	463b      	mov	r3, r7
 80146d0:	f7ec fa12 	bl	8000af8 <__aeabi_dcmpeq>
 80146d4:	b910      	cbnz	r0, 80146dc <_dtoa_r+0x184>
 80146d6:	9b00      	ldr	r3, [sp, #0]
 80146d8:	3b01      	subs	r3, #1
 80146da:	9300      	str	r3, [sp, #0]
 80146dc:	9b00      	ldr	r3, [sp, #0]
 80146de:	2b16      	cmp	r3, #22
 80146e0:	d85a      	bhi.n	8014798 <_dtoa_r+0x240>
 80146e2:	9a00      	ldr	r2, [sp, #0]
 80146e4:	4b57      	ldr	r3, [pc, #348]	; (8014844 <_dtoa_r+0x2ec>)
 80146e6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80146ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80146ee:	ec51 0b19 	vmov	r0, r1, d9
 80146f2:	f7ec fa0b 	bl	8000b0c <__aeabi_dcmplt>
 80146f6:	2800      	cmp	r0, #0
 80146f8:	d050      	beq.n	801479c <_dtoa_r+0x244>
 80146fa:	9b00      	ldr	r3, [sp, #0]
 80146fc:	3b01      	subs	r3, #1
 80146fe:	9300      	str	r3, [sp, #0]
 8014700:	2300      	movs	r3, #0
 8014702:	930b      	str	r3, [sp, #44]	; 0x2c
 8014704:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8014706:	1b5d      	subs	r5, r3, r5
 8014708:	1e6b      	subs	r3, r5, #1
 801470a:	9305      	str	r3, [sp, #20]
 801470c:	bf45      	ittet	mi
 801470e:	f1c5 0301 	rsbmi	r3, r5, #1
 8014712:	9304      	strmi	r3, [sp, #16]
 8014714:	2300      	movpl	r3, #0
 8014716:	2300      	movmi	r3, #0
 8014718:	bf4c      	ite	mi
 801471a:	9305      	strmi	r3, [sp, #20]
 801471c:	9304      	strpl	r3, [sp, #16]
 801471e:	9b00      	ldr	r3, [sp, #0]
 8014720:	2b00      	cmp	r3, #0
 8014722:	db3d      	blt.n	80147a0 <_dtoa_r+0x248>
 8014724:	9b05      	ldr	r3, [sp, #20]
 8014726:	9a00      	ldr	r2, [sp, #0]
 8014728:	920a      	str	r2, [sp, #40]	; 0x28
 801472a:	4413      	add	r3, r2
 801472c:	9305      	str	r3, [sp, #20]
 801472e:	2300      	movs	r3, #0
 8014730:	9307      	str	r3, [sp, #28]
 8014732:	9b06      	ldr	r3, [sp, #24]
 8014734:	2b09      	cmp	r3, #9
 8014736:	f200 8089 	bhi.w	801484c <_dtoa_r+0x2f4>
 801473a:	2b05      	cmp	r3, #5
 801473c:	bfc4      	itt	gt
 801473e:	3b04      	subgt	r3, #4
 8014740:	9306      	strgt	r3, [sp, #24]
 8014742:	9b06      	ldr	r3, [sp, #24]
 8014744:	f1a3 0302 	sub.w	r3, r3, #2
 8014748:	bfcc      	ite	gt
 801474a:	2500      	movgt	r5, #0
 801474c:	2501      	movle	r5, #1
 801474e:	2b03      	cmp	r3, #3
 8014750:	f200 8087 	bhi.w	8014862 <_dtoa_r+0x30a>
 8014754:	e8df f003 	tbb	[pc, r3]
 8014758:	59383a2d 	.word	0x59383a2d
 801475c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8014760:	441d      	add	r5, r3
 8014762:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8014766:	2b20      	cmp	r3, #32
 8014768:	bfc1      	itttt	gt
 801476a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 801476e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8014772:	fa0b f303 	lslgt.w	r3, fp, r3
 8014776:	fa26 f000 	lsrgt.w	r0, r6, r0
 801477a:	bfda      	itte	le
 801477c:	f1c3 0320 	rsble	r3, r3, #32
 8014780:	fa06 f003 	lslle.w	r0, r6, r3
 8014784:	4318      	orrgt	r0, r3
 8014786:	f7eb fed5 	bl	8000534 <__aeabi_ui2d>
 801478a:	2301      	movs	r3, #1
 801478c:	4606      	mov	r6, r0
 801478e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8014792:	3d01      	subs	r5, #1
 8014794:	930e      	str	r3, [sp, #56]	; 0x38
 8014796:	e76a      	b.n	801466e <_dtoa_r+0x116>
 8014798:	2301      	movs	r3, #1
 801479a:	e7b2      	b.n	8014702 <_dtoa_r+0x1aa>
 801479c:	900b      	str	r0, [sp, #44]	; 0x2c
 801479e:	e7b1      	b.n	8014704 <_dtoa_r+0x1ac>
 80147a0:	9b04      	ldr	r3, [sp, #16]
 80147a2:	9a00      	ldr	r2, [sp, #0]
 80147a4:	1a9b      	subs	r3, r3, r2
 80147a6:	9304      	str	r3, [sp, #16]
 80147a8:	4253      	negs	r3, r2
 80147aa:	9307      	str	r3, [sp, #28]
 80147ac:	2300      	movs	r3, #0
 80147ae:	930a      	str	r3, [sp, #40]	; 0x28
 80147b0:	e7bf      	b.n	8014732 <_dtoa_r+0x1da>
 80147b2:	2300      	movs	r3, #0
 80147b4:	9308      	str	r3, [sp, #32]
 80147b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80147b8:	2b00      	cmp	r3, #0
 80147ba:	dc55      	bgt.n	8014868 <_dtoa_r+0x310>
 80147bc:	2301      	movs	r3, #1
 80147be:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80147c2:	461a      	mov	r2, r3
 80147c4:	9209      	str	r2, [sp, #36]	; 0x24
 80147c6:	e00c      	b.n	80147e2 <_dtoa_r+0x28a>
 80147c8:	2301      	movs	r3, #1
 80147ca:	e7f3      	b.n	80147b4 <_dtoa_r+0x25c>
 80147cc:	2300      	movs	r3, #0
 80147ce:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80147d0:	9308      	str	r3, [sp, #32]
 80147d2:	9b00      	ldr	r3, [sp, #0]
 80147d4:	4413      	add	r3, r2
 80147d6:	9302      	str	r3, [sp, #8]
 80147d8:	3301      	adds	r3, #1
 80147da:	2b01      	cmp	r3, #1
 80147dc:	9303      	str	r3, [sp, #12]
 80147de:	bfb8      	it	lt
 80147e0:	2301      	movlt	r3, #1
 80147e2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80147e4:	2200      	movs	r2, #0
 80147e6:	6042      	str	r2, [r0, #4]
 80147e8:	2204      	movs	r2, #4
 80147ea:	f102 0614 	add.w	r6, r2, #20
 80147ee:	429e      	cmp	r6, r3
 80147f0:	6841      	ldr	r1, [r0, #4]
 80147f2:	d93d      	bls.n	8014870 <_dtoa_r+0x318>
 80147f4:	4620      	mov	r0, r4
 80147f6:	f001 fa4d 	bl	8015c94 <_Balloc>
 80147fa:	9001      	str	r0, [sp, #4]
 80147fc:	2800      	cmp	r0, #0
 80147fe:	d13b      	bne.n	8014878 <_dtoa_r+0x320>
 8014800:	4b11      	ldr	r3, [pc, #68]	; (8014848 <_dtoa_r+0x2f0>)
 8014802:	4602      	mov	r2, r0
 8014804:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8014808:	e6c0      	b.n	801458c <_dtoa_r+0x34>
 801480a:	2301      	movs	r3, #1
 801480c:	e7df      	b.n	80147ce <_dtoa_r+0x276>
 801480e:	bf00      	nop
 8014810:	636f4361 	.word	0x636f4361
 8014814:	3fd287a7 	.word	0x3fd287a7
 8014818:	8b60c8b3 	.word	0x8b60c8b3
 801481c:	3fc68a28 	.word	0x3fc68a28
 8014820:	509f79fb 	.word	0x509f79fb
 8014824:	3fd34413 	.word	0x3fd34413
 8014828:	08025446 	.word	0x08025446
 801482c:	0802545d 	.word	0x0802545d
 8014830:	7ff00000 	.word	0x7ff00000
 8014834:	08025442 	.word	0x08025442
 8014838:	08025439 	.word	0x08025439
 801483c:	080252c1 	.word	0x080252c1
 8014840:	3ff80000 	.word	0x3ff80000
 8014844:	08025630 	.word	0x08025630
 8014848:	080254b8 	.word	0x080254b8
 801484c:	2501      	movs	r5, #1
 801484e:	2300      	movs	r3, #0
 8014850:	9306      	str	r3, [sp, #24]
 8014852:	9508      	str	r5, [sp, #32]
 8014854:	f04f 33ff 	mov.w	r3, #4294967295
 8014858:	e9cd 3302 	strd	r3, r3, [sp, #8]
 801485c:	2200      	movs	r2, #0
 801485e:	2312      	movs	r3, #18
 8014860:	e7b0      	b.n	80147c4 <_dtoa_r+0x26c>
 8014862:	2301      	movs	r3, #1
 8014864:	9308      	str	r3, [sp, #32]
 8014866:	e7f5      	b.n	8014854 <_dtoa_r+0x2fc>
 8014868:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801486a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 801486e:	e7b8      	b.n	80147e2 <_dtoa_r+0x28a>
 8014870:	3101      	adds	r1, #1
 8014872:	6041      	str	r1, [r0, #4]
 8014874:	0052      	lsls	r2, r2, #1
 8014876:	e7b8      	b.n	80147ea <_dtoa_r+0x292>
 8014878:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801487a:	9a01      	ldr	r2, [sp, #4]
 801487c:	601a      	str	r2, [r3, #0]
 801487e:	9b03      	ldr	r3, [sp, #12]
 8014880:	2b0e      	cmp	r3, #14
 8014882:	f200 809d 	bhi.w	80149c0 <_dtoa_r+0x468>
 8014886:	2d00      	cmp	r5, #0
 8014888:	f000 809a 	beq.w	80149c0 <_dtoa_r+0x468>
 801488c:	9b00      	ldr	r3, [sp, #0]
 801488e:	2b00      	cmp	r3, #0
 8014890:	dd32      	ble.n	80148f8 <_dtoa_r+0x3a0>
 8014892:	4ab7      	ldr	r2, [pc, #732]	; (8014b70 <_dtoa_r+0x618>)
 8014894:	f003 030f 	and.w	r3, r3, #15
 8014898:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 801489c:	e9d3 8900 	ldrd	r8, r9, [r3]
 80148a0:	9b00      	ldr	r3, [sp, #0]
 80148a2:	05d8      	lsls	r0, r3, #23
 80148a4:	ea4f 1723 	mov.w	r7, r3, asr #4
 80148a8:	d516      	bpl.n	80148d8 <_dtoa_r+0x380>
 80148aa:	4bb2      	ldr	r3, [pc, #712]	; (8014b74 <_dtoa_r+0x61c>)
 80148ac:	ec51 0b19 	vmov	r0, r1, d9
 80148b0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80148b4:	f7eb ffe2 	bl	800087c <__aeabi_ddiv>
 80148b8:	f007 070f 	and.w	r7, r7, #15
 80148bc:	4682      	mov	sl, r0
 80148be:	468b      	mov	fp, r1
 80148c0:	2503      	movs	r5, #3
 80148c2:	4eac      	ldr	r6, [pc, #688]	; (8014b74 <_dtoa_r+0x61c>)
 80148c4:	b957      	cbnz	r7, 80148dc <_dtoa_r+0x384>
 80148c6:	4642      	mov	r2, r8
 80148c8:	464b      	mov	r3, r9
 80148ca:	4650      	mov	r0, sl
 80148cc:	4659      	mov	r1, fp
 80148ce:	f7eb ffd5 	bl	800087c <__aeabi_ddiv>
 80148d2:	4682      	mov	sl, r0
 80148d4:	468b      	mov	fp, r1
 80148d6:	e028      	b.n	801492a <_dtoa_r+0x3d2>
 80148d8:	2502      	movs	r5, #2
 80148da:	e7f2      	b.n	80148c2 <_dtoa_r+0x36a>
 80148dc:	07f9      	lsls	r1, r7, #31
 80148de:	d508      	bpl.n	80148f2 <_dtoa_r+0x39a>
 80148e0:	4640      	mov	r0, r8
 80148e2:	4649      	mov	r1, r9
 80148e4:	e9d6 2300 	ldrd	r2, r3, [r6]
 80148e8:	f7eb fe9e 	bl	8000628 <__aeabi_dmul>
 80148ec:	3501      	adds	r5, #1
 80148ee:	4680      	mov	r8, r0
 80148f0:	4689      	mov	r9, r1
 80148f2:	107f      	asrs	r7, r7, #1
 80148f4:	3608      	adds	r6, #8
 80148f6:	e7e5      	b.n	80148c4 <_dtoa_r+0x36c>
 80148f8:	f000 809b 	beq.w	8014a32 <_dtoa_r+0x4da>
 80148fc:	9b00      	ldr	r3, [sp, #0]
 80148fe:	4f9d      	ldr	r7, [pc, #628]	; (8014b74 <_dtoa_r+0x61c>)
 8014900:	425e      	negs	r6, r3
 8014902:	4b9b      	ldr	r3, [pc, #620]	; (8014b70 <_dtoa_r+0x618>)
 8014904:	f006 020f 	and.w	r2, r6, #15
 8014908:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801490c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014910:	ec51 0b19 	vmov	r0, r1, d9
 8014914:	f7eb fe88 	bl	8000628 <__aeabi_dmul>
 8014918:	1136      	asrs	r6, r6, #4
 801491a:	4682      	mov	sl, r0
 801491c:	468b      	mov	fp, r1
 801491e:	2300      	movs	r3, #0
 8014920:	2502      	movs	r5, #2
 8014922:	2e00      	cmp	r6, #0
 8014924:	d17a      	bne.n	8014a1c <_dtoa_r+0x4c4>
 8014926:	2b00      	cmp	r3, #0
 8014928:	d1d3      	bne.n	80148d2 <_dtoa_r+0x37a>
 801492a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801492c:	2b00      	cmp	r3, #0
 801492e:	f000 8082 	beq.w	8014a36 <_dtoa_r+0x4de>
 8014932:	4b91      	ldr	r3, [pc, #580]	; (8014b78 <_dtoa_r+0x620>)
 8014934:	2200      	movs	r2, #0
 8014936:	4650      	mov	r0, sl
 8014938:	4659      	mov	r1, fp
 801493a:	f7ec f8e7 	bl	8000b0c <__aeabi_dcmplt>
 801493e:	2800      	cmp	r0, #0
 8014940:	d079      	beq.n	8014a36 <_dtoa_r+0x4de>
 8014942:	9b03      	ldr	r3, [sp, #12]
 8014944:	2b00      	cmp	r3, #0
 8014946:	d076      	beq.n	8014a36 <_dtoa_r+0x4de>
 8014948:	9b02      	ldr	r3, [sp, #8]
 801494a:	2b00      	cmp	r3, #0
 801494c:	dd36      	ble.n	80149bc <_dtoa_r+0x464>
 801494e:	9b00      	ldr	r3, [sp, #0]
 8014950:	4650      	mov	r0, sl
 8014952:	4659      	mov	r1, fp
 8014954:	1e5f      	subs	r7, r3, #1
 8014956:	2200      	movs	r2, #0
 8014958:	4b88      	ldr	r3, [pc, #544]	; (8014b7c <_dtoa_r+0x624>)
 801495a:	f7eb fe65 	bl	8000628 <__aeabi_dmul>
 801495e:	9e02      	ldr	r6, [sp, #8]
 8014960:	4682      	mov	sl, r0
 8014962:	468b      	mov	fp, r1
 8014964:	3501      	adds	r5, #1
 8014966:	4628      	mov	r0, r5
 8014968:	f7eb fdf4 	bl	8000554 <__aeabi_i2d>
 801496c:	4652      	mov	r2, sl
 801496e:	465b      	mov	r3, fp
 8014970:	f7eb fe5a 	bl	8000628 <__aeabi_dmul>
 8014974:	4b82      	ldr	r3, [pc, #520]	; (8014b80 <_dtoa_r+0x628>)
 8014976:	2200      	movs	r2, #0
 8014978:	f7eb fca0 	bl	80002bc <__adddf3>
 801497c:	46d0      	mov	r8, sl
 801497e:	46d9      	mov	r9, fp
 8014980:	4682      	mov	sl, r0
 8014982:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8014986:	2e00      	cmp	r6, #0
 8014988:	d158      	bne.n	8014a3c <_dtoa_r+0x4e4>
 801498a:	4b7e      	ldr	r3, [pc, #504]	; (8014b84 <_dtoa_r+0x62c>)
 801498c:	2200      	movs	r2, #0
 801498e:	4640      	mov	r0, r8
 8014990:	4649      	mov	r1, r9
 8014992:	f7eb fc91 	bl	80002b8 <__aeabi_dsub>
 8014996:	4652      	mov	r2, sl
 8014998:	465b      	mov	r3, fp
 801499a:	4680      	mov	r8, r0
 801499c:	4689      	mov	r9, r1
 801499e:	f7ec f8d3 	bl	8000b48 <__aeabi_dcmpgt>
 80149a2:	2800      	cmp	r0, #0
 80149a4:	f040 8295 	bne.w	8014ed2 <_dtoa_r+0x97a>
 80149a8:	4652      	mov	r2, sl
 80149aa:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80149ae:	4640      	mov	r0, r8
 80149b0:	4649      	mov	r1, r9
 80149b2:	f7ec f8ab 	bl	8000b0c <__aeabi_dcmplt>
 80149b6:	2800      	cmp	r0, #0
 80149b8:	f040 8289 	bne.w	8014ece <_dtoa_r+0x976>
 80149bc:	ec5b ab19 	vmov	sl, fp, d9
 80149c0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80149c2:	2b00      	cmp	r3, #0
 80149c4:	f2c0 8148 	blt.w	8014c58 <_dtoa_r+0x700>
 80149c8:	9a00      	ldr	r2, [sp, #0]
 80149ca:	2a0e      	cmp	r2, #14
 80149cc:	f300 8144 	bgt.w	8014c58 <_dtoa_r+0x700>
 80149d0:	4b67      	ldr	r3, [pc, #412]	; (8014b70 <_dtoa_r+0x618>)
 80149d2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80149d6:	e9d3 8900 	ldrd	r8, r9, [r3]
 80149da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80149dc:	2b00      	cmp	r3, #0
 80149de:	f280 80d5 	bge.w	8014b8c <_dtoa_r+0x634>
 80149e2:	9b03      	ldr	r3, [sp, #12]
 80149e4:	2b00      	cmp	r3, #0
 80149e6:	f300 80d1 	bgt.w	8014b8c <_dtoa_r+0x634>
 80149ea:	f040 826f 	bne.w	8014ecc <_dtoa_r+0x974>
 80149ee:	4b65      	ldr	r3, [pc, #404]	; (8014b84 <_dtoa_r+0x62c>)
 80149f0:	2200      	movs	r2, #0
 80149f2:	4640      	mov	r0, r8
 80149f4:	4649      	mov	r1, r9
 80149f6:	f7eb fe17 	bl	8000628 <__aeabi_dmul>
 80149fa:	4652      	mov	r2, sl
 80149fc:	465b      	mov	r3, fp
 80149fe:	f7ec f899 	bl	8000b34 <__aeabi_dcmpge>
 8014a02:	9e03      	ldr	r6, [sp, #12]
 8014a04:	4637      	mov	r7, r6
 8014a06:	2800      	cmp	r0, #0
 8014a08:	f040 8245 	bne.w	8014e96 <_dtoa_r+0x93e>
 8014a0c:	9d01      	ldr	r5, [sp, #4]
 8014a0e:	2331      	movs	r3, #49	; 0x31
 8014a10:	f805 3b01 	strb.w	r3, [r5], #1
 8014a14:	9b00      	ldr	r3, [sp, #0]
 8014a16:	3301      	adds	r3, #1
 8014a18:	9300      	str	r3, [sp, #0]
 8014a1a:	e240      	b.n	8014e9e <_dtoa_r+0x946>
 8014a1c:	07f2      	lsls	r2, r6, #31
 8014a1e:	d505      	bpl.n	8014a2c <_dtoa_r+0x4d4>
 8014a20:	e9d7 2300 	ldrd	r2, r3, [r7]
 8014a24:	f7eb fe00 	bl	8000628 <__aeabi_dmul>
 8014a28:	3501      	adds	r5, #1
 8014a2a:	2301      	movs	r3, #1
 8014a2c:	1076      	asrs	r6, r6, #1
 8014a2e:	3708      	adds	r7, #8
 8014a30:	e777      	b.n	8014922 <_dtoa_r+0x3ca>
 8014a32:	2502      	movs	r5, #2
 8014a34:	e779      	b.n	801492a <_dtoa_r+0x3d2>
 8014a36:	9f00      	ldr	r7, [sp, #0]
 8014a38:	9e03      	ldr	r6, [sp, #12]
 8014a3a:	e794      	b.n	8014966 <_dtoa_r+0x40e>
 8014a3c:	9901      	ldr	r1, [sp, #4]
 8014a3e:	4b4c      	ldr	r3, [pc, #304]	; (8014b70 <_dtoa_r+0x618>)
 8014a40:	4431      	add	r1, r6
 8014a42:	910d      	str	r1, [sp, #52]	; 0x34
 8014a44:	9908      	ldr	r1, [sp, #32]
 8014a46:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8014a4a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8014a4e:	2900      	cmp	r1, #0
 8014a50:	d043      	beq.n	8014ada <_dtoa_r+0x582>
 8014a52:	494d      	ldr	r1, [pc, #308]	; (8014b88 <_dtoa_r+0x630>)
 8014a54:	2000      	movs	r0, #0
 8014a56:	f7eb ff11 	bl	800087c <__aeabi_ddiv>
 8014a5a:	4652      	mov	r2, sl
 8014a5c:	465b      	mov	r3, fp
 8014a5e:	f7eb fc2b 	bl	80002b8 <__aeabi_dsub>
 8014a62:	9d01      	ldr	r5, [sp, #4]
 8014a64:	4682      	mov	sl, r0
 8014a66:	468b      	mov	fp, r1
 8014a68:	4649      	mov	r1, r9
 8014a6a:	4640      	mov	r0, r8
 8014a6c:	f7ec f88c 	bl	8000b88 <__aeabi_d2iz>
 8014a70:	4606      	mov	r6, r0
 8014a72:	f7eb fd6f 	bl	8000554 <__aeabi_i2d>
 8014a76:	4602      	mov	r2, r0
 8014a78:	460b      	mov	r3, r1
 8014a7a:	4640      	mov	r0, r8
 8014a7c:	4649      	mov	r1, r9
 8014a7e:	f7eb fc1b 	bl	80002b8 <__aeabi_dsub>
 8014a82:	3630      	adds	r6, #48	; 0x30
 8014a84:	f805 6b01 	strb.w	r6, [r5], #1
 8014a88:	4652      	mov	r2, sl
 8014a8a:	465b      	mov	r3, fp
 8014a8c:	4680      	mov	r8, r0
 8014a8e:	4689      	mov	r9, r1
 8014a90:	f7ec f83c 	bl	8000b0c <__aeabi_dcmplt>
 8014a94:	2800      	cmp	r0, #0
 8014a96:	d163      	bne.n	8014b60 <_dtoa_r+0x608>
 8014a98:	4642      	mov	r2, r8
 8014a9a:	464b      	mov	r3, r9
 8014a9c:	4936      	ldr	r1, [pc, #216]	; (8014b78 <_dtoa_r+0x620>)
 8014a9e:	2000      	movs	r0, #0
 8014aa0:	f7eb fc0a 	bl	80002b8 <__aeabi_dsub>
 8014aa4:	4652      	mov	r2, sl
 8014aa6:	465b      	mov	r3, fp
 8014aa8:	f7ec f830 	bl	8000b0c <__aeabi_dcmplt>
 8014aac:	2800      	cmp	r0, #0
 8014aae:	f040 80b5 	bne.w	8014c1c <_dtoa_r+0x6c4>
 8014ab2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8014ab4:	429d      	cmp	r5, r3
 8014ab6:	d081      	beq.n	80149bc <_dtoa_r+0x464>
 8014ab8:	4b30      	ldr	r3, [pc, #192]	; (8014b7c <_dtoa_r+0x624>)
 8014aba:	2200      	movs	r2, #0
 8014abc:	4650      	mov	r0, sl
 8014abe:	4659      	mov	r1, fp
 8014ac0:	f7eb fdb2 	bl	8000628 <__aeabi_dmul>
 8014ac4:	4b2d      	ldr	r3, [pc, #180]	; (8014b7c <_dtoa_r+0x624>)
 8014ac6:	4682      	mov	sl, r0
 8014ac8:	468b      	mov	fp, r1
 8014aca:	4640      	mov	r0, r8
 8014acc:	4649      	mov	r1, r9
 8014ace:	2200      	movs	r2, #0
 8014ad0:	f7eb fdaa 	bl	8000628 <__aeabi_dmul>
 8014ad4:	4680      	mov	r8, r0
 8014ad6:	4689      	mov	r9, r1
 8014ad8:	e7c6      	b.n	8014a68 <_dtoa_r+0x510>
 8014ada:	4650      	mov	r0, sl
 8014adc:	4659      	mov	r1, fp
 8014ade:	f7eb fda3 	bl	8000628 <__aeabi_dmul>
 8014ae2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8014ae4:	9d01      	ldr	r5, [sp, #4]
 8014ae6:	930f      	str	r3, [sp, #60]	; 0x3c
 8014ae8:	4682      	mov	sl, r0
 8014aea:	468b      	mov	fp, r1
 8014aec:	4649      	mov	r1, r9
 8014aee:	4640      	mov	r0, r8
 8014af0:	f7ec f84a 	bl	8000b88 <__aeabi_d2iz>
 8014af4:	4606      	mov	r6, r0
 8014af6:	f7eb fd2d 	bl	8000554 <__aeabi_i2d>
 8014afa:	3630      	adds	r6, #48	; 0x30
 8014afc:	4602      	mov	r2, r0
 8014afe:	460b      	mov	r3, r1
 8014b00:	4640      	mov	r0, r8
 8014b02:	4649      	mov	r1, r9
 8014b04:	f7eb fbd8 	bl	80002b8 <__aeabi_dsub>
 8014b08:	f805 6b01 	strb.w	r6, [r5], #1
 8014b0c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8014b0e:	429d      	cmp	r5, r3
 8014b10:	4680      	mov	r8, r0
 8014b12:	4689      	mov	r9, r1
 8014b14:	f04f 0200 	mov.w	r2, #0
 8014b18:	d124      	bne.n	8014b64 <_dtoa_r+0x60c>
 8014b1a:	4b1b      	ldr	r3, [pc, #108]	; (8014b88 <_dtoa_r+0x630>)
 8014b1c:	4650      	mov	r0, sl
 8014b1e:	4659      	mov	r1, fp
 8014b20:	f7eb fbcc 	bl	80002bc <__adddf3>
 8014b24:	4602      	mov	r2, r0
 8014b26:	460b      	mov	r3, r1
 8014b28:	4640      	mov	r0, r8
 8014b2a:	4649      	mov	r1, r9
 8014b2c:	f7ec f80c 	bl	8000b48 <__aeabi_dcmpgt>
 8014b30:	2800      	cmp	r0, #0
 8014b32:	d173      	bne.n	8014c1c <_dtoa_r+0x6c4>
 8014b34:	4652      	mov	r2, sl
 8014b36:	465b      	mov	r3, fp
 8014b38:	4913      	ldr	r1, [pc, #76]	; (8014b88 <_dtoa_r+0x630>)
 8014b3a:	2000      	movs	r0, #0
 8014b3c:	f7eb fbbc 	bl	80002b8 <__aeabi_dsub>
 8014b40:	4602      	mov	r2, r0
 8014b42:	460b      	mov	r3, r1
 8014b44:	4640      	mov	r0, r8
 8014b46:	4649      	mov	r1, r9
 8014b48:	f7eb ffe0 	bl	8000b0c <__aeabi_dcmplt>
 8014b4c:	2800      	cmp	r0, #0
 8014b4e:	f43f af35 	beq.w	80149bc <_dtoa_r+0x464>
 8014b52:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8014b54:	1e6b      	subs	r3, r5, #1
 8014b56:	930f      	str	r3, [sp, #60]	; 0x3c
 8014b58:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8014b5c:	2b30      	cmp	r3, #48	; 0x30
 8014b5e:	d0f8      	beq.n	8014b52 <_dtoa_r+0x5fa>
 8014b60:	9700      	str	r7, [sp, #0]
 8014b62:	e049      	b.n	8014bf8 <_dtoa_r+0x6a0>
 8014b64:	4b05      	ldr	r3, [pc, #20]	; (8014b7c <_dtoa_r+0x624>)
 8014b66:	f7eb fd5f 	bl	8000628 <__aeabi_dmul>
 8014b6a:	4680      	mov	r8, r0
 8014b6c:	4689      	mov	r9, r1
 8014b6e:	e7bd      	b.n	8014aec <_dtoa_r+0x594>
 8014b70:	08025630 	.word	0x08025630
 8014b74:	08025608 	.word	0x08025608
 8014b78:	3ff00000 	.word	0x3ff00000
 8014b7c:	40240000 	.word	0x40240000
 8014b80:	401c0000 	.word	0x401c0000
 8014b84:	40140000 	.word	0x40140000
 8014b88:	3fe00000 	.word	0x3fe00000
 8014b8c:	9d01      	ldr	r5, [sp, #4]
 8014b8e:	4656      	mov	r6, sl
 8014b90:	465f      	mov	r7, fp
 8014b92:	4642      	mov	r2, r8
 8014b94:	464b      	mov	r3, r9
 8014b96:	4630      	mov	r0, r6
 8014b98:	4639      	mov	r1, r7
 8014b9a:	f7eb fe6f 	bl	800087c <__aeabi_ddiv>
 8014b9e:	f7eb fff3 	bl	8000b88 <__aeabi_d2iz>
 8014ba2:	4682      	mov	sl, r0
 8014ba4:	f7eb fcd6 	bl	8000554 <__aeabi_i2d>
 8014ba8:	4642      	mov	r2, r8
 8014baa:	464b      	mov	r3, r9
 8014bac:	f7eb fd3c 	bl	8000628 <__aeabi_dmul>
 8014bb0:	4602      	mov	r2, r0
 8014bb2:	460b      	mov	r3, r1
 8014bb4:	4630      	mov	r0, r6
 8014bb6:	4639      	mov	r1, r7
 8014bb8:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8014bbc:	f7eb fb7c 	bl	80002b8 <__aeabi_dsub>
 8014bc0:	f805 6b01 	strb.w	r6, [r5], #1
 8014bc4:	9e01      	ldr	r6, [sp, #4]
 8014bc6:	9f03      	ldr	r7, [sp, #12]
 8014bc8:	1bae      	subs	r6, r5, r6
 8014bca:	42b7      	cmp	r7, r6
 8014bcc:	4602      	mov	r2, r0
 8014bce:	460b      	mov	r3, r1
 8014bd0:	d135      	bne.n	8014c3e <_dtoa_r+0x6e6>
 8014bd2:	f7eb fb73 	bl	80002bc <__adddf3>
 8014bd6:	4642      	mov	r2, r8
 8014bd8:	464b      	mov	r3, r9
 8014bda:	4606      	mov	r6, r0
 8014bdc:	460f      	mov	r7, r1
 8014bde:	f7eb ffb3 	bl	8000b48 <__aeabi_dcmpgt>
 8014be2:	b9d0      	cbnz	r0, 8014c1a <_dtoa_r+0x6c2>
 8014be4:	4642      	mov	r2, r8
 8014be6:	464b      	mov	r3, r9
 8014be8:	4630      	mov	r0, r6
 8014bea:	4639      	mov	r1, r7
 8014bec:	f7eb ff84 	bl	8000af8 <__aeabi_dcmpeq>
 8014bf0:	b110      	cbz	r0, 8014bf8 <_dtoa_r+0x6a0>
 8014bf2:	f01a 0f01 	tst.w	sl, #1
 8014bf6:	d110      	bne.n	8014c1a <_dtoa_r+0x6c2>
 8014bf8:	4620      	mov	r0, r4
 8014bfa:	ee18 1a10 	vmov	r1, s16
 8014bfe:	f001 f889 	bl	8015d14 <_Bfree>
 8014c02:	2300      	movs	r3, #0
 8014c04:	9800      	ldr	r0, [sp, #0]
 8014c06:	702b      	strb	r3, [r5, #0]
 8014c08:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014c0a:	3001      	adds	r0, #1
 8014c0c:	6018      	str	r0, [r3, #0]
 8014c0e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8014c10:	2b00      	cmp	r3, #0
 8014c12:	f43f acf1 	beq.w	80145f8 <_dtoa_r+0xa0>
 8014c16:	601d      	str	r5, [r3, #0]
 8014c18:	e4ee      	b.n	80145f8 <_dtoa_r+0xa0>
 8014c1a:	9f00      	ldr	r7, [sp, #0]
 8014c1c:	462b      	mov	r3, r5
 8014c1e:	461d      	mov	r5, r3
 8014c20:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8014c24:	2a39      	cmp	r2, #57	; 0x39
 8014c26:	d106      	bne.n	8014c36 <_dtoa_r+0x6de>
 8014c28:	9a01      	ldr	r2, [sp, #4]
 8014c2a:	429a      	cmp	r2, r3
 8014c2c:	d1f7      	bne.n	8014c1e <_dtoa_r+0x6c6>
 8014c2e:	9901      	ldr	r1, [sp, #4]
 8014c30:	2230      	movs	r2, #48	; 0x30
 8014c32:	3701      	adds	r7, #1
 8014c34:	700a      	strb	r2, [r1, #0]
 8014c36:	781a      	ldrb	r2, [r3, #0]
 8014c38:	3201      	adds	r2, #1
 8014c3a:	701a      	strb	r2, [r3, #0]
 8014c3c:	e790      	b.n	8014b60 <_dtoa_r+0x608>
 8014c3e:	4ba6      	ldr	r3, [pc, #664]	; (8014ed8 <_dtoa_r+0x980>)
 8014c40:	2200      	movs	r2, #0
 8014c42:	f7eb fcf1 	bl	8000628 <__aeabi_dmul>
 8014c46:	2200      	movs	r2, #0
 8014c48:	2300      	movs	r3, #0
 8014c4a:	4606      	mov	r6, r0
 8014c4c:	460f      	mov	r7, r1
 8014c4e:	f7eb ff53 	bl	8000af8 <__aeabi_dcmpeq>
 8014c52:	2800      	cmp	r0, #0
 8014c54:	d09d      	beq.n	8014b92 <_dtoa_r+0x63a>
 8014c56:	e7cf      	b.n	8014bf8 <_dtoa_r+0x6a0>
 8014c58:	9a08      	ldr	r2, [sp, #32]
 8014c5a:	2a00      	cmp	r2, #0
 8014c5c:	f000 80d7 	beq.w	8014e0e <_dtoa_r+0x8b6>
 8014c60:	9a06      	ldr	r2, [sp, #24]
 8014c62:	2a01      	cmp	r2, #1
 8014c64:	f300 80ba 	bgt.w	8014ddc <_dtoa_r+0x884>
 8014c68:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8014c6a:	2a00      	cmp	r2, #0
 8014c6c:	f000 80b2 	beq.w	8014dd4 <_dtoa_r+0x87c>
 8014c70:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8014c74:	9e07      	ldr	r6, [sp, #28]
 8014c76:	9d04      	ldr	r5, [sp, #16]
 8014c78:	9a04      	ldr	r2, [sp, #16]
 8014c7a:	441a      	add	r2, r3
 8014c7c:	9204      	str	r2, [sp, #16]
 8014c7e:	9a05      	ldr	r2, [sp, #20]
 8014c80:	2101      	movs	r1, #1
 8014c82:	441a      	add	r2, r3
 8014c84:	4620      	mov	r0, r4
 8014c86:	9205      	str	r2, [sp, #20]
 8014c88:	f001 f946 	bl	8015f18 <__i2b>
 8014c8c:	4607      	mov	r7, r0
 8014c8e:	2d00      	cmp	r5, #0
 8014c90:	dd0c      	ble.n	8014cac <_dtoa_r+0x754>
 8014c92:	9b05      	ldr	r3, [sp, #20]
 8014c94:	2b00      	cmp	r3, #0
 8014c96:	dd09      	ble.n	8014cac <_dtoa_r+0x754>
 8014c98:	42ab      	cmp	r3, r5
 8014c9a:	9a04      	ldr	r2, [sp, #16]
 8014c9c:	bfa8      	it	ge
 8014c9e:	462b      	movge	r3, r5
 8014ca0:	1ad2      	subs	r2, r2, r3
 8014ca2:	9204      	str	r2, [sp, #16]
 8014ca4:	9a05      	ldr	r2, [sp, #20]
 8014ca6:	1aed      	subs	r5, r5, r3
 8014ca8:	1ad3      	subs	r3, r2, r3
 8014caa:	9305      	str	r3, [sp, #20]
 8014cac:	9b07      	ldr	r3, [sp, #28]
 8014cae:	b31b      	cbz	r3, 8014cf8 <_dtoa_r+0x7a0>
 8014cb0:	9b08      	ldr	r3, [sp, #32]
 8014cb2:	2b00      	cmp	r3, #0
 8014cb4:	f000 80af 	beq.w	8014e16 <_dtoa_r+0x8be>
 8014cb8:	2e00      	cmp	r6, #0
 8014cba:	dd13      	ble.n	8014ce4 <_dtoa_r+0x78c>
 8014cbc:	4639      	mov	r1, r7
 8014cbe:	4632      	mov	r2, r6
 8014cc0:	4620      	mov	r0, r4
 8014cc2:	f001 f9e9 	bl	8016098 <__pow5mult>
 8014cc6:	ee18 2a10 	vmov	r2, s16
 8014cca:	4601      	mov	r1, r0
 8014ccc:	4607      	mov	r7, r0
 8014cce:	4620      	mov	r0, r4
 8014cd0:	f001 f938 	bl	8015f44 <__multiply>
 8014cd4:	ee18 1a10 	vmov	r1, s16
 8014cd8:	4680      	mov	r8, r0
 8014cda:	4620      	mov	r0, r4
 8014cdc:	f001 f81a 	bl	8015d14 <_Bfree>
 8014ce0:	ee08 8a10 	vmov	s16, r8
 8014ce4:	9b07      	ldr	r3, [sp, #28]
 8014ce6:	1b9a      	subs	r2, r3, r6
 8014ce8:	d006      	beq.n	8014cf8 <_dtoa_r+0x7a0>
 8014cea:	ee18 1a10 	vmov	r1, s16
 8014cee:	4620      	mov	r0, r4
 8014cf0:	f001 f9d2 	bl	8016098 <__pow5mult>
 8014cf4:	ee08 0a10 	vmov	s16, r0
 8014cf8:	2101      	movs	r1, #1
 8014cfa:	4620      	mov	r0, r4
 8014cfc:	f001 f90c 	bl	8015f18 <__i2b>
 8014d00:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014d02:	2b00      	cmp	r3, #0
 8014d04:	4606      	mov	r6, r0
 8014d06:	f340 8088 	ble.w	8014e1a <_dtoa_r+0x8c2>
 8014d0a:	461a      	mov	r2, r3
 8014d0c:	4601      	mov	r1, r0
 8014d0e:	4620      	mov	r0, r4
 8014d10:	f001 f9c2 	bl	8016098 <__pow5mult>
 8014d14:	9b06      	ldr	r3, [sp, #24]
 8014d16:	2b01      	cmp	r3, #1
 8014d18:	4606      	mov	r6, r0
 8014d1a:	f340 8081 	ble.w	8014e20 <_dtoa_r+0x8c8>
 8014d1e:	f04f 0800 	mov.w	r8, #0
 8014d22:	6933      	ldr	r3, [r6, #16]
 8014d24:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8014d28:	6918      	ldr	r0, [r3, #16]
 8014d2a:	f001 f8a5 	bl	8015e78 <__hi0bits>
 8014d2e:	f1c0 0020 	rsb	r0, r0, #32
 8014d32:	9b05      	ldr	r3, [sp, #20]
 8014d34:	4418      	add	r0, r3
 8014d36:	f010 001f 	ands.w	r0, r0, #31
 8014d3a:	f000 8092 	beq.w	8014e62 <_dtoa_r+0x90a>
 8014d3e:	f1c0 0320 	rsb	r3, r0, #32
 8014d42:	2b04      	cmp	r3, #4
 8014d44:	f340 808a 	ble.w	8014e5c <_dtoa_r+0x904>
 8014d48:	f1c0 001c 	rsb	r0, r0, #28
 8014d4c:	9b04      	ldr	r3, [sp, #16]
 8014d4e:	4403      	add	r3, r0
 8014d50:	9304      	str	r3, [sp, #16]
 8014d52:	9b05      	ldr	r3, [sp, #20]
 8014d54:	4403      	add	r3, r0
 8014d56:	4405      	add	r5, r0
 8014d58:	9305      	str	r3, [sp, #20]
 8014d5a:	9b04      	ldr	r3, [sp, #16]
 8014d5c:	2b00      	cmp	r3, #0
 8014d5e:	dd07      	ble.n	8014d70 <_dtoa_r+0x818>
 8014d60:	ee18 1a10 	vmov	r1, s16
 8014d64:	461a      	mov	r2, r3
 8014d66:	4620      	mov	r0, r4
 8014d68:	f001 f9f0 	bl	801614c <__lshift>
 8014d6c:	ee08 0a10 	vmov	s16, r0
 8014d70:	9b05      	ldr	r3, [sp, #20]
 8014d72:	2b00      	cmp	r3, #0
 8014d74:	dd05      	ble.n	8014d82 <_dtoa_r+0x82a>
 8014d76:	4631      	mov	r1, r6
 8014d78:	461a      	mov	r2, r3
 8014d7a:	4620      	mov	r0, r4
 8014d7c:	f001 f9e6 	bl	801614c <__lshift>
 8014d80:	4606      	mov	r6, r0
 8014d82:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014d84:	2b00      	cmp	r3, #0
 8014d86:	d06e      	beq.n	8014e66 <_dtoa_r+0x90e>
 8014d88:	ee18 0a10 	vmov	r0, s16
 8014d8c:	4631      	mov	r1, r6
 8014d8e:	f001 fa4d 	bl	801622c <__mcmp>
 8014d92:	2800      	cmp	r0, #0
 8014d94:	da67      	bge.n	8014e66 <_dtoa_r+0x90e>
 8014d96:	9b00      	ldr	r3, [sp, #0]
 8014d98:	3b01      	subs	r3, #1
 8014d9a:	ee18 1a10 	vmov	r1, s16
 8014d9e:	9300      	str	r3, [sp, #0]
 8014da0:	220a      	movs	r2, #10
 8014da2:	2300      	movs	r3, #0
 8014da4:	4620      	mov	r0, r4
 8014da6:	f000 ffd7 	bl	8015d58 <__multadd>
 8014daa:	9b08      	ldr	r3, [sp, #32]
 8014dac:	ee08 0a10 	vmov	s16, r0
 8014db0:	2b00      	cmp	r3, #0
 8014db2:	f000 81b1 	beq.w	8015118 <_dtoa_r+0xbc0>
 8014db6:	2300      	movs	r3, #0
 8014db8:	4639      	mov	r1, r7
 8014dba:	220a      	movs	r2, #10
 8014dbc:	4620      	mov	r0, r4
 8014dbe:	f000 ffcb 	bl	8015d58 <__multadd>
 8014dc2:	9b02      	ldr	r3, [sp, #8]
 8014dc4:	2b00      	cmp	r3, #0
 8014dc6:	4607      	mov	r7, r0
 8014dc8:	f300 808e 	bgt.w	8014ee8 <_dtoa_r+0x990>
 8014dcc:	9b06      	ldr	r3, [sp, #24]
 8014dce:	2b02      	cmp	r3, #2
 8014dd0:	dc51      	bgt.n	8014e76 <_dtoa_r+0x91e>
 8014dd2:	e089      	b.n	8014ee8 <_dtoa_r+0x990>
 8014dd4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8014dd6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8014dda:	e74b      	b.n	8014c74 <_dtoa_r+0x71c>
 8014ddc:	9b03      	ldr	r3, [sp, #12]
 8014dde:	1e5e      	subs	r6, r3, #1
 8014de0:	9b07      	ldr	r3, [sp, #28]
 8014de2:	42b3      	cmp	r3, r6
 8014de4:	bfbf      	itttt	lt
 8014de6:	9b07      	ldrlt	r3, [sp, #28]
 8014de8:	9607      	strlt	r6, [sp, #28]
 8014dea:	1af2      	sublt	r2, r6, r3
 8014dec:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8014dee:	bfb6      	itet	lt
 8014df0:	189b      	addlt	r3, r3, r2
 8014df2:	1b9e      	subge	r6, r3, r6
 8014df4:	930a      	strlt	r3, [sp, #40]	; 0x28
 8014df6:	9b03      	ldr	r3, [sp, #12]
 8014df8:	bfb8      	it	lt
 8014dfa:	2600      	movlt	r6, #0
 8014dfc:	2b00      	cmp	r3, #0
 8014dfe:	bfb7      	itett	lt
 8014e00:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8014e04:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8014e08:	1a9d      	sublt	r5, r3, r2
 8014e0a:	2300      	movlt	r3, #0
 8014e0c:	e734      	b.n	8014c78 <_dtoa_r+0x720>
 8014e0e:	9e07      	ldr	r6, [sp, #28]
 8014e10:	9d04      	ldr	r5, [sp, #16]
 8014e12:	9f08      	ldr	r7, [sp, #32]
 8014e14:	e73b      	b.n	8014c8e <_dtoa_r+0x736>
 8014e16:	9a07      	ldr	r2, [sp, #28]
 8014e18:	e767      	b.n	8014cea <_dtoa_r+0x792>
 8014e1a:	9b06      	ldr	r3, [sp, #24]
 8014e1c:	2b01      	cmp	r3, #1
 8014e1e:	dc18      	bgt.n	8014e52 <_dtoa_r+0x8fa>
 8014e20:	f1ba 0f00 	cmp.w	sl, #0
 8014e24:	d115      	bne.n	8014e52 <_dtoa_r+0x8fa>
 8014e26:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8014e2a:	b993      	cbnz	r3, 8014e52 <_dtoa_r+0x8fa>
 8014e2c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8014e30:	0d1b      	lsrs	r3, r3, #20
 8014e32:	051b      	lsls	r3, r3, #20
 8014e34:	b183      	cbz	r3, 8014e58 <_dtoa_r+0x900>
 8014e36:	9b04      	ldr	r3, [sp, #16]
 8014e38:	3301      	adds	r3, #1
 8014e3a:	9304      	str	r3, [sp, #16]
 8014e3c:	9b05      	ldr	r3, [sp, #20]
 8014e3e:	3301      	adds	r3, #1
 8014e40:	9305      	str	r3, [sp, #20]
 8014e42:	f04f 0801 	mov.w	r8, #1
 8014e46:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014e48:	2b00      	cmp	r3, #0
 8014e4a:	f47f af6a 	bne.w	8014d22 <_dtoa_r+0x7ca>
 8014e4e:	2001      	movs	r0, #1
 8014e50:	e76f      	b.n	8014d32 <_dtoa_r+0x7da>
 8014e52:	f04f 0800 	mov.w	r8, #0
 8014e56:	e7f6      	b.n	8014e46 <_dtoa_r+0x8ee>
 8014e58:	4698      	mov	r8, r3
 8014e5a:	e7f4      	b.n	8014e46 <_dtoa_r+0x8ee>
 8014e5c:	f43f af7d 	beq.w	8014d5a <_dtoa_r+0x802>
 8014e60:	4618      	mov	r0, r3
 8014e62:	301c      	adds	r0, #28
 8014e64:	e772      	b.n	8014d4c <_dtoa_r+0x7f4>
 8014e66:	9b03      	ldr	r3, [sp, #12]
 8014e68:	2b00      	cmp	r3, #0
 8014e6a:	dc37      	bgt.n	8014edc <_dtoa_r+0x984>
 8014e6c:	9b06      	ldr	r3, [sp, #24]
 8014e6e:	2b02      	cmp	r3, #2
 8014e70:	dd34      	ble.n	8014edc <_dtoa_r+0x984>
 8014e72:	9b03      	ldr	r3, [sp, #12]
 8014e74:	9302      	str	r3, [sp, #8]
 8014e76:	9b02      	ldr	r3, [sp, #8]
 8014e78:	b96b      	cbnz	r3, 8014e96 <_dtoa_r+0x93e>
 8014e7a:	4631      	mov	r1, r6
 8014e7c:	2205      	movs	r2, #5
 8014e7e:	4620      	mov	r0, r4
 8014e80:	f000 ff6a 	bl	8015d58 <__multadd>
 8014e84:	4601      	mov	r1, r0
 8014e86:	4606      	mov	r6, r0
 8014e88:	ee18 0a10 	vmov	r0, s16
 8014e8c:	f001 f9ce 	bl	801622c <__mcmp>
 8014e90:	2800      	cmp	r0, #0
 8014e92:	f73f adbb 	bgt.w	8014a0c <_dtoa_r+0x4b4>
 8014e96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014e98:	9d01      	ldr	r5, [sp, #4]
 8014e9a:	43db      	mvns	r3, r3
 8014e9c:	9300      	str	r3, [sp, #0]
 8014e9e:	f04f 0800 	mov.w	r8, #0
 8014ea2:	4631      	mov	r1, r6
 8014ea4:	4620      	mov	r0, r4
 8014ea6:	f000 ff35 	bl	8015d14 <_Bfree>
 8014eaa:	2f00      	cmp	r7, #0
 8014eac:	f43f aea4 	beq.w	8014bf8 <_dtoa_r+0x6a0>
 8014eb0:	f1b8 0f00 	cmp.w	r8, #0
 8014eb4:	d005      	beq.n	8014ec2 <_dtoa_r+0x96a>
 8014eb6:	45b8      	cmp	r8, r7
 8014eb8:	d003      	beq.n	8014ec2 <_dtoa_r+0x96a>
 8014eba:	4641      	mov	r1, r8
 8014ebc:	4620      	mov	r0, r4
 8014ebe:	f000 ff29 	bl	8015d14 <_Bfree>
 8014ec2:	4639      	mov	r1, r7
 8014ec4:	4620      	mov	r0, r4
 8014ec6:	f000 ff25 	bl	8015d14 <_Bfree>
 8014eca:	e695      	b.n	8014bf8 <_dtoa_r+0x6a0>
 8014ecc:	2600      	movs	r6, #0
 8014ece:	4637      	mov	r7, r6
 8014ed0:	e7e1      	b.n	8014e96 <_dtoa_r+0x93e>
 8014ed2:	9700      	str	r7, [sp, #0]
 8014ed4:	4637      	mov	r7, r6
 8014ed6:	e599      	b.n	8014a0c <_dtoa_r+0x4b4>
 8014ed8:	40240000 	.word	0x40240000
 8014edc:	9b08      	ldr	r3, [sp, #32]
 8014ede:	2b00      	cmp	r3, #0
 8014ee0:	f000 80ca 	beq.w	8015078 <_dtoa_r+0xb20>
 8014ee4:	9b03      	ldr	r3, [sp, #12]
 8014ee6:	9302      	str	r3, [sp, #8]
 8014ee8:	2d00      	cmp	r5, #0
 8014eea:	dd05      	ble.n	8014ef8 <_dtoa_r+0x9a0>
 8014eec:	4639      	mov	r1, r7
 8014eee:	462a      	mov	r2, r5
 8014ef0:	4620      	mov	r0, r4
 8014ef2:	f001 f92b 	bl	801614c <__lshift>
 8014ef6:	4607      	mov	r7, r0
 8014ef8:	f1b8 0f00 	cmp.w	r8, #0
 8014efc:	d05b      	beq.n	8014fb6 <_dtoa_r+0xa5e>
 8014efe:	6879      	ldr	r1, [r7, #4]
 8014f00:	4620      	mov	r0, r4
 8014f02:	f000 fec7 	bl	8015c94 <_Balloc>
 8014f06:	4605      	mov	r5, r0
 8014f08:	b928      	cbnz	r0, 8014f16 <_dtoa_r+0x9be>
 8014f0a:	4b87      	ldr	r3, [pc, #540]	; (8015128 <_dtoa_r+0xbd0>)
 8014f0c:	4602      	mov	r2, r0
 8014f0e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8014f12:	f7ff bb3b 	b.w	801458c <_dtoa_r+0x34>
 8014f16:	693a      	ldr	r2, [r7, #16]
 8014f18:	3202      	adds	r2, #2
 8014f1a:	0092      	lsls	r2, r2, #2
 8014f1c:	f107 010c 	add.w	r1, r7, #12
 8014f20:	300c      	adds	r0, #12
 8014f22:	f7fd fcf3 	bl	801290c <memcpy>
 8014f26:	2201      	movs	r2, #1
 8014f28:	4629      	mov	r1, r5
 8014f2a:	4620      	mov	r0, r4
 8014f2c:	f001 f90e 	bl	801614c <__lshift>
 8014f30:	9b01      	ldr	r3, [sp, #4]
 8014f32:	f103 0901 	add.w	r9, r3, #1
 8014f36:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8014f3a:	4413      	add	r3, r2
 8014f3c:	9305      	str	r3, [sp, #20]
 8014f3e:	f00a 0301 	and.w	r3, sl, #1
 8014f42:	46b8      	mov	r8, r7
 8014f44:	9304      	str	r3, [sp, #16]
 8014f46:	4607      	mov	r7, r0
 8014f48:	4631      	mov	r1, r6
 8014f4a:	ee18 0a10 	vmov	r0, s16
 8014f4e:	f7ff fa77 	bl	8014440 <quorem>
 8014f52:	4641      	mov	r1, r8
 8014f54:	9002      	str	r0, [sp, #8]
 8014f56:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8014f5a:	ee18 0a10 	vmov	r0, s16
 8014f5e:	f001 f965 	bl	801622c <__mcmp>
 8014f62:	463a      	mov	r2, r7
 8014f64:	9003      	str	r0, [sp, #12]
 8014f66:	4631      	mov	r1, r6
 8014f68:	4620      	mov	r0, r4
 8014f6a:	f001 f97b 	bl	8016264 <__mdiff>
 8014f6e:	68c2      	ldr	r2, [r0, #12]
 8014f70:	f109 3bff 	add.w	fp, r9, #4294967295
 8014f74:	4605      	mov	r5, r0
 8014f76:	bb02      	cbnz	r2, 8014fba <_dtoa_r+0xa62>
 8014f78:	4601      	mov	r1, r0
 8014f7a:	ee18 0a10 	vmov	r0, s16
 8014f7e:	f001 f955 	bl	801622c <__mcmp>
 8014f82:	4602      	mov	r2, r0
 8014f84:	4629      	mov	r1, r5
 8014f86:	4620      	mov	r0, r4
 8014f88:	9207      	str	r2, [sp, #28]
 8014f8a:	f000 fec3 	bl	8015d14 <_Bfree>
 8014f8e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8014f92:	ea43 0102 	orr.w	r1, r3, r2
 8014f96:	9b04      	ldr	r3, [sp, #16]
 8014f98:	430b      	orrs	r3, r1
 8014f9a:	464d      	mov	r5, r9
 8014f9c:	d10f      	bne.n	8014fbe <_dtoa_r+0xa66>
 8014f9e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8014fa2:	d02a      	beq.n	8014ffa <_dtoa_r+0xaa2>
 8014fa4:	9b03      	ldr	r3, [sp, #12]
 8014fa6:	2b00      	cmp	r3, #0
 8014fa8:	dd02      	ble.n	8014fb0 <_dtoa_r+0xa58>
 8014faa:	9b02      	ldr	r3, [sp, #8]
 8014fac:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8014fb0:	f88b a000 	strb.w	sl, [fp]
 8014fb4:	e775      	b.n	8014ea2 <_dtoa_r+0x94a>
 8014fb6:	4638      	mov	r0, r7
 8014fb8:	e7ba      	b.n	8014f30 <_dtoa_r+0x9d8>
 8014fba:	2201      	movs	r2, #1
 8014fbc:	e7e2      	b.n	8014f84 <_dtoa_r+0xa2c>
 8014fbe:	9b03      	ldr	r3, [sp, #12]
 8014fc0:	2b00      	cmp	r3, #0
 8014fc2:	db04      	blt.n	8014fce <_dtoa_r+0xa76>
 8014fc4:	9906      	ldr	r1, [sp, #24]
 8014fc6:	430b      	orrs	r3, r1
 8014fc8:	9904      	ldr	r1, [sp, #16]
 8014fca:	430b      	orrs	r3, r1
 8014fcc:	d122      	bne.n	8015014 <_dtoa_r+0xabc>
 8014fce:	2a00      	cmp	r2, #0
 8014fd0:	ddee      	ble.n	8014fb0 <_dtoa_r+0xa58>
 8014fd2:	ee18 1a10 	vmov	r1, s16
 8014fd6:	2201      	movs	r2, #1
 8014fd8:	4620      	mov	r0, r4
 8014fda:	f001 f8b7 	bl	801614c <__lshift>
 8014fde:	4631      	mov	r1, r6
 8014fe0:	ee08 0a10 	vmov	s16, r0
 8014fe4:	f001 f922 	bl	801622c <__mcmp>
 8014fe8:	2800      	cmp	r0, #0
 8014fea:	dc03      	bgt.n	8014ff4 <_dtoa_r+0xa9c>
 8014fec:	d1e0      	bne.n	8014fb0 <_dtoa_r+0xa58>
 8014fee:	f01a 0f01 	tst.w	sl, #1
 8014ff2:	d0dd      	beq.n	8014fb0 <_dtoa_r+0xa58>
 8014ff4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8014ff8:	d1d7      	bne.n	8014faa <_dtoa_r+0xa52>
 8014ffa:	2339      	movs	r3, #57	; 0x39
 8014ffc:	f88b 3000 	strb.w	r3, [fp]
 8015000:	462b      	mov	r3, r5
 8015002:	461d      	mov	r5, r3
 8015004:	3b01      	subs	r3, #1
 8015006:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 801500a:	2a39      	cmp	r2, #57	; 0x39
 801500c:	d071      	beq.n	80150f2 <_dtoa_r+0xb9a>
 801500e:	3201      	adds	r2, #1
 8015010:	701a      	strb	r2, [r3, #0]
 8015012:	e746      	b.n	8014ea2 <_dtoa_r+0x94a>
 8015014:	2a00      	cmp	r2, #0
 8015016:	dd07      	ble.n	8015028 <_dtoa_r+0xad0>
 8015018:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 801501c:	d0ed      	beq.n	8014ffa <_dtoa_r+0xaa2>
 801501e:	f10a 0301 	add.w	r3, sl, #1
 8015022:	f88b 3000 	strb.w	r3, [fp]
 8015026:	e73c      	b.n	8014ea2 <_dtoa_r+0x94a>
 8015028:	9b05      	ldr	r3, [sp, #20]
 801502a:	f809 ac01 	strb.w	sl, [r9, #-1]
 801502e:	4599      	cmp	r9, r3
 8015030:	d047      	beq.n	80150c2 <_dtoa_r+0xb6a>
 8015032:	ee18 1a10 	vmov	r1, s16
 8015036:	2300      	movs	r3, #0
 8015038:	220a      	movs	r2, #10
 801503a:	4620      	mov	r0, r4
 801503c:	f000 fe8c 	bl	8015d58 <__multadd>
 8015040:	45b8      	cmp	r8, r7
 8015042:	ee08 0a10 	vmov	s16, r0
 8015046:	f04f 0300 	mov.w	r3, #0
 801504a:	f04f 020a 	mov.w	r2, #10
 801504e:	4641      	mov	r1, r8
 8015050:	4620      	mov	r0, r4
 8015052:	d106      	bne.n	8015062 <_dtoa_r+0xb0a>
 8015054:	f000 fe80 	bl	8015d58 <__multadd>
 8015058:	4680      	mov	r8, r0
 801505a:	4607      	mov	r7, r0
 801505c:	f109 0901 	add.w	r9, r9, #1
 8015060:	e772      	b.n	8014f48 <_dtoa_r+0x9f0>
 8015062:	f000 fe79 	bl	8015d58 <__multadd>
 8015066:	4639      	mov	r1, r7
 8015068:	4680      	mov	r8, r0
 801506a:	2300      	movs	r3, #0
 801506c:	220a      	movs	r2, #10
 801506e:	4620      	mov	r0, r4
 8015070:	f000 fe72 	bl	8015d58 <__multadd>
 8015074:	4607      	mov	r7, r0
 8015076:	e7f1      	b.n	801505c <_dtoa_r+0xb04>
 8015078:	9b03      	ldr	r3, [sp, #12]
 801507a:	9302      	str	r3, [sp, #8]
 801507c:	9d01      	ldr	r5, [sp, #4]
 801507e:	ee18 0a10 	vmov	r0, s16
 8015082:	4631      	mov	r1, r6
 8015084:	f7ff f9dc 	bl	8014440 <quorem>
 8015088:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 801508c:	9b01      	ldr	r3, [sp, #4]
 801508e:	f805 ab01 	strb.w	sl, [r5], #1
 8015092:	1aea      	subs	r2, r5, r3
 8015094:	9b02      	ldr	r3, [sp, #8]
 8015096:	4293      	cmp	r3, r2
 8015098:	dd09      	ble.n	80150ae <_dtoa_r+0xb56>
 801509a:	ee18 1a10 	vmov	r1, s16
 801509e:	2300      	movs	r3, #0
 80150a0:	220a      	movs	r2, #10
 80150a2:	4620      	mov	r0, r4
 80150a4:	f000 fe58 	bl	8015d58 <__multadd>
 80150a8:	ee08 0a10 	vmov	s16, r0
 80150ac:	e7e7      	b.n	801507e <_dtoa_r+0xb26>
 80150ae:	9b02      	ldr	r3, [sp, #8]
 80150b0:	2b00      	cmp	r3, #0
 80150b2:	bfc8      	it	gt
 80150b4:	461d      	movgt	r5, r3
 80150b6:	9b01      	ldr	r3, [sp, #4]
 80150b8:	bfd8      	it	le
 80150ba:	2501      	movle	r5, #1
 80150bc:	441d      	add	r5, r3
 80150be:	f04f 0800 	mov.w	r8, #0
 80150c2:	ee18 1a10 	vmov	r1, s16
 80150c6:	2201      	movs	r2, #1
 80150c8:	4620      	mov	r0, r4
 80150ca:	f001 f83f 	bl	801614c <__lshift>
 80150ce:	4631      	mov	r1, r6
 80150d0:	ee08 0a10 	vmov	s16, r0
 80150d4:	f001 f8aa 	bl	801622c <__mcmp>
 80150d8:	2800      	cmp	r0, #0
 80150da:	dc91      	bgt.n	8015000 <_dtoa_r+0xaa8>
 80150dc:	d102      	bne.n	80150e4 <_dtoa_r+0xb8c>
 80150de:	f01a 0f01 	tst.w	sl, #1
 80150e2:	d18d      	bne.n	8015000 <_dtoa_r+0xaa8>
 80150e4:	462b      	mov	r3, r5
 80150e6:	461d      	mov	r5, r3
 80150e8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80150ec:	2a30      	cmp	r2, #48	; 0x30
 80150ee:	d0fa      	beq.n	80150e6 <_dtoa_r+0xb8e>
 80150f0:	e6d7      	b.n	8014ea2 <_dtoa_r+0x94a>
 80150f2:	9a01      	ldr	r2, [sp, #4]
 80150f4:	429a      	cmp	r2, r3
 80150f6:	d184      	bne.n	8015002 <_dtoa_r+0xaaa>
 80150f8:	9b00      	ldr	r3, [sp, #0]
 80150fa:	3301      	adds	r3, #1
 80150fc:	9300      	str	r3, [sp, #0]
 80150fe:	2331      	movs	r3, #49	; 0x31
 8015100:	7013      	strb	r3, [r2, #0]
 8015102:	e6ce      	b.n	8014ea2 <_dtoa_r+0x94a>
 8015104:	4b09      	ldr	r3, [pc, #36]	; (801512c <_dtoa_r+0xbd4>)
 8015106:	f7ff ba95 	b.w	8014634 <_dtoa_r+0xdc>
 801510a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801510c:	2b00      	cmp	r3, #0
 801510e:	f47f aa6e 	bne.w	80145ee <_dtoa_r+0x96>
 8015112:	4b07      	ldr	r3, [pc, #28]	; (8015130 <_dtoa_r+0xbd8>)
 8015114:	f7ff ba8e 	b.w	8014634 <_dtoa_r+0xdc>
 8015118:	9b02      	ldr	r3, [sp, #8]
 801511a:	2b00      	cmp	r3, #0
 801511c:	dcae      	bgt.n	801507c <_dtoa_r+0xb24>
 801511e:	9b06      	ldr	r3, [sp, #24]
 8015120:	2b02      	cmp	r3, #2
 8015122:	f73f aea8 	bgt.w	8014e76 <_dtoa_r+0x91e>
 8015126:	e7a9      	b.n	801507c <_dtoa_r+0xb24>
 8015128:	080254b8 	.word	0x080254b8
 801512c:	080252c0 	.word	0x080252c0
 8015130:	08025439 	.word	0x08025439

08015134 <__sflush_r>:
 8015134:	898a      	ldrh	r2, [r1, #12]
 8015136:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801513a:	4605      	mov	r5, r0
 801513c:	0710      	lsls	r0, r2, #28
 801513e:	460c      	mov	r4, r1
 8015140:	d458      	bmi.n	80151f4 <__sflush_r+0xc0>
 8015142:	684b      	ldr	r3, [r1, #4]
 8015144:	2b00      	cmp	r3, #0
 8015146:	dc05      	bgt.n	8015154 <__sflush_r+0x20>
 8015148:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801514a:	2b00      	cmp	r3, #0
 801514c:	dc02      	bgt.n	8015154 <__sflush_r+0x20>
 801514e:	2000      	movs	r0, #0
 8015150:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015154:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8015156:	2e00      	cmp	r6, #0
 8015158:	d0f9      	beq.n	801514e <__sflush_r+0x1a>
 801515a:	2300      	movs	r3, #0
 801515c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8015160:	682f      	ldr	r7, [r5, #0]
 8015162:	602b      	str	r3, [r5, #0]
 8015164:	d032      	beq.n	80151cc <__sflush_r+0x98>
 8015166:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8015168:	89a3      	ldrh	r3, [r4, #12]
 801516a:	075a      	lsls	r2, r3, #29
 801516c:	d505      	bpl.n	801517a <__sflush_r+0x46>
 801516e:	6863      	ldr	r3, [r4, #4]
 8015170:	1ac0      	subs	r0, r0, r3
 8015172:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8015174:	b10b      	cbz	r3, 801517a <__sflush_r+0x46>
 8015176:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8015178:	1ac0      	subs	r0, r0, r3
 801517a:	2300      	movs	r3, #0
 801517c:	4602      	mov	r2, r0
 801517e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8015180:	6a21      	ldr	r1, [r4, #32]
 8015182:	4628      	mov	r0, r5
 8015184:	47b0      	blx	r6
 8015186:	1c43      	adds	r3, r0, #1
 8015188:	89a3      	ldrh	r3, [r4, #12]
 801518a:	d106      	bne.n	801519a <__sflush_r+0x66>
 801518c:	6829      	ldr	r1, [r5, #0]
 801518e:	291d      	cmp	r1, #29
 8015190:	d82c      	bhi.n	80151ec <__sflush_r+0xb8>
 8015192:	4a2a      	ldr	r2, [pc, #168]	; (801523c <__sflush_r+0x108>)
 8015194:	40ca      	lsrs	r2, r1
 8015196:	07d6      	lsls	r6, r2, #31
 8015198:	d528      	bpl.n	80151ec <__sflush_r+0xb8>
 801519a:	2200      	movs	r2, #0
 801519c:	6062      	str	r2, [r4, #4]
 801519e:	04d9      	lsls	r1, r3, #19
 80151a0:	6922      	ldr	r2, [r4, #16]
 80151a2:	6022      	str	r2, [r4, #0]
 80151a4:	d504      	bpl.n	80151b0 <__sflush_r+0x7c>
 80151a6:	1c42      	adds	r2, r0, #1
 80151a8:	d101      	bne.n	80151ae <__sflush_r+0x7a>
 80151aa:	682b      	ldr	r3, [r5, #0]
 80151ac:	b903      	cbnz	r3, 80151b0 <__sflush_r+0x7c>
 80151ae:	6560      	str	r0, [r4, #84]	; 0x54
 80151b0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80151b2:	602f      	str	r7, [r5, #0]
 80151b4:	2900      	cmp	r1, #0
 80151b6:	d0ca      	beq.n	801514e <__sflush_r+0x1a>
 80151b8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80151bc:	4299      	cmp	r1, r3
 80151be:	d002      	beq.n	80151c6 <__sflush_r+0x92>
 80151c0:	4628      	mov	r0, r5
 80151c2:	f7fd fbb9 	bl	8012938 <_free_r>
 80151c6:	2000      	movs	r0, #0
 80151c8:	6360      	str	r0, [r4, #52]	; 0x34
 80151ca:	e7c1      	b.n	8015150 <__sflush_r+0x1c>
 80151cc:	6a21      	ldr	r1, [r4, #32]
 80151ce:	2301      	movs	r3, #1
 80151d0:	4628      	mov	r0, r5
 80151d2:	47b0      	blx	r6
 80151d4:	1c41      	adds	r1, r0, #1
 80151d6:	d1c7      	bne.n	8015168 <__sflush_r+0x34>
 80151d8:	682b      	ldr	r3, [r5, #0]
 80151da:	2b00      	cmp	r3, #0
 80151dc:	d0c4      	beq.n	8015168 <__sflush_r+0x34>
 80151de:	2b1d      	cmp	r3, #29
 80151e0:	d001      	beq.n	80151e6 <__sflush_r+0xb2>
 80151e2:	2b16      	cmp	r3, #22
 80151e4:	d101      	bne.n	80151ea <__sflush_r+0xb6>
 80151e6:	602f      	str	r7, [r5, #0]
 80151e8:	e7b1      	b.n	801514e <__sflush_r+0x1a>
 80151ea:	89a3      	ldrh	r3, [r4, #12]
 80151ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80151f0:	81a3      	strh	r3, [r4, #12]
 80151f2:	e7ad      	b.n	8015150 <__sflush_r+0x1c>
 80151f4:	690f      	ldr	r7, [r1, #16]
 80151f6:	2f00      	cmp	r7, #0
 80151f8:	d0a9      	beq.n	801514e <__sflush_r+0x1a>
 80151fa:	0793      	lsls	r3, r2, #30
 80151fc:	680e      	ldr	r6, [r1, #0]
 80151fe:	bf08      	it	eq
 8015200:	694b      	ldreq	r3, [r1, #20]
 8015202:	600f      	str	r7, [r1, #0]
 8015204:	bf18      	it	ne
 8015206:	2300      	movne	r3, #0
 8015208:	eba6 0807 	sub.w	r8, r6, r7
 801520c:	608b      	str	r3, [r1, #8]
 801520e:	f1b8 0f00 	cmp.w	r8, #0
 8015212:	dd9c      	ble.n	801514e <__sflush_r+0x1a>
 8015214:	6a21      	ldr	r1, [r4, #32]
 8015216:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8015218:	4643      	mov	r3, r8
 801521a:	463a      	mov	r2, r7
 801521c:	4628      	mov	r0, r5
 801521e:	47b0      	blx	r6
 8015220:	2800      	cmp	r0, #0
 8015222:	dc06      	bgt.n	8015232 <__sflush_r+0xfe>
 8015224:	89a3      	ldrh	r3, [r4, #12]
 8015226:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801522a:	81a3      	strh	r3, [r4, #12]
 801522c:	f04f 30ff 	mov.w	r0, #4294967295
 8015230:	e78e      	b.n	8015150 <__sflush_r+0x1c>
 8015232:	4407      	add	r7, r0
 8015234:	eba8 0800 	sub.w	r8, r8, r0
 8015238:	e7e9      	b.n	801520e <__sflush_r+0xda>
 801523a:	bf00      	nop
 801523c:	20400001 	.word	0x20400001

08015240 <_fflush_r>:
 8015240:	b538      	push	{r3, r4, r5, lr}
 8015242:	690b      	ldr	r3, [r1, #16]
 8015244:	4605      	mov	r5, r0
 8015246:	460c      	mov	r4, r1
 8015248:	b913      	cbnz	r3, 8015250 <_fflush_r+0x10>
 801524a:	2500      	movs	r5, #0
 801524c:	4628      	mov	r0, r5
 801524e:	bd38      	pop	{r3, r4, r5, pc}
 8015250:	b118      	cbz	r0, 801525a <_fflush_r+0x1a>
 8015252:	6983      	ldr	r3, [r0, #24]
 8015254:	b90b      	cbnz	r3, 801525a <_fflush_r+0x1a>
 8015256:	f000 f887 	bl	8015368 <__sinit>
 801525a:	4b14      	ldr	r3, [pc, #80]	; (80152ac <_fflush_r+0x6c>)
 801525c:	429c      	cmp	r4, r3
 801525e:	d11b      	bne.n	8015298 <_fflush_r+0x58>
 8015260:	686c      	ldr	r4, [r5, #4]
 8015262:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015266:	2b00      	cmp	r3, #0
 8015268:	d0ef      	beq.n	801524a <_fflush_r+0xa>
 801526a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801526c:	07d0      	lsls	r0, r2, #31
 801526e:	d404      	bmi.n	801527a <_fflush_r+0x3a>
 8015270:	0599      	lsls	r1, r3, #22
 8015272:	d402      	bmi.n	801527a <_fflush_r+0x3a>
 8015274:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8015276:	f000 fc88 	bl	8015b8a <__retarget_lock_acquire_recursive>
 801527a:	4628      	mov	r0, r5
 801527c:	4621      	mov	r1, r4
 801527e:	f7ff ff59 	bl	8015134 <__sflush_r>
 8015282:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8015284:	07da      	lsls	r2, r3, #31
 8015286:	4605      	mov	r5, r0
 8015288:	d4e0      	bmi.n	801524c <_fflush_r+0xc>
 801528a:	89a3      	ldrh	r3, [r4, #12]
 801528c:	059b      	lsls	r3, r3, #22
 801528e:	d4dd      	bmi.n	801524c <_fflush_r+0xc>
 8015290:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8015292:	f000 fc7b 	bl	8015b8c <__retarget_lock_release_recursive>
 8015296:	e7d9      	b.n	801524c <_fflush_r+0xc>
 8015298:	4b05      	ldr	r3, [pc, #20]	; (80152b0 <_fflush_r+0x70>)
 801529a:	429c      	cmp	r4, r3
 801529c:	d101      	bne.n	80152a2 <_fflush_r+0x62>
 801529e:	68ac      	ldr	r4, [r5, #8]
 80152a0:	e7df      	b.n	8015262 <_fflush_r+0x22>
 80152a2:	4b04      	ldr	r3, [pc, #16]	; (80152b4 <_fflush_r+0x74>)
 80152a4:	429c      	cmp	r4, r3
 80152a6:	bf08      	it	eq
 80152a8:	68ec      	ldreq	r4, [r5, #12]
 80152aa:	e7da      	b.n	8015262 <_fflush_r+0x22>
 80152ac:	080254ec 	.word	0x080254ec
 80152b0:	0802550c 	.word	0x0802550c
 80152b4:	080254cc 	.word	0x080254cc

080152b8 <std>:
 80152b8:	2300      	movs	r3, #0
 80152ba:	b510      	push	{r4, lr}
 80152bc:	4604      	mov	r4, r0
 80152be:	e9c0 3300 	strd	r3, r3, [r0]
 80152c2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80152c6:	6083      	str	r3, [r0, #8]
 80152c8:	8181      	strh	r1, [r0, #12]
 80152ca:	6643      	str	r3, [r0, #100]	; 0x64
 80152cc:	81c2      	strh	r2, [r0, #14]
 80152ce:	6183      	str	r3, [r0, #24]
 80152d0:	4619      	mov	r1, r3
 80152d2:	2208      	movs	r2, #8
 80152d4:	305c      	adds	r0, #92	; 0x5c
 80152d6:	f7fd fb27 	bl	8012928 <memset>
 80152da:	4b05      	ldr	r3, [pc, #20]	; (80152f0 <std+0x38>)
 80152dc:	6263      	str	r3, [r4, #36]	; 0x24
 80152de:	4b05      	ldr	r3, [pc, #20]	; (80152f4 <std+0x3c>)
 80152e0:	62a3      	str	r3, [r4, #40]	; 0x28
 80152e2:	4b05      	ldr	r3, [pc, #20]	; (80152f8 <std+0x40>)
 80152e4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80152e6:	4b05      	ldr	r3, [pc, #20]	; (80152fc <std+0x44>)
 80152e8:	6224      	str	r4, [r4, #32]
 80152ea:	6323      	str	r3, [r4, #48]	; 0x30
 80152ec:	bd10      	pop	{r4, pc}
 80152ee:	bf00      	nop
 80152f0:	08016915 	.word	0x08016915
 80152f4:	08016937 	.word	0x08016937
 80152f8:	0801696f 	.word	0x0801696f
 80152fc:	08016993 	.word	0x08016993

08015300 <_cleanup_r>:
 8015300:	4901      	ldr	r1, [pc, #4]	; (8015308 <_cleanup_r+0x8>)
 8015302:	f000 b8af 	b.w	8015464 <_fwalk_reent>
 8015306:	bf00      	nop
 8015308:	08015241 	.word	0x08015241

0801530c <__sfmoreglue>:
 801530c:	b570      	push	{r4, r5, r6, lr}
 801530e:	2268      	movs	r2, #104	; 0x68
 8015310:	1e4d      	subs	r5, r1, #1
 8015312:	4355      	muls	r5, r2
 8015314:	460e      	mov	r6, r1
 8015316:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801531a:	f7fd fb79 	bl	8012a10 <_malloc_r>
 801531e:	4604      	mov	r4, r0
 8015320:	b140      	cbz	r0, 8015334 <__sfmoreglue+0x28>
 8015322:	2100      	movs	r1, #0
 8015324:	e9c0 1600 	strd	r1, r6, [r0]
 8015328:	300c      	adds	r0, #12
 801532a:	60a0      	str	r0, [r4, #8]
 801532c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8015330:	f7fd fafa 	bl	8012928 <memset>
 8015334:	4620      	mov	r0, r4
 8015336:	bd70      	pop	{r4, r5, r6, pc}

08015338 <__sfp_lock_acquire>:
 8015338:	4801      	ldr	r0, [pc, #4]	; (8015340 <__sfp_lock_acquire+0x8>)
 801533a:	f000 bc26 	b.w	8015b8a <__retarget_lock_acquire_recursive>
 801533e:	bf00      	nop
 8015340:	2000afcd 	.word	0x2000afcd

08015344 <__sfp_lock_release>:
 8015344:	4801      	ldr	r0, [pc, #4]	; (801534c <__sfp_lock_release+0x8>)
 8015346:	f000 bc21 	b.w	8015b8c <__retarget_lock_release_recursive>
 801534a:	bf00      	nop
 801534c:	2000afcd 	.word	0x2000afcd

08015350 <__sinit_lock_acquire>:
 8015350:	4801      	ldr	r0, [pc, #4]	; (8015358 <__sinit_lock_acquire+0x8>)
 8015352:	f000 bc1a 	b.w	8015b8a <__retarget_lock_acquire_recursive>
 8015356:	bf00      	nop
 8015358:	2000afce 	.word	0x2000afce

0801535c <__sinit_lock_release>:
 801535c:	4801      	ldr	r0, [pc, #4]	; (8015364 <__sinit_lock_release+0x8>)
 801535e:	f000 bc15 	b.w	8015b8c <__retarget_lock_release_recursive>
 8015362:	bf00      	nop
 8015364:	2000afce 	.word	0x2000afce

08015368 <__sinit>:
 8015368:	b510      	push	{r4, lr}
 801536a:	4604      	mov	r4, r0
 801536c:	f7ff fff0 	bl	8015350 <__sinit_lock_acquire>
 8015370:	69a3      	ldr	r3, [r4, #24]
 8015372:	b11b      	cbz	r3, 801537c <__sinit+0x14>
 8015374:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015378:	f7ff bff0 	b.w	801535c <__sinit_lock_release>
 801537c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8015380:	6523      	str	r3, [r4, #80]	; 0x50
 8015382:	4b13      	ldr	r3, [pc, #76]	; (80153d0 <__sinit+0x68>)
 8015384:	4a13      	ldr	r2, [pc, #76]	; (80153d4 <__sinit+0x6c>)
 8015386:	681b      	ldr	r3, [r3, #0]
 8015388:	62a2      	str	r2, [r4, #40]	; 0x28
 801538a:	42a3      	cmp	r3, r4
 801538c:	bf04      	itt	eq
 801538e:	2301      	moveq	r3, #1
 8015390:	61a3      	streq	r3, [r4, #24]
 8015392:	4620      	mov	r0, r4
 8015394:	f000 f820 	bl	80153d8 <__sfp>
 8015398:	6060      	str	r0, [r4, #4]
 801539a:	4620      	mov	r0, r4
 801539c:	f000 f81c 	bl	80153d8 <__sfp>
 80153a0:	60a0      	str	r0, [r4, #8]
 80153a2:	4620      	mov	r0, r4
 80153a4:	f000 f818 	bl	80153d8 <__sfp>
 80153a8:	2200      	movs	r2, #0
 80153aa:	60e0      	str	r0, [r4, #12]
 80153ac:	2104      	movs	r1, #4
 80153ae:	6860      	ldr	r0, [r4, #4]
 80153b0:	f7ff ff82 	bl	80152b8 <std>
 80153b4:	68a0      	ldr	r0, [r4, #8]
 80153b6:	2201      	movs	r2, #1
 80153b8:	2109      	movs	r1, #9
 80153ba:	f7ff ff7d 	bl	80152b8 <std>
 80153be:	68e0      	ldr	r0, [r4, #12]
 80153c0:	2202      	movs	r2, #2
 80153c2:	2112      	movs	r1, #18
 80153c4:	f7ff ff78 	bl	80152b8 <std>
 80153c8:	2301      	movs	r3, #1
 80153ca:	61a3      	str	r3, [r4, #24]
 80153cc:	e7d2      	b.n	8015374 <__sinit+0xc>
 80153ce:	bf00      	nop
 80153d0:	080252ac 	.word	0x080252ac
 80153d4:	08015301 	.word	0x08015301

080153d8 <__sfp>:
 80153d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80153da:	4607      	mov	r7, r0
 80153dc:	f7ff ffac 	bl	8015338 <__sfp_lock_acquire>
 80153e0:	4b1e      	ldr	r3, [pc, #120]	; (801545c <__sfp+0x84>)
 80153e2:	681e      	ldr	r6, [r3, #0]
 80153e4:	69b3      	ldr	r3, [r6, #24]
 80153e6:	b913      	cbnz	r3, 80153ee <__sfp+0x16>
 80153e8:	4630      	mov	r0, r6
 80153ea:	f7ff ffbd 	bl	8015368 <__sinit>
 80153ee:	3648      	adds	r6, #72	; 0x48
 80153f0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80153f4:	3b01      	subs	r3, #1
 80153f6:	d503      	bpl.n	8015400 <__sfp+0x28>
 80153f8:	6833      	ldr	r3, [r6, #0]
 80153fa:	b30b      	cbz	r3, 8015440 <__sfp+0x68>
 80153fc:	6836      	ldr	r6, [r6, #0]
 80153fe:	e7f7      	b.n	80153f0 <__sfp+0x18>
 8015400:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8015404:	b9d5      	cbnz	r5, 801543c <__sfp+0x64>
 8015406:	4b16      	ldr	r3, [pc, #88]	; (8015460 <__sfp+0x88>)
 8015408:	60e3      	str	r3, [r4, #12]
 801540a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801540e:	6665      	str	r5, [r4, #100]	; 0x64
 8015410:	f000 fbba 	bl	8015b88 <__retarget_lock_init_recursive>
 8015414:	f7ff ff96 	bl	8015344 <__sfp_lock_release>
 8015418:	e9c4 5501 	strd	r5, r5, [r4, #4]
 801541c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8015420:	6025      	str	r5, [r4, #0]
 8015422:	61a5      	str	r5, [r4, #24]
 8015424:	2208      	movs	r2, #8
 8015426:	4629      	mov	r1, r5
 8015428:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 801542c:	f7fd fa7c 	bl	8012928 <memset>
 8015430:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8015434:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8015438:	4620      	mov	r0, r4
 801543a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801543c:	3468      	adds	r4, #104	; 0x68
 801543e:	e7d9      	b.n	80153f4 <__sfp+0x1c>
 8015440:	2104      	movs	r1, #4
 8015442:	4638      	mov	r0, r7
 8015444:	f7ff ff62 	bl	801530c <__sfmoreglue>
 8015448:	4604      	mov	r4, r0
 801544a:	6030      	str	r0, [r6, #0]
 801544c:	2800      	cmp	r0, #0
 801544e:	d1d5      	bne.n	80153fc <__sfp+0x24>
 8015450:	f7ff ff78 	bl	8015344 <__sfp_lock_release>
 8015454:	230c      	movs	r3, #12
 8015456:	603b      	str	r3, [r7, #0]
 8015458:	e7ee      	b.n	8015438 <__sfp+0x60>
 801545a:	bf00      	nop
 801545c:	080252ac 	.word	0x080252ac
 8015460:	ffff0001 	.word	0xffff0001

08015464 <_fwalk_reent>:
 8015464:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015468:	4606      	mov	r6, r0
 801546a:	4688      	mov	r8, r1
 801546c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8015470:	2700      	movs	r7, #0
 8015472:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8015476:	f1b9 0901 	subs.w	r9, r9, #1
 801547a:	d505      	bpl.n	8015488 <_fwalk_reent+0x24>
 801547c:	6824      	ldr	r4, [r4, #0]
 801547e:	2c00      	cmp	r4, #0
 8015480:	d1f7      	bne.n	8015472 <_fwalk_reent+0xe>
 8015482:	4638      	mov	r0, r7
 8015484:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015488:	89ab      	ldrh	r3, [r5, #12]
 801548a:	2b01      	cmp	r3, #1
 801548c:	d907      	bls.n	801549e <_fwalk_reent+0x3a>
 801548e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8015492:	3301      	adds	r3, #1
 8015494:	d003      	beq.n	801549e <_fwalk_reent+0x3a>
 8015496:	4629      	mov	r1, r5
 8015498:	4630      	mov	r0, r6
 801549a:	47c0      	blx	r8
 801549c:	4307      	orrs	r7, r0
 801549e:	3568      	adds	r5, #104	; 0x68
 80154a0:	e7e9      	b.n	8015476 <_fwalk_reent+0x12>

080154a2 <rshift>:
 80154a2:	6903      	ldr	r3, [r0, #16]
 80154a4:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80154a8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80154ac:	ea4f 1261 	mov.w	r2, r1, asr #5
 80154b0:	f100 0414 	add.w	r4, r0, #20
 80154b4:	dd45      	ble.n	8015542 <rshift+0xa0>
 80154b6:	f011 011f 	ands.w	r1, r1, #31
 80154ba:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80154be:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80154c2:	d10c      	bne.n	80154de <rshift+0x3c>
 80154c4:	f100 0710 	add.w	r7, r0, #16
 80154c8:	4629      	mov	r1, r5
 80154ca:	42b1      	cmp	r1, r6
 80154cc:	d334      	bcc.n	8015538 <rshift+0x96>
 80154ce:	1a9b      	subs	r3, r3, r2
 80154d0:	009b      	lsls	r3, r3, #2
 80154d2:	1eea      	subs	r2, r5, #3
 80154d4:	4296      	cmp	r6, r2
 80154d6:	bf38      	it	cc
 80154d8:	2300      	movcc	r3, #0
 80154da:	4423      	add	r3, r4
 80154dc:	e015      	b.n	801550a <rshift+0x68>
 80154de:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80154e2:	f1c1 0820 	rsb	r8, r1, #32
 80154e6:	40cf      	lsrs	r7, r1
 80154e8:	f105 0e04 	add.w	lr, r5, #4
 80154ec:	46a1      	mov	r9, r4
 80154ee:	4576      	cmp	r6, lr
 80154f0:	46f4      	mov	ip, lr
 80154f2:	d815      	bhi.n	8015520 <rshift+0x7e>
 80154f4:	1a9a      	subs	r2, r3, r2
 80154f6:	0092      	lsls	r2, r2, #2
 80154f8:	3a04      	subs	r2, #4
 80154fa:	3501      	adds	r5, #1
 80154fc:	42ae      	cmp	r6, r5
 80154fe:	bf38      	it	cc
 8015500:	2200      	movcc	r2, #0
 8015502:	18a3      	adds	r3, r4, r2
 8015504:	50a7      	str	r7, [r4, r2]
 8015506:	b107      	cbz	r7, 801550a <rshift+0x68>
 8015508:	3304      	adds	r3, #4
 801550a:	1b1a      	subs	r2, r3, r4
 801550c:	42a3      	cmp	r3, r4
 801550e:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8015512:	bf08      	it	eq
 8015514:	2300      	moveq	r3, #0
 8015516:	6102      	str	r2, [r0, #16]
 8015518:	bf08      	it	eq
 801551a:	6143      	streq	r3, [r0, #20]
 801551c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015520:	f8dc c000 	ldr.w	ip, [ip]
 8015524:	fa0c fc08 	lsl.w	ip, ip, r8
 8015528:	ea4c 0707 	orr.w	r7, ip, r7
 801552c:	f849 7b04 	str.w	r7, [r9], #4
 8015530:	f85e 7b04 	ldr.w	r7, [lr], #4
 8015534:	40cf      	lsrs	r7, r1
 8015536:	e7da      	b.n	80154ee <rshift+0x4c>
 8015538:	f851 cb04 	ldr.w	ip, [r1], #4
 801553c:	f847 cf04 	str.w	ip, [r7, #4]!
 8015540:	e7c3      	b.n	80154ca <rshift+0x28>
 8015542:	4623      	mov	r3, r4
 8015544:	e7e1      	b.n	801550a <rshift+0x68>

08015546 <__hexdig_fun>:
 8015546:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 801554a:	2b09      	cmp	r3, #9
 801554c:	d802      	bhi.n	8015554 <__hexdig_fun+0xe>
 801554e:	3820      	subs	r0, #32
 8015550:	b2c0      	uxtb	r0, r0
 8015552:	4770      	bx	lr
 8015554:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8015558:	2b05      	cmp	r3, #5
 801555a:	d801      	bhi.n	8015560 <__hexdig_fun+0x1a>
 801555c:	3847      	subs	r0, #71	; 0x47
 801555e:	e7f7      	b.n	8015550 <__hexdig_fun+0xa>
 8015560:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8015564:	2b05      	cmp	r3, #5
 8015566:	d801      	bhi.n	801556c <__hexdig_fun+0x26>
 8015568:	3827      	subs	r0, #39	; 0x27
 801556a:	e7f1      	b.n	8015550 <__hexdig_fun+0xa>
 801556c:	2000      	movs	r0, #0
 801556e:	4770      	bx	lr

08015570 <__gethex>:
 8015570:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015574:	ed2d 8b02 	vpush	{d8}
 8015578:	b089      	sub	sp, #36	; 0x24
 801557a:	ee08 0a10 	vmov	s16, r0
 801557e:	9304      	str	r3, [sp, #16]
 8015580:	4bb4      	ldr	r3, [pc, #720]	; (8015854 <__gethex+0x2e4>)
 8015582:	681b      	ldr	r3, [r3, #0]
 8015584:	9301      	str	r3, [sp, #4]
 8015586:	4618      	mov	r0, r3
 8015588:	468b      	mov	fp, r1
 801558a:	4690      	mov	r8, r2
 801558c:	f7ea fe32 	bl	80001f4 <strlen>
 8015590:	9b01      	ldr	r3, [sp, #4]
 8015592:	f8db 2000 	ldr.w	r2, [fp]
 8015596:	4403      	add	r3, r0
 8015598:	4682      	mov	sl, r0
 801559a:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 801559e:	9305      	str	r3, [sp, #20]
 80155a0:	1c93      	adds	r3, r2, #2
 80155a2:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 80155a6:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 80155aa:	32fe      	adds	r2, #254	; 0xfe
 80155ac:	18d1      	adds	r1, r2, r3
 80155ae:	461f      	mov	r7, r3
 80155b0:	f813 0b01 	ldrb.w	r0, [r3], #1
 80155b4:	9100      	str	r1, [sp, #0]
 80155b6:	2830      	cmp	r0, #48	; 0x30
 80155b8:	d0f8      	beq.n	80155ac <__gethex+0x3c>
 80155ba:	f7ff ffc4 	bl	8015546 <__hexdig_fun>
 80155be:	4604      	mov	r4, r0
 80155c0:	2800      	cmp	r0, #0
 80155c2:	d13a      	bne.n	801563a <__gethex+0xca>
 80155c4:	9901      	ldr	r1, [sp, #4]
 80155c6:	4652      	mov	r2, sl
 80155c8:	4638      	mov	r0, r7
 80155ca:	f001 f9e6 	bl	801699a <strncmp>
 80155ce:	4605      	mov	r5, r0
 80155d0:	2800      	cmp	r0, #0
 80155d2:	d168      	bne.n	80156a6 <__gethex+0x136>
 80155d4:	f817 000a 	ldrb.w	r0, [r7, sl]
 80155d8:	eb07 060a 	add.w	r6, r7, sl
 80155dc:	f7ff ffb3 	bl	8015546 <__hexdig_fun>
 80155e0:	2800      	cmp	r0, #0
 80155e2:	d062      	beq.n	80156aa <__gethex+0x13a>
 80155e4:	4633      	mov	r3, r6
 80155e6:	7818      	ldrb	r0, [r3, #0]
 80155e8:	2830      	cmp	r0, #48	; 0x30
 80155ea:	461f      	mov	r7, r3
 80155ec:	f103 0301 	add.w	r3, r3, #1
 80155f0:	d0f9      	beq.n	80155e6 <__gethex+0x76>
 80155f2:	f7ff ffa8 	bl	8015546 <__hexdig_fun>
 80155f6:	2301      	movs	r3, #1
 80155f8:	fab0 f480 	clz	r4, r0
 80155fc:	0964      	lsrs	r4, r4, #5
 80155fe:	4635      	mov	r5, r6
 8015600:	9300      	str	r3, [sp, #0]
 8015602:	463a      	mov	r2, r7
 8015604:	4616      	mov	r6, r2
 8015606:	3201      	adds	r2, #1
 8015608:	7830      	ldrb	r0, [r6, #0]
 801560a:	f7ff ff9c 	bl	8015546 <__hexdig_fun>
 801560e:	2800      	cmp	r0, #0
 8015610:	d1f8      	bne.n	8015604 <__gethex+0x94>
 8015612:	9901      	ldr	r1, [sp, #4]
 8015614:	4652      	mov	r2, sl
 8015616:	4630      	mov	r0, r6
 8015618:	f001 f9bf 	bl	801699a <strncmp>
 801561c:	b980      	cbnz	r0, 8015640 <__gethex+0xd0>
 801561e:	b94d      	cbnz	r5, 8015634 <__gethex+0xc4>
 8015620:	eb06 050a 	add.w	r5, r6, sl
 8015624:	462a      	mov	r2, r5
 8015626:	4616      	mov	r6, r2
 8015628:	3201      	adds	r2, #1
 801562a:	7830      	ldrb	r0, [r6, #0]
 801562c:	f7ff ff8b 	bl	8015546 <__hexdig_fun>
 8015630:	2800      	cmp	r0, #0
 8015632:	d1f8      	bne.n	8015626 <__gethex+0xb6>
 8015634:	1bad      	subs	r5, r5, r6
 8015636:	00ad      	lsls	r5, r5, #2
 8015638:	e004      	b.n	8015644 <__gethex+0xd4>
 801563a:	2400      	movs	r4, #0
 801563c:	4625      	mov	r5, r4
 801563e:	e7e0      	b.n	8015602 <__gethex+0x92>
 8015640:	2d00      	cmp	r5, #0
 8015642:	d1f7      	bne.n	8015634 <__gethex+0xc4>
 8015644:	7833      	ldrb	r3, [r6, #0]
 8015646:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 801564a:	2b50      	cmp	r3, #80	; 0x50
 801564c:	d13b      	bne.n	80156c6 <__gethex+0x156>
 801564e:	7873      	ldrb	r3, [r6, #1]
 8015650:	2b2b      	cmp	r3, #43	; 0x2b
 8015652:	d02c      	beq.n	80156ae <__gethex+0x13e>
 8015654:	2b2d      	cmp	r3, #45	; 0x2d
 8015656:	d02e      	beq.n	80156b6 <__gethex+0x146>
 8015658:	1c71      	adds	r1, r6, #1
 801565a:	f04f 0900 	mov.w	r9, #0
 801565e:	7808      	ldrb	r0, [r1, #0]
 8015660:	f7ff ff71 	bl	8015546 <__hexdig_fun>
 8015664:	1e43      	subs	r3, r0, #1
 8015666:	b2db      	uxtb	r3, r3
 8015668:	2b18      	cmp	r3, #24
 801566a:	d82c      	bhi.n	80156c6 <__gethex+0x156>
 801566c:	f1a0 0210 	sub.w	r2, r0, #16
 8015670:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8015674:	f7ff ff67 	bl	8015546 <__hexdig_fun>
 8015678:	1e43      	subs	r3, r0, #1
 801567a:	b2db      	uxtb	r3, r3
 801567c:	2b18      	cmp	r3, #24
 801567e:	d91d      	bls.n	80156bc <__gethex+0x14c>
 8015680:	f1b9 0f00 	cmp.w	r9, #0
 8015684:	d000      	beq.n	8015688 <__gethex+0x118>
 8015686:	4252      	negs	r2, r2
 8015688:	4415      	add	r5, r2
 801568a:	f8cb 1000 	str.w	r1, [fp]
 801568e:	b1e4      	cbz	r4, 80156ca <__gethex+0x15a>
 8015690:	9b00      	ldr	r3, [sp, #0]
 8015692:	2b00      	cmp	r3, #0
 8015694:	bf14      	ite	ne
 8015696:	2700      	movne	r7, #0
 8015698:	2706      	moveq	r7, #6
 801569a:	4638      	mov	r0, r7
 801569c:	b009      	add	sp, #36	; 0x24
 801569e:	ecbd 8b02 	vpop	{d8}
 80156a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80156a6:	463e      	mov	r6, r7
 80156a8:	4625      	mov	r5, r4
 80156aa:	2401      	movs	r4, #1
 80156ac:	e7ca      	b.n	8015644 <__gethex+0xd4>
 80156ae:	f04f 0900 	mov.w	r9, #0
 80156b2:	1cb1      	adds	r1, r6, #2
 80156b4:	e7d3      	b.n	801565e <__gethex+0xee>
 80156b6:	f04f 0901 	mov.w	r9, #1
 80156ba:	e7fa      	b.n	80156b2 <__gethex+0x142>
 80156bc:	230a      	movs	r3, #10
 80156be:	fb03 0202 	mla	r2, r3, r2, r0
 80156c2:	3a10      	subs	r2, #16
 80156c4:	e7d4      	b.n	8015670 <__gethex+0x100>
 80156c6:	4631      	mov	r1, r6
 80156c8:	e7df      	b.n	801568a <__gethex+0x11a>
 80156ca:	1bf3      	subs	r3, r6, r7
 80156cc:	3b01      	subs	r3, #1
 80156ce:	4621      	mov	r1, r4
 80156d0:	2b07      	cmp	r3, #7
 80156d2:	dc0b      	bgt.n	80156ec <__gethex+0x17c>
 80156d4:	ee18 0a10 	vmov	r0, s16
 80156d8:	f000 fadc 	bl	8015c94 <_Balloc>
 80156dc:	4604      	mov	r4, r0
 80156de:	b940      	cbnz	r0, 80156f2 <__gethex+0x182>
 80156e0:	4b5d      	ldr	r3, [pc, #372]	; (8015858 <__gethex+0x2e8>)
 80156e2:	4602      	mov	r2, r0
 80156e4:	21de      	movs	r1, #222	; 0xde
 80156e6:	485d      	ldr	r0, [pc, #372]	; (801585c <__gethex+0x2ec>)
 80156e8:	f001 f98a 	bl	8016a00 <__assert_func>
 80156ec:	3101      	adds	r1, #1
 80156ee:	105b      	asrs	r3, r3, #1
 80156f0:	e7ee      	b.n	80156d0 <__gethex+0x160>
 80156f2:	f100 0914 	add.w	r9, r0, #20
 80156f6:	f04f 0b00 	mov.w	fp, #0
 80156fa:	f1ca 0301 	rsb	r3, sl, #1
 80156fe:	f8cd 9008 	str.w	r9, [sp, #8]
 8015702:	f8cd b000 	str.w	fp, [sp]
 8015706:	9306      	str	r3, [sp, #24]
 8015708:	42b7      	cmp	r7, r6
 801570a:	d340      	bcc.n	801578e <__gethex+0x21e>
 801570c:	9802      	ldr	r0, [sp, #8]
 801570e:	9b00      	ldr	r3, [sp, #0]
 8015710:	f840 3b04 	str.w	r3, [r0], #4
 8015714:	eba0 0009 	sub.w	r0, r0, r9
 8015718:	1080      	asrs	r0, r0, #2
 801571a:	0146      	lsls	r6, r0, #5
 801571c:	6120      	str	r0, [r4, #16]
 801571e:	4618      	mov	r0, r3
 8015720:	f000 fbaa 	bl	8015e78 <__hi0bits>
 8015724:	1a30      	subs	r0, r6, r0
 8015726:	f8d8 6000 	ldr.w	r6, [r8]
 801572a:	42b0      	cmp	r0, r6
 801572c:	dd63      	ble.n	80157f6 <__gethex+0x286>
 801572e:	1b87      	subs	r7, r0, r6
 8015730:	4639      	mov	r1, r7
 8015732:	4620      	mov	r0, r4
 8015734:	f000 ff4e 	bl	80165d4 <__any_on>
 8015738:	4682      	mov	sl, r0
 801573a:	b1a8      	cbz	r0, 8015768 <__gethex+0x1f8>
 801573c:	1e7b      	subs	r3, r7, #1
 801573e:	1159      	asrs	r1, r3, #5
 8015740:	f003 021f 	and.w	r2, r3, #31
 8015744:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8015748:	f04f 0a01 	mov.w	sl, #1
 801574c:	fa0a f202 	lsl.w	r2, sl, r2
 8015750:	420a      	tst	r2, r1
 8015752:	d009      	beq.n	8015768 <__gethex+0x1f8>
 8015754:	4553      	cmp	r3, sl
 8015756:	dd05      	ble.n	8015764 <__gethex+0x1f4>
 8015758:	1eb9      	subs	r1, r7, #2
 801575a:	4620      	mov	r0, r4
 801575c:	f000 ff3a 	bl	80165d4 <__any_on>
 8015760:	2800      	cmp	r0, #0
 8015762:	d145      	bne.n	80157f0 <__gethex+0x280>
 8015764:	f04f 0a02 	mov.w	sl, #2
 8015768:	4639      	mov	r1, r7
 801576a:	4620      	mov	r0, r4
 801576c:	f7ff fe99 	bl	80154a2 <rshift>
 8015770:	443d      	add	r5, r7
 8015772:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8015776:	42ab      	cmp	r3, r5
 8015778:	da4c      	bge.n	8015814 <__gethex+0x2a4>
 801577a:	ee18 0a10 	vmov	r0, s16
 801577e:	4621      	mov	r1, r4
 8015780:	f000 fac8 	bl	8015d14 <_Bfree>
 8015784:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8015786:	2300      	movs	r3, #0
 8015788:	6013      	str	r3, [r2, #0]
 801578a:	27a3      	movs	r7, #163	; 0xa3
 801578c:	e785      	b.n	801569a <__gethex+0x12a>
 801578e:	1e73      	subs	r3, r6, #1
 8015790:	9a05      	ldr	r2, [sp, #20]
 8015792:	9303      	str	r3, [sp, #12]
 8015794:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8015798:	4293      	cmp	r3, r2
 801579a:	d019      	beq.n	80157d0 <__gethex+0x260>
 801579c:	f1bb 0f20 	cmp.w	fp, #32
 80157a0:	d107      	bne.n	80157b2 <__gethex+0x242>
 80157a2:	9b02      	ldr	r3, [sp, #8]
 80157a4:	9a00      	ldr	r2, [sp, #0]
 80157a6:	f843 2b04 	str.w	r2, [r3], #4
 80157aa:	9302      	str	r3, [sp, #8]
 80157ac:	2300      	movs	r3, #0
 80157ae:	9300      	str	r3, [sp, #0]
 80157b0:	469b      	mov	fp, r3
 80157b2:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 80157b6:	f7ff fec6 	bl	8015546 <__hexdig_fun>
 80157ba:	9b00      	ldr	r3, [sp, #0]
 80157bc:	f000 000f 	and.w	r0, r0, #15
 80157c0:	fa00 f00b 	lsl.w	r0, r0, fp
 80157c4:	4303      	orrs	r3, r0
 80157c6:	9300      	str	r3, [sp, #0]
 80157c8:	f10b 0b04 	add.w	fp, fp, #4
 80157cc:	9b03      	ldr	r3, [sp, #12]
 80157ce:	e00d      	b.n	80157ec <__gethex+0x27c>
 80157d0:	9b03      	ldr	r3, [sp, #12]
 80157d2:	9a06      	ldr	r2, [sp, #24]
 80157d4:	4413      	add	r3, r2
 80157d6:	42bb      	cmp	r3, r7
 80157d8:	d3e0      	bcc.n	801579c <__gethex+0x22c>
 80157da:	4618      	mov	r0, r3
 80157dc:	9901      	ldr	r1, [sp, #4]
 80157de:	9307      	str	r3, [sp, #28]
 80157e0:	4652      	mov	r2, sl
 80157e2:	f001 f8da 	bl	801699a <strncmp>
 80157e6:	9b07      	ldr	r3, [sp, #28]
 80157e8:	2800      	cmp	r0, #0
 80157ea:	d1d7      	bne.n	801579c <__gethex+0x22c>
 80157ec:	461e      	mov	r6, r3
 80157ee:	e78b      	b.n	8015708 <__gethex+0x198>
 80157f0:	f04f 0a03 	mov.w	sl, #3
 80157f4:	e7b8      	b.n	8015768 <__gethex+0x1f8>
 80157f6:	da0a      	bge.n	801580e <__gethex+0x29e>
 80157f8:	1a37      	subs	r7, r6, r0
 80157fa:	4621      	mov	r1, r4
 80157fc:	ee18 0a10 	vmov	r0, s16
 8015800:	463a      	mov	r2, r7
 8015802:	f000 fca3 	bl	801614c <__lshift>
 8015806:	1bed      	subs	r5, r5, r7
 8015808:	4604      	mov	r4, r0
 801580a:	f100 0914 	add.w	r9, r0, #20
 801580e:	f04f 0a00 	mov.w	sl, #0
 8015812:	e7ae      	b.n	8015772 <__gethex+0x202>
 8015814:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8015818:	42a8      	cmp	r0, r5
 801581a:	dd72      	ble.n	8015902 <__gethex+0x392>
 801581c:	1b45      	subs	r5, r0, r5
 801581e:	42ae      	cmp	r6, r5
 8015820:	dc36      	bgt.n	8015890 <__gethex+0x320>
 8015822:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8015826:	2b02      	cmp	r3, #2
 8015828:	d02a      	beq.n	8015880 <__gethex+0x310>
 801582a:	2b03      	cmp	r3, #3
 801582c:	d02c      	beq.n	8015888 <__gethex+0x318>
 801582e:	2b01      	cmp	r3, #1
 8015830:	d11c      	bne.n	801586c <__gethex+0x2fc>
 8015832:	42ae      	cmp	r6, r5
 8015834:	d11a      	bne.n	801586c <__gethex+0x2fc>
 8015836:	2e01      	cmp	r6, #1
 8015838:	d112      	bne.n	8015860 <__gethex+0x2f0>
 801583a:	9a04      	ldr	r2, [sp, #16]
 801583c:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8015840:	6013      	str	r3, [r2, #0]
 8015842:	2301      	movs	r3, #1
 8015844:	6123      	str	r3, [r4, #16]
 8015846:	f8c9 3000 	str.w	r3, [r9]
 801584a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801584c:	2762      	movs	r7, #98	; 0x62
 801584e:	601c      	str	r4, [r3, #0]
 8015850:	e723      	b.n	801569a <__gethex+0x12a>
 8015852:	bf00      	nop
 8015854:	08025594 	.word	0x08025594
 8015858:	080254b8 	.word	0x080254b8
 801585c:	0802552c 	.word	0x0802552c
 8015860:	1e71      	subs	r1, r6, #1
 8015862:	4620      	mov	r0, r4
 8015864:	f000 feb6 	bl	80165d4 <__any_on>
 8015868:	2800      	cmp	r0, #0
 801586a:	d1e6      	bne.n	801583a <__gethex+0x2ca>
 801586c:	ee18 0a10 	vmov	r0, s16
 8015870:	4621      	mov	r1, r4
 8015872:	f000 fa4f 	bl	8015d14 <_Bfree>
 8015876:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8015878:	2300      	movs	r3, #0
 801587a:	6013      	str	r3, [r2, #0]
 801587c:	2750      	movs	r7, #80	; 0x50
 801587e:	e70c      	b.n	801569a <__gethex+0x12a>
 8015880:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015882:	2b00      	cmp	r3, #0
 8015884:	d1f2      	bne.n	801586c <__gethex+0x2fc>
 8015886:	e7d8      	b.n	801583a <__gethex+0x2ca>
 8015888:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801588a:	2b00      	cmp	r3, #0
 801588c:	d1d5      	bne.n	801583a <__gethex+0x2ca>
 801588e:	e7ed      	b.n	801586c <__gethex+0x2fc>
 8015890:	1e6f      	subs	r7, r5, #1
 8015892:	f1ba 0f00 	cmp.w	sl, #0
 8015896:	d131      	bne.n	80158fc <__gethex+0x38c>
 8015898:	b127      	cbz	r7, 80158a4 <__gethex+0x334>
 801589a:	4639      	mov	r1, r7
 801589c:	4620      	mov	r0, r4
 801589e:	f000 fe99 	bl	80165d4 <__any_on>
 80158a2:	4682      	mov	sl, r0
 80158a4:	117b      	asrs	r3, r7, #5
 80158a6:	2101      	movs	r1, #1
 80158a8:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 80158ac:	f007 071f 	and.w	r7, r7, #31
 80158b0:	fa01 f707 	lsl.w	r7, r1, r7
 80158b4:	421f      	tst	r7, r3
 80158b6:	4629      	mov	r1, r5
 80158b8:	4620      	mov	r0, r4
 80158ba:	bf18      	it	ne
 80158bc:	f04a 0a02 	orrne.w	sl, sl, #2
 80158c0:	1b76      	subs	r6, r6, r5
 80158c2:	f7ff fdee 	bl	80154a2 <rshift>
 80158c6:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80158ca:	2702      	movs	r7, #2
 80158cc:	f1ba 0f00 	cmp.w	sl, #0
 80158d0:	d048      	beq.n	8015964 <__gethex+0x3f4>
 80158d2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80158d6:	2b02      	cmp	r3, #2
 80158d8:	d015      	beq.n	8015906 <__gethex+0x396>
 80158da:	2b03      	cmp	r3, #3
 80158dc:	d017      	beq.n	801590e <__gethex+0x39e>
 80158de:	2b01      	cmp	r3, #1
 80158e0:	d109      	bne.n	80158f6 <__gethex+0x386>
 80158e2:	f01a 0f02 	tst.w	sl, #2
 80158e6:	d006      	beq.n	80158f6 <__gethex+0x386>
 80158e8:	f8d9 0000 	ldr.w	r0, [r9]
 80158ec:	ea4a 0a00 	orr.w	sl, sl, r0
 80158f0:	f01a 0f01 	tst.w	sl, #1
 80158f4:	d10e      	bne.n	8015914 <__gethex+0x3a4>
 80158f6:	f047 0710 	orr.w	r7, r7, #16
 80158fa:	e033      	b.n	8015964 <__gethex+0x3f4>
 80158fc:	f04f 0a01 	mov.w	sl, #1
 8015900:	e7d0      	b.n	80158a4 <__gethex+0x334>
 8015902:	2701      	movs	r7, #1
 8015904:	e7e2      	b.n	80158cc <__gethex+0x35c>
 8015906:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015908:	f1c3 0301 	rsb	r3, r3, #1
 801590c:	9315      	str	r3, [sp, #84]	; 0x54
 801590e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015910:	2b00      	cmp	r3, #0
 8015912:	d0f0      	beq.n	80158f6 <__gethex+0x386>
 8015914:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8015918:	f104 0314 	add.w	r3, r4, #20
 801591c:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8015920:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8015924:	f04f 0c00 	mov.w	ip, #0
 8015928:	4618      	mov	r0, r3
 801592a:	f853 2b04 	ldr.w	r2, [r3], #4
 801592e:	f1b2 3fff 	cmp.w	r2, #4294967295
 8015932:	d01c      	beq.n	801596e <__gethex+0x3fe>
 8015934:	3201      	adds	r2, #1
 8015936:	6002      	str	r2, [r0, #0]
 8015938:	2f02      	cmp	r7, #2
 801593a:	f104 0314 	add.w	r3, r4, #20
 801593e:	d13f      	bne.n	80159c0 <__gethex+0x450>
 8015940:	f8d8 2000 	ldr.w	r2, [r8]
 8015944:	3a01      	subs	r2, #1
 8015946:	42b2      	cmp	r2, r6
 8015948:	d10a      	bne.n	8015960 <__gethex+0x3f0>
 801594a:	1171      	asrs	r1, r6, #5
 801594c:	2201      	movs	r2, #1
 801594e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8015952:	f006 061f 	and.w	r6, r6, #31
 8015956:	fa02 f606 	lsl.w	r6, r2, r6
 801595a:	421e      	tst	r6, r3
 801595c:	bf18      	it	ne
 801595e:	4617      	movne	r7, r2
 8015960:	f047 0720 	orr.w	r7, r7, #32
 8015964:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8015966:	601c      	str	r4, [r3, #0]
 8015968:	9b04      	ldr	r3, [sp, #16]
 801596a:	601d      	str	r5, [r3, #0]
 801596c:	e695      	b.n	801569a <__gethex+0x12a>
 801596e:	4299      	cmp	r1, r3
 8015970:	f843 cc04 	str.w	ip, [r3, #-4]
 8015974:	d8d8      	bhi.n	8015928 <__gethex+0x3b8>
 8015976:	68a3      	ldr	r3, [r4, #8]
 8015978:	459b      	cmp	fp, r3
 801597a:	db19      	blt.n	80159b0 <__gethex+0x440>
 801597c:	6861      	ldr	r1, [r4, #4]
 801597e:	ee18 0a10 	vmov	r0, s16
 8015982:	3101      	adds	r1, #1
 8015984:	f000 f986 	bl	8015c94 <_Balloc>
 8015988:	4681      	mov	r9, r0
 801598a:	b918      	cbnz	r0, 8015994 <__gethex+0x424>
 801598c:	4b1a      	ldr	r3, [pc, #104]	; (80159f8 <__gethex+0x488>)
 801598e:	4602      	mov	r2, r0
 8015990:	2184      	movs	r1, #132	; 0x84
 8015992:	e6a8      	b.n	80156e6 <__gethex+0x176>
 8015994:	6922      	ldr	r2, [r4, #16]
 8015996:	3202      	adds	r2, #2
 8015998:	f104 010c 	add.w	r1, r4, #12
 801599c:	0092      	lsls	r2, r2, #2
 801599e:	300c      	adds	r0, #12
 80159a0:	f7fc ffb4 	bl	801290c <memcpy>
 80159a4:	4621      	mov	r1, r4
 80159a6:	ee18 0a10 	vmov	r0, s16
 80159aa:	f000 f9b3 	bl	8015d14 <_Bfree>
 80159ae:	464c      	mov	r4, r9
 80159b0:	6923      	ldr	r3, [r4, #16]
 80159b2:	1c5a      	adds	r2, r3, #1
 80159b4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80159b8:	6122      	str	r2, [r4, #16]
 80159ba:	2201      	movs	r2, #1
 80159bc:	615a      	str	r2, [r3, #20]
 80159be:	e7bb      	b.n	8015938 <__gethex+0x3c8>
 80159c0:	6922      	ldr	r2, [r4, #16]
 80159c2:	455a      	cmp	r2, fp
 80159c4:	dd0b      	ble.n	80159de <__gethex+0x46e>
 80159c6:	2101      	movs	r1, #1
 80159c8:	4620      	mov	r0, r4
 80159ca:	f7ff fd6a 	bl	80154a2 <rshift>
 80159ce:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80159d2:	3501      	adds	r5, #1
 80159d4:	42ab      	cmp	r3, r5
 80159d6:	f6ff aed0 	blt.w	801577a <__gethex+0x20a>
 80159da:	2701      	movs	r7, #1
 80159dc:	e7c0      	b.n	8015960 <__gethex+0x3f0>
 80159de:	f016 061f 	ands.w	r6, r6, #31
 80159e2:	d0fa      	beq.n	80159da <__gethex+0x46a>
 80159e4:	4453      	add	r3, sl
 80159e6:	f1c6 0620 	rsb	r6, r6, #32
 80159ea:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80159ee:	f000 fa43 	bl	8015e78 <__hi0bits>
 80159f2:	42b0      	cmp	r0, r6
 80159f4:	dbe7      	blt.n	80159c6 <__gethex+0x456>
 80159f6:	e7f0      	b.n	80159da <__gethex+0x46a>
 80159f8:	080254b8 	.word	0x080254b8

080159fc <L_shift>:
 80159fc:	f1c2 0208 	rsb	r2, r2, #8
 8015a00:	0092      	lsls	r2, r2, #2
 8015a02:	b570      	push	{r4, r5, r6, lr}
 8015a04:	f1c2 0620 	rsb	r6, r2, #32
 8015a08:	6843      	ldr	r3, [r0, #4]
 8015a0a:	6804      	ldr	r4, [r0, #0]
 8015a0c:	fa03 f506 	lsl.w	r5, r3, r6
 8015a10:	432c      	orrs	r4, r5
 8015a12:	40d3      	lsrs	r3, r2
 8015a14:	6004      	str	r4, [r0, #0]
 8015a16:	f840 3f04 	str.w	r3, [r0, #4]!
 8015a1a:	4288      	cmp	r0, r1
 8015a1c:	d3f4      	bcc.n	8015a08 <L_shift+0xc>
 8015a1e:	bd70      	pop	{r4, r5, r6, pc}

08015a20 <__match>:
 8015a20:	b530      	push	{r4, r5, lr}
 8015a22:	6803      	ldr	r3, [r0, #0]
 8015a24:	3301      	adds	r3, #1
 8015a26:	f811 4b01 	ldrb.w	r4, [r1], #1
 8015a2a:	b914      	cbnz	r4, 8015a32 <__match+0x12>
 8015a2c:	6003      	str	r3, [r0, #0]
 8015a2e:	2001      	movs	r0, #1
 8015a30:	bd30      	pop	{r4, r5, pc}
 8015a32:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015a36:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8015a3a:	2d19      	cmp	r5, #25
 8015a3c:	bf98      	it	ls
 8015a3e:	3220      	addls	r2, #32
 8015a40:	42a2      	cmp	r2, r4
 8015a42:	d0f0      	beq.n	8015a26 <__match+0x6>
 8015a44:	2000      	movs	r0, #0
 8015a46:	e7f3      	b.n	8015a30 <__match+0x10>

08015a48 <__hexnan>:
 8015a48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015a4c:	680b      	ldr	r3, [r1, #0]
 8015a4e:	115e      	asrs	r6, r3, #5
 8015a50:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8015a54:	f013 031f 	ands.w	r3, r3, #31
 8015a58:	b087      	sub	sp, #28
 8015a5a:	bf18      	it	ne
 8015a5c:	3604      	addne	r6, #4
 8015a5e:	2500      	movs	r5, #0
 8015a60:	1f37      	subs	r7, r6, #4
 8015a62:	4690      	mov	r8, r2
 8015a64:	6802      	ldr	r2, [r0, #0]
 8015a66:	9301      	str	r3, [sp, #4]
 8015a68:	4682      	mov	sl, r0
 8015a6a:	f846 5c04 	str.w	r5, [r6, #-4]
 8015a6e:	46b9      	mov	r9, r7
 8015a70:	463c      	mov	r4, r7
 8015a72:	9502      	str	r5, [sp, #8]
 8015a74:	46ab      	mov	fp, r5
 8015a76:	7851      	ldrb	r1, [r2, #1]
 8015a78:	1c53      	adds	r3, r2, #1
 8015a7a:	9303      	str	r3, [sp, #12]
 8015a7c:	b341      	cbz	r1, 8015ad0 <__hexnan+0x88>
 8015a7e:	4608      	mov	r0, r1
 8015a80:	9205      	str	r2, [sp, #20]
 8015a82:	9104      	str	r1, [sp, #16]
 8015a84:	f7ff fd5f 	bl	8015546 <__hexdig_fun>
 8015a88:	2800      	cmp	r0, #0
 8015a8a:	d14f      	bne.n	8015b2c <__hexnan+0xe4>
 8015a8c:	9904      	ldr	r1, [sp, #16]
 8015a8e:	9a05      	ldr	r2, [sp, #20]
 8015a90:	2920      	cmp	r1, #32
 8015a92:	d818      	bhi.n	8015ac6 <__hexnan+0x7e>
 8015a94:	9b02      	ldr	r3, [sp, #8]
 8015a96:	459b      	cmp	fp, r3
 8015a98:	dd13      	ble.n	8015ac2 <__hexnan+0x7a>
 8015a9a:	454c      	cmp	r4, r9
 8015a9c:	d206      	bcs.n	8015aac <__hexnan+0x64>
 8015a9e:	2d07      	cmp	r5, #7
 8015aa0:	dc04      	bgt.n	8015aac <__hexnan+0x64>
 8015aa2:	462a      	mov	r2, r5
 8015aa4:	4649      	mov	r1, r9
 8015aa6:	4620      	mov	r0, r4
 8015aa8:	f7ff ffa8 	bl	80159fc <L_shift>
 8015aac:	4544      	cmp	r4, r8
 8015aae:	d950      	bls.n	8015b52 <__hexnan+0x10a>
 8015ab0:	2300      	movs	r3, #0
 8015ab2:	f1a4 0904 	sub.w	r9, r4, #4
 8015ab6:	f844 3c04 	str.w	r3, [r4, #-4]
 8015aba:	f8cd b008 	str.w	fp, [sp, #8]
 8015abe:	464c      	mov	r4, r9
 8015ac0:	461d      	mov	r5, r3
 8015ac2:	9a03      	ldr	r2, [sp, #12]
 8015ac4:	e7d7      	b.n	8015a76 <__hexnan+0x2e>
 8015ac6:	2929      	cmp	r1, #41	; 0x29
 8015ac8:	d156      	bne.n	8015b78 <__hexnan+0x130>
 8015aca:	3202      	adds	r2, #2
 8015acc:	f8ca 2000 	str.w	r2, [sl]
 8015ad0:	f1bb 0f00 	cmp.w	fp, #0
 8015ad4:	d050      	beq.n	8015b78 <__hexnan+0x130>
 8015ad6:	454c      	cmp	r4, r9
 8015ad8:	d206      	bcs.n	8015ae8 <__hexnan+0xa0>
 8015ada:	2d07      	cmp	r5, #7
 8015adc:	dc04      	bgt.n	8015ae8 <__hexnan+0xa0>
 8015ade:	462a      	mov	r2, r5
 8015ae0:	4649      	mov	r1, r9
 8015ae2:	4620      	mov	r0, r4
 8015ae4:	f7ff ff8a 	bl	80159fc <L_shift>
 8015ae8:	4544      	cmp	r4, r8
 8015aea:	d934      	bls.n	8015b56 <__hexnan+0x10e>
 8015aec:	f1a8 0204 	sub.w	r2, r8, #4
 8015af0:	4623      	mov	r3, r4
 8015af2:	f853 1b04 	ldr.w	r1, [r3], #4
 8015af6:	f842 1f04 	str.w	r1, [r2, #4]!
 8015afa:	429f      	cmp	r7, r3
 8015afc:	d2f9      	bcs.n	8015af2 <__hexnan+0xaa>
 8015afe:	1b3b      	subs	r3, r7, r4
 8015b00:	f023 0303 	bic.w	r3, r3, #3
 8015b04:	3304      	adds	r3, #4
 8015b06:	3401      	adds	r4, #1
 8015b08:	3e03      	subs	r6, #3
 8015b0a:	42b4      	cmp	r4, r6
 8015b0c:	bf88      	it	hi
 8015b0e:	2304      	movhi	r3, #4
 8015b10:	4443      	add	r3, r8
 8015b12:	2200      	movs	r2, #0
 8015b14:	f843 2b04 	str.w	r2, [r3], #4
 8015b18:	429f      	cmp	r7, r3
 8015b1a:	d2fb      	bcs.n	8015b14 <__hexnan+0xcc>
 8015b1c:	683b      	ldr	r3, [r7, #0]
 8015b1e:	b91b      	cbnz	r3, 8015b28 <__hexnan+0xe0>
 8015b20:	4547      	cmp	r7, r8
 8015b22:	d127      	bne.n	8015b74 <__hexnan+0x12c>
 8015b24:	2301      	movs	r3, #1
 8015b26:	603b      	str	r3, [r7, #0]
 8015b28:	2005      	movs	r0, #5
 8015b2a:	e026      	b.n	8015b7a <__hexnan+0x132>
 8015b2c:	3501      	adds	r5, #1
 8015b2e:	2d08      	cmp	r5, #8
 8015b30:	f10b 0b01 	add.w	fp, fp, #1
 8015b34:	dd06      	ble.n	8015b44 <__hexnan+0xfc>
 8015b36:	4544      	cmp	r4, r8
 8015b38:	d9c3      	bls.n	8015ac2 <__hexnan+0x7a>
 8015b3a:	2300      	movs	r3, #0
 8015b3c:	f844 3c04 	str.w	r3, [r4, #-4]
 8015b40:	2501      	movs	r5, #1
 8015b42:	3c04      	subs	r4, #4
 8015b44:	6822      	ldr	r2, [r4, #0]
 8015b46:	f000 000f 	and.w	r0, r0, #15
 8015b4a:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8015b4e:	6022      	str	r2, [r4, #0]
 8015b50:	e7b7      	b.n	8015ac2 <__hexnan+0x7a>
 8015b52:	2508      	movs	r5, #8
 8015b54:	e7b5      	b.n	8015ac2 <__hexnan+0x7a>
 8015b56:	9b01      	ldr	r3, [sp, #4]
 8015b58:	2b00      	cmp	r3, #0
 8015b5a:	d0df      	beq.n	8015b1c <__hexnan+0xd4>
 8015b5c:	f04f 32ff 	mov.w	r2, #4294967295
 8015b60:	f1c3 0320 	rsb	r3, r3, #32
 8015b64:	fa22 f303 	lsr.w	r3, r2, r3
 8015b68:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8015b6c:	401a      	ands	r2, r3
 8015b6e:	f846 2c04 	str.w	r2, [r6, #-4]
 8015b72:	e7d3      	b.n	8015b1c <__hexnan+0xd4>
 8015b74:	3f04      	subs	r7, #4
 8015b76:	e7d1      	b.n	8015b1c <__hexnan+0xd4>
 8015b78:	2004      	movs	r0, #4
 8015b7a:	b007      	add	sp, #28
 8015b7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08015b80 <_localeconv_r>:
 8015b80:	4800      	ldr	r0, [pc, #0]	; (8015b84 <_localeconv_r+0x4>)
 8015b82:	4770      	bx	lr
 8015b84:	20000220 	.word	0x20000220

08015b88 <__retarget_lock_init_recursive>:
 8015b88:	4770      	bx	lr

08015b8a <__retarget_lock_acquire_recursive>:
 8015b8a:	4770      	bx	lr

08015b8c <__retarget_lock_release_recursive>:
 8015b8c:	4770      	bx	lr

08015b8e <__swhatbuf_r>:
 8015b8e:	b570      	push	{r4, r5, r6, lr}
 8015b90:	460e      	mov	r6, r1
 8015b92:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015b96:	2900      	cmp	r1, #0
 8015b98:	b096      	sub	sp, #88	; 0x58
 8015b9a:	4614      	mov	r4, r2
 8015b9c:	461d      	mov	r5, r3
 8015b9e:	da08      	bge.n	8015bb2 <__swhatbuf_r+0x24>
 8015ba0:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8015ba4:	2200      	movs	r2, #0
 8015ba6:	602a      	str	r2, [r5, #0]
 8015ba8:	061a      	lsls	r2, r3, #24
 8015baa:	d410      	bmi.n	8015bce <__swhatbuf_r+0x40>
 8015bac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8015bb0:	e00e      	b.n	8015bd0 <__swhatbuf_r+0x42>
 8015bb2:	466a      	mov	r2, sp
 8015bb4:	f000 ff64 	bl	8016a80 <_fstat_r>
 8015bb8:	2800      	cmp	r0, #0
 8015bba:	dbf1      	blt.n	8015ba0 <__swhatbuf_r+0x12>
 8015bbc:	9a01      	ldr	r2, [sp, #4]
 8015bbe:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8015bc2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8015bc6:	425a      	negs	r2, r3
 8015bc8:	415a      	adcs	r2, r3
 8015bca:	602a      	str	r2, [r5, #0]
 8015bcc:	e7ee      	b.n	8015bac <__swhatbuf_r+0x1e>
 8015bce:	2340      	movs	r3, #64	; 0x40
 8015bd0:	2000      	movs	r0, #0
 8015bd2:	6023      	str	r3, [r4, #0]
 8015bd4:	b016      	add	sp, #88	; 0x58
 8015bd6:	bd70      	pop	{r4, r5, r6, pc}

08015bd8 <__smakebuf_r>:
 8015bd8:	898b      	ldrh	r3, [r1, #12]
 8015bda:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8015bdc:	079d      	lsls	r5, r3, #30
 8015bde:	4606      	mov	r6, r0
 8015be0:	460c      	mov	r4, r1
 8015be2:	d507      	bpl.n	8015bf4 <__smakebuf_r+0x1c>
 8015be4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8015be8:	6023      	str	r3, [r4, #0]
 8015bea:	6123      	str	r3, [r4, #16]
 8015bec:	2301      	movs	r3, #1
 8015bee:	6163      	str	r3, [r4, #20]
 8015bf0:	b002      	add	sp, #8
 8015bf2:	bd70      	pop	{r4, r5, r6, pc}
 8015bf4:	ab01      	add	r3, sp, #4
 8015bf6:	466a      	mov	r2, sp
 8015bf8:	f7ff ffc9 	bl	8015b8e <__swhatbuf_r>
 8015bfc:	9900      	ldr	r1, [sp, #0]
 8015bfe:	4605      	mov	r5, r0
 8015c00:	4630      	mov	r0, r6
 8015c02:	f7fc ff05 	bl	8012a10 <_malloc_r>
 8015c06:	b948      	cbnz	r0, 8015c1c <__smakebuf_r+0x44>
 8015c08:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015c0c:	059a      	lsls	r2, r3, #22
 8015c0e:	d4ef      	bmi.n	8015bf0 <__smakebuf_r+0x18>
 8015c10:	f023 0303 	bic.w	r3, r3, #3
 8015c14:	f043 0302 	orr.w	r3, r3, #2
 8015c18:	81a3      	strh	r3, [r4, #12]
 8015c1a:	e7e3      	b.n	8015be4 <__smakebuf_r+0xc>
 8015c1c:	4b0d      	ldr	r3, [pc, #52]	; (8015c54 <__smakebuf_r+0x7c>)
 8015c1e:	62b3      	str	r3, [r6, #40]	; 0x28
 8015c20:	89a3      	ldrh	r3, [r4, #12]
 8015c22:	6020      	str	r0, [r4, #0]
 8015c24:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8015c28:	81a3      	strh	r3, [r4, #12]
 8015c2a:	9b00      	ldr	r3, [sp, #0]
 8015c2c:	6163      	str	r3, [r4, #20]
 8015c2e:	9b01      	ldr	r3, [sp, #4]
 8015c30:	6120      	str	r0, [r4, #16]
 8015c32:	b15b      	cbz	r3, 8015c4c <__smakebuf_r+0x74>
 8015c34:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8015c38:	4630      	mov	r0, r6
 8015c3a:	f000 ff33 	bl	8016aa4 <_isatty_r>
 8015c3e:	b128      	cbz	r0, 8015c4c <__smakebuf_r+0x74>
 8015c40:	89a3      	ldrh	r3, [r4, #12]
 8015c42:	f023 0303 	bic.w	r3, r3, #3
 8015c46:	f043 0301 	orr.w	r3, r3, #1
 8015c4a:	81a3      	strh	r3, [r4, #12]
 8015c4c:	89a0      	ldrh	r0, [r4, #12]
 8015c4e:	4305      	orrs	r5, r0
 8015c50:	81a5      	strh	r5, [r4, #12]
 8015c52:	e7cd      	b.n	8015bf0 <__smakebuf_r+0x18>
 8015c54:	08015301 	.word	0x08015301

08015c58 <__ascii_mbtowc>:
 8015c58:	b082      	sub	sp, #8
 8015c5a:	b901      	cbnz	r1, 8015c5e <__ascii_mbtowc+0x6>
 8015c5c:	a901      	add	r1, sp, #4
 8015c5e:	b142      	cbz	r2, 8015c72 <__ascii_mbtowc+0x1a>
 8015c60:	b14b      	cbz	r3, 8015c76 <__ascii_mbtowc+0x1e>
 8015c62:	7813      	ldrb	r3, [r2, #0]
 8015c64:	600b      	str	r3, [r1, #0]
 8015c66:	7812      	ldrb	r2, [r2, #0]
 8015c68:	1e10      	subs	r0, r2, #0
 8015c6a:	bf18      	it	ne
 8015c6c:	2001      	movne	r0, #1
 8015c6e:	b002      	add	sp, #8
 8015c70:	4770      	bx	lr
 8015c72:	4610      	mov	r0, r2
 8015c74:	e7fb      	b.n	8015c6e <__ascii_mbtowc+0x16>
 8015c76:	f06f 0001 	mvn.w	r0, #1
 8015c7a:	e7f8      	b.n	8015c6e <__ascii_mbtowc+0x16>

08015c7c <__malloc_lock>:
 8015c7c:	4801      	ldr	r0, [pc, #4]	; (8015c84 <__malloc_lock+0x8>)
 8015c7e:	f7ff bf84 	b.w	8015b8a <__retarget_lock_acquire_recursive>
 8015c82:	bf00      	nop
 8015c84:	2000afcc 	.word	0x2000afcc

08015c88 <__malloc_unlock>:
 8015c88:	4801      	ldr	r0, [pc, #4]	; (8015c90 <__malloc_unlock+0x8>)
 8015c8a:	f7ff bf7f 	b.w	8015b8c <__retarget_lock_release_recursive>
 8015c8e:	bf00      	nop
 8015c90:	2000afcc 	.word	0x2000afcc

08015c94 <_Balloc>:
 8015c94:	b570      	push	{r4, r5, r6, lr}
 8015c96:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8015c98:	4604      	mov	r4, r0
 8015c9a:	460d      	mov	r5, r1
 8015c9c:	b976      	cbnz	r6, 8015cbc <_Balloc+0x28>
 8015c9e:	2010      	movs	r0, #16
 8015ca0:	f7fc fe24 	bl	80128ec <malloc>
 8015ca4:	4602      	mov	r2, r0
 8015ca6:	6260      	str	r0, [r4, #36]	; 0x24
 8015ca8:	b920      	cbnz	r0, 8015cb4 <_Balloc+0x20>
 8015caa:	4b18      	ldr	r3, [pc, #96]	; (8015d0c <_Balloc+0x78>)
 8015cac:	4818      	ldr	r0, [pc, #96]	; (8015d10 <_Balloc+0x7c>)
 8015cae:	2166      	movs	r1, #102	; 0x66
 8015cb0:	f000 fea6 	bl	8016a00 <__assert_func>
 8015cb4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8015cb8:	6006      	str	r6, [r0, #0]
 8015cba:	60c6      	str	r6, [r0, #12]
 8015cbc:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8015cbe:	68f3      	ldr	r3, [r6, #12]
 8015cc0:	b183      	cbz	r3, 8015ce4 <_Balloc+0x50>
 8015cc2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8015cc4:	68db      	ldr	r3, [r3, #12]
 8015cc6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8015cca:	b9b8      	cbnz	r0, 8015cfc <_Balloc+0x68>
 8015ccc:	2101      	movs	r1, #1
 8015cce:	fa01 f605 	lsl.w	r6, r1, r5
 8015cd2:	1d72      	adds	r2, r6, #5
 8015cd4:	0092      	lsls	r2, r2, #2
 8015cd6:	4620      	mov	r0, r4
 8015cd8:	f000 fc9d 	bl	8016616 <_calloc_r>
 8015cdc:	b160      	cbz	r0, 8015cf8 <_Balloc+0x64>
 8015cde:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8015ce2:	e00e      	b.n	8015d02 <_Balloc+0x6e>
 8015ce4:	2221      	movs	r2, #33	; 0x21
 8015ce6:	2104      	movs	r1, #4
 8015ce8:	4620      	mov	r0, r4
 8015cea:	f000 fc94 	bl	8016616 <_calloc_r>
 8015cee:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8015cf0:	60f0      	str	r0, [r6, #12]
 8015cf2:	68db      	ldr	r3, [r3, #12]
 8015cf4:	2b00      	cmp	r3, #0
 8015cf6:	d1e4      	bne.n	8015cc2 <_Balloc+0x2e>
 8015cf8:	2000      	movs	r0, #0
 8015cfa:	bd70      	pop	{r4, r5, r6, pc}
 8015cfc:	6802      	ldr	r2, [r0, #0]
 8015cfe:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8015d02:	2300      	movs	r3, #0
 8015d04:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8015d08:	e7f7      	b.n	8015cfa <_Balloc+0x66>
 8015d0a:	bf00      	nop
 8015d0c:	08025446 	.word	0x08025446
 8015d10:	080255a8 	.word	0x080255a8

08015d14 <_Bfree>:
 8015d14:	b570      	push	{r4, r5, r6, lr}
 8015d16:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8015d18:	4605      	mov	r5, r0
 8015d1a:	460c      	mov	r4, r1
 8015d1c:	b976      	cbnz	r6, 8015d3c <_Bfree+0x28>
 8015d1e:	2010      	movs	r0, #16
 8015d20:	f7fc fde4 	bl	80128ec <malloc>
 8015d24:	4602      	mov	r2, r0
 8015d26:	6268      	str	r0, [r5, #36]	; 0x24
 8015d28:	b920      	cbnz	r0, 8015d34 <_Bfree+0x20>
 8015d2a:	4b09      	ldr	r3, [pc, #36]	; (8015d50 <_Bfree+0x3c>)
 8015d2c:	4809      	ldr	r0, [pc, #36]	; (8015d54 <_Bfree+0x40>)
 8015d2e:	218a      	movs	r1, #138	; 0x8a
 8015d30:	f000 fe66 	bl	8016a00 <__assert_func>
 8015d34:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8015d38:	6006      	str	r6, [r0, #0]
 8015d3a:	60c6      	str	r6, [r0, #12]
 8015d3c:	b13c      	cbz	r4, 8015d4e <_Bfree+0x3a>
 8015d3e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8015d40:	6862      	ldr	r2, [r4, #4]
 8015d42:	68db      	ldr	r3, [r3, #12]
 8015d44:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8015d48:	6021      	str	r1, [r4, #0]
 8015d4a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8015d4e:	bd70      	pop	{r4, r5, r6, pc}
 8015d50:	08025446 	.word	0x08025446
 8015d54:	080255a8 	.word	0x080255a8

08015d58 <__multadd>:
 8015d58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015d5c:	690d      	ldr	r5, [r1, #16]
 8015d5e:	4607      	mov	r7, r0
 8015d60:	460c      	mov	r4, r1
 8015d62:	461e      	mov	r6, r3
 8015d64:	f101 0c14 	add.w	ip, r1, #20
 8015d68:	2000      	movs	r0, #0
 8015d6a:	f8dc 3000 	ldr.w	r3, [ip]
 8015d6e:	b299      	uxth	r1, r3
 8015d70:	fb02 6101 	mla	r1, r2, r1, r6
 8015d74:	0c1e      	lsrs	r6, r3, #16
 8015d76:	0c0b      	lsrs	r3, r1, #16
 8015d78:	fb02 3306 	mla	r3, r2, r6, r3
 8015d7c:	b289      	uxth	r1, r1
 8015d7e:	3001      	adds	r0, #1
 8015d80:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8015d84:	4285      	cmp	r5, r0
 8015d86:	f84c 1b04 	str.w	r1, [ip], #4
 8015d8a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8015d8e:	dcec      	bgt.n	8015d6a <__multadd+0x12>
 8015d90:	b30e      	cbz	r6, 8015dd6 <__multadd+0x7e>
 8015d92:	68a3      	ldr	r3, [r4, #8]
 8015d94:	42ab      	cmp	r3, r5
 8015d96:	dc19      	bgt.n	8015dcc <__multadd+0x74>
 8015d98:	6861      	ldr	r1, [r4, #4]
 8015d9a:	4638      	mov	r0, r7
 8015d9c:	3101      	adds	r1, #1
 8015d9e:	f7ff ff79 	bl	8015c94 <_Balloc>
 8015da2:	4680      	mov	r8, r0
 8015da4:	b928      	cbnz	r0, 8015db2 <__multadd+0x5a>
 8015da6:	4602      	mov	r2, r0
 8015da8:	4b0c      	ldr	r3, [pc, #48]	; (8015ddc <__multadd+0x84>)
 8015daa:	480d      	ldr	r0, [pc, #52]	; (8015de0 <__multadd+0x88>)
 8015dac:	21b5      	movs	r1, #181	; 0xb5
 8015dae:	f000 fe27 	bl	8016a00 <__assert_func>
 8015db2:	6922      	ldr	r2, [r4, #16]
 8015db4:	3202      	adds	r2, #2
 8015db6:	f104 010c 	add.w	r1, r4, #12
 8015dba:	0092      	lsls	r2, r2, #2
 8015dbc:	300c      	adds	r0, #12
 8015dbe:	f7fc fda5 	bl	801290c <memcpy>
 8015dc2:	4621      	mov	r1, r4
 8015dc4:	4638      	mov	r0, r7
 8015dc6:	f7ff ffa5 	bl	8015d14 <_Bfree>
 8015dca:	4644      	mov	r4, r8
 8015dcc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8015dd0:	3501      	adds	r5, #1
 8015dd2:	615e      	str	r6, [r3, #20]
 8015dd4:	6125      	str	r5, [r4, #16]
 8015dd6:	4620      	mov	r0, r4
 8015dd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015ddc:	080254b8 	.word	0x080254b8
 8015de0:	080255a8 	.word	0x080255a8

08015de4 <__s2b>:
 8015de4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015de8:	460c      	mov	r4, r1
 8015dea:	4615      	mov	r5, r2
 8015dec:	461f      	mov	r7, r3
 8015dee:	2209      	movs	r2, #9
 8015df0:	3308      	adds	r3, #8
 8015df2:	4606      	mov	r6, r0
 8015df4:	fb93 f3f2 	sdiv	r3, r3, r2
 8015df8:	2100      	movs	r1, #0
 8015dfa:	2201      	movs	r2, #1
 8015dfc:	429a      	cmp	r2, r3
 8015dfe:	db09      	blt.n	8015e14 <__s2b+0x30>
 8015e00:	4630      	mov	r0, r6
 8015e02:	f7ff ff47 	bl	8015c94 <_Balloc>
 8015e06:	b940      	cbnz	r0, 8015e1a <__s2b+0x36>
 8015e08:	4602      	mov	r2, r0
 8015e0a:	4b19      	ldr	r3, [pc, #100]	; (8015e70 <__s2b+0x8c>)
 8015e0c:	4819      	ldr	r0, [pc, #100]	; (8015e74 <__s2b+0x90>)
 8015e0e:	21ce      	movs	r1, #206	; 0xce
 8015e10:	f000 fdf6 	bl	8016a00 <__assert_func>
 8015e14:	0052      	lsls	r2, r2, #1
 8015e16:	3101      	adds	r1, #1
 8015e18:	e7f0      	b.n	8015dfc <__s2b+0x18>
 8015e1a:	9b08      	ldr	r3, [sp, #32]
 8015e1c:	6143      	str	r3, [r0, #20]
 8015e1e:	2d09      	cmp	r5, #9
 8015e20:	f04f 0301 	mov.w	r3, #1
 8015e24:	6103      	str	r3, [r0, #16]
 8015e26:	dd16      	ble.n	8015e56 <__s2b+0x72>
 8015e28:	f104 0909 	add.w	r9, r4, #9
 8015e2c:	46c8      	mov	r8, r9
 8015e2e:	442c      	add	r4, r5
 8015e30:	f818 3b01 	ldrb.w	r3, [r8], #1
 8015e34:	4601      	mov	r1, r0
 8015e36:	3b30      	subs	r3, #48	; 0x30
 8015e38:	220a      	movs	r2, #10
 8015e3a:	4630      	mov	r0, r6
 8015e3c:	f7ff ff8c 	bl	8015d58 <__multadd>
 8015e40:	45a0      	cmp	r8, r4
 8015e42:	d1f5      	bne.n	8015e30 <__s2b+0x4c>
 8015e44:	f1a5 0408 	sub.w	r4, r5, #8
 8015e48:	444c      	add	r4, r9
 8015e4a:	1b2d      	subs	r5, r5, r4
 8015e4c:	1963      	adds	r3, r4, r5
 8015e4e:	42bb      	cmp	r3, r7
 8015e50:	db04      	blt.n	8015e5c <__s2b+0x78>
 8015e52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015e56:	340a      	adds	r4, #10
 8015e58:	2509      	movs	r5, #9
 8015e5a:	e7f6      	b.n	8015e4a <__s2b+0x66>
 8015e5c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8015e60:	4601      	mov	r1, r0
 8015e62:	3b30      	subs	r3, #48	; 0x30
 8015e64:	220a      	movs	r2, #10
 8015e66:	4630      	mov	r0, r6
 8015e68:	f7ff ff76 	bl	8015d58 <__multadd>
 8015e6c:	e7ee      	b.n	8015e4c <__s2b+0x68>
 8015e6e:	bf00      	nop
 8015e70:	080254b8 	.word	0x080254b8
 8015e74:	080255a8 	.word	0x080255a8

08015e78 <__hi0bits>:
 8015e78:	0c03      	lsrs	r3, r0, #16
 8015e7a:	041b      	lsls	r3, r3, #16
 8015e7c:	b9d3      	cbnz	r3, 8015eb4 <__hi0bits+0x3c>
 8015e7e:	0400      	lsls	r0, r0, #16
 8015e80:	2310      	movs	r3, #16
 8015e82:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8015e86:	bf04      	itt	eq
 8015e88:	0200      	lsleq	r0, r0, #8
 8015e8a:	3308      	addeq	r3, #8
 8015e8c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8015e90:	bf04      	itt	eq
 8015e92:	0100      	lsleq	r0, r0, #4
 8015e94:	3304      	addeq	r3, #4
 8015e96:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8015e9a:	bf04      	itt	eq
 8015e9c:	0080      	lsleq	r0, r0, #2
 8015e9e:	3302      	addeq	r3, #2
 8015ea0:	2800      	cmp	r0, #0
 8015ea2:	db05      	blt.n	8015eb0 <__hi0bits+0x38>
 8015ea4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8015ea8:	f103 0301 	add.w	r3, r3, #1
 8015eac:	bf08      	it	eq
 8015eae:	2320      	moveq	r3, #32
 8015eb0:	4618      	mov	r0, r3
 8015eb2:	4770      	bx	lr
 8015eb4:	2300      	movs	r3, #0
 8015eb6:	e7e4      	b.n	8015e82 <__hi0bits+0xa>

08015eb8 <__lo0bits>:
 8015eb8:	6803      	ldr	r3, [r0, #0]
 8015eba:	f013 0207 	ands.w	r2, r3, #7
 8015ebe:	4601      	mov	r1, r0
 8015ec0:	d00b      	beq.n	8015eda <__lo0bits+0x22>
 8015ec2:	07da      	lsls	r2, r3, #31
 8015ec4:	d423      	bmi.n	8015f0e <__lo0bits+0x56>
 8015ec6:	0798      	lsls	r0, r3, #30
 8015ec8:	bf49      	itett	mi
 8015eca:	085b      	lsrmi	r3, r3, #1
 8015ecc:	089b      	lsrpl	r3, r3, #2
 8015ece:	2001      	movmi	r0, #1
 8015ed0:	600b      	strmi	r3, [r1, #0]
 8015ed2:	bf5c      	itt	pl
 8015ed4:	600b      	strpl	r3, [r1, #0]
 8015ed6:	2002      	movpl	r0, #2
 8015ed8:	4770      	bx	lr
 8015eda:	b298      	uxth	r0, r3
 8015edc:	b9a8      	cbnz	r0, 8015f0a <__lo0bits+0x52>
 8015ede:	0c1b      	lsrs	r3, r3, #16
 8015ee0:	2010      	movs	r0, #16
 8015ee2:	b2da      	uxtb	r2, r3
 8015ee4:	b90a      	cbnz	r2, 8015eea <__lo0bits+0x32>
 8015ee6:	3008      	adds	r0, #8
 8015ee8:	0a1b      	lsrs	r3, r3, #8
 8015eea:	071a      	lsls	r2, r3, #28
 8015eec:	bf04      	itt	eq
 8015eee:	091b      	lsreq	r3, r3, #4
 8015ef0:	3004      	addeq	r0, #4
 8015ef2:	079a      	lsls	r2, r3, #30
 8015ef4:	bf04      	itt	eq
 8015ef6:	089b      	lsreq	r3, r3, #2
 8015ef8:	3002      	addeq	r0, #2
 8015efa:	07da      	lsls	r2, r3, #31
 8015efc:	d403      	bmi.n	8015f06 <__lo0bits+0x4e>
 8015efe:	085b      	lsrs	r3, r3, #1
 8015f00:	f100 0001 	add.w	r0, r0, #1
 8015f04:	d005      	beq.n	8015f12 <__lo0bits+0x5a>
 8015f06:	600b      	str	r3, [r1, #0]
 8015f08:	4770      	bx	lr
 8015f0a:	4610      	mov	r0, r2
 8015f0c:	e7e9      	b.n	8015ee2 <__lo0bits+0x2a>
 8015f0e:	2000      	movs	r0, #0
 8015f10:	4770      	bx	lr
 8015f12:	2020      	movs	r0, #32
 8015f14:	4770      	bx	lr
	...

08015f18 <__i2b>:
 8015f18:	b510      	push	{r4, lr}
 8015f1a:	460c      	mov	r4, r1
 8015f1c:	2101      	movs	r1, #1
 8015f1e:	f7ff feb9 	bl	8015c94 <_Balloc>
 8015f22:	4602      	mov	r2, r0
 8015f24:	b928      	cbnz	r0, 8015f32 <__i2b+0x1a>
 8015f26:	4b05      	ldr	r3, [pc, #20]	; (8015f3c <__i2b+0x24>)
 8015f28:	4805      	ldr	r0, [pc, #20]	; (8015f40 <__i2b+0x28>)
 8015f2a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8015f2e:	f000 fd67 	bl	8016a00 <__assert_func>
 8015f32:	2301      	movs	r3, #1
 8015f34:	6144      	str	r4, [r0, #20]
 8015f36:	6103      	str	r3, [r0, #16]
 8015f38:	bd10      	pop	{r4, pc}
 8015f3a:	bf00      	nop
 8015f3c:	080254b8 	.word	0x080254b8
 8015f40:	080255a8 	.word	0x080255a8

08015f44 <__multiply>:
 8015f44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015f48:	4691      	mov	r9, r2
 8015f4a:	690a      	ldr	r2, [r1, #16]
 8015f4c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8015f50:	429a      	cmp	r2, r3
 8015f52:	bfb8      	it	lt
 8015f54:	460b      	movlt	r3, r1
 8015f56:	460c      	mov	r4, r1
 8015f58:	bfbc      	itt	lt
 8015f5a:	464c      	movlt	r4, r9
 8015f5c:	4699      	movlt	r9, r3
 8015f5e:	6927      	ldr	r7, [r4, #16]
 8015f60:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8015f64:	68a3      	ldr	r3, [r4, #8]
 8015f66:	6861      	ldr	r1, [r4, #4]
 8015f68:	eb07 060a 	add.w	r6, r7, sl
 8015f6c:	42b3      	cmp	r3, r6
 8015f6e:	b085      	sub	sp, #20
 8015f70:	bfb8      	it	lt
 8015f72:	3101      	addlt	r1, #1
 8015f74:	f7ff fe8e 	bl	8015c94 <_Balloc>
 8015f78:	b930      	cbnz	r0, 8015f88 <__multiply+0x44>
 8015f7a:	4602      	mov	r2, r0
 8015f7c:	4b44      	ldr	r3, [pc, #272]	; (8016090 <__multiply+0x14c>)
 8015f7e:	4845      	ldr	r0, [pc, #276]	; (8016094 <__multiply+0x150>)
 8015f80:	f240 115d 	movw	r1, #349	; 0x15d
 8015f84:	f000 fd3c 	bl	8016a00 <__assert_func>
 8015f88:	f100 0514 	add.w	r5, r0, #20
 8015f8c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8015f90:	462b      	mov	r3, r5
 8015f92:	2200      	movs	r2, #0
 8015f94:	4543      	cmp	r3, r8
 8015f96:	d321      	bcc.n	8015fdc <__multiply+0x98>
 8015f98:	f104 0314 	add.w	r3, r4, #20
 8015f9c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8015fa0:	f109 0314 	add.w	r3, r9, #20
 8015fa4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8015fa8:	9202      	str	r2, [sp, #8]
 8015faa:	1b3a      	subs	r2, r7, r4
 8015fac:	3a15      	subs	r2, #21
 8015fae:	f022 0203 	bic.w	r2, r2, #3
 8015fb2:	3204      	adds	r2, #4
 8015fb4:	f104 0115 	add.w	r1, r4, #21
 8015fb8:	428f      	cmp	r7, r1
 8015fba:	bf38      	it	cc
 8015fbc:	2204      	movcc	r2, #4
 8015fbe:	9201      	str	r2, [sp, #4]
 8015fc0:	9a02      	ldr	r2, [sp, #8]
 8015fc2:	9303      	str	r3, [sp, #12]
 8015fc4:	429a      	cmp	r2, r3
 8015fc6:	d80c      	bhi.n	8015fe2 <__multiply+0x9e>
 8015fc8:	2e00      	cmp	r6, #0
 8015fca:	dd03      	ble.n	8015fd4 <__multiply+0x90>
 8015fcc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8015fd0:	2b00      	cmp	r3, #0
 8015fd2:	d05a      	beq.n	801608a <__multiply+0x146>
 8015fd4:	6106      	str	r6, [r0, #16]
 8015fd6:	b005      	add	sp, #20
 8015fd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015fdc:	f843 2b04 	str.w	r2, [r3], #4
 8015fe0:	e7d8      	b.n	8015f94 <__multiply+0x50>
 8015fe2:	f8b3 a000 	ldrh.w	sl, [r3]
 8015fe6:	f1ba 0f00 	cmp.w	sl, #0
 8015fea:	d024      	beq.n	8016036 <__multiply+0xf2>
 8015fec:	f104 0e14 	add.w	lr, r4, #20
 8015ff0:	46a9      	mov	r9, r5
 8015ff2:	f04f 0c00 	mov.w	ip, #0
 8015ff6:	f85e 2b04 	ldr.w	r2, [lr], #4
 8015ffa:	f8d9 1000 	ldr.w	r1, [r9]
 8015ffe:	fa1f fb82 	uxth.w	fp, r2
 8016002:	b289      	uxth	r1, r1
 8016004:	fb0a 110b 	mla	r1, sl, fp, r1
 8016008:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 801600c:	f8d9 2000 	ldr.w	r2, [r9]
 8016010:	4461      	add	r1, ip
 8016012:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8016016:	fb0a c20b 	mla	r2, sl, fp, ip
 801601a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 801601e:	b289      	uxth	r1, r1
 8016020:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8016024:	4577      	cmp	r7, lr
 8016026:	f849 1b04 	str.w	r1, [r9], #4
 801602a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801602e:	d8e2      	bhi.n	8015ff6 <__multiply+0xb2>
 8016030:	9a01      	ldr	r2, [sp, #4]
 8016032:	f845 c002 	str.w	ip, [r5, r2]
 8016036:	9a03      	ldr	r2, [sp, #12]
 8016038:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 801603c:	3304      	adds	r3, #4
 801603e:	f1b9 0f00 	cmp.w	r9, #0
 8016042:	d020      	beq.n	8016086 <__multiply+0x142>
 8016044:	6829      	ldr	r1, [r5, #0]
 8016046:	f104 0c14 	add.w	ip, r4, #20
 801604a:	46ae      	mov	lr, r5
 801604c:	f04f 0a00 	mov.w	sl, #0
 8016050:	f8bc b000 	ldrh.w	fp, [ip]
 8016054:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8016058:	fb09 220b 	mla	r2, r9, fp, r2
 801605c:	4492      	add	sl, r2
 801605e:	b289      	uxth	r1, r1
 8016060:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8016064:	f84e 1b04 	str.w	r1, [lr], #4
 8016068:	f85c 2b04 	ldr.w	r2, [ip], #4
 801606c:	f8be 1000 	ldrh.w	r1, [lr]
 8016070:	0c12      	lsrs	r2, r2, #16
 8016072:	fb09 1102 	mla	r1, r9, r2, r1
 8016076:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 801607a:	4567      	cmp	r7, ip
 801607c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8016080:	d8e6      	bhi.n	8016050 <__multiply+0x10c>
 8016082:	9a01      	ldr	r2, [sp, #4]
 8016084:	50a9      	str	r1, [r5, r2]
 8016086:	3504      	adds	r5, #4
 8016088:	e79a      	b.n	8015fc0 <__multiply+0x7c>
 801608a:	3e01      	subs	r6, #1
 801608c:	e79c      	b.n	8015fc8 <__multiply+0x84>
 801608e:	bf00      	nop
 8016090:	080254b8 	.word	0x080254b8
 8016094:	080255a8 	.word	0x080255a8

08016098 <__pow5mult>:
 8016098:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801609c:	4615      	mov	r5, r2
 801609e:	f012 0203 	ands.w	r2, r2, #3
 80160a2:	4606      	mov	r6, r0
 80160a4:	460f      	mov	r7, r1
 80160a6:	d007      	beq.n	80160b8 <__pow5mult+0x20>
 80160a8:	4c25      	ldr	r4, [pc, #148]	; (8016140 <__pow5mult+0xa8>)
 80160aa:	3a01      	subs	r2, #1
 80160ac:	2300      	movs	r3, #0
 80160ae:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80160b2:	f7ff fe51 	bl	8015d58 <__multadd>
 80160b6:	4607      	mov	r7, r0
 80160b8:	10ad      	asrs	r5, r5, #2
 80160ba:	d03d      	beq.n	8016138 <__pow5mult+0xa0>
 80160bc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80160be:	b97c      	cbnz	r4, 80160e0 <__pow5mult+0x48>
 80160c0:	2010      	movs	r0, #16
 80160c2:	f7fc fc13 	bl	80128ec <malloc>
 80160c6:	4602      	mov	r2, r0
 80160c8:	6270      	str	r0, [r6, #36]	; 0x24
 80160ca:	b928      	cbnz	r0, 80160d8 <__pow5mult+0x40>
 80160cc:	4b1d      	ldr	r3, [pc, #116]	; (8016144 <__pow5mult+0xac>)
 80160ce:	481e      	ldr	r0, [pc, #120]	; (8016148 <__pow5mult+0xb0>)
 80160d0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80160d4:	f000 fc94 	bl	8016a00 <__assert_func>
 80160d8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80160dc:	6004      	str	r4, [r0, #0]
 80160de:	60c4      	str	r4, [r0, #12]
 80160e0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80160e4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80160e8:	b94c      	cbnz	r4, 80160fe <__pow5mult+0x66>
 80160ea:	f240 2171 	movw	r1, #625	; 0x271
 80160ee:	4630      	mov	r0, r6
 80160f0:	f7ff ff12 	bl	8015f18 <__i2b>
 80160f4:	2300      	movs	r3, #0
 80160f6:	f8c8 0008 	str.w	r0, [r8, #8]
 80160fa:	4604      	mov	r4, r0
 80160fc:	6003      	str	r3, [r0, #0]
 80160fe:	f04f 0900 	mov.w	r9, #0
 8016102:	07eb      	lsls	r3, r5, #31
 8016104:	d50a      	bpl.n	801611c <__pow5mult+0x84>
 8016106:	4639      	mov	r1, r7
 8016108:	4622      	mov	r2, r4
 801610a:	4630      	mov	r0, r6
 801610c:	f7ff ff1a 	bl	8015f44 <__multiply>
 8016110:	4639      	mov	r1, r7
 8016112:	4680      	mov	r8, r0
 8016114:	4630      	mov	r0, r6
 8016116:	f7ff fdfd 	bl	8015d14 <_Bfree>
 801611a:	4647      	mov	r7, r8
 801611c:	106d      	asrs	r5, r5, #1
 801611e:	d00b      	beq.n	8016138 <__pow5mult+0xa0>
 8016120:	6820      	ldr	r0, [r4, #0]
 8016122:	b938      	cbnz	r0, 8016134 <__pow5mult+0x9c>
 8016124:	4622      	mov	r2, r4
 8016126:	4621      	mov	r1, r4
 8016128:	4630      	mov	r0, r6
 801612a:	f7ff ff0b 	bl	8015f44 <__multiply>
 801612e:	6020      	str	r0, [r4, #0]
 8016130:	f8c0 9000 	str.w	r9, [r0]
 8016134:	4604      	mov	r4, r0
 8016136:	e7e4      	b.n	8016102 <__pow5mult+0x6a>
 8016138:	4638      	mov	r0, r7
 801613a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801613e:	bf00      	nop
 8016140:	080256f8 	.word	0x080256f8
 8016144:	08025446 	.word	0x08025446
 8016148:	080255a8 	.word	0x080255a8

0801614c <__lshift>:
 801614c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016150:	460c      	mov	r4, r1
 8016152:	6849      	ldr	r1, [r1, #4]
 8016154:	6923      	ldr	r3, [r4, #16]
 8016156:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801615a:	68a3      	ldr	r3, [r4, #8]
 801615c:	4607      	mov	r7, r0
 801615e:	4691      	mov	r9, r2
 8016160:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8016164:	f108 0601 	add.w	r6, r8, #1
 8016168:	42b3      	cmp	r3, r6
 801616a:	db0b      	blt.n	8016184 <__lshift+0x38>
 801616c:	4638      	mov	r0, r7
 801616e:	f7ff fd91 	bl	8015c94 <_Balloc>
 8016172:	4605      	mov	r5, r0
 8016174:	b948      	cbnz	r0, 801618a <__lshift+0x3e>
 8016176:	4602      	mov	r2, r0
 8016178:	4b2a      	ldr	r3, [pc, #168]	; (8016224 <__lshift+0xd8>)
 801617a:	482b      	ldr	r0, [pc, #172]	; (8016228 <__lshift+0xdc>)
 801617c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8016180:	f000 fc3e 	bl	8016a00 <__assert_func>
 8016184:	3101      	adds	r1, #1
 8016186:	005b      	lsls	r3, r3, #1
 8016188:	e7ee      	b.n	8016168 <__lshift+0x1c>
 801618a:	2300      	movs	r3, #0
 801618c:	f100 0114 	add.w	r1, r0, #20
 8016190:	f100 0210 	add.w	r2, r0, #16
 8016194:	4618      	mov	r0, r3
 8016196:	4553      	cmp	r3, sl
 8016198:	db37      	blt.n	801620a <__lshift+0xbe>
 801619a:	6920      	ldr	r0, [r4, #16]
 801619c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80161a0:	f104 0314 	add.w	r3, r4, #20
 80161a4:	f019 091f 	ands.w	r9, r9, #31
 80161a8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80161ac:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80161b0:	d02f      	beq.n	8016212 <__lshift+0xc6>
 80161b2:	f1c9 0e20 	rsb	lr, r9, #32
 80161b6:	468a      	mov	sl, r1
 80161b8:	f04f 0c00 	mov.w	ip, #0
 80161bc:	681a      	ldr	r2, [r3, #0]
 80161be:	fa02 f209 	lsl.w	r2, r2, r9
 80161c2:	ea42 020c 	orr.w	r2, r2, ip
 80161c6:	f84a 2b04 	str.w	r2, [sl], #4
 80161ca:	f853 2b04 	ldr.w	r2, [r3], #4
 80161ce:	4298      	cmp	r0, r3
 80161d0:	fa22 fc0e 	lsr.w	ip, r2, lr
 80161d4:	d8f2      	bhi.n	80161bc <__lshift+0x70>
 80161d6:	1b03      	subs	r3, r0, r4
 80161d8:	3b15      	subs	r3, #21
 80161da:	f023 0303 	bic.w	r3, r3, #3
 80161de:	3304      	adds	r3, #4
 80161e0:	f104 0215 	add.w	r2, r4, #21
 80161e4:	4290      	cmp	r0, r2
 80161e6:	bf38      	it	cc
 80161e8:	2304      	movcc	r3, #4
 80161ea:	f841 c003 	str.w	ip, [r1, r3]
 80161ee:	f1bc 0f00 	cmp.w	ip, #0
 80161f2:	d001      	beq.n	80161f8 <__lshift+0xac>
 80161f4:	f108 0602 	add.w	r6, r8, #2
 80161f8:	3e01      	subs	r6, #1
 80161fa:	4638      	mov	r0, r7
 80161fc:	612e      	str	r6, [r5, #16]
 80161fe:	4621      	mov	r1, r4
 8016200:	f7ff fd88 	bl	8015d14 <_Bfree>
 8016204:	4628      	mov	r0, r5
 8016206:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801620a:	f842 0f04 	str.w	r0, [r2, #4]!
 801620e:	3301      	adds	r3, #1
 8016210:	e7c1      	b.n	8016196 <__lshift+0x4a>
 8016212:	3904      	subs	r1, #4
 8016214:	f853 2b04 	ldr.w	r2, [r3], #4
 8016218:	f841 2f04 	str.w	r2, [r1, #4]!
 801621c:	4298      	cmp	r0, r3
 801621e:	d8f9      	bhi.n	8016214 <__lshift+0xc8>
 8016220:	e7ea      	b.n	80161f8 <__lshift+0xac>
 8016222:	bf00      	nop
 8016224:	080254b8 	.word	0x080254b8
 8016228:	080255a8 	.word	0x080255a8

0801622c <__mcmp>:
 801622c:	b530      	push	{r4, r5, lr}
 801622e:	6902      	ldr	r2, [r0, #16]
 8016230:	690c      	ldr	r4, [r1, #16]
 8016232:	1b12      	subs	r2, r2, r4
 8016234:	d10e      	bne.n	8016254 <__mcmp+0x28>
 8016236:	f100 0314 	add.w	r3, r0, #20
 801623a:	3114      	adds	r1, #20
 801623c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8016240:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8016244:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8016248:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 801624c:	42a5      	cmp	r5, r4
 801624e:	d003      	beq.n	8016258 <__mcmp+0x2c>
 8016250:	d305      	bcc.n	801625e <__mcmp+0x32>
 8016252:	2201      	movs	r2, #1
 8016254:	4610      	mov	r0, r2
 8016256:	bd30      	pop	{r4, r5, pc}
 8016258:	4283      	cmp	r3, r0
 801625a:	d3f3      	bcc.n	8016244 <__mcmp+0x18>
 801625c:	e7fa      	b.n	8016254 <__mcmp+0x28>
 801625e:	f04f 32ff 	mov.w	r2, #4294967295
 8016262:	e7f7      	b.n	8016254 <__mcmp+0x28>

08016264 <__mdiff>:
 8016264:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016268:	460c      	mov	r4, r1
 801626a:	4606      	mov	r6, r0
 801626c:	4611      	mov	r1, r2
 801626e:	4620      	mov	r0, r4
 8016270:	4690      	mov	r8, r2
 8016272:	f7ff ffdb 	bl	801622c <__mcmp>
 8016276:	1e05      	subs	r5, r0, #0
 8016278:	d110      	bne.n	801629c <__mdiff+0x38>
 801627a:	4629      	mov	r1, r5
 801627c:	4630      	mov	r0, r6
 801627e:	f7ff fd09 	bl	8015c94 <_Balloc>
 8016282:	b930      	cbnz	r0, 8016292 <__mdiff+0x2e>
 8016284:	4b3a      	ldr	r3, [pc, #232]	; (8016370 <__mdiff+0x10c>)
 8016286:	4602      	mov	r2, r0
 8016288:	f240 2132 	movw	r1, #562	; 0x232
 801628c:	4839      	ldr	r0, [pc, #228]	; (8016374 <__mdiff+0x110>)
 801628e:	f000 fbb7 	bl	8016a00 <__assert_func>
 8016292:	2301      	movs	r3, #1
 8016294:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8016298:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801629c:	bfa4      	itt	ge
 801629e:	4643      	movge	r3, r8
 80162a0:	46a0      	movge	r8, r4
 80162a2:	4630      	mov	r0, r6
 80162a4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80162a8:	bfa6      	itte	ge
 80162aa:	461c      	movge	r4, r3
 80162ac:	2500      	movge	r5, #0
 80162ae:	2501      	movlt	r5, #1
 80162b0:	f7ff fcf0 	bl	8015c94 <_Balloc>
 80162b4:	b920      	cbnz	r0, 80162c0 <__mdiff+0x5c>
 80162b6:	4b2e      	ldr	r3, [pc, #184]	; (8016370 <__mdiff+0x10c>)
 80162b8:	4602      	mov	r2, r0
 80162ba:	f44f 7110 	mov.w	r1, #576	; 0x240
 80162be:	e7e5      	b.n	801628c <__mdiff+0x28>
 80162c0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80162c4:	6926      	ldr	r6, [r4, #16]
 80162c6:	60c5      	str	r5, [r0, #12]
 80162c8:	f104 0914 	add.w	r9, r4, #20
 80162cc:	f108 0514 	add.w	r5, r8, #20
 80162d0:	f100 0e14 	add.w	lr, r0, #20
 80162d4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80162d8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80162dc:	f108 0210 	add.w	r2, r8, #16
 80162e0:	46f2      	mov	sl, lr
 80162e2:	2100      	movs	r1, #0
 80162e4:	f859 3b04 	ldr.w	r3, [r9], #4
 80162e8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80162ec:	fa1f f883 	uxth.w	r8, r3
 80162f0:	fa11 f18b 	uxtah	r1, r1, fp
 80162f4:	0c1b      	lsrs	r3, r3, #16
 80162f6:	eba1 0808 	sub.w	r8, r1, r8
 80162fa:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80162fe:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8016302:	fa1f f888 	uxth.w	r8, r8
 8016306:	1419      	asrs	r1, r3, #16
 8016308:	454e      	cmp	r6, r9
 801630a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 801630e:	f84a 3b04 	str.w	r3, [sl], #4
 8016312:	d8e7      	bhi.n	80162e4 <__mdiff+0x80>
 8016314:	1b33      	subs	r3, r6, r4
 8016316:	3b15      	subs	r3, #21
 8016318:	f023 0303 	bic.w	r3, r3, #3
 801631c:	3304      	adds	r3, #4
 801631e:	3415      	adds	r4, #21
 8016320:	42a6      	cmp	r6, r4
 8016322:	bf38      	it	cc
 8016324:	2304      	movcc	r3, #4
 8016326:	441d      	add	r5, r3
 8016328:	4473      	add	r3, lr
 801632a:	469e      	mov	lr, r3
 801632c:	462e      	mov	r6, r5
 801632e:	4566      	cmp	r6, ip
 8016330:	d30e      	bcc.n	8016350 <__mdiff+0xec>
 8016332:	f10c 0203 	add.w	r2, ip, #3
 8016336:	1b52      	subs	r2, r2, r5
 8016338:	f022 0203 	bic.w	r2, r2, #3
 801633c:	3d03      	subs	r5, #3
 801633e:	45ac      	cmp	ip, r5
 8016340:	bf38      	it	cc
 8016342:	2200      	movcc	r2, #0
 8016344:	441a      	add	r2, r3
 8016346:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 801634a:	b17b      	cbz	r3, 801636c <__mdiff+0x108>
 801634c:	6107      	str	r7, [r0, #16]
 801634e:	e7a3      	b.n	8016298 <__mdiff+0x34>
 8016350:	f856 8b04 	ldr.w	r8, [r6], #4
 8016354:	fa11 f288 	uxtah	r2, r1, r8
 8016358:	1414      	asrs	r4, r2, #16
 801635a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 801635e:	b292      	uxth	r2, r2
 8016360:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8016364:	f84e 2b04 	str.w	r2, [lr], #4
 8016368:	1421      	asrs	r1, r4, #16
 801636a:	e7e0      	b.n	801632e <__mdiff+0xca>
 801636c:	3f01      	subs	r7, #1
 801636e:	e7ea      	b.n	8016346 <__mdiff+0xe2>
 8016370:	080254b8 	.word	0x080254b8
 8016374:	080255a8 	.word	0x080255a8

08016378 <__ulp>:
 8016378:	b082      	sub	sp, #8
 801637a:	ed8d 0b00 	vstr	d0, [sp]
 801637e:	9b01      	ldr	r3, [sp, #4]
 8016380:	4912      	ldr	r1, [pc, #72]	; (80163cc <__ulp+0x54>)
 8016382:	4019      	ands	r1, r3
 8016384:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8016388:	2900      	cmp	r1, #0
 801638a:	dd05      	ble.n	8016398 <__ulp+0x20>
 801638c:	2200      	movs	r2, #0
 801638e:	460b      	mov	r3, r1
 8016390:	ec43 2b10 	vmov	d0, r2, r3
 8016394:	b002      	add	sp, #8
 8016396:	4770      	bx	lr
 8016398:	4249      	negs	r1, r1
 801639a:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 801639e:	ea4f 5021 	mov.w	r0, r1, asr #20
 80163a2:	f04f 0200 	mov.w	r2, #0
 80163a6:	f04f 0300 	mov.w	r3, #0
 80163aa:	da04      	bge.n	80163b6 <__ulp+0x3e>
 80163ac:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 80163b0:	fa41 f300 	asr.w	r3, r1, r0
 80163b4:	e7ec      	b.n	8016390 <__ulp+0x18>
 80163b6:	f1a0 0114 	sub.w	r1, r0, #20
 80163ba:	291e      	cmp	r1, #30
 80163bc:	bfda      	itte	le
 80163be:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 80163c2:	fa20 f101 	lsrle.w	r1, r0, r1
 80163c6:	2101      	movgt	r1, #1
 80163c8:	460a      	mov	r2, r1
 80163ca:	e7e1      	b.n	8016390 <__ulp+0x18>
 80163cc:	7ff00000 	.word	0x7ff00000

080163d0 <__b2d>:
 80163d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80163d2:	6905      	ldr	r5, [r0, #16]
 80163d4:	f100 0714 	add.w	r7, r0, #20
 80163d8:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 80163dc:	1f2e      	subs	r6, r5, #4
 80163de:	f855 4c04 	ldr.w	r4, [r5, #-4]
 80163e2:	4620      	mov	r0, r4
 80163e4:	f7ff fd48 	bl	8015e78 <__hi0bits>
 80163e8:	f1c0 0320 	rsb	r3, r0, #32
 80163ec:	280a      	cmp	r0, #10
 80163ee:	f8df c07c 	ldr.w	ip, [pc, #124]	; 801646c <__b2d+0x9c>
 80163f2:	600b      	str	r3, [r1, #0]
 80163f4:	dc14      	bgt.n	8016420 <__b2d+0x50>
 80163f6:	f1c0 0e0b 	rsb	lr, r0, #11
 80163fa:	fa24 f10e 	lsr.w	r1, r4, lr
 80163fe:	42b7      	cmp	r7, r6
 8016400:	ea41 030c 	orr.w	r3, r1, ip
 8016404:	bf34      	ite	cc
 8016406:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 801640a:	2100      	movcs	r1, #0
 801640c:	3015      	adds	r0, #21
 801640e:	fa04 f000 	lsl.w	r0, r4, r0
 8016412:	fa21 f10e 	lsr.w	r1, r1, lr
 8016416:	ea40 0201 	orr.w	r2, r0, r1
 801641a:	ec43 2b10 	vmov	d0, r2, r3
 801641e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016420:	42b7      	cmp	r7, r6
 8016422:	bf3a      	itte	cc
 8016424:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8016428:	f1a5 0608 	subcc.w	r6, r5, #8
 801642c:	2100      	movcs	r1, #0
 801642e:	380b      	subs	r0, #11
 8016430:	d017      	beq.n	8016462 <__b2d+0x92>
 8016432:	f1c0 0c20 	rsb	ip, r0, #32
 8016436:	fa04 f500 	lsl.w	r5, r4, r0
 801643a:	42be      	cmp	r6, r7
 801643c:	fa21 f40c 	lsr.w	r4, r1, ip
 8016440:	ea45 0504 	orr.w	r5, r5, r4
 8016444:	bf8c      	ite	hi
 8016446:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 801644a:	2400      	movls	r4, #0
 801644c:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8016450:	fa01 f000 	lsl.w	r0, r1, r0
 8016454:	fa24 f40c 	lsr.w	r4, r4, ip
 8016458:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 801645c:	ea40 0204 	orr.w	r2, r0, r4
 8016460:	e7db      	b.n	801641a <__b2d+0x4a>
 8016462:	ea44 030c 	orr.w	r3, r4, ip
 8016466:	460a      	mov	r2, r1
 8016468:	e7d7      	b.n	801641a <__b2d+0x4a>
 801646a:	bf00      	nop
 801646c:	3ff00000 	.word	0x3ff00000

08016470 <__d2b>:
 8016470:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8016474:	4689      	mov	r9, r1
 8016476:	2101      	movs	r1, #1
 8016478:	ec57 6b10 	vmov	r6, r7, d0
 801647c:	4690      	mov	r8, r2
 801647e:	f7ff fc09 	bl	8015c94 <_Balloc>
 8016482:	4604      	mov	r4, r0
 8016484:	b930      	cbnz	r0, 8016494 <__d2b+0x24>
 8016486:	4602      	mov	r2, r0
 8016488:	4b25      	ldr	r3, [pc, #148]	; (8016520 <__d2b+0xb0>)
 801648a:	4826      	ldr	r0, [pc, #152]	; (8016524 <__d2b+0xb4>)
 801648c:	f240 310a 	movw	r1, #778	; 0x30a
 8016490:	f000 fab6 	bl	8016a00 <__assert_func>
 8016494:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8016498:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801649c:	bb35      	cbnz	r5, 80164ec <__d2b+0x7c>
 801649e:	2e00      	cmp	r6, #0
 80164a0:	9301      	str	r3, [sp, #4]
 80164a2:	d028      	beq.n	80164f6 <__d2b+0x86>
 80164a4:	4668      	mov	r0, sp
 80164a6:	9600      	str	r6, [sp, #0]
 80164a8:	f7ff fd06 	bl	8015eb8 <__lo0bits>
 80164ac:	9900      	ldr	r1, [sp, #0]
 80164ae:	b300      	cbz	r0, 80164f2 <__d2b+0x82>
 80164b0:	9a01      	ldr	r2, [sp, #4]
 80164b2:	f1c0 0320 	rsb	r3, r0, #32
 80164b6:	fa02 f303 	lsl.w	r3, r2, r3
 80164ba:	430b      	orrs	r3, r1
 80164bc:	40c2      	lsrs	r2, r0
 80164be:	6163      	str	r3, [r4, #20]
 80164c0:	9201      	str	r2, [sp, #4]
 80164c2:	9b01      	ldr	r3, [sp, #4]
 80164c4:	61a3      	str	r3, [r4, #24]
 80164c6:	2b00      	cmp	r3, #0
 80164c8:	bf14      	ite	ne
 80164ca:	2202      	movne	r2, #2
 80164cc:	2201      	moveq	r2, #1
 80164ce:	6122      	str	r2, [r4, #16]
 80164d0:	b1d5      	cbz	r5, 8016508 <__d2b+0x98>
 80164d2:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80164d6:	4405      	add	r5, r0
 80164d8:	f8c9 5000 	str.w	r5, [r9]
 80164dc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80164e0:	f8c8 0000 	str.w	r0, [r8]
 80164e4:	4620      	mov	r0, r4
 80164e6:	b003      	add	sp, #12
 80164e8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80164ec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80164f0:	e7d5      	b.n	801649e <__d2b+0x2e>
 80164f2:	6161      	str	r1, [r4, #20]
 80164f4:	e7e5      	b.n	80164c2 <__d2b+0x52>
 80164f6:	a801      	add	r0, sp, #4
 80164f8:	f7ff fcde 	bl	8015eb8 <__lo0bits>
 80164fc:	9b01      	ldr	r3, [sp, #4]
 80164fe:	6163      	str	r3, [r4, #20]
 8016500:	2201      	movs	r2, #1
 8016502:	6122      	str	r2, [r4, #16]
 8016504:	3020      	adds	r0, #32
 8016506:	e7e3      	b.n	80164d0 <__d2b+0x60>
 8016508:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801650c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8016510:	f8c9 0000 	str.w	r0, [r9]
 8016514:	6918      	ldr	r0, [r3, #16]
 8016516:	f7ff fcaf 	bl	8015e78 <__hi0bits>
 801651a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801651e:	e7df      	b.n	80164e0 <__d2b+0x70>
 8016520:	080254b8 	.word	0x080254b8
 8016524:	080255a8 	.word	0x080255a8

08016528 <__ratio>:
 8016528:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801652c:	4688      	mov	r8, r1
 801652e:	4669      	mov	r1, sp
 8016530:	4681      	mov	r9, r0
 8016532:	f7ff ff4d 	bl	80163d0 <__b2d>
 8016536:	a901      	add	r1, sp, #4
 8016538:	4640      	mov	r0, r8
 801653a:	ec55 4b10 	vmov	r4, r5, d0
 801653e:	f7ff ff47 	bl	80163d0 <__b2d>
 8016542:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8016546:	f8d8 2010 	ldr.w	r2, [r8, #16]
 801654a:	eba3 0c02 	sub.w	ip, r3, r2
 801654e:	e9dd 3200 	ldrd	r3, r2, [sp]
 8016552:	1a9b      	subs	r3, r3, r2
 8016554:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8016558:	ec51 0b10 	vmov	r0, r1, d0
 801655c:	2b00      	cmp	r3, #0
 801655e:	bfd6      	itet	le
 8016560:	460a      	movle	r2, r1
 8016562:	462a      	movgt	r2, r5
 8016564:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8016568:	468b      	mov	fp, r1
 801656a:	462f      	mov	r7, r5
 801656c:	bfd4      	ite	le
 801656e:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8016572:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8016576:	4620      	mov	r0, r4
 8016578:	ee10 2a10 	vmov	r2, s0
 801657c:	465b      	mov	r3, fp
 801657e:	4639      	mov	r1, r7
 8016580:	f7ea f97c 	bl	800087c <__aeabi_ddiv>
 8016584:	ec41 0b10 	vmov	d0, r0, r1
 8016588:	b003      	add	sp, #12
 801658a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801658e <__copybits>:
 801658e:	3901      	subs	r1, #1
 8016590:	b570      	push	{r4, r5, r6, lr}
 8016592:	1149      	asrs	r1, r1, #5
 8016594:	6914      	ldr	r4, [r2, #16]
 8016596:	3101      	adds	r1, #1
 8016598:	f102 0314 	add.w	r3, r2, #20
 801659c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80165a0:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80165a4:	1f05      	subs	r5, r0, #4
 80165a6:	42a3      	cmp	r3, r4
 80165a8:	d30c      	bcc.n	80165c4 <__copybits+0x36>
 80165aa:	1aa3      	subs	r3, r4, r2
 80165ac:	3b11      	subs	r3, #17
 80165ae:	f023 0303 	bic.w	r3, r3, #3
 80165b2:	3211      	adds	r2, #17
 80165b4:	42a2      	cmp	r2, r4
 80165b6:	bf88      	it	hi
 80165b8:	2300      	movhi	r3, #0
 80165ba:	4418      	add	r0, r3
 80165bc:	2300      	movs	r3, #0
 80165be:	4288      	cmp	r0, r1
 80165c0:	d305      	bcc.n	80165ce <__copybits+0x40>
 80165c2:	bd70      	pop	{r4, r5, r6, pc}
 80165c4:	f853 6b04 	ldr.w	r6, [r3], #4
 80165c8:	f845 6f04 	str.w	r6, [r5, #4]!
 80165cc:	e7eb      	b.n	80165a6 <__copybits+0x18>
 80165ce:	f840 3b04 	str.w	r3, [r0], #4
 80165d2:	e7f4      	b.n	80165be <__copybits+0x30>

080165d4 <__any_on>:
 80165d4:	f100 0214 	add.w	r2, r0, #20
 80165d8:	6900      	ldr	r0, [r0, #16]
 80165da:	114b      	asrs	r3, r1, #5
 80165dc:	4298      	cmp	r0, r3
 80165de:	b510      	push	{r4, lr}
 80165e0:	db11      	blt.n	8016606 <__any_on+0x32>
 80165e2:	dd0a      	ble.n	80165fa <__any_on+0x26>
 80165e4:	f011 011f 	ands.w	r1, r1, #31
 80165e8:	d007      	beq.n	80165fa <__any_on+0x26>
 80165ea:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80165ee:	fa24 f001 	lsr.w	r0, r4, r1
 80165f2:	fa00 f101 	lsl.w	r1, r0, r1
 80165f6:	428c      	cmp	r4, r1
 80165f8:	d10b      	bne.n	8016612 <__any_on+0x3e>
 80165fa:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80165fe:	4293      	cmp	r3, r2
 8016600:	d803      	bhi.n	801660a <__any_on+0x36>
 8016602:	2000      	movs	r0, #0
 8016604:	bd10      	pop	{r4, pc}
 8016606:	4603      	mov	r3, r0
 8016608:	e7f7      	b.n	80165fa <__any_on+0x26>
 801660a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801660e:	2900      	cmp	r1, #0
 8016610:	d0f5      	beq.n	80165fe <__any_on+0x2a>
 8016612:	2001      	movs	r0, #1
 8016614:	e7f6      	b.n	8016604 <__any_on+0x30>

08016616 <_calloc_r>:
 8016616:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8016618:	fba1 2402 	umull	r2, r4, r1, r2
 801661c:	b94c      	cbnz	r4, 8016632 <_calloc_r+0x1c>
 801661e:	4611      	mov	r1, r2
 8016620:	9201      	str	r2, [sp, #4]
 8016622:	f7fc f9f5 	bl	8012a10 <_malloc_r>
 8016626:	9a01      	ldr	r2, [sp, #4]
 8016628:	4605      	mov	r5, r0
 801662a:	b930      	cbnz	r0, 801663a <_calloc_r+0x24>
 801662c:	4628      	mov	r0, r5
 801662e:	b003      	add	sp, #12
 8016630:	bd30      	pop	{r4, r5, pc}
 8016632:	220c      	movs	r2, #12
 8016634:	6002      	str	r2, [r0, #0]
 8016636:	2500      	movs	r5, #0
 8016638:	e7f8      	b.n	801662c <_calloc_r+0x16>
 801663a:	4621      	mov	r1, r4
 801663c:	f7fc f974 	bl	8012928 <memset>
 8016640:	e7f4      	b.n	801662c <_calloc_r+0x16>

08016642 <__ssputs_r>:
 8016642:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016646:	688e      	ldr	r6, [r1, #8]
 8016648:	429e      	cmp	r6, r3
 801664a:	4682      	mov	sl, r0
 801664c:	460c      	mov	r4, r1
 801664e:	4690      	mov	r8, r2
 8016650:	461f      	mov	r7, r3
 8016652:	d838      	bhi.n	80166c6 <__ssputs_r+0x84>
 8016654:	898a      	ldrh	r2, [r1, #12]
 8016656:	f412 6f90 	tst.w	r2, #1152	; 0x480
 801665a:	d032      	beq.n	80166c2 <__ssputs_r+0x80>
 801665c:	6825      	ldr	r5, [r4, #0]
 801665e:	6909      	ldr	r1, [r1, #16]
 8016660:	eba5 0901 	sub.w	r9, r5, r1
 8016664:	6965      	ldr	r5, [r4, #20]
 8016666:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801666a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801666e:	3301      	adds	r3, #1
 8016670:	444b      	add	r3, r9
 8016672:	106d      	asrs	r5, r5, #1
 8016674:	429d      	cmp	r5, r3
 8016676:	bf38      	it	cc
 8016678:	461d      	movcc	r5, r3
 801667a:	0553      	lsls	r3, r2, #21
 801667c:	d531      	bpl.n	80166e2 <__ssputs_r+0xa0>
 801667e:	4629      	mov	r1, r5
 8016680:	f7fc f9c6 	bl	8012a10 <_malloc_r>
 8016684:	4606      	mov	r6, r0
 8016686:	b950      	cbnz	r0, 801669e <__ssputs_r+0x5c>
 8016688:	230c      	movs	r3, #12
 801668a:	f8ca 3000 	str.w	r3, [sl]
 801668e:	89a3      	ldrh	r3, [r4, #12]
 8016690:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8016694:	81a3      	strh	r3, [r4, #12]
 8016696:	f04f 30ff 	mov.w	r0, #4294967295
 801669a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801669e:	6921      	ldr	r1, [r4, #16]
 80166a0:	464a      	mov	r2, r9
 80166a2:	f7fc f933 	bl	801290c <memcpy>
 80166a6:	89a3      	ldrh	r3, [r4, #12]
 80166a8:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80166ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80166b0:	81a3      	strh	r3, [r4, #12]
 80166b2:	6126      	str	r6, [r4, #16]
 80166b4:	6165      	str	r5, [r4, #20]
 80166b6:	444e      	add	r6, r9
 80166b8:	eba5 0509 	sub.w	r5, r5, r9
 80166bc:	6026      	str	r6, [r4, #0]
 80166be:	60a5      	str	r5, [r4, #8]
 80166c0:	463e      	mov	r6, r7
 80166c2:	42be      	cmp	r6, r7
 80166c4:	d900      	bls.n	80166c8 <__ssputs_r+0x86>
 80166c6:	463e      	mov	r6, r7
 80166c8:	6820      	ldr	r0, [r4, #0]
 80166ca:	4632      	mov	r2, r6
 80166cc:	4641      	mov	r1, r8
 80166ce:	f000 fa0b 	bl	8016ae8 <memmove>
 80166d2:	68a3      	ldr	r3, [r4, #8]
 80166d4:	1b9b      	subs	r3, r3, r6
 80166d6:	60a3      	str	r3, [r4, #8]
 80166d8:	6823      	ldr	r3, [r4, #0]
 80166da:	4433      	add	r3, r6
 80166dc:	6023      	str	r3, [r4, #0]
 80166de:	2000      	movs	r0, #0
 80166e0:	e7db      	b.n	801669a <__ssputs_r+0x58>
 80166e2:	462a      	mov	r2, r5
 80166e4:	f000 fa1a 	bl	8016b1c <_realloc_r>
 80166e8:	4606      	mov	r6, r0
 80166ea:	2800      	cmp	r0, #0
 80166ec:	d1e1      	bne.n	80166b2 <__ssputs_r+0x70>
 80166ee:	6921      	ldr	r1, [r4, #16]
 80166f0:	4650      	mov	r0, sl
 80166f2:	f7fc f921 	bl	8012938 <_free_r>
 80166f6:	e7c7      	b.n	8016688 <__ssputs_r+0x46>

080166f8 <_svfiprintf_r>:
 80166f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80166fc:	4698      	mov	r8, r3
 80166fe:	898b      	ldrh	r3, [r1, #12]
 8016700:	061b      	lsls	r3, r3, #24
 8016702:	b09d      	sub	sp, #116	; 0x74
 8016704:	4607      	mov	r7, r0
 8016706:	460d      	mov	r5, r1
 8016708:	4614      	mov	r4, r2
 801670a:	d50e      	bpl.n	801672a <_svfiprintf_r+0x32>
 801670c:	690b      	ldr	r3, [r1, #16]
 801670e:	b963      	cbnz	r3, 801672a <_svfiprintf_r+0x32>
 8016710:	2140      	movs	r1, #64	; 0x40
 8016712:	f7fc f97d 	bl	8012a10 <_malloc_r>
 8016716:	6028      	str	r0, [r5, #0]
 8016718:	6128      	str	r0, [r5, #16]
 801671a:	b920      	cbnz	r0, 8016726 <_svfiprintf_r+0x2e>
 801671c:	230c      	movs	r3, #12
 801671e:	603b      	str	r3, [r7, #0]
 8016720:	f04f 30ff 	mov.w	r0, #4294967295
 8016724:	e0d1      	b.n	80168ca <_svfiprintf_r+0x1d2>
 8016726:	2340      	movs	r3, #64	; 0x40
 8016728:	616b      	str	r3, [r5, #20]
 801672a:	2300      	movs	r3, #0
 801672c:	9309      	str	r3, [sp, #36]	; 0x24
 801672e:	2320      	movs	r3, #32
 8016730:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8016734:	f8cd 800c 	str.w	r8, [sp, #12]
 8016738:	2330      	movs	r3, #48	; 0x30
 801673a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80168e4 <_svfiprintf_r+0x1ec>
 801673e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8016742:	f04f 0901 	mov.w	r9, #1
 8016746:	4623      	mov	r3, r4
 8016748:	469a      	mov	sl, r3
 801674a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801674e:	b10a      	cbz	r2, 8016754 <_svfiprintf_r+0x5c>
 8016750:	2a25      	cmp	r2, #37	; 0x25
 8016752:	d1f9      	bne.n	8016748 <_svfiprintf_r+0x50>
 8016754:	ebba 0b04 	subs.w	fp, sl, r4
 8016758:	d00b      	beq.n	8016772 <_svfiprintf_r+0x7a>
 801675a:	465b      	mov	r3, fp
 801675c:	4622      	mov	r2, r4
 801675e:	4629      	mov	r1, r5
 8016760:	4638      	mov	r0, r7
 8016762:	f7ff ff6e 	bl	8016642 <__ssputs_r>
 8016766:	3001      	adds	r0, #1
 8016768:	f000 80aa 	beq.w	80168c0 <_svfiprintf_r+0x1c8>
 801676c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801676e:	445a      	add	r2, fp
 8016770:	9209      	str	r2, [sp, #36]	; 0x24
 8016772:	f89a 3000 	ldrb.w	r3, [sl]
 8016776:	2b00      	cmp	r3, #0
 8016778:	f000 80a2 	beq.w	80168c0 <_svfiprintf_r+0x1c8>
 801677c:	2300      	movs	r3, #0
 801677e:	f04f 32ff 	mov.w	r2, #4294967295
 8016782:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8016786:	f10a 0a01 	add.w	sl, sl, #1
 801678a:	9304      	str	r3, [sp, #16]
 801678c:	9307      	str	r3, [sp, #28]
 801678e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8016792:	931a      	str	r3, [sp, #104]	; 0x68
 8016794:	4654      	mov	r4, sl
 8016796:	2205      	movs	r2, #5
 8016798:	f814 1b01 	ldrb.w	r1, [r4], #1
 801679c:	4851      	ldr	r0, [pc, #324]	; (80168e4 <_svfiprintf_r+0x1ec>)
 801679e:	f7e9 fd37 	bl	8000210 <memchr>
 80167a2:	9a04      	ldr	r2, [sp, #16]
 80167a4:	b9d8      	cbnz	r0, 80167de <_svfiprintf_r+0xe6>
 80167a6:	06d0      	lsls	r0, r2, #27
 80167a8:	bf44      	itt	mi
 80167aa:	2320      	movmi	r3, #32
 80167ac:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80167b0:	0711      	lsls	r1, r2, #28
 80167b2:	bf44      	itt	mi
 80167b4:	232b      	movmi	r3, #43	; 0x2b
 80167b6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80167ba:	f89a 3000 	ldrb.w	r3, [sl]
 80167be:	2b2a      	cmp	r3, #42	; 0x2a
 80167c0:	d015      	beq.n	80167ee <_svfiprintf_r+0xf6>
 80167c2:	9a07      	ldr	r2, [sp, #28]
 80167c4:	4654      	mov	r4, sl
 80167c6:	2000      	movs	r0, #0
 80167c8:	f04f 0c0a 	mov.w	ip, #10
 80167cc:	4621      	mov	r1, r4
 80167ce:	f811 3b01 	ldrb.w	r3, [r1], #1
 80167d2:	3b30      	subs	r3, #48	; 0x30
 80167d4:	2b09      	cmp	r3, #9
 80167d6:	d94e      	bls.n	8016876 <_svfiprintf_r+0x17e>
 80167d8:	b1b0      	cbz	r0, 8016808 <_svfiprintf_r+0x110>
 80167da:	9207      	str	r2, [sp, #28]
 80167dc:	e014      	b.n	8016808 <_svfiprintf_r+0x110>
 80167de:	eba0 0308 	sub.w	r3, r0, r8
 80167e2:	fa09 f303 	lsl.w	r3, r9, r3
 80167e6:	4313      	orrs	r3, r2
 80167e8:	9304      	str	r3, [sp, #16]
 80167ea:	46a2      	mov	sl, r4
 80167ec:	e7d2      	b.n	8016794 <_svfiprintf_r+0x9c>
 80167ee:	9b03      	ldr	r3, [sp, #12]
 80167f0:	1d19      	adds	r1, r3, #4
 80167f2:	681b      	ldr	r3, [r3, #0]
 80167f4:	9103      	str	r1, [sp, #12]
 80167f6:	2b00      	cmp	r3, #0
 80167f8:	bfbb      	ittet	lt
 80167fa:	425b      	neglt	r3, r3
 80167fc:	f042 0202 	orrlt.w	r2, r2, #2
 8016800:	9307      	strge	r3, [sp, #28]
 8016802:	9307      	strlt	r3, [sp, #28]
 8016804:	bfb8      	it	lt
 8016806:	9204      	strlt	r2, [sp, #16]
 8016808:	7823      	ldrb	r3, [r4, #0]
 801680a:	2b2e      	cmp	r3, #46	; 0x2e
 801680c:	d10c      	bne.n	8016828 <_svfiprintf_r+0x130>
 801680e:	7863      	ldrb	r3, [r4, #1]
 8016810:	2b2a      	cmp	r3, #42	; 0x2a
 8016812:	d135      	bne.n	8016880 <_svfiprintf_r+0x188>
 8016814:	9b03      	ldr	r3, [sp, #12]
 8016816:	1d1a      	adds	r2, r3, #4
 8016818:	681b      	ldr	r3, [r3, #0]
 801681a:	9203      	str	r2, [sp, #12]
 801681c:	2b00      	cmp	r3, #0
 801681e:	bfb8      	it	lt
 8016820:	f04f 33ff 	movlt.w	r3, #4294967295
 8016824:	3402      	adds	r4, #2
 8016826:	9305      	str	r3, [sp, #20]
 8016828:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80168f4 <_svfiprintf_r+0x1fc>
 801682c:	7821      	ldrb	r1, [r4, #0]
 801682e:	2203      	movs	r2, #3
 8016830:	4650      	mov	r0, sl
 8016832:	f7e9 fced 	bl	8000210 <memchr>
 8016836:	b140      	cbz	r0, 801684a <_svfiprintf_r+0x152>
 8016838:	2340      	movs	r3, #64	; 0x40
 801683a:	eba0 000a 	sub.w	r0, r0, sl
 801683e:	fa03 f000 	lsl.w	r0, r3, r0
 8016842:	9b04      	ldr	r3, [sp, #16]
 8016844:	4303      	orrs	r3, r0
 8016846:	3401      	adds	r4, #1
 8016848:	9304      	str	r3, [sp, #16]
 801684a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801684e:	4826      	ldr	r0, [pc, #152]	; (80168e8 <_svfiprintf_r+0x1f0>)
 8016850:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8016854:	2206      	movs	r2, #6
 8016856:	f7e9 fcdb 	bl	8000210 <memchr>
 801685a:	2800      	cmp	r0, #0
 801685c:	d038      	beq.n	80168d0 <_svfiprintf_r+0x1d8>
 801685e:	4b23      	ldr	r3, [pc, #140]	; (80168ec <_svfiprintf_r+0x1f4>)
 8016860:	bb1b      	cbnz	r3, 80168aa <_svfiprintf_r+0x1b2>
 8016862:	9b03      	ldr	r3, [sp, #12]
 8016864:	3307      	adds	r3, #7
 8016866:	f023 0307 	bic.w	r3, r3, #7
 801686a:	3308      	adds	r3, #8
 801686c:	9303      	str	r3, [sp, #12]
 801686e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016870:	4433      	add	r3, r6
 8016872:	9309      	str	r3, [sp, #36]	; 0x24
 8016874:	e767      	b.n	8016746 <_svfiprintf_r+0x4e>
 8016876:	fb0c 3202 	mla	r2, ip, r2, r3
 801687a:	460c      	mov	r4, r1
 801687c:	2001      	movs	r0, #1
 801687e:	e7a5      	b.n	80167cc <_svfiprintf_r+0xd4>
 8016880:	2300      	movs	r3, #0
 8016882:	3401      	adds	r4, #1
 8016884:	9305      	str	r3, [sp, #20]
 8016886:	4619      	mov	r1, r3
 8016888:	f04f 0c0a 	mov.w	ip, #10
 801688c:	4620      	mov	r0, r4
 801688e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8016892:	3a30      	subs	r2, #48	; 0x30
 8016894:	2a09      	cmp	r2, #9
 8016896:	d903      	bls.n	80168a0 <_svfiprintf_r+0x1a8>
 8016898:	2b00      	cmp	r3, #0
 801689a:	d0c5      	beq.n	8016828 <_svfiprintf_r+0x130>
 801689c:	9105      	str	r1, [sp, #20]
 801689e:	e7c3      	b.n	8016828 <_svfiprintf_r+0x130>
 80168a0:	fb0c 2101 	mla	r1, ip, r1, r2
 80168a4:	4604      	mov	r4, r0
 80168a6:	2301      	movs	r3, #1
 80168a8:	e7f0      	b.n	801688c <_svfiprintf_r+0x194>
 80168aa:	ab03      	add	r3, sp, #12
 80168ac:	9300      	str	r3, [sp, #0]
 80168ae:	462a      	mov	r2, r5
 80168b0:	4b0f      	ldr	r3, [pc, #60]	; (80168f0 <_svfiprintf_r+0x1f8>)
 80168b2:	a904      	add	r1, sp, #16
 80168b4:	4638      	mov	r0, r7
 80168b6:	f7fc f9bf 	bl	8012c38 <_printf_float>
 80168ba:	1c42      	adds	r2, r0, #1
 80168bc:	4606      	mov	r6, r0
 80168be:	d1d6      	bne.n	801686e <_svfiprintf_r+0x176>
 80168c0:	89ab      	ldrh	r3, [r5, #12]
 80168c2:	065b      	lsls	r3, r3, #25
 80168c4:	f53f af2c 	bmi.w	8016720 <_svfiprintf_r+0x28>
 80168c8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80168ca:	b01d      	add	sp, #116	; 0x74
 80168cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80168d0:	ab03      	add	r3, sp, #12
 80168d2:	9300      	str	r3, [sp, #0]
 80168d4:	462a      	mov	r2, r5
 80168d6:	4b06      	ldr	r3, [pc, #24]	; (80168f0 <_svfiprintf_r+0x1f8>)
 80168d8:	a904      	add	r1, sp, #16
 80168da:	4638      	mov	r0, r7
 80168dc:	f7fc fc50 	bl	8013180 <_printf_i>
 80168e0:	e7eb      	b.n	80168ba <_svfiprintf_r+0x1c2>
 80168e2:	bf00      	nop
 80168e4:	08025704 	.word	0x08025704
 80168e8:	0802570e 	.word	0x0802570e
 80168ec:	08012c39 	.word	0x08012c39
 80168f0:	08016643 	.word	0x08016643
 80168f4:	0802570a 	.word	0x0802570a

080168f8 <nan>:
 80168f8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8016900 <nan+0x8>
 80168fc:	4770      	bx	lr
 80168fe:	bf00      	nop
 8016900:	00000000 	.word	0x00000000
 8016904:	7ff80000 	.word	0x7ff80000

08016908 <nanf>:
 8016908:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8016910 <nanf+0x8>
 801690c:	4770      	bx	lr
 801690e:	bf00      	nop
 8016910:	7fc00000 	.word	0x7fc00000

08016914 <__sread>:
 8016914:	b510      	push	{r4, lr}
 8016916:	460c      	mov	r4, r1
 8016918:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801691c:	f000 fa86 	bl	8016e2c <_read_r>
 8016920:	2800      	cmp	r0, #0
 8016922:	bfab      	itete	ge
 8016924:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8016926:	89a3      	ldrhlt	r3, [r4, #12]
 8016928:	181b      	addge	r3, r3, r0
 801692a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801692e:	bfac      	ite	ge
 8016930:	6563      	strge	r3, [r4, #84]	; 0x54
 8016932:	81a3      	strhlt	r3, [r4, #12]
 8016934:	bd10      	pop	{r4, pc}

08016936 <__swrite>:
 8016936:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801693a:	461f      	mov	r7, r3
 801693c:	898b      	ldrh	r3, [r1, #12]
 801693e:	05db      	lsls	r3, r3, #23
 8016940:	4605      	mov	r5, r0
 8016942:	460c      	mov	r4, r1
 8016944:	4616      	mov	r6, r2
 8016946:	d505      	bpl.n	8016954 <__swrite+0x1e>
 8016948:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801694c:	2302      	movs	r3, #2
 801694e:	2200      	movs	r2, #0
 8016950:	f000 f8b8 	bl	8016ac4 <_lseek_r>
 8016954:	89a3      	ldrh	r3, [r4, #12]
 8016956:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801695a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801695e:	81a3      	strh	r3, [r4, #12]
 8016960:	4632      	mov	r2, r6
 8016962:	463b      	mov	r3, r7
 8016964:	4628      	mov	r0, r5
 8016966:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801696a:	f000 b837 	b.w	80169dc <_write_r>

0801696e <__sseek>:
 801696e:	b510      	push	{r4, lr}
 8016970:	460c      	mov	r4, r1
 8016972:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016976:	f000 f8a5 	bl	8016ac4 <_lseek_r>
 801697a:	1c43      	adds	r3, r0, #1
 801697c:	89a3      	ldrh	r3, [r4, #12]
 801697e:	bf15      	itete	ne
 8016980:	6560      	strne	r0, [r4, #84]	; 0x54
 8016982:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8016986:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801698a:	81a3      	strheq	r3, [r4, #12]
 801698c:	bf18      	it	ne
 801698e:	81a3      	strhne	r3, [r4, #12]
 8016990:	bd10      	pop	{r4, pc}

08016992 <__sclose>:
 8016992:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016996:	f000 b851 	b.w	8016a3c <_close_r>

0801699a <strncmp>:
 801699a:	b510      	push	{r4, lr}
 801699c:	b17a      	cbz	r2, 80169be <strncmp+0x24>
 801699e:	4603      	mov	r3, r0
 80169a0:	3901      	subs	r1, #1
 80169a2:	1884      	adds	r4, r0, r2
 80169a4:	f813 0b01 	ldrb.w	r0, [r3], #1
 80169a8:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80169ac:	4290      	cmp	r0, r2
 80169ae:	d101      	bne.n	80169b4 <strncmp+0x1a>
 80169b0:	42a3      	cmp	r3, r4
 80169b2:	d101      	bne.n	80169b8 <strncmp+0x1e>
 80169b4:	1a80      	subs	r0, r0, r2
 80169b6:	bd10      	pop	{r4, pc}
 80169b8:	2800      	cmp	r0, #0
 80169ba:	d1f3      	bne.n	80169a4 <strncmp+0xa>
 80169bc:	e7fa      	b.n	80169b4 <strncmp+0x1a>
 80169be:	4610      	mov	r0, r2
 80169c0:	e7f9      	b.n	80169b6 <strncmp+0x1c>

080169c2 <__ascii_wctomb>:
 80169c2:	b149      	cbz	r1, 80169d8 <__ascii_wctomb+0x16>
 80169c4:	2aff      	cmp	r2, #255	; 0xff
 80169c6:	bf85      	ittet	hi
 80169c8:	238a      	movhi	r3, #138	; 0x8a
 80169ca:	6003      	strhi	r3, [r0, #0]
 80169cc:	700a      	strbls	r2, [r1, #0]
 80169ce:	f04f 30ff 	movhi.w	r0, #4294967295
 80169d2:	bf98      	it	ls
 80169d4:	2001      	movls	r0, #1
 80169d6:	4770      	bx	lr
 80169d8:	4608      	mov	r0, r1
 80169da:	4770      	bx	lr

080169dc <_write_r>:
 80169dc:	b538      	push	{r3, r4, r5, lr}
 80169de:	4d07      	ldr	r5, [pc, #28]	; (80169fc <_write_r+0x20>)
 80169e0:	4604      	mov	r4, r0
 80169e2:	4608      	mov	r0, r1
 80169e4:	4611      	mov	r1, r2
 80169e6:	2200      	movs	r2, #0
 80169e8:	602a      	str	r2, [r5, #0]
 80169ea:	461a      	mov	r2, r3
 80169ec:	f7ea fdf3 	bl	80015d6 <_write>
 80169f0:	1c43      	adds	r3, r0, #1
 80169f2:	d102      	bne.n	80169fa <_write_r+0x1e>
 80169f4:	682b      	ldr	r3, [r5, #0]
 80169f6:	b103      	cbz	r3, 80169fa <_write_r+0x1e>
 80169f8:	6023      	str	r3, [r4, #0]
 80169fa:	bd38      	pop	{r3, r4, r5, pc}
 80169fc:	2000afd0 	.word	0x2000afd0

08016a00 <__assert_func>:
 8016a00:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8016a02:	4614      	mov	r4, r2
 8016a04:	461a      	mov	r2, r3
 8016a06:	4b09      	ldr	r3, [pc, #36]	; (8016a2c <__assert_func+0x2c>)
 8016a08:	681b      	ldr	r3, [r3, #0]
 8016a0a:	4605      	mov	r5, r0
 8016a0c:	68d8      	ldr	r0, [r3, #12]
 8016a0e:	b14c      	cbz	r4, 8016a24 <__assert_func+0x24>
 8016a10:	4b07      	ldr	r3, [pc, #28]	; (8016a30 <__assert_func+0x30>)
 8016a12:	9100      	str	r1, [sp, #0]
 8016a14:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8016a18:	4906      	ldr	r1, [pc, #24]	; (8016a34 <__assert_func+0x34>)
 8016a1a:	462b      	mov	r3, r5
 8016a1c:	f000 f81e 	bl	8016a5c <fiprintf>
 8016a20:	f000 fa16 	bl	8016e50 <abort>
 8016a24:	4b04      	ldr	r3, [pc, #16]	; (8016a38 <__assert_func+0x38>)
 8016a26:	461c      	mov	r4, r3
 8016a28:	e7f3      	b.n	8016a12 <__assert_func+0x12>
 8016a2a:	bf00      	nop
 8016a2c:	200000c8 	.word	0x200000c8
 8016a30:	08025715 	.word	0x08025715
 8016a34:	08025722 	.word	0x08025722
 8016a38:	08025750 	.word	0x08025750

08016a3c <_close_r>:
 8016a3c:	b538      	push	{r3, r4, r5, lr}
 8016a3e:	4d06      	ldr	r5, [pc, #24]	; (8016a58 <_close_r+0x1c>)
 8016a40:	2300      	movs	r3, #0
 8016a42:	4604      	mov	r4, r0
 8016a44:	4608      	mov	r0, r1
 8016a46:	602b      	str	r3, [r5, #0]
 8016a48:	f7ea fde1 	bl	800160e <_close>
 8016a4c:	1c43      	adds	r3, r0, #1
 8016a4e:	d102      	bne.n	8016a56 <_close_r+0x1a>
 8016a50:	682b      	ldr	r3, [r5, #0]
 8016a52:	b103      	cbz	r3, 8016a56 <_close_r+0x1a>
 8016a54:	6023      	str	r3, [r4, #0]
 8016a56:	bd38      	pop	{r3, r4, r5, pc}
 8016a58:	2000afd0 	.word	0x2000afd0

08016a5c <fiprintf>:
 8016a5c:	b40e      	push	{r1, r2, r3}
 8016a5e:	b503      	push	{r0, r1, lr}
 8016a60:	4601      	mov	r1, r0
 8016a62:	ab03      	add	r3, sp, #12
 8016a64:	4805      	ldr	r0, [pc, #20]	; (8016a7c <fiprintf+0x20>)
 8016a66:	f853 2b04 	ldr.w	r2, [r3], #4
 8016a6a:	6800      	ldr	r0, [r0, #0]
 8016a6c:	9301      	str	r3, [sp, #4]
 8016a6e:	f000 f8ad 	bl	8016bcc <_vfiprintf_r>
 8016a72:	b002      	add	sp, #8
 8016a74:	f85d eb04 	ldr.w	lr, [sp], #4
 8016a78:	b003      	add	sp, #12
 8016a7a:	4770      	bx	lr
 8016a7c:	200000c8 	.word	0x200000c8

08016a80 <_fstat_r>:
 8016a80:	b538      	push	{r3, r4, r5, lr}
 8016a82:	4d07      	ldr	r5, [pc, #28]	; (8016aa0 <_fstat_r+0x20>)
 8016a84:	2300      	movs	r3, #0
 8016a86:	4604      	mov	r4, r0
 8016a88:	4608      	mov	r0, r1
 8016a8a:	4611      	mov	r1, r2
 8016a8c:	602b      	str	r3, [r5, #0]
 8016a8e:	f7ea fdca 	bl	8001626 <_fstat>
 8016a92:	1c43      	adds	r3, r0, #1
 8016a94:	d102      	bne.n	8016a9c <_fstat_r+0x1c>
 8016a96:	682b      	ldr	r3, [r5, #0]
 8016a98:	b103      	cbz	r3, 8016a9c <_fstat_r+0x1c>
 8016a9a:	6023      	str	r3, [r4, #0]
 8016a9c:	bd38      	pop	{r3, r4, r5, pc}
 8016a9e:	bf00      	nop
 8016aa0:	2000afd0 	.word	0x2000afd0

08016aa4 <_isatty_r>:
 8016aa4:	b538      	push	{r3, r4, r5, lr}
 8016aa6:	4d06      	ldr	r5, [pc, #24]	; (8016ac0 <_isatty_r+0x1c>)
 8016aa8:	2300      	movs	r3, #0
 8016aaa:	4604      	mov	r4, r0
 8016aac:	4608      	mov	r0, r1
 8016aae:	602b      	str	r3, [r5, #0]
 8016ab0:	f7ea fdc9 	bl	8001646 <_isatty>
 8016ab4:	1c43      	adds	r3, r0, #1
 8016ab6:	d102      	bne.n	8016abe <_isatty_r+0x1a>
 8016ab8:	682b      	ldr	r3, [r5, #0]
 8016aba:	b103      	cbz	r3, 8016abe <_isatty_r+0x1a>
 8016abc:	6023      	str	r3, [r4, #0]
 8016abe:	bd38      	pop	{r3, r4, r5, pc}
 8016ac0:	2000afd0 	.word	0x2000afd0

08016ac4 <_lseek_r>:
 8016ac4:	b538      	push	{r3, r4, r5, lr}
 8016ac6:	4d07      	ldr	r5, [pc, #28]	; (8016ae4 <_lseek_r+0x20>)
 8016ac8:	4604      	mov	r4, r0
 8016aca:	4608      	mov	r0, r1
 8016acc:	4611      	mov	r1, r2
 8016ace:	2200      	movs	r2, #0
 8016ad0:	602a      	str	r2, [r5, #0]
 8016ad2:	461a      	mov	r2, r3
 8016ad4:	f7ea fdc2 	bl	800165c <_lseek>
 8016ad8:	1c43      	adds	r3, r0, #1
 8016ada:	d102      	bne.n	8016ae2 <_lseek_r+0x1e>
 8016adc:	682b      	ldr	r3, [r5, #0]
 8016ade:	b103      	cbz	r3, 8016ae2 <_lseek_r+0x1e>
 8016ae0:	6023      	str	r3, [r4, #0]
 8016ae2:	bd38      	pop	{r3, r4, r5, pc}
 8016ae4:	2000afd0 	.word	0x2000afd0

08016ae8 <memmove>:
 8016ae8:	4288      	cmp	r0, r1
 8016aea:	b510      	push	{r4, lr}
 8016aec:	eb01 0402 	add.w	r4, r1, r2
 8016af0:	d902      	bls.n	8016af8 <memmove+0x10>
 8016af2:	4284      	cmp	r4, r0
 8016af4:	4623      	mov	r3, r4
 8016af6:	d807      	bhi.n	8016b08 <memmove+0x20>
 8016af8:	1e43      	subs	r3, r0, #1
 8016afa:	42a1      	cmp	r1, r4
 8016afc:	d008      	beq.n	8016b10 <memmove+0x28>
 8016afe:	f811 2b01 	ldrb.w	r2, [r1], #1
 8016b02:	f803 2f01 	strb.w	r2, [r3, #1]!
 8016b06:	e7f8      	b.n	8016afa <memmove+0x12>
 8016b08:	4402      	add	r2, r0
 8016b0a:	4601      	mov	r1, r0
 8016b0c:	428a      	cmp	r2, r1
 8016b0e:	d100      	bne.n	8016b12 <memmove+0x2a>
 8016b10:	bd10      	pop	{r4, pc}
 8016b12:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8016b16:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8016b1a:	e7f7      	b.n	8016b0c <memmove+0x24>

08016b1c <_realloc_r>:
 8016b1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016b20:	4680      	mov	r8, r0
 8016b22:	4614      	mov	r4, r2
 8016b24:	460e      	mov	r6, r1
 8016b26:	b921      	cbnz	r1, 8016b32 <_realloc_r+0x16>
 8016b28:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8016b2c:	4611      	mov	r1, r2
 8016b2e:	f7fb bf6f 	b.w	8012a10 <_malloc_r>
 8016b32:	b92a      	cbnz	r2, 8016b40 <_realloc_r+0x24>
 8016b34:	f7fb ff00 	bl	8012938 <_free_r>
 8016b38:	4625      	mov	r5, r4
 8016b3a:	4628      	mov	r0, r5
 8016b3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016b40:	f000 f98d 	bl	8016e5e <_malloc_usable_size_r>
 8016b44:	4284      	cmp	r4, r0
 8016b46:	4607      	mov	r7, r0
 8016b48:	d802      	bhi.n	8016b50 <_realloc_r+0x34>
 8016b4a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8016b4e:	d812      	bhi.n	8016b76 <_realloc_r+0x5a>
 8016b50:	4621      	mov	r1, r4
 8016b52:	4640      	mov	r0, r8
 8016b54:	f7fb ff5c 	bl	8012a10 <_malloc_r>
 8016b58:	4605      	mov	r5, r0
 8016b5a:	2800      	cmp	r0, #0
 8016b5c:	d0ed      	beq.n	8016b3a <_realloc_r+0x1e>
 8016b5e:	42bc      	cmp	r4, r7
 8016b60:	4622      	mov	r2, r4
 8016b62:	4631      	mov	r1, r6
 8016b64:	bf28      	it	cs
 8016b66:	463a      	movcs	r2, r7
 8016b68:	f7fb fed0 	bl	801290c <memcpy>
 8016b6c:	4631      	mov	r1, r6
 8016b6e:	4640      	mov	r0, r8
 8016b70:	f7fb fee2 	bl	8012938 <_free_r>
 8016b74:	e7e1      	b.n	8016b3a <_realloc_r+0x1e>
 8016b76:	4635      	mov	r5, r6
 8016b78:	e7df      	b.n	8016b3a <_realloc_r+0x1e>

08016b7a <__sfputc_r>:
 8016b7a:	6893      	ldr	r3, [r2, #8]
 8016b7c:	3b01      	subs	r3, #1
 8016b7e:	2b00      	cmp	r3, #0
 8016b80:	b410      	push	{r4}
 8016b82:	6093      	str	r3, [r2, #8]
 8016b84:	da08      	bge.n	8016b98 <__sfputc_r+0x1e>
 8016b86:	6994      	ldr	r4, [r2, #24]
 8016b88:	42a3      	cmp	r3, r4
 8016b8a:	db01      	blt.n	8016b90 <__sfputc_r+0x16>
 8016b8c:	290a      	cmp	r1, #10
 8016b8e:	d103      	bne.n	8016b98 <__sfputc_r+0x1e>
 8016b90:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016b94:	f7fd bb94 	b.w	80142c0 <__swbuf_r>
 8016b98:	6813      	ldr	r3, [r2, #0]
 8016b9a:	1c58      	adds	r0, r3, #1
 8016b9c:	6010      	str	r0, [r2, #0]
 8016b9e:	7019      	strb	r1, [r3, #0]
 8016ba0:	4608      	mov	r0, r1
 8016ba2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016ba6:	4770      	bx	lr

08016ba8 <__sfputs_r>:
 8016ba8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016baa:	4606      	mov	r6, r0
 8016bac:	460f      	mov	r7, r1
 8016bae:	4614      	mov	r4, r2
 8016bb0:	18d5      	adds	r5, r2, r3
 8016bb2:	42ac      	cmp	r4, r5
 8016bb4:	d101      	bne.n	8016bba <__sfputs_r+0x12>
 8016bb6:	2000      	movs	r0, #0
 8016bb8:	e007      	b.n	8016bca <__sfputs_r+0x22>
 8016bba:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016bbe:	463a      	mov	r2, r7
 8016bc0:	4630      	mov	r0, r6
 8016bc2:	f7ff ffda 	bl	8016b7a <__sfputc_r>
 8016bc6:	1c43      	adds	r3, r0, #1
 8016bc8:	d1f3      	bne.n	8016bb2 <__sfputs_r+0xa>
 8016bca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08016bcc <_vfiprintf_r>:
 8016bcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016bd0:	460d      	mov	r5, r1
 8016bd2:	b09d      	sub	sp, #116	; 0x74
 8016bd4:	4614      	mov	r4, r2
 8016bd6:	4698      	mov	r8, r3
 8016bd8:	4606      	mov	r6, r0
 8016bda:	b118      	cbz	r0, 8016be4 <_vfiprintf_r+0x18>
 8016bdc:	6983      	ldr	r3, [r0, #24]
 8016bde:	b90b      	cbnz	r3, 8016be4 <_vfiprintf_r+0x18>
 8016be0:	f7fe fbc2 	bl	8015368 <__sinit>
 8016be4:	4b89      	ldr	r3, [pc, #548]	; (8016e0c <_vfiprintf_r+0x240>)
 8016be6:	429d      	cmp	r5, r3
 8016be8:	d11b      	bne.n	8016c22 <_vfiprintf_r+0x56>
 8016bea:	6875      	ldr	r5, [r6, #4]
 8016bec:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8016bee:	07d9      	lsls	r1, r3, #31
 8016bf0:	d405      	bmi.n	8016bfe <_vfiprintf_r+0x32>
 8016bf2:	89ab      	ldrh	r3, [r5, #12]
 8016bf4:	059a      	lsls	r2, r3, #22
 8016bf6:	d402      	bmi.n	8016bfe <_vfiprintf_r+0x32>
 8016bf8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8016bfa:	f7fe ffc6 	bl	8015b8a <__retarget_lock_acquire_recursive>
 8016bfe:	89ab      	ldrh	r3, [r5, #12]
 8016c00:	071b      	lsls	r3, r3, #28
 8016c02:	d501      	bpl.n	8016c08 <_vfiprintf_r+0x3c>
 8016c04:	692b      	ldr	r3, [r5, #16]
 8016c06:	b9eb      	cbnz	r3, 8016c44 <_vfiprintf_r+0x78>
 8016c08:	4629      	mov	r1, r5
 8016c0a:	4630      	mov	r0, r6
 8016c0c:	f7fd fbaa 	bl	8014364 <__swsetup_r>
 8016c10:	b1c0      	cbz	r0, 8016c44 <_vfiprintf_r+0x78>
 8016c12:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8016c14:	07dc      	lsls	r4, r3, #31
 8016c16:	d50e      	bpl.n	8016c36 <_vfiprintf_r+0x6a>
 8016c18:	f04f 30ff 	mov.w	r0, #4294967295
 8016c1c:	b01d      	add	sp, #116	; 0x74
 8016c1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016c22:	4b7b      	ldr	r3, [pc, #492]	; (8016e10 <_vfiprintf_r+0x244>)
 8016c24:	429d      	cmp	r5, r3
 8016c26:	d101      	bne.n	8016c2c <_vfiprintf_r+0x60>
 8016c28:	68b5      	ldr	r5, [r6, #8]
 8016c2a:	e7df      	b.n	8016bec <_vfiprintf_r+0x20>
 8016c2c:	4b79      	ldr	r3, [pc, #484]	; (8016e14 <_vfiprintf_r+0x248>)
 8016c2e:	429d      	cmp	r5, r3
 8016c30:	bf08      	it	eq
 8016c32:	68f5      	ldreq	r5, [r6, #12]
 8016c34:	e7da      	b.n	8016bec <_vfiprintf_r+0x20>
 8016c36:	89ab      	ldrh	r3, [r5, #12]
 8016c38:	0598      	lsls	r0, r3, #22
 8016c3a:	d4ed      	bmi.n	8016c18 <_vfiprintf_r+0x4c>
 8016c3c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8016c3e:	f7fe ffa5 	bl	8015b8c <__retarget_lock_release_recursive>
 8016c42:	e7e9      	b.n	8016c18 <_vfiprintf_r+0x4c>
 8016c44:	2300      	movs	r3, #0
 8016c46:	9309      	str	r3, [sp, #36]	; 0x24
 8016c48:	2320      	movs	r3, #32
 8016c4a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8016c4e:	f8cd 800c 	str.w	r8, [sp, #12]
 8016c52:	2330      	movs	r3, #48	; 0x30
 8016c54:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8016e18 <_vfiprintf_r+0x24c>
 8016c58:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8016c5c:	f04f 0901 	mov.w	r9, #1
 8016c60:	4623      	mov	r3, r4
 8016c62:	469a      	mov	sl, r3
 8016c64:	f813 2b01 	ldrb.w	r2, [r3], #1
 8016c68:	b10a      	cbz	r2, 8016c6e <_vfiprintf_r+0xa2>
 8016c6a:	2a25      	cmp	r2, #37	; 0x25
 8016c6c:	d1f9      	bne.n	8016c62 <_vfiprintf_r+0x96>
 8016c6e:	ebba 0b04 	subs.w	fp, sl, r4
 8016c72:	d00b      	beq.n	8016c8c <_vfiprintf_r+0xc0>
 8016c74:	465b      	mov	r3, fp
 8016c76:	4622      	mov	r2, r4
 8016c78:	4629      	mov	r1, r5
 8016c7a:	4630      	mov	r0, r6
 8016c7c:	f7ff ff94 	bl	8016ba8 <__sfputs_r>
 8016c80:	3001      	adds	r0, #1
 8016c82:	f000 80aa 	beq.w	8016dda <_vfiprintf_r+0x20e>
 8016c86:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8016c88:	445a      	add	r2, fp
 8016c8a:	9209      	str	r2, [sp, #36]	; 0x24
 8016c8c:	f89a 3000 	ldrb.w	r3, [sl]
 8016c90:	2b00      	cmp	r3, #0
 8016c92:	f000 80a2 	beq.w	8016dda <_vfiprintf_r+0x20e>
 8016c96:	2300      	movs	r3, #0
 8016c98:	f04f 32ff 	mov.w	r2, #4294967295
 8016c9c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8016ca0:	f10a 0a01 	add.w	sl, sl, #1
 8016ca4:	9304      	str	r3, [sp, #16]
 8016ca6:	9307      	str	r3, [sp, #28]
 8016ca8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8016cac:	931a      	str	r3, [sp, #104]	; 0x68
 8016cae:	4654      	mov	r4, sl
 8016cb0:	2205      	movs	r2, #5
 8016cb2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016cb6:	4858      	ldr	r0, [pc, #352]	; (8016e18 <_vfiprintf_r+0x24c>)
 8016cb8:	f7e9 faaa 	bl	8000210 <memchr>
 8016cbc:	9a04      	ldr	r2, [sp, #16]
 8016cbe:	b9d8      	cbnz	r0, 8016cf8 <_vfiprintf_r+0x12c>
 8016cc0:	06d1      	lsls	r1, r2, #27
 8016cc2:	bf44      	itt	mi
 8016cc4:	2320      	movmi	r3, #32
 8016cc6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8016cca:	0713      	lsls	r3, r2, #28
 8016ccc:	bf44      	itt	mi
 8016cce:	232b      	movmi	r3, #43	; 0x2b
 8016cd0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8016cd4:	f89a 3000 	ldrb.w	r3, [sl]
 8016cd8:	2b2a      	cmp	r3, #42	; 0x2a
 8016cda:	d015      	beq.n	8016d08 <_vfiprintf_r+0x13c>
 8016cdc:	9a07      	ldr	r2, [sp, #28]
 8016cde:	4654      	mov	r4, sl
 8016ce0:	2000      	movs	r0, #0
 8016ce2:	f04f 0c0a 	mov.w	ip, #10
 8016ce6:	4621      	mov	r1, r4
 8016ce8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8016cec:	3b30      	subs	r3, #48	; 0x30
 8016cee:	2b09      	cmp	r3, #9
 8016cf0:	d94e      	bls.n	8016d90 <_vfiprintf_r+0x1c4>
 8016cf2:	b1b0      	cbz	r0, 8016d22 <_vfiprintf_r+0x156>
 8016cf4:	9207      	str	r2, [sp, #28]
 8016cf6:	e014      	b.n	8016d22 <_vfiprintf_r+0x156>
 8016cf8:	eba0 0308 	sub.w	r3, r0, r8
 8016cfc:	fa09 f303 	lsl.w	r3, r9, r3
 8016d00:	4313      	orrs	r3, r2
 8016d02:	9304      	str	r3, [sp, #16]
 8016d04:	46a2      	mov	sl, r4
 8016d06:	e7d2      	b.n	8016cae <_vfiprintf_r+0xe2>
 8016d08:	9b03      	ldr	r3, [sp, #12]
 8016d0a:	1d19      	adds	r1, r3, #4
 8016d0c:	681b      	ldr	r3, [r3, #0]
 8016d0e:	9103      	str	r1, [sp, #12]
 8016d10:	2b00      	cmp	r3, #0
 8016d12:	bfbb      	ittet	lt
 8016d14:	425b      	neglt	r3, r3
 8016d16:	f042 0202 	orrlt.w	r2, r2, #2
 8016d1a:	9307      	strge	r3, [sp, #28]
 8016d1c:	9307      	strlt	r3, [sp, #28]
 8016d1e:	bfb8      	it	lt
 8016d20:	9204      	strlt	r2, [sp, #16]
 8016d22:	7823      	ldrb	r3, [r4, #0]
 8016d24:	2b2e      	cmp	r3, #46	; 0x2e
 8016d26:	d10c      	bne.n	8016d42 <_vfiprintf_r+0x176>
 8016d28:	7863      	ldrb	r3, [r4, #1]
 8016d2a:	2b2a      	cmp	r3, #42	; 0x2a
 8016d2c:	d135      	bne.n	8016d9a <_vfiprintf_r+0x1ce>
 8016d2e:	9b03      	ldr	r3, [sp, #12]
 8016d30:	1d1a      	adds	r2, r3, #4
 8016d32:	681b      	ldr	r3, [r3, #0]
 8016d34:	9203      	str	r2, [sp, #12]
 8016d36:	2b00      	cmp	r3, #0
 8016d38:	bfb8      	it	lt
 8016d3a:	f04f 33ff 	movlt.w	r3, #4294967295
 8016d3e:	3402      	adds	r4, #2
 8016d40:	9305      	str	r3, [sp, #20]
 8016d42:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8016e28 <_vfiprintf_r+0x25c>
 8016d46:	7821      	ldrb	r1, [r4, #0]
 8016d48:	2203      	movs	r2, #3
 8016d4a:	4650      	mov	r0, sl
 8016d4c:	f7e9 fa60 	bl	8000210 <memchr>
 8016d50:	b140      	cbz	r0, 8016d64 <_vfiprintf_r+0x198>
 8016d52:	2340      	movs	r3, #64	; 0x40
 8016d54:	eba0 000a 	sub.w	r0, r0, sl
 8016d58:	fa03 f000 	lsl.w	r0, r3, r0
 8016d5c:	9b04      	ldr	r3, [sp, #16]
 8016d5e:	4303      	orrs	r3, r0
 8016d60:	3401      	adds	r4, #1
 8016d62:	9304      	str	r3, [sp, #16]
 8016d64:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016d68:	482c      	ldr	r0, [pc, #176]	; (8016e1c <_vfiprintf_r+0x250>)
 8016d6a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8016d6e:	2206      	movs	r2, #6
 8016d70:	f7e9 fa4e 	bl	8000210 <memchr>
 8016d74:	2800      	cmp	r0, #0
 8016d76:	d03f      	beq.n	8016df8 <_vfiprintf_r+0x22c>
 8016d78:	4b29      	ldr	r3, [pc, #164]	; (8016e20 <_vfiprintf_r+0x254>)
 8016d7a:	bb1b      	cbnz	r3, 8016dc4 <_vfiprintf_r+0x1f8>
 8016d7c:	9b03      	ldr	r3, [sp, #12]
 8016d7e:	3307      	adds	r3, #7
 8016d80:	f023 0307 	bic.w	r3, r3, #7
 8016d84:	3308      	adds	r3, #8
 8016d86:	9303      	str	r3, [sp, #12]
 8016d88:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016d8a:	443b      	add	r3, r7
 8016d8c:	9309      	str	r3, [sp, #36]	; 0x24
 8016d8e:	e767      	b.n	8016c60 <_vfiprintf_r+0x94>
 8016d90:	fb0c 3202 	mla	r2, ip, r2, r3
 8016d94:	460c      	mov	r4, r1
 8016d96:	2001      	movs	r0, #1
 8016d98:	e7a5      	b.n	8016ce6 <_vfiprintf_r+0x11a>
 8016d9a:	2300      	movs	r3, #0
 8016d9c:	3401      	adds	r4, #1
 8016d9e:	9305      	str	r3, [sp, #20]
 8016da0:	4619      	mov	r1, r3
 8016da2:	f04f 0c0a 	mov.w	ip, #10
 8016da6:	4620      	mov	r0, r4
 8016da8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8016dac:	3a30      	subs	r2, #48	; 0x30
 8016dae:	2a09      	cmp	r2, #9
 8016db0:	d903      	bls.n	8016dba <_vfiprintf_r+0x1ee>
 8016db2:	2b00      	cmp	r3, #0
 8016db4:	d0c5      	beq.n	8016d42 <_vfiprintf_r+0x176>
 8016db6:	9105      	str	r1, [sp, #20]
 8016db8:	e7c3      	b.n	8016d42 <_vfiprintf_r+0x176>
 8016dba:	fb0c 2101 	mla	r1, ip, r1, r2
 8016dbe:	4604      	mov	r4, r0
 8016dc0:	2301      	movs	r3, #1
 8016dc2:	e7f0      	b.n	8016da6 <_vfiprintf_r+0x1da>
 8016dc4:	ab03      	add	r3, sp, #12
 8016dc6:	9300      	str	r3, [sp, #0]
 8016dc8:	462a      	mov	r2, r5
 8016dca:	4b16      	ldr	r3, [pc, #88]	; (8016e24 <_vfiprintf_r+0x258>)
 8016dcc:	a904      	add	r1, sp, #16
 8016dce:	4630      	mov	r0, r6
 8016dd0:	f7fb ff32 	bl	8012c38 <_printf_float>
 8016dd4:	4607      	mov	r7, r0
 8016dd6:	1c78      	adds	r0, r7, #1
 8016dd8:	d1d6      	bne.n	8016d88 <_vfiprintf_r+0x1bc>
 8016dda:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8016ddc:	07d9      	lsls	r1, r3, #31
 8016dde:	d405      	bmi.n	8016dec <_vfiprintf_r+0x220>
 8016de0:	89ab      	ldrh	r3, [r5, #12]
 8016de2:	059a      	lsls	r2, r3, #22
 8016de4:	d402      	bmi.n	8016dec <_vfiprintf_r+0x220>
 8016de6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8016de8:	f7fe fed0 	bl	8015b8c <__retarget_lock_release_recursive>
 8016dec:	89ab      	ldrh	r3, [r5, #12]
 8016dee:	065b      	lsls	r3, r3, #25
 8016df0:	f53f af12 	bmi.w	8016c18 <_vfiprintf_r+0x4c>
 8016df4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8016df6:	e711      	b.n	8016c1c <_vfiprintf_r+0x50>
 8016df8:	ab03      	add	r3, sp, #12
 8016dfa:	9300      	str	r3, [sp, #0]
 8016dfc:	462a      	mov	r2, r5
 8016dfe:	4b09      	ldr	r3, [pc, #36]	; (8016e24 <_vfiprintf_r+0x258>)
 8016e00:	a904      	add	r1, sp, #16
 8016e02:	4630      	mov	r0, r6
 8016e04:	f7fc f9bc 	bl	8013180 <_printf_i>
 8016e08:	e7e4      	b.n	8016dd4 <_vfiprintf_r+0x208>
 8016e0a:	bf00      	nop
 8016e0c:	080254ec 	.word	0x080254ec
 8016e10:	0802550c 	.word	0x0802550c
 8016e14:	080254cc 	.word	0x080254cc
 8016e18:	08025704 	.word	0x08025704
 8016e1c:	0802570e 	.word	0x0802570e
 8016e20:	08012c39 	.word	0x08012c39
 8016e24:	08016ba9 	.word	0x08016ba9
 8016e28:	0802570a 	.word	0x0802570a

08016e2c <_read_r>:
 8016e2c:	b538      	push	{r3, r4, r5, lr}
 8016e2e:	4d07      	ldr	r5, [pc, #28]	; (8016e4c <_read_r+0x20>)
 8016e30:	4604      	mov	r4, r0
 8016e32:	4608      	mov	r0, r1
 8016e34:	4611      	mov	r1, r2
 8016e36:	2200      	movs	r2, #0
 8016e38:	602a      	str	r2, [r5, #0]
 8016e3a:	461a      	mov	r2, r3
 8016e3c:	f7ea fbae 	bl	800159c <_read>
 8016e40:	1c43      	adds	r3, r0, #1
 8016e42:	d102      	bne.n	8016e4a <_read_r+0x1e>
 8016e44:	682b      	ldr	r3, [r5, #0]
 8016e46:	b103      	cbz	r3, 8016e4a <_read_r+0x1e>
 8016e48:	6023      	str	r3, [r4, #0]
 8016e4a:	bd38      	pop	{r3, r4, r5, pc}
 8016e4c:	2000afd0 	.word	0x2000afd0

08016e50 <abort>:
 8016e50:	b508      	push	{r3, lr}
 8016e52:	2006      	movs	r0, #6
 8016e54:	f000 f834 	bl	8016ec0 <raise>
 8016e58:	2001      	movs	r0, #1
 8016e5a:	f7ea fb95 	bl	8001588 <_exit>

08016e5e <_malloc_usable_size_r>:
 8016e5e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8016e62:	1f18      	subs	r0, r3, #4
 8016e64:	2b00      	cmp	r3, #0
 8016e66:	bfbc      	itt	lt
 8016e68:	580b      	ldrlt	r3, [r1, r0]
 8016e6a:	18c0      	addlt	r0, r0, r3
 8016e6c:	4770      	bx	lr

08016e6e <_raise_r>:
 8016e6e:	291f      	cmp	r1, #31
 8016e70:	b538      	push	{r3, r4, r5, lr}
 8016e72:	4604      	mov	r4, r0
 8016e74:	460d      	mov	r5, r1
 8016e76:	d904      	bls.n	8016e82 <_raise_r+0x14>
 8016e78:	2316      	movs	r3, #22
 8016e7a:	6003      	str	r3, [r0, #0]
 8016e7c:	f04f 30ff 	mov.w	r0, #4294967295
 8016e80:	bd38      	pop	{r3, r4, r5, pc}
 8016e82:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8016e84:	b112      	cbz	r2, 8016e8c <_raise_r+0x1e>
 8016e86:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8016e8a:	b94b      	cbnz	r3, 8016ea0 <_raise_r+0x32>
 8016e8c:	4620      	mov	r0, r4
 8016e8e:	f000 f831 	bl	8016ef4 <_getpid_r>
 8016e92:	462a      	mov	r2, r5
 8016e94:	4601      	mov	r1, r0
 8016e96:	4620      	mov	r0, r4
 8016e98:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8016e9c:	f000 b818 	b.w	8016ed0 <_kill_r>
 8016ea0:	2b01      	cmp	r3, #1
 8016ea2:	d00a      	beq.n	8016eba <_raise_r+0x4c>
 8016ea4:	1c59      	adds	r1, r3, #1
 8016ea6:	d103      	bne.n	8016eb0 <_raise_r+0x42>
 8016ea8:	2316      	movs	r3, #22
 8016eaa:	6003      	str	r3, [r0, #0]
 8016eac:	2001      	movs	r0, #1
 8016eae:	e7e7      	b.n	8016e80 <_raise_r+0x12>
 8016eb0:	2400      	movs	r4, #0
 8016eb2:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8016eb6:	4628      	mov	r0, r5
 8016eb8:	4798      	blx	r3
 8016eba:	2000      	movs	r0, #0
 8016ebc:	e7e0      	b.n	8016e80 <_raise_r+0x12>
	...

08016ec0 <raise>:
 8016ec0:	4b02      	ldr	r3, [pc, #8]	; (8016ecc <raise+0xc>)
 8016ec2:	4601      	mov	r1, r0
 8016ec4:	6818      	ldr	r0, [r3, #0]
 8016ec6:	f7ff bfd2 	b.w	8016e6e <_raise_r>
 8016eca:	bf00      	nop
 8016ecc:	200000c8 	.word	0x200000c8

08016ed0 <_kill_r>:
 8016ed0:	b538      	push	{r3, r4, r5, lr}
 8016ed2:	4d07      	ldr	r5, [pc, #28]	; (8016ef0 <_kill_r+0x20>)
 8016ed4:	2300      	movs	r3, #0
 8016ed6:	4604      	mov	r4, r0
 8016ed8:	4608      	mov	r0, r1
 8016eda:	4611      	mov	r1, r2
 8016edc:	602b      	str	r3, [r5, #0]
 8016ede:	f7ea fb43 	bl	8001568 <_kill>
 8016ee2:	1c43      	adds	r3, r0, #1
 8016ee4:	d102      	bne.n	8016eec <_kill_r+0x1c>
 8016ee6:	682b      	ldr	r3, [r5, #0]
 8016ee8:	b103      	cbz	r3, 8016eec <_kill_r+0x1c>
 8016eea:	6023      	str	r3, [r4, #0]
 8016eec:	bd38      	pop	{r3, r4, r5, pc}
 8016eee:	bf00      	nop
 8016ef0:	2000afd0 	.word	0x2000afd0

08016ef4 <_getpid_r>:
 8016ef4:	f7ea bb30 	b.w	8001558 <_getpid>

08016ef8 <_init>:
 8016ef8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016efa:	bf00      	nop
 8016efc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016efe:	bc08      	pop	{r3}
 8016f00:	469e      	mov	lr, r3
 8016f02:	4770      	bx	lr

08016f04 <_fini>:
 8016f04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016f06:	bf00      	nop
 8016f08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016f0a:	bc08      	pop	{r3}
 8016f0c:	469e      	mov	lr, r3
 8016f0e:	4770      	bx	lr
