#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Fri Jun 10 19:46:01 2016
# Process ID: 14400
# Log file: C:/Users/pc/Desktop/lab45/lab5_1_2/vivado.log
# Journal file: C:/Users/pc/Desktop/lab45/lab5_1_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/pc/Desktop/lab45/lab5_1_2/lab5_2.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/pc/Desktop/lab45/lab5_2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 735.656 ; gain = 178.531
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
file mkdir C:/Users/pc/Desktop/lab45/lab5_1_2/lab5_2.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/pc/Desktop/lab45/lab5_1_2/lab5_2.srcs/sim_1/new/moore_sequence_detecor_tb.v w ]
add_files -fileset sim_1 C:/Users/pc/Desktop/lab45/lab5_1_2/lab5_2.srcs/sim_1/new/moore_sequence_detecor_tb.v
update_compile_order -fileset sim_1
set_property -name {xsim.simulate.runtime} -value {300ns} -objects [current_fileset -simset]
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'moore_sequence_detecor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_2/lab5_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj moore_sequence_detecor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_2/lab5_2.srcs/sources_1/new/moore_sequence_detecor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module moore_sequence_detecor
ERROR: [VRFC 10-1280] procedural assignment to a non-register yout is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/pc/Desktop/lab45/lab5_1_2/lab5_2.srcs/sources_1/new/moore_sequence_detecor.v:37]
ERROR: [VRFC 10-1280] procedural assignment to a non-register yout is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/pc/Desktop/lab45/lab5_1_2/lab5_2.srcs/sources_1/new/moore_sequence_detecor.v:37]
ERROR: [VRFC 10-1280] procedural assignment to a non-register yout is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/pc/Desktop/lab45/lab5_1_2/lab5_2.srcs/sources_1/new/moore_sequence_detecor.v:43]
ERROR: [VRFC 10-1280] procedural assignment to a non-register yout is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/pc/Desktop/lab45/lab5_1_2/lab5_2.srcs/sources_1/new/moore_sequence_detecor.v:43]
ERROR: [VRFC 10-1280] procedural assignment to a non-register yout is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/pc/Desktop/lab45/lab5_1_2/lab5_2.srcs/sources_1/new/moore_sequence_detecor.v:44]
ERROR: [VRFC 10-1280] procedural assignment to a non-register yout is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/pc/Desktop/lab45/lab5_1_2/lab5_2.srcs/sources_1/new/moore_sequence_detecor.v:44]
ERROR: [VRFC 10-1280] procedural assignment to a non-register yout is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/pc/Desktop/lab45/lab5_1_2/lab5_2.srcs/sources_1/new/moore_sequence_detecor.v:45]
ERROR: [VRFC 10-1280] procedural assignment to a non-register yout is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/pc/Desktop/lab45/lab5_1_2/lab5_2.srcs/sources_1/new/moore_sequence_detecor.v:45]
ERROR: [VRFC 10-1040] module moore_sequence_detecor ignored due to previous errors [C:/Users/pc/Desktop/lab45/lab5_1_2/lab5_2.srcs/sources_1/new/moore_sequence_detecor.v:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/pc/Desktop/lab45/lab5_1_2/lab5_2.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'moore_sequence_detecor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_2/lab5_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj moore_sequence_detecor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_2/lab5_2.srcs/sources_1/new/moore_sequence_detecor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module moore_sequence_detecor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_2/lab5_2.srcs/sim_1/new/moore_sequence_detecor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module moore_sequence_detecor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_2/lab5_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_2/lab5_2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto f9a28b421c5342cd9677abae5440d986 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot moore_sequence_detecor_tb_behav xil_defaultlib.moore_sequence_detecor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.moore_sequence_detecor
Compiling module xil_defaultlib.moore_sequence_detecor_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot moore_sequence_detecor_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/pc/Desktop/lab45/lab5_1_2/lab5_2.sim/sim_1/behav/xsim.dir/moore_sequence_detecor_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/pc/Desktop/lab45/lab5_1_2/lab5_2.sim/sim_1/behav/xsim.dir/moore_sequence_detecor_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Jun 10 20:28:58 2016. For additional details about this file, please refer to the WebTalk help file at D:/xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 61.598 ; gain = 0.012
INFO: [Common 17-206] Exiting Webtalk at Fri Jun 10 20:28:58 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 775.965 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_2/lab5_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "moore_sequence_detecor_tb_behav -key {Behavioral:sim_1:Functional:moore_sequence_detecor_tb} -tclbatch {moore_sequence_detecor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source moore_sequence_detecor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 300ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'moore_sequence_detecor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 300ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 775.965 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 775.965 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'moore_sequence_detecor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_2/lab5_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj moore_sequence_detecor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_2/lab5_2.srcs/sources_1/new/moore_sequence_detecor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module moore_sequence_detecor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_2/lab5_2.srcs/sim_1/new/moore_sequence_detecor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module moore_sequence_detecor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_2/lab5_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_2/lab5_2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto f9a28b421c5342cd9677abae5440d986 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot moore_sequence_detecor_tb_behav xil_defaultlib.moore_sequence_detecor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.moore_sequence_detecor
Compiling module xil_defaultlib.moore_sequence_detecor_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot moore_sequence_detecor_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/pc/Desktop/lab45/lab5_1_2/lab5_2.sim/sim_1/behav/xsim.dir/moore_sequence_detecor_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/pc/Desktop/lab45/lab5_1_2/lab5_2.sim/sim_1/behav/xsim.dir/moore_sequence_detecor_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Jun 10 20:30:34 2016. For additional details about this file, please refer to the WebTalk help file at D:/xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 61.254 ; gain = 0.031
INFO: [Common 17-206] Exiting Webtalk at Fri Jun 10 20:30:34 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 775.965 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_2/lab5_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "moore_sequence_detecor_tb_behav -key {Behavioral:sim_1:Functional:moore_sequence_detecor_tb} -tclbatch {moore_sequence_detecor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source moore_sequence_detecor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 300ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'moore_sequence_detecor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 300ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 775.965 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 775.965 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'moore_sequence_detecor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_2/lab5_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj moore_sequence_detecor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_2/lab5_2.srcs/sources_1/new/moore_sequence_detecor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module moore_sequence_detecor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_2/lab5_2.srcs/sim_1/new/moore_sequence_detecor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module moore_sequence_detecor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_2/lab5_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_2/lab5_2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto f9a28b421c5342cd9677abae5440d986 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot moore_sequence_detecor_tb_behav xil_defaultlib.moore_sequence_detecor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.moore_sequence_detecor
Compiling module xil_defaultlib.moore_sequence_detecor_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot moore_sequence_detecor_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/pc/Desktop/lab45/lab5_1_2/lab5_2.sim/sim_1/behav/xsim.dir/moore_sequence_detecor_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/pc/Desktop/lab45/lab5_1_2/lab5_2.sim/sim_1/behav/xsim.dir/moore_sequence_detecor_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Jun 10 20:31:34 2016. For additional details about this file, please refer to the WebTalk help file at D:/xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 61.488 ; gain = 0.016
INFO: [Common 17-206] Exiting Webtalk at Fri Jun 10 20:31:34 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 775.965 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_2/lab5_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "moore_sequence_detecor_tb_behav -key {Behavioral:sim_1:Functional:moore_sequence_detecor_tb} -tclbatch {moore_sequence_detecor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source moore_sequence_detecor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 300ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'moore_sequence_detecor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 300ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 775.965 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 775.965 ; gain = 0.000
close_project
****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/pc/Desktop/lab45/lab5_1_2/lab5_2.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/pc/Desktop/lab45/lab5_1_2/lab5_2.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Fri Jun 10 20:32:16 2016. For additional details about this file, please refer to the WebTalk help file at D:/xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 57.164 ; gain = 0.016
INFO: [Common 17-206] Exiting Webtalk at Fri Jun 10 20:32:16 2016...
close_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 775.965 ; gain = 0.000
open_project C:/Users/pc/Desktop/lab45/lab5_1_2/lab5_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2015.2/data/ip'.
close_project
create_project lab5_1_3 C:/Users/pc/Desktop/lab45/lab5_1_3 -part xc7vx485tffg1157-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2015.2/data/ip'.
file mkdir C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new
set_property simulator_language Verilog [current_project]
close [ open C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/counter_rom.v w ]
add_files C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/counter_rom.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
close [ open C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/next_out_rom.v w ]
add_files C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/next_out_rom.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sim_1/new/counter_rom_tb.v w ]
add_files -fileset sim_1 C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sim_1/new/counter_rom_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property -name {xsim.simulate.runtime} -value {300ns} -objects [current_fileset -simset]
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'counter_rom_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav'
"xvlog -m64 --relax -prj counter_rom_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/next_out_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module next_out_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/counter_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_rom
WARNING: [VRFC 10-1315] redeclaration of ansi port state is not allowed [C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/counter_rom.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sim_1/new/counter_rom_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_rom_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8ff7907d1fef4b3b8ec099e5caef3ec3 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_rom_tb_behav xil_defaultlib.counter_rom_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-426] cannot find port out on this module [C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sim_1/new/counter_rom_tb.v:29]
ERROR: [VRFC 10-529] concurrent assignment to a non-net nextstate is not permitted [C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/counter_rom.v:36]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'counter_rom_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav'
"xvlog -m64 --relax -prj counter_rom_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/next_out_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module next_out_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/counter_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_rom
WARNING: [VRFC 10-1315] redeclaration of ansi port state is not allowed [C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/counter_rom.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sim_1/new/counter_rom_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_rom_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8ff7907d1fef4b3b8ec099e5caef3ec3 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_rom_tb_behav xil_defaultlib.counter_rom_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-426] cannot find port out on this module [C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sim_1/new/counter_rom_tb.v:29]
ERROR: [VRFC 10-529] concurrent assignment to a non-net nextstate is not permitted [C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/counter_rom.v:36]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'counter_rom_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav'
"xvlog -m64 --relax -prj counter_rom_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/next_out_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module next_out_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/counter_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_rom
WARNING: [VRFC 10-1315] redeclaration of ansi port state is not allowed [C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/counter_rom.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sim_1/new/counter_rom_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_rom_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8ff7907d1fef4b3b8ec099e5caef3ec3 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_rom_tb_behav xil_defaultlib.counter_rom_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net nextstate is not permitted [C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/counter_rom.v:36]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'counter_rom_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav'
"xvlog -m64 --relax -prj counter_rom_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/next_out_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module next_out_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/counter_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_rom
WARNING: [VRFC 10-1315] redeclaration of ansi port state is not allowed [C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/counter_rom.v:28]
WARNING: [VRFC 10-1315] redeclaration of ansi port nextstate is not allowed [C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/counter_rom.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sim_1/new/counter_rom_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_rom_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8ff7907d1fef4b3b8ec099e5caef3ec3 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_rom_tb_behav xil_defaultlib.counter_rom_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.next_out_rom
Compiling module xil_defaultlib.counter_rom
Compiling module xil_defaultlib.counter_rom_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot counter_rom_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav/xsim.dir/counter_rom_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav/xsim.dir/counter_rom_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Jun 10 21:24:51 2016. For additional details about this file, please refer to the WebTalk help file at D:/xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 61.496 ; gain = 0.020
INFO: [Common 17-206] Exiting Webtalk at Fri Jun 10 21:24:51 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 807.934 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter_rom_tb_behav -key {Behavioral:sim_1:Functional:counter_rom_tb} -tclbatch {counter_rom_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source counter_rom_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 300ns
WARNING: File ROM_data.txt referenced on C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/next_out_rom.v at line 28 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counter_rom_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 300ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 807.934 ; gain = 0.000
add_files -norecurse C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/ROM_data.txt
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 807.934 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'counter_rom_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav'
"xvlog -m64 --relax -prj counter_rom_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/next_out_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module next_out_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/counter_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_rom
WARNING: [VRFC 10-1315] redeclaration of ansi port state is not allowed [C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/counter_rom.v:28]
WARNING: [VRFC 10-1315] redeclaration of ansi port nextstate is not allowed [C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/counter_rom.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sim_1/new/counter_rom_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_rom_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8ff7907d1fef4b3b8ec099e5caef3ec3 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_rom_tb_behav xil_defaultlib.counter_rom_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.next_out_rom
Compiling module xil_defaultlib.counter_rom
Compiling module xil_defaultlib.counter_rom_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot counter_rom_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav/xsim.dir/counter_rom_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav/xsim.dir/counter_rom_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Jun 10 21:26:21 2016. For additional details about this file, please refer to the WebTalk help file at D:/xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 61.617 ; gain = 0.031
INFO: [Common 17-206] Exiting Webtalk at Fri Jun 10 21:26:21 2016...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 807.934 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter_rom_tb_behav -key {Behavioral:sim_1:Functional:counter_rom_tb} -tclbatch {counter_rom_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source counter_rom_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 300ns
WARNING: File ROM_data.txt referenced on C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/next_out_rom.v at line 28 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counter_rom_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 300ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 807.934 ; gain = 0.000
add_files -norecurse C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/ROM_data.txt
WARNING: [filemgmt 56-12] File 'C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/ROM_data.txt' cannot be added to the project because it already exists in the project, skipping this file
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 807.934 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'counter_rom_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav'
"xvlog -m64 --relax -prj counter_rom_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/next_out_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module next_out_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/counter_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_rom
WARNING: [VRFC 10-1315] redeclaration of ansi port state is not allowed [C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/counter_rom.v:28]
WARNING: [VRFC 10-1315] redeclaration of ansi port nextstate is not allowed [C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/counter_rom.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sim_1/new/counter_rom_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_rom_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8ff7907d1fef4b3b8ec099e5caef3ec3 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_rom_tb_behav xil_defaultlib.counter_rom_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.next_out_rom
Compiling module xil_defaultlib.counter_rom
Compiling module xil_defaultlib.counter_rom_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot counter_rom_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav/xsim.dir/counter_rom_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav/xsim.dir/counter_rom_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Jun 10 21:27:05 2016. For additional details about this file, please refer to the WebTalk help file at D:/xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 61.316 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Fri Jun 10 21:27:05 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 807.934 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter_rom_tb_behav -key {Behavioral:sim_1:Functional:counter_rom_tb} -tclbatch {counter_rom_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source counter_rom_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 300ns
WARNING: File ROM_data.txt referenced on C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/next_out_rom.v at line 28 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counter_rom_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 300ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 807.934 ; gain = 0.000
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/counter_rom.v" into library work [C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/counter_rom.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/next_out_rom.v" into library work [C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/next_out_rom.v:1]
[Fri Jun 10 21:27:17 2016] Launched synth_1...
Run output will be captured here: C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.runs/synth_1/runme.log
launch_simulation -mode post-synthesis -type timing
INFO: [USF-XSim-27] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7vx485tffg1157-1
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1323.570 ; gain = 497.234
INFO: [USF-XSim-29] Writing simulation netlist file for design 'synth_1'...
INFO: [USF-XSim-90] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/synth/timing/counter_rom_tb_time_synth.v"
write_verilog: Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 1377.691 ; gain = 54.121
INFO: [USF-XSim-30] Writing SDF file...
INFO: [USF-XSim-91] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/synth/timing/counter_rom_tb_time_synth.sdf"
write_sdf: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1746.246 ; gain = 368.555
INFO: [USF-XSim-34] Netlist generated:C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/synth/timing/counter_rom_tb_time_synth.v
INFO: [USF-XSim-35] SDF generated:C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/synth/timing/counter_rom_tb_time_synth.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'counter_rom_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/synth/timing'
"xvlog -m64 --relax -prj counter_rom_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/synth/timing/counter_rom_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_rom
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sim_1/new/counter_rom_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_rom_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/synth/timing/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/synth/timing/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/synth/timing'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8ff7907d1fef4b3b8ec099e5caef3ec3 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot counter_rom_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 xil_defaultlib.counter_rom_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "counter_rom_tb_time_synth.sdf", for root module "counter_rom_tb/DUT".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "counter_rom_tb_time_synth.sdf", for root module "counter_rom_tb/DUT".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.ffsrce_fdce
Compiling module simprims_ver.FDCE
Compiling module xil_defaultlib.counter_rom
Compiling module xil_defaultlib.counter_rom_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot counter_rom_tb_time_synth

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/synth/timing/xsim.dir/counter_rom_tb_time_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/synth/timing/xsim.dir/counter_rom_tb_time_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Jun 10 21:29:06 2016. For additional details about this file, please refer to the WebTalk help file at D:/xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 61.395 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Fri Jun 10 21:29:06 2016...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 1754.301 ; gain = 8.055
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/synth/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter_rom_tb_time_synth -key {Post-Synthesis:sim_1:Timing:counter_rom_tb} -tclbatch {counter_rom_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source counter_rom_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 300ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counter_rom_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 300ns
launch_simulation: Time (s): cpu = 00:01:11 ; elapsed = 00:01:13 . Memory (MB): peak = 1754.301 ; gain = 927.965
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1767.535 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav/counter_rom_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav/simulate.log
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'counter_rom_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav'
"xvlog -m64 --relax -prj counter_rom_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/next_out_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module next_out_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/counter_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_rom
WARNING: [VRFC 10-1315] redeclaration of ansi port state is not allowed [C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/counter_rom.v:28]
WARNING: [VRFC 10-1315] redeclaration of ansi port nextstate is not allowed [C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/counter_rom.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sim_1/new/counter_rom_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_rom_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8ff7907d1fef4b3b8ec099e5caef3ec3 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_rom_tb_behav xil_defaultlib.counter_rom_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.next_out_rom
Compiling module xil_defaultlib.counter_rom
Compiling module xil_defaultlib.counter_rom_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot counter_rom_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav/xsim.dir/counter_rom_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav/xsim.dir/counter_rom_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Jun 10 21:31:43 2016. For additional details about this file, please refer to the WebTalk help file at D:/xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 61.477 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Fri Jun 10 21:31:43 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1767.535 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter_rom_tb_behav -key {Behavioral:sim_1:Functional:counter_rom_tb} -tclbatch {counter_rom_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source counter_rom_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 300ns
WARNING: File ROM_data.txt referenced on C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/next_out_rom.v at line 28 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counter_rom_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 300ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1767.535 ; gain = 0.000
add_files -norecurse C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/ROM_data.txt
WARNING: [filemgmt 56-12] File 'C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/ROM_data.txt' cannot be added to the project because it already exists in the project, skipping this file
file mkdir C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/constrs_1
add_files -fileset constrs_1 -norecurse C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/ROM_data.txt
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1767.535 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav/counter_rom_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav/simulate.log
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'counter_rom_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav'
"xvlog -m64 --relax -prj counter_rom_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/next_out_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module next_out_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/counter_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_rom
WARNING: [VRFC 10-1315] redeclaration of ansi port state is not allowed [C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/counter_rom.v:28]
WARNING: [VRFC 10-1315] redeclaration of ansi port nextstate is not allowed [C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/counter_rom.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sim_1/new/counter_rom_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_rom_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8ff7907d1fef4b3b8ec099e5caef3ec3 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_rom_tb_behav xil_defaultlib.counter_rom_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.next_out_rom
Compiling module xil_defaultlib.counter_rom
Compiling module xil_defaultlib.counter_rom_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot counter_rom_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav/xsim.dir/counter_rom_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav/xsim.dir/counter_rom_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Jun 10 21:34:04 2016. For additional details about this file, please refer to the WebTalk help file at D:/xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 61.289 ; gain = 0.027
INFO: [Common 17-206] Exiting Webtalk at Fri Jun 10 21:34:04 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1767.535 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter_rom_tb_behav -key {Behavioral:sim_1:Functional:counter_rom_tb} -tclbatch {counter_rom_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source counter_rom_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 300ns
WARNING: File ROM_data.txt referenced on C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/next_out_rom.v at line 28 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counter_rom_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 300ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1767.535 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1778.688 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav/counter_rom_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav/simulate.log
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'counter_rom_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav'
"xvlog -m64 --relax -prj counter_rom_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/next_out_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module next_out_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/counter_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_rom
WARNING: [VRFC 10-1315] redeclaration of ansi port state is not allowed [C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/counter_rom.v:28]
WARNING: [VRFC 10-1315] redeclaration of ansi port nextstate is not allowed [C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/counter_rom.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sim_1/new/counter_rom_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_rom_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8ff7907d1fef4b3b8ec099e5caef3ec3 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_rom_tb_behav xil_defaultlib.counter_rom_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.next_out_rom
Compiling module xil_defaultlib.counter_rom
Compiling module xil_defaultlib.counter_rom_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot counter_rom_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav/xsim.dir/counter_rom_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav/xsim.dir/counter_rom_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Jun 10 21:37:37 2016. For additional details about this file, please refer to the WebTalk help file at D:/xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 61.422 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Fri Jun 10 21:37:37 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1778.688 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter_rom_tb_behav -key {Behavioral:sim_1:Functional:counter_rom_tb} -tclbatch {counter_rom_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source counter_rom_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 300ns
WARNING: File C:UserspcDesktoplab45lab5_1_3lab5_1_3.srcssources_1
ewROM_data.txt referenced on C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/next_out_rom.v at line 28 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counter_rom_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 300ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1778.688 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1778.688 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav/counter_rom_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav/simulate.log
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'counter_rom_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav'
"xvlog -m64 --relax -prj counter_rom_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/next_out_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module next_out_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/counter_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_rom
WARNING: [VRFC 10-1315] redeclaration of ansi port state is not allowed [C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/counter_rom.v:28]
WARNING: [VRFC 10-1315] redeclaration of ansi port nextstate is not allowed [C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/counter_rom.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sim_1/new/counter_rom_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_rom_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8ff7907d1fef4b3b8ec099e5caef3ec3 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_rom_tb_behav xil_defaultlib.counter_rom_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.next_out_rom
Compiling module xil_defaultlib.counter_rom
Compiling module xil_defaultlib.counter_rom_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot counter_rom_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav/xsim.dir/counter_rom_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav/xsim.dir/counter_rom_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Jun 10 21:38:28 2016. For additional details about this file, please refer to the WebTalk help file at D:/xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 61.273 ; gain = 0.020
INFO: [Common 17-206] Exiting Webtalk at Fri Jun 10 21:38:28 2016...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1778.688 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter_rom_tb_behav -key {Behavioral:sim_1:Functional:counter_rom_tb} -tclbatch {counter_rom_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source counter_rom_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 300ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counter_rom_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 300ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1778.688 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1778.688 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1778.688 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jun 10 21:42:19 2016...
