{
 "Files" : [
  {
   "Path" : "../../src/TOP.v",
   "Type" : "verilog"
  },
  {
   "Path" : "../../src/fifo_sc_i2c_rx/fifo_sc_i2c_rx.v",
   "Type" : "verilog"
  },
  {
   "Path" : "../../src/fifo_sc_i2c_tx/fifo_sc_i2c_tx.v",
   "Type" : "verilog"
  },
  {
   "Path" : "../../src/fifo_sc_uart_rx/fifo_sc_uart_rx.v",
   "Type" : "verilog"
  },
  {
   "Path" : "../../src/fifo_sc_uart_tx/fifo_sc_uart_tx.v",
   "Type" : "verilog"
  },
  {
   "Path" : "../../src/fixed_point_divider/fixed_point_divider.v",
   "Type" : "verilog"
  },
  {
   "Path" : "../../src/gowin_rpll/gowin_rpll.v",
   "Type" : "verilog"
  },
  {
   "Path" : "../../src/i2c/iic.vp",
   "Type" : "verilog"
  },
  {
   "Path" : "../../src/uart/uart.vp",
   "Type" : "verilog"
  },
  {
   "Path" : "../../src/usb20phy/usb2_0_softphy.vp",
   "Type" : "verilog"
  },
  {
   "Path" : "../../src/usb20phy/usb2_0_softphy_top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "../../src/usb_controller/usb_device_controller.vp",
   "Type" : "verilog"
  },
  {
   "Path" : "../../src/usb_controller/usb_device_controller_top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "../../src/usb_descriptor_iic_spi_upar.vp",
   "Type" : "verilog"
  },
  {
   "Path" : "../../src/usb_gpio_ctrl.vp",
   "Type" : "verilog"
  },
  {
   "Path" : "../../src/usb_i2c_ctrl.vp",
   "Type" : "verilog"
  },
  {
   "Path" : "../../src/usb_uart_config.vp",
   "Type" : "verilog"
  },
  {
   "Path" : "../../src/usb_uart_ctrl.vp",
   "Type" : "verilog"
  },
  {
   "Library" : "work",
   "Path" : "../../src/uart/uart_rx.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "../../src/uart/uart_tx.vhd",
   "Type" : "vhdl"
  }
 ],
 "IncludePath" : [
  "../src"
 ],
 "LoopLimit" : 2000,
 "ResultFile" : "../../impl/temp/rtl_parser.result",
 "Top" : "Top",
 "VerilogStd" : "verilog_2001",
 "VhdlStd" : "vhdl_2008"
}
