/******************************************************************************
*
* Copyright (C) 2018 - 2019 Xilinx, Inc.  All rights reserved.
*
* Permission is hereby granted, free of charge, to any person obtaining a copy
* of this software and associated documentation files (the "Software"), to deal
* in the Software without restriction, including without limitation the rights
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
* copies of the Software, and to permit persons to whom the Software is
* furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice shall be included in
* all copies or substantial portions of the Software.
*
* Use of the Software is limited solely to applications:
* (a) running on a Xilinx device, or
* (b) that interact with a Xilinx device through a bus or interconnect.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
* XILINX  BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
* WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF
* OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
* SOFTWARE.
*
* Except as contained in this notice, the name of the Xilinx shall not be used
* in advertising or otherwise to promote the sale, use or other dealings in
* this Software without prior written authorization from Xilinx.
*
******************************************************************************/
/*****************************************************************************/
/**
*
* @file psm_global.h
*
* This file contains PSM Global definitions used by PSM Firmware
*
* <pre>
* MODIFICATION HISTORY:
*
* Ver	Who		Date		Changes
* ---- ---- -------- ------------------------------
* 1.00  ma   04/09/2018 Initial release
*
* </pre>
*
* @note
*
******************************************************************************/

#ifndef _PSM_GLOBAL_H_
#define _PSM_GLOBAL_H_

#ifdef __cplusplus
extern "C" {
#endif

/**
 * PSM Global base address
 */
#define PSM_GLOBAL_BASEADDR		((u32)0xFFC90000U)

/**
 * PSM Local Scan Clear
 */
#define PSM_GLOBAL_GICP0_IRQ_STATUS	( ( PSM_GLOBAL_BASEADDR ) + ((u32)0x00002000U) )

#define PSM_GLOBAL_GICP0_IRQ_STATUS_IPI_PSM_SHIFT	29
#define PSM_GLOBAL_GICP0_IRQ_STATUS_IPI_PSM_WIDTH	1
#define PSM_GLOBAL_GICP0_IRQ_STATUS_IPI_PSM_MASK	((u32)0x20000000U)

/**
 * PSM_GLOBAL_REG Base Address
 */
#define PSM_GLOBAL_REG_BASEADDR      0XFFC90000

/**
 * Register: PSM_GLOBAL_REG_APU_PWR_STATUS_INIT
 */
#define PSM_GLOBAL_REG_APU_PWR_STATUS_INIT    ( ( PSM_GLOBAL_REG_BASEADDR ) + 0X00000008 )

#define PSM_GLOBAL_REG_APU_PWR_STATUS_INIT_ACPU1_SHIFT   1
#define PSM_GLOBAL_REG_APU_PWR_STATUS_INIT_ACPU1_WIDTH   1
#define PSM_GLOBAL_REG_APU_PWR_STATUS_INIT_ACPU1_MASK    0X00000002

#define PSM_GLOBAL_REG_APU_PWR_STATUS_INIT_ACPU0_SHIFT   0
#define PSM_GLOBAL_REG_APU_PWR_STATUS_INIT_ACPU0_WIDTH   1
#define PSM_GLOBAL_REG_APU_PWR_STATUS_INIT_ACPU0_MASK    0X00000001

/**
 * Register: PSM_GLOBAL_REG_PWR_STATE
 */
#define PSM_GLOBAL_REG_PWR_STATE    ( ( PSM_GLOBAL_REG_BASEADDR ) + 0X00000100 )

#define PSM_GLOBAL_REG_PWR_STATE_FP_SHIFT   22
#define PSM_GLOBAL_REG_PWR_STATE_FP_WIDTH   1
#define PSM_GLOBAL_REG_PWR_STATE_FP_MASK    0X00400000

#define PSM_GLOBAL_REG_PWR_STATE_GEM0_SHIFT   21
#define PSM_GLOBAL_REG_PWR_STATE_GEM0_WIDTH   1
#define PSM_GLOBAL_REG_PWR_STATE_GEM0_MASK    0X00200000

#define PSM_GLOBAL_REG_PWR_STATE_GEM1_SHIFT   20
#define PSM_GLOBAL_REG_PWR_STATE_GEM1_WIDTH   1
#define PSM_GLOBAL_REG_PWR_STATE_GEM1_MASK    0X00100000

#define PSM_GLOBAL_REG_PWR_STATE_OCM_BANK3_SHIFT   19
#define PSM_GLOBAL_REG_PWR_STATE_OCM_BANK3_WIDTH   1
#define PSM_GLOBAL_REG_PWR_STATE_OCM_BANK3_MASK    0X00080000

#define PSM_GLOBAL_REG_PWR_STATE_OCM_BANK2_SHIFT   18
#define PSM_GLOBAL_REG_PWR_STATE_OCM_BANK2_WIDTH   1
#define PSM_GLOBAL_REG_PWR_STATE_OCM_BANK2_MASK    0X00040000

#define PSM_GLOBAL_REG_PWR_STATE_OCM_BANK1_SHIFT   17
#define PSM_GLOBAL_REG_PWR_STATE_OCM_BANK1_WIDTH   1
#define PSM_GLOBAL_REG_PWR_STATE_OCM_BANK1_MASK    0X00020000

#define PSM_GLOBAL_REG_PWR_STATE_OCM_BANK0_SHIFT   16
#define PSM_GLOBAL_REG_PWR_STATE_OCM_BANK0_WIDTH   1
#define PSM_GLOBAL_REG_PWR_STATE_OCM_BANK0_MASK    0X00010000

#define PSM_GLOBAL_REG_PWR_STATE_TCM1B_SHIFT   15
#define PSM_GLOBAL_REG_PWR_STATE_TCM1B_WIDTH   1
#define PSM_GLOBAL_REG_PWR_STATE_TCM1B_MASK    0X00008000

#define PSM_GLOBAL_REG_PWR_STATE_TCM1A_SHIFT   14
#define PSM_GLOBAL_REG_PWR_STATE_TCM1A_WIDTH   1
#define PSM_GLOBAL_REG_PWR_STATE_TCM1A_MASK    0X00004000

#define PSM_GLOBAL_REG_PWR_STATE_TCM0B_SHIFT   13
#define PSM_GLOBAL_REG_PWR_STATE_TCM0B_WIDTH   1
#define PSM_GLOBAL_REG_PWR_STATE_TCM0B_MASK    0X00002000

#define PSM_GLOBAL_REG_PWR_STATE_TCM0A_SHIFT   12
#define PSM_GLOBAL_REG_PWR_STATE_TCM0A_WIDTH   1
#define PSM_GLOBAL_REG_PWR_STATE_TCM0A_MASK    0X00001000

#define PSM_GLOBAL_REG_PWR_STATE_R5_1_SHIFT   11
#define PSM_GLOBAL_REG_PWR_STATE_R5_1_WIDTH   1
#define PSM_GLOBAL_REG_PWR_STATE_R5_1_MASK    0X00000800

#define PSM_GLOBAL_REG_PWR_STATE_R5_0_SHIFT   10
#define PSM_GLOBAL_REG_PWR_STATE_R5_0_WIDTH   1
#define PSM_GLOBAL_REG_PWR_STATE_R5_0_MASK    0X00000400

#define PSM_GLOBAL_REG_PWR_STATE_L2_BANK0_SHIFT   7
#define PSM_GLOBAL_REG_PWR_STATE_L2_BANK0_WIDTH   1
#define PSM_GLOBAL_REG_PWR_STATE_L2_BANK0_MASK    0X00000080

#define PSM_GLOBAL_REG_PWR_STATE_ACPU1_SHIFT   1
#define PSM_GLOBAL_REG_PWR_STATE_ACPU1_WIDTH   1
#define PSM_GLOBAL_REG_PWR_STATE_ACPU1_MASK    0X00000002

#define PSM_GLOBAL_REG_PWR_STATE_ACPU0_SHIFT   0
#define PSM_GLOBAL_REG_PWR_STATE_ACPU0_WIDTH   1
#define PSM_GLOBAL_REG_PWR_STATE_ACPU0_MASK    0X00000001

/**
 * Register: PSM_GLOBAL_REG_REQ_PWRUP_STATUS
 */
#define PSM_GLOBAL_REG_REQ_PWRUP_STATUS    ( ( PSM_GLOBAL_REG_BASEADDR ) + 0X00000110 )

#define PSM_GLOBAL_REG_REQ_PWRUP_STATUS_FP_SHIFT   22
#define PSM_GLOBAL_REG_REQ_PWRUP_STATUS_FP_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRUP_STATUS_FP_MASK    0X00400000

#define PSM_GLOBAL_REG_REQ_PWRUP_STATUS_GEM0_SHIFT   21
#define PSM_GLOBAL_REG_REQ_PWRUP_STATUS_GEM0_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRUP_STATUS_GEM0_MASK    0X00200000

#define PSM_GLOBAL_REG_REQ_PWRUP_STATUS_GEM1_SHIFT   20
#define PSM_GLOBAL_REG_REQ_PWRUP_STATUS_GEM1_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRUP_STATUS_GEM1_MASK    0X00100000

#define PSM_GLOBAL_REG_REQ_PWRUP_STATUS_OCM_BANK3_SHIFT   19
#define PSM_GLOBAL_REG_REQ_PWRUP_STATUS_OCM_BANK3_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRUP_STATUS_OCM_BANK3_MASK    0X00080000

#define PSM_GLOBAL_REG_REQ_PWRUP_STATUS_OCM_BANK2_SHIFT   18
#define PSM_GLOBAL_REG_REQ_PWRUP_STATUS_OCM_BANK2_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRUP_STATUS_OCM_BANK2_MASK    0X00040000

#define PSM_GLOBAL_REG_REQ_PWRUP_STATUS_OCM_BANK1_SHIFT   17
#define PSM_GLOBAL_REG_REQ_PWRUP_STATUS_OCM_BANK1_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRUP_STATUS_OCM_BANK1_MASK    0X00020000

#define PSM_GLOBAL_REG_REQ_PWRUP_STATUS_OCM_BANK0_SHIFT   16
#define PSM_GLOBAL_REG_REQ_PWRUP_STATUS_OCM_BANK0_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRUP_STATUS_OCM_BANK0_MASK    0X00010000

#define PSM_GLOBAL_REG_REQ_PWRUP_STATUS_TCM1B_SHIFT   15
#define PSM_GLOBAL_REG_REQ_PWRUP_STATUS_TCM1B_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRUP_STATUS_TCM1B_MASK    0X00008000

#define PSM_GLOBAL_REG_REQ_PWRUP_STATUS_TCM1A_SHIFT   14
#define PSM_GLOBAL_REG_REQ_PWRUP_STATUS_TCM1A_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRUP_STATUS_TCM1A_MASK    0X00004000

#define PSM_GLOBAL_REG_REQ_PWRUP_STATUS_TCM0B_SHIFT   13
#define PSM_GLOBAL_REG_REQ_PWRUP_STATUS_TCM0B_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRUP_STATUS_TCM0B_MASK    0X00002000

#define PSM_GLOBAL_REG_REQ_PWRUP_STATUS_TCM0A_SHIFT   12
#define PSM_GLOBAL_REG_REQ_PWRUP_STATUS_TCM0A_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRUP_STATUS_TCM0A_MASK    0X00001000

#define PSM_GLOBAL_REG_REQ_PWRUP_STATUS_RPU_SHIFT   10
#define PSM_GLOBAL_REG_REQ_PWRUP_STATUS_RPU_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRUP_STATUS_RPU_MASK    0X00000400

#define PSM_GLOBAL_REG_REQ_PWRUP_STATUS_L2_BANK0_SHIFT   7
#define PSM_GLOBAL_REG_REQ_PWRUP_STATUS_L2_BANK0_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRUP_STATUS_L2_BANK0_MASK    0X00000080

#define PSM_GLOBAL_REG_REQ_PWRUP_STATUS_ACPU1_SHIFT   1
#define PSM_GLOBAL_REG_REQ_PWRUP_STATUS_ACPU1_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRUP_STATUS_ACPU1_MASK    0X00000002

#define PSM_GLOBAL_REG_REQ_PWRUP_STATUS_ACPU0_SHIFT   0
#define PSM_GLOBAL_REG_REQ_PWRUP_STATUS_ACPU0_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRUP_STATUS_ACPU0_MASK    0X00000001

/**
 * Register: PSM_GLOBAL_REG_REQ_PWRUP_INT_MASK
 */
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_MASK    ( ( PSM_GLOBAL_REG_BASEADDR ) + 0X00000114 )

#define PSM_GLOBAL_REG_REQ_PWRUP_INT_MASK_FP_SHIFT   22
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_MASK_FP_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_MASK_FP_MASK    0X00400000

#define PSM_GLOBAL_REG_REQ_PWRUP_INT_MASK_GEM0_SHIFT   21
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_MASK_GEM0_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_MASK_GEM0_MASK    0X00200000

#define PSM_GLOBAL_REG_REQ_PWRUP_INT_MASK_GEM1_SHIFT   20
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_MASK_GEM1_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_MASK_GEM1_MASK    0X00100000

#define PSM_GLOBAL_REG_REQ_PWRUP_INT_MASK_OCM_BANK3_SHIFT   19
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_MASK_OCM_BANK3_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_MASK_OCM_BANK3_MASK    0X00080000

#define PSM_GLOBAL_REG_REQ_PWRUP_INT_MASK_OCM_BANK2_SHIFT   18
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_MASK_OCM_BANK2_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_MASK_OCM_BANK2_MASK    0X00040000

#define PSM_GLOBAL_REG_REQ_PWRUP_INT_MASK_OCM_BANK1_SHIFT   17
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_MASK_OCM_BANK1_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_MASK_OCM_BANK1_MASK    0X00020000

#define PSM_GLOBAL_REG_REQ_PWRUP_INT_MASK_OCM_BANK0_SHIFT   16
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_MASK_OCM_BANK0_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_MASK_OCM_BANK0_MASK    0X00010000

#define PSM_GLOBAL_REG_REQ_PWRUP_INT_MASK_TCM1B_SHIFT   15
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_MASK_TCM1B_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_MASK_TCM1B_MASK    0X00008000

#define PSM_GLOBAL_REG_REQ_PWRUP_INT_MASK_TCM1A_SHIFT   14
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_MASK_TCM1A_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_MASK_TCM1A_MASK    0X00004000

#define PSM_GLOBAL_REG_REQ_PWRUP_INT_MASK_TCM0B_SHIFT   13
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_MASK_TCM0B_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_MASK_TCM0B_MASK    0X00002000

#define PSM_GLOBAL_REG_REQ_PWRUP_INT_MASK_TCM0A_SHIFT   12
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_MASK_TCM0A_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_MASK_TCM0A_MASK    0X00001000

#define PSM_GLOBAL_REG_REQ_PWRUP_INT_MASK_RPU_SHIFT   10
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_MASK_RPU_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_MASK_RPU_MASK    0X00000400

#define PSM_GLOBAL_REG_REQ_PWRUP_INT_MASK_L2_BANK0_SHIFT   7
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_MASK_L2_BANK0_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_MASK_L2_BANK0_MASK    0X00000080

#define PSM_GLOBAL_REG_REQ_PWRUP_INT_MASK_ACPU1_SHIFT   1
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_MASK_ACPU1_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_MASK_ACPU1_MASK    0X00000002

#define PSM_GLOBAL_REG_REQ_PWRUP_INT_MASK_ACPU0_SHIFT   0
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_MASK_ACPU0_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_MASK_ACPU0_MASK    0X00000001

/**
 * Register: PSM_GLOBAL_REG_REQ_PWRUP_INT_EN
 */
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_EN    ( ( PSM_GLOBAL_REG_BASEADDR ) + 0X00000118 )

#define PSM_GLOBAL_REG_REQ_PWRUP_INT_EN_FP_SHIFT   22
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_EN_FP_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_EN_FP_MASK    0X00400000

#define PSM_GLOBAL_REG_REQ_PWRUP_INT_EN_GEM0_SHIFT   21
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_EN_GEM0_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_EN_GEM0_MASK    0X00200000

#define PSM_GLOBAL_REG_REQ_PWRUP_INT_EN_GEM1_SHIFT   20
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_EN_GEM1_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_EN_GEM1_MASK    0X00100000

#define PSM_GLOBAL_REG_REQ_PWRUP_INT_EN_OCM_BANK3_SHIFT   19
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_EN_OCM_BANK3_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_EN_OCM_BANK3_MASK    0X00080000

#define PSM_GLOBAL_REG_REQ_PWRUP_INT_EN_OCM_BANK2_SHIFT   18
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_EN_OCM_BANK2_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_EN_OCM_BANK2_MASK    0X00040000

#define PSM_GLOBAL_REG_REQ_PWRUP_INT_EN_OCM_BANK1_SHIFT   17
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_EN_OCM_BANK1_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_EN_OCM_BANK1_MASK    0X00020000

#define PSM_GLOBAL_REG_REQ_PWRUP_INT_EN_OCM_BANK0_SHIFT   16
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_EN_OCM_BANK0_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_EN_OCM_BANK0_MASK    0X00010000

#define PSM_GLOBAL_REG_REQ_PWRUP_INT_EN_TCM1B_SHIFT   15
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_EN_TCM1B_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_EN_TCM1B_MASK    0X00008000

#define PSM_GLOBAL_REG_REQ_PWRUP_INT_EN_TCM1A_SHIFT   14
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_EN_TCM1A_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_EN_TCM1A_MASK    0X00004000

#define PSM_GLOBAL_REG_REQ_PWRUP_INT_EN_TCM0B_SHIFT   13
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_EN_TCM0B_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_EN_TCM0B_MASK    0X00002000

#define PSM_GLOBAL_REG_REQ_PWRUP_INT_EN_TCM0A_SHIFT   12
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_EN_TCM0A_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_EN_TCM0A_MASK    0X00001000

#define PSM_GLOBAL_REG_REQ_PWRUP_INT_EN_RPU_SHIFT   10
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_EN_RPU_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_EN_RPU_MASK    0X00000400

#define PSM_GLOBAL_REG_REQ_PWRUP_INT_EN_L2_BANK0_SHIFT   7
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_EN_L2_BANK0_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_EN_L2_BANK0_MASK    0X00000080

#define PSM_GLOBAL_REG_REQ_PWRUP_INT_EN_ACPU1_SHIFT   1
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_EN_ACPU1_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_EN_ACPU1_MASK    0X00000002

#define PSM_GLOBAL_REG_REQ_PWRUP_INT_EN_ACPU0_SHIFT   0
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_EN_ACPU0_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_EN_ACPU0_MASK    0X00000001

/**
 * Register: PSM_GLOBAL_REG_REQ_PWRUP_INT_DIS
 */
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_DIS    ( ( PSM_GLOBAL_REG_BASEADDR ) + 0X0000011C )

#define PSM_GLOBAL_REG_REQ_PWRUP_INT_DIS_FP_SHIFT   22
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_DIS_FP_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_DIS_FP_MASK    0X00400000

#define PSM_GLOBAL_REG_REQ_PWRUP_INT_DIS_GEM0_SHIFT   21
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_DIS_GEM0_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_DIS_GEM0_MASK    0X00200000

#define PSM_GLOBAL_REG_REQ_PWRUP_INT_DIS_GEM1_SHIFT   20
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_DIS_GEM1_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_DIS_GEM1_MASK    0X00100000

#define PSM_GLOBAL_REG_REQ_PWRUP_INT_DIS_OCM_BANK3_SHIFT   19
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_DIS_OCM_BANK3_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_DIS_OCM_BANK3_MASK    0X00080000

#define PSM_GLOBAL_REG_REQ_PWRUP_INT_DIS_OCM_BANK2_SHIFT   18
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_DIS_OCM_BANK2_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_DIS_OCM_BANK2_MASK    0X00040000

#define PSM_GLOBAL_REG_REQ_PWRUP_INT_DIS_OCM_BANK1_SHIFT   17
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_DIS_OCM_BANK1_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_DIS_OCM_BANK1_MASK    0X00020000

#define PSM_GLOBAL_REG_REQ_PWRUP_INT_DIS_OCM_BANK0_SHIFT   16
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_DIS_OCM_BANK0_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_DIS_OCM_BANK0_MASK    0X00010000

#define PSM_GLOBAL_REG_REQ_PWRUP_INT_DIS_TCM1B_SHIFT   15
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_DIS_TCM1B_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_DIS_TCM1B_MASK    0X00008000

#define PSM_GLOBAL_REG_REQ_PWRUP_INT_DIS_TCM1A_SHIFT   14
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_DIS_TCM1A_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_DIS_TCM1A_MASK    0X00004000

#define PSM_GLOBAL_REG_REQ_PWRUP_INT_DIS_TCM0B_SHIFT   13
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_DIS_TCM0B_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_DIS_TCM0B_MASK    0X00002000

#define PSM_GLOBAL_REG_REQ_PWRUP_INT_DIS_TCM0A_SHIFT   12
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_DIS_TCM0A_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_DIS_TCM0A_MASK    0X00001000

#define PSM_GLOBAL_REG_REQ_PWRUP_INT_DIS_RPU_SHIFT   10
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_DIS_RPU_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_DIS_RPU_MASK    0X00000400

#define PSM_GLOBAL_REG_REQ_PWRUP_INT_DIS_L2_BANK0_SHIFT   7
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_DIS_L2_BANK0_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_DIS_L2_BANK0_MASK    0X00000080

#define PSM_GLOBAL_REG_REQ_PWRUP_INT_DIS_ACPU1_SHIFT   1
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_DIS_ACPU1_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_DIS_ACPU1_MASK    0X00000002

#define PSM_GLOBAL_REG_REQ_PWRUP_INT_DIS_ACPU0_SHIFT   0
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_DIS_ACPU0_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRUP_INT_DIS_ACPU0_MASK    0X00000001

/**
 * Register: PSM_GLOBAL_REG_REQ_PWRUP_TRIG
 */
#define PSM_GLOBAL_REG_REQ_PWRUP_TRIG    ( ( PSM_GLOBAL_REG_BASEADDR ) + 0X00000120 )

#define PSM_GLOBAL_REG_REQ_PWRUP_TRIG_FP_SHIFT   22
#define PSM_GLOBAL_REG_REQ_PWRUP_TRIG_FP_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRUP_TRIG_FP_MASK    0X00400000

#define PSM_GLOBAL_REG_REQ_PWRUP_TRIG_GEM0_SHIFT   21
#define PSM_GLOBAL_REG_REQ_PWRUP_TRIG_GEM0_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRUP_TRIG_GEM0_MASK    0X00200000

#define PSM_GLOBAL_REG_REQ_PWRUP_TRIG_GEM1_SHIFT   20
#define PSM_GLOBAL_REG_REQ_PWRUP_TRIG_GEM1_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRUP_TRIG_GEM1_MASK    0X00100000

#define PSM_GLOBAL_REG_REQ_PWRUP_TRIG_OCM_BANK3_SHIFT   19
#define PSM_GLOBAL_REG_REQ_PWRUP_TRIG_OCM_BANK3_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRUP_TRIG_OCM_BANK3_MASK    0X00080000

#define PSM_GLOBAL_REG_REQ_PWRUP_TRIG_OCM_BANK2_SHIFT   18
#define PSM_GLOBAL_REG_REQ_PWRUP_TRIG_OCM_BANK2_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRUP_TRIG_OCM_BANK2_MASK    0X00040000

#define PSM_GLOBAL_REG_REQ_PWRUP_TRIG_OCM_BANK1_SHIFT   17
#define PSM_GLOBAL_REG_REQ_PWRUP_TRIG_OCM_BANK1_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRUP_TRIG_OCM_BANK1_MASK    0X00020000

#define PSM_GLOBAL_REG_REQ_PWRUP_TRIG_OCM_BANK0_SHIFT   16
#define PSM_GLOBAL_REG_REQ_PWRUP_TRIG_OCM_BANK0_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRUP_TRIG_OCM_BANK0_MASK    0X00010000

#define PSM_GLOBAL_REG_REQ_PWRUP_TRIG_TCM1B_SHIFT   15
#define PSM_GLOBAL_REG_REQ_PWRUP_TRIG_TCM1B_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRUP_TRIG_TCM1B_MASK    0X00008000

#define PSM_GLOBAL_REG_REQ_PWRUP_TRIG_TCM1A_SHIFT   14
#define PSM_GLOBAL_REG_REQ_PWRUP_TRIG_TCM1A_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRUP_TRIG_TCM1A_MASK    0X00004000

#define PSM_GLOBAL_REG_REQ_PWRUP_TRIG_TCM0B_SHIFT   13
#define PSM_GLOBAL_REG_REQ_PWRUP_TRIG_TCM0B_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRUP_TRIG_TCM0B_MASK    0X00002000

#define PSM_GLOBAL_REG_REQ_PWRUP_TRIG_TCM0A_SHIFT   12
#define PSM_GLOBAL_REG_REQ_PWRUP_TRIG_TCM0A_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRUP_TRIG_TCM0A_MASK    0X00001000

#define PSM_GLOBAL_REG_REQ_PWRUP_TRIG_RPU_SHIFT   10
#define PSM_GLOBAL_REG_REQ_PWRUP_TRIG_RPU_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRUP_TRIG_RPU_MASK    0X00000400

#define PSM_GLOBAL_REG_REQ_PWRUP_TRIG_L2_BANK0_SHIFT   7
#define PSM_GLOBAL_REG_REQ_PWRUP_TRIG_L2_BANK0_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRUP_TRIG_L2_BANK0_MASK    0X00000080

#define PSM_GLOBAL_REG_REQ_PWRUP_TRIG_ACPU1_SHIFT   1
#define PSM_GLOBAL_REG_REQ_PWRUP_TRIG_ACPU1_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRUP_TRIG_ACPU1_MASK    0X00000002

#define PSM_GLOBAL_REG_REQ_PWRUP_TRIG_ACPU0_SHIFT   0
#define PSM_GLOBAL_REG_REQ_PWRUP_TRIG_ACPU0_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRUP_TRIG_ACPU0_MASK    0X00000001

/**
 * Register: PSM_GLOBAL_REG_REQ_PWRDWN_STATUS
 */
#define PSM_GLOBAL_REG_REQ_PWRDWN_STATUS    ( ( PSM_GLOBAL_REG_BASEADDR ) + 0X00000210 )

#define PSM_GLOBAL_REG_REQ_PWRDWN_STATUS_FP_SHIFT   22
#define PSM_GLOBAL_REG_REQ_PWRDWN_STATUS_FP_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRDWN_STATUS_FP_MASK    0X00400000

#define PSM_GLOBAL_REG_REQ_PWRDWN_STATUS_GEM0_SHIFT   21
#define PSM_GLOBAL_REG_REQ_PWRDWN_STATUS_GEM0_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRDWN_STATUS_GEM0_MASK    0X00200000

#define PSM_GLOBAL_REG_REQ_PWRDWN_STATUS_GEM1_SHIFT   20
#define PSM_GLOBAL_REG_REQ_PWRDWN_STATUS_GEM1_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRDWN_STATUS_GEM1_MASK    0X00100000

#define PSM_GLOBAL_REG_REQ_PWRDWN_STATUS_OCM_BANK3_SHIFT   19
#define PSM_GLOBAL_REG_REQ_PWRDWN_STATUS_OCM_BANK3_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRDWN_STATUS_OCM_BANK3_MASK    0X00080000

#define PSM_GLOBAL_REG_REQ_PWRDWN_STATUS_OCM_BANK2_SHIFT   18
#define PSM_GLOBAL_REG_REQ_PWRDWN_STATUS_OCM_BANK2_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRDWN_STATUS_OCM_BANK2_MASK    0X00040000

#define PSM_GLOBAL_REG_REQ_PWRDWN_STATUS_OCM_BANK1_SHIFT   17
#define PSM_GLOBAL_REG_REQ_PWRDWN_STATUS_OCM_BANK1_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRDWN_STATUS_OCM_BANK1_MASK    0X00020000

#define PSM_GLOBAL_REG_REQ_PWRDWN_STATUS_OCM_BANK0_SHIFT   16
#define PSM_GLOBAL_REG_REQ_PWRDWN_STATUS_OCM_BANK0_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRDWN_STATUS_OCM_BANK0_MASK    0X00010000

#define PSM_GLOBAL_REG_REQ_PWRDWN_STATUS_TCM1B_SHIFT   15
#define PSM_GLOBAL_REG_REQ_PWRDWN_STATUS_TCM1B_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRDWN_STATUS_TCM1B_MASK    0X00008000

#define PSM_GLOBAL_REG_REQ_PWRDWN_STATUS_TCM1A_SHIFT   14
#define PSM_GLOBAL_REG_REQ_PWRDWN_STATUS_TCM1A_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRDWN_STATUS_TCM1A_MASK    0X00004000

#define PSM_GLOBAL_REG_REQ_PWRDWN_STATUS_TCM0B_SHIFT   13
#define PSM_GLOBAL_REG_REQ_PWRDWN_STATUS_TCM0B_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRDWN_STATUS_TCM0B_MASK    0X00002000

#define PSM_GLOBAL_REG_REQ_PWRDWN_STATUS_TCM0A_SHIFT   12
#define PSM_GLOBAL_REG_REQ_PWRDWN_STATUS_TCM0A_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRDWN_STATUS_TCM0A_MASK    0X00001000

#define PSM_GLOBAL_REG_REQ_PWRDWN_STATUS_RPU_SHIFT   10
#define PSM_GLOBAL_REG_REQ_PWRDWN_STATUS_RPU_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRDWN_STATUS_RPU_MASK    0X00000400

#define PSM_GLOBAL_REG_REQ_PWRDWN_STATUS_L2_BANK0_SHIFT   7
#define PSM_GLOBAL_REG_REQ_PWRDWN_STATUS_L2_BANK0_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRDWN_STATUS_L2_BANK0_MASK    0X00000080

#define PSM_GLOBAL_REG_REQ_PWRDWN_STATUS_ACPU1_SHIFT   1
#define PSM_GLOBAL_REG_REQ_PWRDWN_STATUS_ACPU1_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRDWN_STATUS_ACPU1_MASK    0X00000002

#define PSM_GLOBAL_REG_REQ_PWRDWN_STATUS_ACPU0_SHIFT   0
#define PSM_GLOBAL_REG_REQ_PWRDWN_STATUS_ACPU0_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRDWN_STATUS_ACPU0_MASK    0X00000001

/**
 * Register: PSM_GLOBAL_REG_REQ_PWRDWN_INT_MASK
 */
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_MASK    ( ( PSM_GLOBAL_REG_BASEADDR ) + 0X00000214 )

#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_MASK_FP_SHIFT   22
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_MASK_FP_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_MASK_FP_MASK    0X00400000

#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_MASK_GEM0_SHIFT   21
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_MASK_GEM0_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_MASK_GEM0_MASK    0X00200000

#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_MASK_GEM1_SHIFT   20
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_MASK_GEM1_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_MASK_GEM1_MASK    0X00100000

#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_MASK_OCM_BANK3_SHIFT   19
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_MASK_OCM_BANK3_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_MASK_OCM_BANK3_MASK    0X00080000

#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_MASK_OCM_BANK2_SHIFT   18
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_MASK_OCM_BANK2_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_MASK_OCM_BANK2_MASK    0X00040000

#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_MASK_OCM_BANK1_SHIFT   17
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_MASK_OCM_BANK1_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_MASK_OCM_BANK1_MASK    0X00020000

#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_MASK_OCM_BANK0_SHIFT   16
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_MASK_OCM_BANK0_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_MASK_OCM_BANK0_MASK    0X00010000

#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_MASK_TCM1B_SHIFT   15
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_MASK_TCM1B_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_MASK_TCM1B_MASK    0X00008000

#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_MASK_TCM1A_SHIFT   14
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_MASK_TCM1A_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_MASK_TCM1A_MASK    0X00004000

#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_MASK_TCM0B_SHIFT   13
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_MASK_TCM0B_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_MASK_TCM0B_MASK    0X00002000

#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_MASK_TCM0A_SHIFT   12
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_MASK_TCM0A_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_MASK_TCM0A_MASK    0X00001000

#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_MASK_RPU_SHIFT   10
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_MASK_RPU_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_MASK_RPU_MASK    0X00000400

#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_MASK_L2_BANK0_SHIFT   7
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_MASK_L2_BANK0_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_MASK_L2_BANK0_MASK    0X00000080

#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_MASK_ACPU1_SHIFT   1
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_MASK_ACPU1_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_MASK_ACPU1_MASK    0X00000002

#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_MASK_ACPU0_SHIFT   0
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_MASK_ACPU0_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_MASK_ACPU0_MASK    0X00000001

/**
 * Register: PSM_GLOBAL_REG_REQ_PWRDWN_INT_EN
 */
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_EN    ( ( PSM_GLOBAL_REG_BASEADDR ) + 0X00000218 )

#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_EN_FP_SHIFT   22
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_EN_FP_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_EN_FP_MASK    0X00400000

#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_EN_GEM0_SHIFT   21
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_EN_GEM0_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_EN_GEM0_MASK    0X00200000

#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_EN_GEM1_SHIFT   20
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_EN_GEM1_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_EN_GEM1_MASK    0X00100000

#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_EN_OCM_BANK3_SHIFT   19
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_EN_OCM_BANK3_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_EN_OCM_BANK3_MASK    0X00080000

#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_EN_OCM_BANK2_SHIFT   18
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_EN_OCM_BANK2_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_EN_OCM_BANK2_MASK    0X00040000

#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_EN_OCM_BANK1_SHIFT   17
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_EN_OCM_BANK1_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_EN_OCM_BANK1_MASK    0X00020000

#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_EN_OCM_BANK0_SHIFT   16
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_EN_OCM_BANK0_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_EN_OCM_BANK0_MASK    0X00010000

#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_EN_TCM1B_SHIFT   15
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_EN_TCM1B_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_EN_TCM1B_MASK    0X00008000

#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_EN_TCM1A_SHIFT   14
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_EN_TCM1A_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_EN_TCM1A_MASK    0X00004000

#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_EN_TCM0B_SHIFT   13
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_EN_TCM0B_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_EN_TCM0B_MASK    0X00002000

#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_EN_TCM0A_SHIFT   12
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_EN_TCM0A_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_EN_TCM0A_MASK    0X00001000

#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_EN_RPU_SHIFT   10
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_EN_RPU_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_EN_RPU_MASK    0X00000400

#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_EN_L2_BANK0_SHIFT   7
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_EN_L2_BANK0_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_EN_L2_BANK0_MASK    0X00000080

#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_EN_ACPU1_SHIFT   1
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_EN_ACPU1_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_EN_ACPU1_MASK    0X00000002

#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_EN_ACPU0_SHIFT   0
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_EN_ACPU0_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_EN_ACPU0_MASK    0X00000001

/**
 * Register: PSM_GLOBAL_REG_REQ_PWRDWN_INT_DIS
 */
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_DIS    ( ( PSM_GLOBAL_REG_BASEADDR ) + 0X0000021C )

#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_DIS_FP_SHIFT   22
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_DIS_FP_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_DIS_FP_MASK    0X00400000

#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_DIS_GEM0_SHIFT   21
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_DIS_GEM0_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_DIS_GEM0_MASK    0X00200000

#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_DIS_GEM1_SHIFT   20
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_DIS_GEM1_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_DIS_GEM1_MASK    0X00100000

#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_DIS_OCM_BANK3_SHIFT   19
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_DIS_OCM_BANK3_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_DIS_OCM_BANK3_MASK    0X00080000

#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_DIS_OCM_BANK2_SHIFT   18
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_DIS_OCM_BANK2_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_DIS_OCM_BANK2_MASK    0X00040000

#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_DIS_OCM_BANK1_SHIFT   17
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_DIS_OCM_BANK1_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_DIS_OCM_BANK1_MASK    0X00020000

#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_DIS_OCM_BANK0_SHIFT   16
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_DIS_OCM_BANK0_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_DIS_OCM_BANK0_MASK    0X00010000

#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_DIS_TCM1B_SHIFT   15
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_DIS_TCM1B_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_DIS_TCM1B_MASK    0X00008000

#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_DIS_TCM1A_SHIFT   14
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_DIS_TCM1A_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_DIS_TCM1A_MASK    0X00004000

#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_DIS_TCM0B_SHIFT   13
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_DIS_TCM0B_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_DIS_TCM0B_MASK    0X00002000

#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_DIS_TCM0A_SHIFT   12
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_DIS_TCM0A_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_DIS_TCM0A_MASK    0X00001000

#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_DIS_RPU_SHIFT   10
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_DIS_RPU_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_DIS_RPU_MASK    0X00000400

#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_DIS_L2_BANK0_SHIFT   7
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_DIS_L2_BANK0_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_DIS_L2_BANK0_MASK    0X00000080

#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_DIS_ACPU1_SHIFT   1
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_DIS_ACPU1_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_DIS_ACPU1_MASK    0X00000002

#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_DIS_ACPU0_SHIFT   0
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_DIS_ACPU0_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRDWN_INT_DIS_ACPU0_MASK    0X00000001

/**
 * Register: PSM_GLOBAL_REG_REQ_PWRDWN_TRIG
 */
#define PSM_GLOBAL_REG_REQ_PWRDWN_TRIG    ( ( PSM_GLOBAL_REG_BASEADDR ) + 0X00000220 )

#define PSM_GLOBAL_REG_REQ_PWRDWN_TRIG_FP_SHIFT   22
#define PSM_GLOBAL_REG_REQ_PWRDWN_TRIG_FP_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRDWN_TRIG_FP_MASK    0X00400000

#define PSM_GLOBAL_REG_REQ_PWRDWN_TRIG_GEM0_SHIFT   21
#define PSM_GLOBAL_REG_REQ_PWRDWN_TRIG_GEM0_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRDWN_TRIG_GEM0_MASK    0X00200000

#define PSM_GLOBAL_REG_REQ_PWRDWN_TRIG_GEM1_SHIFT   20
#define PSM_GLOBAL_REG_REQ_PWRDWN_TRIG_GEM1_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRDWN_TRIG_GEM1_MASK    0X00100000

#define PSM_GLOBAL_REG_REQ_PWRDWN_TRIG_OCM_BANK3_SHIFT   19
#define PSM_GLOBAL_REG_REQ_PWRDWN_TRIG_OCM_BANK3_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRDWN_TRIG_OCM_BANK3_MASK    0X00080000

#define PSM_GLOBAL_REG_REQ_PWRDWN_TRIG_OCM_BANK2_SHIFT   18
#define PSM_GLOBAL_REG_REQ_PWRDWN_TRIG_OCM_BANK2_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRDWN_TRIG_OCM_BANK2_MASK    0X00040000

#define PSM_GLOBAL_REG_REQ_PWRDWN_TRIG_OCM_BANK1_SHIFT   17
#define PSM_GLOBAL_REG_REQ_PWRDWN_TRIG_OCM_BANK1_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRDWN_TRIG_OCM_BANK1_MASK    0X00020000

#define PSM_GLOBAL_REG_REQ_PWRDWN_TRIG_OCM_BANK0_SHIFT   16
#define PSM_GLOBAL_REG_REQ_PWRDWN_TRIG_OCM_BANK0_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRDWN_TRIG_OCM_BANK0_MASK    0X00010000

#define PSM_GLOBAL_REG_REQ_PWRDWN_TRIG_TCM1B_SHIFT   15
#define PSM_GLOBAL_REG_REQ_PWRDWN_TRIG_TCM1B_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRDWN_TRIG_TCM1B_MASK    0X00008000

#define PSM_GLOBAL_REG_REQ_PWRDWN_TRIG_TCM1A_SHIFT   14
#define PSM_GLOBAL_REG_REQ_PWRDWN_TRIG_TCM1A_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRDWN_TRIG_TCM1A_MASK    0X00004000

#define PSM_GLOBAL_REG_REQ_PWRDWN_TRIG_TCM0B_SHIFT   13
#define PSM_GLOBAL_REG_REQ_PWRDWN_TRIG_TCM0B_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRDWN_TRIG_TCM0B_MASK    0X00002000

#define PSM_GLOBAL_REG_REQ_PWRDWN_TRIG_TCM0A_SHIFT   12
#define PSM_GLOBAL_REG_REQ_PWRDWN_TRIG_TCM0A_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRDWN_TRIG_TCM0A_MASK    0X00001000

#define PSM_GLOBAL_REG_REQ_PWRDWN_TRIG_RPU_SHIFT   10
#define PSM_GLOBAL_REG_REQ_PWRDWN_TRIG_RPU_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRDWN_TRIG_RPU_MASK    0X00000400

#define PSM_GLOBAL_REG_REQ_PWRDWN_TRIG_L2_BANK0_SHIFT   7
#define PSM_GLOBAL_REG_REQ_PWRDWN_TRIG_L2_BANK0_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRDWN_TRIG_L2_BANK0_MASK    0X00000080

#define PSM_GLOBAL_REG_REQ_PWRDWN_TRIG_ACPU1_SHIFT   1
#define PSM_GLOBAL_REG_REQ_PWRDWN_TRIG_ACPU1_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRDWN_TRIG_ACPU1_MASK    0X00000002

#define PSM_GLOBAL_REG_REQ_PWRDWN_TRIG_ACPU0_SHIFT   0
#define PSM_GLOBAL_REG_REQ_PWRDWN_TRIG_ACPU0_WIDTH   1
#define PSM_GLOBAL_REG_REQ_PWRDWN_TRIG_ACPU0_MASK    0X00000001

/**
 * Register: PSM_GLOBAL_REG_REQ_SWRST_STATUS
 */
#define PSM_GLOBAL_REG_REQ_SWRST_STATUS    ( ( PSM_GLOBAL_REG_BASEADDR ) + 0X00000410 )

#define PSM_GLOBAL_REG_REQ_SWRST_STATUS_FP_SHIFT   30
#define PSM_GLOBAL_REG_REQ_SWRST_STATUS_FP_WIDTH   1
#define PSM_GLOBAL_REG_REQ_SWRST_STATUS_FP_MASK    0X40000000

#define PSM_GLOBAL_REG_REQ_SWRST_STATUS_LP_SHIFT   29
#define PSM_GLOBAL_REG_REQ_SWRST_STATUS_LP_WIDTH   1
#define PSM_GLOBAL_REG_REQ_SWRST_STATUS_LP_MASK    0X20000000

#define PSM_GLOBAL_REG_REQ_SWRST_STATUS_PS_ONLY_SHIFT   28
#define PSM_GLOBAL_REG_REQ_SWRST_STATUS_PS_ONLY_WIDTH   1
#define PSM_GLOBAL_REG_REQ_SWRST_STATUS_PS_ONLY_MASK    0X10000000

#define PSM_GLOBAL_REG_REQ_SWRST_STATUS_IOU_SHIFT   27
#define PSM_GLOBAL_REG_REQ_SWRST_STATUS_IOU_WIDTH   1
#define PSM_GLOBAL_REG_REQ_SWRST_STATUS_IOU_MASK    0X08000000

#define PSM_GLOBAL_REG_REQ_SWRST_STATUS_USB0_SHIFT   24
#define PSM_GLOBAL_REG_REQ_SWRST_STATUS_USB0_WIDTH   1
#define PSM_GLOBAL_REG_REQ_SWRST_STATUS_USB0_MASK    0X01000000

#define PSM_GLOBAL_REG_REQ_SWRST_STATUS_GEM1_SHIFT   21
#define PSM_GLOBAL_REG_REQ_SWRST_STATUS_GEM1_WIDTH   1
#define PSM_GLOBAL_REG_REQ_SWRST_STATUS_GEM1_MASK    0X00200000

#define PSM_GLOBAL_REG_REQ_SWRST_STATUS_GEM0_SHIFT   20
#define PSM_GLOBAL_REG_REQ_SWRST_STATUS_GEM0_WIDTH   1
#define PSM_GLOBAL_REG_REQ_SWRST_STATUS_GEM0_MASK    0X00100000

#define PSM_GLOBAL_REG_REQ_SWRST_STATUS_LS_R5_SHIFT   18
#define PSM_GLOBAL_REG_REQ_SWRST_STATUS_LS_R5_WIDTH   1
#define PSM_GLOBAL_REG_REQ_SWRST_STATUS_LS_R5_MASK    0X00040000

#define PSM_GLOBAL_REG_REQ_SWRST_STATUS_APU_SHIFT   4
#define PSM_GLOBAL_REG_REQ_SWRST_STATUS_APU_WIDTH   1
#define PSM_GLOBAL_REG_REQ_SWRST_STATUS_APU_MASK    0X00000010

#define PSM_GLOBAL_REG_REQ_SWRST_STATUS_ACPU1_SHIFT   1
#define PSM_GLOBAL_REG_REQ_SWRST_STATUS_ACPU1_WIDTH   1
#define PSM_GLOBAL_REG_REQ_SWRST_STATUS_ACPU1_MASK    0X00000002

#define PSM_GLOBAL_REG_REQ_SWRST_STATUS_ACPU0_SHIFT   0
#define PSM_GLOBAL_REG_REQ_SWRST_STATUS_ACPU0_WIDTH   1
#define PSM_GLOBAL_REG_REQ_SWRST_STATUS_ACPU0_MASK    0X00000001

/**
 * Register: PSM_GLOBAL_REG_REQ_SWRST_INT_MASK
 */
#define PSM_GLOBAL_REG_REQ_SWRST_INT_MASK    ( ( PSM_GLOBAL_REG_BASEADDR ) + 0X00000414 )

#define PSM_GLOBAL_REG_REQ_SWRST_INT_MASK_FP_SHIFT   30
#define PSM_GLOBAL_REG_REQ_SWRST_INT_MASK_FP_WIDTH   1
#define PSM_GLOBAL_REG_REQ_SWRST_INT_MASK_FP_MASK    0X40000000

#define PSM_GLOBAL_REG_REQ_SWRST_INT_MASK_LP_SHIFT   29
#define PSM_GLOBAL_REG_REQ_SWRST_INT_MASK_LP_WIDTH   1
#define PSM_GLOBAL_REG_REQ_SWRST_INT_MASK_LP_MASK    0X20000000

#define PSM_GLOBAL_REG_REQ_SWRST_INT_MASK_PS_ONLY_SHIFT   28
#define PSM_GLOBAL_REG_REQ_SWRST_INT_MASK_PS_ONLY_WIDTH   1
#define PSM_GLOBAL_REG_REQ_SWRST_INT_MASK_PS_ONLY_MASK    0X10000000

#define PSM_GLOBAL_REG_REQ_SWRST_INT_MASK_IOU_SHIFT   27
#define PSM_GLOBAL_REG_REQ_SWRST_INT_MASK_IOU_WIDTH   1
#define PSM_GLOBAL_REG_REQ_SWRST_INT_MASK_IOU_MASK    0X08000000

#define PSM_GLOBAL_REG_REQ_SWRST_INT_MASK_USB0_SHIFT   24
#define PSM_GLOBAL_REG_REQ_SWRST_INT_MASK_USB0_WIDTH   1
#define PSM_GLOBAL_REG_REQ_SWRST_INT_MASK_USB0_MASK    0X01000000

#define PSM_GLOBAL_REG_REQ_SWRST_INT_MASK_GEM1_SHIFT   21
#define PSM_GLOBAL_REG_REQ_SWRST_INT_MASK_GEM1_WIDTH   1
#define PSM_GLOBAL_REG_REQ_SWRST_INT_MASK_GEM1_MASK    0X00200000

#define PSM_GLOBAL_REG_REQ_SWRST_INT_MASK_GEM0_SHIFT   20
#define PSM_GLOBAL_REG_REQ_SWRST_INT_MASK_GEM0_WIDTH   1
#define PSM_GLOBAL_REG_REQ_SWRST_INT_MASK_GEM0_MASK    0X00100000

#define PSM_GLOBAL_REG_REQ_SWRST_INT_MASK_LS_R5_SHIFT   18
#define PSM_GLOBAL_REG_REQ_SWRST_INT_MASK_LS_R5_WIDTH   1
#define PSM_GLOBAL_REG_REQ_SWRST_INT_MASK_LS_R5_MASK    0X00040000

#define PSM_GLOBAL_REG_REQ_SWRST_INT_MASK_APU_SHIFT   4
#define PSM_GLOBAL_REG_REQ_SWRST_INT_MASK_APU_WIDTH   1
#define PSM_GLOBAL_REG_REQ_SWRST_INT_MASK_APU_MASK    0X00000010

#define PSM_GLOBAL_REG_REQ_SWRST_INT_MASK_ACPU1_SHIFT   1
#define PSM_GLOBAL_REG_REQ_SWRST_INT_MASK_ACPU1_WIDTH   1
#define PSM_GLOBAL_REG_REQ_SWRST_INT_MASK_ACPU1_MASK    0X00000002

#define PSM_GLOBAL_REG_REQ_SWRST_INT_MASK_ACPU0_SHIFT   0
#define PSM_GLOBAL_REG_REQ_SWRST_INT_MASK_ACPU0_WIDTH   1
#define PSM_GLOBAL_REG_REQ_SWRST_INT_MASK_ACPU0_MASK    0X00000001

/**
 * Register: PSM_GLOBAL_REG_REQ_SWRST_INT_EN
 */
#define PSM_GLOBAL_REG_REQ_SWRST_INT_EN    ( ( PSM_GLOBAL_REG_BASEADDR ) + 0X00000418 )

#define PSM_GLOBAL_REG_REQ_SWRST_INT_EN_FP_SHIFT   30
#define PSM_GLOBAL_REG_REQ_SWRST_INT_EN_FP_WIDTH   1
#define PSM_GLOBAL_REG_REQ_SWRST_INT_EN_FP_MASK    0X40000000

#define PSM_GLOBAL_REG_REQ_SWRST_INT_EN_LP_SHIFT   29
#define PSM_GLOBAL_REG_REQ_SWRST_INT_EN_LP_WIDTH   1
#define PSM_GLOBAL_REG_REQ_SWRST_INT_EN_LP_MASK    0X20000000

#define PSM_GLOBAL_REG_REQ_SWRST_INT_EN_PS_ONLY_SHIFT   28
#define PSM_GLOBAL_REG_REQ_SWRST_INT_EN_PS_ONLY_WIDTH   1
#define PSM_GLOBAL_REG_REQ_SWRST_INT_EN_PS_ONLY_MASK    0X10000000

#define PSM_GLOBAL_REG_REQ_SWRST_INT_EN_IOU_SHIFT   27
#define PSM_GLOBAL_REG_REQ_SWRST_INT_EN_IOU_WIDTH   1
#define PSM_GLOBAL_REG_REQ_SWRST_INT_EN_IOU_MASK    0X08000000

#define PSM_GLOBAL_REG_REQ_SWRST_INT_EN_USB0_SHIFT   24
#define PSM_GLOBAL_REG_REQ_SWRST_INT_EN_USB0_WIDTH   1
#define PSM_GLOBAL_REG_REQ_SWRST_INT_EN_USB0_MASK    0X01000000

#define PSM_GLOBAL_REG_REQ_SWRST_INT_EN_GEM1_SHIFT   21
#define PSM_GLOBAL_REG_REQ_SWRST_INT_EN_GEM1_WIDTH   1
#define PSM_GLOBAL_REG_REQ_SWRST_INT_EN_GEM1_MASK    0X00200000

#define PSM_GLOBAL_REG_REQ_SWRST_INT_EN_GEM0_SHIFT   20
#define PSM_GLOBAL_REG_REQ_SWRST_INT_EN_GEM0_WIDTH   1
#define PSM_GLOBAL_REG_REQ_SWRST_INT_EN_GEM0_MASK    0X00100000

#define PSM_GLOBAL_REG_REQ_SWRST_INT_EN_LS_R5_SHIFT   18
#define PSM_GLOBAL_REG_REQ_SWRST_INT_EN_LS_R5_WIDTH   1
#define PSM_GLOBAL_REG_REQ_SWRST_INT_EN_LS_R5_MASK    0X00040000

#define PSM_GLOBAL_REG_REQ_SWRST_INT_EN_APU_SHIFT   4
#define PSM_GLOBAL_REG_REQ_SWRST_INT_EN_APU_WIDTH   1
#define PSM_GLOBAL_REG_REQ_SWRST_INT_EN_APU_MASK    0X00000010

#define PSM_GLOBAL_REG_REQ_SWRST_INT_EN_ACPU1_SHIFT   1
#define PSM_GLOBAL_REG_REQ_SWRST_INT_EN_ACPU1_WIDTH   1
#define PSM_GLOBAL_REG_REQ_SWRST_INT_EN_ACPU1_MASK    0X00000002

#define PSM_GLOBAL_REG_REQ_SWRST_INT_EN_ACPU0_SHIFT   0
#define PSM_GLOBAL_REG_REQ_SWRST_INT_EN_ACPU0_WIDTH   1
#define PSM_GLOBAL_REG_REQ_SWRST_INT_EN_ACPU0_MASK    0X00000001

/**
 * Register: PSM_GLOBAL_REG_REQ_SWRST_INT_DIS
 */
#define PSM_GLOBAL_REG_REQ_SWRST_INT_DIS    ( ( PSM_GLOBAL_REG_BASEADDR ) + 0X0000041C )

#define PSM_GLOBAL_REG_REQ_SWRST_INT_DIS_FP_SHIFT   30
#define PSM_GLOBAL_REG_REQ_SWRST_INT_DIS_FP_WIDTH   1
#define PSM_GLOBAL_REG_REQ_SWRST_INT_DIS_FP_MASK    0X40000000

#define PSM_GLOBAL_REG_REQ_SWRST_INT_DIS_LP_SHIFT   29
#define PSM_GLOBAL_REG_REQ_SWRST_INT_DIS_LP_WIDTH   1
#define PSM_GLOBAL_REG_REQ_SWRST_INT_DIS_LP_MASK    0X20000000

#define PSM_GLOBAL_REG_REQ_SWRST_INT_DIS_PS_ONLY_SHIFT   28
#define PSM_GLOBAL_REG_REQ_SWRST_INT_DIS_PS_ONLY_WIDTH   1
#define PSM_GLOBAL_REG_REQ_SWRST_INT_DIS_PS_ONLY_MASK    0X10000000

#define PSM_GLOBAL_REG_REQ_SWRST_INT_DIS_IOU_SHIFT   27
#define PSM_GLOBAL_REG_REQ_SWRST_INT_DIS_IOU_WIDTH   1
#define PSM_GLOBAL_REG_REQ_SWRST_INT_DIS_IOU_MASK    0X08000000

#define PSM_GLOBAL_REG_REQ_SWRST_INT_DIS_USB0_SHIFT   24
#define PSM_GLOBAL_REG_REQ_SWRST_INT_DIS_USB0_WIDTH   1
#define PSM_GLOBAL_REG_REQ_SWRST_INT_DIS_USB0_MASK    0X01000000

#define PSM_GLOBAL_REG_REQ_SWRST_INT_DIS_GEM1_SHIFT   21
#define PSM_GLOBAL_REG_REQ_SWRST_INT_DIS_GEM1_WIDTH   1
#define PSM_GLOBAL_REG_REQ_SWRST_INT_DIS_GEM1_MASK    0X00200000

#define PSM_GLOBAL_REG_REQ_SWRST_INT_DIS_GEM0_SHIFT   20
#define PSM_GLOBAL_REG_REQ_SWRST_INT_DIS_GEM0_WIDTH   1
#define PSM_GLOBAL_REG_REQ_SWRST_INT_DIS_GEM0_MASK    0X00100000

#define PSM_GLOBAL_REG_REQ_SWRST_INT_DIS_LS_R5_SHIFT   18
#define PSM_GLOBAL_REG_REQ_SWRST_INT_DIS_LS_R5_WIDTH   1
#define PSM_GLOBAL_REG_REQ_SWRST_INT_DIS_LS_R5_MASK    0X00040000

#define PSM_GLOBAL_REG_REQ_SWRST_INT_DIS_APU_SHIFT   4
#define PSM_GLOBAL_REG_REQ_SWRST_INT_DIS_APU_WIDTH   1
#define PSM_GLOBAL_REG_REQ_SWRST_INT_DIS_APU_MASK    0X00000010

#define PSM_GLOBAL_REG_REQ_SWRST_INT_DIS_ACPU1_SHIFT   1
#define PSM_GLOBAL_REG_REQ_SWRST_INT_DIS_ACPU1_WIDTH   1
#define PSM_GLOBAL_REG_REQ_SWRST_INT_DIS_ACPU1_MASK    0X00000002

#define PSM_GLOBAL_REG_REQ_SWRST_INT_DIS_ACPU0_SHIFT   0
#define PSM_GLOBAL_REG_REQ_SWRST_INT_DIS_ACPU0_WIDTH   1
#define PSM_GLOBAL_REG_REQ_SWRST_INT_DIS_ACPU0_MASK    0X00000001

/**
 * Register: PSM_GLOBAL_REG_REQ_SWRST_TRIG
 */
#define PSM_GLOBAL_REG_REQ_SWRST_TRIG    ( ( PSM_GLOBAL_REG_BASEADDR ) + 0X00000420 )

#define PSM_GLOBAL_REG_REQ_SWRST_TRIG_FP_SHIFT   30
#define PSM_GLOBAL_REG_REQ_SWRST_TRIG_FP_WIDTH   1
#define PSM_GLOBAL_REG_REQ_SWRST_TRIG_FP_MASK    0X40000000

#define PSM_GLOBAL_REG_REQ_SWRST_TRIG_LP_SHIFT   29
#define PSM_GLOBAL_REG_REQ_SWRST_TRIG_LP_WIDTH   1
#define PSM_GLOBAL_REG_REQ_SWRST_TRIG_LP_MASK    0X20000000

#define PSM_GLOBAL_REG_REQ_SWRST_TRIG_PS_ONLY_SHIFT   28
#define PSM_GLOBAL_REG_REQ_SWRST_TRIG_PS_ONLY_WIDTH   1
#define PSM_GLOBAL_REG_REQ_SWRST_TRIG_PS_ONLY_MASK    0X10000000

#define PSM_GLOBAL_REG_REQ_SWRST_TRIG_IOU_SHIFT   27
#define PSM_GLOBAL_REG_REQ_SWRST_TRIG_IOU_WIDTH   1
#define PSM_GLOBAL_REG_REQ_SWRST_TRIG_IOU_MASK    0X08000000

#define PSM_GLOBAL_REG_REQ_SWRST_TRIG_USB0_SHIFT   24
#define PSM_GLOBAL_REG_REQ_SWRST_TRIG_USB0_WIDTH   1
#define PSM_GLOBAL_REG_REQ_SWRST_TRIG_USB0_MASK    0X01000000

#define PSM_GLOBAL_REG_REQ_SWRST_TRIG_GEM1_SHIFT   21
#define PSM_GLOBAL_REG_REQ_SWRST_TRIG_GEM1_WIDTH   1
#define PSM_GLOBAL_REG_REQ_SWRST_TRIG_GEM1_MASK    0X00200000

#define PSM_GLOBAL_REG_REQ_SWRST_TRIG_GEM0_SHIFT   20
#define PSM_GLOBAL_REG_REQ_SWRST_TRIG_GEM0_WIDTH   1
#define PSM_GLOBAL_REG_REQ_SWRST_TRIG_GEM0_MASK    0X00100000

#define PSM_GLOBAL_REG_REQ_SWRST_TRIG_LS_R5_SHIFT   18
#define PSM_GLOBAL_REG_REQ_SWRST_TRIG_LS_R5_WIDTH   1
#define PSM_GLOBAL_REG_REQ_SWRST_TRIG_LS_R5_MASK    0X00040000

#define PSM_GLOBAL_REG_REQ_SWRST_TRIG_APU_SHIFT   4
#define PSM_GLOBAL_REG_REQ_SWRST_TRIG_APU_WIDTH   1
#define PSM_GLOBAL_REG_REQ_SWRST_TRIG_APU_MASK    0X00000010

#define PSM_GLOBAL_REG_REQ_SWRST_TRIG_ACPU1_SHIFT   1
#define PSM_GLOBAL_REG_REQ_SWRST_TRIG_ACPU1_WIDTH   1
#define PSM_GLOBAL_REG_REQ_SWRST_TRIG_ACPU1_MASK    0X00000002

#define PSM_GLOBAL_REG_REQ_SWRST_TRIG_ACPU0_SHIFT   0
#define PSM_GLOBAL_REG_REQ_SWRST_TRIG_ACPU0_WIDTH   1
#define PSM_GLOBAL_REG_REQ_SWRST_TRIG_ACPU0_MASK    0X00000001

/**
 * Register: PSM_GLOBAL_REG_WAKEUP_IRQ_STATUS
 */
#define PSM_GLOBAL_REG_WAKEUP_IRQ_STATUS    ( ( PSM_GLOBAL_REG_BASEADDR ) + 0X00000700 )

#define PSM_GLOBAL_REG_WAKEUP_IRQ_STATUS_INTFPD_SHIFT   27
#define PSM_GLOBAL_REG_WAKEUP_IRQ_STATUS_INTFPD_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_STATUS_INTFPD_MASK    0X08000000

#define PSM_GLOBAL_REG_WAKEUP_IRQ_STATUS_INTLPD_SHIFT   26
#define PSM_GLOBAL_REG_WAKEUP_IRQ_STATUS_INTLPD_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_STATUS_INTLPD_MASK    0X04000000

#define PSM_GLOBAL_REG_WAKEUP_IRQ_STATUS_FPD_DBG_SHIFT   25
#define PSM_GLOBAL_REG_WAKEUP_IRQ_STATUS_FPD_DBG_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_STATUS_FPD_DBG_MASK    0X02000000

#define PSM_GLOBAL_REG_WAKEUP_IRQ_STATUS_R5S_DBG_SHIFT   24
#define PSM_GLOBAL_REG_WAKEUP_IRQ_STATUS_R5S_DBG_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_STATUS_R5S_DBG_MASK    0X01000000

#define PSM_GLOBAL_REG_WAKEUP_IRQ_STATUS_ACPU1_DBG_SHIFT   21
#define PSM_GLOBAL_REG_WAKEUP_IRQ_STATUS_ACPU1_DBG_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_STATUS_ACPU1_DBG_MASK    0X00200000

#define PSM_GLOBAL_REG_WAKEUP_IRQ_STATUS_ACPU0_DBG_SHIFT   20
#define PSM_GLOBAL_REG_WAKEUP_IRQ_STATUS_ACPU0_DBG_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_STATUS_ACPU0_DBG_MASK    0X00100000

#define PSM_GLOBAL_REG_WAKEUP_IRQ_STATUS_ACPU1_CORESIGHT_SHIFT   17
#define PSM_GLOBAL_REG_WAKEUP_IRQ_STATUS_ACPU1_CORESIGHT_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_STATUS_ACPU1_CORESIGHT_MASK    0X00020000

#define PSM_GLOBAL_REG_WAKEUP_IRQ_STATUS_ACPU0_CORESIGHT_SHIFT   16
#define PSM_GLOBAL_REG_WAKEUP_IRQ_STATUS_ACPU0_CORESIGHT_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_STATUS_ACPU0_CORESIGHT_MASK    0X00010000

#define PSM_GLOBAL_REG_WAKEUP_IRQ_STATUS_MIO5_SHIFT   15
#define PSM_GLOBAL_REG_WAKEUP_IRQ_STATUS_MIO5_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_STATUS_MIO5_MASK    0X00008000

#define PSM_GLOBAL_REG_WAKEUP_IRQ_STATUS_MIO4_SHIFT   14
#define PSM_GLOBAL_REG_WAKEUP_IRQ_STATUS_MIO4_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_STATUS_MIO4_MASK    0X00004000

#define PSM_GLOBAL_REG_WAKEUP_IRQ_STATUS_MIO3_SHIFT   13
#define PSM_GLOBAL_REG_WAKEUP_IRQ_STATUS_MIO3_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_STATUS_MIO3_MASK    0X00002000

#define PSM_GLOBAL_REG_WAKEUP_IRQ_STATUS_MIO2_SHIFT   12
#define PSM_GLOBAL_REG_WAKEUP_IRQ_STATUS_MIO2_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_STATUS_MIO2_MASK    0X00001000

#define PSM_GLOBAL_REG_WAKEUP_IRQ_STATUS_MIO1_SHIFT   11
#define PSM_GLOBAL_REG_WAKEUP_IRQ_STATUS_MIO1_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_STATUS_MIO1_MASK    0X00000800

#define PSM_GLOBAL_REG_WAKEUP_IRQ_STATUS_MIO0_SHIFT   10
#define PSM_GLOBAL_REG_WAKEUP_IRQ_STATUS_MIO0_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_STATUS_MIO0_MASK    0X00000400

#define PSM_GLOBAL_REG_WAKEUP_IRQ_STATUS_USB0_SHIFT   6
#define PSM_GLOBAL_REG_WAKEUP_IRQ_STATUS_USB0_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_STATUS_USB0_MASK    0X00000040

#define PSM_GLOBAL_REG_WAKEUP_IRQ_STATUS_R51_SHIFT   5
#define PSM_GLOBAL_REG_WAKEUP_IRQ_STATUS_R51_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_STATUS_R51_MASK    0X00000020

#define PSM_GLOBAL_REG_WAKEUP_IRQ_STATUS_R50_SHIFT   4
#define PSM_GLOBAL_REG_WAKEUP_IRQ_STATUS_R50_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_STATUS_R50_MASK    0X00000010

#define PSM_GLOBAL_REG_WAKEUP_IRQ_STATUS_ACPU1_SHIFT   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_STATUS_ACPU1_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_STATUS_ACPU1_MASK    0X00000002

#define PSM_GLOBAL_REG_WAKEUP_IRQ_STATUS_ACPU0_SHIFT   0
#define PSM_GLOBAL_REG_WAKEUP_IRQ_STATUS_ACPU0_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_STATUS_ACPU0_MASK    0X00000001

/**
 * Register: PSM_GLOBAL_REG_WAKEUP_IRQ_MASK
 */
#define PSM_GLOBAL_REG_WAKEUP_IRQ_MASK    ( ( PSM_GLOBAL_REG_BASEADDR ) + 0X00000704 )

#define PSM_GLOBAL_REG_WAKEUP_IRQ_MASK_INTFPD_SHIFT   27
#define PSM_GLOBAL_REG_WAKEUP_IRQ_MASK_INTFPD_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_MASK_INTFPD_MASK    0X08000000

#define PSM_GLOBAL_REG_WAKEUP_IRQ_MASK_INTLPD_SHIFT   26
#define PSM_GLOBAL_REG_WAKEUP_IRQ_MASK_INTLPD_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_MASK_INTLPD_MASK    0X04000000

#define PSM_GLOBAL_REG_WAKEUP_IRQ_MASK_FPD_DBG_SHIFT   25
#define PSM_GLOBAL_REG_WAKEUP_IRQ_MASK_FPD_DBG_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_MASK_FPD_DBG_MASK    0X02000000

#define PSM_GLOBAL_REG_WAKEUP_IRQ_MASK_R5S_DBG_SHIFT   24
#define PSM_GLOBAL_REG_WAKEUP_IRQ_MASK_R5S_DBG_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_MASK_R5S_DBG_MASK    0X01000000

#define PSM_GLOBAL_REG_WAKEUP_IRQ_MASK_ACPU1_DBG_SHIFT   21
#define PSM_GLOBAL_REG_WAKEUP_IRQ_MASK_ACPU1_DBG_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_MASK_ACPU1_DBG_MASK    0X00200000

#define PSM_GLOBAL_REG_WAKEUP_IRQ_MASK_ACPU0_DBG_SHIFT   20
#define PSM_GLOBAL_REG_WAKEUP_IRQ_MASK_ACPU0_DBG_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_MASK_ACPU0_DBG_MASK    0X00100000

#define PSM_GLOBAL_REG_WAKEUP_IRQ_MASK_ACPU1_CORESIGHT_SHIFT   17
#define PSM_GLOBAL_REG_WAKEUP_IRQ_MASK_ACPU1_CORESIGHT_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_MASK_ACPU1_CORESIGHT_MASK    0X00020000

#define PSM_GLOBAL_REG_WAKEUP_IRQ_MASK_ACPU0_CORESIGHT_SHIFT   16
#define PSM_GLOBAL_REG_WAKEUP_IRQ_MASK_ACPU0_CORESIGHT_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_MASK_ACPU0_CORESIGHT_MASK    0X00010000

#define PSM_GLOBAL_REG_WAKEUP_IRQ_MASK_MIO5_SHIFT   15
#define PSM_GLOBAL_REG_WAKEUP_IRQ_MASK_MIO5_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_MASK_MIO5_MASK    0X00008000

#define PSM_GLOBAL_REG_WAKEUP_IRQ_MASK_MIO4_SHIFT   14
#define PSM_GLOBAL_REG_WAKEUP_IRQ_MASK_MIO4_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_MASK_MIO4_MASK    0X00004000

#define PSM_GLOBAL_REG_WAKEUP_IRQ_MASK_MIO3_SHIFT   13
#define PSM_GLOBAL_REG_WAKEUP_IRQ_MASK_MIO3_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_MASK_MIO3_MASK    0X00002000

#define PSM_GLOBAL_REG_WAKEUP_IRQ_MASK_MIO2_SHIFT   12
#define PSM_GLOBAL_REG_WAKEUP_IRQ_MASK_MIO2_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_MASK_MIO2_MASK    0X00001000

#define PSM_GLOBAL_REG_WAKEUP_IRQ_MASK_MIO1_SHIFT   11
#define PSM_GLOBAL_REG_WAKEUP_IRQ_MASK_MIO1_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_MASK_MIO1_MASK    0X00000800

#define PSM_GLOBAL_REG_WAKEUP_IRQ_MASK_MIO0_SHIFT   10
#define PSM_GLOBAL_REG_WAKEUP_IRQ_MASK_MIO0_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_MASK_MIO0_MASK    0X00000400

#define PSM_GLOBAL_REG_WAKEUP_IRQ_MASK_USB0_SHIFT   6
#define PSM_GLOBAL_REG_WAKEUP_IRQ_MASK_USB0_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_MASK_USB0_MASK    0X00000040

#define PSM_GLOBAL_REG_WAKEUP_IRQ_MASK_R51_SHIFT   5
#define PSM_GLOBAL_REG_WAKEUP_IRQ_MASK_R51_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_MASK_R51_MASK    0X00000020

#define PSM_GLOBAL_REG_WAKEUP_IRQ_MASK_R50_SHIFT   4
#define PSM_GLOBAL_REG_WAKEUP_IRQ_MASK_R50_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_MASK_R50_MASK    0X00000010

#define PSM_GLOBAL_REG_WAKEUP_IRQ_MASK_ACPU1_SHIFT   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_MASK_ACPU1_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_MASK_ACPU1_MASK    0X00000002

#define PSM_GLOBAL_REG_WAKEUP_IRQ_MASK_ACPU0_SHIFT   0
#define PSM_GLOBAL_REG_WAKEUP_IRQ_MASK_ACPU0_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_MASK_ACPU0_MASK    0X00000001

/**
 * Register: PSM_GLOBAL_REG_WAKEUP_IRQ_EN
 */
#define PSM_GLOBAL_REG_WAKEUP_IRQ_EN    ( ( PSM_GLOBAL_REG_BASEADDR ) + 0X00000708 )

#define PSM_GLOBAL_REG_WAKEUP_IRQ_EN_INTFPD_SHIFT   27
#define PSM_GLOBAL_REG_WAKEUP_IRQ_EN_INTFPD_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_EN_INTFPD_MASK    0X08000000

#define PSM_GLOBAL_REG_WAKEUP_IRQ_EN_INTLPD_SHIFT   26
#define PSM_GLOBAL_REG_WAKEUP_IRQ_EN_INTLPD_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_EN_INTLPD_MASK    0X04000000

#define PSM_GLOBAL_REG_WAKEUP_IRQ_EN_FPD_DBG_SHIFT   25
#define PSM_GLOBAL_REG_WAKEUP_IRQ_EN_FPD_DBG_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_EN_FPD_DBG_MASK    0X02000000

#define PSM_GLOBAL_REG_WAKEUP_IRQ_EN_R5S_DBG_SHIFT   24
#define PSM_GLOBAL_REG_WAKEUP_IRQ_EN_R5S_DBG_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_EN_R5S_DBG_MASK    0X01000000

#define PSM_GLOBAL_REG_WAKEUP_IRQ_EN_ACPU1_DBG_SHIFT   21
#define PSM_GLOBAL_REG_WAKEUP_IRQ_EN_ACPU1_DBG_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_EN_ACPU1_DBG_MASK    0X00200000

#define PSM_GLOBAL_REG_WAKEUP_IRQ_EN_ACPU0_DBG_SHIFT   20
#define PSM_GLOBAL_REG_WAKEUP_IRQ_EN_ACPU0_DBG_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_EN_ACPU0_DBG_MASK    0X00100000

#define PSM_GLOBAL_REG_WAKEUP_IRQ_EN_ACPU1_CORESIGHT_SHIFT   17
#define PSM_GLOBAL_REG_WAKEUP_IRQ_EN_ACPU1_CORESIGHT_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_EN_ACPU1_CORESIGHT_MASK    0X00020000

#define PSM_GLOBAL_REG_WAKEUP_IRQ_EN_ACPU0_CORESIGHT_SHIFT   16
#define PSM_GLOBAL_REG_WAKEUP_IRQ_EN_ACPU0_CORESIGHT_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_EN_ACPU0_CORESIGHT_MASK    0X00010000

#define PSM_GLOBAL_REG_WAKEUP_IRQ_EN_MIO5_SHIFT   15
#define PSM_GLOBAL_REG_WAKEUP_IRQ_EN_MIO5_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_EN_MIO5_MASK    0X00008000

#define PSM_GLOBAL_REG_WAKEUP_IRQ_EN_MIO4_SHIFT   14
#define PSM_GLOBAL_REG_WAKEUP_IRQ_EN_MIO4_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_EN_MIO4_MASK    0X00004000

#define PSM_GLOBAL_REG_WAKEUP_IRQ_EN_MIO3_SHIFT   13
#define PSM_GLOBAL_REG_WAKEUP_IRQ_EN_MIO3_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_EN_MIO3_MASK    0X00002000

#define PSM_GLOBAL_REG_WAKEUP_IRQ_EN_MIO2_SHIFT   12
#define PSM_GLOBAL_REG_WAKEUP_IRQ_EN_MIO2_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_EN_MIO2_MASK    0X00001000

#define PSM_GLOBAL_REG_WAKEUP_IRQ_EN_MIO1_SHIFT   11
#define PSM_GLOBAL_REG_WAKEUP_IRQ_EN_MIO1_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_EN_MIO1_MASK    0X00000800

#define PSM_GLOBAL_REG_WAKEUP_IRQ_EN_MIO0_SHIFT   10
#define PSM_GLOBAL_REG_WAKEUP_IRQ_EN_MIO0_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_EN_MIO0_MASK    0X00000400

#define PSM_GLOBAL_REG_WAKEUP_IRQ_EN_USB0_SHIFT   6
#define PSM_GLOBAL_REG_WAKEUP_IRQ_EN_USB0_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_EN_USB0_MASK    0X00000040

#define PSM_GLOBAL_REG_WAKEUP_IRQ_EN_R51_SHIFT   5
#define PSM_GLOBAL_REG_WAKEUP_IRQ_EN_R51_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_EN_R51_MASK    0X00000020

#define PSM_GLOBAL_REG_WAKEUP_IRQ_EN_R50_SHIFT   4
#define PSM_GLOBAL_REG_WAKEUP_IRQ_EN_R50_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_EN_R50_MASK    0X00000010

#define PSM_GLOBAL_REG_WAKEUP_IRQ_EN_ACPU1_SHIFT   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_EN_ACPU1_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_EN_ACPU1_MASK    0X00000002

#define PSM_GLOBAL_REG_WAKEUP_IRQ_EN_ACPU0_SHIFT   0
#define PSM_GLOBAL_REG_WAKEUP_IRQ_EN_ACPU0_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_EN_ACPU0_MASK    0X00000001

/**
 * Register: PSM_GLOBAL_REG_WAKEUP_IRQ_DIS
 */
#define PSM_GLOBAL_REG_WAKEUP_IRQ_DIS    ( ( PSM_GLOBAL_REG_BASEADDR ) + 0X0000070C )

#define PSM_GLOBAL_REG_WAKEUP_IRQ_DIS_INTFPD_SHIFT   27
#define PSM_GLOBAL_REG_WAKEUP_IRQ_DIS_INTFPD_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_DIS_INTFPD_MASK    0X08000000

#define PSM_GLOBAL_REG_WAKEUP_IRQ_DIS_INTLPD_SHIFT   26
#define PSM_GLOBAL_REG_WAKEUP_IRQ_DIS_INTLPD_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_DIS_INTLPD_MASK    0X04000000

#define PSM_GLOBAL_REG_WAKEUP_IRQ_DIS_FPD_DBG_SHIFT   25
#define PSM_GLOBAL_REG_WAKEUP_IRQ_DIS_FPD_DBG_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_DIS_FPD_DBG_MASK    0X02000000

#define PSM_GLOBAL_REG_WAKEUP_IRQ_DIS_R5S_DBG_SHIFT   24
#define PSM_GLOBAL_REG_WAKEUP_IRQ_DIS_R5S_DBG_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_DIS_R5S_DBG_MASK    0X01000000

#define PSM_GLOBAL_REG_WAKEUP_IRQ_DIS_ACPU1_DBG_SHIFT   21
#define PSM_GLOBAL_REG_WAKEUP_IRQ_DIS_ACPU1_DBG_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_DIS_ACPU1_DBG_MASK    0X00200000

#define PSM_GLOBAL_REG_WAKEUP_IRQ_DIS_ACPU0_DBG_SHIFT   20
#define PSM_GLOBAL_REG_WAKEUP_IRQ_DIS_ACPU0_DBG_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_DIS_ACPU0_DBG_MASK    0X00100000

#define PSM_GLOBAL_REG_WAKEUP_IRQ_DIS_ACPU1_CORESIGHT_SHIFT   17
#define PSM_GLOBAL_REG_WAKEUP_IRQ_DIS_ACPU1_CORESIGHT_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_DIS_ACPU1_CORESIGHT_MASK    0X00020000

#define PSM_GLOBAL_REG_WAKEUP_IRQ_DIS_ACPU0_CORESIGHT_SHIFT   16
#define PSM_GLOBAL_REG_WAKEUP_IRQ_DIS_ACPU0_CORESIGHT_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_DIS_ACPU0_CORESIGHT_MASK    0X00010000

#define PSM_GLOBAL_REG_WAKEUP_IRQ_DIS_MIO5_SHIFT   15
#define PSM_GLOBAL_REG_WAKEUP_IRQ_DIS_MIO5_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_DIS_MIO5_MASK    0X00008000

#define PSM_GLOBAL_REG_WAKEUP_IRQ_DIS_MIO4_SHIFT   14
#define PSM_GLOBAL_REG_WAKEUP_IRQ_DIS_MIO4_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_DIS_MIO4_MASK    0X00004000

#define PSM_GLOBAL_REG_WAKEUP_IRQ_DIS_MIO3_SHIFT   13
#define PSM_GLOBAL_REG_WAKEUP_IRQ_DIS_MIO3_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_DIS_MIO3_MASK    0X00002000

#define PSM_GLOBAL_REG_WAKEUP_IRQ_DIS_MIO2_SHIFT   12
#define PSM_GLOBAL_REG_WAKEUP_IRQ_DIS_MIO2_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_DIS_MIO2_MASK    0X00001000

#define PSM_GLOBAL_REG_WAKEUP_IRQ_DIS_MIO1_SHIFT   11
#define PSM_GLOBAL_REG_WAKEUP_IRQ_DIS_MIO1_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_DIS_MIO1_MASK    0X00000800

#define PSM_GLOBAL_REG_WAKEUP_IRQ_DIS_MIO0_SHIFT   10
#define PSM_GLOBAL_REG_WAKEUP_IRQ_DIS_MIO0_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_DIS_MIO0_MASK    0X00000400

#define PSM_GLOBAL_REG_WAKEUP_IRQ_DIS_USB0_SHIFT   6
#define PSM_GLOBAL_REG_WAKEUP_IRQ_DIS_USB0_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_DIS_USB0_MASK    0X00000040

#define PSM_GLOBAL_REG_WAKEUP_IRQ_DIS_R51_SHIFT   5
#define PSM_GLOBAL_REG_WAKEUP_IRQ_DIS_R51_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_DIS_R51_MASK    0X00000020

#define PSM_GLOBAL_REG_WAKEUP_IRQ_DIS_R50_SHIFT   4
#define PSM_GLOBAL_REG_WAKEUP_IRQ_DIS_R50_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_DIS_R50_MASK    0X00000010

#define PSM_GLOBAL_REG_WAKEUP_IRQ_DIS_ACPU1_SHIFT   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_DIS_ACPU1_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_DIS_ACPU1_MASK    0X00000002

#define PSM_GLOBAL_REG_WAKEUP_IRQ_DIS_ACPU0_SHIFT   0
#define PSM_GLOBAL_REG_WAKEUP_IRQ_DIS_ACPU0_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_DIS_ACPU0_MASK    0X00000001

/**
 * Register: PSM_GLOBAL_REG_WAKEUP_IRQ_TRIG
 */
#define PSM_GLOBAL_REG_WAKEUP_IRQ_TRIG    ( ( PSM_GLOBAL_REG_BASEADDR ) + 0X00000710 )

#define PSM_GLOBAL_REG_WAKEUP_IRQ_TRIG_INTFPD_SHIFT   27
#define PSM_GLOBAL_REG_WAKEUP_IRQ_TRIG_INTFPD_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_TRIG_INTFPD_MASK    0X08000000

#define PSM_GLOBAL_REG_WAKEUP_IRQ_TRIG_INTLPD_SHIFT   26
#define PSM_GLOBAL_REG_WAKEUP_IRQ_TRIG_INTLPD_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_TRIG_INTLPD_MASK    0X04000000

#define PSM_GLOBAL_REG_WAKEUP_IRQ_TRIG_FPD_DBG_SHIFT   25
#define PSM_GLOBAL_REG_WAKEUP_IRQ_TRIG_FPD_DBG_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_TRIG_FPD_DBG_MASK    0X02000000

#define PSM_GLOBAL_REG_WAKEUP_IRQ_TRIG_R5S_DBG_SHIFT   24
#define PSM_GLOBAL_REG_WAKEUP_IRQ_TRIG_R5S_DBG_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_TRIG_R5S_DBG_MASK    0X01000000

#define PSM_GLOBAL_REG_WAKEUP_IRQ_TRIG_ACPU1_DBG_SHIFT   21
#define PSM_GLOBAL_REG_WAKEUP_IRQ_TRIG_ACPU1_DBG_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_TRIG_ACPU1_DBG_MASK    0X00200000

#define PSM_GLOBAL_REG_WAKEUP_IRQ_TRIG_ACPU0_DBG_SHIFT   20
#define PSM_GLOBAL_REG_WAKEUP_IRQ_TRIG_ACPU0_DBG_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_TRIG_ACPU0_DBG_MASK    0X00100000

#define PSM_GLOBAL_REG_WAKEUP_IRQ_TRIG_ACPU1_CORESIGHT_SHIFT   17
#define PSM_GLOBAL_REG_WAKEUP_IRQ_TRIG_ACPU1_CORESIGHT_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_TRIG_ACPU1_CORESIGHT_MASK    0X00020000

#define PSM_GLOBAL_REG_WAKEUP_IRQ_TRIG_ACPU0_CORESIGHT_SHIFT   16
#define PSM_GLOBAL_REG_WAKEUP_IRQ_TRIG_ACPU0_CORESIGHT_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_TRIG_ACPU0_CORESIGHT_MASK    0X00010000

#define PSM_GLOBAL_REG_WAKEUP_IRQ_TRIG_MIO5_SHIFT   15
#define PSM_GLOBAL_REG_WAKEUP_IRQ_TRIG_MIO5_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_TRIG_MIO5_MASK    0X00008000

#define PSM_GLOBAL_REG_WAKEUP_IRQ_TRIG_MIO4_SHIFT   14
#define PSM_GLOBAL_REG_WAKEUP_IRQ_TRIG_MIO4_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_TRIG_MIO4_MASK    0X00004000

#define PSM_GLOBAL_REG_WAKEUP_IRQ_TRIG_MIO3_SHIFT   13
#define PSM_GLOBAL_REG_WAKEUP_IRQ_TRIG_MIO3_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_TRIG_MIO3_MASK    0X00002000

#define PSM_GLOBAL_REG_WAKEUP_IRQ_TRIG_MIO2_SHIFT   12
#define PSM_GLOBAL_REG_WAKEUP_IRQ_TRIG_MIO2_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_TRIG_MIO2_MASK    0X00001000

#define PSM_GLOBAL_REG_WAKEUP_IRQ_TRIG_MIO1_SHIFT   11
#define PSM_GLOBAL_REG_WAKEUP_IRQ_TRIG_MIO1_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_TRIG_MIO1_MASK    0X00000800

#define PSM_GLOBAL_REG_WAKEUP_IRQ_TRIG_MIO0_SHIFT   10
#define PSM_GLOBAL_REG_WAKEUP_IRQ_TRIG_MIO0_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_TRIG_MIO0_MASK    0X00000400

#define PSM_GLOBAL_REG_WAKEUP_IRQ_TRIG_USB0_SHIFT   6
#define PSM_GLOBAL_REG_WAKEUP_IRQ_TRIG_USB0_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_TRIG_USB0_MASK    0X00000040

#define PSM_GLOBAL_REG_WAKEUP_IRQ_TRIG_R51_SHIFT   5
#define PSM_GLOBAL_REG_WAKEUP_IRQ_TRIG_R51_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_TRIG_R51_MASK    0X00000020

#define PSM_GLOBAL_REG_WAKEUP_IRQ_TRIG_R50_SHIFT   4
#define PSM_GLOBAL_REG_WAKEUP_IRQ_TRIG_R50_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_TRIG_R50_MASK    0X00000010

#define PSM_GLOBAL_REG_WAKEUP_IRQ_TRIG_ACPU1_SHIFT   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_TRIG_ACPU1_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_TRIG_ACPU1_MASK    0X00000002

#define PSM_GLOBAL_REG_WAKEUP_IRQ_TRIG_ACPU0_SHIFT   0
#define PSM_GLOBAL_REG_WAKEUP_IRQ_TRIG_ACPU0_WIDTH   1
#define PSM_GLOBAL_REG_WAKEUP_IRQ_TRIG_ACPU0_MASK    0X00000001

/**
 * Register: PSM_GLOBAL_REG_PWR_CTRL_IRQ_STATUS
 */
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_STATUS    ( ( PSM_GLOBAL_REG_BASEADDR ) + 0X00000714 )

#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_STATUS_FPD_SUPPLY_SHIFT   24
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_STATUS_FPD_SUPPLY_WIDTH   1
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_STATUS_FPD_SUPPLY_MASK    0X01000000

#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_STATUS_APU1_DBG_RST_SHIFT   21
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_STATUS_APU1_DBG_RST_WIDTH   1
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_STATUS_APU1_DBG_RST_MASK    0X00200000

#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_STATUS_APU0_DBG_RST_SHIFT   20
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_STATUS_APU0_DBG_RST_WIDTH   1
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_STATUS_APU0_DBG_RST_MASK    0X00100000

#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_STATUS_APU1_RST_SHIFT   17
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_STATUS_APU1_RST_WIDTH   1
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_STATUS_APU1_RST_MASK    0X00020000

#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_STATUS_APU0_RST_SHIFT   16
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_STATUS_APU0_RST_WIDTH   1
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_STATUS_APU0_RST_MASK    0X00010000

#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_STATUS_RPU0_DBG_SHIFT   8
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_STATUS_RPU0_DBG_WIDTH   1
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_STATUS_RPU0_DBG_MASK    0X00000100

#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_STATUS_R51_SHIFT   5
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_STATUS_R51_WIDTH   1
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_STATUS_R51_MASK    0X00000020

#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_STATUS_R50_SHIFT   4
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_STATUS_R50_WIDTH   1
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_STATUS_R50_MASK    0X00000010

#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_STATUS_ACPU1_SHIFT   1
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_STATUS_ACPU1_WIDTH   1
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_STATUS_ACPU1_MASK    0X00000002

#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_STATUS_ACPU0_SHIFT   0
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_STATUS_ACPU0_WIDTH   1
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_STATUS_ACPU0_MASK    0X00000001

/**
 * Register: PSM_GLOBAL_REG_PWR_CTRL_IRQ_MASK
 */
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_MASK    ( ( PSM_GLOBAL_REG_BASEADDR ) + 0X00000718 )

#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_MASK_FPD_SUPPLY_SHIFT   24
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_MASK_FPD_SUPPLY_WIDTH   1
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_MASK_FPD_SUPPLY_MASK    0X01000000

#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_MASK_APU1_DBG_RST_SHIFT   21
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_MASK_APU1_DBG_RST_WIDTH   1
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_MASK_APU1_DBG_RST_MASK    0X00200000

#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_MASK_APU0_DBG_RST_SHIFT   20
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_MASK_APU0_DBG_RST_WIDTH   1
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_MASK_APU0_DBG_RST_MASK    0X00100000

#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_MASK_APU1_RST_SHIFT   17
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_MASK_APU1_RST_WIDTH   1
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_MASK_APU1_RST_MASK    0X00020000

#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_MASK_APU0_RST_SHIFT   16
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_MASK_APU0_RST_WIDTH   1
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_MASK_APU0_RST_MASK    0X00010000

#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_MASK_RPU0_DBG_SHIFT   8
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_MASK_RPU0_DBG_WIDTH   1
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_MASK_RPU0_DBG_MASK    0X00000100

#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_MASK_R51_SHIFT   5
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_MASK_R51_WIDTH   1
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_MASK_R51_MASK    0X00000020

#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_MASK_R50_SHIFT   4
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_MASK_R50_WIDTH   1
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_MASK_R50_MASK    0X00000010

#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_MASK_ACPU1_SHIFT   1
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_MASK_ACPU1_WIDTH   1
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_MASK_ACPU1_MASK    0X00000002

#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_MASK_ACPU0_SHIFT   0
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_MASK_ACPU0_WIDTH   1
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_MASK_ACPU0_MASK    0X00000001

/**
 * Register: PSM_GLOBAL_REG_PWR_CTRL_IRQ_EN
 */
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_EN    ( ( PSM_GLOBAL_REG_BASEADDR ) + 0X0000071C )

#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_EN_FPD_SUPPLY_SHIFT   24
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_EN_FPD_SUPPLY_WIDTH   1
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_EN_FPD_SUPPLY_MASK    0X01000000

#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_EN_APU1_DBG_RST_SHIFT   21
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_EN_APU1_DBG_RST_WIDTH   1
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_EN_APU1_DBG_RST_MASK    0X00200000

#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_EN_APU0_DBG_RST_SHIFT   20
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_EN_APU0_DBG_RST_WIDTH   1
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_EN_APU0_DBG_RST_MASK    0X00100000

#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_EN_APU1_RST_SHIFT   17
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_EN_APU1_RST_WIDTH   1
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_EN_APU1_RST_MASK    0X00020000

#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_EN_APU0_RST_SHIFT   16
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_EN_APU0_RST_WIDTH   1
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_EN_APU0_RST_MASK    0X00010000

#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_EN_RPU0_DBG_SHIFT   8
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_EN_RPU0_DBG_WIDTH   1
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_EN_RPU0_DBG_MASK    0X00000100

#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_EN_R51_SHIFT   5
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_EN_R51_WIDTH   1
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_EN_R51_MASK    0X00000020

#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_EN_R50_SHIFT   4
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_EN_R50_WIDTH   1
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_EN_R50_MASK    0X00000010

#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_EN_ACPU1_SHIFT   1
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_EN_ACPU1_WIDTH   1
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_EN_ACPU1_MASK    0X00000002

#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_EN_ACPU0_SHIFT   0
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_EN_ACPU0_WIDTH   1
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_EN_ACPU0_MASK    0X00000001

/**
 * Register: PSM_GLOBAL_REG_PWR_CTRL_IRQ_DIS
 */
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_DIS    ( ( PSM_GLOBAL_REG_BASEADDR ) + 0X00000720 )

#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_DIS_FPD_SUPPLY_SHIFT   24
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_DIS_FPD_SUPPLY_WIDTH   1
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_DIS_FPD_SUPPLY_MASK    0X01000000

#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_DIS_APU1_DBG_RST_SHIFT   21
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_DIS_APU1_DBG_RST_WIDTH   1
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_DIS_APU1_DBG_RST_MASK    0X00200000

#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_DIS_APU0_DBG_RST_SHIFT   20
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_DIS_APU0_DBG_RST_WIDTH   1
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_DIS_APU0_DBG_RST_MASK    0X00100000

#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_DIS_APU1_RST_SHIFT   17
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_DIS_APU1_RST_WIDTH   1
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_DIS_APU1_RST_MASK    0X00020000

#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_DIS_APU0_RST_SHIFT   16
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_DIS_APU0_RST_WIDTH   1
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_DIS_APU0_RST_MASK    0X00010000

#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_DIS_RPU0_DBG_SHIFT   8
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_DIS_RPU0_DBG_WIDTH   1
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_DIS_RPU0_DBG_MASK    0X00000100

#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_DIS_R51_SHIFT   5
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_DIS_R51_WIDTH   1
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_DIS_R51_MASK    0X00000020

#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_DIS_R50_SHIFT   4
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_DIS_R50_WIDTH   1
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_DIS_R50_MASK    0X00000010

#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_DIS_ACPU1_SHIFT   1
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_DIS_ACPU1_WIDTH   1
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_DIS_ACPU1_MASK    0X00000002

#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_DIS_ACPU0_SHIFT   0
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_DIS_ACPU0_WIDTH   1
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_DIS_ACPU0_MASK    0X00000001

/**
 * Register: PSM_GLOBAL_REG_PWR_CTRL_IRQ_TRIG
 */
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_TRIG    ( ( PSM_GLOBAL_REG_BASEADDR ) + 0X00000724 )

#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_TRIG_FPD_SUPPLY_SHIFT   24
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_TRIG_FPD_SUPPLY_WIDTH   1
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_TRIG_FPD_SUPPLY_MASK    0X01000000

#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_TRIG_APU1_DBG_RST_SHIFT   21
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_TRIG_APU1_DBG_RST_WIDTH   1
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_TRIG_APU1_DBG_RST_MASK    0X00200000

#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_TRIG_APU0_DBG_RST_SHIFT   20
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_TRIG_APU0_DBG_RST_WIDTH   1
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_TRIG_APU0_DBG_RST_MASK    0X00100000

#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_TRIG_APU1_RST_SHIFT   17
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_TRIG_APU1_RST_WIDTH   1
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_TRIG_APU1_RST_MASK    0X00020000

#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_TRIG_APU0_RST_SHIFT   16
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_TRIG_APU0_RST_WIDTH   1
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_TRIG_APU0_RST_MASK    0X00010000

#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_TRIG_RPU0_DBG_SHIFT   8
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_TRIG_RPU0_DBG_WIDTH   1
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_TRIG_RPU0_DBG_MASK    0X00000100

#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_TRIG_R51_SHIFT   5
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_TRIG_R51_WIDTH   1
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_TRIG_R51_MASK    0X00000020

#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_TRIG_R50_SHIFT   4
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_TRIG_R50_WIDTH   1
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_TRIG_R50_MASK    0X00000010

#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_TRIG_ACPU1_SHIFT   1
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_TRIG_ACPU1_WIDTH   1
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_TRIG_ACPU1_MASK    0X00000002

#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_TRIG_ACPU0_SHIFT   0
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_TRIG_ACPU0_WIDTH   1
#define PSM_GLOBAL_REG_PWR_CTRL_IRQ_TRIG_ACPU0_MASK    0X00000001

/**
 * Register: PSM_GLOBAL_REG_MBIST_RSTN
 */
#define PSM_GLOBAL_REG_MBIST_RSTN    ( ( PSM_GLOBAL_REG_BASEADDR ) + 0X00000900 )

#define PSM_GLOBAL_REG_MBIST_RSTN_INT_FPD_SHIFT   4
#define PSM_GLOBAL_REG_MBIST_RSTN_INT_FPD_WIDTH   1
#define PSM_GLOBAL_REG_MBIST_RSTN_INT_FPD_MASK    0X00000010

#define PSM_GLOBAL_REG_MBIST_RSTN_CCI_SHIFT   3
#define PSM_GLOBAL_REG_MBIST_RSTN_CCI_WIDTH   1
#define PSM_GLOBAL_REG_MBIST_RSTN_CCI_MASK    0X00000008

#define PSM_GLOBAL_REG_MBIST_RSTN_CPU1_SHIFT   2
#define PSM_GLOBAL_REG_MBIST_RSTN_CPU1_WIDTH   1
#define PSM_GLOBAL_REG_MBIST_RSTN_CPU1_MASK    0X00000004

#define PSM_GLOBAL_REG_MBIST_RSTN_CPU0_SHIFT   1
#define PSM_GLOBAL_REG_MBIST_RSTN_CPU0_WIDTH   1
#define PSM_GLOBAL_REG_MBIST_RSTN_CPU0_MASK    0X00000002

#define PSM_GLOBAL_REG_MBIST_RSTN_APU_SHIFT   0
#define PSM_GLOBAL_REG_MBIST_RSTN_APU_WIDTH   1
#define PSM_GLOBAL_REG_MBIST_RSTN_APU_MASK    0X00000001

/**
 * Register: PSM_GLOBAL_REG_MBIST_PG_EN
 */
#define PSM_GLOBAL_REG_MBIST_PG_EN    ( ( PSM_GLOBAL_REG_BASEADDR ) + 0X00000904 )

#define PSM_GLOBAL_REG_MBIST_PG_EN_INT_FPD_SHIFT   4
#define PSM_GLOBAL_REG_MBIST_PG_EN_INT_FPD_WIDTH   1
#define PSM_GLOBAL_REG_MBIST_PG_EN_INT_FPD_MASK    0X00000010

#define PSM_GLOBAL_REG_MBIST_PG_EN_CCI_SHIFT   3
#define PSM_GLOBAL_REG_MBIST_PG_EN_CCI_WIDTH   1
#define PSM_GLOBAL_REG_MBIST_PG_EN_CCI_MASK    0X00000008

#define PSM_GLOBAL_REG_MBIST_PG_EN_CPU1_SHIFT   2
#define PSM_GLOBAL_REG_MBIST_PG_EN_CPU1_WIDTH   1
#define PSM_GLOBAL_REG_MBIST_PG_EN_CPU1_MASK    0X00000004

#define PSM_GLOBAL_REG_MBIST_PG_EN_CPU0_SHIFT   1
#define PSM_GLOBAL_REG_MBIST_PG_EN_CPU0_WIDTH   1
#define PSM_GLOBAL_REG_MBIST_PG_EN_CPU0_MASK    0X00000002

#define PSM_GLOBAL_REG_MBIST_PG_EN_APU_SHIFT   0
#define PSM_GLOBAL_REG_MBIST_PG_EN_APU_WIDTH   1
#define PSM_GLOBAL_REG_MBIST_PG_EN_APU_MASK    0X00000001

/**
 * Register: PSM_GLOBAL_REG_MBIST_SETUP
 */
#define PSM_GLOBAL_REG_MBIST_SETUP    ( ( PSM_GLOBAL_REG_BASEADDR ) + 0X00000908 )

#define PSM_GLOBAL_REG_MBIST_SETUP_INT_FPD_SHIFT   4
#define PSM_GLOBAL_REG_MBIST_SETUP_INT_FPD_WIDTH   1
#define PSM_GLOBAL_REG_MBIST_SETUP_INT_FPD_MASK    0X00000010

#define PSM_GLOBAL_REG_MBIST_SETUP_CCI_SHIFT   3
#define PSM_GLOBAL_REG_MBIST_SETUP_CCI_WIDTH   1
#define PSM_GLOBAL_REG_MBIST_SETUP_CCI_MASK    0X00000008

#define PSM_GLOBAL_REG_MBIST_SETUP_CPU1_SHIFT   2
#define PSM_GLOBAL_REG_MBIST_SETUP_CPU1_WIDTH   1
#define PSM_GLOBAL_REG_MBIST_SETUP_CPU1_MASK    0X00000004

#define PSM_GLOBAL_REG_MBIST_SETUP_CPU0_SHIFT   1
#define PSM_GLOBAL_REG_MBIST_SETUP_CPU0_WIDTH   1
#define PSM_GLOBAL_REG_MBIST_SETUP_CPU0_MASK    0X00000002

#define PSM_GLOBAL_REG_MBIST_SETUP_APU_SHIFT   0
#define PSM_GLOBAL_REG_MBIST_SETUP_APU_WIDTH   1
#define PSM_GLOBAL_REG_MBIST_SETUP_APU_MASK    0X00000001

/**
 * Register: PSM_GLOBAL_REG_MBIST_DONE
 */
#define PSM_GLOBAL_REG_MBIST_DONE    ( ( PSM_GLOBAL_REG_BASEADDR ) + 0X00000910 )

#define PSM_GLOBAL_REG_MBIST_DONE_INT_FPD_SHIFT   4
#define PSM_GLOBAL_REG_MBIST_DONE_INT_FPD_WIDTH   1
#define PSM_GLOBAL_REG_MBIST_DONE_INT_FPD_MASK    0X00000010

#define PSM_GLOBAL_REG_MBIST_DONE_CCI_SHIFT   3
#define PSM_GLOBAL_REG_MBIST_DONE_CCI_WIDTH   1
#define PSM_GLOBAL_REG_MBIST_DONE_CCI_MASK    0X00000008

#define PSM_GLOBAL_REG_MBIST_DONE_CPU1_SHIFT   2
#define PSM_GLOBAL_REG_MBIST_DONE_CPU1_WIDTH   1
#define PSM_GLOBAL_REG_MBIST_DONE_CPU1_MASK    0X00000004

#define PSM_GLOBAL_REG_MBIST_DONE_CPU0_SHIFT   1
#define PSM_GLOBAL_REG_MBIST_DONE_CPU0_WIDTH   1
#define PSM_GLOBAL_REG_MBIST_DONE_CPU0_MASK    0X00000002

#define PSM_GLOBAL_REG_MBIST_DONE_APU_SHIFT   0
#define PSM_GLOBAL_REG_MBIST_DONE_APU_WIDTH   1
#define PSM_GLOBAL_REG_MBIST_DONE_APU_MASK    0X00000001

/**
 * Register: PSM_GLOBAL_REG_MBIST_GO
 */
#define PSM_GLOBAL_REG_MBIST_GO    ( ( PSM_GLOBAL_REG_BASEADDR ) + 0X00000914 )

#define PSM_GLOBAL_REG_MBIST_GO_INT_FPD_SHIFT   4
#define PSM_GLOBAL_REG_MBIST_GO_INT_FPD_WIDTH   1
#define PSM_GLOBAL_REG_MBIST_GO_INT_FPD_MASK    0X00000010

#define PSM_GLOBAL_REG_MBIST_GO_CCI_SHIFT   3
#define PSM_GLOBAL_REG_MBIST_GO_CCI_WIDTH   1
#define PSM_GLOBAL_REG_MBIST_GO_CCI_MASK    0X00000008

#define PSM_GLOBAL_REG_MBIST_GO_CPU1_SHIFT   2
#define PSM_GLOBAL_REG_MBIST_GO_CPU1_WIDTH   1
#define PSM_GLOBAL_REG_MBIST_GO_CPU1_MASK    0X00000004

#define PSM_GLOBAL_REG_MBIST_GO_CPU0_SHIFT   1
#define PSM_GLOBAL_REG_MBIST_GO_CPU0_WIDTH   1
#define PSM_GLOBAL_REG_MBIST_GO_CPU0_MASK    0X00000002

#define PSM_GLOBAL_REG_MBIST_GO_APU_SHIFT   0
#define PSM_GLOBAL_REG_MBIST_GO_APU_WIDTH   1
#define PSM_GLOBAL_REG_MBIST_GO_APU_MASK    0X00000001

#ifdef __cplusplus
}
#endif

#endif /* _PSM_GLOBAL_H_ */
