{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727810898637 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727810898659 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 02 00:28:18 2024 " "Processing started: Wed Oct 02 00:28:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727810898659 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727810898659 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off InstructionMemory -c InstructionMemory " "Command: quartus_map --read_settings_files=on --write_settings_files=off InstructionMemory -c InstructionMemory" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727810898660 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1727810899999 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1727810899999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "InstructionMemory.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Instruction Memory/InstructionMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727810918794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727810918794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst.v 1 1 " "Found 1 design units, including 1 entities, in source file inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 INST " "Found entity 1: INST" {  } { { "INST.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Instruction Memory/INST.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727810918794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727810918794 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "InstructionMemory " "Elaborating entity \"InstructionMemory\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1727810918994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INST INST:INST_inst0 " "Elaborating entity \"INST\" for hierarchy \"INST:INST_inst0\"" {  } { { "InstructionMemory.v" "INST_inst0" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Instruction Memory/InstructionMemory.v" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727810919017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram INST:INST_inst0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"INST:INST_inst0\|altsyncram:altsyncram_component\"" {  } { { "INST.v" "altsyncram_component" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Instruction Memory/INST.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727810919108 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "INST:INST_inst0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"INST:INST_inst0\|altsyncram:altsyncram_component\"" {  } { { "INST.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Instruction Memory/INST.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727810919108 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "INST:INST_inst0\|altsyncram:altsyncram_component " "Instantiated megafunction \"INST:INST_inst0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727810919118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727810919118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727810919118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Riscvt.mif " "Parameter \"init_file\" = \"Riscvt.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727810919118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727810919118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727810919118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727810919118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727810919118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727810919118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727810919118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727810919118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727810919118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727810919118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727810919118 ""}  } { { "INST.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Instruction Memory/INST.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1727810919118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j8g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j8g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j8g1 " "Found entity 1: altsyncram_j8g1" {  } { { "db/altsyncram_j8g1.tdf" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Instruction Memory/db/altsyncram_j8g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727810919206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727810919206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j8g1 INST:INST_inst0\|altsyncram:altsyncram_component\|altsyncram_j8g1:auto_generated " "Elaborating entity \"altsyncram_j8g1\" for hierarchy \"INST:INST_inst0\|altsyncram:altsyncram_component\|altsyncram_j8g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727810919206 ""}
{ "Error" "EMIO_MIO_MIF_INVALID_DEPTH" "93 1024 Riscvt.mif " "Address at line 93 exceeds the specified depth (1024) in the Memory Initialization File \"Riscvt.mif\"" {  } { { "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Instruction Memory/Riscvt.mif" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Instruction Memory/Riscvt.mif" 93 -1 0 } }  } 0 113012 "Address at line %1!d! exceeds the specified depth (%2!d!) in the Memory Initialization File \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727810919210 ""}
{ "Error" "EMIO_MIO_INVALID_LINE" "Riscvt.mif 93 " "Memory Initialization File or Hexadecimal (Intel-Format) File \"Riscvt.mif\" contains illegal syntax at line 93" {  } { { "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Instruction Memory/Riscvt.mif" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Instruction Memory/Riscvt.mif" 93 -1 0 } }  } 0 113000 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains illegal syntax at line %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1727810919210 ""}
{ "Error" "ECDB_CDB_CANT_READ_CONTENT_FILE_FOR_ROM" "Riscvt.mif ALTSYNCRAM " "Can't read Memory Initialization File or Hexadecimal (Intel-Format) File Riscvt.mif for ROM instance ALTSYNCRAM. If the file exists, it is not in correct format." {  } { { "INST.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Instruction Memory/INST.v" 82 0 0 } }  } 0 127000 "Can't read Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! for ROM instance %2!s!. If the file exists, it is not in correct format." 0 0 "Analysis & Synthesis" 0 -1 1727810919214 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "INST:INST_inst0\|altsyncram:altsyncram_component\|altsyncram_j8g1:auto_generated " "Can't elaborate user hierarchy \"INST:INST_inst0\|altsyncram:altsyncram_component\|altsyncram_j8g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727810919220 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727810919367 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 02 00:28:39 2024 " "Processing ended: Wed Oct 02 00:28:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727810919367 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727810919367 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727810919367 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727810919367 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 1  " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727810920091 ""}
