{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1490890823512 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition " "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1490890823528 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 30 17:20:23 2017 " "Processing started: Thu Mar 30 17:20:23 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1490890823528 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490890823528 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CARALHO -c CARALHO " "Command: quartus_map --read_settings_files=on --write_settings_files=off CARALHO -c CARALHO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490890823528 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1490890824173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parking_phase4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file parking_phase4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 parking_Phase4-Shell " "Found design unit 1: parking_Phase4-Shell" {  } { { "parking_Phase4.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/mini projeto/teste/parking_Phase4.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490890836609 ""} { "Info" "ISGN_ENTITY_NAME" "1 parking_Phase4 " "Found entity 1: parking_Phase4" {  } { { "parking_Phase4.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/mini projeto/teste/parking_Phase4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490890836609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490890836609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin7segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin7segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-Behavioral " "Found design unit 1: Bin7SegDecoder-Behavioral" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/mini projeto/teste/Bin7SegDecoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490890836609 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder " "Found entity 1: Bin7SegDecoder" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/mini projeto/teste/Bin7SegDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490890836609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490890836609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD-Behavioral " "Found design unit 1: BCD-Behavioral" {  } { { "BCD.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/mini projeto/teste/BCD.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490890836609 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "BCD.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/mini projeto/teste/BCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490890836609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490890836609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter-Behavioral " "Found design unit 1: Counter-Behavioral" {  } { { "Counter.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/mini projeto/teste/Counter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490890836625 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/mini projeto/teste/Counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490890836625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490890836625 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "parking_Phase4 " "Elaborating entity \"parking_Phase4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1490890836687 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR parking_Phase4.vhd(6) " "VHDL Signal Declaration warning at parking_Phase4.vhd(6): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "parking_Phase4.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/mini projeto/teste/parking_Phase4.vhd" 6 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1490890836687 "|parking_Phase4"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDG parking_Phase4.vhd(7) " "VHDL Signal Declaration warning at parking_Phase4.vhd(7): used implicit default value for signal \"LEDG\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "parking_Phase4.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/mini projeto/teste/parking_Phase4.vhd" 7 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1490890836687 "|parking_Phase4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Counter Counter:count A:behavioral " "Elaborating entity \"Counter\" using architecture \"A:behavioral\" for hierarchy \"Counter:count\"" {  } { { "parking_Phase4.vhd" "count" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/mini projeto/teste/parking_Phase4.vhd" 22 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490890836687 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_count Counter.vhd(18) " "VHDL Process Statement warning at Counter.vhd(18): signal \"s_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Counter.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/mini projeto/teste/Counter.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1490890836703 "|parking_Phase4|Counter:count"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_count Counter.vhd(19) " "VHDL Process Statement warning at Counter.vhd(19): signal \"s_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Counter.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/mini projeto/teste/Counter.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1490890836703 "|parking_Phase4|Counter:count"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_count Counter.vhd(23) " "VHDL Process Statement warning at Counter.vhd(23): signal \"s_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Counter.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/mini projeto/teste/Counter.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1490890836703 "|parking_Phase4|Counter:count"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_count Counter.vhd(24) " "VHDL Process Statement warning at Counter.vhd(24): signal \"s_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Counter.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/mini projeto/teste/Counter.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1490890836703 "|parking_Phase4|Counter:count"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_count Counter.vhd(27) " "VHDL Process Statement warning at Counter.vhd(27): signal \"s_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Counter.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/mini projeto/teste/Counter.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1490890836703 "|parking_Phase4|Counter:count"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_count Counter.vhd(31) " "VHDL Process Statement warning at Counter.vhd(31): signal \"s_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Counter.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/mini projeto/teste/Counter.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1490890836703 "|parking_Phase4|Counter:count"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_count Counter.vhd(15) " "VHDL Process Statement warning at Counter.vhd(15): inferring latch(es) for signal or variable \"s_count\", which holds its previous value in one or more paths through the process" {  } { { "Counter.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/mini projeto/teste/Counter.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1490890836703 "|parking_Phase4|Counter:count"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "full Counter.vhd(15) " "VHDL Process Statement warning at Counter.vhd(15): inferring latch(es) for signal or variable \"full\", which holds its previous value in one or more paths through the process" {  } { { "Counter.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/mini projeto/teste/Counter.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1490890836703 "|parking_Phase4|Counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full Counter.vhd(15) " "Inferred latch for \"full\" at Counter.vhd(15)" {  } { { "Counter.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/mini projeto/teste/Counter.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490890836703 "|parking_Phase4|Counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_count\[0\] Counter.vhd(15) " "Inferred latch for \"s_count\[0\]\" at Counter.vhd(15)" {  } { { "Counter.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/mini projeto/teste/Counter.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490890836703 "|parking_Phase4|Counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_count\[1\] Counter.vhd(15) " "Inferred latch for \"s_count\[1\]\" at Counter.vhd(15)" {  } { { "Counter.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/mini projeto/teste/Counter.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490890836703 "|parking_Phase4|Counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_count\[2\] Counter.vhd(15) " "Inferred latch for \"s_count\[2\]\" at Counter.vhd(15)" {  } { { "Counter.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/mini projeto/teste/Counter.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490890836703 "|parking_Phase4|Counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_count\[3\] Counter.vhd(15) " "Inferred latch for \"s_count\[3\]\" at Counter.vhd(15)" {  } { { "Counter.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/mini projeto/teste/Counter.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490890836703 "|parking_Phase4|Counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_count\[4\] Counter.vhd(15) " "Inferred latch for \"s_count\[4\]\" at Counter.vhd(15)" {  } { { "Counter.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/mini projeto/teste/Counter.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490890836703 "|parking_Phase4|Counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_count\[5\] Counter.vhd(15) " "Inferred latch for \"s_count\[5\]\" at Counter.vhd(15)" {  } { { "Counter.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/mini projeto/teste/Counter.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490890836703 "|parking_Phase4|Counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_count\[6\] Counter.vhd(15) " "Inferred latch for \"s_count\[6\]\" at Counter.vhd(15)" {  } { { "Counter.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/mini projeto/teste/Counter.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490890836703 "|parking_Phase4|Counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_count\[7\] Counter.vhd(15) " "Inferred latch for \"s_count\[7\]\" at Counter.vhd(15)" {  } { { "Counter.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/mini projeto/teste/Counter.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490890836703 "|parking_Phase4|Counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_count\[8\] Counter.vhd(15) " "Inferred latch for \"s_count\[8\]\" at Counter.vhd(15)" {  } { { "Counter.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/mini projeto/teste/Counter.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490890836703 "|parking_Phase4|Counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_count\[9\] Counter.vhd(15) " "Inferred latch for \"s_count\[9\]\" at Counter.vhd(15)" {  } { { "Counter.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/mini projeto/teste/Counter.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490890836703 "|parking_Phase4|Counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_count\[10\] Counter.vhd(15) " "Inferred latch for \"s_count\[10\]\" at Counter.vhd(15)" {  } { { "Counter.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/mini projeto/teste/Counter.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490890836703 "|parking_Phase4|Counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_count\[11\] Counter.vhd(15) " "Inferred latch for \"s_count\[11\]\" at Counter.vhd(15)" {  } { { "Counter.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/mini projeto/teste/Counter.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490890836703 "|parking_Phase4|Counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_count\[12\] Counter.vhd(15) " "Inferred latch for \"s_count\[12\]\" at Counter.vhd(15)" {  } { { "Counter.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/mini projeto/teste/Counter.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490890836703 "|parking_Phase4|Counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_count\[13\] Counter.vhd(15) " "Inferred latch for \"s_count\[13\]\" at Counter.vhd(15)" {  } { { "Counter.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/mini projeto/teste/Counter.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490890836703 "|parking_Phase4|Counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_count\[14\] Counter.vhd(15) " "Inferred latch for \"s_count\[14\]\" at Counter.vhd(15)" {  } { { "Counter.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/mini projeto/teste/Counter.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490890836703 "|parking_Phase4|Counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_count\[15\] Counter.vhd(15) " "Inferred latch for \"s_count\[15\]\" at Counter.vhd(15)" {  } { { "Counter.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/mini projeto/teste/Counter.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490890836703 "|parking_Phase4|Counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_count\[16\] Counter.vhd(15) " "Inferred latch for \"s_count\[16\]\" at Counter.vhd(15)" {  } { { "Counter.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/mini projeto/teste/Counter.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490890836703 "|parking_Phase4|Counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_count\[17\] Counter.vhd(15) " "Inferred latch for \"s_count\[17\]\" at Counter.vhd(15)" {  } { { "Counter.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/mini projeto/teste/Counter.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490890836703 "|parking_Phase4|Counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_count\[18\] Counter.vhd(15) " "Inferred latch for \"s_count\[18\]\" at Counter.vhd(15)" {  } { { "Counter.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/mini projeto/teste/Counter.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490890836703 "|parking_Phase4|Counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_count\[19\] Counter.vhd(15) " "Inferred latch for \"s_count\[19\]\" at Counter.vhd(15)" {  } { { "Counter.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/mini projeto/teste/Counter.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490890836703 "|parking_Phase4|Counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_count\[20\] Counter.vhd(15) " "Inferred latch for \"s_count\[20\]\" at Counter.vhd(15)" {  } { { "Counter.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/mini projeto/teste/Counter.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490890836703 "|parking_Phase4|Counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_count\[21\] Counter.vhd(15) " "Inferred latch for \"s_count\[21\]\" at Counter.vhd(15)" {  } { { "Counter.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/mini projeto/teste/Counter.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490890836703 "|parking_Phase4|Counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_count\[22\] Counter.vhd(15) " "Inferred latch for \"s_count\[22\]\" at Counter.vhd(15)" {  } { { "Counter.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/mini projeto/teste/Counter.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490890836703 "|parking_Phase4|Counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_count\[23\] Counter.vhd(15) " "Inferred latch for \"s_count\[23\]\" at Counter.vhd(15)" {  } { { "Counter.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/mini projeto/teste/Counter.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490890836703 "|parking_Phase4|Counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_count\[24\] Counter.vhd(15) " "Inferred latch for \"s_count\[24\]\" at Counter.vhd(15)" {  } { { "Counter.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/mini projeto/teste/Counter.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490890836703 "|parking_Phase4|Counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_count\[25\] Counter.vhd(15) " "Inferred latch for \"s_count\[25\]\" at Counter.vhd(15)" {  } { { "Counter.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/mini projeto/teste/Counter.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490890836703 "|parking_Phase4|Counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_count\[26\] Counter.vhd(15) " "Inferred latch for \"s_count\[26\]\" at Counter.vhd(15)" {  } { { "Counter.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/mini projeto/teste/Counter.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490890836703 "|parking_Phase4|Counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_count\[27\] Counter.vhd(15) " "Inferred latch for \"s_count\[27\]\" at Counter.vhd(15)" {  } { { "Counter.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/mini projeto/teste/Counter.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490890836703 "|parking_Phase4|Counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_count\[28\] Counter.vhd(15) " "Inferred latch for \"s_count\[28\]\" at Counter.vhd(15)" {  } { { "Counter.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/mini projeto/teste/Counter.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490890836703 "|parking_Phase4|Counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_count\[29\] Counter.vhd(15) " "Inferred latch for \"s_count\[29\]\" at Counter.vhd(15)" {  } { { "Counter.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/mini projeto/teste/Counter.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490890836703 "|parking_Phase4|Counter:count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_count\[30\] Counter.vhd(15) " "Inferred latch for \"s_count\[30\]\" at Counter.vhd(15)" {  } { { "Counter.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/mini projeto/teste/Counter.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490890836703 "|parking_Phase4|Counter:count"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "BCD BCD:BCD A:behavioral " "Elaborating entity \"BCD\" using architecture \"A:behavioral\" for hierarchy \"BCD:BCD\"" {  } { { "parking_Phase4.vhd" "BCD" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/mini projeto/teste/parking_Phase4.vhd" 28 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490890836703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Bin7SegDecoder Bin7SegDecoder:bin0 A:behavioral " "Elaborating entity \"Bin7SegDecoder\" using architecture \"A:behavioral\" for hierarchy \"Bin7SegDecoder:bin0\"" {  } { { "parking_Phase4.vhd" "bin0" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/mini projeto/teste/parking_Phase4.vhd" 32 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490890836703 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input Bin7SegDecoder.vhd(16) " "VHDL Process Statement warning at Bin7SegDecoder.vhd(16): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/mini projeto/teste/Bin7SegDecoder.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1490890836703 "|parking_Phase4|Bin7SegDecoder:bin0"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD:BCD\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD:BCD\|Mod0\"" {  } { { "BCD.vhd" "Mod0" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/mini projeto/teste/BCD.vhd" 15 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1490890837078 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD:BCD\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD:BCD\|Div0\"" {  } { { "BCD.vhd" "Div0" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/mini projeto/teste/BCD.vhd" 14 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1490890837078 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1490890837078 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BCD:BCD\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"BCD:BCD\|lpm_divide:Mod0\"" {  } { { "BCD.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/mini projeto/teste/BCD.vhd" 15 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490890837125 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCD:BCD\|lpm_divide:Mod0 " "Instantiated megafunction \"BCD:BCD\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490890837125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490890837125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490890837125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490890837125 ""}  } { { "BCD.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/mini projeto/teste/BCD.vhd" 15 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1490890837125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_i9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_i9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_i9m " "Found entity 1: lpm_divide_i9m" {  } { { "db/lpm_divide_i9m.tdf" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/mini projeto/teste/db/lpm_divide_i9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490890837187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490890837187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/mini projeto/teste/db/sign_div_unsign_7kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490890837203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490890837203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_24f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_24f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_24f " "Found entity 1: alt_u_div_24f" {  } { { "db/alt_u_div_24f.tdf" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/mini projeto/teste/db/alt_u_div_24f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490890837234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490890837234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/mini projeto/teste/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490890837285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490890837285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/mini projeto/teste/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490890837348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490890837348 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BCD:BCD\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"BCD:BCD\|lpm_divide:Div0\"" {  } { { "BCD.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/mini projeto/teste/BCD.vhd" 14 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490890837363 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCD:BCD\|lpm_divide:Div0 " "Instantiated megafunction \"BCD:BCD\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490890837363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490890837363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490890837363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490890837363 ""}  } { { "BCD.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/mini projeto/teste/BCD.vhd" 14 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1490890837363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fhm " "Found entity 1: lpm_divide_fhm" {  } { { "db/lpm_divide_fhm.tdf" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/mini projeto/teste/db/lpm_divide_fhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490890837426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490890837426 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Counter:count\|full " "Latch Counter:count\|full has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "parking_Phase4.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/mini projeto/teste/parking_Phase4.vhd" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1490890837754 ""}  } { { "Counter.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/mini projeto/teste/Counter.vhd" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1490890837754 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "parking_Phase4.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/mini projeto/teste/parking_Phase4.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490890837785 "|parking_Phase4|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "parking_Phase4.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/mini projeto/teste/parking_Phase4.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490890837785 "|parking_Phase4|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "parking_Phase4.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/mini projeto/teste/parking_Phase4.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490890837785 "|parking_Phase4|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "parking_Phase4.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/mini projeto/teste/parking_Phase4.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490890837785 "|parking_Phase4|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "parking_Phase4.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/mini projeto/teste/parking_Phase4.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490890837785 "|parking_Phase4|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "parking_Phase4.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/mini projeto/teste/parking_Phase4.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490890837785 "|parking_Phase4|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "parking_Phase4.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/mini projeto/teste/parking_Phase4.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490890837785 "|parking_Phase4|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "parking_Phase4.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/mini projeto/teste/parking_Phase4.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490890837785 "|parking_Phase4|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "parking_Phase4.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/mini projeto/teste/parking_Phase4.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490890837785 "|parking_Phase4|HEX3[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1490890837785 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1490890837910 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1490890838613 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490890838613 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "parking_Phase4.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/mini projeto/teste/parking_Phase4.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490890838801 "|parking_Phase4|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "parking_Phase4.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/mini projeto/teste/parking_Phase4.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490890838801 "|parking_Phase4|CLOCK_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1490890838801 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "150 " "Implemented 150 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1490890838801 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1490890838801 ""} { "Info" "ICUT_CUT_TM_LCELLS" "115 " "Implemented 115 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1490890838801 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1490890838801 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "848 " "Peak virtual memory: 848 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1490890838816 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 30 17:20:38 2017 " "Processing ended: Thu Mar 30 17:20:38 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1490890838816 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1490890838816 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1490890838816 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1490890838816 ""}
