{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 18 11:16:48 2018 " "Info: Processing started: Thu Oct 18 11:16:48 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off flipfloprs -c flipfloprs --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off flipfloprs -c flipfloprs --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "latchsr:latch\|SS~0 " "Warning: Node \"latchsr:latch\|SS~0\" is a latch" {  } {  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "iKEY\[0\] " "Info: Assuming node \"iKEY\[0\]\" is an undefined clock" {  } { { "../FlipflopD/flipfloprs.vhd" "" { Text "C:/altera/luizagianshiro/Flip-Flop/FlipflopD/flipfloprs.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "iKEY\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "iKEY\[0\] " "Info: No valid register-to-register data paths exist for clock \"iKEY\[0\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "temp\[0\] iSW\[0\] iKEY\[0\] 2.906 ns register " "Info: tsu for register \"temp\[0\]\" (data pin = \"iSW\[0\]\", clock pin = \"iKEY\[0\]\") is 2.906 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.960 ns + Longest pin register " "Info: + Longest pin to register delay is 5.960 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns iSW\[0\] 1 PIN PIN_AA23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_AA23; Fanout = 1; PIN Node = 'iSW\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iSW[0] } "NODE_NAME" } } { "../FlipflopD/flipfloprs.vhd" "" { Text "C:/altera/luizagianshiro/Flip-Flop/FlipflopD/flipfloprs.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.772 ns) + CELL(0.366 ns) 5.960 ns temp\[0\] 2 REG LCFF_X94_Y10_N19 1 " "Info: 2: + IC(4.772 ns) + CELL(0.366 ns) = 5.960 ns; Loc. = LCFF_X94_Y10_N19; Fanout = 1; REG Node = 'temp\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.138 ns" { iSW[0] temp[0] } "NODE_NAME" } } { "../FlipflopD/flipfloprs.vhd" "" { Text "C:/altera/luizagianshiro/Flip-Flop/FlipflopD/flipfloprs.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.188 ns ( 19.93 % ) " "Info: Total cell delay = 1.188 ns ( 19.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.772 ns ( 80.07 % ) " "Info: Total interconnect delay = 4.772 ns ( 80.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.960 ns" { iSW[0] temp[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.960 ns" { iSW[0] {} iSW[0]~combout {} temp[0] {} } { 0.000ns 0.000ns 4.772ns } { 0.000ns 0.822ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../FlipflopD/flipfloprs.vhd" "" { Text "C:/altera/luizagianshiro/Flip-Flop/FlipflopD/flipfloprs.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iKEY\[0\] destination 3.018 ns - Shortest register " "Info: - Shortest clock path from clock \"iKEY\[0\]\" to destination register is 3.018 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns iKEY\[0\] 1 CLK PIN_T29 2 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 2; CLK Node = 'iKEY\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iKEY[0] } "NODE_NAME" } } { "../FlipflopD/flipfloprs.vhd" "" { Text "C:/altera/luizagianshiro/Flip-Flop/FlipflopD/flipfloprs.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.639 ns) + CELL(0.537 ns) 3.018 ns temp\[0\] 2 REG LCFF_X94_Y10_N19 1 " "Info: 2: + IC(1.639 ns) + CELL(0.537 ns) = 3.018 ns; Loc. = LCFF_X94_Y10_N19; Fanout = 1; REG Node = 'temp\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.176 ns" { iKEY[0] temp[0] } "NODE_NAME" } } { "../FlipflopD/flipfloprs.vhd" "" { Text "C:/altera/luizagianshiro/Flip-Flop/FlipflopD/flipfloprs.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.379 ns ( 45.69 % ) " "Info: Total cell delay = 1.379 ns ( 45.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.639 ns ( 54.31 % ) " "Info: Total interconnect delay = 1.639 ns ( 54.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.018 ns" { iKEY[0] temp[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.018 ns" { iKEY[0] {} iKEY[0]~combout {} temp[0] {} } { 0.000ns 0.000ns 1.639ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.960 ns" { iSW[0] temp[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.960 ns" { iSW[0] {} iSW[0]~combout {} temp[0] {} } { 0.000ns 0.000ns 4.772ns } { 0.000ns 0.822ns 0.366ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.018 ns" { iKEY[0] temp[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.018 ns" { iKEY[0] {} iKEY[0]~combout {} temp[0] {} } { 0.000ns 0.000ns 1.639ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "iKEY\[0\] oLEDR\[1\] temp\[1\] 10.877 ns register " "Info: tco from clock \"iKEY\[0\]\" to destination pin \"oLEDR\[1\]\" through register \"temp\[1\]\" is 10.877 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iKEY\[0\] source 3.018 ns + Longest register " "Info: + Longest clock path from clock \"iKEY\[0\]\" to source register is 3.018 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns iKEY\[0\] 1 CLK PIN_T29 2 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 2; CLK Node = 'iKEY\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iKEY[0] } "NODE_NAME" } } { "../FlipflopD/flipfloprs.vhd" "" { Text "C:/altera/luizagianshiro/Flip-Flop/FlipflopD/flipfloprs.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.639 ns) + CELL(0.537 ns) 3.018 ns temp\[1\] 2 REG LCFF_X94_Y10_N17 2 " "Info: 2: + IC(1.639 ns) + CELL(0.537 ns) = 3.018 ns; Loc. = LCFF_X94_Y10_N17; Fanout = 2; REG Node = 'temp\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.176 ns" { iKEY[0] temp[1] } "NODE_NAME" } } { "../FlipflopD/flipfloprs.vhd" "" { Text "C:/altera/luizagianshiro/Flip-Flop/FlipflopD/flipfloprs.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.379 ns ( 45.69 % ) " "Info: Total cell delay = 1.379 ns ( 45.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.639 ns ( 54.31 % ) " "Info: Total interconnect delay = 1.639 ns ( 54.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.018 ns" { iKEY[0] temp[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.018 ns" { iKEY[0] {} iKEY[0]~combout {} temp[1] {} } { 0.000ns 0.000ns 1.639ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../FlipflopD/flipfloprs.vhd" "" { Text "C:/altera/luizagianshiro/Flip-Flop/FlipflopD/flipfloprs.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.609 ns + Longest register pin " "Info: + Longest register to pin delay is 7.609 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns temp\[1\] 1 REG LCFF_X94_Y10_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X94_Y10_N17; Fanout = 2; REG Node = 'temp\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp[1] } "NODE_NAME" } } { "../FlipflopD/flipfloprs.vhd" "" { Text "C:/altera/luizagianshiro/Flip-Flop/FlipflopD/flipfloprs.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns latchsr:latch\|SR~0 2 COMB LCCOMB_X94_Y10_N16 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X94_Y10_N16; Fanout = 1; COMB Node = 'latchsr:latch\|SR~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { temp[1] latchsr:latch|SR~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.468 ns) + CELL(2.818 ns) 7.609 ns oLEDR\[1\] 3 PIN PIN_AK5 0 " "Info: 3: + IC(4.468 ns) + CELL(2.818 ns) = 7.609 ns; Loc. = PIN_AK5; Fanout = 0; PIN Node = 'oLEDR\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.286 ns" { latchsr:latch|SR~0 oLEDR[1] } "NODE_NAME" } } { "../FlipflopD/flipfloprs.vhd" "" { Text "C:/altera/luizagianshiro/Flip-Flop/FlipflopD/flipfloprs.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.141 ns ( 41.28 % ) " "Info: Total cell delay = 3.141 ns ( 41.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.468 ns ( 58.72 % ) " "Info: Total interconnect delay = 4.468 ns ( 58.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.609 ns" { temp[1] latchsr:latch|SR~0 oLEDR[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.609 ns" { temp[1] {} latchsr:latch|SR~0 {} oLEDR[1] {} } { 0.000ns 0.000ns 4.468ns } { 0.000ns 0.323ns 2.818ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.018 ns" { iKEY[0] temp[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.018 ns" { iKEY[0] {} iKEY[0]~combout {} temp[1] {} } { 0.000ns 0.000ns 1.639ns } { 0.000ns 0.842ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.609 ns" { temp[1] latchsr:latch|SR~0 oLEDR[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.609 ns" { temp[1] {} latchsr:latch|SR~0 {} oLEDR[1] {} } { 0.000ns 0.000ns 4.468ns } { 0.000ns 0.323ns 2.818ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "temp\[1\] iSW\[1\] iKEY\[0\] -2.615 ns register " "Info: th for register \"temp\[1\]\" (data pin = \"iSW\[1\]\", clock pin = \"iKEY\[0\]\") is -2.615 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iKEY\[0\] destination 3.018 ns + Longest register " "Info: + Longest clock path from clock \"iKEY\[0\]\" to destination register is 3.018 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns iKEY\[0\] 1 CLK PIN_T29 2 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 2; CLK Node = 'iKEY\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iKEY[0] } "NODE_NAME" } } { "../FlipflopD/flipfloprs.vhd" "" { Text "C:/altera/luizagianshiro/Flip-Flop/FlipflopD/flipfloprs.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.639 ns) + CELL(0.537 ns) 3.018 ns temp\[1\] 2 REG LCFF_X94_Y10_N17 2 " "Info: 2: + IC(1.639 ns) + CELL(0.537 ns) = 3.018 ns; Loc. = LCFF_X94_Y10_N17; Fanout = 2; REG Node = 'temp\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.176 ns" { iKEY[0] temp[1] } "NODE_NAME" } } { "../FlipflopD/flipfloprs.vhd" "" { Text "C:/altera/luizagianshiro/Flip-Flop/FlipflopD/flipfloprs.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.379 ns ( 45.69 % ) " "Info: Total cell delay = 1.379 ns ( 45.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.639 ns ( 54.31 % ) " "Info: Total interconnect delay = 1.639 ns ( 54.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.018 ns" { iKEY[0] temp[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.018 ns" { iKEY[0] {} iKEY[0]~combout {} temp[1] {} } { 0.000ns 0.000ns 1.639ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../FlipflopD/flipfloprs.vhd" "" { Text "C:/altera/luizagianshiro/Flip-Flop/FlipflopD/flipfloprs.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.899 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.899 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns iSW\[1\] 1 PIN PIN_AB26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_AB26; Fanout = 1; PIN Node = 'iSW\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iSW[1] } "NODE_NAME" } } { "../FlipflopD/flipfloprs.vhd" "" { Text "C:/altera/luizagianshiro/Flip-Flop/FlipflopD/flipfloprs.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.701 ns) + CELL(0.366 ns) 5.899 ns temp\[1\] 2 REG LCFF_X94_Y10_N17 2 " "Info: 2: + IC(4.701 ns) + CELL(0.366 ns) = 5.899 ns; Loc. = LCFF_X94_Y10_N17; Fanout = 2; REG Node = 'temp\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.067 ns" { iSW[1] temp[1] } "NODE_NAME" } } { "../FlipflopD/flipfloprs.vhd" "" { Text "C:/altera/luizagianshiro/Flip-Flop/FlipflopD/flipfloprs.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.198 ns ( 20.31 % ) " "Info: Total cell delay = 1.198 ns ( 20.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.701 ns ( 79.69 % ) " "Info: Total interconnect delay = 4.701 ns ( 79.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.899 ns" { iSW[1] temp[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.899 ns" { iSW[1] {} iSW[1]~combout {} temp[1] {} } { 0.000ns 0.000ns 4.701ns } { 0.000ns 0.832ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.018 ns" { iKEY[0] temp[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.018 ns" { iKEY[0] {} iKEY[0]~combout {} temp[1] {} } { 0.000ns 0.000ns 1.639ns } { 0.000ns 0.842ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.899 ns" { iSW[1] temp[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.899 ns" { iSW[1] {} iSW[1]~combout {} temp[1] {} } { 0.000ns 0.000ns 4.701ns } { 0.000ns 0.832ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 18 11:16:48 2018 " "Info: Processing ended: Thu Oct 18 11:16:48 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
