--- !Passed
Pass:            reflow-infer-unroll
Name:            ImplicitUnroll
DebugLoc:        { File: ../res/Lab1_FIR/src/fir.cpp, Line: 15, Column: 19 }
Function:        _Z3firPii
Args:            
  - String:          'Loop '''
  - LoopName:        VITIS_LOOP_15_1
  - String:          ''' is marked as complete unroll implied by the pipeline pragma'
...
--- !Passed
Pass:            reflow-pragma-loop-unroll
Name:            PragmaFullyUnroll
DebugLoc:        { File: ../res/Lab1_FIR/src/fir.cpp, Line: 6, Column: 0 }
Function:        _Z3firPii
Args:            
  - String:          'Unrolling loop '''
  - LoopName:        VITIS_LOOP_15_1
  - String:          ''' ('
  - LoopLoc:         '../res/Lab1_FIR/src/fir.cpp:15:19'
  - String:          ') '
  - String:          'in function '''
  - String:          fir
  - String:          ''' completely with a factor of '
  - Factor:          '99'
...
--- !Passed
Pass:            reflow-array-partition
Name:            ArrayXform
DebugLoc:        { File: ../res/Lab1_FIR/src/fir.cpp, Line: 9, Column: 0 }
Function:        _Z3firPii
Args:            
  - String:          'Applying '
  - String:          array_partition
  - String:          ' to '''
  - UOName:          _ZZ3firPiiE9shift_reg
  - String:          ''':'
  - String:          ' '
  - Mode:            Complete
  - String:          ' partitioning'
  - String:          ' on dimension '
  - Dim:             '1'
  - String:          .
...
--- !Passed
Pass:            reflow-array-partition
Name:            ArrayXform
DebugLoc:        { File: ../res/Lab1_FIR/src/fir.cpp, Line: 3, Column: 0 }
Function:        _Z8fir_wrapPiS_iS_
Args:            
  - String:          'Applying '
  - String:          array_partition
  - String:          ' to '''
  - UOName:          c
  - String:          ''':'
  - String:          ' '
  - Mode:            Complete
  - String:          ' partitioning'
  - String:          ' on dimension '
  - Dim:             '1'
  - String:          .
...
--- !Passed
Pass:            reflow-burst-inference
Name:            BurstInferred
DebugLoc:        { File: ../res/Lab1_FIR/src/fir.cpp, Line: 41, Column: 19 }
Function:        _Z8fir_wrapPiS_iS_
Args:            
  - String:          'Sequential '
  - Direction:       read
  - String:          ' of length '
  - Length:          '99'
  - String:          ' has been inferred'
  - String:          ' _XLX_SEP_ '
  - AccessID:        coef4seq
  - ArrayName:       coef
  - String:          ' '
  - BundleName:      gmem
  - String:          ' '
  - LoopName:        VITIS_LOOP_41_1
  - String:          ' '
  - LoopLoc:         '../res/Lab1_FIR/src/fir.cpp:41:19'
  - String:          ' '
  - Function:        'fir_wrap(int*, int*, int, int*)'
    DebugLoc:        { File: ../res/Lab1_FIR/src/fir.cpp, Line: 32, Column: 0 }
  - String:          ' '
  - String:          ' _XLX_SEP_ '
  - OrigAccess:      load
    DebugLoc:        { File: ../res/Lab1_FIR/src/fir.cpp, Line: 44, Column: 9 }
  - OrigDirection:   read
  - OrigID:          for.inc.load.6
...
--- !Passed
Pass:            reflow-burst-inference
Name:            BurstInferred
DebugLoc:        { File: ../res/Lab1_FIR/src/fir.cpp, Line: 47, Column: 19 }
Function:        _Z8fir_wrapPiS_iS_
Args:            
  - String:          'Sequential '
  - Direction:       read
  - String:          ' of '
  - Length:          variable
  - String:          ' length'
  - String:          ' has been inferred'
  - String:          ' _XLX_SEP_ '
  - AccessID:        x5seq
  - ArrayName:       x
  - String:          ' '
  - BundleName:      gmem
  - String:          ' '
  - LoopName:        VITIS_LOOP_47_2
  - String:          ' '
  - LoopLoc:         '../res/Lab1_FIR/src/fir.cpp:47:19'
  - String:          ' '
  - Function:        'fir_wrap(int*, int*, int, int*)'
    DebugLoc:        { File: ../res/Lab1_FIR/src/fir.cpp, Line: 32, Column: 0 }
  - String:          ' '
  - String:          ' _XLX_SEP_ '
  - OrigAccess:      load
    DebugLoc:        { File: ../res/Lab1_FIR/src/fir.cpp, Line: 50, Column: 11 }
  - OrigDirection:   read
  - OrigID:          for.inc8.load.8
...
--- !Passed
Pass:            reflow-burst-inference
Name:            BurstInferred
DebugLoc:        { File: ../res/Lab1_FIR/src/fir.cpp, Line: 47, Column: 19 }
Function:        _Z8fir_wrapPiS_iS_
Args:            
  - String:          'Sequential '
  - Direction:       write
  - String:          ' of '
  - Length:          variable
  - String:          ' length'
  - String:          ' has been inferred'
  - String:          ' _XLX_SEP_ '
  - AccessID:        y6seq
  - ArrayName:       'y'
  - String:          ' '
  - BundleName:      gmem
  - String:          ' '
  - LoopName:        VITIS_LOOP_47_2
  - String:          ' '
  - LoopLoc:         '../res/Lab1_FIR/src/fir.cpp:47:19'
  - String:          ' '
  - Function:        'fir_wrap(int*, int*, int, int*)'
    DebugLoc:        { File: ../res/Lab1_FIR/src/fir.cpp, Line: 32, Column: 0 }
  - String:          ' '
  - String:          ' _XLX_SEP_ '
  - OrigAccess:      store
    DebugLoc:        { File: ../res/Lab1_FIR/src/fir.cpp, Line: 51, Column: 6 }
  - OrigDirection:   write
  - OrigID:          for.inc8.store.12
...
--- !Missed
Pass:            reflow-burst-widen
Name:            GreaterOrEqualThreshold
DebugLoc:        { File: ../res/Lab1_FIR/src/fir.cpp, Line: 47, Column: 19 }
Function:        _Z8fir_wrapPiS_iS_
Args:            
  - String:          'Could not widen since type '
  - Type:            i32
  - String:          ' size is greater than or equal to the max_widen_bitwidth threshold of '
  - Threshold:       '0'
  - String:          ' _XLX_SEP_ '
  - OrigAccess:      call
    DebugLoc:        { File: ../res/Lab1_FIR/src/fir.cpp, Line: 47, Column: 19 }
  - OrigDirection:   read
  - OrigID:          x5seq
  - ArrayName:       x
  - String:          ' '
  - BundleName:      gmem
  - String:          ' '
  - LoopName:        VITIS_LOOP_47_2
  - String:          ' '
  - LoopLoc:         '../res/Lab1_FIR/src/fir.cpp:47:19'
  - String:          ' '
  - Function:        'fir_wrap(int*, int*, int, int*)'
    DebugLoc:        { File: ../res/Lab1_FIR/src/fir.cpp, Line: 32, Column: 0 }
  - String:          ' '
...
--- !Missed
Pass:            reflow-burst-widen
Name:            GreaterOrEqualThreshold
DebugLoc:        { File: ../res/Lab1_FIR/src/fir.cpp, Line: 47, Column: 19 }
Function:        _Z8fir_wrapPiS_iS_
Args:            
  - String:          'Could not widen since type '
  - Type:            i32
  - String:          ' size is greater than or equal to the max_widen_bitwidth threshold of '
  - Threshold:       '0'
  - String:          ' _XLX_SEP_ '
  - OrigAccess:      call
    DebugLoc:        { File: ../res/Lab1_FIR/src/fir.cpp, Line: 47, Column: 19 }
  - OrigDirection:   write
  - OrigID:          y6seq
  - ArrayName:       'y'
  - String:          ' '
  - BundleName:      gmem
  - String:          ' '
  - LoopName:        VITIS_LOOP_47_2
  - String:          ' '
  - LoopLoc:         '../res/Lab1_FIR/src/fir.cpp:47:19'
  - String:          ' '
  - Function:        'fir_wrap(int*, int*, int, int*)'
    DebugLoc:        { File: ../res/Lab1_FIR/src/fir.cpp, Line: 32, Column: 0 }
  - String:          ' '
...
--- !Missed
Pass:            reflow-burst-widen
Name:            GreaterOrEqualThreshold
DebugLoc:        { File: ../res/Lab1_FIR/src/fir.cpp, Line: 41, Column: 19 }
Function:        _Z8fir_wrapPiS_iS_
Args:            
  - String:          'Could not widen since type '
  - Type:            i32
  - String:          ' size is greater than or equal to the max_widen_bitwidth threshold of '
  - Threshold:       '0'
  - String:          ' _XLX_SEP_ '
  - OrigAccess:      call
    DebugLoc:        { File: ../res/Lab1_FIR/src/fir.cpp, Line: 41, Column: 19 }
  - OrigDirection:   read
  - OrigID:          coef4seq
  - ArrayName:       coef
  - String:          ' '
  - BundleName:      gmem
  - String:          ' '
  - LoopName:        VITIS_LOOP_41_1
  - String:          ' '
  - LoopLoc:         '../res/Lab1_FIR/src/fir.cpp:41:19'
  - String:          ' '
  - Function:        'fir_wrap(int*, int*, int, int*)'
    DebugLoc:        { File: ../res/Lab1_FIR/src/fir.cpp, Line: 32, Column: 0 }
  - String:          ' '
...
--- !Passed
Pass:            reflow-auto-inline-performance-driven
Name:            AutoInlinePerf
DebugLoc:        { File: ../res/Lab1_FIR/src/fir.cpp, Line: 50, Column: 2 }
Function:        _Z8fir_wrapPiS_iS_
Args:            
  - String:          'Automatically inlining function '''
  - Callee:          'fir(int*, int)'
    DebugLoc:        { File: ../res/Lab1_FIR/src/fir.cpp, Line: 6, Column: 0 }
  - String:          ''' to improve effectiveness of pipeline pragma in function '''
  - Caller:          'fir_wrap(int*, int*, int, int*)'
    DebugLoc:        { File: ../res/Lab1_FIR/src/fir.cpp, Line: 32, Column: 0 }
  - String:          ''''
...
--- !Passed
Pass:            reflow-burst-summary
Name:            BurstInferredVerboseSummary
DebugLoc:        { File: ../res/Lab1_FIR/src/fir.cpp, Line: 41, Column: 19 }
Function:        _Z8fir_wrapPiS_iS_
Args:            
  - String:          'Multiple burst '
  - Direction:       reads
  - String:          ' of length '
  - Length:          '99'
  - String:          ' and bit width '
  - Width:           '32'
  - String:          ' has been inferred.'
  - String:          ' These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.'
  - String:          ' _XLX_SEP_ '
  - AccessID:        seq
  - ArrayName:       ''
  - String:          ' '
  - BundleName:      gmem
  - String:          ' '
  - LoopName:        VITIS_LOOP_41_1
  - String:          ' '
  - LoopLoc:         '../res/Lab1_FIR/src/fir.cpp:41:19'
  - String:          ' '
  - Function:        'fir_wrap(int*, int*, int, int*)'
    DebugLoc:        { File: ../res/Lab1_FIR/src/fir.cpp, Line: 32, Column: 0 }
  - String:          ' '
...
--- !Passed
Pass:            reflow-burst-summary
Name:            BurstInferredSummary
DebugLoc:        { File: ../res/Lab1_FIR/src/fir.cpp, Line: 41, Column: 19 }
Function:        _Z8fir_wrapPiS_iS_
Args:            
  - String:          'Multiple burst '
  - Direction:       reads
  - String:          ' of length '
  - Length:          '99'
  - String:          ' and bit width '
  - Width:           '32'
  - String:          ' in loop '''
  - LoopName:        VITIS_LOOP_41_1
  - String:          '''('
  - LoopLoc:         '../res/Lab1_FIR/src/fir.cpp:41:19'
  - String:          ')'
  - String:          ' has been inferred on bundle '''
  - BundleName:      gmem
  - String:          '''.'
  - String:          ' These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.'
...
--- !Passed
Pass:            reflow-burst-summary
Name:            BurstInferredVerboseSummary
DebugLoc:        { File: ../res/Lab1_FIR/src/fir.cpp, Line: 47, Column: 19 }
Function:        _Z8fir_wrapPiS_iS_
Args:            
  - String:          'Multiple burst '
  - Direction:       reads
  - String:          ' of '
  - Length:          variable
  - String:          ' length and bit width '
  - Width:           '32'
  - String:          ' has been inferred.'
  - String:          ' These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.'
  - String:          ' _XLX_SEP_ '
  - AccessID:        seq1
  - ArrayName:       ''
  - String:          ' '
  - BundleName:      gmem
  - String:          ' '
  - LoopName:        VITIS_LOOP_47_2
  - String:          ' '
  - LoopLoc:         '../res/Lab1_FIR/src/fir.cpp:47:19'
  - String:          ' '
  - Function:        'fir_wrap(int*, int*, int, int*)'
    DebugLoc:        { File: ../res/Lab1_FIR/src/fir.cpp, Line: 32, Column: 0 }
  - String:          ' '
...
--- !Passed
Pass:            reflow-burst-summary
Name:            BurstInferredSummary
DebugLoc:        { File: ../res/Lab1_FIR/src/fir.cpp, Line: 47, Column: 19 }
Function:        _Z8fir_wrapPiS_iS_
Args:            
  - String:          'Multiple burst '
  - Direction:       reads
  - String:          ' of '
  - Length:          variable
  - String:          ' length and bit width '
  - Width:           '32'
  - String:          ' in loop '''
  - LoopName:        VITIS_LOOP_47_2
  - String:          '''('
  - LoopLoc:         '../res/Lab1_FIR/src/fir.cpp:47:19'
  - String:          ')'
  - String:          ' has been inferred on bundle '''
  - BundleName:      gmem
  - String:          '''.'
  - String:          ' These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.'
...
--- !Passed
Pass:            reflow-burst-summary
Name:            BurstInferredVerboseSummary
DebugLoc:        { File: ../res/Lab1_FIR/src/fir.cpp, Line: 47, Column: 19 }
Function:        _Z8fir_wrapPiS_iS_
Args:            
  - String:          'Multiple burst '
  - Direction:       writes
  - String:          ' of '
  - Length:          variable
  - String:          ' length and bit width '
  - Width:           '32'
  - String:          ' has been inferred.'
  - String:          ' These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.'
  - String:          ' _XLX_SEP_ '
  - AccessID:        seq2
  - ArrayName:       ''
  - String:          ' '
  - BundleName:      gmem
  - String:          ' '
  - LoopName:        VITIS_LOOP_47_2
  - String:          ' '
  - LoopLoc:         '../res/Lab1_FIR/src/fir.cpp:47:19'
  - String:          ' '
  - Function:        'fir_wrap(int*, int*, int, int*)'
    DebugLoc:        { File: ../res/Lab1_FIR/src/fir.cpp, Line: 32, Column: 0 }
  - String:          ' '
...
--- !Passed
Pass:            reflow-burst-summary
Name:            BurstInferredSummary
DebugLoc:        { File: ../res/Lab1_FIR/src/fir.cpp, Line: 47, Column: 19 }
Function:        _Z8fir_wrapPiS_iS_
Args:            
  - String:          'Multiple burst '
  - Direction:       writes
  - String:          ' of '
  - Length:          variable
  - String:          ' length and bit width '
  - Width:           '32'
  - String:          ' in loop '''
  - LoopName:        VITIS_LOOP_47_2
  - String:          '''('
  - LoopLoc:         '../res/Lab1_FIR/src/fir.cpp:47:19'
  - String:          ')'
  - String:          ' has been inferred on bundle '''
  - BundleName:      gmem
  - String:          '''.'
  - String:          ' These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.'
...
