#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed May 26 19:06:28 2021
# Process ID: 39012
# Current directory: D:/Hyun/soc_proj/tetris
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent31992 D:\Hyun\soc_proj\tetris\tetris.xpr
# Log file: D:/Hyun/soc_proj/tetris/vivado.log
# Journal file: D:/Hyun/soc_proj/tetris\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Hyun/soc_proj/tetris/tetris.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Hyun/soc_proj/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 788.625 ; gain = 114.852
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed May 26 19:07:23 2021] Launched synth_1...
Run output will be captured here: D:/Hyun/soc_proj/tetris/tetris.runs/synth_1/runme.log
[Wed May 26 19:07:23 2021] Launched impl_1...
Run output will be captured here: D:/Hyun/soc_proj/tetris/tetris.runs/impl_1/runme.log
open_bd_design {D:/Hyun/soc_proj/tetris/tetris.srcs/sources_1/bd/system/system.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:user:textlcd:1.0 - textlcd_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:user:pushbutton:1.0 - pushbutton_0
Adding component instance block -- xilinx.com:user:TFTLCD_NEW:1.0 - TFTLCD_NEW_0
Adding component instance block -- xilinx.com:user:seven_seg:1.0 - seven_seg_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_0(clk) and /textlcd_0/lcdclk(undef)
Successfully read diagram <system> from BD file <D:/Hyun/soc_proj/tetris/tetris.srcs/sources_1/bd/system/system.bd>
delete_bd_objs [get_bd_nets TFTLCD_CLK_0_1] [get_bd_ports TFTLCD_CLK_0]
delete_bd_objs [get_bd_nets TFTLCD_nRESET_0_1] [get_bd_ports TFTLCD_nRESET_0]
connect_bd_net [get_bd_ports clk_0] [get_bd_pins TFTLCD_NEW_0/TFTLCD_CLK]
connect_bd_net [get_bd_ports resetn_0] [get_bd_pins TFTLCD_NEW_0/TFTLCD_nRESET]
WARNING: [BD 41-1731] Type mismatch between connected pins: /resetn_0(rst) and /TFTLCD_NEW_0/TFTLCD_nRESET(undef)
save_bd_design
Wrote  : <D:\Hyun\soc_proj\tetris\tetris.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/Hyun/soc_proj/tetris/tetris.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 26 19:14:13 2021...
