###############################################################
#  Generated by:      Cadence Innovus 21.35-s114_1
#  OS:                Linux x86_64(Host ID it002028.item.uni-bremen.de)
#  Generated on:      Thu Sep 12 17:00:54 2024
#  Design:            ibex_core
#  Command:           report_ccopt_clock_trees -file ./reports/design_ibex_core/cts/clock_trees.rpt
###############################################################

Clock DAG stats:
================

---------------------------------------------------------
Cell type                 Count    Area       Capacitance
---------------------------------------------------------
Buffers                     66      94.786       0.059
Inverters                    0       0.000       0.000
Integrated Clock Gates      33     157.584       0.038
Discrete Clock Gates         1       1.411       0.001
Clock Logic                  0       0.000       0.000
All                        100     253.781       0.098
---------------------------------------------------------


Clock DAG sink counts:
======================

-------------------------
Sink type           Count
-------------------------
Regular              928
Enable Latch           1
Load Capacitance       0
Antenna Diode          0
Node Sink              0
Total                929
-------------------------


Clock DAG wire lengths:
=======================

--------------------
Type     Wire Length
--------------------
Top          0.000
Trunk     1580.740
Leaf      4389.845
Total     5970.585
--------------------


Clock DAG hp wire lengths:
==========================

-----------------------
Type     hp Wire Length
-----------------------
Top            0.000
Trunk       1286.950
Leaf        2869.775
Total       4156.725
-----------------------


Clock DAG capacitances:
=======================

--------------------------------
Type     Gate     Wire     Total
--------------------------------
Top      0.000    0.000    0.000
Trunk    0.097    0.158    0.255
Leaf     0.612    0.384    0.996
Total    0.709    0.542    1.251
--------------------------------


Clock DAG sink capacitances:
============================

-----------------------------------------------
Total    Average    Std. Dev.    Min      Max
-----------------------------------------------
0.611     0.001       0.000      0.001    0.001
-----------------------------------------------


Clock DAG net violations:
=========================

--------------------------------------------------------------------------------------------
Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
--------------------------------------------------------------------------------------------
Remaining Transition    ns         1       0.004       0.000      0.004    [0.004]
--------------------------------------------------------------------------------------------


Clock DAG primary half-corner transition distribution:
======================================================

--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                Over Target
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.150      35       0.060       0.032      0.025    0.154    {30 <= 0.090ns, 2 <= 0.120ns, 1 <= 0.135ns, 0 <= 0.142ns, 1 <= 0.150ns}     {1 <= 0.158ns, 0 <= 0.165ns, 0 <= 0.180ns, 0 <= 0.225ns, 0 > 0.225ns}
Leaf        0.150      66       0.099       0.024      0.035    0.149    {19 <= 0.090ns, 36 <= 0.120ns, 5 <= 0.135ns, 4 <= 0.142ns, 2 <= 0.150ns}                                      -
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Clock DAG library cell distribution:
====================================

---------------------------------------------------
Name                  Type      Inst     Inst Area 
                                Count    (um^2)
---------------------------------------------------
BUFFD6BWP12T40M1P     buffer      3         9.173
BUFFD3BWP12T40M1P     buffer      2         3.293
BUFFXD2BWP12T40M1P    buffer     53        74.794
BUFFXD1BWP12T40M1P    buffer      4         3.763
BUFFXD0BWP12T40M1P    buffer      4         3.763
CKLNQD6BWP12T40M1P    icg         1         6.821
CKLNQD2BWP12T40M1P    icg         1         4.939
CKLNQD1BWP12T40M1P    icg        31       145.824
AN2D1BWP12T40M1P      dcg         1         1.411
---------------------------------------------------



Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.

Clock Tree Summary:
===================

----------------------------------------------------------------------------------------------------------------------
Clock Tree  Clock  Bufs  Invs  Other  Max       Max     Max      Max          Standard   Wire   Gate   Clock Tree Root
Name        Gates              Clock  Non-leaf  Leaf    Length   Source-sink  cell area  cap    cap    
                               Cells  Fanout    Fanout  (um)     Resistance   (um^2)     (pF)   (pF)   
                                                                 (Ohms)                                
----------------------------------------------------------------------------------------------------------------------
clk_i        34     66    0      0       19       20    226.245    9387.16     253.781   0.542  0.709  clk_i
----------------------------------------------------------------------------------------------------------------------

Clock Sink Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------
Clock Tree  Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
Name        exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                                          Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------------------
clk_i            0             0             0            0           0          0        927       0       0       1         0         1
-------------------------------------------------------------------------------------------------------------------------------------------

Summary across all clock trees:
===============================

------------------------------------------------------------------------------------------------------------
Clock  Bufs  Invs  Other  Max       Average   Max     Average  Max      Max          Standard   Wire   Gate
Gates              Clock  Non-leaf  Non-leaf  Leaf    Leaf     Length   Source-sink  cell area  cap    cap
                   Cells  Fanout    Fanout    Fanout  Fanout   (um)     Resistance   (um^2)     (pF)   (pF)
                                                                        (Ohms)                         
------------------------------------------------------------------------------------------------------------
 34     66    0      0       19     2.82857     20    14.0909  226.245    938.716     253.781   0.542  0.709
------------------------------------------------------------------------------------------------------------

Clock Sink Summary across all clock trees:
==========================================

-------------------------------------------------------------------------------------------------------------------------------
Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                              Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------
     0             0             0            0           0          0        927       0       0       1         0         1
-------------------------------------------------------------------------------------------------------------------------------

Physical metrics across all clock trees:
========================================

-----------------------------------------------------------------------
Metric                               Minimum  Average  Maximum  Std.dev
-----------------------------------------------------------------------
Source-sink routed net length (um)    0.140    35.149  226.245   36.091
Source-sink manhattan distance (um)   0.700    32.654  226.225   34.168
Source-sink resistance (Ohm)          0.616   185.604  938.716  150.846
-----------------------------------------------------------------------

Transition distribution for half-corner default:both.late:
==========================================================

--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                Over Target
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.150      35       0.060       0.032      0.025    0.154    {30 <= 0.090ns, 2 <= 0.120ns, 1 <= 0.135ns, 0 <= 0.142ns, 1 <= 0.150ns}     {1 <= 0.158ns, 0 <= 0.165ns, 0 <= 0.180ns, 0 <= 0.225ns, 0 > 0.225ns}
Leaf        0.150      66       0.099       0.024      0.035    0.149    {19 <= 0.090ns, 36 <= 0.120ns, 5 <= 0.135ns, 4 <= 0.142ns, 2 <= 0.150ns}                                      -
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Count of violations across all clock trees:
===========================================

---------------------------------------------------------------------------------------
Clock Tree  # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
Name        violations         violations        violations    violations    violations
---------------------------------------------------------------------------------------
clk_i               0                 0               0             0            3
---------------------------------------------------------------------------------------
Total               0                 0               0             0            3
---------------------------------------------------------------------------------------

Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.

Found a total of 0 clock tree pins with max capacitance violations.
Found a total of 0 clock tree nets with max resistance violations.
Found a total of 0 clock tree nets with max length violations.
Found a total of 0 clock tree nets with max fanout violations.
Found a total of 3 clock tree pins with a slew violation.

Slew violation summary across all clock trees - Top 3 violating pins:
=====================================================================

Target and measured clock slews (in ns):

---------------------------------------------------------------------------------------------
Half corner        Violation  Slew    Slew      Dont   Ideal  Target    Pin
                   amount     target  achieved  touch  net?   source    
                                                net?                    
---------------------------------------------------------------------------------------------
default:both.late    0.004    0.150    0.154    N      N      explicit  CTS_ccl_a_buf_00057/I
default:both.late    0.004    0.150    0.154    N      N      explicit  CTS_ccl_a_buf_00056/I
default:both.late    0.004    0.150    0.154    N      N      explicit  g131/Z
---------------------------------------------------------------------------------------------

Target sources:
auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.
explicit - target is explicitly set via target_max_trans property.
pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
liberty explicit - target is explicitly set via max_transition from liberty library.

Found 0 pins on nets marked dont_touch that have slew violations.
Found 0 pins on nets marked dont_touch that do not have slew violations.
Found 0 pins on nets marked ideal_network that have slew violations.
Found 0 pins on nets marked ideal_network that do not have slew violations.


Report for clock tree: clk_i:
=============================

Clock Tree Gating Structure (Logical):

# Full cycle clock gates   :  34
Minimum clock gating depth :   2
Maximum clock gating depth :   2
Clock gate area (um^2)     : 158.995

Clock Tree Buffering Structure (Logical):

# Buffers             : 66
# Inverters           :  0
  Total               : 66
Minimum depth         :  6
Maximum depth         :  9
Buffering area (um^2) : 94.786

Clock Tree Level Structure (Logical):

-----------------------------------------------------------------
Level  Full   Posedge  Negedge  Memory  Enable  Non enable  Other
       Cycle  Flops    Flops    Clock   Latch   Latch       Sinks
                                Pins    Sinks   Sinks       
-----------------------------------------------------------------
root     1        2       0       0       1         0         1
  1     33       31       0       0       0         0         0
  2      0      894       0       0       0         0         0
-----------------------------------------------------------------
Total   34      927       0       0       1         0         1
-----------------------------------------------------------------

Target and measured clock slews (in ns):

-----------------------------------------------------------------------------------------------------------------------------
Timing Corner       Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew    Leaf Slew  Trunk Slew   Trunk Slew
                    Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type  Target     Target Type  Target
-----------------------------------------------------------------------------------------------------------------------------
default:both.early     0.149          0.092         0.154          0.099      ignored          -      ignored          -
default:both.late      0.149          0.092         0.154          0.099      explicit      0.150     explicit     *0.150
-----------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.

