5 10 101 3 *
8 /Users/trevorw/projects/devel/covered/diags/verilog -t main -vcd define6.vcd -o define6.cdd -v define6.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" define6.v 18 43 1
2 1 0 0 0 1 1000 0 0 2 1 a
2 2 0 0 0 29 1000 1 0 1 18 0 1 0 0 0 0
2 3 22 70008 1 45 1002 2 0 1 18 0 1 0 0 0 0
2 4 24 40008 0 0 21010 0 0 2 16 0 0
2 5 23 80008 0 1 1002 0 0 2 1 a
2 6 24 0 0 2d 1022 4 5 1 18 0 1 0 0 0 0
2 7 26 40008 0 0 21010 0 0 2 16 1 0
2 8 26 0 0 2d 1022 7 5 1 18 0 1 0 0 0 0
2 9 28 40008 0 0 21010 0 0 2 16 2 0
2 10 28 0 0 2d 1022 9 5 1 18 0 1 0 0 0 0
2 11 30 40008 0 0 21010 0 0 2 16 3 0
2 12 30 0 0 2d 1022 11 5 1 18 0 1 0 0 0 0
2 13 31 b000f 0 0 21010 0 0 2 16 2 0
2 14 31 70007 0 1 1400 0 0 2 1 b
2 15 31 7000f 0 37 22 13 14
2 16 29 b000f 0 0 21010 0 0 2 16 1 0
2 17 29 70007 0 1 1400 0 0 2 1 b
2 18 29 7000f 0 37 22 16 17
2 19 27 b000f 0 0 21010 0 0 2 16 0 0
2 20 27 70007 0 1 1400 0 0 2 1 b
2 21 27 7000f 0 37 22 19 20
2 22 25 1d001d 0 0 1010 0 0 32 48 3 0
2 23 25 b000b 0 0 1010 0 0 32 48 2 0
2 24 25 b001d 0 6 1030 22 23 2 18 0 3 0 0 0 0
2 25 25 70007 0 1 1400 0 0 2 1 b
2 26 25 7001d 0 37 22 24 25
1 a 20 7000a 1 0 1 0 2 17 0 3 0 0 0
1 b 20 87000d 1 0 1 0 2 17 0 3 0 0 0
4 15 6 3 3
4 12 4 15 3
4 18 6 3 3
4 10 0 18 12
4 21 6 3 3
4 8 0 21 10
4 26 6 3 3
4 6 0 26 8
4 3 1 6 0
3 1 main.$u0 "main.$u0" define6.v 0 41 1
