INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/Digital-Logic-Lab/Lab.7/step3/step3.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/Digital-Logic-Lab/Lab.7/step3/step3.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/Digital-Logic-Lab/Lab.7/step3/step3.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Code/Digital-Logic-Lab/Lab.7/step3/step3.srcs/sources_1/new/test.v:31]
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Code/Digital-Logic-Lab/Lab.7/step3/step3.srcs/sources_1/new/test.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/Digital-Logic-Lab/Lab.7/step3/step3.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
