
# Messages from "go new"


# Messages from "go analyze"

# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 9.87 seconds, memory usage 1641332kB, peak memory usage 1641332kB (SOL-9)
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/ntt_flat/src/ntt.cpp" (CRD-1)
Pragma 'hls_design<top>' detected on routine 'ntt_flat' (CIN-6)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/ntt_flat/src/ntt.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/ntt_flat/src/ntt.cpp" (CRD-1)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
go compile
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/ntt_flat/src/utils.cpp /home/jd4691/research/NTT_CPU/ntt_flat/src/ntt.cpp (CIN-69)
Source file analysis completed (CIN-68)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/ntt_flat/src/ntt.cpp" (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/ntt_flat/src/utils.cpp /home/jd4691/research/NTT_CPU/ntt_flat/src/ntt.cpp (CIN-69)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/ntt_flat/src/ntt.cpp" (CRD-1)
# Info: Completed transformation 'new' on solution 'solution.v1': elapsed time 8.15 seconds, memory usage 1641332kB, peak memory usage 1641332kB (SOL-9)
/INPUTFILES/2
# Error: Compilation aborted (CIN-5)
# Error: argument of type "DATA_TYPE (*)[1024]" is incompatible with parameter of type "DATA_TYPE *" (CRD-167)
option set Input/TargetPlatform x86_64
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/ntt_flat/src/ntt.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Error:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/ntt_flat/src/ntt.cpp" (CRD-167)
solution file add ./src/ntt.cpp
solution file add ./src/utils.cpp
/INPUTFILES/1
# Error: go analyze: Failed analyze
Moving session transcript to file "/home/jd4691/research/NTT_CPU/ntt_flat/catapult.log"
c++11
option set Input/CppStandard c++11
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
go compile

# Messages from "go compile"

# Info: Design complexity at end of 'compile': Total ops = 92, Real ops = 40, Vars = 28 (SOL-21)
# Info: Completed transformation 'compile' on solution 'ntt_flat.v1': elapsed time 4.65 seconds, memory usage 1641332kB, peak memory usage 1641332kB (SOL-9)
# Info: CDesignChecker Shell script written to '/home/jd4691/research/NTT_CPU/ntt_flat/Catapult_1/ntt_flat.v1/CDesignChecker/design_checker.sh'
Design 'ntt_flat' was read (SOL-1)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
Inlining routine 'operator-<20, false>' (CIN-14)
Inlining routine 'operator<=<20, false>' (CIN-14)
Inlining routine 'operator<<<33, true>' (CIN-14)
Inlining routine 'operator-<20, false>' (CIN-14)
Synthesizing routine 'ntt_flat' (CIN-13)
Found top design routine 'ntt_flat' specified by directive (CIN-52)
Inlining routine 'operator<<20, false>' (CIN-14)
Inlining routine 'ntt_flat' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator>><20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Generating synthesis internal form... (CIN-3)
# Info: Starting transformation 'compile' on solution 'ntt_flat.v1' (SOL-8)
INOUT port 'twiddle_h' is only used as an input. (OPT-10)
INOUT port 'twiddle' is only used as an input. (OPT-10)
Loop '/ntt_flat/core/STAGE_LOOP' iterated at most 10 times. (LOOP-2)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
INOUT port 'vec' is only used as an input. (OPT-10)
Loop '/ntt_flat/core/INNER_LOOP' iterated at most 512 times. (LOOP-2)
Optimizing block '/ntt_flat' ... (CIN-4)
Loop '/ntt_flat/core/for' iterated at most 1024 times. (LOOP-2)

# Messages from "go libraries"

# Info: Completed transformation 'libraries' on solution 'ntt_flat.v1': elapsed time 1.09 seconds, memory usage 1641852kB, peak memory usage 1641852kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 92, Real ops = 40, Vars = 28 (SOL-21)
solution library add mgc_Xilinx-VIRTEX-7-1_beh -- -rtlsyntool Vivado -manufacturer Xilinx -family VIRTEX-7 -speed -1 -part xc7vx485tffg1157-1
Reading component library '$MGC_HOME/pkgs/ccs_xilinx/Xilinx_RAMS.lib' [Xilinx_RAMS]... (LIB-49)
go libraries
Reading component library '$MGC_HOME/pkgs/ccs_xilinx/mgc_Xilinx-VIRTEX-7-1_beh.lib' [mgc_Xilinx-VIRTEX-7-1_beh]... (LIB-49)
solution library add amba
Reading component library '$MGC_HOME/pkgs/ccs_libs/interfaces/amba/amba.lib' [amba]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/mgc_ioport.lib' [mgc_ioport]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/ccs_ioport.lib' [ccs_ioport]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/cds_assert/assert_mods.lib' [assert_mods]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/cds_assert/assert_ops.lib' [ASSERT_OPS]... (LIB-49)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Starting transformation 'libraries' on solution 'ntt_flat.v1' (SOL-8)
Reading component library '$MGC_HOME/pkgs/siflibs/stdops.lib' [STDOPS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
solution library add Xilinx_RAMS

# Messages from "go assembly"

# Info: Design complexity at end of 'assembly': Total ops = 92, Real ops = 40, Vars = 28 (SOL-21)
# Info: Completed transformation 'assembly' on solution 'ntt_flat.v1': elapsed time 0.15 seconds, memory usage 1642472kB, peak memory usage 1642472kB (SOL-9)
directive set -CLOCKS {clk {-CLOCK_PERIOD 200 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 100 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# Info: Starting transformation 'assembly' on solution 'ntt_flat.v1' (SOL-8)
go assembly
/CLOCKS {clk {-CLOCK_PERIOD 200 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 100 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}

# Messages from "go architect"

# Info: Completed transformation 'loops' on solution 'ntt_flat.v1': elapsed time 0.07 seconds, memory usage 1642472kB, peak memory usage 1642472kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 104, Real ops = 40, Vars = 34 (SOL-21)
/ntt_flat/core/INNER_LOOP/PIPELINE_INIT_INTERVAL 2
Loop '/ntt_flat/core/INNER_LOOP' is left rolled. (LOOP-4)
directive set /ntt_flat/core/INNER_LOOP -PIPELINE_INIT_INTERVAL 2
Loop '/ntt_flat/core/for' is left rolled. (LOOP-4)
# Info: Starting transformation 'loops' on solution 'ntt_flat.v1' (SOL-8)
Loop '/ntt_flat/core/main' is left rolled. (LOOP-4)
go allocate
Loop '/ntt_flat/core/STAGE_LOOP' is left rolled. (LOOP-4)
# Info: Design complexity at end of 'memories': Total ops = 104, Real ops = 40, Vars = 34 (SOL-21)
# Info: Completed transformation 'memories' on solution 'ntt_flat.v1': elapsed time 1.34 seconds, memory usage 1642472kB, peak memory usage 1642472kB (SOL-9)
Memory Resource '/ntt_flat/twiddle:rsc' (from var: twiddle) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc' (from var: result) mapped to 'amba.ccs_axi4_slave_mem' (size: 11264 x 32). (MEM-4)
Memory Resource '/ntt_flat/vec:rsc' (from var: vec) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 32). (MEM-4)
# Info: Starting transformation 'memories' on solution 'ntt_flat.v1' (SOL-8)
I/O-Port Resource '/ntt_flat/r:rsc' (from var: r) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
I/O-Port Resource '/ntt_flat/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
Memory Resource '/ntt_flat/twiddle_h:rsc' (from var: twiddle_h) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 32). (MEM-4)
# Info: Completed transformation 'cluster' on solution 'ntt_flat.v1': elapsed time 0.04 seconds, memory usage 1642472kB, peak memory usage 1642472kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 104, Real ops = 40, Vars = 34 (SOL-21)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Starting transformation 'cluster' on solution 'ntt_flat.v1' (SOL-8)
# Info: Design complexity at end of 'architect': Total ops = 136, Real ops = 43, Vars = 43 (SOL-21)
# Info: Completed transformation 'architect' on solution 'ntt_flat.v1': elapsed time 1.22 seconds, memory usage 1642472kB, peak memory usage 1642472kB (SOL-9)
Design 'ntt_flat' contains '43' real operations. (SOL-11)
# Info: Starting transformation 'architect' on solution 'ntt_flat.v1' (SOL-8)

# Messages from "go allocate"

# Info: Design complexity at end of 'allocate': Total ops = 136, Real ops = 43, Vars = 43 (SOL-21)
# Info: Completed transformation 'allocate' on solution 'ntt_flat.v2': elapsed time 0.58 seconds, memory usage 1642464kB, peak memory usage 1642472kB (SOL-9)
Prescheduled LOOP '/ntt_flat/core/core:rlp' (0 c-steps) (SCHD-7)
Prescheduled LOOP '/ntt_flat/core/main' (2 c-steps) (SCHD-7)
# Info: Initial schedule of SEQUENTIAL '/ntt_flat/core': Latency = 12337, Area (Datapath, Register, Total) = 12674.18, 0.00, 12674.18 (CRAAS-11)
Prescheduled SEQUENTIAL '/ntt_flat/core' (total length 22550 c-steps) (SCHD-8)
Prescheduled LOOP '/ntt_flat/core/INNER_LOOP' (4 c-steps) (SCHD-7)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
Prescheduled LOOP '/ntt_flat/core/for' (2 c-steps) (SCHD-7)
Prescheduled LOOP '/ntt_flat/core/STAGE_LOOP' (2 c-steps) (SCHD-7)
Netlist written to file 'schedule.gnt' (NET-4)
# Info: Final schedule of SEQUENTIAL '/ntt_flat/core': Latency = 12337, Area (Datapath, Register, Total) = 10230.18, 0.00, 10230.18 (CRAAS-12)
At least one feasible schedule exists. (CRAAS-9)
Resource allocation and scheduling done. (CRAAS-2)
/ntt_flat/core/core:rlp/main/STAGE_LOOP/INNER_LOOP/butterFly:f1:read_mem(result:rsc.@)/IGNORE_DEPENDENCY_FROM {butterFly:write_mem(result:rsc.@) butterFly:write_mem(result:rsc.@)#1}
ignore_memory_precedences -from  butterFly:write_mem(result:rsc.@)* -to butterFly:f1:read_mem(result:rsc.@)*
/ntt_flat/core/core:rlp/main/STAGE_LOOP/INNER_LOOP/butterFly:f2:read_mem(result:rsc.@)/IGNORE_DEPENDENCY_FROM {butterFly:write_mem(result:rsc.@) butterFly:write_mem(result:rsc.@)#1}
# Info: CDesignChecker Shell script written to '/home/jd4691/research/NTT_CPU/ntt_flat/Catapult_1/ntt_flat.v2/CDesignChecker/design_checker.sh'
# Info: Branching solution 'ntt_flat.v2' at state 'architect' (PRJ-2)
# Warning: Process 'core' has IGNORE_DEPENDENCY_FROM directives (potentially created from ignore_memory_precedence commands).  The command was refined to be dependent on the order of the arguments.  Please verify the correctness of the argument order.  See also the command's documentation. (MEM-52)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: Starting transformation 'allocate' on solution 'ntt_flat.v2' (SOL-8)
# Info: Select qualified components for data operations ... (CRAAS-3)
Performing concurrent resource allocation and scheduling on '/ntt_flat/core' (CRAAS-1)
/ntt_flat/core/core:rlp/main/STAGE_LOOP/INNER_LOOP/butterFly:f1:read_mem(result:rsc.@)/IGNORE_DEPENDENCY_FROM {butterFly:write_mem(result:rsc.@) butterFly:write_mem(result:rsc.@)#1}
ignore_memory_precedences -from  butterFly:write_mem(result:rsc.@)* -to butterFly:f2:read_mem(result:rsc.@)*
go allocate
/ntt_flat/core/core:rlp/main/STAGE_LOOP/INNER_LOOP/butterFly:f2:read_mem(result:rsc.@)/IGNORE_DEPENDENCY_FROM {butterFly:write_mem(result:rsc.@) butterFly:write_mem(result:rsc.@)#1}
   from operation MUX "modulo_add:mux" with delay  0.09 (SCHD-6)
 ntt.cpp(13,0,0): chained data dependency with delay of 1.20457 at time 42cy+4.635 (SCHD-6)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# Error:   MEMORYWRITE "butterFly:write_mem(result:rsc.@)#1" ntt.cpp(47,4,14) (BASIC-25)
# Error: Schedule failed, sequential delay violated. List of sequential operations and dependencies: (SCHD-20)
# Info: Starting transformation 'allocate' on solution 'ntt_flat.v1' (SOL-8)
   from operation ACCU "modulo_add:acc#1" with delay  1.47 (SCHD-6)
 ntt.cpp(13,13,1): chained data dependency at time 42cy+3.165 (SCHD-6)
# Info: Select qualified components for data operations ... (CRAAS-3)
 ntt.cpp(12,38,4): chained data dependency at time 42cy+3.165 (SCHD-6)
Performing concurrent resource allocation and scheduling on '/ntt_flat/core' (CRAAS-1)
   mapped to "mgc_Xilinx-VIRTEX-7-1_beh.mgc_add(33,0,32,0,33)" (SCHD-6)
 ntt.cpp(13,13,1): chained data dependency at time 42cy+4.635 (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-7-1_beh.mgc_mux(32,1,2)" (SCHD-6)
   with output variable "modulo_add:slc()(32).svs" (SCHD-6)
   from operation READSLICE READSLICE "modulo_add:slc()(32)" (SCHD-6)
 ntt.cpp(44,19,12): chained data dependency at time 41cy+160 (SCHD-6)
ignore_memory_precedences -from  butterFly:write_mem(vec:rsc(*)(0).@)* -to butterFly:f2:read_mem(vec:rsc(*)(0).@)*
   with output variable "modulo_add:base.sva" (SCHD-6)
# Error: Design 'ntt_flat' could not schedule partition '/ntt_flat/core' - could not schedule even with unlimited resources
   mapped to "amba.ccs_axi4_slave_mem(6,0,11264,32,32,14,0,0,14,32,1,1,1,0,0)" (SCHD-6)
# Error: ignore_memory_precedences: No matches for 'from' operation 'butterFly:write_mem(vec:rsc(*)(0).@)*'
   from operation MEMORYREAD "butterFly:f1:read_mem(result:rsc.@)" with delay  1.71 (SCHD-6)
ignore_memory_precedences -from  butterFly:write_mem(vec:rsc(*)(0).@)* -to butterFly:f1:read_mem(vec:rsc(*)(0).@)*
 ntt.cpp(46,35,1): chained data dependency at time 42cy+1.71 (SCHD-6)
Netlist written to file 'schedule.gnt' (NET-4)
   from operation NOT NOT "butterFly:not" (SCHD-6)
   with output variable "result:rsc.@" (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-7-1_beh.mgc_add(32,0,32,0,32)" (SCHD-6)
# Info: Design complexity at end of 'architect': Total ops = 136, Real ops = 43, Vars = 43 (SOL-21)
   from operation ACCU "butterFly:acc#1" with delay  1.455 (SCHD-6)
# Info: Completed transformation 'architect' on solution 'ntt_flat.v1': elapsed time 0.21 seconds, memory usage 1642472kB, peak memory usage 1642472kB (SOL-9)
 ntt.cpp(46,4,14): chained data dependency at time 42cy+160 (SCHD-6)
   with output variable "result:rsc.@" (SCHD-6)
   mapped to "amba.ccs_axi4_slave_mem(6,0,11264,32,32,14,0,0,14,32,1,1,1,0,0)" (SCHD-6)
   from operation MEMORYWRITE "butterFly:write_mem(result:rsc.@)" with delay  1.15 (SCHD-6)
 ntt.cpp(47,4,14): chained feedback data dependency with delay of 0.76 at time 42cy+160 (SCHD-6)
File '$PROJECT_HOME/directives.tcl' saved
   with output variable "butterFly:f1.sva" (SCHD-6)
File '$PROJECT_HOME/directives.tcl' saved
   mapped to "amba.ccs_axi4_slave_mem(6,0,11264,32,32,14,0,0,14,32,1,1,1,0,0)" (SCHD-6)
ignore_memory_precedences -from  butterFly:write_mem(result:rsc.@)* -to butterFly:f2:read_mem(result:rsc.@)*
   from operation MEMORYWRITE "butterFly:write_mem(result:rsc.@)#1" with delay  1.15 (SCHD-6)
ignore_memory_precedences -from  butterFly:write_mem(result:rsc.@)* -to butterFly:f1:read_mem(result:rsc.@)*
# Error:   MEMORYWRITE "butterFly:write_mem(result:rsc.@)" ntt.cpp(46,4,14) (BASIC-25)
# Error:   MEMORYREAD "butterFly:f1:read_mem(result:rsc.@)" ntt.cpp(44,19,12) (BASIC-25)

# Messages from "go schedule"

# Info: Design complexity at end of 'schedule': Total ops = 1485, Real ops = 132, Vars = 954 (SOL-21)
# Info: Completed transformation 'schedule' on solution 'ntt_flat.v2': elapsed time 13.47 seconds, memory usage 1707492kB, peak memory usage 1707492kB (SOL-9)
Global signal 'result:rsc.WUSER' added to design 'ntt_flat' for component 'result:rsci' (LIB-3)
Global signal 'result:rsc.WLAST' added to design 'ntt_flat' for component 'result:rsci' (LIB-3)
Global signal 'result:rsc.WREADY' added to design 'ntt_flat' for component 'result:rsci' (LIB-3)
Global signal 'result:rsc.WVALID' added to design 'ntt_flat' for component 'result:rsci' (LIB-3)
Global signal 'result:rsc.AWREADY' added to design 'ntt_flat' for component 'result:rsci' (LIB-3)
Global signal 'result:rsc.AWVALID' added to design 'ntt_flat' for component 'result:rsci' (LIB-3)
Global signal 'result:rsc.WSTRB' added to design 'ntt_flat' for component 'result:rsci' (LIB-3)
Global signal 'result:rsc.WDATA' added to design 'ntt_flat' for component 'result:rsci' (LIB-3)
Global signal 'result:rsc.ARID' added to design 'ntt_flat' for component 'result:rsci' (LIB-3)
Global signal 'result:rsc.BREADY' added to design 'ntt_flat' for component 'result:rsci' (LIB-3)
Global signal 'result:rsc.ARLEN' added to design 'ntt_flat' for component 'result:rsci' (LIB-3)
Global signal 'result:rsc.ARADDR' added to design 'ntt_flat' for component 'result:rsci' (LIB-3)
Global signal 'result:rsc.BRESP' added to design 'ntt_flat' for component 'result:rsci' (LIB-3)
Global signal 'result:rsc.BID' added to design 'ntt_flat' for component 'result:rsci' (LIB-3)
Global signal 'result:rsc.BVALID' added to design 'ntt_flat' for component 'result:rsci' (LIB-3)
Global signal 'result:rsc.BUSER' added to design 'ntt_flat' for component 'result:rsci' (LIB-3)
Global signal 'result:rsc.ARQOS' added to design 'ntt_flat' for component 'result:rsci' (LIB-3)
Global signal 'result:rsc.ARPROT' added to design 'ntt_flat' for component 'result:rsci' (LIB-3)
Global signal 'result:rsc.ARUSER' added to design 'ntt_flat' for component 'result:rsci' (LIB-3)
Global signal 'result:rsc.ARREGION' added to design 'ntt_flat' for component 'result:rsci' (LIB-3)
Global signal 'result:rsc.ARBURST' added to design 'ntt_flat' for component 'result:rsci' (LIB-3)
Global signal 'result:rsc.ARSIZE' added to design 'ntt_flat' for component 'result:rsci' (LIB-3)
Global signal 'result:rsc.ARCACHE' added to design 'ntt_flat' for component 'result:rsci' (LIB-3)
Global signal 'result:rsc.ARLOCK' added to design 'ntt_flat' for component 'result:rsci' (LIB-3)
Global signal 'result:rsc.RLAST' added to design 'ntt_flat' for component 'result:rsci' (LIB-3)
Global signal 'result:rsc.RRESP' added to design 'ntt_flat' for component 'result:rsci' (LIB-3)
Global signal 'result:rsc.RVALID' added to design 'ntt_flat' for component 'result:rsci' (LIB-3)
Global signal 'result:rsc.RUSER' added to design 'ntt_flat' for component 'result:rsci' (LIB-3)
Global signal 'result:rsc.ARREADY' added to design 'ntt_flat' for component 'result:rsci' (LIB-3)
Global signal 'result:rsc.ARVALID' added to design 'ntt_flat' for component 'result:rsci' (LIB-3)
Global signal 'result:rsc.RDATA' added to design 'ntt_flat' for component 'result:rsci' (LIB-3)
Global signal 'result:rsc.RID' added to design 'ntt_flat' for component 'result:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.ARPROT' added to design 'ntt_flat' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.ARCACHE' added to design 'ntt_flat' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.ARREGION' added to design 'ntt_flat' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.ARQOS' added to design 'ntt_flat' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.ARSIZE' added to design 'ntt_flat' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.ARLEN' added to design 'ntt_flat' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.ARLOCK' added to design 'ntt_flat' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.ARBURST' added to design 'ntt_flat' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.RRESP' added to design 'ntt_flat' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.RDATA' added to design 'ntt_flat' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.RUSER' added to design 'ntt_flat' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.RLAST' added to design 'ntt_flat' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.ARVALID' added to design 'ntt_flat' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.ARUSER' added to design 'ntt_flat' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.RID' added to design 'ntt_flat' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.ARREADY' added to design 'ntt_flat' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'result:rsc.AWID' added to design 'ntt_flat' for component 'result:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.s_tdone' added to design 'ntt_flat' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'result:rsc.AWLEN' added to design 'ntt_flat' for component 'result:rsci' (LIB-3)
Global signal 'result:rsc.AWADDR' added to design 'ntt_flat' for component 'result:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.RREADY' added to design 'ntt_flat' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.RVALID' added to design 'ntt_flat' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.tr_write_done' added to design 'ntt_flat' for component 'twiddle_h:rsci' (LIB-3)
# Info: Creating buffer for wait controller for component 'twiddle_h:rsc' (SCHD-46)
Global signal 'result:rsc.AWQOS' added to design 'ntt_flat' for component 'result:rsci' (LIB-3)
Global signal 'result:rsc.AWPROT' added to design 'ntt_flat' for component 'result:rsci' (LIB-3)
Global signal 'result:rsc.AWUSER' added to design 'ntt_flat' for component 'result:rsci' (LIB-3)
Global signal 'result:rsc.AWREGION' added to design 'ntt_flat' for component 'result:rsci' (LIB-3)
Global signal 'result:rsc.AWBURST' added to design 'ntt_flat' for component 'result:rsci' (LIB-3)
Global signal 'result:rsc.AWSIZE' added to design 'ntt_flat' for component 'result:rsci' (LIB-3)
Global signal 'result:rsc.AWCACHE' added to design 'ntt_flat' for component 'result:rsci' (LIB-3)
Global signal 'result:rsc.AWLOCK' added to design 'ntt_flat' for component 'result:rsci' (LIB-3)
Global signal 'p:rsc.triosy.lz' added to design 'ntt_flat' for component 'p:rsc.triosy:obj' (LIB-3)
Global signal 'vec:rsc.triosy.lz' added to design 'ntt_flat' for component 'vec:rsc.triosy:obj' (LIB-3)
Global signal 'twiddle:rsc.triosy.lz' added to design 'ntt_flat' for component 'twiddle:rsc.triosy:obj' (LIB-3)
Global signal 'r:rsc.triosy.lz' added to design 'ntt_flat' for component 'r:rsc.triosy:obj' (LIB-3)
# Info: Creating buffer for wait controller for component 'result:rsc' (SCHD-46)
Global signal 'result:rsc.RREADY' added to design 'ntt_flat' for component 'result:rsci' (LIB-3)
Global signal 'result:rsc.s_tdone' added to design 'ntt_flat' for component 'result:rsci' (LIB-3)
Global signal 'result:rsc.tr_write_done' added to design 'ntt_flat' for component 'result:rsci' (LIB-3)
Global signal 'result:rsc.triosy.lz' added to design 'ntt_flat' for component 'result:rsc.triosy:obj' (LIB-3)
Global signal 'twiddle_h:rsc.triosy.lz' added to design 'ntt_flat' for component 'twiddle_h:rsc.triosy:obj' (LIB-3)
# Info: Loop '/ntt_flat/core/INNER_LOOP' is pipelined with initiation interval 2 and no flushing (SCHD-43)
Report written to file 'cycle.rpt'
# Warning: Input port 'r:rsc.dat' is never used. (OPT-4)
Loop '/ntt_flat/ntt_flat:core/core/INNER_LOOP' iterated at most 514 times. (LOOP-2)
Global signal 'vec:rsc.ARREGION' added to design 'ntt_flat' for component 'vec:rsci' (LIB-3)
Global signal 'vec:rsc.ARQOS' added to design 'ntt_flat' for component 'vec:rsci' (LIB-3)
Global signal 'vec:rsc.ARVALID' added to design 'ntt_flat' for component 'vec:rsci' (LIB-3)
Global signal 'vec:rsc.ARUSER' added to design 'ntt_flat' for component 'vec:rsci' (LIB-3)
Global signal 'vec:rsc.ARLOCK' added to design 'ntt_flat' for component 'vec:rsci' (LIB-3)
Global signal 'vec:rsc.ARBURST' added to design 'ntt_flat' for component 'vec:rsci' (LIB-3)
Global signal 'vec:rsc.ARPROT' added to design 'ntt_flat' for component 'vec:rsci' (LIB-3)
Global signal 'vec:rsc.ARCACHE' added to design 'ntt_flat' for component 'vec:rsci' (LIB-3)
Global signal 'vec:rsc.RUSER' added to design 'ntt_flat' for component 'vec:rsci' (LIB-3)
Global signal 'vec:rsc.RLAST' added to design 'ntt_flat' for component 'vec:rsci' (LIB-3)
Global signal 'vec:rsc.RREADY' added to design 'ntt_flat' for component 'vec:rsci' (LIB-3)
Global signal 'vec:rsc.RVALID' added to design 'ntt_flat' for component 'vec:rsci' (LIB-3)
Global signal 'vec:rsc.RID' added to design 'ntt_flat' for component 'vec:rsci' (LIB-3)
Global signal 'vec:rsc.ARREADY' added to design 'ntt_flat' for component 'vec:rsci' (LIB-3)
Global signal 'vec:rsc.RRESP' added to design 'ntt_flat' for component 'vec:rsci' (LIB-3)
Global signal 'vec:rsc.RDATA' added to design 'ntt_flat' for component 'vec:rsci' (LIB-3)
Global signal 'r:rsc.dat' added to design 'ntt_flat' for component 'r:rsci' (LIB-3)
# Info: Creating buffer for wait controller for component 'p:rsc' (SCHD-46)
Global signal 'twiddle:rsc.AWID' added to design 'ntt_flat' for component 'twiddle:rsci' (LIB-3)
# Info: Creating buffer for wait controller for component 'r:rsc' (SCHD-46)
Global signal 'vec:rsc.tr_write_done' added to design 'ntt_flat' for component 'vec:rsci' (LIB-3)
# Info: Creating buffer for wait controller for component 'vec:rsc' (SCHD-46)
Global signal 'p:rsc.dat' added to design 'ntt_flat' for component 'p:rsci' (LIB-3)
Global signal 'vec:rsc.s_tdone' added to design 'ntt_flat' for component 'vec:rsci' (LIB-3)
Global signal 'twiddle:rsc.AWCACHE' added to design 'ntt_flat' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle:rsc.AWLOCK' added to design 'ntt_flat' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle:rsc.AWQOS' added to design 'ntt_flat' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle:rsc.AWPROT' added to design 'ntt_flat' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle:rsc.AWLEN' added to design 'ntt_flat' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle:rsc.AWADDR' added to design 'ntt_flat' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle:rsc.AWBURST' added to design 'ntt_flat' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle:rsc.AWSIZE' added to design 'ntt_flat' for component 'twiddle:rsci' (LIB-3)
Global signal 'vec:rsc.AWADDR' added to design 'ntt_flat' for component 'vec:rsci' (LIB-3)
Global signal 'vec:rsc.AWID' added to design 'ntt_flat' for component 'vec:rsci' (LIB-3)
Global signal 'vec:rsc.AWSIZE' added to design 'ntt_flat' for component 'vec:rsci' (LIB-3)
Global signal 'vec:rsc.AWLEN' added to design 'ntt_flat' for component 'vec:rsci' (LIB-3)
# Info: Starting transformation 'schedule' on solution 'ntt_flat.v2' (SOL-8)
go extract
Performing concurrent resource allocation and scheduling on '/ntt_flat/core' (CRAAS-1)
Global signal 'vec:rsc.AWREGION' added to design 'ntt_flat' for component 'vec:rsci' (LIB-3)
Global signal 'vec:rsc.AWQOS' added to design 'ntt_flat' for component 'vec:rsci' (LIB-3)
Global signal 'vec:rsc.AWVALID' added to design 'ntt_flat' for component 'vec:rsci' (LIB-3)
Global signal 'vec:rsc.AWUSER' added to design 'ntt_flat' for component 'vec:rsci' (LIB-3)
Global signal 'vec:rsc.AWLOCK' added to design 'ntt_flat' for component 'vec:rsci' (LIB-3)
Global signal 'vec:rsc.AWBURST' added to design 'ntt_flat' for component 'vec:rsci' (LIB-3)
Global signal 'vec:rsc.AWPROT' added to design 'ntt_flat' for component 'vec:rsci' (LIB-3)
Global signal 'vec:rsc.AWCACHE' added to design 'ntt_flat' for component 'vec:rsci' (LIB-3)
Global signal 'vec:rsc.WVALID' added to design 'ntt_flat' for component 'vec:rsci' (LIB-3)
Global signal 'vec:rsc.WUSER' added to design 'ntt_flat' for component 'vec:rsci' (LIB-3)
Global signal 'vec:rsc.BID' added to design 'ntt_flat' for component 'vec:rsci' (LIB-3)
Global signal 'vec:rsc.WREADY' added to design 'ntt_flat' for component 'vec:rsci' (LIB-3)
Global signal 'vec:rsc.WDATA' added to design 'ntt_flat' for component 'vec:rsci' (LIB-3)
Global signal 'vec:rsc.AWREADY' added to design 'ntt_flat' for component 'vec:rsci' (LIB-3)
Global signal 'vec:rsc.WLAST' added to design 'ntt_flat' for component 'vec:rsci' (LIB-3)
Global signal 'vec:rsc.WSTRB' added to design 'ntt_flat' for component 'vec:rsci' (LIB-3)
Global signal 'vec:rsc.ARADDR' added to design 'ntt_flat' for component 'vec:rsci' (LIB-3)
Global signal 'vec:rsc.ARID' added to design 'ntt_flat' for component 'vec:rsci' (LIB-3)
Global signal 'vec:rsc.ARSIZE' added to design 'ntt_flat' for component 'vec:rsci' (LIB-3)
Global signal 'vec:rsc.ARLEN' added to design 'ntt_flat' for component 'vec:rsci' (LIB-3)
Global signal 'vec:rsc.BUSER' added to design 'ntt_flat' for component 'vec:rsci' (LIB-3)
Global signal 'vec:rsc.BRESP' added to design 'ntt_flat' for component 'vec:rsci' (LIB-3)
Global signal 'vec:rsc.BREADY' added to design 'ntt_flat' for component 'vec:rsci' (LIB-3)
Global signal 'vec:rsc.BVALID' added to design 'ntt_flat' for component 'vec:rsci' (LIB-3)
Global signal 'twiddle:rsc.s_tdone' added to design 'ntt_flat' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle:rsc.tr_write_done' added to design 'ntt_flat' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.AWADDR' added to design 'ntt_flat' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.AWID' added to design 'ntt_flat' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'twiddle:rsc.RVALID' added to design 'ntt_flat' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle:rsc.RUSER' added to design 'ntt_flat' for component 'twiddle:rsci' (LIB-3)
# Info: Creating buffer for wait controller for component 'twiddle:rsc' (SCHD-46)
Global signal 'twiddle:rsc.RREADY' added to design 'ntt_flat' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.AWPROT' added to design 'ntt_flat' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.AWCACHE' added to design 'ntt_flat' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.AWREGION' added to design 'ntt_flat' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.AWQOS' added to design 'ntt_flat' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.AWSIZE' added to design 'ntt_flat' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.AWLEN' added to design 'ntt_flat' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.AWLOCK' added to design 'ntt_flat' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.AWBURST' added to design 'ntt_flat' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.WLAST' added to design 'ntt_flat' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.WSTRB' added to design 'ntt_flat' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.WVALID' added to design 'ntt_flat' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.WUSER' added to design 'ntt_flat' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.AWVALID' added to design 'ntt_flat' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.AWUSER' added to design 'ntt_flat' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.WDATA' added to design 'ntt_flat' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.AWREADY' added to design 'ntt_flat' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.BREADY' added to design 'ntt_flat' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.BVALID' added to design 'ntt_flat' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.ARADDR' added to design 'ntt_flat' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.ARID' added to design 'ntt_flat' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.BID' added to design 'ntt_flat' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.WREADY' added to design 'ntt_flat' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.BUSER' added to design 'ntt_flat' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.BRESP' added to design 'ntt_flat' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'twiddle:rsc.WSTRB' added to design 'ntt_flat' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle:rsc.WDATA' added to design 'ntt_flat' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle:rsc.WUSER' added to design 'ntt_flat' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle:rsc.WLAST' added to design 'ntt_flat' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle:rsc.AWUSER' added to design 'ntt_flat' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle:rsc.AWREGION' added to design 'ntt_flat' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle:rsc.AWREADY' added to design 'ntt_flat' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle:rsc.AWVALID' added to design 'ntt_flat' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle:rsc.BVALID' added to design 'ntt_flat' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle:rsc.BUSER' added to design 'ntt_flat' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle:rsc.ARID' added to design 'ntt_flat' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle:rsc.BREADY' added to design 'ntt_flat' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle:rsc.WREADY' added to design 'ntt_flat' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle:rsc.WVALID' added to design 'ntt_flat' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle:rsc.BRESP' added to design 'ntt_flat' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle:rsc.BID' added to design 'ntt_flat' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle:rsc.ARCACHE' added to design 'ntt_flat' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle:rsc.ARLOCK' added to design 'ntt_flat' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle:rsc.ARQOS' added to design 'ntt_flat' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle:rsc.ARPROT' added to design 'ntt_flat' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle:rsc.ARLEN' added to design 'ntt_flat' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle:rsc.ARADDR' added to design 'ntt_flat' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle:rsc.ARBURST' added to design 'ntt_flat' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle:rsc.ARSIZE' added to design 'ntt_flat' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle:rsc.RDATA' added to design 'ntt_flat' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle:rsc.RID' added to design 'ntt_flat' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle:rsc.RLAST' added to design 'ntt_flat' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle:rsc.RRESP' added to design 'ntt_flat' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle:rsc.ARUSER' added to design 'ntt_flat' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle:rsc.ARREGION' added to design 'ntt_flat' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle:rsc.ARREADY' added to design 'ntt_flat' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle:rsc.ARVALID' added to design 'ntt_flat' for component 'twiddle:rsci' (LIB-3)

# Messages from "go dpfsm"

# Info: Completed transformation 'dpfsm' on solution 'ntt_flat.v2': elapsed time 1.80 seconds, memory usage 1707492kB, peak memory usage 1707492kB (SOL-9)
# Warning: Extrapolation detected. Script '/home/jd4691/research/NTT_CPU/ntt_flat/Catapult_1/ntt_flat.v2/adjust_char_library.tcl' generated. (LIB-142)
# Info: Design complexity at end of 'dpfsm': Total ops = 1166, Real ops = 252, Vars = 872 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'ntt_flat.v2' (SOL-8)
Performing FSM extraction... (FSM-1)

# Messages from "go extract"

# Info: Design complexity at end of 'instance': Total ops = 1174, Real ops = 210, Vars = 1111 (SOL-21)
# Info: Completed transformation 'instance' on solution 'ntt_flat.v2': elapsed time 4.96 seconds, memory usage 1707492kB, peak memory usage 1707492kB (SOL-9)
Netlist written to file 'schematic.nlv' (NET-4)
# Info: Starting transformation 'instance' on solution 'ntt_flat.v2' (SOL-8)
# Info: Design complexity at end of 'extract': Total ops = 1162, Real ops = 217, Vars = 875 (SOL-21)
# Info: Completed transformation 'extract' on solution 'ntt_flat.v2': elapsed time 13.13 seconds, memory usage 1707492kB, peak memory usage 1707492kB (SOL-9)
generate concat
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
Generating SCVerify testbench files
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
Finished writing concatenated simulation file: /home/jd4691/research/NTT_CPU/ntt_flat/Catapult_1/ntt_flat.v2/concat_sim_rtl.vhdl
Add dependent file: ./rtl.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v5.v
order file name is: rtl.v_order_sim.txt
Finished writing concatenated file: /home/jd4691/research/NTT_CPU/ntt_flat/Catapult_1/ntt_flat.v2/concat_rtl.v
Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
Add dependent file: ./rtl.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v5.v
Finished writing concatenated simulation file: /home/jd4691/research/NTT_CPU/ntt_flat/Catapult_1/ntt_flat.v2/concat_sim_rtl.v
Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
Report written to file 'rtl.rpt'
# Info: Starting transformation 'extract' on solution 'ntt_flat.v2' (SOL-8)
Netlist written to file 'rtl.vhdl' (NET-4)
Generating scverify_top.cpp ()
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/amba_comps.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
order file name is: rtl.vhdl_order.txt
generate concat
Finished writing concatenated file: /home/jd4691/research/NTT_CPU/ntt_flat/Catapult_1/ntt_flat.v2/concat_rtl.vhdl
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
Add dependent file: ./rtl.vhdl
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/amba_comps.vhd
order file name is: rtl.vhdl_order_sim.txt
Netlist written to file 'rtl.v' (NET-4)
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v5.vhd
Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
Add dependent file: ./rtl.vhdl
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v5.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
order file name is: rtl.v_order.txt
