Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Apr  7 14:12:53 2022
| Host         : AaronThinkPad running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 91 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.460        0.000                      0                  188        0.137        0.000                      0                  188        2.000        0.000                       0                    97  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK_I                   {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0    {0.000 3.367}        6.734           148.500         
  clkfbout_clk_wiz_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin             {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0_1  {0.000 3.367}        6.734           148.500         
  clkfbout_clk_wiz_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_I                                                                                                                                                                     2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          0.460        0.000                      0                  188        0.251        0.000                      0                  188        2.867        0.000                       0                    93  
  clkfbout_clk_wiz_0                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        0.461        0.000                      0                  188        0.251        0.000                      0                  188        2.867        0.000                       0                    93  
  clkfbout_clk_wiz_0_1                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          0.460        0.000                      0                  188        0.137        0.000                      0                  188  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        0.460        0.000                      0                  188        0.137        0.000                      0                  188  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_I
  To Clock:  CLK_I

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_I
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK_I }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.460ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.867ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.460ns  (required time - arrival time)
  Source:                 box_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.755ns  (logic 2.547ns (44.254%)  route 3.208ns (55.746%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 5.441 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.664    -0.729    pxl_clk
    SLICE_X35Y29         FDRE                                         r  box_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  box_y_reg_reg[3]/Q
                         net (fo=8, routed)           0.620     0.348    box_y_reg_reg[3]
    SLICE_X35Y33         LUT1 (Prop_lut1_I0_O)        0.124     0.472 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.472    vga_red_reg[3]_i_96_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.022 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     1.022    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.335 r  vga_red_reg_reg[3]_i_68/O[3]
                         net (fo=1, routed)           0.525     1.860    plusOp3[9]
    SLICE_X36Y34         LUT2 (Prop_lut2_I1_O)        0.306     2.166 r  vga_red_reg[3]_i_43/O
                         net (fo=1, routed)           0.000     2.166    vga_red_reg[3]_i_43_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.716 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.904     3.620    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X37Y34         LUT5 (Prop_lut5_I1_O)        0.124     3.744 f  vga_red_reg[3]_i_7/O
                         net (fo=3, routed)           0.425     4.169    vga_red_reg[3]_i_7_n_0
    SLICE_X37Y35         LUT6 (Prop_lut6_I4_O)        0.124     4.293 r  vga_green_reg[3]_i_1/O
                         net (fo=4, routed)           0.734     5.027    vga_green_reg[3]_i_1_n_0
    SLICE_X36Y35         FDSE                                         r  vga_green_reg_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H16                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     8.121 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.283    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.178 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.777    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.868 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.573     5.441    pxl_clk
    SLICE_X36Y35         FDSE                                         r  vga_green_reg_reg[1]/C
                         clock pessimism              0.588     6.029    
                         clock uncertainty           -0.114     5.915    
    SLICE_X36Y35         FDSE (Setup_fdse_C_S)       -0.429     5.486    vga_green_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.486    
                         arrival time                          -5.027    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.598ns  (required time - arrival time)
  Source:                 box_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.522ns  (logic 2.547ns (46.125%)  route 2.975ns (53.875%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 5.441 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.664    -0.729    pxl_clk
    SLICE_X35Y29         FDRE                                         r  box_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  box_y_reg_reg[3]/Q
                         net (fo=8, routed)           0.620     0.348    box_y_reg_reg[3]
    SLICE_X35Y33         LUT1 (Prop_lut1_I0_O)        0.124     0.472 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.472    vga_red_reg[3]_i_96_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.022 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     1.022    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.335 r  vga_red_reg_reg[3]_i_68/O[3]
                         net (fo=1, routed)           0.525     1.860    plusOp3[9]
    SLICE_X36Y34         LUT2 (Prop_lut2_I1_O)        0.306     2.166 r  vga_red_reg[3]_i_43/O
                         net (fo=1, routed)           0.000     2.166    vga_red_reg[3]_i_43_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.716 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.904     3.620    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X37Y34         LUT5 (Prop_lut5_I1_O)        0.124     3.744 f  vga_red_reg[3]_i_7/O
                         net (fo=3, routed)           0.425     4.169    vga_red_reg[3]_i_7_n_0
    SLICE_X37Y35         LUT6 (Prop_lut6_I4_O)        0.124     4.293 r  vga_green_reg[3]_i_1/O
                         net (fo=4, routed)           0.500     4.793    vga_green_reg[3]_i_1_n_0
    SLICE_X38Y35         FDSE                                         r  vga_green_reg_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H16                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     8.121 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.283    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.178 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.777    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.868 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.573     5.441    pxl_clk
    SLICE_X38Y35         FDSE                                         r  vga_green_reg_reg[0]/C
                         clock pessimism              0.588     6.029    
                         clock uncertainty           -0.114     5.915    
    SLICE_X38Y35         FDSE (Setup_fdse_C_S)       -0.524     5.391    vga_green_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.391    
                         arrival time                          -4.793    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.598ns  (required time - arrival time)
  Source:                 box_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.522ns  (logic 2.547ns (46.125%)  route 2.975ns (53.875%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 5.441 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.664    -0.729    pxl_clk
    SLICE_X35Y29         FDRE                                         r  box_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  box_y_reg_reg[3]/Q
                         net (fo=8, routed)           0.620     0.348    box_y_reg_reg[3]
    SLICE_X35Y33         LUT1 (Prop_lut1_I0_O)        0.124     0.472 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.472    vga_red_reg[3]_i_96_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.022 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     1.022    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.335 r  vga_red_reg_reg[3]_i_68/O[3]
                         net (fo=1, routed)           0.525     1.860    plusOp3[9]
    SLICE_X36Y34         LUT2 (Prop_lut2_I1_O)        0.306     2.166 r  vga_red_reg[3]_i_43/O
                         net (fo=1, routed)           0.000     2.166    vga_red_reg[3]_i_43_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.716 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.904     3.620    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X37Y34         LUT5 (Prop_lut5_I1_O)        0.124     3.744 f  vga_red_reg[3]_i_7/O
                         net (fo=3, routed)           0.425     4.169    vga_red_reg[3]_i_7_n_0
    SLICE_X37Y35         LUT6 (Prop_lut6_I4_O)        0.124     4.293 r  vga_green_reg[3]_i_1/O
                         net (fo=4, routed)           0.500     4.793    vga_green_reg[3]_i_1_n_0
    SLICE_X38Y35         FDSE                                         r  vga_green_reg_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H16                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     8.121 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.283    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.178 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.777    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.868 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.573     5.441    pxl_clk
    SLICE_X38Y35         FDSE                                         r  vga_green_reg_reg[2]/C
                         clock pessimism              0.588     6.029    
                         clock uncertainty           -0.114     5.915    
    SLICE_X38Y35         FDSE (Setup_fdse_C_S)       -0.524     5.391    vga_green_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.391    
                         arrival time                          -4.793    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.598ns  (required time - arrival time)
  Source:                 box_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.522ns  (logic 2.547ns (46.125%)  route 2.975ns (53.875%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 5.441 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.664    -0.729    pxl_clk
    SLICE_X35Y29         FDRE                                         r  box_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  box_y_reg_reg[3]/Q
                         net (fo=8, routed)           0.620     0.348    box_y_reg_reg[3]
    SLICE_X35Y33         LUT1 (Prop_lut1_I0_O)        0.124     0.472 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.472    vga_red_reg[3]_i_96_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.022 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     1.022    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.335 r  vga_red_reg_reg[3]_i_68/O[3]
                         net (fo=1, routed)           0.525     1.860    plusOp3[9]
    SLICE_X36Y34         LUT2 (Prop_lut2_I1_O)        0.306     2.166 r  vga_red_reg[3]_i_43/O
                         net (fo=1, routed)           0.000     2.166    vga_red_reg[3]_i_43_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.716 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.904     3.620    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X37Y34         LUT5 (Prop_lut5_I1_O)        0.124     3.744 f  vga_red_reg[3]_i_7/O
                         net (fo=3, routed)           0.425     4.169    vga_red_reg[3]_i_7_n_0
    SLICE_X37Y35         LUT6 (Prop_lut6_I4_O)        0.124     4.293 r  vga_green_reg[3]_i_1/O
                         net (fo=4, routed)           0.500     4.793    vga_green_reg[3]_i_1_n_0
    SLICE_X38Y35         FDSE                                         r  vga_green_reg_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H16                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     8.121 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.283    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.178 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.777    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.868 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.573     5.441    pxl_clk
    SLICE_X38Y35         FDSE                                         r  vga_green_reg_reg[3]/C
                         clock pessimism              0.588     6.029    
                         clock uncertainty           -0.114     5.915    
    SLICE_X38Y35         FDSE (Setup_fdse_C_S)       -0.524     5.391    vga_green_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.391    
                         arrival time                          -4.793    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.612ns  (required time - arrival time)
  Source:                 box_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.603ns  (logic 2.547ns (45.457%)  route 3.056ns (54.543%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 5.441 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.664    -0.729    pxl_clk
    SLICE_X35Y29         FDRE                                         r  box_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  box_y_reg_reg[3]/Q
                         net (fo=8, routed)           0.620     0.348    box_y_reg_reg[3]
    SLICE_X35Y33         LUT1 (Prop_lut1_I0_O)        0.124     0.472 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.472    vga_red_reg[3]_i_96_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.022 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     1.022    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.335 r  vga_red_reg_reg[3]_i_68/O[3]
                         net (fo=1, routed)           0.525     1.860    plusOp3[9]
    SLICE_X36Y34         LUT2 (Prop_lut2_I1_O)        0.306     2.166 r  vga_red_reg[3]_i_43/O
                         net (fo=1, routed)           0.000     2.166    vga_red_reg[3]_i_43_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.716 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.904     3.620    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X37Y34         LUT5 (Prop_lut5_I1_O)        0.124     3.744 f  vga_red_reg[3]_i_7/O
                         net (fo=3, routed)           0.465     4.209    vga_red_reg[3]_i_7_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I4_O)        0.124     4.333 r  vga_blue_reg[3]_i_1/O
                         net (fo=4, routed)           0.541     4.874    vga_blue_reg[3]_i_1_n_0
    SLICE_X39Y35         FDSE                                         r  vga_blue_reg_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H16                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     8.121 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.283    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.178 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.777    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.868 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.573     5.441    pxl_clk
    SLICE_X39Y35         FDSE                                         r  vga_blue_reg_reg[0]/C
                         clock pessimism              0.588     6.029    
                         clock uncertainty           -0.114     5.915    
    SLICE_X39Y35         FDSE (Setup_fdse_C_S)       -0.429     5.486    vga_blue_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.486    
                         arrival time                          -4.874    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.612ns  (required time - arrival time)
  Source:                 box_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.602ns  (logic 2.547ns (45.465%)  route 3.055ns (54.535%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 5.440 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.664    -0.729    pxl_clk
    SLICE_X35Y29         FDRE                                         r  box_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  box_y_reg_reg[3]/Q
                         net (fo=8, routed)           0.620     0.348    box_y_reg_reg[3]
    SLICE_X35Y33         LUT1 (Prop_lut1_I0_O)        0.124     0.472 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.472    vga_red_reg[3]_i_96_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.022 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     1.022    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.335 r  vga_red_reg_reg[3]_i_68/O[3]
                         net (fo=1, routed)           0.525     1.860    plusOp3[9]
    SLICE_X36Y34         LUT2 (Prop_lut2_I1_O)        0.306     2.166 r  vga_red_reg[3]_i_43/O
                         net (fo=1, routed)           0.000     2.166    vga_red_reg[3]_i_43_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.716 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.904     3.620    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X37Y34         LUT5 (Prop_lut5_I1_O)        0.124     3.744 f  vga_red_reg[3]_i_7/O
                         net (fo=3, routed)           0.465     4.209    vga_red_reg[3]_i_7_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I4_O)        0.124     4.333 r  vga_blue_reg[3]_i_1/O
                         net (fo=4, routed)           0.540     4.873    vga_blue_reg[3]_i_1_n_0
    SLICE_X39Y34         FDSE                                         r  vga_blue_reg_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H16                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     8.121 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.283    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.178 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.777    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.868 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.572     5.440    pxl_clk
    SLICE_X39Y34         FDSE                                         r  vga_blue_reg_reg[1]/C
                         clock pessimism              0.588     6.028    
                         clock uncertainty           -0.114     5.914    
    SLICE_X39Y34         FDSE (Setup_fdse_C_S)       -0.429     5.485    vga_blue_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.485    
                         arrival time                          -4.873    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.612ns  (required time - arrival time)
  Source:                 box_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.602ns  (logic 2.547ns (45.465%)  route 3.055ns (54.535%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 5.440 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.664    -0.729    pxl_clk
    SLICE_X35Y29         FDRE                                         r  box_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  box_y_reg_reg[3]/Q
                         net (fo=8, routed)           0.620     0.348    box_y_reg_reg[3]
    SLICE_X35Y33         LUT1 (Prop_lut1_I0_O)        0.124     0.472 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.472    vga_red_reg[3]_i_96_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.022 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     1.022    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.335 r  vga_red_reg_reg[3]_i_68/O[3]
                         net (fo=1, routed)           0.525     1.860    plusOp3[9]
    SLICE_X36Y34         LUT2 (Prop_lut2_I1_O)        0.306     2.166 r  vga_red_reg[3]_i_43/O
                         net (fo=1, routed)           0.000     2.166    vga_red_reg[3]_i_43_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.716 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.904     3.620    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X37Y34         LUT5 (Prop_lut5_I1_O)        0.124     3.744 f  vga_red_reg[3]_i_7/O
                         net (fo=3, routed)           0.465     4.209    vga_red_reg[3]_i_7_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I4_O)        0.124     4.333 r  vga_blue_reg[3]_i_1/O
                         net (fo=4, routed)           0.540     4.873    vga_blue_reg[3]_i_1_n_0
    SLICE_X39Y34         FDSE                                         r  vga_blue_reg_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H16                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     8.121 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.283    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.178 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.777    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.868 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.572     5.440    pxl_clk
    SLICE_X39Y34         FDSE                                         r  vga_blue_reg_reg[2]/C
                         clock pessimism              0.588     6.028    
                         clock uncertainty           -0.114     5.914    
    SLICE_X39Y34         FDSE (Setup_fdse_C_S)       -0.429     5.485    vga_blue_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.485    
                         arrival time                          -4.873    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.612ns  (required time - arrival time)
  Source:                 box_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.602ns  (logic 2.547ns (45.465%)  route 3.055ns (54.535%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 5.440 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.664    -0.729    pxl_clk
    SLICE_X35Y29         FDRE                                         r  box_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  box_y_reg_reg[3]/Q
                         net (fo=8, routed)           0.620     0.348    box_y_reg_reg[3]
    SLICE_X35Y33         LUT1 (Prop_lut1_I0_O)        0.124     0.472 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.472    vga_red_reg[3]_i_96_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.022 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     1.022    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.335 r  vga_red_reg_reg[3]_i_68/O[3]
                         net (fo=1, routed)           0.525     1.860    plusOp3[9]
    SLICE_X36Y34         LUT2 (Prop_lut2_I1_O)        0.306     2.166 r  vga_red_reg[3]_i_43/O
                         net (fo=1, routed)           0.000     2.166    vga_red_reg[3]_i_43_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.716 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.904     3.620    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X37Y34         LUT5 (Prop_lut5_I1_O)        0.124     3.744 f  vga_red_reg[3]_i_7/O
                         net (fo=3, routed)           0.465     4.209    vga_red_reg[3]_i_7_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I4_O)        0.124     4.333 r  vga_blue_reg[3]_i_1/O
                         net (fo=4, routed)           0.540     4.873    vga_blue_reg[3]_i_1_n_0
    SLICE_X39Y34         FDSE                                         r  vga_blue_reg_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H16                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     8.121 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.283    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.178 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.777    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.868 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.572     5.440    pxl_clk
    SLICE_X39Y34         FDSE                                         r  vga_blue_reg_reg[3]/C
                         clock pessimism              0.588     6.028    
                         clock uncertainty           -0.114     5.914    
    SLICE_X39Y34         FDSE (Setup_fdse_C_S)       -0.429     5.485    vga_blue_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.485    
                         arrival time                          -4.873    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.708ns  (required time - arrival time)
  Source:                 box_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.506ns  (logic 2.547ns (46.259%)  route 2.959ns (53.741%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 5.440 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.664    -0.729    pxl_clk
    SLICE_X35Y29         FDRE                                         r  box_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  box_y_reg_reg[3]/Q
                         net (fo=8, routed)           0.620     0.348    box_y_reg_reg[3]
    SLICE_X35Y33         LUT1 (Prop_lut1_I0_O)        0.124     0.472 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.472    vga_red_reg[3]_i_96_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.022 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     1.022    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.335 r  vga_red_reg_reg[3]_i_68/O[3]
                         net (fo=1, routed)           0.525     1.860    plusOp3[9]
    SLICE_X36Y34         LUT2 (Prop_lut2_I1_O)        0.306     2.166 r  vga_red_reg[3]_i_43/O
                         net (fo=1, routed)           0.000     2.166    vga_red_reg[3]_i_43_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.716 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.904     3.620    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X37Y34         LUT5 (Prop_lut5_I1_O)        0.124     3.744 f  vga_red_reg[3]_i_7/O
                         net (fo=3, routed)           0.275     4.019    vga_red_reg[3]_i_7_n_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I4_O)        0.124     4.143 r  vga_red_reg[3]_i_1/O
                         net (fo=4, routed)           0.634     4.777    vga_red_reg[3]_i_1_n_0
    SLICE_X37Y34         FDSE                                         r  vga_red_reg_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H16                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     8.121 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.283    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.178 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.777    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.868 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.572     5.440    pxl_clk
    SLICE_X37Y34         FDSE                                         r  vga_red_reg_reg[1]/C
                         clock pessimism              0.588     6.028    
                         clock uncertainty           -0.114     5.914    
    SLICE_X37Y34         FDSE (Setup_fdse_C_S)       -0.429     5.485    vga_red_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.485    
                         arrival time                          -4.777    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.708ns  (required time - arrival time)
  Source:                 box_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.506ns  (logic 2.547ns (46.259%)  route 2.959ns (53.741%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 5.440 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.664    -0.729    pxl_clk
    SLICE_X35Y29         FDRE                                         r  box_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  box_y_reg_reg[3]/Q
                         net (fo=8, routed)           0.620     0.348    box_y_reg_reg[3]
    SLICE_X35Y33         LUT1 (Prop_lut1_I0_O)        0.124     0.472 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.472    vga_red_reg[3]_i_96_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.022 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     1.022    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.335 r  vga_red_reg_reg[3]_i_68/O[3]
                         net (fo=1, routed)           0.525     1.860    plusOp3[9]
    SLICE_X36Y34         LUT2 (Prop_lut2_I1_O)        0.306     2.166 r  vga_red_reg[3]_i_43/O
                         net (fo=1, routed)           0.000     2.166    vga_red_reg[3]_i_43_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.716 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.904     3.620    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X37Y34         LUT5 (Prop_lut5_I1_O)        0.124     3.744 f  vga_red_reg[3]_i_7/O
                         net (fo=3, routed)           0.275     4.019    vga_red_reg[3]_i_7_n_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I4_O)        0.124     4.143 r  vga_red_reg[3]_i_1/O
                         net (fo=4, routed)           0.634     4.777    vga_red_reg[3]_i_1_n_0
    SLICE_X37Y34         FDSE                                         r  vga_red_reg_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H16                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     8.121 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.283    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.178 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.777    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.868 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.572     5.440    pxl_clk
    SLICE_X37Y34         FDSE                                         r  vga_red_reg_reg[2]/C
                         clock pessimism              0.588     6.028    
                         clock uncertainty           -0.114     5.914    
    SLICE_X37Y34         FDSE (Setup_fdse_C_S)       -0.429     5.485    vga_red_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.485    
                         arrival time                          -4.777    
  -------------------------------------------------------------------
                         slack                                  0.708    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 box_y_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.265ns (74.355%)  route 0.091ns (25.645%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.558    -0.537    pxl_clk
    SLICE_X35Y31         FDRE                                         r  box_y_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  box_y_reg_reg[8]/Q
                         net (fo=7, routed)           0.091    -0.304    box_y_reg_reg[8]
    SLICE_X35Y31         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.180 r  box_y_reg_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.180    box_y_reg_reg[8]_i_1_n_6
    SLICE_X35Y31         FDRE                                         r  box_y_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.825    -0.772    pxl_clk
    SLICE_X35Y31         FDRE                                         r  box_y_reg_reg[9]/C
                         clock pessimism              0.235    -0.537    
    SLICE_X35Y31         FDRE (Hold_fdre_C_D)         0.105    -0.432    box_y_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 box_y_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.265ns (74.355%)  route 0.091ns (25.645%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.557    -0.538    pxl_clk
    SLICE_X35Y30         FDRE                                         r  box_y_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  box_y_reg_reg[4]/Q
                         net (fo=7, routed)           0.091    -0.305    box_y_reg_reg[4]
    SLICE_X35Y30         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.181 r  box_y_reg_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.181    box_y_reg_reg[4]_i_1_n_6
    SLICE_X35Y30         FDRE                                         r  box_y_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.824    -0.773    pxl_clk
    SLICE_X35Y30         FDRE                                         r  box_y_reg_reg[5]/C
                         clock pessimism              0.235    -0.538    
    SLICE_X35Y30         FDRE (Hold_fdre_C_D)         0.105    -0.433    box_y_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 box_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.268ns (74.582%)  route 0.091ns (25.418%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.556    -0.539    pxl_clk
    SLICE_X35Y29         FDRE                                         r  box_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  box_y_reg_reg[2]/Q
                         net (fo=7, routed)           0.091    -0.306    box_y_reg_reg[2]
    SLICE_X35Y29         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.179 r  box_y_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.179    box_y_reg_reg[0]_i_1_n_4
    SLICE_X35Y29         FDRE                                         r  box_y_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.823    -0.774    pxl_clk
    SLICE_X35Y29         FDRE                                         r  box_y_reg_reg[3]/C
                         clock pessimism              0.235    -0.539    
    SLICE_X35Y29         FDRE (Hold_fdre_C_D)         0.105    -0.434    box_y_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 box_y_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.268ns (74.582%)  route 0.091ns (25.418%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.557    -0.538    pxl_clk
    SLICE_X35Y30         FDRE                                         r  box_y_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  box_y_reg_reg[6]/Q
                         net (fo=7, routed)           0.091    -0.305    box_y_reg_reg[6]
    SLICE_X35Y30         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.178 r  box_y_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.178    box_y_reg_reg[4]_i_1_n_4
    SLICE_X35Y30         FDRE                                         r  box_y_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.824    -0.773    pxl_clk
    SLICE_X35Y30         FDRE                                         r  box_y_reg_reg[7]/C
                         clock pessimism              0.235    -0.538    
    SLICE_X35Y30         FDRE (Hold_fdre_C_D)         0.105    -0.433    box_y_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 box_y_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.268ns (74.569%)  route 0.091ns (25.431%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.558    -0.537    pxl_clk
    SLICE_X35Y31         FDRE                                         r  box_y_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  box_y_reg_reg[10]/Q
                         net (fo=7, routed)           0.091    -0.304    box_y_reg_reg[10]
    SLICE_X35Y31         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.177 r  box_y_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.177    box_y_reg_reg[8]_i_1_n_4
    SLICE_X35Y31         FDRE                                         r  box_y_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.825    -0.772    pxl_clk
    SLICE_X35Y31         FDRE                                         r  box_y_reg_reg[11]/C
                         clock pessimism              0.235    -0.537    
    SLICE_X35Y31         FDRE (Hold_fdre_C_D)         0.105    -0.432    box_y_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.268ns (74.008%)  route 0.094ns (25.992%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.584    -0.511    pxl_clk
    SLICE_X40Y28         FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.094    -0.275    box_x_reg_reg[2]
    SLICE_X40Y28         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.148 r  box_x_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.148    box_x_reg_reg[0]_i_1_n_4
    SLICE_X40Y28         FDRE                                         r  box_x_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.851    -0.746    pxl_clk
    SLICE_X40Y28         FDRE                                         r  box_x_reg_reg[3]/C
                         clock pessimism              0.235    -0.511    
    SLICE_X40Y28         FDRE (Hold_fdre_C_D)         0.105    -0.406    box_x_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 box_x_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.265ns (72.450%)  route 0.101ns (27.550%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.585    -0.510    pxl_clk
    SLICE_X40Y29         FDRE                                         r  box_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  box_x_reg_reg[4]/Q
                         net (fo=7, routed)           0.101    -0.268    box_x_reg_reg[4]
    SLICE_X40Y29         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.144 r  box_x_reg_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.144    box_x_reg_reg[4]_i_1_n_6
    SLICE_X40Y29         FDRE                                         r  box_x_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.852    -0.745    pxl_clk
    SLICE_X40Y29         FDRE                                         r  box_x_reg_reg[5]/C
                         clock pessimism              0.235    -0.510    
    SLICE_X40Y29         FDRE (Hold_fdre_C_D)         0.105    -0.405    box_x_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 box_x_dir_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_dir_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.585    -0.510    pxl_clk
    SLICE_X43Y29         FDRE                                         r  box_x_dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  box_x_dir_reg/Q
                         net (fo=14, routed)          0.168    -0.200    box_x_dir_reg_n_0
    SLICE_X43Y29         LUT4 (Prop_lut4_I3_O)        0.045    -0.155 r  box_x_dir_i_1/O
                         net (fo=1, routed)           0.000    -0.155    box_x_dir_i_1_n_0
    SLICE_X43Y29         FDRE                                         r  box_x_dir_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.852    -0.745    pxl_clk
    SLICE_X43Y29         FDRE                                         r  box_x_dir_reg/C
                         clock pessimism              0.235    -0.510    
    SLICE_X43Y29         FDRE (Hold_fdre_C_D)         0.091    -0.419    box_x_dir_reg
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 box_y_dir_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_dir_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.584    -0.511    pxl_clk
    SLICE_X37Y30         FDRE                                         r  box_y_dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  box_y_dir_reg/Q
                         net (fo=14, routed)          0.168    -0.201    box_y_dir_reg_n_0
    SLICE_X37Y30         LUT4 (Prop_lut4_I3_O)        0.045    -0.156 r  box_y_dir_i_1/O
                         net (fo=1, routed)           0.000    -0.156    box_y_dir_i_1_n_0
    SLICE_X37Y30         FDRE                                         r  box_y_dir_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.851    -0.746    pxl_clk
    SLICE_X37Y30         FDRE                                         r  box_y_dir_reg/C
                         clock pessimism              0.235    -0.511    
    SLICE_X37Y30         FDRE (Hold_fdre_C_D)         0.091    -0.420    box_y_dir_reg
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 box_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_cntr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.586    -0.509    pxl_clk
    SLICE_X42Y30         FDRE                                         r  box_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.345 r  box_cntr_reg_reg[10]/Q
                         net (fo=2, routed)           0.125    -0.219    box_cntr_reg_reg[10]
    SLICE_X42Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.109 r  box_cntr_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.109    box_cntr_reg_reg[8]_i_1_n_5
    SLICE_X42Y30         FDRE                                         r  box_cntr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.853    -0.744    pxl_clk
    SLICE_X42Y30         FDRE                                         r  box_cntr_reg_reg[10]/C
                         clock pessimism              0.235    -0.509    
    SLICE_X42Y30         FDRE (Hold_fdre_C_D)         0.134    -0.375    box_cntr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { clk_div_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y16   clk_div_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.734       5.485      MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X42Y28     box_cntr_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X42Y32     box_cntr_reg_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X42Y32     box_cntr_reg_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X42Y32     box_cntr_reg_reg[19]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X42Y28     box_cntr_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X42Y33     box_cntr_reg_reg[20]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X42Y33     box_cntr_reg_reg[21]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X42Y33     box_cntr_reg_reg[22]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X42Y28     box_cntr_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X42Y32     box_cntr_reg_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X42Y32     box_cntr_reg_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X42Y32     box_cntr_reg_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X42Y28     box_cntr_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X42Y33     box_cntr_reg_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X42Y33     box_cntr_reg_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X42Y33     box_cntr_reg_reg[22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X42Y33     box_cntr_reg_reg[23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X42Y28     box_cntr_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X42Y28     box_cntr_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X42Y32     box_cntr_reg_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X42Y32     box_cntr_reg_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X42Y32     box_cntr_reg_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X42Y28     box_cntr_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X42Y33     box_cntr_reg_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X42Y33     box_cntr_reg_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X42Y33     box_cntr_reg_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X42Y33     box_cntr_reg_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X42Y34     box_cntr_reg_reg[24]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   clk_div_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK_I }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.461ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.867ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.461ns  (required time - arrival time)
  Source:                 box_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.755ns  (logic 2.547ns (44.254%)  route 3.208ns (55.746%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 5.441 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.664    -0.729    pxl_clk
    SLICE_X35Y29         FDRE                                         r  box_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  box_y_reg_reg[3]/Q
                         net (fo=8, routed)           0.620     0.348    box_y_reg_reg[3]
    SLICE_X35Y33         LUT1 (Prop_lut1_I0_O)        0.124     0.472 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.472    vga_red_reg[3]_i_96_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.022 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     1.022    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.335 r  vga_red_reg_reg[3]_i_68/O[3]
                         net (fo=1, routed)           0.525     1.860    plusOp3[9]
    SLICE_X36Y34         LUT2 (Prop_lut2_I1_O)        0.306     2.166 r  vga_red_reg[3]_i_43/O
                         net (fo=1, routed)           0.000     2.166    vga_red_reg[3]_i_43_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.716 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.904     3.620    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X37Y34         LUT5 (Prop_lut5_I1_O)        0.124     3.744 f  vga_red_reg[3]_i_7/O
                         net (fo=3, routed)           0.425     4.169    vga_red_reg[3]_i_7_n_0
    SLICE_X37Y35         LUT6 (Prop_lut6_I4_O)        0.124     4.293 r  vga_green_reg[3]_i_1/O
                         net (fo=4, routed)           0.734     5.027    vga_green_reg[3]_i_1_n_0
    SLICE_X36Y35         FDSE                                         r  vga_green_reg_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H16                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     8.121 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.283    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.178 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.777    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.868 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.573     5.441    pxl_clk
    SLICE_X36Y35         FDSE                                         r  vga_green_reg_reg[1]/C
                         clock pessimism              0.588     6.029    
                         clock uncertainty           -0.113     5.917    
    SLICE_X36Y35         FDSE (Setup_fdse_C_S)       -0.429     5.488    vga_green_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.488    
                         arrival time                          -5.027    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.599ns  (required time - arrival time)
  Source:                 box_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.522ns  (logic 2.547ns (46.125%)  route 2.975ns (53.875%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 5.441 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.664    -0.729    pxl_clk
    SLICE_X35Y29         FDRE                                         r  box_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  box_y_reg_reg[3]/Q
                         net (fo=8, routed)           0.620     0.348    box_y_reg_reg[3]
    SLICE_X35Y33         LUT1 (Prop_lut1_I0_O)        0.124     0.472 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.472    vga_red_reg[3]_i_96_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.022 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     1.022    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.335 r  vga_red_reg_reg[3]_i_68/O[3]
                         net (fo=1, routed)           0.525     1.860    plusOp3[9]
    SLICE_X36Y34         LUT2 (Prop_lut2_I1_O)        0.306     2.166 r  vga_red_reg[3]_i_43/O
                         net (fo=1, routed)           0.000     2.166    vga_red_reg[3]_i_43_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.716 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.904     3.620    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X37Y34         LUT5 (Prop_lut5_I1_O)        0.124     3.744 f  vga_red_reg[3]_i_7/O
                         net (fo=3, routed)           0.425     4.169    vga_red_reg[3]_i_7_n_0
    SLICE_X37Y35         LUT6 (Prop_lut6_I4_O)        0.124     4.293 r  vga_green_reg[3]_i_1/O
                         net (fo=4, routed)           0.500     4.793    vga_green_reg[3]_i_1_n_0
    SLICE_X38Y35         FDSE                                         r  vga_green_reg_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H16                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     8.121 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.283    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.178 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.777    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.868 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.573     5.441    pxl_clk
    SLICE_X38Y35         FDSE                                         r  vga_green_reg_reg[0]/C
                         clock pessimism              0.588     6.029    
                         clock uncertainty           -0.113     5.917    
    SLICE_X38Y35         FDSE (Setup_fdse_C_S)       -0.524     5.393    vga_green_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.393    
                         arrival time                          -4.793    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.599ns  (required time - arrival time)
  Source:                 box_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.522ns  (logic 2.547ns (46.125%)  route 2.975ns (53.875%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 5.441 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.664    -0.729    pxl_clk
    SLICE_X35Y29         FDRE                                         r  box_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  box_y_reg_reg[3]/Q
                         net (fo=8, routed)           0.620     0.348    box_y_reg_reg[3]
    SLICE_X35Y33         LUT1 (Prop_lut1_I0_O)        0.124     0.472 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.472    vga_red_reg[3]_i_96_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.022 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     1.022    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.335 r  vga_red_reg_reg[3]_i_68/O[3]
                         net (fo=1, routed)           0.525     1.860    plusOp3[9]
    SLICE_X36Y34         LUT2 (Prop_lut2_I1_O)        0.306     2.166 r  vga_red_reg[3]_i_43/O
                         net (fo=1, routed)           0.000     2.166    vga_red_reg[3]_i_43_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.716 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.904     3.620    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X37Y34         LUT5 (Prop_lut5_I1_O)        0.124     3.744 f  vga_red_reg[3]_i_7/O
                         net (fo=3, routed)           0.425     4.169    vga_red_reg[3]_i_7_n_0
    SLICE_X37Y35         LUT6 (Prop_lut6_I4_O)        0.124     4.293 r  vga_green_reg[3]_i_1/O
                         net (fo=4, routed)           0.500     4.793    vga_green_reg[3]_i_1_n_0
    SLICE_X38Y35         FDSE                                         r  vga_green_reg_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H16                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     8.121 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.283    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.178 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.777    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.868 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.573     5.441    pxl_clk
    SLICE_X38Y35         FDSE                                         r  vga_green_reg_reg[2]/C
                         clock pessimism              0.588     6.029    
                         clock uncertainty           -0.113     5.917    
    SLICE_X38Y35         FDSE (Setup_fdse_C_S)       -0.524     5.393    vga_green_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.393    
                         arrival time                          -4.793    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.599ns  (required time - arrival time)
  Source:                 box_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.522ns  (logic 2.547ns (46.125%)  route 2.975ns (53.875%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 5.441 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.664    -0.729    pxl_clk
    SLICE_X35Y29         FDRE                                         r  box_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  box_y_reg_reg[3]/Q
                         net (fo=8, routed)           0.620     0.348    box_y_reg_reg[3]
    SLICE_X35Y33         LUT1 (Prop_lut1_I0_O)        0.124     0.472 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.472    vga_red_reg[3]_i_96_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.022 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     1.022    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.335 r  vga_red_reg_reg[3]_i_68/O[3]
                         net (fo=1, routed)           0.525     1.860    plusOp3[9]
    SLICE_X36Y34         LUT2 (Prop_lut2_I1_O)        0.306     2.166 r  vga_red_reg[3]_i_43/O
                         net (fo=1, routed)           0.000     2.166    vga_red_reg[3]_i_43_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.716 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.904     3.620    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X37Y34         LUT5 (Prop_lut5_I1_O)        0.124     3.744 f  vga_red_reg[3]_i_7/O
                         net (fo=3, routed)           0.425     4.169    vga_red_reg[3]_i_7_n_0
    SLICE_X37Y35         LUT6 (Prop_lut6_I4_O)        0.124     4.293 r  vga_green_reg[3]_i_1/O
                         net (fo=4, routed)           0.500     4.793    vga_green_reg[3]_i_1_n_0
    SLICE_X38Y35         FDSE                                         r  vga_green_reg_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H16                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     8.121 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.283    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.178 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.777    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.868 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.573     5.441    pxl_clk
    SLICE_X38Y35         FDSE                                         r  vga_green_reg_reg[3]/C
                         clock pessimism              0.588     6.029    
                         clock uncertainty           -0.113     5.917    
    SLICE_X38Y35         FDSE (Setup_fdse_C_S)       -0.524     5.393    vga_green_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.393    
                         arrival time                          -4.793    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 box_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.603ns  (logic 2.547ns (45.457%)  route 3.056ns (54.543%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 5.441 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.664    -0.729    pxl_clk
    SLICE_X35Y29         FDRE                                         r  box_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  box_y_reg_reg[3]/Q
                         net (fo=8, routed)           0.620     0.348    box_y_reg_reg[3]
    SLICE_X35Y33         LUT1 (Prop_lut1_I0_O)        0.124     0.472 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.472    vga_red_reg[3]_i_96_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.022 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     1.022    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.335 r  vga_red_reg_reg[3]_i_68/O[3]
                         net (fo=1, routed)           0.525     1.860    plusOp3[9]
    SLICE_X36Y34         LUT2 (Prop_lut2_I1_O)        0.306     2.166 r  vga_red_reg[3]_i_43/O
                         net (fo=1, routed)           0.000     2.166    vga_red_reg[3]_i_43_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.716 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.904     3.620    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X37Y34         LUT5 (Prop_lut5_I1_O)        0.124     3.744 f  vga_red_reg[3]_i_7/O
                         net (fo=3, routed)           0.465     4.209    vga_red_reg[3]_i_7_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I4_O)        0.124     4.333 r  vga_blue_reg[3]_i_1/O
                         net (fo=4, routed)           0.541     4.874    vga_blue_reg[3]_i_1_n_0
    SLICE_X39Y35         FDSE                                         r  vga_blue_reg_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H16                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     8.121 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.283    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.178 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.777    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.868 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.573     5.441    pxl_clk
    SLICE_X39Y35         FDSE                                         r  vga_blue_reg_reg[0]/C
                         clock pessimism              0.588     6.029    
                         clock uncertainty           -0.113     5.917    
    SLICE_X39Y35         FDSE (Setup_fdse_C_S)       -0.429     5.488    vga_blue_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.488    
                         arrival time                          -4.874    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 box_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.602ns  (logic 2.547ns (45.465%)  route 3.055ns (54.535%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 5.440 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.664    -0.729    pxl_clk
    SLICE_X35Y29         FDRE                                         r  box_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  box_y_reg_reg[3]/Q
                         net (fo=8, routed)           0.620     0.348    box_y_reg_reg[3]
    SLICE_X35Y33         LUT1 (Prop_lut1_I0_O)        0.124     0.472 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.472    vga_red_reg[3]_i_96_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.022 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     1.022    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.335 r  vga_red_reg_reg[3]_i_68/O[3]
                         net (fo=1, routed)           0.525     1.860    plusOp3[9]
    SLICE_X36Y34         LUT2 (Prop_lut2_I1_O)        0.306     2.166 r  vga_red_reg[3]_i_43/O
                         net (fo=1, routed)           0.000     2.166    vga_red_reg[3]_i_43_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.716 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.904     3.620    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X37Y34         LUT5 (Prop_lut5_I1_O)        0.124     3.744 f  vga_red_reg[3]_i_7/O
                         net (fo=3, routed)           0.465     4.209    vga_red_reg[3]_i_7_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I4_O)        0.124     4.333 r  vga_blue_reg[3]_i_1/O
                         net (fo=4, routed)           0.540     4.873    vga_blue_reg[3]_i_1_n_0
    SLICE_X39Y34         FDSE                                         r  vga_blue_reg_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H16                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     8.121 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.283    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.178 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.777    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.868 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.572     5.440    pxl_clk
    SLICE_X39Y34         FDSE                                         r  vga_blue_reg_reg[1]/C
                         clock pessimism              0.588     6.028    
                         clock uncertainty           -0.113     5.916    
    SLICE_X39Y34         FDSE (Setup_fdse_C_S)       -0.429     5.487    vga_blue_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.487    
                         arrival time                          -4.873    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 box_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.602ns  (logic 2.547ns (45.465%)  route 3.055ns (54.535%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 5.440 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.664    -0.729    pxl_clk
    SLICE_X35Y29         FDRE                                         r  box_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  box_y_reg_reg[3]/Q
                         net (fo=8, routed)           0.620     0.348    box_y_reg_reg[3]
    SLICE_X35Y33         LUT1 (Prop_lut1_I0_O)        0.124     0.472 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.472    vga_red_reg[3]_i_96_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.022 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     1.022    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.335 r  vga_red_reg_reg[3]_i_68/O[3]
                         net (fo=1, routed)           0.525     1.860    plusOp3[9]
    SLICE_X36Y34         LUT2 (Prop_lut2_I1_O)        0.306     2.166 r  vga_red_reg[3]_i_43/O
                         net (fo=1, routed)           0.000     2.166    vga_red_reg[3]_i_43_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.716 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.904     3.620    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X37Y34         LUT5 (Prop_lut5_I1_O)        0.124     3.744 f  vga_red_reg[3]_i_7/O
                         net (fo=3, routed)           0.465     4.209    vga_red_reg[3]_i_7_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I4_O)        0.124     4.333 r  vga_blue_reg[3]_i_1/O
                         net (fo=4, routed)           0.540     4.873    vga_blue_reg[3]_i_1_n_0
    SLICE_X39Y34         FDSE                                         r  vga_blue_reg_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H16                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     8.121 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.283    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.178 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.777    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.868 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.572     5.440    pxl_clk
    SLICE_X39Y34         FDSE                                         r  vga_blue_reg_reg[2]/C
                         clock pessimism              0.588     6.028    
                         clock uncertainty           -0.113     5.916    
    SLICE_X39Y34         FDSE (Setup_fdse_C_S)       -0.429     5.487    vga_blue_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.487    
                         arrival time                          -4.873    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 box_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.602ns  (logic 2.547ns (45.465%)  route 3.055ns (54.535%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 5.440 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.664    -0.729    pxl_clk
    SLICE_X35Y29         FDRE                                         r  box_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  box_y_reg_reg[3]/Q
                         net (fo=8, routed)           0.620     0.348    box_y_reg_reg[3]
    SLICE_X35Y33         LUT1 (Prop_lut1_I0_O)        0.124     0.472 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.472    vga_red_reg[3]_i_96_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.022 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     1.022    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.335 r  vga_red_reg_reg[3]_i_68/O[3]
                         net (fo=1, routed)           0.525     1.860    plusOp3[9]
    SLICE_X36Y34         LUT2 (Prop_lut2_I1_O)        0.306     2.166 r  vga_red_reg[3]_i_43/O
                         net (fo=1, routed)           0.000     2.166    vga_red_reg[3]_i_43_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.716 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.904     3.620    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X37Y34         LUT5 (Prop_lut5_I1_O)        0.124     3.744 f  vga_red_reg[3]_i_7/O
                         net (fo=3, routed)           0.465     4.209    vga_red_reg[3]_i_7_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I4_O)        0.124     4.333 r  vga_blue_reg[3]_i_1/O
                         net (fo=4, routed)           0.540     4.873    vga_blue_reg[3]_i_1_n_0
    SLICE_X39Y34         FDSE                                         r  vga_blue_reg_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H16                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     8.121 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.283    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.178 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.777    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.868 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.572     5.440    pxl_clk
    SLICE_X39Y34         FDSE                                         r  vga_blue_reg_reg[3]/C
                         clock pessimism              0.588     6.028    
                         clock uncertainty           -0.113     5.916    
    SLICE_X39Y34         FDSE (Setup_fdse_C_S)       -0.429     5.487    vga_blue_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.487    
                         arrival time                          -4.873    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.709ns  (required time - arrival time)
  Source:                 box_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.506ns  (logic 2.547ns (46.259%)  route 2.959ns (53.741%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 5.440 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.664    -0.729    pxl_clk
    SLICE_X35Y29         FDRE                                         r  box_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  box_y_reg_reg[3]/Q
                         net (fo=8, routed)           0.620     0.348    box_y_reg_reg[3]
    SLICE_X35Y33         LUT1 (Prop_lut1_I0_O)        0.124     0.472 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.472    vga_red_reg[3]_i_96_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.022 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     1.022    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.335 r  vga_red_reg_reg[3]_i_68/O[3]
                         net (fo=1, routed)           0.525     1.860    plusOp3[9]
    SLICE_X36Y34         LUT2 (Prop_lut2_I1_O)        0.306     2.166 r  vga_red_reg[3]_i_43/O
                         net (fo=1, routed)           0.000     2.166    vga_red_reg[3]_i_43_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.716 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.904     3.620    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X37Y34         LUT5 (Prop_lut5_I1_O)        0.124     3.744 f  vga_red_reg[3]_i_7/O
                         net (fo=3, routed)           0.275     4.019    vga_red_reg[3]_i_7_n_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I4_O)        0.124     4.143 r  vga_red_reg[3]_i_1/O
                         net (fo=4, routed)           0.634     4.777    vga_red_reg[3]_i_1_n_0
    SLICE_X37Y34         FDSE                                         r  vga_red_reg_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H16                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     8.121 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.283    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.178 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.777    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.868 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.572     5.440    pxl_clk
    SLICE_X37Y34         FDSE                                         r  vga_red_reg_reg[1]/C
                         clock pessimism              0.588     6.028    
                         clock uncertainty           -0.113     5.916    
    SLICE_X37Y34         FDSE (Setup_fdse_C_S)       -0.429     5.487    vga_red_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.487    
                         arrival time                          -4.777    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.709ns  (required time - arrival time)
  Source:                 box_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.506ns  (logic 2.547ns (46.259%)  route 2.959ns (53.741%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 5.440 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.664    -0.729    pxl_clk
    SLICE_X35Y29         FDRE                                         r  box_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  box_y_reg_reg[3]/Q
                         net (fo=8, routed)           0.620     0.348    box_y_reg_reg[3]
    SLICE_X35Y33         LUT1 (Prop_lut1_I0_O)        0.124     0.472 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.472    vga_red_reg[3]_i_96_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.022 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     1.022    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.335 r  vga_red_reg_reg[3]_i_68/O[3]
                         net (fo=1, routed)           0.525     1.860    plusOp3[9]
    SLICE_X36Y34         LUT2 (Prop_lut2_I1_O)        0.306     2.166 r  vga_red_reg[3]_i_43/O
                         net (fo=1, routed)           0.000     2.166    vga_red_reg[3]_i_43_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.716 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.904     3.620    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X37Y34         LUT5 (Prop_lut5_I1_O)        0.124     3.744 f  vga_red_reg[3]_i_7/O
                         net (fo=3, routed)           0.275     4.019    vga_red_reg[3]_i_7_n_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I4_O)        0.124     4.143 r  vga_red_reg[3]_i_1/O
                         net (fo=4, routed)           0.634     4.777    vga_red_reg[3]_i_1_n_0
    SLICE_X37Y34         FDSE                                         r  vga_red_reg_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H16                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     8.121 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.283    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.178 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.777    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.868 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.572     5.440    pxl_clk
    SLICE_X37Y34         FDSE                                         r  vga_red_reg_reg[2]/C
                         clock pessimism              0.588     6.028    
                         clock uncertainty           -0.113     5.916    
    SLICE_X37Y34         FDSE (Setup_fdse_C_S)       -0.429     5.487    vga_red_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.487    
                         arrival time                          -4.777    
  -------------------------------------------------------------------
                         slack                                  0.709    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 box_y_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.265ns (74.355%)  route 0.091ns (25.645%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.558    -0.537    pxl_clk
    SLICE_X35Y31         FDRE                                         r  box_y_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  box_y_reg_reg[8]/Q
                         net (fo=7, routed)           0.091    -0.304    box_y_reg_reg[8]
    SLICE_X35Y31         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.180 r  box_y_reg_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.180    box_y_reg_reg[8]_i_1_n_6
    SLICE_X35Y31         FDRE                                         r  box_y_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.825    -0.772    pxl_clk
    SLICE_X35Y31         FDRE                                         r  box_y_reg_reg[9]/C
                         clock pessimism              0.235    -0.537    
    SLICE_X35Y31         FDRE (Hold_fdre_C_D)         0.105    -0.432    box_y_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 box_y_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.265ns (74.355%)  route 0.091ns (25.645%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.557    -0.538    pxl_clk
    SLICE_X35Y30         FDRE                                         r  box_y_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  box_y_reg_reg[4]/Q
                         net (fo=7, routed)           0.091    -0.305    box_y_reg_reg[4]
    SLICE_X35Y30         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.181 r  box_y_reg_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.181    box_y_reg_reg[4]_i_1_n_6
    SLICE_X35Y30         FDRE                                         r  box_y_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.824    -0.773    pxl_clk
    SLICE_X35Y30         FDRE                                         r  box_y_reg_reg[5]/C
                         clock pessimism              0.235    -0.538    
    SLICE_X35Y30         FDRE (Hold_fdre_C_D)         0.105    -0.433    box_y_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 box_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.268ns (74.582%)  route 0.091ns (25.418%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.556    -0.539    pxl_clk
    SLICE_X35Y29         FDRE                                         r  box_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  box_y_reg_reg[2]/Q
                         net (fo=7, routed)           0.091    -0.306    box_y_reg_reg[2]
    SLICE_X35Y29         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.179 r  box_y_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.179    box_y_reg_reg[0]_i_1_n_4
    SLICE_X35Y29         FDRE                                         r  box_y_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.823    -0.774    pxl_clk
    SLICE_X35Y29         FDRE                                         r  box_y_reg_reg[3]/C
                         clock pessimism              0.235    -0.539    
    SLICE_X35Y29         FDRE (Hold_fdre_C_D)         0.105    -0.434    box_y_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 box_y_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.268ns (74.582%)  route 0.091ns (25.418%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.557    -0.538    pxl_clk
    SLICE_X35Y30         FDRE                                         r  box_y_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  box_y_reg_reg[6]/Q
                         net (fo=7, routed)           0.091    -0.305    box_y_reg_reg[6]
    SLICE_X35Y30         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.178 r  box_y_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.178    box_y_reg_reg[4]_i_1_n_4
    SLICE_X35Y30         FDRE                                         r  box_y_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.824    -0.773    pxl_clk
    SLICE_X35Y30         FDRE                                         r  box_y_reg_reg[7]/C
                         clock pessimism              0.235    -0.538    
    SLICE_X35Y30         FDRE (Hold_fdre_C_D)         0.105    -0.433    box_y_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 box_y_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.268ns (74.569%)  route 0.091ns (25.431%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.558    -0.537    pxl_clk
    SLICE_X35Y31         FDRE                                         r  box_y_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  box_y_reg_reg[10]/Q
                         net (fo=7, routed)           0.091    -0.304    box_y_reg_reg[10]
    SLICE_X35Y31         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.177 r  box_y_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.177    box_y_reg_reg[8]_i_1_n_4
    SLICE_X35Y31         FDRE                                         r  box_y_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.825    -0.772    pxl_clk
    SLICE_X35Y31         FDRE                                         r  box_y_reg_reg[11]/C
                         clock pessimism              0.235    -0.537    
    SLICE_X35Y31         FDRE (Hold_fdre_C_D)         0.105    -0.432    box_y_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.268ns (74.008%)  route 0.094ns (25.992%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.584    -0.511    pxl_clk
    SLICE_X40Y28         FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.094    -0.275    box_x_reg_reg[2]
    SLICE_X40Y28         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.148 r  box_x_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.148    box_x_reg_reg[0]_i_1_n_4
    SLICE_X40Y28         FDRE                                         r  box_x_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.851    -0.746    pxl_clk
    SLICE_X40Y28         FDRE                                         r  box_x_reg_reg[3]/C
                         clock pessimism              0.235    -0.511    
    SLICE_X40Y28         FDRE (Hold_fdre_C_D)         0.105    -0.406    box_x_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 box_x_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.265ns (72.450%)  route 0.101ns (27.550%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.585    -0.510    pxl_clk
    SLICE_X40Y29         FDRE                                         r  box_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  box_x_reg_reg[4]/Q
                         net (fo=7, routed)           0.101    -0.268    box_x_reg_reg[4]
    SLICE_X40Y29         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.144 r  box_x_reg_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.144    box_x_reg_reg[4]_i_1_n_6
    SLICE_X40Y29         FDRE                                         r  box_x_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.852    -0.745    pxl_clk
    SLICE_X40Y29         FDRE                                         r  box_x_reg_reg[5]/C
                         clock pessimism              0.235    -0.510    
    SLICE_X40Y29         FDRE (Hold_fdre_C_D)         0.105    -0.405    box_x_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 box_x_dir_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_dir_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.585    -0.510    pxl_clk
    SLICE_X43Y29         FDRE                                         r  box_x_dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  box_x_dir_reg/Q
                         net (fo=14, routed)          0.168    -0.200    box_x_dir_reg_n_0
    SLICE_X43Y29         LUT4 (Prop_lut4_I3_O)        0.045    -0.155 r  box_x_dir_i_1/O
                         net (fo=1, routed)           0.000    -0.155    box_x_dir_i_1_n_0
    SLICE_X43Y29         FDRE                                         r  box_x_dir_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.852    -0.745    pxl_clk
    SLICE_X43Y29         FDRE                                         r  box_x_dir_reg/C
                         clock pessimism              0.235    -0.510    
    SLICE_X43Y29         FDRE (Hold_fdre_C_D)         0.091    -0.419    box_x_dir_reg
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 box_y_dir_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_dir_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.584    -0.511    pxl_clk
    SLICE_X37Y30         FDRE                                         r  box_y_dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  box_y_dir_reg/Q
                         net (fo=14, routed)          0.168    -0.201    box_y_dir_reg_n_0
    SLICE_X37Y30         LUT4 (Prop_lut4_I3_O)        0.045    -0.156 r  box_y_dir_i_1/O
                         net (fo=1, routed)           0.000    -0.156    box_y_dir_i_1_n_0
    SLICE_X37Y30         FDRE                                         r  box_y_dir_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.851    -0.746    pxl_clk
    SLICE_X37Y30         FDRE                                         r  box_y_dir_reg/C
                         clock pessimism              0.235    -0.511    
    SLICE_X37Y30         FDRE (Hold_fdre_C_D)         0.091    -0.420    box_y_dir_reg
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 box_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_cntr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.586    -0.509    pxl_clk
    SLICE_X42Y30         FDRE                                         r  box_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.345 r  box_cntr_reg_reg[10]/Q
                         net (fo=2, routed)           0.125    -0.219    box_cntr_reg_reg[10]
    SLICE_X42Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.109 r  box_cntr_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.109    box_cntr_reg_reg[8]_i_1_n_5
    SLICE_X42Y30         FDRE                                         r  box_cntr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.853    -0.744    pxl_clk
    SLICE_X42Y30         FDRE                                         r  box_cntr_reg_reg[10]/C
                         clock pessimism              0.235    -0.509    
    SLICE_X42Y30         FDRE (Hold_fdre_C_D)         0.134    -0.375    box_cntr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { clk_div_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y16   clk_div_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.734       5.485      MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X42Y28     box_cntr_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X42Y32     box_cntr_reg_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X42Y32     box_cntr_reg_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X42Y32     box_cntr_reg_reg[19]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X42Y28     box_cntr_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X42Y33     box_cntr_reg_reg[20]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X42Y33     box_cntr_reg_reg[21]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X42Y33     box_cntr_reg_reg[22]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X42Y28     box_cntr_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X42Y32     box_cntr_reg_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X42Y32     box_cntr_reg_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X42Y32     box_cntr_reg_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X42Y28     box_cntr_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X42Y33     box_cntr_reg_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X42Y33     box_cntr_reg_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X42Y33     box_cntr_reg_reg[22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X42Y33     box_cntr_reg_reg[23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X42Y28     box_cntr_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X42Y28     box_cntr_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X42Y32     box_cntr_reg_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X42Y32     box_cntr_reg_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X42Y32     box_cntr_reg_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X42Y28     box_cntr_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X42Y33     box_cntr_reg_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X42Y33     box_cntr_reg_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X42Y33     box_cntr_reg_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X42Y33     box_cntr_reg_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X42Y34     box_cntr_reg_reg[24]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   clk_div_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.460ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.460ns  (required time - arrival time)
  Source:                 box_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.755ns  (logic 2.547ns (44.254%)  route 3.208ns (55.746%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 5.441 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.664    -0.729    pxl_clk
    SLICE_X35Y29         FDRE                                         r  box_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  box_y_reg_reg[3]/Q
                         net (fo=8, routed)           0.620     0.348    box_y_reg_reg[3]
    SLICE_X35Y33         LUT1 (Prop_lut1_I0_O)        0.124     0.472 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.472    vga_red_reg[3]_i_96_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.022 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     1.022    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.335 r  vga_red_reg_reg[3]_i_68/O[3]
                         net (fo=1, routed)           0.525     1.860    plusOp3[9]
    SLICE_X36Y34         LUT2 (Prop_lut2_I1_O)        0.306     2.166 r  vga_red_reg[3]_i_43/O
                         net (fo=1, routed)           0.000     2.166    vga_red_reg[3]_i_43_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.716 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.904     3.620    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X37Y34         LUT5 (Prop_lut5_I1_O)        0.124     3.744 f  vga_red_reg[3]_i_7/O
                         net (fo=3, routed)           0.425     4.169    vga_red_reg[3]_i_7_n_0
    SLICE_X37Y35         LUT6 (Prop_lut6_I4_O)        0.124     4.293 r  vga_green_reg[3]_i_1/O
                         net (fo=4, routed)           0.734     5.027    vga_green_reg[3]_i_1_n_0
    SLICE_X36Y35         FDSE                                         r  vga_green_reg_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H16                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     8.121 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.283    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.178 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.777    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.868 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.573     5.441    pxl_clk
    SLICE_X36Y35         FDSE                                         r  vga_green_reg_reg[1]/C
                         clock pessimism              0.588     6.029    
                         clock uncertainty           -0.114     5.915    
    SLICE_X36Y35         FDSE (Setup_fdse_C_S)       -0.429     5.486    vga_green_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.486    
                         arrival time                          -5.027    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.598ns  (required time - arrival time)
  Source:                 box_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.522ns  (logic 2.547ns (46.125%)  route 2.975ns (53.875%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 5.441 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.664    -0.729    pxl_clk
    SLICE_X35Y29         FDRE                                         r  box_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  box_y_reg_reg[3]/Q
                         net (fo=8, routed)           0.620     0.348    box_y_reg_reg[3]
    SLICE_X35Y33         LUT1 (Prop_lut1_I0_O)        0.124     0.472 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.472    vga_red_reg[3]_i_96_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.022 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     1.022    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.335 r  vga_red_reg_reg[3]_i_68/O[3]
                         net (fo=1, routed)           0.525     1.860    plusOp3[9]
    SLICE_X36Y34         LUT2 (Prop_lut2_I1_O)        0.306     2.166 r  vga_red_reg[3]_i_43/O
                         net (fo=1, routed)           0.000     2.166    vga_red_reg[3]_i_43_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.716 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.904     3.620    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X37Y34         LUT5 (Prop_lut5_I1_O)        0.124     3.744 f  vga_red_reg[3]_i_7/O
                         net (fo=3, routed)           0.425     4.169    vga_red_reg[3]_i_7_n_0
    SLICE_X37Y35         LUT6 (Prop_lut6_I4_O)        0.124     4.293 r  vga_green_reg[3]_i_1/O
                         net (fo=4, routed)           0.500     4.793    vga_green_reg[3]_i_1_n_0
    SLICE_X38Y35         FDSE                                         r  vga_green_reg_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H16                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     8.121 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.283    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.178 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.777    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.868 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.573     5.441    pxl_clk
    SLICE_X38Y35         FDSE                                         r  vga_green_reg_reg[0]/C
                         clock pessimism              0.588     6.029    
                         clock uncertainty           -0.114     5.915    
    SLICE_X38Y35         FDSE (Setup_fdse_C_S)       -0.524     5.391    vga_green_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.391    
                         arrival time                          -4.793    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.598ns  (required time - arrival time)
  Source:                 box_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.522ns  (logic 2.547ns (46.125%)  route 2.975ns (53.875%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 5.441 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.664    -0.729    pxl_clk
    SLICE_X35Y29         FDRE                                         r  box_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  box_y_reg_reg[3]/Q
                         net (fo=8, routed)           0.620     0.348    box_y_reg_reg[3]
    SLICE_X35Y33         LUT1 (Prop_lut1_I0_O)        0.124     0.472 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.472    vga_red_reg[3]_i_96_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.022 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     1.022    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.335 r  vga_red_reg_reg[3]_i_68/O[3]
                         net (fo=1, routed)           0.525     1.860    plusOp3[9]
    SLICE_X36Y34         LUT2 (Prop_lut2_I1_O)        0.306     2.166 r  vga_red_reg[3]_i_43/O
                         net (fo=1, routed)           0.000     2.166    vga_red_reg[3]_i_43_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.716 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.904     3.620    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X37Y34         LUT5 (Prop_lut5_I1_O)        0.124     3.744 f  vga_red_reg[3]_i_7/O
                         net (fo=3, routed)           0.425     4.169    vga_red_reg[3]_i_7_n_0
    SLICE_X37Y35         LUT6 (Prop_lut6_I4_O)        0.124     4.293 r  vga_green_reg[3]_i_1/O
                         net (fo=4, routed)           0.500     4.793    vga_green_reg[3]_i_1_n_0
    SLICE_X38Y35         FDSE                                         r  vga_green_reg_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H16                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     8.121 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.283    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.178 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.777    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.868 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.573     5.441    pxl_clk
    SLICE_X38Y35         FDSE                                         r  vga_green_reg_reg[2]/C
                         clock pessimism              0.588     6.029    
                         clock uncertainty           -0.114     5.915    
    SLICE_X38Y35         FDSE (Setup_fdse_C_S)       -0.524     5.391    vga_green_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.391    
                         arrival time                          -4.793    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.598ns  (required time - arrival time)
  Source:                 box_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.522ns  (logic 2.547ns (46.125%)  route 2.975ns (53.875%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 5.441 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.664    -0.729    pxl_clk
    SLICE_X35Y29         FDRE                                         r  box_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  box_y_reg_reg[3]/Q
                         net (fo=8, routed)           0.620     0.348    box_y_reg_reg[3]
    SLICE_X35Y33         LUT1 (Prop_lut1_I0_O)        0.124     0.472 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.472    vga_red_reg[3]_i_96_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.022 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     1.022    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.335 r  vga_red_reg_reg[3]_i_68/O[3]
                         net (fo=1, routed)           0.525     1.860    plusOp3[9]
    SLICE_X36Y34         LUT2 (Prop_lut2_I1_O)        0.306     2.166 r  vga_red_reg[3]_i_43/O
                         net (fo=1, routed)           0.000     2.166    vga_red_reg[3]_i_43_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.716 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.904     3.620    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X37Y34         LUT5 (Prop_lut5_I1_O)        0.124     3.744 f  vga_red_reg[3]_i_7/O
                         net (fo=3, routed)           0.425     4.169    vga_red_reg[3]_i_7_n_0
    SLICE_X37Y35         LUT6 (Prop_lut6_I4_O)        0.124     4.293 r  vga_green_reg[3]_i_1/O
                         net (fo=4, routed)           0.500     4.793    vga_green_reg[3]_i_1_n_0
    SLICE_X38Y35         FDSE                                         r  vga_green_reg_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H16                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     8.121 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.283    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.178 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.777    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.868 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.573     5.441    pxl_clk
    SLICE_X38Y35         FDSE                                         r  vga_green_reg_reg[3]/C
                         clock pessimism              0.588     6.029    
                         clock uncertainty           -0.114     5.915    
    SLICE_X38Y35         FDSE (Setup_fdse_C_S)       -0.524     5.391    vga_green_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.391    
                         arrival time                          -4.793    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.612ns  (required time - arrival time)
  Source:                 box_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.603ns  (logic 2.547ns (45.457%)  route 3.056ns (54.543%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 5.441 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.664    -0.729    pxl_clk
    SLICE_X35Y29         FDRE                                         r  box_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  box_y_reg_reg[3]/Q
                         net (fo=8, routed)           0.620     0.348    box_y_reg_reg[3]
    SLICE_X35Y33         LUT1 (Prop_lut1_I0_O)        0.124     0.472 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.472    vga_red_reg[3]_i_96_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.022 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     1.022    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.335 r  vga_red_reg_reg[3]_i_68/O[3]
                         net (fo=1, routed)           0.525     1.860    plusOp3[9]
    SLICE_X36Y34         LUT2 (Prop_lut2_I1_O)        0.306     2.166 r  vga_red_reg[3]_i_43/O
                         net (fo=1, routed)           0.000     2.166    vga_red_reg[3]_i_43_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.716 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.904     3.620    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X37Y34         LUT5 (Prop_lut5_I1_O)        0.124     3.744 f  vga_red_reg[3]_i_7/O
                         net (fo=3, routed)           0.465     4.209    vga_red_reg[3]_i_7_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I4_O)        0.124     4.333 r  vga_blue_reg[3]_i_1/O
                         net (fo=4, routed)           0.541     4.874    vga_blue_reg[3]_i_1_n_0
    SLICE_X39Y35         FDSE                                         r  vga_blue_reg_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H16                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     8.121 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.283    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.178 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.777    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.868 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.573     5.441    pxl_clk
    SLICE_X39Y35         FDSE                                         r  vga_blue_reg_reg[0]/C
                         clock pessimism              0.588     6.029    
                         clock uncertainty           -0.114     5.915    
    SLICE_X39Y35         FDSE (Setup_fdse_C_S)       -0.429     5.486    vga_blue_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.486    
                         arrival time                          -4.874    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.612ns  (required time - arrival time)
  Source:                 box_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.602ns  (logic 2.547ns (45.465%)  route 3.055ns (54.535%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 5.440 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.664    -0.729    pxl_clk
    SLICE_X35Y29         FDRE                                         r  box_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  box_y_reg_reg[3]/Q
                         net (fo=8, routed)           0.620     0.348    box_y_reg_reg[3]
    SLICE_X35Y33         LUT1 (Prop_lut1_I0_O)        0.124     0.472 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.472    vga_red_reg[3]_i_96_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.022 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     1.022    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.335 r  vga_red_reg_reg[3]_i_68/O[3]
                         net (fo=1, routed)           0.525     1.860    plusOp3[9]
    SLICE_X36Y34         LUT2 (Prop_lut2_I1_O)        0.306     2.166 r  vga_red_reg[3]_i_43/O
                         net (fo=1, routed)           0.000     2.166    vga_red_reg[3]_i_43_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.716 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.904     3.620    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X37Y34         LUT5 (Prop_lut5_I1_O)        0.124     3.744 f  vga_red_reg[3]_i_7/O
                         net (fo=3, routed)           0.465     4.209    vga_red_reg[3]_i_7_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I4_O)        0.124     4.333 r  vga_blue_reg[3]_i_1/O
                         net (fo=4, routed)           0.540     4.873    vga_blue_reg[3]_i_1_n_0
    SLICE_X39Y34         FDSE                                         r  vga_blue_reg_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H16                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     8.121 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.283    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.178 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.777    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.868 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.572     5.440    pxl_clk
    SLICE_X39Y34         FDSE                                         r  vga_blue_reg_reg[1]/C
                         clock pessimism              0.588     6.028    
                         clock uncertainty           -0.114     5.914    
    SLICE_X39Y34         FDSE (Setup_fdse_C_S)       -0.429     5.485    vga_blue_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.485    
                         arrival time                          -4.873    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.612ns  (required time - arrival time)
  Source:                 box_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.602ns  (logic 2.547ns (45.465%)  route 3.055ns (54.535%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 5.440 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.664    -0.729    pxl_clk
    SLICE_X35Y29         FDRE                                         r  box_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  box_y_reg_reg[3]/Q
                         net (fo=8, routed)           0.620     0.348    box_y_reg_reg[3]
    SLICE_X35Y33         LUT1 (Prop_lut1_I0_O)        0.124     0.472 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.472    vga_red_reg[3]_i_96_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.022 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     1.022    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.335 r  vga_red_reg_reg[3]_i_68/O[3]
                         net (fo=1, routed)           0.525     1.860    plusOp3[9]
    SLICE_X36Y34         LUT2 (Prop_lut2_I1_O)        0.306     2.166 r  vga_red_reg[3]_i_43/O
                         net (fo=1, routed)           0.000     2.166    vga_red_reg[3]_i_43_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.716 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.904     3.620    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X37Y34         LUT5 (Prop_lut5_I1_O)        0.124     3.744 f  vga_red_reg[3]_i_7/O
                         net (fo=3, routed)           0.465     4.209    vga_red_reg[3]_i_7_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I4_O)        0.124     4.333 r  vga_blue_reg[3]_i_1/O
                         net (fo=4, routed)           0.540     4.873    vga_blue_reg[3]_i_1_n_0
    SLICE_X39Y34         FDSE                                         r  vga_blue_reg_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H16                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     8.121 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.283    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.178 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.777    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.868 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.572     5.440    pxl_clk
    SLICE_X39Y34         FDSE                                         r  vga_blue_reg_reg[2]/C
                         clock pessimism              0.588     6.028    
                         clock uncertainty           -0.114     5.914    
    SLICE_X39Y34         FDSE (Setup_fdse_C_S)       -0.429     5.485    vga_blue_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.485    
                         arrival time                          -4.873    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.612ns  (required time - arrival time)
  Source:                 box_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.602ns  (logic 2.547ns (45.465%)  route 3.055ns (54.535%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 5.440 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.664    -0.729    pxl_clk
    SLICE_X35Y29         FDRE                                         r  box_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  box_y_reg_reg[3]/Q
                         net (fo=8, routed)           0.620     0.348    box_y_reg_reg[3]
    SLICE_X35Y33         LUT1 (Prop_lut1_I0_O)        0.124     0.472 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.472    vga_red_reg[3]_i_96_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.022 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     1.022    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.335 r  vga_red_reg_reg[3]_i_68/O[3]
                         net (fo=1, routed)           0.525     1.860    plusOp3[9]
    SLICE_X36Y34         LUT2 (Prop_lut2_I1_O)        0.306     2.166 r  vga_red_reg[3]_i_43/O
                         net (fo=1, routed)           0.000     2.166    vga_red_reg[3]_i_43_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.716 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.904     3.620    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X37Y34         LUT5 (Prop_lut5_I1_O)        0.124     3.744 f  vga_red_reg[3]_i_7/O
                         net (fo=3, routed)           0.465     4.209    vga_red_reg[3]_i_7_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I4_O)        0.124     4.333 r  vga_blue_reg[3]_i_1/O
                         net (fo=4, routed)           0.540     4.873    vga_blue_reg[3]_i_1_n_0
    SLICE_X39Y34         FDSE                                         r  vga_blue_reg_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H16                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     8.121 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.283    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.178 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.777    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.868 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.572     5.440    pxl_clk
    SLICE_X39Y34         FDSE                                         r  vga_blue_reg_reg[3]/C
                         clock pessimism              0.588     6.028    
                         clock uncertainty           -0.114     5.914    
    SLICE_X39Y34         FDSE (Setup_fdse_C_S)       -0.429     5.485    vga_blue_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.485    
                         arrival time                          -4.873    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.708ns  (required time - arrival time)
  Source:                 box_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.506ns  (logic 2.547ns (46.259%)  route 2.959ns (53.741%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 5.440 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.664    -0.729    pxl_clk
    SLICE_X35Y29         FDRE                                         r  box_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  box_y_reg_reg[3]/Q
                         net (fo=8, routed)           0.620     0.348    box_y_reg_reg[3]
    SLICE_X35Y33         LUT1 (Prop_lut1_I0_O)        0.124     0.472 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.472    vga_red_reg[3]_i_96_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.022 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     1.022    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.335 r  vga_red_reg_reg[3]_i_68/O[3]
                         net (fo=1, routed)           0.525     1.860    plusOp3[9]
    SLICE_X36Y34         LUT2 (Prop_lut2_I1_O)        0.306     2.166 r  vga_red_reg[3]_i_43/O
                         net (fo=1, routed)           0.000     2.166    vga_red_reg[3]_i_43_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.716 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.904     3.620    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X37Y34         LUT5 (Prop_lut5_I1_O)        0.124     3.744 f  vga_red_reg[3]_i_7/O
                         net (fo=3, routed)           0.275     4.019    vga_red_reg[3]_i_7_n_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I4_O)        0.124     4.143 r  vga_red_reg[3]_i_1/O
                         net (fo=4, routed)           0.634     4.777    vga_red_reg[3]_i_1_n_0
    SLICE_X37Y34         FDSE                                         r  vga_red_reg_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H16                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     8.121 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.283    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.178 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.777    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.868 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.572     5.440    pxl_clk
    SLICE_X37Y34         FDSE                                         r  vga_red_reg_reg[1]/C
                         clock pessimism              0.588     6.028    
                         clock uncertainty           -0.114     5.914    
    SLICE_X37Y34         FDSE (Setup_fdse_C_S)       -0.429     5.485    vga_red_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.485    
                         arrival time                          -4.777    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.708ns  (required time - arrival time)
  Source:                 box_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.506ns  (logic 2.547ns (46.259%)  route 2.959ns (53.741%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 5.440 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.664    -0.729    pxl_clk
    SLICE_X35Y29         FDRE                                         r  box_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  box_y_reg_reg[3]/Q
                         net (fo=8, routed)           0.620     0.348    box_y_reg_reg[3]
    SLICE_X35Y33         LUT1 (Prop_lut1_I0_O)        0.124     0.472 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.472    vga_red_reg[3]_i_96_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.022 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     1.022    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.335 r  vga_red_reg_reg[3]_i_68/O[3]
                         net (fo=1, routed)           0.525     1.860    plusOp3[9]
    SLICE_X36Y34         LUT2 (Prop_lut2_I1_O)        0.306     2.166 r  vga_red_reg[3]_i_43/O
                         net (fo=1, routed)           0.000     2.166    vga_red_reg[3]_i_43_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.716 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.904     3.620    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X37Y34         LUT5 (Prop_lut5_I1_O)        0.124     3.744 f  vga_red_reg[3]_i_7/O
                         net (fo=3, routed)           0.275     4.019    vga_red_reg[3]_i_7_n_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I4_O)        0.124     4.143 r  vga_red_reg[3]_i_1/O
                         net (fo=4, routed)           0.634     4.777    vga_red_reg[3]_i_1_n_0
    SLICE_X37Y34         FDSE                                         r  vga_red_reg_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H16                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     8.121 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.283    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.178 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.777    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.868 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.572     5.440    pxl_clk
    SLICE_X37Y34         FDSE                                         r  vga_red_reg_reg[2]/C
                         clock pessimism              0.588     6.028    
                         clock uncertainty           -0.114     5.914    
    SLICE_X37Y34         FDSE (Setup_fdse_C_S)       -0.429     5.485    vga_red_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.485    
                         arrival time                          -4.777    
  -------------------------------------------------------------------
                         slack                                  0.708    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 box_y_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.265ns (74.355%)  route 0.091ns (25.645%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.558    -0.537    pxl_clk
    SLICE_X35Y31         FDRE                                         r  box_y_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  box_y_reg_reg[8]/Q
                         net (fo=7, routed)           0.091    -0.304    box_y_reg_reg[8]
    SLICE_X35Y31         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.180 r  box_y_reg_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.180    box_y_reg_reg[8]_i_1_n_6
    SLICE_X35Y31         FDRE                                         r  box_y_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.825    -0.772    pxl_clk
    SLICE_X35Y31         FDRE                                         r  box_y_reg_reg[9]/C
                         clock pessimism              0.235    -0.537    
                         clock uncertainty            0.114    -0.423    
    SLICE_X35Y31         FDRE (Hold_fdre_C_D)         0.105    -0.318    box_y_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 box_y_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.265ns (74.355%)  route 0.091ns (25.645%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.557    -0.538    pxl_clk
    SLICE_X35Y30         FDRE                                         r  box_y_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  box_y_reg_reg[4]/Q
                         net (fo=7, routed)           0.091    -0.305    box_y_reg_reg[4]
    SLICE_X35Y30         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.181 r  box_y_reg_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.181    box_y_reg_reg[4]_i_1_n_6
    SLICE_X35Y30         FDRE                                         r  box_y_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.824    -0.773    pxl_clk
    SLICE_X35Y30         FDRE                                         r  box_y_reg_reg[5]/C
                         clock pessimism              0.235    -0.538    
                         clock uncertainty            0.114    -0.424    
    SLICE_X35Y30         FDRE (Hold_fdre_C_D)         0.105    -0.319    box_y_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 box_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.268ns (74.582%)  route 0.091ns (25.418%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.556    -0.539    pxl_clk
    SLICE_X35Y29         FDRE                                         r  box_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  box_y_reg_reg[2]/Q
                         net (fo=7, routed)           0.091    -0.306    box_y_reg_reg[2]
    SLICE_X35Y29         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.179 r  box_y_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.179    box_y_reg_reg[0]_i_1_n_4
    SLICE_X35Y29         FDRE                                         r  box_y_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.823    -0.774    pxl_clk
    SLICE_X35Y29         FDRE                                         r  box_y_reg_reg[3]/C
                         clock pessimism              0.235    -0.539    
                         clock uncertainty            0.114    -0.425    
    SLICE_X35Y29         FDRE (Hold_fdre_C_D)         0.105    -0.320    box_y_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 box_y_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.268ns (74.582%)  route 0.091ns (25.418%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.557    -0.538    pxl_clk
    SLICE_X35Y30         FDRE                                         r  box_y_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  box_y_reg_reg[6]/Q
                         net (fo=7, routed)           0.091    -0.305    box_y_reg_reg[6]
    SLICE_X35Y30         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.178 r  box_y_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.178    box_y_reg_reg[4]_i_1_n_4
    SLICE_X35Y30         FDRE                                         r  box_y_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.824    -0.773    pxl_clk
    SLICE_X35Y30         FDRE                                         r  box_y_reg_reg[7]/C
                         clock pessimism              0.235    -0.538    
                         clock uncertainty            0.114    -0.424    
    SLICE_X35Y30         FDRE (Hold_fdre_C_D)         0.105    -0.319    box_y_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 box_y_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.268ns (74.569%)  route 0.091ns (25.431%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.558    -0.537    pxl_clk
    SLICE_X35Y31         FDRE                                         r  box_y_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  box_y_reg_reg[10]/Q
                         net (fo=7, routed)           0.091    -0.304    box_y_reg_reg[10]
    SLICE_X35Y31         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.177 r  box_y_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.177    box_y_reg_reg[8]_i_1_n_4
    SLICE_X35Y31         FDRE                                         r  box_y_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.825    -0.772    pxl_clk
    SLICE_X35Y31         FDRE                                         r  box_y_reg_reg[11]/C
                         clock pessimism              0.235    -0.537    
                         clock uncertainty            0.114    -0.423    
    SLICE_X35Y31         FDRE (Hold_fdre_C_D)         0.105    -0.318    box_y_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.268ns (74.008%)  route 0.094ns (25.992%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.584    -0.511    pxl_clk
    SLICE_X40Y28         FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.094    -0.275    box_x_reg_reg[2]
    SLICE_X40Y28         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.148 r  box_x_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.148    box_x_reg_reg[0]_i_1_n_4
    SLICE_X40Y28         FDRE                                         r  box_x_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.851    -0.746    pxl_clk
    SLICE_X40Y28         FDRE                                         r  box_x_reg_reg[3]/C
                         clock pessimism              0.235    -0.511    
                         clock uncertainty            0.114    -0.397    
    SLICE_X40Y28         FDRE (Hold_fdre_C_D)         0.105    -0.292    box_x_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 box_x_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.265ns (72.450%)  route 0.101ns (27.550%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.585    -0.510    pxl_clk
    SLICE_X40Y29         FDRE                                         r  box_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  box_x_reg_reg[4]/Q
                         net (fo=7, routed)           0.101    -0.268    box_x_reg_reg[4]
    SLICE_X40Y29         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.144 r  box_x_reg_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.144    box_x_reg_reg[4]_i_1_n_6
    SLICE_X40Y29         FDRE                                         r  box_x_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.852    -0.745    pxl_clk
    SLICE_X40Y29         FDRE                                         r  box_x_reg_reg[5]/C
                         clock pessimism              0.235    -0.510    
                         clock uncertainty            0.114    -0.396    
    SLICE_X40Y29         FDRE (Hold_fdre_C_D)         0.105    -0.291    box_x_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 box_x_dir_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_dir_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.585    -0.510    pxl_clk
    SLICE_X43Y29         FDRE                                         r  box_x_dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  box_x_dir_reg/Q
                         net (fo=14, routed)          0.168    -0.200    box_x_dir_reg_n_0
    SLICE_X43Y29         LUT4 (Prop_lut4_I3_O)        0.045    -0.155 r  box_x_dir_i_1/O
                         net (fo=1, routed)           0.000    -0.155    box_x_dir_i_1_n_0
    SLICE_X43Y29         FDRE                                         r  box_x_dir_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.852    -0.745    pxl_clk
    SLICE_X43Y29         FDRE                                         r  box_x_dir_reg/C
                         clock pessimism              0.235    -0.510    
                         clock uncertainty            0.114    -0.396    
    SLICE_X43Y29         FDRE (Hold_fdre_C_D)         0.091    -0.305    box_x_dir_reg
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 box_y_dir_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_dir_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.584    -0.511    pxl_clk
    SLICE_X37Y30         FDRE                                         r  box_y_dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  box_y_dir_reg/Q
                         net (fo=14, routed)          0.168    -0.201    box_y_dir_reg_n_0
    SLICE_X37Y30         LUT4 (Prop_lut4_I3_O)        0.045    -0.156 r  box_y_dir_i_1/O
                         net (fo=1, routed)           0.000    -0.156    box_y_dir_i_1_n_0
    SLICE_X37Y30         FDRE                                         r  box_y_dir_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.851    -0.746    pxl_clk
    SLICE_X37Y30         FDRE                                         r  box_y_dir_reg/C
                         clock pessimism              0.235    -0.511    
                         clock uncertainty            0.114    -0.397    
    SLICE_X37Y30         FDRE (Hold_fdre_C_D)         0.091    -0.306    box_y_dir_reg
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 box_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_cntr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.586    -0.509    pxl_clk
    SLICE_X42Y30         FDRE                                         r  box_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.345 r  box_cntr_reg_reg[10]/Q
                         net (fo=2, routed)           0.125    -0.219    box_cntr_reg_reg[10]
    SLICE_X42Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.109 r  box_cntr_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.109    box_cntr_reg_reg[8]_i_1_n_5
    SLICE_X42Y30         FDRE                                         r  box_cntr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.853    -0.744    pxl_clk
    SLICE_X42Y30         FDRE                                         r  box_cntr_reg_reg[10]/C
                         clock pessimism              0.235    -0.509    
                         clock uncertainty            0.114    -0.395    
    SLICE_X42Y30         FDRE (Hold_fdre_C_D)         0.134    -0.261    box_cntr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.151    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.460ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.460ns  (required time - arrival time)
  Source:                 box_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.755ns  (logic 2.547ns (44.254%)  route 3.208ns (55.746%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 5.441 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.664    -0.729    pxl_clk
    SLICE_X35Y29         FDRE                                         r  box_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  box_y_reg_reg[3]/Q
                         net (fo=8, routed)           0.620     0.348    box_y_reg_reg[3]
    SLICE_X35Y33         LUT1 (Prop_lut1_I0_O)        0.124     0.472 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.472    vga_red_reg[3]_i_96_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.022 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     1.022    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.335 r  vga_red_reg_reg[3]_i_68/O[3]
                         net (fo=1, routed)           0.525     1.860    plusOp3[9]
    SLICE_X36Y34         LUT2 (Prop_lut2_I1_O)        0.306     2.166 r  vga_red_reg[3]_i_43/O
                         net (fo=1, routed)           0.000     2.166    vga_red_reg[3]_i_43_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.716 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.904     3.620    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X37Y34         LUT5 (Prop_lut5_I1_O)        0.124     3.744 f  vga_red_reg[3]_i_7/O
                         net (fo=3, routed)           0.425     4.169    vga_red_reg[3]_i_7_n_0
    SLICE_X37Y35         LUT6 (Prop_lut6_I4_O)        0.124     4.293 r  vga_green_reg[3]_i_1/O
                         net (fo=4, routed)           0.734     5.027    vga_green_reg[3]_i_1_n_0
    SLICE_X36Y35         FDSE                                         r  vga_green_reg_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H16                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     8.121 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.283    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.178 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.777    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.868 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.573     5.441    pxl_clk
    SLICE_X36Y35         FDSE                                         r  vga_green_reg_reg[1]/C
                         clock pessimism              0.588     6.029    
                         clock uncertainty           -0.114     5.915    
    SLICE_X36Y35         FDSE (Setup_fdse_C_S)       -0.429     5.486    vga_green_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.486    
                         arrival time                          -5.027    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.598ns  (required time - arrival time)
  Source:                 box_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.522ns  (logic 2.547ns (46.125%)  route 2.975ns (53.875%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 5.441 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.664    -0.729    pxl_clk
    SLICE_X35Y29         FDRE                                         r  box_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  box_y_reg_reg[3]/Q
                         net (fo=8, routed)           0.620     0.348    box_y_reg_reg[3]
    SLICE_X35Y33         LUT1 (Prop_lut1_I0_O)        0.124     0.472 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.472    vga_red_reg[3]_i_96_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.022 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     1.022    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.335 r  vga_red_reg_reg[3]_i_68/O[3]
                         net (fo=1, routed)           0.525     1.860    plusOp3[9]
    SLICE_X36Y34         LUT2 (Prop_lut2_I1_O)        0.306     2.166 r  vga_red_reg[3]_i_43/O
                         net (fo=1, routed)           0.000     2.166    vga_red_reg[3]_i_43_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.716 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.904     3.620    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X37Y34         LUT5 (Prop_lut5_I1_O)        0.124     3.744 f  vga_red_reg[3]_i_7/O
                         net (fo=3, routed)           0.425     4.169    vga_red_reg[3]_i_7_n_0
    SLICE_X37Y35         LUT6 (Prop_lut6_I4_O)        0.124     4.293 r  vga_green_reg[3]_i_1/O
                         net (fo=4, routed)           0.500     4.793    vga_green_reg[3]_i_1_n_0
    SLICE_X38Y35         FDSE                                         r  vga_green_reg_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H16                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     8.121 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.283    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.178 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.777    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.868 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.573     5.441    pxl_clk
    SLICE_X38Y35         FDSE                                         r  vga_green_reg_reg[0]/C
                         clock pessimism              0.588     6.029    
                         clock uncertainty           -0.114     5.915    
    SLICE_X38Y35         FDSE (Setup_fdse_C_S)       -0.524     5.391    vga_green_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.391    
                         arrival time                          -4.793    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.598ns  (required time - arrival time)
  Source:                 box_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.522ns  (logic 2.547ns (46.125%)  route 2.975ns (53.875%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 5.441 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.664    -0.729    pxl_clk
    SLICE_X35Y29         FDRE                                         r  box_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  box_y_reg_reg[3]/Q
                         net (fo=8, routed)           0.620     0.348    box_y_reg_reg[3]
    SLICE_X35Y33         LUT1 (Prop_lut1_I0_O)        0.124     0.472 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.472    vga_red_reg[3]_i_96_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.022 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     1.022    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.335 r  vga_red_reg_reg[3]_i_68/O[3]
                         net (fo=1, routed)           0.525     1.860    plusOp3[9]
    SLICE_X36Y34         LUT2 (Prop_lut2_I1_O)        0.306     2.166 r  vga_red_reg[3]_i_43/O
                         net (fo=1, routed)           0.000     2.166    vga_red_reg[3]_i_43_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.716 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.904     3.620    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X37Y34         LUT5 (Prop_lut5_I1_O)        0.124     3.744 f  vga_red_reg[3]_i_7/O
                         net (fo=3, routed)           0.425     4.169    vga_red_reg[3]_i_7_n_0
    SLICE_X37Y35         LUT6 (Prop_lut6_I4_O)        0.124     4.293 r  vga_green_reg[3]_i_1/O
                         net (fo=4, routed)           0.500     4.793    vga_green_reg[3]_i_1_n_0
    SLICE_X38Y35         FDSE                                         r  vga_green_reg_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H16                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     8.121 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.283    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.178 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.777    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.868 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.573     5.441    pxl_clk
    SLICE_X38Y35         FDSE                                         r  vga_green_reg_reg[2]/C
                         clock pessimism              0.588     6.029    
                         clock uncertainty           -0.114     5.915    
    SLICE_X38Y35         FDSE (Setup_fdse_C_S)       -0.524     5.391    vga_green_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.391    
                         arrival time                          -4.793    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.598ns  (required time - arrival time)
  Source:                 box_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.522ns  (logic 2.547ns (46.125%)  route 2.975ns (53.875%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 5.441 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.664    -0.729    pxl_clk
    SLICE_X35Y29         FDRE                                         r  box_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  box_y_reg_reg[3]/Q
                         net (fo=8, routed)           0.620     0.348    box_y_reg_reg[3]
    SLICE_X35Y33         LUT1 (Prop_lut1_I0_O)        0.124     0.472 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.472    vga_red_reg[3]_i_96_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.022 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     1.022    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.335 r  vga_red_reg_reg[3]_i_68/O[3]
                         net (fo=1, routed)           0.525     1.860    plusOp3[9]
    SLICE_X36Y34         LUT2 (Prop_lut2_I1_O)        0.306     2.166 r  vga_red_reg[3]_i_43/O
                         net (fo=1, routed)           0.000     2.166    vga_red_reg[3]_i_43_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.716 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.904     3.620    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X37Y34         LUT5 (Prop_lut5_I1_O)        0.124     3.744 f  vga_red_reg[3]_i_7/O
                         net (fo=3, routed)           0.425     4.169    vga_red_reg[3]_i_7_n_0
    SLICE_X37Y35         LUT6 (Prop_lut6_I4_O)        0.124     4.293 r  vga_green_reg[3]_i_1/O
                         net (fo=4, routed)           0.500     4.793    vga_green_reg[3]_i_1_n_0
    SLICE_X38Y35         FDSE                                         r  vga_green_reg_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H16                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     8.121 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.283    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.178 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.777    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.868 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.573     5.441    pxl_clk
    SLICE_X38Y35         FDSE                                         r  vga_green_reg_reg[3]/C
                         clock pessimism              0.588     6.029    
                         clock uncertainty           -0.114     5.915    
    SLICE_X38Y35         FDSE (Setup_fdse_C_S)       -0.524     5.391    vga_green_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.391    
                         arrival time                          -4.793    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.612ns  (required time - arrival time)
  Source:                 box_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.603ns  (logic 2.547ns (45.457%)  route 3.056ns (54.543%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 5.441 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.664    -0.729    pxl_clk
    SLICE_X35Y29         FDRE                                         r  box_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  box_y_reg_reg[3]/Q
                         net (fo=8, routed)           0.620     0.348    box_y_reg_reg[3]
    SLICE_X35Y33         LUT1 (Prop_lut1_I0_O)        0.124     0.472 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.472    vga_red_reg[3]_i_96_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.022 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     1.022    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.335 r  vga_red_reg_reg[3]_i_68/O[3]
                         net (fo=1, routed)           0.525     1.860    plusOp3[9]
    SLICE_X36Y34         LUT2 (Prop_lut2_I1_O)        0.306     2.166 r  vga_red_reg[3]_i_43/O
                         net (fo=1, routed)           0.000     2.166    vga_red_reg[3]_i_43_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.716 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.904     3.620    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X37Y34         LUT5 (Prop_lut5_I1_O)        0.124     3.744 f  vga_red_reg[3]_i_7/O
                         net (fo=3, routed)           0.465     4.209    vga_red_reg[3]_i_7_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I4_O)        0.124     4.333 r  vga_blue_reg[3]_i_1/O
                         net (fo=4, routed)           0.541     4.874    vga_blue_reg[3]_i_1_n_0
    SLICE_X39Y35         FDSE                                         r  vga_blue_reg_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H16                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     8.121 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.283    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.178 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.777    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.868 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.573     5.441    pxl_clk
    SLICE_X39Y35         FDSE                                         r  vga_blue_reg_reg[0]/C
                         clock pessimism              0.588     6.029    
                         clock uncertainty           -0.114     5.915    
    SLICE_X39Y35         FDSE (Setup_fdse_C_S)       -0.429     5.486    vga_blue_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.486    
                         arrival time                          -4.874    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.612ns  (required time - arrival time)
  Source:                 box_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.602ns  (logic 2.547ns (45.465%)  route 3.055ns (54.535%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 5.440 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.664    -0.729    pxl_clk
    SLICE_X35Y29         FDRE                                         r  box_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  box_y_reg_reg[3]/Q
                         net (fo=8, routed)           0.620     0.348    box_y_reg_reg[3]
    SLICE_X35Y33         LUT1 (Prop_lut1_I0_O)        0.124     0.472 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.472    vga_red_reg[3]_i_96_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.022 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     1.022    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.335 r  vga_red_reg_reg[3]_i_68/O[3]
                         net (fo=1, routed)           0.525     1.860    plusOp3[9]
    SLICE_X36Y34         LUT2 (Prop_lut2_I1_O)        0.306     2.166 r  vga_red_reg[3]_i_43/O
                         net (fo=1, routed)           0.000     2.166    vga_red_reg[3]_i_43_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.716 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.904     3.620    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X37Y34         LUT5 (Prop_lut5_I1_O)        0.124     3.744 f  vga_red_reg[3]_i_7/O
                         net (fo=3, routed)           0.465     4.209    vga_red_reg[3]_i_7_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I4_O)        0.124     4.333 r  vga_blue_reg[3]_i_1/O
                         net (fo=4, routed)           0.540     4.873    vga_blue_reg[3]_i_1_n_0
    SLICE_X39Y34         FDSE                                         r  vga_blue_reg_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H16                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     8.121 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.283    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.178 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.777    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.868 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.572     5.440    pxl_clk
    SLICE_X39Y34         FDSE                                         r  vga_blue_reg_reg[1]/C
                         clock pessimism              0.588     6.028    
                         clock uncertainty           -0.114     5.914    
    SLICE_X39Y34         FDSE (Setup_fdse_C_S)       -0.429     5.485    vga_blue_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.485    
                         arrival time                          -4.873    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.612ns  (required time - arrival time)
  Source:                 box_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.602ns  (logic 2.547ns (45.465%)  route 3.055ns (54.535%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 5.440 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.664    -0.729    pxl_clk
    SLICE_X35Y29         FDRE                                         r  box_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  box_y_reg_reg[3]/Q
                         net (fo=8, routed)           0.620     0.348    box_y_reg_reg[3]
    SLICE_X35Y33         LUT1 (Prop_lut1_I0_O)        0.124     0.472 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.472    vga_red_reg[3]_i_96_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.022 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     1.022    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.335 r  vga_red_reg_reg[3]_i_68/O[3]
                         net (fo=1, routed)           0.525     1.860    plusOp3[9]
    SLICE_X36Y34         LUT2 (Prop_lut2_I1_O)        0.306     2.166 r  vga_red_reg[3]_i_43/O
                         net (fo=1, routed)           0.000     2.166    vga_red_reg[3]_i_43_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.716 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.904     3.620    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X37Y34         LUT5 (Prop_lut5_I1_O)        0.124     3.744 f  vga_red_reg[3]_i_7/O
                         net (fo=3, routed)           0.465     4.209    vga_red_reg[3]_i_7_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I4_O)        0.124     4.333 r  vga_blue_reg[3]_i_1/O
                         net (fo=4, routed)           0.540     4.873    vga_blue_reg[3]_i_1_n_0
    SLICE_X39Y34         FDSE                                         r  vga_blue_reg_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H16                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     8.121 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.283    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.178 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.777    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.868 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.572     5.440    pxl_clk
    SLICE_X39Y34         FDSE                                         r  vga_blue_reg_reg[2]/C
                         clock pessimism              0.588     6.028    
                         clock uncertainty           -0.114     5.914    
    SLICE_X39Y34         FDSE (Setup_fdse_C_S)       -0.429     5.485    vga_blue_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.485    
                         arrival time                          -4.873    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.612ns  (required time - arrival time)
  Source:                 box_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.602ns  (logic 2.547ns (45.465%)  route 3.055ns (54.535%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 5.440 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.664    -0.729    pxl_clk
    SLICE_X35Y29         FDRE                                         r  box_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  box_y_reg_reg[3]/Q
                         net (fo=8, routed)           0.620     0.348    box_y_reg_reg[3]
    SLICE_X35Y33         LUT1 (Prop_lut1_I0_O)        0.124     0.472 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.472    vga_red_reg[3]_i_96_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.022 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     1.022    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.335 r  vga_red_reg_reg[3]_i_68/O[3]
                         net (fo=1, routed)           0.525     1.860    plusOp3[9]
    SLICE_X36Y34         LUT2 (Prop_lut2_I1_O)        0.306     2.166 r  vga_red_reg[3]_i_43/O
                         net (fo=1, routed)           0.000     2.166    vga_red_reg[3]_i_43_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.716 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.904     3.620    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X37Y34         LUT5 (Prop_lut5_I1_O)        0.124     3.744 f  vga_red_reg[3]_i_7/O
                         net (fo=3, routed)           0.465     4.209    vga_red_reg[3]_i_7_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I4_O)        0.124     4.333 r  vga_blue_reg[3]_i_1/O
                         net (fo=4, routed)           0.540     4.873    vga_blue_reg[3]_i_1_n_0
    SLICE_X39Y34         FDSE                                         r  vga_blue_reg_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H16                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     8.121 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.283    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.178 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.777    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.868 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.572     5.440    pxl_clk
    SLICE_X39Y34         FDSE                                         r  vga_blue_reg_reg[3]/C
                         clock pessimism              0.588     6.028    
                         clock uncertainty           -0.114     5.914    
    SLICE_X39Y34         FDSE (Setup_fdse_C_S)       -0.429     5.485    vga_blue_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.485    
                         arrival time                          -4.873    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.708ns  (required time - arrival time)
  Source:                 box_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.506ns  (logic 2.547ns (46.259%)  route 2.959ns (53.741%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 5.440 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.664    -0.729    pxl_clk
    SLICE_X35Y29         FDRE                                         r  box_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  box_y_reg_reg[3]/Q
                         net (fo=8, routed)           0.620     0.348    box_y_reg_reg[3]
    SLICE_X35Y33         LUT1 (Prop_lut1_I0_O)        0.124     0.472 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.472    vga_red_reg[3]_i_96_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.022 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     1.022    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.335 r  vga_red_reg_reg[3]_i_68/O[3]
                         net (fo=1, routed)           0.525     1.860    plusOp3[9]
    SLICE_X36Y34         LUT2 (Prop_lut2_I1_O)        0.306     2.166 r  vga_red_reg[3]_i_43/O
                         net (fo=1, routed)           0.000     2.166    vga_red_reg[3]_i_43_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.716 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.904     3.620    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X37Y34         LUT5 (Prop_lut5_I1_O)        0.124     3.744 f  vga_red_reg[3]_i_7/O
                         net (fo=3, routed)           0.275     4.019    vga_red_reg[3]_i_7_n_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I4_O)        0.124     4.143 r  vga_red_reg[3]_i_1/O
                         net (fo=4, routed)           0.634     4.777    vga_red_reg[3]_i_1_n_0
    SLICE_X37Y34         FDSE                                         r  vga_red_reg_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H16                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     8.121 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.283    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.178 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.777    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.868 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.572     5.440    pxl_clk
    SLICE_X37Y34         FDSE                                         r  vga_red_reg_reg[1]/C
                         clock pessimism              0.588     6.028    
                         clock uncertainty           -0.114     5.914    
    SLICE_X37Y34         FDSE (Setup_fdse_C_S)       -0.429     5.485    vga_red_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.485    
                         arrival time                          -4.777    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.708ns  (required time - arrival time)
  Source:                 box_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.506ns  (logic 2.547ns (46.259%)  route 2.959ns (53.741%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 5.440 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.664    -0.729    pxl_clk
    SLICE_X35Y29         FDRE                                         r  box_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  box_y_reg_reg[3]/Q
                         net (fo=8, routed)           0.620     0.348    box_y_reg_reg[3]
    SLICE_X35Y33         LUT1 (Prop_lut1_I0_O)        0.124     0.472 r  vga_red_reg[3]_i_96/O
                         net (fo=1, routed)           0.000     0.472    vga_red_reg[3]_i_96_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.022 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     1.022    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.335 r  vga_red_reg_reg[3]_i_68/O[3]
                         net (fo=1, routed)           0.525     1.860    plusOp3[9]
    SLICE_X36Y34         LUT2 (Prop_lut2_I1_O)        0.306     2.166 r  vga_red_reg[3]_i_43/O
                         net (fo=1, routed)           0.000     2.166    vga_red_reg[3]_i_43_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.716 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.904     3.620    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X37Y34         LUT5 (Prop_lut5_I1_O)        0.124     3.744 f  vga_red_reg[3]_i_7/O
                         net (fo=3, routed)           0.275     4.019    vga_red_reg[3]_i_7_n_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I4_O)        0.124     4.143 r  vga_red_reg[3]_i_1/O
                         net (fo=4, routed)           0.634     4.777    vga_red_reg[3]_i_1_n_0
    SLICE_X37Y34         FDSE                                         r  vga_red_reg_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H16                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     8.121 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.283    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.178 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.777    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.868 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.572     5.440    pxl_clk
    SLICE_X37Y34         FDSE                                         r  vga_red_reg_reg[2]/C
                         clock pessimism              0.588     6.028    
                         clock uncertainty           -0.114     5.914    
    SLICE_X37Y34         FDSE (Setup_fdse_C_S)       -0.429     5.485    vga_red_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.485    
                         arrival time                          -4.777    
  -------------------------------------------------------------------
                         slack                                  0.708    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 box_y_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.265ns (74.355%)  route 0.091ns (25.645%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.558    -0.537    pxl_clk
    SLICE_X35Y31         FDRE                                         r  box_y_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  box_y_reg_reg[8]/Q
                         net (fo=7, routed)           0.091    -0.304    box_y_reg_reg[8]
    SLICE_X35Y31         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.180 r  box_y_reg_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.180    box_y_reg_reg[8]_i_1_n_6
    SLICE_X35Y31         FDRE                                         r  box_y_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.825    -0.772    pxl_clk
    SLICE_X35Y31         FDRE                                         r  box_y_reg_reg[9]/C
                         clock pessimism              0.235    -0.537    
                         clock uncertainty            0.114    -0.423    
    SLICE_X35Y31         FDRE (Hold_fdre_C_D)         0.105    -0.318    box_y_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 box_y_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.265ns (74.355%)  route 0.091ns (25.645%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.557    -0.538    pxl_clk
    SLICE_X35Y30         FDRE                                         r  box_y_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  box_y_reg_reg[4]/Q
                         net (fo=7, routed)           0.091    -0.305    box_y_reg_reg[4]
    SLICE_X35Y30         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.181 r  box_y_reg_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.181    box_y_reg_reg[4]_i_1_n_6
    SLICE_X35Y30         FDRE                                         r  box_y_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.824    -0.773    pxl_clk
    SLICE_X35Y30         FDRE                                         r  box_y_reg_reg[5]/C
                         clock pessimism              0.235    -0.538    
                         clock uncertainty            0.114    -0.424    
    SLICE_X35Y30         FDRE (Hold_fdre_C_D)         0.105    -0.319    box_y_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 box_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.268ns (74.582%)  route 0.091ns (25.418%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.556    -0.539    pxl_clk
    SLICE_X35Y29         FDRE                                         r  box_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  box_y_reg_reg[2]/Q
                         net (fo=7, routed)           0.091    -0.306    box_y_reg_reg[2]
    SLICE_X35Y29         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.179 r  box_y_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.179    box_y_reg_reg[0]_i_1_n_4
    SLICE_X35Y29         FDRE                                         r  box_y_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.823    -0.774    pxl_clk
    SLICE_X35Y29         FDRE                                         r  box_y_reg_reg[3]/C
                         clock pessimism              0.235    -0.539    
                         clock uncertainty            0.114    -0.425    
    SLICE_X35Y29         FDRE (Hold_fdre_C_D)         0.105    -0.320    box_y_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 box_y_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.268ns (74.582%)  route 0.091ns (25.418%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.557    -0.538    pxl_clk
    SLICE_X35Y30         FDRE                                         r  box_y_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  box_y_reg_reg[6]/Q
                         net (fo=7, routed)           0.091    -0.305    box_y_reg_reg[6]
    SLICE_X35Y30         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.178 r  box_y_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.178    box_y_reg_reg[4]_i_1_n_4
    SLICE_X35Y30         FDRE                                         r  box_y_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.824    -0.773    pxl_clk
    SLICE_X35Y30         FDRE                                         r  box_y_reg_reg[7]/C
                         clock pessimism              0.235    -0.538    
                         clock uncertainty            0.114    -0.424    
    SLICE_X35Y30         FDRE (Hold_fdre_C_D)         0.105    -0.319    box_y_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 box_y_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.268ns (74.569%)  route 0.091ns (25.431%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.558    -0.537    pxl_clk
    SLICE_X35Y31         FDRE                                         r  box_y_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  box_y_reg_reg[10]/Q
                         net (fo=7, routed)           0.091    -0.304    box_y_reg_reg[10]
    SLICE_X35Y31         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.177 r  box_y_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.177    box_y_reg_reg[8]_i_1_n_4
    SLICE_X35Y31         FDRE                                         r  box_y_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.825    -0.772    pxl_clk
    SLICE_X35Y31         FDRE                                         r  box_y_reg_reg[11]/C
                         clock pessimism              0.235    -0.537    
                         clock uncertainty            0.114    -0.423    
    SLICE_X35Y31         FDRE (Hold_fdre_C_D)         0.105    -0.318    box_y_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.268ns (74.008%)  route 0.094ns (25.992%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.584    -0.511    pxl_clk
    SLICE_X40Y28         FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.094    -0.275    box_x_reg_reg[2]
    SLICE_X40Y28         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.148 r  box_x_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.148    box_x_reg_reg[0]_i_1_n_4
    SLICE_X40Y28         FDRE                                         r  box_x_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.851    -0.746    pxl_clk
    SLICE_X40Y28         FDRE                                         r  box_x_reg_reg[3]/C
                         clock pessimism              0.235    -0.511    
                         clock uncertainty            0.114    -0.397    
    SLICE_X40Y28         FDRE (Hold_fdre_C_D)         0.105    -0.292    box_x_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 box_x_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.265ns (72.450%)  route 0.101ns (27.550%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.585    -0.510    pxl_clk
    SLICE_X40Y29         FDRE                                         r  box_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  box_x_reg_reg[4]/Q
                         net (fo=7, routed)           0.101    -0.268    box_x_reg_reg[4]
    SLICE_X40Y29         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.144 r  box_x_reg_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.144    box_x_reg_reg[4]_i_1_n_6
    SLICE_X40Y29         FDRE                                         r  box_x_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.852    -0.745    pxl_clk
    SLICE_X40Y29         FDRE                                         r  box_x_reg_reg[5]/C
                         clock pessimism              0.235    -0.510    
                         clock uncertainty            0.114    -0.396    
    SLICE_X40Y29         FDRE (Hold_fdre_C_D)         0.105    -0.291    box_x_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 box_x_dir_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_dir_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.585    -0.510    pxl_clk
    SLICE_X43Y29         FDRE                                         r  box_x_dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  box_x_dir_reg/Q
                         net (fo=14, routed)          0.168    -0.200    box_x_dir_reg_n_0
    SLICE_X43Y29         LUT4 (Prop_lut4_I3_O)        0.045    -0.155 r  box_x_dir_i_1/O
                         net (fo=1, routed)           0.000    -0.155    box_x_dir_i_1_n_0
    SLICE_X43Y29         FDRE                                         r  box_x_dir_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.852    -0.745    pxl_clk
    SLICE_X43Y29         FDRE                                         r  box_x_dir_reg/C
                         clock pessimism              0.235    -0.510    
                         clock uncertainty            0.114    -0.396    
    SLICE_X43Y29         FDRE (Hold_fdre_C_D)         0.091    -0.305    box_x_dir_reg
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 box_y_dir_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_dir_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.584    -0.511    pxl_clk
    SLICE_X37Y30         FDRE                                         r  box_y_dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  box_y_dir_reg/Q
                         net (fo=14, routed)          0.168    -0.201    box_y_dir_reg_n_0
    SLICE_X37Y30         LUT4 (Prop_lut4_I3_O)        0.045    -0.156 r  box_y_dir_i_1/O
                         net (fo=1, routed)           0.000    -0.156    box_y_dir_i_1_n_0
    SLICE_X37Y30         FDRE                                         r  box_y_dir_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.851    -0.746    pxl_clk
    SLICE_X37Y30         FDRE                                         r  box_y_dir_reg/C
                         clock pessimism              0.235    -0.511    
                         clock uncertainty            0.114    -0.397    
    SLICE_X37Y30         FDRE (Hold_fdre_C_D)         0.091    -0.306    box_y_dir_reg
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 box_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_cntr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.586    -0.509    pxl_clk
    SLICE_X42Y30         FDRE                                         r  box_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.345 r  box_cntr_reg_reg[10]/Q
                         net (fo=2, routed)           0.125    -0.219    box_cntr_reg_reg[10]
    SLICE_X42Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.109 r  box_cntr_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.109    box_cntr_reg_reg[8]_i_1_n_5
    SLICE_X42Y30         FDRE                                         r  box_cntr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.853    -0.744    pxl_clk
    SLICE_X42Y30         FDRE                                         r  box_cntr_reg_reg[10]/C
                         clock pessimism              0.235    -0.509    
                         clock uncertainty            0.114    -0.395    
    SLICE_X42Y30         FDRE (Hold_fdre_C_D)         0.134    -0.261    box_cntr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.151    





