{"vcs1":{"timestamp_begin":1727639420.595147249, "rt":2.28, "ut":0.61, "st":0.30}}
{"vcselab":{"timestamp_begin":1727639422.962208593, "rt":1.06, "ut":0.24, "st":0.18}}
{"link":{"timestamp_begin":1727639424.114775847, "rt":0.41, "ut":0.15, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1727639419.806800359}
{"VCS_COMP_START_TIME": 1727639419.806800359}
{"VCS_COMP_END_TIME": 1727639426.000138647}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SPEC_8_1 +notimingchecks"}
{"vcs1": {"peak_mem": 331100}}
{"stitch_vcselab": {"peak_mem": 223356}}
