static bool F_1 ( unsigned int V_1 , struct V_2 * V_3 )\r\n{\r\n#ifdef F_2\r\nif ( V_3 -> V_4 . V_5 . V_1 != V_1 )\r\nreturn false ;\r\n#endif\r\nreturn V_6 [ V_1 ] == & V_3 -> V_4 ;\r\n}\r\nstatic void F_3 ( unsigned int V_1 , struct V_2 * V_3 )\r\n{\r\nif ( F_1 ( V_1 , V_3 ) ) {\r\nF_4 ( V_7 , F_5 ( V_7 ) & ~ V_8 ) ;\r\nV_6 [ V_1 ] = NULL ;\r\n}\r\n#ifdef F_2\r\nV_3 -> V_4 . V_5 . V_1 = V_9 ;\r\n#endif\r\n}\r\nstatic void F_6 ( struct V_2 * V_3 )\r\n{\r\nunion V_10 * V_11 = & V_3 -> V_4 ;\r\nunsigned int V_1 ;\r\nV_1 = F_7 () ;\r\nif ( V_6 [ V_1 ] == V_11 )\r\nV_6 [ V_1 ] = NULL ;\r\nF_4 ( V_7 , F_5 ( V_7 ) & ~ V_8 ) ;\r\nF_8 () ;\r\nmemset ( V_11 , 0 , sizeof( union V_10 ) ) ;\r\nV_11 -> V_5 . V_12 = V_8 ;\r\nV_11 -> V_5 . V_13 = V_14 ;\r\n#ifdef F_2\r\nV_11 -> V_5 . V_1 = V_9 ;\r\n#endif\r\n}\r\nstatic void F_9 ( struct V_2 * V_3 )\r\n{\r\nunion V_10 * V_11 = & V_3 -> V_4 ;\r\nunsigned int V_1 = F_7 () ;\r\nif ( V_6 [ V_1 ] == V_11 )\r\nV_6 [ V_1 ] = NULL ;\r\nF_8 () ;\r\n}\r\nstatic void F_10 ( struct V_2 * V_3 )\r\n{\r\nstruct V_2 * V_15 = F_11 () ;\r\nF_12 ( V_15 ) ;\r\nV_3 -> V_4 = V_15 -> V_4 ;\r\n#ifdef F_2\r\nV_3 -> V_4 . V_5 . V_1 = V_9 ;\r\n#endif\r\n}\r\nstatic int F_13 ( struct V_16 * V_17 , unsigned long V_18 , void * V_19 )\r\n{\r\nstruct V_2 * V_3 = V_19 ;\r\nT_1 V_12 ;\r\n#ifdef F_2\r\nunsigned int V_1 ;\r\n#endif\r\nswitch ( V_18 ) {\r\ncase V_20 :\r\nV_12 = F_5 ( V_7 ) ;\r\n#ifdef F_2\r\nV_1 = V_3 -> V_1 ;\r\nif ( ( V_12 & V_8 ) && V_6 [ V_1 ] )\r\nF_14 ( V_6 [ V_1 ] , V_12 ) ;\r\n#endif\r\nF_4 ( V_7 , V_12 & ~ V_8 ) ;\r\nbreak;\r\ncase V_21 :\r\nF_6 ( V_3 ) ;\r\nbreak;\r\ncase V_22 :\r\nF_9 ( V_3 ) ;\r\nbreak;\r\ncase V_23 :\r\nF_10 ( V_3 ) ;\r\nbreak;\r\n}\r\nreturn V_24 ;\r\n}\r\nstatic void F_15 ( unsigned int V_25 , struct V_26 * V_27 )\r\n{\r\nT_2 V_28 ;\r\nmemset ( & V_28 , 0 , sizeof( V_28 ) ) ;\r\nV_28 . V_29 = V_30 ;\r\nV_28 . V_31 = V_25 ;\r\nV_28 . V_32 = ( void V_33 * ) ( F_16 ( V_27 ) - 4 ) ;\r\nV_34 -> V_3 . V_35 = 0 ;\r\nV_34 -> V_3 . V_36 = 6 ;\r\nF_17 ( V_30 , & V_28 , V_34 ) ;\r\n}\r\nstatic void F_18 ( char * V_37 , T_1 V_38 )\r\n{\r\nint V_39 ;\r\nF_19 ( V_40 L_1 , V_37 ) ;\r\nF_19 ( V_40 L_2 ,\r\nF_5 ( V_7 ) , F_5 ( V_41 ) , V_38 ) ;\r\nfor ( V_39 = 0 ; V_39 < 32 ; V_39 += 2 )\r\nF_19 ( V_40 L_3 ,\r\nV_39 , F_20 ( V_39 ) , V_39 + 1 , F_20 ( V_39 + 1 ) ) ;\r\n}\r\nstatic void F_21 ( T_1 V_42 , T_1 V_38 , T_1 V_13 , struct V_26 * V_27 )\r\n{\r\nint V_31 = 0 ;\r\nF_22 ( L_4 , V_42 ) ;\r\nif ( V_42 == V_43 ) {\r\nF_18 ( L_5 , V_38 ) ;\r\nF_15 ( 0 , V_27 ) ;\r\nreturn;\r\n}\r\nif ( V_42 & ( V_44 | V_45 | V_46 | V_47 ) )\r\nV_13 &= ~ ( V_44 | V_45 | V_46 | V_47 ) ;\r\nV_13 |= V_42 ;\r\nF_4 ( V_41 , V_13 ) ;\r\n#define RAISE ( T_3 , T_4 , T_5 ) \\r\nif (exceptions & stat && fpscr & en) \\r\nsi_code = sig;\r\nRAISE ( V_48 , V_49 , V_50 ) ;\r\nRAISE ( V_51 , V_52 , V_53 ) ;\r\nRAISE ( V_54 , V_55 , V_56 ) ;\r\nRAISE ( V_57 , V_58 , V_59 ) ;\r\nRAISE ( V_60 , V_61 , V_62 ) ;\r\nif ( V_31 )\r\nF_15 ( V_31 , V_27 ) ;\r\n}\r\nstatic T_1 F_23 ( T_1 V_38 , T_1 V_13 , struct V_26 * V_27 )\r\n{\r\nT_1 V_42 = V_43 ;\r\nF_22 ( L_6 , V_38 , V_13 ) ;\r\nif ( F_24 ( V_38 ) ) {\r\nif ( ! F_25 ( V_38 ) ) {\r\nif ( F_26 ( V_38 ) ) {\r\nV_42 = F_27 ( V_38 , V_13 ) ;\r\n} else {\r\nV_42 = F_28 ( V_38 , V_13 ) ;\r\n}\r\n} else {\r\n}\r\n} else {\r\n}\r\nreturn V_42 & ~ V_63 ;\r\n}\r\nvoid F_29 ( T_1 V_64 , T_1 V_12 , struct V_26 * V_27 )\r\n{\r\nT_1 V_13 , V_65 , V_66 , V_42 ;\r\nF_22 ( L_7 , V_64 , V_12 ) ;\r\nF_4 ( V_7 , V_12 & ~ ( V_67 | V_68 | V_69 | V_70 | V_71 ) ) ;\r\nV_66 = F_5 ( V_72 ) ;\r\nV_65 = V_13 = F_5 ( V_41 ) ;\r\nif ( ( V_66 & V_73 ) == ( 1 << V_74 )\r\n&& ( V_13 & V_52 ) ) {\r\ngoto V_75;\r\n}\r\nif ( V_12 & V_67 ) {\r\n#ifndef F_30\r\nV_64 = F_5 ( V_76 ) ;\r\nV_27 -> V_77 -= 4 ;\r\n#endif\r\n} else if ( ! ( V_12 & V_68 ) ) {\r\nF_21 ( V_43 , V_64 , V_13 , V_27 ) ;\r\ngoto exit;\r\n}\r\nif ( V_12 & ( V_67 | V_70 ) ) {\r\nT_1 V_78 ;\r\nV_78 = V_12 + ( 1 << V_79 ) ;\r\nV_13 &= ~ V_80 ;\r\nV_13 |= ( V_78 & V_81 ) << ( V_82 - V_79 ) ;\r\n}\r\nV_42 = F_23 ( V_64 , V_13 , V_27 ) ;\r\nif ( V_42 )\r\nF_21 ( V_42 , V_64 , V_65 , V_27 ) ;\r\nif ( V_12 ^ ( V_67 | V_69 ) )\r\ngoto exit;\r\nF_31 () ;\r\nV_64 = F_5 ( V_83 ) ;\r\nV_75:\r\nV_42 = F_23 ( V_64 , V_65 , V_27 ) ;\r\nif ( V_42 )\r\nF_21 ( V_42 , V_64 , V_65 , V_27 ) ;\r\nexit:\r\nF_32 () ;\r\n}\r\nstatic void F_33 ( void * V_84 )\r\n{\r\nT_1 V_85 = F_34 () ;\r\nF_35 ( V_85 | F_36 ( 10 ) | F_36 ( 11 ) ) ;\r\n}\r\nstatic int F_37 ( void )\r\n{\r\nstruct V_2 * V_86 = F_11 () ;\r\nT_1 V_12 = F_5 ( V_7 ) ;\r\nif ( V_12 & V_8 ) {\r\nF_19 ( V_87 L_8 , V_88 ) ;\r\nF_14 ( & V_86 -> V_4 , V_12 ) ;\r\nF_4 ( V_7 , F_5 ( V_7 ) & ~ V_8 ) ;\r\n}\r\nmemset ( V_6 , 0 , sizeof( V_6 ) ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_38 ( void )\r\n{\r\nF_33 ( NULL ) ;\r\nF_4 ( V_7 , F_5 ( V_7 ) & ~ V_8 ) ;\r\n}\r\nstatic int F_39 ( struct V_16 * V_17 , unsigned long V_18 ,\r\nvoid * V_19 )\r\n{\r\nswitch ( V_18 ) {\r\ncase V_89 :\r\nF_37 () ;\r\nbreak;\r\ncase V_90 :\r\ncase V_91 :\r\nF_38 () ;\r\nbreak;\r\n}\r\nreturn V_92 ;\r\n}\r\nstatic void F_40 ( void )\r\n{\r\nF_41 ( & V_93 ) ;\r\n}\r\nstatic inline void F_40 ( void ) { }\r\nvoid F_12 ( struct V_2 * V_3 )\r\n{\r\nunsigned int V_1 = F_7 () ;\r\nif ( F_1 ( V_1 , V_3 ) ) {\r\nT_1 V_12 = F_5 ( V_7 ) ;\r\nF_4 ( V_7 , V_12 | V_8 ) ;\r\nF_14 ( & V_3 -> V_4 , V_12 | V_8 ) ;\r\nF_4 ( V_7 , V_12 ) ;\r\n}\r\nF_8 () ;\r\n}\r\nvoid F_42 ( struct V_2 * V_3 )\r\n{\r\nunsigned int V_1 = F_7 () ;\r\nF_3 ( V_1 , V_3 ) ;\r\nF_8 () ;\r\n}\r\nstatic int F_43 ( struct V_16 * V_94 , unsigned long V_95 ,\r\nvoid * V_96 )\r\n{\r\nif ( V_95 == V_97 || V_95 == V_98 ) {\r\nF_3 ( ( long ) V_96 , F_11 () ) ;\r\n} else if ( V_95 == V_99 || V_95 == V_100 )\r\nF_33 ( NULL ) ;\r\nreturn V_92 ;\r\n}\r\nstatic int T_6 F_44 ( void )\r\n{\r\nunsigned int V_101 ;\r\nunsigned int V_102 = F_45 () ;\r\nif ( V_102 >= V_103 )\r\nF_33 ( NULL ) ;\r\nV_104 = V_105 ;\r\nF_31 () ;\r\nV_101 = F_5 ( V_72 ) ;\r\nF_31 () ;\r\nV_104 = V_106 ;\r\nF_19 ( V_107 L_9 ) ;\r\nif ( V_108 )\r\nF_19 ( L_10 ) ;\r\nelse if ( V_101 & V_109 ) {\r\nF_19 ( L_11 ) ;\r\n} else {\r\nF_46 ( F_43 , 0 ) ;\r\nF_47 ( F_33 , NULL , 1 ) ;\r\nV_108 = ( V_101 & V_73 ) >> V_74 ;\r\nF_19 ( L_12 ,\r\n( V_101 & V_110 ) >> V_111 ,\r\n( V_101 & V_73 ) >> V_74 ,\r\n( V_101 & V_112 ) >> V_113 ,\r\n( V_101 & V_114 ) >> V_115 ,\r\n( V_101 & V_116 ) >> V_117 ) ;\r\nV_104 = V_118 ;\r\nF_48 ( & V_119 ) ;\r\nF_40 () ;\r\nV_120 |= V_121 ;\r\n#ifdef F_49\r\nif ( V_108 >= 2 ) {\r\nV_120 |= V_122 ;\r\nif ( ( ( F_5 ( V_123 ) & V_124 ) ) == 1 )\r\nV_120 |= V_125 ;\r\n}\r\n#endif\r\nif ( ( F_50 () & 0x000f0000 ) == 0x000f0000 ) {\r\n#ifdef F_51\r\nif ( ( F_5 ( V_126 ) & 0x000fff00 ) == 0x00011100 )\r\nV_120 |= V_127 ;\r\n#endif\r\nif ( ( F_5 ( V_126 ) & 0xf0000000 ) == 0x10000000 )\r\nV_120 |= V_128 ;\r\n}\r\n}\r\nreturn 0 ;\r\n}
