
*** Running vivado
    with args -log system_wrapper.vds -m64 -mode batch -messageDb vivado.pb -notrace -source system_wrapper.tcl


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/V_project/final_2/repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/V_project/IP/fft_reset1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/V_project/IP/PinRedistribution'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/V_project/IP/reset'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/V_project/IP/ad_fft'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/V_project/IP/r_ram'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/V_project/IP/pwm'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/V_project/IP/w_ram'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 318.930 ; gain = 113.074
Command: synth_design -top system_wrapper -part xc7z020clg400-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
WARNING: [Synth 8-992] S_AXI_GP0_ACLK_temp is already implicitly declared earlier [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2701]
WARNING: [Synth 8-992] S_AXI_GP1_ACLK_temp is already implicitly declared earlier [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2702]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 574.133 ; gain = 401.844
---------------------------------------------------------------------------------
WARNING: [Synth 8-1565] actual for formal port rst is neither a static name nor a globally static expression [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/digilentinc.com/axi_dynclk_v1_0/src/axi_dynclk.vhd:225]
WARNING: [Synth 8-1565] actual for formal port s1_clkout0 is neither a static name nor a globally static expression [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/digilentinc.com/axi_dynclk_v1_0/src/axi_dynclk.vhd:227]
WARNING: [Synth 8-1565] actual for formal port s1_clkfbout is neither a static name nor a globally static expression [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/digilentinc.com/axi_dynclk_v1_0/src/axi_dynclk.vhd:228]
WARNING: [Synth 8-1565] actual for formal port s1_lock is neither a static name nor a globally static expression [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/digilentinc.com/axi_dynclk_v1_0/src/axi_dynclk.vhd:230]
INFO: [Synth 8-638] synthesizing module 'system_wrapper' [D:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:17333]
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:17333]
INFO: [Synth 8-638] synthesizing module 'system' [D:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/hdl/system.v:2034]
INFO: [Synth 8-638] synthesizing module 'system_PinRedistribution_0_1' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_PinRedistribution_0_1/synth/system_PinRedistribution_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'PinRedistribution' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/pinredistribution_v1_0/src/PinRedistribution.v:23]
INFO: [Synth 8-256] done synthesizing module 'PinRedistribution' (2#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/pinredistribution_v1_0/src/PinRedistribution.v:23]
INFO: [Synth 8-256] done synthesizing module 'system_PinRedistribution_0_1' (3#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_PinRedistribution_0_1/synth/system_PinRedistribution_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'system_ad_fft_0_1' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/synth/system_ad_fft_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'ad_fft' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/ad_fft_v1_0/src/ad_fft.v:22]
INFO: [Synth 8-638] synthesizing module 'ad14' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/ad_fft_v1_0/src/ad14.v:21]
INFO: [Synth 8-638] synthesizing module 'ad1' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/ad_fft_v1_0/src/ad1.v:21]
INFO: [Synth 8-256] done synthesizing module 'ad1' (4#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/ad_fft_v1_0/src/ad1.v:21]
INFO: [Synth 8-638] synthesizing module 'ad2' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/ad_fft_v1_0/src/ad2.v:21]
INFO: [Synth 8-256] done synthesizing module 'ad2' (5#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/ad_fft_v1_0/src/ad2.v:21]
INFO: [Synth 8-256] done synthesizing module 'ad14' (6#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/ad_fft_v1_0/src/ad14.v:21]
WARNING: [Synth 8-350] instance 'f1' of module 'ad14' requires 30 connections, but only 28 given [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/ad_fft_v1_0/src/ad_fft.v:170]
INFO: [Synth 8-638] synthesizing module 'fft14' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/ad_fft_v1_0/src/fft14.v:23]
INFO: [Synth 8-638] synthesizing module 'fft1' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/ad_fft_v1_0/src/fft1.v:22]
INFO: [Synth 8-638] synthesizing module 'xfft_1' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_1/synth/xfft_1.vhd:84]
INFO: [Synth 8-3491] module 'xfft_v9_0_9' declared at 'd:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0.vhd:121' bound to instance 'U0' of component 'xfft_v9_0_9' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_1/synth/xfft_1.vhd:180]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0.vhd:201]
INFO: [Synth 8-3491] module 'xfft_v9_0_9_viv' declared at 'd:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:100914' bound to instance 'i_synth' of component 'xfft_v9_0_9_viv' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0.vhd:210]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_viv' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101006]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:848]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:864]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:870]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:875]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:879]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:884]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:889]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:894]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:899]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:903]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:908]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:913]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:918]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:929]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:937]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:942]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:959]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:962]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:966]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:969]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:973]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:977]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:1017]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:1032]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:1038]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:1050]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:1056]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:1061]
INFO: [Synth 8-638] synthesizing module 'axi_wrapper' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:92184]
INFO: [Synth 8-638] synthesizing module 'axi_wrapper_input_fifo' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:91328]
INFO: [Synth 8-638] synthesizing module 'glb_ifx_slave' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2905]
INFO: [Synth 8-3491] module 'glb_srl_fifo' declared at 'd:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2422' bound to instance 'fifo0' of component 'glb_srl_fifo' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2938]
INFO: [Synth 8-638] synthesizing module 'glb_srl_fifo' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2474]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2522]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2522]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2522]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2522]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2522]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2522]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2522]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2522]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2522]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2522]
INFO: [Synth 8-256] done synthesizing module 'glb_srl_fifo' (7#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2474]
INFO: [Synth 8-256] done synthesizing module 'glb_ifx_slave' (8#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2905]
INFO: [Synth 8-256] done synthesizing module 'axi_wrapper_input_fifo' (9#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:91328]
INFO: [Synth 8-638] synthesizing module 'axi_wrapper_input_fifo__parameterized0' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:91328]
INFO: [Synth 8-638] synthesizing module 'glb_ifx_slave__parameterized0' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2905]
INFO: [Synth 8-3491] module 'glb_srl_fifo' declared at 'd:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2422' bound to instance 'fifo0' of component 'glb_srl_fifo' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2938]
INFO: [Synth 8-638] synthesizing module 'glb_srl_fifo__parameterized1' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2474]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2522]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2522]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2522]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2522]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2522]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2522]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2522]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2522]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2522]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2522]
INFO: [Synth 8-256] done synthesizing module 'glb_srl_fifo__parameterized1' (9#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2474]
INFO: [Synth 8-256] done synthesizing module 'glb_ifx_slave__parameterized0' (9#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2905]
INFO: [Synth 8-256] done synthesizing module 'axi_wrapper_input_fifo__parameterized0' (9#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:91328]
INFO: [Synth 8-226] default block is never used [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:93959]
INFO: [Synth 8-226] default block is never used [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:94020]
INFO: [Synth 8-638] synthesizing module 'axi_wrapper_output_fifo' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:91736]
INFO: [Synth 8-638] synthesizing module 'glb_ifx_master' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:3098]
INFO: [Synth 8-3491] module 'glb_srl_fifo' declared at 'd:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2422' bound to instance 'fifo0' of component 'glb_srl_fifo' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:3134]
INFO: [Synth 8-638] synthesizing module 'glb_srl_fifo__parameterized3' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2474]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2522]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2522]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2522]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2522]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2522]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2522]
INFO: [Synth 8-256] done synthesizing module 'glb_srl_fifo__parameterized3' (9#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2474]
INFO: [Synth 8-256] done synthesizing module 'glb_ifx_master' (10#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:3098]
INFO: [Synth 8-256] done synthesizing module 'axi_wrapper_output_fifo' (11#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:91736]
WARNING: [Synth 8-3848] Net m_axis_status_tdata in module/entity axi_wrapper does not have driver. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:92010]
WARNING: [Synth 8-3848] Net m_axis_status_tvalid in module/entity axi_wrapper does not have driver. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:92011]
WARNING: [Synth 8-3848] Net config_fifo_out_cp_len in module/entity axi_wrapper does not have driver. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:92276]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch0 in module/entity axi_wrapper does not have driver. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:92289]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv7 in module/entity axi_wrapper does not have driver. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:92284]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv8 in module/entity axi_wrapper does not have driver. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:92285]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv9 in module/entity axi_wrapper does not have driver. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:92286]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv10 in module/entity axi_wrapper does not have driver. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:92287]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv11 in module/entity axi_wrapper does not have driver. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:92288]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch1 in module/entity axi_wrapper does not have driver. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:92290]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch2 in module/entity axi_wrapper does not have driver. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:92291]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch3 in module/entity axi_wrapper does not have driver. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:92292]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch4 in module/entity axi_wrapper does not have driver. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:92293]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch5 in module/entity axi_wrapper does not have driver. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:92294]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch6 in module/entity axi_wrapper does not have driver. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:92295]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch7 in module/entity axi_wrapper does not have driver. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:92296]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch8 in module/entity axi_wrapper does not have driver. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:92297]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch9 in module/entity axi_wrapper does not have driver. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:92298]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch10 in module/entity axi_wrapper does not have driver. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:92299]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch11 in module/entity axi_wrapper does not have driver. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:92300]
INFO: [Synth 8-256] done synthesizing module 'axi_wrapper' (12#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:92184]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_core' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:100039]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:848]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:864]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:870]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:875]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:879]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:884]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:889]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:894]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:899]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:903]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:908]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:913]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:918]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:929]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:937]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:942]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:959]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:962]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:966]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:969]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:973]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:977]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:1017]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:1032]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:1038]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:1050]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:1056]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:1061]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_e' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:98219]
INFO: [Synth 8-638] synthesizing module 'so_control' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:84671]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:84721]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:84728]
INFO: [Synth 8-638] synthesizing module 'shift_ram' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:586]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:589]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:590]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:591]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:592]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:593]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:595]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:596]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:597]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:598]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:599]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:600]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:601]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:602]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:604]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:612]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:615]
INFO: [Common 17-14] Message 'Synth 8-312' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy' (13#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv' (14#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram' (15#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'so_control_fsm' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:84272]
INFO: [Synth 8-113] binding component instance 'reg0' to cell 'FDSE' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:84441]
INFO: [Synth 8-113] binding component instance 'reg1' to cell 'FDRE' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:84450]
INFO: [Synth 8-113] binding component instance 'reg2' to cell 'FDRE' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:84459]
INFO: [Synth 8-113] binding component instance 'reg3' to cell 'FDRE' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:84468]
INFO: [Synth 8-113] binding component instance 'reg4' to cell 'FDRE' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:84477]
INFO: [Synth 8-256] done synthesizing module 'so_control_fsm' (16#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:84272]
INFO: [Synth 8-638] synthesizing module 'so_addr_gen' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:83848]
INFO: [Synth 8-638] synthesizing module 'so_n_counter' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:68870]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:68900]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_legacy' declared at 'd:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5542' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_8_legacy' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6636]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_fabric_legacy' declared at 'd:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5278' bound to instance 'the_addsub' of component 'c_addsub_v12_0_8_fabric_legacy' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5909]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_lut6_legacy' declared at 'd:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2291' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_8_lut6_legacy' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5347]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-113] binding component instance 'carrymux0' to cell 'MUXCY' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:3264]
INFO: [Synth 8-113] binding component instance 'carryxor0' to cell 'XORCY' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:3272]
INFO: [Synth 8-113] binding component instance 'carryxortop' to cell 'XORCY' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:3284]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:3306]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:3314]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:3306]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:3314]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:3306]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:3314]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:3306]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:3314]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:3306]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:3314]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:3306]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:3314]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:3306]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:3314]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy' (17#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy' (18#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy' (19#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv' (20#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:68970]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:68970]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:68970]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:68970]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:68970]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:68970]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:68970]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:68970]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:68970]
INFO: [Synth 8-113] binding component instance 'and03' to cell 'LUT3' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:73842]
INFO: [Synth 8-113] binding component instance 'ce_lut0' to cell 'LUT3' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:73850]
INFO: [Synth 8-113] binding component instance 'sclr_lut0' to cell 'LUT4' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:73858]
INFO: [Synth 8-113] binding component instance 'and13' to cell 'LUT3' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:73868]
INFO: [Synth 8-113] binding component instance 'ce_lut1' to cell 'LUT3' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:73876]
INFO: [Synth 8-113] binding component instance 'sclr_lut1' to cell 'LUT4' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:73884]
INFO: [Synth 8-113] binding component instance 'and23' to cell 'LUT3' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:73894]
INFO: [Synth 8-113] binding component instance 'ce_lut2' to cell 'LUT3' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:73902]
INFO: [Synth 8-113] binding component instance 'sclr_lut2' to cell 'LUT4' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:73910]
INFO: [Synth 8-113] binding component instance 'mux00' to cell 'MUXCY' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:74694]
INFO: [Synth 8-113] binding component instance 'mux01' to cell 'MUXCY' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:74700]
INFO: [Synth 8-113] binding component instance 'mux02' to cell 'MUXCY' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:74706]
INFO: [Synth 8-113] binding component instance 'mux03' to cell 'MUXCY' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:74712]
INFO: [Synth 8-113] binding component instance 'fast_xor0' to cell 'XORCY' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:74718]
INFO: [Synth 8-113] binding component instance 'mux10' to cell 'MUXCY' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:74724]
INFO: [Synth 8-113] binding component instance 'mux11' to cell 'MUXCY' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:74730]
INFO: [Synth 8-113] binding component instance 'mux12' to cell 'MUXCY' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:74736]
INFO: [Synth 8-113] binding component instance 'mux13' to cell 'MUXCY' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:74742]
INFO: [Synth 8-113] binding component instance 'fast_xor1' to cell 'XORCY' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:74748]
INFO: [Synth 8-113] binding component instance 'mux20' to cell 'MUXCY' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:74754]
INFO: [Synth 8-113] binding component instance 'mux21' to cell 'MUXCY' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:74760]
INFO: [Synth 8-113] binding component instance 'mux22' to cell 'MUXCY' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:74766]
INFO: [Synth 8-113] binding component instance 'mux23' to cell 'MUXCY' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:74772]
INFO: [Synth 8-113] binding component instance 'fast_xor2' to cell 'XORCY' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:74778]
INFO: [Synth 8-113] binding component instance 'n_count_max_i_reg' to cell 'FD' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:74896]
INFO: [Synth 8-113] binding component instance 'n_count_max_early_reg' to cell 'FD' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:74904]
INFO: [Synth 8-113] binding component instance 'n_count_max_4_cycles_early_reg' to cell 'FD' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:74912]
INFO: [Synth 8-256] done synthesizing module 'so_n_counter' (21#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:68870]
INFO: [Synth 8-638] synthesizing module 'so_run_addr_gen' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:82372]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:82417]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:82427]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:82428]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:82430]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:82431]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:82432]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:82433]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized0' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_legacy' declared at 'd:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5542' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_8_legacy' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6636]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized1' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_fabric_legacy' declared at 'd:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5278' bound to instance 'the_addsub' of component 'c_addsub_v12_0_8_fabric_legacy' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5909]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized1' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_lut6_legacy' declared at 'd:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2291' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_8_lut6_legacy' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5347]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized1' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-113] binding component instance 'carrymux0' to cell 'MUXCY' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:3264]
INFO: [Synth 8-113] binding component instance 'carryxor0' to cell 'XORCY' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:3272]
INFO: [Synth 8-113] binding component instance 'carryxortop' to cell 'XORCY' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:3284]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:3306]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:3314]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:3306]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:3314]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized1' (21#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized1' (21#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized1' (21#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized0' (21#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-113] binding component instance 'fde_reg' to cell 'FDE' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:82736]
INFO: [Synth 8-113] binding component instance 'fde_reg' to cell 'FDE' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:82736]
INFO: [Synth 8-113] binding component instance 'fde_reg' to cell 'FDE' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:82736]
INFO: [Synth 8-113] binding component instance 'fde_reg' to cell 'FDE' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:82736]
INFO: [Synth 8-638] synthesizing module 'so_run_addr_gen_rotator' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:78025]
INFO: [Synth 8-638] synthesizing module 'mux_bus16' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25947]
INFO: [Synth 8-113] binding component instance 'mux4_0' to cell 'LUT6' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25988]
INFO: [Synth 8-113] binding component instance 'mux4_1' to cell 'LUT6' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25999]
INFO: [Synth 8-113] binding component instance 'mux4_2' to cell 'LUT6' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:26010]
INFO: [Synth 8-113] binding component instance 'mux4_3' to cell 'LUT6' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:26021]
INFO: [Synth 8-113] binding component instance 'f7_0' to cell 'MUXF7' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:26032]
INFO: [Synth 8-113] binding component instance 'f7_1' to cell 'MUXF7' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:26038]
INFO: [Synth 8-113] binding component instance 'f8' to cell 'MUXF8' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:26044]
INFO: [Synth 8-113] binding component instance 'reg0' to cell 'FDRE' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:26064]
INFO: [Synth 8-113] binding component instance 'reg1' to cell 'FDRE' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:26073]
INFO: [Synth 8-113] binding component instance 'mux4_0' to cell 'LUT6' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25988]
INFO: [Synth 8-113] binding component instance 'mux4_1' to cell 'LUT6' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25999]
INFO: [Synth 8-113] binding component instance 'mux4_2' to cell 'LUT6' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:26010]
INFO: [Synth 8-113] binding component instance 'mux4_3' to cell 'LUT6' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:26021]
INFO: [Synth 8-113] binding component instance 'f7_0' to cell 'MUXF7' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:26032]
INFO: [Synth 8-113] binding component instance 'f7_1' to cell 'MUXF7' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:26038]
INFO: [Synth 8-113] binding component instance 'f8' to cell 'MUXF8' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:26044]
INFO: [Synth 8-113] binding component instance 'reg0' to cell 'FDRE' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:26064]
INFO: [Synth 8-113] binding component instance 'reg1' to cell 'FDRE' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:26073]
INFO: [Synth 8-113] binding component instance 'mux4_0' to cell 'LUT6' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25988]
INFO: [Synth 8-113] binding component instance 'mux4_1' to cell 'LUT6' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25999]
INFO: [Synth 8-113] binding component instance 'mux4_2' to cell 'LUT6' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:26010]
INFO: [Synth 8-113] binding component instance 'mux4_3' to cell 'LUT6' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:26021]
INFO: [Synth 8-113] binding component instance 'f7_0' to cell 'MUXF7' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:26032]
INFO: [Synth 8-113] binding component instance 'f7_1' to cell 'MUXF7' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:26038]
INFO: [Synth 8-113] binding component instance 'f8' to cell 'MUXF8' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:26044]
INFO: [Synth 8-113] binding component instance 'reg0' to cell 'FDRE' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:26064]
INFO: [Synth 8-113] binding component instance 'reg1' to cell 'FDRE' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:26073]
INFO: [Synth 8-113] binding component instance 'mux4_0' to cell 'LUT6' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25988]
INFO: [Synth 8-113] binding component instance 'mux4_1' to cell 'LUT6' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25999]
INFO: [Synth 8-113] binding component instance 'mux4_2' to cell 'LUT6' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:26010]
INFO: [Synth 8-113] binding component instance 'mux4_3' to cell 'LUT6' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:26021]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'mux_bus16' (22#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25947]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized0' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized0' (22#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'so_run_addr_gen_rotator' (23#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:78025]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized1' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized0' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized0' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized0' (23#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized0' (23#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized1' (23#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized2' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized1' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized1' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized1' (23#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized1' (23#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized2' (23#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized3' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized2' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized2' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized2' (23#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized2' (23#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized3' (23#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'so_run_addr_gen' (24#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:82372]
INFO: [Synth 8-638] synthesizing module 'so_io_addr_gen' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:77050]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized4' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized3' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized3' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized3' (24#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized3' (24#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized4' (24#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized5' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized5' (24#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized1' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_legacy' declared at 'd:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5542' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_8_legacy' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6636]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized3' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_fabric_legacy' declared at 'd:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5278' bound to instance 'the_addsub' of component 'c_addsub_v12_0_8_fabric_legacy' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5909]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized3' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_lut6_legacy' declared at 'd:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2291' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_8_lut6_legacy' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5347]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized3' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_1_viv' declared at 'd:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:331' bound to instance 'qreg' of component 'c_reg_fd_v12_0_1_viv' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2940]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv' (25#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized3' (25#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized3' (25#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized3' (25#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized1' (25#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized6' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized4' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized4' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized4' (25#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized4' (25#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized6' (25#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'so_io_addr_gen' (26#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:77050]
INFO: [Synth 8-256] done synthesizing module 'so_addr_gen' (27#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:83848]
INFO: [Synth 8-638] synthesizing module 'twiddle_gen' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:53651]
INFO: [Synth 8-638] synthesizing module 'twgen_half_sincos' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:53023]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:53074]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:53092]
INFO: [Synth 8-256] done synthesizing module 'twgen_half_sincos' (28#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:53023]
INFO: [Synth 8-256] done synthesizing module 'twiddle_gen' (29#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:53651]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized7' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized7' (29#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized8' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized8' (29#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized9' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized5' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized5' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized5' (29#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized5' (29#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized9' (29#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'so_control' (30#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:84671]
INFO: [Synth 8-638] synthesizing module 'so_datapath' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:86304]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:86374]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:86375]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:86376]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:86377]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized10' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized10' (30#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized11' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized11' (30#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2' (31#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-638] synthesizing module 'so_memory' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:85351]
INFO: [Synth 8-638] synthesizing module 'dpm' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:27947]
INFO: [Synth 8-256] done synthesizing module 'dpm' (32#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:27947]
INFO: [Synth 8-256] done synthesizing module 'so_memory' (33#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:85351]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized0' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized0' (33#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized1' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_mux_bus2__parameterized1' (33#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:25041]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized12' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized12' (33#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized13' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized13' (33#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized14' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized6' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized6' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized6' (33#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized6' (33#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized14' (33#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'cmpy' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:36184]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_synth' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:11637]
INFO: [Synth 8-638] synthesizing module 'cmpy_4_dsp48' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:11285]
INFO: [Synth 8-638] synthesizing module 'cmpy_mux2to1' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:3560]
INFO: [Synth 8-256] done synthesizing module 'cmpy_mux2to1' (34#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:3560]
INFO: [Synth 8-638] synthesizing module 'cmpy_4_dsp48_mult' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:6969]
INFO: [Synth 8-638] synthesizing module 'op_resize' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4028]
INFO: [Synth 8-256] done synthesizing module 'op_resize' (35#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4028]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line' (36#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-3919] null assignment ignored [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:9731]
INFO: [Synth 8-3919] null assignment ignored [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:9734]
INFO: [Synth 8-3919] null assignment ignored [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:9731]
INFO: [Synth 8-3919] null assignment ignored [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:9734]
INFO: [Synth 8-3919] null assignment ignored [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:9731]
INFO: [Synth 8-3919] null assignment ignored [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:9734]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized0' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized0' (36#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized1' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized1' (36#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-3919] null assignment ignored [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:9731]
INFO: [Synth 8-3919] null assignment ignored [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:9734]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized2' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized2' (36#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized3' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized3' (36#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized4' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized4' (36#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized5' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized5' (36#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized6' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized6' (36#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized7' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized7' (36#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized8' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "yes" *) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1812]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized8' (36#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized9' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized9' (36#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized10' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized10' (36#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized11' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized11' (36#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized12' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized12' (36#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized13' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized13' (36#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized14' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized14' (36#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized15' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized15' (36#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized16' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized16' (36#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized17' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized17' (36#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized18' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized18' (36#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized19' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized19' (36#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_4_dsp48_mult' (37#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:6969]
INFO: [Synth 8-638] synthesizing module 'cmpy_xfft_so_sync' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:3428]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_10_delay_line__parameterized20' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_delay_line__parameterized20' (37#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1587]
INFO: [Synth 8-256] done synthesizing module 'cmpy_xfft_so_sync' (38#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:3428]
INFO: [Synth 8-256] done synthesizing module 'cmpy_4_dsp48' (39#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:11285]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_10_synth' (40#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:11637]
INFO: [Synth 8-256] done synthesizing module 'cmpy' (41#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:36184]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized15' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized15' (41#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized16' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized16' (41#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized17' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized7' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized7' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_legacy__parameterized7' (41#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1549]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_8_viv__parameterized7' (41#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2545]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized17' (41#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'butterfly' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:35825]
INFO: [Synth 8-638] synthesizing module 'adder' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized2' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_legacy' declared at 'd:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5542' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_8_legacy' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6636]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized5' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_fabric_legacy' declared at 'd:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5278' bound to instance 'the_addsub' of component 'c_addsub_v12_0_8_fabric_legacy' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5909]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized5' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_lut6_legacy' declared at 'd:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2291' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_8_lut6_legacy' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5347]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized5' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_1_viv' declared at 'd:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:331' bound to instance 'qreg' of component 'c_reg_fd_v12_0_1_viv' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2940]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized1' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized1' (41#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized5' (41#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized5' (41#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized5' (41#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized2' (41#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'adder' (42#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22277]
INFO: [Synth 8-638] synthesizing module 'subtracter' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:30516]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized3' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_legacy' declared at 'd:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5542' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_8_legacy' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6636]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized7' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_fabric_legacy' declared at 'd:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5278' bound to instance 'the_addsub' of component 'c_addsub_v12_0_8_fabric_legacy' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5909]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized7' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_lut6_legacy' declared at 'd:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2291' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_8_lut6_legacy' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5347]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized7' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_1_viv' declared at 'd:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:331' bound to instance 'qreg' of component 'c_reg_fd_v12_0_1_viv' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2940]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized3' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized3' (42#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized7' (42#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized7' (42#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized7' (42#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized3' (42#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'subtracter' (43#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:30516]
INFO: [Synth 8-256] done synthesizing module 'butterfly' (44#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:35825]
INFO: [Synth 8-638] synthesizing module 'unbiased_round' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:48430]
INFO: [Synth 8-638] synthesizing module 'logic_gate' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-256] done synthesizing module 'logic_gate' (45#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-638] synthesizing module 'logic_gate__parameterized0' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-256] done synthesizing module 'logic_gate__parameterized0' (45#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22547]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized18' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized18' (45#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:23799]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized4' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_legacy' declared at 'd:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5542' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_8_legacy' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6636]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized9' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_fabric_legacy' declared at 'd:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5278' bound to instance 'the_addsub' of component 'c_addsub_v12_0_8_fabric_legacy' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5909]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized9' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_lut6_legacy' declared at 'd:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2291' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_8_lut6_legacy' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5347]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized9' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized9' (45#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized9' (45#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized9' (45#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized4' (45#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'unbiased_round' (46#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:48430]
INFO: [Synth 8-256] done synthesizing module 'so_datapath' (47#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:86304]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_e' (48#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:98219]
WARNING: [Synth 8-3848] Net RFS in module/entity xfft_v9_0_9_core does not have driver. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:99977]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_core' (49#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:100039]
WARNING: [Synth 8-3848] Net xk_re_array[11] in module/entity xfft_v9_0_9_viv does not have driver. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101264]
WARNING: [Synth 8-3848] Net xk_re_array[10] in module/entity xfft_v9_0_9_viv does not have driver. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101264]
WARNING: [Synth 8-3848] Net xk_re_array[9] in module/entity xfft_v9_0_9_viv does not have driver. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101264]
WARNING: [Synth 8-3848] Net xk_re_array[8] in module/entity xfft_v9_0_9_viv does not have driver. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101264]
WARNING: [Synth 8-3848] Net xk_re_array[7] in module/entity xfft_v9_0_9_viv does not have driver. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101264]
WARNING: [Synth 8-3848] Net xk_im_array[11] in module/entity xfft_v9_0_9_viv does not have driver. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101265]
WARNING: [Synth 8-3848] Net xk_im_array[10] in module/entity xfft_v9_0_9_viv does not have driver. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101265]
WARNING: [Synth 8-3848] Net xk_im_array[9] in module/entity xfft_v9_0_9_viv does not have driver. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101265]
WARNING: [Synth 8-3848] Net xk_im_array[8] in module/entity xfft_v9_0_9_viv does not have driver. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101265]
WARNING: [Synth 8-3848] Net xk_im_array[7] in module/entity xfft_v9_0_9_viv does not have driver. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101265]
WARNING: [Synth 8-3848] Net blk_exp_array[11] in module/entity xfft_v9_0_9_viv does not have driver. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101266]
WARNING: [Synth 8-3848] Net blk_exp_array[10] in module/entity xfft_v9_0_9_viv does not have driver. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101266]
WARNING: [Synth 8-3848] Net blk_exp_array[9] in module/entity xfft_v9_0_9_viv does not have driver. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101266]
WARNING: [Synth 8-3848] Net blk_exp_array[8] in module/entity xfft_v9_0_9_viv does not have driver. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101266]
WARNING: [Synth 8-3848] Net blk_exp_array[7] in module/entity xfft_v9_0_9_viv does not have driver. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101266]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9_viv' (50#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101006]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_9' (51#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0.vhd:201]
INFO: [Synth 8-256] done synthesizing module 'xfft_1' (52#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_1/synth/xfft_1.vhd:84]
WARNING: [Synth 8-350] instance 'f1' of module 'xfft_1' requires 20 connections, but only 12 given [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/ad_fft_v1_0/src/fft1.v:114]
INFO: [Synth 8-256] done synthesizing module 'fft1' (53#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/ad_fft_v1_0/src/fft1.v:22]
INFO: [Synth 8-638] synthesizing module 'fft2' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/ad_fft_v1_0/src/fft2.v:22]
INFO: [Synth 8-638] synthesizing module 'xfft_2' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/synth/xfft_2.vhd:84]
INFO: [Synth 8-3491] module 'xfft_v9_0_9' declared at 'd:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0.vhd:121' bound to instance 'U0' of component 'xfft_v9_0_9' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/synth/xfft_2.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'xfft_2' (54#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/synth/xfft_2.vhd:84]
WARNING: [Synth 8-350] instance 'f1' of module 'xfft_2' requires 20 connections, but only 12 given [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/ad_fft_v1_0/src/fft2.v:98]
INFO: [Synth 8-256] done synthesizing module 'fft2' (55#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/ad_fft_v1_0/src/fft2.v:22]
INFO: [Synth 8-256] done synthesizing module 'fft14' (56#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/ad_fft_v1_0/src/fft14.v:23]
INFO: [Synth 8-256] done synthesizing module 'ad_fft' (57#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/ad_fft_v1_0/src/ad_fft.v:22]
INFO: [Synth 8-256] done synthesizing module 'system_ad_fft_0_1' (58#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/synth/system_ad_fft_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'system_axi_bram_ctrl_0_0' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_axi_bram_ctrl_0_0/synth/system_axi_bram_ctrl_0_0.vhd:115]
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at 'd:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/axi_bram_ctrl.vhd:123' bound to instance 'U0' of component 'axi_bram_ctrl' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_axi_bram_ctrl_0_0/synth/system_axi_bram_ctrl_0_0.vhd:269]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/axi_bram_ctrl.vhd:292]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_top' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/axi_bram_ctrl_top.vhd:397]
INFO: [Synth 8-638] synthesizing module 'full_axi' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/full_axi.vhd:381]
INFO: [Synth 8-3919] null assignment ignored [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/full_axi.vhd:449]
INFO: [Synth 8-3919] null assignment ignored [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/full_axi.vhd:626]
INFO: [Synth 8-638] synthesizing module 'wr_chnl' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/wr_chnl.vhd:403]
INFO: [Synth 8-506] null port 'FaultInjectECC' ignored [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/wr_chnl.vhd:370]
INFO: [Synth 8-638] synthesizing module 'wrap_brst' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/wrap_brst.vhd:208]
INFO: [Synth 8-256] done synthesizing module 'wrap_brst' (59#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/wrap_brst.vhd:208]
INFO: [Synth 8-226] default block is never used [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/wr_chnl.vhd:2071]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/srl_fifo.vhd:133]
INFO: [Synth 8-3491] module 'FDR' declared at 'C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:3952' bound to instance 'Data_Exists_DFF' of component 'FDR' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/srl_fifo.vhd:230]
INFO: [Synth 8-638] synthesizing module 'FDR' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:3952]
INFO: [Synth 8-256] done synthesizing module 'FDR' (60#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:3952]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:21275' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/srl_fifo.vhd:247]
INFO: [Synth 8-638] synthesizing module 'MUXCY_L' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:21275]
INFO: [Synth 8-256] done synthesizing module 'MUXCY_L' (61#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:21275]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:44845' bound to instance 'XORCY_I' of component 'XORCY' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/srl_fifo.vhd:254]
INFO: [Synth 8-638] synthesizing module 'XORCY' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:44845]
INFO: [Synth 8-256] done synthesizing module 'XORCY' (62#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:44845]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:3965' bound to instance 'FDRE_I' of component 'FDRE' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/srl_fifo.vhd:260]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (63#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:21275' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/srl_fifo.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:44845' bound to instance 'XORCY_I' of component 'XORCY' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/srl_fifo.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:3965' bound to instance 'FDRE_I' of component 'FDRE' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/srl_fifo.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:21275' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/srl_fifo.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:44845' bound to instance 'XORCY_I' of component 'XORCY' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/srl_fifo.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:3965' bound to instance 'FDRE_I' of component 'FDRE' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/srl_fifo.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:21275' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/srl_fifo.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:44845' bound to instance 'XORCY_I' of component 'XORCY' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/srl_fifo.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:3965' bound to instance 'FDRE_I' of component 'FDRE' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/srl_fifo.vhd:260]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43282' bound to instance 'SRL16E_I' of component 'SRL16E' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43282]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (64#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43282]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43282' bound to instance 'SRL16E_I' of component 'SRL16E' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43282' bound to instance 'SRL16E_I' of component 'SRL16E' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43282' bound to instance 'SRL16E_I' of component 'SRL16E' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43282' bound to instance 'SRL16E_I' of component 'SRL16E' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43282' bound to instance 'SRL16E_I' of component 'SRL16E' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43282' bound to instance 'SRL16E_I' of component 'SRL16E' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43282' bound to instance 'SRL16E_I' of component 'SRL16E' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43282' bound to instance 'SRL16E_I' of component 'SRL16E' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43282' bound to instance 'SRL16E_I' of component 'SRL16E' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43282' bound to instance 'SRL16E_I' of component 'SRL16E' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43282' bound to instance 'SRL16E_I' of component 'SRL16E' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO' (65#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/srl_fifo.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'wr_chnl' (66#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/wr_chnl.vhd:403]
INFO: [Synth 8-638] synthesizing module 'rd_chnl' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/rd_chnl.vhd:323]
INFO: [Synth 8-226] default block is never used [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/rd_chnl.vhd:2014]
INFO: [Synth 8-256] done synthesizing module 'rd_chnl' (67#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/rd_chnl.vhd:323]
INFO: [Synth 8-256] done synthesizing module 'full_axi' (68#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/full_axi.vhd:381]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_top' (69#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/axi_bram_ctrl_top.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl' (70#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/axi_bram_ctrl.vhd:292]
INFO: [Synth 8-256] done synthesizing module 'system_axi_bram_ctrl_0_0' (71#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_axi_bram_ctrl_0_0/synth/system_axi_bram_ctrl_0_0.vhd:115]
INFO: [Synth 8-638] synthesizing module 'system_axi_dynclk_0_1' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_axi_dynclk_0_1/synth/system_axi_dynclk_0_1.vhd:86]
INFO: [Synth 8-3491] module 'axi_dynclk' declared at 'd:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/digilentinc.com/axi_dynclk_v1_0/src/axi_dynclk.vhd:10' bound to instance 'U0' of component 'axi_dynclk' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_axi_dynclk_0_1/synth/system_axi_dynclk_0_1.vhd:154]
INFO: [Synth 8-638] synthesizing module 'axi_dynclk' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/digilentinc.com/axi_dynclk_v1_0/src/axi_dynclk.vhd:57]
INFO: [Synth 8-3491] module 'axi_dynclk_S00_AXI' declared at 'd:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/digilentinc.com/axi_dynclk_v1_0/src/axi_dynclk_S00_AXI.vhd:5' bound to instance 'axi_dynclk_S00_AXI_inst' of component 'axi_dynclk_S00_AXI' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/digilentinc.com/axi_dynclk_v1_0/src/axi_dynclk.vhd:147]
INFO: [Synth 8-638] synthesizing module 'axi_dynclk_S00_AXI' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/digilentinc.com/axi_dynclk_v1_0/src/axi_dynclk_S00_AXI.vhd:93]
INFO: [Synth 8-226] default block is never used [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/digilentinc.com/axi_dynclk_v1_0/src/axi_dynclk_S00_AXI.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'axi_dynclk_S00_AXI' (72#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/digilentinc.com/axi_dynclk_v1_0/src/axi_dynclk_S00_AXI.vhd:93]
INFO: [Synth 8-3491] module 'mmcme2_drp' declared at 'd:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/digilentinc.com/axi_dynclk_v1_0/src/mmcme2_drp.v:50' bound to instance 'Inst_mmcme2_drp' of component 'mmcme2_drp' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/digilentinc.com/axi_dynclk_v1_0/src/axi_dynclk.vhd:218]
INFO: [Synth 8-638] synthesizing module 'mmcme2_drp' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/digilentinc.com/axi_dynclk_v1_0/src/mmcme2_drp.v:50]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20396]
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (73#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20396]
INFO: [Synth 8-256] done synthesizing module 'mmcme2_drp' (74#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/digilentinc.com/axi_dynclk_v1_0/src/mmcme2_drp.v:50]
INFO: [Synth 8-256] done synthesizing module 'axi_dynclk' (75#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/digilentinc.com/axi_dynclk_v1_0/src/axi_dynclk.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'system_axi_dynclk_0_1' (76#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_axi_dynclk_0_1/synth/system_axi_dynclk_0_1.vhd:86]
WARNING: [Synth 8-350] instance 'axi_dynclk_0' of module 'system_axi_dynclk_0_1' requires 25 connections, but only 23 given [D:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/hdl/system.v:2534]
INFO: [Synth 8-638] synthesizing module 'system_axi_gpio_0_0' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/synth/system_axi_gpio_0_0.vhd:85]
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'd:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd:189' bound to instance 'U0' of component 'axi_gpio' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/synth/system_axi_gpio_0_0.vhd:165]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd:282]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd:219]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd:220]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (77#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (77#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (77#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (77#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized3' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized3' (77#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized4' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized4' (77#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized5' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized5' (77#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized6' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized6' (77#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized7' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized7' (77#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized8' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized8' (77#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized9' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized9' (77#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized10' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized10' (77#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized11' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized11' (77#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized12' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized12' (77#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized13' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized13' (77#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized14' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized14' (77#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized15' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized15' (77#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized16' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized16' (77#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized17' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized17' (77#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized18' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized18' (77#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized19' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized19' (77#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized20' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized20' (77#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (78#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-226] default block is never used [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:448]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (79#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (80#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'interrupt_control' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd:259]
INFO: [Synth 8-256] done synthesizing module 'interrupt_control' (81#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd:259]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/gpio_core.vhd:173]
INFO: [Synth 8-226] default block is never used [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/gpio_core.vhd:346]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (82#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (83#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/gpio_core.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (84#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd:282]
INFO: [Synth 8-256] done synthesizing module 'system_axi_gpio_0_0' (85#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/synth/system_axi_gpio_0_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'system_axi_mem_intercon_2' [D:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/hdl/system.v:3093]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1P403ZT' [D:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/hdl/system.v:1475]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_0' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_auto_pc_0/synth/system_auto_pc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_axi_protocol_converter' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_axi3_conv' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_a_axi3_conv' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_fifo' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_fifo_gen' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12483]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12484]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12485]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12486]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12803]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12804]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12805]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12806]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12807]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo' (86#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized0' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized0' (86#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk' (87#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5403]
INFO: [Synth 8-256] done synthesizing module 'dmem' (88#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory' (89#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr' (90#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare' (91#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss' (92#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
INFO: [Synth 8-638] synthesizing module 'rd_fwft' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10940]
INFO: [Synth 8-226] default block is never used [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11041]
INFO: [Synth 8-226] default block is never used [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11365]
INFO: [Synth 8-226] default block is never used [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11450]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft' (93#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10940]
INFO: [Synth 8-256] done synthesizing module 'rd_logic' (94#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr' (95#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss' (96#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-256] done synthesizing module 'wr_logic' (97#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk' (98#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo' (99#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top' (100#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth' (101#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1' (102#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_fifo_gen' (103#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_fifo' (104#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_a_axi3_conv' (105#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_r_axi3_conv' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_r_axi3_conv' (106#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
WARNING: [Synth 8-3848] Net M_AXI_WID in module/entity axi_protocol_converter_v2_1_7_axi3_conv does not have driver. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:171]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_axi3_conv' (107#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_axi_protocol_converter' (108#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_0' (109#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_auto_pc_0/synth/system_auto_pc_0.v:57]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1P403ZT' (110#1) [D:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/hdl/system.v:1475]
INFO: [Synth 8-256] done synthesizing module 'system_axi_mem_intercon_2' (111#1) [D:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/hdl/system.v:3093]
INFO: [Synth 8-638] synthesizing module 'system_axi_vdma_0_0' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0/synth/system_axi_vdma_0_0.vhd:105]
INFO: [Synth 8-3491] module 'axi_vdma' declared at 'd:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma.vhd:154' bound to instance 'U0' of component 'axi_vdma' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0/synth/system_axi_vdma_0_0.vhd:322]
INFO: [Synth 8-638] synthesizing module 'axi_vdma' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma.vhd:592]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_rst_module' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_rst_module.vhd:258]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_rst_module.vhd:315]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_rst_module.vhd:316]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_rst_module.vhd:318]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reset' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reset.vhd:198]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (111#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (111#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized2' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized2' (111#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized3' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized3' (111#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized4' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized4' (111#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized5' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized5' (111#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized6' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized6' (111#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized7' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized7' (111#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized8' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized8' (111#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized9' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized9' (111#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reset' (112#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reset.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_rst_module' (113#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_rst_module.vhd:258]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_if' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_if.vhd:329]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_if.vhd:383]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_if.vhd:384]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_if.vhd:385]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_if.vhd:386]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_if.vhd:387]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_if.vhd:388]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_if.vhd:389]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_if.vhd:390]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_if.vhd:391]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_if.vhd:392]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_lite_if' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_lite_if.vhd:249]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_lite_if.vhd:333]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_lite_if.vhd:334]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_lite_if.vhd:338]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_lite_if.vhd:339]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_lite_if.vhd:343]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_lite_if.vhd:344]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_lite_if.vhd:377]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_lite_if.vhd:378]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized10' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized10' (113#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_lite_if' (114#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_lite_if.vhd:249]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized11' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized11' (114#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_if' (115#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_if.vhd:329]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_intrpt' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_intrpt.vhd:256]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_intrpt' (116#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_intrpt.vhd:256]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_module' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_module.vhd:352]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_register' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_register.vhd:295]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_register' (117#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_register.vhd:295]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_regdirect' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_regdirect.vhd:265]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_regdirect' (118#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_regdirect.vhd:265]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_mux' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_mux.vhd:295]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_mux.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_mux' (119#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_mux.vhd:295]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_module' (120#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_module.vhd:352]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mngr' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_mngr.vhd:431]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sm' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_sm.vhd:253]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sm' (121#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_sm.vhd:253]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_cmdsts_if' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd:262]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_cmdsts_if' (122#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd:262]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sts_mngr' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_sts_mngr.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sts_mngr' (123#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_sts_mngr.vhd:180]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vidreg_module' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_vidreg_module.vhd:239]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vregister' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_vregister.vhd:190]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vregister' (124#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_vregister.vhd:190]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vaddrreg_mux' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_vaddrreg_mux.vhd:175]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vaddrreg_mux' (125#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_vaddrreg_mux.vhd:175]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vidreg_module' (126#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_vidreg_module.vhd:239]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_genlock_mngr' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_genlock_mngr.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_genlock_mngr' (127#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_genlock_mngr.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mngr' (128#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_mngr.vhd:431]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_fsync_gen' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_fsync_gen.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_fsync_gen' (129#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_fsync_gen.vhd:198]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vid_cdc' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:207]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:230]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:231]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:232]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:233]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:235]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:236]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized12' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized12' (129#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized13' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized13' (129#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized14' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized14' (129#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized15' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized15' (129#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized16' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized16' (129#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized17' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized17' (129#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vid_cdc' (130#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:207]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sof_gen' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_sof_gen.vhd:159]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sof_gen' (131#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_sof_gen.vhd:159]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mm2s_linebuf' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd:305]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd:386]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd:387]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd:410]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd:411]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_afifo_builtin' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_afifo_builtin.vhd:116]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1__parameterized0' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth__parameterized0' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized1' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized1' (131#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized0' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_builtin' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:31633]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized0' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized0' (131#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'reset_builtin' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:23881]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:23890]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:23891]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:23893]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:23894]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:23899]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:23900]
INFO: [Synth 8-256] done synthesizing module 'reset_builtin' (132#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:23881]
INFO: [Synth 8-638] synthesizing module 'builtin_top_v6' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30728]
INFO: [Synth 8-638] synthesizing module 'builtin_extdepth_v6' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:29310]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:29450]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:29451]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:29454]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:29455]
INFO: [Synth 8-638] synthesizing module 'builtin_prim_v6' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:28623]
INFO: [Synth 8-256] done synthesizing module 'builtin_prim_v6' (133#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:28623]
INFO: [Synth 8-256] done synthesizing module 'builtin_extdepth_v6' (134#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:29310]
INFO: [Synth 8-256] done synthesizing module 'builtin_top_v6' (135#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30728]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized0' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized0' (135#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
WARNING: [Synth 8-3848] Net int_clk_i in module/entity fifo_generator_v13_0_1_builtin does not have driver. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:31733]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_builtin' (136#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:31633]
WARNING: [Synth 8-3848] Net DATA_COUNT in module/entity fifo_generator_top__parameterized0 does not have driver. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32408]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized0' (136#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth__parameterized0' (136#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1__parameterized0' (136#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_afifo_builtin' (137#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_afifo_builtin.vhd:116]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_skid_buf' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_skid_buf.vhd:175]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_skid_buf.vhd:200]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_skid_buf.vhd:201]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_skid_buf.vhd:204]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_skid_buf.vhd:205]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_skid_buf' (138#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_skid_buf.vhd:175]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized18' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized18' (138#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized19' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized19' (138#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized20' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized20' (138#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized21' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized21' (138#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized22' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized22' (138#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mm2s_linebuf' (139#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd:305]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover.vhd:528]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_full_wrap' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_full_wrap.vhd:312]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_reset.vhd:153]
INFO: [Synth 8-4471] merging register 'sig_cmd_stat_rst_int_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_reset.vhd:191]
INFO: [Synth 8-4471] merging register 'sig_mmap_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_reset.vhd:194]
INFO: [Synth 8-4471] merging register 'sig_stream_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_reset.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (140#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_reset.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (141#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (142#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (143#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (144#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (145#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (145#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (145#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (145#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (145#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (146#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_status_cntl' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rd_status_cntl.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_status_cntl' (147#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rd_status_cntl.vhd:194]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_pcc.vhd:326]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (148#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized0' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized0' (148#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-226] default block is never used [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_pcc.vhd:2400]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc' (149#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_pcc.vhd:326]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:341]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:347]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (149#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (149#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (149#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (149#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (150#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rddata_cntl' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:369]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rdmux' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rdmux.vhd:118]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rdmux' (151#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rdmux.vhd:118]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (151#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (151#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (151#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (151#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rddata_cntl' (152#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:369]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_sf' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rd_sf.vhd:277]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized3' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized3' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized3' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized3' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized3' (152#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized3' (152#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized3' (152#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized3' (152#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_fifo_v1_0/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1__parameterized1' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth__parameterized1' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized2' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized2' (152#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized1' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized0' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized3' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized3' (152#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized1' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized1' (152#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized0' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_1' declared at 'd:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:133' bound to instance 'bmg' of component 'blk_mem_gen_v8_3_1' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:6631]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1_synth' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block' (153#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-3919] null assignment ignored [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:16048]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper' (154#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width' (155#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized0' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-3919] null assignment ignored [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:16984]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' (155#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized0' (155#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr' (156#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block' (157#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top' (158#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1_synth' (159#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1' (160#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized0' (160#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized0' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized0' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized0' (160#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized0' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized0' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized0' (160#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized1' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized1' (160#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized2' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized2' (160#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized0' (160#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
INFO: [Synth 8-638] synthesizing module 'dc_ss' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:15926]
INFO: [Synth 8-638] synthesizing module 'updn_cntr' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8380]
INFO: [Synth 8-256] done synthesizing module 'updn_cntr' (161#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8380]
INFO: [Synth 8-256] done synthesizing module 'dc_ss' (162#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:15926]
INFO: [Synth 8-638] synthesizing module 'rd_handshaking_flags' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10275]
INFO: [Synth 8-256] done synthesizing module 'rd_handshaking_flags' (163#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10275]
INFO: [Synth 8-638] synthesizing module 'rd_fwft__parameterized0' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10940]
INFO: [Synth 8-226] default block is never used [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11041]
INFO: [Synth 8-226] default block is never used [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11365]
INFO: [Synth 8-226] default block is never used [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11450]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft__parameterized0' (163#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10940]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized0' (163#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized0' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized0' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized0' (163#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized0' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized3' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized3' (163#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized4' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized4' (163#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized0' (163#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-638] synthesizing module 'wr_handshaking_flags' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:15405]
INFO: [Synth 8-256] done synthesizing module 'wr_handshaking_flags' (164#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:15405]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized0' (164#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized1' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized1' (164#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized0' (164#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized1' (164#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth__parameterized1' (164#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1__parameterized1' (164#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (165#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_fifo_v1_0/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord' (166#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_sf' (167#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rd_sf.vhd:277]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_dre' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd:130]
INFO: [Synth 8-226] default block is never used [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd:1932]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_dre_mux2_1_x_n' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_dre_mux2_1_x_n.vhd:106]
INFO: [Synth 8-226] default block is never used [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_dre_mux2_1_x_n.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_dre_mux2_1_x_n' (168#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_dre_mux2_1_x_n.vhd:106]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_dre_mux4_1_x_n' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_dre_mux4_1_x_n.vhd:109]
INFO: [Synth 8-226] default block is never used [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_dre_mux4_1_x_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_dre_mux4_1_x_n' (169#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_dre_mux4_1_x_n.vhd:109]
INFO: [Synth 8-226] default block is never used [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd:2161]
INFO: [Synth 8-226] default block is never used [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd:2208]
INFO: [Synth 8-226] default block is never used [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd:2255]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_dre' (170#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_full_wrap' (171#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_full_wrap.vhd:312]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_omit_wrap' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_omit_wrap.vhd:302]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_omit_wrap' (172#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_omit_wrap.vhd:302]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (173#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover.vhd:528]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma' (174#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma.vhd:592]
INFO: [Synth 8-256] done synthesizing module 'system_axi_vdma_0_0' (175#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0/synth/system_axi_vdma_0_0.vhd:105]
WARNING: [Synth 8-350] instance 'axi_vdma_0' of module 'system_axi_vdma_0_0' requires 41 connections, but only 40 given [D:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/hdl/system.v:2615]
INFO: [Synth 8-638] synthesizing module 'system_axis_subset_converter_0_0' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_axis_subset_converter_0_0/synth/system_axis_subset_converter_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axis_subset_converter_v1_1_7_axis_subset_converter_system_axis_subset_converter_0_0' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_axis_subset_converter_0_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_axis_subset_converter_system_axis_subset_converter_0_0.v:68]
INFO: [Synth 8-638] synthesizing module 'axis_subset_converter_v1_1_7_core' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_core.v:62]
INFO: [Synth 8-256] done synthesizing module 'axis_subset_converter_v1_1_7_core' (176#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_core.v:62]
INFO: [Synth 8-638] synthesizing module 'axis_subset_converter_v1_1_7_tdata_remap_system_axis_subset_converter_0_0' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_axis_subset_converter_0_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tdata_remap_system_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-256] done synthesizing module 'axis_subset_converter_v1_1_7_tdata_remap_system_axis_subset_converter_0_0' (177#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_axis_subset_converter_0_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tdata_remap_system_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-638] synthesizing module 'axis_subset_converter_v1_1_7_tuser_remap_system_axis_subset_converter_0_0' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_axis_subset_converter_0_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tuser_remap_system_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-256] done synthesizing module 'axis_subset_converter_v1_1_7_tuser_remap_system_axis_subset_converter_0_0' (178#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_axis_subset_converter_0_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tuser_remap_system_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-638] synthesizing module 'axis_subset_converter_v1_1_7_tid_remap_system_axis_subset_converter_0_0' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_axis_subset_converter_0_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tid_remap_system_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-256] done synthesizing module 'axis_subset_converter_v1_1_7_tid_remap_system_axis_subset_converter_0_0' (179#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_axis_subset_converter_0_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tid_remap_system_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-638] synthesizing module 'axis_subset_converter_v1_1_7_tdest_remap_system_axis_subset_converter_0_0' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_axis_subset_converter_0_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tdest_remap_system_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-256] done synthesizing module 'axis_subset_converter_v1_1_7_tdest_remap_system_axis_subset_converter_0_0' (180#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_axis_subset_converter_0_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tdest_remap_system_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-638] synthesizing module 'axis_subset_converter_v1_1_7_tstrb_remap_system_axis_subset_converter_0_0' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_axis_subset_converter_0_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tstrb_remap_system_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-256] done synthesizing module 'axis_subset_converter_v1_1_7_tstrb_remap_system_axis_subset_converter_0_0' (181#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_axis_subset_converter_0_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tstrb_remap_system_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-638] synthesizing module 'axis_subset_converter_v1_1_7_tkeep_remap_system_axis_subset_converter_0_0' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_axis_subset_converter_0_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tkeep_remap_system_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-256] done synthesizing module 'axis_subset_converter_v1_1_7_tkeep_remap_system_axis_subset_converter_0_0' (182#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_axis_subset_converter_0_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tkeep_remap_system_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-638] synthesizing module 'axis_subset_converter_v1_1_7_tlast_remap_system_axis_subset_converter_0_0' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_axis_subset_converter_0_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tlast_remap_system_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-256] done synthesizing module 'axis_subset_converter_v1_1_7_tlast_remap_system_axis_subset_converter_0_0' (183#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_axis_subset_converter_0_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tlast_remap_system_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-256] done synthesizing module 'axis_subset_converter_v1_1_7_axis_subset_converter_system_axis_subset_converter_0_0' (184#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_axis_subset_converter_0_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_axis_subset_converter_system_axis_subset_converter_0_0.v:68]
INFO: [Synth 8-256] done synthesizing module 'system_axis_subset_converter_0_0' (185#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_axis_subset_converter_0_0/synth/system_axis_subset_converter_0_0.v:57]
WARNING: [Synth 8-350] instance 'axis_subset_converter_0' of module 'system_axis_subset_converter_0_0' requires 14 connections, but only 13 given [D:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/hdl/system.v:2656]
INFO: [Synth 8-638] synthesizing module 'system_blk_mem_gen_0_0' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_blk_mem_gen_0_0/synth/system_blk_mem_gen_0_0.vhd:78]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_1' declared at 'd:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:133' bound to instance 'U0' of component 'blk_mem_gen_v8_3_1' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_blk_mem_gen_0_0/synth/system_blk_mem_gen_0_0.vhd:246]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1__parameterized1' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1_synth__parameterized0' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized0' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized0' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized0' (185#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized0' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized1' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized1' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized1' (185#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized1' (185#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized2' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized2' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized2' (185#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized2' (185#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized0' (185#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized0' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized0' (185#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized0' (185#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1_synth__parameterized0' (185#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1__parameterized1' (185#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
INFO: [Synth 8-256] done synthesizing module 'system_blk_mem_gen_0_0' (186#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_blk_mem_gen_0_0/synth/system_blk_mem_gen_0_0.vhd:78]
INFO: [Synth 8-638] synthesizing module 'system_blk_mem_gen_0_1' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_blk_mem_gen_0_1/synth/system_blk_mem_gen_0_1.vhd:78]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_1' declared at 'd:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:133' bound to instance 'U0' of component 'blk_mem_gen_v8_3_1' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_blk_mem_gen_0_1/synth/system_blk_mem_gen_0_1.vhd:246]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1__parameterized3' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1_synth__parameterized1' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized1' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized1' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized1' (186#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized1' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized3' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized3' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized3' (186#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized3' (186#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized4' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized4' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized4' (186#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized4' (186#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized1' (186#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized1' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized1' (186#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized1' (186#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1_synth__parameterized1' (186#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1__parameterized3' (186#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
INFO: [Synth 8-256] done synthesizing module 'system_blk_mem_gen_0_1' (187#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_blk_mem_gen_0_1/synth/system_blk_mem_gen_0_1.vhd:78]
INFO: [Synth 8-638] synthesizing module 'system_fft_reset1_0_2' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_fft_reset1_0_2/synth/system_fft_reset1_0_2.v:57]
INFO: [Synth 8-638] synthesizing module 'fft_reset1' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fft_reset1_v1_0/src/fft_reset1.v:26]
INFO: [Synth 8-638] synthesizing module 'reset1' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fft_reset1_v1_0/src/reset1.v:26]
INFO: [Synth 8-256] done synthesizing module 'reset1' (188#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fft_reset1_v1_0/src/reset1.v:26]
INFO: [Synth 8-638] synthesizing module 'reset2' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fft_reset1_v1_0/src/reset2.v:26]
INFO: [Synth 8-256] done synthesizing module 'reset2' (189#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fft_reset1_v1_0/src/reset2.v:26]
INFO: [Synth 8-256] done synthesizing module 'fft_reset1' (190#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fft_reset1_v1_0/src/fft_reset1.v:26]
INFO: [Synth 8-256] done synthesizing module 'system_fft_reset1_0_2' (191#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_fft_reset1_0_2/synth/system_fft_reset1_0_2.v:57]
INFO: [Synth 8-638] synthesizing module 'system_rst_processing_system7_0_100M_2' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_2/synth/system_rst_processing_system7_0_100M_2.vhd:74]
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'd:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_2/synth/system_rst_processing_system7_0_100M_2.vhd:120]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-638] synthesizing module 'lpf' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43266' bound to instance 'POR_SRL_I' of component 'SRL16' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:190]
INFO: [Synth 8-638] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43266]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (192#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43266]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized23' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized23' (192#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized24' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized24' (192#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (193#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (194#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (195#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (196#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'system_rst_processing_system7_0_100M_2' (197#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_2/synth/system_rst_processing_system7_0_100M_2.vhd:74]
WARNING: [Synth 8-350] instance 'proc_sys_reset_0' of module 'system_rst_processing_system7_0_100M_2' requires 10 connections, but only 7 given [D:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/hdl/system.v:2710]
INFO: [Synth 8-638] synthesizing module 'system_rst_processing_system7_0_140M_1' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_140M_1/synth/system_rst_processing_system7_0_140M_1.vhd:74]
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'd:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_140M_1/synth/system_rst_processing_system7_0_140M_1.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'system_rst_processing_system7_0_140M_1' (198#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_140M_1/synth/system_rst_processing_system7_0_140M_1.vhd:74]
WARNING: [Synth 8-350] instance 'proc_sys_reset_1' of module 'system_rst_processing_system7_0_140M_1' requires 10 connections, but only 7 given [D:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/hdl/system.v:2718]
INFO: [Synth 8-638] synthesizing module 'system_processing_system7_0_0' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1328]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1329]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (199#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (200#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:33163]
INFO: [Synth 8-256] done synthesizing module 'PS7' (201#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:33163]
INFO: [Synth 8-638] synthesizing module 'xlnx_axi_wrshim_unwrap' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:4213]
INFO: [Synth 8-256] done synthesizing module 'xlnx_axi_wrshim_unwrap' (202#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:4213]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (203#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:490]
INFO: [Synth 8-256] done synthesizing module 'system_processing_system7_0_0' (204#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:57]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'system_processing_system7_0_0' requires 127 connections, but only 107 given [D:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/hdl/system.v:2728]
INFO: [Synth 8-638] synthesizing module 'system_processing_system7_0_axi_periph_2' [D:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/hdl/system.v:3263]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_WKXF3L' [D:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/hdl/system.v:12]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_1' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_auto_pc_1/synth/system_auto_pc_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_axi_protocol_converter__parameterized0' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_aw_channel' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_cmd_translator' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_incr_cmd' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_incr_cmd' (205#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_wrap_cmd' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_wrap_cmd' (206#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_cmd_translator' (207#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_wr_cmd_fsm' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_wr_cmd_fsm' (208#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_aw_channel' (209#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_b_channel' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo' (210#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized0' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized0' (210#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_b_channel' (211#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_ar_channel' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_rd_cmd_fsm' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_rd_cmd_fsm' (212#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_ar_channel' (213#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_r_channel' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized1' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized1' (213#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized2' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized2' (213#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_r_channel' (214#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (215#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice' (216#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized0' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized0' (216#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized1' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized1' (216#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized2' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized2' (216#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (217#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice' (218#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized0' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (218#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized3' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized3' (218#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized4' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized4' (218#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized5' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized5' (218#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized6' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized6' (218#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized7' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized7' (218#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (218#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized0' (218#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s' (219#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_axi_protocol_converter__parameterized0' (219#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_1' (220#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_auto_pc_1/synth/system_auto_pc_1.v:57]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'system_auto_pc_1' requires 60 connections, but only 57 given [D:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/hdl/system.v:247]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_WKXF3L' (221#1) [D:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/hdl/system.v:12]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1ORP4PS' [D:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/hdl/system.v:307]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_2' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_auto_pc_2/synth/system_auto_pc_2.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_axi_protocol_converter__parameterized1' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_axi_protocol_converter__parameterized1' (221#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_2' (222#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_auto_pc_2/synth/system_auto_pc_2.v:57]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'system_auto_pc_2' requires 60 connections, but only 58 given [D:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/hdl/system.v:546]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1ORP4PS' (223#1) [D:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/hdl/system.v:307]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1VD9O7M' [D:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/hdl/system.v:607]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_3' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_auto_pc_3/synth/system_auto_pc_3.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_axi_protocol_converter__parameterized2' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_axi_protocol_converter__parameterized2' (223#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_3' (224#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_auto_pc_3/synth/system_auto_pc_3.v:57]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1VD9O7M' (225#1) [D:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/hdl/system.v:607]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_PPDLC3' [D:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/hdl/system.v:917]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_PPDLC3' (226#1) [D:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/hdl/system.v:917]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_18RU2BA' [D:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/hdl/system.v:1175]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_4' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_auto_pc_4/synth/system_auto_pc_4.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_axi_protocol_converter__parameterized3' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_axi_protocol_converter__parameterized3' (226#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_4' (227#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_auto_pc_4/synth/system_auto_pc_4.v:57]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'system_auto_pc_4' requires 60 connections, but only 58 given [D:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/hdl/system.v:1414]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_18RU2BA' (228#1) [D:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/hdl/system.v:1175]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_IK3G2O' [D:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/hdl/system.v:1638]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_5' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_auto_pc_5/synth/system_auto_pc_5.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_axi_protocol_converter__parameterized4' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_axi_protocol_converter__parameterized4' (228#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_5' (229#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_auto_pc_5/synth/system_auto_pc_5.v:57]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'system_auto_pc_5' requires 79 connections, but only 77 given [D:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/hdl/system.v:1953]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_IK3G2O' (230#1) [D:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/hdl/system.v:1638]
INFO: [Synth 8-638] synthesizing module 'system_xbar_0' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_xbar_0/synth/system_xbar_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_axi_crossbar' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_crossbar' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_si_transactor' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_decoder' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (231#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (232#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (232#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (232#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' (232#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' (232#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_decoder' (233#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_srl_fifo' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43432]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (234#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43432]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl' (235#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_srl_fifo' (236#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_arbiter_resp' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_arbiter_resp.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_arbiter_resp' (237#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_arbiter_resp.v:58]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'MUXF7' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:21361]
INFO: [Synth 8-256] done synthesizing module 'MUXF7' (238#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:21361]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (239#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_si_transactor' (240#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_si_transactor__parameterized0' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (240#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_si_transactor__parameterized0' (240#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_splitter' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_splitter' (241#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_wdata_router' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized0' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized0' (241#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized1' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized1' (241#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized2' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized2' (241#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized3' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized3' (241#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-155] case statement is not full and has no default [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo' (242#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_wdata_router' (243#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_srl_fifo__parameterized0' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized4' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized4' (243#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized5' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized5' (243#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized6' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized6' (243#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized7' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized7' (243#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized8' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized8' (243#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized9' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized9' (243#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized10' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized10' (243#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized11' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized11' (243#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_srl_fifo__parameterized0' (243#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_wdata_mux' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_wdata_mux' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized1' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized8' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized8' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized9' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized9' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized10' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized10' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized11' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized11' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized12' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized12' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized1' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_srl_fifo__parameterized1' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized12' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized12' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized13' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized13' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized14' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized14' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized15' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized15' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized16' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized16' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized17' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized17' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized18' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized18' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized19' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized19' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_srl_fifo__parameterized1' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized2' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized2' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized2' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized13' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized13' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized14' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized14' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized15' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized15' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized16' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized16' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized17' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized17' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized2' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized2' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized2' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_srl_fifo__parameterized2' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized20' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized20' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized21' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized21' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized22' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized22' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized23' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized23' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized24' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized24' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized25' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized25' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized26' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized26' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized27' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized27' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_srl_fifo__parameterized2' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_wdata_mux__parameterized0' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_wdata_mux__parameterized0' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized3' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized3' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized3' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized18' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized18' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized19' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized19' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized20' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized20' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized21' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized21' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized22' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized22' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized3' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized3' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized3' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_srl_fifo__parameterized3' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized28' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized28' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized29' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized29' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized30' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized30' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized31' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized31' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized32' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized32' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized33' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized33' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized34' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized34' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized35' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized35' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_srl_fifo__parameterized3' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized4' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized4' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized4' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized23' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized23' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized24' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized24' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized25' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized25' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized26' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized26' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized27' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized27' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized4' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized4' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized4' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_srl_fifo__parameterized4' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized36' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized36' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized37' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized37' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized38' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized38' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized39' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized39' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized40' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized40' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized41' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized41' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized42' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized42' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized43' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized43' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_srl_fifo__parameterized4' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized5' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized5' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized5' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized28' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized28' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized29' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized29' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized30' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized30' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized31' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized31' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized32' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized32' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized5' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized5' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized5' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_srl_fifo__parameterized5' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized44' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized44' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized45' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized45' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized46' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized46' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized47' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized47' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized48' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized48' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized49' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized49' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized50' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized50' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized51' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized51' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_srl_fifo__parameterized5' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_wdata_mux__parameterized1' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_wdata_mux__parameterized1' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized6' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized6' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized6' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized33' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized33' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized34' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized34' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized35' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized35' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized36' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized36' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized37' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized37' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized6' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized6' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized6' (244#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_decerr_slave' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-155] case statement is not full and has no default [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:195]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_decerr_slave' (245#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_arbiter' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_arbiter' (246#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_crossbar' (247#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_axi_crossbar' (248#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'system_xbar_0' (249#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_xbar_0/synth/system_xbar_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'system_processing_system7_0_axi_periph_2' (250#1) [D:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/hdl/system.v:3263]
INFO: [Synth 8-638] synthesizing module 'system_pwm_0_0' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_pwm_0_0/synth/system_pwm_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'pwm' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/pwm_v1_0/src/pwm.v:23]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/pwm_v1_0/src/pwm.v:28]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/pwm_v1_0/src/pwm.v:29]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/pwm_v1_0/src/pwm.v:30]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/pwm_v1_0/src/pwm.v:31]
INFO: [Synth 8-256] done synthesizing module 'pwm' (251#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/pwm_v1_0/src/pwm.v:23]
INFO: [Synth 8-256] done synthesizing module 'system_pwm_0_0' (252#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_pwm_0_0/synth/system_pwm_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'system_r_ram_0_1' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_r_ram_0_1/synth/system_r_ram_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'r_ram' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/r_ram_v1_0/src/r_ram.v:23]
INFO: [Synth 8-256] done synthesizing module 'r_ram' (253#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/r_ram_v1_0/src/r_ram.v:23]
INFO: [Synth 8-256] done synthesizing module 'system_r_ram_0_1' (254#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_r_ram_0_1/synth/system_r_ram_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'system_reset_0_0' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_reset_0_0/synth/system_reset_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'reset' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/reset_v1_0/src/reset.v:23]
INFO: [Synth 8-256] done synthesizing module 'reset' (255#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/reset_v1_0/src/reset.v:23]
INFO: [Synth 8-256] done synthesizing module 'system_reset_0_0' (256#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_reset_0_0/synth/system_reset_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'system_v_axi4s_vid_out_0_0' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_v_axi4s_vid_out_0_0/synth/system_v_axi4s_vid_out_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v4_0_1' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_axi4s_vid_out_v4_0/hdl/verilog/v_axi4s_vid_out_v4_0.v:76]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v4_0_1_coupler' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_axi4s_vid_out_v4_0/hdl/verilog/v_axi4s_vid_out_v4_0_coupler.v:65]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1__parameterized2' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth__parameterized2' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized4' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized4' (256#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized2' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized1' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized5' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized5' (256#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized2' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized2' (256#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized1' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_1' declared at 'd:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:133' bound to instance 'bmg' of component 'blk_mem_gen_v8_3_1' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:6631]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1__parameterized5' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1_synth__parameterized2' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized2' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized2' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized2' (256#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized2' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized5' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized5' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized5' (256#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized5' (256#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized6' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized6' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized6' (256#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized6' (256#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized7' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized7' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized7' (256#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized7' (256#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized2' (256#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized2' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized2' (256#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized2' (256#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1_synth__parameterized2' (256#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1__parameterized5' (256#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized1' (256#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'clk_x_pntrs' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13050]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4768]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff' (257#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-256] done synthesizing module 'clk_x_pntrs' (258#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13050]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized1' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized1' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized1' (258#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_as' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8547]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized5' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized5' (258#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized6' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized6' (258#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_as' (259#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8547]
INFO: [Synth 8-638] synthesizing module 'rd_handshaking_flags__parameterized0' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10275]
INFO: [Synth 8-256] done synthesizing module 'rd_handshaking_flags__parameterized0' (259#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10275]
INFO: [Synth 8-638] synthesizing module 'rd_dc_fwft_ext_as' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10629]
INFO: [Synth 8-256] done synthesizing module 'rd_dc_fwft_ext_as' (260#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10629]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized1' (260#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized1' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized1' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized1' (260#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_as' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13534]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized7' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized7' (260#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized8' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized8' (260#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_as' (261#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13534]
INFO: [Synth 8-638] synthesizing module 'wr_dc_fwft_ext_as' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:15738]
INFO: [Synth 8-256] done synthesizing module 'wr_dc_fwft_ext_as' (262#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:15738]
INFO: [Synth 8-638] synthesizing module 'wr_handshaking_flags__parameterized0' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:15405]
WARNING: [Synth 8-3848] Net WR_ACK in module/entity wr_handshaking_flags__parameterized0 does not have driver. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:15400]
INFO: [Synth 8-256] done synthesizing module 'wr_handshaking_flags__parameterized0' (262#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:15405]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized1' (262#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized2' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized2' (262#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized1' (262#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized2' (262#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth__parameterized2' (262#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1__parameterized2' (262#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
WARNING: [Synth 8-350] instance 'FIFO_INST' of module 'fifo_generator_v13_0_1' requires 231 connections, but only 116 given [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_axi4s_vid_out_v4_0/hdl/verilog/v_axi4s_vid_out_v4_0_coupler.v:392]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v4_0_1_coupler' (263#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_axi4s_vid_out_v4_0/hdl/verilog/v_axi4s_vid_out_v4_0_coupler.v:65]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v4_0_1_sync' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_axi4s_vid_out_v4_0/hdl/verilog/v_axi4s_vid_out_v4_0_sync.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_axi4s_vid_out_v4_0/hdl/verilog/v_axi4s_vid_out_v4_0_sync.v:504]
INFO: [Synth 8-155] case statement is not full and has no default [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_axi4s_vid_out_v4_0/hdl/verilog/v_axi4s_vid_out_v4_0_sync.v:202]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v4_0_1_sync' (264#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_axi4s_vid_out_v4_0/hdl/verilog/v_axi4s_vid_out_v4_0_sync.v:61]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v4_0_1_formatter' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_axi4s_vid_out_v4_0/hdl/verilog/v_axi4s_vid_out_v4_0_formatter.v:62]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v4_0_1_formatter' (265#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_axi4s_vid_out_v4_0/hdl/verilog/v_axi4s_vid_out_v4_0_formatter.v:62]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v4_0_1' (266#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_axi4s_vid_out_v4_0/hdl/verilog/v_axi4s_vid_out_v4_0.v:76]
INFO: [Synth 8-256] done synthesizing module 'system_v_axi4s_vid_out_0_0' (267#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_v_axi4s_vid_out_0_0/synth/system_v_axi4s_vid_out_0_0.v:57]
WARNING: [Synth 8-350] instance 'v_axi4s_vid_out_0' of module 'system_v_axi4s_vid_out_0_0' requires 30 connections, but only 23 given [D:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/hdl/system.v:3010]
INFO: [Synth 8-638] synthesizing module 'system_v_tc_0_0' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_v_tc_0_0/synth/system_v_tc_0_0.vhd:96]
INFO: [Synth 8-3491] module 'v_tc' declared at 'd:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:7266' bound to instance 'U0' of component 'v_tc' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_v_tc_0_0/synth/system_v_tc_0_0.vhd:271]
INFO: [Synth 8-638] synthesizing module 'v_tc' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:7477]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "128" *) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:7694]
INFO: [Synth 8-638] synthesizing module 'video_ctrl' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4540]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized0' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized0' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized0' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized21' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized21' (267#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized22' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized22' (267#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized0' (267#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-226] default block is never used [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:448]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized0' (267#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized0' (267#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'video_clock_cross' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:3916]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:3923]
INFO: [Synth 8-256] done synthesizing module 'video_clock_cross' (268#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:3916]
INFO: [Synth 8-638] synthesizing module 'video_clock_cross__parameterized0' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:3916]
INFO: [Synth 8-256] done synthesizing module 'video_clock_cross__parameterized0' (268#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:3916]
INFO: [Synth 8-638] synthesizing module 'mux_tree' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4283]
INFO: [Synth 8-256] done synthesizing module 'mux_tree' (269#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4283]
INFO: [Synth 8-638] synthesizing module 'mux_tree__parameterized0' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4283]
INFO: [Synth 8-256] done synthesizing module 'mux_tree__parameterized0' (269#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4283]
INFO: [Synth 8-3936] Found unconnected internal register 'genr_status_regs_int_reg[0]' and it is trimmed from '32' to '30' bits. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4764]
INFO: [Synth 8-3936] Found unconnected internal register 'genr_status_regs_int_reg[3]' and it is trimmed from '32' to '16' bits. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4764]
INFO: [Synth 8-256] done synthesizing module 'video_ctrl' (270#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4540]
INFO: [Synth 8-638] synthesizing module 'tc_top' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6104]
INFO: [Synth 8-638] synthesizing module 'tc_generator' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:929]
INFO: [Synth 8-256] done synthesizing module 'tc_generator' (271#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:929]
WARNING: [Synth 8-3848] Net det_vblank_pol in module/entity tc_top does not have driver. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6162]
WARNING: [Synth 8-3848] Net det_hblank_pol in module/entity tc_top does not have driver. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6161]
WARNING: [Synth 8-3848] Net det_vsync_pol in module/entity tc_top does not have driver. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6160]
WARNING: [Synth 8-3848] Net det_hsync_pol in module/entity tc_top does not have driver. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6159]
WARNING: [Synth 8-3848] Net det_active_video_pol in module/entity tc_top does not have driver. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6164]
WARNING: [Synth 8-3848] Net det_active_chroma_pol in module/entity tc_top does not have driver. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6165]
WARNING: [Synth 8-3848] Net det_field_id_pol in module/entity tc_top does not have driver. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6163]
WARNING: [Synth 8-3848] Net det_chroma_skip_int in module/entity tc_top does not have driver. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6144]
WARNING: [Synth 8-3848] Net hsync_lock_int in module/entity tc_top does not have driver. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6169]
WARNING: [Synth 8-3848] Net hblank_lock_int in module/entity tc_top does not have driver. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6170]
WARNING: [Synth 8-3848] Net vsync_lock_int in module/entity tc_top does not have driver. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6171]
WARNING: [Synth 8-3848] Net vblank_lock_int in module/entity tc_top does not have driver. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6172]
WARNING: [Synth 8-3848] Net field_id_lock_int in module/entity tc_top does not have driver. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6173]
WARNING: [Synth 8-3848] Net active_video_lock_int in module/entity tc_top does not have driver. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6174]
WARNING: [Synth 8-3848] Net active_chroma_lock_int in module/entity tc_top does not have driver. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6175]
WARNING: [Synth 8-3848] Net det_fsync in module/entity tc_top does not have driver. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6167]
WARNING: [Synth 8-3848] Net det_htotal_int in module/entity tc_top does not have driver. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6114]
WARNING: [Synth 8-3848] Net det_hfp_start_int in module/entity tc_top does not have driver. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6115]
WARNING: [Synth 8-3848] Net det_hsync_start_int in module/entity tc_top does not have driver. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6116]
WARNING: [Synth 8-3848] Net det_hbp_start_int in module/entity tc_top does not have driver. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6117]
WARNING: [Synth 8-3848] Net det_hactive_start_int in module/entity tc_top does not have driver. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6118]
WARNING: [Synth 8-3848] Net det_v0total_int in module/entity tc_top does not have driver. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6120]
WARNING: [Synth 8-3848] Net det_v0fp_start_int in module/entity tc_top does not have driver. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6121]
WARNING: [Synth 8-3848] Net det_v0sync_start_int in module/entity tc_top does not have driver. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6122]
WARNING: [Synth 8-3848] Net det_v0bp_start_int in module/entity tc_top does not have driver. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6123]
WARNING: [Synth 8-3848] Net det_v0active_start_int in module/entity tc_top does not have driver. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6124]
WARNING: [Synth 8-3848] Net det_v0chroma_start_int in module/entity tc_top does not have driver. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6125]
WARNING: [Synth 8-3848] Net det_v1total_int in module/entity tc_top does not have driver. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6127]
WARNING: [Synth 8-3848] Net det_v1fp_start_int in module/entity tc_top does not have driver. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6128]
WARNING: [Synth 8-3848] Net det_v1sync_start_int in module/entity tc_top does not have driver. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6129]
WARNING: [Synth 8-3848] Net det_v1bp_start_int in module/entity tc_top does not have driver. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6130]
WARNING: [Synth 8-3848] Net det_v1active_start_int in module/entity tc_top does not have driver. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6131]
WARNING: [Synth 8-3848] Net det_v1chroma_start_int in module/entity tc_top does not have driver. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6132]
WARNING: [Synth 8-3848] Net det_v0fp_start_hori_int in module/entity tc_top does not have driver. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6134]
WARNING: [Synth 8-3848] Net det_v0sync_start_hori_int in module/entity tc_top does not have driver. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6135]
WARNING: [Synth 8-3848] Net det_v0bp_start_hori_int in module/entity tc_top does not have driver. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6136]
WARNING: [Synth 8-3848] Net det_v0active_start_hori_int in module/entity tc_top does not have driver. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6137]
WARNING: [Synth 8-3848] Net det_v1fp_start_hori_int in module/entity tc_top does not have driver. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6139]
WARNING: [Synth 8-3848] Net det_v1sync_start_hori_int in module/entity tc_top does not have driver. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6140]
WARNING: [Synth 8-3848] Net det_v1bp_start_hori_int in module/entity tc_top does not have driver. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6141]
WARNING: [Synth 8-3848] Net det_v1active_start_hori_int in module/entity tc_top does not have driver. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6142]
INFO: [Synth 8-256] done synthesizing module 'tc_top' (272#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6104]
INFO: [Synth 8-256] done synthesizing module 'v_tc' (273#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:7477]
INFO: [Synth 8-256] done synthesizing module 'system_v_tc_0_0' (274#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_v_tc_0_0/synth/system_v_tc_0_0.vhd:96]
WARNING: [Synth 8-350] instance 'v_tc_0' of module 'system_v_tc_0_0' requires 32 connections, but only 31 given [D:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/hdl/system.v:3034]
INFO: [Synth 8-638] synthesizing module 'system_w_ram_0_0' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_w_ram_0_0/synth/system_w_ram_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'w_ram' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/w_ram_v1_0/src/w_ram.v:22]
INFO: [Synth 8-256] done synthesizing module 'w_ram' (275#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/w_ram_v1_0/src/w_ram.v:22]
INFO: [Synth 8-256] done synthesizing module 'system_w_ram_0_0' (276#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_w_ram_0_0/synth/system_w_ram_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'system_xlconcat_0_0' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_xlconcat_0_0/synth/system_xlconcat_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlconcat' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/xlconcat_v2_1/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'xlconcat' (277#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/xlconcat_v2_1/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'system_xlconcat_0_0' (278#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_xlconcat_0_0/synth/system_xlconcat_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'system_xlconstant_0_0' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_xlconstant_0_0/sim/system_xlconstant_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant' (279#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'system_xlconstant_0_0' (280#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_xlconstant_0_0/sim/system_xlconstant_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'system_xlconstant_1_0' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_xlconstant_1_0/sim/system_xlconstant_1_0.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant__parameterized0' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant__parameterized0' (280#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'system_xlconstant_1_0' (281#1) [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_xlconstant_1_0/sim/system_xlconstant_1_0.v:56]
INFO: [Synth 8-256] done synthesizing module 'system' (282#1) [D:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/hdl/system.v:2034]
INFO: [Synth 8-256] done synthesizing module 'system_wrapper' (283#1) [D:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:14:36 ; elapsed = 00:15:08 . Memory (MB): peak = 935.215 ; gain = 762.926
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin \multiple_luts.lut_loop[4].is_LUT6.AND_or_NAND_gate.and_lut6 :I2 to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22696]
INFO: [Synth 8-3295] tying undriven pin \multiple_luts.lut_loop[4].is_LUT6.AND_or_NAND_gate.and_lut6 :I3 to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22696]
INFO: [Synth 8-3295] tying undriven pin \multiple_luts.lut_loop[4].is_LUT6.AND_or_NAND_gate.and_lut6 :I4 to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22696]
INFO: [Synth 8-3295] tying undriven pin \multiple_luts.lut_loop[4].is_LUT6.AND_or_NAND_gate.and_lut6 :I5 to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:22696]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [50] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [49] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [48] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [47] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [46] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [45] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [44] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [43] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [42] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [41] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [40] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [39] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [38] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [37] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [36] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [35] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [34] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [33] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [32] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [31] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [30] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [29] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [28] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [27] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [26] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [25] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [24] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [23] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [22] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [21] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [20] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [19] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [18] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [17] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [16] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [15] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [14] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [13] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [12] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [11] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [10] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [9] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [8] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [7] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [6] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [5] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [4] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [3] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [2] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [1] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [0] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [50] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [49] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [48] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [47] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [46] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [45] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [44] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [43] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [42] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [41] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [40] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [39] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [38] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [37] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [36] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [35] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [34] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [33] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [32] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [31] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [30] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [29] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [28] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [27] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [26] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [25] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [24] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [23] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [22] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [21] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [20] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [19] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [18] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [17] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [16] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [15] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [14] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [13] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [12] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [11] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [10] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [9] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [8] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [7] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [6] to constant 0 [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:101378]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:14:39 ; elapsed = 00:15:12 . Memory (MB): peak = 935.215 ; gain = 762.926
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 6321 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc] for cell 'system_i/axi_vdma_0/U0'
Finished Parsing XDC File [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc] for cell 'system_i/axi_vdma_0/U0'
Parsing XDC File [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_140M_1/system_rst_processing_system7_0_140M_1_board.xdc] for cell 'system_i/proc_sys_reset_1'
Finished Parsing XDC File [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_140M_1/system_rst_processing_system7_0_140M_1_board.xdc] for cell 'system_i/proc_sys_reset_1'
Parsing XDC File [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_140M_1/system_rst_processing_system7_0_140M_1.xdc] for cell 'system_i/proc_sys_reset_1'
Finished Parsing XDC File [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_140M_1/system_rst_processing_system7_0_140M_1.xdc] for cell 'system_i/proc_sys_reset_1'
Parsing XDC File [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_2/system_rst_processing_system7_0_100M_2_board.xdc] for cell 'system_i/proc_sys_reset_0'
Finished Parsing XDC File [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_2/system_rst_processing_system7_0_100M_2_board.xdc] for cell 'system_i/proc_sys_reset_0'
Parsing XDC File [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_2/system_rst_processing_system7_0_100M_2.xdc] for cell 'system_i/proc_sys_reset_0'
Finished Parsing XDC File [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_2/system_rst_processing_system7_0_100M_2.xdc] for cell 'system_i/proc_sys_reset_0'
Parsing XDC File [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [D:/FPGA/V_project/final_2/lcd7_touch.srcs/constrs_1/new/system.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_vid_io_out_clk_OBUF' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [D:/FPGA/V_project/final_2/lcd7_touch.srcs/constrs_1/new/system.xdc:267]
Finished Parsing XDC File [D:/FPGA/V_project/final_2/lcd7_touch.srcs/constrs_1/new/system.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/FPGA/V_project/final_2/lcd7_touch.srcs/constrs_1/new/system.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/FPGA/V_project/final_2/lcd7_touch.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/FPGA/V_project/final_2/lcd7_touch.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/FPGA/V_project/final_2/lcd7_touch.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0_clocks.xdc] for cell 'system_i/axi_vdma_0/U0'
Finished Parsing XDC File [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0_clocks.xdc] for cell 'system_i/axi_vdma_0/U0'
Parsing XDC File [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_v_axi4s_vid_out_0_0/system_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'system_i/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_v_axi4s_vid_out_0_0/system_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'system_i/v_axi4s_vid_out_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_v_axi4s_vid_out_0_0/system_v_axi4s_vid_out_0_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_v_tc_0_0/system_v_tc_0_0_clocks.xdc] for cell 'system_i/v_tc_0/U0'
Finished Parsing XDC File [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_v_tc_0_0/system_v_tc_0_0_clocks.xdc] for cell 'system_i/v_tc_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_v_tc_0_0/system_v_tc_0_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1071 instances were transformed.
  FD => FDRE: 6 instances
  FDE => FDRE: 738 instances
  FDR => FDRE: 291 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  MUXCY_L => MUXCY: 4 instances
  RAMB18SDP => RAMB18E1: 28 instances
  SRL16 => SRL16E: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.281 . Memory (MB): peak = 1188.344 ; gain = 0.020
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:15:48 ; elapsed = 00:16:20 . Memory (MB): peak = 1189.535 ; gain = 1017.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:15:48 ; elapsed = 00:16:20 . Memory (MB): peak = 1189.535 ; gain = 1017.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for system_i/processing_system7_0/inst. (constraint file  D:/FPGA/V_project/final_2/lcd7_touch.runs/synth_1/dont_touch.xdc, line 109).
Applied set_property DONT_TOUCH = true for system_i/axi_vdma_0/U0. (constraint file  D:/FPGA/V_project/final_2/lcd7_touch.runs/synth_1/dont_touch.xdc, line 112).
Applied set_property DONT_TOUCH = true for system_i/v_axi4s_vid_out_0/inst. (constraint file  D:/FPGA/V_project/final_2/lcd7_touch.runs/synth_1/dont_touch.xdc, line 138).
Applied set_property DONT_TOUCH = true for system_i/v_tc_0/U0. (constraint file  D:/FPGA/V_project/final_2/lcd7_touch.runs/synth_1/dont_touch.xdc, line 143).
Applied set_property DONT_TOUCH = true for system_i/axi_gpio_0/U0. (constraint file  D:/FPGA/V_project/final_2/lcd7_touch.runs/synth_1/dont_touch.xdc, line 148).
Applied set_property DONT_TOUCH = true for system_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/PinRedistribution_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ad_fft_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ad_fft_0/inst/f2/f1/f1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ad_fft_0/inst/f2/f2/f1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_dynclk_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_mem_intercon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_mem_intercon/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_vdma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axis_subset_converter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/blk_mem_gen_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/fft_reset1_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/proc_sys_reset_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/processing_system7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/processing_system7_0_axi_periph/m04_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/processing_system7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/pwm_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/r_ram_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/v_axi4s_vid_out_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/v_tc_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/w_ram_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/xlconstant_2. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:15:49 ; elapsed = 00:16:21 . Memory (MB): peak = 1189.535 ; gain = 1017.246
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ad1'
INFO: [Synth 8-5545] ROM "ad_start" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ad2'
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'CP_LEN_WE_reg' into 'fwd_inv_we_int_reg' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:93512]
INFO: [Synth 8-4471] merging register 'SCALE_SCH_WE_reg' into 'fwd_inv_we_int_reg' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:93514]
INFO: [Synth 8-4471] merging register 'FWD_INV0_WE_reg' into 'fwd_inv_we_int_reg' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:93515]
INFO: [Synth 8-4471] merging register 'FWD_INV1_WE_reg' into 'fwd_inv_we_int_reg' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:93516]
INFO: [Synth 8-4471] merging register 'FWD_INV2_WE_reg' into 'fwd_inv_we_int_reg' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:93517]
INFO: [Synth 8-4471] merging register 'FWD_INV3_WE_reg' into 'fwd_inv_we_int_reg' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:93518]
INFO: [Synth 8-4471] merging register 'FWD_INV4_WE_reg' into 'fwd_inv_we_int_reg' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:93519]
INFO: [Synth 8-4471] merging register 'FWD_INV5_WE_reg' into 'fwd_inv_we_int_reg' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:93520]
INFO: [Synth 8-4471] merging register 'FWD_INV6_WE_reg' into 'fwd_inv_we_int_reg' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:93521]
INFO: [Synth 8-4471] merging register 'FWD_INV7_WE_reg' into 'fwd_inv_we_int_reg' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:93522]
INFO: [Synth 8-4471] merging register 'FWD_INV8_WE_reg' into 'fwd_inv_we_int_reg' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:93523]
INFO: [Synth 8-4471] merging register 'FWD_INV9_WE_reg' into 'fwd_inv_we_int_reg' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:93524]
INFO: [Synth 8-4471] merging register 'FWD_INV10_WE_reg' into 'fwd_inv_we_int_reg' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:93525]
INFO: [Synth 8-4471] merging register 'FWD_INV11_WE_reg' into 'fwd_inv_we_int_reg' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:93526]
INFO: [Synth 8-4471] merging register 'SCALE_SCH0_WE_reg' into 'fwd_inv_we_int_reg' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:93527]
INFO: [Synth 8-4471] merging register 'SCALE_SCH1_WE_reg' into 'fwd_inv_we_int_reg' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:93528]
INFO: [Synth 8-4471] merging register 'SCALE_SCH2_WE_reg' into 'fwd_inv_we_int_reg' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:93529]
INFO: [Synth 8-4471] merging register 'SCALE_SCH3_WE_reg' into 'fwd_inv_we_int_reg' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:93530]
INFO: [Synth 8-4471] merging register 'SCALE_SCH4_WE_reg' into 'fwd_inv_we_int_reg' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:93531]
INFO: [Synth 8-4471] merging register 'SCALE_SCH5_WE_reg' into 'fwd_inv_we_int_reg' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:93532]
INFO: [Synth 8-4471] merging register 'SCALE_SCH6_WE_reg' into 'fwd_inv_we_int_reg' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:93533]
INFO: [Synth 8-4471] merging register 'SCALE_SCH7_WE_reg' into 'fwd_inv_we_int_reg' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:93534]
INFO: [Synth 8-4471] merging register 'SCALE_SCH8_WE_reg' into 'fwd_inv_we_int_reg' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:93535]
INFO: [Synth 8-4471] merging register 'SCALE_SCH9_WE_reg' into 'fwd_inv_we_int_reg' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:93536]
INFO: [Synth 8-4471] merging register 'SCALE_SCH10_WE_reg' into 'fwd_inv_we_int_reg' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:93537]
INFO: [Synth 8-4471] merging register 'SCALE_SCH11_WE_reg' into 'fwd_inv_we_int_reg' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:93538]
INFO: [Synth 8-5546] ROM "reading_last_symbol" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "event_tlast_unexpected" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_count_mask" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "max_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "max_wrap_burst" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "max_wrap_burst" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs_reg' in module 'wr_chnl'
INFO: [Synth 8-5544] ROM "bvalid_cnt_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bvalid_cnt_amax" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curr_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curr_fixed_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_awburst_pipe_fixed" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_data_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_data_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_data_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'rlast_sm_cs_reg' in module 'rd_chnl'
INFO: [Synth 8-5544] ROM "axi_arsize_pipe_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curr_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curr_fixed_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "axi_rd_burst_two" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_last_bram_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "axi_arburst_pipe_fixed" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rlast_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'clk_state_reg' in module 'axi_dynclk'
INFO: [Synth 8-5544] ROM "STAT_REG" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clk_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:763]
INFO: [Synth 8-5546] ROM "ch1_ioc_irq_set_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch1_delay_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch1_dly_fast_incr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lsig_length_adjust_us" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "sig_btt_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sig_xfer_len_eq_0_im2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_addr_aligned_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_brst_cnt_eq_zero_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_brst_cnt_eq_one_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_no_btt_residue_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'sig_coelsc_cmd_cmplt_reg_reg' into 'sig_coelsc_reg_full_reg' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:609]
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8414]
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rd_sf.vhd:1714]
INFO: [Synth 8-5546] ROM "sig_token_eq_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_token_eq_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_token_eq_one" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "threshold_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_sm.vhd:764]
INFO: [Synth 8-802] inferred FSM for state register 'dmacntrl_cs_reg' in module 'axi_vdma_sm'
INFO: [Synth 8-5544] ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'cmnd_pending_reg' into 's_axis_cmd_tvalid_reg' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd:334]
INFO: [Synth 8-5546] ROM "i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "i" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "fft_reset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reset_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reset_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "relay" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "i" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "fft_reset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reset_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reset_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "relay" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fft_reset" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:222]
INFO: [Synth 8-5544] ROM "address_offset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'gen_axi.s_axi_rvalid_i_reg' into 'gen_axi.read_cs_reg[0:0]' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:231]
INFO: [Synth 8-5546] ROM "read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:122]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:577]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:610]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:610]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:610]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:610]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:610]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:610]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:610]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:610]
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:577]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:610]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:610]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:610]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:610]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:610]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:610]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:610]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:610]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar.v:942]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar.v:942]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar.v:942]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar.v:942]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar.v:937]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar.v:937]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar.v:937]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar.v:937]
INFO: [Synth 8-5544] ROM "i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enb" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addrb" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "reset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'v_axi4s_vid_out_v4_0_1_sync'
INFO: [Synth 8-5544] ROM "status_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'GEN_TREE.GEN_BRANCH[51].GEN_MUX_REG.data_out_reg_reg[51][31:0]' into 'GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][31:0]' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4359]
INFO: [Synth 8-4471] merging register 'GEN_TREE.GEN_BRANCH[52].GEN_MUX_REG.data_out_reg_reg[52][31:0]' into 'GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][31:0]' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4359]
INFO: [Synth 8-4471] merging register 'GEN_TREE.GEN_BRANCH[53].GEN_MUX_REG.data_out_reg_reg[53][31:0]' into 'GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][31:0]' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4359]
INFO: [Synth 8-4471] merging register 'GEN_TREE.GEN_BRANCH[54].GEN_MUX_REG.data_out_reg_reg[54][31:0]' into 'GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][31:0]' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4359]
INFO: [Synth 8-4471] merging register 'GEN_TREE.GEN_BRANCH[55].GEN_MUX_REG.data_out_reg_reg[55][31:0]' into 'GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][31:0]' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4359]
INFO: [Synth 8-4471] merging register 'GEN_TREE.GEN_BRANCH[56].GEN_MUX_REG.data_out_reg_reg[56][31:0]' into 'GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][31:0]' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4359]
INFO: [Synth 8-4471] merging register 'GEN_TREE.GEN_BRANCH[57].GEN_MUX_REG.data_out_reg_reg[57][31:0]' into 'GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][31:0]' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4359]
INFO: [Synth 8-4471] merging register 'GEN_TREE.GEN_BRANCH[58].GEN_MUX_REG.data_out_reg_reg[58][31:0]' into 'GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][31:0]' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4359]
INFO: [Synth 8-4471] merging register 'GEN_TREE.GEN_BRANCH[59].GEN_MUX_REG.data_out_reg_reg[59][31:0]' into 'GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][31:0]' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4359]
INFO: [Synth 8-4471] merging register 'GEN_TREE.GEN_BRANCH[60].GEN_MUX_REG.data_out_reg_reg[60][31:0]' into 'GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][31:0]' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4359]
INFO: [Synth 8-4471] merging register 'GEN_TREE.GEN_BRANCH[61].GEN_MUX_REG.data_out_reg_reg[61][31:0]' into 'GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][31:0]' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4359]
INFO: [Synth 8-4471] merging register 'GEN_TREE.GEN_BRANCH[62].GEN_MUX_REG.data_out_reg_reg[62][31:0]' into 'GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][31:0]' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4359]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:5028]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:5028]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[2][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:5028]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[3][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:5028]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[4][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:5028]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[5][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:5028]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[6][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:5028]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[7][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:5028]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[8][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:5028]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[9][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:5028]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[10][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:5028]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[11][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:5028]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[12][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:5028]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[13][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:5028]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[14][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:5028]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[15][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:5028]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[17][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:5028]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:1159]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:1170]
INFO: [Synth 8-5545] ROM "addra" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "addra" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 |                             0000
                 AD_CONV |                             0001 |                             0001
                  Wait_1 |                             0010 |                             0010
               Wait_busy |                             0011 |                             0011
               REad1_ch1 |                             0100 |                             0100
               REad1_ch2 |                             0101 |                             0101
               REad1_ch3 |                             0110 |                             0110
               REad1_ch4 |                             0111 |                             0111
               REad1_ch5 |                             1000 |                             1000
               REad1_ch6 |                             1001 |                             1001
               REad1_ch7 |                             1010 |                             1010
               REad1_ch8 |                             1011 |                             1011
               READ_DONE |                             1100 |                             1100
                ENABLE_W |                             1101 |                             1101
                 CLOSE_W |                             1110 |                             1110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ad1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 |                             0000
                 AD_CONV |                             0001 |                             0001
                  Wait_1 |                             0010 |                             0010
               Wait_busy |                             0011 |                             0011
               REad2_ch1 |                             0100 |                             0100
               REad2_ch2 |                             0101 |                             0101
               REad2_ch3 |                             0110 |                             0110
               REad2_ch4 |                             0111 |                             0111
               REad2_ch5 |                             1000 |                             1000
               REad2_ch6 |                             1001 |                             1001
               REad2_ch7 |                             1010 |                             1010
               REad2_ch8 |                             1011 |                             1011
               READ_DONE |                             1100 |                             1100
                ENABLE_W |                             1101 |                             1101
                 CLOSE_W |                             1110 |                             1110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ad2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
            brst_wr_data |                              001 |                              011
          b2b_w8_wr_data |                              010 |                              100
             sng_wr_data |                              011 |                              010
               w8_awaddr |                              100 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs_reg' using encoding 'sequential' in module 'wr_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          w8_throttle_b2 |                              001 |                              100
             w8_throttle |                              010 |                              001
        w8_2nd_last_data |                              011 |                              010
            w8_last_data |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rlast_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                            00001 |                              000
             wait_locked |                            00010 |                              001
                 wait_en |                            00100 |                              010
               wait_srdy |                            01000 |                              011
                 enabled |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'clk_state_reg' using encoding 'one-hot' in module 'axi_dynclk'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
              wait_pipe1 |                              001 |                              001
              wait_pipe2 |                              010 |                              010
            execute_xfer |                              011 |                              100
              check_done |                              100 |                              101
           calc_cmd_addr |                              101 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dmacntrl_cs_reg' using encoding 'sequential' in module 'axi_vdma_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             C_SYNC_IDLE |                             0000 |                             0000
    C_SYNC_CALN_SOF_FIFO |                             0001 |                             0010
     C_SYNC_CALN_SOF_VTG |                             0010 |                             0001
      C_SYNC_FALN_ACTIVE |                             0011 |                             0111
 C_SYNC_FALN_EOL_LEADING |                             0100 |                             0011
 C_SYNC_FALN_EOL_LAGGING |                             0101 |                             0100
 C_SYNC_FALN_SOF_LEADING |                             0110 |                             0101
 C_SYNC_FALN_SOF_LAGGING |                             0111 |                             0110
        C_SYNC_FALN_LOCK |                             1000 |                             1000
 C_SYNC_LALN_EOL_LEADING |                             1001 |                             1001
 C_SYNC_LALN_EOL_LAGGING |                             1010 |                             1010
 C_SYNC_LALN_SOF_LEADING |                             1011 |                             1011
 C_SYNC_LALN_SOF_LAGGING |                             1100 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'v_axi4s_vid_out_v4_0_1_sync'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:16:19 ; elapsed = 00:16:56 . Memory (MB): peak = 1189.535 ; gain = 1017.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |xfft_v9_0_9   |           2|     18638|
|2     |fft1__GC0     |           1|       475|
|3     |fft2__GC0     |           1|       475|
|4     |ad_fft__GC0   |           1|      2305|
|5     |system__GCB0  |           1|     30003|
|6     |system__GCB1  |           1|      6949|
|7     |system__GCB2  |           1|     19197|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:16:22 ; elapsed = 00:16:58 . Memory (MB): peak = 1189.535 ; gain = 1017.246
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[0].datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iBdelx[0].iBdely[1].u_l[1].need_dsp_delay.Bidelay0/dN.std_srl.shift_reg_reg[0][8:0]' into 'xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[0].datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iBdelx[0].iBdely[1].u_l[0].need_dsp_delay.Bidelay0/d1.dout_i_reg[8:0]' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1820]
INFO: [Synth 8-4471] merging register 'xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[1].datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iBdelx[0].iBdely[1].u_l[1].need_dsp_delay.Bidelay0/dN.std_srl.shift_reg_reg[0][8:0]' into 'xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[1].datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iBdelx[0].iBdely[1].u_l[0].need_dsp_delay.Bidelay0/d1.dout_i_reg[8:0]' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1820]
INFO: [Synth 8-4471] merging register 'xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[1].datapath/write_addr_reg_reg[8:0]' into 'xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[0].datapath/write_addr_reg_reg[8:0]' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:86670]
INFO: [Synth 8-4471] merging register 'xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[1].datapath/read_addr_reg_reg[8:0]' into 'xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[0].datapath/read_addr_reg_reg[8:0]' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:86671]
INFO: [Synth 8-4471] merging register 'xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[2].datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iBdelx[0].iBdely[1].u_l[1].need_dsp_delay.Bidelay0/dN.std_srl.shift_reg_reg[0][8:0]' into 'xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[2].datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iBdelx[0].iBdely[1].u_l[0].need_dsp_delay.Bidelay0/d1.dout_i_reg[8:0]' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1820]
INFO: [Synth 8-4471] merging register 'xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[2].datapath/write_addr_reg_reg[8:0]' into 'xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[0].datapath/write_addr_reg_reg[8:0]' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:86670]
INFO: [Synth 8-4471] merging register 'xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[2].datapath/read_addr_reg_reg[8:0]' into 'xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[0].datapath/read_addr_reg_reg[8:0]' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:86671]
INFO: [Synth 8-4471] merging register 'xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[3].datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iBdelx[0].iBdely[1].u_l[1].need_dsp_delay.Bidelay0/dN.std_srl.shift_reg_reg[0][8:0]' into 'xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[3].datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iBdelx[0].iBdely[1].u_l[0].need_dsp_delay.Bidelay0/d1.dout_i_reg[8:0]' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1820]
INFO: [Synth 8-4471] merging register 'xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[3].datapath/write_addr_reg_reg[8:0]' into 'xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[0].datapath/write_addr_reg_reg[8:0]' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:86670]
INFO: [Synth 8-4471] merging register 'xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[3].datapath/read_addr_reg_reg[8:0]' into 'xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[0].datapath/read_addr_reg_reg[8:0]' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:86671]
INFO: [Synth 8-4471] merging register 'xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[4].datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iBdelx[0].iBdely[1].u_l[1].need_dsp_delay.Bidelay0/dN.std_srl.shift_reg_reg[0][8:0]' into 'xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[4].datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iBdelx[0].iBdely[1].u_l[0].need_dsp_delay.Bidelay0/d1.dout_i_reg[8:0]' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1820]
INFO: [Synth 8-4471] merging register 'xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[4].datapath/write_addr_reg_reg[8:0]' into 'xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[0].datapath/write_addr_reg_reg[8:0]' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:86670]
INFO: [Synth 8-4471] merging register 'xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[4].datapath/read_addr_reg_reg[8:0]' into 'xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[0].datapath/read_addr_reg_reg[8:0]' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:86671]
INFO: [Synth 8-4471] merging register 'xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[5].datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iBdelx[0].iBdely[1].u_l[1].need_dsp_delay.Bidelay0/dN.std_srl.shift_reg_reg[0][8:0]' into 'xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[5].datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iBdelx[0].iBdely[1].u_l[0].need_dsp_delay.Bidelay0/d1.dout_i_reg[8:0]' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1820]
INFO: [Synth 8-4471] merging register 'xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[5].datapath/write_addr_reg_reg[8:0]' into 'xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[0].datapath/write_addr_reg_reg[8:0]' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:86670]
INFO: [Synth 8-4471] merging register 'xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[5].datapath/read_addr_reg_reg[8:0]' into 'xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[0].datapath/read_addr_reg_reg[8:0]' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:86671]
INFO: [Synth 8-4471] merging register 'xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[6].datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iBdelx[0].iBdely[1].u_l[1].need_dsp_delay.Bidelay0/dN.std_srl.shift_reg_reg[0][8:0]' into 'xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[6].datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iBdelx[0].iBdely[1].u_l[0].need_dsp_delay.Bidelay0/d1.dout_i_reg[8:0]' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd:1820]
INFO: [Synth 8-4471] merging register 'xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[6].datapath/write_addr_reg_reg[8:0]' into 'xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[0].datapath/write_addr_reg_reg[8:0]' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:86670]
INFO: [Synth 8-4471] merging register 'xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[6].datapath/read_addr_reg_reg[8:0]' into 'xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[0].datapath/read_addr_reg_reg[8:0]' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ip/system_ad_fft_0_1/src/xfft_2/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd:86671]
INFO: [Synth 8-5546] ROM "axi_wrapper/reading_last_symbol" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "f1/f1/ad_start" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_ARREADY.axi_aresetn_d1_reg' into 'U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AWREADY.axi_aresetn_d1_reg' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/rd_chnl.vhd:1115]
INFO: [Synth 8-4471] merging register 'U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_ARREADY.axi_aresetn_d2_reg' into 'U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AWREADY.axi_aresetn_d2_reg' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_bram_ctrl_v4_0/hdl/vhdl/rd_chnl.vhd:1116]
INFO: [Synth 8-5546] ROM "U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst_two" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' into 'bus2ip_reset_reg' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:391]
INFO: [Synth 8-5546] ROM "ch1_delay_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch1_dly_fast_incr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch1_ioc_irq_set_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_user_type_reg_reg[3:0]' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg_reg[3:0]' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_pcc.vhd:950]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_rd_xfer_cmplt_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_last_mmap_dbeat_reg_reg' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:691]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rd_sf.vhd:1658]
INFO: [Synth 8-5546] ROM "GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_brst_cnt_eq_zero_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_brst_cnt_eq_one_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_new_len_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "I_DMA_REGISTER/threshold_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'MASTER_MODE_FRAME_CNT.valid_frame_sync_reg' into 'VIDEO_GENLOCK_I/GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_mngr.vhd:1658]
INFO: [Synth 8-4471] merging register 'MASTER_MODE_FRAME_CNT.tstvect_fsync_d1_reg' into 'I_SM/frame_sync_d1_reg' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_mngr.vhd:1717]
INFO: [Synth 8-4471] merging register 'MASTER_MODE_FRAME_CNT.tstvect_fsync_d2_reg' into 'I_SM/frame_sync_d2_reg' [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_mngr.vhd:1718]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-5546] ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "addra" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "addra" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "i" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "relay" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "i" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "relay" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "inst/cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/reset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:15802]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [d:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10672]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:16:40 ; elapsed = 00:17:19 . Memory (MB): peak = 1189.535 ; gain = 1017.246
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:16:40 ; elapsed = 00:17:19 . Memory (MB): peak = 1189.535 ; gain = 1017.246

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |xfft_v9_0_9   |           2|     18418|
|2     |fft1__GC0     |           1|       475|
|3     |fft2__GC0     |           1|       475|
|4     |ad_fft__GC0   |           1|      2221|
|5     |system__GCB0  |           1|     31638|
|6     |system__GCB1  |           1|      6841|
|7     |system__GCB2  |           1|     20500|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_9:/i_synth/\xfft_inst/non_floating_point.arch_e.xfft_inst/control/addr_gen/run_addr_gen/r_count_mask_fixlen.gen_r_count_mask_reg[0].reg_fdre )
INFO: [Synth 8-3886] merging instance 'xfft_v9_0_9:/i_synth/\axi_wrapper/gen_store_last_config.use_last_config_reg ' (FDRE) to 'xfft_v9_0_9:/i_synth/\axi_wrapper/current_state_reg[9] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_9:/i_synth/\axi_wrapper/gen_nrt_events.event_status_channel_halt_int_reg )
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_e.xfft_inst/control/addr_gen/run_addr_gen/r_count_mask_fixlen.gen_r_count_mask_reg[0].reg_fdre ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[0].datapath/has_rounding.rounder_real/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0 ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[0].datapath/has_rounding.rounder_imag/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0 ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[1].datapath/has_rounding.rounder_real/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0 ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[1].datapath/has_rounding.rounder_imag/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0 ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[2].datapath/has_rounding.rounder_real/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0 ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[2].datapath/has_rounding.rounder_imag/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0 ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[3].datapath/has_rounding.rounder_real/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0 ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[3].datapath/has_rounding.rounder_imag/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0 ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[4].datapath/has_rounding.rounder_real/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0 ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[4].datapath/has_rounding.rounder_imag/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0 ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[5].datapath/has_rounding.rounder_real/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0 ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[5].datapath/has_rounding.rounder_imag/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0 ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[6].datapath/has_rounding.rounder_real/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0 ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[6].datapath/has_rounding.rounder_imag/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0 ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\axi_wrapper/current_state_reg[10] ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\axi_wrapper/current_state_reg[7] ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\axi_wrapper/current_state_reg[5] ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\axi_wrapper/current_state_reg[4] ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\axi_wrapper/frames_in_progress_reg[2] ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\axi_wrapper/frames_in_progress_reg[1] ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\axi_wrapper/frames_in_progress_reg[0] ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\axi_wrapper/no_frames_in_progress_reg ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\axi_wrapper/blk_event_frame_started.ced_current_state_reg ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\axi_wrapper/blk_event_tlast_missing.ced_current_state_reg ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\axi_wrapper/gen_nrt_events.event_status_channel_halt_int_reg ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\axi_wrapper/gen_store_last_config.use_last_config_reg ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[0].datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/p_reg_reg[31] ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[0].datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/p_reg_reg[30] ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[0].datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/pr_i_reg[31] ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[0].datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/pr_i_reg[30] ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[0].datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/pi_i_reg[31] ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[0].datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/pi_i_reg[30] ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[1].datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/p_reg_reg[31] ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[1].datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/p_reg_reg[30] ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[1].datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/pr_i_reg[31] ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[1].datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/pr_i_reg[30] ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[1].datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/pi_i_reg[31] ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[1].datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/pi_i_reg[30] ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[2].datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/p_reg_reg[31] ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[2].datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/p_reg_reg[30] ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[2].datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/pr_i_reg[31] ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[2].datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/pr_i_reg[30] ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[2].datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/pi_i_reg[31] ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[2].datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/pi_i_reg[30] ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[3].datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/p_reg_reg[31] ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[3].datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/p_reg_reg[30] ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[3].datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/pr_i_reg[31] ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[3].datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/pr_i_reg[30] ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[3].datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/pi_i_reg[31] ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[3].datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/pi_i_reg[30] ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[4].datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/p_reg_reg[31] ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[4].datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/p_reg_reg[30] ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[4].datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/pr_i_reg[31] ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[4].datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/pr_i_reg[30] ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[4].datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/pi_i_reg[31] ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[4].datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/pi_i_reg[30] ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[5].datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/p_reg_reg[31] ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[5].datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/p_reg_reg[30] ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[5].datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/pr_i_reg[31] ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[5].datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/pr_i_reg[30] ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[5].datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/pi_i_reg[31] ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[5].datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/pi_i_reg[30] ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[6].datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/p_reg_reg[31] ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[6].datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/p_reg_reg[30] ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[6].datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/pr_i_reg[31] ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[6].datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/pr_i_reg[30] ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[6].datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/pi_i_reg[31] ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_e.xfft_inst/multichannel.multichannel_datapath[6].datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/pi_i_reg[30] ) is unused and will be removed from module xfft_v9_0_9_viv.
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_bram_ctrl_0/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_AR_PIPE_DUAL.axi_arsize_pipe_reg[2] ' (FDE) to 'system_i/i_0/axi_bram_ctrl_0/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_AR_PIPE_DUAL.axi_arsize_pipe_reg[0] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_0/axi_bram_ctrl_0/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_AR_PIPE_DUAL.axi_arsize_pipe_reg[0] )
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_bram_ctrl_0/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AW_PIPE_DUAL.axi_awsize_pipe_reg[2] ' (FDE) to 'system_i/i_0/axi_bram_ctrl_0/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AW_PIPE_DUAL.axi_awsize_pipe_reg[0] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_0/axi_bram_ctrl_0/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AW_PIPE_DUAL.axi_awsize_pipe_reg[0] )
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_bram_ctrl_0/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RRESP.axi_rresp_int_reg[0] ' (FDRE) to 'system_i/i_0/axi_bram_ctrl_0/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RRESP.axi_rresp_int_reg[1] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_0/axi_bram_ctrl_0/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RRESP.axi_rresp_int_reg[1] )
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_bram_ctrl_0/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_BRESP.axi_bresp_int_reg[0] ' (FDRE) to 'system_i/i_0/axi_bram_ctrl_0/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_BRESP.axi_bresp_int_reg[1] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_0/axi_bram_ctrl_0/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_BRESP.axi_bresp_int_reg[1] )
INFO: [Synth 8-3332] Sequential element (\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_BRESP.axi_bresp_int_reg[1] ) is unused and will be removed from module system_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_BRESP.axi_bresp_int_reg[0] ) is unused and will be removed from module system_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AW_PIPE_DUAL.axi_awsize_pipe_reg[2] ) is unused and will be removed from module system_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AW_PIPE_DUAL.axi_awsize_pipe_reg[0] ) is unused and will be removed from module system_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RRESP.axi_rresp_int_reg[1] ) is unused and will be removed from module system_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RRESP.axi_rresp_int_reg[0] ) is unused and will be removed from module system_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_AR_PIPE_DUAL.axi_arsize_pipe_reg[2] ) is unused and will be removed from module system_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_AR_PIPE_DUAL.axi_arsize_pipe_reg[0] ) is unused and will be removed from module system_axi_bram_ctrl_0_0.
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][0] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][0] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][0] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][1] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][1] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][1] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][1] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][3] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][2] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][2] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][2] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][3] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][3] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][3] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][16] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][4] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][4] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][4] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][5] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][5] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][5] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][6] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][6] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][6] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][7] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][7] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][7] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][8] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][8] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][8] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][9] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][9] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][9] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][10] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][10] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][10] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][11] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][11] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][11] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][12] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][12] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][12] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][13] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][13] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][13] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][14] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][14] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][14] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][15] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][15] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][15] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][16] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][16] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][16] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][25] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][17] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][17] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][17] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][18] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][18] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][18] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][19] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][19] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][19] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][20] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][20] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][20] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][21] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][21] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][21] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][22] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][22] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][22] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][23] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][23] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][23] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][24] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][24] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][24] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][25] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][25] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][25] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][26] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][26] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][26] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][27] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][27] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][27] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][28] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][28] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][28] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][29] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][29] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][29] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][30] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][30] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][30] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][31] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] '
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][31] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0 /\GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][31] )
INFO: [Synth 8-3886] merging instance 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.CORE_MUX0 /\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][0] ' (FDE) to 'system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.CORE_MUX0 /\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][1] '
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.CORE_MUX0 /\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_2/v_tc_0/U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][15] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (\I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg ) is unused and will be removed from module axi_lite_ipif__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] ) is unused and will be removed from module axi_lite_ipif__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] ) is unused and will be removed from module axi_lite_ipif__parameterized0.
INFO: [Synth 8-3332] Sequential element (\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][30] ) is unused and will be removed from module mux_tree.
INFO: [Synth 8-3332] Sequential element (\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][29] ) is unused and will be removed from module mux_tree.
INFO: [Synth 8-3332] Sequential element (\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][28] ) is unused and will be removed from module mux_tree.
INFO: [Synth 8-3332] Sequential element (\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][27] ) is unused and will be removed from module mux_tree.
INFO: [Synth 8-3332] Sequential element (\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][26] ) is unused and will be removed from module mux_tree.
INFO: [Synth 8-3332] Sequential element (\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][25] ) is unused and will be removed from module mux_tree.
INFO: [Synth 8-3332] Sequential element (\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][24] ) is unused and will be removed from module mux_tree.
INFO: [Synth 8-3332] Sequential element (\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][23] ) is unused and will be removed from module mux_tree.
INFO: [Synth 8-3332] Sequential element (\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][22] ) is unused and will be removed from module mux_tree.
INFO: [Synth 8-3332] Sequential element (\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][21] ) is unused and will be removed from module mux_tree.
INFO: [Synth 8-3332] Sequential element (\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][20] ) is unused and will be removed from module mux_tree.
INFO: [Synth 8-3332] Sequential element (\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][19] ) is unused and will be removed from module mux_tree.
INFO: [Synth 8-3332] Sequential element (\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][18] ) is unused and will be removed from module mux_tree.
INFO: [Synth 8-3332] Sequential element (\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][17] ) is unused and will be removed from module mux_tree.
INFO: [Synth 8-3332] Sequential element (\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][16] ) is unused and will be removed from module mux_tree.
INFO: [Synth 8-3332] Sequential element (\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][15] ) is unused and will be removed from module mux_tree.
INFO: [Synth 8-3332] Sequential element (\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][14] ) is unused and will be removed from module mux_tree.
INFO: [Synth 8-3332] Sequential element (\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][13] ) is unused and will be removed from module mux_tree.
INFO: [Synth 8-3332] Sequential element (\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][12] ) is unused and will be removed from module mux_tree.
INFO: [Synth 8-3332] Sequential element (\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][11] ) is unused and will be removed from module mux_tree.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:17:26 ; elapsed = 00:18:10 . Memory (MB): peak = 1189.535 ; gain = 1017.246
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:17:26 ; elapsed = 00:18:10 . Memory (MB): peak = 1189.535 ; gain = 1017.246

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |xfft_v9_0_9   |           2|     16309|
|2     |fft1__GC0     |           1|       466|
|3     |fft2__GC0     |           1|       466|
|4     |ad_fft__GC0   |           1|       786|
|5     |system__GCB0  |           1|     25272|
|6     |system__GCB1  |           1|      3599|
|7     |system__GCB2  |           1|     10813|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:17:56 ; elapsed = 00:18:41 . Memory (MB): peak = 1189.535 ; gain = 1017.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:18:05 ; elapsed = 00:18:50 . Memory (MB): peak = 1217.707 ; gain = 1045.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |xfft_v9_0_9   |           2|     16309|
|2     |fft1__GC0     |           1|       466|
|3     |fft2__GC0     |           1|       466|
|4     |ad_fft__GC0   |           1|       786|
|5     |system__GCB0  |           1|     25272|
|6     |system__GCB1  |           1|      3599|
|7     |system__GCB2  |           1|     10813|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:18:45 ; elapsed = 00:19:37 . Memory (MB): peak = 1261.234 ; gain = 1088.945
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:18:45 ; elapsed = 00:19:37 . Memory (MB): peak = 1261.234 ; gain = 1088.945

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:18:45 ; elapsed = 00:19:37 . Memory (MB): peak = 1261.234 ; gain = 1088.945
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 21 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 18 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 27 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 28 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 44 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 29 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 29 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 27 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 27 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 21 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 18 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 27 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 28 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 44 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 29 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 29 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 27 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 27 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 21 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 18 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 27 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 28 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 44 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 29 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 29 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 27 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 27 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 21 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 18 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 27 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 28 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 44 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 29 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 29 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 27 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 27 to 14 by creating 1 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:18:53 ; elapsed = 00:19:45 . Memory (MB): peak = 1261.234 ; gain = 1088.945
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:18:54 ; elapsed = 00:19:46 . Memory (MB): peak = 1261.234 ; gain = 1088.945
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
WARNING: [Synth 8-115] binding instance 'i_0' in module 'fifo_generator_v13_0_1_synth__parameterized1' to reference 'reset_blk_ramfifo__parameterized2' which has no pins
WARNING: [Synth 8-115] binding instance 'i_0' in module 'fifo_generator_v13_0_1_synth__parameterized0' to reference 'reset_blk_ramfifo__parameterized1' which has no pins
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:19:11 ; elapsed = 00:20:03 . Memory (MB): peak = 1261.234 ; gain = 1088.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:19:12 ; elapsed = 00:20:05 . Memory (MB): peak = 1261.234 ; gain = 1088.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:19:14 ; elapsed = 00:20:07 . Memory (MB): peak = 1261.234 ; gain = 1088.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:19:15 ; elapsed = 00:20:07 . Memory (MB): peak = 1261.234 ; gain = 1088.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BIBUF      |   130|
|2     |BUFG       |     2|
|3     |BUFIO      |     1|
|4     |BUFR       |     1|
|5     |CARRY4     |   499|
|6     |DSP48E1    |    14|
|7     |DSP48E1_1  |    14|
|8     |DSP48E1_2  |    14|
|9     |DSP48E1_3  |    14|
|10    |FIFO36E1   |     5|
|11    |LUT1       |  1738|
|12    |LUT2       |   733|
|13    |LUT3       |  6947|
|14    |LUT4       |  1014|
|15    |LUT5       |  1253|
|16    |LUT6       |  2930|
|17    |MMCME2_ADV |     1|
|18    |MUXCY      |  2630|
|19    |MUXCY_L    |     3|
|20    |MUXF7      |   419|
|21    |MUXF8      |    18|
|22    |PS7        |     1|
|23    |RAM32X1D   |     1|
|24    |RAMB18E1   |     1|
|25    |RAMB18SDP  |    28|
|26    |RAMB36E1   |     2|
|27    |RAMB36E1_1 |     1|
|28    |RAMB36E1_2 |     4|
|29    |RAMB36E1_3 |     3|
|30    |SRL16      |     2|
|31    |SRL16E     |  3969|
|32    |SRLC32E    |   210|
|33    |XORCY      |  2548|
|34    |FD         |     6|
|35    |FDCE       |   253|
|36    |FDE        |   738|
|37    |FDPE       |    70|
|38    |FDR        |   154|
|39    |FDRE       | 24547|
|40    |FDSE       |   568|
|41    |IBUF       |    35|
|42    |IOBUF      |     2|
|43    |OBUF       |    54|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:19:15 ; elapsed = 00:20:07 . Memory (MB): peak = 1261.234 ; gain = 1088.945
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 26 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:33 ; elapsed = 00:18:39 . Memory (MB): peak = 1261.234 ; gain = 432.781
Synthesis Optimization Complete : Time (s): cpu = 00:19:15 ; elapsed = 00:20:08 . Memory (MB): peak = 1261.234 ; gain = 1088.945
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6720 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1734 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 799 instances
  FD => FDRE: 6 instances
  FDE => FDRE: 738 instances
  FDR => FDRE: 154 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAMB18SDP => RAMB18E1: 28 instances
  SRL16 => SRL16E: 2 instances
  SRLC32E => SRL16E: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
2430 Infos, 206 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:19:44 ; elapsed = 00:20:33 . Memory (MB): peak = 1261.234 ; gain = 942.305
write_checkpoint: Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 1261.234 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.586 . Memory (MB): peak = 1261.234 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Nov 21 21:06:46 2018...
