
*** Running vivado
    with args -log fir.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fir.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source fir.tcl -notrace
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2856.551 ; gain = 0.023 ; free physical = 655 ; free virtual = 2086
Command: synth_design -top fir -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24338
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2856.551 ; gain = 0.000 ; free physical = 115 ; free virtual = 1364
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fir' [/home/ubuntu/course-lab_3/fir/rtl/fir.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/course-lab_3/fir/rtl/fir.v:89]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/course-lab_3/fir/rtl/fir.v:120]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/course-lab_3/fir/rtl/fir.v:126]
INFO: [Synth 8-6155] done synthesizing module 'fir' (0#1) [/home/ubuntu/course-lab_3/fir/rtl/fir.v:3]
WARNING: [Synth 8-3917] design fir has port tap_EN driven by constant 1
WARNING: [Synth 8-3917] design fir has port data_EN driven by constant 1
WARNING: [Synth 8-3917] design fir has port data_A[11] driven by constant 0
WARNING: [Synth 8-3917] design fir has port data_A[10] driven by constant 0
WARNING: [Synth 8-3917] design fir has port data_A[9] driven by constant 0
WARNING: [Synth 8-3917] design fir has port data_A[8] driven by constant 0
WARNING: [Synth 8-3917] design fir has port data_A[7] driven by constant 0
WARNING: [Synth 8-7129] Port ss_tvalid in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port sm_tready in module fir is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 2856.551 ; gain = 0.000 ; free physical = 153 ; free virtual = 997
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:32 . Memory (MB): peak = 2856.551 ; gain = 0.000 ; free physical = 119 ; free virtual = 944
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:32 . Memory (MB): peak = 2856.551 ; gain = 0.000 ; free physical = 119 ; free virtual = 944
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2856.551 ; gain = 0.000 ; free physical = 1115 ; free virtual = 1369
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ubuntu/course-lab_3/vivado/vivado.srcs/constrs_1/new/Constraints.xdc]
CRITICAL WARNING: [Common 17-170] Unknown option '-periods', please type 'create_clock -help' for usage info. [/home/ubuntu/course-lab_3/vivado/vivado.srcs/constrs_1/new/Constraints.xdc:1]
Finished Parsing XDC File [/home/ubuntu/course-lab_3/vivado/vivado.srcs/constrs_1/new/Constraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2888.566 ; gain = 0.000 ; free physical = 1180 ; free virtual = 1707
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 2888.566 ; gain = 0.000 ; free physical = 1172 ; free virtual = 1705
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:01:15 . Memory (MB): peak = 2888.566 ; gain = 32.016 ; free physical = 1119 ; free virtual = 1719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:01:15 . Memory (MB): peak = 2888.566 ; gain = 32.016 ; free physical = 1119 ; free virtual = 1720
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:01:15 . Memory (MB): peak = 2888.566 ; gain = 32.016 ; free physical = 1119 ; free virtual = 1720
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'genblk1.S_state_current_reg' in module 'fir'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_genblk1.S_state_next_reg' [/home/ubuntu/course-lab_3/fir/rtl/fir.v:121]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_genblk1.S_state_next_reg' [/home/ubuntu/course-lab_3/fir/rtl/fir.v:121]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                             0001 |                               00
                  S_LOAD |                             0010 |                               01
                   S_CAL |                             0100 |                               10
                  S_DONE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'genblk1.S_state_current_reg' using encoding 'one-hot' in module 'fir'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_genblk1.S_state_next_reg' [/home/ubuntu/course-lab_3/fir/rtl/fir.v:121]
WARNING: [Synth 8-327] inferring latch for variable 'genblk1.L_state_next_reg' [/home/ubuntu/course-lab_3/fir/rtl/fir.v:127]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:01:17 . Memory (MB): peak = 2888.566 ; gain = 32.016 ; free physical = 1108 ; free virtual = 1715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 3     
	   3 Input    4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Multipliers : 
	              32x32  Multipliers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 8     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 7     
	   4 Input    4 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 6     
	   4 Input    1 Bit        Muxes := 4     
	   3 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP genblk1.MAC1, operation Mode is: A*B.
DSP Report: operator genblk1.MAC1 is absorbed into DSP genblk1.MAC1.
DSP Report: operator genblk1.MAC1 is absorbed into DSP genblk1.MAC1.
DSP Report: Generating DSP genblk1.MAC1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1.MAC1 is absorbed into DSP genblk1.MAC1.
DSP Report: operator genblk1.MAC1 is absorbed into DSP genblk1.MAC1.
DSP Report: Generating DSP genblk1.MAC1, operation Mode is: A*B.
DSP Report: operator genblk1.MAC1 is absorbed into DSP genblk1.MAC1.
DSP Report: operator genblk1.MAC1 is absorbed into DSP genblk1.MAC1.
DSP Report: Generating DSP genblk1.MAC1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator genblk1.MAC1 is absorbed into DSP genblk1.MAC1.
DSP Report: operator genblk1.MAC1 is absorbed into DSP genblk1.MAC1.
WARNING: [Synth 8-3917] design fir has port tap_EN driven by constant 1
WARNING: [Synth 8-3917] design fir has port data_EN driven by constant 1
WARNING: [Synth 8-3917] design fir has port data_A[11] driven by constant 0
WARNING: [Synth 8-3917] design fir has port data_A[10] driven by constant 0
WARNING: [Synth 8-3917] design fir has port data_A[9] driven by constant 0
WARNING: [Synth 8-3917] design fir has port data_A[8] driven by constant 0
WARNING: [Synth 8-3917] design fir has port data_A[7] driven by constant 0
WARNING: [Synth 8-3917] design fir has port data_A[6] driven by constant 0
WARNING: [Synth 8-3917] design fir has port data_A[1] driven by constant 0
WARNING: [Synth 8-3917] design fir has port data_A[0] driven by constant 0
WARNING: [Synth 8-7129] Port ss_tvalid in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port sm_tready in module fir is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_genblk1.S_state_next_reg[3]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_genblk1.S_state_next_reg[2]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_genblk1.S_state_next_reg[1]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_genblk1.S_state_next_reg[0]) is unused and will be removed from module fir.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:01:23 . Memory (MB): peak = 2888.566 ; gain = 32.016 ; free physical = 1092 ; free virtual = 1720
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fir         | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir         | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir         | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:01:38 . Memory (MB): peak = 2888.566 ; gain = 32.016 ; free physical = 934 ; free virtual = 1573
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:01:38 . Memory (MB): peak = 2888.566 ; gain = 32.016 ; free physical = 934 ; free virtual = 1573
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:01:39 . Memory (MB): peak = 2888.566 ; gain = 32.016 ; free physical = 917 ; free virtual = 1556
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:54 ; elapsed = 00:01:48 . Memory (MB): peak = 2888.566 ; gain = 32.016 ; free physical = 914 ; free virtual = 1554
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:54 ; elapsed = 00:01:48 . Memory (MB): peak = 2888.566 ; gain = 32.016 ; free physical = 914 ; free virtual = 1554
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:54 ; elapsed = 00:01:49 . Memory (MB): peak = 2888.566 ; gain = 32.016 ; free physical = 914 ; free virtual = 1554
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:54 ; elapsed = 00:01:49 . Memory (MB): peak = 2888.566 ; gain = 32.016 ; free physical = 914 ; free virtual = 1554
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:01:49 . Memory (MB): peak = 2888.566 ; gain = 32.016 ; free physical = 914 ; free virtual = 1554
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:54 ; elapsed = 00:01:49 . Memory (MB): peak = 2888.566 ; gain = 32.016 ; free physical = 914 ; free virtual = 1554
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fir         | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir         | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir         | PCIN>>17+A*B | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    16|
|3     |DSP48E1 |     3|
|4     |LUT1    |    15|
|5     |LUT2    |   121|
|6     |LUT3    |    13|
|7     |LUT4    |    19|
|8     |LUT5    |    11|
|9     |LUT6    |    73|
|10    |FDCE    |    50|
|11    |FDPE    |     1|
|12    |FDRE    |    64|
|13    |LD      |     3|
|14    |IBUF    |   159|
|15    |OBUF    |   169|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:54 ; elapsed = 00:01:49 . Memory (MB): peak = 2888.566 ; gain = 32.016 ; free physical = 914 ; free virtual = 1554
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 21 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:51 ; elapsed = 00:01:18 . Memory (MB): peak = 2888.566 ; gain = 0.000 ; free physical = 986 ; free virtual = 1627
Synthesis Optimization Complete : Time (s): cpu = 00:00:54 ; elapsed = 00:01:49 . Memory (MB): peak = 2888.574 ; gain = 32.016 ; free physical = 986 ; free virtual = 1627
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2888.574 ; gain = 0.000 ; free physical = 978 ; free virtual = 1626
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2888.574 ; gain = 0.000 ; free physical = 911 ; free virtual = 1583
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  LD => LDCE: 3 instances

Synth Design complete, checksum: 9c481310
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 30 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:02 ; elapsed = 00:02:05 . Memory (MB): peak = 2888.574 ; gain = 32.023 ; free physical = 1106 ; free virtual = 1785
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/ubuntu/course-lab_3/vivado/vivado.runs/synth_1/fir.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fir_utilization_synth.rpt -pb fir_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Oct 21 11:53:23 2023...
