JDF G
// Created by Project Navigator ver 1.0
PROJECT test_vga
DESIGN test_vga
DEVFAM spartan2
DEVFAMTIME 0
DEVICE xc2s50
DEVICETIME 1099315358
DEVPKG tq144
DEVPKGTIME 1093405204
DEVSPEED -5
DEVSPEEDTIME 0
DEVTOPLEVELMODULETYPE HDL
TOPLEVELMODULETYPETIME 0
DEVSYNTHESISTOOL XST (VHDL/Verilog)
SYNTHESISTOOLTIME 0
DEVSIMULATOR Other
SIMULATORTIME 0
DEVGENERATEDSIMULATIONMODEL VHDL
GENERATEDSIMULATIONMODELTIME 0
SOURCE test_vga.vhd
SOURCE ..\..\XSA_LIB\common.vhd
SOURCE ..\..\XSA_LIB\vga.vhd
SOURCE ..\..\XSA_LIB\xsasdramcntl.vhd
SOURCE ..\..\XSA_LIB\sdramcntl.vhd
DEPASSOC test_vga test_vga.ucf
[STRATEGY-LIST]
Normal=True
