LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;
USE work.constants.all;

ENTITY I IS
	PORT (
		clock, I_rd	: IN STD_LOGIC;
		I_data		: IN STD_LOGIC_VECTOR (tamanho-1 downto 0);
		I_addr		: INOUT STD_LOGIC_VECTOR (tamanho-1 downto 0)
	); 
END I;

ARCHITECTURE arc_I OF I IS
-- 6 Intruções
	
	SIGNAL I: RAM(0 to 5):=(
		"0000000000000101",	--5
		"0000000000000111",	--7
		"0000000000001000",	--8
		"0000000000000001",	--1
		"0000000000000100",	--4
	);
BEGIN

	PROCESS(clock)
	BEGIN
		IF (rising_edge(clock) AND I_rd='1') THEN
			I_data<=I(to_integer(unsigned(I_addr)));
		END IF;
		
	END PROCESS;
	
END arc_I;

 