#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Oct 19 19:42:05 2023
# Process ID: 6164
# Current directory: d:/_Code/verilog/interface_lab/ip_repo/edit_PWM_w_Int_v1_0.runs/synth_1
# Command line: vivado.exe -log PWM_w_Int_v1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source PWM_w_Int_v1_0.tcl
# Log file: d:/_Code/verilog/interface_lab/ip_repo/edit_PWM_w_Int_v1_0.runs/synth_1/PWM_w_Int_v1_0.vds
# Journal file: d:/_Code/verilog/interface_lab/ip_repo/edit_PWM_w_Int_v1_0.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source PWM_w_Int_v1_0.tcl -notrace
