// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module CvtColor (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        p_src_rows_V_dout,
        p_src_rows_V_empty_n,
        p_src_rows_V_read,
        p_src_cols_V_dout,
        p_src_cols_V_empty_n,
        p_src_cols_V_read,
        p_src_data_stream_0_V_dout,
        p_src_data_stream_0_V_empty_n,
        p_src_data_stream_0_V_read,
        p_src_data_stream_1_V_dout,
        p_src_data_stream_1_V_empty_n,
        p_src_data_stream_1_V_read,
        p_src_data_stream_2_V_dout,
        p_src_data_stream_2_V_empty_n,
        p_src_data_stream_2_V_read,
        p_dst_data_stream_0_V_din,
        p_dst_data_stream_0_V_full_n,
        p_dst_data_stream_0_V_write,
        p_dst_data_stream_1_V_din,
        p_dst_data_stream_1_V_full_n,
        p_dst_data_stream_1_V_write,
        p_dst_data_stream_2_V_din,
        p_dst_data_stream_2_V_full_n,
        p_dst_data_stream_2_V_write
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_pp0_stage0 = 4'd4;
parameter    ap_ST_fsm_state34 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [31:0] p_src_rows_V_dout;
input   p_src_rows_V_empty_n;
output   p_src_rows_V_read;
input  [31:0] p_src_cols_V_dout;
input   p_src_cols_V_empty_n;
output   p_src_cols_V_read;
input  [7:0] p_src_data_stream_0_V_dout;
input   p_src_data_stream_0_V_empty_n;
output   p_src_data_stream_0_V_read;
input  [7:0] p_src_data_stream_1_V_dout;
input   p_src_data_stream_1_V_empty_n;
output   p_src_data_stream_1_V_read;
input  [7:0] p_src_data_stream_2_V_dout;
input   p_src_data_stream_2_V_empty_n;
output   p_src_data_stream_2_V_read;
output  [7:0] p_dst_data_stream_0_V_din;
input   p_dst_data_stream_0_V_full_n;
output   p_dst_data_stream_0_V_write;
output  [7:0] p_dst_data_stream_1_V_din;
input   p_dst_data_stream_1_V_full_n;
output   p_dst_data_stream_1_V_write;
output  [7:0] p_dst_data_stream_2_V_din;
input   p_dst_data_stream_2_V_full_n;
output   p_dst_data_stream_2_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_src_rows_V_read;
reg p_src_cols_V_read;
reg p_src_data_stream_0_V_read;
reg p_src_data_stream_1_V_read;
reg p_src_data_stream_2_V_read;
reg p_dst_data_stream_0_V_write;
reg p_dst_data_stream_1_V_write;
reg p_dst_data_stream_2_V_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    p_src_rows_V_blk_n;
reg    p_src_cols_V_blk_n;
reg    p_src_data_stream_0_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] tmp_1_i_reg_1061;
reg    p_src_data_stream_1_V_blk_n;
reg    p_src_data_stream_2_V_blk_n;
reg    p_dst_data_stream_0_V_blk_n;
reg    ap_enable_reg_pp0_iter30;
reg   [0:0] tmp_1_i_reg_1061_pp0_iter29_reg;
reg    p_dst_data_stream_1_V_blk_n;
reg    p_dst_data_stream_2_V_blk_n;
reg   [30:0] j_i_reg_292;
reg   [31:0] cols_reg_1042;
reg    ap_block_state1;
reg   [31:0] rows_reg_1047;
wire   [0:0] tmp_i_fu_329_p2;
wire    ap_CS_fsm_state2;
wire   [30:0] i_fu_334_p2;
reg   [30:0] i_reg_1056;
wire   [0:0] tmp_1_i_fu_344_p2;
wire    ap_block_state3_pp0_stage0_iter0;
reg    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_state5_pp0_stage0_iter2;
wire    ap_block_state6_pp0_stage0_iter3;
wire    ap_block_state7_pp0_stage0_iter4;
wire    ap_block_state8_pp0_stage0_iter5;
wire    ap_block_state9_pp0_stage0_iter6;
wire    ap_block_state10_pp0_stage0_iter7;
wire    ap_block_state11_pp0_stage0_iter8;
wire    ap_block_state12_pp0_stage0_iter9;
wire    ap_block_state13_pp0_stage0_iter10;
wire    ap_block_state14_pp0_stage0_iter11;
wire    ap_block_state15_pp0_stage0_iter12;
wire    ap_block_state16_pp0_stage0_iter13;
wire    ap_block_state17_pp0_stage0_iter14;
wire    ap_block_state18_pp0_stage0_iter15;
wire    ap_block_state19_pp0_stage0_iter16;
wire    ap_block_state20_pp0_stage0_iter17;
wire    ap_block_state21_pp0_stage0_iter18;
wire    ap_block_state22_pp0_stage0_iter19;
wire    ap_block_state23_pp0_stage0_iter20;
wire    ap_block_state24_pp0_stage0_iter21;
wire    ap_block_state25_pp0_stage0_iter22;
wire    ap_block_state26_pp0_stage0_iter23;
wire    ap_block_state27_pp0_stage0_iter24;
wire    ap_block_state28_pp0_stage0_iter25;
wire    ap_block_state29_pp0_stage0_iter26;
wire    ap_block_state30_pp0_stage0_iter27;
wire    ap_block_state31_pp0_stage0_iter28;
wire    ap_block_state32_pp0_stage0_iter29;
reg    ap_block_state33_pp0_stage0_iter30;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] tmp_1_i_reg_1061_pp0_iter1_reg;
reg   [0:0] tmp_1_i_reg_1061_pp0_iter2_reg;
reg   [0:0] tmp_1_i_reg_1061_pp0_iter3_reg;
reg   [0:0] tmp_1_i_reg_1061_pp0_iter4_reg;
reg   [0:0] tmp_1_i_reg_1061_pp0_iter5_reg;
reg   [0:0] tmp_1_i_reg_1061_pp0_iter6_reg;
reg   [0:0] tmp_1_i_reg_1061_pp0_iter7_reg;
reg   [0:0] tmp_1_i_reg_1061_pp0_iter8_reg;
reg   [0:0] tmp_1_i_reg_1061_pp0_iter9_reg;
reg   [0:0] tmp_1_i_reg_1061_pp0_iter10_reg;
reg   [0:0] tmp_1_i_reg_1061_pp0_iter11_reg;
reg   [0:0] tmp_1_i_reg_1061_pp0_iter12_reg;
reg   [0:0] tmp_1_i_reg_1061_pp0_iter13_reg;
reg   [0:0] tmp_1_i_reg_1061_pp0_iter14_reg;
reg   [0:0] tmp_1_i_reg_1061_pp0_iter15_reg;
reg   [0:0] tmp_1_i_reg_1061_pp0_iter16_reg;
reg   [0:0] tmp_1_i_reg_1061_pp0_iter17_reg;
reg   [0:0] tmp_1_i_reg_1061_pp0_iter18_reg;
reg   [0:0] tmp_1_i_reg_1061_pp0_iter19_reg;
reg   [0:0] tmp_1_i_reg_1061_pp0_iter20_reg;
reg   [0:0] tmp_1_i_reg_1061_pp0_iter21_reg;
reg   [0:0] tmp_1_i_reg_1061_pp0_iter22_reg;
reg   [0:0] tmp_1_i_reg_1061_pp0_iter23_reg;
reg   [0:0] tmp_1_i_reg_1061_pp0_iter24_reg;
reg   [0:0] tmp_1_i_reg_1061_pp0_iter25_reg;
reg   [0:0] tmp_1_i_reg_1061_pp0_iter26_reg;
reg   [0:0] tmp_1_i_reg_1061_pp0_iter27_reg;
reg   [0:0] tmp_1_i_reg_1061_pp0_iter28_reg;
wire   [30:0] j_fu_349_p2;
reg    ap_enable_reg_pp0_iter0;
reg   [7:0] tmp_19_reg_1070;
reg   [7:0] tmp_20_reg_1078;
reg   [7:0] tmp_21_reg_1088;
wire   [7:0] R_tmp_2_load_2_i_fu_361_p3;
reg   [7:0] R_tmp_2_load_2_i_reg_1099;
wire   [7:0] tmp_6_fu_384_p3;
reg   [7:0] tmp_6_reg_1105;
reg   [7:0] tmp_6_reg_1105_pp0_iter3_reg;
reg   [7:0] tmp_6_reg_1105_pp0_iter4_reg;
reg   [7:0] tmp_6_reg_1105_pp0_iter5_reg;
reg   [7:0] tmp_6_reg_1105_pp0_iter6_reg;
reg   [7:0] tmp_6_reg_1105_pp0_iter7_reg;
reg   [7:0] tmp_6_reg_1105_pp0_iter8_reg;
reg   [7:0] tmp_6_reg_1105_pp0_iter9_reg;
reg   [7:0] tmp_6_reg_1105_pp0_iter10_reg;
reg   [7:0] tmp_6_reg_1105_pp0_iter11_reg;
reg   [7:0] tmp_6_reg_1105_pp0_iter12_reg;
reg   [7:0] tmp_6_reg_1105_pp0_iter13_reg;
reg   [7:0] tmp_6_reg_1105_pp0_iter14_reg;
reg   [7:0] tmp_6_reg_1105_pp0_iter15_reg;
reg   [7:0] tmp_6_reg_1105_pp0_iter16_reg;
reg   [7:0] tmp_6_reg_1105_pp0_iter17_reg;
reg   [7:0] tmp_6_reg_1105_pp0_iter18_reg;
reg   [7:0] tmp_6_reg_1105_pp0_iter19_reg;
reg   [7:0] tmp_6_reg_1105_pp0_iter20_reg;
reg   [7:0] tmp_6_reg_1105_pp0_iter21_reg;
reg   [7:0] tmp_6_reg_1105_pp0_iter22_reg;
reg   [7:0] tmp_6_reg_1105_pp0_iter23_reg;
reg   [7:0] tmp_6_reg_1105_pp0_iter24_reg;
reg   [7:0] tmp_6_reg_1105_pp0_iter25_reg;
reg   [7:0] tmp_6_reg_1105_pp0_iter26_reg;
reg   [7:0] tmp_6_reg_1105_pp0_iter27_reg;
reg   [7:0] tmp_6_reg_1105_pp0_iter28_reg;
reg   [7:0] tmp_6_reg_1105_pp0_iter29_reg;
wire   [7:0] tmp_2_load_2_min_1_1_fu_418_p3;
reg   [7:0] tmp_2_load_2_min_1_1_reg_1114;
wire   [0:0] tmp_10_i_fu_425_p2;
reg   [0:0] tmp_10_i_reg_1120;
reg   [0:0] tmp_10_i_reg_1120_pp0_iter3_reg;
reg   [0:0] tmp_10_i_reg_1120_pp0_iter4_reg;
reg   [0:0] tmp_10_i_reg_1120_pp0_iter5_reg;
reg   [0:0] tmp_10_i_reg_1120_pp0_iter6_reg;
reg   [0:0] tmp_10_i_reg_1120_pp0_iter7_reg;
reg   [0:0] tmp_10_i_reg_1120_pp0_iter8_reg;
reg   [0:0] tmp_10_i_reg_1120_pp0_iter9_reg;
reg   [0:0] tmp_10_i_reg_1120_pp0_iter10_reg;
reg   [0:0] tmp_10_i_reg_1120_pp0_iter11_reg;
reg   [0:0] tmp_10_i_reg_1120_pp0_iter12_reg;
reg   [0:0] tmp_10_i_reg_1120_pp0_iter13_reg;
reg   [0:0] tmp_10_i_reg_1120_pp0_iter14_reg;
reg   [0:0] tmp_10_i_reg_1120_pp0_iter15_reg;
reg   [0:0] tmp_10_i_reg_1120_pp0_iter16_reg;
reg   [0:0] tmp_10_i_reg_1120_pp0_iter17_reg;
reg   [0:0] tmp_10_i_reg_1120_pp0_iter18_reg;
reg   [0:0] tmp_10_i_reg_1120_pp0_iter19_reg;
reg   [0:0] tmp_10_i_reg_1120_pp0_iter20_reg;
reg   [0:0] tmp_10_i_reg_1120_pp0_iter21_reg;
reg   [0:0] tmp_10_i_reg_1120_pp0_iter22_reg;
reg   [0:0] tmp_10_i_reg_1120_pp0_iter23_reg;
reg   [0:0] tmp_10_i_reg_1120_pp0_iter24_reg;
reg   [0:0] tmp_10_i_reg_1120_pp0_iter25_reg;
reg   [0:0] tmp_10_i_reg_1120_pp0_iter26_reg;
wire   [0:0] tmp_14_i_fu_442_p2;
reg   [0:0] tmp_14_i_reg_1126;
reg   [0:0] tmp_14_i_reg_1126_pp0_iter3_reg;
reg   [0:0] tmp_14_i_reg_1126_pp0_iter4_reg;
reg   [0:0] tmp_14_i_reg_1126_pp0_iter5_reg;
reg   [0:0] tmp_14_i_reg_1126_pp0_iter6_reg;
reg   [0:0] tmp_14_i_reg_1126_pp0_iter7_reg;
reg   [0:0] tmp_14_i_reg_1126_pp0_iter8_reg;
reg   [0:0] tmp_14_i_reg_1126_pp0_iter9_reg;
reg   [0:0] tmp_14_i_reg_1126_pp0_iter10_reg;
reg   [0:0] tmp_14_i_reg_1126_pp0_iter11_reg;
reg   [0:0] tmp_14_i_reg_1126_pp0_iter12_reg;
reg   [0:0] tmp_14_i_reg_1126_pp0_iter13_reg;
reg   [0:0] tmp_14_i_reg_1126_pp0_iter14_reg;
reg   [0:0] tmp_14_i_reg_1126_pp0_iter15_reg;
reg   [0:0] tmp_14_i_reg_1126_pp0_iter16_reg;
reg   [0:0] tmp_14_i_reg_1126_pp0_iter17_reg;
reg   [0:0] tmp_14_i_reg_1126_pp0_iter18_reg;
reg   [0:0] tmp_14_i_reg_1126_pp0_iter19_reg;
reg   [0:0] tmp_14_i_reg_1126_pp0_iter20_reg;
reg   [0:0] tmp_14_i_reg_1126_pp0_iter21_reg;
reg   [0:0] tmp_14_i_reg_1126_pp0_iter22_reg;
reg   [0:0] tmp_14_i_reg_1126_pp0_iter23_reg;
reg   [0:0] tmp_14_i_reg_1126_pp0_iter24_reg;
reg   [0:0] tmp_14_i_reg_1126_pp0_iter25_reg;
reg   [0:0] tmp_14_i_reg_1126_pp0_iter26_reg;
wire   [8:0] sub_V_fu_482_p3;
reg   [8:0] sub_V_reg_1131;
reg   [8:0] sub_V_reg_1131_pp0_iter3_reg;
reg   [8:0] sub_V_reg_1131_pp0_iter4_reg;
reg   [8:0] sub_V_reg_1131_pp0_iter5_reg;
reg   [8:0] sub_V_reg_1131_pp0_iter6_reg;
reg   [8:0] sub_V_reg_1131_pp0_iter7_reg;
reg   [8:0] sub_V_reg_1131_pp0_iter8_reg;
reg   [8:0] sub_V_reg_1131_pp0_iter9_reg;
reg   [8:0] sub_V_reg_1131_pp0_iter10_reg;
reg   [8:0] sub_V_reg_1131_pp0_iter11_reg;
reg   [8:0] sub_V_reg_1131_pp0_iter12_reg;
reg   [8:0] sub_V_reg_1131_pp0_iter13_reg;
reg   [8:0] sub_V_reg_1131_pp0_iter14_reg;
reg   [8:0] sub_V_reg_1131_pp0_iter15_reg;
reg   [8:0] sub_V_reg_1131_pp0_iter16_reg;
reg   [8:0] sub_V_reg_1131_pp0_iter17_reg;
reg   [8:0] sub_V_reg_1131_pp0_iter18_reg;
reg   [8:0] sub_V_reg_1131_pp0_iter19_reg;
reg   [8:0] sub_V_reg_1131_pp0_iter20_reg;
reg   [8:0] sub_V_reg_1131_pp0_iter21_reg;
reg   [8:0] sub_V_reg_1131_pp0_iter22_reg;
reg   [8:0] sub_V_reg_1131_pp0_iter23_reg;
reg   [8:0] sub_V_reg_1131_pp0_iter24_reg;
reg   [8:0] sub_V_reg_1131_pp0_iter25_reg;
reg   [8:0] sub_V_reg_1131_pp0_iter26_reg;
wire   [7:0] diff_fu_490_p2;
reg   [7:0] diff_reg_1137;
reg   [7:0] diff_reg_1137_pp0_iter4_reg;
reg   [7:0] diff_reg_1137_pp0_iter5_reg;
reg   [7:0] diff_reg_1137_pp0_iter6_reg;
reg   [7:0] diff_reg_1137_pp0_iter7_reg;
reg   [7:0] diff_reg_1137_pp0_iter8_reg;
reg   [7:0] diff_reg_1137_pp0_iter9_reg;
reg   [7:0] diff_reg_1137_pp0_iter10_reg;
reg   [7:0] diff_reg_1137_pp0_iter11_reg;
reg   [7:0] diff_reg_1137_pp0_iter12_reg;
reg   [7:0] diff_reg_1137_pp0_iter13_reg;
reg   [7:0] diff_reg_1137_pp0_iter14_reg;
reg   [7:0] diff_reg_1137_pp0_iter15_reg;
reg   [7:0] diff_reg_1137_pp0_iter16_reg;
reg   [7:0] diff_reg_1137_pp0_iter17_reg;
reg   [7:0] diff_reg_1137_pp0_iter18_reg;
reg   [7:0] diff_reg_1137_pp0_iter19_reg;
reg   [7:0] diff_reg_1137_pp0_iter20_reg;
reg   [7:0] diff_reg_1137_pp0_iter21_reg;
reg   [7:0] diff_reg_1137_pp0_iter22_reg;
reg   [7:0] diff_reg_1137_pp0_iter23_reg;
reg   [7:0] diff_reg_1137_pp0_iter24_reg;
reg   [7:0] diff_reg_1137_pp0_iter25_reg;
reg   [7:0] diff_reg_1137_pp0_iter26_reg;
reg   [7:0] diff_reg_1137_pp0_iter27_reg;
wire   [0:0] tmp_8_i_fu_494_p2;
reg   [0:0] tmp_8_i_reg_1142;
reg   [0:0] tmp_8_i_reg_1142_pp0_iter4_reg;
reg   [0:0] tmp_8_i_reg_1142_pp0_iter5_reg;
reg   [0:0] tmp_8_i_reg_1142_pp0_iter6_reg;
reg   [0:0] tmp_8_i_reg_1142_pp0_iter7_reg;
reg   [0:0] tmp_8_i_reg_1142_pp0_iter8_reg;
reg   [0:0] tmp_8_i_reg_1142_pp0_iter9_reg;
reg   [0:0] tmp_8_i_reg_1142_pp0_iter10_reg;
reg   [0:0] tmp_8_i_reg_1142_pp0_iter11_reg;
reg   [0:0] tmp_8_i_reg_1142_pp0_iter12_reg;
reg   [0:0] tmp_8_i_reg_1142_pp0_iter13_reg;
reg   [0:0] tmp_8_i_reg_1142_pp0_iter14_reg;
reg   [0:0] tmp_8_i_reg_1142_pp0_iter15_reg;
reg   [0:0] tmp_8_i_reg_1142_pp0_iter16_reg;
reg   [0:0] tmp_8_i_reg_1142_pp0_iter17_reg;
reg   [0:0] tmp_8_i_reg_1142_pp0_iter18_reg;
reg   [0:0] tmp_8_i_reg_1142_pp0_iter19_reg;
reg   [0:0] tmp_8_i_reg_1142_pp0_iter20_reg;
reg   [0:0] tmp_8_i_reg_1142_pp0_iter21_reg;
reg   [0:0] tmp_8_i_reg_1142_pp0_iter22_reg;
reg   [0:0] tmp_8_i_reg_1142_pp0_iter23_reg;
reg   [0:0] tmp_8_i_reg_1142_pp0_iter24_reg;
reg   [0:0] tmp_8_i_reg_1142_pp0_iter25_reg;
wire   [0:0] tmp_6_i_fu_508_p2;
reg   [0:0] tmp_6_i_reg_1151;
reg   [0:0] tmp_6_i_reg_1151_pp0_iter5_reg;
reg   [0:0] tmp_6_i_reg_1151_pp0_iter6_reg;
reg   [0:0] tmp_6_i_reg_1151_pp0_iter7_reg;
reg   [0:0] tmp_6_i_reg_1151_pp0_iter8_reg;
reg   [0:0] tmp_6_i_reg_1151_pp0_iter9_reg;
reg   [0:0] tmp_6_i_reg_1151_pp0_iter10_reg;
reg   [0:0] tmp_6_i_reg_1151_pp0_iter11_reg;
reg   [0:0] tmp_6_i_reg_1151_pp0_iter12_reg;
reg   [0:0] tmp_6_i_reg_1151_pp0_iter13_reg;
reg   [0:0] tmp_6_i_reg_1151_pp0_iter14_reg;
reg   [0:0] tmp_6_i_reg_1151_pp0_iter15_reg;
reg   [0:0] tmp_6_i_reg_1151_pp0_iter16_reg;
reg   [0:0] tmp_6_i_reg_1151_pp0_iter17_reg;
reg   [0:0] tmp_6_i_reg_1151_pp0_iter18_reg;
reg   [0:0] tmp_6_i_reg_1151_pp0_iter19_reg;
reg   [0:0] tmp_6_i_reg_1151_pp0_iter20_reg;
reg   [0:0] tmp_6_i_reg_1151_pp0_iter21_reg;
reg   [0:0] tmp_6_i_reg_1151_pp0_iter22_reg;
reg   [0:0] tmp_6_i_reg_1151_pp0_iter23_reg;
reg   [0:0] tmp_6_i_reg_1151_pp0_iter24_reg;
reg   [0:0] tmp_6_i_reg_1151_pp0_iter25_reg;
reg   [0:0] tmp_6_i_reg_1151_pp0_iter26_reg;
wire   [19:0] grp_fu_502_p2;
wire   [19:0] grp_fu_516_p2;
wire  signed [35:0] grp_fu_1026_p3;
reg  signed [35:0] t_V_reg_1170;
reg    ap_enable_reg_pp0_iter27;
reg   [0:0] tmp_reg_1175;
reg   [34:0] p_lshr_f_i_reg_1180;
wire   [27:0] r_V_3_fu_1036_p2;
reg   [27:0] r_V_3_reg_1185;
wire   [35:0] tmp_26_i_fu_640_p3;
reg   [35:0] tmp_26_i_reg_1191;
reg   [0:0] signbit_reg_1196;
wire   [7:0] p_Val2_4_fu_716_p2;
reg   [7:0] p_Val2_4_reg_1203;
wire   [0:0] carry_fu_736_p2;
reg   [0:0] carry_reg_1209;
wire   [0:0] Range1_all_ones_fu_752_p2;
reg   [0:0] Range1_all_ones_reg_1215;
wire   [0:0] Range1_all_zeros_fu_758_p2;
reg   [0:0] Range1_all_zeros_reg_1221;
wire   [0:0] signbit_1_fu_784_p3;
reg   [0:0] signbit_1_reg_1226;
wire   [7:0] p_Val2_8_fu_822_p2;
reg   [7:0] p_Val2_8_reg_1232;
wire   [0:0] p_38_i_i_i73_i_fu_878_p2;
reg   [0:0] p_38_i_i_i73_i_reg_1238;
wire   [0:0] p_39_demorgan_i_i_i_fu_884_p2;
reg   [0:0] p_39_demorgan_i_i_i_reg_1244;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state3;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg   [30:0] i_i_reg_281;
wire    ap_CS_fsm_state34;
wire   [19:0] ap_phi_reg_pp0_iter0_p_0193_0_i_i_reg_303;
reg   [19:0] ap_phi_reg_pp0_iter1_p_0193_0_i_i_reg_303;
reg   [19:0] ap_phi_reg_pp0_iter2_p_0193_0_i_i_reg_303;
reg   [19:0] ap_phi_reg_pp0_iter3_p_0193_0_i_i_reg_303;
reg   [19:0] ap_phi_reg_pp0_iter4_p_0193_0_i_i_reg_303;
reg   [19:0] ap_phi_reg_pp0_iter5_p_0193_0_i_i_reg_303;
reg   [19:0] ap_phi_reg_pp0_iter6_p_0193_0_i_i_reg_303;
reg   [19:0] ap_phi_reg_pp0_iter7_p_0193_0_i_i_reg_303;
reg   [19:0] ap_phi_reg_pp0_iter8_p_0193_0_i_i_reg_303;
reg   [19:0] ap_phi_reg_pp0_iter9_p_0193_0_i_i_reg_303;
reg   [19:0] ap_phi_reg_pp0_iter10_p_0193_0_i_i_reg_303;
reg   [19:0] ap_phi_reg_pp0_iter11_p_0193_0_i_i_reg_303;
reg   [19:0] ap_phi_reg_pp0_iter12_p_0193_0_i_i_reg_303;
reg   [19:0] ap_phi_reg_pp0_iter13_p_0193_0_i_i_reg_303;
reg   [19:0] ap_phi_reg_pp0_iter14_p_0193_0_i_i_reg_303;
reg   [19:0] ap_phi_reg_pp0_iter15_p_0193_0_i_i_reg_303;
reg   [19:0] ap_phi_reg_pp0_iter16_p_0193_0_i_i_reg_303;
reg   [19:0] ap_phi_reg_pp0_iter17_p_0193_0_i_i_reg_303;
reg   [19:0] ap_phi_reg_pp0_iter18_p_0193_0_i_i_reg_303;
reg   [19:0] ap_phi_reg_pp0_iter19_p_0193_0_i_i_reg_303;
reg   [19:0] ap_phi_reg_pp0_iter20_p_0193_0_i_i_reg_303;
reg   [19:0] ap_phi_reg_pp0_iter21_p_0193_0_i_i_reg_303;
reg   [19:0] ap_phi_reg_pp0_iter22_p_0193_0_i_i_reg_303;
reg   [19:0] ap_phi_reg_pp0_iter23_p_0193_0_i_i_reg_303;
reg   [19:0] ap_phi_reg_pp0_iter24_p_0193_0_i_i_reg_303;
reg   [19:0] ap_phi_reg_pp0_iter25_p_0193_0_i_i_reg_303;
reg   [19:0] ap_phi_reg_pp0_iter26_p_0193_0_i_i_reg_303;
reg   [19:0] ap_phi_reg_pp0_iter27_p_0193_0_i_i_reg_303;
wire   [19:0] ap_phi_reg_pp0_iter0_p_093_0_i_i_reg_314;
reg   [19:0] ap_phi_reg_pp0_iter1_p_093_0_i_i_reg_314;
reg   [19:0] ap_phi_reg_pp0_iter2_p_093_0_i_i_reg_314;
reg   [19:0] ap_phi_reg_pp0_iter3_p_093_0_i_i_reg_314;
reg   [19:0] ap_phi_reg_pp0_iter4_p_093_0_i_i_reg_314;
reg   [19:0] ap_phi_reg_pp0_iter5_p_093_0_i_i_reg_314;
reg   [19:0] ap_phi_reg_pp0_iter6_p_093_0_i_i_reg_314;
reg   [19:0] ap_phi_reg_pp0_iter7_p_093_0_i_i_reg_314;
reg   [19:0] ap_phi_reg_pp0_iter8_p_093_0_i_i_reg_314;
reg   [19:0] ap_phi_reg_pp0_iter9_p_093_0_i_i_reg_314;
reg   [19:0] ap_phi_reg_pp0_iter10_p_093_0_i_i_reg_314;
reg   [19:0] ap_phi_reg_pp0_iter11_p_093_0_i_i_reg_314;
reg   [19:0] ap_phi_reg_pp0_iter12_p_093_0_i_i_reg_314;
reg   [19:0] ap_phi_reg_pp0_iter13_p_093_0_i_i_reg_314;
reg   [19:0] ap_phi_reg_pp0_iter14_p_093_0_i_i_reg_314;
reg   [19:0] ap_phi_reg_pp0_iter15_p_093_0_i_i_reg_314;
reg   [19:0] ap_phi_reg_pp0_iter16_p_093_0_i_i_reg_314;
reg   [19:0] ap_phi_reg_pp0_iter17_p_093_0_i_i_reg_314;
reg   [19:0] ap_phi_reg_pp0_iter18_p_093_0_i_i_reg_314;
reg   [19:0] ap_phi_reg_pp0_iter19_p_093_0_i_i_reg_314;
reg   [19:0] ap_phi_reg_pp0_iter20_p_093_0_i_i_reg_314;
reg   [19:0] ap_phi_reg_pp0_iter21_p_093_0_i_i_reg_314;
reg   [19:0] ap_phi_reg_pp0_iter22_p_093_0_i_i_reg_314;
reg   [19:0] ap_phi_reg_pp0_iter23_p_093_0_i_i_reg_314;
reg   [19:0] ap_phi_reg_pp0_iter24_p_093_0_i_i_reg_314;
reg   [19:0] ap_phi_reg_pp0_iter25_p_093_0_i_i_reg_314;
reg   [19:0] ap_phi_reg_pp0_iter26_p_093_0_i_i_reg_314;
reg   [19:0] ap_phi_reg_pp0_iter27_p_093_0_i_i_reg_314;
reg   [19:0] ap_phi_reg_pp0_iter28_p_093_0_i_i_reg_314;
reg    ap_block_pp0_stage0_01001;
wire   [31:0] i_cast_i_fu_325_p1;
wire   [31:0] j_cast_i_fu_340_p1;
wire   [0:0] tmp_22_i_fu_355_p2;
wire   [0:0] tmp_22_1_i_fu_369_p2;
wire   [7:0] G_1_fu_373_p3;
wire   [0:0] tmp_22_2_i_fu_379_p2;
wire   [0:0] tmp_25_i_fu_391_p2;
wire   [7:0] R_tmp_2_load_i_fu_395_p3;
wire   [0:0] tmp_25_1_i_fu_401_p2;
wire   [7:0] G_2_fu_406_p3;
wire   [0:0] tmp_25_2_i_fu_413_p2;
wire   [8:0] tmp_11_i_fu_430_p1;
wire   [8:0] tmp_12_i_fu_433_p1;
wire   [8:0] tmp_16_i_fu_447_p1;
wire   [8:0] tmp_13_i_fu_436_p2;
wire   [8:0] tmp_20_i_fu_456_p2;
wire   [0:0] sel_tmp1_fu_470_p2;
wire   [0:0] sel_tmp2_fu_476_p2;
wire   [8:0] tmp_17_i_fu_450_p2;
wire   [8:0] sel_tmp_fu_462_p3;
wire   [7:0] grp_fu_502_p1;
wire   [7:0] grp_fu_516_p1;
wire   [0:0] tmp_1_fu_522_p2;
wire   [7:0] tmp_2_cast1_fu_526_p3;
wire   [7:0] tmp_5_fu_533_p3;
wire   [26:0] p_Val2_s_fu_541_p3;
wire   [14:0] p_shl_i_fu_553_p3;
wire   [10:0] p_shl4_i_fu_564_p3;
wire  signed [15:0] p_shl_cast_i_fu_560_p1;
wire  signed [15:0] p_shl4_cast_i_fu_571_p1;
wire  signed [15:0] r_V_i_fu_575_p2;
(* use_dsp48 = "no" *) wire   [35:0] p_neg_i_fu_612_p2;
wire   [34:0] p_lshr_i_fu_617_p4;
wire   [35:0] tmp_8_fu_627_p1;
wire   [35:0] p_neg_t_i_fu_631_p2;
wire   [35:0] tmp_9_fu_637_p1;
wire  signed [36:0] p_Val2_1_fu_647_p1;
wire   [36:0] r_V_fu_650_p2;
wire   [0:0] tmp_3_fu_656_p3;
wire   [36:0] tmp_2_cast_cast_fu_664_p3;
wire   [36:0] p_Val2_2_fu_672_p2;
wire   [0:0] tmp_10_fu_696_p3;
wire   [7:0] p_Val2_3_fu_686_p4;
wire   [7:0] tmp_3_i_i_i_fu_704_p1;
wire   [0:0] tmp_12_fu_722_p3;
wire   [0:0] tmp_11_fu_708_p3;
wire   [0:0] tmp_7_i_i_i_fu_730_p2;
wire   [9:0] p_Result_1_i_i_i_fu_742_p4;
wire   [35:0] p_shl5_i_fu_767_p3;
wire   [36:0] p_shl5_cast_i_fu_774_p1;
wire   [36:0] OP2_V_3_cast83_i_fu_764_p1;
wire   [36:0] r_V_4_fu_778_p2;
wire   [0:0] tmp_14_fu_802_p3;
wire   [7:0] p_Val2_7_fu_792_p4;
wire   [7:0] tmp_6_i_i_i_fu_810_p1;
wire   [0:0] tmp_16_fu_828_p3;
wire   [0:0] tmp_15_fu_814_p3;
wire   [0:0] tmp_1_i_i_i_fu_836_p2;
wire   [9:0] tmp_7_fu_848_p4;
wire   [0:0] carry_1_fu_842_p2;
wire   [0:0] Range1_all_ones_1_fu_858_p2;
wire   [0:0] Range1_all_zeros_1_fu_864_p2;
wire   [0:0] deleted_zeros_1_fu_870_p3;
wire   [0:0] p_38_i_i_i_i_fu_895_p2;
wire   [0:0] tmp_8_i_i_i_fu_899_p2;
wire   [0:0] deleted_zeros_fu_890_p3;
wire   [0:0] signbit_not_fu_915_p2;
wire   [0:0] p_39_demorgan_i_i_i_i_fu_910_p2;
wire   [0:0] neg_src_not_i_i_i_fu_920_p2;
wire   [0:0] p_39_demorgan_i_not_i_fu_932_p2;
wire   [0:0] brmerge_i_i_not_i_i_s_fu_926_p2;
wire   [0:0] neg_src_3_fu_905_p2;
wire   [0:0] brmerge_i_i_i_fu_938_p2;
wire   [7:0] p_mux_i_i_i_fu_944_p3;
wire   [7:0] p_i_i_i_fu_951_p3;
wire   [0:0] tmp_2_i_i_i_fu_967_p2;
wire   [0:0] signbit_1_not_fu_977_p2;
wire   [0:0] neg_src_not_i_i76_i_fu_982_p2;
wire   [0:0] p_39_demorgan_i_not_i_1_fu_992_p2;
wire   [0:0] brmerge_i_i_not_i_i7_fu_987_p2;
wire   [0:0] neg_src_fu_972_p2;
wire   [0:0] brmerge_i_i79_i_fu_997_p2;
wire   [7:0] p_mux_i_i80_i_fu_1003_p3;
wire   [7:0] p_i_i81_i_fu_1010_p3;
wire   [19:0] grp_fu_1026_p0;
wire   [26:0] grp_fu_1026_p2;
wire   [19:0] r_V_3_fu_1036_p0;
wire   [7:0] r_V_3_fu_1036_p1;
reg    grp_fu_502_ce;
reg    grp_fu_516_ce;
reg   [3:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [35:0] grp_fu_1026_p00;
wire   [35:0] grp_fu_1026_p20;
wire   [19:0] grp_fu_502_p10;
wire   [19:0] grp_fu_516_p10;
wire   [27:0] r_V_3_fu_1036_p00;
wire   [27:0] r_V_3_fu_1036_p10;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
end

rgb2hsv_udiv_20s_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 24 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 20 ))
rgb2hsv_udiv_20s_bkb_U21(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(20'd524288),
    .din1(grp_fu_502_p1),
    .ce(grp_fu_502_ce),
    .dout(grp_fu_502_p2)
);

rgb2hsv_udiv_20s_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 24 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 20 ))
rgb2hsv_udiv_20s_bkb_U22(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(20'd524288),
    .din1(grp_fu_516_p1),
    .ce(grp_fu_516_ce),
    .dout(grp_fu_516_p2)
);

rgb2hsv_mac_muladcud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 27 ),
    .dout_WIDTH( 36 ))
rgb2hsv_mac_muladcud_U23(
    .din0(grp_fu_1026_p0),
    .din1(r_V_i_fu_575_p2),
    .din2(grp_fu_1026_p2),
    .dout(grp_fu_1026_p3)
);

rgb2hsv_mul_mul_2dEe #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 28 ))
rgb2hsv_mul_mul_2dEe_U24(
    .din0(r_V_3_fu_1036_p0),
    .din1(r_V_3_fu_1036_p1),
    .dout(r_V_3_fu_1036_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state2) & (tmp_i_fu_329_p2 == 1'd0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state3))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((tmp_i_fu_329_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state3)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state3);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end else if (((tmp_i_fu_329_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter30 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((tmp_1_i_reg_1061_pp0_iter25_reg == 1'd1) & (tmp_8_i_reg_1142_pp0_iter25_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter27_p_0193_0_i_i_reg_303 <= grp_fu_502_p2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter27_p_0193_0_i_i_reg_303 <= ap_phi_reg_pp0_iter26_p_0193_0_i_i_reg_303;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter27 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((tmp_1_i_reg_1061_pp0_iter26_reg == 1'd1) & (tmp_6_i_reg_1151_pp0_iter26_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter28_p_093_0_i_i_reg_314 <= grp_fu_516_p2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter28_p_093_0_i_i_reg_314 <= ap_phi_reg_pp0_iter27_p_093_0_i_i_reg_314;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((tmp_8_i_fu_494_p2 == 1'd1) & (tmp_1_i_reg_1061_pp0_iter2_reg == 1'd1))) begin
            ap_phi_reg_pp0_iter4_p_0193_0_i_i_reg_303 <= 20'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_p_0193_0_i_i_reg_303 <= ap_phi_reg_pp0_iter3_p_0193_0_i_i_reg_303;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((tmp_6_i_fu_508_p2 == 1'd1) & (tmp_1_i_reg_1061_pp0_iter3_reg == 1'd1))) begin
            ap_phi_reg_pp0_iter5_p_093_0_i_i_reg_314 <= 20'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter5_p_093_0_i_i_reg_314 <= ap_phi_reg_pp0_iter4_p_093_0_i_i_reg_314;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        i_i_reg_281 <= i_reg_1056;
    end else if ((~((ap_start == 1'b0) | (p_src_cols_V_empty_n == 1'b0) | (p_src_rows_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_i_reg_281 <= 31'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_1_i_fu_344_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        j_i_reg_292 <= j_fu_349_p2;
    end else if (((tmp_i_fu_329_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        j_i_reg_292 <= 31'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_1_i_reg_1061 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        R_tmp_2_load_2_i_reg_1099 <= R_tmp_2_load_2_i_fu_361_p3;
        tmp_19_reg_1070 <= p_src_data_stream_0_V_dout;
        tmp_20_reg_1078 <= p_src_data_stream_1_V_dout;
        tmp_21_reg_1088 <= p_src_data_stream_2_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_1_i_reg_1061_pp0_iter28_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Range1_all_ones_reg_1215 <= Range1_all_ones_fu_752_p2;
        Range1_all_zeros_reg_1221 <= Range1_all_zeros_fu_758_p2;
        carry_reg_1209 <= carry_fu_736_p2;
        p_38_i_i_i73_i_reg_1238 <= p_38_i_i_i73_i_fu_878_p2;
        p_39_demorgan_i_i_i_reg_1244 <= p_39_demorgan_i_i_i_fu_884_p2;
        p_Val2_4_reg_1203 <= p_Val2_4_fu_716_p2;
        p_Val2_8_reg_1232 <= p_Val2_8_fu_822_p2;
        signbit_1_reg_1226 <= r_V_4_fu_778_p2[32'd36];
        signbit_reg_1196 <= p_Val2_2_fu_672_p2[32'd36];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter10_p_0193_0_i_i_reg_303 <= ap_phi_reg_pp0_iter9_p_0193_0_i_i_reg_303;
        ap_phi_reg_pp0_iter10_p_093_0_i_i_reg_314 <= ap_phi_reg_pp0_iter9_p_093_0_i_i_reg_314;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter11_p_0193_0_i_i_reg_303 <= ap_phi_reg_pp0_iter10_p_0193_0_i_i_reg_303;
        ap_phi_reg_pp0_iter11_p_093_0_i_i_reg_314 <= ap_phi_reg_pp0_iter10_p_093_0_i_i_reg_314;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter12_p_0193_0_i_i_reg_303 <= ap_phi_reg_pp0_iter11_p_0193_0_i_i_reg_303;
        ap_phi_reg_pp0_iter12_p_093_0_i_i_reg_314 <= ap_phi_reg_pp0_iter11_p_093_0_i_i_reg_314;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter13_p_0193_0_i_i_reg_303 <= ap_phi_reg_pp0_iter12_p_0193_0_i_i_reg_303;
        ap_phi_reg_pp0_iter13_p_093_0_i_i_reg_314 <= ap_phi_reg_pp0_iter12_p_093_0_i_i_reg_314;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter14_p_0193_0_i_i_reg_303 <= ap_phi_reg_pp0_iter13_p_0193_0_i_i_reg_303;
        ap_phi_reg_pp0_iter14_p_093_0_i_i_reg_314 <= ap_phi_reg_pp0_iter13_p_093_0_i_i_reg_314;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter15_p_0193_0_i_i_reg_303 <= ap_phi_reg_pp0_iter14_p_0193_0_i_i_reg_303;
        ap_phi_reg_pp0_iter15_p_093_0_i_i_reg_314 <= ap_phi_reg_pp0_iter14_p_093_0_i_i_reg_314;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter16_p_0193_0_i_i_reg_303 <= ap_phi_reg_pp0_iter15_p_0193_0_i_i_reg_303;
        ap_phi_reg_pp0_iter16_p_093_0_i_i_reg_314 <= ap_phi_reg_pp0_iter15_p_093_0_i_i_reg_314;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter17_p_0193_0_i_i_reg_303 <= ap_phi_reg_pp0_iter16_p_0193_0_i_i_reg_303;
        ap_phi_reg_pp0_iter17_p_093_0_i_i_reg_314 <= ap_phi_reg_pp0_iter16_p_093_0_i_i_reg_314;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter18_p_0193_0_i_i_reg_303 <= ap_phi_reg_pp0_iter17_p_0193_0_i_i_reg_303;
        ap_phi_reg_pp0_iter18_p_093_0_i_i_reg_314 <= ap_phi_reg_pp0_iter17_p_093_0_i_i_reg_314;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter19_p_0193_0_i_i_reg_303 <= ap_phi_reg_pp0_iter18_p_0193_0_i_i_reg_303;
        ap_phi_reg_pp0_iter19_p_093_0_i_i_reg_314 <= ap_phi_reg_pp0_iter18_p_093_0_i_i_reg_314;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_p_0193_0_i_i_reg_303 <= ap_phi_reg_pp0_iter0_p_0193_0_i_i_reg_303;
        ap_phi_reg_pp0_iter1_p_093_0_i_i_reg_314 <= ap_phi_reg_pp0_iter0_p_093_0_i_i_reg_314;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter20_p_0193_0_i_i_reg_303 <= ap_phi_reg_pp0_iter19_p_0193_0_i_i_reg_303;
        ap_phi_reg_pp0_iter20_p_093_0_i_i_reg_314 <= ap_phi_reg_pp0_iter19_p_093_0_i_i_reg_314;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_p_0193_0_i_i_reg_303 <= ap_phi_reg_pp0_iter20_p_0193_0_i_i_reg_303;
        ap_phi_reg_pp0_iter21_p_093_0_i_i_reg_314 <= ap_phi_reg_pp0_iter20_p_093_0_i_i_reg_314;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter22_p_0193_0_i_i_reg_303 <= ap_phi_reg_pp0_iter21_p_0193_0_i_i_reg_303;
        ap_phi_reg_pp0_iter22_p_093_0_i_i_reg_314 <= ap_phi_reg_pp0_iter21_p_093_0_i_i_reg_314;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter23_p_0193_0_i_i_reg_303 <= ap_phi_reg_pp0_iter22_p_0193_0_i_i_reg_303;
        ap_phi_reg_pp0_iter23_p_093_0_i_i_reg_314 <= ap_phi_reg_pp0_iter22_p_093_0_i_i_reg_314;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter24_p_0193_0_i_i_reg_303 <= ap_phi_reg_pp0_iter23_p_0193_0_i_i_reg_303;
        ap_phi_reg_pp0_iter24_p_093_0_i_i_reg_314 <= ap_phi_reg_pp0_iter23_p_093_0_i_i_reg_314;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter25_p_0193_0_i_i_reg_303 <= ap_phi_reg_pp0_iter24_p_0193_0_i_i_reg_303;
        ap_phi_reg_pp0_iter25_p_093_0_i_i_reg_314 <= ap_phi_reg_pp0_iter24_p_093_0_i_i_reg_314;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter26_p_0193_0_i_i_reg_303 <= ap_phi_reg_pp0_iter25_p_0193_0_i_i_reg_303;
        ap_phi_reg_pp0_iter26_p_093_0_i_i_reg_314 <= ap_phi_reg_pp0_iter25_p_093_0_i_i_reg_314;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter27_p_093_0_i_i_reg_314 <= ap_phi_reg_pp0_iter26_p_093_0_i_i_reg_314;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_p_0193_0_i_i_reg_303 <= ap_phi_reg_pp0_iter1_p_0193_0_i_i_reg_303;
        ap_phi_reg_pp0_iter2_p_093_0_i_i_reg_314 <= ap_phi_reg_pp0_iter1_p_093_0_i_i_reg_314;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_p_0193_0_i_i_reg_303 <= ap_phi_reg_pp0_iter2_p_0193_0_i_i_reg_303;
        ap_phi_reg_pp0_iter3_p_093_0_i_i_reg_314 <= ap_phi_reg_pp0_iter2_p_093_0_i_i_reg_314;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter4_p_093_0_i_i_reg_314 <= ap_phi_reg_pp0_iter3_p_093_0_i_i_reg_314;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_p_0193_0_i_i_reg_303 <= ap_phi_reg_pp0_iter4_p_0193_0_i_i_reg_303;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter6_p_0193_0_i_i_reg_303 <= ap_phi_reg_pp0_iter5_p_0193_0_i_i_reg_303;
        ap_phi_reg_pp0_iter6_p_093_0_i_i_reg_314 <= ap_phi_reg_pp0_iter5_p_093_0_i_i_reg_314;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter7_p_0193_0_i_i_reg_303 <= ap_phi_reg_pp0_iter6_p_0193_0_i_i_reg_303;
        ap_phi_reg_pp0_iter7_p_093_0_i_i_reg_314 <= ap_phi_reg_pp0_iter6_p_093_0_i_i_reg_314;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter8_p_0193_0_i_i_reg_303 <= ap_phi_reg_pp0_iter7_p_0193_0_i_i_reg_303;
        ap_phi_reg_pp0_iter8_p_093_0_i_i_reg_314 <= ap_phi_reg_pp0_iter7_p_093_0_i_i_reg_314;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter9_p_0193_0_i_i_reg_303 <= ap_phi_reg_pp0_iter8_p_0193_0_i_i_reg_303;
        ap_phi_reg_pp0_iter9_p_093_0_i_i_reg_314 <= ap_phi_reg_pp0_iter8_p_093_0_i_i_reg_314;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (p_src_cols_V_empty_n == 1'b0) | (p_src_rows_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        cols_reg_1042 <= p_src_cols_V_dout;
        rows_reg_1047 <= p_src_rows_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_1_i_reg_1061_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        diff_reg_1137 <= diff_fu_490_p2;
        tmp_8_i_reg_1142 <= tmp_8_i_fu_494_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        diff_reg_1137_pp0_iter10_reg <= diff_reg_1137_pp0_iter9_reg;
        diff_reg_1137_pp0_iter11_reg <= diff_reg_1137_pp0_iter10_reg;
        diff_reg_1137_pp0_iter12_reg <= diff_reg_1137_pp0_iter11_reg;
        diff_reg_1137_pp0_iter13_reg <= diff_reg_1137_pp0_iter12_reg;
        diff_reg_1137_pp0_iter14_reg <= diff_reg_1137_pp0_iter13_reg;
        diff_reg_1137_pp0_iter15_reg <= diff_reg_1137_pp0_iter14_reg;
        diff_reg_1137_pp0_iter16_reg <= diff_reg_1137_pp0_iter15_reg;
        diff_reg_1137_pp0_iter17_reg <= diff_reg_1137_pp0_iter16_reg;
        diff_reg_1137_pp0_iter18_reg <= diff_reg_1137_pp0_iter17_reg;
        diff_reg_1137_pp0_iter19_reg <= diff_reg_1137_pp0_iter18_reg;
        diff_reg_1137_pp0_iter20_reg <= diff_reg_1137_pp0_iter19_reg;
        diff_reg_1137_pp0_iter21_reg <= diff_reg_1137_pp0_iter20_reg;
        diff_reg_1137_pp0_iter22_reg <= diff_reg_1137_pp0_iter21_reg;
        diff_reg_1137_pp0_iter23_reg <= diff_reg_1137_pp0_iter22_reg;
        diff_reg_1137_pp0_iter24_reg <= diff_reg_1137_pp0_iter23_reg;
        diff_reg_1137_pp0_iter25_reg <= diff_reg_1137_pp0_iter24_reg;
        diff_reg_1137_pp0_iter26_reg <= diff_reg_1137_pp0_iter25_reg;
        diff_reg_1137_pp0_iter27_reg <= diff_reg_1137_pp0_iter26_reg;
        diff_reg_1137_pp0_iter4_reg <= diff_reg_1137;
        diff_reg_1137_pp0_iter5_reg <= diff_reg_1137_pp0_iter4_reg;
        diff_reg_1137_pp0_iter6_reg <= diff_reg_1137_pp0_iter5_reg;
        diff_reg_1137_pp0_iter7_reg <= diff_reg_1137_pp0_iter6_reg;
        diff_reg_1137_pp0_iter8_reg <= diff_reg_1137_pp0_iter7_reg;
        diff_reg_1137_pp0_iter9_reg <= diff_reg_1137_pp0_iter8_reg;
        sub_V_reg_1131_pp0_iter10_reg <= sub_V_reg_1131_pp0_iter9_reg;
        sub_V_reg_1131_pp0_iter11_reg <= sub_V_reg_1131_pp0_iter10_reg;
        sub_V_reg_1131_pp0_iter12_reg <= sub_V_reg_1131_pp0_iter11_reg;
        sub_V_reg_1131_pp0_iter13_reg <= sub_V_reg_1131_pp0_iter12_reg;
        sub_V_reg_1131_pp0_iter14_reg <= sub_V_reg_1131_pp0_iter13_reg;
        sub_V_reg_1131_pp0_iter15_reg <= sub_V_reg_1131_pp0_iter14_reg;
        sub_V_reg_1131_pp0_iter16_reg <= sub_V_reg_1131_pp0_iter15_reg;
        sub_V_reg_1131_pp0_iter17_reg <= sub_V_reg_1131_pp0_iter16_reg;
        sub_V_reg_1131_pp0_iter18_reg <= sub_V_reg_1131_pp0_iter17_reg;
        sub_V_reg_1131_pp0_iter19_reg <= sub_V_reg_1131_pp0_iter18_reg;
        sub_V_reg_1131_pp0_iter20_reg <= sub_V_reg_1131_pp0_iter19_reg;
        sub_V_reg_1131_pp0_iter21_reg <= sub_V_reg_1131_pp0_iter20_reg;
        sub_V_reg_1131_pp0_iter22_reg <= sub_V_reg_1131_pp0_iter21_reg;
        sub_V_reg_1131_pp0_iter23_reg <= sub_V_reg_1131_pp0_iter22_reg;
        sub_V_reg_1131_pp0_iter24_reg <= sub_V_reg_1131_pp0_iter23_reg;
        sub_V_reg_1131_pp0_iter25_reg <= sub_V_reg_1131_pp0_iter24_reg;
        sub_V_reg_1131_pp0_iter26_reg <= sub_V_reg_1131_pp0_iter25_reg;
        sub_V_reg_1131_pp0_iter3_reg <= sub_V_reg_1131;
        sub_V_reg_1131_pp0_iter4_reg <= sub_V_reg_1131_pp0_iter3_reg;
        sub_V_reg_1131_pp0_iter5_reg <= sub_V_reg_1131_pp0_iter4_reg;
        sub_V_reg_1131_pp0_iter6_reg <= sub_V_reg_1131_pp0_iter5_reg;
        sub_V_reg_1131_pp0_iter7_reg <= sub_V_reg_1131_pp0_iter6_reg;
        sub_V_reg_1131_pp0_iter8_reg <= sub_V_reg_1131_pp0_iter7_reg;
        sub_V_reg_1131_pp0_iter9_reg <= sub_V_reg_1131_pp0_iter8_reg;
        tmp_10_i_reg_1120_pp0_iter10_reg <= tmp_10_i_reg_1120_pp0_iter9_reg;
        tmp_10_i_reg_1120_pp0_iter11_reg <= tmp_10_i_reg_1120_pp0_iter10_reg;
        tmp_10_i_reg_1120_pp0_iter12_reg <= tmp_10_i_reg_1120_pp0_iter11_reg;
        tmp_10_i_reg_1120_pp0_iter13_reg <= tmp_10_i_reg_1120_pp0_iter12_reg;
        tmp_10_i_reg_1120_pp0_iter14_reg <= tmp_10_i_reg_1120_pp0_iter13_reg;
        tmp_10_i_reg_1120_pp0_iter15_reg <= tmp_10_i_reg_1120_pp0_iter14_reg;
        tmp_10_i_reg_1120_pp0_iter16_reg <= tmp_10_i_reg_1120_pp0_iter15_reg;
        tmp_10_i_reg_1120_pp0_iter17_reg <= tmp_10_i_reg_1120_pp0_iter16_reg;
        tmp_10_i_reg_1120_pp0_iter18_reg <= tmp_10_i_reg_1120_pp0_iter17_reg;
        tmp_10_i_reg_1120_pp0_iter19_reg <= tmp_10_i_reg_1120_pp0_iter18_reg;
        tmp_10_i_reg_1120_pp0_iter20_reg <= tmp_10_i_reg_1120_pp0_iter19_reg;
        tmp_10_i_reg_1120_pp0_iter21_reg <= tmp_10_i_reg_1120_pp0_iter20_reg;
        tmp_10_i_reg_1120_pp0_iter22_reg <= tmp_10_i_reg_1120_pp0_iter21_reg;
        tmp_10_i_reg_1120_pp0_iter23_reg <= tmp_10_i_reg_1120_pp0_iter22_reg;
        tmp_10_i_reg_1120_pp0_iter24_reg <= tmp_10_i_reg_1120_pp0_iter23_reg;
        tmp_10_i_reg_1120_pp0_iter25_reg <= tmp_10_i_reg_1120_pp0_iter24_reg;
        tmp_10_i_reg_1120_pp0_iter26_reg <= tmp_10_i_reg_1120_pp0_iter25_reg;
        tmp_10_i_reg_1120_pp0_iter3_reg <= tmp_10_i_reg_1120;
        tmp_10_i_reg_1120_pp0_iter4_reg <= tmp_10_i_reg_1120_pp0_iter3_reg;
        tmp_10_i_reg_1120_pp0_iter5_reg <= tmp_10_i_reg_1120_pp0_iter4_reg;
        tmp_10_i_reg_1120_pp0_iter6_reg <= tmp_10_i_reg_1120_pp0_iter5_reg;
        tmp_10_i_reg_1120_pp0_iter7_reg <= tmp_10_i_reg_1120_pp0_iter6_reg;
        tmp_10_i_reg_1120_pp0_iter8_reg <= tmp_10_i_reg_1120_pp0_iter7_reg;
        tmp_10_i_reg_1120_pp0_iter9_reg <= tmp_10_i_reg_1120_pp0_iter8_reg;
        tmp_14_i_reg_1126_pp0_iter10_reg <= tmp_14_i_reg_1126_pp0_iter9_reg;
        tmp_14_i_reg_1126_pp0_iter11_reg <= tmp_14_i_reg_1126_pp0_iter10_reg;
        tmp_14_i_reg_1126_pp0_iter12_reg <= tmp_14_i_reg_1126_pp0_iter11_reg;
        tmp_14_i_reg_1126_pp0_iter13_reg <= tmp_14_i_reg_1126_pp0_iter12_reg;
        tmp_14_i_reg_1126_pp0_iter14_reg <= tmp_14_i_reg_1126_pp0_iter13_reg;
        tmp_14_i_reg_1126_pp0_iter15_reg <= tmp_14_i_reg_1126_pp0_iter14_reg;
        tmp_14_i_reg_1126_pp0_iter16_reg <= tmp_14_i_reg_1126_pp0_iter15_reg;
        tmp_14_i_reg_1126_pp0_iter17_reg <= tmp_14_i_reg_1126_pp0_iter16_reg;
        tmp_14_i_reg_1126_pp0_iter18_reg <= tmp_14_i_reg_1126_pp0_iter17_reg;
        tmp_14_i_reg_1126_pp0_iter19_reg <= tmp_14_i_reg_1126_pp0_iter18_reg;
        tmp_14_i_reg_1126_pp0_iter20_reg <= tmp_14_i_reg_1126_pp0_iter19_reg;
        tmp_14_i_reg_1126_pp0_iter21_reg <= tmp_14_i_reg_1126_pp0_iter20_reg;
        tmp_14_i_reg_1126_pp0_iter22_reg <= tmp_14_i_reg_1126_pp0_iter21_reg;
        tmp_14_i_reg_1126_pp0_iter23_reg <= tmp_14_i_reg_1126_pp0_iter22_reg;
        tmp_14_i_reg_1126_pp0_iter24_reg <= tmp_14_i_reg_1126_pp0_iter23_reg;
        tmp_14_i_reg_1126_pp0_iter25_reg <= tmp_14_i_reg_1126_pp0_iter24_reg;
        tmp_14_i_reg_1126_pp0_iter26_reg <= tmp_14_i_reg_1126_pp0_iter25_reg;
        tmp_14_i_reg_1126_pp0_iter3_reg <= tmp_14_i_reg_1126;
        tmp_14_i_reg_1126_pp0_iter4_reg <= tmp_14_i_reg_1126_pp0_iter3_reg;
        tmp_14_i_reg_1126_pp0_iter5_reg <= tmp_14_i_reg_1126_pp0_iter4_reg;
        tmp_14_i_reg_1126_pp0_iter6_reg <= tmp_14_i_reg_1126_pp0_iter5_reg;
        tmp_14_i_reg_1126_pp0_iter7_reg <= tmp_14_i_reg_1126_pp0_iter6_reg;
        tmp_14_i_reg_1126_pp0_iter8_reg <= tmp_14_i_reg_1126_pp0_iter7_reg;
        tmp_14_i_reg_1126_pp0_iter9_reg <= tmp_14_i_reg_1126_pp0_iter8_reg;
        tmp_1_i_reg_1061_pp0_iter10_reg <= tmp_1_i_reg_1061_pp0_iter9_reg;
        tmp_1_i_reg_1061_pp0_iter11_reg <= tmp_1_i_reg_1061_pp0_iter10_reg;
        tmp_1_i_reg_1061_pp0_iter12_reg <= tmp_1_i_reg_1061_pp0_iter11_reg;
        tmp_1_i_reg_1061_pp0_iter13_reg <= tmp_1_i_reg_1061_pp0_iter12_reg;
        tmp_1_i_reg_1061_pp0_iter14_reg <= tmp_1_i_reg_1061_pp0_iter13_reg;
        tmp_1_i_reg_1061_pp0_iter15_reg <= tmp_1_i_reg_1061_pp0_iter14_reg;
        tmp_1_i_reg_1061_pp0_iter16_reg <= tmp_1_i_reg_1061_pp0_iter15_reg;
        tmp_1_i_reg_1061_pp0_iter17_reg <= tmp_1_i_reg_1061_pp0_iter16_reg;
        tmp_1_i_reg_1061_pp0_iter18_reg <= tmp_1_i_reg_1061_pp0_iter17_reg;
        tmp_1_i_reg_1061_pp0_iter19_reg <= tmp_1_i_reg_1061_pp0_iter18_reg;
        tmp_1_i_reg_1061_pp0_iter20_reg <= tmp_1_i_reg_1061_pp0_iter19_reg;
        tmp_1_i_reg_1061_pp0_iter21_reg <= tmp_1_i_reg_1061_pp0_iter20_reg;
        tmp_1_i_reg_1061_pp0_iter22_reg <= tmp_1_i_reg_1061_pp0_iter21_reg;
        tmp_1_i_reg_1061_pp0_iter23_reg <= tmp_1_i_reg_1061_pp0_iter22_reg;
        tmp_1_i_reg_1061_pp0_iter24_reg <= tmp_1_i_reg_1061_pp0_iter23_reg;
        tmp_1_i_reg_1061_pp0_iter25_reg <= tmp_1_i_reg_1061_pp0_iter24_reg;
        tmp_1_i_reg_1061_pp0_iter26_reg <= tmp_1_i_reg_1061_pp0_iter25_reg;
        tmp_1_i_reg_1061_pp0_iter27_reg <= tmp_1_i_reg_1061_pp0_iter26_reg;
        tmp_1_i_reg_1061_pp0_iter28_reg <= tmp_1_i_reg_1061_pp0_iter27_reg;
        tmp_1_i_reg_1061_pp0_iter29_reg <= tmp_1_i_reg_1061_pp0_iter28_reg;
        tmp_1_i_reg_1061_pp0_iter2_reg <= tmp_1_i_reg_1061_pp0_iter1_reg;
        tmp_1_i_reg_1061_pp0_iter3_reg <= tmp_1_i_reg_1061_pp0_iter2_reg;
        tmp_1_i_reg_1061_pp0_iter4_reg <= tmp_1_i_reg_1061_pp0_iter3_reg;
        tmp_1_i_reg_1061_pp0_iter5_reg <= tmp_1_i_reg_1061_pp0_iter4_reg;
        tmp_1_i_reg_1061_pp0_iter6_reg <= tmp_1_i_reg_1061_pp0_iter5_reg;
        tmp_1_i_reg_1061_pp0_iter7_reg <= tmp_1_i_reg_1061_pp0_iter6_reg;
        tmp_1_i_reg_1061_pp0_iter8_reg <= tmp_1_i_reg_1061_pp0_iter7_reg;
        tmp_1_i_reg_1061_pp0_iter9_reg <= tmp_1_i_reg_1061_pp0_iter8_reg;
        tmp_6_i_reg_1151_pp0_iter10_reg <= tmp_6_i_reg_1151_pp0_iter9_reg;
        tmp_6_i_reg_1151_pp0_iter11_reg <= tmp_6_i_reg_1151_pp0_iter10_reg;
        tmp_6_i_reg_1151_pp0_iter12_reg <= tmp_6_i_reg_1151_pp0_iter11_reg;
        tmp_6_i_reg_1151_pp0_iter13_reg <= tmp_6_i_reg_1151_pp0_iter12_reg;
        tmp_6_i_reg_1151_pp0_iter14_reg <= tmp_6_i_reg_1151_pp0_iter13_reg;
        tmp_6_i_reg_1151_pp0_iter15_reg <= tmp_6_i_reg_1151_pp0_iter14_reg;
        tmp_6_i_reg_1151_pp0_iter16_reg <= tmp_6_i_reg_1151_pp0_iter15_reg;
        tmp_6_i_reg_1151_pp0_iter17_reg <= tmp_6_i_reg_1151_pp0_iter16_reg;
        tmp_6_i_reg_1151_pp0_iter18_reg <= tmp_6_i_reg_1151_pp0_iter17_reg;
        tmp_6_i_reg_1151_pp0_iter19_reg <= tmp_6_i_reg_1151_pp0_iter18_reg;
        tmp_6_i_reg_1151_pp0_iter20_reg <= tmp_6_i_reg_1151_pp0_iter19_reg;
        tmp_6_i_reg_1151_pp0_iter21_reg <= tmp_6_i_reg_1151_pp0_iter20_reg;
        tmp_6_i_reg_1151_pp0_iter22_reg <= tmp_6_i_reg_1151_pp0_iter21_reg;
        tmp_6_i_reg_1151_pp0_iter23_reg <= tmp_6_i_reg_1151_pp0_iter22_reg;
        tmp_6_i_reg_1151_pp0_iter24_reg <= tmp_6_i_reg_1151_pp0_iter23_reg;
        tmp_6_i_reg_1151_pp0_iter25_reg <= tmp_6_i_reg_1151_pp0_iter24_reg;
        tmp_6_i_reg_1151_pp0_iter26_reg <= tmp_6_i_reg_1151_pp0_iter25_reg;
        tmp_6_i_reg_1151_pp0_iter5_reg <= tmp_6_i_reg_1151;
        tmp_6_i_reg_1151_pp0_iter6_reg <= tmp_6_i_reg_1151_pp0_iter5_reg;
        tmp_6_i_reg_1151_pp0_iter7_reg <= tmp_6_i_reg_1151_pp0_iter6_reg;
        tmp_6_i_reg_1151_pp0_iter8_reg <= tmp_6_i_reg_1151_pp0_iter7_reg;
        tmp_6_i_reg_1151_pp0_iter9_reg <= tmp_6_i_reg_1151_pp0_iter8_reg;
        tmp_6_reg_1105_pp0_iter10_reg <= tmp_6_reg_1105_pp0_iter9_reg;
        tmp_6_reg_1105_pp0_iter11_reg <= tmp_6_reg_1105_pp0_iter10_reg;
        tmp_6_reg_1105_pp0_iter12_reg <= tmp_6_reg_1105_pp0_iter11_reg;
        tmp_6_reg_1105_pp0_iter13_reg <= tmp_6_reg_1105_pp0_iter12_reg;
        tmp_6_reg_1105_pp0_iter14_reg <= tmp_6_reg_1105_pp0_iter13_reg;
        tmp_6_reg_1105_pp0_iter15_reg <= tmp_6_reg_1105_pp0_iter14_reg;
        tmp_6_reg_1105_pp0_iter16_reg <= tmp_6_reg_1105_pp0_iter15_reg;
        tmp_6_reg_1105_pp0_iter17_reg <= tmp_6_reg_1105_pp0_iter16_reg;
        tmp_6_reg_1105_pp0_iter18_reg <= tmp_6_reg_1105_pp0_iter17_reg;
        tmp_6_reg_1105_pp0_iter19_reg <= tmp_6_reg_1105_pp0_iter18_reg;
        tmp_6_reg_1105_pp0_iter20_reg <= tmp_6_reg_1105_pp0_iter19_reg;
        tmp_6_reg_1105_pp0_iter21_reg <= tmp_6_reg_1105_pp0_iter20_reg;
        tmp_6_reg_1105_pp0_iter22_reg <= tmp_6_reg_1105_pp0_iter21_reg;
        tmp_6_reg_1105_pp0_iter23_reg <= tmp_6_reg_1105_pp0_iter22_reg;
        tmp_6_reg_1105_pp0_iter24_reg <= tmp_6_reg_1105_pp0_iter23_reg;
        tmp_6_reg_1105_pp0_iter25_reg <= tmp_6_reg_1105_pp0_iter24_reg;
        tmp_6_reg_1105_pp0_iter26_reg <= tmp_6_reg_1105_pp0_iter25_reg;
        tmp_6_reg_1105_pp0_iter27_reg <= tmp_6_reg_1105_pp0_iter26_reg;
        tmp_6_reg_1105_pp0_iter28_reg <= tmp_6_reg_1105_pp0_iter27_reg;
        tmp_6_reg_1105_pp0_iter29_reg <= tmp_6_reg_1105_pp0_iter28_reg;
        tmp_6_reg_1105_pp0_iter3_reg <= tmp_6_reg_1105;
        tmp_6_reg_1105_pp0_iter4_reg <= tmp_6_reg_1105_pp0_iter3_reg;
        tmp_6_reg_1105_pp0_iter5_reg <= tmp_6_reg_1105_pp0_iter4_reg;
        tmp_6_reg_1105_pp0_iter6_reg <= tmp_6_reg_1105_pp0_iter5_reg;
        tmp_6_reg_1105_pp0_iter7_reg <= tmp_6_reg_1105_pp0_iter6_reg;
        tmp_6_reg_1105_pp0_iter8_reg <= tmp_6_reg_1105_pp0_iter7_reg;
        tmp_6_reg_1105_pp0_iter9_reg <= tmp_6_reg_1105_pp0_iter8_reg;
        tmp_8_i_reg_1142_pp0_iter10_reg <= tmp_8_i_reg_1142_pp0_iter9_reg;
        tmp_8_i_reg_1142_pp0_iter11_reg <= tmp_8_i_reg_1142_pp0_iter10_reg;
        tmp_8_i_reg_1142_pp0_iter12_reg <= tmp_8_i_reg_1142_pp0_iter11_reg;
        tmp_8_i_reg_1142_pp0_iter13_reg <= tmp_8_i_reg_1142_pp0_iter12_reg;
        tmp_8_i_reg_1142_pp0_iter14_reg <= tmp_8_i_reg_1142_pp0_iter13_reg;
        tmp_8_i_reg_1142_pp0_iter15_reg <= tmp_8_i_reg_1142_pp0_iter14_reg;
        tmp_8_i_reg_1142_pp0_iter16_reg <= tmp_8_i_reg_1142_pp0_iter15_reg;
        tmp_8_i_reg_1142_pp0_iter17_reg <= tmp_8_i_reg_1142_pp0_iter16_reg;
        tmp_8_i_reg_1142_pp0_iter18_reg <= tmp_8_i_reg_1142_pp0_iter17_reg;
        tmp_8_i_reg_1142_pp0_iter19_reg <= tmp_8_i_reg_1142_pp0_iter18_reg;
        tmp_8_i_reg_1142_pp0_iter20_reg <= tmp_8_i_reg_1142_pp0_iter19_reg;
        tmp_8_i_reg_1142_pp0_iter21_reg <= tmp_8_i_reg_1142_pp0_iter20_reg;
        tmp_8_i_reg_1142_pp0_iter22_reg <= tmp_8_i_reg_1142_pp0_iter21_reg;
        tmp_8_i_reg_1142_pp0_iter23_reg <= tmp_8_i_reg_1142_pp0_iter22_reg;
        tmp_8_i_reg_1142_pp0_iter24_reg <= tmp_8_i_reg_1142_pp0_iter23_reg;
        tmp_8_i_reg_1142_pp0_iter25_reg <= tmp_8_i_reg_1142_pp0_iter24_reg;
        tmp_8_i_reg_1142_pp0_iter4_reg <= tmp_8_i_reg_1142;
        tmp_8_i_reg_1142_pp0_iter5_reg <= tmp_8_i_reg_1142_pp0_iter4_reg;
        tmp_8_i_reg_1142_pp0_iter6_reg <= tmp_8_i_reg_1142_pp0_iter5_reg;
        tmp_8_i_reg_1142_pp0_iter7_reg <= tmp_8_i_reg_1142_pp0_iter6_reg;
        tmp_8_i_reg_1142_pp0_iter8_reg <= tmp_8_i_reg_1142_pp0_iter7_reg;
        tmp_8_i_reg_1142_pp0_iter9_reg <= tmp_8_i_reg_1142_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_reg_1056 <= i_fu_334_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_1_i_reg_1061_pp0_iter26_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_lshr_f_i_reg_1180 <= {{grp_fu_1026_p3[35:1]}};
        tmp_reg_1175 <= grp_fu_1026_p3[32'd35];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_1_i_reg_1061_pp0_iter27_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_V_3_reg_1185 <= r_V_3_fu_1036_p2;
        tmp_26_i_reg_1191 <= tmp_26_i_fu_640_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_1_i_reg_1061_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sub_V_reg_1131 <= sub_V_fu_482_p3;
        tmp_10_i_reg_1120 <= tmp_10_i_fu_425_p2;
        tmp_14_i_reg_1126 <= tmp_14_i_fu_442_p2;
        tmp_2_load_2_min_1_1_reg_1114 <= tmp_2_load_2_min_1_1_fu_418_p3;
        tmp_6_reg_1105 <= tmp_6_fu_384_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_1_i_reg_1061_pp0_iter26_reg == 1'd1) & (ap_enable_reg_pp0_iter27 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        t_V_reg_1170 <= grp_fu_1026_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_1_i_reg_1061 <= tmp_1_i_fu_344_p2;
        tmp_1_i_reg_1061_pp0_iter1_reg <= tmp_1_i_reg_1061;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_1_i_reg_1061_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_6_i_reg_1151 <= tmp_6_i_fu_508_p2;
    end
end

always @ (*) begin
    if ((tmp_1_i_fu_344_p2 == 1'd0)) begin
        ap_condition_pp0_exit_iter0_state3 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_i_fu_329_p2 == 1'd0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_i_fu_329_p2 == 1'd0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_502_ce = 1'b1;
    end else begin
        grp_fu_502_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_516_ce = 1'b1;
    end else begin
        grp_fu_516_ce = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_1_i_reg_1061_pp0_iter29_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        p_dst_data_stream_0_V_blk_n = p_dst_data_stream_0_V_full_n;
    end else begin
        p_dst_data_stream_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((tmp_1_i_reg_1061_pp0_iter29_reg == 1'd1) & (ap_enable_reg_pp0_iter30 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_dst_data_stream_0_V_write = 1'b1;
    end else begin
        p_dst_data_stream_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_1_i_reg_1061_pp0_iter29_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        p_dst_data_stream_1_V_blk_n = p_dst_data_stream_1_V_full_n;
    end else begin
        p_dst_data_stream_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((tmp_1_i_reg_1061_pp0_iter29_reg == 1'd1) & (ap_enable_reg_pp0_iter30 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_dst_data_stream_1_V_write = 1'b1;
    end else begin
        p_dst_data_stream_1_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_1_i_reg_1061_pp0_iter29_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        p_dst_data_stream_2_V_blk_n = p_dst_data_stream_2_V_full_n;
    end else begin
        p_dst_data_stream_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((tmp_1_i_reg_1061_pp0_iter29_reg == 1'd1) & (ap_enable_reg_pp0_iter30 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_dst_data_stream_2_V_write = 1'b1;
    end else begin
        p_dst_data_stream_2_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_src_cols_V_blk_n = p_src_cols_V_empty_n;
    end else begin
        p_src_cols_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (p_src_cols_V_empty_n == 1'b0) | (p_src_rows_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_src_cols_V_read = 1'b1;
    end else begin
        p_src_cols_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_1_i_reg_1061 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_src_data_stream_0_V_blk_n = p_src_data_stream_0_V_empty_n;
    end else begin
        p_src_data_stream_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((tmp_1_i_reg_1061 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_src_data_stream_0_V_read = 1'b1;
    end else begin
        p_src_data_stream_0_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_1_i_reg_1061 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_src_data_stream_1_V_blk_n = p_src_data_stream_1_V_empty_n;
    end else begin
        p_src_data_stream_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((tmp_1_i_reg_1061 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_src_data_stream_1_V_read = 1'b1;
    end else begin
        p_src_data_stream_1_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_1_i_reg_1061 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_src_data_stream_2_V_blk_n = p_src_data_stream_2_V_empty_n;
    end else begin
        p_src_data_stream_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((tmp_1_i_reg_1061 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_src_data_stream_2_V_read = 1'b1;
    end else begin
        p_src_data_stream_2_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_src_rows_V_blk_n = p_src_rows_V_empty_n;
    end else begin
        p_src_rows_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (p_src_cols_V_empty_n == 1'b0) | (p_src_rows_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_src_rows_V_read = 1'b1;
    end else begin
        p_src_rows_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (p_src_cols_V_empty_n == 1'b0) | (p_src_rows_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (tmp_i_fu_329_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_1_i_fu_344_p2 == 1'd0)) & ~((ap_enable_reg_pp0_iter29 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter30 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter29 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter30 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_1_i_fu_344_p2 == 1'd0)))) begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign G_1_fu_373_p3 = ((tmp_22_1_i_fu_369_p2[0:0] === 1'b1) ? tmp_20_reg_1078 : R_tmp_2_load_2_i_reg_1099);

assign G_2_fu_406_p3 = ((tmp_25_1_i_fu_401_p2[0:0] === 1'b1) ? tmp_20_reg_1078 : R_tmp_2_load_i_fu_395_p3);

assign OP2_V_3_cast83_i_fu_764_p1 = r_V_3_reg_1185;

assign R_tmp_2_load_2_i_fu_361_p3 = ((tmp_22_i_fu_355_p2[0:0] === 1'b1) ? p_src_data_stream_0_V_dout : p_src_data_stream_2_V_dout);

assign R_tmp_2_load_i_fu_395_p3 = ((tmp_25_i_fu_391_p2[0:0] === 1'b1) ? tmp_19_reg_1070 : tmp_21_reg_1088);

assign Range1_all_ones_1_fu_858_p2 = ((tmp_7_fu_848_p4 == 10'd1023) ? 1'b1 : 1'b0);

assign Range1_all_ones_fu_752_p2 = ((p_Result_1_i_i_i_fu_742_p4 == 10'd1023) ? 1'b1 : 1'b0);

assign Range1_all_zeros_1_fu_864_p2 = ((tmp_7_fu_848_p4 == 10'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_fu_758_p2 = ((p_Result_1_i_i_i_fu_742_p4 == 10'd0) ? 1'b1 : 1'b0);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter30 == 1'b1) & (((tmp_1_i_reg_1061_pp0_iter29_reg == 1'd1) & (p_dst_data_stream_2_V_full_n == 1'b0)) | ((tmp_1_i_reg_1061_pp0_iter29_reg == 1'd1) & (p_dst_data_stream_1_V_full_n == 1'b0)) | ((tmp_1_i_reg_1061_pp0_iter29_reg == 1'd1) & (p_dst_data_stream_0_V_full_n == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((tmp_1_i_reg_1061 == 1'd1) & (p_src_data_stream_2_V_empty_n == 1'b0)) | ((tmp_1_i_reg_1061 == 1'd1) & (p_src_data_stream_1_V_empty_n == 1'b0)) | ((tmp_1_i_reg_1061 == 1'd1) & (p_src_data_stream_0_V_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter30 == 1'b1) & (((tmp_1_i_reg_1061_pp0_iter29_reg == 1'd1) & (p_dst_data_stream_2_V_full_n == 1'b0)) | ((tmp_1_i_reg_1061_pp0_iter29_reg == 1'd1) & (p_dst_data_stream_1_V_full_n == 1'b0)) | ((tmp_1_i_reg_1061_pp0_iter29_reg == 1'd1) & (p_dst_data_stream_0_V_full_n == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((tmp_1_i_reg_1061 == 1'd1) & (p_src_data_stream_2_V_empty_n == 1'b0)) | ((tmp_1_i_reg_1061 == 1'd1) & (p_src_data_stream_1_V_empty_n == 1'b0)) | ((tmp_1_i_reg_1061 == 1'd1) & (p_src_data_stream_0_V_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter30 == 1'b1) & (((tmp_1_i_reg_1061_pp0_iter29_reg == 1'd1) & (p_dst_data_stream_2_V_full_n == 1'b0)) | ((tmp_1_i_reg_1061_pp0_iter29_reg == 1'd1) & (p_dst_data_stream_1_V_full_n == 1'b0)) | ((tmp_1_i_reg_1061_pp0_iter29_reg == 1'd1) & (p_dst_data_stream_0_V_full_n == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((tmp_1_i_reg_1061 == 1'd1) & (p_src_data_stream_2_V_empty_n == 1'b0)) | ((tmp_1_i_reg_1061 == 1'd1) & (p_src_data_stream_1_V_empty_n == 1'b0)) | ((tmp_1_i_reg_1061 == 1'd1) & (p_src_data_stream_0_V_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (p_src_cols_V_empty_n == 1'b0) | (p_src_rows_V_empty_n == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state10_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter29 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state33_pp0_stage0_iter30 = (((tmp_1_i_reg_1061_pp0_iter29_reg == 1'd1) & (p_dst_data_stream_2_V_full_n == 1'b0)) | ((tmp_1_i_reg_1061_pp0_iter29_reg == 1'd1) & (p_dst_data_stream_1_V_full_n == 1'b0)) | ((tmp_1_i_reg_1061_pp0_iter29_reg == 1'd1) & (p_dst_data_stream_0_V_full_n == 1'b0)));
end

assign ap_block_state3_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1 = (((tmp_1_i_reg_1061 == 1'd1) & (p_src_data_stream_2_V_empty_n == 1'b0)) | ((tmp_1_i_reg_1061 == 1'd1) & (p_src_data_stream_1_V_empty_n == 1'b0)) | ((tmp_1_i_reg_1061 == 1'd1) & (p_src_data_stream_0_V_empty_n == 1'b0)));
end

assign ap_block_state5_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_p_0193_0_i_i_reg_303 = 'bx;

assign ap_phi_reg_pp0_iter0_p_093_0_i_i_reg_314 = 'bx;

assign brmerge_i_i79_i_fu_997_p2 = (p_39_demorgan_i_not_i_1_fu_992_p2 | neg_src_not_i_i76_i_fu_982_p2);

assign brmerge_i_i_i_fu_938_p2 = (p_39_demorgan_i_not_i_fu_932_p2 | neg_src_not_i_i_i_fu_920_p2);

assign brmerge_i_i_not_i_i7_fu_987_p2 = (p_39_demorgan_i_i_i_reg_1244 & neg_src_not_i_i76_i_fu_982_p2);

assign brmerge_i_i_not_i_i_s_fu_926_p2 = (p_39_demorgan_i_i_i_i_fu_910_p2 & neg_src_not_i_i_i_fu_920_p2);

assign carry_1_fu_842_p2 = (tmp_1_i_i_i_fu_836_p2 & tmp_15_fu_814_p3);

assign carry_fu_736_p2 = (tmp_7_i_i_i_fu_730_p2 & tmp_11_fu_708_p3);

assign deleted_zeros_1_fu_870_p3 = ((carry_1_fu_842_p2[0:0] === 1'b1) ? Range1_all_ones_1_fu_858_p2 : Range1_all_zeros_1_fu_864_p2);

assign deleted_zeros_fu_890_p3 = ((carry_reg_1209[0:0] === 1'b1) ? Range1_all_ones_reg_1215 : Range1_all_zeros_reg_1221);

assign diff_fu_490_p2 = (tmp_6_reg_1105 - tmp_2_load_2_min_1_1_reg_1114);

assign grp_fu_1026_p0 = grp_fu_1026_p00;

assign grp_fu_1026_p00 = ap_phi_reg_pp0_iter27_p_0193_0_i_i_reg_303;

assign grp_fu_1026_p2 = grp_fu_1026_p20;

assign grp_fu_1026_p20 = p_Val2_s_fu_541_p3;

assign grp_fu_502_p1 = grp_fu_502_p10;

assign grp_fu_502_p10 = diff_fu_490_p2;

assign grp_fu_516_p1 = grp_fu_516_p10;

assign grp_fu_516_p10 = tmp_6_reg_1105_pp0_iter3_reg;

assign i_cast_i_fu_325_p1 = i_i_reg_281;

assign i_fu_334_p2 = (i_i_reg_281 + 31'd1);

assign j_cast_i_fu_340_p1 = j_i_reg_292;

assign j_fu_349_p2 = (j_i_reg_292 + 31'd1);

assign neg_src_3_fu_905_p2 = (tmp_8_i_i_i_fu_899_p2 & signbit_reg_1196);

assign neg_src_fu_972_p2 = (tmp_2_i_i_i_fu_967_p2 & signbit_1_reg_1226);

assign neg_src_not_i_i76_i_fu_982_p2 = (signbit_1_not_fu_977_p2 | p_38_i_i_i73_i_reg_1238);

assign neg_src_not_i_i_i_fu_920_p2 = (signbit_not_fu_915_p2 | p_38_i_i_i_i_fu_895_p2);

assign p_38_i_i_i73_i_fu_878_p2 = (carry_1_fu_842_p2 & Range1_all_ones_1_fu_858_p2);

assign p_38_i_i_i_i_fu_895_p2 = (carry_reg_1209 & Range1_all_ones_reg_1215);

assign p_39_demorgan_i_i_i_fu_884_p2 = (signbit_1_fu_784_p3 | deleted_zeros_1_fu_870_p3);

assign p_39_demorgan_i_i_i_i_fu_910_p2 = (signbit_reg_1196 | deleted_zeros_fu_890_p3);

assign p_39_demorgan_i_not_i_1_fu_992_p2 = (p_39_demorgan_i_i_i_reg_1244 ^ 1'd1);

assign p_39_demorgan_i_not_i_fu_932_p2 = (p_39_demorgan_i_i_i_i_fu_910_p2 ^ 1'd1);

assign p_Result_1_i_i_i_fu_742_p4 = {{p_Val2_2_fu_672_p2[36:27]}};

assign p_Val2_1_fu_647_p1 = $signed(tmp_26_i_reg_1191);

assign p_Val2_2_fu_672_p2 = ($signed(tmp_2_cast_cast_fu_664_p3) + $signed(p_Val2_1_fu_647_p1));

assign p_Val2_3_fu_686_p4 = {{p_Val2_2_fu_672_p2[26:19]}};

assign p_Val2_4_fu_716_p2 = (p_Val2_3_fu_686_p4 + tmp_3_i_i_i_fu_704_p1);

assign p_Val2_7_fu_792_p4 = {{r_V_4_fu_778_p2[26:19]}};

assign p_Val2_8_fu_822_p2 = (p_Val2_7_fu_792_p4 + tmp_6_i_i_i_fu_810_p1);

assign p_Val2_s_fu_541_p3 = {{tmp_5_fu_533_p3}, {19'd0}};

assign p_dst_data_stream_0_V_din = ((brmerge_i_i_i_fu_938_p2[0:0] === 1'b1) ? p_mux_i_i_i_fu_944_p3 : p_i_i_i_fu_951_p3);

assign p_dst_data_stream_1_V_din = ((brmerge_i_i79_i_fu_997_p2[0:0] === 1'b1) ? p_mux_i_i80_i_fu_1003_p3 : p_i_i81_i_fu_1010_p3);

assign p_dst_data_stream_2_V_din = tmp_6_reg_1105_pp0_iter29_reg;

assign p_i_i81_i_fu_1010_p3 = ((neg_src_fu_972_p2[0:0] === 1'b1) ? 8'd0 : p_Val2_8_reg_1232);

assign p_i_i_i_fu_951_p3 = ((neg_src_3_fu_905_p2[0:0] === 1'b1) ? 8'd0 : p_Val2_4_reg_1203);

assign p_lshr_i_fu_617_p4 = {{p_neg_i_fu_612_p2[35:1]}};

assign p_mux_i_i80_i_fu_1003_p3 = ((brmerge_i_i_not_i_i7_fu_987_p2[0:0] === 1'b1) ? p_Val2_8_reg_1232 : 8'd255);

assign p_mux_i_i_i_fu_944_p3 = ((brmerge_i_i_not_i_i_s_fu_926_p2[0:0] === 1'b1) ? p_Val2_4_reg_1203 : 8'd255);

assign p_neg_i_fu_612_p2 = ($signed(36'd0) - $signed(t_V_reg_1170));

assign p_neg_t_i_fu_631_p2 = (36'd0 - tmp_8_fu_627_p1);

assign p_shl4_cast_i_fu_571_p1 = $signed(p_shl4_i_fu_564_p3);

assign p_shl4_i_fu_564_p3 = {{sub_V_reg_1131_pp0_iter26_reg}, {2'd0}};

assign p_shl5_cast_i_fu_774_p1 = p_shl5_i_fu_767_p3;

assign p_shl5_i_fu_767_p3 = {{r_V_3_reg_1185}, {8'd0}};

assign p_shl_cast_i_fu_560_p1 = $signed(p_shl_i_fu_553_p3);

assign p_shl_i_fu_553_p3 = {{sub_V_reg_1131_pp0_iter26_reg}, {6'd0}};

assign r_V_3_fu_1036_p0 = r_V_3_fu_1036_p00;

assign r_V_3_fu_1036_p00 = ap_phi_reg_pp0_iter28_p_093_0_i_i_reg_314;

assign r_V_3_fu_1036_p1 = r_V_3_fu_1036_p10;

assign r_V_3_fu_1036_p10 = diff_reg_1137_pp0_iter27_reg;

assign r_V_4_fu_778_p2 = (p_shl5_cast_i_fu_774_p1 - OP2_V_3_cast83_i_fu_764_p1);

assign r_V_fu_650_p2 = ($signed(p_Val2_1_fu_647_p1) + $signed(37'd262144));

assign r_V_i_fu_575_p2 = ($signed(p_shl_cast_i_fu_560_p1) - $signed(p_shl4_cast_i_fu_571_p1));

assign sel_tmp1_fu_470_p2 = (tmp_10_i_fu_425_p2 ^ 1'd1);

assign sel_tmp2_fu_476_p2 = (tmp_14_i_fu_442_p2 & sel_tmp1_fu_470_p2);

assign sel_tmp_fu_462_p3 = ((tmp_10_i_fu_425_p2[0:0] === 1'b1) ? tmp_13_i_fu_436_p2 : tmp_20_i_fu_456_p2);

assign signbit_1_fu_784_p3 = r_V_4_fu_778_p2[32'd36];

assign signbit_1_not_fu_977_p2 = (signbit_1_reg_1226 ^ 1'd1);

assign signbit_not_fu_915_p2 = (signbit_reg_1196 ^ 1'd1);

assign sub_V_fu_482_p3 = ((sel_tmp2_fu_476_p2[0:0] === 1'b1) ? tmp_17_i_fu_450_p2 : sel_tmp_fu_462_p3);

assign tmp_10_fu_696_p3 = p_Val2_2_fu_672_p2[32'd18];

assign tmp_10_i_fu_425_p2 = ((tmp_6_fu_384_p3 == tmp_19_reg_1070) ? 1'b1 : 1'b0);

assign tmp_11_fu_708_p3 = p_Val2_2_fu_672_p2[32'd26];

assign tmp_11_i_fu_430_p1 = tmp_20_reg_1078;

assign tmp_12_fu_722_p3 = p_Val2_4_fu_716_p2[32'd7];

assign tmp_12_i_fu_433_p1 = tmp_21_reg_1088;

assign tmp_13_i_fu_436_p2 = (tmp_11_i_fu_430_p1 - tmp_12_i_fu_433_p1);

assign tmp_14_fu_802_p3 = r_V_4_fu_778_p2[32'd18];

assign tmp_14_i_fu_442_p2 = ((tmp_6_fu_384_p3 == tmp_20_reg_1078) ? 1'b1 : 1'b0);

assign tmp_15_fu_814_p3 = r_V_4_fu_778_p2[32'd26];

assign tmp_16_fu_828_p3 = p_Val2_8_fu_822_p2[32'd7];

assign tmp_16_i_fu_447_p1 = tmp_19_reg_1070;

assign tmp_17_i_fu_450_p2 = (tmp_12_i_fu_433_p1 - tmp_16_i_fu_447_p1);

assign tmp_1_fu_522_p2 = (tmp_14_i_reg_1126_pp0_iter26_reg | tmp_10_i_reg_1120_pp0_iter26_reg);

assign tmp_1_i_fu_344_p2 = (($signed(j_cast_i_fu_340_p1) < $signed(cols_reg_1042)) ? 1'b1 : 1'b0);

assign tmp_1_i_i_i_fu_836_p2 = (tmp_16_fu_828_p3 ^ 1'd1);

assign tmp_20_i_fu_456_p2 = (tmp_16_i_fu_447_p1 - tmp_11_i_fu_430_p1);

assign tmp_22_1_i_fu_369_p2 = ((tmp_20_reg_1078 > R_tmp_2_load_2_i_reg_1099) ? 1'b1 : 1'b0);

assign tmp_22_2_i_fu_379_p2 = ((tmp_21_reg_1088 > G_1_fu_373_p3) ? 1'b1 : 1'b0);

assign tmp_22_i_fu_355_p2 = ((p_src_data_stream_0_V_dout > p_src_data_stream_2_V_dout) ? 1'b1 : 1'b0);

assign tmp_25_1_i_fu_401_p2 = ((tmp_20_reg_1078 < R_tmp_2_load_i_fu_395_p3) ? 1'b1 : 1'b0);

assign tmp_25_2_i_fu_413_p2 = ((tmp_21_reg_1088 < G_2_fu_406_p3) ? 1'b1 : 1'b0);

assign tmp_25_i_fu_391_p2 = ((tmp_19_reg_1070 < tmp_21_reg_1088) ? 1'b1 : 1'b0);

assign tmp_26_i_fu_640_p3 = ((tmp_reg_1175[0:0] === 1'b1) ? p_neg_t_i_fu_631_p2 : tmp_9_fu_637_p1);

assign tmp_2_cast1_fu_526_p3 = ((tmp_10_i_reg_1120_pp0_iter26_reg[0:0] === 1'b1) ? 8'd0 : 8'd120);

assign tmp_2_cast_cast_fu_664_p3 = ((tmp_3_fu_656_p3[0:0] === 1'b1) ? 37'd94371840 : 37'd0);

assign tmp_2_i_i_i_fu_967_p2 = (p_38_i_i_i73_i_reg_1238 ^ 1'd1);

assign tmp_2_load_2_min_1_1_fu_418_p3 = ((tmp_25_2_i_fu_413_p2[0:0] === 1'b1) ? tmp_21_reg_1088 : G_2_fu_406_p3);

assign tmp_3_fu_656_p3 = r_V_fu_650_p2[32'd36];

assign tmp_3_i_i_i_fu_704_p1 = tmp_10_fu_696_p3;

assign tmp_5_fu_533_p3 = ((tmp_1_fu_522_p2[0:0] === 1'b1) ? tmp_2_cast1_fu_526_p3 : 8'd240);

assign tmp_6_fu_384_p3 = ((tmp_22_2_i_fu_379_p2[0:0] === 1'b1) ? tmp_21_reg_1088 : G_1_fu_373_p3);

assign tmp_6_i_fu_508_p2 = ((tmp_6_reg_1105_pp0_iter3_reg == 8'd0) ? 1'b1 : 1'b0);

assign tmp_6_i_i_i_fu_810_p1 = tmp_14_fu_802_p3;

assign tmp_7_fu_848_p4 = {{r_V_4_fu_778_p2[36:27]}};

assign tmp_7_i_i_i_fu_730_p2 = (tmp_12_fu_722_p3 ^ 1'd1);

assign tmp_8_fu_627_p1 = p_lshr_i_fu_617_p4;

assign tmp_8_i_fu_494_p2 = ((tmp_6_reg_1105 == tmp_2_load_2_min_1_1_reg_1114) ? 1'b1 : 1'b0);

assign tmp_8_i_i_i_fu_899_p2 = (p_38_i_i_i_i_fu_895_p2 ^ 1'd1);

assign tmp_9_fu_637_p1 = p_lshr_f_i_reg_1180;

assign tmp_i_fu_329_p2 = (($signed(i_cast_i_fu_325_p1) < $signed(rows_reg_1047)) ? 1'b1 : 1'b0);

endmodule //CvtColor
