{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1627588497408 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1627588497408 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 30 05:54:57 2021 " "Processing started: Fri Jul 30 05:54:57 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1627588497408 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1627588497408 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clock_enable_divider -c clock_enable_divider --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off clock_enable_divider -c clock_enable_divider --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1627588497408 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1627588498018 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1627588498018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mattz/onedrive/deakin/comp sci/2021/t2/sit329/assignments/week_3/project/clock_enable_divider/hdl/clock_enable_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mattz/onedrive/deakin/comp sci/2021/t2/sit329/assignments/week_3/project/clock_enable_divider/hdl/clock_enable_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_enable_divider " "Found entity 1: clock_enable_divider" {  } { { "../hdl/clock_enable_divider.v" "" { Text "C:/Users/mattz/OneDrive/Deakin/Comp Sci/2021/T2/SIT329/Assignments/Week_3/project/clock_enable_divider/hdl/clock_enable_divider.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627588506385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1627588506385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mattz/onedrive/deakin/comp sci/2021/t2/sit329/assignments/week_3/project/clock_enable_divider/testbench/clock_enable_divider_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mattz/onedrive/deakin/comp sci/2021/t2/sit329/assignments/week_3/project/clock_enable_divider/testbench/clock_enable_divider_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_enable_divider_tb " "Found entity 1: clock_enable_divider_tb" {  } { { "../testbench/clock_enable_divider_tb.v" "" { Text "C:/Users/mattz/OneDrive/Deakin/Comp Sci/2021/T2/SIT329/Assignments/Week_3/project/clock_enable_divider/testbench/clock_enable_divider_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627588506387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1627588506387 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "clock_enable_divider " "Elaborating entity \"clock_enable_divider\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1627588506417 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 clock_enable_divider.v(19) " "Verilog HDL assignment warning at clock_enable_divider.v(19): truncated value with size 32 to match size of target (2)" {  } { { "../hdl/clock_enable_divider.v" "" { Text "C:/Users/mattz/OneDrive/Deakin/Comp Sci/2021/T2/SIT329/Assignments/Week_3/project/clock_enable_divider/hdl/clock_enable_divider.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1627588506418 "|clock_enable_divider"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4763 " "Peak virtual memory: 4763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1627588506477 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 30 05:55:06 2021 " "Processing ended: Fri Jul 30 05:55:06 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1627588506477 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1627588506477 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1627588506477 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1627588506477 ""}
