

================================================================
== Vitis HLS Report for 'compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4'
================================================================
* Date:           Mon Dec 20 18:46:15 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.107 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      367|      367|  1.468 us|  1.468 us|  367|  367|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_432_3_VITIS_LOOP_433_4  |      365|      365|         6|          1|          1|   361|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|      112|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       86|    -|
|Register             |        -|     -|       66|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|       66|      198|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +------------------------------------+-------------------------------+--------------+
    |              Instance              |             Module            |  Expression  |
    +------------------------------------+-------------------------------+--------------+
    |mac_muladd_5ns_7ns_5ns_12_4_1_U678  |mac_muladd_5ns_7ns_5ns_12_4_1  |  i0 * i1 + i2|
    +------------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln432_1_fu_117_p2     |         +|   0|  0|  16|           9|           1|
    |add_ln432_fu_129_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln433_fu_161_p2       |         +|   0|  0|  12|           5|           1|
    |icmp_ln432_fu_111_p2      |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln433_fu_135_p2      |      icmp|   0|  0|   9|           5|           5|
    |icmp_ln434_fu_190_p2      |      icmp|   0|  0|  20|          32|           1|
    |icmp_ln436_fu_196_p2      |      icmp|   0|  0|  20|          32|           1|
    |select_ln432_1_fu_149_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln432_fu_141_p3    |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 112|         100|          27|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |   9|          2|    5|         10|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    9|         18|
    |ap_sig_allocacmp_j_load               |   9|          2|    5|         10|
    |connectivity_mask_final_d1            |  14|          3|   32|         96|
    |i_fu_54                               |   9|          2|    5|         10|
    |indvar_flatten_fu_58                  |   9|          2|    9|         18|
    |j_fu_50                               |   9|          2|    5|         10|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  86|         19|   72|        176|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------+----+----+-----+-----------+
    |                        Name                        | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                           |   1|   0|    1|          0|
    |ap_done_reg                                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg                    |   1|   0|    1|          0|
    |connectivity_mask_final_addr_reg_256                |  12|   0|   14|          2|
    |connectivity_mask_final_addr_reg_256_pp0_iter4_reg  |  12|   0|   14|          2|
    |i_fu_54                                             |   5|   0|    5|          0|
    |icmp_ln434_reg_261                                  |   1|   0|    1|          0|
    |icmp_ln436_reg_265                                  |   1|   0|    1|          0|
    |indvar_flatten_fu_58                                |   9|   0|    9|          0|
    |j_fu_50                                             |   5|   0|    5|          0|
    |select_ln432_reg_236                                |   5|   0|    5|          0|
    |select_ln432_reg_236_pp0_iter1_reg                  |   5|   0|    5|          0|
    +----------------------------------------------------+----+----+-----+-----------+
    |Total                                               |  66|   0|   70|          4|
    +----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |                             Source Object                            |    C Type    |
+----------------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|  compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|  compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|  compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|  compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|  compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|  compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4|  return value|
|connectivity_mask_final_address1  |  out|   14|   ap_memory|                                               connectivity_mask_final|         array|
|connectivity_mask_final_ce1       |  out|    1|   ap_memory|                                               connectivity_mask_final|         array|
|connectivity_mask_final_we1       |  out|    1|   ap_memory|                                               connectivity_mask_final|         array|
|connectivity_mask_final_d1        |  out|   32|   ap_memory|                                               connectivity_mask_final|         array|
|connectivity_mask_address0        |  out|   14|   ap_memory|                                                     connectivity_mask|         array|
|connectivity_mask_ce0             |  out|    1|   ap_memory|                                                     connectivity_mask|         array|
|connectivity_mask_q0              |   in|   32|   ap_memory|                                                     connectivity_mask|         array|
+----------------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+

