<!doctype html>
<html>
<head>
<title>DTPR4 (DDR_PHY) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___ddr_phy.html")>DDR_PHY Module</a> &gt; DTPR4 (DDR_PHY) Register</p><h1>DTPR4 (DDR_PHY) Register</h1>
<h2>DTPR4 (DDR_PHY) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>DTPR4</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000120</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FD080120 (DDR_PHY)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x01C02B10</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>DRAM Timing Parameters Register 4</td></tr>
</table>
<p></p>
<h2>DTPR4 (DDR_PHY) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">31:30</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>Return zeroes on reads.</td></tr>
<tr valign=top><td>tAOND_tAOFD</td><td class="center">29:28</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>ODT turn-on/turn-off delays. The delays are in clock cycles. Valid values<br/>are:<br/>2b00 = 2/2.5<br/>2b01 = 3/3.5<br/>2b10 = 4/4.5<br/>2b11 = 5/5.5</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">27:26</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>Return zeroes on reads.</td></tr>
<tr valign=top><td>tRFC</td><td class="center">25:16</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1C0</td><td>Refresh-to-Refresh: Indicates the minimum time, in clock cycles,<br/>between two refresh commands or between a refresh and an active<br/>command. This is derived from the minimum refresh interval from the<br/>datasheet, tRFC(min), divided by the clock cycle time. The default<br/>number of clock cycles is for the largest JEDEC tRFC(min) parameter<br/>value supported.<br/>Larger values give more conservative command-to-command timings.</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">15:14</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>Return zeroes on reads.</td></tr>
<tr valign=top><td>tWLO</td><td class="center">13:8</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x2B</td><td>Write leveling output delay: Number of clock cycles from when write<br/>leveling DQS is driven high by the control block to when the results from<br/>the SDRAM on DQ is sampled by the control block. This must include<br/>the SDRAM tWLO timing parameter plus the round trip delay from<br/>control block to SDRAM back to control block.<br/>Larger values give more conservative command-to-command timings.</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center"> 7:5</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>Return zeroes on reads.</td></tr>
<tr valign=top><td>tXP</td><td class="center"> 4:0</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x10</td><td>Power down exit delay. The minimum time between a power down exit<br/>command and any other command. This parameter must be set to the<br/>maximum of the various minimum power down exit delay parameters<br/>specified in the SDRAM datasheet, i.e. max(tXP, tXPDLL) for DDR3.<br/>For DDR4 and LPDDR3, set this to tXP as specified in the SDRAM data<br/>sheet.<br/>Valid values are 2 to 31.<br/>For LPDDR4 mode, program this value to tXP as specified in the<br/>SDRAM datasheet.<br/>This register field is also used for tCKEHCS - Valid CS Requirement after<br/>CKE Input High timing parameter in LPDDR4 mode<br/>Note: For LPDDR4, additional offset of +3 tCK must be added to the<br/>value calculated for the corresponding speed grade.<br/>Larger values give more conservative command-to-command timings.</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>