

================================================================
== Vitis HLS Report for 'test_Pipeline_VITIS_LOOP_67_7'
================================================================
* Date:           Thu May  9 22:18:29 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D6
* Solution:       comb_42 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.894 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_67_7  |        3|        3|         3|          1|          1|     2|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    5877|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|   416|       0|    2086|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     108|    -|
|Register         |        -|     -|    3009|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|   416|    3009|    8071|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    16|      ~0|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |          Instance          |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |mul_64ns_64ns_128_1_1_U84   |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U85   |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U86   |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U87   |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U88   |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U89   |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U90   |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U91   |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U92   |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U93   |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U94   |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U95   |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U96   |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U97   |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U98   |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U99   |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U100  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U101  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U102  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U103  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U104  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U105  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U106  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U107  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U108  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U109  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mux_5_3_64_1_1_U111         |mux_5_3_64_1_1         |        0|   0|  0|  26|    0|
    |mux_5_3_64_1_1_U112         |mux_5_3_64_1_1         |        0|   0|  0|  26|    0|
    |mux_5_3_64_1_1_U117         |mux_5_3_64_1_1         |        0|   0|  0|  26|    0|
    |mux_5_3_64_1_1_U122         |mux_5_3_64_1_1         |        0|   0|  0|  26|    0|
    |mux_5_3_64_1_1_U127         |mux_5_3_64_1_1         |        0|   0|  0|  26|    0|
    |mux_8_3_64_1_1_U110         |mux_8_3_64_1_1         |        0|   0|  0|  43|    0|
    |mux_8_3_64_1_1_U116         |mux_8_3_64_1_1         |        0|   0|  0|  43|    0|
    |mux_8_3_64_1_1_U121         |mux_8_3_64_1_1         |        0|   0|  0|  43|    0|
    |mux_8_3_64_1_1_U126         |mux_8_3_64_1_1         |        0|   0|  0|  43|    0|
    |mux_9_4_64_1_1_U113         |mux_9_4_64_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_64_1_1_U114         |mux_9_4_64_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_64_1_1_U115         |mux_9_4_64_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_64_1_1_U118         |mux_9_4_64_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_64_1_1_U119         |mux_9_4_64_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_64_1_1_U120         |mux_9_4_64_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_64_1_1_U123         |mux_9_4_64_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_64_1_1_U124         |mux_9_4_64_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_64_1_1_U125         |mux_9_4_64_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_64_1_1_U128         |mux_9_4_64_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_64_1_1_U129         |mux_9_4_64_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_64_1_1_U130         |mux_9_4_64_1_1         |        0|   0|  0|  49|    0|
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |Total                       |                       |        0| 416|  0|2086|    0|
    +----------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln67_fu_810_p2         |         +|   0|  0|   12|           4|           4|
    |add_ln80_10_fu_1582_p2     |         +|   0|  0|  128|         128|         128|
    |add_ln80_11_fu_1586_p2     |         +|   0|  0|  128|         128|         128|
    |add_ln80_12_fu_1315_p2     |         +|   0|  0|  135|         128|         128|
    |add_ln80_13_fu_1321_p2     |         +|   0|  0|  135|         128|         128|
    |add_ln80_14_fu_1592_p2     |         +|   0|  0|  128|         128|         128|
    |add_ln80_15_fu_1596_p2     |         +|   0|  0|  128|         128|         128|
    |add_ln80_16_fu_1379_p2     |         +|   0|  0|  135|         128|         128|
    |add_ln80_17_fu_1385_p2     |         +|   0|  0|  135|         128|         128|
    |add_ln80_18_fu_1602_p2     |         +|   0|  0|  128|         128|         128|
    |add_ln80_19_fu_1606_p2     |         +|   0|  0|  128|         128|         128|
    |add_ln80_1_fu_1207_p2      |         +|   0|  0|  135|         128|         128|
    |add_ln80_20_fu_1449_p2     |         +|   0|  0|  135|         128|         128|
    |add_ln80_21_fu_1612_p2     |         +|   0|  0|  128|         128|         128|
    |add_ln80_22_fu_1616_p2     |         +|   0|  0|  128|         128|         128|
    |add_ln80_23_fu_1622_p2     |         +|   0|  0|  128|         128|         128|
    |add_ln80_24_fu_1626_p2     |         +|   0|  0|  128|         128|         128|
    |add_ln80_25_fu_1644_p2     |         +|   0|  0|  135|         128|         128|
    |add_ln80_2_fu_1562_p2      |         +|   0|  0|  128|         128|         128|
    |add_ln80_3_fu_1566_p2      |         +|   0|  0|  128|         128|         128|
    |add_ln80_4_fu_1226_p2      |         +|   0|  0|  135|         128|         128|
    |add_ln80_5_fu_1232_p2      |         +|   0|  0|  135|         128|         128|
    |add_ln80_6_fu_1572_p2      |         +|   0|  0|  128|         128|         128|
    |add_ln80_7_fu_1576_p2      |         +|   0|  0|  128|         128|         128|
    |add_ln80_8_fu_1264_p2      |         +|   0|  0|  135|         128|         128|
    |add_ln80_9_fu_1270_p2      |         +|   0|  0|  135|         128|         128|
    |add_ln80_fu_1201_p2        |         +|   0|  0|  135|         128|         128|
    |add_ln81_fu_556_p2         |         +|   0|  0|   12|           4|           2|
    |empty_30_fu_680_p2         |         +|   0|  0|   12|           4|           3|
    |empty_31_fu_750_p2         |         +|   0|  0|   12|           4|           3|
    |empty_fu_620_p2            |         +|   0|  0|   12|           4|           2|
    |sub_ln77_10_fu_1458_p2     |         -|   0|  0|   12|           4|           4|
    |sub_ln77_1_fu_582_p2       |         -|   0|  0|   12|           4|           4|
    |sub_ln77_2_fu_598_p2       |         -|   0|  0|   12|           4|           4|
    |sub_ln77_3_fu_636_p2       |         -|   0|  0|   12|           4|           4|
    |sub_ln77_4_fu_652_p2       |         -|   0|  0|   12|           4|           4|
    |sub_ln77_6_fu_696_p2       |         -|   0|  0|   12|           4|           4|
    |sub_ln77_7_fu_722_p2       |         -|   0|  0|   12|           4|           4|
    |sub_ln77_9_fu_776_p2       |         -|   0|  0|   12|           4|           4|
    |sub_ln77_fu_566_p2         |         -|   0|  0|   12|           4|           4|
    |tmp_12_fu_1029_p10         |         -|   0|  0|   12|           4|           4|
    |tmp_18_fu_1138_p10         |         -|   0|  0|   12|           4|           4|
    |tmp_26_fu_1518_p10         |         -|   0|  0|   12|           4|           4|
    |and_ln80_10_fu_1417_p2     |       and|   0|  0|  128|         128|         128|
    |and_ln80_11_fu_1430_p2     |       and|   0|  0|  128|         128|         128|
    |and_ln80_12_fu_1443_p2     |       and|   0|  0|  128|         128|         128|
    |and_ln80_13_fu_1490_p2     |       and|   0|  0|  128|         128|         128|
    |and_ln80_14_fu_1503_p2     |       and|   0|  0|  128|         128|         128|
    |and_ln80_15_fu_1639_p2     |       and|   0|  0|  128|         128|         128|
    |and_ln80_1_fu_1245_p2      |       and|   0|  0|  128|         128|         128|
    |and_ln80_2_fu_1258_p2      |       and|   0|  0|  128|         128|         128|
    |and_ln80_3_fu_1283_p2      |       and|   0|  0|  128|         128|         128|
    |and_ln80_4_fu_1296_p2      |       and|   0|  0|  128|         128|         128|
    |and_ln80_5_fu_1309_p2      |       and|   0|  0|  128|         128|         128|
    |and_ln80_6_fu_1334_p2      |       and|   0|  0|  128|         128|         128|
    |and_ln80_7_fu_1347_p2      |       and|   0|  0|  128|         128|         128|
    |and_ln80_8_fu_1360_p2      |       and|   0|  0|  128|         128|         128|
    |and_ln80_9_fu_1373_p2      |       and|   0|  0|  128|         128|         128|
    |and_ln80_fu_1220_p2        |       and|   0|  0|  128|         128|         128|
    |icmp_ln80_10_fu_728_p2     |      icmp|   0|  0|   12|           4|           2|
    |icmp_ln80_11_fu_744_p2     |      icmp|   0|  0|   10|           3|           1|
    |icmp_ln80_12_fu_766_p2     |      icmp|   0|  0|    9|           2|           1|
    |icmp_ln80_13_fu_782_p2     |      icmp|   0|  0|   12|           4|           2|
    |icmp_ln80_14_fu_798_p2     |      icmp|   0|  0|   10|           3|           1|
    |icmp_ln80_15_fu_804_p2     |      icmp|   0|  0|   12|           4|           1|
    |icmp_ln80_1_fu_572_p2      |      icmp|   0|  0|   12|           4|           3|
    |icmp_ln80_2_fu_588_p2      |      icmp|   0|  0|   12|           4|           3|
    |icmp_ln80_3_fu_614_p2      |      icmp|   0|  0|    9|           2|           1|
    |icmp_ln80_4_fu_626_p2      |      icmp|   0|  0|   12|           4|           3|
    |icmp_ln80_5_fu_642_p2      |      icmp|   0|  0|   12|           4|           3|
    |icmp_ln80_6_fu_668_p2      |      icmp|   0|  0|    9|           2|           1|
    |icmp_ln80_7_fu_674_p2      |      icmp|   0|  0|   12|           4|           2|
    |icmp_ln80_8_fu_686_p2      |      icmp|   0|  0|   12|           4|           3|
    |icmp_ln80_9_fu_712_p2      |      icmp|   0|  0|    9|           2|           1|
    |icmp_ln80_fu_550_p2        |      icmp|   0|  0|   12|           4|           3|
    |select_ln80_10_fu_1410_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln80_11_fu_1423_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln80_12_fu_1436_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln80_13_fu_1483_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln80_14_fu_1496_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln80_15_fu_1632_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln80_1_fu_1238_p3   |    select|   0|  0|    2|           1|           2|
    |select_ln80_2_fu_1251_p3   |    select|   0|  0|    2|           1|           2|
    |select_ln80_3_fu_1276_p3   |    select|   0|  0|    2|           1|           2|
    |select_ln80_4_fu_1289_p3   |    select|   0|  0|    2|           1|           2|
    |select_ln80_5_fu_1302_p3   |    select|   0|  0|    2|           1|           2|
    |select_ln80_6_fu_1327_p3   |    select|   0|  0|    2|           1|           2|
    |select_ln80_7_fu_1340_p3   |    select|   0|  0|    2|           1|           2|
    |select_ln80_8_fu_1353_p3   |    select|   0|  0|    2|           1|           2|
    |select_ln80_9_fu_1366_p3   |    select|   0|  0|    2|           1|           2|
    |select_ln80_fu_1213_p3     |    select|   0|  0|    2|           1|           2|
    |ap_enable_pp0              |       xor|   0|  0|    2|           1|           2|
    |xor_ln70_fu_540_p2         |       xor|   0|  0|    3|           3|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0| 5877|        5518|        5505|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |add124134_fu_134         |   9|          2|  128|        256|
    |add124_1114135_fu_138    |   9|          2|  128|        256|
    |add124_170136_fu_142     |   9|          2|  128|        256|
    |add124_170_1137_fu_146   |   9|          2|  128|        256|
    |add124_285138_fu_150     |   9|          2|  128|        256|
    |add124_285_1139_fu_154   |   9|          2|  128|        256|
    |add124_3100140_fu_158    |   9|          2|  128|        256|
    |add124_3100_1141_fu_162  |   9|          2|  128|        256|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    4|          8|
    |i_fu_166                 |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 108|         24| 1034|       2068|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+-----+----+-----+-----------+
    |                 Name                |  FF | LUT| Bits| Const Bits|
    +-------------------------------------+-----+----+-----+-----------+
    |add124134_fu_134                     |  128|   0|  128|          0|
    |add124_1114135_fu_138                |  128|   0|  128|          0|
    |add124_170136_fu_142                 |  128|   0|  128|          0|
    |add124_170_1137_fu_146               |  128|   0|  128|          0|
    |add124_285138_fu_150                 |  128|   0|  128|          0|
    |add124_285_1139_fu_154               |  128|   0|  128|          0|
    |add124_3100140_fu_158                |  128|   0|  128|          0|
    |add124_3100_1141_fu_162              |  128|   0|  128|          0|
    |add_ln80_12_reg_2191                 |  128|   0|  128|          0|
    |add_ln80_13_reg_2196                 |  128|   0|  128|          0|
    |add_ln80_16_reg_2201                 |  128|   0|  128|          0|
    |add_ln80_17_reg_2206                 |  128|   0|  128|          0|
    |add_ln80_1_reg_2166                  |  128|   0|  128|          0|
    |add_ln80_20_reg_2216                 |  128|   0|  128|          0|
    |add_ln80_4_reg_2171                  |  128|   0|  128|          0|
    |add_ln80_5_reg_2176                  |  128|   0|  128|          0|
    |add_ln80_8_reg_2181                  |  128|   0|  128|          0|
    |add_ln80_9_reg_2186                  |  128|   0|  128|          0|
    |add_ln80_reg_2161                    |  128|   0|  128|          0|
    |and_ln80_11_reg_2211                 |  128|   0|  128|          0|
    |and_ln80_13_reg_2221                 |  128|   0|  128|          0|
    |and_ln80_14_reg_2226                 |  128|   0|  128|          0|
    |ap_CS_fsm                            |    1|   0|    1|          0|
    |ap_done_reg                          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg     |    1|   0|    1|          0|
    |i_fu_166                             |    4|   0|    4|          0|
    |icmp_ln80_10_reg_2122                |    1|   0|    1|          0|
    |icmp_ln80_11_reg_2128                |    1|   0|    1|          0|
    |icmp_ln80_12_reg_2133                |    1|   0|    1|          0|
    |icmp_ln80_13_reg_2144                |    1|   0|    1|          0|
    |icmp_ln80_14_reg_2150                |    1|   0|    1|          0|
    |icmp_ln80_15_reg_2156                |    1|   0|    1|          0|
    |icmp_ln80_15_reg_2156_pp0_iter1_reg  |    1|   0|    1|          0|
    |icmp_ln80_1_reg_2044                 |    1|   0|    1|          0|
    |icmp_ln80_2_reg_2054                 |    1|   0|    1|          0|
    |icmp_ln80_3_reg_2064                 |    1|   0|    1|          0|
    |icmp_ln80_4_reg_2069                 |    1|   0|    1|          0|
    |icmp_ln80_5_reg_2079                 |    1|   0|    1|          0|
    |icmp_ln80_6_reg_2090                 |    1|   0|    1|          0|
    |icmp_ln80_7_reg_2096                 |    1|   0|    1|          0|
    |icmp_ln80_8_reg_2101                 |    1|   0|    1|          0|
    |icmp_ln80_9_reg_2111                 |    1|   0|    1|          0|
    |icmp_ln80_reg_2034                   |    1|   0|    1|          0|
    |mul_ln80_25_reg_2231                 |  128|   0|  128|          0|
    |sub_ln77_1_reg_2049                  |    4|   0|    4|          0|
    |sub_ln77_2_reg_2059                  |    4|   0|    4|          0|
    |sub_ln77_3_reg_2074                  |    4|   0|    4|          0|
    |sub_ln77_4_reg_2084                  |    4|   0|    4|          0|
    |sub_ln77_6_reg_2106                  |    4|   0|    4|          0|
    |sub_ln77_7_reg_2116                  |    4|   0|    4|          0|
    |sub_ln77_9_reg_2138                  |    4|   0|    4|          0|
    |sub_ln77_reg_2039                    |    4|   0|    4|          0|
    |tmp_reg_2013                         |    1|   0|    1|          0|
    |trunc_ln34_reg_2017                  |    3|   0|    3|          0|
    |xor_ln70_reg_2025                    |    3|   0|    3|          0|
    +-------------------------------------+-----+----+-----+-----------+
    |Total                                | 3009|   0| 3009|          0|
    +-------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+-------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+-----------------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_67_7|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_67_7|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_67_7|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_67_7|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_67_7|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_67_7|  return value|
|add_7150_reload              |   in|  128|     ap_none|                add_7150_reload|        scalar|
|add_6149_reload              |   in|  128|     ap_none|                add_6149_reload|        scalar|
|add_5148_reload              |   in|  128|     ap_none|                add_5148_reload|        scalar|
|add_4147_reload              |   in|  128|     ap_none|                add_4147_reload|        scalar|
|add_3146_reload              |   in|  128|     ap_none|                add_3146_reload|        scalar|
|add_2145_reload              |   in|  128|     ap_none|                add_2145_reload|        scalar|
|add_1129144_reload           |   in|  128|     ap_none|             add_1129144_reload|        scalar|
|add143_reload                |   in|  128|     ap_none|                  add143_reload|        scalar|
|arg1_r_3_reload              |   in|   64|     ap_none|                arg1_r_3_reload|        scalar|
|arg1_r_4_reload              |   in|   64|     ap_none|                arg1_r_4_reload|        scalar|
|arg1_r_5_reload              |   in|   64|     ap_none|                arg1_r_5_reload|        scalar|
|arg1_r_6_reload              |   in|   64|     ap_none|                arg1_r_6_reload|        scalar|
|arg1_r_7_reload              |   in|   64|     ap_none|                arg1_r_7_reload|        scalar|
|arg2_r_reload                |   in|   64|     ap_none|                  arg2_r_reload|        scalar|
|arg2_r_1_reload              |   in|   64|     ap_none|                arg2_r_1_reload|        scalar|
|arg2_r_2_reload              |   in|   64|     ap_none|                arg2_r_2_reload|        scalar|
|arg2_r_3_reload              |   in|   64|     ap_none|                arg2_r_3_reload|        scalar|
|arg2_r_4_reload              |   in|   64|     ap_none|                arg2_r_4_reload|        scalar|
|arg2_r_5_reload              |   in|   64|     ap_none|                arg2_r_5_reload|        scalar|
|arg2_r_6_reload              |   in|   64|     ap_none|                arg2_r_6_reload|        scalar|
|arg2_r_7_reload              |   in|   64|     ap_none|                arg2_r_7_reload|        scalar|
|arg2_r_8_reload              |   in|   64|     ap_none|                arg2_r_8_reload|        scalar|
|arg1_r_2_reload              |   in|   64|     ap_none|                arg1_r_2_reload|        scalar|
|arg1_r_1_reload              |   in|   64|     ap_none|                arg1_r_1_reload|        scalar|
|arg1_r_reload                |   in|   64|     ap_none|                  arg1_r_reload|        scalar|
|add124_3100_1141_out         |  out|  128|      ap_vld|           add124_3100_1141_out|       pointer|
|add124_3100_1141_out_ap_vld  |  out|    1|      ap_vld|           add124_3100_1141_out|       pointer|
|add124_3100140_out           |  out|  128|      ap_vld|             add124_3100140_out|       pointer|
|add124_3100140_out_ap_vld    |  out|    1|      ap_vld|             add124_3100140_out|       pointer|
|add124_285_1139_out          |  out|  128|      ap_vld|            add124_285_1139_out|       pointer|
|add124_285_1139_out_ap_vld   |  out|    1|      ap_vld|            add124_285_1139_out|       pointer|
|add124_285138_out            |  out|  128|      ap_vld|              add124_285138_out|       pointer|
|add124_285138_out_ap_vld     |  out|    1|      ap_vld|              add124_285138_out|       pointer|
|add124_170_1137_out          |  out|  128|      ap_vld|            add124_170_1137_out|       pointer|
|add124_170_1137_out_ap_vld   |  out|    1|      ap_vld|            add124_170_1137_out|       pointer|
|add124_170136_out            |  out|  128|      ap_vld|              add124_170136_out|       pointer|
|add124_170136_out_ap_vld     |  out|    1|      ap_vld|              add124_170136_out|       pointer|
|add124_1114135_out           |  out|  128|      ap_vld|             add124_1114135_out|       pointer|
|add124_1114135_out_ap_vld    |  out|    1|      ap_vld|             add124_1114135_out|       pointer|
|add124134_out                |  out|  128|      ap_vld|                  add124134_out|       pointer|
|add124134_out_ap_vld         |  out|    1|      ap_vld|                  add124134_out|       pointer|
+-----------------------------+-----+-----+------------+-------------------------------+--------------+

