$date
  Tue Mar 30 23:25:13 2021
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module zad4test $end
$var reg 1 ! clk $end
$var reg 3 " a[2:0] $end
$var reg 3 # b[2:0] $end
$var reg 3 $ c[2:0] $end
$scope module uut $end
$var reg 1 % clk $end
$var reg 3 & a[2:0] $end
$var reg 3 ' b[2:0] $end
$var reg 3 ( c[2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
U!
b100 "
b000 #
b000 $
U%
b100 &
b000 '
b000 (
#100000000
