INFO: Loaded existing device file 'C:\Jeonghyun\GIT\RFSoC_FrontEnd\Simulation\SN74LXC8T245QPWRQ1_SIM\devices.dml'
INFO: Finished loading SigNoise device libraries
INFO: Clearing simulation data for "case0"
INFO: Using SigNoise run directory 'C:/Jeonghyun/GIT/RFSoC_FrontEnd/Simulation/SN74LXC8T245QPWRQ1_SIM/sigxp.run'
INFO: Reading report definition file 'c:/cadence/orcadx_23.1/share/pcb/signal/reports.dat'.
INFO: Finished reading report definition file successfully.
INFO: Reading report definition file 'c:/cadence/orcadx_23.1/share/pcb/signal/custom_rep.dat'.
INFO: Finished reading report definition file successfully.
INFO: Simulation (DESIGN IO1 1) DESIGN IO1 1 Pulse Typ Reflection
INFO: Using waveform resolution 0.080000 ns.
INFO: Simulation (DESIGN IO1 1) DESIGN IO1 1 Pulse Typ Reflection finished
ANNOTATION: Tlsim Command used :  tlsim  -e 6.480000e+02 -r 0.080000 -o "waveforms.sim" -dl "delay.dl" -dst "distortion.dst" -log "tlsim.log" -ocycle "cycle.msm" "main.spc"\n
