module ring4 (
input logic clk, select, 
output logic [3:0] out
);

always @ ( posedge clk)
        begin   
        if (select)   
            begin     
            out <= out << 1;    
            out[0] <= out[3];   
        end 
          else 
            out <= 4'b1;
end
endmodule