## Asyncronous FIFO Block Diagram

![Block Diagram](https://github.com/RohanRudra/Asyncronous_FIFO_Verilog/blob/main/Async_FIFO.png)
