ARM GAS  /tmp/ccirtaRW.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 1
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"stm32f7xx_hal_msp.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.HAL_MspInit,"ax",%progbits
  17              		.align	1
  18              		.global	HAL_MspInit
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv5-d16
  25              	HAL_MspInit:
  26              	.LFB138:
  27              		.file 1 "Src/stm32f7xx_hal_msp.c"
   1:Src/stm32f7xx_hal_msp.c **** /**
   2:Src/stm32f7xx_hal_msp.c ****   ******************************************************************************
   3:Src/stm32f7xx_hal_msp.c ****   * File Name          : stm32f7xx_hal_msp.c
   4:Src/stm32f7xx_hal_msp.c ****   * Description        : This file provides code for the MSP Initialization 
   5:Src/stm32f7xx_hal_msp.c ****   *                      and de-Initialization codes.
   6:Src/stm32f7xx_hal_msp.c ****   ******************************************************************************
   7:Src/stm32f7xx_hal_msp.c ****   ** This notice applies to any and all portions of this file
   8:Src/stm32f7xx_hal_msp.c ****   * that are not between comment pairs USER CODE BEGIN and
   9:Src/stm32f7xx_hal_msp.c ****   * USER CODE END. Other portions of this file, whether 
  10:Src/stm32f7xx_hal_msp.c ****   * inserted by the user or by software development tools
  11:Src/stm32f7xx_hal_msp.c ****   * are owned by their respective copyright owners.
  12:Src/stm32f7xx_hal_msp.c ****   *
  13:Src/stm32f7xx_hal_msp.c ****   * COPYRIGHT(c) 2019 STMicroelectronics
  14:Src/stm32f7xx_hal_msp.c ****   *
  15:Src/stm32f7xx_hal_msp.c ****   * Redistribution and use in source and binary forms, with or without modification,
  16:Src/stm32f7xx_hal_msp.c ****   * are permitted provided that the following conditions are met:
  17:Src/stm32f7xx_hal_msp.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  18:Src/stm32f7xx_hal_msp.c ****   *      this list of conditions and the following disclaimer.
  19:Src/stm32f7xx_hal_msp.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  20:Src/stm32f7xx_hal_msp.c ****   *      this list of conditions and the following disclaimer in the documentation
  21:Src/stm32f7xx_hal_msp.c ****   *      and/or other materials provided with the distribution.
  22:Src/stm32f7xx_hal_msp.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  23:Src/stm32f7xx_hal_msp.c ****   *      may be used to endorse or promote products derived from this software
  24:Src/stm32f7xx_hal_msp.c ****   *      without specific prior written permission.
  25:Src/stm32f7xx_hal_msp.c ****   *
  26:Src/stm32f7xx_hal_msp.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  27:Src/stm32f7xx_hal_msp.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  28:Src/stm32f7xx_hal_msp.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  29:Src/stm32f7xx_hal_msp.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  30:Src/stm32f7xx_hal_msp.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  31:Src/stm32f7xx_hal_msp.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
ARM GAS  /tmp/ccirtaRW.s 			page 2


  32:Src/stm32f7xx_hal_msp.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  33:Src/stm32f7xx_hal_msp.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  34:Src/stm32f7xx_hal_msp.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  35:Src/stm32f7xx_hal_msp.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  36:Src/stm32f7xx_hal_msp.c ****   *
  37:Src/stm32f7xx_hal_msp.c ****   ******************************************************************************
  38:Src/stm32f7xx_hal_msp.c ****   */
  39:Src/stm32f7xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  40:Src/stm32f7xx_hal_msp.c **** #include "stm32f7xx_hal.h"
  41:Src/stm32f7xx_hal_msp.c **** 
  42:Src/stm32f7xx_hal_msp.c **** extern void _Error_Handler(char *, int);
  43:Src/stm32f7xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  44:Src/stm32f7xx_hal_msp.c **** 
  45:Src/stm32f7xx_hal_msp.c **** /* USER CODE END 0 */
  46:Src/stm32f7xx_hal_msp.c **** /**
  47:Src/stm32f7xx_hal_msp.c ****   * Initializes the Global MSP.
  48:Src/stm32f7xx_hal_msp.c ****   */
  49:Src/stm32f7xx_hal_msp.c **** void HAL_MspInit(void)
  50:Src/stm32f7xx_hal_msp.c **** {
  28              		.loc 1 50 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 00B5     		push	{lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 14, -4
  36 0002 83B0     		sub	sp, sp, #12
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 16
  51:Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  52:Src/stm32f7xx_hal_msp.c **** 
  53:Src/stm32f7xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  54:Src/stm32f7xx_hal_msp.c **** 
  55:Src/stm32f7xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  39              		.loc 1 55 3 view .LVU1
  40              	.LBB2:
  41              		.loc 1 55 3 view .LVU2
  42              		.loc 1 55 3 view .LVU3
  43 0004 214B     		ldr	r3, .L3
  44 0006 1A6C     		ldr	r2, [r3, #64]
  45 0008 42F08052 		orr	r2, r2, #268435456
  46 000c 1A64     		str	r2, [r3, #64]
  47              		.loc 1 55 3 view .LVU4
  48 000e 1A6C     		ldr	r2, [r3, #64]
  49 0010 02F08052 		and	r2, r2, #268435456
  50 0014 0092     		str	r2, [sp]
  51              		.loc 1 55 3 view .LVU5
  52 0016 009A     		ldr	r2, [sp]
  53              	.LBE2:
  56:Src/stm32f7xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  54              		.loc 1 56 3 view .LVU6
  55              	.LBB3:
  56              		.loc 1 56 3 view .LVU7
  57              		.loc 1 56 3 view .LVU8
  58 0018 5A6C     		ldr	r2, [r3, #68]
  59 001a 42F48042 		orr	r2, r2, #16384
ARM GAS  /tmp/ccirtaRW.s 			page 3


  60 001e 5A64     		str	r2, [r3, #68]
  61              		.loc 1 56 3 view .LVU9
  62 0020 5B6C     		ldr	r3, [r3, #68]
  63 0022 03F48043 		and	r3, r3, #16384
  64 0026 0193     		str	r3, [sp, #4]
  65              		.loc 1 56 3 view .LVU10
  66 0028 019B     		ldr	r3, [sp, #4]
  67              	.LBE3:
  57:Src/stm32f7xx_hal_msp.c **** 
  58:Src/stm32f7xx_hal_msp.c ****   HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
  68              		.loc 1 58 3 view .LVU11
  69 002a 0320     		movs	r0, #3
  70 002c FFF7FEFF 		bl	HAL_NVIC_SetPriorityGrouping
  71              	.LVL0:
  59:Src/stm32f7xx_hal_msp.c **** 
  60:Src/stm32f7xx_hal_msp.c ****   /* System interrupt init*/
  61:Src/stm32f7xx_hal_msp.c ****   /* MemoryManagement_IRQn interrupt configuration */
  62:Src/stm32f7xx_hal_msp.c ****   HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
  72              		.loc 1 62 3 view .LVU12
  73 0030 0022     		movs	r2, #0
  74 0032 1146     		mov	r1, r2
  75 0034 6FF00B00 		mvn	r0, #11
  76 0038 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  77              	.LVL1:
  63:Src/stm32f7xx_hal_msp.c ****   /* BusFault_IRQn interrupt configuration */
  64:Src/stm32f7xx_hal_msp.c ****   HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
  78              		.loc 1 64 3 view .LVU13
  79 003c 0022     		movs	r2, #0
  80 003e 1146     		mov	r1, r2
  81 0040 6FF00A00 		mvn	r0, #10
  82 0044 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  83              	.LVL2:
  65:Src/stm32f7xx_hal_msp.c ****   /* UsageFault_IRQn interrupt configuration */
  66:Src/stm32f7xx_hal_msp.c ****   HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
  84              		.loc 1 66 3 view .LVU14
  85 0048 0022     		movs	r2, #0
  86 004a 1146     		mov	r1, r2
  87 004c 6FF00900 		mvn	r0, #9
  88 0050 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  89              	.LVL3:
  67:Src/stm32f7xx_hal_msp.c ****   /* SVCall_IRQn interrupt configuration */
  68:Src/stm32f7xx_hal_msp.c ****   HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
  90              		.loc 1 68 3 view .LVU15
  91 0054 0022     		movs	r2, #0
  92 0056 1146     		mov	r1, r2
  93 0058 6FF00400 		mvn	r0, #4
  94 005c FFF7FEFF 		bl	HAL_NVIC_SetPriority
  95              	.LVL4:
  69:Src/stm32f7xx_hal_msp.c ****   /* DebugMonitor_IRQn interrupt configuration */
  70:Src/stm32f7xx_hal_msp.c ****   HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
  96              		.loc 1 70 3 view .LVU16
  97 0060 0022     		movs	r2, #0
  98 0062 1146     		mov	r1, r2
  99 0064 6FF00300 		mvn	r0, #3
 100 0068 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 101              	.LVL5:
  71:Src/stm32f7xx_hal_msp.c ****   /* PendSV_IRQn interrupt configuration */
ARM GAS  /tmp/ccirtaRW.s 			page 4


  72:Src/stm32f7xx_hal_msp.c ****   HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 102              		.loc 1 72 3 view .LVU17
 103 006c 0022     		movs	r2, #0
 104 006e 1146     		mov	r1, r2
 105 0070 6FF00100 		mvn	r0, #1
 106 0074 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 107              	.LVL6:
  73:Src/stm32f7xx_hal_msp.c ****   /* SysTick_IRQn interrupt configuration */
  74:Src/stm32f7xx_hal_msp.c ****   HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 108              		.loc 1 74 3 view .LVU18
 109 0078 0022     		movs	r2, #0
 110 007a 1146     		mov	r1, r2
 111 007c 4FF0FF30 		mov	r0, #-1
 112 0080 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 113              	.LVL7:
  75:Src/stm32f7xx_hal_msp.c **** 
  76:Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  77:Src/stm32f7xx_hal_msp.c **** 
  78:Src/stm32f7xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  79:Src/stm32f7xx_hal_msp.c **** }
 114              		.loc 1 79 1 is_stmt 0 view .LVU19
 115 0084 03B0     		add	sp, sp, #12
 116              	.LCFI2:
 117              		.cfi_def_cfa_offset 4
 118              		@ sp needed
 119 0086 5DF804FB 		ldr	pc, [sp], #4
 120              	.L4:
 121 008a 00BF     		.align	2
 122              	.L3:
 123 008c 00380240 		.word	1073887232
 124              		.cfi_endproc
 125              	.LFE138:
 127              		.text
 128              	.Letext0:
 129              		.file 2 "/home/tsm/ws/prj/cep/project-saturn/software/ctb/gcc-arm-none-eabi-8-2018-q4-major/arm-no
 130              		.file 3 "/home/tsm/ws/prj/cep/project-saturn/software/ctb/gcc-arm-none-eabi-8-2018-q4-major/arm-no
 131              		.file 4 "Drivers/CMSIS/Include/core_cm7.h"
 132              		.file 5 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/system_stm32f7xx.h"
 133              		.file 6 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f767xx.h"
 134              		.file 7 "/home/tsm/ws/prj/cep/project-saturn/software/ctb/gcc-arm-none-eabi-8-2018-q4-major/arm-no
 135              		.file 8 "/home/tsm/ws/prj/cep/project-saturn/software/ctb/gcc-arm-none-eabi-8-2018-q4-major/arm-no
 136              		.file 9 "/home/tsm/ws/prj/cep/project-saturn/software/ctb/gcc-arm-none-eabi-8-2018-q4-major/lib/gc
 137              		.file 10 "/home/tsm/ws/prj/cep/project-saturn/software/ctb/gcc-arm-none-eabi-8-2018-q4-major/arm-n
 138              		.file 11 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_cortex.h"
ARM GAS  /tmp/ccirtaRW.s 			page 5


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f7xx_hal_msp.c
     /tmp/ccirtaRW.s:17     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccirtaRW.s:25     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccirtaRW.s:123    .text.HAL_MspInit:000000000000008c $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriorityGrouping
HAL_NVIC_SetPriority
