// Generated by CIRCT 42e53322a
module add9se_07G(	// /tmp/tmp.XGgeNB4LHK/28237_evoapproxlib_adders_9_signed_extended_pareto_pwr_wce_add9se_07G.cleaned.mlir:2:3
  input  [8:0] A,	// /tmp/tmp.XGgeNB4LHK/28237_evoapproxlib_adders_9_signed_extended_pareto_pwr_wce_add9se_07G.cleaned.mlir:2:28
               B,	// /tmp/tmp.XGgeNB4LHK/28237_evoapproxlib_adders_9_signed_extended_pareto_pwr_wce_add9se_07G.cleaned.mlir:2:40
  output [9:0] O	// /tmp/tmp.XGgeNB4LHK/28237_evoapproxlib_adders_9_signed_extended_pareto_pwr_wce_add9se_07G.cleaned.mlir:2:53
);

  wire sig_46 = A[6] & B[6];	// /tmp/tmp.XGgeNB4LHK/28237_evoapproxlib_adders_9_signed_extended_pareto_pwr_wce_add9se_07G.cleaned.mlir:3:10, :4:10, :6:10
  wire sig_50 = A[7] ^ B[7];	// /tmp/tmp.XGgeNB4LHK/28237_evoapproxlib_adders_9_signed_extended_pareto_pwr_wce_add9se_07G.cleaned.mlir:7:10, :8:10, :9:10
  wire sig_54 = A[7] & B[7] | sig_50 & sig_46;	// /tmp/tmp.XGgeNB4LHK/28237_evoapproxlib_adders_9_signed_extended_pareto_pwr_wce_add9se_07G.cleaned.mlir:6:10, :7:10, :8:10, :9:10, :10:10, :11:10, :13:11
  wire sig_60 = A[8] ^ B[8];	// /tmp/tmp.XGgeNB4LHK/28237_evoapproxlib_adders_9_signed_extended_pareto_pwr_wce_add9se_07G.cleaned.mlir:14:11, :15:11, :16:11
  wire sig_61 = sig_60 ^ (A[8] & B[8] | sig_60 & sig_54);	// /tmp/tmp.XGgeNB4LHK/28237_evoapproxlib_adders_9_signed_extended_pareto_pwr_wce_add9se_07G.cleaned.mlir:13:11, :14:11, :15:11, :16:11, :17:11, :18:11, :20:11, :21:11
  assign O =
    {sig_61, sig_60 ^ sig_54, sig_50 ^ sig_46, A[6] ^ B[6], A[5], {4{B[5]}}, sig_61};	// /tmp/tmp.XGgeNB4LHK/28237_evoapproxlib_adders_9_signed_extended_pareto_pwr_wce_add9se_07G.cleaned.mlir:3:10, :4:10, :5:10, :6:10, :9:10, :12:10, :13:11, :16:11, :19:11, :21:11, :22:11, :23:11, :24:11, :25:5
endmodule

