-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
-- Date        : Mon Mar 22 20:54:48 2021
-- Host        : jhai-Lenovo-ideapad-520 running 64-bit Ubuntu 20.04.2 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_two_dimension_dct_0_0_sim_netlist.vhdl
-- Design      : design_1_two_dimension_dct_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_add is
  port (
    o_out : out STD_LOGIC_VECTOR ( 30 downto 0 );
    RSTA : out STD_LOGIC;
    i_clk : in STD_LOGIC;
    i_mul : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 16 downto 0 );
    r_mul_reg_reg_0 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    r_dsp_add_3_preadd : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_add;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_add is
  signal \^rsta\ : STD_LOGIC;
  signal r_mul_reg_reg_n_71 : STD_LOGIC;
  signal r_mul_reg_reg_n_72 : STD_LOGIC;
  signal r_mul_reg_reg_n_73 : STD_LOGIC;
  signal r_mul_reg_reg_n_74 : STD_LOGIC;
  signal NLW_r_mul_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_r_mul_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_r_mul_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r_mul_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 35 );
  signal NLW_r_mul_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  RSTA <= \^rsta\;
r_mul_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => true,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => r_mul_reg_reg_0(16),
      A(28) => r_mul_reg_reg_0(16),
      A(27) => r_mul_reg_reg_0(16),
      A(26) => r_mul_reg_reg_0(16),
      A(25) => r_mul_reg_reg_0(16),
      A(24) => r_mul_reg_reg_0(16),
      A(23) => r_mul_reg_reg_0(16),
      A(22) => r_mul_reg_reg_0(16),
      A(21) => r_mul_reg_reg_0(16),
      A(20) => r_mul_reg_reg_0(16),
      A(19) => r_mul_reg_reg_0(16),
      A(18) => r_mul_reg_reg_0(16),
      A(17) => r_mul_reg_reg_0(16),
      A(16 downto 0) => r_mul_reg_reg_0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_r_mul_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 6) => B"000000000000",
      B(5 downto 1) => i_mul(4 downto 0),
      B(0) => i_mul(4),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_r_mul_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_r_mul_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_r_mul_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '1',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '1',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => i_clk,
      D(24) => Q(16),
      D(23) => Q(16),
      D(22) => Q(16),
      D(21) => Q(16),
      D(20) => Q(16),
      D(19) => Q(16),
      D(18) => Q(16),
      D(17) => Q(16),
      D(16 downto 0) => Q(16 downto 0),
      INMODE(4 downto 0) => B"00100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_r_mul_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_r_mul_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 35) => NLW_r_mul_reg_reg_P_UNCONNECTED(47 downto 35),
      P(34) => r_mul_reg_reg_n_71,
      P(33) => r_mul_reg_reg_n_72,
      P(32) => r_mul_reg_reg_n_73,
      P(31) => r_mul_reg_reg_n_74,
      P(30 downto 0) => o_out(30 downto 0),
      PATTERNBDETECT => NLW_r_mul_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_r_mul_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_r_mul_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => \^rsta\,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => \^rsta\,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => \^rsta\,
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => \^rsta\,
      UNDERFLOW => NLW_r_mul_reg_reg_UNDERFLOW_UNCONNECTED
    );
r_mul_reg_reg_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_dsp_add_3_preadd,
      O => \^rsta\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_add_18 is
  port (
    P : out STD_LOGIC_VECTOR ( 30 downto 0 );
    i_clk : in STD_LOGIC;
    RSTA : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 16 downto 0 );
    r_mul_reg_reg_0 : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_add_18 : entity is "dsp_add";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_add_18;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_add_18 is
  signal r_mul_reg_reg_n_71 : STD_LOGIC;
  signal r_mul_reg_reg_n_72 : STD_LOGIC;
  signal r_mul_reg_reg_n_73 : STD_LOGIC;
  signal r_mul_reg_reg_n_74 : STD_LOGIC;
  signal NLW_r_mul_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_r_mul_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_r_mul_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r_mul_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 35 );
  signal NLW_r_mul_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
r_mul_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => true,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => r_mul_reg_reg_0(16),
      A(28) => r_mul_reg_reg_0(16),
      A(27) => r_mul_reg_reg_0(16),
      A(26) => r_mul_reg_reg_0(16),
      A(25) => r_mul_reg_reg_0(16),
      A(24) => r_mul_reg_reg_0(16),
      A(23) => r_mul_reg_reg_0(16),
      A(22) => r_mul_reg_reg_0(16),
      A(21) => r_mul_reg_reg_0(16),
      A(20) => r_mul_reg_reg_0(16),
      A(19) => r_mul_reg_reg_0(16),
      A(18) => r_mul_reg_reg_0(16),
      A(17) => r_mul_reg_reg_0(16),
      A(16 downto 0) => r_mul_reg_reg_0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_r_mul_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(6),
      B(16) => B(6),
      B(15) => B(6),
      B(14) => B(6),
      B(13) => B(6),
      B(12) => B(6),
      B(11) => B(6),
      B(10) => B(6),
      B(9) => B(6),
      B(8) => B(6),
      B(7) => B(6),
      B(6 downto 0) => B(6 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_r_mul_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_r_mul_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_r_mul_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '1',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '1',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => i_clk,
      D(24) => Q(16),
      D(23) => Q(16),
      D(22) => Q(16),
      D(21) => Q(16),
      D(20) => Q(16),
      D(19) => Q(16),
      D(18) => Q(16),
      D(17) => Q(16),
      D(16 downto 0) => Q(16 downto 0),
      INMODE(4 downto 0) => B"00100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_r_mul_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_r_mul_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 35) => NLW_r_mul_reg_reg_P_UNCONNECTED(47 downto 35),
      P(34) => r_mul_reg_reg_n_71,
      P(33) => r_mul_reg_reg_n_72,
      P(32) => r_mul_reg_reg_n_73,
      P(31) => r_mul_reg_reg_n_74,
      P(30 downto 0) => P(30 downto 0),
      PATTERNBDETECT => NLW_r_mul_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_r_mul_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_r_mul_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => RSTA,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => RSTA,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => RSTA,
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => RSTA,
      UNDERFLOW => NLW_r_mul_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_add_19 is
  port (
    P : out STD_LOGIC_VECTOR ( 28 downto 0 );
    r_mul_reg_reg_0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_clk : in STD_LOGIC;
    RSTA : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 16 downto 0 );
    r_mul_reg_reg_1 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \i___2_carry__6_i_3\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \i___2_carry__6_i_3_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    o_out : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_add_19 : entity is "dsp_add";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_add_19;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_add_19 is
  signal \^di\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^p\ : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal r_mul_reg_reg_n_71 : STD_LOGIC;
  signal r_mul_reg_reg_n_72 : STD_LOGIC;
  signal r_mul_reg_reg_n_73 : STD_LOGIC;
  signal r_mul_reg_reg_n_74 : STD_LOGIC;
  signal \w_dsp_add_output[2]_159\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal NLW_r_mul_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_r_mul_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_r_mul_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r_mul_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 35 );
  signal NLW_r_mul_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  DI(0) <= \^di\(0);
  P(28 downto 0) <= \^p\(28 downto 0);
\i___2_carry__6_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \w_dsp_add_output[2]_159\(30),
      I1 => \i___2_carry__6_i_3\(2),
      I2 => \i___2_carry__6_i_3_0\(2),
      I3 => o_out(2),
      O => r_mul_reg_reg_0
    );
\i___2_carry_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^p\(0),
      I1 => \i___2_carry__6_i_3\(1),
      I2 => \i___2_carry__6_i_3_0\(1),
      I3 => o_out(1),
      O => \^di\(0)
    );
\i___2_carry_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"566A"
    )
        port map (
      I0 => \^di\(0),
      I1 => \w_dsp_add_output[2]_159\(0),
      I2 => \i___2_carry__6_i_3\(0),
      I3 => \i___2_carry__6_i_3_0\(0),
      O => S(1)
    );
\i___2_carry_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \w_dsp_add_output[2]_159\(0),
      I1 => \i___2_carry__6_i_3\(0),
      I2 => \i___2_carry__6_i_3_0\(0),
      I3 => o_out(0),
      O => S(0)
    );
r_mul_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => true,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => r_mul_reg_reg_1(16),
      A(28) => r_mul_reg_reg_1(16),
      A(27) => r_mul_reg_reg_1(16),
      A(26) => r_mul_reg_reg_1(16),
      A(25) => r_mul_reg_reg_1(16),
      A(24) => r_mul_reg_reg_1(16),
      A(23) => r_mul_reg_reg_1(16),
      A(22) => r_mul_reg_reg_1(16),
      A(21) => r_mul_reg_reg_1(16),
      A(20) => r_mul_reg_reg_1(16),
      A(19) => r_mul_reg_reg_1(16),
      A(18) => r_mul_reg_reg_1(16),
      A(17) => r_mul_reg_reg_1(16),
      A(16 downto 0) => r_mul_reg_reg_1(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_r_mul_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(5),
      B(16) => B(5),
      B(15) => B(5),
      B(14) => B(5),
      B(13) => B(5),
      B(12) => B(5),
      B(11) => B(5),
      B(10) => B(5),
      B(9) => B(5),
      B(8) => B(5),
      B(7) => B(5),
      B(6 downto 2) => B(5 downto 1),
      B(1) => B(3),
      B(0) => B(0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_r_mul_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_r_mul_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_r_mul_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '1',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '1',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => i_clk,
      D(24) => Q(16),
      D(23) => Q(16),
      D(22) => Q(16),
      D(21) => Q(16),
      D(20) => Q(16),
      D(19) => Q(16),
      D(18) => Q(16),
      D(17) => Q(16),
      D(16 downto 0) => Q(16 downto 0),
      INMODE(4 downto 0) => B"00100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_r_mul_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_r_mul_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 35) => NLW_r_mul_reg_reg_P_UNCONNECTED(47 downto 35),
      P(34) => r_mul_reg_reg_n_71,
      P(33) => r_mul_reg_reg_n_72,
      P(32) => r_mul_reg_reg_n_73,
      P(31) => r_mul_reg_reg_n_74,
      P(30) => \w_dsp_add_output[2]_159\(30),
      P(29 downto 1) => \^p\(28 downto 0),
      P(0) => \w_dsp_add_output[2]_159\(0),
      PATTERNBDETECT => NLW_r_mul_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_r_mul_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_r_mul_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => RSTA,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => RSTA,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => RSTA,
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => RSTA,
      UNDERFLOW => NLW_r_mul_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_add_20 is
  port (
    r_mul_reg_reg_0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    r_mul_reg_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_mul_reg_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_mul_reg_reg_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_mul_reg_reg_4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_mul_reg_reg_5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_mul_reg_reg_6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_mul_reg_reg_7 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_mul_reg_reg_8 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    r_mul_reg_reg_9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_mul_reg_reg_10 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_mul_reg_reg_11 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_mul_reg_reg_12 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_mul_reg_reg_13 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_mul_reg_reg_14 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    i_clk : in STD_LOGIC;
    RSTA : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 16 downto 0 );
    r_mul_reg_reg_15 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    P : in STD_LOGIC_VECTOR ( 28 downto 0 );
    \i___2_carry__6_i_4_0\ : in STD_LOGIC_VECTOR ( 28 downto 0 );
    o_out : in STD_LOGIC_VECTOR ( 28 downto 0 );
    \p_0_out_inferred__0/i___2_carry__6\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_add_20 : entity is "dsp_add";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_add_20;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_add_20 is
  signal \^di\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \i___2_carry__0_i_10__1_n_0\ : STD_LOGIC;
  signal \i___2_carry__0_i_11__1_n_0\ : STD_LOGIC;
  signal \i___2_carry__0_i_12__1_n_0\ : STD_LOGIC;
  signal \i___2_carry__0_i_9__1_n_0\ : STD_LOGIC;
  signal \i___2_carry__1_i_10__1_n_0\ : STD_LOGIC;
  signal \i___2_carry__1_i_11__1_n_0\ : STD_LOGIC;
  signal \i___2_carry__1_i_12__1_n_0\ : STD_LOGIC;
  signal \i___2_carry__1_i_9__1_n_0\ : STD_LOGIC;
  signal \i___2_carry__2_i_10__1_n_0\ : STD_LOGIC;
  signal \i___2_carry__2_i_11__1_n_0\ : STD_LOGIC;
  signal \i___2_carry__2_i_12__1_n_0\ : STD_LOGIC;
  signal \i___2_carry__2_i_9__1_n_0\ : STD_LOGIC;
  signal \i___2_carry__3_i_10__1_n_0\ : STD_LOGIC;
  signal \i___2_carry__3_i_11__1_n_0\ : STD_LOGIC;
  signal \i___2_carry__3_i_12__1_n_0\ : STD_LOGIC;
  signal \i___2_carry__3_i_9__1_n_0\ : STD_LOGIC;
  signal \i___2_carry__4_i_10__1_n_0\ : STD_LOGIC;
  signal \i___2_carry__4_i_11__1_n_0\ : STD_LOGIC;
  signal \i___2_carry__4_i_12__1_n_0\ : STD_LOGIC;
  signal \i___2_carry__4_i_9__1_n_0\ : STD_LOGIC;
  signal \i___2_carry__5_i_10_n_0\ : STD_LOGIC;
  signal \i___2_carry__5_i_11_n_0\ : STD_LOGIC;
  signal \i___2_carry__5_i_12_n_0\ : STD_LOGIC;
  signal \i___2_carry__5_i_9_n_0\ : STD_LOGIC;
  signal \i___2_carry__6_i_6_n_0\ : STD_LOGIC;
  signal \i___2_carry__6_i_7_n_0\ : STD_LOGIC;
  signal \i___2_carry__6_i_9_n_0\ : STD_LOGIC;
  signal \i___2_carry_i_8__1_n_0\ : STD_LOGIC;
  signal \i___2_carry_i_9__1_n_0\ : STD_LOGIC;
  signal \^r_mul_reg_reg_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_mul_reg_reg_1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_mul_reg_reg_2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_mul_reg_reg_3\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_mul_reg_reg_4\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_mul_reg_reg_5\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_mul_reg_reg_6\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_mul_reg_reg_7\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal r_mul_reg_reg_n_71 : STD_LOGIC;
  signal r_mul_reg_reg_n_72 : STD_LOGIC;
  signal r_mul_reg_reg_n_73 : STD_LOGIC;
  signal r_mul_reg_reg_n_74 : STD_LOGIC;
  signal \w_dsp_add_output[3]_160\ : STD_LOGIC_VECTOR ( 29 downto 2 );
  signal NLW_r_mul_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_r_mul_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_r_mul_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r_mul_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 35 );
  signal NLW_r_mul_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \i___2_carry__6_i_6\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \i___2_carry__6_i_7\ : label is "soft_lutpair114";
begin
  DI(1 downto 0) <= \^di\(1 downto 0);
  r_mul_reg_reg_0(2 downto 0) <= \^r_mul_reg_reg_0\(2 downto 0);
  r_mul_reg_reg_1(3 downto 0) <= \^r_mul_reg_reg_1\(3 downto 0);
  r_mul_reg_reg_2(3 downto 0) <= \^r_mul_reg_reg_2\(3 downto 0);
  r_mul_reg_reg_3(3 downto 0) <= \^r_mul_reg_reg_3\(3 downto 0);
  r_mul_reg_reg_4(3 downto 0) <= \^r_mul_reg_reg_4\(3 downto 0);
  r_mul_reg_reg_5(3 downto 0) <= \^r_mul_reg_reg_5\(3 downto 0);
  r_mul_reg_reg_6(3 downto 0) <= \^r_mul_reg_reg_6\(3 downto 0);
  r_mul_reg_reg_7(1 downto 0) <= \^r_mul_reg_reg_7\(1 downto 0);
\i___2_carry__0_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_add_output[3]_160\(5),
      I1 => \i___2_carry__6_i_4_0\(4),
      I2 => P(4),
      O => \i___2_carry__0_i_10__1_n_0\
    );
\i___2_carry__0_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_add_output[3]_160\(4),
      I1 => \i___2_carry__6_i_4_0\(3),
      I2 => P(3),
      O => \i___2_carry__0_i_11__1_n_0\
    );
\i___2_carry__0_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_add_output[3]_160\(7),
      I1 => \i___2_carry__6_i_4_0\(6),
      I2 => P(6),
      O => \i___2_carry__0_i_12__1_n_0\
    );
\i___2_carry__0_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(4),
      I1 => \i___2_carry__6_i_4_0\(4),
      I2 => \w_dsp_add_output[3]_160\(5),
      I3 => o_out(5),
      I4 => \i___2_carry__0_i_9__1_n_0\,
      O => \^r_mul_reg_reg_1\(3)
    );
\i___2_carry__0_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(3),
      I1 => \i___2_carry__6_i_4_0\(3),
      I2 => \w_dsp_add_output[3]_160\(4),
      I3 => o_out(4),
      I4 => \i___2_carry__0_i_10__1_n_0\,
      O => \^r_mul_reg_reg_1\(2)
    );
\i___2_carry__0_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(2),
      I1 => \i___2_carry__6_i_4_0\(2),
      I2 => \w_dsp_add_output[3]_160\(3),
      I3 => o_out(3),
      I4 => \i___2_carry__0_i_11__1_n_0\,
      O => \^r_mul_reg_reg_1\(1)
    );
\i___2_carry__0_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(1),
      I1 => \i___2_carry__6_i_4_0\(1),
      I2 => \w_dsp_add_output[3]_160\(2),
      I3 => o_out(2),
      I4 => \i___2_carry_i_9__1_n_0\,
      O => \^r_mul_reg_reg_1\(0)
    );
\i___2_carry__0_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_1\(3),
      I1 => \i___2_carry__0_i_12__1_n_0\,
      I2 => o_out(6),
      I3 => \w_dsp_add_output[3]_160\(6),
      I4 => \i___2_carry__6_i_4_0\(5),
      I5 => P(5),
      O => r_mul_reg_reg_9(3)
    );
\i___2_carry__0_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_1\(2),
      I1 => \i___2_carry__0_i_9__1_n_0\,
      I2 => o_out(5),
      I3 => \w_dsp_add_output[3]_160\(5),
      I4 => \i___2_carry__6_i_4_0\(4),
      I5 => P(4),
      O => r_mul_reg_reg_9(2)
    );
\i___2_carry__0_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_1\(1),
      I1 => \i___2_carry__0_i_10__1_n_0\,
      I2 => o_out(4),
      I3 => \w_dsp_add_output[3]_160\(4),
      I4 => \i___2_carry__6_i_4_0\(3),
      I5 => P(3),
      O => r_mul_reg_reg_9(1)
    );
\i___2_carry__0_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_1\(0),
      I1 => \i___2_carry__0_i_11__1_n_0\,
      I2 => o_out(3),
      I3 => \w_dsp_add_output[3]_160\(3),
      I4 => \i___2_carry__6_i_4_0\(2),
      I5 => P(2),
      O => r_mul_reg_reg_9(0)
    );
\i___2_carry__0_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_add_output[3]_160\(6),
      I1 => \i___2_carry__6_i_4_0\(5),
      I2 => P(5),
      O => \i___2_carry__0_i_9__1_n_0\
    );
\i___2_carry__1_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_add_output[3]_160\(9),
      I1 => \i___2_carry__6_i_4_0\(8),
      I2 => P(8),
      O => \i___2_carry__1_i_10__1_n_0\
    );
\i___2_carry__1_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_add_output[3]_160\(8),
      I1 => \i___2_carry__6_i_4_0\(7),
      I2 => P(7),
      O => \i___2_carry__1_i_11__1_n_0\
    );
\i___2_carry__1_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_add_output[3]_160\(11),
      I1 => \i___2_carry__6_i_4_0\(10),
      I2 => P(10),
      O => \i___2_carry__1_i_12__1_n_0\
    );
\i___2_carry__1_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(8),
      I1 => \i___2_carry__6_i_4_0\(8),
      I2 => \w_dsp_add_output[3]_160\(9),
      I3 => o_out(9),
      I4 => \i___2_carry__1_i_9__1_n_0\,
      O => \^r_mul_reg_reg_2\(3)
    );
\i___2_carry__1_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(7),
      I1 => \i___2_carry__6_i_4_0\(7),
      I2 => \w_dsp_add_output[3]_160\(8),
      I3 => o_out(8),
      I4 => \i___2_carry__1_i_10__1_n_0\,
      O => \^r_mul_reg_reg_2\(2)
    );
\i___2_carry__1_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(6),
      I1 => \i___2_carry__6_i_4_0\(6),
      I2 => \w_dsp_add_output[3]_160\(7),
      I3 => o_out(7),
      I4 => \i___2_carry__1_i_11__1_n_0\,
      O => \^r_mul_reg_reg_2\(1)
    );
\i___2_carry__1_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(5),
      I1 => \i___2_carry__6_i_4_0\(5),
      I2 => \w_dsp_add_output[3]_160\(6),
      I3 => o_out(6),
      I4 => \i___2_carry__0_i_12__1_n_0\,
      O => \^r_mul_reg_reg_2\(0)
    );
\i___2_carry__1_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_2\(3),
      I1 => \i___2_carry__1_i_12__1_n_0\,
      I2 => o_out(10),
      I3 => \w_dsp_add_output[3]_160\(10),
      I4 => \i___2_carry__6_i_4_0\(9),
      I5 => P(9),
      O => r_mul_reg_reg_10(3)
    );
\i___2_carry__1_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_2\(2),
      I1 => \i___2_carry__1_i_9__1_n_0\,
      I2 => o_out(9),
      I3 => \w_dsp_add_output[3]_160\(9),
      I4 => \i___2_carry__6_i_4_0\(8),
      I5 => P(8),
      O => r_mul_reg_reg_10(2)
    );
\i___2_carry__1_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_2\(1),
      I1 => \i___2_carry__1_i_10__1_n_0\,
      I2 => o_out(8),
      I3 => \w_dsp_add_output[3]_160\(8),
      I4 => \i___2_carry__6_i_4_0\(7),
      I5 => P(7),
      O => r_mul_reg_reg_10(1)
    );
\i___2_carry__1_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_2\(0),
      I1 => \i___2_carry__1_i_11__1_n_0\,
      I2 => o_out(7),
      I3 => \w_dsp_add_output[3]_160\(7),
      I4 => \i___2_carry__6_i_4_0\(6),
      I5 => P(6),
      O => r_mul_reg_reg_10(0)
    );
\i___2_carry__1_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_add_output[3]_160\(10),
      I1 => \i___2_carry__6_i_4_0\(9),
      I2 => P(9),
      O => \i___2_carry__1_i_9__1_n_0\
    );
\i___2_carry__2_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_add_output[3]_160\(13),
      I1 => \i___2_carry__6_i_4_0\(12),
      I2 => P(12),
      O => \i___2_carry__2_i_10__1_n_0\
    );
\i___2_carry__2_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_add_output[3]_160\(12),
      I1 => \i___2_carry__6_i_4_0\(11),
      I2 => P(11),
      O => \i___2_carry__2_i_11__1_n_0\
    );
\i___2_carry__2_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_add_output[3]_160\(15),
      I1 => \i___2_carry__6_i_4_0\(14),
      I2 => P(14),
      O => \i___2_carry__2_i_12__1_n_0\
    );
\i___2_carry__2_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(12),
      I1 => \i___2_carry__6_i_4_0\(12),
      I2 => \w_dsp_add_output[3]_160\(13),
      I3 => o_out(13),
      I4 => \i___2_carry__2_i_9__1_n_0\,
      O => \^r_mul_reg_reg_3\(3)
    );
\i___2_carry__2_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(11),
      I1 => \i___2_carry__6_i_4_0\(11),
      I2 => \w_dsp_add_output[3]_160\(12),
      I3 => o_out(12),
      I4 => \i___2_carry__2_i_10__1_n_0\,
      O => \^r_mul_reg_reg_3\(2)
    );
\i___2_carry__2_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(10),
      I1 => \i___2_carry__6_i_4_0\(10),
      I2 => \w_dsp_add_output[3]_160\(11),
      I3 => o_out(11),
      I4 => \i___2_carry__2_i_11__1_n_0\,
      O => \^r_mul_reg_reg_3\(1)
    );
\i___2_carry__2_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(9),
      I1 => \i___2_carry__6_i_4_0\(9),
      I2 => \w_dsp_add_output[3]_160\(10),
      I3 => o_out(10),
      I4 => \i___2_carry__1_i_12__1_n_0\,
      O => \^r_mul_reg_reg_3\(0)
    );
\i___2_carry__2_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_3\(3),
      I1 => \i___2_carry__2_i_12__1_n_0\,
      I2 => o_out(14),
      I3 => \w_dsp_add_output[3]_160\(14),
      I4 => \i___2_carry__6_i_4_0\(13),
      I5 => P(13),
      O => r_mul_reg_reg_11(3)
    );
\i___2_carry__2_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_3\(2),
      I1 => \i___2_carry__2_i_9__1_n_0\,
      I2 => o_out(13),
      I3 => \w_dsp_add_output[3]_160\(13),
      I4 => \i___2_carry__6_i_4_0\(12),
      I5 => P(12),
      O => r_mul_reg_reg_11(2)
    );
\i___2_carry__2_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_3\(1),
      I1 => \i___2_carry__2_i_10__1_n_0\,
      I2 => o_out(12),
      I3 => \w_dsp_add_output[3]_160\(12),
      I4 => \i___2_carry__6_i_4_0\(11),
      I5 => P(11),
      O => r_mul_reg_reg_11(1)
    );
\i___2_carry__2_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_3\(0),
      I1 => \i___2_carry__2_i_11__1_n_0\,
      I2 => o_out(11),
      I3 => \w_dsp_add_output[3]_160\(11),
      I4 => \i___2_carry__6_i_4_0\(10),
      I5 => P(10),
      O => r_mul_reg_reg_11(0)
    );
\i___2_carry__2_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_add_output[3]_160\(14),
      I1 => \i___2_carry__6_i_4_0\(13),
      I2 => P(13),
      O => \i___2_carry__2_i_9__1_n_0\
    );
\i___2_carry__3_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_add_output[3]_160\(17),
      I1 => \i___2_carry__6_i_4_0\(16),
      I2 => P(16),
      O => \i___2_carry__3_i_10__1_n_0\
    );
\i___2_carry__3_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_add_output[3]_160\(16),
      I1 => \i___2_carry__6_i_4_0\(15),
      I2 => P(15),
      O => \i___2_carry__3_i_11__1_n_0\
    );
\i___2_carry__3_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_add_output[3]_160\(19),
      I1 => \i___2_carry__6_i_4_0\(18),
      I2 => P(18),
      O => \i___2_carry__3_i_12__1_n_0\
    );
\i___2_carry__3_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(16),
      I1 => \i___2_carry__6_i_4_0\(16),
      I2 => \w_dsp_add_output[3]_160\(17),
      I3 => o_out(17),
      I4 => \i___2_carry__3_i_9__1_n_0\,
      O => \^r_mul_reg_reg_4\(3)
    );
\i___2_carry__3_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(15),
      I1 => \i___2_carry__6_i_4_0\(15),
      I2 => \w_dsp_add_output[3]_160\(16),
      I3 => o_out(16),
      I4 => \i___2_carry__3_i_10__1_n_0\,
      O => \^r_mul_reg_reg_4\(2)
    );
\i___2_carry__3_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(14),
      I1 => \i___2_carry__6_i_4_0\(14),
      I2 => \w_dsp_add_output[3]_160\(15),
      I3 => o_out(15),
      I4 => \i___2_carry__3_i_11__1_n_0\,
      O => \^r_mul_reg_reg_4\(1)
    );
\i___2_carry__3_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(13),
      I1 => \i___2_carry__6_i_4_0\(13),
      I2 => \w_dsp_add_output[3]_160\(14),
      I3 => o_out(14),
      I4 => \i___2_carry__2_i_12__1_n_0\,
      O => \^r_mul_reg_reg_4\(0)
    );
\i___2_carry__3_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_4\(3),
      I1 => \i___2_carry__3_i_12__1_n_0\,
      I2 => o_out(18),
      I3 => \w_dsp_add_output[3]_160\(18),
      I4 => \i___2_carry__6_i_4_0\(17),
      I5 => P(17),
      O => r_mul_reg_reg_12(3)
    );
\i___2_carry__3_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_4\(2),
      I1 => \i___2_carry__3_i_9__1_n_0\,
      I2 => o_out(17),
      I3 => \w_dsp_add_output[3]_160\(17),
      I4 => \i___2_carry__6_i_4_0\(16),
      I5 => P(16),
      O => r_mul_reg_reg_12(2)
    );
\i___2_carry__3_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_4\(1),
      I1 => \i___2_carry__3_i_10__1_n_0\,
      I2 => o_out(16),
      I3 => \w_dsp_add_output[3]_160\(16),
      I4 => \i___2_carry__6_i_4_0\(15),
      I5 => P(15),
      O => r_mul_reg_reg_12(1)
    );
\i___2_carry__3_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_4\(0),
      I1 => \i___2_carry__3_i_11__1_n_0\,
      I2 => o_out(15),
      I3 => \w_dsp_add_output[3]_160\(15),
      I4 => \i___2_carry__6_i_4_0\(14),
      I5 => P(14),
      O => r_mul_reg_reg_12(0)
    );
\i___2_carry__3_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_add_output[3]_160\(18),
      I1 => \i___2_carry__6_i_4_0\(17),
      I2 => P(17),
      O => \i___2_carry__3_i_9__1_n_0\
    );
\i___2_carry__4_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_add_output[3]_160\(21),
      I1 => \i___2_carry__6_i_4_0\(20),
      I2 => P(20),
      O => \i___2_carry__4_i_10__1_n_0\
    );
\i___2_carry__4_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_add_output[3]_160\(20),
      I1 => \i___2_carry__6_i_4_0\(19),
      I2 => P(19),
      O => \i___2_carry__4_i_11__1_n_0\
    );
\i___2_carry__4_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_add_output[3]_160\(23),
      I1 => \i___2_carry__6_i_4_0\(22),
      I2 => P(22),
      O => \i___2_carry__4_i_12__1_n_0\
    );
\i___2_carry__4_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(20),
      I1 => \i___2_carry__6_i_4_0\(20),
      I2 => \w_dsp_add_output[3]_160\(21),
      I3 => o_out(21),
      I4 => \i___2_carry__4_i_9__1_n_0\,
      O => \^r_mul_reg_reg_5\(3)
    );
\i___2_carry__4_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(19),
      I1 => \i___2_carry__6_i_4_0\(19),
      I2 => \w_dsp_add_output[3]_160\(20),
      I3 => o_out(20),
      I4 => \i___2_carry__4_i_10__1_n_0\,
      O => \^r_mul_reg_reg_5\(2)
    );
\i___2_carry__4_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(18),
      I1 => \i___2_carry__6_i_4_0\(18),
      I2 => \w_dsp_add_output[3]_160\(19),
      I3 => o_out(19),
      I4 => \i___2_carry__4_i_11__1_n_0\,
      O => \^r_mul_reg_reg_5\(1)
    );
\i___2_carry__4_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(17),
      I1 => \i___2_carry__6_i_4_0\(17),
      I2 => \w_dsp_add_output[3]_160\(18),
      I3 => o_out(18),
      I4 => \i___2_carry__3_i_12__1_n_0\,
      O => \^r_mul_reg_reg_5\(0)
    );
\i___2_carry__4_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_5\(3),
      I1 => \i___2_carry__4_i_12__1_n_0\,
      I2 => o_out(22),
      I3 => \w_dsp_add_output[3]_160\(22),
      I4 => \i___2_carry__6_i_4_0\(21),
      I5 => P(21),
      O => r_mul_reg_reg_13(3)
    );
\i___2_carry__4_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_5\(2),
      I1 => \i___2_carry__4_i_9__1_n_0\,
      I2 => o_out(21),
      I3 => \w_dsp_add_output[3]_160\(21),
      I4 => \i___2_carry__6_i_4_0\(20),
      I5 => P(20),
      O => r_mul_reg_reg_13(2)
    );
\i___2_carry__4_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_5\(1),
      I1 => \i___2_carry__4_i_10__1_n_0\,
      I2 => o_out(20),
      I3 => \w_dsp_add_output[3]_160\(20),
      I4 => \i___2_carry__6_i_4_0\(19),
      I5 => P(19),
      O => r_mul_reg_reg_13(1)
    );
\i___2_carry__4_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_5\(0),
      I1 => \i___2_carry__4_i_11__1_n_0\,
      I2 => o_out(19),
      I3 => \w_dsp_add_output[3]_160\(19),
      I4 => \i___2_carry__6_i_4_0\(18),
      I5 => P(18),
      O => r_mul_reg_reg_13(0)
    );
\i___2_carry__4_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_add_output[3]_160\(22),
      I1 => \i___2_carry__6_i_4_0\(21),
      I2 => P(21),
      O => \i___2_carry__4_i_9__1_n_0\
    );
\i___2_carry__5_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(24),
      I1 => \i___2_carry__6_i_4_0\(24),
      I2 => \w_dsp_add_output[3]_160\(25),
      I3 => o_out(25),
      I4 => \i___2_carry__5_i_9_n_0\,
      O => \^r_mul_reg_reg_6\(3)
    );
\i___2_carry__5_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_add_output[3]_160\(25),
      I1 => \i___2_carry__6_i_4_0\(24),
      I2 => P(24),
      O => \i___2_carry__5_i_10_n_0\
    );
\i___2_carry__5_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_add_output[3]_160\(24),
      I1 => \i___2_carry__6_i_4_0\(23),
      I2 => P(23),
      O => \i___2_carry__5_i_11_n_0\
    );
\i___2_carry__5_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_add_output[3]_160\(27),
      I1 => \i___2_carry__6_i_4_0\(26),
      I2 => P(26),
      O => \i___2_carry__5_i_12_n_0\
    );
\i___2_carry__5_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(23),
      I1 => \i___2_carry__6_i_4_0\(23),
      I2 => \w_dsp_add_output[3]_160\(24),
      I3 => o_out(24),
      I4 => \i___2_carry__5_i_10_n_0\,
      O => \^r_mul_reg_reg_6\(2)
    );
\i___2_carry__5_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(22),
      I1 => \i___2_carry__6_i_4_0\(22),
      I2 => \w_dsp_add_output[3]_160\(23),
      I3 => o_out(23),
      I4 => \i___2_carry__5_i_11_n_0\,
      O => \^r_mul_reg_reg_6\(1)
    );
\i___2_carry__5_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(21),
      I1 => \i___2_carry__6_i_4_0\(21),
      I2 => \w_dsp_add_output[3]_160\(22),
      I3 => o_out(22),
      I4 => \i___2_carry__4_i_12__1_n_0\,
      O => \^r_mul_reg_reg_6\(0)
    );
\i___2_carry__5_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_6\(3),
      I1 => \i___2_carry__5_i_12_n_0\,
      I2 => o_out(26),
      I3 => \w_dsp_add_output[3]_160\(26),
      I4 => \i___2_carry__6_i_4_0\(25),
      I5 => P(25),
      O => r_mul_reg_reg_14(3)
    );
\i___2_carry__5_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_6\(2),
      I1 => \i___2_carry__5_i_9_n_0\,
      I2 => o_out(25),
      I3 => \w_dsp_add_output[3]_160\(25),
      I4 => \i___2_carry__6_i_4_0\(24),
      I5 => P(24),
      O => r_mul_reg_reg_14(2)
    );
\i___2_carry__5_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_6\(1),
      I1 => \i___2_carry__5_i_10_n_0\,
      I2 => o_out(24),
      I3 => \w_dsp_add_output[3]_160\(24),
      I4 => \i___2_carry__6_i_4_0\(23),
      I5 => P(23),
      O => r_mul_reg_reg_14(1)
    );
\i___2_carry__5_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_6\(0),
      I1 => \i___2_carry__5_i_11_n_0\,
      I2 => o_out(23),
      I3 => \w_dsp_add_output[3]_160\(23),
      I4 => \i___2_carry__6_i_4_0\(22),
      I5 => P(22),
      O => r_mul_reg_reg_14(0)
    );
\i___2_carry__5_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_add_output[3]_160\(26),
      I1 => \i___2_carry__6_i_4_0\(25),
      I2 => P(25),
      O => \i___2_carry__5_i_9_n_0\
    );
\i___2_carry__6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(26),
      I1 => \i___2_carry__6_i_4_0\(26),
      I2 => \w_dsp_add_output[3]_160\(27),
      I3 => o_out(27),
      I4 => \i___2_carry__6_i_6_n_0\,
      O => \^r_mul_reg_reg_7\(1)
    );
\i___2_carry__6_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(25),
      I1 => \i___2_carry__6_i_4_0\(25),
      I2 => \w_dsp_add_output[3]_160\(26),
      I3 => o_out(26),
      I4 => \i___2_carry__5_i_12_n_0\,
      O => \^r_mul_reg_reg_7\(0)
    );
\i___2_carry__6_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E187871E871E1E78"
    )
        port map (
      I0 => o_out(28),
      I1 => \i___2_carry__6_i_7_n_0\,
      I2 => \p_0_out_inferred__0/i___2_carry__6\,
      I3 => \w_dsp_add_output[3]_160\(29),
      I4 => \i___2_carry__6_i_4_0\(28),
      I5 => P(28),
      O => S(2)
    );
\i___2_carry__6_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_7\(1),
      I1 => \i___2_carry__6_i_9_n_0\,
      I2 => o_out(28),
      I3 => \w_dsp_add_output[3]_160\(28),
      I4 => \i___2_carry__6_i_4_0\(27),
      I5 => P(27),
      O => S(1)
    );
\i___2_carry__6_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_7\(0),
      I1 => \i___2_carry__6_i_6_n_0\,
      I2 => o_out(27),
      I3 => \w_dsp_add_output[3]_160\(27),
      I4 => \i___2_carry__6_i_4_0\(26),
      I5 => P(26),
      O => S(0)
    );
\i___2_carry__6_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_add_output[3]_160\(28),
      I1 => \i___2_carry__6_i_4_0\(27),
      I2 => P(27),
      O => \i___2_carry__6_i_6_n_0\
    );
\i___2_carry__6_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \w_dsp_add_output[3]_160\(28),
      I1 => \i___2_carry__6_i_4_0\(27),
      I2 => P(27),
      O => \i___2_carry__6_i_7_n_0\
    );
\i___2_carry__6_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_add_output[3]_160\(29),
      I1 => \i___2_carry__6_i_4_0\(28),
      I2 => P(28),
      O => \i___2_carry__6_i_9_n_0\
    );
\i___2_carry_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(0),
      I1 => \i___2_carry__6_i_4_0\(0),
      I2 => \^r_mul_reg_reg_0\(1),
      I3 => o_out(1),
      I4 => \i___2_carry_i_8__1_n_0\,
      O => \^di\(1)
    );
\i___2_carry_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => P(0),
      I1 => \i___2_carry__6_i_4_0\(0),
      I2 => \^r_mul_reg_reg_0\(1),
      I3 => o_out(1),
      I4 => \i___2_carry_i_8__1_n_0\,
      O => \^di\(0)
    );
\i___2_carry_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^di\(1),
      I1 => \i___2_carry_i_9__1_n_0\,
      I2 => o_out(2),
      I3 => \w_dsp_add_output[3]_160\(2),
      I4 => \i___2_carry__6_i_4_0\(1),
      I5 => P(1),
      O => r_mul_reg_reg_8(1)
    );
\i___2_carry_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => \i___2_carry_i_8__1_n_0\,
      I1 => o_out(1),
      I2 => \^r_mul_reg_reg_0\(1),
      I3 => \i___2_carry__6_i_4_0\(0),
      I4 => P(0),
      I5 => o_out(0),
      O => r_mul_reg_reg_8(0)
    );
\i___2_carry_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_add_output[3]_160\(2),
      I1 => \i___2_carry__6_i_4_0\(1),
      I2 => P(1),
      O => \i___2_carry_i_8__1_n_0\
    );
\i___2_carry_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_add_output[3]_160\(3),
      I1 => \i___2_carry__6_i_4_0\(2),
      I2 => P(2),
      O => \i___2_carry_i_9__1_n_0\
    );
r_mul_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => true,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => r_mul_reg_reg_15(16),
      A(28) => r_mul_reg_reg_15(16),
      A(27) => r_mul_reg_reg_15(16),
      A(26) => r_mul_reg_reg_15(16),
      A(25) => r_mul_reg_reg_15(16),
      A(24) => r_mul_reg_reg_15(16),
      A(23) => r_mul_reg_reg_15(16),
      A(22) => r_mul_reg_reg_15(16),
      A(21) => r_mul_reg_reg_15(16),
      A(20) => r_mul_reg_reg_15(16),
      A(19) => r_mul_reg_reg_15(16),
      A(18) => r_mul_reg_reg_15(16),
      A(17) => r_mul_reg_reg_15(16),
      A(16 downto 0) => r_mul_reg_reg_15(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_r_mul_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(3),
      B(16) => B(3),
      B(15) => B(3),
      B(14) => B(3),
      B(13) => B(3),
      B(12) => B(3),
      B(11) => B(3),
      B(10) => B(3),
      B(9) => B(3),
      B(8) => B(3),
      B(7) => B(3),
      B(6 downto 5) => B(3 downto 2),
      B(4) => '0',
      B(3 downto 2) => B(1 downto 0),
      B(1) => '0',
      B(0) => B(0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_r_mul_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_r_mul_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_r_mul_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '1',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '1',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => i_clk,
      D(24) => Q(16),
      D(23) => Q(16),
      D(22) => Q(16),
      D(21) => Q(16),
      D(20) => Q(16),
      D(19) => Q(16),
      D(18) => Q(16),
      D(17) => Q(16),
      D(16 downto 0) => Q(16 downto 0),
      INMODE(4 downto 0) => B"00100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_r_mul_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_r_mul_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 35) => NLW_r_mul_reg_reg_P_UNCONNECTED(47 downto 35),
      P(34) => r_mul_reg_reg_n_71,
      P(33) => r_mul_reg_reg_n_72,
      P(32) => r_mul_reg_reg_n_73,
      P(31) => r_mul_reg_reg_n_74,
      P(30) => \^r_mul_reg_reg_0\(2),
      P(29 downto 2) => \w_dsp_add_output[3]_160\(29 downto 2),
      P(1 downto 0) => \^r_mul_reg_reg_0\(1 downto 0),
      PATTERNBDETECT => NLW_r_mul_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_r_mul_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_r_mul_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => RSTA,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => RSTA,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => RSTA,
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => RSTA,
      UNDERFLOW => NLW_r_mul_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_add_24 is
  port (
    o_out : out STD_LOGIC_VECTOR ( 23 downto 0 );
    RSTA : out STD_LOGIC;
    i_clk : in STD_LOGIC;
    i_mul : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 16 downto 0 );
    r_mul_reg_reg_0 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    r_dsp_add_3_preadd : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_add_24 : entity is "dsp_add";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_add_24;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_add_24 is
  signal \^rsta\ : STD_LOGIC;
  signal r_mul_reg_reg_n_71 : STD_LOGIC;
  signal r_mul_reg_reg_n_72 : STD_LOGIC;
  signal r_mul_reg_reg_n_73 : STD_LOGIC;
  signal r_mul_reg_reg_n_74 : STD_LOGIC;
  signal r_mul_reg_reg_n_75 : STD_LOGIC;
  signal r_mul_reg_reg_n_76 : STD_LOGIC;
  signal r_mul_reg_reg_n_77 : STD_LOGIC;
  signal r_mul_reg_reg_n_78 : STD_LOGIC;
  signal r_mul_reg_reg_n_79 : STD_LOGIC;
  signal r_mul_reg_reg_n_80 : STD_LOGIC;
  signal r_mul_reg_reg_n_81 : STD_LOGIC;
  signal NLW_r_mul_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_r_mul_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_r_mul_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r_mul_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 35 );
  signal NLW_r_mul_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  RSTA <= \^rsta\;
r_mul_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => true,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => r_mul_reg_reg_0(16),
      A(28) => r_mul_reg_reg_0(16),
      A(27) => r_mul_reg_reg_0(16),
      A(26) => r_mul_reg_reg_0(16),
      A(25) => r_mul_reg_reg_0(16),
      A(24) => r_mul_reg_reg_0(16),
      A(23) => r_mul_reg_reg_0(16),
      A(22) => r_mul_reg_reg_0(16),
      A(21) => r_mul_reg_reg_0(16),
      A(20) => r_mul_reg_reg_0(16),
      A(19) => r_mul_reg_reg_0(16),
      A(18) => r_mul_reg_reg_0(16),
      A(17) => r_mul_reg_reg_0(16),
      A(16 downto 0) => r_mul_reg_reg_0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_r_mul_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 6) => B"000000000000",
      B(5 downto 1) => i_mul(4 downto 0),
      B(0) => i_mul(4),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_r_mul_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_r_mul_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_r_mul_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '1',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '1',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => i_clk,
      D(24) => Q(16),
      D(23) => Q(16),
      D(22) => Q(16),
      D(21) => Q(16),
      D(20) => Q(16),
      D(19) => Q(16),
      D(18) => Q(16),
      D(17) => Q(16),
      D(16 downto 0) => Q(16 downto 0),
      INMODE(4 downto 0) => B"00100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_r_mul_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_r_mul_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 35) => NLW_r_mul_reg_reg_P_UNCONNECTED(47 downto 35),
      P(34) => r_mul_reg_reg_n_71,
      P(33) => r_mul_reg_reg_n_72,
      P(32) => r_mul_reg_reg_n_73,
      P(31) => r_mul_reg_reg_n_74,
      P(30) => r_mul_reg_reg_n_75,
      P(29) => r_mul_reg_reg_n_76,
      P(28) => r_mul_reg_reg_n_77,
      P(27) => r_mul_reg_reg_n_78,
      P(26) => r_mul_reg_reg_n_79,
      P(25) => r_mul_reg_reg_n_80,
      P(24) => r_mul_reg_reg_n_81,
      P(23 downto 0) => o_out(23 downto 0),
      PATTERNBDETECT => NLW_r_mul_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_r_mul_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_r_mul_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => \^rsta\,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => \^rsta\,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => \^rsta\,
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => \^rsta\,
      UNDERFLOW => NLW_r_mul_reg_reg_UNDERFLOW_UNCONNECTED
    );
r_mul_reg_reg_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_dsp_add_3_preadd,
      O => \^rsta\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_add_25 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    i_clk : in STD_LOGIC;
    RSTA : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 16 downto 0 );
    r_mul_reg_reg_0 : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_add_25 : entity is "dsp_add";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_add_25;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_add_25 is
  signal r_mul_reg_reg_n_71 : STD_LOGIC;
  signal r_mul_reg_reg_n_72 : STD_LOGIC;
  signal r_mul_reg_reg_n_73 : STD_LOGIC;
  signal r_mul_reg_reg_n_74 : STD_LOGIC;
  signal r_mul_reg_reg_n_75 : STD_LOGIC;
  signal r_mul_reg_reg_n_76 : STD_LOGIC;
  signal r_mul_reg_reg_n_77 : STD_LOGIC;
  signal r_mul_reg_reg_n_78 : STD_LOGIC;
  signal r_mul_reg_reg_n_79 : STD_LOGIC;
  signal r_mul_reg_reg_n_80 : STD_LOGIC;
  signal r_mul_reg_reg_n_81 : STD_LOGIC;
  signal NLW_r_mul_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_r_mul_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_r_mul_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r_mul_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 35 );
  signal NLW_r_mul_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
r_mul_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => true,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => r_mul_reg_reg_0(16),
      A(28) => r_mul_reg_reg_0(16),
      A(27) => r_mul_reg_reg_0(16),
      A(26) => r_mul_reg_reg_0(16),
      A(25) => r_mul_reg_reg_0(16),
      A(24) => r_mul_reg_reg_0(16),
      A(23) => r_mul_reg_reg_0(16),
      A(22) => r_mul_reg_reg_0(16),
      A(21) => r_mul_reg_reg_0(16),
      A(20) => r_mul_reg_reg_0(16),
      A(19) => r_mul_reg_reg_0(16),
      A(18) => r_mul_reg_reg_0(16),
      A(17) => r_mul_reg_reg_0(16),
      A(16 downto 0) => r_mul_reg_reg_0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_r_mul_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(6),
      B(16) => B(6),
      B(15) => B(6),
      B(14) => B(6),
      B(13) => B(6),
      B(12) => B(6),
      B(11) => B(6),
      B(10) => B(6),
      B(9) => B(6),
      B(8) => B(6),
      B(7) => B(6),
      B(6 downto 0) => B(6 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_r_mul_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_r_mul_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_r_mul_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '1',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '1',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => i_clk,
      D(24) => Q(16),
      D(23) => Q(16),
      D(22) => Q(16),
      D(21) => Q(16),
      D(20) => Q(16),
      D(19) => Q(16),
      D(18) => Q(16),
      D(17) => Q(16),
      D(16 downto 0) => Q(16 downto 0),
      INMODE(4 downto 0) => B"00100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_r_mul_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_r_mul_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 35) => NLW_r_mul_reg_reg_P_UNCONNECTED(47 downto 35),
      P(34) => r_mul_reg_reg_n_71,
      P(33) => r_mul_reg_reg_n_72,
      P(32) => r_mul_reg_reg_n_73,
      P(31) => r_mul_reg_reg_n_74,
      P(30) => r_mul_reg_reg_n_75,
      P(29) => r_mul_reg_reg_n_76,
      P(28) => r_mul_reg_reg_n_77,
      P(27) => r_mul_reg_reg_n_78,
      P(26) => r_mul_reg_reg_n_79,
      P(25) => r_mul_reg_reg_n_80,
      P(24) => r_mul_reg_reg_n_81,
      P(23 downto 0) => P(23 downto 0),
      PATTERNBDETECT => NLW_r_mul_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_r_mul_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_r_mul_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => RSTA,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => RSTA,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => RSTA,
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => RSTA,
      UNDERFLOW => NLW_r_mul_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_add_26 is
  port (
    P : out STD_LOGIC_VECTOR ( 21 downto 0 );
    r_mul_reg_reg_0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_clk : in STD_LOGIC;
    RSTA : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 16 downto 0 );
    r_mul_reg_reg_1 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \i___2_carry__4_i_4\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \i___2_carry__4_i_4_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    o_out : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_add_26 : entity is "dsp_add";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_add_26;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_add_26 is
  signal \^di\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^p\ : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal r_mul_reg_reg_n_71 : STD_LOGIC;
  signal r_mul_reg_reg_n_72 : STD_LOGIC;
  signal r_mul_reg_reg_n_73 : STD_LOGIC;
  signal r_mul_reg_reg_n_74 : STD_LOGIC;
  signal r_mul_reg_reg_n_75 : STD_LOGIC;
  signal r_mul_reg_reg_n_76 : STD_LOGIC;
  signal r_mul_reg_reg_n_77 : STD_LOGIC;
  signal r_mul_reg_reg_n_78 : STD_LOGIC;
  signal r_mul_reg_reg_n_79 : STD_LOGIC;
  signal r_mul_reg_reg_n_80 : STD_LOGIC;
  signal r_mul_reg_reg_n_81 : STD_LOGIC;
  signal \w_dsp_add_output[2]_6\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_r_mul_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_r_mul_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_r_mul_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r_mul_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 35 );
  signal NLW_r_mul_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  DI(0) <= \^di\(0);
  P(21 downto 0) <= \^p\(21 downto 0);
\i___2_carry__4_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \w_dsp_add_output[2]_6\(23),
      I1 => \i___2_carry__4_i_4\(2),
      I2 => \i___2_carry__4_i_4_0\(2),
      I3 => o_out(2),
      O => r_mul_reg_reg_0
    );
\i___2_carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^p\(0),
      I1 => \i___2_carry__4_i_4\(1),
      I2 => \i___2_carry__4_i_4_0\(1),
      I3 => o_out(1),
      O => \^di\(0)
    );
\i___2_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"566A"
    )
        port map (
      I0 => \^di\(0),
      I1 => \w_dsp_add_output[2]_6\(0),
      I2 => \i___2_carry__4_i_4\(0),
      I3 => \i___2_carry__4_i_4_0\(0),
      O => S(1)
    );
\i___2_carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \w_dsp_add_output[2]_6\(0),
      I1 => \i___2_carry__4_i_4\(0),
      I2 => \i___2_carry__4_i_4_0\(0),
      I3 => o_out(0),
      O => S(0)
    );
r_mul_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => true,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => r_mul_reg_reg_1(16),
      A(28) => r_mul_reg_reg_1(16),
      A(27) => r_mul_reg_reg_1(16),
      A(26) => r_mul_reg_reg_1(16),
      A(25) => r_mul_reg_reg_1(16),
      A(24) => r_mul_reg_reg_1(16),
      A(23) => r_mul_reg_reg_1(16),
      A(22) => r_mul_reg_reg_1(16),
      A(21) => r_mul_reg_reg_1(16),
      A(20) => r_mul_reg_reg_1(16),
      A(19) => r_mul_reg_reg_1(16),
      A(18) => r_mul_reg_reg_1(16),
      A(17) => r_mul_reg_reg_1(16),
      A(16 downto 0) => r_mul_reg_reg_1(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_r_mul_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(5),
      B(16) => B(5),
      B(15) => B(5),
      B(14) => B(5),
      B(13) => B(5),
      B(12) => B(5),
      B(11) => B(5),
      B(10) => B(5),
      B(9) => B(5),
      B(8) => B(5),
      B(7) => B(5),
      B(6 downto 2) => B(5 downto 1),
      B(1) => B(3),
      B(0) => B(0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_r_mul_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_r_mul_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_r_mul_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '1',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '1',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => i_clk,
      D(24) => Q(16),
      D(23) => Q(16),
      D(22) => Q(16),
      D(21) => Q(16),
      D(20) => Q(16),
      D(19) => Q(16),
      D(18) => Q(16),
      D(17) => Q(16),
      D(16 downto 0) => Q(16 downto 0),
      INMODE(4 downto 0) => B"00100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_r_mul_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_r_mul_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 35) => NLW_r_mul_reg_reg_P_UNCONNECTED(47 downto 35),
      P(34) => r_mul_reg_reg_n_71,
      P(33) => r_mul_reg_reg_n_72,
      P(32) => r_mul_reg_reg_n_73,
      P(31) => r_mul_reg_reg_n_74,
      P(30) => r_mul_reg_reg_n_75,
      P(29) => r_mul_reg_reg_n_76,
      P(28) => r_mul_reg_reg_n_77,
      P(27) => r_mul_reg_reg_n_78,
      P(26) => r_mul_reg_reg_n_79,
      P(25) => r_mul_reg_reg_n_80,
      P(24) => r_mul_reg_reg_n_81,
      P(23) => \w_dsp_add_output[2]_6\(23),
      P(22 downto 1) => \^p\(21 downto 0),
      P(0) => \w_dsp_add_output[2]_6\(0),
      PATTERNBDETECT => NLW_r_mul_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_r_mul_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_r_mul_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => RSTA,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => RSTA,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => RSTA,
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => RSTA,
      UNDERFLOW => NLW_r_mul_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_add_27 is
  port (
    r_mul_reg_reg_0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    r_mul_reg_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_mul_reg_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_mul_reg_reg_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_mul_reg_reg_4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_mul_reg_reg_5 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_mul_reg_reg_6 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    r_mul_reg_reg_7 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_mul_reg_reg_8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_mul_reg_reg_9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_mul_reg_reg_10 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    i_clk : in STD_LOGIC;
    RSTA : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 16 downto 0 );
    r_mul_reg_reg_11 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    P : in STD_LOGIC_VECTOR ( 21 downto 0 );
    \i___2_carry__4_i_5_0\ : in STD_LOGIC_VECTOR ( 21 downto 0 );
    o_out : in STD_LOGIC_VECTOR ( 21 downto 0 );
    \p_0_out_inferred__0/i___2_carry__4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_add_27 : entity is "dsp_add";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_add_27;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_add_27 is
  signal \^di\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \i___2_carry__0_i_10_n_0\ : STD_LOGIC;
  signal \i___2_carry__0_i_11_n_0\ : STD_LOGIC;
  signal \i___2_carry__0_i_12_n_0\ : STD_LOGIC;
  signal \i___2_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \i___2_carry__1_i_10_n_0\ : STD_LOGIC;
  signal \i___2_carry__1_i_11_n_0\ : STD_LOGIC;
  signal \i___2_carry__1_i_12_n_0\ : STD_LOGIC;
  signal \i___2_carry__1_i_9_n_0\ : STD_LOGIC;
  signal \i___2_carry__2_i_10_n_0\ : STD_LOGIC;
  signal \i___2_carry__2_i_11_n_0\ : STD_LOGIC;
  signal \i___2_carry__2_i_12_n_0\ : STD_LOGIC;
  signal \i___2_carry__2_i_9_n_0\ : STD_LOGIC;
  signal \i___2_carry__3_i_10_n_0\ : STD_LOGIC;
  signal \i___2_carry__3_i_11_n_0\ : STD_LOGIC;
  signal \i___2_carry__3_i_12_n_0\ : STD_LOGIC;
  signal \i___2_carry__3_i_9_n_0\ : STD_LOGIC;
  signal \i___2_carry__4_i_10_n_0\ : STD_LOGIC;
  signal \i___2_carry__4_i_12_n_0\ : STD_LOGIC;
  signal \i___2_carry__4_i_8_n_0\ : STD_LOGIC;
  signal \i___2_carry__4_i_9_n_0\ : STD_LOGIC;
  signal \i___2_carry_i_8_n_0\ : STD_LOGIC;
  signal \i___2_carry_i_9_n_0\ : STD_LOGIC;
  signal \^r_mul_reg_reg_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_mul_reg_reg_1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_mul_reg_reg_2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_mul_reg_reg_3\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_mul_reg_reg_4\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_mul_reg_reg_5\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal r_mul_reg_reg_n_71 : STD_LOGIC;
  signal r_mul_reg_reg_n_72 : STD_LOGIC;
  signal r_mul_reg_reg_n_73 : STD_LOGIC;
  signal r_mul_reg_reg_n_74 : STD_LOGIC;
  signal r_mul_reg_reg_n_75 : STD_LOGIC;
  signal r_mul_reg_reg_n_76 : STD_LOGIC;
  signal r_mul_reg_reg_n_77 : STD_LOGIC;
  signal r_mul_reg_reg_n_78 : STD_LOGIC;
  signal r_mul_reg_reg_n_79 : STD_LOGIC;
  signal r_mul_reg_reg_n_80 : STD_LOGIC;
  signal r_mul_reg_reg_n_81 : STD_LOGIC;
  signal \w_dsp_add_output[3]_7\ : STD_LOGIC_VECTOR ( 22 downto 2 );
  signal NLW_r_mul_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_r_mul_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_r_mul_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r_mul_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 35 );
  signal NLW_r_mul_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \i___2_carry__4_i_10\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \i___2_carry__4_i_8\ : label is "soft_lutpair0";
begin
  DI(1 downto 0) <= \^di\(1 downto 0);
  r_mul_reg_reg_0(2 downto 0) <= \^r_mul_reg_reg_0\(2 downto 0);
  r_mul_reg_reg_1(3 downto 0) <= \^r_mul_reg_reg_1\(3 downto 0);
  r_mul_reg_reg_2(3 downto 0) <= \^r_mul_reg_reg_2\(3 downto 0);
  r_mul_reg_reg_3(3 downto 0) <= \^r_mul_reg_reg_3\(3 downto 0);
  r_mul_reg_reg_4(3 downto 0) <= \^r_mul_reg_reg_4\(3 downto 0);
  r_mul_reg_reg_5(2 downto 0) <= \^r_mul_reg_reg_5\(2 downto 0);
\i___2_carry__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(4),
      I1 => \i___2_carry__4_i_5_0\(4),
      I2 => \w_dsp_add_output[3]_7\(5),
      I3 => o_out(5),
      I4 => \i___2_carry__0_i_9_n_0\,
      O => \^r_mul_reg_reg_1\(3)
    );
\i___2_carry__0_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_add_output[3]_7\(5),
      I1 => \i___2_carry__4_i_5_0\(4),
      I2 => P(4),
      O => \i___2_carry__0_i_10_n_0\
    );
\i___2_carry__0_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_add_output[3]_7\(4),
      I1 => \i___2_carry__4_i_5_0\(3),
      I2 => P(3),
      O => \i___2_carry__0_i_11_n_0\
    );
\i___2_carry__0_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_add_output[3]_7\(7),
      I1 => \i___2_carry__4_i_5_0\(6),
      I2 => P(6),
      O => \i___2_carry__0_i_12_n_0\
    );
\i___2_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(3),
      I1 => \i___2_carry__4_i_5_0\(3),
      I2 => \w_dsp_add_output[3]_7\(4),
      I3 => o_out(4),
      I4 => \i___2_carry__0_i_10_n_0\,
      O => \^r_mul_reg_reg_1\(2)
    );
\i___2_carry__0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(2),
      I1 => \i___2_carry__4_i_5_0\(2),
      I2 => \w_dsp_add_output[3]_7\(3),
      I3 => o_out(3),
      I4 => \i___2_carry__0_i_11_n_0\,
      O => \^r_mul_reg_reg_1\(1)
    );
\i___2_carry__0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(1),
      I1 => \i___2_carry__4_i_5_0\(1),
      I2 => \w_dsp_add_output[3]_7\(2),
      I3 => o_out(2),
      I4 => \i___2_carry_i_9_n_0\,
      O => \^r_mul_reg_reg_1\(0)
    );
\i___2_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_1\(3),
      I1 => \i___2_carry__0_i_12_n_0\,
      I2 => o_out(6),
      I3 => \w_dsp_add_output[3]_7\(6),
      I4 => \i___2_carry__4_i_5_0\(5),
      I5 => P(5),
      O => r_mul_reg_reg_7(3)
    );
\i___2_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_1\(2),
      I1 => \i___2_carry__0_i_9_n_0\,
      I2 => o_out(5),
      I3 => \w_dsp_add_output[3]_7\(5),
      I4 => \i___2_carry__4_i_5_0\(4),
      I5 => P(4),
      O => r_mul_reg_reg_7(2)
    );
\i___2_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_1\(1),
      I1 => \i___2_carry__0_i_10_n_0\,
      I2 => o_out(4),
      I3 => \w_dsp_add_output[3]_7\(4),
      I4 => \i___2_carry__4_i_5_0\(3),
      I5 => P(3),
      O => r_mul_reg_reg_7(1)
    );
\i___2_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_1\(0),
      I1 => \i___2_carry__0_i_11_n_0\,
      I2 => o_out(3),
      I3 => \w_dsp_add_output[3]_7\(3),
      I4 => \i___2_carry__4_i_5_0\(2),
      I5 => P(2),
      O => r_mul_reg_reg_7(0)
    );
\i___2_carry__0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_add_output[3]_7\(6),
      I1 => \i___2_carry__4_i_5_0\(5),
      I2 => P(5),
      O => \i___2_carry__0_i_9_n_0\
    );
\i___2_carry__1_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(8),
      I1 => \i___2_carry__4_i_5_0\(8),
      I2 => \w_dsp_add_output[3]_7\(9),
      I3 => o_out(9),
      I4 => \i___2_carry__1_i_9_n_0\,
      O => \^r_mul_reg_reg_2\(3)
    );
\i___2_carry__1_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_add_output[3]_7\(9),
      I1 => \i___2_carry__4_i_5_0\(8),
      I2 => P(8),
      O => \i___2_carry__1_i_10_n_0\
    );
\i___2_carry__1_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_add_output[3]_7\(8),
      I1 => \i___2_carry__4_i_5_0\(7),
      I2 => P(7),
      O => \i___2_carry__1_i_11_n_0\
    );
\i___2_carry__1_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_add_output[3]_7\(11),
      I1 => \i___2_carry__4_i_5_0\(10),
      I2 => P(10),
      O => \i___2_carry__1_i_12_n_0\
    );
\i___2_carry__1_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(7),
      I1 => \i___2_carry__4_i_5_0\(7),
      I2 => \w_dsp_add_output[3]_7\(8),
      I3 => o_out(8),
      I4 => \i___2_carry__1_i_10_n_0\,
      O => \^r_mul_reg_reg_2\(2)
    );
\i___2_carry__1_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(6),
      I1 => \i___2_carry__4_i_5_0\(6),
      I2 => \w_dsp_add_output[3]_7\(7),
      I3 => o_out(7),
      I4 => \i___2_carry__1_i_11_n_0\,
      O => \^r_mul_reg_reg_2\(1)
    );
\i___2_carry__1_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(5),
      I1 => \i___2_carry__4_i_5_0\(5),
      I2 => \w_dsp_add_output[3]_7\(6),
      I3 => o_out(6),
      I4 => \i___2_carry__0_i_12_n_0\,
      O => \^r_mul_reg_reg_2\(0)
    );
\i___2_carry__1_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_2\(3),
      I1 => \i___2_carry__1_i_12_n_0\,
      I2 => o_out(10),
      I3 => \w_dsp_add_output[3]_7\(10),
      I4 => \i___2_carry__4_i_5_0\(9),
      I5 => P(9),
      O => r_mul_reg_reg_8(3)
    );
\i___2_carry__1_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_2\(2),
      I1 => \i___2_carry__1_i_9_n_0\,
      I2 => o_out(9),
      I3 => \w_dsp_add_output[3]_7\(9),
      I4 => \i___2_carry__4_i_5_0\(8),
      I5 => P(8),
      O => r_mul_reg_reg_8(2)
    );
\i___2_carry__1_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_2\(1),
      I1 => \i___2_carry__1_i_10_n_0\,
      I2 => o_out(8),
      I3 => \w_dsp_add_output[3]_7\(8),
      I4 => \i___2_carry__4_i_5_0\(7),
      I5 => P(7),
      O => r_mul_reg_reg_8(1)
    );
\i___2_carry__1_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_2\(0),
      I1 => \i___2_carry__1_i_11_n_0\,
      I2 => o_out(7),
      I3 => \w_dsp_add_output[3]_7\(7),
      I4 => \i___2_carry__4_i_5_0\(6),
      I5 => P(6),
      O => r_mul_reg_reg_8(0)
    );
\i___2_carry__1_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_add_output[3]_7\(10),
      I1 => \i___2_carry__4_i_5_0\(9),
      I2 => P(9),
      O => \i___2_carry__1_i_9_n_0\
    );
\i___2_carry__2_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(12),
      I1 => \i___2_carry__4_i_5_0\(12),
      I2 => \w_dsp_add_output[3]_7\(13),
      I3 => o_out(13),
      I4 => \i___2_carry__2_i_9_n_0\,
      O => \^r_mul_reg_reg_3\(3)
    );
\i___2_carry__2_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_add_output[3]_7\(13),
      I1 => \i___2_carry__4_i_5_0\(12),
      I2 => P(12),
      O => \i___2_carry__2_i_10_n_0\
    );
\i___2_carry__2_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_add_output[3]_7\(12),
      I1 => \i___2_carry__4_i_5_0\(11),
      I2 => P(11),
      O => \i___2_carry__2_i_11_n_0\
    );
\i___2_carry__2_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_add_output[3]_7\(15),
      I1 => \i___2_carry__4_i_5_0\(14),
      I2 => P(14),
      O => \i___2_carry__2_i_12_n_0\
    );
\i___2_carry__2_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(11),
      I1 => \i___2_carry__4_i_5_0\(11),
      I2 => \w_dsp_add_output[3]_7\(12),
      I3 => o_out(12),
      I4 => \i___2_carry__2_i_10_n_0\,
      O => \^r_mul_reg_reg_3\(2)
    );
\i___2_carry__2_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(10),
      I1 => \i___2_carry__4_i_5_0\(10),
      I2 => \w_dsp_add_output[3]_7\(11),
      I3 => o_out(11),
      I4 => \i___2_carry__2_i_11_n_0\,
      O => \^r_mul_reg_reg_3\(1)
    );
\i___2_carry__2_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(9),
      I1 => \i___2_carry__4_i_5_0\(9),
      I2 => \w_dsp_add_output[3]_7\(10),
      I3 => o_out(10),
      I4 => \i___2_carry__1_i_12_n_0\,
      O => \^r_mul_reg_reg_3\(0)
    );
\i___2_carry__2_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_3\(3),
      I1 => \i___2_carry__2_i_12_n_0\,
      I2 => o_out(14),
      I3 => \w_dsp_add_output[3]_7\(14),
      I4 => \i___2_carry__4_i_5_0\(13),
      I5 => P(13),
      O => r_mul_reg_reg_9(3)
    );
\i___2_carry__2_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_3\(2),
      I1 => \i___2_carry__2_i_9_n_0\,
      I2 => o_out(13),
      I3 => \w_dsp_add_output[3]_7\(13),
      I4 => \i___2_carry__4_i_5_0\(12),
      I5 => P(12),
      O => r_mul_reg_reg_9(2)
    );
\i___2_carry__2_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_3\(1),
      I1 => \i___2_carry__2_i_10_n_0\,
      I2 => o_out(12),
      I3 => \w_dsp_add_output[3]_7\(12),
      I4 => \i___2_carry__4_i_5_0\(11),
      I5 => P(11),
      O => r_mul_reg_reg_9(1)
    );
\i___2_carry__2_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_3\(0),
      I1 => \i___2_carry__2_i_11_n_0\,
      I2 => o_out(11),
      I3 => \w_dsp_add_output[3]_7\(11),
      I4 => \i___2_carry__4_i_5_0\(10),
      I5 => P(10),
      O => r_mul_reg_reg_9(0)
    );
\i___2_carry__2_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_add_output[3]_7\(14),
      I1 => \i___2_carry__4_i_5_0\(13),
      I2 => P(13),
      O => \i___2_carry__2_i_9_n_0\
    );
\i___2_carry__3_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(16),
      I1 => \i___2_carry__4_i_5_0\(16),
      I2 => \w_dsp_add_output[3]_7\(17),
      I3 => o_out(17),
      I4 => \i___2_carry__3_i_9_n_0\,
      O => \^r_mul_reg_reg_4\(3)
    );
\i___2_carry__3_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_add_output[3]_7\(17),
      I1 => \i___2_carry__4_i_5_0\(16),
      I2 => P(16),
      O => \i___2_carry__3_i_10_n_0\
    );
\i___2_carry__3_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_add_output[3]_7\(16),
      I1 => \i___2_carry__4_i_5_0\(15),
      I2 => P(15),
      O => \i___2_carry__3_i_11_n_0\
    );
\i___2_carry__3_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_add_output[3]_7\(19),
      I1 => \i___2_carry__4_i_5_0\(18),
      I2 => P(18),
      O => \i___2_carry__3_i_12_n_0\
    );
\i___2_carry__3_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(15),
      I1 => \i___2_carry__4_i_5_0\(15),
      I2 => \w_dsp_add_output[3]_7\(16),
      I3 => o_out(16),
      I4 => \i___2_carry__3_i_10_n_0\,
      O => \^r_mul_reg_reg_4\(2)
    );
\i___2_carry__3_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(14),
      I1 => \i___2_carry__4_i_5_0\(14),
      I2 => \w_dsp_add_output[3]_7\(15),
      I3 => o_out(15),
      I4 => \i___2_carry__3_i_11_n_0\,
      O => \^r_mul_reg_reg_4\(1)
    );
\i___2_carry__3_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(13),
      I1 => \i___2_carry__4_i_5_0\(13),
      I2 => \w_dsp_add_output[3]_7\(14),
      I3 => o_out(14),
      I4 => \i___2_carry__2_i_12_n_0\,
      O => \^r_mul_reg_reg_4\(0)
    );
\i___2_carry__3_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_4\(3),
      I1 => \i___2_carry__3_i_12_n_0\,
      I2 => o_out(18),
      I3 => \w_dsp_add_output[3]_7\(18),
      I4 => \i___2_carry__4_i_5_0\(17),
      I5 => P(17),
      O => r_mul_reg_reg_10(3)
    );
\i___2_carry__3_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_4\(2),
      I1 => \i___2_carry__3_i_9_n_0\,
      I2 => o_out(17),
      I3 => \w_dsp_add_output[3]_7\(17),
      I4 => \i___2_carry__4_i_5_0\(16),
      I5 => P(16),
      O => r_mul_reg_reg_10(2)
    );
\i___2_carry__3_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_4\(1),
      I1 => \i___2_carry__3_i_10_n_0\,
      I2 => o_out(16),
      I3 => \w_dsp_add_output[3]_7\(16),
      I4 => \i___2_carry__4_i_5_0\(15),
      I5 => P(15),
      O => r_mul_reg_reg_10(1)
    );
\i___2_carry__3_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_4\(0),
      I1 => \i___2_carry__3_i_11_n_0\,
      I2 => o_out(15),
      I3 => \w_dsp_add_output[3]_7\(15),
      I4 => \i___2_carry__4_i_5_0\(14),
      I5 => P(14),
      O => r_mul_reg_reg_10(0)
    );
\i___2_carry__3_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_add_output[3]_7\(18),
      I1 => \i___2_carry__4_i_5_0\(17),
      I2 => P(17),
      O => \i___2_carry__3_i_9_n_0\
    );
\i___2_carry__4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(19),
      I1 => \i___2_carry__4_i_5_0\(19),
      I2 => \w_dsp_add_output[3]_7\(20),
      I3 => o_out(20),
      I4 => \i___2_carry__4_i_8_n_0\,
      O => \^r_mul_reg_reg_5\(2)
    );
\i___2_carry__4_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \w_dsp_add_output[3]_7\(21),
      I1 => \i___2_carry__4_i_5_0\(20),
      I2 => P(20),
      O => \i___2_carry__4_i_10_n_0\
    );
\i___2_carry__4_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_add_output[3]_7\(22),
      I1 => \i___2_carry__4_i_5_0\(21),
      I2 => P(21),
      O => \i___2_carry__4_i_12_n_0\
    );
\i___2_carry__4_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(18),
      I1 => \i___2_carry__4_i_5_0\(18),
      I2 => \w_dsp_add_output[3]_7\(19),
      I3 => o_out(19),
      I4 => \i___2_carry__4_i_9_n_0\,
      O => \^r_mul_reg_reg_5\(1)
    );
\i___2_carry__4_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(17),
      I1 => \i___2_carry__4_i_5_0\(17),
      I2 => \w_dsp_add_output[3]_7\(18),
      I3 => o_out(18),
      I4 => \i___2_carry__3_i_12_n_0\,
      O => \^r_mul_reg_reg_5\(0)
    );
\i___2_carry__4_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E187871E871E1E78"
    )
        port map (
      I0 => o_out(21),
      I1 => \i___2_carry__4_i_10_n_0\,
      I2 => \p_0_out_inferred__0/i___2_carry__4\,
      I3 => \w_dsp_add_output[3]_7\(22),
      I4 => \i___2_carry__4_i_5_0\(21),
      I5 => P(21),
      O => S(3)
    );
\i___2_carry__4_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_5\(2),
      I1 => \i___2_carry__4_i_12_n_0\,
      I2 => o_out(21),
      I3 => \w_dsp_add_output[3]_7\(21),
      I4 => \i___2_carry__4_i_5_0\(20),
      I5 => P(20),
      O => S(2)
    );
\i___2_carry__4_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_5\(1),
      I1 => \i___2_carry__4_i_8_n_0\,
      I2 => o_out(20),
      I3 => \w_dsp_add_output[3]_7\(20),
      I4 => \i___2_carry__4_i_5_0\(19),
      I5 => P(19),
      O => S(1)
    );
\i___2_carry__4_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_5\(0),
      I1 => \i___2_carry__4_i_9_n_0\,
      I2 => o_out(19),
      I3 => \w_dsp_add_output[3]_7\(19),
      I4 => \i___2_carry__4_i_5_0\(18),
      I5 => P(18),
      O => S(0)
    );
\i___2_carry__4_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_add_output[3]_7\(21),
      I1 => \i___2_carry__4_i_5_0\(20),
      I2 => P(20),
      O => \i___2_carry__4_i_8_n_0\
    );
\i___2_carry__4_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_add_output[3]_7\(20),
      I1 => \i___2_carry__4_i_5_0\(19),
      I2 => P(19),
      O => \i___2_carry__4_i_9_n_0\
    );
\i___2_carry_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(0),
      I1 => \i___2_carry__4_i_5_0\(0),
      I2 => \^r_mul_reg_reg_0\(1),
      I3 => o_out(1),
      I4 => \i___2_carry_i_8_n_0\,
      O => \^di\(1)
    );
\i___2_carry_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => P(0),
      I1 => \i___2_carry__4_i_5_0\(0),
      I2 => \^r_mul_reg_reg_0\(1),
      I3 => o_out(1),
      I4 => \i___2_carry_i_8_n_0\,
      O => \^di\(0)
    );
\i___2_carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^di\(1),
      I1 => \i___2_carry_i_9_n_0\,
      I2 => o_out(2),
      I3 => \w_dsp_add_output[3]_7\(2),
      I4 => \i___2_carry__4_i_5_0\(1),
      I5 => P(1),
      O => r_mul_reg_reg_6(1)
    );
\i___2_carry_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => \i___2_carry_i_8_n_0\,
      I1 => o_out(1),
      I2 => \^r_mul_reg_reg_0\(1),
      I3 => \i___2_carry__4_i_5_0\(0),
      I4 => P(0),
      I5 => o_out(0),
      O => r_mul_reg_reg_6(0)
    );
\i___2_carry_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_add_output[3]_7\(2),
      I1 => \i___2_carry__4_i_5_0\(1),
      I2 => P(1),
      O => \i___2_carry_i_8_n_0\
    );
\i___2_carry_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_add_output[3]_7\(3),
      I1 => \i___2_carry__4_i_5_0\(2),
      I2 => P(2),
      O => \i___2_carry_i_9_n_0\
    );
r_mul_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => true,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => r_mul_reg_reg_11(16),
      A(28) => r_mul_reg_reg_11(16),
      A(27) => r_mul_reg_reg_11(16),
      A(26) => r_mul_reg_reg_11(16),
      A(25) => r_mul_reg_reg_11(16),
      A(24) => r_mul_reg_reg_11(16),
      A(23) => r_mul_reg_reg_11(16),
      A(22) => r_mul_reg_reg_11(16),
      A(21) => r_mul_reg_reg_11(16),
      A(20) => r_mul_reg_reg_11(16),
      A(19) => r_mul_reg_reg_11(16),
      A(18) => r_mul_reg_reg_11(16),
      A(17) => r_mul_reg_reg_11(16),
      A(16 downto 0) => r_mul_reg_reg_11(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_r_mul_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(3),
      B(16) => B(3),
      B(15) => B(3),
      B(14) => B(3),
      B(13) => B(3),
      B(12) => B(3),
      B(11) => B(3),
      B(10) => B(3),
      B(9) => B(3),
      B(8) => B(3),
      B(7) => B(3),
      B(6 downto 5) => B(3 downto 2),
      B(4) => '0',
      B(3 downto 2) => B(1 downto 0),
      B(1) => '0',
      B(0) => B(0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_r_mul_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_r_mul_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_r_mul_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '1',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '1',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => i_clk,
      D(24) => Q(16),
      D(23) => Q(16),
      D(22) => Q(16),
      D(21) => Q(16),
      D(20) => Q(16),
      D(19) => Q(16),
      D(18) => Q(16),
      D(17) => Q(16),
      D(16 downto 0) => Q(16 downto 0),
      INMODE(4 downto 0) => B"00100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_r_mul_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_r_mul_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 35) => NLW_r_mul_reg_reg_P_UNCONNECTED(47 downto 35),
      P(34) => r_mul_reg_reg_n_71,
      P(33) => r_mul_reg_reg_n_72,
      P(32) => r_mul_reg_reg_n_73,
      P(31) => r_mul_reg_reg_n_74,
      P(30) => r_mul_reg_reg_n_75,
      P(29) => r_mul_reg_reg_n_76,
      P(28) => r_mul_reg_reg_n_77,
      P(27) => r_mul_reg_reg_n_78,
      P(26) => r_mul_reg_reg_n_79,
      P(25) => r_mul_reg_reg_n_80,
      P(24) => r_mul_reg_reg_n_81,
      P(23) => \^r_mul_reg_reg_0\(2),
      P(22 downto 2) => \w_dsp_add_output[3]_7\(22 downto 2),
      P(1 downto 0) => \^r_mul_reg_reg_0\(1 downto 0),
      PATTERNBDETECT => NLW_r_mul_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_r_mul_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_r_mul_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => RSTA,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => RSTA,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => RSTA,
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => RSTA,
      UNDERFLOW => NLW_r_mul_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_sub is
  port (
    P : out STD_LOGIC_VECTOR ( 30 downto 0 );
    i_clk : in STD_LOGIC;
    RSTA : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 16 downto 0 );
    r_mul_reg_reg_0 : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_sub;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_sub is
  signal r_mul_reg_reg_n_71 : STD_LOGIC;
  signal r_mul_reg_reg_n_72 : STD_LOGIC;
  signal r_mul_reg_reg_n_73 : STD_LOGIC;
  signal r_mul_reg_reg_n_74 : STD_LOGIC;
  signal NLW_r_mul_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_r_mul_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_r_mul_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r_mul_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 35 );
  signal NLW_r_mul_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
r_mul_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => true,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => r_mul_reg_reg_0(16),
      A(28) => r_mul_reg_reg_0(16),
      A(27) => r_mul_reg_reg_0(16),
      A(26) => r_mul_reg_reg_0(16),
      A(25) => r_mul_reg_reg_0(16),
      A(24) => r_mul_reg_reg_0(16),
      A(23) => r_mul_reg_reg_0(16),
      A(22) => r_mul_reg_reg_0(16),
      A(21) => r_mul_reg_reg_0(16),
      A(20) => r_mul_reg_reg_0(16),
      A(19) => r_mul_reg_reg_0(16),
      A(18) => r_mul_reg_reg_0(16),
      A(17) => r_mul_reg_reg_0(16),
      A(16 downto 0) => r_mul_reg_reg_0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_r_mul_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 6) => B"000000000000",
      B(5 downto 0) => B(5 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_r_mul_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_r_mul_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_r_mul_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '1',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '1',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => i_clk,
      D(24) => Q(16),
      D(23) => Q(16),
      D(22) => Q(16),
      D(21) => Q(16),
      D(20) => Q(16),
      D(19) => Q(16),
      D(18) => Q(16),
      D(17) => Q(16),
      D(16 downto 0) => Q(16 downto 0),
      INMODE(4 downto 0) => B"01100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_r_mul_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_r_mul_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 35) => NLW_r_mul_reg_reg_P_UNCONNECTED(47 downto 35),
      P(34) => r_mul_reg_reg_n_71,
      P(33) => r_mul_reg_reg_n_72,
      P(32) => r_mul_reg_reg_n_73,
      P(31) => r_mul_reg_reg_n_74,
      P(30 downto 0) => P(30 downto 0),
      PATTERNBDETECT => NLW_r_mul_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_r_mul_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_r_mul_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => RSTA,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => RSTA,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => RSTA,
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => RSTA,
      UNDERFLOW => NLW_r_mul_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_sub_21 is
  port (
    P : out STD_LOGIC_VECTOR ( 30 downto 0 );
    i_clk : in STD_LOGIC;
    RSTA : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    r_mul_reg_reg_0 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    r_mul_reg_reg_1 : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_sub_21 : entity is "dsp_sub";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_sub_21;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_sub_21 is
  signal r_mul_reg_reg_n_71 : STD_LOGIC;
  signal r_mul_reg_reg_n_72 : STD_LOGIC;
  signal r_mul_reg_reg_n_73 : STD_LOGIC;
  signal r_mul_reg_reg_n_74 : STD_LOGIC;
  signal NLW_r_mul_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_r_mul_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_r_mul_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r_mul_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 35 );
  signal NLW_r_mul_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
r_mul_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => true,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => r_mul_reg_reg_1(16),
      A(28) => r_mul_reg_reg_1(16),
      A(27) => r_mul_reg_reg_1(16),
      A(26) => r_mul_reg_reg_1(16),
      A(25) => r_mul_reg_reg_1(16),
      A(24) => r_mul_reg_reg_1(16),
      A(23) => r_mul_reg_reg_1(16),
      A(22) => r_mul_reg_reg_1(16),
      A(21) => r_mul_reg_reg_1(16),
      A(20) => r_mul_reg_reg_1(16),
      A(19) => r_mul_reg_reg_1(16),
      A(18) => r_mul_reg_reg_1(16),
      A(17) => r_mul_reg_reg_1(16),
      A(16 downto 0) => r_mul_reg_reg_1(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_r_mul_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(6),
      B(16) => Q(6),
      B(15) => Q(6),
      B(14) => Q(6),
      B(13) => Q(6),
      B(12) => Q(6),
      B(11) => Q(6),
      B(10) => Q(6),
      B(9) => Q(6),
      B(8) => Q(6),
      B(7) => Q(6),
      B(6 downto 0) => Q(6 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_r_mul_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_r_mul_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_r_mul_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '1',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '1',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => i_clk,
      D(24) => r_mul_reg_reg_0(16),
      D(23) => r_mul_reg_reg_0(16),
      D(22) => r_mul_reg_reg_0(16),
      D(21) => r_mul_reg_reg_0(16),
      D(20) => r_mul_reg_reg_0(16),
      D(19) => r_mul_reg_reg_0(16),
      D(18) => r_mul_reg_reg_0(16),
      D(17) => r_mul_reg_reg_0(16),
      D(16 downto 0) => r_mul_reg_reg_0(16 downto 0),
      INMODE(4 downto 0) => B"01100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_r_mul_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_r_mul_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 35) => NLW_r_mul_reg_reg_P_UNCONNECTED(47 downto 35),
      P(34) => r_mul_reg_reg_n_71,
      P(33) => r_mul_reg_reg_n_72,
      P(32) => r_mul_reg_reg_n_73,
      P(31) => r_mul_reg_reg_n_74,
      P(30 downto 0) => P(30 downto 0),
      PATTERNBDETECT => NLW_r_mul_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_r_mul_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_r_mul_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => RSTA,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => RSTA,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => RSTA,
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => RSTA,
      UNDERFLOW => NLW_r_mul_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_sub_22 is
  port (
    P : out STD_LOGIC_VECTOR ( 28 downto 0 );
    r_mul_reg_reg_0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_clk : in STD_LOGIC;
    RSTA : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    r_mul_reg_reg_1 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    r_mul_reg_reg_2 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \i___2_carry__6_i_3__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \i___2_carry__6_i_3__0_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \i___2_carry__6_i_3__0_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_sub_22 : entity is "dsp_sub";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_sub_22;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_sub_22 is
  signal \^di\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^p\ : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal r_mul_reg_reg_n_71 : STD_LOGIC;
  signal r_mul_reg_reg_n_72 : STD_LOGIC;
  signal r_mul_reg_reg_n_73 : STD_LOGIC;
  signal r_mul_reg_reg_n_74 : STD_LOGIC;
  signal \w_dsp_sub_output[2]_163\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal NLW_r_mul_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_r_mul_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_r_mul_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r_mul_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 35 );
  signal NLW_r_mul_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  DI(0) <= \^di\(0);
  P(28 downto 0) <= \^p\(28 downto 0);
\i___2_carry__6_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \w_dsp_sub_output[2]_163\(30),
      I1 => \i___2_carry__6_i_3__0\(2),
      I2 => \i___2_carry__6_i_3__0_0\(2),
      I3 => \i___2_carry__6_i_3__0_1\(2),
      O => r_mul_reg_reg_0
    );
\i___2_carry_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^p\(0),
      I1 => \i___2_carry__6_i_3__0\(1),
      I2 => \i___2_carry__6_i_3__0_0\(1),
      I3 => \i___2_carry__6_i_3__0_1\(1),
      O => \^di\(0)
    );
\i___2_carry_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"566A"
    )
        port map (
      I0 => \^di\(0),
      I1 => \w_dsp_sub_output[2]_163\(0),
      I2 => \i___2_carry__6_i_3__0\(0),
      I3 => \i___2_carry__6_i_3__0_0\(0),
      O => S(1)
    );
\i___2_carry_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \w_dsp_sub_output[2]_163\(0),
      I1 => \i___2_carry__6_i_3__0\(0),
      I2 => \i___2_carry__6_i_3__0_0\(0),
      I3 => \i___2_carry__6_i_3__0_1\(0),
      O => S(0)
    );
r_mul_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => true,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => r_mul_reg_reg_2(16),
      A(28) => r_mul_reg_reg_2(16),
      A(27) => r_mul_reg_reg_2(16),
      A(26) => r_mul_reg_reg_2(16),
      A(25) => r_mul_reg_reg_2(16),
      A(24) => r_mul_reg_reg_2(16),
      A(23) => r_mul_reg_reg_2(16),
      A(22) => r_mul_reg_reg_2(16),
      A(21) => r_mul_reg_reg_2(16),
      A(20) => r_mul_reg_reg_2(16),
      A(19) => r_mul_reg_reg_2(16),
      A(18) => r_mul_reg_reg_2(16),
      A(17) => r_mul_reg_reg_2(16),
      A(16 downto 0) => r_mul_reg_reg_2(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_r_mul_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(6),
      B(16) => Q(6),
      B(15) => Q(6),
      B(14) => Q(6),
      B(13) => Q(6),
      B(12) => Q(6),
      B(11) => Q(6),
      B(10) => Q(6),
      B(9) => Q(6),
      B(8) => Q(6),
      B(7) => Q(6),
      B(6 downto 0) => Q(6 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_r_mul_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_r_mul_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_r_mul_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '1',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '1',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => i_clk,
      D(24) => r_mul_reg_reg_1(16),
      D(23) => r_mul_reg_reg_1(16),
      D(22) => r_mul_reg_reg_1(16),
      D(21) => r_mul_reg_reg_1(16),
      D(20) => r_mul_reg_reg_1(16),
      D(19) => r_mul_reg_reg_1(16),
      D(18) => r_mul_reg_reg_1(16),
      D(17) => r_mul_reg_reg_1(16),
      D(16 downto 0) => r_mul_reg_reg_1(16 downto 0),
      INMODE(4 downto 0) => B"01100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_r_mul_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_r_mul_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 35) => NLW_r_mul_reg_reg_P_UNCONNECTED(47 downto 35),
      P(34) => r_mul_reg_reg_n_71,
      P(33) => r_mul_reg_reg_n_72,
      P(32) => r_mul_reg_reg_n_73,
      P(31) => r_mul_reg_reg_n_74,
      P(30) => \w_dsp_sub_output[2]_163\(30),
      P(29 downto 1) => \^p\(28 downto 0),
      P(0) => \w_dsp_sub_output[2]_163\(0),
      PATTERNBDETECT => NLW_r_mul_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_r_mul_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_r_mul_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => RSTA,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => RSTA,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => RSTA,
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => RSTA,
      UNDERFLOW => NLW_r_mul_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_sub_23 is
  port (
    r_mul_reg_reg_0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    r_mul_reg_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_mul_reg_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_mul_reg_reg_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_mul_reg_reg_4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_mul_reg_reg_5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_mul_reg_reg_6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_mul_reg_reg_7 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_mul_reg_reg_8 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    r_mul_reg_reg_9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_mul_reg_reg_10 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_mul_reg_reg_11 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_mul_reg_reg_12 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_mul_reg_reg_13 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_mul_reg_reg_14 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    i_clk : in STD_LOGIC;
    RSTA : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 16 downto 0 );
    r_mul_reg_reg_15 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    P : in STD_LOGIC_VECTOR ( 28 downto 0 );
    \i___2_carry__6_i_4__0_0\ : in STD_LOGIC_VECTOR ( 28 downto 0 );
    \p_0_out_inferred__1/i___2_carry__6\ : in STD_LOGIC_VECTOR ( 28 downto 0 );
    \p_0_out_inferred__1/i___2_carry__6_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_sub_23 : entity is "dsp_sub";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_sub_23;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_sub_23 is
  signal \^di\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \i___2_carry__0_i_10__2_n_0\ : STD_LOGIC;
  signal \i___2_carry__0_i_11__2_n_0\ : STD_LOGIC;
  signal \i___2_carry__0_i_12__2_n_0\ : STD_LOGIC;
  signal \i___2_carry__0_i_9__2_n_0\ : STD_LOGIC;
  signal \i___2_carry__1_i_10__2_n_0\ : STD_LOGIC;
  signal \i___2_carry__1_i_11__2_n_0\ : STD_LOGIC;
  signal \i___2_carry__1_i_12__2_n_0\ : STD_LOGIC;
  signal \i___2_carry__1_i_9__2_n_0\ : STD_LOGIC;
  signal \i___2_carry__2_i_10__2_n_0\ : STD_LOGIC;
  signal \i___2_carry__2_i_11__2_n_0\ : STD_LOGIC;
  signal \i___2_carry__2_i_12__2_n_0\ : STD_LOGIC;
  signal \i___2_carry__2_i_9__2_n_0\ : STD_LOGIC;
  signal \i___2_carry__3_i_10__2_n_0\ : STD_LOGIC;
  signal \i___2_carry__3_i_11__2_n_0\ : STD_LOGIC;
  signal \i___2_carry__3_i_12__2_n_0\ : STD_LOGIC;
  signal \i___2_carry__3_i_9__2_n_0\ : STD_LOGIC;
  signal \i___2_carry__4_i_10__2_n_0\ : STD_LOGIC;
  signal \i___2_carry__4_i_11__2_n_0\ : STD_LOGIC;
  signal \i___2_carry__4_i_12__2_n_0\ : STD_LOGIC;
  signal \i___2_carry__4_i_9__2_n_0\ : STD_LOGIC;
  signal \i___2_carry__5_i_10__0_n_0\ : STD_LOGIC;
  signal \i___2_carry__5_i_11__0_n_0\ : STD_LOGIC;
  signal \i___2_carry__5_i_12__0_n_0\ : STD_LOGIC;
  signal \i___2_carry__5_i_9__0_n_0\ : STD_LOGIC;
  signal \i___2_carry__6_i_6__0_n_0\ : STD_LOGIC;
  signal \i___2_carry__6_i_7__0_n_0\ : STD_LOGIC;
  signal \i___2_carry__6_i_9__0_n_0\ : STD_LOGIC;
  signal \i___2_carry_i_8__2_n_0\ : STD_LOGIC;
  signal \i___2_carry_i_9__2_n_0\ : STD_LOGIC;
  signal \^r_mul_reg_reg_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_mul_reg_reg_1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_mul_reg_reg_2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_mul_reg_reg_3\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_mul_reg_reg_4\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_mul_reg_reg_5\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_mul_reg_reg_6\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_mul_reg_reg_7\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal r_mul_reg_reg_n_71 : STD_LOGIC;
  signal r_mul_reg_reg_n_72 : STD_LOGIC;
  signal r_mul_reg_reg_n_73 : STD_LOGIC;
  signal r_mul_reg_reg_n_74 : STD_LOGIC;
  signal \w_dsp_sub_output[3]_164\ : STD_LOGIC_VECTOR ( 29 downto 2 );
  signal NLW_r_mul_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_r_mul_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_r_mul_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r_mul_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 35 );
  signal NLW_r_mul_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \i___2_carry__6_i_6__0\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \i___2_carry__6_i_7__0\ : label is "soft_lutpair115";
begin
  DI(1 downto 0) <= \^di\(1 downto 0);
  r_mul_reg_reg_0(2 downto 0) <= \^r_mul_reg_reg_0\(2 downto 0);
  r_mul_reg_reg_1(3 downto 0) <= \^r_mul_reg_reg_1\(3 downto 0);
  r_mul_reg_reg_2(3 downto 0) <= \^r_mul_reg_reg_2\(3 downto 0);
  r_mul_reg_reg_3(3 downto 0) <= \^r_mul_reg_reg_3\(3 downto 0);
  r_mul_reg_reg_4(3 downto 0) <= \^r_mul_reg_reg_4\(3 downto 0);
  r_mul_reg_reg_5(3 downto 0) <= \^r_mul_reg_reg_5\(3 downto 0);
  r_mul_reg_reg_6(3 downto 0) <= \^r_mul_reg_reg_6\(3 downto 0);
  r_mul_reg_reg_7(1 downto 0) <= \^r_mul_reg_reg_7\(1 downto 0);
\i___2_carry__0_i_10__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_sub_output[3]_164\(5),
      I1 => \i___2_carry__6_i_4__0_0\(4),
      I2 => P(4),
      O => \i___2_carry__0_i_10__2_n_0\
    );
\i___2_carry__0_i_11__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_sub_output[3]_164\(4),
      I1 => \i___2_carry__6_i_4__0_0\(3),
      I2 => P(3),
      O => \i___2_carry__0_i_11__2_n_0\
    );
\i___2_carry__0_i_12__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_sub_output[3]_164\(7),
      I1 => \i___2_carry__6_i_4__0_0\(6),
      I2 => P(6),
      O => \i___2_carry__0_i_12__2_n_0\
    );
\i___2_carry__0_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(4),
      I1 => \i___2_carry__6_i_4__0_0\(4),
      I2 => \w_dsp_sub_output[3]_164\(5),
      I3 => \p_0_out_inferred__1/i___2_carry__6\(5),
      I4 => \i___2_carry__0_i_9__2_n_0\,
      O => \^r_mul_reg_reg_1\(3)
    );
\i___2_carry__0_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(3),
      I1 => \i___2_carry__6_i_4__0_0\(3),
      I2 => \w_dsp_sub_output[3]_164\(4),
      I3 => \p_0_out_inferred__1/i___2_carry__6\(4),
      I4 => \i___2_carry__0_i_10__2_n_0\,
      O => \^r_mul_reg_reg_1\(2)
    );
\i___2_carry__0_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(2),
      I1 => \i___2_carry__6_i_4__0_0\(2),
      I2 => \w_dsp_sub_output[3]_164\(3),
      I3 => \p_0_out_inferred__1/i___2_carry__6\(3),
      I4 => \i___2_carry__0_i_11__2_n_0\,
      O => \^r_mul_reg_reg_1\(1)
    );
\i___2_carry__0_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(1),
      I1 => \i___2_carry__6_i_4__0_0\(1),
      I2 => \w_dsp_sub_output[3]_164\(2),
      I3 => \p_0_out_inferred__1/i___2_carry__6\(2),
      I4 => \i___2_carry_i_9__2_n_0\,
      O => \^r_mul_reg_reg_1\(0)
    );
\i___2_carry__0_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_1\(3),
      I1 => \i___2_carry__0_i_12__2_n_0\,
      I2 => \p_0_out_inferred__1/i___2_carry__6\(6),
      I3 => \w_dsp_sub_output[3]_164\(6),
      I4 => \i___2_carry__6_i_4__0_0\(5),
      I5 => P(5),
      O => r_mul_reg_reg_9(3)
    );
\i___2_carry__0_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_1\(2),
      I1 => \i___2_carry__0_i_9__2_n_0\,
      I2 => \p_0_out_inferred__1/i___2_carry__6\(5),
      I3 => \w_dsp_sub_output[3]_164\(5),
      I4 => \i___2_carry__6_i_4__0_0\(4),
      I5 => P(4),
      O => r_mul_reg_reg_9(2)
    );
\i___2_carry__0_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_1\(1),
      I1 => \i___2_carry__0_i_10__2_n_0\,
      I2 => \p_0_out_inferred__1/i___2_carry__6\(4),
      I3 => \w_dsp_sub_output[3]_164\(4),
      I4 => \i___2_carry__6_i_4__0_0\(3),
      I5 => P(3),
      O => r_mul_reg_reg_9(1)
    );
\i___2_carry__0_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_1\(0),
      I1 => \i___2_carry__0_i_11__2_n_0\,
      I2 => \p_0_out_inferred__1/i___2_carry__6\(3),
      I3 => \w_dsp_sub_output[3]_164\(3),
      I4 => \i___2_carry__6_i_4__0_0\(2),
      I5 => P(2),
      O => r_mul_reg_reg_9(0)
    );
\i___2_carry__0_i_9__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_sub_output[3]_164\(6),
      I1 => \i___2_carry__6_i_4__0_0\(5),
      I2 => P(5),
      O => \i___2_carry__0_i_9__2_n_0\
    );
\i___2_carry__1_i_10__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_sub_output[3]_164\(9),
      I1 => \i___2_carry__6_i_4__0_0\(8),
      I2 => P(8),
      O => \i___2_carry__1_i_10__2_n_0\
    );
\i___2_carry__1_i_11__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_sub_output[3]_164\(8),
      I1 => \i___2_carry__6_i_4__0_0\(7),
      I2 => P(7),
      O => \i___2_carry__1_i_11__2_n_0\
    );
\i___2_carry__1_i_12__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_sub_output[3]_164\(11),
      I1 => \i___2_carry__6_i_4__0_0\(10),
      I2 => P(10),
      O => \i___2_carry__1_i_12__2_n_0\
    );
\i___2_carry__1_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(8),
      I1 => \i___2_carry__6_i_4__0_0\(8),
      I2 => \w_dsp_sub_output[3]_164\(9),
      I3 => \p_0_out_inferred__1/i___2_carry__6\(9),
      I4 => \i___2_carry__1_i_9__2_n_0\,
      O => \^r_mul_reg_reg_2\(3)
    );
\i___2_carry__1_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(7),
      I1 => \i___2_carry__6_i_4__0_0\(7),
      I2 => \w_dsp_sub_output[3]_164\(8),
      I3 => \p_0_out_inferred__1/i___2_carry__6\(8),
      I4 => \i___2_carry__1_i_10__2_n_0\,
      O => \^r_mul_reg_reg_2\(2)
    );
\i___2_carry__1_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(6),
      I1 => \i___2_carry__6_i_4__0_0\(6),
      I2 => \w_dsp_sub_output[3]_164\(7),
      I3 => \p_0_out_inferred__1/i___2_carry__6\(7),
      I4 => \i___2_carry__1_i_11__2_n_0\,
      O => \^r_mul_reg_reg_2\(1)
    );
\i___2_carry__1_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(5),
      I1 => \i___2_carry__6_i_4__0_0\(5),
      I2 => \w_dsp_sub_output[3]_164\(6),
      I3 => \p_0_out_inferred__1/i___2_carry__6\(6),
      I4 => \i___2_carry__0_i_12__2_n_0\,
      O => \^r_mul_reg_reg_2\(0)
    );
\i___2_carry__1_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_2\(3),
      I1 => \i___2_carry__1_i_12__2_n_0\,
      I2 => \p_0_out_inferred__1/i___2_carry__6\(10),
      I3 => \w_dsp_sub_output[3]_164\(10),
      I4 => \i___2_carry__6_i_4__0_0\(9),
      I5 => P(9),
      O => r_mul_reg_reg_10(3)
    );
\i___2_carry__1_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_2\(2),
      I1 => \i___2_carry__1_i_9__2_n_0\,
      I2 => \p_0_out_inferred__1/i___2_carry__6\(9),
      I3 => \w_dsp_sub_output[3]_164\(9),
      I4 => \i___2_carry__6_i_4__0_0\(8),
      I5 => P(8),
      O => r_mul_reg_reg_10(2)
    );
\i___2_carry__1_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_2\(1),
      I1 => \i___2_carry__1_i_10__2_n_0\,
      I2 => \p_0_out_inferred__1/i___2_carry__6\(8),
      I3 => \w_dsp_sub_output[3]_164\(8),
      I4 => \i___2_carry__6_i_4__0_0\(7),
      I5 => P(7),
      O => r_mul_reg_reg_10(1)
    );
\i___2_carry__1_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_2\(0),
      I1 => \i___2_carry__1_i_11__2_n_0\,
      I2 => \p_0_out_inferred__1/i___2_carry__6\(7),
      I3 => \w_dsp_sub_output[3]_164\(7),
      I4 => \i___2_carry__6_i_4__0_0\(6),
      I5 => P(6),
      O => r_mul_reg_reg_10(0)
    );
\i___2_carry__1_i_9__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_sub_output[3]_164\(10),
      I1 => \i___2_carry__6_i_4__0_0\(9),
      I2 => P(9),
      O => \i___2_carry__1_i_9__2_n_0\
    );
\i___2_carry__2_i_10__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_sub_output[3]_164\(13),
      I1 => \i___2_carry__6_i_4__0_0\(12),
      I2 => P(12),
      O => \i___2_carry__2_i_10__2_n_0\
    );
\i___2_carry__2_i_11__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_sub_output[3]_164\(12),
      I1 => \i___2_carry__6_i_4__0_0\(11),
      I2 => P(11),
      O => \i___2_carry__2_i_11__2_n_0\
    );
\i___2_carry__2_i_12__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_sub_output[3]_164\(15),
      I1 => \i___2_carry__6_i_4__0_0\(14),
      I2 => P(14),
      O => \i___2_carry__2_i_12__2_n_0\
    );
\i___2_carry__2_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(12),
      I1 => \i___2_carry__6_i_4__0_0\(12),
      I2 => \w_dsp_sub_output[3]_164\(13),
      I3 => \p_0_out_inferred__1/i___2_carry__6\(13),
      I4 => \i___2_carry__2_i_9__2_n_0\,
      O => \^r_mul_reg_reg_3\(3)
    );
\i___2_carry__2_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(11),
      I1 => \i___2_carry__6_i_4__0_0\(11),
      I2 => \w_dsp_sub_output[3]_164\(12),
      I3 => \p_0_out_inferred__1/i___2_carry__6\(12),
      I4 => \i___2_carry__2_i_10__2_n_0\,
      O => \^r_mul_reg_reg_3\(2)
    );
\i___2_carry__2_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(10),
      I1 => \i___2_carry__6_i_4__0_0\(10),
      I2 => \w_dsp_sub_output[3]_164\(11),
      I3 => \p_0_out_inferred__1/i___2_carry__6\(11),
      I4 => \i___2_carry__2_i_11__2_n_0\,
      O => \^r_mul_reg_reg_3\(1)
    );
\i___2_carry__2_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(9),
      I1 => \i___2_carry__6_i_4__0_0\(9),
      I2 => \w_dsp_sub_output[3]_164\(10),
      I3 => \p_0_out_inferred__1/i___2_carry__6\(10),
      I4 => \i___2_carry__1_i_12__2_n_0\,
      O => \^r_mul_reg_reg_3\(0)
    );
\i___2_carry__2_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_3\(3),
      I1 => \i___2_carry__2_i_12__2_n_0\,
      I2 => \p_0_out_inferred__1/i___2_carry__6\(14),
      I3 => \w_dsp_sub_output[3]_164\(14),
      I4 => \i___2_carry__6_i_4__0_0\(13),
      I5 => P(13),
      O => r_mul_reg_reg_11(3)
    );
\i___2_carry__2_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_3\(2),
      I1 => \i___2_carry__2_i_9__2_n_0\,
      I2 => \p_0_out_inferred__1/i___2_carry__6\(13),
      I3 => \w_dsp_sub_output[3]_164\(13),
      I4 => \i___2_carry__6_i_4__0_0\(12),
      I5 => P(12),
      O => r_mul_reg_reg_11(2)
    );
\i___2_carry__2_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_3\(1),
      I1 => \i___2_carry__2_i_10__2_n_0\,
      I2 => \p_0_out_inferred__1/i___2_carry__6\(12),
      I3 => \w_dsp_sub_output[3]_164\(12),
      I4 => \i___2_carry__6_i_4__0_0\(11),
      I5 => P(11),
      O => r_mul_reg_reg_11(1)
    );
\i___2_carry__2_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_3\(0),
      I1 => \i___2_carry__2_i_11__2_n_0\,
      I2 => \p_0_out_inferred__1/i___2_carry__6\(11),
      I3 => \w_dsp_sub_output[3]_164\(11),
      I4 => \i___2_carry__6_i_4__0_0\(10),
      I5 => P(10),
      O => r_mul_reg_reg_11(0)
    );
\i___2_carry__2_i_9__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_sub_output[3]_164\(14),
      I1 => \i___2_carry__6_i_4__0_0\(13),
      I2 => P(13),
      O => \i___2_carry__2_i_9__2_n_0\
    );
\i___2_carry__3_i_10__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_sub_output[3]_164\(17),
      I1 => \i___2_carry__6_i_4__0_0\(16),
      I2 => P(16),
      O => \i___2_carry__3_i_10__2_n_0\
    );
\i___2_carry__3_i_11__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_sub_output[3]_164\(16),
      I1 => \i___2_carry__6_i_4__0_0\(15),
      I2 => P(15),
      O => \i___2_carry__3_i_11__2_n_0\
    );
\i___2_carry__3_i_12__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_sub_output[3]_164\(19),
      I1 => \i___2_carry__6_i_4__0_0\(18),
      I2 => P(18),
      O => \i___2_carry__3_i_12__2_n_0\
    );
\i___2_carry__3_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(16),
      I1 => \i___2_carry__6_i_4__0_0\(16),
      I2 => \w_dsp_sub_output[3]_164\(17),
      I3 => \p_0_out_inferred__1/i___2_carry__6\(17),
      I4 => \i___2_carry__3_i_9__2_n_0\,
      O => \^r_mul_reg_reg_4\(3)
    );
\i___2_carry__3_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(15),
      I1 => \i___2_carry__6_i_4__0_0\(15),
      I2 => \w_dsp_sub_output[3]_164\(16),
      I3 => \p_0_out_inferred__1/i___2_carry__6\(16),
      I4 => \i___2_carry__3_i_10__2_n_0\,
      O => \^r_mul_reg_reg_4\(2)
    );
\i___2_carry__3_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(14),
      I1 => \i___2_carry__6_i_4__0_0\(14),
      I2 => \w_dsp_sub_output[3]_164\(15),
      I3 => \p_0_out_inferred__1/i___2_carry__6\(15),
      I4 => \i___2_carry__3_i_11__2_n_0\,
      O => \^r_mul_reg_reg_4\(1)
    );
\i___2_carry__3_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(13),
      I1 => \i___2_carry__6_i_4__0_0\(13),
      I2 => \w_dsp_sub_output[3]_164\(14),
      I3 => \p_0_out_inferred__1/i___2_carry__6\(14),
      I4 => \i___2_carry__2_i_12__2_n_0\,
      O => \^r_mul_reg_reg_4\(0)
    );
\i___2_carry__3_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_4\(3),
      I1 => \i___2_carry__3_i_12__2_n_0\,
      I2 => \p_0_out_inferred__1/i___2_carry__6\(18),
      I3 => \w_dsp_sub_output[3]_164\(18),
      I4 => \i___2_carry__6_i_4__0_0\(17),
      I5 => P(17),
      O => r_mul_reg_reg_12(3)
    );
\i___2_carry__3_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_4\(2),
      I1 => \i___2_carry__3_i_9__2_n_0\,
      I2 => \p_0_out_inferred__1/i___2_carry__6\(17),
      I3 => \w_dsp_sub_output[3]_164\(17),
      I4 => \i___2_carry__6_i_4__0_0\(16),
      I5 => P(16),
      O => r_mul_reg_reg_12(2)
    );
\i___2_carry__3_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_4\(1),
      I1 => \i___2_carry__3_i_10__2_n_0\,
      I2 => \p_0_out_inferred__1/i___2_carry__6\(16),
      I3 => \w_dsp_sub_output[3]_164\(16),
      I4 => \i___2_carry__6_i_4__0_0\(15),
      I5 => P(15),
      O => r_mul_reg_reg_12(1)
    );
\i___2_carry__3_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_4\(0),
      I1 => \i___2_carry__3_i_11__2_n_0\,
      I2 => \p_0_out_inferred__1/i___2_carry__6\(15),
      I3 => \w_dsp_sub_output[3]_164\(15),
      I4 => \i___2_carry__6_i_4__0_0\(14),
      I5 => P(14),
      O => r_mul_reg_reg_12(0)
    );
\i___2_carry__3_i_9__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_sub_output[3]_164\(18),
      I1 => \i___2_carry__6_i_4__0_0\(17),
      I2 => P(17),
      O => \i___2_carry__3_i_9__2_n_0\
    );
\i___2_carry__4_i_10__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_sub_output[3]_164\(21),
      I1 => \i___2_carry__6_i_4__0_0\(20),
      I2 => P(20),
      O => \i___2_carry__4_i_10__2_n_0\
    );
\i___2_carry__4_i_11__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_sub_output[3]_164\(20),
      I1 => \i___2_carry__6_i_4__0_0\(19),
      I2 => P(19),
      O => \i___2_carry__4_i_11__2_n_0\
    );
\i___2_carry__4_i_12__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_sub_output[3]_164\(23),
      I1 => \i___2_carry__6_i_4__0_0\(22),
      I2 => P(22),
      O => \i___2_carry__4_i_12__2_n_0\
    );
\i___2_carry__4_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(20),
      I1 => \i___2_carry__6_i_4__0_0\(20),
      I2 => \w_dsp_sub_output[3]_164\(21),
      I3 => \p_0_out_inferred__1/i___2_carry__6\(21),
      I4 => \i___2_carry__4_i_9__2_n_0\,
      O => \^r_mul_reg_reg_5\(3)
    );
\i___2_carry__4_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(19),
      I1 => \i___2_carry__6_i_4__0_0\(19),
      I2 => \w_dsp_sub_output[3]_164\(20),
      I3 => \p_0_out_inferred__1/i___2_carry__6\(20),
      I4 => \i___2_carry__4_i_10__2_n_0\,
      O => \^r_mul_reg_reg_5\(2)
    );
\i___2_carry__4_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(18),
      I1 => \i___2_carry__6_i_4__0_0\(18),
      I2 => \w_dsp_sub_output[3]_164\(19),
      I3 => \p_0_out_inferred__1/i___2_carry__6\(19),
      I4 => \i___2_carry__4_i_11__2_n_0\,
      O => \^r_mul_reg_reg_5\(1)
    );
\i___2_carry__4_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(17),
      I1 => \i___2_carry__6_i_4__0_0\(17),
      I2 => \w_dsp_sub_output[3]_164\(18),
      I3 => \p_0_out_inferred__1/i___2_carry__6\(18),
      I4 => \i___2_carry__3_i_12__2_n_0\,
      O => \^r_mul_reg_reg_5\(0)
    );
\i___2_carry__4_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_5\(3),
      I1 => \i___2_carry__4_i_12__2_n_0\,
      I2 => \p_0_out_inferred__1/i___2_carry__6\(22),
      I3 => \w_dsp_sub_output[3]_164\(22),
      I4 => \i___2_carry__6_i_4__0_0\(21),
      I5 => P(21),
      O => r_mul_reg_reg_13(3)
    );
\i___2_carry__4_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_5\(2),
      I1 => \i___2_carry__4_i_9__2_n_0\,
      I2 => \p_0_out_inferred__1/i___2_carry__6\(21),
      I3 => \w_dsp_sub_output[3]_164\(21),
      I4 => \i___2_carry__6_i_4__0_0\(20),
      I5 => P(20),
      O => r_mul_reg_reg_13(2)
    );
\i___2_carry__4_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_5\(1),
      I1 => \i___2_carry__4_i_10__2_n_0\,
      I2 => \p_0_out_inferred__1/i___2_carry__6\(20),
      I3 => \w_dsp_sub_output[3]_164\(20),
      I4 => \i___2_carry__6_i_4__0_0\(19),
      I5 => P(19),
      O => r_mul_reg_reg_13(1)
    );
\i___2_carry__4_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_5\(0),
      I1 => \i___2_carry__4_i_11__2_n_0\,
      I2 => \p_0_out_inferred__1/i___2_carry__6\(19),
      I3 => \w_dsp_sub_output[3]_164\(19),
      I4 => \i___2_carry__6_i_4__0_0\(18),
      I5 => P(18),
      O => r_mul_reg_reg_13(0)
    );
\i___2_carry__4_i_9__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_sub_output[3]_164\(22),
      I1 => \i___2_carry__6_i_4__0_0\(21),
      I2 => P(21),
      O => \i___2_carry__4_i_9__2_n_0\
    );
\i___2_carry__5_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_sub_output[3]_164\(25),
      I1 => \i___2_carry__6_i_4__0_0\(24),
      I2 => P(24),
      O => \i___2_carry__5_i_10__0_n_0\
    );
\i___2_carry__5_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_sub_output[3]_164\(24),
      I1 => \i___2_carry__6_i_4__0_0\(23),
      I2 => P(23),
      O => \i___2_carry__5_i_11__0_n_0\
    );
\i___2_carry__5_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_sub_output[3]_164\(27),
      I1 => \i___2_carry__6_i_4__0_0\(26),
      I2 => P(26),
      O => \i___2_carry__5_i_12__0_n_0\
    );
\i___2_carry__5_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(24),
      I1 => \i___2_carry__6_i_4__0_0\(24),
      I2 => \w_dsp_sub_output[3]_164\(25),
      I3 => \p_0_out_inferred__1/i___2_carry__6\(25),
      I4 => \i___2_carry__5_i_9__0_n_0\,
      O => \^r_mul_reg_reg_6\(3)
    );
\i___2_carry__5_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(23),
      I1 => \i___2_carry__6_i_4__0_0\(23),
      I2 => \w_dsp_sub_output[3]_164\(24),
      I3 => \p_0_out_inferred__1/i___2_carry__6\(24),
      I4 => \i___2_carry__5_i_10__0_n_0\,
      O => \^r_mul_reg_reg_6\(2)
    );
\i___2_carry__5_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(22),
      I1 => \i___2_carry__6_i_4__0_0\(22),
      I2 => \w_dsp_sub_output[3]_164\(23),
      I3 => \p_0_out_inferred__1/i___2_carry__6\(23),
      I4 => \i___2_carry__5_i_11__0_n_0\,
      O => \^r_mul_reg_reg_6\(1)
    );
\i___2_carry__5_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(21),
      I1 => \i___2_carry__6_i_4__0_0\(21),
      I2 => \w_dsp_sub_output[3]_164\(22),
      I3 => \p_0_out_inferred__1/i___2_carry__6\(22),
      I4 => \i___2_carry__4_i_12__2_n_0\,
      O => \^r_mul_reg_reg_6\(0)
    );
\i___2_carry__5_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_6\(3),
      I1 => \i___2_carry__5_i_12__0_n_0\,
      I2 => \p_0_out_inferred__1/i___2_carry__6\(26),
      I3 => \w_dsp_sub_output[3]_164\(26),
      I4 => \i___2_carry__6_i_4__0_0\(25),
      I5 => P(25),
      O => r_mul_reg_reg_14(3)
    );
\i___2_carry__5_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_6\(2),
      I1 => \i___2_carry__5_i_9__0_n_0\,
      I2 => \p_0_out_inferred__1/i___2_carry__6\(25),
      I3 => \w_dsp_sub_output[3]_164\(25),
      I4 => \i___2_carry__6_i_4__0_0\(24),
      I5 => P(24),
      O => r_mul_reg_reg_14(2)
    );
\i___2_carry__5_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_6\(1),
      I1 => \i___2_carry__5_i_10__0_n_0\,
      I2 => \p_0_out_inferred__1/i___2_carry__6\(24),
      I3 => \w_dsp_sub_output[3]_164\(24),
      I4 => \i___2_carry__6_i_4__0_0\(23),
      I5 => P(23),
      O => r_mul_reg_reg_14(1)
    );
\i___2_carry__5_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_6\(0),
      I1 => \i___2_carry__5_i_11__0_n_0\,
      I2 => \p_0_out_inferred__1/i___2_carry__6\(23),
      I3 => \w_dsp_sub_output[3]_164\(23),
      I4 => \i___2_carry__6_i_4__0_0\(22),
      I5 => P(22),
      O => r_mul_reg_reg_14(0)
    );
\i___2_carry__5_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_sub_output[3]_164\(26),
      I1 => \i___2_carry__6_i_4__0_0\(25),
      I2 => P(25),
      O => \i___2_carry__5_i_9__0_n_0\
    );
\i___2_carry__6_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(26),
      I1 => \i___2_carry__6_i_4__0_0\(26),
      I2 => \w_dsp_sub_output[3]_164\(27),
      I3 => \p_0_out_inferred__1/i___2_carry__6\(27),
      I4 => \i___2_carry__6_i_6__0_n_0\,
      O => \^r_mul_reg_reg_7\(1)
    );
\i___2_carry__6_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(25),
      I1 => \i___2_carry__6_i_4__0_0\(25),
      I2 => \w_dsp_sub_output[3]_164\(26),
      I3 => \p_0_out_inferred__1/i___2_carry__6\(26),
      I4 => \i___2_carry__5_i_12__0_n_0\,
      O => \^r_mul_reg_reg_7\(0)
    );
\i___2_carry__6_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E187871E871E1E78"
    )
        port map (
      I0 => \p_0_out_inferred__1/i___2_carry__6\(28),
      I1 => \i___2_carry__6_i_7__0_n_0\,
      I2 => \p_0_out_inferred__1/i___2_carry__6_0\,
      I3 => \w_dsp_sub_output[3]_164\(29),
      I4 => \i___2_carry__6_i_4__0_0\(28),
      I5 => P(28),
      O => S(2)
    );
\i___2_carry__6_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_7\(1),
      I1 => \i___2_carry__6_i_9__0_n_0\,
      I2 => \p_0_out_inferred__1/i___2_carry__6\(28),
      I3 => \w_dsp_sub_output[3]_164\(28),
      I4 => \i___2_carry__6_i_4__0_0\(27),
      I5 => P(27),
      O => S(1)
    );
\i___2_carry__6_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_7\(0),
      I1 => \i___2_carry__6_i_6__0_n_0\,
      I2 => \p_0_out_inferred__1/i___2_carry__6\(27),
      I3 => \w_dsp_sub_output[3]_164\(27),
      I4 => \i___2_carry__6_i_4__0_0\(26),
      I5 => P(26),
      O => S(0)
    );
\i___2_carry__6_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_sub_output[3]_164\(28),
      I1 => \i___2_carry__6_i_4__0_0\(27),
      I2 => P(27),
      O => \i___2_carry__6_i_6__0_n_0\
    );
\i___2_carry__6_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \w_dsp_sub_output[3]_164\(28),
      I1 => \i___2_carry__6_i_4__0_0\(27),
      I2 => P(27),
      O => \i___2_carry__6_i_7__0_n_0\
    );
\i___2_carry__6_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_sub_output[3]_164\(29),
      I1 => \i___2_carry__6_i_4__0_0\(28),
      I2 => P(28),
      O => \i___2_carry__6_i_9__0_n_0\
    );
\i___2_carry_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(0),
      I1 => \i___2_carry__6_i_4__0_0\(0),
      I2 => \^r_mul_reg_reg_0\(1),
      I3 => \p_0_out_inferred__1/i___2_carry__6\(1),
      I4 => \i___2_carry_i_8__2_n_0\,
      O => \^di\(1)
    );
\i___2_carry_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => P(0),
      I1 => \i___2_carry__6_i_4__0_0\(0),
      I2 => \^r_mul_reg_reg_0\(1),
      I3 => \p_0_out_inferred__1/i___2_carry__6\(1),
      I4 => \i___2_carry_i_8__2_n_0\,
      O => \^di\(0)
    );
\i___2_carry_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^di\(1),
      I1 => \i___2_carry_i_9__2_n_0\,
      I2 => \p_0_out_inferred__1/i___2_carry__6\(2),
      I3 => \w_dsp_sub_output[3]_164\(2),
      I4 => \i___2_carry__6_i_4__0_0\(1),
      I5 => P(1),
      O => r_mul_reg_reg_8(1)
    );
\i___2_carry_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => \i___2_carry_i_8__2_n_0\,
      I1 => \p_0_out_inferred__1/i___2_carry__6\(1),
      I2 => \^r_mul_reg_reg_0\(1),
      I3 => \i___2_carry__6_i_4__0_0\(0),
      I4 => P(0),
      I5 => \p_0_out_inferred__1/i___2_carry__6\(0),
      O => r_mul_reg_reg_8(0)
    );
\i___2_carry_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_sub_output[3]_164\(2),
      I1 => \i___2_carry__6_i_4__0_0\(1),
      I2 => P(1),
      O => \i___2_carry_i_8__2_n_0\
    );
\i___2_carry_i_9__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_sub_output[3]_164\(3),
      I1 => \i___2_carry__6_i_4__0_0\(2),
      I2 => P(2),
      O => \i___2_carry_i_9__2_n_0\
    );
r_mul_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => true,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => r_mul_reg_reg_15(16),
      A(28) => r_mul_reg_reg_15(16),
      A(27) => r_mul_reg_reg_15(16),
      A(26) => r_mul_reg_reg_15(16),
      A(25) => r_mul_reg_reg_15(16),
      A(24) => r_mul_reg_reg_15(16),
      A(23) => r_mul_reg_reg_15(16),
      A(22) => r_mul_reg_reg_15(16),
      A(21) => r_mul_reg_reg_15(16),
      A(20) => r_mul_reg_reg_15(16),
      A(19) => r_mul_reg_reg_15(16),
      A(18) => r_mul_reg_reg_15(16),
      A(17) => r_mul_reg_reg_15(16),
      A(16 downto 0) => r_mul_reg_reg_15(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_r_mul_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(5),
      B(16) => B(5),
      B(15) => B(5),
      B(14) => B(5),
      B(13) => B(5),
      B(12) => B(5),
      B(11) => B(5),
      B(10) => B(5),
      B(9) => B(5),
      B(8) => B(5),
      B(7) => B(5),
      B(6 downto 2) => B(5 downto 1),
      B(1) => '0',
      B(0) => B(0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_r_mul_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_r_mul_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_r_mul_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '1',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '1',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => i_clk,
      D(24) => Q(16),
      D(23) => Q(16),
      D(22) => Q(16),
      D(21) => Q(16),
      D(20) => Q(16),
      D(19) => Q(16),
      D(18) => Q(16),
      D(17) => Q(16),
      D(16 downto 0) => Q(16 downto 0),
      INMODE(4 downto 0) => B"01100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_r_mul_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_r_mul_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 35) => NLW_r_mul_reg_reg_P_UNCONNECTED(47 downto 35),
      P(34) => r_mul_reg_reg_n_71,
      P(33) => r_mul_reg_reg_n_72,
      P(32) => r_mul_reg_reg_n_73,
      P(31) => r_mul_reg_reg_n_74,
      P(30) => \^r_mul_reg_reg_0\(2),
      P(29 downto 2) => \w_dsp_sub_output[3]_164\(29 downto 2),
      P(1 downto 0) => \^r_mul_reg_reg_0\(1 downto 0),
      PATTERNBDETECT => NLW_r_mul_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_r_mul_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_r_mul_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => RSTA,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => RSTA,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => RSTA,
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => RSTA,
      UNDERFLOW => NLW_r_mul_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_sub_28 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    i_clk : in STD_LOGIC;
    RSTA : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 16 downto 0 );
    r_mul_reg_reg_0 : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_sub_28 : entity is "dsp_sub";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_sub_28;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_sub_28 is
  signal r_mul_reg_reg_n_71 : STD_LOGIC;
  signal r_mul_reg_reg_n_72 : STD_LOGIC;
  signal r_mul_reg_reg_n_73 : STD_LOGIC;
  signal r_mul_reg_reg_n_74 : STD_LOGIC;
  signal r_mul_reg_reg_n_75 : STD_LOGIC;
  signal r_mul_reg_reg_n_76 : STD_LOGIC;
  signal r_mul_reg_reg_n_77 : STD_LOGIC;
  signal r_mul_reg_reg_n_78 : STD_LOGIC;
  signal r_mul_reg_reg_n_79 : STD_LOGIC;
  signal r_mul_reg_reg_n_80 : STD_LOGIC;
  signal r_mul_reg_reg_n_81 : STD_LOGIC;
  signal NLW_r_mul_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_r_mul_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_r_mul_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r_mul_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 35 );
  signal NLW_r_mul_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
r_mul_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => true,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => r_mul_reg_reg_0(16),
      A(28) => r_mul_reg_reg_0(16),
      A(27) => r_mul_reg_reg_0(16),
      A(26) => r_mul_reg_reg_0(16),
      A(25) => r_mul_reg_reg_0(16),
      A(24) => r_mul_reg_reg_0(16),
      A(23) => r_mul_reg_reg_0(16),
      A(22) => r_mul_reg_reg_0(16),
      A(21) => r_mul_reg_reg_0(16),
      A(20) => r_mul_reg_reg_0(16),
      A(19) => r_mul_reg_reg_0(16),
      A(18) => r_mul_reg_reg_0(16),
      A(17) => r_mul_reg_reg_0(16),
      A(16 downto 0) => r_mul_reg_reg_0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_r_mul_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 6) => B"000000000000",
      B(5 downto 0) => B(5 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_r_mul_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_r_mul_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_r_mul_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '1',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '1',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => i_clk,
      D(24) => Q(16),
      D(23) => Q(16),
      D(22) => Q(16),
      D(21) => Q(16),
      D(20) => Q(16),
      D(19) => Q(16),
      D(18) => Q(16),
      D(17) => Q(16),
      D(16 downto 0) => Q(16 downto 0),
      INMODE(4 downto 0) => B"01100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_r_mul_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_r_mul_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 35) => NLW_r_mul_reg_reg_P_UNCONNECTED(47 downto 35),
      P(34) => r_mul_reg_reg_n_71,
      P(33) => r_mul_reg_reg_n_72,
      P(32) => r_mul_reg_reg_n_73,
      P(31) => r_mul_reg_reg_n_74,
      P(30) => r_mul_reg_reg_n_75,
      P(29) => r_mul_reg_reg_n_76,
      P(28) => r_mul_reg_reg_n_77,
      P(27) => r_mul_reg_reg_n_78,
      P(26) => r_mul_reg_reg_n_79,
      P(25) => r_mul_reg_reg_n_80,
      P(24) => r_mul_reg_reg_n_81,
      P(23 downto 0) => P(23 downto 0),
      PATTERNBDETECT => NLW_r_mul_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_r_mul_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_r_mul_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => RSTA,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => RSTA,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => RSTA,
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => RSTA,
      UNDERFLOW => NLW_r_mul_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_sub_29 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    i_clk : in STD_LOGIC;
    RSTA : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    r_mul_reg_reg_0 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    r_mul_reg_reg_1 : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_sub_29 : entity is "dsp_sub";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_sub_29;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_sub_29 is
  signal r_mul_reg_reg_n_71 : STD_LOGIC;
  signal r_mul_reg_reg_n_72 : STD_LOGIC;
  signal r_mul_reg_reg_n_73 : STD_LOGIC;
  signal r_mul_reg_reg_n_74 : STD_LOGIC;
  signal r_mul_reg_reg_n_75 : STD_LOGIC;
  signal r_mul_reg_reg_n_76 : STD_LOGIC;
  signal r_mul_reg_reg_n_77 : STD_LOGIC;
  signal r_mul_reg_reg_n_78 : STD_LOGIC;
  signal r_mul_reg_reg_n_79 : STD_LOGIC;
  signal r_mul_reg_reg_n_80 : STD_LOGIC;
  signal r_mul_reg_reg_n_81 : STD_LOGIC;
  signal NLW_r_mul_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_r_mul_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_r_mul_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r_mul_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 35 );
  signal NLW_r_mul_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
r_mul_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => true,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => r_mul_reg_reg_1(16),
      A(28) => r_mul_reg_reg_1(16),
      A(27) => r_mul_reg_reg_1(16),
      A(26) => r_mul_reg_reg_1(16),
      A(25) => r_mul_reg_reg_1(16),
      A(24) => r_mul_reg_reg_1(16),
      A(23) => r_mul_reg_reg_1(16),
      A(22) => r_mul_reg_reg_1(16),
      A(21) => r_mul_reg_reg_1(16),
      A(20) => r_mul_reg_reg_1(16),
      A(19) => r_mul_reg_reg_1(16),
      A(18) => r_mul_reg_reg_1(16),
      A(17) => r_mul_reg_reg_1(16),
      A(16 downto 0) => r_mul_reg_reg_1(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_r_mul_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(6),
      B(16) => Q(6),
      B(15) => Q(6),
      B(14) => Q(6),
      B(13) => Q(6),
      B(12) => Q(6),
      B(11) => Q(6),
      B(10) => Q(6),
      B(9) => Q(6),
      B(8) => Q(6),
      B(7) => Q(6),
      B(6 downto 0) => Q(6 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_r_mul_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_r_mul_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_r_mul_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '1',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '1',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => i_clk,
      D(24) => r_mul_reg_reg_0(16),
      D(23) => r_mul_reg_reg_0(16),
      D(22) => r_mul_reg_reg_0(16),
      D(21) => r_mul_reg_reg_0(16),
      D(20) => r_mul_reg_reg_0(16),
      D(19) => r_mul_reg_reg_0(16),
      D(18) => r_mul_reg_reg_0(16),
      D(17) => r_mul_reg_reg_0(16),
      D(16 downto 0) => r_mul_reg_reg_0(16 downto 0),
      INMODE(4 downto 0) => B"01100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_r_mul_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_r_mul_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 35) => NLW_r_mul_reg_reg_P_UNCONNECTED(47 downto 35),
      P(34) => r_mul_reg_reg_n_71,
      P(33) => r_mul_reg_reg_n_72,
      P(32) => r_mul_reg_reg_n_73,
      P(31) => r_mul_reg_reg_n_74,
      P(30) => r_mul_reg_reg_n_75,
      P(29) => r_mul_reg_reg_n_76,
      P(28) => r_mul_reg_reg_n_77,
      P(27) => r_mul_reg_reg_n_78,
      P(26) => r_mul_reg_reg_n_79,
      P(25) => r_mul_reg_reg_n_80,
      P(24) => r_mul_reg_reg_n_81,
      P(23 downto 0) => P(23 downto 0),
      PATTERNBDETECT => NLW_r_mul_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_r_mul_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_r_mul_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => RSTA,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => RSTA,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => RSTA,
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => RSTA,
      UNDERFLOW => NLW_r_mul_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_sub_30 is
  port (
    P : out STD_LOGIC_VECTOR ( 21 downto 0 );
    r_mul_reg_reg_0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_clk : in STD_LOGIC;
    RSTA : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    r_mul_reg_reg_1 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    r_mul_reg_reg_2 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \i___2_carry__4_i_4__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \i___2_carry__4_i_4__0_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \i___2_carry__4_i_4__0_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_sub_30 : entity is "dsp_sub";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_sub_30;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_sub_30 is
  signal \^di\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^p\ : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal r_mul_reg_reg_n_71 : STD_LOGIC;
  signal r_mul_reg_reg_n_72 : STD_LOGIC;
  signal r_mul_reg_reg_n_73 : STD_LOGIC;
  signal r_mul_reg_reg_n_74 : STD_LOGIC;
  signal r_mul_reg_reg_n_75 : STD_LOGIC;
  signal r_mul_reg_reg_n_76 : STD_LOGIC;
  signal r_mul_reg_reg_n_77 : STD_LOGIC;
  signal r_mul_reg_reg_n_78 : STD_LOGIC;
  signal r_mul_reg_reg_n_79 : STD_LOGIC;
  signal r_mul_reg_reg_n_80 : STD_LOGIC;
  signal r_mul_reg_reg_n_81 : STD_LOGIC;
  signal \w_dsp_sub_output[2]_10\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_r_mul_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_r_mul_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_r_mul_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r_mul_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 35 );
  signal NLW_r_mul_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  DI(0) <= \^di\(0);
  P(21 downto 0) <= \^p\(21 downto 0);
\i___2_carry__4_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \w_dsp_sub_output[2]_10\(23),
      I1 => \i___2_carry__4_i_4__0\(2),
      I2 => \i___2_carry__4_i_4__0_0\(2),
      I3 => \i___2_carry__4_i_4__0_1\(2),
      O => r_mul_reg_reg_0
    );
\i___2_carry_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^p\(0),
      I1 => \i___2_carry__4_i_4__0\(1),
      I2 => \i___2_carry__4_i_4__0_0\(1),
      I3 => \i___2_carry__4_i_4__0_1\(1),
      O => \^di\(0)
    );
\i___2_carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"566A"
    )
        port map (
      I0 => \^di\(0),
      I1 => \w_dsp_sub_output[2]_10\(0),
      I2 => \i___2_carry__4_i_4__0\(0),
      I3 => \i___2_carry__4_i_4__0_0\(0),
      O => S(1)
    );
\i___2_carry_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \w_dsp_sub_output[2]_10\(0),
      I1 => \i___2_carry__4_i_4__0\(0),
      I2 => \i___2_carry__4_i_4__0_0\(0),
      I3 => \i___2_carry__4_i_4__0_1\(0),
      O => S(0)
    );
r_mul_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => true,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => r_mul_reg_reg_2(16),
      A(28) => r_mul_reg_reg_2(16),
      A(27) => r_mul_reg_reg_2(16),
      A(26) => r_mul_reg_reg_2(16),
      A(25) => r_mul_reg_reg_2(16),
      A(24) => r_mul_reg_reg_2(16),
      A(23) => r_mul_reg_reg_2(16),
      A(22) => r_mul_reg_reg_2(16),
      A(21) => r_mul_reg_reg_2(16),
      A(20) => r_mul_reg_reg_2(16),
      A(19) => r_mul_reg_reg_2(16),
      A(18) => r_mul_reg_reg_2(16),
      A(17) => r_mul_reg_reg_2(16),
      A(16 downto 0) => r_mul_reg_reg_2(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_r_mul_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(6),
      B(16) => Q(6),
      B(15) => Q(6),
      B(14) => Q(6),
      B(13) => Q(6),
      B(12) => Q(6),
      B(11) => Q(6),
      B(10) => Q(6),
      B(9) => Q(6),
      B(8) => Q(6),
      B(7) => Q(6),
      B(6 downto 0) => Q(6 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_r_mul_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_r_mul_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_r_mul_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '1',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '1',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => i_clk,
      D(24) => r_mul_reg_reg_1(16),
      D(23) => r_mul_reg_reg_1(16),
      D(22) => r_mul_reg_reg_1(16),
      D(21) => r_mul_reg_reg_1(16),
      D(20) => r_mul_reg_reg_1(16),
      D(19) => r_mul_reg_reg_1(16),
      D(18) => r_mul_reg_reg_1(16),
      D(17) => r_mul_reg_reg_1(16),
      D(16 downto 0) => r_mul_reg_reg_1(16 downto 0),
      INMODE(4 downto 0) => B"01100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_r_mul_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_r_mul_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 35) => NLW_r_mul_reg_reg_P_UNCONNECTED(47 downto 35),
      P(34) => r_mul_reg_reg_n_71,
      P(33) => r_mul_reg_reg_n_72,
      P(32) => r_mul_reg_reg_n_73,
      P(31) => r_mul_reg_reg_n_74,
      P(30) => r_mul_reg_reg_n_75,
      P(29) => r_mul_reg_reg_n_76,
      P(28) => r_mul_reg_reg_n_77,
      P(27) => r_mul_reg_reg_n_78,
      P(26) => r_mul_reg_reg_n_79,
      P(25) => r_mul_reg_reg_n_80,
      P(24) => r_mul_reg_reg_n_81,
      P(23) => \w_dsp_sub_output[2]_10\(23),
      P(22 downto 1) => \^p\(21 downto 0),
      P(0) => \w_dsp_sub_output[2]_10\(0),
      PATTERNBDETECT => NLW_r_mul_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_r_mul_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_r_mul_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => RSTA,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => RSTA,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => RSTA,
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => RSTA,
      UNDERFLOW => NLW_r_mul_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_sub_31 is
  port (
    r_mul_reg_reg_0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    r_mul_reg_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_mul_reg_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_mul_reg_reg_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_mul_reg_reg_4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_mul_reg_reg_5 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_mul_reg_reg_6 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    r_mul_reg_reg_7 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_mul_reg_reg_8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_mul_reg_reg_9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_mul_reg_reg_10 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    i_clk : in STD_LOGIC;
    RSTA : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 16 downto 0 );
    r_mul_reg_reg_11 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    P : in STD_LOGIC_VECTOR ( 21 downto 0 );
    \i___2_carry__4_i_5__0_0\ : in STD_LOGIC_VECTOR ( 21 downto 0 );
    \p_0_out_inferred__1/i___2_carry__4\ : in STD_LOGIC_VECTOR ( 21 downto 0 );
    \p_0_out_inferred__1/i___2_carry__4_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_sub_31 : entity is "dsp_sub";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_sub_31;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_sub_31 is
  signal \^di\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \i___2_carry__0_i_10__0_n_0\ : STD_LOGIC;
  signal \i___2_carry__0_i_11__0_n_0\ : STD_LOGIC;
  signal \i___2_carry__0_i_12__0_n_0\ : STD_LOGIC;
  signal \i___2_carry__0_i_9__0_n_0\ : STD_LOGIC;
  signal \i___2_carry__1_i_10__0_n_0\ : STD_LOGIC;
  signal \i___2_carry__1_i_11__0_n_0\ : STD_LOGIC;
  signal \i___2_carry__1_i_12__0_n_0\ : STD_LOGIC;
  signal \i___2_carry__1_i_9__0_n_0\ : STD_LOGIC;
  signal \i___2_carry__2_i_10__0_n_0\ : STD_LOGIC;
  signal \i___2_carry__2_i_11__0_n_0\ : STD_LOGIC;
  signal \i___2_carry__2_i_12__0_n_0\ : STD_LOGIC;
  signal \i___2_carry__2_i_9__0_n_0\ : STD_LOGIC;
  signal \i___2_carry__3_i_10__0_n_0\ : STD_LOGIC;
  signal \i___2_carry__3_i_11__0_n_0\ : STD_LOGIC;
  signal \i___2_carry__3_i_12__0_n_0\ : STD_LOGIC;
  signal \i___2_carry__3_i_9__0_n_0\ : STD_LOGIC;
  signal \i___2_carry__4_i_10__0_n_0\ : STD_LOGIC;
  signal \i___2_carry__4_i_12__0_n_0\ : STD_LOGIC;
  signal \i___2_carry__4_i_8__0_n_0\ : STD_LOGIC;
  signal \i___2_carry__4_i_9__0_n_0\ : STD_LOGIC;
  signal \i___2_carry_i_8__0_n_0\ : STD_LOGIC;
  signal \i___2_carry_i_9__0_n_0\ : STD_LOGIC;
  signal \^r_mul_reg_reg_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_mul_reg_reg_1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_mul_reg_reg_2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_mul_reg_reg_3\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_mul_reg_reg_4\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_mul_reg_reg_5\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal r_mul_reg_reg_n_71 : STD_LOGIC;
  signal r_mul_reg_reg_n_72 : STD_LOGIC;
  signal r_mul_reg_reg_n_73 : STD_LOGIC;
  signal r_mul_reg_reg_n_74 : STD_LOGIC;
  signal r_mul_reg_reg_n_75 : STD_LOGIC;
  signal r_mul_reg_reg_n_76 : STD_LOGIC;
  signal r_mul_reg_reg_n_77 : STD_LOGIC;
  signal r_mul_reg_reg_n_78 : STD_LOGIC;
  signal r_mul_reg_reg_n_79 : STD_LOGIC;
  signal r_mul_reg_reg_n_80 : STD_LOGIC;
  signal r_mul_reg_reg_n_81 : STD_LOGIC;
  signal \w_dsp_sub_output[3]_11\ : STD_LOGIC_VECTOR ( 22 downto 2 );
  signal NLW_r_mul_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_r_mul_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_r_mul_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r_mul_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 35 );
  signal NLW_r_mul_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \i___2_carry__4_i_10__0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \i___2_carry__4_i_8__0\ : label is "soft_lutpair1";
begin
  DI(1 downto 0) <= \^di\(1 downto 0);
  r_mul_reg_reg_0(2 downto 0) <= \^r_mul_reg_reg_0\(2 downto 0);
  r_mul_reg_reg_1(3 downto 0) <= \^r_mul_reg_reg_1\(3 downto 0);
  r_mul_reg_reg_2(3 downto 0) <= \^r_mul_reg_reg_2\(3 downto 0);
  r_mul_reg_reg_3(3 downto 0) <= \^r_mul_reg_reg_3\(3 downto 0);
  r_mul_reg_reg_4(3 downto 0) <= \^r_mul_reg_reg_4\(3 downto 0);
  r_mul_reg_reg_5(2 downto 0) <= \^r_mul_reg_reg_5\(2 downto 0);
\i___2_carry__0_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_sub_output[3]_11\(5),
      I1 => \i___2_carry__4_i_5__0_0\(4),
      I2 => P(4),
      O => \i___2_carry__0_i_10__0_n_0\
    );
\i___2_carry__0_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_sub_output[3]_11\(4),
      I1 => \i___2_carry__4_i_5__0_0\(3),
      I2 => P(3),
      O => \i___2_carry__0_i_11__0_n_0\
    );
\i___2_carry__0_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_sub_output[3]_11\(7),
      I1 => \i___2_carry__4_i_5__0_0\(6),
      I2 => P(6),
      O => \i___2_carry__0_i_12__0_n_0\
    );
\i___2_carry__0_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(4),
      I1 => \i___2_carry__4_i_5__0_0\(4),
      I2 => \w_dsp_sub_output[3]_11\(5),
      I3 => \p_0_out_inferred__1/i___2_carry__4\(5),
      I4 => \i___2_carry__0_i_9__0_n_0\,
      O => \^r_mul_reg_reg_1\(3)
    );
\i___2_carry__0_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(3),
      I1 => \i___2_carry__4_i_5__0_0\(3),
      I2 => \w_dsp_sub_output[3]_11\(4),
      I3 => \p_0_out_inferred__1/i___2_carry__4\(4),
      I4 => \i___2_carry__0_i_10__0_n_0\,
      O => \^r_mul_reg_reg_1\(2)
    );
\i___2_carry__0_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(2),
      I1 => \i___2_carry__4_i_5__0_0\(2),
      I2 => \w_dsp_sub_output[3]_11\(3),
      I3 => \p_0_out_inferred__1/i___2_carry__4\(3),
      I4 => \i___2_carry__0_i_11__0_n_0\,
      O => \^r_mul_reg_reg_1\(1)
    );
\i___2_carry__0_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(1),
      I1 => \i___2_carry__4_i_5__0_0\(1),
      I2 => \w_dsp_sub_output[3]_11\(2),
      I3 => \p_0_out_inferred__1/i___2_carry__4\(2),
      I4 => \i___2_carry_i_9__0_n_0\,
      O => \^r_mul_reg_reg_1\(0)
    );
\i___2_carry__0_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_1\(3),
      I1 => \i___2_carry__0_i_12__0_n_0\,
      I2 => \p_0_out_inferred__1/i___2_carry__4\(6),
      I3 => \w_dsp_sub_output[3]_11\(6),
      I4 => \i___2_carry__4_i_5__0_0\(5),
      I5 => P(5),
      O => r_mul_reg_reg_7(3)
    );
\i___2_carry__0_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_1\(2),
      I1 => \i___2_carry__0_i_9__0_n_0\,
      I2 => \p_0_out_inferred__1/i___2_carry__4\(5),
      I3 => \w_dsp_sub_output[3]_11\(5),
      I4 => \i___2_carry__4_i_5__0_0\(4),
      I5 => P(4),
      O => r_mul_reg_reg_7(2)
    );
\i___2_carry__0_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_1\(1),
      I1 => \i___2_carry__0_i_10__0_n_0\,
      I2 => \p_0_out_inferred__1/i___2_carry__4\(4),
      I3 => \w_dsp_sub_output[3]_11\(4),
      I4 => \i___2_carry__4_i_5__0_0\(3),
      I5 => P(3),
      O => r_mul_reg_reg_7(1)
    );
\i___2_carry__0_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_1\(0),
      I1 => \i___2_carry__0_i_11__0_n_0\,
      I2 => \p_0_out_inferred__1/i___2_carry__4\(3),
      I3 => \w_dsp_sub_output[3]_11\(3),
      I4 => \i___2_carry__4_i_5__0_0\(2),
      I5 => P(2),
      O => r_mul_reg_reg_7(0)
    );
\i___2_carry__0_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_sub_output[3]_11\(6),
      I1 => \i___2_carry__4_i_5__0_0\(5),
      I2 => P(5),
      O => \i___2_carry__0_i_9__0_n_0\
    );
\i___2_carry__1_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_sub_output[3]_11\(9),
      I1 => \i___2_carry__4_i_5__0_0\(8),
      I2 => P(8),
      O => \i___2_carry__1_i_10__0_n_0\
    );
\i___2_carry__1_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_sub_output[3]_11\(8),
      I1 => \i___2_carry__4_i_5__0_0\(7),
      I2 => P(7),
      O => \i___2_carry__1_i_11__0_n_0\
    );
\i___2_carry__1_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_sub_output[3]_11\(11),
      I1 => \i___2_carry__4_i_5__0_0\(10),
      I2 => P(10),
      O => \i___2_carry__1_i_12__0_n_0\
    );
\i___2_carry__1_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(8),
      I1 => \i___2_carry__4_i_5__0_0\(8),
      I2 => \w_dsp_sub_output[3]_11\(9),
      I3 => \p_0_out_inferred__1/i___2_carry__4\(9),
      I4 => \i___2_carry__1_i_9__0_n_0\,
      O => \^r_mul_reg_reg_2\(3)
    );
\i___2_carry__1_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(7),
      I1 => \i___2_carry__4_i_5__0_0\(7),
      I2 => \w_dsp_sub_output[3]_11\(8),
      I3 => \p_0_out_inferred__1/i___2_carry__4\(8),
      I4 => \i___2_carry__1_i_10__0_n_0\,
      O => \^r_mul_reg_reg_2\(2)
    );
\i___2_carry__1_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(6),
      I1 => \i___2_carry__4_i_5__0_0\(6),
      I2 => \w_dsp_sub_output[3]_11\(7),
      I3 => \p_0_out_inferred__1/i___2_carry__4\(7),
      I4 => \i___2_carry__1_i_11__0_n_0\,
      O => \^r_mul_reg_reg_2\(1)
    );
\i___2_carry__1_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(5),
      I1 => \i___2_carry__4_i_5__0_0\(5),
      I2 => \w_dsp_sub_output[3]_11\(6),
      I3 => \p_0_out_inferred__1/i___2_carry__4\(6),
      I4 => \i___2_carry__0_i_12__0_n_0\,
      O => \^r_mul_reg_reg_2\(0)
    );
\i___2_carry__1_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_2\(3),
      I1 => \i___2_carry__1_i_12__0_n_0\,
      I2 => \p_0_out_inferred__1/i___2_carry__4\(10),
      I3 => \w_dsp_sub_output[3]_11\(10),
      I4 => \i___2_carry__4_i_5__0_0\(9),
      I5 => P(9),
      O => r_mul_reg_reg_8(3)
    );
\i___2_carry__1_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_2\(2),
      I1 => \i___2_carry__1_i_9__0_n_0\,
      I2 => \p_0_out_inferred__1/i___2_carry__4\(9),
      I3 => \w_dsp_sub_output[3]_11\(9),
      I4 => \i___2_carry__4_i_5__0_0\(8),
      I5 => P(8),
      O => r_mul_reg_reg_8(2)
    );
\i___2_carry__1_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_2\(1),
      I1 => \i___2_carry__1_i_10__0_n_0\,
      I2 => \p_0_out_inferred__1/i___2_carry__4\(8),
      I3 => \w_dsp_sub_output[3]_11\(8),
      I4 => \i___2_carry__4_i_5__0_0\(7),
      I5 => P(7),
      O => r_mul_reg_reg_8(1)
    );
\i___2_carry__1_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_2\(0),
      I1 => \i___2_carry__1_i_11__0_n_0\,
      I2 => \p_0_out_inferred__1/i___2_carry__4\(7),
      I3 => \w_dsp_sub_output[3]_11\(7),
      I4 => \i___2_carry__4_i_5__0_0\(6),
      I5 => P(6),
      O => r_mul_reg_reg_8(0)
    );
\i___2_carry__1_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_sub_output[3]_11\(10),
      I1 => \i___2_carry__4_i_5__0_0\(9),
      I2 => P(9),
      O => \i___2_carry__1_i_9__0_n_0\
    );
\i___2_carry__2_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_sub_output[3]_11\(13),
      I1 => \i___2_carry__4_i_5__0_0\(12),
      I2 => P(12),
      O => \i___2_carry__2_i_10__0_n_0\
    );
\i___2_carry__2_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_sub_output[3]_11\(12),
      I1 => \i___2_carry__4_i_5__0_0\(11),
      I2 => P(11),
      O => \i___2_carry__2_i_11__0_n_0\
    );
\i___2_carry__2_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_sub_output[3]_11\(15),
      I1 => \i___2_carry__4_i_5__0_0\(14),
      I2 => P(14),
      O => \i___2_carry__2_i_12__0_n_0\
    );
\i___2_carry__2_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(12),
      I1 => \i___2_carry__4_i_5__0_0\(12),
      I2 => \w_dsp_sub_output[3]_11\(13),
      I3 => \p_0_out_inferred__1/i___2_carry__4\(13),
      I4 => \i___2_carry__2_i_9__0_n_0\,
      O => \^r_mul_reg_reg_3\(3)
    );
\i___2_carry__2_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(11),
      I1 => \i___2_carry__4_i_5__0_0\(11),
      I2 => \w_dsp_sub_output[3]_11\(12),
      I3 => \p_0_out_inferred__1/i___2_carry__4\(12),
      I4 => \i___2_carry__2_i_10__0_n_0\,
      O => \^r_mul_reg_reg_3\(2)
    );
\i___2_carry__2_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(10),
      I1 => \i___2_carry__4_i_5__0_0\(10),
      I2 => \w_dsp_sub_output[3]_11\(11),
      I3 => \p_0_out_inferred__1/i___2_carry__4\(11),
      I4 => \i___2_carry__2_i_11__0_n_0\,
      O => \^r_mul_reg_reg_3\(1)
    );
\i___2_carry__2_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(9),
      I1 => \i___2_carry__4_i_5__0_0\(9),
      I2 => \w_dsp_sub_output[3]_11\(10),
      I3 => \p_0_out_inferred__1/i___2_carry__4\(10),
      I4 => \i___2_carry__1_i_12__0_n_0\,
      O => \^r_mul_reg_reg_3\(0)
    );
\i___2_carry__2_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_3\(3),
      I1 => \i___2_carry__2_i_12__0_n_0\,
      I2 => \p_0_out_inferred__1/i___2_carry__4\(14),
      I3 => \w_dsp_sub_output[3]_11\(14),
      I4 => \i___2_carry__4_i_5__0_0\(13),
      I5 => P(13),
      O => r_mul_reg_reg_9(3)
    );
\i___2_carry__2_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_3\(2),
      I1 => \i___2_carry__2_i_9__0_n_0\,
      I2 => \p_0_out_inferred__1/i___2_carry__4\(13),
      I3 => \w_dsp_sub_output[3]_11\(13),
      I4 => \i___2_carry__4_i_5__0_0\(12),
      I5 => P(12),
      O => r_mul_reg_reg_9(2)
    );
\i___2_carry__2_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_3\(1),
      I1 => \i___2_carry__2_i_10__0_n_0\,
      I2 => \p_0_out_inferred__1/i___2_carry__4\(12),
      I3 => \w_dsp_sub_output[3]_11\(12),
      I4 => \i___2_carry__4_i_5__0_0\(11),
      I5 => P(11),
      O => r_mul_reg_reg_9(1)
    );
\i___2_carry__2_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_3\(0),
      I1 => \i___2_carry__2_i_11__0_n_0\,
      I2 => \p_0_out_inferred__1/i___2_carry__4\(11),
      I3 => \w_dsp_sub_output[3]_11\(11),
      I4 => \i___2_carry__4_i_5__0_0\(10),
      I5 => P(10),
      O => r_mul_reg_reg_9(0)
    );
\i___2_carry__2_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_sub_output[3]_11\(14),
      I1 => \i___2_carry__4_i_5__0_0\(13),
      I2 => P(13),
      O => \i___2_carry__2_i_9__0_n_0\
    );
\i___2_carry__3_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_sub_output[3]_11\(17),
      I1 => \i___2_carry__4_i_5__0_0\(16),
      I2 => P(16),
      O => \i___2_carry__3_i_10__0_n_0\
    );
\i___2_carry__3_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_sub_output[3]_11\(16),
      I1 => \i___2_carry__4_i_5__0_0\(15),
      I2 => P(15),
      O => \i___2_carry__3_i_11__0_n_0\
    );
\i___2_carry__3_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_sub_output[3]_11\(19),
      I1 => \i___2_carry__4_i_5__0_0\(18),
      I2 => P(18),
      O => \i___2_carry__3_i_12__0_n_0\
    );
\i___2_carry__3_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(16),
      I1 => \i___2_carry__4_i_5__0_0\(16),
      I2 => \w_dsp_sub_output[3]_11\(17),
      I3 => \p_0_out_inferred__1/i___2_carry__4\(17),
      I4 => \i___2_carry__3_i_9__0_n_0\,
      O => \^r_mul_reg_reg_4\(3)
    );
\i___2_carry__3_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(15),
      I1 => \i___2_carry__4_i_5__0_0\(15),
      I2 => \w_dsp_sub_output[3]_11\(16),
      I3 => \p_0_out_inferred__1/i___2_carry__4\(16),
      I4 => \i___2_carry__3_i_10__0_n_0\,
      O => \^r_mul_reg_reg_4\(2)
    );
\i___2_carry__3_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(14),
      I1 => \i___2_carry__4_i_5__0_0\(14),
      I2 => \w_dsp_sub_output[3]_11\(15),
      I3 => \p_0_out_inferred__1/i___2_carry__4\(15),
      I4 => \i___2_carry__3_i_11__0_n_0\,
      O => \^r_mul_reg_reg_4\(1)
    );
\i___2_carry__3_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(13),
      I1 => \i___2_carry__4_i_5__0_0\(13),
      I2 => \w_dsp_sub_output[3]_11\(14),
      I3 => \p_0_out_inferred__1/i___2_carry__4\(14),
      I4 => \i___2_carry__2_i_12__0_n_0\,
      O => \^r_mul_reg_reg_4\(0)
    );
\i___2_carry__3_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_4\(3),
      I1 => \i___2_carry__3_i_12__0_n_0\,
      I2 => \p_0_out_inferred__1/i___2_carry__4\(18),
      I3 => \w_dsp_sub_output[3]_11\(18),
      I4 => \i___2_carry__4_i_5__0_0\(17),
      I5 => P(17),
      O => r_mul_reg_reg_10(3)
    );
\i___2_carry__3_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_4\(2),
      I1 => \i___2_carry__3_i_9__0_n_0\,
      I2 => \p_0_out_inferred__1/i___2_carry__4\(17),
      I3 => \w_dsp_sub_output[3]_11\(17),
      I4 => \i___2_carry__4_i_5__0_0\(16),
      I5 => P(16),
      O => r_mul_reg_reg_10(2)
    );
\i___2_carry__3_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_4\(1),
      I1 => \i___2_carry__3_i_10__0_n_0\,
      I2 => \p_0_out_inferred__1/i___2_carry__4\(16),
      I3 => \w_dsp_sub_output[3]_11\(16),
      I4 => \i___2_carry__4_i_5__0_0\(15),
      I5 => P(15),
      O => r_mul_reg_reg_10(1)
    );
\i___2_carry__3_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_4\(0),
      I1 => \i___2_carry__3_i_11__0_n_0\,
      I2 => \p_0_out_inferred__1/i___2_carry__4\(15),
      I3 => \w_dsp_sub_output[3]_11\(15),
      I4 => \i___2_carry__4_i_5__0_0\(14),
      I5 => P(14),
      O => r_mul_reg_reg_10(0)
    );
\i___2_carry__3_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_sub_output[3]_11\(18),
      I1 => \i___2_carry__4_i_5__0_0\(17),
      I2 => P(17),
      O => \i___2_carry__3_i_9__0_n_0\
    );
\i___2_carry__4_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \w_dsp_sub_output[3]_11\(21),
      I1 => \i___2_carry__4_i_5__0_0\(20),
      I2 => P(20),
      O => \i___2_carry__4_i_10__0_n_0\
    );
\i___2_carry__4_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_sub_output[3]_11\(22),
      I1 => \i___2_carry__4_i_5__0_0\(21),
      I2 => P(21),
      O => \i___2_carry__4_i_12__0_n_0\
    );
\i___2_carry__4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(19),
      I1 => \i___2_carry__4_i_5__0_0\(19),
      I2 => \w_dsp_sub_output[3]_11\(20),
      I3 => \p_0_out_inferred__1/i___2_carry__4\(20),
      I4 => \i___2_carry__4_i_8__0_n_0\,
      O => \^r_mul_reg_reg_5\(2)
    );
\i___2_carry__4_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(18),
      I1 => \i___2_carry__4_i_5__0_0\(18),
      I2 => \w_dsp_sub_output[3]_11\(19),
      I3 => \p_0_out_inferred__1/i___2_carry__4\(19),
      I4 => \i___2_carry__4_i_9__0_n_0\,
      O => \^r_mul_reg_reg_5\(1)
    );
\i___2_carry__4_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(17),
      I1 => \i___2_carry__4_i_5__0_0\(17),
      I2 => \w_dsp_sub_output[3]_11\(18),
      I3 => \p_0_out_inferred__1/i___2_carry__4\(18),
      I4 => \i___2_carry__3_i_12__0_n_0\,
      O => \^r_mul_reg_reg_5\(0)
    );
\i___2_carry__4_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E187871E871E1E78"
    )
        port map (
      I0 => \p_0_out_inferred__1/i___2_carry__4\(21),
      I1 => \i___2_carry__4_i_10__0_n_0\,
      I2 => \p_0_out_inferred__1/i___2_carry__4_0\,
      I3 => \w_dsp_sub_output[3]_11\(22),
      I4 => \i___2_carry__4_i_5__0_0\(21),
      I5 => P(21),
      O => S(3)
    );
\i___2_carry__4_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_5\(2),
      I1 => \i___2_carry__4_i_12__0_n_0\,
      I2 => \p_0_out_inferred__1/i___2_carry__4\(21),
      I3 => \w_dsp_sub_output[3]_11\(21),
      I4 => \i___2_carry__4_i_5__0_0\(20),
      I5 => P(20),
      O => S(2)
    );
\i___2_carry__4_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_5\(1),
      I1 => \i___2_carry__4_i_8__0_n_0\,
      I2 => \p_0_out_inferred__1/i___2_carry__4\(20),
      I3 => \w_dsp_sub_output[3]_11\(20),
      I4 => \i___2_carry__4_i_5__0_0\(19),
      I5 => P(19),
      O => S(1)
    );
\i___2_carry__4_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^r_mul_reg_reg_5\(0),
      I1 => \i___2_carry__4_i_9__0_n_0\,
      I2 => \p_0_out_inferred__1/i___2_carry__4\(19),
      I3 => \w_dsp_sub_output[3]_11\(19),
      I4 => \i___2_carry__4_i_5__0_0\(18),
      I5 => P(18),
      O => S(0)
    );
\i___2_carry__4_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_sub_output[3]_11\(21),
      I1 => \i___2_carry__4_i_5__0_0\(20),
      I2 => P(20),
      O => \i___2_carry__4_i_8__0_n_0\
    );
\i___2_carry__4_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_sub_output[3]_11\(20),
      I1 => \i___2_carry__4_i_5__0_0\(19),
      I2 => P(19),
      O => \i___2_carry__4_i_9__0_n_0\
    );
\i___2_carry_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => P(0),
      I1 => \i___2_carry__4_i_5__0_0\(0),
      I2 => \^r_mul_reg_reg_0\(1),
      I3 => \p_0_out_inferred__1/i___2_carry__4\(1),
      I4 => \i___2_carry_i_8__0_n_0\,
      O => \^di\(1)
    );
\i___2_carry_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => P(0),
      I1 => \i___2_carry__4_i_5__0_0\(0),
      I2 => \^r_mul_reg_reg_0\(1),
      I3 => \p_0_out_inferred__1/i___2_carry__4\(1),
      I4 => \i___2_carry_i_8__0_n_0\,
      O => \^di\(0)
    );
\i___2_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^di\(1),
      I1 => \i___2_carry_i_9__0_n_0\,
      I2 => \p_0_out_inferred__1/i___2_carry__4\(2),
      I3 => \w_dsp_sub_output[3]_11\(2),
      I4 => \i___2_carry__4_i_5__0_0\(1),
      I5 => P(1),
      O => r_mul_reg_reg_6(1)
    );
\i___2_carry_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => \i___2_carry_i_8__0_n_0\,
      I1 => \p_0_out_inferred__1/i___2_carry__4\(1),
      I2 => \^r_mul_reg_reg_0\(1),
      I3 => \i___2_carry__4_i_5__0_0\(0),
      I4 => P(0),
      I5 => \p_0_out_inferred__1/i___2_carry__4\(0),
      O => r_mul_reg_reg_6(0)
    );
\i___2_carry_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_sub_output[3]_11\(2),
      I1 => \i___2_carry__4_i_5__0_0\(1),
      I2 => P(1),
      O => \i___2_carry_i_8__0_n_0\
    );
\i___2_carry_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \w_dsp_sub_output[3]_11\(3),
      I1 => \i___2_carry__4_i_5__0_0\(2),
      I2 => P(2),
      O => \i___2_carry_i_9__0_n_0\
    );
r_mul_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => true,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => r_mul_reg_reg_11(16),
      A(28) => r_mul_reg_reg_11(16),
      A(27) => r_mul_reg_reg_11(16),
      A(26) => r_mul_reg_reg_11(16),
      A(25) => r_mul_reg_reg_11(16),
      A(24) => r_mul_reg_reg_11(16),
      A(23) => r_mul_reg_reg_11(16),
      A(22) => r_mul_reg_reg_11(16),
      A(21) => r_mul_reg_reg_11(16),
      A(20) => r_mul_reg_reg_11(16),
      A(19) => r_mul_reg_reg_11(16),
      A(18) => r_mul_reg_reg_11(16),
      A(17) => r_mul_reg_reg_11(16),
      A(16 downto 0) => r_mul_reg_reg_11(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_r_mul_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(5),
      B(16) => B(5),
      B(15) => B(5),
      B(14) => B(5),
      B(13) => B(5),
      B(12) => B(5),
      B(11) => B(5),
      B(10) => B(5),
      B(9) => B(5),
      B(8) => B(5),
      B(7) => B(5),
      B(6 downto 2) => B(5 downto 1),
      B(1) => '0',
      B(0) => B(0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_r_mul_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_r_mul_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_r_mul_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '1',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '1',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => i_clk,
      D(24) => Q(16),
      D(23) => Q(16),
      D(22) => Q(16),
      D(21) => Q(16),
      D(20) => Q(16),
      D(19) => Q(16),
      D(18) => Q(16),
      D(17) => Q(16),
      D(16 downto 0) => Q(16 downto 0),
      INMODE(4 downto 0) => B"01100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_r_mul_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_r_mul_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 35) => NLW_r_mul_reg_reg_P_UNCONNECTED(47 downto 35),
      P(34) => r_mul_reg_reg_n_71,
      P(33) => r_mul_reg_reg_n_72,
      P(32) => r_mul_reg_reg_n_73,
      P(31) => r_mul_reg_reg_n_74,
      P(30) => r_mul_reg_reg_n_75,
      P(29) => r_mul_reg_reg_n_76,
      P(28) => r_mul_reg_reg_n_77,
      P(27) => r_mul_reg_reg_n_78,
      P(26) => r_mul_reg_reg_n_79,
      P(25) => r_mul_reg_reg_n_80,
      P(24) => r_mul_reg_reg_n_81,
      P(23) => \^r_mul_reg_reg_0\(2),
      P(22 downto 2) => \w_dsp_sub_output[3]_11\(22 downto 2),
      P(1 downto 0) => \^r_mul_reg_reg_0\(1 downto 0),
      PATTERNBDETECT => NLW_r_mul_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_r_mul_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_r_mul_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => RSTA,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => RSTA,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => RSTA,
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => RSTA,
      UNDERFLOW => NLW_r_mul_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_path_switch is
  port (
    w_switch_out0_0 : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \r_reg0_1_reg[16]\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    r_reg1_3 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \r_output_coeffs_reg[5][7][16]\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \r_output_coeffs_reg[5][7][0]\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_path_switch;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_path_switch is
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \r_output_coeffs[5][7][0]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \r_output_coeffs[5][7][10]_i_1\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \r_output_coeffs[5][7][11]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \r_output_coeffs[5][7][12]_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \r_output_coeffs[5][7][13]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \r_output_coeffs[5][7][14]_i_1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \r_output_coeffs[5][7][15]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \r_output_coeffs[5][7][16]_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \r_output_coeffs[5][7][1]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \r_output_coeffs[5][7][2]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \r_output_coeffs[5][7][3]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \r_output_coeffs[5][7][4]_i_1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \r_output_coeffs[5][7][5]_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \r_output_coeffs[5][7][6]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \r_output_coeffs[5][7][7]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \r_output_coeffs[5][7][8]_i_1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \r_output_coeffs[5][7][9]_i_1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \r_reg0_1_reg[0]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1__0\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \r_reg0_1_reg[10]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1__0\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \r_reg0_1_reg[11]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1__0\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \r_reg0_1_reg[12]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1__0\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \r_reg0_1_reg[13]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1__0\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \r_reg0_1_reg[14]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1__0\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \r_reg0_1_reg[15]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1__0\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \r_reg0_1_reg[16]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1__0\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \r_reg0_1_reg[1]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1__0\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \r_reg0_1_reg[2]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1__0\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \r_reg0_1_reg[3]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1__0\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \r_reg0_1_reg[4]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1__0\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \r_reg0_1_reg[5]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1__0\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \r_reg0_1_reg[6]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1__0\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \r_reg0_1_reg[7]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1__0\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \r_reg0_1_reg[8]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1__0\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \r_reg0_1_reg[9]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1__0\ : label is "soft_lutpair342";
begin
\r_output_coeffs[5][7][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \r_output_coeffs_reg[5][7][16]\(0),
      I1 => r_reg1_3(0),
      I2 => \r_output_coeffs_reg[5][7][0]\,
      O => \r_reg0_1_reg[16]\(0)
    );
\r_output_coeffs[5][7][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \r_output_coeffs_reg[5][7][16]\(10),
      I1 => r_reg1_3(10),
      I2 => \r_output_coeffs_reg[5][7][0]\,
      O => \r_reg0_1_reg[16]\(10)
    );
\r_output_coeffs[5][7][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \r_output_coeffs_reg[5][7][16]\(11),
      I1 => r_reg1_3(11),
      I2 => \r_output_coeffs_reg[5][7][0]\,
      O => \r_reg0_1_reg[16]\(11)
    );
\r_output_coeffs[5][7][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \r_output_coeffs_reg[5][7][16]\(12),
      I1 => r_reg1_3(12),
      I2 => \r_output_coeffs_reg[5][7][0]\,
      O => \r_reg0_1_reg[16]\(12)
    );
\r_output_coeffs[5][7][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \r_output_coeffs_reg[5][7][16]\(13),
      I1 => r_reg1_3(13),
      I2 => \r_output_coeffs_reg[5][7][0]\,
      O => \r_reg0_1_reg[16]\(13)
    );
\r_output_coeffs[5][7][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \r_output_coeffs_reg[5][7][16]\(14),
      I1 => r_reg1_3(14),
      I2 => \r_output_coeffs_reg[5][7][0]\,
      O => \r_reg0_1_reg[16]\(14)
    );
\r_output_coeffs[5][7][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \r_output_coeffs_reg[5][7][16]\(15),
      I1 => r_reg1_3(15),
      I2 => \r_output_coeffs_reg[5][7][0]\,
      O => \r_reg0_1_reg[16]\(15)
    );
\r_output_coeffs[5][7][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \r_output_coeffs_reg[5][7][16]\(16),
      I1 => r_reg1_3(16),
      I2 => \r_output_coeffs_reg[5][7][0]\,
      O => \r_reg0_1_reg[16]\(16)
    );
\r_output_coeffs[5][7][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \r_output_coeffs_reg[5][7][16]\(1),
      I1 => r_reg1_3(1),
      I2 => \r_output_coeffs_reg[5][7][0]\,
      O => \r_reg0_1_reg[16]\(1)
    );
\r_output_coeffs[5][7][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \r_output_coeffs_reg[5][7][16]\(2),
      I1 => r_reg1_3(2),
      I2 => \r_output_coeffs_reg[5][7][0]\,
      O => \r_reg0_1_reg[16]\(2)
    );
\r_output_coeffs[5][7][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \r_output_coeffs_reg[5][7][16]\(3),
      I1 => r_reg1_3(3),
      I2 => \r_output_coeffs_reg[5][7][0]\,
      O => \r_reg0_1_reg[16]\(3)
    );
\r_output_coeffs[5][7][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \r_output_coeffs_reg[5][7][16]\(4),
      I1 => r_reg1_3(4),
      I2 => \r_output_coeffs_reg[5][7][0]\,
      O => \r_reg0_1_reg[16]\(4)
    );
\r_output_coeffs[5][7][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \r_output_coeffs_reg[5][7][16]\(5),
      I1 => r_reg1_3(5),
      I2 => \r_output_coeffs_reg[5][7][0]\,
      O => \r_reg0_1_reg[16]\(5)
    );
\r_output_coeffs[5][7][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \r_output_coeffs_reg[5][7][16]\(6),
      I1 => r_reg1_3(6),
      I2 => \r_output_coeffs_reg[5][7][0]\,
      O => \r_reg0_1_reg[16]\(6)
    );
\r_output_coeffs[5][7][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \r_output_coeffs_reg[5][7][16]\(7),
      I1 => r_reg1_3(7),
      I2 => \r_output_coeffs_reg[5][7][0]\,
      O => \r_reg0_1_reg[16]\(7)
    );
\r_output_coeffs[5][7][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \r_output_coeffs_reg[5][7][16]\(8),
      I1 => r_reg1_3(8),
      I2 => \r_output_coeffs_reg[5][7][0]\,
      O => \r_reg0_1_reg[16]\(8)
    );
\r_output_coeffs[5][7][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \r_output_coeffs_reg[5][7][16]\(9),
      I1 => r_reg1_3(9),
      I2 => \r_output_coeffs_reg[5][7][0]\,
      O => \r_reg0_1_reg[16]\(9)
    );
\r_reg0_1_reg[0]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_reg1_3(0),
      I1 => \r_output_coeffs_reg[5][7][16]\(0),
      I2 => \r_output_coeffs_reg[5][7][0]\,
      O => w_switch_out0_0(0)
    );
\r_reg0_1_reg[10]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_reg1_3(10),
      I1 => \r_output_coeffs_reg[5][7][16]\(10),
      I2 => \r_output_coeffs_reg[5][7][0]\,
      O => w_switch_out0_0(10)
    );
\r_reg0_1_reg[11]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_reg1_3(11),
      I1 => \r_output_coeffs_reg[5][7][16]\(11),
      I2 => \r_output_coeffs_reg[5][7][0]\,
      O => w_switch_out0_0(11)
    );
\r_reg0_1_reg[12]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_reg1_3(12),
      I1 => \r_output_coeffs_reg[5][7][16]\(12),
      I2 => \r_output_coeffs_reg[5][7][0]\,
      O => w_switch_out0_0(12)
    );
\r_reg0_1_reg[13]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_reg1_3(13),
      I1 => \r_output_coeffs_reg[5][7][16]\(13),
      I2 => \r_output_coeffs_reg[5][7][0]\,
      O => w_switch_out0_0(13)
    );
\r_reg0_1_reg[14]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_reg1_3(14),
      I1 => \r_output_coeffs_reg[5][7][16]\(14),
      I2 => \r_output_coeffs_reg[5][7][0]\,
      O => w_switch_out0_0(14)
    );
\r_reg0_1_reg[15]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_reg1_3(15),
      I1 => \r_output_coeffs_reg[5][7][16]\(15),
      I2 => \r_output_coeffs_reg[5][7][0]\,
      O => w_switch_out0_0(15)
    );
\r_reg0_1_reg[16]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_reg1_3(16),
      I1 => \r_output_coeffs_reg[5][7][16]\(16),
      I2 => \r_output_coeffs_reg[5][7][0]\,
      O => w_switch_out0_0(16)
    );
\r_reg0_1_reg[1]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_reg1_3(1),
      I1 => \r_output_coeffs_reg[5][7][16]\(1),
      I2 => \r_output_coeffs_reg[5][7][0]\,
      O => w_switch_out0_0(1)
    );
\r_reg0_1_reg[2]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_reg1_3(2),
      I1 => \r_output_coeffs_reg[5][7][16]\(2),
      I2 => \r_output_coeffs_reg[5][7][0]\,
      O => w_switch_out0_0(2)
    );
\r_reg0_1_reg[3]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_reg1_3(3),
      I1 => \r_output_coeffs_reg[5][7][16]\(3),
      I2 => \r_output_coeffs_reg[5][7][0]\,
      O => w_switch_out0_0(3)
    );
\r_reg0_1_reg[4]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_reg1_3(4),
      I1 => \r_output_coeffs_reg[5][7][16]\(4),
      I2 => \r_output_coeffs_reg[5][7][0]\,
      O => w_switch_out0_0(4)
    );
\r_reg0_1_reg[5]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_reg1_3(5),
      I1 => \r_output_coeffs_reg[5][7][16]\(5),
      I2 => \r_output_coeffs_reg[5][7][0]\,
      O => w_switch_out0_0(5)
    );
\r_reg0_1_reg[6]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_reg1_3(6),
      I1 => \r_output_coeffs_reg[5][7][16]\(6),
      I2 => \r_output_coeffs_reg[5][7][0]\,
      O => w_switch_out0_0(6)
    );
\r_reg0_1_reg[7]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_reg1_3(7),
      I1 => \r_output_coeffs_reg[5][7][16]\(7),
      I2 => \r_output_coeffs_reg[5][7][0]\,
      O => w_switch_out0_0(7)
    );
\r_reg0_1_reg[8]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_reg1_3(8),
      I1 => \r_output_coeffs_reg[5][7][16]\(8),
      I2 => \r_output_coeffs_reg[5][7][0]\,
      O => w_switch_out0_0(8)
    );
\r_reg0_1_reg[9]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_reg1_3(9),
      I1 => \r_output_coeffs_reg[5][7][16]\(9),
      I2 => \r_output_coeffs_reg[5][7][0]\,
      O => w_switch_out0_0(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_path_switch_10 is
  port (
    w_switch_out0_0 : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \r_reg0_1_reg[16]\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    r_reg1_3 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \r_output_coeffs_reg[4][7][16]\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \r_output_coeffs_reg[4][7][0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_path_switch_10 : entity is "path_switch";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_path_switch_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_path_switch_10 is
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \r_output_coeffs[4][7][0]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \r_output_coeffs[4][7][10]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \r_output_coeffs[4][7][11]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \r_output_coeffs[4][7][12]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \r_output_coeffs[4][7][13]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \r_output_coeffs[4][7][14]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \r_output_coeffs[4][7][15]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \r_output_coeffs[4][7][16]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \r_output_coeffs[4][7][1]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \r_output_coeffs[4][7][2]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \r_output_coeffs[4][7][3]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \r_output_coeffs[4][7][4]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \r_output_coeffs[4][7][5]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \r_output_coeffs[4][7][6]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \r_output_coeffs[4][7][7]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \r_output_coeffs[4][7][8]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \r_output_coeffs[4][7][9]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \r_reg0_1_reg[0]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \r_reg0_1_reg[10]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \r_reg0_1_reg[11]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \r_reg0_1_reg[12]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \r_reg0_1_reg[13]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \r_reg0_1_reg[14]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \r_reg0_1_reg[15]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \r_reg0_1_reg[16]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \r_reg0_1_reg[1]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \r_reg0_1_reg[2]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \r_reg0_1_reg[3]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \r_reg0_1_reg[4]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \r_reg0_1_reg[5]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \r_reg0_1_reg[6]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \r_reg0_1_reg[7]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \r_reg0_1_reg[8]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \r_reg0_1_reg[9]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1\ : label is "soft_lutpair307";
begin
\r_output_coeffs[4][7][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \r_output_coeffs_reg[4][7][16]\(0),
      I1 => r_reg1_3(0),
      I2 => \r_output_coeffs_reg[4][7][0]\,
      O => \r_reg0_1_reg[16]\(0)
    );
\r_output_coeffs[4][7][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \r_output_coeffs_reg[4][7][16]\(10),
      I1 => r_reg1_3(10),
      I2 => \r_output_coeffs_reg[4][7][0]\,
      O => \r_reg0_1_reg[16]\(10)
    );
\r_output_coeffs[4][7][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \r_output_coeffs_reg[4][7][16]\(11),
      I1 => r_reg1_3(11),
      I2 => \r_output_coeffs_reg[4][7][0]\,
      O => \r_reg0_1_reg[16]\(11)
    );
\r_output_coeffs[4][7][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \r_output_coeffs_reg[4][7][16]\(12),
      I1 => r_reg1_3(12),
      I2 => \r_output_coeffs_reg[4][7][0]\,
      O => \r_reg0_1_reg[16]\(12)
    );
\r_output_coeffs[4][7][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \r_output_coeffs_reg[4][7][16]\(13),
      I1 => r_reg1_3(13),
      I2 => \r_output_coeffs_reg[4][7][0]\,
      O => \r_reg0_1_reg[16]\(13)
    );
\r_output_coeffs[4][7][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \r_output_coeffs_reg[4][7][16]\(14),
      I1 => r_reg1_3(14),
      I2 => \r_output_coeffs_reg[4][7][0]\,
      O => \r_reg0_1_reg[16]\(14)
    );
\r_output_coeffs[4][7][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \r_output_coeffs_reg[4][7][16]\(15),
      I1 => r_reg1_3(15),
      I2 => \r_output_coeffs_reg[4][7][0]\,
      O => \r_reg0_1_reg[16]\(15)
    );
\r_output_coeffs[4][7][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \r_output_coeffs_reg[4][7][16]\(16),
      I1 => r_reg1_3(16),
      I2 => \r_output_coeffs_reg[4][7][0]\,
      O => \r_reg0_1_reg[16]\(16)
    );
\r_output_coeffs[4][7][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \r_output_coeffs_reg[4][7][16]\(1),
      I1 => r_reg1_3(1),
      I2 => \r_output_coeffs_reg[4][7][0]\,
      O => \r_reg0_1_reg[16]\(1)
    );
\r_output_coeffs[4][7][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \r_output_coeffs_reg[4][7][16]\(2),
      I1 => r_reg1_3(2),
      I2 => \r_output_coeffs_reg[4][7][0]\,
      O => \r_reg0_1_reg[16]\(2)
    );
\r_output_coeffs[4][7][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \r_output_coeffs_reg[4][7][16]\(3),
      I1 => r_reg1_3(3),
      I2 => \r_output_coeffs_reg[4][7][0]\,
      O => \r_reg0_1_reg[16]\(3)
    );
\r_output_coeffs[4][7][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \r_output_coeffs_reg[4][7][16]\(4),
      I1 => r_reg1_3(4),
      I2 => \r_output_coeffs_reg[4][7][0]\,
      O => \r_reg0_1_reg[16]\(4)
    );
\r_output_coeffs[4][7][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \r_output_coeffs_reg[4][7][16]\(5),
      I1 => r_reg1_3(5),
      I2 => \r_output_coeffs_reg[4][7][0]\,
      O => \r_reg0_1_reg[16]\(5)
    );
\r_output_coeffs[4][7][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \r_output_coeffs_reg[4][7][16]\(6),
      I1 => r_reg1_3(6),
      I2 => \r_output_coeffs_reg[4][7][0]\,
      O => \r_reg0_1_reg[16]\(6)
    );
\r_output_coeffs[4][7][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \r_output_coeffs_reg[4][7][16]\(7),
      I1 => r_reg1_3(7),
      I2 => \r_output_coeffs_reg[4][7][0]\,
      O => \r_reg0_1_reg[16]\(7)
    );
\r_output_coeffs[4][7][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \r_output_coeffs_reg[4][7][16]\(8),
      I1 => r_reg1_3(8),
      I2 => \r_output_coeffs_reg[4][7][0]\,
      O => \r_reg0_1_reg[16]\(8)
    );
\r_output_coeffs[4][7][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \r_output_coeffs_reg[4][7][16]\(9),
      I1 => r_reg1_3(9),
      I2 => \r_output_coeffs_reg[4][7][0]\,
      O => \r_reg0_1_reg[16]\(9)
    );
\r_reg0_1_reg[0]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_reg1_3(0),
      I1 => \r_output_coeffs_reg[4][7][16]\(0),
      I2 => \r_output_coeffs_reg[4][7][0]\,
      O => w_switch_out0_0(0)
    );
\r_reg0_1_reg[10]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_reg1_3(10),
      I1 => \r_output_coeffs_reg[4][7][16]\(10),
      I2 => \r_output_coeffs_reg[4][7][0]\,
      O => w_switch_out0_0(10)
    );
\r_reg0_1_reg[11]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_reg1_3(11),
      I1 => \r_output_coeffs_reg[4][7][16]\(11),
      I2 => \r_output_coeffs_reg[4][7][0]\,
      O => w_switch_out0_0(11)
    );
\r_reg0_1_reg[12]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_reg1_3(12),
      I1 => \r_output_coeffs_reg[4][7][16]\(12),
      I2 => \r_output_coeffs_reg[4][7][0]\,
      O => w_switch_out0_0(12)
    );
\r_reg0_1_reg[13]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_reg1_3(13),
      I1 => \r_output_coeffs_reg[4][7][16]\(13),
      I2 => \r_output_coeffs_reg[4][7][0]\,
      O => w_switch_out0_0(13)
    );
\r_reg0_1_reg[14]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_reg1_3(14),
      I1 => \r_output_coeffs_reg[4][7][16]\(14),
      I2 => \r_output_coeffs_reg[4][7][0]\,
      O => w_switch_out0_0(14)
    );
\r_reg0_1_reg[15]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_reg1_3(15),
      I1 => \r_output_coeffs_reg[4][7][16]\(15),
      I2 => \r_output_coeffs_reg[4][7][0]\,
      O => w_switch_out0_0(15)
    );
\r_reg0_1_reg[16]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_reg1_3(16),
      I1 => \r_output_coeffs_reg[4][7][16]\(16),
      I2 => \r_output_coeffs_reg[4][7][0]\,
      O => w_switch_out0_0(16)
    );
\r_reg0_1_reg[1]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_reg1_3(1),
      I1 => \r_output_coeffs_reg[4][7][16]\(1),
      I2 => \r_output_coeffs_reg[4][7][0]\,
      O => w_switch_out0_0(1)
    );
\r_reg0_1_reg[2]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_reg1_3(2),
      I1 => \r_output_coeffs_reg[4][7][16]\(2),
      I2 => \r_output_coeffs_reg[4][7][0]\,
      O => w_switch_out0_0(2)
    );
\r_reg0_1_reg[3]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_reg1_3(3),
      I1 => \r_output_coeffs_reg[4][7][16]\(3),
      I2 => \r_output_coeffs_reg[4][7][0]\,
      O => w_switch_out0_0(3)
    );
\r_reg0_1_reg[4]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_reg1_3(4),
      I1 => \r_output_coeffs_reg[4][7][16]\(4),
      I2 => \r_output_coeffs_reg[4][7][0]\,
      O => w_switch_out0_0(4)
    );
\r_reg0_1_reg[5]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_reg1_3(5),
      I1 => \r_output_coeffs_reg[4][7][16]\(5),
      I2 => \r_output_coeffs_reg[4][7][0]\,
      O => w_switch_out0_0(5)
    );
\r_reg0_1_reg[6]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_reg1_3(6),
      I1 => \r_output_coeffs_reg[4][7][16]\(6),
      I2 => \r_output_coeffs_reg[4][7][0]\,
      O => w_switch_out0_0(6)
    );
\r_reg0_1_reg[7]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_reg1_3(7),
      I1 => \r_output_coeffs_reg[4][7][16]\(7),
      I2 => \r_output_coeffs_reg[4][7][0]\,
      O => w_switch_out0_0(7)
    );
\r_reg0_1_reg[8]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_reg1_3(8),
      I1 => \r_output_coeffs_reg[4][7][16]\(8),
      I2 => \r_output_coeffs_reg[4][7][0]\,
      O => w_switch_out0_0(8)
    );
\r_reg0_1_reg[9]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_reg1_3(9),
      I1 => \r_output_coeffs_reg[4][7][16]\(9),
      I2 => \r_output_coeffs_reg[4][7][0]\,
      O => w_switch_out0_0(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_path_switch_11 is
  port (
    w_switch_out0 : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \w_s2_out[5]_35\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 16 downto 0 );
    o_out0 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \r_core_state__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_path_switch_11 : entity is "path_switch";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_path_switch_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_path_switch_11 is
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \r_reg1_1_reg[0]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \r_reg1_1_reg[0]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \r_reg1_1_reg[10]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \r_reg1_1_reg[10]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \r_reg1_1_reg[11]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \r_reg1_1_reg[11]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \r_reg1_1_reg[12]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \r_reg1_1_reg[12]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \r_reg1_1_reg[13]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \r_reg1_1_reg[13]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \r_reg1_1_reg[14]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \r_reg1_1_reg[14]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \r_reg1_1_reg[15]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \r_reg1_1_reg[15]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \r_reg1_1_reg[16]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \r_reg1_1_reg[16]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \r_reg1_1_reg[1]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \r_reg1_1_reg[1]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \r_reg1_1_reg[2]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \r_reg1_1_reg[2]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \r_reg1_1_reg[3]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \r_reg1_1_reg[3]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \r_reg1_1_reg[4]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \r_reg1_1_reg[4]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \r_reg1_1_reg[5]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \r_reg1_1_reg[5]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \r_reg1_1_reg[6]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \r_reg1_1_reg[6]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \r_reg1_1_reg[7]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \r_reg1_1_reg[7]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \r_reg1_1_reg[8]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \r_reg1_1_reg[8]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \r_reg1_1_reg[9]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \r_reg1_1_reg[9]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_i_1\ : label is "soft_lutpair287";
begin
\r_reg1_1_reg[0]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => o_out0(0),
      I1 => Q(0),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \w_s2_out[5]_35\(0)
    );
\r_reg1_1_reg[0]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => Q(0),
      I1 => o_out0(0),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => w_switch_out0(0)
    );
\r_reg1_1_reg[10]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => o_out0(10),
      I1 => Q(10),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \w_s2_out[5]_35\(10)
    );
\r_reg1_1_reg[10]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => Q(10),
      I1 => o_out0(10),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => w_switch_out0(10)
    );
\r_reg1_1_reg[11]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => o_out0(11),
      I1 => Q(11),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \w_s2_out[5]_35\(11)
    );
\r_reg1_1_reg[11]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => Q(11),
      I1 => o_out0(11),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => w_switch_out0(11)
    );
\r_reg1_1_reg[12]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => o_out0(12),
      I1 => Q(12),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \w_s2_out[5]_35\(12)
    );
\r_reg1_1_reg[12]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => Q(12),
      I1 => o_out0(12),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => w_switch_out0(12)
    );
\r_reg1_1_reg[13]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => o_out0(13),
      I1 => Q(13),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \w_s2_out[5]_35\(13)
    );
\r_reg1_1_reg[13]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => Q(13),
      I1 => o_out0(13),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => w_switch_out0(13)
    );
\r_reg1_1_reg[14]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => o_out0(14),
      I1 => Q(14),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \w_s2_out[5]_35\(14)
    );
\r_reg1_1_reg[14]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => Q(14),
      I1 => o_out0(14),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => w_switch_out0(14)
    );
\r_reg1_1_reg[15]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => o_out0(15),
      I1 => Q(15),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \w_s2_out[5]_35\(15)
    );
\r_reg1_1_reg[15]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => Q(15),
      I1 => o_out0(15),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => w_switch_out0(15)
    );
\r_reg1_1_reg[16]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => o_out0(16),
      I1 => Q(16),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \w_s2_out[5]_35\(16)
    );
\r_reg1_1_reg[16]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => Q(16),
      I1 => o_out0(16),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => w_switch_out0(16)
    );
\r_reg1_1_reg[1]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => o_out0(1),
      I1 => Q(1),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \w_s2_out[5]_35\(1)
    );
\r_reg1_1_reg[1]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => Q(1),
      I1 => o_out0(1),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => w_switch_out0(1)
    );
\r_reg1_1_reg[2]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => o_out0(2),
      I1 => Q(2),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \w_s2_out[5]_35\(2)
    );
\r_reg1_1_reg[2]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => Q(2),
      I1 => o_out0(2),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => w_switch_out0(2)
    );
\r_reg1_1_reg[3]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => o_out0(3),
      I1 => Q(3),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \w_s2_out[5]_35\(3)
    );
\r_reg1_1_reg[3]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => Q(3),
      I1 => o_out0(3),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => w_switch_out0(3)
    );
\r_reg1_1_reg[4]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => o_out0(4),
      I1 => Q(4),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \w_s2_out[5]_35\(4)
    );
\r_reg1_1_reg[4]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => Q(4),
      I1 => o_out0(4),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => w_switch_out0(4)
    );
\r_reg1_1_reg[5]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => o_out0(5),
      I1 => Q(5),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \w_s2_out[5]_35\(5)
    );
\r_reg1_1_reg[5]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => Q(5),
      I1 => o_out0(5),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => w_switch_out0(5)
    );
\r_reg1_1_reg[6]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => o_out0(6),
      I1 => Q(6),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \w_s2_out[5]_35\(6)
    );
\r_reg1_1_reg[6]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => Q(6),
      I1 => o_out0(6),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => w_switch_out0(6)
    );
\r_reg1_1_reg[7]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => o_out0(7),
      I1 => Q(7),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \w_s2_out[5]_35\(7)
    );
\r_reg1_1_reg[7]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => Q(7),
      I1 => o_out0(7),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => w_switch_out0(7)
    );
\r_reg1_1_reg[8]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => o_out0(8),
      I1 => Q(8),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \w_s2_out[5]_35\(8)
    );
\r_reg1_1_reg[8]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => Q(8),
      I1 => o_out0(8),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => w_switch_out0(8)
    );
\r_reg1_1_reg[9]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => o_out0(9),
      I1 => Q(9),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \w_s2_out[5]_35\(9)
    );
\r_reg1_1_reg[9]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => Q(9),
      I1 => o_out0(9),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => w_switch_out0(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_path_switch_12 is
  port (
    w_switch_out0 : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \r_reg1_1_reg[16]\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    r_reg1_3 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \w_s1_out[1]_21\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \r_core_state__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_output_coeffs_reg[7][7][16]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_path_switch_12 : entity is "path_switch";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_path_switch_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_path_switch_12 is
begin
\r_output_coeffs[7][7][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACCCACFFFF0000"
    )
        port map (
      I0 => \w_s1_out[1]_21\(0),
      I1 => Q(0),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      I4 => r_reg1_3(0),
      I5 => \r_output_coeffs_reg[7][7][16]\,
      O => \r_reg1_1_reg[16]\(0)
    );
\r_output_coeffs[7][7][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACCCACFFFF0000"
    )
        port map (
      I0 => \w_s1_out[1]_21\(10),
      I1 => Q(10),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      I4 => r_reg1_3(10),
      I5 => \r_output_coeffs_reg[7][7][16]\,
      O => \r_reg1_1_reg[16]\(10)
    );
\r_output_coeffs[7][7][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACCCACFFFF0000"
    )
        port map (
      I0 => \w_s1_out[1]_21\(11),
      I1 => Q(11),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      I4 => r_reg1_3(11),
      I5 => \r_output_coeffs_reg[7][7][16]\,
      O => \r_reg1_1_reg[16]\(11)
    );
\r_output_coeffs[7][7][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACCCACFFFF0000"
    )
        port map (
      I0 => \w_s1_out[1]_21\(12),
      I1 => Q(12),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      I4 => r_reg1_3(12),
      I5 => \r_output_coeffs_reg[7][7][16]\,
      O => \r_reg1_1_reg[16]\(12)
    );
\r_output_coeffs[7][7][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACCCACFFFF0000"
    )
        port map (
      I0 => \w_s1_out[1]_21\(13),
      I1 => Q(13),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      I4 => r_reg1_3(13),
      I5 => \r_output_coeffs_reg[7][7][16]\,
      O => \r_reg1_1_reg[16]\(13)
    );
\r_output_coeffs[7][7][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACCCACFFFF0000"
    )
        port map (
      I0 => \w_s1_out[1]_21\(14),
      I1 => Q(14),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      I4 => r_reg1_3(14),
      I5 => \r_output_coeffs_reg[7][7][16]\,
      O => \r_reg1_1_reg[16]\(14)
    );
\r_output_coeffs[7][7][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACCCACFFFF0000"
    )
        port map (
      I0 => \w_s1_out[1]_21\(15),
      I1 => Q(15),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      I4 => r_reg1_3(15),
      I5 => \r_output_coeffs_reg[7][7][16]\,
      O => \r_reg1_1_reg[16]\(15)
    );
\r_output_coeffs[7][7][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACCCACFFFF0000"
    )
        port map (
      I0 => \w_s1_out[1]_21\(16),
      I1 => Q(16),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      I4 => r_reg1_3(16),
      I5 => \r_output_coeffs_reg[7][7][16]\,
      O => \r_reg1_1_reg[16]\(16)
    );
\r_output_coeffs[7][7][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACCCACFFFF0000"
    )
        port map (
      I0 => \w_s1_out[1]_21\(1),
      I1 => Q(1),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      I4 => r_reg1_3(1),
      I5 => \r_output_coeffs_reg[7][7][16]\,
      O => \r_reg1_1_reg[16]\(1)
    );
\r_output_coeffs[7][7][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACCCACFFFF0000"
    )
        port map (
      I0 => \w_s1_out[1]_21\(2),
      I1 => Q(2),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      I4 => r_reg1_3(2),
      I5 => \r_output_coeffs_reg[7][7][16]\,
      O => \r_reg1_1_reg[16]\(2)
    );
\r_output_coeffs[7][7][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACCCACFFFF0000"
    )
        port map (
      I0 => \w_s1_out[1]_21\(3),
      I1 => Q(3),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      I4 => r_reg1_3(3),
      I5 => \r_output_coeffs_reg[7][7][16]\,
      O => \r_reg1_1_reg[16]\(3)
    );
\r_output_coeffs[7][7][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACCCACFFFF0000"
    )
        port map (
      I0 => \w_s1_out[1]_21\(4),
      I1 => Q(4),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      I4 => r_reg1_3(4),
      I5 => \r_output_coeffs_reg[7][7][16]\,
      O => \r_reg1_1_reg[16]\(4)
    );
\r_output_coeffs[7][7][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACCCACFFFF0000"
    )
        port map (
      I0 => \w_s1_out[1]_21\(5),
      I1 => Q(5),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      I4 => r_reg1_3(5),
      I5 => \r_output_coeffs_reg[7][7][16]\,
      O => \r_reg1_1_reg[16]\(5)
    );
\r_output_coeffs[7][7][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACCCACFFFF0000"
    )
        port map (
      I0 => \w_s1_out[1]_21\(6),
      I1 => Q(6),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      I4 => r_reg1_3(6),
      I5 => \r_output_coeffs_reg[7][7][16]\,
      O => \r_reg1_1_reg[16]\(6)
    );
\r_output_coeffs[7][7][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACCCACFFFF0000"
    )
        port map (
      I0 => \w_s1_out[1]_21\(7),
      I1 => Q(7),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      I4 => r_reg1_3(7),
      I5 => \r_output_coeffs_reg[7][7][16]\,
      O => \r_reg1_1_reg[16]\(7)
    );
\r_output_coeffs[7][7][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACCCACFFFF0000"
    )
        port map (
      I0 => \w_s1_out[1]_21\(8),
      I1 => Q(8),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      I4 => r_reg1_3(8),
      I5 => \r_output_coeffs_reg[7][7][16]\,
      O => \r_reg1_1_reg[16]\(8)
    );
\r_output_coeffs[7][7][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACCCACFFFF0000"
    )
        port map (
      I0 => \w_s1_out[1]_21\(9),
      I1 => Q(9),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      I4 => r_reg1_3(9),
      I5 => \r_output_coeffs_reg[7][7][16]\,
      O => \r_reg1_1_reg[16]\(9)
    );
\r_reg0_1_reg[0]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => r_reg1_3(0),
      I1 => \w_s1_out[1]_21\(0),
      I2 => Q(0),
      I3 => \r_core_state__0\(1),
      I4 => \r_core_state__0\(0),
      I5 => \r_output_coeffs_reg[7][7][16]\,
      O => w_switch_out0(0)
    );
\r_reg0_1_reg[10]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => r_reg1_3(10),
      I1 => \w_s1_out[1]_21\(10),
      I2 => Q(10),
      I3 => \r_core_state__0\(1),
      I4 => \r_core_state__0\(0),
      I5 => \r_output_coeffs_reg[7][7][16]\,
      O => w_switch_out0(10)
    );
\r_reg0_1_reg[11]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => r_reg1_3(11),
      I1 => \w_s1_out[1]_21\(11),
      I2 => Q(11),
      I3 => \r_core_state__0\(1),
      I4 => \r_core_state__0\(0),
      I5 => \r_output_coeffs_reg[7][7][16]\,
      O => w_switch_out0(11)
    );
\r_reg0_1_reg[12]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => r_reg1_3(12),
      I1 => \w_s1_out[1]_21\(12),
      I2 => Q(12),
      I3 => \r_core_state__0\(1),
      I4 => \r_core_state__0\(0),
      I5 => \r_output_coeffs_reg[7][7][16]\,
      O => w_switch_out0(12)
    );
\r_reg0_1_reg[13]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => r_reg1_3(13),
      I1 => \w_s1_out[1]_21\(13),
      I2 => Q(13),
      I3 => \r_core_state__0\(1),
      I4 => \r_core_state__0\(0),
      I5 => \r_output_coeffs_reg[7][7][16]\,
      O => w_switch_out0(13)
    );
\r_reg0_1_reg[14]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => r_reg1_3(14),
      I1 => \w_s1_out[1]_21\(14),
      I2 => Q(14),
      I3 => \r_core_state__0\(1),
      I4 => \r_core_state__0\(0),
      I5 => \r_output_coeffs_reg[7][7][16]\,
      O => w_switch_out0(14)
    );
\r_reg0_1_reg[15]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => r_reg1_3(15),
      I1 => \w_s1_out[1]_21\(15),
      I2 => Q(15),
      I3 => \r_core_state__0\(1),
      I4 => \r_core_state__0\(0),
      I5 => \r_output_coeffs_reg[7][7][16]\,
      O => w_switch_out0(15)
    );
\r_reg0_1_reg[16]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => r_reg1_3(16),
      I1 => \w_s1_out[1]_21\(16),
      I2 => Q(16),
      I3 => \r_core_state__0\(1),
      I4 => \r_core_state__0\(0),
      I5 => \r_output_coeffs_reg[7][7][16]\,
      O => w_switch_out0(16)
    );
\r_reg0_1_reg[1]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => r_reg1_3(1),
      I1 => \w_s1_out[1]_21\(1),
      I2 => Q(1),
      I3 => \r_core_state__0\(1),
      I4 => \r_core_state__0\(0),
      I5 => \r_output_coeffs_reg[7][7][16]\,
      O => w_switch_out0(1)
    );
\r_reg0_1_reg[2]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => r_reg1_3(2),
      I1 => \w_s1_out[1]_21\(2),
      I2 => Q(2),
      I3 => \r_core_state__0\(1),
      I4 => \r_core_state__0\(0),
      I5 => \r_output_coeffs_reg[7][7][16]\,
      O => w_switch_out0(2)
    );
\r_reg0_1_reg[3]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => r_reg1_3(3),
      I1 => \w_s1_out[1]_21\(3),
      I2 => Q(3),
      I3 => \r_core_state__0\(1),
      I4 => \r_core_state__0\(0),
      I5 => \r_output_coeffs_reg[7][7][16]\,
      O => w_switch_out0(3)
    );
\r_reg0_1_reg[4]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => r_reg1_3(4),
      I1 => \w_s1_out[1]_21\(4),
      I2 => Q(4),
      I3 => \r_core_state__0\(1),
      I4 => \r_core_state__0\(0),
      I5 => \r_output_coeffs_reg[7][7][16]\,
      O => w_switch_out0(4)
    );
\r_reg0_1_reg[5]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => r_reg1_3(5),
      I1 => \w_s1_out[1]_21\(5),
      I2 => Q(5),
      I3 => \r_core_state__0\(1),
      I4 => \r_core_state__0\(0),
      I5 => \r_output_coeffs_reg[7][7][16]\,
      O => w_switch_out0(5)
    );
\r_reg0_1_reg[6]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => r_reg1_3(6),
      I1 => \w_s1_out[1]_21\(6),
      I2 => Q(6),
      I3 => \r_core_state__0\(1),
      I4 => \r_core_state__0\(0),
      I5 => \r_output_coeffs_reg[7][7][16]\,
      O => w_switch_out0(6)
    );
\r_reg0_1_reg[7]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => r_reg1_3(7),
      I1 => \w_s1_out[1]_21\(7),
      I2 => Q(7),
      I3 => \r_core_state__0\(1),
      I4 => \r_core_state__0\(0),
      I5 => \r_output_coeffs_reg[7][7][16]\,
      O => w_switch_out0(7)
    );
\r_reg0_1_reg[8]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => r_reg1_3(8),
      I1 => \w_s1_out[1]_21\(8),
      I2 => Q(8),
      I3 => \r_core_state__0\(1),
      I4 => \r_core_state__0\(0),
      I5 => \r_output_coeffs_reg[7][7][16]\,
      O => w_switch_out0(8)
    );
\r_reg0_1_reg[9]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => r_reg1_3(9),
      I1 => \w_s1_out[1]_21\(9),
      I2 => Q(9),
      I3 => \r_core_state__0\(1),
      I4 => \r_core_state__0\(0),
      I5 => \r_output_coeffs_reg[7][7][16]\,
      O => w_switch_out0(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_path_switch_13 is
  port (
    w_switch_out0 : out STD_LOGIC_VECTOR ( 16 downto 0 );
    D : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \r_reg1_1_reg[16]\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    r_reg1_3 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    o_out0 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \r_core_state__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_output_coeffs_reg[6][7][16]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_path_switch_13 : entity is "path_switch";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_path_switch_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_path_switch_13 is
begin
\r_output_coeffs[6][7][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACCCACFFFF0000"
    )
        port map (
      I0 => o_out0(0),
      I1 => Q(0),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      I4 => r_reg1_3(0),
      I5 => \r_output_coeffs_reg[6][7][16]\,
      O => D(0)
    );
\r_output_coeffs[6][7][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACCCACFFFF0000"
    )
        port map (
      I0 => o_out0(10),
      I1 => Q(10),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      I4 => r_reg1_3(10),
      I5 => \r_output_coeffs_reg[6][7][16]\,
      O => D(10)
    );
\r_output_coeffs[6][7][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACCCACFFFF0000"
    )
        port map (
      I0 => o_out0(11),
      I1 => Q(11),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      I4 => r_reg1_3(11),
      I5 => \r_output_coeffs_reg[6][7][16]\,
      O => D(11)
    );
\r_output_coeffs[6][7][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACCCACFFFF0000"
    )
        port map (
      I0 => o_out0(12),
      I1 => Q(12),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      I4 => r_reg1_3(12),
      I5 => \r_output_coeffs_reg[6][7][16]\,
      O => D(12)
    );
\r_output_coeffs[6][7][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACCCACFFFF0000"
    )
        port map (
      I0 => o_out0(13),
      I1 => Q(13),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      I4 => r_reg1_3(13),
      I5 => \r_output_coeffs_reg[6][7][16]\,
      O => D(13)
    );
\r_output_coeffs[6][7][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACCCACFFFF0000"
    )
        port map (
      I0 => o_out0(14),
      I1 => Q(14),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      I4 => r_reg1_3(14),
      I5 => \r_output_coeffs_reg[6][7][16]\,
      O => D(14)
    );
\r_output_coeffs[6][7][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACCCACFFFF0000"
    )
        port map (
      I0 => o_out0(15),
      I1 => Q(15),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      I4 => r_reg1_3(15),
      I5 => \r_output_coeffs_reg[6][7][16]\,
      O => D(15)
    );
\r_output_coeffs[6][7][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACCCACFFFF0000"
    )
        port map (
      I0 => o_out0(16),
      I1 => Q(16),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      I4 => r_reg1_3(16),
      I5 => \r_output_coeffs_reg[6][7][16]\,
      O => D(16)
    );
\r_output_coeffs[6][7][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACCCACFFFF0000"
    )
        port map (
      I0 => o_out0(1),
      I1 => Q(1),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      I4 => r_reg1_3(1),
      I5 => \r_output_coeffs_reg[6][7][16]\,
      O => D(1)
    );
\r_output_coeffs[6][7][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACCCACFFFF0000"
    )
        port map (
      I0 => o_out0(2),
      I1 => Q(2),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      I4 => r_reg1_3(2),
      I5 => \r_output_coeffs_reg[6][7][16]\,
      O => D(2)
    );
\r_output_coeffs[6][7][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACCCACFFFF0000"
    )
        port map (
      I0 => o_out0(3),
      I1 => Q(3),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      I4 => r_reg1_3(3),
      I5 => \r_output_coeffs_reg[6][7][16]\,
      O => D(3)
    );
\r_output_coeffs[6][7][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACCCACFFFF0000"
    )
        port map (
      I0 => o_out0(4),
      I1 => Q(4),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      I4 => r_reg1_3(4),
      I5 => \r_output_coeffs_reg[6][7][16]\,
      O => D(4)
    );
\r_output_coeffs[6][7][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACCCACFFFF0000"
    )
        port map (
      I0 => o_out0(5),
      I1 => Q(5),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      I4 => r_reg1_3(5),
      I5 => \r_output_coeffs_reg[6][7][16]\,
      O => D(5)
    );
\r_output_coeffs[6][7][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACCCACFFFF0000"
    )
        port map (
      I0 => o_out0(6),
      I1 => Q(6),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      I4 => r_reg1_3(6),
      I5 => \r_output_coeffs_reg[6][7][16]\,
      O => D(6)
    );
\r_output_coeffs[6][7][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACCCACFFFF0000"
    )
        port map (
      I0 => o_out0(7),
      I1 => Q(7),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      I4 => r_reg1_3(7),
      I5 => \r_output_coeffs_reg[6][7][16]\,
      O => D(7)
    );
\r_output_coeffs[6][7][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACCCACFFFF0000"
    )
        port map (
      I0 => o_out0(8),
      I1 => Q(8),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      I4 => r_reg1_3(8),
      I5 => \r_output_coeffs_reg[6][7][16]\,
      O => D(8)
    );
\r_output_coeffs[6][7][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACCCACFFFF0000"
    )
        port map (
      I0 => o_out0(9),
      I1 => Q(9),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      I4 => r_reg1_3(9),
      I5 => \r_output_coeffs_reg[6][7][16]\,
      O => D(9)
    );
\r_reg0_0[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => Q(0),
      I1 => o_out0(0),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \r_reg1_1_reg[16]\(0)
    );
\r_reg0_0[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => Q(10),
      I1 => o_out0(10),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \r_reg1_1_reg[16]\(10)
    );
\r_reg0_0[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => Q(11),
      I1 => o_out0(11),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \r_reg1_1_reg[16]\(11)
    );
\r_reg0_0[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => Q(12),
      I1 => o_out0(12),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \r_reg1_1_reg[16]\(12)
    );
\r_reg0_0[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => Q(13),
      I1 => o_out0(13),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \r_reg1_1_reg[16]\(13)
    );
\r_reg0_0[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => Q(14),
      I1 => o_out0(14),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \r_reg1_1_reg[16]\(14)
    );
\r_reg0_0[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => Q(15),
      I1 => o_out0(15),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \r_reg1_1_reg[16]\(15)
    );
\r_reg0_0[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => Q(16),
      I1 => o_out0(16),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \r_reg1_1_reg[16]\(16)
    );
\r_reg0_0[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => Q(1),
      I1 => o_out0(1),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \r_reg1_1_reg[16]\(1)
    );
\r_reg0_0[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => Q(2),
      I1 => o_out0(2),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \r_reg1_1_reg[16]\(2)
    );
\r_reg0_0[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => Q(3),
      I1 => o_out0(3),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \r_reg1_1_reg[16]\(3)
    );
\r_reg0_0[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => Q(4),
      I1 => o_out0(4),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \r_reg1_1_reg[16]\(4)
    );
\r_reg0_0[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => Q(5),
      I1 => o_out0(5),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \r_reg1_1_reg[16]\(5)
    );
\r_reg0_0[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => Q(6),
      I1 => o_out0(6),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \r_reg1_1_reg[16]\(6)
    );
\r_reg0_0[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => Q(7),
      I1 => o_out0(7),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \r_reg1_1_reg[16]\(7)
    );
\r_reg0_0[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => Q(8),
      I1 => o_out0(8),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \r_reg1_1_reg[16]\(8)
    );
\r_reg0_0[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => Q(9),
      I1 => o_out0(9),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \r_reg1_1_reg[16]\(9)
    );
\r_reg0_1_reg[0]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => r_reg1_3(0),
      I1 => o_out0(0),
      I2 => Q(0),
      I3 => \r_core_state__0\(1),
      I4 => \r_core_state__0\(0),
      I5 => \r_output_coeffs_reg[6][7][16]\,
      O => w_switch_out0(0)
    );
\r_reg0_1_reg[10]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => r_reg1_3(10),
      I1 => o_out0(10),
      I2 => Q(10),
      I3 => \r_core_state__0\(1),
      I4 => \r_core_state__0\(0),
      I5 => \r_output_coeffs_reg[6][7][16]\,
      O => w_switch_out0(10)
    );
\r_reg0_1_reg[11]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => r_reg1_3(11),
      I1 => o_out0(11),
      I2 => Q(11),
      I3 => \r_core_state__0\(1),
      I4 => \r_core_state__0\(0),
      I5 => \r_output_coeffs_reg[6][7][16]\,
      O => w_switch_out0(11)
    );
\r_reg0_1_reg[12]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => r_reg1_3(12),
      I1 => o_out0(12),
      I2 => Q(12),
      I3 => \r_core_state__0\(1),
      I4 => \r_core_state__0\(0),
      I5 => \r_output_coeffs_reg[6][7][16]\,
      O => w_switch_out0(12)
    );
\r_reg0_1_reg[13]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => r_reg1_3(13),
      I1 => o_out0(13),
      I2 => Q(13),
      I3 => \r_core_state__0\(1),
      I4 => \r_core_state__0\(0),
      I5 => \r_output_coeffs_reg[6][7][16]\,
      O => w_switch_out0(13)
    );
\r_reg0_1_reg[14]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => r_reg1_3(14),
      I1 => o_out0(14),
      I2 => Q(14),
      I3 => \r_core_state__0\(1),
      I4 => \r_core_state__0\(0),
      I5 => \r_output_coeffs_reg[6][7][16]\,
      O => w_switch_out0(14)
    );
\r_reg0_1_reg[15]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => r_reg1_3(15),
      I1 => o_out0(15),
      I2 => Q(15),
      I3 => \r_core_state__0\(1),
      I4 => \r_core_state__0\(0),
      I5 => \r_output_coeffs_reg[6][7][16]\,
      O => w_switch_out0(15)
    );
\r_reg0_1_reg[16]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => r_reg1_3(16),
      I1 => o_out0(16),
      I2 => Q(16),
      I3 => \r_core_state__0\(1),
      I4 => \r_core_state__0\(0),
      I5 => \r_output_coeffs_reg[6][7][16]\,
      O => w_switch_out0(16)
    );
\r_reg0_1_reg[1]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => r_reg1_3(1),
      I1 => o_out0(1),
      I2 => Q(1),
      I3 => \r_core_state__0\(1),
      I4 => \r_core_state__0\(0),
      I5 => \r_output_coeffs_reg[6][7][16]\,
      O => w_switch_out0(1)
    );
\r_reg0_1_reg[2]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => r_reg1_3(2),
      I1 => o_out0(2),
      I2 => Q(2),
      I3 => \r_core_state__0\(1),
      I4 => \r_core_state__0\(0),
      I5 => \r_output_coeffs_reg[6][7][16]\,
      O => w_switch_out0(2)
    );
\r_reg0_1_reg[3]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => r_reg1_3(3),
      I1 => o_out0(3),
      I2 => Q(3),
      I3 => \r_core_state__0\(1),
      I4 => \r_core_state__0\(0),
      I5 => \r_output_coeffs_reg[6][7][16]\,
      O => w_switch_out0(3)
    );
\r_reg0_1_reg[4]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => r_reg1_3(4),
      I1 => o_out0(4),
      I2 => Q(4),
      I3 => \r_core_state__0\(1),
      I4 => \r_core_state__0\(0),
      I5 => \r_output_coeffs_reg[6][7][16]\,
      O => w_switch_out0(4)
    );
\r_reg0_1_reg[5]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => r_reg1_3(5),
      I1 => o_out0(5),
      I2 => Q(5),
      I3 => \r_core_state__0\(1),
      I4 => \r_core_state__0\(0),
      I5 => \r_output_coeffs_reg[6][7][16]\,
      O => w_switch_out0(5)
    );
\r_reg0_1_reg[6]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => r_reg1_3(6),
      I1 => o_out0(6),
      I2 => Q(6),
      I3 => \r_core_state__0\(1),
      I4 => \r_core_state__0\(0),
      I5 => \r_output_coeffs_reg[6][7][16]\,
      O => w_switch_out0(6)
    );
\r_reg0_1_reg[7]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => r_reg1_3(7),
      I1 => o_out0(7),
      I2 => Q(7),
      I3 => \r_core_state__0\(1),
      I4 => \r_core_state__0\(0),
      I5 => \r_output_coeffs_reg[6][7][16]\,
      O => w_switch_out0(7)
    );
\r_reg0_1_reg[8]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => r_reg1_3(8),
      I1 => o_out0(8),
      I2 => Q(8),
      I3 => \r_core_state__0\(1),
      I4 => \r_core_state__0\(0),
      I5 => \r_output_coeffs_reg[6][7][16]\,
      O => w_switch_out0(8)
    );
\r_reg0_1_reg[9]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => r_reg1_3(9),
      I1 => o_out0(9),
      I2 => Q(9),
      I3 => \r_core_state__0\(1),
      I4 => \r_core_state__0\(0),
      I5 => \r_output_coeffs_reg[6][7][16]\,
      O => w_switch_out0(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_path_switch_14 is
  port (
    D : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \r_input_coeffs_reg[6][0][16]\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \r_reg1_0_reg[16]\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \r_core_state__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_path_switch_14 : entity is "path_switch";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_path_switch_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_path_switch_14 is
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \r_reg0[0]_i_1__2\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \r_reg0[10]_i_1__2\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \r_reg0[11]_i_1__2\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \r_reg0[12]_i_1__2\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \r_reg0[13]_i_1__2\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \r_reg0[14]_i_1__2\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \r_reg0[15]_i_1__2\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \r_reg0[16]_i_1__2\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \r_reg0[1]_i_1__2\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \r_reg0[2]_i_1__2\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \r_reg0[3]_i_1__2\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \r_reg0[4]_i_1__2\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \r_reg0[5]_i_1__2\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \r_reg0[6]_i_1__2\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \r_reg0[7]_i_1__2\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \r_reg0[8]_i_1__2\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \r_reg0[9]_i_1__2\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \r_reg1_0[0]_i_1__0\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \r_reg1_0[10]_i_1__0\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \r_reg1_0[11]_i_1__0\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \r_reg1_0[12]_i_1__0\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \r_reg1_0[13]_i_1__0\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \r_reg1_0[14]_i_1__0\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \r_reg1_0[15]_i_1__0\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \r_reg1_0[16]_i_1__0\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \r_reg1_0[1]_i_1__0\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \r_reg1_0[2]_i_1__0\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \r_reg1_0[3]_i_1__0\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \r_reg1_0[4]_i_1__0\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \r_reg1_0[5]_i_1__0\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \r_reg1_0[6]_i_1__0\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \r_reg1_0[7]_i_1__0\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \r_reg1_0[8]_i_1__0\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \r_reg1_0[9]_i_1__0\ : label is "soft_lutpair266";
begin
\r_reg0[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => Q(0),
      I1 => \r_reg1_0_reg[16]\(0),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => D(0)
    );
\r_reg0[10]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => Q(10),
      I1 => \r_reg1_0_reg[16]\(10),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => D(10)
    );
\r_reg0[11]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => Q(11),
      I1 => \r_reg1_0_reg[16]\(11),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => D(11)
    );
\r_reg0[12]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => Q(12),
      I1 => \r_reg1_0_reg[16]\(12),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => D(12)
    );
\r_reg0[13]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => Q(13),
      I1 => \r_reg1_0_reg[16]\(13),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => D(13)
    );
\r_reg0[14]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => Q(14),
      I1 => \r_reg1_0_reg[16]\(14),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => D(14)
    );
\r_reg0[15]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => Q(15),
      I1 => \r_reg1_0_reg[16]\(15),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => D(15)
    );
\r_reg0[16]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => Q(16),
      I1 => \r_reg1_0_reg[16]\(16),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => D(16)
    );
\r_reg0[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => Q(1),
      I1 => \r_reg1_0_reg[16]\(1),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => D(1)
    );
\r_reg0[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => Q(2),
      I1 => \r_reg1_0_reg[16]\(2),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => D(2)
    );
\r_reg0[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => Q(3),
      I1 => \r_reg1_0_reg[16]\(3),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => D(3)
    );
\r_reg0[4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => Q(4),
      I1 => \r_reg1_0_reg[16]\(4),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => D(4)
    );
\r_reg0[5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => Q(5),
      I1 => \r_reg1_0_reg[16]\(5),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => D(5)
    );
\r_reg0[6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => Q(6),
      I1 => \r_reg1_0_reg[16]\(6),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => D(6)
    );
\r_reg0[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => Q(7),
      I1 => \r_reg1_0_reg[16]\(7),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => D(7)
    );
\r_reg0[8]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => Q(8),
      I1 => \r_reg1_0_reg[16]\(8),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => D(8)
    );
\r_reg0[9]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => Q(9),
      I1 => \r_reg1_0_reg[16]\(9),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => D(9)
    );
\r_reg1_0[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \r_reg1_0_reg[16]\(0),
      I1 => Q(0),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \r_input_coeffs_reg[6][0][16]\(0)
    );
\r_reg1_0[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \r_reg1_0_reg[16]\(10),
      I1 => Q(10),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \r_input_coeffs_reg[6][0][16]\(10)
    );
\r_reg1_0[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \r_reg1_0_reg[16]\(11),
      I1 => Q(11),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \r_input_coeffs_reg[6][0][16]\(11)
    );
\r_reg1_0[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \r_reg1_0_reg[16]\(12),
      I1 => Q(12),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \r_input_coeffs_reg[6][0][16]\(12)
    );
\r_reg1_0[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \r_reg1_0_reg[16]\(13),
      I1 => Q(13),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \r_input_coeffs_reg[6][0][16]\(13)
    );
\r_reg1_0[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \r_reg1_0_reg[16]\(14),
      I1 => Q(14),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \r_input_coeffs_reg[6][0][16]\(14)
    );
\r_reg1_0[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \r_reg1_0_reg[16]\(15),
      I1 => Q(15),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \r_input_coeffs_reg[6][0][16]\(15)
    );
\r_reg1_0[16]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \r_reg1_0_reg[16]\(16),
      I1 => Q(16),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \r_input_coeffs_reg[6][0][16]\(16)
    );
\r_reg1_0[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \r_reg1_0_reg[16]\(1),
      I1 => Q(1),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \r_input_coeffs_reg[6][0][16]\(1)
    );
\r_reg1_0[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \r_reg1_0_reg[16]\(2),
      I1 => Q(2),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \r_input_coeffs_reg[6][0][16]\(2)
    );
\r_reg1_0[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \r_reg1_0_reg[16]\(3),
      I1 => Q(3),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \r_input_coeffs_reg[6][0][16]\(3)
    );
\r_reg1_0[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \r_reg1_0_reg[16]\(4),
      I1 => Q(4),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \r_input_coeffs_reg[6][0][16]\(4)
    );
\r_reg1_0[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \r_reg1_0_reg[16]\(5),
      I1 => Q(5),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \r_input_coeffs_reg[6][0][16]\(5)
    );
\r_reg1_0[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \r_reg1_0_reg[16]\(6),
      I1 => Q(6),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \r_input_coeffs_reg[6][0][16]\(6)
    );
\r_reg1_0[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \r_reg1_0_reg[16]\(7),
      I1 => Q(7),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \r_input_coeffs_reg[6][0][16]\(7)
    );
\r_reg1_0[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \r_reg1_0_reg[16]\(8),
      I1 => Q(8),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \r_input_coeffs_reg[6][0][16]\(8)
    );
\r_reg1_0[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \r_reg1_0_reg[16]\(9),
      I1 => Q(9),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \r_input_coeffs_reg[6][0][16]\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_path_switch_15 is
  port (
    D : out STD_LOGIC_VECTOR ( 16 downto 0 );
    w_switch_out0 : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \w_s2_out[7]_37\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \r_reg0_reg[16]\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \r_core_state__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_path_switch_15 : entity is "path_switch";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_path_switch_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_path_switch_15 is
begin
\r_reg0[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => Q(0),
      I1 => \r_reg0_reg[16]\(0),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => D(0)
    );
\r_reg0[10]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => Q(10),
      I1 => \r_reg0_reg[16]\(10),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => D(10)
    );
\r_reg0[11]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => Q(11),
      I1 => \r_reg0_reg[16]\(11),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => D(11)
    );
\r_reg0[12]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => Q(12),
      I1 => \r_reg0_reg[16]\(12),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => D(12)
    );
\r_reg0[13]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => Q(13),
      I1 => \r_reg0_reg[16]\(13),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => D(13)
    );
\r_reg0[14]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => Q(14),
      I1 => \r_reg0_reg[16]\(14),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => D(14)
    );
\r_reg0[15]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => Q(15),
      I1 => \r_reg0_reg[16]\(15),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => D(15)
    );
\r_reg0[16]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => Q(16),
      I1 => \r_reg0_reg[16]\(16),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => D(16)
    );
\r_reg0[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => Q(1),
      I1 => \r_reg0_reg[16]\(1),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => D(1)
    );
\r_reg0[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => Q(2),
      I1 => \r_reg0_reg[16]\(2),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => D(2)
    );
\r_reg0[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => Q(3),
      I1 => \r_reg0_reg[16]\(3),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => D(3)
    );
\r_reg0[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => Q(4),
      I1 => \r_reg0_reg[16]\(4),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => D(4)
    );
\r_reg0[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => Q(5),
      I1 => \r_reg0_reg[16]\(5),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => D(5)
    );
\r_reg0[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => Q(6),
      I1 => \r_reg0_reg[16]\(6),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => D(6)
    );
\r_reg0[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => Q(7),
      I1 => \r_reg0_reg[16]\(7),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => D(7)
    );
\r_reg0[8]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => Q(8),
      I1 => \r_reg0_reg[16]\(8),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => D(8)
    );
\r_reg0[9]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => Q(9),
      I1 => \r_reg0_reg[16]\(9),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => D(9)
    );
\r_reg1_1_reg[0]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACCCACFFFF0000"
    )
        port map (
      I0 => \r_reg0_reg[16]\(0),
      I1 => Q(0),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      I4 => \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\(0),
      I5 => \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_0\,
      O => \w_s2_out[7]_37\(0)
    );
\r_reg1_1_reg[0]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\(0),
      I1 => \r_reg0_reg[16]\(0),
      I2 => Q(0),
      I3 => \r_core_state__0\(1),
      I4 => \r_core_state__0\(0),
      I5 => \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_0\,
      O => w_switch_out0(0)
    );
\r_reg1_1_reg[10]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACCCACFFFF0000"
    )
        port map (
      I0 => \r_reg0_reg[16]\(10),
      I1 => Q(10),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      I4 => \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\(10),
      I5 => \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_0\,
      O => \w_s2_out[7]_37\(10)
    );
\r_reg1_1_reg[10]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\(10),
      I1 => \r_reg0_reg[16]\(10),
      I2 => Q(10),
      I3 => \r_core_state__0\(1),
      I4 => \r_core_state__0\(0),
      I5 => \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_0\,
      O => w_switch_out0(10)
    );
\r_reg1_1_reg[11]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACCCACFFFF0000"
    )
        port map (
      I0 => \r_reg0_reg[16]\(11),
      I1 => Q(11),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      I4 => \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\(11),
      I5 => \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_0\,
      O => \w_s2_out[7]_37\(11)
    );
\r_reg1_1_reg[11]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\(11),
      I1 => \r_reg0_reg[16]\(11),
      I2 => Q(11),
      I3 => \r_core_state__0\(1),
      I4 => \r_core_state__0\(0),
      I5 => \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_0\,
      O => w_switch_out0(11)
    );
\r_reg1_1_reg[12]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACCCACFFFF0000"
    )
        port map (
      I0 => \r_reg0_reg[16]\(12),
      I1 => Q(12),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      I4 => \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\(12),
      I5 => \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_0\,
      O => \w_s2_out[7]_37\(12)
    );
\r_reg1_1_reg[12]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\(12),
      I1 => \r_reg0_reg[16]\(12),
      I2 => Q(12),
      I3 => \r_core_state__0\(1),
      I4 => \r_core_state__0\(0),
      I5 => \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_0\,
      O => w_switch_out0(12)
    );
\r_reg1_1_reg[13]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACCCACFFFF0000"
    )
        port map (
      I0 => \r_reg0_reg[16]\(13),
      I1 => Q(13),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      I4 => \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\(13),
      I5 => \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_0\,
      O => \w_s2_out[7]_37\(13)
    );
\r_reg1_1_reg[13]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\(13),
      I1 => \r_reg0_reg[16]\(13),
      I2 => Q(13),
      I3 => \r_core_state__0\(1),
      I4 => \r_core_state__0\(0),
      I5 => \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_0\,
      O => w_switch_out0(13)
    );
\r_reg1_1_reg[14]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACCCACFFFF0000"
    )
        port map (
      I0 => \r_reg0_reg[16]\(14),
      I1 => Q(14),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      I4 => \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\(14),
      I5 => \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_0\,
      O => \w_s2_out[7]_37\(14)
    );
\r_reg1_1_reg[14]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\(14),
      I1 => \r_reg0_reg[16]\(14),
      I2 => Q(14),
      I3 => \r_core_state__0\(1),
      I4 => \r_core_state__0\(0),
      I5 => \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_0\,
      O => w_switch_out0(14)
    );
\r_reg1_1_reg[15]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACCCACFFFF0000"
    )
        port map (
      I0 => \r_reg0_reg[16]\(15),
      I1 => Q(15),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      I4 => \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\(15),
      I5 => \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_0\,
      O => \w_s2_out[7]_37\(15)
    );
\r_reg1_1_reg[15]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\(15),
      I1 => \r_reg0_reg[16]\(15),
      I2 => Q(15),
      I3 => \r_core_state__0\(1),
      I4 => \r_core_state__0\(0),
      I5 => \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_0\,
      O => w_switch_out0(15)
    );
\r_reg1_1_reg[16]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACCCACFFFF0000"
    )
        port map (
      I0 => \r_reg0_reg[16]\(16),
      I1 => Q(16),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      I4 => \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\(16),
      I5 => \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_0\,
      O => \w_s2_out[7]_37\(16)
    );
\r_reg1_1_reg[16]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\(16),
      I1 => \r_reg0_reg[16]\(16),
      I2 => Q(16),
      I3 => \r_core_state__0\(1),
      I4 => \r_core_state__0\(0),
      I5 => \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_0\,
      O => w_switch_out0(16)
    );
\r_reg1_1_reg[1]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACCCACFFFF0000"
    )
        port map (
      I0 => \r_reg0_reg[16]\(1),
      I1 => Q(1),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      I4 => \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\(1),
      I5 => \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_0\,
      O => \w_s2_out[7]_37\(1)
    );
\r_reg1_1_reg[1]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\(1),
      I1 => \r_reg0_reg[16]\(1),
      I2 => Q(1),
      I3 => \r_core_state__0\(1),
      I4 => \r_core_state__0\(0),
      I5 => \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_0\,
      O => w_switch_out0(1)
    );
\r_reg1_1_reg[2]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACCCACFFFF0000"
    )
        port map (
      I0 => \r_reg0_reg[16]\(2),
      I1 => Q(2),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      I4 => \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\(2),
      I5 => \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_0\,
      O => \w_s2_out[7]_37\(2)
    );
\r_reg1_1_reg[2]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\(2),
      I1 => \r_reg0_reg[16]\(2),
      I2 => Q(2),
      I3 => \r_core_state__0\(1),
      I4 => \r_core_state__0\(0),
      I5 => \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_0\,
      O => w_switch_out0(2)
    );
\r_reg1_1_reg[3]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACCCACFFFF0000"
    )
        port map (
      I0 => \r_reg0_reg[16]\(3),
      I1 => Q(3),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      I4 => \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\(3),
      I5 => \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_0\,
      O => \w_s2_out[7]_37\(3)
    );
\r_reg1_1_reg[3]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\(3),
      I1 => \r_reg0_reg[16]\(3),
      I2 => Q(3),
      I3 => \r_core_state__0\(1),
      I4 => \r_core_state__0\(0),
      I5 => \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_0\,
      O => w_switch_out0(3)
    );
\r_reg1_1_reg[4]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACCCACFFFF0000"
    )
        port map (
      I0 => \r_reg0_reg[16]\(4),
      I1 => Q(4),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      I4 => \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\(4),
      I5 => \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_0\,
      O => \w_s2_out[7]_37\(4)
    );
\r_reg1_1_reg[4]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\(4),
      I1 => \r_reg0_reg[16]\(4),
      I2 => Q(4),
      I3 => \r_core_state__0\(1),
      I4 => \r_core_state__0\(0),
      I5 => \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_0\,
      O => w_switch_out0(4)
    );
\r_reg1_1_reg[5]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACCCACFFFF0000"
    )
        port map (
      I0 => \r_reg0_reg[16]\(5),
      I1 => Q(5),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      I4 => \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\(5),
      I5 => \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_0\,
      O => \w_s2_out[7]_37\(5)
    );
\r_reg1_1_reg[5]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\(5),
      I1 => \r_reg0_reg[16]\(5),
      I2 => Q(5),
      I3 => \r_core_state__0\(1),
      I4 => \r_core_state__0\(0),
      I5 => \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_0\,
      O => w_switch_out0(5)
    );
\r_reg1_1_reg[6]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACCCACFFFF0000"
    )
        port map (
      I0 => \r_reg0_reg[16]\(6),
      I1 => Q(6),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      I4 => \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\(6),
      I5 => \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_0\,
      O => \w_s2_out[7]_37\(6)
    );
\r_reg1_1_reg[6]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\(6),
      I1 => \r_reg0_reg[16]\(6),
      I2 => Q(6),
      I3 => \r_core_state__0\(1),
      I4 => \r_core_state__0\(0),
      I5 => \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_0\,
      O => w_switch_out0(6)
    );
\r_reg1_1_reg[7]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACCCACFFFF0000"
    )
        port map (
      I0 => \r_reg0_reg[16]\(7),
      I1 => Q(7),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      I4 => \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\(7),
      I5 => \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_0\,
      O => \w_s2_out[7]_37\(7)
    );
\r_reg1_1_reg[7]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\(7),
      I1 => \r_reg0_reg[16]\(7),
      I2 => Q(7),
      I3 => \r_core_state__0\(1),
      I4 => \r_core_state__0\(0),
      I5 => \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_0\,
      O => w_switch_out0(7)
    );
\r_reg1_1_reg[8]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACCCACFFFF0000"
    )
        port map (
      I0 => \r_reg0_reg[16]\(8),
      I1 => Q(8),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      I4 => \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\(8),
      I5 => \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_0\,
      O => \w_s2_out[7]_37\(8)
    );
\r_reg1_1_reg[8]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\(8),
      I1 => \r_reg0_reg[16]\(8),
      I2 => Q(8),
      I3 => \r_core_state__0\(1),
      I4 => \r_core_state__0\(0),
      I5 => \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_0\,
      O => w_switch_out0(8)
    );
\r_reg1_1_reg[9]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACCCACFFFF0000"
    )
        port map (
      I0 => \r_reg0_reg[16]\(9),
      I1 => Q(9),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      I4 => \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\(9),
      I5 => \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_0\,
      O => \w_s2_out[7]_37\(9)
    );
\r_reg1_1_reg[9]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\(9),
      I1 => \r_reg0_reg[16]\(9),
      I2 => Q(9),
      I3 => \r_core_state__0\(1),
      I4 => \r_core_state__0\(0),
      I5 => \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_0\,
      O => w_switch_out0(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_path_switch_16 is
  port (
    D : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \r_input_coeffs_reg[2][0][16]\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \r_reg1_0_reg[16]\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \r_core_state__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_path_switch_16 : entity is "path_switch";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_path_switch_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_path_switch_16 is
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \r_reg0[0]_i_1__0\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \r_reg0[10]_i_1__0\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \r_reg0[11]_i_1__0\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \r_reg0[12]_i_1__0\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \r_reg0[13]_i_1__0\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \r_reg0[14]_i_1__0\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \r_reg0[15]_i_1__0\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \r_reg0[16]_i_1__0\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \r_reg0[1]_i_1__0\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \r_reg0[2]_i_1__0\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \r_reg0[3]_i_1__0\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \r_reg0[4]_i_1__0\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \r_reg0[5]_i_1__0\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \r_reg0[6]_i_1__0\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \r_reg0[7]_i_1__0\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \r_reg0[8]_i_1__0\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \r_reg0[9]_i_1__0\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \r_reg1_0[0]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \r_reg1_0[10]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \r_reg1_0[11]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \r_reg1_0[12]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \r_reg1_0[13]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \r_reg1_0[14]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \r_reg1_0[15]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \r_reg1_0[16]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \r_reg1_0[1]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \r_reg1_0[2]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \r_reg1_0[3]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \r_reg1_0[4]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \r_reg1_0[5]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \r_reg1_0[6]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \r_reg1_0[7]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \r_reg1_0[8]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \r_reg1_0[9]_i_1\ : label is "soft_lutpair247";
begin
\r_reg0[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => Q(0),
      I1 => \r_reg1_0_reg[16]\(0),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => D(0)
    );
\r_reg0[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => Q(10),
      I1 => \r_reg1_0_reg[16]\(10),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => D(10)
    );
\r_reg0[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => Q(11),
      I1 => \r_reg1_0_reg[16]\(11),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => D(11)
    );
\r_reg0[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => Q(12),
      I1 => \r_reg1_0_reg[16]\(12),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => D(12)
    );
\r_reg0[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => Q(13),
      I1 => \r_reg1_0_reg[16]\(13),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => D(13)
    );
\r_reg0[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => Q(14),
      I1 => \r_reg1_0_reg[16]\(14),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => D(14)
    );
\r_reg0[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => Q(15),
      I1 => \r_reg1_0_reg[16]\(15),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => D(15)
    );
\r_reg0[16]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => Q(16),
      I1 => \r_reg1_0_reg[16]\(16),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => D(16)
    );
\r_reg0[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => Q(1),
      I1 => \r_reg1_0_reg[16]\(1),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => D(1)
    );
\r_reg0[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => Q(2),
      I1 => \r_reg1_0_reg[16]\(2),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => D(2)
    );
\r_reg0[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => Q(3),
      I1 => \r_reg1_0_reg[16]\(3),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => D(3)
    );
\r_reg0[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => Q(4),
      I1 => \r_reg1_0_reg[16]\(4),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => D(4)
    );
\r_reg0[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => Q(5),
      I1 => \r_reg1_0_reg[16]\(5),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => D(5)
    );
\r_reg0[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => Q(6),
      I1 => \r_reg1_0_reg[16]\(6),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => D(6)
    );
\r_reg0[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => Q(7),
      I1 => \r_reg1_0_reg[16]\(7),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => D(7)
    );
\r_reg0[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => Q(8),
      I1 => \r_reg1_0_reg[16]\(8),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => D(8)
    );
\r_reg0[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => Q(9),
      I1 => \r_reg1_0_reg[16]\(9),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => D(9)
    );
\r_reg1_0[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \r_reg1_0_reg[16]\(0),
      I1 => Q(0),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \r_input_coeffs_reg[2][0][16]\(0)
    );
\r_reg1_0[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \r_reg1_0_reg[16]\(10),
      I1 => Q(10),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \r_input_coeffs_reg[2][0][16]\(10)
    );
\r_reg1_0[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \r_reg1_0_reg[16]\(11),
      I1 => Q(11),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \r_input_coeffs_reg[2][0][16]\(11)
    );
\r_reg1_0[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \r_reg1_0_reg[16]\(12),
      I1 => Q(12),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \r_input_coeffs_reg[2][0][16]\(12)
    );
\r_reg1_0[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \r_reg1_0_reg[16]\(13),
      I1 => Q(13),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \r_input_coeffs_reg[2][0][16]\(13)
    );
\r_reg1_0[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \r_reg1_0_reg[16]\(14),
      I1 => Q(14),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \r_input_coeffs_reg[2][0][16]\(14)
    );
\r_reg1_0[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \r_reg1_0_reg[16]\(15),
      I1 => Q(15),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \r_input_coeffs_reg[2][0][16]\(15)
    );
\r_reg1_0[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \r_reg1_0_reg[16]\(16),
      I1 => Q(16),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \r_input_coeffs_reg[2][0][16]\(16)
    );
\r_reg1_0[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \r_reg1_0_reg[16]\(1),
      I1 => Q(1),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \r_input_coeffs_reg[2][0][16]\(1)
    );
\r_reg1_0[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \r_reg1_0_reg[16]\(2),
      I1 => Q(2),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \r_input_coeffs_reg[2][0][16]\(2)
    );
\r_reg1_0[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \r_reg1_0_reg[16]\(3),
      I1 => Q(3),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \r_input_coeffs_reg[2][0][16]\(3)
    );
\r_reg1_0[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \r_reg1_0_reg[16]\(4),
      I1 => Q(4),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \r_input_coeffs_reg[2][0][16]\(4)
    );
\r_reg1_0[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \r_reg1_0_reg[16]\(5),
      I1 => Q(5),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \r_input_coeffs_reg[2][0][16]\(5)
    );
\r_reg1_0[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \r_reg1_0_reg[16]\(6),
      I1 => Q(6),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \r_input_coeffs_reg[2][0][16]\(6)
    );
\r_reg1_0[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \r_reg1_0_reg[16]\(7),
      I1 => Q(7),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \r_input_coeffs_reg[2][0][16]\(7)
    );
\r_reg1_0[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \r_reg1_0_reg[16]\(8),
      I1 => Q(8),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \r_input_coeffs_reg[2][0][16]\(8)
    );
\r_reg1_0[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \r_reg1_0_reg[16]\(9),
      I1 => Q(9),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \r_input_coeffs_reg[2][0][16]\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_path_switch_17 is
  port (
    D : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \r_reg1_reg[16]\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \w_s1_out[1]_21\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \r_reg0_0_reg[16]\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \r_reg0_reg[16]\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \r_core_state__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_reg0_0_reg[16]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_path_switch_17 : entity is "path_switch";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_path_switch_17;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_path_switch_17 is
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \r_output_coeffs[7][7][0]_i_2\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \r_output_coeffs[7][7][10]_i_2\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \r_output_coeffs[7][7][11]_i_2\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \r_output_coeffs[7][7][12]_i_2\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \r_output_coeffs[7][7][13]_i_2\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \r_output_coeffs[7][7][14]_i_2\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \r_output_coeffs[7][7][15]_i_2\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \r_output_coeffs[7][7][16]_i_2\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \r_output_coeffs[7][7][1]_i_2\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \r_output_coeffs[7][7][2]_i_2\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \r_output_coeffs[7][7][3]_i_2\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \r_output_coeffs[7][7][4]_i_2\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \r_output_coeffs[7][7][5]_i_2\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \r_output_coeffs[7][7][6]_i_2\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \r_output_coeffs[7][7][7]_i_2\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \r_output_coeffs[7][7][8]_i_2\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \r_output_coeffs[7][7][9]_i_2\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \r_reg0[0]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \r_reg0[10]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \r_reg0[11]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \r_reg0[12]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \r_reg0[13]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \r_reg0[14]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \r_reg0[15]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \r_reg0[16]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \r_reg0[1]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \r_reg0[2]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \r_reg0[3]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \r_reg0[4]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \r_reg0[5]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \r_reg0[6]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \r_reg0[7]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \r_reg0[8]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \r_reg0[9]_i_1\ : label is "soft_lutpair229";
begin
\r_output_coeffs[7][7][0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \r_reg0_0_reg[16]\(0),
      I1 => \r_reg0_reg[16]\(0),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \w_s1_out[1]_21\(0)
    );
\r_output_coeffs[7][7][10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \r_reg0_0_reg[16]\(10),
      I1 => \r_reg0_reg[16]\(10),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \w_s1_out[1]_21\(10)
    );
\r_output_coeffs[7][7][11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \r_reg0_0_reg[16]\(11),
      I1 => \r_reg0_reg[16]\(11),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \w_s1_out[1]_21\(11)
    );
\r_output_coeffs[7][7][12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \r_reg0_0_reg[16]\(12),
      I1 => \r_reg0_reg[16]\(12),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \w_s1_out[1]_21\(12)
    );
\r_output_coeffs[7][7][13]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \r_reg0_0_reg[16]\(13),
      I1 => \r_reg0_reg[16]\(13),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \w_s1_out[1]_21\(13)
    );
\r_output_coeffs[7][7][14]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \r_reg0_0_reg[16]\(14),
      I1 => \r_reg0_reg[16]\(14),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \w_s1_out[1]_21\(14)
    );
\r_output_coeffs[7][7][15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \r_reg0_0_reg[16]\(15),
      I1 => \r_reg0_reg[16]\(15),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \w_s1_out[1]_21\(15)
    );
\r_output_coeffs[7][7][16]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \r_reg0_0_reg[16]\(16),
      I1 => \r_reg0_reg[16]\(16),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \w_s1_out[1]_21\(16)
    );
\r_output_coeffs[7][7][1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \r_reg0_0_reg[16]\(1),
      I1 => \r_reg0_reg[16]\(1),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \w_s1_out[1]_21\(1)
    );
\r_output_coeffs[7][7][2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \r_reg0_0_reg[16]\(2),
      I1 => \r_reg0_reg[16]\(2),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \w_s1_out[1]_21\(2)
    );
\r_output_coeffs[7][7][3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \r_reg0_0_reg[16]\(3),
      I1 => \r_reg0_reg[16]\(3),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \w_s1_out[1]_21\(3)
    );
\r_output_coeffs[7][7][4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \r_reg0_0_reg[16]\(4),
      I1 => \r_reg0_reg[16]\(4),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \w_s1_out[1]_21\(4)
    );
\r_output_coeffs[7][7][5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \r_reg0_0_reg[16]\(5),
      I1 => \r_reg0_reg[16]\(5),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \w_s1_out[1]_21\(5)
    );
\r_output_coeffs[7][7][6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \r_reg0_0_reg[16]\(6),
      I1 => \r_reg0_reg[16]\(6),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \w_s1_out[1]_21\(6)
    );
\r_output_coeffs[7][7][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \r_reg0_0_reg[16]\(7),
      I1 => \r_reg0_reg[16]\(7),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \w_s1_out[1]_21\(7)
    );
\r_output_coeffs[7][7][8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \r_reg0_0_reg[16]\(8),
      I1 => \r_reg0_reg[16]\(8),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \w_s1_out[1]_21\(8)
    );
\r_output_coeffs[7][7][9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \r_reg0_0_reg[16]\(9),
      I1 => \r_reg0_reg[16]\(9),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \w_s1_out[1]_21\(9)
    );
\r_reg0[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \r_reg0_reg[16]\(0),
      I1 => \r_reg0_0_reg[16]\(0),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \r_reg1_reg[16]\(0)
    );
\r_reg0[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \r_reg0_reg[16]\(10),
      I1 => \r_reg0_0_reg[16]\(10),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \r_reg1_reg[16]\(10)
    );
\r_reg0[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \r_reg0_reg[16]\(11),
      I1 => \r_reg0_0_reg[16]\(11),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \r_reg1_reg[16]\(11)
    );
\r_reg0[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \r_reg0_reg[16]\(12),
      I1 => \r_reg0_0_reg[16]\(12),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \r_reg1_reg[16]\(12)
    );
\r_reg0[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \r_reg0_reg[16]\(13),
      I1 => \r_reg0_0_reg[16]\(13),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \r_reg1_reg[16]\(13)
    );
\r_reg0[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \r_reg0_reg[16]\(14),
      I1 => \r_reg0_0_reg[16]\(14),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \r_reg1_reg[16]\(14)
    );
\r_reg0[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \r_reg0_reg[16]\(15),
      I1 => \r_reg0_0_reg[16]\(15),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \r_reg1_reg[16]\(15)
    );
\r_reg0[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \r_reg0_reg[16]\(16),
      I1 => \r_reg0_0_reg[16]\(16),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \r_reg1_reg[16]\(16)
    );
\r_reg0[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \r_reg0_reg[16]\(1),
      I1 => \r_reg0_0_reg[16]\(1),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \r_reg1_reg[16]\(1)
    );
\r_reg0[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \r_reg0_reg[16]\(2),
      I1 => \r_reg0_0_reg[16]\(2),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \r_reg1_reg[16]\(2)
    );
\r_reg0[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \r_reg0_reg[16]\(3),
      I1 => \r_reg0_0_reg[16]\(3),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \r_reg1_reg[16]\(3)
    );
\r_reg0[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \r_reg0_reg[16]\(4),
      I1 => \r_reg0_0_reg[16]\(4),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \r_reg1_reg[16]\(4)
    );
\r_reg0[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \r_reg0_reg[16]\(5),
      I1 => \r_reg0_0_reg[16]\(5),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \r_reg1_reg[16]\(5)
    );
\r_reg0[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \r_reg0_reg[16]\(6),
      I1 => \r_reg0_0_reg[16]\(6),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \r_reg1_reg[16]\(6)
    );
\r_reg0[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \r_reg0_reg[16]\(7),
      I1 => \r_reg0_0_reg[16]\(7),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \r_reg1_reg[16]\(7)
    );
\r_reg0[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \r_reg0_reg[16]\(8),
      I1 => \r_reg0_0_reg[16]\(8),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \r_reg1_reg[16]\(8)
    );
\r_reg0[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \r_reg0_reg[16]\(9),
      I1 => \r_reg0_0_reg[16]\(9),
      I2 => \r_core_state__0\(1),
      I3 => \r_core_state__0\(0),
      O => \r_reg1_reg[16]\(9)
    );
\r_reg0_0[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => Q(0),
      I1 => \r_reg0_0_reg[16]\(0),
      I2 => \r_reg0_reg[16]\(0),
      I3 => \r_core_state__0\(1),
      I4 => \r_core_state__0\(0),
      I5 => \r_reg0_0_reg[16]_0\,
      O => D(0)
    );
\r_reg0_0[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => Q(10),
      I1 => \r_reg0_0_reg[16]\(10),
      I2 => \r_reg0_reg[16]\(10),
      I3 => \r_core_state__0\(1),
      I4 => \r_core_state__0\(0),
      I5 => \r_reg0_0_reg[16]_0\,
      O => D(10)
    );
\r_reg0_0[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => Q(11),
      I1 => \r_reg0_0_reg[16]\(11),
      I2 => \r_reg0_reg[16]\(11),
      I3 => \r_core_state__0\(1),
      I4 => \r_core_state__0\(0),
      I5 => \r_reg0_0_reg[16]_0\,
      O => D(11)
    );
\r_reg0_0[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => Q(12),
      I1 => \r_reg0_0_reg[16]\(12),
      I2 => \r_reg0_reg[16]\(12),
      I3 => \r_core_state__0\(1),
      I4 => \r_core_state__0\(0),
      I5 => \r_reg0_0_reg[16]_0\,
      O => D(12)
    );
\r_reg0_0[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => Q(13),
      I1 => \r_reg0_0_reg[16]\(13),
      I2 => \r_reg0_reg[16]\(13),
      I3 => \r_core_state__0\(1),
      I4 => \r_core_state__0\(0),
      I5 => \r_reg0_0_reg[16]_0\,
      O => D(13)
    );
\r_reg0_0[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => Q(14),
      I1 => \r_reg0_0_reg[16]\(14),
      I2 => \r_reg0_reg[16]\(14),
      I3 => \r_core_state__0\(1),
      I4 => \r_core_state__0\(0),
      I5 => \r_reg0_0_reg[16]_0\,
      O => D(14)
    );
\r_reg0_0[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => Q(15),
      I1 => \r_reg0_0_reg[16]\(15),
      I2 => \r_reg0_reg[16]\(15),
      I3 => \r_core_state__0\(1),
      I4 => \r_core_state__0\(0),
      I5 => \r_reg0_0_reg[16]_0\,
      O => D(15)
    );
\r_reg0_0[16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => Q(16),
      I1 => \r_reg0_0_reg[16]\(16),
      I2 => \r_reg0_reg[16]\(16),
      I3 => \r_core_state__0\(1),
      I4 => \r_core_state__0\(0),
      I5 => \r_reg0_0_reg[16]_0\,
      O => D(16)
    );
\r_reg0_0[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => Q(1),
      I1 => \r_reg0_0_reg[16]\(1),
      I2 => \r_reg0_reg[16]\(1),
      I3 => \r_core_state__0\(1),
      I4 => \r_core_state__0\(0),
      I5 => \r_reg0_0_reg[16]_0\,
      O => D(1)
    );
\r_reg0_0[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => Q(2),
      I1 => \r_reg0_0_reg[16]\(2),
      I2 => \r_reg0_reg[16]\(2),
      I3 => \r_core_state__0\(1),
      I4 => \r_core_state__0\(0),
      I5 => \r_reg0_0_reg[16]_0\,
      O => D(2)
    );
\r_reg0_0[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => Q(3),
      I1 => \r_reg0_0_reg[16]\(3),
      I2 => \r_reg0_reg[16]\(3),
      I3 => \r_core_state__0\(1),
      I4 => \r_core_state__0\(0),
      I5 => \r_reg0_0_reg[16]_0\,
      O => D(3)
    );
\r_reg0_0[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => Q(4),
      I1 => \r_reg0_0_reg[16]\(4),
      I2 => \r_reg0_reg[16]\(4),
      I3 => \r_core_state__0\(1),
      I4 => \r_core_state__0\(0),
      I5 => \r_reg0_0_reg[16]_0\,
      O => D(4)
    );
\r_reg0_0[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => Q(5),
      I1 => \r_reg0_0_reg[16]\(5),
      I2 => \r_reg0_reg[16]\(5),
      I3 => \r_core_state__0\(1),
      I4 => \r_core_state__0\(0),
      I5 => \r_reg0_0_reg[16]_0\,
      O => D(5)
    );
\r_reg0_0[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => Q(6),
      I1 => \r_reg0_0_reg[16]\(6),
      I2 => \r_reg0_reg[16]\(6),
      I3 => \r_core_state__0\(1),
      I4 => \r_core_state__0\(0),
      I5 => \r_reg0_0_reg[16]_0\,
      O => D(6)
    );
\r_reg0_0[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => Q(7),
      I1 => \r_reg0_0_reg[16]\(7),
      I2 => \r_reg0_reg[16]\(7),
      I3 => \r_core_state__0\(1),
      I4 => \r_core_state__0\(0),
      I5 => \r_reg0_0_reg[16]_0\,
      O => D(7)
    );
\r_reg0_0[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => Q(8),
      I1 => \r_reg0_0_reg[16]\(8),
      I2 => \r_reg0_reg[16]\(8),
      I3 => \r_core_state__0\(1),
      I4 => \r_core_state__0\(0),
      I5 => \r_reg0_0_reg[16]_0\,
      O => D(8)
    );
\r_reg0_0[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CCF0"
    )
        port map (
      I0 => Q(9),
      I1 => \r_reg0_0_reg[16]\(9),
      I2 => \r_reg0_reg[16]\(9),
      I3 => \r_core_state__0\(1),
      I4 => \r_core_state__0\(0),
      I5 => \r_reg0_0_reg[16]_0\,
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_transpose_stage_three_8 is
  port (
    r_reg1_3 : out STD_LOGIC_VECTOR ( 16 downto 0 );
    D : out STD_LOGIC_VECTOR ( 16 downto 0 );
    r_core_state_reg_0 : out STD_LOGIC;
    \w_s2_out[5]_35\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    i_clk : in STD_LOGIC;
    \r_reg1_3_reg[16]_0\ : in STD_LOGIC;
    \r_reg0_3_reg[0]_0\ : in STD_LOGIC;
    w_switch_out0 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \w_s2_o_enable[2]_36\ : in STD_LOGIC;
    i_aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_transpose_stage_three_8 : entity is "transpose_stage_three";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_transpose_stage_three_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_transpose_stage_three_8 is
  signal r_core_state : STD_LOGIC;
  signal \^r_core_state_reg_0\ : STD_LOGIC;
  signal \r_o_enable_i_1__9_n_0\ : STD_LOGIC;
  signal r_o_enable_reg_n_0 : STD_LOGIC;
  signal \r_reg0_1_reg[0]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_1_reg[10]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_1_reg[11]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_1_reg[12]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_1_reg[13]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_1_reg[14]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_1_reg[15]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_1_reg[16]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_1_reg[1]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_1_reg[2]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_1_reg[3]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_1_reg[4]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_1_reg[5]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_1_reg[6]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_1_reg[7]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_1_reg[8]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_1_reg[9]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg[0]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg[10]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg[11]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg[12]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg[13]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg[14]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg[15]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg[1]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg[2]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg[3]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg[4]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg[5]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg[6]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg[7]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg[8]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg[9]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg_gate__0_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg_gate__10_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg_gate__11_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg_gate__12_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg_gate__13_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg_gate__14_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg_gate__15_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg_gate__1_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg_gate__2_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg_gate__3_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg_gate__4_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg_gate__5_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg_gate__6_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg_gate__7_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg_gate__8_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg_gate__9_n_0\ : STD_LOGIC;
  signal r_reg0_2_reg_gate_n_0 : STD_LOGIC;
  signal \r_reg1_1_reg[0]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_1_reg[10]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_1_reg[11]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_1_reg[12]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_1_reg[13]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_1_reg[14]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_1_reg[15]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_1_reg[16]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_1_reg[1]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_1_reg[2]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_1_reg[3]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_1_reg[4]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_1_reg[5]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_1_reg[6]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_1_reg[7]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_1_reg[8]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_1_reg[9]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg[0]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg[10]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg[11]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg[12]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg[13]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg[14]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg[15]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg[1]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg[2]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg[3]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg[4]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg[5]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg[6]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg[7]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg[8]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg[9]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg_gate__0_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg_gate__10_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg_gate__11_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg_gate__12_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg_gate__13_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg_gate__14_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg_gate__15_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg_gate__1_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg_gate__2_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg_gate__3_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg_gate__4_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg_gate__5_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg_gate__6_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg_gate__7_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg_gate__8_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg_gate__9_n_0\ : STD_LOGIC;
  signal r_reg1_2_reg_gate_n_0 : STD_LOGIC;
  signal \r_state_duration[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \r_state_duration[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \r_state_duration_reg_n_0_[0]\ : STD_LOGIC;
  signal \r_state_duration_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \r_core_state_i_1__1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \r_o_enable_i_1__9\ : label is "soft_lutpair367";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \r_reg0_1_reg[0]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n2/r_reg0_1_reg ";
  attribute srl_name : string;
  attribute srl_name of \r_reg0_1_reg[0]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n2/r_reg0_1_reg[0]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg0_1_reg[10]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n2/r_reg0_1_reg ";
  attribute srl_name of \r_reg0_1_reg[10]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n2/r_reg0_1_reg[10]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg0_1_reg[11]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n2/r_reg0_1_reg ";
  attribute srl_name of \r_reg0_1_reg[11]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n2/r_reg0_1_reg[11]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg0_1_reg[12]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n2/r_reg0_1_reg ";
  attribute srl_name of \r_reg0_1_reg[12]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n2/r_reg0_1_reg[12]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg0_1_reg[13]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n2/r_reg0_1_reg ";
  attribute srl_name of \r_reg0_1_reg[13]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n2/r_reg0_1_reg[13]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg0_1_reg[14]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n2/r_reg0_1_reg ";
  attribute srl_name of \r_reg0_1_reg[14]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n2/r_reg0_1_reg[14]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg0_1_reg[15]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n2/r_reg0_1_reg ";
  attribute srl_name of \r_reg0_1_reg[15]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n2/r_reg0_1_reg[15]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg0_1_reg[16]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n2/r_reg0_1_reg ";
  attribute srl_name of \r_reg0_1_reg[16]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n2/r_reg0_1_reg[16]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg0_1_reg[1]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n2/r_reg0_1_reg ";
  attribute srl_name of \r_reg0_1_reg[1]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n2/r_reg0_1_reg[1]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg0_1_reg[2]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n2/r_reg0_1_reg ";
  attribute srl_name of \r_reg0_1_reg[2]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n2/r_reg0_1_reg[2]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg0_1_reg[3]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n2/r_reg0_1_reg ";
  attribute srl_name of \r_reg0_1_reg[3]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n2/r_reg0_1_reg[3]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg0_1_reg[4]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n2/r_reg0_1_reg ";
  attribute srl_name of \r_reg0_1_reg[4]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n2/r_reg0_1_reg[4]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg0_1_reg[5]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n2/r_reg0_1_reg ";
  attribute srl_name of \r_reg0_1_reg[5]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n2/r_reg0_1_reg[5]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg0_1_reg[6]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n2/r_reg0_1_reg ";
  attribute srl_name of \r_reg0_1_reg[6]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n2/r_reg0_1_reg[6]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg0_1_reg[7]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n2/r_reg0_1_reg ";
  attribute srl_name of \r_reg0_1_reg[7]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n2/r_reg0_1_reg[7]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg0_1_reg[8]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n2/r_reg0_1_reg ";
  attribute srl_name of \r_reg0_1_reg[8]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n2/r_reg0_1_reg[8]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg0_1_reg[9]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n2/r_reg0_1_reg ";
  attribute srl_name of \r_reg0_1_reg[9]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n2/r_reg0_1_reg[9]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute SOFT_HLUTNM of r_reg0_2_reg_gate : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \r_reg0_2_reg_gate__0\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \r_reg0_2_reg_gate__1\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \r_reg0_2_reg_gate__10\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \r_reg0_2_reg_gate__11\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \r_reg0_2_reg_gate__12\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \r_reg0_2_reg_gate__13\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \r_reg0_2_reg_gate__14\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \r_reg0_2_reg_gate__15\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \r_reg0_2_reg_gate__2\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \r_reg0_2_reg_gate__3\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \r_reg0_2_reg_gate__4\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \r_reg0_2_reg_gate__5\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \r_reg0_2_reg_gate__6\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \r_reg0_2_reg_gate__7\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \r_reg0_2_reg_gate__8\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \r_reg0_2_reg_gate__9\ : label is "soft_lutpair381";
  attribute srl_bus_name of \r_reg1_1_reg[0]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n2/r_reg1_1_reg ";
  attribute srl_name of \r_reg1_1_reg[0]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n2/r_reg1_1_reg[0]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg1_1_reg[10]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n2/r_reg1_1_reg ";
  attribute srl_name of \r_reg1_1_reg[10]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n2/r_reg1_1_reg[10]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg1_1_reg[11]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n2/r_reg1_1_reg ";
  attribute srl_name of \r_reg1_1_reg[11]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n2/r_reg1_1_reg[11]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg1_1_reg[12]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n2/r_reg1_1_reg ";
  attribute srl_name of \r_reg1_1_reg[12]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n2/r_reg1_1_reg[12]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg1_1_reg[13]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n2/r_reg1_1_reg ";
  attribute srl_name of \r_reg1_1_reg[13]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n2/r_reg1_1_reg[13]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg1_1_reg[14]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n2/r_reg1_1_reg ";
  attribute srl_name of \r_reg1_1_reg[14]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n2/r_reg1_1_reg[14]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg1_1_reg[15]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n2/r_reg1_1_reg ";
  attribute srl_name of \r_reg1_1_reg[15]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n2/r_reg1_1_reg[15]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg1_1_reg[16]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n2/r_reg1_1_reg ";
  attribute srl_name of \r_reg1_1_reg[16]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n2/r_reg1_1_reg[16]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg1_1_reg[1]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n2/r_reg1_1_reg ";
  attribute srl_name of \r_reg1_1_reg[1]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n2/r_reg1_1_reg[1]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg1_1_reg[2]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n2/r_reg1_1_reg ";
  attribute srl_name of \r_reg1_1_reg[2]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n2/r_reg1_1_reg[2]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg1_1_reg[3]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n2/r_reg1_1_reg ";
  attribute srl_name of \r_reg1_1_reg[3]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n2/r_reg1_1_reg[3]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg1_1_reg[4]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n2/r_reg1_1_reg ";
  attribute srl_name of \r_reg1_1_reg[4]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n2/r_reg1_1_reg[4]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg1_1_reg[5]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n2/r_reg1_1_reg ";
  attribute srl_name of \r_reg1_1_reg[5]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n2/r_reg1_1_reg[5]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg1_1_reg[6]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n2/r_reg1_1_reg ";
  attribute srl_name of \r_reg1_1_reg[6]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n2/r_reg1_1_reg[6]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg1_1_reg[7]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n2/r_reg1_1_reg ";
  attribute srl_name of \r_reg1_1_reg[7]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n2/r_reg1_1_reg[7]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg1_1_reg[8]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n2/r_reg1_1_reg ";
  attribute srl_name of \r_reg1_1_reg[8]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n2/r_reg1_1_reg[8]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg1_1_reg[9]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n2/r_reg1_1_reg ";
  attribute srl_name of \r_reg1_1_reg[9]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n2/r_reg1_1_reg[9]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute SOFT_HLUTNM of r_reg1_2_reg_gate : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \r_reg1_2_reg_gate__0\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \r_reg1_2_reg_gate__1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \r_reg1_2_reg_gate__10\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \r_reg1_2_reg_gate__11\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \r_reg1_2_reg_gate__12\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \r_reg1_2_reg_gate__13\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \r_reg1_2_reg_gate__14\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \r_reg1_2_reg_gate__15\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \r_reg1_2_reg_gate__2\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \r_reg1_2_reg_gate__3\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \r_reg1_2_reg_gate__4\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \r_reg1_2_reg_gate__5\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \r_reg1_2_reg_gate__6\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \r_reg1_2_reg_gate__7\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \r_reg1_2_reg_gate__8\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \r_reg1_2_reg_gate__9\ : label is "soft_lutpair373";
begin
  r_core_state_reg_0 <= \^r_core_state_reg_0\;
\r_core_state_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4AAA"
    )
        port map (
      I0 => \^r_core_state_reg_0\,
      I1 => \w_s2_o_enable[2]_36\,
      I2 => \r_state_duration_reg_n_0_[1]\,
      I3 => \r_state_duration_reg_n_0_[0]\,
      O => r_core_state
    );
r_core_state_reg: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_core_state,
      Q => \^r_core_state_reg_0\,
      R => \r_reg0_3_reg[0]_0\
    );
\r_o_enable_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF4000"
    )
        port map (
      I0 => \^r_core_state_reg_0\,
      I1 => \w_s2_o_enable[2]_36\,
      I2 => \r_state_duration_reg_n_0_[1]\,
      I3 => \r_state_duration_reg_n_0_[0]\,
      I4 => r_o_enable_reg_n_0,
      O => \r_o_enable_i_1__9_n_0\
    );
r_o_enable_reg: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_o_enable_i_1__9_n_0\,
      Q => r_o_enable_reg_n_0,
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg0_1_reg[0]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0(0),
      Q => \r_reg0_1_reg[0]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg0_1_reg[10]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0(10),
      Q => \r_reg0_1_reg[10]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg0_1_reg[11]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0(11),
      Q => \r_reg0_1_reg[11]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg0_1_reg[12]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0(12),
      Q => \r_reg0_1_reg[12]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg0_1_reg[13]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0(13),
      Q => \r_reg0_1_reg[13]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg0_1_reg[14]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0(14),
      Q => \r_reg0_1_reg[14]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg0_1_reg[15]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0(15),
      Q => \r_reg0_1_reg[15]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg0_1_reg[16]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0(16),
      Q => \r_reg0_1_reg[16]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg0_1_reg[1]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0(1),
      Q => \r_reg0_1_reg[1]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg0_1_reg[2]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0(2),
      Q => \r_reg0_1_reg[2]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg0_1_reg[3]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0(3),
      Q => \r_reg0_1_reg[3]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg0_1_reg[4]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0(4),
      Q => \r_reg0_1_reg[4]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg0_1_reg[5]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0(5),
      Q => \r_reg0_1_reg[5]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg0_1_reg[6]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0(6),
      Q => \r_reg0_1_reg[6]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg0_1_reg[7]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0(7),
      Q => \r_reg0_1_reg[7]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg0_1_reg[8]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0(8),
      Q => \r_reg0_1_reg[8]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg0_1_reg[9]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0(9),
      Q => \r_reg0_1_reg[9]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg0_2_reg[0]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_1_reg[0]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg0_2_reg[0]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg0_2_reg[10]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_1_reg[10]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg0_2_reg[10]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg0_2_reg[11]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_1_reg[11]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg0_2_reg[11]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg0_2_reg[12]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_1_reg[12]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg0_2_reg[12]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg0_2_reg[13]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_1_reg[13]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg0_2_reg[13]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg0_2_reg[14]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_1_reg[14]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg0_2_reg[14]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg0_2_reg[15]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_1_reg[15]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg0_2_reg[15]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg0_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_1_reg[16]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg0_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg0_2_reg[1]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_1_reg[1]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg0_2_reg[1]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg0_2_reg[2]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_1_reg[2]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg0_2_reg[2]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg0_2_reg[3]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_1_reg[3]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg0_2_reg[3]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg0_2_reg[4]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_1_reg[4]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg0_2_reg[4]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg0_2_reg[5]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_1_reg[5]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg0_2_reg[5]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg0_2_reg[6]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_1_reg[6]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg0_2_reg[6]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg0_2_reg[7]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_1_reg[7]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg0_2_reg[7]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg0_2_reg[8]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_1_reg[8]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg0_2_reg[8]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg0_2_reg[9]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_1_reg[9]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg0_2_reg[9]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
r_reg0_2_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg0_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \r_reg1_3_reg[16]_0\,
      O => r_reg0_2_reg_gate_n_0
    );
\r_reg0_2_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg0_2_reg[15]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \r_reg1_3_reg[16]_0\,
      O => \r_reg0_2_reg_gate__0_n_0\
    );
\r_reg0_2_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg0_2_reg[14]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \r_reg1_3_reg[16]_0\,
      O => \r_reg0_2_reg_gate__1_n_0\
    );
\r_reg0_2_reg_gate__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg0_2_reg[5]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \r_reg1_3_reg[16]_0\,
      O => \r_reg0_2_reg_gate__10_n_0\
    );
\r_reg0_2_reg_gate__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg0_2_reg[4]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \r_reg1_3_reg[16]_0\,
      O => \r_reg0_2_reg_gate__11_n_0\
    );
\r_reg0_2_reg_gate__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg0_2_reg[3]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \r_reg1_3_reg[16]_0\,
      O => \r_reg0_2_reg_gate__12_n_0\
    );
\r_reg0_2_reg_gate__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg0_2_reg[2]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \r_reg1_3_reg[16]_0\,
      O => \r_reg0_2_reg_gate__13_n_0\
    );
\r_reg0_2_reg_gate__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg0_2_reg[1]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \r_reg1_3_reg[16]_0\,
      O => \r_reg0_2_reg_gate__14_n_0\
    );
\r_reg0_2_reg_gate__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg0_2_reg[0]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \r_reg1_3_reg[16]_0\,
      O => \r_reg0_2_reg_gate__15_n_0\
    );
\r_reg0_2_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg0_2_reg[13]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \r_reg1_3_reg[16]_0\,
      O => \r_reg0_2_reg_gate__2_n_0\
    );
\r_reg0_2_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg0_2_reg[12]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \r_reg1_3_reg[16]_0\,
      O => \r_reg0_2_reg_gate__3_n_0\
    );
\r_reg0_2_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg0_2_reg[11]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \r_reg1_3_reg[16]_0\,
      O => \r_reg0_2_reg_gate__4_n_0\
    );
\r_reg0_2_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg0_2_reg[10]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \r_reg1_3_reg[16]_0\,
      O => \r_reg0_2_reg_gate__5_n_0\
    );
\r_reg0_2_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg0_2_reg[9]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \r_reg1_3_reg[16]_0\,
      O => \r_reg0_2_reg_gate__6_n_0\
    );
\r_reg0_2_reg_gate__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg0_2_reg[8]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \r_reg1_3_reg[16]_0\,
      O => \r_reg0_2_reg_gate__7_n_0\
    );
\r_reg0_2_reg_gate__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg0_2_reg[7]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \r_reg1_3_reg[16]_0\,
      O => \r_reg0_2_reg_gate__8_n_0\
    );
\r_reg0_2_reg_gate__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg0_2_reg[6]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \r_reg1_3_reg[16]_0\,
      O => \r_reg0_2_reg_gate__9_n_0\
    );
\r_reg0_3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_2_reg_gate__15_n_0\,
      Q => D(0),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg0_3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_2_reg_gate__5_n_0\,
      Q => D(10),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg0_3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_2_reg_gate__4_n_0\,
      Q => D(11),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg0_3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_2_reg_gate__3_n_0\,
      Q => D(12),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg0_3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_2_reg_gate__2_n_0\,
      Q => D(13),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg0_3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_2_reg_gate__1_n_0\,
      Q => D(14),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg0_3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_2_reg_gate__0_n_0\,
      Q => D(15),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg0_3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg0_2_reg_gate_n_0,
      Q => D(16),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg0_3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_2_reg_gate__14_n_0\,
      Q => D(1),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg0_3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_2_reg_gate__13_n_0\,
      Q => D(2),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg0_3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_2_reg_gate__12_n_0\,
      Q => D(3),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg0_3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_2_reg_gate__11_n_0\,
      Q => D(4),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg0_3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_2_reg_gate__10_n_0\,
      Q => D(5),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg0_3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_2_reg_gate__9_n_0\,
      Q => D(6),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg0_3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_2_reg_gate__8_n_0\,
      Q => D(7),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg0_3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_2_reg_gate__7_n_0\,
      Q => D(8),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg0_3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_2_reg_gate__6_n_0\,
      Q => D(9),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg1_1_reg[0]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => \w_s2_out[5]_35\(0),
      Q => \r_reg1_1_reg[0]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg1_1_reg[10]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => \w_s2_out[5]_35\(10),
      Q => \r_reg1_1_reg[10]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg1_1_reg[11]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => \w_s2_out[5]_35\(11),
      Q => \r_reg1_1_reg[11]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg1_1_reg[12]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => \w_s2_out[5]_35\(12),
      Q => \r_reg1_1_reg[12]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg1_1_reg[13]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => \w_s2_out[5]_35\(13),
      Q => \r_reg1_1_reg[13]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg1_1_reg[14]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => \w_s2_out[5]_35\(14),
      Q => \r_reg1_1_reg[14]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg1_1_reg[15]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => \w_s2_out[5]_35\(15),
      Q => \r_reg1_1_reg[15]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg1_1_reg[16]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => \w_s2_out[5]_35\(16),
      Q => \r_reg1_1_reg[16]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg1_1_reg[1]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => \w_s2_out[5]_35\(1),
      Q => \r_reg1_1_reg[1]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg1_1_reg[2]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => \w_s2_out[5]_35\(2),
      Q => \r_reg1_1_reg[2]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg1_1_reg[3]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => \w_s2_out[5]_35\(3),
      Q => \r_reg1_1_reg[3]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg1_1_reg[4]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => \w_s2_out[5]_35\(4),
      Q => \r_reg1_1_reg[4]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg1_1_reg[5]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => \w_s2_out[5]_35\(5),
      Q => \r_reg1_1_reg[5]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg1_1_reg[6]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => \w_s2_out[5]_35\(6),
      Q => \r_reg1_1_reg[6]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg1_1_reg[7]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => \w_s2_out[5]_35\(7),
      Q => \r_reg1_1_reg[7]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg1_1_reg[8]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => \w_s2_out[5]_35\(8),
      Q => \r_reg1_1_reg[8]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg1_1_reg[9]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => \w_s2_out[5]_35\(9),
      Q => \r_reg1_1_reg[9]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg1_2_reg[0]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_1_reg[0]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg1_2_reg[0]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg1_2_reg[10]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_1_reg[10]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg1_2_reg[10]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg1_2_reg[11]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_1_reg[11]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg1_2_reg[11]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg1_2_reg[12]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_1_reg[12]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg1_2_reg[12]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg1_2_reg[13]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_1_reg[13]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg1_2_reg[13]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg1_2_reg[14]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_1_reg[14]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg1_2_reg[14]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg1_2_reg[15]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_1_reg[15]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg1_2_reg[15]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_1_reg[16]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg1_2_reg[1]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_1_reg[1]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg1_2_reg[1]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg1_2_reg[2]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_1_reg[2]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg1_2_reg[2]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg1_2_reg[3]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_1_reg[3]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg1_2_reg[3]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg1_2_reg[4]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_1_reg[4]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg1_2_reg[4]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg1_2_reg[5]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_1_reg[5]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg1_2_reg[5]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg1_2_reg[6]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_1_reg[6]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg1_2_reg[6]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg1_2_reg[7]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_1_reg[7]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg1_2_reg[7]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg1_2_reg[8]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_1_reg[8]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg1_2_reg[8]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg1_2_reg[9]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_1_reg[9]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg1_2_reg[9]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
r_reg1_2_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \r_reg1_3_reg[16]_0\,
      O => r_reg1_2_reg_gate_n_0
    );
\r_reg1_2_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg1_2_reg[15]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \r_reg1_3_reg[16]_0\,
      O => \r_reg1_2_reg_gate__0_n_0\
    );
\r_reg1_2_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg1_2_reg[14]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \r_reg1_3_reg[16]_0\,
      O => \r_reg1_2_reg_gate__1_n_0\
    );
\r_reg1_2_reg_gate__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg1_2_reg[5]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \r_reg1_3_reg[16]_0\,
      O => \r_reg1_2_reg_gate__10_n_0\
    );
\r_reg1_2_reg_gate__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg1_2_reg[4]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \r_reg1_3_reg[16]_0\,
      O => \r_reg1_2_reg_gate__11_n_0\
    );
\r_reg1_2_reg_gate__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg1_2_reg[3]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \r_reg1_3_reg[16]_0\,
      O => \r_reg1_2_reg_gate__12_n_0\
    );
\r_reg1_2_reg_gate__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg1_2_reg[2]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \r_reg1_3_reg[16]_0\,
      O => \r_reg1_2_reg_gate__13_n_0\
    );
\r_reg1_2_reg_gate__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg1_2_reg[1]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \r_reg1_3_reg[16]_0\,
      O => \r_reg1_2_reg_gate__14_n_0\
    );
\r_reg1_2_reg_gate__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg1_2_reg[0]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \r_reg1_3_reg[16]_0\,
      O => \r_reg1_2_reg_gate__15_n_0\
    );
\r_reg1_2_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg1_2_reg[13]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \r_reg1_3_reg[16]_0\,
      O => \r_reg1_2_reg_gate__2_n_0\
    );
\r_reg1_2_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg1_2_reg[12]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \r_reg1_3_reg[16]_0\,
      O => \r_reg1_2_reg_gate__3_n_0\
    );
\r_reg1_2_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg1_2_reg[11]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \r_reg1_3_reg[16]_0\,
      O => \r_reg1_2_reg_gate__4_n_0\
    );
\r_reg1_2_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg1_2_reg[10]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \r_reg1_3_reg[16]_0\,
      O => \r_reg1_2_reg_gate__5_n_0\
    );
\r_reg1_2_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg1_2_reg[9]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \r_reg1_3_reg[16]_0\,
      O => \r_reg1_2_reg_gate__6_n_0\
    );
\r_reg1_2_reg_gate__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg1_2_reg[8]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \r_reg1_3_reg[16]_0\,
      O => \r_reg1_2_reg_gate__7_n_0\
    );
\r_reg1_2_reg_gate__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg1_2_reg[7]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \r_reg1_3_reg[16]_0\,
      O => \r_reg1_2_reg_gate__8_n_0\
    );
\r_reg1_2_reg_gate__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg1_2_reg[6]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \r_reg1_3_reg[16]_0\,
      O => \r_reg1_2_reg_gate__9_n_0\
    );
\r_reg1_3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_2_reg_gate__15_n_0\,
      Q => r_reg1_3(0),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg1_3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_2_reg_gate__5_n_0\,
      Q => r_reg1_3(10),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg1_3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_2_reg_gate__4_n_0\,
      Q => r_reg1_3(11),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg1_3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_2_reg_gate__3_n_0\,
      Q => r_reg1_3(12),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg1_3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_2_reg_gate__2_n_0\,
      Q => r_reg1_3(13),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg1_3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_2_reg_gate__1_n_0\,
      Q => r_reg1_3(14),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg1_3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_2_reg_gate__0_n_0\,
      Q => r_reg1_3(15),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg1_3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg1_2_reg_gate_n_0,
      Q => r_reg1_3(16),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg1_3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_2_reg_gate__14_n_0\,
      Q => r_reg1_3(1),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg1_3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_2_reg_gate__13_n_0\,
      Q => r_reg1_3(2),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg1_3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_2_reg_gate__12_n_0\,
      Q => r_reg1_3(3),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg1_3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_2_reg_gate__11_n_0\,
      Q => r_reg1_3(4),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg1_3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_2_reg_gate__10_n_0\,
      Q => r_reg1_3(5),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg1_3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_2_reg_gate__9_n_0\,
      Q => r_reg1_3(6),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg1_3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_2_reg_gate__8_n_0\,
      Q => r_reg1_3(7),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg1_3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_2_reg_gate__7_n_0\,
      Q => r_reg1_3(8),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg1_3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_2_reg_gate__6_n_0\,
      Q => r_reg1_3(9),
      R => \r_reg0_3_reg[0]_0\
    );
\r_state_duration[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0A0A08"
    )
        port map (
      I0 => i_aresetn,
      I1 => r_o_enable_reg_n_0,
      I2 => \r_state_duration_reg_n_0_[0]\,
      I3 => \w_s2_o_enable[2]_36\,
      I4 => \^r_core_state_reg_0\,
      O => \r_state_duration[0]_i_1__1_n_0\
    );
\r_state_duration[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AA00AA00AA00880"
    )
        port map (
      I0 => i_aresetn,
      I1 => r_o_enable_reg_n_0,
      I2 => \r_state_duration_reg_n_0_[0]\,
      I3 => \r_state_duration_reg_n_0_[1]\,
      I4 => \w_s2_o_enable[2]_36\,
      I5 => \^r_core_state_reg_0\,
      O => \r_state_duration[1]_i_1__1_n_0\
    );
\r_state_duration_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_state_duration[0]_i_1__1_n_0\,
      Q => \r_state_duration_reg_n_0_[0]\,
      R => '0'
    );
\r_state_duration_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_state_duration[1]_i_1__1_n_0\,
      Q => \r_state_duration_reg_n_0_[1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_transpose_stage_three_9 is
  port (
    r_reg1_3 : out STD_LOGIC_VECTOR ( 16 downto 0 );
    D : out STD_LOGIC_VECTOR ( 16 downto 0 );
    r_core_state_reg_0 : out STD_LOGIC;
    \w_s2_out[7]_37\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    i_clk : in STD_LOGIC;
    \r_reg1_3_reg[16]_0\ : in STD_LOGIC;
    \r_reg0_3_reg[0]_0\ : in STD_LOGIC;
    w_switch_out0 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \w_s2_o_enable[3]_38\ : in STD_LOGIC;
    i_aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_transpose_stage_three_9 : entity is "transpose_stage_three";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_transpose_stage_three_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_transpose_stage_three_9 is
  signal r_core_state : STD_LOGIC;
  signal \^r_core_state_reg_0\ : STD_LOGIC;
  signal \r_o_enable_i_1__10_n_0\ : STD_LOGIC;
  signal r_o_enable_reg_n_0 : STD_LOGIC;
  signal \r_reg0_1_reg[0]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_1_reg[10]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_1_reg[11]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_1_reg[12]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_1_reg[13]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_1_reg[14]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_1_reg[15]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_1_reg[16]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_1_reg[1]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_1_reg[2]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_1_reg[3]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_1_reg[4]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_1_reg[5]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_1_reg[6]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_1_reg[7]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_1_reg[8]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_1_reg[9]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg[0]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg[10]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg[11]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg[12]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg[13]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg[14]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg[15]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg[1]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg[2]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg[3]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg[4]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg[5]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg[6]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg[7]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg[8]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg[9]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg_gate__0_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg_gate__10_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg_gate__11_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg_gate__12_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg_gate__13_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg_gate__14_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg_gate__15_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg_gate__1_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg_gate__2_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg_gate__3_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg_gate__4_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg_gate__5_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg_gate__6_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg_gate__7_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg_gate__8_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg_gate__9_n_0\ : STD_LOGIC;
  signal r_reg0_2_reg_gate_n_0 : STD_LOGIC;
  signal \r_reg1_1_reg[0]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_1_reg[10]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_1_reg[11]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_1_reg[12]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_1_reg[13]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_1_reg[14]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_1_reg[15]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_1_reg[16]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_1_reg[1]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_1_reg[2]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_1_reg[3]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_1_reg[4]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_1_reg[5]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_1_reg[6]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_1_reg[7]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_1_reg[8]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_1_reg[9]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg[0]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg[10]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg[11]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg[12]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg[13]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg[14]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg[15]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg[1]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg[2]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg[3]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg[4]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg[5]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg[6]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg[7]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg[8]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg[9]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg_gate__0_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg_gate__10_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg_gate__11_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg_gate__12_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg_gate__13_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg_gate__14_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg_gate__15_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg_gate__1_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg_gate__2_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg_gate__3_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg_gate__4_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg_gate__5_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg_gate__6_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg_gate__7_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg_gate__8_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg_gate__9_n_0\ : STD_LOGIC;
  signal r_reg1_2_reg_gate_n_0 : STD_LOGIC;
  signal \r_state_duration[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \r_state_duration[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \r_state_duration_reg_n_0_[0]\ : STD_LOGIC;
  signal \r_state_duration_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \r_core_state_i_1__2\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \r_o_enable_i_1__10\ : label is "soft_lutpair385";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \r_reg0_1_reg[0]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n3/r_reg0_1_reg ";
  attribute srl_name : string;
  attribute srl_name of \r_reg0_1_reg[0]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n3/r_reg0_1_reg[0]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg0_1_reg[10]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n3/r_reg0_1_reg ";
  attribute srl_name of \r_reg0_1_reg[10]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n3/r_reg0_1_reg[10]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg0_1_reg[11]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n3/r_reg0_1_reg ";
  attribute srl_name of \r_reg0_1_reg[11]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n3/r_reg0_1_reg[11]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg0_1_reg[12]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n3/r_reg0_1_reg ";
  attribute srl_name of \r_reg0_1_reg[12]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n3/r_reg0_1_reg[12]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg0_1_reg[13]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n3/r_reg0_1_reg ";
  attribute srl_name of \r_reg0_1_reg[13]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n3/r_reg0_1_reg[13]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg0_1_reg[14]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n3/r_reg0_1_reg ";
  attribute srl_name of \r_reg0_1_reg[14]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n3/r_reg0_1_reg[14]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg0_1_reg[15]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n3/r_reg0_1_reg ";
  attribute srl_name of \r_reg0_1_reg[15]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n3/r_reg0_1_reg[15]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg0_1_reg[16]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n3/r_reg0_1_reg ";
  attribute srl_name of \r_reg0_1_reg[16]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n3/r_reg0_1_reg[16]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg0_1_reg[1]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n3/r_reg0_1_reg ";
  attribute srl_name of \r_reg0_1_reg[1]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n3/r_reg0_1_reg[1]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg0_1_reg[2]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n3/r_reg0_1_reg ";
  attribute srl_name of \r_reg0_1_reg[2]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n3/r_reg0_1_reg[2]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg0_1_reg[3]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n3/r_reg0_1_reg ";
  attribute srl_name of \r_reg0_1_reg[3]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n3/r_reg0_1_reg[3]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg0_1_reg[4]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n3/r_reg0_1_reg ";
  attribute srl_name of \r_reg0_1_reg[4]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n3/r_reg0_1_reg[4]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg0_1_reg[5]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n3/r_reg0_1_reg ";
  attribute srl_name of \r_reg0_1_reg[5]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n3/r_reg0_1_reg[5]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg0_1_reg[6]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n3/r_reg0_1_reg ";
  attribute srl_name of \r_reg0_1_reg[6]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n3/r_reg0_1_reg[6]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg0_1_reg[7]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n3/r_reg0_1_reg ";
  attribute srl_name of \r_reg0_1_reg[7]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n3/r_reg0_1_reg[7]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg0_1_reg[8]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n3/r_reg0_1_reg ";
  attribute srl_name of \r_reg0_1_reg[8]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n3/r_reg0_1_reg[8]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg0_1_reg[9]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n3/r_reg0_1_reg ";
  attribute srl_name of \r_reg0_1_reg[9]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n3/r_reg0_1_reg[9]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute SOFT_HLUTNM of r_reg0_2_reg_gate : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \r_reg0_2_reg_gate__0\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \r_reg0_2_reg_gate__1\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \r_reg0_2_reg_gate__10\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \r_reg0_2_reg_gate__11\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \r_reg0_2_reg_gate__12\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \r_reg0_2_reg_gate__13\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \r_reg0_2_reg_gate__14\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \r_reg0_2_reg_gate__15\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \r_reg0_2_reg_gate__2\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \r_reg0_2_reg_gate__3\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \r_reg0_2_reg_gate__4\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \r_reg0_2_reg_gate__5\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \r_reg0_2_reg_gate__6\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \r_reg0_2_reg_gate__7\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \r_reg0_2_reg_gate__8\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \r_reg0_2_reg_gate__9\ : label is "soft_lutpair399";
  attribute srl_bus_name of \r_reg1_1_reg[0]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n3/r_reg1_1_reg ";
  attribute srl_name of \r_reg1_1_reg[0]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n3/r_reg1_1_reg[0]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg1_1_reg[10]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n3/r_reg1_1_reg ";
  attribute srl_name of \r_reg1_1_reg[10]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n3/r_reg1_1_reg[10]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg1_1_reg[11]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n3/r_reg1_1_reg ";
  attribute srl_name of \r_reg1_1_reg[11]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n3/r_reg1_1_reg[11]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg1_1_reg[12]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n3/r_reg1_1_reg ";
  attribute srl_name of \r_reg1_1_reg[12]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n3/r_reg1_1_reg[12]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg1_1_reg[13]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n3/r_reg1_1_reg ";
  attribute srl_name of \r_reg1_1_reg[13]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n3/r_reg1_1_reg[13]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg1_1_reg[14]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n3/r_reg1_1_reg ";
  attribute srl_name of \r_reg1_1_reg[14]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n3/r_reg1_1_reg[14]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg1_1_reg[15]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n3/r_reg1_1_reg ";
  attribute srl_name of \r_reg1_1_reg[15]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n3/r_reg1_1_reg[15]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg1_1_reg[16]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n3/r_reg1_1_reg ";
  attribute srl_name of \r_reg1_1_reg[16]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n3/r_reg1_1_reg[16]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg1_1_reg[1]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n3/r_reg1_1_reg ";
  attribute srl_name of \r_reg1_1_reg[1]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n3/r_reg1_1_reg[1]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg1_1_reg[2]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n3/r_reg1_1_reg ";
  attribute srl_name of \r_reg1_1_reg[2]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n3/r_reg1_1_reg[2]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg1_1_reg[3]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n3/r_reg1_1_reg ";
  attribute srl_name of \r_reg1_1_reg[3]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n3/r_reg1_1_reg[3]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg1_1_reg[4]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n3/r_reg1_1_reg ";
  attribute srl_name of \r_reg1_1_reg[4]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n3/r_reg1_1_reg[4]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg1_1_reg[5]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n3/r_reg1_1_reg ";
  attribute srl_name of \r_reg1_1_reg[5]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n3/r_reg1_1_reg[5]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg1_1_reg[6]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n3/r_reg1_1_reg ";
  attribute srl_name of \r_reg1_1_reg[6]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n3/r_reg1_1_reg[6]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg1_1_reg[7]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n3/r_reg1_1_reg ";
  attribute srl_name of \r_reg1_1_reg[7]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n3/r_reg1_1_reg[7]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg1_1_reg[8]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n3/r_reg1_1_reg ";
  attribute srl_name of \r_reg1_1_reg[8]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n3/r_reg1_1_reg[8]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg1_1_reg[9]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n3/r_reg1_1_reg ";
  attribute srl_name of \r_reg1_1_reg[9]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n3/r_reg1_1_reg[9]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute SOFT_HLUTNM of r_reg1_2_reg_gate : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \r_reg1_2_reg_gate__0\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \r_reg1_2_reg_gate__1\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \r_reg1_2_reg_gate__10\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \r_reg1_2_reg_gate__11\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \r_reg1_2_reg_gate__12\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \r_reg1_2_reg_gate__13\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \r_reg1_2_reg_gate__14\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \r_reg1_2_reg_gate__15\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \r_reg1_2_reg_gate__2\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \r_reg1_2_reg_gate__3\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \r_reg1_2_reg_gate__4\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \r_reg1_2_reg_gate__5\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \r_reg1_2_reg_gate__6\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \r_reg1_2_reg_gate__7\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \r_reg1_2_reg_gate__8\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \r_reg1_2_reg_gate__9\ : label is "soft_lutpair391";
begin
  r_core_state_reg_0 <= \^r_core_state_reg_0\;
\r_core_state_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4AAA"
    )
        port map (
      I0 => \^r_core_state_reg_0\,
      I1 => \w_s2_o_enable[3]_38\,
      I2 => \r_state_duration_reg_n_0_[1]\,
      I3 => \r_state_duration_reg_n_0_[0]\,
      O => r_core_state
    );
r_core_state_reg: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_core_state,
      Q => \^r_core_state_reg_0\,
      R => \r_reg0_3_reg[0]_0\
    );
\r_o_enable_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF4000"
    )
        port map (
      I0 => \^r_core_state_reg_0\,
      I1 => \w_s2_o_enable[3]_38\,
      I2 => \r_state_duration_reg_n_0_[1]\,
      I3 => \r_state_duration_reg_n_0_[0]\,
      I4 => r_o_enable_reg_n_0,
      O => \r_o_enable_i_1__10_n_0\
    );
r_o_enable_reg: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_o_enable_i_1__10_n_0\,
      Q => r_o_enable_reg_n_0,
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg0_1_reg[0]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0(0),
      Q => \r_reg0_1_reg[0]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg0_1_reg[10]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0(10),
      Q => \r_reg0_1_reg[10]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg0_1_reg[11]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0(11),
      Q => \r_reg0_1_reg[11]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg0_1_reg[12]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0(12),
      Q => \r_reg0_1_reg[12]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg0_1_reg[13]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0(13),
      Q => \r_reg0_1_reg[13]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg0_1_reg[14]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0(14),
      Q => \r_reg0_1_reg[14]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg0_1_reg[15]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0(15),
      Q => \r_reg0_1_reg[15]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg0_1_reg[16]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0(16),
      Q => \r_reg0_1_reg[16]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg0_1_reg[1]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0(1),
      Q => \r_reg0_1_reg[1]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg0_1_reg[2]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0(2),
      Q => \r_reg0_1_reg[2]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg0_1_reg[3]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0(3),
      Q => \r_reg0_1_reg[3]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg0_1_reg[4]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0(4),
      Q => \r_reg0_1_reg[4]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg0_1_reg[5]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0(5),
      Q => \r_reg0_1_reg[5]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg0_1_reg[6]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0(6),
      Q => \r_reg0_1_reg[6]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg0_1_reg[7]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0(7),
      Q => \r_reg0_1_reg[7]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg0_1_reg[8]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0(8),
      Q => \r_reg0_1_reg[8]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg0_1_reg[9]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0(9),
      Q => \r_reg0_1_reg[9]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg0_2_reg[0]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_1_reg[0]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg0_2_reg[0]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg0_2_reg[10]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_1_reg[10]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg0_2_reg[10]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg0_2_reg[11]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_1_reg[11]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg0_2_reg[11]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg0_2_reg[12]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_1_reg[12]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg0_2_reg[12]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg0_2_reg[13]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_1_reg[13]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg0_2_reg[13]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg0_2_reg[14]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_1_reg[14]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg0_2_reg[14]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg0_2_reg[15]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_1_reg[15]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg0_2_reg[15]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg0_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_1_reg[16]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg0_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg0_2_reg[1]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_1_reg[1]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg0_2_reg[1]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg0_2_reg[2]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_1_reg[2]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg0_2_reg[2]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg0_2_reg[3]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_1_reg[3]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg0_2_reg[3]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg0_2_reg[4]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_1_reg[4]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg0_2_reg[4]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg0_2_reg[5]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_1_reg[5]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg0_2_reg[5]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg0_2_reg[6]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_1_reg[6]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg0_2_reg[6]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg0_2_reg[7]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_1_reg[7]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg0_2_reg[7]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg0_2_reg[8]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_1_reg[8]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg0_2_reg[8]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg0_2_reg[9]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_1_reg[9]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg0_2_reg[9]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
r_reg0_2_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg0_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \r_reg1_3_reg[16]_0\,
      O => r_reg0_2_reg_gate_n_0
    );
\r_reg0_2_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg0_2_reg[15]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \r_reg1_3_reg[16]_0\,
      O => \r_reg0_2_reg_gate__0_n_0\
    );
\r_reg0_2_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg0_2_reg[14]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \r_reg1_3_reg[16]_0\,
      O => \r_reg0_2_reg_gate__1_n_0\
    );
\r_reg0_2_reg_gate__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg0_2_reg[5]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \r_reg1_3_reg[16]_0\,
      O => \r_reg0_2_reg_gate__10_n_0\
    );
\r_reg0_2_reg_gate__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg0_2_reg[4]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \r_reg1_3_reg[16]_0\,
      O => \r_reg0_2_reg_gate__11_n_0\
    );
\r_reg0_2_reg_gate__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg0_2_reg[3]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \r_reg1_3_reg[16]_0\,
      O => \r_reg0_2_reg_gate__12_n_0\
    );
\r_reg0_2_reg_gate__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg0_2_reg[2]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \r_reg1_3_reg[16]_0\,
      O => \r_reg0_2_reg_gate__13_n_0\
    );
\r_reg0_2_reg_gate__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg0_2_reg[1]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \r_reg1_3_reg[16]_0\,
      O => \r_reg0_2_reg_gate__14_n_0\
    );
\r_reg0_2_reg_gate__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg0_2_reg[0]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \r_reg1_3_reg[16]_0\,
      O => \r_reg0_2_reg_gate__15_n_0\
    );
\r_reg0_2_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg0_2_reg[13]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \r_reg1_3_reg[16]_0\,
      O => \r_reg0_2_reg_gate__2_n_0\
    );
\r_reg0_2_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg0_2_reg[12]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \r_reg1_3_reg[16]_0\,
      O => \r_reg0_2_reg_gate__3_n_0\
    );
\r_reg0_2_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg0_2_reg[11]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \r_reg1_3_reg[16]_0\,
      O => \r_reg0_2_reg_gate__4_n_0\
    );
\r_reg0_2_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg0_2_reg[10]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \r_reg1_3_reg[16]_0\,
      O => \r_reg0_2_reg_gate__5_n_0\
    );
\r_reg0_2_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg0_2_reg[9]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \r_reg1_3_reg[16]_0\,
      O => \r_reg0_2_reg_gate__6_n_0\
    );
\r_reg0_2_reg_gate__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg0_2_reg[8]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \r_reg1_3_reg[16]_0\,
      O => \r_reg0_2_reg_gate__7_n_0\
    );
\r_reg0_2_reg_gate__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg0_2_reg[7]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \r_reg1_3_reg[16]_0\,
      O => \r_reg0_2_reg_gate__8_n_0\
    );
\r_reg0_2_reg_gate__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg0_2_reg[6]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \r_reg1_3_reg[16]_0\,
      O => \r_reg0_2_reg_gate__9_n_0\
    );
\r_reg0_3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_2_reg_gate__15_n_0\,
      Q => D(0),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg0_3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_2_reg_gate__5_n_0\,
      Q => D(10),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg0_3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_2_reg_gate__4_n_0\,
      Q => D(11),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg0_3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_2_reg_gate__3_n_0\,
      Q => D(12),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg0_3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_2_reg_gate__2_n_0\,
      Q => D(13),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg0_3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_2_reg_gate__1_n_0\,
      Q => D(14),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg0_3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_2_reg_gate__0_n_0\,
      Q => D(15),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg0_3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg0_2_reg_gate_n_0,
      Q => D(16),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg0_3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_2_reg_gate__14_n_0\,
      Q => D(1),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg0_3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_2_reg_gate__13_n_0\,
      Q => D(2),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg0_3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_2_reg_gate__12_n_0\,
      Q => D(3),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg0_3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_2_reg_gate__11_n_0\,
      Q => D(4),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg0_3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_2_reg_gate__10_n_0\,
      Q => D(5),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg0_3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_2_reg_gate__9_n_0\,
      Q => D(6),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg0_3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_2_reg_gate__8_n_0\,
      Q => D(7),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg0_3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_2_reg_gate__7_n_0\,
      Q => D(8),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg0_3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_2_reg_gate__6_n_0\,
      Q => D(9),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg1_1_reg[0]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => \w_s2_out[7]_37\(0),
      Q => \r_reg1_1_reg[0]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg1_1_reg[10]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => \w_s2_out[7]_37\(10),
      Q => \r_reg1_1_reg[10]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg1_1_reg[11]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => \w_s2_out[7]_37\(11),
      Q => \r_reg1_1_reg[11]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg1_1_reg[12]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => \w_s2_out[7]_37\(12),
      Q => \r_reg1_1_reg[12]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg1_1_reg[13]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => \w_s2_out[7]_37\(13),
      Q => \r_reg1_1_reg[13]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg1_1_reg[14]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => \w_s2_out[7]_37\(14),
      Q => \r_reg1_1_reg[14]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg1_1_reg[15]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => \w_s2_out[7]_37\(15),
      Q => \r_reg1_1_reg[15]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg1_1_reg[16]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => \w_s2_out[7]_37\(16),
      Q => \r_reg1_1_reg[16]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg1_1_reg[1]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => \w_s2_out[7]_37\(1),
      Q => \r_reg1_1_reg[1]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg1_1_reg[2]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => \w_s2_out[7]_37\(2),
      Q => \r_reg1_1_reg[2]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg1_1_reg[3]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => \w_s2_out[7]_37\(3),
      Q => \r_reg1_1_reg[3]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg1_1_reg[4]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => \w_s2_out[7]_37\(4),
      Q => \r_reg1_1_reg[4]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg1_1_reg[5]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => \w_s2_out[7]_37\(5),
      Q => \r_reg1_1_reg[5]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg1_1_reg[6]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => \w_s2_out[7]_37\(6),
      Q => \r_reg1_1_reg[6]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg1_1_reg[7]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => \w_s2_out[7]_37\(7),
      Q => \r_reg1_1_reg[7]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg1_1_reg[8]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => \w_s2_out[7]_37\(8),
      Q => \r_reg1_1_reg[8]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg1_1_reg[9]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => \w_s2_out[7]_37\(9),
      Q => \r_reg1_1_reg[9]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg1_2_reg[0]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_1_reg[0]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg1_2_reg[0]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg1_2_reg[10]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_1_reg[10]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg1_2_reg[10]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg1_2_reg[11]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_1_reg[11]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg1_2_reg[11]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg1_2_reg[12]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_1_reg[12]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg1_2_reg[12]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg1_2_reg[13]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_1_reg[13]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg1_2_reg[13]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg1_2_reg[14]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_1_reg[14]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg1_2_reg[14]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg1_2_reg[15]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_1_reg[15]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg1_2_reg[15]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_1_reg[16]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg1_2_reg[1]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_1_reg[1]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg1_2_reg[1]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg1_2_reg[2]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_1_reg[2]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg1_2_reg[2]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg1_2_reg[3]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_1_reg[3]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg1_2_reg[3]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg1_2_reg[4]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_1_reg[4]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg1_2_reg[4]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg1_2_reg[5]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_1_reg[5]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg1_2_reg[5]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg1_2_reg[6]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_1_reg[6]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg1_2_reg[6]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg1_2_reg[7]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_1_reg[7]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg1_2_reg[7]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg1_2_reg[8]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_1_reg[8]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg1_2_reg[8]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg1_2_reg[9]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_1_reg[9]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg1_2_reg[9]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
r_reg1_2_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \r_reg1_3_reg[16]_0\,
      O => r_reg1_2_reg_gate_n_0
    );
\r_reg1_2_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg1_2_reg[15]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \r_reg1_3_reg[16]_0\,
      O => \r_reg1_2_reg_gate__0_n_0\
    );
\r_reg1_2_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg1_2_reg[14]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \r_reg1_3_reg[16]_0\,
      O => \r_reg1_2_reg_gate__1_n_0\
    );
\r_reg1_2_reg_gate__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg1_2_reg[5]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \r_reg1_3_reg[16]_0\,
      O => \r_reg1_2_reg_gate__10_n_0\
    );
\r_reg1_2_reg_gate__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg1_2_reg[4]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \r_reg1_3_reg[16]_0\,
      O => \r_reg1_2_reg_gate__11_n_0\
    );
\r_reg1_2_reg_gate__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg1_2_reg[3]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \r_reg1_3_reg[16]_0\,
      O => \r_reg1_2_reg_gate__12_n_0\
    );
\r_reg1_2_reg_gate__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg1_2_reg[2]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \r_reg1_3_reg[16]_0\,
      O => \r_reg1_2_reg_gate__13_n_0\
    );
\r_reg1_2_reg_gate__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg1_2_reg[1]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \r_reg1_3_reg[16]_0\,
      O => \r_reg1_2_reg_gate__14_n_0\
    );
\r_reg1_2_reg_gate__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg1_2_reg[0]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \r_reg1_3_reg[16]_0\,
      O => \r_reg1_2_reg_gate__15_n_0\
    );
\r_reg1_2_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg1_2_reg[13]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \r_reg1_3_reg[16]_0\,
      O => \r_reg1_2_reg_gate__2_n_0\
    );
\r_reg1_2_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg1_2_reg[12]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \r_reg1_3_reg[16]_0\,
      O => \r_reg1_2_reg_gate__3_n_0\
    );
\r_reg1_2_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg1_2_reg[11]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \r_reg1_3_reg[16]_0\,
      O => \r_reg1_2_reg_gate__4_n_0\
    );
\r_reg1_2_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg1_2_reg[10]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \r_reg1_3_reg[16]_0\,
      O => \r_reg1_2_reg_gate__5_n_0\
    );
\r_reg1_2_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg1_2_reg[9]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \r_reg1_3_reg[16]_0\,
      O => \r_reg1_2_reg_gate__6_n_0\
    );
\r_reg1_2_reg_gate__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg1_2_reg[8]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \r_reg1_3_reg[16]_0\,
      O => \r_reg1_2_reg_gate__7_n_0\
    );
\r_reg1_2_reg_gate__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg1_2_reg[7]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \r_reg1_3_reg[16]_0\,
      O => \r_reg1_2_reg_gate__8_n_0\
    );
\r_reg1_2_reg_gate__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg1_2_reg[6]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \r_reg1_3_reg[16]_0\,
      O => \r_reg1_2_reg_gate__9_n_0\
    );
\r_reg1_3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_2_reg_gate__15_n_0\,
      Q => r_reg1_3(0),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg1_3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_2_reg_gate__5_n_0\,
      Q => r_reg1_3(10),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg1_3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_2_reg_gate__4_n_0\,
      Q => r_reg1_3(11),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg1_3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_2_reg_gate__3_n_0\,
      Q => r_reg1_3(12),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg1_3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_2_reg_gate__2_n_0\,
      Q => r_reg1_3(13),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg1_3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_2_reg_gate__1_n_0\,
      Q => r_reg1_3(14),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg1_3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_2_reg_gate__0_n_0\,
      Q => r_reg1_3(15),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg1_3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg1_2_reg_gate_n_0,
      Q => r_reg1_3(16),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg1_3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_2_reg_gate__14_n_0\,
      Q => r_reg1_3(1),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg1_3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_2_reg_gate__13_n_0\,
      Q => r_reg1_3(2),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg1_3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_2_reg_gate__12_n_0\,
      Q => r_reg1_3(3),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg1_3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_2_reg_gate__11_n_0\,
      Q => r_reg1_3(4),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg1_3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_2_reg_gate__10_n_0\,
      Q => r_reg1_3(5),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg1_3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_2_reg_gate__9_n_0\,
      Q => r_reg1_3(6),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg1_3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_2_reg_gate__8_n_0\,
      Q => r_reg1_3(7),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg1_3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_2_reg_gate__7_n_0\,
      Q => r_reg1_3(8),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg1_3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_2_reg_gate__6_n_0\,
      Q => r_reg1_3(9),
      R => \r_reg0_3_reg[0]_0\
    );
\r_state_duration[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0A0A08"
    )
        port map (
      I0 => i_aresetn,
      I1 => r_o_enable_reg_n_0,
      I2 => \r_state_duration_reg_n_0_[0]\,
      I3 => \w_s2_o_enable[3]_38\,
      I4 => \^r_core_state_reg_0\,
      O => \r_state_duration[0]_i_1__2_n_0\
    );
\r_state_duration[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AA00AA00AA00880"
    )
        port map (
      I0 => i_aresetn,
      I1 => r_o_enable_reg_n_0,
      I2 => \r_state_duration_reg_n_0_[0]\,
      I3 => \r_state_duration_reg_n_0_[1]\,
      I4 => \w_s2_o_enable[3]_38\,
      I5 => \^r_core_state_reg_0\,
      O => \r_state_duration[1]_i_1__2_n_0\
    );
\r_state_duration_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_state_duration[0]_i_1__2_n_0\,
      Q => \r_state_duration_reg_n_0_[0]\,
      R => '0'
    );
\r_state_duration_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_state_duration[1]_i_1__2_n_0\,
      Q => \r_state_duration_reg_n_0_[1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_transpose_stage_two_6 is
  port (
    \w_s2_o_enable[3]_38\ : out STD_LOGIC;
    \r_core_state_reg[1]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \r_reg1_0_reg[0]_0\ : in STD_LOGIC;
    i_clk : in STD_LOGIC;
    \w_s1_o_enable[3]_30\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_transpose_stage_two_6 : entity is "transpose_stage_two";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_transpose_stage_two_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_transpose_stage_two_6 is
  signal \r_core_state[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \r_core_state[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \r_core_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \r_o_enable_i_1__6_n_0\ : STD_LOGIC;
  signal r_reg1_0 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_state_duration_i_1__2_n_0\ : STD_LOGIC;
  signal r_state_duration_reg_n_0 : STD_LOGIC;
  signal \^w_s2_o_enable[3]_38\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \r_core_state[1]_i_1__6\ : label is "soft_lutpair297";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \r_core_state_reg[0]\ : label is "STATE_SWITCHED:10,STATE_UNSWITCHED:01";
  attribute FSM_ENCODED_STATES of \r_core_state_reg[1]\ : label is "STATE_SWITCHED:10,STATE_UNSWITCHED:01";
  attribute SOFT_HLUTNM of \r_o_enable_i_1__6\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \r_reg1_1_reg[16]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_i_2\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \r_state_duration_i_1__2\ : label is "soft_lutpair296";
begin
  \w_s2_o_enable[3]_38\ <= \^w_s2_o_enable[3]_38\;
\r_core_state[0]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FC70"
    )
        port map (
      I0 => \w_s1_o_enable[3]_30\,
      I1 => r_state_duration_reg_n_0,
      I2 => \r_core_state__0\(0),
      I3 => \r_core_state__0\(1),
      O => \r_core_state[0]_i_1__6_n_0\
    );
\r_core_state[1]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => \w_s1_o_enable[3]_30\,
      I1 => r_state_duration_reg_n_0,
      I2 => \r_core_state__0\(0),
      I3 => \r_core_state__0\(1),
      O => \r_core_state[1]_i_1__6_n_0\
    );
\r_core_state_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_core_state[0]_i_1__6_n_0\,
      Q => \r_core_state__0\(0),
      S => \r_reg1_0_reg[0]_0\
    );
\r_core_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_core_state[1]_i_1__6_n_0\,
      Q => \r_core_state__0\(1),
      R => \r_reg1_0_reg[0]_0\
    );
\r_o_enable_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => \w_s1_o_enable[3]_30\,
      I1 => \r_core_state__0\(1),
      I2 => \r_core_state__0\(0),
      I3 => r_state_duration_reg_n_0,
      I4 => \^w_s2_o_enable[3]_38\,
      O => \r_o_enable_i_1__6_n_0\
    );
r_o_enable_reg: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_o_enable_i_1__6_n_0\,
      Q => \^w_s2_o_enable[3]_38\,
      R => \r_reg1_0_reg[0]_0\
    );
\r_reg1_0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => D(0),
      Q => r_reg1_0(0),
      R => \r_reg1_0_reg[0]_0\
    );
\r_reg1_0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => D(10),
      Q => r_reg1_0(10),
      R => \r_reg1_0_reg[0]_0\
    );
\r_reg1_0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => D(11),
      Q => r_reg1_0(11),
      R => \r_reg1_0_reg[0]_0\
    );
\r_reg1_0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => D(12),
      Q => r_reg1_0(12),
      R => \r_reg1_0_reg[0]_0\
    );
\r_reg1_0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => D(13),
      Q => r_reg1_0(13),
      R => \r_reg1_0_reg[0]_0\
    );
\r_reg1_0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => D(14),
      Q => r_reg1_0(14),
      R => \r_reg1_0_reg[0]_0\
    );
\r_reg1_0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => D(15),
      Q => r_reg1_0(15),
      R => \r_reg1_0_reg[0]_0\
    );
\r_reg1_0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => D(16),
      Q => r_reg1_0(16),
      R => \r_reg1_0_reg[0]_0\
    );
\r_reg1_0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => D(1),
      Q => r_reg1_0(1),
      R => \r_reg1_0_reg[0]_0\
    );
\r_reg1_0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => D(2),
      Q => r_reg1_0(2),
      R => \r_reg1_0_reg[0]_0\
    );
\r_reg1_0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => D(3),
      Q => r_reg1_0(3),
      R => \r_reg1_0_reg[0]_0\
    );
\r_reg1_0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => D(4),
      Q => r_reg1_0(4),
      R => \r_reg1_0_reg[0]_0\
    );
\r_reg1_0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => D(5),
      Q => r_reg1_0(5),
      R => \r_reg1_0_reg[0]_0\
    );
\r_reg1_0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => D(6),
      Q => r_reg1_0(6),
      R => \r_reg1_0_reg[0]_0\
    );
\r_reg1_0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => D(7),
      Q => r_reg1_0(7),
      R => \r_reg1_0_reg[0]_0\
    );
\r_reg1_0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => D(8),
      Q => r_reg1_0(8),
      R => \r_reg1_0_reg[0]_0\
    );
\r_reg1_0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => D(9),
      Q => r_reg1_0(9),
      R => \r_reg1_0_reg[0]_0\
    );
\r_reg1_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg1_0(0),
      Q => Q(0),
      R => \r_reg1_0_reg[0]_0\
    );
\r_reg1_1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg1_0(10),
      Q => Q(10),
      R => \r_reg1_0_reg[0]_0\
    );
\r_reg1_1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg1_0(11),
      Q => Q(11),
      R => \r_reg1_0_reg[0]_0\
    );
\r_reg1_1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg1_0(12),
      Q => Q(12),
      R => \r_reg1_0_reg[0]_0\
    );
\r_reg1_1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg1_0(13),
      Q => Q(13),
      R => \r_reg1_0_reg[0]_0\
    );
\r_reg1_1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg1_0(14),
      Q => Q(14),
      R => \r_reg1_0_reg[0]_0\
    );
\r_reg1_1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg1_0(15),
      Q => Q(15),
      R => \r_reg1_0_reg[0]_0\
    );
\r_reg1_1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg1_0(16),
      Q => Q(16),
      R => \r_reg1_0_reg[0]_0\
    );
\r_reg1_1_reg[16]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_core_state__0\(1),
      I1 => \r_core_state__0\(0),
      O => \r_core_state_reg[1]_0\
    );
\r_reg1_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg1_0(1),
      Q => Q(1),
      R => \r_reg1_0_reg[0]_0\
    );
\r_reg1_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg1_0(2),
      Q => Q(2),
      R => \r_reg1_0_reg[0]_0\
    );
\r_reg1_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg1_0(3),
      Q => Q(3),
      R => \r_reg1_0_reg[0]_0\
    );
\r_reg1_1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg1_0(4),
      Q => Q(4),
      R => \r_reg1_0_reg[0]_0\
    );
\r_reg1_1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg1_0(5),
      Q => Q(5),
      R => \r_reg1_0_reg[0]_0\
    );
\r_reg1_1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg1_0(6),
      Q => Q(6),
      R => \r_reg1_0_reg[0]_0\
    );
\r_reg1_1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg1_0(7),
      Q => Q(7),
      R => \r_reg1_0_reg[0]_0\
    );
\r_reg1_1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg1_0(8),
      Q => Q(8),
      R => \r_reg1_0_reg[0]_0\
    );
\r_reg1_1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg1_0(9),
      Q => Q(9),
      R => \r_reg1_0_reg[0]_0\
    );
\r_state_duration_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F00F0FE0"
    )
        port map (
      I0 => \w_s1_o_enable[3]_30\,
      I1 => \^w_s2_o_enable[3]_38\,
      I2 => \r_core_state__0\(0),
      I3 => \r_core_state__0\(1),
      I4 => r_state_duration_reg_n_0,
      O => \r_state_duration_i_1__2_n_0\
    );
r_state_duration_reg: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_state_duration_i_1__2_n_0\,
      Q => r_state_duration_reg_n_0,
      R => \r_reg1_0_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_one_dimension_dct is
  port (
    w_dct0_to_trans_axis_tlast : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 16 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 16 downto 0 );
    w_dct0_to_trans_axis_tvalid : out STD_LOGIC;
    \FSM_onehot_r_core_state_reg[0]_0\ : out STD_LOGIC;
    \r_next_output_col_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_next_output_col_reg[1]_0\ : out STD_LOGIC;
    i_clk : in STD_LOGIC;
    \r_dsp_sub_input_a_value_reg[3][0]_0\ : in STD_LOGIC;
    r_o_axis_TLAST_reg_0 : in STD_LOGIC;
    \r_input_coeffs_reg[6][7][8]\ : in STD_LOGIC;
    \r_input_coeffs_reg[6][7][0]\ : in STD_LOGIC;
    i_axis_TVALID : in STD_LOGIC;
    i_axis_TLAST : in STD_LOGIC;
    r_core_state : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_axis_TDATA : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_one_dimension_dct;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_one_dimension_dct is
  signal \FSM_onehot_r_core_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_r_core_state[0]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_r_core_state[0]_rep_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_r_core_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_r_core_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_r_core_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_r_core_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_r_core_state[2]_i_3_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_r_core_state_reg[0]_0\ : STD_LOGIC;
  signal \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_r_core_state_reg[0]_rep_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal RSTA : STD_LOGIC;
  signal dsp_add_2_n_22 : STD_LOGIC;
  signal dsp_add_2_n_23 : STD_LOGIC;
  signal dsp_add_2_n_24 : STD_LOGIC;
  signal dsp_add_2_n_25 : STD_LOGIC;
  signal dsp_add_3_n_10 : STD_LOGIC;
  signal dsp_add_3_n_11 : STD_LOGIC;
  signal dsp_add_3_n_12 : STD_LOGIC;
  signal dsp_add_3_n_13 : STD_LOGIC;
  signal dsp_add_3_n_14 : STD_LOGIC;
  signal dsp_add_3_n_15 : STD_LOGIC;
  signal dsp_add_3_n_16 : STD_LOGIC;
  signal dsp_add_3_n_17 : STD_LOGIC;
  signal dsp_add_3_n_18 : STD_LOGIC;
  signal dsp_add_3_n_19 : STD_LOGIC;
  signal dsp_add_3_n_20 : STD_LOGIC;
  signal dsp_add_3_n_21 : STD_LOGIC;
  signal dsp_add_3_n_22 : STD_LOGIC;
  signal dsp_add_3_n_23 : STD_LOGIC;
  signal dsp_add_3_n_24 : STD_LOGIC;
  signal dsp_add_3_n_25 : STD_LOGIC;
  signal dsp_add_3_n_26 : STD_LOGIC;
  signal dsp_add_3_n_27 : STD_LOGIC;
  signal dsp_add_3_n_28 : STD_LOGIC;
  signal dsp_add_3_n_29 : STD_LOGIC;
  signal dsp_add_3_n_3 : STD_LOGIC;
  signal dsp_add_3_n_30 : STD_LOGIC;
  signal dsp_add_3_n_31 : STD_LOGIC;
  signal dsp_add_3_n_32 : STD_LOGIC;
  signal dsp_add_3_n_33 : STD_LOGIC;
  signal dsp_add_3_n_34 : STD_LOGIC;
  signal dsp_add_3_n_35 : STD_LOGIC;
  signal dsp_add_3_n_36 : STD_LOGIC;
  signal dsp_add_3_n_37 : STD_LOGIC;
  signal dsp_add_3_n_38 : STD_LOGIC;
  signal dsp_add_3_n_39 : STD_LOGIC;
  signal dsp_add_3_n_4 : STD_LOGIC;
  signal dsp_add_3_n_40 : STD_LOGIC;
  signal dsp_add_3_n_41 : STD_LOGIC;
  signal dsp_add_3_n_42 : STD_LOGIC;
  signal dsp_add_3_n_43 : STD_LOGIC;
  signal dsp_add_3_n_44 : STD_LOGIC;
  signal dsp_add_3_n_45 : STD_LOGIC;
  signal dsp_add_3_n_5 : STD_LOGIC;
  signal dsp_add_3_n_6 : STD_LOGIC;
  signal dsp_add_3_n_7 : STD_LOGIC;
  signal dsp_add_3_n_8 : STD_LOGIC;
  signal dsp_add_3_n_9 : STD_LOGIC;
  signal dsp_sub_2_n_22 : STD_LOGIC;
  signal dsp_sub_2_n_23 : STD_LOGIC;
  signal dsp_sub_2_n_24 : STD_LOGIC;
  signal dsp_sub_2_n_25 : STD_LOGIC;
  signal dsp_sub_3_n_10 : STD_LOGIC;
  signal dsp_sub_3_n_11 : STD_LOGIC;
  signal dsp_sub_3_n_12 : STD_LOGIC;
  signal dsp_sub_3_n_13 : STD_LOGIC;
  signal dsp_sub_3_n_14 : STD_LOGIC;
  signal dsp_sub_3_n_15 : STD_LOGIC;
  signal dsp_sub_3_n_16 : STD_LOGIC;
  signal dsp_sub_3_n_17 : STD_LOGIC;
  signal dsp_sub_3_n_18 : STD_LOGIC;
  signal dsp_sub_3_n_19 : STD_LOGIC;
  signal dsp_sub_3_n_20 : STD_LOGIC;
  signal dsp_sub_3_n_21 : STD_LOGIC;
  signal dsp_sub_3_n_22 : STD_LOGIC;
  signal dsp_sub_3_n_23 : STD_LOGIC;
  signal dsp_sub_3_n_24 : STD_LOGIC;
  signal dsp_sub_3_n_25 : STD_LOGIC;
  signal dsp_sub_3_n_26 : STD_LOGIC;
  signal dsp_sub_3_n_27 : STD_LOGIC;
  signal dsp_sub_3_n_28 : STD_LOGIC;
  signal dsp_sub_3_n_29 : STD_LOGIC;
  signal dsp_sub_3_n_3 : STD_LOGIC;
  signal dsp_sub_3_n_30 : STD_LOGIC;
  signal dsp_sub_3_n_31 : STD_LOGIC;
  signal dsp_sub_3_n_32 : STD_LOGIC;
  signal dsp_sub_3_n_33 : STD_LOGIC;
  signal dsp_sub_3_n_34 : STD_LOGIC;
  signal dsp_sub_3_n_35 : STD_LOGIC;
  signal dsp_sub_3_n_36 : STD_LOGIC;
  signal dsp_sub_3_n_37 : STD_LOGIC;
  signal dsp_sub_3_n_38 : STD_LOGIC;
  signal dsp_sub_3_n_39 : STD_LOGIC;
  signal dsp_sub_3_n_4 : STD_LOGIC;
  signal dsp_sub_3_n_40 : STD_LOGIC;
  signal dsp_sub_3_n_41 : STD_LOGIC;
  signal dsp_sub_3_n_42 : STD_LOGIC;
  signal dsp_sub_3_n_43 : STD_LOGIC;
  signal dsp_sub_3_n_44 : STD_LOGIC;
  signal dsp_sub_3_n_45 : STD_LOGIC;
  signal dsp_sub_3_n_5 : STD_LOGIC;
  signal dsp_sub_3_n_6 : STD_LOGIC;
  signal dsp_sub_3_n_7 : STD_LOGIC;
  signal dsp_sub_3_n_8 : STD_LOGIC;
  signal dsp_sub_3_n_9 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \p_0_out_inferred__0/i___2_carry__0_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/i___2_carry__0_n_1\ : STD_LOGIC;
  signal \p_0_out_inferred__0/i___2_carry__0_n_2\ : STD_LOGIC;
  signal \p_0_out_inferred__0/i___2_carry__0_n_3\ : STD_LOGIC;
  signal \p_0_out_inferred__0/i___2_carry__1_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/i___2_carry__1_n_1\ : STD_LOGIC;
  signal \p_0_out_inferred__0/i___2_carry__1_n_2\ : STD_LOGIC;
  signal \p_0_out_inferred__0/i___2_carry__1_n_3\ : STD_LOGIC;
  signal \p_0_out_inferred__0/i___2_carry__2_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/i___2_carry__2_n_1\ : STD_LOGIC;
  signal \p_0_out_inferred__0/i___2_carry__2_n_2\ : STD_LOGIC;
  signal \p_0_out_inferred__0/i___2_carry__2_n_3\ : STD_LOGIC;
  signal \p_0_out_inferred__0/i___2_carry__3_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/i___2_carry__3_n_1\ : STD_LOGIC;
  signal \p_0_out_inferred__0/i___2_carry__3_n_2\ : STD_LOGIC;
  signal \p_0_out_inferred__0/i___2_carry__3_n_3\ : STD_LOGIC;
  signal \p_0_out_inferred__0/i___2_carry__4_n_1\ : STD_LOGIC;
  signal \p_0_out_inferred__0/i___2_carry__4_n_2\ : STD_LOGIC;
  signal \p_0_out_inferred__0/i___2_carry__4_n_3\ : STD_LOGIC;
  signal \p_0_out_inferred__0/i___2_carry_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/i___2_carry_n_1\ : STD_LOGIC;
  signal \p_0_out_inferred__0/i___2_carry_n_2\ : STD_LOGIC;
  signal \p_0_out_inferred__0/i___2_carry_n_3\ : STD_LOGIC;
  signal \p_0_out_inferred__1/i___2_carry__0_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/i___2_carry__0_n_1\ : STD_LOGIC;
  signal \p_0_out_inferred__1/i___2_carry__0_n_2\ : STD_LOGIC;
  signal \p_0_out_inferred__1/i___2_carry__0_n_3\ : STD_LOGIC;
  signal \p_0_out_inferred__1/i___2_carry__1_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/i___2_carry__1_n_1\ : STD_LOGIC;
  signal \p_0_out_inferred__1/i___2_carry__1_n_2\ : STD_LOGIC;
  signal \p_0_out_inferred__1/i___2_carry__1_n_3\ : STD_LOGIC;
  signal \p_0_out_inferred__1/i___2_carry__2_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/i___2_carry__2_n_1\ : STD_LOGIC;
  signal \p_0_out_inferred__1/i___2_carry__2_n_2\ : STD_LOGIC;
  signal \p_0_out_inferred__1/i___2_carry__2_n_3\ : STD_LOGIC;
  signal \p_0_out_inferred__1/i___2_carry__3_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/i___2_carry__3_n_1\ : STD_LOGIC;
  signal \p_0_out_inferred__1/i___2_carry__3_n_2\ : STD_LOGIC;
  signal \p_0_out_inferred__1/i___2_carry__3_n_3\ : STD_LOGIC;
  signal \p_0_out_inferred__1/i___2_carry__4_n_1\ : STD_LOGIC;
  signal \p_0_out_inferred__1/i___2_carry__4_n_2\ : STD_LOGIC;
  signal \p_0_out_inferred__1/i___2_carry__4_n_3\ : STD_LOGIC;
  signal \p_0_out_inferred__1/i___2_carry_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/i___2_carry_n_1\ : STD_LOGIC;
  signal \p_0_out_inferred__1/i___2_carry_n_2\ : STD_LOGIC;
  signal \p_0_out_inferred__1/i___2_carry_n_3\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_core_state0__2\ : STD_LOGIC;
  signal \r_curr_input_col[0]_i_1_n_0\ : STD_LOGIC;
  signal \r_curr_input_col[1]_i_1_n_0\ : STD_LOGIC;
  signal \r_curr_input_col[2]_i_1_n_0\ : STD_LOGIC;
  signal \r_curr_input_col_reg_n_0_[0]\ : STD_LOGIC;
  signal \r_curr_input_col_reg_n_0_[1]\ : STD_LOGIC;
  signal \r_curr_input_col_reg_n_0_[2]\ : STD_LOGIC;
  signal r_dsp_add_1_setup : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \r_dsp_add_1_setup[2]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_1_setup[2]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_add_1_setup_reg_n_0_[1]\ : STD_LOGIC;
  signal \r_dsp_add_1_setup_reg_n_0_[2]\ : STD_LOGIC;
  signal \r_dsp_add_2_load[1]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_2_load[2]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_2_load_reg_n_0_[1]\ : STD_LOGIC;
  signal \r_dsp_add_2_load_reg_n_0_[2]\ : STD_LOGIC;
  signal r_dsp_add_3_preadd : STD_LOGIC;
  signal \r_dsp_add_3_preadd[1]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_3_preadd[2]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_3_preadd_reg_n_0_[1]\ : STD_LOGIC;
  signal \r_dsp_add_3_preadd_reg_n_0_[2]\ : STD_LOGIC;
  signal r_dsp_add_4_mul : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \r_dsp_add_4_mul[1]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_4_mul[2]_i_1_n_0\ : STD_LOGIC;
  signal r_dsp_add_5_finished : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \r_dsp_add_5_finished[1]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_5_finished[2]_i_1_n_0\ : STD_LOGIC;
  signal r_dsp_add_input_a_value1_in : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal \r_dsp_add_input_a_value[0][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_a_value[0][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_a_value[0][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_a_value[0][4]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_a_value[0][5]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_a_value[1][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_a_value[1][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_a_value[1][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_a_value[1][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_a_value[1][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_a_value[1][4]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_a_value[1][5]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_a_value[2][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_a_value[2][5]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_a_value_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \r_dsp_add_input_a_value_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \r_dsp_add_input_a_value_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \r_dsp_add_input_a_value_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \r_dsp_add_input_a_value_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \r_dsp_add_input_a_value_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \r_dsp_add_input_a_value_reg_n_0_[1][16]\ : STD_LOGIC;
  signal \r_dsp_add_input_a_value_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \r_dsp_add_input_a_value_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \r_dsp_add_input_a_value_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \r_dsp_add_input_a_value_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \r_dsp_add_input_a_value_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \r_dsp_add_input_a_value_reg_n_0_[2][3]\ : STD_LOGIC;
  signal \r_dsp_add_input_a_value_reg_n_0_[2][5]\ : STD_LOGIC;
  signal \r_dsp_add_input_a_value_reg_n_0_[3][3]\ : STD_LOGIC;
  signal \r_dsp_add_input_a_value_reg_n_0_[3][5]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[0][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[0][10]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[0][11]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[0][12]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[0][13]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[0][14]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[0][15]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[0][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[0][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[0][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[0][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[0][4]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[0][5]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[0][6]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[0][7]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[0][8]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[0][9]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[1][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[1][10]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[1][11]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[1][12]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[1][13]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[1][14]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[1][15]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[1][16]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[1][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[1][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[1][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[1][4]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[1][5]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[1][6]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[1][7]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[1][8]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[1][9]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[2][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[2][10]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[2][11]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[2][12]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[2][13]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[2][14]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[2][15]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[2][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[2][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[2][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[2][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[2][4]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[2][5]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[2][6]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[2][7]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[2][8]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[2][9]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[3][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[3][10]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[3][11]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[3][12]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[3][13]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[3][14]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[3][15]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[3][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[3][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[3][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[3][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[3][4]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[3][5]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[3][6]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[3][7]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[3][8]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[3][9]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[0][16]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[1][14]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[1][16]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[1][9]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[2][10]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[2][11]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[2][12]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[2][13]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[2][14]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[2][15]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[2][16]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[2][2]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[2][3]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[2][4]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[2][5]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[2][6]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[2][7]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[2][8]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[2][9]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[3][0]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[3][10]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[3][11]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[3][12]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[3][13]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[3][14]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[3][15]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[3][16]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[3][1]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[3][2]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[3][3]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[3][4]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[3][5]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[3][6]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[3][7]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[3][8]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[3][9]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[0][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[0][10]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[0][11]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[0][12]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[0][13]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[0][14]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[0][15]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[0][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[0][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[0][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[0][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[0][4]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[0][5]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[0][6]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[0][7]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[0][8]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[0][9]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[1][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[1][10]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[1][11]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[1][12]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[1][13]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[1][14]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[1][15]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[1][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[1][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[1][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[1][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[1][4]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[1][5]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[1][6]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[1][7]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[1][8]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[1][9]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[2][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[2][10]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[2][11]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[2][12]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[2][13]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[2][14]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[2][15]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[2][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[2][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[2][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[2][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[2][4]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[2][5]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[2][6]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[2][7]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[2][8]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[2][9]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[3][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[3][10]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[3][11]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[3][12]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[3][13]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[3][14]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[3][15]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[3][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[3][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[3][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[3][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[3][4]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[3][5]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[3][6]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[3][7]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[3][8]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[3][9]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[0][16]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[1][14]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[1][16]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[1][9]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[2][10]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[2][11]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[2][12]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[2][13]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[2][14]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[2][15]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[2][16]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[2][2]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[2][3]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[2][4]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[2][5]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[2][6]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[2][7]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[2][8]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[2][9]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[3][0]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[3][10]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[3][11]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[3][12]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[3][13]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[3][14]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[3][15]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[3][16]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[3][1]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[3][2]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[3][3]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[3][4]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[3][5]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[3][6]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[3][7]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[3][8]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[3][9]\ : STD_LOGIC;
  signal r_dsp_sub_1_setup : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \r_dsp_sub_1_setup_reg_n_0_[0]\ : STD_LOGIC;
  signal \r_dsp_sub_1_setup_reg_n_0_[1]\ : STD_LOGIC;
  signal \r_dsp_sub_1_setup_reg_n_0_[2]\ : STD_LOGIC;
  signal \r_dsp_sub_2_load[0]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_sub_2_load[1]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_sub_2_load[2]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_sub_2_load_reg_n_0_[0]\ : STD_LOGIC;
  signal \r_dsp_sub_2_load_reg_n_0_[1]\ : STD_LOGIC;
  signal \r_dsp_sub_2_load_reg_n_0_[2]\ : STD_LOGIC;
  signal r_dsp_sub_3_presub : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \r_dsp_sub_3_presub[0]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_sub_3_presub[1]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_sub_3_presub[2]_i_1_n_0\ : STD_LOGIC;
  signal r_dsp_sub_4_mul : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \r_dsp_sub_4_mul[0]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_sub_4_mul[1]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_sub_4_mul[2]_i_1_n_0\ : STD_LOGIC;
  signal r_dsp_sub_5_finished : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \r_dsp_sub_5_finished[0]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_sub_5_finished[1]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_sub_5_finished[2]_i_1_n_0\ : STD_LOGIC;
  signal r_dsp_sub_input_a_value : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_dsp_sub_input_a_value[0][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value[0][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value[0][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value[0][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value[0][4]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value[0][5]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value[1][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value[1][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value[1][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value[1][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value[1][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value[1][4]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value[1][5]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value[2][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value[2][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value[2][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value[2][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value[2][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value[2][4]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value[2][5]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value_reg_n_0_[1][16]\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value_reg_n_0_[2][16]\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value_reg_n_0_[2][2]\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value_reg_n_0_[2][3]\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value_reg_n_0_[2][4]\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value_reg_n_0_[2][5]\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value_reg_n_0_[3][0]\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value_reg_n_0_[3][16]\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value_reg_n_0_[3][3]\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value_reg_n_0_[3][4]\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value_reg_n_0_[3][5]\ : STD_LOGIC;
  signal \r_input_pixels[0][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][0]_i_2_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][0]_i_3_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][10]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][10]_i_2_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][10]_i_3_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][11]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][11]_i_2_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][11]_i_3_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][12]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][12]_i_2_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][12]_i_3_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][13]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][13]_i_2_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][13]_i_3_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][14]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][14]_i_2_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][14]_i_3_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][15]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][15]_i_2_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][15]_i_3_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][16]_i_2_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][16]_i_3_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][16]_i_4_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][1]_i_2_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][1]_i_3_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][2]_i_2_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][2]_i_3_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][3]_i_2_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][3]_i_3_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][4]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][4]_i_2_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][4]_i_3_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][5]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][5]_i_2_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][5]_i_3_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][6]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][6]_i_2_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][6]_i_3_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][7]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][7]_i_2_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][7]_i_3_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][8]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][8]_i_2_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][8]_i_3_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][9]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][9]_i_2_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][9]_i_3_n_0\ : STD_LOGIC;
  signal \r_input_pixels[1][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_pixels[2][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_pixels[3][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_pixels[4][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_pixels[5][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_pixels[6][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_pixels[7][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_pixels_reg[0]_12\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_pixels_reg[1]_19\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_pixels_reg[2]_13\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_pixels_reg[3]_14\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_pixels_reg[4]_15\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_pixels_reg[5]_16\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_pixels_reg[6]_17\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_pixels_reg[7]_18\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal r_next_output_col : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \r_next_output_col[2]_i_1_n_0\ : STD_LOGIC;
  signal \^r_next_output_col_reg[1]_0\ : STD_LOGIC;
  signal \^r_next_output_col_reg[2]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \r_next_output_col_reg_n_0_[0]\ : STD_LOGIC;
  signal \r_next_output_col_reg_n_0_[1]\ : STD_LOGIC;
  signal \r_o_axis_TDATA[0]_i_1_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[0]_i_2_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[0]_i_3_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[0]_i_4_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[10]_i_1_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[10]_i_2_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[10]_i_3_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[10]_i_4_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[11]_i_1_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[11]_i_2_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[11]_i_3_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[11]_i_4_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[12]_i_1_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[12]_i_2_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[12]_i_3_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[12]_i_4_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[13]_i_1_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[13]_i_2_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[13]_i_3_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[13]_i_4_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[14]_i_1_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[14]_i_2_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[14]_i_3_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[14]_i_4_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_1_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_2_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_3_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_4_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[16]_i_1_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[16]_i_2_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[16]_i_3_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[16]_i_4_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[16]_i_5_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[1]_i_1_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[1]_i_2_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[1]_i_3_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[1]_i_4_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[2]_i_1_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[2]_i_2_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[2]_i_3_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[2]_i_4_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[3]_i_1_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[3]_i_2_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[3]_i_3_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[3]_i_4_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[4]_i_1_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[4]_i_2_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[4]_i_3_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[4]_i_4_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[5]_i_1_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[5]_i_2_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[5]_i_3_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[5]_i_4_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[6]_i_1_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[6]_i_2_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[6]_i_3_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[6]_i_4_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[7]_i_1_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[7]_i_2_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[7]_i_3_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[7]_i_4_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[8]_i_1_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[8]_i_2_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[8]_i_3_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[8]_i_4_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[9]_i_1_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[9]_i_2_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[9]_i_3_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[9]_i_4_n_0\ : STD_LOGIC;
  signal r_output_coefficients : STD_LOGIC;
  signal \r_output_coefficients[0][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[0][10]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[0][11]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[0][12]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[0][13]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[0][14]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[0][15]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[0][16]_i_2_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[0][16]_i_3_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[0][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[0][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[0][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[0][4]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[0][5]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[0][6]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[0][7]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[0][8]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[0][9]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[1][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[1][10]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[1][11]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[1][12]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[1][13]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[1][14]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[1][15]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[1][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[1][16]_i_2_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[1][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[1][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[1][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[1][4]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[1][5]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[1][6]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[1][7]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[1][8]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[1][9]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[2][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[2][10]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[2][11]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[2][12]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[2][13]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[2][14]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[2][15]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[2][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[2][16]_i_2_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[2][16]_i_3_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[2][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[2][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[2][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[2][4]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[2][5]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[2][6]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[2][7]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[2][8]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[2][9]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[3][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[3][10]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[3][11]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[3][12]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[3][13]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[3][14]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[3][15]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[3][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[3][16]_i_2_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[3][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[3][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[3][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[3][4]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[3][5]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[3][6]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[3][7]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[3][8]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[3][9]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[4][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[4][10]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[4][11]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[4][12]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[4][13]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[4][14]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[4][15]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[4][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[4][16]_i_2_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[4][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[4][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[4][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[4][4]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[4][5]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[4][6]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[4][7]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[4][8]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[4][9]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[5][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[5][10]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[5][11]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[5][12]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[5][13]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[5][14]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[5][15]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[5][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[5][16]_i_2_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[5][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[5][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[5][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[5][4]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[5][5]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[5][6]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[5][7]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[5][8]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[5][9]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[6][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[6][10]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[6][11]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[6][12]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[6][13]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[6][14]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[6][15]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[6][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[6][16]_i_2_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[6][16]_i_3_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[6][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[6][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[6][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[6][4]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[6][5]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[6][6]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[6][7]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[6][8]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[6][9]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[7][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[7][10]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[7][11]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[7][12]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[7][13]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[7][14]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[7][15]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[7][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[7][16]_i_2_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[7][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[7][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[7][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[7][4]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[7][5]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[7][6]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[7][7]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[7][8]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[7][9]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients_reg[0]__0\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_output_coefficients_reg[1]__0\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_output_coefficients_reg[2]__0\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_output_coefficients_reg[3]__0\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_output_coefficients_reg[4]__0\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_output_coefficients_reg[5]__0\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_output_coefficients_reg[6]__0\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_output_coefficients_reg[7]__0\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \^w_dct0_to_trans_axis_tlast\ : STD_LOGIC;
  signal \^w_dct0_to_trans_axis_tvalid\ : STD_LOGIC;
  signal \w_dsp_add_output[0]_4\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \w_dsp_add_output[1]_5\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \w_dsp_add_output[2]_6\ : STD_LOGIC_VECTOR ( 22 downto 1 );
  signal \w_dsp_add_output[3]_7\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \w_dsp_sub_output[0]_8\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \w_dsp_sub_output[1]_9\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \w_dsp_sub_output[2]_10\ : STD_LOGIC_VECTOR ( 22 downto 1 );
  signal \w_dsp_sub_output[3]_11\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \NLW_p_0_out_inferred__0/i___2_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_0_out_inferred__0/i___2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_p_0_out_inferred__0/i___2_carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_0_out_inferred__1/i___2_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_0_out_inferred__1/i___2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_p_0_out_inferred__1/i___2_carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_r_core_state[0]_i_3\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \FSM_onehot_r_core_state[1]_i_2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \FSM_onehot_r_core_state[2]_i_2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \FSM_onehot_r_core_state[2]_i_3\ : label is "soft_lutpair28";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_r_core_state_reg[0]\ : label is "STATE_COMPUTATION:010,STATE_OUTPUT_TRANSMISSION:100,STATE_INPUT_COLLECTION:001";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \FSM_onehot_r_core_state_reg[0]\ : label is "FSM_onehot_r_core_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_onehot_r_core_state_reg[0]_rep\ : label is "STATE_COMPUTATION:010,STATE_OUTPUT_TRANSMISSION:100,STATE_INPUT_COLLECTION:001";
  attribute ORIG_CELL_NAME of \FSM_onehot_r_core_state_reg[0]_rep\ : label is "FSM_onehot_r_core_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_onehot_r_core_state_reg[0]_rep__0\ : label is "STATE_COMPUTATION:010,STATE_OUTPUT_TRANSMISSION:100,STATE_INPUT_COLLECTION:001";
  attribute ORIG_CELL_NAME of \FSM_onehot_r_core_state_reg[0]_rep__0\ : label is "FSM_onehot_r_core_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_onehot_r_core_state_reg[1]\ : label is "STATE_COMPUTATION:010,STATE_OUTPUT_TRANSMISSION:100,STATE_INPUT_COLLECTION:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_r_core_state_reg[2]\ : label is "STATE_COMPUTATION:010,STATE_OUTPUT_TRANSMISSION:100,STATE_INPUT_COLLECTION:001";
  attribute SOFT_HLUTNM of \r_curr_input_col[0]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \r_curr_input_col[1]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \r_dsp_add_1_setup[1]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \r_dsp_add_1_setup[2]_i_2\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \r_dsp_add_1_setup[2]_i_3\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \r_dsp_add_3_preadd[1]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \r_dsp_add_3_preadd[2]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \r_dsp_add_4_mul[1]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \r_dsp_add_4_mul[2]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \r_dsp_add_5_finished[1]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \r_dsp_add_5_finished[2]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \r_dsp_add_input_a_value[0][1]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \r_dsp_add_input_a_value[0][2]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \r_dsp_add_input_a_value[0][3]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \r_dsp_add_input_a_value[0][4]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \r_dsp_add_input_a_value[0][5]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \r_dsp_add_input_a_value[1][0]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \r_dsp_add_input_a_value[1][16]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \r_dsp_add_input_a_value[1][1]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \r_dsp_add_input_a_value[1][2]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \r_dsp_add_input_a_value[1][3]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \r_dsp_add_input_a_value[1][4]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \r_dsp_add_input_a_value[1][5]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \r_dsp_add_input_a_value[2][3]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \r_dsp_add_input_a_value[2][5]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \r_dsp_add_input_a_value[3][3]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \r_dsp_add_input_a_value[3][5]_i_1\ : label is "soft_lutpair18";
  attribute RAM_STYLE : string;
  attribute RAM_STYLE of \r_dsp_add_input_a_value_reg[0][1]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_a_value_reg[0][2]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_a_value_reg[0][3]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_a_value_reg[0][4]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_a_value_reg[0][5]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_a_value_reg[1][0]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_a_value_reg[1][16]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_a_value_reg[1][1]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_a_value_reg[1][2]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_a_value_reg[1][3]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_a_value_reg[1][4]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_a_value_reg[1][5]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_a_value_reg[2][3]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_a_value_reg[2][5]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_a_value_reg[3][3]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_a_value_reg[3][5]\ : label is "registers";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[0][0]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[0][10]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[0][11]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[0][12]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[0][13]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[0][14]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[0][15]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[0][16]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[0][1]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[0][2]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[0][3]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[0][4]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[0][5]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[0][6]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[0][7]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[0][8]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[0][9]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[1][0]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[1][10]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[1][11]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[1][12]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[1][13]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[1][14]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[1][15]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[1][16]_i_2\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[1][1]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[1][2]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[1][3]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[1][4]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[1][5]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[1][6]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[1][7]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[1][8]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[1][9]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[2][0]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[2][10]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[2][11]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[2][12]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[2][13]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[2][14]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[2][15]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[2][16]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[2][1]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[2][2]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[2][3]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[2][4]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[2][5]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[2][6]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[2][7]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[2][8]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[2][9]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[3][0]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[3][10]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[3][11]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[3][12]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[3][13]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[3][14]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[3][15]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[3][16]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[3][1]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[3][2]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[3][3]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[3][4]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[3][5]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[3][6]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[3][7]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[3][8]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[3][9]_i_1\ : label is "soft_lutpair83";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[0][0]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[0][10]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[0][11]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[0][12]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[0][13]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[0][14]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[0][15]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[0][16]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[0][1]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[0][2]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[0][3]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[0][4]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[0][5]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[0][6]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[0][7]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[0][8]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[0][9]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[1][0]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[1][10]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[1][11]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[1][12]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[1][13]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[1][14]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[1][15]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[1][16]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[1][1]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[1][2]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[1][3]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[1][4]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[1][5]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[1][6]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[1][7]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[1][8]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[1][9]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[2][0]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[2][10]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[2][11]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[2][12]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[2][13]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[2][14]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[2][15]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[2][16]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[2][1]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[2][2]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[2][3]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[2][4]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[2][5]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[2][6]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[2][7]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[2][8]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[2][9]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[3][0]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[3][10]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[3][11]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[3][12]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[3][13]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[3][14]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[3][15]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[3][16]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[3][1]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[3][2]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[3][3]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[3][4]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[3][5]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[3][6]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[3][7]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[3][8]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[3][9]\ : label is "registers";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[0][0]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[0][10]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[0][11]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[0][12]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[0][13]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[0][14]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[0][15]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[0][16]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[0][1]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[0][2]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[0][3]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[0][4]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[0][5]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[0][6]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[0][7]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[0][8]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[0][9]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[1][0]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[1][10]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[1][11]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[1][12]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[1][13]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[1][14]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[1][15]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[1][16]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[1][1]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[1][2]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[1][3]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[1][4]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[1][5]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[1][6]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[1][7]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[1][8]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[1][9]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[2][0]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[2][10]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[2][11]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[2][12]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[2][13]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[2][14]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[2][15]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[2][16]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[2][1]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[2][2]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[2][3]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[2][4]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[2][5]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[2][6]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[2][7]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[2][8]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[2][9]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[3][0]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[3][10]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[3][11]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[3][12]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[3][13]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[3][14]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[3][15]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[3][16]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[3][1]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[3][2]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[3][3]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[3][4]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[3][5]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[3][6]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[3][7]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[3][8]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[3][9]_i_1\ : label is "soft_lutpair92";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[0][0]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[0][10]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[0][11]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[0][12]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[0][13]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[0][14]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[0][15]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[0][16]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[0][1]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[0][2]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[0][3]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[0][4]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[0][5]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[0][6]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[0][7]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[0][8]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[0][9]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[1][0]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[1][10]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[1][11]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[1][12]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[1][13]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[1][14]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[1][15]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[1][16]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[1][1]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[1][2]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[1][3]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[1][4]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[1][5]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[1][6]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[1][7]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[1][8]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[1][9]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[2][0]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[2][10]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[2][11]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[2][12]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[2][13]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[2][14]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[2][15]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[2][16]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[2][1]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[2][2]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[2][3]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[2][4]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[2][5]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[2][6]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[2][7]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[2][8]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[2][9]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[3][0]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[3][10]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[3][11]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[3][12]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[3][13]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[3][14]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[3][15]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[3][16]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[3][1]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[3][2]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[3][3]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[3][4]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[3][5]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[3][6]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[3][7]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[3][8]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[3][9]\ : label is "registers";
  attribute SOFT_HLUTNM of \r_dsp_sub_1_setup[1]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \r_dsp_sub_1_setup[2]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \r_dsp_sub_3_presub[0]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \r_dsp_sub_3_presub[1]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \r_dsp_sub_3_presub[2]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \r_dsp_sub_4_mul[0]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \r_dsp_sub_4_mul[1]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \r_dsp_sub_4_mul[2]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \r_dsp_sub_5_finished[0]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \r_dsp_sub_5_finished[1]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \r_dsp_sub_5_finished[2]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \r_dsp_sub_input_a_value[0][0]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \r_dsp_sub_input_a_value[0][1]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \r_dsp_sub_input_a_value[0][2]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \r_dsp_sub_input_a_value[0][3]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \r_dsp_sub_input_a_value[0][4]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \r_dsp_sub_input_a_value[0][5]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \r_dsp_sub_input_a_value[1][0]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \r_dsp_sub_input_a_value[1][16]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \r_dsp_sub_input_a_value[1][1]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \r_dsp_sub_input_a_value[1][2]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \r_dsp_sub_input_a_value[1][3]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \r_dsp_sub_input_a_value[1][4]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \r_dsp_sub_input_a_value[1][5]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \r_dsp_sub_input_a_value[2][0]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \r_dsp_sub_input_a_value[2][16]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \r_dsp_sub_input_a_value[2][1]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \r_dsp_sub_input_a_value[2][2]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \r_dsp_sub_input_a_value[2][3]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \r_dsp_sub_input_a_value[2][4]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \r_dsp_sub_input_a_value[2][5]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \r_dsp_sub_input_a_value[3][0]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \r_dsp_sub_input_a_value[3][3]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \r_dsp_sub_input_a_value[3][4]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \r_dsp_sub_input_a_value[3][5]_i_1\ : label is "soft_lutpair31";
  attribute RAM_STYLE of \r_dsp_sub_input_a_value_reg[0][0]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_sub_input_a_value_reg[0][1]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_sub_input_a_value_reg[0][2]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_sub_input_a_value_reg[0][3]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_sub_input_a_value_reg[0][4]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_sub_input_a_value_reg[0][5]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_sub_input_a_value_reg[1][0]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_sub_input_a_value_reg[1][16]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_sub_input_a_value_reg[1][1]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_sub_input_a_value_reg[1][2]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_sub_input_a_value_reg[1][3]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_sub_input_a_value_reg[1][4]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_sub_input_a_value_reg[1][5]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_sub_input_a_value_reg[2][0]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_sub_input_a_value_reg[2][16]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_sub_input_a_value_reg[2][1]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_sub_input_a_value_reg[2][2]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_sub_input_a_value_reg[2][3]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_sub_input_a_value_reg[2][4]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_sub_input_a_value_reg[2][5]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_sub_input_a_value_reg[3][0]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_sub_input_a_value_reg[3][16]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_sub_input_a_value_reg[3][3]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_sub_input_a_value_reg[3][4]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_sub_input_a_value_reg[3][5]\ : label is "registers";
  attribute SOFT_HLUTNM of \r_input_coeffs[0][7][0]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \r_input_coeffs[0][7][10]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \r_input_coeffs[0][7][11]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \r_input_coeffs[0][7][13]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \r_input_coeffs[0][7][14]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \r_input_coeffs[0][7][15]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \r_input_coeffs[0][7][16]_i_2\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \r_input_coeffs[0][7][1]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \r_input_coeffs[0][7][2]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \r_input_coeffs[0][7][3]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \r_input_coeffs[0][7][4]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \r_input_coeffs[0][7][5]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \r_input_coeffs[0][7][6]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \r_input_coeffs[0][7][7]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \r_input_coeffs[0][7][8]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \r_input_coeffs[0][7][9]_i_1\ : label is "soft_lutpair42";
  attribute RAM_STYLE of \r_input_pixels_reg[0][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[0][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[0][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[0][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[0][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[0][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[0][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[0][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[0][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[0][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[0][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[0][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[0][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[0][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[0][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[0][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[0][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[1][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[1][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[1][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[1][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[1][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[1][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[1][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[1][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[1][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[1][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[1][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[1][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[1][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[1][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[1][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[1][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[1][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[2][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[2][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[2][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[2][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[2][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[2][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[2][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[2][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[2][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[2][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[2][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[2][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[2][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[2][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[2][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[2][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[2][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[3][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[3][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[3][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[3][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[3][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[3][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[3][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[3][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[3][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[3][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[3][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[3][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[3][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[3][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[3][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[3][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[3][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[4][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[4][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[4][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[4][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[4][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[4][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[4][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[4][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[4][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[4][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[4][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[4][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[4][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[4][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[4][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[4][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[4][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[5][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[5][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[5][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[5][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[5][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[5][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[5][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[5][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[5][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[5][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[5][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[5][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[5][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[5][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[5][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[5][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[5][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[6][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[6][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[6][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[6][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[6][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[6][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[6][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[6][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[6][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[6][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[6][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[6][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[6][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[6][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[6][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[6][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[6][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[7][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[7][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[7][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[7][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[7][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[7][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[7][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[7][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[7][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[7][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[7][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[7][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[7][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[7][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[7][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[7][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[7][9]\ : label is "registers";
  attribute SOFT_HLUTNM of \r_next_output_col[0]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \r_next_output_col[1]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \r_o_axis_TDATA[16]_i_3\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \r_output_coefficients[0][16]_i_3\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \r_output_coefficients[2][16]_i_3\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \r_output_coefficients[6][16]_i_3\ : label is "soft_lutpair30";
  attribute RAM_STYLE of \r_output_coefficients_reg[0][0]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[0][10]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[0][11]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[0][12]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[0][13]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[0][14]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[0][15]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[0][16]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[0][1]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[0][2]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[0][3]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[0][4]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[0][5]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[0][6]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[0][7]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[0][8]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[0][9]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[1][0]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[1][10]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[1][11]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[1][12]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[1][13]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[1][14]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[1][15]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[1][16]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[1][1]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[1][2]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[1][3]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[1][4]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[1][5]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[1][6]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[1][7]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[1][8]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[1][9]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[2][0]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[2][10]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[2][11]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[2][12]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[2][13]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[2][14]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[2][15]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[2][16]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[2][1]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[2][2]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[2][3]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[2][4]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[2][5]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[2][6]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[2][7]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[2][8]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[2][9]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[3][0]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[3][10]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[3][11]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[3][12]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[3][13]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[3][14]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[3][15]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[3][16]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[3][1]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[3][2]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[3][3]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[3][4]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[3][5]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[3][6]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[3][7]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[3][8]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[3][9]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[4][0]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[4][10]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[4][11]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[4][12]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[4][13]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[4][14]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[4][15]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[4][16]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[4][1]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[4][2]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[4][3]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[4][4]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[4][5]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[4][6]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[4][7]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[4][8]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[4][9]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[5][0]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[5][10]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[5][11]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[5][12]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[5][13]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[5][14]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[5][15]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[5][16]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[5][1]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[5][2]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[5][3]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[5][4]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[5][5]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[5][6]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[5][7]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[5][8]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[5][9]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[6][0]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[6][10]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[6][11]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[6][12]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[6][13]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[6][14]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[6][15]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[6][16]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[6][1]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[6][2]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[6][3]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[6][4]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[6][5]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[6][6]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[6][7]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[6][8]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[6][9]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[7][0]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[7][10]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[7][11]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[7][12]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[7][13]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[7][14]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[7][15]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[7][16]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[7][1]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[7][2]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[7][3]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[7][4]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[7][5]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[7][6]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[7][7]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[7][8]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[7][9]\ : label is "registers";
begin
  \FSM_onehot_r_core_state_reg[0]_0\ <= \^fsm_onehot_r_core_state_reg[0]_0\;
  Q(16 downto 0) <= \^q\(16 downto 0);
  \r_next_output_col_reg[1]_0\ <= \^r_next_output_col_reg[1]_0\;
  \r_next_output_col_reg[2]_0\(0) <= \^r_next_output_col_reg[2]_0\(0);
  w_dct0_to_trans_axis_tlast <= \^w_dct0_to_trans_axis_tlast\;
  w_dct0_to_trans_axis_tvalid <= \^w_dct0_to_trans_axis_tvalid\;
\FSM_onehot_r_core_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F0F7F0F7F0F700"
    )
        port map (
      I0 => i_axis_TVALID,
      I1 => \r_core_state0__2\,
      I2 => \FSM_onehot_r_core_state[0]_i_4_n_0\,
      I3 => \^fsm_onehot_r_core_state_reg[0]_0\,
      I4 => \^w_dct0_to_trans_axis_tvalid\,
      I5 => r_dsp_add_3_preadd,
      O => \FSM_onehot_r_core_state[0]_i_2_n_0\
    );
\FSM_onehot_r_core_state[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \r_curr_input_col_reg_n_0_[2]\,
      I1 => \r_curr_input_col_reg_n_0_[1]\,
      I2 => \r_curr_input_col_reg_n_0_[0]\,
      I3 => i_axis_TLAST,
      O => \r_core_state0__2\
    );
\FSM_onehot_r_core_state[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \^w_dct0_to_trans_axis_tvalid\,
      I1 => \^w_dct0_to_trans_axis_tlast\,
      I2 => r_core_state(1),
      I3 => r_core_state(0),
      O => \FSM_onehot_r_core_state[0]_i_4_n_0\
    );
\FSM_onehot_r_core_state[0]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F0F7F0F7F0F700"
    )
        port map (
      I0 => i_axis_TVALID,
      I1 => \r_core_state0__2\,
      I2 => \FSM_onehot_r_core_state[0]_i_4_n_0\,
      I3 => \^fsm_onehot_r_core_state_reg[0]_0\,
      I4 => \^w_dct0_to_trans_axis_tvalid\,
      I5 => r_dsp_add_3_preadd,
      O => \FSM_onehot_r_core_state[0]_rep_i_1_n_0\
    );
\FSM_onehot_r_core_state[0]_rep_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F0F7F0F7F0F700"
    )
        port map (
      I0 => i_axis_TVALID,
      I1 => \r_core_state0__2\,
      I2 => \FSM_onehot_r_core_state[0]_i_4_n_0\,
      I3 => \^fsm_onehot_r_core_state_reg[0]_0\,
      I4 => \^w_dct0_to_trans_axis_tvalid\,
      I5 => r_dsp_add_3_preadd,
      O => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\FSM_onehot_r_core_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAAAEAAAEA00"
    )
        port map (
      I0 => \FSM_onehot_r_core_state[1]_i_2_n_0\,
      I1 => i_axis_TVALID,
      I2 => \r_core_state0__2\,
      I3 => \^fsm_onehot_r_core_state_reg[0]_0\,
      I4 => \^w_dct0_to_trans_axis_tvalid\,
      I5 => r_dsp_add_3_preadd,
      O => \FSM_onehot_r_core_state[1]_i_1_n_0\
    );
\FSM_onehot_r_core_state[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => r_dsp_add_3_preadd,
      I1 => r_dsp_sub_5_finished(2),
      I2 => r_dsp_sub_5_finished(1),
      I3 => r_dsp_sub_5_finished(0),
      O => \FSM_onehot_r_core_state[1]_i_2_n_0\
    );
\FSM_onehot_r_core_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEAAA0"
    )
        port map (
      I0 => \FSM_onehot_r_core_state[2]_i_2_n_0\,
      I1 => \FSM_onehot_r_core_state[2]_i_3_n_0\,
      I2 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I3 => \^w_dct0_to_trans_axis_tvalid\,
      I4 => r_dsp_add_3_preadd,
      O => \FSM_onehot_r_core_state[2]_i_1_n_0\
    );
\FSM_onehot_r_core_state[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA2"
    )
        port map (
      I0 => \^w_dct0_to_trans_axis_tvalid\,
      I1 => \^w_dct0_to_trans_axis_tlast\,
      I2 => r_core_state(1),
      I3 => r_core_state(0),
      O => \FSM_onehot_r_core_state[2]_i_2_n_0\
    );
\FSM_onehot_r_core_state[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => r_dsp_sub_5_finished(0),
      I1 => r_dsp_sub_5_finished(1),
      I2 => r_dsp_sub_5_finished(2),
      O => \FSM_onehot_r_core_state[2]_i_3_n_0\
    );
\FSM_onehot_r_core_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \FSM_onehot_r_core_state[0]_i_2_n_0\,
      Q => \^fsm_onehot_r_core_state_reg[0]_0\,
      S => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\FSM_onehot_r_core_state_reg[0]_rep\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \FSM_onehot_r_core_state[0]_rep_i_1_n_0\,
      Q => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      S => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\FSM_onehot_r_core_state_reg[0]_rep__0\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\,
      Q => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      S => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\FSM_onehot_r_core_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \FSM_onehot_r_core_state[1]_i_1_n_0\,
      Q => r_dsp_add_3_preadd,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\FSM_onehot_r_core_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \FSM_onehot_r_core_state[2]_i_1_n_0\,
      Q => \^w_dct0_to_trans_axis_tvalid\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
dsp_add_0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_add_24
     port map (
      Q(16) => \r_dsp_add_input_pixel_a_reg_n_0_[0][16]\,
      Q(15) => \r_dsp_add_input_pixel_a_reg_n_0_[0][15]\,
      Q(14) => \r_dsp_add_input_pixel_a_reg_n_0_[0][14]\,
      Q(13) => \r_dsp_add_input_pixel_a_reg_n_0_[0][13]\,
      Q(12) => \r_dsp_add_input_pixel_a_reg_n_0_[0][12]\,
      Q(11) => \r_dsp_add_input_pixel_a_reg_n_0_[0][11]\,
      Q(10) => \r_dsp_add_input_pixel_a_reg_n_0_[0][10]\,
      Q(9) => \r_dsp_add_input_pixel_a_reg_n_0_[0][9]\,
      Q(8) => \r_dsp_add_input_pixel_a_reg_n_0_[0][8]\,
      Q(7) => \r_dsp_add_input_pixel_a_reg_n_0_[0][7]\,
      Q(6) => \r_dsp_add_input_pixel_a_reg_n_0_[0][6]\,
      Q(5) => \r_dsp_add_input_pixel_a_reg_n_0_[0][5]\,
      Q(4) => \r_dsp_add_input_pixel_a_reg_n_0_[0][4]\,
      Q(3) => \r_dsp_add_input_pixel_a_reg_n_0_[0][3]\,
      Q(2) => \r_dsp_add_input_pixel_a_reg_n_0_[0][2]\,
      Q(1) => \r_dsp_add_input_pixel_a_reg_n_0_[0][1]\,
      Q(0) => \r_dsp_add_input_pixel_a_reg_n_0_[0][0]\,
      RSTA => RSTA,
      i_clk => i_clk,
      i_mul(4) => \r_dsp_add_input_a_value_reg_n_0_[0][5]\,
      i_mul(3) => \r_dsp_add_input_a_value_reg_n_0_[0][4]\,
      i_mul(2) => \r_dsp_add_input_a_value_reg_n_0_[0][3]\,
      i_mul(1) => \r_dsp_add_input_a_value_reg_n_0_[0][2]\,
      i_mul(0) => \r_dsp_add_input_a_value_reg_n_0_[0][1]\,
      o_out(23 downto 0) => \w_dsp_add_output[0]_4\(23 downto 0),
      r_dsp_add_3_preadd => r_dsp_add_3_preadd,
      r_mul_reg_reg_0(16) => \r_dsp_add_input_pixel_b_reg_n_0_[0][16]\,
      r_mul_reg_reg_0(15) => \r_dsp_add_input_pixel_b_reg_n_0_[0][15]\,
      r_mul_reg_reg_0(14) => \r_dsp_add_input_pixel_b_reg_n_0_[0][14]\,
      r_mul_reg_reg_0(13) => \r_dsp_add_input_pixel_b_reg_n_0_[0][13]\,
      r_mul_reg_reg_0(12) => \r_dsp_add_input_pixel_b_reg_n_0_[0][12]\,
      r_mul_reg_reg_0(11) => \r_dsp_add_input_pixel_b_reg_n_0_[0][11]\,
      r_mul_reg_reg_0(10) => \r_dsp_add_input_pixel_b_reg_n_0_[0][10]\,
      r_mul_reg_reg_0(9) => \r_dsp_add_input_pixel_b_reg_n_0_[0][9]\,
      r_mul_reg_reg_0(8) => \r_dsp_add_input_pixel_b_reg_n_0_[0][8]\,
      r_mul_reg_reg_0(7) => \r_dsp_add_input_pixel_b_reg_n_0_[0][7]\,
      r_mul_reg_reg_0(6) => \r_dsp_add_input_pixel_b_reg_n_0_[0][6]\,
      r_mul_reg_reg_0(5) => \r_dsp_add_input_pixel_b_reg_n_0_[0][5]\,
      r_mul_reg_reg_0(4) => \r_dsp_add_input_pixel_b_reg_n_0_[0][4]\,
      r_mul_reg_reg_0(3) => \r_dsp_add_input_pixel_b_reg_n_0_[0][3]\,
      r_mul_reg_reg_0(2) => \r_dsp_add_input_pixel_b_reg_n_0_[0][2]\,
      r_mul_reg_reg_0(1) => \r_dsp_add_input_pixel_b_reg_n_0_[0][1]\,
      r_mul_reg_reg_0(0) => \r_dsp_add_input_pixel_b_reg_n_0_[0][0]\
    );
dsp_add_1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_add_25
     port map (
      B(6) => \r_dsp_add_input_a_value_reg_n_0_[1][16]\,
      B(5) => \r_dsp_add_input_a_value_reg_n_0_[1][5]\,
      B(4) => \r_dsp_add_input_a_value_reg_n_0_[1][4]\,
      B(3) => \r_dsp_add_input_a_value_reg_n_0_[1][3]\,
      B(2) => \r_dsp_add_input_a_value_reg_n_0_[1][2]\,
      B(1) => \r_dsp_add_input_a_value_reg_n_0_[1][1]\,
      B(0) => \r_dsp_add_input_a_value_reg_n_0_[1][0]\,
      P(23 downto 0) => \w_dsp_add_output[1]_5\(23 downto 0),
      Q(16) => \r_dsp_add_input_pixel_a_reg_n_0_[1][16]\,
      Q(15) => \r_dsp_add_input_pixel_a_reg_n_0_[1][15]\,
      Q(14) => \r_dsp_add_input_pixel_a_reg_n_0_[1][14]\,
      Q(13) => \r_dsp_add_input_pixel_a_reg_n_0_[1][13]\,
      Q(12) => \r_dsp_add_input_pixel_a_reg_n_0_[1][12]\,
      Q(11) => \r_dsp_add_input_pixel_a_reg_n_0_[1][11]\,
      Q(10) => \r_dsp_add_input_pixel_a_reg_n_0_[1][10]\,
      Q(9) => \r_dsp_add_input_pixel_a_reg_n_0_[1][9]\,
      Q(8) => \r_dsp_add_input_pixel_a_reg_n_0_[1][8]\,
      Q(7) => \r_dsp_add_input_pixel_a_reg_n_0_[1][7]\,
      Q(6) => \r_dsp_add_input_pixel_a_reg_n_0_[1][6]\,
      Q(5) => \r_dsp_add_input_pixel_a_reg_n_0_[1][5]\,
      Q(4) => \r_dsp_add_input_pixel_a_reg_n_0_[1][4]\,
      Q(3) => \r_dsp_add_input_pixel_a_reg_n_0_[1][3]\,
      Q(2) => \r_dsp_add_input_pixel_a_reg_n_0_[1][2]\,
      Q(1) => \r_dsp_add_input_pixel_a_reg_n_0_[1][1]\,
      Q(0) => \r_dsp_add_input_pixel_a_reg_n_0_[1][0]\,
      RSTA => RSTA,
      i_clk => i_clk,
      r_mul_reg_reg_0(16) => \r_dsp_add_input_pixel_b_reg_n_0_[1][16]\,
      r_mul_reg_reg_0(15) => \r_dsp_add_input_pixel_b_reg_n_0_[1][15]\,
      r_mul_reg_reg_0(14) => \r_dsp_add_input_pixel_b_reg_n_0_[1][14]\,
      r_mul_reg_reg_0(13) => \r_dsp_add_input_pixel_b_reg_n_0_[1][13]\,
      r_mul_reg_reg_0(12) => \r_dsp_add_input_pixel_b_reg_n_0_[1][12]\,
      r_mul_reg_reg_0(11) => \r_dsp_add_input_pixel_b_reg_n_0_[1][11]\,
      r_mul_reg_reg_0(10) => \r_dsp_add_input_pixel_b_reg_n_0_[1][10]\,
      r_mul_reg_reg_0(9) => \r_dsp_add_input_pixel_b_reg_n_0_[1][9]\,
      r_mul_reg_reg_0(8) => \r_dsp_add_input_pixel_b_reg_n_0_[1][8]\,
      r_mul_reg_reg_0(7) => \r_dsp_add_input_pixel_b_reg_n_0_[1][7]\,
      r_mul_reg_reg_0(6) => \r_dsp_add_input_pixel_b_reg_n_0_[1][6]\,
      r_mul_reg_reg_0(5) => \r_dsp_add_input_pixel_b_reg_n_0_[1][5]\,
      r_mul_reg_reg_0(4) => \r_dsp_add_input_pixel_b_reg_n_0_[1][4]\,
      r_mul_reg_reg_0(3) => \r_dsp_add_input_pixel_b_reg_n_0_[1][3]\,
      r_mul_reg_reg_0(2) => \r_dsp_add_input_pixel_b_reg_n_0_[1][2]\,
      r_mul_reg_reg_0(1) => \r_dsp_add_input_pixel_b_reg_n_0_[1][1]\,
      r_mul_reg_reg_0(0) => \r_dsp_add_input_pixel_b_reg_n_0_[1][0]\
    );
dsp_add_2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_add_26
     port map (
      B(5) => \r_dsp_add_input_a_value_reg_n_0_[1][4]\,
      B(4) => \r_dsp_add_input_a_value_reg_n_0_[2][5]\,
      B(3) => \r_dsp_add_input_a_value_reg_n_0_[1][16]\,
      B(2) => \r_dsp_add_input_a_value_reg_n_0_[2][3]\,
      B(1) => \r_dsp_add_input_a_value_reg_n_0_[1][5]\,
      B(0) => \r_dsp_add_input_a_value_reg_n_0_[1][0]\,
      DI(0) => dsp_add_2_n_25,
      P(21 downto 0) => \w_dsp_add_output[2]_6\(22 downto 1),
      Q(16) => \r_dsp_add_input_pixel_a_reg_n_0_[2][16]\,
      Q(15) => \r_dsp_add_input_pixel_a_reg_n_0_[2][15]\,
      Q(14) => \r_dsp_add_input_pixel_a_reg_n_0_[2][14]\,
      Q(13) => \r_dsp_add_input_pixel_a_reg_n_0_[2][13]\,
      Q(12) => \r_dsp_add_input_pixel_a_reg_n_0_[2][12]\,
      Q(11) => \r_dsp_add_input_pixel_a_reg_n_0_[2][11]\,
      Q(10) => \r_dsp_add_input_pixel_a_reg_n_0_[2][10]\,
      Q(9) => \r_dsp_add_input_pixel_a_reg_n_0_[2][9]\,
      Q(8) => \r_dsp_add_input_pixel_a_reg_n_0_[2][8]\,
      Q(7) => \r_dsp_add_input_pixel_a_reg_n_0_[2][7]\,
      Q(6) => \r_dsp_add_input_pixel_a_reg_n_0_[2][6]\,
      Q(5) => \r_dsp_add_input_pixel_a_reg_n_0_[2][5]\,
      Q(4) => \r_dsp_add_input_pixel_a_reg_n_0_[2][4]\,
      Q(3) => \r_dsp_add_input_pixel_a_reg_n_0_[2][3]\,
      Q(2) => \r_dsp_add_input_pixel_a_reg_n_0_[2][2]\,
      Q(1) => \r_dsp_add_input_pixel_a_reg_n_0_[2][1]\,
      Q(0) => \r_dsp_add_input_pixel_a_reg_n_0_[2][0]\,
      RSTA => RSTA,
      S(1) => dsp_add_2_n_23,
      S(0) => dsp_add_2_n_24,
      \i___2_carry__4_i_4\(2) => \w_dsp_add_output[1]_5\(23),
      \i___2_carry__4_i_4\(1 downto 0) => \w_dsp_add_output[1]_5\(1 downto 0),
      \i___2_carry__4_i_4_0\(2) => \w_dsp_add_output[3]_7\(23),
      \i___2_carry__4_i_4_0\(1 downto 0) => \w_dsp_add_output[3]_7\(1 downto 0),
      i_clk => i_clk,
      o_out(2) => \w_dsp_add_output[0]_4\(23),
      o_out(1 downto 0) => \w_dsp_add_output[0]_4\(1 downto 0),
      r_mul_reg_reg_0 => dsp_add_2_n_22,
      r_mul_reg_reg_1(16) => \r_dsp_add_input_pixel_b_reg_n_0_[2][16]\,
      r_mul_reg_reg_1(15) => \r_dsp_add_input_pixel_b_reg_n_0_[2][15]\,
      r_mul_reg_reg_1(14) => \r_dsp_add_input_pixel_b_reg_n_0_[2][14]\,
      r_mul_reg_reg_1(13) => \r_dsp_add_input_pixel_b_reg_n_0_[2][13]\,
      r_mul_reg_reg_1(12) => \r_dsp_add_input_pixel_b_reg_n_0_[2][12]\,
      r_mul_reg_reg_1(11) => \r_dsp_add_input_pixel_b_reg_n_0_[2][11]\,
      r_mul_reg_reg_1(10) => \r_dsp_add_input_pixel_b_reg_n_0_[2][10]\,
      r_mul_reg_reg_1(9) => \r_dsp_add_input_pixel_b_reg_n_0_[2][9]\,
      r_mul_reg_reg_1(8) => \r_dsp_add_input_pixel_b_reg_n_0_[2][8]\,
      r_mul_reg_reg_1(7) => \r_dsp_add_input_pixel_b_reg_n_0_[2][7]\,
      r_mul_reg_reg_1(6) => \r_dsp_add_input_pixel_b_reg_n_0_[2][6]\,
      r_mul_reg_reg_1(5) => \r_dsp_add_input_pixel_b_reg_n_0_[2][5]\,
      r_mul_reg_reg_1(4) => \r_dsp_add_input_pixel_b_reg_n_0_[2][4]\,
      r_mul_reg_reg_1(3) => \r_dsp_add_input_pixel_b_reg_n_0_[2][3]\,
      r_mul_reg_reg_1(2) => \r_dsp_add_input_pixel_b_reg_n_0_[2][2]\,
      r_mul_reg_reg_1(1) => \r_dsp_add_input_pixel_b_reg_n_0_[2][1]\,
      r_mul_reg_reg_1(0) => \r_dsp_add_input_pixel_b_reg_n_0_[2][0]\
    );
dsp_add_3: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_add_27
     port map (
      B(3) => \r_dsp_add_input_a_value_reg_n_0_[0][4]\,
      B(2) => \r_dsp_add_input_a_value_reg_n_0_[3][5]\,
      B(1) => \r_dsp_add_input_a_value_reg_n_0_[3][3]\,
      B(0) => \r_dsp_add_input_a_value_reg_n_0_[0][5]\,
      DI(1) => dsp_add_3_n_3,
      DI(0) => dsp_add_3_n_4,
      P(21 downto 0) => \w_dsp_add_output[2]_6\(22 downto 1),
      Q(16) => \r_dsp_add_input_pixel_a_reg_n_0_[3][16]\,
      Q(15) => \r_dsp_add_input_pixel_a_reg_n_0_[3][15]\,
      Q(14) => \r_dsp_add_input_pixel_a_reg_n_0_[3][14]\,
      Q(13) => \r_dsp_add_input_pixel_a_reg_n_0_[3][13]\,
      Q(12) => \r_dsp_add_input_pixel_a_reg_n_0_[3][12]\,
      Q(11) => \r_dsp_add_input_pixel_a_reg_n_0_[3][11]\,
      Q(10) => \r_dsp_add_input_pixel_a_reg_n_0_[3][10]\,
      Q(9) => \r_dsp_add_input_pixel_a_reg_n_0_[3][9]\,
      Q(8) => \r_dsp_add_input_pixel_a_reg_n_0_[3][8]\,
      Q(7) => \r_dsp_add_input_pixel_a_reg_n_0_[3][7]\,
      Q(6) => \r_dsp_add_input_pixel_a_reg_n_0_[3][6]\,
      Q(5) => \r_dsp_add_input_pixel_a_reg_n_0_[3][5]\,
      Q(4) => \r_dsp_add_input_pixel_a_reg_n_0_[3][4]\,
      Q(3) => \r_dsp_add_input_pixel_a_reg_n_0_[3][3]\,
      Q(2) => \r_dsp_add_input_pixel_a_reg_n_0_[3][2]\,
      Q(1) => \r_dsp_add_input_pixel_a_reg_n_0_[3][1]\,
      Q(0) => \r_dsp_add_input_pixel_a_reg_n_0_[3][0]\,
      RSTA => RSTA,
      S(3) => dsp_add_3_n_24,
      S(2) => dsp_add_3_n_25,
      S(1) => dsp_add_3_n_26,
      S(0) => dsp_add_3_n_27,
      \i___2_carry__4_i_5_0\(21 downto 0) => \w_dsp_add_output[1]_5\(22 downto 1),
      i_clk => i_clk,
      o_out(21 downto 0) => \w_dsp_add_output[0]_4\(22 downto 1),
      \p_0_out_inferred__0/i___2_carry__4\ => dsp_add_2_n_22,
      r_mul_reg_reg_0(2) => \w_dsp_add_output[3]_7\(23),
      r_mul_reg_reg_0(1 downto 0) => \w_dsp_add_output[3]_7\(1 downto 0),
      r_mul_reg_reg_1(3) => dsp_add_3_n_5,
      r_mul_reg_reg_1(2) => dsp_add_3_n_6,
      r_mul_reg_reg_1(1) => dsp_add_3_n_7,
      r_mul_reg_reg_1(0) => dsp_add_3_n_8,
      r_mul_reg_reg_10(3) => dsp_add_3_n_42,
      r_mul_reg_reg_10(2) => dsp_add_3_n_43,
      r_mul_reg_reg_10(1) => dsp_add_3_n_44,
      r_mul_reg_reg_10(0) => dsp_add_3_n_45,
      r_mul_reg_reg_11(16) => \r_dsp_add_input_pixel_b_reg_n_0_[3][16]\,
      r_mul_reg_reg_11(15) => \r_dsp_add_input_pixel_b_reg_n_0_[3][15]\,
      r_mul_reg_reg_11(14) => \r_dsp_add_input_pixel_b_reg_n_0_[3][14]\,
      r_mul_reg_reg_11(13) => \r_dsp_add_input_pixel_b_reg_n_0_[3][13]\,
      r_mul_reg_reg_11(12) => \r_dsp_add_input_pixel_b_reg_n_0_[3][12]\,
      r_mul_reg_reg_11(11) => \r_dsp_add_input_pixel_b_reg_n_0_[3][11]\,
      r_mul_reg_reg_11(10) => \r_dsp_add_input_pixel_b_reg_n_0_[3][10]\,
      r_mul_reg_reg_11(9) => \r_dsp_add_input_pixel_b_reg_n_0_[3][9]\,
      r_mul_reg_reg_11(8) => \r_dsp_add_input_pixel_b_reg_n_0_[3][8]\,
      r_mul_reg_reg_11(7) => \r_dsp_add_input_pixel_b_reg_n_0_[3][7]\,
      r_mul_reg_reg_11(6) => \r_dsp_add_input_pixel_b_reg_n_0_[3][6]\,
      r_mul_reg_reg_11(5) => \r_dsp_add_input_pixel_b_reg_n_0_[3][5]\,
      r_mul_reg_reg_11(4) => \r_dsp_add_input_pixel_b_reg_n_0_[3][4]\,
      r_mul_reg_reg_11(3) => \r_dsp_add_input_pixel_b_reg_n_0_[3][3]\,
      r_mul_reg_reg_11(2) => \r_dsp_add_input_pixel_b_reg_n_0_[3][2]\,
      r_mul_reg_reg_11(1) => \r_dsp_add_input_pixel_b_reg_n_0_[3][1]\,
      r_mul_reg_reg_11(0) => \r_dsp_add_input_pixel_b_reg_n_0_[3][0]\,
      r_mul_reg_reg_2(3) => dsp_add_3_n_9,
      r_mul_reg_reg_2(2) => dsp_add_3_n_10,
      r_mul_reg_reg_2(1) => dsp_add_3_n_11,
      r_mul_reg_reg_2(0) => dsp_add_3_n_12,
      r_mul_reg_reg_3(3) => dsp_add_3_n_13,
      r_mul_reg_reg_3(2) => dsp_add_3_n_14,
      r_mul_reg_reg_3(1) => dsp_add_3_n_15,
      r_mul_reg_reg_3(0) => dsp_add_3_n_16,
      r_mul_reg_reg_4(3) => dsp_add_3_n_17,
      r_mul_reg_reg_4(2) => dsp_add_3_n_18,
      r_mul_reg_reg_4(1) => dsp_add_3_n_19,
      r_mul_reg_reg_4(0) => dsp_add_3_n_20,
      r_mul_reg_reg_5(2) => dsp_add_3_n_21,
      r_mul_reg_reg_5(1) => dsp_add_3_n_22,
      r_mul_reg_reg_5(0) => dsp_add_3_n_23,
      r_mul_reg_reg_6(1) => dsp_add_3_n_28,
      r_mul_reg_reg_6(0) => dsp_add_3_n_29,
      r_mul_reg_reg_7(3) => dsp_add_3_n_30,
      r_mul_reg_reg_7(2) => dsp_add_3_n_31,
      r_mul_reg_reg_7(1) => dsp_add_3_n_32,
      r_mul_reg_reg_7(0) => dsp_add_3_n_33,
      r_mul_reg_reg_8(3) => dsp_add_3_n_34,
      r_mul_reg_reg_8(2) => dsp_add_3_n_35,
      r_mul_reg_reg_8(1) => dsp_add_3_n_36,
      r_mul_reg_reg_8(0) => dsp_add_3_n_37,
      r_mul_reg_reg_9(3) => dsp_add_3_n_38,
      r_mul_reg_reg_9(2) => dsp_add_3_n_39,
      r_mul_reg_reg_9(1) => dsp_add_3_n_40,
      r_mul_reg_reg_9(0) => dsp_add_3_n_41
    );
dsp_sub_0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_sub_28
     port map (
      B(5) => \r_dsp_sub_input_a_value_reg_n_0_[0][5]\,
      B(4) => \r_dsp_sub_input_a_value_reg_n_0_[0][4]\,
      B(3) => \r_dsp_sub_input_a_value_reg_n_0_[0][3]\,
      B(2) => \r_dsp_sub_input_a_value_reg_n_0_[0][2]\,
      B(1) => \r_dsp_sub_input_a_value_reg_n_0_[0][1]\,
      B(0) => \r_dsp_sub_input_a_value_reg_n_0_[0][0]\,
      P(23 downto 0) => \w_dsp_sub_output[0]_8\(23 downto 0),
      Q(16) => \r_dsp_add_input_pixel_a_reg_n_0_[0][16]\,
      Q(15) => \r_dsp_add_input_pixel_a_reg_n_0_[0][15]\,
      Q(14) => \r_dsp_add_input_pixel_a_reg_n_0_[0][14]\,
      Q(13) => \r_dsp_add_input_pixel_a_reg_n_0_[0][13]\,
      Q(12) => \r_dsp_add_input_pixel_a_reg_n_0_[0][12]\,
      Q(11) => \r_dsp_add_input_pixel_a_reg_n_0_[0][11]\,
      Q(10) => \r_dsp_add_input_pixel_a_reg_n_0_[0][10]\,
      Q(9) => \r_dsp_add_input_pixel_a_reg_n_0_[0][9]\,
      Q(8) => \r_dsp_add_input_pixel_a_reg_n_0_[0][8]\,
      Q(7) => \r_dsp_add_input_pixel_a_reg_n_0_[0][7]\,
      Q(6) => \r_dsp_add_input_pixel_a_reg_n_0_[0][6]\,
      Q(5) => \r_dsp_add_input_pixel_a_reg_n_0_[0][5]\,
      Q(4) => \r_dsp_add_input_pixel_a_reg_n_0_[0][4]\,
      Q(3) => \r_dsp_add_input_pixel_a_reg_n_0_[0][3]\,
      Q(2) => \r_dsp_add_input_pixel_a_reg_n_0_[0][2]\,
      Q(1) => \r_dsp_add_input_pixel_a_reg_n_0_[0][1]\,
      Q(0) => \r_dsp_add_input_pixel_a_reg_n_0_[0][0]\,
      RSTA => RSTA,
      i_clk => i_clk,
      r_mul_reg_reg_0(16) => \r_dsp_add_input_pixel_b_reg_n_0_[0][16]\,
      r_mul_reg_reg_0(15) => \r_dsp_add_input_pixel_b_reg_n_0_[0][15]\,
      r_mul_reg_reg_0(14) => \r_dsp_add_input_pixel_b_reg_n_0_[0][14]\,
      r_mul_reg_reg_0(13) => \r_dsp_add_input_pixel_b_reg_n_0_[0][13]\,
      r_mul_reg_reg_0(12) => \r_dsp_add_input_pixel_b_reg_n_0_[0][12]\,
      r_mul_reg_reg_0(11) => \r_dsp_add_input_pixel_b_reg_n_0_[0][11]\,
      r_mul_reg_reg_0(10) => \r_dsp_add_input_pixel_b_reg_n_0_[0][10]\,
      r_mul_reg_reg_0(9) => \r_dsp_add_input_pixel_b_reg_n_0_[0][9]\,
      r_mul_reg_reg_0(8) => \r_dsp_add_input_pixel_b_reg_n_0_[0][8]\,
      r_mul_reg_reg_0(7) => \r_dsp_add_input_pixel_b_reg_n_0_[0][7]\,
      r_mul_reg_reg_0(6) => \r_dsp_add_input_pixel_b_reg_n_0_[0][6]\,
      r_mul_reg_reg_0(5) => \r_dsp_add_input_pixel_b_reg_n_0_[0][5]\,
      r_mul_reg_reg_0(4) => \r_dsp_add_input_pixel_b_reg_n_0_[0][4]\,
      r_mul_reg_reg_0(3) => \r_dsp_add_input_pixel_b_reg_n_0_[0][3]\,
      r_mul_reg_reg_0(2) => \r_dsp_add_input_pixel_b_reg_n_0_[0][2]\,
      r_mul_reg_reg_0(1) => \r_dsp_add_input_pixel_b_reg_n_0_[0][1]\,
      r_mul_reg_reg_0(0) => \r_dsp_add_input_pixel_b_reg_n_0_[0][0]\
    );
dsp_sub_1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_sub_29
     port map (
      P(23 downto 0) => \w_dsp_sub_output[1]_9\(23 downto 0),
      Q(6) => \r_dsp_sub_input_a_value_reg_n_0_[1][16]\,
      Q(5) => \r_dsp_sub_input_a_value_reg_n_0_[1][5]\,
      Q(4) => \r_dsp_sub_input_a_value_reg_n_0_[1][4]\,
      Q(3) => \r_dsp_sub_input_a_value_reg_n_0_[1][3]\,
      Q(2) => \r_dsp_sub_input_a_value_reg_n_0_[1][2]\,
      Q(1) => \r_dsp_sub_input_a_value_reg_n_0_[1][1]\,
      Q(0) => \r_dsp_sub_input_a_value_reg_n_0_[1][0]\,
      RSTA => RSTA,
      i_clk => i_clk,
      r_mul_reg_reg_0(16) => \r_dsp_add_input_pixel_a_reg_n_0_[1][16]\,
      r_mul_reg_reg_0(15) => \r_dsp_add_input_pixel_a_reg_n_0_[1][15]\,
      r_mul_reg_reg_0(14) => \r_dsp_add_input_pixel_a_reg_n_0_[1][14]\,
      r_mul_reg_reg_0(13) => \r_dsp_add_input_pixel_a_reg_n_0_[1][13]\,
      r_mul_reg_reg_0(12) => \r_dsp_add_input_pixel_a_reg_n_0_[1][12]\,
      r_mul_reg_reg_0(11) => \r_dsp_add_input_pixel_a_reg_n_0_[1][11]\,
      r_mul_reg_reg_0(10) => \r_dsp_add_input_pixel_a_reg_n_0_[1][10]\,
      r_mul_reg_reg_0(9) => \r_dsp_add_input_pixel_a_reg_n_0_[1][9]\,
      r_mul_reg_reg_0(8) => \r_dsp_add_input_pixel_a_reg_n_0_[1][8]\,
      r_mul_reg_reg_0(7) => \r_dsp_add_input_pixel_a_reg_n_0_[1][7]\,
      r_mul_reg_reg_0(6) => \r_dsp_add_input_pixel_a_reg_n_0_[1][6]\,
      r_mul_reg_reg_0(5) => \r_dsp_add_input_pixel_a_reg_n_0_[1][5]\,
      r_mul_reg_reg_0(4) => \r_dsp_add_input_pixel_a_reg_n_0_[1][4]\,
      r_mul_reg_reg_0(3) => \r_dsp_add_input_pixel_a_reg_n_0_[1][3]\,
      r_mul_reg_reg_0(2) => \r_dsp_add_input_pixel_a_reg_n_0_[1][2]\,
      r_mul_reg_reg_0(1) => \r_dsp_add_input_pixel_a_reg_n_0_[1][1]\,
      r_mul_reg_reg_0(0) => \r_dsp_add_input_pixel_a_reg_n_0_[1][0]\,
      r_mul_reg_reg_1(16) => \r_dsp_add_input_pixel_b_reg_n_0_[1][16]\,
      r_mul_reg_reg_1(15) => \r_dsp_add_input_pixel_b_reg_n_0_[1][15]\,
      r_mul_reg_reg_1(14) => \r_dsp_add_input_pixel_b_reg_n_0_[1][14]\,
      r_mul_reg_reg_1(13) => \r_dsp_add_input_pixel_b_reg_n_0_[1][13]\,
      r_mul_reg_reg_1(12) => \r_dsp_add_input_pixel_b_reg_n_0_[1][12]\,
      r_mul_reg_reg_1(11) => \r_dsp_add_input_pixel_b_reg_n_0_[1][11]\,
      r_mul_reg_reg_1(10) => \r_dsp_add_input_pixel_b_reg_n_0_[1][10]\,
      r_mul_reg_reg_1(9) => \r_dsp_add_input_pixel_b_reg_n_0_[1][9]\,
      r_mul_reg_reg_1(8) => \r_dsp_add_input_pixel_b_reg_n_0_[1][8]\,
      r_mul_reg_reg_1(7) => \r_dsp_add_input_pixel_b_reg_n_0_[1][7]\,
      r_mul_reg_reg_1(6) => \r_dsp_add_input_pixel_b_reg_n_0_[1][6]\,
      r_mul_reg_reg_1(5) => \r_dsp_add_input_pixel_b_reg_n_0_[1][5]\,
      r_mul_reg_reg_1(4) => \r_dsp_add_input_pixel_b_reg_n_0_[1][4]\,
      r_mul_reg_reg_1(3) => \r_dsp_add_input_pixel_b_reg_n_0_[1][3]\,
      r_mul_reg_reg_1(2) => \r_dsp_add_input_pixel_b_reg_n_0_[1][2]\,
      r_mul_reg_reg_1(1) => \r_dsp_add_input_pixel_b_reg_n_0_[1][1]\,
      r_mul_reg_reg_1(0) => \r_dsp_add_input_pixel_b_reg_n_0_[1][0]\
    );
dsp_sub_2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_sub_30
     port map (
      DI(0) => dsp_sub_2_n_25,
      P(21 downto 0) => \w_dsp_sub_output[2]_10\(22 downto 1),
      Q(6) => \r_dsp_sub_input_a_value_reg_n_0_[2][16]\,
      Q(5) => \r_dsp_sub_input_a_value_reg_n_0_[2][5]\,
      Q(4) => \r_dsp_sub_input_a_value_reg_n_0_[2][4]\,
      Q(3) => \r_dsp_sub_input_a_value_reg_n_0_[2][3]\,
      Q(2) => \r_dsp_sub_input_a_value_reg_n_0_[2][2]\,
      Q(1) => \r_dsp_sub_input_a_value_reg_n_0_[2][1]\,
      Q(0) => \r_dsp_sub_input_a_value_reg_n_0_[2][0]\,
      RSTA => RSTA,
      S(1) => dsp_sub_2_n_23,
      S(0) => dsp_sub_2_n_24,
      \i___2_carry__4_i_4__0\(2) => \w_dsp_sub_output[1]_9\(23),
      \i___2_carry__4_i_4__0\(1 downto 0) => \w_dsp_sub_output[1]_9\(1 downto 0),
      \i___2_carry__4_i_4__0_0\(2) => \w_dsp_sub_output[3]_11\(23),
      \i___2_carry__4_i_4__0_0\(1 downto 0) => \w_dsp_sub_output[3]_11\(1 downto 0),
      \i___2_carry__4_i_4__0_1\(2) => \w_dsp_sub_output[0]_8\(23),
      \i___2_carry__4_i_4__0_1\(1 downto 0) => \w_dsp_sub_output[0]_8\(1 downto 0),
      i_clk => i_clk,
      r_mul_reg_reg_0 => dsp_sub_2_n_22,
      r_mul_reg_reg_1(16) => \r_dsp_add_input_pixel_a_reg_n_0_[2][16]\,
      r_mul_reg_reg_1(15) => \r_dsp_add_input_pixel_a_reg_n_0_[2][15]\,
      r_mul_reg_reg_1(14) => \r_dsp_add_input_pixel_a_reg_n_0_[2][14]\,
      r_mul_reg_reg_1(13) => \r_dsp_add_input_pixel_a_reg_n_0_[2][13]\,
      r_mul_reg_reg_1(12) => \r_dsp_add_input_pixel_a_reg_n_0_[2][12]\,
      r_mul_reg_reg_1(11) => \r_dsp_add_input_pixel_a_reg_n_0_[2][11]\,
      r_mul_reg_reg_1(10) => \r_dsp_add_input_pixel_a_reg_n_0_[2][10]\,
      r_mul_reg_reg_1(9) => \r_dsp_add_input_pixel_a_reg_n_0_[2][9]\,
      r_mul_reg_reg_1(8) => \r_dsp_add_input_pixel_a_reg_n_0_[2][8]\,
      r_mul_reg_reg_1(7) => \r_dsp_add_input_pixel_a_reg_n_0_[2][7]\,
      r_mul_reg_reg_1(6) => \r_dsp_add_input_pixel_a_reg_n_0_[2][6]\,
      r_mul_reg_reg_1(5) => \r_dsp_add_input_pixel_a_reg_n_0_[2][5]\,
      r_mul_reg_reg_1(4) => \r_dsp_add_input_pixel_a_reg_n_0_[2][4]\,
      r_mul_reg_reg_1(3) => \r_dsp_add_input_pixel_a_reg_n_0_[2][3]\,
      r_mul_reg_reg_1(2) => \r_dsp_add_input_pixel_a_reg_n_0_[2][2]\,
      r_mul_reg_reg_1(1) => \r_dsp_add_input_pixel_a_reg_n_0_[2][1]\,
      r_mul_reg_reg_1(0) => \r_dsp_add_input_pixel_a_reg_n_0_[2][0]\,
      r_mul_reg_reg_2(16) => \r_dsp_add_input_pixel_b_reg_n_0_[2][16]\,
      r_mul_reg_reg_2(15) => \r_dsp_add_input_pixel_b_reg_n_0_[2][15]\,
      r_mul_reg_reg_2(14) => \r_dsp_add_input_pixel_b_reg_n_0_[2][14]\,
      r_mul_reg_reg_2(13) => \r_dsp_add_input_pixel_b_reg_n_0_[2][13]\,
      r_mul_reg_reg_2(12) => \r_dsp_add_input_pixel_b_reg_n_0_[2][12]\,
      r_mul_reg_reg_2(11) => \r_dsp_add_input_pixel_b_reg_n_0_[2][11]\,
      r_mul_reg_reg_2(10) => \r_dsp_add_input_pixel_b_reg_n_0_[2][10]\,
      r_mul_reg_reg_2(9) => \r_dsp_add_input_pixel_b_reg_n_0_[2][9]\,
      r_mul_reg_reg_2(8) => \r_dsp_add_input_pixel_b_reg_n_0_[2][8]\,
      r_mul_reg_reg_2(7) => \r_dsp_add_input_pixel_b_reg_n_0_[2][7]\,
      r_mul_reg_reg_2(6) => \r_dsp_add_input_pixel_b_reg_n_0_[2][6]\,
      r_mul_reg_reg_2(5) => \r_dsp_add_input_pixel_b_reg_n_0_[2][5]\,
      r_mul_reg_reg_2(4) => \r_dsp_add_input_pixel_b_reg_n_0_[2][4]\,
      r_mul_reg_reg_2(3) => \r_dsp_add_input_pixel_b_reg_n_0_[2][3]\,
      r_mul_reg_reg_2(2) => \r_dsp_add_input_pixel_b_reg_n_0_[2][2]\,
      r_mul_reg_reg_2(1) => \r_dsp_add_input_pixel_b_reg_n_0_[2][1]\,
      r_mul_reg_reg_2(0) => \r_dsp_add_input_pixel_b_reg_n_0_[2][0]\
    );
dsp_sub_3: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_sub_31
     port map (
      B(5) => \r_dsp_sub_input_a_value_reg_n_0_[3][16]\,
      B(4) => \r_dsp_sub_input_a_value_reg_n_0_[3][5]\,
      B(3) => \r_dsp_sub_input_a_value_reg_n_0_[3][4]\,
      B(2) => \r_dsp_sub_input_a_value_reg_n_0_[3][3]\,
      B(1) => \r_dsp_sub_input_a_value_reg_n_0_[0][5]\,
      B(0) => \r_dsp_sub_input_a_value_reg_n_0_[3][0]\,
      DI(1) => dsp_sub_3_n_3,
      DI(0) => dsp_sub_3_n_4,
      P(21 downto 0) => \w_dsp_sub_output[2]_10\(22 downto 1),
      Q(16) => \r_dsp_add_input_pixel_a_reg_n_0_[3][16]\,
      Q(15) => \r_dsp_add_input_pixel_a_reg_n_0_[3][15]\,
      Q(14) => \r_dsp_add_input_pixel_a_reg_n_0_[3][14]\,
      Q(13) => \r_dsp_add_input_pixel_a_reg_n_0_[3][13]\,
      Q(12) => \r_dsp_add_input_pixel_a_reg_n_0_[3][12]\,
      Q(11) => \r_dsp_add_input_pixel_a_reg_n_0_[3][11]\,
      Q(10) => \r_dsp_add_input_pixel_a_reg_n_0_[3][10]\,
      Q(9) => \r_dsp_add_input_pixel_a_reg_n_0_[3][9]\,
      Q(8) => \r_dsp_add_input_pixel_a_reg_n_0_[3][8]\,
      Q(7) => \r_dsp_add_input_pixel_a_reg_n_0_[3][7]\,
      Q(6) => \r_dsp_add_input_pixel_a_reg_n_0_[3][6]\,
      Q(5) => \r_dsp_add_input_pixel_a_reg_n_0_[3][5]\,
      Q(4) => \r_dsp_add_input_pixel_a_reg_n_0_[3][4]\,
      Q(3) => \r_dsp_add_input_pixel_a_reg_n_0_[3][3]\,
      Q(2) => \r_dsp_add_input_pixel_a_reg_n_0_[3][2]\,
      Q(1) => \r_dsp_add_input_pixel_a_reg_n_0_[3][1]\,
      Q(0) => \r_dsp_add_input_pixel_a_reg_n_0_[3][0]\,
      RSTA => RSTA,
      S(3) => dsp_sub_3_n_24,
      S(2) => dsp_sub_3_n_25,
      S(1) => dsp_sub_3_n_26,
      S(0) => dsp_sub_3_n_27,
      \i___2_carry__4_i_5__0_0\(21 downto 0) => \w_dsp_sub_output[1]_9\(22 downto 1),
      i_clk => i_clk,
      \p_0_out_inferred__1/i___2_carry__4\(21 downto 0) => \w_dsp_sub_output[0]_8\(22 downto 1),
      \p_0_out_inferred__1/i___2_carry__4_0\ => dsp_sub_2_n_22,
      r_mul_reg_reg_0(2) => \w_dsp_sub_output[3]_11\(23),
      r_mul_reg_reg_0(1 downto 0) => \w_dsp_sub_output[3]_11\(1 downto 0),
      r_mul_reg_reg_1(3) => dsp_sub_3_n_5,
      r_mul_reg_reg_1(2) => dsp_sub_3_n_6,
      r_mul_reg_reg_1(1) => dsp_sub_3_n_7,
      r_mul_reg_reg_1(0) => dsp_sub_3_n_8,
      r_mul_reg_reg_10(3) => dsp_sub_3_n_42,
      r_mul_reg_reg_10(2) => dsp_sub_3_n_43,
      r_mul_reg_reg_10(1) => dsp_sub_3_n_44,
      r_mul_reg_reg_10(0) => dsp_sub_3_n_45,
      r_mul_reg_reg_11(16) => \r_dsp_add_input_pixel_b_reg_n_0_[3][16]\,
      r_mul_reg_reg_11(15) => \r_dsp_add_input_pixel_b_reg_n_0_[3][15]\,
      r_mul_reg_reg_11(14) => \r_dsp_add_input_pixel_b_reg_n_0_[3][14]\,
      r_mul_reg_reg_11(13) => \r_dsp_add_input_pixel_b_reg_n_0_[3][13]\,
      r_mul_reg_reg_11(12) => \r_dsp_add_input_pixel_b_reg_n_0_[3][12]\,
      r_mul_reg_reg_11(11) => \r_dsp_add_input_pixel_b_reg_n_0_[3][11]\,
      r_mul_reg_reg_11(10) => \r_dsp_add_input_pixel_b_reg_n_0_[3][10]\,
      r_mul_reg_reg_11(9) => \r_dsp_add_input_pixel_b_reg_n_0_[3][9]\,
      r_mul_reg_reg_11(8) => \r_dsp_add_input_pixel_b_reg_n_0_[3][8]\,
      r_mul_reg_reg_11(7) => \r_dsp_add_input_pixel_b_reg_n_0_[3][7]\,
      r_mul_reg_reg_11(6) => \r_dsp_add_input_pixel_b_reg_n_0_[3][6]\,
      r_mul_reg_reg_11(5) => \r_dsp_add_input_pixel_b_reg_n_0_[3][5]\,
      r_mul_reg_reg_11(4) => \r_dsp_add_input_pixel_b_reg_n_0_[3][4]\,
      r_mul_reg_reg_11(3) => \r_dsp_add_input_pixel_b_reg_n_0_[3][3]\,
      r_mul_reg_reg_11(2) => \r_dsp_add_input_pixel_b_reg_n_0_[3][2]\,
      r_mul_reg_reg_11(1) => \r_dsp_add_input_pixel_b_reg_n_0_[3][1]\,
      r_mul_reg_reg_11(0) => \r_dsp_add_input_pixel_b_reg_n_0_[3][0]\,
      r_mul_reg_reg_2(3) => dsp_sub_3_n_9,
      r_mul_reg_reg_2(2) => dsp_sub_3_n_10,
      r_mul_reg_reg_2(1) => dsp_sub_3_n_11,
      r_mul_reg_reg_2(0) => dsp_sub_3_n_12,
      r_mul_reg_reg_3(3) => dsp_sub_3_n_13,
      r_mul_reg_reg_3(2) => dsp_sub_3_n_14,
      r_mul_reg_reg_3(1) => dsp_sub_3_n_15,
      r_mul_reg_reg_3(0) => dsp_sub_3_n_16,
      r_mul_reg_reg_4(3) => dsp_sub_3_n_17,
      r_mul_reg_reg_4(2) => dsp_sub_3_n_18,
      r_mul_reg_reg_4(1) => dsp_sub_3_n_19,
      r_mul_reg_reg_4(0) => dsp_sub_3_n_20,
      r_mul_reg_reg_5(2) => dsp_sub_3_n_21,
      r_mul_reg_reg_5(1) => dsp_sub_3_n_22,
      r_mul_reg_reg_5(0) => dsp_sub_3_n_23,
      r_mul_reg_reg_6(1) => dsp_sub_3_n_28,
      r_mul_reg_reg_6(0) => dsp_sub_3_n_29,
      r_mul_reg_reg_7(3) => dsp_sub_3_n_30,
      r_mul_reg_reg_7(2) => dsp_sub_3_n_31,
      r_mul_reg_reg_7(1) => dsp_sub_3_n_32,
      r_mul_reg_reg_7(0) => dsp_sub_3_n_33,
      r_mul_reg_reg_8(3) => dsp_sub_3_n_34,
      r_mul_reg_reg_8(2) => dsp_sub_3_n_35,
      r_mul_reg_reg_8(1) => dsp_sub_3_n_36,
      r_mul_reg_reg_8(0) => dsp_sub_3_n_37,
      r_mul_reg_reg_9(3) => dsp_sub_3_n_38,
      r_mul_reg_reg_9(2) => dsp_sub_3_n_39,
      r_mul_reg_reg_9(1) => dsp_sub_3_n_40,
      r_mul_reg_reg_9(0) => dsp_sub_3_n_41
    );
\p_0_out_inferred__0/i___2_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_0_out_inferred__0/i___2_carry_n_0\,
      CO(2) => \p_0_out_inferred__0/i___2_carry_n_1\,
      CO(1) => \p_0_out_inferred__0/i___2_carry_n_2\,
      CO(0) => \p_0_out_inferred__0/i___2_carry_n_3\,
      CYINIT => '0',
      DI(3) => dsp_add_3_n_3,
      DI(2) => dsp_add_3_n_4,
      DI(1) => dsp_add_2_n_25,
      DI(0) => \w_dsp_add_output[0]_4\(0),
      O(3 downto 0) => \NLW_p_0_out_inferred__0/i___2_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => dsp_add_3_n_28,
      S(2) => dsp_add_3_n_29,
      S(1) => dsp_add_2_n_23,
      S(0) => dsp_add_2_n_24
    );
\p_0_out_inferred__0/i___2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_inferred__0/i___2_carry_n_0\,
      CO(3) => \p_0_out_inferred__0/i___2_carry__0_n_0\,
      CO(2) => \p_0_out_inferred__0/i___2_carry__0_n_1\,
      CO(1) => \p_0_out_inferred__0/i___2_carry__0_n_2\,
      CO(0) => \p_0_out_inferred__0/i___2_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => dsp_add_3_n_5,
      DI(2) => dsp_add_3_n_6,
      DI(1) => dsp_add_3_n_7,
      DI(0) => dsp_add_3_n_8,
      O(3) => p_0_in(0),
      O(2 downto 0) => \NLW_p_0_out_inferred__0/i___2_carry__0_O_UNCONNECTED\(2 downto 0),
      S(3) => dsp_add_3_n_30,
      S(2) => dsp_add_3_n_31,
      S(1) => dsp_add_3_n_32,
      S(0) => dsp_add_3_n_33
    );
\p_0_out_inferred__0/i___2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_inferred__0/i___2_carry__0_n_0\,
      CO(3) => \p_0_out_inferred__0/i___2_carry__1_n_0\,
      CO(2) => \p_0_out_inferred__0/i___2_carry__1_n_1\,
      CO(1) => \p_0_out_inferred__0/i___2_carry__1_n_2\,
      CO(0) => \p_0_out_inferred__0/i___2_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => dsp_add_3_n_9,
      DI(2) => dsp_add_3_n_10,
      DI(1) => dsp_add_3_n_11,
      DI(0) => dsp_add_3_n_12,
      O(3 downto 0) => p_0_in(4 downto 1),
      S(3) => dsp_add_3_n_34,
      S(2) => dsp_add_3_n_35,
      S(1) => dsp_add_3_n_36,
      S(0) => dsp_add_3_n_37
    );
\p_0_out_inferred__0/i___2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_inferred__0/i___2_carry__1_n_0\,
      CO(3) => \p_0_out_inferred__0/i___2_carry__2_n_0\,
      CO(2) => \p_0_out_inferred__0/i___2_carry__2_n_1\,
      CO(1) => \p_0_out_inferred__0/i___2_carry__2_n_2\,
      CO(0) => \p_0_out_inferred__0/i___2_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => dsp_add_3_n_13,
      DI(2) => dsp_add_3_n_14,
      DI(1) => dsp_add_3_n_15,
      DI(0) => dsp_add_3_n_16,
      O(3 downto 0) => p_0_in(8 downto 5),
      S(3) => dsp_add_3_n_38,
      S(2) => dsp_add_3_n_39,
      S(1) => dsp_add_3_n_40,
      S(0) => dsp_add_3_n_41
    );
\p_0_out_inferred__0/i___2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_inferred__0/i___2_carry__2_n_0\,
      CO(3) => \p_0_out_inferred__0/i___2_carry__3_n_0\,
      CO(2) => \p_0_out_inferred__0/i___2_carry__3_n_1\,
      CO(1) => \p_0_out_inferred__0/i___2_carry__3_n_2\,
      CO(0) => \p_0_out_inferred__0/i___2_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => dsp_add_3_n_17,
      DI(2) => dsp_add_3_n_18,
      DI(1) => dsp_add_3_n_19,
      DI(0) => dsp_add_3_n_20,
      O(3 downto 0) => p_0_in(12 downto 9),
      S(3) => dsp_add_3_n_42,
      S(2) => dsp_add_3_n_43,
      S(1) => dsp_add_3_n_44,
      S(0) => dsp_add_3_n_45
    );
\p_0_out_inferred__0/i___2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_inferred__0/i___2_carry__3_n_0\,
      CO(3) => \NLW_p_0_out_inferred__0/i___2_carry__4_CO_UNCONNECTED\(3),
      CO(2) => \p_0_out_inferred__0/i___2_carry__4_n_1\,
      CO(1) => \p_0_out_inferred__0/i___2_carry__4_n_2\,
      CO(0) => \p_0_out_inferred__0/i___2_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => dsp_add_3_n_21,
      DI(1) => dsp_add_3_n_22,
      DI(0) => dsp_add_3_n_23,
      O(3 downto 0) => p_0_in(16 downto 13),
      S(3) => dsp_add_3_n_24,
      S(2) => dsp_add_3_n_25,
      S(1) => dsp_add_3_n_26,
      S(0) => dsp_add_3_n_27
    );
\p_0_out_inferred__1/i___2_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_0_out_inferred__1/i___2_carry_n_0\,
      CO(2) => \p_0_out_inferred__1/i___2_carry_n_1\,
      CO(1) => \p_0_out_inferred__1/i___2_carry_n_2\,
      CO(0) => \p_0_out_inferred__1/i___2_carry_n_3\,
      CYINIT => '0',
      DI(3) => dsp_sub_3_n_3,
      DI(2) => dsp_sub_3_n_4,
      DI(1) => dsp_sub_2_n_25,
      DI(0) => \w_dsp_sub_output[0]_8\(0),
      O(3 downto 0) => \NLW_p_0_out_inferred__1/i___2_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => dsp_sub_3_n_28,
      S(2) => dsp_sub_3_n_29,
      S(1) => dsp_sub_2_n_23,
      S(0) => dsp_sub_2_n_24
    );
\p_0_out_inferred__1/i___2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_inferred__1/i___2_carry_n_0\,
      CO(3) => \p_0_out_inferred__1/i___2_carry__0_n_0\,
      CO(2) => \p_0_out_inferred__1/i___2_carry__0_n_1\,
      CO(1) => \p_0_out_inferred__1/i___2_carry__0_n_2\,
      CO(0) => \p_0_out_inferred__1/i___2_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => dsp_sub_3_n_5,
      DI(2) => dsp_sub_3_n_6,
      DI(1) => dsp_sub_3_n_7,
      DI(0) => dsp_sub_3_n_8,
      O(3) => p_1_in(0),
      O(2 downto 0) => \NLW_p_0_out_inferred__1/i___2_carry__0_O_UNCONNECTED\(2 downto 0),
      S(3) => dsp_sub_3_n_30,
      S(2) => dsp_sub_3_n_31,
      S(1) => dsp_sub_3_n_32,
      S(0) => dsp_sub_3_n_33
    );
\p_0_out_inferred__1/i___2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_inferred__1/i___2_carry__0_n_0\,
      CO(3) => \p_0_out_inferred__1/i___2_carry__1_n_0\,
      CO(2) => \p_0_out_inferred__1/i___2_carry__1_n_1\,
      CO(1) => \p_0_out_inferred__1/i___2_carry__1_n_2\,
      CO(0) => \p_0_out_inferred__1/i___2_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => dsp_sub_3_n_9,
      DI(2) => dsp_sub_3_n_10,
      DI(1) => dsp_sub_3_n_11,
      DI(0) => dsp_sub_3_n_12,
      O(3 downto 0) => p_1_in(4 downto 1),
      S(3) => dsp_sub_3_n_34,
      S(2) => dsp_sub_3_n_35,
      S(1) => dsp_sub_3_n_36,
      S(0) => dsp_sub_3_n_37
    );
\p_0_out_inferred__1/i___2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_inferred__1/i___2_carry__1_n_0\,
      CO(3) => \p_0_out_inferred__1/i___2_carry__2_n_0\,
      CO(2) => \p_0_out_inferred__1/i___2_carry__2_n_1\,
      CO(1) => \p_0_out_inferred__1/i___2_carry__2_n_2\,
      CO(0) => \p_0_out_inferred__1/i___2_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => dsp_sub_3_n_13,
      DI(2) => dsp_sub_3_n_14,
      DI(1) => dsp_sub_3_n_15,
      DI(0) => dsp_sub_3_n_16,
      O(3 downto 0) => p_1_in(8 downto 5),
      S(3) => dsp_sub_3_n_38,
      S(2) => dsp_sub_3_n_39,
      S(1) => dsp_sub_3_n_40,
      S(0) => dsp_sub_3_n_41
    );
\p_0_out_inferred__1/i___2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_inferred__1/i___2_carry__2_n_0\,
      CO(3) => \p_0_out_inferred__1/i___2_carry__3_n_0\,
      CO(2) => \p_0_out_inferred__1/i___2_carry__3_n_1\,
      CO(1) => \p_0_out_inferred__1/i___2_carry__3_n_2\,
      CO(0) => \p_0_out_inferred__1/i___2_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => dsp_sub_3_n_17,
      DI(2) => dsp_sub_3_n_18,
      DI(1) => dsp_sub_3_n_19,
      DI(0) => dsp_sub_3_n_20,
      O(3 downto 0) => p_1_in(12 downto 9),
      S(3) => dsp_sub_3_n_42,
      S(2) => dsp_sub_3_n_43,
      S(1) => dsp_sub_3_n_44,
      S(0) => dsp_sub_3_n_45
    );
\p_0_out_inferred__1/i___2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_inferred__1/i___2_carry__3_n_0\,
      CO(3) => \NLW_p_0_out_inferred__1/i___2_carry__4_CO_UNCONNECTED\(3),
      CO(2) => \p_0_out_inferred__1/i___2_carry__4_n_1\,
      CO(1) => \p_0_out_inferred__1/i___2_carry__4_n_2\,
      CO(0) => \p_0_out_inferred__1/i___2_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => dsp_sub_3_n_21,
      DI(1) => dsp_sub_3_n_22,
      DI(0) => dsp_sub_3_n_23,
      O(3 downto 0) => p_1_in(16 downto 13),
      S(3) => dsp_sub_3_n_24,
      S(2) => dsp_sub_3_n_25,
      S(1) => dsp_sub_3_n_26,
      S(0) => dsp_sub_3_n_27
    );
\r_curr_input_col[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3F40"
    )
        port map (
      I0 => i_axis_TLAST,
      I1 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I2 => i_axis_TVALID,
      I3 => \r_curr_input_col_reg_n_0_[0]\,
      O => \r_curr_input_col[0]_i_1_n_0\
    );
\r_curr_input_col[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FFF2000"
    )
        port map (
      I0 => \r_curr_input_col_reg_n_0_[0]\,
      I1 => i_axis_TLAST,
      I2 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I3 => i_axis_TVALID,
      I4 => \r_curr_input_col_reg_n_0_[1]\,
      O => \r_curr_input_col[1]_i_1_n_0\
    );
\r_curr_input_col[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07FFFFFF08000000"
    )
        port map (
      I0 => \r_curr_input_col_reg_n_0_[1]\,
      I1 => \r_curr_input_col_reg_n_0_[0]\,
      I2 => i_axis_TLAST,
      I3 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I4 => i_axis_TVALID,
      I5 => \r_curr_input_col_reg_n_0_[2]\,
      O => \r_curr_input_col[2]_i_1_n_0\
    );
\r_curr_input_col_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_curr_input_col[0]_i_1_n_0\,
      Q => \r_curr_input_col_reg_n_0_[0]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_curr_input_col_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_curr_input_col[1]_i_1_n_0\,
      Q => \r_curr_input_col_reg_n_0_[1]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_curr_input_col_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_curr_input_col[2]_i_1_n_0\,
      Q => \r_curr_input_col_reg_n_0_[2]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_1_setup[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AE"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I1 => r_dsp_add_3_preadd,
      I2 => \FSM_onehot_r_core_state[2]_i_3_n_0\,
      I3 => \r_dsp_add_1_setup_reg_n_0_[1]\,
      O => r_dsp_add_1_setup(1)
    );
\r_dsp_add_1_setup[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAEAEAAAAAAAAA"
    )
        port map (
      I0 => r_dsp_add_3_preadd,
      I1 => i_axis_TVALID,
      I2 => i_axis_TLAST,
      I3 => \r_dsp_add_1_setup[2]_i_3_n_0\,
      I4 => \r_curr_input_col_reg_n_0_[2]\,
      I5 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      O => \r_dsp_add_1_setup[2]_i_1_n_0\
    );
\r_dsp_add_1_setup[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AEAE00"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I1 => r_dsp_add_3_preadd,
      I2 => \FSM_onehot_r_core_state[2]_i_3_n_0\,
      I3 => \r_dsp_add_1_setup_reg_n_0_[1]\,
      I4 => \r_dsp_add_1_setup_reg_n_0_[2]\,
      O => r_dsp_add_1_setup(2)
    );
\r_dsp_add_1_setup[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_curr_input_col_reg_n_0_[1]\,
      I1 => \r_curr_input_col_reg_n_0_[0]\,
      O => \r_dsp_add_1_setup[2]_i_3_n_0\
    );
\r_dsp_add_1_setup_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1_n_0\,
      D => r_dsp_add_1_setup(1),
      Q => \r_dsp_add_1_setup_reg_n_0_[1]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_1_setup_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1_n_0\,
      D => r_dsp_add_1_setup(2),
      Q => \r_dsp_add_1_setup_reg_n_0_[2]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_2_load[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEEEEE00000000"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I1 => r_dsp_add_3_preadd,
      I2 => r_dsp_sub_5_finished(2),
      I3 => r_dsp_sub_5_finished(1),
      I4 => r_dsp_sub_5_finished(0),
      I5 => \r_dsp_add_1_setup_reg_n_0_[1]\,
      O => \r_dsp_add_2_load[1]_i_1_n_0\
    );
\r_dsp_add_2_load[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEEEEE00000000"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I1 => r_dsp_add_3_preadd,
      I2 => r_dsp_sub_5_finished(2),
      I3 => r_dsp_sub_5_finished(1),
      I4 => r_dsp_sub_5_finished(0),
      I5 => \r_dsp_add_1_setup_reg_n_0_[2]\,
      O => \r_dsp_add_2_load[2]_i_1_n_0\
    );
\r_dsp_add_2_load_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1_n_0\,
      D => \r_dsp_add_2_load[1]_i_1_n_0\,
      Q => \r_dsp_add_2_load_reg_n_0_[1]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_2_load_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1_n_0\,
      D => \r_dsp_add_2_load[2]_i_1_n_0\,
      Q => \r_dsp_add_2_load_reg_n_0_[2]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_3_preadd[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \r_dsp_add_2_load_reg_n_0_[1]\,
      I1 => r_dsp_sub_5_finished(2),
      I2 => r_dsp_sub_5_finished(1),
      I3 => r_dsp_sub_5_finished(0),
      O => \r_dsp_add_3_preadd[1]_i_1_n_0\
    );
\r_dsp_add_3_preadd[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \r_dsp_add_2_load_reg_n_0_[2]\,
      I1 => r_dsp_sub_5_finished(2),
      I2 => r_dsp_sub_5_finished(1),
      I3 => r_dsp_sub_5_finished(0),
      O => \r_dsp_add_3_preadd[2]_i_1_n_0\
    );
\r_dsp_add_3_preadd_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_dsp_add_3_preadd,
      D => \r_dsp_add_3_preadd[1]_i_1_n_0\,
      Q => \r_dsp_add_3_preadd_reg_n_0_[1]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_3_preadd_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_dsp_add_3_preadd,
      D => \r_dsp_add_3_preadd[2]_i_1_n_0\,
      Q => \r_dsp_add_3_preadd_reg_n_0_[2]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_4_mul[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \r_dsp_add_3_preadd_reg_n_0_[1]\,
      I1 => r_dsp_sub_5_finished(2),
      I2 => r_dsp_sub_5_finished(1),
      I3 => r_dsp_sub_5_finished(0),
      O => \r_dsp_add_4_mul[1]_i_1_n_0\
    );
\r_dsp_add_4_mul[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \r_dsp_add_3_preadd_reg_n_0_[2]\,
      I1 => r_dsp_sub_5_finished(2),
      I2 => r_dsp_sub_5_finished(1),
      I3 => r_dsp_sub_5_finished(0),
      O => \r_dsp_add_4_mul[2]_i_1_n_0\
    );
\r_dsp_add_4_mul_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_dsp_add_3_preadd,
      D => \r_dsp_add_4_mul[1]_i_1_n_0\,
      Q => r_dsp_add_4_mul(1),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_4_mul_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_dsp_add_3_preadd,
      D => \r_dsp_add_4_mul[2]_i_1_n_0\,
      Q => r_dsp_add_4_mul(2),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_5_finished[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => r_dsp_add_4_mul(1),
      I1 => r_dsp_sub_5_finished(2),
      I2 => r_dsp_sub_5_finished(1),
      I3 => r_dsp_sub_5_finished(0),
      O => \r_dsp_add_5_finished[1]_i_1_n_0\
    );
\r_dsp_add_5_finished[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => r_dsp_add_4_mul(2),
      I1 => r_dsp_sub_5_finished(2),
      I2 => r_dsp_sub_5_finished(1),
      I3 => r_dsp_sub_5_finished(0),
      O => \r_dsp_add_5_finished[2]_i_1_n_0\
    );
\r_dsp_add_5_finished_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_dsp_add_3_preadd,
      D => \r_dsp_add_5_finished[1]_i_1_n_0\,
      Q => r_dsp_add_5_finished(1),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_5_finished_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_dsp_add_3_preadd,
      D => \r_dsp_add_5_finished[2]_i_1_n_0\,
      Q => r_dsp_add_5_finished(2),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_a_value[0][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => r_dsp_add_3_preadd,
      I1 => \r_dsp_add_1_setup_reg_n_0_[2]\,
      I2 => \r_dsp_add_1_setup_reg_n_0_[1]\,
      O => \r_dsp_add_input_a_value[0][1]_i_1_n_0\
    );
\r_dsp_add_input_a_value[0][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \r_dsp_add_1_setup_reg_n_0_[1]\,
      I1 => r_dsp_add_3_preadd,
      I2 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      O => \r_dsp_add_input_a_value[0][2]_i_1_n_0\
    );
\r_dsp_add_input_a_value[0][3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I1 => r_dsp_add_3_preadd,
      O => \r_dsp_add_input_a_value[0][3]_i_1_n_0\
    );
\r_dsp_add_input_a_value[0][4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_add_3_preadd,
      I1 => \r_dsp_add_1_setup_reg_n_0_[1]\,
      O => \r_dsp_add_input_a_value[0][4]_i_1_n_0\
    );
\r_dsp_add_input_a_value[0][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => \r_dsp_add_1_setup_reg_n_0_[2]\,
      I1 => \r_dsp_add_1_setup_reg_n_0_[1]\,
      I2 => r_dsp_add_3_preadd,
      I3 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      O => \r_dsp_add_input_a_value[0][5]_i_1_n_0\
    );
\r_dsp_add_input_a_value[1][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ECFC"
    )
        port map (
      I0 => \r_dsp_add_1_setup_reg_n_0_[2]\,
      I1 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_add_1_setup_reg_n_0_[1]\,
      O => \r_dsp_add_input_a_value[1][0]_i_1_n_0\
    );
\r_dsp_add_input_a_value[1][16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_add_3_preadd,
      I1 => \r_dsp_add_1_setup_reg_n_0_[2]\,
      O => \r_dsp_add_input_a_value[1][16]_i_1_n_0\
    );
\r_dsp_add_input_a_value[1][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => r_dsp_add_3_preadd,
      I1 => \r_dsp_add_1_setup_reg_n_0_[2]\,
      I2 => \r_dsp_add_1_setup_reg_n_0_[1]\,
      O => \r_dsp_add_input_a_value[1][1]_i_1_n_0\
    );
\r_dsp_add_input_a_value[1][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EABA"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I1 => \r_dsp_add_1_setup_reg_n_0_[2]\,
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_add_1_setup_reg_n_0_[1]\,
      O => \r_dsp_add_input_a_value[1][2]_i_1_n_0\
    );
\r_dsp_add_input_a_value[1][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \r_dsp_add_1_setup_reg_n_0_[2]\,
      I1 => r_dsp_add_3_preadd,
      I2 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      O => \r_dsp_add_input_a_value[1][3]_i_1_n_0\
    );
\r_dsp_add_input_a_value[1][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => r_dsp_add_3_preadd,
      I1 => \r_dsp_add_1_setup_reg_n_0_[1]\,
      I2 => \r_dsp_add_1_setup_reg_n_0_[2]\,
      O => \r_dsp_add_input_a_value[1][4]_i_1_n_0\
    );
\r_dsp_add_input_a_value[1][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF04"
    )
        port map (
      I0 => \r_dsp_add_1_setup_reg_n_0_[1]\,
      I1 => r_dsp_add_3_preadd,
      I2 => \r_dsp_add_1_setup_reg_n_0_[2]\,
      I3 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      O => \r_dsp_add_input_a_value[1][5]_i_1_n_0\
    );
\r_dsp_add_input_a_value[2][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFB0"
    )
        port map (
      I0 => \r_dsp_add_1_setup_reg_n_0_[1]\,
      I1 => \r_dsp_add_1_setup_reg_n_0_[2]\,
      I2 => r_dsp_add_3_preadd,
      I3 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      O => \r_dsp_add_input_a_value[2][3]_i_1_n_0\
    );
\r_dsp_add_input_a_value[2][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF8A"
    )
        port map (
      I0 => r_dsp_add_3_preadd,
      I1 => \r_dsp_add_1_setup_reg_n_0_[1]\,
      I2 => \r_dsp_add_1_setup_reg_n_0_[2]\,
      I3 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      O => \r_dsp_add_input_a_value[2][5]_i_1_n_0\
    );
\r_dsp_add_input_a_value[3][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFD0"
    )
        port map (
      I0 => \r_dsp_add_1_setup_reg_n_0_[1]\,
      I1 => \r_dsp_add_1_setup_reg_n_0_[2]\,
      I2 => r_dsp_add_3_preadd,
      I3 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      O => r_dsp_add_input_a_value1_in(3)
    );
\r_dsp_add_input_a_value[3][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAEE"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I1 => r_dsp_add_3_preadd,
      I2 => \r_dsp_add_1_setup_reg_n_0_[2]\,
      I3 => \r_dsp_add_1_setup_reg_n_0_[1]\,
      O => r_dsp_add_input_a_value1_in(5)
    );
\r_dsp_add_input_a_value_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1_n_0\,
      D => \r_dsp_add_input_a_value[0][1]_i_1_n_0\,
      Q => \r_dsp_add_input_a_value_reg_n_0_[0][1]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_a_value_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1_n_0\,
      D => \r_dsp_add_input_a_value[0][2]_i_1_n_0\,
      Q => \r_dsp_add_input_a_value_reg_n_0_[0][2]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_a_value_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1_n_0\,
      D => \r_dsp_add_input_a_value[0][3]_i_1_n_0\,
      Q => \r_dsp_add_input_a_value_reg_n_0_[0][3]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_a_value_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1_n_0\,
      D => \r_dsp_add_input_a_value[0][4]_i_1_n_0\,
      Q => \r_dsp_add_input_a_value_reg_n_0_[0][4]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_a_value_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1_n_0\,
      D => \r_dsp_add_input_a_value[0][5]_i_1_n_0\,
      Q => \r_dsp_add_input_a_value_reg_n_0_[0][5]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_a_value_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1_n_0\,
      D => \r_dsp_add_input_a_value[1][0]_i_1_n_0\,
      Q => \r_dsp_add_input_a_value_reg_n_0_[1][0]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_a_value_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1_n_0\,
      D => \r_dsp_add_input_a_value[1][16]_i_1_n_0\,
      Q => \r_dsp_add_input_a_value_reg_n_0_[1][16]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_a_value_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1_n_0\,
      D => \r_dsp_add_input_a_value[1][1]_i_1_n_0\,
      Q => \r_dsp_add_input_a_value_reg_n_0_[1][1]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_a_value_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1_n_0\,
      D => \r_dsp_add_input_a_value[1][2]_i_1_n_0\,
      Q => \r_dsp_add_input_a_value_reg_n_0_[1][2]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_a_value_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1_n_0\,
      D => \r_dsp_add_input_a_value[1][3]_i_1_n_0\,
      Q => \r_dsp_add_input_a_value_reg_n_0_[1][3]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_a_value_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1_n_0\,
      D => \r_dsp_add_input_a_value[1][4]_i_1_n_0\,
      Q => \r_dsp_add_input_a_value_reg_n_0_[1][4]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_a_value_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1_n_0\,
      D => \r_dsp_add_input_a_value[1][5]_i_1_n_0\,
      Q => \r_dsp_add_input_a_value_reg_n_0_[1][5]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_a_value_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1_n_0\,
      D => \r_dsp_add_input_a_value[2][3]_i_1_n_0\,
      Q => \r_dsp_add_input_a_value_reg_n_0_[2][3]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_a_value_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1_n_0\,
      D => \r_dsp_add_input_a_value[2][5]_i_1_n_0\,
      Q => \r_dsp_add_input_a_value_reg_n_0_[2][5]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_a_value_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1_n_0\,
      D => r_dsp_add_input_a_value1_in(3),
      Q => \r_dsp_add_input_a_value_reg_n_0_[3][3]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_a_value_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1_n_0\,
      D => r_dsp_add_input_a_value1_in(5),
      Q => \r_dsp_add_input_a_value_reg_n_0_[3][5]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_a[0][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_input_pixels_reg[0]_12\(0),
      O => \r_dsp_add_input_pixel_a[0][0]_i_1_n_0\
    );
\r_dsp_add_input_pixel_a[0][10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_input_pixels_reg[0]_12\(10),
      O => \r_dsp_add_input_pixel_a[0][10]_i_1_n_0\
    );
\r_dsp_add_input_pixel_a[0][11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_input_pixels_reg[0]_12\(11),
      O => \r_dsp_add_input_pixel_a[0][11]_i_1_n_0\
    );
\r_dsp_add_input_pixel_a[0][12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_input_pixels_reg[0]_12\(12),
      O => \r_dsp_add_input_pixel_a[0][12]_i_1_n_0\
    );
\r_dsp_add_input_pixel_a[0][13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_input_pixels_reg[0]_12\(13),
      O => \r_dsp_add_input_pixel_a[0][13]_i_1_n_0\
    );
\r_dsp_add_input_pixel_a[0][14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_input_pixels_reg[0]_12\(14),
      O => \r_dsp_add_input_pixel_a[0][14]_i_1_n_0\
    );
\r_dsp_add_input_pixel_a[0][15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_input_pixels_reg[0]_12\(15),
      O => \r_dsp_add_input_pixel_a[0][15]_i_1_n_0\
    );
\r_dsp_add_input_pixel_a[0][16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_input_pixels_reg[0]_12\(16),
      O => \r_dsp_add_input_pixel_a[0][16]_i_1_n_0\
    );
\r_dsp_add_input_pixel_a[0][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_input_pixels_reg[0]_12\(1),
      O => \r_dsp_add_input_pixel_a[0][1]_i_1_n_0\
    );
\r_dsp_add_input_pixel_a[0][2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_input_pixels_reg[0]_12\(2),
      O => \r_dsp_add_input_pixel_a[0][2]_i_1_n_0\
    );
\r_dsp_add_input_pixel_a[0][3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_input_pixels_reg[0]_12\(3),
      O => \r_dsp_add_input_pixel_a[0][3]_i_1_n_0\
    );
\r_dsp_add_input_pixel_a[0][4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_input_pixels_reg[0]_12\(4),
      O => \r_dsp_add_input_pixel_a[0][4]_i_1_n_0\
    );
\r_dsp_add_input_pixel_a[0][5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_input_pixels_reg[0]_12\(5),
      O => \r_dsp_add_input_pixel_a[0][5]_i_1_n_0\
    );
\r_dsp_add_input_pixel_a[0][6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_input_pixels_reg[0]_12\(6),
      O => \r_dsp_add_input_pixel_a[0][6]_i_1_n_0\
    );
\r_dsp_add_input_pixel_a[0][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_input_pixels_reg[0]_12\(7),
      O => \r_dsp_add_input_pixel_a[0][7]_i_1_n_0\
    );
\r_dsp_add_input_pixel_a[0][8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_input_pixels_reg[0]_12\(8),
      O => \r_dsp_add_input_pixel_a[0][8]_i_1_n_0\
    );
\r_dsp_add_input_pixel_a[0][9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_input_pixels_reg[0]_12\(9),
      O => \r_dsp_add_input_pixel_a[0][9]_i_1_n_0\
    );
\r_dsp_add_input_pixel_a[1][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_input_pixels_reg[1]_19\(0),
      O => \r_dsp_add_input_pixel_a[1][0]_i_1_n_0\
    );
\r_dsp_add_input_pixel_a[1][10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_input_pixels_reg[1]_19\(10),
      O => \r_dsp_add_input_pixel_a[1][10]_i_1_n_0\
    );
\r_dsp_add_input_pixel_a[1][11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_input_pixels_reg[1]_19\(11),
      O => \r_dsp_add_input_pixel_a[1][11]_i_1_n_0\
    );
\r_dsp_add_input_pixel_a[1][12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_input_pixels_reg[1]_19\(12),
      O => \r_dsp_add_input_pixel_a[1][12]_i_1_n_0\
    );
\r_dsp_add_input_pixel_a[1][13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I1 => \r_input_pixels_reg[1]_19\(13),
      O => \r_dsp_add_input_pixel_a[1][13]_i_1_n_0\
    );
\r_dsp_add_input_pixel_a[1][14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I1 => \r_input_pixels_reg[1]_19\(14),
      O => \r_dsp_add_input_pixel_a[1][14]_i_1_n_0\
    );
\r_dsp_add_input_pixel_a[1][15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I1 => \r_input_pixels_reg[1]_19\(15),
      O => \r_dsp_add_input_pixel_a[1][15]_i_1_n_0\
    );
\r_dsp_add_input_pixel_a[1][16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF808080"
    )
        port map (
      I0 => i_axis_TVALID,
      I1 => \r_core_state0__2\,
      I2 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I3 => \FSM_onehot_r_core_state[2]_i_3_n_0\,
      I4 => r_dsp_add_3_preadd,
      O => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\
    );
\r_dsp_add_input_pixel_a[1][16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I1 => \r_input_pixels_reg[1]_19\(16),
      O => \r_dsp_add_input_pixel_a[1][16]_i_2_n_0\
    );
\r_dsp_add_input_pixel_a[1][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_input_pixels_reg[1]_19\(1),
      O => \r_dsp_add_input_pixel_a[1][1]_i_1_n_0\
    );
\r_dsp_add_input_pixel_a[1][2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_input_pixels_reg[1]_19\(2),
      O => \r_dsp_add_input_pixel_a[1][2]_i_1_n_0\
    );
\r_dsp_add_input_pixel_a[1][3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_input_pixels_reg[1]_19\(3),
      O => \r_dsp_add_input_pixel_a[1][3]_i_1_n_0\
    );
\r_dsp_add_input_pixel_a[1][4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_input_pixels_reg[1]_19\(4),
      O => \r_dsp_add_input_pixel_a[1][4]_i_1_n_0\
    );
\r_dsp_add_input_pixel_a[1][5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_input_pixels_reg[1]_19\(5),
      O => \r_dsp_add_input_pixel_a[1][5]_i_1_n_0\
    );
\r_dsp_add_input_pixel_a[1][6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_input_pixels_reg[1]_19\(6),
      O => \r_dsp_add_input_pixel_a[1][6]_i_1_n_0\
    );
\r_dsp_add_input_pixel_a[1][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_input_pixels_reg[1]_19\(7),
      O => \r_dsp_add_input_pixel_a[1][7]_i_1_n_0\
    );
\r_dsp_add_input_pixel_a[1][8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_input_pixels_reg[1]_19\(8),
      O => \r_dsp_add_input_pixel_a[1][8]_i_1_n_0\
    );
\r_dsp_add_input_pixel_a[1][9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_input_pixels_reg[1]_19\(9),
      O => \r_dsp_add_input_pixel_a[1][9]_i_1_n_0\
    );
\r_dsp_add_input_pixel_a[2][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_input_pixels_reg[2]_13\(0),
      O => \r_dsp_add_input_pixel_a[2][0]_i_1_n_0\
    );
\r_dsp_add_input_pixel_a[2][10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_input_pixels_reg[2]_13\(10),
      O => \r_dsp_add_input_pixel_a[2][10]_i_1_n_0\
    );
\r_dsp_add_input_pixel_a[2][11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_input_pixels_reg[2]_13\(11),
      O => \r_dsp_add_input_pixel_a[2][11]_i_1_n_0\
    );
\r_dsp_add_input_pixel_a[2][12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_input_pixels_reg[2]_13\(12),
      O => \r_dsp_add_input_pixel_a[2][12]_i_1_n_0\
    );
\r_dsp_add_input_pixel_a[2][13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_input_pixels_reg[2]_13\(13),
      O => \r_dsp_add_input_pixel_a[2][13]_i_1_n_0\
    );
\r_dsp_add_input_pixel_a[2][14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_input_pixels_reg[2]_13\(14),
      O => \r_dsp_add_input_pixel_a[2][14]_i_1_n_0\
    );
\r_dsp_add_input_pixel_a[2][15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_input_pixels_reg[2]_13\(15),
      O => \r_dsp_add_input_pixel_a[2][15]_i_1_n_0\
    );
\r_dsp_add_input_pixel_a[2][16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_input_pixels_reg[2]_13\(16),
      O => \r_dsp_add_input_pixel_a[2][16]_i_1_n_0\
    );
\r_dsp_add_input_pixel_a[2][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_input_pixels_reg[2]_13\(1),
      O => \r_dsp_add_input_pixel_a[2][1]_i_1_n_0\
    );
\r_dsp_add_input_pixel_a[2][2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_input_pixels_reg[2]_13\(2),
      O => \r_dsp_add_input_pixel_a[2][2]_i_1_n_0\
    );
\r_dsp_add_input_pixel_a[2][3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_input_pixels_reg[2]_13\(3),
      O => \r_dsp_add_input_pixel_a[2][3]_i_1_n_0\
    );
\r_dsp_add_input_pixel_a[2][4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_input_pixels_reg[2]_13\(4),
      O => \r_dsp_add_input_pixel_a[2][4]_i_1_n_0\
    );
\r_dsp_add_input_pixel_a[2][5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_input_pixels_reg[2]_13\(5),
      O => \r_dsp_add_input_pixel_a[2][5]_i_1_n_0\
    );
\r_dsp_add_input_pixel_a[2][6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_input_pixels_reg[2]_13\(6),
      O => \r_dsp_add_input_pixel_a[2][6]_i_1_n_0\
    );
\r_dsp_add_input_pixel_a[2][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_input_pixels_reg[2]_13\(7),
      O => \r_dsp_add_input_pixel_a[2][7]_i_1_n_0\
    );
\r_dsp_add_input_pixel_a[2][8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_input_pixels_reg[2]_13\(8),
      O => \r_dsp_add_input_pixel_a[2][8]_i_1_n_0\
    );
\r_dsp_add_input_pixel_a[2][9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_input_pixels_reg[2]_13\(9),
      O => \r_dsp_add_input_pixel_a[2][9]_i_1_n_0\
    );
\r_dsp_add_input_pixel_a[3][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I1 => \r_input_pixels_reg[3]_14\(0),
      O => \r_dsp_add_input_pixel_a[3][0]_i_1_n_0\
    );
\r_dsp_add_input_pixel_a[3][10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I1 => \r_input_pixels_reg[3]_14\(10),
      O => \r_dsp_add_input_pixel_a[3][10]_i_1_n_0\
    );
\r_dsp_add_input_pixel_a[3][11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I1 => \r_input_pixels_reg[3]_14\(11),
      O => \r_dsp_add_input_pixel_a[3][11]_i_1_n_0\
    );
\r_dsp_add_input_pixel_a[3][12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I1 => \r_input_pixels_reg[3]_14\(12),
      O => \r_dsp_add_input_pixel_a[3][12]_i_1_n_0\
    );
\r_dsp_add_input_pixel_a[3][13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I1 => \r_input_pixels_reg[3]_14\(13),
      O => \r_dsp_add_input_pixel_a[3][13]_i_1_n_0\
    );
\r_dsp_add_input_pixel_a[3][14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I1 => \r_input_pixels_reg[3]_14\(14),
      O => \r_dsp_add_input_pixel_a[3][14]_i_1_n_0\
    );
\r_dsp_add_input_pixel_a[3][15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I1 => \r_input_pixels_reg[3]_14\(15),
      O => \r_dsp_add_input_pixel_a[3][15]_i_1_n_0\
    );
\r_dsp_add_input_pixel_a[3][16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I1 => \r_input_pixels_reg[3]_14\(16),
      O => \r_dsp_add_input_pixel_a[3][16]_i_1_n_0\
    );
\r_dsp_add_input_pixel_a[3][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I1 => \r_input_pixels_reg[3]_14\(1),
      O => \r_dsp_add_input_pixel_a[3][1]_i_1_n_0\
    );
\r_dsp_add_input_pixel_a[3][2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I1 => \r_input_pixels_reg[3]_14\(2),
      O => \r_dsp_add_input_pixel_a[3][2]_i_1_n_0\
    );
\r_dsp_add_input_pixel_a[3][3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I1 => \r_input_pixels_reg[3]_14\(3),
      O => \r_dsp_add_input_pixel_a[3][3]_i_1_n_0\
    );
\r_dsp_add_input_pixel_a[3][4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I1 => \r_input_pixels_reg[3]_14\(4),
      O => \r_dsp_add_input_pixel_a[3][4]_i_1_n_0\
    );
\r_dsp_add_input_pixel_a[3][5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I1 => \r_input_pixels_reg[3]_14\(5),
      O => \r_dsp_add_input_pixel_a[3][5]_i_1_n_0\
    );
\r_dsp_add_input_pixel_a[3][6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I1 => \r_input_pixels_reg[3]_14\(6),
      O => \r_dsp_add_input_pixel_a[3][6]_i_1_n_0\
    );
\r_dsp_add_input_pixel_a[3][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I1 => \r_input_pixels_reg[3]_14\(7),
      O => \r_dsp_add_input_pixel_a[3][7]_i_1_n_0\
    );
\r_dsp_add_input_pixel_a[3][8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I1 => \r_input_pixels_reg[3]_14\(8),
      O => \r_dsp_add_input_pixel_a[3][8]_i_1_n_0\
    );
\r_dsp_add_input_pixel_a[3][9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I1 => \r_input_pixels_reg[3]_14\(9),
      O => \r_dsp_add_input_pixel_a[3][9]_i_1_n_0\
    );
\r_dsp_add_input_pixel_a_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_a[0][0]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[0][0]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_a[0][10]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[0][10]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_a[0][11]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[0][11]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_a[0][12]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[0][12]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_a[0][13]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[0][13]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_a[0][14]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[0][14]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_a[0][15]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[0][15]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_a[0][16]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[0][16]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_a[0][1]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[0][1]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_a[0][2]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[0][2]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_a[0][3]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[0][3]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_a[0][4]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[0][4]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_a[0][5]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[0][5]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_a[0][6]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[0][6]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_a[0][7]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[0][7]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_a[0][8]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[0][8]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_a[0][9]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[0][9]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_a[1][0]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[1][0]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_a[1][10]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[1][10]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_a[1][11]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[1][11]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_a[1][12]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[1][12]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_a[1][13]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[1][13]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_a[1][14]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[1][14]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_a[1][15]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[1][15]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_a[1][16]_i_2_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[1][16]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_a[1][1]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[1][1]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_a[1][2]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[1][2]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_a[1][3]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[1][3]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_a[1][4]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[1][4]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_a[1][5]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[1][5]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_a[1][6]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[1][6]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_a[1][7]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[1][7]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_a[1][8]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[1][8]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_a[1][9]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[1][9]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_a[2][0]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[2][0]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_a[2][10]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[2][10]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_a[2][11]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[2][11]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_a[2][12]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[2][12]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[2][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_a[2][13]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[2][13]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[2][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_a[2][14]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[2][14]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[2][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_a[2][15]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[2][15]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[2][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_a[2][16]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[2][16]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_a[2][1]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[2][1]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_a[2][2]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[2][2]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_a[2][3]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[2][3]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_a[2][4]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[2][4]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_a[2][5]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[2][5]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_a[2][6]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[2][6]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_a[2][7]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[2][7]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_a[2][8]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[2][8]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_a[2][9]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[2][9]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_a[3][0]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[3][0]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[3][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_a[3][10]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[3][10]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[3][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_a[3][11]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[3][11]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[3][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_a[3][12]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[3][12]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[3][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_a[3][13]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[3][13]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[3][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_a[3][14]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[3][14]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[3][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_a[3][15]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[3][15]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[3][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_a[3][16]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[3][16]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_a[3][1]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[3][1]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_a[3][2]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[3][2]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_a[3][3]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[3][3]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_a[3][4]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[3][4]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_a[3][5]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[3][5]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_a[3][6]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[3][6]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_a[3][7]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[3][7]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_a[3][8]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[3][8]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_a[3][9]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[3][9]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_b[0][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => i_axis_TDATA(0),
      O => \r_dsp_add_input_pixel_b[0][0]_i_1_n_0\
    );
\r_dsp_add_input_pixel_b[0][10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => i_axis_TDATA(10),
      O => \r_dsp_add_input_pixel_b[0][10]_i_1_n_0\
    );
\r_dsp_add_input_pixel_b[0][11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => i_axis_TDATA(11),
      O => \r_dsp_add_input_pixel_b[0][11]_i_1_n_0\
    );
\r_dsp_add_input_pixel_b[0][12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => i_axis_TDATA(12),
      O => \r_dsp_add_input_pixel_b[0][12]_i_1_n_0\
    );
\r_dsp_add_input_pixel_b[0][13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => i_axis_TDATA(13),
      O => \r_dsp_add_input_pixel_b[0][13]_i_1_n_0\
    );
\r_dsp_add_input_pixel_b[0][14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => i_axis_TDATA(14),
      O => \r_dsp_add_input_pixel_b[0][14]_i_1_n_0\
    );
\r_dsp_add_input_pixel_b[0][15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => i_axis_TDATA(15),
      O => \r_dsp_add_input_pixel_b[0][15]_i_1_n_0\
    );
\r_dsp_add_input_pixel_b[0][16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => i_axis_TDATA(16),
      O => \r_dsp_add_input_pixel_b[0][16]_i_1_n_0\
    );
\r_dsp_add_input_pixel_b[0][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => i_axis_TDATA(1),
      O => \r_dsp_add_input_pixel_b[0][1]_i_1_n_0\
    );
\r_dsp_add_input_pixel_b[0][2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => i_axis_TDATA(2),
      O => \r_dsp_add_input_pixel_b[0][2]_i_1_n_0\
    );
\r_dsp_add_input_pixel_b[0][3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => i_axis_TDATA(3),
      O => \r_dsp_add_input_pixel_b[0][3]_i_1_n_0\
    );
\r_dsp_add_input_pixel_b[0][4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => i_axis_TDATA(4),
      O => \r_dsp_add_input_pixel_b[0][4]_i_1_n_0\
    );
\r_dsp_add_input_pixel_b[0][5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => i_axis_TDATA(5),
      O => \r_dsp_add_input_pixel_b[0][5]_i_1_n_0\
    );
\r_dsp_add_input_pixel_b[0][6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => i_axis_TDATA(6),
      O => \r_dsp_add_input_pixel_b[0][6]_i_1_n_0\
    );
\r_dsp_add_input_pixel_b[0][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => i_axis_TDATA(7),
      O => \r_dsp_add_input_pixel_b[0][7]_i_1_n_0\
    );
\r_dsp_add_input_pixel_b[0][8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => i_axis_TDATA(8),
      O => \r_dsp_add_input_pixel_b[0][8]_i_1_n_0\
    );
\r_dsp_add_input_pixel_b[0][9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => i_axis_TDATA(9),
      O => \r_dsp_add_input_pixel_b[0][9]_i_1_n_0\
    );
\r_dsp_add_input_pixel_b[1][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_input_pixels_reg[6]_17\(0),
      O => \r_dsp_add_input_pixel_b[1][0]_i_1_n_0\
    );
\r_dsp_add_input_pixel_b[1][10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_input_pixels_reg[6]_17\(10),
      O => \r_dsp_add_input_pixel_b[1][10]_i_1_n_0\
    );
\r_dsp_add_input_pixel_b[1][11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_input_pixels_reg[6]_17\(11),
      O => \r_dsp_add_input_pixel_b[1][11]_i_1_n_0\
    );
\r_dsp_add_input_pixel_b[1][12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_input_pixels_reg[6]_17\(12),
      O => \r_dsp_add_input_pixel_b[1][12]_i_1_n_0\
    );
\r_dsp_add_input_pixel_b[1][13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_input_pixels_reg[6]_17\(13),
      O => \r_dsp_add_input_pixel_b[1][13]_i_1_n_0\
    );
\r_dsp_add_input_pixel_b[1][14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_input_pixels_reg[6]_17\(14),
      O => \r_dsp_add_input_pixel_b[1][14]_i_1_n_0\
    );
\r_dsp_add_input_pixel_b[1][15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_input_pixels_reg[6]_17\(15),
      O => \r_dsp_add_input_pixel_b[1][15]_i_1_n_0\
    );
\r_dsp_add_input_pixel_b[1][16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_input_pixels_reg[6]_17\(16),
      O => \r_dsp_add_input_pixel_b[1][16]_i_1_n_0\
    );
\r_dsp_add_input_pixel_b[1][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_input_pixels_reg[6]_17\(1),
      O => \r_dsp_add_input_pixel_b[1][1]_i_1_n_0\
    );
\r_dsp_add_input_pixel_b[1][2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_input_pixels_reg[6]_17\(2),
      O => \r_dsp_add_input_pixel_b[1][2]_i_1_n_0\
    );
\r_dsp_add_input_pixel_b[1][3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_input_pixels_reg[6]_17\(3),
      O => \r_dsp_add_input_pixel_b[1][3]_i_1_n_0\
    );
\r_dsp_add_input_pixel_b[1][4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_input_pixels_reg[6]_17\(4),
      O => \r_dsp_add_input_pixel_b[1][4]_i_1_n_0\
    );
\r_dsp_add_input_pixel_b[1][5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_input_pixels_reg[6]_17\(5),
      O => \r_dsp_add_input_pixel_b[1][5]_i_1_n_0\
    );
\r_dsp_add_input_pixel_b[1][6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_input_pixels_reg[6]_17\(6),
      O => \r_dsp_add_input_pixel_b[1][6]_i_1_n_0\
    );
\r_dsp_add_input_pixel_b[1][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_input_pixels_reg[6]_17\(7),
      O => \r_dsp_add_input_pixel_b[1][7]_i_1_n_0\
    );
\r_dsp_add_input_pixel_b[1][8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_input_pixels_reg[6]_17\(8),
      O => \r_dsp_add_input_pixel_b[1][8]_i_1_n_0\
    );
\r_dsp_add_input_pixel_b[1][9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_input_pixels_reg[6]_17\(9),
      O => \r_dsp_add_input_pixel_b[1][9]_i_1_n_0\
    );
\r_dsp_add_input_pixel_b[2][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_input_pixels_reg[5]_16\(0),
      O => \r_dsp_add_input_pixel_b[2][0]_i_1_n_0\
    );
\r_dsp_add_input_pixel_b[2][10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_input_pixels_reg[5]_16\(10),
      O => \r_dsp_add_input_pixel_b[2][10]_i_1_n_0\
    );
\r_dsp_add_input_pixel_b[2][11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_input_pixels_reg[5]_16\(11),
      O => \r_dsp_add_input_pixel_b[2][11]_i_1_n_0\
    );
\r_dsp_add_input_pixel_b[2][12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_input_pixels_reg[5]_16\(12),
      O => \r_dsp_add_input_pixel_b[2][12]_i_1_n_0\
    );
\r_dsp_add_input_pixel_b[2][13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_input_pixels_reg[5]_16\(13),
      O => \r_dsp_add_input_pixel_b[2][13]_i_1_n_0\
    );
\r_dsp_add_input_pixel_b[2][14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_input_pixels_reg[5]_16\(14),
      O => \r_dsp_add_input_pixel_b[2][14]_i_1_n_0\
    );
\r_dsp_add_input_pixel_b[2][15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_input_pixels_reg[5]_16\(15),
      O => \r_dsp_add_input_pixel_b[2][15]_i_1_n_0\
    );
\r_dsp_add_input_pixel_b[2][16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_input_pixels_reg[5]_16\(16),
      O => \r_dsp_add_input_pixel_b[2][16]_i_1_n_0\
    );
\r_dsp_add_input_pixel_b[2][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_input_pixels_reg[5]_16\(1),
      O => \r_dsp_add_input_pixel_b[2][1]_i_1_n_0\
    );
\r_dsp_add_input_pixel_b[2][2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_input_pixels_reg[5]_16\(2),
      O => \r_dsp_add_input_pixel_b[2][2]_i_1_n_0\
    );
\r_dsp_add_input_pixel_b[2][3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_input_pixels_reg[5]_16\(3),
      O => \r_dsp_add_input_pixel_b[2][3]_i_1_n_0\
    );
\r_dsp_add_input_pixel_b[2][4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_input_pixels_reg[5]_16\(4),
      O => \r_dsp_add_input_pixel_b[2][4]_i_1_n_0\
    );
\r_dsp_add_input_pixel_b[2][5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_input_pixels_reg[5]_16\(5),
      O => \r_dsp_add_input_pixel_b[2][5]_i_1_n_0\
    );
\r_dsp_add_input_pixel_b[2][6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_input_pixels_reg[5]_16\(6),
      O => \r_dsp_add_input_pixel_b[2][6]_i_1_n_0\
    );
\r_dsp_add_input_pixel_b[2][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_input_pixels_reg[5]_16\(7),
      O => \r_dsp_add_input_pixel_b[2][7]_i_1_n_0\
    );
\r_dsp_add_input_pixel_b[2][8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_input_pixels_reg[5]_16\(8),
      O => \r_dsp_add_input_pixel_b[2][8]_i_1_n_0\
    );
\r_dsp_add_input_pixel_b[2][9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_input_pixels_reg[5]_16\(9),
      O => \r_dsp_add_input_pixel_b[2][9]_i_1_n_0\
    );
\r_dsp_add_input_pixel_b[3][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I1 => \r_input_pixels_reg[4]_15\(0),
      O => \r_dsp_add_input_pixel_b[3][0]_i_1_n_0\
    );
\r_dsp_add_input_pixel_b[3][10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I1 => \r_input_pixels_reg[4]_15\(10),
      O => \r_dsp_add_input_pixel_b[3][10]_i_1_n_0\
    );
\r_dsp_add_input_pixel_b[3][11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I1 => \r_input_pixels_reg[4]_15\(11),
      O => \r_dsp_add_input_pixel_b[3][11]_i_1_n_0\
    );
\r_dsp_add_input_pixel_b[3][12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I1 => \r_input_pixels_reg[4]_15\(12),
      O => \r_dsp_add_input_pixel_b[3][12]_i_1_n_0\
    );
\r_dsp_add_input_pixel_b[3][13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I1 => \r_input_pixels_reg[4]_15\(13),
      O => \r_dsp_add_input_pixel_b[3][13]_i_1_n_0\
    );
\r_dsp_add_input_pixel_b[3][14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I1 => \r_input_pixels_reg[4]_15\(14),
      O => \r_dsp_add_input_pixel_b[3][14]_i_1_n_0\
    );
\r_dsp_add_input_pixel_b[3][15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I1 => \r_input_pixels_reg[4]_15\(15),
      O => \r_dsp_add_input_pixel_b[3][15]_i_1_n_0\
    );
\r_dsp_add_input_pixel_b[3][16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I1 => \r_input_pixels_reg[4]_15\(16),
      O => \r_dsp_add_input_pixel_b[3][16]_i_1_n_0\
    );
\r_dsp_add_input_pixel_b[3][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I1 => \r_input_pixels_reg[4]_15\(1),
      O => \r_dsp_add_input_pixel_b[3][1]_i_1_n_0\
    );
\r_dsp_add_input_pixel_b[3][2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I1 => \r_input_pixels_reg[4]_15\(2),
      O => \r_dsp_add_input_pixel_b[3][2]_i_1_n_0\
    );
\r_dsp_add_input_pixel_b[3][3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I1 => \r_input_pixels_reg[4]_15\(3),
      O => \r_dsp_add_input_pixel_b[3][3]_i_1_n_0\
    );
\r_dsp_add_input_pixel_b[3][4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I1 => \r_input_pixels_reg[4]_15\(4),
      O => \r_dsp_add_input_pixel_b[3][4]_i_1_n_0\
    );
\r_dsp_add_input_pixel_b[3][5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I1 => \r_input_pixels_reg[4]_15\(5),
      O => \r_dsp_add_input_pixel_b[3][5]_i_1_n_0\
    );
\r_dsp_add_input_pixel_b[3][6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I1 => \r_input_pixels_reg[4]_15\(6),
      O => \r_dsp_add_input_pixel_b[3][6]_i_1_n_0\
    );
\r_dsp_add_input_pixel_b[3][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I1 => \r_input_pixels_reg[4]_15\(7),
      O => \r_dsp_add_input_pixel_b[3][7]_i_1_n_0\
    );
\r_dsp_add_input_pixel_b[3][8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I1 => \r_input_pixels_reg[4]_15\(8),
      O => \r_dsp_add_input_pixel_b[3][8]_i_1_n_0\
    );
\r_dsp_add_input_pixel_b[3][9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I1 => \r_input_pixels_reg[4]_15\(9),
      O => \r_dsp_add_input_pixel_b[3][9]_i_1_n_0\
    );
\r_dsp_add_input_pixel_b_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_b[0][0]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[0][0]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_b[0][10]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[0][10]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_b[0][11]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[0][11]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_b[0][12]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[0][12]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_b[0][13]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[0][13]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_b[0][14]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[0][14]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_b[0][15]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[0][15]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_b[0][16]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[0][16]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_b[0][1]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[0][1]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_b[0][2]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[0][2]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_b[0][3]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[0][3]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_b[0][4]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[0][4]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_b[0][5]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[0][5]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_b[0][6]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[0][6]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_b[0][7]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[0][7]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_b[0][8]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[0][8]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_b[0][9]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[0][9]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_b[1][0]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[1][0]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_b[1][10]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[1][10]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_b[1][11]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[1][11]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_b[1][12]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[1][12]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_b[1][13]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[1][13]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_b[1][14]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[1][14]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_b[1][15]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[1][15]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_b[1][16]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[1][16]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_b[1][1]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[1][1]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_b[1][2]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[1][2]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_b[1][3]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[1][3]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_b[1][4]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[1][4]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_b[1][5]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[1][5]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_b[1][6]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[1][6]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_b[1][7]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[1][7]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_b[1][8]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[1][8]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_b[1][9]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[1][9]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_b[2][0]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[2][0]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_b[2][10]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[2][10]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_b[2][11]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[2][11]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_b[2][12]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[2][12]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[2][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_b[2][13]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[2][13]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[2][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_b[2][14]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[2][14]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[2][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_b[2][15]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[2][15]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[2][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_b[2][16]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[2][16]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_b[2][1]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[2][1]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_b[2][2]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[2][2]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_b[2][3]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[2][3]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_b[2][4]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[2][4]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_b[2][5]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[2][5]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_b[2][6]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[2][6]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_b[2][7]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[2][7]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_b[2][8]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[2][8]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_b[2][9]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[2][9]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_b[3][0]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[3][0]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[3][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_b[3][10]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[3][10]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[3][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_b[3][11]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[3][11]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[3][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_b[3][12]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[3][12]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[3][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_b[3][13]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[3][13]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[3][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_b[3][14]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[3][14]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[3][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_b[3][15]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[3][15]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[3][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_b[3][16]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[3][16]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_b[3][1]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[3][1]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_b[3][2]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[3][2]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_b[3][3]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[3][3]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_b[3][4]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[3][4]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_b[3][5]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[3][5]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_b[3][6]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[3][6]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_b[3][7]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[3][7]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_b[3][8]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[3][8]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1_n_0\,
      D => \r_dsp_add_input_pixel_b[3][9]_i_1_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[3][9]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_sub_1_setup[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFCCCCAAAA0000"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I1 => \FSM_onehot_r_core_state[2]_i_3_n_0\,
      I2 => \r_dsp_sub_1_setup_reg_n_0_[1]\,
      I3 => \r_dsp_sub_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_sub_1_setup_reg_n_0_[0]\,
      I5 => r_dsp_add_3_preadd,
      O => r_dsp_sub_1_setup(0)
    );
\r_dsp_sub_1_setup[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I1 => \FSM_onehot_r_core_state[1]_i_2_n_0\,
      I2 => \r_dsp_sub_1_setup_reg_n_0_[1]\,
      O => r_dsp_sub_1_setup(1)
    );
\r_dsp_sub_1_setup[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0EE0"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I1 => \FSM_onehot_r_core_state[1]_i_2_n_0\,
      I2 => \r_dsp_sub_1_setup_reg_n_0_[2]\,
      I3 => \r_dsp_sub_1_setup_reg_n_0_[1]\,
      O => r_dsp_sub_1_setup(2)
    );
\r_dsp_sub_1_setup_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1_n_0\,
      D => r_dsp_sub_1_setup(0),
      Q => \r_dsp_sub_1_setup_reg_n_0_[0]\,
      S => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_sub_1_setup_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1_n_0\,
      D => r_dsp_sub_1_setup(1),
      Q => \r_dsp_sub_1_setup_reg_n_0_[1]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_sub_1_setup_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1_n_0\,
      D => r_dsp_sub_1_setup(2),
      Q => \r_dsp_sub_1_setup_reg_n_0_[2]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_sub_2_load[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEEEEE00000000"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I1 => r_dsp_add_3_preadd,
      I2 => r_dsp_sub_5_finished(2),
      I3 => r_dsp_sub_5_finished(1),
      I4 => r_dsp_sub_5_finished(0),
      I5 => \r_dsp_sub_1_setup_reg_n_0_[0]\,
      O => \r_dsp_sub_2_load[0]_i_1_n_0\
    );
\r_dsp_sub_2_load[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEEEEE00000000"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I1 => r_dsp_add_3_preadd,
      I2 => r_dsp_sub_5_finished(2),
      I3 => r_dsp_sub_5_finished(1),
      I4 => r_dsp_sub_5_finished(0),
      I5 => \r_dsp_sub_1_setup_reg_n_0_[1]\,
      O => \r_dsp_sub_2_load[1]_i_1_n_0\
    );
\r_dsp_sub_2_load[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEEEEE00000000"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I1 => r_dsp_add_3_preadd,
      I2 => r_dsp_sub_5_finished(2),
      I3 => r_dsp_sub_5_finished(1),
      I4 => r_dsp_sub_5_finished(0),
      I5 => \r_dsp_sub_1_setup_reg_n_0_[2]\,
      O => \r_dsp_sub_2_load[2]_i_1_n_0\
    );
\r_dsp_sub_2_load_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1_n_0\,
      D => \r_dsp_sub_2_load[0]_i_1_n_0\,
      Q => \r_dsp_sub_2_load_reg_n_0_[0]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_sub_2_load_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1_n_0\,
      D => \r_dsp_sub_2_load[1]_i_1_n_0\,
      Q => \r_dsp_sub_2_load_reg_n_0_[1]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_sub_2_load_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1_n_0\,
      D => \r_dsp_sub_2_load[2]_i_1_n_0\,
      Q => \r_dsp_sub_2_load_reg_n_0_[2]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_sub_3_presub[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \r_dsp_sub_2_load_reg_n_0_[0]\,
      I1 => r_dsp_sub_5_finished(2),
      I2 => r_dsp_sub_5_finished(1),
      I3 => r_dsp_sub_5_finished(0),
      O => \r_dsp_sub_3_presub[0]_i_1_n_0\
    );
\r_dsp_sub_3_presub[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \r_dsp_sub_2_load_reg_n_0_[1]\,
      I1 => r_dsp_sub_5_finished(2),
      I2 => r_dsp_sub_5_finished(1),
      I3 => r_dsp_sub_5_finished(0),
      O => \r_dsp_sub_3_presub[1]_i_1_n_0\
    );
\r_dsp_sub_3_presub[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \r_dsp_sub_2_load_reg_n_0_[2]\,
      I1 => r_dsp_sub_5_finished(2),
      I2 => r_dsp_sub_5_finished(1),
      I3 => r_dsp_sub_5_finished(0),
      O => \r_dsp_sub_3_presub[2]_i_1_n_0\
    );
\r_dsp_sub_3_presub_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_dsp_add_3_preadd,
      D => \r_dsp_sub_3_presub[0]_i_1_n_0\,
      Q => r_dsp_sub_3_presub(0),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_sub_3_presub_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_dsp_add_3_preadd,
      D => \r_dsp_sub_3_presub[1]_i_1_n_0\,
      Q => r_dsp_sub_3_presub(1),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_sub_3_presub_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_dsp_add_3_preadd,
      D => \r_dsp_sub_3_presub[2]_i_1_n_0\,
      Q => r_dsp_sub_3_presub(2),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_sub_4_mul[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => r_dsp_sub_3_presub(0),
      I1 => r_dsp_sub_5_finished(2),
      I2 => r_dsp_sub_5_finished(1),
      I3 => r_dsp_sub_5_finished(0),
      O => \r_dsp_sub_4_mul[0]_i_1_n_0\
    );
\r_dsp_sub_4_mul[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => r_dsp_sub_3_presub(1),
      I1 => r_dsp_sub_5_finished(2),
      I2 => r_dsp_sub_5_finished(1),
      I3 => r_dsp_sub_5_finished(0),
      O => \r_dsp_sub_4_mul[1]_i_1_n_0\
    );
\r_dsp_sub_4_mul[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => r_dsp_sub_3_presub(2),
      I1 => r_dsp_sub_5_finished(2),
      I2 => r_dsp_sub_5_finished(1),
      I3 => r_dsp_sub_5_finished(0),
      O => \r_dsp_sub_4_mul[2]_i_1_n_0\
    );
\r_dsp_sub_4_mul_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_dsp_add_3_preadd,
      D => \r_dsp_sub_4_mul[0]_i_1_n_0\,
      Q => r_dsp_sub_4_mul(0),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_sub_4_mul_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_dsp_add_3_preadd,
      D => \r_dsp_sub_4_mul[1]_i_1_n_0\,
      Q => r_dsp_sub_4_mul(1),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_sub_4_mul_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_dsp_add_3_preadd,
      D => \r_dsp_sub_4_mul[2]_i_1_n_0\,
      Q => r_dsp_sub_4_mul(2),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_sub_5_finished[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => r_dsp_sub_4_mul(0),
      I1 => r_dsp_sub_5_finished(2),
      I2 => r_dsp_sub_5_finished(1),
      I3 => r_dsp_sub_5_finished(0),
      O => \r_dsp_sub_5_finished[0]_i_1_n_0\
    );
\r_dsp_sub_5_finished[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => r_dsp_sub_4_mul(1),
      I1 => r_dsp_sub_5_finished(2),
      I2 => r_dsp_sub_5_finished(1),
      I3 => r_dsp_sub_5_finished(0),
      O => \r_dsp_sub_5_finished[1]_i_1_n_0\
    );
\r_dsp_sub_5_finished[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => r_dsp_sub_4_mul(2),
      I1 => r_dsp_sub_5_finished(2),
      I2 => r_dsp_sub_5_finished(1),
      I3 => r_dsp_sub_5_finished(0),
      O => \r_dsp_sub_5_finished[2]_i_1_n_0\
    );
\r_dsp_sub_5_finished_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_dsp_add_3_preadd,
      D => \r_dsp_sub_5_finished[0]_i_1_n_0\,
      Q => r_dsp_sub_5_finished(0),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_sub_5_finished_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_dsp_add_3_preadd,
      D => \r_dsp_sub_5_finished[1]_i_1_n_0\,
      Q => r_dsp_sub_5_finished(1),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_sub_5_finished_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_dsp_add_3_preadd,
      D => \r_dsp_sub_5_finished[2]_i_1_n_0\,
      Q => r_dsp_sub_5_finished(2),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_sub_input_a_value[0][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBAABFAA"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I1 => \r_dsp_sub_1_setup_reg_n_0_[2]\,
      I2 => \r_dsp_sub_1_setup_reg_n_0_[1]\,
      I3 => r_dsp_add_3_preadd,
      I4 => \r_dsp_sub_1_setup_reg_n_0_[0]\,
      O => \r_dsp_sub_input_a_value[0][0]_i_1_n_0\
    );
\r_dsp_sub_input_a_value[0][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0060"
    )
        port map (
      I0 => \r_dsp_sub_1_setup_reg_n_0_[0]\,
      I1 => \r_dsp_sub_1_setup_reg_n_0_[1]\,
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_1_setup_reg_n_0_[2]\,
      I4 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      O => \r_dsp_sub_input_a_value[0][1]_i_1_n_0\
    );
\r_dsp_sub_input_a_value[0][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFB0"
    )
        port map (
      I0 => \r_dsp_sub_1_setup_reg_n_0_[0]\,
      I1 => \r_dsp_sub_1_setup_reg_n_0_[1]\,
      I2 => r_dsp_add_3_preadd,
      I3 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      O => \r_dsp_sub_input_a_value[0][2]_i_1_n_0\
    );
\r_dsp_sub_input_a_value[0][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBFAAAA"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I1 => \r_dsp_sub_1_setup_reg_n_0_[0]\,
      I2 => \r_dsp_sub_1_setup_reg_n_0_[1]\,
      I3 => \r_dsp_sub_1_setup_reg_n_0_[2]\,
      I4 => r_dsp_add_3_preadd,
      O => \r_dsp_sub_input_a_value[0][3]_i_1_n_0\
    );
\r_dsp_sub_input_a_value[0][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCECFCEC"
    )
        port map (
      I0 => \r_dsp_sub_1_setup_reg_n_0_[1]\,
      I1 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_1_setup_reg_n_0_[0]\,
      I4 => \r_dsp_sub_1_setup_reg_n_0_[2]\,
      O => \r_dsp_sub_input_a_value[0][4]_i_1_n_0\
    );
\r_dsp_sub_input_a_value[0][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => \r_dsp_sub_1_setup_reg_n_0_[2]\,
      I1 => \r_dsp_sub_1_setup_reg_n_0_[1]\,
      I2 => r_dsp_add_3_preadd,
      I3 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      O => \r_dsp_sub_input_a_value[0][5]_i_1_n_0\
    );
\r_dsp_sub_input_a_value[1][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABAFABA"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I1 => \r_dsp_sub_1_setup_reg_n_0_[1]\,
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_sub_1_setup_reg_n_0_[0]\,
      O => \r_dsp_sub_input_a_value[1][0]_i_1_n_0\
    );
\r_dsp_sub_input_a_value[1][16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \r_dsp_sub_1_setup_reg_n_0_[1]\,
      I1 => \r_dsp_sub_1_setup_reg_n_0_[0]\,
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_1_setup_reg_n_0_[2]\,
      O => \r_dsp_sub_input_a_value[1][16]_i_1_n_0\
    );
\r_dsp_sub_input_a_value[1][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => r_dsp_add_3_preadd,
      I1 => \r_dsp_sub_1_setup_reg_n_0_[2]\,
      I2 => \r_dsp_sub_1_setup_reg_n_0_[0]\,
      I3 => \r_dsp_sub_1_setup_reg_n_0_[1]\,
      O => \r_dsp_sub_input_a_value[1][1]_i_1_n_0\
    );
\r_dsp_sub_input_a_value[1][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD900"
    )
        port map (
      I0 => \r_dsp_sub_1_setup_reg_n_0_[2]\,
      I1 => \r_dsp_sub_1_setup_reg_n_0_[1]\,
      I2 => \r_dsp_sub_1_setup_reg_n_0_[0]\,
      I3 => r_dsp_add_3_preadd,
      I4 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      O => \r_dsp_sub_input_a_value[1][2]_i_1_n_0\
    );
\r_dsp_sub_input_a_value[1][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8030"
    )
        port map (
      I0 => \r_dsp_sub_1_setup_reg_n_0_[1]\,
      I1 => \r_dsp_sub_1_setup_reg_n_0_[2]\,
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_1_setup_reg_n_0_[0]\,
      O => \r_dsp_sub_input_a_value[1][3]_i_1_n_0\
    );
\r_dsp_sub_input_a_value[1][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFBEAAAA"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I1 => \r_dsp_sub_1_setup_reg_n_0_[1]\,
      I2 => \r_dsp_sub_1_setup_reg_n_0_[2]\,
      I3 => \r_dsp_sub_1_setup_reg_n_0_[0]\,
      I4 => r_dsp_add_3_preadd,
      O => \r_dsp_sub_input_a_value[1][4]_i_1_n_0\
    );
\r_dsp_sub_input_a_value[1][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF00B0"
    )
        port map (
      I0 => \r_dsp_sub_1_setup_reg_n_0_[0]\,
      I1 => \r_dsp_sub_1_setup_reg_n_0_[1]\,
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_1_setup_reg_n_0_[2]\,
      I4 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      O => \r_dsp_sub_input_a_value[1][5]_i_1_n_0\
    );
\r_dsp_sub_input_a_value[2][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E300"
    )
        port map (
      I0 => \r_dsp_sub_1_setup_reg_n_0_[2]\,
      I1 => \r_dsp_sub_1_setup_reg_n_0_[0]\,
      I2 => \r_dsp_sub_1_setup_reg_n_0_[1]\,
      I3 => r_dsp_add_3_preadd,
      O => \r_dsp_sub_input_a_value[2][0]_i_1_n_0\
    );
\r_dsp_sub_input_a_value[2][16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1A00"
    )
        port map (
      I0 => \r_dsp_sub_1_setup_reg_n_0_[1]\,
      I1 => \r_dsp_sub_1_setup_reg_n_0_[0]\,
      I2 => \r_dsp_sub_1_setup_reg_n_0_[2]\,
      I3 => r_dsp_add_3_preadd,
      O => \r_dsp_sub_input_a_value[2][16]_i_1_n_0\
    );
\r_dsp_sub_input_a_value[2][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \r_dsp_sub_1_setup_reg_n_0_[0]\,
      I1 => \r_dsp_sub_1_setup_reg_n_0_[2]\,
      I2 => r_dsp_add_3_preadd,
      O => \r_dsp_sub_input_a_value[2][1]_i_1_n_0\
    );
\r_dsp_sub_input_a_value[2][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ECCCEFCC"
    )
        port map (
      I0 => \r_dsp_sub_1_setup_reg_n_0_[0]\,
      I1 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I2 => \r_dsp_sub_1_setup_reg_n_0_[2]\,
      I3 => r_dsp_add_3_preadd,
      I4 => \r_dsp_sub_1_setup_reg_n_0_[1]\,
      O => \r_dsp_sub_input_a_value[2][2]_i_1_n_0\
    );
\r_dsp_sub_input_a_value[2][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4B00"
    )
        port map (
      I0 => \r_dsp_sub_1_setup_reg_n_0_[1]\,
      I1 => \r_dsp_sub_1_setup_reg_n_0_[2]\,
      I2 => \r_dsp_sub_1_setup_reg_n_0_[0]\,
      I3 => r_dsp_add_3_preadd,
      O => \r_dsp_sub_input_a_value[2][3]_i_1_n_0\
    );
\r_dsp_sub_input_a_value[2][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C400"
    )
        port map (
      I0 => \r_dsp_sub_1_setup_reg_n_0_[0]\,
      I1 => \r_dsp_sub_1_setup_reg_n_0_[2]\,
      I2 => \r_dsp_sub_1_setup_reg_n_0_[1]\,
      I3 => r_dsp_add_3_preadd,
      O => \r_dsp_sub_input_a_value[2][4]_i_1_n_0\
    );
\r_dsp_sub_input_a_value[2][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDCCCFCC"
    )
        port map (
      I0 => \r_dsp_sub_1_setup_reg_n_0_[0]\,
      I1 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I2 => \r_dsp_sub_1_setup_reg_n_0_[2]\,
      I3 => r_dsp_add_3_preadd,
      I4 => \r_dsp_sub_1_setup_reg_n_0_[1]\,
      O => \r_dsp_sub_input_a_value[2][5]_i_1_n_0\
    );
\r_dsp_sub_input_a_value[3][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A070"
    )
        port map (
      I0 => \r_dsp_sub_1_setup_reg_n_0_[2]\,
      I1 => \r_dsp_sub_1_setup_reg_n_0_[1]\,
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_1_setup_reg_n_0_[0]\,
      O => r_dsp_sub_input_a_value(0)
    );
\r_dsp_sub_input_a_value[3][16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_add_3_preadd,
      I1 => \r_dsp_sub_1_setup_reg_n_0_[1]\,
      O => r_dsp_sub_input_a_value(16)
    );
\r_dsp_sub_input_a_value[3][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCFCFCDC"
    )
        port map (
      I0 => \r_dsp_sub_1_setup_reg_n_0_[1]\,
      I1 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_1_setup_reg_n_0_[0]\,
      I4 => \r_dsp_sub_1_setup_reg_n_0_[2]\,
      O => r_dsp_sub_input_a_value(3)
    );
\r_dsp_sub_input_a_value[3][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0880"
    )
        port map (
      I0 => r_dsp_add_3_preadd,
      I1 => \r_dsp_sub_1_setup_reg_n_0_[0]\,
      I2 => \r_dsp_sub_1_setup_reg_n_0_[2]\,
      I3 => \r_dsp_sub_1_setup_reg_n_0_[1]\,
      O => r_dsp_sub_input_a_value(4)
    );
\r_dsp_sub_input_a_value[3][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B00"
    )
        port map (
      I0 => \r_dsp_sub_1_setup_reg_n_0_[2]\,
      I1 => \r_dsp_sub_1_setup_reg_n_0_[1]\,
      I2 => \r_dsp_sub_1_setup_reg_n_0_[0]\,
      I3 => r_dsp_add_3_preadd,
      O => r_dsp_sub_input_a_value(5)
    );
\r_dsp_sub_input_a_value_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1_n_0\,
      D => \r_dsp_sub_input_a_value[0][0]_i_1_n_0\,
      Q => \r_dsp_sub_input_a_value_reg_n_0_[0][0]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_sub_input_a_value_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1_n_0\,
      D => \r_dsp_sub_input_a_value[0][1]_i_1_n_0\,
      Q => \r_dsp_sub_input_a_value_reg_n_0_[0][1]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_sub_input_a_value_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1_n_0\,
      D => \r_dsp_sub_input_a_value[0][2]_i_1_n_0\,
      Q => \r_dsp_sub_input_a_value_reg_n_0_[0][2]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_sub_input_a_value_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1_n_0\,
      D => \r_dsp_sub_input_a_value[0][3]_i_1_n_0\,
      Q => \r_dsp_sub_input_a_value_reg_n_0_[0][3]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_sub_input_a_value_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1_n_0\,
      D => \r_dsp_sub_input_a_value[0][4]_i_1_n_0\,
      Q => \r_dsp_sub_input_a_value_reg_n_0_[0][4]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_sub_input_a_value_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1_n_0\,
      D => \r_dsp_sub_input_a_value[0][5]_i_1_n_0\,
      Q => \r_dsp_sub_input_a_value_reg_n_0_[0][5]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_sub_input_a_value_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1_n_0\,
      D => \r_dsp_sub_input_a_value[1][0]_i_1_n_0\,
      Q => \r_dsp_sub_input_a_value_reg_n_0_[1][0]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_sub_input_a_value_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1_n_0\,
      D => \r_dsp_sub_input_a_value[1][16]_i_1_n_0\,
      Q => \r_dsp_sub_input_a_value_reg_n_0_[1][16]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_sub_input_a_value_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1_n_0\,
      D => \r_dsp_sub_input_a_value[1][1]_i_1_n_0\,
      Q => \r_dsp_sub_input_a_value_reg_n_0_[1][1]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_sub_input_a_value_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1_n_0\,
      D => \r_dsp_sub_input_a_value[1][2]_i_1_n_0\,
      Q => \r_dsp_sub_input_a_value_reg_n_0_[1][2]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_sub_input_a_value_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1_n_0\,
      D => \r_dsp_sub_input_a_value[1][3]_i_1_n_0\,
      Q => \r_dsp_sub_input_a_value_reg_n_0_[1][3]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_sub_input_a_value_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1_n_0\,
      D => \r_dsp_sub_input_a_value[1][4]_i_1_n_0\,
      Q => \r_dsp_sub_input_a_value_reg_n_0_[1][4]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_sub_input_a_value_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1_n_0\,
      D => \r_dsp_sub_input_a_value[1][5]_i_1_n_0\,
      Q => \r_dsp_sub_input_a_value_reg_n_0_[1][5]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_sub_input_a_value_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1_n_0\,
      D => \r_dsp_sub_input_a_value[2][0]_i_1_n_0\,
      Q => \r_dsp_sub_input_a_value_reg_n_0_[2][0]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_sub_input_a_value_reg[2][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1_n_0\,
      D => \r_dsp_sub_input_a_value[2][16]_i_1_n_0\,
      Q => \r_dsp_sub_input_a_value_reg_n_0_[2][16]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_sub_input_a_value_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1_n_0\,
      D => \r_dsp_sub_input_a_value[2][1]_i_1_n_0\,
      Q => \r_dsp_sub_input_a_value_reg_n_0_[2][1]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_sub_input_a_value_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1_n_0\,
      D => \r_dsp_sub_input_a_value[2][2]_i_1_n_0\,
      Q => \r_dsp_sub_input_a_value_reg_n_0_[2][2]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_sub_input_a_value_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1_n_0\,
      D => \r_dsp_sub_input_a_value[2][3]_i_1_n_0\,
      Q => \r_dsp_sub_input_a_value_reg_n_0_[2][3]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_sub_input_a_value_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1_n_0\,
      D => \r_dsp_sub_input_a_value[2][4]_i_1_n_0\,
      Q => \r_dsp_sub_input_a_value_reg_n_0_[2][4]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_sub_input_a_value_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1_n_0\,
      D => \r_dsp_sub_input_a_value[2][5]_i_1_n_0\,
      Q => \r_dsp_sub_input_a_value_reg_n_0_[2][5]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_sub_input_a_value_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1_n_0\,
      D => r_dsp_sub_input_a_value(0),
      Q => \r_dsp_sub_input_a_value_reg_n_0_[3][0]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_sub_input_a_value_reg[3][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1_n_0\,
      D => r_dsp_sub_input_a_value(16),
      Q => \r_dsp_sub_input_a_value_reg_n_0_[3][16]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_sub_input_a_value_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1_n_0\,
      D => r_dsp_sub_input_a_value(3),
      Q => \r_dsp_sub_input_a_value_reg_n_0_[3][3]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_sub_input_a_value_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1_n_0\,
      D => r_dsp_sub_input_a_value(4),
      Q => \r_dsp_sub_input_a_value_reg_n_0_[3][4]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_dsp_sub_input_a_value_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1_n_0\,
      D => r_dsp_sub_input_a_value(5),
      Q => \r_dsp_sub_input_a_value_reg_n_0_[3][5]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_coeffs[0][7][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \r_input_coeffs_reg[6][7][0]\,
      O => D(0)
    );
\r_input_coeffs[0][7][10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(10),
      I1 => \r_input_coeffs_reg[6][7][8]\,
      O => D(10)
    );
\r_input_coeffs[0][7][11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(11),
      I1 => \r_input_coeffs_reg[6][7][8]\,
      O => D(11)
    );
\r_input_coeffs[0][7][12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(12),
      I1 => \r_input_coeffs_reg[6][7][8]\,
      O => D(12)
    );
\r_input_coeffs[0][7][13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(13),
      I1 => \r_input_coeffs_reg[6][7][8]\,
      O => D(13)
    );
\r_input_coeffs[0][7][14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(14),
      I1 => \r_input_coeffs_reg[6][7][8]\,
      O => D(14)
    );
\r_input_coeffs[0][7][15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(15),
      I1 => \r_input_coeffs_reg[6][7][8]\,
      O => D(15)
    );
\r_input_coeffs[0][7][16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(16),
      I1 => \r_input_coeffs_reg[6][7][8]\,
      O => D(16)
    );
\r_input_coeffs[0][7][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \r_input_coeffs_reg[6][7][0]\,
      O => D(1)
    );
\r_input_coeffs[0][7][2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \r_input_coeffs_reg[6][7][0]\,
      O => D(2)
    );
\r_input_coeffs[0][7][3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \r_input_coeffs_reg[6][7][0]\,
      O => D(3)
    );
\r_input_coeffs[0][7][4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \r_input_coeffs_reg[6][7][0]\,
      O => D(4)
    );
\r_input_coeffs[0][7][5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(5),
      I1 => \r_input_coeffs_reg[6][7][0]\,
      O => D(5)
    );
\r_input_coeffs[0][7][6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \r_input_coeffs_reg[6][7][0]\,
      O => D(6)
    );
\r_input_coeffs[0][7][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(7),
      I1 => \r_input_coeffs_reg[6][7][0]\,
      O => D(7)
    );
\r_input_coeffs[0][7][8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(8),
      I1 => \r_input_coeffs_reg[6][7][8]\,
      O => D(8)
    );
\r_input_coeffs[0][7][9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(9),
      I1 => \r_input_coeffs_reg[6][7][8]\,
      O => D(9)
    );
\r_input_pixels[0][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A808A808A8A8080"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I1 => i_axis_TDATA(0),
      I2 => i_axis_TVALID,
      I3 => \r_input_pixels[0][0]_i_2_n_0\,
      I4 => \r_input_pixels[0][0]_i_3_n_0\,
      I5 => \r_curr_input_col_reg_n_0_[2]\,
      O => \r_input_pixels[0][0]_i_1_n_0\
    );
\r_input_pixels[0][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_input_pixels_reg[5]_16\(0),
      I1 => \r_input_pixels_reg[7]_18\(0),
      I2 => \r_curr_input_col_reg_n_0_[0]\,
      I3 => \r_curr_input_col_reg_n_0_[1]\,
      I4 => \r_input_pixels_reg[4]_15\(0),
      I5 => \r_input_pixels_reg[6]_17\(0),
      O => \r_input_pixels[0][0]_i_2_n_0\
    );
\r_input_pixels[0][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_input_pixels_reg[1]_19\(0),
      I1 => \r_input_pixels_reg[3]_14\(0),
      I2 => \r_curr_input_col_reg_n_0_[0]\,
      I3 => \r_curr_input_col_reg_n_0_[1]\,
      I4 => \r_input_pixels_reg[0]_12\(0),
      I5 => \r_input_pixels_reg[2]_13\(0),
      O => \r_input_pixels[0][0]_i_3_n_0\
    );
\r_input_pixels[0][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A808A808A8A8080"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I1 => i_axis_TDATA(10),
      I2 => i_axis_TVALID,
      I3 => \r_input_pixels[0][10]_i_2_n_0\,
      I4 => \r_input_pixels[0][10]_i_3_n_0\,
      I5 => \r_curr_input_col_reg_n_0_[2]\,
      O => \r_input_pixels[0][10]_i_1_n_0\
    );
\r_input_pixels[0][10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_input_pixels_reg[5]_16\(10),
      I1 => \r_input_pixels_reg[7]_18\(10),
      I2 => \r_curr_input_col_reg_n_0_[0]\,
      I3 => \r_curr_input_col_reg_n_0_[1]\,
      I4 => \r_input_pixels_reg[4]_15\(10),
      I5 => \r_input_pixels_reg[6]_17\(10),
      O => \r_input_pixels[0][10]_i_2_n_0\
    );
\r_input_pixels[0][10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_input_pixels_reg[1]_19\(10),
      I1 => \r_input_pixels_reg[3]_14\(10),
      I2 => \r_curr_input_col_reg_n_0_[0]\,
      I3 => \r_curr_input_col_reg_n_0_[1]\,
      I4 => \r_input_pixels_reg[0]_12\(10),
      I5 => \r_input_pixels_reg[2]_13\(10),
      O => \r_input_pixels[0][10]_i_3_n_0\
    );
\r_input_pixels[0][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A808A808A8A8080"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I1 => i_axis_TDATA(11),
      I2 => i_axis_TVALID,
      I3 => \r_input_pixels[0][11]_i_2_n_0\,
      I4 => \r_input_pixels[0][11]_i_3_n_0\,
      I5 => \r_curr_input_col_reg_n_0_[2]\,
      O => \r_input_pixels[0][11]_i_1_n_0\
    );
\r_input_pixels[0][11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_input_pixels_reg[5]_16\(11),
      I1 => \r_input_pixels_reg[7]_18\(11),
      I2 => \r_curr_input_col_reg_n_0_[0]\,
      I3 => \r_curr_input_col_reg_n_0_[1]\,
      I4 => \r_input_pixels_reg[4]_15\(11),
      I5 => \r_input_pixels_reg[6]_17\(11),
      O => \r_input_pixels[0][11]_i_2_n_0\
    );
\r_input_pixels[0][11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_input_pixels_reg[1]_19\(11),
      I1 => \r_input_pixels_reg[3]_14\(11),
      I2 => \r_curr_input_col_reg_n_0_[0]\,
      I3 => \r_curr_input_col_reg_n_0_[1]\,
      I4 => \r_input_pixels_reg[0]_12\(11),
      I5 => \r_input_pixels_reg[2]_13\(11),
      O => \r_input_pixels[0][11]_i_3_n_0\
    );
\r_input_pixels[0][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A808A808A8A8080"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I1 => i_axis_TDATA(12),
      I2 => i_axis_TVALID,
      I3 => \r_input_pixels[0][12]_i_2_n_0\,
      I4 => \r_input_pixels[0][12]_i_3_n_0\,
      I5 => \r_curr_input_col_reg_n_0_[2]\,
      O => \r_input_pixels[0][12]_i_1_n_0\
    );
\r_input_pixels[0][12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_input_pixels_reg[5]_16\(12),
      I1 => \r_input_pixels_reg[7]_18\(12),
      I2 => \r_curr_input_col_reg_n_0_[0]\,
      I3 => \r_curr_input_col_reg_n_0_[1]\,
      I4 => \r_input_pixels_reg[4]_15\(12),
      I5 => \r_input_pixels_reg[6]_17\(12),
      O => \r_input_pixels[0][12]_i_2_n_0\
    );
\r_input_pixels[0][12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_input_pixels_reg[1]_19\(12),
      I1 => \r_input_pixels_reg[3]_14\(12),
      I2 => \r_curr_input_col_reg_n_0_[0]\,
      I3 => \r_curr_input_col_reg_n_0_[1]\,
      I4 => \r_input_pixels_reg[0]_12\(12),
      I5 => \r_input_pixels_reg[2]_13\(12),
      O => \r_input_pixels[0][12]_i_3_n_0\
    );
\r_input_pixels[0][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A808A808A8A8080"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I1 => i_axis_TDATA(13),
      I2 => i_axis_TVALID,
      I3 => \r_input_pixels[0][13]_i_2_n_0\,
      I4 => \r_input_pixels[0][13]_i_3_n_0\,
      I5 => \r_curr_input_col_reg_n_0_[2]\,
      O => \r_input_pixels[0][13]_i_1_n_0\
    );
\r_input_pixels[0][13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_input_pixels_reg[5]_16\(13),
      I1 => \r_input_pixels_reg[7]_18\(13),
      I2 => \r_curr_input_col_reg_n_0_[0]\,
      I3 => \r_curr_input_col_reg_n_0_[1]\,
      I4 => \r_input_pixels_reg[4]_15\(13),
      I5 => \r_input_pixels_reg[6]_17\(13),
      O => \r_input_pixels[0][13]_i_2_n_0\
    );
\r_input_pixels[0][13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_input_pixels_reg[1]_19\(13),
      I1 => \r_input_pixels_reg[3]_14\(13),
      I2 => \r_curr_input_col_reg_n_0_[0]\,
      I3 => \r_curr_input_col_reg_n_0_[1]\,
      I4 => \r_input_pixels_reg[0]_12\(13),
      I5 => \r_input_pixels_reg[2]_13\(13),
      O => \r_input_pixels[0][13]_i_3_n_0\
    );
\r_input_pixels[0][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A808A808A8A8080"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I1 => i_axis_TDATA(14),
      I2 => i_axis_TVALID,
      I3 => \r_input_pixels[0][14]_i_2_n_0\,
      I4 => \r_input_pixels[0][14]_i_3_n_0\,
      I5 => \r_curr_input_col_reg_n_0_[2]\,
      O => \r_input_pixels[0][14]_i_1_n_0\
    );
\r_input_pixels[0][14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_input_pixels_reg[5]_16\(14),
      I1 => \r_input_pixels_reg[7]_18\(14),
      I2 => \r_curr_input_col_reg_n_0_[0]\,
      I3 => \r_curr_input_col_reg_n_0_[1]\,
      I4 => \r_input_pixels_reg[4]_15\(14),
      I5 => \r_input_pixels_reg[6]_17\(14),
      O => \r_input_pixels[0][14]_i_2_n_0\
    );
\r_input_pixels[0][14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_input_pixels_reg[1]_19\(14),
      I1 => \r_input_pixels_reg[3]_14\(14),
      I2 => \r_curr_input_col_reg_n_0_[0]\,
      I3 => \r_curr_input_col_reg_n_0_[1]\,
      I4 => \r_input_pixels_reg[0]_12\(14),
      I5 => \r_input_pixels_reg[2]_13\(14),
      O => \r_input_pixels[0][14]_i_3_n_0\
    );
\r_input_pixels[0][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A808A808A8A8080"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I1 => i_axis_TDATA(15),
      I2 => i_axis_TVALID,
      I3 => \r_input_pixels[0][15]_i_2_n_0\,
      I4 => \r_input_pixels[0][15]_i_3_n_0\,
      I5 => \r_curr_input_col_reg_n_0_[2]\,
      O => \r_input_pixels[0][15]_i_1_n_0\
    );
\r_input_pixels[0][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_input_pixels_reg[5]_16\(15),
      I1 => \r_input_pixels_reg[7]_18\(15),
      I2 => \r_curr_input_col_reg_n_0_[0]\,
      I3 => \r_curr_input_col_reg_n_0_[1]\,
      I4 => \r_input_pixels_reg[4]_15\(15),
      I5 => \r_input_pixels_reg[6]_17\(15),
      O => \r_input_pixels[0][15]_i_2_n_0\
    );
\r_input_pixels[0][15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_input_pixels_reg[1]_19\(15),
      I1 => \r_input_pixels_reg[3]_14\(15),
      I2 => \r_curr_input_col_reg_n_0_[0]\,
      I3 => \r_curr_input_col_reg_n_0_[1]\,
      I4 => \r_input_pixels_reg[0]_12\(15),
      I5 => \r_input_pixels_reg[2]_13\(15),
      O => \r_input_pixels[0][15]_i_3_n_0\
    );
\r_input_pixels[0][16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0010"
    )
        port map (
      I0 => \r_curr_input_col_reg_n_0_[1]\,
      I1 => \r_curr_input_col_reg_n_0_[0]\,
      I2 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I3 => \r_curr_input_col_reg_n_0_[2]\,
      I4 => \FSM_onehot_r_core_state[0]_i_4_n_0\,
      O => \r_input_pixels[0][16]_i_1_n_0\
    );
\r_input_pixels[0][16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A808A808A8A8080"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I1 => i_axis_TDATA(16),
      I2 => i_axis_TVALID,
      I3 => \r_input_pixels[0][16]_i_3_n_0\,
      I4 => \r_input_pixels[0][16]_i_4_n_0\,
      I5 => \r_curr_input_col_reg_n_0_[2]\,
      O => \r_input_pixels[0][16]_i_2_n_0\
    );
\r_input_pixels[0][16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_input_pixels_reg[5]_16\(16),
      I1 => \r_input_pixels_reg[7]_18\(16),
      I2 => \r_curr_input_col_reg_n_0_[0]\,
      I3 => \r_curr_input_col_reg_n_0_[1]\,
      I4 => \r_input_pixels_reg[4]_15\(16),
      I5 => \r_input_pixels_reg[6]_17\(16),
      O => \r_input_pixels[0][16]_i_3_n_0\
    );
\r_input_pixels[0][16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_input_pixels_reg[1]_19\(16),
      I1 => \r_input_pixels_reg[3]_14\(16),
      I2 => \r_curr_input_col_reg_n_0_[0]\,
      I3 => \r_curr_input_col_reg_n_0_[1]\,
      I4 => \r_input_pixels_reg[0]_12\(16),
      I5 => \r_input_pixels_reg[2]_13\(16),
      O => \r_input_pixels[0][16]_i_4_n_0\
    );
\r_input_pixels[0][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A808A808A8A8080"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I1 => i_axis_TDATA(1),
      I2 => i_axis_TVALID,
      I3 => \r_input_pixels[0][1]_i_2_n_0\,
      I4 => \r_input_pixels[0][1]_i_3_n_0\,
      I5 => \r_curr_input_col_reg_n_0_[2]\,
      O => \r_input_pixels[0][1]_i_1_n_0\
    );
\r_input_pixels[0][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_input_pixels_reg[5]_16\(1),
      I1 => \r_input_pixels_reg[7]_18\(1),
      I2 => \r_curr_input_col_reg_n_0_[0]\,
      I3 => \r_curr_input_col_reg_n_0_[1]\,
      I4 => \r_input_pixels_reg[4]_15\(1),
      I5 => \r_input_pixels_reg[6]_17\(1),
      O => \r_input_pixels[0][1]_i_2_n_0\
    );
\r_input_pixels[0][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_input_pixels_reg[1]_19\(1),
      I1 => \r_input_pixels_reg[3]_14\(1),
      I2 => \r_curr_input_col_reg_n_0_[0]\,
      I3 => \r_curr_input_col_reg_n_0_[1]\,
      I4 => \r_input_pixels_reg[0]_12\(1),
      I5 => \r_input_pixels_reg[2]_13\(1),
      O => \r_input_pixels[0][1]_i_3_n_0\
    );
\r_input_pixels[0][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A808A808A8A8080"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I1 => i_axis_TDATA(2),
      I2 => i_axis_TVALID,
      I3 => \r_input_pixels[0][2]_i_2_n_0\,
      I4 => \r_input_pixels[0][2]_i_3_n_0\,
      I5 => \r_curr_input_col_reg_n_0_[2]\,
      O => \r_input_pixels[0][2]_i_1_n_0\
    );
\r_input_pixels[0][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_input_pixels_reg[5]_16\(2),
      I1 => \r_input_pixels_reg[7]_18\(2),
      I2 => \r_curr_input_col_reg_n_0_[0]\,
      I3 => \r_curr_input_col_reg_n_0_[1]\,
      I4 => \r_input_pixels_reg[4]_15\(2),
      I5 => \r_input_pixels_reg[6]_17\(2),
      O => \r_input_pixels[0][2]_i_2_n_0\
    );
\r_input_pixels[0][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_input_pixels_reg[1]_19\(2),
      I1 => \r_input_pixels_reg[3]_14\(2),
      I2 => \r_curr_input_col_reg_n_0_[0]\,
      I3 => \r_curr_input_col_reg_n_0_[1]\,
      I4 => \r_input_pixels_reg[0]_12\(2),
      I5 => \r_input_pixels_reg[2]_13\(2),
      O => \r_input_pixels[0][2]_i_3_n_0\
    );
\r_input_pixels[0][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A808A808A8A8080"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I1 => i_axis_TDATA(3),
      I2 => i_axis_TVALID,
      I3 => \r_input_pixels[0][3]_i_2_n_0\,
      I4 => \r_input_pixels[0][3]_i_3_n_0\,
      I5 => \r_curr_input_col_reg_n_0_[2]\,
      O => \r_input_pixels[0][3]_i_1_n_0\
    );
\r_input_pixels[0][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_input_pixels_reg[5]_16\(3),
      I1 => \r_input_pixels_reg[7]_18\(3),
      I2 => \r_curr_input_col_reg_n_0_[0]\,
      I3 => \r_curr_input_col_reg_n_0_[1]\,
      I4 => \r_input_pixels_reg[4]_15\(3),
      I5 => \r_input_pixels_reg[6]_17\(3),
      O => \r_input_pixels[0][3]_i_2_n_0\
    );
\r_input_pixels[0][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_input_pixels_reg[1]_19\(3),
      I1 => \r_input_pixels_reg[3]_14\(3),
      I2 => \r_curr_input_col_reg_n_0_[0]\,
      I3 => \r_curr_input_col_reg_n_0_[1]\,
      I4 => \r_input_pixels_reg[0]_12\(3),
      I5 => \r_input_pixels_reg[2]_13\(3),
      O => \r_input_pixels[0][3]_i_3_n_0\
    );
\r_input_pixels[0][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A808A808A8A8080"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I1 => i_axis_TDATA(4),
      I2 => i_axis_TVALID,
      I3 => \r_input_pixels[0][4]_i_2_n_0\,
      I4 => \r_input_pixels[0][4]_i_3_n_0\,
      I5 => \r_curr_input_col_reg_n_0_[2]\,
      O => \r_input_pixels[0][4]_i_1_n_0\
    );
\r_input_pixels[0][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_input_pixels_reg[5]_16\(4),
      I1 => \r_input_pixels_reg[7]_18\(4),
      I2 => \r_curr_input_col_reg_n_0_[0]\,
      I3 => \r_curr_input_col_reg_n_0_[1]\,
      I4 => \r_input_pixels_reg[4]_15\(4),
      I5 => \r_input_pixels_reg[6]_17\(4),
      O => \r_input_pixels[0][4]_i_2_n_0\
    );
\r_input_pixels[0][4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_input_pixels_reg[1]_19\(4),
      I1 => \r_input_pixels_reg[3]_14\(4),
      I2 => \r_curr_input_col_reg_n_0_[0]\,
      I3 => \r_curr_input_col_reg_n_0_[1]\,
      I4 => \r_input_pixels_reg[0]_12\(4),
      I5 => \r_input_pixels_reg[2]_13\(4),
      O => \r_input_pixels[0][4]_i_3_n_0\
    );
\r_input_pixels[0][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A808A808A8A8080"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I1 => i_axis_TDATA(5),
      I2 => i_axis_TVALID,
      I3 => \r_input_pixels[0][5]_i_2_n_0\,
      I4 => \r_input_pixels[0][5]_i_3_n_0\,
      I5 => \r_curr_input_col_reg_n_0_[2]\,
      O => \r_input_pixels[0][5]_i_1_n_0\
    );
\r_input_pixels[0][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_input_pixels_reg[5]_16\(5),
      I1 => \r_input_pixels_reg[7]_18\(5),
      I2 => \r_curr_input_col_reg_n_0_[0]\,
      I3 => \r_curr_input_col_reg_n_0_[1]\,
      I4 => \r_input_pixels_reg[4]_15\(5),
      I5 => \r_input_pixels_reg[6]_17\(5),
      O => \r_input_pixels[0][5]_i_2_n_0\
    );
\r_input_pixels[0][5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_input_pixels_reg[1]_19\(5),
      I1 => \r_input_pixels_reg[3]_14\(5),
      I2 => \r_curr_input_col_reg_n_0_[0]\,
      I3 => \r_curr_input_col_reg_n_0_[1]\,
      I4 => \r_input_pixels_reg[0]_12\(5),
      I5 => \r_input_pixels_reg[2]_13\(5),
      O => \r_input_pixels[0][5]_i_3_n_0\
    );
\r_input_pixels[0][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A808A808A8A8080"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I1 => i_axis_TDATA(6),
      I2 => i_axis_TVALID,
      I3 => \r_input_pixels[0][6]_i_2_n_0\,
      I4 => \r_input_pixels[0][6]_i_3_n_0\,
      I5 => \r_curr_input_col_reg_n_0_[2]\,
      O => \r_input_pixels[0][6]_i_1_n_0\
    );
\r_input_pixels[0][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_input_pixels_reg[5]_16\(6),
      I1 => \r_input_pixels_reg[7]_18\(6),
      I2 => \r_curr_input_col_reg_n_0_[0]\,
      I3 => \r_curr_input_col_reg_n_0_[1]\,
      I4 => \r_input_pixels_reg[4]_15\(6),
      I5 => \r_input_pixels_reg[6]_17\(6),
      O => \r_input_pixels[0][6]_i_2_n_0\
    );
\r_input_pixels[0][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_input_pixels_reg[1]_19\(6),
      I1 => \r_input_pixels_reg[3]_14\(6),
      I2 => \r_curr_input_col_reg_n_0_[0]\,
      I3 => \r_curr_input_col_reg_n_0_[1]\,
      I4 => \r_input_pixels_reg[0]_12\(6),
      I5 => \r_input_pixels_reg[2]_13\(6),
      O => \r_input_pixels[0][6]_i_3_n_0\
    );
\r_input_pixels[0][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A808A808A8A8080"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I1 => i_axis_TDATA(7),
      I2 => i_axis_TVALID,
      I3 => \r_input_pixels[0][7]_i_2_n_0\,
      I4 => \r_input_pixels[0][7]_i_3_n_0\,
      I5 => \r_curr_input_col_reg_n_0_[2]\,
      O => \r_input_pixels[0][7]_i_1_n_0\
    );
\r_input_pixels[0][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_input_pixels_reg[5]_16\(7),
      I1 => \r_input_pixels_reg[7]_18\(7),
      I2 => \r_curr_input_col_reg_n_0_[0]\,
      I3 => \r_curr_input_col_reg_n_0_[1]\,
      I4 => \r_input_pixels_reg[4]_15\(7),
      I5 => \r_input_pixels_reg[6]_17\(7),
      O => \r_input_pixels[0][7]_i_2_n_0\
    );
\r_input_pixels[0][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_input_pixels_reg[1]_19\(7),
      I1 => \r_input_pixels_reg[3]_14\(7),
      I2 => \r_curr_input_col_reg_n_0_[0]\,
      I3 => \r_curr_input_col_reg_n_0_[1]\,
      I4 => \r_input_pixels_reg[0]_12\(7),
      I5 => \r_input_pixels_reg[2]_13\(7),
      O => \r_input_pixels[0][7]_i_3_n_0\
    );
\r_input_pixels[0][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A808A808A8A8080"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I1 => i_axis_TDATA(8),
      I2 => i_axis_TVALID,
      I3 => \r_input_pixels[0][8]_i_2_n_0\,
      I4 => \r_input_pixels[0][8]_i_3_n_0\,
      I5 => \r_curr_input_col_reg_n_0_[2]\,
      O => \r_input_pixels[0][8]_i_1_n_0\
    );
\r_input_pixels[0][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_input_pixels_reg[5]_16\(8),
      I1 => \r_input_pixels_reg[7]_18\(8),
      I2 => \r_curr_input_col_reg_n_0_[0]\,
      I3 => \r_curr_input_col_reg_n_0_[1]\,
      I4 => \r_input_pixels_reg[4]_15\(8),
      I5 => \r_input_pixels_reg[6]_17\(8),
      O => \r_input_pixels[0][8]_i_2_n_0\
    );
\r_input_pixels[0][8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_input_pixels_reg[1]_19\(8),
      I1 => \r_input_pixels_reg[3]_14\(8),
      I2 => \r_curr_input_col_reg_n_0_[0]\,
      I3 => \r_curr_input_col_reg_n_0_[1]\,
      I4 => \r_input_pixels_reg[0]_12\(8),
      I5 => \r_input_pixels_reg[2]_13\(8),
      O => \r_input_pixels[0][8]_i_3_n_0\
    );
\r_input_pixels[0][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A808A808A8A8080"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I1 => i_axis_TDATA(9),
      I2 => i_axis_TVALID,
      I3 => \r_input_pixels[0][9]_i_2_n_0\,
      I4 => \r_input_pixels[0][9]_i_3_n_0\,
      I5 => \r_curr_input_col_reg_n_0_[2]\,
      O => \r_input_pixels[0][9]_i_1_n_0\
    );
\r_input_pixels[0][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_input_pixels_reg[5]_16\(9),
      I1 => \r_input_pixels_reg[7]_18\(9),
      I2 => \r_curr_input_col_reg_n_0_[0]\,
      I3 => \r_curr_input_col_reg_n_0_[1]\,
      I4 => \r_input_pixels_reg[4]_15\(9),
      I5 => \r_input_pixels_reg[6]_17\(9),
      O => \r_input_pixels[0][9]_i_2_n_0\
    );
\r_input_pixels[0][9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_input_pixels_reg[1]_19\(9),
      I1 => \r_input_pixels_reg[3]_14\(9),
      I2 => \r_curr_input_col_reg_n_0_[0]\,
      I3 => \r_curr_input_col_reg_n_0_[1]\,
      I4 => \r_input_pixels_reg[0]_12\(9),
      I5 => \r_input_pixels_reg[2]_13\(9),
      O => \r_input_pixels[0][9]_i_3_n_0\
    );
\r_input_pixels[1][16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0020"
    )
        port map (
      I0 => \r_curr_input_col_reg_n_0_[0]\,
      I1 => \r_curr_input_col_reg_n_0_[1]\,
      I2 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I3 => \r_curr_input_col_reg_n_0_[2]\,
      I4 => \FSM_onehot_r_core_state[0]_i_4_n_0\,
      O => \r_input_pixels[1][16]_i_1_n_0\
    );
\r_input_pixels[2][16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0020"
    )
        port map (
      I0 => \r_curr_input_col_reg_n_0_[1]\,
      I1 => \r_curr_input_col_reg_n_0_[0]\,
      I2 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I3 => \r_curr_input_col_reg_n_0_[2]\,
      I4 => \FSM_onehot_r_core_state[0]_i_4_n_0\,
      O => \r_input_pixels[2][16]_i_1_n_0\
    );
\r_input_pixels[3][16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0080"
    )
        port map (
      I0 => \r_curr_input_col_reg_n_0_[1]\,
      I1 => \r_curr_input_col_reg_n_0_[0]\,
      I2 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I3 => \r_curr_input_col_reg_n_0_[2]\,
      I4 => \FSM_onehot_r_core_state[0]_i_4_n_0\,
      O => \r_input_pixels[3][16]_i_1_n_0\
    );
\r_input_pixels[4][16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1000"
    )
        port map (
      I0 => \r_curr_input_col_reg_n_0_[1]\,
      I1 => \r_curr_input_col_reg_n_0_[0]\,
      I2 => \r_curr_input_col_reg_n_0_[2]\,
      I3 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I4 => \FSM_onehot_r_core_state[0]_i_4_n_0\,
      O => \r_input_pixels[4][16]_i_1_n_0\
    );
\r_input_pixels[5][16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => \r_curr_input_col_reg_n_0_[0]\,
      I1 => \r_curr_input_col_reg_n_0_[1]\,
      I2 => \r_curr_input_col_reg_n_0_[2]\,
      I3 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I4 => \FSM_onehot_r_core_state[0]_i_4_n_0\,
      O => \r_input_pixels[5][16]_i_1_n_0\
    );
\r_input_pixels[6][16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => \r_curr_input_col_reg_n_0_[1]\,
      I1 => \r_curr_input_col_reg_n_0_[0]\,
      I2 => \r_curr_input_col_reg_n_0_[2]\,
      I3 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I4 => \FSM_onehot_r_core_state[0]_i_4_n_0\,
      O => \r_input_pixels[6][16]_i_1_n_0\
    );
\r_input_pixels[7][16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
        port map (
      I0 => \r_curr_input_col_reg_n_0_[1]\,
      I1 => \r_curr_input_col_reg_n_0_[0]\,
      I2 => \r_curr_input_col_reg_n_0_[2]\,
      I3 => \FSM_onehot_r_core_state_reg[0]_rep_n_0\,
      I4 => \FSM_onehot_r_core_state[0]_i_4_n_0\,
      O => \r_input_pixels[7][16]_i_1_n_0\
    );
\r_input_pixels_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[0][16]_i_1_n_0\,
      D => \r_input_pixels[0][0]_i_1_n_0\,
      Q => \r_input_pixels_reg[0]_12\(0),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[0][16]_i_1_n_0\,
      D => \r_input_pixels[0][10]_i_1_n_0\,
      Q => \r_input_pixels_reg[0]_12\(10),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[0][16]_i_1_n_0\,
      D => \r_input_pixels[0][11]_i_1_n_0\,
      Q => \r_input_pixels_reg[0]_12\(11),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[0][16]_i_1_n_0\,
      D => \r_input_pixels[0][12]_i_1_n_0\,
      Q => \r_input_pixels_reg[0]_12\(12),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[0][16]_i_1_n_0\,
      D => \r_input_pixels[0][13]_i_1_n_0\,
      Q => \r_input_pixels_reg[0]_12\(13),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[0][16]_i_1_n_0\,
      D => \r_input_pixels[0][14]_i_1_n_0\,
      Q => \r_input_pixels_reg[0]_12\(14),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[0][16]_i_1_n_0\,
      D => \r_input_pixels[0][15]_i_1_n_0\,
      Q => \r_input_pixels_reg[0]_12\(15),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[0][16]_i_1_n_0\,
      D => \r_input_pixels[0][16]_i_2_n_0\,
      Q => \r_input_pixels_reg[0]_12\(16),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[0][16]_i_1_n_0\,
      D => \r_input_pixels[0][1]_i_1_n_0\,
      Q => \r_input_pixels_reg[0]_12\(1),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[0][16]_i_1_n_0\,
      D => \r_input_pixels[0][2]_i_1_n_0\,
      Q => \r_input_pixels_reg[0]_12\(2),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[0][16]_i_1_n_0\,
      D => \r_input_pixels[0][3]_i_1_n_0\,
      Q => \r_input_pixels_reg[0]_12\(3),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[0][16]_i_1_n_0\,
      D => \r_input_pixels[0][4]_i_1_n_0\,
      Q => \r_input_pixels_reg[0]_12\(4),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[0][16]_i_1_n_0\,
      D => \r_input_pixels[0][5]_i_1_n_0\,
      Q => \r_input_pixels_reg[0]_12\(5),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[0][16]_i_1_n_0\,
      D => \r_input_pixels[0][6]_i_1_n_0\,
      Q => \r_input_pixels_reg[0]_12\(6),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[0][16]_i_1_n_0\,
      D => \r_input_pixels[0][7]_i_1_n_0\,
      Q => \r_input_pixels_reg[0]_12\(7),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[0][16]_i_1_n_0\,
      D => \r_input_pixels[0][8]_i_1_n_0\,
      Q => \r_input_pixels_reg[0]_12\(8),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[0][16]_i_1_n_0\,
      D => \r_input_pixels[0][9]_i_1_n_0\,
      Q => \r_input_pixels_reg[0]_12\(9),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[1][16]_i_1_n_0\,
      D => \r_input_pixels[0][0]_i_1_n_0\,
      Q => \r_input_pixels_reg[1]_19\(0),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[1][16]_i_1_n_0\,
      D => \r_input_pixels[0][10]_i_1_n_0\,
      Q => \r_input_pixels_reg[1]_19\(10),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[1][16]_i_1_n_0\,
      D => \r_input_pixels[0][11]_i_1_n_0\,
      Q => \r_input_pixels_reg[1]_19\(11),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[1][16]_i_1_n_0\,
      D => \r_input_pixels[0][12]_i_1_n_0\,
      Q => \r_input_pixels_reg[1]_19\(12),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[1][16]_i_1_n_0\,
      D => \r_input_pixels[0][13]_i_1_n_0\,
      Q => \r_input_pixels_reg[1]_19\(13),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[1][16]_i_1_n_0\,
      D => \r_input_pixels[0][14]_i_1_n_0\,
      Q => \r_input_pixels_reg[1]_19\(14),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[1][16]_i_1_n_0\,
      D => \r_input_pixels[0][15]_i_1_n_0\,
      Q => \r_input_pixels_reg[1]_19\(15),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[1][16]_i_1_n_0\,
      D => \r_input_pixels[0][16]_i_2_n_0\,
      Q => \r_input_pixels_reg[1]_19\(16),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[1][16]_i_1_n_0\,
      D => \r_input_pixels[0][1]_i_1_n_0\,
      Q => \r_input_pixels_reg[1]_19\(1),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[1][16]_i_1_n_0\,
      D => \r_input_pixels[0][2]_i_1_n_0\,
      Q => \r_input_pixels_reg[1]_19\(2),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[1][16]_i_1_n_0\,
      D => \r_input_pixels[0][3]_i_1_n_0\,
      Q => \r_input_pixels_reg[1]_19\(3),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[1][16]_i_1_n_0\,
      D => \r_input_pixels[0][4]_i_1_n_0\,
      Q => \r_input_pixels_reg[1]_19\(4),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[1][16]_i_1_n_0\,
      D => \r_input_pixels[0][5]_i_1_n_0\,
      Q => \r_input_pixels_reg[1]_19\(5),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[1][16]_i_1_n_0\,
      D => \r_input_pixels[0][6]_i_1_n_0\,
      Q => \r_input_pixels_reg[1]_19\(6),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[1][16]_i_1_n_0\,
      D => \r_input_pixels[0][7]_i_1_n_0\,
      Q => \r_input_pixels_reg[1]_19\(7),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[1][16]_i_1_n_0\,
      D => \r_input_pixels[0][8]_i_1_n_0\,
      Q => \r_input_pixels_reg[1]_19\(8),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[1][16]_i_1_n_0\,
      D => \r_input_pixels[0][9]_i_1_n_0\,
      Q => \r_input_pixels_reg[1]_19\(9),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[2][16]_i_1_n_0\,
      D => \r_input_pixels[0][0]_i_1_n_0\,
      Q => \r_input_pixels_reg[2]_13\(0),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[2][16]_i_1_n_0\,
      D => \r_input_pixels[0][10]_i_1_n_0\,
      Q => \r_input_pixels_reg[2]_13\(10),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[2][16]_i_1_n_0\,
      D => \r_input_pixels[0][11]_i_1_n_0\,
      Q => \r_input_pixels_reg[2]_13\(11),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[2][16]_i_1_n_0\,
      D => \r_input_pixels[0][12]_i_1_n_0\,
      Q => \r_input_pixels_reg[2]_13\(12),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[2][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[2][16]_i_1_n_0\,
      D => \r_input_pixels[0][13]_i_1_n_0\,
      Q => \r_input_pixels_reg[2]_13\(13),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[2][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[2][16]_i_1_n_0\,
      D => \r_input_pixels[0][14]_i_1_n_0\,
      Q => \r_input_pixels_reg[2]_13\(14),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[2][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[2][16]_i_1_n_0\,
      D => \r_input_pixels[0][15]_i_1_n_0\,
      Q => \r_input_pixels_reg[2]_13\(15),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[2][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[2][16]_i_1_n_0\,
      D => \r_input_pixels[0][16]_i_2_n_0\,
      Q => \r_input_pixels_reg[2]_13\(16),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[2][16]_i_1_n_0\,
      D => \r_input_pixels[0][1]_i_1_n_0\,
      Q => \r_input_pixels_reg[2]_13\(1),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[2][16]_i_1_n_0\,
      D => \r_input_pixels[0][2]_i_1_n_0\,
      Q => \r_input_pixels_reg[2]_13\(2),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[2][16]_i_1_n_0\,
      D => \r_input_pixels[0][3]_i_1_n_0\,
      Q => \r_input_pixels_reg[2]_13\(3),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[2][16]_i_1_n_0\,
      D => \r_input_pixels[0][4]_i_1_n_0\,
      Q => \r_input_pixels_reg[2]_13\(4),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[2][16]_i_1_n_0\,
      D => \r_input_pixels[0][5]_i_1_n_0\,
      Q => \r_input_pixels_reg[2]_13\(5),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[2][16]_i_1_n_0\,
      D => \r_input_pixels[0][6]_i_1_n_0\,
      Q => \r_input_pixels_reg[2]_13\(6),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[2][16]_i_1_n_0\,
      D => \r_input_pixels[0][7]_i_1_n_0\,
      Q => \r_input_pixels_reg[2]_13\(7),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[2][16]_i_1_n_0\,
      D => \r_input_pixels[0][8]_i_1_n_0\,
      Q => \r_input_pixels_reg[2]_13\(8),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[2][16]_i_1_n_0\,
      D => \r_input_pixels[0][9]_i_1_n_0\,
      Q => \r_input_pixels_reg[2]_13\(9),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[3][16]_i_1_n_0\,
      D => \r_input_pixels[0][0]_i_1_n_0\,
      Q => \r_input_pixels_reg[3]_14\(0),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[3][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[3][16]_i_1_n_0\,
      D => \r_input_pixels[0][10]_i_1_n_0\,
      Q => \r_input_pixels_reg[3]_14\(10),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[3][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[3][16]_i_1_n_0\,
      D => \r_input_pixels[0][11]_i_1_n_0\,
      Q => \r_input_pixels_reg[3]_14\(11),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[3][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[3][16]_i_1_n_0\,
      D => \r_input_pixels[0][12]_i_1_n_0\,
      Q => \r_input_pixels_reg[3]_14\(12),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[3][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[3][16]_i_1_n_0\,
      D => \r_input_pixels[0][13]_i_1_n_0\,
      Q => \r_input_pixels_reg[3]_14\(13),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[3][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[3][16]_i_1_n_0\,
      D => \r_input_pixels[0][14]_i_1_n_0\,
      Q => \r_input_pixels_reg[3]_14\(14),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[3][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[3][16]_i_1_n_0\,
      D => \r_input_pixels[0][15]_i_1_n_0\,
      Q => \r_input_pixels_reg[3]_14\(15),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[3][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[3][16]_i_1_n_0\,
      D => \r_input_pixels[0][16]_i_2_n_0\,
      Q => \r_input_pixels_reg[3]_14\(16),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[3][16]_i_1_n_0\,
      D => \r_input_pixels[0][1]_i_1_n_0\,
      Q => \r_input_pixels_reg[3]_14\(1),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[3][16]_i_1_n_0\,
      D => \r_input_pixels[0][2]_i_1_n_0\,
      Q => \r_input_pixels_reg[3]_14\(2),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[3][16]_i_1_n_0\,
      D => \r_input_pixels[0][3]_i_1_n_0\,
      Q => \r_input_pixels_reg[3]_14\(3),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[3][16]_i_1_n_0\,
      D => \r_input_pixels[0][4]_i_1_n_0\,
      Q => \r_input_pixels_reg[3]_14\(4),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[3][16]_i_1_n_0\,
      D => \r_input_pixels[0][5]_i_1_n_0\,
      Q => \r_input_pixels_reg[3]_14\(5),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[3][16]_i_1_n_0\,
      D => \r_input_pixels[0][6]_i_1_n_0\,
      Q => \r_input_pixels_reg[3]_14\(6),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[3][16]_i_1_n_0\,
      D => \r_input_pixels[0][7]_i_1_n_0\,
      Q => \r_input_pixels_reg[3]_14\(7),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[3][16]_i_1_n_0\,
      D => \r_input_pixels[0][8]_i_1_n_0\,
      Q => \r_input_pixels_reg[3]_14\(8),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[3][16]_i_1_n_0\,
      D => \r_input_pixels[0][9]_i_1_n_0\,
      Q => \r_input_pixels_reg[3]_14\(9),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[4][16]_i_1_n_0\,
      D => \r_input_pixels[0][0]_i_1_n_0\,
      Q => \r_input_pixels_reg[4]_15\(0),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[4][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[4][16]_i_1_n_0\,
      D => \r_input_pixels[0][10]_i_1_n_0\,
      Q => \r_input_pixels_reg[4]_15\(10),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[4][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[4][16]_i_1_n_0\,
      D => \r_input_pixels[0][11]_i_1_n_0\,
      Q => \r_input_pixels_reg[4]_15\(11),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[4][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[4][16]_i_1_n_0\,
      D => \r_input_pixels[0][12]_i_1_n_0\,
      Q => \r_input_pixels_reg[4]_15\(12),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[4][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[4][16]_i_1_n_0\,
      D => \r_input_pixels[0][13]_i_1_n_0\,
      Q => \r_input_pixels_reg[4]_15\(13),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[4][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[4][16]_i_1_n_0\,
      D => \r_input_pixels[0][14]_i_1_n_0\,
      Q => \r_input_pixels_reg[4]_15\(14),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[4][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[4][16]_i_1_n_0\,
      D => \r_input_pixels[0][15]_i_1_n_0\,
      Q => \r_input_pixels_reg[4]_15\(15),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[4][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[4][16]_i_1_n_0\,
      D => \r_input_pixels[0][16]_i_2_n_0\,
      Q => \r_input_pixels_reg[4]_15\(16),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[4][16]_i_1_n_0\,
      D => \r_input_pixels[0][1]_i_1_n_0\,
      Q => \r_input_pixels_reg[4]_15\(1),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[4][16]_i_1_n_0\,
      D => \r_input_pixels[0][2]_i_1_n_0\,
      Q => \r_input_pixels_reg[4]_15\(2),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[4][16]_i_1_n_0\,
      D => \r_input_pixels[0][3]_i_1_n_0\,
      Q => \r_input_pixels_reg[4]_15\(3),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[4][16]_i_1_n_0\,
      D => \r_input_pixels[0][4]_i_1_n_0\,
      Q => \r_input_pixels_reg[4]_15\(4),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[4][16]_i_1_n_0\,
      D => \r_input_pixels[0][5]_i_1_n_0\,
      Q => \r_input_pixels_reg[4]_15\(5),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[4][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[4][16]_i_1_n_0\,
      D => \r_input_pixels[0][6]_i_1_n_0\,
      Q => \r_input_pixels_reg[4]_15\(6),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[4][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[4][16]_i_1_n_0\,
      D => \r_input_pixels[0][7]_i_1_n_0\,
      Q => \r_input_pixels_reg[4]_15\(7),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[4][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[4][16]_i_1_n_0\,
      D => \r_input_pixels[0][8]_i_1_n_0\,
      Q => \r_input_pixels_reg[4]_15\(8),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[4][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[4][16]_i_1_n_0\,
      D => \r_input_pixels[0][9]_i_1_n_0\,
      Q => \r_input_pixels_reg[4]_15\(9),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[5][16]_i_1_n_0\,
      D => \r_input_pixels[0][0]_i_1_n_0\,
      Q => \r_input_pixels_reg[5]_16\(0),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[5][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[5][16]_i_1_n_0\,
      D => \r_input_pixels[0][10]_i_1_n_0\,
      Q => \r_input_pixels_reg[5]_16\(10),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[5][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[5][16]_i_1_n_0\,
      D => \r_input_pixels[0][11]_i_1_n_0\,
      Q => \r_input_pixels_reg[5]_16\(11),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[5][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[5][16]_i_1_n_0\,
      D => \r_input_pixels[0][12]_i_1_n_0\,
      Q => \r_input_pixels_reg[5]_16\(12),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[5][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[5][16]_i_1_n_0\,
      D => \r_input_pixels[0][13]_i_1_n_0\,
      Q => \r_input_pixels_reg[5]_16\(13),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[5][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[5][16]_i_1_n_0\,
      D => \r_input_pixels[0][14]_i_1_n_0\,
      Q => \r_input_pixels_reg[5]_16\(14),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[5][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[5][16]_i_1_n_0\,
      D => \r_input_pixels[0][15]_i_1_n_0\,
      Q => \r_input_pixels_reg[5]_16\(15),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[5][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[5][16]_i_1_n_0\,
      D => \r_input_pixels[0][16]_i_2_n_0\,
      Q => \r_input_pixels_reg[5]_16\(16),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[5][16]_i_1_n_0\,
      D => \r_input_pixels[0][1]_i_1_n_0\,
      Q => \r_input_pixels_reg[5]_16\(1),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[5][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[5][16]_i_1_n_0\,
      D => \r_input_pixels[0][2]_i_1_n_0\,
      Q => \r_input_pixels_reg[5]_16\(2),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[5][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[5][16]_i_1_n_0\,
      D => \r_input_pixels[0][3]_i_1_n_0\,
      Q => \r_input_pixels_reg[5]_16\(3),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[5][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[5][16]_i_1_n_0\,
      D => \r_input_pixels[0][4]_i_1_n_0\,
      Q => \r_input_pixels_reg[5]_16\(4),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[5][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[5][16]_i_1_n_0\,
      D => \r_input_pixels[0][5]_i_1_n_0\,
      Q => \r_input_pixels_reg[5]_16\(5),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[5][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[5][16]_i_1_n_0\,
      D => \r_input_pixels[0][6]_i_1_n_0\,
      Q => \r_input_pixels_reg[5]_16\(6),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[5][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[5][16]_i_1_n_0\,
      D => \r_input_pixels[0][7]_i_1_n_0\,
      Q => \r_input_pixels_reg[5]_16\(7),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[5][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[5][16]_i_1_n_0\,
      D => \r_input_pixels[0][8]_i_1_n_0\,
      Q => \r_input_pixels_reg[5]_16\(8),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[5][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[5][16]_i_1_n_0\,
      D => \r_input_pixels[0][9]_i_1_n_0\,
      Q => \r_input_pixels_reg[5]_16\(9),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[6][16]_i_1_n_0\,
      D => \r_input_pixels[0][0]_i_1_n_0\,
      Q => \r_input_pixels_reg[6]_17\(0),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[6][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[6][16]_i_1_n_0\,
      D => \r_input_pixels[0][10]_i_1_n_0\,
      Q => \r_input_pixels_reg[6]_17\(10),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[6][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[6][16]_i_1_n_0\,
      D => \r_input_pixels[0][11]_i_1_n_0\,
      Q => \r_input_pixels_reg[6]_17\(11),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[6][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[6][16]_i_1_n_0\,
      D => \r_input_pixels[0][12]_i_1_n_0\,
      Q => \r_input_pixels_reg[6]_17\(12),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[6][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[6][16]_i_1_n_0\,
      D => \r_input_pixels[0][13]_i_1_n_0\,
      Q => \r_input_pixels_reg[6]_17\(13),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[6][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[6][16]_i_1_n_0\,
      D => \r_input_pixels[0][14]_i_1_n_0\,
      Q => \r_input_pixels_reg[6]_17\(14),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[6][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[6][16]_i_1_n_0\,
      D => \r_input_pixels[0][15]_i_1_n_0\,
      Q => \r_input_pixels_reg[6]_17\(15),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[6][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[6][16]_i_1_n_0\,
      D => \r_input_pixels[0][16]_i_2_n_0\,
      Q => \r_input_pixels_reg[6]_17\(16),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[6][16]_i_1_n_0\,
      D => \r_input_pixels[0][1]_i_1_n_0\,
      Q => \r_input_pixels_reg[6]_17\(1),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[6][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[6][16]_i_1_n_0\,
      D => \r_input_pixels[0][2]_i_1_n_0\,
      Q => \r_input_pixels_reg[6]_17\(2),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[6][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[6][16]_i_1_n_0\,
      D => \r_input_pixels[0][3]_i_1_n_0\,
      Q => \r_input_pixels_reg[6]_17\(3),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[6][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[6][16]_i_1_n_0\,
      D => \r_input_pixels[0][4]_i_1_n_0\,
      Q => \r_input_pixels_reg[6]_17\(4),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[6][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[6][16]_i_1_n_0\,
      D => \r_input_pixels[0][5]_i_1_n_0\,
      Q => \r_input_pixels_reg[6]_17\(5),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[6][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[6][16]_i_1_n_0\,
      D => \r_input_pixels[0][6]_i_1_n_0\,
      Q => \r_input_pixels_reg[6]_17\(6),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[6][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[6][16]_i_1_n_0\,
      D => \r_input_pixels[0][7]_i_1_n_0\,
      Q => \r_input_pixels_reg[6]_17\(7),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[6][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[6][16]_i_1_n_0\,
      D => \r_input_pixels[0][8]_i_1_n_0\,
      Q => \r_input_pixels_reg[6]_17\(8),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[6][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[6][16]_i_1_n_0\,
      D => \r_input_pixels[0][9]_i_1_n_0\,
      Q => \r_input_pixels_reg[6]_17\(9),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[7][16]_i_1_n_0\,
      D => \r_input_pixels[0][0]_i_1_n_0\,
      Q => \r_input_pixels_reg[7]_18\(0),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[7][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[7][16]_i_1_n_0\,
      D => \r_input_pixels[0][10]_i_1_n_0\,
      Q => \r_input_pixels_reg[7]_18\(10),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[7][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[7][16]_i_1_n_0\,
      D => \r_input_pixels[0][11]_i_1_n_0\,
      Q => \r_input_pixels_reg[7]_18\(11),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[7][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[7][16]_i_1_n_0\,
      D => \r_input_pixels[0][12]_i_1_n_0\,
      Q => \r_input_pixels_reg[7]_18\(12),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[7][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[7][16]_i_1_n_0\,
      D => \r_input_pixels[0][13]_i_1_n_0\,
      Q => \r_input_pixels_reg[7]_18\(13),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[7][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[7][16]_i_1_n_0\,
      D => \r_input_pixels[0][14]_i_1_n_0\,
      Q => \r_input_pixels_reg[7]_18\(14),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[7][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[7][16]_i_1_n_0\,
      D => \r_input_pixels[0][15]_i_1_n_0\,
      Q => \r_input_pixels_reg[7]_18\(15),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[7][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[7][16]_i_1_n_0\,
      D => \r_input_pixels[0][16]_i_2_n_0\,
      Q => \r_input_pixels_reg[7]_18\(16),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[7][16]_i_1_n_0\,
      D => \r_input_pixels[0][1]_i_1_n_0\,
      Q => \r_input_pixels_reg[7]_18\(1),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[7][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[7][16]_i_1_n_0\,
      D => \r_input_pixels[0][2]_i_1_n_0\,
      Q => \r_input_pixels_reg[7]_18\(2),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[7][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[7][16]_i_1_n_0\,
      D => \r_input_pixels[0][3]_i_1_n_0\,
      Q => \r_input_pixels_reg[7]_18\(3),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[7][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[7][16]_i_1_n_0\,
      D => \r_input_pixels[0][4]_i_1_n_0\,
      Q => \r_input_pixels_reg[7]_18\(4),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[7][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[7][16]_i_1_n_0\,
      D => \r_input_pixels[0][5]_i_1_n_0\,
      Q => \r_input_pixels_reg[7]_18\(5),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[7][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[7][16]_i_1_n_0\,
      D => \r_input_pixels[0][6]_i_1_n_0\,
      Q => \r_input_pixels_reg[7]_18\(6),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[7][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[7][16]_i_1_n_0\,
      D => \r_input_pixels[0][7]_i_1_n_0\,
      Q => \r_input_pixels_reg[7]_18\(7),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[7][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[7][16]_i_1_n_0\,
      D => \r_input_pixels[0][8]_i_1_n_0\,
      Q => \r_input_pixels_reg[7]_18\(8),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_input_pixels_reg[7][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[7][16]_i_1_n_0\,
      D => \r_input_pixels[0][9]_i_1_n_0\,
      Q => \r_input_pixels_reg[7]_18\(9),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_next_output_col[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \FSM_onehot_r_core_state[2]_i_2_n_0\,
      I1 => \r_next_output_col_reg_n_0_[0]\,
      I2 => r_dsp_add_3_preadd,
      O => r_next_output_col(0)
    );
\r_next_output_col[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \FSM_onehot_r_core_state[2]_i_2_n_0\,
      I1 => \r_next_output_col_reg_n_0_[0]\,
      I2 => \r_next_output_col_reg_n_0_[1]\,
      O => r_next_output_col(1)
    );
\r_next_output_col[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888888F8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state[2]_i_3_n_0\,
      I1 => r_dsp_add_3_preadd,
      I2 => \^w_dct0_to_trans_axis_tvalid\,
      I3 => r_core_state(0),
      I4 => r_core_state(1),
      O => \r_next_output_col[2]_i_1_n_0\
    );
\r_next_output_col[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF0000000000EF00"
    )
        port map (
      I0 => r_core_state(0),
      I1 => r_core_state(1),
      I2 => \^w_dct0_to_trans_axis_tlast\,
      I3 => \^w_dct0_to_trans_axis_tvalid\,
      I4 => \^r_next_output_col_reg[2]_0\(0),
      I5 => \^r_next_output_col_reg[1]_0\,
      O => r_next_output_col(2)
    );
\r_next_output_col[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \r_next_output_col_reg_n_0_[1]\,
      I1 => \r_next_output_col_reg_n_0_[0]\,
      O => \^r_next_output_col_reg[1]_0\
    );
\r_next_output_col_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_next_output_col[2]_i_1_n_0\,
      D => r_next_output_col(0),
      Q => \r_next_output_col_reg_n_0_[0]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_next_output_col_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_next_output_col[2]_i_1_n_0\,
      D => r_next_output_col(1),
      Q => \r_next_output_col_reg_n_0_[1]\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_next_output_col_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_next_output_col[2]_i_1_n_0\,
      D => r_next_output_col(2),
      Q => \^r_next_output_col_reg[2]_0\(0),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_o_axis_TDATA[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \r_o_axis_TDATA[0]_i_2_n_0\,
      I1 => \r_o_axis_TDATA[16]_i_3_n_0\,
      I2 => \r_o_axis_TDATA[0]_i_3_n_0\,
      I3 => \^fsm_onehot_r_core_state_reg[0]_0\,
      I4 => \r_output_coefficients_reg[0]__0\(0),
      I5 => r_dsp_add_3_preadd,
      O => \r_o_axis_TDATA[0]_i_1_n_0\
    );
\r_o_axis_TDATA[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444440400000000"
    )
        port map (
      I0 => \^r_next_output_col_reg[2]_0\(0),
      I1 => \^w_dct0_to_trans_axis_tvalid\,
      I2 => \^w_dct0_to_trans_axis_tlast\,
      I3 => r_core_state(1),
      I4 => r_core_state(0),
      I5 => \r_o_axis_TDATA[0]_i_4_n_0\,
      O => \r_o_axis_TDATA[0]_i_2_n_0\
    );
\r_o_axis_TDATA[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_output_coefficients_reg[5]__0\(0),
      I1 => \r_output_coefficients_reg[7]__0\(0),
      I2 => \r_next_output_col_reg_n_0_[0]\,
      I3 => \r_next_output_col_reg_n_0_[1]\,
      I4 => \r_output_coefficients_reg[4]__0\(0),
      I5 => \r_output_coefficients_reg[6]__0\(0),
      O => \r_o_axis_TDATA[0]_i_3_n_0\
    );
\r_o_axis_TDATA[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_output_coefficients_reg[1]__0\(0),
      I1 => \r_output_coefficients_reg[3]__0\(0),
      I2 => \r_next_output_col_reg_n_0_[0]\,
      I3 => \r_next_output_col_reg_n_0_[1]\,
      I4 => \r_output_coefficients_reg[0]__0\(0),
      I5 => \r_output_coefficients_reg[2]__0\(0),
      O => \r_o_axis_TDATA[0]_i_4_n_0\
    );
\r_o_axis_TDATA[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \r_o_axis_TDATA[10]_i_2_n_0\,
      I1 => \r_o_axis_TDATA[16]_i_3_n_0\,
      I2 => \r_o_axis_TDATA[10]_i_3_n_0\,
      I3 => \^fsm_onehot_r_core_state_reg[0]_0\,
      I4 => \r_output_coefficients_reg[0]__0\(10),
      I5 => r_dsp_add_3_preadd,
      O => \r_o_axis_TDATA[10]_i_1_n_0\
    );
\r_o_axis_TDATA[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444440400000000"
    )
        port map (
      I0 => \^r_next_output_col_reg[2]_0\(0),
      I1 => \^w_dct0_to_trans_axis_tvalid\,
      I2 => \^w_dct0_to_trans_axis_tlast\,
      I3 => r_core_state(1),
      I4 => r_core_state(0),
      I5 => \r_o_axis_TDATA[10]_i_4_n_0\,
      O => \r_o_axis_TDATA[10]_i_2_n_0\
    );
\r_o_axis_TDATA[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_output_coefficients_reg[5]__0\(10),
      I1 => \r_output_coefficients_reg[7]__0\(10),
      I2 => \r_next_output_col_reg_n_0_[0]\,
      I3 => \r_next_output_col_reg_n_0_[1]\,
      I4 => \r_output_coefficients_reg[4]__0\(10),
      I5 => \r_output_coefficients_reg[6]__0\(10),
      O => \r_o_axis_TDATA[10]_i_3_n_0\
    );
\r_o_axis_TDATA[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_output_coefficients_reg[1]__0\(10),
      I1 => \r_output_coefficients_reg[3]__0\(10),
      I2 => \r_next_output_col_reg_n_0_[0]\,
      I3 => \r_next_output_col_reg_n_0_[1]\,
      I4 => \r_output_coefficients_reg[0]__0\(10),
      I5 => \r_output_coefficients_reg[2]__0\(10),
      O => \r_o_axis_TDATA[10]_i_4_n_0\
    );
\r_o_axis_TDATA[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \r_o_axis_TDATA[11]_i_2_n_0\,
      I1 => \r_o_axis_TDATA[16]_i_3_n_0\,
      I2 => \r_o_axis_TDATA[11]_i_3_n_0\,
      I3 => \^fsm_onehot_r_core_state_reg[0]_0\,
      I4 => \r_output_coefficients_reg[0]__0\(11),
      I5 => r_dsp_add_3_preadd,
      O => \r_o_axis_TDATA[11]_i_1_n_0\
    );
\r_o_axis_TDATA[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444440400000000"
    )
        port map (
      I0 => \^r_next_output_col_reg[2]_0\(0),
      I1 => \^w_dct0_to_trans_axis_tvalid\,
      I2 => \^w_dct0_to_trans_axis_tlast\,
      I3 => r_core_state(1),
      I4 => r_core_state(0),
      I5 => \r_o_axis_TDATA[11]_i_4_n_0\,
      O => \r_o_axis_TDATA[11]_i_2_n_0\
    );
\r_o_axis_TDATA[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_output_coefficients_reg[5]__0\(11),
      I1 => \r_output_coefficients_reg[7]__0\(11),
      I2 => \r_next_output_col_reg_n_0_[0]\,
      I3 => \r_next_output_col_reg_n_0_[1]\,
      I4 => \r_output_coefficients_reg[4]__0\(11),
      I5 => \r_output_coefficients_reg[6]__0\(11),
      O => \r_o_axis_TDATA[11]_i_3_n_0\
    );
\r_o_axis_TDATA[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_output_coefficients_reg[1]__0\(11),
      I1 => \r_output_coefficients_reg[3]__0\(11),
      I2 => \r_next_output_col_reg_n_0_[0]\,
      I3 => \r_next_output_col_reg_n_0_[1]\,
      I4 => \r_output_coefficients_reg[0]__0\(11),
      I5 => \r_output_coefficients_reg[2]__0\(11),
      O => \r_o_axis_TDATA[11]_i_4_n_0\
    );
\r_o_axis_TDATA[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \r_o_axis_TDATA[12]_i_2_n_0\,
      I1 => \r_o_axis_TDATA[16]_i_3_n_0\,
      I2 => \r_o_axis_TDATA[12]_i_3_n_0\,
      I3 => \^fsm_onehot_r_core_state_reg[0]_0\,
      I4 => \r_output_coefficients_reg[0]__0\(12),
      I5 => r_dsp_add_3_preadd,
      O => \r_o_axis_TDATA[12]_i_1_n_0\
    );
\r_o_axis_TDATA[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444440400000000"
    )
        port map (
      I0 => \^r_next_output_col_reg[2]_0\(0),
      I1 => \^w_dct0_to_trans_axis_tvalid\,
      I2 => \^w_dct0_to_trans_axis_tlast\,
      I3 => r_core_state(1),
      I4 => r_core_state(0),
      I5 => \r_o_axis_TDATA[12]_i_4_n_0\,
      O => \r_o_axis_TDATA[12]_i_2_n_0\
    );
\r_o_axis_TDATA[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_output_coefficients_reg[5]__0\(12),
      I1 => \r_output_coefficients_reg[7]__0\(12),
      I2 => \r_next_output_col_reg_n_0_[0]\,
      I3 => \r_next_output_col_reg_n_0_[1]\,
      I4 => \r_output_coefficients_reg[4]__0\(12),
      I5 => \r_output_coefficients_reg[6]__0\(12),
      O => \r_o_axis_TDATA[12]_i_3_n_0\
    );
\r_o_axis_TDATA[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_output_coefficients_reg[1]__0\(12),
      I1 => \r_output_coefficients_reg[3]__0\(12),
      I2 => \r_next_output_col_reg_n_0_[0]\,
      I3 => \r_next_output_col_reg_n_0_[1]\,
      I4 => \r_output_coefficients_reg[0]__0\(12),
      I5 => \r_output_coefficients_reg[2]__0\(12),
      O => \r_o_axis_TDATA[12]_i_4_n_0\
    );
\r_o_axis_TDATA[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \r_o_axis_TDATA[13]_i_2_n_0\,
      I1 => \r_o_axis_TDATA[16]_i_3_n_0\,
      I2 => \r_o_axis_TDATA[13]_i_3_n_0\,
      I3 => \^fsm_onehot_r_core_state_reg[0]_0\,
      I4 => \r_output_coefficients_reg[0]__0\(13),
      I5 => r_dsp_add_3_preadd,
      O => \r_o_axis_TDATA[13]_i_1_n_0\
    );
\r_o_axis_TDATA[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444440400000000"
    )
        port map (
      I0 => \^r_next_output_col_reg[2]_0\(0),
      I1 => \^w_dct0_to_trans_axis_tvalid\,
      I2 => \^w_dct0_to_trans_axis_tlast\,
      I3 => r_core_state(1),
      I4 => r_core_state(0),
      I5 => \r_o_axis_TDATA[13]_i_4_n_0\,
      O => \r_o_axis_TDATA[13]_i_2_n_0\
    );
\r_o_axis_TDATA[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_output_coefficients_reg[5]__0\(13),
      I1 => \r_output_coefficients_reg[7]__0\(13),
      I2 => \r_next_output_col_reg_n_0_[0]\,
      I3 => \r_next_output_col_reg_n_0_[1]\,
      I4 => \r_output_coefficients_reg[4]__0\(13),
      I5 => \r_output_coefficients_reg[6]__0\(13),
      O => \r_o_axis_TDATA[13]_i_3_n_0\
    );
\r_o_axis_TDATA[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_output_coefficients_reg[1]__0\(13),
      I1 => \r_output_coefficients_reg[3]__0\(13),
      I2 => \r_next_output_col_reg_n_0_[0]\,
      I3 => \r_next_output_col_reg_n_0_[1]\,
      I4 => \r_output_coefficients_reg[0]__0\(13),
      I5 => \r_output_coefficients_reg[2]__0\(13),
      O => \r_o_axis_TDATA[13]_i_4_n_0\
    );
\r_o_axis_TDATA[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \r_o_axis_TDATA[14]_i_2_n_0\,
      I1 => \r_o_axis_TDATA[16]_i_3_n_0\,
      I2 => \r_o_axis_TDATA[14]_i_3_n_0\,
      I3 => \^fsm_onehot_r_core_state_reg[0]_0\,
      I4 => \r_output_coefficients_reg[0]__0\(14),
      I5 => r_dsp_add_3_preadd,
      O => \r_o_axis_TDATA[14]_i_1_n_0\
    );
\r_o_axis_TDATA[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444440400000000"
    )
        port map (
      I0 => \^r_next_output_col_reg[2]_0\(0),
      I1 => \^w_dct0_to_trans_axis_tvalid\,
      I2 => \^w_dct0_to_trans_axis_tlast\,
      I3 => r_core_state(1),
      I4 => r_core_state(0),
      I5 => \r_o_axis_TDATA[14]_i_4_n_0\,
      O => \r_o_axis_TDATA[14]_i_2_n_0\
    );
\r_o_axis_TDATA[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_output_coefficients_reg[5]__0\(14),
      I1 => \r_output_coefficients_reg[7]__0\(14),
      I2 => \r_next_output_col_reg_n_0_[0]\,
      I3 => \r_next_output_col_reg_n_0_[1]\,
      I4 => \r_output_coefficients_reg[4]__0\(14),
      I5 => \r_output_coefficients_reg[6]__0\(14),
      O => \r_o_axis_TDATA[14]_i_3_n_0\
    );
\r_o_axis_TDATA[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_output_coefficients_reg[1]__0\(14),
      I1 => \r_output_coefficients_reg[3]__0\(14),
      I2 => \r_next_output_col_reg_n_0_[0]\,
      I3 => \r_next_output_col_reg_n_0_[1]\,
      I4 => \r_output_coefficients_reg[0]__0\(14),
      I5 => \r_output_coefficients_reg[2]__0\(14),
      O => \r_o_axis_TDATA[14]_i_4_n_0\
    );
\r_o_axis_TDATA[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \r_o_axis_TDATA[15]_i_2_n_0\,
      I1 => \r_o_axis_TDATA[16]_i_3_n_0\,
      I2 => \r_o_axis_TDATA[15]_i_3_n_0\,
      I3 => \^fsm_onehot_r_core_state_reg[0]_0\,
      I4 => \r_output_coefficients_reg[0]__0\(15),
      I5 => r_dsp_add_3_preadd,
      O => \r_o_axis_TDATA[15]_i_1_n_0\
    );
\r_o_axis_TDATA[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444440400000000"
    )
        port map (
      I0 => \^r_next_output_col_reg[2]_0\(0),
      I1 => \^w_dct0_to_trans_axis_tvalid\,
      I2 => \^w_dct0_to_trans_axis_tlast\,
      I3 => r_core_state(1),
      I4 => r_core_state(0),
      I5 => \r_o_axis_TDATA[15]_i_4_n_0\,
      O => \r_o_axis_TDATA[15]_i_2_n_0\
    );
\r_o_axis_TDATA[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_output_coefficients_reg[5]__0\(15),
      I1 => \r_output_coefficients_reg[7]__0\(15),
      I2 => \r_next_output_col_reg_n_0_[0]\,
      I3 => \r_next_output_col_reg_n_0_[1]\,
      I4 => \r_output_coefficients_reg[4]__0\(15),
      I5 => \r_output_coefficients_reg[6]__0\(15),
      O => \r_o_axis_TDATA[15]_i_3_n_0\
    );
\r_o_axis_TDATA[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_output_coefficients_reg[1]__0\(15),
      I1 => \r_output_coefficients_reg[3]__0\(15),
      I2 => \r_next_output_col_reg_n_0_[0]\,
      I3 => \r_next_output_col_reg_n_0_[1]\,
      I4 => \r_output_coefficients_reg[0]__0\(15),
      I5 => \r_output_coefficients_reg[2]__0\(15),
      O => \r_o_axis_TDATA[15]_i_4_n_0\
    );
\r_o_axis_TDATA[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \r_o_axis_TDATA[16]_i_2_n_0\,
      I1 => \r_o_axis_TDATA[16]_i_3_n_0\,
      I2 => \r_o_axis_TDATA[16]_i_4_n_0\,
      I3 => \^fsm_onehot_r_core_state_reg[0]_0\,
      I4 => \r_output_coefficients_reg[0]__0\(16),
      I5 => r_dsp_add_3_preadd,
      O => \r_o_axis_TDATA[16]_i_1_n_0\
    );
\r_o_axis_TDATA[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444440400000000"
    )
        port map (
      I0 => \^r_next_output_col_reg[2]_0\(0),
      I1 => \^w_dct0_to_trans_axis_tvalid\,
      I2 => \^w_dct0_to_trans_axis_tlast\,
      I3 => r_core_state(1),
      I4 => r_core_state(0),
      I5 => \r_o_axis_TDATA[16]_i_5_n_0\,
      O => \r_o_axis_TDATA[16]_i_2_n_0\
    );
\r_o_axis_TDATA[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF000000"
    )
        port map (
      I0 => r_core_state(0),
      I1 => r_core_state(1),
      I2 => \^w_dct0_to_trans_axis_tlast\,
      I3 => \^w_dct0_to_trans_axis_tvalid\,
      I4 => \^r_next_output_col_reg[2]_0\(0),
      O => \r_o_axis_TDATA[16]_i_3_n_0\
    );
\r_o_axis_TDATA[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_output_coefficients_reg[5]__0\(16),
      I1 => \r_output_coefficients_reg[7]__0\(16),
      I2 => \r_next_output_col_reg_n_0_[0]\,
      I3 => \r_next_output_col_reg_n_0_[1]\,
      I4 => \r_output_coefficients_reg[4]__0\(16),
      I5 => \r_output_coefficients_reg[6]__0\(16),
      O => \r_o_axis_TDATA[16]_i_4_n_0\
    );
\r_o_axis_TDATA[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_output_coefficients_reg[1]__0\(16),
      I1 => \r_output_coefficients_reg[3]__0\(16),
      I2 => \r_next_output_col_reg_n_0_[0]\,
      I3 => \r_next_output_col_reg_n_0_[1]\,
      I4 => \r_output_coefficients_reg[0]__0\(16),
      I5 => \r_output_coefficients_reg[2]__0\(16),
      O => \r_o_axis_TDATA[16]_i_5_n_0\
    );
\r_o_axis_TDATA[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \r_o_axis_TDATA[1]_i_2_n_0\,
      I1 => \r_o_axis_TDATA[16]_i_3_n_0\,
      I2 => \r_o_axis_TDATA[1]_i_3_n_0\,
      I3 => \^fsm_onehot_r_core_state_reg[0]_0\,
      I4 => \r_output_coefficients_reg[0]__0\(1),
      I5 => r_dsp_add_3_preadd,
      O => \r_o_axis_TDATA[1]_i_1_n_0\
    );
\r_o_axis_TDATA[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444440400000000"
    )
        port map (
      I0 => \^r_next_output_col_reg[2]_0\(0),
      I1 => \^w_dct0_to_trans_axis_tvalid\,
      I2 => \^w_dct0_to_trans_axis_tlast\,
      I3 => r_core_state(1),
      I4 => r_core_state(0),
      I5 => \r_o_axis_TDATA[1]_i_4_n_0\,
      O => \r_o_axis_TDATA[1]_i_2_n_0\
    );
\r_o_axis_TDATA[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_output_coefficients_reg[5]__0\(1),
      I1 => \r_output_coefficients_reg[7]__0\(1),
      I2 => \r_next_output_col_reg_n_0_[0]\,
      I3 => \r_next_output_col_reg_n_0_[1]\,
      I4 => \r_output_coefficients_reg[4]__0\(1),
      I5 => \r_output_coefficients_reg[6]__0\(1),
      O => \r_o_axis_TDATA[1]_i_3_n_0\
    );
\r_o_axis_TDATA[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_output_coefficients_reg[1]__0\(1),
      I1 => \r_output_coefficients_reg[3]__0\(1),
      I2 => \r_next_output_col_reg_n_0_[0]\,
      I3 => \r_next_output_col_reg_n_0_[1]\,
      I4 => \r_output_coefficients_reg[0]__0\(1),
      I5 => \r_output_coefficients_reg[2]__0\(1),
      O => \r_o_axis_TDATA[1]_i_4_n_0\
    );
\r_o_axis_TDATA[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \r_o_axis_TDATA[2]_i_2_n_0\,
      I1 => \r_o_axis_TDATA[16]_i_3_n_0\,
      I2 => \r_o_axis_TDATA[2]_i_3_n_0\,
      I3 => \^fsm_onehot_r_core_state_reg[0]_0\,
      I4 => \r_output_coefficients_reg[0]__0\(2),
      I5 => r_dsp_add_3_preadd,
      O => \r_o_axis_TDATA[2]_i_1_n_0\
    );
\r_o_axis_TDATA[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444440400000000"
    )
        port map (
      I0 => \^r_next_output_col_reg[2]_0\(0),
      I1 => \^w_dct0_to_trans_axis_tvalid\,
      I2 => \^w_dct0_to_trans_axis_tlast\,
      I3 => r_core_state(1),
      I4 => r_core_state(0),
      I5 => \r_o_axis_TDATA[2]_i_4_n_0\,
      O => \r_o_axis_TDATA[2]_i_2_n_0\
    );
\r_o_axis_TDATA[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_output_coefficients_reg[5]__0\(2),
      I1 => \r_output_coefficients_reg[7]__0\(2),
      I2 => \r_next_output_col_reg_n_0_[0]\,
      I3 => \r_next_output_col_reg_n_0_[1]\,
      I4 => \r_output_coefficients_reg[4]__0\(2),
      I5 => \r_output_coefficients_reg[6]__0\(2),
      O => \r_o_axis_TDATA[2]_i_3_n_0\
    );
\r_o_axis_TDATA[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_output_coefficients_reg[1]__0\(2),
      I1 => \r_output_coefficients_reg[3]__0\(2),
      I2 => \r_next_output_col_reg_n_0_[0]\,
      I3 => \r_next_output_col_reg_n_0_[1]\,
      I4 => \r_output_coefficients_reg[0]__0\(2),
      I5 => \r_output_coefficients_reg[2]__0\(2),
      O => \r_o_axis_TDATA[2]_i_4_n_0\
    );
\r_o_axis_TDATA[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \r_o_axis_TDATA[3]_i_2_n_0\,
      I1 => \r_o_axis_TDATA[16]_i_3_n_0\,
      I2 => \r_o_axis_TDATA[3]_i_3_n_0\,
      I3 => \^fsm_onehot_r_core_state_reg[0]_0\,
      I4 => \r_output_coefficients_reg[0]__0\(3),
      I5 => r_dsp_add_3_preadd,
      O => \r_o_axis_TDATA[3]_i_1_n_0\
    );
\r_o_axis_TDATA[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444440400000000"
    )
        port map (
      I0 => \^r_next_output_col_reg[2]_0\(0),
      I1 => \^w_dct0_to_trans_axis_tvalid\,
      I2 => \^w_dct0_to_trans_axis_tlast\,
      I3 => r_core_state(1),
      I4 => r_core_state(0),
      I5 => \r_o_axis_TDATA[3]_i_4_n_0\,
      O => \r_o_axis_TDATA[3]_i_2_n_0\
    );
\r_o_axis_TDATA[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_output_coefficients_reg[5]__0\(3),
      I1 => \r_output_coefficients_reg[7]__0\(3),
      I2 => \r_next_output_col_reg_n_0_[0]\,
      I3 => \r_next_output_col_reg_n_0_[1]\,
      I4 => \r_output_coefficients_reg[4]__0\(3),
      I5 => \r_output_coefficients_reg[6]__0\(3),
      O => \r_o_axis_TDATA[3]_i_3_n_0\
    );
\r_o_axis_TDATA[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_output_coefficients_reg[1]__0\(3),
      I1 => \r_output_coefficients_reg[3]__0\(3),
      I2 => \r_next_output_col_reg_n_0_[0]\,
      I3 => \r_next_output_col_reg_n_0_[1]\,
      I4 => \r_output_coefficients_reg[0]__0\(3),
      I5 => \r_output_coefficients_reg[2]__0\(3),
      O => \r_o_axis_TDATA[3]_i_4_n_0\
    );
\r_o_axis_TDATA[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \r_o_axis_TDATA[4]_i_2_n_0\,
      I1 => \r_o_axis_TDATA[16]_i_3_n_0\,
      I2 => \r_o_axis_TDATA[4]_i_3_n_0\,
      I3 => \^fsm_onehot_r_core_state_reg[0]_0\,
      I4 => \r_output_coefficients_reg[0]__0\(4),
      I5 => r_dsp_add_3_preadd,
      O => \r_o_axis_TDATA[4]_i_1_n_0\
    );
\r_o_axis_TDATA[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444440400000000"
    )
        port map (
      I0 => \^r_next_output_col_reg[2]_0\(0),
      I1 => \^w_dct0_to_trans_axis_tvalid\,
      I2 => \^w_dct0_to_trans_axis_tlast\,
      I3 => r_core_state(1),
      I4 => r_core_state(0),
      I5 => \r_o_axis_TDATA[4]_i_4_n_0\,
      O => \r_o_axis_TDATA[4]_i_2_n_0\
    );
\r_o_axis_TDATA[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_output_coefficients_reg[5]__0\(4),
      I1 => \r_output_coefficients_reg[7]__0\(4),
      I2 => \r_next_output_col_reg_n_0_[0]\,
      I3 => \r_next_output_col_reg_n_0_[1]\,
      I4 => \r_output_coefficients_reg[4]__0\(4),
      I5 => \r_output_coefficients_reg[6]__0\(4),
      O => \r_o_axis_TDATA[4]_i_3_n_0\
    );
\r_o_axis_TDATA[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_output_coefficients_reg[1]__0\(4),
      I1 => \r_output_coefficients_reg[3]__0\(4),
      I2 => \r_next_output_col_reg_n_0_[0]\,
      I3 => \r_next_output_col_reg_n_0_[1]\,
      I4 => \r_output_coefficients_reg[0]__0\(4),
      I5 => \r_output_coefficients_reg[2]__0\(4),
      O => \r_o_axis_TDATA[4]_i_4_n_0\
    );
\r_o_axis_TDATA[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \r_o_axis_TDATA[5]_i_2_n_0\,
      I1 => \r_o_axis_TDATA[16]_i_3_n_0\,
      I2 => \r_o_axis_TDATA[5]_i_3_n_0\,
      I3 => \^fsm_onehot_r_core_state_reg[0]_0\,
      I4 => \r_output_coefficients_reg[0]__0\(5),
      I5 => r_dsp_add_3_preadd,
      O => \r_o_axis_TDATA[5]_i_1_n_0\
    );
\r_o_axis_TDATA[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444440400000000"
    )
        port map (
      I0 => \^r_next_output_col_reg[2]_0\(0),
      I1 => \^w_dct0_to_trans_axis_tvalid\,
      I2 => \^w_dct0_to_trans_axis_tlast\,
      I3 => r_core_state(1),
      I4 => r_core_state(0),
      I5 => \r_o_axis_TDATA[5]_i_4_n_0\,
      O => \r_o_axis_TDATA[5]_i_2_n_0\
    );
\r_o_axis_TDATA[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_output_coefficients_reg[5]__0\(5),
      I1 => \r_output_coefficients_reg[7]__0\(5),
      I2 => \r_next_output_col_reg_n_0_[0]\,
      I3 => \r_next_output_col_reg_n_0_[1]\,
      I4 => \r_output_coefficients_reg[4]__0\(5),
      I5 => \r_output_coefficients_reg[6]__0\(5),
      O => \r_o_axis_TDATA[5]_i_3_n_0\
    );
\r_o_axis_TDATA[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_output_coefficients_reg[1]__0\(5),
      I1 => \r_output_coefficients_reg[3]__0\(5),
      I2 => \r_next_output_col_reg_n_0_[0]\,
      I3 => \r_next_output_col_reg_n_0_[1]\,
      I4 => \r_output_coefficients_reg[0]__0\(5),
      I5 => \r_output_coefficients_reg[2]__0\(5),
      O => \r_o_axis_TDATA[5]_i_4_n_0\
    );
\r_o_axis_TDATA[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \r_o_axis_TDATA[6]_i_2_n_0\,
      I1 => \r_o_axis_TDATA[16]_i_3_n_0\,
      I2 => \r_o_axis_TDATA[6]_i_3_n_0\,
      I3 => \^fsm_onehot_r_core_state_reg[0]_0\,
      I4 => \r_output_coefficients_reg[0]__0\(6),
      I5 => r_dsp_add_3_preadd,
      O => \r_o_axis_TDATA[6]_i_1_n_0\
    );
\r_o_axis_TDATA[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444440400000000"
    )
        port map (
      I0 => \^r_next_output_col_reg[2]_0\(0),
      I1 => \^w_dct0_to_trans_axis_tvalid\,
      I2 => \^w_dct0_to_trans_axis_tlast\,
      I3 => r_core_state(1),
      I4 => r_core_state(0),
      I5 => \r_o_axis_TDATA[6]_i_4_n_0\,
      O => \r_o_axis_TDATA[6]_i_2_n_0\
    );
\r_o_axis_TDATA[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_output_coefficients_reg[5]__0\(6),
      I1 => \r_output_coefficients_reg[7]__0\(6),
      I2 => \r_next_output_col_reg_n_0_[0]\,
      I3 => \r_next_output_col_reg_n_0_[1]\,
      I4 => \r_output_coefficients_reg[4]__0\(6),
      I5 => \r_output_coefficients_reg[6]__0\(6),
      O => \r_o_axis_TDATA[6]_i_3_n_0\
    );
\r_o_axis_TDATA[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_output_coefficients_reg[1]__0\(6),
      I1 => \r_output_coefficients_reg[3]__0\(6),
      I2 => \r_next_output_col_reg_n_0_[0]\,
      I3 => \r_next_output_col_reg_n_0_[1]\,
      I4 => \r_output_coefficients_reg[0]__0\(6),
      I5 => \r_output_coefficients_reg[2]__0\(6),
      O => \r_o_axis_TDATA[6]_i_4_n_0\
    );
\r_o_axis_TDATA[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \r_o_axis_TDATA[7]_i_2_n_0\,
      I1 => \r_o_axis_TDATA[16]_i_3_n_0\,
      I2 => \r_o_axis_TDATA[7]_i_3_n_0\,
      I3 => \^fsm_onehot_r_core_state_reg[0]_0\,
      I4 => \r_output_coefficients_reg[0]__0\(7),
      I5 => r_dsp_add_3_preadd,
      O => \r_o_axis_TDATA[7]_i_1_n_0\
    );
\r_o_axis_TDATA[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444440400000000"
    )
        port map (
      I0 => \^r_next_output_col_reg[2]_0\(0),
      I1 => \^w_dct0_to_trans_axis_tvalid\,
      I2 => \^w_dct0_to_trans_axis_tlast\,
      I3 => r_core_state(1),
      I4 => r_core_state(0),
      I5 => \r_o_axis_TDATA[7]_i_4_n_0\,
      O => \r_o_axis_TDATA[7]_i_2_n_0\
    );
\r_o_axis_TDATA[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_output_coefficients_reg[5]__0\(7),
      I1 => \r_output_coefficients_reg[7]__0\(7),
      I2 => \r_next_output_col_reg_n_0_[0]\,
      I3 => \r_next_output_col_reg_n_0_[1]\,
      I4 => \r_output_coefficients_reg[4]__0\(7),
      I5 => \r_output_coefficients_reg[6]__0\(7),
      O => \r_o_axis_TDATA[7]_i_3_n_0\
    );
\r_o_axis_TDATA[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_output_coefficients_reg[1]__0\(7),
      I1 => \r_output_coefficients_reg[3]__0\(7),
      I2 => \r_next_output_col_reg_n_0_[0]\,
      I3 => \r_next_output_col_reg_n_0_[1]\,
      I4 => \r_output_coefficients_reg[0]__0\(7),
      I5 => \r_output_coefficients_reg[2]__0\(7),
      O => \r_o_axis_TDATA[7]_i_4_n_0\
    );
\r_o_axis_TDATA[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \r_o_axis_TDATA[8]_i_2_n_0\,
      I1 => \r_o_axis_TDATA[16]_i_3_n_0\,
      I2 => \r_o_axis_TDATA[8]_i_3_n_0\,
      I3 => \^fsm_onehot_r_core_state_reg[0]_0\,
      I4 => \r_output_coefficients_reg[0]__0\(8),
      I5 => r_dsp_add_3_preadd,
      O => \r_o_axis_TDATA[8]_i_1_n_0\
    );
\r_o_axis_TDATA[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444440400000000"
    )
        port map (
      I0 => \^r_next_output_col_reg[2]_0\(0),
      I1 => \^w_dct0_to_trans_axis_tvalid\,
      I2 => \^w_dct0_to_trans_axis_tlast\,
      I3 => r_core_state(1),
      I4 => r_core_state(0),
      I5 => \r_o_axis_TDATA[8]_i_4_n_0\,
      O => \r_o_axis_TDATA[8]_i_2_n_0\
    );
\r_o_axis_TDATA[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_output_coefficients_reg[5]__0\(8),
      I1 => \r_output_coefficients_reg[7]__0\(8),
      I2 => \r_next_output_col_reg_n_0_[0]\,
      I3 => \r_next_output_col_reg_n_0_[1]\,
      I4 => \r_output_coefficients_reg[4]__0\(8),
      I5 => \r_output_coefficients_reg[6]__0\(8),
      O => \r_o_axis_TDATA[8]_i_3_n_0\
    );
\r_o_axis_TDATA[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_output_coefficients_reg[1]__0\(8),
      I1 => \r_output_coefficients_reg[3]__0\(8),
      I2 => \r_next_output_col_reg_n_0_[0]\,
      I3 => \r_next_output_col_reg_n_0_[1]\,
      I4 => \r_output_coefficients_reg[0]__0\(8),
      I5 => \r_output_coefficients_reg[2]__0\(8),
      O => \r_o_axis_TDATA[8]_i_4_n_0\
    );
\r_o_axis_TDATA[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \r_o_axis_TDATA[9]_i_2_n_0\,
      I1 => \r_o_axis_TDATA[16]_i_3_n_0\,
      I2 => \r_o_axis_TDATA[9]_i_3_n_0\,
      I3 => \^fsm_onehot_r_core_state_reg[0]_0\,
      I4 => \r_output_coefficients_reg[0]__0\(9),
      I5 => r_dsp_add_3_preadd,
      O => \r_o_axis_TDATA[9]_i_1_n_0\
    );
\r_o_axis_TDATA[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444440400000000"
    )
        port map (
      I0 => \^r_next_output_col_reg[2]_0\(0),
      I1 => \^w_dct0_to_trans_axis_tvalid\,
      I2 => \^w_dct0_to_trans_axis_tlast\,
      I3 => r_core_state(1),
      I4 => r_core_state(0),
      I5 => \r_o_axis_TDATA[9]_i_4_n_0\,
      O => \r_o_axis_TDATA[9]_i_2_n_0\
    );
\r_o_axis_TDATA[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_output_coefficients_reg[5]__0\(9),
      I1 => \r_output_coefficients_reg[7]__0\(9),
      I2 => \r_next_output_col_reg_n_0_[0]\,
      I3 => \r_next_output_col_reg_n_0_[1]\,
      I4 => \r_output_coefficients_reg[4]__0\(9),
      I5 => \r_output_coefficients_reg[6]__0\(9),
      O => \r_o_axis_TDATA[9]_i_3_n_0\
    );
\r_o_axis_TDATA[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_output_coefficients_reg[1]__0\(9),
      I1 => \r_output_coefficients_reg[3]__0\(9),
      I2 => \r_next_output_col_reg_n_0_[0]\,
      I3 => \r_next_output_col_reg_n_0_[1]\,
      I4 => \r_output_coefficients_reg[0]__0\(9),
      I5 => \r_output_coefficients_reg[2]__0\(9),
      O => \r_o_axis_TDATA[9]_i_4_n_0\
    );
\r_o_axis_TDATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_next_output_col[2]_i_1_n_0\,
      D => \r_o_axis_TDATA[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_o_axis_TDATA_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_next_output_col[2]_i_1_n_0\,
      D => \r_o_axis_TDATA[10]_i_1_n_0\,
      Q => \^q\(10),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_o_axis_TDATA_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_next_output_col[2]_i_1_n_0\,
      D => \r_o_axis_TDATA[11]_i_1_n_0\,
      Q => \^q\(11),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_o_axis_TDATA_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_next_output_col[2]_i_1_n_0\,
      D => \r_o_axis_TDATA[12]_i_1_n_0\,
      Q => \^q\(12),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_o_axis_TDATA_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_next_output_col[2]_i_1_n_0\,
      D => \r_o_axis_TDATA[13]_i_1_n_0\,
      Q => \^q\(13),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_o_axis_TDATA_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_next_output_col[2]_i_1_n_0\,
      D => \r_o_axis_TDATA[14]_i_1_n_0\,
      Q => \^q\(14),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_o_axis_TDATA_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_next_output_col[2]_i_1_n_0\,
      D => \r_o_axis_TDATA[15]_i_1_n_0\,
      Q => \^q\(15),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_o_axis_TDATA_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_next_output_col[2]_i_1_n_0\,
      D => \r_o_axis_TDATA[16]_i_1_n_0\,
      Q => \^q\(16),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_o_axis_TDATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_next_output_col[2]_i_1_n_0\,
      D => \r_o_axis_TDATA[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_o_axis_TDATA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_next_output_col[2]_i_1_n_0\,
      D => \r_o_axis_TDATA[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_o_axis_TDATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_next_output_col[2]_i_1_n_0\,
      D => \r_o_axis_TDATA[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_o_axis_TDATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_next_output_col[2]_i_1_n_0\,
      D => \r_o_axis_TDATA[4]_i_1_n_0\,
      Q => \^q\(4),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_o_axis_TDATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_next_output_col[2]_i_1_n_0\,
      D => \r_o_axis_TDATA[5]_i_1_n_0\,
      Q => \^q\(5),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_o_axis_TDATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_next_output_col[2]_i_1_n_0\,
      D => \r_o_axis_TDATA[6]_i_1_n_0\,
      Q => \^q\(6),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_o_axis_TDATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_next_output_col[2]_i_1_n_0\,
      D => \r_o_axis_TDATA[7]_i_1_n_0\,
      Q => \^q\(7),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_o_axis_TDATA_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_next_output_col[2]_i_1_n_0\,
      D => \r_o_axis_TDATA[8]_i_1_n_0\,
      Q => \^q\(8),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_o_axis_TDATA_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_next_output_col[2]_i_1_n_0\,
      D => \r_o_axis_TDATA[9]_i_1_n_0\,
      Q => \^q\(9),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
r_o_axis_TLAST_reg: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_o_axis_TLAST_reg_0,
      Q => \^w_dct0_to_trans_axis_tlast\,
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients[0][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0C0A0"
    )
        port map (
      I0 => p_1_in(0),
      I1 => p_0_in(0),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[0][0]_i_1_n_0\
    );
\r_output_coefficients[0][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0C0A0"
    )
        port map (
      I0 => p_1_in(10),
      I1 => p_0_in(10),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[0][10]_i_1_n_0\
    );
\r_output_coefficients[0][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0C0A0"
    )
        port map (
      I0 => p_1_in(11),
      I1 => p_0_in(11),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[0][11]_i_1_n_0\
    );
\r_output_coefficients[0][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0C0A0"
    )
        port map (
      I0 => p_1_in(12),
      I1 => p_0_in(12),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[0][12]_i_1_n_0\
    );
\r_output_coefficients[0][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0C0A0"
    )
        port map (
      I0 => p_1_in(13),
      I1 => p_0_in(13),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[0][13]_i_1_n_0\
    );
\r_output_coefficients[0][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0C0A0"
    )
        port map (
      I0 => p_1_in(14),
      I1 => p_0_in(14),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[0][14]_i_1_n_0\
    );
\r_output_coefficients[0][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0C0A0"
    )
        port map (
      I0 => p_1_in(15),
      I1 => p_0_in(15),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[0][15]_i_1_n_0\
    );
\r_output_coefficients[0][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABAAAAFFABAAAA"
    )
        port map (
      I0 => \FSM_onehot_r_core_state[0]_i_4_n_0\,
      I1 => r_dsp_add_5_finished(2),
      I2 => r_dsp_add_5_finished(1),
      I3 => \r_output_coefficients[0][16]_i_3_n_0\,
      I4 => r_dsp_add_3_preadd,
      I5 => r_dsp_sub_5_finished(2),
      O => r_output_coefficients
    );
\r_output_coefficients[0][16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0C0A0"
    )
        port map (
      I0 => p_1_in(16),
      I1 => p_0_in(16),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[0][16]_i_2_n_0\
    );
\r_output_coefficients[0][16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_dsp_sub_5_finished(1),
      I1 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[0][16]_i_3_n_0\
    );
\r_output_coefficients[0][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0C0A0"
    )
        port map (
      I0 => p_1_in(1),
      I1 => p_0_in(1),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[0][1]_i_1_n_0\
    );
\r_output_coefficients[0][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0C0A0"
    )
        port map (
      I0 => p_1_in(2),
      I1 => p_0_in(2),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[0][2]_i_1_n_0\
    );
\r_output_coefficients[0][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0C0A0"
    )
        port map (
      I0 => p_1_in(3),
      I1 => p_0_in(3),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[0][3]_i_1_n_0\
    );
\r_output_coefficients[0][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0C0A0"
    )
        port map (
      I0 => p_1_in(4),
      I1 => p_0_in(4),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[0][4]_i_1_n_0\
    );
\r_output_coefficients[0][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0C0A0"
    )
        port map (
      I0 => p_1_in(5),
      I1 => p_0_in(5),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[0][5]_i_1_n_0\
    );
\r_output_coefficients[0][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0C0A0"
    )
        port map (
      I0 => p_1_in(6),
      I1 => p_0_in(6),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[0][6]_i_1_n_0\
    );
\r_output_coefficients[0][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0C0A0"
    )
        port map (
      I0 => p_1_in(7),
      I1 => p_0_in(7),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[0][7]_i_1_n_0\
    );
\r_output_coefficients[0][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0C0A0"
    )
        port map (
      I0 => p_1_in(8),
      I1 => p_0_in(8),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[0][8]_i_1_n_0\
    );
\r_output_coefficients[0][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0C0A0"
    )
        port map (
      I0 => p_1_in(9),
      I1 => p_0_in(9),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[0][9]_i_1_n_0\
    );
\r_output_coefficients[1][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0A0C0"
    )
        port map (
      I0 => p_1_in(0),
      I1 => p_0_in(0),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[1][0]_i_1_n_0\
    );
\r_output_coefficients[1][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0A0C0"
    )
        port map (
      I0 => p_1_in(10),
      I1 => p_0_in(10),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[1][10]_i_1_n_0\
    );
\r_output_coefficients[1][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0A0C0"
    )
        port map (
      I0 => p_1_in(11),
      I1 => p_0_in(11),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[1][11]_i_1_n_0\
    );
\r_output_coefficients[1][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0A0C0"
    )
        port map (
      I0 => p_1_in(12),
      I1 => p_0_in(12),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[1][12]_i_1_n_0\
    );
\r_output_coefficients[1][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0A0C0"
    )
        port map (
      I0 => p_1_in(13),
      I1 => p_0_in(13),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[1][13]_i_1_n_0\
    );
\r_output_coefficients[1][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0A0C0"
    )
        port map (
      I0 => p_1_in(14),
      I1 => p_0_in(14),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[1][14]_i_1_n_0\
    );
\r_output_coefficients[1][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0A0C0"
    )
        port map (
      I0 => p_1_in(15),
      I1 => p_0_in(15),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[1][15]_i_1_n_0\
    );
\r_output_coefficients[1][16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0200"
    )
        port map (
      I0 => r_dsp_add_3_preadd,
      I1 => r_dsp_sub_5_finished(2),
      I2 => r_dsp_sub_5_finished(1),
      I3 => r_dsp_sub_5_finished(0),
      I4 => \FSM_onehot_r_core_state[0]_i_4_n_0\,
      O => \r_output_coefficients[1][16]_i_1_n_0\
    );
\r_output_coefficients[1][16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0A0C0"
    )
        port map (
      I0 => p_1_in(16),
      I1 => p_0_in(16),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[1][16]_i_2_n_0\
    );
\r_output_coefficients[1][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0A0C0"
    )
        port map (
      I0 => p_1_in(1),
      I1 => p_0_in(1),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[1][1]_i_1_n_0\
    );
\r_output_coefficients[1][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0A0C0"
    )
        port map (
      I0 => p_1_in(2),
      I1 => p_0_in(2),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[1][2]_i_1_n_0\
    );
\r_output_coefficients[1][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0A0C0"
    )
        port map (
      I0 => p_1_in(3),
      I1 => p_0_in(3),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[1][3]_i_1_n_0\
    );
\r_output_coefficients[1][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0A0C0"
    )
        port map (
      I0 => p_1_in(4),
      I1 => p_0_in(4),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[1][4]_i_1_n_0\
    );
\r_output_coefficients[1][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0A0C0"
    )
        port map (
      I0 => p_1_in(5),
      I1 => p_0_in(5),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[1][5]_i_1_n_0\
    );
\r_output_coefficients[1][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0A0C0"
    )
        port map (
      I0 => p_1_in(6),
      I1 => p_0_in(6),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[1][6]_i_1_n_0\
    );
\r_output_coefficients[1][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0A0C0"
    )
        port map (
      I0 => p_1_in(7),
      I1 => p_0_in(7),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[1][7]_i_1_n_0\
    );
\r_output_coefficients[1][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0A0C0"
    )
        port map (
      I0 => p_1_in(8),
      I1 => p_0_in(8),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[1][8]_i_1_n_0\
    );
\r_output_coefficients[1][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0A0C0"
    )
        port map (
      I0 => p_1_in(9),
      I1 => p_0_in(9),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[1][9]_i_1_n_0\
    );
\r_output_coefficients[2][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0A0C0C0"
    )
        port map (
      I0 => p_1_in(0),
      I1 => p_0_in(0),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[2][0]_i_1_n_0\
    );
\r_output_coefficients[2][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0A0C0C0"
    )
        port map (
      I0 => p_1_in(10),
      I1 => p_0_in(10),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[2][10]_i_1_n_0\
    );
\r_output_coefficients[2][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0A0C0C0"
    )
        port map (
      I0 => p_1_in(11),
      I1 => p_0_in(11),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[2][11]_i_1_n_0\
    );
\r_output_coefficients[2][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0A0C0C0"
    )
        port map (
      I0 => p_1_in(12),
      I1 => p_0_in(12),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[2][12]_i_1_n_0\
    );
\r_output_coefficients[2][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0A0C0C0"
    )
        port map (
      I0 => p_1_in(13),
      I1 => p_0_in(13),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[2][13]_i_1_n_0\
    );
\r_output_coefficients[2][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0A0C0C0"
    )
        port map (
      I0 => p_1_in(14),
      I1 => p_0_in(14),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[2][14]_i_1_n_0\
    );
\r_output_coefficients[2][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0A0C0C0"
    )
        port map (
      I0 => p_1_in(15),
      I1 => p_0_in(15),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[2][15]_i_1_n_0\
    );
\r_output_coefficients[2][16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEFEEE"
    )
        port map (
      I0 => \FSM_onehot_r_core_state[0]_i_4_n_0\,
      I1 => \r_output_coefficients[2][16]_i_3_n_0\,
      I2 => r_dsp_add_5_finished(1),
      I3 => r_dsp_add_3_preadd,
      I4 => r_dsp_add_5_finished(2),
      O => \r_output_coefficients[2][16]_i_1_n_0\
    );
\r_output_coefficients[2][16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0A0C0C0"
    )
        port map (
      I0 => p_1_in(16),
      I1 => p_0_in(16),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[2][16]_i_2_n_0\
    );
\r_output_coefficients[2][16]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => r_dsp_sub_5_finished(0),
      I1 => r_dsp_sub_5_finished(1),
      I2 => r_dsp_sub_5_finished(2),
      I3 => r_dsp_add_3_preadd,
      O => \r_output_coefficients[2][16]_i_3_n_0\
    );
\r_output_coefficients[2][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0A0C0C0"
    )
        port map (
      I0 => p_1_in(1),
      I1 => p_0_in(1),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[2][1]_i_1_n_0\
    );
\r_output_coefficients[2][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0A0C0C0"
    )
        port map (
      I0 => p_1_in(2),
      I1 => p_0_in(2),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[2][2]_i_1_n_0\
    );
\r_output_coefficients[2][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0A0C0C0"
    )
        port map (
      I0 => p_1_in(3),
      I1 => p_0_in(3),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[2][3]_i_1_n_0\
    );
\r_output_coefficients[2][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0A0C0C0"
    )
        port map (
      I0 => p_1_in(4),
      I1 => p_0_in(4),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[2][4]_i_1_n_0\
    );
\r_output_coefficients[2][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0A0C0C0"
    )
        port map (
      I0 => p_1_in(5),
      I1 => p_0_in(5),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[2][5]_i_1_n_0\
    );
\r_output_coefficients[2][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0A0C0C0"
    )
        port map (
      I0 => p_1_in(6),
      I1 => p_0_in(6),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[2][6]_i_1_n_0\
    );
\r_output_coefficients[2][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0A0C0C0"
    )
        port map (
      I0 => p_1_in(7),
      I1 => p_0_in(7),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[2][7]_i_1_n_0\
    );
\r_output_coefficients[2][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0A0C0C0"
    )
        port map (
      I0 => p_1_in(8),
      I1 => p_0_in(8),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[2][8]_i_1_n_0\
    );
\r_output_coefficients[2][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0A0C0C0"
    )
        port map (
      I0 => p_1_in(9),
      I1 => p_0_in(9),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[2][9]_i_1_n_0\
    );
\r_output_coefficients[3][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(0),
      I1 => p_0_in(0),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[3][0]_i_1_n_0\
    );
\r_output_coefficients[3][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(10),
      I1 => p_0_in(10),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[3][10]_i_1_n_0\
    );
\r_output_coefficients[3][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(11),
      I1 => p_0_in(11),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[3][11]_i_1_n_0\
    );
\r_output_coefficients[3][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(12),
      I1 => p_0_in(12),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[3][12]_i_1_n_0\
    );
\r_output_coefficients[3][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(13),
      I1 => p_0_in(13),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[3][13]_i_1_n_0\
    );
\r_output_coefficients[3][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(14),
      I1 => p_0_in(14),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[3][14]_i_1_n_0\
    );
\r_output_coefficients[3][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(15),
      I1 => p_0_in(15),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[3][15]_i_1_n_0\
    );
\r_output_coefficients[3][16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0080"
    )
        port map (
      I0 => r_dsp_sub_5_finished(1),
      I1 => r_dsp_sub_5_finished(0),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => \FSM_onehot_r_core_state[0]_i_4_n_0\,
      O => \r_output_coefficients[3][16]_i_1_n_0\
    );
\r_output_coefficients[3][16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(16),
      I1 => p_0_in(16),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[3][16]_i_2_n_0\
    );
\r_output_coefficients[3][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(1),
      I1 => p_0_in(1),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[3][1]_i_1_n_0\
    );
\r_output_coefficients[3][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(2),
      I1 => p_0_in(2),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[3][2]_i_1_n_0\
    );
\r_output_coefficients[3][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(3),
      I1 => p_0_in(3),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[3][3]_i_1_n_0\
    );
\r_output_coefficients[3][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(4),
      I1 => p_0_in(4),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[3][4]_i_1_n_0\
    );
\r_output_coefficients[3][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(5),
      I1 => p_0_in(5),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[3][5]_i_1_n_0\
    );
\r_output_coefficients[3][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(6),
      I1 => p_0_in(6),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[3][6]_i_1_n_0\
    );
\r_output_coefficients[3][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(7),
      I1 => p_0_in(7),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[3][7]_i_1_n_0\
    );
\r_output_coefficients[3][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(8),
      I1 => p_0_in(8),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[3][8]_i_1_n_0\
    );
\r_output_coefficients[3][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(9),
      I1 => p_0_in(9),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[3][9]_i_1_n_0\
    );
\r_output_coefficients[4][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0A0C0"
    )
        port map (
      I0 => p_1_in(0),
      I1 => p_0_in(0),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[4][0]_i_1_n_0\
    );
\r_output_coefficients[4][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0A0C0"
    )
        port map (
      I0 => p_1_in(10),
      I1 => p_0_in(10),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[4][10]_i_1_n_0\
    );
\r_output_coefficients[4][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0A0C0"
    )
        port map (
      I0 => p_1_in(11),
      I1 => p_0_in(11),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[4][11]_i_1_n_0\
    );
\r_output_coefficients[4][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0A0C0"
    )
        port map (
      I0 => p_1_in(12),
      I1 => p_0_in(12),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[4][12]_i_1_n_0\
    );
\r_output_coefficients[4][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0A0C0"
    )
        port map (
      I0 => p_1_in(13),
      I1 => p_0_in(13),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[4][13]_i_1_n_0\
    );
\r_output_coefficients[4][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0A0C0"
    )
        port map (
      I0 => p_1_in(14),
      I1 => p_0_in(14),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[4][14]_i_1_n_0\
    );
\r_output_coefficients[4][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0A0C0"
    )
        port map (
      I0 => p_1_in(15),
      I1 => p_0_in(15),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[4][15]_i_1_n_0\
    );
\r_output_coefficients[4][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBAAAAABABAAAAA"
    )
        port map (
      I0 => \FSM_onehot_r_core_state[0]_i_4_n_0\,
      I1 => r_dsp_add_5_finished(1),
      I2 => r_dsp_add_5_finished(2),
      I3 => \r_output_coefficients[0][16]_i_3_n_0\,
      I4 => r_dsp_add_3_preadd,
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[4][16]_i_1_n_0\
    );
\r_output_coefficients[4][16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0A0C0"
    )
        port map (
      I0 => p_1_in(16),
      I1 => p_0_in(16),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[4][16]_i_2_n_0\
    );
\r_output_coefficients[4][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0A0C0"
    )
        port map (
      I0 => p_1_in(1),
      I1 => p_0_in(1),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[4][1]_i_1_n_0\
    );
\r_output_coefficients[4][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0A0C0"
    )
        port map (
      I0 => p_1_in(2),
      I1 => p_0_in(2),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[4][2]_i_1_n_0\
    );
\r_output_coefficients[4][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0A0C0"
    )
        port map (
      I0 => p_1_in(3),
      I1 => p_0_in(3),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[4][3]_i_1_n_0\
    );
\r_output_coefficients[4][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0A0C0"
    )
        port map (
      I0 => p_1_in(4),
      I1 => p_0_in(4),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[4][4]_i_1_n_0\
    );
\r_output_coefficients[4][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0A0C0"
    )
        port map (
      I0 => p_1_in(5),
      I1 => p_0_in(5),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[4][5]_i_1_n_0\
    );
\r_output_coefficients[4][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0A0C0"
    )
        port map (
      I0 => p_1_in(6),
      I1 => p_0_in(6),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[4][6]_i_1_n_0\
    );
\r_output_coefficients[4][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0A0C0"
    )
        port map (
      I0 => p_1_in(7),
      I1 => p_0_in(7),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[4][7]_i_1_n_0\
    );
\r_output_coefficients[4][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0A0C0"
    )
        port map (
      I0 => p_1_in(8),
      I1 => p_0_in(8),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[4][8]_i_1_n_0\
    );
\r_output_coefficients[4][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0A0C0"
    )
        port map (
      I0 => p_1_in(9),
      I1 => p_0_in(9),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[4][9]_i_1_n_0\
    );
\r_output_coefficients[5][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0A0C0C0C0"
    )
        port map (
      I0 => p_1_in(0),
      I1 => p_0_in(0),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(2),
      I5 => r_dsp_sub_5_finished(1),
      O => \r_output_coefficients[5][0]_i_1_n_0\
    );
\r_output_coefficients[5][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0A0C0C0C0"
    )
        port map (
      I0 => p_1_in(10),
      I1 => p_0_in(10),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(2),
      I5 => r_dsp_sub_5_finished(1),
      O => \r_output_coefficients[5][10]_i_1_n_0\
    );
\r_output_coefficients[5][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0A0C0C0C0"
    )
        port map (
      I0 => p_1_in(11),
      I1 => p_0_in(11),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(2),
      I5 => r_dsp_sub_5_finished(1),
      O => \r_output_coefficients[5][11]_i_1_n_0\
    );
\r_output_coefficients[5][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0A0C0C0C0"
    )
        port map (
      I0 => p_1_in(12),
      I1 => p_0_in(12),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(2),
      I5 => r_dsp_sub_5_finished(1),
      O => \r_output_coefficients[5][12]_i_1_n_0\
    );
\r_output_coefficients[5][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0A0C0C0C0"
    )
        port map (
      I0 => p_1_in(13),
      I1 => p_0_in(13),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(2),
      I5 => r_dsp_sub_5_finished(1),
      O => \r_output_coefficients[5][13]_i_1_n_0\
    );
\r_output_coefficients[5][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0A0C0C0C0"
    )
        port map (
      I0 => p_1_in(14),
      I1 => p_0_in(14),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(2),
      I5 => r_dsp_sub_5_finished(1),
      O => \r_output_coefficients[5][14]_i_1_n_0\
    );
\r_output_coefficients[5][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0A0C0C0C0"
    )
        port map (
      I0 => p_1_in(15),
      I1 => p_0_in(15),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(2),
      I5 => r_dsp_sub_5_finished(1),
      O => \r_output_coefficients[5][15]_i_1_n_0\
    );
\r_output_coefficients[5][16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => r_dsp_add_3_preadd,
      I1 => r_dsp_sub_5_finished(1),
      I2 => r_dsp_sub_5_finished(2),
      I3 => r_dsp_sub_5_finished(0),
      I4 => \FSM_onehot_r_core_state[0]_i_4_n_0\,
      O => \r_output_coefficients[5][16]_i_1_n_0\
    );
\r_output_coefficients[5][16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0A0C0C0C0"
    )
        port map (
      I0 => p_1_in(16),
      I1 => p_0_in(16),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(2),
      I5 => r_dsp_sub_5_finished(1),
      O => \r_output_coefficients[5][16]_i_2_n_0\
    );
\r_output_coefficients[5][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0A0C0C0C0"
    )
        port map (
      I0 => p_1_in(1),
      I1 => p_0_in(1),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(2),
      I5 => r_dsp_sub_5_finished(1),
      O => \r_output_coefficients[5][1]_i_1_n_0\
    );
\r_output_coefficients[5][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0A0C0C0C0"
    )
        port map (
      I0 => p_1_in(2),
      I1 => p_0_in(2),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(2),
      I5 => r_dsp_sub_5_finished(1),
      O => \r_output_coefficients[5][2]_i_1_n_0\
    );
\r_output_coefficients[5][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0A0C0C0C0"
    )
        port map (
      I0 => p_1_in(3),
      I1 => p_0_in(3),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(2),
      I5 => r_dsp_sub_5_finished(1),
      O => \r_output_coefficients[5][3]_i_1_n_0\
    );
\r_output_coefficients[5][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0A0C0C0C0"
    )
        port map (
      I0 => p_1_in(4),
      I1 => p_0_in(4),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(2),
      I5 => r_dsp_sub_5_finished(1),
      O => \r_output_coefficients[5][4]_i_1_n_0\
    );
\r_output_coefficients[5][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0A0C0C0C0"
    )
        port map (
      I0 => p_1_in(5),
      I1 => p_0_in(5),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(2),
      I5 => r_dsp_sub_5_finished(1),
      O => \r_output_coefficients[5][5]_i_1_n_0\
    );
\r_output_coefficients[5][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0A0C0C0C0"
    )
        port map (
      I0 => p_1_in(6),
      I1 => p_0_in(6),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(2),
      I5 => r_dsp_sub_5_finished(1),
      O => \r_output_coefficients[5][6]_i_1_n_0\
    );
\r_output_coefficients[5][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0A0C0C0C0"
    )
        port map (
      I0 => p_1_in(7),
      I1 => p_0_in(7),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(2),
      I5 => r_dsp_sub_5_finished(1),
      O => \r_output_coefficients[5][7]_i_1_n_0\
    );
\r_output_coefficients[5][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0A0C0C0C0"
    )
        port map (
      I0 => p_1_in(8),
      I1 => p_0_in(8),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(2),
      I5 => r_dsp_sub_5_finished(1),
      O => \r_output_coefficients[5][8]_i_1_n_0\
    );
\r_output_coefficients[5][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0A0C0C0C0"
    )
        port map (
      I0 => p_1_in(9),
      I1 => p_0_in(9),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(2),
      I5 => r_dsp_sub_5_finished(1),
      O => \r_output_coefficients[5][9]_i_1_n_0\
    );
\r_output_coefficients[6][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(0),
      I1 => p_0_in(0),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[6][0]_i_1_n_0\
    );
\r_output_coefficients[6][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(10),
      I1 => p_0_in(10),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[6][10]_i_1_n_0\
    );
\r_output_coefficients[6][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(11),
      I1 => p_0_in(11),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[6][11]_i_1_n_0\
    );
\r_output_coefficients[6][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(12),
      I1 => p_0_in(12),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[6][12]_i_1_n_0\
    );
\r_output_coefficients[6][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(13),
      I1 => p_0_in(13),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[6][13]_i_1_n_0\
    );
\r_output_coefficients[6][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(14),
      I1 => p_0_in(14),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[6][14]_i_1_n_0\
    );
\r_output_coefficients[6][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(15),
      I1 => p_0_in(15),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[6][15]_i_1_n_0\
    );
\r_output_coefficients[6][16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEEEEEE"
    )
        port map (
      I0 => \FSM_onehot_r_core_state[0]_i_4_n_0\,
      I1 => \r_output_coefficients[6][16]_i_3_n_0\,
      I2 => r_dsp_add_5_finished(1),
      I3 => r_dsp_add_5_finished(2),
      I4 => r_dsp_add_3_preadd,
      O => \r_output_coefficients[6][16]_i_1_n_0\
    );
\r_output_coefficients[6][16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(16),
      I1 => p_0_in(16),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[6][16]_i_2_n_0\
    );
\r_output_coefficients[6][16]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => r_dsp_sub_5_finished(0),
      I1 => r_dsp_sub_5_finished(1),
      I2 => r_dsp_sub_5_finished(2),
      I3 => r_dsp_add_3_preadd,
      O => \r_output_coefficients[6][16]_i_3_n_0\
    );
\r_output_coefficients[6][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(1),
      I1 => p_0_in(1),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[6][1]_i_1_n_0\
    );
\r_output_coefficients[6][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(2),
      I1 => p_0_in(2),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[6][2]_i_1_n_0\
    );
\r_output_coefficients[6][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(3),
      I1 => p_0_in(3),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[6][3]_i_1_n_0\
    );
\r_output_coefficients[6][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(4),
      I1 => p_0_in(4),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[6][4]_i_1_n_0\
    );
\r_output_coefficients[6][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(5),
      I1 => p_0_in(5),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[6][5]_i_1_n_0\
    );
\r_output_coefficients[6][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(6),
      I1 => p_0_in(6),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[6][6]_i_1_n_0\
    );
\r_output_coefficients[6][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(7),
      I1 => p_0_in(7),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[6][7]_i_1_n_0\
    );
\r_output_coefficients[6][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(8),
      I1 => p_0_in(8),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[6][8]_i_1_n_0\
    );
\r_output_coefficients[6][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(9),
      I1 => p_0_in(9),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[6][9]_i_1_n_0\
    );
\r_output_coefficients[7][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0C0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(0),
      I1 => p_0_in(0),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[7][0]_i_1_n_0\
    );
\r_output_coefficients[7][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0C0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(10),
      I1 => p_0_in(10),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[7][10]_i_1_n_0\
    );
\r_output_coefficients[7][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0C0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(11),
      I1 => p_0_in(11),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[7][11]_i_1_n_0\
    );
\r_output_coefficients[7][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0C0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(12),
      I1 => p_0_in(12),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[7][12]_i_1_n_0\
    );
\r_output_coefficients[7][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0C0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(13),
      I1 => p_0_in(13),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[7][13]_i_1_n_0\
    );
\r_output_coefficients[7][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0C0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(14),
      I1 => p_0_in(14),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[7][14]_i_1_n_0\
    );
\r_output_coefficients[7][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0C0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(15),
      I1 => p_0_in(15),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[7][15]_i_1_n_0\
    );
\r_output_coefficients[7][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888F888888888888"
    )
        port map (
      I0 => \FSM_onehot_r_core_state[2]_i_3_n_0\,
      I1 => r_dsp_add_3_preadd,
      I2 => r_core_state(0),
      I3 => r_core_state(1),
      I4 => \^w_dct0_to_trans_axis_tlast\,
      I5 => \^w_dct0_to_trans_axis_tvalid\,
      O => \r_output_coefficients[7][16]_i_1_n_0\
    );
\r_output_coefficients[7][16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0C0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(16),
      I1 => p_0_in(16),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[7][16]_i_2_n_0\
    );
\r_output_coefficients[7][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0C0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(1),
      I1 => p_0_in(1),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[7][1]_i_1_n_0\
    );
\r_output_coefficients[7][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0C0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(2),
      I1 => p_0_in(2),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[7][2]_i_1_n_0\
    );
\r_output_coefficients[7][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0C0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(3),
      I1 => p_0_in(3),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[7][3]_i_1_n_0\
    );
\r_output_coefficients[7][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0C0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(4),
      I1 => p_0_in(4),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[7][4]_i_1_n_0\
    );
\r_output_coefficients[7][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0C0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(5),
      I1 => p_0_in(5),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[7][5]_i_1_n_0\
    );
\r_output_coefficients[7][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0C0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(6),
      I1 => p_0_in(6),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[7][6]_i_1_n_0\
    );
\r_output_coefficients[7][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0C0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(7),
      I1 => p_0_in(7),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[7][7]_i_1_n_0\
    );
\r_output_coefficients[7][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0C0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(8),
      I1 => p_0_in(8),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[7][8]_i_1_n_0\
    );
\r_output_coefficients[7][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0C0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(9),
      I1 => p_0_in(9),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[7][9]_i_1_n_0\
    );
\r_output_coefficients_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_output_coefficients,
      D => \r_output_coefficients[0][0]_i_1_n_0\,
      Q => \r_output_coefficients_reg[0]__0\(0),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_output_coefficients,
      D => \r_output_coefficients[0][10]_i_1_n_0\,
      Q => \r_output_coefficients_reg[0]__0\(10),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_output_coefficients,
      D => \r_output_coefficients[0][11]_i_1_n_0\,
      Q => \r_output_coefficients_reg[0]__0\(11),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_output_coefficients,
      D => \r_output_coefficients[0][12]_i_1_n_0\,
      Q => \r_output_coefficients_reg[0]__0\(12),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_output_coefficients,
      D => \r_output_coefficients[0][13]_i_1_n_0\,
      Q => \r_output_coefficients_reg[0]__0\(13),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_output_coefficients,
      D => \r_output_coefficients[0][14]_i_1_n_0\,
      Q => \r_output_coefficients_reg[0]__0\(14),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_output_coefficients,
      D => \r_output_coefficients[0][15]_i_1_n_0\,
      Q => \r_output_coefficients_reg[0]__0\(15),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_output_coefficients,
      D => \r_output_coefficients[0][16]_i_2_n_0\,
      Q => \r_output_coefficients_reg[0]__0\(16),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_output_coefficients,
      D => \r_output_coefficients[0][1]_i_1_n_0\,
      Q => \r_output_coefficients_reg[0]__0\(1),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_output_coefficients,
      D => \r_output_coefficients[0][2]_i_1_n_0\,
      Q => \r_output_coefficients_reg[0]__0\(2),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_output_coefficients,
      D => \r_output_coefficients[0][3]_i_1_n_0\,
      Q => \r_output_coefficients_reg[0]__0\(3),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_output_coefficients,
      D => \r_output_coefficients[0][4]_i_1_n_0\,
      Q => \r_output_coefficients_reg[0]__0\(4),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_output_coefficients,
      D => \r_output_coefficients[0][5]_i_1_n_0\,
      Q => \r_output_coefficients_reg[0]__0\(5),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_output_coefficients,
      D => \r_output_coefficients[0][6]_i_1_n_0\,
      Q => \r_output_coefficients_reg[0]__0\(6),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_output_coefficients,
      D => \r_output_coefficients[0][7]_i_1_n_0\,
      Q => \r_output_coefficients_reg[0]__0\(7),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_output_coefficients,
      D => \r_output_coefficients[0][8]_i_1_n_0\,
      Q => \r_output_coefficients_reg[0]__0\(8),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_output_coefficients,
      D => \r_output_coefficients[0][9]_i_1_n_0\,
      Q => \r_output_coefficients_reg[0]__0\(9),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[1][16]_i_1_n_0\,
      D => \r_output_coefficients[1][0]_i_1_n_0\,
      Q => \r_output_coefficients_reg[1]__0\(0),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[1][16]_i_1_n_0\,
      D => \r_output_coefficients[1][10]_i_1_n_0\,
      Q => \r_output_coefficients_reg[1]__0\(10),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[1][16]_i_1_n_0\,
      D => \r_output_coefficients[1][11]_i_1_n_0\,
      Q => \r_output_coefficients_reg[1]__0\(11),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[1][16]_i_1_n_0\,
      D => \r_output_coefficients[1][12]_i_1_n_0\,
      Q => \r_output_coefficients_reg[1]__0\(12),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[1][16]_i_1_n_0\,
      D => \r_output_coefficients[1][13]_i_1_n_0\,
      Q => \r_output_coefficients_reg[1]__0\(13),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[1][16]_i_1_n_0\,
      D => \r_output_coefficients[1][14]_i_1_n_0\,
      Q => \r_output_coefficients_reg[1]__0\(14),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[1][16]_i_1_n_0\,
      D => \r_output_coefficients[1][15]_i_1_n_0\,
      Q => \r_output_coefficients_reg[1]__0\(15),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[1][16]_i_1_n_0\,
      D => \r_output_coefficients[1][16]_i_2_n_0\,
      Q => \r_output_coefficients_reg[1]__0\(16),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[1][16]_i_1_n_0\,
      D => \r_output_coefficients[1][1]_i_1_n_0\,
      Q => \r_output_coefficients_reg[1]__0\(1),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[1][16]_i_1_n_0\,
      D => \r_output_coefficients[1][2]_i_1_n_0\,
      Q => \r_output_coefficients_reg[1]__0\(2),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[1][16]_i_1_n_0\,
      D => \r_output_coefficients[1][3]_i_1_n_0\,
      Q => \r_output_coefficients_reg[1]__0\(3),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[1][16]_i_1_n_0\,
      D => \r_output_coefficients[1][4]_i_1_n_0\,
      Q => \r_output_coefficients_reg[1]__0\(4),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[1][16]_i_1_n_0\,
      D => \r_output_coefficients[1][5]_i_1_n_0\,
      Q => \r_output_coefficients_reg[1]__0\(5),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[1][16]_i_1_n_0\,
      D => \r_output_coefficients[1][6]_i_1_n_0\,
      Q => \r_output_coefficients_reg[1]__0\(6),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[1][16]_i_1_n_0\,
      D => \r_output_coefficients[1][7]_i_1_n_0\,
      Q => \r_output_coefficients_reg[1]__0\(7),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[1][16]_i_1_n_0\,
      D => \r_output_coefficients[1][8]_i_1_n_0\,
      Q => \r_output_coefficients_reg[1]__0\(8),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[1][16]_i_1_n_0\,
      D => \r_output_coefficients[1][9]_i_1_n_0\,
      Q => \r_output_coefficients_reg[1]__0\(9),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[2][16]_i_1_n_0\,
      D => \r_output_coefficients[2][0]_i_1_n_0\,
      Q => \r_output_coefficients_reg[2]__0\(0),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[2][16]_i_1_n_0\,
      D => \r_output_coefficients[2][10]_i_1_n_0\,
      Q => \r_output_coefficients_reg[2]__0\(10),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[2][16]_i_1_n_0\,
      D => \r_output_coefficients[2][11]_i_1_n_0\,
      Q => \r_output_coefficients_reg[2]__0\(11),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[2][16]_i_1_n_0\,
      D => \r_output_coefficients[2][12]_i_1_n_0\,
      Q => \r_output_coefficients_reg[2]__0\(12),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[2][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[2][16]_i_1_n_0\,
      D => \r_output_coefficients[2][13]_i_1_n_0\,
      Q => \r_output_coefficients_reg[2]__0\(13),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[2][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[2][16]_i_1_n_0\,
      D => \r_output_coefficients[2][14]_i_1_n_0\,
      Q => \r_output_coefficients_reg[2]__0\(14),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[2][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[2][16]_i_1_n_0\,
      D => \r_output_coefficients[2][15]_i_1_n_0\,
      Q => \r_output_coefficients_reg[2]__0\(15),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[2][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[2][16]_i_1_n_0\,
      D => \r_output_coefficients[2][16]_i_2_n_0\,
      Q => \r_output_coefficients_reg[2]__0\(16),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[2][16]_i_1_n_0\,
      D => \r_output_coefficients[2][1]_i_1_n_0\,
      Q => \r_output_coefficients_reg[2]__0\(1),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[2][16]_i_1_n_0\,
      D => \r_output_coefficients[2][2]_i_1_n_0\,
      Q => \r_output_coefficients_reg[2]__0\(2),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[2][16]_i_1_n_0\,
      D => \r_output_coefficients[2][3]_i_1_n_0\,
      Q => \r_output_coefficients_reg[2]__0\(3),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[2][16]_i_1_n_0\,
      D => \r_output_coefficients[2][4]_i_1_n_0\,
      Q => \r_output_coefficients_reg[2]__0\(4),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[2][16]_i_1_n_0\,
      D => \r_output_coefficients[2][5]_i_1_n_0\,
      Q => \r_output_coefficients_reg[2]__0\(5),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[2][16]_i_1_n_0\,
      D => \r_output_coefficients[2][6]_i_1_n_0\,
      Q => \r_output_coefficients_reg[2]__0\(6),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[2][16]_i_1_n_0\,
      D => \r_output_coefficients[2][7]_i_1_n_0\,
      Q => \r_output_coefficients_reg[2]__0\(7),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[2][16]_i_1_n_0\,
      D => \r_output_coefficients[2][8]_i_1_n_0\,
      Q => \r_output_coefficients_reg[2]__0\(8),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[2][16]_i_1_n_0\,
      D => \r_output_coefficients[2][9]_i_1_n_0\,
      Q => \r_output_coefficients_reg[2]__0\(9),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[3][16]_i_1_n_0\,
      D => \r_output_coefficients[3][0]_i_1_n_0\,
      Q => \r_output_coefficients_reg[3]__0\(0),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[3][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[3][16]_i_1_n_0\,
      D => \r_output_coefficients[3][10]_i_1_n_0\,
      Q => \r_output_coefficients_reg[3]__0\(10),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[3][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[3][16]_i_1_n_0\,
      D => \r_output_coefficients[3][11]_i_1_n_0\,
      Q => \r_output_coefficients_reg[3]__0\(11),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[3][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[3][16]_i_1_n_0\,
      D => \r_output_coefficients[3][12]_i_1_n_0\,
      Q => \r_output_coefficients_reg[3]__0\(12),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[3][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[3][16]_i_1_n_0\,
      D => \r_output_coefficients[3][13]_i_1_n_0\,
      Q => \r_output_coefficients_reg[3]__0\(13),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[3][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[3][16]_i_1_n_0\,
      D => \r_output_coefficients[3][14]_i_1_n_0\,
      Q => \r_output_coefficients_reg[3]__0\(14),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[3][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[3][16]_i_1_n_0\,
      D => \r_output_coefficients[3][15]_i_1_n_0\,
      Q => \r_output_coefficients_reg[3]__0\(15),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[3][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[3][16]_i_1_n_0\,
      D => \r_output_coefficients[3][16]_i_2_n_0\,
      Q => \r_output_coefficients_reg[3]__0\(16),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[3][16]_i_1_n_0\,
      D => \r_output_coefficients[3][1]_i_1_n_0\,
      Q => \r_output_coefficients_reg[3]__0\(1),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[3][16]_i_1_n_0\,
      D => \r_output_coefficients[3][2]_i_1_n_0\,
      Q => \r_output_coefficients_reg[3]__0\(2),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[3][16]_i_1_n_0\,
      D => \r_output_coefficients[3][3]_i_1_n_0\,
      Q => \r_output_coefficients_reg[3]__0\(3),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[3][16]_i_1_n_0\,
      D => \r_output_coefficients[3][4]_i_1_n_0\,
      Q => \r_output_coefficients_reg[3]__0\(4),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[3][16]_i_1_n_0\,
      D => \r_output_coefficients[3][5]_i_1_n_0\,
      Q => \r_output_coefficients_reg[3]__0\(5),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[3][16]_i_1_n_0\,
      D => \r_output_coefficients[3][6]_i_1_n_0\,
      Q => \r_output_coefficients_reg[3]__0\(6),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[3][16]_i_1_n_0\,
      D => \r_output_coefficients[3][7]_i_1_n_0\,
      Q => \r_output_coefficients_reg[3]__0\(7),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[3][16]_i_1_n_0\,
      D => \r_output_coefficients[3][8]_i_1_n_0\,
      Q => \r_output_coefficients_reg[3]__0\(8),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[3][16]_i_1_n_0\,
      D => \r_output_coefficients[3][9]_i_1_n_0\,
      Q => \r_output_coefficients_reg[3]__0\(9),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[4][16]_i_1_n_0\,
      D => \r_output_coefficients[4][0]_i_1_n_0\,
      Q => \r_output_coefficients_reg[4]__0\(0),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[4][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[4][16]_i_1_n_0\,
      D => \r_output_coefficients[4][10]_i_1_n_0\,
      Q => \r_output_coefficients_reg[4]__0\(10),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[4][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[4][16]_i_1_n_0\,
      D => \r_output_coefficients[4][11]_i_1_n_0\,
      Q => \r_output_coefficients_reg[4]__0\(11),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[4][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[4][16]_i_1_n_0\,
      D => \r_output_coefficients[4][12]_i_1_n_0\,
      Q => \r_output_coefficients_reg[4]__0\(12),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[4][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[4][16]_i_1_n_0\,
      D => \r_output_coefficients[4][13]_i_1_n_0\,
      Q => \r_output_coefficients_reg[4]__0\(13),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[4][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[4][16]_i_1_n_0\,
      D => \r_output_coefficients[4][14]_i_1_n_0\,
      Q => \r_output_coefficients_reg[4]__0\(14),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[4][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[4][16]_i_1_n_0\,
      D => \r_output_coefficients[4][15]_i_1_n_0\,
      Q => \r_output_coefficients_reg[4]__0\(15),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[4][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[4][16]_i_1_n_0\,
      D => \r_output_coefficients[4][16]_i_2_n_0\,
      Q => \r_output_coefficients_reg[4]__0\(16),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[4][16]_i_1_n_0\,
      D => \r_output_coefficients[4][1]_i_1_n_0\,
      Q => \r_output_coefficients_reg[4]__0\(1),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[4][16]_i_1_n_0\,
      D => \r_output_coefficients[4][2]_i_1_n_0\,
      Q => \r_output_coefficients_reg[4]__0\(2),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[4][16]_i_1_n_0\,
      D => \r_output_coefficients[4][3]_i_1_n_0\,
      Q => \r_output_coefficients_reg[4]__0\(3),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[4][16]_i_1_n_0\,
      D => \r_output_coefficients[4][4]_i_1_n_0\,
      Q => \r_output_coefficients_reg[4]__0\(4),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[4][16]_i_1_n_0\,
      D => \r_output_coefficients[4][5]_i_1_n_0\,
      Q => \r_output_coefficients_reg[4]__0\(5),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[4][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[4][16]_i_1_n_0\,
      D => \r_output_coefficients[4][6]_i_1_n_0\,
      Q => \r_output_coefficients_reg[4]__0\(6),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[4][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[4][16]_i_1_n_0\,
      D => \r_output_coefficients[4][7]_i_1_n_0\,
      Q => \r_output_coefficients_reg[4]__0\(7),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[4][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[4][16]_i_1_n_0\,
      D => \r_output_coefficients[4][8]_i_1_n_0\,
      Q => \r_output_coefficients_reg[4]__0\(8),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[4][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[4][16]_i_1_n_0\,
      D => \r_output_coefficients[4][9]_i_1_n_0\,
      Q => \r_output_coefficients_reg[4]__0\(9),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[5][16]_i_1_n_0\,
      D => \r_output_coefficients[5][0]_i_1_n_0\,
      Q => \r_output_coefficients_reg[5]__0\(0),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[5][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[5][16]_i_1_n_0\,
      D => \r_output_coefficients[5][10]_i_1_n_0\,
      Q => \r_output_coefficients_reg[5]__0\(10),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[5][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[5][16]_i_1_n_0\,
      D => \r_output_coefficients[5][11]_i_1_n_0\,
      Q => \r_output_coefficients_reg[5]__0\(11),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[5][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[5][16]_i_1_n_0\,
      D => \r_output_coefficients[5][12]_i_1_n_0\,
      Q => \r_output_coefficients_reg[5]__0\(12),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[5][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[5][16]_i_1_n_0\,
      D => \r_output_coefficients[5][13]_i_1_n_0\,
      Q => \r_output_coefficients_reg[5]__0\(13),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[5][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[5][16]_i_1_n_0\,
      D => \r_output_coefficients[5][14]_i_1_n_0\,
      Q => \r_output_coefficients_reg[5]__0\(14),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[5][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[5][16]_i_1_n_0\,
      D => \r_output_coefficients[5][15]_i_1_n_0\,
      Q => \r_output_coefficients_reg[5]__0\(15),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[5][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[5][16]_i_1_n_0\,
      D => \r_output_coefficients[5][16]_i_2_n_0\,
      Q => \r_output_coefficients_reg[5]__0\(16),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[5][16]_i_1_n_0\,
      D => \r_output_coefficients[5][1]_i_1_n_0\,
      Q => \r_output_coefficients_reg[5]__0\(1),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[5][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[5][16]_i_1_n_0\,
      D => \r_output_coefficients[5][2]_i_1_n_0\,
      Q => \r_output_coefficients_reg[5]__0\(2),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[5][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[5][16]_i_1_n_0\,
      D => \r_output_coefficients[5][3]_i_1_n_0\,
      Q => \r_output_coefficients_reg[5]__0\(3),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[5][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[5][16]_i_1_n_0\,
      D => \r_output_coefficients[5][4]_i_1_n_0\,
      Q => \r_output_coefficients_reg[5]__0\(4),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[5][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[5][16]_i_1_n_0\,
      D => \r_output_coefficients[5][5]_i_1_n_0\,
      Q => \r_output_coefficients_reg[5]__0\(5),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[5][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[5][16]_i_1_n_0\,
      D => \r_output_coefficients[5][6]_i_1_n_0\,
      Q => \r_output_coefficients_reg[5]__0\(6),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[5][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[5][16]_i_1_n_0\,
      D => \r_output_coefficients[5][7]_i_1_n_0\,
      Q => \r_output_coefficients_reg[5]__0\(7),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[5][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[5][16]_i_1_n_0\,
      D => \r_output_coefficients[5][8]_i_1_n_0\,
      Q => \r_output_coefficients_reg[5]__0\(8),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[5][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[5][16]_i_1_n_0\,
      D => \r_output_coefficients[5][9]_i_1_n_0\,
      Q => \r_output_coefficients_reg[5]__0\(9),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[6][16]_i_1_n_0\,
      D => \r_output_coefficients[6][0]_i_1_n_0\,
      Q => \r_output_coefficients_reg[6]__0\(0),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[6][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[6][16]_i_1_n_0\,
      D => \r_output_coefficients[6][10]_i_1_n_0\,
      Q => \r_output_coefficients_reg[6]__0\(10),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[6][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[6][16]_i_1_n_0\,
      D => \r_output_coefficients[6][11]_i_1_n_0\,
      Q => \r_output_coefficients_reg[6]__0\(11),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[6][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[6][16]_i_1_n_0\,
      D => \r_output_coefficients[6][12]_i_1_n_0\,
      Q => \r_output_coefficients_reg[6]__0\(12),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[6][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[6][16]_i_1_n_0\,
      D => \r_output_coefficients[6][13]_i_1_n_0\,
      Q => \r_output_coefficients_reg[6]__0\(13),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[6][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[6][16]_i_1_n_0\,
      D => \r_output_coefficients[6][14]_i_1_n_0\,
      Q => \r_output_coefficients_reg[6]__0\(14),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[6][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[6][16]_i_1_n_0\,
      D => \r_output_coefficients[6][15]_i_1_n_0\,
      Q => \r_output_coefficients_reg[6]__0\(15),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[6][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[6][16]_i_1_n_0\,
      D => \r_output_coefficients[6][16]_i_2_n_0\,
      Q => \r_output_coefficients_reg[6]__0\(16),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[6][16]_i_1_n_0\,
      D => \r_output_coefficients[6][1]_i_1_n_0\,
      Q => \r_output_coefficients_reg[6]__0\(1),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[6][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[6][16]_i_1_n_0\,
      D => \r_output_coefficients[6][2]_i_1_n_0\,
      Q => \r_output_coefficients_reg[6]__0\(2),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[6][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[6][16]_i_1_n_0\,
      D => \r_output_coefficients[6][3]_i_1_n_0\,
      Q => \r_output_coefficients_reg[6]__0\(3),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[6][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[6][16]_i_1_n_0\,
      D => \r_output_coefficients[6][4]_i_1_n_0\,
      Q => \r_output_coefficients_reg[6]__0\(4),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[6][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[6][16]_i_1_n_0\,
      D => \r_output_coefficients[6][5]_i_1_n_0\,
      Q => \r_output_coefficients_reg[6]__0\(5),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[6][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[6][16]_i_1_n_0\,
      D => \r_output_coefficients[6][6]_i_1_n_0\,
      Q => \r_output_coefficients_reg[6]__0\(6),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[6][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[6][16]_i_1_n_0\,
      D => \r_output_coefficients[6][7]_i_1_n_0\,
      Q => \r_output_coefficients_reg[6]__0\(7),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[6][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[6][16]_i_1_n_0\,
      D => \r_output_coefficients[6][8]_i_1_n_0\,
      Q => \r_output_coefficients_reg[6]__0\(8),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[6][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[6][16]_i_1_n_0\,
      D => \r_output_coefficients[6][9]_i_1_n_0\,
      Q => \r_output_coefficients_reg[6]__0\(9),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[7][16]_i_1_n_0\,
      D => \r_output_coefficients[7][0]_i_1_n_0\,
      Q => \r_output_coefficients_reg[7]__0\(0),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[7][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[7][16]_i_1_n_0\,
      D => \r_output_coefficients[7][10]_i_1_n_0\,
      Q => \r_output_coefficients_reg[7]__0\(10),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[7][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[7][16]_i_1_n_0\,
      D => \r_output_coefficients[7][11]_i_1_n_0\,
      Q => \r_output_coefficients_reg[7]__0\(11),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[7][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[7][16]_i_1_n_0\,
      D => \r_output_coefficients[7][12]_i_1_n_0\,
      Q => \r_output_coefficients_reg[7]__0\(12),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[7][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[7][16]_i_1_n_0\,
      D => \r_output_coefficients[7][13]_i_1_n_0\,
      Q => \r_output_coefficients_reg[7]__0\(13),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[7][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[7][16]_i_1_n_0\,
      D => \r_output_coefficients[7][14]_i_1_n_0\,
      Q => \r_output_coefficients_reg[7]__0\(14),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[7][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[7][16]_i_1_n_0\,
      D => \r_output_coefficients[7][15]_i_1_n_0\,
      Q => \r_output_coefficients_reg[7]__0\(15),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[7][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[7][16]_i_1_n_0\,
      D => \r_output_coefficients[7][16]_i_2_n_0\,
      Q => \r_output_coefficients_reg[7]__0\(16),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[7][16]_i_1_n_0\,
      D => \r_output_coefficients[7][1]_i_1_n_0\,
      Q => \r_output_coefficients_reg[7]__0\(1),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[7][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[7][16]_i_1_n_0\,
      D => \r_output_coefficients[7][2]_i_1_n_0\,
      Q => \r_output_coefficients_reg[7]__0\(2),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[7][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[7][16]_i_1_n_0\,
      D => \r_output_coefficients[7][3]_i_1_n_0\,
      Q => \r_output_coefficients_reg[7]__0\(3),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[7][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[7][16]_i_1_n_0\,
      D => \r_output_coefficients[7][4]_i_1_n_0\,
      Q => \r_output_coefficients_reg[7]__0\(4),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[7][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[7][16]_i_1_n_0\,
      D => \r_output_coefficients[7][5]_i_1_n_0\,
      Q => \r_output_coefficients_reg[7]__0\(5),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[7][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[7][16]_i_1_n_0\,
      D => \r_output_coefficients[7][6]_i_1_n_0\,
      Q => \r_output_coefficients_reg[7]__0\(6),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[7][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[7][16]_i_1_n_0\,
      D => \r_output_coefficients[7][7]_i_1_n_0\,
      Q => \r_output_coefficients_reg[7]__0\(7),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[7][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[7][16]_i_1_n_0\,
      D => \r_output_coefficients[7][8]_i_1_n_0\,
      Q => \r_output_coefficients_reg[7]__0\(8),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
\r_output_coefficients_reg[7][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[7][16]_i_1_n_0\,
      D => \r_output_coefficients[7][9]_i_1_n_0\,
      Q => \r_output_coefficients_reg[7]__0\(9),
      R => \r_dsp_sub_input_a_value_reg[3][0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_one_dimension_dct_0 is
  port (
    \r_curr_input_col_reg[0]_0\ : out STD_LOGIC;
    r_o_axis_TLAST_reg_0 : out STD_LOGIC;
    \FSM_onehot_r_core_state_reg[2]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_r_core_state_reg[0]_rep_0\ : out STD_LOGIC;
    \FSM_onehot_r_core_state_reg[0]_rep__0_0\ : out STD_LOGIC;
    o_axis_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    i_clk : in STD_LOGIC;
    \r_dsp_sub_input_a_value_reg[0][0]_0\ : in STD_LOGIC;
    \r_curr_input_col_reg[0]_1\ : in STD_LOGIC;
    r_o_axis_TLAST_reg_1 : in STD_LOGIC;
    i_axis_TREADY : in STD_LOGIC;
    w_trans_to_dct1_axis_tlast : in STD_LOGIC;
    r_core_state : in STD_LOGIC_VECTOR ( 1 downto 0 );
    w_trans_to_dct1_axis_tvalid : in STD_LOGIC;
    \r_input_pixels_reg[1][16]_0\ : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_one_dimension_dct_0 : entity is "one_dimension_dct";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_one_dimension_dct_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_one_dimension_dct_0 is
  signal \FSM_onehot_r_core_state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_r_core_state[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_r_core_state[0]_rep_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_r_core_state[0]_rep_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_r_core_state[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_r_core_state[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_r_core_state[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_r_core_state[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_r_core_state_reg[0]_rep_0\ : STD_LOGIC;
  signal \^fsm_onehot_r_core_state_reg[0]_rep__0_0\ : STD_LOGIC;
  signal \^fsm_onehot_r_core_state_reg[2]_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal RSTA : STD_LOGIC;
  signal dsp_add_2_n_29 : STD_LOGIC;
  signal dsp_add_2_n_30 : STD_LOGIC;
  signal dsp_add_2_n_31 : STD_LOGIC;
  signal dsp_add_2_n_32 : STD_LOGIC;
  signal dsp_add_3_n_10 : STD_LOGIC;
  signal dsp_add_3_n_11 : STD_LOGIC;
  signal dsp_add_3_n_12 : STD_LOGIC;
  signal dsp_add_3_n_13 : STD_LOGIC;
  signal dsp_add_3_n_14 : STD_LOGIC;
  signal dsp_add_3_n_15 : STD_LOGIC;
  signal dsp_add_3_n_16 : STD_LOGIC;
  signal dsp_add_3_n_17 : STD_LOGIC;
  signal dsp_add_3_n_18 : STD_LOGIC;
  signal dsp_add_3_n_19 : STD_LOGIC;
  signal dsp_add_3_n_20 : STD_LOGIC;
  signal dsp_add_3_n_21 : STD_LOGIC;
  signal dsp_add_3_n_22 : STD_LOGIC;
  signal dsp_add_3_n_23 : STD_LOGIC;
  signal dsp_add_3_n_24 : STD_LOGIC;
  signal dsp_add_3_n_25 : STD_LOGIC;
  signal dsp_add_3_n_26 : STD_LOGIC;
  signal dsp_add_3_n_27 : STD_LOGIC;
  signal dsp_add_3_n_28 : STD_LOGIC;
  signal dsp_add_3_n_29 : STD_LOGIC;
  signal dsp_add_3_n_3 : STD_LOGIC;
  signal dsp_add_3_n_30 : STD_LOGIC;
  signal dsp_add_3_n_31 : STD_LOGIC;
  signal dsp_add_3_n_32 : STD_LOGIC;
  signal dsp_add_3_n_33 : STD_LOGIC;
  signal dsp_add_3_n_34 : STD_LOGIC;
  signal dsp_add_3_n_35 : STD_LOGIC;
  signal dsp_add_3_n_36 : STD_LOGIC;
  signal dsp_add_3_n_37 : STD_LOGIC;
  signal dsp_add_3_n_38 : STD_LOGIC;
  signal dsp_add_3_n_39 : STD_LOGIC;
  signal dsp_add_3_n_4 : STD_LOGIC;
  signal dsp_add_3_n_40 : STD_LOGIC;
  signal dsp_add_3_n_41 : STD_LOGIC;
  signal dsp_add_3_n_42 : STD_LOGIC;
  signal dsp_add_3_n_43 : STD_LOGIC;
  signal dsp_add_3_n_44 : STD_LOGIC;
  signal dsp_add_3_n_45 : STD_LOGIC;
  signal dsp_add_3_n_46 : STD_LOGIC;
  signal dsp_add_3_n_47 : STD_LOGIC;
  signal dsp_add_3_n_48 : STD_LOGIC;
  signal dsp_add_3_n_49 : STD_LOGIC;
  signal dsp_add_3_n_5 : STD_LOGIC;
  signal dsp_add_3_n_50 : STD_LOGIC;
  signal dsp_add_3_n_51 : STD_LOGIC;
  signal dsp_add_3_n_52 : STD_LOGIC;
  signal dsp_add_3_n_53 : STD_LOGIC;
  signal dsp_add_3_n_54 : STD_LOGIC;
  signal dsp_add_3_n_55 : STD_LOGIC;
  signal dsp_add_3_n_56 : STD_LOGIC;
  signal dsp_add_3_n_57 : STD_LOGIC;
  signal dsp_add_3_n_58 : STD_LOGIC;
  signal dsp_add_3_n_59 : STD_LOGIC;
  signal dsp_add_3_n_6 : STD_LOGIC;
  signal dsp_add_3_n_7 : STD_LOGIC;
  signal dsp_add_3_n_8 : STD_LOGIC;
  signal dsp_add_3_n_9 : STD_LOGIC;
  signal dsp_sub_2_n_29 : STD_LOGIC;
  signal dsp_sub_2_n_30 : STD_LOGIC;
  signal dsp_sub_2_n_31 : STD_LOGIC;
  signal dsp_sub_2_n_32 : STD_LOGIC;
  signal dsp_sub_3_n_10 : STD_LOGIC;
  signal dsp_sub_3_n_11 : STD_LOGIC;
  signal dsp_sub_3_n_12 : STD_LOGIC;
  signal dsp_sub_3_n_13 : STD_LOGIC;
  signal dsp_sub_3_n_14 : STD_LOGIC;
  signal dsp_sub_3_n_15 : STD_LOGIC;
  signal dsp_sub_3_n_16 : STD_LOGIC;
  signal dsp_sub_3_n_17 : STD_LOGIC;
  signal dsp_sub_3_n_18 : STD_LOGIC;
  signal dsp_sub_3_n_19 : STD_LOGIC;
  signal dsp_sub_3_n_20 : STD_LOGIC;
  signal dsp_sub_3_n_21 : STD_LOGIC;
  signal dsp_sub_3_n_22 : STD_LOGIC;
  signal dsp_sub_3_n_23 : STD_LOGIC;
  signal dsp_sub_3_n_24 : STD_LOGIC;
  signal dsp_sub_3_n_25 : STD_LOGIC;
  signal dsp_sub_3_n_26 : STD_LOGIC;
  signal dsp_sub_3_n_27 : STD_LOGIC;
  signal dsp_sub_3_n_28 : STD_LOGIC;
  signal dsp_sub_3_n_29 : STD_LOGIC;
  signal dsp_sub_3_n_3 : STD_LOGIC;
  signal dsp_sub_3_n_30 : STD_LOGIC;
  signal dsp_sub_3_n_31 : STD_LOGIC;
  signal dsp_sub_3_n_32 : STD_LOGIC;
  signal dsp_sub_3_n_33 : STD_LOGIC;
  signal dsp_sub_3_n_34 : STD_LOGIC;
  signal dsp_sub_3_n_35 : STD_LOGIC;
  signal dsp_sub_3_n_36 : STD_LOGIC;
  signal dsp_sub_3_n_37 : STD_LOGIC;
  signal dsp_sub_3_n_38 : STD_LOGIC;
  signal dsp_sub_3_n_39 : STD_LOGIC;
  signal dsp_sub_3_n_4 : STD_LOGIC;
  signal dsp_sub_3_n_40 : STD_LOGIC;
  signal dsp_sub_3_n_41 : STD_LOGIC;
  signal dsp_sub_3_n_42 : STD_LOGIC;
  signal dsp_sub_3_n_43 : STD_LOGIC;
  signal dsp_sub_3_n_44 : STD_LOGIC;
  signal dsp_sub_3_n_45 : STD_LOGIC;
  signal dsp_sub_3_n_46 : STD_LOGIC;
  signal dsp_sub_3_n_47 : STD_LOGIC;
  signal dsp_sub_3_n_48 : STD_LOGIC;
  signal dsp_sub_3_n_49 : STD_LOGIC;
  signal dsp_sub_3_n_5 : STD_LOGIC;
  signal dsp_sub_3_n_50 : STD_LOGIC;
  signal dsp_sub_3_n_51 : STD_LOGIC;
  signal dsp_sub_3_n_52 : STD_LOGIC;
  signal dsp_sub_3_n_53 : STD_LOGIC;
  signal dsp_sub_3_n_54 : STD_LOGIC;
  signal dsp_sub_3_n_55 : STD_LOGIC;
  signal dsp_sub_3_n_56 : STD_LOGIC;
  signal dsp_sub_3_n_57 : STD_LOGIC;
  signal dsp_sub_3_n_58 : STD_LOGIC;
  signal dsp_sub_3_n_59 : STD_LOGIC;
  signal dsp_sub_3_n_6 : STD_LOGIC;
  signal dsp_sub_3_n_7 : STD_LOGIC;
  signal dsp_sub_3_n_8 : STD_LOGIC;
  signal dsp_sub_3_n_9 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \p_0_out_inferred__0/i___2_carry__0_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/i___2_carry__0_n_1\ : STD_LOGIC;
  signal \p_0_out_inferred__0/i___2_carry__0_n_2\ : STD_LOGIC;
  signal \p_0_out_inferred__0/i___2_carry__0_n_3\ : STD_LOGIC;
  signal \p_0_out_inferred__0/i___2_carry__1_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/i___2_carry__1_n_1\ : STD_LOGIC;
  signal \p_0_out_inferred__0/i___2_carry__1_n_2\ : STD_LOGIC;
  signal \p_0_out_inferred__0/i___2_carry__1_n_3\ : STD_LOGIC;
  signal \p_0_out_inferred__0/i___2_carry__2_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/i___2_carry__2_n_1\ : STD_LOGIC;
  signal \p_0_out_inferred__0/i___2_carry__2_n_2\ : STD_LOGIC;
  signal \p_0_out_inferred__0/i___2_carry__2_n_3\ : STD_LOGIC;
  signal \p_0_out_inferred__0/i___2_carry__3_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/i___2_carry__3_n_1\ : STD_LOGIC;
  signal \p_0_out_inferred__0/i___2_carry__3_n_2\ : STD_LOGIC;
  signal \p_0_out_inferred__0/i___2_carry__3_n_3\ : STD_LOGIC;
  signal \p_0_out_inferred__0/i___2_carry__4_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/i___2_carry__4_n_1\ : STD_LOGIC;
  signal \p_0_out_inferred__0/i___2_carry__4_n_2\ : STD_LOGIC;
  signal \p_0_out_inferred__0/i___2_carry__4_n_3\ : STD_LOGIC;
  signal \p_0_out_inferred__0/i___2_carry__5_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/i___2_carry__5_n_1\ : STD_LOGIC;
  signal \p_0_out_inferred__0/i___2_carry__5_n_2\ : STD_LOGIC;
  signal \p_0_out_inferred__0/i___2_carry__5_n_3\ : STD_LOGIC;
  signal \p_0_out_inferred__0/i___2_carry__6_n_2\ : STD_LOGIC;
  signal \p_0_out_inferred__0/i___2_carry__6_n_3\ : STD_LOGIC;
  signal \p_0_out_inferred__0/i___2_carry_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/i___2_carry_n_1\ : STD_LOGIC;
  signal \p_0_out_inferred__0/i___2_carry_n_2\ : STD_LOGIC;
  signal \p_0_out_inferred__0/i___2_carry_n_3\ : STD_LOGIC;
  signal \p_0_out_inferred__1/i___2_carry__0_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/i___2_carry__0_n_1\ : STD_LOGIC;
  signal \p_0_out_inferred__1/i___2_carry__0_n_2\ : STD_LOGIC;
  signal \p_0_out_inferred__1/i___2_carry__0_n_3\ : STD_LOGIC;
  signal \p_0_out_inferred__1/i___2_carry__1_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/i___2_carry__1_n_1\ : STD_LOGIC;
  signal \p_0_out_inferred__1/i___2_carry__1_n_2\ : STD_LOGIC;
  signal \p_0_out_inferred__1/i___2_carry__1_n_3\ : STD_LOGIC;
  signal \p_0_out_inferred__1/i___2_carry__2_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/i___2_carry__2_n_1\ : STD_LOGIC;
  signal \p_0_out_inferred__1/i___2_carry__2_n_2\ : STD_LOGIC;
  signal \p_0_out_inferred__1/i___2_carry__2_n_3\ : STD_LOGIC;
  signal \p_0_out_inferred__1/i___2_carry__3_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/i___2_carry__3_n_1\ : STD_LOGIC;
  signal \p_0_out_inferred__1/i___2_carry__3_n_2\ : STD_LOGIC;
  signal \p_0_out_inferred__1/i___2_carry__3_n_3\ : STD_LOGIC;
  signal \p_0_out_inferred__1/i___2_carry__4_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/i___2_carry__4_n_1\ : STD_LOGIC;
  signal \p_0_out_inferred__1/i___2_carry__4_n_2\ : STD_LOGIC;
  signal \p_0_out_inferred__1/i___2_carry__4_n_3\ : STD_LOGIC;
  signal \p_0_out_inferred__1/i___2_carry__5_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/i___2_carry__5_n_1\ : STD_LOGIC;
  signal \p_0_out_inferred__1/i___2_carry__5_n_2\ : STD_LOGIC;
  signal \p_0_out_inferred__1/i___2_carry__5_n_3\ : STD_LOGIC;
  signal \p_0_out_inferred__1/i___2_carry__6_n_2\ : STD_LOGIC;
  signal \p_0_out_inferred__1/i___2_carry__6_n_3\ : STD_LOGIC;
  signal \p_0_out_inferred__1/i___2_carry_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/i___2_carry_n_1\ : STD_LOGIC;
  signal \p_0_out_inferred__1/i___2_carry_n_2\ : STD_LOGIC;
  signal \p_0_out_inferred__1/i___2_carry_n_3\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \r_core_state0__2\ : STD_LOGIC;
  signal \r_curr_input_col[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \r_curr_input_col[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \^r_curr_input_col_reg[0]_0\ : STD_LOGIC;
  signal \r_curr_input_col_reg_n_0_[1]\ : STD_LOGIC;
  signal \r_curr_input_col_reg_n_0_[2]\ : STD_LOGIC;
  signal r_dsp_add_1_setup : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \r_dsp_add_1_setup[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_1_setup[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_1_setup_reg_n_0_[1]\ : STD_LOGIC;
  signal \r_dsp_add_1_setup_reg_n_0_[2]\ : STD_LOGIC;
  signal \r_dsp_add_2_load[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_2_load[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_2_load_reg_n_0_[1]\ : STD_LOGIC;
  signal \r_dsp_add_2_load_reg_n_0_[2]\ : STD_LOGIC;
  signal r_dsp_add_3_preadd : STD_LOGIC;
  signal \r_dsp_add_3_preadd[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_3_preadd[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_3_preadd_reg_n_0_[1]\ : STD_LOGIC;
  signal \r_dsp_add_3_preadd_reg_n_0_[2]\ : STD_LOGIC;
  signal r_dsp_add_4_mul : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \r_dsp_add_4_mul[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_4_mul[2]_i_1__0_n_0\ : STD_LOGIC;
  signal r_dsp_add_5_finished : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \r_dsp_add_5_finished[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_5_finished[2]_i_1__0_n_0\ : STD_LOGIC;
  signal r_dsp_add_input_a_value1_in : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal \r_dsp_add_input_a_value[0][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_a_value[0][2]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_a_value[0][3]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_a_value[0][4]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_a_value[0][5]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_a_value[1][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_a_value[1][16]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_a_value[1][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_a_value[1][2]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_a_value[1][3]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_a_value[1][4]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_a_value[1][5]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_a_value[2][3]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_a_value[2][5]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_a_value_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \r_dsp_add_input_a_value_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \r_dsp_add_input_a_value_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \r_dsp_add_input_a_value_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \r_dsp_add_input_a_value_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \r_dsp_add_input_a_value_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \r_dsp_add_input_a_value_reg_n_0_[1][16]\ : STD_LOGIC;
  signal \r_dsp_add_input_a_value_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \r_dsp_add_input_a_value_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \r_dsp_add_input_a_value_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \r_dsp_add_input_a_value_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \r_dsp_add_input_a_value_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \r_dsp_add_input_a_value_reg_n_0_[2][3]\ : STD_LOGIC;
  signal \r_dsp_add_input_a_value_reg_n_0_[2][5]\ : STD_LOGIC;
  signal \r_dsp_add_input_a_value_reg_n_0_[3][3]\ : STD_LOGIC;
  signal \r_dsp_add_input_a_value_reg_n_0_[3][5]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[0][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[0][10]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[0][11]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[0][12]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[0][13]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[0][14]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[0][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[0][16]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[0][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[0][2]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[0][3]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[0][4]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[0][5]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[0][6]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[0][7]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[0][8]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[0][9]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[1][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[1][10]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[1][11]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[1][12]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[1][13]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[1][14]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[1][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[1][16]_i_2__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[1][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[1][2]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[1][3]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[1][4]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[1][5]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[1][6]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[1][7]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[1][8]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[1][9]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[2][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[2][10]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[2][11]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[2][12]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[2][13]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[2][14]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[2][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[2][16]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[2][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[2][2]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[2][3]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[2][4]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[2][5]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[2][6]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[2][7]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[2][8]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[2][9]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[3][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[3][10]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[3][11]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[3][12]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[3][13]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[3][14]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[3][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[3][16]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[3][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[3][2]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[3][3]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[3][4]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[3][5]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[3][6]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[3][7]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[3][8]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a[3][9]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[0][16]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[1][14]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[1][16]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[1][9]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[2][10]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[2][11]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[2][12]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[2][13]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[2][14]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[2][15]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[2][16]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[2][2]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[2][3]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[2][4]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[2][5]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[2][6]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[2][7]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[2][8]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[2][9]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[3][0]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[3][10]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[3][11]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[3][12]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[3][13]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[3][14]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[3][15]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[3][16]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[3][1]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[3][2]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[3][3]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[3][4]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[3][5]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[3][6]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[3][7]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[3][8]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_a_reg_n_0_[3][9]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[0][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[0][10]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[0][11]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[0][12]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[0][13]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[0][14]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[0][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[0][16]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[0][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[0][2]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[0][3]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[0][4]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[0][5]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[0][6]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[0][7]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[0][8]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[0][9]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[1][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[1][10]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[1][11]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[1][12]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[1][13]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[1][14]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[1][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[1][16]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[1][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[1][2]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[1][3]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[1][4]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[1][5]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[1][6]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[1][7]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[1][8]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[1][9]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[2][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[2][10]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[2][11]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[2][12]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[2][13]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[2][14]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[2][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[2][16]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[2][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[2][2]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[2][3]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[2][4]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[2][5]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[2][6]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[2][7]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[2][8]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[2][9]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[3][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[3][10]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[3][11]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[3][12]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[3][13]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[3][14]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[3][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[3][16]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[3][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[3][2]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[3][3]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[3][4]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[3][5]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[3][6]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[3][7]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[3][8]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b[3][9]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[0][16]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[1][14]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[1][16]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[1][9]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[2][10]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[2][11]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[2][12]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[2][13]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[2][14]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[2][15]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[2][16]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[2][2]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[2][3]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[2][4]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[2][5]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[2][6]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[2][7]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[2][8]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[2][9]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[3][0]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[3][10]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[3][11]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[3][12]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[3][13]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[3][14]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[3][15]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[3][16]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[3][1]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[3][2]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[3][3]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[3][4]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[3][5]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[3][6]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[3][7]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[3][8]\ : STD_LOGIC;
  signal \r_dsp_add_input_pixel_b_reg_n_0_[3][9]\ : STD_LOGIC;
  signal r_dsp_sub_1_setup : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \r_dsp_sub_1_setup_reg_n_0_[0]\ : STD_LOGIC;
  signal \r_dsp_sub_1_setup_reg_n_0_[1]\ : STD_LOGIC;
  signal \r_dsp_sub_1_setup_reg_n_0_[2]\ : STD_LOGIC;
  signal \r_dsp_sub_2_load[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_sub_2_load[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_sub_2_load[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_sub_2_load_reg_n_0_[0]\ : STD_LOGIC;
  signal \r_dsp_sub_2_load_reg_n_0_[1]\ : STD_LOGIC;
  signal \r_dsp_sub_2_load_reg_n_0_[2]\ : STD_LOGIC;
  signal r_dsp_sub_3_presub : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \r_dsp_sub_3_presub[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_sub_3_presub[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_sub_3_presub[2]_i_1__0_n_0\ : STD_LOGIC;
  signal r_dsp_sub_4_mul : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \r_dsp_sub_4_mul[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_sub_4_mul[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_sub_4_mul[2]_i_1__0_n_0\ : STD_LOGIC;
  signal r_dsp_sub_5_finished : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \r_dsp_sub_5_finished[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_sub_5_finished[0]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_sub_5_finished[0]_rep_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_sub_5_finished[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_sub_5_finished[1]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_sub_5_finished[1]_rep_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_sub_5_finished[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_sub_5_finished[2]_rep_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_sub_5_finished_reg[0]_rep__0_n_0\ : STD_LOGIC;
  signal \r_dsp_sub_5_finished_reg[0]_rep_n_0\ : STD_LOGIC;
  signal \r_dsp_sub_5_finished_reg[1]_rep__0_n_0\ : STD_LOGIC;
  signal \r_dsp_sub_5_finished_reg[1]_rep_n_0\ : STD_LOGIC;
  signal \r_dsp_sub_5_finished_reg[2]_rep_n_0\ : STD_LOGIC;
  signal r_dsp_sub_input_a_value : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_dsp_sub_input_a_value[0][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value[0][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value[0][2]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value[0][3]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value[0][4]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value[0][5]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value[1][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value[1][16]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value[1][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value[1][2]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value[1][3]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value[1][4]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value[1][5]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value[2][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value[2][16]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value[2][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value[2][2]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value[2][3]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value[2][4]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value[2][5]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value_reg_n_0_[1][16]\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value_reg_n_0_[2][16]\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value_reg_n_0_[2][2]\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value_reg_n_0_[2][3]\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value_reg_n_0_[2][4]\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value_reg_n_0_[2][5]\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value_reg_n_0_[3][0]\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value_reg_n_0_[3][16]\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value_reg_n_0_[3][3]\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value_reg_n_0_[3][4]\ : STD_LOGIC;
  signal \r_dsp_sub_input_a_value_reg_n_0_[3][5]\ : STD_LOGIC;
  signal \r_input_pixels[0][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][0]_i_2__0_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][0]_i_3__0_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][10]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][10]_i_2__0_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][10]_i_3__0_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][11]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][11]_i_2__0_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][11]_i_3__0_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][12]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][12]_i_2__0_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][12]_i_3__0_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][13]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][13]_i_2__0_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][13]_i_3__0_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][14]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][14]_i_2__0_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][14]_i_3__0_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][15]_i_2__0_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][15]_i_3__0_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][16]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][16]_i_2__0_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][16]_i_3__0_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][16]_i_4__0_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][16]_i_5_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][1]_i_2__0_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][1]_i_3__0_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][2]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][2]_i_2__0_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][2]_i_3__0_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][3]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][3]_i_2__0_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][3]_i_3__0_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][4]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][4]_i_2__0_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][4]_i_3__0_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][5]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][5]_i_2__0_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][5]_i_3__0_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][6]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][6]_i_2__0_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][6]_i_3__0_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][7]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][7]_i_2__0_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][7]_i_3__0_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][8]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][8]_i_2__0_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][8]_i_3__0_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][9]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][9]_i_2__0_n_0\ : STD_LOGIC;
  signal \r_input_pixels[0][9]_i_3__0_n_0\ : STD_LOGIC;
  signal \r_input_pixels[1][16]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_input_pixels[2][16]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_input_pixels[2][16]_i_2_n_0\ : STD_LOGIC;
  signal \r_input_pixels[3][16]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_input_pixels[4][16]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_input_pixels[5][16]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_input_pixels[5][16]_i_2_n_0\ : STD_LOGIC;
  signal \r_input_pixels[6][16]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_input_pixels[7][16]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_input_pixels_reg[0]_165\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_pixels_reg[1]_172\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_pixels_reg[2]_166\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_pixels_reg[3]_167\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_pixels_reg[4]_168\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_pixels_reg[5]_169\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_pixels_reg[6]_170\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_pixels_reg[7]_171\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal r_next_output_col : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \r_o_axis_TDATA[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[0]_i_4__1_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[10]_i_1__1_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[10]_i_3__0_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[10]_i_4__1_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[11]_i_2__1_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[11]_i_3__1_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[11]_i_4__1_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[12]_i_4__1_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[13]_i_1__1_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[13]_i_2__1_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[13]_i_3__1_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[13]_i_4__1_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[14]_i_1__1_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[14]_i_2__1_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[14]_i_3__0_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[14]_i_4__0_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_1__1_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_4__1_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[16]_i_1__1_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[16]_i_2__1_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[16]_i_3__1_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[16]_i_4__1_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[17]_i_1_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[17]_i_2_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[17]_i_3_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[17]_i_4_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[18]_i_1_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[18]_i_2_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[18]_i_3_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[18]_i_4_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[19]_i_1_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[19]_i_2_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[19]_i_3_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[19]_i_4_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[1]_i_4__1_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[20]_i_1_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[20]_i_2_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[20]_i_3_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[20]_i_4_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[21]_i_1_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[21]_i_2_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[21]_i_3_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[21]_i_4_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[22]_i_1_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[22]_i_2_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[22]_i_3_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[22]_i_4_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[23]_i_1_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[23]_i_2_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[23]_i_3_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[23]_i_4_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[23]_i_5_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[2]_i_4__1_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[3]_i_4__1_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[4]_i_3__1_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[4]_i_4__1_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[5]_i_3__0_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[5]_i_4__1_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[6]_i_3__1_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[6]_i_4__0_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[7]_i_4__1_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[8]_i_3__1_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[9]_i_3__0_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[9]_i_4__1_n_0\ : STD_LOGIC;
  signal \^r_o_axis_tlast_reg_0\ : STD_LOGIC;
  signal r_output_coefficients : STD_LOGIC;
  signal \r_output_coefficients[0][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[0][10]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[0][11]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[0][12]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[0][13]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[0][14]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[0][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[0][16]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[0][17]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[0][18]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[0][19]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[0][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[0][20]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[0][21]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[0][22]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[0][23]_i_2_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[0][23]_i_3_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[0][2]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[0][3]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[0][4]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[0][5]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[0][6]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[0][7]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[0][8]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[0][9]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[1][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[1][10]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[1][11]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[1][12]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[1][13]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[1][14]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[1][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[1][16]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[1][17]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[1][18]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[1][19]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[1][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[1][20]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[1][21]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[1][22]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[1][23]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[1][23]_i_2_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[1][23]_i_3_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[1][2]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[1][3]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[1][4]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[1][5]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[1][6]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[1][7]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[1][8]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[1][9]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[2][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[2][10]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[2][11]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[2][12]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[2][13]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[2][14]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[2][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[2][16]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[2][17]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[2][18]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[2][19]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[2][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[2][20]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[2][21]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[2][22]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[2][23]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[2][23]_i_2_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[2][23]_i_3_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[2][2]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[2][3]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[2][4]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[2][5]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[2][6]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[2][7]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[2][8]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[2][9]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[3][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[3][10]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[3][11]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[3][12]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[3][13]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[3][14]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[3][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[3][16]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[3][17]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[3][18]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[3][19]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[3][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[3][20]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[3][21]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[3][22]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[3][23]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[3][23]_i_2_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[3][2]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[3][3]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[3][4]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[3][5]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[3][6]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[3][7]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[3][8]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[3][9]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[4][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[4][10]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[4][11]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[4][12]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[4][13]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[4][14]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[4][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[4][16]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[4][17]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[4][18]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[4][19]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[4][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[4][20]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[4][21]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[4][22]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[4][23]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[4][23]_i_2_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[4][2]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[4][3]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[4][4]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[4][5]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[4][6]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[4][7]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[4][8]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[4][9]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[5][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[5][10]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[5][11]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[5][12]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[5][13]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[5][14]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[5][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[5][16]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[5][17]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[5][18]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[5][19]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[5][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[5][20]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[5][21]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[5][22]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[5][23]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[5][23]_i_2_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[5][23]_i_3_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[5][2]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[5][3]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[5][4]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[5][5]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[5][6]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[5][7]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[5][8]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[5][9]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[6][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[6][10]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[6][11]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[6][12]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[6][13]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[6][14]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[6][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[6][16]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[6][17]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[6][18]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[6][19]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[6][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[6][20]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[6][21]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[6][22]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[6][23]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[6][23]_i_2_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[6][23]_i_3_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[6][2]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[6][3]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[6][4]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[6][5]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[6][6]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[6][7]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[6][8]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[6][9]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[7][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[7][10]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[7][11]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[7][12]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[7][13]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[7][14]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[7][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[7][16]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[7][17]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[7][18]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[7][19]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[7][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[7][20]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[7][21]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[7][22]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[7][23]_i_1_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[7][23]_i_2_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[7][2]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[7][3]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[7][4]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[7][5]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[7][6]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[7][7]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[7][8]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients[7][9]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_output_coefficients_reg[0]__0__0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \r_output_coefficients_reg[1]__0__0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \r_output_coefficients_reg[2]__0__0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \r_output_coefficients_reg[3]__0__0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \r_output_coefficients_reg[4]__0__0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \r_output_coefficients_reg[5]__0__0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \r_output_coefficients_reg[6]__0__0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \r_output_coefficients_reg[7]__0__0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \w_dsp_add_output[0]_157\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \w_dsp_add_output[1]_158\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \w_dsp_add_output[2]_159\ : STD_LOGIC_VECTOR ( 29 downto 1 );
  signal \w_dsp_add_output[3]_160\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \w_dsp_sub_output[0]_161\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \w_dsp_sub_output[1]_162\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \w_dsp_sub_output[2]_163\ : STD_LOGIC_VECTOR ( 29 downto 1 );
  signal \w_dsp_sub_output[3]_164\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal w_trans_to_dct1_axis_tready : STD_LOGIC;
  signal \NLW_p_0_out_inferred__0/i___2_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_0_out_inferred__0/i___2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_p_0_out_inferred__0/i___2_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_0_out_inferred__0/i___2_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_0_out_inferred__1/i___2_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_0_out_inferred__1/i___2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_p_0_out_inferred__1/i___2_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_0_out_inferred__1/i___2_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_r_core_state[0]_i_2__0\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \FSM_onehot_r_core_state[1]_i_2__0\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \FSM_onehot_r_core_state[1]_i_3\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \FSM_onehot_r_core_state[2]_i_1__0\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \FSM_onehot_r_core_state[2]_i_2__0\ : label is "soft_lutpair146";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_r_core_state_reg[0]\ : label is "STATE_COMPUTATION:010,STATE_OUTPUT_TRANSMISSION:100,STATE_INPUT_COLLECTION:001";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \FSM_onehot_r_core_state_reg[0]\ : label is "FSM_onehot_r_core_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_onehot_r_core_state_reg[0]_rep\ : label is "STATE_COMPUTATION:010,STATE_OUTPUT_TRANSMISSION:100,STATE_INPUT_COLLECTION:001";
  attribute ORIG_CELL_NAME of \FSM_onehot_r_core_state_reg[0]_rep\ : label is "FSM_onehot_r_core_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_onehot_r_core_state_reg[0]_rep__0\ : label is "STATE_COMPUTATION:010,STATE_OUTPUT_TRANSMISSION:100,STATE_INPUT_COLLECTION:001";
  attribute ORIG_CELL_NAME of \FSM_onehot_r_core_state_reg[0]_rep__0\ : label is "FSM_onehot_r_core_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_onehot_r_core_state_reg[1]\ : label is "STATE_COMPUTATION:010,STATE_OUTPUT_TRANSMISSION:100,STATE_INPUT_COLLECTION:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_r_core_state_reg[2]\ : label is "STATE_COMPUTATION:010,STATE_OUTPUT_TRANSMISSION:100,STATE_INPUT_COLLECTION:001";
  attribute SOFT_HLUTNM of \r_curr_input_col[1]_i_1__1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \r_dsp_add_1_setup[1]_i_1__0\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \r_dsp_add_1_setup[2]_i_2__0\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \r_dsp_add_1_setup[2]_i_3__0\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \r_dsp_add_3_preadd[1]_i_1__0\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \r_dsp_add_3_preadd[2]_i_1__0\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \r_dsp_add_4_mul[1]_i_1__0\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \r_dsp_add_4_mul[2]_i_1__0\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \r_dsp_add_5_finished[1]_i_1__0\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \r_dsp_add_5_finished[2]_i_1__0\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \r_dsp_add_input_a_value[0][1]_i_1__0\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \r_dsp_add_input_a_value[0][2]_i_1__0\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \r_dsp_add_input_a_value[0][3]_i_1__0\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \r_dsp_add_input_a_value[0][4]_i_1__0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \r_dsp_add_input_a_value[0][5]_i_1__0\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \r_dsp_add_input_a_value[1][0]_i_1__0\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \r_dsp_add_input_a_value[1][16]_i_1__0\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \r_dsp_add_input_a_value[1][1]_i_1__0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \r_dsp_add_input_a_value[1][2]_i_1__0\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \r_dsp_add_input_a_value[1][3]_i_1__0\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \r_dsp_add_input_a_value[1][4]_i_1__0\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \r_dsp_add_input_a_value[1][5]_i_1__0\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \r_dsp_add_input_a_value[2][3]_i_1__0\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \r_dsp_add_input_a_value[2][5]_i_1__0\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \r_dsp_add_input_a_value[3][3]_i_1__0\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \r_dsp_add_input_a_value[3][5]_i_1__0\ : label is "soft_lutpair138";
  attribute RAM_STYLE : string;
  attribute RAM_STYLE of \r_dsp_add_input_a_value_reg[0][1]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_a_value_reg[0][2]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_a_value_reg[0][3]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_a_value_reg[0][4]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_a_value_reg[0][5]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_a_value_reg[1][0]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_a_value_reg[1][16]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_a_value_reg[1][1]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_a_value_reg[1][2]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_a_value_reg[1][3]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_a_value_reg[1][4]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_a_value_reg[1][5]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_a_value_reg[2][3]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_a_value_reg[2][5]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_a_value_reg[3][3]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_a_value_reg[3][5]\ : label is "registers";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[0][0]_i_1__0\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[0][10]_i_1__0\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[0][11]_i_1__0\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[0][12]_i_1__0\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[0][13]_i_1__0\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[0][14]_i_1__0\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[0][15]_i_1__0\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[0][16]_i_1__0\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[0][1]_i_1__0\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[0][2]_i_1__0\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[0][3]_i_1__0\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[0][4]_i_1__0\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[0][5]_i_1__0\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[0][6]_i_1__0\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[0][7]_i_1__0\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[0][8]_i_1__0\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[0][9]_i_1__0\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[1][0]_i_1__0\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[1][10]_i_1__0\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[1][11]_i_1__0\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[1][12]_i_1__0\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[1][13]_i_1__0\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[1][14]_i_1__0\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[1][15]_i_1__0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[1][16]_i_2__0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[1][1]_i_1__0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[1][2]_i_1__0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[1][3]_i_1__0\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[1][4]_i_1__0\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[1][5]_i_1__0\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[1][6]_i_1__0\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[1][7]_i_1__0\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[1][8]_i_1__0\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[1][9]_i_1__0\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[2][0]_i_1__0\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[2][10]_i_1__0\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[2][11]_i_1__0\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[2][12]_i_1__0\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[2][13]_i_1__0\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[2][14]_i_1__0\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[2][15]_i_1__0\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[2][16]_i_1__0\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[2][1]_i_1__0\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[2][2]_i_1__0\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[2][3]_i_1__0\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[2][4]_i_1__0\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[2][5]_i_1__0\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[2][6]_i_1__0\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[2][7]_i_1__0\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[2][8]_i_1__0\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[2][9]_i_1__0\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[3][0]_i_1__0\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[3][10]_i_1__0\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[3][11]_i_1__0\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[3][12]_i_1__0\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[3][13]_i_1__0\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[3][14]_i_1__0\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[3][15]_i_1__0\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[3][16]_i_1__0\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[3][1]_i_1__0\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[3][2]_i_1__0\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[3][3]_i_1__0\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[3][4]_i_1__0\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[3][5]_i_1__0\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[3][6]_i_1__0\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[3][7]_i_1__0\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[3][8]_i_1__0\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_a[3][9]_i_1__0\ : label is "soft_lutpair188";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[0][0]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[0][10]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[0][11]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[0][12]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[0][13]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[0][14]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[0][15]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[0][16]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[0][1]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[0][2]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[0][3]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[0][4]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[0][5]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[0][6]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[0][7]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[0][8]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[0][9]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[1][0]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[1][10]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[1][11]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[1][12]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[1][13]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[1][14]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[1][15]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[1][16]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[1][1]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[1][2]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[1][3]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[1][4]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[1][5]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[1][6]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[1][7]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[1][8]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[1][9]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[2][0]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[2][10]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[2][11]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[2][12]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[2][13]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[2][14]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[2][15]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[2][16]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[2][1]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[2][2]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[2][3]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[2][4]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[2][5]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[2][6]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[2][7]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[2][8]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[2][9]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[3][0]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[3][10]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[3][11]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[3][12]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[3][13]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[3][14]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[3][15]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[3][16]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[3][1]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[3][2]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[3][3]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[3][4]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[3][5]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[3][6]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[3][7]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[3][8]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_a_reg[3][9]\ : label is "registers";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[0][0]_i_1__0\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[0][10]_i_1__0\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[0][11]_i_1__0\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[0][12]_i_1__0\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[0][13]_i_1__0\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[0][14]_i_1__0\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[0][15]_i_1__0\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[0][16]_i_1__0\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[0][1]_i_1__0\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[0][2]_i_1__0\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[0][3]_i_1__0\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[0][4]_i_1__0\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[0][5]_i_1__0\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[0][6]_i_1__0\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[0][7]_i_1__0\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[0][8]_i_1__0\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[0][9]_i_1__0\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[1][0]_i_1__0\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[1][10]_i_1__0\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[1][11]_i_1__0\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[1][12]_i_1__0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[1][13]_i_1__0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[1][14]_i_1__0\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[1][15]_i_1__0\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[1][16]_i_1__0\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[1][1]_i_1__0\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[1][2]_i_1__0\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[1][3]_i_1__0\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[1][4]_i_1__0\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[1][5]_i_1__0\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[1][6]_i_1__0\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[1][7]_i_1__0\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[1][8]_i_1__0\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[1][9]_i_1__0\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[2][0]_i_1__0\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[2][10]_i_1__0\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[2][11]_i_1__0\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[2][12]_i_1__0\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[2][13]_i_1__0\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[2][14]_i_1__0\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[2][15]_i_1__0\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[2][16]_i_1__0\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[2][1]_i_1__0\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[2][2]_i_1__0\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[2][3]_i_1__0\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[2][4]_i_1__0\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[2][5]_i_1__0\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[2][6]_i_1__0\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[2][7]_i_1__0\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[2][8]_i_1__0\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[2][9]_i_1__0\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[3][0]_i_1__0\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[3][10]_i_1__0\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[3][11]_i_1__0\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[3][12]_i_1__0\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[3][13]_i_1__0\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[3][14]_i_1__0\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[3][15]_i_1__0\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[3][16]_i_1__0\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[3][1]_i_1__0\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[3][2]_i_1__0\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[3][3]_i_1__0\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[3][4]_i_1__0\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[3][5]_i_1__0\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[3][6]_i_1__0\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[3][7]_i_1__0\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[3][8]_i_1__0\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \r_dsp_add_input_pixel_b[3][9]_i_1__0\ : label is "soft_lutpair197";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[0][0]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[0][10]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[0][11]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[0][12]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[0][13]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[0][14]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[0][15]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[0][16]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[0][1]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[0][2]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[0][3]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[0][4]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[0][5]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[0][6]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[0][7]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[0][8]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[0][9]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[1][0]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[1][10]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[1][11]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[1][12]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[1][13]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[1][14]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[1][15]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[1][16]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[1][1]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[1][2]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[1][3]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[1][4]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[1][5]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[1][6]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[1][7]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[1][8]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[1][9]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[2][0]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[2][10]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[2][11]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[2][12]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[2][13]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[2][14]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[2][15]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[2][16]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[2][1]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[2][2]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[2][3]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[2][4]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[2][5]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[2][6]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[2][7]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[2][8]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[2][9]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[3][0]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[3][10]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[3][11]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[3][12]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[3][13]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[3][14]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[3][15]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[3][16]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[3][1]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[3][2]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[3][3]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[3][4]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[3][5]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[3][6]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[3][7]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[3][8]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_add_input_pixel_b_reg[3][9]\ : label is "registers";
  attribute SOFT_HLUTNM of \r_dsp_sub_1_setup[1]_i_1__0\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \r_dsp_sub_1_setup[2]_i_1__0\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \r_dsp_sub_3_presub[0]_i_1__0\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \r_dsp_sub_3_presub[1]_i_1__0\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \r_dsp_sub_3_presub[2]_i_1__0\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \r_dsp_sub_4_mul[0]_i_1__0\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \r_dsp_sub_4_mul[1]_i_1__0\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \r_dsp_sub_5_finished[0]_i_1__0\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \r_dsp_sub_5_finished[1]_i_1__0\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \r_dsp_sub_5_finished[2]_i_1__0\ : label is "soft_lutpair131";
  attribute ORIG_CELL_NAME of \r_dsp_sub_5_finished_reg[0]\ : label is "r_dsp_sub_5_finished_reg[0]";
  attribute ORIG_CELL_NAME of \r_dsp_sub_5_finished_reg[0]_rep\ : label is "r_dsp_sub_5_finished_reg[0]";
  attribute ORIG_CELL_NAME of \r_dsp_sub_5_finished_reg[0]_rep__0\ : label is "r_dsp_sub_5_finished_reg[0]";
  attribute ORIG_CELL_NAME of \r_dsp_sub_5_finished_reg[1]\ : label is "r_dsp_sub_5_finished_reg[1]";
  attribute ORIG_CELL_NAME of \r_dsp_sub_5_finished_reg[1]_rep\ : label is "r_dsp_sub_5_finished_reg[1]";
  attribute ORIG_CELL_NAME of \r_dsp_sub_5_finished_reg[1]_rep__0\ : label is "r_dsp_sub_5_finished_reg[1]";
  attribute ORIG_CELL_NAME of \r_dsp_sub_5_finished_reg[2]\ : label is "r_dsp_sub_5_finished_reg[2]";
  attribute ORIG_CELL_NAME of \r_dsp_sub_5_finished_reg[2]_rep\ : label is "r_dsp_sub_5_finished_reg[2]";
  attribute SOFT_HLUTNM of \r_dsp_sub_input_a_value[0][0]_i_1__0\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \r_dsp_sub_input_a_value[0][1]_i_1__0\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \r_dsp_sub_input_a_value[0][2]_i_1__0\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \r_dsp_sub_input_a_value[0][3]_i_1__0\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \r_dsp_sub_input_a_value[0][4]_i_1__0\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \r_dsp_sub_input_a_value[0][5]_i_1__0\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \r_dsp_sub_input_a_value[1][0]_i_1__0\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \r_dsp_sub_input_a_value[1][16]_i_1__0\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \r_dsp_sub_input_a_value[1][1]_i_1__0\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \r_dsp_sub_input_a_value[1][2]_i_1__0\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \r_dsp_sub_input_a_value[1][3]_i_1__0\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \r_dsp_sub_input_a_value[1][4]_i_1__0\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \r_dsp_sub_input_a_value[1][5]_i_1__0\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \r_dsp_sub_input_a_value[2][0]_i_1__0\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \r_dsp_sub_input_a_value[2][16]_i_1__0\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \r_dsp_sub_input_a_value[2][1]_i_1__0\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \r_dsp_sub_input_a_value[2][2]_i_1__0\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \r_dsp_sub_input_a_value[2][3]_i_1__0\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \r_dsp_sub_input_a_value[2][4]_i_1__0\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \r_dsp_sub_input_a_value[2][5]_i_1__0\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \r_dsp_sub_input_a_value[3][0]_i_1__0\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \r_dsp_sub_input_a_value[3][3]_i_1__0\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \r_dsp_sub_input_a_value[3][4]_i_1__0\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \r_dsp_sub_input_a_value[3][5]_i_1__0\ : label is "soft_lutpair126";
  attribute RAM_STYLE of \r_dsp_sub_input_a_value_reg[0][0]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_sub_input_a_value_reg[0][1]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_sub_input_a_value_reg[0][2]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_sub_input_a_value_reg[0][3]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_sub_input_a_value_reg[0][4]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_sub_input_a_value_reg[0][5]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_sub_input_a_value_reg[1][0]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_sub_input_a_value_reg[1][16]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_sub_input_a_value_reg[1][1]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_sub_input_a_value_reg[1][2]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_sub_input_a_value_reg[1][3]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_sub_input_a_value_reg[1][4]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_sub_input_a_value_reg[1][5]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_sub_input_a_value_reg[2][0]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_sub_input_a_value_reg[2][16]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_sub_input_a_value_reg[2][1]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_sub_input_a_value_reg[2][2]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_sub_input_a_value_reg[2][3]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_sub_input_a_value_reg[2][4]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_sub_input_a_value_reg[2][5]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_sub_input_a_value_reg[3][0]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_sub_input_a_value_reg[3][16]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_sub_input_a_value_reg[3][3]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_sub_input_a_value_reg[3][4]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_sub_input_a_value_reg[3][5]\ : label is "registers";
  attribute SOFT_HLUTNM of \r_input_pixels[0][16]_i_3__0\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \r_input_pixels[2][16]_i_2\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \r_input_pixels[5][16]_i_2\ : label is "soft_lutpair141";
  attribute RAM_STYLE of \r_input_pixels_reg[0][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[0][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[0][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[0][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[0][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[0][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[0][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[0][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[0][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[0][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[0][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[0][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[0][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[0][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[0][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[0][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[0][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[1][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[1][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[1][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[1][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[1][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[1][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[1][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[1][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[1][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[1][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[1][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[1][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[1][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[1][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[1][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[1][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[1][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[2][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[2][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[2][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[2][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[2][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[2][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[2][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[2][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[2][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[2][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[2][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[2][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[2][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[2][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[2][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[2][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[2][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[3][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[3][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[3][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[3][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[3][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[3][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[3][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[3][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[3][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[3][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[3][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[3][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[3][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[3][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[3][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[3][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[3][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[4][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[4][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[4][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[4][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[4][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[4][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[4][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[4][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[4][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[4][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[4][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[4][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[4][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[4][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[4][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[4][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[4][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[5][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[5][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[5][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[5][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[5][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[5][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[5][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[5][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[5][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[5][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[5][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[5][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[5][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[5][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[5][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[5][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[5][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[6][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[6][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[6][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[6][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[6][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[6][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[6][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[6][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[6][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[6][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[6][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[6][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[6][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[6][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[6][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[6][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[6][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[7][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[7][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[7][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[7][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[7][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[7][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[7][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[7][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[7][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[7][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[7][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[7][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[7][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[7][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[7][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[7][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_pixels_reg[7][9]\ : label is "registers";
  attribute SOFT_HLUTNM of \r_output_coefficients[1][23]_i_3\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \r_output_coefficients[2][23]_i_3\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \r_output_coefficients[5][23]_i_3\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \r_output_coefficients[6][23]_i_3\ : label is "soft_lutpair139";
  attribute RAM_STYLE of \r_output_coefficients_reg[0][0]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[0][10]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[0][11]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[0][12]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[0][13]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[0][14]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[0][15]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[0][16]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[0][17]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[0][18]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[0][19]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[0][1]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[0][20]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[0][21]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[0][22]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[0][23]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[0][2]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[0][3]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[0][4]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[0][5]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[0][6]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[0][7]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[0][8]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[0][9]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[1][0]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[1][10]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[1][11]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[1][12]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[1][13]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[1][14]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[1][15]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[1][16]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[1][17]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[1][18]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[1][19]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[1][1]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[1][20]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[1][21]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[1][22]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[1][23]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[1][2]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[1][3]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[1][4]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[1][5]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[1][6]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[1][7]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[1][8]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[1][9]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[2][0]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[2][10]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[2][11]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[2][12]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[2][13]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[2][14]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[2][15]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[2][16]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[2][17]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[2][18]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[2][19]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[2][1]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[2][20]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[2][21]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[2][22]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[2][23]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[2][2]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[2][3]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[2][4]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[2][5]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[2][6]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[2][7]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[2][8]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[2][9]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[3][0]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[3][10]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[3][11]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[3][12]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[3][13]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[3][14]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[3][15]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[3][16]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[3][17]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[3][18]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[3][19]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[3][1]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[3][20]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[3][21]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[3][22]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[3][23]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[3][2]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[3][3]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[3][4]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[3][5]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[3][6]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[3][7]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[3][8]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[3][9]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[4][0]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[4][10]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[4][11]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[4][12]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[4][13]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[4][14]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[4][15]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[4][16]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[4][17]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[4][18]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[4][19]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[4][1]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[4][20]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[4][21]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[4][22]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[4][23]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[4][2]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[4][3]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[4][4]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[4][5]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[4][6]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[4][7]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[4][8]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[4][9]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[5][0]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[5][10]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[5][11]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[5][12]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[5][13]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[5][14]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[5][15]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[5][16]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[5][17]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[5][18]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[5][19]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[5][1]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[5][20]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[5][21]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[5][22]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[5][23]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[5][2]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[5][3]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[5][4]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[5][5]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[5][6]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[5][7]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[5][8]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[5][9]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[6][0]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[6][10]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[6][11]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[6][12]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[6][13]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[6][14]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[6][15]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[6][16]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[6][17]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[6][18]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[6][19]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[6][1]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[6][20]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[6][21]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[6][22]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[6][23]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[6][2]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[6][3]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[6][4]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[6][5]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[6][6]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[6][7]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[6][8]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[6][9]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[7][0]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[7][10]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[7][11]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[7][12]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[7][13]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[7][14]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[7][15]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[7][16]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[7][17]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[7][18]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[7][19]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[7][1]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[7][20]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[7][21]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[7][22]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[7][23]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[7][2]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[7][3]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[7][4]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[7][5]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[7][6]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[7][7]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[7][8]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coefficients_reg[7][9]\ : label is "registers";
begin
  \FSM_onehot_r_core_state_reg[0]_rep_0\ <= \^fsm_onehot_r_core_state_reg[0]_rep_0\;
  \FSM_onehot_r_core_state_reg[0]_rep__0_0\ <= \^fsm_onehot_r_core_state_reg[0]_rep__0_0\;
  \FSM_onehot_r_core_state_reg[2]_0\ <= \^fsm_onehot_r_core_state_reg[2]_0\;
  Q(2 downto 0) <= \^q\(2 downto 0);
  \r_curr_input_col_reg[0]_0\ <= \^r_curr_input_col_reg[0]_0\;
  r_o_axis_TLAST_reg_0 <= \^r_o_axis_tlast_reg_0\;
\FSM_onehot_r_core_state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F0F7F0F7F0F700"
    )
        port map (
      I0 => w_trans_to_dct1_axis_tvalid,
      I1 => \r_core_state0__2\,
      I2 => \FSM_onehot_r_core_state[0]_i_2__0_n_0\,
      I3 => w_trans_to_dct1_axis_tready,
      I4 => \^fsm_onehot_r_core_state_reg[2]_0\,
      I5 => r_dsp_add_3_preadd,
      O => \FSM_onehot_r_core_state[0]_i_1__0_n_0\
    );
\FSM_onehot_r_core_state[0]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[2]_0\,
      I1 => \^r_o_axis_tlast_reg_0\,
      I2 => i_axis_TREADY,
      O => \FSM_onehot_r_core_state[0]_i_2__0_n_0\
    );
\FSM_onehot_r_core_state[0]_rep_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F0F7F0F7F0F700"
    )
        port map (
      I0 => w_trans_to_dct1_axis_tvalid,
      I1 => \r_core_state0__2\,
      I2 => \FSM_onehot_r_core_state[0]_i_2__0_n_0\,
      I3 => w_trans_to_dct1_axis_tready,
      I4 => \^fsm_onehot_r_core_state_reg[2]_0\,
      I5 => r_dsp_add_3_preadd,
      O => \FSM_onehot_r_core_state[0]_rep_i_1__1_n_0\
    );
\FSM_onehot_r_core_state[0]_rep_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F0F7F0F7F0F700"
    )
        port map (
      I0 => w_trans_to_dct1_axis_tvalid,
      I1 => \r_core_state0__2\,
      I2 => \FSM_onehot_r_core_state[0]_i_2__0_n_0\,
      I3 => w_trans_to_dct1_axis_tready,
      I4 => \^fsm_onehot_r_core_state_reg[2]_0\,
      I5 => r_dsp_add_3_preadd,
      O => \FSM_onehot_r_core_state[0]_rep_i_1__2_n_0\
    );
\FSM_onehot_r_core_state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAAAEAAAEA00"
    )
        port map (
      I0 => \FSM_onehot_r_core_state[1]_i_2__0_n_0\,
      I1 => w_trans_to_dct1_axis_tvalid,
      I2 => \r_core_state0__2\,
      I3 => w_trans_to_dct1_axis_tready,
      I4 => \^fsm_onehot_r_core_state_reg[2]_0\,
      I5 => r_dsp_add_3_preadd,
      O => \FSM_onehot_r_core_state[1]_i_1__0_n_0\
    );
\FSM_onehot_r_core_state[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => r_dsp_add_3_preadd,
      I1 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      I2 => r_dsp_sub_5_finished(1),
      I3 => r_dsp_sub_5_finished(0),
      O => \FSM_onehot_r_core_state[1]_i_2__0_n_0\
    );
\FSM_onehot_r_core_state[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \r_curr_input_col_reg_n_0_[2]\,
      I1 => \r_curr_input_col_reg_n_0_[1]\,
      I2 => \^r_curr_input_col_reg[0]_0\,
      I3 => w_trans_to_dct1_axis_tlast,
      O => \r_core_state0__2\
    );
\FSM_onehot_r_core_state[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F07700"
    )
        port map (
      I0 => i_axis_TREADY,
      I1 => \^r_o_axis_tlast_reg_0\,
      I2 => \FSM_onehot_r_core_state[2]_i_2__0_n_0\,
      I3 => \^fsm_onehot_r_core_state_reg[2]_0\,
      I4 => r_dsp_add_3_preadd,
      O => \FSM_onehot_r_core_state[2]_i_1__0_n_0\
    );
\FSM_onehot_r_core_state[2]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => r_dsp_sub_5_finished(0),
      I1 => r_dsp_sub_5_finished(1),
      I2 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      O => \FSM_onehot_r_core_state[2]_i_2__0_n_0\
    );
\FSM_onehot_r_core_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \FSM_onehot_r_core_state[0]_i_1__0_n_0\,
      Q => w_trans_to_dct1_axis_tready,
      S => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\FSM_onehot_r_core_state_reg[0]_rep\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \FSM_onehot_r_core_state[0]_rep_i_1__1_n_0\,
      Q => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      S => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\FSM_onehot_r_core_state_reg[0]_rep__0\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \FSM_onehot_r_core_state[0]_rep_i_1__2_n_0\,
      Q => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      S => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\FSM_onehot_r_core_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \FSM_onehot_r_core_state[1]_i_1__0_n_0\,
      Q => r_dsp_add_3_preadd,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\FSM_onehot_r_core_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \FSM_onehot_r_core_state[2]_i_1__0_n_0\,
      Q => \^fsm_onehot_r_core_state_reg[2]_0\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
dsp_add_0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_add
     port map (
      Q(16) => \r_dsp_add_input_pixel_a_reg_n_0_[0][16]\,
      Q(15) => \r_dsp_add_input_pixel_a_reg_n_0_[0][15]\,
      Q(14) => \r_dsp_add_input_pixel_a_reg_n_0_[0][14]\,
      Q(13) => \r_dsp_add_input_pixel_a_reg_n_0_[0][13]\,
      Q(12) => \r_dsp_add_input_pixel_a_reg_n_0_[0][12]\,
      Q(11) => \r_dsp_add_input_pixel_a_reg_n_0_[0][11]\,
      Q(10) => \r_dsp_add_input_pixel_a_reg_n_0_[0][10]\,
      Q(9) => \r_dsp_add_input_pixel_a_reg_n_0_[0][9]\,
      Q(8) => \r_dsp_add_input_pixel_a_reg_n_0_[0][8]\,
      Q(7) => \r_dsp_add_input_pixel_a_reg_n_0_[0][7]\,
      Q(6) => \r_dsp_add_input_pixel_a_reg_n_0_[0][6]\,
      Q(5) => \r_dsp_add_input_pixel_a_reg_n_0_[0][5]\,
      Q(4) => \r_dsp_add_input_pixel_a_reg_n_0_[0][4]\,
      Q(3) => \r_dsp_add_input_pixel_a_reg_n_0_[0][3]\,
      Q(2) => \r_dsp_add_input_pixel_a_reg_n_0_[0][2]\,
      Q(1) => \r_dsp_add_input_pixel_a_reg_n_0_[0][1]\,
      Q(0) => \r_dsp_add_input_pixel_a_reg_n_0_[0][0]\,
      RSTA => RSTA,
      i_clk => i_clk,
      i_mul(4) => \r_dsp_add_input_a_value_reg_n_0_[0][5]\,
      i_mul(3) => \r_dsp_add_input_a_value_reg_n_0_[0][4]\,
      i_mul(2) => \r_dsp_add_input_a_value_reg_n_0_[0][3]\,
      i_mul(1) => \r_dsp_add_input_a_value_reg_n_0_[0][2]\,
      i_mul(0) => \r_dsp_add_input_a_value_reg_n_0_[0][1]\,
      o_out(30 downto 0) => \w_dsp_add_output[0]_157\(30 downto 0),
      r_dsp_add_3_preadd => r_dsp_add_3_preadd,
      r_mul_reg_reg_0(16) => \r_dsp_add_input_pixel_b_reg_n_0_[0][16]\,
      r_mul_reg_reg_0(15) => \r_dsp_add_input_pixel_b_reg_n_0_[0][15]\,
      r_mul_reg_reg_0(14) => \r_dsp_add_input_pixel_b_reg_n_0_[0][14]\,
      r_mul_reg_reg_0(13) => \r_dsp_add_input_pixel_b_reg_n_0_[0][13]\,
      r_mul_reg_reg_0(12) => \r_dsp_add_input_pixel_b_reg_n_0_[0][12]\,
      r_mul_reg_reg_0(11) => \r_dsp_add_input_pixel_b_reg_n_0_[0][11]\,
      r_mul_reg_reg_0(10) => \r_dsp_add_input_pixel_b_reg_n_0_[0][10]\,
      r_mul_reg_reg_0(9) => \r_dsp_add_input_pixel_b_reg_n_0_[0][9]\,
      r_mul_reg_reg_0(8) => \r_dsp_add_input_pixel_b_reg_n_0_[0][8]\,
      r_mul_reg_reg_0(7) => \r_dsp_add_input_pixel_b_reg_n_0_[0][7]\,
      r_mul_reg_reg_0(6) => \r_dsp_add_input_pixel_b_reg_n_0_[0][6]\,
      r_mul_reg_reg_0(5) => \r_dsp_add_input_pixel_b_reg_n_0_[0][5]\,
      r_mul_reg_reg_0(4) => \r_dsp_add_input_pixel_b_reg_n_0_[0][4]\,
      r_mul_reg_reg_0(3) => \r_dsp_add_input_pixel_b_reg_n_0_[0][3]\,
      r_mul_reg_reg_0(2) => \r_dsp_add_input_pixel_b_reg_n_0_[0][2]\,
      r_mul_reg_reg_0(1) => \r_dsp_add_input_pixel_b_reg_n_0_[0][1]\,
      r_mul_reg_reg_0(0) => \r_dsp_add_input_pixel_b_reg_n_0_[0][0]\
    );
dsp_add_1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_add_18
     port map (
      B(6) => \r_dsp_add_input_a_value_reg_n_0_[1][16]\,
      B(5) => \r_dsp_add_input_a_value_reg_n_0_[1][5]\,
      B(4) => \r_dsp_add_input_a_value_reg_n_0_[1][4]\,
      B(3) => \r_dsp_add_input_a_value_reg_n_0_[1][3]\,
      B(2) => \r_dsp_add_input_a_value_reg_n_0_[1][2]\,
      B(1) => \r_dsp_add_input_a_value_reg_n_0_[1][1]\,
      B(0) => \r_dsp_add_input_a_value_reg_n_0_[1][0]\,
      P(30 downto 0) => \w_dsp_add_output[1]_158\(30 downto 0),
      Q(16) => \r_dsp_add_input_pixel_a_reg_n_0_[1][16]\,
      Q(15) => \r_dsp_add_input_pixel_a_reg_n_0_[1][15]\,
      Q(14) => \r_dsp_add_input_pixel_a_reg_n_0_[1][14]\,
      Q(13) => \r_dsp_add_input_pixel_a_reg_n_0_[1][13]\,
      Q(12) => \r_dsp_add_input_pixel_a_reg_n_0_[1][12]\,
      Q(11) => \r_dsp_add_input_pixel_a_reg_n_0_[1][11]\,
      Q(10) => \r_dsp_add_input_pixel_a_reg_n_0_[1][10]\,
      Q(9) => \r_dsp_add_input_pixel_a_reg_n_0_[1][9]\,
      Q(8) => \r_dsp_add_input_pixel_a_reg_n_0_[1][8]\,
      Q(7) => \r_dsp_add_input_pixel_a_reg_n_0_[1][7]\,
      Q(6) => \r_dsp_add_input_pixel_a_reg_n_0_[1][6]\,
      Q(5) => \r_dsp_add_input_pixel_a_reg_n_0_[1][5]\,
      Q(4) => \r_dsp_add_input_pixel_a_reg_n_0_[1][4]\,
      Q(3) => \r_dsp_add_input_pixel_a_reg_n_0_[1][3]\,
      Q(2) => \r_dsp_add_input_pixel_a_reg_n_0_[1][2]\,
      Q(1) => \r_dsp_add_input_pixel_a_reg_n_0_[1][1]\,
      Q(0) => \r_dsp_add_input_pixel_a_reg_n_0_[1][0]\,
      RSTA => RSTA,
      i_clk => i_clk,
      r_mul_reg_reg_0(16) => \r_dsp_add_input_pixel_b_reg_n_0_[1][16]\,
      r_mul_reg_reg_0(15) => \r_dsp_add_input_pixel_b_reg_n_0_[1][15]\,
      r_mul_reg_reg_0(14) => \r_dsp_add_input_pixel_b_reg_n_0_[1][14]\,
      r_mul_reg_reg_0(13) => \r_dsp_add_input_pixel_b_reg_n_0_[1][13]\,
      r_mul_reg_reg_0(12) => \r_dsp_add_input_pixel_b_reg_n_0_[1][12]\,
      r_mul_reg_reg_0(11) => \r_dsp_add_input_pixel_b_reg_n_0_[1][11]\,
      r_mul_reg_reg_0(10) => \r_dsp_add_input_pixel_b_reg_n_0_[1][10]\,
      r_mul_reg_reg_0(9) => \r_dsp_add_input_pixel_b_reg_n_0_[1][9]\,
      r_mul_reg_reg_0(8) => \r_dsp_add_input_pixel_b_reg_n_0_[1][8]\,
      r_mul_reg_reg_0(7) => \r_dsp_add_input_pixel_b_reg_n_0_[1][7]\,
      r_mul_reg_reg_0(6) => \r_dsp_add_input_pixel_b_reg_n_0_[1][6]\,
      r_mul_reg_reg_0(5) => \r_dsp_add_input_pixel_b_reg_n_0_[1][5]\,
      r_mul_reg_reg_0(4) => \r_dsp_add_input_pixel_b_reg_n_0_[1][4]\,
      r_mul_reg_reg_0(3) => \r_dsp_add_input_pixel_b_reg_n_0_[1][3]\,
      r_mul_reg_reg_0(2) => \r_dsp_add_input_pixel_b_reg_n_0_[1][2]\,
      r_mul_reg_reg_0(1) => \r_dsp_add_input_pixel_b_reg_n_0_[1][1]\,
      r_mul_reg_reg_0(0) => \r_dsp_add_input_pixel_b_reg_n_0_[1][0]\
    );
dsp_add_2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_add_19
     port map (
      B(5) => \r_dsp_add_input_a_value_reg_n_0_[1][4]\,
      B(4) => \r_dsp_add_input_a_value_reg_n_0_[2][5]\,
      B(3) => \r_dsp_add_input_a_value_reg_n_0_[1][16]\,
      B(2) => \r_dsp_add_input_a_value_reg_n_0_[2][3]\,
      B(1) => \r_dsp_add_input_a_value_reg_n_0_[1][5]\,
      B(0) => \r_dsp_add_input_a_value_reg_n_0_[1][0]\,
      DI(0) => dsp_add_2_n_32,
      P(28 downto 0) => \w_dsp_add_output[2]_159\(29 downto 1),
      Q(16) => \r_dsp_add_input_pixel_a_reg_n_0_[2][16]\,
      Q(15) => \r_dsp_add_input_pixel_a_reg_n_0_[2][15]\,
      Q(14) => \r_dsp_add_input_pixel_a_reg_n_0_[2][14]\,
      Q(13) => \r_dsp_add_input_pixel_a_reg_n_0_[2][13]\,
      Q(12) => \r_dsp_add_input_pixel_a_reg_n_0_[2][12]\,
      Q(11) => \r_dsp_add_input_pixel_a_reg_n_0_[2][11]\,
      Q(10) => \r_dsp_add_input_pixel_a_reg_n_0_[2][10]\,
      Q(9) => \r_dsp_add_input_pixel_a_reg_n_0_[2][9]\,
      Q(8) => \r_dsp_add_input_pixel_a_reg_n_0_[2][8]\,
      Q(7) => \r_dsp_add_input_pixel_a_reg_n_0_[2][7]\,
      Q(6) => \r_dsp_add_input_pixel_a_reg_n_0_[2][6]\,
      Q(5) => \r_dsp_add_input_pixel_a_reg_n_0_[2][5]\,
      Q(4) => \r_dsp_add_input_pixel_a_reg_n_0_[2][4]\,
      Q(3) => \r_dsp_add_input_pixel_a_reg_n_0_[2][3]\,
      Q(2) => \r_dsp_add_input_pixel_a_reg_n_0_[2][2]\,
      Q(1) => \r_dsp_add_input_pixel_a_reg_n_0_[2][1]\,
      Q(0) => \r_dsp_add_input_pixel_a_reg_n_0_[2][0]\,
      RSTA => RSTA,
      S(1) => dsp_add_2_n_30,
      S(0) => dsp_add_2_n_31,
      \i___2_carry__6_i_3\(2) => \w_dsp_add_output[1]_158\(30),
      \i___2_carry__6_i_3\(1 downto 0) => \w_dsp_add_output[1]_158\(1 downto 0),
      \i___2_carry__6_i_3_0\(2) => \w_dsp_add_output[3]_160\(30),
      \i___2_carry__6_i_3_0\(1 downto 0) => \w_dsp_add_output[3]_160\(1 downto 0),
      i_clk => i_clk,
      o_out(2) => \w_dsp_add_output[0]_157\(30),
      o_out(1 downto 0) => \w_dsp_add_output[0]_157\(1 downto 0),
      r_mul_reg_reg_0 => dsp_add_2_n_29,
      r_mul_reg_reg_1(16) => \r_dsp_add_input_pixel_b_reg_n_0_[2][16]\,
      r_mul_reg_reg_1(15) => \r_dsp_add_input_pixel_b_reg_n_0_[2][15]\,
      r_mul_reg_reg_1(14) => \r_dsp_add_input_pixel_b_reg_n_0_[2][14]\,
      r_mul_reg_reg_1(13) => \r_dsp_add_input_pixel_b_reg_n_0_[2][13]\,
      r_mul_reg_reg_1(12) => \r_dsp_add_input_pixel_b_reg_n_0_[2][12]\,
      r_mul_reg_reg_1(11) => \r_dsp_add_input_pixel_b_reg_n_0_[2][11]\,
      r_mul_reg_reg_1(10) => \r_dsp_add_input_pixel_b_reg_n_0_[2][10]\,
      r_mul_reg_reg_1(9) => \r_dsp_add_input_pixel_b_reg_n_0_[2][9]\,
      r_mul_reg_reg_1(8) => \r_dsp_add_input_pixel_b_reg_n_0_[2][8]\,
      r_mul_reg_reg_1(7) => \r_dsp_add_input_pixel_b_reg_n_0_[2][7]\,
      r_mul_reg_reg_1(6) => \r_dsp_add_input_pixel_b_reg_n_0_[2][6]\,
      r_mul_reg_reg_1(5) => \r_dsp_add_input_pixel_b_reg_n_0_[2][5]\,
      r_mul_reg_reg_1(4) => \r_dsp_add_input_pixel_b_reg_n_0_[2][4]\,
      r_mul_reg_reg_1(3) => \r_dsp_add_input_pixel_b_reg_n_0_[2][3]\,
      r_mul_reg_reg_1(2) => \r_dsp_add_input_pixel_b_reg_n_0_[2][2]\,
      r_mul_reg_reg_1(1) => \r_dsp_add_input_pixel_b_reg_n_0_[2][1]\,
      r_mul_reg_reg_1(0) => \r_dsp_add_input_pixel_b_reg_n_0_[2][0]\
    );
dsp_add_3: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_add_20
     port map (
      B(3) => \r_dsp_add_input_a_value_reg_n_0_[0][4]\,
      B(2) => \r_dsp_add_input_a_value_reg_n_0_[3][5]\,
      B(1) => \r_dsp_add_input_a_value_reg_n_0_[3][3]\,
      B(0) => \r_dsp_add_input_a_value_reg_n_0_[0][5]\,
      DI(1) => dsp_add_3_n_3,
      DI(0) => dsp_add_3_n_4,
      P(28 downto 0) => \w_dsp_add_output[2]_159\(29 downto 1),
      Q(16) => \r_dsp_add_input_pixel_a_reg_n_0_[3][16]\,
      Q(15) => \r_dsp_add_input_pixel_a_reg_n_0_[3][15]\,
      Q(14) => \r_dsp_add_input_pixel_a_reg_n_0_[3][14]\,
      Q(13) => \r_dsp_add_input_pixel_a_reg_n_0_[3][13]\,
      Q(12) => \r_dsp_add_input_pixel_a_reg_n_0_[3][12]\,
      Q(11) => \r_dsp_add_input_pixel_a_reg_n_0_[3][11]\,
      Q(10) => \r_dsp_add_input_pixel_a_reg_n_0_[3][10]\,
      Q(9) => \r_dsp_add_input_pixel_a_reg_n_0_[3][9]\,
      Q(8) => \r_dsp_add_input_pixel_a_reg_n_0_[3][8]\,
      Q(7) => \r_dsp_add_input_pixel_a_reg_n_0_[3][7]\,
      Q(6) => \r_dsp_add_input_pixel_a_reg_n_0_[3][6]\,
      Q(5) => \r_dsp_add_input_pixel_a_reg_n_0_[3][5]\,
      Q(4) => \r_dsp_add_input_pixel_a_reg_n_0_[3][4]\,
      Q(3) => \r_dsp_add_input_pixel_a_reg_n_0_[3][3]\,
      Q(2) => \r_dsp_add_input_pixel_a_reg_n_0_[3][2]\,
      Q(1) => \r_dsp_add_input_pixel_a_reg_n_0_[3][1]\,
      Q(0) => \r_dsp_add_input_pixel_a_reg_n_0_[3][0]\,
      RSTA => RSTA,
      S(2) => dsp_add_3_n_31,
      S(1) => dsp_add_3_n_32,
      S(0) => dsp_add_3_n_33,
      \i___2_carry__6_i_4_0\(28 downto 0) => \w_dsp_add_output[1]_158\(29 downto 1),
      i_clk => i_clk,
      o_out(28 downto 0) => \w_dsp_add_output[0]_157\(29 downto 1),
      \p_0_out_inferred__0/i___2_carry__6\ => dsp_add_2_n_29,
      r_mul_reg_reg_0(2) => \w_dsp_add_output[3]_160\(30),
      r_mul_reg_reg_0(1 downto 0) => \w_dsp_add_output[3]_160\(1 downto 0),
      r_mul_reg_reg_1(3) => dsp_add_3_n_5,
      r_mul_reg_reg_1(2) => dsp_add_3_n_6,
      r_mul_reg_reg_1(1) => dsp_add_3_n_7,
      r_mul_reg_reg_1(0) => dsp_add_3_n_8,
      r_mul_reg_reg_10(3) => dsp_add_3_n_40,
      r_mul_reg_reg_10(2) => dsp_add_3_n_41,
      r_mul_reg_reg_10(1) => dsp_add_3_n_42,
      r_mul_reg_reg_10(0) => dsp_add_3_n_43,
      r_mul_reg_reg_11(3) => dsp_add_3_n_44,
      r_mul_reg_reg_11(2) => dsp_add_3_n_45,
      r_mul_reg_reg_11(1) => dsp_add_3_n_46,
      r_mul_reg_reg_11(0) => dsp_add_3_n_47,
      r_mul_reg_reg_12(3) => dsp_add_3_n_48,
      r_mul_reg_reg_12(2) => dsp_add_3_n_49,
      r_mul_reg_reg_12(1) => dsp_add_3_n_50,
      r_mul_reg_reg_12(0) => dsp_add_3_n_51,
      r_mul_reg_reg_13(3) => dsp_add_3_n_52,
      r_mul_reg_reg_13(2) => dsp_add_3_n_53,
      r_mul_reg_reg_13(1) => dsp_add_3_n_54,
      r_mul_reg_reg_13(0) => dsp_add_3_n_55,
      r_mul_reg_reg_14(3) => dsp_add_3_n_56,
      r_mul_reg_reg_14(2) => dsp_add_3_n_57,
      r_mul_reg_reg_14(1) => dsp_add_3_n_58,
      r_mul_reg_reg_14(0) => dsp_add_3_n_59,
      r_mul_reg_reg_15(16) => \r_dsp_add_input_pixel_b_reg_n_0_[3][16]\,
      r_mul_reg_reg_15(15) => \r_dsp_add_input_pixel_b_reg_n_0_[3][15]\,
      r_mul_reg_reg_15(14) => \r_dsp_add_input_pixel_b_reg_n_0_[3][14]\,
      r_mul_reg_reg_15(13) => \r_dsp_add_input_pixel_b_reg_n_0_[3][13]\,
      r_mul_reg_reg_15(12) => \r_dsp_add_input_pixel_b_reg_n_0_[3][12]\,
      r_mul_reg_reg_15(11) => \r_dsp_add_input_pixel_b_reg_n_0_[3][11]\,
      r_mul_reg_reg_15(10) => \r_dsp_add_input_pixel_b_reg_n_0_[3][10]\,
      r_mul_reg_reg_15(9) => \r_dsp_add_input_pixel_b_reg_n_0_[3][9]\,
      r_mul_reg_reg_15(8) => \r_dsp_add_input_pixel_b_reg_n_0_[3][8]\,
      r_mul_reg_reg_15(7) => \r_dsp_add_input_pixel_b_reg_n_0_[3][7]\,
      r_mul_reg_reg_15(6) => \r_dsp_add_input_pixel_b_reg_n_0_[3][6]\,
      r_mul_reg_reg_15(5) => \r_dsp_add_input_pixel_b_reg_n_0_[3][5]\,
      r_mul_reg_reg_15(4) => \r_dsp_add_input_pixel_b_reg_n_0_[3][4]\,
      r_mul_reg_reg_15(3) => \r_dsp_add_input_pixel_b_reg_n_0_[3][3]\,
      r_mul_reg_reg_15(2) => \r_dsp_add_input_pixel_b_reg_n_0_[3][2]\,
      r_mul_reg_reg_15(1) => \r_dsp_add_input_pixel_b_reg_n_0_[3][1]\,
      r_mul_reg_reg_15(0) => \r_dsp_add_input_pixel_b_reg_n_0_[3][0]\,
      r_mul_reg_reg_2(3) => dsp_add_3_n_9,
      r_mul_reg_reg_2(2) => dsp_add_3_n_10,
      r_mul_reg_reg_2(1) => dsp_add_3_n_11,
      r_mul_reg_reg_2(0) => dsp_add_3_n_12,
      r_mul_reg_reg_3(3) => dsp_add_3_n_13,
      r_mul_reg_reg_3(2) => dsp_add_3_n_14,
      r_mul_reg_reg_3(1) => dsp_add_3_n_15,
      r_mul_reg_reg_3(0) => dsp_add_3_n_16,
      r_mul_reg_reg_4(3) => dsp_add_3_n_17,
      r_mul_reg_reg_4(2) => dsp_add_3_n_18,
      r_mul_reg_reg_4(1) => dsp_add_3_n_19,
      r_mul_reg_reg_4(0) => dsp_add_3_n_20,
      r_mul_reg_reg_5(3) => dsp_add_3_n_21,
      r_mul_reg_reg_5(2) => dsp_add_3_n_22,
      r_mul_reg_reg_5(1) => dsp_add_3_n_23,
      r_mul_reg_reg_5(0) => dsp_add_3_n_24,
      r_mul_reg_reg_6(3) => dsp_add_3_n_25,
      r_mul_reg_reg_6(2) => dsp_add_3_n_26,
      r_mul_reg_reg_6(1) => dsp_add_3_n_27,
      r_mul_reg_reg_6(0) => dsp_add_3_n_28,
      r_mul_reg_reg_7(1) => dsp_add_3_n_29,
      r_mul_reg_reg_7(0) => dsp_add_3_n_30,
      r_mul_reg_reg_8(1) => dsp_add_3_n_34,
      r_mul_reg_reg_8(0) => dsp_add_3_n_35,
      r_mul_reg_reg_9(3) => dsp_add_3_n_36,
      r_mul_reg_reg_9(2) => dsp_add_3_n_37,
      r_mul_reg_reg_9(1) => dsp_add_3_n_38,
      r_mul_reg_reg_9(0) => dsp_add_3_n_39
    );
dsp_sub_0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_sub
     port map (
      B(5) => \r_dsp_sub_input_a_value_reg_n_0_[0][5]\,
      B(4) => \r_dsp_sub_input_a_value_reg_n_0_[0][4]\,
      B(3) => \r_dsp_sub_input_a_value_reg_n_0_[0][3]\,
      B(2) => \r_dsp_sub_input_a_value_reg_n_0_[0][2]\,
      B(1) => \r_dsp_sub_input_a_value_reg_n_0_[0][1]\,
      B(0) => \r_dsp_sub_input_a_value_reg_n_0_[0][0]\,
      P(30 downto 0) => \w_dsp_sub_output[0]_161\(30 downto 0),
      Q(16) => \r_dsp_add_input_pixel_a_reg_n_0_[0][16]\,
      Q(15) => \r_dsp_add_input_pixel_a_reg_n_0_[0][15]\,
      Q(14) => \r_dsp_add_input_pixel_a_reg_n_0_[0][14]\,
      Q(13) => \r_dsp_add_input_pixel_a_reg_n_0_[0][13]\,
      Q(12) => \r_dsp_add_input_pixel_a_reg_n_0_[0][12]\,
      Q(11) => \r_dsp_add_input_pixel_a_reg_n_0_[0][11]\,
      Q(10) => \r_dsp_add_input_pixel_a_reg_n_0_[0][10]\,
      Q(9) => \r_dsp_add_input_pixel_a_reg_n_0_[0][9]\,
      Q(8) => \r_dsp_add_input_pixel_a_reg_n_0_[0][8]\,
      Q(7) => \r_dsp_add_input_pixel_a_reg_n_0_[0][7]\,
      Q(6) => \r_dsp_add_input_pixel_a_reg_n_0_[0][6]\,
      Q(5) => \r_dsp_add_input_pixel_a_reg_n_0_[0][5]\,
      Q(4) => \r_dsp_add_input_pixel_a_reg_n_0_[0][4]\,
      Q(3) => \r_dsp_add_input_pixel_a_reg_n_0_[0][3]\,
      Q(2) => \r_dsp_add_input_pixel_a_reg_n_0_[0][2]\,
      Q(1) => \r_dsp_add_input_pixel_a_reg_n_0_[0][1]\,
      Q(0) => \r_dsp_add_input_pixel_a_reg_n_0_[0][0]\,
      RSTA => RSTA,
      i_clk => i_clk,
      r_mul_reg_reg_0(16) => \r_dsp_add_input_pixel_b_reg_n_0_[0][16]\,
      r_mul_reg_reg_0(15) => \r_dsp_add_input_pixel_b_reg_n_0_[0][15]\,
      r_mul_reg_reg_0(14) => \r_dsp_add_input_pixel_b_reg_n_0_[0][14]\,
      r_mul_reg_reg_0(13) => \r_dsp_add_input_pixel_b_reg_n_0_[0][13]\,
      r_mul_reg_reg_0(12) => \r_dsp_add_input_pixel_b_reg_n_0_[0][12]\,
      r_mul_reg_reg_0(11) => \r_dsp_add_input_pixel_b_reg_n_0_[0][11]\,
      r_mul_reg_reg_0(10) => \r_dsp_add_input_pixel_b_reg_n_0_[0][10]\,
      r_mul_reg_reg_0(9) => \r_dsp_add_input_pixel_b_reg_n_0_[0][9]\,
      r_mul_reg_reg_0(8) => \r_dsp_add_input_pixel_b_reg_n_0_[0][8]\,
      r_mul_reg_reg_0(7) => \r_dsp_add_input_pixel_b_reg_n_0_[0][7]\,
      r_mul_reg_reg_0(6) => \r_dsp_add_input_pixel_b_reg_n_0_[0][6]\,
      r_mul_reg_reg_0(5) => \r_dsp_add_input_pixel_b_reg_n_0_[0][5]\,
      r_mul_reg_reg_0(4) => \r_dsp_add_input_pixel_b_reg_n_0_[0][4]\,
      r_mul_reg_reg_0(3) => \r_dsp_add_input_pixel_b_reg_n_0_[0][3]\,
      r_mul_reg_reg_0(2) => \r_dsp_add_input_pixel_b_reg_n_0_[0][2]\,
      r_mul_reg_reg_0(1) => \r_dsp_add_input_pixel_b_reg_n_0_[0][1]\,
      r_mul_reg_reg_0(0) => \r_dsp_add_input_pixel_b_reg_n_0_[0][0]\
    );
dsp_sub_1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_sub_21
     port map (
      P(30 downto 0) => \w_dsp_sub_output[1]_162\(30 downto 0),
      Q(6) => \r_dsp_sub_input_a_value_reg_n_0_[1][16]\,
      Q(5) => \r_dsp_sub_input_a_value_reg_n_0_[1][5]\,
      Q(4) => \r_dsp_sub_input_a_value_reg_n_0_[1][4]\,
      Q(3) => \r_dsp_sub_input_a_value_reg_n_0_[1][3]\,
      Q(2) => \r_dsp_sub_input_a_value_reg_n_0_[1][2]\,
      Q(1) => \r_dsp_sub_input_a_value_reg_n_0_[1][1]\,
      Q(0) => \r_dsp_sub_input_a_value_reg_n_0_[1][0]\,
      RSTA => RSTA,
      i_clk => i_clk,
      r_mul_reg_reg_0(16) => \r_dsp_add_input_pixel_a_reg_n_0_[1][16]\,
      r_mul_reg_reg_0(15) => \r_dsp_add_input_pixel_a_reg_n_0_[1][15]\,
      r_mul_reg_reg_0(14) => \r_dsp_add_input_pixel_a_reg_n_0_[1][14]\,
      r_mul_reg_reg_0(13) => \r_dsp_add_input_pixel_a_reg_n_0_[1][13]\,
      r_mul_reg_reg_0(12) => \r_dsp_add_input_pixel_a_reg_n_0_[1][12]\,
      r_mul_reg_reg_0(11) => \r_dsp_add_input_pixel_a_reg_n_0_[1][11]\,
      r_mul_reg_reg_0(10) => \r_dsp_add_input_pixel_a_reg_n_0_[1][10]\,
      r_mul_reg_reg_0(9) => \r_dsp_add_input_pixel_a_reg_n_0_[1][9]\,
      r_mul_reg_reg_0(8) => \r_dsp_add_input_pixel_a_reg_n_0_[1][8]\,
      r_mul_reg_reg_0(7) => \r_dsp_add_input_pixel_a_reg_n_0_[1][7]\,
      r_mul_reg_reg_0(6) => \r_dsp_add_input_pixel_a_reg_n_0_[1][6]\,
      r_mul_reg_reg_0(5) => \r_dsp_add_input_pixel_a_reg_n_0_[1][5]\,
      r_mul_reg_reg_0(4) => \r_dsp_add_input_pixel_a_reg_n_0_[1][4]\,
      r_mul_reg_reg_0(3) => \r_dsp_add_input_pixel_a_reg_n_0_[1][3]\,
      r_mul_reg_reg_0(2) => \r_dsp_add_input_pixel_a_reg_n_0_[1][2]\,
      r_mul_reg_reg_0(1) => \r_dsp_add_input_pixel_a_reg_n_0_[1][1]\,
      r_mul_reg_reg_0(0) => \r_dsp_add_input_pixel_a_reg_n_0_[1][0]\,
      r_mul_reg_reg_1(16) => \r_dsp_add_input_pixel_b_reg_n_0_[1][16]\,
      r_mul_reg_reg_1(15) => \r_dsp_add_input_pixel_b_reg_n_0_[1][15]\,
      r_mul_reg_reg_1(14) => \r_dsp_add_input_pixel_b_reg_n_0_[1][14]\,
      r_mul_reg_reg_1(13) => \r_dsp_add_input_pixel_b_reg_n_0_[1][13]\,
      r_mul_reg_reg_1(12) => \r_dsp_add_input_pixel_b_reg_n_0_[1][12]\,
      r_mul_reg_reg_1(11) => \r_dsp_add_input_pixel_b_reg_n_0_[1][11]\,
      r_mul_reg_reg_1(10) => \r_dsp_add_input_pixel_b_reg_n_0_[1][10]\,
      r_mul_reg_reg_1(9) => \r_dsp_add_input_pixel_b_reg_n_0_[1][9]\,
      r_mul_reg_reg_1(8) => \r_dsp_add_input_pixel_b_reg_n_0_[1][8]\,
      r_mul_reg_reg_1(7) => \r_dsp_add_input_pixel_b_reg_n_0_[1][7]\,
      r_mul_reg_reg_1(6) => \r_dsp_add_input_pixel_b_reg_n_0_[1][6]\,
      r_mul_reg_reg_1(5) => \r_dsp_add_input_pixel_b_reg_n_0_[1][5]\,
      r_mul_reg_reg_1(4) => \r_dsp_add_input_pixel_b_reg_n_0_[1][4]\,
      r_mul_reg_reg_1(3) => \r_dsp_add_input_pixel_b_reg_n_0_[1][3]\,
      r_mul_reg_reg_1(2) => \r_dsp_add_input_pixel_b_reg_n_0_[1][2]\,
      r_mul_reg_reg_1(1) => \r_dsp_add_input_pixel_b_reg_n_0_[1][1]\,
      r_mul_reg_reg_1(0) => \r_dsp_add_input_pixel_b_reg_n_0_[1][0]\
    );
dsp_sub_2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_sub_22
     port map (
      DI(0) => dsp_sub_2_n_32,
      P(28 downto 0) => \w_dsp_sub_output[2]_163\(29 downto 1),
      Q(6) => \r_dsp_sub_input_a_value_reg_n_0_[2][16]\,
      Q(5) => \r_dsp_sub_input_a_value_reg_n_0_[2][5]\,
      Q(4) => \r_dsp_sub_input_a_value_reg_n_0_[2][4]\,
      Q(3) => \r_dsp_sub_input_a_value_reg_n_0_[2][3]\,
      Q(2) => \r_dsp_sub_input_a_value_reg_n_0_[2][2]\,
      Q(1) => \r_dsp_sub_input_a_value_reg_n_0_[2][1]\,
      Q(0) => \r_dsp_sub_input_a_value_reg_n_0_[2][0]\,
      RSTA => RSTA,
      S(1) => dsp_sub_2_n_30,
      S(0) => dsp_sub_2_n_31,
      \i___2_carry__6_i_3__0\(2) => \w_dsp_sub_output[1]_162\(30),
      \i___2_carry__6_i_3__0\(1 downto 0) => \w_dsp_sub_output[1]_162\(1 downto 0),
      \i___2_carry__6_i_3__0_0\(2) => \w_dsp_sub_output[3]_164\(30),
      \i___2_carry__6_i_3__0_0\(1 downto 0) => \w_dsp_sub_output[3]_164\(1 downto 0),
      \i___2_carry__6_i_3__0_1\(2) => \w_dsp_sub_output[0]_161\(30),
      \i___2_carry__6_i_3__0_1\(1 downto 0) => \w_dsp_sub_output[0]_161\(1 downto 0),
      i_clk => i_clk,
      r_mul_reg_reg_0 => dsp_sub_2_n_29,
      r_mul_reg_reg_1(16) => \r_dsp_add_input_pixel_a_reg_n_0_[2][16]\,
      r_mul_reg_reg_1(15) => \r_dsp_add_input_pixel_a_reg_n_0_[2][15]\,
      r_mul_reg_reg_1(14) => \r_dsp_add_input_pixel_a_reg_n_0_[2][14]\,
      r_mul_reg_reg_1(13) => \r_dsp_add_input_pixel_a_reg_n_0_[2][13]\,
      r_mul_reg_reg_1(12) => \r_dsp_add_input_pixel_a_reg_n_0_[2][12]\,
      r_mul_reg_reg_1(11) => \r_dsp_add_input_pixel_a_reg_n_0_[2][11]\,
      r_mul_reg_reg_1(10) => \r_dsp_add_input_pixel_a_reg_n_0_[2][10]\,
      r_mul_reg_reg_1(9) => \r_dsp_add_input_pixel_a_reg_n_0_[2][9]\,
      r_mul_reg_reg_1(8) => \r_dsp_add_input_pixel_a_reg_n_0_[2][8]\,
      r_mul_reg_reg_1(7) => \r_dsp_add_input_pixel_a_reg_n_0_[2][7]\,
      r_mul_reg_reg_1(6) => \r_dsp_add_input_pixel_a_reg_n_0_[2][6]\,
      r_mul_reg_reg_1(5) => \r_dsp_add_input_pixel_a_reg_n_0_[2][5]\,
      r_mul_reg_reg_1(4) => \r_dsp_add_input_pixel_a_reg_n_0_[2][4]\,
      r_mul_reg_reg_1(3) => \r_dsp_add_input_pixel_a_reg_n_0_[2][3]\,
      r_mul_reg_reg_1(2) => \r_dsp_add_input_pixel_a_reg_n_0_[2][2]\,
      r_mul_reg_reg_1(1) => \r_dsp_add_input_pixel_a_reg_n_0_[2][1]\,
      r_mul_reg_reg_1(0) => \r_dsp_add_input_pixel_a_reg_n_0_[2][0]\,
      r_mul_reg_reg_2(16) => \r_dsp_add_input_pixel_b_reg_n_0_[2][16]\,
      r_mul_reg_reg_2(15) => \r_dsp_add_input_pixel_b_reg_n_0_[2][15]\,
      r_mul_reg_reg_2(14) => \r_dsp_add_input_pixel_b_reg_n_0_[2][14]\,
      r_mul_reg_reg_2(13) => \r_dsp_add_input_pixel_b_reg_n_0_[2][13]\,
      r_mul_reg_reg_2(12) => \r_dsp_add_input_pixel_b_reg_n_0_[2][12]\,
      r_mul_reg_reg_2(11) => \r_dsp_add_input_pixel_b_reg_n_0_[2][11]\,
      r_mul_reg_reg_2(10) => \r_dsp_add_input_pixel_b_reg_n_0_[2][10]\,
      r_mul_reg_reg_2(9) => \r_dsp_add_input_pixel_b_reg_n_0_[2][9]\,
      r_mul_reg_reg_2(8) => \r_dsp_add_input_pixel_b_reg_n_0_[2][8]\,
      r_mul_reg_reg_2(7) => \r_dsp_add_input_pixel_b_reg_n_0_[2][7]\,
      r_mul_reg_reg_2(6) => \r_dsp_add_input_pixel_b_reg_n_0_[2][6]\,
      r_mul_reg_reg_2(5) => \r_dsp_add_input_pixel_b_reg_n_0_[2][5]\,
      r_mul_reg_reg_2(4) => \r_dsp_add_input_pixel_b_reg_n_0_[2][4]\,
      r_mul_reg_reg_2(3) => \r_dsp_add_input_pixel_b_reg_n_0_[2][3]\,
      r_mul_reg_reg_2(2) => \r_dsp_add_input_pixel_b_reg_n_0_[2][2]\,
      r_mul_reg_reg_2(1) => \r_dsp_add_input_pixel_b_reg_n_0_[2][1]\,
      r_mul_reg_reg_2(0) => \r_dsp_add_input_pixel_b_reg_n_0_[2][0]\
    );
dsp_sub_3: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_sub_23
     port map (
      B(5) => \r_dsp_sub_input_a_value_reg_n_0_[3][16]\,
      B(4) => \r_dsp_sub_input_a_value_reg_n_0_[3][5]\,
      B(3) => \r_dsp_sub_input_a_value_reg_n_0_[3][4]\,
      B(2) => \r_dsp_sub_input_a_value_reg_n_0_[3][3]\,
      B(1) => \r_dsp_sub_input_a_value_reg_n_0_[0][5]\,
      B(0) => \r_dsp_sub_input_a_value_reg_n_0_[3][0]\,
      DI(1) => dsp_sub_3_n_3,
      DI(0) => dsp_sub_3_n_4,
      P(28 downto 0) => \w_dsp_sub_output[2]_163\(29 downto 1),
      Q(16) => \r_dsp_add_input_pixel_a_reg_n_0_[3][16]\,
      Q(15) => \r_dsp_add_input_pixel_a_reg_n_0_[3][15]\,
      Q(14) => \r_dsp_add_input_pixel_a_reg_n_0_[3][14]\,
      Q(13) => \r_dsp_add_input_pixel_a_reg_n_0_[3][13]\,
      Q(12) => \r_dsp_add_input_pixel_a_reg_n_0_[3][12]\,
      Q(11) => \r_dsp_add_input_pixel_a_reg_n_0_[3][11]\,
      Q(10) => \r_dsp_add_input_pixel_a_reg_n_0_[3][10]\,
      Q(9) => \r_dsp_add_input_pixel_a_reg_n_0_[3][9]\,
      Q(8) => \r_dsp_add_input_pixel_a_reg_n_0_[3][8]\,
      Q(7) => \r_dsp_add_input_pixel_a_reg_n_0_[3][7]\,
      Q(6) => \r_dsp_add_input_pixel_a_reg_n_0_[3][6]\,
      Q(5) => \r_dsp_add_input_pixel_a_reg_n_0_[3][5]\,
      Q(4) => \r_dsp_add_input_pixel_a_reg_n_0_[3][4]\,
      Q(3) => \r_dsp_add_input_pixel_a_reg_n_0_[3][3]\,
      Q(2) => \r_dsp_add_input_pixel_a_reg_n_0_[3][2]\,
      Q(1) => \r_dsp_add_input_pixel_a_reg_n_0_[3][1]\,
      Q(0) => \r_dsp_add_input_pixel_a_reg_n_0_[3][0]\,
      RSTA => RSTA,
      S(2) => dsp_sub_3_n_31,
      S(1) => dsp_sub_3_n_32,
      S(0) => dsp_sub_3_n_33,
      \i___2_carry__6_i_4__0_0\(28 downto 0) => \w_dsp_sub_output[1]_162\(29 downto 1),
      i_clk => i_clk,
      \p_0_out_inferred__1/i___2_carry__6\(28 downto 0) => \w_dsp_sub_output[0]_161\(29 downto 1),
      \p_0_out_inferred__1/i___2_carry__6_0\ => dsp_sub_2_n_29,
      r_mul_reg_reg_0(2) => \w_dsp_sub_output[3]_164\(30),
      r_mul_reg_reg_0(1 downto 0) => \w_dsp_sub_output[3]_164\(1 downto 0),
      r_mul_reg_reg_1(3) => dsp_sub_3_n_5,
      r_mul_reg_reg_1(2) => dsp_sub_3_n_6,
      r_mul_reg_reg_1(1) => dsp_sub_3_n_7,
      r_mul_reg_reg_1(0) => dsp_sub_3_n_8,
      r_mul_reg_reg_10(3) => dsp_sub_3_n_40,
      r_mul_reg_reg_10(2) => dsp_sub_3_n_41,
      r_mul_reg_reg_10(1) => dsp_sub_3_n_42,
      r_mul_reg_reg_10(0) => dsp_sub_3_n_43,
      r_mul_reg_reg_11(3) => dsp_sub_3_n_44,
      r_mul_reg_reg_11(2) => dsp_sub_3_n_45,
      r_mul_reg_reg_11(1) => dsp_sub_3_n_46,
      r_mul_reg_reg_11(0) => dsp_sub_3_n_47,
      r_mul_reg_reg_12(3) => dsp_sub_3_n_48,
      r_mul_reg_reg_12(2) => dsp_sub_3_n_49,
      r_mul_reg_reg_12(1) => dsp_sub_3_n_50,
      r_mul_reg_reg_12(0) => dsp_sub_3_n_51,
      r_mul_reg_reg_13(3) => dsp_sub_3_n_52,
      r_mul_reg_reg_13(2) => dsp_sub_3_n_53,
      r_mul_reg_reg_13(1) => dsp_sub_3_n_54,
      r_mul_reg_reg_13(0) => dsp_sub_3_n_55,
      r_mul_reg_reg_14(3) => dsp_sub_3_n_56,
      r_mul_reg_reg_14(2) => dsp_sub_3_n_57,
      r_mul_reg_reg_14(1) => dsp_sub_3_n_58,
      r_mul_reg_reg_14(0) => dsp_sub_3_n_59,
      r_mul_reg_reg_15(16) => \r_dsp_add_input_pixel_b_reg_n_0_[3][16]\,
      r_mul_reg_reg_15(15) => \r_dsp_add_input_pixel_b_reg_n_0_[3][15]\,
      r_mul_reg_reg_15(14) => \r_dsp_add_input_pixel_b_reg_n_0_[3][14]\,
      r_mul_reg_reg_15(13) => \r_dsp_add_input_pixel_b_reg_n_0_[3][13]\,
      r_mul_reg_reg_15(12) => \r_dsp_add_input_pixel_b_reg_n_0_[3][12]\,
      r_mul_reg_reg_15(11) => \r_dsp_add_input_pixel_b_reg_n_0_[3][11]\,
      r_mul_reg_reg_15(10) => \r_dsp_add_input_pixel_b_reg_n_0_[3][10]\,
      r_mul_reg_reg_15(9) => \r_dsp_add_input_pixel_b_reg_n_0_[3][9]\,
      r_mul_reg_reg_15(8) => \r_dsp_add_input_pixel_b_reg_n_0_[3][8]\,
      r_mul_reg_reg_15(7) => \r_dsp_add_input_pixel_b_reg_n_0_[3][7]\,
      r_mul_reg_reg_15(6) => \r_dsp_add_input_pixel_b_reg_n_0_[3][6]\,
      r_mul_reg_reg_15(5) => \r_dsp_add_input_pixel_b_reg_n_0_[3][5]\,
      r_mul_reg_reg_15(4) => \r_dsp_add_input_pixel_b_reg_n_0_[3][4]\,
      r_mul_reg_reg_15(3) => \r_dsp_add_input_pixel_b_reg_n_0_[3][3]\,
      r_mul_reg_reg_15(2) => \r_dsp_add_input_pixel_b_reg_n_0_[3][2]\,
      r_mul_reg_reg_15(1) => \r_dsp_add_input_pixel_b_reg_n_0_[3][1]\,
      r_mul_reg_reg_15(0) => \r_dsp_add_input_pixel_b_reg_n_0_[3][0]\,
      r_mul_reg_reg_2(3) => dsp_sub_3_n_9,
      r_mul_reg_reg_2(2) => dsp_sub_3_n_10,
      r_mul_reg_reg_2(1) => dsp_sub_3_n_11,
      r_mul_reg_reg_2(0) => dsp_sub_3_n_12,
      r_mul_reg_reg_3(3) => dsp_sub_3_n_13,
      r_mul_reg_reg_3(2) => dsp_sub_3_n_14,
      r_mul_reg_reg_3(1) => dsp_sub_3_n_15,
      r_mul_reg_reg_3(0) => dsp_sub_3_n_16,
      r_mul_reg_reg_4(3) => dsp_sub_3_n_17,
      r_mul_reg_reg_4(2) => dsp_sub_3_n_18,
      r_mul_reg_reg_4(1) => dsp_sub_3_n_19,
      r_mul_reg_reg_4(0) => dsp_sub_3_n_20,
      r_mul_reg_reg_5(3) => dsp_sub_3_n_21,
      r_mul_reg_reg_5(2) => dsp_sub_3_n_22,
      r_mul_reg_reg_5(1) => dsp_sub_3_n_23,
      r_mul_reg_reg_5(0) => dsp_sub_3_n_24,
      r_mul_reg_reg_6(3) => dsp_sub_3_n_25,
      r_mul_reg_reg_6(2) => dsp_sub_3_n_26,
      r_mul_reg_reg_6(1) => dsp_sub_3_n_27,
      r_mul_reg_reg_6(0) => dsp_sub_3_n_28,
      r_mul_reg_reg_7(1) => dsp_sub_3_n_29,
      r_mul_reg_reg_7(0) => dsp_sub_3_n_30,
      r_mul_reg_reg_8(1) => dsp_sub_3_n_34,
      r_mul_reg_reg_8(0) => dsp_sub_3_n_35,
      r_mul_reg_reg_9(3) => dsp_sub_3_n_36,
      r_mul_reg_reg_9(2) => dsp_sub_3_n_37,
      r_mul_reg_reg_9(1) => dsp_sub_3_n_38,
      r_mul_reg_reg_9(0) => dsp_sub_3_n_39
    );
\p_0_out_inferred__0/i___2_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_0_out_inferred__0/i___2_carry_n_0\,
      CO(2) => \p_0_out_inferred__0/i___2_carry_n_1\,
      CO(1) => \p_0_out_inferred__0/i___2_carry_n_2\,
      CO(0) => \p_0_out_inferred__0/i___2_carry_n_3\,
      CYINIT => '0',
      DI(3) => dsp_add_3_n_3,
      DI(2) => dsp_add_3_n_4,
      DI(1) => dsp_add_2_n_32,
      DI(0) => \w_dsp_add_output[0]_157\(0),
      O(3 downto 0) => \NLW_p_0_out_inferred__0/i___2_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => dsp_add_3_n_34,
      S(2) => dsp_add_3_n_35,
      S(1) => dsp_add_2_n_30,
      S(0) => dsp_add_2_n_31
    );
\p_0_out_inferred__0/i___2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_inferred__0/i___2_carry_n_0\,
      CO(3) => \p_0_out_inferred__0/i___2_carry__0_n_0\,
      CO(2) => \p_0_out_inferred__0/i___2_carry__0_n_1\,
      CO(1) => \p_0_out_inferred__0/i___2_carry__0_n_2\,
      CO(0) => \p_0_out_inferred__0/i___2_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => dsp_add_3_n_5,
      DI(2) => dsp_add_3_n_6,
      DI(1) => dsp_add_3_n_7,
      DI(0) => dsp_add_3_n_8,
      O(3) => p_0_in(0),
      O(2 downto 0) => \NLW_p_0_out_inferred__0/i___2_carry__0_O_UNCONNECTED\(2 downto 0),
      S(3) => dsp_add_3_n_36,
      S(2) => dsp_add_3_n_37,
      S(1) => dsp_add_3_n_38,
      S(0) => dsp_add_3_n_39
    );
\p_0_out_inferred__0/i___2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_inferred__0/i___2_carry__0_n_0\,
      CO(3) => \p_0_out_inferred__0/i___2_carry__1_n_0\,
      CO(2) => \p_0_out_inferred__0/i___2_carry__1_n_1\,
      CO(1) => \p_0_out_inferred__0/i___2_carry__1_n_2\,
      CO(0) => \p_0_out_inferred__0/i___2_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => dsp_add_3_n_9,
      DI(2) => dsp_add_3_n_10,
      DI(1) => dsp_add_3_n_11,
      DI(0) => dsp_add_3_n_12,
      O(3 downto 0) => p_0_in(4 downto 1),
      S(3) => dsp_add_3_n_40,
      S(2) => dsp_add_3_n_41,
      S(1) => dsp_add_3_n_42,
      S(0) => dsp_add_3_n_43
    );
\p_0_out_inferred__0/i___2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_inferred__0/i___2_carry__1_n_0\,
      CO(3) => \p_0_out_inferred__0/i___2_carry__2_n_0\,
      CO(2) => \p_0_out_inferred__0/i___2_carry__2_n_1\,
      CO(1) => \p_0_out_inferred__0/i___2_carry__2_n_2\,
      CO(0) => \p_0_out_inferred__0/i___2_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => dsp_add_3_n_13,
      DI(2) => dsp_add_3_n_14,
      DI(1) => dsp_add_3_n_15,
      DI(0) => dsp_add_3_n_16,
      O(3 downto 0) => p_0_in(8 downto 5),
      S(3) => dsp_add_3_n_44,
      S(2) => dsp_add_3_n_45,
      S(1) => dsp_add_3_n_46,
      S(0) => dsp_add_3_n_47
    );
\p_0_out_inferred__0/i___2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_inferred__0/i___2_carry__2_n_0\,
      CO(3) => \p_0_out_inferred__0/i___2_carry__3_n_0\,
      CO(2) => \p_0_out_inferred__0/i___2_carry__3_n_1\,
      CO(1) => \p_0_out_inferred__0/i___2_carry__3_n_2\,
      CO(0) => \p_0_out_inferred__0/i___2_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => dsp_add_3_n_17,
      DI(2) => dsp_add_3_n_18,
      DI(1) => dsp_add_3_n_19,
      DI(0) => dsp_add_3_n_20,
      O(3 downto 0) => p_0_in(12 downto 9),
      S(3) => dsp_add_3_n_48,
      S(2) => dsp_add_3_n_49,
      S(1) => dsp_add_3_n_50,
      S(0) => dsp_add_3_n_51
    );
\p_0_out_inferred__0/i___2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_inferred__0/i___2_carry__3_n_0\,
      CO(3) => \p_0_out_inferred__0/i___2_carry__4_n_0\,
      CO(2) => \p_0_out_inferred__0/i___2_carry__4_n_1\,
      CO(1) => \p_0_out_inferred__0/i___2_carry__4_n_2\,
      CO(0) => \p_0_out_inferred__0/i___2_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => dsp_add_3_n_21,
      DI(2) => dsp_add_3_n_22,
      DI(1) => dsp_add_3_n_23,
      DI(0) => dsp_add_3_n_24,
      O(3 downto 0) => p_0_in(16 downto 13),
      S(3) => dsp_add_3_n_52,
      S(2) => dsp_add_3_n_53,
      S(1) => dsp_add_3_n_54,
      S(0) => dsp_add_3_n_55
    );
\p_0_out_inferred__0/i___2_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_inferred__0/i___2_carry__4_n_0\,
      CO(3) => \p_0_out_inferred__0/i___2_carry__5_n_0\,
      CO(2) => \p_0_out_inferred__0/i___2_carry__5_n_1\,
      CO(1) => \p_0_out_inferred__0/i___2_carry__5_n_2\,
      CO(0) => \p_0_out_inferred__0/i___2_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => dsp_add_3_n_25,
      DI(2) => dsp_add_3_n_26,
      DI(1) => dsp_add_3_n_27,
      DI(0) => dsp_add_3_n_28,
      O(3 downto 0) => p_0_in(20 downto 17),
      S(3) => dsp_add_3_n_56,
      S(2) => dsp_add_3_n_57,
      S(1) => dsp_add_3_n_58,
      S(0) => dsp_add_3_n_59
    );
\p_0_out_inferred__0/i___2_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_inferred__0/i___2_carry__5_n_0\,
      CO(3 downto 2) => \NLW_p_0_out_inferred__0/i___2_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_0_out_inferred__0/i___2_carry__6_n_2\,
      CO(0) => \p_0_out_inferred__0/i___2_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => dsp_add_3_n_29,
      DI(0) => dsp_add_3_n_30,
      O(3) => \NLW_p_0_out_inferred__0/i___2_carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => p_0_in(23 downto 21),
      S(3) => '0',
      S(2) => dsp_add_3_n_31,
      S(1) => dsp_add_3_n_32,
      S(0) => dsp_add_3_n_33
    );
\p_0_out_inferred__1/i___2_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_0_out_inferred__1/i___2_carry_n_0\,
      CO(2) => \p_0_out_inferred__1/i___2_carry_n_1\,
      CO(1) => \p_0_out_inferred__1/i___2_carry_n_2\,
      CO(0) => \p_0_out_inferred__1/i___2_carry_n_3\,
      CYINIT => '0',
      DI(3) => dsp_sub_3_n_3,
      DI(2) => dsp_sub_3_n_4,
      DI(1) => dsp_sub_2_n_32,
      DI(0) => \w_dsp_sub_output[0]_161\(0),
      O(3 downto 0) => \NLW_p_0_out_inferred__1/i___2_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => dsp_sub_3_n_34,
      S(2) => dsp_sub_3_n_35,
      S(1) => dsp_sub_2_n_30,
      S(0) => dsp_sub_2_n_31
    );
\p_0_out_inferred__1/i___2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_inferred__1/i___2_carry_n_0\,
      CO(3) => \p_0_out_inferred__1/i___2_carry__0_n_0\,
      CO(2) => \p_0_out_inferred__1/i___2_carry__0_n_1\,
      CO(1) => \p_0_out_inferred__1/i___2_carry__0_n_2\,
      CO(0) => \p_0_out_inferred__1/i___2_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => dsp_sub_3_n_5,
      DI(2) => dsp_sub_3_n_6,
      DI(1) => dsp_sub_3_n_7,
      DI(0) => dsp_sub_3_n_8,
      O(3) => p_1_in(0),
      O(2 downto 0) => \NLW_p_0_out_inferred__1/i___2_carry__0_O_UNCONNECTED\(2 downto 0),
      S(3) => dsp_sub_3_n_36,
      S(2) => dsp_sub_3_n_37,
      S(1) => dsp_sub_3_n_38,
      S(0) => dsp_sub_3_n_39
    );
\p_0_out_inferred__1/i___2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_inferred__1/i___2_carry__0_n_0\,
      CO(3) => \p_0_out_inferred__1/i___2_carry__1_n_0\,
      CO(2) => \p_0_out_inferred__1/i___2_carry__1_n_1\,
      CO(1) => \p_0_out_inferred__1/i___2_carry__1_n_2\,
      CO(0) => \p_0_out_inferred__1/i___2_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => dsp_sub_3_n_9,
      DI(2) => dsp_sub_3_n_10,
      DI(1) => dsp_sub_3_n_11,
      DI(0) => dsp_sub_3_n_12,
      O(3 downto 0) => p_1_in(4 downto 1),
      S(3) => dsp_sub_3_n_40,
      S(2) => dsp_sub_3_n_41,
      S(1) => dsp_sub_3_n_42,
      S(0) => dsp_sub_3_n_43
    );
\p_0_out_inferred__1/i___2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_inferred__1/i___2_carry__1_n_0\,
      CO(3) => \p_0_out_inferred__1/i___2_carry__2_n_0\,
      CO(2) => \p_0_out_inferred__1/i___2_carry__2_n_1\,
      CO(1) => \p_0_out_inferred__1/i___2_carry__2_n_2\,
      CO(0) => \p_0_out_inferred__1/i___2_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => dsp_sub_3_n_13,
      DI(2) => dsp_sub_3_n_14,
      DI(1) => dsp_sub_3_n_15,
      DI(0) => dsp_sub_3_n_16,
      O(3 downto 0) => p_1_in(8 downto 5),
      S(3) => dsp_sub_3_n_44,
      S(2) => dsp_sub_3_n_45,
      S(1) => dsp_sub_3_n_46,
      S(0) => dsp_sub_3_n_47
    );
\p_0_out_inferred__1/i___2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_inferred__1/i___2_carry__2_n_0\,
      CO(3) => \p_0_out_inferred__1/i___2_carry__3_n_0\,
      CO(2) => \p_0_out_inferred__1/i___2_carry__3_n_1\,
      CO(1) => \p_0_out_inferred__1/i___2_carry__3_n_2\,
      CO(0) => \p_0_out_inferred__1/i___2_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => dsp_sub_3_n_17,
      DI(2) => dsp_sub_3_n_18,
      DI(1) => dsp_sub_3_n_19,
      DI(0) => dsp_sub_3_n_20,
      O(3 downto 0) => p_1_in(12 downto 9),
      S(3) => dsp_sub_3_n_48,
      S(2) => dsp_sub_3_n_49,
      S(1) => dsp_sub_3_n_50,
      S(0) => dsp_sub_3_n_51
    );
\p_0_out_inferred__1/i___2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_inferred__1/i___2_carry__3_n_0\,
      CO(3) => \p_0_out_inferred__1/i___2_carry__4_n_0\,
      CO(2) => \p_0_out_inferred__1/i___2_carry__4_n_1\,
      CO(1) => \p_0_out_inferred__1/i___2_carry__4_n_2\,
      CO(0) => \p_0_out_inferred__1/i___2_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => dsp_sub_3_n_21,
      DI(2) => dsp_sub_3_n_22,
      DI(1) => dsp_sub_3_n_23,
      DI(0) => dsp_sub_3_n_24,
      O(3 downto 0) => p_1_in(16 downto 13),
      S(3) => dsp_sub_3_n_52,
      S(2) => dsp_sub_3_n_53,
      S(1) => dsp_sub_3_n_54,
      S(0) => dsp_sub_3_n_55
    );
\p_0_out_inferred__1/i___2_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_inferred__1/i___2_carry__4_n_0\,
      CO(3) => \p_0_out_inferred__1/i___2_carry__5_n_0\,
      CO(2) => \p_0_out_inferred__1/i___2_carry__5_n_1\,
      CO(1) => \p_0_out_inferred__1/i___2_carry__5_n_2\,
      CO(0) => \p_0_out_inferred__1/i___2_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => dsp_sub_3_n_25,
      DI(2) => dsp_sub_3_n_26,
      DI(1) => dsp_sub_3_n_27,
      DI(0) => dsp_sub_3_n_28,
      O(3 downto 0) => p_1_in(20 downto 17),
      S(3) => dsp_sub_3_n_56,
      S(2) => dsp_sub_3_n_57,
      S(1) => dsp_sub_3_n_58,
      S(0) => dsp_sub_3_n_59
    );
\p_0_out_inferred__1/i___2_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_inferred__1/i___2_carry__5_n_0\,
      CO(3 downto 2) => \NLW_p_0_out_inferred__1/i___2_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_0_out_inferred__1/i___2_carry__6_n_2\,
      CO(0) => \p_0_out_inferred__1/i___2_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => dsp_sub_3_n_29,
      DI(0) => dsp_sub_3_n_30,
      O(3) => \NLW_p_0_out_inferred__1/i___2_carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => p_1_in(23 downto 21),
      S(3) => '0',
      S(2) => dsp_sub_3_n_31,
      S(1) => dsp_sub_3_n_32,
      S(0) => dsp_sub_3_n_33
    );
\r_curr_input_col[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FFF2000"
    )
        port map (
      I0 => \^r_curr_input_col_reg[0]_0\,
      I1 => w_trans_to_dct1_axis_tlast,
      I2 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I3 => w_trans_to_dct1_axis_tvalid,
      I4 => \r_curr_input_col_reg_n_0_[1]\,
      O => \r_curr_input_col[1]_i_1__1_n_0\
    );
\r_curr_input_col[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF1FFFFF00200000"
    )
        port map (
      I0 => \r_dsp_add_1_setup[2]_i_3__0_n_0\,
      I1 => w_trans_to_dct1_axis_tlast,
      I2 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I3 => r_core_state(0),
      I4 => r_core_state(1),
      I5 => \r_curr_input_col_reg_n_0_[2]\,
      O => \r_curr_input_col[2]_i_1__1_n_0\
    );
\r_curr_input_col_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_curr_input_col_reg[0]_1\,
      Q => \^r_curr_input_col_reg[0]_0\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_curr_input_col_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_curr_input_col[1]_i_1__1_n_0\,
      Q => \r_curr_input_col_reg_n_0_[1]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_curr_input_col_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_curr_input_col[2]_i_1__1_n_0\,
      Q => \r_curr_input_col_reg_n_0_[2]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_1_setup[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AE"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I1 => r_dsp_add_3_preadd,
      I2 => \FSM_onehot_r_core_state[2]_i_2__0_n_0\,
      I3 => \r_dsp_add_1_setup_reg_n_0_[1]\,
      O => r_dsp_add_1_setup(1)
    );
\r_dsp_add_1_setup[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAEAEAAAAAAAAA"
    )
        port map (
      I0 => r_dsp_add_3_preadd,
      I1 => w_trans_to_dct1_axis_tvalid,
      I2 => w_trans_to_dct1_axis_tlast,
      I3 => \r_dsp_add_1_setup[2]_i_3__0_n_0\,
      I4 => \r_curr_input_col_reg_n_0_[2]\,
      I5 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      O => \r_dsp_add_1_setup[2]_i_1__0_n_0\
    );
\r_dsp_add_1_setup[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AEAE00"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I1 => r_dsp_add_3_preadd,
      I2 => \FSM_onehot_r_core_state[2]_i_2__0_n_0\,
      I3 => \r_dsp_add_1_setup_reg_n_0_[1]\,
      I4 => \r_dsp_add_1_setup_reg_n_0_[2]\,
      O => r_dsp_add_1_setup(2)
    );
\r_dsp_add_1_setup[2]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_curr_input_col_reg_n_0_[1]\,
      I1 => \^r_curr_input_col_reg[0]_0\,
      O => \r_dsp_add_1_setup[2]_i_3__0_n_0\
    );
\r_dsp_add_1_setup_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1__0_n_0\,
      D => r_dsp_add_1_setup(1),
      Q => \r_dsp_add_1_setup_reg_n_0_[1]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_1_setup_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1__0_n_0\,
      D => r_dsp_add_1_setup(2),
      Q => \r_dsp_add_1_setup_reg_n_0_[2]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_2_load[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEEEEE00000000"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I1 => r_dsp_add_3_preadd,
      I2 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      I3 => r_dsp_sub_5_finished(1),
      I4 => r_dsp_sub_5_finished(0),
      I5 => \r_dsp_add_1_setup_reg_n_0_[1]\,
      O => \r_dsp_add_2_load[1]_i_1__0_n_0\
    );
\r_dsp_add_2_load[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEEEEE00000000"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I1 => r_dsp_add_3_preadd,
      I2 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      I3 => r_dsp_sub_5_finished(1),
      I4 => r_dsp_sub_5_finished(0),
      I5 => \r_dsp_add_1_setup_reg_n_0_[2]\,
      O => \r_dsp_add_2_load[2]_i_1__0_n_0\
    );
\r_dsp_add_2_load_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1__0_n_0\,
      D => \r_dsp_add_2_load[1]_i_1__0_n_0\,
      Q => \r_dsp_add_2_load_reg_n_0_[1]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_2_load_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1__0_n_0\,
      D => \r_dsp_add_2_load[2]_i_1__0_n_0\,
      Q => \r_dsp_add_2_load_reg_n_0_[2]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_3_preadd[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \r_dsp_add_2_load_reg_n_0_[1]\,
      I1 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      I2 => r_dsp_sub_5_finished(1),
      I3 => r_dsp_sub_5_finished(0),
      O => \r_dsp_add_3_preadd[1]_i_1__0_n_0\
    );
\r_dsp_add_3_preadd[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \r_dsp_add_2_load_reg_n_0_[2]\,
      I1 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      I2 => r_dsp_sub_5_finished(1),
      I3 => r_dsp_sub_5_finished(0),
      O => \r_dsp_add_3_preadd[2]_i_1__0_n_0\
    );
\r_dsp_add_3_preadd_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_dsp_add_3_preadd,
      D => \r_dsp_add_3_preadd[1]_i_1__0_n_0\,
      Q => \r_dsp_add_3_preadd_reg_n_0_[1]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_3_preadd_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_dsp_add_3_preadd,
      D => \r_dsp_add_3_preadd[2]_i_1__0_n_0\,
      Q => \r_dsp_add_3_preadd_reg_n_0_[2]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_4_mul[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \r_dsp_add_3_preadd_reg_n_0_[1]\,
      I1 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      I2 => r_dsp_sub_5_finished(1),
      I3 => r_dsp_sub_5_finished(0),
      O => \r_dsp_add_4_mul[1]_i_1__0_n_0\
    );
\r_dsp_add_4_mul[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \r_dsp_add_3_preadd_reg_n_0_[2]\,
      I1 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      I2 => r_dsp_sub_5_finished(1),
      I3 => r_dsp_sub_5_finished(0),
      O => \r_dsp_add_4_mul[2]_i_1__0_n_0\
    );
\r_dsp_add_4_mul_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_dsp_add_3_preadd,
      D => \r_dsp_add_4_mul[1]_i_1__0_n_0\,
      Q => r_dsp_add_4_mul(1),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_4_mul_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_dsp_add_3_preadd,
      D => \r_dsp_add_4_mul[2]_i_1__0_n_0\,
      Q => r_dsp_add_4_mul(2),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_5_finished[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => r_dsp_add_4_mul(1),
      I1 => r_dsp_sub_5_finished(2),
      I2 => \r_dsp_sub_5_finished_reg[1]_rep__0_n_0\,
      I3 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      O => \r_dsp_add_5_finished[1]_i_1__0_n_0\
    );
\r_dsp_add_5_finished[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => r_dsp_add_4_mul(2),
      I1 => r_dsp_sub_5_finished(2),
      I2 => \r_dsp_sub_5_finished_reg[1]_rep__0_n_0\,
      I3 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      O => \r_dsp_add_5_finished[2]_i_1__0_n_0\
    );
\r_dsp_add_5_finished_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_dsp_add_3_preadd,
      D => \r_dsp_add_5_finished[1]_i_1__0_n_0\,
      Q => r_dsp_add_5_finished(1),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_5_finished_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_dsp_add_3_preadd,
      D => \r_dsp_add_5_finished[2]_i_1__0_n_0\,
      Q => r_dsp_add_5_finished(2),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_a_value[0][1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => r_dsp_add_3_preadd,
      I1 => \r_dsp_add_1_setup_reg_n_0_[2]\,
      I2 => \r_dsp_add_1_setup_reg_n_0_[1]\,
      O => \r_dsp_add_input_a_value[0][1]_i_1__0_n_0\
    );
\r_dsp_add_input_a_value[0][2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \r_dsp_add_1_setup_reg_n_0_[1]\,
      I1 => r_dsp_add_3_preadd,
      I2 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      O => \r_dsp_add_input_a_value[0][2]_i_1__0_n_0\
    );
\r_dsp_add_input_a_value[0][3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I1 => r_dsp_add_3_preadd,
      O => \r_dsp_add_input_a_value[0][3]_i_1__0_n_0\
    );
\r_dsp_add_input_a_value[0][4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_add_3_preadd,
      I1 => \r_dsp_add_1_setup_reg_n_0_[1]\,
      O => \r_dsp_add_input_a_value[0][4]_i_1__0_n_0\
    );
\r_dsp_add_input_a_value[0][5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => \r_dsp_add_1_setup_reg_n_0_[2]\,
      I1 => \r_dsp_add_1_setup_reg_n_0_[1]\,
      I2 => r_dsp_add_3_preadd,
      I3 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      O => \r_dsp_add_input_a_value[0][5]_i_1__0_n_0\
    );
\r_dsp_add_input_a_value[1][0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ECFC"
    )
        port map (
      I0 => \r_dsp_add_1_setup_reg_n_0_[2]\,
      I1 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_add_1_setup_reg_n_0_[1]\,
      O => \r_dsp_add_input_a_value[1][0]_i_1__0_n_0\
    );
\r_dsp_add_input_a_value[1][16]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_add_3_preadd,
      I1 => \r_dsp_add_1_setup_reg_n_0_[2]\,
      O => \r_dsp_add_input_a_value[1][16]_i_1__0_n_0\
    );
\r_dsp_add_input_a_value[1][1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => r_dsp_add_3_preadd,
      I1 => \r_dsp_add_1_setup_reg_n_0_[2]\,
      I2 => \r_dsp_add_1_setup_reg_n_0_[1]\,
      O => \r_dsp_add_input_a_value[1][1]_i_1__0_n_0\
    );
\r_dsp_add_input_a_value[1][2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EABA"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I1 => \r_dsp_add_1_setup_reg_n_0_[2]\,
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_add_1_setup_reg_n_0_[1]\,
      O => \r_dsp_add_input_a_value[1][2]_i_1__0_n_0\
    );
\r_dsp_add_input_a_value[1][3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \r_dsp_add_1_setup_reg_n_0_[2]\,
      I1 => r_dsp_add_3_preadd,
      I2 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      O => \r_dsp_add_input_a_value[1][3]_i_1__0_n_0\
    );
\r_dsp_add_input_a_value[1][4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => r_dsp_add_3_preadd,
      I1 => \r_dsp_add_1_setup_reg_n_0_[1]\,
      I2 => \r_dsp_add_1_setup_reg_n_0_[2]\,
      O => \r_dsp_add_input_a_value[1][4]_i_1__0_n_0\
    );
\r_dsp_add_input_a_value[1][5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF04"
    )
        port map (
      I0 => \r_dsp_add_1_setup_reg_n_0_[1]\,
      I1 => r_dsp_add_3_preadd,
      I2 => \r_dsp_add_1_setup_reg_n_0_[2]\,
      I3 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      O => \r_dsp_add_input_a_value[1][5]_i_1__0_n_0\
    );
\r_dsp_add_input_a_value[2][3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFB0"
    )
        port map (
      I0 => \r_dsp_add_1_setup_reg_n_0_[1]\,
      I1 => \r_dsp_add_1_setup_reg_n_0_[2]\,
      I2 => r_dsp_add_3_preadd,
      I3 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      O => \r_dsp_add_input_a_value[2][3]_i_1__0_n_0\
    );
\r_dsp_add_input_a_value[2][5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF8A"
    )
        port map (
      I0 => r_dsp_add_3_preadd,
      I1 => \r_dsp_add_1_setup_reg_n_0_[1]\,
      I2 => \r_dsp_add_1_setup_reg_n_0_[2]\,
      I3 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      O => \r_dsp_add_input_a_value[2][5]_i_1__0_n_0\
    );
\r_dsp_add_input_a_value[3][3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFD0"
    )
        port map (
      I0 => \r_dsp_add_1_setup_reg_n_0_[1]\,
      I1 => \r_dsp_add_1_setup_reg_n_0_[2]\,
      I2 => r_dsp_add_3_preadd,
      I3 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      O => r_dsp_add_input_a_value1_in(3)
    );
\r_dsp_add_input_a_value[3][5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAEE"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I1 => r_dsp_add_3_preadd,
      I2 => \r_dsp_add_1_setup_reg_n_0_[2]\,
      I3 => \r_dsp_add_1_setup_reg_n_0_[1]\,
      O => r_dsp_add_input_a_value1_in(5)
    );
\r_dsp_add_input_a_value_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1__0_n_0\,
      D => \r_dsp_add_input_a_value[0][1]_i_1__0_n_0\,
      Q => \r_dsp_add_input_a_value_reg_n_0_[0][1]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_a_value_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1__0_n_0\,
      D => \r_dsp_add_input_a_value[0][2]_i_1__0_n_0\,
      Q => \r_dsp_add_input_a_value_reg_n_0_[0][2]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_a_value_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1__0_n_0\,
      D => \r_dsp_add_input_a_value[0][3]_i_1__0_n_0\,
      Q => \r_dsp_add_input_a_value_reg_n_0_[0][3]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_a_value_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1__0_n_0\,
      D => \r_dsp_add_input_a_value[0][4]_i_1__0_n_0\,
      Q => \r_dsp_add_input_a_value_reg_n_0_[0][4]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_a_value_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1__0_n_0\,
      D => \r_dsp_add_input_a_value[0][5]_i_1__0_n_0\,
      Q => \r_dsp_add_input_a_value_reg_n_0_[0][5]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_a_value_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1__0_n_0\,
      D => \r_dsp_add_input_a_value[1][0]_i_1__0_n_0\,
      Q => \r_dsp_add_input_a_value_reg_n_0_[1][0]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_a_value_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1__0_n_0\,
      D => \r_dsp_add_input_a_value[1][16]_i_1__0_n_0\,
      Q => \r_dsp_add_input_a_value_reg_n_0_[1][16]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_a_value_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1__0_n_0\,
      D => \r_dsp_add_input_a_value[1][1]_i_1__0_n_0\,
      Q => \r_dsp_add_input_a_value_reg_n_0_[1][1]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_a_value_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1__0_n_0\,
      D => \r_dsp_add_input_a_value[1][2]_i_1__0_n_0\,
      Q => \r_dsp_add_input_a_value_reg_n_0_[1][2]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_a_value_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1__0_n_0\,
      D => \r_dsp_add_input_a_value[1][3]_i_1__0_n_0\,
      Q => \r_dsp_add_input_a_value_reg_n_0_[1][3]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_a_value_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1__0_n_0\,
      D => \r_dsp_add_input_a_value[1][4]_i_1__0_n_0\,
      Q => \r_dsp_add_input_a_value_reg_n_0_[1][4]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_a_value_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1__0_n_0\,
      D => \r_dsp_add_input_a_value[1][5]_i_1__0_n_0\,
      Q => \r_dsp_add_input_a_value_reg_n_0_[1][5]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_a_value_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1__0_n_0\,
      D => \r_dsp_add_input_a_value[2][3]_i_1__0_n_0\,
      Q => \r_dsp_add_input_a_value_reg_n_0_[2][3]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_a_value_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1__0_n_0\,
      D => \r_dsp_add_input_a_value[2][5]_i_1__0_n_0\,
      Q => \r_dsp_add_input_a_value_reg_n_0_[2][5]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_a_value_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1__0_n_0\,
      D => r_dsp_add_input_a_value1_in(3),
      Q => \r_dsp_add_input_a_value_reg_n_0_[3][3]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_a_value_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1__0_n_0\,
      D => r_dsp_add_input_a_value1_in(5),
      Q => \r_dsp_add_input_a_value_reg_n_0_[3][5]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_a[0][0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[0]_165\(0),
      O => \r_dsp_add_input_pixel_a[0][0]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_a[0][10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[0]_165\(10),
      O => \r_dsp_add_input_pixel_a[0][10]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_a[0][11]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[0]_165\(11),
      O => \r_dsp_add_input_pixel_a[0][11]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_a[0][12]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[0]_165\(12),
      O => \r_dsp_add_input_pixel_a[0][12]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_a[0][13]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[0]_165\(13),
      O => \r_dsp_add_input_pixel_a[0][13]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_a[0][14]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[0]_165\(14),
      O => \r_dsp_add_input_pixel_a[0][14]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_a[0][15]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[0]_165\(15),
      O => \r_dsp_add_input_pixel_a[0][15]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_a[0][16]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[0]_165\(16),
      O => \r_dsp_add_input_pixel_a[0][16]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_a[0][1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[0]_165\(1),
      O => \r_dsp_add_input_pixel_a[0][1]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_a[0][2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[0]_165\(2),
      O => \r_dsp_add_input_pixel_a[0][2]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_a[0][3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[0]_165\(3),
      O => \r_dsp_add_input_pixel_a[0][3]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_a[0][4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[0]_165\(4),
      O => \r_dsp_add_input_pixel_a[0][4]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_a[0][5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[0]_165\(5),
      O => \r_dsp_add_input_pixel_a[0][5]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_a[0][6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[0]_165\(6),
      O => \r_dsp_add_input_pixel_a[0][6]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_a[0][7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[0]_165\(7),
      O => \r_dsp_add_input_pixel_a[0][7]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_a[0][8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[0]_165\(8),
      O => \r_dsp_add_input_pixel_a[0][8]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_a[0][9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[0]_165\(9),
      O => \r_dsp_add_input_pixel_a[0][9]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_a[1][0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I1 => \r_input_pixels_reg[1]_172\(0),
      O => \r_dsp_add_input_pixel_a[1][0]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_a[1][10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I1 => \r_input_pixels_reg[1]_172\(10),
      O => \r_dsp_add_input_pixel_a[1][10]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_a[1][11]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I1 => \r_input_pixels_reg[1]_172\(11),
      O => \r_dsp_add_input_pixel_a[1][11]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_a[1][12]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I1 => \r_input_pixels_reg[1]_172\(12),
      O => \r_dsp_add_input_pixel_a[1][12]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_a[1][13]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I1 => \r_input_pixels_reg[1]_172\(13),
      O => \r_dsp_add_input_pixel_a[1][13]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_a[1][14]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I1 => \r_input_pixels_reg[1]_172\(14),
      O => \r_dsp_add_input_pixel_a[1][14]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_a[1][15]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I1 => \r_input_pixels_reg[1]_172\(15),
      O => \r_dsp_add_input_pixel_a[1][15]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_a[1][16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF400040004000"
    )
        port map (
      I0 => r_core_state(0),
      I1 => r_core_state(1),
      I2 => \r_core_state0__2\,
      I3 => w_trans_to_dct1_axis_tready,
      I4 => \FSM_onehot_r_core_state[2]_i_2__0_n_0\,
      I5 => r_dsp_add_3_preadd,
      O => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_a[1][16]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I1 => \r_input_pixels_reg[1]_172\(16),
      O => \r_dsp_add_input_pixel_a[1][16]_i_2__0_n_0\
    );
\r_dsp_add_input_pixel_a[1][1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I1 => \r_input_pixels_reg[1]_172\(1),
      O => \r_dsp_add_input_pixel_a[1][1]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_a[1][2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I1 => \r_input_pixels_reg[1]_172\(2),
      O => \r_dsp_add_input_pixel_a[1][2]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_a[1][3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I1 => \r_input_pixels_reg[1]_172\(3),
      O => \r_dsp_add_input_pixel_a[1][3]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_a[1][4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I1 => \r_input_pixels_reg[1]_172\(4),
      O => \r_dsp_add_input_pixel_a[1][4]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_a[1][5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I1 => \r_input_pixels_reg[1]_172\(5),
      O => \r_dsp_add_input_pixel_a[1][5]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_a[1][6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I1 => \r_input_pixels_reg[1]_172\(6),
      O => \r_dsp_add_input_pixel_a[1][6]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_a[1][7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I1 => \r_input_pixels_reg[1]_172\(7),
      O => \r_dsp_add_input_pixel_a[1][7]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_a[1][8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I1 => \r_input_pixels_reg[1]_172\(8),
      O => \r_dsp_add_input_pixel_a[1][8]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_a[1][9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I1 => \r_input_pixels_reg[1]_172\(9),
      O => \r_dsp_add_input_pixel_a[1][9]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_a[2][0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[2]_166\(0),
      O => \r_dsp_add_input_pixel_a[2][0]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_a[2][10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[2]_166\(10),
      O => \r_dsp_add_input_pixel_a[2][10]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_a[2][11]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[2]_166\(11),
      O => \r_dsp_add_input_pixel_a[2][11]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_a[2][12]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[2]_166\(12),
      O => \r_dsp_add_input_pixel_a[2][12]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_a[2][13]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[2]_166\(13),
      O => \r_dsp_add_input_pixel_a[2][13]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_a[2][14]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[2]_166\(14),
      O => \r_dsp_add_input_pixel_a[2][14]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_a[2][15]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[2]_166\(15),
      O => \r_dsp_add_input_pixel_a[2][15]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_a[2][16]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[2]_166\(16),
      O => \r_dsp_add_input_pixel_a[2][16]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_a[2][1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[2]_166\(1),
      O => \r_dsp_add_input_pixel_a[2][1]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_a[2][2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[2]_166\(2),
      O => \r_dsp_add_input_pixel_a[2][2]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_a[2][3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[2]_166\(3),
      O => \r_dsp_add_input_pixel_a[2][3]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_a[2][4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[2]_166\(4),
      O => \r_dsp_add_input_pixel_a[2][4]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_a[2][5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[2]_166\(5),
      O => \r_dsp_add_input_pixel_a[2][5]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_a[2][6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[2]_166\(6),
      O => \r_dsp_add_input_pixel_a[2][6]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_a[2][7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[2]_166\(7),
      O => \r_dsp_add_input_pixel_a[2][7]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_a[2][8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[2]_166\(8),
      O => \r_dsp_add_input_pixel_a[2][8]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_a[2][9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[2]_166\(9),
      O => \r_dsp_add_input_pixel_a[2][9]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_a[3][0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[3]_167\(0),
      O => \r_dsp_add_input_pixel_a[3][0]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_a[3][10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[3]_167\(10),
      O => \r_dsp_add_input_pixel_a[3][10]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_a[3][11]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[3]_167\(11),
      O => \r_dsp_add_input_pixel_a[3][11]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_a[3][12]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[3]_167\(12),
      O => \r_dsp_add_input_pixel_a[3][12]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_a[3][13]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[3]_167\(13),
      O => \r_dsp_add_input_pixel_a[3][13]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_a[3][14]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[3]_167\(14),
      O => \r_dsp_add_input_pixel_a[3][14]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_a[3][15]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[3]_167\(15),
      O => \r_dsp_add_input_pixel_a[3][15]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_a[3][16]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[3]_167\(16),
      O => \r_dsp_add_input_pixel_a[3][16]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_a[3][1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[3]_167\(1),
      O => \r_dsp_add_input_pixel_a[3][1]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_a[3][2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[3]_167\(2),
      O => \r_dsp_add_input_pixel_a[3][2]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_a[3][3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[3]_167\(3),
      O => \r_dsp_add_input_pixel_a[3][3]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_a[3][4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[3]_167\(4),
      O => \r_dsp_add_input_pixel_a[3][4]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_a[3][5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[3]_167\(5),
      O => \r_dsp_add_input_pixel_a[3][5]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_a[3][6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[3]_167\(6),
      O => \r_dsp_add_input_pixel_a[3][6]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_a[3][7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[3]_167\(7),
      O => \r_dsp_add_input_pixel_a[3][7]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_a[3][8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[3]_167\(8),
      O => \r_dsp_add_input_pixel_a[3][8]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_a[3][9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[3]_167\(9),
      O => \r_dsp_add_input_pixel_a[3][9]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_a_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_a[0][0]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[0][0]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_a[0][10]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[0][10]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_a[0][11]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[0][11]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_a[0][12]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[0][12]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_a[0][13]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[0][13]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_a[0][14]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[0][14]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_a[0][15]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[0][15]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_a[0][16]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[0][16]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_a[0][1]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[0][1]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_a[0][2]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[0][2]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_a[0][3]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[0][3]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_a[0][4]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[0][4]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_a[0][5]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[0][5]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_a[0][6]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[0][6]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_a[0][7]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[0][7]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_a[0][8]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[0][8]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_a[0][9]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[0][9]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_a[1][0]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[1][0]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_a[1][10]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[1][10]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_a[1][11]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[1][11]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_a[1][12]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[1][12]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_a[1][13]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[1][13]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_a[1][14]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[1][14]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_a[1][15]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[1][15]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_a[1][16]_i_2__0_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[1][16]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_a[1][1]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[1][1]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_a[1][2]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[1][2]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_a[1][3]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[1][3]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_a[1][4]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[1][4]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_a[1][5]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[1][5]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_a[1][6]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[1][6]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_a[1][7]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[1][7]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_a[1][8]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[1][8]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_a[1][9]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[1][9]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_a[2][0]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[2][0]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_a[2][10]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[2][10]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_a[2][11]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[2][11]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_a[2][12]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[2][12]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[2][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_a[2][13]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[2][13]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[2][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_a[2][14]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[2][14]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[2][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_a[2][15]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[2][15]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[2][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_a[2][16]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[2][16]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_a[2][1]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[2][1]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_a[2][2]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[2][2]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_a[2][3]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[2][3]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_a[2][4]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[2][4]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_a[2][5]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[2][5]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_a[2][6]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[2][6]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_a[2][7]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[2][7]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_a[2][8]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[2][8]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_a[2][9]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[2][9]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_a[3][0]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[3][0]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[3][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_a[3][10]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[3][10]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[3][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_a[3][11]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[3][11]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[3][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_a[3][12]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[3][12]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[3][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_a[3][13]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[3][13]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[3][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_a[3][14]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[3][14]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[3][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_a[3][15]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[3][15]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[3][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_a[3][16]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[3][16]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_a[3][1]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[3][1]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_a[3][2]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[3][2]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_a[3][3]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[3][3]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_a[3][4]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[3][4]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_a[3][5]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[3][5]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_a[3][6]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[3][6]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_a[3][7]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[3][7]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_a[3][8]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[3][8]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_a_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_a[3][9]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_a_reg_n_0_[3][9]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_b[0][0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[1][16]_0\(0),
      O => \r_dsp_add_input_pixel_b[0][0]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_b[0][10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[1][16]_0\(10),
      O => \r_dsp_add_input_pixel_b[0][10]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_b[0][11]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[1][16]_0\(11),
      O => \r_dsp_add_input_pixel_b[0][11]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_b[0][12]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[1][16]_0\(12),
      O => \r_dsp_add_input_pixel_b[0][12]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_b[0][13]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[1][16]_0\(13),
      O => \r_dsp_add_input_pixel_b[0][13]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_b[0][14]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[1][16]_0\(14),
      O => \r_dsp_add_input_pixel_b[0][14]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_b[0][15]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[1][16]_0\(15),
      O => \r_dsp_add_input_pixel_b[0][15]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_b[0][16]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[1][16]_0\(16),
      O => \r_dsp_add_input_pixel_b[0][16]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_b[0][1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[1][16]_0\(1),
      O => \r_dsp_add_input_pixel_b[0][1]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_b[0][2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[1][16]_0\(2),
      O => \r_dsp_add_input_pixel_b[0][2]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_b[0][3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[1][16]_0\(3),
      O => \r_dsp_add_input_pixel_b[0][3]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_b[0][4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[1][16]_0\(4),
      O => \r_dsp_add_input_pixel_b[0][4]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_b[0][5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[1][16]_0\(5),
      O => \r_dsp_add_input_pixel_b[0][5]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_b[0][6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[1][16]_0\(6),
      O => \r_dsp_add_input_pixel_b[0][6]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_b[0][7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[1][16]_0\(7),
      O => \r_dsp_add_input_pixel_b[0][7]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_b[0][8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[1][16]_0\(8),
      O => \r_dsp_add_input_pixel_b[0][8]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_b[0][9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[1][16]_0\(9),
      O => \r_dsp_add_input_pixel_b[0][9]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_b[1][0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I1 => \r_input_pixels_reg[6]_170\(0),
      O => \r_dsp_add_input_pixel_b[1][0]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_b[1][10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I1 => \r_input_pixels_reg[6]_170\(10),
      O => \r_dsp_add_input_pixel_b[1][10]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_b[1][11]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I1 => \r_input_pixels_reg[6]_170\(11),
      O => \r_dsp_add_input_pixel_b[1][11]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_b[1][12]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I1 => \r_input_pixels_reg[6]_170\(12),
      O => \r_dsp_add_input_pixel_b[1][12]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_b[1][13]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I1 => \r_input_pixels_reg[6]_170\(13),
      O => \r_dsp_add_input_pixel_b[1][13]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_b[1][14]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I1 => \r_input_pixels_reg[6]_170\(14),
      O => \r_dsp_add_input_pixel_b[1][14]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_b[1][15]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I1 => \r_input_pixels_reg[6]_170\(15),
      O => \r_dsp_add_input_pixel_b[1][15]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_b[1][16]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I1 => \r_input_pixels_reg[6]_170\(16),
      O => \r_dsp_add_input_pixel_b[1][16]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_b[1][1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I1 => \r_input_pixels_reg[6]_170\(1),
      O => \r_dsp_add_input_pixel_b[1][1]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_b[1][2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I1 => \r_input_pixels_reg[6]_170\(2),
      O => \r_dsp_add_input_pixel_b[1][2]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_b[1][3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I1 => \r_input_pixels_reg[6]_170\(3),
      O => \r_dsp_add_input_pixel_b[1][3]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_b[1][4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I1 => \r_input_pixels_reg[6]_170\(4),
      O => \r_dsp_add_input_pixel_b[1][4]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_b[1][5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I1 => \r_input_pixels_reg[6]_170\(5),
      O => \r_dsp_add_input_pixel_b[1][5]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_b[1][6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I1 => \r_input_pixels_reg[6]_170\(6),
      O => \r_dsp_add_input_pixel_b[1][6]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_b[1][7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I1 => \r_input_pixels_reg[6]_170\(7),
      O => \r_dsp_add_input_pixel_b[1][7]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_b[1][8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I1 => \r_input_pixels_reg[6]_170\(8),
      O => \r_dsp_add_input_pixel_b[1][8]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_b[1][9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I1 => \r_input_pixels_reg[6]_170\(9),
      O => \r_dsp_add_input_pixel_b[1][9]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_b[2][0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[5]_169\(0),
      O => \r_dsp_add_input_pixel_b[2][0]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_b[2][10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[5]_169\(10),
      O => \r_dsp_add_input_pixel_b[2][10]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_b[2][11]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[5]_169\(11),
      O => \r_dsp_add_input_pixel_b[2][11]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_b[2][12]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[5]_169\(12),
      O => \r_dsp_add_input_pixel_b[2][12]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_b[2][13]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[5]_169\(13),
      O => \r_dsp_add_input_pixel_b[2][13]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_b[2][14]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[5]_169\(14),
      O => \r_dsp_add_input_pixel_b[2][14]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_b[2][15]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[5]_169\(15),
      O => \r_dsp_add_input_pixel_b[2][15]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_b[2][16]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[5]_169\(16),
      O => \r_dsp_add_input_pixel_b[2][16]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_b[2][1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[5]_169\(1),
      O => \r_dsp_add_input_pixel_b[2][1]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_b[2][2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[5]_169\(2),
      O => \r_dsp_add_input_pixel_b[2][2]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_b[2][3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[5]_169\(3),
      O => \r_dsp_add_input_pixel_b[2][3]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_b[2][4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[5]_169\(4),
      O => \r_dsp_add_input_pixel_b[2][4]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_b[2][5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[5]_169\(5),
      O => \r_dsp_add_input_pixel_b[2][5]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_b[2][6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[5]_169\(6),
      O => \r_dsp_add_input_pixel_b[2][6]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_b[2][7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[5]_169\(7),
      O => \r_dsp_add_input_pixel_b[2][7]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_b[2][8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[5]_169\(8),
      O => \r_dsp_add_input_pixel_b[2][8]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_b[2][9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[5]_169\(9),
      O => \r_dsp_add_input_pixel_b[2][9]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_b[3][0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[4]_168\(0),
      O => \r_dsp_add_input_pixel_b[3][0]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_b[3][10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[4]_168\(10),
      O => \r_dsp_add_input_pixel_b[3][10]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_b[3][11]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[4]_168\(11),
      O => \r_dsp_add_input_pixel_b[3][11]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_b[3][12]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[4]_168\(12),
      O => \r_dsp_add_input_pixel_b[3][12]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_b[3][13]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[4]_168\(13),
      O => \r_dsp_add_input_pixel_b[3][13]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_b[3][14]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[4]_168\(14),
      O => \r_dsp_add_input_pixel_b[3][14]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_b[3][15]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[4]_168\(15),
      O => \r_dsp_add_input_pixel_b[3][15]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_b[3][16]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[4]_168\(16),
      O => \r_dsp_add_input_pixel_b[3][16]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_b[3][1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[4]_168\(1),
      O => \r_dsp_add_input_pixel_b[3][1]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_b[3][2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[4]_168\(2),
      O => \r_dsp_add_input_pixel_b[3][2]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_b[3][3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[4]_168\(3),
      O => \r_dsp_add_input_pixel_b[3][3]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_b[3][4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[4]_168\(4),
      O => \r_dsp_add_input_pixel_b[3][4]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_b[3][5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[4]_168\(5),
      O => \r_dsp_add_input_pixel_b[3][5]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_b[3][6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[4]_168\(6),
      O => \r_dsp_add_input_pixel_b[3][6]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_b[3][7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[4]_168\(7),
      O => \r_dsp_add_input_pixel_b[3][7]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_b[3][8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[4]_168\(8),
      O => \r_dsp_add_input_pixel_b[3][8]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_b[3][9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep__0_0\,
      I1 => \r_input_pixels_reg[4]_168\(9),
      O => \r_dsp_add_input_pixel_b[3][9]_i_1__0_n_0\
    );
\r_dsp_add_input_pixel_b_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_b[0][0]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[0][0]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_b[0][10]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[0][10]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_b[0][11]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[0][11]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_b[0][12]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[0][12]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_b[0][13]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[0][13]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_b[0][14]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[0][14]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_b[0][15]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[0][15]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_b[0][16]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[0][16]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_b[0][1]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[0][1]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_b[0][2]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[0][2]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_b[0][3]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[0][3]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_b[0][4]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[0][4]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_b[0][5]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[0][5]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_b[0][6]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[0][6]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_b[0][7]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[0][7]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_b[0][8]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[0][8]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_b[0][9]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[0][9]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_b[1][0]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[1][0]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_b[1][10]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[1][10]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_b[1][11]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[1][11]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_b[1][12]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[1][12]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_b[1][13]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[1][13]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_b[1][14]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[1][14]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_b[1][15]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[1][15]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_b[1][16]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[1][16]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_b[1][1]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[1][1]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_b[1][2]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[1][2]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_b[1][3]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[1][3]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_b[1][4]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[1][4]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_b[1][5]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[1][5]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_b[1][6]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[1][6]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_b[1][7]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[1][7]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_b[1][8]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[1][8]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_b[1][9]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[1][9]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_b[2][0]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[2][0]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_b[2][10]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[2][10]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_b[2][11]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[2][11]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_b[2][12]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[2][12]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[2][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_b[2][13]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[2][13]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[2][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_b[2][14]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[2][14]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[2][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_b[2][15]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[2][15]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[2][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_b[2][16]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[2][16]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_b[2][1]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[2][1]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_b[2][2]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[2][2]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_b[2][3]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[2][3]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_b[2][4]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[2][4]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_b[2][5]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[2][5]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_b[2][6]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[2][6]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_b[2][7]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[2][7]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_b[2][8]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[2][8]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_b[2][9]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[2][9]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_b[3][0]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[3][0]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[3][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_b[3][10]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[3][10]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[3][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_b[3][11]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[3][11]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[3][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_b[3][12]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[3][12]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[3][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_b[3][13]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[3][13]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[3][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_b[3][14]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[3][14]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[3][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_b[3][15]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[3][15]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[3][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_b[3][16]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[3][16]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_b[3][1]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[3][1]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_b[3][2]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[3][2]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_b[3][3]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[3][3]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_b[3][4]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[3][4]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_b[3][5]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[3][5]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_b[3][6]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[3][6]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_b[3][7]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[3][7]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_b[3][8]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[3][8]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_add_input_pixel_b_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0\,
      D => \r_dsp_add_input_pixel_b[3][9]_i_1__0_n_0\,
      Q => \r_dsp_add_input_pixel_b_reg_n_0_[3][9]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_sub_1_setup[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFCCCCAAAA0000"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I1 => \FSM_onehot_r_core_state[2]_i_2__0_n_0\,
      I2 => \r_dsp_sub_1_setup_reg_n_0_[1]\,
      I3 => \r_dsp_sub_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_sub_1_setup_reg_n_0_[0]\,
      I5 => r_dsp_add_3_preadd,
      O => r_dsp_sub_1_setup(0)
    );
\r_dsp_sub_1_setup[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I1 => \FSM_onehot_r_core_state[1]_i_2__0_n_0\,
      I2 => \r_dsp_sub_1_setup_reg_n_0_[1]\,
      O => r_dsp_sub_1_setup(1)
    );
\r_dsp_sub_1_setup[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0EE0"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I1 => \FSM_onehot_r_core_state[1]_i_2__0_n_0\,
      I2 => \r_dsp_sub_1_setup_reg_n_0_[2]\,
      I3 => \r_dsp_sub_1_setup_reg_n_0_[1]\,
      O => r_dsp_sub_1_setup(2)
    );
\r_dsp_sub_1_setup_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1__0_n_0\,
      D => r_dsp_sub_1_setup(0),
      Q => \r_dsp_sub_1_setup_reg_n_0_[0]\,
      S => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_sub_1_setup_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1__0_n_0\,
      D => r_dsp_sub_1_setup(1),
      Q => \r_dsp_sub_1_setup_reg_n_0_[1]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_sub_1_setup_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1__0_n_0\,
      D => r_dsp_sub_1_setup(2),
      Q => \r_dsp_sub_1_setup_reg_n_0_[2]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_sub_2_load[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEEEEE00000000"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I1 => r_dsp_add_3_preadd,
      I2 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      I3 => r_dsp_sub_5_finished(1),
      I4 => r_dsp_sub_5_finished(0),
      I5 => \r_dsp_sub_1_setup_reg_n_0_[0]\,
      O => \r_dsp_sub_2_load[0]_i_1__0_n_0\
    );
\r_dsp_sub_2_load[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEEEEE00000000"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I1 => r_dsp_add_3_preadd,
      I2 => r_dsp_sub_5_finished(2),
      I3 => r_dsp_sub_5_finished(1),
      I4 => \r_dsp_sub_5_finished_reg[0]_rep__0_n_0\,
      I5 => \r_dsp_sub_1_setup_reg_n_0_[1]\,
      O => \r_dsp_sub_2_load[1]_i_1__0_n_0\
    );
\r_dsp_sub_2_load[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEEEEE00000000"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I1 => r_dsp_add_3_preadd,
      I2 => r_dsp_sub_5_finished(2),
      I3 => r_dsp_sub_5_finished(1),
      I4 => \r_dsp_sub_5_finished_reg[0]_rep__0_n_0\,
      I5 => \r_dsp_sub_1_setup_reg_n_0_[2]\,
      O => \r_dsp_sub_2_load[2]_i_1__0_n_0\
    );
\r_dsp_sub_2_load_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1__0_n_0\,
      D => \r_dsp_sub_2_load[0]_i_1__0_n_0\,
      Q => \r_dsp_sub_2_load_reg_n_0_[0]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_sub_2_load_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1__0_n_0\,
      D => \r_dsp_sub_2_load[1]_i_1__0_n_0\,
      Q => \r_dsp_sub_2_load_reg_n_0_[1]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_sub_2_load_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1__0_n_0\,
      D => \r_dsp_sub_2_load[2]_i_1__0_n_0\,
      Q => \r_dsp_sub_2_load_reg_n_0_[2]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_sub_3_presub[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \r_dsp_sub_2_load_reg_n_0_[0]\,
      I1 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      I2 => r_dsp_sub_5_finished(1),
      I3 => r_dsp_sub_5_finished(0),
      O => \r_dsp_sub_3_presub[0]_i_1__0_n_0\
    );
\r_dsp_sub_3_presub[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \r_dsp_sub_2_load_reg_n_0_[1]\,
      I1 => r_dsp_sub_5_finished(2),
      I2 => r_dsp_sub_5_finished(1),
      I3 => \r_dsp_sub_5_finished_reg[0]_rep__0_n_0\,
      O => \r_dsp_sub_3_presub[1]_i_1__0_n_0\
    );
\r_dsp_sub_3_presub[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \r_dsp_sub_2_load_reg_n_0_[2]\,
      I1 => r_dsp_sub_5_finished(2),
      I2 => r_dsp_sub_5_finished(1),
      I3 => \r_dsp_sub_5_finished_reg[0]_rep__0_n_0\,
      O => \r_dsp_sub_3_presub[2]_i_1__0_n_0\
    );
\r_dsp_sub_3_presub_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_dsp_add_3_preadd,
      D => \r_dsp_sub_3_presub[0]_i_1__0_n_0\,
      Q => r_dsp_sub_3_presub(0),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_sub_3_presub_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_dsp_add_3_preadd,
      D => \r_dsp_sub_3_presub[1]_i_1__0_n_0\,
      Q => r_dsp_sub_3_presub(1),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_sub_3_presub_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_dsp_add_3_preadd,
      D => \r_dsp_sub_3_presub[2]_i_1__0_n_0\,
      Q => r_dsp_sub_3_presub(2),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_sub_4_mul[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => r_dsp_sub_3_presub(0),
      I1 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      I2 => r_dsp_sub_5_finished(1),
      I3 => r_dsp_sub_5_finished(0),
      O => \r_dsp_sub_4_mul[0]_i_1__0_n_0\
    );
\r_dsp_sub_4_mul[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => r_dsp_sub_3_presub(1),
      I1 => r_dsp_sub_5_finished(2),
      I2 => r_dsp_sub_5_finished(1),
      I3 => \r_dsp_sub_5_finished_reg[0]_rep__0_n_0\,
      O => \r_dsp_sub_4_mul[1]_i_1__0_n_0\
    );
\r_dsp_sub_4_mul[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => r_dsp_sub_3_presub(2),
      I1 => r_dsp_sub_5_finished(2),
      I2 => r_dsp_sub_5_finished(1),
      I3 => \r_dsp_sub_5_finished_reg[0]_rep__0_n_0\,
      O => \r_dsp_sub_4_mul[2]_i_1__0_n_0\
    );
\r_dsp_sub_4_mul_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_dsp_add_3_preadd,
      D => \r_dsp_sub_4_mul[0]_i_1__0_n_0\,
      Q => r_dsp_sub_4_mul(0),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_sub_4_mul_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_dsp_add_3_preadd,
      D => \r_dsp_sub_4_mul[1]_i_1__0_n_0\,
      Q => r_dsp_sub_4_mul(1),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_sub_4_mul_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_dsp_add_3_preadd,
      D => \r_dsp_sub_4_mul[2]_i_1__0_n_0\,
      Q => r_dsp_sub_4_mul(2),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_sub_5_finished[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => r_dsp_sub_4_mul(0),
      I1 => r_dsp_sub_5_finished(2),
      I2 => r_dsp_sub_5_finished(1),
      I3 => \r_dsp_sub_5_finished_reg[0]_rep__0_n_0\,
      O => \r_dsp_sub_5_finished[0]_i_1__0_n_0\
    );
\r_dsp_sub_5_finished[0]_rep_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => r_dsp_sub_4_mul(0),
      I1 => r_dsp_sub_5_finished(2),
      I2 => r_dsp_sub_5_finished(1),
      I3 => \r_dsp_sub_5_finished_reg[0]_rep__0_n_0\,
      O => \r_dsp_sub_5_finished[0]_rep_i_1_n_0\
    );
\r_dsp_sub_5_finished[0]_rep_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => r_dsp_sub_4_mul(0),
      I1 => r_dsp_sub_5_finished(2),
      I2 => r_dsp_sub_5_finished(1),
      I3 => \r_dsp_sub_5_finished_reg[0]_rep__0_n_0\,
      O => \r_dsp_sub_5_finished[0]_rep_i_1__0_n_0\
    );
\r_dsp_sub_5_finished[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => r_dsp_sub_4_mul(1),
      I1 => r_dsp_sub_5_finished(2),
      I2 => r_dsp_sub_5_finished(1),
      I3 => \r_dsp_sub_5_finished_reg[0]_rep__0_n_0\,
      O => \r_dsp_sub_5_finished[1]_i_1__0_n_0\
    );
\r_dsp_sub_5_finished[1]_rep_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => r_dsp_sub_4_mul(1),
      I1 => r_dsp_sub_5_finished(2),
      I2 => r_dsp_sub_5_finished(1),
      I3 => \r_dsp_sub_5_finished_reg[0]_rep__0_n_0\,
      O => \r_dsp_sub_5_finished[1]_rep_i_1_n_0\
    );
\r_dsp_sub_5_finished[1]_rep_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => r_dsp_sub_4_mul(1),
      I1 => r_dsp_sub_5_finished(2),
      I2 => r_dsp_sub_5_finished(1),
      I3 => \r_dsp_sub_5_finished_reg[0]_rep__0_n_0\,
      O => \r_dsp_sub_5_finished[1]_rep_i_1__0_n_0\
    );
\r_dsp_sub_5_finished[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => r_dsp_sub_4_mul(2),
      I1 => r_dsp_sub_5_finished(2),
      I2 => r_dsp_sub_5_finished(1),
      I3 => \r_dsp_sub_5_finished_reg[0]_rep__0_n_0\,
      O => \r_dsp_sub_5_finished[2]_i_1__0_n_0\
    );
\r_dsp_sub_5_finished[2]_rep_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => r_dsp_sub_4_mul(2),
      I1 => r_dsp_sub_5_finished(2),
      I2 => r_dsp_sub_5_finished(1),
      I3 => \r_dsp_sub_5_finished_reg[0]_rep__0_n_0\,
      O => \r_dsp_sub_5_finished[2]_rep_i_1_n_0\
    );
\r_dsp_sub_5_finished_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_dsp_add_3_preadd,
      D => \r_dsp_sub_5_finished[0]_i_1__0_n_0\,
      Q => r_dsp_sub_5_finished(0),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_sub_5_finished_reg[0]_rep\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_dsp_add_3_preadd,
      D => \r_dsp_sub_5_finished[0]_rep_i_1_n_0\,
      Q => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_sub_5_finished_reg[0]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_dsp_add_3_preadd,
      D => \r_dsp_sub_5_finished[0]_rep_i_1__0_n_0\,
      Q => \r_dsp_sub_5_finished_reg[0]_rep__0_n_0\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_sub_5_finished_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_dsp_add_3_preadd,
      D => \r_dsp_sub_5_finished[1]_i_1__0_n_0\,
      Q => r_dsp_sub_5_finished(1),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_sub_5_finished_reg[1]_rep\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_dsp_add_3_preadd,
      D => \r_dsp_sub_5_finished[1]_rep_i_1_n_0\,
      Q => \r_dsp_sub_5_finished_reg[1]_rep_n_0\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_sub_5_finished_reg[1]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_dsp_add_3_preadd,
      D => \r_dsp_sub_5_finished[1]_rep_i_1__0_n_0\,
      Q => \r_dsp_sub_5_finished_reg[1]_rep__0_n_0\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_sub_5_finished_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_dsp_add_3_preadd,
      D => \r_dsp_sub_5_finished[2]_i_1__0_n_0\,
      Q => r_dsp_sub_5_finished(2),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_sub_5_finished_reg[2]_rep\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_dsp_add_3_preadd,
      D => \r_dsp_sub_5_finished[2]_rep_i_1_n_0\,
      Q => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_sub_input_a_value[0][0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBAABFAA"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I1 => \r_dsp_sub_1_setup_reg_n_0_[2]\,
      I2 => \r_dsp_sub_1_setup_reg_n_0_[1]\,
      I3 => r_dsp_add_3_preadd,
      I4 => \r_dsp_sub_1_setup_reg_n_0_[0]\,
      O => \r_dsp_sub_input_a_value[0][0]_i_1__0_n_0\
    );
\r_dsp_sub_input_a_value[0][1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0060"
    )
        port map (
      I0 => \r_dsp_sub_1_setup_reg_n_0_[0]\,
      I1 => \r_dsp_sub_1_setup_reg_n_0_[1]\,
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_1_setup_reg_n_0_[2]\,
      I4 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      O => \r_dsp_sub_input_a_value[0][1]_i_1__0_n_0\
    );
\r_dsp_sub_input_a_value[0][2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFB0"
    )
        port map (
      I0 => \r_dsp_sub_1_setup_reg_n_0_[0]\,
      I1 => \r_dsp_sub_1_setup_reg_n_0_[1]\,
      I2 => r_dsp_add_3_preadd,
      I3 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      O => \r_dsp_sub_input_a_value[0][2]_i_1__0_n_0\
    );
\r_dsp_sub_input_a_value[0][3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBFAAAA"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I1 => \r_dsp_sub_1_setup_reg_n_0_[0]\,
      I2 => \r_dsp_sub_1_setup_reg_n_0_[1]\,
      I3 => \r_dsp_sub_1_setup_reg_n_0_[2]\,
      I4 => r_dsp_add_3_preadd,
      O => \r_dsp_sub_input_a_value[0][3]_i_1__0_n_0\
    );
\r_dsp_sub_input_a_value[0][4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCECFCEC"
    )
        port map (
      I0 => \r_dsp_sub_1_setup_reg_n_0_[1]\,
      I1 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_1_setup_reg_n_0_[0]\,
      I4 => \r_dsp_sub_1_setup_reg_n_0_[2]\,
      O => \r_dsp_sub_input_a_value[0][4]_i_1__0_n_0\
    );
\r_dsp_sub_input_a_value[0][5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => \r_dsp_sub_1_setup_reg_n_0_[2]\,
      I1 => \r_dsp_sub_1_setup_reg_n_0_[1]\,
      I2 => r_dsp_add_3_preadd,
      I3 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      O => \r_dsp_sub_input_a_value[0][5]_i_1__0_n_0\
    );
\r_dsp_sub_input_a_value[1][0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABAFABA"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I1 => \r_dsp_sub_1_setup_reg_n_0_[1]\,
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_sub_1_setup_reg_n_0_[0]\,
      O => \r_dsp_sub_input_a_value[1][0]_i_1__0_n_0\
    );
\r_dsp_sub_input_a_value[1][16]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \r_dsp_sub_1_setup_reg_n_0_[1]\,
      I1 => \r_dsp_sub_1_setup_reg_n_0_[0]\,
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_1_setup_reg_n_0_[2]\,
      O => \r_dsp_sub_input_a_value[1][16]_i_1__0_n_0\
    );
\r_dsp_sub_input_a_value[1][1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => r_dsp_add_3_preadd,
      I1 => \r_dsp_sub_1_setup_reg_n_0_[2]\,
      I2 => \r_dsp_sub_1_setup_reg_n_0_[0]\,
      I3 => \r_dsp_sub_1_setup_reg_n_0_[1]\,
      O => \r_dsp_sub_input_a_value[1][1]_i_1__0_n_0\
    );
\r_dsp_sub_input_a_value[1][2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD900"
    )
        port map (
      I0 => \r_dsp_sub_1_setup_reg_n_0_[2]\,
      I1 => \r_dsp_sub_1_setup_reg_n_0_[1]\,
      I2 => \r_dsp_sub_1_setup_reg_n_0_[0]\,
      I3 => r_dsp_add_3_preadd,
      I4 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      O => \r_dsp_sub_input_a_value[1][2]_i_1__0_n_0\
    );
\r_dsp_sub_input_a_value[1][3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8030"
    )
        port map (
      I0 => \r_dsp_sub_1_setup_reg_n_0_[1]\,
      I1 => \r_dsp_sub_1_setup_reg_n_0_[2]\,
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_1_setup_reg_n_0_[0]\,
      O => \r_dsp_sub_input_a_value[1][3]_i_1__0_n_0\
    );
\r_dsp_sub_input_a_value[1][4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFBEAAAA"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I1 => \r_dsp_sub_1_setup_reg_n_0_[1]\,
      I2 => \r_dsp_sub_1_setup_reg_n_0_[2]\,
      I3 => \r_dsp_sub_1_setup_reg_n_0_[0]\,
      I4 => r_dsp_add_3_preadd,
      O => \r_dsp_sub_input_a_value[1][4]_i_1__0_n_0\
    );
\r_dsp_sub_input_a_value[1][5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF00B0"
    )
        port map (
      I0 => \r_dsp_sub_1_setup_reg_n_0_[0]\,
      I1 => \r_dsp_sub_1_setup_reg_n_0_[1]\,
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_1_setup_reg_n_0_[2]\,
      I4 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      O => \r_dsp_sub_input_a_value[1][5]_i_1__0_n_0\
    );
\r_dsp_sub_input_a_value[2][0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E300"
    )
        port map (
      I0 => \r_dsp_sub_1_setup_reg_n_0_[2]\,
      I1 => \r_dsp_sub_1_setup_reg_n_0_[0]\,
      I2 => \r_dsp_sub_1_setup_reg_n_0_[1]\,
      I3 => r_dsp_add_3_preadd,
      O => \r_dsp_sub_input_a_value[2][0]_i_1__0_n_0\
    );
\r_dsp_sub_input_a_value[2][16]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1A00"
    )
        port map (
      I0 => \r_dsp_sub_1_setup_reg_n_0_[1]\,
      I1 => \r_dsp_sub_1_setup_reg_n_0_[0]\,
      I2 => \r_dsp_sub_1_setup_reg_n_0_[2]\,
      I3 => r_dsp_add_3_preadd,
      O => \r_dsp_sub_input_a_value[2][16]_i_1__0_n_0\
    );
\r_dsp_sub_input_a_value[2][1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \r_dsp_sub_1_setup_reg_n_0_[0]\,
      I1 => \r_dsp_sub_1_setup_reg_n_0_[2]\,
      I2 => r_dsp_add_3_preadd,
      O => \r_dsp_sub_input_a_value[2][1]_i_1__0_n_0\
    );
\r_dsp_sub_input_a_value[2][2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ECCCEFCC"
    )
        port map (
      I0 => \r_dsp_sub_1_setup_reg_n_0_[0]\,
      I1 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I2 => \r_dsp_sub_1_setup_reg_n_0_[2]\,
      I3 => r_dsp_add_3_preadd,
      I4 => \r_dsp_sub_1_setup_reg_n_0_[1]\,
      O => \r_dsp_sub_input_a_value[2][2]_i_1__0_n_0\
    );
\r_dsp_sub_input_a_value[2][3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4B00"
    )
        port map (
      I0 => \r_dsp_sub_1_setup_reg_n_0_[1]\,
      I1 => \r_dsp_sub_1_setup_reg_n_0_[2]\,
      I2 => \r_dsp_sub_1_setup_reg_n_0_[0]\,
      I3 => r_dsp_add_3_preadd,
      O => \r_dsp_sub_input_a_value[2][3]_i_1__0_n_0\
    );
\r_dsp_sub_input_a_value[2][4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C400"
    )
        port map (
      I0 => \r_dsp_sub_1_setup_reg_n_0_[0]\,
      I1 => \r_dsp_sub_1_setup_reg_n_0_[2]\,
      I2 => \r_dsp_sub_1_setup_reg_n_0_[1]\,
      I3 => r_dsp_add_3_preadd,
      O => \r_dsp_sub_input_a_value[2][4]_i_1__0_n_0\
    );
\r_dsp_sub_input_a_value[2][5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDCCCFCC"
    )
        port map (
      I0 => \r_dsp_sub_1_setup_reg_n_0_[0]\,
      I1 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I2 => \r_dsp_sub_1_setup_reg_n_0_[2]\,
      I3 => r_dsp_add_3_preadd,
      I4 => \r_dsp_sub_1_setup_reg_n_0_[1]\,
      O => \r_dsp_sub_input_a_value[2][5]_i_1__0_n_0\
    );
\r_dsp_sub_input_a_value[3][0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A070"
    )
        port map (
      I0 => \r_dsp_sub_1_setup_reg_n_0_[2]\,
      I1 => \r_dsp_sub_1_setup_reg_n_0_[1]\,
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_1_setup_reg_n_0_[0]\,
      O => r_dsp_sub_input_a_value(0)
    );
\r_dsp_sub_input_a_value[3][16]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_add_3_preadd,
      I1 => \r_dsp_sub_1_setup_reg_n_0_[1]\,
      O => r_dsp_sub_input_a_value(16)
    );
\r_dsp_sub_input_a_value[3][3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCFCFCDC"
    )
        port map (
      I0 => \r_dsp_sub_1_setup_reg_n_0_[1]\,
      I1 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_1_setup_reg_n_0_[0]\,
      I4 => \r_dsp_sub_1_setup_reg_n_0_[2]\,
      O => r_dsp_sub_input_a_value(3)
    );
\r_dsp_sub_input_a_value[3][4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0880"
    )
        port map (
      I0 => r_dsp_add_3_preadd,
      I1 => \r_dsp_sub_1_setup_reg_n_0_[0]\,
      I2 => \r_dsp_sub_1_setup_reg_n_0_[2]\,
      I3 => \r_dsp_sub_1_setup_reg_n_0_[1]\,
      O => r_dsp_sub_input_a_value(4)
    );
\r_dsp_sub_input_a_value[3][5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B00"
    )
        port map (
      I0 => \r_dsp_sub_1_setup_reg_n_0_[2]\,
      I1 => \r_dsp_sub_1_setup_reg_n_0_[1]\,
      I2 => \r_dsp_sub_1_setup_reg_n_0_[0]\,
      I3 => r_dsp_add_3_preadd,
      O => r_dsp_sub_input_a_value(5)
    );
\r_dsp_sub_input_a_value_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1__0_n_0\,
      D => \r_dsp_sub_input_a_value[0][0]_i_1__0_n_0\,
      Q => \r_dsp_sub_input_a_value_reg_n_0_[0][0]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_sub_input_a_value_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1__0_n_0\,
      D => \r_dsp_sub_input_a_value[0][1]_i_1__0_n_0\,
      Q => \r_dsp_sub_input_a_value_reg_n_0_[0][1]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_sub_input_a_value_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1__0_n_0\,
      D => \r_dsp_sub_input_a_value[0][2]_i_1__0_n_0\,
      Q => \r_dsp_sub_input_a_value_reg_n_0_[0][2]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_sub_input_a_value_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1__0_n_0\,
      D => \r_dsp_sub_input_a_value[0][3]_i_1__0_n_0\,
      Q => \r_dsp_sub_input_a_value_reg_n_0_[0][3]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_sub_input_a_value_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1__0_n_0\,
      D => \r_dsp_sub_input_a_value[0][4]_i_1__0_n_0\,
      Q => \r_dsp_sub_input_a_value_reg_n_0_[0][4]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_sub_input_a_value_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1__0_n_0\,
      D => \r_dsp_sub_input_a_value[0][5]_i_1__0_n_0\,
      Q => \r_dsp_sub_input_a_value_reg_n_0_[0][5]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_sub_input_a_value_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1__0_n_0\,
      D => \r_dsp_sub_input_a_value[1][0]_i_1__0_n_0\,
      Q => \r_dsp_sub_input_a_value_reg_n_0_[1][0]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_sub_input_a_value_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1__0_n_0\,
      D => \r_dsp_sub_input_a_value[1][16]_i_1__0_n_0\,
      Q => \r_dsp_sub_input_a_value_reg_n_0_[1][16]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_sub_input_a_value_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1__0_n_0\,
      D => \r_dsp_sub_input_a_value[1][1]_i_1__0_n_0\,
      Q => \r_dsp_sub_input_a_value_reg_n_0_[1][1]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_sub_input_a_value_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1__0_n_0\,
      D => \r_dsp_sub_input_a_value[1][2]_i_1__0_n_0\,
      Q => \r_dsp_sub_input_a_value_reg_n_0_[1][2]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_sub_input_a_value_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1__0_n_0\,
      D => \r_dsp_sub_input_a_value[1][3]_i_1__0_n_0\,
      Q => \r_dsp_sub_input_a_value_reg_n_0_[1][3]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_sub_input_a_value_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1__0_n_0\,
      D => \r_dsp_sub_input_a_value[1][4]_i_1__0_n_0\,
      Q => \r_dsp_sub_input_a_value_reg_n_0_[1][4]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_sub_input_a_value_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1__0_n_0\,
      D => \r_dsp_sub_input_a_value[1][5]_i_1__0_n_0\,
      Q => \r_dsp_sub_input_a_value_reg_n_0_[1][5]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_sub_input_a_value_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1__0_n_0\,
      D => \r_dsp_sub_input_a_value[2][0]_i_1__0_n_0\,
      Q => \r_dsp_sub_input_a_value_reg_n_0_[2][0]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_sub_input_a_value_reg[2][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1__0_n_0\,
      D => \r_dsp_sub_input_a_value[2][16]_i_1__0_n_0\,
      Q => \r_dsp_sub_input_a_value_reg_n_0_[2][16]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_sub_input_a_value_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1__0_n_0\,
      D => \r_dsp_sub_input_a_value[2][1]_i_1__0_n_0\,
      Q => \r_dsp_sub_input_a_value_reg_n_0_[2][1]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_sub_input_a_value_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1__0_n_0\,
      D => \r_dsp_sub_input_a_value[2][2]_i_1__0_n_0\,
      Q => \r_dsp_sub_input_a_value_reg_n_0_[2][2]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_sub_input_a_value_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1__0_n_0\,
      D => \r_dsp_sub_input_a_value[2][3]_i_1__0_n_0\,
      Q => \r_dsp_sub_input_a_value_reg_n_0_[2][3]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_sub_input_a_value_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1__0_n_0\,
      D => \r_dsp_sub_input_a_value[2][4]_i_1__0_n_0\,
      Q => \r_dsp_sub_input_a_value_reg_n_0_[2][4]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_sub_input_a_value_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1__0_n_0\,
      D => \r_dsp_sub_input_a_value[2][5]_i_1__0_n_0\,
      Q => \r_dsp_sub_input_a_value_reg_n_0_[2][5]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_sub_input_a_value_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1__0_n_0\,
      D => r_dsp_sub_input_a_value(0),
      Q => \r_dsp_sub_input_a_value_reg_n_0_[3][0]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_sub_input_a_value_reg[3][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1__0_n_0\,
      D => r_dsp_sub_input_a_value(16),
      Q => \r_dsp_sub_input_a_value_reg_n_0_[3][16]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_sub_input_a_value_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1__0_n_0\,
      D => r_dsp_sub_input_a_value(3),
      Q => \r_dsp_sub_input_a_value_reg_n_0_[3][3]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_sub_input_a_value_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1__0_n_0\,
      D => r_dsp_sub_input_a_value(4),
      Q => \r_dsp_sub_input_a_value_reg_n_0_[3][4]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_dsp_sub_input_a_value_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_add_1_setup[2]_i_1__0_n_0\,
      D => r_dsp_sub_input_a_value(5),
      Q => \r_dsp_sub_input_a_value_reg_n_0_[3][5]\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels[0][0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A808A808A8A8080"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I1 => \r_input_pixels_reg[1][16]_0\(0),
      I2 => w_trans_to_dct1_axis_tvalid,
      I3 => \r_input_pixels[0][0]_i_2__0_n_0\,
      I4 => \r_input_pixels[0][0]_i_3__0_n_0\,
      I5 => \r_curr_input_col_reg_n_0_[2]\,
      O => \r_input_pixels[0][0]_i_1__0_n_0\
    );
\r_input_pixels[0][0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_input_pixels_reg[5]_169\(0),
      I1 => \r_input_pixels_reg[7]_171\(0),
      I2 => \^r_curr_input_col_reg[0]_0\,
      I3 => \r_curr_input_col_reg_n_0_[1]\,
      I4 => \r_input_pixels_reg[4]_168\(0),
      I5 => \r_input_pixels_reg[6]_170\(0),
      O => \r_input_pixels[0][0]_i_2__0_n_0\
    );
\r_input_pixels[0][0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_input_pixels_reg[1]_172\(0),
      I1 => \r_input_pixels_reg[3]_167\(0),
      I2 => \^r_curr_input_col_reg[0]_0\,
      I3 => \r_curr_input_col_reg_n_0_[1]\,
      I4 => \r_input_pixels_reg[0]_165\(0),
      I5 => \r_input_pixels_reg[2]_166\(0),
      O => \r_input_pixels[0][0]_i_3__0_n_0\
    );
\r_input_pixels[0][10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A808A808A8A8080"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I1 => \r_input_pixels_reg[1][16]_0\(10),
      I2 => w_trans_to_dct1_axis_tvalid,
      I3 => \r_input_pixels[0][10]_i_2__0_n_0\,
      I4 => \r_input_pixels[0][10]_i_3__0_n_0\,
      I5 => \r_curr_input_col_reg_n_0_[2]\,
      O => \r_input_pixels[0][10]_i_1__0_n_0\
    );
\r_input_pixels[0][10]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_input_pixels_reg[5]_169\(10),
      I1 => \r_input_pixels_reg[7]_171\(10),
      I2 => \^r_curr_input_col_reg[0]_0\,
      I3 => \r_curr_input_col_reg_n_0_[1]\,
      I4 => \r_input_pixels_reg[4]_168\(10),
      I5 => \r_input_pixels_reg[6]_170\(10),
      O => \r_input_pixels[0][10]_i_2__0_n_0\
    );
\r_input_pixels[0][10]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_input_pixels_reg[1]_172\(10),
      I1 => \r_input_pixels_reg[3]_167\(10),
      I2 => \^r_curr_input_col_reg[0]_0\,
      I3 => \r_curr_input_col_reg_n_0_[1]\,
      I4 => \r_input_pixels_reg[0]_165\(10),
      I5 => \r_input_pixels_reg[2]_166\(10),
      O => \r_input_pixels[0][10]_i_3__0_n_0\
    );
\r_input_pixels[0][11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A808A808A8A8080"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I1 => \r_input_pixels_reg[1][16]_0\(11),
      I2 => w_trans_to_dct1_axis_tvalid,
      I3 => \r_input_pixels[0][11]_i_2__0_n_0\,
      I4 => \r_input_pixels[0][11]_i_3__0_n_0\,
      I5 => \r_curr_input_col_reg_n_0_[2]\,
      O => \r_input_pixels[0][11]_i_1__0_n_0\
    );
\r_input_pixels[0][11]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_input_pixels_reg[5]_169\(11),
      I1 => \r_input_pixels_reg[7]_171\(11),
      I2 => \^r_curr_input_col_reg[0]_0\,
      I3 => \r_curr_input_col_reg_n_0_[1]\,
      I4 => \r_input_pixels_reg[4]_168\(11),
      I5 => \r_input_pixels_reg[6]_170\(11),
      O => \r_input_pixels[0][11]_i_2__0_n_0\
    );
\r_input_pixels[0][11]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_input_pixels_reg[1]_172\(11),
      I1 => \r_input_pixels_reg[3]_167\(11),
      I2 => \^r_curr_input_col_reg[0]_0\,
      I3 => \r_curr_input_col_reg_n_0_[1]\,
      I4 => \r_input_pixels_reg[0]_165\(11),
      I5 => \r_input_pixels_reg[2]_166\(11),
      O => \r_input_pixels[0][11]_i_3__0_n_0\
    );
\r_input_pixels[0][12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A808A808A8A8080"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I1 => \r_input_pixels_reg[1][16]_0\(12),
      I2 => w_trans_to_dct1_axis_tvalid,
      I3 => \r_input_pixels[0][12]_i_2__0_n_0\,
      I4 => \r_input_pixels[0][12]_i_3__0_n_0\,
      I5 => \r_curr_input_col_reg_n_0_[2]\,
      O => \r_input_pixels[0][12]_i_1__0_n_0\
    );
\r_input_pixels[0][12]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_input_pixels_reg[5]_169\(12),
      I1 => \r_input_pixels_reg[7]_171\(12),
      I2 => \^r_curr_input_col_reg[0]_0\,
      I3 => \r_curr_input_col_reg_n_0_[1]\,
      I4 => \r_input_pixels_reg[4]_168\(12),
      I5 => \r_input_pixels_reg[6]_170\(12),
      O => \r_input_pixels[0][12]_i_2__0_n_0\
    );
\r_input_pixels[0][12]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_input_pixels_reg[1]_172\(12),
      I1 => \r_input_pixels_reg[3]_167\(12),
      I2 => \^r_curr_input_col_reg[0]_0\,
      I3 => \r_curr_input_col_reg_n_0_[1]\,
      I4 => \r_input_pixels_reg[0]_165\(12),
      I5 => \r_input_pixels_reg[2]_166\(12),
      O => \r_input_pixels[0][12]_i_3__0_n_0\
    );
\r_input_pixels[0][13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A808A808A8A8080"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I1 => \r_input_pixels_reg[1][16]_0\(13),
      I2 => w_trans_to_dct1_axis_tvalid,
      I3 => \r_input_pixels[0][13]_i_2__0_n_0\,
      I4 => \r_input_pixels[0][13]_i_3__0_n_0\,
      I5 => \r_curr_input_col_reg_n_0_[2]\,
      O => \r_input_pixels[0][13]_i_1__0_n_0\
    );
\r_input_pixels[0][13]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_input_pixels_reg[5]_169\(13),
      I1 => \r_input_pixels_reg[7]_171\(13),
      I2 => \^r_curr_input_col_reg[0]_0\,
      I3 => \r_curr_input_col_reg_n_0_[1]\,
      I4 => \r_input_pixels_reg[4]_168\(13),
      I5 => \r_input_pixels_reg[6]_170\(13),
      O => \r_input_pixels[0][13]_i_2__0_n_0\
    );
\r_input_pixels[0][13]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_input_pixels_reg[1]_172\(13),
      I1 => \r_input_pixels_reg[3]_167\(13),
      I2 => \^r_curr_input_col_reg[0]_0\,
      I3 => \r_curr_input_col_reg_n_0_[1]\,
      I4 => \r_input_pixels_reg[0]_165\(13),
      I5 => \r_input_pixels_reg[2]_166\(13),
      O => \r_input_pixels[0][13]_i_3__0_n_0\
    );
\r_input_pixels[0][14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A808A808A8A8080"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I1 => \r_input_pixels_reg[1][16]_0\(14),
      I2 => w_trans_to_dct1_axis_tvalid,
      I3 => \r_input_pixels[0][14]_i_2__0_n_0\,
      I4 => \r_input_pixels[0][14]_i_3__0_n_0\,
      I5 => \r_curr_input_col_reg_n_0_[2]\,
      O => \r_input_pixels[0][14]_i_1__0_n_0\
    );
\r_input_pixels[0][14]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_input_pixels_reg[5]_169\(14),
      I1 => \r_input_pixels_reg[7]_171\(14),
      I2 => \^r_curr_input_col_reg[0]_0\,
      I3 => \r_curr_input_col_reg_n_0_[1]\,
      I4 => \r_input_pixels_reg[4]_168\(14),
      I5 => \r_input_pixels_reg[6]_170\(14),
      O => \r_input_pixels[0][14]_i_2__0_n_0\
    );
\r_input_pixels[0][14]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_input_pixels_reg[1]_172\(14),
      I1 => \r_input_pixels_reg[3]_167\(14),
      I2 => \^r_curr_input_col_reg[0]_0\,
      I3 => \r_curr_input_col_reg_n_0_[1]\,
      I4 => \r_input_pixels_reg[0]_165\(14),
      I5 => \r_input_pixels_reg[2]_166\(14),
      O => \r_input_pixels[0][14]_i_3__0_n_0\
    );
\r_input_pixels[0][15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A808A808A8A8080"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I1 => \r_input_pixels_reg[1][16]_0\(15),
      I2 => w_trans_to_dct1_axis_tvalid,
      I3 => \r_input_pixels[0][15]_i_2__0_n_0\,
      I4 => \r_input_pixels[0][15]_i_3__0_n_0\,
      I5 => \r_curr_input_col_reg_n_0_[2]\,
      O => \r_input_pixels[0][15]_i_1__0_n_0\
    );
\r_input_pixels[0][15]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_input_pixels_reg[5]_169\(15),
      I1 => \r_input_pixels_reg[7]_171\(15),
      I2 => \^r_curr_input_col_reg[0]_0\,
      I3 => \r_curr_input_col_reg_n_0_[1]\,
      I4 => \r_input_pixels_reg[4]_168\(15),
      I5 => \r_input_pixels_reg[6]_170\(15),
      O => \r_input_pixels[0][15]_i_2__0_n_0\
    );
\r_input_pixels[0][15]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_input_pixels_reg[1]_172\(15),
      I1 => \r_input_pixels_reg[3]_167\(15),
      I2 => \^r_curr_input_col_reg[0]_0\,
      I3 => \r_curr_input_col_reg_n_0_[1]\,
      I4 => \r_input_pixels_reg[0]_165\(15),
      I5 => \r_input_pixels_reg[2]_166\(15),
      O => \r_input_pixels[0][15]_i_3__0_n_0\
    );
\r_input_pixels[0][16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08080808080808"
    )
        port map (
      I0 => \r_input_pixels[0][16]_i_3__0_n_0\,
      I1 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I2 => \r_curr_input_col_reg_n_0_[2]\,
      I3 => i_axis_TREADY,
      I4 => \^r_o_axis_tlast_reg_0\,
      I5 => \^fsm_onehot_r_core_state_reg[2]_0\,
      O => \r_input_pixels[0][16]_i_1__0_n_0\
    );
\r_input_pixels[0][16]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A808A808A8A8080"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I1 => \r_input_pixels_reg[1][16]_0\(16),
      I2 => w_trans_to_dct1_axis_tvalid,
      I3 => \r_input_pixels[0][16]_i_4__0_n_0\,
      I4 => \r_input_pixels[0][16]_i_5_n_0\,
      I5 => \r_curr_input_col_reg_n_0_[2]\,
      O => \r_input_pixels[0][16]_i_2__0_n_0\
    );
\r_input_pixels[0][16]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_curr_input_col_reg_n_0_[1]\,
      I1 => \^r_curr_input_col_reg[0]_0\,
      O => \r_input_pixels[0][16]_i_3__0_n_0\
    );
\r_input_pixels[0][16]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_input_pixels_reg[5]_169\(16),
      I1 => \r_input_pixels_reg[7]_171\(16),
      I2 => \^r_curr_input_col_reg[0]_0\,
      I3 => \r_curr_input_col_reg_n_0_[1]\,
      I4 => \r_input_pixels_reg[4]_168\(16),
      I5 => \r_input_pixels_reg[6]_170\(16),
      O => \r_input_pixels[0][16]_i_4__0_n_0\
    );
\r_input_pixels[0][16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_input_pixels_reg[1]_172\(16),
      I1 => \r_input_pixels_reg[3]_167\(16),
      I2 => \^r_curr_input_col_reg[0]_0\,
      I3 => \r_curr_input_col_reg_n_0_[1]\,
      I4 => \r_input_pixels_reg[0]_165\(16),
      I5 => \r_input_pixels_reg[2]_166\(16),
      O => \r_input_pixels[0][16]_i_5_n_0\
    );
\r_input_pixels[0][1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A808A808A8A8080"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I1 => \r_input_pixels_reg[1][16]_0\(1),
      I2 => w_trans_to_dct1_axis_tvalid,
      I3 => \r_input_pixels[0][1]_i_2__0_n_0\,
      I4 => \r_input_pixels[0][1]_i_3__0_n_0\,
      I5 => \r_curr_input_col_reg_n_0_[2]\,
      O => \r_input_pixels[0][1]_i_1__0_n_0\
    );
\r_input_pixels[0][1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_input_pixels_reg[5]_169\(1),
      I1 => \r_input_pixels_reg[7]_171\(1),
      I2 => \^r_curr_input_col_reg[0]_0\,
      I3 => \r_curr_input_col_reg_n_0_[1]\,
      I4 => \r_input_pixels_reg[4]_168\(1),
      I5 => \r_input_pixels_reg[6]_170\(1),
      O => \r_input_pixels[0][1]_i_2__0_n_0\
    );
\r_input_pixels[0][1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_input_pixels_reg[1]_172\(1),
      I1 => \r_input_pixels_reg[3]_167\(1),
      I2 => \^r_curr_input_col_reg[0]_0\,
      I3 => \r_curr_input_col_reg_n_0_[1]\,
      I4 => \r_input_pixels_reg[0]_165\(1),
      I5 => \r_input_pixels_reg[2]_166\(1),
      O => \r_input_pixels[0][1]_i_3__0_n_0\
    );
\r_input_pixels[0][2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A808A808A8A8080"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I1 => \r_input_pixels_reg[1][16]_0\(2),
      I2 => w_trans_to_dct1_axis_tvalid,
      I3 => \r_input_pixels[0][2]_i_2__0_n_0\,
      I4 => \r_input_pixels[0][2]_i_3__0_n_0\,
      I5 => \r_curr_input_col_reg_n_0_[2]\,
      O => \r_input_pixels[0][2]_i_1__0_n_0\
    );
\r_input_pixels[0][2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_input_pixels_reg[5]_169\(2),
      I1 => \r_input_pixels_reg[7]_171\(2),
      I2 => \^r_curr_input_col_reg[0]_0\,
      I3 => \r_curr_input_col_reg_n_0_[1]\,
      I4 => \r_input_pixels_reg[4]_168\(2),
      I5 => \r_input_pixels_reg[6]_170\(2),
      O => \r_input_pixels[0][2]_i_2__0_n_0\
    );
\r_input_pixels[0][2]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_input_pixels_reg[1]_172\(2),
      I1 => \r_input_pixels_reg[3]_167\(2),
      I2 => \^r_curr_input_col_reg[0]_0\,
      I3 => \r_curr_input_col_reg_n_0_[1]\,
      I4 => \r_input_pixels_reg[0]_165\(2),
      I5 => \r_input_pixels_reg[2]_166\(2),
      O => \r_input_pixels[0][2]_i_3__0_n_0\
    );
\r_input_pixels[0][3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A808A808A8A8080"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I1 => \r_input_pixels_reg[1][16]_0\(3),
      I2 => w_trans_to_dct1_axis_tvalid,
      I3 => \r_input_pixels[0][3]_i_2__0_n_0\,
      I4 => \r_input_pixels[0][3]_i_3__0_n_0\,
      I5 => \r_curr_input_col_reg_n_0_[2]\,
      O => \r_input_pixels[0][3]_i_1__0_n_0\
    );
\r_input_pixels[0][3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_input_pixels_reg[5]_169\(3),
      I1 => \r_input_pixels_reg[7]_171\(3),
      I2 => \^r_curr_input_col_reg[0]_0\,
      I3 => \r_curr_input_col_reg_n_0_[1]\,
      I4 => \r_input_pixels_reg[4]_168\(3),
      I5 => \r_input_pixels_reg[6]_170\(3),
      O => \r_input_pixels[0][3]_i_2__0_n_0\
    );
\r_input_pixels[0][3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_input_pixels_reg[1]_172\(3),
      I1 => \r_input_pixels_reg[3]_167\(3),
      I2 => \^r_curr_input_col_reg[0]_0\,
      I3 => \r_curr_input_col_reg_n_0_[1]\,
      I4 => \r_input_pixels_reg[0]_165\(3),
      I5 => \r_input_pixels_reg[2]_166\(3),
      O => \r_input_pixels[0][3]_i_3__0_n_0\
    );
\r_input_pixels[0][4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A808A808A8A8080"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I1 => \r_input_pixels_reg[1][16]_0\(4),
      I2 => w_trans_to_dct1_axis_tvalid,
      I3 => \r_input_pixels[0][4]_i_2__0_n_0\,
      I4 => \r_input_pixels[0][4]_i_3__0_n_0\,
      I5 => \r_curr_input_col_reg_n_0_[2]\,
      O => \r_input_pixels[0][4]_i_1__0_n_0\
    );
\r_input_pixels[0][4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_input_pixels_reg[5]_169\(4),
      I1 => \r_input_pixels_reg[7]_171\(4),
      I2 => \^r_curr_input_col_reg[0]_0\,
      I3 => \r_curr_input_col_reg_n_0_[1]\,
      I4 => \r_input_pixels_reg[4]_168\(4),
      I5 => \r_input_pixels_reg[6]_170\(4),
      O => \r_input_pixels[0][4]_i_2__0_n_0\
    );
\r_input_pixels[0][4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_input_pixels_reg[1]_172\(4),
      I1 => \r_input_pixels_reg[3]_167\(4),
      I2 => \^r_curr_input_col_reg[0]_0\,
      I3 => \r_curr_input_col_reg_n_0_[1]\,
      I4 => \r_input_pixels_reg[0]_165\(4),
      I5 => \r_input_pixels_reg[2]_166\(4),
      O => \r_input_pixels[0][4]_i_3__0_n_0\
    );
\r_input_pixels[0][5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A808A808A8A8080"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I1 => \r_input_pixels_reg[1][16]_0\(5),
      I2 => w_trans_to_dct1_axis_tvalid,
      I3 => \r_input_pixels[0][5]_i_2__0_n_0\,
      I4 => \r_input_pixels[0][5]_i_3__0_n_0\,
      I5 => \r_curr_input_col_reg_n_0_[2]\,
      O => \r_input_pixels[0][5]_i_1__0_n_0\
    );
\r_input_pixels[0][5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_input_pixels_reg[5]_169\(5),
      I1 => \r_input_pixels_reg[7]_171\(5),
      I2 => \^r_curr_input_col_reg[0]_0\,
      I3 => \r_curr_input_col_reg_n_0_[1]\,
      I4 => \r_input_pixels_reg[4]_168\(5),
      I5 => \r_input_pixels_reg[6]_170\(5),
      O => \r_input_pixels[0][5]_i_2__0_n_0\
    );
\r_input_pixels[0][5]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_input_pixels_reg[1]_172\(5),
      I1 => \r_input_pixels_reg[3]_167\(5),
      I2 => \^r_curr_input_col_reg[0]_0\,
      I3 => \r_curr_input_col_reg_n_0_[1]\,
      I4 => \r_input_pixels_reg[0]_165\(5),
      I5 => \r_input_pixels_reg[2]_166\(5),
      O => \r_input_pixels[0][5]_i_3__0_n_0\
    );
\r_input_pixels[0][6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A808A808A8A8080"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I1 => \r_input_pixels_reg[1][16]_0\(6),
      I2 => w_trans_to_dct1_axis_tvalid,
      I3 => \r_input_pixels[0][6]_i_2__0_n_0\,
      I4 => \r_input_pixels[0][6]_i_3__0_n_0\,
      I5 => \r_curr_input_col_reg_n_0_[2]\,
      O => \r_input_pixels[0][6]_i_1__0_n_0\
    );
\r_input_pixels[0][6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_input_pixels_reg[5]_169\(6),
      I1 => \r_input_pixels_reg[7]_171\(6),
      I2 => \^r_curr_input_col_reg[0]_0\,
      I3 => \r_curr_input_col_reg_n_0_[1]\,
      I4 => \r_input_pixels_reg[4]_168\(6),
      I5 => \r_input_pixels_reg[6]_170\(6),
      O => \r_input_pixels[0][6]_i_2__0_n_0\
    );
\r_input_pixels[0][6]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_input_pixels_reg[1]_172\(6),
      I1 => \r_input_pixels_reg[3]_167\(6),
      I2 => \^r_curr_input_col_reg[0]_0\,
      I3 => \r_curr_input_col_reg_n_0_[1]\,
      I4 => \r_input_pixels_reg[0]_165\(6),
      I5 => \r_input_pixels_reg[2]_166\(6),
      O => \r_input_pixels[0][6]_i_3__0_n_0\
    );
\r_input_pixels[0][7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A808A808A8A8080"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I1 => \r_input_pixels_reg[1][16]_0\(7),
      I2 => w_trans_to_dct1_axis_tvalid,
      I3 => \r_input_pixels[0][7]_i_2__0_n_0\,
      I4 => \r_input_pixels[0][7]_i_3__0_n_0\,
      I5 => \r_curr_input_col_reg_n_0_[2]\,
      O => \r_input_pixels[0][7]_i_1__0_n_0\
    );
\r_input_pixels[0][7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_input_pixels_reg[5]_169\(7),
      I1 => \r_input_pixels_reg[7]_171\(7),
      I2 => \^r_curr_input_col_reg[0]_0\,
      I3 => \r_curr_input_col_reg_n_0_[1]\,
      I4 => \r_input_pixels_reg[4]_168\(7),
      I5 => \r_input_pixels_reg[6]_170\(7),
      O => \r_input_pixels[0][7]_i_2__0_n_0\
    );
\r_input_pixels[0][7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_input_pixels_reg[1]_172\(7),
      I1 => \r_input_pixels_reg[3]_167\(7),
      I2 => \^r_curr_input_col_reg[0]_0\,
      I3 => \r_curr_input_col_reg_n_0_[1]\,
      I4 => \r_input_pixels_reg[0]_165\(7),
      I5 => \r_input_pixels_reg[2]_166\(7),
      O => \r_input_pixels[0][7]_i_3__0_n_0\
    );
\r_input_pixels[0][8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A808A808A8A8080"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I1 => \r_input_pixels_reg[1][16]_0\(8),
      I2 => w_trans_to_dct1_axis_tvalid,
      I3 => \r_input_pixels[0][8]_i_2__0_n_0\,
      I4 => \r_input_pixels[0][8]_i_3__0_n_0\,
      I5 => \r_curr_input_col_reg_n_0_[2]\,
      O => \r_input_pixels[0][8]_i_1__0_n_0\
    );
\r_input_pixels[0][8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_input_pixels_reg[5]_169\(8),
      I1 => \r_input_pixels_reg[7]_171\(8),
      I2 => \^r_curr_input_col_reg[0]_0\,
      I3 => \r_curr_input_col_reg_n_0_[1]\,
      I4 => \r_input_pixels_reg[4]_168\(8),
      I5 => \r_input_pixels_reg[6]_170\(8),
      O => \r_input_pixels[0][8]_i_2__0_n_0\
    );
\r_input_pixels[0][8]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_input_pixels_reg[1]_172\(8),
      I1 => \r_input_pixels_reg[3]_167\(8),
      I2 => \^r_curr_input_col_reg[0]_0\,
      I3 => \r_curr_input_col_reg_n_0_[1]\,
      I4 => \r_input_pixels_reg[0]_165\(8),
      I5 => \r_input_pixels_reg[2]_166\(8),
      O => \r_input_pixels[0][8]_i_3__0_n_0\
    );
\r_input_pixels[0][9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A808A808A8A8080"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I1 => \r_input_pixels_reg[1][16]_0\(9),
      I2 => w_trans_to_dct1_axis_tvalid,
      I3 => \r_input_pixels[0][9]_i_2__0_n_0\,
      I4 => \r_input_pixels[0][9]_i_3__0_n_0\,
      I5 => \r_curr_input_col_reg_n_0_[2]\,
      O => \r_input_pixels[0][9]_i_1__0_n_0\
    );
\r_input_pixels[0][9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_input_pixels_reg[5]_169\(9),
      I1 => \r_input_pixels_reg[7]_171\(9),
      I2 => \^r_curr_input_col_reg[0]_0\,
      I3 => \r_curr_input_col_reg_n_0_[1]\,
      I4 => \r_input_pixels_reg[4]_168\(9),
      I5 => \r_input_pixels_reg[6]_170\(9),
      O => \r_input_pixels[0][9]_i_2__0_n_0\
    );
\r_input_pixels[0][9]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_input_pixels_reg[1]_172\(9),
      I1 => \r_input_pixels_reg[3]_167\(9),
      I2 => \^r_curr_input_col_reg[0]_0\,
      I3 => \r_curr_input_col_reg_n_0_[1]\,
      I4 => \r_input_pixels_reg[0]_165\(9),
      I5 => \r_input_pixels_reg[2]_166\(9),
      O => \r_input_pixels[0][9]_i_3__0_n_0\
    );
\r_input_pixels[1][16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08080808080808"
    )
        port map (
      I0 => \r_input_pixels[5][16]_i_2_n_0\,
      I1 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I2 => \r_curr_input_col_reg_n_0_[2]\,
      I3 => i_axis_TREADY,
      I4 => \^r_o_axis_tlast_reg_0\,
      I5 => \^fsm_onehot_r_core_state_reg[2]_0\,
      O => \r_input_pixels[1][16]_i_1__0_n_0\
    );
\r_input_pixels[2][16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08080808080808"
    )
        port map (
      I0 => \r_input_pixels[2][16]_i_2_n_0\,
      I1 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I2 => \r_curr_input_col_reg_n_0_[2]\,
      I3 => i_axis_TREADY,
      I4 => \^r_o_axis_tlast_reg_0\,
      I5 => \^fsm_onehot_r_core_state_reg[2]_0\,
      O => \r_input_pixels[2][16]_i_1__0_n_0\
    );
\r_input_pixels[2][16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_curr_input_col_reg_n_0_[1]\,
      I1 => \^r_curr_input_col_reg[0]_0\,
      O => \r_input_pixels[2][16]_i_2_n_0\
    );
\r_input_pixels[3][16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08080808080808"
    )
        port map (
      I0 => \r_dsp_add_1_setup[2]_i_3__0_n_0\,
      I1 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I2 => \r_curr_input_col_reg_n_0_[2]\,
      I3 => i_axis_TREADY,
      I4 => \^r_o_axis_tlast_reg_0\,
      I5 => \^fsm_onehot_r_core_state_reg[2]_0\,
      O => \r_input_pixels[3][16]_i_1__0_n_0\
    );
\r_input_pixels[4][16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \r_input_pixels[0][16]_i_3__0_n_0\,
      I1 => \r_curr_input_col_reg_n_0_[2]\,
      I2 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I3 => i_axis_TREADY,
      I4 => \^r_o_axis_tlast_reg_0\,
      I5 => \^fsm_onehot_r_core_state_reg[2]_0\,
      O => \r_input_pixels[4][16]_i_1__0_n_0\
    );
\r_input_pixels[5][16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \r_input_pixels[5][16]_i_2_n_0\,
      I1 => \r_curr_input_col_reg_n_0_[2]\,
      I2 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I3 => i_axis_TREADY,
      I4 => \^r_o_axis_tlast_reg_0\,
      I5 => \^fsm_onehot_r_core_state_reg[2]_0\,
      O => \r_input_pixels[5][16]_i_1__0_n_0\
    );
\r_input_pixels[5][16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^r_curr_input_col_reg[0]_0\,
      I1 => \r_curr_input_col_reg_n_0_[1]\,
      O => \r_input_pixels[5][16]_i_2_n_0\
    );
\r_input_pixels[6][16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \r_input_pixels[2][16]_i_2_n_0\,
      I1 => \r_curr_input_col_reg_n_0_[2]\,
      I2 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I3 => i_axis_TREADY,
      I4 => \^r_o_axis_tlast_reg_0\,
      I5 => \^fsm_onehot_r_core_state_reg[2]_0\,
      O => \r_input_pixels[6][16]_i_1__0_n_0\
    );
\r_input_pixels[7][16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \r_dsp_add_1_setup[2]_i_3__0_n_0\,
      I1 => \r_curr_input_col_reg_n_0_[2]\,
      I2 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I3 => i_axis_TREADY,
      I4 => \^r_o_axis_tlast_reg_0\,
      I5 => \^fsm_onehot_r_core_state_reg[2]_0\,
      O => \r_input_pixels[7][16]_i_1__0_n_0\
    );
\r_input_pixels_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[0][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][0]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[0]_165\(0),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[0][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][10]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[0]_165\(10),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[0][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][11]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[0]_165\(11),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[0][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][12]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[0]_165\(12),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[0][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][13]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[0]_165\(13),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[0][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][14]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[0]_165\(14),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[0][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][15]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[0]_165\(15),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[0][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][16]_i_2__0_n_0\,
      Q => \r_input_pixels_reg[0]_165\(16),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[0][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][1]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[0]_165\(1),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[0][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][2]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[0]_165\(2),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[0][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][3]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[0]_165\(3),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[0][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][4]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[0]_165\(4),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[0][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][5]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[0]_165\(5),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[0][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][6]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[0]_165\(6),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[0][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][7]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[0]_165\(7),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[0][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][8]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[0]_165\(8),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[0][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][9]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[0]_165\(9),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[1][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][0]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[1]_172\(0),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[1][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][10]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[1]_172\(10),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[1][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][11]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[1]_172\(11),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[1][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][12]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[1]_172\(12),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[1][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][13]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[1]_172\(13),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[1][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][14]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[1]_172\(14),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[1][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][15]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[1]_172\(15),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[1][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][16]_i_2__0_n_0\,
      Q => \r_input_pixels_reg[1]_172\(16),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[1][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][1]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[1]_172\(1),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[1][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][2]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[1]_172\(2),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[1][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][3]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[1]_172\(3),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[1][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][4]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[1]_172\(4),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[1][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][5]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[1]_172\(5),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[1][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][6]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[1]_172\(6),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[1][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][7]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[1]_172\(7),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[1][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][8]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[1]_172\(8),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[1][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][9]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[1]_172\(9),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[2][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][0]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[2]_166\(0),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[2][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][10]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[2]_166\(10),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[2][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][11]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[2]_166\(11),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[2][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][12]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[2]_166\(12),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[2][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[2][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][13]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[2]_166\(13),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[2][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[2][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][14]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[2]_166\(14),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[2][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[2][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][15]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[2]_166\(15),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[2][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[2][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][16]_i_2__0_n_0\,
      Q => \r_input_pixels_reg[2]_166\(16),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[2][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][1]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[2]_166\(1),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[2][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][2]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[2]_166\(2),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[2][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][3]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[2]_166\(3),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[2][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][4]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[2]_166\(4),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[2][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][5]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[2]_166\(5),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[2][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][6]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[2]_166\(6),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[2][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][7]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[2]_166\(7),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[2][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][8]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[2]_166\(8),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[2][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][9]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[2]_166\(9),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[3][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][0]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[3]_167\(0),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[3][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[3][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][10]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[3]_167\(10),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[3][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[3][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][11]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[3]_167\(11),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[3][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[3][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][12]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[3]_167\(12),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[3][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[3][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][13]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[3]_167\(13),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[3][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[3][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][14]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[3]_167\(14),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[3][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[3][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][15]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[3]_167\(15),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[3][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[3][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][16]_i_2__0_n_0\,
      Q => \r_input_pixels_reg[3]_167\(16),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[3][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][1]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[3]_167\(1),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[3][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][2]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[3]_167\(2),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[3][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][3]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[3]_167\(3),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[3][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][4]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[3]_167\(4),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[3][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][5]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[3]_167\(5),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[3][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][6]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[3]_167\(6),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[3][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][7]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[3]_167\(7),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[3][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][8]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[3]_167\(8),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[3][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][9]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[3]_167\(9),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[4][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][0]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[4]_168\(0),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[4][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[4][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][10]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[4]_168\(10),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[4][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[4][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][11]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[4]_168\(11),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[4][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[4][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][12]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[4]_168\(12),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[4][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[4][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][13]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[4]_168\(13),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[4][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[4][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][14]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[4]_168\(14),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[4][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[4][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][15]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[4]_168\(15),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[4][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[4][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][16]_i_2__0_n_0\,
      Q => \r_input_pixels_reg[4]_168\(16),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[4][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][1]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[4]_168\(1),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[4][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][2]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[4]_168\(2),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[4][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][3]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[4]_168\(3),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[4][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][4]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[4]_168\(4),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[4][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][5]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[4]_168\(5),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[4][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[4][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][6]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[4]_168\(6),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[4][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[4][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][7]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[4]_168\(7),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[4][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[4][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][8]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[4]_168\(8),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[4][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[4][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][9]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[4]_168\(9),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[5][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][0]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[5]_169\(0),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[5][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[5][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][10]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[5]_169\(10),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[5][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[5][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][11]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[5]_169\(11),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[5][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[5][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][12]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[5]_169\(12),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[5][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[5][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][13]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[5]_169\(13),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[5][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[5][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][14]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[5]_169\(14),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[5][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[5][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][15]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[5]_169\(15),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[5][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[5][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][16]_i_2__0_n_0\,
      Q => \r_input_pixels_reg[5]_169\(16),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[5][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][1]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[5]_169\(1),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[5][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[5][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][2]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[5]_169\(2),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[5][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[5][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][3]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[5]_169\(3),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[5][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[5][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][4]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[5]_169\(4),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[5][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[5][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][5]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[5]_169\(5),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[5][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[5][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][6]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[5]_169\(6),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[5][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[5][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][7]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[5]_169\(7),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[5][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[5][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][8]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[5]_169\(8),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[5][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[5][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][9]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[5]_169\(9),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[6][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][0]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[6]_170\(0),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[6][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[6][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][10]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[6]_170\(10),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[6][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[6][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][11]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[6]_170\(11),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[6][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[6][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][12]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[6]_170\(12),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[6][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[6][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][13]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[6]_170\(13),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[6][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[6][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][14]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[6]_170\(14),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[6][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[6][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][15]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[6]_170\(15),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[6][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[6][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][16]_i_2__0_n_0\,
      Q => \r_input_pixels_reg[6]_170\(16),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[6][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][1]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[6]_170\(1),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[6][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[6][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][2]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[6]_170\(2),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[6][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[6][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][3]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[6]_170\(3),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[6][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[6][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][4]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[6]_170\(4),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[6][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[6][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][5]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[6]_170\(5),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[6][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[6][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][6]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[6]_170\(6),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[6][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[6][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][7]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[6]_170\(7),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[6][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[6][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][8]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[6]_170\(8),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[6][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[6][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][9]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[6]_170\(9),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[7][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][0]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[7]_171\(0),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[7][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[7][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][10]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[7]_171\(10),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[7][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[7][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][11]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[7]_171\(11),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[7][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[7][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][12]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[7]_171\(12),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[7][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[7][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][13]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[7]_171\(13),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[7][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[7][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][14]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[7]_171\(14),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[7][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[7][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][15]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[7]_171\(15),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[7][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[7][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][16]_i_2__0_n_0\,
      Q => \r_input_pixels_reg[7]_171\(16),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[7][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][1]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[7]_171\(1),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[7][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[7][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][2]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[7]_171\(2),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[7][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[7][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][3]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[7]_171\(3),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[7][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[7][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][4]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[7]_171\(4),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[7][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[7][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][5]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[7]_171\(5),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[7][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[7][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][6]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[7]_171\(6),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[7][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[7][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][7]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[7]_171\(7),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[7][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[7][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][8]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[7]_171\(8),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_input_pixels_reg[7][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_pixels[7][16]_i_1__0_n_0\,
      D => \r_input_pixels[0][9]_i_1__0_n_0\,
      Q => \r_input_pixels_reg[7]_171\(9),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_next_output_col[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF002A"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[2]_0\,
      I1 => \^r_o_axis_tlast_reg_0\,
      I2 => i_axis_TREADY,
      I3 => \^q\(0),
      I4 => r_dsp_add_3_preadd,
      O => r_next_output_col(0)
    );
\r_next_output_col[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002A2A00"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[2]_0\,
      I1 => \^r_o_axis_tlast_reg_0\,
      I2 => i_axis_TREADY,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => r_next_output_col(1)
    );
\r_next_output_col[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0070700070007000"
    )
        port map (
      I0 => i_axis_TREADY,
      I1 => \^r_o_axis_tlast_reg_0\,
      I2 => \^fsm_onehot_r_core_state_reg[2]_0\,
      I3 => \^q\(2),
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => r_next_output_col(2)
    );
\r_next_output_col_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_o_axis_TDATA[23]_i_1_n_0\,
      D => r_next_output_col(0),
      Q => \^q\(0),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_next_output_col_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_o_axis_TDATA[23]_i_1_n_0\,
      D => r_next_output_col(1),
      Q => \^q\(1),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_next_output_col_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_o_axis_TDATA[23]_i_1_n_0\,
      D => r_next_output_col(2),
      Q => \^q\(2),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_o_axis_TDATA[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \r_o_axis_TDATA[0]_i_2__1_n_0\,
      I1 => w_trans_to_dct1_axis_tready,
      I2 => \r_output_coefficients_reg[0]__0__0\(0),
      I3 => r_dsp_add_3_preadd,
      O => \r_o_axis_TDATA[0]_i_1__1_n_0\
    );
\r_o_axis_TDATA[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AAA00000CCC0000"
    )
        port map (
      I0 => \r_o_axis_TDATA[0]_i_3__1_n_0\,
      I1 => \r_o_axis_TDATA[0]_i_4__1_n_0\,
      I2 => i_axis_TREADY,
      I3 => \^r_o_axis_tlast_reg_0\,
      I4 => \^fsm_onehot_r_core_state_reg[2]_0\,
      I5 => \^q\(2),
      O => \r_o_axis_TDATA[0]_i_2__1_n_0\
    );
\r_o_axis_TDATA[0]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_output_coefficients_reg[5]__0__0\(0),
      I1 => \r_output_coefficients_reg[7]__0__0\(0),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \r_output_coefficients_reg[4]__0__0\(0),
      I5 => \r_output_coefficients_reg[6]__0__0\(0),
      O => \r_o_axis_TDATA[0]_i_3__1_n_0\
    );
\r_o_axis_TDATA[0]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_output_coefficients_reg[1]__0__0\(0),
      I1 => \r_output_coefficients_reg[3]__0__0\(0),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \r_output_coefficients_reg[0]__0__0\(0),
      I5 => \r_output_coefficients_reg[2]__0__0\(0),
      O => \r_o_axis_TDATA[0]_i_4__1_n_0\
    );
\r_o_axis_TDATA[10]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \r_o_axis_TDATA[10]_i_2__0_n_0\,
      I1 => w_trans_to_dct1_axis_tready,
      I2 => \r_output_coefficients_reg[0]__0__0\(10),
      I3 => r_dsp_add_3_preadd,
      O => \r_o_axis_TDATA[10]_i_1__1_n_0\
    );
\r_o_axis_TDATA[10]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AAA00000CCC0000"
    )
        port map (
      I0 => \r_o_axis_TDATA[10]_i_3__0_n_0\,
      I1 => \r_o_axis_TDATA[10]_i_4__1_n_0\,
      I2 => i_axis_TREADY,
      I3 => \^r_o_axis_tlast_reg_0\,
      I4 => \^fsm_onehot_r_core_state_reg[2]_0\,
      I5 => \^q\(2),
      O => \r_o_axis_TDATA[10]_i_2__0_n_0\
    );
\r_o_axis_TDATA[10]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_output_coefficients_reg[5]__0__0\(10),
      I1 => \r_output_coefficients_reg[7]__0__0\(10),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \r_output_coefficients_reg[4]__0__0\(10),
      I5 => \r_output_coefficients_reg[6]__0__0\(10),
      O => \r_o_axis_TDATA[10]_i_3__0_n_0\
    );
\r_o_axis_TDATA[10]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_output_coefficients_reg[1]__0__0\(10),
      I1 => \r_output_coefficients_reg[3]__0__0\(10),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \r_output_coefficients_reg[0]__0__0\(10),
      I5 => \r_output_coefficients_reg[2]__0__0\(10),
      O => \r_o_axis_TDATA[10]_i_4__1_n_0\
    );
\r_o_axis_TDATA[11]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \r_o_axis_TDATA[11]_i_2__1_n_0\,
      I1 => w_trans_to_dct1_axis_tready,
      I2 => \r_output_coefficients_reg[0]__0__0\(11),
      I3 => r_dsp_add_3_preadd,
      O => \r_o_axis_TDATA[11]_i_1__1_n_0\
    );
\r_o_axis_TDATA[11]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AAA00000CCC0000"
    )
        port map (
      I0 => \r_o_axis_TDATA[11]_i_3__1_n_0\,
      I1 => \r_o_axis_TDATA[11]_i_4__1_n_0\,
      I2 => i_axis_TREADY,
      I3 => \^r_o_axis_tlast_reg_0\,
      I4 => \^fsm_onehot_r_core_state_reg[2]_0\,
      I5 => \^q\(2),
      O => \r_o_axis_TDATA[11]_i_2__1_n_0\
    );
\r_o_axis_TDATA[11]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_output_coefficients_reg[5]__0__0\(11),
      I1 => \r_output_coefficients_reg[7]__0__0\(11),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \r_output_coefficients_reg[4]__0__0\(11),
      I5 => \r_output_coefficients_reg[6]__0__0\(11),
      O => \r_o_axis_TDATA[11]_i_3__1_n_0\
    );
\r_o_axis_TDATA[11]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_output_coefficients_reg[1]__0__0\(11),
      I1 => \r_output_coefficients_reg[3]__0__0\(11),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \r_output_coefficients_reg[0]__0__0\(11),
      I5 => \r_output_coefficients_reg[2]__0__0\(11),
      O => \r_o_axis_TDATA[11]_i_4__1_n_0\
    );
\r_o_axis_TDATA[12]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \r_o_axis_TDATA[12]_i_2__0_n_0\,
      I1 => w_trans_to_dct1_axis_tready,
      I2 => \r_output_coefficients_reg[0]__0__0\(12),
      I3 => r_dsp_add_3_preadd,
      O => \r_o_axis_TDATA[12]_i_1__1_n_0\
    );
\r_o_axis_TDATA[12]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AAA00000CCC0000"
    )
        port map (
      I0 => \r_o_axis_TDATA[12]_i_3__0_n_0\,
      I1 => \r_o_axis_TDATA[12]_i_4__1_n_0\,
      I2 => i_axis_TREADY,
      I3 => \^r_o_axis_tlast_reg_0\,
      I4 => \^fsm_onehot_r_core_state_reg[2]_0\,
      I5 => \^q\(2),
      O => \r_o_axis_TDATA[12]_i_2__0_n_0\
    );
\r_o_axis_TDATA[12]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_output_coefficients_reg[5]__0__0\(12),
      I1 => \r_output_coefficients_reg[7]__0__0\(12),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \r_output_coefficients_reg[4]__0__0\(12),
      I5 => \r_output_coefficients_reg[6]__0__0\(12),
      O => \r_o_axis_TDATA[12]_i_3__0_n_0\
    );
\r_o_axis_TDATA[12]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_output_coefficients_reg[1]__0__0\(12),
      I1 => \r_output_coefficients_reg[3]__0__0\(12),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \r_output_coefficients_reg[0]__0__0\(12),
      I5 => \r_output_coefficients_reg[2]__0__0\(12),
      O => \r_o_axis_TDATA[12]_i_4__1_n_0\
    );
\r_o_axis_TDATA[13]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \r_o_axis_TDATA[13]_i_2__1_n_0\,
      I1 => w_trans_to_dct1_axis_tready,
      I2 => \r_output_coefficients_reg[0]__0__0\(13),
      I3 => r_dsp_add_3_preadd,
      O => \r_o_axis_TDATA[13]_i_1__1_n_0\
    );
\r_o_axis_TDATA[13]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AAA00000CCC0000"
    )
        port map (
      I0 => \r_o_axis_TDATA[13]_i_3__1_n_0\,
      I1 => \r_o_axis_TDATA[13]_i_4__1_n_0\,
      I2 => i_axis_TREADY,
      I3 => \^r_o_axis_tlast_reg_0\,
      I4 => \^fsm_onehot_r_core_state_reg[2]_0\,
      I5 => \^q\(2),
      O => \r_o_axis_TDATA[13]_i_2__1_n_0\
    );
\r_o_axis_TDATA[13]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_output_coefficients_reg[5]__0__0\(13),
      I1 => \r_output_coefficients_reg[7]__0__0\(13),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \r_output_coefficients_reg[4]__0__0\(13),
      I5 => \r_output_coefficients_reg[6]__0__0\(13),
      O => \r_o_axis_TDATA[13]_i_3__1_n_0\
    );
\r_o_axis_TDATA[13]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_output_coefficients_reg[1]__0__0\(13),
      I1 => \r_output_coefficients_reg[3]__0__0\(13),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \r_output_coefficients_reg[0]__0__0\(13),
      I5 => \r_output_coefficients_reg[2]__0__0\(13),
      O => \r_o_axis_TDATA[13]_i_4__1_n_0\
    );
\r_o_axis_TDATA[14]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \r_o_axis_TDATA[14]_i_2__1_n_0\,
      I1 => w_trans_to_dct1_axis_tready,
      I2 => \r_output_coefficients_reg[0]__0__0\(14),
      I3 => r_dsp_add_3_preadd,
      O => \r_o_axis_TDATA[14]_i_1__1_n_0\
    );
\r_o_axis_TDATA[14]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AAA00000CCC0000"
    )
        port map (
      I0 => \r_o_axis_TDATA[14]_i_3__0_n_0\,
      I1 => \r_o_axis_TDATA[14]_i_4__0_n_0\,
      I2 => i_axis_TREADY,
      I3 => \^r_o_axis_tlast_reg_0\,
      I4 => \^fsm_onehot_r_core_state_reg[2]_0\,
      I5 => \^q\(2),
      O => \r_o_axis_TDATA[14]_i_2__1_n_0\
    );
\r_o_axis_TDATA[14]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_output_coefficients_reg[5]__0__0\(14),
      I1 => \r_output_coefficients_reg[7]__0__0\(14),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \r_output_coefficients_reg[4]__0__0\(14),
      I5 => \r_output_coefficients_reg[6]__0__0\(14),
      O => \r_o_axis_TDATA[14]_i_3__0_n_0\
    );
\r_o_axis_TDATA[14]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_output_coefficients_reg[1]__0__0\(14),
      I1 => \r_output_coefficients_reg[3]__0__0\(14),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \r_output_coefficients_reg[0]__0__0\(14),
      I5 => \r_output_coefficients_reg[2]__0__0\(14),
      O => \r_o_axis_TDATA[14]_i_4__0_n_0\
    );
\r_o_axis_TDATA[15]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \r_o_axis_TDATA[15]_i_2__0_n_0\,
      I1 => w_trans_to_dct1_axis_tready,
      I2 => \r_output_coefficients_reg[0]__0__0\(15),
      I3 => r_dsp_add_3_preadd,
      O => \r_o_axis_TDATA[15]_i_1__1_n_0\
    );
\r_o_axis_TDATA[15]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AAA00000CCC0000"
    )
        port map (
      I0 => \r_o_axis_TDATA[15]_i_3__0_n_0\,
      I1 => \r_o_axis_TDATA[15]_i_4__1_n_0\,
      I2 => i_axis_TREADY,
      I3 => \^r_o_axis_tlast_reg_0\,
      I4 => \^fsm_onehot_r_core_state_reg[2]_0\,
      I5 => \^q\(2),
      O => \r_o_axis_TDATA[15]_i_2__0_n_0\
    );
\r_o_axis_TDATA[15]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_output_coefficients_reg[5]__0__0\(15),
      I1 => \r_output_coefficients_reg[7]__0__0\(15),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \r_output_coefficients_reg[4]__0__0\(15),
      I5 => \r_output_coefficients_reg[6]__0__0\(15),
      O => \r_o_axis_TDATA[15]_i_3__0_n_0\
    );
\r_o_axis_TDATA[15]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_output_coefficients_reg[1]__0__0\(15),
      I1 => \r_output_coefficients_reg[3]__0__0\(15),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \r_output_coefficients_reg[0]__0__0\(15),
      I5 => \r_output_coefficients_reg[2]__0__0\(15),
      O => \r_o_axis_TDATA[15]_i_4__1_n_0\
    );
\r_o_axis_TDATA[16]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \r_o_axis_TDATA[16]_i_2__1_n_0\,
      I1 => w_trans_to_dct1_axis_tready,
      I2 => \r_output_coefficients_reg[0]__0__0\(16),
      I3 => r_dsp_add_3_preadd,
      O => \r_o_axis_TDATA[16]_i_1__1_n_0\
    );
\r_o_axis_TDATA[16]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AAA00000CCC0000"
    )
        port map (
      I0 => \r_o_axis_TDATA[16]_i_3__1_n_0\,
      I1 => \r_o_axis_TDATA[16]_i_4__1_n_0\,
      I2 => i_axis_TREADY,
      I3 => \^r_o_axis_tlast_reg_0\,
      I4 => \^fsm_onehot_r_core_state_reg[2]_0\,
      I5 => \^q\(2),
      O => \r_o_axis_TDATA[16]_i_2__1_n_0\
    );
\r_o_axis_TDATA[16]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_output_coefficients_reg[5]__0__0\(16),
      I1 => \r_output_coefficients_reg[7]__0__0\(16),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \r_output_coefficients_reg[4]__0__0\(16),
      I5 => \r_output_coefficients_reg[6]__0__0\(16),
      O => \r_o_axis_TDATA[16]_i_3__1_n_0\
    );
\r_o_axis_TDATA[16]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_output_coefficients_reg[1]__0__0\(16),
      I1 => \r_output_coefficients_reg[3]__0__0\(16),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \r_output_coefficients_reg[0]__0__0\(16),
      I5 => \r_output_coefficients_reg[2]__0__0\(16),
      O => \r_o_axis_TDATA[16]_i_4__1_n_0\
    );
\r_o_axis_TDATA[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \r_o_axis_TDATA[17]_i_2_n_0\,
      I1 => w_trans_to_dct1_axis_tready,
      I2 => \r_output_coefficients_reg[0]__0__0\(17),
      I3 => r_dsp_add_3_preadd,
      O => \r_o_axis_TDATA[17]_i_1_n_0\
    );
\r_o_axis_TDATA[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AAA00000CCC0000"
    )
        port map (
      I0 => \r_o_axis_TDATA[17]_i_3_n_0\,
      I1 => \r_o_axis_TDATA[17]_i_4_n_0\,
      I2 => i_axis_TREADY,
      I3 => \^r_o_axis_tlast_reg_0\,
      I4 => \^fsm_onehot_r_core_state_reg[2]_0\,
      I5 => \^q\(2),
      O => \r_o_axis_TDATA[17]_i_2_n_0\
    );
\r_o_axis_TDATA[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_output_coefficients_reg[5]__0__0\(17),
      I1 => \r_output_coefficients_reg[7]__0__0\(17),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \r_output_coefficients_reg[4]__0__0\(17),
      I5 => \r_output_coefficients_reg[6]__0__0\(17),
      O => \r_o_axis_TDATA[17]_i_3_n_0\
    );
\r_o_axis_TDATA[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_output_coefficients_reg[1]__0__0\(17),
      I1 => \r_output_coefficients_reg[3]__0__0\(17),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \r_output_coefficients_reg[0]__0__0\(17),
      I5 => \r_output_coefficients_reg[2]__0__0\(17),
      O => \r_o_axis_TDATA[17]_i_4_n_0\
    );
\r_o_axis_TDATA[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \r_o_axis_TDATA[18]_i_2_n_0\,
      I1 => w_trans_to_dct1_axis_tready,
      I2 => \r_output_coefficients_reg[0]__0__0\(18),
      I3 => r_dsp_add_3_preadd,
      O => \r_o_axis_TDATA[18]_i_1_n_0\
    );
\r_o_axis_TDATA[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AAA00000CCC0000"
    )
        port map (
      I0 => \r_o_axis_TDATA[18]_i_3_n_0\,
      I1 => \r_o_axis_TDATA[18]_i_4_n_0\,
      I2 => i_axis_TREADY,
      I3 => \^r_o_axis_tlast_reg_0\,
      I4 => \^fsm_onehot_r_core_state_reg[2]_0\,
      I5 => \^q\(2),
      O => \r_o_axis_TDATA[18]_i_2_n_0\
    );
\r_o_axis_TDATA[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_output_coefficients_reg[5]__0__0\(18),
      I1 => \r_output_coefficients_reg[7]__0__0\(18),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \r_output_coefficients_reg[4]__0__0\(18),
      I5 => \r_output_coefficients_reg[6]__0__0\(18),
      O => \r_o_axis_TDATA[18]_i_3_n_0\
    );
\r_o_axis_TDATA[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_output_coefficients_reg[1]__0__0\(18),
      I1 => \r_output_coefficients_reg[3]__0__0\(18),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \r_output_coefficients_reg[0]__0__0\(18),
      I5 => \r_output_coefficients_reg[2]__0__0\(18),
      O => \r_o_axis_TDATA[18]_i_4_n_0\
    );
\r_o_axis_TDATA[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \r_o_axis_TDATA[19]_i_2_n_0\,
      I1 => w_trans_to_dct1_axis_tready,
      I2 => \r_output_coefficients_reg[0]__0__0\(19),
      I3 => r_dsp_add_3_preadd,
      O => \r_o_axis_TDATA[19]_i_1_n_0\
    );
\r_o_axis_TDATA[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AAA00000CCC0000"
    )
        port map (
      I0 => \r_o_axis_TDATA[19]_i_3_n_0\,
      I1 => \r_o_axis_TDATA[19]_i_4_n_0\,
      I2 => i_axis_TREADY,
      I3 => \^r_o_axis_tlast_reg_0\,
      I4 => \^fsm_onehot_r_core_state_reg[2]_0\,
      I5 => \^q\(2),
      O => \r_o_axis_TDATA[19]_i_2_n_0\
    );
\r_o_axis_TDATA[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_output_coefficients_reg[5]__0__0\(19),
      I1 => \r_output_coefficients_reg[7]__0__0\(19),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \r_output_coefficients_reg[4]__0__0\(19),
      I5 => \r_output_coefficients_reg[6]__0__0\(19),
      O => \r_o_axis_TDATA[19]_i_3_n_0\
    );
\r_o_axis_TDATA[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_output_coefficients_reg[1]__0__0\(19),
      I1 => \r_output_coefficients_reg[3]__0__0\(19),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \r_output_coefficients_reg[0]__0__0\(19),
      I5 => \r_output_coefficients_reg[2]__0__0\(19),
      O => \r_o_axis_TDATA[19]_i_4_n_0\
    );
\r_o_axis_TDATA[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \r_o_axis_TDATA[1]_i_2__0_n_0\,
      I1 => w_trans_to_dct1_axis_tready,
      I2 => \r_output_coefficients_reg[0]__0__0\(1),
      I3 => r_dsp_add_3_preadd,
      O => \r_o_axis_TDATA[1]_i_1__1_n_0\
    );
\r_o_axis_TDATA[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AAA00000CCC0000"
    )
        port map (
      I0 => \r_o_axis_TDATA[1]_i_3__0_n_0\,
      I1 => \r_o_axis_TDATA[1]_i_4__1_n_0\,
      I2 => i_axis_TREADY,
      I3 => \^r_o_axis_tlast_reg_0\,
      I4 => \^fsm_onehot_r_core_state_reg[2]_0\,
      I5 => \^q\(2),
      O => \r_o_axis_TDATA[1]_i_2__0_n_0\
    );
\r_o_axis_TDATA[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_output_coefficients_reg[5]__0__0\(1),
      I1 => \r_output_coefficients_reg[7]__0__0\(1),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \r_output_coefficients_reg[4]__0__0\(1),
      I5 => \r_output_coefficients_reg[6]__0__0\(1),
      O => \r_o_axis_TDATA[1]_i_3__0_n_0\
    );
\r_o_axis_TDATA[1]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_output_coefficients_reg[1]__0__0\(1),
      I1 => \r_output_coefficients_reg[3]__0__0\(1),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \r_output_coefficients_reg[0]__0__0\(1),
      I5 => \r_output_coefficients_reg[2]__0__0\(1),
      O => \r_o_axis_TDATA[1]_i_4__1_n_0\
    );
\r_o_axis_TDATA[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \r_o_axis_TDATA[20]_i_2_n_0\,
      I1 => w_trans_to_dct1_axis_tready,
      I2 => \r_output_coefficients_reg[0]__0__0\(20),
      I3 => r_dsp_add_3_preadd,
      O => \r_o_axis_TDATA[20]_i_1_n_0\
    );
\r_o_axis_TDATA[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AAA00000CCC0000"
    )
        port map (
      I0 => \r_o_axis_TDATA[20]_i_3_n_0\,
      I1 => \r_o_axis_TDATA[20]_i_4_n_0\,
      I2 => i_axis_TREADY,
      I3 => \^r_o_axis_tlast_reg_0\,
      I4 => \^fsm_onehot_r_core_state_reg[2]_0\,
      I5 => \^q\(2),
      O => \r_o_axis_TDATA[20]_i_2_n_0\
    );
\r_o_axis_TDATA[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_output_coefficients_reg[5]__0__0\(20),
      I1 => \r_output_coefficients_reg[7]__0__0\(20),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \r_output_coefficients_reg[4]__0__0\(20),
      I5 => \r_output_coefficients_reg[6]__0__0\(20),
      O => \r_o_axis_TDATA[20]_i_3_n_0\
    );
\r_o_axis_TDATA[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_output_coefficients_reg[1]__0__0\(20),
      I1 => \r_output_coefficients_reg[3]__0__0\(20),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \r_output_coefficients_reg[0]__0__0\(20),
      I5 => \r_output_coefficients_reg[2]__0__0\(20),
      O => \r_o_axis_TDATA[20]_i_4_n_0\
    );
\r_o_axis_TDATA[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \r_o_axis_TDATA[21]_i_2_n_0\,
      I1 => w_trans_to_dct1_axis_tready,
      I2 => \r_output_coefficients_reg[0]__0__0\(21),
      I3 => r_dsp_add_3_preadd,
      O => \r_o_axis_TDATA[21]_i_1_n_0\
    );
\r_o_axis_TDATA[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AAA00000CCC0000"
    )
        port map (
      I0 => \r_o_axis_TDATA[21]_i_3_n_0\,
      I1 => \r_o_axis_TDATA[21]_i_4_n_0\,
      I2 => i_axis_TREADY,
      I3 => \^r_o_axis_tlast_reg_0\,
      I4 => \^fsm_onehot_r_core_state_reg[2]_0\,
      I5 => \^q\(2),
      O => \r_o_axis_TDATA[21]_i_2_n_0\
    );
\r_o_axis_TDATA[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_output_coefficients_reg[5]__0__0\(21),
      I1 => \r_output_coefficients_reg[7]__0__0\(21),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \r_output_coefficients_reg[4]__0__0\(21),
      I5 => \r_output_coefficients_reg[6]__0__0\(21),
      O => \r_o_axis_TDATA[21]_i_3_n_0\
    );
\r_o_axis_TDATA[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_output_coefficients_reg[1]__0__0\(21),
      I1 => \r_output_coefficients_reg[3]__0__0\(21),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \r_output_coefficients_reg[0]__0__0\(21),
      I5 => \r_output_coefficients_reg[2]__0__0\(21),
      O => \r_o_axis_TDATA[21]_i_4_n_0\
    );
\r_o_axis_TDATA[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \r_o_axis_TDATA[22]_i_2_n_0\,
      I1 => w_trans_to_dct1_axis_tready,
      I2 => \r_output_coefficients_reg[0]__0__0\(22),
      I3 => r_dsp_add_3_preadd,
      O => \r_o_axis_TDATA[22]_i_1_n_0\
    );
\r_o_axis_TDATA[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AAA00000CCC0000"
    )
        port map (
      I0 => \r_o_axis_TDATA[22]_i_3_n_0\,
      I1 => \r_o_axis_TDATA[22]_i_4_n_0\,
      I2 => i_axis_TREADY,
      I3 => \^r_o_axis_tlast_reg_0\,
      I4 => \^fsm_onehot_r_core_state_reg[2]_0\,
      I5 => \^q\(2),
      O => \r_o_axis_TDATA[22]_i_2_n_0\
    );
\r_o_axis_TDATA[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_output_coefficients_reg[5]__0__0\(22),
      I1 => \r_output_coefficients_reg[7]__0__0\(22),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \r_output_coefficients_reg[4]__0__0\(22),
      I5 => \r_output_coefficients_reg[6]__0__0\(22),
      O => \r_o_axis_TDATA[22]_i_3_n_0\
    );
\r_o_axis_TDATA[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_output_coefficients_reg[1]__0__0\(22),
      I1 => \r_output_coefficients_reg[3]__0__0\(22),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \r_output_coefficients_reg[0]__0__0\(22),
      I5 => \r_output_coefficients_reg[2]__0__0\(22),
      O => \r_o_axis_TDATA[22]_i_4_n_0\
    );
\r_o_axis_TDATA[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \FSM_onehot_r_core_state[2]_i_2__0_n_0\,
      I1 => r_dsp_add_3_preadd,
      I2 => \^fsm_onehot_r_core_state_reg[2]_0\,
      I3 => i_axis_TREADY,
      O => \r_o_axis_TDATA[23]_i_1_n_0\
    );
\r_o_axis_TDATA[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \r_o_axis_TDATA[23]_i_3_n_0\,
      I1 => w_trans_to_dct1_axis_tready,
      I2 => \r_output_coefficients_reg[0]__0__0\(23),
      I3 => r_dsp_add_3_preadd,
      O => \r_o_axis_TDATA[23]_i_2_n_0\
    );
\r_o_axis_TDATA[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AAA00000CCC0000"
    )
        port map (
      I0 => \r_o_axis_TDATA[23]_i_4_n_0\,
      I1 => \r_o_axis_TDATA[23]_i_5_n_0\,
      I2 => i_axis_TREADY,
      I3 => \^r_o_axis_tlast_reg_0\,
      I4 => \^fsm_onehot_r_core_state_reg[2]_0\,
      I5 => \^q\(2),
      O => \r_o_axis_TDATA[23]_i_3_n_0\
    );
\r_o_axis_TDATA[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_output_coefficients_reg[5]__0__0\(23),
      I1 => \r_output_coefficients_reg[7]__0__0\(23),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \r_output_coefficients_reg[4]__0__0\(23),
      I5 => \r_output_coefficients_reg[6]__0__0\(23),
      O => \r_o_axis_TDATA[23]_i_4_n_0\
    );
\r_o_axis_TDATA[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_output_coefficients_reg[1]__0__0\(23),
      I1 => \r_output_coefficients_reg[3]__0__0\(23),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \r_output_coefficients_reg[0]__0__0\(23),
      I5 => \r_output_coefficients_reg[2]__0__0\(23),
      O => \r_o_axis_TDATA[23]_i_5_n_0\
    );
\r_o_axis_TDATA[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \r_o_axis_TDATA[2]_i_2__0_n_0\,
      I1 => w_trans_to_dct1_axis_tready,
      I2 => \r_output_coefficients_reg[0]__0__0\(2),
      I3 => r_dsp_add_3_preadd,
      O => \r_o_axis_TDATA[2]_i_1__1_n_0\
    );
\r_o_axis_TDATA[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AAA00000CCC0000"
    )
        port map (
      I0 => \r_o_axis_TDATA[2]_i_3__0_n_0\,
      I1 => \r_o_axis_TDATA[2]_i_4__1_n_0\,
      I2 => i_axis_TREADY,
      I3 => \^r_o_axis_tlast_reg_0\,
      I4 => \^fsm_onehot_r_core_state_reg[2]_0\,
      I5 => \^q\(2),
      O => \r_o_axis_TDATA[2]_i_2__0_n_0\
    );
\r_o_axis_TDATA[2]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_output_coefficients_reg[5]__0__0\(2),
      I1 => \r_output_coefficients_reg[7]__0__0\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \r_output_coefficients_reg[4]__0__0\(2),
      I5 => \r_output_coefficients_reg[6]__0__0\(2),
      O => \r_o_axis_TDATA[2]_i_3__0_n_0\
    );
\r_o_axis_TDATA[2]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_output_coefficients_reg[1]__0__0\(2),
      I1 => \r_output_coefficients_reg[3]__0__0\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \r_output_coefficients_reg[0]__0__0\(2),
      I5 => \r_output_coefficients_reg[2]__0__0\(2),
      O => \r_o_axis_TDATA[2]_i_4__1_n_0\
    );
\r_o_axis_TDATA[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \r_o_axis_TDATA[3]_i_2__0_n_0\,
      I1 => w_trans_to_dct1_axis_tready,
      I2 => \r_output_coefficients_reg[0]__0__0\(3),
      I3 => r_dsp_add_3_preadd,
      O => \r_o_axis_TDATA[3]_i_1__1_n_0\
    );
\r_o_axis_TDATA[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AAA00000CCC0000"
    )
        port map (
      I0 => \r_o_axis_TDATA[3]_i_3__0_n_0\,
      I1 => \r_o_axis_TDATA[3]_i_4__1_n_0\,
      I2 => i_axis_TREADY,
      I3 => \^r_o_axis_tlast_reg_0\,
      I4 => \^fsm_onehot_r_core_state_reg[2]_0\,
      I5 => \^q\(2),
      O => \r_o_axis_TDATA[3]_i_2__0_n_0\
    );
\r_o_axis_TDATA[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_output_coefficients_reg[5]__0__0\(3),
      I1 => \r_output_coefficients_reg[7]__0__0\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \r_output_coefficients_reg[4]__0__0\(3),
      I5 => \r_output_coefficients_reg[6]__0__0\(3),
      O => \r_o_axis_TDATA[3]_i_3__0_n_0\
    );
\r_o_axis_TDATA[3]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_output_coefficients_reg[1]__0__0\(3),
      I1 => \r_output_coefficients_reg[3]__0__0\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \r_output_coefficients_reg[0]__0__0\(3),
      I5 => \r_output_coefficients_reg[2]__0__0\(3),
      O => \r_o_axis_TDATA[3]_i_4__1_n_0\
    );
\r_o_axis_TDATA[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \r_o_axis_TDATA[4]_i_2__1_n_0\,
      I1 => w_trans_to_dct1_axis_tready,
      I2 => \r_output_coefficients_reg[0]__0__0\(4),
      I3 => r_dsp_add_3_preadd,
      O => \r_o_axis_TDATA[4]_i_1__1_n_0\
    );
\r_o_axis_TDATA[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AAA00000CCC0000"
    )
        port map (
      I0 => \r_o_axis_TDATA[4]_i_3__1_n_0\,
      I1 => \r_o_axis_TDATA[4]_i_4__1_n_0\,
      I2 => i_axis_TREADY,
      I3 => \^r_o_axis_tlast_reg_0\,
      I4 => \^fsm_onehot_r_core_state_reg[2]_0\,
      I5 => \^q\(2),
      O => \r_o_axis_TDATA[4]_i_2__1_n_0\
    );
\r_o_axis_TDATA[4]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_output_coefficients_reg[5]__0__0\(4),
      I1 => \r_output_coefficients_reg[7]__0__0\(4),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \r_output_coefficients_reg[4]__0__0\(4),
      I5 => \r_output_coefficients_reg[6]__0__0\(4),
      O => \r_o_axis_TDATA[4]_i_3__1_n_0\
    );
\r_o_axis_TDATA[4]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_output_coefficients_reg[1]__0__0\(4),
      I1 => \r_output_coefficients_reg[3]__0__0\(4),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \r_output_coefficients_reg[0]__0__0\(4),
      I5 => \r_output_coefficients_reg[2]__0__0\(4),
      O => \r_o_axis_TDATA[4]_i_4__1_n_0\
    );
\r_o_axis_TDATA[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \r_o_axis_TDATA[5]_i_2__0_n_0\,
      I1 => w_trans_to_dct1_axis_tready,
      I2 => \r_output_coefficients_reg[0]__0__0\(5),
      I3 => r_dsp_add_3_preadd,
      O => \r_o_axis_TDATA[5]_i_1__1_n_0\
    );
\r_o_axis_TDATA[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AAA00000CCC0000"
    )
        port map (
      I0 => \r_o_axis_TDATA[5]_i_3__0_n_0\,
      I1 => \r_o_axis_TDATA[5]_i_4__1_n_0\,
      I2 => i_axis_TREADY,
      I3 => \^r_o_axis_tlast_reg_0\,
      I4 => \^fsm_onehot_r_core_state_reg[2]_0\,
      I5 => \^q\(2),
      O => \r_o_axis_TDATA[5]_i_2__0_n_0\
    );
\r_o_axis_TDATA[5]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_output_coefficients_reg[5]__0__0\(5),
      I1 => \r_output_coefficients_reg[7]__0__0\(5),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \r_output_coefficients_reg[4]__0__0\(5),
      I5 => \r_output_coefficients_reg[6]__0__0\(5),
      O => \r_o_axis_TDATA[5]_i_3__0_n_0\
    );
\r_o_axis_TDATA[5]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_output_coefficients_reg[1]__0__0\(5),
      I1 => \r_output_coefficients_reg[3]__0__0\(5),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \r_output_coefficients_reg[0]__0__0\(5),
      I5 => \r_output_coefficients_reg[2]__0__0\(5),
      O => \r_o_axis_TDATA[5]_i_4__1_n_0\
    );
\r_o_axis_TDATA[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \r_o_axis_TDATA[6]_i_2__1_n_0\,
      I1 => w_trans_to_dct1_axis_tready,
      I2 => \r_output_coefficients_reg[0]__0__0\(6),
      I3 => r_dsp_add_3_preadd,
      O => \r_o_axis_TDATA[6]_i_1__1_n_0\
    );
\r_o_axis_TDATA[6]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AAA00000CCC0000"
    )
        port map (
      I0 => \r_o_axis_TDATA[6]_i_3__1_n_0\,
      I1 => \r_o_axis_TDATA[6]_i_4__0_n_0\,
      I2 => i_axis_TREADY,
      I3 => \^r_o_axis_tlast_reg_0\,
      I4 => \^fsm_onehot_r_core_state_reg[2]_0\,
      I5 => \^q\(2),
      O => \r_o_axis_TDATA[6]_i_2__1_n_0\
    );
\r_o_axis_TDATA[6]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_output_coefficients_reg[5]__0__0\(6),
      I1 => \r_output_coefficients_reg[7]__0__0\(6),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \r_output_coefficients_reg[4]__0__0\(6),
      I5 => \r_output_coefficients_reg[6]__0__0\(6),
      O => \r_o_axis_TDATA[6]_i_3__1_n_0\
    );
\r_o_axis_TDATA[6]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_output_coefficients_reg[1]__0__0\(6),
      I1 => \r_output_coefficients_reg[3]__0__0\(6),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \r_output_coefficients_reg[0]__0__0\(6),
      I5 => \r_output_coefficients_reg[2]__0__0\(6),
      O => \r_o_axis_TDATA[6]_i_4__0_n_0\
    );
\r_o_axis_TDATA[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \r_o_axis_TDATA[7]_i_2__0_n_0\,
      I1 => w_trans_to_dct1_axis_tready,
      I2 => \r_output_coefficients_reg[0]__0__0\(7),
      I3 => r_dsp_add_3_preadd,
      O => \r_o_axis_TDATA[7]_i_1__1_n_0\
    );
\r_o_axis_TDATA[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AAA00000CCC0000"
    )
        port map (
      I0 => \r_o_axis_TDATA[7]_i_3__0_n_0\,
      I1 => \r_o_axis_TDATA[7]_i_4__1_n_0\,
      I2 => i_axis_TREADY,
      I3 => \^r_o_axis_tlast_reg_0\,
      I4 => \^fsm_onehot_r_core_state_reg[2]_0\,
      I5 => \^q\(2),
      O => \r_o_axis_TDATA[7]_i_2__0_n_0\
    );
\r_o_axis_TDATA[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_output_coefficients_reg[5]__0__0\(7),
      I1 => \r_output_coefficients_reg[7]__0__0\(7),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \r_output_coefficients_reg[4]__0__0\(7),
      I5 => \r_output_coefficients_reg[6]__0__0\(7),
      O => \r_o_axis_TDATA[7]_i_3__0_n_0\
    );
\r_o_axis_TDATA[7]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_output_coefficients_reg[1]__0__0\(7),
      I1 => \r_output_coefficients_reg[3]__0__0\(7),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \r_output_coefficients_reg[0]__0__0\(7),
      I5 => \r_output_coefficients_reg[2]__0__0\(7),
      O => \r_o_axis_TDATA[7]_i_4__1_n_0\
    );
\r_o_axis_TDATA[8]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \r_o_axis_TDATA[8]_i_2__1_n_0\,
      I1 => w_trans_to_dct1_axis_tready,
      I2 => \r_output_coefficients_reg[0]__0__0\(8),
      I3 => r_dsp_add_3_preadd,
      O => \r_o_axis_TDATA[8]_i_1__1_n_0\
    );
\r_o_axis_TDATA[8]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AAA00000CCC0000"
    )
        port map (
      I0 => \r_o_axis_TDATA[8]_i_3__1_n_0\,
      I1 => \r_o_axis_TDATA[8]_i_4__0_n_0\,
      I2 => i_axis_TREADY,
      I3 => \^r_o_axis_tlast_reg_0\,
      I4 => \^fsm_onehot_r_core_state_reg[2]_0\,
      I5 => \^q\(2),
      O => \r_o_axis_TDATA[8]_i_2__1_n_0\
    );
\r_o_axis_TDATA[8]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_output_coefficients_reg[5]__0__0\(8),
      I1 => \r_output_coefficients_reg[7]__0__0\(8),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \r_output_coefficients_reg[4]__0__0\(8),
      I5 => \r_output_coefficients_reg[6]__0__0\(8),
      O => \r_o_axis_TDATA[8]_i_3__1_n_0\
    );
\r_o_axis_TDATA[8]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_output_coefficients_reg[1]__0__0\(8),
      I1 => \r_output_coefficients_reg[3]__0__0\(8),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \r_output_coefficients_reg[0]__0__0\(8),
      I5 => \r_output_coefficients_reg[2]__0__0\(8),
      O => \r_o_axis_TDATA[8]_i_4__0_n_0\
    );
\r_o_axis_TDATA[9]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \r_o_axis_TDATA[9]_i_2__0_n_0\,
      I1 => w_trans_to_dct1_axis_tready,
      I2 => \r_output_coefficients_reg[0]__0__0\(9),
      I3 => r_dsp_add_3_preadd,
      O => \r_o_axis_TDATA[9]_i_1__1_n_0\
    );
\r_o_axis_TDATA[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AAA00000CCC0000"
    )
        port map (
      I0 => \r_o_axis_TDATA[9]_i_3__0_n_0\,
      I1 => \r_o_axis_TDATA[9]_i_4__1_n_0\,
      I2 => i_axis_TREADY,
      I3 => \^r_o_axis_tlast_reg_0\,
      I4 => \^fsm_onehot_r_core_state_reg[2]_0\,
      I5 => \^q\(2),
      O => \r_o_axis_TDATA[9]_i_2__0_n_0\
    );
\r_o_axis_TDATA[9]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_output_coefficients_reg[5]__0__0\(9),
      I1 => \r_output_coefficients_reg[7]__0__0\(9),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \r_output_coefficients_reg[4]__0__0\(9),
      I5 => \r_output_coefficients_reg[6]__0__0\(9),
      O => \r_o_axis_TDATA[9]_i_3__0_n_0\
    );
\r_o_axis_TDATA[9]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \r_output_coefficients_reg[1]__0__0\(9),
      I1 => \r_output_coefficients_reg[3]__0__0\(9),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \r_output_coefficients_reg[0]__0__0\(9),
      I5 => \r_output_coefficients_reg[2]__0__0\(9),
      O => \r_o_axis_TDATA[9]_i_4__1_n_0\
    );
\r_o_axis_TDATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_o_axis_TDATA[23]_i_1_n_0\,
      D => \r_o_axis_TDATA[0]_i_1__1_n_0\,
      Q => o_axis_TDATA(0),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_o_axis_TDATA_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_o_axis_TDATA[23]_i_1_n_0\,
      D => \r_o_axis_TDATA[10]_i_1__1_n_0\,
      Q => o_axis_TDATA(10),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_o_axis_TDATA_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_o_axis_TDATA[23]_i_1_n_0\,
      D => \r_o_axis_TDATA[11]_i_1__1_n_0\,
      Q => o_axis_TDATA(11),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_o_axis_TDATA_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_o_axis_TDATA[23]_i_1_n_0\,
      D => \r_o_axis_TDATA[12]_i_1__1_n_0\,
      Q => o_axis_TDATA(12),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_o_axis_TDATA_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_o_axis_TDATA[23]_i_1_n_0\,
      D => \r_o_axis_TDATA[13]_i_1__1_n_0\,
      Q => o_axis_TDATA(13),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_o_axis_TDATA_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_o_axis_TDATA[23]_i_1_n_0\,
      D => \r_o_axis_TDATA[14]_i_1__1_n_0\,
      Q => o_axis_TDATA(14),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_o_axis_TDATA_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_o_axis_TDATA[23]_i_1_n_0\,
      D => \r_o_axis_TDATA[15]_i_1__1_n_0\,
      Q => o_axis_TDATA(15),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_o_axis_TDATA_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_o_axis_TDATA[23]_i_1_n_0\,
      D => \r_o_axis_TDATA[16]_i_1__1_n_0\,
      Q => o_axis_TDATA(16),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_o_axis_TDATA_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_o_axis_TDATA[23]_i_1_n_0\,
      D => \r_o_axis_TDATA[17]_i_1_n_0\,
      Q => o_axis_TDATA(17),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_o_axis_TDATA_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_o_axis_TDATA[23]_i_1_n_0\,
      D => \r_o_axis_TDATA[18]_i_1_n_0\,
      Q => o_axis_TDATA(18),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_o_axis_TDATA_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_o_axis_TDATA[23]_i_1_n_0\,
      D => \r_o_axis_TDATA[19]_i_1_n_0\,
      Q => o_axis_TDATA(19),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_o_axis_TDATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_o_axis_TDATA[23]_i_1_n_0\,
      D => \r_o_axis_TDATA[1]_i_1__1_n_0\,
      Q => o_axis_TDATA(1),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_o_axis_TDATA_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_o_axis_TDATA[23]_i_1_n_0\,
      D => \r_o_axis_TDATA[20]_i_1_n_0\,
      Q => o_axis_TDATA(20),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_o_axis_TDATA_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_o_axis_TDATA[23]_i_1_n_0\,
      D => \r_o_axis_TDATA[21]_i_1_n_0\,
      Q => o_axis_TDATA(21),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_o_axis_TDATA_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_o_axis_TDATA[23]_i_1_n_0\,
      D => \r_o_axis_TDATA[22]_i_1_n_0\,
      Q => o_axis_TDATA(22),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_o_axis_TDATA_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_o_axis_TDATA[23]_i_1_n_0\,
      D => \r_o_axis_TDATA[23]_i_2_n_0\,
      Q => o_axis_TDATA(23),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_o_axis_TDATA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_o_axis_TDATA[23]_i_1_n_0\,
      D => \r_o_axis_TDATA[2]_i_1__1_n_0\,
      Q => o_axis_TDATA(2),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_o_axis_TDATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_o_axis_TDATA[23]_i_1_n_0\,
      D => \r_o_axis_TDATA[3]_i_1__1_n_0\,
      Q => o_axis_TDATA(3),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_o_axis_TDATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_o_axis_TDATA[23]_i_1_n_0\,
      D => \r_o_axis_TDATA[4]_i_1__1_n_0\,
      Q => o_axis_TDATA(4),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_o_axis_TDATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_o_axis_TDATA[23]_i_1_n_0\,
      D => \r_o_axis_TDATA[5]_i_1__1_n_0\,
      Q => o_axis_TDATA(5),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_o_axis_TDATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_o_axis_TDATA[23]_i_1_n_0\,
      D => \r_o_axis_TDATA[6]_i_1__1_n_0\,
      Q => o_axis_TDATA(6),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_o_axis_TDATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_o_axis_TDATA[23]_i_1_n_0\,
      D => \r_o_axis_TDATA[7]_i_1__1_n_0\,
      Q => o_axis_TDATA(7),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_o_axis_TDATA_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_o_axis_TDATA[23]_i_1_n_0\,
      D => \r_o_axis_TDATA[8]_i_1__1_n_0\,
      Q => o_axis_TDATA(8),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_o_axis_TDATA_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_o_axis_TDATA[23]_i_1_n_0\,
      D => \r_o_axis_TDATA[9]_i_1__1_n_0\,
      Q => o_axis_TDATA(9),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
r_o_axis_TLAST_reg: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_o_axis_TLAST_reg_1,
      Q => \^r_o_axis_tlast_reg_0\,
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients[0][0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0C0A0"
    )
        port map (
      I0 => p_1_in(0),
      I1 => p_0_in(0),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => \r_dsp_sub_5_finished_reg[1]_rep_n_0\,
      I5 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      O => \r_output_coefficients[0][0]_i_1__0_n_0\
    );
\r_output_coefficients[0][10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0C0A0"
    )
        port map (
      I0 => p_1_in(10),
      I1 => p_0_in(10),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => \r_dsp_sub_5_finished_reg[1]_rep_n_0\,
      I5 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      O => \r_output_coefficients[0][10]_i_1__0_n_0\
    );
\r_output_coefficients[0][11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0C0A0"
    )
        port map (
      I0 => p_1_in(11),
      I1 => p_0_in(11),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => \r_dsp_sub_5_finished_reg[1]_rep_n_0\,
      I5 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      O => \r_output_coefficients[0][11]_i_1__0_n_0\
    );
\r_output_coefficients[0][12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0C0A0"
    )
        port map (
      I0 => p_1_in(12),
      I1 => p_0_in(12),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => \r_dsp_sub_5_finished_reg[1]_rep_n_0\,
      I5 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      O => \r_output_coefficients[0][12]_i_1__0_n_0\
    );
\r_output_coefficients[0][13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0C0A0"
    )
        port map (
      I0 => p_1_in(13),
      I1 => p_0_in(13),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => \r_dsp_sub_5_finished_reg[1]_rep_n_0\,
      I5 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      O => \r_output_coefficients[0][13]_i_1__0_n_0\
    );
\r_output_coefficients[0][14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0C0A0"
    )
        port map (
      I0 => p_1_in(14),
      I1 => p_0_in(14),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => \r_dsp_sub_5_finished_reg[1]_rep_n_0\,
      I5 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      O => \r_output_coefficients[0][14]_i_1__0_n_0\
    );
\r_output_coefficients[0][15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0C0A0"
    )
        port map (
      I0 => p_1_in(15),
      I1 => p_0_in(15),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => \r_dsp_sub_5_finished_reg[1]_rep_n_0\,
      I5 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      O => \r_output_coefficients[0][15]_i_1__0_n_0\
    );
\r_output_coefficients[0][16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0C0A0"
    )
        port map (
      I0 => p_1_in(16),
      I1 => p_0_in(16),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => \r_dsp_sub_5_finished_reg[1]_rep_n_0\,
      I5 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      O => \r_output_coefficients[0][16]_i_1__0_n_0\
    );
\r_output_coefficients[0][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0C0A0"
    )
        port map (
      I0 => p_1_in(17),
      I1 => p_0_in(17),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => \r_dsp_sub_5_finished_reg[1]_rep_n_0\,
      I5 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      O => \r_output_coefficients[0][17]_i_1_n_0\
    );
\r_output_coefficients[0][18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0C0A0"
    )
        port map (
      I0 => p_1_in(18),
      I1 => p_0_in(18),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => \r_dsp_sub_5_finished_reg[1]_rep_n_0\,
      I5 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      O => \r_output_coefficients[0][18]_i_1_n_0\
    );
\r_output_coefficients[0][19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0C0A0"
    )
        port map (
      I0 => p_1_in(19),
      I1 => p_0_in(19),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => \r_dsp_sub_5_finished_reg[1]_rep_n_0\,
      I5 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      O => \r_output_coefficients[0][19]_i_1_n_0\
    );
\r_output_coefficients[0][1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0C0A0"
    )
        port map (
      I0 => p_1_in(1),
      I1 => p_0_in(1),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => \r_dsp_sub_5_finished_reg[1]_rep_n_0\,
      I5 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      O => \r_output_coefficients[0][1]_i_1__0_n_0\
    );
\r_output_coefficients[0][20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0C0A0"
    )
        port map (
      I0 => p_1_in(20),
      I1 => p_0_in(20),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => \r_dsp_sub_5_finished_reg[1]_rep_n_0\,
      I5 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      O => \r_output_coefficients[0][20]_i_1_n_0\
    );
\r_output_coefficients[0][21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0C0A0"
    )
        port map (
      I0 => p_1_in(21),
      I1 => p_0_in(21),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => \r_dsp_sub_5_finished_reg[1]_rep_n_0\,
      I5 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      O => \r_output_coefficients[0][21]_i_1_n_0\
    );
\r_output_coefficients[0][22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0C0A0"
    )
        port map (
      I0 => p_1_in(22),
      I1 => p_0_in(22),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => \r_dsp_sub_5_finished_reg[1]_rep_n_0\,
      I5 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      O => \r_output_coefficients[0][22]_i_1_n_0\
    );
\r_output_coefficients[0][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABAAAAFFABAAAA"
    )
        port map (
      I0 => \FSM_onehot_r_core_state[0]_i_2__0_n_0\,
      I1 => r_dsp_add_5_finished(2),
      I2 => r_dsp_add_5_finished(1),
      I3 => \r_output_coefficients[0][23]_i_3_n_0\,
      I4 => r_dsp_add_3_preadd,
      I5 => r_dsp_sub_5_finished(2),
      O => r_output_coefficients
    );
\r_output_coefficients[0][23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0C0A0"
    )
        port map (
      I0 => p_1_in(23),
      I1 => p_0_in(23),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => \r_dsp_sub_5_finished_reg[1]_rep_n_0\,
      I5 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      O => \r_output_coefficients[0][23]_i_2_n_0\
    );
\r_output_coefficients[0][23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_dsp_sub_5_finished_reg[1]_rep__0_n_0\,
      I1 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      O => \r_output_coefficients[0][23]_i_3_n_0\
    );
\r_output_coefficients[0][2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0C0A0"
    )
        port map (
      I0 => p_1_in(2),
      I1 => p_0_in(2),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => \r_dsp_sub_5_finished_reg[1]_rep_n_0\,
      I5 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      O => \r_output_coefficients[0][2]_i_1__0_n_0\
    );
\r_output_coefficients[0][3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0C0A0"
    )
        port map (
      I0 => p_1_in(3),
      I1 => p_0_in(3),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => \r_dsp_sub_5_finished_reg[1]_rep_n_0\,
      I5 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      O => \r_output_coefficients[0][3]_i_1__0_n_0\
    );
\r_output_coefficients[0][4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0C0A0"
    )
        port map (
      I0 => p_1_in(4),
      I1 => p_0_in(4),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => \r_dsp_sub_5_finished_reg[1]_rep_n_0\,
      I5 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      O => \r_output_coefficients[0][4]_i_1__0_n_0\
    );
\r_output_coefficients[0][5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0C0A0"
    )
        port map (
      I0 => p_1_in(5),
      I1 => p_0_in(5),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => \r_dsp_sub_5_finished_reg[1]_rep_n_0\,
      I5 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      O => \r_output_coefficients[0][5]_i_1__0_n_0\
    );
\r_output_coefficients[0][6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0C0A0"
    )
        port map (
      I0 => p_1_in(6),
      I1 => p_0_in(6),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => \r_dsp_sub_5_finished_reg[1]_rep_n_0\,
      I5 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      O => \r_output_coefficients[0][6]_i_1__0_n_0\
    );
\r_output_coefficients[0][7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0C0A0"
    )
        port map (
      I0 => p_1_in(7),
      I1 => p_0_in(7),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => \r_dsp_sub_5_finished_reg[1]_rep_n_0\,
      I5 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      O => \r_output_coefficients[0][7]_i_1__0_n_0\
    );
\r_output_coefficients[0][8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0C0A0"
    )
        port map (
      I0 => p_1_in(8),
      I1 => p_0_in(8),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => \r_dsp_sub_5_finished_reg[1]_rep_n_0\,
      I5 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      O => \r_output_coefficients[0][8]_i_1__0_n_0\
    );
\r_output_coefficients[0][9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0C0A0"
    )
        port map (
      I0 => p_1_in(9),
      I1 => p_0_in(9),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => \r_dsp_sub_5_finished_reg[1]_rep_n_0\,
      I5 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      O => \r_output_coefficients[0][9]_i_1__0_n_0\
    );
\r_output_coefficients[1][0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0A0C0"
    )
        port map (
      I0 => p_1_in(0),
      I1 => p_0_in(0),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(1),
      I5 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      O => \r_output_coefficients[1][0]_i_1__0_n_0\
    );
\r_output_coefficients[1][10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0A0C0"
    )
        port map (
      I0 => p_1_in(10),
      I1 => p_0_in(10),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(1),
      I5 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      O => \r_output_coefficients[1][10]_i_1__0_n_0\
    );
\r_output_coefficients[1][11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0A0C0"
    )
        port map (
      I0 => p_1_in(11),
      I1 => p_0_in(11),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(1),
      I5 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      O => \r_output_coefficients[1][11]_i_1__0_n_0\
    );
\r_output_coefficients[1][12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0A0C0"
    )
        port map (
      I0 => p_1_in(12),
      I1 => p_0_in(12),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(1),
      I5 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      O => \r_output_coefficients[1][12]_i_1__0_n_0\
    );
\r_output_coefficients[1][13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0A0C0"
    )
        port map (
      I0 => p_1_in(13),
      I1 => p_0_in(13),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(1),
      I5 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      O => \r_output_coefficients[1][13]_i_1__0_n_0\
    );
\r_output_coefficients[1][14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0A0C0"
    )
        port map (
      I0 => p_1_in(14),
      I1 => p_0_in(14),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(1),
      I5 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      O => \r_output_coefficients[1][14]_i_1__0_n_0\
    );
\r_output_coefficients[1][15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0A0C0"
    )
        port map (
      I0 => p_1_in(15),
      I1 => p_0_in(15),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(1),
      I5 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      O => \r_output_coefficients[1][15]_i_1__0_n_0\
    );
\r_output_coefficients[1][16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0A0C0"
    )
        port map (
      I0 => p_1_in(16),
      I1 => p_0_in(16),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(1),
      I5 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      O => \r_output_coefficients[1][16]_i_1__0_n_0\
    );
\r_output_coefficients[1][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0A0C0"
    )
        port map (
      I0 => p_1_in(17),
      I1 => p_0_in(17),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(1),
      I5 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      O => \r_output_coefficients[1][17]_i_1_n_0\
    );
\r_output_coefficients[1][18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0A0C0"
    )
        port map (
      I0 => p_1_in(18),
      I1 => p_0_in(18),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(1),
      I5 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      O => \r_output_coefficients[1][18]_i_1_n_0\
    );
\r_output_coefficients[1][19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0A0C0"
    )
        port map (
      I0 => p_1_in(19),
      I1 => p_0_in(19),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(1),
      I5 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      O => \r_output_coefficients[1][19]_i_1_n_0\
    );
\r_output_coefficients[1][1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0A0C0"
    )
        port map (
      I0 => p_1_in(1),
      I1 => p_0_in(1),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(1),
      I5 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      O => \r_output_coefficients[1][1]_i_1__0_n_0\
    );
\r_output_coefficients[1][20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0A0C0"
    )
        port map (
      I0 => p_1_in(20),
      I1 => p_0_in(20),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(1),
      I5 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      O => \r_output_coefficients[1][20]_i_1_n_0\
    );
\r_output_coefficients[1][21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0A0C0"
    )
        port map (
      I0 => p_1_in(21),
      I1 => p_0_in(21),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(1),
      I5 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      O => \r_output_coefficients[1][21]_i_1_n_0\
    );
\r_output_coefficients[1][22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0A0C0"
    )
        port map (
      I0 => p_1_in(22),
      I1 => p_0_in(22),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(1),
      I5 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      O => \r_output_coefficients[1][22]_i_1_n_0\
    );
\r_output_coefficients[1][23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => \r_output_coefficients[1][23]_i_3_n_0\,
      I1 => i_axis_TREADY,
      I2 => \^r_o_axis_tlast_reg_0\,
      I3 => \^fsm_onehot_r_core_state_reg[2]_0\,
      O => \r_output_coefficients[1][23]_i_1_n_0\
    );
\r_output_coefficients[1][23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0A0C0"
    )
        port map (
      I0 => p_1_in(23),
      I1 => p_0_in(23),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(1),
      I5 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      O => \r_output_coefficients[1][23]_i_2_n_0\
    );
\r_output_coefficients[1][23]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => r_dsp_sub_5_finished(0),
      I1 => r_dsp_sub_5_finished(1),
      I2 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      I3 => r_dsp_add_3_preadd,
      O => \r_output_coefficients[1][23]_i_3_n_0\
    );
\r_output_coefficients[1][2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0A0C0"
    )
        port map (
      I0 => p_1_in(2),
      I1 => p_0_in(2),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(1),
      I5 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      O => \r_output_coefficients[1][2]_i_1__0_n_0\
    );
\r_output_coefficients[1][3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0A0C0"
    )
        port map (
      I0 => p_1_in(3),
      I1 => p_0_in(3),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(1),
      I5 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      O => \r_output_coefficients[1][3]_i_1__0_n_0\
    );
\r_output_coefficients[1][4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0A0C0"
    )
        port map (
      I0 => p_1_in(4),
      I1 => p_0_in(4),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(1),
      I5 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      O => \r_output_coefficients[1][4]_i_1__0_n_0\
    );
\r_output_coefficients[1][5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0A0C0"
    )
        port map (
      I0 => p_1_in(5),
      I1 => p_0_in(5),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(1),
      I5 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      O => \r_output_coefficients[1][5]_i_1__0_n_0\
    );
\r_output_coefficients[1][6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0A0C0"
    )
        port map (
      I0 => p_1_in(6),
      I1 => p_0_in(6),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(1),
      I5 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      O => \r_output_coefficients[1][6]_i_1__0_n_0\
    );
\r_output_coefficients[1][7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0A0C0"
    )
        port map (
      I0 => p_1_in(7),
      I1 => p_0_in(7),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(1),
      I5 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      O => \r_output_coefficients[1][7]_i_1__0_n_0\
    );
\r_output_coefficients[1][8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0A0C0"
    )
        port map (
      I0 => p_1_in(8),
      I1 => p_0_in(8),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(1),
      I5 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      O => \r_output_coefficients[1][8]_i_1__0_n_0\
    );
\r_output_coefficients[1][9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0A0C0"
    )
        port map (
      I0 => p_1_in(9),
      I1 => p_0_in(9),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => r_dsp_sub_5_finished(1),
      I5 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      O => \r_output_coefficients[1][9]_i_1__0_n_0\
    );
\r_output_coefficients[2][0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0A0C0C0"
    )
        port map (
      I0 => p_1_in(0),
      I1 => p_0_in(0),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      I4 => \r_dsp_sub_5_finished_reg[1]_rep__0_n_0\,
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[2][0]_i_1__0_n_0\
    );
\r_output_coefficients[2][10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0A0C0C0"
    )
        port map (
      I0 => p_1_in(10),
      I1 => p_0_in(10),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      I4 => \r_dsp_sub_5_finished_reg[1]_rep__0_n_0\,
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[2][10]_i_1__0_n_0\
    );
\r_output_coefficients[2][11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0A0C0C0"
    )
        port map (
      I0 => p_1_in(11),
      I1 => p_0_in(11),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      I4 => \r_dsp_sub_5_finished_reg[1]_rep__0_n_0\,
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[2][11]_i_1__0_n_0\
    );
\r_output_coefficients[2][12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0A0C0C0"
    )
        port map (
      I0 => p_1_in(12),
      I1 => p_0_in(12),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      I4 => \r_dsp_sub_5_finished_reg[1]_rep__0_n_0\,
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[2][12]_i_1__0_n_0\
    );
\r_output_coefficients[2][13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0A0C0C0"
    )
        port map (
      I0 => p_1_in(13),
      I1 => p_0_in(13),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      I4 => \r_dsp_sub_5_finished_reg[1]_rep__0_n_0\,
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[2][13]_i_1__0_n_0\
    );
\r_output_coefficients[2][14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0A0C0C0"
    )
        port map (
      I0 => p_1_in(14),
      I1 => p_0_in(14),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      I4 => \r_dsp_sub_5_finished_reg[1]_rep__0_n_0\,
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[2][14]_i_1__0_n_0\
    );
\r_output_coefficients[2][15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0A0C0C0"
    )
        port map (
      I0 => p_1_in(15),
      I1 => p_0_in(15),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      I4 => \r_dsp_sub_5_finished_reg[1]_rep__0_n_0\,
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[2][15]_i_1__0_n_0\
    );
\r_output_coefficients[2][16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0A0C0C0"
    )
        port map (
      I0 => p_1_in(16),
      I1 => p_0_in(16),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      I4 => \r_dsp_sub_5_finished_reg[1]_rep__0_n_0\,
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[2][16]_i_1__0_n_0\
    );
\r_output_coefficients[2][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0A0C0C0"
    )
        port map (
      I0 => p_1_in(17),
      I1 => p_0_in(17),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      I4 => \r_dsp_sub_5_finished_reg[1]_rep__0_n_0\,
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[2][17]_i_1_n_0\
    );
\r_output_coefficients[2][18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0A0C0C0"
    )
        port map (
      I0 => p_1_in(18),
      I1 => p_0_in(18),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      I4 => \r_dsp_sub_5_finished_reg[1]_rep__0_n_0\,
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[2][18]_i_1_n_0\
    );
\r_output_coefficients[2][19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0A0C0C0"
    )
        port map (
      I0 => p_1_in(19),
      I1 => p_0_in(19),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      I4 => \r_dsp_sub_5_finished_reg[1]_rep__0_n_0\,
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[2][19]_i_1_n_0\
    );
\r_output_coefficients[2][1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0A0C0C0"
    )
        port map (
      I0 => p_1_in(1),
      I1 => p_0_in(1),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      I4 => \r_dsp_sub_5_finished_reg[1]_rep__0_n_0\,
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[2][1]_i_1__0_n_0\
    );
\r_output_coefficients[2][20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0A0C0C0"
    )
        port map (
      I0 => p_1_in(20),
      I1 => p_0_in(20),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      I4 => \r_dsp_sub_5_finished_reg[1]_rep__0_n_0\,
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[2][20]_i_1_n_0\
    );
\r_output_coefficients[2][21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0A0C0C0"
    )
        port map (
      I0 => p_1_in(21),
      I1 => p_0_in(21),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      I4 => \r_dsp_sub_5_finished_reg[1]_rep__0_n_0\,
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[2][21]_i_1_n_0\
    );
\r_output_coefficients[2][22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0A0C0C0"
    )
        port map (
      I0 => p_1_in(22),
      I1 => p_0_in(22),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      I4 => \r_dsp_sub_5_finished_reg[1]_rep__0_n_0\,
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[2][22]_i_1_n_0\
    );
\r_output_coefficients[2][23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEFEEE"
    )
        port map (
      I0 => \FSM_onehot_r_core_state[0]_i_2__0_n_0\,
      I1 => \r_output_coefficients[2][23]_i_3_n_0\,
      I2 => r_dsp_add_5_finished(1),
      I3 => r_dsp_add_3_preadd,
      I4 => r_dsp_add_5_finished(2),
      O => \r_output_coefficients[2][23]_i_1_n_0\
    );
\r_output_coefficients[2][23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0A0C0C0"
    )
        port map (
      I0 => p_1_in(23),
      I1 => p_0_in(23),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      I4 => \r_dsp_sub_5_finished_reg[1]_rep__0_n_0\,
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[2][23]_i_2_n_0\
    );
\r_output_coefficients[2][23]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      I1 => \r_dsp_sub_5_finished_reg[1]_rep__0_n_0\,
      I2 => r_dsp_sub_5_finished(2),
      I3 => r_dsp_add_3_preadd,
      O => \r_output_coefficients[2][23]_i_3_n_0\
    );
\r_output_coefficients[2][2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0A0C0C0"
    )
        port map (
      I0 => p_1_in(2),
      I1 => p_0_in(2),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      I4 => \r_dsp_sub_5_finished_reg[1]_rep__0_n_0\,
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[2][2]_i_1__0_n_0\
    );
\r_output_coefficients[2][3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0A0C0C0"
    )
        port map (
      I0 => p_1_in(3),
      I1 => p_0_in(3),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      I4 => \r_dsp_sub_5_finished_reg[1]_rep__0_n_0\,
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[2][3]_i_1__0_n_0\
    );
\r_output_coefficients[2][4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0A0C0C0"
    )
        port map (
      I0 => p_1_in(4),
      I1 => p_0_in(4),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      I4 => \r_dsp_sub_5_finished_reg[1]_rep__0_n_0\,
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[2][4]_i_1__0_n_0\
    );
\r_output_coefficients[2][5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0A0C0C0"
    )
        port map (
      I0 => p_1_in(5),
      I1 => p_0_in(5),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      I4 => \r_dsp_sub_5_finished_reg[1]_rep__0_n_0\,
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[2][5]_i_1__0_n_0\
    );
\r_output_coefficients[2][6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0A0C0C0"
    )
        port map (
      I0 => p_1_in(6),
      I1 => p_0_in(6),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      I4 => \r_dsp_sub_5_finished_reg[1]_rep__0_n_0\,
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[2][6]_i_1__0_n_0\
    );
\r_output_coefficients[2][7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0A0C0C0"
    )
        port map (
      I0 => p_1_in(7),
      I1 => p_0_in(7),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      I4 => \r_dsp_sub_5_finished_reg[1]_rep__0_n_0\,
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[2][7]_i_1__0_n_0\
    );
\r_output_coefficients[2][8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0A0C0C0"
    )
        port map (
      I0 => p_1_in(8),
      I1 => p_0_in(8),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      I4 => \r_dsp_sub_5_finished_reg[1]_rep__0_n_0\,
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[2][8]_i_1__0_n_0\
    );
\r_output_coefficients[2][9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0A0C0C0"
    )
        port map (
      I0 => p_1_in(9),
      I1 => p_0_in(9),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      I4 => \r_dsp_sub_5_finished_reg[1]_rep__0_n_0\,
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[2][9]_i_1__0_n_0\
    );
\r_output_coefficients[3][0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(0),
      I1 => p_0_in(0),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[3][0]_i_1__0_n_0\
    );
\r_output_coefficients[3][10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(10),
      I1 => p_0_in(10),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[3][10]_i_1__0_n_0\
    );
\r_output_coefficients[3][11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(11),
      I1 => p_0_in(11),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[3][11]_i_1__0_n_0\
    );
\r_output_coefficients[3][12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(12),
      I1 => p_0_in(12),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[3][12]_i_1__0_n_0\
    );
\r_output_coefficients[3][13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(13),
      I1 => p_0_in(13),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[3][13]_i_1__0_n_0\
    );
\r_output_coefficients[3][14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(14),
      I1 => p_0_in(14),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[3][14]_i_1__0_n_0\
    );
\r_output_coefficients[3][15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(15),
      I1 => p_0_in(15),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[3][15]_i_1__0_n_0\
    );
\r_output_coefficients[3][16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(16),
      I1 => p_0_in(16),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[3][16]_i_1__0_n_0\
    );
\r_output_coefficients[3][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(17),
      I1 => p_0_in(17),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[3][17]_i_1_n_0\
    );
\r_output_coefficients[3][18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(18),
      I1 => p_0_in(18),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[3][18]_i_1_n_0\
    );
\r_output_coefficients[3][19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(19),
      I1 => p_0_in(19),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[3][19]_i_1_n_0\
    );
\r_output_coefficients[3][1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(1),
      I1 => p_0_in(1),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[3][1]_i_1__0_n_0\
    );
\r_output_coefficients[3][20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(20),
      I1 => p_0_in(20),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[3][20]_i_1_n_0\
    );
\r_output_coefficients[3][21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(21),
      I1 => p_0_in(21),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[3][21]_i_1_n_0\
    );
\r_output_coefficients[3][22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(22),
      I1 => p_0_in(22),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[3][22]_i_1_n_0\
    );
\r_output_coefficients[3][23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0080"
    )
        port map (
      I0 => r_dsp_sub_5_finished(1),
      I1 => r_dsp_sub_5_finished(0),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      I4 => \FSM_onehot_r_core_state[0]_i_2__0_n_0\,
      O => \r_output_coefficients[3][23]_i_1_n_0\
    );
\r_output_coefficients[3][23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(23),
      I1 => p_0_in(23),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[3][23]_i_2_n_0\
    );
\r_output_coefficients[3][2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(2),
      I1 => p_0_in(2),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[3][2]_i_1__0_n_0\
    );
\r_output_coefficients[3][3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(3),
      I1 => p_0_in(3),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[3][3]_i_1__0_n_0\
    );
\r_output_coefficients[3][4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(4),
      I1 => p_0_in(4),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[3][4]_i_1__0_n_0\
    );
\r_output_coefficients[3][5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(5),
      I1 => p_0_in(5),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[3][5]_i_1__0_n_0\
    );
\r_output_coefficients[3][6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(6),
      I1 => p_0_in(6),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[3][6]_i_1__0_n_0\
    );
\r_output_coefficients[3][7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(7),
      I1 => p_0_in(7),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[3][7]_i_1__0_n_0\
    );
\r_output_coefficients[3][8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(8),
      I1 => p_0_in(8),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[3][8]_i_1__0_n_0\
    );
\r_output_coefficients[3][9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(9),
      I1 => p_0_in(9),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[3][9]_i_1__0_n_0\
    );
\r_output_coefficients[4][0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0A0C0"
    )
        port map (
      I0 => p_1_in(0),
      I1 => p_0_in(0),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => \r_dsp_sub_5_finished_reg[1]_rep__0_n_0\,
      I5 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      O => \r_output_coefficients[4][0]_i_1__0_n_0\
    );
\r_output_coefficients[4][10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0A0C0"
    )
        port map (
      I0 => p_1_in(10),
      I1 => p_0_in(10),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => \r_dsp_sub_5_finished_reg[1]_rep__0_n_0\,
      I5 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      O => \r_output_coefficients[4][10]_i_1__0_n_0\
    );
\r_output_coefficients[4][11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0A0C0"
    )
        port map (
      I0 => p_1_in(11),
      I1 => p_0_in(11),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => \r_dsp_sub_5_finished_reg[1]_rep__0_n_0\,
      I5 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      O => \r_output_coefficients[4][11]_i_1__0_n_0\
    );
\r_output_coefficients[4][12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0A0C0"
    )
        port map (
      I0 => p_1_in(12),
      I1 => p_0_in(12),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => \r_dsp_sub_5_finished_reg[1]_rep__0_n_0\,
      I5 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      O => \r_output_coefficients[4][12]_i_1__0_n_0\
    );
\r_output_coefficients[4][13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0A0C0"
    )
        port map (
      I0 => p_1_in(13),
      I1 => p_0_in(13),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => \r_dsp_sub_5_finished_reg[1]_rep__0_n_0\,
      I5 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      O => \r_output_coefficients[4][13]_i_1__0_n_0\
    );
\r_output_coefficients[4][14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0A0C0"
    )
        port map (
      I0 => p_1_in(14),
      I1 => p_0_in(14),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => \r_dsp_sub_5_finished_reg[1]_rep__0_n_0\,
      I5 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      O => \r_output_coefficients[4][14]_i_1__0_n_0\
    );
\r_output_coefficients[4][15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0A0C0"
    )
        port map (
      I0 => p_1_in(15),
      I1 => p_0_in(15),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => \r_dsp_sub_5_finished_reg[1]_rep__0_n_0\,
      I5 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      O => \r_output_coefficients[4][15]_i_1__0_n_0\
    );
\r_output_coefficients[4][16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0A0C0"
    )
        port map (
      I0 => p_1_in(16),
      I1 => p_0_in(16),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => \r_dsp_sub_5_finished_reg[1]_rep__0_n_0\,
      I5 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      O => \r_output_coefficients[4][16]_i_1__0_n_0\
    );
\r_output_coefficients[4][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0A0C0"
    )
        port map (
      I0 => p_1_in(17),
      I1 => p_0_in(17),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => \r_dsp_sub_5_finished_reg[1]_rep__0_n_0\,
      I5 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      O => \r_output_coefficients[4][17]_i_1_n_0\
    );
\r_output_coefficients[4][18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0A0C0"
    )
        port map (
      I0 => p_1_in(18),
      I1 => p_0_in(18),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => \r_dsp_sub_5_finished_reg[1]_rep__0_n_0\,
      I5 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      O => \r_output_coefficients[4][18]_i_1_n_0\
    );
\r_output_coefficients[4][19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0A0C0"
    )
        port map (
      I0 => p_1_in(19),
      I1 => p_0_in(19),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => \r_dsp_sub_5_finished_reg[1]_rep__0_n_0\,
      I5 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      O => \r_output_coefficients[4][19]_i_1_n_0\
    );
\r_output_coefficients[4][1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0A0C0"
    )
        port map (
      I0 => p_1_in(1),
      I1 => p_0_in(1),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => \r_dsp_sub_5_finished_reg[1]_rep__0_n_0\,
      I5 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      O => \r_output_coefficients[4][1]_i_1__0_n_0\
    );
\r_output_coefficients[4][20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0A0C0"
    )
        port map (
      I0 => p_1_in(20),
      I1 => p_0_in(20),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => \r_dsp_sub_5_finished_reg[1]_rep__0_n_0\,
      I5 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      O => \r_output_coefficients[4][20]_i_1_n_0\
    );
\r_output_coefficients[4][21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0A0C0"
    )
        port map (
      I0 => p_1_in(21),
      I1 => p_0_in(21),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => \r_dsp_sub_5_finished_reg[1]_rep__0_n_0\,
      I5 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      O => \r_output_coefficients[4][21]_i_1_n_0\
    );
\r_output_coefficients[4][22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0A0C0"
    )
        port map (
      I0 => p_1_in(22),
      I1 => p_0_in(22),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => \r_dsp_sub_5_finished_reg[1]_rep__0_n_0\,
      I5 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      O => \r_output_coefficients[4][22]_i_1_n_0\
    );
\r_output_coefficients[4][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBAAAAABABAAAAA"
    )
        port map (
      I0 => \FSM_onehot_r_core_state[0]_i_2__0_n_0\,
      I1 => r_dsp_add_5_finished(1),
      I2 => r_dsp_add_5_finished(2),
      I3 => \r_output_coefficients[0][23]_i_3_n_0\,
      I4 => r_dsp_add_3_preadd,
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[4][23]_i_1_n_0\
    );
\r_output_coefficients[4][23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0A0C0"
    )
        port map (
      I0 => p_1_in(23),
      I1 => p_0_in(23),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => \r_dsp_sub_5_finished_reg[1]_rep__0_n_0\,
      I5 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      O => \r_output_coefficients[4][23]_i_2_n_0\
    );
\r_output_coefficients[4][2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0A0C0"
    )
        port map (
      I0 => p_1_in(2),
      I1 => p_0_in(2),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => \r_dsp_sub_5_finished_reg[1]_rep__0_n_0\,
      I5 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      O => \r_output_coefficients[4][2]_i_1__0_n_0\
    );
\r_output_coefficients[4][3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0A0C0"
    )
        port map (
      I0 => p_1_in(3),
      I1 => p_0_in(3),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => \r_dsp_sub_5_finished_reg[1]_rep__0_n_0\,
      I5 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      O => \r_output_coefficients[4][3]_i_1__0_n_0\
    );
\r_output_coefficients[4][4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0A0C0"
    )
        port map (
      I0 => p_1_in(4),
      I1 => p_0_in(4),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => \r_dsp_sub_5_finished_reg[1]_rep__0_n_0\,
      I5 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      O => \r_output_coefficients[4][4]_i_1__0_n_0\
    );
\r_output_coefficients[4][5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0A0C0"
    )
        port map (
      I0 => p_1_in(5),
      I1 => p_0_in(5),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => \r_dsp_sub_5_finished_reg[1]_rep__0_n_0\,
      I5 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      O => \r_output_coefficients[4][5]_i_1__0_n_0\
    );
\r_output_coefficients[4][6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0A0C0"
    )
        port map (
      I0 => p_1_in(6),
      I1 => p_0_in(6),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => \r_dsp_sub_5_finished_reg[1]_rep__0_n_0\,
      I5 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      O => \r_output_coefficients[4][6]_i_1__0_n_0\
    );
\r_output_coefficients[4][7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0A0C0"
    )
        port map (
      I0 => p_1_in(7),
      I1 => p_0_in(7),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => \r_dsp_sub_5_finished_reg[1]_rep__0_n_0\,
      I5 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      O => \r_output_coefficients[4][7]_i_1__0_n_0\
    );
\r_output_coefficients[4][8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0A0C0"
    )
        port map (
      I0 => p_1_in(8),
      I1 => p_0_in(8),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => \r_dsp_sub_5_finished_reg[1]_rep__0_n_0\,
      I5 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      O => \r_output_coefficients[4][8]_i_1__0_n_0\
    );
\r_output_coefficients[4][9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0A0C0"
    )
        port map (
      I0 => p_1_in(9),
      I1 => p_0_in(9),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(2),
      I4 => \r_dsp_sub_5_finished_reg[1]_rep__0_n_0\,
      I5 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      O => \r_output_coefficients[4][9]_i_1__0_n_0\
    );
\r_output_coefficients[5][0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0A0C0C0C0"
    )
        port map (
      I0 => p_1_in(0),
      I1 => p_0_in(0),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      I5 => r_dsp_sub_5_finished(1),
      O => \r_output_coefficients[5][0]_i_1__0_n_0\
    );
\r_output_coefficients[5][10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0A0C0C0C0"
    )
        port map (
      I0 => p_1_in(10),
      I1 => p_0_in(10),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      I5 => r_dsp_sub_5_finished(1),
      O => \r_output_coefficients[5][10]_i_1__0_n_0\
    );
\r_output_coefficients[5][11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0A0C0C0C0"
    )
        port map (
      I0 => p_1_in(11),
      I1 => p_0_in(11),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      I5 => r_dsp_sub_5_finished(1),
      O => \r_output_coefficients[5][11]_i_1__0_n_0\
    );
\r_output_coefficients[5][12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0A0C0C0C0"
    )
        port map (
      I0 => p_1_in(12),
      I1 => p_0_in(12),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      I5 => r_dsp_sub_5_finished(1),
      O => \r_output_coefficients[5][12]_i_1__0_n_0\
    );
\r_output_coefficients[5][13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0A0C0C0C0"
    )
        port map (
      I0 => p_1_in(13),
      I1 => p_0_in(13),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      I5 => r_dsp_sub_5_finished(1),
      O => \r_output_coefficients[5][13]_i_1__0_n_0\
    );
\r_output_coefficients[5][14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0A0C0C0C0"
    )
        port map (
      I0 => p_1_in(14),
      I1 => p_0_in(14),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      I5 => r_dsp_sub_5_finished(1),
      O => \r_output_coefficients[5][14]_i_1__0_n_0\
    );
\r_output_coefficients[5][15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0A0C0C0C0"
    )
        port map (
      I0 => p_1_in(15),
      I1 => p_0_in(15),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      I5 => r_dsp_sub_5_finished(1),
      O => \r_output_coefficients[5][15]_i_1__0_n_0\
    );
\r_output_coefficients[5][16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0A0C0C0C0"
    )
        port map (
      I0 => p_1_in(16),
      I1 => p_0_in(16),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      I5 => r_dsp_sub_5_finished(1),
      O => \r_output_coefficients[5][16]_i_1__0_n_0\
    );
\r_output_coefficients[5][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0A0C0C0C0"
    )
        port map (
      I0 => p_1_in(17),
      I1 => p_0_in(17),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      I5 => r_dsp_sub_5_finished(1),
      O => \r_output_coefficients[5][17]_i_1_n_0\
    );
\r_output_coefficients[5][18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0A0C0C0C0"
    )
        port map (
      I0 => p_1_in(18),
      I1 => p_0_in(18),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      I5 => r_dsp_sub_5_finished(1),
      O => \r_output_coefficients[5][18]_i_1_n_0\
    );
\r_output_coefficients[5][19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0A0C0C0C0"
    )
        port map (
      I0 => p_1_in(19),
      I1 => p_0_in(19),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      I5 => r_dsp_sub_5_finished(1),
      O => \r_output_coefficients[5][19]_i_1_n_0\
    );
\r_output_coefficients[5][1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0A0C0C0C0"
    )
        port map (
      I0 => p_1_in(1),
      I1 => p_0_in(1),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      I5 => r_dsp_sub_5_finished(1),
      O => \r_output_coefficients[5][1]_i_1__0_n_0\
    );
\r_output_coefficients[5][20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0A0C0C0C0"
    )
        port map (
      I0 => p_1_in(20),
      I1 => p_0_in(20),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      I5 => r_dsp_sub_5_finished(1),
      O => \r_output_coefficients[5][20]_i_1_n_0\
    );
\r_output_coefficients[5][21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0A0C0C0C0"
    )
        port map (
      I0 => p_1_in(21),
      I1 => p_0_in(21),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      I5 => r_dsp_sub_5_finished(1),
      O => \r_output_coefficients[5][21]_i_1_n_0\
    );
\r_output_coefficients[5][22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0A0C0C0C0"
    )
        port map (
      I0 => p_1_in(22),
      I1 => p_0_in(22),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      I5 => r_dsp_sub_5_finished(1),
      O => \r_output_coefficients[5][22]_i_1_n_0\
    );
\r_output_coefficients[5][23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => \r_output_coefficients[5][23]_i_3_n_0\,
      I1 => i_axis_TREADY,
      I2 => \^r_o_axis_tlast_reg_0\,
      I3 => \^fsm_onehot_r_core_state_reg[2]_0\,
      O => \r_output_coefficients[5][23]_i_1_n_0\
    );
\r_output_coefficients[5][23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0A0C0C0C0"
    )
        port map (
      I0 => p_1_in(23),
      I1 => p_0_in(23),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      I5 => r_dsp_sub_5_finished(1),
      O => \r_output_coefficients[5][23]_i_2_n_0\
    );
\r_output_coefficients[5][23]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => r_dsp_sub_5_finished(0),
      I1 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      I2 => r_dsp_sub_5_finished(1),
      I3 => r_dsp_add_3_preadd,
      O => \r_output_coefficients[5][23]_i_3_n_0\
    );
\r_output_coefficients[5][2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0A0C0C0C0"
    )
        port map (
      I0 => p_1_in(2),
      I1 => p_0_in(2),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      I5 => r_dsp_sub_5_finished(1),
      O => \r_output_coefficients[5][2]_i_1__0_n_0\
    );
\r_output_coefficients[5][3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0A0C0C0C0"
    )
        port map (
      I0 => p_1_in(3),
      I1 => p_0_in(3),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      I5 => r_dsp_sub_5_finished(1),
      O => \r_output_coefficients[5][3]_i_1__0_n_0\
    );
\r_output_coefficients[5][4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0A0C0C0C0"
    )
        port map (
      I0 => p_1_in(4),
      I1 => p_0_in(4),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      I5 => r_dsp_sub_5_finished(1),
      O => \r_output_coefficients[5][4]_i_1__0_n_0\
    );
\r_output_coefficients[5][5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0A0C0C0C0"
    )
        port map (
      I0 => p_1_in(5),
      I1 => p_0_in(5),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      I5 => r_dsp_sub_5_finished(1),
      O => \r_output_coefficients[5][5]_i_1__0_n_0\
    );
\r_output_coefficients[5][6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0A0C0C0C0"
    )
        port map (
      I0 => p_1_in(6),
      I1 => p_0_in(6),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      I5 => r_dsp_sub_5_finished(1),
      O => \r_output_coefficients[5][6]_i_1__0_n_0\
    );
\r_output_coefficients[5][7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0A0C0C0C0"
    )
        port map (
      I0 => p_1_in(7),
      I1 => p_0_in(7),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      I5 => r_dsp_sub_5_finished(1),
      O => \r_output_coefficients[5][7]_i_1__0_n_0\
    );
\r_output_coefficients[5][8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0A0C0C0C0"
    )
        port map (
      I0 => p_1_in(8),
      I1 => p_0_in(8),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      I5 => r_dsp_sub_5_finished(1),
      O => \r_output_coefficients[5][8]_i_1__0_n_0\
    );
\r_output_coefficients[5][9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0A0C0C0C0"
    )
        port map (
      I0 => p_1_in(9),
      I1 => p_0_in(9),
      I2 => r_dsp_add_3_preadd,
      I3 => r_dsp_sub_5_finished(0),
      I4 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      I5 => r_dsp_sub_5_finished(1),
      O => \r_output_coefficients[5][9]_i_1__0_n_0\
    );
\r_output_coefficients[6][0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(0),
      I1 => p_0_in(0),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      I4 => \r_dsp_sub_5_finished_reg[1]_rep__0_n_0\,
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[6][0]_i_1__0_n_0\
    );
\r_output_coefficients[6][10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(10),
      I1 => p_0_in(10),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      I4 => \r_dsp_sub_5_finished_reg[1]_rep__0_n_0\,
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[6][10]_i_1__0_n_0\
    );
\r_output_coefficients[6][11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(11),
      I1 => p_0_in(11),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      I4 => \r_dsp_sub_5_finished_reg[1]_rep__0_n_0\,
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[6][11]_i_1__0_n_0\
    );
\r_output_coefficients[6][12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(12),
      I1 => p_0_in(12),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      I4 => \r_dsp_sub_5_finished_reg[1]_rep__0_n_0\,
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[6][12]_i_1__0_n_0\
    );
\r_output_coefficients[6][13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(13),
      I1 => p_0_in(13),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      I4 => \r_dsp_sub_5_finished_reg[1]_rep__0_n_0\,
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[6][13]_i_1__0_n_0\
    );
\r_output_coefficients[6][14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(14),
      I1 => p_0_in(14),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      I4 => \r_dsp_sub_5_finished_reg[1]_rep__0_n_0\,
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[6][14]_i_1__0_n_0\
    );
\r_output_coefficients[6][15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(15),
      I1 => p_0_in(15),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      I4 => \r_dsp_sub_5_finished_reg[1]_rep__0_n_0\,
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[6][15]_i_1__0_n_0\
    );
\r_output_coefficients[6][16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(16),
      I1 => p_0_in(16),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      I4 => \r_dsp_sub_5_finished_reg[1]_rep__0_n_0\,
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[6][16]_i_1__0_n_0\
    );
\r_output_coefficients[6][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(17),
      I1 => p_0_in(17),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      I4 => \r_dsp_sub_5_finished_reg[1]_rep__0_n_0\,
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[6][17]_i_1_n_0\
    );
\r_output_coefficients[6][18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(18),
      I1 => p_0_in(18),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      I4 => \r_dsp_sub_5_finished_reg[1]_rep__0_n_0\,
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[6][18]_i_1_n_0\
    );
\r_output_coefficients[6][19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(19),
      I1 => p_0_in(19),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      I4 => \r_dsp_sub_5_finished_reg[1]_rep__0_n_0\,
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[6][19]_i_1_n_0\
    );
\r_output_coefficients[6][1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(1),
      I1 => p_0_in(1),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      I4 => \r_dsp_sub_5_finished_reg[1]_rep__0_n_0\,
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[6][1]_i_1__0_n_0\
    );
\r_output_coefficients[6][20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(20),
      I1 => p_0_in(20),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      I4 => \r_dsp_sub_5_finished_reg[1]_rep__0_n_0\,
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[6][20]_i_1_n_0\
    );
\r_output_coefficients[6][21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(21),
      I1 => p_0_in(21),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      I4 => \r_dsp_sub_5_finished_reg[1]_rep__0_n_0\,
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[6][21]_i_1_n_0\
    );
\r_output_coefficients[6][22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(22),
      I1 => p_0_in(22),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      I4 => \r_dsp_sub_5_finished_reg[1]_rep__0_n_0\,
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[6][22]_i_1_n_0\
    );
\r_output_coefficients[6][23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEEEEEE"
    )
        port map (
      I0 => \FSM_onehot_r_core_state[0]_i_2__0_n_0\,
      I1 => \r_output_coefficients[6][23]_i_3_n_0\,
      I2 => r_dsp_add_5_finished(1),
      I3 => r_dsp_add_5_finished(2),
      I4 => r_dsp_add_3_preadd,
      O => \r_output_coefficients[6][23]_i_1_n_0\
    );
\r_output_coefficients[6][23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(23),
      I1 => p_0_in(23),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      I4 => \r_dsp_sub_5_finished_reg[1]_rep__0_n_0\,
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[6][23]_i_2_n_0\
    );
\r_output_coefficients[6][23]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      I1 => \r_dsp_sub_5_finished_reg[1]_rep__0_n_0\,
      I2 => r_dsp_sub_5_finished(2),
      I3 => r_dsp_add_3_preadd,
      O => \r_output_coefficients[6][23]_i_3_n_0\
    );
\r_output_coefficients[6][2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(2),
      I1 => p_0_in(2),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      I4 => \r_dsp_sub_5_finished_reg[1]_rep__0_n_0\,
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[6][2]_i_1__0_n_0\
    );
\r_output_coefficients[6][3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(3),
      I1 => p_0_in(3),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      I4 => \r_dsp_sub_5_finished_reg[1]_rep__0_n_0\,
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[6][3]_i_1__0_n_0\
    );
\r_output_coefficients[6][4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(4),
      I1 => p_0_in(4),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      I4 => \r_dsp_sub_5_finished_reg[1]_rep__0_n_0\,
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[6][4]_i_1__0_n_0\
    );
\r_output_coefficients[6][5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(5),
      I1 => p_0_in(5),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      I4 => \r_dsp_sub_5_finished_reg[1]_rep__0_n_0\,
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[6][5]_i_1__0_n_0\
    );
\r_output_coefficients[6][6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(6),
      I1 => p_0_in(6),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      I4 => \r_dsp_sub_5_finished_reg[1]_rep__0_n_0\,
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[6][6]_i_1__0_n_0\
    );
\r_output_coefficients[6][7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(7),
      I1 => p_0_in(7),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      I4 => \r_dsp_sub_5_finished_reg[1]_rep__0_n_0\,
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[6][7]_i_1__0_n_0\
    );
\r_output_coefficients[6][8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(8),
      I1 => p_0_in(8),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      I4 => \r_dsp_sub_5_finished_reg[1]_rep__0_n_0\,
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[6][8]_i_1__0_n_0\
    );
\r_output_coefficients[6][9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(9),
      I1 => p_0_in(9),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[0]_rep_n_0\,
      I4 => \r_dsp_sub_5_finished_reg[1]_rep__0_n_0\,
      I5 => r_dsp_sub_5_finished(2),
      O => \r_output_coefficients[6][9]_i_1__0_n_0\
    );
\r_output_coefficients[7][0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0C0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(0),
      I1 => p_0_in(0),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[7][0]_i_1__0_n_0\
    );
\r_output_coefficients[7][10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0C0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(10),
      I1 => p_0_in(10),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[7][10]_i_1__0_n_0\
    );
\r_output_coefficients[7][11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0C0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(11),
      I1 => p_0_in(11),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[7][11]_i_1__0_n_0\
    );
\r_output_coefficients[7][12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0C0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(12),
      I1 => p_0_in(12),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[7][12]_i_1__0_n_0\
    );
\r_output_coefficients[7][13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0C0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(13),
      I1 => p_0_in(13),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[7][13]_i_1__0_n_0\
    );
\r_output_coefficients[7][14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0C0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(14),
      I1 => p_0_in(14),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[7][14]_i_1__0_n_0\
    );
\r_output_coefficients[7][15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0C0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(15),
      I1 => p_0_in(15),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[7][15]_i_1__0_n_0\
    );
\r_output_coefficients[7][16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0C0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(16),
      I1 => p_0_in(16),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[7][16]_i_1__0_n_0\
    );
\r_output_coefficients[7][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0C0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(17),
      I1 => p_0_in(17),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[7][17]_i_1_n_0\
    );
\r_output_coefficients[7][18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0C0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(18),
      I1 => p_0_in(18),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[7][18]_i_1_n_0\
    );
\r_output_coefficients[7][19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0C0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(19),
      I1 => p_0_in(19),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[7][19]_i_1_n_0\
    );
\r_output_coefficients[7][1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0C0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(1),
      I1 => p_0_in(1),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[7][1]_i_1__0_n_0\
    );
\r_output_coefficients[7][20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0C0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(20),
      I1 => p_0_in(20),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[7][20]_i_1_n_0\
    );
\r_output_coefficients[7][21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0C0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(21),
      I1 => p_0_in(21),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[7][21]_i_1_n_0\
    );
\r_output_coefficients[7][22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0C0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(22),
      I1 => p_0_in(22),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[7][22]_i_1_n_0\
    );
\r_output_coefficients[7][23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => \FSM_onehot_r_core_state[2]_i_2__0_n_0\,
      I1 => r_dsp_add_3_preadd,
      I2 => i_axis_TREADY,
      I3 => \^r_o_axis_tlast_reg_0\,
      I4 => \^fsm_onehot_r_core_state_reg[2]_0\,
      O => \r_output_coefficients[7][23]_i_1_n_0\
    );
\r_output_coefficients[7][23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0C0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(23),
      I1 => p_0_in(23),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[7][23]_i_2_n_0\
    );
\r_output_coefficients[7][2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0C0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(2),
      I1 => p_0_in(2),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[7][2]_i_1__0_n_0\
    );
\r_output_coefficients[7][3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0C0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(3),
      I1 => p_0_in(3),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[7][3]_i_1__0_n_0\
    );
\r_output_coefficients[7][4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0C0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(4),
      I1 => p_0_in(4),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[7][4]_i_1__0_n_0\
    );
\r_output_coefficients[7][5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0C0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(5),
      I1 => p_0_in(5),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[7][5]_i_1__0_n_0\
    );
\r_output_coefficients[7][6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0C0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(6),
      I1 => p_0_in(6),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[7][6]_i_1__0_n_0\
    );
\r_output_coefficients[7][7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0C0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(7),
      I1 => p_0_in(7),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[7][7]_i_1__0_n_0\
    );
\r_output_coefficients[7][8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0C0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(8),
      I1 => p_0_in(8),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[7][8]_i_1__0_n_0\
    );
\r_output_coefficients[7][9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0C0C0C0C0C0C0C0"
    )
        port map (
      I0 => p_1_in(9),
      I1 => p_0_in(9),
      I2 => r_dsp_add_3_preadd,
      I3 => \r_dsp_sub_5_finished_reg[2]_rep_n_0\,
      I4 => r_dsp_sub_5_finished(1),
      I5 => r_dsp_sub_5_finished(0),
      O => \r_output_coefficients[7][9]_i_1__0_n_0\
    );
\r_output_coefficients_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_output_coefficients,
      D => \r_output_coefficients[0][0]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[0]__0__0\(0),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_output_coefficients,
      D => \r_output_coefficients[0][10]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[0]__0__0\(10),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_output_coefficients,
      D => \r_output_coefficients[0][11]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[0]__0__0\(11),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_output_coefficients,
      D => \r_output_coefficients[0][12]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[0]__0__0\(12),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_output_coefficients,
      D => \r_output_coefficients[0][13]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[0]__0__0\(13),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_output_coefficients,
      D => \r_output_coefficients[0][14]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[0]__0__0\(14),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_output_coefficients,
      D => \r_output_coefficients[0][15]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[0]__0__0\(15),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_output_coefficients,
      D => \r_output_coefficients[0][16]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[0]__0__0\(16),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_output_coefficients,
      D => \r_output_coefficients[0][17]_i_1_n_0\,
      Q => \r_output_coefficients_reg[0]__0__0\(17),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_output_coefficients,
      D => \r_output_coefficients[0][18]_i_1_n_0\,
      Q => \r_output_coefficients_reg[0]__0__0\(18),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_output_coefficients,
      D => \r_output_coefficients[0][19]_i_1_n_0\,
      Q => \r_output_coefficients_reg[0]__0__0\(19),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_output_coefficients,
      D => \r_output_coefficients[0][1]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[0]__0__0\(1),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_output_coefficients,
      D => \r_output_coefficients[0][20]_i_1_n_0\,
      Q => \r_output_coefficients_reg[0]__0__0\(20),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_output_coefficients,
      D => \r_output_coefficients[0][21]_i_1_n_0\,
      Q => \r_output_coefficients_reg[0]__0__0\(21),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_output_coefficients,
      D => \r_output_coefficients[0][22]_i_1_n_0\,
      Q => \r_output_coefficients_reg[0]__0__0\(22),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_output_coefficients,
      D => \r_output_coefficients[0][23]_i_2_n_0\,
      Q => \r_output_coefficients_reg[0]__0__0\(23),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_output_coefficients,
      D => \r_output_coefficients[0][2]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[0]__0__0\(2),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_output_coefficients,
      D => \r_output_coefficients[0][3]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[0]__0__0\(3),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_output_coefficients,
      D => \r_output_coefficients[0][4]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[0]__0__0\(4),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_output_coefficients,
      D => \r_output_coefficients[0][5]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[0]__0__0\(5),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_output_coefficients,
      D => \r_output_coefficients[0][6]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[0]__0__0\(6),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_output_coefficients,
      D => \r_output_coefficients[0][7]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[0]__0__0\(7),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_output_coefficients,
      D => \r_output_coefficients[0][8]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[0]__0__0\(8),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_output_coefficients,
      D => \r_output_coefficients[0][9]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[0]__0__0\(9),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[1][23]_i_1_n_0\,
      D => \r_output_coefficients[1][0]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[1]__0__0\(0),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[1][23]_i_1_n_0\,
      D => \r_output_coefficients[1][10]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[1]__0__0\(10),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[1][23]_i_1_n_0\,
      D => \r_output_coefficients[1][11]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[1]__0__0\(11),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[1][23]_i_1_n_0\,
      D => \r_output_coefficients[1][12]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[1]__0__0\(12),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[1][23]_i_1_n_0\,
      D => \r_output_coefficients[1][13]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[1]__0__0\(13),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[1][23]_i_1_n_0\,
      D => \r_output_coefficients[1][14]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[1]__0__0\(14),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[1][23]_i_1_n_0\,
      D => \r_output_coefficients[1][15]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[1]__0__0\(15),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[1][23]_i_1_n_0\,
      D => \r_output_coefficients[1][16]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[1]__0__0\(16),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[1][23]_i_1_n_0\,
      D => \r_output_coefficients[1][17]_i_1_n_0\,
      Q => \r_output_coefficients_reg[1]__0__0\(17),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[1][23]_i_1_n_0\,
      D => \r_output_coefficients[1][18]_i_1_n_0\,
      Q => \r_output_coefficients_reg[1]__0__0\(18),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[1][23]_i_1_n_0\,
      D => \r_output_coefficients[1][19]_i_1_n_0\,
      Q => \r_output_coefficients_reg[1]__0__0\(19),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[1][23]_i_1_n_0\,
      D => \r_output_coefficients[1][1]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[1]__0__0\(1),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[1][23]_i_1_n_0\,
      D => \r_output_coefficients[1][20]_i_1_n_0\,
      Q => \r_output_coefficients_reg[1]__0__0\(20),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[1][23]_i_1_n_0\,
      D => \r_output_coefficients[1][21]_i_1_n_0\,
      Q => \r_output_coefficients_reg[1]__0__0\(21),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[1][23]_i_1_n_0\,
      D => \r_output_coefficients[1][22]_i_1_n_0\,
      Q => \r_output_coefficients_reg[1]__0__0\(22),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[1][23]_i_1_n_0\,
      D => \r_output_coefficients[1][23]_i_2_n_0\,
      Q => \r_output_coefficients_reg[1]__0__0\(23),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[1][23]_i_1_n_0\,
      D => \r_output_coefficients[1][2]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[1]__0__0\(2),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[1][23]_i_1_n_0\,
      D => \r_output_coefficients[1][3]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[1]__0__0\(3),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[1][23]_i_1_n_0\,
      D => \r_output_coefficients[1][4]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[1]__0__0\(4),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[1][23]_i_1_n_0\,
      D => \r_output_coefficients[1][5]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[1]__0__0\(5),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[1][23]_i_1_n_0\,
      D => \r_output_coefficients[1][6]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[1]__0__0\(6),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[1][23]_i_1_n_0\,
      D => \r_output_coefficients[1][7]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[1]__0__0\(7),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[1][23]_i_1_n_0\,
      D => \r_output_coefficients[1][8]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[1]__0__0\(8),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[1][23]_i_1_n_0\,
      D => \r_output_coefficients[1][9]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[1]__0__0\(9),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[2][23]_i_1_n_0\,
      D => \r_output_coefficients[2][0]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[2]__0__0\(0),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[2][23]_i_1_n_0\,
      D => \r_output_coefficients[2][10]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[2]__0__0\(10),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[2][23]_i_1_n_0\,
      D => \r_output_coefficients[2][11]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[2]__0__0\(11),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[2][23]_i_1_n_0\,
      D => \r_output_coefficients[2][12]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[2]__0__0\(12),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[2][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[2][23]_i_1_n_0\,
      D => \r_output_coefficients[2][13]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[2]__0__0\(13),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[2][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[2][23]_i_1_n_0\,
      D => \r_output_coefficients[2][14]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[2]__0__0\(14),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[2][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[2][23]_i_1_n_0\,
      D => \r_output_coefficients[2][15]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[2]__0__0\(15),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[2][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[2][23]_i_1_n_0\,
      D => \r_output_coefficients[2][16]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[2]__0__0\(16),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[2][17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[2][23]_i_1_n_0\,
      D => \r_output_coefficients[2][17]_i_1_n_0\,
      Q => \r_output_coefficients_reg[2]__0__0\(17),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[2][18]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[2][23]_i_1_n_0\,
      D => \r_output_coefficients[2][18]_i_1_n_0\,
      Q => \r_output_coefficients_reg[2]__0__0\(18),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[2][19]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[2][23]_i_1_n_0\,
      D => \r_output_coefficients[2][19]_i_1_n_0\,
      Q => \r_output_coefficients_reg[2]__0__0\(19),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[2][23]_i_1_n_0\,
      D => \r_output_coefficients[2][1]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[2]__0__0\(1),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[2][20]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[2][23]_i_1_n_0\,
      D => \r_output_coefficients[2][20]_i_1_n_0\,
      Q => \r_output_coefficients_reg[2]__0__0\(20),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[2][21]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[2][23]_i_1_n_0\,
      D => \r_output_coefficients[2][21]_i_1_n_0\,
      Q => \r_output_coefficients_reg[2]__0__0\(21),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[2][22]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[2][23]_i_1_n_0\,
      D => \r_output_coefficients[2][22]_i_1_n_0\,
      Q => \r_output_coefficients_reg[2]__0__0\(22),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[2][23]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[2][23]_i_1_n_0\,
      D => \r_output_coefficients[2][23]_i_2_n_0\,
      Q => \r_output_coefficients_reg[2]__0__0\(23),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[2][23]_i_1_n_0\,
      D => \r_output_coefficients[2][2]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[2]__0__0\(2),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[2][23]_i_1_n_0\,
      D => \r_output_coefficients[2][3]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[2]__0__0\(3),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[2][23]_i_1_n_0\,
      D => \r_output_coefficients[2][4]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[2]__0__0\(4),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[2][23]_i_1_n_0\,
      D => \r_output_coefficients[2][5]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[2]__0__0\(5),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[2][23]_i_1_n_0\,
      D => \r_output_coefficients[2][6]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[2]__0__0\(6),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[2][23]_i_1_n_0\,
      D => \r_output_coefficients[2][7]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[2]__0__0\(7),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[2][23]_i_1_n_0\,
      D => \r_output_coefficients[2][8]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[2]__0__0\(8),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[2][23]_i_1_n_0\,
      D => \r_output_coefficients[2][9]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[2]__0__0\(9),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[3][23]_i_1_n_0\,
      D => \r_output_coefficients[3][0]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[3]__0__0\(0),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[3][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[3][23]_i_1_n_0\,
      D => \r_output_coefficients[3][10]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[3]__0__0\(10),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[3][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[3][23]_i_1_n_0\,
      D => \r_output_coefficients[3][11]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[3]__0__0\(11),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[3][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[3][23]_i_1_n_0\,
      D => \r_output_coefficients[3][12]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[3]__0__0\(12),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[3][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[3][23]_i_1_n_0\,
      D => \r_output_coefficients[3][13]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[3]__0__0\(13),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[3][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[3][23]_i_1_n_0\,
      D => \r_output_coefficients[3][14]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[3]__0__0\(14),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[3][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[3][23]_i_1_n_0\,
      D => \r_output_coefficients[3][15]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[3]__0__0\(15),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[3][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[3][23]_i_1_n_0\,
      D => \r_output_coefficients[3][16]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[3]__0__0\(16),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[3][17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[3][23]_i_1_n_0\,
      D => \r_output_coefficients[3][17]_i_1_n_0\,
      Q => \r_output_coefficients_reg[3]__0__0\(17),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[3][18]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[3][23]_i_1_n_0\,
      D => \r_output_coefficients[3][18]_i_1_n_0\,
      Q => \r_output_coefficients_reg[3]__0__0\(18),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[3][19]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[3][23]_i_1_n_0\,
      D => \r_output_coefficients[3][19]_i_1_n_0\,
      Q => \r_output_coefficients_reg[3]__0__0\(19),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[3][23]_i_1_n_0\,
      D => \r_output_coefficients[3][1]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[3]__0__0\(1),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[3][20]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[3][23]_i_1_n_0\,
      D => \r_output_coefficients[3][20]_i_1_n_0\,
      Q => \r_output_coefficients_reg[3]__0__0\(20),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[3][21]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[3][23]_i_1_n_0\,
      D => \r_output_coefficients[3][21]_i_1_n_0\,
      Q => \r_output_coefficients_reg[3]__0__0\(21),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[3][22]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[3][23]_i_1_n_0\,
      D => \r_output_coefficients[3][22]_i_1_n_0\,
      Q => \r_output_coefficients_reg[3]__0__0\(22),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[3][23]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[3][23]_i_1_n_0\,
      D => \r_output_coefficients[3][23]_i_2_n_0\,
      Q => \r_output_coefficients_reg[3]__0__0\(23),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[3][23]_i_1_n_0\,
      D => \r_output_coefficients[3][2]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[3]__0__0\(2),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[3][23]_i_1_n_0\,
      D => \r_output_coefficients[3][3]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[3]__0__0\(3),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[3][23]_i_1_n_0\,
      D => \r_output_coefficients[3][4]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[3]__0__0\(4),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[3][23]_i_1_n_0\,
      D => \r_output_coefficients[3][5]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[3]__0__0\(5),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[3][23]_i_1_n_0\,
      D => \r_output_coefficients[3][6]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[3]__0__0\(6),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[3][23]_i_1_n_0\,
      D => \r_output_coefficients[3][7]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[3]__0__0\(7),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[3][23]_i_1_n_0\,
      D => \r_output_coefficients[3][8]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[3]__0__0\(8),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[3][23]_i_1_n_0\,
      D => \r_output_coefficients[3][9]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[3]__0__0\(9),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[4][23]_i_1_n_0\,
      D => \r_output_coefficients[4][0]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[4]__0__0\(0),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[4][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[4][23]_i_1_n_0\,
      D => \r_output_coefficients[4][10]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[4]__0__0\(10),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[4][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[4][23]_i_1_n_0\,
      D => \r_output_coefficients[4][11]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[4]__0__0\(11),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[4][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[4][23]_i_1_n_0\,
      D => \r_output_coefficients[4][12]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[4]__0__0\(12),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[4][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[4][23]_i_1_n_0\,
      D => \r_output_coefficients[4][13]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[4]__0__0\(13),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[4][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[4][23]_i_1_n_0\,
      D => \r_output_coefficients[4][14]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[4]__0__0\(14),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[4][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[4][23]_i_1_n_0\,
      D => \r_output_coefficients[4][15]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[4]__0__0\(15),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[4][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[4][23]_i_1_n_0\,
      D => \r_output_coefficients[4][16]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[4]__0__0\(16),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[4][17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[4][23]_i_1_n_0\,
      D => \r_output_coefficients[4][17]_i_1_n_0\,
      Q => \r_output_coefficients_reg[4]__0__0\(17),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[4][18]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[4][23]_i_1_n_0\,
      D => \r_output_coefficients[4][18]_i_1_n_0\,
      Q => \r_output_coefficients_reg[4]__0__0\(18),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[4][19]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[4][23]_i_1_n_0\,
      D => \r_output_coefficients[4][19]_i_1_n_0\,
      Q => \r_output_coefficients_reg[4]__0__0\(19),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[4][23]_i_1_n_0\,
      D => \r_output_coefficients[4][1]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[4]__0__0\(1),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[4][20]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[4][23]_i_1_n_0\,
      D => \r_output_coefficients[4][20]_i_1_n_0\,
      Q => \r_output_coefficients_reg[4]__0__0\(20),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[4][21]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[4][23]_i_1_n_0\,
      D => \r_output_coefficients[4][21]_i_1_n_0\,
      Q => \r_output_coefficients_reg[4]__0__0\(21),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[4][22]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[4][23]_i_1_n_0\,
      D => \r_output_coefficients[4][22]_i_1_n_0\,
      Q => \r_output_coefficients_reg[4]__0__0\(22),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[4][23]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[4][23]_i_1_n_0\,
      D => \r_output_coefficients[4][23]_i_2_n_0\,
      Q => \r_output_coefficients_reg[4]__0__0\(23),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[4][23]_i_1_n_0\,
      D => \r_output_coefficients[4][2]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[4]__0__0\(2),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[4][23]_i_1_n_0\,
      D => \r_output_coefficients[4][3]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[4]__0__0\(3),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[4][23]_i_1_n_0\,
      D => \r_output_coefficients[4][4]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[4]__0__0\(4),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[4][23]_i_1_n_0\,
      D => \r_output_coefficients[4][5]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[4]__0__0\(5),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[4][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[4][23]_i_1_n_0\,
      D => \r_output_coefficients[4][6]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[4]__0__0\(6),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[4][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[4][23]_i_1_n_0\,
      D => \r_output_coefficients[4][7]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[4]__0__0\(7),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[4][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[4][23]_i_1_n_0\,
      D => \r_output_coefficients[4][8]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[4]__0__0\(8),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[4][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[4][23]_i_1_n_0\,
      D => \r_output_coefficients[4][9]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[4]__0__0\(9),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[5][23]_i_1_n_0\,
      D => \r_output_coefficients[5][0]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[5]__0__0\(0),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[5][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[5][23]_i_1_n_0\,
      D => \r_output_coefficients[5][10]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[5]__0__0\(10),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[5][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[5][23]_i_1_n_0\,
      D => \r_output_coefficients[5][11]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[5]__0__0\(11),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[5][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[5][23]_i_1_n_0\,
      D => \r_output_coefficients[5][12]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[5]__0__0\(12),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[5][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[5][23]_i_1_n_0\,
      D => \r_output_coefficients[5][13]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[5]__0__0\(13),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[5][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[5][23]_i_1_n_0\,
      D => \r_output_coefficients[5][14]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[5]__0__0\(14),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[5][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[5][23]_i_1_n_0\,
      D => \r_output_coefficients[5][15]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[5]__0__0\(15),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[5][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[5][23]_i_1_n_0\,
      D => \r_output_coefficients[5][16]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[5]__0__0\(16),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[5][17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[5][23]_i_1_n_0\,
      D => \r_output_coefficients[5][17]_i_1_n_0\,
      Q => \r_output_coefficients_reg[5]__0__0\(17),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[5][18]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[5][23]_i_1_n_0\,
      D => \r_output_coefficients[5][18]_i_1_n_0\,
      Q => \r_output_coefficients_reg[5]__0__0\(18),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[5][19]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[5][23]_i_1_n_0\,
      D => \r_output_coefficients[5][19]_i_1_n_0\,
      Q => \r_output_coefficients_reg[5]__0__0\(19),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[5][23]_i_1_n_0\,
      D => \r_output_coefficients[5][1]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[5]__0__0\(1),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[5][20]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[5][23]_i_1_n_0\,
      D => \r_output_coefficients[5][20]_i_1_n_0\,
      Q => \r_output_coefficients_reg[5]__0__0\(20),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[5][21]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[5][23]_i_1_n_0\,
      D => \r_output_coefficients[5][21]_i_1_n_0\,
      Q => \r_output_coefficients_reg[5]__0__0\(21),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[5][22]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[5][23]_i_1_n_0\,
      D => \r_output_coefficients[5][22]_i_1_n_0\,
      Q => \r_output_coefficients_reg[5]__0__0\(22),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[5][23]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[5][23]_i_1_n_0\,
      D => \r_output_coefficients[5][23]_i_2_n_0\,
      Q => \r_output_coefficients_reg[5]__0__0\(23),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[5][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[5][23]_i_1_n_0\,
      D => \r_output_coefficients[5][2]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[5]__0__0\(2),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[5][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[5][23]_i_1_n_0\,
      D => \r_output_coefficients[5][3]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[5]__0__0\(3),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[5][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[5][23]_i_1_n_0\,
      D => \r_output_coefficients[5][4]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[5]__0__0\(4),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[5][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[5][23]_i_1_n_0\,
      D => \r_output_coefficients[5][5]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[5]__0__0\(5),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[5][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[5][23]_i_1_n_0\,
      D => \r_output_coefficients[5][6]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[5]__0__0\(6),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[5][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[5][23]_i_1_n_0\,
      D => \r_output_coefficients[5][7]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[5]__0__0\(7),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[5][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[5][23]_i_1_n_0\,
      D => \r_output_coefficients[5][8]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[5]__0__0\(8),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[5][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[5][23]_i_1_n_0\,
      D => \r_output_coefficients[5][9]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[5]__0__0\(9),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[6][23]_i_1_n_0\,
      D => \r_output_coefficients[6][0]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[6]__0__0\(0),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[6][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[6][23]_i_1_n_0\,
      D => \r_output_coefficients[6][10]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[6]__0__0\(10),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[6][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[6][23]_i_1_n_0\,
      D => \r_output_coefficients[6][11]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[6]__0__0\(11),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[6][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[6][23]_i_1_n_0\,
      D => \r_output_coefficients[6][12]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[6]__0__0\(12),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[6][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[6][23]_i_1_n_0\,
      D => \r_output_coefficients[6][13]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[6]__0__0\(13),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[6][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[6][23]_i_1_n_0\,
      D => \r_output_coefficients[6][14]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[6]__0__0\(14),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[6][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[6][23]_i_1_n_0\,
      D => \r_output_coefficients[6][15]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[6]__0__0\(15),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[6][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[6][23]_i_1_n_0\,
      D => \r_output_coefficients[6][16]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[6]__0__0\(16),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[6][17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[6][23]_i_1_n_0\,
      D => \r_output_coefficients[6][17]_i_1_n_0\,
      Q => \r_output_coefficients_reg[6]__0__0\(17),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[6][18]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[6][23]_i_1_n_0\,
      D => \r_output_coefficients[6][18]_i_1_n_0\,
      Q => \r_output_coefficients_reg[6]__0__0\(18),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[6][19]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[6][23]_i_1_n_0\,
      D => \r_output_coefficients[6][19]_i_1_n_0\,
      Q => \r_output_coefficients_reg[6]__0__0\(19),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[6][23]_i_1_n_0\,
      D => \r_output_coefficients[6][1]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[6]__0__0\(1),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[6][20]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[6][23]_i_1_n_0\,
      D => \r_output_coefficients[6][20]_i_1_n_0\,
      Q => \r_output_coefficients_reg[6]__0__0\(20),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[6][21]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[6][23]_i_1_n_0\,
      D => \r_output_coefficients[6][21]_i_1_n_0\,
      Q => \r_output_coefficients_reg[6]__0__0\(21),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[6][22]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[6][23]_i_1_n_0\,
      D => \r_output_coefficients[6][22]_i_1_n_0\,
      Q => \r_output_coefficients_reg[6]__0__0\(22),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[6][23]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[6][23]_i_1_n_0\,
      D => \r_output_coefficients[6][23]_i_2_n_0\,
      Q => \r_output_coefficients_reg[6]__0__0\(23),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[6][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[6][23]_i_1_n_0\,
      D => \r_output_coefficients[6][2]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[6]__0__0\(2),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[6][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[6][23]_i_1_n_0\,
      D => \r_output_coefficients[6][3]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[6]__0__0\(3),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[6][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[6][23]_i_1_n_0\,
      D => \r_output_coefficients[6][4]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[6]__0__0\(4),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[6][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[6][23]_i_1_n_0\,
      D => \r_output_coefficients[6][5]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[6]__0__0\(5),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[6][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[6][23]_i_1_n_0\,
      D => \r_output_coefficients[6][6]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[6]__0__0\(6),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[6][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[6][23]_i_1_n_0\,
      D => \r_output_coefficients[6][7]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[6]__0__0\(7),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[6][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[6][23]_i_1_n_0\,
      D => \r_output_coefficients[6][8]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[6]__0__0\(8),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[6][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[6][23]_i_1_n_0\,
      D => \r_output_coefficients[6][9]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[6]__0__0\(9),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[7][23]_i_1_n_0\,
      D => \r_output_coefficients[7][0]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[7]__0__0\(0),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[7][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[7][23]_i_1_n_0\,
      D => \r_output_coefficients[7][10]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[7]__0__0\(10),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[7][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[7][23]_i_1_n_0\,
      D => \r_output_coefficients[7][11]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[7]__0__0\(11),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[7][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[7][23]_i_1_n_0\,
      D => \r_output_coefficients[7][12]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[7]__0__0\(12),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[7][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[7][23]_i_1_n_0\,
      D => \r_output_coefficients[7][13]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[7]__0__0\(13),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[7][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[7][23]_i_1_n_0\,
      D => \r_output_coefficients[7][14]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[7]__0__0\(14),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[7][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[7][23]_i_1_n_0\,
      D => \r_output_coefficients[7][15]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[7]__0__0\(15),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[7][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[7][23]_i_1_n_0\,
      D => \r_output_coefficients[7][16]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[7]__0__0\(16),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[7][17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[7][23]_i_1_n_0\,
      D => \r_output_coefficients[7][17]_i_1_n_0\,
      Q => \r_output_coefficients_reg[7]__0__0\(17),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[7][18]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[7][23]_i_1_n_0\,
      D => \r_output_coefficients[7][18]_i_1_n_0\,
      Q => \r_output_coefficients_reg[7]__0__0\(18),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[7][19]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[7][23]_i_1_n_0\,
      D => \r_output_coefficients[7][19]_i_1_n_0\,
      Q => \r_output_coefficients_reg[7]__0__0\(19),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[7][23]_i_1_n_0\,
      D => \r_output_coefficients[7][1]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[7]__0__0\(1),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[7][20]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[7][23]_i_1_n_0\,
      D => \r_output_coefficients[7][20]_i_1_n_0\,
      Q => \r_output_coefficients_reg[7]__0__0\(20),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[7][21]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[7][23]_i_1_n_0\,
      D => \r_output_coefficients[7][21]_i_1_n_0\,
      Q => \r_output_coefficients_reg[7]__0__0\(21),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[7][22]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[7][23]_i_1_n_0\,
      D => \r_output_coefficients[7][22]_i_1_n_0\,
      Q => \r_output_coefficients_reg[7]__0__0\(22),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[7][23]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[7][23]_i_1_n_0\,
      D => \r_output_coefficients[7][23]_i_2_n_0\,
      Q => \r_output_coefficients_reg[7]__0__0\(23),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[7][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[7][23]_i_1_n_0\,
      D => \r_output_coefficients[7][2]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[7]__0__0\(2),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[7][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[7][23]_i_1_n_0\,
      D => \r_output_coefficients[7][3]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[7]__0__0\(3),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[7][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[7][23]_i_1_n_0\,
      D => \r_output_coefficients[7][4]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[7]__0__0\(4),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[7][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[7][23]_i_1_n_0\,
      D => \r_output_coefficients[7][5]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[7]__0__0\(5),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[7][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[7][23]_i_1_n_0\,
      D => \r_output_coefficients[7][6]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[7]__0__0\(6),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[7][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[7][23]_i_1_n_0\,
      D => \r_output_coefficients[7][7]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[7]__0__0\(7),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[7][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[7][23]_i_1_n_0\,
      D => \r_output_coefficients[7][8]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[7]__0__0\(8),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
\r_output_coefficients_reg[7][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_output_coefficients[7][23]_i_1_n_0\,
      D => \r_output_coefficients[7][9]_i_1__0_n_0\,
      Q => \r_output_coefficients_reg[7]__0__0\(9),
      R => \r_dsp_sub_input_a_value_reg[0][0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_transpose_stage_one is
  port (
    D : out STD_LOGIC_VECTOR ( 16 downto 0 );
    o_out0 : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \w_s1_out[1]_21\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \w_s1_o_enable[0]_22\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \r_reg0_0_reg[16]\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \r_reg0_0_reg[16]_0\ : in STD_LOGIC;
    r_o_enable_reg_0 : in STD_LOGIC;
    \r_reg1_reg[0]_0\ : in STD_LOGIC;
    i_clk : in STD_LOGIC;
    \r_reg1_reg[16]_0\ : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_transpose_stage_one;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_transpose_stage_one is
  signal \r_core_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \r_core_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \r_core_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal r_o_enable_i_1_n_0 : STD_LOGIC;
  signal r_reg1 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \^w_s1_o_enable[0]_22\ : STD_LOGIC;
  signal w_switch_out0 : STD_LOGIC_VECTOR ( 16 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \r_core_state[1]_i_1\ : label is "soft_lutpair237";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \r_core_state_reg[0]\ : label is "STATE_SWITCHED:10,STATE_UNSWITCHED:01";
  attribute FSM_ENCODED_STATES of \r_core_state_reg[1]\ : label is "STATE_SWITCHED:10,STATE_UNSWITCHED:01";
  attribute SOFT_HLUTNM of r_o_enable_i_1 : label is "soft_lutpair237";
begin
  \w_s1_o_enable[0]_22\ <= \^w_s1_o_enable[0]_22\;
path_switcher: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_path_switch_17
     port map (
      D(16 downto 0) => D(16 downto 0),
      Q(16 downto 0) => Q(16 downto 0),
      \r_core_state__0\(1 downto 0) => \r_core_state__0\(1 downto 0),
      \r_reg0_0_reg[16]\(16 downto 0) => \r_reg0_0_reg[16]\(16 downto 0),
      \r_reg0_0_reg[16]_0\ => \r_reg0_0_reg[16]_0\,
      \r_reg0_reg[16]\(16 downto 0) => r_reg1(16 downto 0),
      \r_reg1_reg[16]\(16 downto 0) => w_switch_out0(16 downto 0),
      \w_s1_out[1]_21\(16 downto 0) => \w_s1_out[1]_21\(16 downto 0)
    );
\r_core_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => r_o_enable_reg_0,
      I1 => \r_core_state__0\(0),
      I2 => \r_core_state__0\(1),
      O => \r_core_state[0]_i_1_n_0\
    );
\r_core_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => r_o_enable_reg_0,
      I1 => \r_core_state__0\(0),
      I2 => \r_core_state__0\(1),
      O => \r_core_state[1]_i_1_n_0\
    );
\r_core_state_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_core_state[0]_i_1_n_0\,
      Q => \r_core_state__0\(0),
      S => \r_reg1_reg[0]_0\
    );
\r_core_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_core_state[1]_i_1_n_0\,
      Q => \r_core_state__0\(1),
      R => \r_reg1_reg[0]_0\
    );
r_o_enable_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => r_o_enable_reg_0,
      I1 => \r_core_state__0\(0),
      I2 => \r_core_state__0\(1),
      I3 => \^w_s1_o_enable[0]_22\,
      O => r_o_enable_i_1_n_0
    );
r_o_enable_reg: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_o_enable_i_1_n_0,
      Q => \^w_s1_o_enable[0]_22\,
      R => \r_reg1_reg[0]_0\
    );
\r_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => w_switch_out0(0),
      Q => o_out0(0),
      R => \r_reg1_reg[0]_0\
    );
\r_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => w_switch_out0(10),
      Q => o_out0(10),
      R => \r_reg1_reg[0]_0\
    );
\r_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => w_switch_out0(11),
      Q => o_out0(11),
      R => \r_reg1_reg[0]_0\
    );
\r_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => w_switch_out0(12),
      Q => o_out0(12),
      R => \r_reg1_reg[0]_0\
    );
\r_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => w_switch_out0(13),
      Q => o_out0(13),
      R => \r_reg1_reg[0]_0\
    );
\r_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => w_switch_out0(14),
      Q => o_out0(14),
      R => \r_reg1_reg[0]_0\
    );
\r_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => w_switch_out0(15),
      Q => o_out0(15),
      R => \r_reg1_reg[0]_0\
    );
\r_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => w_switch_out0(16),
      Q => o_out0(16),
      R => \r_reg1_reg[0]_0\
    );
\r_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => w_switch_out0(1),
      Q => o_out0(1),
      R => \r_reg1_reg[0]_0\
    );
\r_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => w_switch_out0(2),
      Q => o_out0(2),
      R => \r_reg1_reg[0]_0\
    );
\r_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => w_switch_out0(3),
      Q => o_out0(3),
      R => \r_reg1_reg[0]_0\
    );
\r_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => w_switch_out0(4),
      Q => o_out0(4),
      R => \r_reg1_reg[0]_0\
    );
\r_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => w_switch_out0(5),
      Q => o_out0(5),
      R => \r_reg1_reg[0]_0\
    );
\r_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => w_switch_out0(6),
      Q => o_out0(6),
      R => \r_reg1_reg[0]_0\
    );
\r_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => w_switch_out0(7),
      Q => o_out0(7),
      R => \r_reg1_reg[0]_0\
    );
\r_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => w_switch_out0(8),
      Q => o_out0(8),
      R => \r_reg1_reg[0]_0\
    );
\r_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => w_switch_out0(9),
      Q => o_out0(9),
      R => \r_reg1_reg[0]_0\
    );
\r_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_reg[16]_0\(0),
      Q => r_reg1(0),
      R => \r_reg1_reg[0]_0\
    );
\r_reg1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_reg[16]_0\(10),
      Q => r_reg1(10),
      R => \r_reg1_reg[0]_0\
    );
\r_reg1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_reg[16]_0\(11),
      Q => r_reg1(11),
      R => \r_reg1_reg[0]_0\
    );
\r_reg1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_reg[16]_0\(12),
      Q => r_reg1(12),
      R => \r_reg1_reg[0]_0\
    );
\r_reg1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_reg[16]_0\(13),
      Q => r_reg1(13),
      R => \r_reg1_reg[0]_0\
    );
\r_reg1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_reg[16]_0\(14),
      Q => r_reg1(14),
      R => \r_reg1_reg[0]_0\
    );
\r_reg1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_reg[16]_0\(15),
      Q => r_reg1(15),
      R => \r_reg1_reg[0]_0\
    );
\r_reg1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_reg[16]_0\(16),
      Q => r_reg1(16),
      R => \r_reg1_reg[0]_0\
    );
\r_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_reg[16]_0\(1),
      Q => r_reg1(1),
      R => \r_reg1_reg[0]_0\
    );
\r_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_reg[16]_0\(2),
      Q => r_reg1(2),
      R => \r_reg1_reg[0]_0\
    );
\r_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_reg[16]_0\(3),
      Q => r_reg1(3),
      R => \r_reg1_reg[0]_0\
    );
\r_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_reg[16]_0\(4),
      Q => r_reg1(4),
      R => \r_reg1_reg[0]_0\
    );
\r_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_reg[16]_0\(5),
      Q => r_reg1(5),
      R => \r_reg1_reg[0]_0\
    );
\r_reg1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_reg[16]_0\(6),
      Q => r_reg1(6),
      R => \r_reg1_reg[0]_0\
    );
\r_reg1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_reg[16]_0\(7),
      Q => r_reg1(7),
      R => \r_reg1_reg[0]_0\
    );
\r_reg1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_reg[16]_0\(8),
      Q => r_reg1(8),
      R => \r_reg1_reg[0]_0\
    );
\r_reg1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_reg[16]_0\(9),
      Q => r_reg1(9),
      R => \r_reg1_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_transpose_stage_one_1 is
  port (
    o_out0 : out STD_LOGIC_VECTOR ( 16 downto 0 );
    D : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \w_s1_o_enable[1]_25\ : out STD_LOGIC;
    r_o_enable_reg_0 : in STD_LOGIC;
    \r_reg1_reg[0]_0\ : in STD_LOGIC;
    i_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \r_reg1_0_reg[16]\ : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_transpose_stage_one_1 : entity is "transpose_stage_one";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_transpose_stage_one_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_transpose_stage_one_1 is
  signal \r_core_state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_core_state[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_core_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \r_o_enable_i_1__0_n_0\ : STD_LOGIC;
  signal r_reg1 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \^w_s1_o_enable[1]_25\ : STD_LOGIC;
  signal w_switch_out0 : STD_LOGIC_VECTOR ( 16 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \r_core_state[1]_i_1__0\ : label is "soft_lutpair255";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \r_core_state_reg[0]\ : label is "STATE_SWITCHED:10,STATE_UNSWITCHED:01";
  attribute FSM_ENCODED_STATES of \r_core_state_reg[1]\ : label is "STATE_SWITCHED:10,STATE_UNSWITCHED:01";
  attribute SOFT_HLUTNM of \r_o_enable_i_1__0\ : label is "soft_lutpair255";
begin
  \w_s1_o_enable[1]_25\ <= \^w_s1_o_enable[1]_25\;
path_switcher: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_path_switch_16
     port map (
      D(16 downto 0) => w_switch_out0(16 downto 0),
      Q(16 downto 0) => r_reg1(16 downto 0),
      \r_core_state__0\(1 downto 0) => \r_core_state__0\(1 downto 0),
      \r_input_coeffs_reg[2][0][16]\(16 downto 0) => D(16 downto 0),
      \r_reg1_0_reg[16]\(16 downto 0) => \r_reg1_0_reg[16]\(16 downto 0)
    );
\r_core_state[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => r_o_enable_reg_0,
      I1 => \r_core_state__0\(0),
      I2 => \r_core_state__0\(1),
      O => \r_core_state[0]_i_1__0_n_0\
    );
\r_core_state[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => r_o_enable_reg_0,
      I1 => \r_core_state__0\(0),
      I2 => \r_core_state__0\(1),
      O => \r_core_state[1]_i_1__0_n_0\
    );
\r_core_state_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_core_state[0]_i_1__0_n_0\,
      Q => \r_core_state__0\(0),
      S => \r_reg1_reg[0]_0\
    );
\r_core_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_core_state[1]_i_1__0_n_0\,
      Q => \r_core_state__0\(1),
      R => \r_reg1_reg[0]_0\
    );
\r_o_enable_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => r_o_enable_reg_0,
      I1 => \r_core_state__0\(0),
      I2 => \r_core_state__0\(1),
      I3 => \^w_s1_o_enable[1]_25\,
      O => \r_o_enable_i_1__0_n_0\
    );
r_o_enable_reg: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_o_enable_i_1__0_n_0\,
      Q => \^w_s1_o_enable[1]_25\,
      R => \r_reg1_reg[0]_0\
    );
\r_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => w_switch_out0(0),
      Q => o_out0(0),
      R => \r_reg1_reg[0]_0\
    );
\r_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => w_switch_out0(10),
      Q => o_out0(10),
      R => \r_reg1_reg[0]_0\
    );
\r_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => w_switch_out0(11),
      Q => o_out0(11),
      R => \r_reg1_reg[0]_0\
    );
\r_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => w_switch_out0(12),
      Q => o_out0(12),
      R => \r_reg1_reg[0]_0\
    );
\r_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => w_switch_out0(13),
      Q => o_out0(13),
      R => \r_reg1_reg[0]_0\
    );
\r_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => w_switch_out0(14),
      Q => o_out0(14),
      R => \r_reg1_reg[0]_0\
    );
\r_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => w_switch_out0(15),
      Q => o_out0(15),
      R => \r_reg1_reg[0]_0\
    );
\r_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => w_switch_out0(16),
      Q => o_out0(16),
      R => \r_reg1_reg[0]_0\
    );
\r_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => w_switch_out0(1),
      Q => o_out0(1),
      R => \r_reg1_reg[0]_0\
    );
\r_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => w_switch_out0(2),
      Q => o_out0(2),
      R => \r_reg1_reg[0]_0\
    );
\r_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => w_switch_out0(3),
      Q => o_out0(3),
      R => \r_reg1_reg[0]_0\
    );
\r_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => w_switch_out0(4),
      Q => o_out0(4),
      R => \r_reg1_reg[0]_0\
    );
\r_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => w_switch_out0(5),
      Q => o_out0(5),
      R => \r_reg1_reg[0]_0\
    );
\r_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => w_switch_out0(6),
      Q => o_out0(6),
      R => \r_reg1_reg[0]_0\
    );
\r_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => w_switch_out0(7),
      Q => o_out0(7),
      R => \r_reg1_reg[0]_0\
    );
\r_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => w_switch_out0(8),
      Q => o_out0(8),
      R => \r_reg1_reg[0]_0\
    );
\r_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => w_switch_out0(9),
      Q => o_out0(9),
      R => \r_reg1_reg[0]_0\
    );
\r_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => Q(0),
      Q => r_reg1(0),
      R => \r_reg1_reg[0]_0\
    );
\r_reg1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => Q(10),
      Q => r_reg1(10),
      R => \r_reg1_reg[0]_0\
    );
\r_reg1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => Q(11),
      Q => r_reg1(11),
      R => \r_reg1_reg[0]_0\
    );
\r_reg1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => Q(12),
      Q => r_reg1(12),
      R => \r_reg1_reg[0]_0\
    );
\r_reg1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => Q(13),
      Q => r_reg1(13),
      R => \r_reg1_reg[0]_0\
    );
\r_reg1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => Q(14),
      Q => r_reg1(14),
      R => \r_reg1_reg[0]_0\
    );
\r_reg1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => Q(15),
      Q => r_reg1(15),
      R => \r_reg1_reg[0]_0\
    );
\r_reg1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => Q(16),
      Q => r_reg1(16),
      R => \r_reg1_reg[0]_0\
    );
\r_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => Q(1),
      Q => r_reg1(1),
      R => \r_reg1_reg[0]_0\
    );
\r_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => Q(2),
      Q => r_reg1(2),
      R => \r_reg1_reg[0]_0\
    );
\r_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => Q(3),
      Q => r_reg1(3),
      R => \r_reg1_reg[0]_0\
    );
\r_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => Q(4),
      Q => r_reg1(4),
      R => \r_reg1_reg[0]_0\
    );
\r_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => Q(5),
      Q => r_reg1(5),
      R => \r_reg1_reg[0]_0\
    );
\r_reg1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => Q(6),
      Q => r_reg1(6),
      R => \r_reg1_reg[0]_0\
    );
\r_reg1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => Q(7),
      Q => r_reg1(7),
      R => \r_reg1_reg[0]_0\
    );
\r_reg1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => Q(8),
      Q => r_reg1(8),
      R => \r_reg1_reg[0]_0\
    );
\r_reg1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => Q(9),
      Q => r_reg1(9),
      R => \r_reg1_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_transpose_stage_one_2 is
  port (
    o_out0 : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \w_s1_o_enable[2]_27\ : out STD_LOGIC;
    w_switch_out0 : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \w_s2_out[7]_37\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    r_o_enable_reg_0 : in STD_LOGIC;
    \r_reg1_reg[0]_0\ : in STD_LOGIC;
    i_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \r_reg0_reg[16]_0\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_transpose_stage_one_2 : entity is "transpose_stage_one";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_transpose_stage_one_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_transpose_stage_one_2 is
  signal \r_core_state[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \r_core_state[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \r_core_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \r_o_enable_i_1__1_n_0\ : STD_LOGIC;
  signal r_reg1 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \^w_s1_o_enable[2]_27\ : STD_LOGIC;
  signal w_switch_out0_0 : STD_LOGIC_VECTOR ( 16 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \r_core_state[1]_i_1__1\ : label is "soft_lutpair256";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \r_core_state_reg[0]\ : label is "STATE_SWITCHED:10,STATE_UNSWITCHED:01";
  attribute FSM_ENCODED_STATES of \r_core_state_reg[1]\ : label is "STATE_SWITCHED:10,STATE_UNSWITCHED:01";
  attribute SOFT_HLUTNM of \r_o_enable_i_1__1\ : label is "soft_lutpair256";
begin
  \w_s1_o_enable[2]_27\ <= \^w_s1_o_enable[2]_27\;
path_switcher: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_path_switch_15
     port map (
      D(16 downto 0) => w_switch_out0_0(16 downto 0),
      Q(16 downto 0) => r_reg1(16 downto 0),
      \r_core_state__0\(1 downto 0) => \r_core_state__0\(1 downto 0),
      \r_reg0_reg[16]\(16 downto 0) => \r_reg0_reg[16]_0\(16 downto 0),
      \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\(16 downto 0) => \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\(16 downto 0),
      \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_0\ => \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_0\,
      \w_s2_out[7]_37\(16 downto 0) => \w_s2_out[7]_37\(16 downto 0),
      w_switch_out0(16 downto 0) => w_switch_out0(16 downto 0)
    );
\r_core_state[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => r_o_enable_reg_0,
      I1 => \r_core_state__0\(0),
      I2 => \r_core_state__0\(1),
      O => \r_core_state[0]_i_1__1_n_0\
    );
\r_core_state[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => r_o_enable_reg_0,
      I1 => \r_core_state__0\(0),
      I2 => \r_core_state__0\(1),
      O => \r_core_state[1]_i_1__1_n_0\
    );
\r_core_state_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_core_state[0]_i_1__1_n_0\,
      Q => \r_core_state__0\(0),
      S => \r_reg1_reg[0]_0\
    );
\r_core_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_core_state[1]_i_1__1_n_0\,
      Q => \r_core_state__0\(1),
      R => \r_reg1_reg[0]_0\
    );
\r_o_enable_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => r_o_enable_reg_0,
      I1 => \r_core_state__0\(0),
      I2 => \r_core_state__0\(1),
      I3 => \^w_s1_o_enable[2]_27\,
      O => \r_o_enable_i_1__1_n_0\
    );
r_o_enable_reg: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_o_enable_i_1__1_n_0\,
      Q => \^w_s1_o_enable[2]_27\,
      R => \r_reg1_reg[0]_0\
    );
\r_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => w_switch_out0_0(0),
      Q => o_out0(0),
      R => \r_reg1_reg[0]_0\
    );
\r_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => w_switch_out0_0(10),
      Q => o_out0(10),
      R => \r_reg1_reg[0]_0\
    );
\r_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => w_switch_out0_0(11),
      Q => o_out0(11),
      R => \r_reg1_reg[0]_0\
    );
\r_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => w_switch_out0_0(12),
      Q => o_out0(12),
      R => \r_reg1_reg[0]_0\
    );
\r_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => w_switch_out0_0(13),
      Q => o_out0(13),
      R => \r_reg1_reg[0]_0\
    );
\r_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => w_switch_out0_0(14),
      Q => o_out0(14),
      R => \r_reg1_reg[0]_0\
    );
\r_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => w_switch_out0_0(15),
      Q => o_out0(15),
      R => \r_reg1_reg[0]_0\
    );
\r_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => w_switch_out0_0(16),
      Q => o_out0(16),
      R => \r_reg1_reg[0]_0\
    );
\r_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => w_switch_out0_0(1),
      Q => o_out0(1),
      R => \r_reg1_reg[0]_0\
    );
\r_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => w_switch_out0_0(2),
      Q => o_out0(2),
      R => \r_reg1_reg[0]_0\
    );
\r_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => w_switch_out0_0(3),
      Q => o_out0(3),
      R => \r_reg1_reg[0]_0\
    );
\r_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => w_switch_out0_0(4),
      Q => o_out0(4),
      R => \r_reg1_reg[0]_0\
    );
\r_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => w_switch_out0_0(5),
      Q => o_out0(5),
      R => \r_reg1_reg[0]_0\
    );
\r_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => w_switch_out0_0(6),
      Q => o_out0(6),
      R => \r_reg1_reg[0]_0\
    );
\r_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => w_switch_out0_0(7),
      Q => o_out0(7),
      R => \r_reg1_reg[0]_0\
    );
\r_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => w_switch_out0_0(8),
      Q => o_out0(8),
      R => \r_reg1_reg[0]_0\
    );
\r_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => w_switch_out0_0(9),
      Q => o_out0(9),
      R => \r_reg1_reg[0]_0\
    );
\r_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => Q(0),
      Q => r_reg1(0),
      R => \r_reg1_reg[0]_0\
    );
\r_reg1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => Q(10),
      Q => r_reg1(10),
      R => \r_reg1_reg[0]_0\
    );
\r_reg1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => Q(11),
      Q => r_reg1(11),
      R => \r_reg1_reg[0]_0\
    );
\r_reg1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => Q(12),
      Q => r_reg1(12),
      R => \r_reg1_reg[0]_0\
    );
\r_reg1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => Q(13),
      Q => r_reg1(13),
      R => \r_reg1_reg[0]_0\
    );
\r_reg1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => Q(14),
      Q => r_reg1(14),
      R => \r_reg1_reg[0]_0\
    );
\r_reg1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => Q(15),
      Q => r_reg1(15),
      R => \r_reg1_reg[0]_0\
    );
\r_reg1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => Q(16),
      Q => r_reg1(16),
      R => \r_reg1_reg[0]_0\
    );
\r_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => Q(1),
      Q => r_reg1(1),
      R => \r_reg1_reg[0]_0\
    );
\r_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => Q(2),
      Q => r_reg1(2),
      R => \r_reg1_reg[0]_0\
    );
\r_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => Q(3),
      Q => r_reg1(3),
      R => \r_reg1_reg[0]_0\
    );
\r_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => Q(4),
      Q => r_reg1(4),
      R => \r_reg1_reg[0]_0\
    );
\r_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => Q(5),
      Q => r_reg1(5),
      R => \r_reg1_reg[0]_0\
    );
\r_reg1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => Q(6),
      Q => r_reg1(6),
      R => \r_reg1_reg[0]_0\
    );
\r_reg1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => Q(7),
      Q => r_reg1(7),
      R => \r_reg1_reg[0]_0\
    );
\r_reg1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => Q(8),
      Q => r_reg1(8),
      R => \r_reg1_reg[0]_0\
    );
\r_reg1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => Q(9),
      Q => r_reg1(9),
      R => \r_reg1_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_transpose_stage_one_3 is
  port (
    o_out0 : out STD_LOGIC_VECTOR ( 16 downto 0 );
    D : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \w_s1_o_enable[3]_30\ : out STD_LOGIC;
    r_o_enable_reg_0 : in STD_LOGIC;
    \r_reg1_reg[0]_0\ : in STD_LOGIC;
    i_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \r_reg1_0_reg[16]\ : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_transpose_stage_one_3 : entity is "transpose_stage_one";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_transpose_stage_one_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_transpose_stage_one_3 is
  signal \r_core_state[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \r_core_state[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \r_core_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \r_o_enable_i_1__2_n_0\ : STD_LOGIC;
  signal r_reg1 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \^w_s1_o_enable[3]_30\ : STD_LOGIC;
  signal w_switch_out0 : STD_LOGIC_VECTOR ( 16 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \r_core_state[1]_i_1__2\ : label is "soft_lutpair274";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \r_core_state_reg[0]\ : label is "STATE_SWITCHED:10,STATE_UNSWITCHED:01";
  attribute FSM_ENCODED_STATES of \r_core_state_reg[1]\ : label is "STATE_SWITCHED:10,STATE_UNSWITCHED:01";
  attribute SOFT_HLUTNM of \r_o_enable_i_1__2\ : label is "soft_lutpair274";
begin
  \w_s1_o_enable[3]_30\ <= \^w_s1_o_enable[3]_30\;
path_switcher: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_path_switch_14
     port map (
      D(16 downto 0) => w_switch_out0(16 downto 0),
      Q(16 downto 0) => r_reg1(16 downto 0),
      \r_core_state__0\(1 downto 0) => \r_core_state__0\(1 downto 0),
      \r_input_coeffs_reg[6][0][16]\(16 downto 0) => D(16 downto 0),
      \r_reg1_0_reg[16]\(16 downto 0) => \r_reg1_0_reg[16]\(16 downto 0)
    );
\r_core_state[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => r_o_enable_reg_0,
      I1 => \r_core_state__0\(0),
      I2 => \r_core_state__0\(1),
      O => \r_core_state[0]_i_1__2_n_0\
    );
\r_core_state[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => r_o_enable_reg_0,
      I1 => \r_core_state__0\(0),
      I2 => \r_core_state__0\(1),
      O => \r_core_state[1]_i_1__2_n_0\
    );
\r_core_state_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_core_state[0]_i_1__2_n_0\,
      Q => \r_core_state__0\(0),
      S => \r_reg1_reg[0]_0\
    );
\r_core_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_core_state[1]_i_1__2_n_0\,
      Q => \r_core_state__0\(1),
      R => \r_reg1_reg[0]_0\
    );
\r_o_enable_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => r_o_enable_reg_0,
      I1 => \r_core_state__0\(0),
      I2 => \r_core_state__0\(1),
      I3 => \^w_s1_o_enable[3]_30\,
      O => \r_o_enable_i_1__2_n_0\
    );
r_o_enable_reg: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_o_enable_i_1__2_n_0\,
      Q => \^w_s1_o_enable[3]_30\,
      R => \r_reg1_reg[0]_0\
    );
\r_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => w_switch_out0(0),
      Q => o_out0(0),
      R => \r_reg1_reg[0]_0\
    );
\r_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => w_switch_out0(10),
      Q => o_out0(10),
      R => \r_reg1_reg[0]_0\
    );
\r_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => w_switch_out0(11),
      Q => o_out0(11),
      R => \r_reg1_reg[0]_0\
    );
\r_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => w_switch_out0(12),
      Q => o_out0(12),
      R => \r_reg1_reg[0]_0\
    );
\r_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => w_switch_out0(13),
      Q => o_out0(13),
      R => \r_reg1_reg[0]_0\
    );
\r_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => w_switch_out0(14),
      Q => o_out0(14),
      R => \r_reg1_reg[0]_0\
    );
\r_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => w_switch_out0(15),
      Q => o_out0(15),
      R => \r_reg1_reg[0]_0\
    );
\r_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => w_switch_out0(16),
      Q => o_out0(16),
      R => \r_reg1_reg[0]_0\
    );
\r_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => w_switch_out0(1),
      Q => o_out0(1),
      R => \r_reg1_reg[0]_0\
    );
\r_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => w_switch_out0(2),
      Q => o_out0(2),
      R => \r_reg1_reg[0]_0\
    );
\r_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => w_switch_out0(3),
      Q => o_out0(3),
      R => \r_reg1_reg[0]_0\
    );
\r_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => w_switch_out0(4),
      Q => o_out0(4),
      R => \r_reg1_reg[0]_0\
    );
\r_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => w_switch_out0(5),
      Q => o_out0(5),
      R => \r_reg1_reg[0]_0\
    );
\r_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => w_switch_out0(6),
      Q => o_out0(6),
      R => \r_reg1_reg[0]_0\
    );
\r_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => w_switch_out0(7),
      Q => o_out0(7),
      R => \r_reg1_reg[0]_0\
    );
\r_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => w_switch_out0(8),
      Q => o_out0(8),
      R => \r_reg1_reg[0]_0\
    );
\r_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => w_switch_out0(9),
      Q => o_out0(9),
      R => \r_reg1_reg[0]_0\
    );
\r_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => Q(0),
      Q => r_reg1(0),
      R => \r_reg1_reg[0]_0\
    );
\r_reg1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => Q(10),
      Q => r_reg1(10),
      R => \r_reg1_reg[0]_0\
    );
\r_reg1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => Q(11),
      Q => r_reg1(11),
      R => \r_reg1_reg[0]_0\
    );
\r_reg1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => Q(12),
      Q => r_reg1(12),
      R => \r_reg1_reg[0]_0\
    );
\r_reg1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => Q(13),
      Q => r_reg1(13),
      R => \r_reg1_reg[0]_0\
    );
\r_reg1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => Q(14),
      Q => r_reg1(14),
      R => \r_reg1_reg[0]_0\
    );
\r_reg1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => Q(15),
      Q => r_reg1(15),
      R => \r_reg1_reg[0]_0\
    );
\r_reg1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => Q(16),
      Q => r_reg1(16),
      R => \r_reg1_reg[0]_0\
    );
\r_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => Q(1),
      Q => r_reg1(1),
      R => \r_reg1_reg[0]_0\
    );
\r_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => Q(2),
      Q => r_reg1(2),
      R => \r_reg1_reg[0]_0\
    );
\r_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => Q(3),
      Q => r_reg1(3),
      R => \r_reg1_reg[0]_0\
    );
\r_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => Q(4),
      Q => r_reg1(4),
      R => \r_reg1_reg[0]_0\
    );
\r_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => Q(5),
      Q => r_reg1(5),
      R => \r_reg1_reg[0]_0\
    );
\r_reg1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => Q(6),
      Q => r_reg1(6),
      R => \r_reg1_reg[0]_0\
    );
\r_reg1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => Q(7),
      Q => r_reg1(7),
      R => \r_reg1_reg[0]_0\
    );
\r_reg1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => Q(8),
      Q => r_reg1(8),
      R => \r_reg1_reg[0]_0\
    );
\r_reg1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => Q(9),
      Q => r_reg1(9),
      R => \r_reg1_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_transpose_stage_three is
  port (
    r_reg1_0_reg_r_0 : out STD_LOGIC;
    r_reg1_2_reg_r_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 16 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_o_enable_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_r_core_state_reg[0]\ : out STD_LOGIC;
    \FSM_sequential_r_core_state_reg[0]_0\ : out STD_LOGIC;
    \FSM_sequential_r_core_state_reg[0]_rep__5\ : out STD_LOGIC;
    \FSM_sequential_r_core_state_reg[0]_rep\ : out STD_LOGIC;
    \FSM_sequential_r_core_state_reg[0]_rep__0\ : out STD_LOGIC;
    \FSM_sequential_r_core_state_reg[0]_rep__1\ : out STD_LOGIC;
    \FSM_sequential_r_core_state_reg[0]_rep__2\ : out STD_LOGIC;
    \FSM_sequential_r_core_state_reg[0]_rep__3\ : out STD_LOGIC;
    \FSM_sequential_r_core_state_reg[0]_rep__4\ : out STD_LOGIC;
    \FSM_sequential_r_core_state_reg[0]_rep__5_0\ : out STD_LOGIC;
    \FSM_sequential_r_core_state_reg[0]_1\ : out STD_LOGIC;
    \FSM_sequential_r_core_state_reg[0]_2\ : out STD_LOGIC;
    \FSM_sequential_r_core_state_reg[0]_3\ : out STD_LOGIC;
    \FSM_sequential_r_core_state_reg[0]_4\ : out STD_LOGIC;
    \FSM_sequential_r_core_state_reg[0]_5\ : out STD_LOGIC;
    \FSM_sequential_r_core_state_reg[0]_6\ : out STD_LOGIC;
    \FSM_sequential_r_core_state_reg[0]_7\ : out STD_LOGIC;
    \FSM_sequential_r_core_state_reg[1]\ : out STD_LOGIC;
    \r_reg0_1_reg[16]\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \r_reg0_3_reg[0]_0\ : in STD_LOGIC;
    r_reg1_0_reg_r_1 : in STD_LOGIC;
    i_clk : in STD_LOGIC;
    w_switch_out0 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \r_o_axis_TDATA_reg[0]\ : in STD_LOGIC;
    \r_o_axis_TDATA_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_r_core_state_reg[0]_rep__5_1\ : in STD_LOGIC;
    \FSM_sequential_r_core_state_reg[1]_0\ : in STD_LOGIC;
    \FSM_sequential_r_core_state_reg[0]_rep__5_2\ : in STD_LOGIC;
    w_dct0_to_trans_axis_tvalid : in STD_LOGIC;
    \FSM_sequential_r_core_state_reg[0]_rep__5_3\ : in STD_LOGIC;
    \FSM_sequential_r_core_state_reg[0]_rep__5_4\ : in STD_LOGIC;
    \FSM_sequential_r_core_state_reg[1]_rep__6\ : in STD_LOGIC;
    \FSM_sequential_r_core_state_reg[1]_rep__0\ : in STD_LOGIC;
    \FSM_sequential_r_core_state_reg[1]_rep__1\ : in STD_LOGIC;
    \FSM_sequential_r_core_state_reg[1]_rep__2\ : in STD_LOGIC;
    \FSM_sequential_r_core_state_reg[1]_rep__3\ : in STD_LOGIC;
    \FSM_sequential_r_core_state_reg[1]_rep__4\ : in STD_LOGIC;
    \FSM_sequential_r_core_state_reg[1]_rep__5\ : in STD_LOGIC;
    \r_next_output_col_reg[0]\ : in STD_LOGIC;
    r_o_axis_TLAST : in STD_LOGIC;
    \r_next_output_col_reg[0]_0\ : in STD_LOGIC;
    i_aresetn : in STD_LOGIC;
    \w_s2_o_enable[0]_32\ : in STD_LOGIC;
    \r_output_coeffs_reg[4][7][16]\ : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_transpose_stage_three;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_transpose_stage_three is
  signal \FSM_sequential_r_core_state[0]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_r_core_state[1]_i_2_n_0\ : STD_LOGIC;
  signal r_core_state : STD_LOGIC;
  signal r_core_state_reg_n_0 : STD_LOGIC;
  signal \r_o_enable_i_1__7_n_0\ : STD_LOGIC;
  signal \^r_o_enable_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \r_reg0_1_reg[0]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_1_reg[10]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_1_reg[11]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_1_reg[12]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_1_reg[13]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_1_reg[14]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_1_reg[15]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_1_reg[16]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_1_reg[1]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_1_reg[2]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_1_reg[3]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_1_reg[4]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_1_reg[5]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_1_reg[6]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_1_reg[7]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_1_reg[8]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_1_reg[9]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg[0]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg[10]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg[11]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg[12]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg[13]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg[14]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg[15]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg[1]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg[2]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg[3]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg[4]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg[5]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg[6]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg[7]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg[8]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg[9]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg_gate__0_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg_gate__10_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg_gate__11_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg_gate__12_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg_gate__13_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg_gate__14_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg_gate__15_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg_gate__1_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg_gate__2_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg_gate__3_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg_gate__4_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg_gate__5_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg_gate__6_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg_gate__7_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg_gate__8_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg_gate__9_n_0\ : STD_LOGIC;
  signal r_reg0_2_reg_gate_n_0 : STD_LOGIC;
  signal \^r_reg1_0_reg_r_0\ : STD_LOGIC;
  signal \r_reg1_1_reg[0]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_1_reg[10]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_1_reg[11]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_1_reg[12]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_1_reg[13]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_1_reg[14]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_1_reg[15]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_1_reg[16]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_1_reg[1]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_1_reg[2]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_1_reg[3]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_1_reg[4]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_1_reg[5]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_1_reg[6]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_1_reg[7]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_1_reg[8]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_1_reg[9]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\ : STD_LOGIC;
  signal r_reg1_1_reg_r_n_0 : STD_LOGIC;
  signal \r_reg1_2_reg[0]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg[10]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg[11]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg[12]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg[13]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg[14]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg[15]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg[1]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg[2]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg[3]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg[4]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg[5]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg[6]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg[7]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg[8]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg[9]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg_gate__0_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg_gate__10_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg_gate__11_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg_gate__12_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg_gate__13_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg_gate__14_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg_gate__15_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg_gate__1_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg_gate__2_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg_gate__3_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg_gate__4_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg_gate__5_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg_gate__6_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg_gate__7_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg_gate__8_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg_gate__9_n_0\ : STD_LOGIC;
  signal r_reg1_2_reg_gate_n_0 : STD_LOGIC;
  signal \^r_reg1_2_reg_r_0\ : STD_LOGIC;
  signal r_reg1_3 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_state_duration[0]_i_1_n_0\ : STD_LOGIC;
  signal \r_state_duration[1]_i_1_n_0\ : STD_LOGIC;
  signal \r_state_duration_reg_n_0_[0]\ : STD_LOGIC;
  signal \r_state_duration_reg_n_0_[1]\ : STD_LOGIC;
  signal \w_s3_o_enable[0]_39\ : STD_LOGIC;
  signal w_switch_out0_0 : STD_LOGIC_VECTOR ( 16 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_r_core_state[0]_i_3\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \FSM_sequential_r_core_state[1]_i_2\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of r_core_state_i_1 : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \r_o_enable_i_1__7\ : label is "soft_lutpair315";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \r_reg0_1_reg[0]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n0/r_reg0_1_reg ";
  attribute srl_name : string;
  attribute srl_name of \r_reg0_1_reg[0]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n0/r_reg0_1_reg[0]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg0_1_reg[10]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n0/r_reg0_1_reg ";
  attribute srl_name of \r_reg0_1_reg[10]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n0/r_reg0_1_reg[10]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg0_1_reg[11]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n0/r_reg0_1_reg ";
  attribute srl_name of \r_reg0_1_reg[11]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n0/r_reg0_1_reg[11]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg0_1_reg[12]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n0/r_reg0_1_reg ";
  attribute srl_name of \r_reg0_1_reg[12]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n0/r_reg0_1_reg[12]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg0_1_reg[13]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n0/r_reg0_1_reg ";
  attribute srl_name of \r_reg0_1_reg[13]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n0/r_reg0_1_reg[13]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg0_1_reg[14]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n0/r_reg0_1_reg ";
  attribute srl_name of \r_reg0_1_reg[14]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n0/r_reg0_1_reg[14]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg0_1_reg[15]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n0/r_reg0_1_reg ";
  attribute srl_name of \r_reg0_1_reg[15]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n0/r_reg0_1_reg[15]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg0_1_reg[16]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n0/r_reg0_1_reg ";
  attribute srl_name of \r_reg0_1_reg[16]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n0/r_reg0_1_reg[16]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg0_1_reg[1]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n0/r_reg0_1_reg ";
  attribute srl_name of \r_reg0_1_reg[1]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n0/r_reg0_1_reg[1]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg0_1_reg[2]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n0/r_reg0_1_reg ";
  attribute srl_name of \r_reg0_1_reg[2]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n0/r_reg0_1_reg[2]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg0_1_reg[3]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n0/r_reg0_1_reg ";
  attribute srl_name of \r_reg0_1_reg[3]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n0/r_reg0_1_reg[3]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg0_1_reg[4]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n0/r_reg0_1_reg ";
  attribute srl_name of \r_reg0_1_reg[4]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n0/r_reg0_1_reg[4]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg0_1_reg[5]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n0/r_reg0_1_reg ";
  attribute srl_name of \r_reg0_1_reg[5]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n0/r_reg0_1_reg[5]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg0_1_reg[6]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n0/r_reg0_1_reg ";
  attribute srl_name of \r_reg0_1_reg[6]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n0/r_reg0_1_reg[6]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg0_1_reg[7]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n0/r_reg0_1_reg ";
  attribute srl_name of \r_reg0_1_reg[7]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n0/r_reg0_1_reg[7]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg0_1_reg[8]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n0/r_reg0_1_reg ";
  attribute srl_name of \r_reg0_1_reg[8]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n0/r_reg0_1_reg[8]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg0_1_reg[9]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n0/r_reg0_1_reg ";
  attribute srl_name of \r_reg0_1_reg[9]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n0/r_reg0_1_reg[9]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute SOFT_HLUTNM of r_reg0_2_reg_gate : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \r_reg0_2_reg_gate__0\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \r_reg0_2_reg_gate__1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \r_reg0_2_reg_gate__10\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \r_reg0_2_reg_gate__11\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \r_reg0_2_reg_gate__12\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \r_reg0_2_reg_gate__13\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \r_reg0_2_reg_gate__14\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \r_reg0_2_reg_gate__2\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \r_reg0_2_reg_gate__3\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \r_reg0_2_reg_gate__4\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \r_reg0_2_reg_gate__5\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \r_reg0_2_reg_gate__6\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \r_reg0_2_reg_gate__7\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \r_reg0_2_reg_gate__8\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \r_reg0_2_reg_gate__9\ : label is "soft_lutpair330";
  attribute srl_bus_name of \r_reg1_1_reg[0]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\ : label is "\inst/transpose_0/s3_n0/r_reg1_1_reg ";
  attribute srl_name of \r_reg1_1_reg[0]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\ : label is "\inst/transpose_0/s3_n0/r_reg1_1_reg[0]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r ";
  attribute srl_bus_name of \r_reg1_1_reg[10]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\ : label is "\inst/transpose_0/s3_n0/r_reg1_1_reg ";
  attribute srl_name of \r_reg1_1_reg[10]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\ : label is "\inst/transpose_0/s3_n0/r_reg1_1_reg[10]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r ";
  attribute srl_bus_name of \r_reg1_1_reg[11]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\ : label is "\inst/transpose_0/s3_n0/r_reg1_1_reg ";
  attribute srl_name of \r_reg1_1_reg[11]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\ : label is "\inst/transpose_0/s3_n0/r_reg1_1_reg[11]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r ";
  attribute srl_bus_name of \r_reg1_1_reg[12]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\ : label is "\inst/transpose_0/s3_n0/r_reg1_1_reg ";
  attribute srl_name of \r_reg1_1_reg[12]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\ : label is "\inst/transpose_0/s3_n0/r_reg1_1_reg[12]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r ";
  attribute srl_bus_name of \r_reg1_1_reg[13]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\ : label is "\inst/transpose_0/s3_n0/r_reg1_1_reg ";
  attribute srl_name of \r_reg1_1_reg[13]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\ : label is "\inst/transpose_0/s3_n0/r_reg1_1_reg[13]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r ";
  attribute srl_bus_name of \r_reg1_1_reg[14]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\ : label is "\inst/transpose_0/s3_n0/r_reg1_1_reg ";
  attribute srl_name of \r_reg1_1_reg[14]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\ : label is "\inst/transpose_0/s3_n0/r_reg1_1_reg[14]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r ";
  attribute srl_bus_name of \r_reg1_1_reg[15]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\ : label is "\inst/transpose_0/s3_n0/r_reg1_1_reg ";
  attribute srl_name of \r_reg1_1_reg[15]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\ : label is "\inst/transpose_0/s3_n0/r_reg1_1_reg[15]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r ";
  attribute srl_bus_name of \r_reg1_1_reg[16]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\ : label is "\inst/transpose_0/s3_n0/r_reg1_1_reg ";
  attribute srl_name of \r_reg1_1_reg[16]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\ : label is "\inst/transpose_0/s3_n0/r_reg1_1_reg[16]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r ";
  attribute srl_bus_name of \r_reg1_1_reg[1]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\ : label is "\inst/transpose_0/s3_n0/r_reg1_1_reg ";
  attribute srl_name of \r_reg1_1_reg[1]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\ : label is "\inst/transpose_0/s3_n0/r_reg1_1_reg[1]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r ";
  attribute srl_bus_name of \r_reg1_1_reg[2]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\ : label is "\inst/transpose_0/s3_n0/r_reg1_1_reg ";
  attribute srl_name of \r_reg1_1_reg[2]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\ : label is "\inst/transpose_0/s3_n0/r_reg1_1_reg[2]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r ";
  attribute srl_bus_name of \r_reg1_1_reg[3]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\ : label is "\inst/transpose_0/s3_n0/r_reg1_1_reg ";
  attribute srl_name of \r_reg1_1_reg[3]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\ : label is "\inst/transpose_0/s3_n0/r_reg1_1_reg[3]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r ";
  attribute srl_bus_name of \r_reg1_1_reg[4]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\ : label is "\inst/transpose_0/s3_n0/r_reg1_1_reg ";
  attribute srl_name of \r_reg1_1_reg[4]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\ : label is "\inst/transpose_0/s3_n0/r_reg1_1_reg[4]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r ";
  attribute srl_bus_name of \r_reg1_1_reg[5]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\ : label is "\inst/transpose_0/s3_n0/r_reg1_1_reg ";
  attribute srl_name of \r_reg1_1_reg[5]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\ : label is "\inst/transpose_0/s3_n0/r_reg1_1_reg[5]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r ";
  attribute srl_bus_name of \r_reg1_1_reg[6]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\ : label is "\inst/transpose_0/s3_n0/r_reg1_1_reg ";
  attribute srl_name of \r_reg1_1_reg[6]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\ : label is "\inst/transpose_0/s3_n0/r_reg1_1_reg[6]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r ";
  attribute srl_bus_name of \r_reg1_1_reg[7]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\ : label is "\inst/transpose_0/s3_n0/r_reg1_1_reg ";
  attribute srl_name of \r_reg1_1_reg[7]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\ : label is "\inst/transpose_0/s3_n0/r_reg1_1_reg[7]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r ";
  attribute srl_bus_name of \r_reg1_1_reg[8]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\ : label is "\inst/transpose_0/s3_n0/r_reg1_1_reg ";
  attribute srl_name of \r_reg1_1_reg[8]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\ : label is "\inst/transpose_0/s3_n0/r_reg1_1_reg[8]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r ";
  attribute srl_bus_name of \r_reg1_1_reg[9]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\ : label is "\inst/transpose_0/s3_n0/r_reg1_1_reg ";
  attribute srl_name of \r_reg1_1_reg[9]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\ : label is "\inst/transpose_0/s3_n0/r_reg1_1_reg[9]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r ";
  attribute SOFT_HLUTNM of r_reg1_2_reg_gate : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \r_reg1_2_reg_gate__0\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \r_reg1_2_reg_gate__1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \r_reg1_2_reg_gate__10\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \r_reg1_2_reg_gate__11\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \r_reg1_2_reg_gate__12\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \r_reg1_2_reg_gate__13\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \r_reg1_2_reg_gate__14\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \r_reg1_2_reg_gate__15\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \r_reg1_2_reg_gate__2\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \r_reg1_2_reg_gate__3\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \r_reg1_2_reg_gate__4\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \r_reg1_2_reg_gate__5\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \r_reg1_2_reg_gate__6\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \r_reg1_2_reg_gate__8\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \r_reg1_2_reg_gate__9\ : label is "soft_lutpair318";
begin
  r_o_enable_reg_0(0) <= \^r_o_enable_reg_0\(0);
  r_reg1_0_reg_r_0 <= \^r_reg1_0_reg_r_0\;
  r_reg1_2_reg_r_0 <= \^r_reg1_2_reg_r_0\;
\FSM_sequential_r_core_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBFAFAAAF0"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_4\,
      I1 => \FSM_sequential_r_core_state[0]_i_3_n_0\,
      I2 => \FSM_sequential_r_core_state_reg[0]_rep__5_2\,
      I3 => w_dct0_to_trans_axis_tvalid,
      I4 => \FSM_sequential_r_core_state_reg[0]_rep__5_3\,
      I5 => \FSM_sequential_r_core_state_reg[0]_rep__5_1\,
      O => \FSM_sequential_r_core_state_reg[0]_0\
    );
\FSM_sequential_r_core_state[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \w_s3_o_enable[0]_39\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      O => \FSM_sequential_r_core_state[0]_i_3_n_0\
    );
\FSM_sequential_r_core_state[0]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBFAFAAAF0"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_4\,
      I1 => \FSM_sequential_r_core_state[0]_i_3_n_0\,
      I2 => \FSM_sequential_r_core_state_reg[0]_rep__5_2\,
      I3 => w_dct0_to_trans_axis_tvalid,
      I4 => \FSM_sequential_r_core_state_reg[0]_rep__5_3\,
      I5 => \FSM_sequential_r_core_state_reg[0]_rep__5_1\,
      O => \FSM_sequential_r_core_state_reg[0]_1\
    );
\FSM_sequential_r_core_state[0]_rep_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBFAFAAAF0"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_4\,
      I1 => \FSM_sequential_r_core_state[0]_i_3_n_0\,
      I2 => \FSM_sequential_r_core_state_reg[0]_rep__5_2\,
      I3 => w_dct0_to_trans_axis_tvalid,
      I4 => \FSM_sequential_r_core_state_reg[0]_rep__5_3\,
      I5 => \FSM_sequential_r_core_state_reg[0]_rep__5_1\,
      O => \FSM_sequential_r_core_state_reg[0]_2\
    );
\FSM_sequential_r_core_state[0]_rep_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBFAFAAAF0"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_4\,
      I1 => \FSM_sequential_r_core_state[0]_i_3_n_0\,
      I2 => \FSM_sequential_r_core_state_reg[0]_rep__5_2\,
      I3 => w_dct0_to_trans_axis_tvalid,
      I4 => \FSM_sequential_r_core_state_reg[0]_rep__5_3\,
      I5 => \FSM_sequential_r_core_state_reg[0]_rep__5_1\,
      O => \FSM_sequential_r_core_state_reg[0]_3\
    );
\FSM_sequential_r_core_state[0]_rep_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBFAFAAAF0"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_4\,
      I1 => \FSM_sequential_r_core_state[0]_i_3_n_0\,
      I2 => \FSM_sequential_r_core_state_reg[0]_rep__5_2\,
      I3 => w_dct0_to_trans_axis_tvalid,
      I4 => \FSM_sequential_r_core_state_reg[0]_rep__5_3\,
      I5 => \FSM_sequential_r_core_state_reg[0]_rep__5_1\,
      O => \FSM_sequential_r_core_state_reg[0]_4\
    );
\FSM_sequential_r_core_state[0]_rep_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBFAFAAAF0"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_4\,
      I1 => \FSM_sequential_r_core_state[0]_i_3_n_0\,
      I2 => \FSM_sequential_r_core_state_reg[0]_rep__5_2\,
      I3 => w_dct0_to_trans_axis_tvalid,
      I4 => \FSM_sequential_r_core_state_reg[0]_rep__5_3\,
      I5 => \FSM_sequential_r_core_state_reg[0]_rep__5_1\,
      O => \FSM_sequential_r_core_state_reg[0]_5\
    );
\FSM_sequential_r_core_state[0]_rep_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBFAFAAAF0"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_4\,
      I1 => \FSM_sequential_r_core_state[0]_i_3_n_0\,
      I2 => \FSM_sequential_r_core_state_reg[0]_rep__5_2\,
      I3 => w_dct0_to_trans_axis_tvalid,
      I4 => \FSM_sequential_r_core_state_reg[0]_rep__5_3\,
      I5 => \FSM_sequential_r_core_state_reg[0]_rep__5_1\,
      O => \FSM_sequential_r_core_state_reg[0]_6\
    );
\FSM_sequential_r_core_state[0]_rep_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBFAFAAAF0"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_4\,
      I1 => \FSM_sequential_r_core_state[0]_i_3_n_0\,
      I2 => \FSM_sequential_r_core_state_reg[0]_rep__5_2\,
      I3 => w_dct0_to_trans_axis_tvalid,
      I4 => \FSM_sequential_r_core_state_reg[0]_rep__5_3\,
      I5 => \FSM_sequential_r_core_state_reg[0]_rep__5_1\,
      O => \FSM_sequential_r_core_state_reg[0]_7\
    );
\FSM_sequential_r_core_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABAAAAFBFBAA00"
    )
        port map (
      I0 => \FSM_sequential_r_core_state[1]_i_2_n_0\,
      I1 => \FSM_sequential_r_core_state_reg[1]_0\,
      I2 => \FSM_sequential_r_core_state_reg[0]_rep__5_2\,
      I3 => w_dct0_to_trans_axis_tvalid,
      I4 => \FSM_sequential_r_core_state_reg[0]_rep__5_3\,
      I5 => \FSM_sequential_r_core_state_reg[0]_rep__5_1\,
      O => \FSM_sequential_r_core_state_reg[0]\
    );
\FSM_sequential_r_core_state[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^r_o_enable_reg_0\(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      O => \FSM_sequential_r_core_state[1]_i_2_n_0\
    );
\FSM_sequential_r_core_state[1]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABAAAAFBFBAA00"
    )
        port map (
      I0 => \FSM_sequential_r_core_state[1]_i_2_n_0\,
      I1 => \FSM_sequential_r_core_state_reg[1]_0\,
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6\,
      I3 => w_dct0_to_trans_axis_tvalid,
      I4 => \FSM_sequential_r_core_state_reg[0]_rep__5_3\,
      I5 => \FSM_sequential_r_core_state_reg[0]_rep__5_1\,
      O => \FSM_sequential_r_core_state_reg[0]_rep__5\
    );
\FSM_sequential_r_core_state[1]_rep_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABAAAAFBFBAA00"
    )
        port map (
      I0 => \FSM_sequential_r_core_state[1]_i_2_n_0\,
      I1 => \FSM_sequential_r_core_state_reg[1]_0\,
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__0\,
      I3 => w_dct0_to_trans_axis_tvalid,
      I4 => \FSM_sequential_r_core_state_reg[0]_rep__5_3\,
      I5 => \FSM_sequential_r_core_state_reg[0]_rep__5_1\,
      O => \FSM_sequential_r_core_state_reg[0]_rep\
    );
\FSM_sequential_r_core_state[1]_rep_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABAAAAFBFBAA00"
    )
        port map (
      I0 => \FSM_sequential_r_core_state[1]_i_2_n_0\,
      I1 => \FSM_sequential_r_core_state_reg[1]_0\,
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1\,
      I3 => w_dct0_to_trans_axis_tvalid,
      I4 => \FSM_sequential_r_core_state_reg[0]_rep__5_3\,
      I5 => \FSM_sequential_r_core_state_reg[0]_rep__5_1\,
      O => \FSM_sequential_r_core_state_reg[0]_rep__0\
    );
\FSM_sequential_r_core_state[1]_rep_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABAAAAFBFBAA00"
    )
        port map (
      I0 => \FSM_sequential_r_core_state[1]_i_2_n_0\,
      I1 => \FSM_sequential_r_core_state_reg[1]_0\,
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2\,
      I3 => w_dct0_to_trans_axis_tvalid,
      I4 => \FSM_sequential_r_core_state_reg[0]_rep__5_3\,
      I5 => \FSM_sequential_r_core_state_reg[0]_rep__5_1\,
      O => \FSM_sequential_r_core_state_reg[0]_rep__1\
    );
\FSM_sequential_r_core_state[1]_rep_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABAAAAFBFBAA00"
    )
        port map (
      I0 => \FSM_sequential_r_core_state[1]_i_2_n_0\,
      I1 => \FSM_sequential_r_core_state_reg[1]_0\,
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3\,
      I3 => w_dct0_to_trans_axis_tvalid,
      I4 => \FSM_sequential_r_core_state_reg[0]_rep__5_3\,
      I5 => \FSM_sequential_r_core_state_reg[0]_rep__5_1\,
      O => \FSM_sequential_r_core_state_reg[0]_rep__2\
    );
\FSM_sequential_r_core_state[1]_rep_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABAAAAFBFBAA00"
    )
        port map (
      I0 => \FSM_sequential_r_core_state[1]_i_2_n_0\,
      I1 => \FSM_sequential_r_core_state_reg[1]_0\,
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4\,
      I3 => w_dct0_to_trans_axis_tvalid,
      I4 => \FSM_sequential_r_core_state_reg[0]_rep__5_3\,
      I5 => \FSM_sequential_r_core_state_reg[0]_rep__5_1\,
      O => \FSM_sequential_r_core_state_reg[0]_rep__3\
    );
\FSM_sequential_r_core_state[1]_rep_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABAAAAFBFBAA00"
    )
        port map (
      I0 => \FSM_sequential_r_core_state[1]_i_2_n_0\,
      I1 => \FSM_sequential_r_core_state_reg[1]_0\,
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5\,
      I3 => w_dct0_to_trans_axis_tvalid,
      I4 => \FSM_sequential_r_core_state_reg[0]_rep__5_3\,
      I5 => \FSM_sequential_r_core_state_reg[0]_rep__5_1\,
      O => \FSM_sequential_r_core_state_reg[0]_rep__4\
    );
\FSM_sequential_r_core_state[1]_rep_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABAAAAFBFBAA00"
    )
        port map (
      I0 => \FSM_sequential_r_core_state[1]_i_2_n_0\,
      I1 => \FSM_sequential_r_core_state_reg[1]_0\,
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6\,
      I3 => w_dct0_to_trans_axis_tvalid,
      I4 => \FSM_sequential_r_core_state_reg[0]_rep__5_3\,
      I5 => \FSM_sequential_r_core_state_reg[0]_rep__5_1\,
      O => \FSM_sequential_r_core_state_reg[0]_rep__5_0\
    );
path_switcher: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_path_switch_10
     port map (
      \r_output_coeffs_reg[4][7][0]\ => r_core_state_reg_n_0,
      \r_output_coeffs_reg[4][7][16]\(16 downto 0) => \r_output_coeffs_reg[4][7][16]\(16 downto 0),
      \r_reg0_1_reg[16]\(16 downto 0) => \r_reg0_1_reg[16]\(16 downto 0),
      r_reg1_3(16 downto 0) => r_reg1_3(16 downto 0),
      w_switch_out0_0(16 downto 0) => w_switch_out0_0(16 downto 0)
    );
r_core_state_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4AAA"
    )
        port map (
      I0 => r_core_state_reg_n_0,
      I1 => \w_s2_o_enable[0]_32\,
      I2 => \r_state_duration_reg_n_0_[1]\,
      I3 => \r_state_duration_reg_n_0_[0]\,
      O => r_core_state
    );
r_core_state_reg: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_core_state,
      Q => r_core_state_reg_n_0,
      R => \r_reg0_3_reg[0]_0\
    );
\r_next_output_col[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444FFF4F4F400"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_3\,
      I1 => \FSM_sequential_r_core_state[0]_i_3_n_0\,
      I2 => \r_next_output_col_reg[0]\,
      I3 => \FSM_sequential_r_core_state_reg[0]_rep__5_1\,
      I4 => r_o_axis_TLAST,
      I5 => \r_next_output_col_reg[0]_0\,
      O => \FSM_sequential_r_core_state_reg[1]\
    );
\r_o_axis_TDATA[16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888888888888888"
    )
        port map (
      I0 => \r_o_axis_TDATA_reg[0]\,
      I1 => \r_o_axis_TDATA_reg[0]_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \^r_o_enable_reg_0\(0),
      O => E(0)
    );
\r_o_enable_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF4000"
    )
        port map (
      I0 => r_core_state_reg_n_0,
      I1 => \w_s2_o_enable[0]_32\,
      I2 => \r_state_duration_reg_n_0_[1]\,
      I3 => \r_state_duration_reg_n_0_[0]\,
      I4 => \w_s3_o_enable[0]_39\,
      O => \r_o_enable_i_1__7_n_0\
    );
r_o_enable_reg: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_o_enable_i_1__7_n_0\,
      Q => \w_s3_o_enable[0]_39\,
      R => \r_reg0_3_reg[0]_0\
    );
\r_out_num_shifts[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \w_s3_o_enable[0]_39\,
      I1 => \FSM_sequential_r_core_state_reg[0]_rep__5_1\,
      O => \^r_o_enable_reg_0\(0)
    );
\r_reg0_1_reg[0]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0_0(0),
      Q => \r_reg0_1_reg[0]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg0_1_reg[10]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0_0(10),
      Q => \r_reg0_1_reg[10]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg0_1_reg[11]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0_0(11),
      Q => \r_reg0_1_reg[11]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg0_1_reg[12]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0_0(12),
      Q => \r_reg0_1_reg[12]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg0_1_reg[13]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0_0(13),
      Q => \r_reg0_1_reg[13]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg0_1_reg[14]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0_0(14),
      Q => \r_reg0_1_reg[14]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg0_1_reg[15]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0_0(15),
      Q => \r_reg0_1_reg[15]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg0_1_reg[16]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0_0(16),
      Q => \r_reg0_1_reg[16]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg0_1_reg[1]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0_0(1),
      Q => \r_reg0_1_reg[1]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg0_1_reg[2]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0_0(2),
      Q => \r_reg0_1_reg[2]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg0_1_reg[3]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0_0(3),
      Q => \r_reg0_1_reg[3]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg0_1_reg[4]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0_0(4),
      Q => \r_reg0_1_reg[4]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg0_1_reg[5]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0_0(5),
      Q => \r_reg0_1_reg[5]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg0_1_reg[6]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0_0(6),
      Q => \r_reg0_1_reg[6]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg0_1_reg[7]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0_0(7),
      Q => \r_reg0_1_reg[7]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg0_1_reg[8]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0_0(8),
      Q => \r_reg0_1_reg[8]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg0_1_reg[9]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0_0(9),
      Q => \r_reg0_1_reg[9]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg0_2_reg[0]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_1_reg[0]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg0_2_reg[0]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg0_2_reg[10]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_1_reg[10]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg0_2_reg[10]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg0_2_reg[11]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_1_reg[11]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg0_2_reg[11]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg0_2_reg[12]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_1_reg[12]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg0_2_reg[12]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg0_2_reg[13]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_1_reg[13]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg0_2_reg[13]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg0_2_reg[14]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_1_reg[14]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg0_2_reg[14]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg0_2_reg[15]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_1_reg[15]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg0_2_reg[15]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg0_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_1_reg[16]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg0_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg0_2_reg[1]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_1_reg[1]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg0_2_reg[1]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg0_2_reg[2]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_1_reg[2]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg0_2_reg[2]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg0_2_reg[3]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_1_reg[3]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg0_2_reg[3]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg0_2_reg[4]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_1_reg[4]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg0_2_reg[4]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg0_2_reg[5]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_1_reg[5]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg0_2_reg[5]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg0_2_reg[6]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_1_reg[6]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg0_2_reg[6]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg0_2_reg[7]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_1_reg[7]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg0_2_reg[7]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg0_2_reg[8]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_1_reg[8]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg0_2_reg[8]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg0_2_reg[9]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_1_reg[9]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg0_2_reg[9]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
r_reg0_2_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg0_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \^r_reg1_0_reg_r_0\,
      O => r_reg0_2_reg_gate_n_0
    );
\r_reg0_2_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg0_2_reg[15]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \^r_reg1_0_reg_r_0\,
      O => \r_reg0_2_reg_gate__0_n_0\
    );
\r_reg0_2_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg0_2_reg[14]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \^r_reg1_0_reg_r_0\,
      O => \r_reg0_2_reg_gate__1_n_0\
    );
\r_reg0_2_reg_gate__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg0_2_reg[5]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \^r_reg1_0_reg_r_0\,
      O => \r_reg0_2_reg_gate__10_n_0\
    );
\r_reg0_2_reg_gate__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg0_2_reg[4]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \^r_reg1_0_reg_r_0\,
      O => \r_reg0_2_reg_gate__11_n_0\
    );
\r_reg0_2_reg_gate__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg0_2_reg[3]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \^r_reg1_0_reg_r_0\,
      O => \r_reg0_2_reg_gate__12_n_0\
    );
\r_reg0_2_reg_gate__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg0_2_reg[2]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \^r_reg1_0_reg_r_0\,
      O => \r_reg0_2_reg_gate__13_n_0\
    );
\r_reg0_2_reg_gate__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg0_2_reg[1]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \^r_reg1_0_reg_r_0\,
      O => \r_reg0_2_reg_gate__14_n_0\
    );
\r_reg0_2_reg_gate__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg0_2_reg[0]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \^r_reg1_0_reg_r_0\,
      O => \r_reg0_2_reg_gate__15_n_0\
    );
\r_reg0_2_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg0_2_reg[13]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \^r_reg1_0_reg_r_0\,
      O => \r_reg0_2_reg_gate__2_n_0\
    );
\r_reg0_2_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg0_2_reg[12]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \^r_reg1_0_reg_r_0\,
      O => \r_reg0_2_reg_gate__3_n_0\
    );
\r_reg0_2_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg0_2_reg[11]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \^r_reg1_0_reg_r_0\,
      O => \r_reg0_2_reg_gate__4_n_0\
    );
\r_reg0_2_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg0_2_reg[10]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \^r_reg1_0_reg_r_0\,
      O => \r_reg0_2_reg_gate__5_n_0\
    );
\r_reg0_2_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg0_2_reg[9]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \^r_reg1_0_reg_r_0\,
      O => \r_reg0_2_reg_gate__6_n_0\
    );
\r_reg0_2_reg_gate__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg0_2_reg[8]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \^r_reg1_0_reg_r_0\,
      O => \r_reg0_2_reg_gate__7_n_0\
    );
\r_reg0_2_reg_gate__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg0_2_reg[7]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \^r_reg1_0_reg_r_0\,
      O => \r_reg0_2_reg_gate__8_n_0\
    );
\r_reg0_2_reg_gate__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg0_2_reg[6]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \^r_reg1_0_reg_r_0\,
      O => \r_reg0_2_reg_gate__9_n_0\
    );
\r_reg0_3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_2_reg_gate__15_n_0\,
      Q => D(0),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg0_3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_2_reg_gate__5_n_0\,
      Q => D(10),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg0_3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_2_reg_gate__4_n_0\,
      Q => D(11),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg0_3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_2_reg_gate__3_n_0\,
      Q => D(12),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg0_3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_2_reg_gate__2_n_0\,
      Q => D(13),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg0_3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_2_reg_gate__1_n_0\,
      Q => D(14),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg0_3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_2_reg_gate__0_n_0\,
      Q => D(15),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg0_3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg0_2_reg_gate_n_0,
      Q => D(16),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg0_3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_2_reg_gate__14_n_0\,
      Q => D(1),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg0_3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_2_reg_gate__13_n_0\,
      Q => D(2),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg0_3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_2_reg_gate__12_n_0\,
      Q => D(3),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg0_3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_2_reg_gate__11_n_0\,
      Q => D(4),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg0_3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_2_reg_gate__10_n_0\,
      Q => D(5),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg0_3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_2_reg_gate__9_n_0\,
      Q => D(6),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg0_3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_2_reg_gate__8_n_0\,
      Q => D(7),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg0_3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_2_reg_gate__7_n_0\,
      Q => D(8),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg0_3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_2_reg_gate__6_n_0\,
      Q => D(9),
      R => \r_reg0_3_reg[0]_0\
    );
r_reg1_0_reg_r: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg1_0_reg_r_1,
      Q => \^r_reg1_0_reg_r_0\,
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg1_1_reg[0]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0(0),
      Q => \r_reg1_1_reg[0]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\
    );
\r_reg1_1_reg[10]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0(10),
      Q => \r_reg1_1_reg[10]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\
    );
\r_reg1_1_reg[11]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0(11),
      Q => \r_reg1_1_reg[11]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\
    );
\r_reg1_1_reg[12]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0(12),
      Q => \r_reg1_1_reg[12]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\
    );
\r_reg1_1_reg[13]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0(13),
      Q => \r_reg1_1_reg[13]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\
    );
\r_reg1_1_reg[14]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0(14),
      Q => \r_reg1_1_reg[14]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\
    );
\r_reg1_1_reg[15]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0(15),
      Q => \r_reg1_1_reg[15]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\
    );
\r_reg1_1_reg[16]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0(16),
      Q => \r_reg1_1_reg[16]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\
    );
\r_reg1_1_reg[1]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0(1),
      Q => \r_reg1_1_reg[1]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\
    );
\r_reg1_1_reg[2]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0(2),
      Q => \r_reg1_1_reg[2]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\
    );
\r_reg1_1_reg[3]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0(3),
      Q => \r_reg1_1_reg[3]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\
    );
\r_reg1_1_reg[4]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0(4),
      Q => \r_reg1_1_reg[4]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\
    );
\r_reg1_1_reg[5]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0(5),
      Q => \r_reg1_1_reg[5]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\
    );
\r_reg1_1_reg[6]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0(6),
      Q => \r_reg1_1_reg[6]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\
    );
\r_reg1_1_reg[7]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0(7),
      Q => \r_reg1_1_reg[7]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\
    );
\r_reg1_1_reg[8]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0(8),
      Q => \r_reg1_1_reg[8]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\
    );
\r_reg1_1_reg[9]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0(9),
      Q => \r_reg1_1_reg[9]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\
    );
r_reg1_1_reg_r: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \^r_reg1_0_reg_r_0\,
      Q => r_reg1_1_reg_r_n_0,
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg1_2_reg[0]_inst_transpose_0_s3_n0_r_reg1_2_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_1_reg[0]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\,
      Q => \r_reg1_2_reg[0]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\,
      R => '0'
    );
\r_reg1_2_reg[10]_inst_transpose_0_s3_n0_r_reg1_2_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_1_reg[10]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\,
      Q => \r_reg1_2_reg[10]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\,
      R => '0'
    );
\r_reg1_2_reg[11]_inst_transpose_0_s3_n0_r_reg1_2_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_1_reg[11]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\,
      Q => \r_reg1_2_reg[11]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\,
      R => '0'
    );
\r_reg1_2_reg[12]_inst_transpose_0_s3_n0_r_reg1_2_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_1_reg[12]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\,
      Q => \r_reg1_2_reg[12]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\,
      R => '0'
    );
\r_reg1_2_reg[13]_inst_transpose_0_s3_n0_r_reg1_2_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_1_reg[13]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\,
      Q => \r_reg1_2_reg[13]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\,
      R => '0'
    );
\r_reg1_2_reg[14]_inst_transpose_0_s3_n0_r_reg1_2_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_1_reg[14]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\,
      Q => \r_reg1_2_reg[14]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\,
      R => '0'
    );
\r_reg1_2_reg[15]_inst_transpose_0_s3_n0_r_reg1_2_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_1_reg[15]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\,
      Q => \r_reg1_2_reg[15]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\,
      R => '0'
    );
\r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_2_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_1_reg[16]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\,
      Q => \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\,
      R => '0'
    );
\r_reg1_2_reg[1]_inst_transpose_0_s3_n0_r_reg1_2_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_1_reg[1]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\,
      Q => \r_reg1_2_reg[1]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\,
      R => '0'
    );
\r_reg1_2_reg[2]_inst_transpose_0_s3_n0_r_reg1_2_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_1_reg[2]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\,
      Q => \r_reg1_2_reg[2]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\,
      R => '0'
    );
\r_reg1_2_reg[3]_inst_transpose_0_s3_n0_r_reg1_2_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_1_reg[3]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\,
      Q => \r_reg1_2_reg[3]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\,
      R => '0'
    );
\r_reg1_2_reg[4]_inst_transpose_0_s3_n0_r_reg1_2_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_1_reg[4]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\,
      Q => \r_reg1_2_reg[4]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\,
      R => '0'
    );
\r_reg1_2_reg[5]_inst_transpose_0_s3_n0_r_reg1_2_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_1_reg[5]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\,
      Q => \r_reg1_2_reg[5]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\,
      R => '0'
    );
\r_reg1_2_reg[6]_inst_transpose_0_s3_n0_r_reg1_2_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_1_reg[6]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\,
      Q => \r_reg1_2_reg[6]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\,
      R => '0'
    );
\r_reg1_2_reg[7]_inst_transpose_0_s3_n0_r_reg1_2_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_1_reg[7]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\,
      Q => \r_reg1_2_reg[7]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\,
      R => '0'
    );
\r_reg1_2_reg[8]_inst_transpose_0_s3_n0_r_reg1_2_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_1_reg[8]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\,
      Q => \r_reg1_2_reg[8]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\,
      R => '0'
    );
\r_reg1_2_reg[9]_inst_transpose_0_s3_n0_r_reg1_2_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_1_reg[9]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\,
      Q => \r_reg1_2_reg[9]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\,
      R => '0'
    );
r_reg1_2_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\,
      I1 => \^r_reg1_2_reg_r_0\,
      O => r_reg1_2_reg_gate_n_0
    );
\r_reg1_2_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg1_2_reg[15]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\,
      I1 => \^r_reg1_2_reg_r_0\,
      O => \r_reg1_2_reg_gate__0_n_0\
    );
\r_reg1_2_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg1_2_reg[14]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\,
      I1 => \^r_reg1_2_reg_r_0\,
      O => \r_reg1_2_reg_gate__1_n_0\
    );
\r_reg1_2_reg_gate__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg1_2_reg[5]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\,
      I1 => \^r_reg1_2_reg_r_0\,
      O => \r_reg1_2_reg_gate__10_n_0\
    );
\r_reg1_2_reg_gate__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg1_2_reg[4]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\,
      I1 => \^r_reg1_2_reg_r_0\,
      O => \r_reg1_2_reg_gate__11_n_0\
    );
\r_reg1_2_reg_gate__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg1_2_reg[3]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\,
      I1 => \^r_reg1_2_reg_r_0\,
      O => \r_reg1_2_reg_gate__12_n_0\
    );
\r_reg1_2_reg_gate__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg1_2_reg[2]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\,
      I1 => \^r_reg1_2_reg_r_0\,
      O => \r_reg1_2_reg_gate__13_n_0\
    );
\r_reg1_2_reg_gate__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg1_2_reg[1]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\,
      I1 => \^r_reg1_2_reg_r_0\,
      O => \r_reg1_2_reg_gate__14_n_0\
    );
\r_reg1_2_reg_gate__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg1_2_reg[0]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\,
      I1 => \^r_reg1_2_reg_r_0\,
      O => \r_reg1_2_reg_gate__15_n_0\
    );
\r_reg1_2_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg1_2_reg[13]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\,
      I1 => \^r_reg1_2_reg_r_0\,
      O => \r_reg1_2_reg_gate__2_n_0\
    );
\r_reg1_2_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg1_2_reg[12]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\,
      I1 => \^r_reg1_2_reg_r_0\,
      O => \r_reg1_2_reg_gate__3_n_0\
    );
\r_reg1_2_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg1_2_reg[11]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\,
      I1 => \^r_reg1_2_reg_r_0\,
      O => \r_reg1_2_reg_gate__4_n_0\
    );
\r_reg1_2_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg1_2_reg[10]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\,
      I1 => \^r_reg1_2_reg_r_0\,
      O => \r_reg1_2_reg_gate__5_n_0\
    );
\r_reg1_2_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg1_2_reg[9]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\,
      I1 => \^r_reg1_2_reg_r_0\,
      O => \r_reg1_2_reg_gate__6_n_0\
    );
\r_reg1_2_reg_gate__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg1_2_reg[8]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\,
      I1 => \^r_reg1_2_reg_r_0\,
      O => \r_reg1_2_reg_gate__7_n_0\
    );
\r_reg1_2_reg_gate__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg1_2_reg[7]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\,
      I1 => \^r_reg1_2_reg_r_0\,
      O => \r_reg1_2_reg_gate__8_n_0\
    );
\r_reg1_2_reg_gate__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg1_2_reg[6]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\,
      I1 => \^r_reg1_2_reg_r_0\,
      O => \r_reg1_2_reg_gate__9_n_0\
    );
r_reg1_2_reg_r: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg1_1_reg_r_n_0,
      Q => \^r_reg1_2_reg_r_0\,
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg1_3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_2_reg_gate__15_n_0\,
      Q => r_reg1_3(0),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg1_3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_2_reg_gate__5_n_0\,
      Q => r_reg1_3(10),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg1_3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_2_reg_gate__4_n_0\,
      Q => r_reg1_3(11),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg1_3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_2_reg_gate__3_n_0\,
      Q => r_reg1_3(12),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg1_3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_2_reg_gate__2_n_0\,
      Q => r_reg1_3(13),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg1_3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_2_reg_gate__1_n_0\,
      Q => r_reg1_3(14),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg1_3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_2_reg_gate__0_n_0\,
      Q => r_reg1_3(15),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg1_3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg1_2_reg_gate_n_0,
      Q => r_reg1_3(16),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg1_3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_2_reg_gate__14_n_0\,
      Q => r_reg1_3(1),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg1_3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_2_reg_gate__13_n_0\,
      Q => r_reg1_3(2),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg1_3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_2_reg_gate__12_n_0\,
      Q => r_reg1_3(3),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg1_3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_2_reg_gate__11_n_0\,
      Q => r_reg1_3(4),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg1_3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_2_reg_gate__10_n_0\,
      Q => r_reg1_3(5),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg1_3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_2_reg_gate__9_n_0\,
      Q => r_reg1_3(6),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg1_3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_2_reg_gate__8_n_0\,
      Q => r_reg1_3(7),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg1_3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_2_reg_gate__7_n_0\,
      Q => r_reg1_3(8),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg1_3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_2_reg_gate__6_n_0\,
      Q => r_reg1_3(9),
      R => \r_reg0_3_reg[0]_0\
    );
\r_state_duration[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0A0A08"
    )
        port map (
      I0 => i_aresetn,
      I1 => \w_s3_o_enable[0]_39\,
      I2 => \r_state_duration_reg_n_0_[0]\,
      I3 => \w_s2_o_enable[0]_32\,
      I4 => r_core_state_reg_n_0,
      O => \r_state_duration[0]_i_1_n_0\
    );
\r_state_duration[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AA00AA00AA00880"
    )
        port map (
      I0 => i_aresetn,
      I1 => \w_s3_o_enable[0]_39\,
      I2 => \r_state_duration_reg_n_0_[0]\,
      I3 => \r_state_duration_reg_n_0_[1]\,
      I4 => \w_s2_o_enable[0]_32\,
      I5 => r_core_state_reg_n_0,
      O => \r_state_duration[1]_i_1_n_0\
    );
\r_state_duration_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_state_duration[0]_i_1_n_0\,
      Q => \r_state_duration_reg_n_0_[0]\,
      R => '0'
    );
\r_state_duration_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_state_duration[1]_i_1_n_0\,
      Q => \r_state_duration_reg_n_0_[1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_transpose_stage_three_7 is
  port (
    D : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \r_reg0_1_reg[16]\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    w_switch_out0 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    i_clk : in STD_LOGIC;
    \r_reg1_3_reg[16]_0\ : in STD_LOGIC;
    \r_reg0_3_reg[0]_0\ : in STD_LOGIC;
    \r_reg0_3_reg[16]_0\ : in STD_LOGIC;
    i_aresetn : in STD_LOGIC;
    \w_s2_o_enable[1]_34\ : in STD_LOGIC;
    \r_output_coeffs_reg[5][7][16]\ : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_transpose_stage_three_7 : entity is "transpose_stage_three";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_transpose_stage_three_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_transpose_stage_three_7 is
  signal r_core_state : STD_LOGIC;
  signal r_core_state_reg_n_0 : STD_LOGIC;
  signal \r_o_enable_i_1__8_n_0\ : STD_LOGIC;
  signal r_o_enable_reg_n_0 : STD_LOGIC;
  signal \r_reg0_1_reg[0]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_1_reg[10]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_1_reg[11]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_1_reg[12]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_1_reg[13]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_1_reg[14]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_1_reg[15]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_1_reg[16]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_1_reg[1]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_1_reg[2]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_1_reg[3]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_1_reg[4]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_1_reg[5]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_1_reg[6]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_1_reg[7]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_1_reg[8]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_1_reg[9]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg[0]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg[10]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg[11]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg[12]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg[13]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg[14]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg[15]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg[1]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg[2]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg[3]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg[4]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg[5]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg[6]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg[7]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg[8]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg[9]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg_gate__0_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg_gate__10_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg_gate__11_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg_gate__12_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg_gate__13_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg_gate__14_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg_gate__15_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg_gate__1_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg_gate__2_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg_gate__3_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg_gate__4_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg_gate__5_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg_gate__6_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg_gate__7_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg_gate__8_n_0\ : STD_LOGIC;
  signal \r_reg0_2_reg_gate__9_n_0\ : STD_LOGIC;
  signal r_reg0_2_reg_gate_n_0 : STD_LOGIC;
  signal \r_reg1_1_reg[0]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_1_reg[10]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_1_reg[11]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_1_reg[12]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_1_reg[13]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_1_reg[14]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_1_reg[15]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_1_reg[16]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_1_reg[1]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_1_reg[2]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_1_reg[3]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_1_reg[4]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_1_reg[5]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_1_reg[6]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_1_reg[7]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_1_reg[8]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_1_reg[9]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg[0]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg[10]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg[11]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg[12]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg[13]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg[14]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg[15]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg[1]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg[2]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg[3]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg[4]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg[5]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg[6]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg[7]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg[8]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg[9]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg_gate__0_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg_gate__10_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg_gate__11_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg_gate__12_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg_gate__13_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg_gate__14_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg_gate__15_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg_gate__1_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg_gate__2_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg_gate__3_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg_gate__4_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg_gate__5_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg_gate__6_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg_gate__7_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg_gate__8_n_0\ : STD_LOGIC;
  signal \r_reg1_2_reg_gate__9_n_0\ : STD_LOGIC;
  signal r_reg1_2_reg_gate_n_0 : STD_LOGIC;
  signal r_reg1_3 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_state_duration[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_state_duration[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_state_duration_reg_n_0_[0]\ : STD_LOGIC;
  signal \r_state_duration_reg_n_0_[1]\ : STD_LOGIC;
  signal w_switch_out0_0 : STD_LOGIC_VECTOR ( 16 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \r_core_state_i_1__0\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \r_o_enable_i_1__8\ : label is "soft_lutpair350";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \r_reg0_1_reg[0]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n1/r_reg0_1_reg ";
  attribute srl_name : string;
  attribute srl_name of \r_reg0_1_reg[0]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n1/r_reg0_1_reg[0]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg0_1_reg[10]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n1/r_reg0_1_reg ";
  attribute srl_name of \r_reg0_1_reg[10]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n1/r_reg0_1_reg[10]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg0_1_reg[11]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n1/r_reg0_1_reg ";
  attribute srl_name of \r_reg0_1_reg[11]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n1/r_reg0_1_reg[11]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg0_1_reg[12]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n1/r_reg0_1_reg ";
  attribute srl_name of \r_reg0_1_reg[12]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n1/r_reg0_1_reg[12]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg0_1_reg[13]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n1/r_reg0_1_reg ";
  attribute srl_name of \r_reg0_1_reg[13]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n1/r_reg0_1_reg[13]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg0_1_reg[14]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n1/r_reg0_1_reg ";
  attribute srl_name of \r_reg0_1_reg[14]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n1/r_reg0_1_reg[14]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg0_1_reg[15]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n1/r_reg0_1_reg ";
  attribute srl_name of \r_reg0_1_reg[15]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n1/r_reg0_1_reg[15]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg0_1_reg[16]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n1/r_reg0_1_reg ";
  attribute srl_name of \r_reg0_1_reg[16]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n1/r_reg0_1_reg[16]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg0_1_reg[1]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n1/r_reg0_1_reg ";
  attribute srl_name of \r_reg0_1_reg[1]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n1/r_reg0_1_reg[1]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg0_1_reg[2]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n1/r_reg0_1_reg ";
  attribute srl_name of \r_reg0_1_reg[2]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n1/r_reg0_1_reg[2]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg0_1_reg[3]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n1/r_reg0_1_reg ";
  attribute srl_name of \r_reg0_1_reg[3]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n1/r_reg0_1_reg[3]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg0_1_reg[4]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n1/r_reg0_1_reg ";
  attribute srl_name of \r_reg0_1_reg[4]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n1/r_reg0_1_reg[4]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg0_1_reg[5]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n1/r_reg0_1_reg ";
  attribute srl_name of \r_reg0_1_reg[5]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n1/r_reg0_1_reg[5]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg0_1_reg[6]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n1/r_reg0_1_reg ";
  attribute srl_name of \r_reg0_1_reg[6]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n1/r_reg0_1_reg[6]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg0_1_reg[7]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n1/r_reg0_1_reg ";
  attribute srl_name of \r_reg0_1_reg[7]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n1/r_reg0_1_reg[7]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg0_1_reg[8]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n1/r_reg0_1_reg ";
  attribute srl_name of \r_reg0_1_reg[8]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n1/r_reg0_1_reg[8]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute srl_bus_name of \r_reg0_1_reg[9]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n1/r_reg0_1_reg ";
  attribute srl_name of \r_reg0_1_reg[9]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\ : label is "\inst/transpose_0/s3_n1/r_reg0_1_reg[9]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r ";
  attribute SOFT_HLUTNM of r_reg0_2_reg_gate : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \r_reg0_2_reg_gate__0\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \r_reg0_2_reg_gate__1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \r_reg0_2_reg_gate__10\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \r_reg0_2_reg_gate__11\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \r_reg0_2_reg_gate__12\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \r_reg0_2_reg_gate__13\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \r_reg0_2_reg_gate__14\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \r_reg0_2_reg_gate__2\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \r_reg0_2_reg_gate__3\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \r_reg0_2_reg_gate__4\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \r_reg0_2_reg_gate__5\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \r_reg0_2_reg_gate__6\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \r_reg0_2_reg_gate__7\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \r_reg0_2_reg_gate__8\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \r_reg0_2_reg_gate__9\ : label is "soft_lutpair364";
  attribute srl_bus_name of \r_reg1_1_reg[0]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\ : label is "\inst/transpose_0/s3_n1/r_reg1_1_reg ";
  attribute srl_name of \r_reg1_1_reg[0]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\ : label is "\inst/transpose_0/s3_n1/r_reg1_1_reg[0]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r ";
  attribute srl_bus_name of \r_reg1_1_reg[10]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\ : label is "\inst/transpose_0/s3_n1/r_reg1_1_reg ";
  attribute srl_name of \r_reg1_1_reg[10]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\ : label is "\inst/transpose_0/s3_n1/r_reg1_1_reg[10]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r ";
  attribute srl_bus_name of \r_reg1_1_reg[11]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\ : label is "\inst/transpose_0/s3_n1/r_reg1_1_reg ";
  attribute srl_name of \r_reg1_1_reg[11]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\ : label is "\inst/transpose_0/s3_n1/r_reg1_1_reg[11]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r ";
  attribute srl_bus_name of \r_reg1_1_reg[12]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\ : label is "\inst/transpose_0/s3_n1/r_reg1_1_reg ";
  attribute srl_name of \r_reg1_1_reg[12]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\ : label is "\inst/transpose_0/s3_n1/r_reg1_1_reg[12]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r ";
  attribute srl_bus_name of \r_reg1_1_reg[13]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\ : label is "\inst/transpose_0/s3_n1/r_reg1_1_reg ";
  attribute srl_name of \r_reg1_1_reg[13]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\ : label is "\inst/transpose_0/s3_n1/r_reg1_1_reg[13]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r ";
  attribute srl_bus_name of \r_reg1_1_reg[14]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\ : label is "\inst/transpose_0/s3_n1/r_reg1_1_reg ";
  attribute srl_name of \r_reg1_1_reg[14]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\ : label is "\inst/transpose_0/s3_n1/r_reg1_1_reg[14]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r ";
  attribute srl_bus_name of \r_reg1_1_reg[15]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\ : label is "\inst/transpose_0/s3_n1/r_reg1_1_reg ";
  attribute srl_name of \r_reg1_1_reg[15]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\ : label is "\inst/transpose_0/s3_n1/r_reg1_1_reg[15]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r ";
  attribute srl_bus_name of \r_reg1_1_reg[16]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\ : label is "\inst/transpose_0/s3_n1/r_reg1_1_reg ";
  attribute srl_name of \r_reg1_1_reg[16]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\ : label is "\inst/transpose_0/s3_n1/r_reg1_1_reg[16]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r ";
  attribute srl_bus_name of \r_reg1_1_reg[1]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\ : label is "\inst/transpose_0/s3_n1/r_reg1_1_reg ";
  attribute srl_name of \r_reg1_1_reg[1]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\ : label is "\inst/transpose_0/s3_n1/r_reg1_1_reg[1]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r ";
  attribute srl_bus_name of \r_reg1_1_reg[2]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\ : label is "\inst/transpose_0/s3_n1/r_reg1_1_reg ";
  attribute srl_name of \r_reg1_1_reg[2]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\ : label is "\inst/transpose_0/s3_n1/r_reg1_1_reg[2]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r ";
  attribute srl_bus_name of \r_reg1_1_reg[3]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\ : label is "\inst/transpose_0/s3_n1/r_reg1_1_reg ";
  attribute srl_name of \r_reg1_1_reg[3]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\ : label is "\inst/transpose_0/s3_n1/r_reg1_1_reg[3]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r ";
  attribute srl_bus_name of \r_reg1_1_reg[4]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\ : label is "\inst/transpose_0/s3_n1/r_reg1_1_reg ";
  attribute srl_name of \r_reg1_1_reg[4]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\ : label is "\inst/transpose_0/s3_n1/r_reg1_1_reg[4]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r ";
  attribute srl_bus_name of \r_reg1_1_reg[5]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\ : label is "\inst/transpose_0/s3_n1/r_reg1_1_reg ";
  attribute srl_name of \r_reg1_1_reg[5]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\ : label is "\inst/transpose_0/s3_n1/r_reg1_1_reg[5]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r ";
  attribute srl_bus_name of \r_reg1_1_reg[6]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\ : label is "\inst/transpose_0/s3_n1/r_reg1_1_reg ";
  attribute srl_name of \r_reg1_1_reg[6]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\ : label is "\inst/transpose_0/s3_n1/r_reg1_1_reg[6]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r ";
  attribute srl_bus_name of \r_reg1_1_reg[7]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\ : label is "\inst/transpose_0/s3_n1/r_reg1_1_reg ";
  attribute srl_name of \r_reg1_1_reg[7]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\ : label is "\inst/transpose_0/s3_n1/r_reg1_1_reg[7]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r ";
  attribute srl_bus_name of \r_reg1_1_reg[8]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\ : label is "\inst/transpose_0/s3_n1/r_reg1_1_reg ";
  attribute srl_name of \r_reg1_1_reg[8]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\ : label is "\inst/transpose_0/s3_n1/r_reg1_1_reg[8]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r ";
  attribute srl_bus_name of \r_reg1_1_reg[9]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\ : label is "\inst/transpose_0/s3_n1/r_reg1_1_reg ";
  attribute srl_name of \r_reg1_1_reg[9]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\ : label is "\inst/transpose_0/s3_n1/r_reg1_1_reg[9]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r ";
  attribute SOFT_HLUTNM of r_reg1_2_reg_gate : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \r_reg1_2_reg_gate__0\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \r_reg1_2_reg_gate__1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \r_reg1_2_reg_gate__10\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \r_reg1_2_reg_gate__11\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \r_reg1_2_reg_gate__12\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \r_reg1_2_reg_gate__13\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \r_reg1_2_reg_gate__14\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \r_reg1_2_reg_gate__2\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \r_reg1_2_reg_gate__3\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \r_reg1_2_reg_gate__4\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \r_reg1_2_reg_gate__5\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \r_reg1_2_reg_gate__6\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \r_reg1_2_reg_gate__7\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \r_reg1_2_reg_gate__8\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \r_reg1_2_reg_gate__9\ : label is "soft_lutpair356";
begin
path_switcher: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_path_switch
     port map (
      \r_output_coeffs_reg[5][7][0]\ => r_core_state_reg_n_0,
      \r_output_coeffs_reg[5][7][16]\(16 downto 0) => \r_output_coeffs_reg[5][7][16]\(16 downto 0),
      \r_reg0_1_reg[16]\(16 downto 0) => \r_reg0_1_reg[16]\(16 downto 0),
      r_reg1_3(16 downto 0) => r_reg1_3(16 downto 0),
      w_switch_out0_0(16 downto 0) => w_switch_out0_0(16 downto 0)
    );
\r_core_state_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4AAA"
    )
        port map (
      I0 => r_core_state_reg_n_0,
      I1 => \w_s2_o_enable[1]_34\,
      I2 => \r_state_duration_reg_n_0_[1]\,
      I3 => \r_state_duration_reg_n_0_[0]\,
      O => r_core_state
    );
r_core_state_reg: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_core_state,
      Q => r_core_state_reg_n_0,
      R => \r_reg0_3_reg[0]_0\
    );
\r_o_enable_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF4000"
    )
        port map (
      I0 => r_core_state_reg_n_0,
      I1 => \w_s2_o_enable[1]_34\,
      I2 => \r_state_duration_reg_n_0_[1]\,
      I3 => \r_state_duration_reg_n_0_[0]\,
      I4 => r_o_enable_reg_n_0,
      O => \r_o_enable_i_1__8_n_0\
    );
r_o_enable_reg: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_o_enable_i_1__8_n_0\,
      Q => r_o_enable_reg_n_0,
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg0_1_reg[0]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0_0(0),
      Q => \r_reg0_1_reg[0]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg0_1_reg[10]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0_0(10),
      Q => \r_reg0_1_reg[10]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg0_1_reg[11]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0_0(11),
      Q => \r_reg0_1_reg[11]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg0_1_reg[12]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0_0(12),
      Q => \r_reg0_1_reg[12]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg0_1_reg[13]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0_0(13),
      Q => \r_reg0_1_reg[13]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg0_1_reg[14]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0_0(14),
      Q => \r_reg0_1_reg[14]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg0_1_reg[15]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0_0(15),
      Q => \r_reg0_1_reg[15]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg0_1_reg[16]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0_0(16),
      Q => \r_reg0_1_reg[16]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg0_1_reg[1]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0_0(1),
      Q => \r_reg0_1_reg[1]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg0_1_reg[2]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0_0(2),
      Q => \r_reg0_1_reg[2]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg0_1_reg[3]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0_0(3),
      Q => \r_reg0_1_reg[3]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg0_1_reg[4]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0_0(4),
      Q => \r_reg0_1_reg[4]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg0_1_reg[5]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0_0(5),
      Q => \r_reg0_1_reg[5]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg0_1_reg[6]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0_0(6),
      Q => \r_reg0_1_reg[6]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg0_1_reg[7]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0_0(7),
      Q => \r_reg0_1_reg[7]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg0_1_reg[8]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0_0(8),
      Q => \r_reg0_1_reg[8]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg0_1_reg[9]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0_0(9),
      Q => \r_reg0_1_reg[9]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\
    );
\r_reg0_2_reg[0]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_1_reg[0]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg0_2_reg[0]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg0_2_reg[10]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_1_reg[10]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg0_2_reg[10]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg0_2_reg[11]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_1_reg[11]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg0_2_reg[11]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg0_2_reg[12]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_1_reg[12]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg0_2_reg[12]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg0_2_reg[13]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_1_reg[13]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg0_2_reg[13]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg0_2_reg[14]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_1_reg[14]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg0_2_reg[14]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg0_2_reg[15]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_1_reg[15]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg0_2_reg[15]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg0_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_1_reg[16]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg0_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg0_2_reg[1]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_1_reg[1]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg0_2_reg[1]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg0_2_reg[2]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_1_reg[2]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg0_2_reg[2]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg0_2_reg[3]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_1_reg[3]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg0_2_reg[3]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg0_2_reg[4]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_1_reg[4]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg0_2_reg[4]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg0_2_reg[5]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_1_reg[5]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg0_2_reg[5]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg0_2_reg[6]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_1_reg[6]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg0_2_reg[6]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg0_2_reg[7]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_1_reg[7]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg0_2_reg[7]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg0_2_reg[8]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_1_reg[8]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg0_2_reg[8]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
\r_reg0_2_reg[9]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_1_reg[9]_srl2___inst_transpose_0_s2_n2_r_reg0_1_reg_r_n_0\,
      Q => \r_reg0_2_reg[9]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      R => '0'
    );
r_reg0_2_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg0_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \r_reg0_3_reg[16]_0\,
      O => r_reg0_2_reg_gate_n_0
    );
\r_reg0_2_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg0_2_reg[15]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \r_reg0_3_reg[16]_0\,
      O => \r_reg0_2_reg_gate__0_n_0\
    );
\r_reg0_2_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg0_2_reg[14]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \r_reg0_3_reg[16]_0\,
      O => \r_reg0_2_reg_gate__1_n_0\
    );
\r_reg0_2_reg_gate__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg0_2_reg[5]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \r_reg0_3_reg[16]_0\,
      O => \r_reg0_2_reg_gate__10_n_0\
    );
\r_reg0_2_reg_gate__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg0_2_reg[4]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \r_reg0_3_reg[16]_0\,
      O => \r_reg0_2_reg_gate__11_n_0\
    );
\r_reg0_2_reg_gate__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg0_2_reg[3]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \r_reg0_3_reg[16]_0\,
      O => \r_reg0_2_reg_gate__12_n_0\
    );
\r_reg0_2_reg_gate__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg0_2_reg[2]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \r_reg0_3_reg[16]_0\,
      O => \r_reg0_2_reg_gate__13_n_0\
    );
\r_reg0_2_reg_gate__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg0_2_reg[1]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \r_reg0_3_reg[16]_0\,
      O => \r_reg0_2_reg_gate__14_n_0\
    );
\r_reg0_2_reg_gate__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg0_2_reg[0]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \r_reg0_3_reg[16]_0\,
      O => \r_reg0_2_reg_gate__15_n_0\
    );
\r_reg0_2_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg0_2_reg[13]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \r_reg0_3_reg[16]_0\,
      O => \r_reg0_2_reg_gate__2_n_0\
    );
\r_reg0_2_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg0_2_reg[12]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \r_reg0_3_reg[16]_0\,
      O => \r_reg0_2_reg_gate__3_n_0\
    );
\r_reg0_2_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg0_2_reg[11]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \r_reg0_3_reg[16]_0\,
      O => \r_reg0_2_reg_gate__4_n_0\
    );
\r_reg0_2_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg0_2_reg[10]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \r_reg0_3_reg[16]_0\,
      O => \r_reg0_2_reg_gate__5_n_0\
    );
\r_reg0_2_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg0_2_reg[9]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \r_reg0_3_reg[16]_0\,
      O => \r_reg0_2_reg_gate__6_n_0\
    );
\r_reg0_2_reg_gate__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg0_2_reg[8]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \r_reg0_3_reg[16]_0\,
      O => \r_reg0_2_reg_gate__7_n_0\
    );
\r_reg0_2_reg_gate__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg0_2_reg[7]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \r_reg0_3_reg[16]_0\,
      O => \r_reg0_2_reg_gate__8_n_0\
    );
\r_reg0_2_reg_gate__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg0_2_reg[6]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_n_0\,
      I1 => \r_reg0_3_reg[16]_0\,
      O => \r_reg0_2_reg_gate__9_n_0\
    );
\r_reg0_3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_2_reg_gate__15_n_0\,
      Q => D(0),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg0_3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_2_reg_gate__5_n_0\,
      Q => D(10),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg0_3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_2_reg_gate__4_n_0\,
      Q => D(11),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg0_3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_2_reg_gate__3_n_0\,
      Q => D(12),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg0_3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_2_reg_gate__2_n_0\,
      Q => D(13),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg0_3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_2_reg_gate__1_n_0\,
      Q => D(14),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg0_3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_2_reg_gate__0_n_0\,
      Q => D(15),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg0_3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg0_2_reg_gate_n_0,
      Q => D(16),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg0_3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_2_reg_gate__14_n_0\,
      Q => D(1),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg0_3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_2_reg_gate__13_n_0\,
      Q => D(2),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg0_3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_2_reg_gate__12_n_0\,
      Q => D(3),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg0_3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_2_reg_gate__11_n_0\,
      Q => D(4),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg0_3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_2_reg_gate__10_n_0\,
      Q => D(5),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg0_3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_2_reg_gate__9_n_0\,
      Q => D(6),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg0_3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_2_reg_gate__8_n_0\,
      Q => D(7),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg0_3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_2_reg_gate__7_n_0\,
      Q => D(8),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg0_3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_2_reg_gate__6_n_0\,
      Q => D(9),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg1_1_reg[0]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0(0),
      Q => \r_reg1_1_reg[0]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\
    );
\r_reg1_1_reg[10]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0(10),
      Q => \r_reg1_1_reg[10]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\
    );
\r_reg1_1_reg[11]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0(11),
      Q => \r_reg1_1_reg[11]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\
    );
\r_reg1_1_reg[12]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0(12),
      Q => \r_reg1_1_reg[12]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\
    );
\r_reg1_1_reg[13]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0(13),
      Q => \r_reg1_1_reg[13]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\
    );
\r_reg1_1_reg[14]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0(14),
      Q => \r_reg1_1_reg[14]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\
    );
\r_reg1_1_reg[15]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0(15),
      Q => \r_reg1_1_reg[15]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\
    );
\r_reg1_1_reg[16]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0(16),
      Q => \r_reg1_1_reg[16]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\
    );
\r_reg1_1_reg[1]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0(1),
      Q => \r_reg1_1_reg[1]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\
    );
\r_reg1_1_reg[2]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0(2),
      Q => \r_reg1_1_reg[2]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\
    );
\r_reg1_1_reg[3]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0(3),
      Q => \r_reg1_1_reg[3]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\
    );
\r_reg1_1_reg[4]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0(4),
      Q => \r_reg1_1_reg[4]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\
    );
\r_reg1_1_reg[5]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0(5),
      Q => \r_reg1_1_reg[5]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\
    );
\r_reg1_1_reg[6]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0(6),
      Q => \r_reg1_1_reg[6]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\
    );
\r_reg1_1_reg[7]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0(7),
      Q => \r_reg1_1_reg[7]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\
    );
\r_reg1_1_reg[8]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0(8),
      Q => \r_reg1_1_reg[8]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\
    );
\r_reg1_1_reg[9]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => i_clk,
      D => w_switch_out0(9),
      Q => \r_reg1_1_reg[9]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\
    );
\r_reg1_2_reg[0]_inst_transpose_0_s3_n0_r_reg1_2_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_1_reg[0]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\,
      Q => \r_reg1_2_reg[0]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\,
      R => '0'
    );
\r_reg1_2_reg[10]_inst_transpose_0_s3_n0_r_reg1_2_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_1_reg[10]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\,
      Q => \r_reg1_2_reg[10]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\,
      R => '0'
    );
\r_reg1_2_reg[11]_inst_transpose_0_s3_n0_r_reg1_2_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_1_reg[11]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\,
      Q => \r_reg1_2_reg[11]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\,
      R => '0'
    );
\r_reg1_2_reg[12]_inst_transpose_0_s3_n0_r_reg1_2_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_1_reg[12]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\,
      Q => \r_reg1_2_reg[12]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\,
      R => '0'
    );
\r_reg1_2_reg[13]_inst_transpose_0_s3_n0_r_reg1_2_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_1_reg[13]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\,
      Q => \r_reg1_2_reg[13]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\,
      R => '0'
    );
\r_reg1_2_reg[14]_inst_transpose_0_s3_n0_r_reg1_2_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_1_reg[14]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\,
      Q => \r_reg1_2_reg[14]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\,
      R => '0'
    );
\r_reg1_2_reg[15]_inst_transpose_0_s3_n0_r_reg1_2_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_1_reg[15]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\,
      Q => \r_reg1_2_reg[15]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\,
      R => '0'
    );
\r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_2_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_1_reg[16]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\,
      Q => \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\,
      R => '0'
    );
\r_reg1_2_reg[1]_inst_transpose_0_s3_n0_r_reg1_2_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_1_reg[1]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\,
      Q => \r_reg1_2_reg[1]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\,
      R => '0'
    );
\r_reg1_2_reg[2]_inst_transpose_0_s3_n0_r_reg1_2_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_1_reg[2]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\,
      Q => \r_reg1_2_reg[2]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\,
      R => '0'
    );
\r_reg1_2_reg[3]_inst_transpose_0_s3_n0_r_reg1_2_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_1_reg[3]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\,
      Q => \r_reg1_2_reg[3]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\,
      R => '0'
    );
\r_reg1_2_reg[4]_inst_transpose_0_s3_n0_r_reg1_2_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_1_reg[4]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\,
      Q => \r_reg1_2_reg[4]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\,
      R => '0'
    );
\r_reg1_2_reg[5]_inst_transpose_0_s3_n0_r_reg1_2_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_1_reg[5]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\,
      Q => \r_reg1_2_reg[5]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\,
      R => '0'
    );
\r_reg1_2_reg[6]_inst_transpose_0_s3_n0_r_reg1_2_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_1_reg[6]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\,
      Q => \r_reg1_2_reg[6]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\,
      R => '0'
    );
\r_reg1_2_reg[7]_inst_transpose_0_s3_n0_r_reg1_2_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_1_reg[7]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\,
      Q => \r_reg1_2_reg[7]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\,
      R => '0'
    );
\r_reg1_2_reg[8]_inst_transpose_0_s3_n0_r_reg1_2_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_1_reg[8]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\,
      Q => \r_reg1_2_reg[8]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\,
      R => '0'
    );
\r_reg1_2_reg[9]_inst_transpose_0_s3_n0_r_reg1_2_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_1_reg[9]_srl4___inst_transpose_0_s3_n0_r_reg1_1_reg_r_n_0\,
      Q => \r_reg1_2_reg[9]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\,
      R => '0'
    );
r_reg1_2_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\,
      I1 => \r_reg1_3_reg[16]_0\,
      O => r_reg1_2_reg_gate_n_0
    );
\r_reg1_2_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg1_2_reg[15]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\,
      I1 => \r_reg1_3_reg[16]_0\,
      O => \r_reg1_2_reg_gate__0_n_0\
    );
\r_reg1_2_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg1_2_reg[14]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\,
      I1 => \r_reg1_3_reg[16]_0\,
      O => \r_reg1_2_reg_gate__1_n_0\
    );
\r_reg1_2_reg_gate__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg1_2_reg[5]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\,
      I1 => \r_reg1_3_reg[16]_0\,
      O => \r_reg1_2_reg_gate__10_n_0\
    );
\r_reg1_2_reg_gate__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg1_2_reg[4]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\,
      I1 => \r_reg1_3_reg[16]_0\,
      O => \r_reg1_2_reg_gate__11_n_0\
    );
\r_reg1_2_reg_gate__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg1_2_reg[3]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\,
      I1 => \r_reg1_3_reg[16]_0\,
      O => \r_reg1_2_reg_gate__12_n_0\
    );
\r_reg1_2_reg_gate__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg1_2_reg[2]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\,
      I1 => \r_reg1_3_reg[16]_0\,
      O => \r_reg1_2_reg_gate__13_n_0\
    );
\r_reg1_2_reg_gate__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg1_2_reg[1]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\,
      I1 => \r_reg1_3_reg[16]_0\,
      O => \r_reg1_2_reg_gate__14_n_0\
    );
\r_reg1_2_reg_gate__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg1_2_reg[0]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\,
      I1 => \r_reg1_3_reg[16]_0\,
      O => \r_reg1_2_reg_gate__15_n_0\
    );
\r_reg1_2_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg1_2_reg[13]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\,
      I1 => \r_reg1_3_reg[16]_0\,
      O => \r_reg1_2_reg_gate__2_n_0\
    );
\r_reg1_2_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg1_2_reg[12]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\,
      I1 => \r_reg1_3_reg[16]_0\,
      O => \r_reg1_2_reg_gate__3_n_0\
    );
\r_reg1_2_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg1_2_reg[11]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\,
      I1 => \r_reg1_3_reg[16]_0\,
      O => \r_reg1_2_reg_gate__4_n_0\
    );
\r_reg1_2_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg1_2_reg[10]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\,
      I1 => \r_reg1_3_reg[16]_0\,
      O => \r_reg1_2_reg_gate__5_n_0\
    );
\r_reg1_2_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg1_2_reg[9]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\,
      I1 => \r_reg1_3_reg[16]_0\,
      O => \r_reg1_2_reg_gate__6_n_0\
    );
\r_reg1_2_reg_gate__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg1_2_reg[8]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\,
      I1 => \r_reg1_3_reg[16]_0\,
      O => \r_reg1_2_reg_gate__7_n_0\
    );
\r_reg1_2_reg_gate__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg1_2_reg[7]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\,
      I1 => \r_reg1_3_reg[16]_0\,
      O => \r_reg1_2_reg_gate__8_n_0\
    );
\r_reg1_2_reg_gate__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_reg1_2_reg[6]_inst_transpose_0_s3_n0_r_reg1_2_reg_r_n_0\,
      I1 => \r_reg1_3_reg[16]_0\,
      O => \r_reg1_2_reg_gate__9_n_0\
    );
\r_reg1_3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_2_reg_gate__15_n_0\,
      Q => r_reg1_3(0),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg1_3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_2_reg_gate__5_n_0\,
      Q => r_reg1_3(10),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg1_3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_2_reg_gate__4_n_0\,
      Q => r_reg1_3(11),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg1_3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_2_reg_gate__3_n_0\,
      Q => r_reg1_3(12),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg1_3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_2_reg_gate__2_n_0\,
      Q => r_reg1_3(13),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg1_3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_2_reg_gate__1_n_0\,
      Q => r_reg1_3(14),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg1_3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_2_reg_gate__0_n_0\,
      Q => r_reg1_3(15),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg1_3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg1_2_reg_gate_n_0,
      Q => r_reg1_3(16),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg1_3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_2_reg_gate__14_n_0\,
      Q => r_reg1_3(1),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg1_3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_2_reg_gate__13_n_0\,
      Q => r_reg1_3(2),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg1_3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_2_reg_gate__12_n_0\,
      Q => r_reg1_3(3),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg1_3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_2_reg_gate__11_n_0\,
      Q => r_reg1_3(4),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg1_3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_2_reg_gate__10_n_0\,
      Q => r_reg1_3(5),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg1_3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_2_reg_gate__9_n_0\,
      Q => r_reg1_3(6),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg1_3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_2_reg_gate__8_n_0\,
      Q => r_reg1_3(7),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg1_3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_2_reg_gate__7_n_0\,
      Q => r_reg1_3(8),
      R => \r_reg0_3_reg[0]_0\
    );
\r_reg1_3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg1_2_reg_gate__6_n_0\,
      Q => r_reg1_3(9),
      R => \r_reg0_3_reg[0]_0\
    );
\r_state_duration[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0A0A08"
    )
        port map (
      I0 => i_aresetn,
      I1 => r_o_enable_reg_n_0,
      I2 => \r_state_duration_reg_n_0_[0]\,
      I3 => \w_s2_o_enable[1]_34\,
      I4 => r_core_state_reg_n_0,
      O => \r_state_duration[0]_i_1__0_n_0\
    );
\r_state_duration[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AA00AA00AA00880"
    )
        port map (
      I0 => i_aresetn,
      I1 => r_o_enable_reg_n_0,
      I2 => \r_state_duration_reg_n_0_[0]\,
      I3 => \r_state_duration_reg_n_0_[1]\,
      I4 => \w_s2_o_enable[1]_34\,
      I5 => r_core_state_reg_n_0,
      O => \r_state_duration[1]_i_1__0_n_0\
    );
\r_state_duration_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_state_duration[0]_i_1__0_n_0\,
      Q => \r_state_duration_reg_n_0_[0]\,
      R => '0'
    );
\r_state_duration_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_state_duration[1]_i_1__0_n_0\,
      Q => \r_state_duration_reg_n_0_[1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_transpose_stage_two is
  port (
    w_switch_out0 : out STD_LOGIC_VECTOR ( 16 downto 0 );
    D : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \r_reg0_1_reg[16]_0\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \w_s2_o_enable[0]_32\ : out STD_LOGIC;
    r_reg1_3 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    o_out0 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \r_output_coeffs_reg[6][7][16]\ : in STD_LOGIC;
    \w_s1_o_enable[0]_22\ : in STD_LOGIC;
    \r_reg0_0_reg[0]_0\ : in STD_LOGIC;
    i_clk : in STD_LOGIC;
    i_in1 : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_transpose_stage_two;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_transpose_stage_two is
  signal \r_core_state[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \r_core_state[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \r_core_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \r_o_enable_i_1__3_n_0\ : STD_LOGIC;
  signal r_reg0_0 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal r_reg1_0 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal r_reg1_1 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal r_state_duration_i_1_n_0 : STD_LOGIC;
  signal r_state_duration_reg_n_0 : STD_LOGIC;
  signal \^w_s2_o_enable[0]_32\ : STD_LOGIC;
  signal w_switch_out0_0 : STD_LOGIC_VECTOR ( 16 downto 0 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \r_core_state_reg[0]\ : label is "STATE_SWITCHED:10,STATE_UNSWITCHED:01";
  attribute FSM_ENCODED_STATES of \r_core_state_reg[1]\ : label is "STATE_SWITCHED:10,STATE_UNSWITCHED:01";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \r_o_enable_i_1__3\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of r_state_duration_i_1 : label is "soft_lutpair275";
begin
  \w_s2_o_enable[0]_32\ <= \^w_s2_o_enable[0]_32\;
path_switcher: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_path_switch_13
     port map (
      D(16 downto 0) => D(16 downto 0),
      Q(16 downto 0) => r_reg1_1(16 downto 0),
      o_out0(16 downto 0) => o_out0(16 downto 0),
      \r_core_state__0\(1 downto 0) => \r_core_state__0\(1 downto 0),
      \r_output_coeffs_reg[6][7][16]\ => \r_output_coeffs_reg[6][7][16]\,
      \r_reg1_1_reg[16]\(16 downto 0) => w_switch_out0_0(16 downto 0),
      r_reg1_3(16 downto 0) => r_reg1_3(16 downto 0),
      w_switch_out0(16 downto 0) => w_switch_out0(16 downto 0)
    );
\r_core_state[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FC70"
    )
        port map (
      I0 => \w_s1_o_enable[0]_22\,
      I1 => r_state_duration_reg_n_0,
      I2 => \r_core_state__0\(0),
      I3 => \r_core_state__0\(1),
      O => \r_core_state[0]_i_1__3_n_0\
    );
\r_core_state[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => \w_s1_o_enable[0]_22\,
      I1 => r_state_duration_reg_n_0,
      I2 => \r_core_state__0\(0),
      I3 => \r_core_state__0\(1),
      O => \r_core_state[1]_i_1__3_n_0\
    );
\r_core_state_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_core_state[0]_i_1__3_n_0\,
      Q => \r_core_state__0\(0),
      S => \r_reg0_0_reg[0]_0\
    );
\r_core_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_core_state[1]_i_1__3_n_0\,
      Q => \r_core_state__0\(1),
      R => \r_reg0_0_reg[0]_0\
    );
\r_o_enable_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => \w_s1_o_enable[0]_22\,
      I1 => \r_core_state__0\(1),
      I2 => \r_core_state__0\(0),
      I3 => r_state_duration_reg_n_0,
      I4 => \^w_s2_o_enable[0]_32\,
      O => \r_o_enable_i_1__3_n_0\
    );
r_o_enable_reg: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_o_enable_i_1__3_n_0\,
      Q => \^w_s2_o_enable[0]_32\,
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg0_0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => w_switch_out0_0(0),
      Q => r_reg0_0(0),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg0_0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => w_switch_out0_0(10),
      Q => r_reg0_0(10),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg0_0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => w_switch_out0_0(11),
      Q => r_reg0_0(11),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg0_0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => w_switch_out0_0(12),
      Q => r_reg0_0(12),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg0_0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => w_switch_out0_0(13),
      Q => r_reg0_0(13),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg0_0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => w_switch_out0_0(14),
      Q => r_reg0_0(14),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg0_0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => w_switch_out0_0(15),
      Q => r_reg0_0(15),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg0_0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => w_switch_out0_0(16),
      Q => r_reg0_0(16),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg0_0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => w_switch_out0_0(1),
      Q => r_reg0_0(1),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg0_0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => w_switch_out0_0(2),
      Q => r_reg0_0(2),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg0_0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => w_switch_out0_0(3),
      Q => r_reg0_0(3),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg0_0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => w_switch_out0_0(4),
      Q => r_reg0_0(4),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg0_0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => w_switch_out0_0(5),
      Q => r_reg0_0(5),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg0_0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => w_switch_out0_0(6),
      Q => r_reg0_0(6),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg0_0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => w_switch_out0_0(7),
      Q => r_reg0_0(7),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg0_0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => w_switch_out0_0(8),
      Q => r_reg0_0(8),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg0_0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => w_switch_out0_0(9),
      Q => r_reg0_0(9),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg0_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg0_0(0),
      Q => \r_reg0_1_reg[16]_0\(0),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg0_1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg0_0(10),
      Q => \r_reg0_1_reg[16]_0\(10),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg0_1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg0_0(11),
      Q => \r_reg0_1_reg[16]_0\(11),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg0_1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg0_0(12),
      Q => \r_reg0_1_reg[16]_0\(12),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg0_1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg0_0(13),
      Q => \r_reg0_1_reg[16]_0\(13),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg0_1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg0_0(14),
      Q => \r_reg0_1_reg[16]_0\(14),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg0_1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg0_0(15),
      Q => \r_reg0_1_reg[16]_0\(15),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg0_1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg0_0(16),
      Q => \r_reg0_1_reg[16]_0\(16),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg0_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg0_0(1),
      Q => \r_reg0_1_reg[16]_0\(1),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg0_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg0_0(2),
      Q => \r_reg0_1_reg[16]_0\(2),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg0_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg0_0(3),
      Q => \r_reg0_1_reg[16]_0\(3),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg0_1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg0_0(4),
      Q => \r_reg0_1_reg[16]_0\(4),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg0_1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg0_0(5),
      Q => \r_reg0_1_reg[16]_0\(5),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg0_1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg0_0(6),
      Q => \r_reg0_1_reg[16]_0\(6),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg0_1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg0_0(7),
      Q => \r_reg0_1_reg[16]_0\(7),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg0_1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg0_0(8),
      Q => \r_reg0_1_reg[16]_0\(8),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg0_1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg0_0(9),
      Q => \r_reg0_1_reg[16]_0\(9),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg1_0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => i_in1(0),
      Q => r_reg1_0(0),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg1_0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => i_in1(10),
      Q => r_reg1_0(10),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg1_0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => i_in1(11),
      Q => r_reg1_0(11),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg1_0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => i_in1(12),
      Q => r_reg1_0(12),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg1_0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => i_in1(13),
      Q => r_reg1_0(13),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg1_0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => i_in1(14),
      Q => r_reg1_0(14),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg1_0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => i_in1(15),
      Q => r_reg1_0(15),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg1_0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => i_in1(16),
      Q => r_reg1_0(16),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg1_0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => i_in1(1),
      Q => r_reg1_0(1),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg1_0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => i_in1(2),
      Q => r_reg1_0(2),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg1_0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => i_in1(3),
      Q => r_reg1_0(3),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg1_0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => i_in1(4),
      Q => r_reg1_0(4),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg1_0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => i_in1(5),
      Q => r_reg1_0(5),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg1_0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => i_in1(6),
      Q => r_reg1_0(6),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg1_0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => i_in1(7),
      Q => r_reg1_0(7),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg1_0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => i_in1(8),
      Q => r_reg1_0(8),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg1_0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => i_in1(9),
      Q => r_reg1_0(9),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg1_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg1_0(0),
      Q => r_reg1_1(0),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg1_1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg1_0(10),
      Q => r_reg1_1(10),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg1_1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg1_0(11),
      Q => r_reg1_1(11),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg1_1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg1_0(12),
      Q => r_reg1_1(12),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg1_1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg1_0(13),
      Q => r_reg1_1(13),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg1_1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg1_0(14),
      Q => r_reg1_1(14),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg1_1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg1_0(15),
      Q => r_reg1_1(15),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg1_1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg1_0(16),
      Q => r_reg1_1(16),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg1_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg1_0(1),
      Q => r_reg1_1(1),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg1_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg1_0(2),
      Q => r_reg1_1(2),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg1_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg1_0(3),
      Q => r_reg1_1(3),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg1_1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg1_0(4),
      Q => r_reg1_1(4),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg1_1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg1_0(5),
      Q => r_reg1_1(5),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg1_1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg1_0(6),
      Q => r_reg1_1(6),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg1_1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg1_0(7),
      Q => r_reg1_1(7),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg1_1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg1_0(8),
      Q => r_reg1_1(8),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg1_1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg1_0(9),
      Q => r_reg1_1(9),
      R => \r_reg0_0_reg[0]_0\
    );
r_state_duration_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F00F0FE0"
    )
        port map (
      I0 => \w_s1_o_enable[0]_22\,
      I1 => \^w_s2_o_enable[0]_32\,
      I2 => \r_core_state__0\(0),
      I3 => \r_core_state__0\(1),
      I4 => r_state_duration_reg_n_0,
      O => r_state_duration_i_1_n_0
    );
r_state_duration_reg: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_state_duration_i_1_n_0,
      Q => r_state_duration_reg_n_0,
      R => \r_reg0_0_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_transpose_stage_two_4 is
  port (
    \w_s2_o_enable[1]_34\ : out STD_LOGIC;
    \r_core_state_reg[1]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \r_reg0_1_reg[16]_0\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    w_switch_out0 : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \r_reg1_1_reg[16]_0\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \r_reg0_0_reg[0]_0\ : in STD_LOGIC;
    i_clk : in STD_LOGIC;
    \w_s1_o_enable[1]_25\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \r_reg0_0_reg[16]_0\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    r_reg1_3 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \w_s1_out[1]_21\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \r_output_coeffs_reg[7][7][16]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_transpose_stage_two_4 : entity is "transpose_stage_two";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_transpose_stage_two_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_transpose_stage_two_4 is
  signal \^q\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_core_state[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \r_core_state[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \r_core_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \r_o_enable_i_1__4_n_0\ : STD_LOGIC;
  signal r_reg0_0 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal r_reg1_0 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_state_duration_i_1__0_n_0\ : STD_LOGIC;
  signal r_state_duration_reg_n_0 : STD_LOGIC;
  signal \^w_s2_o_enable[1]_34\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \r_core_state[1]_i_1__4\ : label is "soft_lutpair277";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \r_core_state_reg[0]\ : label is "STATE_SWITCHED:10,STATE_UNSWITCHED:01";
  attribute FSM_ENCODED_STATES of \r_core_state_reg[1]\ : label is "STATE_SWITCHED:10,STATE_UNSWITCHED:01";
  attribute SOFT_HLUTNM of \r_o_enable_i_1__4\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \r_reg0_0[16]_i_2\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \r_state_duration_i_1__0\ : label is "soft_lutpair276";
begin
  Q(16 downto 0) <= \^q\(16 downto 0);
  \w_s2_o_enable[1]_34\ <= \^w_s2_o_enable[1]_34\;
path_switcher: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_path_switch_12
     port map (
      Q(16 downto 0) => \^q\(16 downto 0),
      \r_core_state__0\(1 downto 0) => \r_core_state__0\(1 downto 0),
      \r_output_coeffs_reg[7][7][16]\ => \r_output_coeffs_reg[7][7][16]\,
      \r_reg1_1_reg[16]\(16 downto 0) => \r_reg1_1_reg[16]_0\(16 downto 0),
      r_reg1_3(16 downto 0) => r_reg1_3(16 downto 0),
      \w_s1_out[1]_21\(16 downto 0) => \w_s1_out[1]_21\(16 downto 0),
      w_switch_out0(16 downto 0) => w_switch_out0(16 downto 0)
    );
\r_core_state[0]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FC70"
    )
        port map (
      I0 => \w_s1_o_enable[1]_25\,
      I1 => r_state_duration_reg_n_0,
      I2 => \r_core_state__0\(0),
      I3 => \r_core_state__0\(1),
      O => \r_core_state[0]_i_1__4_n_0\
    );
\r_core_state[1]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => \w_s1_o_enable[1]_25\,
      I1 => r_state_duration_reg_n_0,
      I2 => \r_core_state__0\(0),
      I3 => \r_core_state__0\(1),
      O => \r_core_state[1]_i_1__4_n_0\
    );
\r_core_state_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_core_state[0]_i_1__4_n_0\,
      Q => \r_core_state__0\(0),
      S => \r_reg0_0_reg[0]_0\
    );
\r_core_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_core_state[1]_i_1__4_n_0\,
      Q => \r_core_state__0\(1),
      R => \r_reg0_0_reg[0]_0\
    );
\r_o_enable_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => \w_s1_o_enable[1]_25\,
      I1 => \r_core_state__0\(1),
      I2 => \r_core_state__0\(0),
      I3 => r_state_duration_reg_n_0,
      I4 => \^w_s2_o_enable[1]_34\,
      O => \r_o_enable_i_1__4_n_0\
    );
r_o_enable_reg: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_o_enable_i_1__4_n_0\,
      Q => \^w_s2_o_enable[1]_34\,
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg0_0[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_core_state__0\(1),
      I1 => \r_core_state__0\(0),
      O => \r_core_state_reg[1]_0\
    );
\r_reg0_0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_0_reg[16]_0\(0),
      Q => r_reg0_0(0),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg0_0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_0_reg[16]_0\(10),
      Q => r_reg0_0(10),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg0_0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_0_reg[16]_0\(11),
      Q => r_reg0_0(11),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg0_0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_0_reg[16]_0\(12),
      Q => r_reg0_0(12),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg0_0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_0_reg[16]_0\(13),
      Q => r_reg0_0(13),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg0_0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_0_reg[16]_0\(14),
      Q => r_reg0_0(14),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg0_0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_0_reg[16]_0\(15),
      Q => r_reg0_0(15),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg0_0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_0_reg[16]_0\(16),
      Q => r_reg0_0(16),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg0_0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_0_reg[16]_0\(1),
      Q => r_reg0_0(1),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg0_0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_0_reg[16]_0\(2),
      Q => r_reg0_0(2),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg0_0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_0_reg[16]_0\(3),
      Q => r_reg0_0(3),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg0_0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_0_reg[16]_0\(4),
      Q => r_reg0_0(4),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg0_0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_0_reg[16]_0\(5),
      Q => r_reg0_0(5),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg0_0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_0_reg[16]_0\(6),
      Q => r_reg0_0(6),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg0_0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_0_reg[16]_0\(7),
      Q => r_reg0_0(7),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg0_0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_0_reg[16]_0\(8),
      Q => r_reg0_0(8),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg0_0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_reg0_0_reg[16]_0\(9),
      Q => r_reg0_0(9),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg0_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg0_0(0),
      Q => \r_reg0_1_reg[16]_0\(0),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg0_1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg0_0(10),
      Q => \r_reg0_1_reg[16]_0\(10),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg0_1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg0_0(11),
      Q => \r_reg0_1_reg[16]_0\(11),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg0_1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg0_0(12),
      Q => \r_reg0_1_reg[16]_0\(12),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg0_1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg0_0(13),
      Q => \r_reg0_1_reg[16]_0\(13),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg0_1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg0_0(14),
      Q => \r_reg0_1_reg[16]_0\(14),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg0_1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg0_0(15),
      Q => \r_reg0_1_reg[16]_0\(15),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg0_1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg0_0(16),
      Q => \r_reg0_1_reg[16]_0\(16),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg0_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg0_0(1),
      Q => \r_reg0_1_reg[16]_0\(1),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg0_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg0_0(2),
      Q => \r_reg0_1_reg[16]_0\(2),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg0_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg0_0(3),
      Q => \r_reg0_1_reg[16]_0\(3),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg0_1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg0_0(4),
      Q => \r_reg0_1_reg[16]_0\(4),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg0_1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg0_0(5),
      Q => \r_reg0_1_reg[16]_0\(5),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg0_1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg0_0(6),
      Q => \r_reg0_1_reg[16]_0\(6),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg0_1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg0_0(7),
      Q => \r_reg0_1_reg[16]_0\(7),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg0_1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg0_0(8),
      Q => \r_reg0_1_reg[16]_0\(8),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg0_1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg0_0(9),
      Q => \r_reg0_1_reg[16]_0\(9),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg1_0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => D(0),
      Q => r_reg1_0(0),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg1_0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => D(10),
      Q => r_reg1_0(10),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg1_0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => D(11),
      Q => r_reg1_0(11),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg1_0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => D(12),
      Q => r_reg1_0(12),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg1_0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => D(13),
      Q => r_reg1_0(13),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg1_0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => D(14),
      Q => r_reg1_0(14),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg1_0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => D(15),
      Q => r_reg1_0(15),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg1_0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => D(16),
      Q => r_reg1_0(16),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg1_0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => D(1),
      Q => r_reg1_0(1),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg1_0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => D(2),
      Q => r_reg1_0(2),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg1_0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => D(3),
      Q => r_reg1_0(3),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg1_0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => D(4),
      Q => r_reg1_0(4),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg1_0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => D(5),
      Q => r_reg1_0(5),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg1_0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => D(6),
      Q => r_reg1_0(6),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg1_0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => D(7),
      Q => r_reg1_0(7),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg1_0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => D(8),
      Q => r_reg1_0(8),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg1_0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => D(9),
      Q => r_reg1_0(9),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg1_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg1_0(0),
      Q => \^q\(0),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg1_1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg1_0(10),
      Q => \^q\(10),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg1_1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg1_0(11),
      Q => \^q\(11),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg1_1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg1_0(12),
      Q => \^q\(12),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg1_1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg1_0(13),
      Q => \^q\(13),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg1_1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg1_0(14),
      Q => \^q\(14),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg1_1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg1_0(15),
      Q => \^q\(15),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg1_1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg1_0(16),
      Q => \^q\(16),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg1_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg1_0(1),
      Q => \^q\(1),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg1_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg1_0(2),
      Q => \^q\(2),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg1_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg1_0(3),
      Q => \^q\(3),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg1_1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg1_0(4),
      Q => \^q\(4),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg1_1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg1_0(5),
      Q => \^q\(5),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg1_1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg1_0(6),
      Q => \^q\(6),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg1_1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg1_0(7),
      Q => \^q\(7),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg1_1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg1_0(8),
      Q => \^q\(8),
      R => \r_reg0_0_reg[0]_0\
    );
\r_reg1_1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg1_0(9),
      Q => \^q\(9),
      R => \r_reg0_0_reg[0]_0\
    );
\r_state_duration_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F00F0FE0"
    )
        port map (
      I0 => \w_s1_o_enable[1]_25\,
      I1 => \^w_s2_o_enable[1]_34\,
      I2 => \r_core_state__0\(0),
      I3 => \r_core_state__0\(1),
      I4 => r_state_duration_reg_n_0,
      O => \r_state_duration_i_1__0_n_0\
    );
r_state_duration_reg: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_state_duration_i_1__0_n_0\,
      Q => r_state_duration_reg_n_0,
      R => \r_reg0_0_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_transpose_stage_two_5 is
  port (
    r_reg0_1_reg_r_0 : out STD_LOGIC;
    w_switch_out0 : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \w_s2_out[5]_35\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \w_s2_o_enable[2]_36\ : out STD_LOGIC;
    r_reg0_1_reg_r_1 : in STD_LOGIC;
    i_clk : in STD_LOGIC;
    \w_s1_o_enable[2]_27\ : in STD_LOGIC;
    i_in1 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    o_out0 : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_transpose_stage_two_5 : entity is "transpose_stage_two";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_transpose_stage_two_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_transpose_stage_two_5 is
  signal \r_core_state[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \r_core_state[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \r_core_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \r_o_enable_i_1__5_n_0\ : STD_LOGIC;
  signal r_reg0_0_reg_r_n_0 : STD_LOGIC;
  signal r_reg1_0 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal r_reg1_1 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_state_duration_i_1__1_n_0\ : STD_LOGIC;
  signal r_state_duration_reg_n_0 : STD_LOGIC;
  signal \^w_s2_o_enable[2]_36\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \r_core_state_reg[0]\ : label is "STATE_SWITCHED:10,STATE_UNSWITCHED:01";
  attribute FSM_ENCODED_STATES of \r_core_state_reg[1]\ : label is "STATE_SWITCHED:10,STATE_UNSWITCHED:01";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \r_o_enable_i_1__5\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \r_state_duration_i_1__1\ : label is "soft_lutpair295";
begin
  \w_s2_o_enable[2]_36\ <= \^w_s2_o_enable[2]_36\;
path_switcher: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_path_switch_11
     port map (
      Q(16 downto 0) => r_reg1_1(16 downto 0),
      o_out0(16 downto 0) => o_out0(16 downto 0),
      \r_core_state__0\(1 downto 0) => \r_core_state__0\(1 downto 0),
      \w_s2_out[5]_35\(16 downto 0) => \w_s2_out[5]_35\(16 downto 0),
      w_switch_out0(16 downto 0) => w_switch_out0(16 downto 0)
    );
\r_core_state[0]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FC70"
    )
        port map (
      I0 => \w_s1_o_enable[2]_27\,
      I1 => r_state_duration_reg_n_0,
      I2 => \r_core_state__0\(0),
      I3 => \r_core_state__0\(1),
      O => \r_core_state[0]_i_1__5_n_0\
    );
\r_core_state[1]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => \w_s1_o_enable[2]_27\,
      I1 => r_state_duration_reg_n_0,
      I2 => \r_core_state__0\(0),
      I3 => \r_core_state__0\(1),
      O => \r_core_state[1]_i_1__5_n_0\
    );
\r_core_state_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_core_state[0]_i_1__5_n_0\,
      Q => \r_core_state__0\(0),
      S => r_reg0_1_reg_r_1
    );
\r_core_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_core_state[1]_i_1__5_n_0\,
      Q => \r_core_state__0\(1),
      R => r_reg0_1_reg_r_1
    );
\r_o_enable_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => \w_s1_o_enable[2]_27\,
      I1 => \r_core_state__0\(1),
      I2 => \r_core_state__0\(0),
      I3 => r_state_duration_reg_n_0,
      I4 => \^w_s2_o_enable[2]_36\,
      O => \r_o_enable_i_1__5_n_0\
    );
r_o_enable_reg: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_o_enable_i_1__5_n_0\,
      Q => \^w_s2_o_enable[2]_36\,
      R => r_reg0_1_reg_r_1
    );
r_reg0_0_reg_r: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => '1',
      Q => r_reg0_0_reg_r_n_0,
      R => r_reg0_1_reg_r_1
    );
r_reg0_1_reg_r: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg0_0_reg_r_n_0,
      Q => r_reg0_1_reg_r_0,
      R => r_reg0_1_reg_r_1
    );
\r_reg1_0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => i_in1(0),
      Q => r_reg1_0(0),
      R => r_reg0_1_reg_r_1
    );
\r_reg1_0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => i_in1(10),
      Q => r_reg1_0(10),
      R => r_reg0_1_reg_r_1
    );
\r_reg1_0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => i_in1(11),
      Q => r_reg1_0(11),
      R => r_reg0_1_reg_r_1
    );
\r_reg1_0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => i_in1(12),
      Q => r_reg1_0(12),
      R => r_reg0_1_reg_r_1
    );
\r_reg1_0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => i_in1(13),
      Q => r_reg1_0(13),
      R => r_reg0_1_reg_r_1
    );
\r_reg1_0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => i_in1(14),
      Q => r_reg1_0(14),
      R => r_reg0_1_reg_r_1
    );
\r_reg1_0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => i_in1(15),
      Q => r_reg1_0(15),
      R => r_reg0_1_reg_r_1
    );
\r_reg1_0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => i_in1(16),
      Q => r_reg1_0(16),
      R => r_reg0_1_reg_r_1
    );
\r_reg1_0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => i_in1(1),
      Q => r_reg1_0(1),
      R => r_reg0_1_reg_r_1
    );
\r_reg1_0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => i_in1(2),
      Q => r_reg1_0(2),
      R => r_reg0_1_reg_r_1
    );
\r_reg1_0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => i_in1(3),
      Q => r_reg1_0(3),
      R => r_reg0_1_reg_r_1
    );
\r_reg1_0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => i_in1(4),
      Q => r_reg1_0(4),
      R => r_reg0_1_reg_r_1
    );
\r_reg1_0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => i_in1(5),
      Q => r_reg1_0(5),
      R => r_reg0_1_reg_r_1
    );
\r_reg1_0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => i_in1(6),
      Q => r_reg1_0(6),
      R => r_reg0_1_reg_r_1
    );
\r_reg1_0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => i_in1(7),
      Q => r_reg1_0(7),
      R => r_reg0_1_reg_r_1
    );
\r_reg1_0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => i_in1(8),
      Q => r_reg1_0(8),
      R => r_reg0_1_reg_r_1
    );
\r_reg1_0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => i_in1(9),
      Q => r_reg1_0(9),
      R => r_reg0_1_reg_r_1
    );
\r_reg1_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg1_0(0),
      Q => r_reg1_1(0),
      R => r_reg0_1_reg_r_1
    );
\r_reg1_1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg1_0(10),
      Q => r_reg1_1(10),
      R => r_reg0_1_reg_r_1
    );
\r_reg1_1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg1_0(11),
      Q => r_reg1_1(11),
      R => r_reg0_1_reg_r_1
    );
\r_reg1_1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg1_0(12),
      Q => r_reg1_1(12),
      R => r_reg0_1_reg_r_1
    );
\r_reg1_1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg1_0(13),
      Q => r_reg1_1(13),
      R => r_reg0_1_reg_r_1
    );
\r_reg1_1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg1_0(14),
      Q => r_reg1_1(14),
      R => r_reg0_1_reg_r_1
    );
\r_reg1_1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg1_0(15),
      Q => r_reg1_1(15),
      R => r_reg0_1_reg_r_1
    );
\r_reg1_1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg1_0(16),
      Q => r_reg1_1(16),
      R => r_reg0_1_reg_r_1
    );
\r_reg1_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg1_0(1),
      Q => r_reg1_1(1),
      R => r_reg0_1_reg_r_1
    );
\r_reg1_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg1_0(2),
      Q => r_reg1_1(2),
      R => r_reg0_1_reg_r_1
    );
\r_reg1_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg1_0(3),
      Q => r_reg1_1(3),
      R => r_reg0_1_reg_r_1
    );
\r_reg1_1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg1_0(4),
      Q => r_reg1_1(4),
      R => r_reg0_1_reg_r_1
    );
\r_reg1_1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg1_0(5),
      Q => r_reg1_1(5),
      R => r_reg0_1_reg_r_1
    );
\r_reg1_1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg1_0(6),
      Q => r_reg1_1(6),
      R => r_reg0_1_reg_r_1
    );
\r_reg1_1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg1_0(7),
      Q => r_reg1_1(7),
      R => r_reg0_1_reg_r_1
    );
\r_reg1_1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg1_0(8),
      Q => r_reg1_1(8),
      R => r_reg0_1_reg_r_1
    );
\r_reg1_1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_reg1_0(9),
      Q => r_reg1_1(9),
      R => r_reg0_1_reg_r_1
    );
\r_state_duration_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F00F0FE0"
    )
        port map (
      I0 => \w_s1_o_enable[2]_27\,
      I1 => \^w_s2_o_enable[2]_36\,
      I2 => \r_core_state__0\(0),
      I3 => \r_core_state__0\(1),
      I4 => r_state_duration_reg_n_0,
      O => \r_state_duration_i_1__1_n_0\
    );
r_state_duration_reg: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_state_duration_i_1__1_n_0\,
      Q => r_state_duration_reg_n_0,
      R => r_reg0_1_reg_r_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_transpose is
  port (
    r_i_enable_reg_0 : out STD_LOGIC;
    w_trans_to_dct1_axis_tlast : out STD_LOGIC;
    \r_next_output_row_reg[2]_0\ : out STD_LOGIC;
    r_core_state : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_curr_input_row_reg[0]_0\ : out STD_LOGIC;
    w_trans_to_dct1_axis_tvalid : out STD_LOGIC;
    \r_next_output_col_reg[2]_0\ : out STD_LOGIC;
    \FSM_sequential_r_core_state_reg[0]_0\ : out STD_LOGIC;
    \r_next_output_row_reg[0]_rep_0\ : out STD_LOGIC;
    \FSM_sequential_r_core_state_reg[1]_rep_0\ : out STD_LOGIC;
    \FSM_sequential_r_core_state_reg[1]_rep__0_0\ : out STD_LOGIC;
    \FSM_sequential_r_core_state_reg[1]_0\ : out STD_LOGIC;
    \r_in_num_shifts_reg[1]_0\ : out STD_LOGIC;
    r_o_axis_TLAST_reg_0 : out STD_LOGIC;
    \r_in_num_shifts_reg[2]_0\ : out STD_LOGIC;
    \r_o_axis_TDATA_reg[16]_0\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \r_reg0_3_reg[0]\ : in STD_LOGIC;
    i_clk : in STD_LOGIC;
    r_i_enable_reg_1 : in STD_LOGIC;
    r_o_axis_TLAST_reg_1 : in STD_LOGIC;
    w_dct0_to_trans_axis_tvalid : in STD_LOGIC;
    \r_o_axis_TDATA_reg[0]_0\ : in STD_LOGIC;
    \r_next_output_row_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \r_curr_input_col_reg[0]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 16 downto 0 );
    i_aresetn : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_transpose;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_transpose is
  signal \FSM_sequential_r_core_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_r_core_state_reg[0]_0\ : STD_LOGIC;
  signal \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_r_core_state_reg[0]_rep_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_r_core_state_reg[1]_rep_0\ : STD_LOGIC;
  signal \^fsm_sequential_r_core_state_reg[1]_rep__0_0\ : STD_LOGIC;
  signal \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_core_state\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal r_curr_input_col : STD_LOGIC;
  signal \r_curr_input_col[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_curr_input_col[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_curr_input_col[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_curr_input_col_reg_n_0_[0]\ : STD_LOGIC;
  signal \r_curr_input_col_reg_n_0_[1]\ : STD_LOGIC;
  signal \r_curr_input_col_reg_n_0_[2]\ : STD_LOGIC;
  signal \r_curr_input_row[0]_i_1_n_0\ : STD_LOGIC;
  signal \r_curr_input_row[1]_i_1_n_0\ : STD_LOGIC;
  signal \r_curr_input_row[2]_i_1_n_0\ : STD_LOGIC;
  signal \r_curr_input_row[2]_i_2_n_0\ : STD_LOGIC;
  signal \^r_curr_input_row_reg[0]_0\ : STD_LOGIC;
  signal \r_curr_input_row_reg_n_0_[0]\ : STD_LOGIC;
  signal \r_curr_input_row_reg_n_0_[1]\ : STD_LOGIC;
  signal \r_curr_input_row_reg_n_0_[2]\ : STD_LOGIC;
  signal \^r_i_enable_reg_0\ : STD_LOGIC;
  signal \r_in_num_shifts[0]_i_1_n_0\ : STD_LOGIC;
  signal \r_in_num_shifts[1]_i_1_n_0\ : STD_LOGIC;
  signal \r_in_num_shifts[2]_i_1_n_0\ : STD_LOGIC;
  signal \^r_in_num_shifts_reg[2]_0\ : STD_LOGIC;
  signal \r_in_num_shifts_reg_n_0_[0]\ : STD_LOGIC;
  signal \r_in_num_shifts_reg_n_0_[1]\ : STD_LOGIC;
  signal r_input_coeffs : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal r_input_coeffs1_in : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs[0][0][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][1][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][2][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][2][10]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][2][11]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][2][12]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][2][13]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][2][14]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][2][15]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][2][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][2][16]_i_2_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][2][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][2][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][2][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][2][4]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][2][5]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][2][6]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][2][7]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][2][8]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][2][9]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][3][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][3][10]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][3][11]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][3][12]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][3][13]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][3][14]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][3][15]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][3][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][3][16]_i_2_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][3][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][3][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][3][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][3][4]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][3][5]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][3][6]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][3][7]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][3][8]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][3][9]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][4][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][4][10]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][4][11]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][4][12]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][4][13]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][4][14]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][4][15]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][4][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][4][16]_i_2_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][4][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][4][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][4][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][4][4]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][4][5]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][4][6]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][4][7]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][4][8]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][4][9]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][5][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][5][10]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][5][11]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][5][12]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][5][13]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][5][14]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][5][15]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][5][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][5][16]_i_2_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][5][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][5][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][5][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][5][4]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][5][5]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][5][6]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][5][7]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][5][8]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][5][9]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][6][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][6][10]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][6][11]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][6][12]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][6][13]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][6][14]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][6][15]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][6][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][6][16]_i_2_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][6][16]_i_3_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][6][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][6][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][6][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][6][4]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][6][5]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][6][6]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][6][7]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][6][8]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][6][9]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][7][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][7][16]_i_3_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][7][16]_i_4_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][0][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][0][10]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][0][11]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][0][12]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][0][13]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][0][14]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][0][15]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][0][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][0][16]_i_2_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][0][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][0][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][0][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][0][4]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][0][5]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][0][6]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][0][7]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][0][8]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][0][9]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][1][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][1][10]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][1][11]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][1][12]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][1][13]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][1][14]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][1][15]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][1][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][1][16]_i_2_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][1][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][1][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][1][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][1][4]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][1][5]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][1][6]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][1][7]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][1][8]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][1][9]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][2][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][2][10]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][2][11]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][2][12]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][2][13]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][2][14]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][2][15]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][2][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][2][16]_i_2_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][2][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][2][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][2][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][2][4]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][2][5]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][2][6]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][2][7]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][2][8]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][2][9]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][3][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][3][10]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][3][11]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][3][12]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][3][13]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][3][14]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][3][15]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][3][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][3][16]_i_2_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][3][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][3][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][3][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][3][4]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][3][5]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][3][6]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][3][7]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][3][8]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][3][9]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][4][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][4][10]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][4][11]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][4][12]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][4][13]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][4][14]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][4][15]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][4][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][4][16]_i_2_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][4][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][4][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][4][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][4][4]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][4][5]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][4][6]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][4][7]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][4][8]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][4][9]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][5][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][5][10]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][5][11]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][5][12]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][5][13]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][5][14]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][5][15]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][5][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][5][16]_i_2_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][5][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][5][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][5][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][5][4]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][5][5]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][5][6]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][5][7]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][5][8]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][5][9]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][6][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][6][10]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][6][11]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][6][12]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][6][13]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][6][14]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][6][15]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][6][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][6][16]_i_2_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][6][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][6][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][6][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][6][4]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][6][5]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][6][6]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][6][7]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][6][8]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][6][9]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][7][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][7][16]_i_2_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][0][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][0][10]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][0][11]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][0][12]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][0][13]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][0][14]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][0][15]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][0][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][0][16]_i_2_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][0][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][0][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][0][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][0][4]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][0][5]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][0][6]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][0][7]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][0][8]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][0][9]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][1][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][1][10]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][1][11]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][1][12]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][1][13]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][1][14]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][1][15]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][1][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][1][16]_i_2_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][1][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][1][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][1][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][1][4]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][1][5]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][1][6]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][1][7]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][1][8]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][1][9]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][2][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][2][10]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][2][11]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][2][12]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][2][13]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][2][14]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][2][15]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][2][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][2][16]_i_2_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][2][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][2][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][2][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][2][4]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][2][5]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][2][6]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][2][7]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][2][8]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][2][9]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][3][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][3][10]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][3][11]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][3][12]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][3][13]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][3][14]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][3][15]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][3][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][3][16]_i_2_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][3][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][3][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][3][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][3][4]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][3][5]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][3][6]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][3][7]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][3][8]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][3][9]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][4][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][4][10]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][4][11]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][4][12]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][4][13]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][4][14]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][4][15]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][4][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][4][16]_i_2_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][4][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][4][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][4][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][4][4]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][4][5]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][4][6]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][4][7]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][4][8]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][4][9]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][5][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][5][10]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][5][11]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][5][12]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][5][13]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][5][14]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][5][15]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][5][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][5][16]_i_2_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][5][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][5][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][5][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][5][4]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][5][5]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][5][6]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][5][7]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][5][8]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][5][9]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][6][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][6][10]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][6][11]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][6][12]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][6][13]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][6][14]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][6][15]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][6][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][6][16]_i_2_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][6][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][6][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][6][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][6][4]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][6][5]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][6][6]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][6][7]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][6][8]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][6][9]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][7][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][7][16]_i_2_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][0][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][0][10]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][0][11]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][0][12]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][0][13]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][0][14]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][0][15]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][0][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][0][16]_i_2_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][0][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][0][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][0][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][0][4]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][0][5]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][0][6]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][0][7]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][0][8]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][0][9]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][1][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][1][10]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][1][11]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][1][12]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][1][13]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][1][14]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][1][15]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][1][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][1][16]_i_2_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][1][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][1][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][1][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][1][4]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][1][5]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][1][6]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][1][7]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][1][8]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][1][9]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][2][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][2][10]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][2][11]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][2][12]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][2][13]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][2][14]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][2][15]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][2][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][2][16]_i_2_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][2][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][2][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][2][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][2][4]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][2][5]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][2][6]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][2][7]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][2][8]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][2][9]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][3][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][3][10]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][3][11]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][3][12]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][3][13]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][3][14]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][3][15]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][3][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][3][16]_i_2_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][3][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][3][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][3][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][3][4]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][3][5]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][3][6]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][3][7]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][3][8]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][3][9]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][4][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][4][10]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][4][11]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][4][12]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][4][13]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][4][14]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][4][15]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][4][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][4][16]_i_2_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][4][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][4][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][4][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][4][4]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][4][5]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][4][6]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][4][7]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][4][8]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][4][9]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][5][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][5][10]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][5][11]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][5][12]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][5][13]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][5][14]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][5][15]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][5][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][5][16]_i_2_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][5][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][5][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][5][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][5][4]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][5][5]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][5][6]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][5][7]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][5][8]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][5][9]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][6][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][6][10]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][6][11]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][6][12]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][6][13]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][6][14]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][6][15]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][6][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][6][16]_i_2_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][6][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][6][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][6][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][6][4]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][6][5]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][6][6]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][6][7]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][6][8]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][6][9]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][7][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][7][16]_i_2_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][0][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][0][10]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][0][11]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][0][12]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][0][13]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][0][14]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][0][15]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][0][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][0][16]_i_2_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][0][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][0][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][0][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][0][4]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][0][5]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][0][6]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][0][7]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][0][8]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][0][9]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][1][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][1][10]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][1][11]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][1][12]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][1][13]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][1][14]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][1][15]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][1][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][1][16]_i_2_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][1][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][1][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][1][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][1][4]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][1][5]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][1][6]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][1][7]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][1][8]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][1][9]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][2][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][2][10]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][2][11]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][2][12]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][2][13]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][2][14]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][2][15]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][2][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][2][16]_i_2_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][2][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][2][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][2][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][2][4]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][2][5]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][2][6]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][2][7]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][2][8]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][2][9]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][3][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][3][10]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][3][11]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][3][12]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][3][13]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][3][14]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][3][15]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][3][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][3][16]_i_2_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][3][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][3][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][3][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][3][4]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][3][5]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][3][6]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][3][7]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][3][8]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][3][9]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][4][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][4][10]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][4][11]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][4][12]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][4][13]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][4][14]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][4][15]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][4][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][4][16]_i_2_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][4][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][4][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][4][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][4][4]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][4][5]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][4][6]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][4][7]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][4][8]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][4][9]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][5][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][5][10]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][5][11]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][5][12]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][5][13]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][5][14]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][5][15]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][5][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][5][16]_i_2_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][5][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][5][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][5][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][5][4]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][5][5]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][5][6]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][5][7]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][5][8]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][5][9]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][6][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][6][10]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][6][11]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][6][12]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][6][13]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][6][14]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][6][15]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][6][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][6][16]_i_2_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][6][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][6][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][6][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][6][4]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][6][5]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][6][6]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][6][7]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][6][8]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][6][9]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][7][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][0][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][0][10]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][0][11]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][0][12]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][0][13]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][0][14]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][0][15]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][0][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][0][16]_i_2_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][0][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][0][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][0][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][0][4]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][0][5]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][0][6]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][0][7]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][0][8]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][0][9]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][1][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][1][10]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][1][11]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][1][12]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][1][13]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][1][14]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][1][15]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][1][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][1][16]_i_2_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][1][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][1][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][1][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][1][4]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][1][5]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][1][6]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][1][7]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][1][8]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][1][9]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][2][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][2][10]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][2][11]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][2][12]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][2][13]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][2][14]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][2][15]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][2][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][2][16]_i_2_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][2][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][2][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][2][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][2][4]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][2][5]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][2][6]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][2][7]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][2][8]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][2][9]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][3][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][3][10]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][3][11]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][3][12]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][3][13]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][3][14]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][3][15]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][3][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][3][16]_i_2_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][3][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][3][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][3][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][3][4]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][3][5]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][3][6]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][3][7]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][3][8]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][3][9]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][4][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][4][10]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][4][11]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][4][12]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][4][13]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][4][14]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][4][15]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][4][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][4][16]_i_2_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][4][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][4][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][4][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][4][4]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][4][5]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][4][6]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][4][7]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][4][8]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][4][9]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][5][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][5][10]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][5][11]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][5][12]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][5][13]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][5][14]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][5][15]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][5][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][5][16]_i_2_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][5][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][5][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][5][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][5][4]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][5][5]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][5][6]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][5][7]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][5][8]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][5][9]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][6][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][6][10]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][6][11]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][6][12]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][6][13]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][6][14]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][6][15]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][6][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][6][16]_i_2_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][6][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][6][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][6][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][6][4]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][6][5]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][6][6]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][6][7]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][6][8]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][6][9]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][7][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][7][16]_i_2_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][0][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][0][10]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][0][11]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][0][12]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][0][13]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][0][14]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][0][15]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][0][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][0][16]_i_2_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][0][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][0][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][0][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][0][4]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][0][5]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][0][6]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][0][7]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][0][8]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][0][9]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][1][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][1][10]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][1][11]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][1][12]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][1][13]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][1][14]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][1][15]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][1][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][1][16]_i_2_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][1][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][1][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][1][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][1][4]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][1][5]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][1][6]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][1][7]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][1][8]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][1][9]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][2][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][2][10]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][2][11]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][2][12]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][2][13]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][2][14]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][2][15]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][2][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][2][16]_i_2_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][2][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][2][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][2][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][2][4]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][2][5]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][2][6]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][2][7]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][2][8]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][2][9]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][3][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][3][10]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][3][11]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][3][12]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][3][13]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][3][14]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][3][15]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][3][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][3][16]_i_2_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][3][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][3][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][3][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][3][4]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][3][5]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][3][6]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][3][7]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][3][8]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][3][9]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][4][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][4][10]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][4][11]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][4][12]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][4][13]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][4][14]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][4][15]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][4][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][4][16]_i_2_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][4][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][4][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][4][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][4][4]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][4][5]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][4][6]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][4][7]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][4][8]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][4][9]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][5][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][5][10]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][5][11]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][5][12]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][5][13]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][5][14]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][5][15]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][5][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][5][16]_i_2_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][5][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][5][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][5][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][5][4]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][5][5]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][5][6]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][5][7]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][5][8]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][5][9]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][6][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][6][10]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][6][11]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][6][12]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][6][13]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][6][14]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][6][15]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][6][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][6][16]_i_2_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][6][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][6][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][6][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][6][4]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][6][5]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][6][6]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][6][7]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][6][8]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][6][9]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][7][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][7][16]_i_2_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][0][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][0][10]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][0][11]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][0][12]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][0][13]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][0][14]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][0][15]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][0][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][0][16]_i_2_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][0][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][0][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][0][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][0][4]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][0][5]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][0][6]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][0][7]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][0][8]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][0][9]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][1][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][1][10]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][1][11]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][1][12]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][1][13]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][1][14]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][1][15]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][1][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][1][16]_i_2_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][1][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][1][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][1][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][1][4]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][1][5]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][1][6]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][1][7]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][1][8]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][1][9]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][2][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][2][10]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][2][11]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][2][12]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][2][13]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][2][14]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][2][15]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][2][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][2][16]_i_2_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][2][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][2][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][2][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][2][4]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][2][5]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][2][6]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][2][7]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][2][8]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][2][9]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][3][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][3][10]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][3][11]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][3][12]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][3][13]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][3][14]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][3][15]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][3][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][3][16]_i_2_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][3][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][3][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][3][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][3][4]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][3][5]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][3][6]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][3][7]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][3][8]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][3][9]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][4][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][4][10]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][4][11]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][4][12]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][4][13]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][4][14]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][4][15]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][4][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][4][16]_i_2_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][4][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][4][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][4][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][4][4]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][4][5]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][4][6]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][4][7]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][4][8]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][4][9]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][5][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][5][10]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][5][11]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][5][12]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][5][13]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][5][14]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][5][15]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][5][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][5][16]_i_2_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][5][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][5][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][5][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][5][4]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][5][5]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][5][6]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][5][7]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][5][8]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][5][9]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][6][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][6][10]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][6][11]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][6][12]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][6][13]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][6][14]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][6][15]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][6][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][6][16]_i_2_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][6][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][6][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][6][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][6][4]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][6][5]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][6][6]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][6][7]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][6][8]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][6][9]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][7][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs_reg[0][1]_114\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[0][2]_113\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[0][3]_112\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[0][4]_111\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[0][5]_110\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[0][6]_109\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[0][7]_108\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[1][1]_121\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[1][2]_120\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[1][3]_119\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[1][4]_118\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[1][5]_117\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[1][6]_116\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[1][7]_115\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[2][1]_128\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[2][2]_127\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[2][3]_126\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[2][4]_125\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[2][5]_124\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[2][6]_123\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[2][7]_122\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[3][1]_135\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[3][2]_134\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[3][3]_133\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[3][4]_132\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[3][5]_131\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[3][6]_130\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[3][7]_129\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[4][1]_142\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[4][2]_141\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[4][3]_140\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[4][4]_139\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[4][5]_138\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[4][6]_137\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[4][7]_136\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[5][1]_149\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[5][2]_148\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[5][3]_147\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[5][4]_146\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[5][5]_145\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[5][6]_144\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[5][7]_143\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[6][1]_156\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[6][2]_155\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[6][3]_154\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[6][4]_153\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[6][5]_152\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[6][6]_151\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[6][7]_150\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg_n_0_[0][0][0]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[0][0][10]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[0][0][11]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[0][0][12]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[0][0][13]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[0][0][14]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[0][0][15]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[0][0][16]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[0][0][1]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[0][0][2]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[0][0][3]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[0][0][4]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[0][0][5]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[0][0][6]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[0][0][7]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[0][0][8]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[0][0][9]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[1][0][0]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[1][0][10]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[1][0][11]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[1][0][12]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[1][0][13]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[1][0][14]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[1][0][15]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[1][0][16]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[1][0][1]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[1][0][2]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[1][0][3]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[1][0][4]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[1][0][5]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[1][0][6]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[1][0][7]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[1][0][8]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[1][0][9]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[2][0][0]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[2][0][10]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[2][0][11]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[2][0][12]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[2][0][13]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[2][0][14]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[2][0][15]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[2][0][16]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[2][0][1]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[2][0][2]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[2][0][3]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[2][0][4]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[2][0][5]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[2][0][6]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[2][0][7]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[2][0][8]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[2][0][9]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[3][0][0]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[3][0][10]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[3][0][11]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[3][0][12]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[3][0][13]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[3][0][14]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[3][0][15]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[3][0][16]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[3][0][1]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[3][0][2]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[3][0][3]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[3][0][4]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[3][0][5]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[3][0][6]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[3][0][7]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[3][0][8]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[3][0][9]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[4][0][0]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[4][0][10]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[4][0][11]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[4][0][12]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[4][0][13]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[4][0][14]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[4][0][15]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[4][0][16]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[4][0][1]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[4][0][2]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[4][0][3]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[4][0][4]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[4][0][5]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[4][0][6]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[4][0][7]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[4][0][8]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[4][0][9]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[5][0][0]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[5][0][10]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[5][0][11]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[5][0][12]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[5][0][13]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[5][0][14]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[5][0][15]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[5][0][16]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[5][0][1]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[5][0][2]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[5][0][3]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[5][0][4]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[5][0][5]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[5][0][6]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[5][0][7]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[5][0][8]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[5][0][9]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[6][0][0]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[6][0][10]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[6][0][11]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[6][0][12]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[6][0][13]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[6][0][14]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[6][0][15]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[6][0][16]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[6][0][1]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[6][0][2]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[6][0][3]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[6][0][4]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[6][0][5]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[6][0][6]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[6][0][7]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[6][0][8]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[6][0][9]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][0][0]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][0][10]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][0][11]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][0][12]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][0][13]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][0][14]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][0][15]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][0][16]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][0][1]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][0][2]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][0][3]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][0][4]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][0][5]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][0][6]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][0][7]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][0][8]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][0][9]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][1][0]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][1][10]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][1][11]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][1][12]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][1][13]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][1][14]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][1][15]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][1][16]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][1][1]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][1][2]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][1][3]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][1][4]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][1][5]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][1][6]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][1][7]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][1][8]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][1][9]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][2][0]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][2][10]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][2][11]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][2][12]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][2][13]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][2][14]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][2][15]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][2][16]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][2][1]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][2][2]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][2][3]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][2][4]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][2][5]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][2][6]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][2][7]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][2][8]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][2][9]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][3][0]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][3][10]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][3][11]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][3][12]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][3][13]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][3][14]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][3][15]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][3][16]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][3][1]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][3][2]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][3][3]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][3][4]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][3][5]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][3][6]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][3][7]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][3][8]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][3][9]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][4][0]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][4][10]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][4][11]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][4][12]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][4][13]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][4][14]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][4][15]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][4][16]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][4][1]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][4][2]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][4][3]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][4][4]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][4][5]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][4][6]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][4][7]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][4][8]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][4][9]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][5][0]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][5][10]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][5][11]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][5][12]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][5][13]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][5][14]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][5][15]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][5][16]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][5][1]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][5][2]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][5][3]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][5][4]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][5][5]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][5][6]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][5][7]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][5][8]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][5][9]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][6][0]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][6][10]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][6][11]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][6][12]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][6][13]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][6][14]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][6][15]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][6][16]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][6][1]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][6][2]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][6][3]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][6][4]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][6][5]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][6][6]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][6][7]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][6][8]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][6][9]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][7][0]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][7][10]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][7][11]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][7][12]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][7][13]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][7][14]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][7][15]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][7][16]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][7][1]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][7][2]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][7][3]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][7][4]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][7][5]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][7][6]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][7][7]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][7][8]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][7][9]\ : STD_LOGIC;
  signal \r_next_output_col[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_next_output_col[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_next_output_col[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \r_next_output_col_reg_n_0_[0]\ : STD_LOGIC;
  signal \r_next_output_col_reg_n_0_[1]\ : STD_LOGIC;
  signal \r_next_output_col_reg_n_0_[2]\ : STD_LOGIC;
  signal r_next_output_row : STD_LOGIC;
  signal \r_next_output_row[0]_i_1_n_0\ : STD_LOGIC;
  signal \r_next_output_row[0]_i_2_n_0\ : STD_LOGIC;
  signal \r_next_output_row[0]_rep_i_1_n_0\ : STD_LOGIC;
  signal \r_next_output_row[1]_i_1_n_0\ : STD_LOGIC;
  signal \r_next_output_row[1]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \r_next_output_row[1]_rep_i_1_n_0\ : STD_LOGIC;
  signal \r_next_output_row[2]_i_1_n_0\ : STD_LOGIC;
  signal \r_next_output_row_reg[0]_rep_n_0\ : STD_LOGIC;
  signal \r_next_output_row_reg[1]_rep__0_n_0\ : STD_LOGIC;
  signal \r_next_output_row_reg[1]_rep_n_0\ : STD_LOGIC;
  signal \^r_next_output_row_reg[2]_0\ : STD_LOGIC;
  signal \r_next_output_row_reg_n_0_[0]\ : STD_LOGIC;
  signal \r_next_output_row_reg_n_0_[1]\ : STD_LOGIC;
  signal r_o_axis_TDATA1_in : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_o_axis_TDATA[0]_i_10_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[0]_i_11_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[0]_i_12_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[0]_i_13_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[0]_i_14_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[0]_i_15_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[0]_i_16_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[0]_i_17_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[0]_i_18_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[0]_i_21_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[0]_i_22_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[0]_i_23_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[0]_i_24_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[0]_i_25_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[0]_i_26_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[0]_i_27_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[0]_i_28_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[10]_i_10_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[10]_i_11_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[10]_i_12_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[10]_i_13_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[10]_i_14_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[10]_i_15_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[10]_i_16_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[10]_i_17_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[10]_i_18_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[10]_i_19_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[10]_i_20_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[10]_i_21_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[10]_i_22_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[10]_i_23_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[10]_i_4__0_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[10]_i_5_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[10]_i_6_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[10]_i_7_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[10]_i_8_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[10]_i_9_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[11]_i_10_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[11]_i_11_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[11]_i_12_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[11]_i_13_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[11]_i_14_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[11]_i_15_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[11]_i_16_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[11]_i_17_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[11]_i_18_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[11]_i_19_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[11]_i_20_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[11]_i_21_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[11]_i_22_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[11]_i_23_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[11]_i_24_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[11]_i_25_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[11]_i_26_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[11]_i_27_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[11]_i_3__0_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[11]_i_4__0_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[11]_i_8_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[12]_i_10_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[12]_i_11_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[12]_i_12_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[12]_i_13_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[12]_i_14_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[12]_i_15_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[12]_i_16_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[12]_i_17_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[12]_i_18_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[12]_i_19_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[12]_i_20_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[12]_i_21_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[12]_i_22_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[12]_i_23_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[12]_i_5_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[12]_i_6_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[12]_i_7_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[12]_i_8_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[12]_i_9_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[13]_i_10_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[13]_i_11_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[13]_i_12_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[13]_i_13_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[13]_i_14_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[13]_i_15_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[13]_i_16_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[13]_i_17_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[13]_i_18_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[13]_i_19_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[13]_i_20_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[13]_i_21_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[13]_i_22_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[13]_i_23_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[13]_i_24_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[13]_i_25_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[13]_i_26_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[13]_i_27_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[13]_i_2__0_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[13]_i_3__0_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[13]_i_4__0_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[13]_i_8_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[14]_i_10_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[14]_i_11_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[14]_i_12_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[14]_i_13_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[14]_i_14_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[14]_i_15_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[14]_i_16_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[14]_i_17_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[14]_i_18_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[14]_i_19_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[14]_i_20_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[14]_i_21_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[14]_i_22_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[14]_i_23_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[14]_i_24_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[14]_i_25_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[14]_i_2__0_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[14]_i_6_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[14]_i_8_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[14]_i_9_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_10_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_11_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_12_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_13_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_14_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_15_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_16_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_17_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_18_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_19_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_20_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_21_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_22_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_23_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_4__0_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_5_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_6_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_7_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_8_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_9_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[16]_i_10_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[16]_i_11_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[16]_i_12_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[16]_i_13_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[16]_i_14_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[16]_i_15_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[16]_i_16_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[16]_i_17_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[16]_i_18_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[16]_i_19_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[16]_i_20_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[16]_i_21_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[16]_i_22_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[16]_i_23_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[16]_i_24_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[16]_i_25_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[16]_i_26_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[16]_i_3__0_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[16]_i_4__0_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[16]_i_7_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[16]_i_9_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[1]_i_10_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[1]_i_11_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[1]_i_12_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[1]_i_13_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[1]_i_14_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[1]_i_15_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[1]_i_16_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[1]_i_17_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[1]_i_18_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[1]_i_19_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[1]_i_20_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[1]_i_21_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[1]_i_22_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[1]_i_23_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[1]_i_4__0_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[1]_i_5_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[1]_i_6_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[1]_i_7_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[1]_i_8_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[1]_i_9_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[2]_i_10_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[2]_i_11_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[2]_i_12_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[2]_i_13_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[2]_i_14_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[2]_i_15_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[2]_i_16_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[2]_i_17_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[2]_i_18_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[2]_i_19_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[2]_i_20_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[2]_i_21_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[2]_i_22_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[2]_i_23_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[2]_i_4__0_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[2]_i_5_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[2]_i_6_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[2]_i_7_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[2]_i_8_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[2]_i_9_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[3]_i_10_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[3]_i_11_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[3]_i_12_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[3]_i_13_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[3]_i_14_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[3]_i_15_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[3]_i_16_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[3]_i_17_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[3]_i_18_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[3]_i_19_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[3]_i_20_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[3]_i_21_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[3]_i_22_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[3]_i_23_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[3]_i_5_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[3]_i_6_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[3]_i_7_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[3]_i_8_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[3]_i_9_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[4]_i_10_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[4]_i_11_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[4]_i_12_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[4]_i_13_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[4]_i_14_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[4]_i_15_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[4]_i_16_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[4]_i_17_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[4]_i_18_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[4]_i_19_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[4]_i_20_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[4]_i_21_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[4]_i_22_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[4]_i_23_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[4]_i_24_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[4]_i_25_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[4]_i_5_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[4]_i_6_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[4]_i_8_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[4]_i_9_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[5]_i_10_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[5]_i_11_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[5]_i_12_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[5]_i_13_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[5]_i_14_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[5]_i_15_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[5]_i_16_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[5]_i_17_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[5]_i_18_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[5]_i_19_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[5]_i_20_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[5]_i_21_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[5]_i_22_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[5]_i_23_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[5]_i_4__0_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[5]_i_5_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[5]_i_6_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[5]_i_7_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[5]_i_8_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[5]_i_9_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[6]_i_13_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[6]_i_14_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[6]_i_15_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[6]_i_16_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[6]_i_17_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[6]_i_18_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[6]_i_19_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[6]_i_20_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[6]_i_21_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[6]_i_22_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[6]_i_23_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[6]_i_24_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[6]_i_25_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[6]_i_26_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[6]_i_27_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[6]_i_28_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[6]_i_3__0_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[6]_i_6_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[6]_i_7_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[7]_i_10_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[7]_i_11_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[7]_i_12_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[7]_i_13_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[7]_i_14_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[7]_i_15_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[7]_i_16_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[7]_i_17_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[7]_i_18_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[7]_i_19_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[7]_i_20_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[7]_i_21_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[7]_i_22_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[7]_i_23_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[7]_i_5_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[7]_i_6_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[7]_i_7_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[7]_i_8_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[7]_i_9_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[8]_i_12_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[8]_i_13_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[8]_i_14_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[8]_i_15_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[8]_i_16_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[8]_i_17_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[8]_i_18_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[8]_i_19_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[8]_i_20_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[8]_i_21_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[8]_i_22_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[8]_i_23_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[8]_i_24_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[8]_i_25_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[8]_i_26_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[8]_i_27_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[9]_i_10_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[9]_i_11_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[9]_i_12_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[9]_i_13_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[9]_i_14_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[9]_i_15_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[9]_i_16_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[9]_i_17_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[9]_i_18_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[9]_i_19_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[9]_i_20_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[9]_i_21_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[9]_i_22_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[9]_i_23_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[9]_i_4__0_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[9]_i_5_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[9]_i_6_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[9]_i_7_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[9]_i_8_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[9]_i_9_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[0]_i_19_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[0]_i_20_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[0]_i_9_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[10]_i_3_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[11]_i_5_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[11]_i_6_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[11]_i_7_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[11]_i_9_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[12]_i_3_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[13]_i_5_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[13]_i_6_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[13]_i_7_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[13]_i_9_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[14]_i_3_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[14]_i_4_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[14]_i_5_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[14]_i_7_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[16]_i_5_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[16]_i_6_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[16]_i_8_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[4]_i_7_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[6]_i_10_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[6]_i_11_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[6]_i_12_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[6]_i_4_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[6]_i_5_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[6]_i_8_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[6]_i_9_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[8]_i_10_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[8]_i_11_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[8]_i_4_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[8]_i_5_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[8]_i_6_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[8]_i_7_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[8]_i_8_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[8]_i_9_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[9]_i_3_n_0\ : STD_LOGIC;
  signal r_o_axis_TLAST : STD_LOGIC;
  signal r_out_num_shifts : STD_LOGIC;
  signal \r_out_num_shifts_reg_n_0_[0]\ : STD_LOGIC;
  signal \r_out_num_shifts_reg_n_0_[1]\ : STD_LOGIC;
  signal \r_out_num_shifts_reg_n_0_[2]\ : STD_LOGIC;
  signal \r_output_coeffs_reg[0][0]_51\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_output_coeffs_reg[0][1]_50\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_output_coeffs_reg[0][2]_49\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_output_coeffs_reg[0][3]_48\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_output_coeffs_reg[0][4]_47\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_output_coeffs_reg[0][5]_46\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_output_coeffs_reg[0][6]_45\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_output_coeffs_reg[0][7]_44\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_output_coeffs_reg[1][0]_59\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_output_coeffs_reg[1][1]_58\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_output_coeffs_reg[1][2]_57\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_output_coeffs_reg[1][3]_56\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_output_coeffs_reg[1][4]_55\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_output_coeffs_reg[1][5]_54\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_output_coeffs_reg[1][6]_53\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_output_coeffs_reg[1][7]_52\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_output_coeffs_reg[2][0]_67\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_output_coeffs_reg[2][1]_66\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_output_coeffs_reg[2][2]_65\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_output_coeffs_reg[2][3]_64\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_output_coeffs_reg[2][4]_63\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_output_coeffs_reg[2][5]_62\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_output_coeffs_reg[2][6]_61\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_output_coeffs_reg[2][7]_60\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_output_coeffs_reg[3][0]_75\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_output_coeffs_reg[3][1]_74\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_output_coeffs_reg[3][2]_73\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_output_coeffs_reg[3][3]_72\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_output_coeffs_reg[3][4]_71\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_output_coeffs_reg[3][5]_70\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_output_coeffs_reg[3][6]_69\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_output_coeffs_reg[3][7]_68\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_output_coeffs_reg[4][0]_83\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_output_coeffs_reg[4][1]_82\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_output_coeffs_reg[4][2]_81\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_output_coeffs_reg[4][3]_80\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_output_coeffs_reg[4][4]_79\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_output_coeffs_reg[4][5]_78\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_output_coeffs_reg[4][6]_77\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_output_coeffs_reg[4][7]_76\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_output_coeffs_reg[5][0]_91\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_output_coeffs_reg[5][1]_90\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_output_coeffs_reg[5][2]_89\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_output_coeffs_reg[5][3]_88\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_output_coeffs_reg[5][4]_87\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_output_coeffs_reg[5][5]_86\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_output_coeffs_reg[5][6]_85\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_output_coeffs_reg[5][7]_84\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_output_coeffs_reg[6][0]_99\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_output_coeffs_reg[6][1]_98\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_output_coeffs_reg[6][2]_97\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_output_coeffs_reg[6][3]_96\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_output_coeffs_reg[6][4]_95\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_output_coeffs_reg[6][5]_94\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_output_coeffs_reg[6][6]_93\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_output_coeffs_reg[6][7]_92\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_output_coeffs_reg[7][0]_107\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_output_coeffs_reg[7][1]_106\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_output_coeffs_reg[7][2]_105\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_output_coeffs_reg[7][3]_104\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_output_coeffs_reg[7][4]_103\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_output_coeffs_reg[7][5]_102\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_output_coeffs_reg[7][6]_101\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_output_coeffs_reg[7][7]_100\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal r_reg1_1 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal r_reg1_1_4 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal r_reg1_3 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal r_reg1_3_5 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal s2_n1_n_1 : STD_LOGIC;
  signal s2_n2_n_0 : STD_LOGIC;
  signal s2_n3_n_1 : STD_LOGIC;
  signal s3_n0_n_0 : STD_LOGIC;
  signal s3_n0_n_1 : STD_LOGIC;
  signal s3_n0_n_19 : STD_LOGIC;
  signal s3_n0_n_21 : STD_LOGIC;
  signal s3_n0_n_22 : STD_LOGIC;
  signal s3_n0_n_23 : STD_LOGIC;
  signal s3_n0_n_24 : STD_LOGIC;
  signal s3_n0_n_25 : STD_LOGIC;
  signal s3_n0_n_26 : STD_LOGIC;
  signal s3_n0_n_27 : STD_LOGIC;
  signal s3_n0_n_28 : STD_LOGIC;
  signal s3_n0_n_29 : STD_LOGIC;
  signal s3_n0_n_30 : STD_LOGIC;
  signal s3_n0_n_31 : STD_LOGIC;
  signal s3_n0_n_32 : STD_LOGIC;
  signal s3_n0_n_33 : STD_LOGIC;
  signal s3_n0_n_34 : STD_LOGIC;
  signal s3_n0_n_35 : STD_LOGIC;
  signal s3_n0_n_36 : STD_LOGIC;
  signal s3_n0_n_37 : STD_LOGIC;
  signal s3_n0_n_38 : STD_LOGIC;
  signal s3_n2_n_34 : STD_LOGIC;
  signal s3_n3_n_34 : STD_LOGIC;
  signal \w_s1_o_enable[0]_22\ : STD_LOGIC;
  signal \w_s1_o_enable[1]_25\ : STD_LOGIC;
  signal \w_s1_o_enable[2]_27\ : STD_LOGIC;
  signal \w_s1_o_enable[3]_30\ : STD_LOGIC;
  signal \w_s1_out[0]_20\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \w_s1_out[1]_21\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \w_s1_out[2]_23\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \w_s1_out[3]_24\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \w_s1_out[4]_26\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \w_s1_out[6]_28\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \w_s1_out[7]_29\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \w_s2_o_enable[0]_32\ : STD_LOGIC;
  signal \w_s2_o_enable[1]_34\ : STD_LOGIC;
  signal \w_s2_o_enable[2]_36\ : STD_LOGIC;
  signal \w_s2_o_enable[3]_38\ : STD_LOGIC;
  signal \w_s2_out[0]_31\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \w_s2_out[2]_33\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \w_s2_out[5]_35\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \w_s2_out[7]_37\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \w_s3_out[0]_0\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \w_s3_out[1]_40\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \w_s3_out[2]_1\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \w_s3_out[3]_41\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \w_s3_out[4]_2\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \w_s3_out[5]_42\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \w_s3_out[6]_3\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \w_s3_out[7]_43\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal w_switch_out0 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal w_switch_out0_0 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal w_switch_out0_1 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal w_switch_out0_2 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal w_switch_out0_3 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \^w_trans_to_dct1_axis_tlast\ : STD_LOGIC;
  signal \^w_trans_to_dct1_axis_tvalid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_r_core_state[1]_i_3\ : label is "soft_lutpair414";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_r_core_state_reg[0]\ : label is "STATE_COMPUTATION:01,STATE_OUTPUT_TRANSMISSION:10,STATE_INPUT_COLLECTION:00";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \FSM_sequential_r_core_state_reg[0]\ : label is "FSM_sequential_r_core_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_r_core_state_reg[0]_rep\ : label is "STATE_COMPUTATION:01,STATE_OUTPUT_TRANSMISSION:10,STATE_INPUT_COLLECTION:00";
  attribute ORIG_CELL_NAME of \FSM_sequential_r_core_state_reg[0]_rep\ : label is "FSM_sequential_r_core_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_r_core_state_reg[0]_rep__0\ : label is "STATE_COMPUTATION:01,STATE_OUTPUT_TRANSMISSION:10,STATE_INPUT_COLLECTION:00";
  attribute ORIG_CELL_NAME of \FSM_sequential_r_core_state_reg[0]_rep__0\ : label is "FSM_sequential_r_core_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_r_core_state_reg[0]_rep__1\ : label is "STATE_COMPUTATION:01,STATE_OUTPUT_TRANSMISSION:10,STATE_INPUT_COLLECTION:00";
  attribute ORIG_CELL_NAME of \FSM_sequential_r_core_state_reg[0]_rep__1\ : label is "FSM_sequential_r_core_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_r_core_state_reg[0]_rep__2\ : label is "STATE_COMPUTATION:01,STATE_OUTPUT_TRANSMISSION:10,STATE_INPUT_COLLECTION:00";
  attribute ORIG_CELL_NAME of \FSM_sequential_r_core_state_reg[0]_rep__2\ : label is "FSM_sequential_r_core_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_r_core_state_reg[0]_rep__3\ : label is "STATE_COMPUTATION:01,STATE_OUTPUT_TRANSMISSION:10,STATE_INPUT_COLLECTION:00";
  attribute ORIG_CELL_NAME of \FSM_sequential_r_core_state_reg[0]_rep__3\ : label is "FSM_sequential_r_core_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_r_core_state_reg[0]_rep__4\ : label is "STATE_COMPUTATION:01,STATE_OUTPUT_TRANSMISSION:10,STATE_INPUT_COLLECTION:00";
  attribute ORIG_CELL_NAME of \FSM_sequential_r_core_state_reg[0]_rep__4\ : label is "FSM_sequential_r_core_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_r_core_state_reg[0]_rep__5\ : label is "STATE_COMPUTATION:01,STATE_OUTPUT_TRANSMISSION:10,STATE_INPUT_COLLECTION:00";
  attribute ORIG_CELL_NAME of \FSM_sequential_r_core_state_reg[0]_rep__5\ : label is "FSM_sequential_r_core_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_r_core_state_reg[1]\ : label is "STATE_COMPUTATION:01,STATE_OUTPUT_TRANSMISSION:10,STATE_INPUT_COLLECTION:00";
  attribute ORIG_CELL_NAME of \FSM_sequential_r_core_state_reg[1]\ : label is "FSM_sequential_r_core_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_r_core_state_reg[1]_rep\ : label is "STATE_COMPUTATION:01,STATE_OUTPUT_TRANSMISSION:10,STATE_INPUT_COLLECTION:00";
  attribute ORIG_CELL_NAME of \FSM_sequential_r_core_state_reg[1]_rep\ : label is "FSM_sequential_r_core_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_r_core_state_reg[1]_rep__0\ : label is "STATE_COMPUTATION:01,STATE_OUTPUT_TRANSMISSION:10,STATE_INPUT_COLLECTION:00";
  attribute ORIG_CELL_NAME of \FSM_sequential_r_core_state_reg[1]_rep__0\ : label is "FSM_sequential_r_core_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_r_core_state_reg[1]_rep__1\ : label is "STATE_COMPUTATION:01,STATE_OUTPUT_TRANSMISSION:10,STATE_INPUT_COLLECTION:00";
  attribute ORIG_CELL_NAME of \FSM_sequential_r_core_state_reg[1]_rep__1\ : label is "FSM_sequential_r_core_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_r_core_state_reg[1]_rep__2\ : label is "STATE_COMPUTATION:01,STATE_OUTPUT_TRANSMISSION:10,STATE_INPUT_COLLECTION:00";
  attribute ORIG_CELL_NAME of \FSM_sequential_r_core_state_reg[1]_rep__2\ : label is "FSM_sequential_r_core_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_r_core_state_reg[1]_rep__3\ : label is "STATE_COMPUTATION:01,STATE_OUTPUT_TRANSMISSION:10,STATE_INPUT_COLLECTION:00";
  attribute ORIG_CELL_NAME of \FSM_sequential_r_core_state_reg[1]_rep__3\ : label is "FSM_sequential_r_core_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_r_core_state_reg[1]_rep__4\ : label is "STATE_COMPUTATION:01,STATE_OUTPUT_TRANSMISSION:10,STATE_INPUT_COLLECTION:00";
  attribute ORIG_CELL_NAME of \FSM_sequential_r_core_state_reg[1]_rep__4\ : label is "FSM_sequential_r_core_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_r_core_state_reg[1]_rep__5\ : label is "STATE_COMPUTATION:01,STATE_OUTPUT_TRANSMISSION:10,STATE_INPUT_COLLECTION:00";
  attribute ORIG_CELL_NAME of \FSM_sequential_r_core_state_reg[1]_rep__5\ : label is "FSM_sequential_r_core_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_r_core_state_reg[1]_rep__6\ : label is "STATE_COMPUTATION:01,STATE_OUTPUT_TRANSMISSION:10,STATE_INPUT_COLLECTION:00";
  attribute ORIG_CELL_NAME of \FSM_sequential_r_core_state_reg[1]_rep__6\ : label is "FSM_sequential_r_core_state_reg[1]";
  attribute SOFT_HLUTNM of \r_curr_input_col[0]_i_1__0\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \r_curr_input_col[0]_i_1__1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \r_curr_input_col[1]_i_1__0\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \r_curr_input_row[0]_i_1\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \r_curr_input_row[2]_i_2\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \r_curr_input_row[2]_i_3\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of r_i_enable_i_2 : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of r_i_enable_i_3 : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \r_in_num_shifts[0]_i_1\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \r_in_num_shifts[1]_i_1\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \r_in_num_shifts[2]_i_1\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \r_input_coeffs[0][0][0]_i_1\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \r_input_coeffs[0][7][16]_i_3\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \r_input_coeffs[0][7][16]_i_4\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \r_input_coeffs[1][7][16]_i_2\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \r_input_coeffs[2][7][16]_i_2\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \r_input_coeffs[3][7][16]_i_2\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \r_input_coeffs[5][7][16]_i_2\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \r_input_coeffs[6][7][16]_i_2\ : label is "soft_lutpair406";
  attribute RAM_STYLE : string;
  attribute RAM_STYLE of \r_input_coeffs_reg[0][0][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][0][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][0][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][0][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][0][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][0][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][0][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][0][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][0][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][0][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][0][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][0][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][0][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][0][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][0][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][0][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][0][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][1][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][1][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][1][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][1][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][1][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][1][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][1][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][1][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][1][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][1][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][1][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][1][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][1][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][1][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][1][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][1][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][1][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][2][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][2][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][2][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][2][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][2][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][2][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][2][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][2][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][2][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][2][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][2][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][2][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][2][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][2][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][2][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][2][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][2][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][3][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][3][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][3][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][3][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][3][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][3][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][3][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][3][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][3][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][3][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][3][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][3][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][3][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][3][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][3][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][3][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][3][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][4][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][4][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][4][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][4][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][4][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][4][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][4][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][4][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][4][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][4][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][4][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][4][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][4][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][4][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][4][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][4][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][4][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][5][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][5][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][5][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][5][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][5][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][5][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][5][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][5][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][5][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][5][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][5][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][5][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][5][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][5][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][5][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][5][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][5][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][6][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][6][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][6][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][6][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][6][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][6][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][6][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][6][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][6][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][6][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][6][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][6][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][6][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][6][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][6][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][6][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][6][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][7][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][7][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][7][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][7][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][7][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][7][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][7][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][7][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][7][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][7][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][7][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][7][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][7][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][7][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][7][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][7][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][7][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][0][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][0][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][0][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][0][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][0][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][0][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][0][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][0][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][0][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][0][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][0][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][0][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][0][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][0][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][0][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][0][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][0][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][1][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][1][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][1][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][1][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][1][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][1][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][1][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][1][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][1][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][1][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][1][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][1][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][1][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][1][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][1][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][1][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][1][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][2][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][2][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][2][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][2][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][2][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][2][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][2][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][2][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][2][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][2][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][2][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][2][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][2][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][2][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][2][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][2][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][2][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][3][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][3][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][3][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][3][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][3][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][3][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][3][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][3][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][3][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][3][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][3][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][3][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][3][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][3][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][3][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][3][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][3][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][4][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][4][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][4][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][4][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][4][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][4][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][4][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][4][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][4][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][4][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][4][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][4][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][4][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][4][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][4][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][4][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][4][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][5][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][5][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][5][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][5][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][5][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][5][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][5][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][5][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][5][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][5][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][5][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][5][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][5][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][5][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][5][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][5][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][5][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][6][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][6][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][6][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][6][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][6][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][6][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][6][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][6][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][6][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][6][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][6][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][6][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][6][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][6][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][6][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][6][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][6][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][7][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][7][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][7][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][7][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][7][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][7][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][7][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][7][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][7][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][7][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][7][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][7][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][7][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][7][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][7][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][7][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][7][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][0][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][0][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][0][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][0][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][0][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][0][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][0][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][0][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][0][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][0][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][0][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][0][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][0][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][0][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][0][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][0][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][0][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][1][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][1][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][1][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][1][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][1][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][1][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][1][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][1][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][1][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][1][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][1][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][1][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][1][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][1][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][1][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][1][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][1][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][2][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][2][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][2][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][2][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][2][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][2][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][2][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][2][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][2][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][2][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][2][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][2][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][2][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][2][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][2][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][2][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][2][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][3][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][3][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][3][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][3][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][3][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][3][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][3][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][3][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][3][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][3][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][3][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][3][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][3][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][3][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][3][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][3][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][3][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][4][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][4][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][4][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][4][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][4][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][4][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][4][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][4][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][4][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][4][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][4][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][4][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][4][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][4][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][4][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][4][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][4][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][5][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][5][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][5][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][5][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][5][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][5][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][5][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][5][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][5][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][5][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][5][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][5][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][5][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][5][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][5][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][5][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][5][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][6][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][6][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][6][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][6][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][6][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][6][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][6][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][6][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][6][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][6][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][6][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][6][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][6][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][6][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][6][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][6][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][6][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][7][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][7][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][7][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][7][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][7][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][7][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][7][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][7][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][7][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][7][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][7][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][7][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][7][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][7][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][7][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][7][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][7][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][0][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][0][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][0][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][0][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][0][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][0][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][0][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][0][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][0][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][0][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][0][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][0][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][0][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][0][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][0][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][0][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][0][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][1][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][1][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][1][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][1][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][1][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][1][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][1][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][1][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][1][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][1][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][1][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][1][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][1][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][1][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][1][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][1][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][1][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][2][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][2][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][2][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][2][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][2][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][2][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][2][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][2][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][2][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][2][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][2][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][2][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][2][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][2][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][2][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][2][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][2][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][3][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][3][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][3][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][3][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][3][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][3][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][3][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][3][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][3][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][3][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][3][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][3][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][3][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][3][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][3][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][3][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][3][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][4][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][4][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][4][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][4][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][4][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][4][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][4][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][4][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][4][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][4][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][4][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][4][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][4][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][4][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][4][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][4][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][4][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][5][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][5][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][5][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][5][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][5][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][5][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][5][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][5][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][5][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][5][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][5][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][5][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][5][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][5][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][5][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][5][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][5][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][6][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][6][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][6][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][6][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][6][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][6][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][6][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][6][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][6][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][6][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][6][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][6][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][6][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][6][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][6][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][6][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][6][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][7][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][7][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][7][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][7][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][7][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][7][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][7][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][7][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][7][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][7][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][7][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][7][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][7][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][7][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][7][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][7][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][7][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][0][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][0][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][0][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][0][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][0][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][0][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][0][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][0][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][0][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][0][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][0][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][0][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][0][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][0][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][0][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][0][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][0][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][1][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][1][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][1][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][1][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][1][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][1][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][1][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][1][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][1][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][1][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][1][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][1][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][1][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][1][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][1][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][1][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][1][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][2][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][2][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][2][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][2][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][2][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][2][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][2][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][2][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][2][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][2][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][2][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][2][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][2][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][2][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][2][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][2][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][2][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][3][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][3][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][3][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][3][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][3][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][3][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][3][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][3][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][3][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][3][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][3][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][3][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][3][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][3][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][3][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][3][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][3][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][4][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][4][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][4][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][4][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][4][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][4][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][4][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][4][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][4][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][4][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][4][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][4][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][4][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][4][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][4][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][4][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][4][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][5][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][5][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][5][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][5][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][5][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][5][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][5][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][5][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][5][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][5][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][5][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][5][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][5][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][5][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][5][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][5][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][5][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][6][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][6][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][6][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][6][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][6][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][6][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][6][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][6][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][6][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][6][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][6][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][6][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][6][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][6][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][6][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][6][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][6][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][7][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][7][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][7][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][7][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][7][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][7][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][7][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][7][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][7][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][7][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][7][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][7][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][7][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][7][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][7][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][7][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][7][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][0][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][0][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][0][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][0][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][0][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][0][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][0][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][0][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][0][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][0][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][0][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][0][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][0][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][0][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][0][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][0][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][0][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][1][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][1][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][1][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][1][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][1][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][1][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][1][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][1][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][1][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][1][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][1][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][1][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][1][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][1][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][1][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][1][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][1][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][2][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][2][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][2][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][2][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][2][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][2][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][2][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][2][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][2][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][2][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][2][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][2][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][2][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][2][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][2][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][2][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][2][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][3][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][3][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][3][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][3][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][3][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][3][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][3][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][3][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][3][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][3][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][3][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][3][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][3][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][3][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][3][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][3][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][3][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][4][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][4][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][4][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][4][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][4][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][4][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][4][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][4][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][4][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][4][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][4][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][4][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][4][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][4][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][4][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][4][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][4][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][5][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][5][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][5][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][5][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][5][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][5][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][5][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][5][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][5][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][5][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][5][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][5][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][5][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][5][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][5][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][5][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][5][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][6][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][6][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][6][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][6][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][6][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][6][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][6][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][6][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][6][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][6][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][6][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][6][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][6][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][6][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][6][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][6][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][6][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][7][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][7][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][7][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][7][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][7][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][7][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][7][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][7][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][7][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][7][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][7][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][7][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][7][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][7][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][7][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][7][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][7][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][0][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][0][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][0][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][0][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][0][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][0][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][0][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][0][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][0][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][0][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][0][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][0][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][0][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][0][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][0][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][0][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][0][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][1][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][1][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][1][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][1][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][1][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][1][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][1][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][1][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][1][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][1][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][1][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][1][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][1][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][1][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][1][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][1][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][1][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][2][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][2][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][2][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][2][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][2][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][2][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][2][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][2][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][2][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][2][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][2][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][2][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][2][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][2][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][2][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][2][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][2][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][3][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][3][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][3][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][3][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][3][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][3][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][3][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][3][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][3][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][3][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][3][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][3][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][3][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][3][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][3][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][3][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][3][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][4][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][4][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][4][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][4][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][4][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][4][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][4][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][4][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][4][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][4][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][4][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][4][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][4][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][4][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][4][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][4][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][4][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][5][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][5][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][5][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][5][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][5][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][5][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][5][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][5][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][5][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][5][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][5][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][5][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][5][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][5][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][5][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][5][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][5][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][6][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][6][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][6][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][6][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][6][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][6][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][6][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][6][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][6][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][6][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][6][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][6][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][6][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][6][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][6][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][6][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][6][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][7][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][7][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][7][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][7][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][7][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][7][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][7][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][7][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][7][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][7][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][7][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][7][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][7][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][7][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][7][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][7][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][7][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][0][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][0][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][0][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][0][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][0][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][0][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][0][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][0][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][0][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][0][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][0][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][0][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][0][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][0][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][0][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][0][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][0][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][1][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][1][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][1][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][1][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][1][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][1][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][1][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][1][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][1][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][1][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][1][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][1][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][1][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][1][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][1][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][1][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][1][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][2][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][2][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][2][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][2][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][2][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][2][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][2][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][2][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][2][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][2][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][2][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][2][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][2][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][2][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][2][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][2][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][2][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][3][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][3][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][3][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][3][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][3][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][3][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][3][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][3][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][3][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][3][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][3][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][3][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][3][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][3][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][3][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][3][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][3][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][4][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][4][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][4][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][4][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][4][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][4][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][4][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][4][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][4][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][4][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][4][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][4][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][4][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][4][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][4][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][4][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][4][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][5][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][5][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][5][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][5][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][5][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][5][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][5][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][5][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][5][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][5][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][5][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][5][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][5][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][5][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][5][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][5][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][5][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][6][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][6][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][6][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][6][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][6][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][6][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][6][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][6][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][6][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][6][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][6][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][6][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][6][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][6][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][6][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][6][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][6][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][7][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][7][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][7][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][7][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][7][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][7][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][7][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][7][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][7][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][7][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][7][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][7][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][7][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][7][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][7][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][7][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][7][9]\ : label is "registers";
  attribute SOFT_HLUTNM of \r_next_output_col[1]_i_2\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \r_next_output_col[2]_i_2__0\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \r_next_output_row[0]_i_2\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \r_next_output_row[1]_i_1\ : label is "soft_lutpair403";
  attribute ORIG_CELL_NAME of \r_next_output_row_reg[0]\ : label is "r_next_output_row_reg[0]";
  attribute ORIG_CELL_NAME of \r_next_output_row_reg[0]_rep\ : label is "r_next_output_row_reg[0]";
  attribute ORIG_CELL_NAME of \r_next_output_row_reg[1]\ : label is "r_next_output_row_reg[1]";
  attribute ORIG_CELL_NAME of \r_next_output_row_reg[1]_rep\ : label is "r_next_output_row_reg[1]";
  attribute ORIG_CELL_NAME of \r_next_output_row_reg[1]_rep__0\ : label is "r_next_output_row_reg[1]";
  attribute SOFT_HLUTNM of \r_o_axis_TDATA[0]_i_10\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \r_o_axis_TDATA[16]_i_4__0\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of r_o_axis_TLAST_i_2 : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of r_o_axis_TLAST_i_3 : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \r_out_num_shifts[1]_i_1\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \r_out_num_shifts[2]_i_2\ : label is "soft_lutpair416";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][0][0]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][0][10]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][0][11]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][0][12]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][0][13]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][0][14]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][0][15]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][0][16]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][0][1]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][0][2]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][0][3]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][0][4]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][0][5]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][0][6]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][0][7]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][0][8]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][0][9]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][1][0]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][1][10]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][1][11]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][1][12]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][1][13]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][1][14]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][1][15]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][1][16]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][1][1]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][1][2]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][1][3]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][1][4]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][1][5]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][1][6]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][1][7]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][1][8]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][1][9]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][2][0]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][2][10]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][2][11]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][2][12]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][2][13]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][2][14]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][2][15]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][2][16]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][2][1]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][2][2]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][2][3]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][2][4]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][2][5]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][2][6]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][2][7]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][2][8]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][2][9]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][3][0]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][3][10]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][3][11]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][3][12]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][3][13]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][3][14]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][3][15]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][3][16]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][3][1]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][3][2]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][3][3]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][3][4]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][3][5]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][3][6]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][3][7]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][3][8]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][3][9]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][4][0]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][4][10]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][4][11]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][4][12]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][4][13]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][4][14]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][4][15]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][4][16]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][4][1]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][4][2]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][4][3]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][4][4]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][4][5]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][4][6]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][4][7]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][4][8]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][4][9]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][5][0]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][5][10]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][5][11]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][5][12]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][5][13]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][5][14]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][5][15]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][5][16]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][5][1]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][5][2]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][5][3]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][5][4]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][5][5]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][5][6]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][5][7]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][5][8]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][5][9]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][6][0]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][6][10]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][6][11]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][6][12]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][6][13]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][6][14]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][6][15]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][6][16]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][6][1]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][6][2]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][6][3]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][6][4]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][6][5]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][6][6]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][6][7]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][6][8]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][6][9]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][7][0]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][7][10]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][7][11]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][7][12]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][7][13]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][7][14]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][7][15]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][7][16]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][7][1]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][7][2]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][7][3]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][7][4]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][7][5]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][7][6]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][7][7]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][7][8]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[0][7][9]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][0][0]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][0][10]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][0][11]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][0][12]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][0][13]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][0][14]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][0][15]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][0][16]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][0][1]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][0][2]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][0][3]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][0][4]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][0][5]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][0][6]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][0][7]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][0][8]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][0][9]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][1][0]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][1][10]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][1][11]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][1][12]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][1][13]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][1][14]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][1][15]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][1][16]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][1][1]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][1][2]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][1][3]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][1][4]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][1][5]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][1][6]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][1][7]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][1][8]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][1][9]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][2][0]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][2][10]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][2][11]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][2][12]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][2][13]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][2][14]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][2][15]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][2][16]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][2][1]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][2][2]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][2][3]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][2][4]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][2][5]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][2][6]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][2][7]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][2][8]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][2][9]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][3][0]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][3][10]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][3][11]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][3][12]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][3][13]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][3][14]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][3][15]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][3][16]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][3][1]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][3][2]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][3][3]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][3][4]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][3][5]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][3][6]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][3][7]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][3][8]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][3][9]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][4][0]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][4][10]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][4][11]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][4][12]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][4][13]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][4][14]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][4][15]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][4][16]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][4][1]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][4][2]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][4][3]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][4][4]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][4][5]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][4][6]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][4][7]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][4][8]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][4][9]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][5][0]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][5][10]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][5][11]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][5][12]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][5][13]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][5][14]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][5][15]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][5][16]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][5][1]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][5][2]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][5][3]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][5][4]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][5][5]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][5][6]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][5][7]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][5][8]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][5][9]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][6][0]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][6][10]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][6][11]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][6][12]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][6][13]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][6][14]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][6][15]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][6][16]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][6][1]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][6][2]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][6][3]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][6][4]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][6][5]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][6][6]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][6][7]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][6][8]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][6][9]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][7][0]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][7][10]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][7][11]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][7][12]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][7][13]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][7][14]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][7][15]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][7][16]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][7][1]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][7][2]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][7][3]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][7][4]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][7][5]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][7][6]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][7][7]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][7][8]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[1][7][9]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][0][0]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][0][10]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][0][11]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][0][12]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][0][13]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][0][14]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][0][15]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][0][16]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][0][1]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][0][2]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][0][3]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][0][4]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][0][5]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][0][6]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][0][7]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][0][8]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][0][9]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][1][0]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][1][10]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][1][11]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][1][12]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][1][13]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][1][14]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][1][15]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][1][16]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][1][1]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][1][2]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][1][3]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][1][4]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][1][5]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][1][6]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][1][7]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][1][8]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][1][9]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][2][0]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][2][10]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][2][11]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][2][12]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][2][13]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][2][14]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][2][15]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][2][16]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][2][1]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][2][2]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][2][3]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][2][4]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][2][5]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][2][6]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][2][7]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][2][8]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][2][9]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][3][0]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][3][10]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][3][11]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][3][12]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][3][13]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][3][14]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][3][15]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][3][16]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][3][1]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][3][2]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][3][3]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][3][4]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][3][5]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][3][6]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][3][7]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][3][8]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][3][9]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][4][0]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][4][10]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][4][11]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][4][12]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][4][13]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][4][14]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][4][15]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][4][16]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][4][1]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][4][2]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][4][3]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][4][4]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][4][5]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][4][6]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][4][7]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][4][8]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][4][9]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][5][0]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][5][10]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][5][11]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][5][12]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][5][13]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][5][14]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][5][15]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][5][16]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][5][1]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][5][2]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][5][3]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][5][4]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][5][5]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][5][6]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][5][7]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][5][8]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][5][9]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][6][0]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][6][10]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][6][11]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][6][12]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][6][13]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][6][14]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][6][15]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][6][16]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][6][1]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][6][2]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][6][3]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][6][4]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][6][5]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][6][6]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][6][7]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][6][8]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][6][9]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][7][0]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][7][10]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][7][11]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][7][12]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][7][13]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][7][14]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][7][15]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][7][16]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][7][1]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][7][2]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][7][3]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][7][4]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][7][5]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][7][6]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][7][7]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][7][8]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[2][7][9]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][0][0]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][0][10]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][0][11]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][0][12]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][0][13]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][0][14]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][0][15]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][0][16]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][0][1]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][0][2]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][0][3]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][0][4]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][0][5]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][0][6]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][0][7]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][0][8]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][0][9]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][1][0]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][1][10]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][1][11]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][1][12]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][1][13]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][1][14]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][1][15]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][1][16]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][1][1]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][1][2]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][1][3]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][1][4]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][1][5]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][1][6]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][1][7]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][1][8]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][1][9]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][2][0]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][2][10]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][2][11]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][2][12]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][2][13]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][2][14]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][2][15]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][2][16]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][2][1]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][2][2]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][2][3]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][2][4]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][2][5]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][2][6]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][2][7]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][2][8]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][2][9]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][3][0]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][3][10]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][3][11]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][3][12]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][3][13]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][3][14]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][3][15]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][3][16]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][3][1]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][3][2]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][3][3]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][3][4]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][3][5]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][3][6]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][3][7]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][3][8]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][3][9]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][4][0]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][4][10]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][4][11]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][4][12]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][4][13]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][4][14]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][4][15]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][4][16]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][4][1]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][4][2]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][4][3]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][4][4]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][4][5]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][4][6]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][4][7]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][4][8]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][4][9]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][5][0]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][5][10]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][5][11]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][5][12]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][5][13]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][5][14]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][5][15]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][5][16]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][5][1]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][5][2]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][5][3]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][5][4]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][5][5]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][5][6]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][5][7]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][5][8]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][5][9]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][6][0]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][6][10]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][6][11]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][6][12]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][6][13]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][6][14]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][6][15]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][6][16]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][6][1]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][6][2]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][6][3]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][6][4]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][6][5]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][6][6]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][6][7]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][6][8]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][6][9]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][7][0]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][7][10]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][7][11]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][7][12]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][7][13]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][7][14]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][7][15]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][7][16]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][7][1]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][7][2]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][7][3]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][7][4]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][7][5]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][7][6]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][7][7]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][7][8]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[3][7][9]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][0][0]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][0][10]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][0][11]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][0][12]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][0][13]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][0][14]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][0][15]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][0][16]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][0][1]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][0][2]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][0][3]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][0][4]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][0][5]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][0][6]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][0][7]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][0][8]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][0][9]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][1][0]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][1][10]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][1][11]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][1][12]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][1][13]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][1][14]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][1][15]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][1][16]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][1][1]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][1][2]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][1][3]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][1][4]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][1][5]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][1][6]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][1][7]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][1][8]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][1][9]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][2][0]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][2][10]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][2][11]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][2][12]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][2][13]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][2][14]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][2][15]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][2][16]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][2][1]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][2][2]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][2][3]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][2][4]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][2][5]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][2][6]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][2][7]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][2][8]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][2][9]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][3][0]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][3][10]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][3][11]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][3][12]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][3][13]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][3][14]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][3][15]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][3][16]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][3][1]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][3][2]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][3][3]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][3][4]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][3][5]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][3][6]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][3][7]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][3][8]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][3][9]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][4][0]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][4][10]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][4][11]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][4][12]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][4][13]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][4][14]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][4][15]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][4][16]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][4][1]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][4][2]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][4][3]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][4][4]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][4][5]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][4][6]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][4][7]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][4][8]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][4][9]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][5][0]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][5][10]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][5][11]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][5][12]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][5][13]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][5][14]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][5][15]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][5][16]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][5][1]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][5][2]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][5][3]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][5][4]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][5][5]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][5][6]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][5][7]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][5][8]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][5][9]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][6][0]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][6][10]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][6][11]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][6][12]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][6][13]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][6][14]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][6][15]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][6][16]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][6][1]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][6][2]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][6][3]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][6][4]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][6][5]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][6][6]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][6][7]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][6][8]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][6][9]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][7][0]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][7][10]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][7][11]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][7][12]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][7][13]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][7][14]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][7][15]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][7][16]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][7][1]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][7][2]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][7][3]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][7][4]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][7][5]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][7][6]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][7][7]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][7][8]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[4][7][9]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][0][0]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][0][10]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][0][11]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][0][12]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][0][13]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][0][14]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][0][15]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][0][16]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][0][1]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][0][2]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][0][3]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][0][4]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][0][5]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][0][6]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][0][7]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][0][8]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][0][9]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][1][0]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][1][10]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][1][11]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][1][12]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][1][13]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][1][14]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][1][15]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][1][16]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][1][1]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][1][2]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][1][3]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][1][4]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][1][5]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][1][6]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][1][7]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][1][8]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][1][9]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][2][0]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][2][10]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][2][11]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][2][12]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][2][13]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][2][14]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][2][15]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][2][16]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][2][1]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][2][2]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][2][3]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][2][4]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][2][5]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][2][6]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][2][7]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][2][8]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][2][9]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][3][0]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][3][10]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][3][11]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][3][12]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][3][13]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][3][14]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][3][15]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][3][16]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][3][1]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][3][2]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][3][3]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][3][4]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][3][5]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][3][6]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][3][7]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][3][8]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][3][9]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][4][0]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][4][10]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][4][11]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][4][12]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][4][13]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][4][14]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][4][15]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][4][16]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][4][1]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][4][2]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][4][3]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][4][4]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][4][5]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][4][6]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][4][7]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][4][8]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][4][9]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][5][0]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][5][10]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][5][11]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][5][12]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][5][13]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][5][14]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][5][15]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][5][16]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][5][1]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][5][2]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][5][3]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][5][4]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][5][5]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][5][6]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][5][7]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][5][8]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][5][9]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][6][0]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][6][10]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][6][11]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][6][12]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][6][13]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][6][14]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][6][15]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][6][16]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][6][1]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][6][2]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][6][3]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][6][4]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][6][5]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][6][6]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][6][7]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][6][8]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][6][9]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][7][0]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][7][10]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][7][11]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][7][12]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][7][13]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][7][14]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][7][15]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][7][16]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][7][1]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][7][2]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][7][3]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][7][4]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][7][5]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][7][6]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][7][7]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][7][8]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[5][7][9]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][0][0]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][0][10]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][0][11]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][0][12]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][0][13]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][0][14]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][0][15]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][0][16]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][0][1]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][0][2]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][0][3]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][0][4]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][0][5]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][0][6]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][0][7]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][0][8]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][0][9]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][1][0]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][1][10]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][1][11]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][1][12]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][1][13]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][1][14]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][1][15]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][1][16]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][1][1]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][1][2]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][1][3]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][1][4]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][1][5]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][1][6]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][1][7]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][1][8]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][1][9]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][2][0]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][2][10]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][2][11]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][2][12]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][2][13]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][2][14]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][2][15]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][2][16]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][2][1]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][2][2]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][2][3]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][2][4]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][2][5]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][2][6]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][2][7]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][2][8]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][2][9]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][3][0]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][3][10]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][3][11]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][3][12]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][3][13]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][3][14]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][3][15]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][3][16]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][3][1]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][3][2]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][3][3]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][3][4]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][3][5]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][3][6]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][3][7]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][3][8]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][3][9]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][4][0]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][4][10]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][4][11]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][4][12]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][4][13]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][4][14]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][4][15]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][4][16]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][4][1]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][4][2]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][4][3]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][4][4]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][4][5]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][4][6]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][4][7]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][4][8]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][4][9]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][5][0]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][5][10]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][5][11]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][5][12]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][5][13]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][5][14]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][5][15]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][5][16]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][5][1]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][5][2]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][5][3]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][5][4]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][5][5]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][5][6]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][5][7]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][5][8]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][5][9]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][6][0]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][6][10]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][6][11]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][6][12]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][6][13]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][6][14]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][6][15]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][6][16]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][6][1]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][6][2]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][6][3]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][6][4]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][6][5]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][6][6]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][6][7]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][6][8]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][6][9]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][7][0]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][7][10]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][7][11]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][7][12]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][7][13]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][7][14]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][7][15]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][7][16]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][7][1]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][7][2]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][7][3]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][7][4]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][7][5]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][7][6]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][7][7]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][7][8]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[6][7][9]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][0][0]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][0][10]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][0][11]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][0][12]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][0][13]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][0][14]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][0][15]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][0][16]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][0][1]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][0][2]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][0][3]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][0][4]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][0][5]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][0][6]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][0][7]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][0][8]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][0][9]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][1][0]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][1][10]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][1][11]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][1][12]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][1][13]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][1][14]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][1][15]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][1][16]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][1][1]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][1][2]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][1][3]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][1][4]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][1][5]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][1][6]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][1][7]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][1][8]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][1][9]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][2][0]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][2][10]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][2][11]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][2][12]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][2][13]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][2][14]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][2][15]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][2][16]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][2][1]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][2][2]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][2][3]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][2][4]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][2][5]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][2][6]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][2][7]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][2][8]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][2][9]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][3][0]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][3][10]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][3][11]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][3][12]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][3][13]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][3][14]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][3][15]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][3][16]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][3][1]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][3][2]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][3][3]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][3][4]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][3][5]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][3][6]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][3][7]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][3][8]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][3][9]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][4][0]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][4][10]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][4][11]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][4][12]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][4][13]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][4][14]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][4][15]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][4][16]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][4][1]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][4][2]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][4][3]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][4][4]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][4][5]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][4][6]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][4][7]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][4][8]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][4][9]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][5][0]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][5][10]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][5][11]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][5][12]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][5][13]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][5][14]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][5][15]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][5][16]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][5][1]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][5][2]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][5][3]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][5][4]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][5][5]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][5][6]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][5][7]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][5][8]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][5][9]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][6][0]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][6][10]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][6][11]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][6][12]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][6][13]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][6][14]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][6][15]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][6][16]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][6][1]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][6][2]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][6][3]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][6][4]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][6][5]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][6][6]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][6][7]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][6][8]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][6][9]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][7][0]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][7][10]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][7][11]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][7][12]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][7][13]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][7][14]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][7][15]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][7][16]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][7][1]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][7][2]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][7][3]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][7][4]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][7][5]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][7][6]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][7][7]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][7][8]\ : label is "registers";
  attribute RAM_STYLE of \r_output_coeffs_reg[7][7][9]\ : label is "registers";
begin
  \FSM_sequential_r_core_state_reg[0]_0\ <= \^fsm_sequential_r_core_state_reg[0]_0\;
  \FSM_sequential_r_core_state_reg[1]_rep_0\ <= \^fsm_sequential_r_core_state_reg[1]_rep_0\;
  \FSM_sequential_r_core_state_reg[1]_rep__0_0\ <= \^fsm_sequential_r_core_state_reg[1]_rep__0_0\;
  r_core_state(1 downto 0) <= \^r_core_state\(1 downto 0);
  \r_curr_input_row_reg[0]_0\ <= \^r_curr_input_row_reg[0]_0\;
  r_i_enable_reg_0 <= \^r_i_enable_reg_0\;
  \r_in_num_shifts_reg[2]_0\ <= \^r_in_num_shifts_reg[2]_0\;
  \r_next_output_row_reg[2]_0\ <= \^r_next_output_row_reg[2]_0\;
  w_trans_to_dct1_axis_tlast <= \^w_trans_to_dct1_axis_tlast\;
  w_trans_to_dct1_axis_tvalid <= \^w_trans_to_dct1_axis_tvalid\;
\FSM_sequential_r_core_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \r_curr_input_row_reg_n_0_[0]\,
      I1 => \r_curr_input_row_reg_n_0_[2]\,
      I2 => \r_curr_input_row_reg_n_0_[1]\,
      I3 => \^r_core_state\(0),
      I4 => \^r_core_state\(1),
      I5 => \r_curr_input_row[2]_i_2_n_0\,
      O => \^r_curr_input_row_reg[0]_0\
    );
\FSM_sequential_r_core_state[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^w_trans_to_dct1_axis_tlast\,
      I1 => \r_next_output_row_reg[0]_0\,
      O => \FSM_sequential_r_core_state[1]_i_3_n_0\
    );
\FSM_sequential_r_core_state[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^r_core_state\(0),
      I1 => \^r_core_state\(1),
      O => \^fsm_sequential_r_core_state_reg[0]_0\
    );
\FSM_sequential_r_core_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => s3_n0_n_22,
      Q => \^r_core_state\(0),
      R => \r_reg0_3_reg[0]\
    );
\FSM_sequential_r_core_state_reg[0]_rep\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => s3_n0_n_31,
      Q => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      R => \r_reg0_3_reg[0]\
    );
\FSM_sequential_r_core_state_reg[0]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => s3_n0_n_32,
      Q => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      R => \r_reg0_3_reg[0]\
    );
\FSM_sequential_r_core_state_reg[0]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => s3_n0_n_33,
      Q => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      R => \r_reg0_3_reg[0]\
    );
\FSM_sequential_r_core_state_reg[0]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => s3_n0_n_34,
      Q => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      R => \r_reg0_3_reg[0]\
    );
\FSM_sequential_r_core_state_reg[0]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => s3_n0_n_35,
      Q => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      R => \r_reg0_3_reg[0]\
    );
\FSM_sequential_r_core_state_reg[0]_rep__4\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => s3_n0_n_36,
      Q => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      R => \r_reg0_3_reg[0]\
    );
\FSM_sequential_r_core_state_reg[0]_rep__5\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => s3_n0_n_37,
      Q => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      R => \r_reg0_3_reg[0]\
    );
\FSM_sequential_r_core_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => s3_n0_n_21,
      Q => \^r_core_state\(1),
      R => \r_reg0_3_reg[0]\
    );
\FSM_sequential_r_core_state_reg[1]_rep\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => s3_n0_n_23,
      Q => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      R => \r_reg0_3_reg[0]\
    );
\FSM_sequential_r_core_state_reg[1]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => s3_n0_n_24,
      Q => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      R => \r_reg0_3_reg[0]\
    );
\FSM_sequential_r_core_state_reg[1]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => s3_n0_n_25,
      Q => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      R => \r_reg0_3_reg[0]\
    );
\FSM_sequential_r_core_state_reg[1]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => s3_n0_n_26,
      Q => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      R => \r_reg0_3_reg[0]\
    );
\FSM_sequential_r_core_state_reg[1]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => s3_n0_n_27,
      Q => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      R => \r_reg0_3_reg[0]\
    );
\FSM_sequential_r_core_state_reg[1]_rep__4\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => s3_n0_n_28,
      Q => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      R => \r_reg0_3_reg[0]\
    );
\FSM_sequential_r_core_state_reg[1]_rep__5\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => s3_n0_n_29,
      Q => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      R => \r_reg0_3_reg[0]\
    );
\FSM_sequential_r_core_state_reg[1]_rep__6\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => s3_n0_n_30,
      Q => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      R => \r_reg0_3_reg[0]\
    );
\r_curr_input_col[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB04"
    )
        port map (
      I0 => \^r_core_state\(0),
      I1 => w_dct0_to_trans_axis_tvalid,
      I2 => \^r_core_state\(1),
      I3 => \r_curr_input_col_reg_n_0_[0]\,
      O => \r_curr_input_col[0]_i_1__0_n_0\
    );
\r_curr_input_col[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3F40"
    )
        port map (
      I0 => \^w_trans_to_dct1_axis_tlast\,
      I1 => \r_o_axis_TDATA_reg[0]_0\,
      I2 => \^w_trans_to_dct1_axis_tvalid\,
      I3 => \r_curr_input_col_reg[0]_0\,
      O => r_o_axis_TLAST_reg_0
    );
\r_curr_input_col[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0020"
    )
        port map (
      I0 => \r_curr_input_col_reg_n_0_[0]\,
      I1 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I2 => w_dct0_to_trans_axis_tvalid,
      I3 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I4 => \r_curr_input_col_reg_n_0_[1]\,
      O => \r_curr_input_col[1]_i_1__0_n_0\
    );
\r_curr_input_col[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7FF00000800"
    )
        port map (
      I0 => \r_curr_input_col_reg_n_0_[1]\,
      I1 => \r_curr_input_col_reg_n_0_[0]\,
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => w_dct0_to_trans_axis_tvalid,
      I4 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I5 => \r_curr_input_col_reg_n_0_[2]\,
      O => \r_curr_input_col[2]_i_1__0_n_0\
    );
\r_curr_input_col_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_curr_input_col[0]_i_1__0_n_0\,
      Q => \r_curr_input_col_reg_n_0_[0]\,
      R => \r_reg0_3_reg[0]\
    );
\r_curr_input_col_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_curr_input_col[1]_i_1__0_n_0\,
      Q => \r_curr_input_col_reg_n_0_[1]\,
      R => \r_reg0_3_reg[0]\
    );
\r_curr_input_col_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_curr_input_col[2]_i_1__0_n_0\,
      Q => \r_curr_input_col_reg_n_0_[2]\,
      R => \r_reg0_3_reg[0]\
    );
\r_curr_input_row[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => r_curr_input_col,
      I1 => \r_curr_input_col_reg_n_0_[1]\,
      I2 => \r_curr_input_col_reg_n_0_[0]\,
      I3 => \r_curr_input_col_reg_n_0_[2]\,
      I4 => \r_curr_input_row_reg_n_0_[0]\,
      O => \r_curr_input_row[0]_i_1_n_0\
    );
\r_curr_input_row[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \r_curr_input_row_reg_n_0_[0]\,
      I1 => \r_curr_input_col_reg_n_0_[2]\,
      I2 => \r_curr_input_col_reg_n_0_[0]\,
      I3 => \r_curr_input_col_reg_n_0_[1]\,
      I4 => r_curr_input_col,
      I5 => \r_curr_input_row_reg_n_0_[1]\,
      O => \r_curr_input_row[1]_i_1_n_0\
    );
\r_curr_input_row[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \r_curr_input_row_reg_n_0_[0]\,
      I1 => \r_curr_input_row_reg_n_0_[1]\,
      I2 => \r_curr_input_row[2]_i_2_n_0\,
      I3 => r_curr_input_col,
      I4 => \r_curr_input_row_reg_n_0_[2]\,
      O => \r_curr_input_row[2]_i_1_n_0\
    );
\r_curr_input_row[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \r_curr_input_col_reg_n_0_[1]\,
      I1 => \r_curr_input_col_reg_n_0_[0]\,
      I2 => \r_curr_input_col_reg_n_0_[2]\,
      O => \r_curr_input_row[2]_i_2_n_0\
    );
\r_curr_input_row[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I1 => w_dct0_to_trans_axis_tvalid,
      I2 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      O => r_curr_input_col
    );
\r_curr_input_row_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_curr_input_row[0]_i_1_n_0\,
      Q => \r_curr_input_row_reg_n_0_[0]\,
      R => \r_reg0_3_reg[0]\
    );
\r_curr_input_row_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_curr_input_row[1]_i_1_n_0\,
      Q => \r_curr_input_row_reg_n_0_[1]\,
      R => \r_reg0_3_reg[0]\
    );
\r_curr_input_row_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_curr_input_row[2]_i_1_n_0\,
      Q => \r_curr_input_row_reg_n_0_[2]\,
      R => \r_reg0_3_reg[0]\
    );
r_i_enable_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_in_num_shifts_reg_n_0_[1]\,
      I1 => \r_in_num_shifts_reg_n_0_[0]\,
      O => \r_in_num_shifts_reg[1]_0\
    );
r_i_enable_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I1 => \^r_core_state\(1),
      I2 => w_dct0_to_trans_axis_tvalid,
      O => \FSM_sequential_r_core_state_reg[1]_0\
    );
r_i_enable_reg: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_i_enable_reg_1,
      Q => \^r_i_enable_reg_0\,
      R => \r_reg0_3_reg[0]\
    );
\r_in_num_shifts[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I1 => \^r_i_enable_reg_0\,
      I2 => \r_in_num_shifts_reg_n_0_[0]\,
      O => \r_in_num_shifts[0]_i_1_n_0\
    );
\r_in_num_shifts[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \r_in_num_shifts_reg_n_0_[0]\,
      I1 => \^r_i_enable_reg_0\,
      I2 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I3 => \r_in_num_shifts_reg_n_0_[1]\,
      O => \r_in_num_shifts[1]_i_1_n_0\
    );
\r_in_num_shifts[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \r_in_num_shifts_reg_n_0_[0]\,
      I1 => \r_in_num_shifts_reg_n_0_[1]\,
      I2 => \^r_i_enable_reg_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \^r_in_num_shifts_reg[2]_0\,
      O => \r_in_num_shifts[2]_i_1_n_0\
    );
\r_in_num_shifts_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_in_num_shifts[0]_i_1_n_0\,
      Q => \r_in_num_shifts_reg_n_0_[0]\,
      R => \r_reg0_3_reg[0]\
    );
\r_in_num_shifts_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_in_num_shifts[1]_i_1_n_0\,
      Q => \r_in_num_shifts_reg_n_0_[1]\,
      R => \r_reg0_3_reg[0]\
    );
\r_in_num_shifts_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_in_num_shifts[2]_i_1_n_0\,
      Q => \^r_in_num_shifts_reg[2]_0\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs[0][0][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \^r_core_state\(0),
      I1 => Q(0),
      I2 => \^r_core_state\(1),
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][1]_114\(0),
      O => r_input_coeffs1_in(0)
    );
\r_input_coeffs[0][0][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \^r_core_state\(0),
      I1 => Q(10),
      I2 => \^r_core_state\(1),
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][1]_114\(10),
      O => r_input_coeffs1_in(10)
    );
\r_input_coeffs[0][0][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \^r_core_state\(0),
      I1 => Q(11),
      I2 => \^r_core_state\(1),
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][1]_114\(11),
      O => r_input_coeffs1_in(11)
    );
\r_input_coeffs[0][0][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \^r_core_state\(0),
      I1 => Q(12),
      I2 => \^r_core_state\(1),
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][1]_114\(12),
      O => r_input_coeffs1_in(12)
    );
\r_input_coeffs[0][0][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \^r_core_state\(0),
      I1 => Q(13),
      I2 => \^r_core_state\(1),
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][1]_114\(13),
      O => r_input_coeffs1_in(13)
    );
\r_input_coeffs[0][0][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \^r_core_state\(0),
      I1 => Q(14),
      I2 => \^r_core_state\(1),
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][1]_114\(14),
      O => r_input_coeffs1_in(14)
    );
\r_input_coeffs[0][0][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \^r_core_state\(0),
      I1 => Q(15),
      I2 => \^r_core_state\(1),
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][1]_114\(15),
      O => r_input_coeffs1_in(15)
    );
\r_input_coeffs[0][0][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAE"
    )
        port map (
      I0 => \r_input_coeffs[0][6][16]_i_3_n_0\,
      I1 => \r_input_coeffs[0][7][16]_i_4_n_0\,
      I2 => \r_curr_input_row_reg_n_0_[2]\,
      I3 => \r_curr_input_col_reg_n_0_[0]\,
      I4 => \r_curr_input_col_reg_n_0_[1]\,
      I5 => \r_curr_input_col_reg_n_0_[2]\,
      O => \r_input_coeffs[0][0][16]_i_1_n_0\
    );
\r_input_coeffs[0][0][16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \^r_core_state\(0),
      I1 => Q(16),
      I2 => \^r_core_state\(1),
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][1]_114\(16),
      O => r_input_coeffs1_in(16)
    );
\r_input_coeffs[0][0][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \^r_core_state\(0),
      I1 => Q(1),
      I2 => \^r_core_state\(1),
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][1]_114\(1),
      O => r_input_coeffs1_in(1)
    );
\r_input_coeffs[0][0][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \^r_core_state\(0),
      I1 => Q(2),
      I2 => \^r_core_state\(1),
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][1]_114\(2),
      O => r_input_coeffs1_in(2)
    );
\r_input_coeffs[0][0][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \^r_core_state\(0),
      I1 => Q(3),
      I2 => \^r_core_state\(1),
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][1]_114\(3),
      O => r_input_coeffs1_in(3)
    );
\r_input_coeffs[0][0][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \^r_core_state\(0),
      I1 => Q(4),
      I2 => \^r_core_state\(1),
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][1]_114\(4),
      O => r_input_coeffs1_in(4)
    );
\r_input_coeffs[0][0][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \^r_core_state\(0),
      I1 => Q(5),
      I2 => \^r_core_state\(1),
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][1]_114\(5),
      O => r_input_coeffs1_in(5)
    );
\r_input_coeffs[0][0][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \^r_core_state\(0),
      I1 => Q(6),
      I2 => \^r_core_state\(1),
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][1]_114\(6),
      O => r_input_coeffs1_in(6)
    );
\r_input_coeffs[0][0][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \^r_core_state\(0),
      I1 => Q(7),
      I2 => \^r_core_state\(1),
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][1]_114\(7),
      O => r_input_coeffs1_in(7)
    );
\r_input_coeffs[0][0][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \^r_core_state\(0),
      I1 => Q(8),
      I2 => \^r_core_state\(1),
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][1]_114\(8),
      O => r_input_coeffs1_in(8)
    );
\r_input_coeffs[0][0][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \^r_core_state\(0),
      I1 => Q(9),
      I2 => \^r_core_state\(1),
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][1]_114\(9),
      O => r_input_coeffs1_in(9)
    );
\r_input_coeffs[0][1][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \^r_core_state\(0),
      I1 => Q(0),
      I2 => \^r_core_state\(1),
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][2]_113\(0),
      O => r_input_coeffs(0)
    );
\r_input_coeffs[0][1][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \^r_core_state\(0),
      I1 => Q(10),
      I2 => \^r_core_state\(1),
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][2]_113\(10),
      O => r_input_coeffs(10)
    );
\r_input_coeffs[0][1][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \^r_core_state\(0),
      I1 => Q(11),
      I2 => \^r_core_state\(1),
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][2]_113\(11),
      O => r_input_coeffs(11)
    );
\r_input_coeffs[0][1][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \^r_core_state\(0),
      I1 => Q(12),
      I2 => \^r_core_state\(1),
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][2]_113\(12),
      O => r_input_coeffs(12)
    );
\r_input_coeffs[0][1][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \^r_core_state\(0),
      I1 => Q(13),
      I2 => \^r_core_state\(1),
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][2]_113\(13),
      O => r_input_coeffs(13)
    );
\r_input_coeffs[0][1][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \^r_core_state\(0),
      I1 => Q(14),
      I2 => \^r_core_state\(1),
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][2]_113\(14),
      O => r_input_coeffs(14)
    );
\r_input_coeffs[0][1][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \^r_core_state\(0),
      I1 => Q(15),
      I2 => \^r_core_state\(1),
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][2]_113\(15),
      O => r_input_coeffs(15)
    );
\r_input_coeffs[0][1][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABAAAAAAAAAA"
    )
        port map (
      I0 => \r_input_coeffs[0][6][16]_i_3_n_0\,
      I1 => \r_curr_input_row_reg_n_0_[2]\,
      I2 => \r_curr_input_col_reg_n_0_[1]\,
      I3 => \r_curr_input_col_reg_n_0_[0]\,
      I4 => \r_curr_input_col_reg_n_0_[2]\,
      I5 => \r_input_coeffs[0][7][16]_i_4_n_0\,
      O => \r_input_coeffs[0][1][16]_i_1_n_0\
    );
\r_input_coeffs[0][1][16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \^r_core_state\(0),
      I1 => Q(16),
      I2 => \^r_core_state\(1),
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][2]_113\(16),
      O => r_input_coeffs(16)
    );
\r_input_coeffs[0][1][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \^r_core_state\(0),
      I1 => Q(1),
      I2 => \^r_core_state\(1),
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][2]_113\(1),
      O => r_input_coeffs(1)
    );
\r_input_coeffs[0][1][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \^r_core_state\(0),
      I1 => Q(2),
      I2 => \^r_core_state\(1),
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][2]_113\(2),
      O => r_input_coeffs(2)
    );
\r_input_coeffs[0][1][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \^r_core_state\(0),
      I1 => Q(3),
      I2 => \^r_core_state\(1),
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][2]_113\(3),
      O => r_input_coeffs(3)
    );
\r_input_coeffs[0][1][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \^r_core_state\(0),
      I1 => Q(4),
      I2 => \^r_core_state\(1),
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][2]_113\(4),
      O => r_input_coeffs(4)
    );
\r_input_coeffs[0][1][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \^r_core_state\(0),
      I1 => Q(5),
      I2 => \^r_core_state\(1),
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][2]_113\(5),
      O => r_input_coeffs(5)
    );
\r_input_coeffs[0][1][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \^r_core_state\(0),
      I1 => Q(6),
      I2 => \^r_core_state\(1),
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][2]_113\(6),
      O => r_input_coeffs(6)
    );
\r_input_coeffs[0][1][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \^r_core_state\(0),
      I1 => Q(7),
      I2 => \^r_core_state\(1),
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][2]_113\(7),
      O => r_input_coeffs(7)
    );
\r_input_coeffs[0][1][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \^r_core_state\(0),
      I1 => Q(8),
      I2 => \^r_core_state\(1),
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][2]_113\(8),
      O => r_input_coeffs(8)
    );
\r_input_coeffs[0][1][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \^r_core_state\(0),
      I1 => Q(9),
      I2 => \^r_core_state\(1),
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][2]_113\(9),
      O => r_input_coeffs(9)
    );
\r_input_coeffs[0][2][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \^r_core_state\(0),
      I1 => Q(0),
      I2 => \^r_core_state\(1),
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][3]_112\(0),
      O => \r_input_coeffs[0][2][0]_i_1_n_0\
    );
\r_input_coeffs[0][2][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \^r_core_state\(0),
      I1 => Q(10),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][3]_112\(10),
      O => \r_input_coeffs[0][2][10]_i_1_n_0\
    );
\r_input_coeffs[0][2][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \^r_core_state\(0),
      I1 => Q(11),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][3]_112\(11),
      O => \r_input_coeffs[0][2][11]_i_1_n_0\
    );
\r_input_coeffs[0][2][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \^r_core_state\(0),
      I1 => Q(12),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][3]_112\(12),
      O => \r_input_coeffs[0][2][12]_i_1_n_0\
    );
\r_input_coeffs[0][2][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \^r_core_state\(0),
      I1 => Q(13),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][3]_112\(13),
      O => \r_input_coeffs[0][2][13]_i_1_n_0\
    );
\r_input_coeffs[0][2][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \^r_core_state\(0),
      I1 => Q(14),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][3]_112\(14),
      O => \r_input_coeffs[0][2][14]_i_1_n_0\
    );
\r_input_coeffs[0][2][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \^r_core_state\(0),
      I1 => Q(15),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][3]_112\(15),
      O => \r_input_coeffs[0][2][15]_i_1_n_0\
    );
\r_input_coeffs[0][2][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABAAAAAAAAAA"
    )
        port map (
      I0 => \r_input_coeffs[0][6][16]_i_3_n_0\,
      I1 => \r_curr_input_row_reg_n_0_[2]\,
      I2 => \r_curr_input_col_reg_n_0_[0]\,
      I3 => \r_curr_input_col_reg_n_0_[1]\,
      I4 => \r_curr_input_col_reg_n_0_[2]\,
      I5 => \r_input_coeffs[0][7][16]_i_4_n_0\,
      O => \r_input_coeffs[0][2][16]_i_1_n_0\
    );
\r_input_coeffs[0][2][16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \^r_core_state\(0),
      I1 => Q(16),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][3]_112\(16),
      O => \r_input_coeffs[0][2][16]_i_2_n_0\
    );
\r_input_coeffs[0][2][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \^r_core_state\(0),
      I1 => Q(1),
      I2 => \^r_core_state\(1),
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][3]_112\(1),
      O => \r_input_coeffs[0][2][1]_i_1_n_0\
    );
\r_input_coeffs[0][2][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \^r_core_state\(0),
      I1 => Q(2),
      I2 => \^r_core_state\(1),
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][3]_112\(2),
      O => \r_input_coeffs[0][2][2]_i_1_n_0\
    );
\r_input_coeffs[0][2][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \^r_core_state\(0),
      I1 => Q(3),
      I2 => \^r_core_state\(1),
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][3]_112\(3),
      O => \r_input_coeffs[0][2][3]_i_1_n_0\
    );
\r_input_coeffs[0][2][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \^r_core_state\(0),
      I1 => Q(4),
      I2 => \^r_core_state\(1),
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][3]_112\(4),
      O => \r_input_coeffs[0][2][4]_i_1_n_0\
    );
\r_input_coeffs[0][2][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \^r_core_state\(0),
      I1 => Q(5),
      I2 => \^r_core_state\(1),
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][3]_112\(5),
      O => \r_input_coeffs[0][2][5]_i_1_n_0\
    );
\r_input_coeffs[0][2][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \^r_core_state\(0),
      I1 => Q(6),
      I2 => \^r_core_state\(1),
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][3]_112\(6),
      O => \r_input_coeffs[0][2][6]_i_1_n_0\
    );
\r_input_coeffs[0][2][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \^r_core_state\(0),
      I1 => Q(7),
      I2 => \^r_core_state\(1),
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][3]_112\(7),
      O => \r_input_coeffs[0][2][7]_i_1_n_0\
    );
\r_input_coeffs[0][2][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \^r_core_state\(0),
      I1 => Q(8),
      I2 => \^r_core_state\(1),
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][3]_112\(8),
      O => \r_input_coeffs[0][2][8]_i_1_n_0\
    );
\r_input_coeffs[0][2][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \^r_core_state\(0),
      I1 => Q(9),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][3]_112\(9),
      O => \r_input_coeffs[0][2][9]_i_1_n_0\
    );
\r_input_coeffs[0][3][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \^r_core_state\(0),
      I1 => Q(0),
      I2 => \^r_core_state\(1),
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][4]_111\(0),
      O => \r_input_coeffs[0][3][0]_i_1_n_0\
    );
\r_input_coeffs[0][3][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \^r_core_state\(0),
      I1 => Q(10),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][4]_111\(10),
      O => \r_input_coeffs[0][3][10]_i_1_n_0\
    );
\r_input_coeffs[0][3][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \^r_core_state\(0),
      I1 => Q(11),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][4]_111\(11),
      O => \r_input_coeffs[0][3][11]_i_1_n_0\
    );
\r_input_coeffs[0][3][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \^r_core_state\(0),
      I1 => Q(12),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][4]_111\(12),
      O => \r_input_coeffs[0][3][12]_i_1_n_0\
    );
\r_input_coeffs[0][3][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \^r_core_state\(0),
      I1 => Q(13),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][4]_111\(13),
      O => \r_input_coeffs[0][3][13]_i_1_n_0\
    );
\r_input_coeffs[0][3][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \^r_core_state\(0),
      I1 => Q(14),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][4]_111\(14),
      O => \r_input_coeffs[0][3][14]_i_1_n_0\
    );
\r_input_coeffs[0][3][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \^r_core_state\(0),
      I1 => Q(15),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][4]_111\(15),
      O => \r_input_coeffs[0][3][15]_i_1_n_0\
    );
\r_input_coeffs[0][3][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABAAAAAAAAAAA"
    )
        port map (
      I0 => \r_input_coeffs[0][6][16]_i_3_n_0\,
      I1 => \r_curr_input_row_reg_n_0_[2]\,
      I2 => \r_curr_input_col_reg_n_0_[0]\,
      I3 => \r_curr_input_col_reg_n_0_[1]\,
      I4 => \r_curr_input_col_reg_n_0_[2]\,
      I5 => \r_input_coeffs[0][7][16]_i_4_n_0\,
      O => \r_input_coeffs[0][3][16]_i_1_n_0\
    );
\r_input_coeffs[0][3][16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \^r_core_state\(0),
      I1 => Q(16),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][4]_111\(16),
      O => \r_input_coeffs[0][3][16]_i_2_n_0\
    );
\r_input_coeffs[0][3][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \^r_core_state\(0),
      I1 => Q(1),
      I2 => \^r_core_state\(1),
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][4]_111\(1),
      O => \r_input_coeffs[0][3][1]_i_1_n_0\
    );
\r_input_coeffs[0][3][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \^r_core_state\(0),
      I1 => Q(2),
      I2 => \^r_core_state\(1),
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][4]_111\(2),
      O => \r_input_coeffs[0][3][2]_i_1_n_0\
    );
\r_input_coeffs[0][3][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \^r_core_state\(0),
      I1 => Q(3),
      I2 => \^r_core_state\(1),
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][4]_111\(3),
      O => \r_input_coeffs[0][3][3]_i_1_n_0\
    );
\r_input_coeffs[0][3][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \^r_core_state\(0),
      I1 => Q(4),
      I2 => \^r_core_state\(1),
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][4]_111\(4),
      O => \r_input_coeffs[0][3][4]_i_1_n_0\
    );
\r_input_coeffs[0][3][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \^r_core_state\(0),
      I1 => Q(5),
      I2 => \^r_core_state\(1),
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][4]_111\(5),
      O => \r_input_coeffs[0][3][5]_i_1_n_0\
    );
\r_input_coeffs[0][3][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \^r_core_state\(0),
      I1 => Q(6),
      I2 => \^r_core_state\(1),
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][4]_111\(6),
      O => \r_input_coeffs[0][3][6]_i_1_n_0\
    );
\r_input_coeffs[0][3][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \^r_core_state\(0),
      I1 => Q(7),
      I2 => \^r_core_state\(1),
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][4]_111\(7),
      O => \r_input_coeffs[0][3][7]_i_1_n_0\
    );
\r_input_coeffs[0][3][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \^r_core_state\(0),
      I1 => Q(8),
      I2 => \^r_core_state\(1),
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][4]_111\(8),
      O => \r_input_coeffs[0][3][8]_i_1_n_0\
    );
\r_input_coeffs[0][3][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \^r_core_state\(0),
      I1 => Q(9),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][4]_111\(9),
      O => \r_input_coeffs[0][3][9]_i_1_n_0\
    );
\r_input_coeffs[0][4][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \^r_core_state\(0),
      I1 => Q(0),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][5]_110\(0),
      O => \r_input_coeffs[0][4][0]_i_1_n_0\
    );
\r_input_coeffs[0][4][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(10),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][5]_110\(10),
      O => \r_input_coeffs[0][4][10]_i_1_n_0\
    );
\r_input_coeffs[0][4][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(11),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][5]_110\(11),
      O => \r_input_coeffs[0][4][11]_i_1_n_0\
    );
\r_input_coeffs[0][4][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(12),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][5]_110\(12),
      O => \r_input_coeffs[0][4][12]_i_1_n_0\
    );
\r_input_coeffs[0][4][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(13),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][5]_110\(13),
      O => \r_input_coeffs[0][4][13]_i_1_n_0\
    );
\r_input_coeffs[0][4][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(14),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][5]_110\(14),
      O => \r_input_coeffs[0][4][14]_i_1_n_0\
    );
\r_input_coeffs[0][4][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(15),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][5]_110\(15),
      O => \r_input_coeffs[0][4][15]_i_1_n_0\
    );
\r_input_coeffs[0][4][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAAAA"
    )
        port map (
      I0 => \r_input_coeffs[0][6][16]_i_3_n_0\,
      I1 => \r_curr_input_row_reg_n_0_[2]\,
      I2 => \r_curr_input_col_reg_n_0_[2]\,
      I3 => \r_curr_input_col_reg_n_0_[0]\,
      I4 => \r_curr_input_col_reg_n_0_[1]\,
      I5 => \r_input_coeffs[0][7][16]_i_4_n_0\,
      O => \r_input_coeffs[0][4][16]_i_1_n_0\
    );
\r_input_coeffs[0][4][16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(16),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][5]_110\(16),
      O => \r_input_coeffs[0][4][16]_i_2_n_0\
    );
\r_input_coeffs[0][4][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \^r_core_state\(0),
      I1 => Q(1),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][5]_110\(1),
      O => \r_input_coeffs[0][4][1]_i_1_n_0\
    );
\r_input_coeffs[0][4][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \^r_core_state\(0),
      I1 => Q(2),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][5]_110\(2),
      O => \r_input_coeffs[0][4][2]_i_1_n_0\
    );
\r_input_coeffs[0][4][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \^r_core_state\(0),
      I1 => Q(3),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][5]_110\(3),
      O => \r_input_coeffs[0][4][3]_i_1_n_0\
    );
\r_input_coeffs[0][4][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \^r_core_state\(0),
      I1 => Q(4),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][5]_110\(4),
      O => \r_input_coeffs[0][4][4]_i_1_n_0\
    );
\r_input_coeffs[0][4][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \^r_core_state\(0),
      I1 => Q(5),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][5]_110\(5),
      O => \r_input_coeffs[0][4][5]_i_1_n_0\
    );
\r_input_coeffs[0][4][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \^r_core_state\(0),
      I1 => Q(6),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][5]_110\(6),
      O => \r_input_coeffs[0][4][6]_i_1_n_0\
    );
\r_input_coeffs[0][4][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \^r_core_state\(0),
      I1 => Q(7),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][5]_110\(7),
      O => \r_input_coeffs[0][4][7]_i_1_n_0\
    );
\r_input_coeffs[0][4][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \^r_core_state\(0),
      I1 => Q(8),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][5]_110\(8),
      O => \r_input_coeffs[0][4][8]_i_1_n_0\
    );
\r_input_coeffs[0][4][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \^r_core_state\(0),
      I1 => Q(9),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][5]_110\(9),
      O => \r_input_coeffs[0][4][9]_i_1_n_0\
    );
\r_input_coeffs[0][5][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(0),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][6]_109\(0),
      O => \r_input_coeffs[0][5][0]_i_1_n_0\
    );
\r_input_coeffs[0][5][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(10),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][6]_109\(10),
      O => \r_input_coeffs[0][5][10]_i_1_n_0\
    );
\r_input_coeffs[0][5][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(11),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][6]_109\(11),
      O => \r_input_coeffs[0][5][11]_i_1_n_0\
    );
\r_input_coeffs[0][5][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(12),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][6]_109\(12),
      O => \r_input_coeffs[0][5][12]_i_1_n_0\
    );
\r_input_coeffs[0][5][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(13),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][6]_109\(13),
      O => \r_input_coeffs[0][5][13]_i_1_n_0\
    );
\r_input_coeffs[0][5][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(14),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][6]_109\(14),
      O => \r_input_coeffs[0][5][14]_i_1_n_0\
    );
\r_input_coeffs[0][5][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(15),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][6]_109\(15),
      O => \r_input_coeffs[0][5][15]_i_1_n_0\
    );
\r_input_coeffs[0][5][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAAAAAAAAAAAAA"
    )
        port map (
      I0 => \r_input_coeffs[0][6][16]_i_3_n_0\,
      I1 => \r_curr_input_row_reg_n_0_[2]\,
      I2 => \r_curr_input_col_reg_n_0_[2]\,
      I3 => \r_curr_input_col_reg_n_0_[1]\,
      I4 => \r_curr_input_col_reg_n_0_[0]\,
      I5 => \r_input_coeffs[0][7][16]_i_4_n_0\,
      O => \r_input_coeffs[0][5][16]_i_1_n_0\
    );
\r_input_coeffs[0][5][16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(16),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][6]_109\(16),
      O => \r_input_coeffs[0][5][16]_i_2_n_0\
    );
\r_input_coeffs[0][5][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(1),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][6]_109\(1),
      O => \r_input_coeffs[0][5][1]_i_1_n_0\
    );
\r_input_coeffs[0][5][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(2),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][6]_109\(2),
      O => \r_input_coeffs[0][5][2]_i_1_n_0\
    );
\r_input_coeffs[0][5][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(3),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][6]_109\(3),
      O => \r_input_coeffs[0][5][3]_i_1_n_0\
    );
\r_input_coeffs[0][5][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(4),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][6]_109\(4),
      O => \r_input_coeffs[0][5][4]_i_1_n_0\
    );
\r_input_coeffs[0][5][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(5),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][6]_109\(5),
      O => \r_input_coeffs[0][5][5]_i_1_n_0\
    );
\r_input_coeffs[0][5][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(6),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][6]_109\(6),
      O => \r_input_coeffs[0][5][6]_i_1_n_0\
    );
\r_input_coeffs[0][5][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \^r_core_state\(0),
      I1 => Q(7),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][6]_109\(7),
      O => \r_input_coeffs[0][5][7]_i_1_n_0\
    );
\r_input_coeffs[0][5][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \^r_core_state\(0),
      I1 => Q(8),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][6]_109\(8),
      O => \r_input_coeffs[0][5][8]_i_1_n_0\
    );
\r_input_coeffs[0][5][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \^r_core_state\(0),
      I1 => Q(9),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][6]_109\(9),
      O => \r_input_coeffs[0][5][9]_i_1_n_0\
    );
\r_input_coeffs[0][6][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(0),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][7]_108\(0),
      O => \r_input_coeffs[0][6][0]_i_1_n_0\
    );
\r_input_coeffs[0][6][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(10),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][7]_108\(10),
      O => \r_input_coeffs[0][6][10]_i_1_n_0\
    );
\r_input_coeffs[0][6][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(11),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][7]_108\(11),
      O => \r_input_coeffs[0][6][11]_i_1_n_0\
    );
\r_input_coeffs[0][6][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(12),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][7]_108\(12),
      O => \r_input_coeffs[0][6][12]_i_1_n_0\
    );
\r_input_coeffs[0][6][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(13),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][7]_108\(13),
      O => \r_input_coeffs[0][6][13]_i_1_n_0\
    );
\r_input_coeffs[0][6][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(14),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][7]_108\(14),
      O => \r_input_coeffs[0][6][14]_i_1_n_0\
    );
\r_input_coeffs[0][6][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(15),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][7]_108\(15),
      O => \r_input_coeffs[0][6][15]_i_1_n_0\
    );
\r_input_coeffs[0][6][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAAAAAAAAAAAAA"
    )
        port map (
      I0 => \r_input_coeffs[0][6][16]_i_3_n_0\,
      I1 => \r_curr_input_row_reg_n_0_[2]\,
      I2 => \r_curr_input_col_reg_n_0_[2]\,
      I3 => \r_curr_input_col_reg_n_0_[0]\,
      I4 => \r_curr_input_col_reg_n_0_[1]\,
      I5 => \r_input_coeffs[0][7][16]_i_4_n_0\,
      O => \r_input_coeffs[0][6][16]_i_1_n_0\
    );
\r_input_coeffs[0][6][16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(16),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][7]_108\(16),
      O => \r_input_coeffs[0][6][16]_i_2_n_0\
    );
\r_input_coeffs[0][6][16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF200020002000"
    )
        port map (
      I0 => \^r_core_state\(1),
      I1 => \^r_core_state\(0),
      I2 => \^w_trans_to_dct1_axis_tlast\,
      I3 => \r_next_output_row_reg[0]_0\,
      I4 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I5 => \^r_i_enable_reg_0\,
      O => \r_input_coeffs[0][6][16]_i_3_n_0\
    );
\r_input_coeffs[0][6][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(1),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][7]_108\(1),
      O => \r_input_coeffs[0][6][1]_i_1_n_0\
    );
\r_input_coeffs[0][6][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(2),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][7]_108\(2),
      O => \r_input_coeffs[0][6][2]_i_1_n_0\
    );
\r_input_coeffs[0][6][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(3),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][7]_108\(3),
      O => \r_input_coeffs[0][6][3]_i_1_n_0\
    );
\r_input_coeffs[0][6][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(4),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][7]_108\(4),
      O => \r_input_coeffs[0][6][4]_i_1_n_0\
    );
\r_input_coeffs[0][6][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(5),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][7]_108\(5),
      O => \r_input_coeffs[0][6][5]_i_1_n_0\
    );
\r_input_coeffs[0][6][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(6),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][7]_108\(6),
      O => \r_input_coeffs[0][6][6]_i_1_n_0\
    );
\r_input_coeffs[0][6][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(7),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][7]_108\(7),
      O => \r_input_coeffs[0][6][7]_i_1_n_0\
    );
\r_input_coeffs[0][6][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(8),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][7]_108\(8),
      O => \r_input_coeffs[0][6][8]_i_1_n_0\
    );
\r_input_coeffs[0][6][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(9),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[0][7]_108\(9),
      O => \r_input_coeffs[0][6][9]_i_1_n_0\
    );
\r_input_coeffs[0][7][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAAA"
    )
        port map (
      I0 => \r_input_coeffs[0][7][16]_i_3_n_0\,
      I1 => \r_curr_input_row[2]_i_2_n_0\,
      I2 => \^r_core_state\(1),
      I3 => \^r_core_state\(0),
      I4 => \r_curr_input_row_reg_n_0_[2]\,
      I5 => \r_input_coeffs[0][7][16]_i_4_n_0\,
      O => \r_input_coeffs[0][7][16]_i_1_n_0\
    );
\r_input_coeffs[0][7][16]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \r_next_output_row_reg[0]_0\,
      I1 => \^w_trans_to_dct1_axis_tlast\,
      I2 => \^r_core_state\(0),
      I3 => \^r_core_state\(1),
      O => \r_input_coeffs[0][7][16]_i_3_n_0\
    );
\r_input_coeffs[0][7][16]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \r_curr_input_row_reg_n_0_[0]\,
      I1 => \r_curr_input_row_reg_n_0_[1]\,
      I2 => \^r_core_state\(0),
      I3 => w_dct0_to_trans_axis_tvalid,
      I4 => \^r_core_state\(1),
      O => \r_input_coeffs[0][7][16]_i_4_n_0\
    );
\r_input_coeffs[1][0][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(0),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][1]_121\(0),
      O => \r_input_coeffs[1][0][0]_i_1_n_0\
    );
\r_input_coeffs[1][0][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(10),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][1]_121\(10),
      O => \r_input_coeffs[1][0][10]_i_1_n_0\
    );
\r_input_coeffs[1][0][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(11),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][1]_121\(11),
      O => \r_input_coeffs[1][0][11]_i_1_n_0\
    );
\r_input_coeffs[1][0][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(12),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][1]_121\(12),
      O => \r_input_coeffs[1][0][12]_i_1_n_0\
    );
\r_input_coeffs[1][0][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(13),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][1]_121\(13),
      O => \r_input_coeffs[1][0][13]_i_1_n_0\
    );
\r_input_coeffs[1][0][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(14),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][1]_121\(14),
      O => \r_input_coeffs[1][0][14]_i_1_n_0\
    );
\r_input_coeffs[1][0][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(15),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][1]_121\(15),
      O => \r_input_coeffs[1][0][15]_i_1_n_0\
    );
\r_input_coeffs[1][0][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAEA"
    )
        port map (
      I0 => \r_input_coeffs[0][6][16]_i_3_n_0\,
      I1 => \r_input_coeffs[1][7][16]_i_2_n_0\,
      I2 => \r_curr_input_row_reg_n_0_[0]\,
      I3 => \r_curr_input_col_reg_n_0_[0]\,
      I4 => \r_curr_input_col_reg_n_0_[1]\,
      I5 => \r_curr_input_col_reg_n_0_[2]\,
      O => \r_input_coeffs[1][0][16]_i_1_n_0\
    );
\r_input_coeffs[1][0][16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(16),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][1]_121\(16),
      O => \r_input_coeffs[1][0][16]_i_2_n_0\
    );
\r_input_coeffs[1][0][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(1),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][1]_121\(1),
      O => \r_input_coeffs[1][0][1]_i_1_n_0\
    );
\r_input_coeffs[1][0][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(2),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][1]_121\(2),
      O => \r_input_coeffs[1][0][2]_i_1_n_0\
    );
\r_input_coeffs[1][0][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(3),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][1]_121\(3),
      O => \r_input_coeffs[1][0][3]_i_1_n_0\
    );
\r_input_coeffs[1][0][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(4),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][1]_121\(4),
      O => \r_input_coeffs[1][0][4]_i_1_n_0\
    );
\r_input_coeffs[1][0][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(5),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][1]_121\(5),
      O => \r_input_coeffs[1][0][5]_i_1_n_0\
    );
\r_input_coeffs[1][0][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(6),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][1]_121\(6),
      O => \r_input_coeffs[1][0][6]_i_1_n_0\
    );
\r_input_coeffs[1][0][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(7),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][1]_121\(7),
      O => \r_input_coeffs[1][0][7]_i_1_n_0\
    );
\r_input_coeffs[1][0][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(8),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][1]_121\(8),
      O => \r_input_coeffs[1][0][8]_i_1_n_0\
    );
\r_input_coeffs[1][0][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(9),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][1]_121\(9),
      O => \r_input_coeffs[1][0][9]_i_1_n_0\
    );
\r_input_coeffs[1][1][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(0),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][2]_120\(0),
      O => \r_input_coeffs[1][1][0]_i_1_n_0\
    );
\r_input_coeffs[1][1][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(10),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][2]_120\(10),
      O => \r_input_coeffs[1][1][10]_i_1_n_0\
    );
\r_input_coeffs[1][1][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(11),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][2]_120\(11),
      O => \r_input_coeffs[1][1][11]_i_1_n_0\
    );
\r_input_coeffs[1][1][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(12),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][2]_120\(12),
      O => \r_input_coeffs[1][1][12]_i_1_n_0\
    );
\r_input_coeffs[1][1][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(13),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][2]_120\(13),
      O => \r_input_coeffs[1][1][13]_i_1_n_0\
    );
\r_input_coeffs[1][1][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(14),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][2]_120\(14),
      O => \r_input_coeffs[1][1][14]_i_1_n_0\
    );
\r_input_coeffs[1][1][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(15),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][2]_120\(15),
      O => \r_input_coeffs[1][1][15]_i_1_n_0\
    );
\r_input_coeffs[1][1][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEAAAAAAAAAA"
    )
        port map (
      I0 => \r_input_coeffs[0][6][16]_i_3_n_0\,
      I1 => \r_curr_input_row_reg_n_0_[0]\,
      I2 => \r_curr_input_col_reg_n_0_[1]\,
      I3 => \r_curr_input_col_reg_n_0_[0]\,
      I4 => \r_curr_input_col_reg_n_0_[2]\,
      I5 => \r_input_coeffs[1][7][16]_i_2_n_0\,
      O => \r_input_coeffs[1][1][16]_i_1_n_0\
    );
\r_input_coeffs[1][1][16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(16),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][2]_120\(16),
      O => \r_input_coeffs[1][1][16]_i_2_n_0\
    );
\r_input_coeffs[1][1][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(1),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][2]_120\(1),
      O => \r_input_coeffs[1][1][1]_i_1_n_0\
    );
\r_input_coeffs[1][1][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(2),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][2]_120\(2),
      O => \r_input_coeffs[1][1][2]_i_1_n_0\
    );
\r_input_coeffs[1][1][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(3),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][2]_120\(3),
      O => \r_input_coeffs[1][1][3]_i_1_n_0\
    );
\r_input_coeffs[1][1][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(4),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][2]_120\(4),
      O => \r_input_coeffs[1][1][4]_i_1_n_0\
    );
\r_input_coeffs[1][1][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(5),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][2]_120\(5),
      O => \r_input_coeffs[1][1][5]_i_1_n_0\
    );
\r_input_coeffs[1][1][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(6),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][2]_120\(6),
      O => \r_input_coeffs[1][1][6]_i_1_n_0\
    );
\r_input_coeffs[1][1][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(7),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][2]_120\(7),
      O => \r_input_coeffs[1][1][7]_i_1_n_0\
    );
\r_input_coeffs[1][1][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(8),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][2]_120\(8),
      O => \r_input_coeffs[1][1][8]_i_1_n_0\
    );
\r_input_coeffs[1][1][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(9),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][2]_120\(9),
      O => \r_input_coeffs[1][1][9]_i_1_n_0\
    );
\r_input_coeffs[1][2][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(0),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][3]_119\(0),
      O => \r_input_coeffs[1][2][0]_i_1_n_0\
    );
\r_input_coeffs[1][2][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(10),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][3]_119\(10),
      O => \r_input_coeffs[1][2][10]_i_1_n_0\
    );
\r_input_coeffs[1][2][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(11),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][3]_119\(11),
      O => \r_input_coeffs[1][2][11]_i_1_n_0\
    );
\r_input_coeffs[1][2][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(12),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][3]_119\(12),
      O => \r_input_coeffs[1][2][12]_i_1_n_0\
    );
\r_input_coeffs[1][2][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(13),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][3]_119\(13),
      O => \r_input_coeffs[1][2][13]_i_1_n_0\
    );
\r_input_coeffs[1][2][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(14),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][3]_119\(14),
      O => \r_input_coeffs[1][2][14]_i_1_n_0\
    );
\r_input_coeffs[1][2][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(15),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][3]_119\(15),
      O => \r_input_coeffs[1][2][15]_i_1_n_0\
    );
\r_input_coeffs[1][2][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEAAAAAAAAAA"
    )
        port map (
      I0 => \r_input_coeffs[0][6][16]_i_3_n_0\,
      I1 => \r_curr_input_row_reg_n_0_[0]\,
      I2 => \r_curr_input_col_reg_n_0_[0]\,
      I3 => \r_curr_input_col_reg_n_0_[1]\,
      I4 => \r_curr_input_col_reg_n_0_[2]\,
      I5 => \r_input_coeffs[1][7][16]_i_2_n_0\,
      O => \r_input_coeffs[1][2][16]_i_1_n_0\
    );
\r_input_coeffs[1][2][16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(16),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][3]_119\(16),
      O => \r_input_coeffs[1][2][16]_i_2_n_0\
    );
\r_input_coeffs[1][2][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(1),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][3]_119\(1),
      O => \r_input_coeffs[1][2][1]_i_1_n_0\
    );
\r_input_coeffs[1][2][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(2),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][3]_119\(2),
      O => \r_input_coeffs[1][2][2]_i_1_n_0\
    );
\r_input_coeffs[1][2][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(3),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][3]_119\(3),
      O => \r_input_coeffs[1][2][3]_i_1_n_0\
    );
\r_input_coeffs[1][2][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(4),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][3]_119\(4),
      O => \r_input_coeffs[1][2][4]_i_1_n_0\
    );
\r_input_coeffs[1][2][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(5),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][3]_119\(5),
      O => \r_input_coeffs[1][2][5]_i_1_n_0\
    );
\r_input_coeffs[1][2][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(6),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][3]_119\(6),
      O => \r_input_coeffs[1][2][6]_i_1_n_0\
    );
\r_input_coeffs[1][2][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(7),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][3]_119\(7),
      O => \r_input_coeffs[1][2][7]_i_1_n_0\
    );
\r_input_coeffs[1][2][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(8),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][3]_119\(8),
      O => \r_input_coeffs[1][2][8]_i_1_n_0\
    );
\r_input_coeffs[1][2][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(9),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][3]_119\(9),
      O => \r_input_coeffs[1][2][9]_i_1_n_0\
    );
\r_input_coeffs[1][3][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(0),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][4]_118\(0),
      O => \r_input_coeffs[1][3][0]_i_1_n_0\
    );
\r_input_coeffs[1][3][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(10),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][4]_118\(10),
      O => \r_input_coeffs[1][3][10]_i_1_n_0\
    );
\r_input_coeffs[1][3][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(11),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][4]_118\(11),
      O => \r_input_coeffs[1][3][11]_i_1_n_0\
    );
\r_input_coeffs[1][3][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(12),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][4]_118\(12),
      O => \r_input_coeffs[1][3][12]_i_1_n_0\
    );
\r_input_coeffs[1][3][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(13),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][4]_118\(13),
      O => \r_input_coeffs[1][3][13]_i_1_n_0\
    );
\r_input_coeffs[1][3][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(14),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][4]_118\(14),
      O => \r_input_coeffs[1][3][14]_i_1_n_0\
    );
\r_input_coeffs[1][3][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(15),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][4]_118\(15),
      O => \r_input_coeffs[1][3][15]_i_1_n_0\
    );
\r_input_coeffs[1][3][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEAAAAAAAAAAA"
    )
        port map (
      I0 => \r_input_coeffs[0][6][16]_i_3_n_0\,
      I1 => \r_curr_input_row_reg_n_0_[0]\,
      I2 => \r_curr_input_col_reg_n_0_[0]\,
      I3 => \r_curr_input_col_reg_n_0_[1]\,
      I4 => \r_curr_input_col_reg_n_0_[2]\,
      I5 => \r_input_coeffs[1][7][16]_i_2_n_0\,
      O => \r_input_coeffs[1][3][16]_i_1_n_0\
    );
\r_input_coeffs[1][3][16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(16),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][4]_118\(16),
      O => \r_input_coeffs[1][3][16]_i_2_n_0\
    );
\r_input_coeffs[1][3][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(1),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][4]_118\(1),
      O => \r_input_coeffs[1][3][1]_i_1_n_0\
    );
\r_input_coeffs[1][3][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(2),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][4]_118\(2),
      O => \r_input_coeffs[1][3][2]_i_1_n_0\
    );
\r_input_coeffs[1][3][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(3),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][4]_118\(3),
      O => \r_input_coeffs[1][3][3]_i_1_n_0\
    );
\r_input_coeffs[1][3][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(4),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][4]_118\(4),
      O => \r_input_coeffs[1][3][4]_i_1_n_0\
    );
\r_input_coeffs[1][3][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(5),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][4]_118\(5),
      O => \r_input_coeffs[1][3][5]_i_1_n_0\
    );
\r_input_coeffs[1][3][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(6),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][4]_118\(6),
      O => \r_input_coeffs[1][3][6]_i_1_n_0\
    );
\r_input_coeffs[1][3][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(7),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][4]_118\(7),
      O => \r_input_coeffs[1][3][7]_i_1_n_0\
    );
\r_input_coeffs[1][3][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(8),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][4]_118\(8),
      O => \r_input_coeffs[1][3][8]_i_1_n_0\
    );
\r_input_coeffs[1][3][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(9),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][4]_118\(9),
      O => \r_input_coeffs[1][3][9]_i_1_n_0\
    );
\r_input_coeffs[1][4][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(0),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][5]_117\(0),
      O => \r_input_coeffs[1][4][0]_i_1_n_0\
    );
\r_input_coeffs[1][4][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(10),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][5]_117\(10),
      O => \r_input_coeffs[1][4][10]_i_1_n_0\
    );
\r_input_coeffs[1][4][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(11),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][5]_117\(11),
      O => \r_input_coeffs[1][4][11]_i_1_n_0\
    );
\r_input_coeffs[1][4][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(12),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][5]_117\(12),
      O => \r_input_coeffs[1][4][12]_i_1_n_0\
    );
\r_input_coeffs[1][4][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(13),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][5]_117\(13),
      O => \r_input_coeffs[1][4][13]_i_1_n_0\
    );
\r_input_coeffs[1][4][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(14),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][5]_117\(14),
      O => \r_input_coeffs[1][4][14]_i_1_n_0\
    );
\r_input_coeffs[1][4][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(15),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][5]_117\(15),
      O => \r_input_coeffs[1][4][15]_i_1_n_0\
    );
\r_input_coeffs[1][4][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEAAAAAAAAA"
    )
        port map (
      I0 => \r_input_coeffs[0][6][16]_i_3_n_0\,
      I1 => \r_curr_input_row_reg_n_0_[0]\,
      I2 => \r_curr_input_col_reg_n_0_[2]\,
      I3 => \r_curr_input_col_reg_n_0_[0]\,
      I4 => \r_curr_input_col_reg_n_0_[1]\,
      I5 => \r_input_coeffs[1][7][16]_i_2_n_0\,
      O => \r_input_coeffs[1][4][16]_i_1_n_0\
    );
\r_input_coeffs[1][4][16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(16),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][5]_117\(16),
      O => \r_input_coeffs[1][4][16]_i_2_n_0\
    );
\r_input_coeffs[1][4][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(1),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][5]_117\(1),
      O => \r_input_coeffs[1][4][1]_i_1_n_0\
    );
\r_input_coeffs[1][4][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(2),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][5]_117\(2),
      O => \r_input_coeffs[1][4][2]_i_1_n_0\
    );
\r_input_coeffs[1][4][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(3),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][5]_117\(3),
      O => \r_input_coeffs[1][4][3]_i_1_n_0\
    );
\r_input_coeffs[1][4][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(4),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][5]_117\(4),
      O => \r_input_coeffs[1][4][4]_i_1_n_0\
    );
\r_input_coeffs[1][4][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(5),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][5]_117\(5),
      O => \r_input_coeffs[1][4][5]_i_1_n_0\
    );
\r_input_coeffs[1][4][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(6),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][5]_117\(6),
      O => \r_input_coeffs[1][4][6]_i_1_n_0\
    );
\r_input_coeffs[1][4][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(7),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][5]_117\(7),
      O => \r_input_coeffs[1][4][7]_i_1_n_0\
    );
\r_input_coeffs[1][4][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(8),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][5]_117\(8),
      O => \r_input_coeffs[1][4][8]_i_1_n_0\
    );
\r_input_coeffs[1][4][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(9),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][5]_117\(9),
      O => \r_input_coeffs[1][4][9]_i_1_n_0\
    );
\r_input_coeffs[1][5][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(0),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][6]_116\(0),
      O => \r_input_coeffs[1][5][0]_i_1_n_0\
    );
\r_input_coeffs[1][5][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(10),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][6]_116\(10),
      O => \r_input_coeffs[1][5][10]_i_1_n_0\
    );
\r_input_coeffs[1][5][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(11),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][6]_116\(11),
      O => \r_input_coeffs[1][5][11]_i_1_n_0\
    );
\r_input_coeffs[1][5][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(12),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][6]_116\(12),
      O => \r_input_coeffs[1][5][12]_i_1_n_0\
    );
\r_input_coeffs[1][5][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(13),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][6]_116\(13),
      O => \r_input_coeffs[1][5][13]_i_1_n_0\
    );
\r_input_coeffs[1][5][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(14),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][6]_116\(14),
      O => \r_input_coeffs[1][5][14]_i_1_n_0\
    );
\r_input_coeffs[1][5][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(15),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][6]_116\(15),
      O => \r_input_coeffs[1][5][15]_i_1_n_0\
    );
\r_input_coeffs[1][5][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAAAAAAAAAAAAA"
    )
        port map (
      I0 => \r_input_coeffs[0][6][16]_i_3_n_0\,
      I1 => \r_curr_input_row_reg_n_0_[0]\,
      I2 => \r_curr_input_col_reg_n_0_[2]\,
      I3 => \r_curr_input_col_reg_n_0_[1]\,
      I4 => \r_curr_input_col_reg_n_0_[0]\,
      I5 => \r_input_coeffs[1][7][16]_i_2_n_0\,
      O => \r_input_coeffs[1][5][16]_i_1_n_0\
    );
\r_input_coeffs[1][5][16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(16),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][6]_116\(16),
      O => \r_input_coeffs[1][5][16]_i_2_n_0\
    );
\r_input_coeffs[1][5][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(1),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][6]_116\(1),
      O => \r_input_coeffs[1][5][1]_i_1_n_0\
    );
\r_input_coeffs[1][5][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(2),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][6]_116\(2),
      O => \r_input_coeffs[1][5][2]_i_1_n_0\
    );
\r_input_coeffs[1][5][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(3),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][6]_116\(3),
      O => \r_input_coeffs[1][5][3]_i_1_n_0\
    );
\r_input_coeffs[1][5][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(4),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][6]_116\(4),
      O => \r_input_coeffs[1][5][4]_i_1_n_0\
    );
\r_input_coeffs[1][5][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(5),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][6]_116\(5),
      O => \r_input_coeffs[1][5][5]_i_1_n_0\
    );
\r_input_coeffs[1][5][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(6),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][6]_116\(6),
      O => \r_input_coeffs[1][5][6]_i_1_n_0\
    );
\r_input_coeffs[1][5][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(7),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][6]_116\(7),
      O => \r_input_coeffs[1][5][7]_i_1_n_0\
    );
\r_input_coeffs[1][5][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(8),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][6]_116\(8),
      O => \r_input_coeffs[1][5][8]_i_1_n_0\
    );
\r_input_coeffs[1][5][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(9),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][6]_116\(9),
      O => \r_input_coeffs[1][5][9]_i_1_n_0\
    );
\r_input_coeffs[1][6][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(0),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][7]_115\(0),
      O => \r_input_coeffs[1][6][0]_i_1_n_0\
    );
\r_input_coeffs[1][6][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(10),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][7]_115\(10),
      O => \r_input_coeffs[1][6][10]_i_1_n_0\
    );
\r_input_coeffs[1][6][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(11),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][7]_115\(11),
      O => \r_input_coeffs[1][6][11]_i_1_n_0\
    );
\r_input_coeffs[1][6][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(12),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][7]_115\(12),
      O => \r_input_coeffs[1][6][12]_i_1_n_0\
    );
\r_input_coeffs[1][6][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(13),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][7]_115\(13),
      O => \r_input_coeffs[1][6][13]_i_1_n_0\
    );
\r_input_coeffs[1][6][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(14),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][7]_115\(14),
      O => \r_input_coeffs[1][6][14]_i_1_n_0\
    );
\r_input_coeffs[1][6][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(15),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][7]_115\(15),
      O => \r_input_coeffs[1][6][15]_i_1_n_0\
    );
\r_input_coeffs[1][6][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAAAAAAAAAAAAA"
    )
        port map (
      I0 => \r_input_coeffs[0][6][16]_i_3_n_0\,
      I1 => \r_curr_input_row_reg_n_0_[0]\,
      I2 => \r_curr_input_col_reg_n_0_[2]\,
      I3 => \r_curr_input_col_reg_n_0_[0]\,
      I4 => \r_curr_input_col_reg_n_0_[1]\,
      I5 => \r_input_coeffs[1][7][16]_i_2_n_0\,
      O => \r_input_coeffs[1][6][16]_i_1_n_0\
    );
\r_input_coeffs[1][6][16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(16),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][7]_115\(16),
      O => \r_input_coeffs[1][6][16]_i_2_n_0\
    );
\r_input_coeffs[1][6][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(1),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][7]_115\(1),
      O => \r_input_coeffs[1][6][1]_i_1_n_0\
    );
\r_input_coeffs[1][6][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(2),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][7]_115\(2),
      O => \r_input_coeffs[1][6][2]_i_1_n_0\
    );
\r_input_coeffs[1][6][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(3),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][7]_115\(3),
      O => \r_input_coeffs[1][6][3]_i_1_n_0\
    );
\r_input_coeffs[1][6][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(4),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][7]_115\(4),
      O => \r_input_coeffs[1][6][4]_i_1_n_0\
    );
\r_input_coeffs[1][6][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(5),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][7]_115\(5),
      O => \r_input_coeffs[1][6][5]_i_1_n_0\
    );
\r_input_coeffs[1][6][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(6),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][7]_115\(6),
      O => \r_input_coeffs[1][6][6]_i_1_n_0\
    );
\r_input_coeffs[1][6][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(7),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][7]_115\(7),
      O => \r_input_coeffs[1][6][7]_i_1_n_0\
    );
\r_input_coeffs[1][6][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(8),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][7]_115\(8),
      O => \r_input_coeffs[1][6][8]_i_1_n_0\
    );
\r_input_coeffs[1][6][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(9),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[1][7]_115\(9),
      O => \r_input_coeffs[1][6][9]_i_1_n_0\
    );
\r_input_coeffs[1][7][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \r_input_coeffs[0][7][16]_i_3_n_0\,
      I1 => \r_curr_input_row_reg_n_0_[0]\,
      I2 => \r_curr_input_col_reg_n_0_[2]\,
      I3 => \r_curr_input_col_reg_n_0_[0]\,
      I4 => \r_curr_input_col_reg_n_0_[1]\,
      I5 => \r_input_coeffs[1][7][16]_i_2_n_0\,
      O => \r_input_coeffs[1][7][16]_i_1_n_0\
    );
\r_input_coeffs[1][7][16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \^r_core_state\(1),
      I1 => \^r_core_state\(0),
      I2 => \r_curr_input_row_reg_n_0_[2]\,
      I3 => w_dct0_to_trans_axis_tvalid,
      I4 => \r_curr_input_row_reg_n_0_[1]\,
      O => \r_input_coeffs[1][7][16]_i_2_n_0\
    );
\r_input_coeffs[2][0][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(0),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][1]_128\(0),
      O => \r_input_coeffs[2][0][0]_i_1_n_0\
    );
\r_input_coeffs[2][0][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(10),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][1]_128\(10),
      O => \r_input_coeffs[2][0][10]_i_1_n_0\
    );
\r_input_coeffs[2][0][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(11),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][1]_128\(11),
      O => \r_input_coeffs[2][0][11]_i_1_n_0\
    );
\r_input_coeffs[2][0][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(12),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][1]_128\(12),
      O => \r_input_coeffs[2][0][12]_i_1_n_0\
    );
\r_input_coeffs[2][0][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(13),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][1]_128\(13),
      O => \r_input_coeffs[2][0][13]_i_1_n_0\
    );
\r_input_coeffs[2][0][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(14),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][1]_128\(14),
      O => \r_input_coeffs[2][0][14]_i_1_n_0\
    );
\r_input_coeffs[2][0][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(15),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][1]_128\(15),
      O => \r_input_coeffs[2][0][15]_i_1_n_0\
    );
\r_input_coeffs[2][0][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAEA"
    )
        port map (
      I0 => \r_input_coeffs[0][6][16]_i_3_n_0\,
      I1 => \r_input_coeffs[2][7][16]_i_2_n_0\,
      I2 => \r_curr_input_row_reg_n_0_[1]\,
      I3 => \r_curr_input_col_reg_n_0_[0]\,
      I4 => \r_curr_input_col_reg_n_0_[1]\,
      I5 => \r_curr_input_col_reg_n_0_[2]\,
      O => \r_input_coeffs[2][0][16]_i_1_n_0\
    );
\r_input_coeffs[2][0][16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(16),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][1]_128\(16),
      O => \r_input_coeffs[2][0][16]_i_2_n_0\
    );
\r_input_coeffs[2][0][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(1),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][1]_128\(1),
      O => \r_input_coeffs[2][0][1]_i_1_n_0\
    );
\r_input_coeffs[2][0][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(2),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][1]_128\(2),
      O => \r_input_coeffs[2][0][2]_i_1_n_0\
    );
\r_input_coeffs[2][0][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(3),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][1]_128\(3),
      O => \r_input_coeffs[2][0][3]_i_1_n_0\
    );
\r_input_coeffs[2][0][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(4),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][1]_128\(4),
      O => \r_input_coeffs[2][0][4]_i_1_n_0\
    );
\r_input_coeffs[2][0][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(5),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][1]_128\(5),
      O => \r_input_coeffs[2][0][5]_i_1_n_0\
    );
\r_input_coeffs[2][0][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(6),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][1]_128\(6),
      O => \r_input_coeffs[2][0][6]_i_1_n_0\
    );
\r_input_coeffs[2][0][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(7),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][1]_128\(7),
      O => \r_input_coeffs[2][0][7]_i_1_n_0\
    );
\r_input_coeffs[2][0][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(8),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][1]_128\(8),
      O => \r_input_coeffs[2][0][8]_i_1_n_0\
    );
\r_input_coeffs[2][0][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(9),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][1]_128\(9),
      O => \r_input_coeffs[2][0][9]_i_1_n_0\
    );
\r_input_coeffs[2][1][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(0),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][2]_127\(0),
      O => \r_input_coeffs[2][1][0]_i_1_n_0\
    );
\r_input_coeffs[2][1][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(10),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][2]_127\(10),
      O => \r_input_coeffs[2][1][10]_i_1_n_0\
    );
\r_input_coeffs[2][1][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(11),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][2]_127\(11),
      O => \r_input_coeffs[2][1][11]_i_1_n_0\
    );
\r_input_coeffs[2][1][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(12),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][2]_127\(12),
      O => \r_input_coeffs[2][1][12]_i_1_n_0\
    );
\r_input_coeffs[2][1][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(13),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][2]_127\(13),
      O => \r_input_coeffs[2][1][13]_i_1_n_0\
    );
\r_input_coeffs[2][1][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(14),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][2]_127\(14),
      O => \r_input_coeffs[2][1][14]_i_1_n_0\
    );
\r_input_coeffs[2][1][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(15),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][2]_127\(15),
      O => \r_input_coeffs[2][1][15]_i_1_n_0\
    );
\r_input_coeffs[2][1][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEAAAAAAAAAA"
    )
        port map (
      I0 => \r_input_coeffs[0][6][16]_i_3_n_0\,
      I1 => \r_curr_input_row_reg_n_0_[1]\,
      I2 => \r_curr_input_col_reg_n_0_[1]\,
      I3 => \r_curr_input_col_reg_n_0_[0]\,
      I4 => \r_curr_input_col_reg_n_0_[2]\,
      I5 => \r_input_coeffs[2][7][16]_i_2_n_0\,
      O => \r_input_coeffs[2][1][16]_i_1_n_0\
    );
\r_input_coeffs[2][1][16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(16),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][2]_127\(16),
      O => \r_input_coeffs[2][1][16]_i_2_n_0\
    );
\r_input_coeffs[2][1][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(1),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][2]_127\(1),
      O => \r_input_coeffs[2][1][1]_i_1_n_0\
    );
\r_input_coeffs[2][1][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(2),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][2]_127\(2),
      O => \r_input_coeffs[2][1][2]_i_1_n_0\
    );
\r_input_coeffs[2][1][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(3),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][2]_127\(3),
      O => \r_input_coeffs[2][1][3]_i_1_n_0\
    );
\r_input_coeffs[2][1][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(4),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][2]_127\(4),
      O => \r_input_coeffs[2][1][4]_i_1_n_0\
    );
\r_input_coeffs[2][1][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(5),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][2]_127\(5),
      O => \r_input_coeffs[2][1][5]_i_1_n_0\
    );
\r_input_coeffs[2][1][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(6),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][2]_127\(6),
      O => \r_input_coeffs[2][1][6]_i_1_n_0\
    );
\r_input_coeffs[2][1][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(7),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][2]_127\(7),
      O => \r_input_coeffs[2][1][7]_i_1_n_0\
    );
\r_input_coeffs[2][1][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(8),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][2]_127\(8),
      O => \r_input_coeffs[2][1][8]_i_1_n_0\
    );
\r_input_coeffs[2][1][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(9),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][2]_127\(9),
      O => \r_input_coeffs[2][1][9]_i_1_n_0\
    );
\r_input_coeffs[2][2][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(0),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][3]_126\(0),
      O => \r_input_coeffs[2][2][0]_i_1_n_0\
    );
\r_input_coeffs[2][2][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(10),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][3]_126\(10),
      O => \r_input_coeffs[2][2][10]_i_1_n_0\
    );
\r_input_coeffs[2][2][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(11),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][3]_126\(11),
      O => \r_input_coeffs[2][2][11]_i_1_n_0\
    );
\r_input_coeffs[2][2][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(12),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][3]_126\(12),
      O => \r_input_coeffs[2][2][12]_i_1_n_0\
    );
\r_input_coeffs[2][2][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(13),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][3]_126\(13),
      O => \r_input_coeffs[2][2][13]_i_1_n_0\
    );
\r_input_coeffs[2][2][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(14),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][3]_126\(14),
      O => \r_input_coeffs[2][2][14]_i_1_n_0\
    );
\r_input_coeffs[2][2][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(15),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][3]_126\(15),
      O => \r_input_coeffs[2][2][15]_i_1_n_0\
    );
\r_input_coeffs[2][2][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEAAAAAAAAAA"
    )
        port map (
      I0 => \r_input_coeffs[0][6][16]_i_3_n_0\,
      I1 => \r_curr_input_row_reg_n_0_[1]\,
      I2 => \r_curr_input_col_reg_n_0_[0]\,
      I3 => \r_curr_input_col_reg_n_0_[1]\,
      I4 => \r_curr_input_col_reg_n_0_[2]\,
      I5 => \r_input_coeffs[2][7][16]_i_2_n_0\,
      O => \r_input_coeffs[2][2][16]_i_1_n_0\
    );
\r_input_coeffs[2][2][16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(16),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][3]_126\(16),
      O => \r_input_coeffs[2][2][16]_i_2_n_0\
    );
\r_input_coeffs[2][2][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(1),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][3]_126\(1),
      O => \r_input_coeffs[2][2][1]_i_1_n_0\
    );
\r_input_coeffs[2][2][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(2),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][3]_126\(2),
      O => \r_input_coeffs[2][2][2]_i_1_n_0\
    );
\r_input_coeffs[2][2][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(3),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][3]_126\(3),
      O => \r_input_coeffs[2][2][3]_i_1_n_0\
    );
\r_input_coeffs[2][2][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(4),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][3]_126\(4),
      O => \r_input_coeffs[2][2][4]_i_1_n_0\
    );
\r_input_coeffs[2][2][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(5),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][3]_126\(5),
      O => \r_input_coeffs[2][2][5]_i_1_n_0\
    );
\r_input_coeffs[2][2][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(6),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][3]_126\(6),
      O => \r_input_coeffs[2][2][6]_i_1_n_0\
    );
\r_input_coeffs[2][2][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(7),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][3]_126\(7),
      O => \r_input_coeffs[2][2][7]_i_1_n_0\
    );
\r_input_coeffs[2][2][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(8),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][3]_126\(8),
      O => \r_input_coeffs[2][2][8]_i_1_n_0\
    );
\r_input_coeffs[2][2][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(9),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][3]_126\(9),
      O => \r_input_coeffs[2][2][9]_i_1_n_0\
    );
\r_input_coeffs[2][3][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(0),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][4]_125\(0),
      O => \r_input_coeffs[2][3][0]_i_1_n_0\
    );
\r_input_coeffs[2][3][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(10),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][4]_125\(10),
      O => \r_input_coeffs[2][3][10]_i_1_n_0\
    );
\r_input_coeffs[2][3][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(11),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][4]_125\(11),
      O => \r_input_coeffs[2][3][11]_i_1_n_0\
    );
\r_input_coeffs[2][3][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(12),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][4]_125\(12),
      O => \r_input_coeffs[2][3][12]_i_1_n_0\
    );
\r_input_coeffs[2][3][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(13),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][4]_125\(13),
      O => \r_input_coeffs[2][3][13]_i_1_n_0\
    );
\r_input_coeffs[2][3][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(14),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][4]_125\(14),
      O => \r_input_coeffs[2][3][14]_i_1_n_0\
    );
\r_input_coeffs[2][3][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(15),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][4]_125\(15),
      O => \r_input_coeffs[2][3][15]_i_1_n_0\
    );
\r_input_coeffs[2][3][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEAAAAAAAAAAA"
    )
        port map (
      I0 => \r_input_coeffs[0][6][16]_i_3_n_0\,
      I1 => \r_curr_input_row_reg_n_0_[1]\,
      I2 => \r_curr_input_col_reg_n_0_[0]\,
      I3 => \r_curr_input_col_reg_n_0_[1]\,
      I4 => \r_curr_input_col_reg_n_0_[2]\,
      I5 => \r_input_coeffs[2][7][16]_i_2_n_0\,
      O => \r_input_coeffs[2][3][16]_i_1_n_0\
    );
\r_input_coeffs[2][3][16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(16),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][4]_125\(16),
      O => \r_input_coeffs[2][3][16]_i_2_n_0\
    );
\r_input_coeffs[2][3][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(1),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][4]_125\(1),
      O => \r_input_coeffs[2][3][1]_i_1_n_0\
    );
\r_input_coeffs[2][3][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(2),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][4]_125\(2),
      O => \r_input_coeffs[2][3][2]_i_1_n_0\
    );
\r_input_coeffs[2][3][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(3),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][4]_125\(3),
      O => \r_input_coeffs[2][3][3]_i_1_n_0\
    );
\r_input_coeffs[2][3][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(4),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][4]_125\(4),
      O => \r_input_coeffs[2][3][4]_i_1_n_0\
    );
\r_input_coeffs[2][3][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(5),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][4]_125\(5),
      O => \r_input_coeffs[2][3][5]_i_1_n_0\
    );
\r_input_coeffs[2][3][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(6),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][4]_125\(6),
      O => \r_input_coeffs[2][3][6]_i_1_n_0\
    );
\r_input_coeffs[2][3][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(7),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][4]_125\(7),
      O => \r_input_coeffs[2][3][7]_i_1_n_0\
    );
\r_input_coeffs[2][3][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(8),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][4]_125\(8),
      O => \r_input_coeffs[2][3][8]_i_1_n_0\
    );
\r_input_coeffs[2][3][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(9),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][4]_125\(9),
      O => \r_input_coeffs[2][3][9]_i_1_n_0\
    );
\r_input_coeffs[2][4][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(0),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][5]_124\(0),
      O => \r_input_coeffs[2][4][0]_i_1_n_0\
    );
\r_input_coeffs[2][4][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(10),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][5]_124\(10),
      O => \r_input_coeffs[2][4][10]_i_1_n_0\
    );
\r_input_coeffs[2][4][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(11),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][5]_124\(11),
      O => \r_input_coeffs[2][4][11]_i_1_n_0\
    );
\r_input_coeffs[2][4][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(12),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][5]_124\(12),
      O => \r_input_coeffs[2][4][12]_i_1_n_0\
    );
\r_input_coeffs[2][4][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(13),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][5]_124\(13),
      O => \r_input_coeffs[2][4][13]_i_1_n_0\
    );
\r_input_coeffs[2][4][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(14),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][5]_124\(14),
      O => \r_input_coeffs[2][4][14]_i_1_n_0\
    );
\r_input_coeffs[2][4][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(15),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][5]_124\(15),
      O => \r_input_coeffs[2][4][15]_i_1_n_0\
    );
\r_input_coeffs[2][4][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEAAAAAAAAA"
    )
        port map (
      I0 => \r_input_coeffs[0][6][16]_i_3_n_0\,
      I1 => \r_curr_input_row_reg_n_0_[1]\,
      I2 => \r_curr_input_col_reg_n_0_[2]\,
      I3 => \r_curr_input_col_reg_n_0_[0]\,
      I4 => \r_curr_input_col_reg_n_0_[1]\,
      I5 => \r_input_coeffs[2][7][16]_i_2_n_0\,
      O => \r_input_coeffs[2][4][16]_i_1_n_0\
    );
\r_input_coeffs[2][4][16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(16),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][5]_124\(16),
      O => \r_input_coeffs[2][4][16]_i_2_n_0\
    );
\r_input_coeffs[2][4][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(1),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][5]_124\(1),
      O => \r_input_coeffs[2][4][1]_i_1_n_0\
    );
\r_input_coeffs[2][4][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(2),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][5]_124\(2),
      O => \r_input_coeffs[2][4][2]_i_1_n_0\
    );
\r_input_coeffs[2][4][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(3),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][5]_124\(3),
      O => \r_input_coeffs[2][4][3]_i_1_n_0\
    );
\r_input_coeffs[2][4][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(4),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][5]_124\(4),
      O => \r_input_coeffs[2][4][4]_i_1_n_0\
    );
\r_input_coeffs[2][4][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(5),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][5]_124\(5),
      O => \r_input_coeffs[2][4][5]_i_1_n_0\
    );
\r_input_coeffs[2][4][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(6),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][5]_124\(6),
      O => \r_input_coeffs[2][4][6]_i_1_n_0\
    );
\r_input_coeffs[2][4][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(7),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][5]_124\(7),
      O => \r_input_coeffs[2][4][7]_i_1_n_0\
    );
\r_input_coeffs[2][4][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(8),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][5]_124\(8),
      O => \r_input_coeffs[2][4][8]_i_1_n_0\
    );
\r_input_coeffs[2][4][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(9),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][5]_124\(9),
      O => \r_input_coeffs[2][4][9]_i_1_n_0\
    );
\r_input_coeffs[2][5][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(0),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][6]_123\(0),
      O => \r_input_coeffs[2][5][0]_i_1_n_0\
    );
\r_input_coeffs[2][5][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(10),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][6]_123\(10),
      O => \r_input_coeffs[2][5][10]_i_1_n_0\
    );
\r_input_coeffs[2][5][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(11),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][6]_123\(11),
      O => \r_input_coeffs[2][5][11]_i_1_n_0\
    );
\r_input_coeffs[2][5][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(12),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][6]_123\(12),
      O => \r_input_coeffs[2][5][12]_i_1_n_0\
    );
\r_input_coeffs[2][5][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(13),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][6]_123\(13),
      O => \r_input_coeffs[2][5][13]_i_1_n_0\
    );
\r_input_coeffs[2][5][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(14),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][6]_123\(14),
      O => \r_input_coeffs[2][5][14]_i_1_n_0\
    );
\r_input_coeffs[2][5][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(15),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][6]_123\(15),
      O => \r_input_coeffs[2][5][15]_i_1_n_0\
    );
\r_input_coeffs[2][5][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAAAAAAAAAAAAA"
    )
        port map (
      I0 => \r_input_coeffs[0][6][16]_i_3_n_0\,
      I1 => \r_curr_input_row_reg_n_0_[1]\,
      I2 => \r_curr_input_col_reg_n_0_[2]\,
      I3 => \r_curr_input_col_reg_n_0_[1]\,
      I4 => \r_curr_input_col_reg_n_0_[0]\,
      I5 => \r_input_coeffs[2][7][16]_i_2_n_0\,
      O => \r_input_coeffs[2][5][16]_i_1_n_0\
    );
\r_input_coeffs[2][5][16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(16),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][6]_123\(16),
      O => \r_input_coeffs[2][5][16]_i_2_n_0\
    );
\r_input_coeffs[2][5][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(1),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][6]_123\(1),
      O => \r_input_coeffs[2][5][1]_i_1_n_0\
    );
\r_input_coeffs[2][5][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(2),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][6]_123\(2),
      O => \r_input_coeffs[2][5][2]_i_1_n_0\
    );
\r_input_coeffs[2][5][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(3),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][6]_123\(3),
      O => \r_input_coeffs[2][5][3]_i_1_n_0\
    );
\r_input_coeffs[2][5][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(4),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][6]_123\(4),
      O => \r_input_coeffs[2][5][4]_i_1_n_0\
    );
\r_input_coeffs[2][5][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(5),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][6]_123\(5),
      O => \r_input_coeffs[2][5][5]_i_1_n_0\
    );
\r_input_coeffs[2][5][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(6),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][6]_123\(6),
      O => \r_input_coeffs[2][5][6]_i_1_n_0\
    );
\r_input_coeffs[2][5][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(7),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][6]_123\(7),
      O => \r_input_coeffs[2][5][7]_i_1_n_0\
    );
\r_input_coeffs[2][5][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(8),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][6]_123\(8),
      O => \r_input_coeffs[2][5][8]_i_1_n_0\
    );
\r_input_coeffs[2][5][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(9),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][6]_123\(9),
      O => \r_input_coeffs[2][5][9]_i_1_n_0\
    );
\r_input_coeffs[2][6][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(0),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][7]_122\(0),
      O => \r_input_coeffs[2][6][0]_i_1_n_0\
    );
\r_input_coeffs[2][6][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(10),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][7]_122\(10),
      O => \r_input_coeffs[2][6][10]_i_1_n_0\
    );
\r_input_coeffs[2][6][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(11),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][7]_122\(11),
      O => \r_input_coeffs[2][6][11]_i_1_n_0\
    );
\r_input_coeffs[2][6][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(12),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][7]_122\(12),
      O => \r_input_coeffs[2][6][12]_i_1_n_0\
    );
\r_input_coeffs[2][6][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(13),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][7]_122\(13),
      O => \r_input_coeffs[2][6][13]_i_1_n_0\
    );
\r_input_coeffs[2][6][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(14),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][7]_122\(14),
      O => \r_input_coeffs[2][6][14]_i_1_n_0\
    );
\r_input_coeffs[2][6][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(15),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][7]_122\(15),
      O => \r_input_coeffs[2][6][15]_i_1_n_0\
    );
\r_input_coeffs[2][6][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAAAAAAAAAAAAA"
    )
        port map (
      I0 => \r_input_coeffs[0][6][16]_i_3_n_0\,
      I1 => \r_curr_input_row_reg_n_0_[1]\,
      I2 => \r_curr_input_col_reg_n_0_[2]\,
      I3 => \r_curr_input_col_reg_n_0_[0]\,
      I4 => \r_curr_input_col_reg_n_0_[1]\,
      I5 => \r_input_coeffs[2][7][16]_i_2_n_0\,
      O => \r_input_coeffs[2][6][16]_i_1_n_0\
    );
\r_input_coeffs[2][6][16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(16),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][7]_122\(16),
      O => \r_input_coeffs[2][6][16]_i_2_n_0\
    );
\r_input_coeffs[2][6][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(1),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][7]_122\(1),
      O => \r_input_coeffs[2][6][1]_i_1_n_0\
    );
\r_input_coeffs[2][6][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(2),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][7]_122\(2),
      O => \r_input_coeffs[2][6][2]_i_1_n_0\
    );
\r_input_coeffs[2][6][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(3),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][7]_122\(3),
      O => \r_input_coeffs[2][6][3]_i_1_n_0\
    );
\r_input_coeffs[2][6][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(4),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][7]_122\(4),
      O => \r_input_coeffs[2][6][4]_i_1_n_0\
    );
\r_input_coeffs[2][6][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(5),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][7]_122\(5),
      O => \r_input_coeffs[2][6][5]_i_1_n_0\
    );
\r_input_coeffs[2][6][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(6),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][7]_122\(6),
      O => \r_input_coeffs[2][6][6]_i_1_n_0\
    );
\r_input_coeffs[2][6][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(7),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][7]_122\(7),
      O => \r_input_coeffs[2][6][7]_i_1_n_0\
    );
\r_input_coeffs[2][6][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(8),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][7]_122\(8),
      O => \r_input_coeffs[2][6][8]_i_1_n_0\
    );
\r_input_coeffs[2][6][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(9),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[2][7]_122\(9),
      O => \r_input_coeffs[2][6][9]_i_1_n_0\
    );
\r_input_coeffs[2][7][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEAAAAAAAAAAAA"
    )
        port map (
      I0 => \r_input_coeffs[0][7][16]_i_3_n_0\,
      I1 => \r_curr_input_row[2]_i_2_n_0\,
      I2 => \^r_core_state\(1),
      I3 => \^r_core_state\(0),
      I4 => \r_curr_input_row_reg_n_0_[1]\,
      I5 => \r_input_coeffs[2][7][16]_i_2_n_0\,
      O => \r_input_coeffs[2][7][16]_i_1_n_0\
    );
\r_input_coeffs[2][7][16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \r_curr_input_row_reg_n_0_[0]\,
      I1 => \r_curr_input_row_reg_n_0_[2]\,
      I2 => \^r_core_state\(0),
      I3 => w_dct0_to_trans_axis_tvalid,
      I4 => \^r_core_state\(1),
      O => \r_input_coeffs[2][7][16]_i_2_n_0\
    );
\r_input_coeffs[3][0][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(0),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][1]_135\(0),
      O => \r_input_coeffs[3][0][0]_i_1_n_0\
    );
\r_input_coeffs[3][0][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(10),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][1]_135\(10),
      O => \r_input_coeffs[3][0][10]_i_1_n_0\
    );
\r_input_coeffs[3][0][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(11),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][1]_135\(11),
      O => \r_input_coeffs[3][0][11]_i_1_n_0\
    );
\r_input_coeffs[3][0][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(12),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][1]_135\(12),
      O => \r_input_coeffs[3][0][12]_i_1_n_0\
    );
\r_input_coeffs[3][0][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(13),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][1]_135\(13),
      O => \r_input_coeffs[3][0][13]_i_1_n_0\
    );
\r_input_coeffs[3][0][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(14),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][1]_135\(14),
      O => \r_input_coeffs[3][0][14]_i_1_n_0\
    );
\r_input_coeffs[3][0][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(15),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][1]_135\(15),
      O => \r_input_coeffs[3][0][15]_i_1_n_0\
    );
\r_input_coeffs[3][0][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAE"
    )
        port map (
      I0 => \r_input_coeffs[0][6][16]_i_3_n_0\,
      I1 => \r_input_coeffs[3][7][16]_i_2_n_0\,
      I2 => \r_curr_input_row_reg_n_0_[2]\,
      I3 => \r_curr_input_col_reg_n_0_[0]\,
      I4 => \r_curr_input_col_reg_n_0_[1]\,
      I5 => \r_curr_input_col_reg_n_0_[2]\,
      O => \r_input_coeffs[3][0][16]_i_1_n_0\
    );
\r_input_coeffs[3][0][16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(16),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][1]_135\(16),
      O => \r_input_coeffs[3][0][16]_i_2_n_0\
    );
\r_input_coeffs[3][0][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(1),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][1]_135\(1),
      O => \r_input_coeffs[3][0][1]_i_1_n_0\
    );
\r_input_coeffs[3][0][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(2),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][1]_135\(2),
      O => \r_input_coeffs[3][0][2]_i_1_n_0\
    );
\r_input_coeffs[3][0][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(3),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][1]_135\(3),
      O => \r_input_coeffs[3][0][3]_i_1_n_0\
    );
\r_input_coeffs[3][0][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(4),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][1]_135\(4),
      O => \r_input_coeffs[3][0][4]_i_1_n_0\
    );
\r_input_coeffs[3][0][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(5),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][1]_135\(5),
      O => \r_input_coeffs[3][0][5]_i_1_n_0\
    );
\r_input_coeffs[3][0][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(6),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][1]_135\(6),
      O => \r_input_coeffs[3][0][6]_i_1_n_0\
    );
\r_input_coeffs[3][0][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(7),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][1]_135\(7),
      O => \r_input_coeffs[3][0][7]_i_1_n_0\
    );
\r_input_coeffs[3][0][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(8),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][1]_135\(8),
      O => \r_input_coeffs[3][0][8]_i_1_n_0\
    );
\r_input_coeffs[3][0][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(9),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][1]_135\(9),
      O => \r_input_coeffs[3][0][9]_i_1_n_0\
    );
\r_input_coeffs[3][1][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(0),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][2]_134\(0),
      O => \r_input_coeffs[3][1][0]_i_1_n_0\
    );
\r_input_coeffs[3][1][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(10),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][2]_134\(10),
      O => \r_input_coeffs[3][1][10]_i_1_n_0\
    );
\r_input_coeffs[3][1][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(11),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][2]_134\(11),
      O => \r_input_coeffs[3][1][11]_i_1_n_0\
    );
\r_input_coeffs[3][1][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(12),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][2]_134\(12),
      O => \r_input_coeffs[3][1][12]_i_1_n_0\
    );
\r_input_coeffs[3][1][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(13),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][2]_134\(13),
      O => \r_input_coeffs[3][1][13]_i_1_n_0\
    );
\r_input_coeffs[3][1][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(14),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][2]_134\(14),
      O => \r_input_coeffs[3][1][14]_i_1_n_0\
    );
\r_input_coeffs[3][1][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(15),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][2]_134\(15),
      O => \r_input_coeffs[3][1][15]_i_1_n_0\
    );
\r_input_coeffs[3][1][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAEAAAA"
    )
        port map (
      I0 => \r_input_coeffs[0][6][16]_i_3_n_0\,
      I1 => \r_input_coeffs[3][7][16]_i_2_n_0\,
      I2 => \r_curr_input_row_reg_n_0_[2]\,
      I3 => \r_curr_input_col_reg_n_0_[1]\,
      I4 => \r_curr_input_col_reg_n_0_[0]\,
      I5 => \r_curr_input_col_reg_n_0_[2]\,
      O => \r_input_coeffs[3][1][16]_i_1_n_0\
    );
\r_input_coeffs[3][1][16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(16),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][2]_134\(16),
      O => \r_input_coeffs[3][1][16]_i_2_n_0\
    );
\r_input_coeffs[3][1][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(1),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][2]_134\(1),
      O => \r_input_coeffs[3][1][1]_i_1_n_0\
    );
\r_input_coeffs[3][1][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(2),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][2]_134\(2),
      O => \r_input_coeffs[3][1][2]_i_1_n_0\
    );
\r_input_coeffs[3][1][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(3),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][2]_134\(3),
      O => \r_input_coeffs[3][1][3]_i_1_n_0\
    );
\r_input_coeffs[3][1][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(4),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][2]_134\(4),
      O => \r_input_coeffs[3][1][4]_i_1_n_0\
    );
\r_input_coeffs[3][1][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(5),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][2]_134\(5),
      O => \r_input_coeffs[3][1][5]_i_1_n_0\
    );
\r_input_coeffs[3][1][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(6),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][2]_134\(6),
      O => \r_input_coeffs[3][1][6]_i_1_n_0\
    );
\r_input_coeffs[3][1][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(7),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][2]_134\(7),
      O => \r_input_coeffs[3][1][7]_i_1_n_0\
    );
\r_input_coeffs[3][1][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(8),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][2]_134\(8),
      O => \r_input_coeffs[3][1][8]_i_1_n_0\
    );
\r_input_coeffs[3][1][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(9),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][2]_134\(9),
      O => \r_input_coeffs[3][1][9]_i_1_n_0\
    );
\r_input_coeffs[3][2][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(0),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][3]_133\(0),
      O => \r_input_coeffs[3][2][0]_i_1_n_0\
    );
\r_input_coeffs[3][2][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(10),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][3]_133\(10),
      O => \r_input_coeffs[3][2][10]_i_1_n_0\
    );
\r_input_coeffs[3][2][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(11),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][3]_133\(11),
      O => \r_input_coeffs[3][2][11]_i_1_n_0\
    );
\r_input_coeffs[3][2][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(12),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][3]_133\(12),
      O => \r_input_coeffs[3][2][12]_i_1_n_0\
    );
\r_input_coeffs[3][2][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(13),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][3]_133\(13),
      O => \r_input_coeffs[3][2][13]_i_1_n_0\
    );
\r_input_coeffs[3][2][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(14),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][3]_133\(14),
      O => \r_input_coeffs[3][2][14]_i_1_n_0\
    );
\r_input_coeffs[3][2][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(15),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][3]_133\(15),
      O => \r_input_coeffs[3][2][15]_i_1_n_0\
    );
\r_input_coeffs[3][2][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAEAAAA"
    )
        port map (
      I0 => \r_input_coeffs[0][6][16]_i_3_n_0\,
      I1 => \r_input_coeffs[3][7][16]_i_2_n_0\,
      I2 => \r_curr_input_row_reg_n_0_[2]\,
      I3 => \r_curr_input_col_reg_n_0_[0]\,
      I4 => \r_curr_input_col_reg_n_0_[1]\,
      I5 => \r_curr_input_col_reg_n_0_[2]\,
      O => \r_input_coeffs[3][2][16]_i_1_n_0\
    );
\r_input_coeffs[3][2][16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(16),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][3]_133\(16),
      O => \r_input_coeffs[3][2][16]_i_2_n_0\
    );
\r_input_coeffs[3][2][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(1),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][3]_133\(1),
      O => \r_input_coeffs[3][2][1]_i_1_n_0\
    );
\r_input_coeffs[3][2][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(2),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][3]_133\(2),
      O => \r_input_coeffs[3][2][2]_i_1_n_0\
    );
\r_input_coeffs[3][2][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(3),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][3]_133\(3),
      O => \r_input_coeffs[3][2][3]_i_1_n_0\
    );
\r_input_coeffs[3][2][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(4),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][3]_133\(4),
      O => \r_input_coeffs[3][2][4]_i_1_n_0\
    );
\r_input_coeffs[3][2][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(5),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][3]_133\(5),
      O => \r_input_coeffs[3][2][5]_i_1_n_0\
    );
\r_input_coeffs[3][2][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(6),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][3]_133\(6),
      O => \r_input_coeffs[3][2][6]_i_1_n_0\
    );
\r_input_coeffs[3][2][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(7),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][3]_133\(7),
      O => \r_input_coeffs[3][2][7]_i_1_n_0\
    );
\r_input_coeffs[3][2][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(8),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][3]_133\(8),
      O => \r_input_coeffs[3][2][8]_i_1_n_0\
    );
\r_input_coeffs[3][2][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(9),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][3]_133\(9),
      O => \r_input_coeffs[3][2][9]_i_1_n_0\
    );
\r_input_coeffs[3][3][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(0),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][4]_132\(0),
      O => \r_input_coeffs[3][3][0]_i_1_n_0\
    );
\r_input_coeffs[3][3][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(10),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][4]_132\(10),
      O => \r_input_coeffs[3][3][10]_i_1_n_0\
    );
\r_input_coeffs[3][3][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(11),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][4]_132\(11),
      O => \r_input_coeffs[3][3][11]_i_1_n_0\
    );
\r_input_coeffs[3][3][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(12),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][4]_132\(12),
      O => \r_input_coeffs[3][3][12]_i_1_n_0\
    );
\r_input_coeffs[3][3][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(13),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][4]_132\(13),
      O => \r_input_coeffs[3][3][13]_i_1_n_0\
    );
\r_input_coeffs[3][3][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(14),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][4]_132\(14),
      O => \r_input_coeffs[3][3][14]_i_1_n_0\
    );
\r_input_coeffs[3][3][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(15),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][4]_132\(15),
      O => \r_input_coeffs[3][3][15]_i_1_n_0\
    );
\r_input_coeffs[3][3][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAEAAAAAA"
    )
        port map (
      I0 => \r_input_coeffs[0][6][16]_i_3_n_0\,
      I1 => \r_input_coeffs[3][7][16]_i_2_n_0\,
      I2 => \r_curr_input_row_reg_n_0_[2]\,
      I3 => \r_curr_input_col_reg_n_0_[0]\,
      I4 => \r_curr_input_col_reg_n_0_[1]\,
      I5 => \r_curr_input_col_reg_n_0_[2]\,
      O => \r_input_coeffs[3][3][16]_i_1_n_0\
    );
\r_input_coeffs[3][3][16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(16),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][4]_132\(16),
      O => \r_input_coeffs[3][3][16]_i_2_n_0\
    );
\r_input_coeffs[3][3][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(1),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][4]_132\(1),
      O => \r_input_coeffs[3][3][1]_i_1_n_0\
    );
\r_input_coeffs[3][3][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(2),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][4]_132\(2),
      O => \r_input_coeffs[3][3][2]_i_1_n_0\
    );
\r_input_coeffs[3][3][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(3),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][4]_132\(3),
      O => \r_input_coeffs[3][3][3]_i_1_n_0\
    );
\r_input_coeffs[3][3][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(4),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][4]_132\(4),
      O => \r_input_coeffs[3][3][4]_i_1_n_0\
    );
\r_input_coeffs[3][3][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(5),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][4]_132\(5),
      O => \r_input_coeffs[3][3][5]_i_1_n_0\
    );
\r_input_coeffs[3][3][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(6),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][4]_132\(6),
      O => \r_input_coeffs[3][3][6]_i_1_n_0\
    );
\r_input_coeffs[3][3][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(7),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][4]_132\(7),
      O => \r_input_coeffs[3][3][7]_i_1_n_0\
    );
\r_input_coeffs[3][3][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(8),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][4]_132\(8),
      O => \r_input_coeffs[3][3][8]_i_1_n_0\
    );
\r_input_coeffs[3][3][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(9),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][4]_132\(9),
      O => \r_input_coeffs[3][3][9]_i_1_n_0\
    );
\r_input_coeffs[3][4][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(0),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][5]_131\(0),
      O => \r_input_coeffs[3][4][0]_i_1_n_0\
    );
\r_input_coeffs[3][4][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(10),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][5]_131\(10),
      O => \r_input_coeffs[3][4][10]_i_1_n_0\
    );
\r_input_coeffs[3][4][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(11),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][5]_131\(11),
      O => \r_input_coeffs[3][4][11]_i_1_n_0\
    );
\r_input_coeffs[3][4][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(12),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][5]_131\(12),
      O => \r_input_coeffs[3][4][12]_i_1_n_0\
    );
\r_input_coeffs[3][4][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(13),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][5]_131\(13),
      O => \r_input_coeffs[3][4][13]_i_1_n_0\
    );
\r_input_coeffs[3][4][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(14),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][5]_131\(14),
      O => \r_input_coeffs[3][4][14]_i_1_n_0\
    );
\r_input_coeffs[3][4][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(15),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][5]_131\(15),
      O => \r_input_coeffs[3][4][15]_i_1_n_0\
    );
\r_input_coeffs[3][4][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAEAA"
    )
        port map (
      I0 => \r_input_coeffs[0][6][16]_i_3_n_0\,
      I1 => \r_input_coeffs[3][7][16]_i_2_n_0\,
      I2 => \r_curr_input_row_reg_n_0_[2]\,
      I3 => \r_curr_input_col_reg_n_0_[2]\,
      I4 => \r_curr_input_col_reg_n_0_[0]\,
      I5 => \r_curr_input_col_reg_n_0_[1]\,
      O => \r_input_coeffs[3][4][16]_i_1_n_0\
    );
\r_input_coeffs[3][4][16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(16),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][5]_131\(16),
      O => \r_input_coeffs[3][4][16]_i_2_n_0\
    );
\r_input_coeffs[3][4][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(1),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][5]_131\(1),
      O => \r_input_coeffs[3][4][1]_i_1_n_0\
    );
\r_input_coeffs[3][4][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(2),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][5]_131\(2),
      O => \r_input_coeffs[3][4][2]_i_1_n_0\
    );
\r_input_coeffs[3][4][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(3),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][5]_131\(3),
      O => \r_input_coeffs[3][4][3]_i_1_n_0\
    );
\r_input_coeffs[3][4][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(4),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][5]_131\(4),
      O => \r_input_coeffs[3][4][4]_i_1_n_0\
    );
\r_input_coeffs[3][4][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(5),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][5]_131\(5),
      O => \r_input_coeffs[3][4][5]_i_1_n_0\
    );
\r_input_coeffs[3][4][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(6),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][5]_131\(6),
      O => \r_input_coeffs[3][4][6]_i_1_n_0\
    );
\r_input_coeffs[3][4][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(7),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][5]_131\(7),
      O => \r_input_coeffs[3][4][7]_i_1_n_0\
    );
\r_input_coeffs[3][4][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(8),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][5]_131\(8),
      O => \r_input_coeffs[3][4][8]_i_1_n_0\
    );
\r_input_coeffs[3][4][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(9),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][5]_131\(9),
      O => \r_input_coeffs[3][4][9]_i_1_n_0\
    );
\r_input_coeffs[3][5][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(0),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][6]_130\(0),
      O => \r_input_coeffs[3][5][0]_i_1_n_0\
    );
\r_input_coeffs[3][5][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(10),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][6]_130\(10),
      O => \r_input_coeffs[3][5][10]_i_1_n_0\
    );
\r_input_coeffs[3][5][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(11),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][6]_130\(11),
      O => \r_input_coeffs[3][5][11]_i_1_n_0\
    );
\r_input_coeffs[3][5][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(12),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][6]_130\(12),
      O => \r_input_coeffs[3][5][12]_i_1_n_0\
    );
\r_input_coeffs[3][5][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(13),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][6]_130\(13),
      O => \r_input_coeffs[3][5][13]_i_1_n_0\
    );
\r_input_coeffs[3][5][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(14),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][6]_130\(14),
      O => \r_input_coeffs[3][5][14]_i_1_n_0\
    );
\r_input_coeffs[3][5][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(15),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][6]_130\(15),
      O => \r_input_coeffs[3][5][15]_i_1_n_0\
    );
\r_input_coeffs[3][5][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEAAAAAAAAAA"
    )
        port map (
      I0 => \r_input_coeffs[0][6][16]_i_3_n_0\,
      I1 => \r_input_coeffs[3][7][16]_i_2_n_0\,
      I2 => \r_curr_input_row_reg_n_0_[2]\,
      I3 => \r_curr_input_col_reg_n_0_[2]\,
      I4 => \r_curr_input_col_reg_n_0_[1]\,
      I5 => \r_curr_input_col_reg_n_0_[0]\,
      O => \r_input_coeffs[3][5][16]_i_1_n_0\
    );
\r_input_coeffs[3][5][16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(16),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][6]_130\(16),
      O => \r_input_coeffs[3][5][16]_i_2_n_0\
    );
\r_input_coeffs[3][5][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(1),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][6]_130\(1),
      O => \r_input_coeffs[3][5][1]_i_1_n_0\
    );
\r_input_coeffs[3][5][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(2),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][6]_130\(2),
      O => \r_input_coeffs[3][5][2]_i_1_n_0\
    );
\r_input_coeffs[3][5][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(3),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][6]_130\(3),
      O => \r_input_coeffs[3][5][3]_i_1_n_0\
    );
\r_input_coeffs[3][5][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(4),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][6]_130\(4),
      O => \r_input_coeffs[3][5][4]_i_1_n_0\
    );
\r_input_coeffs[3][5][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(5),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][6]_130\(5),
      O => \r_input_coeffs[3][5][5]_i_1_n_0\
    );
\r_input_coeffs[3][5][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(6),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][6]_130\(6),
      O => \r_input_coeffs[3][5][6]_i_1_n_0\
    );
\r_input_coeffs[3][5][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(7),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][6]_130\(7),
      O => \r_input_coeffs[3][5][7]_i_1_n_0\
    );
\r_input_coeffs[3][5][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(8),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][6]_130\(8),
      O => \r_input_coeffs[3][5][8]_i_1_n_0\
    );
\r_input_coeffs[3][5][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(9),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][6]_130\(9),
      O => \r_input_coeffs[3][5][9]_i_1_n_0\
    );
\r_input_coeffs[3][6][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(0),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][7]_129\(0),
      O => \r_input_coeffs[3][6][0]_i_1_n_0\
    );
\r_input_coeffs[3][6][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(10),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][7]_129\(10),
      O => \r_input_coeffs[3][6][10]_i_1_n_0\
    );
\r_input_coeffs[3][6][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(11),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][7]_129\(11),
      O => \r_input_coeffs[3][6][11]_i_1_n_0\
    );
\r_input_coeffs[3][6][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(12),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][7]_129\(12),
      O => \r_input_coeffs[3][6][12]_i_1_n_0\
    );
\r_input_coeffs[3][6][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(13),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][7]_129\(13),
      O => \r_input_coeffs[3][6][13]_i_1_n_0\
    );
\r_input_coeffs[3][6][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(14),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][7]_129\(14),
      O => \r_input_coeffs[3][6][14]_i_1_n_0\
    );
\r_input_coeffs[3][6][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(15),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][7]_129\(15),
      O => \r_input_coeffs[3][6][15]_i_1_n_0\
    );
\r_input_coeffs[3][6][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEAAAAAAAAAA"
    )
        port map (
      I0 => \r_input_coeffs[0][6][16]_i_3_n_0\,
      I1 => \r_input_coeffs[3][7][16]_i_2_n_0\,
      I2 => \r_curr_input_row_reg_n_0_[2]\,
      I3 => \r_curr_input_col_reg_n_0_[2]\,
      I4 => \r_curr_input_col_reg_n_0_[0]\,
      I5 => \r_curr_input_col_reg_n_0_[1]\,
      O => \r_input_coeffs[3][6][16]_i_1_n_0\
    );
\r_input_coeffs[3][6][16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(16),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][7]_129\(16),
      O => \r_input_coeffs[3][6][16]_i_2_n_0\
    );
\r_input_coeffs[3][6][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(1),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][7]_129\(1),
      O => \r_input_coeffs[3][6][1]_i_1_n_0\
    );
\r_input_coeffs[3][6][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(2),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][7]_129\(2),
      O => \r_input_coeffs[3][6][2]_i_1_n_0\
    );
\r_input_coeffs[3][6][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(3),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][7]_129\(3),
      O => \r_input_coeffs[3][6][3]_i_1_n_0\
    );
\r_input_coeffs[3][6][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(4),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][7]_129\(4),
      O => \r_input_coeffs[3][6][4]_i_1_n_0\
    );
\r_input_coeffs[3][6][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(5),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][7]_129\(5),
      O => \r_input_coeffs[3][6][5]_i_1_n_0\
    );
\r_input_coeffs[3][6][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(6),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][7]_129\(6),
      O => \r_input_coeffs[3][6][6]_i_1_n_0\
    );
\r_input_coeffs[3][6][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(7),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][7]_129\(7),
      O => \r_input_coeffs[3][6][7]_i_1_n_0\
    );
\r_input_coeffs[3][6][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(8),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][7]_129\(8),
      O => \r_input_coeffs[3][6][8]_i_1_n_0\
    );
\r_input_coeffs[3][6][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(9),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[3][7]_129\(9),
      O => \r_input_coeffs[3][6][9]_i_1_n_0\
    );
\r_input_coeffs[3][7][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAEA"
    )
        port map (
      I0 => \r_input_coeffs[0][7][16]_i_3_n_0\,
      I1 => \r_input_coeffs[3][7][16]_i_2_n_0\,
      I2 => \r_curr_input_row[2]_i_2_n_0\,
      I3 => \^r_core_state\(1),
      I4 => \^r_core_state\(0),
      I5 => \r_curr_input_row_reg_n_0_[2]\,
      O => \r_input_coeffs[3][7][16]_i_1_n_0\
    );
\r_input_coeffs[3][7][16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \r_curr_input_row_reg_n_0_[0]\,
      I1 => \r_curr_input_row_reg_n_0_[1]\,
      I2 => \^r_core_state\(0),
      I3 => w_dct0_to_trans_axis_tvalid,
      I4 => \^r_core_state\(1),
      O => \r_input_coeffs[3][7][16]_i_2_n_0\
    );
\r_input_coeffs[4][0][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(0),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][1]_142\(0),
      O => \r_input_coeffs[4][0][0]_i_1_n_0\
    );
\r_input_coeffs[4][0][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(10),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][1]_142\(10),
      O => \r_input_coeffs[4][0][10]_i_1_n_0\
    );
\r_input_coeffs[4][0][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(11),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][1]_142\(11),
      O => \r_input_coeffs[4][0][11]_i_1_n_0\
    );
\r_input_coeffs[4][0][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(12),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][1]_142\(12),
      O => \r_input_coeffs[4][0][12]_i_1_n_0\
    );
\r_input_coeffs[4][0][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(13),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][1]_142\(13),
      O => \r_input_coeffs[4][0][13]_i_1_n_0\
    );
\r_input_coeffs[4][0][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(14),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][1]_142\(14),
      O => \r_input_coeffs[4][0][14]_i_1_n_0\
    );
\r_input_coeffs[4][0][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(15),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][1]_142\(15),
      O => \r_input_coeffs[4][0][15]_i_1_n_0\
    );
\r_input_coeffs[4][0][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAAAAAAAAAAA"
    )
        port map (
      I0 => \r_input_coeffs[0][6][16]_i_3_n_0\,
      I1 => \r_curr_input_col_reg_n_0_[0]\,
      I2 => \r_curr_input_col_reg_n_0_[1]\,
      I3 => \r_curr_input_col_reg_n_0_[2]\,
      I4 => \r_curr_input_row_reg_n_0_[2]\,
      I5 => \r_input_coeffs[0][7][16]_i_4_n_0\,
      O => \r_input_coeffs[4][0][16]_i_1_n_0\
    );
\r_input_coeffs[4][0][16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(16),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][1]_142\(16),
      O => \r_input_coeffs[4][0][16]_i_2_n_0\
    );
\r_input_coeffs[4][0][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(1),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][1]_142\(1),
      O => \r_input_coeffs[4][0][1]_i_1_n_0\
    );
\r_input_coeffs[4][0][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(2),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][1]_142\(2),
      O => \r_input_coeffs[4][0][2]_i_1_n_0\
    );
\r_input_coeffs[4][0][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(3),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][1]_142\(3),
      O => \r_input_coeffs[4][0][3]_i_1_n_0\
    );
\r_input_coeffs[4][0][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(4),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][1]_142\(4),
      O => \r_input_coeffs[4][0][4]_i_1_n_0\
    );
\r_input_coeffs[4][0][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(5),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][1]_142\(5),
      O => \r_input_coeffs[4][0][5]_i_1_n_0\
    );
\r_input_coeffs[4][0][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(6),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][1]_142\(6),
      O => \r_input_coeffs[4][0][6]_i_1_n_0\
    );
\r_input_coeffs[4][0][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(7),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][1]_142\(7),
      O => \r_input_coeffs[4][0][7]_i_1_n_0\
    );
\r_input_coeffs[4][0][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(8),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][1]_142\(8),
      O => \r_input_coeffs[4][0][8]_i_1_n_0\
    );
\r_input_coeffs[4][0][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(9),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][1]_142\(9),
      O => \r_input_coeffs[4][0][9]_i_1_n_0\
    );
\r_input_coeffs[4][1][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(0),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][2]_141\(0),
      O => \r_input_coeffs[4][1][0]_i_1_n_0\
    );
\r_input_coeffs[4][1][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(10),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][2]_141\(10),
      O => \r_input_coeffs[4][1][10]_i_1_n_0\
    );
\r_input_coeffs[4][1][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(11),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][2]_141\(11),
      O => \r_input_coeffs[4][1][11]_i_1_n_0\
    );
\r_input_coeffs[4][1][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(12),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][2]_141\(12),
      O => \r_input_coeffs[4][1][12]_i_1_n_0\
    );
\r_input_coeffs[4][1][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(13),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][2]_141\(13),
      O => \r_input_coeffs[4][1][13]_i_1_n_0\
    );
\r_input_coeffs[4][1][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(14),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][2]_141\(14),
      O => \r_input_coeffs[4][1][14]_i_1_n_0\
    );
\r_input_coeffs[4][1][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(15),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][2]_141\(15),
      O => \r_input_coeffs[4][1][15]_i_1_n_0\
    );
\r_input_coeffs[4][1][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAAAAAAAAAAAAA"
    )
        port map (
      I0 => \r_input_coeffs[0][6][16]_i_3_n_0\,
      I1 => \r_curr_input_col_reg_n_0_[1]\,
      I2 => \r_curr_input_col_reg_n_0_[0]\,
      I3 => \r_curr_input_col_reg_n_0_[2]\,
      I4 => \r_curr_input_row_reg_n_0_[2]\,
      I5 => \r_input_coeffs[0][7][16]_i_4_n_0\,
      O => \r_input_coeffs[4][1][16]_i_1_n_0\
    );
\r_input_coeffs[4][1][16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(16),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][2]_141\(16),
      O => \r_input_coeffs[4][1][16]_i_2_n_0\
    );
\r_input_coeffs[4][1][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(1),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][2]_141\(1),
      O => \r_input_coeffs[4][1][1]_i_1_n_0\
    );
\r_input_coeffs[4][1][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(2),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][2]_141\(2),
      O => \r_input_coeffs[4][1][2]_i_1_n_0\
    );
\r_input_coeffs[4][1][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(3),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][2]_141\(3),
      O => \r_input_coeffs[4][1][3]_i_1_n_0\
    );
\r_input_coeffs[4][1][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(4),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][2]_141\(4),
      O => \r_input_coeffs[4][1][4]_i_1_n_0\
    );
\r_input_coeffs[4][1][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(5),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][2]_141\(5),
      O => \r_input_coeffs[4][1][5]_i_1_n_0\
    );
\r_input_coeffs[4][1][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(6),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][2]_141\(6),
      O => \r_input_coeffs[4][1][6]_i_1_n_0\
    );
\r_input_coeffs[4][1][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(7),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][2]_141\(7),
      O => \r_input_coeffs[4][1][7]_i_1_n_0\
    );
\r_input_coeffs[4][1][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(8),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][2]_141\(8),
      O => \r_input_coeffs[4][1][8]_i_1_n_0\
    );
\r_input_coeffs[4][1][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(9),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][2]_141\(9),
      O => \r_input_coeffs[4][1][9]_i_1_n_0\
    );
\r_input_coeffs[4][2][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(0),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][3]_140\(0),
      O => \r_input_coeffs[4][2][0]_i_1_n_0\
    );
\r_input_coeffs[4][2][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(10),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][3]_140\(10),
      O => \r_input_coeffs[4][2][10]_i_1_n_0\
    );
\r_input_coeffs[4][2][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(11),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][3]_140\(11),
      O => \r_input_coeffs[4][2][11]_i_1_n_0\
    );
\r_input_coeffs[4][2][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(12),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][3]_140\(12),
      O => \r_input_coeffs[4][2][12]_i_1_n_0\
    );
\r_input_coeffs[4][2][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(13),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][3]_140\(13),
      O => \r_input_coeffs[4][2][13]_i_1_n_0\
    );
\r_input_coeffs[4][2][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(14),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][3]_140\(14),
      O => \r_input_coeffs[4][2][14]_i_1_n_0\
    );
\r_input_coeffs[4][2][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(15),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][3]_140\(15),
      O => \r_input_coeffs[4][2][15]_i_1_n_0\
    );
\r_input_coeffs[4][2][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAAAAAAAAAAAAA"
    )
        port map (
      I0 => \r_input_coeffs[0][6][16]_i_3_n_0\,
      I1 => \r_curr_input_col_reg_n_0_[0]\,
      I2 => \r_curr_input_col_reg_n_0_[1]\,
      I3 => \r_curr_input_col_reg_n_0_[2]\,
      I4 => \r_curr_input_row_reg_n_0_[2]\,
      I5 => \r_input_coeffs[0][7][16]_i_4_n_0\,
      O => \r_input_coeffs[4][2][16]_i_1_n_0\
    );
\r_input_coeffs[4][2][16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(16),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][3]_140\(16),
      O => \r_input_coeffs[4][2][16]_i_2_n_0\
    );
\r_input_coeffs[4][2][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(1),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][3]_140\(1),
      O => \r_input_coeffs[4][2][1]_i_1_n_0\
    );
\r_input_coeffs[4][2][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(2),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][3]_140\(2),
      O => \r_input_coeffs[4][2][2]_i_1_n_0\
    );
\r_input_coeffs[4][2][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(3),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][3]_140\(3),
      O => \r_input_coeffs[4][2][3]_i_1_n_0\
    );
\r_input_coeffs[4][2][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(4),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][3]_140\(4),
      O => \r_input_coeffs[4][2][4]_i_1_n_0\
    );
\r_input_coeffs[4][2][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(5),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][3]_140\(5),
      O => \r_input_coeffs[4][2][5]_i_1_n_0\
    );
\r_input_coeffs[4][2][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(6),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][3]_140\(6),
      O => \r_input_coeffs[4][2][6]_i_1_n_0\
    );
\r_input_coeffs[4][2][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(7),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][3]_140\(7),
      O => \r_input_coeffs[4][2][7]_i_1_n_0\
    );
\r_input_coeffs[4][2][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(8),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][3]_140\(8),
      O => \r_input_coeffs[4][2][8]_i_1_n_0\
    );
\r_input_coeffs[4][2][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(9),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][3]_140\(9),
      O => \r_input_coeffs[4][2][9]_i_1_n_0\
    );
\r_input_coeffs[4][3][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(0),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][4]_139\(0),
      O => \r_input_coeffs[4][3][0]_i_1_n_0\
    );
\r_input_coeffs[4][3][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(10),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][4]_139\(10),
      O => \r_input_coeffs[4][3][10]_i_1_n_0\
    );
\r_input_coeffs[4][3][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(11),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][4]_139\(11),
      O => \r_input_coeffs[4][3][11]_i_1_n_0\
    );
\r_input_coeffs[4][3][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(12),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][4]_139\(12),
      O => \r_input_coeffs[4][3][12]_i_1_n_0\
    );
\r_input_coeffs[4][3][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(13),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][4]_139\(13),
      O => \r_input_coeffs[4][3][13]_i_1_n_0\
    );
\r_input_coeffs[4][3][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(14),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][4]_139\(14),
      O => \r_input_coeffs[4][3][14]_i_1_n_0\
    );
\r_input_coeffs[4][3][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(15),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][4]_139\(15),
      O => \r_input_coeffs[4][3][15]_i_1_n_0\
    );
\r_input_coeffs[4][3][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAAAAAAAAAAAAA"
    )
        port map (
      I0 => \r_input_coeffs[0][6][16]_i_3_n_0\,
      I1 => \r_curr_input_col_reg_n_0_[0]\,
      I2 => \r_curr_input_col_reg_n_0_[1]\,
      I3 => \r_curr_input_col_reg_n_0_[2]\,
      I4 => \r_curr_input_row_reg_n_0_[2]\,
      I5 => \r_input_coeffs[0][7][16]_i_4_n_0\,
      O => \r_input_coeffs[4][3][16]_i_1_n_0\
    );
\r_input_coeffs[4][3][16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(16),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][4]_139\(16),
      O => \r_input_coeffs[4][3][16]_i_2_n_0\
    );
\r_input_coeffs[4][3][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(1),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][4]_139\(1),
      O => \r_input_coeffs[4][3][1]_i_1_n_0\
    );
\r_input_coeffs[4][3][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(2),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][4]_139\(2),
      O => \r_input_coeffs[4][3][2]_i_1_n_0\
    );
\r_input_coeffs[4][3][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(3),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][4]_139\(3),
      O => \r_input_coeffs[4][3][3]_i_1_n_0\
    );
\r_input_coeffs[4][3][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(4),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][4]_139\(4),
      O => \r_input_coeffs[4][3][4]_i_1_n_0\
    );
\r_input_coeffs[4][3][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(5),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][4]_139\(5),
      O => \r_input_coeffs[4][3][5]_i_1_n_0\
    );
\r_input_coeffs[4][3][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(6),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][4]_139\(6),
      O => \r_input_coeffs[4][3][6]_i_1_n_0\
    );
\r_input_coeffs[4][3][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(7),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][4]_139\(7),
      O => \r_input_coeffs[4][3][7]_i_1_n_0\
    );
\r_input_coeffs[4][3][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(8),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][4]_139\(8),
      O => \r_input_coeffs[4][3][8]_i_1_n_0\
    );
\r_input_coeffs[4][3][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(9),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][4]_139\(9),
      O => \r_input_coeffs[4][3][9]_i_1_n_0\
    );
\r_input_coeffs[4][4][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(0),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][5]_138\(0),
      O => \r_input_coeffs[4][4][0]_i_1_n_0\
    );
\r_input_coeffs[4][4][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(10),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][5]_138\(10),
      O => \r_input_coeffs[4][4][10]_i_1_n_0\
    );
\r_input_coeffs[4][4][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(11),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][5]_138\(11),
      O => \r_input_coeffs[4][4][11]_i_1_n_0\
    );
\r_input_coeffs[4][4][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(12),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][5]_138\(12),
      O => \r_input_coeffs[4][4][12]_i_1_n_0\
    );
\r_input_coeffs[4][4][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(13),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][5]_138\(13),
      O => \r_input_coeffs[4][4][13]_i_1_n_0\
    );
\r_input_coeffs[4][4][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(14),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][5]_138\(14),
      O => \r_input_coeffs[4][4][14]_i_1_n_0\
    );
\r_input_coeffs[4][4][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(15),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][5]_138\(15),
      O => \r_input_coeffs[4][4][15]_i_1_n_0\
    );
\r_input_coeffs[4][4][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEAAAAAAAAAAAA"
    )
        port map (
      I0 => \r_input_coeffs[0][6][16]_i_3_n_0\,
      I1 => \r_curr_input_col_reg_n_0_[2]\,
      I2 => \r_curr_input_col_reg_n_0_[0]\,
      I3 => \r_curr_input_col_reg_n_0_[1]\,
      I4 => \r_curr_input_row_reg_n_0_[2]\,
      I5 => \r_input_coeffs[0][7][16]_i_4_n_0\,
      O => \r_input_coeffs[4][4][16]_i_1_n_0\
    );
\r_input_coeffs[4][4][16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(16),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][5]_138\(16),
      O => \r_input_coeffs[4][4][16]_i_2_n_0\
    );
\r_input_coeffs[4][4][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(1),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][5]_138\(1),
      O => \r_input_coeffs[4][4][1]_i_1_n_0\
    );
\r_input_coeffs[4][4][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(2),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][5]_138\(2),
      O => \r_input_coeffs[4][4][2]_i_1_n_0\
    );
\r_input_coeffs[4][4][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(3),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][5]_138\(3),
      O => \r_input_coeffs[4][4][3]_i_1_n_0\
    );
\r_input_coeffs[4][4][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(4),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][5]_138\(4),
      O => \r_input_coeffs[4][4][4]_i_1_n_0\
    );
\r_input_coeffs[4][4][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(5),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][5]_138\(5),
      O => \r_input_coeffs[4][4][5]_i_1_n_0\
    );
\r_input_coeffs[4][4][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(6),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][5]_138\(6),
      O => \r_input_coeffs[4][4][6]_i_1_n_0\
    );
\r_input_coeffs[4][4][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(7),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][5]_138\(7),
      O => \r_input_coeffs[4][4][7]_i_1_n_0\
    );
\r_input_coeffs[4][4][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(8),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][5]_138\(8),
      O => \r_input_coeffs[4][4][8]_i_1_n_0\
    );
\r_input_coeffs[4][4][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(9),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][5]_138\(9),
      O => \r_input_coeffs[4][4][9]_i_1_n_0\
    );
\r_input_coeffs[4][5][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(0),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][6]_137\(0),
      O => \r_input_coeffs[4][5][0]_i_1_n_0\
    );
\r_input_coeffs[4][5][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(10),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][6]_137\(10),
      O => \r_input_coeffs[4][5][10]_i_1_n_0\
    );
\r_input_coeffs[4][5][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(11),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][6]_137\(11),
      O => \r_input_coeffs[4][5][11]_i_1_n_0\
    );
\r_input_coeffs[4][5][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(12),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][6]_137\(12),
      O => \r_input_coeffs[4][5][12]_i_1_n_0\
    );
\r_input_coeffs[4][5][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(13),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][6]_137\(13),
      O => \r_input_coeffs[4][5][13]_i_1_n_0\
    );
\r_input_coeffs[4][5][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(14),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][6]_137\(14),
      O => \r_input_coeffs[4][5][14]_i_1_n_0\
    );
\r_input_coeffs[4][5][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(15),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][6]_137\(15),
      O => \r_input_coeffs[4][5][15]_i_1_n_0\
    );
\r_input_coeffs[4][5][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \r_input_coeffs[0][6][16]_i_3_n_0\,
      I1 => \r_curr_input_col_reg_n_0_[2]\,
      I2 => \r_curr_input_col_reg_n_0_[1]\,
      I3 => \r_curr_input_col_reg_n_0_[0]\,
      I4 => \r_curr_input_row_reg_n_0_[2]\,
      I5 => \r_input_coeffs[0][7][16]_i_4_n_0\,
      O => \r_input_coeffs[4][5][16]_i_1_n_0\
    );
\r_input_coeffs[4][5][16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(16),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][6]_137\(16),
      O => \r_input_coeffs[4][5][16]_i_2_n_0\
    );
\r_input_coeffs[4][5][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(1),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][6]_137\(1),
      O => \r_input_coeffs[4][5][1]_i_1_n_0\
    );
\r_input_coeffs[4][5][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(2),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][6]_137\(2),
      O => \r_input_coeffs[4][5][2]_i_1_n_0\
    );
\r_input_coeffs[4][5][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(3),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][6]_137\(3),
      O => \r_input_coeffs[4][5][3]_i_1_n_0\
    );
\r_input_coeffs[4][5][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(4),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][6]_137\(4),
      O => \r_input_coeffs[4][5][4]_i_1_n_0\
    );
\r_input_coeffs[4][5][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(5),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][6]_137\(5),
      O => \r_input_coeffs[4][5][5]_i_1_n_0\
    );
\r_input_coeffs[4][5][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(6),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][6]_137\(6),
      O => \r_input_coeffs[4][5][6]_i_1_n_0\
    );
\r_input_coeffs[4][5][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(7),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][6]_137\(7),
      O => \r_input_coeffs[4][5][7]_i_1_n_0\
    );
\r_input_coeffs[4][5][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(8),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][6]_137\(8),
      O => \r_input_coeffs[4][5][8]_i_1_n_0\
    );
\r_input_coeffs[4][5][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(9),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__1_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][6]_137\(9),
      O => \r_input_coeffs[4][5][9]_i_1_n_0\
    );
\r_input_coeffs[4][6][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(0),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][7]_136\(0),
      O => \r_input_coeffs[4][6][0]_i_1_n_0\
    );
\r_input_coeffs[4][6][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(10),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][7]_136\(10),
      O => \r_input_coeffs[4][6][10]_i_1_n_0\
    );
\r_input_coeffs[4][6][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(11),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][7]_136\(11),
      O => \r_input_coeffs[4][6][11]_i_1_n_0\
    );
\r_input_coeffs[4][6][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(12),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][7]_136\(12),
      O => \r_input_coeffs[4][6][12]_i_1_n_0\
    );
\r_input_coeffs[4][6][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(13),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][7]_136\(13),
      O => \r_input_coeffs[4][6][13]_i_1_n_0\
    );
\r_input_coeffs[4][6][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(14),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][7]_136\(14),
      O => \r_input_coeffs[4][6][14]_i_1_n_0\
    );
\r_input_coeffs[4][6][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(15),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][7]_136\(15),
      O => \r_input_coeffs[4][6][15]_i_1_n_0\
    );
\r_input_coeffs[4][6][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \r_input_coeffs[0][6][16]_i_3_n_0\,
      I1 => \r_curr_input_col_reg_n_0_[2]\,
      I2 => \r_curr_input_col_reg_n_0_[0]\,
      I3 => \r_curr_input_col_reg_n_0_[1]\,
      I4 => \r_curr_input_row_reg_n_0_[2]\,
      I5 => \r_input_coeffs[0][7][16]_i_4_n_0\,
      O => \r_input_coeffs[4][6][16]_i_1_n_0\
    );
\r_input_coeffs[4][6][16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(16),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][7]_136\(16),
      O => \r_input_coeffs[4][6][16]_i_2_n_0\
    );
\r_input_coeffs[4][6][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(1),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][7]_136\(1),
      O => \r_input_coeffs[4][6][1]_i_1_n_0\
    );
\r_input_coeffs[4][6][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(2),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][7]_136\(2),
      O => \r_input_coeffs[4][6][2]_i_1_n_0\
    );
\r_input_coeffs[4][6][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(3),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][7]_136\(3),
      O => \r_input_coeffs[4][6][3]_i_1_n_0\
    );
\r_input_coeffs[4][6][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(4),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][7]_136\(4),
      O => \r_input_coeffs[4][6][4]_i_1_n_0\
    );
\r_input_coeffs[4][6][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(5),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][7]_136\(5),
      O => \r_input_coeffs[4][6][5]_i_1_n_0\
    );
\r_input_coeffs[4][6][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(6),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][7]_136\(6),
      O => \r_input_coeffs[4][6][6]_i_1_n_0\
    );
\r_input_coeffs[4][6][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(7),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][7]_136\(7),
      O => \r_input_coeffs[4][6][7]_i_1_n_0\
    );
\r_input_coeffs[4][6][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(8),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][7]_136\(8),
      O => \r_input_coeffs[4][6][8]_i_1_n_0\
    );
\r_input_coeffs[4][6][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(9),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[4][7]_136\(9),
      O => \r_input_coeffs[4][6][9]_i_1_n_0\
    );
\r_input_coeffs[4][7][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \r_input_coeffs[0][7][16]_i_3_n_0\,
      I1 => \r_curr_input_row_reg_n_0_[2]\,
      I2 => \r_curr_input_col_reg_n_0_[2]\,
      I3 => \r_curr_input_col_reg_n_0_[0]\,
      I4 => \r_curr_input_col_reg_n_0_[1]\,
      I5 => \r_input_coeffs[0][7][16]_i_4_n_0\,
      O => \r_input_coeffs[4][7][16]_i_1_n_0\
    );
\r_input_coeffs[5][0][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(0),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][1]_149\(0),
      O => \r_input_coeffs[5][0][0]_i_1_n_0\
    );
\r_input_coeffs[5][0][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(10),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][1]_149\(10),
      O => \r_input_coeffs[5][0][10]_i_1_n_0\
    );
\r_input_coeffs[5][0][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(11),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][1]_149\(11),
      O => \r_input_coeffs[5][0][11]_i_1_n_0\
    );
\r_input_coeffs[5][0][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(12),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][1]_149\(12),
      O => \r_input_coeffs[5][0][12]_i_1_n_0\
    );
\r_input_coeffs[5][0][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(13),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][1]_149\(13),
      O => \r_input_coeffs[5][0][13]_i_1_n_0\
    );
\r_input_coeffs[5][0][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(14),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][1]_149\(14),
      O => \r_input_coeffs[5][0][14]_i_1_n_0\
    );
\r_input_coeffs[5][0][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(15),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][1]_149\(15),
      O => \r_input_coeffs[5][0][15]_i_1_n_0\
    );
\r_input_coeffs[5][0][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAABA"
    )
        port map (
      I0 => \r_input_coeffs[0][6][16]_i_3_n_0\,
      I1 => \r_input_coeffs[5][7][16]_i_2_n_0\,
      I2 => \r_curr_input_row_reg_n_0_[0]\,
      I3 => \r_curr_input_col_reg_n_0_[0]\,
      I4 => \r_curr_input_col_reg_n_0_[1]\,
      I5 => \r_curr_input_col_reg_n_0_[2]\,
      O => \r_input_coeffs[5][0][16]_i_1_n_0\
    );
\r_input_coeffs[5][0][16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(16),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][1]_149\(16),
      O => \r_input_coeffs[5][0][16]_i_2_n_0\
    );
\r_input_coeffs[5][0][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(1),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][1]_149\(1),
      O => \r_input_coeffs[5][0][1]_i_1_n_0\
    );
\r_input_coeffs[5][0][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(2),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][1]_149\(2),
      O => \r_input_coeffs[5][0][2]_i_1_n_0\
    );
\r_input_coeffs[5][0][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(3),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][1]_149\(3),
      O => \r_input_coeffs[5][0][3]_i_1_n_0\
    );
\r_input_coeffs[5][0][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(4),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][1]_149\(4),
      O => \r_input_coeffs[5][0][4]_i_1_n_0\
    );
\r_input_coeffs[5][0][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(5),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][1]_149\(5),
      O => \r_input_coeffs[5][0][5]_i_1_n_0\
    );
\r_input_coeffs[5][0][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(6),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][1]_149\(6),
      O => \r_input_coeffs[5][0][6]_i_1_n_0\
    );
\r_input_coeffs[5][0][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(7),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][1]_149\(7),
      O => \r_input_coeffs[5][0][7]_i_1_n_0\
    );
\r_input_coeffs[5][0][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(8),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][1]_149\(8),
      O => \r_input_coeffs[5][0][8]_i_1_n_0\
    );
\r_input_coeffs[5][0][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(9),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][1]_149\(9),
      O => \r_input_coeffs[5][0][9]_i_1_n_0\
    );
\r_input_coeffs[5][1][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(0),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][2]_148\(0),
      O => \r_input_coeffs[5][1][0]_i_1_n_0\
    );
\r_input_coeffs[5][1][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(10),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][2]_148\(10),
      O => \r_input_coeffs[5][1][10]_i_1_n_0\
    );
\r_input_coeffs[5][1][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(11),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][2]_148\(11),
      O => \r_input_coeffs[5][1][11]_i_1_n_0\
    );
\r_input_coeffs[5][1][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(12),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][2]_148\(12),
      O => \r_input_coeffs[5][1][12]_i_1_n_0\
    );
\r_input_coeffs[5][1][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(13),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][2]_148\(13),
      O => \r_input_coeffs[5][1][13]_i_1_n_0\
    );
\r_input_coeffs[5][1][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(14),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][2]_148\(14),
      O => \r_input_coeffs[5][1][14]_i_1_n_0\
    );
\r_input_coeffs[5][1][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(15),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][2]_148\(15),
      O => \r_input_coeffs[5][1][15]_i_1_n_0\
    );
\r_input_coeffs[5][1][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAABAAAAA"
    )
        port map (
      I0 => \r_input_coeffs[0][6][16]_i_3_n_0\,
      I1 => \r_input_coeffs[5][7][16]_i_2_n_0\,
      I2 => \r_curr_input_row_reg_n_0_[0]\,
      I3 => \r_curr_input_col_reg_n_0_[1]\,
      I4 => \r_curr_input_col_reg_n_0_[0]\,
      I5 => \r_curr_input_col_reg_n_0_[2]\,
      O => \r_input_coeffs[5][1][16]_i_1_n_0\
    );
\r_input_coeffs[5][1][16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(16),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][2]_148\(16),
      O => \r_input_coeffs[5][1][16]_i_2_n_0\
    );
\r_input_coeffs[5][1][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(1),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][2]_148\(1),
      O => \r_input_coeffs[5][1][1]_i_1_n_0\
    );
\r_input_coeffs[5][1][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(2),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][2]_148\(2),
      O => \r_input_coeffs[5][1][2]_i_1_n_0\
    );
\r_input_coeffs[5][1][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(3),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][2]_148\(3),
      O => \r_input_coeffs[5][1][3]_i_1_n_0\
    );
\r_input_coeffs[5][1][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(4),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][2]_148\(4),
      O => \r_input_coeffs[5][1][4]_i_1_n_0\
    );
\r_input_coeffs[5][1][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(5),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][2]_148\(5),
      O => \r_input_coeffs[5][1][5]_i_1_n_0\
    );
\r_input_coeffs[5][1][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(6),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][2]_148\(6),
      O => \r_input_coeffs[5][1][6]_i_1_n_0\
    );
\r_input_coeffs[5][1][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(7),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][2]_148\(7),
      O => \r_input_coeffs[5][1][7]_i_1_n_0\
    );
\r_input_coeffs[5][1][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(8),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][2]_148\(8),
      O => \r_input_coeffs[5][1][8]_i_1_n_0\
    );
\r_input_coeffs[5][1][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(9),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][2]_148\(9),
      O => \r_input_coeffs[5][1][9]_i_1_n_0\
    );
\r_input_coeffs[5][2][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(0),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][3]_147\(0),
      O => \r_input_coeffs[5][2][0]_i_1_n_0\
    );
\r_input_coeffs[5][2][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(10),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][3]_147\(10),
      O => \r_input_coeffs[5][2][10]_i_1_n_0\
    );
\r_input_coeffs[5][2][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(11),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][3]_147\(11),
      O => \r_input_coeffs[5][2][11]_i_1_n_0\
    );
\r_input_coeffs[5][2][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(12),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][3]_147\(12),
      O => \r_input_coeffs[5][2][12]_i_1_n_0\
    );
\r_input_coeffs[5][2][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(13),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][3]_147\(13),
      O => \r_input_coeffs[5][2][13]_i_1_n_0\
    );
\r_input_coeffs[5][2][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(14),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][3]_147\(14),
      O => \r_input_coeffs[5][2][14]_i_1_n_0\
    );
\r_input_coeffs[5][2][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(15),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][3]_147\(15),
      O => \r_input_coeffs[5][2][15]_i_1_n_0\
    );
\r_input_coeffs[5][2][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAABAAAAA"
    )
        port map (
      I0 => \r_input_coeffs[0][6][16]_i_3_n_0\,
      I1 => \r_input_coeffs[5][7][16]_i_2_n_0\,
      I2 => \r_curr_input_row_reg_n_0_[0]\,
      I3 => \r_curr_input_col_reg_n_0_[0]\,
      I4 => \r_curr_input_col_reg_n_0_[1]\,
      I5 => \r_curr_input_col_reg_n_0_[2]\,
      O => \r_input_coeffs[5][2][16]_i_1_n_0\
    );
\r_input_coeffs[5][2][16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(16),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][3]_147\(16),
      O => \r_input_coeffs[5][2][16]_i_2_n_0\
    );
\r_input_coeffs[5][2][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(1),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][3]_147\(1),
      O => \r_input_coeffs[5][2][1]_i_1_n_0\
    );
\r_input_coeffs[5][2][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(2),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][3]_147\(2),
      O => \r_input_coeffs[5][2][2]_i_1_n_0\
    );
\r_input_coeffs[5][2][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(3),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][3]_147\(3),
      O => \r_input_coeffs[5][2][3]_i_1_n_0\
    );
\r_input_coeffs[5][2][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(4),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][3]_147\(4),
      O => \r_input_coeffs[5][2][4]_i_1_n_0\
    );
\r_input_coeffs[5][2][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(5),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][3]_147\(5),
      O => \r_input_coeffs[5][2][5]_i_1_n_0\
    );
\r_input_coeffs[5][2][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(6),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][3]_147\(6),
      O => \r_input_coeffs[5][2][6]_i_1_n_0\
    );
\r_input_coeffs[5][2][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(7),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][3]_147\(7),
      O => \r_input_coeffs[5][2][7]_i_1_n_0\
    );
\r_input_coeffs[5][2][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(8),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][3]_147\(8),
      O => \r_input_coeffs[5][2][8]_i_1_n_0\
    );
\r_input_coeffs[5][2][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(9),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][3]_147\(9),
      O => \r_input_coeffs[5][2][9]_i_1_n_0\
    );
\r_input_coeffs[5][3][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(0),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][4]_146\(0),
      O => \r_input_coeffs[5][3][0]_i_1_n_0\
    );
\r_input_coeffs[5][3][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(10),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][4]_146\(10),
      O => \r_input_coeffs[5][3][10]_i_1_n_0\
    );
\r_input_coeffs[5][3][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(11),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][4]_146\(11),
      O => \r_input_coeffs[5][3][11]_i_1_n_0\
    );
\r_input_coeffs[5][3][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(12),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][4]_146\(12),
      O => \r_input_coeffs[5][3][12]_i_1_n_0\
    );
\r_input_coeffs[5][3][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(13),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][4]_146\(13),
      O => \r_input_coeffs[5][3][13]_i_1_n_0\
    );
\r_input_coeffs[5][3][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(14),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][4]_146\(14),
      O => \r_input_coeffs[5][3][14]_i_1_n_0\
    );
\r_input_coeffs[5][3][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(15),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][4]_146\(15),
      O => \r_input_coeffs[5][3][15]_i_1_n_0\
    );
\r_input_coeffs[5][3][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAABAAAAAAA"
    )
        port map (
      I0 => \r_input_coeffs[0][6][16]_i_3_n_0\,
      I1 => \r_input_coeffs[5][7][16]_i_2_n_0\,
      I2 => \r_curr_input_row_reg_n_0_[0]\,
      I3 => \r_curr_input_col_reg_n_0_[0]\,
      I4 => \r_curr_input_col_reg_n_0_[1]\,
      I5 => \r_curr_input_col_reg_n_0_[2]\,
      O => \r_input_coeffs[5][3][16]_i_1_n_0\
    );
\r_input_coeffs[5][3][16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(16),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][4]_146\(16),
      O => \r_input_coeffs[5][3][16]_i_2_n_0\
    );
\r_input_coeffs[5][3][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(1),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][4]_146\(1),
      O => \r_input_coeffs[5][3][1]_i_1_n_0\
    );
\r_input_coeffs[5][3][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(2),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][4]_146\(2),
      O => \r_input_coeffs[5][3][2]_i_1_n_0\
    );
\r_input_coeffs[5][3][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(3),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][4]_146\(3),
      O => \r_input_coeffs[5][3][3]_i_1_n_0\
    );
\r_input_coeffs[5][3][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(4),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][4]_146\(4),
      O => \r_input_coeffs[5][3][4]_i_1_n_0\
    );
\r_input_coeffs[5][3][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(5),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][4]_146\(5),
      O => \r_input_coeffs[5][3][5]_i_1_n_0\
    );
\r_input_coeffs[5][3][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(6),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][4]_146\(6),
      O => \r_input_coeffs[5][3][6]_i_1_n_0\
    );
\r_input_coeffs[5][3][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(7),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][4]_146\(7),
      O => \r_input_coeffs[5][3][7]_i_1_n_0\
    );
\r_input_coeffs[5][3][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(8),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][4]_146\(8),
      O => \r_input_coeffs[5][3][8]_i_1_n_0\
    );
\r_input_coeffs[5][3][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(9),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][4]_146\(9),
      O => \r_input_coeffs[5][3][9]_i_1_n_0\
    );
\r_input_coeffs[5][4][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(0),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][5]_145\(0),
      O => \r_input_coeffs[5][4][0]_i_1_n_0\
    );
\r_input_coeffs[5][4][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(10),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][5]_145\(10),
      O => \r_input_coeffs[5][4][10]_i_1_n_0\
    );
\r_input_coeffs[5][4][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(11),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][5]_145\(11),
      O => \r_input_coeffs[5][4][11]_i_1_n_0\
    );
\r_input_coeffs[5][4][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(12),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][5]_145\(12),
      O => \r_input_coeffs[5][4][12]_i_1_n_0\
    );
\r_input_coeffs[5][4][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(13),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][5]_145\(13),
      O => \r_input_coeffs[5][4][13]_i_1_n_0\
    );
\r_input_coeffs[5][4][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(14),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][5]_145\(14),
      O => \r_input_coeffs[5][4][14]_i_1_n_0\
    );
\r_input_coeffs[5][4][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(15),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][5]_145\(15),
      O => \r_input_coeffs[5][4][15]_i_1_n_0\
    );
\r_input_coeffs[5][4][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAABAAA"
    )
        port map (
      I0 => \r_input_coeffs[0][6][16]_i_3_n_0\,
      I1 => \r_input_coeffs[5][7][16]_i_2_n_0\,
      I2 => \r_curr_input_row_reg_n_0_[0]\,
      I3 => \r_curr_input_col_reg_n_0_[2]\,
      I4 => \r_curr_input_col_reg_n_0_[0]\,
      I5 => \r_curr_input_col_reg_n_0_[1]\,
      O => \r_input_coeffs[5][4][16]_i_1_n_0\
    );
\r_input_coeffs[5][4][16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(16),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][5]_145\(16),
      O => \r_input_coeffs[5][4][16]_i_2_n_0\
    );
\r_input_coeffs[5][4][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(1),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][5]_145\(1),
      O => \r_input_coeffs[5][4][1]_i_1_n_0\
    );
\r_input_coeffs[5][4][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(2),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][5]_145\(2),
      O => \r_input_coeffs[5][4][2]_i_1_n_0\
    );
\r_input_coeffs[5][4][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(3),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][5]_145\(3),
      O => \r_input_coeffs[5][4][3]_i_1_n_0\
    );
\r_input_coeffs[5][4][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(4),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][5]_145\(4),
      O => \r_input_coeffs[5][4][4]_i_1_n_0\
    );
\r_input_coeffs[5][4][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(5),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][5]_145\(5),
      O => \r_input_coeffs[5][4][5]_i_1_n_0\
    );
\r_input_coeffs[5][4][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(6),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][5]_145\(6),
      O => \r_input_coeffs[5][4][6]_i_1_n_0\
    );
\r_input_coeffs[5][4][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(7),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][5]_145\(7),
      O => \r_input_coeffs[5][4][7]_i_1_n_0\
    );
\r_input_coeffs[5][4][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(8),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][5]_145\(8),
      O => \r_input_coeffs[5][4][8]_i_1_n_0\
    );
\r_input_coeffs[5][4][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(9),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][5]_145\(9),
      O => \r_input_coeffs[5][4][9]_i_1_n_0\
    );
\r_input_coeffs[5][5][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(0),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][6]_144\(0),
      O => \r_input_coeffs[5][5][0]_i_1_n_0\
    );
\r_input_coeffs[5][5][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(10),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][6]_144\(10),
      O => \r_input_coeffs[5][5][10]_i_1_n_0\
    );
\r_input_coeffs[5][5][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(11),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][6]_144\(11),
      O => \r_input_coeffs[5][5][11]_i_1_n_0\
    );
\r_input_coeffs[5][5][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(12),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][6]_144\(12),
      O => \r_input_coeffs[5][5][12]_i_1_n_0\
    );
\r_input_coeffs[5][5][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(13),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][6]_144\(13),
      O => \r_input_coeffs[5][5][13]_i_1_n_0\
    );
\r_input_coeffs[5][5][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(14),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][6]_144\(14),
      O => \r_input_coeffs[5][5][14]_i_1_n_0\
    );
\r_input_coeffs[5][5][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(15),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][6]_144\(15),
      O => \r_input_coeffs[5][5][15]_i_1_n_0\
    );
\r_input_coeffs[5][5][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABAAAAAAAAAAA"
    )
        port map (
      I0 => \r_input_coeffs[0][6][16]_i_3_n_0\,
      I1 => \r_input_coeffs[5][7][16]_i_2_n_0\,
      I2 => \r_curr_input_row_reg_n_0_[0]\,
      I3 => \r_curr_input_col_reg_n_0_[2]\,
      I4 => \r_curr_input_col_reg_n_0_[1]\,
      I5 => \r_curr_input_col_reg_n_0_[0]\,
      O => \r_input_coeffs[5][5][16]_i_1_n_0\
    );
\r_input_coeffs[5][5][16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(16),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][6]_144\(16),
      O => \r_input_coeffs[5][5][16]_i_2_n_0\
    );
\r_input_coeffs[5][5][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(1),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][6]_144\(1),
      O => \r_input_coeffs[5][5][1]_i_1_n_0\
    );
\r_input_coeffs[5][5][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(2),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][6]_144\(2),
      O => \r_input_coeffs[5][5][2]_i_1_n_0\
    );
\r_input_coeffs[5][5][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(3),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][6]_144\(3),
      O => \r_input_coeffs[5][5][3]_i_1_n_0\
    );
\r_input_coeffs[5][5][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(4),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][6]_144\(4),
      O => \r_input_coeffs[5][5][4]_i_1_n_0\
    );
\r_input_coeffs[5][5][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(5),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][6]_144\(5),
      O => \r_input_coeffs[5][5][5]_i_1_n_0\
    );
\r_input_coeffs[5][5][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(6),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][6]_144\(6),
      O => \r_input_coeffs[5][5][6]_i_1_n_0\
    );
\r_input_coeffs[5][5][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(7),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][6]_144\(7),
      O => \r_input_coeffs[5][5][7]_i_1_n_0\
    );
\r_input_coeffs[5][5][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(8),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][6]_144\(8),
      O => \r_input_coeffs[5][5][8]_i_1_n_0\
    );
\r_input_coeffs[5][5][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(9),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__4_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][6]_144\(9),
      O => \r_input_coeffs[5][5][9]_i_1_n_0\
    );
\r_input_coeffs[5][6][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(0),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][7]_143\(0),
      O => \r_input_coeffs[5][6][0]_i_1_n_0\
    );
\r_input_coeffs[5][6][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(10),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][7]_143\(10),
      O => \r_input_coeffs[5][6][10]_i_1_n_0\
    );
\r_input_coeffs[5][6][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(11),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][7]_143\(11),
      O => \r_input_coeffs[5][6][11]_i_1_n_0\
    );
\r_input_coeffs[5][6][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(12),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][7]_143\(12),
      O => \r_input_coeffs[5][6][12]_i_1_n_0\
    );
\r_input_coeffs[5][6][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(13),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][7]_143\(13),
      O => \r_input_coeffs[5][6][13]_i_1_n_0\
    );
\r_input_coeffs[5][6][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(14),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][7]_143\(14),
      O => \r_input_coeffs[5][6][14]_i_1_n_0\
    );
\r_input_coeffs[5][6][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(15),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][7]_143\(15),
      O => \r_input_coeffs[5][6][15]_i_1_n_0\
    );
\r_input_coeffs[5][6][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABAAAAAAAAAAA"
    )
        port map (
      I0 => \r_input_coeffs[0][6][16]_i_3_n_0\,
      I1 => \r_input_coeffs[5][7][16]_i_2_n_0\,
      I2 => \r_curr_input_row_reg_n_0_[0]\,
      I3 => \r_curr_input_col_reg_n_0_[2]\,
      I4 => \r_curr_input_col_reg_n_0_[0]\,
      I5 => \r_curr_input_col_reg_n_0_[1]\,
      O => \r_input_coeffs[5][6][16]_i_1_n_0\
    );
\r_input_coeffs[5][6][16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(16),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][7]_143\(16),
      O => \r_input_coeffs[5][6][16]_i_2_n_0\
    );
\r_input_coeffs[5][6][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(1),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][7]_143\(1),
      O => \r_input_coeffs[5][6][1]_i_1_n_0\
    );
\r_input_coeffs[5][6][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(2),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][7]_143\(2),
      O => \r_input_coeffs[5][6][2]_i_1_n_0\
    );
\r_input_coeffs[5][6][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(3),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][7]_143\(3),
      O => \r_input_coeffs[5][6][3]_i_1_n_0\
    );
\r_input_coeffs[5][6][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(4),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][7]_143\(4),
      O => \r_input_coeffs[5][6][4]_i_1_n_0\
    );
\r_input_coeffs[5][6][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(5),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][7]_143\(5),
      O => \r_input_coeffs[5][6][5]_i_1_n_0\
    );
\r_input_coeffs[5][6][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(6),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][7]_143\(6),
      O => \r_input_coeffs[5][6][6]_i_1_n_0\
    );
\r_input_coeffs[5][6][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(7),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][7]_143\(7),
      O => \r_input_coeffs[5][6][7]_i_1_n_0\
    );
\r_input_coeffs[5][6][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(8),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][7]_143\(8),
      O => \r_input_coeffs[5][6][8]_i_1_n_0\
    );
\r_input_coeffs[5][6][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(9),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[5][7]_143\(9),
      O => \r_input_coeffs[5][6][9]_i_1_n_0\
    );
\r_input_coeffs[5][7][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAEA"
    )
        port map (
      I0 => \r_input_coeffs[0][7][16]_i_3_n_0\,
      I1 => \r_curr_input_row[2]_i_2_n_0\,
      I2 => \r_curr_input_row_reg_n_0_[0]\,
      I3 => \^r_core_state\(0),
      I4 => \^r_core_state\(1),
      I5 => \r_input_coeffs[5][7][16]_i_2_n_0\,
      O => \r_input_coeffs[5][7][16]_i_1_n_0\
    );
\r_input_coeffs[5][7][16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFFFF"
    )
        port map (
      I0 => \r_curr_input_row_reg_n_0_[1]\,
      I1 => \^r_core_state\(1),
      I2 => w_dct0_to_trans_axis_tvalid,
      I3 => \^r_core_state\(0),
      I4 => \r_curr_input_row_reg_n_0_[2]\,
      O => \r_input_coeffs[5][7][16]_i_2_n_0\
    );
\r_input_coeffs[6][0][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(0),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][1]_156\(0),
      O => \r_input_coeffs[6][0][0]_i_1_n_0\
    );
\r_input_coeffs[6][0][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(10),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][1]_156\(10),
      O => \r_input_coeffs[6][0][10]_i_1_n_0\
    );
\r_input_coeffs[6][0][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(11),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][1]_156\(11),
      O => \r_input_coeffs[6][0][11]_i_1_n_0\
    );
\r_input_coeffs[6][0][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(12),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][1]_156\(12),
      O => \r_input_coeffs[6][0][12]_i_1_n_0\
    );
\r_input_coeffs[6][0][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(13),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][1]_156\(13),
      O => \r_input_coeffs[6][0][13]_i_1_n_0\
    );
\r_input_coeffs[6][0][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(14),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][1]_156\(14),
      O => \r_input_coeffs[6][0][14]_i_1_n_0\
    );
\r_input_coeffs[6][0][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(15),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][1]_156\(15),
      O => \r_input_coeffs[6][0][15]_i_1_n_0\
    );
\r_input_coeffs[6][0][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAABA"
    )
        port map (
      I0 => \r_input_coeffs[0][6][16]_i_3_n_0\,
      I1 => \r_input_coeffs[6][7][16]_i_2_n_0\,
      I2 => \r_curr_input_row_reg_n_0_[1]\,
      I3 => \r_curr_input_col_reg_n_0_[0]\,
      I4 => \r_curr_input_col_reg_n_0_[1]\,
      I5 => \r_curr_input_col_reg_n_0_[2]\,
      O => \r_input_coeffs[6][0][16]_i_1_n_0\
    );
\r_input_coeffs[6][0][16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(16),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][1]_156\(16),
      O => \r_input_coeffs[6][0][16]_i_2_n_0\
    );
\r_input_coeffs[6][0][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(1),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][1]_156\(1),
      O => \r_input_coeffs[6][0][1]_i_1_n_0\
    );
\r_input_coeffs[6][0][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(2),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][1]_156\(2),
      O => \r_input_coeffs[6][0][2]_i_1_n_0\
    );
\r_input_coeffs[6][0][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(3),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][1]_156\(3),
      O => \r_input_coeffs[6][0][3]_i_1_n_0\
    );
\r_input_coeffs[6][0][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(4),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][1]_156\(4),
      O => \r_input_coeffs[6][0][4]_i_1_n_0\
    );
\r_input_coeffs[6][0][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(5),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][1]_156\(5),
      O => \r_input_coeffs[6][0][5]_i_1_n_0\
    );
\r_input_coeffs[6][0][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(6),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][1]_156\(6),
      O => \r_input_coeffs[6][0][6]_i_1_n_0\
    );
\r_input_coeffs[6][0][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(7),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][1]_156\(7),
      O => \r_input_coeffs[6][0][7]_i_1_n_0\
    );
\r_input_coeffs[6][0][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(8),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][1]_156\(8),
      O => \r_input_coeffs[6][0][8]_i_1_n_0\
    );
\r_input_coeffs[6][0][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(9),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][1]_156\(9),
      O => \r_input_coeffs[6][0][9]_i_1_n_0\
    );
\r_input_coeffs[6][1][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(0),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][2]_155\(0),
      O => \r_input_coeffs[6][1][0]_i_1_n_0\
    );
\r_input_coeffs[6][1][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(10),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][2]_155\(10),
      O => \r_input_coeffs[6][1][10]_i_1_n_0\
    );
\r_input_coeffs[6][1][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(11),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][2]_155\(11),
      O => \r_input_coeffs[6][1][11]_i_1_n_0\
    );
\r_input_coeffs[6][1][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(12),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][2]_155\(12),
      O => \r_input_coeffs[6][1][12]_i_1_n_0\
    );
\r_input_coeffs[6][1][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(13),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][2]_155\(13),
      O => \r_input_coeffs[6][1][13]_i_1_n_0\
    );
\r_input_coeffs[6][1][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(14),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][2]_155\(14),
      O => \r_input_coeffs[6][1][14]_i_1_n_0\
    );
\r_input_coeffs[6][1][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(15),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][2]_155\(15),
      O => \r_input_coeffs[6][1][15]_i_1_n_0\
    );
\r_input_coeffs[6][1][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAABAAAAA"
    )
        port map (
      I0 => \r_input_coeffs[0][6][16]_i_3_n_0\,
      I1 => \r_input_coeffs[6][7][16]_i_2_n_0\,
      I2 => \r_curr_input_row_reg_n_0_[1]\,
      I3 => \r_curr_input_col_reg_n_0_[1]\,
      I4 => \r_curr_input_col_reg_n_0_[0]\,
      I5 => \r_curr_input_col_reg_n_0_[2]\,
      O => \r_input_coeffs[6][1][16]_i_1_n_0\
    );
\r_input_coeffs[6][1][16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(16),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][2]_155\(16),
      O => \r_input_coeffs[6][1][16]_i_2_n_0\
    );
\r_input_coeffs[6][1][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(1),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][2]_155\(1),
      O => \r_input_coeffs[6][1][1]_i_1_n_0\
    );
\r_input_coeffs[6][1][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(2),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][2]_155\(2),
      O => \r_input_coeffs[6][1][2]_i_1_n_0\
    );
\r_input_coeffs[6][1][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(3),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][2]_155\(3),
      O => \r_input_coeffs[6][1][3]_i_1_n_0\
    );
\r_input_coeffs[6][1][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(4),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][2]_155\(4),
      O => \r_input_coeffs[6][1][4]_i_1_n_0\
    );
\r_input_coeffs[6][1][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(5),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][2]_155\(5),
      O => \r_input_coeffs[6][1][5]_i_1_n_0\
    );
\r_input_coeffs[6][1][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(6),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][2]_155\(6),
      O => \r_input_coeffs[6][1][6]_i_1_n_0\
    );
\r_input_coeffs[6][1][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(7),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][2]_155\(7),
      O => \r_input_coeffs[6][1][7]_i_1_n_0\
    );
\r_input_coeffs[6][1][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(8),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][2]_155\(8),
      O => \r_input_coeffs[6][1][8]_i_1_n_0\
    );
\r_input_coeffs[6][1][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(9),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][2]_155\(9),
      O => \r_input_coeffs[6][1][9]_i_1_n_0\
    );
\r_input_coeffs[6][2][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(0),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][3]_154\(0),
      O => \r_input_coeffs[6][2][0]_i_1_n_0\
    );
\r_input_coeffs[6][2][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(10),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][3]_154\(10),
      O => \r_input_coeffs[6][2][10]_i_1_n_0\
    );
\r_input_coeffs[6][2][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(11),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][3]_154\(11),
      O => \r_input_coeffs[6][2][11]_i_1_n_0\
    );
\r_input_coeffs[6][2][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(12),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][3]_154\(12),
      O => \r_input_coeffs[6][2][12]_i_1_n_0\
    );
\r_input_coeffs[6][2][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(13),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][3]_154\(13),
      O => \r_input_coeffs[6][2][13]_i_1_n_0\
    );
\r_input_coeffs[6][2][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(14),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][3]_154\(14),
      O => \r_input_coeffs[6][2][14]_i_1_n_0\
    );
\r_input_coeffs[6][2][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(15),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][3]_154\(15),
      O => \r_input_coeffs[6][2][15]_i_1_n_0\
    );
\r_input_coeffs[6][2][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAABAAAAA"
    )
        port map (
      I0 => \r_input_coeffs[0][6][16]_i_3_n_0\,
      I1 => \r_input_coeffs[6][7][16]_i_2_n_0\,
      I2 => \r_curr_input_row_reg_n_0_[1]\,
      I3 => \r_curr_input_col_reg_n_0_[0]\,
      I4 => \r_curr_input_col_reg_n_0_[1]\,
      I5 => \r_curr_input_col_reg_n_0_[2]\,
      O => \r_input_coeffs[6][2][16]_i_1_n_0\
    );
\r_input_coeffs[6][2][16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(16),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][3]_154\(16),
      O => \r_input_coeffs[6][2][16]_i_2_n_0\
    );
\r_input_coeffs[6][2][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(1),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][3]_154\(1),
      O => \r_input_coeffs[6][2][1]_i_1_n_0\
    );
\r_input_coeffs[6][2][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(2),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][3]_154\(2),
      O => \r_input_coeffs[6][2][2]_i_1_n_0\
    );
\r_input_coeffs[6][2][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(3),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][3]_154\(3),
      O => \r_input_coeffs[6][2][3]_i_1_n_0\
    );
\r_input_coeffs[6][2][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(4),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][3]_154\(4),
      O => \r_input_coeffs[6][2][4]_i_1_n_0\
    );
\r_input_coeffs[6][2][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(5),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][3]_154\(5),
      O => \r_input_coeffs[6][2][5]_i_1_n_0\
    );
\r_input_coeffs[6][2][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(6),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][3]_154\(6),
      O => \r_input_coeffs[6][2][6]_i_1_n_0\
    );
\r_input_coeffs[6][2][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(7),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][3]_154\(7),
      O => \r_input_coeffs[6][2][7]_i_1_n_0\
    );
\r_input_coeffs[6][2][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(8),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][3]_154\(8),
      O => \r_input_coeffs[6][2][8]_i_1_n_0\
    );
\r_input_coeffs[6][2][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(9),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][3]_154\(9),
      O => \r_input_coeffs[6][2][9]_i_1_n_0\
    );
\r_input_coeffs[6][3][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(0),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][4]_153\(0),
      O => \r_input_coeffs[6][3][0]_i_1_n_0\
    );
\r_input_coeffs[6][3][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(10),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][4]_153\(10),
      O => \r_input_coeffs[6][3][10]_i_1_n_0\
    );
\r_input_coeffs[6][3][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(11),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][4]_153\(11),
      O => \r_input_coeffs[6][3][11]_i_1_n_0\
    );
\r_input_coeffs[6][3][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(12),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][4]_153\(12),
      O => \r_input_coeffs[6][3][12]_i_1_n_0\
    );
\r_input_coeffs[6][3][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(13),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][4]_153\(13),
      O => \r_input_coeffs[6][3][13]_i_1_n_0\
    );
\r_input_coeffs[6][3][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(14),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][4]_153\(14),
      O => \r_input_coeffs[6][3][14]_i_1_n_0\
    );
\r_input_coeffs[6][3][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(15),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][4]_153\(15),
      O => \r_input_coeffs[6][3][15]_i_1_n_0\
    );
\r_input_coeffs[6][3][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAABAAAAAAA"
    )
        port map (
      I0 => \r_input_coeffs[0][6][16]_i_3_n_0\,
      I1 => \r_input_coeffs[6][7][16]_i_2_n_0\,
      I2 => \r_curr_input_row_reg_n_0_[1]\,
      I3 => \r_curr_input_col_reg_n_0_[0]\,
      I4 => \r_curr_input_col_reg_n_0_[1]\,
      I5 => \r_curr_input_col_reg_n_0_[2]\,
      O => \r_input_coeffs[6][3][16]_i_1_n_0\
    );
\r_input_coeffs[6][3][16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(16),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][4]_153\(16),
      O => \r_input_coeffs[6][3][16]_i_2_n_0\
    );
\r_input_coeffs[6][3][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(1),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][4]_153\(1),
      O => \r_input_coeffs[6][3][1]_i_1_n_0\
    );
\r_input_coeffs[6][3][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(2),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][4]_153\(2),
      O => \r_input_coeffs[6][3][2]_i_1_n_0\
    );
\r_input_coeffs[6][3][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(3),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][4]_153\(3),
      O => \r_input_coeffs[6][3][3]_i_1_n_0\
    );
\r_input_coeffs[6][3][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(4),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][4]_153\(4),
      O => \r_input_coeffs[6][3][4]_i_1_n_0\
    );
\r_input_coeffs[6][3][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(5),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][4]_153\(5),
      O => \r_input_coeffs[6][3][5]_i_1_n_0\
    );
\r_input_coeffs[6][3][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(6),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][4]_153\(6),
      O => \r_input_coeffs[6][3][6]_i_1_n_0\
    );
\r_input_coeffs[6][3][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(7),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][4]_153\(7),
      O => \r_input_coeffs[6][3][7]_i_1_n_0\
    );
\r_input_coeffs[6][3][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(8),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][4]_153\(8),
      O => \r_input_coeffs[6][3][8]_i_1_n_0\
    );
\r_input_coeffs[6][3][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(9),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][4]_153\(9),
      O => \r_input_coeffs[6][3][9]_i_1_n_0\
    );
\r_input_coeffs[6][4][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(0),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][5]_152\(0),
      O => \r_input_coeffs[6][4][0]_i_1_n_0\
    );
\r_input_coeffs[6][4][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(10),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][5]_152\(10),
      O => \r_input_coeffs[6][4][10]_i_1_n_0\
    );
\r_input_coeffs[6][4][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(11),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][5]_152\(11),
      O => \r_input_coeffs[6][4][11]_i_1_n_0\
    );
\r_input_coeffs[6][4][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(12),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][5]_152\(12),
      O => \r_input_coeffs[6][4][12]_i_1_n_0\
    );
\r_input_coeffs[6][4][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(13),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][5]_152\(13),
      O => \r_input_coeffs[6][4][13]_i_1_n_0\
    );
\r_input_coeffs[6][4][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(14),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][5]_152\(14),
      O => \r_input_coeffs[6][4][14]_i_1_n_0\
    );
\r_input_coeffs[6][4][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(15),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][5]_152\(15),
      O => \r_input_coeffs[6][4][15]_i_1_n_0\
    );
\r_input_coeffs[6][4][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAABAAA"
    )
        port map (
      I0 => \r_input_coeffs[0][6][16]_i_3_n_0\,
      I1 => \r_input_coeffs[6][7][16]_i_2_n_0\,
      I2 => \r_curr_input_row_reg_n_0_[1]\,
      I3 => \r_curr_input_col_reg_n_0_[2]\,
      I4 => \r_curr_input_col_reg_n_0_[0]\,
      I5 => \r_curr_input_col_reg_n_0_[1]\,
      O => \r_input_coeffs[6][4][16]_i_1_n_0\
    );
\r_input_coeffs[6][4][16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(16),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][5]_152\(16),
      O => \r_input_coeffs[6][4][16]_i_2_n_0\
    );
\r_input_coeffs[6][4][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(1),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][5]_152\(1),
      O => \r_input_coeffs[6][4][1]_i_1_n_0\
    );
\r_input_coeffs[6][4][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(2),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][5]_152\(2),
      O => \r_input_coeffs[6][4][2]_i_1_n_0\
    );
\r_input_coeffs[6][4][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(3),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][5]_152\(3),
      O => \r_input_coeffs[6][4][3]_i_1_n_0\
    );
\r_input_coeffs[6][4][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(4),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][5]_152\(4),
      O => \r_input_coeffs[6][4][4]_i_1_n_0\
    );
\r_input_coeffs[6][4][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(5),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][5]_152\(5),
      O => \r_input_coeffs[6][4][5]_i_1_n_0\
    );
\r_input_coeffs[6][4][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(6),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][5]_152\(6),
      O => \r_input_coeffs[6][4][6]_i_1_n_0\
    );
\r_input_coeffs[6][4][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(7),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][5]_152\(7),
      O => \r_input_coeffs[6][4][7]_i_1_n_0\
    );
\r_input_coeffs[6][4][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(8),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][5]_152\(8),
      O => \r_input_coeffs[6][4][8]_i_1_n_0\
    );
\r_input_coeffs[6][4][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(9),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][5]_152\(9),
      O => \r_input_coeffs[6][4][9]_i_1_n_0\
    );
\r_input_coeffs[6][5][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(0),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][6]_151\(0),
      O => \r_input_coeffs[6][5][0]_i_1_n_0\
    );
\r_input_coeffs[6][5][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(10),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][6]_151\(10),
      O => \r_input_coeffs[6][5][10]_i_1_n_0\
    );
\r_input_coeffs[6][5][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(11),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][6]_151\(11),
      O => \r_input_coeffs[6][5][11]_i_1_n_0\
    );
\r_input_coeffs[6][5][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(12),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][6]_151\(12),
      O => \r_input_coeffs[6][5][12]_i_1_n_0\
    );
\r_input_coeffs[6][5][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(13),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][6]_151\(13),
      O => \r_input_coeffs[6][5][13]_i_1_n_0\
    );
\r_input_coeffs[6][5][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(14),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][6]_151\(14),
      O => \r_input_coeffs[6][5][14]_i_1_n_0\
    );
\r_input_coeffs[6][5][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(15),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][6]_151\(15),
      O => \r_input_coeffs[6][5][15]_i_1_n_0\
    );
\r_input_coeffs[6][5][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABAAAAAAAAAAA"
    )
        port map (
      I0 => \r_input_coeffs[0][6][16]_i_3_n_0\,
      I1 => \r_input_coeffs[6][7][16]_i_2_n_0\,
      I2 => \r_curr_input_row_reg_n_0_[1]\,
      I3 => \r_curr_input_col_reg_n_0_[2]\,
      I4 => \r_curr_input_col_reg_n_0_[1]\,
      I5 => \r_curr_input_col_reg_n_0_[0]\,
      O => \r_input_coeffs[6][5][16]_i_1_n_0\
    );
\r_input_coeffs[6][5][16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      I1 => Q(16),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__6_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][6]_151\(16),
      O => \r_input_coeffs[6][5][16]_i_2_n_0\
    );
\r_input_coeffs[6][5][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(1),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][6]_151\(1),
      O => \r_input_coeffs[6][5][1]_i_1_n_0\
    );
\r_input_coeffs[6][5][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(2),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][6]_151\(2),
      O => \r_input_coeffs[6][5][2]_i_1_n_0\
    );
\r_input_coeffs[6][5][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(3),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][6]_151\(3),
      O => \r_input_coeffs[6][5][3]_i_1_n_0\
    );
\r_input_coeffs[6][5][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(4),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][6]_151\(4),
      O => \r_input_coeffs[6][5][4]_i_1_n_0\
    );
\r_input_coeffs[6][5][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(5),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][6]_151\(5),
      O => \r_input_coeffs[6][5][5]_i_1_n_0\
    );
\r_input_coeffs[6][5][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(6),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][6]_151\(6),
      O => \r_input_coeffs[6][5][6]_i_1_n_0\
    );
\r_input_coeffs[6][5][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(7),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][6]_151\(7),
      O => \r_input_coeffs[6][5][7]_i_1_n_0\
    );
\r_input_coeffs[6][5][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(8),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][6]_151\(8),
      O => \r_input_coeffs[6][5][8]_i_1_n_0\
    );
\r_input_coeffs[6][5][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(9),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__5_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][6]_151\(9),
      O => \r_input_coeffs[6][5][9]_i_1_n_0\
    );
\r_input_coeffs[6][6][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(0),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][7]_150\(0),
      O => \r_input_coeffs[6][6][0]_i_1_n_0\
    );
\r_input_coeffs[6][6][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(10),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][7]_150\(10),
      O => \r_input_coeffs[6][6][10]_i_1_n_0\
    );
\r_input_coeffs[6][6][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(11),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][7]_150\(11),
      O => \r_input_coeffs[6][6][11]_i_1_n_0\
    );
\r_input_coeffs[6][6][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(12),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][7]_150\(12),
      O => \r_input_coeffs[6][6][12]_i_1_n_0\
    );
\r_input_coeffs[6][6][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(13),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][7]_150\(13),
      O => \r_input_coeffs[6][6][13]_i_1_n_0\
    );
\r_input_coeffs[6][6][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(14),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][7]_150\(14),
      O => \r_input_coeffs[6][6][14]_i_1_n_0\
    );
\r_input_coeffs[6][6][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(15),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][7]_150\(15),
      O => \r_input_coeffs[6][6][15]_i_1_n_0\
    );
\r_input_coeffs[6][6][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABAAAAAAAAAAA"
    )
        port map (
      I0 => \r_input_coeffs[0][6][16]_i_3_n_0\,
      I1 => \r_input_coeffs[6][7][16]_i_2_n_0\,
      I2 => \r_curr_input_row_reg_n_0_[1]\,
      I3 => \r_curr_input_col_reg_n_0_[2]\,
      I4 => \r_curr_input_col_reg_n_0_[0]\,
      I5 => \r_curr_input_col_reg_n_0_[1]\,
      O => \r_input_coeffs[6][6][16]_i_1_n_0\
    );
\r_input_coeffs[6][6][16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(16),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][7]_150\(16),
      O => \r_input_coeffs[6][6][16]_i_2_n_0\
    );
\r_input_coeffs[6][6][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(1),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][7]_150\(1),
      O => \r_input_coeffs[6][6][1]_i_1_n_0\
    );
\r_input_coeffs[6][6][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(2),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][7]_150\(2),
      O => \r_input_coeffs[6][6][2]_i_1_n_0\
    );
\r_input_coeffs[6][6][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(3),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][7]_150\(3),
      O => \r_input_coeffs[6][6][3]_i_1_n_0\
    );
\r_input_coeffs[6][6][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(4),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][7]_150\(4),
      O => \r_input_coeffs[6][6][4]_i_1_n_0\
    );
\r_input_coeffs[6][6][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(5),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][7]_150\(5),
      O => \r_input_coeffs[6][6][5]_i_1_n_0\
    );
\r_input_coeffs[6][6][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      I1 => Q(6),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][7]_150\(6),
      O => \r_input_coeffs[6][6][6]_i_1_n_0\
    );
\r_input_coeffs[6][6][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(7),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][7]_150\(7),
      O => \r_input_coeffs[6][6][7]_i_1_n_0\
    );
\r_input_coeffs[6][6][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(8),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][7]_150\(8),
      O => \r_input_coeffs[6][6][8]_i_1_n_0\
    );
\r_input_coeffs[6][6][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(9),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg[6][7]_150\(9),
      O => \r_input_coeffs[6][6][9]_i_1_n_0\
    );
\r_input_coeffs[6][7][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAAAA"
    )
        port map (
      I0 => \r_input_coeffs[0][7][16]_i_3_n_0\,
      I1 => \r_input_coeffs[6][7][16]_i_2_n_0\,
      I2 => \r_curr_input_row[2]_i_2_n_0\,
      I3 => \^r_core_state\(1),
      I4 => \^r_core_state\(0),
      I5 => \r_curr_input_row_reg_n_0_[1]\,
      O => \r_input_coeffs[6][7][16]_i_1_n_0\
    );
\r_input_coeffs[6][7][16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFFFF"
    )
        port map (
      I0 => \r_curr_input_row_reg_n_0_[0]\,
      I1 => \^r_core_state\(1),
      I2 => w_dct0_to_trans_axis_tvalid,
      I3 => \^r_core_state\(0),
      I4 => \r_curr_input_row_reg_n_0_[2]\,
      O => \r_input_coeffs[6][7][16]_i_2_n_0\
    );
\r_input_coeffs[7][0][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(0),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][1][0]\,
      O => \r_input_coeffs[7][0][0]_i_1_n_0\
    );
\r_input_coeffs[7][0][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(10),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][1][10]\,
      O => \r_input_coeffs[7][0][10]_i_1_n_0\
    );
\r_input_coeffs[7][0][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(11),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][1][11]\,
      O => \r_input_coeffs[7][0][11]_i_1_n_0\
    );
\r_input_coeffs[7][0][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(12),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][1][12]\,
      O => \r_input_coeffs[7][0][12]_i_1_n_0\
    );
\r_input_coeffs[7][0][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(13),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][1][13]\,
      O => \r_input_coeffs[7][0][13]_i_1_n_0\
    );
\r_input_coeffs[7][0][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(14),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][1][14]\,
      O => \r_input_coeffs[7][0][14]_i_1_n_0\
    );
\r_input_coeffs[7][0][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(15),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][1][15]\,
      O => \r_input_coeffs[7][0][15]_i_1_n_0\
    );
\r_input_coeffs[7][0][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAAAAAAAAAAA"
    )
        port map (
      I0 => \r_input_coeffs[0][6][16]_i_3_n_0\,
      I1 => \r_curr_input_col_reg_n_0_[0]\,
      I2 => \r_curr_input_col_reg_n_0_[1]\,
      I3 => \r_curr_input_col_reg_n_0_[2]\,
      I4 => \r_curr_input_row_reg_n_0_[2]\,
      I5 => \r_input_coeffs[3][7][16]_i_2_n_0\,
      O => \r_input_coeffs[7][0][16]_i_1_n_0\
    );
\r_input_coeffs[7][0][16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(16),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][1][16]\,
      O => \r_input_coeffs[7][0][16]_i_2_n_0\
    );
\r_input_coeffs[7][0][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(1),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][1][1]\,
      O => \r_input_coeffs[7][0][1]_i_1_n_0\
    );
\r_input_coeffs[7][0][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(2),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][1][2]\,
      O => \r_input_coeffs[7][0][2]_i_1_n_0\
    );
\r_input_coeffs[7][0][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(3),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][1][3]\,
      O => \r_input_coeffs[7][0][3]_i_1_n_0\
    );
\r_input_coeffs[7][0][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(4),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][1][4]\,
      O => \r_input_coeffs[7][0][4]_i_1_n_0\
    );
\r_input_coeffs[7][0][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(5),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][1][5]\,
      O => \r_input_coeffs[7][0][5]_i_1_n_0\
    );
\r_input_coeffs[7][0][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(6),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][1][6]\,
      O => \r_input_coeffs[7][0][6]_i_1_n_0\
    );
\r_input_coeffs[7][0][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(7),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][1][7]\,
      O => \r_input_coeffs[7][0][7]_i_1_n_0\
    );
\r_input_coeffs[7][0][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(8),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][1][8]\,
      O => \r_input_coeffs[7][0][8]_i_1_n_0\
    );
\r_input_coeffs[7][0][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(9),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][1][9]\,
      O => \r_input_coeffs[7][0][9]_i_1_n_0\
    );
\r_input_coeffs[7][1][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(0),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][2][0]\,
      O => \r_input_coeffs[7][1][0]_i_1_n_0\
    );
\r_input_coeffs[7][1][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(10),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][2][10]\,
      O => \r_input_coeffs[7][1][10]_i_1_n_0\
    );
\r_input_coeffs[7][1][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(11),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][2][11]\,
      O => \r_input_coeffs[7][1][11]_i_1_n_0\
    );
\r_input_coeffs[7][1][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(12),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][2][12]\,
      O => \r_input_coeffs[7][1][12]_i_1_n_0\
    );
\r_input_coeffs[7][1][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(13),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][2][13]\,
      O => \r_input_coeffs[7][1][13]_i_1_n_0\
    );
\r_input_coeffs[7][1][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(14),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][2][14]\,
      O => \r_input_coeffs[7][1][14]_i_1_n_0\
    );
\r_input_coeffs[7][1][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(15),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][2][15]\,
      O => \r_input_coeffs[7][1][15]_i_1_n_0\
    );
\r_input_coeffs[7][1][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAAAAAAAAAAAAA"
    )
        port map (
      I0 => \r_input_coeffs[0][6][16]_i_3_n_0\,
      I1 => \r_curr_input_col_reg_n_0_[1]\,
      I2 => \r_curr_input_col_reg_n_0_[0]\,
      I3 => \r_curr_input_col_reg_n_0_[2]\,
      I4 => \r_curr_input_row_reg_n_0_[2]\,
      I5 => \r_input_coeffs[3][7][16]_i_2_n_0\,
      O => \r_input_coeffs[7][1][16]_i_1_n_0\
    );
\r_input_coeffs[7][1][16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(16),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][2][16]\,
      O => \r_input_coeffs[7][1][16]_i_2_n_0\
    );
\r_input_coeffs[7][1][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(1),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][2][1]\,
      O => \r_input_coeffs[7][1][1]_i_1_n_0\
    );
\r_input_coeffs[7][1][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(2),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][2][2]\,
      O => \r_input_coeffs[7][1][2]_i_1_n_0\
    );
\r_input_coeffs[7][1][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(3),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][2][3]\,
      O => \r_input_coeffs[7][1][3]_i_1_n_0\
    );
\r_input_coeffs[7][1][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(4),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][2][4]\,
      O => \r_input_coeffs[7][1][4]_i_1_n_0\
    );
\r_input_coeffs[7][1][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(5),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][2][5]\,
      O => \r_input_coeffs[7][1][5]_i_1_n_0\
    );
\r_input_coeffs[7][1][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(6),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][2][6]\,
      O => \r_input_coeffs[7][1][6]_i_1_n_0\
    );
\r_input_coeffs[7][1][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(7),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][2][7]\,
      O => \r_input_coeffs[7][1][7]_i_1_n_0\
    );
\r_input_coeffs[7][1][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(8),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][2][8]\,
      O => \r_input_coeffs[7][1][8]_i_1_n_0\
    );
\r_input_coeffs[7][1][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(9),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][2][9]\,
      O => \r_input_coeffs[7][1][9]_i_1_n_0\
    );
\r_input_coeffs[7][2][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(0),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][3][0]\,
      O => \r_input_coeffs[7][2][0]_i_1_n_0\
    );
\r_input_coeffs[7][2][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(10),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][3][10]\,
      O => \r_input_coeffs[7][2][10]_i_1_n_0\
    );
\r_input_coeffs[7][2][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(11),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][3][11]\,
      O => \r_input_coeffs[7][2][11]_i_1_n_0\
    );
\r_input_coeffs[7][2][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(12),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][3][12]\,
      O => \r_input_coeffs[7][2][12]_i_1_n_0\
    );
\r_input_coeffs[7][2][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(13),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][3][13]\,
      O => \r_input_coeffs[7][2][13]_i_1_n_0\
    );
\r_input_coeffs[7][2][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(14),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][3][14]\,
      O => \r_input_coeffs[7][2][14]_i_1_n_0\
    );
\r_input_coeffs[7][2][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(15),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][3][15]\,
      O => \r_input_coeffs[7][2][15]_i_1_n_0\
    );
\r_input_coeffs[7][2][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAAAAAAAAAAAAA"
    )
        port map (
      I0 => \r_input_coeffs[0][6][16]_i_3_n_0\,
      I1 => \r_curr_input_col_reg_n_0_[0]\,
      I2 => \r_curr_input_col_reg_n_0_[1]\,
      I3 => \r_curr_input_col_reg_n_0_[2]\,
      I4 => \r_curr_input_row_reg_n_0_[2]\,
      I5 => \r_input_coeffs[3][7][16]_i_2_n_0\,
      O => \r_input_coeffs[7][2][16]_i_1_n_0\
    );
\r_input_coeffs[7][2][16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(16),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][3][16]\,
      O => \r_input_coeffs[7][2][16]_i_2_n_0\
    );
\r_input_coeffs[7][2][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(1),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][3][1]\,
      O => \r_input_coeffs[7][2][1]_i_1_n_0\
    );
\r_input_coeffs[7][2][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(2),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][3][2]\,
      O => \r_input_coeffs[7][2][2]_i_1_n_0\
    );
\r_input_coeffs[7][2][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(3),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][3][3]\,
      O => \r_input_coeffs[7][2][3]_i_1_n_0\
    );
\r_input_coeffs[7][2][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(4),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][3][4]\,
      O => \r_input_coeffs[7][2][4]_i_1_n_0\
    );
\r_input_coeffs[7][2][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(5),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][3][5]\,
      O => \r_input_coeffs[7][2][5]_i_1_n_0\
    );
\r_input_coeffs[7][2][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(6),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][3][6]\,
      O => \r_input_coeffs[7][2][6]_i_1_n_0\
    );
\r_input_coeffs[7][2][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(7),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][3][7]\,
      O => \r_input_coeffs[7][2][7]_i_1_n_0\
    );
\r_input_coeffs[7][2][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(8),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][3][8]\,
      O => \r_input_coeffs[7][2][8]_i_1_n_0\
    );
\r_input_coeffs[7][2][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      I1 => Q(9),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][3][9]\,
      O => \r_input_coeffs[7][2][9]_i_1_n_0\
    );
\r_input_coeffs[7][3][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(0),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][4][0]\,
      O => \r_input_coeffs[7][3][0]_i_1_n_0\
    );
\r_input_coeffs[7][3][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(10),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][4][10]\,
      O => \r_input_coeffs[7][3][10]_i_1_n_0\
    );
\r_input_coeffs[7][3][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(11),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][4][11]\,
      O => \r_input_coeffs[7][3][11]_i_1_n_0\
    );
\r_input_coeffs[7][3][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(12),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][4][12]\,
      O => \r_input_coeffs[7][3][12]_i_1_n_0\
    );
\r_input_coeffs[7][3][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(13),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][4][13]\,
      O => \r_input_coeffs[7][3][13]_i_1_n_0\
    );
\r_input_coeffs[7][3][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(14),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][4][14]\,
      O => \r_input_coeffs[7][3][14]_i_1_n_0\
    );
\r_input_coeffs[7][3][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(15),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][4][15]\,
      O => \r_input_coeffs[7][3][15]_i_1_n_0\
    );
\r_input_coeffs[7][3][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAAAAAAAAAAAAA"
    )
        port map (
      I0 => \r_input_coeffs[0][6][16]_i_3_n_0\,
      I1 => \r_curr_input_col_reg_n_0_[0]\,
      I2 => \r_curr_input_col_reg_n_0_[1]\,
      I3 => \r_curr_input_col_reg_n_0_[2]\,
      I4 => \r_curr_input_row_reg_n_0_[2]\,
      I5 => \r_input_coeffs[3][7][16]_i_2_n_0\,
      O => \r_input_coeffs[7][3][16]_i_1_n_0\
    );
\r_input_coeffs[7][3][16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(16),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][4][16]\,
      O => \r_input_coeffs[7][3][16]_i_2_n_0\
    );
\r_input_coeffs[7][3][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(1),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][4][1]\,
      O => \r_input_coeffs[7][3][1]_i_1_n_0\
    );
\r_input_coeffs[7][3][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(2),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][4][2]\,
      O => \r_input_coeffs[7][3][2]_i_1_n_0\
    );
\r_input_coeffs[7][3][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(3),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][4][3]\,
      O => \r_input_coeffs[7][3][3]_i_1_n_0\
    );
\r_input_coeffs[7][3][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(4),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][4][4]\,
      O => \r_input_coeffs[7][3][4]_i_1_n_0\
    );
\r_input_coeffs[7][3][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(5),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][4][5]\,
      O => \r_input_coeffs[7][3][5]_i_1_n_0\
    );
\r_input_coeffs[7][3][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(6),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][4][6]\,
      O => \r_input_coeffs[7][3][6]_i_1_n_0\
    );
\r_input_coeffs[7][3][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(7),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][4][7]\,
      O => \r_input_coeffs[7][3][7]_i_1_n_0\
    );
\r_input_coeffs[7][3][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(8),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][4][8]\,
      O => \r_input_coeffs[7][3][8]_i_1_n_0\
    );
\r_input_coeffs[7][3][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      I1 => Q(9),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__2_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][4][9]\,
      O => \r_input_coeffs[7][3][9]_i_1_n_0\
    );
\r_input_coeffs[7][4][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(0),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][5][0]\,
      O => \r_input_coeffs[7][4][0]_i_1_n_0\
    );
\r_input_coeffs[7][4][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(10),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][5][10]\,
      O => \r_input_coeffs[7][4][10]_i_1_n_0\
    );
\r_input_coeffs[7][4][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(11),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][5][11]\,
      O => \r_input_coeffs[7][4][11]_i_1_n_0\
    );
\r_input_coeffs[7][4][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(12),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][5][12]\,
      O => \r_input_coeffs[7][4][12]_i_1_n_0\
    );
\r_input_coeffs[7][4][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(13),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][5][13]\,
      O => \r_input_coeffs[7][4][13]_i_1_n_0\
    );
\r_input_coeffs[7][4][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(14),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][5][14]\,
      O => \r_input_coeffs[7][4][14]_i_1_n_0\
    );
\r_input_coeffs[7][4][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(15),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][5][15]\,
      O => \r_input_coeffs[7][4][15]_i_1_n_0\
    );
\r_input_coeffs[7][4][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEAAAAAAAAAAAA"
    )
        port map (
      I0 => \r_input_coeffs[0][6][16]_i_3_n_0\,
      I1 => \r_curr_input_col_reg_n_0_[2]\,
      I2 => \r_curr_input_col_reg_n_0_[0]\,
      I3 => \r_curr_input_col_reg_n_0_[1]\,
      I4 => \r_curr_input_row_reg_n_0_[2]\,
      I5 => \r_input_coeffs[3][7][16]_i_2_n_0\,
      O => \r_input_coeffs[7][4][16]_i_1_n_0\
    );
\r_input_coeffs[7][4][16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(16),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][5][16]\,
      O => \r_input_coeffs[7][4][16]_i_2_n_0\
    );
\r_input_coeffs[7][4][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(1),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][5][1]\,
      O => \r_input_coeffs[7][4][1]_i_1_n_0\
    );
\r_input_coeffs[7][4][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(2),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][5][2]\,
      O => \r_input_coeffs[7][4][2]_i_1_n_0\
    );
\r_input_coeffs[7][4][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(3),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][5][3]\,
      O => \r_input_coeffs[7][4][3]_i_1_n_0\
    );
\r_input_coeffs[7][4][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(4),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][5][4]\,
      O => \r_input_coeffs[7][4][4]_i_1_n_0\
    );
\r_input_coeffs[7][4][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(5),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][5][5]\,
      O => \r_input_coeffs[7][4][5]_i_1_n_0\
    );
\r_input_coeffs[7][4][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(6),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][5][6]\,
      O => \r_input_coeffs[7][4][6]_i_1_n_0\
    );
\r_input_coeffs[7][4][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(7),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][5][7]\,
      O => \r_input_coeffs[7][4][7]_i_1_n_0\
    );
\r_input_coeffs[7][4][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(8),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][5][8]\,
      O => \r_input_coeffs[7][4][8]_i_1_n_0\
    );
\r_input_coeffs[7][4][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(9),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][5][9]\,
      O => \r_input_coeffs[7][4][9]_i_1_n_0\
    );
\r_input_coeffs[7][5][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(0),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][6][0]\,
      O => \r_input_coeffs[7][5][0]_i_1_n_0\
    );
\r_input_coeffs[7][5][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(10),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][6][10]\,
      O => \r_input_coeffs[7][5][10]_i_1_n_0\
    );
\r_input_coeffs[7][5][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(11),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][6][11]\,
      O => \r_input_coeffs[7][5][11]_i_1_n_0\
    );
\r_input_coeffs[7][5][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(12),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][6][12]\,
      O => \r_input_coeffs[7][5][12]_i_1_n_0\
    );
\r_input_coeffs[7][5][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(13),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][6][13]\,
      O => \r_input_coeffs[7][5][13]_i_1_n_0\
    );
\r_input_coeffs[7][5][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(14),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][6][14]\,
      O => \r_input_coeffs[7][5][14]_i_1_n_0\
    );
\r_input_coeffs[7][5][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(15),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][6][15]\,
      O => \r_input_coeffs[7][5][15]_i_1_n_0\
    );
\r_input_coeffs[7][5][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \r_input_coeffs[0][6][16]_i_3_n_0\,
      I1 => \r_curr_input_col_reg_n_0_[2]\,
      I2 => \r_curr_input_col_reg_n_0_[1]\,
      I3 => \r_curr_input_col_reg_n_0_[0]\,
      I4 => \r_curr_input_row_reg_n_0_[2]\,
      I5 => \r_input_coeffs[3][7][16]_i_2_n_0\,
      O => \r_input_coeffs[7][5][16]_i_1_n_0\
    );
\r_input_coeffs[7][5][16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(16),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][6][16]\,
      O => \r_input_coeffs[7][5][16]_i_2_n_0\
    );
\r_input_coeffs[7][5][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(1),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][6][1]\,
      O => \r_input_coeffs[7][5][1]_i_1_n_0\
    );
\r_input_coeffs[7][5][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(2),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][6][2]\,
      O => \r_input_coeffs[7][5][2]_i_1_n_0\
    );
\r_input_coeffs[7][5][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(3),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][6][3]\,
      O => \r_input_coeffs[7][5][3]_i_1_n_0\
    );
\r_input_coeffs[7][5][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(4),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][6][4]\,
      O => \r_input_coeffs[7][5][4]_i_1_n_0\
    );
\r_input_coeffs[7][5][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(5),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][6][5]\,
      O => \r_input_coeffs[7][5][5]_i_1_n_0\
    );
\r_input_coeffs[7][5][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(6),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][6][6]\,
      O => \r_input_coeffs[7][5][6]_i_1_n_0\
    );
\r_input_coeffs[7][5][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(7),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][6][7]\,
      O => \r_input_coeffs[7][5][7]_i_1_n_0\
    );
\r_input_coeffs[7][5][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(8),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][6][8]\,
      O => \r_input_coeffs[7][5][8]_i_1_n_0\
    );
\r_input_coeffs[7][5][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(9),
      I2 => \FSM_sequential_r_core_state_reg[1]_rep__3_n_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][6][9]\,
      O => \r_input_coeffs[7][5][9]_i_1_n_0\
    );
\r_input_coeffs[7][6][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(0),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][7][0]\,
      O => \r_input_coeffs[7][6][0]_i_1_n_0\
    );
\r_input_coeffs[7][6][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(10),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][7][10]\,
      O => \r_input_coeffs[7][6][10]_i_1_n_0\
    );
\r_input_coeffs[7][6][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(11),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][7][11]\,
      O => \r_input_coeffs[7][6][11]_i_1_n_0\
    );
\r_input_coeffs[7][6][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(12),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][7][12]\,
      O => \r_input_coeffs[7][6][12]_i_1_n_0\
    );
\r_input_coeffs[7][6][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(13),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][7][13]\,
      O => \r_input_coeffs[7][6][13]_i_1_n_0\
    );
\r_input_coeffs[7][6][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(14),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][7][14]\,
      O => \r_input_coeffs[7][6][14]_i_1_n_0\
    );
\r_input_coeffs[7][6][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(15),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][7][15]\,
      O => \r_input_coeffs[7][6][15]_i_1_n_0\
    );
\r_input_coeffs[7][6][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \r_input_coeffs[0][6][16]_i_3_n_0\,
      I1 => \r_curr_input_col_reg_n_0_[2]\,
      I2 => \r_curr_input_col_reg_n_0_[0]\,
      I3 => \r_curr_input_col_reg_n_0_[1]\,
      I4 => \r_curr_input_row_reg_n_0_[2]\,
      I5 => \r_input_coeffs[3][7][16]_i_2_n_0\,
      O => \r_input_coeffs[7][6][16]_i_1_n_0\
    );
\r_input_coeffs[7][6][16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(16),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][7][16]\,
      O => \r_input_coeffs[7][6][16]_i_2_n_0\
    );
\r_input_coeffs[7][6][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(1),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][7][1]\,
      O => \r_input_coeffs[7][6][1]_i_1_n_0\
    );
\r_input_coeffs[7][6][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(2),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][7][2]\,
      O => \r_input_coeffs[7][6][2]_i_1_n_0\
    );
\r_input_coeffs[7][6][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(3),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][7][3]\,
      O => \r_input_coeffs[7][6][3]_i_1_n_0\
    );
\r_input_coeffs[7][6][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(4),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][7][4]\,
      O => \r_input_coeffs[7][6][4]_i_1_n_0\
    );
\r_input_coeffs[7][6][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(5),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][7][5]\,
      O => \r_input_coeffs[7][6][5]_i_1_n_0\
    );
\r_input_coeffs[7][6][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(6),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][7][6]\,
      O => \r_input_coeffs[7][6][6]_i_1_n_0\
    );
\r_input_coeffs[7][6][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      I1 => Q(7),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][7][7]\,
      O => \r_input_coeffs[7][6][7]_i_1_n_0\
    );
\r_input_coeffs[7][6][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      I1 => Q(8),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][7][8]\,
      O => \r_input_coeffs[7][6][8]_i_1_n_0\
    );
\r_input_coeffs[7][6][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      I1 => Q(9),
      I2 => \^fsm_sequential_r_core_state_reg[1]_rep__0_0\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => \r_input_coeffs_reg_n_0_[7][7][9]\,
      O => \r_input_coeffs[7][6][9]_i_1_n_0\
    );
\r_input_coeffs[7][7][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \r_input_coeffs[0][7][16]_i_3_n_0\,
      I1 => \r_curr_input_row_reg_n_0_[2]\,
      I2 => \r_curr_input_col_reg_n_0_[2]\,
      I3 => \r_curr_input_col_reg_n_0_[0]\,
      I4 => \r_curr_input_col_reg_n_0_[1]\,
      I5 => \r_input_coeffs[3][7][16]_i_2_n_0\,
      O => \r_input_coeffs[7][7][16]_i_1_n_0\
    );
\r_input_coeffs_reg[0][0][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][0][16]_i_1_n_0\,
      D => r_input_coeffs1_in(0),
      Q => \r_input_coeffs_reg_n_0_[0][0][0]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][0][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][0][16]_i_1_n_0\,
      D => r_input_coeffs1_in(10),
      Q => \r_input_coeffs_reg_n_0_[0][0][10]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][0][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][0][16]_i_1_n_0\,
      D => r_input_coeffs1_in(11),
      Q => \r_input_coeffs_reg_n_0_[0][0][11]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][0][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][0][16]_i_1_n_0\,
      D => r_input_coeffs1_in(12),
      Q => \r_input_coeffs_reg_n_0_[0][0][12]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][0][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][0][16]_i_1_n_0\,
      D => r_input_coeffs1_in(13),
      Q => \r_input_coeffs_reg_n_0_[0][0][13]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][0][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][0][16]_i_1_n_0\,
      D => r_input_coeffs1_in(14),
      Q => \r_input_coeffs_reg_n_0_[0][0][14]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][0][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][0][16]_i_1_n_0\,
      D => r_input_coeffs1_in(15),
      Q => \r_input_coeffs_reg_n_0_[0][0][15]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][0][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][0][16]_i_1_n_0\,
      D => r_input_coeffs1_in(16),
      Q => \r_input_coeffs_reg_n_0_[0][0][16]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][0][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][0][16]_i_1_n_0\,
      D => r_input_coeffs1_in(1),
      Q => \r_input_coeffs_reg_n_0_[0][0][1]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][0][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][0][16]_i_1_n_0\,
      D => r_input_coeffs1_in(2),
      Q => \r_input_coeffs_reg_n_0_[0][0][2]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][0][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][0][16]_i_1_n_0\,
      D => r_input_coeffs1_in(3),
      Q => \r_input_coeffs_reg_n_0_[0][0][3]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][0][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][0][16]_i_1_n_0\,
      D => r_input_coeffs1_in(4),
      Q => \r_input_coeffs_reg_n_0_[0][0][4]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][0][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][0][16]_i_1_n_0\,
      D => r_input_coeffs1_in(5),
      Q => \r_input_coeffs_reg_n_0_[0][0][5]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][0][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][0][16]_i_1_n_0\,
      D => r_input_coeffs1_in(6),
      Q => \r_input_coeffs_reg_n_0_[0][0][6]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][0][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][0][16]_i_1_n_0\,
      D => r_input_coeffs1_in(7),
      Q => \r_input_coeffs_reg_n_0_[0][0][7]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][0][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][0][16]_i_1_n_0\,
      D => r_input_coeffs1_in(8),
      Q => \r_input_coeffs_reg_n_0_[0][0][8]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][0][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][0][16]_i_1_n_0\,
      D => r_input_coeffs1_in(9),
      Q => \r_input_coeffs_reg_n_0_[0][0][9]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][1][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][1][16]_i_1_n_0\,
      D => r_input_coeffs(0),
      Q => \r_input_coeffs_reg[0][1]_114\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][1][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][1][16]_i_1_n_0\,
      D => r_input_coeffs(10),
      Q => \r_input_coeffs_reg[0][1]_114\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][1][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][1][16]_i_1_n_0\,
      D => r_input_coeffs(11),
      Q => \r_input_coeffs_reg[0][1]_114\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][1][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][1][16]_i_1_n_0\,
      D => r_input_coeffs(12),
      Q => \r_input_coeffs_reg[0][1]_114\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][1][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][1][16]_i_1_n_0\,
      D => r_input_coeffs(13),
      Q => \r_input_coeffs_reg[0][1]_114\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][1][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][1][16]_i_1_n_0\,
      D => r_input_coeffs(14),
      Q => \r_input_coeffs_reg[0][1]_114\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][1][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][1][16]_i_1_n_0\,
      D => r_input_coeffs(15),
      Q => \r_input_coeffs_reg[0][1]_114\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][1][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][1][16]_i_1_n_0\,
      D => r_input_coeffs(16),
      Q => \r_input_coeffs_reg[0][1]_114\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][1][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][1][16]_i_1_n_0\,
      D => r_input_coeffs(1),
      Q => \r_input_coeffs_reg[0][1]_114\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][1][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][1][16]_i_1_n_0\,
      D => r_input_coeffs(2),
      Q => \r_input_coeffs_reg[0][1]_114\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][1][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][1][16]_i_1_n_0\,
      D => r_input_coeffs(3),
      Q => \r_input_coeffs_reg[0][1]_114\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][1][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][1][16]_i_1_n_0\,
      D => r_input_coeffs(4),
      Q => \r_input_coeffs_reg[0][1]_114\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][1][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][1][16]_i_1_n_0\,
      D => r_input_coeffs(5),
      Q => \r_input_coeffs_reg[0][1]_114\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][1][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][1][16]_i_1_n_0\,
      D => r_input_coeffs(6),
      Q => \r_input_coeffs_reg[0][1]_114\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][1][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][1][16]_i_1_n_0\,
      D => r_input_coeffs(7),
      Q => \r_input_coeffs_reg[0][1]_114\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][1][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][1][16]_i_1_n_0\,
      D => r_input_coeffs(8),
      Q => \r_input_coeffs_reg[0][1]_114\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][1][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][1][16]_i_1_n_0\,
      D => r_input_coeffs(9),
      Q => \r_input_coeffs_reg[0][1]_114\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][2][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][2][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][2]_113\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][2][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][2][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][2]_113\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][2][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][2][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][2]_113\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][2][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][2][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][2]_113\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][2][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][2][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][2]_113\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][2][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][2][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][2]_113\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][2][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][2][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][2]_113\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][2][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][2][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[0][2]_113\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][2][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][2][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][2]_113\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][2][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][2][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][2]_113\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][2][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][2][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][2]_113\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][2][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][2][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][2]_113\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][2][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][2][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][2]_113\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][2][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][2][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][2]_113\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][2][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][2][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][2]_113\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][2][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][2][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][2]_113\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][2][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][2][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][2]_113\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][3][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][3][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][3]_112\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][3][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][3][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][3]_112\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][3][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][3][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][3]_112\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][3][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][3][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][3]_112\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][3][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][3][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][3]_112\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][3][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][3][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][3]_112\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][3][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][3][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][3]_112\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][3][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][3][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[0][3]_112\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][3][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][3][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][3]_112\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][3][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][3][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][3]_112\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][3][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][3][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][3]_112\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][3][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][3][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][3]_112\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][3][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][3][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][3]_112\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][3][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][3][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][3]_112\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][3][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][3][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][3]_112\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][3][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][3][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][3]_112\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][3][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][3][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][3]_112\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][4][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][4][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][4]_111\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][4][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][4][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][4]_111\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][4][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][4][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][4]_111\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][4][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][4][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][4]_111\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][4][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][4][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][4]_111\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][4][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][4][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][4]_111\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][4][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][4][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][4]_111\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][4][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][4][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[0][4]_111\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][4][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][4][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][4]_111\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][4][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][4][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][4]_111\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][4][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][4][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][4]_111\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][4][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][4][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][4]_111\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][4][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][4][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][4]_111\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][4][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][4][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][4]_111\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][4][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][4][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][4]_111\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][4][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][4][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][4]_111\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][4][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][4][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][4]_111\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][5][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][5][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][5]_110\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][5][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][5][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][5]_110\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][5][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][5][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][5]_110\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][5][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][5][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][5]_110\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][5][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][5][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][5]_110\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][5][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][5][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][5]_110\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][5][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][5][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][5]_110\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][5][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][5][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[0][5]_110\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][5][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][5][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][5]_110\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][5][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][5][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][5]_110\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][5][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][5][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][5]_110\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][5][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][5][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][5]_110\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][5][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][5][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][5]_110\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][5][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][5][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][5]_110\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][5][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][5][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][5]_110\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][5][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][5][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][5]_110\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][5][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][5][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][5]_110\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][6][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][6][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][6]_109\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][6][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][6][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][6]_109\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][6][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][6][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][6]_109\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][6][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][6][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][6]_109\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][6][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][6][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][6]_109\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][6][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][6][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][6]_109\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][6][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][6][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][6]_109\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][6][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][6][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[0][6]_109\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][6][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][6][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][6]_109\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][6][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][6][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][6]_109\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][6][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][6][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][6]_109\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][6][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][6][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][6]_109\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][6][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][6][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][6]_109\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][6][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][6][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][6]_109\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][6][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][6][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][6]_109\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][6][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][6][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][6]_109\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][6][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][6][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][6]_109\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][7][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][7][16]_i_1_n_0\,
      D => D(0),
      Q => \r_input_coeffs_reg[0][7]_108\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][7][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][7][16]_i_1_n_0\,
      D => D(10),
      Q => \r_input_coeffs_reg[0][7]_108\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][7][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][7][16]_i_1_n_0\,
      D => D(11),
      Q => \r_input_coeffs_reg[0][7]_108\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][7][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][7][16]_i_1_n_0\,
      D => D(12),
      Q => \r_input_coeffs_reg[0][7]_108\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][7][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][7][16]_i_1_n_0\,
      D => D(13),
      Q => \r_input_coeffs_reg[0][7]_108\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][7][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][7][16]_i_1_n_0\,
      D => D(14),
      Q => \r_input_coeffs_reg[0][7]_108\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][7][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][7][16]_i_1_n_0\,
      D => D(15),
      Q => \r_input_coeffs_reg[0][7]_108\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][7][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][7][16]_i_1_n_0\,
      D => D(16),
      Q => \r_input_coeffs_reg[0][7]_108\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][7][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][7][16]_i_1_n_0\,
      D => D(1),
      Q => \r_input_coeffs_reg[0][7]_108\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][7][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][7][16]_i_1_n_0\,
      D => D(2),
      Q => \r_input_coeffs_reg[0][7]_108\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][7][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][7][16]_i_1_n_0\,
      D => D(3),
      Q => \r_input_coeffs_reg[0][7]_108\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][7][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][7][16]_i_1_n_0\,
      D => D(4),
      Q => \r_input_coeffs_reg[0][7]_108\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][7][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][7][16]_i_1_n_0\,
      D => D(5),
      Q => \r_input_coeffs_reg[0][7]_108\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][7][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][7][16]_i_1_n_0\,
      D => D(6),
      Q => \r_input_coeffs_reg[0][7]_108\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][7][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][7][16]_i_1_n_0\,
      D => D(7),
      Q => \r_input_coeffs_reg[0][7]_108\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][7][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][7][16]_i_1_n_0\,
      D => D(8),
      Q => \r_input_coeffs_reg[0][7]_108\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[0][7][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][7][16]_i_1_n_0\,
      D => D(9),
      Q => \r_input_coeffs_reg[0][7]_108\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][0][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][0][16]_i_1_n_0\,
      D => \r_input_coeffs[1][0][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[1][0][0]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][0][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][0][16]_i_1_n_0\,
      D => \r_input_coeffs[1][0][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[1][0][10]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][0][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][0][16]_i_1_n_0\,
      D => \r_input_coeffs[1][0][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[1][0][11]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][0][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][0][16]_i_1_n_0\,
      D => \r_input_coeffs[1][0][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[1][0][12]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][0][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][0][16]_i_1_n_0\,
      D => \r_input_coeffs[1][0][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[1][0][13]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][0][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][0][16]_i_1_n_0\,
      D => \r_input_coeffs[1][0][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[1][0][14]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][0][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][0][16]_i_1_n_0\,
      D => \r_input_coeffs[1][0][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[1][0][15]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][0][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][0][16]_i_1_n_0\,
      D => \r_input_coeffs[1][0][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg_n_0_[1][0][16]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][0][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][0][16]_i_1_n_0\,
      D => \r_input_coeffs[1][0][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[1][0][1]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][0][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][0][16]_i_1_n_0\,
      D => \r_input_coeffs[1][0][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[1][0][2]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][0][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][0][16]_i_1_n_0\,
      D => \r_input_coeffs[1][0][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[1][0][3]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][0][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][0][16]_i_1_n_0\,
      D => \r_input_coeffs[1][0][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[1][0][4]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][0][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][0][16]_i_1_n_0\,
      D => \r_input_coeffs[1][0][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[1][0][5]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][0][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][0][16]_i_1_n_0\,
      D => \r_input_coeffs[1][0][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[1][0][6]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][0][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][0][16]_i_1_n_0\,
      D => \r_input_coeffs[1][0][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[1][0][7]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][0][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][0][16]_i_1_n_0\,
      D => \r_input_coeffs[1][0][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[1][0][8]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][0][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][0][16]_i_1_n_0\,
      D => \r_input_coeffs[1][0][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[1][0][9]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][1][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][1][16]_i_1_n_0\,
      D => \r_input_coeffs[1][1][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][1]_121\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][1][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][1][16]_i_1_n_0\,
      D => \r_input_coeffs[1][1][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][1]_121\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][1][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][1][16]_i_1_n_0\,
      D => \r_input_coeffs[1][1][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][1]_121\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][1][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][1][16]_i_1_n_0\,
      D => \r_input_coeffs[1][1][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][1]_121\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][1][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][1][16]_i_1_n_0\,
      D => \r_input_coeffs[1][1][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][1]_121\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][1][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][1][16]_i_1_n_0\,
      D => \r_input_coeffs[1][1][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][1]_121\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][1][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][1][16]_i_1_n_0\,
      D => \r_input_coeffs[1][1][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][1]_121\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][1][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][1][16]_i_1_n_0\,
      D => \r_input_coeffs[1][1][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[1][1]_121\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][1][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][1][16]_i_1_n_0\,
      D => \r_input_coeffs[1][1][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][1]_121\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][1][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][1][16]_i_1_n_0\,
      D => \r_input_coeffs[1][1][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][1]_121\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][1][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][1][16]_i_1_n_0\,
      D => \r_input_coeffs[1][1][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][1]_121\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][1][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][1][16]_i_1_n_0\,
      D => \r_input_coeffs[1][1][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][1]_121\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][1][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][1][16]_i_1_n_0\,
      D => \r_input_coeffs[1][1][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][1]_121\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][1][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][1][16]_i_1_n_0\,
      D => \r_input_coeffs[1][1][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][1]_121\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][1][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][1][16]_i_1_n_0\,
      D => \r_input_coeffs[1][1][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][1]_121\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][1][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][1][16]_i_1_n_0\,
      D => \r_input_coeffs[1][1][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][1]_121\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][1][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][1][16]_i_1_n_0\,
      D => \r_input_coeffs[1][1][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][1]_121\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][2][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][2][16]_i_1_n_0\,
      D => \r_input_coeffs[1][2][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][2]_120\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][2][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][2][16]_i_1_n_0\,
      D => \r_input_coeffs[1][2][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][2]_120\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][2][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][2][16]_i_1_n_0\,
      D => \r_input_coeffs[1][2][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][2]_120\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][2][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][2][16]_i_1_n_0\,
      D => \r_input_coeffs[1][2][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][2]_120\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][2][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][2][16]_i_1_n_0\,
      D => \r_input_coeffs[1][2][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][2]_120\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][2][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][2][16]_i_1_n_0\,
      D => \r_input_coeffs[1][2][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][2]_120\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][2][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][2][16]_i_1_n_0\,
      D => \r_input_coeffs[1][2][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][2]_120\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][2][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][2][16]_i_1_n_0\,
      D => \r_input_coeffs[1][2][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[1][2]_120\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][2][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][2][16]_i_1_n_0\,
      D => \r_input_coeffs[1][2][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][2]_120\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][2][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][2][16]_i_1_n_0\,
      D => \r_input_coeffs[1][2][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][2]_120\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][2][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][2][16]_i_1_n_0\,
      D => \r_input_coeffs[1][2][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][2]_120\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][2][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][2][16]_i_1_n_0\,
      D => \r_input_coeffs[1][2][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][2]_120\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][2][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][2][16]_i_1_n_0\,
      D => \r_input_coeffs[1][2][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][2]_120\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][2][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][2][16]_i_1_n_0\,
      D => \r_input_coeffs[1][2][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][2]_120\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][2][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][2][16]_i_1_n_0\,
      D => \r_input_coeffs[1][2][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][2]_120\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][2][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][2][16]_i_1_n_0\,
      D => \r_input_coeffs[1][2][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][2]_120\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][2][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][2][16]_i_1_n_0\,
      D => \r_input_coeffs[1][2][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][2]_120\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][3][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][3][16]_i_1_n_0\,
      D => \r_input_coeffs[1][3][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][3]_119\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][3][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][3][16]_i_1_n_0\,
      D => \r_input_coeffs[1][3][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][3]_119\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][3][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][3][16]_i_1_n_0\,
      D => \r_input_coeffs[1][3][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][3]_119\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][3][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][3][16]_i_1_n_0\,
      D => \r_input_coeffs[1][3][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][3]_119\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][3][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][3][16]_i_1_n_0\,
      D => \r_input_coeffs[1][3][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][3]_119\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][3][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][3][16]_i_1_n_0\,
      D => \r_input_coeffs[1][3][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][3]_119\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][3][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][3][16]_i_1_n_0\,
      D => \r_input_coeffs[1][3][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][3]_119\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][3][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][3][16]_i_1_n_0\,
      D => \r_input_coeffs[1][3][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[1][3]_119\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][3][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][3][16]_i_1_n_0\,
      D => \r_input_coeffs[1][3][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][3]_119\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][3][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][3][16]_i_1_n_0\,
      D => \r_input_coeffs[1][3][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][3]_119\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][3][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][3][16]_i_1_n_0\,
      D => \r_input_coeffs[1][3][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][3]_119\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][3][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][3][16]_i_1_n_0\,
      D => \r_input_coeffs[1][3][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][3]_119\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][3][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][3][16]_i_1_n_0\,
      D => \r_input_coeffs[1][3][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][3]_119\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][3][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][3][16]_i_1_n_0\,
      D => \r_input_coeffs[1][3][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][3]_119\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][3][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][3][16]_i_1_n_0\,
      D => \r_input_coeffs[1][3][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][3]_119\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][3][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][3][16]_i_1_n_0\,
      D => \r_input_coeffs[1][3][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][3]_119\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][3][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][3][16]_i_1_n_0\,
      D => \r_input_coeffs[1][3][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][3]_119\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][4][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][4][16]_i_1_n_0\,
      D => \r_input_coeffs[1][4][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][4]_118\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][4][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][4][16]_i_1_n_0\,
      D => \r_input_coeffs[1][4][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][4]_118\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][4][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][4][16]_i_1_n_0\,
      D => \r_input_coeffs[1][4][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][4]_118\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][4][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][4][16]_i_1_n_0\,
      D => \r_input_coeffs[1][4][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][4]_118\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][4][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][4][16]_i_1_n_0\,
      D => \r_input_coeffs[1][4][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][4]_118\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][4][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][4][16]_i_1_n_0\,
      D => \r_input_coeffs[1][4][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][4]_118\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][4][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][4][16]_i_1_n_0\,
      D => \r_input_coeffs[1][4][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][4]_118\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][4][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][4][16]_i_1_n_0\,
      D => \r_input_coeffs[1][4][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[1][4]_118\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][4][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][4][16]_i_1_n_0\,
      D => \r_input_coeffs[1][4][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][4]_118\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][4][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][4][16]_i_1_n_0\,
      D => \r_input_coeffs[1][4][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][4]_118\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][4][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][4][16]_i_1_n_0\,
      D => \r_input_coeffs[1][4][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][4]_118\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][4][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][4][16]_i_1_n_0\,
      D => \r_input_coeffs[1][4][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][4]_118\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][4][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][4][16]_i_1_n_0\,
      D => \r_input_coeffs[1][4][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][4]_118\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][4][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][4][16]_i_1_n_0\,
      D => \r_input_coeffs[1][4][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][4]_118\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][4][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][4][16]_i_1_n_0\,
      D => \r_input_coeffs[1][4][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][4]_118\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][4][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][4][16]_i_1_n_0\,
      D => \r_input_coeffs[1][4][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][4]_118\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][4][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][4][16]_i_1_n_0\,
      D => \r_input_coeffs[1][4][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][4]_118\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][5][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][5][16]_i_1_n_0\,
      D => \r_input_coeffs[1][5][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][5]_117\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][5][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][5][16]_i_1_n_0\,
      D => \r_input_coeffs[1][5][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][5]_117\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][5][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][5][16]_i_1_n_0\,
      D => \r_input_coeffs[1][5][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][5]_117\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][5][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][5][16]_i_1_n_0\,
      D => \r_input_coeffs[1][5][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][5]_117\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][5][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][5][16]_i_1_n_0\,
      D => \r_input_coeffs[1][5][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][5]_117\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][5][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][5][16]_i_1_n_0\,
      D => \r_input_coeffs[1][5][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][5]_117\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][5][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][5][16]_i_1_n_0\,
      D => \r_input_coeffs[1][5][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][5]_117\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][5][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][5][16]_i_1_n_0\,
      D => \r_input_coeffs[1][5][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[1][5]_117\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][5][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][5][16]_i_1_n_0\,
      D => \r_input_coeffs[1][5][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][5]_117\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][5][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][5][16]_i_1_n_0\,
      D => \r_input_coeffs[1][5][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][5]_117\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][5][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][5][16]_i_1_n_0\,
      D => \r_input_coeffs[1][5][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][5]_117\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][5][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][5][16]_i_1_n_0\,
      D => \r_input_coeffs[1][5][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][5]_117\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][5][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][5][16]_i_1_n_0\,
      D => \r_input_coeffs[1][5][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][5]_117\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][5][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][5][16]_i_1_n_0\,
      D => \r_input_coeffs[1][5][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][5]_117\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][5][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][5][16]_i_1_n_0\,
      D => \r_input_coeffs[1][5][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][5]_117\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][5][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][5][16]_i_1_n_0\,
      D => \r_input_coeffs[1][5][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][5]_117\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][5][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][5][16]_i_1_n_0\,
      D => \r_input_coeffs[1][5][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][5]_117\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][6][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][6][16]_i_1_n_0\,
      D => \r_input_coeffs[1][6][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][6]_116\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][6][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][6][16]_i_1_n_0\,
      D => \r_input_coeffs[1][6][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][6]_116\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][6][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][6][16]_i_1_n_0\,
      D => \r_input_coeffs[1][6][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][6]_116\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][6][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][6][16]_i_1_n_0\,
      D => \r_input_coeffs[1][6][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][6]_116\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][6][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][6][16]_i_1_n_0\,
      D => \r_input_coeffs[1][6][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][6]_116\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][6][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][6][16]_i_1_n_0\,
      D => \r_input_coeffs[1][6][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][6]_116\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][6][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][6][16]_i_1_n_0\,
      D => \r_input_coeffs[1][6][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][6]_116\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][6][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][6][16]_i_1_n_0\,
      D => \r_input_coeffs[1][6][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[1][6]_116\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][6][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][6][16]_i_1_n_0\,
      D => \r_input_coeffs[1][6][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][6]_116\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][6][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][6][16]_i_1_n_0\,
      D => \r_input_coeffs[1][6][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][6]_116\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][6][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][6][16]_i_1_n_0\,
      D => \r_input_coeffs[1][6][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][6]_116\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][6][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][6][16]_i_1_n_0\,
      D => \r_input_coeffs[1][6][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][6]_116\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][6][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][6][16]_i_1_n_0\,
      D => \r_input_coeffs[1][6][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][6]_116\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][6][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][6][16]_i_1_n_0\,
      D => \r_input_coeffs[1][6][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][6]_116\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][6][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][6][16]_i_1_n_0\,
      D => \r_input_coeffs[1][6][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][6]_116\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][6][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][6][16]_i_1_n_0\,
      D => \r_input_coeffs[1][6][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][6]_116\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][6][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][6][16]_i_1_n_0\,
      D => \r_input_coeffs[1][6][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][6]_116\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][7][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][7][16]_i_1_n_0\,
      D => D(0),
      Q => \r_input_coeffs_reg[1][7]_115\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][7][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][7][16]_i_1_n_0\,
      D => D(10),
      Q => \r_input_coeffs_reg[1][7]_115\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][7][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][7][16]_i_1_n_0\,
      D => D(11),
      Q => \r_input_coeffs_reg[1][7]_115\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][7][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][7][16]_i_1_n_0\,
      D => D(12),
      Q => \r_input_coeffs_reg[1][7]_115\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][7][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][7][16]_i_1_n_0\,
      D => D(13),
      Q => \r_input_coeffs_reg[1][7]_115\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][7][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][7][16]_i_1_n_0\,
      D => D(14),
      Q => \r_input_coeffs_reg[1][7]_115\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][7][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][7][16]_i_1_n_0\,
      D => D(15),
      Q => \r_input_coeffs_reg[1][7]_115\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][7][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][7][16]_i_1_n_0\,
      D => D(16),
      Q => \r_input_coeffs_reg[1][7]_115\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][7][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][7][16]_i_1_n_0\,
      D => D(1),
      Q => \r_input_coeffs_reg[1][7]_115\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][7][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][7][16]_i_1_n_0\,
      D => D(2),
      Q => \r_input_coeffs_reg[1][7]_115\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][7][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][7][16]_i_1_n_0\,
      D => D(3),
      Q => \r_input_coeffs_reg[1][7]_115\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][7][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][7][16]_i_1_n_0\,
      D => D(4),
      Q => \r_input_coeffs_reg[1][7]_115\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][7][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][7][16]_i_1_n_0\,
      D => D(5),
      Q => \r_input_coeffs_reg[1][7]_115\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][7][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][7][16]_i_1_n_0\,
      D => D(6),
      Q => \r_input_coeffs_reg[1][7]_115\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][7][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][7][16]_i_1_n_0\,
      D => D(7),
      Q => \r_input_coeffs_reg[1][7]_115\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][7][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][7][16]_i_1_n_0\,
      D => D(8),
      Q => \r_input_coeffs_reg[1][7]_115\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[1][7][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][7][16]_i_1_n_0\,
      D => D(9),
      Q => \r_input_coeffs_reg[1][7]_115\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][0][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][0][16]_i_1_n_0\,
      D => \r_input_coeffs[2][0][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[2][0][0]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][0][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][0][16]_i_1_n_0\,
      D => \r_input_coeffs[2][0][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[2][0][10]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][0][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][0][16]_i_1_n_0\,
      D => \r_input_coeffs[2][0][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[2][0][11]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][0][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][0][16]_i_1_n_0\,
      D => \r_input_coeffs[2][0][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[2][0][12]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][0][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][0][16]_i_1_n_0\,
      D => \r_input_coeffs[2][0][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[2][0][13]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][0][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][0][16]_i_1_n_0\,
      D => \r_input_coeffs[2][0][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[2][0][14]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][0][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][0][16]_i_1_n_0\,
      D => \r_input_coeffs[2][0][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[2][0][15]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][0][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][0][16]_i_1_n_0\,
      D => \r_input_coeffs[2][0][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg_n_0_[2][0][16]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][0][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][0][16]_i_1_n_0\,
      D => \r_input_coeffs[2][0][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[2][0][1]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][0][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][0][16]_i_1_n_0\,
      D => \r_input_coeffs[2][0][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[2][0][2]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][0][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][0][16]_i_1_n_0\,
      D => \r_input_coeffs[2][0][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[2][0][3]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][0][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][0][16]_i_1_n_0\,
      D => \r_input_coeffs[2][0][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[2][0][4]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][0][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][0][16]_i_1_n_0\,
      D => \r_input_coeffs[2][0][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[2][0][5]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][0][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][0][16]_i_1_n_0\,
      D => \r_input_coeffs[2][0][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[2][0][6]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][0][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][0][16]_i_1_n_0\,
      D => \r_input_coeffs[2][0][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[2][0][7]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][0][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][0][16]_i_1_n_0\,
      D => \r_input_coeffs[2][0][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[2][0][8]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][0][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][0][16]_i_1_n_0\,
      D => \r_input_coeffs[2][0][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[2][0][9]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][1][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][1][16]_i_1_n_0\,
      D => \r_input_coeffs[2][1][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][1]_128\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][1][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][1][16]_i_1_n_0\,
      D => \r_input_coeffs[2][1][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][1]_128\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][1][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][1][16]_i_1_n_0\,
      D => \r_input_coeffs[2][1][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][1]_128\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][1][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][1][16]_i_1_n_0\,
      D => \r_input_coeffs[2][1][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][1]_128\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][1][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][1][16]_i_1_n_0\,
      D => \r_input_coeffs[2][1][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][1]_128\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][1][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][1][16]_i_1_n_0\,
      D => \r_input_coeffs[2][1][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][1]_128\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][1][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][1][16]_i_1_n_0\,
      D => \r_input_coeffs[2][1][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][1]_128\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][1][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][1][16]_i_1_n_0\,
      D => \r_input_coeffs[2][1][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[2][1]_128\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][1][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][1][16]_i_1_n_0\,
      D => \r_input_coeffs[2][1][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][1]_128\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][1][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][1][16]_i_1_n_0\,
      D => \r_input_coeffs[2][1][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][1]_128\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][1][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][1][16]_i_1_n_0\,
      D => \r_input_coeffs[2][1][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][1]_128\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][1][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][1][16]_i_1_n_0\,
      D => \r_input_coeffs[2][1][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][1]_128\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][1][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][1][16]_i_1_n_0\,
      D => \r_input_coeffs[2][1][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][1]_128\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][1][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][1][16]_i_1_n_0\,
      D => \r_input_coeffs[2][1][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][1]_128\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][1][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][1][16]_i_1_n_0\,
      D => \r_input_coeffs[2][1][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][1]_128\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][1][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][1][16]_i_1_n_0\,
      D => \r_input_coeffs[2][1][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][1]_128\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][1][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][1][16]_i_1_n_0\,
      D => \r_input_coeffs[2][1][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][1]_128\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][2][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][2][16]_i_1_n_0\,
      D => \r_input_coeffs[2][2][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][2]_127\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][2][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][2][16]_i_1_n_0\,
      D => \r_input_coeffs[2][2][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][2]_127\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][2][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][2][16]_i_1_n_0\,
      D => \r_input_coeffs[2][2][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][2]_127\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][2][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][2][16]_i_1_n_0\,
      D => \r_input_coeffs[2][2][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][2]_127\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][2][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][2][16]_i_1_n_0\,
      D => \r_input_coeffs[2][2][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][2]_127\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][2][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][2][16]_i_1_n_0\,
      D => \r_input_coeffs[2][2][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][2]_127\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][2][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][2][16]_i_1_n_0\,
      D => \r_input_coeffs[2][2][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][2]_127\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][2][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][2][16]_i_1_n_0\,
      D => \r_input_coeffs[2][2][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[2][2]_127\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][2][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][2][16]_i_1_n_0\,
      D => \r_input_coeffs[2][2][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][2]_127\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][2][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][2][16]_i_1_n_0\,
      D => \r_input_coeffs[2][2][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][2]_127\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][2][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][2][16]_i_1_n_0\,
      D => \r_input_coeffs[2][2][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][2]_127\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][2][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][2][16]_i_1_n_0\,
      D => \r_input_coeffs[2][2][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][2]_127\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][2][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][2][16]_i_1_n_0\,
      D => \r_input_coeffs[2][2][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][2]_127\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][2][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][2][16]_i_1_n_0\,
      D => \r_input_coeffs[2][2][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][2]_127\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][2][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][2][16]_i_1_n_0\,
      D => \r_input_coeffs[2][2][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][2]_127\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][2][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][2][16]_i_1_n_0\,
      D => \r_input_coeffs[2][2][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][2]_127\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][2][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][2][16]_i_1_n_0\,
      D => \r_input_coeffs[2][2][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][2]_127\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][3][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][3][16]_i_1_n_0\,
      D => \r_input_coeffs[2][3][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][3]_126\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][3][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][3][16]_i_1_n_0\,
      D => \r_input_coeffs[2][3][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][3]_126\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][3][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][3][16]_i_1_n_0\,
      D => \r_input_coeffs[2][3][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][3]_126\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][3][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][3][16]_i_1_n_0\,
      D => \r_input_coeffs[2][3][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][3]_126\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][3][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][3][16]_i_1_n_0\,
      D => \r_input_coeffs[2][3][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][3]_126\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][3][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][3][16]_i_1_n_0\,
      D => \r_input_coeffs[2][3][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][3]_126\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][3][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][3][16]_i_1_n_0\,
      D => \r_input_coeffs[2][3][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][3]_126\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][3][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][3][16]_i_1_n_0\,
      D => \r_input_coeffs[2][3][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[2][3]_126\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][3][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][3][16]_i_1_n_0\,
      D => \r_input_coeffs[2][3][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][3]_126\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][3][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][3][16]_i_1_n_0\,
      D => \r_input_coeffs[2][3][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][3]_126\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][3][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][3][16]_i_1_n_0\,
      D => \r_input_coeffs[2][3][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][3]_126\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][3][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][3][16]_i_1_n_0\,
      D => \r_input_coeffs[2][3][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][3]_126\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][3][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][3][16]_i_1_n_0\,
      D => \r_input_coeffs[2][3][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][3]_126\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][3][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][3][16]_i_1_n_0\,
      D => \r_input_coeffs[2][3][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][3]_126\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][3][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][3][16]_i_1_n_0\,
      D => \r_input_coeffs[2][3][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][3]_126\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][3][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][3][16]_i_1_n_0\,
      D => \r_input_coeffs[2][3][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][3]_126\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][3][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][3][16]_i_1_n_0\,
      D => \r_input_coeffs[2][3][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][3]_126\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][4][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][4][16]_i_1_n_0\,
      D => \r_input_coeffs[2][4][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][4]_125\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][4][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][4][16]_i_1_n_0\,
      D => \r_input_coeffs[2][4][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][4]_125\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][4][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][4][16]_i_1_n_0\,
      D => \r_input_coeffs[2][4][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][4]_125\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][4][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][4][16]_i_1_n_0\,
      D => \r_input_coeffs[2][4][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][4]_125\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][4][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][4][16]_i_1_n_0\,
      D => \r_input_coeffs[2][4][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][4]_125\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][4][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][4][16]_i_1_n_0\,
      D => \r_input_coeffs[2][4][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][4]_125\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][4][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][4][16]_i_1_n_0\,
      D => \r_input_coeffs[2][4][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][4]_125\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][4][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][4][16]_i_1_n_0\,
      D => \r_input_coeffs[2][4][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[2][4]_125\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][4][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][4][16]_i_1_n_0\,
      D => \r_input_coeffs[2][4][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][4]_125\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][4][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][4][16]_i_1_n_0\,
      D => \r_input_coeffs[2][4][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][4]_125\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][4][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][4][16]_i_1_n_0\,
      D => \r_input_coeffs[2][4][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][4]_125\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][4][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][4][16]_i_1_n_0\,
      D => \r_input_coeffs[2][4][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][4]_125\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][4][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][4][16]_i_1_n_0\,
      D => \r_input_coeffs[2][4][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][4]_125\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][4][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][4][16]_i_1_n_0\,
      D => \r_input_coeffs[2][4][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][4]_125\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][4][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][4][16]_i_1_n_0\,
      D => \r_input_coeffs[2][4][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][4]_125\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][4][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][4][16]_i_1_n_0\,
      D => \r_input_coeffs[2][4][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][4]_125\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][4][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][4][16]_i_1_n_0\,
      D => \r_input_coeffs[2][4][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][4]_125\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][5][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][5][16]_i_1_n_0\,
      D => \r_input_coeffs[2][5][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][5]_124\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][5][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][5][16]_i_1_n_0\,
      D => \r_input_coeffs[2][5][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][5]_124\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][5][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][5][16]_i_1_n_0\,
      D => \r_input_coeffs[2][5][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][5]_124\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][5][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][5][16]_i_1_n_0\,
      D => \r_input_coeffs[2][5][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][5]_124\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][5][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][5][16]_i_1_n_0\,
      D => \r_input_coeffs[2][5][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][5]_124\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][5][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][5][16]_i_1_n_0\,
      D => \r_input_coeffs[2][5][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][5]_124\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][5][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][5][16]_i_1_n_0\,
      D => \r_input_coeffs[2][5][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][5]_124\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][5][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][5][16]_i_1_n_0\,
      D => \r_input_coeffs[2][5][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[2][5]_124\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][5][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][5][16]_i_1_n_0\,
      D => \r_input_coeffs[2][5][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][5]_124\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][5][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][5][16]_i_1_n_0\,
      D => \r_input_coeffs[2][5][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][5]_124\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][5][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][5][16]_i_1_n_0\,
      D => \r_input_coeffs[2][5][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][5]_124\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][5][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][5][16]_i_1_n_0\,
      D => \r_input_coeffs[2][5][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][5]_124\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][5][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][5][16]_i_1_n_0\,
      D => \r_input_coeffs[2][5][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][5]_124\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][5][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][5][16]_i_1_n_0\,
      D => \r_input_coeffs[2][5][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][5]_124\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][5][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][5][16]_i_1_n_0\,
      D => \r_input_coeffs[2][5][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][5]_124\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][5][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][5][16]_i_1_n_0\,
      D => \r_input_coeffs[2][5][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][5]_124\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][5][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][5][16]_i_1_n_0\,
      D => \r_input_coeffs[2][5][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][5]_124\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][6][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][6][16]_i_1_n_0\,
      D => \r_input_coeffs[2][6][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][6]_123\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][6][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][6][16]_i_1_n_0\,
      D => \r_input_coeffs[2][6][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][6]_123\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][6][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][6][16]_i_1_n_0\,
      D => \r_input_coeffs[2][6][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][6]_123\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][6][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][6][16]_i_1_n_0\,
      D => \r_input_coeffs[2][6][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][6]_123\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][6][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][6][16]_i_1_n_0\,
      D => \r_input_coeffs[2][6][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][6]_123\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][6][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][6][16]_i_1_n_0\,
      D => \r_input_coeffs[2][6][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][6]_123\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][6][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][6][16]_i_1_n_0\,
      D => \r_input_coeffs[2][6][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][6]_123\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][6][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][6][16]_i_1_n_0\,
      D => \r_input_coeffs[2][6][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[2][6]_123\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][6][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][6][16]_i_1_n_0\,
      D => \r_input_coeffs[2][6][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][6]_123\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][6][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][6][16]_i_1_n_0\,
      D => \r_input_coeffs[2][6][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][6]_123\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][6][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][6][16]_i_1_n_0\,
      D => \r_input_coeffs[2][6][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][6]_123\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][6][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][6][16]_i_1_n_0\,
      D => \r_input_coeffs[2][6][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][6]_123\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][6][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][6][16]_i_1_n_0\,
      D => \r_input_coeffs[2][6][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][6]_123\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][6][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][6][16]_i_1_n_0\,
      D => \r_input_coeffs[2][6][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][6]_123\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][6][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][6][16]_i_1_n_0\,
      D => \r_input_coeffs[2][6][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][6]_123\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][6][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][6][16]_i_1_n_0\,
      D => \r_input_coeffs[2][6][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][6]_123\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][6][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][6][16]_i_1_n_0\,
      D => \r_input_coeffs[2][6][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][6]_123\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][7][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][7][16]_i_1_n_0\,
      D => D(0),
      Q => \r_input_coeffs_reg[2][7]_122\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][7][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][7][16]_i_1_n_0\,
      D => D(10),
      Q => \r_input_coeffs_reg[2][7]_122\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][7][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][7][16]_i_1_n_0\,
      D => D(11),
      Q => \r_input_coeffs_reg[2][7]_122\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][7][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][7][16]_i_1_n_0\,
      D => D(12),
      Q => \r_input_coeffs_reg[2][7]_122\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][7][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][7][16]_i_1_n_0\,
      D => D(13),
      Q => \r_input_coeffs_reg[2][7]_122\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][7][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][7][16]_i_1_n_0\,
      D => D(14),
      Q => \r_input_coeffs_reg[2][7]_122\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][7][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][7][16]_i_1_n_0\,
      D => D(15),
      Q => \r_input_coeffs_reg[2][7]_122\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][7][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][7][16]_i_1_n_0\,
      D => D(16),
      Q => \r_input_coeffs_reg[2][7]_122\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][7][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][7][16]_i_1_n_0\,
      D => D(1),
      Q => \r_input_coeffs_reg[2][7]_122\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][7][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][7][16]_i_1_n_0\,
      D => D(2),
      Q => \r_input_coeffs_reg[2][7]_122\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][7][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][7][16]_i_1_n_0\,
      D => D(3),
      Q => \r_input_coeffs_reg[2][7]_122\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][7][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][7][16]_i_1_n_0\,
      D => D(4),
      Q => \r_input_coeffs_reg[2][7]_122\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][7][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][7][16]_i_1_n_0\,
      D => D(5),
      Q => \r_input_coeffs_reg[2][7]_122\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][7][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][7][16]_i_1_n_0\,
      D => D(6),
      Q => \r_input_coeffs_reg[2][7]_122\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][7][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][7][16]_i_1_n_0\,
      D => D(7),
      Q => \r_input_coeffs_reg[2][7]_122\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][7][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][7][16]_i_1_n_0\,
      D => D(8),
      Q => \r_input_coeffs_reg[2][7]_122\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[2][7][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][7][16]_i_1_n_0\,
      D => D(9),
      Q => \r_input_coeffs_reg[2][7]_122\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][0][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][0][16]_i_1_n_0\,
      D => \r_input_coeffs[3][0][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[3][0][0]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][0][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][0][16]_i_1_n_0\,
      D => \r_input_coeffs[3][0][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[3][0][10]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][0][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][0][16]_i_1_n_0\,
      D => \r_input_coeffs[3][0][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[3][0][11]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][0][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][0][16]_i_1_n_0\,
      D => \r_input_coeffs[3][0][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[3][0][12]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][0][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][0][16]_i_1_n_0\,
      D => \r_input_coeffs[3][0][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[3][0][13]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][0][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][0][16]_i_1_n_0\,
      D => \r_input_coeffs[3][0][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[3][0][14]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][0][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][0][16]_i_1_n_0\,
      D => \r_input_coeffs[3][0][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[3][0][15]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][0][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][0][16]_i_1_n_0\,
      D => \r_input_coeffs[3][0][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg_n_0_[3][0][16]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][0][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][0][16]_i_1_n_0\,
      D => \r_input_coeffs[3][0][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[3][0][1]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][0][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][0][16]_i_1_n_0\,
      D => \r_input_coeffs[3][0][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[3][0][2]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][0][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][0][16]_i_1_n_0\,
      D => \r_input_coeffs[3][0][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[3][0][3]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][0][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][0][16]_i_1_n_0\,
      D => \r_input_coeffs[3][0][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[3][0][4]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][0][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][0][16]_i_1_n_0\,
      D => \r_input_coeffs[3][0][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[3][0][5]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][0][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][0][16]_i_1_n_0\,
      D => \r_input_coeffs[3][0][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[3][0][6]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][0][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][0][16]_i_1_n_0\,
      D => \r_input_coeffs[3][0][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[3][0][7]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][0][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][0][16]_i_1_n_0\,
      D => \r_input_coeffs[3][0][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[3][0][8]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][0][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][0][16]_i_1_n_0\,
      D => \r_input_coeffs[3][0][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[3][0][9]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][1][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][1][16]_i_1_n_0\,
      D => \r_input_coeffs[3][1][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][1]_135\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][1][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][1][16]_i_1_n_0\,
      D => \r_input_coeffs[3][1][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][1]_135\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][1][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][1][16]_i_1_n_0\,
      D => \r_input_coeffs[3][1][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][1]_135\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][1][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][1][16]_i_1_n_0\,
      D => \r_input_coeffs[3][1][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][1]_135\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][1][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][1][16]_i_1_n_0\,
      D => \r_input_coeffs[3][1][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][1]_135\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][1][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][1][16]_i_1_n_0\,
      D => \r_input_coeffs[3][1][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][1]_135\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][1][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][1][16]_i_1_n_0\,
      D => \r_input_coeffs[3][1][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][1]_135\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][1][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][1][16]_i_1_n_0\,
      D => \r_input_coeffs[3][1][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[3][1]_135\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][1][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][1][16]_i_1_n_0\,
      D => \r_input_coeffs[3][1][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][1]_135\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][1][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][1][16]_i_1_n_0\,
      D => \r_input_coeffs[3][1][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][1]_135\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][1][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][1][16]_i_1_n_0\,
      D => \r_input_coeffs[3][1][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][1]_135\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][1][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][1][16]_i_1_n_0\,
      D => \r_input_coeffs[3][1][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][1]_135\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][1][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][1][16]_i_1_n_0\,
      D => \r_input_coeffs[3][1][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][1]_135\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][1][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][1][16]_i_1_n_0\,
      D => \r_input_coeffs[3][1][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][1]_135\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][1][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][1][16]_i_1_n_0\,
      D => \r_input_coeffs[3][1][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][1]_135\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][1][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][1][16]_i_1_n_0\,
      D => \r_input_coeffs[3][1][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][1]_135\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][1][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][1][16]_i_1_n_0\,
      D => \r_input_coeffs[3][1][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][1]_135\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][2][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][2][16]_i_1_n_0\,
      D => \r_input_coeffs[3][2][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][2]_134\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][2][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][2][16]_i_1_n_0\,
      D => \r_input_coeffs[3][2][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][2]_134\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][2][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][2][16]_i_1_n_0\,
      D => \r_input_coeffs[3][2][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][2]_134\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][2][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][2][16]_i_1_n_0\,
      D => \r_input_coeffs[3][2][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][2]_134\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][2][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][2][16]_i_1_n_0\,
      D => \r_input_coeffs[3][2][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][2]_134\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][2][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][2][16]_i_1_n_0\,
      D => \r_input_coeffs[3][2][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][2]_134\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][2][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][2][16]_i_1_n_0\,
      D => \r_input_coeffs[3][2][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][2]_134\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][2][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][2][16]_i_1_n_0\,
      D => \r_input_coeffs[3][2][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[3][2]_134\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][2][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][2][16]_i_1_n_0\,
      D => \r_input_coeffs[3][2][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][2]_134\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][2][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][2][16]_i_1_n_0\,
      D => \r_input_coeffs[3][2][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][2]_134\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][2][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][2][16]_i_1_n_0\,
      D => \r_input_coeffs[3][2][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][2]_134\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][2][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][2][16]_i_1_n_0\,
      D => \r_input_coeffs[3][2][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][2]_134\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][2][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][2][16]_i_1_n_0\,
      D => \r_input_coeffs[3][2][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][2]_134\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][2][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][2][16]_i_1_n_0\,
      D => \r_input_coeffs[3][2][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][2]_134\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][2][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][2][16]_i_1_n_0\,
      D => \r_input_coeffs[3][2][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][2]_134\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][2][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][2][16]_i_1_n_0\,
      D => \r_input_coeffs[3][2][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][2]_134\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][2][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][2][16]_i_1_n_0\,
      D => \r_input_coeffs[3][2][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][2]_134\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][3][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][3][16]_i_1_n_0\,
      D => \r_input_coeffs[3][3][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][3]_133\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][3][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][3][16]_i_1_n_0\,
      D => \r_input_coeffs[3][3][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][3]_133\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][3][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][3][16]_i_1_n_0\,
      D => \r_input_coeffs[3][3][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][3]_133\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][3][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][3][16]_i_1_n_0\,
      D => \r_input_coeffs[3][3][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][3]_133\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][3][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][3][16]_i_1_n_0\,
      D => \r_input_coeffs[3][3][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][3]_133\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][3][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][3][16]_i_1_n_0\,
      D => \r_input_coeffs[3][3][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][3]_133\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][3][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][3][16]_i_1_n_0\,
      D => \r_input_coeffs[3][3][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][3]_133\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][3][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][3][16]_i_1_n_0\,
      D => \r_input_coeffs[3][3][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[3][3]_133\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][3][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][3][16]_i_1_n_0\,
      D => \r_input_coeffs[3][3][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][3]_133\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][3][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][3][16]_i_1_n_0\,
      D => \r_input_coeffs[3][3][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][3]_133\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][3][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][3][16]_i_1_n_0\,
      D => \r_input_coeffs[3][3][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][3]_133\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][3][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][3][16]_i_1_n_0\,
      D => \r_input_coeffs[3][3][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][3]_133\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][3][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][3][16]_i_1_n_0\,
      D => \r_input_coeffs[3][3][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][3]_133\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][3][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][3][16]_i_1_n_0\,
      D => \r_input_coeffs[3][3][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][3]_133\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][3][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][3][16]_i_1_n_0\,
      D => \r_input_coeffs[3][3][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][3]_133\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][3][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][3][16]_i_1_n_0\,
      D => \r_input_coeffs[3][3][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][3]_133\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][3][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][3][16]_i_1_n_0\,
      D => \r_input_coeffs[3][3][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][3]_133\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][4][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][4][16]_i_1_n_0\,
      D => \r_input_coeffs[3][4][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][4]_132\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][4][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][4][16]_i_1_n_0\,
      D => \r_input_coeffs[3][4][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][4]_132\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][4][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][4][16]_i_1_n_0\,
      D => \r_input_coeffs[3][4][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][4]_132\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][4][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][4][16]_i_1_n_0\,
      D => \r_input_coeffs[3][4][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][4]_132\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][4][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][4][16]_i_1_n_0\,
      D => \r_input_coeffs[3][4][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][4]_132\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][4][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][4][16]_i_1_n_0\,
      D => \r_input_coeffs[3][4][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][4]_132\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][4][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][4][16]_i_1_n_0\,
      D => \r_input_coeffs[3][4][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][4]_132\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][4][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][4][16]_i_1_n_0\,
      D => \r_input_coeffs[3][4][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[3][4]_132\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][4][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][4][16]_i_1_n_0\,
      D => \r_input_coeffs[3][4][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][4]_132\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][4][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][4][16]_i_1_n_0\,
      D => \r_input_coeffs[3][4][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][4]_132\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][4][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][4][16]_i_1_n_0\,
      D => \r_input_coeffs[3][4][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][4]_132\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][4][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][4][16]_i_1_n_0\,
      D => \r_input_coeffs[3][4][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][4]_132\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][4][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][4][16]_i_1_n_0\,
      D => \r_input_coeffs[3][4][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][4]_132\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][4][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][4][16]_i_1_n_0\,
      D => \r_input_coeffs[3][4][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][4]_132\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][4][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][4][16]_i_1_n_0\,
      D => \r_input_coeffs[3][4][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][4]_132\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][4][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][4][16]_i_1_n_0\,
      D => \r_input_coeffs[3][4][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][4]_132\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][4][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][4][16]_i_1_n_0\,
      D => \r_input_coeffs[3][4][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][4]_132\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][5][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][5][16]_i_1_n_0\,
      D => \r_input_coeffs[3][5][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][5]_131\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][5][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][5][16]_i_1_n_0\,
      D => \r_input_coeffs[3][5][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][5]_131\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][5][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][5][16]_i_1_n_0\,
      D => \r_input_coeffs[3][5][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][5]_131\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][5][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][5][16]_i_1_n_0\,
      D => \r_input_coeffs[3][5][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][5]_131\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][5][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][5][16]_i_1_n_0\,
      D => \r_input_coeffs[3][5][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][5]_131\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][5][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][5][16]_i_1_n_0\,
      D => \r_input_coeffs[3][5][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][5]_131\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][5][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][5][16]_i_1_n_0\,
      D => \r_input_coeffs[3][5][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][5]_131\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][5][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][5][16]_i_1_n_0\,
      D => \r_input_coeffs[3][5][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[3][5]_131\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][5][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][5][16]_i_1_n_0\,
      D => \r_input_coeffs[3][5][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][5]_131\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][5][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][5][16]_i_1_n_0\,
      D => \r_input_coeffs[3][5][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][5]_131\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][5][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][5][16]_i_1_n_0\,
      D => \r_input_coeffs[3][5][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][5]_131\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][5][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][5][16]_i_1_n_0\,
      D => \r_input_coeffs[3][5][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][5]_131\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][5][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][5][16]_i_1_n_0\,
      D => \r_input_coeffs[3][5][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][5]_131\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][5][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][5][16]_i_1_n_0\,
      D => \r_input_coeffs[3][5][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][5]_131\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][5][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][5][16]_i_1_n_0\,
      D => \r_input_coeffs[3][5][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][5]_131\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][5][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][5][16]_i_1_n_0\,
      D => \r_input_coeffs[3][5][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][5]_131\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][5][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][5][16]_i_1_n_0\,
      D => \r_input_coeffs[3][5][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][5]_131\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][6][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][6][16]_i_1_n_0\,
      D => \r_input_coeffs[3][6][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][6]_130\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][6][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][6][16]_i_1_n_0\,
      D => \r_input_coeffs[3][6][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][6]_130\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][6][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][6][16]_i_1_n_0\,
      D => \r_input_coeffs[3][6][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][6]_130\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][6][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][6][16]_i_1_n_0\,
      D => \r_input_coeffs[3][6][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][6]_130\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][6][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][6][16]_i_1_n_0\,
      D => \r_input_coeffs[3][6][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][6]_130\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][6][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][6][16]_i_1_n_0\,
      D => \r_input_coeffs[3][6][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][6]_130\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][6][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][6][16]_i_1_n_0\,
      D => \r_input_coeffs[3][6][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][6]_130\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][6][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][6][16]_i_1_n_0\,
      D => \r_input_coeffs[3][6][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[3][6]_130\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][6][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][6][16]_i_1_n_0\,
      D => \r_input_coeffs[3][6][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][6]_130\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][6][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][6][16]_i_1_n_0\,
      D => \r_input_coeffs[3][6][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][6]_130\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][6][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][6][16]_i_1_n_0\,
      D => \r_input_coeffs[3][6][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][6]_130\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][6][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][6][16]_i_1_n_0\,
      D => \r_input_coeffs[3][6][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][6]_130\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][6][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][6][16]_i_1_n_0\,
      D => \r_input_coeffs[3][6][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][6]_130\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][6][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][6][16]_i_1_n_0\,
      D => \r_input_coeffs[3][6][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][6]_130\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][6][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][6][16]_i_1_n_0\,
      D => \r_input_coeffs[3][6][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][6]_130\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][6][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][6][16]_i_1_n_0\,
      D => \r_input_coeffs[3][6][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][6]_130\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][6][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][6][16]_i_1_n_0\,
      D => \r_input_coeffs[3][6][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][6]_130\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][7][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][7][16]_i_1_n_0\,
      D => D(0),
      Q => \r_input_coeffs_reg[3][7]_129\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][7][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][7][16]_i_1_n_0\,
      D => D(10),
      Q => \r_input_coeffs_reg[3][7]_129\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][7][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][7][16]_i_1_n_0\,
      D => D(11),
      Q => \r_input_coeffs_reg[3][7]_129\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][7][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][7][16]_i_1_n_0\,
      D => D(12),
      Q => \r_input_coeffs_reg[3][7]_129\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][7][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][7][16]_i_1_n_0\,
      D => D(13),
      Q => \r_input_coeffs_reg[3][7]_129\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][7][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][7][16]_i_1_n_0\,
      D => D(14),
      Q => \r_input_coeffs_reg[3][7]_129\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][7][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][7][16]_i_1_n_0\,
      D => D(15),
      Q => \r_input_coeffs_reg[3][7]_129\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][7][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][7][16]_i_1_n_0\,
      D => D(16),
      Q => \r_input_coeffs_reg[3][7]_129\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][7][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][7][16]_i_1_n_0\,
      D => D(1),
      Q => \r_input_coeffs_reg[3][7]_129\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][7][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][7][16]_i_1_n_0\,
      D => D(2),
      Q => \r_input_coeffs_reg[3][7]_129\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][7][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][7][16]_i_1_n_0\,
      D => D(3),
      Q => \r_input_coeffs_reg[3][7]_129\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][7][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][7][16]_i_1_n_0\,
      D => D(4),
      Q => \r_input_coeffs_reg[3][7]_129\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][7][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][7][16]_i_1_n_0\,
      D => D(5),
      Q => \r_input_coeffs_reg[3][7]_129\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][7][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][7][16]_i_1_n_0\,
      D => D(6),
      Q => \r_input_coeffs_reg[3][7]_129\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][7][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][7][16]_i_1_n_0\,
      D => D(7),
      Q => \r_input_coeffs_reg[3][7]_129\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][7][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][7][16]_i_1_n_0\,
      D => D(8),
      Q => \r_input_coeffs_reg[3][7]_129\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[3][7][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][7][16]_i_1_n_0\,
      D => D(9),
      Q => \r_input_coeffs_reg[3][7]_129\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][0][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][0][16]_i_1_n_0\,
      D => \r_input_coeffs[4][0][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[4][0][0]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][0][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][0][16]_i_1_n_0\,
      D => \r_input_coeffs[4][0][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[4][0][10]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][0][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][0][16]_i_1_n_0\,
      D => \r_input_coeffs[4][0][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[4][0][11]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][0][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][0][16]_i_1_n_0\,
      D => \r_input_coeffs[4][0][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[4][0][12]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][0][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][0][16]_i_1_n_0\,
      D => \r_input_coeffs[4][0][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[4][0][13]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][0][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][0][16]_i_1_n_0\,
      D => \r_input_coeffs[4][0][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[4][0][14]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][0][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][0][16]_i_1_n_0\,
      D => \r_input_coeffs[4][0][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[4][0][15]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][0][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][0][16]_i_1_n_0\,
      D => \r_input_coeffs[4][0][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg_n_0_[4][0][16]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][0][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][0][16]_i_1_n_0\,
      D => \r_input_coeffs[4][0][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[4][0][1]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][0][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][0][16]_i_1_n_0\,
      D => \r_input_coeffs[4][0][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[4][0][2]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][0][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][0][16]_i_1_n_0\,
      D => \r_input_coeffs[4][0][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[4][0][3]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][0][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][0][16]_i_1_n_0\,
      D => \r_input_coeffs[4][0][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[4][0][4]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][0][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][0][16]_i_1_n_0\,
      D => \r_input_coeffs[4][0][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[4][0][5]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][0][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][0][16]_i_1_n_0\,
      D => \r_input_coeffs[4][0][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[4][0][6]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][0][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][0][16]_i_1_n_0\,
      D => \r_input_coeffs[4][0][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[4][0][7]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][0][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][0][16]_i_1_n_0\,
      D => \r_input_coeffs[4][0][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[4][0][8]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][0][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][0][16]_i_1_n_0\,
      D => \r_input_coeffs[4][0][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[4][0][9]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][1][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][1][16]_i_1_n_0\,
      D => \r_input_coeffs[4][1][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][1]_142\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][1][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][1][16]_i_1_n_0\,
      D => \r_input_coeffs[4][1][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][1]_142\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][1][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][1][16]_i_1_n_0\,
      D => \r_input_coeffs[4][1][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][1]_142\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][1][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][1][16]_i_1_n_0\,
      D => \r_input_coeffs[4][1][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][1]_142\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][1][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][1][16]_i_1_n_0\,
      D => \r_input_coeffs[4][1][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][1]_142\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][1][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][1][16]_i_1_n_0\,
      D => \r_input_coeffs[4][1][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][1]_142\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][1][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][1][16]_i_1_n_0\,
      D => \r_input_coeffs[4][1][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][1]_142\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][1][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][1][16]_i_1_n_0\,
      D => \r_input_coeffs[4][1][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[4][1]_142\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][1][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][1][16]_i_1_n_0\,
      D => \r_input_coeffs[4][1][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][1]_142\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][1][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][1][16]_i_1_n_0\,
      D => \r_input_coeffs[4][1][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][1]_142\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][1][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][1][16]_i_1_n_0\,
      D => \r_input_coeffs[4][1][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][1]_142\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][1][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][1][16]_i_1_n_0\,
      D => \r_input_coeffs[4][1][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][1]_142\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][1][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][1][16]_i_1_n_0\,
      D => \r_input_coeffs[4][1][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][1]_142\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][1][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][1][16]_i_1_n_0\,
      D => \r_input_coeffs[4][1][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][1]_142\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][1][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][1][16]_i_1_n_0\,
      D => \r_input_coeffs[4][1][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][1]_142\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][1][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][1][16]_i_1_n_0\,
      D => \r_input_coeffs[4][1][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][1]_142\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][1][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][1][16]_i_1_n_0\,
      D => \r_input_coeffs[4][1][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][1]_142\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][2][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][2][16]_i_1_n_0\,
      D => \r_input_coeffs[4][2][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][2]_141\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][2][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][2][16]_i_1_n_0\,
      D => \r_input_coeffs[4][2][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][2]_141\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][2][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][2][16]_i_1_n_0\,
      D => \r_input_coeffs[4][2][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][2]_141\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][2][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][2][16]_i_1_n_0\,
      D => \r_input_coeffs[4][2][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][2]_141\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][2][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][2][16]_i_1_n_0\,
      D => \r_input_coeffs[4][2][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][2]_141\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][2][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][2][16]_i_1_n_0\,
      D => \r_input_coeffs[4][2][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][2]_141\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][2][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][2][16]_i_1_n_0\,
      D => \r_input_coeffs[4][2][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][2]_141\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][2][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][2][16]_i_1_n_0\,
      D => \r_input_coeffs[4][2][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[4][2]_141\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][2][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][2][16]_i_1_n_0\,
      D => \r_input_coeffs[4][2][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][2]_141\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][2][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][2][16]_i_1_n_0\,
      D => \r_input_coeffs[4][2][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][2]_141\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][2][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][2][16]_i_1_n_0\,
      D => \r_input_coeffs[4][2][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][2]_141\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][2][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][2][16]_i_1_n_0\,
      D => \r_input_coeffs[4][2][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][2]_141\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][2][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][2][16]_i_1_n_0\,
      D => \r_input_coeffs[4][2][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][2]_141\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][2][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][2][16]_i_1_n_0\,
      D => \r_input_coeffs[4][2][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][2]_141\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][2][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][2][16]_i_1_n_0\,
      D => \r_input_coeffs[4][2][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][2]_141\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][2][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][2][16]_i_1_n_0\,
      D => \r_input_coeffs[4][2][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][2]_141\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][2][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][2][16]_i_1_n_0\,
      D => \r_input_coeffs[4][2][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][2]_141\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][3][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][3][16]_i_1_n_0\,
      D => \r_input_coeffs[4][3][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][3]_140\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][3][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][3][16]_i_1_n_0\,
      D => \r_input_coeffs[4][3][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][3]_140\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][3][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][3][16]_i_1_n_0\,
      D => \r_input_coeffs[4][3][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][3]_140\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][3][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][3][16]_i_1_n_0\,
      D => \r_input_coeffs[4][3][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][3]_140\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][3][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][3][16]_i_1_n_0\,
      D => \r_input_coeffs[4][3][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][3]_140\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][3][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][3][16]_i_1_n_0\,
      D => \r_input_coeffs[4][3][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][3]_140\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][3][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][3][16]_i_1_n_0\,
      D => \r_input_coeffs[4][3][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][3]_140\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][3][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][3][16]_i_1_n_0\,
      D => \r_input_coeffs[4][3][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[4][3]_140\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][3][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][3][16]_i_1_n_0\,
      D => \r_input_coeffs[4][3][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][3]_140\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][3][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][3][16]_i_1_n_0\,
      D => \r_input_coeffs[4][3][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][3]_140\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][3][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][3][16]_i_1_n_0\,
      D => \r_input_coeffs[4][3][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][3]_140\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][3][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][3][16]_i_1_n_0\,
      D => \r_input_coeffs[4][3][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][3]_140\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][3][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][3][16]_i_1_n_0\,
      D => \r_input_coeffs[4][3][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][3]_140\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][3][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][3][16]_i_1_n_0\,
      D => \r_input_coeffs[4][3][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][3]_140\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][3][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][3][16]_i_1_n_0\,
      D => \r_input_coeffs[4][3][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][3]_140\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][3][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][3][16]_i_1_n_0\,
      D => \r_input_coeffs[4][3][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][3]_140\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][3][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][3][16]_i_1_n_0\,
      D => \r_input_coeffs[4][3][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][3]_140\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][4][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][4][16]_i_1_n_0\,
      D => \r_input_coeffs[4][4][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][4]_139\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][4][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][4][16]_i_1_n_0\,
      D => \r_input_coeffs[4][4][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][4]_139\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][4][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][4][16]_i_1_n_0\,
      D => \r_input_coeffs[4][4][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][4]_139\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][4][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][4][16]_i_1_n_0\,
      D => \r_input_coeffs[4][4][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][4]_139\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][4][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][4][16]_i_1_n_0\,
      D => \r_input_coeffs[4][4][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][4]_139\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][4][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][4][16]_i_1_n_0\,
      D => \r_input_coeffs[4][4][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][4]_139\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][4][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][4][16]_i_1_n_0\,
      D => \r_input_coeffs[4][4][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][4]_139\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][4][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][4][16]_i_1_n_0\,
      D => \r_input_coeffs[4][4][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[4][4]_139\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][4][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][4][16]_i_1_n_0\,
      D => \r_input_coeffs[4][4][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][4]_139\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][4][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][4][16]_i_1_n_0\,
      D => \r_input_coeffs[4][4][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][4]_139\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][4][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][4][16]_i_1_n_0\,
      D => \r_input_coeffs[4][4][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][4]_139\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][4][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][4][16]_i_1_n_0\,
      D => \r_input_coeffs[4][4][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][4]_139\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][4][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][4][16]_i_1_n_0\,
      D => \r_input_coeffs[4][4][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][4]_139\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][4][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][4][16]_i_1_n_0\,
      D => \r_input_coeffs[4][4][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][4]_139\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][4][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][4][16]_i_1_n_0\,
      D => \r_input_coeffs[4][4][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][4]_139\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][4][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][4][16]_i_1_n_0\,
      D => \r_input_coeffs[4][4][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][4]_139\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][4][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][4][16]_i_1_n_0\,
      D => \r_input_coeffs[4][4][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][4]_139\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][5][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][5][16]_i_1_n_0\,
      D => \r_input_coeffs[4][5][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][5]_138\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][5][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][5][16]_i_1_n_0\,
      D => \r_input_coeffs[4][5][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][5]_138\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][5][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][5][16]_i_1_n_0\,
      D => \r_input_coeffs[4][5][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][5]_138\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][5][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][5][16]_i_1_n_0\,
      D => \r_input_coeffs[4][5][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][5]_138\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][5][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][5][16]_i_1_n_0\,
      D => \r_input_coeffs[4][5][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][5]_138\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][5][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][5][16]_i_1_n_0\,
      D => \r_input_coeffs[4][5][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][5]_138\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][5][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][5][16]_i_1_n_0\,
      D => \r_input_coeffs[4][5][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][5]_138\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][5][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][5][16]_i_1_n_0\,
      D => \r_input_coeffs[4][5][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[4][5]_138\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][5][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][5][16]_i_1_n_0\,
      D => \r_input_coeffs[4][5][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][5]_138\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][5][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][5][16]_i_1_n_0\,
      D => \r_input_coeffs[4][5][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][5]_138\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][5][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][5][16]_i_1_n_0\,
      D => \r_input_coeffs[4][5][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][5]_138\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][5][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][5][16]_i_1_n_0\,
      D => \r_input_coeffs[4][5][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][5]_138\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][5][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][5][16]_i_1_n_0\,
      D => \r_input_coeffs[4][5][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][5]_138\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][5][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][5][16]_i_1_n_0\,
      D => \r_input_coeffs[4][5][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][5]_138\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][5][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][5][16]_i_1_n_0\,
      D => \r_input_coeffs[4][5][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][5]_138\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][5][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][5][16]_i_1_n_0\,
      D => \r_input_coeffs[4][5][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][5]_138\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][5][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][5][16]_i_1_n_0\,
      D => \r_input_coeffs[4][5][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][5]_138\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][6][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][6][16]_i_1_n_0\,
      D => \r_input_coeffs[4][6][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][6]_137\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][6][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][6][16]_i_1_n_0\,
      D => \r_input_coeffs[4][6][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][6]_137\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][6][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][6][16]_i_1_n_0\,
      D => \r_input_coeffs[4][6][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][6]_137\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][6][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][6][16]_i_1_n_0\,
      D => \r_input_coeffs[4][6][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][6]_137\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][6][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][6][16]_i_1_n_0\,
      D => \r_input_coeffs[4][6][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][6]_137\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][6][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][6][16]_i_1_n_0\,
      D => \r_input_coeffs[4][6][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][6]_137\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][6][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][6][16]_i_1_n_0\,
      D => \r_input_coeffs[4][6][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][6]_137\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][6][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][6][16]_i_1_n_0\,
      D => \r_input_coeffs[4][6][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[4][6]_137\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][6][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][6][16]_i_1_n_0\,
      D => \r_input_coeffs[4][6][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][6]_137\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][6][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][6][16]_i_1_n_0\,
      D => \r_input_coeffs[4][6][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][6]_137\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][6][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][6][16]_i_1_n_0\,
      D => \r_input_coeffs[4][6][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][6]_137\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][6][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][6][16]_i_1_n_0\,
      D => \r_input_coeffs[4][6][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][6]_137\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][6][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][6][16]_i_1_n_0\,
      D => \r_input_coeffs[4][6][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][6]_137\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][6][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][6][16]_i_1_n_0\,
      D => \r_input_coeffs[4][6][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][6]_137\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][6][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][6][16]_i_1_n_0\,
      D => \r_input_coeffs[4][6][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][6]_137\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][6][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][6][16]_i_1_n_0\,
      D => \r_input_coeffs[4][6][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][6]_137\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][6][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][6][16]_i_1_n_0\,
      D => \r_input_coeffs[4][6][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][6]_137\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][7][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][7][16]_i_1_n_0\,
      D => D(0),
      Q => \r_input_coeffs_reg[4][7]_136\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][7][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][7][16]_i_1_n_0\,
      D => D(10),
      Q => \r_input_coeffs_reg[4][7]_136\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][7][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][7][16]_i_1_n_0\,
      D => D(11),
      Q => \r_input_coeffs_reg[4][7]_136\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][7][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][7][16]_i_1_n_0\,
      D => D(12),
      Q => \r_input_coeffs_reg[4][7]_136\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][7][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][7][16]_i_1_n_0\,
      D => D(13),
      Q => \r_input_coeffs_reg[4][7]_136\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][7][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][7][16]_i_1_n_0\,
      D => D(14),
      Q => \r_input_coeffs_reg[4][7]_136\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][7][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][7][16]_i_1_n_0\,
      D => D(15),
      Q => \r_input_coeffs_reg[4][7]_136\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][7][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][7][16]_i_1_n_0\,
      D => D(16),
      Q => \r_input_coeffs_reg[4][7]_136\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][7][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][7][16]_i_1_n_0\,
      D => D(1),
      Q => \r_input_coeffs_reg[4][7]_136\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][7][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][7][16]_i_1_n_0\,
      D => D(2),
      Q => \r_input_coeffs_reg[4][7]_136\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][7][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][7][16]_i_1_n_0\,
      D => D(3),
      Q => \r_input_coeffs_reg[4][7]_136\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][7][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][7][16]_i_1_n_0\,
      D => D(4),
      Q => \r_input_coeffs_reg[4][7]_136\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][7][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][7][16]_i_1_n_0\,
      D => D(5),
      Q => \r_input_coeffs_reg[4][7]_136\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][7][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][7][16]_i_1_n_0\,
      D => D(6),
      Q => \r_input_coeffs_reg[4][7]_136\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][7][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][7][16]_i_1_n_0\,
      D => D(7),
      Q => \r_input_coeffs_reg[4][7]_136\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][7][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][7][16]_i_1_n_0\,
      D => D(8),
      Q => \r_input_coeffs_reg[4][7]_136\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[4][7][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][7][16]_i_1_n_0\,
      D => D(9),
      Q => \r_input_coeffs_reg[4][7]_136\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][0][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][0][16]_i_1_n_0\,
      D => \r_input_coeffs[5][0][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[5][0][0]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][0][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][0][16]_i_1_n_0\,
      D => \r_input_coeffs[5][0][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[5][0][10]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][0][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][0][16]_i_1_n_0\,
      D => \r_input_coeffs[5][0][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[5][0][11]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][0][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][0][16]_i_1_n_0\,
      D => \r_input_coeffs[5][0][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[5][0][12]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][0][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][0][16]_i_1_n_0\,
      D => \r_input_coeffs[5][0][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[5][0][13]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][0][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][0][16]_i_1_n_0\,
      D => \r_input_coeffs[5][0][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[5][0][14]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][0][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][0][16]_i_1_n_0\,
      D => \r_input_coeffs[5][0][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[5][0][15]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][0][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][0][16]_i_1_n_0\,
      D => \r_input_coeffs[5][0][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg_n_0_[5][0][16]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][0][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][0][16]_i_1_n_0\,
      D => \r_input_coeffs[5][0][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[5][0][1]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][0][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][0][16]_i_1_n_0\,
      D => \r_input_coeffs[5][0][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[5][0][2]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][0][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][0][16]_i_1_n_0\,
      D => \r_input_coeffs[5][0][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[5][0][3]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][0][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][0][16]_i_1_n_0\,
      D => \r_input_coeffs[5][0][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[5][0][4]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][0][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][0][16]_i_1_n_0\,
      D => \r_input_coeffs[5][0][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[5][0][5]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][0][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][0][16]_i_1_n_0\,
      D => \r_input_coeffs[5][0][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[5][0][6]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][0][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][0][16]_i_1_n_0\,
      D => \r_input_coeffs[5][0][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[5][0][7]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][0][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][0][16]_i_1_n_0\,
      D => \r_input_coeffs[5][0][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[5][0][8]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][0][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][0][16]_i_1_n_0\,
      D => \r_input_coeffs[5][0][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[5][0][9]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][1][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][1][16]_i_1_n_0\,
      D => \r_input_coeffs[5][1][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][1]_149\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][1][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][1][16]_i_1_n_0\,
      D => \r_input_coeffs[5][1][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][1]_149\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][1][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][1][16]_i_1_n_0\,
      D => \r_input_coeffs[5][1][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][1]_149\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][1][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][1][16]_i_1_n_0\,
      D => \r_input_coeffs[5][1][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][1]_149\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][1][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][1][16]_i_1_n_0\,
      D => \r_input_coeffs[5][1][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][1]_149\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][1][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][1][16]_i_1_n_0\,
      D => \r_input_coeffs[5][1][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][1]_149\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][1][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][1][16]_i_1_n_0\,
      D => \r_input_coeffs[5][1][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][1]_149\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][1][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][1][16]_i_1_n_0\,
      D => \r_input_coeffs[5][1][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[5][1]_149\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][1][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][1][16]_i_1_n_0\,
      D => \r_input_coeffs[5][1][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][1]_149\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][1][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][1][16]_i_1_n_0\,
      D => \r_input_coeffs[5][1][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][1]_149\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][1][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][1][16]_i_1_n_0\,
      D => \r_input_coeffs[5][1][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][1]_149\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][1][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][1][16]_i_1_n_0\,
      D => \r_input_coeffs[5][1][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][1]_149\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][1][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][1][16]_i_1_n_0\,
      D => \r_input_coeffs[5][1][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][1]_149\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][1][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][1][16]_i_1_n_0\,
      D => \r_input_coeffs[5][1][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][1]_149\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][1][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][1][16]_i_1_n_0\,
      D => \r_input_coeffs[5][1][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][1]_149\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][1][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][1][16]_i_1_n_0\,
      D => \r_input_coeffs[5][1][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][1]_149\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][1][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][1][16]_i_1_n_0\,
      D => \r_input_coeffs[5][1][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][1]_149\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][2][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][2][16]_i_1_n_0\,
      D => \r_input_coeffs[5][2][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][2]_148\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][2][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][2][16]_i_1_n_0\,
      D => \r_input_coeffs[5][2][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][2]_148\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][2][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][2][16]_i_1_n_0\,
      D => \r_input_coeffs[5][2][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][2]_148\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][2][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][2][16]_i_1_n_0\,
      D => \r_input_coeffs[5][2][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][2]_148\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][2][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][2][16]_i_1_n_0\,
      D => \r_input_coeffs[5][2][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][2]_148\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][2][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][2][16]_i_1_n_0\,
      D => \r_input_coeffs[5][2][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][2]_148\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][2][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][2][16]_i_1_n_0\,
      D => \r_input_coeffs[5][2][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][2]_148\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][2][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][2][16]_i_1_n_0\,
      D => \r_input_coeffs[5][2][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[5][2]_148\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][2][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][2][16]_i_1_n_0\,
      D => \r_input_coeffs[5][2][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][2]_148\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][2][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][2][16]_i_1_n_0\,
      D => \r_input_coeffs[5][2][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][2]_148\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][2][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][2][16]_i_1_n_0\,
      D => \r_input_coeffs[5][2][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][2]_148\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][2][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][2][16]_i_1_n_0\,
      D => \r_input_coeffs[5][2][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][2]_148\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][2][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][2][16]_i_1_n_0\,
      D => \r_input_coeffs[5][2][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][2]_148\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][2][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][2][16]_i_1_n_0\,
      D => \r_input_coeffs[5][2][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][2]_148\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][2][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][2][16]_i_1_n_0\,
      D => \r_input_coeffs[5][2][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][2]_148\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][2][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][2][16]_i_1_n_0\,
      D => \r_input_coeffs[5][2][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][2]_148\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][2][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][2][16]_i_1_n_0\,
      D => \r_input_coeffs[5][2][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][2]_148\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][3][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][3][16]_i_1_n_0\,
      D => \r_input_coeffs[5][3][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][3]_147\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][3][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][3][16]_i_1_n_0\,
      D => \r_input_coeffs[5][3][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][3]_147\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][3][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][3][16]_i_1_n_0\,
      D => \r_input_coeffs[5][3][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][3]_147\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][3][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][3][16]_i_1_n_0\,
      D => \r_input_coeffs[5][3][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][3]_147\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][3][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][3][16]_i_1_n_0\,
      D => \r_input_coeffs[5][3][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][3]_147\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][3][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][3][16]_i_1_n_0\,
      D => \r_input_coeffs[5][3][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][3]_147\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][3][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][3][16]_i_1_n_0\,
      D => \r_input_coeffs[5][3][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][3]_147\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][3][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][3][16]_i_1_n_0\,
      D => \r_input_coeffs[5][3][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[5][3]_147\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][3][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][3][16]_i_1_n_0\,
      D => \r_input_coeffs[5][3][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][3]_147\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][3][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][3][16]_i_1_n_0\,
      D => \r_input_coeffs[5][3][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][3]_147\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][3][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][3][16]_i_1_n_0\,
      D => \r_input_coeffs[5][3][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][3]_147\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][3][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][3][16]_i_1_n_0\,
      D => \r_input_coeffs[5][3][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][3]_147\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][3][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][3][16]_i_1_n_0\,
      D => \r_input_coeffs[5][3][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][3]_147\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][3][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][3][16]_i_1_n_0\,
      D => \r_input_coeffs[5][3][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][3]_147\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][3][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][3][16]_i_1_n_0\,
      D => \r_input_coeffs[5][3][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][3]_147\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][3][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][3][16]_i_1_n_0\,
      D => \r_input_coeffs[5][3][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][3]_147\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][3][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][3][16]_i_1_n_0\,
      D => \r_input_coeffs[5][3][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][3]_147\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][4][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][4][16]_i_1_n_0\,
      D => \r_input_coeffs[5][4][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][4]_146\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][4][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][4][16]_i_1_n_0\,
      D => \r_input_coeffs[5][4][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][4]_146\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][4][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][4][16]_i_1_n_0\,
      D => \r_input_coeffs[5][4][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][4]_146\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][4][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][4][16]_i_1_n_0\,
      D => \r_input_coeffs[5][4][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][4]_146\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][4][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][4][16]_i_1_n_0\,
      D => \r_input_coeffs[5][4][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][4]_146\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][4][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][4][16]_i_1_n_0\,
      D => \r_input_coeffs[5][4][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][4]_146\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][4][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][4][16]_i_1_n_0\,
      D => \r_input_coeffs[5][4][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][4]_146\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][4][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][4][16]_i_1_n_0\,
      D => \r_input_coeffs[5][4][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[5][4]_146\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][4][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][4][16]_i_1_n_0\,
      D => \r_input_coeffs[5][4][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][4]_146\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][4][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][4][16]_i_1_n_0\,
      D => \r_input_coeffs[5][4][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][4]_146\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][4][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][4][16]_i_1_n_0\,
      D => \r_input_coeffs[5][4][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][4]_146\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][4][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][4][16]_i_1_n_0\,
      D => \r_input_coeffs[5][4][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][4]_146\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][4][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][4][16]_i_1_n_0\,
      D => \r_input_coeffs[5][4][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][4]_146\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][4][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][4][16]_i_1_n_0\,
      D => \r_input_coeffs[5][4][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][4]_146\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][4][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][4][16]_i_1_n_0\,
      D => \r_input_coeffs[5][4][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][4]_146\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][4][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][4][16]_i_1_n_0\,
      D => \r_input_coeffs[5][4][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][4]_146\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][4][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][4][16]_i_1_n_0\,
      D => \r_input_coeffs[5][4][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][4]_146\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][5][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][5][16]_i_1_n_0\,
      D => \r_input_coeffs[5][5][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][5]_145\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][5][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][5][16]_i_1_n_0\,
      D => \r_input_coeffs[5][5][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][5]_145\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][5][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][5][16]_i_1_n_0\,
      D => \r_input_coeffs[5][5][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][5]_145\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][5][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][5][16]_i_1_n_0\,
      D => \r_input_coeffs[5][5][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][5]_145\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][5][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][5][16]_i_1_n_0\,
      D => \r_input_coeffs[5][5][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][5]_145\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][5][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][5][16]_i_1_n_0\,
      D => \r_input_coeffs[5][5][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][5]_145\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][5][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][5][16]_i_1_n_0\,
      D => \r_input_coeffs[5][5][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][5]_145\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][5][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][5][16]_i_1_n_0\,
      D => \r_input_coeffs[5][5][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[5][5]_145\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][5][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][5][16]_i_1_n_0\,
      D => \r_input_coeffs[5][5][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][5]_145\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][5][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][5][16]_i_1_n_0\,
      D => \r_input_coeffs[5][5][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][5]_145\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][5][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][5][16]_i_1_n_0\,
      D => \r_input_coeffs[5][5][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][5]_145\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][5][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][5][16]_i_1_n_0\,
      D => \r_input_coeffs[5][5][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][5]_145\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][5][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][5][16]_i_1_n_0\,
      D => \r_input_coeffs[5][5][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][5]_145\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][5][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][5][16]_i_1_n_0\,
      D => \r_input_coeffs[5][5][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][5]_145\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][5][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][5][16]_i_1_n_0\,
      D => \r_input_coeffs[5][5][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][5]_145\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][5][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][5][16]_i_1_n_0\,
      D => \r_input_coeffs[5][5][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][5]_145\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][5][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][5][16]_i_1_n_0\,
      D => \r_input_coeffs[5][5][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][5]_145\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][6][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][6][16]_i_1_n_0\,
      D => \r_input_coeffs[5][6][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][6]_144\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][6][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][6][16]_i_1_n_0\,
      D => \r_input_coeffs[5][6][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][6]_144\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][6][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][6][16]_i_1_n_0\,
      D => \r_input_coeffs[5][6][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][6]_144\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][6][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][6][16]_i_1_n_0\,
      D => \r_input_coeffs[5][6][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][6]_144\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][6][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][6][16]_i_1_n_0\,
      D => \r_input_coeffs[5][6][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][6]_144\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][6][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][6][16]_i_1_n_0\,
      D => \r_input_coeffs[5][6][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][6]_144\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][6][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][6][16]_i_1_n_0\,
      D => \r_input_coeffs[5][6][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][6]_144\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][6][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][6][16]_i_1_n_0\,
      D => \r_input_coeffs[5][6][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[5][6]_144\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][6][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][6][16]_i_1_n_0\,
      D => \r_input_coeffs[5][6][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][6]_144\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][6][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][6][16]_i_1_n_0\,
      D => \r_input_coeffs[5][6][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][6]_144\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][6][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][6][16]_i_1_n_0\,
      D => \r_input_coeffs[5][6][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][6]_144\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][6][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][6][16]_i_1_n_0\,
      D => \r_input_coeffs[5][6][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][6]_144\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][6][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][6][16]_i_1_n_0\,
      D => \r_input_coeffs[5][6][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][6]_144\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][6][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][6][16]_i_1_n_0\,
      D => \r_input_coeffs[5][6][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][6]_144\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][6][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][6][16]_i_1_n_0\,
      D => \r_input_coeffs[5][6][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][6]_144\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][6][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][6][16]_i_1_n_0\,
      D => \r_input_coeffs[5][6][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][6]_144\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][6][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][6][16]_i_1_n_0\,
      D => \r_input_coeffs[5][6][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][6]_144\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][7][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][7][16]_i_1_n_0\,
      D => D(0),
      Q => \r_input_coeffs_reg[5][7]_143\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][7][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][7][16]_i_1_n_0\,
      D => D(10),
      Q => \r_input_coeffs_reg[5][7]_143\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][7][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][7][16]_i_1_n_0\,
      D => D(11),
      Q => \r_input_coeffs_reg[5][7]_143\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][7][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][7][16]_i_1_n_0\,
      D => D(12),
      Q => \r_input_coeffs_reg[5][7]_143\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][7][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][7][16]_i_1_n_0\,
      D => D(13),
      Q => \r_input_coeffs_reg[5][7]_143\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][7][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][7][16]_i_1_n_0\,
      D => D(14),
      Q => \r_input_coeffs_reg[5][7]_143\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][7][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][7][16]_i_1_n_0\,
      D => D(15),
      Q => \r_input_coeffs_reg[5][7]_143\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][7][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][7][16]_i_1_n_0\,
      D => D(16),
      Q => \r_input_coeffs_reg[5][7]_143\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][7][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][7][16]_i_1_n_0\,
      D => D(1),
      Q => \r_input_coeffs_reg[5][7]_143\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][7][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][7][16]_i_1_n_0\,
      D => D(2),
      Q => \r_input_coeffs_reg[5][7]_143\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][7][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][7][16]_i_1_n_0\,
      D => D(3),
      Q => \r_input_coeffs_reg[5][7]_143\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][7][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][7][16]_i_1_n_0\,
      D => D(4),
      Q => \r_input_coeffs_reg[5][7]_143\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][7][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][7][16]_i_1_n_0\,
      D => D(5),
      Q => \r_input_coeffs_reg[5][7]_143\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][7][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][7][16]_i_1_n_0\,
      D => D(6),
      Q => \r_input_coeffs_reg[5][7]_143\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][7][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][7][16]_i_1_n_0\,
      D => D(7),
      Q => \r_input_coeffs_reg[5][7]_143\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][7][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][7][16]_i_1_n_0\,
      D => D(8),
      Q => \r_input_coeffs_reg[5][7]_143\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[5][7][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][7][16]_i_1_n_0\,
      D => D(9),
      Q => \r_input_coeffs_reg[5][7]_143\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][0][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][0][16]_i_1_n_0\,
      D => \r_input_coeffs[6][0][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[6][0][0]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][0][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][0][16]_i_1_n_0\,
      D => \r_input_coeffs[6][0][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[6][0][10]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][0][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][0][16]_i_1_n_0\,
      D => \r_input_coeffs[6][0][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[6][0][11]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][0][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][0][16]_i_1_n_0\,
      D => \r_input_coeffs[6][0][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[6][0][12]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][0][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][0][16]_i_1_n_0\,
      D => \r_input_coeffs[6][0][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[6][0][13]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][0][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][0][16]_i_1_n_0\,
      D => \r_input_coeffs[6][0][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[6][0][14]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][0][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][0][16]_i_1_n_0\,
      D => \r_input_coeffs[6][0][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[6][0][15]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][0][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][0][16]_i_1_n_0\,
      D => \r_input_coeffs[6][0][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg_n_0_[6][0][16]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][0][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][0][16]_i_1_n_0\,
      D => \r_input_coeffs[6][0][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[6][0][1]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][0][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][0][16]_i_1_n_0\,
      D => \r_input_coeffs[6][0][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[6][0][2]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][0][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][0][16]_i_1_n_0\,
      D => \r_input_coeffs[6][0][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[6][0][3]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][0][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][0][16]_i_1_n_0\,
      D => \r_input_coeffs[6][0][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[6][0][4]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][0][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][0][16]_i_1_n_0\,
      D => \r_input_coeffs[6][0][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[6][0][5]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][0][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][0][16]_i_1_n_0\,
      D => \r_input_coeffs[6][0][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[6][0][6]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][0][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][0][16]_i_1_n_0\,
      D => \r_input_coeffs[6][0][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[6][0][7]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][0][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][0][16]_i_1_n_0\,
      D => \r_input_coeffs[6][0][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[6][0][8]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][0][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][0][16]_i_1_n_0\,
      D => \r_input_coeffs[6][0][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[6][0][9]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][1][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][1][16]_i_1_n_0\,
      D => \r_input_coeffs[6][1][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][1]_156\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][1][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][1][16]_i_1_n_0\,
      D => \r_input_coeffs[6][1][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][1]_156\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][1][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][1][16]_i_1_n_0\,
      D => \r_input_coeffs[6][1][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][1]_156\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][1][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][1][16]_i_1_n_0\,
      D => \r_input_coeffs[6][1][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][1]_156\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][1][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][1][16]_i_1_n_0\,
      D => \r_input_coeffs[6][1][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][1]_156\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][1][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][1][16]_i_1_n_0\,
      D => \r_input_coeffs[6][1][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][1]_156\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][1][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][1][16]_i_1_n_0\,
      D => \r_input_coeffs[6][1][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][1]_156\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][1][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][1][16]_i_1_n_0\,
      D => \r_input_coeffs[6][1][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[6][1]_156\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][1][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][1][16]_i_1_n_0\,
      D => \r_input_coeffs[6][1][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][1]_156\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][1][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][1][16]_i_1_n_0\,
      D => \r_input_coeffs[6][1][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][1]_156\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][1][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][1][16]_i_1_n_0\,
      D => \r_input_coeffs[6][1][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][1]_156\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][1][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][1][16]_i_1_n_0\,
      D => \r_input_coeffs[6][1][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][1]_156\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][1][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][1][16]_i_1_n_0\,
      D => \r_input_coeffs[6][1][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][1]_156\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][1][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][1][16]_i_1_n_0\,
      D => \r_input_coeffs[6][1][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][1]_156\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][1][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][1][16]_i_1_n_0\,
      D => \r_input_coeffs[6][1][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][1]_156\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][1][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][1][16]_i_1_n_0\,
      D => \r_input_coeffs[6][1][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][1]_156\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][1][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][1][16]_i_1_n_0\,
      D => \r_input_coeffs[6][1][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][1]_156\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][2][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][2][16]_i_1_n_0\,
      D => \r_input_coeffs[6][2][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][2]_155\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][2][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][2][16]_i_1_n_0\,
      D => \r_input_coeffs[6][2][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][2]_155\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][2][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][2][16]_i_1_n_0\,
      D => \r_input_coeffs[6][2][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][2]_155\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][2][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][2][16]_i_1_n_0\,
      D => \r_input_coeffs[6][2][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][2]_155\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][2][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][2][16]_i_1_n_0\,
      D => \r_input_coeffs[6][2][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][2]_155\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][2][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][2][16]_i_1_n_0\,
      D => \r_input_coeffs[6][2][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][2]_155\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][2][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][2][16]_i_1_n_0\,
      D => \r_input_coeffs[6][2][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][2]_155\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][2][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][2][16]_i_1_n_0\,
      D => \r_input_coeffs[6][2][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[6][2]_155\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][2][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][2][16]_i_1_n_0\,
      D => \r_input_coeffs[6][2][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][2]_155\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][2][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][2][16]_i_1_n_0\,
      D => \r_input_coeffs[6][2][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][2]_155\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][2][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][2][16]_i_1_n_0\,
      D => \r_input_coeffs[6][2][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][2]_155\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][2][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][2][16]_i_1_n_0\,
      D => \r_input_coeffs[6][2][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][2]_155\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][2][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][2][16]_i_1_n_0\,
      D => \r_input_coeffs[6][2][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][2]_155\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][2][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][2][16]_i_1_n_0\,
      D => \r_input_coeffs[6][2][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][2]_155\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][2][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][2][16]_i_1_n_0\,
      D => \r_input_coeffs[6][2][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][2]_155\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][2][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][2][16]_i_1_n_0\,
      D => \r_input_coeffs[6][2][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][2]_155\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][2][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][2][16]_i_1_n_0\,
      D => \r_input_coeffs[6][2][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][2]_155\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][3][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][3][16]_i_1_n_0\,
      D => \r_input_coeffs[6][3][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][3]_154\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][3][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][3][16]_i_1_n_0\,
      D => \r_input_coeffs[6][3][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][3]_154\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][3][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][3][16]_i_1_n_0\,
      D => \r_input_coeffs[6][3][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][3]_154\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][3][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][3][16]_i_1_n_0\,
      D => \r_input_coeffs[6][3][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][3]_154\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][3][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][3][16]_i_1_n_0\,
      D => \r_input_coeffs[6][3][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][3]_154\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][3][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][3][16]_i_1_n_0\,
      D => \r_input_coeffs[6][3][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][3]_154\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][3][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][3][16]_i_1_n_0\,
      D => \r_input_coeffs[6][3][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][3]_154\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][3][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][3][16]_i_1_n_0\,
      D => \r_input_coeffs[6][3][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[6][3]_154\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][3][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][3][16]_i_1_n_0\,
      D => \r_input_coeffs[6][3][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][3]_154\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][3][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][3][16]_i_1_n_0\,
      D => \r_input_coeffs[6][3][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][3]_154\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][3][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][3][16]_i_1_n_0\,
      D => \r_input_coeffs[6][3][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][3]_154\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][3][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][3][16]_i_1_n_0\,
      D => \r_input_coeffs[6][3][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][3]_154\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][3][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][3][16]_i_1_n_0\,
      D => \r_input_coeffs[6][3][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][3]_154\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][3][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][3][16]_i_1_n_0\,
      D => \r_input_coeffs[6][3][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][3]_154\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][3][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][3][16]_i_1_n_0\,
      D => \r_input_coeffs[6][3][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][3]_154\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][3][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][3][16]_i_1_n_0\,
      D => \r_input_coeffs[6][3][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][3]_154\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][3][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][3][16]_i_1_n_0\,
      D => \r_input_coeffs[6][3][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][3]_154\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][4][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][4][16]_i_1_n_0\,
      D => \r_input_coeffs[6][4][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][4]_153\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][4][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][4][16]_i_1_n_0\,
      D => \r_input_coeffs[6][4][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][4]_153\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][4][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][4][16]_i_1_n_0\,
      D => \r_input_coeffs[6][4][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][4]_153\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][4][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][4][16]_i_1_n_0\,
      D => \r_input_coeffs[6][4][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][4]_153\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][4][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][4][16]_i_1_n_0\,
      D => \r_input_coeffs[6][4][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][4]_153\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][4][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][4][16]_i_1_n_0\,
      D => \r_input_coeffs[6][4][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][4]_153\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][4][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][4][16]_i_1_n_0\,
      D => \r_input_coeffs[6][4][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][4]_153\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][4][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][4][16]_i_1_n_0\,
      D => \r_input_coeffs[6][4][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[6][4]_153\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][4][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][4][16]_i_1_n_0\,
      D => \r_input_coeffs[6][4][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][4]_153\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][4][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][4][16]_i_1_n_0\,
      D => \r_input_coeffs[6][4][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][4]_153\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][4][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][4][16]_i_1_n_0\,
      D => \r_input_coeffs[6][4][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][4]_153\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][4][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][4][16]_i_1_n_0\,
      D => \r_input_coeffs[6][4][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][4]_153\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][4][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][4][16]_i_1_n_0\,
      D => \r_input_coeffs[6][4][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][4]_153\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][4][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][4][16]_i_1_n_0\,
      D => \r_input_coeffs[6][4][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][4]_153\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][4][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][4][16]_i_1_n_0\,
      D => \r_input_coeffs[6][4][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][4]_153\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][4][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][4][16]_i_1_n_0\,
      D => \r_input_coeffs[6][4][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][4]_153\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][4][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][4][16]_i_1_n_0\,
      D => \r_input_coeffs[6][4][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][4]_153\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][5][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][5][16]_i_1_n_0\,
      D => \r_input_coeffs[6][5][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][5]_152\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][5][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][5][16]_i_1_n_0\,
      D => \r_input_coeffs[6][5][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][5]_152\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][5][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][5][16]_i_1_n_0\,
      D => \r_input_coeffs[6][5][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][5]_152\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][5][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][5][16]_i_1_n_0\,
      D => \r_input_coeffs[6][5][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][5]_152\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][5][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][5][16]_i_1_n_0\,
      D => \r_input_coeffs[6][5][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][5]_152\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][5][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][5][16]_i_1_n_0\,
      D => \r_input_coeffs[6][5][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][5]_152\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][5][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][5][16]_i_1_n_0\,
      D => \r_input_coeffs[6][5][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][5]_152\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][5][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][5][16]_i_1_n_0\,
      D => \r_input_coeffs[6][5][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[6][5]_152\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][5][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][5][16]_i_1_n_0\,
      D => \r_input_coeffs[6][5][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][5]_152\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][5][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][5][16]_i_1_n_0\,
      D => \r_input_coeffs[6][5][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][5]_152\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][5][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][5][16]_i_1_n_0\,
      D => \r_input_coeffs[6][5][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][5]_152\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][5][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][5][16]_i_1_n_0\,
      D => \r_input_coeffs[6][5][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][5]_152\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][5][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][5][16]_i_1_n_0\,
      D => \r_input_coeffs[6][5][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][5]_152\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][5][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][5][16]_i_1_n_0\,
      D => \r_input_coeffs[6][5][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][5]_152\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][5][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][5][16]_i_1_n_0\,
      D => \r_input_coeffs[6][5][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][5]_152\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][5][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][5][16]_i_1_n_0\,
      D => \r_input_coeffs[6][5][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][5]_152\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][5][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][5][16]_i_1_n_0\,
      D => \r_input_coeffs[6][5][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][5]_152\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][6][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][6][16]_i_1_n_0\,
      D => \r_input_coeffs[6][6][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][6]_151\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][6][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][6][16]_i_1_n_0\,
      D => \r_input_coeffs[6][6][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][6]_151\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][6][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][6][16]_i_1_n_0\,
      D => \r_input_coeffs[6][6][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][6]_151\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][6][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][6][16]_i_1_n_0\,
      D => \r_input_coeffs[6][6][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][6]_151\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][6][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][6][16]_i_1_n_0\,
      D => \r_input_coeffs[6][6][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][6]_151\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][6][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][6][16]_i_1_n_0\,
      D => \r_input_coeffs[6][6][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][6]_151\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][6][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][6][16]_i_1_n_0\,
      D => \r_input_coeffs[6][6][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][6]_151\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][6][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][6][16]_i_1_n_0\,
      D => \r_input_coeffs[6][6][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[6][6]_151\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][6][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][6][16]_i_1_n_0\,
      D => \r_input_coeffs[6][6][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][6]_151\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][6][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][6][16]_i_1_n_0\,
      D => \r_input_coeffs[6][6][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][6]_151\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][6][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][6][16]_i_1_n_0\,
      D => \r_input_coeffs[6][6][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][6]_151\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][6][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][6][16]_i_1_n_0\,
      D => \r_input_coeffs[6][6][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][6]_151\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][6][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][6][16]_i_1_n_0\,
      D => \r_input_coeffs[6][6][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][6]_151\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][6][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][6][16]_i_1_n_0\,
      D => \r_input_coeffs[6][6][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][6]_151\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][6][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][6][16]_i_1_n_0\,
      D => \r_input_coeffs[6][6][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][6]_151\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][6][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][6][16]_i_1_n_0\,
      D => \r_input_coeffs[6][6][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][6]_151\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][6][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][6][16]_i_1_n_0\,
      D => \r_input_coeffs[6][6][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][6]_151\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][7][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][7][16]_i_1_n_0\,
      D => D(0),
      Q => \r_input_coeffs_reg[6][7]_150\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][7][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][7][16]_i_1_n_0\,
      D => D(10),
      Q => \r_input_coeffs_reg[6][7]_150\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][7][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][7][16]_i_1_n_0\,
      D => D(11),
      Q => \r_input_coeffs_reg[6][7]_150\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][7][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][7][16]_i_1_n_0\,
      D => D(12),
      Q => \r_input_coeffs_reg[6][7]_150\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][7][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][7][16]_i_1_n_0\,
      D => D(13),
      Q => \r_input_coeffs_reg[6][7]_150\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][7][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][7][16]_i_1_n_0\,
      D => D(14),
      Q => \r_input_coeffs_reg[6][7]_150\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][7][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][7][16]_i_1_n_0\,
      D => D(15),
      Q => \r_input_coeffs_reg[6][7]_150\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][7][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][7][16]_i_1_n_0\,
      D => D(16),
      Q => \r_input_coeffs_reg[6][7]_150\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][7][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][7][16]_i_1_n_0\,
      D => D(1),
      Q => \r_input_coeffs_reg[6][7]_150\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][7][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][7][16]_i_1_n_0\,
      D => D(2),
      Q => \r_input_coeffs_reg[6][7]_150\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][7][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][7][16]_i_1_n_0\,
      D => D(3),
      Q => \r_input_coeffs_reg[6][7]_150\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][7][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][7][16]_i_1_n_0\,
      D => D(4),
      Q => \r_input_coeffs_reg[6][7]_150\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][7][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][7][16]_i_1_n_0\,
      D => D(5),
      Q => \r_input_coeffs_reg[6][7]_150\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][7][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][7][16]_i_1_n_0\,
      D => D(6),
      Q => \r_input_coeffs_reg[6][7]_150\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][7][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][7][16]_i_1_n_0\,
      D => D(7),
      Q => \r_input_coeffs_reg[6][7]_150\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][7][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][7][16]_i_1_n_0\,
      D => D(8),
      Q => \r_input_coeffs_reg[6][7]_150\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[6][7][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][7][16]_i_1_n_0\,
      D => D(9),
      Q => \r_input_coeffs_reg[6][7]_150\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][0][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][0][16]_i_1_n_0\,
      D => \r_input_coeffs[7][0][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][0][0]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][0][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][0][16]_i_1_n_0\,
      D => \r_input_coeffs[7][0][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][0][10]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][0][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][0][16]_i_1_n_0\,
      D => \r_input_coeffs[7][0][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][0][11]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][0][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][0][16]_i_1_n_0\,
      D => \r_input_coeffs[7][0][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][0][12]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][0][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][0][16]_i_1_n_0\,
      D => \r_input_coeffs[7][0][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][0][13]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][0][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][0][16]_i_1_n_0\,
      D => \r_input_coeffs[7][0][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][0][14]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][0][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][0][16]_i_1_n_0\,
      D => \r_input_coeffs[7][0][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][0][15]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][0][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][0][16]_i_1_n_0\,
      D => \r_input_coeffs[7][0][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][0][16]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][0][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][0][16]_i_1_n_0\,
      D => \r_input_coeffs[7][0][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][0][1]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][0][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][0][16]_i_1_n_0\,
      D => \r_input_coeffs[7][0][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][0][2]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][0][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][0][16]_i_1_n_0\,
      D => \r_input_coeffs[7][0][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][0][3]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][0][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][0][16]_i_1_n_0\,
      D => \r_input_coeffs[7][0][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][0][4]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][0][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][0][16]_i_1_n_0\,
      D => \r_input_coeffs[7][0][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][0][5]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][0][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][0][16]_i_1_n_0\,
      D => \r_input_coeffs[7][0][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][0][6]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][0][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][0][16]_i_1_n_0\,
      D => \r_input_coeffs[7][0][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][0][7]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][0][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][0][16]_i_1_n_0\,
      D => \r_input_coeffs[7][0][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][0][8]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][0][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][0][16]_i_1_n_0\,
      D => \r_input_coeffs[7][0][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][0][9]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][1][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][1][16]_i_1_n_0\,
      D => \r_input_coeffs[7][1][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][1][0]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][1][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][1][16]_i_1_n_0\,
      D => \r_input_coeffs[7][1][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][1][10]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][1][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][1][16]_i_1_n_0\,
      D => \r_input_coeffs[7][1][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][1][11]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][1][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][1][16]_i_1_n_0\,
      D => \r_input_coeffs[7][1][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][1][12]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][1][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][1][16]_i_1_n_0\,
      D => \r_input_coeffs[7][1][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][1][13]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][1][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][1][16]_i_1_n_0\,
      D => \r_input_coeffs[7][1][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][1][14]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][1][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][1][16]_i_1_n_0\,
      D => \r_input_coeffs[7][1][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][1][15]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][1][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][1][16]_i_1_n_0\,
      D => \r_input_coeffs[7][1][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][1][16]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][1][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][1][16]_i_1_n_0\,
      D => \r_input_coeffs[7][1][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][1][1]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][1][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][1][16]_i_1_n_0\,
      D => \r_input_coeffs[7][1][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][1][2]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][1][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][1][16]_i_1_n_0\,
      D => \r_input_coeffs[7][1][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][1][3]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][1][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][1][16]_i_1_n_0\,
      D => \r_input_coeffs[7][1][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][1][4]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][1][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][1][16]_i_1_n_0\,
      D => \r_input_coeffs[7][1][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][1][5]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][1][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][1][16]_i_1_n_0\,
      D => \r_input_coeffs[7][1][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][1][6]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][1][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][1][16]_i_1_n_0\,
      D => \r_input_coeffs[7][1][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][1][7]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][1][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][1][16]_i_1_n_0\,
      D => \r_input_coeffs[7][1][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][1][8]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][1][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][1][16]_i_1_n_0\,
      D => \r_input_coeffs[7][1][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][1][9]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][2][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][2][16]_i_1_n_0\,
      D => \r_input_coeffs[7][2][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][2][0]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][2][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][2][16]_i_1_n_0\,
      D => \r_input_coeffs[7][2][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][2][10]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][2][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][2][16]_i_1_n_0\,
      D => \r_input_coeffs[7][2][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][2][11]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][2][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][2][16]_i_1_n_0\,
      D => \r_input_coeffs[7][2][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][2][12]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][2][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][2][16]_i_1_n_0\,
      D => \r_input_coeffs[7][2][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][2][13]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][2][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][2][16]_i_1_n_0\,
      D => \r_input_coeffs[7][2][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][2][14]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][2][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][2][16]_i_1_n_0\,
      D => \r_input_coeffs[7][2][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][2][15]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][2][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][2][16]_i_1_n_0\,
      D => \r_input_coeffs[7][2][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][2][16]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][2][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][2][16]_i_1_n_0\,
      D => \r_input_coeffs[7][2][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][2][1]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][2][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][2][16]_i_1_n_0\,
      D => \r_input_coeffs[7][2][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][2][2]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][2][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][2][16]_i_1_n_0\,
      D => \r_input_coeffs[7][2][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][2][3]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][2][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][2][16]_i_1_n_0\,
      D => \r_input_coeffs[7][2][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][2][4]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][2][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][2][16]_i_1_n_0\,
      D => \r_input_coeffs[7][2][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][2][5]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][2][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][2][16]_i_1_n_0\,
      D => \r_input_coeffs[7][2][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][2][6]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][2][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][2][16]_i_1_n_0\,
      D => \r_input_coeffs[7][2][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][2][7]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][2][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][2][16]_i_1_n_0\,
      D => \r_input_coeffs[7][2][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][2][8]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][2][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][2][16]_i_1_n_0\,
      D => \r_input_coeffs[7][2][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][2][9]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][3][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][3][16]_i_1_n_0\,
      D => \r_input_coeffs[7][3][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][3][0]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][3][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][3][16]_i_1_n_0\,
      D => \r_input_coeffs[7][3][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][3][10]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][3][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][3][16]_i_1_n_0\,
      D => \r_input_coeffs[7][3][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][3][11]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][3][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][3][16]_i_1_n_0\,
      D => \r_input_coeffs[7][3][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][3][12]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][3][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][3][16]_i_1_n_0\,
      D => \r_input_coeffs[7][3][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][3][13]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][3][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][3][16]_i_1_n_0\,
      D => \r_input_coeffs[7][3][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][3][14]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][3][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][3][16]_i_1_n_0\,
      D => \r_input_coeffs[7][3][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][3][15]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][3][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][3][16]_i_1_n_0\,
      D => \r_input_coeffs[7][3][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][3][16]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][3][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][3][16]_i_1_n_0\,
      D => \r_input_coeffs[7][3][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][3][1]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][3][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][3][16]_i_1_n_0\,
      D => \r_input_coeffs[7][3][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][3][2]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][3][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][3][16]_i_1_n_0\,
      D => \r_input_coeffs[7][3][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][3][3]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][3][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][3][16]_i_1_n_0\,
      D => \r_input_coeffs[7][3][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][3][4]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][3][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][3][16]_i_1_n_0\,
      D => \r_input_coeffs[7][3][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][3][5]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][3][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][3][16]_i_1_n_0\,
      D => \r_input_coeffs[7][3][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][3][6]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][3][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][3][16]_i_1_n_0\,
      D => \r_input_coeffs[7][3][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][3][7]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][3][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][3][16]_i_1_n_0\,
      D => \r_input_coeffs[7][3][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][3][8]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][3][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][3][16]_i_1_n_0\,
      D => \r_input_coeffs[7][3][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][3][9]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][4][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][4][16]_i_1_n_0\,
      D => \r_input_coeffs[7][4][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][4][0]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][4][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][4][16]_i_1_n_0\,
      D => \r_input_coeffs[7][4][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][4][10]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][4][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][4][16]_i_1_n_0\,
      D => \r_input_coeffs[7][4][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][4][11]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][4][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][4][16]_i_1_n_0\,
      D => \r_input_coeffs[7][4][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][4][12]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][4][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][4][16]_i_1_n_0\,
      D => \r_input_coeffs[7][4][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][4][13]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][4][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][4][16]_i_1_n_0\,
      D => \r_input_coeffs[7][4][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][4][14]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][4][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][4][16]_i_1_n_0\,
      D => \r_input_coeffs[7][4][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][4][15]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][4][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][4][16]_i_1_n_0\,
      D => \r_input_coeffs[7][4][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][4][16]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][4][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][4][16]_i_1_n_0\,
      D => \r_input_coeffs[7][4][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][4][1]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][4][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][4][16]_i_1_n_0\,
      D => \r_input_coeffs[7][4][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][4][2]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][4][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][4][16]_i_1_n_0\,
      D => \r_input_coeffs[7][4][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][4][3]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][4][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][4][16]_i_1_n_0\,
      D => \r_input_coeffs[7][4][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][4][4]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][4][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][4][16]_i_1_n_0\,
      D => \r_input_coeffs[7][4][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][4][5]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][4][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][4][16]_i_1_n_0\,
      D => \r_input_coeffs[7][4][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][4][6]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][4][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][4][16]_i_1_n_0\,
      D => \r_input_coeffs[7][4][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][4][7]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][4][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][4][16]_i_1_n_0\,
      D => \r_input_coeffs[7][4][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][4][8]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][4][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][4][16]_i_1_n_0\,
      D => \r_input_coeffs[7][4][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][4][9]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][5][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][5][16]_i_1_n_0\,
      D => \r_input_coeffs[7][5][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][5][0]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][5][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][5][16]_i_1_n_0\,
      D => \r_input_coeffs[7][5][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][5][10]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][5][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][5][16]_i_1_n_0\,
      D => \r_input_coeffs[7][5][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][5][11]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][5][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][5][16]_i_1_n_0\,
      D => \r_input_coeffs[7][5][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][5][12]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][5][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][5][16]_i_1_n_0\,
      D => \r_input_coeffs[7][5][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][5][13]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][5][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][5][16]_i_1_n_0\,
      D => \r_input_coeffs[7][5][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][5][14]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][5][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][5][16]_i_1_n_0\,
      D => \r_input_coeffs[7][5][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][5][15]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][5][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][5][16]_i_1_n_0\,
      D => \r_input_coeffs[7][5][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][5][16]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][5][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][5][16]_i_1_n_0\,
      D => \r_input_coeffs[7][5][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][5][1]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][5][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][5][16]_i_1_n_0\,
      D => \r_input_coeffs[7][5][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][5][2]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][5][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][5][16]_i_1_n_0\,
      D => \r_input_coeffs[7][5][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][5][3]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][5][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][5][16]_i_1_n_0\,
      D => \r_input_coeffs[7][5][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][5][4]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][5][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][5][16]_i_1_n_0\,
      D => \r_input_coeffs[7][5][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][5][5]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][5][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][5][16]_i_1_n_0\,
      D => \r_input_coeffs[7][5][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][5][6]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][5][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][5][16]_i_1_n_0\,
      D => \r_input_coeffs[7][5][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][5][7]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][5][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][5][16]_i_1_n_0\,
      D => \r_input_coeffs[7][5][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][5][8]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][5][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][5][16]_i_1_n_0\,
      D => \r_input_coeffs[7][5][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][5][9]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][6][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][6][16]_i_1_n_0\,
      D => \r_input_coeffs[7][6][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][6][0]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][6][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][6][16]_i_1_n_0\,
      D => \r_input_coeffs[7][6][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][6][10]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][6][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][6][16]_i_1_n_0\,
      D => \r_input_coeffs[7][6][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][6][11]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][6][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][6][16]_i_1_n_0\,
      D => \r_input_coeffs[7][6][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][6][12]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][6][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][6][16]_i_1_n_0\,
      D => \r_input_coeffs[7][6][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][6][13]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][6][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][6][16]_i_1_n_0\,
      D => \r_input_coeffs[7][6][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][6][14]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][6][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][6][16]_i_1_n_0\,
      D => \r_input_coeffs[7][6][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][6][15]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][6][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][6][16]_i_1_n_0\,
      D => \r_input_coeffs[7][6][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][6][16]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][6][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][6][16]_i_1_n_0\,
      D => \r_input_coeffs[7][6][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][6][1]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][6][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][6][16]_i_1_n_0\,
      D => \r_input_coeffs[7][6][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][6][2]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][6][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][6][16]_i_1_n_0\,
      D => \r_input_coeffs[7][6][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][6][3]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][6][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][6][16]_i_1_n_0\,
      D => \r_input_coeffs[7][6][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][6][4]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][6][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][6][16]_i_1_n_0\,
      D => \r_input_coeffs[7][6][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][6][5]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][6][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][6][16]_i_1_n_0\,
      D => \r_input_coeffs[7][6][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][6][6]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][6][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][6][16]_i_1_n_0\,
      D => \r_input_coeffs[7][6][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][6][7]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][6][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][6][16]_i_1_n_0\,
      D => \r_input_coeffs[7][6][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][6][8]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][6][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][6][16]_i_1_n_0\,
      D => \r_input_coeffs[7][6][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][6][9]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][7][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][7][16]_i_1_n_0\,
      D => D(0),
      Q => \r_input_coeffs_reg_n_0_[7][7][0]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][7][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][7][16]_i_1_n_0\,
      D => D(10),
      Q => \r_input_coeffs_reg_n_0_[7][7][10]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][7][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][7][16]_i_1_n_0\,
      D => D(11),
      Q => \r_input_coeffs_reg_n_0_[7][7][11]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][7][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][7][16]_i_1_n_0\,
      D => D(12),
      Q => \r_input_coeffs_reg_n_0_[7][7][12]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][7][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][7][16]_i_1_n_0\,
      D => D(13),
      Q => \r_input_coeffs_reg_n_0_[7][7][13]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][7][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][7][16]_i_1_n_0\,
      D => D(14),
      Q => \r_input_coeffs_reg_n_0_[7][7][14]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][7][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][7][16]_i_1_n_0\,
      D => D(15),
      Q => \r_input_coeffs_reg_n_0_[7][7][15]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][7][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][7][16]_i_1_n_0\,
      D => D(16),
      Q => \r_input_coeffs_reg_n_0_[7][7][16]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][7][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][7][16]_i_1_n_0\,
      D => D(1),
      Q => \r_input_coeffs_reg_n_0_[7][7][1]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][7][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][7][16]_i_1_n_0\,
      D => D(2),
      Q => \r_input_coeffs_reg_n_0_[7][7][2]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][7][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][7][16]_i_1_n_0\,
      D => D(3),
      Q => \r_input_coeffs_reg_n_0_[7][7][3]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][7][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][7][16]_i_1_n_0\,
      D => D(4),
      Q => \r_input_coeffs_reg_n_0_[7][7][4]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][7][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][7][16]_i_1_n_0\,
      D => D(5),
      Q => \r_input_coeffs_reg_n_0_[7][7][5]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][7][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][7][16]_i_1_n_0\,
      D => D(6),
      Q => \r_input_coeffs_reg_n_0_[7][7][6]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][7][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][7][16]_i_1_n_0\,
      D => D(7),
      Q => \r_input_coeffs_reg_n_0_[7][7][7]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][7][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][7][16]_i_1_n_0\,
      D => D(8),
      Q => \r_input_coeffs_reg_n_0_[7][7][8]\,
      R => \r_reg0_3_reg[0]\
    );
\r_input_coeffs_reg[7][7][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][7][16]_i_1_n_0\,
      D => D(9),
      Q => \r_input_coeffs_reg_n_0_[7][7][9]\,
      R => \r_reg0_3_reg[0]\
    );
\r_next_output_col[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222F2F2F88808080"
    )
        port map (
      I0 => \r_next_output_col[2]_i_2__0_n_0\,
      I1 => \r_next_output_col_reg_n_0_[0]\,
      I2 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I3 => \^w_trans_to_dct1_axis_tvalid\,
      I4 => \r_o_axis_TDATA_reg[0]_0\,
      I5 => \r_next_output_col_reg_n_0_[1]\,
      O => \r_next_output_col[1]_i_1__0_n_0\
    );
\r_next_output_col[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^r_core_state\(1),
      I1 => \^r_core_state\(0),
      O => \^w_trans_to_dct1_axis_tvalid\
    );
\r_next_output_col[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF80808000"
    )
        port map (
      I0 => \r_next_output_col[2]_i_2__0_n_0\,
      I1 => \r_next_output_col_reg_n_0_[0]\,
      I2 => \r_next_output_col_reg_n_0_[1]\,
      I3 => \^fsm_sequential_r_core_state_reg[0]_0\,
      I4 => r_o_axis_TLAST,
      I5 => \r_next_output_col_reg_n_0_[2]\,
      O => \r_next_output_col[2]_i_1__0_n_0\
    );
\r_next_output_col[2]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \^r_core_state\(0),
      I1 => \r_o_axis_TDATA_reg[0]_0\,
      I2 => \^w_trans_to_dct1_axis_tlast\,
      O => \r_next_output_col[2]_i_2__0_n_0\
    );
\r_next_output_col[2]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \r_o_axis_TDATA_reg[0]_0\,
      I1 => \^r_core_state\(0),
      I2 => \^r_core_state\(1),
      O => r_o_axis_TLAST
    );
\r_next_output_col_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => s3_n0_n_38,
      Q => \r_next_output_col_reg_n_0_[0]\,
      R => \r_reg0_3_reg[0]\
    );
\r_next_output_col_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_next_output_col[1]_i_1__0_n_0\,
      Q => \r_next_output_col_reg_n_0_[1]\,
      R => \r_reg0_3_reg[0]\
    );
\r_next_output_col_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_next_output_col[2]_i_1__0_n_0\,
      Q => \r_next_output_col_reg_n_0_[2]\,
      R => \r_reg0_3_reg[0]\
    );
\r_next_output_row[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F3F7F00004000"
    )
        port map (
      I0 => \^w_trans_to_dct1_axis_tlast\,
      I1 => \r_next_output_row_reg[0]_0\,
      I2 => \^w_trans_to_dct1_axis_tvalid\,
      I3 => \r_next_output_col_reg_n_0_[2]\,
      I4 => \r_next_output_row[0]_i_2_n_0\,
      I5 => \r_next_output_row_reg_n_0_[0]\,
      O => \r_next_output_row[0]_i_1_n_0\
    );
\r_next_output_row[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \r_next_output_col_reg_n_0_[0]\,
      I1 => \r_next_output_col_reg_n_0_[1]\,
      O => \r_next_output_row[0]_i_2_n_0\
    );
\r_next_output_row[0]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F3F7F00004000"
    )
        port map (
      I0 => \^w_trans_to_dct1_axis_tlast\,
      I1 => \r_o_axis_TDATA_reg[0]_0\,
      I2 => \^w_trans_to_dct1_axis_tvalid\,
      I3 => \r_next_output_col_reg_n_0_[2]\,
      I4 => \r_next_output_row[0]_i_2_n_0\,
      I5 => \r_next_output_row_reg_n_0_[0]\,
      O => \r_next_output_row[0]_rep_i_1_n_0\
    );
\r_next_output_row[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15FF2A00"
    )
        port map (
      I0 => \r_next_output_row_reg[0]_rep_n_0\,
      I1 => \r_o_axis_TDATA_reg[0]_0\,
      I2 => \^w_trans_to_dct1_axis_tlast\,
      I3 => r_next_output_row,
      I4 => \r_next_output_row_reg_n_0_[1]\,
      O => \r_next_output_row[1]_i_1_n_0\
    );
\r_next_output_row[1]_rep_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15FF2A00"
    )
        port map (
      I0 => \r_next_output_row_reg[0]_rep_n_0\,
      I1 => \r_o_axis_TDATA_reg[0]_0\,
      I2 => \^w_trans_to_dct1_axis_tlast\,
      I3 => r_next_output_row,
      I4 => \r_next_output_row_reg_n_0_[1]\,
      O => \r_next_output_row[1]_rep_i_1_n_0\
    );
\r_next_output_row[1]_rep_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15FF2A00"
    )
        port map (
      I0 => \r_next_output_row_reg[0]_rep_n_0\,
      I1 => \r_o_axis_TDATA_reg[0]_0\,
      I2 => \^w_trans_to_dct1_axis_tlast\,
      I3 => r_next_output_row,
      I4 => \r_next_output_row_reg_n_0_[1]\,
      O => \r_next_output_row[1]_rep_i_1__0_n_0\
    );
\r_next_output_row[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0777FFFF70000000"
    )
        port map (
      I0 => \r_o_axis_TDATA_reg[0]_0\,
      I1 => \^w_trans_to_dct1_axis_tlast\,
      I2 => \r_next_output_row_reg[0]_rep_n_0\,
      I3 => \r_next_output_row_reg_n_0_[1]\,
      I4 => r_next_output_row,
      I5 => \^r_next_output_row_reg[2]_0\,
      O => \r_next_output_row[2]_i_1_n_0\
    );
\r_next_output_row[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C080808080808080"
    )
        port map (
      I0 => \^w_trans_to_dct1_axis_tlast\,
      I1 => \r_o_axis_TDATA_reg[0]_0\,
      I2 => \^w_trans_to_dct1_axis_tvalid\,
      I3 => \r_next_output_col_reg_n_0_[2]\,
      I4 => \r_next_output_col_reg_n_0_[1]\,
      I5 => \r_next_output_col_reg_n_0_[0]\,
      O => r_next_output_row
    );
\r_next_output_row_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_next_output_row[0]_i_1_n_0\,
      Q => \r_next_output_row_reg_n_0_[0]\,
      R => \r_reg0_3_reg[0]\
    );
\r_next_output_row_reg[0]_rep\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_next_output_row[0]_rep_i_1_n_0\,
      Q => \r_next_output_row_reg[0]_rep_n_0\,
      R => \r_reg0_3_reg[0]\
    );
\r_next_output_row_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_next_output_row[1]_i_1_n_0\,
      Q => \r_next_output_row_reg_n_0_[1]\,
      R => \r_reg0_3_reg[0]\
    );
\r_next_output_row_reg[1]_rep\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_next_output_row[1]_rep_i_1_n_0\,
      Q => \r_next_output_row_reg[1]_rep_n_0\,
      R => \r_reg0_3_reg[0]\
    );
\r_next_output_row_reg[1]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_next_output_row[1]_rep_i_1__0_n_0\,
      Q => \r_next_output_row_reg[1]_rep__0_n_0\,
      R => \r_reg0_3_reg[0]\
    );
\r_next_output_row_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_next_output_row[2]_i_1_n_0\,
      Q => \^r_next_output_row_reg[2]_0\,
      R => \r_reg0_3_reg[0]\
    );
\r_o_axis_TDATA[0]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00530000"
    )
        port map (
      I0 => \r_o_axis_TDATA[0]_i_23_n_0\,
      I1 => \r_o_axis_TDATA[0]_i_24_n_0\,
      I2 => \^r_next_output_row_reg[2]_0\,
      I3 => \r_next_output_col_reg_n_0_[1]\,
      I4 => \r_next_output_col_reg_n_0_[0]\,
      O => \r_o_axis_TDATA[0]_i_10_n_0\
    );
\r_o_axis_TDATA[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][4]_103\(0),
      I1 => \r_output_coeffs_reg[6][4]_95\(0),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[5][4]_87\(0),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[4][4]_79\(0),
      O => \r_o_axis_TDATA[0]_i_11_n_0\
    );
\r_o_axis_TDATA[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][4]_71\(0),
      I1 => \r_output_coeffs_reg[2][4]_63\(0),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[1][4]_55\(0),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[0][4]_47\(0),
      O => \r_o_axis_TDATA[0]_i_12_n_0\
    );
\r_o_axis_TDATA[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][5]_70\(0),
      I1 => \r_output_coeffs_reg[2][5]_62\(0),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[1][5]_54\(0),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[0][5]_46\(0),
      O => \r_o_axis_TDATA[0]_i_13_n_0\
    );
\r_o_axis_TDATA[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][5]_102\(0),
      I1 => \r_output_coeffs_reg[6][5]_94\(0),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[5][5]_86\(0),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[4][5]_78\(0),
      O => \r_o_axis_TDATA[0]_i_14_n_0\
    );
\r_o_axis_TDATA[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][7]_68\(0),
      I1 => \r_output_coeffs_reg[2][7]_60\(0),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[1][7]_52\(0),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[0][7]_44\(0),
      O => \r_o_axis_TDATA[0]_i_15_n_0\
    );
\r_o_axis_TDATA[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][7]_100\(0),
      I1 => \r_output_coeffs_reg[6][7]_92\(0),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[5][7]_84\(0),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[4][7]_76\(0),
      O => \r_o_axis_TDATA[0]_i_16_n_0\
    );
\r_o_axis_TDATA[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][6]_69\(0),
      I1 => \r_output_coeffs_reg[2][6]_61\(0),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[1][6]_53\(0),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[0][6]_45\(0),
      O => \r_o_axis_TDATA[0]_i_17_n_0\
    );
\r_o_axis_TDATA[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][6]_101\(0),
      I1 => \r_output_coeffs_reg[6][6]_93\(0),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[5][6]_85\(0),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[4][6]_77\(0),
      O => \r_o_axis_TDATA[0]_i_18_n_0\
    );
\r_o_axis_TDATA[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F444444"
    )
        port map (
      I0 => \^r_core_state\(1),
      I1 => \r_output_coeffs_reg[0][1]_50\(0),
      I2 => \r_o_axis_TDATA[0]_i_2__0_n_0\,
      I3 => \r_next_output_col[2]_i_2__0_n_0\,
      I4 => \r_o_axis_TDATA[0]_i_3__0_n_0\,
      O => r_o_axis_TDATA1_in(0)
    );
\r_o_axis_TDATA[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][0]_75\(0),
      I1 => \r_output_coeffs_reg[2][0]_67\(0),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[1][0]_59\(0),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[0][0]_51\(0),
      O => \r_o_axis_TDATA[0]_i_21_n_0\
    );
\r_o_axis_TDATA[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][0]_107\(0),
      I1 => \r_output_coeffs_reg[6][0]_99\(0),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[5][0]_91\(0),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[4][0]_83\(0),
      O => \r_o_axis_TDATA[0]_i_22_n_0\
    );
\r_o_axis_TDATA[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][1]_106\(0),
      I1 => \r_output_coeffs_reg[6][1]_98\(0),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[5][1]_90\(0),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[4][1]_82\(0),
      O => \r_o_axis_TDATA[0]_i_23_n_0\
    );
\r_o_axis_TDATA[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][1]_74\(0),
      I1 => \r_output_coeffs_reg[2][1]_66\(0),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[1][1]_58\(0),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[0][1]_50\(0),
      O => \r_o_axis_TDATA[0]_i_24_n_0\
    );
\r_o_axis_TDATA[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][2]_73\(0),
      I1 => \r_output_coeffs_reg[2][2]_65\(0),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[1][2]_57\(0),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[0][2]_49\(0),
      O => \r_o_axis_TDATA[0]_i_25_n_0\
    );
\r_o_axis_TDATA[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][2]_105\(0),
      I1 => \r_output_coeffs_reg[6][2]_97\(0),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[5][2]_89\(0),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[4][2]_81\(0),
      O => \r_o_axis_TDATA[0]_i_26_n_0\
    );
\r_o_axis_TDATA[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][3]_72\(0),
      I1 => \r_output_coeffs_reg[2][3]_64\(0),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[1][3]_56\(0),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[0][3]_48\(0),
      O => \r_o_axis_TDATA[0]_i_27_n_0\
    );
\r_o_axis_TDATA[0]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][3]_104\(0),
      I1 => \r_output_coeffs_reg[6][3]_96\(0),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[5][3]_88\(0),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[4][3]_80\(0),
      O => \r_o_axis_TDATA[0]_i_28_n_0\
    );
\r_o_axis_TDATA[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002AA02A0A2AAA2A"
    )
        port map (
      I0 => \r_o_axis_TDATA[0]_i_4__0_n_0\,
      I1 => \r_o_axis_TDATA_reg[0]_i_5_n_0\,
      I2 => \r_next_output_col_reg_n_0_[0]\,
      I3 => \r_next_output_col_reg_n_0_[1]\,
      I4 => \r_o_axis_TDATA_reg[0]_i_6_n_0\,
      I5 => \r_o_axis_TDATA_reg[0]_i_7_n_0\,
      O => \r_o_axis_TDATA[0]_i_2__0_n_0\
    );
\r_o_axis_TDATA[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEECCCF"
    )
        port map (
      I0 => \r_o_axis_TDATA_reg[0]_i_8_n_0\,
      I1 => \r_next_output_col_reg_n_0_[2]\,
      I2 => \r_o_axis_TDATA_reg[0]_i_9_n_0\,
      I3 => \r_next_output_col_reg_n_0_[0]\,
      I4 => \r_next_output_col_reg_n_0_[1]\,
      I5 => \r_o_axis_TDATA[0]_i_10_n_0\,
      O => \r_o_axis_TDATA[0]_i_3__0_n_0\
    );
\r_o_axis_TDATA[0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8AAA8A8A8AAAAAA"
    )
        port map (
      I0 => \r_next_output_col_reg_n_0_[2]\,
      I1 => \r_next_output_col_reg_n_0_[0]\,
      I2 => \r_next_output_col_reg_n_0_[1]\,
      I3 => \r_o_axis_TDATA[0]_i_11_n_0\,
      I4 => \^r_next_output_row_reg[2]_0\,
      I5 => \r_o_axis_TDATA[0]_i_12_n_0\,
      O => \r_o_axis_TDATA[0]_i_4__0_n_0\
    );
\r_o_axis_TDATA[10]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][0]_75\(10),
      I1 => \r_output_coeffs_reg[2][0]_67\(10),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[1][0]_59\(10),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[0][0]_51\(10),
      O => \r_o_axis_TDATA[10]_i_10_n_0\
    );
\r_o_axis_TDATA[10]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][0]_107\(10),
      I1 => \r_output_coeffs_reg[6][0]_99\(10),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[5][0]_91\(10),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[4][0]_83\(10),
      O => \r_o_axis_TDATA[10]_i_11_n_0\
    );
\r_o_axis_TDATA[10]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][3]_72\(10),
      I1 => \r_output_coeffs_reg[2][3]_64\(10),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[1][3]_56\(10),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[0][3]_48\(10),
      O => \r_o_axis_TDATA[10]_i_12_n_0\
    );
\r_o_axis_TDATA[10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][3]_104\(10),
      I1 => \r_output_coeffs_reg[6][3]_96\(10),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[5][3]_88\(10),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[4][3]_80\(10),
      O => \r_o_axis_TDATA[10]_i_13_n_0\
    );
\r_o_axis_TDATA[10]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][2]_73\(10),
      I1 => \r_output_coeffs_reg[2][2]_65\(10),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[1][2]_57\(10),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[0][2]_49\(10),
      O => \r_o_axis_TDATA[10]_i_14_n_0\
    );
\r_o_axis_TDATA[10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][2]_105\(10),
      I1 => \r_output_coeffs_reg[6][2]_97\(10),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[5][2]_89\(10),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[4][2]_81\(10),
      O => \r_o_axis_TDATA[10]_i_15_n_0\
    );
\r_o_axis_TDATA[10]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][5]_70\(10),
      I1 => \r_output_coeffs_reg[2][5]_62\(10),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[1][5]_54\(10),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[0][5]_46\(10),
      O => \r_o_axis_TDATA[10]_i_16_n_0\
    );
\r_o_axis_TDATA[10]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][5]_102\(10),
      I1 => \r_output_coeffs_reg[6][5]_94\(10),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[5][5]_86\(10),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[4][5]_78\(10),
      O => \r_o_axis_TDATA[10]_i_17_n_0\
    );
\r_o_axis_TDATA[10]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][4]_71\(10),
      I1 => \r_output_coeffs_reg[2][4]_63\(10),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[1][4]_55\(10),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[0][4]_47\(10),
      O => \r_o_axis_TDATA[10]_i_18_n_0\
    );
\r_o_axis_TDATA[10]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][4]_103\(10),
      I1 => \r_output_coeffs_reg[6][4]_95\(10),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[5][4]_87\(10),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[4][4]_79\(10),
      O => \r_o_axis_TDATA[10]_i_19_n_0\
    );
\r_o_axis_TDATA[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444F4444F4FF4444"
    )
        port map (
      I0 => \^r_core_state\(1),
      I1 => \r_output_coeffs_reg[0][1]_50\(10),
      I2 => \r_next_output_col_reg_n_0_[2]\,
      I3 => \r_o_axis_TDATA_reg[10]_i_2_n_0\,
      I4 => \r_next_output_col[2]_i_2__0_n_0\,
      I5 => \r_o_axis_TDATA_reg[10]_i_3_n_0\,
      O => r_o_axis_TDATA1_in(10)
    );
\r_o_axis_TDATA[10]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][7]_68\(10),
      I1 => \r_output_coeffs_reg[2][7]_60\(10),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[1][7]_52\(10),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[0][7]_44\(10),
      O => \r_o_axis_TDATA[10]_i_20_n_0\
    );
\r_o_axis_TDATA[10]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][7]_100\(10),
      I1 => \r_output_coeffs_reg[6][7]_92\(10),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[5][7]_84\(10),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[4][7]_76\(10),
      O => \r_o_axis_TDATA[10]_i_21_n_0\
    );
\r_o_axis_TDATA[10]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][6]_69\(10),
      I1 => \r_output_coeffs_reg[2][6]_61\(10),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[1][6]_53\(10),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[0][6]_45\(10),
      O => \r_o_axis_TDATA[10]_i_22_n_0\
    );
\r_o_axis_TDATA[10]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][6]_101\(10),
      I1 => \r_output_coeffs_reg[6][6]_93\(10),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[5][6]_85\(10),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[4][6]_77\(10),
      O => \r_o_axis_TDATA[10]_i_23_n_0\
    );
\r_o_axis_TDATA[10]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \r_o_axis_TDATA[10]_i_8_n_0\,
      I1 => \r_o_axis_TDATA[10]_i_9_n_0\,
      I2 => \r_next_output_col_reg_n_0_[0]\,
      I3 => \r_o_axis_TDATA[10]_i_10_n_0\,
      I4 => \^r_next_output_row_reg[2]_0\,
      I5 => \r_o_axis_TDATA[10]_i_11_n_0\,
      O => \r_o_axis_TDATA[10]_i_4__0_n_0\
    );
\r_o_axis_TDATA[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \r_o_axis_TDATA[10]_i_12_n_0\,
      I1 => \r_o_axis_TDATA[10]_i_13_n_0\,
      I2 => \r_next_output_col_reg_n_0_[0]\,
      I3 => \r_o_axis_TDATA[10]_i_14_n_0\,
      I4 => \^r_next_output_row_reg[2]_0\,
      I5 => \r_o_axis_TDATA[10]_i_15_n_0\,
      O => \r_o_axis_TDATA[10]_i_5_n_0\
    );
\r_o_axis_TDATA[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \r_o_axis_TDATA[10]_i_16_n_0\,
      I1 => \r_o_axis_TDATA[10]_i_17_n_0\,
      I2 => \r_next_output_col_reg_n_0_[0]\,
      I3 => \r_o_axis_TDATA[10]_i_18_n_0\,
      I4 => \^r_next_output_row_reg[2]_0\,
      I5 => \r_o_axis_TDATA[10]_i_19_n_0\,
      O => \r_o_axis_TDATA[10]_i_6_n_0\
    );
\r_o_axis_TDATA[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \r_o_axis_TDATA[10]_i_20_n_0\,
      I1 => \r_o_axis_TDATA[10]_i_21_n_0\,
      I2 => \r_next_output_col_reg_n_0_[0]\,
      I3 => \r_o_axis_TDATA[10]_i_22_n_0\,
      I4 => \^r_next_output_row_reg[2]_0\,
      I5 => \r_o_axis_TDATA[10]_i_23_n_0\,
      O => \r_o_axis_TDATA[10]_i_7_n_0\
    );
\r_o_axis_TDATA[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][1]_74\(10),
      I1 => \r_output_coeffs_reg[2][1]_66\(10),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[1][1]_58\(10),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[0][1]_50\(10),
      O => \r_o_axis_TDATA[10]_i_8_n_0\
    );
\r_o_axis_TDATA[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][1]_106\(10),
      I1 => \r_output_coeffs_reg[6][1]_98\(10),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[5][1]_90\(10),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[4][1]_82\(10),
      O => \r_o_axis_TDATA[10]_i_9_n_0\
    );
\r_o_axis_TDATA[11]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00530000"
    )
        port map (
      I0 => \r_o_axis_TDATA[11]_i_24_n_0\,
      I1 => \r_o_axis_TDATA[11]_i_25_n_0\,
      I2 => \^r_next_output_row_reg[2]_0\,
      I3 => \r_next_output_col_reg_n_0_[0]\,
      I4 => \r_next_output_col_reg_n_0_[1]\,
      O => \r_o_axis_TDATA[11]_i_10_n_0\
    );
\r_o_axis_TDATA[11]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00530000"
    )
        port map (
      I0 => \r_o_axis_TDATA[11]_i_26_n_0\,
      I1 => \r_o_axis_TDATA[11]_i_27_n_0\,
      I2 => \^r_next_output_row_reg[2]_0\,
      I3 => \r_next_output_col_reg_n_0_[1]\,
      I4 => \r_next_output_col_reg_n_0_[0]\,
      O => \r_o_axis_TDATA[11]_i_11_n_0\
    );
\r_o_axis_TDATA[11]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][4]_103\(11),
      I1 => \r_output_coeffs_reg[6][4]_95\(11),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[5][4]_87\(11),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[4][4]_79\(11),
      O => \r_o_axis_TDATA[11]_i_12_n_0\
    );
\r_o_axis_TDATA[11]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][4]_71\(11),
      I1 => \r_output_coeffs_reg[2][4]_63\(11),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[1][4]_55\(11),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[0][4]_47\(11),
      O => \r_o_axis_TDATA[11]_i_13_n_0\
    );
\r_o_axis_TDATA[11]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][5]_70\(11),
      I1 => \r_output_coeffs_reg[2][5]_62\(11),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[1][5]_54\(11),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[0][5]_46\(11),
      O => \r_o_axis_TDATA[11]_i_14_n_0\
    );
\r_o_axis_TDATA[11]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][5]_102\(11),
      I1 => \r_output_coeffs_reg[6][5]_94\(11),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[5][5]_86\(11),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[4][5]_78\(11),
      O => \r_o_axis_TDATA[11]_i_15_n_0\
    );
\r_o_axis_TDATA[11]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][7]_68\(11),
      I1 => \r_output_coeffs_reg[2][7]_60\(11),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[1][7]_52\(11),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[0][7]_44\(11),
      O => \r_o_axis_TDATA[11]_i_16_n_0\
    );
\r_o_axis_TDATA[11]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][7]_100\(11),
      I1 => \r_output_coeffs_reg[6][7]_92\(11),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[5][7]_84\(11),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[4][7]_76\(11),
      O => \r_o_axis_TDATA[11]_i_17_n_0\
    );
\r_o_axis_TDATA[11]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][6]_69\(11),
      I1 => \r_output_coeffs_reg[2][6]_61\(11),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[1][6]_53\(11),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[0][6]_45\(11),
      O => \r_o_axis_TDATA[11]_i_18_n_0\
    );
\r_o_axis_TDATA[11]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][6]_101\(11),
      I1 => \r_output_coeffs_reg[6][6]_93\(11),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[5][6]_85\(11),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[4][6]_77\(11),
      O => \r_o_axis_TDATA[11]_i_19_n_0\
    );
\r_o_axis_TDATA[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F444444"
    )
        port map (
      I0 => \^r_core_state\(1),
      I1 => \r_output_coeffs_reg[0][1]_50\(11),
      I2 => \r_o_axis_TDATA[11]_i_2__0_n_0\,
      I3 => \r_next_output_col[2]_i_2__0_n_0\,
      I4 => \r_o_axis_TDATA[11]_i_3__0_n_0\,
      O => r_o_axis_TDATA1_in(11)
    );
\r_o_axis_TDATA[11]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][3]_72\(11),
      I1 => \r_output_coeffs_reg[2][3]_64\(11),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[1][3]_56\(11),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[0][3]_48\(11),
      O => \r_o_axis_TDATA[11]_i_20_n_0\
    );
\r_o_axis_TDATA[11]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][3]_104\(11),
      I1 => \r_output_coeffs_reg[6][3]_96\(11),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[5][3]_88\(11),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[4][3]_80\(11),
      O => \r_o_axis_TDATA[11]_i_21_n_0\
    );
\r_o_axis_TDATA[11]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][0]_75\(11),
      I1 => \r_output_coeffs_reg[2][0]_67\(11),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[1][0]_59\(11),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[0][0]_51\(11),
      O => \r_o_axis_TDATA[11]_i_22_n_0\
    );
\r_o_axis_TDATA[11]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][0]_107\(11),
      I1 => \r_output_coeffs_reg[6][0]_99\(11),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[5][0]_91\(11),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[4][0]_83\(11),
      O => \r_o_axis_TDATA[11]_i_23_n_0\
    );
\r_o_axis_TDATA[11]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \r_output_coeffs_reg[5][2]_89\(11),
      I1 => \r_output_coeffs_reg[4][2]_81\(11),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[7][2]_105\(11),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[6][2]_97\(11),
      O => \r_o_axis_TDATA[11]_i_24_n_0\
    );
\r_o_axis_TDATA[11]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][2]_73\(11),
      I1 => \r_output_coeffs_reg[2][2]_65\(11),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[1][2]_57\(11),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[0][2]_49\(11),
      O => \r_o_axis_TDATA[11]_i_25_n_0\
    );
\r_o_axis_TDATA[11]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][1]_106\(11),
      I1 => \r_output_coeffs_reg[6][1]_98\(11),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[5][1]_90\(11),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[4][1]_82\(11),
      O => \r_o_axis_TDATA[11]_i_26_n_0\
    );
\r_o_axis_TDATA[11]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][1]_74\(11),
      I1 => \r_output_coeffs_reg[2][1]_66\(11),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[1][1]_58\(11),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[0][1]_50\(11),
      O => \r_o_axis_TDATA[11]_i_27_n_0\
    );
\r_o_axis_TDATA[11]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002AA02A0A2AAA2A"
    )
        port map (
      I0 => \r_o_axis_TDATA[11]_i_4__0_n_0\,
      I1 => \r_o_axis_TDATA_reg[11]_i_5_n_0\,
      I2 => \r_next_output_col_reg_n_0_[0]\,
      I3 => \r_next_output_col_reg_n_0_[1]\,
      I4 => \r_o_axis_TDATA_reg[11]_i_6_n_0\,
      I5 => \r_o_axis_TDATA_reg[11]_i_7_n_0\,
      O => \r_o_axis_TDATA[11]_i_2__0_n_0\
    );
\r_o_axis_TDATA[11]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFAAAB"
    )
        port map (
      I0 => \r_o_axis_TDATA[11]_i_8_n_0\,
      I1 => \r_o_axis_TDATA_reg[11]_i_9_n_0\,
      I2 => \r_next_output_col_reg_n_0_[0]\,
      I3 => \r_next_output_col_reg_n_0_[1]\,
      I4 => \r_o_axis_TDATA[11]_i_10_n_0\,
      I5 => \r_o_axis_TDATA[11]_i_11_n_0\,
      O => \r_o_axis_TDATA[11]_i_3__0_n_0\
    );
\r_o_axis_TDATA[11]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8AAA8A8A8AAAAAA"
    )
        port map (
      I0 => \r_next_output_col_reg_n_0_[2]\,
      I1 => \r_next_output_col_reg_n_0_[0]\,
      I2 => \r_next_output_col_reg_n_0_[1]\,
      I3 => \r_o_axis_TDATA[11]_i_12_n_0\,
      I4 => \^r_next_output_row_reg[2]_0\,
      I5 => \r_o_axis_TDATA[11]_i_13_n_0\,
      O => \r_o_axis_TDATA[11]_i_4__0_n_0\
    );
\r_o_axis_TDATA[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEAEAAAEAEA"
    )
        port map (
      I0 => \r_next_output_col_reg_n_0_[2]\,
      I1 => \r_next_output_col_reg_n_0_[1]\,
      I2 => \r_next_output_col_reg_n_0_[0]\,
      I3 => \^r_next_output_row_reg[2]_0\,
      I4 => \r_o_axis_TDATA[11]_i_20_n_0\,
      I5 => \r_o_axis_TDATA[11]_i_21_n_0\,
      O => \r_o_axis_TDATA[11]_i_8_n_0\
    );
\r_o_axis_TDATA[12]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][4]_71\(12),
      I1 => \r_output_coeffs_reg[2][4]_63\(12),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[1][4]_55\(12),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[0][4]_47\(12),
      O => \r_o_axis_TDATA[12]_i_10_n_0\
    );
\r_o_axis_TDATA[12]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][4]_103\(12),
      I1 => \r_output_coeffs_reg[6][4]_95\(12),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[5][4]_87\(12),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[4][4]_79\(12),
      O => \r_o_axis_TDATA[12]_i_11_n_0\
    );
\r_o_axis_TDATA[12]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][7]_68\(12),
      I1 => \r_output_coeffs_reg[2][7]_60\(12),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[1][7]_52\(12),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[0][7]_44\(12),
      O => \r_o_axis_TDATA[12]_i_12_n_0\
    );
\r_o_axis_TDATA[12]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][7]_100\(12),
      I1 => \r_output_coeffs_reg[6][7]_92\(12),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[5][7]_84\(12),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[4][7]_76\(12),
      O => \r_o_axis_TDATA[12]_i_13_n_0\
    );
\r_o_axis_TDATA[12]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][6]_69\(12),
      I1 => \r_output_coeffs_reg[2][6]_61\(12),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[1][6]_53\(12),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[0][6]_45\(12),
      O => \r_o_axis_TDATA[12]_i_14_n_0\
    );
\r_o_axis_TDATA[12]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][6]_101\(12),
      I1 => \r_output_coeffs_reg[6][6]_93\(12),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[5][6]_85\(12),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[4][6]_77\(12),
      O => \r_o_axis_TDATA[12]_i_15_n_0\
    );
\r_o_axis_TDATA[12]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][1]_74\(12),
      I1 => \r_output_coeffs_reg[2][1]_66\(12),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[1][1]_58\(12),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[0][1]_50\(12),
      O => \r_o_axis_TDATA[12]_i_16_n_0\
    );
\r_o_axis_TDATA[12]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][1]_106\(12),
      I1 => \r_output_coeffs_reg[6][1]_98\(12),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[5][1]_90\(12),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[4][1]_82\(12),
      O => \r_o_axis_TDATA[12]_i_17_n_0\
    );
\r_o_axis_TDATA[12]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][0]_75\(12),
      I1 => \r_output_coeffs_reg[2][0]_67\(12),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[1][0]_59\(12),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[0][0]_51\(12),
      O => \r_o_axis_TDATA[12]_i_18_n_0\
    );
\r_o_axis_TDATA[12]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][0]_107\(12),
      I1 => \r_output_coeffs_reg[6][0]_99\(12),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[5][0]_91\(12),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[4][0]_83\(12),
      O => \r_o_axis_TDATA[12]_i_19_n_0\
    );
\r_o_axis_TDATA[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444444FFF4444"
    )
        port map (
      I0 => \^r_core_state\(1),
      I1 => \r_output_coeffs_reg[0][1]_50\(12),
      I2 => \r_next_output_col_reg_n_0_[2]\,
      I3 => \r_o_axis_TDATA_reg[12]_i_2_n_0\,
      I4 => \r_next_output_col[2]_i_2__0_n_0\,
      I5 => \r_o_axis_TDATA_reg[12]_i_3_n_0\,
      O => r_o_axis_TDATA1_in(12)
    );
\r_o_axis_TDATA[12]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][3]_72\(12),
      I1 => \r_output_coeffs_reg[2][3]_64\(12),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[1][3]_56\(12),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[0][3]_48\(12),
      O => \r_o_axis_TDATA[12]_i_20_n_0\
    );
\r_o_axis_TDATA[12]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][3]_104\(12),
      I1 => \r_output_coeffs_reg[6][3]_96\(12),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[5][3]_88\(12),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[4][3]_80\(12),
      O => \r_o_axis_TDATA[12]_i_21_n_0\
    );
\r_o_axis_TDATA[12]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][2]_73\(12),
      I1 => \r_output_coeffs_reg[2][2]_65\(12),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[1][2]_57\(12),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[0][2]_49\(12),
      O => \r_o_axis_TDATA[12]_i_22_n_0\
    );
\r_o_axis_TDATA[12]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][2]_105\(12),
      I1 => \r_output_coeffs_reg[6][2]_97\(12),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[5][2]_89\(12),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[4][2]_81\(12),
      O => \r_o_axis_TDATA[12]_i_23_n_0\
    );
\r_o_axis_TDATA[12]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \r_o_axis_TDATA[12]_i_8_n_0\,
      I1 => \r_o_axis_TDATA[12]_i_9_n_0\,
      I2 => \r_next_output_col_reg_n_0_[0]\,
      I3 => \r_o_axis_TDATA[12]_i_10_n_0\,
      I4 => \^r_next_output_row_reg[2]_0\,
      I5 => \r_o_axis_TDATA[12]_i_11_n_0\,
      O => \r_o_axis_TDATA[12]_i_4__0_n_0\
    );
\r_o_axis_TDATA[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \r_o_axis_TDATA[12]_i_12_n_0\,
      I1 => \r_o_axis_TDATA[12]_i_13_n_0\,
      I2 => \r_next_output_col_reg_n_0_[0]\,
      I3 => \r_o_axis_TDATA[12]_i_14_n_0\,
      I4 => \^r_next_output_row_reg[2]_0\,
      I5 => \r_o_axis_TDATA[12]_i_15_n_0\,
      O => \r_o_axis_TDATA[12]_i_5_n_0\
    );
\r_o_axis_TDATA[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \r_o_axis_TDATA[12]_i_16_n_0\,
      I1 => \r_o_axis_TDATA[12]_i_17_n_0\,
      I2 => \r_next_output_col_reg_n_0_[0]\,
      I3 => \r_o_axis_TDATA[12]_i_18_n_0\,
      I4 => \^r_next_output_row_reg[2]_0\,
      I5 => \r_o_axis_TDATA[12]_i_19_n_0\,
      O => \r_o_axis_TDATA[12]_i_6_n_0\
    );
\r_o_axis_TDATA[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \r_o_axis_TDATA[12]_i_20_n_0\,
      I1 => \r_o_axis_TDATA[12]_i_21_n_0\,
      I2 => \r_next_output_col_reg_n_0_[0]\,
      I3 => \r_o_axis_TDATA[12]_i_22_n_0\,
      I4 => \^r_next_output_row_reg[2]_0\,
      I5 => \r_o_axis_TDATA[12]_i_23_n_0\,
      O => \r_o_axis_TDATA[12]_i_7_n_0\
    );
\r_o_axis_TDATA[12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][5]_70\(12),
      I1 => \r_output_coeffs_reg[2][5]_62\(12),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[1][5]_54\(12),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[0][5]_46\(12),
      O => \r_o_axis_TDATA[12]_i_8_n_0\
    );
\r_o_axis_TDATA[12]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][5]_102\(12),
      I1 => \r_output_coeffs_reg[6][5]_94\(12),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[5][5]_86\(12),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[4][5]_78\(12),
      O => \r_o_axis_TDATA[12]_i_9_n_0\
    );
\r_o_axis_TDATA[13]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00530000"
    )
        port map (
      I0 => \r_o_axis_TDATA[13]_i_24_n_0\,
      I1 => \r_o_axis_TDATA[13]_i_25_n_0\,
      I2 => \^r_next_output_row_reg[2]_0\,
      I3 => \r_next_output_col_reg_n_0_[0]\,
      I4 => \r_next_output_col_reg_n_0_[1]\,
      O => \r_o_axis_TDATA[13]_i_10_n_0\
    );
\r_o_axis_TDATA[13]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00530000"
    )
        port map (
      I0 => \r_o_axis_TDATA[13]_i_26_n_0\,
      I1 => \r_o_axis_TDATA[13]_i_27_n_0\,
      I2 => \^r_next_output_row_reg[2]_0\,
      I3 => \r_next_output_col_reg_n_0_[1]\,
      I4 => \r_next_output_col_reg_n_0_[0]\,
      O => \r_o_axis_TDATA[13]_i_11_n_0\
    );
\r_o_axis_TDATA[13]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][4]_103\(13),
      I1 => \r_output_coeffs_reg[6][4]_95\(13),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[5][4]_87\(13),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[4][4]_79\(13),
      O => \r_o_axis_TDATA[13]_i_12_n_0\
    );
\r_o_axis_TDATA[13]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][4]_71\(13),
      I1 => \r_output_coeffs_reg[2][4]_63\(13),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[1][4]_55\(13),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[0][4]_47\(13),
      O => \r_o_axis_TDATA[13]_i_13_n_0\
    );
\r_o_axis_TDATA[13]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][5]_70\(13),
      I1 => \r_output_coeffs_reg[2][5]_62\(13),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[1][5]_54\(13),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[0][5]_46\(13),
      O => \r_o_axis_TDATA[13]_i_14_n_0\
    );
\r_o_axis_TDATA[13]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][5]_102\(13),
      I1 => \r_output_coeffs_reg[6][5]_94\(13),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[5][5]_86\(13),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[4][5]_78\(13),
      O => \r_o_axis_TDATA[13]_i_15_n_0\
    );
\r_o_axis_TDATA[13]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][7]_68\(13),
      I1 => \r_output_coeffs_reg[2][7]_60\(13),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[1][7]_52\(13),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[0][7]_44\(13),
      O => \r_o_axis_TDATA[13]_i_16_n_0\
    );
\r_o_axis_TDATA[13]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][7]_100\(13),
      I1 => \r_output_coeffs_reg[6][7]_92\(13),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[5][7]_84\(13),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[4][7]_76\(13),
      O => \r_o_axis_TDATA[13]_i_17_n_0\
    );
\r_o_axis_TDATA[13]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][6]_69\(13),
      I1 => \r_output_coeffs_reg[2][6]_61\(13),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[1][6]_53\(13),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[0][6]_45\(13),
      O => \r_o_axis_TDATA[13]_i_18_n_0\
    );
\r_o_axis_TDATA[13]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][6]_101\(13),
      I1 => \r_output_coeffs_reg[6][6]_93\(13),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[5][6]_85\(13),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[4][6]_77\(13),
      O => \r_o_axis_TDATA[13]_i_19_n_0\
    );
\r_o_axis_TDATA[13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F444444"
    )
        port map (
      I0 => \^r_core_state\(1),
      I1 => \r_output_coeffs_reg[0][1]_50\(13),
      I2 => \r_o_axis_TDATA[13]_i_2__0_n_0\,
      I3 => \r_next_output_col[2]_i_2__0_n_0\,
      I4 => \r_o_axis_TDATA[13]_i_3__0_n_0\,
      O => r_o_axis_TDATA1_in(13)
    );
\r_o_axis_TDATA[13]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][3]_72\(13),
      I1 => \r_output_coeffs_reg[2][3]_64\(13),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[1][3]_56\(13),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[0][3]_48\(13),
      O => \r_o_axis_TDATA[13]_i_20_n_0\
    );
\r_o_axis_TDATA[13]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][3]_104\(13),
      I1 => \r_output_coeffs_reg[6][3]_96\(13),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[5][3]_88\(13),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[4][3]_80\(13),
      O => \r_o_axis_TDATA[13]_i_21_n_0\
    );
\r_o_axis_TDATA[13]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][0]_75\(13),
      I1 => \r_output_coeffs_reg[2][0]_67\(13),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[1][0]_59\(13),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[0][0]_51\(13),
      O => \r_o_axis_TDATA[13]_i_22_n_0\
    );
\r_o_axis_TDATA[13]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][0]_107\(13),
      I1 => \r_output_coeffs_reg[6][0]_99\(13),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[5][0]_91\(13),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[4][0]_83\(13),
      O => \r_o_axis_TDATA[13]_i_23_n_0\
    );
\r_o_axis_TDATA[13]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \r_output_coeffs_reg[5][2]_89\(13),
      I1 => \r_output_coeffs_reg[4][2]_81\(13),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[7][2]_105\(13),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[6][2]_97\(13),
      O => \r_o_axis_TDATA[13]_i_24_n_0\
    );
\r_o_axis_TDATA[13]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][2]_73\(13),
      I1 => \r_output_coeffs_reg[2][2]_65\(13),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[1][2]_57\(13),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[0][2]_49\(13),
      O => \r_o_axis_TDATA[13]_i_25_n_0\
    );
\r_o_axis_TDATA[13]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][1]_106\(13),
      I1 => \r_output_coeffs_reg[6][1]_98\(13),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[5][1]_90\(13),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[4][1]_82\(13),
      O => \r_o_axis_TDATA[13]_i_26_n_0\
    );
\r_o_axis_TDATA[13]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][1]_74\(13),
      I1 => \r_output_coeffs_reg[2][1]_66\(13),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[1][1]_58\(13),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[0][1]_50\(13),
      O => \r_o_axis_TDATA[13]_i_27_n_0\
    );
\r_o_axis_TDATA[13]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002AA02A0A2AAA2A"
    )
        port map (
      I0 => \r_o_axis_TDATA[13]_i_4__0_n_0\,
      I1 => \r_o_axis_TDATA_reg[13]_i_5_n_0\,
      I2 => \r_next_output_col_reg_n_0_[0]\,
      I3 => \r_next_output_col_reg_n_0_[1]\,
      I4 => \r_o_axis_TDATA_reg[13]_i_6_n_0\,
      I5 => \r_o_axis_TDATA_reg[13]_i_7_n_0\,
      O => \r_o_axis_TDATA[13]_i_2__0_n_0\
    );
\r_o_axis_TDATA[13]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFAAAB"
    )
        port map (
      I0 => \r_o_axis_TDATA[13]_i_8_n_0\,
      I1 => \r_o_axis_TDATA_reg[13]_i_9_n_0\,
      I2 => \r_next_output_col_reg_n_0_[0]\,
      I3 => \r_next_output_col_reg_n_0_[1]\,
      I4 => \r_o_axis_TDATA[13]_i_10_n_0\,
      I5 => \r_o_axis_TDATA[13]_i_11_n_0\,
      O => \r_o_axis_TDATA[13]_i_3__0_n_0\
    );
\r_o_axis_TDATA[13]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8AAA8A8A8AAAAAA"
    )
        port map (
      I0 => \r_next_output_col_reg_n_0_[2]\,
      I1 => \r_next_output_col_reg_n_0_[0]\,
      I2 => \r_next_output_col_reg_n_0_[1]\,
      I3 => \r_o_axis_TDATA[13]_i_12_n_0\,
      I4 => \^r_next_output_row_reg[2]_0\,
      I5 => \r_o_axis_TDATA[13]_i_13_n_0\,
      O => \r_o_axis_TDATA[13]_i_4__0_n_0\
    );
\r_o_axis_TDATA[13]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEAEAAAEAEA"
    )
        port map (
      I0 => \r_next_output_col_reg_n_0_[2]\,
      I1 => \r_next_output_col_reg_n_0_[1]\,
      I2 => \r_next_output_col_reg_n_0_[0]\,
      I3 => \^r_next_output_row_reg[2]_0\,
      I4 => \r_o_axis_TDATA[13]_i_20_n_0\,
      I5 => \r_o_axis_TDATA[13]_i_21_n_0\,
      O => \r_o_axis_TDATA[13]_i_8_n_0\
    );
\r_o_axis_TDATA[14]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][7]_68\(14),
      I1 => \r_output_coeffs_reg[2][7]_60\(14),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[1][7]_52\(14),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[0][7]_44\(14),
      O => \r_o_axis_TDATA[14]_i_10_n_0\
    );
\r_o_axis_TDATA[14]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][7]_100\(14),
      I1 => \r_output_coeffs_reg[6][7]_92\(14),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[5][7]_84\(14),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[4][7]_76\(14),
      O => \r_o_axis_TDATA[14]_i_11_n_0\
    );
\r_o_axis_TDATA[14]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][6]_69\(14),
      I1 => \r_output_coeffs_reg[2][6]_61\(14),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[1][6]_53\(14),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[0][6]_45\(14),
      O => \r_o_axis_TDATA[14]_i_12_n_0\
    );
\r_o_axis_TDATA[14]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][6]_101\(14),
      I1 => \r_output_coeffs_reg[6][6]_93\(14),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[5][6]_85\(14),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[4][6]_77\(14),
      O => \r_o_axis_TDATA[14]_i_13_n_0\
    );
\r_o_axis_TDATA[14]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][5]_70\(14),
      I1 => \r_output_coeffs_reg[2][5]_62\(14),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[1][5]_54\(14),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[0][5]_46\(14),
      O => \r_o_axis_TDATA[14]_i_14_n_0\
    );
\r_o_axis_TDATA[14]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][5]_102\(14),
      I1 => \r_output_coeffs_reg[6][5]_94\(14),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[5][5]_86\(14),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[4][5]_78\(14),
      O => \r_o_axis_TDATA[14]_i_15_n_0\
    );
\r_o_axis_TDATA[14]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][4]_71\(14),
      I1 => \r_output_coeffs_reg[2][4]_63\(14),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[1][4]_55\(14),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[0][4]_47\(14),
      O => \r_o_axis_TDATA[14]_i_16_n_0\
    );
\r_o_axis_TDATA[14]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][4]_103\(14),
      I1 => \r_output_coeffs_reg[6][4]_95\(14),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[5][4]_87\(14),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[4][4]_79\(14),
      O => \r_o_axis_TDATA[14]_i_17_n_0\
    );
\r_o_axis_TDATA[14]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][1]_74\(14),
      I1 => \r_output_coeffs_reg[2][1]_66\(14),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[1][1]_58\(14),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[0][1]_50\(14),
      O => \r_o_axis_TDATA[14]_i_18_n_0\
    );
\r_o_axis_TDATA[14]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][1]_106\(14),
      I1 => \r_output_coeffs_reg[6][1]_98\(14),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[5][1]_90\(14),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[4][1]_82\(14),
      O => \r_o_axis_TDATA[14]_i_19_n_0\
    );
\r_o_axis_TDATA[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4444444F444F44"
    )
        port map (
      I0 => \^r_core_state\(1),
      I1 => \r_output_coeffs_reg[0][1]_50\(14),
      I2 => \r_o_axis_TDATA[14]_i_2__0_n_0\,
      I3 => \r_next_output_col[2]_i_2__0_n_0\,
      I4 => \r_next_output_col_reg_n_0_[2]\,
      I5 => \r_o_axis_TDATA_reg[14]_i_3_n_0\,
      O => r_o_axis_TDATA1_in(14)
    );
\r_o_axis_TDATA[14]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][0]_107\(14),
      I1 => \r_output_coeffs_reg[6][0]_99\(14),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[5][0]_91\(14),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[4][0]_83\(14),
      O => \r_o_axis_TDATA[14]_i_20_n_0\
    );
\r_o_axis_TDATA[14]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][0]_75\(14),
      I1 => \r_output_coeffs_reg[2][0]_67\(14),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[1][0]_59\(14),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[0][0]_51\(14),
      O => \r_o_axis_TDATA[14]_i_21_n_0\
    );
\r_o_axis_TDATA[14]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][3]_72\(14),
      I1 => \r_output_coeffs_reg[2][3]_64\(14),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[1][3]_56\(14),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[0][3]_48\(14),
      O => \r_o_axis_TDATA[14]_i_22_n_0\
    );
\r_o_axis_TDATA[14]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][3]_104\(14),
      I1 => \r_output_coeffs_reg[6][3]_96\(14),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[5][3]_88\(14),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[4][3]_80\(14),
      O => \r_o_axis_TDATA[14]_i_23_n_0\
    );
\r_o_axis_TDATA[14]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][2]_105\(14),
      I1 => \r_output_coeffs_reg[6][2]_97\(14),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[5][2]_89\(14),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[4][2]_81\(14),
      O => \r_o_axis_TDATA[14]_i_24_n_0\
    );
\r_o_axis_TDATA[14]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][2]_73\(14),
      I1 => \r_output_coeffs_reg[2][2]_65\(14),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[1][2]_57\(14),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[0][2]_49\(14),
      O => \r_o_axis_TDATA[14]_i_25_n_0\
    );
\r_o_axis_TDATA[14]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05050F0F0303000F"
    )
        port map (
      I0 => \r_o_axis_TDATA_reg[14]_i_4_n_0\,
      I1 => \r_o_axis_TDATA_reg[14]_i_5_n_0\,
      I2 => \r_o_axis_TDATA[14]_i_6_n_0\,
      I3 => \r_o_axis_TDATA_reg[14]_i_7_n_0\,
      I4 => \r_next_output_col_reg_n_0_[1]\,
      I5 => \r_next_output_col_reg_n_0_[0]\,
      O => \r_o_axis_TDATA[14]_i_2__0_n_0\
    );
\r_o_axis_TDATA[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00202220FFFFFFFF"
    )
        port map (
      I0 => \r_next_output_col_reg_n_0_[0]\,
      I1 => \r_next_output_col_reg_n_0_[1]\,
      I2 => \r_o_axis_TDATA[14]_i_14_n_0\,
      I3 => \^r_next_output_row_reg[2]_0\,
      I4 => \r_o_axis_TDATA[14]_i_15_n_0\,
      I5 => \r_next_output_col_reg_n_0_[2]\,
      O => \r_o_axis_TDATA[14]_i_6_n_0\
    );
\r_o_axis_TDATA[14]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"303F5050303F5F5F"
    )
        port map (
      I0 => \r_o_axis_TDATA[14]_i_18_n_0\,
      I1 => \r_o_axis_TDATA[14]_i_19_n_0\,
      I2 => \r_next_output_col_reg_n_0_[0]\,
      I3 => \r_o_axis_TDATA[14]_i_20_n_0\,
      I4 => \^r_next_output_row_reg[2]_0\,
      I5 => \r_o_axis_TDATA[14]_i_21_n_0\,
      O => \r_o_axis_TDATA[14]_i_8_n_0\
    );
\r_o_axis_TDATA[14]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"303F5050303F5F5F"
    )
        port map (
      I0 => \r_o_axis_TDATA[14]_i_22_n_0\,
      I1 => \r_o_axis_TDATA[14]_i_23_n_0\,
      I2 => \r_next_output_col_reg_n_0_[0]\,
      I3 => \r_o_axis_TDATA[14]_i_24_n_0\,
      I4 => \^r_next_output_row_reg[2]_0\,
      I5 => \r_o_axis_TDATA[14]_i_25_n_0\,
      O => \r_o_axis_TDATA[14]_i_9_n_0\
    );
\r_o_axis_TDATA[15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][4]_71\(15),
      I1 => \r_output_coeffs_reg[2][4]_63\(15),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[1][4]_55\(15),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[0][4]_47\(15),
      O => \r_o_axis_TDATA[15]_i_10_n_0\
    );
\r_o_axis_TDATA[15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][4]_103\(15),
      I1 => \r_output_coeffs_reg[6][4]_95\(15),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[5][4]_87\(15),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[4][4]_79\(15),
      O => \r_o_axis_TDATA[15]_i_11_n_0\
    );
\r_o_axis_TDATA[15]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][7]_68\(15),
      I1 => \r_output_coeffs_reg[2][7]_60\(15),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[1][7]_52\(15),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[0][7]_44\(15),
      O => \r_o_axis_TDATA[15]_i_12_n_0\
    );
\r_o_axis_TDATA[15]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][7]_100\(15),
      I1 => \r_output_coeffs_reg[6][7]_92\(15),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[5][7]_84\(15),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[4][7]_76\(15),
      O => \r_o_axis_TDATA[15]_i_13_n_0\
    );
\r_o_axis_TDATA[15]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][6]_69\(15),
      I1 => \r_output_coeffs_reg[2][6]_61\(15),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[1][6]_53\(15),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[0][6]_45\(15),
      O => \r_o_axis_TDATA[15]_i_14_n_0\
    );
\r_o_axis_TDATA[15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][6]_101\(15),
      I1 => \r_output_coeffs_reg[6][6]_93\(15),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[5][6]_85\(15),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[4][6]_77\(15),
      O => \r_o_axis_TDATA[15]_i_15_n_0\
    );
\r_o_axis_TDATA[15]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][1]_74\(15),
      I1 => \r_output_coeffs_reg[2][1]_66\(15),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[1][1]_58\(15),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[0][1]_50\(15),
      O => \r_o_axis_TDATA[15]_i_16_n_0\
    );
\r_o_axis_TDATA[15]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][1]_106\(15),
      I1 => \r_output_coeffs_reg[6][1]_98\(15),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[5][1]_90\(15),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[4][1]_82\(15),
      O => \r_o_axis_TDATA[15]_i_17_n_0\
    );
\r_o_axis_TDATA[15]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][0]_75\(15),
      I1 => \r_output_coeffs_reg[2][0]_67\(15),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[1][0]_59\(15),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[0][0]_51\(15),
      O => \r_o_axis_TDATA[15]_i_18_n_0\
    );
\r_o_axis_TDATA[15]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][0]_107\(15),
      I1 => \r_output_coeffs_reg[6][0]_99\(15),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[5][0]_91\(15),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[4][0]_83\(15),
      O => \r_o_axis_TDATA[15]_i_19_n_0\
    );
\r_o_axis_TDATA[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444444FFF4444"
    )
        port map (
      I0 => \^r_core_state\(1),
      I1 => \r_output_coeffs_reg[0][1]_50\(15),
      I2 => \r_next_output_col_reg_n_0_[2]\,
      I3 => \r_o_axis_TDATA_reg[15]_i_2_n_0\,
      I4 => \r_next_output_col[2]_i_2__0_n_0\,
      I5 => \r_o_axis_TDATA_reg[15]_i_3_n_0\,
      O => r_o_axis_TDATA1_in(15)
    );
\r_o_axis_TDATA[15]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][3]_72\(15),
      I1 => \r_output_coeffs_reg[2][3]_64\(15),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[1][3]_56\(15),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[0][3]_48\(15),
      O => \r_o_axis_TDATA[15]_i_20_n_0\
    );
\r_o_axis_TDATA[15]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][3]_104\(15),
      I1 => \r_output_coeffs_reg[6][3]_96\(15),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[5][3]_88\(15),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[4][3]_80\(15),
      O => \r_o_axis_TDATA[15]_i_21_n_0\
    );
\r_o_axis_TDATA[15]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][2]_73\(15),
      I1 => \r_output_coeffs_reg[2][2]_65\(15),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[1][2]_57\(15),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[0][2]_49\(15),
      O => \r_o_axis_TDATA[15]_i_22_n_0\
    );
\r_o_axis_TDATA[15]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][2]_105\(15),
      I1 => \r_output_coeffs_reg[6][2]_97\(15),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[5][2]_89\(15),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[4][2]_81\(15),
      O => \r_o_axis_TDATA[15]_i_23_n_0\
    );
\r_o_axis_TDATA[15]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \r_o_axis_TDATA[15]_i_8_n_0\,
      I1 => \r_o_axis_TDATA[15]_i_9_n_0\,
      I2 => \r_next_output_col_reg_n_0_[0]\,
      I3 => \r_o_axis_TDATA[15]_i_10_n_0\,
      I4 => \^r_next_output_row_reg[2]_0\,
      I5 => \r_o_axis_TDATA[15]_i_11_n_0\,
      O => \r_o_axis_TDATA[15]_i_4__0_n_0\
    );
\r_o_axis_TDATA[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \r_o_axis_TDATA[15]_i_12_n_0\,
      I1 => \r_o_axis_TDATA[15]_i_13_n_0\,
      I2 => \r_next_output_col_reg_n_0_[0]\,
      I3 => \r_o_axis_TDATA[15]_i_14_n_0\,
      I4 => \^r_next_output_row_reg[2]_0\,
      I5 => \r_o_axis_TDATA[15]_i_15_n_0\,
      O => \r_o_axis_TDATA[15]_i_5_n_0\
    );
\r_o_axis_TDATA[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \r_o_axis_TDATA[15]_i_16_n_0\,
      I1 => \r_o_axis_TDATA[15]_i_17_n_0\,
      I2 => \r_next_output_col_reg_n_0_[0]\,
      I3 => \r_o_axis_TDATA[15]_i_18_n_0\,
      I4 => \^r_next_output_row_reg[2]_0\,
      I5 => \r_o_axis_TDATA[15]_i_19_n_0\,
      O => \r_o_axis_TDATA[15]_i_6_n_0\
    );
\r_o_axis_TDATA[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \r_o_axis_TDATA[15]_i_20_n_0\,
      I1 => \r_o_axis_TDATA[15]_i_21_n_0\,
      I2 => \r_next_output_col_reg_n_0_[0]\,
      I3 => \r_o_axis_TDATA[15]_i_22_n_0\,
      I4 => \^r_next_output_row_reg[2]_0\,
      I5 => \r_o_axis_TDATA[15]_i_23_n_0\,
      O => \r_o_axis_TDATA[15]_i_7_n_0\
    );
\r_o_axis_TDATA[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][5]_70\(15),
      I1 => \r_output_coeffs_reg[2][5]_62\(15),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[1][5]_54\(15),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[0][5]_46\(15),
      O => \r_o_axis_TDATA[15]_i_8_n_0\
    );
\r_o_axis_TDATA[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][5]_102\(15),
      I1 => \r_output_coeffs_reg[6][5]_94\(15),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[5][5]_86\(15),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[4][5]_78\(15),
      O => \r_o_axis_TDATA[15]_i_9_n_0\
    );
\r_o_axis_TDATA[16]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"303F5050303F5F5F"
    )
        port map (
      I0 => \r_o_axis_TDATA[16]_i_23_n_0\,
      I1 => \r_o_axis_TDATA[16]_i_24_n_0\,
      I2 => \r_next_output_col_reg_n_0_[0]\,
      I3 => \r_o_axis_TDATA[16]_i_25_n_0\,
      I4 => \^r_next_output_row_reg[2]_0\,
      I5 => \r_o_axis_TDATA[16]_i_26_n_0\,
      O => \r_o_axis_TDATA[16]_i_10_n_0\
    );
\r_o_axis_TDATA[16]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][7]_68\(16),
      I1 => \r_output_coeffs_reg[2][7]_60\(16),
      I2 => \r_next_output_row_reg[1]_rep__0_n_0\,
      I3 => \r_output_coeffs_reg[1][7]_52\(16),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[0][7]_44\(16),
      O => \r_o_axis_TDATA[16]_i_11_n_0\
    );
\r_o_axis_TDATA[16]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][7]_100\(16),
      I1 => \r_output_coeffs_reg[6][7]_92\(16),
      I2 => \r_next_output_row_reg[1]_rep__0_n_0\,
      I3 => \r_output_coeffs_reg[5][7]_84\(16),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[4][7]_76\(16),
      O => \r_o_axis_TDATA[16]_i_12_n_0\
    );
\r_o_axis_TDATA[16]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][6]_69\(16),
      I1 => \r_output_coeffs_reg[2][6]_61\(16),
      I2 => \r_next_output_row_reg[1]_rep__0_n_0\,
      I3 => \r_output_coeffs_reg[1][6]_53\(16),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[0][6]_45\(16),
      O => \r_o_axis_TDATA[16]_i_13_n_0\
    );
\r_o_axis_TDATA[16]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][6]_101\(16),
      I1 => \r_output_coeffs_reg[6][6]_93\(16),
      I2 => \r_next_output_row_reg[1]_rep__0_n_0\,
      I3 => \r_output_coeffs_reg[5][6]_85\(16),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[4][6]_77\(16),
      O => \r_o_axis_TDATA[16]_i_14_n_0\
    );
\r_o_axis_TDATA[16]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][5]_70\(16),
      I1 => \r_output_coeffs_reg[2][5]_62\(16),
      I2 => \r_next_output_row_reg[1]_rep__0_n_0\,
      I3 => \r_output_coeffs_reg[1][5]_54\(16),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[0][5]_46\(16),
      O => \r_o_axis_TDATA[16]_i_15_n_0\
    );
\r_o_axis_TDATA[16]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][5]_102\(16),
      I1 => \r_output_coeffs_reg[6][5]_94\(16),
      I2 => \r_next_output_row_reg[1]_rep__0_n_0\,
      I3 => \r_output_coeffs_reg[5][5]_86\(16),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[4][5]_78\(16),
      O => \r_o_axis_TDATA[16]_i_16_n_0\
    );
\r_o_axis_TDATA[16]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][4]_71\(16),
      I1 => \r_output_coeffs_reg[2][4]_63\(16),
      I2 => \r_next_output_row_reg[1]_rep__0_n_0\,
      I3 => \r_output_coeffs_reg[1][4]_55\(16),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[0][4]_47\(16),
      O => \r_o_axis_TDATA[16]_i_17_n_0\
    );
\r_o_axis_TDATA[16]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][4]_103\(16),
      I1 => \r_output_coeffs_reg[6][4]_95\(16),
      I2 => \r_next_output_row_reg[1]_rep__0_n_0\,
      I3 => \r_output_coeffs_reg[5][4]_87\(16),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[4][4]_79\(16),
      O => \r_o_axis_TDATA[16]_i_18_n_0\
    );
\r_o_axis_TDATA[16]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][3]_72\(16),
      I1 => \r_output_coeffs_reg[2][3]_64\(16),
      I2 => \r_next_output_row_reg[1]_rep__0_n_0\,
      I3 => \r_output_coeffs_reg[1][3]_56\(16),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[0][3]_48\(16),
      O => \r_o_axis_TDATA[16]_i_19_n_0\
    );
\r_o_axis_TDATA[16]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][3]_104\(16),
      I1 => \r_output_coeffs_reg[6][3]_96\(16),
      I2 => \r_next_output_row_reg[1]_rep__0_n_0\,
      I3 => \r_output_coeffs_reg[5][3]_88\(16),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[4][3]_80\(16),
      O => \r_o_axis_TDATA[16]_i_20_n_0\
    );
\r_o_axis_TDATA[16]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][2]_105\(16),
      I1 => \r_output_coeffs_reg[6][2]_97\(16),
      I2 => \r_next_output_row_reg[1]_rep__0_n_0\,
      I3 => \r_output_coeffs_reg[5][2]_89\(16),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[4][2]_81\(16),
      O => \r_o_axis_TDATA[16]_i_21_n_0\
    );
\r_o_axis_TDATA[16]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][2]_73\(16),
      I1 => \r_output_coeffs_reg[2][2]_65\(16),
      I2 => \r_next_output_row_reg[1]_rep__0_n_0\,
      I3 => \r_output_coeffs_reg[1][2]_57\(16),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[0][2]_49\(16),
      O => \r_o_axis_TDATA[16]_i_22_n_0\
    );
\r_o_axis_TDATA[16]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][1]_74\(16),
      I1 => \r_output_coeffs_reg[2][1]_66\(16),
      I2 => \r_next_output_row_reg[1]_rep__0_n_0\,
      I3 => \r_output_coeffs_reg[1][1]_58\(16),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[0][1]_50\(16),
      O => \r_o_axis_TDATA[16]_i_23_n_0\
    );
\r_o_axis_TDATA[16]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][1]_106\(16),
      I1 => \r_output_coeffs_reg[6][1]_98\(16),
      I2 => \r_next_output_row_reg[1]_rep__0_n_0\,
      I3 => \r_output_coeffs_reg[5][1]_90\(16),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[4][1]_82\(16),
      O => \r_o_axis_TDATA[16]_i_24_n_0\
    );
\r_o_axis_TDATA[16]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][0]_107\(16),
      I1 => \r_output_coeffs_reg[6][0]_99\(16),
      I2 => \r_next_output_row_reg[1]_rep__0_n_0\,
      I3 => \r_output_coeffs_reg[5][0]_91\(16),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[4][0]_83\(16),
      O => \r_o_axis_TDATA[16]_i_25_n_0\
    );
\r_o_axis_TDATA[16]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][0]_75\(16),
      I1 => \r_output_coeffs_reg[2][0]_67\(16),
      I2 => \r_next_output_row_reg[1]_rep__0_n_0\,
      I3 => \r_output_coeffs_reg[1][0]_59\(16),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[0][0]_51\(16),
      O => \r_o_axis_TDATA[16]_i_26_n_0\
    );
\r_o_axis_TDATA[16]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F444444"
    )
        port map (
      I0 => \^r_core_state\(1),
      I1 => \r_output_coeffs_reg[0][1]_50\(16),
      I2 => \r_o_axis_TDATA[16]_i_3__0_n_0\,
      I3 => \r_next_output_col[2]_i_2__0_n_0\,
      I4 => \r_o_axis_TDATA[16]_i_4__0_n_0\,
      O => r_o_axis_TDATA1_in(16)
    );
\r_o_axis_TDATA[16]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05050F0F0303000F"
    )
        port map (
      I0 => \r_o_axis_TDATA_reg[16]_i_5_n_0\,
      I1 => \r_o_axis_TDATA_reg[16]_i_6_n_0\,
      I2 => \r_o_axis_TDATA[16]_i_7_n_0\,
      I3 => \r_o_axis_TDATA_reg[16]_i_8_n_0\,
      I4 => \r_next_output_col_reg_n_0_[1]\,
      I5 => \r_next_output_col_reg_n_0_[0]\,
      O => \r_o_axis_TDATA[16]_i_3__0_n_0\
    );
\r_o_axis_TDATA[16]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF47"
    )
        port map (
      I0 => \r_o_axis_TDATA[16]_i_9_n_0\,
      I1 => \r_next_output_col_reg_n_0_[1]\,
      I2 => \r_o_axis_TDATA[16]_i_10_n_0\,
      I3 => \r_next_output_col_reg_n_0_[2]\,
      O => \r_o_axis_TDATA[16]_i_4__0_n_0\
    );
\r_o_axis_TDATA[16]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00202220FFFFFFFF"
    )
        port map (
      I0 => \r_next_output_col_reg_n_0_[0]\,
      I1 => \r_next_output_col_reg_n_0_[1]\,
      I2 => \r_o_axis_TDATA[16]_i_15_n_0\,
      I3 => \^r_next_output_row_reg[2]_0\,
      I4 => \r_o_axis_TDATA[16]_i_16_n_0\,
      I5 => \r_next_output_col_reg_n_0_[2]\,
      O => \r_o_axis_TDATA[16]_i_7_n_0\
    );
\r_o_axis_TDATA[16]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"303F5050303F5F5F"
    )
        port map (
      I0 => \r_o_axis_TDATA[16]_i_19_n_0\,
      I1 => \r_o_axis_TDATA[16]_i_20_n_0\,
      I2 => \r_next_output_col_reg_n_0_[0]\,
      I3 => \r_o_axis_TDATA[16]_i_21_n_0\,
      I4 => \^r_next_output_row_reg[2]_0\,
      I5 => \r_o_axis_TDATA[16]_i_22_n_0\,
      O => \r_o_axis_TDATA[16]_i_9_n_0\
    );
\r_o_axis_TDATA[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][4]_71\(1),
      I1 => \r_output_coeffs_reg[2][4]_63\(1),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[1][4]_55\(1),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[0][4]_47\(1),
      O => \r_o_axis_TDATA[1]_i_10_n_0\
    );
\r_o_axis_TDATA[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][4]_103\(1),
      I1 => \r_output_coeffs_reg[6][4]_95\(1),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[5][4]_87\(1),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[4][4]_79\(1),
      O => \r_o_axis_TDATA[1]_i_11_n_0\
    );
\r_o_axis_TDATA[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][7]_68\(1),
      I1 => \r_output_coeffs_reg[2][7]_60\(1),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[1][7]_52\(1),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[0][7]_44\(1),
      O => \r_o_axis_TDATA[1]_i_12_n_0\
    );
\r_o_axis_TDATA[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][7]_100\(1),
      I1 => \r_output_coeffs_reg[6][7]_92\(1),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[5][7]_84\(1),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[4][7]_76\(1),
      O => \r_o_axis_TDATA[1]_i_13_n_0\
    );
\r_o_axis_TDATA[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][6]_69\(1),
      I1 => \r_output_coeffs_reg[2][6]_61\(1),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[1][6]_53\(1),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[0][6]_45\(1),
      O => \r_o_axis_TDATA[1]_i_14_n_0\
    );
\r_o_axis_TDATA[1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][6]_101\(1),
      I1 => \r_output_coeffs_reg[6][6]_93\(1),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[5][6]_85\(1),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[4][6]_77\(1),
      O => \r_o_axis_TDATA[1]_i_15_n_0\
    );
\r_o_axis_TDATA[1]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][1]_74\(1),
      I1 => \r_output_coeffs_reg[2][1]_66\(1),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[1][1]_58\(1),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[0][1]_50\(1),
      O => \r_o_axis_TDATA[1]_i_16_n_0\
    );
\r_o_axis_TDATA[1]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][1]_106\(1),
      I1 => \r_output_coeffs_reg[6][1]_98\(1),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[5][1]_90\(1),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[4][1]_82\(1),
      O => \r_o_axis_TDATA[1]_i_17_n_0\
    );
\r_o_axis_TDATA[1]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][0]_75\(1),
      I1 => \r_output_coeffs_reg[2][0]_67\(1),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[1][0]_59\(1),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[0][0]_51\(1),
      O => \r_o_axis_TDATA[1]_i_18_n_0\
    );
\r_o_axis_TDATA[1]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][0]_107\(1),
      I1 => \r_output_coeffs_reg[6][0]_99\(1),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[5][0]_91\(1),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[4][0]_83\(1),
      O => \r_o_axis_TDATA[1]_i_19_n_0\
    );
\r_o_axis_TDATA[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444444FFF4444"
    )
        port map (
      I0 => \^r_core_state\(1),
      I1 => \r_output_coeffs_reg[0][1]_50\(1),
      I2 => \r_next_output_col_reg_n_0_[2]\,
      I3 => \r_o_axis_TDATA_reg[1]_i_2_n_0\,
      I4 => \r_next_output_col[2]_i_2__0_n_0\,
      I5 => \r_o_axis_TDATA_reg[1]_i_3_n_0\,
      O => r_o_axis_TDATA1_in(1)
    );
\r_o_axis_TDATA[1]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][3]_72\(1),
      I1 => \r_output_coeffs_reg[2][3]_64\(1),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[1][3]_56\(1),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[0][3]_48\(1),
      O => \r_o_axis_TDATA[1]_i_20_n_0\
    );
\r_o_axis_TDATA[1]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][3]_104\(1),
      I1 => \r_output_coeffs_reg[6][3]_96\(1),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[5][3]_88\(1),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[4][3]_80\(1),
      O => \r_o_axis_TDATA[1]_i_21_n_0\
    );
\r_o_axis_TDATA[1]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][2]_73\(1),
      I1 => \r_output_coeffs_reg[2][2]_65\(1),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[1][2]_57\(1),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[0][2]_49\(1),
      O => \r_o_axis_TDATA[1]_i_22_n_0\
    );
\r_o_axis_TDATA[1]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][2]_105\(1),
      I1 => \r_output_coeffs_reg[6][2]_97\(1),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[5][2]_89\(1),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[4][2]_81\(1),
      O => \r_o_axis_TDATA[1]_i_23_n_0\
    );
\r_o_axis_TDATA[1]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \r_o_axis_TDATA[1]_i_8_n_0\,
      I1 => \r_o_axis_TDATA[1]_i_9_n_0\,
      I2 => \r_next_output_col_reg_n_0_[0]\,
      I3 => \r_o_axis_TDATA[1]_i_10_n_0\,
      I4 => \^r_next_output_row_reg[2]_0\,
      I5 => \r_o_axis_TDATA[1]_i_11_n_0\,
      O => \r_o_axis_TDATA[1]_i_4__0_n_0\
    );
\r_o_axis_TDATA[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \r_o_axis_TDATA[1]_i_12_n_0\,
      I1 => \r_o_axis_TDATA[1]_i_13_n_0\,
      I2 => \r_next_output_col_reg_n_0_[0]\,
      I3 => \r_o_axis_TDATA[1]_i_14_n_0\,
      I4 => \^r_next_output_row_reg[2]_0\,
      I5 => \r_o_axis_TDATA[1]_i_15_n_0\,
      O => \r_o_axis_TDATA[1]_i_5_n_0\
    );
\r_o_axis_TDATA[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \r_o_axis_TDATA[1]_i_16_n_0\,
      I1 => \r_o_axis_TDATA[1]_i_17_n_0\,
      I2 => \r_next_output_col_reg_n_0_[0]\,
      I3 => \r_o_axis_TDATA[1]_i_18_n_0\,
      I4 => \^r_next_output_row_reg[2]_0\,
      I5 => \r_o_axis_TDATA[1]_i_19_n_0\,
      O => \r_o_axis_TDATA[1]_i_6_n_0\
    );
\r_o_axis_TDATA[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \r_o_axis_TDATA[1]_i_20_n_0\,
      I1 => \r_o_axis_TDATA[1]_i_21_n_0\,
      I2 => \r_next_output_col_reg_n_0_[0]\,
      I3 => \r_o_axis_TDATA[1]_i_22_n_0\,
      I4 => \^r_next_output_row_reg[2]_0\,
      I5 => \r_o_axis_TDATA[1]_i_23_n_0\,
      O => \r_o_axis_TDATA[1]_i_7_n_0\
    );
\r_o_axis_TDATA[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][5]_70\(1),
      I1 => \r_output_coeffs_reg[2][5]_62\(1),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[1][5]_54\(1),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[0][5]_46\(1),
      O => \r_o_axis_TDATA[1]_i_8_n_0\
    );
\r_o_axis_TDATA[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][5]_102\(1),
      I1 => \r_output_coeffs_reg[6][5]_94\(1),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[5][5]_86\(1),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[4][5]_78\(1),
      O => \r_o_axis_TDATA[1]_i_9_n_0\
    );
\r_o_axis_TDATA[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][0]_75\(2),
      I1 => \r_output_coeffs_reg[2][0]_67\(2),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[1][0]_59\(2),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[0][0]_51\(2),
      O => \r_o_axis_TDATA[2]_i_10_n_0\
    );
\r_o_axis_TDATA[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][0]_107\(2),
      I1 => \r_output_coeffs_reg[6][0]_99\(2),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[5][0]_91\(2),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[4][0]_83\(2),
      O => \r_o_axis_TDATA[2]_i_11_n_0\
    );
\r_o_axis_TDATA[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][3]_72\(2),
      I1 => \r_output_coeffs_reg[2][3]_64\(2),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[1][3]_56\(2),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[0][3]_48\(2),
      O => \r_o_axis_TDATA[2]_i_12_n_0\
    );
\r_o_axis_TDATA[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][3]_104\(2),
      I1 => \r_output_coeffs_reg[6][3]_96\(2),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[5][3]_88\(2),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[4][3]_80\(2),
      O => \r_o_axis_TDATA[2]_i_13_n_0\
    );
\r_o_axis_TDATA[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][2]_73\(2),
      I1 => \r_output_coeffs_reg[2][2]_65\(2),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[1][2]_57\(2),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[0][2]_49\(2),
      O => \r_o_axis_TDATA[2]_i_14_n_0\
    );
\r_o_axis_TDATA[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][2]_105\(2),
      I1 => \r_output_coeffs_reg[6][2]_97\(2),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[5][2]_89\(2),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[4][2]_81\(2),
      O => \r_o_axis_TDATA[2]_i_15_n_0\
    );
\r_o_axis_TDATA[2]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][5]_70\(2),
      I1 => \r_output_coeffs_reg[2][5]_62\(2),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[1][5]_54\(2),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[0][5]_46\(2),
      O => \r_o_axis_TDATA[2]_i_16_n_0\
    );
\r_o_axis_TDATA[2]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][5]_102\(2),
      I1 => \r_output_coeffs_reg[6][5]_94\(2),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[5][5]_86\(2),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[4][5]_78\(2),
      O => \r_o_axis_TDATA[2]_i_17_n_0\
    );
\r_o_axis_TDATA[2]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][4]_71\(2),
      I1 => \r_output_coeffs_reg[2][4]_63\(2),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[1][4]_55\(2),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[0][4]_47\(2),
      O => \r_o_axis_TDATA[2]_i_18_n_0\
    );
\r_o_axis_TDATA[2]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][4]_103\(2),
      I1 => \r_output_coeffs_reg[6][4]_95\(2),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[5][4]_87\(2),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[4][4]_79\(2),
      O => \r_o_axis_TDATA[2]_i_19_n_0\
    );
\r_o_axis_TDATA[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444F4444F4FF4444"
    )
        port map (
      I0 => \^r_core_state\(1),
      I1 => \r_output_coeffs_reg[0][1]_50\(2),
      I2 => \r_next_output_col_reg_n_0_[2]\,
      I3 => \r_o_axis_TDATA_reg[2]_i_2_n_0\,
      I4 => \r_next_output_col[2]_i_2__0_n_0\,
      I5 => \r_o_axis_TDATA_reg[2]_i_3_n_0\,
      O => r_o_axis_TDATA1_in(2)
    );
\r_o_axis_TDATA[2]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][7]_68\(2),
      I1 => \r_output_coeffs_reg[2][7]_60\(2),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[1][7]_52\(2),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[0][7]_44\(2),
      O => \r_o_axis_TDATA[2]_i_20_n_0\
    );
\r_o_axis_TDATA[2]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][7]_100\(2),
      I1 => \r_output_coeffs_reg[6][7]_92\(2),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[5][7]_84\(2),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[4][7]_76\(2),
      O => \r_o_axis_TDATA[2]_i_21_n_0\
    );
\r_o_axis_TDATA[2]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][6]_69\(2),
      I1 => \r_output_coeffs_reg[2][6]_61\(2),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[1][6]_53\(2),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[0][6]_45\(2),
      O => \r_o_axis_TDATA[2]_i_22_n_0\
    );
\r_o_axis_TDATA[2]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][6]_101\(2),
      I1 => \r_output_coeffs_reg[6][6]_93\(2),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[5][6]_85\(2),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[4][6]_77\(2),
      O => \r_o_axis_TDATA[2]_i_23_n_0\
    );
\r_o_axis_TDATA[2]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \r_o_axis_TDATA[2]_i_8_n_0\,
      I1 => \r_o_axis_TDATA[2]_i_9_n_0\,
      I2 => \r_next_output_col_reg_n_0_[0]\,
      I3 => \r_o_axis_TDATA[2]_i_10_n_0\,
      I4 => \^r_next_output_row_reg[2]_0\,
      I5 => \r_o_axis_TDATA[2]_i_11_n_0\,
      O => \r_o_axis_TDATA[2]_i_4__0_n_0\
    );
\r_o_axis_TDATA[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \r_o_axis_TDATA[2]_i_12_n_0\,
      I1 => \r_o_axis_TDATA[2]_i_13_n_0\,
      I2 => \r_next_output_col_reg_n_0_[0]\,
      I3 => \r_o_axis_TDATA[2]_i_14_n_0\,
      I4 => \^r_next_output_row_reg[2]_0\,
      I5 => \r_o_axis_TDATA[2]_i_15_n_0\,
      O => \r_o_axis_TDATA[2]_i_5_n_0\
    );
\r_o_axis_TDATA[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \r_o_axis_TDATA[2]_i_16_n_0\,
      I1 => \r_o_axis_TDATA[2]_i_17_n_0\,
      I2 => \r_next_output_col_reg_n_0_[0]\,
      I3 => \r_o_axis_TDATA[2]_i_18_n_0\,
      I4 => \^r_next_output_row_reg[2]_0\,
      I5 => \r_o_axis_TDATA[2]_i_19_n_0\,
      O => \r_o_axis_TDATA[2]_i_6_n_0\
    );
\r_o_axis_TDATA[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \r_o_axis_TDATA[2]_i_20_n_0\,
      I1 => \r_o_axis_TDATA[2]_i_21_n_0\,
      I2 => \r_next_output_col_reg_n_0_[0]\,
      I3 => \r_o_axis_TDATA[2]_i_22_n_0\,
      I4 => \^r_next_output_row_reg[2]_0\,
      I5 => \r_o_axis_TDATA[2]_i_23_n_0\,
      O => \r_o_axis_TDATA[2]_i_7_n_0\
    );
\r_o_axis_TDATA[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][1]_74\(2),
      I1 => \r_output_coeffs_reg[2][1]_66\(2),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[1][1]_58\(2),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[0][1]_50\(2),
      O => \r_o_axis_TDATA[2]_i_8_n_0\
    );
\r_o_axis_TDATA[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][1]_106\(2),
      I1 => \r_output_coeffs_reg[6][1]_98\(2),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[5][1]_90\(2),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[4][1]_82\(2),
      O => \r_o_axis_TDATA[2]_i_9_n_0\
    );
\r_o_axis_TDATA[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][4]_71\(3),
      I1 => \r_output_coeffs_reg[2][4]_63\(3),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[1][4]_55\(3),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[0][4]_47\(3),
      O => \r_o_axis_TDATA[3]_i_10_n_0\
    );
\r_o_axis_TDATA[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][4]_103\(3),
      I1 => \r_output_coeffs_reg[6][4]_95\(3),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[5][4]_87\(3),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[4][4]_79\(3),
      O => \r_o_axis_TDATA[3]_i_11_n_0\
    );
\r_o_axis_TDATA[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][7]_68\(3),
      I1 => \r_output_coeffs_reg[2][7]_60\(3),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[1][7]_52\(3),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[0][7]_44\(3),
      O => \r_o_axis_TDATA[3]_i_12_n_0\
    );
\r_o_axis_TDATA[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][7]_100\(3),
      I1 => \r_output_coeffs_reg[6][7]_92\(3),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[5][7]_84\(3),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[4][7]_76\(3),
      O => \r_o_axis_TDATA[3]_i_13_n_0\
    );
\r_o_axis_TDATA[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][6]_69\(3),
      I1 => \r_output_coeffs_reg[2][6]_61\(3),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[1][6]_53\(3),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[0][6]_45\(3),
      O => \r_o_axis_TDATA[3]_i_14_n_0\
    );
\r_o_axis_TDATA[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][6]_101\(3),
      I1 => \r_output_coeffs_reg[6][6]_93\(3),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[5][6]_85\(3),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[4][6]_77\(3),
      O => \r_o_axis_TDATA[3]_i_15_n_0\
    );
\r_o_axis_TDATA[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][1]_74\(3),
      I1 => \r_output_coeffs_reg[2][1]_66\(3),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[1][1]_58\(3),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[0][1]_50\(3),
      O => \r_o_axis_TDATA[3]_i_16_n_0\
    );
\r_o_axis_TDATA[3]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][1]_106\(3),
      I1 => \r_output_coeffs_reg[6][1]_98\(3),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[5][1]_90\(3),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[4][1]_82\(3),
      O => \r_o_axis_TDATA[3]_i_17_n_0\
    );
\r_o_axis_TDATA[3]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][0]_75\(3),
      I1 => \r_output_coeffs_reg[2][0]_67\(3),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[1][0]_59\(3),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[0][0]_51\(3),
      O => \r_o_axis_TDATA[3]_i_18_n_0\
    );
\r_o_axis_TDATA[3]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][0]_107\(3),
      I1 => \r_output_coeffs_reg[6][0]_99\(3),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[5][0]_91\(3),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[4][0]_83\(3),
      O => \r_o_axis_TDATA[3]_i_19_n_0\
    );
\r_o_axis_TDATA[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444444FFF4444"
    )
        port map (
      I0 => \^r_core_state\(1),
      I1 => \r_output_coeffs_reg[0][1]_50\(3),
      I2 => \r_next_output_col_reg_n_0_[2]\,
      I3 => \r_o_axis_TDATA_reg[3]_i_2_n_0\,
      I4 => \r_next_output_col[2]_i_2__0_n_0\,
      I5 => \r_o_axis_TDATA_reg[3]_i_3_n_0\,
      O => r_o_axis_TDATA1_in(3)
    );
\r_o_axis_TDATA[3]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][3]_72\(3),
      I1 => \r_output_coeffs_reg[2][3]_64\(3),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[1][3]_56\(3),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[0][3]_48\(3),
      O => \r_o_axis_TDATA[3]_i_20_n_0\
    );
\r_o_axis_TDATA[3]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][3]_104\(3),
      I1 => \r_output_coeffs_reg[6][3]_96\(3),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[5][3]_88\(3),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[4][3]_80\(3),
      O => \r_o_axis_TDATA[3]_i_21_n_0\
    );
\r_o_axis_TDATA[3]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][2]_73\(3),
      I1 => \r_output_coeffs_reg[2][2]_65\(3),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[1][2]_57\(3),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[0][2]_49\(3),
      O => \r_o_axis_TDATA[3]_i_22_n_0\
    );
\r_o_axis_TDATA[3]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][2]_105\(3),
      I1 => \r_output_coeffs_reg[6][2]_97\(3),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[5][2]_89\(3),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[4][2]_81\(3),
      O => \r_o_axis_TDATA[3]_i_23_n_0\
    );
\r_o_axis_TDATA[3]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \r_o_axis_TDATA[3]_i_8_n_0\,
      I1 => \r_o_axis_TDATA[3]_i_9_n_0\,
      I2 => \r_next_output_col_reg_n_0_[0]\,
      I3 => \r_o_axis_TDATA[3]_i_10_n_0\,
      I4 => \^r_next_output_row_reg[2]_0\,
      I5 => \r_o_axis_TDATA[3]_i_11_n_0\,
      O => \r_o_axis_TDATA[3]_i_4__0_n_0\
    );
\r_o_axis_TDATA[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \r_o_axis_TDATA[3]_i_12_n_0\,
      I1 => \r_o_axis_TDATA[3]_i_13_n_0\,
      I2 => \r_next_output_col_reg_n_0_[0]\,
      I3 => \r_o_axis_TDATA[3]_i_14_n_0\,
      I4 => \^r_next_output_row_reg[2]_0\,
      I5 => \r_o_axis_TDATA[3]_i_15_n_0\,
      O => \r_o_axis_TDATA[3]_i_5_n_0\
    );
\r_o_axis_TDATA[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \r_o_axis_TDATA[3]_i_16_n_0\,
      I1 => \r_o_axis_TDATA[3]_i_17_n_0\,
      I2 => \r_next_output_col_reg_n_0_[0]\,
      I3 => \r_o_axis_TDATA[3]_i_18_n_0\,
      I4 => \^r_next_output_row_reg[2]_0\,
      I5 => \r_o_axis_TDATA[3]_i_19_n_0\,
      O => \r_o_axis_TDATA[3]_i_6_n_0\
    );
\r_o_axis_TDATA[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \r_o_axis_TDATA[3]_i_20_n_0\,
      I1 => \r_o_axis_TDATA[3]_i_21_n_0\,
      I2 => \r_next_output_col_reg_n_0_[0]\,
      I3 => \r_o_axis_TDATA[3]_i_22_n_0\,
      I4 => \^r_next_output_row_reg[2]_0\,
      I5 => \r_o_axis_TDATA[3]_i_23_n_0\,
      O => \r_o_axis_TDATA[3]_i_7_n_0\
    );
\r_o_axis_TDATA[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][5]_70\(3),
      I1 => \r_output_coeffs_reg[2][5]_62\(3),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[1][5]_54\(3),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[0][5]_46\(3),
      O => \r_o_axis_TDATA[3]_i_8_n_0\
    );
\r_o_axis_TDATA[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][5]_102\(3),
      I1 => \r_output_coeffs_reg[6][5]_94\(3),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[5][5]_86\(3),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[4][5]_78\(3),
      O => \r_o_axis_TDATA[3]_i_9_n_0\
    );
\r_o_axis_TDATA[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][7]_68\(4),
      I1 => \r_output_coeffs_reg[2][7]_60\(4),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[1][7]_52\(4),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[0][7]_44\(4),
      O => \r_o_axis_TDATA[4]_i_10_n_0\
    );
\r_o_axis_TDATA[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][7]_100\(4),
      I1 => \r_output_coeffs_reg[6][7]_92\(4),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[5][7]_84\(4),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[4][7]_76\(4),
      O => \r_o_axis_TDATA[4]_i_11_n_0\
    );
\r_o_axis_TDATA[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][5]_102\(4),
      I1 => \r_output_coeffs_reg[6][5]_94\(4),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[5][5]_86\(4),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[4][5]_78\(4),
      O => \r_o_axis_TDATA[4]_i_12_n_0\
    );
\r_o_axis_TDATA[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][5]_70\(4),
      I1 => \r_output_coeffs_reg[2][5]_62\(4),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[1][5]_54\(4),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[0][5]_46\(4),
      O => \r_o_axis_TDATA[4]_i_13_n_0\
    );
\r_o_axis_TDATA[4]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \r_output_coeffs_reg[5][6]_85\(4),
      I1 => \r_output_coeffs_reg[4][6]_77\(4),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[7][6]_101\(4),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[6][6]_93\(4),
      O => \r_o_axis_TDATA[4]_i_14_n_0\
    );
\r_o_axis_TDATA[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][6]_69\(4),
      I1 => \r_output_coeffs_reg[2][6]_61\(4),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[1][6]_53\(4),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[0][6]_45\(4),
      O => \r_o_axis_TDATA[4]_i_15_n_0\
    );
\r_o_axis_TDATA[4]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][4]_71\(4),
      I1 => \r_output_coeffs_reg[2][4]_63\(4),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[1][4]_55\(4),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[0][4]_47\(4),
      O => \r_o_axis_TDATA[4]_i_16_n_0\
    );
\r_o_axis_TDATA[4]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][4]_103\(4),
      I1 => \r_output_coeffs_reg[6][4]_95\(4),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[5][4]_87\(4),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[4][4]_79\(4),
      O => \r_o_axis_TDATA[4]_i_17_n_0\
    );
\r_o_axis_TDATA[4]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][3]_104\(4),
      I1 => \r_output_coeffs_reg[6][3]_96\(4),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[5][3]_88\(4),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[4][3]_80\(4),
      O => \r_o_axis_TDATA[4]_i_18_n_0\
    );
\r_o_axis_TDATA[4]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][3]_72\(4),
      I1 => \r_output_coeffs_reg[2][3]_64\(4),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[1][3]_56\(4),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[0][3]_48\(4),
      O => \r_o_axis_TDATA[4]_i_19_n_0\
    );
\r_o_axis_TDATA[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F444444"
    )
        port map (
      I0 => \^r_core_state\(1),
      I1 => \r_output_coeffs_reg[0][1]_50\(4),
      I2 => \r_o_axis_TDATA[4]_i_2__0_n_0\,
      I3 => \r_next_output_col[2]_i_2__0_n_0\,
      I4 => \r_o_axis_TDATA[4]_i_3__0_n_0\,
      O => r_o_axis_TDATA1_in(4)
    );
\r_o_axis_TDATA[4]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][2]_105\(4),
      I1 => \r_output_coeffs_reg[6][2]_97\(4),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[5][2]_89\(4),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[4][2]_81\(4),
      O => \r_o_axis_TDATA[4]_i_20_n_0\
    );
\r_o_axis_TDATA[4]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][2]_73\(4),
      I1 => \r_output_coeffs_reg[2][2]_65\(4),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[1][2]_57\(4),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[0][2]_49\(4),
      O => \r_o_axis_TDATA[4]_i_21_n_0\
    );
\r_o_axis_TDATA[4]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][1]_106\(4),
      I1 => \r_output_coeffs_reg[6][1]_98\(4),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[5][1]_90\(4),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[4][1]_82\(4),
      O => \r_o_axis_TDATA[4]_i_22_n_0\
    );
\r_o_axis_TDATA[4]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][1]_74\(4),
      I1 => \r_output_coeffs_reg[2][1]_66\(4),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[1][1]_58\(4),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[0][1]_50\(4),
      O => \r_o_axis_TDATA[4]_i_23_n_0\
    );
\r_o_axis_TDATA[4]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][0]_107\(4),
      I1 => \r_output_coeffs_reg[6][0]_99\(4),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[5][0]_91\(4),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[4][0]_83\(4),
      O => \r_o_axis_TDATA[4]_i_24_n_0\
    );
\r_o_axis_TDATA[4]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][0]_75\(4),
      I1 => \r_output_coeffs_reg[2][0]_67\(4),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[1][0]_59\(4),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[0][0]_51\(4),
      O => \r_o_axis_TDATA[4]_i_25_n_0\
    );
\r_o_axis_TDATA[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020202020002"
    )
        port map (
      I0 => \r_o_axis_TDATA[4]_i_4__0_n_0\,
      I1 => \r_o_axis_TDATA[4]_i_5_n_0\,
      I2 => \r_o_axis_TDATA[4]_i_6_n_0\,
      I3 => \r_o_axis_TDATA_reg[4]_i_7_n_0\,
      I4 => \r_next_output_col_reg_n_0_[1]\,
      I5 => \r_next_output_col_reg_n_0_[0]\,
      O => \r_o_axis_TDATA[4]_i_2__0_n_0\
    );
\r_o_axis_TDATA[4]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF47"
    )
        port map (
      I0 => \r_o_axis_TDATA[4]_i_8_n_0\,
      I1 => \r_next_output_col_reg_n_0_[1]\,
      I2 => \r_o_axis_TDATA[4]_i_9_n_0\,
      I3 => \r_next_output_col_reg_n_0_[2]\,
      O => \r_o_axis_TDATA[4]_i_3__0_n_0\
    );
\r_o_axis_TDATA[4]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA2A2AAA2A2A"
    )
        port map (
      I0 => \r_next_output_col_reg_n_0_[2]\,
      I1 => \r_next_output_col_reg_n_0_[1]\,
      I2 => \r_next_output_col_reg_n_0_[0]\,
      I3 => \^r_next_output_row_reg[2]_0\,
      I4 => \r_o_axis_TDATA[4]_i_10_n_0\,
      I5 => \r_o_axis_TDATA[4]_i_11_n_0\,
      O => \r_o_axis_TDATA[4]_i_4__0_n_0\
    );
\r_o_axis_TDATA[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00740000"
    )
        port map (
      I0 => \r_o_axis_TDATA[4]_i_12_n_0\,
      I1 => \^r_next_output_row_reg[2]_0\,
      I2 => \r_o_axis_TDATA[4]_i_13_n_0\,
      I3 => \r_next_output_col_reg_n_0_[1]\,
      I4 => \r_next_output_col_reg_n_0_[0]\,
      O => \r_o_axis_TDATA[4]_i_5_n_0\
    );
\r_o_axis_TDATA[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00740000"
    )
        port map (
      I0 => \r_o_axis_TDATA[4]_i_14_n_0\,
      I1 => \^r_next_output_row_reg[2]_0\,
      I2 => \r_o_axis_TDATA[4]_i_15_n_0\,
      I3 => \r_next_output_col_reg_n_0_[0]\,
      I4 => \r_next_output_col_reg_n_0_[1]\,
      O => \r_o_axis_TDATA[4]_i_6_n_0\
    );
\r_o_axis_TDATA[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \r_o_axis_TDATA[4]_i_18_n_0\,
      I1 => \r_o_axis_TDATA[4]_i_19_n_0\,
      I2 => \r_next_output_col_reg_n_0_[0]\,
      I3 => \r_o_axis_TDATA[4]_i_20_n_0\,
      I4 => \^r_next_output_row_reg[2]_0\,
      I5 => \r_o_axis_TDATA[4]_i_21_n_0\,
      O => \r_o_axis_TDATA[4]_i_8_n_0\
    );
\r_o_axis_TDATA[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \r_o_axis_TDATA[4]_i_22_n_0\,
      I1 => \r_o_axis_TDATA[4]_i_23_n_0\,
      I2 => \r_next_output_col_reg_n_0_[0]\,
      I3 => \r_o_axis_TDATA[4]_i_24_n_0\,
      I4 => \^r_next_output_row_reg[2]_0\,
      I5 => \r_o_axis_TDATA[4]_i_25_n_0\,
      O => \r_o_axis_TDATA[4]_i_9_n_0\
    );
\r_o_axis_TDATA[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][4]_71\(5),
      I1 => \r_output_coeffs_reg[2][4]_63\(5),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[1][4]_55\(5),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[0][4]_47\(5),
      O => \r_o_axis_TDATA[5]_i_10_n_0\
    );
\r_o_axis_TDATA[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][4]_103\(5),
      I1 => \r_output_coeffs_reg[6][4]_95\(5),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[5][4]_87\(5),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[4][4]_79\(5),
      O => \r_o_axis_TDATA[5]_i_11_n_0\
    );
\r_o_axis_TDATA[5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][7]_68\(5),
      I1 => \r_output_coeffs_reg[2][7]_60\(5),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[1][7]_52\(5),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[0][7]_44\(5),
      O => \r_o_axis_TDATA[5]_i_12_n_0\
    );
\r_o_axis_TDATA[5]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][7]_100\(5),
      I1 => \r_output_coeffs_reg[6][7]_92\(5),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[5][7]_84\(5),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[4][7]_76\(5),
      O => \r_o_axis_TDATA[5]_i_13_n_0\
    );
\r_o_axis_TDATA[5]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][6]_69\(5),
      I1 => \r_output_coeffs_reg[2][6]_61\(5),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[1][6]_53\(5),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[0][6]_45\(5),
      O => \r_o_axis_TDATA[5]_i_14_n_0\
    );
\r_o_axis_TDATA[5]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][6]_101\(5),
      I1 => \r_output_coeffs_reg[6][6]_93\(5),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[5][6]_85\(5),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[4][6]_77\(5),
      O => \r_o_axis_TDATA[5]_i_15_n_0\
    );
\r_o_axis_TDATA[5]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][1]_74\(5),
      I1 => \r_output_coeffs_reg[2][1]_66\(5),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[1][1]_58\(5),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[0][1]_50\(5),
      O => \r_o_axis_TDATA[5]_i_16_n_0\
    );
\r_o_axis_TDATA[5]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][1]_106\(5),
      I1 => \r_output_coeffs_reg[6][1]_98\(5),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[5][1]_90\(5),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[4][1]_82\(5),
      O => \r_o_axis_TDATA[5]_i_17_n_0\
    );
\r_o_axis_TDATA[5]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][0]_75\(5),
      I1 => \r_output_coeffs_reg[2][0]_67\(5),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[1][0]_59\(5),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[0][0]_51\(5),
      O => \r_o_axis_TDATA[5]_i_18_n_0\
    );
\r_o_axis_TDATA[5]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][0]_107\(5),
      I1 => \r_output_coeffs_reg[6][0]_99\(5),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[5][0]_91\(5),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[4][0]_83\(5),
      O => \r_o_axis_TDATA[5]_i_19_n_0\
    );
\r_o_axis_TDATA[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444444FFF4444"
    )
        port map (
      I0 => \^r_core_state\(1),
      I1 => \r_output_coeffs_reg[0][1]_50\(5),
      I2 => \r_next_output_col_reg_n_0_[2]\,
      I3 => \r_o_axis_TDATA_reg[5]_i_2_n_0\,
      I4 => \r_next_output_col[2]_i_2__0_n_0\,
      I5 => \r_o_axis_TDATA_reg[5]_i_3_n_0\,
      O => r_o_axis_TDATA1_in(5)
    );
\r_o_axis_TDATA[5]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][3]_72\(5),
      I1 => \r_output_coeffs_reg[2][3]_64\(5),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[1][3]_56\(5),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[0][3]_48\(5),
      O => \r_o_axis_TDATA[5]_i_20_n_0\
    );
\r_o_axis_TDATA[5]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][3]_104\(5),
      I1 => \r_output_coeffs_reg[6][3]_96\(5),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[5][3]_88\(5),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[4][3]_80\(5),
      O => \r_o_axis_TDATA[5]_i_21_n_0\
    );
\r_o_axis_TDATA[5]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][2]_73\(5),
      I1 => \r_output_coeffs_reg[2][2]_65\(5),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[1][2]_57\(5),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[0][2]_49\(5),
      O => \r_o_axis_TDATA[5]_i_22_n_0\
    );
\r_o_axis_TDATA[5]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][2]_105\(5),
      I1 => \r_output_coeffs_reg[6][2]_97\(5),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[5][2]_89\(5),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[4][2]_81\(5),
      O => \r_o_axis_TDATA[5]_i_23_n_0\
    );
\r_o_axis_TDATA[5]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \r_o_axis_TDATA[5]_i_8_n_0\,
      I1 => \r_o_axis_TDATA[5]_i_9_n_0\,
      I2 => \r_next_output_col_reg_n_0_[0]\,
      I3 => \r_o_axis_TDATA[5]_i_10_n_0\,
      I4 => \^r_next_output_row_reg[2]_0\,
      I5 => \r_o_axis_TDATA[5]_i_11_n_0\,
      O => \r_o_axis_TDATA[5]_i_4__0_n_0\
    );
\r_o_axis_TDATA[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \r_o_axis_TDATA[5]_i_12_n_0\,
      I1 => \r_o_axis_TDATA[5]_i_13_n_0\,
      I2 => \r_next_output_col_reg_n_0_[0]\,
      I3 => \r_o_axis_TDATA[5]_i_14_n_0\,
      I4 => \^r_next_output_row_reg[2]_0\,
      I5 => \r_o_axis_TDATA[5]_i_15_n_0\,
      O => \r_o_axis_TDATA[5]_i_5_n_0\
    );
\r_o_axis_TDATA[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \r_o_axis_TDATA[5]_i_16_n_0\,
      I1 => \r_o_axis_TDATA[5]_i_17_n_0\,
      I2 => \r_next_output_col_reg_n_0_[0]\,
      I3 => \r_o_axis_TDATA[5]_i_18_n_0\,
      I4 => \^r_next_output_row_reg[2]_0\,
      I5 => \r_o_axis_TDATA[5]_i_19_n_0\,
      O => \r_o_axis_TDATA[5]_i_6_n_0\
    );
\r_o_axis_TDATA[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \r_o_axis_TDATA[5]_i_20_n_0\,
      I1 => \r_o_axis_TDATA[5]_i_21_n_0\,
      I2 => \r_next_output_col_reg_n_0_[0]\,
      I3 => \r_o_axis_TDATA[5]_i_22_n_0\,
      I4 => \^r_next_output_row_reg[2]_0\,
      I5 => \r_o_axis_TDATA[5]_i_23_n_0\,
      O => \r_o_axis_TDATA[5]_i_7_n_0\
    );
\r_o_axis_TDATA[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][5]_70\(5),
      I1 => \r_output_coeffs_reg[2][5]_62\(5),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[1][5]_54\(5),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[0][5]_46\(5),
      O => \r_o_axis_TDATA[5]_i_8_n_0\
    );
\r_o_axis_TDATA[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][5]_102\(5),
      I1 => \r_output_coeffs_reg[6][5]_94\(5),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[5][5]_86\(5),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[4][5]_78\(5),
      O => \r_o_axis_TDATA[5]_i_9_n_0\
    );
\r_o_axis_TDATA[6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][0]_75\(6),
      I1 => \r_output_coeffs_reg[2][0]_67\(6),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[1][0]_59\(6),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[0][0]_51\(6),
      O => \r_o_axis_TDATA[6]_i_13_n_0\
    );
\r_o_axis_TDATA[6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][0]_107\(6),
      I1 => \r_output_coeffs_reg[6][0]_99\(6),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[5][0]_91\(6),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[4][0]_83\(6),
      O => \r_o_axis_TDATA[6]_i_14_n_0\
    );
\r_o_axis_TDATA[6]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][1]_106\(6),
      I1 => \r_output_coeffs_reg[6][1]_98\(6),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[5][1]_90\(6),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[4][1]_82\(6),
      O => \r_o_axis_TDATA[6]_i_15_n_0\
    );
\r_o_axis_TDATA[6]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][1]_74\(6),
      I1 => \r_output_coeffs_reg[2][1]_66\(6),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[1][1]_58\(6),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[0][1]_50\(6),
      O => \r_o_axis_TDATA[6]_i_16_n_0\
    );
\r_o_axis_TDATA[6]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][4]_103\(6),
      I1 => \r_output_coeffs_reg[6][4]_95\(6),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[5][4]_87\(6),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[4][4]_79\(6),
      O => \r_o_axis_TDATA[6]_i_17_n_0\
    );
\r_o_axis_TDATA[6]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][4]_71\(6),
      I1 => \r_output_coeffs_reg[2][4]_63\(6),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[1][4]_55\(6),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[0][4]_47\(6),
      O => \r_o_axis_TDATA[6]_i_18_n_0\
    );
\r_o_axis_TDATA[6]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][5]_70\(6),
      I1 => \r_output_coeffs_reg[2][5]_62\(6),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[1][5]_54\(6),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[0][5]_46\(6),
      O => \r_o_axis_TDATA[6]_i_19_n_0\
    );
\r_o_axis_TDATA[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F444444"
    )
        port map (
      I0 => \^r_core_state\(1),
      I1 => \r_output_coeffs_reg[0][1]_50\(6),
      I2 => \r_o_axis_TDATA[6]_i_2__0_n_0\,
      I3 => \r_next_output_col[2]_i_2__0_n_0\,
      I4 => \r_o_axis_TDATA[6]_i_3__0_n_0\,
      O => r_o_axis_TDATA1_in(6)
    );
\r_o_axis_TDATA[6]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][5]_102\(6),
      I1 => \r_output_coeffs_reg[6][5]_94\(6),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[5][5]_86\(6),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[4][5]_78\(6),
      O => \r_o_axis_TDATA[6]_i_20_n_0\
    );
\r_o_axis_TDATA[6]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][7]_68\(6),
      I1 => \r_output_coeffs_reg[2][7]_60\(6),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[1][7]_52\(6),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[0][7]_44\(6),
      O => \r_o_axis_TDATA[6]_i_21_n_0\
    );
\r_o_axis_TDATA[6]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][7]_100\(6),
      I1 => \r_output_coeffs_reg[6][7]_92\(6),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[5][7]_84\(6),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[4][7]_76\(6),
      O => \r_o_axis_TDATA[6]_i_22_n_0\
    );
\r_o_axis_TDATA[6]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][6]_69\(6),
      I1 => \r_output_coeffs_reg[2][6]_61\(6),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[1][6]_53\(6),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[0][6]_45\(6),
      O => \r_o_axis_TDATA[6]_i_23_n_0\
    );
\r_o_axis_TDATA[6]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][6]_101\(6),
      I1 => \r_output_coeffs_reg[6][6]_93\(6),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[5][6]_85\(6),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[4][6]_77\(6),
      O => \r_o_axis_TDATA[6]_i_24_n_0\
    );
\r_o_axis_TDATA[6]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][2]_73\(6),
      I1 => \r_output_coeffs_reg[2][2]_65\(6),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[1][2]_57\(6),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[0][2]_49\(6),
      O => \r_o_axis_TDATA[6]_i_25_n_0\
    );
\r_o_axis_TDATA[6]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][2]_105\(6),
      I1 => \r_output_coeffs_reg[6][2]_97\(6),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[5][2]_89\(6),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[4][2]_81\(6),
      O => \r_o_axis_TDATA[6]_i_26_n_0\
    );
\r_o_axis_TDATA[6]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][3]_72\(6),
      I1 => \r_output_coeffs_reg[2][3]_64\(6),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[1][3]_56\(6),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[0][3]_48\(6),
      O => \r_o_axis_TDATA[6]_i_27_n_0\
    );
\r_o_axis_TDATA[6]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][3]_104\(6),
      I1 => \r_output_coeffs_reg[6][3]_96\(6),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[5][3]_88\(6),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[4][3]_80\(6),
      O => \r_o_axis_TDATA[6]_i_28_n_0\
    );
\r_o_axis_TDATA[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000011301133"
    )
        port map (
      I0 => \r_o_axis_TDATA_reg[6]_i_4_n_0\,
      I1 => \r_next_output_col_reg_n_0_[2]\,
      I2 => \r_next_output_col_reg_n_0_[0]\,
      I3 => \r_next_output_col_reg_n_0_[1]\,
      I4 => \r_o_axis_TDATA_reg[6]_i_5_n_0\,
      I5 => \r_o_axis_TDATA[6]_i_6_n_0\,
      O => \r_o_axis_TDATA[6]_i_2__0_n_0\
    );
\r_o_axis_TDATA[6]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAFEAFAEAAAEA"
    )
        port map (
      I0 => \r_o_axis_TDATA[6]_i_7_n_0\,
      I1 => \r_o_axis_TDATA_reg[6]_i_8_n_0\,
      I2 => \r_next_output_col_reg_n_0_[0]\,
      I3 => \r_next_output_col_reg_n_0_[1]\,
      I4 => \r_o_axis_TDATA_reg[6]_i_9_n_0\,
      I5 => \r_o_axis_TDATA_reg[6]_i_10_n_0\,
      O => \r_o_axis_TDATA[6]_i_3__0_n_0\
    );
\r_o_axis_TDATA[6]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00530000"
    )
        port map (
      I0 => \r_o_axis_TDATA[6]_i_15_n_0\,
      I1 => \r_o_axis_TDATA[6]_i_16_n_0\,
      I2 => \^r_next_output_row_reg[2]_0\,
      I3 => \r_next_output_col_reg_n_0_[1]\,
      I4 => \r_next_output_col_reg_n_0_[0]\,
      O => \r_o_axis_TDATA[6]_i_6_n_0\
    );
\r_o_axis_TDATA[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10111000FFFFFFFF"
    )
        port map (
      I0 => \r_next_output_col_reg_n_0_[0]\,
      I1 => \r_next_output_col_reg_n_0_[1]\,
      I2 => \r_o_axis_TDATA[6]_i_17_n_0\,
      I3 => \^r_next_output_row_reg[2]_0\,
      I4 => \r_o_axis_TDATA[6]_i_18_n_0\,
      I5 => \r_next_output_col_reg_n_0_[2]\,
      O => \r_o_axis_TDATA[6]_i_7_n_0\
    );
\r_o_axis_TDATA[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][0]_75\(7),
      I1 => \r_output_coeffs_reg[2][0]_67\(7),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[1][0]_59\(7),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[0][0]_51\(7),
      O => \r_o_axis_TDATA[7]_i_10_n_0\
    );
\r_o_axis_TDATA[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][0]_107\(7),
      I1 => \r_output_coeffs_reg[6][0]_99\(7),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[5][0]_91\(7),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[4][0]_83\(7),
      O => \r_o_axis_TDATA[7]_i_11_n_0\
    );
\r_o_axis_TDATA[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][3]_72\(7),
      I1 => \r_output_coeffs_reg[2][3]_64\(7),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[1][3]_56\(7),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[0][3]_48\(7),
      O => \r_o_axis_TDATA[7]_i_12_n_0\
    );
\r_o_axis_TDATA[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][3]_104\(7),
      I1 => \r_output_coeffs_reg[6][3]_96\(7),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[5][3]_88\(7),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[4][3]_80\(7),
      O => \r_o_axis_TDATA[7]_i_13_n_0\
    );
\r_o_axis_TDATA[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][2]_73\(7),
      I1 => \r_output_coeffs_reg[2][2]_65\(7),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[1][2]_57\(7),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[0][2]_49\(7),
      O => \r_o_axis_TDATA[7]_i_14_n_0\
    );
\r_o_axis_TDATA[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][2]_105\(7),
      I1 => \r_output_coeffs_reg[6][2]_97\(7),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[5][2]_89\(7),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[4][2]_81\(7),
      O => \r_o_axis_TDATA[7]_i_15_n_0\
    );
\r_o_axis_TDATA[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][5]_70\(7),
      I1 => \r_output_coeffs_reg[2][5]_62\(7),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[1][5]_54\(7),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[0][5]_46\(7),
      O => \r_o_axis_TDATA[7]_i_16_n_0\
    );
\r_o_axis_TDATA[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][5]_102\(7),
      I1 => \r_output_coeffs_reg[6][5]_94\(7),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[5][5]_86\(7),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[4][5]_78\(7),
      O => \r_o_axis_TDATA[7]_i_17_n_0\
    );
\r_o_axis_TDATA[7]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][4]_71\(7),
      I1 => \r_output_coeffs_reg[2][4]_63\(7),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[1][4]_55\(7),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[0][4]_47\(7),
      O => \r_o_axis_TDATA[7]_i_18_n_0\
    );
\r_o_axis_TDATA[7]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][4]_103\(7),
      I1 => \r_output_coeffs_reg[6][4]_95\(7),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[5][4]_87\(7),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[4][4]_79\(7),
      O => \r_o_axis_TDATA[7]_i_19_n_0\
    );
\r_o_axis_TDATA[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444F4444F4FF4444"
    )
        port map (
      I0 => \^r_core_state\(1),
      I1 => \r_output_coeffs_reg[0][1]_50\(7),
      I2 => \r_next_output_col_reg_n_0_[2]\,
      I3 => \r_o_axis_TDATA_reg[7]_i_2_n_0\,
      I4 => \r_next_output_col[2]_i_2__0_n_0\,
      I5 => \r_o_axis_TDATA_reg[7]_i_3_n_0\,
      O => r_o_axis_TDATA1_in(7)
    );
\r_o_axis_TDATA[7]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][7]_68\(7),
      I1 => \r_output_coeffs_reg[2][7]_60\(7),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[1][7]_52\(7),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[0][7]_44\(7),
      O => \r_o_axis_TDATA[7]_i_20_n_0\
    );
\r_o_axis_TDATA[7]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][7]_100\(7),
      I1 => \r_output_coeffs_reg[6][7]_92\(7),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[5][7]_84\(7),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[4][7]_76\(7),
      O => \r_o_axis_TDATA[7]_i_21_n_0\
    );
\r_o_axis_TDATA[7]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][6]_69\(7),
      I1 => \r_output_coeffs_reg[2][6]_61\(7),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[1][6]_53\(7),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[0][6]_45\(7),
      O => \r_o_axis_TDATA[7]_i_22_n_0\
    );
\r_o_axis_TDATA[7]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][6]_101\(7),
      I1 => \r_output_coeffs_reg[6][6]_93\(7),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[5][6]_85\(7),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[4][6]_77\(7),
      O => \r_o_axis_TDATA[7]_i_23_n_0\
    );
\r_o_axis_TDATA[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \r_o_axis_TDATA[7]_i_8_n_0\,
      I1 => \r_o_axis_TDATA[7]_i_9_n_0\,
      I2 => \r_next_output_col_reg_n_0_[0]\,
      I3 => \r_o_axis_TDATA[7]_i_10_n_0\,
      I4 => \^r_next_output_row_reg[2]_0\,
      I5 => \r_o_axis_TDATA[7]_i_11_n_0\,
      O => \r_o_axis_TDATA[7]_i_4__0_n_0\
    );
\r_o_axis_TDATA[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \r_o_axis_TDATA[7]_i_12_n_0\,
      I1 => \r_o_axis_TDATA[7]_i_13_n_0\,
      I2 => \r_next_output_col_reg_n_0_[0]\,
      I3 => \r_o_axis_TDATA[7]_i_14_n_0\,
      I4 => \^r_next_output_row_reg[2]_0\,
      I5 => \r_o_axis_TDATA[7]_i_15_n_0\,
      O => \r_o_axis_TDATA[7]_i_5_n_0\
    );
\r_o_axis_TDATA[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \r_o_axis_TDATA[7]_i_16_n_0\,
      I1 => \r_o_axis_TDATA[7]_i_17_n_0\,
      I2 => \r_next_output_col_reg_n_0_[0]\,
      I3 => \r_o_axis_TDATA[7]_i_18_n_0\,
      I4 => \^r_next_output_row_reg[2]_0\,
      I5 => \r_o_axis_TDATA[7]_i_19_n_0\,
      O => \r_o_axis_TDATA[7]_i_6_n_0\
    );
\r_o_axis_TDATA[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \r_o_axis_TDATA[7]_i_20_n_0\,
      I1 => \r_o_axis_TDATA[7]_i_21_n_0\,
      I2 => \r_next_output_col_reg_n_0_[0]\,
      I3 => \r_o_axis_TDATA[7]_i_22_n_0\,
      I4 => \^r_next_output_row_reg[2]_0\,
      I5 => \r_o_axis_TDATA[7]_i_23_n_0\,
      O => \r_o_axis_TDATA[7]_i_7_n_0\
    );
\r_o_axis_TDATA[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][1]_74\(7),
      I1 => \r_output_coeffs_reg[2][1]_66\(7),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[1][1]_58\(7),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[0][1]_50\(7),
      O => \r_o_axis_TDATA[7]_i_8_n_0\
    );
\r_o_axis_TDATA[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][1]_106\(7),
      I1 => \r_output_coeffs_reg[6][1]_98\(7),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_output_coeffs_reg[5][1]_90\(7),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_output_coeffs_reg[4][1]_82\(7),
      O => \r_o_axis_TDATA[7]_i_9_n_0\
    );
\r_o_axis_TDATA[8]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][3]_72\(8),
      I1 => \r_output_coeffs_reg[2][3]_64\(8),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[1][3]_56\(8),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[0][3]_48\(8),
      O => \r_o_axis_TDATA[8]_i_12_n_0\
    );
\r_o_axis_TDATA[8]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][3]_104\(8),
      I1 => \r_output_coeffs_reg[6][3]_96\(8),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[5][3]_88\(8),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[4][3]_80\(8),
      O => \r_o_axis_TDATA[8]_i_13_n_0\
    );
\r_o_axis_TDATA[8]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][2]_73\(8),
      I1 => \r_output_coeffs_reg[2][2]_65\(8),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[1][2]_57\(8),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[0][2]_49\(8),
      O => \r_o_axis_TDATA[8]_i_14_n_0\
    );
\r_o_axis_TDATA[8]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][2]_105\(8),
      I1 => \r_output_coeffs_reg[6][2]_97\(8),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[5][2]_89\(8),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[4][2]_81\(8),
      O => \r_o_axis_TDATA[8]_i_15_n_0\
    );
\r_o_axis_TDATA[8]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][1]_74\(8),
      I1 => \r_output_coeffs_reg[2][1]_66\(8),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[1][1]_58\(8),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[0][1]_50\(8),
      O => \r_o_axis_TDATA[8]_i_16_n_0\
    );
\r_o_axis_TDATA[8]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][1]_106\(8),
      I1 => \r_output_coeffs_reg[6][1]_98\(8),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[5][1]_90\(8),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[4][1]_82\(8),
      O => \r_o_axis_TDATA[8]_i_17_n_0\
    );
\r_o_axis_TDATA[8]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][0]_75\(8),
      I1 => \r_output_coeffs_reg[2][0]_67\(8),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[1][0]_59\(8),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[0][0]_51\(8),
      O => \r_o_axis_TDATA[8]_i_18_n_0\
    );
\r_o_axis_TDATA[8]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][0]_107\(8),
      I1 => \r_output_coeffs_reg[6][0]_99\(8),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[5][0]_91\(8),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[4][0]_83\(8),
      O => \r_o_axis_TDATA[8]_i_19_n_0\
    );
\r_o_axis_TDATA[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4444444F44444"
    )
        port map (
      I0 => \^r_core_state\(1),
      I1 => \r_output_coeffs_reg[0][1]_50\(8),
      I2 => \r_o_axis_TDATA[8]_i_2__0_n_0\,
      I3 => \r_next_output_col_reg_n_0_[2]\,
      I4 => \r_next_output_col[2]_i_2__0_n_0\,
      I5 => \r_o_axis_TDATA[8]_i_3__0_n_0\,
      O => r_o_axis_TDATA1_in(8)
    );
\r_o_axis_TDATA[8]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][7]_68\(8),
      I1 => \r_output_coeffs_reg[2][7]_60\(8),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[1][7]_52\(8),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[0][7]_44\(8),
      O => \r_o_axis_TDATA[8]_i_20_n_0\
    );
\r_o_axis_TDATA[8]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][7]_100\(8),
      I1 => \r_output_coeffs_reg[6][7]_92\(8),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[5][7]_84\(8),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[4][7]_76\(8),
      O => \r_o_axis_TDATA[8]_i_21_n_0\
    );
\r_o_axis_TDATA[8]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][6]_69\(8),
      I1 => \r_output_coeffs_reg[2][6]_61\(8),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[1][6]_53\(8),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[0][6]_45\(8),
      O => \r_o_axis_TDATA[8]_i_22_n_0\
    );
\r_o_axis_TDATA[8]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][6]_101\(8),
      I1 => \r_output_coeffs_reg[6][6]_93\(8),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[5][6]_85\(8),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[4][6]_77\(8),
      O => \r_o_axis_TDATA[8]_i_23_n_0\
    );
\r_o_axis_TDATA[8]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF000AACCAACC"
    )
        port map (
      I0 => \r_output_coeffs_reg[1][5]_54\(8),
      I1 => \r_output_coeffs_reg[0][5]_46\(8),
      I2 => \r_output_coeffs_reg[3][5]_70\(8),
      I3 => \r_next_output_row_reg[0]_rep_n_0\,
      I4 => \r_output_coeffs_reg[2][5]_62\(8),
      I5 => \r_next_output_row_reg[1]_rep_n_0\,
      O => \r_o_axis_TDATA[8]_i_24_n_0\
    );
\r_o_axis_TDATA[8]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF000AACCAACC"
    )
        port map (
      I0 => \r_output_coeffs_reg[5][5]_86\(8),
      I1 => \r_output_coeffs_reg[4][5]_78\(8),
      I2 => \r_output_coeffs_reg[7][5]_102\(8),
      I3 => \r_next_output_row_reg[0]_rep_n_0\,
      I4 => \r_output_coeffs_reg[6][5]_94\(8),
      I5 => \r_next_output_row_reg[1]_rep_n_0\,
      O => \r_o_axis_TDATA[8]_i_25_n_0\
    );
\r_o_axis_TDATA[8]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][4]_71\(8),
      I1 => \r_output_coeffs_reg[2][4]_63\(8),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[1][4]_55\(8),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[0][4]_47\(8),
      O => \r_o_axis_TDATA[8]_i_26_n_0\
    );
\r_o_axis_TDATA[8]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][4]_103\(8),
      I1 => \r_output_coeffs_reg[6][4]_95\(8),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[5][4]_87\(8),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[4][4]_79\(8),
      O => \r_o_axis_TDATA[8]_i_27_n_0\
    );
\r_o_axis_TDATA[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_o_axis_TDATA_reg[8]_i_4_n_0\,
      I1 => \r_o_axis_TDATA_reg[8]_i_5_n_0\,
      I2 => \r_next_output_col_reg_n_0_[1]\,
      I3 => \r_o_axis_TDATA_reg[8]_i_6_n_0\,
      I4 => \r_next_output_col_reg_n_0_[0]\,
      I5 => \r_o_axis_TDATA_reg[8]_i_7_n_0\,
      O => \r_o_axis_TDATA[8]_i_2__0_n_0\
    );
\r_o_axis_TDATA[8]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_o_axis_TDATA_reg[8]_i_8_n_0\,
      I1 => \r_o_axis_TDATA_reg[8]_i_9_n_0\,
      I2 => \r_next_output_col_reg_n_0_[1]\,
      I3 => \r_o_axis_TDATA_reg[8]_i_10_n_0\,
      I4 => \r_next_output_col_reg_n_0_[0]\,
      I5 => \r_o_axis_TDATA_reg[8]_i_11_n_0\,
      O => \r_o_axis_TDATA[8]_i_3__0_n_0\
    );
\r_o_axis_TDATA[9]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][4]_71\(9),
      I1 => \r_output_coeffs_reg[2][4]_63\(9),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[1][4]_55\(9),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[0][4]_47\(9),
      O => \r_o_axis_TDATA[9]_i_10_n_0\
    );
\r_o_axis_TDATA[9]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][4]_103\(9),
      I1 => \r_output_coeffs_reg[6][4]_95\(9),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[5][4]_87\(9),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[4][4]_79\(9),
      O => \r_o_axis_TDATA[9]_i_11_n_0\
    );
\r_o_axis_TDATA[9]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][7]_68\(9),
      I1 => \r_output_coeffs_reg[2][7]_60\(9),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[1][7]_52\(9),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[0][7]_44\(9),
      O => \r_o_axis_TDATA[9]_i_12_n_0\
    );
\r_o_axis_TDATA[9]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][7]_100\(9),
      I1 => \r_output_coeffs_reg[6][7]_92\(9),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[5][7]_84\(9),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[4][7]_76\(9),
      O => \r_o_axis_TDATA[9]_i_13_n_0\
    );
\r_o_axis_TDATA[9]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][6]_69\(9),
      I1 => \r_output_coeffs_reg[2][6]_61\(9),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[1][6]_53\(9),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[0][6]_45\(9),
      O => \r_o_axis_TDATA[9]_i_14_n_0\
    );
\r_o_axis_TDATA[9]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][6]_101\(9),
      I1 => \r_output_coeffs_reg[6][6]_93\(9),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[5][6]_85\(9),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[4][6]_77\(9),
      O => \r_o_axis_TDATA[9]_i_15_n_0\
    );
\r_o_axis_TDATA[9]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][1]_74\(9),
      I1 => \r_output_coeffs_reg[2][1]_66\(9),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[1][1]_58\(9),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[0][1]_50\(9),
      O => \r_o_axis_TDATA[9]_i_16_n_0\
    );
\r_o_axis_TDATA[9]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][1]_106\(9),
      I1 => \r_output_coeffs_reg[6][1]_98\(9),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[5][1]_90\(9),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[4][1]_82\(9),
      O => \r_o_axis_TDATA[9]_i_17_n_0\
    );
\r_o_axis_TDATA[9]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][0]_75\(9),
      I1 => \r_output_coeffs_reg[2][0]_67\(9),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[1][0]_59\(9),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[0][0]_51\(9),
      O => \r_o_axis_TDATA[9]_i_18_n_0\
    );
\r_o_axis_TDATA[9]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][0]_107\(9),
      I1 => \r_output_coeffs_reg[6][0]_99\(9),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[5][0]_91\(9),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[4][0]_83\(9),
      O => \r_o_axis_TDATA[9]_i_19_n_0\
    );
\r_o_axis_TDATA[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444444FFF4444"
    )
        port map (
      I0 => \^r_core_state\(1),
      I1 => \r_output_coeffs_reg[0][1]_50\(9),
      I2 => \r_next_output_col_reg_n_0_[2]\,
      I3 => \r_o_axis_TDATA_reg[9]_i_2_n_0\,
      I4 => \r_next_output_col[2]_i_2__0_n_0\,
      I5 => \r_o_axis_TDATA_reg[9]_i_3_n_0\,
      O => r_o_axis_TDATA1_in(9)
    );
\r_o_axis_TDATA[9]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][3]_72\(9),
      I1 => \r_output_coeffs_reg[2][3]_64\(9),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[1][3]_56\(9),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[0][3]_48\(9),
      O => \r_o_axis_TDATA[9]_i_20_n_0\
    );
\r_o_axis_TDATA[9]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][3]_104\(9),
      I1 => \r_output_coeffs_reg[6][3]_96\(9),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[5][3]_88\(9),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[4][3]_80\(9),
      O => \r_o_axis_TDATA[9]_i_21_n_0\
    );
\r_o_axis_TDATA[9]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][2]_73\(9),
      I1 => \r_output_coeffs_reg[2][2]_65\(9),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[1][2]_57\(9),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[0][2]_49\(9),
      O => \r_o_axis_TDATA[9]_i_22_n_0\
    );
\r_o_axis_TDATA[9]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][2]_105\(9),
      I1 => \r_output_coeffs_reg[6][2]_97\(9),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[5][2]_89\(9),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[4][2]_81\(9),
      O => \r_o_axis_TDATA[9]_i_23_n_0\
    );
\r_o_axis_TDATA[9]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \r_o_axis_TDATA[9]_i_8_n_0\,
      I1 => \r_o_axis_TDATA[9]_i_9_n_0\,
      I2 => \r_next_output_col_reg_n_0_[0]\,
      I3 => \r_o_axis_TDATA[9]_i_10_n_0\,
      I4 => \^r_next_output_row_reg[2]_0\,
      I5 => \r_o_axis_TDATA[9]_i_11_n_0\,
      O => \r_o_axis_TDATA[9]_i_4__0_n_0\
    );
\r_o_axis_TDATA[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \r_o_axis_TDATA[9]_i_12_n_0\,
      I1 => \r_o_axis_TDATA[9]_i_13_n_0\,
      I2 => \r_next_output_col_reg_n_0_[0]\,
      I3 => \r_o_axis_TDATA[9]_i_14_n_0\,
      I4 => \^r_next_output_row_reg[2]_0\,
      I5 => \r_o_axis_TDATA[9]_i_15_n_0\,
      O => \r_o_axis_TDATA[9]_i_5_n_0\
    );
\r_o_axis_TDATA[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \r_o_axis_TDATA[9]_i_16_n_0\,
      I1 => \r_o_axis_TDATA[9]_i_17_n_0\,
      I2 => \r_next_output_col_reg_n_0_[0]\,
      I3 => \r_o_axis_TDATA[9]_i_18_n_0\,
      I4 => \^r_next_output_row_reg[2]_0\,
      I5 => \r_o_axis_TDATA[9]_i_19_n_0\,
      O => \r_o_axis_TDATA[9]_i_6_n_0\
    );
\r_o_axis_TDATA[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \r_o_axis_TDATA[9]_i_20_n_0\,
      I1 => \r_o_axis_TDATA[9]_i_21_n_0\,
      I2 => \r_next_output_col_reg_n_0_[0]\,
      I3 => \r_o_axis_TDATA[9]_i_22_n_0\,
      I4 => \^r_next_output_row_reg[2]_0\,
      I5 => \r_o_axis_TDATA[9]_i_23_n_0\,
      O => \r_o_axis_TDATA[9]_i_7_n_0\
    );
\r_o_axis_TDATA[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[3][5]_70\(9),
      I1 => \r_output_coeffs_reg[2][5]_62\(9),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[1][5]_54\(9),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[0][5]_46\(9),
      O => \r_o_axis_TDATA[9]_i_8_n_0\
    );
\r_o_axis_TDATA[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_output_coeffs_reg[7][5]_102\(9),
      I1 => \r_output_coeffs_reg[6][5]_94\(9),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_output_coeffs_reg[5][5]_86\(9),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_output_coeffs_reg[4][5]_78\(9),
      O => \r_o_axis_TDATA[9]_i_9_n_0\
    );
\r_o_axis_TDATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => s3_n0_n_19,
      D => r_o_axis_TDATA1_in(0),
      Q => \r_o_axis_TDATA_reg[16]_0\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_o_axis_TDATA_reg[0]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[0]_i_25_n_0\,
      I1 => \r_o_axis_TDATA[0]_i_26_n_0\,
      O => \r_o_axis_TDATA_reg[0]_i_19_n_0\,
      S => \^r_next_output_row_reg[2]_0\
    );
\r_o_axis_TDATA_reg[0]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[0]_i_27_n_0\,
      I1 => \r_o_axis_TDATA[0]_i_28_n_0\,
      O => \r_o_axis_TDATA_reg[0]_i_20_n_0\,
      S => \^r_next_output_row_reg[2]_0\
    );
\r_o_axis_TDATA_reg[0]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[0]_i_13_n_0\,
      I1 => \r_o_axis_TDATA[0]_i_14_n_0\,
      O => \r_o_axis_TDATA_reg[0]_i_5_n_0\,
      S => \^r_next_output_row_reg[2]_0\
    );
\r_o_axis_TDATA_reg[0]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[0]_i_15_n_0\,
      I1 => \r_o_axis_TDATA[0]_i_16_n_0\,
      O => \r_o_axis_TDATA_reg[0]_i_6_n_0\,
      S => \^r_next_output_row_reg[2]_0\
    );
\r_o_axis_TDATA_reg[0]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[0]_i_17_n_0\,
      I1 => \r_o_axis_TDATA[0]_i_18_n_0\,
      O => \r_o_axis_TDATA_reg[0]_i_7_n_0\,
      S => \^r_next_output_row_reg[2]_0\
    );
\r_o_axis_TDATA_reg[0]_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \r_o_axis_TDATA_reg[0]_i_19_n_0\,
      I1 => \r_o_axis_TDATA_reg[0]_i_20_n_0\,
      O => \r_o_axis_TDATA_reg[0]_i_8_n_0\,
      S => \r_next_output_col_reg_n_0_[0]\
    );
\r_o_axis_TDATA_reg[0]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[0]_i_21_n_0\,
      I1 => \r_o_axis_TDATA[0]_i_22_n_0\,
      O => \r_o_axis_TDATA_reg[0]_i_9_n_0\,
      S => \^r_next_output_row_reg[2]_0\
    );
\r_o_axis_TDATA_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => s3_n0_n_19,
      D => r_o_axis_TDATA1_in(10),
      Q => \r_o_axis_TDATA_reg[16]_0\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_o_axis_TDATA_reg[10]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[10]_i_4__0_n_0\,
      I1 => \r_o_axis_TDATA[10]_i_5_n_0\,
      O => \r_o_axis_TDATA_reg[10]_i_2_n_0\,
      S => \r_next_output_col_reg_n_0_[1]\
    );
\r_o_axis_TDATA_reg[10]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[10]_i_6_n_0\,
      I1 => \r_o_axis_TDATA[10]_i_7_n_0\,
      O => \r_o_axis_TDATA_reg[10]_i_3_n_0\,
      S => \r_next_output_col_reg_n_0_[1]\
    );
\r_o_axis_TDATA_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => s3_n0_n_19,
      D => r_o_axis_TDATA1_in(11),
      Q => \r_o_axis_TDATA_reg[16]_0\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_o_axis_TDATA_reg[11]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[11]_i_14_n_0\,
      I1 => \r_o_axis_TDATA[11]_i_15_n_0\,
      O => \r_o_axis_TDATA_reg[11]_i_5_n_0\,
      S => \^r_next_output_row_reg[2]_0\
    );
\r_o_axis_TDATA_reg[11]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[11]_i_16_n_0\,
      I1 => \r_o_axis_TDATA[11]_i_17_n_0\,
      O => \r_o_axis_TDATA_reg[11]_i_6_n_0\,
      S => \^r_next_output_row_reg[2]_0\
    );
\r_o_axis_TDATA_reg[11]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[11]_i_18_n_0\,
      I1 => \r_o_axis_TDATA[11]_i_19_n_0\,
      O => \r_o_axis_TDATA_reg[11]_i_7_n_0\,
      S => \^r_next_output_row_reg[2]_0\
    );
\r_o_axis_TDATA_reg[11]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[11]_i_22_n_0\,
      I1 => \r_o_axis_TDATA[11]_i_23_n_0\,
      O => \r_o_axis_TDATA_reg[11]_i_9_n_0\,
      S => \^r_next_output_row_reg[2]_0\
    );
\r_o_axis_TDATA_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => s3_n0_n_19,
      D => r_o_axis_TDATA1_in(12),
      Q => \r_o_axis_TDATA_reg[16]_0\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_o_axis_TDATA_reg[12]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[12]_i_4__0_n_0\,
      I1 => \r_o_axis_TDATA[12]_i_5_n_0\,
      O => \r_o_axis_TDATA_reg[12]_i_2_n_0\,
      S => \r_next_output_col_reg_n_0_[1]\
    );
\r_o_axis_TDATA_reg[12]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[12]_i_6_n_0\,
      I1 => \r_o_axis_TDATA[12]_i_7_n_0\,
      O => \r_o_axis_TDATA_reg[12]_i_3_n_0\,
      S => \r_next_output_col_reg_n_0_[1]\
    );
\r_o_axis_TDATA_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => s3_n0_n_19,
      D => r_o_axis_TDATA1_in(13),
      Q => \r_o_axis_TDATA_reg[16]_0\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_o_axis_TDATA_reg[13]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[13]_i_14_n_0\,
      I1 => \r_o_axis_TDATA[13]_i_15_n_0\,
      O => \r_o_axis_TDATA_reg[13]_i_5_n_0\,
      S => \^r_next_output_row_reg[2]_0\
    );
\r_o_axis_TDATA_reg[13]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[13]_i_16_n_0\,
      I1 => \r_o_axis_TDATA[13]_i_17_n_0\,
      O => \r_o_axis_TDATA_reg[13]_i_6_n_0\,
      S => \^r_next_output_row_reg[2]_0\
    );
\r_o_axis_TDATA_reg[13]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[13]_i_18_n_0\,
      I1 => \r_o_axis_TDATA[13]_i_19_n_0\,
      O => \r_o_axis_TDATA_reg[13]_i_7_n_0\,
      S => \^r_next_output_row_reg[2]_0\
    );
\r_o_axis_TDATA_reg[13]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[13]_i_22_n_0\,
      I1 => \r_o_axis_TDATA[13]_i_23_n_0\,
      O => \r_o_axis_TDATA_reg[13]_i_9_n_0\,
      S => \^r_next_output_row_reg[2]_0\
    );
\r_o_axis_TDATA_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => s3_n0_n_19,
      D => r_o_axis_TDATA1_in(14),
      Q => \r_o_axis_TDATA_reg[16]_0\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_o_axis_TDATA_reg[14]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[14]_i_8_n_0\,
      I1 => \r_o_axis_TDATA[14]_i_9_n_0\,
      O => \r_o_axis_TDATA_reg[14]_i_3_n_0\,
      S => \r_next_output_col_reg_n_0_[1]\
    );
\r_o_axis_TDATA_reg[14]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[14]_i_10_n_0\,
      I1 => \r_o_axis_TDATA[14]_i_11_n_0\,
      O => \r_o_axis_TDATA_reg[14]_i_4_n_0\,
      S => \^r_next_output_row_reg[2]_0\
    );
\r_o_axis_TDATA_reg[14]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[14]_i_12_n_0\,
      I1 => \r_o_axis_TDATA[14]_i_13_n_0\,
      O => \r_o_axis_TDATA_reg[14]_i_5_n_0\,
      S => \^r_next_output_row_reg[2]_0\
    );
\r_o_axis_TDATA_reg[14]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[14]_i_16_n_0\,
      I1 => \r_o_axis_TDATA[14]_i_17_n_0\,
      O => \r_o_axis_TDATA_reg[14]_i_7_n_0\,
      S => \^r_next_output_row_reg[2]_0\
    );
\r_o_axis_TDATA_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => s3_n0_n_19,
      D => r_o_axis_TDATA1_in(15),
      Q => \r_o_axis_TDATA_reg[16]_0\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_o_axis_TDATA_reg[15]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[15]_i_4__0_n_0\,
      I1 => \r_o_axis_TDATA[15]_i_5_n_0\,
      O => \r_o_axis_TDATA_reg[15]_i_2_n_0\,
      S => \r_next_output_col_reg_n_0_[1]\
    );
\r_o_axis_TDATA_reg[15]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[15]_i_6_n_0\,
      I1 => \r_o_axis_TDATA[15]_i_7_n_0\,
      O => \r_o_axis_TDATA_reg[15]_i_3_n_0\,
      S => \r_next_output_col_reg_n_0_[1]\
    );
\r_o_axis_TDATA_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => s3_n0_n_19,
      D => r_o_axis_TDATA1_in(16),
      Q => \r_o_axis_TDATA_reg[16]_0\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_o_axis_TDATA_reg[16]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[16]_i_11_n_0\,
      I1 => \r_o_axis_TDATA[16]_i_12_n_0\,
      O => \r_o_axis_TDATA_reg[16]_i_5_n_0\,
      S => \^r_next_output_row_reg[2]_0\
    );
\r_o_axis_TDATA_reg[16]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[16]_i_13_n_0\,
      I1 => \r_o_axis_TDATA[16]_i_14_n_0\,
      O => \r_o_axis_TDATA_reg[16]_i_6_n_0\,
      S => \^r_next_output_row_reg[2]_0\
    );
\r_o_axis_TDATA_reg[16]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[16]_i_17_n_0\,
      I1 => \r_o_axis_TDATA[16]_i_18_n_0\,
      O => \r_o_axis_TDATA_reg[16]_i_8_n_0\,
      S => \^r_next_output_row_reg[2]_0\
    );
\r_o_axis_TDATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => s3_n0_n_19,
      D => r_o_axis_TDATA1_in(1),
      Q => \r_o_axis_TDATA_reg[16]_0\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_o_axis_TDATA_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[1]_i_4__0_n_0\,
      I1 => \r_o_axis_TDATA[1]_i_5_n_0\,
      O => \r_o_axis_TDATA_reg[1]_i_2_n_0\,
      S => \r_next_output_col_reg_n_0_[1]\
    );
\r_o_axis_TDATA_reg[1]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[1]_i_6_n_0\,
      I1 => \r_o_axis_TDATA[1]_i_7_n_0\,
      O => \r_o_axis_TDATA_reg[1]_i_3_n_0\,
      S => \r_next_output_col_reg_n_0_[1]\
    );
\r_o_axis_TDATA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => s3_n0_n_19,
      D => r_o_axis_TDATA1_in(2),
      Q => \r_o_axis_TDATA_reg[16]_0\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_o_axis_TDATA_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[2]_i_4__0_n_0\,
      I1 => \r_o_axis_TDATA[2]_i_5_n_0\,
      O => \r_o_axis_TDATA_reg[2]_i_2_n_0\,
      S => \r_next_output_col_reg_n_0_[1]\
    );
\r_o_axis_TDATA_reg[2]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[2]_i_6_n_0\,
      I1 => \r_o_axis_TDATA[2]_i_7_n_0\,
      O => \r_o_axis_TDATA_reg[2]_i_3_n_0\,
      S => \r_next_output_col_reg_n_0_[1]\
    );
\r_o_axis_TDATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => s3_n0_n_19,
      D => r_o_axis_TDATA1_in(3),
      Q => \r_o_axis_TDATA_reg[16]_0\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_o_axis_TDATA_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[3]_i_4__0_n_0\,
      I1 => \r_o_axis_TDATA[3]_i_5_n_0\,
      O => \r_o_axis_TDATA_reg[3]_i_2_n_0\,
      S => \r_next_output_col_reg_n_0_[1]\
    );
\r_o_axis_TDATA_reg[3]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[3]_i_6_n_0\,
      I1 => \r_o_axis_TDATA[3]_i_7_n_0\,
      O => \r_o_axis_TDATA_reg[3]_i_3_n_0\,
      S => \r_next_output_col_reg_n_0_[1]\
    );
\r_o_axis_TDATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => s3_n0_n_19,
      D => r_o_axis_TDATA1_in(4),
      Q => \r_o_axis_TDATA_reg[16]_0\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_o_axis_TDATA_reg[4]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[4]_i_16_n_0\,
      I1 => \r_o_axis_TDATA[4]_i_17_n_0\,
      O => \r_o_axis_TDATA_reg[4]_i_7_n_0\,
      S => \^r_next_output_row_reg[2]_0\
    );
\r_o_axis_TDATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => s3_n0_n_19,
      D => r_o_axis_TDATA1_in(5),
      Q => \r_o_axis_TDATA_reg[16]_0\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_o_axis_TDATA_reg[5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[5]_i_4__0_n_0\,
      I1 => \r_o_axis_TDATA[5]_i_5_n_0\,
      O => \r_o_axis_TDATA_reg[5]_i_2_n_0\,
      S => \r_next_output_col_reg_n_0_[1]\
    );
\r_o_axis_TDATA_reg[5]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[5]_i_6_n_0\,
      I1 => \r_o_axis_TDATA[5]_i_7_n_0\,
      O => \r_o_axis_TDATA_reg[5]_i_3_n_0\,
      S => \r_next_output_col_reg_n_0_[1]\
    );
\r_o_axis_TDATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => s3_n0_n_19,
      D => r_o_axis_TDATA1_in(6),
      Q => \r_o_axis_TDATA_reg[16]_0\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_o_axis_TDATA_reg[6]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[6]_i_23_n_0\,
      I1 => \r_o_axis_TDATA[6]_i_24_n_0\,
      O => \r_o_axis_TDATA_reg[6]_i_10_n_0\,
      S => \^r_next_output_row_reg[2]_0\
    );
\r_o_axis_TDATA_reg[6]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[6]_i_25_n_0\,
      I1 => \r_o_axis_TDATA[6]_i_26_n_0\,
      O => \r_o_axis_TDATA_reg[6]_i_11_n_0\,
      S => \^r_next_output_row_reg[2]_0\
    );
\r_o_axis_TDATA_reg[6]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[6]_i_27_n_0\,
      I1 => \r_o_axis_TDATA[6]_i_28_n_0\,
      O => \r_o_axis_TDATA_reg[6]_i_12_n_0\,
      S => \^r_next_output_row_reg[2]_0\
    );
\r_o_axis_TDATA_reg[6]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \r_o_axis_TDATA_reg[6]_i_11_n_0\,
      I1 => \r_o_axis_TDATA_reg[6]_i_12_n_0\,
      O => \r_o_axis_TDATA_reg[6]_i_4_n_0\,
      S => \r_next_output_col_reg_n_0_[0]\
    );
\r_o_axis_TDATA_reg[6]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[6]_i_13_n_0\,
      I1 => \r_o_axis_TDATA[6]_i_14_n_0\,
      O => \r_o_axis_TDATA_reg[6]_i_5_n_0\,
      S => \^r_next_output_row_reg[2]_0\
    );
\r_o_axis_TDATA_reg[6]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[6]_i_19_n_0\,
      I1 => \r_o_axis_TDATA[6]_i_20_n_0\,
      O => \r_o_axis_TDATA_reg[6]_i_8_n_0\,
      S => \^r_next_output_row_reg[2]_0\
    );
\r_o_axis_TDATA_reg[6]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[6]_i_21_n_0\,
      I1 => \r_o_axis_TDATA[6]_i_22_n_0\,
      O => \r_o_axis_TDATA_reg[6]_i_9_n_0\,
      S => \^r_next_output_row_reg[2]_0\
    );
\r_o_axis_TDATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => s3_n0_n_19,
      D => r_o_axis_TDATA1_in(7),
      Q => \r_o_axis_TDATA_reg[16]_0\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_o_axis_TDATA_reg[7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[7]_i_4__0_n_0\,
      I1 => \r_o_axis_TDATA[7]_i_5_n_0\,
      O => \r_o_axis_TDATA_reg[7]_i_2_n_0\,
      S => \r_next_output_col_reg_n_0_[1]\
    );
\r_o_axis_TDATA_reg[7]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[7]_i_6_n_0\,
      I1 => \r_o_axis_TDATA[7]_i_7_n_0\,
      O => \r_o_axis_TDATA_reg[7]_i_3_n_0\,
      S => \r_next_output_col_reg_n_0_[1]\
    );
\r_o_axis_TDATA_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => s3_n0_n_19,
      D => r_o_axis_TDATA1_in(8),
      Q => \r_o_axis_TDATA_reg[16]_0\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_o_axis_TDATA_reg[8]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[8]_i_24_n_0\,
      I1 => \r_o_axis_TDATA[8]_i_25_n_0\,
      O => \r_o_axis_TDATA_reg[8]_i_10_n_0\,
      S => \^r_next_output_row_reg[2]_0\
    );
\r_o_axis_TDATA_reg[8]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[8]_i_26_n_0\,
      I1 => \r_o_axis_TDATA[8]_i_27_n_0\,
      O => \r_o_axis_TDATA_reg[8]_i_11_n_0\,
      S => \^r_next_output_row_reg[2]_0\
    );
\r_o_axis_TDATA_reg[8]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[8]_i_12_n_0\,
      I1 => \r_o_axis_TDATA[8]_i_13_n_0\,
      O => \r_o_axis_TDATA_reg[8]_i_4_n_0\,
      S => \^r_next_output_row_reg[2]_0\
    );
\r_o_axis_TDATA_reg[8]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[8]_i_14_n_0\,
      I1 => \r_o_axis_TDATA[8]_i_15_n_0\,
      O => \r_o_axis_TDATA_reg[8]_i_5_n_0\,
      S => \^r_next_output_row_reg[2]_0\
    );
\r_o_axis_TDATA_reg[8]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[8]_i_16_n_0\,
      I1 => \r_o_axis_TDATA[8]_i_17_n_0\,
      O => \r_o_axis_TDATA_reg[8]_i_6_n_0\,
      S => \^r_next_output_row_reg[2]_0\
    );
\r_o_axis_TDATA_reg[8]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[8]_i_18_n_0\,
      I1 => \r_o_axis_TDATA[8]_i_19_n_0\,
      O => \r_o_axis_TDATA_reg[8]_i_7_n_0\,
      S => \^r_next_output_row_reg[2]_0\
    );
\r_o_axis_TDATA_reg[8]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[8]_i_20_n_0\,
      I1 => \r_o_axis_TDATA[8]_i_21_n_0\,
      O => \r_o_axis_TDATA_reg[8]_i_8_n_0\,
      S => \^r_next_output_row_reg[2]_0\
    );
\r_o_axis_TDATA_reg[8]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[8]_i_22_n_0\,
      I1 => \r_o_axis_TDATA[8]_i_23_n_0\,
      O => \r_o_axis_TDATA_reg[8]_i_9_n_0\,
      S => \^r_next_output_row_reg[2]_0\
    );
\r_o_axis_TDATA_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => s3_n0_n_19,
      D => r_o_axis_TDATA1_in(9),
      Q => \r_o_axis_TDATA_reg[16]_0\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_o_axis_TDATA_reg[9]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[9]_i_4__0_n_0\,
      I1 => \r_o_axis_TDATA[9]_i_5_n_0\,
      O => \r_o_axis_TDATA_reg[9]_i_2_n_0\,
      S => \r_next_output_col_reg_n_0_[1]\
    );
\r_o_axis_TDATA_reg[9]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[9]_i_6_n_0\,
      I1 => \r_o_axis_TDATA[9]_i_7_n_0\,
      O => \r_o_axis_TDATA_reg[9]_i_3_n_0\,
      S => \r_next_output_col_reg_n_0_[1]\
    );
r_o_axis_TLAST_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_next_output_row_reg[0]_rep_n_0\,
      I1 => \r_next_output_row_reg_n_0_[1]\,
      O => \r_next_output_row_reg[0]_rep_0\
    );
r_o_axis_TLAST_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \r_next_output_col_reg_n_0_[2]\,
      I1 => \r_next_output_col_reg_n_0_[1]\,
      I2 => \r_next_output_col_reg_n_0_[0]\,
      O => \r_next_output_col_reg[2]_0\
    );
r_o_axis_TLAST_reg: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_o_axis_TLAST_reg_1,
      Q => \^w_trans_to_dct1_axis_tlast\,
      R => \r_reg0_3_reg[0]\
    );
\r_out_num_shifts[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_out_num_shifts_reg_n_0_[0]\,
      O => p_1_in(0)
    );
\r_out_num_shifts[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_out_num_shifts_reg_n_0_[0]\,
      I1 => \r_out_num_shifts_reg_n_0_[1]\,
      O => p_1_in(1)
    );
\r_out_num_shifts[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \r_out_num_shifts_reg_n_0_[2]\,
      I1 => \r_out_num_shifts_reg_n_0_[1]\,
      I2 => \r_out_num_shifts_reg_n_0_[0]\,
      O => p_1_in(2)
    );
\r_out_num_shifts_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => p_1_in(0),
      Q => \r_out_num_shifts_reg_n_0_[0]\,
      R => \r_reg0_3_reg[0]\
    );
\r_out_num_shifts_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => p_1_in(1),
      Q => \r_out_num_shifts_reg_n_0_[1]\,
      R => \r_reg0_3_reg[0]\
    );
\r_out_num_shifts_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => p_1_in(2),
      Q => \r_out_num_shifts_reg_n_0_[2]\,
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][0][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][1]_50\(0),
      Q => \r_output_coeffs_reg[0][0]_51\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][0][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][1]_50\(10),
      Q => \r_output_coeffs_reg[0][0]_51\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][0][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][1]_50\(11),
      Q => \r_output_coeffs_reg[0][0]_51\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][0][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][1]_50\(12),
      Q => \r_output_coeffs_reg[0][0]_51\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][0][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][1]_50\(13),
      Q => \r_output_coeffs_reg[0][0]_51\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][0][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][1]_50\(14),
      Q => \r_output_coeffs_reg[0][0]_51\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][0][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][1]_50\(15),
      Q => \r_output_coeffs_reg[0][0]_51\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][0][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][1]_50\(16),
      Q => \r_output_coeffs_reg[0][0]_51\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][0][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][1]_50\(1),
      Q => \r_output_coeffs_reg[0][0]_51\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][0][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][1]_50\(2),
      Q => \r_output_coeffs_reg[0][0]_51\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][0][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][1]_50\(3),
      Q => \r_output_coeffs_reg[0][0]_51\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][0][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][1]_50\(4),
      Q => \r_output_coeffs_reg[0][0]_51\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][0][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][1]_50\(5),
      Q => \r_output_coeffs_reg[0][0]_51\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][0][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][1]_50\(6),
      Q => \r_output_coeffs_reg[0][0]_51\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][0][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][1]_50\(7),
      Q => \r_output_coeffs_reg[0][0]_51\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][0][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][1]_50\(8),
      Q => \r_output_coeffs_reg[0][0]_51\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][0][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][1]_50\(9),
      Q => \r_output_coeffs_reg[0][0]_51\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][1][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][2]_49\(0),
      Q => \r_output_coeffs_reg[0][1]_50\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][1][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][2]_49\(10),
      Q => \r_output_coeffs_reg[0][1]_50\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][1][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][2]_49\(11),
      Q => \r_output_coeffs_reg[0][1]_50\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][1][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][2]_49\(12),
      Q => \r_output_coeffs_reg[0][1]_50\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][1][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][2]_49\(13),
      Q => \r_output_coeffs_reg[0][1]_50\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][1][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][2]_49\(14),
      Q => \r_output_coeffs_reg[0][1]_50\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][1][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][2]_49\(15),
      Q => \r_output_coeffs_reg[0][1]_50\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][1][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][2]_49\(16),
      Q => \r_output_coeffs_reg[0][1]_50\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][1][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][2]_49\(1),
      Q => \r_output_coeffs_reg[0][1]_50\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][1][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][2]_49\(2),
      Q => \r_output_coeffs_reg[0][1]_50\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][1][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][2]_49\(3),
      Q => \r_output_coeffs_reg[0][1]_50\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][1][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][2]_49\(4),
      Q => \r_output_coeffs_reg[0][1]_50\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][1][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][2]_49\(5),
      Q => \r_output_coeffs_reg[0][1]_50\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][1][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][2]_49\(6),
      Q => \r_output_coeffs_reg[0][1]_50\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][1][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][2]_49\(7),
      Q => \r_output_coeffs_reg[0][1]_50\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][1][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][2]_49\(8),
      Q => \r_output_coeffs_reg[0][1]_50\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][1][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][2]_49\(9),
      Q => \r_output_coeffs_reg[0][1]_50\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][2][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][3]_48\(0),
      Q => \r_output_coeffs_reg[0][2]_49\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][2][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][3]_48\(10),
      Q => \r_output_coeffs_reg[0][2]_49\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][2][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][3]_48\(11),
      Q => \r_output_coeffs_reg[0][2]_49\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][2][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][3]_48\(12),
      Q => \r_output_coeffs_reg[0][2]_49\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][2][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][3]_48\(13),
      Q => \r_output_coeffs_reg[0][2]_49\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][2][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][3]_48\(14),
      Q => \r_output_coeffs_reg[0][2]_49\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][2][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][3]_48\(15),
      Q => \r_output_coeffs_reg[0][2]_49\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][2][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][3]_48\(16),
      Q => \r_output_coeffs_reg[0][2]_49\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][2][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][3]_48\(1),
      Q => \r_output_coeffs_reg[0][2]_49\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][2][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][3]_48\(2),
      Q => \r_output_coeffs_reg[0][2]_49\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][2][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][3]_48\(3),
      Q => \r_output_coeffs_reg[0][2]_49\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][2][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][3]_48\(4),
      Q => \r_output_coeffs_reg[0][2]_49\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][2][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][3]_48\(5),
      Q => \r_output_coeffs_reg[0][2]_49\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][2][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][3]_48\(6),
      Q => \r_output_coeffs_reg[0][2]_49\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][2][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][3]_48\(7),
      Q => \r_output_coeffs_reg[0][2]_49\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][2][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][3]_48\(8),
      Q => \r_output_coeffs_reg[0][2]_49\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][2][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][3]_48\(9),
      Q => \r_output_coeffs_reg[0][2]_49\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][3][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][4]_47\(0),
      Q => \r_output_coeffs_reg[0][3]_48\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][3][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][4]_47\(10),
      Q => \r_output_coeffs_reg[0][3]_48\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][3][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][4]_47\(11),
      Q => \r_output_coeffs_reg[0][3]_48\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][3][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][4]_47\(12),
      Q => \r_output_coeffs_reg[0][3]_48\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][3][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][4]_47\(13),
      Q => \r_output_coeffs_reg[0][3]_48\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][3][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][4]_47\(14),
      Q => \r_output_coeffs_reg[0][3]_48\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][3][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][4]_47\(15),
      Q => \r_output_coeffs_reg[0][3]_48\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][3][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][4]_47\(16),
      Q => \r_output_coeffs_reg[0][3]_48\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][3][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][4]_47\(1),
      Q => \r_output_coeffs_reg[0][3]_48\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][3][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][4]_47\(2),
      Q => \r_output_coeffs_reg[0][3]_48\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][3][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][4]_47\(3),
      Q => \r_output_coeffs_reg[0][3]_48\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][3][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][4]_47\(4),
      Q => \r_output_coeffs_reg[0][3]_48\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][3][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][4]_47\(5),
      Q => \r_output_coeffs_reg[0][3]_48\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][3][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][4]_47\(6),
      Q => \r_output_coeffs_reg[0][3]_48\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][3][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][4]_47\(7),
      Q => \r_output_coeffs_reg[0][3]_48\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][3][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][4]_47\(8),
      Q => \r_output_coeffs_reg[0][3]_48\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][3][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][4]_47\(9),
      Q => \r_output_coeffs_reg[0][3]_48\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][4][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][5]_46\(0),
      Q => \r_output_coeffs_reg[0][4]_47\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][4][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][5]_46\(10),
      Q => \r_output_coeffs_reg[0][4]_47\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][4][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][5]_46\(11),
      Q => \r_output_coeffs_reg[0][4]_47\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][4][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][5]_46\(12),
      Q => \r_output_coeffs_reg[0][4]_47\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][4][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][5]_46\(13),
      Q => \r_output_coeffs_reg[0][4]_47\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][4][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][5]_46\(14),
      Q => \r_output_coeffs_reg[0][4]_47\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][4][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][5]_46\(15),
      Q => \r_output_coeffs_reg[0][4]_47\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][4][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][5]_46\(16),
      Q => \r_output_coeffs_reg[0][4]_47\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][4][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][5]_46\(1),
      Q => \r_output_coeffs_reg[0][4]_47\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][4][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][5]_46\(2),
      Q => \r_output_coeffs_reg[0][4]_47\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][4][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][5]_46\(3),
      Q => \r_output_coeffs_reg[0][4]_47\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][4][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][5]_46\(4),
      Q => \r_output_coeffs_reg[0][4]_47\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][4][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][5]_46\(5),
      Q => \r_output_coeffs_reg[0][4]_47\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][4][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][5]_46\(6),
      Q => \r_output_coeffs_reg[0][4]_47\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][4][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][5]_46\(7),
      Q => \r_output_coeffs_reg[0][4]_47\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][4][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][5]_46\(8),
      Q => \r_output_coeffs_reg[0][4]_47\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][4][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][5]_46\(9),
      Q => \r_output_coeffs_reg[0][4]_47\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][5][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][6]_45\(0),
      Q => \r_output_coeffs_reg[0][5]_46\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][5][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][6]_45\(10),
      Q => \r_output_coeffs_reg[0][5]_46\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][5][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][6]_45\(11),
      Q => \r_output_coeffs_reg[0][5]_46\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][5][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][6]_45\(12),
      Q => \r_output_coeffs_reg[0][5]_46\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][5][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][6]_45\(13),
      Q => \r_output_coeffs_reg[0][5]_46\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][5][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][6]_45\(14),
      Q => \r_output_coeffs_reg[0][5]_46\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][5][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][6]_45\(15),
      Q => \r_output_coeffs_reg[0][5]_46\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][5][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][6]_45\(16),
      Q => \r_output_coeffs_reg[0][5]_46\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][5][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][6]_45\(1),
      Q => \r_output_coeffs_reg[0][5]_46\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][5][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][6]_45\(2),
      Q => \r_output_coeffs_reg[0][5]_46\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][5][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][6]_45\(3),
      Q => \r_output_coeffs_reg[0][5]_46\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][5][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][6]_45\(4),
      Q => \r_output_coeffs_reg[0][5]_46\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][5][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][6]_45\(5),
      Q => \r_output_coeffs_reg[0][5]_46\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][5][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][6]_45\(6),
      Q => \r_output_coeffs_reg[0][5]_46\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][5][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][6]_45\(7),
      Q => \r_output_coeffs_reg[0][5]_46\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][5][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][6]_45\(8),
      Q => \r_output_coeffs_reg[0][5]_46\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][5][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][6]_45\(9),
      Q => \r_output_coeffs_reg[0][5]_46\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][6][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][7]_44\(0),
      Q => \r_output_coeffs_reg[0][6]_45\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][6][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][7]_44\(10),
      Q => \r_output_coeffs_reg[0][6]_45\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][6][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][7]_44\(11),
      Q => \r_output_coeffs_reg[0][6]_45\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][6][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][7]_44\(12),
      Q => \r_output_coeffs_reg[0][6]_45\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][6][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][7]_44\(13),
      Q => \r_output_coeffs_reg[0][6]_45\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][6][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][7]_44\(14),
      Q => \r_output_coeffs_reg[0][6]_45\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][6][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][7]_44\(15),
      Q => \r_output_coeffs_reg[0][6]_45\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][6][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][7]_44\(16),
      Q => \r_output_coeffs_reg[0][6]_45\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][6][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][7]_44\(1),
      Q => \r_output_coeffs_reg[0][6]_45\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][6][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][7]_44\(2),
      Q => \r_output_coeffs_reg[0][6]_45\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][6][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][7]_44\(3),
      Q => \r_output_coeffs_reg[0][6]_45\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][6][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][7]_44\(4),
      Q => \r_output_coeffs_reg[0][6]_45\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][6][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][7]_44\(5),
      Q => \r_output_coeffs_reg[0][6]_45\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][6][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][7]_44\(6),
      Q => \r_output_coeffs_reg[0][6]_45\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][6][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][7]_44\(7),
      Q => \r_output_coeffs_reg[0][6]_45\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][6][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][7]_44\(8),
      Q => \r_output_coeffs_reg[0][6]_45\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][6][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[0][7]_44\(9),
      Q => \r_output_coeffs_reg[0][6]_45\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][7][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[0]_0\(0),
      Q => \r_output_coeffs_reg[0][7]_44\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][7][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[0]_0\(10),
      Q => \r_output_coeffs_reg[0][7]_44\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][7][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[0]_0\(11),
      Q => \r_output_coeffs_reg[0][7]_44\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][7][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[0]_0\(12),
      Q => \r_output_coeffs_reg[0][7]_44\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][7][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[0]_0\(13),
      Q => \r_output_coeffs_reg[0][7]_44\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][7][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[0]_0\(14),
      Q => \r_output_coeffs_reg[0][7]_44\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][7][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[0]_0\(15),
      Q => \r_output_coeffs_reg[0][7]_44\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][7][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[0]_0\(16),
      Q => \r_output_coeffs_reg[0][7]_44\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][7][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[0]_0\(1),
      Q => \r_output_coeffs_reg[0][7]_44\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][7][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[0]_0\(2),
      Q => \r_output_coeffs_reg[0][7]_44\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][7][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[0]_0\(3),
      Q => \r_output_coeffs_reg[0][7]_44\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][7][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[0]_0\(4),
      Q => \r_output_coeffs_reg[0][7]_44\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][7][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[0]_0\(5),
      Q => \r_output_coeffs_reg[0][7]_44\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][7][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[0]_0\(6),
      Q => \r_output_coeffs_reg[0][7]_44\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][7][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[0]_0\(7),
      Q => \r_output_coeffs_reg[0][7]_44\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][7][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[0]_0\(8),
      Q => \r_output_coeffs_reg[0][7]_44\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[0][7][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[0]_0\(9),
      Q => \r_output_coeffs_reg[0][7]_44\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][0][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][1]_58\(0),
      Q => \r_output_coeffs_reg[1][0]_59\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][0][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][1]_58\(10),
      Q => \r_output_coeffs_reg[1][0]_59\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][0][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][1]_58\(11),
      Q => \r_output_coeffs_reg[1][0]_59\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][0][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][1]_58\(12),
      Q => \r_output_coeffs_reg[1][0]_59\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][0][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][1]_58\(13),
      Q => \r_output_coeffs_reg[1][0]_59\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][0][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][1]_58\(14),
      Q => \r_output_coeffs_reg[1][0]_59\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][0][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][1]_58\(15),
      Q => \r_output_coeffs_reg[1][0]_59\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][0][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][1]_58\(16),
      Q => \r_output_coeffs_reg[1][0]_59\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][0][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][1]_58\(1),
      Q => \r_output_coeffs_reg[1][0]_59\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][0][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][1]_58\(2),
      Q => \r_output_coeffs_reg[1][0]_59\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][0][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][1]_58\(3),
      Q => \r_output_coeffs_reg[1][0]_59\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][0][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][1]_58\(4),
      Q => \r_output_coeffs_reg[1][0]_59\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][0][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][1]_58\(5),
      Q => \r_output_coeffs_reg[1][0]_59\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][0][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][1]_58\(6),
      Q => \r_output_coeffs_reg[1][0]_59\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][0][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][1]_58\(7),
      Q => \r_output_coeffs_reg[1][0]_59\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][0][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][1]_58\(8),
      Q => \r_output_coeffs_reg[1][0]_59\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][0][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][1]_58\(9),
      Q => \r_output_coeffs_reg[1][0]_59\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][1][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][2]_57\(0),
      Q => \r_output_coeffs_reg[1][1]_58\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][1][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][2]_57\(10),
      Q => \r_output_coeffs_reg[1][1]_58\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][1][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][2]_57\(11),
      Q => \r_output_coeffs_reg[1][1]_58\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][1][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][2]_57\(12),
      Q => \r_output_coeffs_reg[1][1]_58\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][1][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][2]_57\(13),
      Q => \r_output_coeffs_reg[1][1]_58\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][1][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][2]_57\(14),
      Q => \r_output_coeffs_reg[1][1]_58\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][1][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][2]_57\(15),
      Q => \r_output_coeffs_reg[1][1]_58\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][1][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][2]_57\(16),
      Q => \r_output_coeffs_reg[1][1]_58\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][1][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][2]_57\(1),
      Q => \r_output_coeffs_reg[1][1]_58\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][1][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][2]_57\(2),
      Q => \r_output_coeffs_reg[1][1]_58\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][1][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][2]_57\(3),
      Q => \r_output_coeffs_reg[1][1]_58\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][1][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][2]_57\(4),
      Q => \r_output_coeffs_reg[1][1]_58\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][1][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][2]_57\(5),
      Q => \r_output_coeffs_reg[1][1]_58\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][1][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][2]_57\(6),
      Q => \r_output_coeffs_reg[1][1]_58\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][1][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][2]_57\(7),
      Q => \r_output_coeffs_reg[1][1]_58\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][1][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][2]_57\(8),
      Q => \r_output_coeffs_reg[1][1]_58\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][1][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][2]_57\(9),
      Q => \r_output_coeffs_reg[1][1]_58\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][2][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][3]_56\(0),
      Q => \r_output_coeffs_reg[1][2]_57\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][2][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][3]_56\(10),
      Q => \r_output_coeffs_reg[1][2]_57\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][2][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][3]_56\(11),
      Q => \r_output_coeffs_reg[1][2]_57\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][2][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][3]_56\(12),
      Q => \r_output_coeffs_reg[1][2]_57\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][2][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][3]_56\(13),
      Q => \r_output_coeffs_reg[1][2]_57\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][2][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][3]_56\(14),
      Q => \r_output_coeffs_reg[1][2]_57\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][2][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][3]_56\(15),
      Q => \r_output_coeffs_reg[1][2]_57\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][2][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][3]_56\(16),
      Q => \r_output_coeffs_reg[1][2]_57\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][2][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][3]_56\(1),
      Q => \r_output_coeffs_reg[1][2]_57\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][2][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][3]_56\(2),
      Q => \r_output_coeffs_reg[1][2]_57\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][2][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][3]_56\(3),
      Q => \r_output_coeffs_reg[1][2]_57\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][2][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][3]_56\(4),
      Q => \r_output_coeffs_reg[1][2]_57\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][2][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][3]_56\(5),
      Q => \r_output_coeffs_reg[1][2]_57\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][2][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][3]_56\(6),
      Q => \r_output_coeffs_reg[1][2]_57\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][2][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][3]_56\(7),
      Q => \r_output_coeffs_reg[1][2]_57\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][2][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][3]_56\(8),
      Q => \r_output_coeffs_reg[1][2]_57\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][2][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][3]_56\(9),
      Q => \r_output_coeffs_reg[1][2]_57\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][3][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][4]_55\(0),
      Q => \r_output_coeffs_reg[1][3]_56\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][3][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][4]_55\(10),
      Q => \r_output_coeffs_reg[1][3]_56\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][3][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][4]_55\(11),
      Q => \r_output_coeffs_reg[1][3]_56\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][3][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][4]_55\(12),
      Q => \r_output_coeffs_reg[1][3]_56\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][3][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][4]_55\(13),
      Q => \r_output_coeffs_reg[1][3]_56\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][3][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][4]_55\(14),
      Q => \r_output_coeffs_reg[1][3]_56\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][3][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][4]_55\(15),
      Q => \r_output_coeffs_reg[1][3]_56\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][3][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][4]_55\(16),
      Q => \r_output_coeffs_reg[1][3]_56\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][3][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][4]_55\(1),
      Q => \r_output_coeffs_reg[1][3]_56\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][3][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][4]_55\(2),
      Q => \r_output_coeffs_reg[1][3]_56\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][3][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][4]_55\(3),
      Q => \r_output_coeffs_reg[1][3]_56\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][3][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][4]_55\(4),
      Q => \r_output_coeffs_reg[1][3]_56\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][3][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][4]_55\(5),
      Q => \r_output_coeffs_reg[1][3]_56\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][3][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][4]_55\(6),
      Q => \r_output_coeffs_reg[1][3]_56\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][3][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][4]_55\(7),
      Q => \r_output_coeffs_reg[1][3]_56\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][3][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][4]_55\(8),
      Q => \r_output_coeffs_reg[1][3]_56\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][3][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][4]_55\(9),
      Q => \r_output_coeffs_reg[1][3]_56\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][4][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][5]_54\(0),
      Q => \r_output_coeffs_reg[1][4]_55\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][4][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][5]_54\(10),
      Q => \r_output_coeffs_reg[1][4]_55\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][4][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][5]_54\(11),
      Q => \r_output_coeffs_reg[1][4]_55\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][4][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][5]_54\(12),
      Q => \r_output_coeffs_reg[1][4]_55\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][4][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][5]_54\(13),
      Q => \r_output_coeffs_reg[1][4]_55\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][4][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][5]_54\(14),
      Q => \r_output_coeffs_reg[1][4]_55\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][4][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][5]_54\(15),
      Q => \r_output_coeffs_reg[1][4]_55\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][4][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][5]_54\(16),
      Q => \r_output_coeffs_reg[1][4]_55\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][4][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][5]_54\(1),
      Q => \r_output_coeffs_reg[1][4]_55\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][4][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][5]_54\(2),
      Q => \r_output_coeffs_reg[1][4]_55\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][4][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][5]_54\(3),
      Q => \r_output_coeffs_reg[1][4]_55\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][4][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][5]_54\(4),
      Q => \r_output_coeffs_reg[1][4]_55\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][4][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][5]_54\(5),
      Q => \r_output_coeffs_reg[1][4]_55\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][4][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][5]_54\(6),
      Q => \r_output_coeffs_reg[1][4]_55\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][4][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][5]_54\(7),
      Q => \r_output_coeffs_reg[1][4]_55\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][4][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][5]_54\(8),
      Q => \r_output_coeffs_reg[1][4]_55\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][4][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][5]_54\(9),
      Q => \r_output_coeffs_reg[1][4]_55\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][5][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][6]_53\(0),
      Q => \r_output_coeffs_reg[1][5]_54\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][5][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][6]_53\(10),
      Q => \r_output_coeffs_reg[1][5]_54\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][5][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][6]_53\(11),
      Q => \r_output_coeffs_reg[1][5]_54\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][5][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][6]_53\(12),
      Q => \r_output_coeffs_reg[1][5]_54\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][5][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][6]_53\(13),
      Q => \r_output_coeffs_reg[1][5]_54\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][5][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][6]_53\(14),
      Q => \r_output_coeffs_reg[1][5]_54\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][5][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][6]_53\(15),
      Q => \r_output_coeffs_reg[1][5]_54\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][5][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][6]_53\(16),
      Q => \r_output_coeffs_reg[1][5]_54\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][5][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][6]_53\(1),
      Q => \r_output_coeffs_reg[1][5]_54\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][5][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][6]_53\(2),
      Q => \r_output_coeffs_reg[1][5]_54\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][5][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][6]_53\(3),
      Q => \r_output_coeffs_reg[1][5]_54\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][5][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][6]_53\(4),
      Q => \r_output_coeffs_reg[1][5]_54\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][5][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][6]_53\(5),
      Q => \r_output_coeffs_reg[1][5]_54\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][5][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][6]_53\(6),
      Q => \r_output_coeffs_reg[1][5]_54\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][5][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][6]_53\(7),
      Q => \r_output_coeffs_reg[1][5]_54\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][5][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][6]_53\(8),
      Q => \r_output_coeffs_reg[1][5]_54\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][5][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][6]_53\(9),
      Q => \r_output_coeffs_reg[1][5]_54\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][6][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][7]_52\(0),
      Q => \r_output_coeffs_reg[1][6]_53\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][6][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][7]_52\(10),
      Q => \r_output_coeffs_reg[1][6]_53\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][6][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][7]_52\(11),
      Q => \r_output_coeffs_reg[1][6]_53\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][6][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][7]_52\(12),
      Q => \r_output_coeffs_reg[1][6]_53\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][6][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][7]_52\(13),
      Q => \r_output_coeffs_reg[1][6]_53\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][6][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][7]_52\(14),
      Q => \r_output_coeffs_reg[1][6]_53\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][6][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][7]_52\(15),
      Q => \r_output_coeffs_reg[1][6]_53\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][6][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][7]_52\(16),
      Q => \r_output_coeffs_reg[1][6]_53\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][6][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][7]_52\(1),
      Q => \r_output_coeffs_reg[1][6]_53\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][6][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][7]_52\(2),
      Q => \r_output_coeffs_reg[1][6]_53\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][6][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][7]_52\(3),
      Q => \r_output_coeffs_reg[1][6]_53\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][6][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][7]_52\(4),
      Q => \r_output_coeffs_reg[1][6]_53\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][6][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][7]_52\(5),
      Q => \r_output_coeffs_reg[1][6]_53\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][6][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][7]_52\(6),
      Q => \r_output_coeffs_reg[1][6]_53\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][6][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][7]_52\(7),
      Q => \r_output_coeffs_reg[1][6]_53\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][6][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][7]_52\(8),
      Q => \r_output_coeffs_reg[1][6]_53\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][6][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[1][7]_52\(9),
      Q => \r_output_coeffs_reg[1][6]_53\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][7][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[2]_1\(0),
      Q => \r_output_coeffs_reg[1][7]_52\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][7][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[2]_1\(10),
      Q => \r_output_coeffs_reg[1][7]_52\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][7][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[2]_1\(11),
      Q => \r_output_coeffs_reg[1][7]_52\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][7][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[2]_1\(12),
      Q => \r_output_coeffs_reg[1][7]_52\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][7][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[2]_1\(13),
      Q => \r_output_coeffs_reg[1][7]_52\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][7][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[2]_1\(14),
      Q => \r_output_coeffs_reg[1][7]_52\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][7][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[2]_1\(15),
      Q => \r_output_coeffs_reg[1][7]_52\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][7][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[2]_1\(16),
      Q => \r_output_coeffs_reg[1][7]_52\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][7][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[2]_1\(1),
      Q => \r_output_coeffs_reg[1][7]_52\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][7][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[2]_1\(2),
      Q => \r_output_coeffs_reg[1][7]_52\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][7][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[2]_1\(3),
      Q => \r_output_coeffs_reg[1][7]_52\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][7][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[2]_1\(4),
      Q => \r_output_coeffs_reg[1][7]_52\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][7][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[2]_1\(5),
      Q => \r_output_coeffs_reg[1][7]_52\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][7][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[2]_1\(6),
      Q => \r_output_coeffs_reg[1][7]_52\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][7][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[2]_1\(7),
      Q => \r_output_coeffs_reg[1][7]_52\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][7][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[2]_1\(8),
      Q => \r_output_coeffs_reg[1][7]_52\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[1][7][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[2]_1\(9),
      Q => \r_output_coeffs_reg[1][7]_52\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][0][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][1]_66\(0),
      Q => \r_output_coeffs_reg[2][0]_67\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][0][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][1]_66\(10),
      Q => \r_output_coeffs_reg[2][0]_67\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][0][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][1]_66\(11),
      Q => \r_output_coeffs_reg[2][0]_67\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][0][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][1]_66\(12),
      Q => \r_output_coeffs_reg[2][0]_67\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][0][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][1]_66\(13),
      Q => \r_output_coeffs_reg[2][0]_67\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][0][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][1]_66\(14),
      Q => \r_output_coeffs_reg[2][0]_67\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][0][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][1]_66\(15),
      Q => \r_output_coeffs_reg[2][0]_67\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][0][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][1]_66\(16),
      Q => \r_output_coeffs_reg[2][0]_67\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][0][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][1]_66\(1),
      Q => \r_output_coeffs_reg[2][0]_67\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][0][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][1]_66\(2),
      Q => \r_output_coeffs_reg[2][0]_67\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][0][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][1]_66\(3),
      Q => \r_output_coeffs_reg[2][0]_67\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][0][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][1]_66\(4),
      Q => \r_output_coeffs_reg[2][0]_67\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][0][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][1]_66\(5),
      Q => \r_output_coeffs_reg[2][0]_67\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][0][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][1]_66\(6),
      Q => \r_output_coeffs_reg[2][0]_67\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][0][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][1]_66\(7),
      Q => \r_output_coeffs_reg[2][0]_67\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][0][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][1]_66\(8),
      Q => \r_output_coeffs_reg[2][0]_67\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][0][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][1]_66\(9),
      Q => \r_output_coeffs_reg[2][0]_67\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][1][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][2]_65\(0),
      Q => \r_output_coeffs_reg[2][1]_66\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][1][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][2]_65\(10),
      Q => \r_output_coeffs_reg[2][1]_66\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][1][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][2]_65\(11),
      Q => \r_output_coeffs_reg[2][1]_66\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][1][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][2]_65\(12),
      Q => \r_output_coeffs_reg[2][1]_66\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][1][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][2]_65\(13),
      Q => \r_output_coeffs_reg[2][1]_66\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][1][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][2]_65\(14),
      Q => \r_output_coeffs_reg[2][1]_66\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][1][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][2]_65\(15),
      Q => \r_output_coeffs_reg[2][1]_66\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][1][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][2]_65\(16),
      Q => \r_output_coeffs_reg[2][1]_66\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][1][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][2]_65\(1),
      Q => \r_output_coeffs_reg[2][1]_66\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][1][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][2]_65\(2),
      Q => \r_output_coeffs_reg[2][1]_66\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][1][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][2]_65\(3),
      Q => \r_output_coeffs_reg[2][1]_66\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][1][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][2]_65\(4),
      Q => \r_output_coeffs_reg[2][1]_66\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][1][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][2]_65\(5),
      Q => \r_output_coeffs_reg[2][1]_66\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][1][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][2]_65\(6),
      Q => \r_output_coeffs_reg[2][1]_66\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][1][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][2]_65\(7),
      Q => \r_output_coeffs_reg[2][1]_66\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][1][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][2]_65\(8),
      Q => \r_output_coeffs_reg[2][1]_66\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][1][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][2]_65\(9),
      Q => \r_output_coeffs_reg[2][1]_66\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][2][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][3]_64\(0),
      Q => \r_output_coeffs_reg[2][2]_65\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][2][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][3]_64\(10),
      Q => \r_output_coeffs_reg[2][2]_65\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][2][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][3]_64\(11),
      Q => \r_output_coeffs_reg[2][2]_65\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][2][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][3]_64\(12),
      Q => \r_output_coeffs_reg[2][2]_65\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][2][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][3]_64\(13),
      Q => \r_output_coeffs_reg[2][2]_65\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][2][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][3]_64\(14),
      Q => \r_output_coeffs_reg[2][2]_65\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][2][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][3]_64\(15),
      Q => \r_output_coeffs_reg[2][2]_65\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][2][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][3]_64\(16),
      Q => \r_output_coeffs_reg[2][2]_65\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][2][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][3]_64\(1),
      Q => \r_output_coeffs_reg[2][2]_65\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][2][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][3]_64\(2),
      Q => \r_output_coeffs_reg[2][2]_65\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][2][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][3]_64\(3),
      Q => \r_output_coeffs_reg[2][2]_65\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][2][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][3]_64\(4),
      Q => \r_output_coeffs_reg[2][2]_65\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][2][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][3]_64\(5),
      Q => \r_output_coeffs_reg[2][2]_65\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][2][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][3]_64\(6),
      Q => \r_output_coeffs_reg[2][2]_65\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][2][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][3]_64\(7),
      Q => \r_output_coeffs_reg[2][2]_65\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][2][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][3]_64\(8),
      Q => \r_output_coeffs_reg[2][2]_65\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][2][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][3]_64\(9),
      Q => \r_output_coeffs_reg[2][2]_65\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][3][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][4]_63\(0),
      Q => \r_output_coeffs_reg[2][3]_64\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][3][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][4]_63\(10),
      Q => \r_output_coeffs_reg[2][3]_64\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][3][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][4]_63\(11),
      Q => \r_output_coeffs_reg[2][3]_64\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][3][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][4]_63\(12),
      Q => \r_output_coeffs_reg[2][3]_64\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][3][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][4]_63\(13),
      Q => \r_output_coeffs_reg[2][3]_64\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][3][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][4]_63\(14),
      Q => \r_output_coeffs_reg[2][3]_64\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][3][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][4]_63\(15),
      Q => \r_output_coeffs_reg[2][3]_64\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][3][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][4]_63\(16),
      Q => \r_output_coeffs_reg[2][3]_64\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][3][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][4]_63\(1),
      Q => \r_output_coeffs_reg[2][3]_64\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][3][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][4]_63\(2),
      Q => \r_output_coeffs_reg[2][3]_64\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][3][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][4]_63\(3),
      Q => \r_output_coeffs_reg[2][3]_64\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][3][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][4]_63\(4),
      Q => \r_output_coeffs_reg[2][3]_64\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][3][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][4]_63\(5),
      Q => \r_output_coeffs_reg[2][3]_64\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][3][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][4]_63\(6),
      Q => \r_output_coeffs_reg[2][3]_64\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][3][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][4]_63\(7),
      Q => \r_output_coeffs_reg[2][3]_64\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][3][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][4]_63\(8),
      Q => \r_output_coeffs_reg[2][3]_64\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][3][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][4]_63\(9),
      Q => \r_output_coeffs_reg[2][3]_64\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][4][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][5]_62\(0),
      Q => \r_output_coeffs_reg[2][4]_63\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][4][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][5]_62\(10),
      Q => \r_output_coeffs_reg[2][4]_63\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][4][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][5]_62\(11),
      Q => \r_output_coeffs_reg[2][4]_63\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][4][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][5]_62\(12),
      Q => \r_output_coeffs_reg[2][4]_63\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][4][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][5]_62\(13),
      Q => \r_output_coeffs_reg[2][4]_63\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][4][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][5]_62\(14),
      Q => \r_output_coeffs_reg[2][4]_63\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][4][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][5]_62\(15),
      Q => \r_output_coeffs_reg[2][4]_63\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][4][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][5]_62\(16),
      Q => \r_output_coeffs_reg[2][4]_63\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][4][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][5]_62\(1),
      Q => \r_output_coeffs_reg[2][4]_63\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][4][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][5]_62\(2),
      Q => \r_output_coeffs_reg[2][4]_63\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][4][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][5]_62\(3),
      Q => \r_output_coeffs_reg[2][4]_63\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][4][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][5]_62\(4),
      Q => \r_output_coeffs_reg[2][4]_63\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][4][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][5]_62\(5),
      Q => \r_output_coeffs_reg[2][4]_63\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][4][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][5]_62\(6),
      Q => \r_output_coeffs_reg[2][4]_63\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][4][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][5]_62\(7),
      Q => \r_output_coeffs_reg[2][4]_63\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][4][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][5]_62\(8),
      Q => \r_output_coeffs_reg[2][4]_63\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][4][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][5]_62\(9),
      Q => \r_output_coeffs_reg[2][4]_63\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][5][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][6]_61\(0),
      Q => \r_output_coeffs_reg[2][5]_62\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][5][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][6]_61\(10),
      Q => \r_output_coeffs_reg[2][5]_62\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][5][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][6]_61\(11),
      Q => \r_output_coeffs_reg[2][5]_62\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][5][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][6]_61\(12),
      Q => \r_output_coeffs_reg[2][5]_62\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][5][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][6]_61\(13),
      Q => \r_output_coeffs_reg[2][5]_62\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][5][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][6]_61\(14),
      Q => \r_output_coeffs_reg[2][5]_62\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][5][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][6]_61\(15),
      Q => \r_output_coeffs_reg[2][5]_62\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][5][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][6]_61\(16),
      Q => \r_output_coeffs_reg[2][5]_62\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][5][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][6]_61\(1),
      Q => \r_output_coeffs_reg[2][5]_62\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][5][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][6]_61\(2),
      Q => \r_output_coeffs_reg[2][5]_62\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][5][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][6]_61\(3),
      Q => \r_output_coeffs_reg[2][5]_62\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][5][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][6]_61\(4),
      Q => \r_output_coeffs_reg[2][5]_62\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][5][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][6]_61\(5),
      Q => \r_output_coeffs_reg[2][5]_62\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][5][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][6]_61\(6),
      Q => \r_output_coeffs_reg[2][5]_62\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][5][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][6]_61\(7),
      Q => \r_output_coeffs_reg[2][5]_62\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][5][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][6]_61\(8),
      Q => \r_output_coeffs_reg[2][5]_62\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][5][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][6]_61\(9),
      Q => \r_output_coeffs_reg[2][5]_62\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][6][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][7]_60\(0),
      Q => \r_output_coeffs_reg[2][6]_61\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][6][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][7]_60\(10),
      Q => \r_output_coeffs_reg[2][6]_61\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][6][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][7]_60\(11),
      Q => \r_output_coeffs_reg[2][6]_61\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][6][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][7]_60\(12),
      Q => \r_output_coeffs_reg[2][6]_61\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][6][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][7]_60\(13),
      Q => \r_output_coeffs_reg[2][6]_61\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][6][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][7]_60\(14),
      Q => \r_output_coeffs_reg[2][6]_61\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][6][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][7]_60\(15),
      Q => \r_output_coeffs_reg[2][6]_61\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][6][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][7]_60\(16),
      Q => \r_output_coeffs_reg[2][6]_61\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][6][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][7]_60\(1),
      Q => \r_output_coeffs_reg[2][6]_61\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][6][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][7]_60\(2),
      Q => \r_output_coeffs_reg[2][6]_61\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][6][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][7]_60\(3),
      Q => \r_output_coeffs_reg[2][6]_61\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][6][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][7]_60\(4),
      Q => \r_output_coeffs_reg[2][6]_61\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][6][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][7]_60\(5),
      Q => \r_output_coeffs_reg[2][6]_61\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][6][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][7]_60\(6),
      Q => \r_output_coeffs_reg[2][6]_61\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][6][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][7]_60\(7),
      Q => \r_output_coeffs_reg[2][6]_61\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][6][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][7]_60\(8),
      Q => \r_output_coeffs_reg[2][6]_61\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][6][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[2][7]_60\(9),
      Q => \r_output_coeffs_reg[2][6]_61\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][7][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[4]_2\(0),
      Q => \r_output_coeffs_reg[2][7]_60\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][7][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[4]_2\(10),
      Q => \r_output_coeffs_reg[2][7]_60\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][7][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[4]_2\(11),
      Q => \r_output_coeffs_reg[2][7]_60\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][7][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[4]_2\(12),
      Q => \r_output_coeffs_reg[2][7]_60\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][7][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[4]_2\(13),
      Q => \r_output_coeffs_reg[2][7]_60\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][7][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[4]_2\(14),
      Q => \r_output_coeffs_reg[2][7]_60\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][7][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[4]_2\(15),
      Q => \r_output_coeffs_reg[2][7]_60\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][7][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[4]_2\(16),
      Q => \r_output_coeffs_reg[2][7]_60\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][7][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[4]_2\(1),
      Q => \r_output_coeffs_reg[2][7]_60\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][7][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[4]_2\(2),
      Q => \r_output_coeffs_reg[2][7]_60\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][7][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[4]_2\(3),
      Q => \r_output_coeffs_reg[2][7]_60\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][7][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[4]_2\(4),
      Q => \r_output_coeffs_reg[2][7]_60\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][7][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[4]_2\(5),
      Q => \r_output_coeffs_reg[2][7]_60\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][7][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[4]_2\(6),
      Q => \r_output_coeffs_reg[2][7]_60\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][7][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[4]_2\(7),
      Q => \r_output_coeffs_reg[2][7]_60\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][7][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[4]_2\(8),
      Q => \r_output_coeffs_reg[2][7]_60\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[2][7][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[4]_2\(9),
      Q => \r_output_coeffs_reg[2][7]_60\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][0][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][1]_74\(0),
      Q => \r_output_coeffs_reg[3][0]_75\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][0][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][1]_74\(10),
      Q => \r_output_coeffs_reg[3][0]_75\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][0][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][1]_74\(11),
      Q => \r_output_coeffs_reg[3][0]_75\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][0][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][1]_74\(12),
      Q => \r_output_coeffs_reg[3][0]_75\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][0][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][1]_74\(13),
      Q => \r_output_coeffs_reg[3][0]_75\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][0][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][1]_74\(14),
      Q => \r_output_coeffs_reg[3][0]_75\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][0][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][1]_74\(15),
      Q => \r_output_coeffs_reg[3][0]_75\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][0][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][1]_74\(16),
      Q => \r_output_coeffs_reg[3][0]_75\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][0][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][1]_74\(1),
      Q => \r_output_coeffs_reg[3][0]_75\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][0][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][1]_74\(2),
      Q => \r_output_coeffs_reg[3][0]_75\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][0][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][1]_74\(3),
      Q => \r_output_coeffs_reg[3][0]_75\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][0][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][1]_74\(4),
      Q => \r_output_coeffs_reg[3][0]_75\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][0][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][1]_74\(5),
      Q => \r_output_coeffs_reg[3][0]_75\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][0][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][1]_74\(6),
      Q => \r_output_coeffs_reg[3][0]_75\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][0][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][1]_74\(7),
      Q => \r_output_coeffs_reg[3][0]_75\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][0][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][1]_74\(8),
      Q => \r_output_coeffs_reg[3][0]_75\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][0][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][1]_74\(9),
      Q => \r_output_coeffs_reg[3][0]_75\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][1][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][2]_73\(0),
      Q => \r_output_coeffs_reg[3][1]_74\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][1][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][2]_73\(10),
      Q => \r_output_coeffs_reg[3][1]_74\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][1][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][2]_73\(11),
      Q => \r_output_coeffs_reg[3][1]_74\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][1][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][2]_73\(12),
      Q => \r_output_coeffs_reg[3][1]_74\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][1][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][2]_73\(13),
      Q => \r_output_coeffs_reg[3][1]_74\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][1][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][2]_73\(14),
      Q => \r_output_coeffs_reg[3][1]_74\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][1][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][2]_73\(15),
      Q => \r_output_coeffs_reg[3][1]_74\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][1][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][2]_73\(16),
      Q => \r_output_coeffs_reg[3][1]_74\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][1][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][2]_73\(1),
      Q => \r_output_coeffs_reg[3][1]_74\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][1][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][2]_73\(2),
      Q => \r_output_coeffs_reg[3][1]_74\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][1][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][2]_73\(3),
      Q => \r_output_coeffs_reg[3][1]_74\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][1][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][2]_73\(4),
      Q => \r_output_coeffs_reg[3][1]_74\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][1][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][2]_73\(5),
      Q => \r_output_coeffs_reg[3][1]_74\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][1][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][2]_73\(6),
      Q => \r_output_coeffs_reg[3][1]_74\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][1][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][2]_73\(7),
      Q => \r_output_coeffs_reg[3][1]_74\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][1][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][2]_73\(8),
      Q => \r_output_coeffs_reg[3][1]_74\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][1][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][2]_73\(9),
      Q => \r_output_coeffs_reg[3][1]_74\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][2][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][3]_72\(0),
      Q => \r_output_coeffs_reg[3][2]_73\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][2][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][3]_72\(10),
      Q => \r_output_coeffs_reg[3][2]_73\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][2][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][3]_72\(11),
      Q => \r_output_coeffs_reg[3][2]_73\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][2][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][3]_72\(12),
      Q => \r_output_coeffs_reg[3][2]_73\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][2][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][3]_72\(13),
      Q => \r_output_coeffs_reg[3][2]_73\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][2][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][3]_72\(14),
      Q => \r_output_coeffs_reg[3][2]_73\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][2][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][3]_72\(15),
      Q => \r_output_coeffs_reg[3][2]_73\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][2][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][3]_72\(16),
      Q => \r_output_coeffs_reg[3][2]_73\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][2][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][3]_72\(1),
      Q => \r_output_coeffs_reg[3][2]_73\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][2][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][3]_72\(2),
      Q => \r_output_coeffs_reg[3][2]_73\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][2][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][3]_72\(3),
      Q => \r_output_coeffs_reg[3][2]_73\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][2][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][3]_72\(4),
      Q => \r_output_coeffs_reg[3][2]_73\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][2][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][3]_72\(5),
      Q => \r_output_coeffs_reg[3][2]_73\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][2][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][3]_72\(6),
      Q => \r_output_coeffs_reg[3][2]_73\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][2][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][3]_72\(7),
      Q => \r_output_coeffs_reg[3][2]_73\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][2][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][3]_72\(8),
      Q => \r_output_coeffs_reg[3][2]_73\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][2][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][3]_72\(9),
      Q => \r_output_coeffs_reg[3][2]_73\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][3][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][4]_71\(0),
      Q => \r_output_coeffs_reg[3][3]_72\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][3][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][4]_71\(10),
      Q => \r_output_coeffs_reg[3][3]_72\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][3][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][4]_71\(11),
      Q => \r_output_coeffs_reg[3][3]_72\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][3][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][4]_71\(12),
      Q => \r_output_coeffs_reg[3][3]_72\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][3][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][4]_71\(13),
      Q => \r_output_coeffs_reg[3][3]_72\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][3][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][4]_71\(14),
      Q => \r_output_coeffs_reg[3][3]_72\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][3][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][4]_71\(15),
      Q => \r_output_coeffs_reg[3][3]_72\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][3][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][4]_71\(16),
      Q => \r_output_coeffs_reg[3][3]_72\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][3][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][4]_71\(1),
      Q => \r_output_coeffs_reg[3][3]_72\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][3][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][4]_71\(2),
      Q => \r_output_coeffs_reg[3][3]_72\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][3][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][4]_71\(3),
      Q => \r_output_coeffs_reg[3][3]_72\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][3][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][4]_71\(4),
      Q => \r_output_coeffs_reg[3][3]_72\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][3][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][4]_71\(5),
      Q => \r_output_coeffs_reg[3][3]_72\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][3][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][4]_71\(6),
      Q => \r_output_coeffs_reg[3][3]_72\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][3][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][4]_71\(7),
      Q => \r_output_coeffs_reg[3][3]_72\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][3][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][4]_71\(8),
      Q => \r_output_coeffs_reg[3][3]_72\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][3][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][4]_71\(9),
      Q => \r_output_coeffs_reg[3][3]_72\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][4][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][5]_70\(0),
      Q => \r_output_coeffs_reg[3][4]_71\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][4][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][5]_70\(10),
      Q => \r_output_coeffs_reg[3][4]_71\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][4][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][5]_70\(11),
      Q => \r_output_coeffs_reg[3][4]_71\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][4][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][5]_70\(12),
      Q => \r_output_coeffs_reg[3][4]_71\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][4][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][5]_70\(13),
      Q => \r_output_coeffs_reg[3][4]_71\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][4][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][5]_70\(14),
      Q => \r_output_coeffs_reg[3][4]_71\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][4][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][5]_70\(15),
      Q => \r_output_coeffs_reg[3][4]_71\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][4][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][5]_70\(16),
      Q => \r_output_coeffs_reg[3][4]_71\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][4][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][5]_70\(1),
      Q => \r_output_coeffs_reg[3][4]_71\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][4][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][5]_70\(2),
      Q => \r_output_coeffs_reg[3][4]_71\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][4][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][5]_70\(3),
      Q => \r_output_coeffs_reg[3][4]_71\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][4][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][5]_70\(4),
      Q => \r_output_coeffs_reg[3][4]_71\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][4][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][5]_70\(5),
      Q => \r_output_coeffs_reg[3][4]_71\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][4][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][5]_70\(6),
      Q => \r_output_coeffs_reg[3][4]_71\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][4][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][5]_70\(7),
      Q => \r_output_coeffs_reg[3][4]_71\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][4][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][5]_70\(8),
      Q => \r_output_coeffs_reg[3][4]_71\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][4][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][5]_70\(9),
      Q => \r_output_coeffs_reg[3][4]_71\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][5][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][6]_69\(0),
      Q => \r_output_coeffs_reg[3][5]_70\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][5][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][6]_69\(10),
      Q => \r_output_coeffs_reg[3][5]_70\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][5][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][6]_69\(11),
      Q => \r_output_coeffs_reg[3][5]_70\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][5][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][6]_69\(12),
      Q => \r_output_coeffs_reg[3][5]_70\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][5][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][6]_69\(13),
      Q => \r_output_coeffs_reg[3][5]_70\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][5][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][6]_69\(14),
      Q => \r_output_coeffs_reg[3][5]_70\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][5][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][6]_69\(15),
      Q => \r_output_coeffs_reg[3][5]_70\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][5][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][6]_69\(16),
      Q => \r_output_coeffs_reg[3][5]_70\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][5][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][6]_69\(1),
      Q => \r_output_coeffs_reg[3][5]_70\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][5][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][6]_69\(2),
      Q => \r_output_coeffs_reg[3][5]_70\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][5][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][6]_69\(3),
      Q => \r_output_coeffs_reg[3][5]_70\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][5][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][6]_69\(4),
      Q => \r_output_coeffs_reg[3][5]_70\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][5][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][6]_69\(5),
      Q => \r_output_coeffs_reg[3][5]_70\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][5][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][6]_69\(6),
      Q => \r_output_coeffs_reg[3][5]_70\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][5][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][6]_69\(7),
      Q => \r_output_coeffs_reg[3][5]_70\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][5][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][6]_69\(8),
      Q => \r_output_coeffs_reg[3][5]_70\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][5][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][6]_69\(9),
      Q => \r_output_coeffs_reg[3][5]_70\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][6][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][7]_68\(0),
      Q => \r_output_coeffs_reg[3][6]_69\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][6][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][7]_68\(10),
      Q => \r_output_coeffs_reg[3][6]_69\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][6][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][7]_68\(11),
      Q => \r_output_coeffs_reg[3][6]_69\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][6][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][7]_68\(12),
      Q => \r_output_coeffs_reg[3][6]_69\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][6][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][7]_68\(13),
      Q => \r_output_coeffs_reg[3][6]_69\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][6][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][7]_68\(14),
      Q => \r_output_coeffs_reg[3][6]_69\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][6][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][7]_68\(15),
      Q => \r_output_coeffs_reg[3][6]_69\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][6][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][7]_68\(16),
      Q => \r_output_coeffs_reg[3][6]_69\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][6][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][7]_68\(1),
      Q => \r_output_coeffs_reg[3][6]_69\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][6][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][7]_68\(2),
      Q => \r_output_coeffs_reg[3][6]_69\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][6][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][7]_68\(3),
      Q => \r_output_coeffs_reg[3][6]_69\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][6][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][7]_68\(4),
      Q => \r_output_coeffs_reg[3][6]_69\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][6][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][7]_68\(5),
      Q => \r_output_coeffs_reg[3][6]_69\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][6][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][7]_68\(6),
      Q => \r_output_coeffs_reg[3][6]_69\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][6][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][7]_68\(7),
      Q => \r_output_coeffs_reg[3][6]_69\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][6][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][7]_68\(8),
      Q => \r_output_coeffs_reg[3][6]_69\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][6][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[3][7]_68\(9),
      Q => \r_output_coeffs_reg[3][6]_69\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][7][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[6]_3\(0),
      Q => \r_output_coeffs_reg[3][7]_68\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][7][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[6]_3\(10),
      Q => \r_output_coeffs_reg[3][7]_68\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][7][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[6]_3\(11),
      Q => \r_output_coeffs_reg[3][7]_68\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][7][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[6]_3\(12),
      Q => \r_output_coeffs_reg[3][7]_68\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][7][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[6]_3\(13),
      Q => \r_output_coeffs_reg[3][7]_68\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][7][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[6]_3\(14),
      Q => \r_output_coeffs_reg[3][7]_68\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][7][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[6]_3\(15),
      Q => \r_output_coeffs_reg[3][7]_68\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][7][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[6]_3\(16),
      Q => \r_output_coeffs_reg[3][7]_68\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][7][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[6]_3\(1),
      Q => \r_output_coeffs_reg[3][7]_68\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][7][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[6]_3\(2),
      Q => \r_output_coeffs_reg[3][7]_68\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][7][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[6]_3\(3),
      Q => \r_output_coeffs_reg[3][7]_68\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][7][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[6]_3\(4),
      Q => \r_output_coeffs_reg[3][7]_68\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][7][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[6]_3\(5),
      Q => \r_output_coeffs_reg[3][7]_68\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][7][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[6]_3\(6),
      Q => \r_output_coeffs_reg[3][7]_68\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][7][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[6]_3\(7),
      Q => \r_output_coeffs_reg[3][7]_68\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][7][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[6]_3\(8),
      Q => \r_output_coeffs_reg[3][7]_68\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[3][7][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[6]_3\(9),
      Q => \r_output_coeffs_reg[3][7]_68\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][0][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][1]_82\(0),
      Q => \r_output_coeffs_reg[4][0]_83\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][0][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][1]_82\(10),
      Q => \r_output_coeffs_reg[4][0]_83\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][0][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][1]_82\(11),
      Q => \r_output_coeffs_reg[4][0]_83\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][0][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][1]_82\(12),
      Q => \r_output_coeffs_reg[4][0]_83\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][0][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][1]_82\(13),
      Q => \r_output_coeffs_reg[4][0]_83\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][0][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][1]_82\(14),
      Q => \r_output_coeffs_reg[4][0]_83\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][0][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][1]_82\(15),
      Q => \r_output_coeffs_reg[4][0]_83\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][0][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][1]_82\(16),
      Q => \r_output_coeffs_reg[4][0]_83\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][0][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][1]_82\(1),
      Q => \r_output_coeffs_reg[4][0]_83\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][0][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][1]_82\(2),
      Q => \r_output_coeffs_reg[4][0]_83\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][0][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][1]_82\(3),
      Q => \r_output_coeffs_reg[4][0]_83\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][0][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][1]_82\(4),
      Q => \r_output_coeffs_reg[4][0]_83\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][0][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][1]_82\(5),
      Q => \r_output_coeffs_reg[4][0]_83\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][0][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][1]_82\(6),
      Q => \r_output_coeffs_reg[4][0]_83\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][0][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][1]_82\(7),
      Q => \r_output_coeffs_reg[4][0]_83\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][0][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][1]_82\(8),
      Q => \r_output_coeffs_reg[4][0]_83\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][0][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][1]_82\(9),
      Q => \r_output_coeffs_reg[4][0]_83\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][1][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][2]_81\(0),
      Q => \r_output_coeffs_reg[4][1]_82\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][1][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][2]_81\(10),
      Q => \r_output_coeffs_reg[4][1]_82\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][1][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][2]_81\(11),
      Q => \r_output_coeffs_reg[4][1]_82\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][1][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][2]_81\(12),
      Q => \r_output_coeffs_reg[4][1]_82\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][1][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][2]_81\(13),
      Q => \r_output_coeffs_reg[4][1]_82\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][1][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][2]_81\(14),
      Q => \r_output_coeffs_reg[4][1]_82\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][1][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][2]_81\(15),
      Q => \r_output_coeffs_reg[4][1]_82\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][1][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][2]_81\(16),
      Q => \r_output_coeffs_reg[4][1]_82\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][1][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][2]_81\(1),
      Q => \r_output_coeffs_reg[4][1]_82\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][1][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][2]_81\(2),
      Q => \r_output_coeffs_reg[4][1]_82\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][1][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][2]_81\(3),
      Q => \r_output_coeffs_reg[4][1]_82\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][1][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][2]_81\(4),
      Q => \r_output_coeffs_reg[4][1]_82\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][1][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][2]_81\(5),
      Q => \r_output_coeffs_reg[4][1]_82\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][1][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][2]_81\(6),
      Q => \r_output_coeffs_reg[4][1]_82\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][1][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][2]_81\(7),
      Q => \r_output_coeffs_reg[4][1]_82\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][1][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][2]_81\(8),
      Q => \r_output_coeffs_reg[4][1]_82\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][1][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][2]_81\(9),
      Q => \r_output_coeffs_reg[4][1]_82\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][2][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][3]_80\(0),
      Q => \r_output_coeffs_reg[4][2]_81\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][2][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][3]_80\(10),
      Q => \r_output_coeffs_reg[4][2]_81\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][2][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][3]_80\(11),
      Q => \r_output_coeffs_reg[4][2]_81\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][2][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][3]_80\(12),
      Q => \r_output_coeffs_reg[4][2]_81\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][2][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][3]_80\(13),
      Q => \r_output_coeffs_reg[4][2]_81\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][2][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][3]_80\(14),
      Q => \r_output_coeffs_reg[4][2]_81\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][2][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][3]_80\(15),
      Q => \r_output_coeffs_reg[4][2]_81\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][2][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][3]_80\(16),
      Q => \r_output_coeffs_reg[4][2]_81\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][2][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][3]_80\(1),
      Q => \r_output_coeffs_reg[4][2]_81\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][2][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][3]_80\(2),
      Q => \r_output_coeffs_reg[4][2]_81\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][2][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][3]_80\(3),
      Q => \r_output_coeffs_reg[4][2]_81\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][2][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][3]_80\(4),
      Q => \r_output_coeffs_reg[4][2]_81\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][2][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][3]_80\(5),
      Q => \r_output_coeffs_reg[4][2]_81\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][2][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][3]_80\(6),
      Q => \r_output_coeffs_reg[4][2]_81\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][2][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][3]_80\(7),
      Q => \r_output_coeffs_reg[4][2]_81\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][2][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][3]_80\(8),
      Q => \r_output_coeffs_reg[4][2]_81\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][2][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][3]_80\(9),
      Q => \r_output_coeffs_reg[4][2]_81\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][3][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][4]_79\(0),
      Q => \r_output_coeffs_reg[4][3]_80\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][3][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][4]_79\(10),
      Q => \r_output_coeffs_reg[4][3]_80\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][3][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][4]_79\(11),
      Q => \r_output_coeffs_reg[4][3]_80\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][3][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][4]_79\(12),
      Q => \r_output_coeffs_reg[4][3]_80\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][3][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][4]_79\(13),
      Q => \r_output_coeffs_reg[4][3]_80\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][3][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][4]_79\(14),
      Q => \r_output_coeffs_reg[4][3]_80\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][3][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][4]_79\(15),
      Q => \r_output_coeffs_reg[4][3]_80\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][3][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][4]_79\(16),
      Q => \r_output_coeffs_reg[4][3]_80\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][3][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][4]_79\(1),
      Q => \r_output_coeffs_reg[4][3]_80\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][3][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][4]_79\(2),
      Q => \r_output_coeffs_reg[4][3]_80\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][3][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][4]_79\(3),
      Q => \r_output_coeffs_reg[4][3]_80\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][3][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][4]_79\(4),
      Q => \r_output_coeffs_reg[4][3]_80\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][3][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][4]_79\(5),
      Q => \r_output_coeffs_reg[4][3]_80\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][3][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][4]_79\(6),
      Q => \r_output_coeffs_reg[4][3]_80\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][3][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][4]_79\(7),
      Q => \r_output_coeffs_reg[4][3]_80\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][3][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][4]_79\(8),
      Q => \r_output_coeffs_reg[4][3]_80\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][3][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][4]_79\(9),
      Q => \r_output_coeffs_reg[4][3]_80\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][4][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][5]_78\(0),
      Q => \r_output_coeffs_reg[4][4]_79\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][4][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][5]_78\(10),
      Q => \r_output_coeffs_reg[4][4]_79\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][4][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][5]_78\(11),
      Q => \r_output_coeffs_reg[4][4]_79\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][4][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][5]_78\(12),
      Q => \r_output_coeffs_reg[4][4]_79\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][4][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][5]_78\(13),
      Q => \r_output_coeffs_reg[4][4]_79\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][4][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][5]_78\(14),
      Q => \r_output_coeffs_reg[4][4]_79\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][4][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][5]_78\(15),
      Q => \r_output_coeffs_reg[4][4]_79\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][4][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][5]_78\(16),
      Q => \r_output_coeffs_reg[4][4]_79\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][4][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][5]_78\(1),
      Q => \r_output_coeffs_reg[4][4]_79\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][4][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][5]_78\(2),
      Q => \r_output_coeffs_reg[4][4]_79\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][4][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][5]_78\(3),
      Q => \r_output_coeffs_reg[4][4]_79\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][4][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][5]_78\(4),
      Q => \r_output_coeffs_reg[4][4]_79\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][4][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][5]_78\(5),
      Q => \r_output_coeffs_reg[4][4]_79\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][4][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][5]_78\(6),
      Q => \r_output_coeffs_reg[4][4]_79\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][4][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][5]_78\(7),
      Q => \r_output_coeffs_reg[4][4]_79\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][4][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][5]_78\(8),
      Q => \r_output_coeffs_reg[4][4]_79\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][4][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][5]_78\(9),
      Q => \r_output_coeffs_reg[4][4]_79\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][5][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][6]_77\(0),
      Q => \r_output_coeffs_reg[4][5]_78\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][5][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][6]_77\(10),
      Q => \r_output_coeffs_reg[4][5]_78\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][5][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][6]_77\(11),
      Q => \r_output_coeffs_reg[4][5]_78\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][5][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][6]_77\(12),
      Q => \r_output_coeffs_reg[4][5]_78\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][5][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][6]_77\(13),
      Q => \r_output_coeffs_reg[4][5]_78\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][5][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][6]_77\(14),
      Q => \r_output_coeffs_reg[4][5]_78\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][5][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][6]_77\(15),
      Q => \r_output_coeffs_reg[4][5]_78\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][5][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][6]_77\(16),
      Q => \r_output_coeffs_reg[4][5]_78\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][5][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][6]_77\(1),
      Q => \r_output_coeffs_reg[4][5]_78\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][5][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][6]_77\(2),
      Q => \r_output_coeffs_reg[4][5]_78\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][5][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][6]_77\(3),
      Q => \r_output_coeffs_reg[4][5]_78\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][5][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][6]_77\(4),
      Q => \r_output_coeffs_reg[4][5]_78\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][5][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][6]_77\(5),
      Q => \r_output_coeffs_reg[4][5]_78\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][5][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][6]_77\(6),
      Q => \r_output_coeffs_reg[4][5]_78\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][5][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][6]_77\(7),
      Q => \r_output_coeffs_reg[4][5]_78\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][5][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][6]_77\(8),
      Q => \r_output_coeffs_reg[4][5]_78\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][5][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][6]_77\(9),
      Q => \r_output_coeffs_reg[4][5]_78\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][6][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][7]_76\(0),
      Q => \r_output_coeffs_reg[4][6]_77\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][6][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][7]_76\(10),
      Q => \r_output_coeffs_reg[4][6]_77\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][6][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][7]_76\(11),
      Q => \r_output_coeffs_reg[4][6]_77\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][6][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][7]_76\(12),
      Q => \r_output_coeffs_reg[4][6]_77\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][6][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][7]_76\(13),
      Q => \r_output_coeffs_reg[4][6]_77\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][6][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][7]_76\(14),
      Q => \r_output_coeffs_reg[4][6]_77\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][6][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][7]_76\(15),
      Q => \r_output_coeffs_reg[4][6]_77\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][6][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][7]_76\(16),
      Q => \r_output_coeffs_reg[4][6]_77\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][6][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][7]_76\(1),
      Q => \r_output_coeffs_reg[4][6]_77\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][6][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][7]_76\(2),
      Q => \r_output_coeffs_reg[4][6]_77\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][6][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][7]_76\(3),
      Q => \r_output_coeffs_reg[4][6]_77\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][6][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][7]_76\(4),
      Q => \r_output_coeffs_reg[4][6]_77\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][6][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][7]_76\(5),
      Q => \r_output_coeffs_reg[4][6]_77\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][6][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][7]_76\(6),
      Q => \r_output_coeffs_reg[4][6]_77\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][6][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][7]_76\(7),
      Q => \r_output_coeffs_reg[4][6]_77\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][6][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][7]_76\(8),
      Q => \r_output_coeffs_reg[4][6]_77\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][6][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[4][7]_76\(9),
      Q => \r_output_coeffs_reg[4][6]_77\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][7][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[1]_40\(0),
      Q => \r_output_coeffs_reg[4][7]_76\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][7][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[1]_40\(10),
      Q => \r_output_coeffs_reg[4][7]_76\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][7][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[1]_40\(11),
      Q => \r_output_coeffs_reg[4][7]_76\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][7][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[1]_40\(12),
      Q => \r_output_coeffs_reg[4][7]_76\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][7][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[1]_40\(13),
      Q => \r_output_coeffs_reg[4][7]_76\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][7][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[1]_40\(14),
      Q => \r_output_coeffs_reg[4][7]_76\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][7][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[1]_40\(15),
      Q => \r_output_coeffs_reg[4][7]_76\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][7][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[1]_40\(16),
      Q => \r_output_coeffs_reg[4][7]_76\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][7][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[1]_40\(1),
      Q => \r_output_coeffs_reg[4][7]_76\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][7][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[1]_40\(2),
      Q => \r_output_coeffs_reg[4][7]_76\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][7][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[1]_40\(3),
      Q => \r_output_coeffs_reg[4][7]_76\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][7][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[1]_40\(4),
      Q => \r_output_coeffs_reg[4][7]_76\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][7][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[1]_40\(5),
      Q => \r_output_coeffs_reg[4][7]_76\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][7][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[1]_40\(6),
      Q => \r_output_coeffs_reg[4][7]_76\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][7][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[1]_40\(7),
      Q => \r_output_coeffs_reg[4][7]_76\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][7][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[1]_40\(8),
      Q => \r_output_coeffs_reg[4][7]_76\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[4][7][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[1]_40\(9),
      Q => \r_output_coeffs_reg[4][7]_76\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][0][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][1]_90\(0),
      Q => \r_output_coeffs_reg[5][0]_91\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][0][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][1]_90\(10),
      Q => \r_output_coeffs_reg[5][0]_91\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][0][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][1]_90\(11),
      Q => \r_output_coeffs_reg[5][0]_91\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][0][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][1]_90\(12),
      Q => \r_output_coeffs_reg[5][0]_91\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][0][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][1]_90\(13),
      Q => \r_output_coeffs_reg[5][0]_91\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][0][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][1]_90\(14),
      Q => \r_output_coeffs_reg[5][0]_91\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][0][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][1]_90\(15),
      Q => \r_output_coeffs_reg[5][0]_91\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][0][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][1]_90\(16),
      Q => \r_output_coeffs_reg[5][0]_91\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][0][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][1]_90\(1),
      Q => \r_output_coeffs_reg[5][0]_91\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][0][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][1]_90\(2),
      Q => \r_output_coeffs_reg[5][0]_91\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][0][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][1]_90\(3),
      Q => \r_output_coeffs_reg[5][0]_91\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][0][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][1]_90\(4),
      Q => \r_output_coeffs_reg[5][0]_91\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][0][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][1]_90\(5),
      Q => \r_output_coeffs_reg[5][0]_91\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][0][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][1]_90\(6),
      Q => \r_output_coeffs_reg[5][0]_91\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][0][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][1]_90\(7),
      Q => \r_output_coeffs_reg[5][0]_91\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][0][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][1]_90\(8),
      Q => \r_output_coeffs_reg[5][0]_91\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][0][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][1]_90\(9),
      Q => \r_output_coeffs_reg[5][0]_91\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][1][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][2]_89\(0),
      Q => \r_output_coeffs_reg[5][1]_90\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][1][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][2]_89\(10),
      Q => \r_output_coeffs_reg[5][1]_90\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][1][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][2]_89\(11),
      Q => \r_output_coeffs_reg[5][1]_90\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][1][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][2]_89\(12),
      Q => \r_output_coeffs_reg[5][1]_90\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][1][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][2]_89\(13),
      Q => \r_output_coeffs_reg[5][1]_90\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][1][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][2]_89\(14),
      Q => \r_output_coeffs_reg[5][1]_90\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][1][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][2]_89\(15),
      Q => \r_output_coeffs_reg[5][1]_90\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][1][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][2]_89\(16),
      Q => \r_output_coeffs_reg[5][1]_90\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][1][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][2]_89\(1),
      Q => \r_output_coeffs_reg[5][1]_90\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][1][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][2]_89\(2),
      Q => \r_output_coeffs_reg[5][1]_90\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][1][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][2]_89\(3),
      Q => \r_output_coeffs_reg[5][1]_90\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][1][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][2]_89\(4),
      Q => \r_output_coeffs_reg[5][1]_90\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][1][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][2]_89\(5),
      Q => \r_output_coeffs_reg[5][1]_90\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][1][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][2]_89\(6),
      Q => \r_output_coeffs_reg[5][1]_90\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][1][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][2]_89\(7),
      Q => \r_output_coeffs_reg[5][1]_90\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][1][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][2]_89\(8),
      Q => \r_output_coeffs_reg[5][1]_90\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][1][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][2]_89\(9),
      Q => \r_output_coeffs_reg[5][1]_90\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][2][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][3]_88\(0),
      Q => \r_output_coeffs_reg[5][2]_89\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][2][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][3]_88\(10),
      Q => \r_output_coeffs_reg[5][2]_89\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][2][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][3]_88\(11),
      Q => \r_output_coeffs_reg[5][2]_89\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][2][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][3]_88\(12),
      Q => \r_output_coeffs_reg[5][2]_89\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][2][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][3]_88\(13),
      Q => \r_output_coeffs_reg[5][2]_89\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][2][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][3]_88\(14),
      Q => \r_output_coeffs_reg[5][2]_89\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][2][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][3]_88\(15),
      Q => \r_output_coeffs_reg[5][2]_89\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][2][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][3]_88\(16),
      Q => \r_output_coeffs_reg[5][2]_89\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][2][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][3]_88\(1),
      Q => \r_output_coeffs_reg[5][2]_89\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][2][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][3]_88\(2),
      Q => \r_output_coeffs_reg[5][2]_89\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][2][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][3]_88\(3),
      Q => \r_output_coeffs_reg[5][2]_89\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][2][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][3]_88\(4),
      Q => \r_output_coeffs_reg[5][2]_89\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][2][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][3]_88\(5),
      Q => \r_output_coeffs_reg[5][2]_89\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][2][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][3]_88\(6),
      Q => \r_output_coeffs_reg[5][2]_89\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][2][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][3]_88\(7),
      Q => \r_output_coeffs_reg[5][2]_89\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][2][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][3]_88\(8),
      Q => \r_output_coeffs_reg[5][2]_89\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][2][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][3]_88\(9),
      Q => \r_output_coeffs_reg[5][2]_89\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][3][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][4]_87\(0),
      Q => \r_output_coeffs_reg[5][3]_88\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][3][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][4]_87\(10),
      Q => \r_output_coeffs_reg[5][3]_88\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][3][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][4]_87\(11),
      Q => \r_output_coeffs_reg[5][3]_88\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][3][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][4]_87\(12),
      Q => \r_output_coeffs_reg[5][3]_88\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][3][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][4]_87\(13),
      Q => \r_output_coeffs_reg[5][3]_88\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][3][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][4]_87\(14),
      Q => \r_output_coeffs_reg[5][3]_88\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][3][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][4]_87\(15),
      Q => \r_output_coeffs_reg[5][3]_88\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][3][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][4]_87\(16),
      Q => \r_output_coeffs_reg[5][3]_88\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][3][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][4]_87\(1),
      Q => \r_output_coeffs_reg[5][3]_88\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][3][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][4]_87\(2),
      Q => \r_output_coeffs_reg[5][3]_88\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][3][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][4]_87\(3),
      Q => \r_output_coeffs_reg[5][3]_88\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][3][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][4]_87\(4),
      Q => \r_output_coeffs_reg[5][3]_88\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][3][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][4]_87\(5),
      Q => \r_output_coeffs_reg[5][3]_88\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][3][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][4]_87\(6),
      Q => \r_output_coeffs_reg[5][3]_88\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][3][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][4]_87\(7),
      Q => \r_output_coeffs_reg[5][3]_88\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][3][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][4]_87\(8),
      Q => \r_output_coeffs_reg[5][3]_88\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][3][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][4]_87\(9),
      Q => \r_output_coeffs_reg[5][3]_88\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][4][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][5]_86\(0),
      Q => \r_output_coeffs_reg[5][4]_87\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][4][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][5]_86\(10),
      Q => \r_output_coeffs_reg[5][4]_87\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][4][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][5]_86\(11),
      Q => \r_output_coeffs_reg[5][4]_87\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][4][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][5]_86\(12),
      Q => \r_output_coeffs_reg[5][4]_87\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][4][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][5]_86\(13),
      Q => \r_output_coeffs_reg[5][4]_87\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][4][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][5]_86\(14),
      Q => \r_output_coeffs_reg[5][4]_87\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][4][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][5]_86\(15),
      Q => \r_output_coeffs_reg[5][4]_87\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][4][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][5]_86\(16),
      Q => \r_output_coeffs_reg[5][4]_87\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][4][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][5]_86\(1),
      Q => \r_output_coeffs_reg[5][4]_87\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][4][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][5]_86\(2),
      Q => \r_output_coeffs_reg[5][4]_87\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][4][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][5]_86\(3),
      Q => \r_output_coeffs_reg[5][4]_87\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][4][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][5]_86\(4),
      Q => \r_output_coeffs_reg[5][4]_87\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][4][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][5]_86\(5),
      Q => \r_output_coeffs_reg[5][4]_87\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][4][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][5]_86\(6),
      Q => \r_output_coeffs_reg[5][4]_87\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][4][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][5]_86\(7),
      Q => \r_output_coeffs_reg[5][4]_87\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][4][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][5]_86\(8),
      Q => \r_output_coeffs_reg[5][4]_87\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][4][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][5]_86\(9),
      Q => \r_output_coeffs_reg[5][4]_87\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][5][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][6]_85\(0),
      Q => \r_output_coeffs_reg[5][5]_86\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][5][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][6]_85\(10),
      Q => \r_output_coeffs_reg[5][5]_86\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][5][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][6]_85\(11),
      Q => \r_output_coeffs_reg[5][5]_86\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][5][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][6]_85\(12),
      Q => \r_output_coeffs_reg[5][5]_86\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][5][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][6]_85\(13),
      Q => \r_output_coeffs_reg[5][5]_86\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][5][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][6]_85\(14),
      Q => \r_output_coeffs_reg[5][5]_86\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][5][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][6]_85\(15),
      Q => \r_output_coeffs_reg[5][5]_86\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][5][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][6]_85\(16),
      Q => \r_output_coeffs_reg[5][5]_86\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][5][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][6]_85\(1),
      Q => \r_output_coeffs_reg[5][5]_86\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][5][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][6]_85\(2),
      Q => \r_output_coeffs_reg[5][5]_86\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][5][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][6]_85\(3),
      Q => \r_output_coeffs_reg[5][5]_86\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][5][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][6]_85\(4),
      Q => \r_output_coeffs_reg[5][5]_86\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][5][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][6]_85\(5),
      Q => \r_output_coeffs_reg[5][5]_86\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][5][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][6]_85\(6),
      Q => \r_output_coeffs_reg[5][5]_86\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][5][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][6]_85\(7),
      Q => \r_output_coeffs_reg[5][5]_86\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][5][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][6]_85\(8),
      Q => \r_output_coeffs_reg[5][5]_86\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][5][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][6]_85\(9),
      Q => \r_output_coeffs_reg[5][5]_86\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][6][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][7]_84\(0),
      Q => \r_output_coeffs_reg[5][6]_85\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][6][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][7]_84\(10),
      Q => \r_output_coeffs_reg[5][6]_85\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][6][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][7]_84\(11),
      Q => \r_output_coeffs_reg[5][6]_85\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][6][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][7]_84\(12),
      Q => \r_output_coeffs_reg[5][6]_85\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][6][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][7]_84\(13),
      Q => \r_output_coeffs_reg[5][6]_85\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][6][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][7]_84\(14),
      Q => \r_output_coeffs_reg[5][6]_85\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][6][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][7]_84\(15),
      Q => \r_output_coeffs_reg[5][6]_85\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][6][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][7]_84\(16),
      Q => \r_output_coeffs_reg[5][6]_85\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][6][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][7]_84\(1),
      Q => \r_output_coeffs_reg[5][6]_85\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][6][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][7]_84\(2),
      Q => \r_output_coeffs_reg[5][6]_85\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][6][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][7]_84\(3),
      Q => \r_output_coeffs_reg[5][6]_85\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][6][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][7]_84\(4),
      Q => \r_output_coeffs_reg[5][6]_85\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][6][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][7]_84\(5),
      Q => \r_output_coeffs_reg[5][6]_85\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][6][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][7]_84\(6),
      Q => \r_output_coeffs_reg[5][6]_85\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][6][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][7]_84\(7),
      Q => \r_output_coeffs_reg[5][6]_85\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][6][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][7]_84\(8),
      Q => \r_output_coeffs_reg[5][6]_85\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][6][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[5][7]_84\(9),
      Q => \r_output_coeffs_reg[5][6]_85\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][7][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[3]_41\(0),
      Q => \r_output_coeffs_reg[5][7]_84\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][7][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[3]_41\(10),
      Q => \r_output_coeffs_reg[5][7]_84\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][7][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[3]_41\(11),
      Q => \r_output_coeffs_reg[5][7]_84\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][7][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[3]_41\(12),
      Q => \r_output_coeffs_reg[5][7]_84\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][7][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[3]_41\(13),
      Q => \r_output_coeffs_reg[5][7]_84\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][7][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[3]_41\(14),
      Q => \r_output_coeffs_reg[5][7]_84\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][7][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[3]_41\(15),
      Q => \r_output_coeffs_reg[5][7]_84\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][7][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[3]_41\(16),
      Q => \r_output_coeffs_reg[5][7]_84\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][7][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[3]_41\(1),
      Q => \r_output_coeffs_reg[5][7]_84\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][7][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[3]_41\(2),
      Q => \r_output_coeffs_reg[5][7]_84\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][7][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[3]_41\(3),
      Q => \r_output_coeffs_reg[5][7]_84\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][7][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[3]_41\(4),
      Q => \r_output_coeffs_reg[5][7]_84\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][7][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[3]_41\(5),
      Q => \r_output_coeffs_reg[5][7]_84\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][7][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[3]_41\(6),
      Q => \r_output_coeffs_reg[5][7]_84\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][7][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[3]_41\(7),
      Q => \r_output_coeffs_reg[5][7]_84\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][7][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[3]_41\(8),
      Q => \r_output_coeffs_reg[5][7]_84\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[5][7][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[3]_41\(9),
      Q => \r_output_coeffs_reg[5][7]_84\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][0][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][1]_98\(0),
      Q => \r_output_coeffs_reg[6][0]_99\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][0][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][1]_98\(10),
      Q => \r_output_coeffs_reg[6][0]_99\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][0][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][1]_98\(11),
      Q => \r_output_coeffs_reg[6][0]_99\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][0][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][1]_98\(12),
      Q => \r_output_coeffs_reg[6][0]_99\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][0][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][1]_98\(13),
      Q => \r_output_coeffs_reg[6][0]_99\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][0][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][1]_98\(14),
      Q => \r_output_coeffs_reg[6][0]_99\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][0][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][1]_98\(15),
      Q => \r_output_coeffs_reg[6][0]_99\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][0][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][1]_98\(16),
      Q => \r_output_coeffs_reg[6][0]_99\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][0][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][1]_98\(1),
      Q => \r_output_coeffs_reg[6][0]_99\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][0][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][1]_98\(2),
      Q => \r_output_coeffs_reg[6][0]_99\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][0][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][1]_98\(3),
      Q => \r_output_coeffs_reg[6][0]_99\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][0][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][1]_98\(4),
      Q => \r_output_coeffs_reg[6][0]_99\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][0][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][1]_98\(5),
      Q => \r_output_coeffs_reg[6][0]_99\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][0][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][1]_98\(6),
      Q => \r_output_coeffs_reg[6][0]_99\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][0][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][1]_98\(7),
      Q => \r_output_coeffs_reg[6][0]_99\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][0][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][1]_98\(8),
      Q => \r_output_coeffs_reg[6][0]_99\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][0][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][1]_98\(9),
      Q => \r_output_coeffs_reg[6][0]_99\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][1][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][2]_97\(0),
      Q => \r_output_coeffs_reg[6][1]_98\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][1][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][2]_97\(10),
      Q => \r_output_coeffs_reg[6][1]_98\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][1][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][2]_97\(11),
      Q => \r_output_coeffs_reg[6][1]_98\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][1][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][2]_97\(12),
      Q => \r_output_coeffs_reg[6][1]_98\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][1][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][2]_97\(13),
      Q => \r_output_coeffs_reg[6][1]_98\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][1][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][2]_97\(14),
      Q => \r_output_coeffs_reg[6][1]_98\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][1][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][2]_97\(15),
      Q => \r_output_coeffs_reg[6][1]_98\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][1][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][2]_97\(16),
      Q => \r_output_coeffs_reg[6][1]_98\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][1][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][2]_97\(1),
      Q => \r_output_coeffs_reg[6][1]_98\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][1][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][2]_97\(2),
      Q => \r_output_coeffs_reg[6][1]_98\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][1][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][2]_97\(3),
      Q => \r_output_coeffs_reg[6][1]_98\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][1][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][2]_97\(4),
      Q => \r_output_coeffs_reg[6][1]_98\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][1][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][2]_97\(5),
      Q => \r_output_coeffs_reg[6][1]_98\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][1][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][2]_97\(6),
      Q => \r_output_coeffs_reg[6][1]_98\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][1][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][2]_97\(7),
      Q => \r_output_coeffs_reg[6][1]_98\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][1][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][2]_97\(8),
      Q => \r_output_coeffs_reg[6][1]_98\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][1][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][2]_97\(9),
      Q => \r_output_coeffs_reg[6][1]_98\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][2][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][3]_96\(0),
      Q => \r_output_coeffs_reg[6][2]_97\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][2][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][3]_96\(10),
      Q => \r_output_coeffs_reg[6][2]_97\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][2][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][3]_96\(11),
      Q => \r_output_coeffs_reg[6][2]_97\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][2][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][3]_96\(12),
      Q => \r_output_coeffs_reg[6][2]_97\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][2][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][3]_96\(13),
      Q => \r_output_coeffs_reg[6][2]_97\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][2][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][3]_96\(14),
      Q => \r_output_coeffs_reg[6][2]_97\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][2][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][3]_96\(15),
      Q => \r_output_coeffs_reg[6][2]_97\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][2][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][3]_96\(16),
      Q => \r_output_coeffs_reg[6][2]_97\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][2][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][3]_96\(1),
      Q => \r_output_coeffs_reg[6][2]_97\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][2][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][3]_96\(2),
      Q => \r_output_coeffs_reg[6][2]_97\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][2][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][3]_96\(3),
      Q => \r_output_coeffs_reg[6][2]_97\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][2][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][3]_96\(4),
      Q => \r_output_coeffs_reg[6][2]_97\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][2][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][3]_96\(5),
      Q => \r_output_coeffs_reg[6][2]_97\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][2][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][3]_96\(6),
      Q => \r_output_coeffs_reg[6][2]_97\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][2][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][3]_96\(7),
      Q => \r_output_coeffs_reg[6][2]_97\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][2][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][3]_96\(8),
      Q => \r_output_coeffs_reg[6][2]_97\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][2][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][3]_96\(9),
      Q => \r_output_coeffs_reg[6][2]_97\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][3][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][4]_95\(0),
      Q => \r_output_coeffs_reg[6][3]_96\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][3][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][4]_95\(10),
      Q => \r_output_coeffs_reg[6][3]_96\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][3][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][4]_95\(11),
      Q => \r_output_coeffs_reg[6][3]_96\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][3][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][4]_95\(12),
      Q => \r_output_coeffs_reg[6][3]_96\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][3][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][4]_95\(13),
      Q => \r_output_coeffs_reg[6][3]_96\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][3][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][4]_95\(14),
      Q => \r_output_coeffs_reg[6][3]_96\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][3][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][4]_95\(15),
      Q => \r_output_coeffs_reg[6][3]_96\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][3][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][4]_95\(16),
      Q => \r_output_coeffs_reg[6][3]_96\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][3][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][4]_95\(1),
      Q => \r_output_coeffs_reg[6][3]_96\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][3][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][4]_95\(2),
      Q => \r_output_coeffs_reg[6][3]_96\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][3][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][4]_95\(3),
      Q => \r_output_coeffs_reg[6][3]_96\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][3][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][4]_95\(4),
      Q => \r_output_coeffs_reg[6][3]_96\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][3][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][4]_95\(5),
      Q => \r_output_coeffs_reg[6][3]_96\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][3][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][4]_95\(6),
      Q => \r_output_coeffs_reg[6][3]_96\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][3][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][4]_95\(7),
      Q => \r_output_coeffs_reg[6][3]_96\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][3][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][4]_95\(8),
      Q => \r_output_coeffs_reg[6][3]_96\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][3][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][4]_95\(9),
      Q => \r_output_coeffs_reg[6][3]_96\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][4][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][5]_94\(0),
      Q => \r_output_coeffs_reg[6][4]_95\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][4][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][5]_94\(10),
      Q => \r_output_coeffs_reg[6][4]_95\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][4][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][5]_94\(11),
      Q => \r_output_coeffs_reg[6][4]_95\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][4][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][5]_94\(12),
      Q => \r_output_coeffs_reg[6][4]_95\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][4][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][5]_94\(13),
      Q => \r_output_coeffs_reg[6][4]_95\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][4][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][5]_94\(14),
      Q => \r_output_coeffs_reg[6][4]_95\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][4][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][5]_94\(15),
      Q => \r_output_coeffs_reg[6][4]_95\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][4][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][5]_94\(16),
      Q => \r_output_coeffs_reg[6][4]_95\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][4][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][5]_94\(1),
      Q => \r_output_coeffs_reg[6][4]_95\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][4][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][5]_94\(2),
      Q => \r_output_coeffs_reg[6][4]_95\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][4][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][5]_94\(3),
      Q => \r_output_coeffs_reg[6][4]_95\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][4][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][5]_94\(4),
      Q => \r_output_coeffs_reg[6][4]_95\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][4][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][5]_94\(5),
      Q => \r_output_coeffs_reg[6][4]_95\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][4][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][5]_94\(6),
      Q => \r_output_coeffs_reg[6][4]_95\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][4][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][5]_94\(7),
      Q => \r_output_coeffs_reg[6][4]_95\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][4][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][5]_94\(8),
      Q => \r_output_coeffs_reg[6][4]_95\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][4][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][5]_94\(9),
      Q => \r_output_coeffs_reg[6][4]_95\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][5][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][6]_93\(0),
      Q => \r_output_coeffs_reg[6][5]_94\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][5][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][6]_93\(10),
      Q => \r_output_coeffs_reg[6][5]_94\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][5][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][6]_93\(11),
      Q => \r_output_coeffs_reg[6][5]_94\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][5][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][6]_93\(12),
      Q => \r_output_coeffs_reg[6][5]_94\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][5][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][6]_93\(13),
      Q => \r_output_coeffs_reg[6][5]_94\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][5][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][6]_93\(14),
      Q => \r_output_coeffs_reg[6][5]_94\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][5][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][6]_93\(15),
      Q => \r_output_coeffs_reg[6][5]_94\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][5][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][6]_93\(16),
      Q => \r_output_coeffs_reg[6][5]_94\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][5][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][6]_93\(1),
      Q => \r_output_coeffs_reg[6][5]_94\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][5][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][6]_93\(2),
      Q => \r_output_coeffs_reg[6][5]_94\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][5][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][6]_93\(3),
      Q => \r_output_coeffs_reg[6][5]_94\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][5][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][6]_93\(4),
      Q => \r_output_coeffs_reg[6][5]_94\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][5][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][6]_93\(5),
      Q => \r_output_coeffs_reg[6][5]_94\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][5][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][6]_93\(6),
      Q => \r_output_coeffs_reg[6][5]_94\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][5][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][6]_93\(7),
      Q => \r_output_coeffs_reg[6][5]_94\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][5][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][6]_93\(8),
      Q => \r_output_coeffs_reg[6][5]_94\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][5][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][6]_93\(9),
      Q => \r_output_coeffs_reg[6][5]_94\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][6][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][7]_92\(0),
      Q => \r_output_coeffs_reg[6][6]_93\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][6][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][7]_92\(10),
      Q => \r_output_coeffs_reg[6][6]_93\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][6][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][7]_92\(11),
      Q => \r_output_coeffs_reg[6][6]_93\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][6][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][7]_92\(12),
      Q => \r_output_coeffs_reg[6][6]_93\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][6][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][7]_92\(13),
      Q => \r_output_coeffs_reg[6][6]_93\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][6][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][7]_92\(14),
      Q => \r_output_coeffs_reg[6][6]_93\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][6][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][7]_92\(15),
      Q => \r_output_coeffs_reg[6][6]_93\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][6][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][7]_92\(16),
      Q => \r_output_coeffs_reg[6][6]_93\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][6][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][7]_92\(1),
      Q => \r_output_coeffs_reg[6][6]_93\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][6][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][7]_92\(2),
      Q => \r_output_coeffs_reg[6][6]_93\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][6][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][7]_92\(3),
      Q => \r_output_coeffs_reg[6][6]_93\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][6][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][7]_92\(4),
      Q => \r_output_coeffs_reg[6][6]_93\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][6][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][7]_92\(5),
      Q => \r_output_coeffs_reg[6][6]_93\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][6][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][7]_92\(6),
      Q => \r_output_coeffs_reg[6][6]_93\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][6][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][7]_92\(7),
      Q => \r_output_coeffs_reg[6][6]_93\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][6][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][7]_92\(8),
      Q => \r_output_coeffs_reg[6][6]_93\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][6][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[6][7]_92\(9),
      Q => \r_output_coeffs_reg[6][6]_93\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][7][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[5]_42\(0),
      Q => \r_output_coeffs_reg[6][7]_92\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][7][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[5]_42\(10),
      Q => \r_output_coeffs_reg[6][7]_92\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][7][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[5]_42\(11),
      Q => \r_output_coeffs_reg[6][7]_92\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][7][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[5]_42\(12),
      Q => \r_output_coeffs_reg[6][7]_92\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][7][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[5]_42\(13),
      Q => \r_output_coeffs_reg[6][7]_92\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][7][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[5]_42\(14),
      Q => \r_output_coeffs_reg[6][7]_92\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][7][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[5]_42\(15),
      Q => \r_output_coeffs_reg[6][7]_92\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][7][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[5]_42\(16),
      Q => \r_output_coeffs_reg[6][7]_92\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][7][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[5]_42\(1),
      Q => \r_output_coeffs_reg[6][7]_92\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][7][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[5]_42\(2),
      Q => \r_output_coeffs_reg[6][7]_92\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][7][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[5]_42\(3),
      Q => \r_output_coeffs_reg[6][7]_92\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][7][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[5]_42\(4),
      Q => \r_output_coeffs_reg[6][7]_92\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][7][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[5]_42\(5),
      Q => \r_output_coeffs_reg[6][7]_92\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][7][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[5]_42\(6),
      Q => \r_output_coeffs_reg[6][7]_92\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][7][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[5]_42\(7),
      Q => \r_output_coeffs_reg[6][7]_92\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][7][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[5]_42\(8),
      Q => \r_output_coeffs_reg[6][7]_92\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[6][7][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[5]_42\(9),
      Q => \r_output_coeffs_reg[6][7]_92\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][0][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][1]_106\(0),
      Q => \r_output_coeffs_reg[7][0]_107\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][0][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][1]_106\(10),
      Q => \r_output_coeffs_reg[7][0]_107\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][0][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][1]_106\(11),
      Q => \r_output_coeffs_reg[7][0]_107\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][0][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][1]_106\(12),
      Q => \r_output_coeffs_reg[7][0]_107\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][0][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][1]_106\(13),
      Q => \r_output_coeffs_reg[7][0]_107\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][0][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][1]_106\(14),
      Q => \r_output_coeffs_reg[7][0]_107\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][0][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][1]_106\(15),
      Q => \r_output_coeffs_reg[7][0]_107\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][0][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][1]_106\(16),
      Q => \r_output_coeffs_reg[7][0]_107\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][0][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][1]_106\(1),
      Q => \r_output_coeffs_reg[7][0]_107\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][0][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][1]_106\(2),
      Q => \r_output_coeffs_reg[7][0]_107\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][0][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][1]_106\(3),
      Q => \r_output_coeffs_reg[7][0]_107\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][0][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][1]_106\(4),
      Q => \r_output_coeffs_reg[7][0]_107\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][0][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][1]_106\(5),
      Q => \r_output_coeffs_reg[7][0]_107\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][0][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][1]_106\(6),
      Q => \r_output_coeffs_reg[7][0]_107\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][0][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][1]_106\(7),
      Q => \r_output_coeffs_reg[7][0]_107\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][0][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][1]_106\(8),
      Q => \r_output_coeffs_reg[7][0]_107\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][0][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][1]_106\(9),
      Q => \r_output_coeffs_reg[7][0]_107\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][1][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][2]_105\(0),
      Q => \r_output_coeffs_reg[7][1]_106\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][1][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][2]_105\(10),
      Q => \r_output_coeffs_reg[7][1]_106\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][1][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][2]_105\(11),
      Q => \r_output_coeffs_reg[7][1]_106\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][1][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][2]_105\(12),
      Q => \r_output_coeffs_reg[7][1]_106\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][1][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][2]_105\(13),
      Q => \r_output_coeffs_reg[7][1]_106\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][1][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][2]_105\(14),
      Q => \r_output_coeffs_reg[7][1]_106\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][1][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][2]_105\(15),
      Q => \r_output_coeffs_reg[7][1]_106\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][1][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][2]_105\(16),
      Q => \r_output_coeffs_reg[7][1]_106\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][1][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][2]_105\(1),
      Q => \r_output_coeffs_reg[7][1]_106\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][1][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][2]_105\(2),
      Q => \r_output_coeffs_reg[7][1]_106\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][1][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][2]_105\(3),
      Q => \r_output_coeffs_reg[7][1]_106\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][1][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][2]_105\(4),
      Q => \r_output_coeffs_reg[7][1]_106\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][1][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][2]_105\(5),
      Q => \r_output_coeffs_reg[7][1]_106\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][1][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][2]_105\(6),
      Q => \r_output_coeffs_reg[7][1]_106\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][1][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][2]_105\(7),
      Q => \r_output_coeffs_reg[7][1]_106\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][1][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][2]_105\(8),
      Q => \r_output_coeffs_reg[7][1]_106\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][1][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][2]_105\(9),
      Q => \r_output_coeffs_reg[7][1]_106\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][2][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][3]_104\(0),
      Q => \r_output_coeffs_reg[7][2]_105\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][2][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][3]_104\(10),
      Q => \r_output_coeffs_reg[7][2]_105\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][2][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][3]_104\(11),
      Q => \r_output_coeffs_reg[7][2]_105\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][2][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][3]_104\(12),
      Q => \r_output_coeffs_reg[7][2]_105\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][2][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][3]_104\(13),
      Q => \r_output_coeffs_reg[7][2]_105\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][2][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][3]_104\(14),
      Q => \r_output_coeffs_reg[7][2]_105\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][2][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][3]_104\(15),
      Q => \r_output_coeffs_reg[7][2]_105\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][2][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][3]_104\(16),
      Q => \r_output_coeffs_reg[7][2]_105\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][2][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][3]_104\(1),
      Q => \r_output_coeffs_reg[7][2]_105\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][2][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][3]_104\(2),
      Q => \r_output_coeffs_reg[7][2]_105\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][2][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][3]_104\(3),
      Q => \r_output_coeffs_reg[7][2]_105\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][2][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][3]_104\(4),
      Q => \r_output_coeffs_reg[7][2]_105\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][2][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][3]_104\(5),
      Q => \r_output_coeffs_reg[7][2]_105\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][2][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][3]_104\(6),
      Q => \r_output_coeffs_reg[7][2]_105\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][2][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][3]_104\(7),
      Q => \r_output_coeffs_reg[7][2]_105\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][2][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][3]_104\(8),
      Q => \r_output_coeffs_reg[7][2]_105\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][2][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][3]_104\(9),
      Q => \r_output_coeffs_reg[7][2]_105\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][3][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][4]_103\(0),
      Q => \r_output_coeffs_reg[7][3]_104\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][3][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][4]_103\(10),
      Q => \r_output_coeffs_reg[7][3]_104\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][3][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][4]_103\(11),
      Q => \r_output_coeffs_reg[7][3]_104\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][3][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][4]_103\(12),
      Q => \r_output_coeffs_reg[7][3]_104\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][3][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][4]_103\(13),
      Q => \r_output_coeffs_reg[7][3]_104\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][3][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][4]_103\(14),
      Q => \r_output_coeffs_reg[7][3]_104\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][3][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][4]_103\(15),
      Q => \r_output_coeffs_reg[7][3]_104\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][3][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][4]_103\(16),
      Q => \r_output_coeffs_reg[7][3]_104\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][3][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][4]_103\(1),
      Q => \r_output_coeffs_reg[7][3]_104\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][3][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][4]_103\(2),
      Q => \r_output_coeffs_reg[7][3]_104\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][3][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][4]_103\(3),
      Q => \r_output_coeffs_reg[7][3]_104\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][3][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][4]_103\(4),
      Q => \r_output_coeffs_reg[7][3]_104\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][3][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][4]_103\(5),
      Q => \r_output_coeffs_reg[7][3]_104\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][3][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][4]_103\(6),
      Q => \r_output_coeffs_reg[7][3]_104\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][3][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][4]_103\(7),
      Q => \r_output_coeffs_reg[7][3]_104\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][3][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][4]_103\(8),
      Q => \r_output_coeffs_reg[7][3]_104\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][3][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][4]_103\(9),
      Q => \r_output_coeffs_reg[7][3]_104\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][4][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][5]_102\(0),
      Q => \r_output_coeffs_reg[7][4]_103\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][4][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][5]_102\(10),
      Q => \r_output_coeffs_reg[7][4]_103\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][4][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][5]_102\(11),
      Q => \r_output_coeffs_reg[7][4]_103\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][4][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][5]_102\(12),
      Q => \r_output_coeffs_reg[7][4]_103\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][4][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][5]_102\(13),
      Q => \r_output_coeffs_reg[7][4]_103\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][4][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][5]_102\(14),
      Q => \r_output_coeffs_reg[7][4]_103\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][4][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][5]_102\(15),
      Q => \r_output_coeffs_reg[7][4]_103\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][4][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][5]_102\(16),
      Q => \r_output_coeffs_reg[7][4]_103\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][4][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][5]_102\(1),
      Q => \r_output_coeffs_reg[7][4]_103\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][4][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][5]_102\(2),
      Q => \r_output_coeffs_reg[7][4]_103\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][4][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][5]_102\(3),
      Q => \r_output_coeffs_reg[7][4]_103\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][4][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][5]_102\(4),
      Q => \r_output_coeffs_reg[7][4]_103\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][4][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][5]_102\(5),
      Q => \r_output_coeffs_reg[7][4]_103\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][4][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][5]_102\(6),
      Q => \r_output_coeffs_reg[7][4]_103\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][4][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][5]_102\(7),
      Q => \r_output_coeffs_reg[7][4]_103\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][4][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][5]_102\(8),
      Q => \r_output_coeffs_reg[7][4]_103\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][4][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][5]_102\(9),
      Q => \r_output_coeffs_reg[7][4]_103\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][5][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][6]_101\(0),
      Q => \r_output_coeffs_reg[7][5]_102\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][5][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][6]_101\(10),
      Q => \r_output_coeffs_reg[7][5]_102\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][5][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][6]_101\(11),
      Q => \r_output_coeffs_reg[7][5]_102\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][5][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][6]_101\(12),
      Q => \r_output_coeffs_reg[7][5]_102\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][5][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][6]_101\(13),
      Q => \r_output_coeffs_reg[7][5]_102\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][5][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][6]_101\(14),
      Q => \r_output_coeffs_reg[7][5]_102\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][5][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][6]_101\(15),
      Q => \r_output_coeffs_reg[7][5]_102\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][5][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][6]_101\(16),
      Q => \r_output_coeffs_reg[7][5]_102\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][5][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][6]_101\(1),
      Q => \r_output_coeffs_reg[7][5]_102\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][5][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][6]_101\(2),
      Q => \r_output_coeffs_reg[7][5]_102\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][5][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][6]_101\(3),
      Q => \r_output_coeffs_reg[7][5]_102\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][5][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][6]_101\(4),
      Q => \r_output_coeffs_reg[7][5]_102\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][5][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][6]_101\(5),
      Q => \r_output_coeffs_reg[7][5]_102\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][5][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][6]_101\(6),
      Q => \r_output_coeffs_reg[7][5]_102\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][5][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][6]_101\(7),
      Q => \r_output_coeffs_reg[7][5]_102\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][5][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][6]_101\(8),
      Q => \r_output_coeffs_reg[7][5]_102\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][5][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][6]_101\(9),
      Q => \r_output_coeffs_reg[7][5]_102\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][6][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][7]_100\(0),
      Q => \r_output_coeffs_reg[7][6]_101\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][6][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][7]_100\(10),
      Q => \r_output_coeffs_reg[7][6]_101\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][6][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][7]_100\(11),
      Q => \r_output_coeffs_reg[7][6]_101\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][6][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][7]_100\(12),
      Q => \r_output_coeffs_reg[7][6]_101\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][6][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][7]_100\(13),
      Q => \r_output_coeffs_reg[7][6]_101\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][6][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][7]_100\(14),
      Q => \r_output_coeffs_reg[7][6]_101\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][6][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][7]_100\(15),
      Q => \r_output_coeffs_reg[7][6]_101\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][6][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][7]_100\(16),
      Q => \r_output_coeffs_reg[7][6]_101\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][6][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][7]_100\(1),
      Q => \r_output_coeffs_reg[7][6]_101\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][6][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][7]_100\(2),
      Q => \r_output_coeffs_reg[7][6]_101\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][6][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][7]_100\(3),
      Q => \r_output_coeffs_reg[7][6]_101\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][6][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][7]_100\(4),
      Q => \r_output_coeffs_reg[7][6]_101\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][6][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][7]_100\(5),
      Q => \r_output_coeffs_reg[7][6]_101\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][6][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][7]_100\(6),
      Q => \r_output_coeffs_reg[7][6]_101\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][6][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][7]_100\(7),
      Q => \r_output_coeffs_reg[7][6]_101\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][6][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][7]_100\(8),
      Q => \r_output_coeffs_reg[7][6]_101\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][6][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \r_output_coeffs_reg[7][7]_100\(9),
      Q => \r_output_coeffs_reg[7][6]_101\(9),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][7][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[7]_43\(0),
      Q => \r_output_coeffs_reg[7][7]_100\(0),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][7][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[7]_43\(10),
      Q => \r_output_coeffs_reg[7][7]_100\(10),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][7][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[7]_43\(11),
      Q => \r_output_coeffs_reg[7][7]_100\(11),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][7][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[7]_43\(12),
      Q => \r_output_coeffs_reg[7][7]_100\(12),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][7][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[7]_43\(13),
      Q => \r_output_coeffs_reg[7][7]_100\(13),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][7][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[7]_43\(14),
      Q => \r_output_coeffs_reg[7][7]_100\(14),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][7][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[7]_43\(15),
      Q => \r_output_coeffs_reg[7][7]_100\(15),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][7][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[7]_43\(16),
      Q => \r_output_coeffs_reg[7][7]_100\(16),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][7][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[7]_43\(1),
      Q => \r_output_coeffs_reg[7][7]_100\(1),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][7][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[7]_43\(2),
      Q => \r_output_coeffs_reg[7][7]_100\(2),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][7][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[7]_43\(3),
      Q => \r_output_coeffs_reg[7][7]_100\(3),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][7][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[7]_43\(4),
      Q => \r_output_coeffs_reg[7][7]_100\(4),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][7][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[7]_43\(5),
      Q => \r_output_coeffs_reg[7][7]_100\(5),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][7][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[7]_43\(6),
      Q => \r_output_coeffs_reg[7][7]_100\(6),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][7][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[7]_43\(7),
      Q => \r_output_coeffs_reg[7][7]_100\(7),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][7][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[7]_43\(8),
      Q => \r_output_coeffs_reg[7][7]_100\(8),
      R => \r_reg0_3_reg[0]\
    );
\r_output_coeffs_reg[7][7][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_out_num_shifts,
      D => \w_s3_out[7]_43\(9),
      Q => \r_output_coeffs_reg[7][7]_100\(9),
      R => \r_reg0_3_reg[0]\
    );
s1_n0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_transpose_stage_one
     port map (
      D(16 downto 0) => w_switch_out0(16 downto 0),
      Q(16 downto 0) => r_reg1_1(16 downto 0),
      i_clk => i_clk,
      o_out0(16 downto 0) => \w_s1_out[0]_20\(16 downto 0),
      r_o_enable_reg_0 => \^r_i_enable_reg_0\,
      \r_reg0_0_reg[16]\(16) => \r_input_coeffs_reg_n_0_[0][0][16]\,
      \r_reg0_0_reg[16]\(15) => \r_input_coeffs_reg_n_0_[0][0][15]\,
      \r_reg0_0_reg[16]\(14) => \r_input_coeffs_reg_n_0_[0][0][14]\,
      \r_reg0_0_reg[16]\(13) => \r_input_coeffs_reg_n_0_[0][0][13]\,
      \r_reg0_0_reg[16]\(12) => \r_input_coeffs_reg_n_0_[0][0][12]\,
      \r_reg0_0_reg[16]\(11) => \r_input_coeffs_reg_n_0_[0][0][11]\,
      \r_reg0_0_reg[16]\(10) => \r_input_coeffs_reg_n_0_[0][0][10]\,
      \r_reg0_0_reg[16]\(9) => \r_input_coeffs_reg_n_0_[0][0][9]\,
      \r_reg0_0_reg[16]\(8) => \r_input_coeffs_reg_n_0_[0][0][8]\,
      \r_reg0_0_reg[16]\(7) => \r_input_coeffs_reg_n_0_[0][0][7]\,
      \r_reg0_0_reg[16]\(6) => \r_input_coeffs_reg_n_0_[0][0][6]\,
      \r_reg0_0_reg[16]\(5) => \r_input_coeffs_reg_n_0_[0][0][5]\,
      \r_reg0_0_reg[16]\(4) => \r_input_coeffs_reg_n_0_[0][0][4]\,
      \r_reg0_0_reg[16]\(3) => \r_input_coeffs_reg_n_0_[0][0][3]\,
      \r_reg0_0_reg[16]\(2) => \r_input_coeffs_reg_n_0_[0][0][2]\,
      \r_reg0_0_reg[16]\(1) => \r_input_coeffs_reg_n_0_[0][0][1]\,
      \r_reg0_0_reg[16]\(0) => \r_input_coeffs_reg_n_0_[0][0][0]\,
      \r_reg0_0_reg[16]_0\ => s2_n1_n_1,
      \r_reg1_reg[0]_0\ => \r_reg0_3_reg[0]\,
      \r_reg1_reg[16]_0\(16) => \r_input_coeffs_reg_n_0_[1][0][16]\,
      \r_reg1_reg[16]_0\(15) => \r_input_coeffs_reg_n_0_[1][0][15]\,
      \r_reg1_reg[16]_0\(14) => \r_input_coeffs_reg_n_0_[1][0][14]\,
      \r_reg1_reg[16]_0\(13) => \r_input_coeffs_reg_n_0_[1][0][13]\,
      \r_reg1_reg[16]_0\(12) => \r_input_coeffs_reg_n_0_[1][0][12]\,
      \r_reg1_reg[16]_0\(11) => \r_input_coeffs_reg_n_0_[1][0][11]\,
      \r_reg1_reg[16]_0\(10) => \r_input_coeffs_reg_n_0_[1][0][10]\,
      \r_reg1_reg[16]_0\(9) => \r_input_coeffs_reg_n_0_[1][0][9]\,
      \r_reg1_reg[16]_0\(8) => \r_input_coeffs_reg_n_0_[1][0][8]\,
      \r_reg1_reg[16]_0\(7) => \r_input_coeffs_reg_n_0_[1][0][7]\,
      \r_reg1_reg[16]_0\(6) => \r_input_coeffs_reg_n_0_[1][0][6]\,
      \r_reg1_reg[16]_0\(5) => \r_input_coeffs_reg_n_0_[1][0][5]\,
      \r_reg1_reg[16]_0\(4) => \r_input_coeffs_reg_n_0_[1][0][4]\,
      \r_reg1_reg[16]_0\(3) => \r_input_coeffs_reg_n_0_[1][0][3]\,
      \r_reg1_reg[16]_0\(2) => \r_input_coeffs_reg_n_0_[1][0][2]\,
      \r_reg1_reg[16]_0\(1) => \r_input_coeffs_reg_n_0_[1][0][1]\,
      \r_reg1_reg[16]_0\(0) => \r_input_coeffs_reg_n_0_[1][0][0]\,
      \w_s1_o_enable[0]_22\ => \w_s1_o_enable[0]_22\,
      \w_s1_out[1]_21\(16 downto 0) => \w_s1_out[1]_21\(16 downto 0)
    );
s1_n1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_transpose_stage_one_1
     port map (
      D(16 downto 0) => \w_s1_out[3]_24\(16 downto 0),
      Q(16) => \r_input_coeffs_reg_n_0_[3][0][16]\,
      Q(15) => \r_input_coeffs_reg_n_0_[3][0][15]\,
      Q(14) => \r_input_coeffs_reg_n_0_[3][0][14]\,
      Q(13) => \r_input_coeffs_reg_n_0_[3][0][13]\,
      Q(12) => \r_input_coeffs_reg_n_0_[3][0][12]\,
      Q(11) => \r_input_coeffs_reg_n_0_[3][0][11]\,
      Q(10) => \r_input_coeffs_reg_n_0_[3][0][10]\,
      Q(9) => \r_input_coeffs_reg_n_0_[3][0][9]\,
      Q(8) => \r_input_coeffs_reg_n_0_[3][0][8]\,
      Q(7) => \r_input_coeffs_reg_n_0_[3][0][7]\,
      Q(6) => \r_input_coeffs_reg_n_0_[3][0][6]\,
      Q(5) => \r_input_coeffs_reg_n_0_[3][0][5]\,
      Q(4) => \r_input_coeffs_reg_n_0_[3][0][4]\,
      Q(3) => \r_input_coeffs_reg_n_0_[3][0][3]\,
      Q(2) => \r_input_coeffs_reg_n_0_[3][0][2]\,
      Q(1) => \r_input_coeffs_reg_n_0_[3][0][1]\,
      Q(0) => \r_input_coeffs_reg_n_0_[3][0][0]\,
      i_clk => i_clk,
      o_out0(16 downto 0) => \w_s1_out[2]_23\(16 downto 0),
      r_o_enable_reg_0 => \^r_i_enable_reg_0\,
      \r_reg1_0_reg[16]\(16) => \r_input_coeffs_reg_n_0_[2][0][16]\,
      \r_reg1_0_reg[16]\(15) => \r_input_coeffs_reg_n_0_[2][0][15]\,
      \r_reg1_0_reg[16]\(14) => \r_input_coeffs_reg_n_0_[2][0][14]\,
      \r_reg1_0_reg[16]\(13) => \r_input_coeffs_reg_n_0_[2][0][13]\,
      \r_reg1_0_reg[16]\(12) => \r_input_coeffs_reg_n_0_[2][0][12]\,
      \r_reg1_0_reg[16]\(11) => \r_input_coeffs_reg_n_0_[2][0][11]\,
      \r_reg1_0_reg[16]\(10) => \r_input_coeffs_reg_n_0_[2][0][10]\,
      \r_reg1_0_reg[16]\(9) => \r_input_coeffs_reg_n_0_[2][0][9]\,
      \r_reg1_0_reg[16]\(8) => \r_input_coeffs_reg_n_0_[2][0][8]\,
      \r_reg1_0_reg[16]\(7) => \r_input_coeffs_reg_n_0_[2][0][7]\,
      \r_reg1_0_reg[16]\(6) => \r_input_coeffs_reg_n_0_[2][0][6]\,
      \r_reg1_0_reg[16]\(5) => \r_input_coeffs_reg_n_0_[2][0][5]\,
      \r_reg1_0_reg[16]\(4) => \r_input_coeffs_reg_n_0_[2][0][4]\,
      \r_reg1_0_reg[16]\(3) => \r_input_coeffs_reg_n_0_[2][0][3]\,
      \r_reg1_0_reg[16]\(2) => \r_input_coeffs_reg_n_0_[2][0][2]\,
      \r_reg1_0_reg[16]\(1) => \r_input_coeffs_reg_n_0_[2][0][1]\,
      \r_reg1_0_reg[16]\(0) => \r_input_coeffs_reg_n_0_[2][0][0]\,
      \r_reg1_reg[0]_0\ => \r_reg0_3_reg[0]\,
      \w_s1_o_enable[1]_25\ => \w_s1_o_enable[1]_25\
    );
s1_n2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_transpose_stage_one_2
     port map (
      Q(16) => \r_input_coeffs_reg_n_0_[5][0][16]\,
      Q(15) => \r_input_coeffs_reg_n_0_[5][0][15]\,
      Q(14) => \r_input_coeffs_reg_n_0_[5][0][14]\,
      Q(13) => \r_input_coeffs_reg_n_0_[5][0][13]\,
      Q(12) => \r_input_coeffs_reg_n_0_[5][0][12]\,
      Q(11) => \r_input_coeffs_reg_n_0_[5][0][11]\,
      Q(10) => \r_input_coeffs_reg_n_0_[5][0][10]\,
      Q(9) => \r_input_coeffs_reg_n_0_[5][0][9]\,
      Q(8) => \r_input_coeffs_reg_n_0_[5][0][8]\,
      Q(7) => \r_input_coeffs_reg_n_0_[5][0][7]\,
      Q(6) => \r_input_coeffs_reg_n_0_[5][0][6]\,
      Q(5) => \r_input_coeffs_reg_n_0_[5][0][5]\,
      Q(4) => \r_input_coeffs_reg_n_0_[5][0][4]\,
      Q(3) => \r_input_coeffs_reg_n_0_[5][0][3]\,
      Q(2) => \r_input_coeffs_reg_n_0_[5][0][2]\,
      Q(1) => \r_input_coeffs_reg_n_0_[5][0][1]\,
      Q(0) => \r_input_coeffs_reg_n_0_[5][0][0]\,
      i_clk => i_clk,
      o_out0(16 downto 0) => \w_s1_out[4]_26\(16 downto 0),
      r_o_enable_reg_0 => \^r_i_enable_reg_0\,
      \r_reg0_reg[16]_0\(16) => \r_input_coeffs_reg_n_0_[4][0][16]\,
      \r_reg0_reg[16]_0\(15) => \r_input_coeffs_reg_n_0_[4][0][15]\,
      \r_reg0_reg[16]_0\(14) => \r_input_coeffs_reg_n_0_[4][0][14]\,
      \r_reg0_reg[16]_0\(13) => \r_input_coeffs_reg_n_0_[4][0][13]\,
      \r_reg0_reg[16]_0\(12) => \r_input_coeffs_reg_n_0_[4][0][12]\,
      \r_reg0_reg[16]_0\(11) => \r_input_coeffs_reg_n_0_[4][0][11]\,
      \r_reg0_reg[16]_0\(10) => \r_input_coeffs_reg_n_0_[4][0][10]\,
      \r_reg0_reg[16]_0\(9) => \r_input_coeffs_reg_n_0_[4][0][9]\,
      \r_reg0_reg[16]_0\(8) => \r_input_coeffs_reg_n_0_[4][0][8]\,
      \r_reg0_reg[16]_0\(7) => \r_input_coeffs_reg_n_0_[4][0][7]\,
      \r_reg0_reg[16]_0\(6) => \r_input_coeffs_reg_n_0_[4][0][6]\,
      \r_reg0_reg[16]_0\(5) => \r_input_coeffs_reg_n_0_[4][0][5]\,
      \r_reg0_reg[16]_0\(4) => \r_input_coeffs_reg_n_0_[4][0][4]\,
      \r_reg0_reg[16]_0\(3) => \r_input_coeffs_reg_n_0_[4][0][3]\,
      \r_reg0_reg[16]_0\(2) => \r_input_coeffs_reg_n_0_[4][0][2]\,
      \r_reg0_reg[16]_0\(1) => \r_input_coeffs_reg_n_0_[4][0][1]\,
      \r_reg0_reg[16]_0\(0) => \r_input_coeffs_reg_n_0_[4][0][0]\,
      \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r\(16 downto 0) => r_reg1_1_4(16 downto 0),
      \r_reg1_2_reg[16]_inst_transpose_0_s3_n0_r_reg1_0_reg_r_0\ => s2_n3_n_1,
      \r_reg1_reg[0]_0\ => \r_reg0_3_reg[0]\,
      \w_s1_o_enable[2]_27\ => \w_s1_o_enable[2]_27\,
      \w_s2_out[7]_37\(16 downto 0) => \w_s2_out[7]_37\(16 downto 0),
      w_switch_out0(16 downto 0) => w_switch_out0_0(16 downto 0)
    );
s1_n3: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_transpose_stage_one_3
     port map (
      D(16 downto 0) => \w_s1_out[7]_29\(16 downto 0),
      Q(16) => \r_input_coeffs_reg_n_0_[7][0][16]\,
      Q(15) => \r_input_coeffs_reg_n_0_[7][0][15]\,
      Q(14) => \r_input_coeffs_reg_n_0_[7][0][14]\,
      Q(13) => \r_input_coeffs_reg_n_0_[7][0][13]\,
      Q(12) => \r_input_coeffs_reg_n_0_[7][0][12]\,
      Q(11) => \r_input_coeffs_reg_n_0_[7][0][11]\,
      Q(10) => \r_input_coeffs_reg_n_0_[7][0][10]\,
      Q(9) => \r_input_coeffs_reg_n_0_[7][0][9]\,
      Q(8) => \r_input_coeffs_reg_n_0_[7][0][8]\,
      Q(7) => \r_input_coeffs_reg_n_0_[7][0][7]\,
      Q(6) => \r_input_coeffs_reg_n_0_[7][0][6]\,
      Q(5) => \r_input_coeffs_reg_n_0_[7][0][5]\,
      Q(4) => \r_input_coeffs_reg_n_0_[7][0][4]\,
      Q(3) => \r_input_coeffs_reg_n_0_[7][0][3]\,
      Q(2) => \r_input_coeffs_reg_n_0_[7][0][2]\,
      Q(1) => \r_input_coeffs_reg_n_0_[7][0][1]\,
      Q(0) => \r_input_coeffs_reg_n_0_[7][0][0]\,
      i_clk => i_clk,
      o_out0(16 downto 0) => \w_s1_out[6]_28\(16 downto 0),
      r_o_enable_reg_0 => \^r_i_enable_reg_0\,
      \r_reg1_0_reg[16]\(16) => \r_input_coeffs_reg_n_0_[6][0][16]\,
      \r_reg1_0_reg[16]\(15) => \r_input_coeffs_reg_n_0_[6][0][15]\,
      \r_reg1_0_reg[16]\(14) => \r_input_coeffs_reg_n_0_[6][0][14]\,
      \r_reg1_0_reg[16]\(13) => \r_input_coeffs_reg_n_0_[6][0][13]\,
      \r_reg1_0_reg[16]\(12) => \r_input_coeffs_reg_n_0_[6][0][12]\,
      \r_reg1_0_reg[16]\(11) => \r_input_coeffs_reg_n_0_[6][0][11]\,
      \r_reg1_0_reg[16]\(10) => \r_input_coeffs_reg_n_0_[6][0][10]\,
      \r_reg1_0_reg[16]\(9) => \r_input_coeffs_reg_n_0_[6][0][9]\,
      \r_reg1_0_reg[16]\(8) => \r_input_coeffs_reg_n_0_[6][0][8]\,
      \r_reg1_0_reg[16]\(7) => \r_input_coeffs_reg_n_0_[6][0][7]\,
      \r_reg1_0_reg[16]\(6) => \r_input_coeffs_reg_n_0_[6][0][6]\,
      \r_reg1_0_reg[16]\(5) => \r_input_coeffs_reg_n_0_[6][0][5]\,
      \r_reg1_0_reg[16]\(4) => \r_input_coeffs_reg_n_0_[6][0][4]\,
      \r_reg1_0_reg[16]\(3) => \r_input_coeffs_reg_n_0_[6][0][3]\,
      \r_reg1_0_reg[16]\(2) => \r_input_coeffs_reg_n_0_[6][0][2]\,
      \r_reg1_0_reg[16]\(1) => \r_input_coeffs_reg_n_0_[6][0][1]\,
      \r_reg1_0_reg[16]\(0) => \r_input_coeffs_reg_n_0_[6][0][0]\,
      \r_reg1_reg[0]_0\ => \r_reg0_3_reg[0]\,
      \w_s1_o_enable[3]_30\ => \w_s1_o_enable[3]_30\
    );
s2_n0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_transpose_stage_two
     port map (
      D(16 downto 0) => \w_s3_out[5]_42\(16 downto 0),
      i_clk => i_clk,
      i_in1(16 downto 0) => \w_s1_out[2]_23\(16 downto 0),
      o_out0(16 downto 0) => \w_s1_out[0]_20\(16 downto 0),
      \r_output_coeffs_reg[6][7][16]\ => s3_n2_n_34,
      \r_reg0_0_reg[0]_0\ => \r_reg0_3_reg[0]\,
      \r_reg0_1_reg[16]_0\(16 downto 0) => \w_s2_out[0]_31\(16 downto 0),
      r_reg1_3(16 downto 0) => r_reg1_3(16 downto 0),
      \w_s1_o_enable[0]_22\ => \w_s1_o_enable[0]_22\,
      \w_s2_o_enable[0]_32\ => \w_s2_o_enable[0]_32\,
      w_switch_out0(16 downto 0) => w_switch_out0_1(16 downto 0)
    );
s2_n1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_transpose_stage_two_4
     port map (
      D(16 downto 0) => \w_s1_out[3]_24\(16 downto 0),
      Q(16 downto 0) => r_reg1_1(16 downto 0),
      i_clk => i_clk,
      \r_core_state_reg[1]_0\ => s2_n1_n_1,
      \r_output_coeffs_reg[7][7][16]\ => s3_n3_n_34,
      \r_reg0_0_reg[0]_0\ => \r_reg0_3_reg[0]\,
      \r_reg0_0_reg[16]_0\(16 downto 0) => w_switch_out0(16 downto 0),
      \r_reg0_1_reg[16]_0\(16 downto 0) => \w_s2_out[2]_33\(16 downto 0),
      \r_reg1_1_reg[16]_0\(16 downto 0) => \w_s3_out[7]_43\(16 downto 0),
      r_reg1_3(16 downto 0) => r_reg1_3_5(16 downto 0),
      \w_s1_o_enable[1]_25\ => \w_s1_o_enable[1]_25\,
      \w_s1_out[1]_21\(16 downto 0) => \w_s1_out[1]_21\(16 downto 0),
      \w_s2_o_enable[1]_34\ => \w_s2_o_enable[1]_34\,
      w_switch_out0(16 downto 0) => w_switch_out0_2(16 downto 0)
    );
s2_n2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_transpose_stage_two_5
     port map (
      i_clk => i_clk,
      i_in1(16 downto 0) => \w_s1_out[6]_28\(16 downto 0),
      o_out0(16 downto 0) => \w_s1_out[4]_26\(16 downto 0),
      r_reg0_1_reg_r_0 => s2_n2_n_0,
      r_reg0_1_reg_r_1 => \r_reg0_3_reg[0]\,
      \w_s1_o_enable[2]_27\ => \w_s1_o_enable[2]_27\,
      \w_s2_o_enable[2]_36\ => \w_s2_o_enable[2]_36\,
      \w_s2_out[5]_35\(16 downto 0) => \w_s2_out[5]_35\(16 downto 0),
      w_switch_out0(16 downto 0) => w_switch_out0_3(16 downto 0)
    );
s2_n3: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_transpose_stage_two_6
     port map (
      D(16 downto 0) => \w_s1_out[7]_29\(16 downto 0),
      Q(16 downto 0) => r_reg1_1_4(16 downto 0),
      i_clk => i_clk,
      \r_core_state_reg[1]_0\ => s2_n3_n_1,
      \r_reg1_0_reg[0]_0\ => \r_reg0_3_reg[0]\,
      \w_s1_o_enable[3]_30\ => \w_s1_o_enable[3]_30\,
      \w_s2_o_enable[3]_38\ => \w_s2_o_enable[3]_38\
    );
s3_n0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_transpose_stage_three
     port map (
      D(16 downto 0) => \w_s3_out[0]_0\(16 downto 0),
      E(0) => s3_n0_n_19,
      \FSM_sequential_r_core_state_reg[0]\ => s3_n0_n_21,
      \FSM_sequential_r_core_state_reg[0]_0\ => s3_n0_n_22,
      \FSM_sequential_r_core_state_reg[0]_1\ => s3_n0_n_31,
      \FSM_sequential_r_core_state_reg[0]_2\ => s3_n0_n_32,
      \FSM_sequential_r_core_state_reg[0]_3\ => s3_n0_n_33,
      \FSM_sequential_r_core_state_reg[0]_4\ => s3_n0_n_34,
      \FSM_sequential_r_core_state_reg[0]_5\ => s3_n0_n_35,
      \FSM_sequential_r_core_state_reg[0]_6\ => s3_n0_n_36,
      \FSM_sequential_r_core_state_reg[0]_7\ => s3_n0_n_37,
      \FSM_sequential_r_core_state_reg[0]_rep\ => s3_n0_n_24,
      \FSM_sequential_r_core_state_reg[0]_rep__0\ => s3_n0_n_25,
      \FSM_sequential_r_core_state_reg[0]_rep__1\ => s3_n0_n_26,
      \FSM_sequential_r_core_state_reg[0]_rep__2\ => s3_n0_n_27,
      \FSM_sequential_r_core_state_reg[0]_rep__3\ => s3_n0_n_28,
      \FSM_sequential_r_core_state_reg[0]_rep__4\ => s3_n0_n_29,
      \FSM_sequential_r_core_state_reg[0]_rep__5\ => s3_n0_n_23,
      \FSM_sequential_r_core_state_reg[0]_rep__5_0\ => s3_n0_n_30,
      \FSM_sequential_r_core_state_reg[0]_rep__5_1\ => \^fsm_sequential_r_core_state_reg[0]_0\,
      \FSM_sequential_r_core_state_reg[0]_rep__5_2\ => \^r_core_state\(0),
      \FSM_sequential_r_core_state_reg[0]_rep__5_3\ => \^r_core_state\(1),
      \FSM_sequential_r_core_state_reg[0]_rep__5_4\ => \^r_curr_input_row_reg[0]_0\,
      \FSM_sequential_r_core_state_reg[1]\ => s3_n0_n_38,
      \FSM_sequential_r_core_state_reg[1]_0\ => \FSM_sequential_r_core_state[1]_i_3_n_0\,
      \FSM_sequential_r_core_state_reg[1]_rep__0\ => \FSM_sequential_r_core_state_reg[0]_rep_n_0\,
      \FSM_sequential_r_core_state_reg[1]_rep__1\ => \FSM_sequential_r_core_state_reg[0]_rep__0_n_0\,
      \FSM_sequential_r_core_state_reg[1]_rep__2\ => \FSM_sequential_r_core_state_reg[0]_rep__1_n_0\,
      \FSM_sequential_r_core_state_reg[1]_rep__3\ => \FSM_sequential_r_core_state_reg[0]_rep__2_n_0\,
      \FSM_sequential_r_core_state_reg[1]_rep__4\ => \FSM_sequential_r_core_state_reg[0]_rep__3_n_0\,
      \FSM_sequential_r_core_state_reg[1]_rep__5\ => \FSM_sequential_r_core_state_reg[0]_rep__4_n_0\,
      \FSM_sequential_r_core_state_reg[1]_rep__6\ => \FSM_sequential_r_core_state_reg[0]_rep__5_n_0\,
      Q(2) => \r_out_num_shifts_reg_n_0_[2]\,
      Q(1) => \r_out_num_shifts_reg_n_0_[1]\,
      Q(0) => \r_out_num_shifts_reg_n_0_[0]\,
      i_aresetn => i_aresetn,
      i_clk => i_clk,
      \r_next_output_col_reg[0]\ => \r_next_output_col[2]_i_2__0_n_0\,
      \r_next_output_col_reg[0]_0\ => \r_next_output_col_reg_n_0_[0]\,
      \r_o_axis_TDATA_reg[0]\ => \^w_trans_to_dct1_axis_tvalid\,
      \r_o_axis_TDATA_reg[0]_0\ => \r_o_axis_TDATA_reg[0]_0\,
      r_o_axis_TLAST => r_o_axis_TLAST,
      r_o_enable_reg_0(0) => r_out_num_shifts,
      \r_output_coeffs_reg[4][7][16]\(16 downto 0) => \w_s2_out[0]_31\(16 downto 0),
      \r_reg0_1_reg[16]\(16 downto 0) => \w_s3_out[1]_40\(16 downto 0),
      \r_reg0_3_reg[0]_0\ => \r_reg0_3_reg[0]\,
      r_reg1_0_reg_r_0 => s3_n0_n_0,
      r_reg1_0_reg_r_1 => s2_n2_n_0,
      r_reg1_2_reg_r_0 => s3_n0_n_1,
      w_dct0_to_trans_axis_tvalid => w_dct0_to_trans_axis_tvalid,
      \w_s2_o_enable[0]_32\ => \w_s2_o_enable[0]_32\,
      w_switch_out0(16 downto 0) => w_switch_out0_3(16 downto 0)
    );
s3_n1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_transpose_stage_three_7
     port map (
      D(16 downto 0) => \w_s3_out[2]_1\(16 downto 0),
      i_aresetn => i_aresetn,
      i_clk => i_clk,
      \r_output_coeffs_reg[5][7][16]\(16 downto 0) => \w_s2_out[2]_33\(16 downto 0),
      \r_reg0_1_reg[16]\(16 downto 0) => \w_s3_out[3]_41\(16 downto 0),
      \r_reg0_3_reg[0]_0\ => \r_reg0_3_reg[0]\,
      \r_reg0_3_reg[16]_0\ => s3_n0_n_0,
      \r_reg1_3_reg[16]_0\ => s3_n0_n_1,
      \w_s2_o_enable[1]_34\ => \w_s2_o_enable[1]_34\,
      w_switch_out0(16 downto 0) => w_switch_out0_0(16 downto 0)
    );
s3_n2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_transpose_stage_three_8
     port map (
      D(16 downto 0) => \w_s3_out[4]_2\(16 downto 0),
      i_aresetn => i_aresetn,
      i_clk => i_clk,
      r_core_state_reg_0 => s3_n2_n_34,
      \r_reg0_3_reg[0]_0\ => \r_reg0_3_reg[0]\,
      r_reg1_3(16 downto 0) => r_reg1_3(16 downto 0),
      \r_reg1_3_reg[16]_0\ => s3_n0_n_0,
      \w_s2_o_enable[2]_36\ => \w_s2_o_enable[2]_36\,
      \w_s2_out[5]_35\(16 downto 0) => \w_s2_out[5]_35\(16 downto 0),
      w_switch_out0(16 downto 0) => w_switch_out0_1(16 downto 0)
    );
s3_n3: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_transpose_stage_three_9
     port map (
      D(16 downto 0) => \w_s3_out[6]_3\(16 downto 0),
      i_aresetn => i_aresetn,
      i_clk => i_clk,
      r_core_state_reg_0 => s3_n3_n_34,
      \r_reg0_3_reg[0]_0\ => \r_reg0_3_reg[0]\,
      r_reg1_3(16 downto 0) => r_reg1_3_5(16 downto 0),
      \r_reg1_3_reg[16]_0\ => s3_n0_n_0,
      \w_s2_o_enable[3]_38\ => \w_s2_o_enable[3]_38\,
      \w_s2_out[7]_37\(16 downto 0) => \w_s2_out[7]_37\(16 downto 0),
      w_switch_out0(16 downto 0) => w_switch_out0_2(16 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_two_dimension_dct is
  port (
    \FSM_onehot_r_core_state_reg[2]\ : out STD_LOGIC;
    r_o_axis_TLAST_reg : out STD_LOGIC;
    \FSM_onehot_r_core_state_reg[0]\ : out STD_LOGIC;
    o_axis_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    i_clk : in STD_LOGIC;
    i_axis_TREADY : in STD_LOGIC;
    i_axis_TVALID : in STD_LOGIC;
    i_axis_TLAST : in STD_LOGIC;
    i_axis_TDATA : in STD_LOGIC_VECTOR ( 16 downto 0 );
    i_aresetn : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_two_dimension_dct;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_two_dimension_dct is
  signal \FSM_onehot_r_core_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_r_core_state_reg[2]\ : STD_LOGIC;
  signal dct_0_n_1 : STD_LOGIC;
  signal dct_0_n_10 : STD_LOGIC;
  signal dct_0_n_11 : STD_LOGIC;
  signal dct_0_n_12 : STD_LOGIC;
  signal dct_0_n_13 : STD_LOGIC;
  signal dct_0_n_14 : STD_LOGIC;
  signal dct_0_n_15 : STD_LOGIC;
  signal dct_0_n_16 : STD_LOGIC;
  signal dct_0_n_17 : STD_LOGIC;
  signal dct_0_n_2 : STD_LOGIC;
  signal dct_0_n_3 : STD_LOGIC;
  signal dct_0_n_37 : STD_LOGIC;
  signal dct_0_n_38 : STD_LOGIC;
  signal dct_0_n_4 : STD_LOGIC;
  signal dct_0_n_5 : STD_LOGIC;
  signal dct_0_n_6 : STD_LOGIC;
  signal dct_0_n_7 : STD_LOGIC;
  signal dct_0_n_8 : STD_LOGIC;
  signal dct_0_n_9 : STD_LOGIC;
  signal dct_1_n_0 : STD_LOGIC;
  signal dct_1_n_3 : STD_LOGIC;
  signal dct_1_n_4 : STD_LOGIC;
  signal dct_1_n_5 : STD_LOGIC;
  signal dct_1_n_6 : STD_LOGIC;
  signal dct_1_n_7 : STD_LOGIC;
  signal r_core_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal r_i_enable_i_1_n_0 : STD_LOGIC;
  signal \r_o_axis_TLAST_i_1__0_n_0\ : STD_LOGIC;
  signal \r_o_axis_TLAST_i_1__1_n_0\ : STD_LOGIC;
  signal r_o_axis_TLAST_i_1_n_0 : STD_LOGIC;
  signal \^r_o_axis_tlast_reg\ : STD_LOGIC;
  signal transpose_0_n_0 : STD_LOGIC;
  signal transpose_0_n_10 : STD_LOGIC;
  signal transpose_0_n_11 : STD_LOGIC;
  signal transpose_0_n_12 : STD_LOGIC;
  signal transpose_0_n_13 : STD_LOGIC;
  signal transpose_0_n_14 : STD_LOGIC;
  signal transpose_0_n_15 : STD_LOGIC;
  signal transpose_0_n_2 : STD_LOGIC;
  signal transpose_0_n_5 : STD_LOGIC;
  signal transpose_0_n_7 : STD_LOGIC;
  signal transpose_0_n_8 : STD_LOGIC;
  signal transpose_0_n_9 : STD_LOGIC;
  signal w_dct0_to_trans_axis_tdata : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal w_dct0_to_trans_axis_tlast : STD_LOGIC;
  signal w_dct0_to_trans_axis_tvalid : STD_LOGIC;
  signal w_trans_to_dct1_axis_tdata : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal w_trans_to_dct1_axis_tlast : STD_LOGIC;
  signal w_trans_to_dct1_axis_tvalid : STD_LOGIC;
begin
  \FSM_onehot_r_core_state_reg[2]\ <= \^fsm_onehot_r_core_state_reg[2]\;
  r_o_axis_TLAST_reg <= \^r_o_axis_tlast_reg\;
\FSM_onehot_r_core_state[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_aresetn,
      O => \FSM_onehot_r_core_state[0]_i_1_n_0\
    );
dct_0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_one_dimension_dct
     port map (
      D(16) => dct_0_n_1,
      D(15) => dct_0_n_2,
      D(14) => dct_0_n_3,
      D(13) => dct_0_n_4,
      D(12) => dct_0_n_5,
      D(11) => dct_0_n_6,
      D(10) => dct_0_n_7,
      D(9) => dct_0_n_8,
      D(8) => dct_0_n_9,
      D(7) => dct_0_n_10,
      D(6) => dct_0_n_11,
      D(5) => dct_0_n_12,
      D(4) => dct_0_n_13,
      D(3) => dct_0_n_14,
      D(2) => dct_0_n_15,
      D(1) => dct_0_n_16,
      D(0) => dct_0_n_17,
      \FSM_onehot_r_core_state_reg[0]_0\ => \FSM_onehot_r_core_state_reg[0]\,
      Q(16 downto 0) => w_dct0_to_trans_axis_tdata(16 downto 0),
      i_axis_TDATA(16 downto 0) => i_axis_TDATA(16 downto 0),
      i_axis_TLAST => i_axis_TLAST,
      i_axis_TVALID => i_axis_TVALID,
      i_clk => i_clk,
      r_core_state(1 downto 0) => r_core_state(1 downto 0),
      \r_dsp_sub_input_a_value_reg[3][0]_0\ => \FSM_onehot_r_core_state[0]_i_1_n_0\,
      \r_input_coeffs_reg[6][7][0]\ => transpose_0_n_10,
      \r_input_coeffs_reg[6][7][8]\ => transpose_0_n_11,
      \r_next_output_col_reg[1]_0\ => dct_0_n_38,
      \r_next_output_col_reg[2]_0\(0) => dct_0_n_37,
      r_o_axis_TLAST_reg_0 => r_o_axis_TLAST_i_1_n_0,
      w_dct0_to_trans_axis_tlast => w_dct0_to_trans_axis_tlast,
      w_dct0_to_trans_axis_tvalid => w_dct0_to_trans_axis_tvalid
    );
dct_1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_one_dimension_dct_0
     port map (
      \FSM_onehot_r_core_state_reg[0]_rep_0\ => dct_1_n_6,
      \FSM_onehot_r_core_state_reg[0]_rep__0_0\ => dct_1_n_7,
      \FSM_onehot_r_core_state_reg[2]_0\ => \^fsm_onehot_r_core_state_reg[2]\,
      Q(2) => dct_1_n_3,
      Q(1) => dct_1_n_4,
      Q(0) => dct_1_n_5,
      i_axis_TREADY => i_axis_TREADY,
      i_clk => i_clk,
      o_axis_TDATA(23 downto 0) => o_axis_TDATA(23 downto 0),
      r_core_state(1 downto 0) => r_core_state(1 downto 0),
      \r_curr_input_col_reg[0]_0\ => dct_1_n_0,
      \r_curr_input_col_reg[0]_1\ => transpose_0_n_14,
      \r_dsp_sub_input_a_value_reg[0][0]_0\ => \FSM_onehot_r_core_state[0]_i_1_n_0\,
      \r_input_pixels_reg[1][16]_0\(16 downto 0) => w_trans_to_dct1_axis_tdata(16 downto 0),
      r_o_axis_TLAST_reg_0 => \^r_o_axis_tlast_reg\,
      r_o_axis_TLAST_reg_1 => \r_o_axis_TLAST_i_1__1_n_0\,
      w_trans_to_dct1_axis_tlast => w_trans_to_dct1_axis_tlast,
      w_trans_to_dct1_axis_tvalid => w_trans_to_dct1_axis_tvalid
    );
r_i_enable_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAAFFFFAAAA0000"
    )
        port map (
      I0 => transpose_0_n_5,
      I1 => transpose_0_n_15,
      I2 => transpose_0_n_13,
      I3 => transpose_0_n_8,
      I4 => transpose_0_n_12,
      I5 => transpose_0_n_0,
      O => r_i_enable_i_1_n_0
    );
r_o_axis_TLAST_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F002F0F0F0F0"
    )
        port map (
      I0 => dct_0_n_37,
      I1 => dct_0_n_38,
      I2 => w_dct0_to_trans_axis_tlast,
      I3 => r_core_state(1),
      I4 => r_core_state(0),
      I5 => w_dct0_to_trans_axis_tvalid,
      O => r_o_axis_TLAST_i_1_n_0
    );
\r_o_axis_TLAST_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF80000000"
    )
        port map (
      I0 => transpose_0_n_2,
      I1 => transpose_0_n_9,
      I2 => transpose_0_n_7,
      I3 => dct_1_n_6,
      I4 => w_trans_to_dct1_axis_tvalid,
      I5 => w_trans_to_dct1_axis_tlast,
      O => \r_o_axis_TLAST_i_1__0_n_0\
    );
\r_o_axis_TLAST_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080FF00FF00FF00"
    )
        port map (
      I0 => dct_1_n_3,
      I1 => dct_1_n_5,
      I2 => dct_1_n_4,
      I3 => \^r_o_axis_tlast_reg\,
      I4 => i_axis_TREADY,
      I5 => \^fsm_onehot_r_core_state_reg[2]\,
      O => \r_o_axis_TLAST_i_1__1_n_0\
    );
transpose_0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_transpose
     port map (
      D(16) => dct_0_n_1,
      D(15) => dct_0_n_2,
      D(14) => dct_0_n_3,
      D(13) => dct_0_n_4,
      D(12) => dct_0_n_5,
      D(11) => dct_0_n_6,
      D(10) => dct_0_n_7,
      D(9) => dct_0_n_8,
      D(8) => dct_0_n_9,
      D(7) => dct_0_n_10,
      D(6) => dct_0_n_11,
      D(5) => dct_0_n_12,
      D(4) => dct_0_n_13,
      D(3) => dct_0_n_14,
      D(2) => dct_0_n_15,
      D(1) => dct_0_n_16,
      D(0) => dct_0_n_17,
      \FSM_sequential_r_core_state_reg[0]_0\ => transpose_0_n_8,
      \FSM_sequential_r_core_state_reg[1]_0\ => transpose_0_n_12,
      \FSM_sequential_r_core_state_reg[1]_rep_0\ => transpose_0_n_10,
      \FSM_sequential_r_core_state_reg[1]_rep__0_0\ => transpose_0_n_11,
      Q(16 downto 0) => w_dct0_to_trans_axis_tdata(16 downto 0),
      i_aresetn => i_aresetn,
      i_clk => i_clk,
      r_core_state(1 downto 0) => r_core_state(1 downto 0),
      \r_curr_input_col_reg[0]_0\ => dct_1_n_0,
      \r_curr_input_row_reg[0]_0\ => transpose_0_n_5,
      r_i_enable_reg_0 => transpose_0_n_0,
      r_i_enable_reg_1 => r_i_enable_i_1_n_0,
      \r_in_num_shifts_reg[1]_0\ => transpose_0_n_13,
      \r_in_num_shifts_reg[2]_0\ => transpose_0_n_15,
      \r_next_output_col_reg[2]_0\ => transpose_0_n_7,
      \r_next_output_row_reg[0]_0\ => dct_1_n_7,
      \r_next_output_row_reg[0]_rep_0\ => transpose_0_n_9,
      \r_next_output_row_reg[2]_0\ => transpose_0_n_2,
      \r_o_axis_TDATA_reg[0]_0\ => dct_1_n_6,
      \r_o_axis_TDATA_reg[16]_0\(16 downto 0) => w_trans_to_dct1_axis_tdata(16 downto 0),
      r_o_axis_TLAST_reg_0 => transpose_0_n_14,
      r_o_axis_TLAST_reg_1 => \r_o_axis_TLAST_i_1__0_n_0\,
      \r_reg0_3_reg[0]\ => \FSM_onehot_r_core_state[0]_i_1_n_0\,
      w_dct0_to_trans_axis_tvalid => w_dct0_to_trans_axis_tvalid,
      w_trans_to_dct1_axis_tlast => w_trans_to_dct1_axis_tlast,
      w_trans_to_dct1_axis_tvalid => w_trans_to_dct1_axis_tvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    i_clk : in STD_LOGIC;
    i_aresetn : in STD_LOGIC;
    i_axis_TVALID : in STD_LOGIC;
    o_axis_TREADY : out STD_LOGIC;
    i_axis_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 );
    i_axis_TLAST : in STD_LOGIC;
    o_axis_TVALID : out STD_LOGIC;
    i_axis_TREADY : in STD_LOGIC;
    o_axis_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    o_axis_TLAST : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_two_dimension_dct_0_0,two_dimension_dct,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "package_project";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "two_dimension_dct,Vivado 2018.3";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of i_aresetn : signal is "xilinx.com:signal:reset:1.0 i_aresetn RST";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of i_aresetn : signal is "XIL_INTERFACENAME i_aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of i_axis_TLAST : signal is "xilinx.com:interface:axis:1.0 i_axis TLAST";
  attribute X_INTERFACE_PARAMETER of i_axis_TLAST : signal is "XIL_INTERFACENAME i_axis, TDATA_NUM_BYTES 3, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 50000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of i_axis_TREADY : signal is "xilinx.com:interface:axis:1.0 o_axis TREADY";
  attribute X_INTERFACE_INFO of i_axis_TVALID : signal is "xilinx.com:interface:axis:1.0 i_axis TVALID";
  attribute X_INTERFACE_INFO of i_clk : signal is "xilinx.com:signal:clock:1.0 i_clk CLK";
  attribute X_INTERFACE_PARAMETER of i_clk : signal is "XIL_INTERFACENAME i_clk, ASSOCIATED_RESET i_aresetn, ASSOCIATED_BUSIF i_axis:o_axis, FREQ_HZ 50000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of o_axis_TLAST : signal is "xilinx.com:interface:axis:1.0 o_axis TLAST";
  attribute X_INTERFACE_PARAMETER of o_axis_TLAST : signal is "XIL_INTERFACENAME o_axis, TDATA_NUM_BYTES 3, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 50000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of o_axis_TREADY : signal is "xilinx.com:interface:axis:1.0 i_axis TREADY";
  attribute X_INTERFACE_INFO of o_axis_TVALID : signal is "xilinx.com:interface:axis:1.0 o_axis TVALID";
  attribute X_INTERFACE_INFO of i_axis_TDATA : signal is "xilinx.com:interface:axis:1.0 i_axis TDATA";
  attribute X_INTERFACE_INFO of o_axis_TDATA : signal is "xilinx.com:interface:axis:1.0 o_axis TDATA";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_two_dimension_dct
     port map (
      \FSM_onehot_r_core_state_reg[0]\ => o_axis_TREADY,
      \FSM_onehot_r_core_state_reg[2]\ => o_axis_TVALID,
      i_aresetn => i_aresetn,
      i_axis_TDATA(16 downto 0) => i_axis_TDATA(16 downto 0),
      i_axis_TLAST => i_axis_TLAST,
      i_axis_TREADY => i_axis_TREADY,
      i_axis_TVALID => i_axis_TVALID,
      i_clk => i_clk,
      o_axis_TDATA(23 downto 0) => o_axis_TDATA(23 downto 0),
      r_o_axis_TLAST_reg => o_axis_TLAST
    );
end STRUCTURE;
