{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1756691662404 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1756691662408 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 31 21:54:22 2025 " "Processing started: Sun Aug 31 21:54:22 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1756691662408 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756691662408 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de2_test_v2 -c de2_test_v2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off de2_test_v2 -c de2_test_v2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756691662408 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1756691662687 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1756691662687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_test_v2.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_test_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2_test_v2 " "Found entity 1: de2_test_v2" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756691667929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756691667929 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de2_test_v2 " "Elaborating entity \"de2_test_v2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1756691667993 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG de2_test_v2.v(14) " "Output port \"LEDG\" at de2_test_v2.v(14) has no driver" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1756691668007 "|de2_test_v2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR de2_test_v2.v(15) " "Output port \"LEDR\" at de2_test_v2.v(15) has no driver" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1756691668007 "|de2_test_v2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 de2_test_v2.v(24) " "Output port \"HEX0\" at de2_test_v2.v(24) has no driver" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1756691668007 "|de2_test_v2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 de2_test_v2.v(25) " "Output port \"HEX1\" at de2_test_v2.v(25) has no driver" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1756691668007 "|de2_test_v2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 de2_test_v2.v(26) " "Output port \"HEX2\" at de2_test_v2.v(26) has no driver" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1756691668007 "|de2_test_v2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 de2_test_v2.v(27) " "Output port \"HEX3\" at de2_test_v2.v(27) has no driver" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1756691668007 "|de2_test_v2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 de2_test_v2.v(28) " "Output port \"HEX4\" at de2_test_v2.v(28) has no driver" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1756691668007 "|de2_test_v2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 de2_test_v2.v(29) " "Output port \"HEX5\" at de2_test_v2.v(29) has no driver" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1756691668007 "|de2_test_v2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 de2_test_v2.v(30) " "Output port \"HEX6\" at de2_test_v2.v(30) has no driver" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1756691668007 "|de2_test_v2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 de2_test_v2.v(31) " "Output port \"HEX7\" at de2_test_v2.v(31) has no driver" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1756691668007 "|de2_test_v2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_TX_DATA de2_test_v2.v(55) " "Output port \"ENET0_TX_DATA\" at de2_test_v2.v(55) has no driver" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 55 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1756691668007 "|de2_test_v2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_TX_DATA de2_test_v2.v(74) " "Output port \"ENET1_TX_DATA\" at de2_test_v2.v(74) has no driver" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 74 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1756691668007 "|de2_test_v2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_BLON de2_test_v2.v(34) " "Output port \"LCD_BLON\" at de2_test_v2.v(34) has no driver" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1756691668007 "|de2_test_v2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN de2_test_v2.v(36) " "Output port \"LCD_EN\" at de2_test_v2.v(36) has no driver" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1756691668007 "|de2_test_v2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_ON de2_test_v2.v(37) " "Output port \"LCD_ON\" at de2_test_v2.v(37) has no driver" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1756691668007 "|de2_test_v2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS de2_test_v2.v(38) " "Output port \"LCD_RS\" at de2_test_v2.v(38) has no driver" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1756691668007 "|de2_test_v2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW de2_test_v2.v(39) " "Output port \"LCD_RW\" at de2_test_v2.v(39) has no driver" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1756691668007 "|de2_test_v2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_GTX_CLK de2_test_v2.v(42) " "Output port \"ENET0_GTX_CLK\" at de2_test_v2.v(42) has no driver" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1756691668008 "|de2_test_v2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_MDC de2_test_v2.v(45) " "Output port \"ENET0_MDC\" at de2_test_v2.v(45) has no driver" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1756691668008 "|de2_test_v2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_RST_N de2_test_v2.v(47) " "Output port \"ENET0_RST_N\" at de2_test_v2.v(47) has no driver" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1756691668008 "|de2_test_v2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_TX_EN de2_test_v2.v(56) " "Output port \"ENET0_TX_EN\" at de2_test_v2.v(56) has no driver" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 56 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1756691668008 "|de2_test_v2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_TX_ER de2_test_v2.v(57) " "Output port \"ENET0_TX_ER\" at de2_test_v2.v(57) has no driver" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 57 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1756691668008 "|de2_test_v2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_GTX_CLK de2_test_v2.v(61) " "Output port \"ENET1_GTX_CLK\" at de2_test_v2.v(61) has no driver" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 61 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1756691668008 "|de2_test_v2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_MDC de2_test_v2.v(64) " "Output port \"ENET1_MDC\" at de2_test_v2.v(64) has no driver" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1756691668008 "|de2_test_v2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_RST_N de2_test_v2.v(66) " "Output port \"ENET1_RST_N\" at de2_test_v2.v(66) has no driver" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 66 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1756691668008 "|de2_test_v2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_TX_EN de2_test_v2.v(75) " "Output port \"ENET1_TX_EN\" at de2_test_v2.v(75) has no driver" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 75 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1756691668008 "|de2_test_v2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_TX_ER de2_test_v2.v(77) " "Output port \"ENET1_TX_ER\" at de2_test_v2.v(77) has no driver" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 77 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1756691668008 "|de2_test_v2"}
{ "Warning" "WSGN_EMPTY_SHELL" "de2_test_v2 " "Entity \"de2_test_v2\" contains only dangling pins" {  } {  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1756691668011 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[0\] " "bidirectional pin \"LCD_DATA\[0\]\" has no driver" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1756691668417 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[1\] " "bidirectional pin \"LCD_DATA\[1\]\" has no driver" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1756691668417 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[2\] " "bidirectional pin \"LCD_DATA\[2\]\" has no driver" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1756691668417 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[3\] " "bidirectional pin \"LCD_DATA\[3\]\" has no driver" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1756691668417 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[4\] " "bidirectional pin \"LCD_DATA\[4\]\" has no driver" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1756691668417 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[5\] " "bidirectional pin \"LCD_DATA\[5\]\" has no driver" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1756691668417 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[6\] " "bidirectional pin \"LCD_DATA\[6\]\" has no driver" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1756691668417 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[7\] " "bidirectional pin \"LCD_DATA\[7\]\" has no driver" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1756691668417 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET0_MDIO " "bidirectional pin \"ENET0_MDIO\" has no driver" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1756691668417 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET1_MDIO " "bidirectional pin \"ENET1_MDIO\" has no driver" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1756691668417 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1756691668417 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON GND " "Pin \"LCD_BLON\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_EN GND " "Pin \"LCD_EN\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|LCD_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON GND " "Pin \"LCD_ON\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS GND " "Pin \"LCD_RS\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_GTX_CLK GND " "Pin \"ENET0_GTX_CLK\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|ENET0_GTX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_MDC GND " "Pin \"ENET0_MDC\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|ENET0_MDC"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_RST_N GND " "Pin \"ENET0_RST_N\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|ENET0_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[0\] GND " "Pin \"ENET0_TX_DATA\[0\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|ENET0_TX_DATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[1\] GND " "Pin \"ENET0_TX_DATA\[1\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|ENET0_TX_DATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[2\] GND " "Pin \"ENET0_TX_DATA\[2\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|ENET0_TX_DATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[3\] GND " "Pin \"ENET0_TX_DATA\[3\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|ENET0_TX_DATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_EN GND " "Pin \"ENET0_TX_EN\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|ENET0_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_ER GND " "Pin \"ENET0_TX_ER\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|ENET0_TX_ER"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_GTX_CLK GND " "Pin \"ENET1_GTX_CLK\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|ENET1_GTX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_MDC GND " "Pin \"ENET1_MDC\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|ENET1_MDC"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_RST_N GND " "Pin \"ENET1_RST_N\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|ENET1_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[0\] GND " "Pin \"ENET1_TX_DATA\[0\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|ENET1_TX_DATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[1\] GND " "Pin \"ENET1_TX_DATA\[1\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|ENET1_TX_DATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[2\] GND " "Pin \"ENET1_TX_DATA\[2\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|ENET1_TX_DATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[3\] GND " "Pin \"ENET1_TX_DATA\[3\]\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|ENET1_TX_DATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_EN GND " "Pin \"ENET1_TX_EN\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|ENET1_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_ER GND " "Pin \"ENET1_TX_ER\" is stuck at GND" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756691668437 "|de2_test_v2|ENET1_TX_ER"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1756691668437 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1756691668835 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756691668835 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "50 " "Design contains 50 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756691669219 "|de2_test_v2|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756691669219 "|de2_test_v2|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756691669219 "|de2_test_v2|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756691669219 "|de2_test_v2|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756691669219 "|de2_test_v2|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756691669219 "|de2_test_v2|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756691669219 "|de2_test_v2|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756691669219 "|de2_test_v2|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756691669219 "|de2_test_v2|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756691669219 "|de2_test_v2|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756691669219 "|de2_test_v2|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756691669219 "|de2_test_v2|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756691669219 "|de2_test_v2|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756691669219 "|de2_test_v2|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756691669219 "|de2_test_v2|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756691669219 "|de2_test_v2|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756691669219 "|de2_test_v2|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756691669219 "|de2_test_v2|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756691669219 "|de2_test_v2|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756691669219 "|de2_test_v2|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756691669219 "|de2_test_v2|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756691669219 "|de2_test_v2|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756691669219 "|de2_test_v2|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756691669219 "|de2_test_v2|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756691669219 "|de2_test_v2|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_INT_N " "No output dependent on input pin \"ENET0_INT_N\"" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756691669219 "|de2_test_v2|ENET0_INT_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_LINK100 " "No output dependent on input pin \"ENET0_LINK100\"" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756691669219 "|de2_test_v2|ENET0_LINK100"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_CLK " "No output dependent on input pin \"ENET0_RX_CLK\"" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756691669219 "|de2_test_v2|ENET0_RX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_COL " "No output dependent on input pin \"ENET0_RX_COL\"" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756691669219 "|de2_test_v2|ENET0_RX_COL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_CRS " "No output dependent on input pin \"ENET0_RX_CRS\"" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756691669219 "|de2_test_v2|ENET0_RX_CRS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[0\] " "No output dependent on input pin \"ENET0_RX_DATA\[0\]\"" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756691669219 "|de2_test_v2|ENET0_RX_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[1\] " "No output dependent on input pin \"ENET0_RX_DATA\[1\]\"" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756691669219 "|de2_test_v2|ENET0_RX_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[2\] " "No output dependent on input pin \"ENET0_RX_DATA\[2\]\"" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756691669219 "|de2_test_v2|ENET0_RX_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[3\] " "No output dependent on input pin \"ENET0_RX_DATA\[3\]\"" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756691669219 "|de2_test_v2|ENET0_RX_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DV " "No output dependent on input pin \"ENET0_RX_DV\"" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756691669219 "|de2_test_v2|ENET0_RX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_ER " "No output dependent on input pin \"ENET0_RX_ER\"" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756691669219 "|de2_test_v2|ENET0_RX_ER"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_TX_CLK " "No output dependent on input pin \"ENET0_TX_CLK\"" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756691669219 "|de2_test_v2|ENET0_TX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENETCLK_25 " "No output dependent on input pin \"ENETCLK_25\"" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756691669219 "|de2_test_v2|ENETCLK_25"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_INT_N " "No output dependent on input pin \"ENET1_INT_N\"" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756691669219 "|de2_test_v2|ENET1_INT_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_LINK100 " "No output dependent on input pin \"ENET1_LINK100\"" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756691669219 "|de2_test_v2|ENET1_LINK100"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_CLK " "No output dependent on input pin \"ENET1_RX_CLK\"" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 67 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756691669219 "|de2_test_v2|ENET1_RX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_COL " "No output dependent on input pin \"ENET1_RX_COL\"" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 68 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756691669219 "|de2_test_v2|ENET1_RX_COL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_CRS " "No output dependent on input pin \"ENET1_RX_CRS\"" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756691669219 "|de2_test_v2|ENET1_RX_CRS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[0\] " "No output dependent on input pin \"ENET1_RX_DATA\[0\]\"" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756691669219 "|de2_test_v2|ENET1_RX_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[1\] " "No output dependent on input pin \"ENET1_RX_DATA\[1\]\"" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756691669219 "|de2_test_v2|ENET1_RX_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[2\] " "No output dependent on input pin \"ENET1_RX_DATA\[2\]\"" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756691669219 "|de2_test_v2|ENET1_RX_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[3\] " "No output dependent on input pin \"ENET1_RX_DATA\[3\]\"" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756691669219 "|de2_test_v2|ENET1_RX_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DV " "No output dependent on input pin \"ENET1_RX_DV\"" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 71 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756691669219 "|de2_test_v2|ENET1_RX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_ER " "No output dependent on input pin \"ENET1_RX_ER\"" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 72 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756691669219 "|de2_test_v2|ENET1_RX_ER"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_TX_CLK " "No output dependent on input pin \"ENET1_TX_CLK\"" {  } { { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 73 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756691669219 "|de2_test_v2|ENET1_TX_CLK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1756691669219 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "166 " "Implemented 166 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "50 " "Implemented 50 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1756691669220 ""} { "Info" "ICUT_CUT_TM_OPINS" "106 " "Implemented 106 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1756691669220 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "10 " "Implemented 10 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1756691669220 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1756691669220 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 198 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 198 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4741 " "Peak virtual memory: 4741 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1756691669248 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 31 21:54:29 2025 " "Processing ended: Sun Aug 31 21:54:29 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1756691669248 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1756691669248 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1756691669248 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1756691669248 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1756691671781 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1756691671785 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 31 21:54:30 2025 " "Processing started: Sun Aug 31 21:54:30 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1756691671785 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1756691671785 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off de2_test_v2 -c de2_test_v2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off de2_test_v2 -c de2_test_v2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1756691671785 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1756691671933 ""}
{ "Info" "0" "" "Project  = de2_test_v2" {  } {  } 0 0 "Project  = de2_test_v2" 0 0 "Fitter" 0 0 1756691671933 ""}
{ "Info" "0" "" "Revision = de2_test_v2" {  } {  } 0 0 "Revision = de2_test_v2" 0 0 "Fitter" 0 0 1756691671933 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1756691672016 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1756691672016 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "de2_test_v2 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"de2_test_v2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1756691672029 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1756691672072 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1756691672073 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1756691672628 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1756691672697 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1756691673297 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1756691673297 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1756691673297 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1756691673297 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1756691673297 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1756691673297 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1756691673297 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1756691673297 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1756691673297 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1756691673297 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/" { { 0 { 0 ""} 0 367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1756691673392 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/" { { 0 { 0 ""} 0 369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1756691673392 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/" { { 0 { 0 ""} 0 371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1756691673392 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/" { { 0 { 0 ""} 0 373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1756691673392 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/" { { 0 { 0 ""} 0 375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1756691673392 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1756691673392 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1756691673408 ""}
{ "Info" "ISTA_SDC_FOUND" "de2_test_v2.SDC " "Reading SDC File: 'de2_test_v2.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1756691674404 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1756691674405 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1756691674406 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1756691674406 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1756691674407 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1756691674407 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1756691674407 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1756691674407 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1756691674407 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1756691674407 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1756691674533 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1756691674534 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1756691674534 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1756691674535 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1756691674535 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1756691674536 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1756691674536 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1756691674536 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1756691674536 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1756691674536 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1756691674536 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1756691674705 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1756691674831 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1756691676413 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1756691676550 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1756691676595 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1756691676660 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1756691676660 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1756691676964 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y24 X10_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36" {  } { { "loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} { { 12 { 0 ""} 0 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1756691678937 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1756691678937 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1756691679036 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1756691679036 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1756691679036 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1756691679038 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.01 " "Total time spent on timing analysis during the Fitter is 0.01 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1756691679153 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1756691679161 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1756691679380 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1756691679380 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1756691679577 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1756691679869 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "36 Cyclone IV E " "36 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756691680188 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK2_50 3.3-V LVTTL AG14 " "Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at AG14" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { CLOCK2_50 } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } } { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756691680188 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK3_50 3.3-V LVTTL AG15 " "Pin CLOCK3_50 uses I/O standard 3.3-V LVTTL at AG15" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { CLOCK3_50 } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } } { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756691680188 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL M23 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at M23" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756691680188 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL M21 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at M21" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756691680188 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[2\] 3.3-V LVTTL N21 " "Pin KEY\[2\] uses I/O standard 3.3-V LVTTL at N21" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { KEY[2] } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } } { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756691680188 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[3\] 3.3-V LVTTL R24 " "Pin KEY\[3\] uses I/O standard 3.3-V LVTTL at R24" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { KEY[3] } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756691680188 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL AB28 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at AB28" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756691680188 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL AC28 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at AC28" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756691680188 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL AC27 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at AC27" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756691680188 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL AD27 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at AD27" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756691680188 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL AB27 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at AB27" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756691680188 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL AC26 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at AC26" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756691680188 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL AD26 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at AD26" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756691680188 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL AB26 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at AB26" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756691680188 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL AC25 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at AC25" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756691680188 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL AB25 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at AB25" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756691680188 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[10\] 3.3-V LVTTL AC24 " "Pin SW\[10\] uses I/O standard 3.3-V LVTTL at AC24" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { SW[10] } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } } { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756691680188 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[11\] 3.3-V LVTTL AB24 " "Pin SW\[11\] uses I/O standard 3.3-V LVTTL at AB24" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { SW[11] } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } } { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756691680188 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[12\] 3.3-V LVTTL AB23 " "Pin SW\[12\] uses I/O standard 3.3-V LVTTL at AB23" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { SW[12] } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } } { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756691680188 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[13\] 3.3-V LVTTL AA24 " "Pin SW\[13\] uses I/O standard 3.3-V LVTTL at AA24" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { SW[13] } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } } { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756691680188 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[14\] 3.3-V LVTTL AA23 " "Pin SW\[14\] uses I/O standard 3.3-V LVTTL at AA23" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { SW[14] } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } } { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756691680188 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[15\] 3.3-V LVTTL AA22 " "Pin SW\[15\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { SW[15] } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } } { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756691680188 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[16\] 3.3-V LVTTL Y24 " "Pin SW\[16\] uses I/O standard 3.3-V LVTTL at Y24" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { SW[16] } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } } { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756691680188 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[17\] 3.3-V LVTTL Y23 " "Pin SW\[17\] uses I/O standard 3.3-V LVTTL at Y23" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { SW[17] } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } } { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756691680188 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET0_LINK100 3.3-V LVTTL C14 " "Pin ENET0_LINK100 uses I/O standard 3.3-V LVTTL at C14" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { ENET0_LINK100 } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } } { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756691680188 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENETCLK_25 3.3-V LVTTL A14 " "Pin ENETCLK_25 uses I/O standard 3.3-V LVTTL at A14" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { ENETCLK_25 } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } } { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756691680188 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET1_LINK100 3.3-V LVTTL D13 " "Pin ENET1_LINK100 uses I/O standard 3.3-V LVTTL at D13" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { ENET1_LINK100 } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } } { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756691680188 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[0\] 3.3-V LVTTL L3 " "Pin LCD_DATA\[0\] uses I/O standard 3.3-V LVTTL at L3" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756691680188 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[1\] 3.3-V LVTTL L1 " "Pin LCD_DATA\[1\] uses I/O standard 3.3-V LVTTL at L1" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756691680188 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[2\] 3.3-V LVTTL L2 " "Pin LCD_DATA\[2\] uses I/O standard 3.3-V LVTTL at L2" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756691680188 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[3\] 3.3-V LVTTL K7 " "Pin LCD_DATA\[3\] uses I/O standard 3.3-V LVTTL at K7" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756691680188 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[4\] 3.3-V LVTTL K1 " "Pin LCD_DATA\[4\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756691680188 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[5\] 3.3-V LVTTL K2 " "Pin LCD_DATA\[5\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756691680188 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[6\] 3.3-V LVTTL M3 " "Pin LCD_DATA\[6\] uses I/O standard 3.3-V LVTTL at M3" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756691680188 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[7\] 3.3-V LVTTL M5 " "Pin LCD_DATA\[7\] uses I/O standard 3.3-V LVTTL at M5" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756691680188 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1756691680188 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "10 " "Following 10 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently disabled " "Pin LCD_DATA\[0\] has a permanently disabled output enable" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1756691680190 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently disabled " "Pin LCD_DATA\[1\] has a permanently disabled output enable" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1756691680190 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently disabled " "Pin LCD_DATA\[2\] has a permanently disabled output enable" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1756691680190 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently disabled " "Pin LCD_DATA\[3\] has a permanently disabled output enable" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1756691680190 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently disabled " "Pin LCD_DATA\[4\] has a permanently disabled output enable" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1756691680190 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently disabled " "Pin LCD_DATA\[5\] has a permanently disabled output enable" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1756691680190 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently disabled " "Pin LCD_DATA\[6\] has a permanently disabled output enable" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1756691680190 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently disabled " "Pin LCD_DATA\[7\] has a permanently disabled output enable" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1756691680190 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET0_MDIO a permanently disabled " "Pin ENET0_MDIO has a permanently disabled output enable" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { ENET0_MDIO } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } } { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1756691680190 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET1_MDIO a permanently disabled " "Pin ENET1_MDIO has a permanently disabled output enable" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { ENET1_MDIO } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } } { "de2_test_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1756691680190 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1756691680190 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.fit.smsg " "Generated suppressed messages file C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v2/quartus_proj/de2_test_v2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1756691680335 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6294 " "Peak virtual memory: 6294 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1756691680596 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 31 21:54:40 2025 " "Processing ended: Sun Aug 31 21:54:40 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1756691680596 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1756691680596 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1756691680596 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1756691680596 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1756691683213 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1756691683217 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 31 21:54:43 2025 " "Processing started: Sun Aug 31 21:54:43 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1756691683217 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1756691683217 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off de2_test_v2 -c de2_test_v2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off de2_test_v2 -c de2_test_v2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1756691683217 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1756691683376 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1756691685507 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1756691686141 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4693 " "Peak virtual memory: 4693 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1756691686697 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 31 21:54:46 2025 " "Processing ended: Sun Aug 31 21:54:46 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1756691686697 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1756691686697 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1756691686697 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1756691686697 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1756691687476 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1756691688023 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1756691688027 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 31 21:54:47 2025 " "Processing started: Sun Aug 31 21:54:47 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1756691688027 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1756691688027 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta de2_test_v2 -c de2_test_v2 " "Command: quartus_sta de2_test_v2 -c de2_test_v2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1756691688027 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1756691688091 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1756691688182 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1756691688183 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1756691688216 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1756691688216 ""}
{ "Info" "ISTA_SDC_FOUND" "de2_test_v2.SDC " "Reading SDC File: 'de2_test_v2.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1756691688514 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1756691688515 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1756691688516 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1756691688528 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1756691688573 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1756691688584 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1756691688592 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1756691688597 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1756691688598 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1756691688602 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 16.000 " "Worst-case minimum pulse width slack is 16.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756691688603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756691688603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756691688603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756691688603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK_50  " "   16.000               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756691688603 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1756691688603 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1756691688610 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1756691688637 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1756691688913 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1756691688932 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1756691688933 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1756691688938 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1756691688940 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1756691688944 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1756691688945 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 16.000 " "Worst-case minimum pulse width slack is 16.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756691688949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756691688949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756691688949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756691688949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK_50  " "   16.000               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756691688949 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1756691688949 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1756691688954 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1756691688998 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1756691689001 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1756691689007 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1756691689010 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1756691689017 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 16.000 " "Worst-case minimum pulse width slack is 16.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756691689018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756691689018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756691689018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756691689018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK_50  " "   16.000               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756691689018 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1756691689018 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1756691689334 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1756691689334 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4941 " "Peak virtual memory: 4941 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1756691689379 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 31 21:54:49 2025 " "Processing ended: Sun Aug 31 21:54:49 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1756691689379 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1756691689379 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1756691689379 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1756691689379 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 205 s " "Quartus Prime Full Compilation was successful. 0 errors, 205 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1756691690003 ""}
