-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2015.2
-- Copyright (C) 2015 Xilinx Inc. All rights reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity image_filter_Erode_32_32_1080_1920_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_src_rows_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
    p_src_cols_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
    p_src_data_stream_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_0_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_0_V_read : OUT STD_LOGIC;
    p_src_data_stream_1_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_1_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_1_V_read : OUT STD_LOGIC;
    p_src_data_stream_2_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_2_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_2_V_read : OUT STD_LOGIC;
    p_dst_data_stream_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_0_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_0_V_write : OUT STD_LOGIC;
    p_dst_data_stream_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_1_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_1_V_write : OUT STD_LOGIC;
    p_dst_data_stream_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_2_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_2_V_write : OUT STD_LOGIC );
end;


architecture behav of image_filter_Erode_32_32_1080_1920_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_st2_fsm_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_st3_fsm_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_st4_fsm_3 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_st5_fsm_4 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_st6_fsm_5 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_pp0_stg0_fsm_6 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_st17_fsm_7 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv13_5 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000101";
    constant ap_const_lv13_2 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000010";
    constant ap_const_lv13_1FFD : STD_LOGIC_VECTOR (12 downto 0) := "1111111111101";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv13_1FFF : STD_LOGIC_VECTOR (12 downto 0) := "1111111111111";
    constant ap_const_lv11_7FF : STD_LOGIC_VECTOR (10 downto 0) := "11111111111";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv12_4 : STD_LOGIC_VECTOR (11 downto 0) := "000000000100";
    constant ap_const_lv13_1FFC : STD_LOGIC_VECTOR (12 downto 0) := "1111111111100";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv13_1FFB : STD_LOGIC_VECTOR (12 downto 0) := "1111111111011";
    constant ap_const_lv13_1FFA : STD_LOGIC_VECTOR (12 downto 0) := "1111111111010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_sig_cseq_ST_st1_fsm_0 : STD_LOGIC;
    signal ap_sig_bdd_27 : BOOLEAN;
    signal p_029_0_i_i_reg_632 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_sig_bdd_67 : BOOLEAN;
    signal rows_assign_cast_fu_643_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal rows_assign_cast_reg_2689 : STD_LOGIC_VECTOR (12 downto 0);
    signal cols_assign_cast_fu_647_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal cols_assign_cast_reg_2698 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_3_fu_651_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_sig_cseq_ST_st2_fsm_1 : STD_LOGIC;
    signal ap_sig_bdd_81 : BOOLEAN;
    signal tmp_6_fu_663_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_sig_cseq_ST_st3_fsm_2 : STD_LOGIC;
    signal ap_sig_bdd_90 : BOOLEAN;
    signal tmp_10_fu_675_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_sig_cseq_ST_st4_fsm_3 : STD_LOGIC;
    signal ap_sig_bdd_99 : BOOLEAN;
    signal heightloop_fu_687_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal heightloop_reg_3002 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_11_fu_681_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal widthloop_fu_692_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal widthloop_reg_3007 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_12_fu_697_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_12_reg_3012 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_neg313_i_i_cast_fu_705_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_neg313_i_i_cast_reg_3019 : STD_LOGIC_VECTOR (1 downto 0);
    signal ref_fu_711_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ref_reg_3031 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_50_fu_719_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_50_reg_3038 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_43_1_fu_725_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_43_1_reg_3043 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_93_fu_730_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_93_reg_3048 : STD_LOGIC_VECTOR (1 downto 0);
    signal i_V_fu_743_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal i_V_reg_3058 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_sig_cseq_ST_st5_fsm_4 : STD_LOGIC;
    signal ap_sig_bdd_129 : BOOLEAN;
    signal tmp_17_fu_749_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_reg_3063 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_fu_738_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ImagLoc_y_fu_755_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ImagLoc_y_reg_3068 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_fu_771_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_reg_3075 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_95_reg_3080 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_69_2_fu_785_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_69_2_reg_3084 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_i_2_1_fu_815_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_i_2_1_reg_3089 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_98_reg_3094 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_99_fu_829_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_99_reg_3099 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_cond_i_i_i_2_2_fu_858_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_i_2_2_reg_3104 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_102_reg_3109 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_103_fu_872_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_103_reg_3114 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_96_fu_908_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_96_reg_3119 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_sig_cseq_ST_st6_fsm_5 : STD_LOGIC;
    signal ap_sig_bdd_164 : BOOLEAN;
    signal locy_2_1_t_fu_928_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal locy_2_1_t_reg_3125 : STD_LOGIC_VECTOR (1 downto 0);
    signal locy_2_2_t_fu_946_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal locy_2_2_t_reg_3131 : STD_LOGIC_VECTOR (1 downto 0);
    signal locy_fu_963_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal locy_reg_3137 : STD_LOGIC_VECTOR (1 downto 0);
    signal locy_0_1_t_fu_969_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal locy_0_1_t_reg_3142 : STD_LOGIC_VECTOR (1 downto 0);
    signal locy_0_2_t_fu_975_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal locy_0_2_t_reg_3147 : STD_LOGIC_VECTOR (1 downto 0);
    signal brmerge3_fu_981_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge3_reg_3152 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_fu_991_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_reg_3156 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_pp0_stg0_fsm_6 : STD_LOGIC;
    signal ap_sig_bdd_185 : BOOLEAN;
    signal ap_reg_ppiten_pp0_it0 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it1 : STD_LOGIC := '0';
    signal ap_reg_ppstg_tmp_19_reg_3156_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i335_i_i_reg_3186 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_bdd_210 : BOOLEAN;
    signal ap_reg_ppiten_pp0_it2 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it3 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it4 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it5 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it6 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it7 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it8 : STD_LOGIC := '0';
    signal or_cond307_i_i_reg_3165 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond307_i_i_reg_3165_pp0_it8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_bdd_238 : BOOLEAN;
    signal ap_reg_ppiten_pp0_it9 : STD_LOGIC := '0';
    signal ap_reg_ppstg_tmp_19_reg_3156_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_19_reg_3156_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_19_reg_3156_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_19_reg_3156_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_V_fu_996_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_cond307_i_i_fu_1018_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond307_i_i_reg_3165_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond307_i_i_reg_3165_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond307_i_i_reg_3165_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond307_i_i_reg_3165_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond307_i_i_reg_3165_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond307_i_i_reg_3165_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond307_i_i_reg_3165_pp0_it7 : STD_LOGIC_VECTOR (0 downto 0);
    signal ImagLoc_x_fu_1023_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ImagLoc_x_reg_3169 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_106_fu_1029_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_106_reg_3174 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_tmp_106_reg_3174_pp0_it1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_107_fu_1033_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_107_reg_3181 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_cond_i335_i_i_fu_1056_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_109_fu_1062_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_109_reg_3192 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_109_reg_3192_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_109_reg_3192_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_fu_1070_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_reg_3207 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_brmerge_reg_3207_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_brmerge_reg_3207_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_54_fu_1076_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_54_reg_3211 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_54_reg_3211_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge1_fu_1081_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge1_reg_3215 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_brmerge1_reg_3215_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_brmerge1_reg_3215_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_67_1_fu_1087_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_67_1_reg_3219 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_67_1_reg_3219_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_assign_1_t_fu_1092_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_assign_1_t_reg_3223 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_col_assign_1_t_reg_3223_pp0_it1 : STD_LOGIC_VECTOR (1 downto 0);
    signal brmerge2_fu_1097_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge2_reg_3227 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_brmerge2_reg_3227_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_brmerge2_reg_3227_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_67_2_fu_1103_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_67_2_reg_3231 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_67_2_reg_3231_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_assign_29_t_fu_1108_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_assign_29_t_reg_3235 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_col_assign_29_t_reg_3235_pp0_it1 : STD_LOGIC_VECTOR (1 downto 0);
    signal k_buf_0_val_0_addr_reg_3239 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_1_addr_reg_3245 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_2_addr_reg_3251 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_110_fu_1132_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_110_reg_3257 : STD_LOGIC_VECTOR (1 downto 0);
    signal x_1_fu_1142_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal x_1_reg_3262 : STD_LOGIC_VECTOR (12 downto 0);
    signal k_buf_0_val_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_0_0_8_reg_3301 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_1_0_8_reg_3310 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_2_0_reg_3319 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_assign_3_0_t_fu_1163_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_assign_3_0_t_reg_3328 : STD_LOGIC_VECTOR (1 downto 0);
    signal k_buf_1_val_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_0_0_7_reg_3338 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_1_0_8_reg_3347 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_2_0_reg_3356 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_112_reg_3365 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_assign_3_1_t1_fu_1344_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_assign_3_1_t1_reg_3371 : STD_LOGIC_VECTOR (1 downto 0);
    signal k_buf_2_val_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_0_0_7_reg_3378 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_1_0_8_reg_3387 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_2_0_reg_3396 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_115_reg_3405 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_assign_3_2_t1_fu_1531_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_assign_3_2_t1_reg_3411 : STD_LOGIC_VECTOR (1 downto 0);
    signal src_kernel_win_0_val_0_1_2_reg_3418 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_3418_pp0_it4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_3418_pp0_it5 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_3418_pp0_it6 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_1_1_2_reg_3425 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_src_kernel_win_0_val_1_1_2_reg_3425_pp0_it4 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_0_1_2_reg_3432 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_src_kernel_win_1_val_0_1_2_reg_3432_pp0_it4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_src_kernel_win_1_val_0_1_2_reg_3432_pp0_it5 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_src_kernel_win_1_val_0_1_2_reg_3432_pp0_it6 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_1_1_2_reg_3439 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_src_kernel_win_2_val_1_1_2_reg_3439_pp0_it4 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_1_1_2_reg_3446 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_src_kernel_win_1_val_1_1_2_reg_3446_pp0_it4 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_0_1_2_reg_3453 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_src_kernel_win_2_val_0_1_2_reg_3453_pp0_it4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_src_kernel_win_2_val_0_1_2_reg_3453_pp0_it5 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_src_kernel_win_2_val_0_1_2_reg_3453_pp0_it6 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_0_i_i_i_061_i_i_1_0_0_1_fu_1898_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_0_i_i_i_061_i_i_1_0_0_1_reg_3460 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_0_i_i_i_061_i_i_1_1_0_1_fu_2093_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_0_i_i_i_061_i_i_1_1_0_1_reg_3466 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_0_i_i_i_061_i_i_1_2_0_1_fu_2288_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_0_i_i_i_061_i_i_1_2_0_1_reg_3472 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_0_1_lo_reg_3478 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_reg_3478_pp0_it5 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_reg_3478_pp0_it6 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_reg_3478_pp0_it7 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_1_1_lo_reg_3484 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_reg_3484_pp0_it5 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_1_2_lo_reg_3490 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_0_i_i_i_061_i_i_1_0_0_2_fu_2328_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_0_i_i_i_061_i_i_1_0_0_2_reg_3495 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_118_0_1_fu_2335_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_118_0_1_reg_3500 : STD_LOGIC_VECTOR (0 downto 0);
    signal src_kernel_win_1_val_0_1_lo_reg_3505 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_src_kernel_win_1_val_0_1_lo_reg_3505_pp0_it5 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_src_kernel_win_1_val_0_1_lo_reg_3505_pp0_it6 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_src_kernel_win_1_val_0_1_lo_reg_3505_pp0_it7 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_1_1_lo_reg_3511 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_src_kernel_win_1_val_1_1_lo_reg_3511_pp0_it5 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_1_2_lo_reg_3517 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_0_i_i_i_061_i_i_1_1_0_2_fu_2358_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_0_i_i_i_061_i_i_1_1_0_2_reg_3522 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_118_1_1_fu_2365_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_118_1_1_reg_3527 : STD_LOGIC_VECTOR (0 downto 0);
    signal src_kernel_win_2_val_1_2_lo_reg_3532 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_1_1_lo_reg_3537 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_src_kernel_win_2_val_1_1_lo_reg_3537_pp0_it5 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_0_1_lo_reg_3543 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_src_kernel_win_2_val_0_1_lo_reg_3543_pp0_it5 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_src_kernel_win_2_val_0_1_lo_reg_3543_pp0_it6 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_src_kernel_win_2_val_0_1_lo_reg_3543_pp0_it7 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_0_i_i_i_061_i_i_1_2_0_2_fu_2388_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_0_i_i_i_061_i_i_1_2_0_2_reg_3549 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_118_2_1_fu_2395_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_118_2_1_reg_3554 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_061_i_i_1_0_1_1_fu_2423_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_0_i_i_i_061_i_i_1_0_1_1_reg_3559 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_0_i_i_i_061_i_i_1_1_1_1_fu_2440_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_0_i_i_i_061_i_i_1_1_1_1_reg_3565 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_0_i_i_i_061_i_i_1_2_1_1_fu_2457_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_0_i_i_i_061_i_i_1_2_1_1_reg_3571 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_0_2_lo_reg_3577 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_0_i_i_i_061_i_i_1_0_1_2_fu_2471_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_0_i_i_i_061_i_i_1_0_1_2_reg_3582 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_118_0_2_fu_2477_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_118_0_2_reg_3587 : STD_LOGIC_VECTOR (0 downto 0);
    signal src_kernel_win_1_val_0_2_lo_reg_3592 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_0_i_i_i_061_i_i_1_1_1_2_fu_2490_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_0_i_i_i_061_i_i_1_1_1_2_reg_3597 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_118_1_2_fu_2496_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_118_1_2_reg_3602 : STD_LOGIC_VECTOR (0 downto 0);
    signal src_kernel_win_2_val_0_2_lo_reg_3607 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_0_i_i_i_061_i_i_1_2_1_2_fu_2509_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_0_i_i_i_061_i_i_1_2_1_2_reg_3612 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_118_2_2_fu_2515_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_118_2_2_reg_3617 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_061_i_i_1_0_2_1_fu_2543_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_0_i_i_i_061_i_i_1_0_2_1_reg_3622 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_0_i_i_i_061_i_i_1_1_2_1_fu_2560_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_0_i_i_i_061_i_i_1_1_2_1_reg_3628 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_0_i_i_i_061_i_i_1_2_2_1_fu_2577_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_0_i_i_i_061_i_i_1_2_2_1_reg_3634 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_47_fu_2588_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_47_reg_3640 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_58_fu_2598_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_58_reg_3645 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_60_fu_2608_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_60_reg_3650 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_0_ce0 : STD_LOGIC;
    signal k_buf_0_val_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_0_ce1 : STD_LOGIC;
    signal k_buf_0_val_0_we1 : STD_LOGIC;
    signal k_buf_0_val_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_1_ce0 : STD_LOGIC;
    signal k_buf_0_val_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_1_ce1 : STD_LOGIC;
    signal k_buf_0_val_1_we1 : STD_LOGIC;
    signal k_buf_0_val_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_2_ce0 : STD_LOGIC;
    signal k_buf_0_val_2_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_2_ce1 : STD_LOGIC;
    signal k_buf_0_val_2_we1 : STD_LOGIC;
    signal k_buf_0_val_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_0_ce0 : STD_LOGIC;
    signal k_buf_1_val_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_0_ce1 : STD_LOGIC;
    signal k_buf_1_val_0_we1 : STD_LOGIC;
    signal k_buf_1_val_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_1_ce0 : STD_LOGIC;
    signal k_buf_1_val_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_1_ce1 : STD_LOGIC;
    signal k_buf_1_val_1_we1 : STD_LOGIC;
    signal k_buf_1_val_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_2_ce0 : STD_LOGIC;
    signal k_buf_1_val_2_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_2_ce1 : STD_LOGIC;
    signal k_buf_1_val_2_we1 : STD_LOGIC;
    signal k_buf_1_val_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_0_ce0 : STD_LOGIC;
    signal k_buf_2_val_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_0_ce1 : STD_LOGIC;
    signal k_buf_2_val_0_we1 : STD_LOGIC;
    signal k_buf_2_val_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_1_ce0 : STD_LOGIC;
    signal k_buf_2_val_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_1_ce1 : STD_LOGIC;
    signal k_buf_2_val_1_we1 : STD_LOGIC;
    signal k_buf_2_val_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_2_ce0 : STD_LOGIC;
    signal k_buf_2_val_2_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_2_ce1 : STD_LOGIC;
    signal k_buf_2_val_2_we1 : STD_LOGIC;
    signal k_buf_2_val_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_2_reg_588 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_4_fu_657_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_599 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_7_fu_669_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_reg_610 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_016_0_i_i_reg_621 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_sig_cseq_ST_st17_fsm_7 : STD_LOGIC;
    signal ap_sig_bdd_665 : BOOLEAN;
    signal tmp_51_fu_1125_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_59_1_fu_1148_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_102_1_fu_1364_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal k_buf_1_val_1_addr_1_gep_fu_530_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_102_2_fu_1551_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal k_buf_2_val_1_addr_1_gep_fu_570_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal right_border_buf_0_val_0_0_fu_154 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_assign_fu_1167_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal right_border_buf_0_val_0_1_fu_158 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_0_2_fu_162 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_val_0_0_fu_166 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_val_0_1_fu_170 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_val_0_2_fu_174 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_val_0_0_fu_178 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_val_0_1_fu_182 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_val_0_2_fu_186 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_0_1_fu_202 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_0_0_fu_1730_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_0_0_5_fu_1805_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_val_load_0_0_mux_fu_1781_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_0_2_fu_206 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_2_2_fu_210 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_1_1_fu_214 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_1_0_fu_1738_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_1_0_5_fu_1816_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_val_load_0_1_mux_fu_1775_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_1_2_fu_218 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_2_1_fu_222 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_2_0_2_fu_2117_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_67_fu_2231_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_val_load_2_2_mux_fu_2152_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_2_1_fu_226 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_2_0_3_fu_1746_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_2_0_4_fu_1836_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_val_load_0_2_mux_fu_1769_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_2_2_fu_230 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_1_2_fu_234 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_0_1_fu_238 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_0_0_fu_1906_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_val_1_0_0_7_fu_2003_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_val_load_1_0_mux_fu_1957_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_0_2_fu_242 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_1_1_fu_246 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_1_0_6_fu_2109_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_1_0_fu_2205_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_val_load_2_1_mux_fu_2146_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_1_1_fu_250 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_1_0_6_fu_1914_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_1_0_fu_2010_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_val_load_1_1_mux_fu_1951_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_1_2_fu_254 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_0_2_fu_258 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_2_1_fu_262 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_2_0_2_fu_1922_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_65_fu_2036_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_val_load_1_2_mux_fu_1945_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_2_2_fu_266 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_0_1_fu_270 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_0_0_fu_2101_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_val_2_0_0_7_fu_2198_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_val_load_2_0_mux_fu_2140_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_1_0_9_fu_274 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_1_0_14_fu_1248_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_1_0_10_fu_278 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_1_0_8_fu_1240_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_1_0_11_fu_282 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_1_0_6_fu_1224_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_10_fu_286 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_15_fu_1288_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_12_fu_290 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_3_fu_1280_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_13_fu_294 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_1_fu_1264_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_1_0_9_fu_298 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_1_0_14_fu_1438_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_1_0_10_fu_302 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_1_0_8_fu_1430_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_1_0_11_fu_306 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_1_0_6_fu_1414_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_0_0_10_fu_310 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_0_0_15_fu_1478_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_0_0_12_fu_314 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_0_0_3_fu_1470_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_0_0_13_fu_318 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_0_0_1_fu_1454_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_1_0_9_fu_322 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_1_0_14_fu_1625_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_1_0_10_fu_326 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_1_0_8_fu_1617_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_1_0_11_fu_330 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_1_0_6_fu_1601_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_0_0_10_fu_334 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_0_0_15_fu_1665_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_0_0_12_fu_338 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_0_0_3_fu_1657_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_0_0_13_fu_342 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_0_0_1_fu_1641_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_fu_702_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_92_fu_716_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_13_cast_fu_734_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_94_fu_761_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal y_1_2_fu_790_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_97_fu_796_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_69_2_1_fu_810_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev_fu_804_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_1_2_1_fu_833_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_101_fu_839_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_69_2_2_fu_853_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev2_fu_847_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_61_2_fu_881_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_i_i_2_fu_890_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal t_2_fu_897_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal locy_2_fu_902_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_s_fu_912_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_100_fu_924_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_59_fu_918_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_61_fu_934_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_62_fu_940_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_63_fu_952_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_104_fu_959_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_49_fu_876_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_2_fu_885_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_cast_fu_987_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_105_fu_1002_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp2_fu_1012_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_108_fu_1037_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_fu_1051_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev3_fu_1045_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_1_cast_fu_1113_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal x_fu_1119_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_assign_1_1_fu_1136_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sel_tmp_fu_1204_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp22_fu_1218_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_buf_0_val_1_0_fu_1210_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_1_0_7_fu_1232_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_9_fu_1256_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_2_fu_1272_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_113_fu_1341_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal x_1_cast_fu_1326_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal col_assign_4_1_0_t_fu_1390_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal sel_tmp24_fu_1394_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp25_fu_1408_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_buf_1_val_1_0_fu_1400_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_1_0_7_fu_1422_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_0_0_9_fu_1446_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_0_0_2_fu_1462_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_116_fu_1528_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_assign_4_2_0_t_fu_1577_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal sel_tmp26_fu_1581_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp27_fu_1595_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_buf_2_val_1_0_fu_1587_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_1_0_7_fu_1609_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_0_0_9_fu_1633_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_0_0_2_fu_1649_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_0_0_fu_1730_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_0_0_fu_1730_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_0_0_fu_1730_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_0_0_fu_1730_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal src_kernel_win_0_val_1_0_fu_1738_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_1_0_fu_1738_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_1_0_fu_1738_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_1_0_fu_1738_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal src_kernel_win_0_val_2_0_3_fu_1746_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_2_0_3_fu_1746_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_2_0_3_fu_1746_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_2_0_3_fu_1746_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal src_kernel_win_0_val_0_0_5_fu_1805_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_0_0_5_fu_1805_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_0_0_5_fu_1805_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_0_0_5_fu_1805_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal src_kernel_win_0_val_1_0_5_fu_1816_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_1_0_5_fu_1816_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_1_0_5_fu_1816_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_1_0_5_fu_1816_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal src_kernel_win_0_val_2_0_4_fu_1836_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_2_0_4_fu_1836_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_2_0_4_fu_1836_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_2_0_4_fu_1836_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_118_0_0_1_fu_1892_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal src_kernel_win_1_val_0_0_fu_1906_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_0_0_fu_1906_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_0_0_fu_1906_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_0_0_fu_1906_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal src_kernel_win_1_val_1_0_6_fu_1914_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_1_0_6_fu_1914_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_1_0_6_fu_1914_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_1_0_6_fu_1914_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal src_kernel_win_1_val_2_0_2_fu_1922_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_2_0_2_fu_1922_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_2_0_2_fu_1922_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_2_0_2_fu_1922_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal src_kernel_win_1_val_0_0_4_fu_1981_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_0_0_4_fu_1981_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_0_0_4_fu_1981_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_0_0_4_fu_1981_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_64_fu_1992_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_64_fu_1992_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_64_fu_1992_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_64_fu_1992_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal src_kernel_win_1_val_0_0_4_fu_1981_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_64_fu_1992_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_65_fu_2036_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_65_fu_2036_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_65_fu_2036_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_65_fu_2036_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_118_1_0_1_fu_2087_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal src_kernel_win_2_val_0_0_fu_2101_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_0_0_fu_2101_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_0_0_fu_2101_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_0_0_fu_2101_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal src_kernel_win_2_val_1_0_6_fu_2109_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_1_0_6_fu_2109_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_1_0_6_fu_2109_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_1_0_6_fu_2109_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal src_kernel_win_2_val_2_0_2_fu_2117_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_2_0_2_fu_2117_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_2_0_2_fu_2117_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_2_0_2_fu_2117_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal src_kernel_win_2_val_0_0_4_fu_2176_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_0_0_4_fu_2176_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_0_0_4_fu_2176_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_0_0_4_fu_2176_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_66_fu_2187_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_66_fu_2187_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_66_fu_2187_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_66_fu_2187_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal src_kernel_win_2_val_0_0_4_fu_2176_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_66_fu_2187_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_67_fu_2231_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_67_fu_2231_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_67_fu_2231_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_67_fu_2231_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_118_2_0_1_fu_2282_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_118_0_0_2_fu_2323_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_118_1_0_2_fu_2353_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_118_2_0_2_fu_2383_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_061_i_i_1_0_1_fu_2413_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_118_0_1_1_fu_2418_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_061_i_i_1_1_1_fu_2430_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_118_1_1_1_fu_2435_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_061_i_i_1_2_1_fu_2447_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_118_2_1_1_fu_2452_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_118_0_1_2_fu_2467_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_118_1_1_2_fu_2486_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_118_2_1_2_fu_2505_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_061_i_i_1_0_2_fu_2533_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_118_0_2_1_fu_2538_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_061_i_i_1_1_2_fu_2550_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_118_1_2_1_fu_2555_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_061_i_i_1_2_2_fu_2567_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_118_2_2_1_fu_2572_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_118_0_2_2_fu_2584_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_118_1_2_2_fu_2594_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_118_2_2_2_fu_2604_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_bdd_676 : BOOLEAN;
    signal ap_sig_bdd_1987 : BOOLEAN;
    signal ap_sig_bdd_1990 : BOOLEAN;
    signal ap_sig_bdd_1992 : BOOLEAN;
    signal ap_sig_bdd_1994 : BOOLEAN;
    signal ap_sig_bdd_821 : BOOLEAN;
    signal ap_sig_bdd_1997 : BOOLEAN;
    signal ap_sig_bdd_1999 : BOOLEAN;
    signal ap_sig_bdd_2001 : BOOLEAN;
    signal ap_sig_bdd_2003 : BOOLEAN;
    signal ap_sig_bdd_2005 : BOOLEAN;
    signal ap_sig_bdd_2007 : BOOLEAN;
    signal ap_sig_bdd_2009 : BOOLEAN;
    signal ap_sig_bdd_2011 : BOOLEAN;

    component image_filter_mux_3to1_sel2_8_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (7 downto 0);
        din4 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component image_filter_Filter2D_k_buf_0_val_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    k_buf_0_val_0_U : component image_filter_Filter2D_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_0_address0,
        ce0 => k_buf_0_val_0_ce0,
        q0 => k_buf_0_val_0_q0,
        address1 => k_buf_0_val_0_address1,
        ce1 => k_buf_0_val_0_ce1,
        we1 => k_buf_0_val_0_we1,
        d1 => k_buf_0_val_0_d1);

    k_buf_0_val_1_U : component image_filter_Filter2D_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_1_address0,
        ce0 => k_buf_0_val_1_ce0,
        q0 => k_buf_0_val_1_q0,
        address1 => k_buf_0_val_1_address1,
        ce1 => k_buf_0_val_1_ce1,
        we1 => k_buf_0_val_1_we1,
        d1 => k_buf_0_val_1_d1);

    k_buf_0_val_2_U : component image_filter_Filter2D_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_2_address0,
        ce0 => k_buf_0_val_2_ce0,
        q0 => k_buf_0_val_2_q0,
        address1 => k_buf_0_val_2_address1,
        ce1 => k_buf_0_val_2_ce1,
        we1 => k_buf_0_val_2_we1,
        d1 => k_buf_0_val_2_d1);

    k_buf_1_val_0_U : component image_filter_Filter2D_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_0_address0,
        ce0 => k_buf_1_val_0_ce0,
        q0 => k_buf_1_val_0_q0,
        address1 => k_buf_1_val_0_address1,
        ce1 => k_buf_1_val_0_ce1,
        we1 => k_buf_1_val_0_we1,
        d1 => k_buf_1_val_0_d1);

    k_buf_1_val_1_U : component image_filter_Filter2D_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_1_address0,
        ce0 => k_buf_1_val_1_ce0,
        q0 => k_buf_1_val_1_q0,
        address1 => k_buf_1_val_1_address1,
        ce1 => k_buf_1_val_1_ce1,
        we1 => k_buf_1_val_1_we1,
        d1 => k_buf_1_val_1_d1);

    k_buf_1_val_2_U : component image_filter_Filter2D_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_2_address0,
        ce0 => k_buf_1_val_2_ce0,
        q0 => k_buf_1_val_2_q0,
        address1 => k_buf_1_val_2_address1,
        ce1 => k_buf_1_val_2_ce1,
        we1 => k_buf_1_val_2_we1,
        d1 => k_buf_1_val_2_d1);

    k_buf_2_val_0_U : component image_filter_Filter2D_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_0_address0,
        ce0 => k_buf_2_val_0_ce0,
        q0 => k_buf_2_val_0_q0,
        address1 => k_buf_2_val_0_address1,
        ce1 => k_buf_2_val_0_ce1,
        we1 => k_buf_2_val_0_we1,
        d1 => k_buf_2_val_0_d1);

    k_buf_2_val_1_U : component image_filter_Filter2D_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_1_address0,
        ce0 => k_buf_2_val_1_ce0,
        q0 => k_buf_2_val_1_q0,
        address1 => k_buf_2_val_1_address1,
        ce1 => k_buf_2_val_1_ce1,
        we1 => k_buf_2_val_1_we1,
        d1 => k_buf_2_val_1_d1);

    k_buf_2_val_2_U : component image_filter_Filter2D_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_2_address0,
        ce0 => k_buf_2_val_2_ce0,
        q0 => k_buf_2_val_2_q0,
        address1 => k_buf_2_val_2_address1,
        ce1 => k_buf_2_val_2_ce1,
        we1 => k_buf_2_val_2_we1,
        d1 => k_buf_2_val_2_d1);

    image_filter_mux_3to1_sel2_8_1_U78 : component image_filter_mux_3to1_sel2_8_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din1 => src_kernel_win_0_val_0_0_fu_1730_p1,
        din2 => src_kernel_win_0_val_0_0_fu_1730_p2,
        din3 => src_kernel_win_0_val_0_0_fu_1730_p3,
        din4 => src_kernel_win_0_val_0_0_fu_1730_p4,
        dout => src_kernel_win_0_val_0_0_fu_1730_p5);

    image_filter_mux_3to1_sel2_8_1_U79 : component image_filter_mux_3to1_sel2_8_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din1 => src_kernel_win_0_val_1_0_fu_1738_p1,
        din2 => src_kernel_win_0_val_1_0_fu_1738_p2,
        din3 => src_kernel_win_0_val_1_0_fu_1738_p3,
        din4 => src_kernel_win_0_val_1_0_fu_1738_p4,
        dout => src_kernel_win_0_val_1_0_fu_1738_p5);

    image_filter_mux_3to1_sel2_8_1_U80 : component image_filter_mux_3to1_sel2_8_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din1 => src_kernel_win_0_val_2_0_3_fu_1746_p1,
        din2 => src_kernel_win_0_val_2_0_3_fu_1746_p2,
        din3 => src_kernel_win_0_val_2_0_3_fu_1746_p3,
        din4 => src_kernel_win_0_val_2_0_3_fu_1746_p4,
        dout => src_kernel_win_0_val_2_0_3_fu_1746_p5);

    image_filter_mux_3to1_sel2_8_1_U81 : component image_filter_mux_3to1_sel2_8_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din1 => src_kernel_win_0_val_0_0_5_fu_1805_p1,
        din2 => src_kernel_win_0_val_0_0_5_fu_1805_p2,
        din3 => src_kernel_win_0_val_0_0_5_fu_1805_p3,
        din4 => src_kernel_win_0_val_0_0_5_fu_1805_p4,
        dout => src_kernel_win_0_val_0_0_5_fu_1805_p5);

    image_filter_mux_3to1_sel2_8_1_U82 : component image_filter_mux_3to1_sel2_8_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din1 => src_kernel_win_0_val_1_0_5_fu_1816_p1,
        din2 => src_kernel_win_0_val_1_0_5_fu_1816_p2,
        din3 => src_kernel_win_0_val_1_0_5_fu_1816_p3,
        din4 => src_kernel_win_0_val_1_0_5_fu_1816_p4,
        dout => src_kernel_win_0_val_1_0_5_fu_1816_p5);

    image_filter_mux_3to1_sel2_8_1_U83 : component image_filter_mux_3to1_sel2_8_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din1 => src_kernel_win_0_val_2_0_4_fu_1836_p1,
        din2 => src_kernel_win_0_val_2_0_4_fu_1836_p2,
        din3 => src_kernel_win_0_val_2_0_4_fu_1836_p3,
        din4 => src_kernel_win_0_val_2_0_4_fu_1836_p4,
        dout => src_kernel_win_0_val_2_0_4_fu_1836_p5);

    image_filter_mux_3to1_sel2_8_1_U84 : component image_filter_mux_3to1_sel2_8_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din1 => src_kernel_win_1_val_0_0_fu_1906_p1,
        din2 => src_kernel_win_1_val_0_0_fu_1906_p2,
        din3 => src_kernel_win_1_val_0_0_fu_1906_p3,
        din4 => src_kernel_win_1_val_0_0_fu_1906_p4,
        dout => src_kernel_win_1_val_0_0_fu_1906_p5);

    image_filter_mux_3to1_sel2_8_1_U85 : component image_filter_mux_3to1_sel2_8_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din1 => src_kernel_win_1_val_1_0_6_fu_1914_p1,
        din2 => src_kernel_win_1_val_1_0_6_fu_1914_p2,
        din3 => src_kernel_win_1_val_1_0_6_fu_1914_p3,
        din4 => src_kernel_win_1_val_1_0_6_fu_1914_p4,
        dout => src_kernel_win_1_val_1_0_6_fu_1914_p5);

    image_filter_mux_3to1_sel2_8_1_U86 : component image_filter_mux_3to1_sel2_8_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din1 => src_kernel_win_1_val_2_0_2_fu_1922_p1,
        din2 => src_kernel_win_1_val_2_0_2_fu_1922_p2,
        din3 => src_kernel_win_1_val_2_0_2_fu_1922_p3,
        din4 => src_kernel_win_1_val_2_0_2_fu_1922_p4,
        dout => src_kernel_win_1_val_2_0_2_fu_1922_p5);

    image_filter_mux_3to1_sel2_8_1_U87 : component image_filter_mux_3to1_sel2_8_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din1 => src_kernel_win_1_val_0_0_4_fu_1981_p1,
        din2 => src_kernel_win_1_val_0_0_4_fu_1981_p2,
        din3 => src_kernel_win_1_val_0_0_4_fu_1981_p3,
        din4 => src_kernel_win_1_val_0_0_4_fu_1981_p4,
        dout => src_kernel_win_1_val_0_0_4_fu_1981_p5);

    image_filter_mux_3to1_sel2_8_1_U88 : component image_filter_mux_3to1_sel2_8_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din1 => tmp_64_fu_1992_p1,
        din2 => tmp_64_fu_1992_p2,
        din3 => tmp_64_fu_1992_p3,
        din4 => tmp_64_fu_1992_p4,
        dout => tmp_64_fu_1992_p5);

    image_filter_mux_3to1_sel2_8_1_U89 : component image_filter_mux_3to1_sel2_8_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din1 => tmp_65_fu_2036_p1,
        din2 => tmp_65_fu_2036_p2,
        din3 => tmp_65_fu_2036_p3,
        din4 => tmp_65_fu_2036_p4,
        dout => tmp_65_fu_2036_p5);

    image_filter_mux_3to1_sel2_8_1_U90 : component image_filter_mux_3to1_sel2_8_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din1 => src_kernel_win_2_val_0_0_fu_2101_p1,
        din2 => src_kernel_win_2_val_0_0_fu_2101_p2,
        din3 => src_kernel_win_2_val_0_0_fu_2101_p3,
        din4 => src_kernel_win_2_val_0_0_fu_2101_p4,
        dout => src_kernel_win_2_val_0_0_fu_2101_p5);

    image_filter_mux_3to1_sel2_8_1_U91 : component image_filter_mux_3to1_sel2_8_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din1 => src_kernel_win_2_val_1_0_6_fu_2109_p1,
        din2 => src_kernel_win_2_val_1_0_6_fu_2109_p2,
        din3 => src_kernel_win_2_val_1_0_6_fu_2109_p3,
        din4 => src_kernel_win_2_val_1_0_6_fu_2109_p4,
        dout => src_kernel_win_2_val_1_0_6_fu_2109_p5);

    image_filter_mux_3to1_sel2_8_1_U92 : component image_filter_mux_3to1_sel2_8_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din1 => src_kernel_win_2_val_2_0_2_fu_2117_p1,
        din2 => src_kernel_win_2_val_2_0_2_fu_2117_p2,
        din3 => src_kernel_win_2_val_2_0_2_fu_2117_p3,
        din4 => src_kernel_win_2_val_2_0_2_fu_2117_p4,
        dout => src_kernel_win_2_val_2_0_2_fu_2117_p5);

    image_filter_mux_3to1_sel2_8_1_U93 : component image_filter_mux_3to1_sel2_8_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din1 => src_kernel_win_2_val_0_0_4_fu_2176_p1,
        din2 => src_kernel_win_2_val_0_0_4_fu_2176_p2,
        din3 => src_kernel_win_2_val_0_0_4_fu_2176_p3,
        din4 => src_kernel_win_2_val_0_0_4_fu_2176_p4,
        dout => src_kernel_win_2_val_0_0_4_fu_2176_p5);

    image_filter_mux_3to1_sel2_8_1_U94 : component image_filter_mux_3to1_sel2_8_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din1 => tmp_66_fu_2187_p1,
        din2 => tmp_66_fu_2187_p2,
        din3 => tmp_66_fu_2187_p3,
        din4 => tmp_66_fu_2187_p4,
        dout => tmp_66_fu_2187_p5);

    image_filter_mux_3to1_sel2_8_1_U95 : component image_filter_mux_3to1_sel2_8_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din1 => tmp_67_fu_2231_p1,
        din2 => tmp_67_fu_2231_p2,
        din3 => tmp_67_fu_2231_p3,
        din4 => tmp_67_fu_2231_p4,
        dout => tmp_67_fu_2231_p5);





    -- the current state (ap_CS_fsm) of the state machine. --
    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_st1_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    -- ap_done_reg assign process. --
    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_continue)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and (ap_const_lv1_0 = tmp_14_fu_738_p2))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it0 assign process. --
    ap_reg_ppiten_pp0_it0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_6) and not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))) and (ap_const_lv1_0 = tmp_19_fu_991_p2))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it1 assign process. --
    ap_reg_ppiten_pp0_it1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_6) and not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
                elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
                    ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it2 assign process. --
    ap_reg_ppiten_pp0_it2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9))))) then 
                    ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it3 assign process. --
    ap_reg_ppiten_pp0_it3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9))))) then 
                    ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it4 assign process. --
    ap_reg_ppiten_pp0_it4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9))))) then
                    if (not((ap_const_logic_1 = ap_reg_ppiten_pp0_it2))) then 
                        ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
                    elsif ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) then 
                        ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it5 assign process. --
    ap_reg_ppiten_pp0_it5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9))))) then 
                    ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it6 assign process. --
    ap_reg_ppiten_pp0_it6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9))))) then 
                    ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it7 assign process. --
    ap_reg_ppiten_pp0_it7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9))))) then 
                    ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it8 assign process. --
    ap_reg_ppiten_pp0_it8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9))))) then 
                    ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it9 assign process. --
    ap_reg_ppiten_pp0_it9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9))))) then 
                    ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
                elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
                    ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- p_016_0_i_i_reg_621 assign process. --
    p_016_0_i_i_reg_621_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st17_fsm_7)) then 
                p_016_0_i_i_reg_621 <= i_V_reg_3058;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and not((tmp_11_fu_681_p2 = ap_const_lv1_0)))) then 
                p_016_0_i_i_reg_621 <= ap_const_lv12_0;
            end if; 
        end if;
    end process;

    -- p_029_0_i_i_reg_632 assign process. --
    p_029_0_i_i_reg_632_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_6) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))) and not((ap_const_lv1_0 = tmp_19_fu_991_p2)))) then 
                p_029_0_i_i_reg_632 <= j_V_fu_996_p2;
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
                p_029_0_i_i_reg_632 <= ap_const_lv12_0;
            end if; 
        end if;
    end process;

    -- src_kernel_win_0_val_0_1_fu_202 assign process. --
    src_kernel_win_0_val_0_1_fu_202_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_bdd_821) then
                if (ap_sig_bdd_1994) then 
                    src_kernel_win_0_val_0_1_fu_202 <= src_kernel_win_0_val_0_0_8_reg_3301;
                elsif (ap_sig_bdd_1992) then 
                    src_kernel_win_0_val_0_1_fu_202 <= k_buf_val_load_0_0_mux_fu_1781_p3;
                elsif (ap_sig_bdd_1990) then 
                    src_kernel_win_0_val_0_1_fu_202 <= src_kernel_win_0_val_0_0_5_fu_1805_p5;
                elsif (ap_sig_bdd_1987) then 
                    src_kernel_win_0_val_0_1_fu_202 <= src_kernel_win_0_val_0_0_fu_1730_p5;
                end if;
            end if; 
        end if;
    end process;

    -- src_kernel_win_0_val_1_1_fu_214 assign process. --
    src_kernel_win_0_val_1_1_fu_214_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_bdd_821) then
                if (ap_sig_bdd_1994) then 
                    src_kernel_win_0_val_1_1_fu_214 <= src_kernel_win_0_val_1_0_8_reg_3310;
                elsif (ap_sig_bdd_1992) then 
                    src_kernel_win_0_val_1_1_fu_214 <= k_buf_val_load_0_1_mux_fu_1775_p3;
                elsif (ap_sig_bdd_1990) then 
                    src_kernel_win_0_val_1_1_fu_214 <= src_kernel_win_0_val_1_0_5_fu_1816_p5;
                elsif (ap_sig_bdd_1987) then 
                    src_kernel_win_0_val_1_1_fu_214 <= src_kernel_win_0_val_1_0_fu_1738_p5;
                end if;
            end if; 
        end if;
    end process;

    -- src_kernel_win_0_val_2_1_fu_226 assign process. --
    src_kernel_win_0_val_2_1_fu_226_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_bdd_821) then
                if (ap_sig_bdd_1994) then 
                    src_kernel_win_0_val_2_1_fu_226 <= src_kernel_win_0_val_2_0_reg_3319;
                elsif (ap_sig_bdd_1992) then 
                    src_kernel_win_0_val_2_1_fu_226 <= k_buf_val_load_0_2_mux_fu_1769_p3;
                elsif (ap_sig_bdd_1990) then 
                    src_kernel_win_0_val_2_1_fu_226 <= src_kernel_win_0_val_2_0_4_fu_1836_p5;
                elsif (ap_sig_bdd_1987) then 
                    src_kernel_win_0_val_2_1_fu_226 <= src_kernel_win_0_val_2_0_3_fu_1746_p5;
                end if;
            end if; 
        end if;
    end process;

    -- src_kernel_win_1_val_0_1_fu_238 assign process. --
    src_kernel_win_1_val_0_1_fu_238_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_bdd_821) then
                if (ap_sig_bdd_1994) then 
                    src_kernel_win_1_val_0_1_fu_238 <= src_kernel_win_1_val_0_0_7_reg_3338;
                elsif (ap_sig_bdd_1999) then 
                    src_kernel_win_1_val_0_1_fu_238 <= k_buf_val_load_1_0_mux_fu_1957_p3;
                elsif (ap_sig_bdd_1997) then 
                    src_kernel_win_1_val_0_1_fu_238 <= src_kernel_win_val_1_0_0_7_fu_2003_p3;
                elsif (ap_sig_bdd_1987) then 
                    src_kernel_win_1_val_0_1_fu_238 <= src_kernel_win_1_val_0_0_fu_1906_p5;
                end if;
            end if; 
        end if;
    end process;

    -- src_kernel_win_1_val_1_1_fu_250 assign process. --
    src_kernel_win_1_val_1_1_fu_250_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_bdd_821) then
                if (ap_sig_bdd_1994) then 
                    src_kernel_win_1_val_1_1_fu_250 <= src_kernel_win_1_val_1_0_8_reg_3347;
                elsif (ap_sig_bdd_1999) then 
                    src_kernel_win_1_val_1_1_fu_250 <= k_buf_val_load_1_1_mux_fu_1951_p3;
                elsif (ap_sig_bdd_1997) then 
                    src_kernel_win_1_val_1_1_fu_250 <= src_kernel_win_1_val_1_0_fu_2010_p3;
                elsif (ap_sig_bdd_1987) then 
                    src_kernel_win_1_val_1_1_fu_250 <= src_kernel_win_1_val_1_0_6_fu_1914_p5;
                end if;
            end if; 
        end if;
    end process;

    -- src_kernel_win_1_val_2_1_fu_262 assign process. --
    src_kernel_win_1_val_2_1_fu_262_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_bdd_821) then
                if (ap_sig_bdd_1994) then 
                    src_kernel_win_1_val_2_1_fu_262 <= src_kernel_win_1_val_2_0_reg_3356;
                elsif (ap_sig_bdd_1999) then 
                    src_kernel_win_1_val_2_1_fu_262 <= k_buf_val_load_1_2_mux_fu_1945_p3;
                elsif (ap_sig_bdd_2003) then 
                    src_kernel_win_1_val_2_1_fu_262 <= ap_const_lv8_0;
                elsif (ap_sig_bdd_2001) then 
                    src_kernel_win_1_val_2_1_fu_262 <= tmp_65_fu_2036_p5;
                elsif (ap_sig_bdd_1987) then 
                    src_kernel_win_1_val_2_1_fu_262 <= src_kernel_win_1_val_2_0_2_fu_1922_p5;
                end if;
            end if; 
        end if;
    end process;

    -- src_kernel_win_2_val_0_1_fu_270 assign process. --
    src_kernel_win_2_val_0_1_fu_270_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_bdd_821) then
                if (ap_sig_bdd_1994) then 
                    src_kernel_win_2_val_0_1_fu_270 <= src_kernel_win_2_val_0_0_7_reg_3378;
                elsif (ap_sig_bdd_2007) then 
                    src_kernel_win_2_val_0_1_fu_270 <= k_buf_val_load_2_0_mux_fu_2140_p3;
                elsif (ap_sig_bdd_2005) then 
                    src_kernel_win_2_val_0_1_fu_270 <= src_kernel_win_val_2_0_0_7_fu_2198_p3;
                elsif (ap_sig_bdd_1987) then 
                    src_kernel_win_2_val_0_1_fu_270 <= src_kernel_win_2_val_0_0_fu_2101_p5;
                end if;
            end if; 
        end if;
    end process;

    -- src_kernel_win_2_val_1_1_fu_246 assign process. --
    src_kernel_win_2_val_1_1_fu_246_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_bdd_821) then
                if (ap_sig_bdd_1994) then 
                    src_kernel_win_2_val_1_1_fu_246 <= src_kernel_win_2_val_1_0_8_reg_3387;
                elsif (ap_sig_bdd_2007) then 
                    src_kernel_win_2_val_1_1_fu_246 <= k_buf_val_load_2_1_mux_fu_2146_p3;
                elsif (ap_sig_bdd_2005) then 
                    src_kernel_win_2_val_1_1_fu_246 <= src_kernel_win_2_val_1_0_fu_2205_p3;
                elsif (ap_sig_bdd_1987) then 
                    src_kernel_win_2_val_1_1_fu_246 <= src_kernel_win_2_val_1_0_6_fu_2109_p5;
                end if;
            end if; 
        end if;
    end process;

    -- src_kernel_win_2_val_2_1_fu_222 assign process. --
    src_kernel_win_2_val_2_1_fu_222_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_bdd_821) then
                if (ap_sig_bdd_1994) then 
                    src_kernel_win_2_val_2_1_fu_222 <= src_kernel_win_2_val_2_0_reg_3396;
                elsif (ap_sig_bdd_2007) then 
                    src_kernel_win_2_val_2_1_fu_222 <= k_buf_val_load_2_2_mux_fu_2152_p3;
                elsif (ap_sig_bdd_2011) then 
                    src_kernel_win_2_val_2_1_fu_222 <= ap_const_lv8_0;
                elsif (ap_sig_bdd_2009) then 
                    src_kernel_win_2_val_2_1_fu_222 <= tmp_67_fu_2231_p5;
                elsif (ap_sig_bdd_1987) then 
                    src_kernel_win_2_val_2_1_fu_222 <= src_kernel_win_2_val_2_0_2_fu_2117_p5;
                end if;
            end if; 
        end if;
    end process;

    -- tmp_2_reg_588 assign process. --
    tmp_2_reg_588_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_67))) then 
                tmp_2_reg_588 <= ap_const_lv2_0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (ap_const_lv1_0 = tmp_4_fu_657_p2))) then 
                tmp_2_reg_588 <= tmp_3_fu_651_p2;
            end if; 
        end if;
    end process;

    -- tmp_5_reg_599 assign process. --
    tmp_5_reg_599_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not((ap_const_lv1_0 = tmp_4_fu_657_p2)))) then 
                tmp_5_reg_599 <= ap_const_lv2_0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and (ap_const_lv1_0 = tmp_7_fu_669_p2))) then 
                tmp_5_reg_599 <= tmp_6_fu_663_p2;
            end if; 
        end if;
    end process;

    -- tmp_8_reg_610 assign process. --
    tmp_8_reg_610_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and not((ap_const_lv1_0 = tmp_7_fu_669_p2)))) then 
                tmp_8_reg_610 <= ap_const_lv2_0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (tmp_11_fu_681_p2 = ap_const_lv1_0))) then 
                tmp_8_reg_610 <= tmp_10_fu_675_p2;
            end if; 
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_6) and not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))) and not((ap_const_lv1_0 = tmp_19_fu_991_p2)))) then
                ImagLoc_x_reg_3169 <= ImagLoc_x_fu_1023_p2;
                or_cond307_i_i_reg_3165 <= or_cond307_i_i_fu_1018_p2;
                or_cond_i335_i_i_reg_3186 <= or_cond_i335_i_i_fu_1056_p2;
                tmp_106_reg_3174 <= tmp_106_fu_1029_p1;
                tmp_107_reg_3181 <= tmp_107_fu_1033_p1;
                tmp_109_reg_3192 <= ImagLoc_x_fu_1023_p2(12 downto 12);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and not((ap_const_lv1_0 = tmp_14_fu_738_p2)))) then
                ImagLoc_y_reg_3068 <= ImagLoc_y_fu_755_p2;
                icmp_reg_3075 <= icmp_fu_771_p2;
                or_cond_i_i_i_2_1_reg_3089 <= or_cond_i_i_i_2_1_fu_815_p2;
                or_cond_i_i_i_2_2_reg_3104 <= or_cond_i_i_i_2_2_fu_858_p2;
                tmp_102_reg_3109 <= y_1_2_1_fu_833_p2(12 downto 12);
                tmp_103_reg_3114 <= tmp_103_fu_872_p1;
                tmp_17_reg_3063 <= tmp_17_fu_749_p2;
                tmp_69_2_reg_3084 <= tmp_69_2_fu_785_p2;
                tmp_95_reg_3080 <= ImagLoc_y_fu_755_p2(12 downto 12);
                tmp_98_reg_3094 <= y_1_2_fu_790_p2(12 downto 12);
                tmp_99_reg_3099 <= tmp_99_fu_829_p1;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_6) and not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then
                ap_reg_ppstg_brmerge1_reg_3215_pp0_it1 <= brmerge1_reg_3215;
                ap_reg_ppstg_brmerge2_reg_3227_pp0_it1 <= brmerge2_reg_3227;
                ap_reg_ppstg_brmerge_reg_3207_pp0_it1 <= brmerge_reg_3207;
                ap_reg_ppstg_col_assign_1_t_reg_3223_pp0_it1 <= col_assign_1_t_reg_3223;
                ap_reg_ppstg_col_assign_29_t_reg_3235_pp0_it1 <= col_assign_29_t_reg_3235;
                ap_reg_ppstg_or_cond307_i_i_reg_3165_pp0_it1 <= or_cond307_i_i_reg_3165;
                ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1 <= or_cond_i335_i_i_reg_3186;
                ap_reg_ppstg_tmp_106_reg_3174_pp0_it1 <= tmp_106_reg_3174;
                ap_reg_ppstg_tmp_109_reg_3192_pp0_it1 <= tmp_109_reg_3192;
                ap_reg_ppstg_tmp_19_reg_3156_pp0_it1 <= tmp_19_reg_3156;
                ap_reg_ppstg_tmp_54_reg_3211_pp0_it1 <= tmp_54_reg_3211;
                ap_reg_ppstg_tmp_67_1_reg_3219_pp0_it1 <= tmp_67_1_reg_3219;
                ap_reg_ppstg_tmp_67_2_reg_3231_pp0_it1 <= tmp_67_2_reg_3231;
                tmp_19_reg_3156 <= tmp_19_fu_991_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9))))) then
                ap_reg_ppstg_brmerge1_reg_3215_pp0_it2 <= ap_reg_ppstg_brmerge1_reg_3215_pp0_it1;
                ap_reg_ppstg_brmerge2_reg_3227_pp0_it2 <= ap_reg_ppstg_brmerge2_reg_3227_pp0_it1;
                ap_reg_ppstg_brmerge_reg_3207_pp0_it2 <= ap_reg_ppstg_brmerge_reg_3207_pp0_it1;
                ap_reg_ppstg_or_cond307_i_i_reg_3165_pp0_it2 <= ap_reg_ppstg_or_cond307_i_i_reg_3165_pp0_it1;
                ap_reg_ppstg_or_cond307_i_i_reg_3165_pp0_it3 <= ap_reg_ppstg_or_cond307_i_i_reg_3165_pp0_it2;
                ap_reg_ppstg_or_cond307_i_i_reg_3165_pp0_it4 <= ap_reg_ppstg_or_cond307_i_i_reg_3165_pp0_it3;
                ap_reg_ppstg_or_cond307_i_i_reg_3165_pp0_it5 <= ap_reg_ppstg_or_cond307_i_i_reg_3165_pp0_it4;
                ap_reg_ppstg_or_cond307_i_i_reg_3165_pp0_it6 <= ap_reg_ppstg_or_cond307_i_i_reg_3165_pp0_it5;
                ap_reg_ppstg_or_cond307_i_i_reg_3165_pp0_it7 <= ap_reg_ppstg_or_cond307_i_i_reg_3165_pp0_it6;
                ap_reg_ppstg_or_cond307_i_i_reg_3165_pp0_it8 <= ap_reg_ppstg_or_cond307_i_i_reg_3165_pp0_it7;
                ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it2 <= ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1;
                ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_3418_pp0_it4 <= src_kernel_win_0_val_0_1_2_reg_3418;
                ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_3418_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_3418_pp0_it4;
                ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_3418_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_3418_pp0_it5;
                ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_reg_3478_pp0_it5 <= src_kernel_win_0_val_0_1_lo_reg_3478;
                ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_reg_3478_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_reg_3478_pp0_it5;
                ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_reg_3478_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_reg_3478_pp0_it6;
                ap_reg_ppstg_src_kernel_win_0_val_1_1_2_reg_3425_pp0_it4 <= src_kernel_win_0_val_1_1_2_reg_3425;
                ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_reg_3484_pp0_it5 <= src_kernel_win_0_val_1_1_lo_reg_3484;
                ap_reg_ppstg_src_kernel_win_1_val_0_1_2_reg_3432_pp0_it4 <= src_kernel_win_1_val_0_1_2_reg_3432;
                ap_reg_ppstg_src_kernel_win_1_val_0_1_2_reg_3432_pp0_it5 <= ap_reg_ppstg_src_kernel_win_1_val_0_1_2_reg_3432_pp0_it4;
                ap_reg_ppstg_src_kernel_win_1_val_0_1_2_reg_3432_pp0_it6 <= ap_reg_ppstg_src_kernel_win_1_val_0_1_2_reg_3432_pp0_it5;
                ap_reg_ppstg_src_kernel_win_1_val_0_1_lo_reg_3505_pp0_it5 <= src_kernel_win_1_val_0_1_lo_reg_3505;
                ap_reg_ppstg_src_kernel_win_1_val_0_1_lo_reg_3505_pp0_it6 <= ap_reg_ppstg_src_kernel_win_1_val_0_1_lo_reg_3505_pp0_it5;
                ap_reg_ppstg_src_kernel_win_1_val_0_1_lo_reg_3505_pp0_it7 <= ap_reg_ppstg_src_kernel_win_1_val_0_1_lo_reg_3505_pp0_it6;
                ap_reg_ppstg_src_kernel_win_1_val_1_1_2_reg_3446_pp0_it4 <= src_kernel_win_1_val_1_1_2_reg_3446;
                ap_reg_ppstg_src_kernel_win_1_val_1_1_lo_reg_3511_pp0_it5 <= src_kernel_win_1_val_1_1_lo_reg_3511;
                ap_reg_ppstg_src_kernel_win_2_val_0_1_2_reg_3453_pp0_it4 <= src_kernel_win_2_val_0_1_2_reg_3453;
                ap_reg_ppstg_src_kernel_win_2_val_0_1_2_reg_3453_pp0_it5 <= ap_reg_ppstg_src_kernel_win_2_val_0_1_2_reg_3453_pp0_it4;
                ap_reg_ppstg_src_kernel_win_2_val_0_1_2_reg_3453_pp0_it6 <= ap_reg_ppstg_src_kernel_win_2_val_0_1_2_reg_3453_pp0_it5;
                ap_reg_ppstg_src_kernel_win_2_val_0_1_lo_reg_3543_pp0_it5 <= src_kernel_win_2_val_0_1_lo_reg_3543;
                ap_reg_ppstg_src_kernel_win_2_val_0_1_lo_reg_3543_pp0_it6 <= ap_reg_ppstg_src_kernel_win_2_val_0_1_lo_reg_3543_pp0_it5;
                ap_reg_ppstg_src_kernel_win_2_val_0_1_lo_reg_3543_pp0_it7 <= ap_reg_ppstg_src_kernel_win_2_val_0_1_lo_reg_3543_pp0_it6;
                ap_reg_ppstg_src_kernel_win_2_val_1_1_2_reg_3439_pp0_it4 <= src_kernel_win_2_val_1_1_2_reg_3439;
                ap_reg_ppstg_src_kernel_win_2_val_1_1_lo_reg_3537_pp0_it5 <= src_kernel_win_2_val_1_1_lo_reg_3537;
                ap_reg_ppstg_tmp_109_reg_3192_pp0_it2 <= ap_reg_ppstg_tmp_109_reg_3192_pp0_it1;
                ap_reg_ppstg_tmp_19_reg_3156_pp0_it2 <= ap_reg_ppstg_tmp_19_reg_3156_pp0_it1;
                ap_reg_ppstg_tmp_19_reg_3156_pp0_it3 <= ap_reg_ppstg_tmp_19_reg_3156_pp0_it2;
                ap_reg_ppstg_tmp_19_reg_3156_pp0_it4 <= ap_reg_ppstg_tmp_19_reg_3156_pp0_it3;
                ap_reg_ppstg_tmp_19_reg_3156_pp0_it5 <= ap_reg_ppstg_tmp_19_reg_3156_pp0_it4;
                src_kernel_win_0_val_0_1_2_reg_3418 <= src_kernel_win_0_val_0_1_fu_202;
                src_kernel_win_0_val_1_1_2_reg_3425 <= src_kernel_win_0_val_1_1_fu_214;
                src_kernel_win_1_val_0_1_2_reg_3432 <= src_kernel_win_1_val_0_1_fu_238;
                src_kernel_win_1_val_1_1_2_reg_3446 <= src_kernel_win_1_val_1_1_fu_250;
                src_kernel_win_2_val_0_1_2_reg_3453 <= src_kernel_win_2_val_0_1_fu_270;
                src_kernel_win_2_val_1_1_2_reg_3439 <= src_kernel_win_2_val_1_1_fu_246;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_6) and not((ap_const_lv1_0 = brmerge3_reg_3152)) and not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))) and not((ap_const_lv1_0 = tmp_19_fu_991_p2)) and (ap_const_lv1_0 = or_cond_i335_i_i_fu_1056_p2))) then
                brmerge1_reg_3215 <= brmerge1_fu_1081_p2;
                brmerge2_reg_3227 <= brmerge2_fu_1097_p2;
                brmerge_reg_3207 <= brmerge_fu_1070_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then
                brmerge3_reg_3152 <= brmerge3_fu_981_p2;
                locy_0_1_t_reg_3142 <= locy_0_1_t_fu_969_p2;
                locy_0_2_t_reg_3147 <= locy_0_2_t_fu_975_p2;
                locy_2_1_t_reg_3125 <= locy_2_1_t_fu_928_p2;
                locy_2_2_t_reg_3131 <= locy_2_2_t_fu_946_p2;
                locy_reg_3137 <= locy_fu_963_p2;
                tmp_96_reg_3119 <= tmp_96_fu_908_p1;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_6) and not((ap_const_lv1_0 = brmerge3_reg_3152)) and not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))) and not((ap_const_lv1_0 = tmp_19_fu_991_p2)) and not((ap_const_lv1_0 = or_cond_i335_i_i_fu_1056_p2)) and (ap_const_lv1_0 = tmp_67_1_fu_1087_p2))) then
                col_assign_1_t_reg_3223 <= col_assign_1_t_fu_1092_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_6) and not((ap_const_lv1_0 = brmerge3_reg_3152)) and not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))) and not((ap_const_lv1_0 = tmp_19_fu_991_p2)) and not((ap_const_lv1_0 = or_cond_i335_i_i_fu_1056_p2)) and (ap_const_lv1_0 = tmp_67_2_fu_1103_p2))) then
                col_assign_29_t_reg_3235 <= col_assign_29_t_fu_1108_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3156_pp0_it1)) and not((ap_const_lv1_0 = brmerge3_reg_3152)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1) and not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_3207_pp0_it1))) then
                col_assign_3_0_t_reg_3328 <= col_assign_3_0_t_fu_1163_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3156_pp0_it1)) and not((ap_const_lv1_0 = brmerge3_reg_3152)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1) and not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_3215_pp0_it1))) then
                col_assign_3_1_t1_reg_3371 <= col_assign_3_1_t1_fu_1344_p2;
                tmp_112_reg_3365 <= x_1_reg_3262(12 downto 12);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3156_pp0_it1)) and not((ap_const_lv1_0 = brmerge3_reg_3152)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1) and not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge2_reg_3227_pp0_it1))) then
                col_assign_3_2_t1_reg_3411 <= col_assign_3_2_t1_fu_1531_p2;
                tmp_115_reg_3405 <= x_1_reg_3262(12 downto 12);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3156_pp0_it1)) and not((ap_const_lv1_0 = brmerge3_reg_3152)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_54_reg_3211_pp0_it1))) then
                col_buf_0_val_0_0_10_fu_286 <= col_buf_0_val_0_0_15_fu_1288_p3;
                col_buf_0_val_0_0_12_fu_290 <= col_buf_0_val_0_0_3_fu_1280_p3;
                col_buf_0_val_0_0_13_fu_294 <= col_buf_0_val_0_0_1_fu_1264_p3;
                col_buf_0_val_1_0_10_fu_278 <= col_buf_0_val_1_0_8_fu_1240_p3;
                col_buf_0_val_1_0_11_fu_282 <= col_buf_0_val_1_0_6_fu_1224_p3;
                col_buf_0_val_1_0_9_fu_274 <= col_buf_0_val_1_0_14_fu_1248_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3156_pp0_it1)) and not((ap_const_lv1_0 = brmerge3_reg_3152)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_67_1_reg_3219_pp0_it1))) then
                col_buf_1_val_0_0_10_fu_310 <= col_buf_1_val_0_0_15_fu_1478_p3;
                col_buf_1_val_0_0_12_fu_314 <= col_buf_1_val_0_0_3_fu_1470_p3;
                col_buf_1_val_0_0_13_fu_318 <= col_buf_1_val_0_0_1_fu_1454_p3;
                col_buf_1_val_1_0_10_fu_302 <= col_buf_1_val_1_0_8_fu_1430_p3;
                col_buf_1_val_1_0_11_fu_306 <= col_buf_1_val_1_0_6_fu_1414_p3;
                col_buf_1_val_1_0_9_fu_298 <= col_buf_1_val_1_0_14_fu_1438_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3156_pp0_it1)) and not((ap_const_lv1_0 = brmerge3_reg_3152)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_67_2_reg_3231_pp0_it1))) then
                col_buf_2_val_0_0_10_fu_334 <= col_buf_2_val_0_0_15_fu_1665_p3;
                col_buf_2_val_0_0_12_fu_338 <= col_buf_2_val_0_0_3_fu_1657_p3;
                col_buf_2_val_0_0_13_fu_342 <= col_buf_2_val_0_0_1_fu_1641_p3;
                col_buf_2_val_1_0_10_fu_326 <= col_buf_2_val_1_0_8_fu_1617_p3;
                col_buf_2_val_1_0_11_fu_330 <= col_buf_2_val_1_0_6_fu_1601_p3;
                col_buf_2_val_1_0_9_fu_322 <= col_buf_2_val_1_0_14_fu_1625_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_67))) then
                    cols_assign_cast_reg_2698(11 downto 0) <= cols_assign_cast_fu_647_p1(11 downto 0);
                    rows_assign_cast_reg_2689(11 downto 0) <= rows_assign_cast_fu_643_p1(11 downto 0);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and not((tmp_11_fu_681_p2 = ap_const_lv1_0)))) then
                heightloop_reg_3002 <= heightloop_fu_687_p2;
                p_neg313_i_i_cast_reg_3019 <= p_neg313_i_i_cast_fu_705_p2;
                ref_reg_3031 <= ref_fu_711_p2;
                tmp_12_reg_3012 <= tmp_12_fu_697_p2;
                tmp_43_1_reg_3043 <= tmp_43_1_fu_725_p2;
                tmp_50_reg_3038 <= tmp_50_fu_719_p2;
                tmp_93_reg_3048 <= tmp_93_fu_730_p1;
                widthloop_reg_3007 <= widthloop_fu_692_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then
                i_V_reg_3058 <= i_V_fu_743_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_6) and not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))) and not((ap_const_lv1_0 = tmp_19_reg_3156)))) then
                k_buf_0_val_0_addr_reg_3239 <= tmp_51_fu_1125_p1(11 - 1 downto 0);
                k_buf_0_val_1_addr_reg_3245 <= tmp_51_fu_1125_p1(11 - 1 downto 0);
                k_buf_0_val_2_addr_reg_3251 <= tmp_51_fu_1125_p1(11 - 1 downto 0);
                x_1_reg_3262 <= x_1_fu_1142_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3156_pp0_it1)) and not((ap_const_lv1_0 = brmerge3_reg_3152)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_54_reg_3211_pp0_it1) and (ap_const_lv2_0 = col_assign_fu_1167_p2))) then
                right_border_buf_0_val_0_0_fu_154 <= k_buf_0_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3156_pp0_it1)) and not((ap_const_lv1_0 = brmerge3_reg_3152)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_54_reg_3211_pp0_it1) and (col_assign_fu_1167_p2 = ap_const_lv2_1))) then
                right_border_buf_0_val_0_1_fu_158 <= k_buf_0_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3156_pp0_it1)) and not((ap_const_lv1_0 = brmerge3_reg_3152)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_54_reg_3211_pp0_it1) and not((col_assign_fu_1167_p2 = ap_const_lv2_1)) and not((ap_const_lv2_0 = col_assign_fu_1167_p2)))) then
                right_border_buf_0_val_0_2_fu_162 <= k_buf_0_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3156_pp0_it1)) and not((ap_const_lv1_0 = brmerge3_reg_3152)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_67_1_reg_3219_pp0_it1) and (ap_reg_ppstg_col_assign_1_t_reg_3223_pp0_it1 = ap_const_lv2_0))) then
                right_border_buf_1_val_0_0_fu_166 <= k_buf_1_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3156_pp0_it1)) and not((ap_const_lv1_0 = brmerge3_reg_3152)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_67_1_reg_3219_pp0_it1) and (ap_reg_ppstg_col_assign_1_t_reg_3223_pp0_it1 = ap_const_lv2_1))) then
                right_border_buf_1_val_0_1_fu_170 <= k_buf_1_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3156_pp0_it1)) and not((ap_const_lv1_0 = brmerge3_reg_3152)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_67_1_reg_3219_pp0_it1) and not((ap_reg_ppstg_col_assign_1_t_reg_3223_pp0_it1 = ap_const_lv2_1)) and not((ap_reg_ppstg_col_assign_1_t_reg_3223_pp0_it1 = ap_const_lv2_0)))) then
                right_border_buf_1_val_0_2_fu_174 <= k_buf_1_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3156_pp0_it1)) and not((ap_const_lv1_0 = brmerge3_reg_3152)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_67_2_reg_3231_pp0_it1) and (ap_reg_ppstg_col_assign_29_t_reg_3235_pp0_it1 = ap_const_lv2_0))) then
                right_border_buf_2_val_0_0_fu_178 <= k_buf_2_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3156_pp0_it1)) and not((ap_const_lv1_0 = brmerge3_reg_3152)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_67_2_reg_3231_pp0_it1) and (ap_reg_ppstg_col_assign_29_t_reg_3235_pp0_it1 = ap_const_lv2_1))) then
                right_border_buf_2_val_0_1_fu_182 <= k_buf_2_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3156_pp0_it1)) and not((ap_const_lv1_0 = brmerge3_reg_3152)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_67_2_reg_3231_pp0_it1) and not((ap_reg_ppstg_col_assign_29_t_reg_3235_pp0_it1 = ap_const_lv2_1)) and not((ap_reg_ppstg_col_assign_29_t_reg_3235_pp0_it1 = ap_const_lv2_0)))) then
                right_border_buf_2_val_0_2_fu_186 <= k_buf_2_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3156_pp0_it1)) and not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then
                src_kernel_win_0_val_0_0_8_reg_3301 <= k_buf_0_val_0_q0;
                src_kernel_win_0_val_1_0_8_reg_3310 <= k_buf_0_val_1_q0;
                src_kernel_win_0_val_2_0_reg_3319 <= k_buf_0_val_2_q0;
                src_kernel_win_1_val_0_0_7_reg_3338 <= k_buf_1_val_0_q0;
                src_kernel_win_1_val_1_0_8_reg_3347 <= k_buf_1_val_1_q0;
                src_kernel_win_1_val_2_0_reg_3356 <= k_buf_1_val_2_q0;
                src_kernel_win_2_val_0_0_7_reg_3378 <= k_buf_2_val_0_q0;
                src_kernel_win_2_val_1_0_8_reg_3387 <= k_buf_2_val_1_q0;
                src_kernel_win_2_val_2_0_reg_3396 <= k_buf_2_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond307_i_i_reg_3165_pp0_it3)))) then
                src_kernel_win_0_val_0_1_lo_reg_3478 <= src_kernel_win_0_val_0_1_fu_202;
                src_kernel_win_0_val_1_1_lo_reg_3484 <= src_kernel_win_0_val_1_1_fu_214;
                src_kernel_win_0_val_1_2_lo_reg_3490 <= src_kernel_win_0_val_1_2_fu_218;
                src_kernel_win_1_val_0_1_lo_reg_3505 <= src_kernel_win_1_val_0_1_fu_238;
                src_kernel_win_1_val_1_1_lo_reg_3511 <= src_kernel_win_1_val_1_1_fu_250;
                src_kernel_win_1_val_1_2_lo_reg_3517 <= src_kernel_win_1_val_1_2_fu_254;
                src_kernel_win_2_val_0_1_lo_reg_3543 <= src_kernel_win_2_val_0_1_fu_270;
                src_kernel_win_2_val_1_1_lo_reg_3537 <= src_kernel_win_2_val_1_1_fu_246;
                src_kernel_win_2_val_1_2_lo_reg_3532 <= src_kernel_win_2_val_1_2_fu_234;
                temp_0_i_i_i_061_i_i_1_0_0_2_reg_3495 <= temp_0_i_i_i_061_i_i_1_0_0_2_fu_2328_p3;
                temp_0_i_i_i_061_i_i_1_1_0_2_reg_3522 <= temp_0_i_i_i_061_i_i_1_1_0_2_fu_2358_p3;
                temp_0_i_i_i_061_i_i_1_2_0_2_reg_3549 <= temp_0_i_i_i_061_i_i_1_2_0_2_fu_2388_p3;
                tmp_118_0_1_reg_3500 <= tmp_118_0_1_fu_2335_p2;
                tmp_118_1_1_reg_3527 <= tmp_118_1_1_fu_2365_p2;
                tmp_118_2_1_reg_3554 <= tmp_118_2_1_fu_2395_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3156_pp0_it5)))) then
                src_kernel_win_0_val_0_2_fu_206 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_3418_pp0_it5;
                src_kernel_win_1_val_0_2_fu_242 <= ap_reg_ppstg_src_kernel_win_1_val_0_1_2_reg_3432_pp0_it5;
                src_kernel_win_2_val_0_2_fu_258 <= ap_reg_ppstg_src_kernel_win_2_val_0_1_2_reg_3453_pp0_it5;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond307_i_i_reg_3165_pp0_it5)))) then
                src_kernel_win_0_val_0_2_lo_reg_3577 <= src_kernel_win_0_val_0_2_fu_206;
                src_kernel_win_1_val_0_2_lo_reg_3592 <= src_kernel_win_1_val_0_2_fu_242;
                src_kernel_win_2_val_0_2_lo_reg_3607 <= src_kernel_win_2_val_0_2_fu_258;
                temp_0_i_i_i_061_i_i_1_0_1_2_reg_3582 <= temp_0_i_i_i_061_i_i_1_0_1_2_fu_2471_p3;
                temp_0_i_i_i_061_i_i_1_1_1_2_reg_3597 <= temp_0_i_i_i_061_i_i_1_1_1_2_fu_2490_p3;
                temp_0_i_i_i_061_i_i_1_2_1_2_reg_3612 <= temp_0_i_i_i_061_i_i_1_2_1_2_fu_2509_p3;
                tmp_118_0_2_reg_3587 <= tmp_118_0_2_fu_2477_p2;
                tmp_118_1_2_reg_3602 <= tmp_118_1_2_fu_2496_p2;
                tmp_118_2_2_reg_3617 <= tmp_118_2_2_fu_2515_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3156_pp0_it3)))) then
                src_kernel_win_0_val_1_2_fu_218 <= src_kernel_win_0_val_1_1_2_reg_3425;
                src_kernel_win_1_val_1_2_fu_254 <= src_kernel_win_1_val_1_1_2_reg_3446;
                src_kernel_win_2_val_1_2_fu_234 <= src_kernel_win_2_val_1_1_2_reg_3439;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3156_pp0_it2)))) then
                src_kernel_win_0_val_2_2_fu_230 <= src_kernel_win_0_val_2_1_fu_226;
                src_kernel_win_1_val_2_2_fu_266 <= src_kernel_win_1_val_2_1_fu_262;
                src_kernel_win_2_val_2_2_fu_210 <= src_kernel_win_2_val_2_1_fu_222;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3156_pp0_it2)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond307_i_i_reg_3165_pp0_it2)))) then
                temp_0_i_i_i_061_i_i_1_0_0_1_reg_3460 <= temp_0_i_i_i_061_i_i_1_0_0_1_fu_1898_p3;
                temp_0_i_i_i_061_i_i_1_1_0_1_reg_3466 <= temp_0_i_i_i_061_i_i_1_1_0_1_fu_2093_p3;
                temp_0_i_i_i_061_i_i_1_2_0_1_reg_3472 <= temp_0_i_i_i_061_i_i_1_2_0_1_fu_2288_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond307_i_i_reg_3165_pp0_it4)))) then
                temp_0_i_i_i_061_i_i_1_0_1_1_reg_3559 <= temp_0_i_i_i_061_i_i_1_0_1_1_fu_2423_p3;
                temp_0_i_i_i_061_i_i_1_1_1_1_reg_3565 <= temp_0_i_i_i_061_i_i_1_1_1_1_fu_2440_p3;
                temp_0_i_i_i_061_i_i_1_2_1_1_reg_3571 <= temp_0_i_i_i_061_i_i_1_2_1_1_fu_2457_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond307_i_i_reg_3165_pp0_it6)))) then
                temp_0_i_i_i_061_i_i_1_0_2_1_reg_3622 <= temp_0_i_i_i_061_i_i_1_0_2_1_fu_2543_p3;
                temp_0_i_i_i_061_i_i_1_1_2_1_reg_3628 <= temp_0_i_i_i_061_i_i_1_1_2_1_fu_2560_p3;
                temp_0_i_i_i_061_i_i_1_2_2_1_reg_3634 <= temp_0_i_i_i_061_i_i_1_2_2_1_fu_2577_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_6) and not((ap_const_lv1_0 = brmerge3_reg_3152)) and not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))) and not((ap_const_lv1_0 = tmp_19_reg_3156)) and (ap_const_lv1_0 = or_cond_i335_i_i_reg_3186) and (ap_const_lv1_0 = brmerge_reg_3207))) then
                tmp_110_reg_3257 <= tmp_110_fu_1132_p1;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond307_i_i_reg_3165_pp0_it7)))) then
                tmp_47_reg_3640 <= tmp_47_fu_2588_p3;
                tmp_58_reg_3645 <= tmp_58_fu_2598_p3;
                tmp_60_reg_3650 <= tmp_60_fu_2608_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_6) and not((ap_const_lv1_0 = brmerge3_reg_3152)) and not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))) and not((ap_const_lv1_0 = tmp_19_fu_991_p2)) and not((ap_const_lv1_0 = or_cond_i335_i_i_fu_1056_p2)))) then
                tmp_54_reg_3211 <= tmp_54_fu_1076_p2;
                tmp_67_1_reg_3219 <= tmp_67_1_fu_1087_p2;
                tmp_67_2_reg_3231 <= tmp_67_2_fu_1103_p2;
            end if;
        end if;
    end process;
    rows_assign_cast_reg_2689(12) <= '0';
    cols_assign_cast_reg_2698(12) <= '0';

    -- the next state (ap_NS_fsm) of the state machine. --
    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_sig_bdd_67, tmp_11_fu_681_p2, tmp_14_fu_738_p2, ap_sig_bdd_210, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it3, ap_reg_ppiten_pp0_it4, ap_reg_ppiten_pp0_it8, ap_sig_bdd_238, ap_reg_ppiten_pp0_it9, tmp_4_fu_657_p2, tmp_7_fu_669_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_st1_fsm_0 => 
                if (not(ap_sig_bdd_67)) then
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                end if;
            when ap_ST_st2_fsm_1 => 
                if (not((ap_const_lv1_0 = tmp_4_fu_657_p2))) then
                    ap_NS_fsm <= ap_ST_st3_fsm_2;
                else
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                end if;
            when ap_ST_st3_fsm_2 => 
                if (not((ap_const_lv1_0 = tmp_7_fu_669_p2))) then
                    ap_NS_fsm <= ap_ST_st4_fsm_3;
                else
                    ap_NS_fsm <= ap_ST_st3_fsm_2;
                end if;
            when ap_ST_st4_fsm_3 => 
                if (not((tmp_11_fu_681_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_st5_fsm_4;
                else
                    ap_NS_fsm <= ap_ST_st4_fsm_3;
                end if;
            when ap_ST_st5_fsm_4 => 
                if ((ap_const_lv1_0 = tmp_14_fu_738_p2)) then
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                else
                    ap_NS_fsm <= ap_ST_st6_fsm_5;
                end if;
            when ap_ST_st6_fsm_5 => 
                ap_NS_fsm <= ap_ST_pp0_stg0_fsm_6;
            when ap_ST_pp0_stg0_fsm_6 => 
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it8)))) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it4)))))) then
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_6;
                elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it8))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it4))))) then
                    ap_NS_fsm <= ap_ST_st17_fsm_7;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_6;
                end if;
            when ap_ST_st17_fsm_7 => 
                ap_NS_fsm <= ap_ST_st5_fsm_4;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;
    ImagLoc_x_fu_1023_p2 <= std_logic_vector(signed(ap_const_lv13_1FFF) + signed(tmp_18_cast_fu_987_p1));
    ImagLoc_y_fu_755_p2 <= std_logic_vector(signed(ap_const_lv13_1FFC) + signed(tmp_13_cast_fu_734_p1));

    -- ap_done assign process. --
    ap_done_assign_proc : process(ap_done_reg, ap_sig_cseq_ST_st5_fsm_4, tmp_14_fu_738_p2)
    begin
        if (((ap_const_logic_1 = ap_done_reg) or ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and (ap_const_lv1_0 = tmp_14_fu_738_p2)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_idle assign process. --
    ap_idle_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0)
    begin
        if ((not((ap_const_logic_1 = ap_start)) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_ready assign process. --
    ap_ready_assign_proc : process(ap_sig_cseq_ST_st5_fsm_4, tmp_14_fu_738_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and (ap_const_lv1_0 = tmp_14_fu_738_p2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_bdd_129 assign process. --
    ap_sig_bdd_129_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_129 <= (ap_const_lv1_1 = ap_CS_fsm(4 downto 4));
    end process;


    -- ap_sig_bdd_164 assign process. --
    ap_sig_bdd_164_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_164 <= (ap_const_lv1_1 = ap_CS_fsm(5 downto 5));
    end process;


    -- ap_sig_bdd_185 assign process. --
    ap_sig_bdd_185_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_185 <= (ap_const_lv1_1 = ap_CS_fsm(6 downto 6));
    end process;


    -- ap_sig_bdd_1987 assign process. --
    ap_sig_bdd_1987_assign_proc : process(tmp_95_reg_3080, brmerge3_reg_3152)
    begin
                ap_sig_bdd_1987 <= ((ap_const_lv1_0 = brmerge3_reg_3152) and (ap_const_lv1_0 = tmp_95_reg_3080));
    end process;


    -- ap_sig_bdd_1990 assign process. --
    ap_sig_bdd_1990_assign_proc : process(brmerge3_reg_3152, ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it2, ap_reg_ppstg_brmerge_reg_3207_pp0_it2)
    begin
                ap_sig_bdd_1990 <= (not((ap_const_lv1_0 = brmerge3_reg_3152)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it2) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_3207_pp0_it2));
    end process;


    -- ap_sig_bdd_1992 assign process. --
    ap_sig_bdd_1992_assign_proc : process(brmerge3_reg_3152, ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it2, ap_reg_ppstg_brmerge_reg_3207_pp0_it2)
    begin
                ap_sig_bdd_1992 <= (not((ap_const_lv1_0 = brmerge3_reg_3152)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it2) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_3207_pp0_it2)));
    end process;


    -- ap_sig_bdd_1994 assign process. --
    ap_sig_bdd_1994_assign_proc : process(brmerge3_reg_3152, ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it2)
    begin
                ap_sig_bdd_1994 <= (not((ap_const_lv1_0 = brmerge3_reg_3152)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it2)));
    end process;


    -- ap_sig_bdd_1997 assign process. --
    ap_sig_bdd_1997_assign_proc : process(brmerge3_reg_3152, ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it2, ap_reg_ppstg_brmerge1_reg_3215_pp0_it2)
    begin
                ap_sig_bdd_1997 <= (not((ap_const_lv1_0 = brmerge3_reg_3152)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it2) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_3215_pp0_it2));
    end process;


    -- ap_sig_bdd_1999 assign process. --
    ap_sig_bdd_1999_assign_proc : process(brmerge3_reg_3152, ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it2, ap_reg_ppstg_brmerge1_reg_3215_pp0_it2)
    begin
                ap_sig_bdd_1999 <= (not((ap_const_lv1_0 = brmerge3_reg_3152)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it2) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_3215_pp0_it2)));
    end process;


    -- ap_sig_bdd_2001 assign process. --
    ap_sig_bdd_2001_assign_proc : process(brmerge3_reg_3152, ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it2, ap_reg_ppstg_brmerge1_reg_3215_pp0_it2, tmp_112_reg_3365)
    begin
                ap_sig_bdd_2001 <= (not((ap_const_lv1_0 = brmerge3_reg_3152)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it2) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_3215_pp0_it2) and (ap_const_lv1_0 = tmp_112_reg_3365));
    end process;


    -- ap_sig_bdd_2003 assign process. --
    ap_sig_bdd_2003_assign_proc : process(brmerge3_reg_3152, ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it2, ap_reg_ppstg_brmerge1_reg_3215_pp0_it2, tmp_112_reg_3365)
    begin
                ap_sig_bdd_2003 <= (not((ap_const_lv1_0 = brmerge3_reg_3152)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it2) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge1_reg_3215_pp0_it2) and not((ap_const_lv1_0 = tmp_112_reg_3365)));
    end process;


    -- ap_sig_bdd_2005 assign process. --
    ap_sig_bdd_2005_assign_proc : process(brmerge3_reg_3152, ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it2, ap_reg_ppstg_brmerge2_reg_3227_pp0_it2)
    begin
                ap_sig_bdd_2005 <= (not((ap_const_lv1_0 = brmerge3_reg_3152)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it2) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge2_reg_3227_pp0_it2));
    end process;


    -- ap_sig_bdd_2007 assign process. --
    ap_sig_bdd_2007_assign_proc : process(brmerge3_reg_3152, ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it2, ap_reg_ppstg_brmerge2_reg_3227_pp0_it2)
    begin
                ap_sig_bdd_2007 <= (not((ap_const_lv1_0 = brmerge3_reg_3152)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it2) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge2_reg_3227_pp0_it2)));
    end process;


    -- ap_sig_bdd_2009 assign process. --
    ap_sig_bdd_2009_assign_proc : process(brmerge3_reg_3152, ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it2, ap_reg_ppstg_brmerge2_reg_3227_pp0_it2, tmp_115_reg_3405)
    begin
                ap_sig_bdd_2009 <= (not((ap_const_lv1_0 = brmerge3_reg_3152)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it2) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge2_reg_3227_pp0_it2) and (ap_const_lv1_0 = tmp_115_reg_3405));
    end process;


    -- ap_sig_bdd_2011 assign process. --
    ap_sig_bdd_2011_assign_proc : process(brmerge3_reg_3152, ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it2, ap_reg_ppstg_brmerge2_reg_3227_pp0_it2, tmp_115_reg_3405)
    begin
                ap_sig_bdd_2011 <= (not((ap_const_lv1_0 = brmerge3_reg_3152)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it2) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge2_reg_3227_pp0_it2) and not((ap_const_lv1_0 = tmp_115_reg_3405)));
    end process;


    -- ap_sig_bdd_210 assign process. --
    ap_sig_bdd_210_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, brmerge3_reg_3152, ap_reg_ppstg_tmp_19_reg_3156_pp0_it1, ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1)
    begin
                ap_sig_bdd_210 <= (((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3156_pp0_it1)) and not((ap_const_lv1_0 = brmerge3_reg_3152)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1))) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3156_pp0_it1)) and not((ap_const_lv1_0 = brmerge3_reg_3152)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1)) and (p_src_data_stream_1_V_empty_n = ap_const_logic_0)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3156_pp0_it1)) and not((ap_const_lv1_0 = brmerge3_reg_3152)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1)) and (p_src_data_stream_2_V_empty_n = ap_const_logic_0)));
    end process;


    -- ap_sig_bdd_238 assign process. --
    ap_sig_bdd_238_assign_proc : process(p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, ap_reg_ppstg_or_cond307_i_i_reg_3165_pp0_it8)
    begin
                ap_sig_bdd_238 <= (((p_dst_data_stream_0_V_full_n = ap_const_logic_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond307_i_i_reg_3165_pp0_it8))) or (not((ap_const_lv1_0 = ap_reg_ppstg_or_cond307_i_i_reg_3165_pp0_it8)) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or (not((ap_const_lv1_0 = ap_reg_ppstg_or_cond307_i_i_reg_3165_pp0_it8)) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)));
    end process;


    -- ap_sig_bdd_27 assign process. --
    ap_sig_bdd_27_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_27 <= (ap_CS_fsm(0 downto 0) = ap_const_lv1_1);
    end process;


    -- ap_sig_bdd_665 assign process. --
    ap_sig_bdd_665_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_665 <= (ap_const_lv1_1 = ap_CS_fsm(7 downto 7));
    end process;


    -- ap_sig_bdd_67 assign process. --
    ap_sig_bdd_67_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_sig_bdd_67 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    -- ap_sig_bdd_676 assign process. --
    ap_sig_bdd_676_assign_proc : process(brmerge3_reg_3152, ap_reg_ppstg_tmp_19_reg_3156_pp0_it1, ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1, ap_reg_ppiten_pp0_it2)
    begin
                ap_sig_bdd_676 <= (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3156_pp0_it1)) and not((ap_const_lv1_0 = brmerge3_reg_3152)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2));
    end process;


    -- ap_sig_bdd_81 assign process. --
    ap_sig_bdd_81_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_81 <= (ap_const_lv1_1 = ap_CS_fsm(1 downto 1));
    end process;


    -- ap_sig_bdd_821 assign process. --
    ap_sig_bdd_821_assign_proc : process(ap_sig_bdd_210, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it3, ap_sig_bdd_238, ap_reg_ppiten_pp0_it9, ap_reg_ppstg_tmp_19_reg_3156_pp0_it2)
    begin
                ap_sig_bdd_821 <= ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3156_pp0_it2)));
    end process;


    -- ap_sig_bdd_90 assign process. --
    ap_sig_bdd_90_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_90 <= (ap_const_lv1_1 = ap_CS_fsm(2 downto 2));
    end process;


    -- ap_sig_bdd_99 assign process. --
    ap_sig_bdd_99_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_99 <= (ap_const_lv1_1 = ap_CS_fsm(3 downto 3));
    end process;


    -- ap_sig_cseq_ST_pp0_stg0_fsm_6 assign process. --
    ap_sig_cseq_ST_pp0_stg0_fsm_6_assign_proc : process(ap_sig_bdd_185)
    begin
        if (ap_sig_bdd_185) then 
            ap_sig_cseq_ST_pp0_stg0_fsm_6 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg0_fsm_6 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st17_fsm_7 assign process. --
    ap_sig_cseq_ST_st17_fsm_7_assign_proc : process(ap_sig_bdd_665)
    begin
        if (ap_sig_bdd_665) then 
            ap_sig_cseq_ST_st17_fsm_7 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st17_fsm_7 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st1_fsm_0 assign process. --
    ap_sig_cseq_ST_st1_fsm_0_assign_proc : process(ap_sig_bdd_27)
    begin
        if (ap_sig_bdd_27) then 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st2_fsm_1 assign process. --
    ap_sig_cseq_ST_st2_fsm_1_assign_proc : process(ap_sig_bdd_81)
    begin
        if (ap_sig_bdd_81) then 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st3_fsm_2 assign process. --
    ap_sig_cseq_ST_st3_fsm_2_assign_proc : process(ap_sig_bdd_90)
    begin
        if (ap_sig_bdd_90) then 
            ap_sig_cseq_ST_st3_fsm_2 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st3_fsm_2 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st4_fsm_3 assign process. --
    ap_sig_cseq_ST_st4_fsm_3_assign_proc : process(ap_sig_bdd_99)
    begin
        if (ap_sig_bdd_99) then 
            ap_sig_cseq_ST_st4_fsm_3 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st4_fsm_3 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st5_fsm_4 assign process. --
    ap_sig_cseq_ST_st5_fsm_4_assign_proc : process(ap_sig_bdd_129)
    begin
        if (ap_sig_bdd_129) then 
            ap_sig_cseq_ST_st5_fsm_4 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st5_fsm_4 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st6_fsm_5 assign process. --
    ap_sig_cseq_ST_st6_fsm_5_assign_proc : process(ap_sig_bdd_164)
    begin
        if (ap_sig_bdd_164) then 
            ap_sig_cseq_ST_st6_fsm_5 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st6_fsm_5 <= ap_const_logic_0;
        end if; 
    end process;

    brmerge1_fu_1081_p2 <= (tmp_109_fu_1062_p3 or tmp_41_fu_1051_p2);
    brmerge2_fu_1097_p2 <= (tmp_109_fu_1062_p3 or tmp_41_fu_1051_p2);
    brmerge3_fu_981_p2 <= (tmp_49_fu_876_p2 or or_cond_2_fu_885_p2);
    brmerge_fu_1070_p2 <= (tmp_109_fu_1062_p3 or tmp_41_fu_1051_p2);
    col_assign_1_t_fu_1092_p2 <= std_logic_vector(unsigned(tmp_106_fu_1029_p1) + unsigned(p_neg313_i_i_cast_reg_3019));
    col_assign_29_t_fu_1108_p2 <= std_logic_vector(unsigned(tmp_106_fu_1029_p1) + unsigned(p_neg313_i_i_cast_reg_3019));
    col_assign_3_0_t_fu_1163_p2 <= std_logic_vector(unsigned(p_neg313_i_i_cast_reg_3019) + unsigned(tmp_110_reg_3257));
    col_assign_3_1_t1_fu_1344_p2 <= std_logic_vector(unsigned(p_neg313_i_i_cast_reg_3019) + unsigned(tmp_113_fu_1341_p1));
    col_assign_3_2_t1_fu_1531_p2 <= std_logic_vector(unsigned(p_neg313_i_i_cast_reg_3019) + unsigned(tmp_116_fu_1528_p1));
    col_assign_4_1_0_t_fu_1390_p2 <= std_logic_vector(unsigned(ap_reg_ppstg_tmp_106_reg_3174_pp0_it1) + unsigned(p_neg313_i_i_cast_reg_3019));
    col_assign_4_2_0_t_fu_1577_p2 <= std_logic_vector(unsigned(ap_reg_ppstg_tmp_106_reg_3174_pp0_it1) + unsigned(p_neg313_i_i_cast_reg_3019));
    col_assign_fu_1167_p2 <= std_logic_vector(unsigned(ap_reg_ppstg_tmp_106_reg_3174_pp0_it1) + unsigned(p_neg313_i_i_cast_reg_3019));
    col_buf_0_val_0_0_15_fu_1288_p3 <= 
        k_buf_0_val_0_q0 when (sel_tmp22_fu_1218_p2(0) = '1') else 
        col_buf_0_val_0_0_10_fu_286;
    col_buf_0_val_0_0_1_fu_1264_p3 <= 
        col_buf_0_val_0_0_13_fu_294 when (sel_tmp22_fu_1218_p2(0) = '1') else 
        col_buf_0_val_0_0_9_fu_1256_p3;
    col_buf_0_val_0_0_2_fu_1272_p3 <= 
        k_buf_0_val_0_q0 when (sel_tmp_fu_1204_p2(0) = '1') else 
        col_buf_0_val_0_0_12_fu_290;
    col_buf_0_val_0_0_3_fu_1280_p3 <= 
        col_buf_0_val_0_0_12_fu_290 when (sel_tmp22_fu_1218_p2(0) = '1') else 
        col_buf_0_val_0_0_2_fu_1272_p3;
    col_buf_0_val_0_0_9_fu_1256_p3 <= 
        col_buf_0_val_0_0_13_fu_294 when (sel_tmp_fu_1204_p2(0) = '1') else 
        k_buf_0_val_0_q0;
    col_buf_0_val_1_0_14_fu_1248_p3 <= 
        k_buf_0_val_1_q0 when (sel_tmp22_fu_1218_p2(0) = '1') else 
        col_buf_0_val_1_0_9_fu_274;
    col_buf_0_val_1_0_6_fu_1224_p3 <= 
        col_buf_0_val_1_0_11_fu_282 when (sel_tmp22_fu_1218_p2(0) = '1') else 
        col_buf_0_val_1_0_fu_1210_p3;
    col_buf_0_val_1_0_7_fu_1232_p3 <= 
        k_buf_0_val_1_q0 when (sel_tmp_fu_1204_p2(0) = '1') else 
        col_buf_0_val_1_0_10_fu_278;
    col_buf_0_val_1_0_8_fu_1240_p3 <= 
        col_buf_0_val_1_0_10_fu_278 when (sel_tmp22_fu_1218_p2(0) = '1') else 
        col_buf_0_val_1_0_7_fu_1232_p3;
    col_buf_0_val_1_0_fu_1210_p3 <= 
        col_buf_0_val_1_0_11_fu_282 when (sel_tmp_fu_1204_p2(0) = '1') else 
        k_buf_0_val_1_q0;
    col_buf_1_val_0_0_15_fu_1478_p3 <= 
        k_buf_1_val_0_q0 when (sel_tmp25_fu_1408_p2(0) = '1') else 
        col_buf_1_val_0_0_10_fu_310;
    col_buf_1_val_0_0_1_fu_1454_p3 <= 
        col_buf_1_val_0_0_13_fu_318 when (sel_tmp25_fu_1408_p2(0) = '1') else 
        col_buf_1_val_0_0_9_fu_1446_p3;
    col_buf_1_val_0_0_2_fu_1462_p3 <= 
        k_buf_1_val_0_q0 when (sel_tmp24_fu_1394_p2(0) = '1') else 
        col_buf_1_val_0_0_12_fu_314;
    col_buf_1_val_0_0_3_fu_1470_p3 <= 
        col_buf_1_val_0_0_12_fu_314 when (sel_tmp25_fu_1408_p2(0) = '1') else 
        col_buf_1_val_0_0_2_fu_1462_p3;
    col_buf_1_val_0_0_9_fu_1446_p3 <= 
        col_buf_1_val_0_0_13_fu_318 when (sel_tmp24_fu_1394_p2(0) = '1') else 
        k_buf_1_val_0_q0;
    col_buf_1_val_1_0_14_fu_1438_p3 <= 
        k_buf_1_val_1_q0 when (sel_tmp25_fu_1408_p2(0) = '1') else 
        col_buf_1_val_1_0_9_fu_298;
    col_buf_1_val_1_0_6_fu_1414_p3 <= 
        col_buf_1_val_1_0_11_fu_306 when (sel_tmp25_fu_1408_p2(0) = '1') else 
        col_buf_1_val_1_0_fu_1400_p3;
    col_buf_1_val_1_0_7_fu_1422_p3 <= 
        k_buf_1_val_1_q0 when (sel_tmp24_fu_1394_p2(0) = '1') else 
        col_buf_1_val_1_0_10_fu_302;
    col_buf_1_val_1_0_8_fu_1430_p3 <= 
        col_buf_1_val_1_0_10_fu_302 when (sel_tmp25_fu_1408_p2(0) = '1') else 
        col_buf_1_val_1_0_7_fu_1422_p3;
    col_buf_1_val_1_0_fu_1400_p3 <= 
        col_buf_1_val_1_0_11_fu_306 when (sel_tmp24_fu_1394_p2(0) = '1') else 
        k_buf_1_val_1_q0;
    col_buf_2_val_0_0_15_fu_1665_p3 <= 
        k_buf_2_val_0_q0 when (sel_tmp27_fu_1595_p2(0) = '1') else 
        col_buf_2_val_0_0_10_fu_334;
    col_buf_2_val_0_0_1_fu_1641_p3 <= 
        col_buf_2_val_0_0_13_fu_342 when (sel_tmp27_fu_1595_p2(0) = '1') else 
        col_buf_2_val_0_0_9_fu_1633_p3;
    col_buf_2_val_0_0_2_fu_1649_p3 <= 
        k_buf_2_val_0_q0 when (sel_tmp26_fu_1581_p2(0) = '1') else 
        col_buf_2_val_0_0_12_fu_338;
    col_buf_2_val_0_0_3_fu_1657_p3 <= 
        col_buf_2_val_0_0_12_fu_338 when (sel_tmp27_fu_1595_p2(0) = '1') else 
        col_buf_2_val_0_0_2_fu_1649_p3;
    col_buf_2_val_0_0_9_fu_1633_p3 <= 
        col_buf_2_val_0_0_13_fu_342 when (sel_tmp26_fu_1581_p2(0) = '1') else 
        k_buf_2_val_0_q0;
    col_buf_2_val_1_0_14_fu_1625_p3 <= 
        k_buf_2_val_1_q0 when (sel_tmp27_fu_1595_p2(0) = '1') else 
        col_buf_2_val_1_0_9_fu_322;
    col_buf_2_val_1_0_6_fu_1601_p3 <= 
        col_buf_2_val_1_0_11_fu_330 when (sel_tmp27_fu_1595_p2(0) = '1') else 
        col_buf_2_val_1_0_fu_1587_p3;
    col_buf_2_val_1_0_7_fu_1609_p3 <= 
        k_buf_2_val_1_q0 when (sel_tmp26_fu_1581_p2(0) = '1') else 
        col_buf_2_val_1_0_10_fu_326;
    col_buf_2_val_1_0_8_fu_1617_p3 <= 
        col_buf_2_val_1_0_10_fu_326 when (sel_tmp27_fu_1595_p2(0) = '1') else 
        col_buf_2_val_1_0_7_fu_1609_p3;
    col_buf_2_val_1_0_fu_1587_p3 <= 
        col_buf_2_val_1_0_11_fu_330 when (sel_tmp26_fu_1581_p2(0) = '1') else 
        k_buf_2_val_1_q0;
    cols_assign_cast_fu_647_p1 <= std_logic_vector(resize(unsigned(p_src_cols_V_read),13));
    heightloop_fu_687_p2 <= std_logic_vector(unsigned(ap_const_lv13_5) + unsigned(rows_assign_cast_reg_2689));
    i_V_fu_743_p2 <= std_logic_vector(unsigned(p_016_0_i_i_reg_621) + unsigned(ap_const_lv12_1));
    icmp2_fu_1012_p2 <= "0" when (tmp_105_fu_1002_p4 = ap_const_lv11_0) else "1";
    icmp_fu_771_p2 <= "1" when (signed(tmp_94_fu_761_p4) > signed(ap_const_lv12_0)) else "0";
    j_V_fu_996_p2 <= std_logic_vector(unsigned(p_029_0_i_i_reg_632) + unsigned(ap_const_lv12_1));
    k_buf_0_val_0_address0 <= tmp_51_fu_1125_p1(11 - 1 downto 0);
    k_buf_0_val_0_address1 <= k_buf_0_val_0_addr_reg_3239;

    -- k_buf_0_val_0_ce0 assign process. --
    k_buf_0_val_0_ce0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_6, ap_reg_ppiten_pp0_it1, ap_sig_bdd_210, ap_reg_ppiten_pp0_it2, ap_sig_bdd_238, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_6) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            k_buf_0_val_0_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_0_val_0_ce1 assign process. --
    k_buf_0_val_0_ce1_assign_proc : process(ap_sig_bdd_210, ap_reg_ppiten_pp0_it2, ap_sig_bdd_238, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            k_buf_0_val_0_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_0_d1 <= p_src_data_stream_0_V_dout;

    -- k_buf_0_val_0_we1 assign process. --
    k_buf_0_val_0_we1_assign_proc : process(brmerge3_reg_3152, ap_reg_ppstg_tmp_19_reg_3156_pp0_it1, ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1, ap_sig_bdd_210, ap_reg_ppiten_pp0_it2, ap_sig_bdd_238, ap_reg_ppiten_pp0_it9)
    begin
        if (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3156_pp0_it1)) and not((ap_const_lv1_0 = brmerge3_reg_3152)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9))))))) then 
            k_buf_0_val_0_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_1_address0 <= tmp_51_fu_1125_p1(11 - 1 downto 0);
    k_buf_0_val_1_address1 <= k_buf_0_val_1_addr_reg_3245;

    -- k_buf_0_val_1_ce0 assign process. --
    k_buf_0_val_1_ce0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_6, ap_reg_ppiten_pp0_it1, ap_sig_bdd_210, ap_reg_ppiten_pp0_it2, ap_sig_bdd_238, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_6) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            k_buf_0_val_1_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_0_val_1_ce1 assign process. --
    k_buf_0_val_1_ce1_assign_proc : process(brmerge3_reg_3152, ap_reg_ppstg_tmp_19_reg_3156_pp0_it1, ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1, ap_sig_bdd_210, ap_reg_ppiten_pp0_it2, ap_sig_bdd_238, ap_reg_ppiten_pp0_it9, ap_reg_ppstg_tmp_54_reg_3211_pp0_it1)
    begin
        if (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3156_pp0_it1)) and not((ap_const_lv1_0 = brmerge3_reg_3152)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_54_reg_3211_pp0_it1)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3156_pp0_it1)) and not((ap_const_lv1_0 = brmerge3_reg_3152)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_54_reg_3211_pp0_it1))))) then 
            k_buf_0_val_1_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_1_d1 <= k_buf_0_val_0_q0;

    -- k_buf_0_val_1_we1 assign process. --
    k_buf_0_val_1_we1_assign_proc : process(brmerge3_reg_3152, ap_reg_ppstg_tmp_19_reg_3156_pp0_it1, ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1, ap_sig_bdd_210, ap_reg_ppiten_pp0_it2, ap_sig_bdd_238, ap_reg_ppiten_pp0_it9, ap_reg_ppstg_tmp_54_reg_3211_pp0_it1)
    begin
        if (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3156_pp0_it1)) and not((ap_const_lv1_0 = brmerge3_reg_3152)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_54_reg_3211_pp0_it1)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3156_pp0_it1)) and not((ap_const_lv1_0 = brmerge3_reg_3152)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_54_reg_3211_pp0_it1))))) then 
            k_buf_0_val_1_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_2_address0 <= tmp_51_fu_1125_p1(11 - 1 downto 0);
    k_buf_0_val_2_address1 <= k_buf_0_val_2_addr_reg_3251;

    -- k_buf_0_val_2_ce0 assign process. --
    k_buf_0_val_2_ce0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_6, ap_reg_ppiten_pp0_it1, ap_sig_bdd_210, ap_reg_ppiten_pp0_it2, ap_sig_bdd_238, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_6) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            k_buf_0_val_2_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_0_val_2_ce1 assign process. --
    k_buf_0_val_2_ce1_assign_proc : process(brmerge3_reg_3152, ap_reg_ppstg_tmp_19_reg_3156_pp0_it1, ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1, ap_sig_bdd_210, ap_reg_ppiten_pp0_it2, ap_sig_bdd_238, ap_reg_ppiten_pp0_it9, ap_reg_ppstg_tmp_54_reg_3211_pp0_it1)
    begin
        if (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3156_pp0_it1)) and not((ap_const_lv1_0 = brmerge3_reg_3152)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_54_reg_3211_pp0_it1)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3156_pp0_it1)) and not((ap_const_lv1_0 = brmerge3_reg_3152)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_54_reg_3211_pp0_it1))))) then 
            k_buf_0_val_2_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_2_d1 <= k_buf_0_val_1_q0;

    -- k_buf_0_val_2_we1 assign process. --
    k_buf_0_val_2_we1_assign_proc : process(brmerge3_reg_3152, ap_reg_ppstg_tmp_19_reg_3156_pp0_it1, ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1, ap_sig_bdd_210, ap_reg_ppiten_pp0_it2, ap_sig_bdd_238, ap_reg_ppiten_pp0_it9, ap_reg_ppstg_tmp_54_reg_3211_pp0_it1)
    begin
        if (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3156_pp0_it1)) and not((ap_const_lv1_0 = brmerge3_reg_3152)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_54_reg_3211_pp0_it1)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3156_pp0_it1)) and not((ap_const_lv1_0 = brmerge3_reg_3152)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_54_reg_3211_pp0_it1))))) then 
            k_buf_0_val_2_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_0_address0 <= tmp_59_1_fu_1148_p1(11 - 1 downto 0);
    k_buf_1_val_0_address1 <= tmp_102_1_fu_1364_p1(11 - 1 downto 0);

    -- k_buf_1_val_0_ce0 assign process. --
    k_buf_1_val_0_ce0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_6, ap_reg_ppiten_pp0_it1, ap_sig_bdd_210, ap_reg_ppiten_pp0_it2, ap_sig_bdd_238, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_6) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            k_buf_1_val_0_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_1_val_0_ce1 assign process. --
    k_buf_1_val_0_ce1_assign_proc : process(ap_sig_bdd_210, ap_reg_ppiten_pp0_it2, ap_sig_bdd_238, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            k_buf_1_val_0_ce1 <= ap_const_logic_1;
        else 
            k_buf_1_val_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_0_d1 <= p_src_data_stream_1_V_dout;

    -- k_buf_1_val_0_we1 assign process. --
    k_buf_1_val_0_we1_assign_proc : process(brmerge3_reg_3152, ap_reg_ppstg_tmp_19_reg_3156_pp0_it1, ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1, ap_sig_bdd_210, ap_reg_ppiten_pp0_it2, ap_sig_bdd_238, ap_reg_ppiten_pp0_it9)
    begin
        if (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3156_pp0_it1)) and not((ap_const_lv1_0 = brmerge3_reg_3152)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9))))))) then 
            k_buf_1_val_0_we1 <= ap_const_logic_1;
        else 
            k_buf_1_val_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_1_addr_1_gep_fu_530_p3 <= tmp_102_1_fu_1364_p1(11 - 1 downto 0);
    k_buf_1_val_1_address0 <= tmp_59_1_fu_1148_p1(11 - 1 downto 0);

    -- k_buf_1_val_1_address1 assign process. --
    k_buf_1_val_1_address1_assign_proc : process(ap_reg_ppstg_tmp_67_1_reg_3219_pp0_it1, tmp_102_1_fu_1364_p1, k_buf_1_val_1_addr_1_gep_fu_530_p3, ap_sig_bdd_676)
    begin
        if (ap_sig_bdd_676) then
            if (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_67_1_reg_3219_pp0_it1))) then 
                k_buf_1_val_1_address1 <= k_buf_1_val_1_addr_1_gep_fu_530_p3;
            elsif ((ap_const_lv1_0 = ap_reg_ppstg_tmp_67_1_reg_3219_pp0_it1)) then 
                k_buf_1_val_1_address1 <= tmp_102_1_fu_1364_p1(11 - 1 downto 0);
            else 
                k_buf_1_val_1_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            k_buf_1_val_1_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    -- k_buf_1_val_1_ce0 assign process. --
    k_buf_1_val_1_ce0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_6, ap_reg_ppiten_pp0_it1, ap_sig_bdd_210, ap_reg_ppiten_pp0_it2, ap_sig_bdd_238, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_6) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            k_buf_1_val_1_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_1_val_1_ce1 assign process. --
    k_buf_1_val_1_ce1_assign_proc : process(brmerge3_reg_3152, ap_reg_ppstg_tmp_19_reg_3156_pp0_it1, ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1, ap_sig_bdd_210, ap_reg_ppiten_pp0_it2, ap_sig_bdd_238, ap_reg_ppiten_pp0_it9, ap_reg_ppstg_tmp_67_1_reg_3219_pp0_it1)
    begin
        if (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3156_pp0_it1)) and not((ap_const_lv1_0 = brmerge3_reg_3152)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_67_1_reg_3219_pp0_it1)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3156_pp0_it1)) and not((ap_const_lv1_0 = brmerge3_reg_3152)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_67_1_reg_3219_pp0_it1))))) then 
            k_buf_1_val_1_ce1 <= ap_const_logic_1;
        else 
            k_buf_1_val_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_1_d1 <= k_buf_1_val_0_q0;

    -- k_buf_1_val_1_we1 assign process. --
    k_buf_1_val_1_we1_assign_proc : process(brmerge3_reg_3152, ap_reg_ppstg_tmp_19_reg_3156_pp0_it1, ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1, ap_sig_bdd_210, ap_reg_ppiten_pp0_it2, ap_sig_bdd_238, ap_reg_ppiten_pp0_it9, ap_reg_ppstg_tmp_67_1_reg_3219_pp0_it1)
    begin
        if (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3156_pp0_it1)) and not((ap_const_lv1_0 = brmerge3_reg_3152)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_67_1_reg_3219_pp0_it1)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3156_pp0_it1)) and not((ap_const_lv1_0 = brmerge3_reg_3152)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_67_1_reg_3219_pp0_it1))))) then 
            k_buf_1_val_1_we1 <= ap_const_logic_1;
        else 
            k_buf_1_val_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_2_address0 <= tmp_59_1_fu_1148_p1(11 - 1 downto 0);
    k_buf_1_val_2_address1 <= tmp_102_1_fu_1364_p1(11 - 1 downto 0);

    -- k_buf_1_val_2_ce0 assign process. --
    k_buf_1_val_2_ce0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_6, ap_reg_ppiten_pp0_it1, ap_sig_bdd_210, ap_reg_ppiten_pp0_it2, ap_sig_bdd_238, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_6) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            k_buf_1_val_2_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_1_val_2_ce1 assign process. --
    k_buf_1_val_2_ce1_assign_proc : process(ap_sig_bdd_210, ap_reg_ppiten_pp0_it2, ap_sig_bdd_238, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            k_buf_1_val_2_ce1 <= ap_const_logic_1;
        else 
            k_buf_1_val_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_2_d1 <= k_buf_1_val_1_q0;

    -- k_buf_1_val_2_we1 assign process. --
    k_buf_1_val_2_we1_assign_proc : process(brmerge3_reg_3152, ap_reg_ppstg_tmp_19_reg_3156_pp0_it1, ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1, ap_sig_bdd_210, ap_reg_ppiten_pp0_it2, ap_sig_bdd_238, ap_reg_ppiten_pp0_it9)
    begin
        if (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3156_pp0_it1)) and not((ap_const_lv1_0 = brmerge3_reg_3152)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9))))))) then 
            k_buf_1_val_2_we1 <= ap_const_logic_1;
        else 
            k_buf_1_val_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_0_address0 <= tmp_59_1_fu_1148_p1(11 - 1 downto 0);
    k_buf_2_val_0_address1 <= tmp_102_2_fu_1551_p1(11 - 1 downto 0);

    -- k_buf_2_val_0_ce0 assign process. --
    k_buf_2_val_0_ce0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_6, ap_reg_ppiten_pp0_it1, ap_sig_bdd_210, ap_reg_ppiten_pp0_it2, ap_sig_bdd_238, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_6) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            k_buf_2_val_0_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_2_val_0_ce1 assign process. --
    k_buf_2_val_0_ce1_assign_proc : process(ap_sig_bdd_210, ap_reg_ppiten_pp0_it2, ap_sig_bdd_238, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            k_buf_2_val_0_ce1 <= ap_const_logic_1;
        else 
            k_buf_2_val_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_0_d1 <= p_src_data_stream_2_V_dout;

    -- k_buf_2_val_0_we1 assign process. --
    k_buf_2_val_0_we1_assign_proc : process(brmerge3_reg_3152, ap_reg_ppstg_tmp_19_reg_3156_pp0_it1, ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1, ap_sig_bdd_210, ap_reg_ppiten_pp0_it2, ap_sig_bdd_238, ap_reg_ppiten_pp0_it9)
    begin
        if (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3156_pp0_it1)) and not((ap_const_lv1_0 = brmerge3_reg_3152)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9))))))) then 
            k_buf_2_val_0_we1 <= ap_const_logic_1;
        else 
            k_buf_2_val_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_1_addr_1_gep_fu_570_p3 <= tmp_102_2_fu_1551_p1(11 - 1 downto 0);
    k_buf_2_val_1_address0 <= tmp_59_1_fu_1148_p1(11 - 1 downto 0);

    -- k_buf_2_val_1_address1 assign process. --
    k_buf_2_val_1_address1_assign_proc : process(ap_reg_ppstg_tmp_67_2_reg_3231_pp0_it1, tmp_102_2_fu_1551_p1, k_buf_2_val_1_addr_1_gep_fu_570_p3, ap_sig_bdd_676)
    begin
        if (ap_sig_bdd_676) then
            if (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_67_2_reg_3231_pp0_it1))) then 
                k_buf_2_val_1_address1 <= k_buf_2_val_1_addr_1_gep_fu_570_p3;
            elsif ((ap_const_lv1_0 = ap_reg_ppstg_tmp_67_2_reg_3231_pp0_it1)) then 
                k_buf_2_val_1_address1 <= tmp_102_2_fu_1551_p1(11 - 1 downto 0);
            else 
                k_buf_2_val_1_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            k_buf_2_val_1_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    -- k_buf_2_val_1_ce0 assign process. --
    k_buf_2_val_1_ce0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_6, ap_reg_ppiten_pp0_it1, ap_sig_bdd_210, ap_reg_ppiten_pp0_it2, ap_sig_bdd_238, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_6) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            k_buf_2_val_1_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_2_val_1_ce1 assign process. --
    k_buf_2_val_1_ce1_assign_proc : process(brmerge3_reg_3152, ap_reg_ppstg_tmp_19_reg_3156_pp0_it1, ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1, ap_sig_bdd_210, ap_reg_ppiten_pp0_it2, ap_sig_bdd_238, ap_reg_ppiten_pp0_it9, ap_reg_ppstg_tmp_67_2_reg_3231_pp0_it1)
    begin
        if (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3156_pp0_it1)) and not((ap_const_lv1_0 = brmerge3_reg_3152)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_67_2_reg_3231_pp0_it1)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3156_pp0_it1)) and not((ap_const_lv1_0 = brmerge3_reg_3152)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_67_2_reg_3231_pp0_it1))))) then 
            k_buf_2_val_1_ce1 <= ap_const_logic_1;
        else 
            k_buf_2_val_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_1_d1 <= k_buf_2_val_0_q0;

    -- k_buf_2_val_1_we1 assign process. --
    k_buf_2_val_1_we1_assign_proc : process(brmerge3_reg_3152, ap_reg_ppstg_tmp_19_reg_3156_pp0_it1, ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1, ap_sig_bdd_210, ap_reg_ppiten_pp0_it2, ap_sig_bdd_238, ap_reg_ppiten_pp0_it9, ap_reg_ppstg_tmp_67_2_reg_3231_pp0_it1)
    begin
        if (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3156_pp0_it1)) and not((ap_const_lv1_0 = brmerge3_reg_3152)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_67_2_reg_3231_pp0_it1)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3156_pp0_it1)) and not((ap_const_lv1_0 = brmerge3_reg_3152)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_67_2_reg_3231_pp0_it1))))) then 
            k_buf_2_val_1_we1 <= ap_const_logic_1;
        else 
            k_buf_2_val_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_2_address0 <= tmp_59_1_fu_1148_p1(11 - 1 downto 0);
    k_buf_2_val_2_address1 <= tmp_102_2_fu_1551_p1(11 - 1 downto 0);

    -- k_buf_2_val_2_ce0 assign process. --
    k_buf_2_val_2_ce0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_6, ap_reg_ppiten_pp0_it1, ap_sig_bdd_210, ap_reg_ppiten_pp0_it2, ap_sig_bdd_238, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_6) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            k_buf_2_val_2_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_2_val_2_ce1 assign process. --
    k_buf_2_val_2_ce1_assign_proc : process(ap_sig_bdd_210, ap_reg_ppiten_pp0_it2, ap_sig_bdd_238, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            k_buf_2_val_2_ce1 <= ap_const_logic_1;
        else 
            k_buf_2_val_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_2_d1 <= k_buf_2_val_1_q0;

    -- k_buf_2_val_2_we1 assign process. --
    k_buf_2_val_2_we1_assign_proc : process(brmerge3_reg_3152, ap_reg_ppstg_tmp_19_reg_3156_pp0_it1, ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1, ap_sig_bdd_210, ap_reg_ppiten_pp0_it2, ap_sig_bdd_238, ap_reg_ppiten_pp0_it9)
    begin
        if (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3156_pp0_it1)) and not((ap_const_lv1_0 = brmerge3_reg_3152)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9))))))) then 
            k_buf_2_val_2_we1 <= ap_const_logic_1;
        else 
            k_buf_2_val_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_val_load_0_0_mux_fu_1781_p3 <= 
        src_kernel_win_0_val_0_0_8_reg_3301 when (ap_reg_ppstg_tmp_109_reg_3192_pp0_it2(0) = '1') else 
        src_kernel_win_0_val_0_1_fu_202;
    k_buf_val_load_0_1_mux_fu_1775_p3 <= 
        src_kernel_win_0_val_1_0_8_reg_3310 when (ap_reg_ppstg_tmp_109_reg_3192_pp0_it2(0) = '1') else 
        src_kernel_win_0_val_1_1_fu_214;
    k_buf_val_load_0_2_mux_fu_1769_p3 <= 
        src_kernel_win_0_val_2_0_reg_3319 when (ap_reg_ppstg_tmp_109_reg_3192_pp0_it2(0) = '1') else 
        src_kernel_win_0_val_2_1_fu_226;
    k_buf_val_load_1_0_mux_fu_1957_p3 <= 
        src_kernel_win_1_val_0_0_7_reg_3338 when (ap_reg_ppstg_tmp_109_reg_3192_pp0_it2(0) = '1') else 
        src_kernel_win_1_val_0_1_fu_238;
    k_buf_val_load_1_1_mux_fu_1951_p3 <= 
        src_kernel_win_1_val_1_0_8_reg_3347 when (ap_reg_ppstg_tmp_109_reg_3192_pp0_it2(0) = '1') else 
        src_kernel_win_1_val_1_1_fu_250;
    k_buf_val_load_1_2_mux_fu_1945_p3 <= 
        src_kernel_win_1_val_2_0_reg_3356 when (ap_reg_ppstg_tmp_109_reg_3192_pp0_it2(0) = '1') else 
        src_kernel_win_1_val_2_1_fu_262;
    k_buf_val_load_2_0_mux_fu_2140_p3 <= 
        src_kernel_win_2_val_0_0_7_reg_3378 when (ap_reg_ppstg_tmp_109_reg_3192_pp0_it2(0) = '1') else 
        src_kernel_win_2_val_0_1_fu_270;
    k_buf_val_load_2_1_mux_fu_2146_p3 <= 
        src_kernel_win_2_val_1_0_8_reg_3387 when (ap_reg_ppstg_tmp_109_reg_3192_pp0_it2(0) = '1') else 
        src_kernel_win_2_val_1_1_fu_246;
    k_buf_val_load_2_2_mux_fu_2152_p3 <= 
        src_kernel_win_2_val_2_0_reg_3396 when (ap_reg_ppstg_tmp_109_reg_3192_pp0_it2(0) = '1') else 
        src_kernel_win_2_val_2_1_fu_222;
    locy_0_1_t_fu_969_p2 <= std_logic_vector(unsigned(tmp_63_fu_952_p3) - unsigned(tmp_59_fu_918_p3));
    locy_0_2_t_fu_975_p2 <= std_logic_vector(unsigned(tmp_63_fu_952_p3) - unsigned(tmp_62_fu_940_p3));
    locy_2_1_t_fu_928_p2 <= std_logic_vector(unsigned(tmp_100_fu_924_p1) - unsigned(tmp_59_fu_918_p3));
    locy_2_2_t_fu_946_p2 <= std_logic_vector(unsigned(tmp_100_fu_924_p1) - unsigned(tmp_62_fu_940_p3));
    locy_2_fu_902_p2 <= std_logic_vector(unsigned(p_i_i_2_fu_890_p3) - unsigned(t_2_fu_897_p3));
    locy_fu_963_p2 <= std_logic_vector(unsigned(tmp_63_fu_952_p3) - unsigned(tmp_104_fu_959_p1));
    or_cond307_i_i_fu_1018_p2 <= (tmp_17_reg_3063 and icmp2_fu_1012_p2);
    or_cond_2_fu_885_p2 <= (icmp_reg_3075 and tmp_61_2_fu_881_p2);
    or_cond_i335_i_i_fu_1056_p2 <= (tmp_41_fu_1051_p2 and rev3_fu_1045_p2);
    or_cond_i_i_i_2_1_fu_815_p2 <= (tmp_69_2_1_fu_810_p2 and rev_fu_804_p2);
    or_cond_i_i_i_2_2_fu_858_p2 <= (tmp_69_2_2_fu_853_p2 and rev2_fu_847_p2);
    p_assign_1_1_fu_1136_p3 <= 
        ap_const_lv13_0 when (tmp_109_reg_3192(0) = '1') else 
        tmp_43_1_reg_3043;
    p_assign_1_cast_fu_1113_p3 <= 
        ap_const_lv11_0 when (tmp_109_reg_3192(0) = '1') else 
        tmp_50_reg_3038;
    p_dst_data_stream_0_V_din <= tmp_47_reg_3640;

    -- p_dst_data_stream_0_V_write assign process. --
    p_dst_data_stream_0_V_write_assign_proc : process(ap_sig_bdd_210, ap_reg_ppiten_pp0_it2, ap_reg_ppstg_or_cond307_i_i_reg_3165_pp0_it8, ap_sig_bdd_238, ap_reg_ppiten_pp0_it9)
    begin
        if ((not((ap_const_lv1_0 = ap_reg_ppstg_or_cond307_i_i_reg_3165_pp0_it8)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            p_dst_data_stream_0_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_0_V_write <= ap_const_logic_0;
        end if; 
    end process;

    p_dst_data_stream_1_V_din <= tmp_58_reg_3645;

    -- p_dst_data_stream_1_V_write assign process. --
    p_dst_data_stream_1_V_write_assign_proc : process(ap_sig_bdd_210, ap_reg_ppiten_pp0_it2, ap_reg_ppstg_or_cond307_i_i_reg_3165_pp0_it8, ap_sig_bdd_238, ap_reg_ppiten_pp0_it9)
    begin
        if ((not((ap_const_lv1_0 = ap_reg_ppstg_or_cond307_i_i_reg_3165_pp0_it8)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            p_dst_data_stream_1_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_1_V_write <= ap_const_logic_0;
        end if; 
    end process;

    p_dst_data_stream_2_V_din <= tmp_60_reg_3650;

    -- p_dst_data_stream_2_V_write assign process. --
    p_dst_data_stream_2_V_write_assign_proc : process(ap_sig_bdd_210, ap_reg_ppiten_pp0_it2, ap_reg_ppstg_or_cond307_i_i_reg_3165_pp0_it8, ap_sig_bdd_238, ap_reg_ppiten_pp0_it9)
    begin
        if ((not((ap_const_lv1_0 = ap_reg_ppstg_or_cond307_i_i_reg_3165_pp0_it8)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            p_dst_data_stream_2_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_2_V_write <= ap_const_logic_0;
        end if; 
    end process;

    p_i_i_2_fu_890_p3 <= 
        ap_const_lv13_2 when (tmp_61_2_fu_881_p2(0) = '1') else 
        ref_reg_3031;
    p_neg313_i_i_cast_fu_705_p2 <= (tmp_fu_702_p1 xor ap_const_lv2_3);

    -- p_src_data_stream_0_V_read assign process. --
    p_src_data_stream_0_V_read_assign_proc : process(brmerge3_reg_3152, ap_reg_ppstg_tmp_19_reg_3156_pp0_it1, ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1, ap_sig_bdd_210, ap_reg_ppiten_pp0_it2, ap_sig_bdd_238, ap_reg_ppiten_pp0_it9)
    begin
        if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3156_pp0_it1)) and not((ap_const_lv1_0 = brmerge3_reg_3152)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            p_src_data_stream_0_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_0_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- p_src_data_stream_1_V_read assign process. --
    p_src_data_stream_1_V_read_assign_proc : process(brmerge3_reg_3152, ap_reg_ppstg_tmp_19_reg_3156_pp0_it1, ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1, ap_sig_bdd_210, ap_reg_ppiten_pp0_it2, ap_sig_bdd_238, ap_reg_ppiten_pp0_it9)
    begin
        if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3156_pp0_it1)) and not((ap_const_lv1_0 = brmerge3_reg_3152)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            p_src_data_stream_1_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_1_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- p_src_data_stream_2_V_read assign process. --
    p_src_data_stream_2_V_read_assign_proc : process(brmerge3_reg_3152, ap_reg_ppstg_tmp_19_reg_3156_pp0_it1, ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1, ap_sig_bdd_210, ap_reg_ppiten_pp0_it2, ap_sig_bdd_238, ap_reg_ppiten_pp0_it9)
    begin
        if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3156_pp0_it1)) and not((ap_const_lv1_0 = brmerge3_reg_3152)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_210 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)) or (ap_sig_bdd_238 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            p_src_data_stream_2_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_2_V_read <= ap_const_logic_0;
        end if; 
    end process;

    ref_fu_711_p2 <= std_logic_vector(signed(ap_const_lv13_1FFF) + signed(rows_assign_cast_reg_2689));
    rev2_fu_847_p2 <= (tmp_101_fu_839_p3 xor ap_const_lv1_1);
    rev3_fu_1045_p2 <= (tmp_108_fu_1037_p3 xor ap_const_lv1_1);
    rev_fu_804_p2 <= (tmp_97_fu_796_p3 xor ap_const_lv1_1);
    rows_assign_cast_fu_643_p1 <= std_logic_vector(resize(unsigned(p_src_rows_V_read),13));
    sel_tmp22_fu_1218_p2 <= "1" when (col_assign_fu_1167_p2 = ap_const_lv2_0) else "0";
    sel_tmp24_fu_1394_p2 <= "1" when (col_assign_4_1_0_t_fu_1390_p2 = ap_const_lv2_1) else "0";
    sel_tmp25_fu_1408_p2 <= "1" when (col_assign_4_1_0_t_fu_1390_p2 = ap_const_lv2_0) else "0";
    sel_tmp26_fu_1581_p2 <= "1" when (col_assign_4_2_0_t_fu_1577_p2 = ap_const_lv2_1) else "0";
    sel_tmp27_fu_1595_p2 <= "1" when (col_assign_4_2_0_t_fu_1577_p2 = ap_const_lv2_0) else "0";
    sel_tmp_fu_1204_p2 <= "1" when (col_assign_fu_1167_p2 = ap_const_lv2_1) else "0";
    src_kernel_win_0_val_0_0_5_fu_1805_p1 <= col_buf_0_val_0_0_10_fu_286;
    src_kernel_win_0_val_0_0_5_fu_1805_p2 <= col_buf_0_val_0_0_12_fu_290;
    src_kernel_win_0_val_0_0_5_fu_1805_p3 <= col_buf_0_val_0_0_13_fu_294;
    src_kernel_win_0_val_0_0_5_fu_1805_p4 <= col_assign_3_0_t_reg_3328;
    src_kernel_win_0_val_0_0_fu_1730_p1 <= src_kernel_win_0_val_0_0_8_reg_3301;
    src_kernel_win_0_val_0_0_fu_1730_p2 <= src_kernel_win_0_val_1_0_8_reg_3310;
    src_kernel_win_0_val_0_0_fu_1730_p3 <= src_kernel_win_0_val_2_0_reg_3319;
    src_kernel_win_0_val_0_0_fu_1730_p4 <= locy_reg_3137;
    src_kernel_win_0_val_1_0_5_fu_1816_p1 <= col_buf_0_val_1_0_9_fu_274;
    src_kernel_win_0_val_1_0_5_fu_1816_p2 <= col_buf_0_val_1_0_10_fu_278;
    src_kernel_win_0_val_1_0_5_fu_1816_p3 <= col_buf_0_val_1_0_11_fu_282;
    src_kernel_win_0_val_1_0_5_fu_1816_p4 <= col_assign_3_0_t_reg_3328;
    src_kernel_win_0_val_1_0_fu_1738_p1 <= src_kernel_win_0_val_0_0_8_reg_3301;
    src_kernel_win_0_val_1_0_fu_1738_p2 <= src_kernel_win_0_val_1_0_8_reg_3310;
    src_kernel_win_0_val_1_0_fu_1738_p3 <= src_kernel_win_0_val_2_0_reg_3319;
    src_kernel_win_0_val_1_0_fu_1738_p4 <= locy_0_1_t_reg_3142;
    src_kernel_win_0_val_2_0_3_fu_1746_p1 <= src_kernel_win_0_val_0_0_8_reg_3301;
    src_kernel_win_0_val_2_0_3_fu_1746_p2 <= src_kernel_win_0_val_1_0_8_reg_3310;
    src_kernel_win_0_val_2_0_3_fu_1746_p3 <= src_kernel_win_0_val_2_0_reg_3319;
    src_kernel_win_0_val_2_0_3_fu_1746_p4 <= locy_0_2_t_reg_3147;
    src_kernel_win_0_val_2_0_4_fu_1836_p1 <= right_border_buf_0_val_0_0_fu_154;
    src_kernel_win_0_val_2_0_4_fu_1836_p2 <= right_border_buf_0_val_0_1_fu_158;
    src_kernel_win_0_val_2_0_4_fu_1836_p3 <= right_border_buf_0_val_0_2_fu_162;
    src_kernel_win_0_val_2_0_4_fu_1836_p4 <= col_assign_3_0_t_reg_3328;
    src_kernel_win_1_val_0_0_4_fu_1981_p1 <= col_buf_1_val_0_0_10_fu_310;
    src_kernel_win_1_val_0_0_4_fu_1981_p2 <= col_buf_1_val_0_0_12_fu_314;
    src_kernel_win_1_val_0_0_4_fu_1981_p3 <= col_buf_1_val_0_0_13_fu_318;
    src_kernel_win_1_val_0_0_4_fu_1981_p4 <= col_assign_3_1_t1_reg_3371;
    src_kernel_win_1_val_0_0_fu_1906_p1 <= src_kernel_win_1_val_0_0_7_reg_3338;
    src_kernel_win_1_val_0_0_fu_1906_p2 <= src_kernel_win_1_val_1_0_8_reg_3347;
    src_kernel_win_1_val_0_0_fu_1906_p3 <= src_kernel_win_1_val_2_0_reg_3356;
    src_kernel_win_1_val_0_0_fu_1906_p4 <= tmp_96_reg_3119;
    src_kernel_win_1_val_1_0_6_fu_1914_p1 <= src_kernel_win_1_val_0_0_7_reg_3338;
    src_kernel_win_1_val_1_0_6_fu_1914_p2 <= src_kernel_win_1_val_1_0_8_reg_3347;
    src_kernel_win_1_val_1_0_6_fu_1914_p3 <= src_kernel_win_1_val_2_0_reg_3356;
    src_kernel_win_1_val_1_0_6_fu_1914_p4 <= locy_2_1_t_reg_3125;
    src_kernel_win_1_val_1_0_fu_2010_p3 <= 
        ap_const_lv8_0 when (tmp_112_reg_3365(0) = '1') else 
        tmp_64_fu_1992_p5;
    src_kernel_win_1_val_2_0_2_fu_1922_p1 <= src_kernel_win_1_val_0_0_7_reg_3338;
    src_kernel_win_1_val_2_0_2_fu_1922_p2 <= src_kernel_win_1_val_1_0_8_reg_3347;
    src_kernel_win_1_val_2_0_2_fu_1922_p3 <= src_kernel_win_1_val_2_0_reg_3356;
    src_kernel_win_1_val_2_0_2_fu_1922_p4 <= locy_2_2_t_reg_3131;
    src_kernel_win_2_val_0_0_4_fu_2176_p1 <= col_buf_2_val_0_0_10_fu_334;
    src_kernel_win_2_val_0_0_4_fu_2176_p2 <= col_buf_2_val_0_0_12_fu_338;
    src_kernel_win_2_val_0_0_4_fu_2176_p3 <= col_buf_2_val_0_0_13_fu_342;
    src_kernel_win_2_val_0_0_4_fu_2176_p4 <= col_assign_3_2_t1_reg_3411;
    src_kernel_win_2_val_0_0_fu_2101_p1 <= src_kernel_win_2_val_0_0_7_reg_3378;
    src_kernel_win_2_val_0_0_fu_2101_p2 <= src_kernel_win_2_val_1_0_8_reg_3387;
    src_kernel_win_2_val_0_0_fu_2101_p3 <= src_kernel_win_2_val_2_0_reg_3396;
    src_kernel_win_2_val_0_0_fu_2101_p4 <= tmp_96_reg_3119;
    src_kernel_win_2_val_1_0_6_fu_2109_p1 <= src_kernel_win_2_val_0_0_7_reg_3378;
    src_kernel_win_2_val_1_0_6_fu_2109_p2 <= src_kernel_win_2_val_1_0_8_reg_3387;
    src_kernel_win_2_val_1_0_6_fu_2109_p3 <= src_kernel_win_2_val_2_0_reg_3396;
    src_kernel_win_2_val_1_0_6_fu_2109_p4 <= locy_2_1_t_reg_3125;
    src_kernel_win_2_val_1_0_fu_2205_p3 <= 
        ap_const_lv8_0 when (tmp_115_reg_3405(0) = '1') else 
        tmp_66_fu_2187_p5;
    src_kernel_win_2_val_2_0_2_fu_2117_p1 <= src_kernel_win_2_val_0_0_7_reg_3378;
    src_kernel_win_2_val_2_0_2_fu_2117_p2 <= src_kernel_win_2_val_1_0_8_reg_3387;
    src_kernel_win_2_val_2_0_2_fu_2117_p3 <= src_kernel_win_2_val_2_0_reg_3396;
    src_kernel_win_2_val_2_0_2_fu_2117_p4 <= locy_2_2_t_reg_3131;
    src_kernel_win_val_1_0_0_7_fu_2003_p3 <= 
        ap_const_lv8_0 when (tmp_112_reg_3365(0) = '1') else 
        src_kernel_win_1_val_0_0_4_fu_1981_p5;
    src_kernel_win_val_2_0_0_7_fu_2198_p3 <= 
        ap_const_lv8_0 when (tmp_115_reg_3405(0) = '1') else 
        src_kernel_win_2_val_0_0_4_fu_2176_p5;
    t_2_fu_897_p3 <= 
        ImagLoc_y_reg_3068 when (tmp_69_2_reg_3084(0) = '1') else 
        ref_reg_3031;
    temp_0_i_i_i_061_i_i_1_0_0_1_fu_1898_p3 <= 
        src_kernel_win_0_val_2_1_fu_226 when (tmp_118_0_0_1_fu_1892_p2(0) = '1') else 
        src_kernel_win_0_val_2_2_fu_230;
    temp_0_i_i_i_061_i_i_1_0_0_2_fu_2328_p3 <= 
        src_kernel_win_0_val_2_1_fu_226 when (tmp_118_0_0_2_fu_2323_p2(0) = '1') else 
        temp_0_i_i_i_061_i_i_1_0_0_1_reg_3460;
    temp_0_i_i_i_061_i_i_1_0_1_1_fu_2423_p3 <= 
        ap_reg_ppstg_src_kernel_win_0_val_1_1_2_reg_3425_pp0_it4 when (tmp_118_0_1_1_fu_2418_p2(0) = '1') else 
        temp_0_i_i_i_061_i_i_1_0_1_fu_2413_p3;
    temp_0_i_i_i_061_i_i_1_0_1_2_fu_2471_p3 <= 
        ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_reg_3484_pp0_it5 when (tmp_118_0_1_2_fu_2467_p2(0) = '1') else 
        temp_0_i_i_i_061_i_i_1_0_1_1_reg_3559;
    temp_0_i_i_i_061_i_i_1_0_1_fu_2413_p3 <= 
        src_kernel_win_0_val_1_2_lo_reg_3490 when (tmp_118_0_1_reg_3500(0) = '1') else 
        temp_0_i_i_i_061_i_i_1_0_0_2_reg_3495;
    temp_0_i_i_i_061_i_i_1_0_2_1_fu_2543_p3 <= 
        ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_3418_pp0_it6 when (tmp_118_0_2_1_fu_2538_p2(0) = '1') else 
        temp_0_i_i_i_061_i_i_1_0_2_fu_2533_p3;
    temp_0_i_i_i_061_i_i_1_0_2_fu_2533_p3 <= 
        src_kernel_win_0_val_0_2_lo_reg_3577 when (tmp_118_0_2_reg_3587(0) = '1') else 
        temp_0_i_i_i_061_i_i_1_0_1_2_reg_3582;
    temp_0_i_i_i_061_i_i_1_1_0_1_fu_2093_p3 <= 
        src_kernel_win_1_val_2_1_fu_262 when (tmp_118_1_0_1_fu_2087_p2(0) = '1') else 
        src_kernel_win_1_val_2_2_fu_266;
    temp_0_i_i_i_061_i_i_1_1_0_2_fu_2358_p3 <= 
        src_kernel_win_1_val_2_1_fu_262 when (tmp_118_1_0_2_fu_2353_p2(0) = '1') else 
        temp_0_i_i_i_061_i_i_1_1_0_1_reg_3466;
    temp_0_i_i_i_061_i_i_1_1_1_1_fu_2440_p3 <= 
        ap_reg_ppstg_src_kernel_win_1_val_1_1_2_reg_3446_pp0_it4 when (tmp_118_1_1_1_fu_2435_p2(0) = '1') else 
        temp_0_i_i_i_061_i_i_1_1_1_fu_2430_p3;
    temp_0_i_i_i_061_i_i_1_1_1_2_fu_2490_p3 <= 
        ap_reg_ppstg_src_kernel_win_1_val_1_1_lo_reg_3511_pp0_it5 when (tmp_118_1_1_2_fu_2486_p2(0) = '1') else 
        temp_0_i_i_i_061_i_i_1_1_1_1_reg_3565;
    temp_0_i_i_i_061_i_i_1_1_1_fu_2430_p3 <= 
        src_kernel_win_1_val_1_2_lo_reg_3517 when (tmp_118_1_1_reg_3527(0) = '1') else 
        temp_0_i_i_i_061_i_i_1_1_0_2_reg_3522;
    temp_0_i_i_i_061_i_i_1_1_2_1_fu_2560_p3 <= 
        ap_reg_ppstg_src_kernel_win_1_val_0_1_2_reg_3432_pp0_it6 when (tmp_118_1_2_1_fu_2555_p2(0) = '1') else 
        temp_0_i_i_i_061_i_i_1_1_2_fu_2550_p3;
    temp_0_i_i_i_061_i_i_1_1_2_fu_2550_p3 <= 
        src_kernel_win_1_val_0_2_lo_reg_3592 when (tmp_118_1_2_reg_3602(0) = '1') else 
        temp_0_i_i_i_061_i_i_1_1_1_2_reg_3597;
    temp_0_i_i_i_061_i_i_1_2_0_1_fu_2288_p3 <= 
        src_kernel_win_2_val_2_1_fu_222 when (tmp_118_2_0_1_fu_2282_p2(0) = '1') else 
        src_kernel_win_2_val_2_2_fu_210;
    temp_0_i_i_i_061_i_i_1_2_0_2_fu_2388_p3 <= 
        src_kernel_win_2_val_2_1_fu_222 when (tmp_118_2_0_2_fu_2383_p2(0) = '1') else 
        temp_0_i_i_i_061_i_i_1_2_0_1_reg_3472;
    temp_0_i_i_i_061_i_i_1_2_1_1_fu_2457_p3 <= 
        ap_reg_ppstg_src_kernel_win_2_val_1_1_2_reg_3439_pp0_it4 when (tmp_118_2_1_1_fu_2452_p2(0) = '1') else 
        temp_0_i_i_i_061_i_i_1_2_1_fu_2447_p3;
    temp_0_i_i_i_061_i_i_1_2_1_2_fu_2509_p3 <= 
        ap_reg_ppstg_src_kernel_win_2_val_1_1_lo_reg_3537_pp0_it5 when (tmp_118_2_1_2_fu_2505_p2(0) = '1') else 
        temp_0_i_i_i_061_i_i_1_2_1_1_reg_3571;
    temp_0_i_i_i_061_i_i_1_2_1_fu_2447_p3 <= 
        src_kernel_win_2_val_1_2_lo_reg_3532 when (tmp_118_2_1_reg_3554(0) = '1') else 
        temp_0_i_i_i_061_i_i_1_2_0_2_reg_3549;
    temp_0_i_i_i_061_i_i_1_2_2_1_fu_2577_p3 <= 
        ap_reg_ppstg_src_kernel_win_2_val_0_1_2_reg_3453_pp0_it6 when (tmp_118_2_2_1_fu_2572_p2(0) = '1') else 
        temp_0_i_i_i_061_i_i_1_2_2_fu_2567_p3;
    temp_0_i_i_i_061_i_i_1_2_2_fu_2567_p3 <= 
        src_kernel_win_2_val_0_2_lo_reg_3607 when (tmp_118_2_2_reg_3617(0) = '1') else 
        temp_0_i_i_i_061_i_i_1_2_1_2_reg_3612;
    tmp_100_fu_924_p1 <= p_i_i_2_fu_890_p3(2 - 1 downto 0);
    tmp_101_fu_839_p3 <= y_1_2_1_fu_833_p2(12 downto 12);
    tmp_102_1_fu_1364_p1 <= std_logic_vector(resize(unsigned(x_1_cast_fu_1326_p1),64));
    tmp_102_2_fu_1551_p1 <= std_logic_vector(resize(unsigned(x_1_cast_fu_1326_p1),64));
    tmp_103_fu_872_p1 <= y_1_2_1_fu_833_p2(2 - 1 downto 0);
    tmp_104_fu_959_p1 <= t_2_fu_897_p3(2 - 1 downto 0);
    tmp_105_fu_1002_p4 <= p_029_0_i_i_reg_632(11 downto 1);
    tmp_106_fu_1029_p1 <= ImagLoc_x_fu_1023_p2(2 - 1 downto 0);
    tmp_107_fu_1033_p1 <= ImagLoc_x_fu_1023_p2(11 - 1 downto 0);
    tmp_108_fu_1037_p3 <= ImagLoc_x_fu_1023_p2(12 downto 12);
    tmp_109_fu_1062_p3 <= ImagLoc_x_fu_1023_p2(12 downto 12);
    tmp_10_fu_675_p2 <= std_logic_vector(unsigned(tmp_8_reg_610) + unsigned(ap_const_lv2_1));
    tmp_110_fu_1132_p1 <= x_fu_1119_p3(2 - 1 downto 0);
    tmp_113_fu_1341_p1 <= x_1_reg_3262(2 - 1 downto 0);
    tmp_116_fu_1528_p1 <= x_1_reg_3262(2 - 1 downto 0);
    tmp_118_0_0_1_fu_1892_p2 <= "1" when (unsigned(src_kernel_win_0_val_2_1_fu_226) < unsigned(src_kernel_win_0_val_2_2_fu_230)) else "0";
    tmp_118_0_0_2_fu_2323_p2 <= "1" when (unsigned(src_kernel_win_0_val_2_1_fu_226) < unsigned(temp_0_i_i_i_061_i_i_1_0_0_1_reg_3460)) else "0";
    tmp_118_0_1_1_fu_2418_p2 <= "1" when (unsigned(ap_reg_ppstg_src_kernel_win_0_val_1_1_2_reg_3425_pp0_it4) < unsigned(temp_0_i_i_i_061_i_i_1_0_1_fu_2413_p3)) else "0";
    tmp_118_0_1_2_fu_2467_p2 <= "1" when (unsigned(ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_reg_3484_pp0_it5) < unsigned(temp_0_i_i_i_061_i_i_1_0_1_1_reg_3559)) else "0";
    tmp_118_0_1_fu_2335_p2 <= "1" when (unsigned(src_kernel_win_0_val_1_2_fu_218) < unsigned(temp_0_i_i_i_061_i_i_1_0_0_2_fu_2328_p3)) else "0";
    tmp_118_0_2_1_fu_2538_p2 <= "1" when (unsigned(ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_3418_pp0_it6) < unsigned(temp_0_i_i_i_061_i_i_1_0_2_fu_2533_p3)) else "0";
    tmp_118_0_2_2_fu_2584_p2 <= "1" when (unsigned(ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_reg_3478_pp0_it7) < unsigned(temp_0_i_i_i_061_i_i_1_0_2_1_reg_3622)) else "0";
    tmp_118_0_2_fu_2477_p2 <= "1" when (unsigned(src_kernel_win_0_val_0_2_fu_206) < unsigned(temp_0_i_i_i_061_i_i_1_0_1_2_fu_2471_p3)) else "0";
    tmp_118_1_0_1_fu_2087_p2 <= "1" when (unsigned(src_kernel_win_1_val_2_1_fu_262) < unsigned(src_kernel_win_1_val_2_2_fu_266)) else "0";
    tmp_118_1_0_2_fu_2353_p2 <= "1" when (unsigned(src_kernel_win_1_val_2_1_fu_262) < unsigned(temp_0_i_i_i_061_i_i_1_1_0_1_reg_3466)) else "0";
    tmp_118_1_1_1_fu_2435_p2 <= "1" when (unsigned(ap_reg_ppstg_src_kernel_win_1_val_1_1_2_reg_3446_pp0_it4) < unsigned(temp_0_i_i_i_061_i_i_1_1_1_fu_2430_p3)) else "0";
    tmp_118_1_1_2_fu_2486_p2 <= "1" when (unsigned(ap_reg_ppstg_src_kernel_win_1_val_1_1_lo_reg_3511_pp0_it5) < unsigned(temp_0_i_i_i_061_i_i_1_1_1_1_reg_3565)) else "0";
    tmp_118_1_1_fu_2365_p2 <= "1" when (unsigned(src_kernel_win_1_val_1_2_fu_254) < unsigned(temp_0_i_i_i_061_i_i_1_1_0_2_fu_2358_p3)) else "0";
    tmp_118_1_2_1_fu_2555_p2 <= "1" when (unsigned(ap_reg_ppstg_src_kernel_win_1_val_0_1_2_reg_3432_pp0_it6) < unsigned(temp_0_i_i_i_061_i_i_1_1_2_fu_2550_p3)) else "0";
    tmp_118_1_2_2_fu_2594_p2 <= "1" when (unsigned(ap_reg_ppstg_src_kernel_win_1_val_0_1_lo_reg_3505_pp0_it7) < unsigned(temp_0_i_i_i_061_i_i_1_1_2_1_reg_3628)) else "0";
    tmp_118_1_2_fu_2496_p2 <= "1" when (unsigned(src_kernel_win_1_val_0_2_fu_242) < unsigned(temp_0_i_i_i_061_i_i_1_1_1_2_fu_2490_p3)) else "0";
    tmp_118_2_0_1_fu_2282_p2 <= "1" when (unsigned(src_kernel_win_2_val_2_1_fu_222) < unsigned(src_kernel_win_2_val_2_2_fu_210)) else "0";
    tmp_118_2_0_2_fu_2383_p2 <= "1" when (unsigned(src_kernel_win_2_val_2_1_fu_222) < unsigned(temp_0_i_i_i_061_i_i_1_2_0_1_reg_3472)) else "0";
    tmp_118_2_1_1_fu_2452_p2 <= "1" when (unsigned(ap_reg_ppstg_src_kernel_win_2_val_1_1_2_reg_3439_pp0_it4) < unsigned(temp_0_i_i_i_061_i_i_1_2_1_fu_2447_p3)) else "0";
    tmp_118_2_1_2_fu_2505_p2 <= "1" when (unsigned(ap_reg_ppstg_src_kernel_win_2_val_1_1_lo_reg_3537_pp0_it5) < unsigned(temp_0_i_i_i_061_i_i_1_2_1_1_reg_3571)) else "0";
    tmp_118_2_1_fu_2395_p2 <= "1" when (unsigned(src_kernel_win_2_val_1_2_fu_234) < unsigned(temp_0_i_i_i_061_i_i_1_2_0_2_fu_2388_p3)) else "0";
    tmp_118_2_2_1_fu_2572_p2 <= "1" when (unsigned(ap_reg_ppstg_src_kernel_win_2_val_0_1_2_reg_3453_pp0_it6) < unsigned(temp_0_i_i_i_061_i_i_1_2_2_fu_2567_p3)) else "0";
    tmp_118_2_2_2_fu_2604_p2 <= "1" when (unsigned(ap_reg_ppstg_src_kernel_win_2_val_0_1_lo_reg_3543_pp0_it7) < unsigned(temp_0_i_i_i_061_i_i_1_2_2_1_reg_3634)) else "0";
    tmp_118_2_2_fu_2515_p2 <= "1" when (unsigned(src_kernel_win_2_val_0_2_fu_258) < unsigned(temp_0_i_i_i_061_i_i_1_2_1_2_fu_2509_p3)) else "0";
    tmp_11_fu_681_p2 <= "1" when (tmp_8_reg_610 = ap_const_lv2_2) else "0";
    tmp_12_fu_697_p2 <= std_logic_vector(signed(ap_const_lv13_1FFD) + signed(cols_assign_cast_reg_2698));
    tmp_13_cast_fu_734_p1 <= std_logic_vector(resize(unsigned(p_016_0_i_i_reg_621),13));
    tmp_14_fu_738_p2 <= "1" when (unsigned(tmp_13_cast_fu_734_p1) < unsigned(heightloop_reg_3002)) else "0";
    tmp_17_fu_749_p2 <= "1" when (unsigned(p_016_0_i_i_reg_621) > unsigned(ap_const_lv12_4)) else "0";
    tmp_18_cast_fu_987_p1 <= std_logic_vector(resize(unsigned(p_029_0_i_i_reg_632),13));
    tmp_19_fu_991_p2 <= "1" when (unsigned(tmp_18_cast_fu_987_p1) < unsigned(widthloop_reg_3007)) else "0";
    tmp_3_fu_651_p2 <= std_logic_vector(unsigned(tmp_2_reg_588) + unsigned(ap_const_lv2_1));
    tmp_41_fu_1051_p2 <= "1" when (signed(ImagLoc_x_fu_1023_p2) < signed(cols_assign_cast_reg_2698)) else "0";
    tmp_43_1_fu_725_p2 <= std_logic_vector(signed(ap_const_lv13_1FFF) + signed(cols_assign_cast_reg_2698));
    tmp_47_fu_2588_p3 <= 
        ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_reg_3478_pp0_it7 when (tmp_118_0_2_2_fu_2584_p2(0) = '1') else 
        temp_0_i_i_i_061_i_i_1_0_2_1_reg_3622;
    tmp_49_fu_876_p2 <= "1" when (signed(ImagLoc_y_reg_3068) < signed(ap_const_lv13_1FFF)) else "0";
    tmp_4_fu_657_p2 <= "1" when (tmp_2_reg_588 = ap_const_lv2_2) else "0";
    tmp_50_fu_719_p2 <= std_logic_vector(signed(ap_const_lv11_7FF) + signed(tmp_92_fu_716_p1));
    tmp_51_fu_1125_p1 <= std_logic_vector(resize(unsigned(x_fu_1119_p3),64));
    tmp_54_fu_1076_p2 <= "1" when (signed(ImagLoc_x_fu_1023_p2) < signed(tmp_12_reg_3012)) else "0";
    tmp_58_fu_2598_p3 <= 
        ap_reg_ppstg_src_kernel_win_1_val_0_1_lo_reg_3505_pp0_it7 when (tmp_118_1_2_2_fu_2594_p2(0) = '1') else 
        temp_0_i_i_i_061_i_i_1_1_2_1_reg_3628;
        tmp_59_1_fu_1148_p1 <= std_logic_vector(resize(signed(x_1_fu_1142_p3),64));

    tmp_59_fu_918_p3 <= 
        tmp_99_reg_3099 when (or_cond_i_i_i_2_1_reg_3089(0) = '1') else 
        tmp_s_fu_912_p3;
    tmp_60_fu_2608_p3 <= 
        ap_reg_ppstg_src_kernel_win_2_val_0_1_lo_reg_3543_pp0_it7 when (tmp_118_2_2_2_fu_2604_p2(0) = '1') else 
        temp_0_i_i_i_061_i_i_1_2_2_1_reg_3634;
    tmp_61_2_fu_881_p2 <= "1" when (signed(ImagLoc_y_reg_3068) < signed(ref_reg_3031)) else "0";
    tmp_61_fu_934_p3 <= 
        ap_const_lv2_0 when (tmp_102_reg_3109(0) = '1') else 
        tmp_93_reg_3048;
    tmp_62_fu_940_p3 <= 
        tmp_103_reg_3114 when (or_cond_i_i_i_2_2_reg_3104(0) = '1') else 
        tmp_61_fu_934_p3;
    tmp_63_fu_952_p3 <= 
        ap_const_lv2_2 when (tmp_61_2_fu_881_p2(0) = '1') else 
        tmp_93_reg_3048;
    tmp_64_fu_1992_p1 <= col_buf_1_val_1_0_9_fu_298;
    tmp_64_fu_1992_p2 <= col_buf_1_val_1_0_10_fu_302;
    tmp_64_fu_1992_p3 <= col_buf_1_val_1_0_11_fu_306;
    tmp_64_fu_1992_p4 <= col_assign_3_1_t1_reg_3371;
    tmp_65_fu_2036_p1 <= right_border_buf_1_val_0_0_fu_166;
    tmp_65_fu_2036_p2 <= right_border_buf_1_val_0_1_fu_170;
    tmp_65_fu_2036_p3 <= right_border_buf_1_val_0_2_fu_174;
    tmp_65_fu_2036_p4 <= col_assign_3_1_t1_reg_3371;
    tmp_66_fu_2187_p1 <= col_buf_2_val_1_0_9_fu_322;
    tmp_66_fu_2187_p2 <= col_buf_2_val_1_0_10_fu_326;
    tmp_66_fu_2187_p3 <= col_buf_2_val_1_0_11_fu_330;
    tmp_66_fu_2187_p4 <= col_assign_3_2_t1_reg_3411;
    tmp_67_1_fu_1087_p2 <= "1" when (signed(ImagLoc_x_fu_1023_p2) < signed(tmp_12_reg_3012)) else "0";
    tmp_67_2_fu_1103_p2 <= "1" when (signed(ImagLoc_x_fu_1023_p2) < signed(tmp_12_reg_3012)) else "0";
    tmp_67_fu_2231_p1 <= right_border_buf_2_val_0_0_fu_178;
    tmp_67_fu_2231_p2 <= right_border_buf_2_val_0_1_fu_182;
    tmp_67_fu_2231_p3 <= right_border_buf_2_val_0_2_fu_186;
    tmp_67_fu_2231_p4 <= col_assign_3_2_t1_reg_3411;
    tmp_69_2_1_fu_810_p2 <= "1" when (signed(y_1_2_fu_790_p2) < signed(rows_assign_cast_reg_2689)) else "0";
    tmp_69_2_2_fu_853_p2 <= "1" when (signed(y_1_2_1_fu_833_p2) < signed(rows_assign_cast_reg_2689)) else "0";
    tmp_69_2_fu_785_p2 <= "1" when (signed(ImagLoc_y_fu_755_p2) < signed(rows_assign_cast_reg_2689)) else "0";
    tmp_6_fu_663_p2 <= std_logic_vector(unsigned(tmp_5_reg_599) + unsigned(ap_const_lv2_1));
    tmp_7_fu_669_p2 <= "1" when (tmp_5_reg_599 = ap_const_lv2_2) else "0";
    tmp_92_fu_716_p1 <= p_src_cols_V_read(11 - 1 downto 0);
    tmp_93_fu_730_p1 <= ref_fu_711_p2(2 - 1 downto 0);
    tmp_94_fu_761_p4 <= ImagLoc_y_fu_755_p2(12 downto 1);
    tmp_96_fu_908_p1 <= locy_2_fu_902_p2(2 - 1 downto 0);
    tmp_97_fu_796_p3 <= y_1_2_fu_790_p2(12 downto 12);
    tmp_99_fu_829_p1 <= y_1_2_fu_790_p2(2 - 1 downto 0);
    tmp_fu_702_p1 <= p_src_cols_V_read(2 - 1 downto 0);
    tmp_s_fu_912_p3 <= 
        ap_const_lv2_0 when (tmp_98_reg_3094(0) = '1') else 
        tmp_93_reg_3048;
    widthloop_fu_692_p2 <= std_logic_vector(unsigned(ap_const_lv13_2) + unsigned(cols_assign_cast_reg_2698));
        x_1_cast_fu_1326_p1 <= std_logic_vector(resize(signed(x_1_reg_3262),32));

    x_1_fu_1142_p3 <= 
        ImagLoc_x_reg_3169 when (or_cond_i335_i_i_reg_3186(0) = '1') else 
        p_assign_1_1_fu_1136_p3;
    x_fu_1119_p3 <= 
        tmp_107_reg_3181 when (or_cond_i335_i_i_reg_3186(0) = '1') else 
        p_assign_1_cast_fu_1113_p3;
    y_1_2_1_fu_833_p2 <= std_logic_vector(signed(ap_const_lv13_1FFA) + signed(tmp_13_cast_fu_734_p1));
    y_1_2_fu_790_p2 <= std_logic_vector(signed(ap_const_lv13_1FFB) + signed(tmp_13_cast_fu_734_p1));
end behav;
