
XDDDDDDD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004008  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000080  08004198  08004198  00014198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08004218  08004218  00014218  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08004220  08004220  00014220  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08004224  08004224  00014224  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000008  20000000  08004228  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000013f4  20000008  08004230  00020008  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  200013fc  08004230  000213fc  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020008  2**0
                  CONTENTS, READONLY
 10 .debug_info   00026664  00000000  00000000  00020038  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00004a4f  00000000  00000000  0004669c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00014975  00000000  00000000  0004b0eb  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 000019c8  00000000  00000000  0005fa60  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001e18  00000000  00000000  00061428  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0000cde1  00000000  00000000  00063240  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00009a5e  00000000  00000000  00070021  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  00079a7f  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00004d98  00000000  00000000  00079afc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000008 	.word	0x20000008
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004180 	.word	0x08004180

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000000c 	.word	0x2000000c
 80001cc:	08004180 	.word	0x08004180

080001d0 <__aeabi_uldivmod>:
 80001d0:	b953      	cbnz	r3, 80001e8 <__aeabi_uldivmod+0x18>
 80001d2:	b94a      	cbnz	r2, 80001e8 <__aeabi_uldivmod+0x18>
 80001d4:	2900      	cmp	r1, #0
 80001d6:	bf08      	it	eq
 80001d8:	2800      	cmpeq	r0, #0
 80001da:	bf1c      	itt	ne
 80001dc:	f04f 31ff 	movne.w	r1, #4294967295
 80001e0:	f04f 30ff 	movne.w	r0, #4294967295
 80001e4:	f000 b97a 	b.w	80004dc <__aeabi_idiv0>
 80001e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f0:	f000 f806 	bl	8000200 <__udivmoddi4>
 80001f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001fc:	b004      	add	sp, #16
 80001fe:	4770      	bx	lr

08000200 <__udivmoddi4>:
 8000200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000204:	468c      	mov	ip, r1
 8000206:	460d      	mov	r5, r1
 8000208:	4604      	mov	r4, r0
 800020a:	9e08      	ldr	r6, [sp, #32]
 800020c:	2b00      	cmp	r3, #0
 800020e:	d151      	bne.n	80002b4 <__udivmoddi4+0xb4>
 8000210:	428a      	cmp	r2, r1
 8000212:	4617      	mov	r7, r2
 8000214:	d96d      	bls.n	80002f2 <__udivmoddi4+0xf2>
 8000216:	fab2 fe82 	clz	lr, r2
 800021a:	f1be 0f00 	cmp.w	lr, #0
 800021e:	d00b      	beq.n	8000238 <__udivmoddi4+0x38>
 8000220:	f1ce 0c20 	rsb	ip, lr, #32
 8000224:	fa01 f50e 	lsl.w	r5, r1, lr
 8000228:	fa20 fc0c 	lsr.w	ip, r0, ip
 800022c:	fa02 f70e 	lsl.w	r7, r2, lr
 8000230:	ea4c 0c05 	orr.w	ip, ip, r5
 8000234:	fa00 f40e 	lsl.w	r4, r0, lr
 8000238:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 800023c:	0c25      	lsrs	r5, r4, #16
 800023e:	fbbc f8fa 	udiv	r8, ip, sl
 8000242:	fa1f f987 	uxth.w	r9, r7
 8000246:	fb0a cc18 	mls	ip, sl, r8, ip
 800024a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 800024e:	fb08 f309 	mul.w	r3, r8, r9
 8000252:	42ab      	cmp	r3, r5
 8000254:	d90a      	bls.n	800026c <__udivmoddi4+0x6c>
 8000256:	19ed      	adds	r5, r5, r7
 8000258:	f108 32ff 	add.w	r2, r8, #4294967295
 800025c:	f080 8123 	bcs.w	80004a6 <__udivmoddi4+0x2a6>
 8000260:	42ab      	cmp	r3, r5
 8000262:	f240 8120 	bls.w	80004a6 <__udivmoddi4+0x2a6>
 8000266:	f1a8 0802 	sub.w	r8, r8, #2
 800026a:	443d      	add	r5, r7
 800026c:	1aed      	subs	r5, r5, r3
 800026e:	b2a4      	uxth	r4, r4
 8000270:	fbb5 f0fa 	udiv	r0, r5, sl
 8000274:	fb0a 5510 	mls	r5, sl, r0, r5
 8000278:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800027c:	fb00 f909 	mul.w	r9, r0, r9
 8000280:	45a1      	cmp	r9, r4
 8000282:	d909      	bls.n	8000298 <__udivmoddi4+0x98>
 8000284:	19e4      	adds	r4, r4, r7
 8000286:	f100 33ff 	add.w	r3, r0, #4294967295
 800028a:	f080 810a 	bcs.w	80004a2 <__udivmoddi4+0x2a2>
 800028e:	45a1      	cmp	r9, r4
 8000290:	f240 8107 	bls.w	80004a2 <__udivmoddi4+0x2a2>
 8000294:	3802      	subs	r0, #2
 8000296:	443c      	add	r4, r7
 8000298:	eba4 0409 	sub.w	r4, r4, r9
 800029c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80002a0:	2100      	movs	r1, #0
 80002a2:	2e00      	cmp	r6, #0
 80002a4:	d061      	beq.n	800036a <__udivmoddi4+0x16a>
 80002a6:	fa24 f40e 	lsr.w	r4, r4, lr
 80002aa:	2300      	movs	r3, #0
 80002ac:	6034      	str	r4, [r6, #0]
 80002ae:	6073      	str	r3, [r6, #4]
 80002b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d907      	bls.n	80002c8 <__udivmoddi4+0xc8>
 80002b8:	2e00      	cmp	r6, #0
 80002ba:	d054      	beq.n	8000366 <__udivmoddi4+0x166>
 80002bc:	2100      	movs	r1, #0
 80002be:	e886 0021 	stmia.w	r6, {r0, r5}
 80002c2:	4608      	mov	r0, r1
 80002c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c8:	fab3 f183 	clz	r1, r3
 80002cc:	2900      	cmp	r1, #0
 80002ce:	f040 808e 	bne.w	80003ee <__udivmoddi4+0x1ee>
 80002d2:	42ab      	cmp	r3, r5
 80002d4:	d302      	bcc.n	80002dc <__udivmoddi4+0xdc>
 80002d6:	4282      	cmp	r2, r0
 80002d8:	f200 80fa 	bhi.w	80004d0 <__udivmoddi4+0x2d0>
 80002dc:	1a84      	subs	r4, r0, r2
 80002de:	eb65 0503 	sbc.w	r5, r5, r3
 80002e2:	2001      	movs	r0, #1
 80002e4:	46ac      	mov	ip, r5
 80002e6:	2e00      	cmp	r6, #0
 80002e8:	d03f      	beq.n	800036a <__udivmoddi4+0x16a>
 80002ea:	e886 1010 	stmia.w	r6, {r4, ip}
 80002ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f2:	b912      	cbnz	r2, 80002fa <__udivmoddi4+0xfa>
 80002f4:	2701      	movs	r7, #1
 80002f6:	fbb7 f7f2 	udiv	r7, r7, r2
 80002fa:	fab7 fe87 	clz	lr, r7
 80002fe:	f1be 0f00 	cmp.w	lr, #0
 8000302:	d134      	bne.n	800036e <__udivmoddi4+0x16e>
 8000304:	1beb      	subs	r3, r5, r7
 8000306:	0c3a      	lsrs	r2, r7, #16
 8000308:	fa1f fc87 	uxth.w	ip, r7
 800030c:	2101      	movs	r1, #1
 800030e:	fbb3 f8f2 	udiv	r8, r3, r2
 8000312:	0c25      	lsrs	r5, r4, #16
 8000314:	fb02 3318 	mls	r3, r2, r8, r3
 8000318:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800031c:	fb0c f308 	mul.w	r3, ip, r8
 8000320:	42ab      	cmp	r3, r5
 8000322:	d907      	bls.n	8000334 <__udivmoddi4+0x134>
 8000324:	19ed      	adds	r5, r5, r7
 8000326:	f108 30ff 	add.w	r0, r8, #4294967295
 800032a:	d202      	bcs.n	8000332 <__udivmoddi4+0x132>
 800032c:	42ab      	cmp	r3, r5
 800032e:	f200 80d1 	bhi.w	80004d4 <__udivmoddi4+0x2d4>
 8000332:	4680      	mov	r8, r0
 8000334:	1aed      	subs	r5, r5, r3
 8000336:	b2a3      	uxth	r3, r4
 8000338:	fbb5 f0f2 	udiv	r0, r5, r2
 800033c:	fb02 5510 	mls	r5, r2, r0, r5
 8000340:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000344:	fb0c fc00 	mul.w	ip, ip, r0
 8000348:	45a4      	cmp	ip, r4
 800034a:	d907      	bls.n	800035c <__udivmoddi4+0x15c>
 800034c:	19e4      	adds	r4, r4, r7
 800034e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000352:	d202      	bcs.n	800035a <__udivmoddi4+0x15a>
 8000354:	45a4      	cmp	ip, r4
 8000356:	f200 80b8 	bhi.w	80004ca <__udivmoddi4+0x2ca>
 800035a:	4618      	mov	r0, r3
 800035c:	eba4 040c 	sub.w	r4, r4, ip
 8000360:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000364:	e79d      	b.n	80002a2 <__udivmoddi4+0xa2>
 8000366:	4631      	mov	r1, r6
 8000368:	4630      	mov	r0, r6
 800036a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036e:	f1ce 0420 	rsb	r4, lr, #32
 8000372:	fa05 f30e 	lsl.w	r3, r5, lr
 8000376:	fa07 f70e 	lsl.w	r7, r7, lr
 800037a:	fa20 f804 	lsr.w	r8, r0, r4
 800037e:	0c3a      	lsrs	r2, r7, #16
 8000380:	fa25 f404 	lsr.w	r4, r5, r4
 8000384:	ea48 0803 	orr.w	r8, r8, r3
 8000388:	fbb4 f1f2 	udiv	r1, r4, r2
 800038c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000390:	fb02 4411 	mls	r4, r2, r1, r4
 8000394:	fa1f fc87 	uxth.w	ip, r7
 8000398:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 800039c:	fb01 f30c 	mul.w	r3, r1, ip
 80003a0:	42ab      	cmp	r3, r5
 80003a2:	fa00 f40e 	lsl.w	r4, r0, lr
 80003a6:	d909      	bls.n	80003bc <__udivmoddi4+0x1bc>
 80003a8:	19ed      	adds	r5, r5, r7
 80003aa:	f101 30ff 	add.w	r0, r1, #4294967295
 80003ae:	f080 808a 	bcs.w	80004c6 <__udivmoddi4+0x2c6>
 80003b2:	42ab      	cmp	r3, r5
 80003b4:	f240 8087 	bls.w	80004c6 <__udivmoddi4+0x2c6>
 80003b8:	3902      	subs	r1, #2
 80003ba:	443d      	add	r5, r7
 80003bc:	1aeb      	subs	r3, r5, r3
 80003be:	fa1f f588 	uxth.w	r5, r8
 80003c2:	fbb3 f0f2 	udiv	r0, r3, r2
 80003c6:	fb02 3310 	mls	r3, r2, r0, r3
 80003ca:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80003ce:	fb00 f30c 	mul.w	r3, r0, ip
 80003d2:	42ab      	cmp	r3, r5
 80003d4:	d907      	bls.n	80003e6 <__udivmoddi4+0x1e6>
 80003d6:	19ed      	adds	r5, r5, r7
 80003d8:	f100 38ff 	add.w	r8, r0, #4294967295
 80003dc:	d26f      	bcs.n	80004be <__udivmoddi4+0x2be>
 80003de:	42ab      	cmp	r3, r5
 80003e0:	d96d      	bls.n	80004be <__udivmoddi4+0x2be>
 80003e2:	3802      	subs	r0, #2
 80003e4:	443d      	add	r5, r7
 80003e6:	1aeb      	subs	r3, r5, r3
 80003e8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003ec:	e78f      	b.n	800030e <__udivmoddi4+0x10e>
 80003ee:	f1c1 0720 	rsb	r7, r1, #32
 80003f2:	fa22 f807 	lsr.w	r8, r2, r7
 80003f6:	408b      	lsls	r3, r1
 80003f8:	fa05 f401 	lsl.w	r4, r5, r1
 80003fc:	ea48 0303 	orr.w	r3, r8, r3
 8000400:	fa20 fe07 	lsr.w	lr, r0, r7
 8000404:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000408:	40fd      	lsrs	r5, r7
 800040a:	ea4e 0e04 	orr.w	lr, lr, r4
 800040e:	fbb5 f9fc 	udiv	r9, r5, ip
 8000412:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000416:	fb0c 5519 	mls	r5, ip, r9, r5
 800041a:	fa1f f883 	uxth.w	r8, r3
 800041e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000422:	fb09 f408 	mul.w	r4, r9, r8
 8000426:	42ac      	cmp	r4, r5
 8000428:	fa02 f201 	lsl.w	r2, r2, r1
 800042c:	fa00 fa01 	lsl.w	sl, r0, r1
 8000430:	d908      	bls.n	8000444 <__udivmoddi4+0x244>
 8000432:	18ed      	adds	r5, r5, r3
 8000434:	f109 30ff 	add.w	r0, r9, #4294967295
 8000438:	d243      	bcs.n	80004c2 <__udivmoddi4+0x2c2>
 800043a:	42ac      	cmp	r4, r5
 800043c:	d941      	bls.n	80004c2 <__udivmoddi4+0x2c2>
 800043e:	f1a9 0902 	sub.w	r9, r9, #2
 8000442:	441d      	add	r5, r3
 8000444:	1b2d      	subs	r5, r5, r4
 8000446:	fa1f fe8e 	uxth.w	lr, lr
 800044a:	fbb5 f0fc 	udiv	r0, r5, ip
 800044e:	fb0c 5510 	mls	r5, ip, r0, r5
 8000452:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000456:	fb00 f808 	mul.w	r8, r0, r8
 800045a:	45a0      	cmp	r8, r4
 800045c:	d907      	bls.n	800046e <__udivmoddi4+0x26e>
 800045e:	18e4      	adds	r4, r4, r3
 8000460:	f100 35ff 	add.w	r5, r0, #4294967295
 8000464:	d229      	bcs.n	80004ba <__udivmoddi4+0x2ba>
 8000466:	45a0      	cmp	r8, r4
 8000468:	d927      	bls.n	80004ba <__udivmoddi4+0x2ba>
 800046a:	3802      	subs	r0, #2
 800046c:	441c      	add	r4, r3
 800046e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000472:	eba4 0408 	sub.w	r4, r4, r8
 8000476:	fba0 8902 	umull	r8, r9, r0, r2
 800047a:	454c      	cmp	r4, r9
 800047c:	46c6      	mov	lr, r8
 800047e:	464d      	mov	r5, r9
 8000480:	d315      	bcc.n	80004ae <__udivmoddi4+0x2ae>
 8000482:	d012      	beq.n	80004aa <__udivmoddi4+0x2aa>
 8000484:	b156      	cbz	r6, 800049c <__udivmoddi4+0x29c>
 8000486:	ebba 030e 	subs.w	r3, sl, lr
 800048a:	eb64 0405 	sbc.w	r4, r4, r5
 800048e:	fa04 f707 	lsl.w	r7, r4, r7
 8000492:	40cb      	lsrs	r3, r1
 8000494:	431f      	orrs	r7, r3
 8000496:	40cc      	lsrs	r4, r1
 8000498:	6037      	str	r7, [r6, #0]
 800049a:	6074      	str	r4, [r6, #4]
 800049c:	2100      	movs	r1, #0
 800049e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004a2:	4618      	mov	r0, r3
 80004a4:	e6f8      	b.n	8000298 <__udivmoddi4+0x98>
 80004a6:	4690      	mov	r8, r2
 80004a8:	e6e0      	b.n	800026c <__udivmoddi4+0x6c>
 80004aa:	45c2      	cmp	sl, r8
 80004ac:	d2ea      	bcs.n	8000484 <__udivmoddi4+0x284>
 80004ae:	ebb8 0e02 	subs.w	lr, r8, r2
 80004b2:	eb69 0503 	sbc.w	r5, r9, r3
 80004b6:	3801      	subs	r0, #1
 80004b8:	e7e4      	b.n	8000484 <__udivmoddi4+0x284>
 80004ba:	4628      	mov	r0, r5
 80004bc:	e7d7      	b.n	800046e <__udivmoddi4+0x26e>
 80004be:	4640      	mov	r0, r8
 80004c0:	e791      	b.n	80003e6 <__udivmoddi4+0x1e6>
 80004c2:	4681      	mov	r9, r0
 80004c4:	e7be      	b.n	8000444 <__udivmoddi4+0x244>
 80004c6:	4601      	mov	r1, r0
 80004c8:	e778      	b.n	80003bc <__udivmoddi4+0x1bc>
 80004ca:	3802      	subs	r0, #2
 80004cc:	443c      	add	r4, r7
 80004ce:	e745      	b.n	800035c <__udivmoddi4+0x15c>
 80004d0:	4608      	mov	r0, r1
 80004d2:	e708      	b.n	80002e6 <__udivmoddi4+0xe6>
 80004d4:	f1a8 0802 	sub.w	r8, r8, #2
 80004d8:	443d      	add	r5, r7
 80004da:	e72b      	b.n	8000334 <__udivmoddi4+0x134>

080004dc <__aeabi_idiv0>:
 80004dc:	4770      	bx	lr
 80004de:	bf00      	nop

080004e0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80004e0:	b510      	push	{r4, lr}
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80004e2:	2003      	movs	r0, #3
 80004e4:	f000 f828 	bl	8000538 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80004e8:	2000      	movs	r0, #0
 80004ea:	f003 fd65 	bl	8003fb8 <HAL_InitTick>
 80004ee:	4604      	mov	r4, r0
 80004f0:	b918      	cbnz	r0, 80004fa <HAL_Init+0x1a>
    status = HAL_ERROR;
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80004f2:	f003 fbbf 	bl	8003c74 <HAL_MspInit>
  }

  /* Return function status */
  return status;
}
 80004f6:	4620      	mov	r0, r4
 80004f8:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 80004fa:	2401      	movs	r4, #1
 80004fc:	e7fb      	b.n	80004f6 <HAL_Init+0x16>
	...

08000500 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8000500:	4a02      	ldr	r2, [pc, #8]	; (800050c <HAL_IncTick+0xc>)
 8000502:	6813      	ldr	r3, [r2, #0]
 8000504:	3301      	adds	r3, #1
 8000506:	6013      	str	r3, [r2, #0]
 8000508:	4770      	bx	lr
 800050a:	bf00      	nop
 800050c:	20000d50 	.word	0x20000d50

08000510 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000510:	4b01      	ldr	r3, [pc, #4]	; (8000518 <HAL_GetTick+0x8>)
 8000512:	6818      	ldr	r0, [r3, #0]
}
 8000514:	4770      	bx	lr
 8000516:	bf00      	nop
 8000518:	20000d50 	.word	0x20000d50

0800051c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800051c:	b538      	push	{r3, r4, r5, lr}
 800051e:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000520:	f7ff fff6 	bl	8000510 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000524:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 8000526:	4605      	mov	r5, r0
  {
    wait++;
 8000528:	bf18      	it	ne
 800052a:	3401      	addne	r4, #1
  }

  while((HAL_GetTick() - tickstart) < wait)
 800052c:	f7ff fff0 	bl	8000510 <HAL_GetTick>
 8000530:	1b40      	subs	r0, r0, r5
 8000532:	4284      	cmp	r4, r0
 8000534:	d8fa      	bhi.n	800052c <HAL_Delay+0x10>
  {
  }
}
 8000536:	bd38      	pop	{r3, r4, r5, pc}

08000538 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000538:	4a07      	ldr	r2, [pc, #28]	; (8000558 <HAL_NVIC_SetPriorityGrouping+0x20>)
 800053a:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800053c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000540:	041b      	lsls	r3, r3, #16
 8000542:	0c1b      	lsrs	r3, r3, #16
 8000544:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000548:	0200      	lsls	r0, r0, #8
 800054a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800054e:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 8000552:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000554:	60d3      	str	r3, [r2, #12]
 8000556:	4770      	bx	lr
 8000558:	e000ed00 	.word	0xe000ed00

0800055c <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800055c:	4b17      	ldr	r3, [pc, #92]	; (80005bc <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	68dc      	ldr	r4, [r3, #12]
 8000562:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000566:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800056a:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800056c:	2b04      	cmp	r3, #4
 800056e:	bf28      	it	cs
 8000570:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000572:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000574:	f04f 0501 	mov.w	r5, #1
 8000578:	fa05 f303 	lsl.w	r3, r5, r3
 800057c:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000580:	bf8c      	ite	hi
 8000582:	3c03      	subhi	r4, #3
 8000584:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000586:	4019      	ands	r1, r3
 8000588:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800058a:	fa05 f404 	lsl.w	r4, r5, r4
 800058e:	3c01      	subs	r4, #1
 8000590:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 8000592:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000594:	ea42 0201 	orr.w	r2, r2, r1
 8000598:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800059c:	bfaf      	iteee	ge
 800059e:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005a2:	f000 000f 	andlt.w	r0, r0, #15
 80005a6:	4b06      	ldrlt	r3, [pc, #24]	; (80005c0 <HAL_NVIC_SetPriority+0x64>)
 80005a8:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005aa:	bfa5      	ittet	ge
 80005ac:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 80005b0:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005b2:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005b4:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 80005b8:	bd30      	pop	{r4, r5, pc}
 80005ba:	bf00      	nop
 80005bc:	e000ed00 	.word	0xe000ed00
 80005c0:	e000ed14 	.word	0xe000ed14

080005c4 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80005c4:	0942      	lsrs	r2, r0, #5
 80005c6:	2301      	movs	r3, #1
 80005c8:	f000 001f 	and.w	r0, r0, #31
 80005cc:	fa03 f000 	lsl.w	r0, r3, r0
 80005d0:	4b01      	ldr	r3, [pc, #4]	; (80005d8 <HAL_NVIC_EnableIRQ+0x14>)
 80005d2:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80005d6:	4770      	bx	lr
 80005d8:	e000e100 	.word	0xe000e100

080005dc <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80005dc:	3801      	subs	r0, #1
 80005de:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80005e2:	d20a      	bcs.n	80005fa <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80005e4:	4b06      	ldr	r3, [pc, #24]	; (8000600 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005e6:	4a07      	ldr	r2, [pc, #28]	; (8000604 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80005e8:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005ea:	21f0      	movs	r1, #240	; 0xf0
 80005ec:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80005f0:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80005f2:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80005f4:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80005f6:	601a      	str	r2, [r3, #0]
 80005f8:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80005fa:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80005fc:	4770      	bx	lr
 80005fe:	bf00      	nop
 8000600:	e000e010 	.word	0xe000e010
 8000604:	e000ed00 	.word	0xe000ed00

08000608 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000608:	4b04      	ldr	r3, [pc, #16]	; (800061c <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800060a:	681a      	ldr	r2, [r3, #0]
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 800060c:	2804      	cmp	r0, #4
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800060e:	bf0c      	ite	eq
 8000610:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000614:	f022 0204 	bicne.w	r2, r2, #4
 8000618:	601a      	str	r2, [r3, #0]
 800061a:	4770      	bx	lr
 800061c:	e000e010 	.word	0xe000e010

08000620 <DFSDM_GetChannelFromInstance>:
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 8000620:	4b14      	ldr	r3, [pc, #80]	; (8000674 <DFSDM_GetChannelFromInstance+0x54>)
 8000622:	4298      	cmp	r0, r3
 8000624:	d017      	beq.n	8000656 <DFSDM_GetChannelFromInstance+0x36>
  {
    channel = 0;
  }
  else if (Instance == DFSDM1_Channel1)
 8000626:	3320      	adds	r3, #32
 8000628:	4298      	cmp	r0, r3
 800062a:	d016      	beq.n	800065a <DFSDM_GetChannelFromInstance+0x3a>
  {
    channel = 1;
  }
  else if (Instance == DFSDM1_Channel2)
 800062c:	3320      	adds	r3, #32
 800062e:	4298      	cmp	r0, r3
 8000630:	d015      	beq.n	800065e <DFSDM_GetChannelFromInstance+0x3e>
  {
    channel = 2;
  }
  else if (Instance == DFSDM1_Channel3)
 8000632:	3320      	adds	r3, #32
 8000634:	4298      	cmp	r0, r3
 8000636:	d014      	beq.n	8000662 <DFSDM_GetChannelFromInstance+0x42>
    channel = 3;
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 8000638:	3320      	adds	r3, #32
 800063a:	4298      	cmp	r0, r3
 800063c:	d013      	beq.n	8000666 <DFSDM_GetChannelFromInstance+0x46>
  {
    channel = 4;
  }
  else if (Instance == DFSDM1_Channel5)
 800063e:	3320      	adds	r3, #32
 8000640:	4298      	cmp	r0, r3
 8000642:	d012      	beq.n	800066a <DFSDM_GetChannelFromInstance+0x4a>
  {
    channel = 5;
  }
  else if (Instance == DFSDM1_Channel6)
 8000644:	3320      	adds	r3, #32
 8000646:	4298      	cmp	r0, r3
 8000648:	d011      	beq.n	800066e <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 6;
  }
  else if (Instance == DFSDM1_Channel7)
  {
    channel = 7;
 800064a:	3320      	adds	r3, #32
 800064c:	4298      	cmp	r0, r3
 800064e:	bf0c      	ite	eq
 8000650:	2007      	moveq	r0, #7
 8000652:	2000      	movne	r0, #0
 8000654:	4770      	bx	lr
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else
  {
    channel = 0;
 8000656:	2000      	movs	r0, #0
 8000658:	4770      	bx	lr
    channel = 1;
 800065a:	2001      	movs	r0, #1
 800065c:	4770      	bx	lr
    channel = 2;
 800065e:	2002      	movs	r0, #2
 8000660:	4770      	bx	lr
    channel = 3;
 8000662:	2003      	movs	r0, #3
 8000664:	4770      	bx	lr
    channel = 4;
 8000666:	2004      	movs	r0, #4
 8000668:	4770      	bx	lr
    channel = 5;
 800066a:	2005      	movs	r0, #5
 800066c:	4770      	bx	lr
    channel = 6;
 800066e:	2006      	movs	r0, #6
  }

  return channel;
}
 8000670:	4770      	bx	lr
 8000672:	bf00      	nop
 8000674:	40016000 	.word	0x40016000

08000678 <HAL_DFSDM_ChannelInit>:
{
 8000678:	b538      	push	{r3, r4, r5, lr}
  if (hdfsdm_channel == NULL)
 800067a:	4604      	mov	r4, r0
 800067c:	2800      	cmp	r0, #0
 800067e:	d067      	beq.n	8000750 <HAL_DFSDM_ChannelInit+0xd8>
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 8000680:	6800      	ldr	r0, [r0, #0]
 8000682:	4d34      	ldr	r5, [pc, #208]	; (8000754 <HAL_DFSDM_ChannelInit+0xdc>)
 8000684:	f7ff ffcc 	bl	8000620 <DFSDM_GetChannelFromInstance>
 8000688:	f855 3020 	ldr.w	r3, [r5, r0, lsl #2]
 800068c:	2b00      	cmp	r3, #0
 800068e:	d15f      	bne.n	8000750 <HAL_DFSDM_ChannelInit+0xd8>
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 8000690:	4620      	mov	r0, r4
 8000692:	f003 fb35 	bl	8003d00 <HAL_DFSDM_ChannelMspInit>
  v_dfsdm1ChannelCounter++;
 8000696:	4b30      	ldr	r3, [pc, #192]	; (8000758 <HAL_DFSDM_ChannelInit+0xe0>)
 8000698:	681a      	ldr	r2, [r3, #0]
 800069a:	3201      	adds	r2, #1
 800069c:	601a      	str	r2, [r3, #0]
  if (v_dfsdm1ChannelCounter == 1U)
 800069e:	681b      	ldr	r3, [r3, #0]
 80006a0:	2b01      	cmp	r3, #1
 80006a2:	d119      	bne.n	80006d8 <HAL_DFSDM_ChannelInit+0x60>
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 80006a4:	4b2d      	ldr	r3, [pc, #180]	; (800075c <HAL_DFSDM_ChannelInit+0xe4>)
 80006a6:	681a      	ldr	r2, [r3, #0]
 80006a8:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
 80006ac:	601a      	str	r2, [r3, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 80006ae:	681a      	ldr	r2, [r3, #0]
 80006b0:	68a1      	ldr	r1, [r4, #8]
 80006b2:	430a      	orrs	r2, r1
 80006b4:	601a      	str	r2, [r3, #0]
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 80006b6:	681a      	ldr	r2, [r3, #0]
 80006b8:	f422 027f 	bic.w	r2, r2, #16711680	; 0xff0000
 80006bc:	601a      	str	r2, [r3, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 80006be:	7922      	ldrb	r2, [r4, #4]
 80006c0:	2a01      	cmp	r2, #1
 80006c2:	d105      	bne.n	80006d0 <HAL_DFSDM_ChannelInit+0x58>
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 80006c4:	68e1      	ldr	r1, [r4, #12]
 80006c6:	681a      	ldr	r2, [r3, #0]
 80006c8:	3901      	subs	r1, #1
 80006ca:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80006ce:	601a      	str	r2, [r3, #0]
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 80006d0:	681a      	ldr	r2, [r3, #0]
 80006d2:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80006d6:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 80006d8:	6820      	ldr	r0, [r4, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 80006da:	6961      	ldr	r1, [r4, #20]
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 80006dc:	6803      	ldr	r3, [r0, #0]
 80006de:	f423 4371 	bic.w	r3, r3, #61696	; 0xf100
 80006e2:	6003      	str	r3, [r0, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 80006e4:	6923      	ldr	r3, [r4, #16]
 80006e6:	6802      	ldr	r2, [r0, #0]
 80006e8:	430b      	orrs	r3, r1
                                        hdfsdm_channel->Init.Input.DataPacking |
 80006ea:	69a1      	ldr	r1, [r4, #24]
 80006ec:	430b      	orrs	r3, r1
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 80006ee:	4313      	orrs	r3, r2
 80006f0:	6003      	str	r3, [r0, #0]
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 80006f2:	6803      	ldr	r3, [r0, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 80006f4:	6a21      	ldr	r1, [r4, #32]
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 80006f6:	f023 030f 	bic.w	r3, r3, #15
 80006fa:	6003      	str	r3, [r0, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 80006fc:	69e3      	ldr	r3, [r4, #28]
 80006fe:	6802      	ldr	r2, [r0, #0]
 8000700:	430b      	orrs	r3, r1
 8000702:	4313      	orrs	r3, r2
 8000704:	6003      	str	r3, [r0, #0]
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 8000706:	6883      	ldr	r3, [r0, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8000708:	6a61      	ldr	r1, [r4, #36]	; 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 800070a:	6aa2      	ldr	r2, [r4, #40]	; 0x28
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 800070c:	f423 035f 	bic.w	r3, r3, #14614528	; 0xdf0000
 8000710:	6083      	str	r3, [r0, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8000712:	6883      	ldr	r3, [r0, #8]
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8000714:	3a01      	subs	r2, #1
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8000716:	430b      	orrs	r3, r1
 8000718:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800071c:	6083      	str	r3, [r0, #8]
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 800071e:	6843      	ldr	r3, [r0, #4]
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 8000720:	6b22      	ldr	r2, [r4, #48]	; 0x30
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 8000722:	f003 0307 	and.w	r3, r3, #7
 8000726:	6043      	str	r3, [r0, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8000728:	6843      	ldr	r3, [r0, #4]
 800072a:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800072e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8000730:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8000734:	6043      	str	r3, [r0, #4]
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 8000736:	6803      	ldr	r3, [r0, #0]
 8000738:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800073c:	6003      	str	r3, [r0, #0]
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 800073e:	2301      	movs	r3, #1
 8000740:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 8000744:	f7ff ff6c 	bl	8000620 <DFSDM_GetChannelFromInstance>
 8000748:	f845 4020 	str.w	r4, [r5, r0, lsl #2]
  return HAL_OK;
 800074c:	2000      	movs	r0, #0
 800074e:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000750:	2001      	movs	r0, #1
}
 8000752:	bd38      	pop	{r3, r4, r5, pc}
 8000754:	20000024 	.word	0x20000024
 8000758:	20000044 	.word	0x20000044
 800075c:	40016000 	.word	0x40016000

08000760 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000760:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000764:	b085      	sub	sp, #20
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000766:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000768:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8000914 <HAL_GPIO_Init+0x1b4>
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
        SYSCFG->EXTICR[position >> 2u] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800076c:	4c67      	ldr	r4, [pc, #412]	; (800090c <HAL_GPIO_Init+0x1ac>)
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800076e:	9301      	str	r3, [sp, #4]
  uint32_t position = 0x00u;
 8000770:	2300      	movs	r3, #0
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000772:	9a01      	ldr	r2, [sp, #4]
 8000774:	40da      	lsrs	r2, r3
 8000776:	d102      	bne.n	800077e <HAL_GPIO_Init+0x1e>
      }
    }

    position++;
  }
}
 8000778:	b005      	add	sp, #20
 800077a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800077e:	2601      	movs	r6, #1
    if (iocurrent != 0x00u)
 8000780:	9a01      	ldr	r2, [sp, #4]
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000782:	409e      	lsls	r6, r3
    if (iocurrent != 0x00u)
 8000784:	ea12 0e06 	ands.w	lr, r2, r6
 8000788:	f000 80b1 	beq.w	80008ee <HAL_GPIO_Init+0x18e>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800078c:	684a      	ldr	r2, [r1, #4]
 800078e:	f022 0710 	bic.w	r7, r2, #16
 8000792:	2f02      	cmp	r7, #2
 8000794:	d116      	bne.n	80007c4 <HAL_GPIO_Init+0x64>
        temp = GPIOx->AFR[position >> 3u];
 8000796:	ea4f 09d3 	mov.w	r9, r3, lsr #3
 800079a:	eb00 0989 	add.w	r9, r0, r9, lsl #2
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800079e:	f003 0a07 	and.w	sl, r3, #7
        temp = GPIOx->AFR[position >> 3u];
 80007a2:	f8d9 5020 	ldr.w	r5, [r9, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80007a6:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 80007aa:	f04f 0c0f 	mov.w	ip, #15
 80007ae:	fa0c fc0a 	lsl.w	ip, ip, sl
 80007b2:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80007b6:	690d      	ldr	r5, [r1, #16]
 80007b8:	fa05 f50a 	lsl.w	r5, r5, sl
 80007bc:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3u] = temp;
 80007c0:	f8c9 5020 	str.w	r5, [r9, #32]
 80007c4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80007c8:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 80007ca:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80007ce:	fa05 f50c 	lsl.w	r5, r5, ip
 80007d2:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80007d4:	f002 0a03 	and.w	sl, r2, #3
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80007d8:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80007dc:	fa0a f90c 	lsl.w	r9, sl, ip
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80007e0:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80007e2:	ea49 090b 	orr.w	r9, r9, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80007e6:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 80007e8:	f8c0 9000 	str.w	r9, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80007ec:	d811      	bhi.n	8000812 <HAL_GPIO_Init+0xb2>
        temp = GPIOx->OSPEEDR;
 80007ee:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80007f0:	ea05 0907 	and.w	r9, r5, r7
        temp |= (GPIO_Init->Speed << (position * 2u));
 80007f4:	68cf      	ldr	r7, [r1, #12]
 80007f6:	fa07 f70c 	lsl.w	r7, r7, ip
 80007fa:	ea47 0709 	orr.w	r7, r7, r9
        GPIOx->OSPEEDR = temp;
 80007fe:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8000800:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000802:	ea27 0906 	bic.w	r9, r7, r6
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8000806:	f3c2 1700 	ubfx	r7, r2, #4, #1
 800080a:	409f      	lsls	r7, r3
 800080c:	ea47 0709 	orr.w	r7, r7, r9
        GPIOx->OTYPER = temp;
 8000810:	6047      	str	r7, [r0, #4]
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8000812:	f1ba 0f03 	cmp.w	sl, #3
 8000816:	d107      	bne.n	8000828 <HAL_GPIO_Init+0xc8>
        temp = GPIOx->ASCR;
 8000818:	6ac7      	ldr	r7, [r0, #44]	; 0x2c
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 800081a:	ea27 0606 	bic.w	r6, r7, r6
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 800081e:	f3c2 07c0 	ubfx	r7, r2, #3, #1
 8000822:	409f      	lsls	r7, r3
 8000824:	433e      	orrs	r6, r7
        GPIOx->ASCR = temp;
 8000826:	62c6      	str	r6, [r0, #44]	; 0x2c
      temp = GPIOx->PUPDR;
 8000828:	68c6      	ldr	r6, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800082a:	4035      	ands	r5, r6
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800082c:	688e      	ldr	r6, [r1, #8]
 800082e:	fa06 f60c 	lsl.w	r6, r6, ip
 8000832:	4335      	orrs	r5, r6
      GPIOx->PUPDR = temp;
 8000834:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000836:	00d5      	lsls	r5, r2, #3
 8000838:	d559      	bpl.n	80008ee <HAL_GPIO_Init+0x18e>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800083a:	f8d8 5060 	ldr.w	r5, [r8, #96]	; 0x60
 800083e:	f045 0501 	orr.w	r5, r5, #1
 8000842:	f8c8 5060 	str.w	r5, [r8, #96]	; 0x60
 8000846:	f8d8 5060 	ldr.w	r5, [r8, #96]	; 0x60
 800084a:	f023 0603 	bic.w	r6, r3, #3
 800084e:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 8000852:	f005 0501 	and.w	r5, r5, #1
 8000856:	f506 3680 	add.w	r6, r6, #65536	; 0x10000
 800085a:	9503      	str	r5, [sp, #12]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800085c:	f003 0c03 	and.w	ip, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000860:	9d03      	ldr	r5, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2u];
 8000862:	68b5      	ldr	r5, [r6, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000864:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8000868:	270f      	movs	r7, #15
 800086a:	fa07 f70c 	lsl.w	r7, r7, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800086e:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000872:	ea25 0707 	bic.w	r7, r5, r7
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000876:	d03c      	beq.n	80008f2 <HAL_GPIO_Init+0x192>
 8000878:	4d25      	ldr	r5, [pc, #148]	; (8000910 <HAL_GPIO_Init+0x1b0>)
 800087a:	42a8      	cmp	r0, r5
 800087c:	d03b      	beq.n	80008f6 <HAL_GPIO_Init+0x196>
 800087e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000882:	42a8      	cmp	r0, r5
 8000884:	d039      	beq.n	80008fa <HAL_GPIO_Init+0x19a>
 8000886:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800088a:	42a8      	cmp	r0, r5
 800088c:	d037      	beq.n	80008fe <HAL_GPIO_Init+0x19e>
 800088e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000892:	42a8      	cmp	r0, r5
 8000894:	d035      	beq.n	8000902 <HAL_GPIO_Init+0x1a2>
 8000896:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800089a:	42a8      	cmp	r0, r5
 800089c:	d033      	beq.n	8000906 <HAL_GPIO_Init+0x1a6>
 800089e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80008a2:	42a8      	cmp	r0, r5
 80008a4:	bf14      	ite	ne
 80008a6:	2507      	movne	r5, #7
 80008a8:	2506      	moveq	r5, #6
 80008aa:	fa05 f50c 	lsl.w	r5, r5, ip
 80008ae:	433d      	orrs	r5, r7
        SYSCFG->EXTICR[position >> 2u] = temp;
 80008b0:	60b5      	str	r5, [r6, #8]
        temp = EXTI->IMR1;
 80008b2:	6825      	ldr	r5, [r4, #0]
        temp &= ~(iocurrent);
 80008b4:	ea6f 060e 	mvn.w	r6, lr
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80008b8:	03d7      	lsls	r7, r2, #15
        temp &= ~(iocurrent);
 80008ba:	bf54      	ite	pl
 80008bc:	4035      	andpl	r5, r6
          temp |= iocurrent;
 80008be:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->IMR1 = temp;
 80008c2:	6025      	str	r5, [r4, #0]
        temp = EXTI->EMR1;
 80008c4:	6865      	ldr	r5, [r4, #4]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80008c6:	0397      	lsls	r7, r2, #14
        temp &= ~(iocurrent);
 80008c8:	bf54      	ite	pl
 80008ca:	4035      	andpl	r5, r6
          temp |= iocurrent;
 80008cc:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->EMR1 = temp;
 80008d0:	6065      	str	r5, [r4, #4]
        temp = EXTI->RTSR1;
 80008d2:	68a5      	ldr	r5, [r4, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80008d4:	02d7      	lsls	r7, r2, #11
        temp &= ~(iocurrent);
 80008d6:	bf54      	ite	pl
 80008d8:	4035      	andpl	r5, r6
          temp |= iocurrent;
 80008da:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->RTSR1 = temp;
 80008de:	60a5      	str	r5, [r4, #8]
        temp = EXTI->FTSR1;
 80008e0:	68e5      	ldr	r5, [r4, #12]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80008e2:	0292      	lsls	r2, r2, #10
        temp &= ~(iocurrent);
 80008e4:	bf54      	ite	pl
 80008e6:	4035      	andpl	r5, r6
          temp |= iocurrent;
 80008e8:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->FTSR1 = temp;
 80008ec:	60e5      	str	r5, [r4, #12]
    position++;
 80008ee:	3301      	adds	r3, #1
 80008f0:	e73f      	b.n	8000772 <HAL_GPIO_Init+0x12>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80008f2:	2500      	movs	r5, #0
 80008f4:	e7d9      	b.n	80008aa <HAL_GPIO_Init+0x14a>
 80008f6:	2501      	movs	r5, #1
 80008f8:	e7d7      	b.n	80008aa <HAL_GPIO_Init+0x14a>
 80008fa:	2502      	movs	r5, #2
 80008fc:	e7d5      	b.n	80008aa <HAL_GPIO_Init+0x14a>
 80008fe:	2503      	movs	r5, #3
 8000900:	e7d3      	b.n	80008aa <HAL_GPIO_Init+0x14a>
 8000902:	2504      	movs	r5, #4
 8000904:	e7d1      	b.n	80008aa <HAL_GPIO_Init+0x14a>
 8000906:	2505      	movs	r5, #5
 8000908:	e7cf      	b.n	80008aa <HAL_GPIO_Init+0x14a>
 800090a:	bf00      	nop
 800090c:	40010400 	.word	0x40010400
 8000910:	48000400 	.word	0x48000400
 8000914:	40021000 	.word	0x40021000

08000918 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000918:	b10a      	cbz	r2, 800091e <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800091a:	6181      	str	r1, [r0, #24]
 800091c:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800091e:	6281      	str	r1, [r0, #40]	; 0x28
 8000920:	4770      	bx	lr

08000922 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000922:	4770      	bx	lr

08000924 <HAL_GPIO_EXTI_IRQHandler>:
{
 8000924:	b508      	push	{r3, lr}
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8000926:	4b04      	ldr	r3, [pc, #16]	; (8000938 <HAL_GPIO_EXTI_IRQHandler+0x14>)
 8000928:	6959      	ldr	r1, [r3, #20]
 800092a:	4201      	tst	r1, r0
 800092c:	d002      	beq.n	8000934 <HAL_GPIO_EXTI_IRQHandler+0x10>
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800092e:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000930:	f7ff fff7 	bl	8000922 <HAL_GPIO_EXTI_Callback>
 8000934:	bd08      	pop	{r3, pc}
 8000936:	bf00      	nop
 8000938:	40010400 	.word	0x40010400

0800093c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800093c:	b510      	push	{r4, lr}
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800093e:	4604      	mov	r4, r0
 8000940:	2800      	cmp	r0, #0
 8000942:	d04a      	beq.n	80009da <HAL_I2C_Init+0x9e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000944:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8000948:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800094c:	b91b      	cbnz	r3, 8000956 <HAL_I2C_Init+0x1a>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800094e:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8000952:	f003 f9f9 	bl	8003d48 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8000956:	2324      	movs	r3, #36	; 0x24
 8000958:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800095c:	6823      	ldr	r3, [r4, #0]
  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800095e:	68e1      	ldr	r1, [r4, #12]
  __HAL_I2C_DISABLE(hi2c);
 8000960:	681a      	ldr	r2, [r3, #0]
 8000962:	f022 0201 	bic.w	r2, r2, #1
 8000966:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8000968:	6862      	ldr	r2, [r4, #4]
 800096a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800096e:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8000970:	689a      	ldr	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000972:	2901      	cmp	r1, #1
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8000974:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000978:	609a      	str	r2, [r3, #8]
 800097a:	68a2      	ldr	r2, [r4, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800097c:	d124      	bne.n	80009c8 <HAL_I2C_Init+0x8c>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800097e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000982:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8000984:	685a      	ldr	r2, [r3, #4]
  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8000986:	6961      	ldr	r1, [r4, #20]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8000988:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 800098c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000990:	605a      	str	r2, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8000992:	68da      	ldr	r2, [r3, #12]
 8000994:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000998:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800099a:	6922      	ldr	r2, [r4, #16]
 800099c:	430a      	orrs	r2, r1
 800099e:	69a1      	ldr	r1, [r4, #24]
 80009a0:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80009a4:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80009a6:	6a21      	ldr	r1, [r4, #32]
 80009a8:	69e2      	ldr	r2, [r4, #28]
 80009aa:	430a      	orrs	r2, r1
 80009ac:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80009ae:	681a      	ldr	r2, [r3, #0]
 80009b0:	f042 0201 	orr.w	r2, r2, #1
 80009b4:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80009b6:	2000      	movs	r0, #0
  hi2c->State = HAL_I2C_STATE_READY;
 80009b8:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80009ba:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80009bc:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80009c0:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80009c2:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42

  return HAL_OK;
 80009c6:	bd10      	pop	{r4, pc}
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80009c8:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80009cc:	2902      	cmp	r1, #2
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80009ce:	609a      	str	r2, [r3, #8]
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80009d0:	bf04      	itt	eq
 80009d2:	f44f 6200 	moveq.w	r2, #2048	; 0x800
 80009d6:	605a      	streq	r2, [r3, #4]
 80009d8:	e7d4      	b.n	8000984 <HAL_I2C_Init+0x48>
    return HAL_ERROR;
 80009da:	2001      	movs	r0, #1
}
 80009dc:	bd10      	pop	{r4, pc}

080009de <HAL_I2CEx_ConfigAnalogFilter>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80009de:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 80009e2:	b2d2      	uxtb	r2, r2
 80009e4:	2a20      	cmp	r2, #32
{
 80009e6:	b510      	push	{r4, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 80009e8:	d11d      	bne.n	8000a26 <HAL_I2CEx_ConfigAnalogFilter+0x48>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80009ea:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80009ee:	2b01      	cmp	r3, #1
 80009f0:	d019      	beq.n	8000a26 <HAL_I2CEx_ConfigAnalogFilter+0x48>

    hi2c->State = HAL_I2C_STATE_BUSY;
 80009f2:	2324      	movs	r3, #36	; 0x24
 80009f4:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80009f8:	6803      	ldr	r3, [r0, #0]
 80009fa:	681c      	ldr	r4, [r3, #0]
 80009fc:	f024 0401 	bic.w	r4, r4, #1
 8000a00:	601c      	str	r4, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8000a02:	681c      	ldr	r4, [r3, #0]
 8000a04:	f424 5480 	bic.w	r4, r4, #4096	; 0x1000
 8000a08:	601c      	str	r4, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8000a0a:	681c      	ldr	r4, [r3, #0]
 8000a0c:	4321      	orrs	r1, r4
 8000a0e:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8000a10:	6819      	ldr	r1, [r3, #0]
 8000a12:	f041 0101 	orr.w	r1, r1, #1
 8000a16:	6019      	str	r1, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8000a18:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8000a1a:	f880 2041 	strb.w	r2, [r0, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8000a1e:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 8000a22:	4618      	mov	r0, r3
 8000a24:	bd10      	pop	{r4, pc}
  }
  else
  {
    return HAL_BUSY;
 8000a26:	2002      	movs	r0, #2
  }
}
 8000a28:	bd10      	pop	{r4, pc}

08000a2a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8000a2a:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8000a2c:	f890 4041 	ldrb.w	r4, [r0, #65]	; 0x41
 8000a30:	b2e4      	uxtb	r4, r4
 8000a32:	2c20      	cmp	r4, #32
 8000a34:	d11c      	bne.n	8000a70 <HAL_I2CEx_ConfigDigitalFilter+0x46>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8000a36:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8000a3a:	2b01      	cmp	r3, #1
 8000a3c:	d018      	beq.n	8000a70 <HAL_I2CEx_ConfigDigitalFilter+0x46>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8000a3e:	2324      	movs	r3, #36	; 0x24
 8000a40:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8000a44:	6803      	ldr	r3, [r0, #0]
 8000a46:	681a      	ldr	r2, [r3, #0]
 8000a48:	f022 0201 	bic.w	r2, r2, #1
 8000a4c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8000a4e:	681a      	ldr	r2, [r3, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8000a50:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8000a54:	ea42 2101 	orr.w	r1, r2, r1, lsl #8

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8000a58:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8000a5a:	681a      	ldr	r2, [r3, #0]
 8000a5c:	f042 0201 	orr.w	r2, r2, #1
 8000a60:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8000a62:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8000a64:	f880 4041 	strb.w	r4, [r0, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8000a68:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 8000a6c:	4618      	mov	r0, r3
 8000a6e:	bd10      	pop	{r4, pc}
  }
  else
  {
    return HAL_BUSY;
 8000a70:	2002      	movs	r0, #2
  }
}
 8000a72:	bd10      	pop	{r4, pc}

08000a74 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8000a74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8000a78:	4604      	mov	r4, r0
{
 8000a7a:	b08a      	sub	sp, #40	; 0x28
  if (hpcd == NULL)
 8000a7c:	2800      	cmp	r0, #0
 8000a7e:	d074      	beq.n	8000b6a <HAL_PCD_Init+0xf6>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8000a80:	f890 33bd 	ldrb.w	r3, [r0, #957]	; 0x3bd
 8000a84:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000a88:	b91b      	cbnz	r3, 8000a92 <HAL_PCD_Init+0x1e>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8000a8a:	f880 23bc 	strb.w	r2, [r0, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8000a8e:	f003 fa4f 	bl	8003f30 <HAL_PCD_MspInit>
  }

  hpcd->State = HAL_PCD_STATE_BUSY;

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8000a92:	4625      	mov	r5, r4
  hpcd->State = HAL_PCD_STATE_BUSY;
 8000a94:	2303      	movs	r3, #3
  __HAL_PCD_DISABLE(hpcd);
 8000a96:	f855 0b10 	ldr.w	r0, [r5], #16
  hpcd->State = HAL_PCD_STATE_BUSY;
 8000a9a:	f884 33bd 	strb.w	r3, [r4, #957]	; 0x3bd
  __HAL_PCD_DISABLE(hpcd);
 8000a9e:	f001 fece 	bl	800283e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  (void)USB_CoreInit(hpcd->Instance, hpcd->Init);
 8000aa2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000aa4:	466e      	mov	r6, sp
 8000aa6:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8000aa8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000aaa:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8000aac:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000ab0:	e886 0003 	stmia.w	r6, {r0, r1}
 8000ab4:	f104 0804 	add.w	r8, r4, #4
 8000ab8:	e898 000e 	ldmia.w	r8, {r1, r2, r3}
 8000abc:	6820      	ldr	r0, [r4, #0]
 8000abe:	f001 fe8f 	bl	80027e0 <USB_CoreInit>

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8000ac2:	2100      	movs	r1, #0
 8000ac4:	6820      	ldr	r0, [r4, #0]
 8000ac6:	f001 fec0 	bl	800284a <USB_SetCurrentMode>
 8000aca:	2100      	movs	r1, #0
 8000acc:	4622      	mov	r2, r4
 8000ace:	4623      	mov	r3, r4
 8000ad0:	f104 0510 	add.w	r5, r4, #16

  /* Init endpoints structures */
  for (i = 0U; i < 15U; i++)
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8000ad4:	2601      	movs	r6, #1
    hpcd->IN_ep[i].num = i;
    hpcd->IN_ep[i].tx_fifo_num = i;
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8000ad6:	4608      	mov	r0, r1
    hpcd->IN_ep[i].num = i;
 8000ad8:	f883 103c 	strb.w	r1, [r3, #60]	; 0x3c
    hpcd->IN_ep[i].tx_fifo_num = i;
 8000adc:	f8a3 1042 	strh.w	r1, [r3, #66]	; 0x42
 8000ae0:	3101      	adds	r1, #1
  for (i = 0U; i < 15U; i++)
 8000ae2:	290f      	cmp	r1, #15
    hpcd->IN_ep[i].is_in = 1U;
 8000ae4:	f883 603d 	strb.w	r6, [r3, #61]	; 0x3d
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8000ae8:	f883 003f 	strb.w	r0, [r3, #63]	; 0x3f
    hpcd->IN_ep[i].maxpacket = 0U;
 8000aec:	6458      	str	r0, [r3, #68]	; 0x44
    hpcd->IN_ep[i].xfer_buff = 0U;
 8000aee:	6498      	str	r0, [r3, #72]	; 0x48
    hpcd->IN_ep[i].xfer_len = 0U;
 8000af0:	6518      	str	r0, [r3, #80]	; 0x50
 8000af2:	f103 031c 	add.w	r3, r3, #28
  for (i = 0U; i < 15U; i++)
 8000af6:	d1ef      	bne.n	8000ad8 <HAL_PCD_Init+0x64>
 8000af8:	2300      	movs	r3, #0
  }

  for (i = 0U; i < 15U; i++)
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8000afa:	461f      	mov	r7, r3
    hpcd->OUT_ep[i].num = i;
 8000afc:	f882 31fc 	strb.w	r3, [r2, #508]	; 0x1fc
 8000b00:	3301      	adds	r3, #1
  for (i = 0U; i < 15U; i++)
 8000b02:	2b0f      	cmp	r3, #15
    hpcd->OUT_ep[i].is_in = 0U;
 8000b04:	f882 71fd 	strb.w	r7, [r2, #509]	; 0x1fd
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8000b08:	f882 71ff 	strb.w	r7, [r2, #511]	; 0x1ff
    hpcd->OUT_ep[i].maxpacket = 0U;
 8000b0c:	f8c2 7204 	str.w	r7, [r2, #516]	; 0x204
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8000b10:	f8c2 7208 	str.w	r7, [r2, #520]	; 0x208
    hpcd->OUT_ep[i].xfer_len = 0U;
 8000b14:	f8c2 7210 	str.w	r7, [r2, #528]	; 0x210
 8000b18:	f102 021c 	add.w	r2, r2, #28
  for (i = 0U; i < 15U; i++)
 8000b1c:	d1ee      	bne.n	8000afc <HAL_PCD_Init+0x88>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8000b1e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b20:	466e      	mov	r6, sp
 8000b22:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8000b24:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b26:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8000b28:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000b2c:	e886 0003 	stmia.w	r6, {r0, r1}
 8000b30:	e898 000e 	ldmia.w	r8, {r1, r2, r3}
 8000b34:	6820      	ldr	r0, [r4, #0]
 8000b36:	f001 fec9 	bl	80028cc <USB_DevInit>

  hpcd->USB_Address = 0U;
  hpcd->State = HAL_PCD_STATE_READY;
 8000b3a:	2301      	movs	r3, #1
  hpcd->USB_Address = 0U;
 8000b3c:	f884 7038 	strb.w	r7, [r4, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8000b40:	f884 33bd 	strb.w	r3, [r4, #957]	; 0x3bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8000b44:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000b46:	2b01      	cmp	r3, #1
 8000b48:	d102      	bne.n	8000b50 <HAL_PCD_Init+0xdc>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8000b4a:	4620      	mov	r0, r4
 8000b4c:	f000 f80f 	bl	8000b6e <HAL_PCDEx_ActivateLPM>
  }

  /* Activate Battery charging */
  if (hpcd->Init.battery_charging_enable == 1U)
 8000b50:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000b52:	2b01      	cmp	r3, #1
 8000b54:	d102      	bne.n	8000b5c <HAL_PCD_Init+0xe8>
  {
    (void)HAL_PCDEx_ActivateBCD(hpcd);
 8000b56:	4620      	mov	r0, r4
 8000b58:	f000 f81c 	bl	8000b94 <HAL_PCDEx_ActivateBCD>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8000b5c:	6820      	ldr	r0, [r4, #0]
 8000b5e:	f001 ff51 	bl	8002a04 <USB_DevDisconnect>

  return HAL_OK;
 8000b62:	2000      	movs	r0, #0
}
 8000b64:	b00a      	add	sp, #40	; 0x28
 8000b66:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_ERROR;
 8000b6a:	2001      	movs	r0, #1
 8000b6c:	e7fa      	b.n	8000b64 <HAL_PCD_Init+0xf0>

08000b6e <HAL_PCDEx_ActivateLPM>:
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8000b6e:	6802      	ldr	r2, [r0, #0]
{
 8000b70:	4603      	mov	r3, r0

  hpcd->lpm_active = 1U;
 8000b72:	2101      	movs	r1, #1
 8000b74:	f8c0 13fc 	str.w	r1, [r0, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 8000b78:	2000      	movs	r0, #0
 8000b7a:	f883 03f4 	strb.w	r0, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8000b7e:	6993      	ldr	r3, [r2, #24]
 8000b80:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8000b84:	6193      	str	r3, [r2, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8000b86:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8000b88:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b8c:	f043 0303 	orr.w	r3, r3, #3
 8000b90:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
}
 8000b92:	4770      	bx	lr

08000b94 <HAL_PCDEx_ActivateBCD>:
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateBCD(PCD_HandleTypeDef *hpcd)
{
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8000b94:	6802      	ldr	r2, [r0, #0]

  hpcd->battery_charging_active = 1U;
 8000b96:	2301      	movs	r3, #1
 8000b98:	f8c0 3400 	str.w	r3, [r0, #1024]	; 0x400
  USBx->GCCFG |= (USB_OTG_GCCFG_BCDEN);
 8000b9c:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8000b9e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ba2:	6393      	str	r3, [r2, #56]	; 0x38

  return HAL_OK;
}
 8000ba4:	2000      	movs	r0, #0
 8000ba6:	4770      	bx	lr

08000ba8 <HAL_PWR_EnableBkUpAccess>:
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8000ba8:	4a02      	ldr	r2, [pc, #8]	; (8000bb4 <HAL_PWR_EnableBkUpAccess+0xc>)
 8000baa:	6813      	ldr	r3, [r2, #0]
 8000bac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000bb0:	6013      	str	r3, [r2, #0]
 8000bb2:	4770      	bx	lr
 8000bb4:	40007000 	.word	0x40007000

08000bb8 <HAL_PWREx_GetVoltageRange>:
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8000bb8:	4b02      	ldr	r3, [pc, #8]	; (8000bc4 <HAL_PWREx_GetVoltageRange+0xc>)
 8000bba:	6818      	ldr	r0, [r3, #0]
#endif
}
 8000bbc:	f400 60c0 	and.w	r0, r0, #1536	; 0x600
 8000bc0:	4770      	bx	lr
 8000bc2:	bf00      	nop
 8000bc4:	40007000 	.word	0x40007000

08000bc8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000bc8:	4b17      	ldr	r3, [pc, #92]	; (8000c28 <HAL_PWREx_ControlVoltageScaling+0x60>)
#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8000bca:	681a      	ldr	r2, [r3, #0]
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000bcc:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8000bd0:	f402 62c0 	and.w	r2, r2, #1536	; 0x600
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000bd4:	d11c      	bne.n	8000c10 <HAL_PWREx_ControlVoltageScaling+0x48>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8000bd6:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8000bda:	d015      	beq.n	8000c08 <HAL_PWREx_ControlVoltageScaling+0x40>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000bdc:	681a      	ldr	r2, [r3, #0]
 8000bde:	f422 62c0 	bic.w	r2, r2, #1536	; 0x600
 8000be2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000be6:	601a      	str	r2, [r3, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000be8:	4a10      	ldr	r2, [pc, #64]	; (8000c2c <HAL_PWREx_ControlVoltageScaling+0x64>)
 8000bea:	6811      	ldr	r1, [r2, #0]
 8000bec:	2232      	movs	r2, #50	; 0x32
 8000bee:	434a      	muls	r2, r1
 8000bf0:	490f      	ldr	r1, [pc, #60]	; (8000c30 <HAL_PWREx_ControlVoltageScaling+0x68>)
 8000bf2:	fbb2 f2f1 	udiv	r2, r2, r1
 8000bf6:	4619      	mov	r1, r3
 8000bf8:	3201      	adds	r2, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000bfa:	6958      	ldr	r0, [r3, #20]
 8000bfc:	0540      	lsls	r0, r0, #21
 8000bfe:	d500      	bpl.n	8000c02 <HAL_PWREx_ControlVoltageScaling+0x3a>
 8000c00:	b922      	cbnz	r2, 8000c0c <HAL_PWREx_ControlVoltageScaling+0x44>
      {
        wait_loop_index--;
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000c02:	694b      	ldr	r3, [r1, #20]
 8000c04:	055b      	lsls	r3, r3, #21
 8000c06:	d40d      	bmi.n	8000c24 <HAL_PWREx_ControlVoltageScaling+0x5c>
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8000c08:	2000      	movs	r0, #0
 8000c0a:	4770      	bx	lr
        wait_loop_index--;
 8000c0c:	3a01      	subs	r2, #1
 8000c0e:	e7f4      	b.n	8000bfa <HAL_PWREx_ControlVoltageScaling+0x32>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8000c10:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8000c14:	bf1f      	itttt	ne
 8000c16:	681a      	ldrne	r2, [r3, #0]
 8000c18:	f422 62c0 	bicne.w	r2, r2, #1536	; 0x600
 8000c1c:	f442 6280 	orrne.w	r2, r2, #1024	; 0x400
 8000c20:	601a      	strne	r2, [r3, #0]
 8000c22:	e7f1      	b.n	8000c08 <HAL_PWREx_ControlVoltageScaling+0x40>
        return HAL_TIMEOUT;
 8000c24:	2003      	movs	r0, #3
}
 8000c26:	4770      	bx	lr
 8000c28:	40007000 	.word	0x40007000
 8000c2c:	20000004 	.word	0x20000004
 8000c30:	000f4240 	.word	0x000f4240

08000c34 <HAL_PWREx_EnableVddUSB>:
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8000c34:	4a02      	ldr	r2, [pc, #8]	; (8000c40 <HAL_PWREx_EnableVddUSB+0xc>)
 8000c36:	6853      	ldr	r3, [r2, #4]
 8000c38:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000c3c:	6053      	str	r3, [r2, #4]
 8000c3e:	4770      	bx	lr
 8000c40:	40007000 	.word	0x40007000

08000c44 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout : Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8000c44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000c48:	9d06      	ldr	r5, [sp, #24]
 8000c4a:	4604      	mov	r4, r0
 8000c4c:	460f      	mov	r7, r1
 8000c4e:	4616      	mov	r6, r2
 8000c50:	4698      	mov	r8, r3
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8000c52:	6821      	ldr	r1, [r4, #0]
 8000c54:	688a      	ldr	r2, [r1, #8]
 8000c56:	423a      	tst	r2, r7
 8000c58:	bf14      	ite	ne
 8000c5a:	2201      	movne	r2, #1
 8000c5c:	2200      	moveq	r2, #0
 8000c5e:	42b2      	cmp	r2, r6
 8000c60:	d102      	bne.n	8000c68 <QSPI_WaitFlagStateUntilTimeout+0x24>

        return HAL_ERROR;
      }
    }
  }
  return HAL_OK;
 8000c62:	2000      	movs	r0, #0
}
 8000c64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (Timeout != HAL_MAX_DELAY)
 8000c68:	1c6b      	adds	r3, r5, #1
 8000c6a:	d0f3      	beq.n	8000c54 <QSPI_WaitFlagStateUntilTimeout+0x10>
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8000c6c:	f7ff fc50 	bl	8000510 <HAL_GetTick>
 8000c70:	eba0 0008 	sub.w	r0, r0, r8
 8000c74:	4285      	cmp	r5, r0
 8000c76:	d301      	bcc.n	8000c7c <QSPI_WaitFlagStateUntilTimeout+0x38>
 8000c78:	2d00      	cmp	r5, #0
 8000c7a:	d1ea      	bne.n	8000c52 <QSPI_WaitFlagStateUntilTimeout+0xe>
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8000c7c:	2304      	movs	r3, #4
 8000c7e:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8000c82:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8000c84:	f043 0301 	orr.w	r3, r3, #1
 8000c88:	63e3      	str	r3, [r4, #60]	; 0x3c
 8000c8a:	2001      	movs	r0, #1
 8000c8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08000c90 <HAL_QSPI_Init>:
{
 8000c90:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8000c92:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000c94:	f7ff fc3c 	bl	8000510 <HAL_GetTick>
 8000c98:	4605      	mov	r5, r0
  if(hqspi == NULL)
 8000c9a:	2c00      	cmp	r4, #0
 8000c9c:	d049      	beq.n	8000d32 <HAL_QSPI_Init+0xa2>
  __HAL_LOCK(hqspi);
 8000c9e:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
 8000ca2:	2b01      	cmp	r3, #1
 8000ca4:	d047      	beq.n	8000d36 <HAL_QSPI_Init+0xa6>
 8000ca6:	2301      	movs	r3, #1
 8000ca8:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8000cac:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 8000cb0:	f002 03ff 	and.w	r3, r2, #255	; 0xff
 8000cb4:	b93a      	cbnz	r2, 8000cc6 <HAL_QSPI_Init+0x36>
    hqspi->Lock = HAL_UNLOCKED;
 8000cb6:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
    HAL_QSPI_MspInit(hqspi);
 8000cba:	4620      	mov	r0, r4
 8000cbc:	f003 f86c 	bl	8003d98 <HAL_QSPI_MspInit>
  hqspi->Timeout = Timeout;
 8000cc0:	f241 3388 	movw	r3, #5000	; 0x1388
 8000cc4:	6423      	str	r3, [r4, #64]	; 0x40
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8000cc6:	6820      	ldr	r0, [r4, #0]
 8000cc8:	68a1      	ldr	r1, [r4, #8]
 8000cca:	6802      	ldr	r2, [r0, #0]
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8000ccc:	6c23      	ldr	r3, [r4, #64]	; 0x40
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8000cce:	3901      	subs	r1, #1
 8000cd0:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
 8000cd4:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8000cd8:	6002      	str	r2, [r0, #0]
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8000cda:	2120      	movs	r1, #32
 8000cdc:	9300      	str	r3, [sp, #0]
 8000cde:	2200      	movs	r2, #0
 8000ce0:	462b      	mov	r3, r5
 8000ce2:	4620      	mov	r0, r4
 8000ce4:	f7ff ffae 	bl	8000c44 <QSPI_WaitFlagStateUntilTimeout>
  if(status == HAL_OK)
 8000ce8:	b9f0      	cbnz	r0, 8000d28 <HAL_QSPI_Init+0x98>
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 8000cea:	6822      	ldr	r2, [r4, #0]
 8000cec:	6865      	ldr	r5, [r4, #4]
 8000cee:	6811      	ldr	r1, [r2, #0]
 8000cf0:	68e3      	ldr	r3, [r4, #12]
 8000cf2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000cf6:	ea43 6305 	orr.w	r3, r3, r5, lsl #24
 8000cfa:	f021 0110 	bic.w	r1, r1, #16
 8000cfe:	430b      	orrs	r3, r1
 8000d00:	6013      	str	r3, [r2, #0]
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8000d02:	69a1      	ldr	r1, [r4, #24]
 8000d04:	6963      	ldr	r3, [r4, #20]
 8000d06:	6855      	ldr	r5, [r2, #4]
 8000d08:	430b      	orrs	r3, r1
 8000d0a:	6921      	ldr	r1, [r4, #16]
 8000d0c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d10:	490a      	ldr	r1, [pc, #40]	; (8000d3c <HAL_QSPI_Init+0xac>)
 8000d12:	4029      	ands	r1, r5
 8000d14:	430b      	orrs	r3, r1
 8000d16:	6053      	str	r3, [r2, #4]
    __HAL_QSPI_ENABLE(hqspi);
 8000d18:	6813      	ldr	r3, [r2, #0]
 8000d1a:	f043 0301 	orr.w	r3, r3, #1
 8000d1e:	6013      	str	r3, [r2, #0]
    hqspi->State = HAL_QSPI_STATE_READY;
 8000d20:	2301      	movs	r3, #1
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8000d22:	63e0      	str	r0, [r4, #60]	; 0x3c
    hqspi->State = HAL_QSPI_STATE_READY;
 8000d24:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UNLOCK(hqspi);
 8000d28:	2300      	movs	r3, #0
 8000d2a:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
}
 8000d2e:	b003      	add	sp, #12
 8000d30:	bd30      	pop	{r4, r5, pc}
    return HAL_ERROR;
 8000d32:	2001      	movs	r0, #1
 8000d34:	e7fb      	b.n	8000d2e <HAL_QSPI_Init+0x9e>
  __HAL_LOCK(hqspi);
 8000d36:	2002      	movs	r0, #2
 8000d38:	e7f9      	b.n	8000d2e <HAL_QSPI_Init+0x9e>
 8000d3a:	bf00      	nop
 8000d3c:	ffe0f8fe 	.word	0xffe0f8fe

08000d40 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8000d40:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8000d42:	4d1e      	ldr	r5, [pc, #120]	; (8000dbc <RCC_SetFlashLatencyFromMSIRange+0x7c>)
 8000d44:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8000d46:	00da      	lsls	r2, r3, #3
{
 8000d48:	4604      	mov	r4, r0
  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8000d4a:	d518      	bpl.n	8000d7e <RCC_SetFlashLatencyFromMSIRange+0x3e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8000d4c:	f7ff ff34 	bl	8000bb8 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_ENABLE();
    vos = HAL_PWREx_GetVoltageRange();
    __HAL_RCC_PWR_CLK_DISABLE();
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000d50:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8000d54:	d123      	bne.n	8000d9e <RCC_SetFlashLatencyFromMSIRange+0x5e>
  {
    if(msirange > RCC_MSIRANGE_8)
 8000d56:	2c80      	cmp	r4, #128	; 0x80
 8000d58:	d929      	bls.n	8000dae <RCC_SetFlashLatencyFromMSIRange+0x6e>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8000d5a:	2ca0      	cmp	r4, #160	; 0xa0
        latency = FLASH_LATENCY_2; /* 2WS */
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8000d5c:	bf8c      	ite	hi
 8000d5e:	2002      	movhi	r0, #2
 8000d60:	2001      	movls	r0, #1
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8000d62:	4a17      	ldr	r2, [pc, #92]	; (8000dc0 <RCC_SetFlashLatencyFromMSIRange+0x80>)
 8000d64:	6813      	ldr	r3, [r2, #0]
 8000d66:	f023 0307 	bic.w	r3, r3, #7
 8000d6a:	4303      	orrs	r3, r0
 8000d6c:	6013      	str	r3, [r2, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8000d6e:	6813      	ldr	r3, [r2, #0]
 8000d70:	f003 0307 	and.w	r3, r3, #7
  {
    return HAL_ERROR;
  }

  return HAL_OK;
}
 8000d74:	1a18      	subs	r0, r3, r0
 8000d76:	bf18      	it	ne
 8000d78:	2001      	movne	r0, #1
 8000d7a:	b003      	add	sp, #12
 8000d7c:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_PWR_CLK_ENABLE();
 8000d7e:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8000d80:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d84:	65ab      	str	r3, [r5, #88]	; 0x58
 8000d86:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8000d88:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d8c:	9301      	str	r3, [sp, #4]
 8000d8e:	9b01      	ldr	r3, [sp, #4]
    vos = HAL_PWREx_GetVoltageRange();
 8000d90:	f7ff ff12 	bl	8000bb8 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 8000d94:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8000d96:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000d9a:	65ab      	str	r3, [r5, #88]	; 0x58
 8000d9c:	e7d8      	b.n	8000d50 <RCC_SetFlashLatencyFromMSIRange+0x10>
    if(msirange > RCC_MSIRANGE_8)
 8000d9e:	2c80      	cmp	r4, #128	; 0x80
 8000da0:	d807      	bhi.n	8000db2 <RCC_SetFlashLatencyFromMSIRange+0x72>
      if(msirange == RCC_MSIRANGE_8)
 8000da2:	d008      	beq.n	8000db6 <RCC_SetFlashLatencyFromMSIRange+0x76>
      else if(msirange == RCC_MSIRANGE_7)
 8000da4:	f1a4 0370 	sub.w	r3, r4, #112	; 0x70
 8000da8:	4258      	negs	r0, r3
 8000daa:	4158      	adcs	r0, r3
 8000dac:	e7d9      	b.n	8000d62 <RCC_SetFlashLatencyFromMSIRange+0x22>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8000dae:	2000      	movs	r0, #0
 8000db0:	e7d7      	b.n	8000d62 <RCC_SetFlashLatencyFromMSIRange+0x22>
      latency = FLASH_LATENCY_3; /* 3WS */
 8000db2:	2003      	movs	r0, #3
 8000db4:	e7d5      	b.n	8000d62 <RCC_SetFlashLatencyFromMSIRange+0x22>
        latency = FLASH_LATENCY_2; /* 2WS */
 8000db6:	2002      	movs	r0, #2
 8000db8:	e7d3      	b.n	8000d62 <RCC_SetFlashLatencyFromMSIRange+0x22>
 8000dba:	bf00      	nop
 8000dbc:	40021000 	.word	0x40021000
 8000dc0:	40022000 	.word	0x40022000

08000dc4 <HAL_RCC_GetSysClockFreq>:
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000dc4:	4b25      	ldr	r3, [pc, #148]	; (8000e5c <HAL_RCC_GetSysClockFreq+0x98>)
 8000dc6:	689a      	ldr	r2, [r3, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000dc8:	68d9      	ldr	r1, [r3, #12]
  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8000dca:	f012 020c 	ands.w	r2, r2, #12
 8000dce:	d005      	beq.n	8000ddc <HAL_RCC_GetSysClockFreq+0x18>
 8000dd0:	2a0c      	cmp	r2, #12
 8000dd2:	d115      	bne.n	8000e00 <HAL_RCC_GetSysClockFreq+0x3c>
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000dd4:	f001 0103 	and.w	r1, r1, #3
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8000dd8:	2901      	cmp	r1, #1
 8000dda:	d118      	bne.n	8000e0e <HAL_RCC_GetSysClockFreq+0x4a>
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8000ddc:	6819      	ldr	r1, [r3, #0]
    msirange = MSIRangeTable[msirange];
 8000dde:	4820      	ldr	r0, [pc, #128]	; (8000e60 <HAL_RCC_GetSysClockFreq+0x9c>)
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8000de0:	0709      	lsls	r1, r1, #28
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8000de2:	bf55      	itete	pl
 8000de4:	f8d3 1094 	ldrpl.w	r1, [r3, #148]	; 0x94
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8000de8:	6819      	ldrmi	r1, [r3, #0]
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8000dea:	f3c1 2103 	ubfxpl	r1, r1, #8, #4
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8000dee:	f3c1 1103 	ubfxmi	r1, r1, #4, #4
    msirange = MSIRangeTable[msirange];
 8000df2:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8000df6:	b382      	cbz	r2, 8000e5a <HAL_RCC_GetSysClockFreq+0x96>
  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8000df8:	2a0c      	cmp	r2, #12
 8000dfa:	d009      	beq.n	8000e10 <HAL_RCC_GetSysClockFreq+0x4c>
 8000dfc:	2000      	movs	r0, #0
  return sysclockfreq;
 8000dfe:	4770      	bx	lr
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8000e00:	2a04      	cmp	r2, #4
 8000e02:	d029      	beq.n	8000e58 <HAL_RCC_GetSysClockFreq+0x94>
 8000e04:	2a08      	cmp	r2, #8
 8000e06:	4817      	ldr	r0, [pc, #92]	; (8000e64 <HAL_RCC_GetSysClockFreq+0xa0>)
 8000e08:	bf18      	it	ne
 8000e0a:	2000      	movne	r0, #0
 8000e0c:	4770      	bx	lr
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8000e0e:	2000      	movs	r0, #0
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8000e10:	68d9      	ldr	r1, [r3, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8000e12:	68da      	ldr	r2, [r3, #12]
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8000e14:	f001 0103 	and.w	r1, r1, #3
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8000e18:	f3c2 1202 	ubfx	r2, r2, #4, #3
    switch (pllsource)
 8000e1c:	2902      	cmp	r1, #2
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8000e1e:	f102 0201 	add.w	r2, r2, #1
    switch (pllsource)
 8000e22:	d005      	beq.n	8000e30 <HAL_RCC_GetSysClockFreq+0x6c>
 8000e24:	2903      	cmp	r1, #3
 8000e26:	d012      	beq.n	8000e4e <HAL_RCC_GetSysClockFreq+0x8a>
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8000e28:	68d9      	ldr	r1, [r3, #12]
 8000e2a:	f3c1 2106 	ubfx	r1, r1, #8, #7
 8000e2e:	e003      	b.n	8000e38 <HAL_RCC_GetSysClockFreq+0x74>
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8000e30:	68d9      	ldr	r1, [r3, #12]
 8000e32:	480d      	ldr	r0, [pc, #52]	; (8000e68 <HAL_RCC_GetSysClockFreq+0xa4>)
 8000e34:	f3c1 2106 	ubfx	r1, r1, #8, #7
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8000e38:	68db      	ldr	r3, [r3, #12]
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8000e3a:	fbb0 f0f2 	udiv	r0, r0, r2
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8000e3e:	f3c3 6341 	ubfx	r3, r3, #25, #2
 8000e42:	3301      	adds	r3, #1
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8000e44:	4348      	muls	r0, r1
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8000e46:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco/pllr;
 8000e48:	fbb0 f0f3 	udiv	r0, r0, r3
 8000e4c:	4770      	bx	lr
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8000e4e:	68d9      	ldr	r1, [r3, #12]
 8000e50:	4804      	ldr	r0, [pc, #16]	; (8000e64 <HAL_RCC_GetSysClockFreq+0xa0>)
 8000e52:	f3c1 2106 	ubfx	r1, r1, #8, #7
 8000e56:	e7ef      	b.n	8000e38 <HAL_RCC_GetSysClockFreq+0x74>
    sysclockfreq = HSI_VALUE;
 8000e58:	4803      	ldr	r0, [pc, #12]	; (8000e68 <HAL_RCC_GetSysClockFreq+0xa4>)
}
 8000e5a:	4770      	bx	lr
 8000e5c:	40021000 	.word	0x40021000
 8000e60:	080041e8 	.word	0x080041e8
 8000e64:	007a1200 	.word	0x007a1200
 8000e68:	00f42400 	.word	0x00f42400

08000e6c <HAL_RCC_OscConfig>:
{
 8000e6c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  if(RCC_OscInitStruct == NULL)
 8000e70:	4605      	mov	r5, r0
 8000e72:	b918      	cbnz	r0, 8000e7c <HAL_RCC_OscConfig+0x10>
    return HAL_ERROR;
 8000e74:	2001      	movs	r0, #1
}
 8000e76:	b003      	add	sp, #12
 8000e78:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000e7c:	4ca5      	ldr	r4, [pc, #660]	; (8001114 <HAL_RCC_OscConfig+0x2a8>)
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000e7e:	6803      	ldr	r3, [r0, #0]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000e80:	68a6      	ldr	r6, [r4, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000e82:	68e7      	ldr	r7, [r4, #12]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000e84:	06db      	lsls	r3, r3, #27
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000e86:	f006 060c 	and.w	r6, r6, #12
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000e8a:	f007 0703 	and.w	r7, r7, #3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000e8e:	d53c      	bpl.n	8000f0a <HAL_RCC_OscConfig+0x9e>
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8000e90:	b11e      	cbz	r6, 8000e9a <HAL_RCC_OscConfig+0x2e>
 8000e92:	2e0c      	cmp	r6, #12
 8000e94:	d163      	bne.n	8000f5e <HAL_RCC_OscConfig+0xf2>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8000e96:	2f01      	cmp	r7, #1
 8000e98:	d161      	bne.n	8000f5e <HAL_RCC_OscConfig+0xf2>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000e9a:	6823      	ldr	r3, [r4, #0]
 8000e9c:	0798      	lsls	r0, r3, #30
 8000e9e:	d502      	bpl.n	8000ea6 <HAL_RCC_OscConfig+0x3a>
 8000ea0:	69ab      	ldr	r3, [r5, #24]
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d0e6      	beq.n	8000e74 <HAL_RCC_OscConfig+0x8>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8000ea6:	6823      	ldr	r3, [r4, #0]
 8000ea8:	6a28      	ldr	r0, [r5, #32]
 8000eaa:	0719      	lsls	r1, r3, #28
 8000eac:	bf56      	itet	pl
 8000eae:	f8d4 3094 	ldrpl.w	r3, [r4, #148]	; 0x94
 8000eb2:	6823      	ldrmi	r3, [r4, #0]
 8000eb4:	091b      	lsrpl	r3, r3, #4
 8000eb6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000eba:	4283      	cmp	r3, r0
 8000ebc:	d23a      	bcs.n	8000f34 <HAL_RCC_OscConfig+0xc8>
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000ebe:	f7ff ff3f 	bl	8000d40 <RCC_SetFlashLatencyFromMSIRange>
 8000ec2:	2800      	cmp	r0, #0
 8000ec4:	d1d6      	bne.n	8000e74 <HAL_RCC_OscConfig+0x8>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000ec6:	6823      	ldr	r3, [r4, #0]
 8000ec8:	f043 0308 	orr.w	r3, r3, #8
 8000ecc:	6023      	str	r3, [r4, #0]
 8000ece:	6823      	ldr	r3, [r4, #0]
 8000ed0:	6a2a      	ldr	r2, [r5, #32]
 8000ed2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000ed6:	4313      	orrs	r3, r2
 8000ed8:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000eda:	6863      	ldr	r3, [r4, #4]
 8000edc:	69ea      	ldr	r2, [r5, #28]
 8000ede:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8000ee2:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8000ee6:	6063      	str	r3, [r4, #4]
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8000ee8:	f7ff ff6c 	bl	8000dc4 <HAL_RCC_GetSysClockFreq>
 8000eec:	68a3      	ldr	r3, [r4, #8]
 8000eee:	4a8a      	ldr	r2, [pc, #552]	; (8001118 <HAL_RCC_OscConfig+0x2ac>)
 8000ef0:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000ef4:	5cd3      	ldrb	r3, [r2, r3]
 8000ef6:	f003 031f 	and.w	r3, r3, #31
 8000efa:	40d8      	lsrs	r0, r3
 8000efc:	4b87      	ldr	r3, [pc, #540]	; (800111c <HAL_RCC_OscConfig+0x2b0>)
 8000efe:	6018      	str	r0, [r3, #0]
        status = HAL_InitTick (TICK_INT_PRIORITY);
 8000f00:	2000      	movs	r0, #0
 8000f02:	f003 f859 	bl	8003fb8 <HAL_InitTick>
        if(status != HAL_OK)
 8000f06:	2800      	cmp	r0, #0
 8000f08:	d1b5      	bne.n	8000e76 <HAL_RCC_OscConfig+0xa>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000f0a:	682b      	ldr	r3, [r5, #0]
 8000f0c:	07d8      	lsls	r0, r3, #31
 8000f0e:	d45d      	bmi.n	8000fcc <HAL_RCC_OscConfig+0x160>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000f10:	682b      	ldr	r3, [r5, #0]
 8000f12:	0799      	lsls	r1, r3, #30
 8000f14:	f100 809c 	bmi.w	8001050 <HAL_RCC_OscConfig+0x1e4>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000f18:	682b      	ldr	r3, [r5, #0]
 8000f1a:	0718      	lsls	r0, r3, #28
 8000f1c:	f100 80d0 	bmi.w	80010c0 <HAL_RCC_OscConfig+0x254>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000f20:	682b      	ldr	r3, [r5, #0]
 8000f22:	0759      	lsls	r1, r3, #29
 8000f24:	f100 80fc 	bmi.w	8001120 <HAL_RCC_OscConfig+0x2b4>
  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8000f28:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	f040 8165 	bne.w	80011fa <HAL_RCC_OscConfig+0x38e>
  return HAL_OK;
 8000f30:	2000      	movs	r0, #0
 8000f32:	e7a0      	b.n	8000e76 <HAL_RCC_OscConfig+0xa>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000f34:	6823      	ldr	r3, [r4, #0]
 8000f36:	f043 0308 	orr.w	r3, r3, #8
 8000f3a:	6023      	str	r3, [r4, #0]
 8000f3c:	6823      	ldr	r3, [r4, #0]
 8000f3e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000f42:	4303      	orrs	r3, r0
 8000f44:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000f46:	6863      	ldr	r3, [r4, #4]
 8000f48:	69ea      	ldr	r2, [r5, #28]
 8000f4a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8000f4e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8000f52:	6063      	str	r3, [r4, #4]
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000f54:	f7ff fef4 	bl	8000d40 <RCC_SetFlashLatencyFromMSIRange>
 8000f58:	2800      	cmp	r0, #0
 8000f5a:	d0c5      	beq.n	8000ee8 <HAL_RCC_OscConfig+0x7c>
 8000f5c:	e78a      	b.n	8000e74 <HAL_RCC_OscConfig+0x8>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8000f5e:	69ab      	ldr	r3, [r5, #24]
 8000f60:	b31b      	cbz	r3, 8000faa <HAL_RCC_OscConfig+0x13e>
        __HAL_RCC_MSI_ENABLE();
 8000f62:	6823      	ldr	r3, [r4, #0]
 8000f64:	f043 0301 	orr.w	r3, r3, #1
 8000f68:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000f6a:	f7ff fad1 	bl	8000510 <HAL_GetTick>
 8000f6e:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000f70:	6823      	ldr	r3, [r4, #0]
 8000f72:	079a      	lsls	r2, r3, #30
 8000f74:	d511      	bpl.n	8000f9a <HAL_RCC_OscConfig+0x12e>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000f76:	6823      	ldr	r3, [r4, #0]
 8000f78:	f043 0308 	orr.w	r3, r3, #8
 8000f7c:	6023      	str	r3, [r4, #0]
 8000f7e:	6823      	ldr	r3, [r4, #0]
 8000f80:	6a2a      	ldr	r2, [r5, #32]
 8000f82:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000f86:	4313      	orrs	r3, r2
 8000f88:	6023      	str	r3, [r4, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000f8a:	6863      	ldr	r3, [r4, #4]
 8000f8c:	69ea      	ldr	r2, [r5, #28]
 8000f8e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8000f92:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8000f96:	6063      	str	r3, [r4, #4]
 8000f98:	e7b7      	b.n	8000f0a <HAL_RCC_OscConfig+0x9e>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000f9a:	f7ff fab9 	bl	8000510 <HAL_GetTick>
 8000f9e:	eba0 0008 	sub.w	r0, r0, r8
 8000fa2:	2802      	cmp	r0, #2
 8000fa4:	d9e4      	bls.n	8000f70 <HAL_RCC_OscConfig+0x104>
            return HAL_TIMEOUT;
 8000fa6:	2003      	movs	r0, #3
 8000fa8:	e765      	b.n	8000e76 <HAL_RCC_OscConfig+0xa>
        __HAL_RCC_MSI_DISABLE();
 8000faa:	6823      	ldr	r3, [r4, #0]
 8000fac:	f023 0301 	bic.w	r3, r3, #1
 8000fb0:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000fb2:	f7ff faad 	bl	8000510 <HAL_GetTick>
 8000fb6:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000fb8:	6823      	ldr	r3, [r4, #0]
 8000fba:	079b      	lsls	r3, r3, #30
 8000fbc:	d5a5      	bpl.n	8000f0a <HAL_RCC_OscConfig+0x9e>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000fbe:	f7ff faa7 	bl	8000510 <HAL_GetTick>
 8000fc2:	eba0 0008 	sub.w	r0, r0, r8
 8000fc6:	2802      	cmp	r0, #2
 8000fc8:	d9f6      	bls.n	8000fb8 <HAL_RCC_OscConfig+0x14c>
 8000fca:	e7ec      	b.n	8000fa6 <HAL_RCC_OscConfig+0x13a>
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8000fcc:	2e08      	cmp	r6, #8
 8000fce:	d003      	beq.n	8000fd8 <HAL_RCC_OscConfig+0x16c>
 8000fd0:	2e0c      	cmp	r6, #12
 8000fd2:	d108      	bne.n	8000fe6 <HAL_RCC_OscConfig+0x17a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_HSE)))
 8000fd4:	2f03      	cmp	r7, #3
 8000fd6:	d106      	bne.n	8000fe6 <HAL_RCC_OscConfig+0x17a>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000fd8:	6823      	ldr	r3, [r4, #0]
 8000fda:	039a      	lsls	r2, r3, #14
 8000fdc:	d598      	bpl.n	8000f10 <HAL_RCC_OscConfig+0xa4>
 8000fde:	686b      	ldr	r3, [r5, #4]
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d195      	bne.n	8000f10 <HAL_RCC_OscConfig+0xa4>
 8000fe4:	e746      	b.n	8000e74 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000fe6:	686b      	ldr	r3, [r5, #4]
 8000fe8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000fec:	d110      	bne.n	8001010 <HAL_RCC_OscConfig+0x1a4>
 8000fee:	6823      	ldr	r3, [r4, #0]
 8000ff0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000ff4:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000ff6:	f7ff fa8b 	bl	8000510 <HAL_GetTick>
 8000ffa:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000ffc:	6823      	ldr	r3, [r4, #0]
 8000ffe:	039b      	lsls	r3, r3, #14
 8001000:	d486      	bmi.n	8000f10 <HAL_RCC_OscConfig+0xa4>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001002:	f7ff fa85 	bl	8000510 <HAL_GetTick>
 8001006:	eba0 0008 	sub.w	r0, r0, r8
 800100a:	2864      	cmp	r0, #100	; 0x64
 800100c:	d9f6      	bls.n	8000ffc <HAL_RCC_OscConfig+0x190>
 800100e:	e7ca      	b.n	8000fa6 <HAL_RCC_OscConfig+0x13a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001010:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001014:	d104      	bne.n	8001020 <HAL_RCC_OscConfig+0x1b4>
 8001016:	6823      	ldr	r3, [r4, #0]
 8001018:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800101c:	6023      	str	r3, [r4, #0]
 800101e:	e7e6      	b.n	8000fee <HAL_RCC_OscConfig+0x182>
 8001020:	6822      	ldr	r2, [r4, #0]
 8001022:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001026:	6022      	str	r2, [r4, #0]
 8001028:	6822      	ldr	r2, [r4, #0]
 800102a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800102e:	6022      	str	r2, [r4, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001030:	2b00      	cmp	r3, #0
 8001032:	d1e0      	bne.n	8000ff6 <HAL_RCC_OscConfig+0x18a>
        tickstart = HAL_GetTick();
 8001034:	f7ff fa6c 	bl	8000510 <HAL_GetTick>
 8001038:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800103a:	6823      	ldr	r3, [r4, #0]
 800103c:	0398      	lsls	r0, r3, #14
 800103e:	f57f af67 	bpl.w	8000f10 <HAL_RCC_OscConfig+0xa4>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001042:	f7ff fa65 	bl	8000510 <HAL_GetTick>
 8001046:	eba0 0008 	sub.w	r0, r0, r8
 800104a:	2864      	cmp	r0, #100	; 0x64
 800104c:	d9f5      	bls.n	800103a <HAL_RCC_OscConfig+0x1ce>
 800104e:	e7aa      	b.n	8000fa6 <HAL_RCC_OscConfig+0x13a>
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001050:	2e04      	cmp	r6, #4
 8001052:	d003      	beq.n	800105c <HAL_RCC_OscConfig+0x1f0>
 8001054:	2e0c      	cmp	r6, #12
 8001056:	d110      	bne.n	800107a <HAL_RCC_OscConfig+0x20e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_HSI)))
 8001058:	2f02      	cmp	r7, #2
 800105a:	d10e      	bne.n	800107a <HAL_RCC_OscConfig+0x20e>
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800105c:	6823      	ldr	r3, [r4, #0]
 800105e:	0559      	lsls	r1, r3, #21
 8001060:	d503      	bpl.n	800106a <HAL_RCC_OscConfig+0x1fe>
 8001062:	68eb      	ldr	r3, [r5, #12]
 8001064:	2b00      	cmp	r3, #0
 8001066:	f43f af05 	beq.w	8000e74 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800106a:	6863      	ldr	r3, [r4, #4]
 800106c:	692a      	ldr	r2, [r5, #16]
 800106e:	f023 53f8 	bic.w	r3, r3, #520093696	; 0x1f000000
 8001072:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8001076:	6063      	str	r3, [r4, #4]
 8001078:	e74e      	b.n	8000f18 <HAL_RCC_OscConfig+0xac>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800107a:	68eb      	ldr	r3, [r5, #12]
 800107c:	b17b      	cbz	r3, 800109e <HAL_RCC_OscConfig+0x232>
        __HAL_RCC_HSI_ENABLE();
 800107e:	6823      	ldr	r3, [r4, #0]
 8001080:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001084:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001086:	f7ff fa43 	bl	8000510 <HAL_GetTick>
 800108a:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800108c:	6823      	ldr	r3, [r4, #0]
 800108e:	055a      	lsls	r2, r3, #21
 8001090:	d4eb      	bmi.n	800106a <HAL_RCC_OscConfig+0x1fe>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001092:	f7ff fa3d 	bl	8000510 <HAL_GetTick>
 8001096:	1bc0      	subs	r0, r0, r7
 8001098:	2802      	cmp	r0, #2
 800109a:	d9f7      	bls.n	800108c <HAL_RCC_OscConfig+0x220>
 800109c:	e783      	b.n	8000fa6 <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_DISABLE();
 800109e:	6823      	ldr	r3, [r4, #0]
 80010a0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80010a4:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80010a6:	f7ff fa33 	bl	8000510 <HAL_GetTick>
 80010aa:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80010ac:	6823      	ldr	r3, [r4, #0]
 80010ae:	055b      	lsls	r3, r3, #21
 80010b0:	f57f af32 	bpl.w	8000f18 <HAL_RCC_OscConfig+0xac>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80010b4:	f7ff fa2c 	bl	8000510 <HAL_GetTick>
 80010b8:	1bc0      	subs	r0, r0, r7
 80010ba:	2802      	cmp	r0, #2
 80010bc:	d9f6      	bls.n	80010ac <HAL_RCC_OscConfig+0x240>
 80010be:	e772      	b.n	8000fa6 <HAL_RCC_OscConfig+0x13a>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80010c0:	696b      	ldr	r3, [r5, #20]
 80010c2:	b19b      	cbz	r3, 80010ec <HAL_RCC_OscConfig+0x280>
      __HAL_RCC_LSI_ENABLE();
 80010c4:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 80010c8:	f043 0301 	orr.w	r3, r3, #1
 80010cc:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 80010d0:	f7ff fa1e 	bl	8000510 <HAL_GetTick>
 80010d4:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80010d6:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 80010da:	079a      	lsls	r2, r3, #30
 80010dc:	f53f af20 	bmi.w	8000f20 <HAL_RCC_OscConfig+0xb4>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80010e0:	f7ff fa16 	bl	8000510 <HAL_GetTick>
 80010e4:	1bc0      	subs	r0, r0, r7
 80010e6:	2802      	cmp	r0, #2
 80010e8:	d9f5      	bls.n	80010d6 <HAL_RCC_OscConfig+0x26a>
 80010ea:	e75c      	b.n	8000fa6 <HAL_RCC_OscConfig+0x13a>
      __HAL_RCC_LSI_DISABLE();
 80010ec:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 80010f0:	f023 0301 	bic.w	r3, r3, #1
 80010f4:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 80010f8:	f7ff fa0a 	bl	8000510 <HAL_GetTick>
 80010fc:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80010fe:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8001102:	079b      	lsls	r3, r3, #30
 8001104:	f57f af0c 	bpl.w	8000f20 <HAL_RCC_OscConfig+0xb4>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001108:	f7ff fa02 	bl	8000510 <HAL_GetTick>
 800110c:	1bc0      	subs	r0, r0, r7
 800110e:	2802      	cmp	r0, #2
 8001110:	d9f5      	bls.n	80010fe <HAL_RCC_OscConfig+0x292>
 8001112:	e748      	b.n	8000fa6 <HAL_RCC_OscConfig+0x13a>
 8001114:	40021000 	.word	0x40021000
 8001118:	080041ce 	.word	0x080041ce
 800111c:	20000004 	.word	0x20000004
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001120:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001122:	00d8      	lsls	r0, r3, #3
 8001124:	d429      	bmi.n	800117a <HAL_RCC_OscConfig+0x30e>
      __HAL_RCC_PWR_CLK_ENABLE();
 8001126:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001128:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800112c:	65a3      	str	r3, [r4, #88]	; 0x58
 800112e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001130:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001134:	9301      	str	r3, [sp, #4]
 8001136:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001138:	f04f 0801 	mov.w	r8, #1
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800113c:	4f5d      	ldr	r7, [pc, #372]	; (80012b4 <HAL_RCC_OscConfig+0x448>)
 800113e:	683b      	ldr	r3, [r7, #0]
 8001140:	05d9      	lsls	r1, r3, #23
 8001142:	d51d      	bpl.n	8001180 <HAL_RCC_OscConfig+0x314>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001144:	68ab      	ldr	r3, [r5, #8]
 8001146:	2b01      	cmp	r3, #1
 8001148:	d12b      	bne.n	80011a2 <HAL_RCC_OscConfig+0x336>
 800114a:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 800114e:	f043 0301 	orr.w	r3, r3, #1
 8001152:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
      tickstart = HAL_GetTick();
 8001156:	f7ff f9db 	bl	8000510 <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800115a:	f241 3988 	movw	r9, #5000	; 0x1388
      tickstart = HAL_GetTick();
 800115e:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001160:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8001164:	079b      	lsls	r3, r3, #30
 8001166:	d542      	bpl.n	80011ee <HAL_RCC_OscConfig+0x382>
    if(pwrclkchanged == SET)
 8001168:	f1b8 0f00 	cmp.w	r8, #0
 800116c:	f43f aedc 	beq.w	8000f28 <HAL_RCC_OscConfig+0xbc>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001170:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001172:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001176:	65a3      	str	r3, [r4, #88]	; 0x58
 8001178:	e6d6      	b.n	8000f28 <HAL_RCC_OscConfig+0xbc>
    FlagStatus       pwrclkchanged = RESET;
 800117a:	f04f 0800 	mov.w	r8, #0
 800117e:	e7dd      	b.n	800113c <HAL_RCC_OscConfig+0x2d0>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001180:	683b      	ldr	r3, [r7, #0]
 8001182:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001186:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 8001188:	f7ff f9c2 	bl	8000510 <HAL_GetTick>
 800118c:	4681      	mov	r9, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800118e:	683b      	ldr	r3, [r7, #0]
 8001190:	05da      	lsls	r2, r3, #23
 8001192:	d4d7      	bmi.n	8001144 <HAL_RCC_OscConfig+0x2d8>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001194:	f7ff f9bc 	bl	8000510 <HAL_GetTick>
 8001198:	eba0 0009 	sub.w	r0, r0, r9
 800119c:	2802      	cmp	r0, #2
 800119e:	d9f6      	bls.n	800118e <HAL_RCC_OscConfig+0x322>
 80011a0:	e701      	b.n	8000fa6 <HAL_RCC_OscConfig+0x13a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80011a2:	2b05      	cmp	r3, #5
 80011a4:	d106      	bne.n	80011b4 <HAL_RCC_OscConfig+0x348>
 80011a6:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 80011aa:	f043 0304 	orr.w	r3, r3, #4
 80011ae:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
 80011b2:	e7ca      	b.n	800114a <HAL_RCC_OscConfig+0x2de>
 80011b4:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 80011b8:	f022 0201 	bic.w	r2, r2, #1
 80011bc:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
 80011c0:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 80011c4:	f022 0204 	bic.w	r2, r2, #4
 80011c8:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d1c2      	bne.n	8001156 <HAL_RCC_OscConfig+0x2ea>
      tickstart = HAL_GetTick();
 80011d0:	f7ff f99e 	bl	8000510 <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80011d4:	f241 3988 	movw	r9, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80011d8:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80011da:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 80011de:	0798      	lsls	r0, r3, #30
 80011e0:	d5c2      	bpl.n	8001168 <HAL_RCC_OscConfig+0x2fc>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80011e2:	f7ff f995 	bl	8000510 <HAL_GetTick>
 80011e6:	1bc0      	subs	r0, r0, r7
 80011e8:	4548      	cmp	r0, r9
 80011ea:	d9f6      	bls.n	80011da <HAL_RCC_OscConfig+0x36e>
 80011ec:	e6db      	b.n	8000fa6 <HAL_RCC_OscConfig+0x13a>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80011ee:	f7ff f98f 	bl	8000510 <HAL_GetTick>
 80011f2:	1bc0      	subs	r0, r0, r7
 80011f4:	4548      	cmp	r0, r9
 80011f6:	d9b3      	bls.n	8001160 <HAL_RCC_OscConfig+0x2f4>
 80011f8:	e6d5      	b.n	8000fa6 <HAL_RCC_OscConfig+0x13a>
    if(sysclk_source != RCC_CFGR_SWS_PLL)
 80011fa:	2e0c      	cmp	r6, #12
 80011fc:	f43f ae3a 	beq.w	8000e74 <HAL_RCC_OscConfig+0x8>
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001200:	2b02      	cmp	r3, #2
        __HAL_RCC_PLL_DISABLE();
 8001202:	6823      	ldr	r3, [r4, #0]
 8001204:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001208:	6023      	str	r3, [r4, #0]
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800120a:	d137      	bne.n	800127c <HAL_RCC_OscConfig+0x410>
        tickstart = HAL_GetTick();
 800120c:	f7ff f980 	bl	8000510 <HAL_GetTick>
 8001210:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001212:	6823      	ldr	r3, [r4, #0]
 8001214:	0199      	lsls	r1, r3, #6
 8001216:	d42b      	bmi.n	8001270 <HAL_RCC_OscConfig+0x404>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001218:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 800121a:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800121c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001220:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 8001222:	3a01      	subs	r2, #1
 8001224:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8001228:	6baa      	ldr	r2, [r5, #56]	; 0x38
 800122a:	0912      	lsrs	r2, r2, #4
 800122c:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
 8001230:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 8001232:	0852      	lsrs	r2, r2, #1
 8001234:	3a01      	subs	r2, #1
 8001236:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
 800123a:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 800123c:	0852      	lsrs	r2, r2, #1
 800123e:	3a01      	subs	r2, #1
 8001240:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 8001244:	60e3      	str	r3, [r4, #12]
        __HAL_RCC_PLL_ENABLE();
 8001246:	6823      	ldr	r3, [r4, #0]
 8001248:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800124c:	6023      	str	r3, [r4, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800124e:	68e3      	ldr	r3, [r4, #12]
 8001250:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001254:	60e3      	str	r3, [r4, #12]
        tickstart = HAL_GetTick();
 8001256:	f7ff f95b 	bl	8000510 <HAL_GetTick>
 800125a:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800125c:	6823      	ldr	r3, [r4, #0]
 800125e:	019a      	lsls	r2, r3, #6
 8001260:	f53f ae66 	bmi.w	8000f30 <HAL_RCC_OscConfig+0xc4>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001264:	f7ff f954 	bl	8000510 <HAL_GetTick>
 8001268:	1b40      	subs	r0, r0, r5
 800126a:	2802      	cmp	r0, #2
 800126c:	d9f6      	bls.n	800125c <HAL_RCC_OscConfig+0x3f0>
 800126e:	e69a      	b.n	8000fa6 <HAL_RCC_OscConfig+0x13a>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001270:	f7ff f94e 	bl	8000510 <HAL_GetTick>
 8001274:	1b80      	subs	r0, r0, r6
 8001276:	2802      	cmp	r0, #2
 8001278:	d9cb      	bls.n	8001212 <HAL_RCC_OscConfig+0x3a6>
 800127a:	e694      	b.n	8000fa6 <HAL_RCC_OscConfig+0x13a>
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 800127c:	6823      	ldr	r3, [r4, #0]
 800127e:	f013 5f20 	tst.w	r3, #671088640	; 0x28000000
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8001282:	bf02      	ittt	eq
 8001284:	68e3      	ldreq	r3, [r4, #12]
 8001286:	f023 0303 	biceq.w	r3, r3, #3
 800128a:	60e3      	streq	r3, [r4, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800128c:	68e3      	ldr	r3, [r4, #12]
 800128e:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8001292:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001296:	60e3      	str	r3, [r4, #12]
        tickstart = HAL_GetTick();
 8001298:	f7ff f93a 	bl	8000510 <HAL_GetTick>
 800129c:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800129e:	6823      	ldr	r3, [r4, #0]
 80012a0:	019b      	lsls	r3, r3, #6
 80012a2:	f57f ae45 	bpl.w	8000f30 <HAL_RCC_OscConfig+0xc4>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80012a6:	f7ff f933 	bl	8000510 <HAL_GetTick>
 80012aa:	1b40      	subs	r0, r0, r5
 80012ac:	2802      	cmp	r0, #2
 80012ae:	d9f6      	bls.n	800129e <HAL_RCC_OscConfig+0x432>
 80012b0:	e679      	b.n	8000fa6 <HAL_RCC_OscConfig+0x13a>
 80012b2:	bf00      	nop
 80012b4:	40007000 	.word	0x40007000

080012b8 <HAL_RCC_ClockConfig>:
{
 80012b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80012bc:	460e      	mov	r6, r1
  if(RCC_ClkInitStruct == NULL)
 80012be:	4604      	mov	r4, r0
 80012c0:	b910      	cbnz	r0, 80012c8 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 80012c2:	2001      	movs	r0, #1
 80012c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80012c8:	4a40      	ldr	r2, [pc, #256]	; (80013cc <HAL_RCC_ClockConfig+0x114>)
 80012ca:	6813      	ldr	r3, [r2, #0]
 80012cc:	f003 0307 	and.w	r3, r3, #7
 80012d0:	428b      	cmp	r3, r1
 80012d2:	d329      	bcc.n	8001328 <HAL_RCC_ClockConfig+0x70>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80012d4:	6823      	ldr	r3, [r4, #0]
 80012d6:	07d9      	lsls	r1, r3, #31
 80012d8:	d431      	bmi.n	800133e <HAL_RCC_ClockConfig+0x86>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80012da:	6821      	ldr	r1, [r4, #0]
 80012dc:	078a      	lsls	r2, r1, #30
 80012de:	d45b      	bmi.n	8001398 <HAL_RCC_ClockConfig+0xe0>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80012e0:	4a3a      	ldr	r2, [pc, #232]	; (80013cc <HAL_RCC_ClockConfig+0x114>)
 80012e2:	6813      	ldr	r3, [r2, #0]
 80012e4:	f003 0307 	and.w	r3, r3, #7
 80012e8:	429e      	cmp	r6, r3
 80012ea:	d35d      	bcc.n	80013a8 <HAL_RCC_ClockConfig+0xf0>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80012ec:	f011 0f04 	tst.w	r1, #4
 80012f0:	4d37      	ldr	r5, [pc, #220]	; (80013d0 <HAL_RCC_ClockConfig+0x118>)
 80012f2:	d164      	bne.n	80013be <HAL_RCC_ClockConfig+0x106>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80012f4:	070b      	lsls	r3, r1, #28
 80012f6:	d506      	bpl.n	8001306 <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80012f8:	68ab      	ldr	r3, [r5, #8]
 80012fa:	6922      	ldr	r2, [r4, #16]
 80012fc:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8001300:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001304:	60ab      	str	r3, [r5, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001306:	f7ff fd5d 	bl	8000dc4 <HAL_RCC_GetSysClockFreq>
 800130a:	68ab      	ldr	r3, [r5, #8]
 800130c:	4a31      	ldr	r2, [pc, #196]	; (80013d4 <HAL_RCC_ClockConfig+0x11c>)
 800130e:	f3c3 1303 	ubfx	r3, r3, #4, #4
}
 8001312:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001316:	5cd3      	ldrb	r3, [r2, r3]
 8001318:	f003 031f 	and.w	r3, r3, #31
 800131c:	40d8      	lsrs	r0, r3
 800131e:	4b2e      	ldr	r3, [pc, #184]	; (80013d8 <HAL_RCC_ClockConfig+0x120>)
 8001320:	6018      	str	r0, [r3, #0]
  status = HAL_InitTick (TICK_INT_PRIORITY);
 8001322:	2000      	movs	r0, #0
 8001324:	f002 be48 	b.w	8003fb8 <HAL_InitTick>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001328:	6813      	ldr	r3, [r2, #0]
 800132a:	f023 0307 	bic.w	r3, r3, #7
 800132e:	430b      	orrs	r3, r1
 8001330:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001332:	6813      	ldr	r3, [r2, #0]
 8001334:	f003 0307 	and.w	r3, r3, #7
 8001338:	4299      	cmp	r1, r3
 800133a:	d1c2      	bne.n	80012c2 <HAL_RCC_ClockConfig+0xa>
 800133c:	e7ca      	b.n	80012d4 <HAL_RCC_ClockConfig+0x1c>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800133e:	6862      	ldr	r2, [r4, #4]
 8001340:	4d23      	ldr	r5, [pc, #140]	; (80013d0 <HAL_RCC_ClockConfig+0x118>)
 8001342:	2a03      	cmp	r2, #3
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001344:	682b      	ldr	r3, [r5, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001346:	d11b      	bne.n	8001380 <HAL_RCC_ClockConfig+0xc8>
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001348:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800134c:	d0b9      	beq.n	80012c2 <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800134e:	68ab      	ldr	r3, [r5, #8]
 8001350:	f023 0303 	bic.w	r3, r3, #3
 8001354:	4313      	orrs	r3, r2
 8001356:	60ab      	str	r3, [r5, #8]
    tickstart = HAL_GetTick();
 8001358:	f7ff f8da 	bl	8000510 <HAL_GetTick>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800135c:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8001360:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001362:	68ab      	ldr	r3, [r5, #8]
 8001364:	6862      	ldr	r2, [r4, #4]
 8001366:	f003 030c 	and.w	r3, r3, #12
 800136a:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800136e:	d0b4      	beq.n	80012da <HAL_RCC_ClockConfig+0x22>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001370:	f7ff f8ce 	bl	8000510 <HAL_GetTick>
 8001374:	1bc0      	subs	r0, r0, r7
 8001376:	4540      	cmp	r0, r8
 8001378:	d9f3      	bls.n	8001362 <HAL_RCC_ClockConfig+0xaa>
        return HAL_TIMEOUT;
 800137a:	2003      	movs	r0, #3
}
 800137c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001380:	2a02      	cmp	r2, #2
 8001382:	d102      	bne.n	800138a <HAL_RCC_ClockConfig+0xd2>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001384:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8001388:	e7e0      	b.n	800134c <HAL_RCC_ClockConfig+0x94>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800138a:	b912      	cbnz	r2, 8001392 <HAL_RCC_ClockConfig+0xda>
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800138c:	f013 0f02 	tst.w	r3, #2
 8001390:	e7dc      	b.n	800134c <HAL_RCC_ClockConfig+0x94>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001392:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8001396:	e7d9      	b.n	800134c <HAL_RCC_ClockConfig+0x94>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001398:	4a0d      	ldr	r2, [pc, #52]	; (80013d0 <HAL_RCC_ClockConfig+0x118>)
 800139a:	68a0      	ldr	r0, [r4, #8]
 800139c:	6893      	ldr	r3, [r2, #8]
 800139e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80013a2:	4303      	orrs	r3, r0
 80013a4:	6093      	str	r3, [r2, #8]
 80013a6:	e79b      	b.n	80012e0 <HAL_RCC_ClockConfig+0x28>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80013a8:	6813      	ldr	r3, [r2, #0]
 80013aa:	f023 0307 	bic.w	r3, r3, #7
 80013ae:	4333      	orrs	r3, r6
 80013b0:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80013b2:	6813      	ldr	r3, [r2, #0]
 80013b4:	f003 0307 	and.w	r3, r3, #7
 80013b8:	429e      	cmp	r6, r3
 80013ba:	d182      	bne.n	80012c2 <HAL_RCC_ClockConfig+0xa>
 80013bc:	e796      	b.n	80012ec <HAL_RCC_ClockConfig+0x34>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80013be:	68ab      	ldr	r3, [r5, #8]
 80013c0:	68e2      	ldr	r2, [r4, #12]
 80013c2:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80013c6:	4313      	orrs	r3, r2
 80013c8:	60ab      	str	r3, [r5, #8]
 80013ca:	e793      	b.n	80012f4 <HAL_RCC_ClockConfig+0x3c>
 80013cc:	40022000 	.word	0x40022000
 80013d0:	40021000 	.word	0x40021000
 80013d4:	080041ce 	.word	0x080041ce
 80013d8:	20000004 	.word	0x20000004

080013dc <HAL_RCC_GetHCLKFreq>:
}
 80013dc:	4b01      	ldr	r3, [pc, #4]	; (80013e4 <HAL_RCC_GetHCLKFreq+0x8>)
 80013de:	6818      	ldr	r0, [r3, #0]
 80013e0:	4770      	bx	lr
 80013e2:	bf00      	nop
 80013e4:	20000004 	.word	0x20000004

080013e8 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80013e8:	4b05      	ldr	r3, [pc, #20]	; (8001400 <HAL_RCC_GetPCLK1Freq+0x18>)
 80013ea:	4a06      	ldr	r2, [pc, #24]	; (8001404 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80013ec:	689b      	ldr	r3, [r3, #8]
 80013ee:	f3c3 2302 	ubfx	r3, r3, #8, #3
 80013f2:	5cd3      	ldrb	r3, [r2, r3]
 80013f4:	4a04      	ldr	r2, [pc, #16]	; (8001408 <HAL_RCC_GetPCLK1Freq+0x20>)
 80013f6:	6810      	ldr	r0, [r2, #0]
 80013f8:	f003 031f 	and.w	r3, r3, #31
}
 80013fc:	40d8      	lsrs	r0, r3
 80013fe:	4770      	bx	lr
 8001400:	40021000 	.word	0x40021000
 8001404:	080041de 	.word	0x080041de
 8001408:	20000004 	.word	0x20000004

0800140c <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800140c:	4b05      	ldr	r3, [pc, #20]	; (8001424 <HAL_RCC_GetPCLK2Freq+0x18>)
 800140e:	4a06      	ldr	r2, [pc, #24]	; (8001428 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8001410:	689b      	ldr	r3, [r3, #8]
 8001412:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8001416:	5cd3      	ldrb	r3, [r2, r3]
 8001418:	4a04      	ldr	r2, [pc, #16]	; (800142c <HAL_RCC_GetPCLK2Freq+0x20>)
 800141a:	6810      	ldr	r0, [r2, #0]
 800141c:	f003 031f 	and.w	r3, r3, #31
}
 8001420:	40d8      	lsrs	r0, r3
 8001422:	4770      	bx	lr
 8001424:	40021000 	.word	0x40021000
 8001428:	080041de 	.word	0x080041de
 800142c:	20000004 	.word	0x20000004

08001430 <HAL_RCC_GetClockConfig>:
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001430:	230f      	movs	r3, #15
 8001432:	6003      	str	r3, [r0, #0]
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8001434:	4b0b      	ldr	r3, [pc, #44]	; (8001464 <HAL_RCC_GetClockConfig+0x34>)
 8001436:	689a      	ldr	r2, [r3, #8]
 8001438:	f002 0203 	and.w	r2, r2, #3
 800143c:	6042      	str	r2, [r0, #4]
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 800143e:	689a      	ldr	r2, [r3, #8]
 8001440:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 8001444:	6082      	str	r2, [r0, #8]
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8001446:	689a      	ldr	r2, [r3, #8]
 8001448:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 800144c:	60c2      	str	r2, [r0, #12]
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 800144e:	689b      	ldr	r3, [r3, #8]
 8001450:	08db      	lsrs	r3, r3, #3
 8001452:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001456:	6103      	str	r3, [r0, #16]
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8001458:	4b03      	ldr	r3, [pc, #12]	; (8001468 <HAL_RCC_GetClockConfig+0x38>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	f003 0307 	and.w	r3, r3, #7
 8001460:	600b      	str	r3, [r1, #0]
 8001462:	4770      	bx	lr
 8001464:	40021000 	.word	0x40021000
 8001468:	40022000 	.word	0x40022000

0800146c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800146c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800146e:	4b45      	ldr	r3, [pc, #276]	; (8001584 <RCCEx_PLLSAI1_Config+0x118>)
 8001470:	68da      	ldr	r2, [r3, #12]
 8001472:	f012 0f03 	tst.w	r2, #3
{
 8001476:	4605      	mov	r5, r0
 8001478:	460e      	mov	r6, r1
 800147a:	461c      	mov	r4, r3
 800147c:	6800      	ldr	r0, [r0, #0]
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800147e:	d02a      	beq.n	80014d6 <RCCEx_PLLSAI1_Config+0x6a>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8001480:	68da      	ldr	r2, [r3, #12]
 8001482:	f002 0203 	and.w	r2, r2, #3
 8001486:	4282      	cmp	r2, r0
 8001488:	d13c      	bne.n	8001504 <RCCEx_PLLSAI1_Config+0x98>
       ||
 800148a:	2a00      	cmp	r2, #0
 800148c:	d03a      	beq.n	8001504 <RCCEx_PLLSAI1_Config+0x98>
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800148e:	68db      	ldr	r3, [r3, #12]
       ||
 8001490:	686a      	ldr	r2, [r5, #4]
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8001492:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8001496:	3301      	adds	r3, #1
       ||
 8001498:	4293      	cmp	r3, r2
 800149a:	d133      	bne.n	8001504 <RCCEx_PLLSAI1_Config+0x98>
  }

  if(status == HAL_OK)
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800149c:	6823      	ldr	r3, [r4, #0]
 800149e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80014a2:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80014a4:	f7ff f834 	bl	8000510 <HAL_GetTick>
 80014a8:	4607      	mov	r7, r0

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80014aa:	6823      	ldr	r3, [r4, #0]
 80014ac:	011a      	lsls	r2, r3, #4
 80014ae:	d432      	bmi.n	8001516 <RCCEx_PLLSAI1_Config+0xaa>
 80014b0:	68af      	ldr	r7, [r5, #8]
      }
    }

    if(status == HAL_OK)
    {
      if(Divider == DIVIDER_P_UPDATE)
 80014b2:	2e00      	cmp	r6, #0
 80014b4:	d036      	beq.n	8001524 <RCCEx_PLLSAI1_Config+0xb8>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80014b6:	2e01      	cmp	r6, #1
 80014b8:	d150      	bne.n	800155c <RCCEx_PLLSAI1_Config+0xf0>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80014ba:	6922      	ldr	r2, [r4, #16]
 80014bc:	6928      	ldr	r0, [r5, #16]
 80014be:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 80014c2:	0840      	lsrs	r0, r0, #1
 80014c4:	f422 42fe 	bic.w	r2, r2, #32512	; 0x7f00
 80014c8:	3801      	subs	r0, #1
 80014ca:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
 80014ce:	ea42 5240 	orr.w	r2, r2, r0, lsl #21
 80014d2:	6122      	str	r2, [r4, #16]
 80014d4:	e032      	b.n	800153c <RCCEx_PLLSAI1_Config+0xd0>
    switch(PllSai1->PLLSAI1Source)
 80014d6:	2802      	cmp	r0, #2
 80014d8:	d010      	beq.n	80014fc <RCCEx_PLLSAI1_Config+0x90>
 80014da:	2803      	cmp	r0, #3
 80014dc:	d014      	beq.n	8001508 <RCCEx_PLLSAI1_Config+0x9c>
 80014de:	2801      	cmp	r0, #1
 80014e0:	d110      	bne.n	8001504 <RCCEx_PLLSAI1_Config+0x98>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	079f      	lsls	r7, r3, #30
 80014e6:	d538      	bpl.n	800155a <RCCEx_PLLSAI1_Config+0xee>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80014e8:	68e3      	ldr	r3, [r4, #12]
 80014ea:	686a      	ldr	r2, [r5, #4]
 80014ec:	f023 0373 	bic.w	r3, r3, #115	; 0x73
 80014f0:	3a01      	subs	r2, #1
 80014f2:	4318      	orrs	r0, r3
 80014f4:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80014f8:	60e0      	str	r0, [r4, #12]
 80014fa:	e7cf      	b.n	800149c <RCCEx_PLLSAI1_Config+0x30>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	f413 6f80 	tst.w	r3, #1024	; 0x400
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8001502:	d1f1      	bne.n	80014e8 <RCCEx_PLLSAI1_Config+0x7c>
 8001504:	2001      	movs	r0, #1
 8001506:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8001508:	681a      	ldr	r2, [r3, #0]
 800150a:	0391      	lsls	r1, r2, #14
 800150c:	d4ec      	bmi.n	80014e8 <RCCEx_PLLSAI1_Config+0x7c>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 8001514:	e7f5      	b.n	8001502 <RCCEx_PLLSAI1_Config+0x96>
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8001516:	f7fe fffb 	bl	8000510 <HAL_GetTick>
 800151a:	1bc0      	subs	r0, r0, r7
 800151c:	2802      	cmp	r0, #2
 800151e:	d9c4      	bls.n	80014aa <RCCEx_PLLSAI1_Config+0x3e>
        status = HAL_TIMEOUT;
 8001520:	2003      	movs	r0, #3
 8001522:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8001524:	6921      	ldr	r1, [r4, #16]
 8001526:	68eb      	ldr	r3, [r5, #12]
 8001528:	f421 311f 	bic.w	r1, r1, #162816	; 0x27c00
 800152c:	f421 7140 	bic.w	r1, r1, #768	; 0x300
 8001530:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
 8001534:	091b      	lsrs	r3, r3, #4
 8001536:	ea41 4143 	orr.w	r1, r1, r3, lsl #17
 800153a:	6121      	str	r1, [r4, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800153c:	6823      	ldr	r3, [r4, #0]
 800153e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001542:	6023      	str	r3, [r4, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001544:	f7fe ffe4 	bl	8000510 <HAL_GetTick>
 8001548:	4606      	mov	r6, r0

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800154a:	6823      	ldr	r3, [r4, #0]
 800154c:	011b      	lsls	r3, r3, #4
 800154e:	d513      	bpl.n	8001578 <RCCEx_PLLSAI1_Config+0x10c>
      }

      if(status == HAL_OK)
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8001550:	6923      	ldr	r3, [r4, #16]
 8001552:	69aa      	ldr	r2, [r5, #24]
 8001554:	4313      	orrs	r3, r2
 8001556:	6123      	str	r3, [r4, #16]
 8001558:	2000      	movs	r0, #0
      }
    }
  }

  return status;
}
 800155a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800155c:	6923      	ldr	r3, [r4, #16]
 800155e:	6968      	ldr	r0, [r5, #20]
 8001560:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8001564:	0840      	lsrs	r0, r0, #1
 8001566:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800156a:	3801      	subs	r0, #1
 800156c:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
 8001570:	ea43 6340 	orr.w	r3, r3, r0, lsl #25
 8001574:	6123      	str	r3, [r4, #16]
 8001576:	e7e1      	b.n	800153c <RCCEx_PLLSAI1_Config+0xd0>
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8001578:	f7fe ffca 	bl	8000510 <HAL_GetTick>
 800157c:	1b80      	subs	r0, r0, r6
 800157e:	2802      	cmp	r0, #2
 8001580:	d9e3      	bls.n	800154a <RCCEx_PLLSAI1_Config+0xde>
 8001582:	e7cd      	b.n	8001520 <RCCEx_PLLSAI1_Config+0xb4>
 8001584:	40021000 	.word	0x40021000

08001588 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8001588:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800158a:	4b3d      	ldr	r3, [pc, #244]	; (8001680 <RCCEx_PLLSAI2_Config+0xf8>)
 800158c:	68da      	ldr	r2, [r3, #12]
 800158e:	f012 0f03 	tst.w	r2, #3
{
 8001592:	4605      	mov	r5, r0
 8001594:	460e      	mov	r6, r1
 8001596:	461c      	mov	r4, r3
 8001598:	6800      	ldr	r0, [r0, #0]
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800159a:	d028      	beq.n	80015ee <RCCEx_PLLSAI2_Config+0x66>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800159c:	68da      	ldr	r2, [r3, #12]
 800159e:	f002 0203 	and.w	r2, r2, #3
 80015a2:	4282      	cmp	r2, r0
 80015a4:	d13a      	bne.n	800161c <RCCEx_PLLSAI2_Config+0x94>
       ||
 80015a6:	2a00      	cmp	r2, #0
 80015a8:	d038      	beq.n	800161c <RCCEx_PLLSAI2_Config+0x94>
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80015aa:	68db      	ldr	r3, [r3, #12]
       ||
 80015ac:	686a      	ldr	r2, [r5, #4]
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80015ae:	f3c3 1302 	ubfx	r3, r3, #4, #3
 80015b2:	3301      	adds	r3, #1
       ||
 80015b4:	4293      	cmp	r3, r2
 80015b6:	d131      	bne.n	800161c <RCCEx_PLLSAI2_Config+0x94>
  }

  if(status == HAL_OK)
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80015b8:	6823      	ldr	r3, [r4, #0]
 80015ba:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80015be:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80015c0:	f7fe ffa6 	bl	8000510 <HAL_GetTick>
 80015c4:	4607      	mov	r7, r0

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80015c6:	6823      	ldr	r3, [r4, #0]
 80015c8:	009a      	lsls	r2, r3, #2
 80015ca:	d430      	bmi.n	800162e <RCCEx_PLLSAI2_Config+0xa6>
 80015cc:	68a8      	ldr	r0, [r5, #8]
      }
    }

    if(status == HAL_OK)
    {
      if(Divider == DIVIDER_P_UPDATE)
 80015ce:	2e00      	cmp	r6, #0
 80015d0:	d034      	beq.n	800163c <RCCEx_PLLSAI2_Config+0xb4>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80015d2:	6963      	ldr	r3, [r4, #20]
 80015d4:	6929      	ldr	r1, [r5, #16]
 80015d6:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80015da:	0849      	lsrs	r1, r1, #1
 80015dc:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80015e0:	3901      	subs	r1, #1
 80015e2:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 80015e6:	ea43 6341 	orr.w	r3, r3, r1, lsl #25
 80015ea:	6163      	str	r3, [r4, #20]
 80015ec:	e032      	b.n	8001654 <RCCEx_PLLSAI2_Config+0xcc>
    switch(PllSai2->PLLSAI2Source)
 80015ee:	2802      	cmp	r0, #2
 80015f0:	d010      	beq.n	8001614 <RCCEx_PLLSAI2_Config+0x8c>
 80015f2:	2803      	cmp	r0, #3
 80015f4:	d014      	beq.n	8001620 <RCCEx_PLLSAI2_Config+0x98>
 80015f6:	2801      	cmp	r0, #1
 80015f8:	d110      	bne.n	800161c <RCCEx_PLLSAI2_Config+0x94>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	079f      	lsls	r7, r3, #30
 80015fe:	d538      	bpl.n	8001672 <RCCEx_PLLSAI2_Config+0xea>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8001600:	68e3      	ldr	r3, [r4, #12]
 8001602:	686a      	ldr	r2, [r5, #4]
 8001604:	f023 0373 	bic.w	r3, r3, #115	; 0x73
 8001608:	3a01      	subs	r2, #1
 800160a:	4318      	orrs	r0, r3
 800160c:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8001610:	60e0      	str	r0, [r4, #12]
 8001612:	e7d1      	b.n	80015b8 <RCCEx_PLLSAI2_Config+0x30>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	f413 6f80 	tst.w	r3, #1024	; 0x400
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800161a:	d1f1      	bne.n	8001600 <RCCEx_PLLSAI2_Config+0x78>
 800161c:	2001      	movs	r0, #1
 800161e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8001620:	681a      	ldr	r2, [r3, #0]
 8001622:	0391      	lsls	r1, r2, #14
 8001624:	d4ec      	bmi.n	8001600 <RCCEx_PLLSAI2_Config+0x78>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 800162c:	e7f5      	b.n	800161a <RCCEx_PLLSAI2_Config+0x92>
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800162e:	f7fe ff6f 	bl	8000510 <HAL_GetTick>
 8001632:	1bc0      	subs	r0, r0, r7
 8001634:	2802      	cmp	r0, #2
 8001636:	d9c6      	bls.n	80015c6 <RCCEx_PLLSAI2_Config+0x3e>
        status = HAL_TIMEOUT;
 8001638:	2003      	movs	r0, #3
 800163a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800163c:	6962      	ldr	r2, [r4, #20]
 800163e:	68eb      	ldr	r3, [r5, #12]
 8001640:	f422 321f 	bic.w	r2, r2, #162816	; 0x27c00
 8001644:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8001648:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 800164c:	091b      	lsrs	r3, r3, #4
 800164e:	ea42 4243 	orr.w	r2, r2, r3, lsl #17
 8001652:	6162      	str	r2, [r4, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8001654:	6823      	ldr	r3, [r4, #0]
 8001656:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800165a:	6023      	str	r3, [r4, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800165c:	f7fe ff58 	bl	8000510 <HAL_GetTick>
 8001660:	4606      	mov	r6, r0

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8001662:	6823      	ldr	r3, [r4, #0]
 8001664:	009b      	lsls	r3, r3, #2
 8001666:	d505      	bpl.n	8001674 <RCCEx_PLLSAI2_Config+0xec>
      }

      if(status == HAL_OK)
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8001668:	6963      	ldr	r3, [r4, #20]
 800166a:	696a      	ldr	r2, [r5, #20]
 800166c:	4313      	orrs	r3, r2
 800166e:	6163      	str	r3, [r4, #20]
 8001670:	2000      	movs	r0, #0
      }
    }
  }

  return status;
}
 8001672:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8001674:	f7fe ff4c 	bl	8000510 <HAL_GetTick>
 8001678:	1b80      	subs	r0, r0, r6
 800167a:	2802      	cmp	r0, #2
 800167c:	d9f1      	bls.n	8001662 <RCCEx_PLLSAI2_Config+0xda>
 800167e:	e7db      	b.n	8001638 <RCCEx_PLLSAI2_Config+0xb0>
 8001680:	40021000 	.word	0x40021000

08001684 <HAL_RCCEx_PeriphCLKConfig>:
{
 8001684:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8001688:	6806      	ldr	r6, [r0, #0]
 800168a:	f416 6600 	ands.w	r6, r6, #2048	; 0x800
{
 800168e:	4604      	mov	r4, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8001690:	d024      	beq.n	80016dc <HAL_RCCEx_PeriphCLKConfig+0x58>
    switch(PeriphClkInit->Sai1ClockSelection)
 8001692:	6e41      	ldr	r1, [r0, #100]	; 0x64
 8001694:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
 8001698:	d02c      	beq.n	80016f4 <HAL_RCCEx_PeriphCLKConfig+0x70>
 800169a:	d802      	bhi.n	80016a2 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 800169c:	b1c1      	cbz	r1, 80016d0 <HAL_RCCEx_PeriphCLKConfig+0x4c>
      ret = HAL_ERROR;
 800169e:	2601      	movs	r6, #1
 80016a0:	e01c      	b.n	80016dc <HAL_RCCEx_PeriphCLKConfig+0x58>
    switch(PeriphClkInit->Sai1ClockSelection)
 80016a2:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80016a6:	d00d      	beq.n	80016c4 <HAL_RCCEx_PeriphCLKConfig+0x40>
 80016a8:	f5b1 0f40 	cmp.w	r1, #12582912	; 0xc00000
 80016ac:	d1f7      	bne.n	800169e <HAL_RCCEx_PeriphCLKConfig+0x1a>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80016ae:	4a4d      	ldr	r2, [pc, #308]	; (80017e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80016b0:	6e61      	ldr	r1, [r4, #100]	; 0x64
 80016b2:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80016b6:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 80016ba:	430b      	orrs	r3, r1
 80016bc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 80016c0:	2600      	movs	r6, #0
 80016c2:	e00b      	b.n	80016dc <HAL_RCCEx_PeriphCLKConfig+0x58>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80016c4:	4a47      	ldr	r2, [pc, #284]	; (80017e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80016c6:	68d3      	ldr	r3, [r2, #12]
 80016c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80016cc:	60d3      	str	r3, [r2, #12]
      break;
 80016ce:	e7ee      	b.n	80016ae <HAL_RCCEx_PeriphCLKConfig+0x2a>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80016d0:	3004      	adds	r0, #4
 80016d2:	f7ff fecb 	bl	800146c <RCCEx_PLLSAI1_Config>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80016d6:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 80016d8:	2800      	cmp	r0, #0
 80016da:	d0e8      	beq.n	80016ae <HAL_RCCEx_PeriphCLKConfig+0x2a>
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80016dc:	6823      	ldr	r3, [r4, #0]
 80016de:	04d8      	lsls	r0, r3, #19
 80016e0:	d506      	bpl.n	80016f0 <HAL_RCCEx_PeriphCLKConfig+0x6c>
    switch(PeriphClkInit->Sai2ClockSelection)
 80016e2:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 80016e4:	f1b1 7f80 	cmp.w	r1, #16777216	; 0x1000000
 80016e8:	d074      	beq.n	80017d4 <HAL_RCCEx_PeriphCLKConfig+0x150>
 80016ea:	d808      	bhi.n	80016fe <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80016ec:	b1a9      	cbz	r1, 800171a <HAL_RCCEx_PeriphCLKConfig+0x96>
      ret = HAL_ERROR;
 80016ee:	2601      	movs	r6, #1
 80016f0:	4635      	mov	r5, r6
 80016f2:	e021      	b.n	8001738 <HAL_RCCEx_PeriphCLKConfig+0xb4>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80016f4:	2100      	movs	r1, #0
 80016f6:	3020      	adds	r0, #32
 80016f8:	f7ff ff46 	bl	8001588 <RCCEx_PLLSAI2_Config>
 80016fc:	e7eb      	b.n	80016d6 <HAL_RCCEx_PeriphCLKConfig+0x52>
    switch(PeriphClkInit->Sai2ClockSelection)
 80016fe:	f1b1 7f00 	cmp.w	r1, #33554432	; 0x2000000
 8001702:	d004      	beq.n	800170e <HAL_RCCEx_PeriphCLKConfig+0x8a>
 8001704:	f1b1 7f40 	cmp.w	r1, #50331648	; 0x3000000
 8001708:	d1f1      	bne.n	80016ee <HAL_RCCEx_PeriphCLKConfig+0x6a>
 800170a:	4635      	mov	r5, r6
 800170c:	e009      	b.n	8001722 <HAL_RCCEx_PeriphCLKConfig+0x9e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800170e:	4a35      	ldr	r2, [pc, #212]	; (80017e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001710:	68d3      	ldr	r3, [r2, #12]
 8001712:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001716:	60d3      	str	r3, [r2, #12]
 8001718:	e7f7      	b.n	800170a <HAL_RCCEx_PeriphCLKConfig+0x86>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800171a:	1d20      	adds	r0, r4, #4
 800171c:	f7ff fea6 	bl	800146c <RCCEx_PLLSAI1_Config>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8001720:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8001722:	2d00      	cmp	r5, #0
 8001724:	d15c      	bne.n	80017e0 <HAL_RCCEx_PeriphCLKConfig+0x15c>
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8001726:	4a2f      	ldr	r2, [pc, #188]	; (80017e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001728:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 800172a:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800172e:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 8001732:	430b      	orrs	r3, r1
 8001734:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001738:	6823      	ldr	r3, [r4, #0]
 800173a:	0399      	lsls	r1, r3, #14
 800173c:	f140 814f 	bpl.w	80019de <HAL_RCCEx_PeriphCLKConfig+0x35a>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001740:	4f28      	ldr	r7, [pc, #160]	; (80017e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001742:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001744:	00da      	lsls	r2, r3, #3
 8001746:	f140 8176 	bpl.w	8001a36 <HAL_RCCEx_PeriphCLKConfig+0x3b2>
    FlagStatus       pwrclkchanged = RESET;
 800174a:	f04f 0800 	mov.w	r8, #0
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800174e:	f8df 9098 	ldr.w	r9, [pc, #152]	; 80017e8 <HAL_RCCEx_PeriphCLKConfig+0x164>
 8001752:	f8d9 3000 	ldr.w	r3, [r9]
 8001756:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800175a:	f8c9 3000 	str.w	r3, [r9]
    tickstart = HAL_GetTick();
 800175e:	f7fe fed7 	bl	8000510 <HAL_GetTick>
 8001762:	4682      	mov	sl, r0
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8001764:	f8d9 3000 	ldr.w	r3, [r9]
 8001768:	05db      	lsls	r3, r3, #23
 800176a:	d53f      	bpl.n	80017ec <HAL_RCCEx_PeriphCLKConfig+0x168>
    if(ret == HAL_OK)
 800176c:	2d00      	cmp	r5, #0
 800176e:	d144      	bne.n	80017fa <HAL_RCCEx_PeriphCLKConfig+0x176>
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001770:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001774:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8001778:	d015      	beq.n	80017a6 <HAL_RCCEx_PeriphCLKConfig+0x122>
 800177a:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 800177e:	4293      	cmp	r3, r2
 8001780:	d011      	beq.n	80017a6 <HAL_RCCEx_PeriphCLKConfig+0x122>
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001782:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_FORCE();
 8001786:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 800178a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800178e:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001792:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001796:	f423 7340 	bic.w	r3, r3, #768	; 0x300
        __HAL_RCC_BACKUPRESET_RELEASE();
 800179a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800179e:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
        RCC->BDCR = tmpregister;
 80017a2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80017a6:	07d8      	lsls	r0, r3, #31
 80017a8:	d509      	bpl.n	80017be <HAL_RCCEx_PeriphCLKConfig+0x13a>
        tickstart = HAL_GetTick();
 80017aa:	f7fe feb1 	bl	8000510 <HAL_GetTick>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80017ae:	f241 3988 	movw	r9, #5000	; 0x1388
        tickstart = HAL_GetTick();
 80017b2:	4605      	mov	r5, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80017b4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80017b8:	0799      	lsls	r1, r3, #30
 80017ba:	f140 8109 	bpl.w	80019d0 <HAL_RCCEx_PeriphCLKConfig+0x34c>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80017be:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80017c2:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 80017c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80017ca:	4313      	orrs	r3, r2
 80017cc:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80017d0:	4635      	mov	r5, r6
 80017d2:	e012      	b.n	80017fa <HAL_RCCEx_PeriphCLKConfig+0x176>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80017d4:	2100      	movs	r1, #0
 80017d6:	f104 0020 	add.w	r0, r4, #32
 80017da:	f7ff fed5 	bl	8001588 <RCCEx_PLLSAI2_Config>
 80017de:	e79f      	b.n	8001720 <HAL_RCCEx_PeriphCLKConfig+0x9c>
 80017e0:	462e      	mov	r6, r5
 80017e2:	e7a9      	b.n	8001738 <HAL_RCCEx_PeriphCLKConfig+0xb4>
 80017e4:	40021000 	.word	0x40021000
 80017e8:	40007000 	.word	0x40007000
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80017ec:	f7fe fe90 	bl	8000510 <HAL_GetTick>
 80017f0:	eba0 000a 	sub.w	r0, r0, sl
 80017f4:	2802      	cmp	r0, #2
 80017f6:	d9b5      	bls.n	8001764 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        ret = HAL_TIMEOUT;
 80017f8:	2503      	movs	r5, #3
    if(pwrclkchanged == SET)
 80017fa:	f1b8 0f00 	cmp.w	r8, #0
 80017fe:	d003      	beq.n	8001808 <HAL_RCCEx_PeriphCLKConfig+0x184>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001800:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001802:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001806:	65bb      	str	r3, [r7, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001808:	6823      	ldr	r3, [r4, #0]
 800180a:	07da      	lsls	r2, r3, #31
 800180c:	d508      	bpl.n	8001820 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800180e:	4990      	ldr	r1, [pc, #576]	; (8001a50 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001810:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8001812:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001816:	f022 0203 	bic.w	r2, r2, #3
 800181a:	4302      	orrs	r2, r0
 800181c:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001820:	079f      	lsls	r7, r3, #30
 8001822:	d508      	bpl.n	8001836 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001824:	498a      	ldr	r1, [pc, #552]	; (8001a50 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001826:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8001828:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800182c:	f022 020c 	bic.w	r2, r2, #12
 8001830:	4302      	orrs	r2, r0
 8001832:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8001836:	075e      	lsls	r6, r3, #29
 8001838:	d508      	bpl.n	800184c <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800183a:	4985      	ldr	r1, [pc, #532]	; (8001a50 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 800183c:	6c20      	ldr	r0, [r4, #64]	; 0x40
 800183e:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001842:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 8001846:	4302      	orrs	r2, r0
 8001848:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800184c:	0718      	lsls	r0, r3, #28
 800184e:	d508      	bpl.n	8001862 <HAL_RCCEx_PeriphCLKConfig+0x1de>
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8001850:	497f      	ldr	r1, [pc, #508]	; (8001a50 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001852:	6c60      	ldr	r0, [r4, #68]	; 0x44
 8001854:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001858:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800185c:	4302      	orrs	r2, r0
 800185e:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8001862:	06d9      	lsls	r1, r3, #27
 8001864:	d508      	bpl.n	8001878 <HAL_RCCEx_PeriphCLKConfig+0x1f4>
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8001866:	497a      	ldr	r1, [pc, #488]	; (8001a50 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001868:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800186a:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800186e:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8001872:	4302      	orrs	r2, r0
 8001874:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001878:	069a      	lsls	r2, r3, #26
 800187a:	d508      	bpl.n	800188e <HAL_RCCEx_PeriphCLKConfig+0x20a>
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800187c:	4974      	ldr	r1, [pc, #464]	; (8001a50 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 800187e:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8001880:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001884:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8001888:	4302      	orrs	r2, r0
 800188a:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800188e:	059f      	lsls	r7, r3, #22
 8001890:	d508      	bpl.n	80018a4 <HAL_RCCEx_PeriphCLKConfig+0x220>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8001892:	496f      	ldr	r1, [pc, #444]	; (8001a50 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001894:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 8001896:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800189a:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 800189e:	4302      	orrs	r2, r0
 80018a0:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80018a4:	055e      	lsls	r6, r3, #21
 80018a6:	d508      	bpl.n	80018ba <HAL_RCCEx_PeriphCLKConfig+0x236>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80018a8:	4969      	ldr	r1, [pc, #420]	; (8001a50 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80018aa:	6e20      	ldr	r0, [r4, #96]	; 0x60
 80018ac:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80018b0:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 80018b4:	4302      	orrs	r2, r0
 80018b6:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80018ba:	0658      	lsls	r0, r3, #25
 80018bc:	d508      	bpl.n	80018d0 <HAL_RCCEx_PeriphCLKConfig+0x24c>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80018be:	4964      	ldr	r1, [pc, #400]	; (8001a50 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80018c0:	6d20      	ldr	r0, [r4, #80]	; 0x50
 80018c2:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80018c6:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 80018ca:	4302      	orrs	r2, r0
 80018cc:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80018d0:	0619      	lsls	r1, r3, #24
 80018d2:	d508      	bpl.n	80018e6 <HAL_RCCEx_PeriphCLKConfig+0x262>
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80018d4:	495e      	ldr	r1, [pc, #376]	; (8001a50 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80018d6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80018d8:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80018dc:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 80018e0:	4302      	orrs	r2, r0
 80018e2:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80018e6:	05da      	lsls	r2, r3, #23
 80018e8:	d508      	bpl.n	80018fc <HAL_RCCEx_PeriphCLKConfig+0x278>
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80018ea:	4959      	ldr	r1, [pc, #356]	; (8001a50 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80018ec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80018ee:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80018f2:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 80018f6:	4302      	orrs	r2, r0
 80018f8:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80018fc:	049b      	lsls	r3, r3, #18
 80018fe:	d50f      	bpl.n	8001920 <HAL_RCCEx_PeriphCLKConfig+0x29c>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001900:	4a53      	ldr	r2, [pc, #332]	; (8001a50 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001902:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 8001904:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8001908:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 800190c:	430b      	orrs	r3, r1
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800190e:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001912:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8001916:	d164      	bne.n	80019e2 <HAL_RCCEx_PeriphCLKConfig+0x35e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001918:	68d3      	ldr	r3, [r2, #12]
 800191a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800191e:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8001920:	6823      	ldr	r3, [r4, #0]
 8001922:	031f      	lsls	r7, r3, #12
 8001924:	d50f      	bpl.n	8001946 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8001926:	4a4a      	ldr	r2, [pc, #296]	; (8001a50 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001928:	6f21      	ldr	r1, [r4, #112]	; 0x70
 800192a:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800192e:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8001932:	430b      	orrs	r3, r1
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8001934:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8001938:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800193c:	d15c      	bne.n	80019f8 <HAL_RCCEx_PeriphCLKConfig+0x374>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800193e:	68d3      	ldr	r3, [r2, #12]
 8001940:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001944:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8001946:	6823      	ldr	r3, [r4, #0]
 8001948:	035e      	lsls	r6, r3, #13
 800194a:	d50f      	bpl.n	800196c <HAL_RCCEx_PeriphCLKConfig+0x2e8>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800194c:	4a40      	ldr	r2, [pc, #256]	; (8001a50 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 800194e:	6f61      	ldr	r1, [r4, #116]	; 0x74
 8001950:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8001954:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8001958:	430b      	orrs	r3, r1
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800195a:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800195e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8001962:	d154      	bne.n	8001a0e <HAL_RCCEx_PeriphCLKConfig+0x38a>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001964:	68d3      	ldr	r3, [r2, #12]
 8001966:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800196a:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800196c:	6823      	ldr	r3, [r4, #0]
 800196e:	0458      	lsls	r0, r3, #17
 8001970:	d512      	bpl.n	8001998 <HAL_RCCEx_PeriphCLKConfig+0x314>
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001972:	4937      	ldr	r1, [pc, #220]	; (8001a50 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001974:	6fa2      	ldr	r2, [r4, #120]	; 0x78
 8001976:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 800197a:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 800197e:	4313      	orrs	r3, r2
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8001980:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001984:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8001988:	d14c      	bne.n	8001a24 <HAL_RCCEx_PeriphCLKConfig+0x3a0>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800198a:	2102      	movs	r1, #2
 800198c:	1d20      	adds	r0, r4, #4
 800198e:	f7ff fd6d 	bl	800146c <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 8001992:	2800      	cmp	r0, #0
 8001994:	bf18      	it	ne
 8001996:	4605      	movne	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8001998:	6822      	ldr	r2, [r4, #0]
 800199a:	0411      	lsls	r1, r2, #16
 800199c:	d508      	bpl.n	80019b0 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800199e:	492c      	ldr	r1, [pc, #176]	; (8001a50 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80019a0:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 80019a2:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 80019a6:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80019aa:	4303      	orrs	r3, r0
 80019ac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80019b0:	03d3      	lsls	r3, r2, #15
 80019b2:	d509      	bpl.n	80019c8 <HAL_RCCEx_PeriphCLKConfig+0x344>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80019b4:	4a26      	ldr	r2, [pc, #152]	; (8001a50 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80019b6:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 80019ba:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80019be:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80019c2:	430b      	orrs	r3, r1
 80019c4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
}
 80019c8:	4628      	mov	r0, r5
 80019ca:	b002      	add	sp, #8
 80019cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80019d0:	f7fe fd9e 	bl	8000510 <HAL_GetTick>
 80019d4:	1b40      	subs	r0, r0, r5
 80019d6:	4548      	cmp	r0, r9
 80019d8:	f67f aeec 	bls.w	80017b4 <HAL_RCCEx_PeriphCLKConfig+0x130>
 80019dc:	e70c      	b.n	80017f8 <HAL_RCCEx_PeriphCLKConfig+0x174>
 80019de:	4635      	mov	r5, r6
 80019e0:	e712      	b.n	8001808 <HAL_RCCEx_PeriphCLKConfig+0x184>
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80019e2:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 80019e6:	d19b      	bne.n	8001920 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80019e8:	2101      	movs	r1, #1
 80019ea:	1d20      	adds	r0, r4, #4
 80019ec:	f7ff fd3e 	bl	800146c <RCCEx_PLLSAI1_Config>
        if(ret != HAL_OK)
 80019f0:	2800      	cmp	r0, #0
 80019f2:	bf18      	it	ne
 80019f4:	4605      	movne	r5, r0
 80019f6:	e793      	b.n	8001920 <HAL_RCCEx_PeriphCLKConfig+0x29c>
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80019f8:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 80019fc:	d1a3      	bne.n	8001946 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80019fe:	2101      	movs	r1, #1
 8001a00:	1d20      	adds	r0, r4, #4
 8001a02:	f7ff fd33 	bl	800146c <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 8001a06:	2800      	cmp	r0, #0
 8001a08:	bf18      	it	ne
 8001a0a:	4605      	movne	r5, r0
 8001a0c:	e79b      	b.n	8001946 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8001a0e:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 8001a12:	d1ab      	bne.n	800196c <HAL_RCCEx_PeriphCLKConfig+0x2e8>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8001a14:	2101      	movs	r1, #1
 8001a16:	1d20      	adds	r0, r4, #4
 8001a18:	f7ff fd28 	bl	800146c <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 8001a1c:	2800      	cmp	r0, #0
 8001a1e:	bf18      	it	ne
 8001a20:	4605      	movne	r5, r0
 8001a22:	e7a3      	b.n	800196c <HAL_RCCEx_PeriphCLKConfig+0x2e8>
    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8001a24:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 8001a28:	d1b6      	bne.n	8001998 <HAL_RCCEx_PeriphCLKConfig+0x314>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8001a2a:	2102      	movs	r1, #2
 8001a2c:	f104 0020 	add.w	r0, r4, #32
 8001a30:	f7ff fdaa 	bl	8001588 <RCCEx_PLLSAI2_Config>
 8001a34:	e7ad      	b.n	8001992 <HAL_RCCEx_PeriphCLKConfig+0x30e>
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a36:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001a38:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a3c:	65bb      	str	r3, [r7, #88]	; 0x58
 8001a3e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001a40:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a44:	9301      	str	r3, [sp, #4]
 8001a46:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001a48:	f04f 0801 	mov.w	r8, #1
 8001a4c:	e67f      	b.n	800174e <HAL_RCCEx_PeriphCLKConfig+0xca>
 8001a4e:	bf00      	nop
 8001a50:	40021000 	.word	0x40021000

08001a54 <HAL_RCCEx_EnableMSIPLLMode>:
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8001a54:	4a02      	ldr	r2, [pc, #8]	; (8001a60 <HAL_RCCEx_EnableMSIPLLMode+0xc>)
 8001a56:	6813      	ldr	r3, [r2, #0]
 8001a58:	f043 0304 	orr.w	r3, r3, #4
 8001a5c:	6013      	str	r3, [r2, #0]
 8001a5e:	4770      	bx	lr
 8001a60:	40021000 	.word	0x40021000

08001a64 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001a64:	b570      	push	{r4, r5, r6, lr}
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001a66:	4604      	mov	r4, r0
 8001a68:	2800      	cmp	r0, #0
 8001a6a:	d04a      	beq.n	8001b02 <HAL_SPI_Init+0x9e>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	6283      	str	r3, [r0, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001a70:	f890 305d 	ldrb.w	r3, [r0, #93]	; 0x5d
 8001a74:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001a78:	b91b      	cbnz	r3, 8001a82 <HAL_SPI_Init+0x1e>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001a7a:	f880 205c 	strb.w	r2, [r0, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001a7e:	f002 f9b3 	bl	8003de8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001a82:	2302      	movs	r3, #2

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001a84:	6821      	ldr	r1, [r4, #0]
  hspi->State = HAL_SPI_STATE_BUSY;
 8001a86:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  __HAL_SPI_DISABLE(hspi);
 8001a8a:	680b      	ldr	r3, [r1, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001a8c:	68e2      	ldr	r2, [r4, #12]
  __HAL_SPI_DISABLE(hspi);
 8001a8e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001a92:	f5b2 6fe0 	cmp.w	r2, #1792	; 0x700
  __HAL_SPI_DISABLE(hspi);
 8001a96:	600b      	str	r3, [r1, #0]
 8001a98:	f04f 0300 	mov.w	r3, #0
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001a9c:	d92e      	bls.n	8001afc <HAL_SPI_Init+0x98>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8001a9e:	4618      	mov	r0, r3
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8001aa0:	f5b2 6f70 	cmp.w	r2, #3840	; 0xf00
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001aa4:	bf18      	it	ne
 8001aa6:	62a3      	strne	r3, [r4, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8001aa8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001aaa:	b92b      	cbnz	r3, 8001ab8 <HAL_SPI_Init+0x54>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001aac:	f5b2 6fe0 	cmp.w	r2, #1792	; 0x700
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8001ab0:	bf8c      	ite	hi
 8001ab2:	2302      	movhi	r3, #2
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8001ab4:	2301      	movls	r3, #1
 8001ab6:	6323      	str	r3, [r4, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8001ab8:	68a6      	ldr	r6, [r4, #8]
 8001aba:	6863      	ldr	r3, [r4, #4]
 8001abc:	69a5      	ldr	r5, [r4, #24]
 8001abe:	4333      	orrs	r3, r6
 8001ac0:	6926      	ldr	r6, [r4, #16]
 8001ac2:	4333      	orrs	r3, r6
 8001ac4:	6966      	ldr	r6, [r4, #20]
 8001ac6:	4333      	orrs	r3, r6
 8001ac8:	69e6      	ldr	r6, [r4, #28]
 8001aca:	4333      	orrs	r3, r6
 8001acc:	6a26      	ldr	r6, [r4, #32]
 8001ace:	4333      	orrs	r3, r6
 8001ad0:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8001ad2:	4333      	orrs	r3, r6
 8001ad4:	f405 7600 	and.w	r6, r5, #512	; 0x200
 8001ad8:	4333      	orrs	r3, r6
 8001ada:	600b      	str	r3, [r1, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8001adc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001ade:	431a      	orrs	r2, r3
 8001ae0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8001ae2:	0c2d      	lsrs	r5, r5, #16
 8001ae4:	431a      	orrs	r2, r3
 8001ae6:	f005 0504 	and.w	r5, r5, #4
 8001aea:	432a      	orrs	r2, r5
 8001aec:	4302      	orrs	r2, r0
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
  hspi->State     = HAL_SPI_STATE_READY;
 8001aee:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001af0:	2000      	movs	r0, #0
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8001af2:	604a      	str	r2, [r1, #4]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001af4:	6620      	str	r0, [r4, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8001af6:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d

  return HAL_OK;
 8001afa:	bd70      	pop	{r4, r5, r6, pc}
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8001afc:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001b00:	e7d0      	b.n	8001aa4 <HAL_SPI_Init+0x40>
    return HAL_ERROR;
 8001b02:	2001      	movs	r0, #1
}
 8001b04:	bd70      	pop	{r4, r5, r6, pc}
	...

08001b08 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001b08:	6a03      	ldr	r3, [r0, #32]
 8001b0a:	f023 0301 	bic.w	r3, r3, #1
 8001b0e:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001b10:	6a03      	ldr	r3, [r0, #32]
{
 8001b12:	b570      	push	{r4, r5, r6, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001b14:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001b16:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001b18:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8001b1a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001b1e:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8001b22:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8001b24:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8001b26:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 8001b2a:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8001b2c:	4d1b      	ldr	r5, [pc, #108]	; (8001b9c <TIM_OC1_SetConfig+0x94>)
 8001b2e:	42a8      	cmp	r0, r5
 8001b30:	d00f      	beq.n	8001b52 <TIM_OC1_SetConfig+0x4a>
 8001b32:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8001b36:	42a8      	cmp	r0, r5
 8001b38:	d00b      	beq.n	8001b52 <TIM_OC1_SetConfig+0x4a>
 8001b3a:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8001b3e:	42a8      	cmp	r0, r5
 8001b40:	d007      	beq.n	8001b52 <TIM_OC1_SetConfig+0x4a>
 8001b42:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001b46:	42a8      	cmp	r0, r5
 8001b48:	d003      	beq.n	8001b52 <TIM_OC1_SetConfig+0x4a>
 8001b4a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001b4e:	42a8      	cmp	r0, r5
 8001b50:	d11e      	bne.n	8001b90 <TIM_OC1_SetConfig+0x88>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8001b52:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8001b54:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8001b58:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001b5a:	4d10      	ldr	r5, [pc, #64]	; (8001b9c <TIM_OC1_SetConfig+0x94>)
 8001b5c:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 8001b5e:	f023 0304 	bic.w	r3, r3, #4
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001b62:	d00f      	beq.n	8001b84 <TIM_OC1_SetConfig+0x7c>
 8001b64:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8001b68:	42a8      	cmp	r0, r5
 8001b6a:	d00b      	beq.n	8001b84 <TIM_OC1_SetConfig+0x7c>
 8001b6c:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8001b70:	42a8      	cmp	r0, r5
 8001b72:	d007      	beq.n	8001b84 <TIM_OC1_SetConfig+0x7c>
 8001b74:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001b78:	42a8      	cmp	r0, r5
 8001b7a:	d003      	beq.n	8001b84 <TIM_OC1_SetConfig+0x7c>
 8001b7c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001b80:	42a8      	cmp	r0, r5
 8001b82:	d105      	bne.n	8001b90 <TIM_OC1_SetConfig+0x88>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8001b84:	f424 7540 	bic.w	r5, r4, #768	; 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8001b88:	698e      	ldr	r6, [r1, #24]
 8001b8a:	694c      	ldr	r4, [r1, #20]
 8001b8c:	4334      	orrs	r4, r6
 8001b8e:	432c      	orrs	r4, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001b90:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001b92:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8001b94:	684a      	ldr	r2, [r1, #4]
 8001b96:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001b98:	6203      	str	r3, [r0, #32]
 8001b9a:	bd70      	pop	{r4, r5, r6, pc}
 8001b9c:	40012c00 	.word	0x40012c00

08001ba0 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001ba0:	6a03      	ldr	r3, [r0, #32]
 8001ba2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001ba6:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001ba8:	6a03      	ldr	r3, [r0, #32]
{
 8001baa:	b570      	push	{r4, r5, r6, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001bac:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001bae:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001bb0:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8001bb2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001bb6:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8001bba:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001bbc:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8001bbe:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001bc2:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8001bc6:	4d16      	ldr	r5, [pc, #88]	; (8001c20 <TIM_OC3_SetConfig+0x80>)
 8001bc8:	42a8      	cmp	r0, r5
 8001bca:	d003      	beq.n	8001bd4 <TIM_OC3_SetConfig+0x34>
 8001bcc:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8001bd0:	42a8      	cmp	r0, r5
 8001bd2:	d10d      	bne.n	8001bf0 <TIM_OC3_SetConfig+0x50>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8001bd4:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8001bd6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8001bda:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001bde:	4d10      	ldr	r5, [pc, #64]	; (8001c20 <TIM_OC3_SetConfig+0x80>)
 8001be0:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC3NE;
 8001be2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001be6:	d00e      	beq.n	8001c06 <TIM_OC3_SetConfig+0x66>
 8001be8:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8001bec:	42a8      	cmp	r0, r5
 8001bee:	d00a      	beq.n	8001c06 <TIM_OC3_SetConfig+0x66>
 8001bf0:	4d0c      	ldr	r5, [pc, #48]	; (8001c24 <TIM_OC3_SetConfig+0x84>)
 8001bf2:	42a8      	cmp	r0, r5
 8001bf4:	d007      	beq.n	8001c06 <TIM_OC3_SetConfig+0x66>
 8001bf6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001bfa:	42a8      	cmp	r0, r5
 8001bfc:	d003      	beq.n	8001c06 <TIM_OC3_SetConfig+0x66>
 8001bfe:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001c02:	42a8      	cmp	r0, r5
 8001c04:	d106      	bne.n	8001c14 <TIM_OC3_SetConfig+0x74>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8001c06:	f424 5540 	bic.w	r5, r4, #12288	; 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001c0a:	698e      	ldr	r6, [r1, #24]
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8001c0c:	694c      	ldr	r4, [r1, #20]
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001c0e:	4334      	orrs	r4, r6
 8001c10:	ea45 1404 	orr.w	r4, r5, r4, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001c14:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001c16:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8001c18:	684a      	ldr	r2, [r1, #4]
 8001c1a:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001c1c:	6203      	str	r3, [r0, #32]
 8001c1e:	bd70      	pop	{r4, r5, r6, pc}
 8001c20:	40012c00 	.word	0x40012c00
 8001c24:	40014000 	.word	0x40014000

08001c28 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001c28:	6a03      	ldr	r3, [r0, #32]
 8001c2a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001c2e:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001c30:	6a03      	ldr	r3, [r0, #32]
{
 8001c32:	b530      	push	{r4, r5, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001c34:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001c36:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001c38:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8001c3a:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8001c3e:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001c42:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8001c46:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8001c48:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8001c4c:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001c50:	4d0e      	ldr	r5, [pc, #56]	; (8001c8c <TIM_OC4_SetConfig+0x64>)
 8001c52:	42a8      	cmp	r0, r5
 8001c54:	d00f      	beq.n	8001c76 <TIM_OC4_SetConfig+0x4e>
 8001c56:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8001c5a:	42a8      	cmp	r0, r5
 8001c5c:	d00b      	beq.n	8001c76 <TIM_OC4_SetConfig+0x4e>
 8001c5e:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8001c62:	42a8      	cmp	r0, r5
 8001c64:	d007      	beq.n	8001c76 <TIM_OC4_SetConfig+0x4e>
 8001c66:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001c6a:	42a8      	cmp	r0, r5
 8001c6c:	d003      	beq.n	8001c76 <TIM_OC4_SetConfig+0x4e>
 8001c6e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001c72:	42a8      	cmp	r0, r5
 8001c74:	d104      	bne.n	8001c80 <TIM_OC4_SetConfig+0x58>

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8001c76:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8001c78:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8001c7c:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001c80:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001c82:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8001c84:	684a      	ldr	r2, [r1, #4]
 8001c86:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001c88:	6203      	str	r3, [r0, #32]
 8001c8a:	bd30      	pop	{r4, r5, pc}
 8001c8c:	40012c00 	.word	0x40012c00

08001c90 <TIM_OC5_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8001c90:	6a03      	ldr	r3, [r0, #32]
 8001c92:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c96:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001c98:	6a03      	ldr	r3, [r0, #32]
{
 8001c9a:	b530      	push	{r4, r5, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001c9c:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8001c9e:	6d42      	ldr	r2, [r0, #84]	; 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001ca0:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8001ca2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001ca6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpccmrx |= OC_Config->OCMode;
 8001caa:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8001cac:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC5P;
 8001cae:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8001cb2:	ea43 4305 	orr.w	r3, r3, r5, lsl #16

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001cb6:	4d0f      	ldr	r5, [pc, #60]	; (8001cf4 <TIM_OC5_SetConfig+0x64>)
 8001cb8:	42a8      	cmp	r0, r5
 8001cba:	d00f      	beq.n	8001cdc <TIM_OC5_SetConfig+0x4c>
 8001cbc:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8001cc0:	42a8      	cmp	r0, r5
 8001cc2:	d00b      	beq.n	8001cdc <TIM_OC5_SetConfig+0x4c>
 8001cc4:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8001cc8:	42a8      	cmp	r0, r5
 8001cca:	d007      	beq.n	8001cdc <TIM_OC5_SetConfig+0x4c>
 8001ccc:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001cd0:	42a8      	cmp	r0, r5
 8001cd2:	d003      	beq.n	8001cdc <TIM_OC5_SetConfig+0x4c>
 8001cd4:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001cd8:	42a8      	cmp	r0, r5
 8001cda:	d104      	bne.n	8001ce6 <TIM_OC5_SetConfig+0x56>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8001cdc:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS5;
 8001cde:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8001ce2:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001ce6:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8001ce8:	6542      	str	r2, [r0, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8001cea:	684a      	ldr	r2, [r1, #4]
 8001cec:	6582      	str	r2, [r0, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001cee:	6203      	str	r3, [r0, #32]
 8001cf0:	bd30      	pop	{r4, r5, pc}
 8001cf2:	bf00      	nop
 8001cf4:	40012c00 	.word	0x40012c00

08001cf8 <TIM_OC6_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8001cf8:	6a03      	ldr	r3, [r0, #32]
 8001cfa:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8001cfe:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001d00:	6a03      	ldr	r3, [r0, #32]
{
 8001d02:	b530      	push	{r4, r5, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001d04:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8001d06:	6d42      	ldr	r2, [r0, #84]	; 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001d08:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8001d0a:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8001d0e:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001d12:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8001d16:	688d      	ldr	r5, [r1, #8]
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8001d18:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8001d1c:	ea43 5305 	orr.w	r3, r3, r5, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001d20:	4d0e      	ldr	r5, [pc, #56]	; (8001d5c <TIM_OC6_SetConfig+0x64>)
 8001d22:	42a8      	cmp	r0, r5
 8001d24:	d00f      	beq.n	8001d46 <TIM_OC6_SetConfig+0x4e>
 8001d26:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8001d2a:	42a8      	cmp	r0, r5
 8001d2c:	d00b      	beq.n	8001d46 <TIM_OC6_SetConfig+0x4e>
 8001d2e:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8001d32:	42a8      	cmp	r0, r5
 8001d34:	d007      	beq.n	8001d46 <TIM_OC6_SetConfig+0x4e>
 8001d36:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001d3a:	42a8      	cmp	r0, r5
 8001d3c:	d003      	beq.n	8001d46 <TIM_OC6_SetConfig+0x4e>
 8001d3e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001d42:	42a8      	cmp	r0, r5
 8001d44:	d104      	bne.n	8001d50 <TIM_OC6_SetConfig+0x58>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8001d46:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS6;
 8001d48:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8001d4c:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001d50:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8001d52:	6542      	str	r2, [r0, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8001d54:	684a      	ldr	r2, [r1, #4]
 8001d56:	65c2      	str	r2, [r0, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001d58:	6203      	str	r3, [r0, #32]
 8001d5a:	bd30      	pop	{r4, r5, pc}
 8001d5c:	40012c00 	.word	0x40012c00

08001d60 <HAL_TIM_Base_MspInit>:
 8001d60:	4770      	bx	lr
	...

08001d64 <HAL_TIM_Base_Start_IT>:
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001d64:	6803      	ldr	r3, [r0, #0]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(htim))
 8001d66:	480a      	ldr	r0, [pc, #40]	; (8001d90 <HAL_TIM_Base_Start_IT+0x2c>)
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001d68:	68da      	ldr	r2, [r3, #12]
 8001d6a:	f042 0201 	orr.w	r2, r2, #1
 8001d6e:	60da      	str	r2, [r3, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(htim))
 8001d70:	6899      	ldr	r1, [r3, #8]
 8001d72:	4001      	ands	r1, r0
 8001d74:	2906      	cmp	r1, #6
 8001d76:	d008      	beq.n	8001d8a <HAL_TIM_Base_Start_IT+0x26>
 8001d78:	689a      	ldr	r2, [r3, #8]
 8001d7a:	4002      	ands	r2, r0
 8001d7c:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
    __HAL_TIM_ENABLE(htim);
 8001d80:	bf1e      	ittt	ne
 8001d82:	681a      	ldrne	r2, [r3, #0]
 8001d84:	f042 0201 	orrne.w	r2, r2, #1
 8001d88:	601a      	strne	r2, [r3, #0]
}
 8001d8a:	2000      	movs	r0, #0
 8001d8c:	4770      	bx	lr
 8001d8e:	bf00      	nop
 8001d90:	00010007 	.word	0x00010007

08001d94 <HAL_TIM_OC_DelayElapsedCallback>:
 8001d94:	4770      	bx	lr

08001d96 <HAL_TIM_IC_CaptureCallback>:
 8001d96:	4770      	bx	lr

08001d98 <HAL_TIM_PWM_PulseFinishedCallback>:
 8001d98:	4770      	bx	lr

08001d9a <HAL_TIM_TriggerCallback>:
 8001d9a:	4770      	bx	lr

08001d9c <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001d9c:	6803      	ldr	r3, [r0, #0]
 8001d9e:	691a      	ldr	r2, [r3, #16]
 8001da0:	0791      	lsls	r1, r2, #30
{
 8001da2:	b510      	push	{r4, lr}
 8001da4:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001da6:	d50f      	bpl.n	8001dc8 <HAL_TIM_IRQHandler+0x2c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001da8:	68da      	ldr	r2, [r3, #12]
 8001daa:	0792      	lsls	r2, r2, #30
 8001dac:	d50c      	bpl.n	8001dc8 <HAL_TIM_IRQHandler+0x2c>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001dae:	f06f 0202 	mvn.w	r2, #2
 8001db2:	611a      	str	r2, [r3, #16]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001db4:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001db6:	2201      	movs	r2, #1
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001db8:	0799      	lsls	r1, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001dba:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001dbc:	f000 8085 	beq.w	8001eca <HAL_TIM_IRQHandler+0x12e>
          HAL_TIM_IC_CaptureCallback(htim);
 8001dc0:	f7ff ffe9 	bl	8001d96 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001dc8:	6823      	ldr	r3, [r4, #0]
 8001dca:	691a      	ldr	r2, [r3, #16]
 8001dcc:	0752      	lsls	r2, r2, #29
 8001dce:	d510      	bpl.n	8001df2 <HAL_TIM_IRQHandler+0x56>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001dd0:	68da      	ldr	r2, [r3, #12]
 8001dd2:	0750      	lsls	r0, r2, #29
 8001dd4:	d50d      	bpl.n	8001df2 <HAL_TIM_IRQHandler+0x56>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001dd6:	f06f 0204 	mvn.w	r2, #4
 8001dda:	611a      	str	r2, [r3, #16]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001ddc:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001dde:	2202      	movs	r2, #2
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001de0:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001de4:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 8001de6:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001de8:	d075      	beq.n	8001ed6 <HAL_TIM_IRQHandler+0x13a>
        HAL_TIM_IC_CaptureCallback(htim);
 8001dea:	f7ff ffd4 	bl	8001d96 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001dee:	2300      	movs	r3, #0
 8001df0:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001df2:	6823      	ldr	r3, [r4, #0]
 8001df4:	691a      	ldr	r2, [r3, #16]
 8001df6:	0711      	lsls	r1, r2, #28
 8001df8:	d50f      	bpl.n	8001e1a <HAL_TIM_IRQHandler+0x7e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001dfa:	68da      	ldr	r2, [r3, #12]
 8001dfc:	0712      	lsls	r2, r2, #28
 8001dfe:	d50c      	bpl.n	8001e1a <HAL_TIM_IRQHandler+0x7e>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001e00:	f06f 0208 	mvn.w	r2, #8
 8001e04:	611a      	str	r2, [r3, #16]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001e06:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001e08:	2204      	movs	r2, #4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001e0a:	079b      	lsls	r3, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001e0c:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 8001e0e:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001e10:	d067      	beq.n	8001ee2 <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 8001e12:	f7ff ffc0 	bl	8001d96 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e16:	2300      	movs	r3, #0
 8001e18:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001e1a:	6823      	ldr	r3, [r4, #0]
 8001e1c:	691a      	ldr	r2, [r3, #16]
 8001e1e:	06d0      	lsls	r0, r2, #27
 8001e20:	d510      	bpl.n	8001e44 <HAL_TIM_IRQHandler+0xa8>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001e22:	68da      	ldr	r2, [r3, #12]
 8001e24:	06d1      	lsls	r1, r2, #27
 8001e26:	d50d      	bpl.n	8001e44 <HAL_TIM_IRQHandler+0xa8>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001e28:	f06f 0210 	mvn.w	r2, #16
 8001e2c:	611a      	str	r2, [r3, #16]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001e2e:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001e30:	2208      	movs	r2, #8
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001e32:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001e36:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 8001e38:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001e3a:	d058      	beq.n	8001eee <HAL_TIM_IRQHandler+0x152>
        HAL_TIM_IC_CaptureCallback(htim);
 8001e3c:	f7ff ffab 	bl	8001d96 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e40:	2300      	movs	r3, #0
 8001e42:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001e44:	6823      	ldr	r3, [r4, #0]
 8001e46:	691a      	ldr	r2, [r3, #16]
 8001e48:	07d2      	lsls	r2, r2, #31
 8001e4a:	d508      	bpl.n	8001e5e <HAL_TIM_IRQHandler+0xc2>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001e4c:	68da      	ldr	r2, [r3, #12]
 8001e4e:	07d0      	lsls	r0, r2, #31
 8001e50:	d505      	bpl.n	8001e5e <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001e52:	f06f 0201 	mvn.w	r2, #1
 8001e56:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8001e58:	4620      	mov	r0, r4
 8001e5a:	f001 ff01 	bl	8003c60 <HAL_TIM_PeriodElapsedCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001e5e:	6823      	ldr	r3, [r4, #0]
 8001e60:	691a      	ldr	r2, [r3, #16]
 8001e62:	0611      	lsls	r1, r2, #24
 8001e64:	d508      	bpl.n	8001e78 <HAL_TIM_IRQHandler+0xdc>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001e66:	68da      	ldr	r2, [r3, #12]
 8001e68:	0612      	lsls	r2, r2, #24
 8001e6a:	d505      	bpl.n	8001e78 <HAL_TIM_IRQHandler+0xdc>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001e6c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001e70:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8001e72:	4620      	mov	r0, r4
 8001e74:	f000 fa17 	bl	80022a6 <HAL_TIMEx_BreakCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8001e78:	6823      	ldr	r3, [r4, #0]
 8001e7a:	691a      	ldr	r2, [r3, #16]
 8001e7c:	05d0      	lsls	r0, r2, #23
 8001e7e:	d508      	bpl.n	8001e92 <HAL_TIM_IRQHandler+0xf6>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001e80:	68da      	ldr	r2, [r3, #12]
 8001e82:	0611      	lsls	r1, r2, #24
 8001e84:	d505      	bpl.n	8001e92 <HAL_TIM_IRQHandler+0xf6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8001e86:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8001e8a:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8001e8c:	4620      	mov	r0, r4
 8001e8e:	f000 fa0b 	bl	80022a8 <HAL_TIMEx_Break2Callback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001e92:	6823      	ldr	r3, [r4, #0]
 8001e94:	691a      	ldr	r2, [r3, #16]
 8001e96:	0652      	lsls	r2, r2, #25
 8001e98:	d508      	bpl.n	8001eac <HAL_TIM_IRQHandler+0x110>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001e9a:	68da      	ldr	r2, [r3, #12]
 8001e9c:	0650      	lsls	r0, r2, #25
 8001e9e:	d505      	bpl.n	8001eac <HAL_TIM_IRQHandler+0x110>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001ea0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001ea4:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8001ea6:	4620      	mov	r0, r4
 8001ea8:	f7ff ff77 	bl	8001d9a <HAL_TIM_TriggerCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001eac:	6823      	ldr	r3, [r4, #0]
 8001eae:	691a      	ldr	r2, [r3, #16]
 8001eb0:	0691      	lsls	r1, r2, #26
 8001eb2:	d522      	bpl.n	8001efa <HAL_TIM_IRQHandler+0x15e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001eb4:	68da      	ldr	r2, [r3, #12]
 8001eb6:	0692      	lsls	r2, r2, #26
 8001eb8:	d51f      	bpl.n	8001efa <HAL_TIM_IRQHandler+0x15e>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001eba:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 8001ebe:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001ec0:	611a      	str	r2, [r3, #16]
}
 8001ec2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutationCallback(htim);
 8001ec6:	f000 b9ed 	b.w	80022a4 <HAL_TIMEx_CommutationCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001eca:	f7ff ff63 	bl	8001d94 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001ece:	4620      	mov	r0, r4
 8001ed0:	f7ff ff62 	bl	8001d98 <HAL_TIM_PWM_PulseFinishedCallback>
 8001ed4:	e776      	b.n	8001dc4 <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001ed6:	f7ff ff5d 	bl	8001d94 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001eda:	4620      	mov	r0, r4
 8001edc:	f7ff ff5c 	bl	8001d98 <HAL_TIM_PWM_PulseFinishedCallback>
 8001ee0:	e785      	b.n	8001dee <HAL_TIM_IRQHandler+0x52>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001ee2:	f7ff ff57 	bl	8001d94 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001ee6:	4620      	mov	r0, r4
 8001ee8:	f7ff ff56 	bl	8001d98 <HAL_TIM_PWM_PulseFinishedCallback>
 8001eec:	e793      	b.n	8001e16 <HAL_TIM_IRQHandler+0x7a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001eee:	f7ff ff51 	bl	8001d94 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001ef2:	4620      	mov	r0, r4
 8001ef4:	f7ff ff50 	bl	8001d98 <HAL_TIM_PWM_PulseFinishedCallback>
 8001ef8:	e7a2      	b.n	8001e40 <HAL_TIM_IRQHandler+0xa4>
 8001efa:	bd10      	pop	{r4, pc}

08001efc <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001efc:	4a30      	ldr	r2, [pc, #192]	; (8001fc0 <TIM_Base_SetConfig+0xc4>)
  tmpcr1 = TIMx->CR1;
 8001efe:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001f00:	4290      	cmp	r0, r2
 8001f02:	d012      	beq.n	8001f2a <TIM_Base_SetConfig+0x2e>
 8001f04:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001f08:	d00f      	beq.n	8001f2a <TIM_Base_SetConfig+0x2e>
 8001f0a:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8001f0e:	4290      	cmp	r0, r2
 8001f10:	d00b      	beq.n	8001f2a <TIM_Base_SetConfig+0x2e>
 8001f12:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001f16:	4290      	cmp	r0, r2
 8001f18:	d007      	beq.n	8001f2a <TIM_Base_SetConfig+0x2e>
 8001f1a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001f1e:	4290      	cmp	r0, r2
 8001f20:	d003      	beq.n	8001f2a <TIM_Base_SetConfig+0x2e>
 8001f22:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 8001f26:	4290      	cmp	r0, r2
 8001f28:	d119      	bne.n	8001f5e <TIM_Base_SetConfig+0x62>
    tmpcr1 |= Structure->CounterMode;
 8001f2a:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001f2c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8001f30:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001f32:	4a23      	ldr	r2, [pc, #140]	; (8001fc0 <TIM_Base_SetConfig+0xc4>)
 8001f34:	4290      	cmp	r0, r2
 8001f36:	d01d      	beq.n	8001f74 <TIM_Base_SetConfig+0x78>
 8001f38:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001f3c:	d01a      	beq.n	8001f74 <TIM_Base_SetConfig+0x78>
 8001f3e:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8001f42:	4290      	cmp	r0, r2
 8001f44:	d016      	beq.n	8001f74 <TIM_Base_SetConfig+0x78>
 8001f46:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001f4a:	4290      	cmp	r0, r2
 8001f4c:	d012      	beq.n	8001f74 <TIM_Base_SetConfig+0x78>
 8001f4e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001f52:	4290      	cmp	r0, r2
 8001f54:	d00e      	beq.n	8001f74 <TIM_Base_SetConfig+0x78>
 8001f56:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 8001f5a:	4290      	cmp	r0, r2
 8001f5c:	d00a      	beq.n	8001f74 <TIM_Base_SetConfig+0x78>
 8001f5e:	4a19      	ldr	r2, [pc, #100]	; (8001fc4 <TIM_Base_SetConfig+0xc8>)
 8001f60:	4290      	cmp	r0, r2
 8001f62:	d007      	beq.n	8001f74 <TIM_Base_SetConfig+0x78>
 8001f64:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001f68:	4290      	cmp	r0, r2
 8001f6a:	d003      	beq.n	8001f74 <TIM_Base_SetConfig+0x78>
 8001f6c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001f70:	4290      	cmp	r0, r2
 8001f72:	d103      	bne.n	8001f7c <TIM_Base_SetConfig+0x80>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001f74:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8001f76:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001f7a:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001f7c:	694a      	ldr	r2, [r1, #20]
 8001f7e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001f82:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8001f84:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001f86:	688b      	ldr	r3, [r1, #8]
 8001f88:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8001f8a:	680b      	ldr	r3, [r1, #0]
 8001f8c:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001f8e:	4b0c      	ldr	r3, [pc, #48]	; (8001fc0 <TIM_Base_SetConfig+0xc4>)
 8001f90:	4298      	cmp	r0, r3
 8001f92:	d00f      	beq.n	8001fb4 <TIM_Base_SetConfig+0xb8>
 8001f94:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001f98:	4298      	cmp	r0, r3
 8001f9a:	d00b      	beq.n	8001fb4 <TIM_Base_SetConfig+0xb8>
 8001f9c:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 8001fa0:	4298      	cmp	r0, r3
 8001fa2:	d007      	beq.n	8001fb4 <TIM_Base_SetConfig+0xb8>
 8001fa4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001fa8:	4298      	cmp	r0, r3
 8001faa:	d003      	beq.n	8001fb4 <TIM_Base_SetConfig+0xb8>
 8001fac:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001fb0:	4298      	cmp	r0, r3
 8001fb2:	d101      	bne.n	8001fb8 <TIM_Base_SetConfig+0xbc>
    TIMx->RCR = Structure->RepetitionCounter;
 8001fb4:	690b      	ldr	r3, [r1, #16]
 8001fb6:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8001fb8:	2301      	movs	r3, #1
 8001fba:	6143      	str	r3, [r0, #20]
 8001fbc:	4770      	bx	lr
 8001fbe:	bf00      	nop
 8001fc0:	40012c00 	.word	0x40012c00
 8001fc4:	40014000 	.word	0x40014000

08001fc8 <HAL_TIM_Base_Init>:
{
 8001fc8:	b510      	push	{r4, lr}
  if (htim == NULL)
 8001fca:	4604      	mov	r4, r0
 8001fcc:	b1a0      	cbz	r0, 8001ff8 <HAL_TIM_Base_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 8001fce:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001fd2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001fd6:	b91b      	cbnz	r3, 8001fe0 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8001fd8:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8001fdc:	f7ff fec0 	bl	8001d60 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8001fe0:	2302      	movs	r3, #2
 8001fe2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001fe6:	6820      	ldr	r0, [r4, #0]
 8001fe8:	1d21      	adds	r1, r4, #4
 8001fea:	f7ff ff87 	bl	8001efc <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8001fee:	2301      	movs	r3, #1
 8001ff0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8001ff4:	2000      	movs	r0, #0
 8001ff6:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001ff8:	2001      	movs	r0, #1
}
 8001ffa:	bd10      	pop	{r4, pc}

08001ffc <HAL_TIM_PWM_Init>:
{
 8001ffc:	b510      	push	{r4, lr}
  if (htim == NULL)
 8001ffe:	4604      	mov	r4, r0
 8002000:	b1a0      	cbz	r0, 800202c <HAL_TIM_PWM_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 8002002:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002006:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800200a:	b91b      	cbnz	r3, 8002014 <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 800200c:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8002010:	f001 ff10 	bl	8003e34 <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8002014:	2302      	movs	r3, #2
 8002016:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800201a:	6820      	ldr	r0, [r4, #0]
 800201c:	1d21      	adds	r1, r4, #4
 800201e:	f7ff ff6d 	bl	8001efc <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8002022:	2301      	movs	r3, #1
 8002024:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8002028:	2000      	movs	r0, #0
 800202a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800202c:	2001      	movs	r0, #1
}
 800202e:	bd10      	pop	{r4, pc}

08002030 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002030:	6a03      	ldr	r3, [r0, #32]
 8002032:	f023 0310 	bic.w	r3, r3, #16
 8002036:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8002038:	6a03      	ldr	r3, [r0, #32]
{
 800203a:	b570      	push	{r4, r5, r6, lr}
  tmpcr2 =  TIMx->CR2;
 800203c:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 800203e:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002040:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002042:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8002046:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800204a:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800204e:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8002050:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002054:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002058:	4d16      	ldr	r5, [pc, #88]	; (80020b4 <TIM_OC2_SetConfig+0x84>)
 800205a:	42a8      	cmp	r0, r5
 800205c:	d003      	beq.n	8002066 <TIM_OC2_SetConfig+0x36>
 800205e:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8002062:	42a8      	cmp	r0, r5
 8002064:	d10d      	bne.n	8002082 <TIM_OC2_SetConfig+0x52>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002066:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8002068:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800206c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002070:	4d10      	ldr	r5, [pc, #64]	; (80020b4 <TIM_OC2_SetConfig+0x84>)
 8002072:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC2NE;
 8002074:	f023 0340 	bic.w	r3, r3, #64	; 0x40
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002078:	d00e      	beq.n	8002098 <TIM_OC2_SetConfig+0x68>
 800207a:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 800207e:	42a8      	cmp	r0, r5
 8002080:	d00a      	beq.n	8002098 <TIM_OC2_SetConfig+0x68>
 8002082:	4d0d      	ldr	r5, [pc, #52]	; (80020b8 <TIM_OC2_SetConfig+0x88>)
 8002084:	42a8      	cmp	r0, r5
 8002086:	d007      	beq.n	8002098 <TIM_OC2_SetConfig+0x68>
 8002088:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800208c:	42a8      	cmp	r0, r5
 800208e:	d003      	beq.n	8002098 <TIM_OC2_SetConfig+0x68>
 8002090:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002094:	42a8      	cmp	r0, r5
 8002096:	d106      	bne.n	80020a6 <TIM_OC2_SetConfig+0x76>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002098:	f424 6540 	bic.w	r5, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800209c:	698e      	ldr	r6, [r1, #24]
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800209e:	694c      	ldr	r4, [r1, #20]
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80020a0:	4334      	orrs	r4, r6
 80020a2:	ea45 0484 	orr.w	r4, r5, r4, lsl #2
  TIMx->CR2 = tmpcr2;
 80020a6:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 80020a8:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 80020aa:	684a      	ldr	r2, [r1, #4]
 80020ac:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 80020ae:	6203      	str	r3, [r0, #32]
 80020b0:	bd70      	pop	{r4, r5, r6, pc}
 80020b2:	bf00      	nop
 80020b4:	40012c00 	.word	0x40012c00
 80020b8:	40014000 	.word	0x40014000

080020bc <HAL_TIM_PWM_ConfigChannel>:
{
 80020bc:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 80020be:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80020c2:	2b01      	cmp	r3, #1
{
 80020c4:	4604      	mov	r4, r0
 80020c6:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 80020ca:	d010      	beq.n	80020ee <HAL_TIM_PWM_ConfigChannel+0x32>
 80020cc:	2301      	movs	r3, #1
  switch (Channel)
 80020ce:	2a08      	cmp	r2, #8
  __HAL_LOCK(htim);
 80020d0:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 80020d4:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  switch (Channel)
 80020d8:	d043      	beq.n	8002162 <HAL_TIM_PWM_ConfigChannel+0xa6>
 80020da:	d809      	bhi.n	80020f0 <HAL_TIM_PWM_ConfigChannel+0x34>
 80020dc:	b1fa      	cbz	r2, 800211e <HAL_TIM_PWM_ConfigChannel+0x62>
 80020de:	2a04      	cmp	r2, #4
 80020e0:	d02e      	beq.n	8002140 <HAL_TIM_PWM_ConfigChannel+0x84>
  htim->State = HAL_TIM_STATE_READY;
 80020e2:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 80020e4:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80020e6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80020ea:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 80020ee:	bd38      	pop	{r3, r4, r5, pc}
  switch (Channel)
 80020f0:	2a10      	cmp	r2, #16
 80020f2:	d047      	beq.n	8002184 <HAL_TIM_PWM_ConfigChannel+0xc8>
 80020f4:	2a14      	cmp	r2, #20
 80020f6:	d056      	beq.n	80021a6 <HAL_TIM_PWM_ConfigChannel+0xea>
 80020f8:	2a0c      	cmp	r2, #12
 80020fa:	d1f2      	bne.n	80020e2 <HAL_TIM_PWM_ConfigChannel+0x26>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80020fc:	6820      	ldr	r0, [r4, #0]
 80020fe:	f7ff fd93 	bl	8001c28 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002102:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002104:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002106:	69da      	ldr	r2, [r3, #28]
 8002108:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800210c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800210e:	69da      	ldr	r2, [r3, #28]
 8002110:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002114:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002116:	69da      	ldr	r2, [r3, #28]
 8002118:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800211c:	e030      	b.n	8002180 <HAL_TIM_PWM_ConfigChannel+0xc4>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800211e:	6820      	ldr	r0, [r4, #0]
 8002120:	f7ff fcf2 	bl	8001b08 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002124:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002126:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002128:	699a      	ldr	r2, [r3, #24]
 800212a:	f042 0208 	orr.w	r2, r2, #8
 800212e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002130:	699a      	ldr	r2, [r3, #24]
 8002132:	f022 0204 	bic.w	r2, r2, #4
 8002136:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002138:	699a      	ldr	r2, [r3, #24]
 800213a:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800213c:	619a      	str	r2, [r3, #24]
      break;
 800213e:	e7d0      	b.n	80020e2 <HAL_TIM_PWM_ConfigChannel+0x26>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002140:	6820      	ldr	r0, [r4, #0]
 8002142:	f7ff ff75 	bl	8002030 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002146:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002148:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800214a:	699a      	ldr	r2, [r3, #24]
 800214c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002150:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002152:	699a      	ldr	r2, [r3, #24]
 8002154:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002158:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800215a:	699a      	ldr	r2, [r3, #24]
 800215c:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002160:	e7ec      	b.n	800213c <HAL_TIM_PWM_ConfigChannel+0x80>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002162:	6820      	ldr	r0, [r4, #0]
 8002164:	f7ff fd1c 	bl	8001ba0 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002168:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800216a:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800216c:	69da      	ldr	r2, [r3, #28]
 800216e:	f042 0208 	orr.w	r2, r2, #8
 8002172:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002174:	69da      	ldr	r2, [r3, #28]
 8002176:	f022 0204 	bic.w	r2, r2, #4
 800217a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800217c:	69da      	ldr	r2, [r3, #28]
 800217e:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002180:	61da      	str	r2, [r3, #28]
      break;
 8002182:	e7ae      	b.n	80020e2 <HAL_TIM_PWM_ConfigChannel+0x26>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8002184:	6820      	ldr	r0, [r4, #0]
 8002186:	f7ff fd83 	bl	8001c90 <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800218a:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800218c:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800218e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002190:	f042 0208 	orr.w	r2, r2, #8
 8002194:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8002196:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002198:	f022 0204 	bic.w	r2, r2, #4
 800219c:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800219e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80021a0:	430a      	orrs	r2, r1
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80021a2:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80021a4:	e79d      	b.n	80020e2 <HAL_TIM_PWM_ConfigChannel+0x26>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80021a6:	6820      	ldr	r0, [r4, #0]
 80021a8:	f7ff fda6 	bl	8001cf8 <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80021ac:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80021ae:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80021b0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80021b2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80021b6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80021b8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80021ba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80021be:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80021c0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80021c2:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80021c6:	e7ec      	b.n	80021a2 <HAL_TIM_PWM_ConfigChannel+0xe6>

080021c8 <TIM_CCxChannelCmd>:
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80021c8:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80021ca:	f001 011f 	and.w	r1, r1, #31
{
 80021ce:	b510      	push	{r4, lr}
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80021d0:	2401      	movs	r4, #1
 80021d2:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 80021d4:	ea23 0304 	bic.w	r3, r3, r4
 80021d8:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80021da:	6a03      	ldr	r3, [r0, #32]
 80021dc:	408a      	lsls	r2, r1
 80021de:	431a      	orrs	r2, r3
 80021e0:	6202      	str	r2, [r0, #32]
 80021e2:	bd10      	pop	{r4, pc}

080021e4 <HAL_TIM_PWM_Start>:
{
 80021e4:	b510      	push	{r4, lr}
 80021e6:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80021e8:	2201      	movs	r2, #1
 80021ea:	6800      	ldr	r0, [r0, #0]
 80021ec:	f7ff ffec 	bl	80021c8 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80021f0:	6823      	ldr	r3, [r4, #0]
 80021f2:	4a14      	ldr	r2, [pc, #80]	; (8002244 <HAL_TIM_PWM_Start+0x60>)
 80021f4:	4293      	cmp	r3, r2
 80021f6:	d01f      	beq.n	8002238 <HAL_TIM_PWM_Start+0x54>
 80021f8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80021fc:	4293      	cmp	r3, r2
 80021fe:	d01b      	beq.n	8002238 <HAL_TIM_PWM_Start+0x54>
 8002200:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8002204:	4293      	cmp	r3, r2
 8002206:	d017      	beq.n	8002238 <HAL_TIM_PWM_Start+0x54>
 8002208:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800220c:	4293      	cmp	r3, r2
 800220e:	d013      	beq.n	8002238 <HAL_TIM_PWM_Start+0x54>
 8002210:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002214:	4293      	cmp	r3, r2
 8002216:	d00f      	beq.n	8002238 <HAL_TIM_PWM_Start+0x54>
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(htim))
 8002218:	6899      	ldr	r1, [r3, #8]
 800221a:	480b      	ldr	r0, [pc, #44]	; (8002248 <HAL_TIM_PWM_Start+0x64>)
 800221c:	4001      	ands	r1, r0
 800221e:	2906      	cmp	r1, #6
 8002220:	d008      	beq.n	8002234 <HAL_TIM_PWM_Start+0x50>
 8002222:	689a      	ldr	r2, [r3, #8]
 8002224:	4002      	ands	r2, r0
 8002226:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 800222a:	d003      	beq.n	8002234 <HAL_TIM_PWM_Start+0x50>
    __HAL_TIM_ENABLE(htim);
 800222c:	681a      	ldr	r2, [r3, #0]
 800222e:	f042 0201 	orr.w	r2, r2, #1
 8002232:	601a      	str	r2, [r3, #0]
}
 8002234:	2000      	movs	r0, #0
 8002236:	bd10      	pop	{r4, pc}
    __HAL_TIM_MOE_ENABLE(htim);
 8002238:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800223a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800223e:	645a      	str	r2, [r3, #68]	; 0x44
 8002240:	e7ea      	b.n	8002218 <HAL_TIM_PWM_Start+0x34>
 8002242:	bf00      	nop
 8002244:	40012c00 	.word	0x40012c00
 8002248:	00010007 	.word	0x00010007

0800224c <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800224c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002250:	2b01      	cmp	r3, #1
{
 8002252:	b530      	push	{r4, r5, lr}
 8002254:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 8002258:	d01f      	beq.n	800229a <HAL_TIMEx_MasterConfigSynchronization+0x4e>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800225a:	6802      	ldr	r2, [r0, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800225c:	4d10      	ldr	r5, [pc, #64]	; (80022a0 <HAL_TIMEx_MasterConfigSynchronization+0x54>)
  htim->State = HAL_TIM_STATE_BUSY;
 800225e:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002262:	42aa      	cmp	r2, r5
  tmpcr2 = htim->Instance->CR2;
 8002264:	6853      	ldr	r3, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 8002266:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002268:	d003      	beq.n	8002272 <HAL_TIMEx_MasterConfigSynchronization+0x26>
 800226a:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 800226e:	42aa      	cmp	r2, r5
 8002270:	d103      	bne.n	800227a <HAL_TIMEx_MasterConfigSynchronization+0x2e>
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8002272:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8002274:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8002278:	432b      	orrs	r3, r5
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800227a:	680d      	ldr	r5, [r1, #0]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800227c:	6889      	ldr	r1, [r1, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 800227e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002282:	432b      	orrs	r3, r5
  tmpsmcr &= ~TIM_SMCR_MSM;
 8002284:	f024 0480 	bic.w	r4, r4, #128	; 0x80

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002288:	6053      	str	r3, [r2, #4]
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800228a:	4321      	orrs	r1, r4

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800228c:	2301      	movs	r3, #1
  htim->Instance->SMCR = tmpsmcr;
 800228e:	6091      	str	r1, [r2, #8]
  htim->State = HAL_TIM_STATE_READY;
 8002290:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002294:	2300      	movs	r3, #0
 8002296:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 800229a:	4618      	mov	r0, r3

  return HAL_OK;
}
 800229c:	bd30      	pop	{r4, r5, pc}
 800229e:	bf00      	nop
 80022a0:	40012c00 	.word	0x40012c00

080022a4 <HAL_TIMEx_CommutationCallback>:
 80022a4:	4770      	bx	lr

080022a6 <HAL_TIMEx_BreakCallback>:
 80022a6:	4770      	bx	lr

080022a8 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80022a8:	4770      	bx	lr
	...

080022ac <UART_SetConfig>:
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 80022ac:	6802      	ldr	r2, [r0, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80022ae:	69c1      	ldr	r1, [r0, #28]
{
 80022b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80022b2:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80022b4:	6883      	ldr	r3, [r0, #8]
 80022b6:	6900      	ldr	r0, [r0, #16]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80022b8:	6815      	ldr	r5, [r2, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80022ba:	4303      	orrs	r3, r0
 80022bc:	6960      	ldr	r0, [r4, #20]
 80022be:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80022c0:	48ba      	ldr	r0, [pc, #744]	; (80025ac <UART_SetConfig+0x300>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80022c2:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80022c4:	4028      	ands	r0, r5
 80022c6:	4303      	orrs	r3, r0
 80022c8:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80022ca:	6853      	ldr	r3, [r2, #4]
 80022cc:	68e0      	ldr	r0, [r4, #12]
 80022ce:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80022d2:	4303      	orrs	r3, r0
 80022d4:	6053      	str	r3, [r2, #4]
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80022d6:	4bb6      	ldr	r3, [pc, #728]	; (80025b0 <UART_SetConfig+0x304>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80022d8:	69a0      	ldr	r0, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80022da:	429a      	cmp	r2, r3
  {
    tmpreg |= huart->Init.OneBitSampling;
 80022dc:	bf1c      	itt	ne
 80022de:	6a23      	ldrne	r3, [r4, #32]
 80022e0:	4318      	orrne	r0, r3
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80022e2:	6893      	ldr	r3, [r2, #8]
 80022e4:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 80022e8:	4303      	orrs	r3, r0
 80022ea:	6093      	str	r3, [r2, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80022ec:	4bb1      	ldr	r3, [pc, #708]	; (80025b4 <UART_SetConfig+0x308>)
 80022ee:	429a      	cmp	r2, r3
 80022f0:	d119      	bne.n	8002326 <UART_SetConfig+0x7a>
 80022f2:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 80022f6:	4ab0      	ldr	r2, [pc, #704]	; (80025b8 <UART_SetConfig+0x30c>)
 80022f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022fc:	f003 0303 	and.w	r3, r3, #3
        }
      }  /*   if ( (tmpreg < (3 * huart->Init.BaudRate) ) || (tmpreg > (4096 * huart->Init.BaudRate) )) */
    } /* if (tmpreg != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002300:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8002304:	5cd3      	ldrb	r3, [r2, r3]
 8002306:	f040 8138 	bne.w	800257a <UART_SetConfig+0x2ce>
  {
    switch (clocksource)
 800230a:	2b08      	cmp	r3, #8
 800230c:	f200 808f 	bhi.w	800242e <UART_SetConfig+0x182>
 8002310:	e8df f013 	tbh	[pc, r3, lsl #1]
 8002314:	00ca011a 	.word	0x00ca011a
 8002318:	008d00f9 	.word	0x008d00f9
 800231c:	008d0114 	.word	0x008d0114
 8002320:	008d008d 	.word	0x008d008d
 8002324:	0036      	.short	0x0036
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002326:	4ba5      	ldr	r3, [pc, #660]	; (80025bc <UART_SetConfig+0x310>)
 8002328:	429a      	cmp	r2, r3
 800232a:	d107      	bne.n	800233c <UART_SetConfig+0x90>
 800232c:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 8002330:	4aa3      	ldr	r2, [pc, #652]	; (80025c0 <UART_SetConfig+0x314>)
 8002332:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002336:	f003 030c 	and.w	r3, r3, #12
 800233a:	e7e1      	b.n	8002300 <UART_SetConfig+0x54>
 800233c:	4ba1      	ldr	r3, [pc, #644]	; (80025c4 <UART_SetConfig+0x318>)
 800233e:	429a      	cmp	r2, r3
 8002340:	d123      	bne.n	800238a <UART_SetConfig+0xde>
 8002342:	f503 33e4 	add.w	r3, r3, #116736	; 0x1c800
 8002346:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800234a:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800234e:	2b10      	cmp	r3, #16
 8002350:	f000 80f1 	beq.w	8002536 <UART_SetConfig+0x28a>
 8002354:	d80b      	bhi.n	800236e <UART_SetConfig+0xc2>
 8002356:	2b00      	cmp	r3, #0
 8002358:	f000 80f3 	beq.w	8002542 <UART_SetConfig+0x296>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800235c:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
#endif
        break;
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8002360:	f04f 0201 	mov.w	r2, #1
  uint32_t usartdiv                   = 0x00000000U;
 8002364:	f04f 0300 	mov.w	r3, #0
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002368:	f000 80f8 	beq.w	800255c <UART_SetConfig+0x2b0>
 800236c:	e0a8      	b.n	80024c0 <UART_SetConfig+0x214>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800236e:	2b20      	cmp	r3, #32
 8002370:	f000 80c6 	beq.w	8002500 <UART_SetConfig+0x254>
 8002374:	2b30      	cmp	r3, #48	; 0x30
 8002376:	d1f1      	bne.n	800235c <UART_SetConfig+0xb0>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002378:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 800237c:	f040 80b8 	bne.w	80024f0 <UART_SetConfig+0x244>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8002380:	6860      	ldr	r0, [r4, #4]
 8002382:	0843      	lsrs	r3, r0, #1
 8002384:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8002388:	e0c3      	b.n	8002512 <UART_SetConfig+0x266>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800238a:	4b8f      	ldr	r3, [pc, #572]	; (80025c8 <UART_SetConfig+0x31c>)
 800238c:	429a      	cmp	r2, r3
 800238e:	d11e      	bne.n	80023ce <UART_SetConfig+0x122>
 8002390:	f503 33e2 	add.w	r3, r3, #115712	; 0x1c400
 8002394:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002398:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800239c:	2b40      	cmp	r3, #64	; 0x40
 800239e:	f000 80bb 	beq.w	8002518 <UART_SetConfig+0x26c>
 80023a2:	d80a      	bhi.n	80023ba <UART_SetConfig+0x10e>
 80023a4:	b97b      	cbnz	r3, 80023c6 <UART_SetConfig+0x11a>
  if (UART_INSTANCE_LOWPOWER(huart))
 80023a6:	4b82      	ldr	r3, [pc, #520]	; (80025b0 <UART_SetConfig+0x304>)
 80023a8:	429a      	cmp	r2, r3
 80023aa:	f040 80ca 	bne.w	8002542 <UART_SetConfig+0x296>
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 80023ae:	f7ff f81b 	bl	80013e8 <HAL_RCC_GetPCLK1Freq>
        break;
 80023b2:	2300      	movs	r3, #0
    if (lpuart_ker_ck_pres != 0U)
 80023b4:	bbb0      	cbnz	r0, 8002424 <UART_SetConfig+0x178>
 80023b6:	4602      	mov	r2, r0
 80023b8:	e03a      	b.n	8002430 <UART_SetConfig+0x184>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80023ba:	2b80      	cmp	r3, #128	; 0x80
 80023bc:	f000 809d 	beq.w	80024fa <UART_SetConfig+0x24e>
 80023c0:	2bc0      	cmp	r3, #192	; 0xc0
 80023c2:	f000 80b0 	beq.w	8002526 <UART_SetConfig+0x27a>
  if (UART_INSTANCE_LOWPOWER(huart))
 80023c6:	4b7a      	ldr	r3, [pc, #488]	; (80025b0 <UART_SetConfig+0x304>)
 80023c8:	429a      	cmp	r2, r3
 80023ca:	d1c7      	bne.n	800235c <UART_SetConfig+0xb0>
 80023cc:	e02f      	b.n	800242e <UART_SetConfig+0x182>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80023ce:	4b7f      	ldr	r3, [pc, #508]	; (80025cc <UART_SetConfig+0x320>)
 80023d0:	429a      	cmp	r2, r3
 80023d2:	d111      	bne.n	80023f8 <UART_SetConfig+0x14c>
 80023d4:	f503 33e0 	add.w	r3, r3, #114688	; 0x1c000
 80023d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023dc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80023e0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80023e4:	f000 8098 	beq.w	8002518 <UART_SetConfig+0x26c>
 80023e8:	d9dc      	bls.n	80023a4 <UART_SetConfig+0xf8>
 80023ea:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80023ee:	f000 8084 	beq.w	80024fa <UART_SetConfig+0x24e>
 80023f2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80023f6:	e7e4      	b.n	80023c2 <UART_SetConfig+0x116>
 80023f8:	4b6d      	ldr	r3, [pc, #436]	; (80025b0 <UART_SetConfig+0x304>)
 80023fa:	429a      	cmp	r2, r3
 80023fc:	d1ae      	bne.n	800235c <UART_SetConfig+0xb0>
 80023fe:	f503 33c8 	add.w	r3, r3, #102400	; 0x19000
 8002402:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002406:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800240a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800240e:	f000 8083 	beq.w	8002518 <UART_SetConfig+0x26c>
 8002412:	d9c7      	bls.n	80023a4 <UART_SetConfig+0xf8>
 8002414:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002418:	d06f      	beq.n	80024fa <UART_SetConfig+0x24e>
 800241a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800241e:	e7d0      	b.n	80023c2 <UART_SetConfig+0x116>
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8002420:	486b      	ldr	r0, [pc, #428]	; (80025d0 <UART_SetConfig+0x324>)
  if (UART_INSTANCE_LOWPOWER(huart))
 8002422:	2302      	movs	r3, #2
      if ((lpuart_ker_ck_pres < (3 * huart->Init.BaudRate)) ||
 8002424:	6862      	ldr	r2, [r4, #4]
 8002426:	eb02 0142 	add.w	r1, r2, r2, lsl #1
 800242a:	4281      	cmp	r1, r0
 800242c:	d905      	bls.n	800243a <UART_SetConfig+0x18e>
        ret = HAL_ERROR;
 800242e:	2201      	movs	r2, #1
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002430:	2300      	movs	r3, #0
 8002432:	6623      	str	r3, [r4, #96]	; 0x60
  huart->TxISR = NULL;
 8002434:	6663      	str	r3, [r4, #100]	; 0x64

  return ret;
}
 8002436:	4610      	mov	r0, r2
 8002438:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((lpuart_ker_ck_pres < (3 * huart->Init.BaudRate)) ||
 800243a:	ebb0 3f02 	cmp.w	r0, r2, lsl #12
 800243e:	d8f6      	bhi.n	800242e <UART_SetConfig+0x182>
        switch (clocksource)
 8002440:	2b08      	cmp	r3, #8
 8002442:	d82e      	bhi.n	80024a2 <UART_SetConfig+0x1f6>
 8002444:	e8df f003 	tbb	[pc, r3]
 8002448:	2d1c2d05 	.word	0x2d1c2d05
 800244c:	2d2d2d24 	.word	0x2d2d2d24
 8002450:	27          	.byte	0x27
 8002451:	00          	.byte	0x00
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002452:	f7fe ffc9 	bl	80013e8 <HAL_RCC_GetPCLK1Freq>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002456:	6862      	ldr	r2, [r4, #4]
 8002458:	f44f 7180 	mov.w	r1, #256	; 0x100
 800245c:	0856      	lsrs	r6, r2, #1
 800245e:	2700      	movs	r7, #0
 8002460:	fbe1 6700 	umlal	r6, r7, r1, r0
 8002464:	2300      	movs	r3, #0
 8002466:	4630      	mov	r0, r6
 8002468:	4639      	mov	r1, r7
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 800246a:	f7fd feb1 	bl	80001d0 <__aeabi_uldivmod>
            break;
 800246e:	2200      	movs	r2, #0
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002470:	4b58      	ldr	r3, [pc, #352]	; (80025d4 <UART_SetConfig+0x328>)
 8002472:	f5a0 7140 	sub.w	r1, r0, #768	; 0x300
 8002476:	4299      	cmp	r1, r3
 8002478:	d8d9      	bhi.n	800242e <UART_SetConfig+0x182>
          huart->Instance->BRR = usartdiv;
 800247a:	6823      	ldr	r3, [r4, #0]
 800247c:	60d8      	str	r0, [r3, #12]
 800247e:	e7d7      	b.n	8002430 <UART_SetConfig+0x184>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 8002480:	4855      	ldr	r0, [pc, #340]	; (80025d8 <UART_SetConfig+0x32c>)
 8002482:	0855      	lsrs	r5, r2, #1
 8002484:	2300      	movs	r3, #0
 8002486:	2100      	movs	r1, #0
 8002488:	1940      	adds	r0, r0, r5
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 800248a:	f141 0100 	adc.w	r1, r1, #0
 800248e:	e7ec      	b.n	800246a <UART_SetConfig+0x1be>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002490:	f7fe fc98 	bl	8000dc4 <HAL_RCC_GetSysClockFreq>
 8002494:	e7df      	b.n	8002456 <UART_SetConfig+0x1aa>
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8002496:	0850      	lsrs	r0, r2, #1
 8002498:	2100      	movs	r1, #0
 800249a:	2300      	movs	r3, #0
 800249c:	f510 0000 	adds.w	r0, r0, #8388608	; 0x800000
 80024a0:	e7f3      	b.n	800248a <UART_SetConfig+0x1de>
            ret = HAL_ERROR;
 80024a2:	2201      	movs	r2, #1
  uint32_t usartdiv                   = 0x00000000U;
 80024a4:	2000      	movs	r0, #0
 80024a6:	e7e3      	b.n	8002470 <UART_SetConfig+0x1c4>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80024a8:	f7fe ffb0 	bl	800140c <HAL_RCC_GetPCLK2Freq>
 80024ac:	e04e      	b.n	800254c <UART_SetConfig+0x2a0>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80024ae:	f7fe ff9b 	bl	80013e8 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80024b2:	6862      	ldr	r2, [r4, #4]
 80024b4:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 80024b8:	fbb3 f3f2 	udiv	r3, r3, r2
 80024bc:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 80024be:	2200      	movs	r2, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80024c0:	f1a3 0010 	sub.w	r0, r3, #16
 80024c4:	f64f 71ef 	movw	r1, #65519	; 0xffef
 80024c8:	4288      	cmp	r0, r1
 80024ca:	d8b0      	bhi.n	800242e <UART_SetConfig+0x182>
      huart->Instance->BRR = usartdiv;
 80024cc:	6821      	ldr	r1, [r4, #0]
 80024ce:	60cb      	str	r3, [r1, #12]
 80024d0:	e7ae      	b.n	8002430 <UART_SetConfig+0x184>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80024d2:	f7fe ff9b 	bl	800140c <HAL_RCC_GetPCLK2Freq>
 80024d6:	e7ec      	b.n	80024b2 <UART_SetConfig+0x206>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 80024d8:	6860      	ldr	r0, [r4, #4]
 80024da:	0843      	lsrs	r3, r0, #1
 80024dc:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 80024e0:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80024e4:	fbb3 f3f0 	udiv	r3, r3, r0
 80024e8:	e7e8      	b.n	80024bc <UART_SetConfig+0x210>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80024ea:	f7fe fc6b 	bl	8000dc4 <HAL_RCC_GetSysClockFreq>
 80024ee:	e7e0      	b.n	80024b2 <UART_SetConfig+0x206>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80024f0:	6860      	ldr	r0, [r4, #4]
 80024f2:	0843      	lsrs	r3, r0, #1
 80024f4:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80024f8:	e7f4      	b.n	80024e4 <UART_SetConfig+0x238>
  if (UART_INSTANCE_LOWPOWER(huart))
 80024fa:	4b2d      	ldr	r3, [pc, #180]	; (80025b0 <UART_SetConfig+0x304>)
 80024fc:	429a      	cmp	r2, r3
 80024fe:	d08f      	beq.n	8002420 <UART_SetConfig+0x174>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002500:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8002504:	d1e8      	bne.n	80024d8 <UART_SetConfig+0x22c>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8002506:	6860      	ldr	r0, [r4, #4]
 8002508:	0843      	lsrs	r3, r0, #1
 800250a:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 800250e:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8002512:	fbb3 f3f0 	udiv	r3, r3, r0
 8002516:	e01f      	b.n	8002558 <UART_SetConfig+0x2ac>
  if (UART_INSTANCE_LOWPOWER(huart))
 8002518:	4b25      	ldr	r3, [pc, #148]	; (80025b0 <UART_SetConfig+0x304>)
 800251a:	429a      	cmp	r2, r3
 800251c:	d10b      	bne.n	8002536 <UART_SetConfig+0x28a>
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 800251e:	f7fe fc51 	bl	8000dc4 <HAL_RCC_GetSysClockFreq>
        break;
 8002522:	2304      	movs	r3, #4
 8002524:	e746      	b.n	80023b4 <UART_SetConfig+0x108>
  if (UART_INSTANCE_LOWPOWER(huart))
 8002526:	4b22      	ldr	r3, [pc, #136]	; (80025b0 <UART_SetConfig+0x304>)
 8002528:	429a      	cmp	r2, r3
 800252a:	f47f af25 	bne.w	8002378 <UART_SetConfig+0xcc>
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 800252e:	f44f 4000 	mov.w	r0, #32768	; 0x8000
  if (UART_INSTANCE_LOWPOWER(huart))
 8002532:	2308      	movs	r3, #8
 8002534:	e776      	b.n	8002424 <UART_SetConfig+0x178>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002536:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 800253a:	d1d6      	bne.n	80024ea <UART_SetConfig+0x23e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800253c:	f7fe fc42 	bl	8000dc4 <HAL_RCC_GetSysClockFreq>
 8002540:	e004      	b.n	800254c <UART_SetConfig+0x2a0>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002542:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8002546:	d1b2      	bne.n	80024ae <UART_SetConfig+0x202>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002548:	f7fe ff4e 	bl	80013e8 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800254c:	6861      	ldr	r1, [r4, #4]
 800254e:	084a      	lsrs	r2, r1, #1
 8002550:	eb02 0340 	add.w	r3, r2, r0, lsl #1
 8002554:	fbb3 f3f1 	udiv	r3, r3, r1
 8002558:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 800255a:	2200      	movs	r2, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800255c:	f1a3 0010 	sub.w	r0, r3, #16
 8002560:	f64f 71ef 	movw	r1, #65519	; 0xffef
 8002564:	4288      	cmp	r0, r1
 8002566:	f63f af62 	bhi.w	800242e <UART_SetConfig+0x182>
      brrtemp = usartdiv & 0xFFF0U;
 800256a:	f023 010f 	bic.w	r1, r3, #15
      huart->Instance->BRR = brrtemp;
 800256e:	6820      	ldr	r0, [r4, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002570:	f3c3 0342 	ubfx	r3, r3, #1, #3
      huart->Instance->BRR = brrtemp;
 8002574:	430b      	orrs	r3, r1
 8002576:	60c3      	str	r3, [r0, #12]
 8002578:	e75a      	b.n	8002430 <UART_SetConfig+0x184>
    switch (clocksource)
 800257a:	2b08      	cmp	r3, #8
 800257c:	f63f af57 	bhi.w	800242e <UART_SetConfig+0x182>
 8002580:	a201      	add	r2, pc, #4	; (adr r2, 8002588 <UART_SetConfig+0x2dc>)
 8002582:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002586:	bf00      	nop
 8002588:	080024af 	.word	0x080024af
 800258c:	080024d3 	.word	0x080024d3
 8002590:	080024d9 	.word	0x080024d9
 8002594:	0800242f 	.word	0x0800242f
 8002598:	080024eb 	.word	0x080024eb
 800259c:	0800242f 	.word	0x0800242f
 80025a0:	0800242f 	.word	0x0800242f
 80025a4:	0800242f 	.word	0x0800242f
 80025a8:	080024f1 	.word	0x080024f1
 80025ac:	efff69f3 	.word	0xefff69f3
 80025b0:	40008000 	.word	0x40008000
 80025b4:	40013800 	.word	0x40013800
 80025b8:	080041ac 	.word	0x080041ac
 80025bc:	40004400 	.word	0x40004400
 80025c0:	080041b0 	.word	0x080041b0
 80025c4:	40004800 	.word	0x40004800
 80025c8:	40004c00 	.word	0x40004c00
 80025cc:	40005000 	.word	0x40005000
 80025d0:	00f42400 	.word	0x00f42400
 80025d4:	000ffcff 	.word	0x000ffcff
 80025d8:	f4240000 	.word	0xf4240000

080025dc <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80025dc:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80025de:	07da      	lsls	r2, r3, #31
{
 80025e0:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80025e2:	d506      	bpl.n	80025f2 <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80025e4:	6801      	ldr	r1, [r0, #0]
 80025e6:	6a84      	ldr	r4, [r0, #40]	; 0x28
 80025e8:	684a      	ldr	r2, [r1, #4]
 80025ea:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 80025ee:	4322      	orrs	r2, r4
 80025f0:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80025f2:	079c      	lsls	r4, r3, #30
 80025f4:	d506      	bpl.n	8002604 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80025f6:	6801      	ldr	r1, [r0, #0]
 80025f8:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 80025fa:	684a      	ldr	r2, [r1, #4]
 80025fc:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002600:	4322      	orrs	r2, r4
 8002602:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002604:	0759      	lsls	r1, r3, #29
 8002606:	d506      	bpl.n	8002616 <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002608:	6801      	ldr	r1, [r0, #0]
 800260a:	6b04      	ldr	r4, [r0, #48]	; 0x30
 800260c:	684a      	ldr	r2, [r1, #4]
 800260e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002612:	4322      	orrs	r2, r4
 8002614:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002616:	071a      	lsls	r2, r3, #28
 8002618:	d506      	bpl.n	8002628 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800261a:	6801      	ldr	r1, [r0, #0]
 800261c:	6b44      	ldr	r4, [r0, #52]	; 0x34
 800261e:	684a      	ldr	r2, [r1, #4]
 8002620:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002624:	4322      	orrs	r2, r4
 8002626:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002628:	06dc      	lsls	r4, r3, #27
 800262a:	d506      	bpl.n	800263a <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800262c:	6801      	ldr	r1, [r0, #0]
 800262e:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8002630:	688a      	ldr	r2, [r1, #8]
 8002632:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002636:	4322      	orrs	r2, r4
 8002638:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800263a:	0699      	lsls	r1, r3, #26
 800263c:	d506      	bpl.n	800264c <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800263e:	6801      	ldr	r1, [r0, #0]
 8002640:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8002642:	688a      	ldr	r2, [r1, #8]
 8002644:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002648:	4322      	orrs	r2, r4
 800264a:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800264c:	065a      	lsls	r2, r3, #25
 800264e:	d50f      	bpl.n	8002670 <UART_AdvFeatureConfig+0x94>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002650:	6801      	ldr	r1, [r0, #0]
 8002652:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8002654:	684a      	ldr	r2, [r1, #4]
 8002656:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 800265a:	4322      	orrs	r2, r4
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800265c:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002660:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002662:	d105      	bne.n	8002670 <UART_AdvFeatureConfig+0x94>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002664:	684a      	ldr	r2, [r1, #4]
 8002666:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8002668:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 800266c:	4322      	orrs	r2, r4
 800266e:	604a      	str	r2, [r1, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002670:	061b      	lsls	r3, r3, #24
 8002672:	d506      	bpl.n	8002682 <UART_AdvFeatureConfig+0xa6>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002674:	6802      	ldr	r2, [r0, #0]
 8002676:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8002678:	6853      	ldr	r3, [r2, #4]
 800267a:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 800267e:	430b      	orrs	r3, r1
 8002680:	6053      	str	r3, [r2, #4]
 8002682:	bd10      	pop	{r4, pc}

08002684 <UART_WaitOnFlagUntilTimeout>:
  * @param Tickstart Tick start value
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8002684:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002688:	9d06      	ldr	r5, [sp, #24]
 800268a:	4604      	mov	r4, r0
 800268c:	460f      	mov	r7, r1
 800268e:	4616      	mov	r6, r2
 8002690:	4698      	mov	r8, r3
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002692:	6821      	ldr	r1, [r4, #0]
 8002694:	69ca      	ldr	r2, [r1, #28]
 8002696:	ea37 0302 	bics.w	r3, r7, r2
 800269a:	bf0c      	ite	eq
 800269c:	2201      	moveq	r2, #1
 800269e:	2200      	movne	r2, #0
 80026a0:	42b2      	cmp	r2, r6
 80026a2:	d002      	beq.n	80026aa <UART_WaitOnFlagUntilTimeout+0x26>

        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 80026a4:	2000      	movs	r0, #0
}
 80026a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (Timeout != HAL_MAX_DELAY)
 80026aa:	1c6b      	adds	r3, r5, #1
 80026ac:	d0f2      	beq.n	8002694 <UART_WaitOnFlagUntilTimeout+0x10>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80026ae:	b99d      	cbnz	r5, 80026d8 <UART_WaitOnFlagUntilTimeout+0x54>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80026b0:	6823      	ldr	r3, [r4, #0]
 80026b2:	681a      	ldr	r2, [r3, #0]
 80026b4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80026b8:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80026ba:	689a      	ldr	r2, [r3, #8]
 80026bc:	f022 0201 	bic.w	r2, r2, #1
 80026c0:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 80026c2:	2320      	movs	r3, #32
 80026c4:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
        huart->RxState = HAL_UART_STATE_READY;
 80026c8:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72
        __HAL_UNLOCK(huart);
 80026cc:	2300      	movs	r3, #0
 80026ce:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
 80026d2:	2003      	movs	r0, #3
 80026d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80026d8:	f7fd ff1a 	bl	8000510 <HAL_GetTick>
 80026dc:	eba0 0008 	sub.w	r0, r0, r8
 80026e0:	4285      	cmp	r5, r0
 80026e2:	d2d6      	bcs.n	8002692 <UART_WaitOnFlagUntilTimeout+0xe>
 80026e4:	e7e4      	b.n	80026b0 <UART_WaitOnFlagUntilTimeout+0x2c>

080026e6 <UART_CheckIdleState>:
{
 80026e6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80026e8:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80026ea:	2600      	movs	r6, #0
 80026ec:	6746      	str	r6, [r0, #116]	; 0x74
  tickstart = HAL_GetTick();
 80026ee:	f7fd ff0f 	bl	8000510 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80026f2:	6823      	ldr	r3, [r4, #0]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	071a      	lsls	r2, r3, #28
  tickstart = HAL_GetTick();
 80026f8:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80026fa:	d417      	bmi.n	800272c <UART_CheckIdleState+0x46>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80026fc:	6823      	ldr	r3, [r4, #0]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	075b      	lsls	r3, r3, #29
 8002702:	d50a      	bpl.n	800271a <UART_CheckIdleState+0x34>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002704:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002708:	9300      	str	r3, [sp, #0]
 800270a:	2200      	movs	r2, #0
 800270c:	462b      	mov	r3, r5
 800270e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8002712:	4620      	mov	r0, r4
 8002714:	f7ff ffb6 	bl	8002684 <UART_WaitOnFlagUntilTimeout>
 8002718:	b9a0      	cbnz	r0, 8002744 <UART_CheckIdleState+0x5e>
  huart->gState = HAL_UART_STATE_READY;
 800271a:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 800271c:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 800271e:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
  __HAL_UNLOCK(huart);
 8002722:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
  huart->RxState = HAL_UART_STATE_READY;
 8002726:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72
  return HAL_OK;
 800272a:	e00c      	b.n	8002746 <UART_CheckIdleState+0x60>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800272c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002730:	9300      	str	r3, [sp, #0]
 8002732:	4632      	mov	r2, r6
 8002734:	4603      	mov	r3, r0
 8002736:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800273a:	4620      	mov	r0, r4
 800273c:	f7ff ffa2 	bl	8002684 <UART_WaitOnFlagUntilTimeout>
 8002740:	2800      	cmp	r0, #0
 8002742:	d0db      	beq.n	80026fc <UART_CheckIdleState+0x16>
      return HAL_TIMEOUT;
 8002744:	2003      	movs	r0, #3
}
 8002746:	b002      	add	sp, #8
 8002748:	bd70      	pop	{r4, r5, r6, pc}

0800274a <HAL_UART_Init>:
{
 800274a:	b510      	push	{r4, lr}
  if (huart == NULL)
 800274c:	4604      	mov	r4, r0
 800274e:	b360      	cbz	r0, 80027aa <HAL_UART_Init+0x60>
  if (huart->gState == HAL_UART_STATE_RESET)
 8002750:	f890 3071 	ldrb.w	r3, [r0, #113]	; 0x71
 8002754:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002758:	b91b      	cbnz	r3, 8002762 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 800275a:	f880 2070 	strb.w	r2, [r0, #112]	; 0x70
    HAL_UART_MspInit(huart);
 800275e:	f001 fba1 	bl	8003ea4 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8002762:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8002764:	2324      	movs	r3, #36	; 0x24
 8002766:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
  __HAL_UART_DISABLE(huart);
 800276a:	6813      	ldr	r3, [r2, #0]
 800276c:	f023 0301 	bic.w	r3, r3, #1
 8002770:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002772:	4620      	mov	r0, r4
 8002774:	f7ff fd9a 	bl	80022ac <UART_SetConfig>
 8002778:	2801      	cmp	r0, #1
 800277a:	d016      	beq.n	80027aa <HAL_UART_Init+0x60>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800277c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800277e:	b113      	cbz	r3, 8002786 <HAL_UART_Init+0x3c>
    UART_AdvFeatureConfig(huart);
 8002780:	4620      	mov	r0, r4
 8002782:	f7ff ff2b 	bl	80025dc <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002786:	6823      	ldr	r3, [r4, #0]
 8002788:	685a      	ldr	r2, [r3, #4]
 800278a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800278e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002790:	689a      	ldr	r2, [r3, #8]
 8002792:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002796:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8002798:	681a      	ldr	r2, [r3, #0]
 800279a:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 800279e:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 80027a0:	601a      	str	r2, [r3, #0]
}
 80027a2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 80027a6:	f7ff bf9e 	b.w	80026e6 <UART_CheckIdleState>
}
 80027aa:	2001      	movs	r0, #1
 80027ac:	bd10      	pop	{r4, pc}
	...

080027b0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80027b0:	4b0a      	ldr	r3, [pc, #40]	; (80027dc <USB_CoreReset+0x2c>)
  uint32_t count = 0U;

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 80027b2:	3b01      	subs	r3, #1
 80027b4:	d101      	bne.n	80027ba <USB_CoreReset+0xa>
    {
      return HAL_TIMEOUT;
 80027b6:	2003      	movs	r0, #3
 80027b8:	4770      	bx	lr
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80027ba:	6902      	ldr	r2, [r0, #16]
 80027bc:	2a00      	cmp	r2, #0
 80027be:	daf8      	bge.n	80027b2 <USB_CoreReset+0x2>

  /* Core Soft Reset */
  count = 0U;
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80027c0:	6903      	ldr	r3, [r0, #16]
 80027c2:	4a06      	ldr	r2, [pc, #24]	; (80027dc <USB_CoreReset+0x2c>)
 80027c4:	f043 0301 	orr.w	r3, r3, #1
 80027c8:	6103      	str	r3, [r0, #16]

  do
  {
    if (++count > 200000U)
 80027ca:	3a01      	subs	r2, #1
 80027cc:	d0f3      	beq.n	80027b6 <USB_CoreReset+0x6>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80027ce:	6903      	ldr	r3, [r0, #16]
 80027d0:	f013 0301 	ands.w	r3, r3, #1
 80027d4:	d1f9      	bne.n	80027ca <USB_CoreReset+0x1a>

  return HAL_OK;
 80027d6:	4618      	mov	r0, r3
}
 80027d8:	4770      	bx	lr
 80027da:	bf00      	nop
 80027dc:	00030d41 	.word	0x00030d41

080027e0 <USB_CoreInit>:
{
 80027e0:	b084      	sub	sp, #16
 80027e2:	b538      	push	{r3, r4, r5, lr}
 80027e4:	ad05      	add	r5, sp, #20
 80027e6:	e885 000e 	stmia.w	r5, {r1, r2, r3}
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80027ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80027ec:	2b01      	cmp	r3, #1
{
 80027ee:	4604      	mov	r4, r0
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80027f0:	d11b      	bne.n	800282a <USB_CoreInit+0x4a>
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80027f2:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80027f4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80027f8:	6383      	str	r3, [r0, #56]	; 0x38
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80027fa:	68c3      	ldr	r3, [r0, #12]
 80027fc:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8002800:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002804:	60c3      	str	r3, [r0, #12]
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8002806:	68c3      	ldr	r3, [r0, #12]
 8002808:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800280c:	60c3      	str	r3, [r0, #12]
    if (cfg.use_external_vbus == 1U)
 800280e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8002810:	2b01      	cmp	r3, #1
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8002812:	bf02      	ittt	eq
 8002814:	68c3      	ldreq	r3, [r0, #12]
 8002816:	f443 1380 	orreq.w	r3, r3, #1048576	; 0x100000
 800281a:	60c3      	streq	r3, [r0, #12]
    (void)USB_CoreReset(USBx);
 800281c:	f7ff ffc8 	bl	80027b0 <USB_CoreReset>
}
 8002820:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002824:	2000      	movs	r0, #0
 8002826:	b004      	add	sp, #16
 8002828:	4770      	bx	lr
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800282a:	68c3      	ldr	r3, [r0, #12]
 800282c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002830:	60c3      	str	r3, [r0, #12]
    (void)USB_CoreReset(USBx);
 8002832:	f7ff ffbd 	bl	80027b0 <USB_CoreReset>
    USBx->GCCFG = USB_OTG_GCCFG_PWRDWN;
 8002836:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800283a:	63a3      	str	r3, [r4, #56]	; 0x38
 800283c:	e7f0      	b.n	8002820 <USB_CoreInit+0x40>

0800283e <USB_DisableGlobalInt>:
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800283e:	6883      	ldr	r3, [r0, #8]
 8002840:	f023 0301 	bic.w	r3, r3, #1
 8002844:	6083      	str	r3, [r0, #8]
}
 8002846:	2000      	movs	r0, #0
 8002848:	4770      	bx	lr

0800284a <USB_SetCurrentMode>:
{
 800284a:	b508      	push	{r3, lr}
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800284c:	68c3      	ldr	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 800284e:	2901      	cmp	r1, #1
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8002850:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8002854:	60c3      	str	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 8002856:	d108      	bne.n	800286a <USB_SetCurrentMode+0x20>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8002858:	68c3      	ldr	r3, [r0, #12]
 800285a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800285e:	60c3      	str	r3, [r0, #12]
  HAL_Delay(50U);
 8002860:	2032      	movs	r0, #50	; 0x32
 8002862:	f7fd fe5b 	bl	800051c <HAL_Delay>
  return HAL_OK;
 8002866:	2000      	movs	r0, #0
 8002868:	bd08      	pop	{r3, pc}
  else if (mode == USB_DEVICE_MODE)
 800286a:	b919      	cbnz	r1, 8002874 <USB_SetCurrentMode+0x2a>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800286c:	68c3      	ldr	r3, [r0, #12]
 800286e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8002872:	e7f4      	b.n	800285e <USB_SetCurrentMode+0x14>
    return HAL_ERROR;
 8002874:	2001      	movs	r0, #1
}
 8002876:	bd08      	pop	{r3, pc}

08002878 <USB_FlushTxFifo>:
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8002878:	0189      	lsls	r1, r1, #6
 800287a:	f041 0120 	orr.w	r1, r1, #32
 800287e:	4a06      	ldr	r2, [pc, #24]	; (8002898 <USB_FlushTxFifo+0x20>)
 8002880:	6101      	str	r1, [r0, #16]
    if (++count > 200000U)
 8002882:	3a01      	subs	r2, #1
 8002884:	d005      	beq.n	8002892 <USB_FlushTxFifo+0x1a>
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8002886:	6903      	ldr	r3, [r0, #16]
 8002888:	f013 0320 	ands.w	r3, r3, #32
 800288c:	d1f9      	bne.n	8002882 <USB_FlushTxFifo+0xa>
  return HAL_OK;
 800288e:	4618      	mov	r0, r3
 8002890:	4770      	bx	lr
      return HAL_TIMEOUT;
 8002892:	2003      	movs	r0, #3
}
 8002894:	4770      	bx	lr
 8002896:	bf00      	nop
 8002898:	00030d41 	.word	0x00030d41

0800289c <USB_FlushRxFifo>:
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800289c:	2310      	movs	r3, #16
 800289e:	4a06      	ldr	r2, [pc, #24]	; (80028b8 <USB_FlushRxFifo+0x1c>)
 80028a0:	6103      	str	r3, [r0, #16]
    if (++count > 200000U)
 80028a2:	3a01      	subs	r2, #1
 80028a4:	d005      	beq.n	80028b2 <USB_FlushRxFifo+0x16>
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80028a6:	6903      	ldr	r3, [r0, #16]
 80028a8:	f013 0310 	ands.w	r3, r3, #16
 80028ac:	d1f9      	bne.n	80028a2 <USB_FlushRxFifo+0x6>
  return HAL_OK;
 80028ae:	4618      	mov	r0, r3
 80028b0:	4770      	bx	lr
      return HAL_TIMEOUT;
 80028b2:	2003      	movs	r0, #3
}
 80028b4:	4770      	bx	lr
 80028b6:	bf00      	nop
 80028b8:	00030d41 	.word	0x00030d41

080028bc <USB_SetDevSpeed>:
  USBx_DEVICE->DCFG |= speed;
 80028bc:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
 80028c0:	4319      	orrs	r1, r3
 80028c2:	f8c0 1800 	str.w	r1, [r0, #2048]	; 0x800
}
 80028c6:	2000      	movs	r0, #0
 80028c8:	4770      	bx	lr
	...

080028cc <USB_DevInit>:
{
 80028cc:	b084      	sub	sp, #16
 80028ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80028d2:	4604      	mov	r4, r0
 80028d4:	a807      	add	r0, sp, #28
 80028d6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  for (i = 0U; i < 15U; i++)
 80028da:	2300      	movs	r3, #0
 80028dc:	9f11      	ldr	r7, [sp, #68]	; 0x44
 80028de:	4688      	mov	r8, r1
    USBx->DIEPTXF[i] = 0U;
 80028e0:	4619      	mov	r1, r3
 80028e2:	f103 0240 	add.w	r2, r3, #64	; 0x40
 80028e6:	eb04 0282 	add.w	r2, r4, r2, lsl #2
  for (i = 0U; i < 15U; i++)
 80028ea:	3301      	adds	r3, #1
 80028ec:	2b0f      	cmp	r3, #15
    USBx->DIEPTXF[i] = 0U;
 80028ee:	6051      	str	r1, [r2, #4]
  for (i = 0U; i < 15U; i++)
 80028f0:	d1f7      	bne.n	80028e2 <USB_DevInit+0x16>
  USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80028f2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80028f4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80028f8:	63a3      	str	r3, [r4, #56]	; 0x38
  if (cfg.vbus_sensing_enable == 0U)
 80028fa:	b95f      	cbnz	r7, 8002914 <USB_DevInit+0x48>
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80028fc:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80028fe:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8002902:	63a3      	str	r3, [r4, #56]	; 0x38
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8002904:	6823      	ldr	r3, [r4, #0]
 8002906:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800290a:	6023      	str	r3, [r4, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800290c:	6823      	ldr	r3, [r4, #0]
 800290e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002912:	6023      	str	r3, [r4, #0]
  USBx_PCGCCTL = 0U;
 8002914:	2500      	movs	r5, #0
 8002916:	f8c4 5e00 	str.w	r5, [r4, #3584]	; 0xe00
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800291a:	f8d4 3800 	ldr.w	r3, [r4, #2048]	; 0x800
 800291e:	f8c4 3800 	str.w	r3, [r4, #2048]	; 0x800
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8002922:	2103      	movs	r1, #3
 8002924:	4620      	mov	r0, r4
 8002926:	f7ff ffc9 	bl	80028bc <USB_SetDevSpeed>
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800292a:	f504 6600 	add.w	r6, r4, #2048	; 0x800
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 800292e:	2110      	movs	r1, #16
 8002930:	4620      	mov	r0, r4
 8002932:	f7ff ffa1 	bl	8002878 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 8002936:	4620      	mov	r0, r4
 8002938:	f7ff ffb0 	bl	800289c <USB_FlushRxFifo>
  USBx_DEVICE->DIEPMSK = 0U;
 800293c:	6135      	str	r5, [r6, #16]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800293e:	462b      	mov	r3, r5
  USBx_DEVICE->DOEPMSK = 0U;
 8002940:	6175      	str	r5, [r6, #20]
      USBx_INEP(i)->DIEPCTL = 0U;
 8002942:	4629      	mov	r1, r5
  USBx_DEVICE->DAINTMSK = 0U;
 8002944:	61f5      	str	r5, [r6, #28]
 8002946:	f504 6210 	add.w	r2, r4, #2304	; 0x900
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800294a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800294e:	f04f 6500 	mov.w	r5, #134217728	; 0x8000000
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8002952:	f64f 3e7f 	movw	lr, #64383	; 0xfb7f
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8002956:	4543      	cmp	r3, r8
 8002958:	d12f      	bne.n	80029ba <USB_DevInit+0xee>
 800295a:	2100      	movs	r1, #0
 800295c:	f504 6230 	add.w	r2, r4, #2816	; 0xb00
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8002960:	4608      	mov	r0, r1
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8002962:	f04f 4590 	mov.w	r5, #1207959552	; 0x48000000
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8002966:	f04f 6e00 	mov.w	lr, #134217728	; 0x8000000
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800296a:	f64f 3c7f 	movw	ip, #64383	; 0xfb7f
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800296e:	428b      	cmp	r3, r1
 8002970:	d134      	bne.n	80029dc <USB_DevInit+0x110>
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8002972:	6933      	ldr	r3, [r6, #16]
 8002974:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002978:	6133      	str	r3, [r6, #16]
  USBx->GINTMSK = 0U;
 800297a:	2300      	movs	r3, #0
 800297c:	61a3      	str	r3, [r4, #24]
  USBx->GINTSTS = 0xBFFFFFFFU;
 800297e:	f06f 4380 	mvn.w	r3, #1073741824	; 0x40000000
 8002982:	6163      	str	r3, [r4, #20]
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8002984:	69a3      	ldr	r3, [r4, #24]
 8002986:	f043 0310 	orr.w	r3, r3, #16
 800298a:	61a3      	str	r3, [r4, #24]
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800298c:	69a2      	ldr	r2, [r4, #24]
 800298e:	4b1c      	ldr	r3, [pc, #112]	; (8002a00 <USB_DevInit+0x134>)
 8002990:	4313      	orrs	r3, r2
 8002992:	61a3      	str	r3, [r4, #24]
  if (cfg.Sof_enable != 0U)
 8002994:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002996:	b11b      	cbz	r3, 80029a0 <USB_DevInit+0xd4>
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8002998:	69a3      	ldr	r3, [r4, #24]
 800299a:	f043 0308 	orr.w	r3, r3, #8
 800299e:	61a3      	str	r3, [r4, #24]
  if (cfg.vbus_sensing_enable == 1U)
 80029a0:	2f01      	cmp	r7, #1
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80029a2:	bf01      	itttt	eq
 80029a4:	69a3      	ldreq	r3, [r4, #24]
 80029a6:	f043 4380 	orreq.w	r3, r3, #1073741824	; 0x40000000
 80029aa:	f043 0304 	orreq.w	r3, r3, #4
 80029ae:	61a3      	streq	r3, [r4, #24]
}
 80029b0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80029b4:	2000      	movs	r0, #0
 80029b6:	b004      	add	sp, #16
 80029b8:	4770      	bx	lr
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80029ba:	f8d2 c000 	ldr.w	ip, [r2]
 80029be:	f1bc 0f00 	cmp.w	ip, #0
 80029c2:	da09      	bge.n	80029d8 <USB_DevInit+0x10c>
      if (i == 0U)
 80029c4:	b933      	cbnz	r3, 80029d4 <USB_DevInit+0x108>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80029c6:	6015      	str	r5, [r2, #0]
    USBx_INEP(i)->DIEPTSIZ = 0U;
 80029c8:	6111      	str	r1, [r2, #16]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80029ca:	3301      	adds	r3, #1
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80029cc:	f8c2 e008 	str.w	lr, [r2, #8]
 80029d0:	3220      	adds	r2, #32
 80029d2:	e7c0      	b.n	8002956 <USB_DevInit+0x8a>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80029d4:	6010      	str	r0, [r2, #0]
 80029d6:	e7f7      	b.n	80029c8 <USB_DevInit+0xfc>
      USBx_INEP(i)->DIEPCTL = 0U;
 80029d8:	6011      	str	r1, [r2, #0]
 80029da:	e7f5      	b.n	80029c8 <USB_DevInit+0xfc>
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80029dc:	f8d2 8000 	ldr.w	r8, [r2]
 80029e0:	f1b8 0f00 	cmp.w	r8, #0
 80029e4:	da0a      	bge.n	80029fc <USB_DevInit+0x130>
      if (i == 0U)
 80029e6:	b939      	cbnz	r1, 80029f8 <USB_DevInit+0x12c>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80029e8:	f8c2 e000 	str.w	lr, [r2]
    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80029ec:	6110      	str	r0, [r2, #16]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80029ee:	3101      	adds	r1, #1
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80029f0:	f8c2 c008 	str.w	ip, [r2, #8]
 80029f4:	3220      	adds	r2, #32
 80029f6:	e7ba      	b.n	800296e <USB_DevInit+0xa2>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80029f8:	6015      	str	r5, [r2, #0]
 80029fa:	e7f7      	b.n	80029ec <USB_DevInit+0x120>
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80029fc:	6010      	str	r0, [r2, #0]
 80029fe:	e7f5      	b.n	80029ec <USB_DevInit+0x120>
 8002a00:	803c3800 	.word	0x803c3800

08002a04 <USB_DevDisconnect>:
{
 8002a04:	b508      	push	{r3, lr}
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8002a06:	f8d0 3804 	ldr.w	r3, [r0, #2052]	; 0x804
 8002a0a:	f043 0302 	orr.w	r3, r3, #2
 8002a0e:	f8c0 3804 	str.w	r3, [r0, #2052]	; 0x804
  HAL_Delay(3U);
 8002a12:	2003      	movs	r0, #3
 8002a14:	f7fd fd82 	bl	800051c <HAL_Delay>
}
 8002a18:	2000      	movs	r0, #0
 8002a1a:	bd08      	pop	{r3, pc}

08002a1c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8002a1c:	b508      	push	{r3, lr}
  vTaskStartScheduler();
 8002a1e:	f000 fc3f 	bl	80032a0 <vTaskStartScheduler>
  
  return osOK;
}
 8002a22:	2000      	movs	r0, #0
 8002a24:	bd08      	pop	{r3, pc}

08002a26 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8002a26:	b530      	push	{r4, r5, lr}

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002a28:	f9b0 4008 	ldrsh.w	r4, [r0, #8]
 8002a2c:	8a02      	ldrh	r2, [r0, #16]
{
 8002a2e:	460b      	mov	r3, r1
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002a30:	e890 0022 	ldmia.w	r0, {r1, r5}
{
 8002a34:	b085      	sub	sp, #20
  if (priority != osPriorityError) {
 8002a36:	2c84      	cmp	r4, #132	; 0x84
    fpriority += (priority - osPriorityIdle);
 8002a38:	bf14      	ite	ne
 8002a3a:	3403      	addne	r4, #3
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8002a3c:	2400      	moveq	r4, #0
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002a3e:	a803      	add	r0, sp, #12
 8002a40:	9001      	str	r0, [sp, #4]
 8002a42:	9400      	str	r4, [sp, #0]
 8002a44:	4628      	mov	r0, r5
 8002a46:	f000 fb5b 	bl	8003100 <xTaskCreate>
 8002a4a:	2801      	cmp	r0, #1
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8002a4c:	bf0c      	ite	eq
 8002a4e:	9803      	ldreq	r0, [sp, #12]
    return NULL;
 8002a50:	2000      	movne	r0, #0
}
 8002a52:	b005      	add	sp, #20
 8002a54:	bd30      	pop	{r4, r5, pc}

08002a56 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8002a56:	b508      	push	{r3, lr}
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8002a58:	2800      	cmp	r0, #0
 8002a5a:	bf08      	it	eq
 8002a5c:	2001      	moveq	r0, #1
 8002a5e:	f000 fd6d 	bl	800353c <vTaskDelay>
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8002a62:	2000      	movs	r0, #0
 8002a64:	bd08      	pop	{r3, pc}

08002a66 <osSystickHandler>:
* @brief  Handles the tick increment
* @param  none.
* @retval none.
*/
void osSystickHandler(void)
{
 8002a66:	b508      	push	{r3, lr}

#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8002a68:	f000 fdc6 	bl	80035f8 <xTaskGetSchedulerState>
 8002a6c:	2801      	cmp	r0, #1
 8002a6e:	d003      	beq.n	8002a78 <osSystickHandler+0x12>
#endif  /* INCLUDE_xTaskGetSchedulerState */  
    xPortSysTickHandler();
#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  }
#endif  /* INCLUDE_xTaskGetSchedulerState */  
}
 8002a70:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    xPortSysTickHandler();
 8002a74:	f000 b916 	b.w	8002ca4 <xPortSysTickHandler>
 8002a78:	bd08      	pop	{r3, pc}

08002a7a <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002a7a:	f100 0308 	add.w	r3, r0, #8
 8002a7e:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002a80:	f04f 32ff 	mov.w	r2, #4294967295

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002a84:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002a86:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002a88:	2300      	movs	r3, #0
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002a8a:	6082      	str	r2, [r0, #8]
	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002a8c:	6003      	str	r3, [r0, #0]
 8002a8e:	4770      	bx	lr

08002a90 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8002a90:	2300      	movs	r3, #0
 8002a92:	6103      	str	r3, [r0, #16]
 8002a94:	4770      	bx	lr

08002a96 <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 8002a96:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002a98:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002a9a:	689a      	ldr	r2, [r3, #8]
 8002a9c:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002a9e:	689a      	ldr	r2, [r3, #8]
 8002aa0:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002aa2:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 8002aa4:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 8002aa6:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8002aa8:	3301      	adds	r3, #1
 8002aaa:	6003      	str	r3, [r0, #0]
 8002aac:	4770      	bx	lr

08002aae <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002aae:	680a      	ldr	r2, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002ab0:	1c53      	adds	r3, r2, #1
{
 8002ab2:	b530      	push	{r4, r5, lr}
	if( xValueOfInsertion == portMAX_DELAY )
 8002ab4:	d10a      	bne.n	8002acc <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002ab6:	6903      	ldr	r3, [r0, #16]
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002ab8:	685a      	ldr	r2, [r3, #4]
 8002aba:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002abc:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002abe:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 8002ac0:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 8002ac2:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 8002ac4:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8002ac6:	3301      	adds	r3, #1
 8002ac8:	6003      	str	r3, [r0, #0]
 8002aca:	bd30      	pop	{r4, r5, pc}
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002acc:	f100 0308 	add.w	r3, r0, #8
 8002ad0:	685c      	ldr	r4, [r3, #4]
 8002ad2:	6825      	ldr	r5, [r4, #0]
 8002ad4:	42aa      	cmp	r2, r5
 8002ad6:	d3ef      	bcc.n	8002ab8 <vListInsert+0xa>
 8002ad8:	4623      	mov	r3, r4
 8002ada:	e7f9      	b.n	8002ad0 <vListInsert+0x22>

08002adc <uxListRemove>:
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002adc:	6841      	ldr	r1, [r0, #4]
 8002ade:	6882      	ldr	r2, [r0, #8]
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8002ae0:	6903      	ldr	r3, [r0, #16]
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002ae2:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002ae4:	6882      	ldr	r2, [r0, #8]
 8002ae6:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002ae8:	6859      	ldr	r1, [r3, #4]
 8002aea:	4288      	cmp	r0, r1
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002aec:	bf08      	it	eq
 8002aee:	605a      	streq	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8002af0:	2200      	movs	r2, #0
 8002af2:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 8002af4:	681a      	ldr	r2, [r3, #0]
 8002af6:	3a01      	subs	r2, #1
 8002af8:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002afa:	6818      	ldr	r0, [r3, #0]
}
 8002afc:	4770      	bx	lr
	...

08002b00 <prvTaskExitError>:
	return pxTopOfStack;
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8002b00:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
 8002b02:	2300      	movs	r3, #0
 8002b04:	9301      	str	r3, [sp, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8002b06:	4b0d      	ldr	r3, [pc, #52]	; (8002b3c <prvTaskExitError+0x3c>)
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	3301      	adds	r3, #1
 8002b0c:	d008      	beq.n	8002b20 <prvTaskExitError+0x20>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002b0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b12:	f383 8811 	msr	BASEPRI, r3
 8002b16:	f3bf 8f6f 	isb	sy
 8002b1a:	f3bf 8f4f 	dsb	sy
 8002b1e:	e7fe      	b.n	8002b1e <prvTaskExitError+0x1e>
 8002b20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b24:	f383 8811 	msr	BASEPRI, r3
 8002b28:	f3bf 8f6f 	isb	sy
 8002b2c:	f3bf 8f4f 	dsb	sy
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8002b30:	9b01      	ldr	r3, [sp, #4]
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d0fc      	beq.n	8002b30 <prvTaskExitError+0x30>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8002b36:	b002      	add	sp, #8
 8002b38:	4770      	bx	lr
 8002b3a:	bf00      	nop
 8002b3c:	20000000 	.word	0x20000000

08002b40 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8002b40:	4808      	ldr	r0, [pc, #32]	; (8002b64 <prvPortStartFirstTask+0x24>)
 8002b42:	6800      	ldr	r0, [r0, #0]
 8002b44:	6800      	ldr	r0, [r0, #0]
 8002b46:	f380 8808 	msr	MSP, r0
 8002b4a:	f04f 0000 	mov.w	r0, #0
 8002b4e:	f380 8814 	msr	CONTROL, r0
 8002b52:	b662      	cpsie	i
 8002b54:	b661      	cpsie	f
 8002b56:	f3bf 8f4f 	dsb	sy
 8002b5a:	f3bf 8f6f 	isb	sy
 8002b5e:	df00      	svc	0
 8002b60:	bf00      	nop
 8002b62:	0000      	.short	0x0000
 8002b64:	e000ed08 	.word	0xe000ed08

08002b68 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8002b68:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8002b78 <vPortEnableVFP+0x10>
 8002b6c:	6801      	ldr	r1, [r0, #0]
 8002b6e:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8002b72:	6001      	str	r1, [r0, #0]
 8002b74:	4770      	bx	lr
 8002b76:	0000      	.short	0x0000
 8002b78:	e000ed88 	.word	0xe000ed88

08002b7c <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8002b7c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002b80:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8002b84:	4b07      	ldr	r3, [pc, #28]	; (8002ba4 <pxPortInitialiseStack+0x28>)
 8002b86:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8002b8a:	f021 0101 	bic.w	r1, r1, #1
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8002b8e:	f06f 0302 	mvn.w	r3, #2
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8002b92:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8002b96:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8002b9a:	f840 3c24 	str.w	r3, [r0, #-36]
}
 8002b9e:	3844      	subs	r0, #68	; 0x44
 8002ba0:	4770      	bx	lr
 8002ba2:	bf00      	nop
 8002ba4:	08002b01 	.word	0x08002b01
	...

08002bb0 <SVC_Handler>:
	__asm volatile (
 8002bb0:	4b07      	ldr	r3, [pc, #28]	; (8002bd0 <pxCurrentTCBConst2>)
 8002bb2:	6819      	ldr	r1, [r3, #0]
 8002bb4:	6808      	ldr	r0, [r1, #0]
 8002bb6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002bba:	f380 8809 	msr	PSP, r0
 8002bbe:	f3bf 8f6f 	isb	sy
 8002bc2:	f04f 0000 	mov.w	r0, #0
 8002bc6:	f380 8811 	msr	BASEPRI, r0
 8002bca:	4770      	bx	lr
 8002bcc:	f3af 8000 	nop.w

08002bd0 <pxCurrentTCBConst2>:
 8002bd0:	20000c20 	.word	0x20000c20

08002bd4 <vPortEnterCritical>:
 8002bd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002bd8:	f383 8811 	msr	BASEPRI, r3
 8002bdc:	f3bf 8f6f 	isb	sy
 8002be0:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
 8002be4:	4a0a      	ldr	r2, [pc, #40]	; (8002c10 <vPortEnterCritical+0x3c>)
 8002be6:	6813      	ldr	r3, [r2, #0]
 8002be8:	3301      	adds	r3, #1
	if( uxCriticalNesting == 1 )
 8002bea:	2b01      	cmp	r3, #1
	uxCriticalNesting++;
 8002bec:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 8002bee:	d10d      	bne.n	8002c0c <vPortEnterCritical+0x38>
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8002bf0:	4b08      	ldr	r3, [pc, #32]	; (8002c14 <vPortEnterCritical+0x40>)
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	f013 0fff 	tst.w	r3, #255	; 0xff
 8002bf8:	d008      	beq.n	8002c0c <vPortEnterCritical+0x38>
 8002bfa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002bfe:	f383 8811 	msr	BASEPRI, r3
 8002c02:	f3bf 8f6f 	isb	sy
 8002c06:	f3bf 8f4f 	dsb	sy
 8002c0a:	e7fe      	b.n	8002c0a <vPortEnterCritical+0x36>
 8002c0c:	4770      	bx	lr
 8002c0e:	bf00      	nop
 8002c10:	20000000 	.word	0x20000000
 8002c14:	e000ed04 	.word	0xe000ed04

08002c18 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 8002c18:	4a08      	ldr	r2, [pc, #32]	; (8002c3c <vPortExitCritical+0x24>)
 8002c1a:	6813      	ldr	r3, [r2, #0]
 8002c1c:	b943      	cbnz	r3, 8002c30 <vPortExitCritical+0x18>
 8002c1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c22:	f383 8811 	msr	BASEPRI, r3
 8002c26:	f3bf 8f6f 	isb	sy
 8002c2a:	f3bf 8f4f 	dsb	sy
 8002c2e:	e7fe      	b.n	8002c2e <vPortExitCritical+0x16>
	uxCriticalNesting--;
 8002c30:	3b01      	subs	r3, #1
 8002c32:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8002c34:	b90b      	cbnz	r3, 8002c3a <vPortExitCritical+0x22>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002c36:	f383 8811 	msr	BASEPRI, r3
 8002c3a:	4770      	bx	lr
 8002c3c:	20000000 	.word	0x20000000

08002c40 <PendSV_Handler>:
	__asm volatile
 8002c40:	f3ef 8009 	mrs	r0, PSP
 8002c44:	f3bf 8f6f 	isb	sy
 8002c48:	4b15      	ldr	r3, [pc, #84]	; (8002ca0 <pxCurrentTCBConst>)
 8002c4a:	681a      	ldr	r2, [r3, #0]
 8002c4c:	f01e 0f10 	tst.w	lr, #16
 8002c50:	bf08      	it	eq
 8002c52:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8002c56:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002c5a:	6010      	str	r0, [r2, #0]
 8002c5c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8002c60:	f04f 0050 	mov.w	r0, #80	; 0x50
 8002c64:	f380 8811 	msr	BASEPRI, r0
 8002c68:	f3bf 8f4f 	dsb	sy
 8002c6c:	f3bf 8f6f 	isb	sy
 8002c70:	f000 fc88 	bl	8003584 <vTaskSwitchContext>
 8002c74:	f04f 0000 	mov.w	r0, #0
 8002c78:	f380 8811 	msr	BASEPRI, r0
 8002c7c:	bc09      	pop	{r0, r3}
 8002c7e:	6819      	ldr	r1, [r3, #0]
 8002c80:	6808      	ldr	r0, [r1, #0]
 8002c82:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002c86:	f01e 0f10 	tst.w	lr, #16
 8002c8a:	bf08      	it	eq
 8002c8c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8002c90:	f380 8809 	msr	PSP, r0
 8002c94:	f3bf 8f6f 	isb	sy
 8002c98:	4770      	bx	lr
 8002c9a:	bf00      	nop
 8002c9c:	f3af 8000 	nop.w

08002ca0 <pxCurrentTCBConst>:
 8002ca0:	20000c20 	.word	0x20000c20

08002ca4 <xPortSysTickHandler>:
{
 8002ca4:	b508      	push	{r3, lr}
	__asm volatile
 8002ca6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002caa:	f383 8811 	msr	BASEPRI, r3
 8002cae:	f3bf 8f6f 	isb	sy
 8002cb2:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
 8002cb6:	f000 fb37 	bl	8003328 <xTaskIncrementTick>
 8002cba:	b118      	cbz	r0, 8002cc4 <xPortSysTickHandler+0x20>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8002cbc:	4b03      	ldr	r3, [pc, #12]	; (8002ccc <xPortSysTickHandler+0x28>)
 8002cbe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002cc2:	601a      	str	r2, [r3, #0]
	__asm volatile
 8002cc4:	2300      	movs	r3, #0
 8002cc6:	f383 8811 	msr	BASEPRI, r3
 8002cca:	bd08      	pop	{r3, pc}
 8002ccc:	e000ed04 	.word	0xe000ed04

08002cd0 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8002cd0:	4a08      	ldr	r2, [pc, #32]	; (8002cf4 <vPortSetupTimerInterrupt+0x24>)
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8002cd2:	4909      	ldr	r1, [pc, #36]	; (8002cf8 <vPortSetupTimerInterrupt+0x28>)
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8002cd4:	2300      	movs	r3, #0
 8002cd6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8002cd8:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8002cda:	4b08      	ldr	r3, [pc, #32]	; (8002cfc <vPortSetupTimerInterrupt+0x2c>)
 8002cdc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	fbb3 f3f1 	udiv	r3, r3, r1
 8002ce6:	4906      	ldr	r1, [pc, #24]	; (8002d00 <vPortSetupTimerInterrupt+0x30>)
 8002ce8:	3b01      	subs	r3, #1
 8002cea:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8002cec:	2307      	movs	r3, #7
 8002cee:	6013      	str	r3, [r2, #0]
 8002cf0:	4770      	bx	lr
 8002cf2:	bf00      	nop
 8002cf4:	e000e010 	.word	0xe000e010
 8002cf8:	e000e018 	.word	0xe000e018
 8002cfc:	20000004 	.word	0x20000004
 8002d00:	e000e014 	.word	0xe000e014

08002d04 <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8002d04:	4b39      	ldr	r3, [pc, #228]	; (8002dec <xPortStartScheduler+0xe8>)
 8002d06:	4a3a      	ldr	r2, [pc, #232]	; (8002df0 <xPortStartScheduler+0xec>)
{
 8002d08:	b513      	push	{r0, r1, r4, lr}
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8002d0a:	6819      	ldr	r1, [r3, #0]
 8002d0c:	4291      	cmp	r1, r2
 8002d0e:	d108      	bne.n	8002d22 <xPortStartScheduler+0x1e>
	__asm volatile
 8002d10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d14:	f383 8811 	msr	BASEPRI, r3
 8002d18:	f3bf 8f6f 	isb	sy
 8002d1c:	f3bf 8f4f 	dsb	sy
 8002d20:	e7fe      	b.n	8002d20 <xPortStartScheduler+0x1c>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8002d22:	681a      	ldr	r2, [r3, #0]
 8002d24:	4b33      	ldr	r3, [pc, #204]	; (8002df4 <xPortStartScheduler+0xf0>)
 8002d26:	429a      	cmp	r2, r3
 8002d28:	d108      	bne.n	8002d3c <xPortStartScheduler+0x38>
 8002d2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d2e:	f383 8811 	msr	BASEPRI, r3
 8002d32:	f3bf 8f6f 	isb	sy
 8002d36:	f3bf 8f4f 	dsb	sy
 8002d3a:	e7fe      	b.n	8002d3a <xPortStartScheduler+0x36>
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8002d3c:	4b2e      	ldr	r3, [pc, #184]	; (8002df8 <xPortStartScheduler+0xf4>)
 8002d3e:	781a      	ldrb	r2, [r3, #0]
 8002d40:	b2d2      	uxtb	r2, r2
 8002d42:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8002d44:	22ff      	movs	r2, #255	; 0xff
 8002d46:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8002d48:	781b      	ldrb	r3, [r3, #0]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8002d4a:	4a2c      	ldr	r2, [pc, #176]	; (8002dfc <xPortStartScheduler+0xf8>)
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8002d4c:	b2db      	uxtb	r3, r3
 8002d4e:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8002d52:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8002d56:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002d5a:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8002d5c:	4b28      	ldr	r3, [pc, #160]	; (8002e00 <xPortStartScheduler+0xfc>)
 8002d5e:	2207      	movs	r2, #7
 8002d60:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002d62:	2100      	movs	r1, #0
 8002d64:	f89d 0003 	ldrb.w	r0, [sp, #3]
 8002d68:	0600      	lsls	r0, r0, #24
 8002d6a:	f102 34ff 	add.w	r4, r2, #4294967295
 8002d6e:	d40d      	bmi.n	8002d8c <xPortStartScheduler+0x88>
 8002d70:	b101      	cbz	r1, 8002d74 <xPortStartScheduler+0x70>
 8002d72:	601a      	str	r2, [r3, #0]
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8002d74:	681a      	ldr	r2, [r3, #0]
 8002d76:	2a03      	cmp	r2, #3
 8002d78:	d011      	beq.n	8002d9e <xPortStartScheduler+0x9a>
 8002d7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d7e:	f383 8811 	msr	BASEPRI, r3
 8002d82:	f3bf 8f6f 	isb	sy
 8002d86:	f3bf 8f4f 	dsb	sy
 8002d8a:	e7fe      	b.n	8002d8a <xPortStartScheduler+0x86>
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8002d8c:	f89d 2003 	ldrb.w	r2, [sp, #3]
 8002d90:	0052      	lsls	r2, r2, #1
 8002d92:	b2d2      	uxtb	r2, r2
 8002d94:	f88d 2003 	strb.w	r2, [sp, #3]
 8002d98:	2101      	movs	r1, #1
 8002d9a:	4622      	mov	r2, r4
 8002d9c:	e7e2      	b.n	8002d64 <xPortStartScheduler+0x60>
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8002d9e:	0212      	lsls	r2, r2, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8002da0:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8002da4:	601a      	str	r2, [r3, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8002da6:	9b01      	ldr	r3, [sp, #4]
 8002da8:	4a13      	ldr	r2, [pc, #76]	; (8002df8 <xPortStartScheduler+0xf4>)
 8002daa:	b2db      	uxtb	r3, r3
 8002dac:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8002dae:	4b15      	ldr	r3, [pc, #84]	; (8002e04 <xPortStartScheduler+0x100>)
 8002db0:	681a      	ldr	r2, [r3, #0]
 8002db2:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8002db6:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8002db8:	681a      	ldr	r2, [r3, #0]
 8002dba:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 8002dbe:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
 8002dc0:	f7ff ff86 	bl	8002cd0 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 8002dc4:	4b10      	ldr	r3, [pc, #64]	; (8002e08 <xPortStartScheduler+0x104>)
 8002dc6:	2400      	movs	r4, #0
 8002dc8:	601c      	str	r4, [r3, #0]
	vPortEnableVFP();
 8002dca:	f7ff fecd 	bl	8002b68 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8002dce:	4a0f      	ldr	r2, [pc, #60]	; (8002e0c <xPortStartScheduler+0x108>)
 8002dd0:	6813      	ldr	r3, [r2, #0]
 8002dd2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8002dd6:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
 8002dd8:	f7ff feb2 	bl	8002b40 <prvPortStartFirstTask>
	vTaskSwitchContext();
 8002ddc:	f000 fbd2 	bl	8003584 <vTaskSwitchContext>
	prvTaskExitError();
 8002de0:	f7ff fe8e 	bl	8002b00 <prvTaskExitError>
}
 8002de4:	4620      	mov	r0, r4
 8002de6:	b002      	add	sp, #8
 8002de8:	bd10      	pop	{r4, pc}
 8002dea:	bf00      	nop
 8002dec:	e000ed00 	.word	0xe000ed00
 8002df0:	410fc271 	.word	0x410fc271
 8002df4:	410fc270 	.word	0x410fc270
 8002df8:	e000e400 	.word	0xe000e400
 8002dfc:	20000048 	.word	0x20000048
 8002e00:	2000004c 	.word	0x2000004c
 8002e04:	e000ed20 	.word	0xe000ed20
 8002e08:	20000000 	.word	0x20000000
 8002e0c:	e000ef34 	.word	0xe000ef34

08002e10 <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8002e10:	b510      	push	{r4, lr}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8002e12:	4b0f      	ldr	r3, [pc, #60]	; (8002e50 <prvInsertBlockIntoFreeList+0x40>)
 8002e14:	681a      	ldr	r2, [r3, #0]
 8002e16:	4282      	cmp	r2, r0
 8002e18:	d318      	bcc.n	8002e4c <prvInsertBlockIntoFreeList+0x3c>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8002e1a:	685c      	ldr	r4, [r3, #4]
 8002e1c:	1919      	adds	r1, r3, r4
 8002e1e:	4288      	cmp	r0, r1
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8002e20:	bf01      	itttt	eq
 8002e22:	6841      	ldreq	r1, [r0, #4]
 8002e24:	4618      	moveq	r0, r3
 8002e26:	1909      	addeq	r1, r1, r4
 8002e28:	6059      	streq	r1, [r3, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8002e2a:	6844      	ldr	r4, [r0, #4]
 8002e2c:	1901      	adds	r1, r0, r4
 8002e2e:	428a      	cmp	r2, r1
 8002e30:	d107      	bne.n	8002e42 <prvInsertBlockIntoFreeList+0x32>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8002e32:	4908      	ldr	r1, [pc, #32]	; (8002e54 <prvInsertBlockIntoFreeList+0x44>)
 8002e34:	6809      	ldr	r1, [r1, #0]
 8002e36:	428a      	cmp	r2, r1
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8002e38:	bf1f      	itttt	ne
 8002e3a:	6851      	ldrne	r1, [r2, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8002e3c:	6812      	ldrne	r2, [r2, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8002e3e:	1909      	addne	r1, r1, r4
 8002e40:	6041      	strne	r1, [r0, #4]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8002e42:	4298      	cmp	r0, r3
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8002e44:	6002      	str	r2, [r0, #0]
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8002e46:	bf18      	it	ne
 8002e48:	6018      	strne	r0, [r3, #0]
 8002e4a:	bd10      	pop	{r4, pc}
 8002e4c:	4613      	mov	r3, r2
 8002e4e:	e7e1      	b.n	8002e14 <prvInsertBlockIntoFreeList+0x4>
 8002e50:	20000c18 	.word	0x20000c18
 8002e54:	20000050 	.word	0x20000050

08002e58 <pvPortMalloc>:
{
 8002e58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002e5c:	4604      	mov	r4, r0
	vTaskSuspendAll();
 8002e5e:	f000 fa5b 	bl	8003318 <vTaskSuspendAll>
		if( pxEnd == NULL )
 8002e62:	493e      	ldr	r1, [pc, #248]	; (8002f5c <pvPortMalloc+0x104>)
 8002e64:	4d3e      	ldr	r5, [pc, #248]	; (8002f60 <pvPortMalloc+0x108>)
 8002e66:	680b      	ldr	r3, [r1, #0]
 8002e68:	bb0b      	cbnz	r3, 8002eae <pvPortMalloc+0x56>
	uxAddress = ( size_t ) ucHeap;
 8002e6a:	4a3e      	ldr	r2, [pc, #248]	; (8002f64 <pvPortMalloc+0x10c>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8002e6c:	0756      	lsls	r6, r2, #29
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8002e6e:	bf1f      	itttt	ne
 8002e70:	1dd0      	addne	r0, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8002e72:	f020 0007 	bicne.w	r0, r0, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8002e76:	f602 33b8 	addwne	r3, r2, #3000	; 0xbb8
 8002e7a:	1a1b      	subne	r3, r3, r0
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8002e7c:	bf14      	ite	ne
 8002e7e:	4602      	movne	r2, r0
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8002e80:	f640 33b8 	movweq	r3, #3000	; 0xbb8
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8002e84:	4413      	add	r3, r2
	uxAddress -= xHeapStructSize;
 8002e86:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8002e88:	f023 0307 	bic.w	r3, r3, #7
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8002e8c:	4e36      	ldr	r6, [pc, #216]	; (8002f68 <pvPortMalloc+0x110>)
	pxEnd = ( void * ) uxAddress;
 8002e8e:	600b      	str	r3, [r1, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8002e90:	2000      	movs	r0, #0
 8002e92:	6070      	str	r0, [r6, #4]
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8002e94:	6032      	str	r2, [r6, #0]
	pxEnd->xBlockSize = 0;
 8002e96:	6058      	str	r0, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8002e98:	6018      	str	r0, [r3, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8002e9a:	1a98      	subs	r0, r3, r2
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8002e9c:	6013      	str	r3, [r2, #0]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002e9e:	4b33      	ldr	r3, [pc, #204]	; (8002f6c <pvPortMalloc+0x114>)
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8002ea0:	6050      	str	r0, [r2, #4]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002ea2:	6018      	str	r0, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002ea4:	4b32      	ldr	r3, [pc, #200]	; (8002f70 <pvPortMalloc+0x118>)
 8002ea6:	6018      	str	r0, [r3, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8002ea8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8002eac:	602b      	str	r3, [r5, #0]
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8002eae:	682f      	ldr	r7, [r5, #0]
 8002eb0:	4227      	tst	r7, r4
 8002eb2:	d116      	bne.n	8002ee2 <pvPortMalloc+0x8a>
			if( xWantedSize > 0 )
 8002eb4:	2c00      	cmp	r4, #0
 8002eb6:	d041      	beq.n	8002f3c <pvPortMalloc+0xe4>
				xWantedSize += xHeapStructSize;
 8002eb8:	f104 0308 	add.w	r3, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8002ebc:	0758      	lsls	r0, r3, #29
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8002ebe:	bf1c      	itt	ne
 8002ec0:	f023 0307 	bicne.w	r3, r3, #7
 8002ec4:	3308      	addne	r3, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8002ec6:	b163      	cbz	r3, 8002ee2 <pvPortMalloc+0x8a>
 8002ec8:	4a29      	ldr	r2, [pc, #164]	; (8002f70 <pvPortMalloc+0x118>)
 8002eca:	6816      	ldr	r6, [r2, #0]
 8002ecc:	42b3      	cmp	r3, r6
 8002ece:	4690      	mov	r8, r2
 8002ed0:	d807      	bhi.n	8002ee2 <pvPortMalloc+0x8a>
				pxBlock = xStart.pxNextFreeBlock;
 8002ed2:	4a25      	ldr	r2, [pc, #148]	; (8002f68 <pvPortMalloc+0x110>)
 8002ed4:	6815      	ldr	r5, [r2, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8002ed6:	6868      	ldr	r0, [r5, #4]
 8002ed8:	4283      	cmp	r3, r0
 8002eda:	d804      	bhi.n	8002ee6 <pvPortMalloc+0x8e>
				if( pxBlock != pxEnd )
 8002edc:	6809      	ldr	r1, [r1, #0]
 8002ede:	428d      	cmp	r5, r1
 8002ee0:	d107      	bne.n	8002ef2 <pvPortMalloc+0x9a>
void *pvReturn = NULL;
 8002ee2:	2400      	movs	r4, #0
 8002ee4:	e02a      	b.n	8002f3c <pvPortMalloc+0xe4>
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8002ee6:	682c      	ldr	r4, [r5, #0]
 8002ee8:	2c00      	cmp	r4, #0
 8002eea:	d0f7      	beq.n	8002edc <pvPortMalloc+0x84>
 8002eec:	462a      	mov	r2, r5
 8002eee:	4625      	mov	r5, r4
 8002ef0:	e7f1      	b.n	8002ed6 <pvPortMalloc+0x7e>
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8002ef2:	6829      	ldr	r1, [r5, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8002ef4:	6814      	ldr	r4, [r2, #0]
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8002ef6:	6011      	str	r1, [r2, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8002ef8:	1ac2      	subs	r2, r0, r3
 8002efa:	2a10      	cmp	r2, #16
 8002efc:	d90f      	bls.n	8002f1e <pvPortMalloc+0xc6>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8002efe:	18e8      	adds	r0, r5, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8002f00:	0741      	lsls	r1, r0, #29
 8002f02:	d008      	beq.n	8002f16 <pvPortMalloc+0xbe>
 8002f04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f08:	f383 8811 	msr	BASEPRI, r3
 8002f0c:	f3bf 8f6f 	isb	sy
 8002f10:	f3bf 8f4f 	dsb	sy
 8002f14:	e7fe      	b.n	8002f14 <pvPortMalloc+0xbc>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8002f16:	6042      	str	r2, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 8002f18:	606b      	str	r3, [r5, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8002f1a:	f7ff ff79 	bl	8002e10 <prvInsertBlockIntoFreeList>
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8002f1e:	4913      	ldr	r1, [pc, #76]	; (8002f6c <pvPortMalloc+0x114>)
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8002f20:	686b      	ldr	r3, [r5, #4]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8002f22:	6808      	ldr	r0, [r1, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8002f24:	1af6      	subs	r6, r6, r3
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8002f26:	431f      	orrs	r7, r3
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8002f28:	4286      	cmp	r6, r0
					pxBlock->pxNextFreeBlock = NULL;
 8002f2a:	f04f 0300 	mov.w	r3, #0
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8002f2e:	f8c8 6000 	str.w	r6, [r8]
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8002f32:	bf38      	it	cc
 8002f34:	600e      	strcc	r6, [r1, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8002f36:	3408      	adds	r4, #8
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8002f38:	606f      	str	r7, [r5, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8002f3a:	602b      	str	r3, [r5, #0]
	( void ) xTaskResumeAll();
 8002f3c:	f000 fa86 	bl	800344c <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8002f40:	0763      	lsls	r3, r4, #29
 8002f42:	d008      	beq.n	8002f56 <pvPortMalloc+0xfe>
 8002f44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f48:	f383 8811 	msr	BASEPRI, r3
 8002f4c:	f3bf 8f6f 	isb	sy
 8002f50:	f3bf 8f4f 	dsb	sy
 8002f54:	e7fe      	b.n	8002f54 <pvPortMalloc+0xfc>
}
 8002f56:	4620      	mov	r0, r4
 8002f58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002f5c:	20000050 	.word	0x20000050
 8002f60:	20000c0c 	.word	0x20000c0c
 8002f64:	20000054 	.word	0x20000054
 8002f68:	20000c18 	.word	0x20000c18
 8002f6c:	20000c14 	.word	0x20000c14
 8002f70:	20000c10 	.word	0x20000c10

08002f74 <vPortFree>:
{
 8002f74:	b510      	push	{r4, lr}
	if( pv != NULL )
 8002f76:	4604      	mov	r4, r0
 8002f78:	b370      	cbz	r0, 8002fd8 <vPortFree+0x64>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8002f7a:	4a18      	ldr	r2, [pc, #96]	; (8002fdc <vPortFree+0x68>)
 8002f7c:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8002f80:	6812      	ldr	r2, [r2, #0]
 8002f82:	4213      	tst	r3, r2
 8002f84:	d108      	bne.n	8002f98 <vPortFree+0x24>
 8002f86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f8a:	f383 8811 	msr	BASEPRI, r3
 8002f8e:	f3bf 8f6f 	isb	sy
 8002f92:	f3bf 8f4f 	dsb	sy
 8002f96:	e7fe      	b.n	8002f96 <vPortFree+0x22>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8002f98:	f850 1c08 	ldr.w	r1, [r0, #-8]
 8002f9c:	b141      	cbz	r1, 8002fb0 <vPortFree+0x3c>
 8002f9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fa2:	f383 8811 	msr	BASEPRI, r3
 8002fa6:	f3bf 8f6f 	isb	sy
 8002faa:	f3bf 8f4f 	dsb	sy
 8002fae:	e7fe      	b.n	8002fae <vPortFree+0x3a>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8002fb0:	ea23 0302 	bic.w	r3, r3, r2
 8002fb4:	f840 3c04 	str.w	r3, [r0, #-4]
				vTaskSuspendAll();
 8002fb8:	f000 f9ae 	bl	8003318 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 8002fbc:	4a08      	ldr	r2, [pc, #32]	; (8002fe0 <vPortFree+0x6c>)
 8002fbe:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8002fc2:	6811      	ldr	r1, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8002fc4:	f1a4 0008 	sub.w	r0, r4, #8
					xFreeBytesRemaining += pxLink->xBlockSize;
 8002fc8:	440b      	add	r3, r1
 8002fca:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8002fcc:	f7ff ff20 	bl	8002e10 <prvInsertBlockIntoFreeList>
}
 8002fd0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				( void ) xTaskResumeAll();
 8002fd4:	f000 ba3a 	b.w	800344c <xTaskResumeAll>
 8002fd8:	bd10      	pop	{r4, pc}
 8002fda:	bf00      	nop
 8002fdc:	20000c0c 	.word	0x20000c0c
 8002fe0:	20000c10 	.word	0x20000c10

08002fe4 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002fe4:	4a06      	ldr	r2, [pc, #24]	; (8003000 <prvResetNextTaskUnblockTime+0x1c>)
 8002fe6:	6813      	ldr	r3, [r2, #0]
 8002fe8:	6819      	ldr	r1, [r3, #0]
 8002fea:	4b06      	ldr	r3, [pc, #24]	; (8003004 <prvResetNextTaskUnblockTime+0x20>)
 8002fec:	b919      	cbnz	r1, 8002ff6 <prvResetNextTaskUnblockTime+0x12>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8002fee:	f04f 32ff 	mov.w	r2, #4294967295
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8002ff2:	601a      	str	r2, [r3, #0]
 8002ff4:	4770      	bx	lr
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8002ff6:	6812      	ldr	r2, [r2, #0]
 8002ff8:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8002ffa:	68d2      	ldr	r2, [r2, #12]
 8002ffc:	6852      	ldr	r2, [r2, #4]
 8002ffe:	e7f8      	b.n	8002ff2 <prvResetNextTaskUnblockTime+0xe>
 8003000:	20000c24 	.word	0x20000c24
 8003004:	20000cfc 	.word	0x20000cfc

08003008 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8003008:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800300a:	4b1b      	ldr	r3, [pc, #108]	; (8003078 <prvAddCurrentTaskToDelayedList+0x70>)
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800300c:	4e1b      	ldr	r6, [pc, #108]	; (800307c <prvAddCurrentTaskToDelayedList+0x74>)
const TickType_t xConstTickCount = xTickCount;
 800300e:	681d      	ldr	r5, [r3, #0]
{
 8003010:	4604      	mov	r4, r0
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003012:	6830      	ldr	r0, [r6, #0]
 8003014:	3004      	adds	r0, #4
{
 8003016:	460f      	mov	r7, r1
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003018:	f7ff fd60 	bl	8002adc <uxListRemove>
 800301c:	4633      	mov	r3, r6
 800301e:	b940      	cbnz	r0, 8003032 <prvAddCurrentTaskToDelayedList+0x2a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8003020:	6831      	ldr	r1, [r6, #0]
 8003022:	4e17      	ldr	r6, [pc, #92]	; (8003080 <prvAddCurrentTaskToDelayedList+0x78>)
 8003024:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 8003026:	6832      	ldr	r2, [r6, #0]
 8003028:	2001      	movs	r0, #1
 800302a:	4088      	lsls	r0, r1
 800302c:	ea22 0200 	bic.w	r2, r2, r0
 8003030:	6032      	str	r2, [r6, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003032:	1c62      	adds	r2, r4, #1
 8003034:	d107      	bne.n	8003046 <prvAddCurrentTaskToDelayedList+0x3e>
 8003036:	b137      	cbz	r7, 8003046 <prvAddCurrentTaskToDelayedList+0x3e>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003038:	6819      	ldr	r1, [r3, #0]
 800303a:	4812      	ldr	r0, [pc, #72]	; (8003084 <prvAddCurrentTaskToDelayedList+0x7c>)
 800303c:	3104      	adds	r1, #4

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800303e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003042:	f7ff bd28 	b.w	8002a96 <vListInsertEnd>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8003046:	442c      	add	r4, r5
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003048:	681a      	ldr	r2, [r3, #0]
			if( xTimeToWake < xConstTickCount )
 800304a:	42a5      	cmp	r5, r4
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800304c:	6054      	str	r4, [r2, #4]
			if( xTimeToWake < xConstTickCount )
 800304e:	d907      	bls.n	8003060 <prvAddCurrentTaskToDelayedList+0x58>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003050:	4a0d      	ldr	r2, [pc, #52]	; (8003088 <prvAddCurrentTaskToDelayedList+0x80>)
 8003052:	6810      	ldr	r0, [r2, #0]
 8003054:	6819      	ldr	r1, [r3, #0]
}
 8003056:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800305a:	3104      	adds	r1, #4
 800305c:	f7ff bd27 	b.w	8002aae <vListInsert>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003060:	4a0a      	ldr	r2, [pc, #40]	; (800308c <prvAddCurrentTaskToDelayedList+0x84>)
 8003062:	6810      	ldr	r0, [r2, #0]
 8003064:	6819      	ldr	r1, [r3, #0]
 8003066:	3104      	adds	r1, #4
 8003068:	f7ff fd21 	bl	8002aae <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800306c:	4b08      	ldr	r3, [pc, #32]	; (8003090 <prvAddCurrentTaskToDelayedList+0x88>)
 800306e:	681a      	ldr	r2, [r3, #0]
 8003070:	4294      	cmp	r4, r2
					xNextTaskUnblockTime = xTimeToWake;
 8003072:	bf38      	it	cc
 8003074:	601c      	strcc	r4, [r3, #0]
 8003076:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003078:	20000d44 	.word	0x20000d44
 800307c:	20000c20 	.word	0x20000c20
 8003080:	20000ccc 	.word	0x20000ccc
 8003084:	20000d1c 	.word	0x20000d1c
 8003088:	20000c28 	.word	0x20000c28
 800308c:	20000c24 	.word	0x20000c24
 8003090:	20000cfc 	.word	0x20000cfc

08003094 <prvIdleTask>:
{
 8003094:	b580      	push	{r7, lr}
				taskYIELD();
 8003096:	f8df 8064 	ldr.w	r8, [pc, #100]	; 80030fc <prvIdleTask+0x68>
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800309a:	4f14      	ldr	r7, [pc, #80]	; (80030ec <prvIdleTask+0x58>)
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800309c:	4c14      	ldr	r4, [pc, #80]	; (80030f0 <prvIdleTask+0x5c>)
				--uxCurrentNumberOfTasks;
 800309e:	4e15      	ldr	r6, [pc, #84]	; (80030f4 <prvIdleTask+0x60>)
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80030a0:	6823      	ldr	r3, [r4, #0]
 80030a2:	b963      	cbnz	r3, 80030be <prvIdleTask+0x2a>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80030a4:	4b14      	ldr	r3, [pc, #80]	; (80030f8 <prvIdleTask+0x64>)
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	2b01      	cmp	r3, #1
 80030aa:	d9f8      	bls.n	800309e <prvIdleTask+0xa>
				taskYIELD();
 80030ac:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80030b0:	f8c8 3000 	str.w	r3, [r8]
 80030b4:	f3bf 8f4f 	dsb	sy
 80030b8:	f3bf 8f6f 	isb	sy
 80030bc:	e7ee      	b.n	800309c <prvIdleTask+0x8>
			taskENTER_CRITICAL();
 80030be:	f7ff fd89 	bl	8002bd4 <vPortEnterCritical>
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	68dd      	ldr	r5, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80030c6:	1d28      	adds	r0, r5, #4
 80030c8:	f7ff fd08 	bl	8002adc <uxListRemove>
				--uxCurrentNumberOfTasks;
 80030cc:	6833      	ldr	r3, [r6, #0]
 80030ce:	3b01      	subs	r3, #1
 80030d0:	6033      	str	r3, [r6, #0]
				--uxDeletedTasksWaitingCleanUp;
 80030d2:	6823      	ldr	r3, [r4, #0]
 80030d4:	3b01      	subs	r3, #1
 80030d6:	6023      	str	r3, [r4, #0]
			taskEXIT_CRITICAL();
 80030d8:	f7ff fd9e 	bl	8002c18 <vPortExitCritical>
			vPortFree( pxTCB->pxStack );
 80030dc:	6b28      	ldr	r0, [r5, #48]	; 0x30
 80030de:	f7ff ff49 	bl	8002f74 <vPortFree>
			vPortFree( pxTCB );
 80030e2:	4628      	mov	r0, r5
 80030e4:	f7ff ff46 	bl	8002f74 <vPortFree>
 80030e8:	e7da      	b.n	80030a0 <prvIdleTask+0xc>
 80030ea:	bf00      	nop
 80030ec:	20000d30 	.word	0x20000d30
 80030f0:	20000cbc 	.word	0x20000cbc
 80030f4:	20000cb8 	.word	0x20000cb8
 80030f8:	20000c2c 	.word	0x20000c2c
 80030fc:	e000ed04 	.word	0xe000ed04

08003100 <xTaskCreate>:
	{
 8003100:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003104:	ea4f 0a82 	mov.w	sl, r2, lsl #2
	{
 8003108:	4680      	mov	r8, r0
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800310a:	4650      	mov	r0, sl
	{
 800310c:	460f      	mov	r7, r1
 800310e:	4699      	mov	r9, r3
 8003110:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003112:	f7ff fea1 	bl	8002e58 <pvPortMalloc>
			if( pxStack != NULL )
 8003116:	4605      	mov	r5, r0
 8003118:	2800      	cmp	r0, #0
 800311a:	f000 8096 	beq.w	800324a <xTaskCreate+0x14a>
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 800311e:	2054      	movs	r0, #84	; 0x54
 8003120:	f7ff fe9a 	bl	8002e58 <pvPortMalloc>
				if( pxNewTCB != NULL )
 8003124:	4604      	mov	r4, r0
 8003126:	2800      	cmp	r0, #0
 8003128:	f000 808c 	beq.w	8003244 <xTaskCreate+0x144>
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800312c:	f1aa 0a04 	sub.w	sl, sl, #4
					pxNewTCB->pxStack = pxStack;
 8003130:	6305      	str	r5, [r0, #48]	; 0x30
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8003132:	4455      	add	r5, sl
 8003134:	1e7b      	subs	r3, r7, #1
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8003136:	f025 0a07 	bic.w	sl, r5, #7
 800313a:	f100 0234 	add.w	r2, r0, #52	; 0x34
 800313e:	370f      	adds	r7, #15
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003140:	7859      	ldrb	r1, [r3, #1]
 8003142:	f802 1b01 	strb.w	r1, [r2], #1
		if( pcName[ x ] == 0x00 )
 8003146:	f813 1f01 	ldrb.w	r1, [r3, #1]!
 800314a:	b109      	cbz	r1, 8003150 <xTaskCreate+0x50>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800314c:	42bb      	cmp	r3, r7
 800314e:	d1f7      	bne.n	8003140 <xTaskCreate+0x40>
 8003150:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8003152:	2d06      	cmp	r5, #6
 8003154:	bf28      	it	cs
 8003156:	2506      	movcs	r5, #6
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003158:	f04f 0b00 	mov.w	fp, #0
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800315c:	1d27      	adds	r7, r4, #4
	pxNewTCB->uxPriority = uxPriority;
 800315e:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 8003160:	6465      	str	r5, [r4, #68]	; 0x44
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003162:	4638      	mov	r0, r7
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003164:	f884 b043 	strb.w	fp, [r4, #67]	; 0x43
		pxNewTCB->uxMutexesHeld = 0;
 8003168:	f8c4 b048 	str.w	fp, [r4, #72]	; 0x48
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800316c:	f7ff fc90 	bl	8002a90 <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003170:	f1c5 0507 	rsb	r5, r5, #7
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003174:	f104 0018 	add.w	r0, r4, #24
 8003178:	f7ff fc8a 	bl	8002a90 <vListInitialiseItem>
		pxNewTCB->ulNotifiedValue = 0;
 800317c:	f8c4 b04c 	str.w	fp, [r4, #76]	; 0x4c
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003180:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003182:	61a5      	str	r5, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003184:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003186:	f884 b050 	strb.w	fp, [r4, #80]	; 0x50
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800318a:	464a      	mov	r2, r9
 800318c:	4641      	mov	r1, r8
 800318e:	4650      	mov	r0, sl
 8003190:	f7ff fcf4 	bl	8002b7c <pxPortInitialiseStack>
 8003194:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
 8003196:	b106      	cbz	r6, 800319a <xTaskCreate+0x9a>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003198:	6034      	str	r4, [r6, #0]
	taskENTER_CRITICAL();
 800319a:	f7ff fd1b 	bl	8002bd4 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
 800319e:	4b32      	ldr	r3, [pc, #200]	; (8003268 <xTaskCreate+0x168>)
		if( pxCurrentTCB == NULL )
 80031a0:	4e32      	ldr	r6, [pc, #200]	; (800326c <xTaskCreate+0x16c>)
		uxCurrentNumberOfTasks++;
 80031a2:	681a      	ldr	r2, [r3, #0]
 80031a4:	f8df 80f0 	ldr.w	r8, [pc, #240]	; 8003298 <xTaskCreate+0x198>
 80031a8:	3201      	adds	r2, #1
 80031aa:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 80031ac:	6835      	ldr	r5, [r6, #0]
 80031ae:	2d00      	cmp	r5, #0
 80031b0:	d14e      	bne.n	8003250 <xTaskCreate+0x150>
			pxCurrentTCB = pxNewTCB;
 80031b2:	6034      	str	r4, [r6, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	2b01      	cmp	r3, #1
 80031b8:	d11d      	bne.n	80031f6 <xTaskCreate+0xf6>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80031ba:	eb08 0005 	add.w	r0, r8, r5
 80031be:	3514      	adds	r5, #20
 80031c0:	f7ff fc5b 	bl	8002a7a <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80031c4:	2d8c      	cmp	r5, #140	; 0x8c
 80031c6:	d1f8      	bne.n	80031ba <xTaskCreate+0xba>
	vListInitialise( &xDelayedTaskList1 );
 80031c8:	f8df 90d0 	ldr.w	r9, [pc, #208]	; 800329c <xTaskCreate+0x19c>
	vListInitialise( &xDelayedTaskList2 );
 80031cc:	4d28      	ldr	r5, [pc, #160]	; (8003270 <xTaskCreate+0x170>)
	vListInitialise( &xDelayedTaskList1 );
 80031ce:	4648      	mov	r0, r9
 80031d0:	f7ff fc53 	bl	8002a7a <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80031d4:	4628      	mov	r0, r5
 80031d6:	f7ff fc50 	bl	8002a7a <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80031da:	4826      	ldr	r0, [pc, #152]	; (8003274 <xTaskCreate+0x174>)
 80031dc:	f7ff fc4d 	bl	8002a7a <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
 80031e0:	4825      	ldr	r0, [pc, #148]	; (8003278 <xTaskCreate+0x178>)
 80031e2:	f7ff fc4a 	bl	8002a7a <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
 80031e6:	4825      	ldr	r0, [pc, #148]	; (800327c <xTaskCreate+0x17c>)
 80031e8:	f7ff fc47 	bl	8002a7a <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
 80031ec:	4b24      	ldr	r3, [pc, #144]	; (8003280 <xTaskCreate+0x180>)
 80031ee:	f8c3 9000 	str.w	r9, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80031f2:	4b24      	ldr	r3, [pc, #144]	; (8003284 <xTaskCreate+0x184>)
 80031f4:	601d      	str	r5, [r3, #0]
		uxTaskNumber++;
 80031f6:	4a24      	ldr	r2, [pc, #144]	; (8003288 <xTaskCreate+0x188>)
		prvAddTaskToReadyList( pxNewTCB );
 80031f8:	4924      	ldr	r1, [pc, #144]	; (800328c <xTaskCreate+0x18c>)
		uxTaskNumber++;
 80031fa:	6813      	ldr	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 80031fc:	6808      	ldr	r0, [r1, #0]
		uxTaskNumber++;
 80031fe:	3301      	adds	r3, #1
 8003200:	6013      	str	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8003202:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8003204:	2501      	movs	r5, #1
 8003206:	fa05 f302 	lsl.w	r3, r5, r2
 800320a:	4303      	orrs	r3, r0
 800320c:	2014      	movs	r0, #20
 800320e:	600b      	str	r3, [r1, #0]
 8003210:	fb00 8002 	mla	r0, r0, r2, r8
 8003214:	4639      	mov	r1, r7
 8003216:	f7ff fc3e 	bl	8002a96 <vListInsertEnd>
	taskEXIT_CRITICAL();
 800321a:	f7ff fcfd 	bl	8002c18 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 800321e:	4b1c      	ldr	r3, [pc, #112]	; (8003290 <xTaskCreate+0x190>)
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	b163      	cbz	r3, 800323e <xTaskCreate+0x13e>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003224:	6833      	ldr	r3, [r6, #0]
 8003226:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003228:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800322a:	429a      	cmp	r2, r3
 800322c:	d207      	bcs.n	800323e <xTaskCreate+0x13e>
			taskYIELD_IF_USING_PREEMPTION();
 800322e:	4b19      	ldr	r3, [pc, #100]	; (8003294 <xTaskCreate+0x194>)
 8003230:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003234:	601a      	str	r2, [r3, #0]
 8003236:	f3bf 8f4f 	dsb	sy
 800323a:	f3bf 8f6f 	isb	sy
	}
 800323e:	4628      	mov	r0, r5
 8003240:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
					vPortFree( pxStack );
 8003244:	4628      	mov	r0, r5
 8003246:	f7ff fe95 	bl	8002f74 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800324a:	f04f 35ff 	mov.w	r5, #4294967295
 800324e:	e7f6      	b.n	800323e <xTaskCreate+0x13e>
			if( xSchedulerRunning == pdFALSE )
 8003250:	4b0f      	ldr	r3, [pc, #60]	; (8003290 <xTaskCreate+0x190>)
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	2b00      	cmp	r3, #0
 8003256:	d1ce      	bne.n	80031f6 <xTaskCreate+0xf6>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003258:	6833      	ldr	r3, [r6, #0]
 800325a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800325c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800325e:	429a      	cmp	r2, r3
					pxCurrentTCB = pxNewTCB;
 8003260:	bf98      	it	ls
 8003262:	6034      	strls	r4, [r6, #0]
 8003264:	e7c7      	b.n	80031f6 <xTaskCreate+0xf6>
 8003266:	bf00      	nop
 8003268:	20000cb8 	.word	0x20000cb8
 800326c:	20000c20 	.word	0x20000c20
 8003270:	20000ce4 	.word	0x20000ce4
 8003274:	20000d04 	.word	0x20000d04
 8003278:	20000d30 	.word	0x20000d30
 800327c:	20000d1c 	.word	0x20000d1c
 8003280:	20000c24 	.word	0x20000c24
 8003284:	20000c28 	.word	0x20000c28
 8003288:	20000cc8 	.word	0x20000cc8
 800328c:	20000ccc 	.word	0x20000ccc
 8003290:	20000d18 	.word	0x20000d18
 8003294:	e000ed04 	.word	0xe000ed04
 8003298:	20000c2c 	.word	0x20000c2c
 800329c:	20000cd0 	.word	0x20000cd0

080032a0 <vTaskStartScheduler>:
{
 80032a0:	b513      	push	{r0, r1, r4, lr}
		xReturn = xTaskCreate(	prvIdleTask,
 80032a2:	4b17      	ldr	r3, [pc, #92]	; (8003300 <vTaskStartScheduler+0x60>)
 80032a4:	9301      	str	r3, [sp, #4]
 80032a6:	2400      	movs	r4, #0
 80032a8:	9400      	str	r4, [sp, #0]
 80032aa:	4623      	mov	r3, r4
 80032ac:	2280      	movs	r2, #128	; 0x80
 80032ae:	4915      	ldr	r1, [pc, #84]	; (8003304 <vTaskStartScheduler+0x64>)
 80032b0:	4815      	ldr	r0, [pc, #84]	; (8003308 <vTaskStartScheduler+0x68>)
 80032b2:	f7ff ff25 	bl	8003100 <xTaskCreate>
	if( xReturn == pdPASS )
 80032b6:	2801      	cmp	r0, #1
 80032b8:	d114      	bne.n	80032e4 <vTaskStartScheduler+0x44>
 80032ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032be:	f383 8811 	msr	BASEPRI, r3
 80032c2:	f3bf 8f6f 	isb	sy
 80032c6:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
 80032ca:	4b10      	ldr	r3, [pc, #64]	; (800330c <vTaskStartScheduler+0x6c>)
 80032cc:	f04f 32ff 	mov.w	r2, #4294967295
 80032d0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80032d2:	4b0f      	ldr	r3, [pc, #60]	; (8003310 <vTaskStartScheduler+0x70>)
 80032d4:	6018      	str	r0, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 80032d6:	4b0f      	ldr	r3, [pc, #60]	; (8003314 <vTaskStartScheduler+0x74>)
 80032d8:	601c      	str	r4, [r3, #0]
}
 80032da:	b002      	add	sp, #8
 80032dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		if( xPortStartScheduler() != pdFALSE )
 80032e0:	f7ff bd10 	b.w	8002d04 <xPortStartScheduler>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80032e4:	3001      	adds	r0, #1
 80032e6:	d108      	bne.n	80032fa <vTaskStartScheduler+0x5a>
 80032e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032ec:	f383 8811 	msr	BASEPRI, r3
 80032f0:	f3bf 8f6f 	isb	sy
 80032f4:	f3bf 8f4f 	dsb	sy
 80032f8:	e7fe      	b.n	80032f8 <vTaskStartScheduler+0x58>
}
 80032fa:	b002      	add	sp, #8
 80032fc:	bd10      	pop	{r4, pc}
 80032fe:	bf00      	nop
 8003300:	20000cf8 	.word	0x20000cf8
 8003304:	080041bd 	.word	0x080041bd
 8003308:	08003095 	.word	0x08003095
 800330c:	20000cfc 	.word	0x20000cfc
 8003310:	20000d18 	.word	0x20000d18
 8003314:	20000d44 	.word	0x20000d44

08003318 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 8003318:	4a02      	ldr	r2, [pc, #8]	; (8003324 <vTaskSuspendAll+0xc>)
 800331a:	6813      	ldr	r3, [r2, #0]
 800331c:	3301      	adds	r3, #1
 800331e:	6013      	str	r3, [r2, #0]
 8003320:	4770      	bx	lr
 8003322:	bf00      	nop
 8003324:	20000cc4 	.word	0x20000cc4

08003328 <xTaskIncrementTick>:
{
 8003328:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800332c:	4b3c      	ldr	r3, [pc, #240]	; (8003420 <xTaskIncrementTick+0xf8>)
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	2b00      	cmp	r3, #0
 8003332:	d153      	bne.n	80033dc <xTaskIncrementTick+0xb4>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003334:	4b3b      	ldr	r3, [pc, #236]	; (8003424 <xTaskIncrementTick+0xfc>)
 8003336:	681c      	ldr	r4, [r3, #0]
 8003338:	3401      	adds	r4, #1
		xTickCount = xConstTickCount;
 800333a:	601c      	str	r4, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800333c:	b9bc      	cbnz	r4, 800336e <xTaskIncrementTick+0x46>
			taskSWITCH_DELAYED_LISTS();
 800333e:	4b3a      	ldr	r3, [pc, #232]	; (8003428 <xTaskIncrementTick+0x100>)
 8003340:	681a      	ldr	r2, [r3, #0]
 8003342:	6812      	ldr	r2, [r2, #0]
 8003344:	b142      	cbz	r2, 8003358 <xTaskIncrementTick+0x30>
 8003346:	f04f 0350 	mov.w	r3, #80	; 0x50
 800334a:	f383 8811 	msr	BASEPRI, r3
 800334e:	f3bf 8f6f 	isb	sy
 8003352:	f3bf 8f4f 	dsb	sy
 8003356:	e7fe      	b.n	8003356 <xTaskIncrementTick+0x2e>
 8003358:	4a34      	ldr	r2, [pc, #208]	; (800342c <xTaskIncrementTick+0x104>)
 800335a:	6819      	ldr	r1, [r3, #0]
 800335c:	6810      	ldr	r0, [r2, #0]
 800335e:	6018      	str	r0, [r3, #0]
 8003360:	6011      	str	r1, [r2, #0]
 8003362:	4a33      	ldr	r2, [pc, #204]	; (8003430 <xTaskIncrementTick+0x108>)
 8003364:	6813      	ldr	r3, [r2, #0]
 8003366:	3301      	adds	r3, #1
 8003368:	6013      	str	r3, [r2, #0]
 800336a:	f7ff fe3b 	bl	8002fe4 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 800336e:	4d31      	ldr	r5, [pc, #196]	; (8003434 <xTaskIncrementTick+0x10c>)
 8003370:	4f31      	ldr	r7, [pc, #196]	; (8003438 <xTaskIncrementTick+0x110>)
 8003372:	682b      	ldr	r3, [r5, #0]
 8003374:	429c      	cmp	r4, r3
 8003376:	f04f 0b00 	mov.w	fp, #0
 800337a:	d33e      	bcc.n	80033fa <xTaskIncrementTick+0xd2>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800337c:	f8df 80a8 	ldr.w	r8, [pc, #168]	; 8003428 <xTaskIncrementTick+0x100>
					prvAddTaskToReadyList( pxTCB );
 8003380:	f8df 90c4 	ldr.w	r9, [pc, #196]	; 8003448 <xTaskIncrementTick+0x120>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003384:	f8d8 2000 	ldr.w	r2, [r8]
 8003388:	6812      	ldr	r2, [r2, #0]
 800338a:	bb72      	cbnz	r2, 80033ea <xTaskIncrementTick+0xc2>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800338c:	f04f 32ff 	mov.w	r2, #4294967295
 8003390:	602a      	str	r2, [r5, #0]
					break;
 8003392:	e032      	b.n	80033fa <xTaskIncrementTick+0xd2>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003394:	f106 0a04 	add.w	sl, r6, #4
 8003398:	4650      	mov	r0, sl
 800339a:	f7ff fb9f 	bl	8002adc <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800339e:	6ab1      	ldr	r1, [r6, #40]	; 0x28
 80033a0:	b119      	cbz	r1, 80033aa <xTaskIncrementTick+0x82>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80033a2:	f106 0018 	add.w	r0, r6, #24
 80033a6:	f7ff fb99 	bl	8002adc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80033aa:	6af0      	ldr	r0, [r6, #44]	; 0x2c
 80033ac:	f8d9 3000 	ldr.w	r3, [r9]
 80033b0:	2201      	movs	r2, #1
 80033b2:	fa02 f100 	lsl.w	r1, r2, r0
 80033b6:	4319      	orrs	r1, r3
 80033b8:	4b20      	ldr	r3, [pc, #128]	; (800343c <xTaskIncrementTick+0x114>)
 80033ba:	f8c9 1000 	str.w	r1, [r9]
 80033be:	f04f 0e14 	mov.w	lr, #20
 80033c2:	4651      	mov	r1, sl
 80033c4:	fb0e 3000 	mla	r0, lr, r0, r3
 80033c8:	f7ff fb65 	bl	8002a96 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80033cc:	6838      	ldr	r0, [r7, #0]
 80033ce:	6af1      	ldr	r1, [r6, #44]	; 0x2c
 80033d0:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
							xSwitchRequired = pdTRUE;
 80033d2:	4291      	cmp	r1, r2
 80033d4:	bf28      	it	cs
 80033d6:	f04f 0b01 	movcs.w	fp, #1
 80033da:	e7d3      	b.n	8003384 <xTaskIncrementTick+0x5c>
		++uxPendedTicks;
 80033dc:	4a18      	ldr	r2, [pc, #96]	; (8003440 <xTaskIncrementTick+0x118>)
 80033de:	6813      	ldr	r3, [r2, #0]
 80033e0:	3301      	adds	r3, #1
 80033e2:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
 80033e4:	f04f 0b00 	mov.w	fp, #0
 80033e8:	e011      	b.n	800340e <xTaskIncrementTick+0xe6>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80033ea:	f8d8 2000 	ldr.w	r2, [r8]
 80033ee:	68d2      	ldr	r2, [r2, #12]
 80033f0:	68d6      	ldr	r6, [r2, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80033f2:	6871      	ldr	r1, [r6, #4]
					if( xConstTickCount < xItemValue )
 80033f4:	428c      	cmp	r4, r1
 80033f6:	d2cd      	bcs.n	8003394 <xTaskIncrementTick+0x6c>
						xNextTaskUnblockTime = xItemValue;
 80033f8:	6029      	str	r1, [r5, #0]
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80033fa:	683a      	ldr	r2, [r7, #0]
 80033fc:	4b0f      	ldr	r3, [pc, #60]	; (800343c <xTaskIncrementTick+0x114>)
 80033fe:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8003400:	2214      	movs	r2, #20
 8003402:	434a      	muls	r2, r1
 8003404:	589a      	ldr	r2, [r3, r2]
				xSwitchRequired = pdTRUE;
 8003406:	2a02      	cmp	r2, #2
 8003408:	bf28      	it	cs
 800340a:	f04f 0b01 	movcs.w	fp, #1
		if( xYieldPending != pdFALSE )
 800340e:	4a0d      	ldr	r2, [pc, #52]	; (8003444 <xTaskIncrementTick+0x11c>)
 8003410:	6812      	ldr	r2, [r2, #0]
			xSwitchRequired = pdTRUE;
 8003412:	2a00      	cmp	r2, #0
 8003414:	bf18      	it	ne
 8003416:	f04f 0b01 	movne.w	fp, #1
}
 800341a:	4658      	mov	r0, fp
 800341c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003420:	20000cc4 	.word	0x20000cc4
 8003424:	20000d44 	.word	0x20000d44
 8003428:	20000c24 	.word	0x20000c24
 800342c:	20000c28 	.word	0x20000c28
 8003430:	20000d00 	.word	0x20000d00
 8003434:	20000cfc 	.word	0x20000cfc
 8003438:	20000c20 	.word	0x20000c20
 800343c:	20000c2c 	.word	0x20000c2c
 8003440:	20000cc0 	.word	0x20000cc0
 8003444:	20000d48 	.word	0x20000d48
 8003448:	20000ccc 	.word	0x20000ccc

0800344c <xTaskResumeAll>:
{
 800344c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( uxSchedulerSuspended );
 8003450:	4c31      	ldr	r4, [pc, #196]	; (8003518 <xTaskResumeAll+0xcc>)
 8003452:	6823      	ldr	r3, [r4, #0]
 8003454:	b943      	cbnz	r3, 8003468 <xTaskResumeAll+0x1c>
 8003456:	f04f 0350 	mov.w	r3, #80	; 0x50
 800345a:	f383 8811 	msr	BASEPRI, r3
 800345e:	f3bf 8f6f 	isb	sy
 8003462:	f3bf 8f4f 	dsb	sy
 8003466:	e7fe      	b.n	8003466 <xTaskResumeAll+0x1a>
	taskENTER_CRITICAL();
 8003468:	f7ff fbb4 	bl	8002bd4 <vPortEnterCritical>
		--uxSchedulerSuspended;
 800346c:	6823      	ldr	r3, [r4, #0]
 800346e:	3b01      	subs	r3, #1
 8003470:	6023      	str	r3, [r4, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003472:	6824      	ldr	r4, [r4, #0]
 8003474:	b12c      	cbz	r4, 8003482 <xTaskResumeAll+0x36>
BaseType_t xAlreadyYielded = pdFALSE;
 8003476:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8003478:	f7ff fbce 	bl	8002c18 <vPortExitCritical>
}
 800347c:	4620      	mov	r0, r4
 800347e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003482:	4b26      	ldr	r3, [pc, #152]	; (800351c <xTaskResumeAll+0xd0>)
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	2b00      	cmp	r3, #0
 8003488:	d0f5      	beq.n	8003476 <xTaskResumeAll+0x2a>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800348a:	f8df 90a8 	ldr.w	r9, [pc, #168]	; 8003534 <xTaskResumeAll+0xe8>
					prvAddTaskToReadyList( pxTCB );
 800348e:	4f24      	ldr	r7, [pc, #144]	; (8003520 <xTaskResumeAll+0xd4>)
 8003490:	f8df 80a4 	ldr.w	r8, [pc, #164]	; 8003538 <xTaskResumeAll+0xec>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003494:	f8d9 3000 	ldr.w	r3, [r9]
 8003498:	b9e3      	cbnz	r3, 80034d4 <xTaskResumeAll+0x88>
				if( pxTCB != NULL )
 800349a:	b10c      	cbz	r4, 80034a0 <xTaskResumeAll+0x54>
					prvResetNextTaskUnblockTime();
 800349c:	f7ff fda2 	bl	8002fe4 <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80034a0:	4d20      	ldr	r5, [pc, #128]	; (8003524 <xTaskResumeAll+0xd8>)
 80034a2:	682c      	ldr	r4, [r5, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80034a4:	b144      	cbz	r4, 80034b8 <xTaskResumeAll+0x6c>
								xYieldPending = pdTRUE;
 80034a6:	4e20      	ldr	r6, [pc, #128]	; (8003528 <xTaskResumeAll+0xdc>)
 80034a8:	2701      	movs	r7, #1
							if( xTaskIncrementTick() != pdFALSE )
 80034aa:	f7ff ff3d 	bl	8003328 <xTaskIncrementTick>
 80034ae:	b100      	cbz	r0, 80034b2 <xTaskResumeAll+0x66>
								xYieldPending = pdTRUE;
 80034b0:	6037      	str	r7, [r6, #0]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80034b2:	3c01      	subs	r4, #1
 80034b4:	d1f9      	bne.n	80034aa <xTaskResumeAll+0x5e>
						uxPendedTicks = 0;
 80034b6:	602c      	str	r4, [r5, #0]
				if( xYieldPending != pdFALSE )
 80034b8:	4b1b      	ldr	r3, [pc, #108]	; (8003528 <xTaskResumeAll+0xdc>)
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d0da      	beq.n	8003476 <xTaskResumeAll+0x2a>
					taskYIELD_IF_USING_PREEMPTION();
 80034c0:	4b1a      	ldr	r3, [pc, #104]	; (800352c <xTaskResumeAll+0xe0>)
 80034c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80034c6:	601a      	str	r2, [r3, #0]
 80034c8:	f3bf 8f4f 	dsb	sy
 80034cc:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 80034d0:	2401      	movs	r4, #1
 80034d2:	e7d1      	b.n	8003478 <xTaskResumeAll+0x2c>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 80034d4:	f8d9 300c 	ldr.w	r3, [r9, #12]
 80034d8:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80034da:	1d26      	adds	r6, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80034dc:	f104 0018 	add.w	r0, r4, #24
 80034e0:	f7ff fafc 	bl	8002adc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80034e4:	4630      	mov	r0, r6
 80034e6:	f7ff faf9 	bl	8002adc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80034ea:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80034ec:	6839      	ldr	r1, [r7, #0]
 80034ee:	2501      	movs	r5, #1
 80034f0:	fa05 f302 	lsl.w	r3, r5, r2
 80034f4:	2014      	movs	r0, #20
 80034f6:	430b      	orrs	r3, r1
 80034f8:	fb00 8002 	mla	r0, r0, r2, r8
 80034fc:	4631      	mov	r1, r6
 80034fe:	603b      	str	r3, [r7, #0]
 8003500:	f7ff fac9 	bl	8002a96 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003504:	4b0a      	ldr	r3, [pc, #40]	; (8003530 <xTaskResumeAll+0xe4>)
 8003506:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800350c:	429a      	cmp	r2, r3
						xYieldPending = pdTRUE;
 800350e:	bf24      	itt	cs
 8003510:	4b05      	ldrcs	r3, [pc, #20]	; (8003528 <xTaskResumeAll+0xdc>)
 8003512:	601d      	strcs	r5, [r3, #0]
 8003514:	e7be      	b.n	8003494 <xTaskResumeAll+0x48>
 8003516:	bf00      	nop
 8003518:	20000cc4 	.word	0x20000cc4
 800351c:	20000cb8 	.word	0x20000cb8
 8003520:	20000ccc 	.word	0x20000ccc
 8003524:	20000cc0 	.word	0x20000cc0
 8003528:	20000d48 	.word	0x20000d48
 800352c:	e000ed04 	.word	0xe000ed04
 8003530:	20000c20 	.word	0x20000c20
 8003534:	20000d04 	.word	0x20000d04
 8003538:	20000c2c 	.word	0x20000c2c

0800353c <vTaskDelay>:
	{
 800353c:	b508      	push	{r3, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 800353e:	b940      	cbnz	r0, 8003552 <vTaskDelay+0x16>
			portYIELD_WITHIN_API();
 8003540:	4b0e      	ldr	r3, [pc, #56]	; (800357c <vTaskDelay+0x40>)
 8003542:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003546:	601a      	str	r2, [r3, #0]
 8003548:	f3bf 8f4f 	dsb	sy
 800354c:	f3bf 8f6f 	isb	sy
 8003550:	bd08      	pop	{r3, pc}
			configASSERT( uxSchedulerSuspended == 0 );
 8003552:	4b0b      	ldr	r3, [pc, #44]	; (8003580 <vTaskDelay+0x44>)
 8003554:	6819      	ldr	r1, [r3, #0]
 8003556:	b141      	cbz	r1, 800356a <vTaskDelay+0x2e>
 8003558:	f04f 0350 	mov.w	r3, #80	; 0x50
 800355c:	f383 8811 	msr	BASEPRI, r3
 8003560:	f3bf 8f6f 	isb	sy
 8003564:	f3bf 8f4f 	dsb	sy
 8003568:	e7fe      	b.n	8003568 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 800356a:	f7ff fed5 	bl	8003318 <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800356e:	f7ff fd4b 	bl	8003008 <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 8003572:	f7ff ff6b 	bl	800344c <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 8003576:	2800      	cmp	r0, #0
 8003578:	d0e2      	beq.n	8003540 <vTaskDelay+0x4>
 800357a:	bd08      	pop	{r3, pc}
 800357c:	e000ed04 	.word	0xe000ed04
 8003580:	20000cc4 	.word	0x20000cc4

08003584 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003584:	4b17      	ldr	r3, [pc, #92]	; (80035e4 <vTaskSwitchContext+0x60>)
 8003586:	681a      	ldr	r2, [r3, #0]
 8003588:	4b17      	ldr	r3, [pc, #92]	; (80035e8 <vTaskSwitchContext+0x64>)
{
 800358a:	b510      	push	{r4, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800358c:	b112      	cbz	r2, 8003594 <vTaskSwitchContext+0x10>
		xYieldPending = pdTRUE;
 800358e:	2201      	movs	r2, #1
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8003590:	601a      	str	r2, [r3, #0]
 8003592:	bd10      	pop	{r4, pc}
		xYieldPending = pdFALSE;
 8003594:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8003596:	4b15      	ldr	r3, [pc, #84]	; (80035ec <vTaskSwitchContext+0x68>)
 8003598:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800359a:	fab3 f383 	clz	r3, r3
 800359e:	b2db      	uxtb	r3, r3
 80035a0:	f1c3 031f 	rsb	r3, r3, #31
 80035a4:	2214      	movs	r2, #20
 80035a6:	4912      	ldr	r1, [pc, #72]	; (80035f0 <vTaskSwitchContext+0x6c>)
 80035a8:	435a      	muls	r2, r3
 80035aa:	1888      	adds	r0, r1, r2
 80035ac:	588c      	ldr	r4, [r1, r2]
 80035ae:	b944      	cbnz	r4, 80035c2 <vTaskSwitchContext+0x3e>
	__asm volatile
 80035b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80035b4:	f383 8811 	msr	BASEPRI, r3
 80035b8:	f3bf 8f6f 	isb	sy
 80035bc:	f3bf 8f4f 	dsb	sy
 80035c0:	e7fe      	b.n	80035c0 <vTaskSwitchContext+0x3c>
 80035c2:	6844      	ldr	r4, [r0, #4]
 80035c4:	3208      	adds	r2, #8
 80035c6:	6864      	ldr	r4, [r4, #4]
 80035c8:	6044      	str	r4, [r0, #4]
 80035ca:	440a      	add	r2, r1
 80035cc:	4294      	cmp	r4, r2
 80035ce:	bf04      	itt	eq
 80035d0:	6862      	ldreq	r2, [r4, #4]
 80035d2:	6042      	streq	r2, [r0, #4]
 80035d4:	2214      	movs	r2, #20
 80035d6:	fb02 1303 	mla	r3, r2, r3, r1
 80035da:	685b      	ldr	r3, [r3, #4]
 80035dc:	68da      	ldr	r2, [r3, #12]
 80035de:	4b05      	ldr	r3, [pc, #20]	; (80035f4 <vTaskSwitchContext+0x70>)
 80035e0:	e7d6      	b.n	8003590 <vTaskSwitchContext+0xc>
 80035e2:	bf00      	nop
 80035e4:	20000cc4 	.word	0x20000cc4
 80035e8:	20000d48 	.word	0x20000d48
 80035ec:	20000ccc 	.word	0x20000ccc
 80035f0:	20000c2c 	.word	0x20000c2c
 80035f4:	20000c20 	.word	0x20000c20

080035f8 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 80035f8:	4b05      	ldr	r3, [pc, #20]	; (8003610 <xTaskGetSchedulerState+0x18>)
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	b133      	cbz	r3, 800360c <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80035fe:	4b05      	ldr	r3, [pc, #20]	; (8003614 <xTaskGetSchedulerState+0x1c>)
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	2b00      	cmp	r3, #0
				xReturn = taskSCHEDULER_SUSPENDED;
 8003604:	bf0c      	ite	eq
 8003606:	2002      	moveq	r0, #2
 8003608:	2000      	movne	r0, #0
 800360a:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 800360c:	2001      	movs	r0, #1
	}
 800360e:	4770      	bx	lr
 8003610:	20000d18 	.word	0x20000d18
 8003614:	20000cc4 	.word	0x20000cc4

08003618 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003618:	b5f0      	push	{r4, r5, r6, r7, lr}
 800361a:	b0b9      	sub	sp, #228	; 0xe4
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Configure LSE Drive Capability 
    */
  HAL_PWR_EnableBkUpAccess();
 800361c:	f7fd fac4 	bl	8000ba8 <HAL_PWR_EnableBkUpAccess>

  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8003620:	4a2f      	ldr	r2, [pc, #188]	; (80036e0 <SystemClock_Config+0xc8>)
 8003622:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8003626:	f023 0318 	bic.w	r3, r3, #24
 800362a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 800362e:	2314      	movs	r3, #20
 8003630:	9305      	str	r3, [sp, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8003632:	2300      	movs	r3, #0
 8003634:	930c      	str	r3, [sp, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8003636:	2360      	movs	r3, #96	; 0x60
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8003638:	2401      	movs	r4, #1
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800363a:	2502      	movs	r5, #2
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800363c:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
  RCC_OscInitStruct.PLL.PLLM = 1;
  RCC_OscInitStruct.PLL.PLLN = 40;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800363e:	2707      	movs	r7, #7
  RCC_OscInitStruct.PLL.PLLN = 40;
 8003640:	2328      	movs	r3, #40	; 0x28
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003642:	a805      	add	r0, sp, #20
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8003644:	9407      	str	r4, [sp, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8003646:	940b      	str	r4, [sp, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003648:	950f      	str	r5, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800364a:	9410      	str	r4, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800364c:	9411      	str	r4, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 800364e:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8003650:	9713      	str	r7, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8003652:	9514      	str	r5, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8003654:	9515      	str	r5, [sp, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003656:	f7fd fc09 	bl	8000e6c <HAL_RCC_OscConfig>
 800365a:	b100      	cbz	r0, 800365e <SystemClock_Config+0x46>
 800365c:	e7fe      	b.n	800365c <SystemClock_Config+0x44>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800365e:	260f      	movs	r6, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003660:	2303      	movs	r3, #3
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003662:	9002      	str	r0, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003664:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003666:	9004      	str	r0, [sp, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8003668:	2104      	movs	r1, #4
 800366a:	4668      	mov	r0, sp
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800366c:	9600      	str	r6, [sp, #0]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800366e:	9301      	str	r3, [sp, #4]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8003670:	f7fd fe22 	bl	80012b8 <HAL_RCC_ClockConfig>
 8003674:	b100      	cbz	r0, 8003678 <SystemClock_Config+0x60>
 8003676:	e7fe      	b.n	8003676 <SystemClock_Config+0x5e>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART3
 8003678:	4b1a      	ldr	r3, [pc, #104]	; (80036e4 <SystemClock_Config+0xcc>)
 800367a:	9316      	str	r3, [sp, #88]	; 0x58
                              |RCC_PERIPHCLK_USB;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
  PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
  PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
  PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 800367c:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8003680:	9331      	str	r3, [sp, #196]	; 0xc4
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
  PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8003682:	2318      	movs	r3, #24
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8003684:	9024      	str	r0, [sp, #144]	; 0x90
  PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8003686:	9026      	str	r0, [sp, #152]	; 0x98
  PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8003688:	902b      	str	r0, [sp, #172]	; 0xac
  PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 800368a:	9036      	str	r0, [sp, #216]	; 0xd8
  PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 800368c:	9319      	str	r3, [sp, #100]	; 0x64
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800368e:	a816      	add	r0, sp, #88	; 0x58
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 8003690:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8003694:	9417      	str	r4, [sp, #92]	; 0x5c
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8003696:	9418      	str	r4, [sp, #96]	; 0x60
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8003698:	971a      	str	r7, [sp, #104]	; 0x68
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800369a:	951b      	str	r5, [sp, #108]	; 0x6c
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 800369c:	951c      	str	r5, [sp, #112]	; 0x70
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 800369e:	931d      	str	r3, [sp, #116]	; 0x74
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80036a0:	f7fd fff0 	bl	8001684 <HAL_RCCEx_PeriphCLKConfig>
 80036a4:	b100      	cbz	r0, 80036a8 <SystemClock_Config+0x90>
 80036a6:	e7fe      	b.n	80036a6 <SystemClock_Config+0x8e>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the main internal regulator output voltage 
    */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80036a8:	f44f 7000 	mov.w	r0, #512	; 0x200
 80036ac:	f7fd fa8c 	bl	8000bc8 <HAL_PWREx_ControlVoltageScaling>
 80036b0:	4604      	mov	r4, r0
 80036b2:	b100      	cbz	r0, 80036b6 <SystemClock_Config+0x9e>
 80036b4:	e7fe      	b.n	80036b4 <SystemClock_Config+0x9c>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 80036b6:	f7fd fe91 	bl	80013dc <HAL_RCC_GetHCLKFreq>
 80036ba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80036be:	fbb0 f0f3 	udiv	r0, r0, r3
 80036c2:	f7fc ff8b 	bl	80005dc <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80036c6:	2004      	movs	r0, #4
 80036c8:	f7fc ff9e 	bl	8000608 <HAL_SYSTICK_CLKSourceConfig>

    /**Enable MSI Auto calibration 
    */
  HAL_RCCEx_EnableMSIPLLMode();
 80036cc:	f7fe f9c2 	bl	8001a54 <HAL_RCCEx_EnableMSIPLLMode>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 80036d0:	4622      	mov	r2, r4
 80036d2:	4631      	mov	r1, r6
 80036d4:	f04f 30ff 	mov.w	r0, #4294967295
 80036d8:	f7fc ff40 	bl	800055c <HAL_NVIC_SetPriority>
}
 80036dc:	b039      	add	sp, #228	; 0xe4
 80036de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80036e0:	40021000 	.word	0x40021000
 80036e4:	00012085 	.word	0x00012085

080036e8 <main>:
{
 80036e8:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
 80036ec:	b091      	sub	sp, #68	; 0x44
  HAL_Init();
 80036ee:	f7fc fef7 	bl	80004e0 <HAL_Init>
  SystemClock_Config();
 80036f2:	f7ff ff91 	bl	8003618 <SystemClock_Config>
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80036f6:	4ba9      	ldr	r3, [pc, #676]	; (800399c <main+0x2b4>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin, GPIO_PIN_RESET);
 80036f8:	48a9      	ldr	r0, [pc, #676]	; (80039a0 <main+0x2b8>)
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80036fa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);

  /*Configure GPIO pins : USB_OTG_FS_OVRCR_EXTI3_Pin SPSGRF_915_GPIO3_EXTI5_Pin SPBTLE_RF_IRQ_EXTI6_Pin ISM43362_DRDY_EXTI1_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin|ISM43362_DRDY_EXTI1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80036fc:	f8df 82c4 	ldr.w	r8, [pc, #708]	; 80039c4 <main+0x2dc>
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003700:	f042 0210 	orr.w	r2, r2, #16
 8003704:	64da      	str	r2, [r3, #76]	; 0x4c
 8003706:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003708:	f002 0210 	and.w	r2, r2, #16
 800370c:	9201      	str	r2, [sp, #4]
 800370e:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003710:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003712:	f042 0204 	orr.w	r2, r2, #4
 8003716:	64da      	str	r2, [r3, #76]	; 0x4c
 8003718:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800371a:	f002 0204 	and.w	r2, r2, #4
 800371e:	9202      	str	r2, [sp, #8]
 8003720:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003722:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003724:	f042 0201 	orr.w	r2, r2, #1
 8003728:	64da      	str	r2, [r3, #76]	; 0x4c
 800372a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800372c:	f002 0201 	and.w	r2, r2, #1
 8003730:	9203      	str	r2, [sp, #12]
 8003732:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003734:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003736:	f042 0202 	orr.w	r2, r2, #2
 800373a:	64da      	str	r2, [r3, #76]	; 0x4c
 800373c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800373e:	f002 0202 	and.w	r2, r2, #2
 8003742:	9204      	str	r2, [sp, #16]
 8003744:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003746:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003748:	f042 0208 	orr.w	r2, r2, #8
 800374c:	64da      	str	r2, [r3, #76]	; 0x4c
 800374e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003750:	f003 0308 	and.w	r3, r3, #8
 8003754:	9305      	str	r3, [sp, #20]
  HAL_GPIO_WritePin(GPIOE, M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin, GPIO_PIN_RESET);
 8003756:	2200      	movs	r2, #0
 8003758:	f240 1115 	movw	r1, #277	; 0x115
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800375c:	9b05      	ldr	r3, [sp, #20]
  HAL_GPIO_WritePin(GPIOE, M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin, GPIO_PIN_RESET);
 800375e:	f7fd f8db 	bl	8000918 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, DIR_CLK_Pin|DIR_EN_Pin|DIR_LATCH_Pin|SPBTLE_RF_RST_Pin 
 8003762:	2200      	movs	r2, #0
 8003764:	f248 1158 	movw	r1, #33112	; 0x8158
 8003768:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800376c:	f7fd f8d4 	bl	8000918 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, DIR_SER_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin 
 8003770:	2200      	movs	r2, #0
 8003772:	f24f 0134 	movw	r1, #61492	; 0xf034
 8003776:	488b      	ldr	r0, [pc, #556]	; (80039a4 <main+0x2bc>)
 8003778:	f7fd f8ce 	bl	8000918 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, USB_OTG_FS_PWR_EN_Pin|SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin, GPIO_PIN_RESET);
 800377c:	2200      	movs	r2, #0
 800377e:	f243 0181 	movw	r1, #12417	; 0x3081
 8003782:	4889      	ldr	r0, [pc, #548]	; (80039a8 <main+0x2c0>)
 8003784:	f7fd f8c8 	bl	8000918 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_RESET);
 8003788:	2200      	movs	r2, #0
 800378a:	f44f 7110 	mov.w	r1, #576	; 0x240
 800378e:	4887      	ldr	r0, [pc, #540]	; (80039ac <main+0x2c4>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003790:	2400      	movs	r4, #0
  HAL_GPIO_WritePin(GPIOC, VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_RESET);
 8003792:	f7fd f8c1 	bl	8000918 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003796:	f04f 0a01 	mov.w	sl, #1
  GPIO_InitStruct.Pin = M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin;
 800379a:	f240 1315 	movw	r3, #277	; 0x115
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800379e:	a909      	add	r1, sp, #36	; 0x24
 80037a0:	487f      	ldr	r0, [pc, #508]	; (80039a0 <main+0x2b8>)
  GPIO_InitStruct.Pin = M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin;
 80037a2:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80037a4:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037a8:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80037aa:	940c      	str	r4, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80037ac:	f7fc ffd8 	bl	8000760 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin|ISM43362_DRDY_EXTI1_Pin;
 80037b0:	236a      	movs	r3, #106	; 0x6a
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80037b2:	a909      	add	r1, sp, #36	; 0x24
 80037b4:	487a      	ldr	r0, [pc, #488]	; (80039a0 <main+0x2b8>)
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin|ISM43362_DRDY_EXTI1_Pin;
 80037b6:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80037b8:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037bc:	940b      	str	r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80037be:	f7fc ffcf 	bl	8000760 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_EXTI13_Pin */
  GPIO_InitStruct.Pin = BUTTON_EXTI13_Pin;
 80037c2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80037c6:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(BUTTON_EXTI13_GPIO_Port, &GPIO_InitStruct);
 80037c8:	a909      	add	r1, sp, #36	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80037ca:	4b79      	ldr	r3, [pc, #484]	; (80039b0 <main+0x2c8>)
  HAL_GPIO_Init(BUTTON_EXTI13_GPIO_Port, &GPIO_InitStruct);
 80037cc:	4877      	ldr	r0, [pc, #476]	; (80039ac <main+0x2c4>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80037ce:	930a      	str	r3, [sp, #40]	; 0x28

  /*Configure GPIO pins : ARD_A5_Pin ARD_A4_Pin ARD_A3_Pin ARD_A2_Pin 
                           ARD_A1_Pin ARD_A0_Pin */
  GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin 
                          |ARD_A1_Pin|ARD_A0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80037d0:	f04f 090b 	mov.w	r9, #11
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037d4:	940b      	str	r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(BUTTON_EXTI13_GPIO_Port, &GPIO_InitStruct);
 80037d6:	f7fc ffc3 	bl	8000760 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin 
 80037da:	233f      	movs	r3, #63	; 0x3f
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80037dc:	a909      	add	r1, sp, #36	; 0x24
 80037de:	4873      	ldr	r0, [pc, #460]	; (80039ac <main+0x2c4>)
  GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin 
 80037e0:	9309      	str	r3, [sp, #36]	; 0x24

  /*Configure GPIO pins : ARD_D1_Pin ARD_D0_Pin */
  GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037e2:	2502      	movs	r5, #2
  GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
 80037e4:	2703      	movs	r7, #3
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80037e6:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80037ea:	2608      	movs	r6, #8
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037ec:	940b      	str	r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80037ee:	f7fc ffb7 	bl	8000760 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80037f2:	a909      	add	r1, sp, #36	; 0x24
 80037f4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000

  /*Configure GPIO pin : PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80037f8:	f04f 0b04 	mov.w	fp, #4
  GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
 80037fc:	9709      	str	r7, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80037fe:	970c      	str	r7, [sp, #48]	; 0x30
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003800:	950a      	str	r5, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003802:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8003804:	960d      	str	r6, [sp, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003806:	f7fc ffab 	bl	8000760 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800380a:	a909      	add	r1, sp, #36	; 0x24
 800380c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003810:	f8cd b024 	str.w	fp, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003814:	950a      	str	r5, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003816:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003818:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800381a:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800381e:	f7fc ff9f 	bl	8000760 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIR_CLK_Pin DIR_EN_Pin DIR_LATCH_Pin SPBTLE_RF_RST_Pin 
                           ARD_D9_Pin */
  GPIO_InitStruct.Pin = DIR_CLK_Pin|DIR_EN_Pin|DIR_LATCH_Pin|SPBTLE_RF_RST_Pin 
 8003822:	f248 1358 	movw	r3, #33112	; 0x8158
                          |ARD_D9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003826:	a909      	add	r1, sp, #36	; 0x24
 8003828:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Pin = DIR_CLK_Pin|DIR_EN_Pin|DIR_LATCH_Pin|SPBTLE_RF_RST_Pin 
 800382c:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800382e:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003832:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003834:	940c      	str	r4, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003836:	f7fc ff93 	bl	8000760 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D6_Pin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 800383a:	a909      	add	r1, sp, #36	; 0x24
 800383c:	4859      	ldr	r0, [pc, #356]	; (80039a4 <main+0x2bc>)
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800383e:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 8003842:	9509      	str	r5, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003844:	940b      	str	r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 8003846:	f7fc ff8b 	bl	8000760 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIR_SER_Pin ISM43362_BOOT0_Pin ISM43362_WAKEUP_Pin LED2_Pin 
                           SPSGRF_915_SDN_Pin ARD_D5_Pin SPSGRF_915_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = DIR_SER_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin 
 800384a:	f24f 0334 	movw	r3, #61492	; 0xf034
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800384e:	a909      	add	r1, sp, #36	; 0x24
 8003850:	4854      	ldr	r0, [pc, #336]	; (80039a4 <main+0x2bc>)
  GPIO_InitStruct.Pin = DIR_SER_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin 
 8003852:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003854:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003858:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800385a:	940c      	str	r4, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800385c:	f7fc ff80 	bl	8000760 <HAL_GPIO_Init>

  /*Configure GPIO pins : LPS22HB_INT_DRDY_EXTI0_Pin LSM6DSL_INT1_EXTI11_Pin ARD_D2_Pin HTS221_DRDY_EXTI15_Pin 
                           PMOD_IRQ_EXTI12_Pin */
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI0_Pin|LSM6DSL_INT1_EXTI11_Pin|ARD_D2_Pin|HTS221_DRDY_EXTI15_Pin 
 8003860:	f64c 4304 	movw	r3, #52228	; 0xcc04
                          |PMOD_IRQ_EXTI12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003864:	a909      	add	r1, sp, #36	; 0x24
 8003866:	4850      	ldr	r0, [pc, #320]	; (80039a8 <main+0x2c0>)
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI0_Pin|LSM6DSL_INT1_EXTI11_Pin|ARD_D2_Pin|HTS221_DRDY_EXTI15_Pin 
 8003868:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800386a:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800386e:	940b      	str	r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003870:	f7fc ff76 	bl	8000760 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_PWR_EN_Pin SPBTLE_RF_SPI3_CSN_Pin PMOD_RESET_Pin STSAFE_A100_RESET_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin|SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin;
 8003874:	f243 0381 	movw	r3, #12417	; 0x3081
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003878:	a909      	add	r1, sp, #36	; 0x24
 800387a:	484b      	ldr	r0, [pc, #300]	; (80039a8 <main+0x2c0>)
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin|SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin;
 800387c:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800387e:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003882:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003884:	940c      	str	r4, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003886:	f7fc ff6b 	bl	8000760 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_XSHUT_Pin LED3_WIFI__LED4_BLE_Pin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin;
 800388a:	f44f 7310 	mov.w	r3, #576	; 0x240
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800388e:	a909      	add	r1, sp, #36	; 0x24
 8003890:	4846      	ldr	r0, [pc, #280]	; (80039ac <main+0x2c4>)
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin;
 8003892:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003894:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003898:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800389a:	940c      	str	r4, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800389c:	f7fc ff60 	bl	8000760 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_GPIO1_EXTI7_Pin LSM3MDL_DRDY_EXTI8_Pin */
  GPIO_InitStruct.Pin = VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 80038a0:	f44f 73c0 	mov.w	r3, #384	; 0x180
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80038a4:	a909      	add	r1, sp, #36	; 0x24
 80038a6:	4841      	ldr	r0, [pc, #260]	; (80039ac <main+0x2c4>)
  GPIO_InitStruct.Pin = VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 80038a8:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80038aa:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038ae:	940b      	str	r4, [sp, #44]	; 0x2c
  /*Configure GPIO pin : PMOD_SPI2_SCK_Pin */
  GPIO_InitStruct.Pin = PMOD_SPI2_SCK_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80038b0:	f04f 0805 	mov.w	r8, #5
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80038b4:	f7fc ff54 	bl	8000760 <HAL_GPIO_Init>
  HAL_GPIO_Init(PMOD_SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 80038b8:	a909      	add	r1, sp, #36	; 0x24
 80038ba:	483b      	ldr	r0, [pc, #236]	; (80039a8 <main+0x2c0>)
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80038bc:	970c      	str	r7, [sp, #48]	; 0x30
  GPIO_InitStruct.Pin = PMOD_SPI2_SCK_Pin;
 80038be:	9509      	str	r5, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038c0:	950a      	str	r5, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038c2:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80038c4:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
  HAL_GPIO_Init(PMOD_SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 80038c8:	f7fc ff4a 	bl	8000760 <HAL_GPIO_Init>
  /*Configure GPIO pins : PMOD_UART2_CTS_Pin PMOD_UART2_RTS_Pin PMOD_UART2_TX_Pin PMOD_UART2_RX_Pin */
  GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80038cc:	2307      	movs	r3, #7
  GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 80038ce:	2278      	movs	r2, #120	; 0x78
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80038d0:	a909      	add	r1, sp, #36	; 0x24
 80038d2:	4835      	ldr	r0, [pc, #212]	; (80039a8 <main+0x2c0>)
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80038d4:	930d      	str	r3, [sp, #52]	; 0x34
  GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 80038d6:	9209      	str	r2, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80038d8:	970c      	str	r7, [sp, #48]	; 0x30
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038da:	950a      	str	r5, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038dc:	940b      	str	r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80038de:	f7fc ff3f 	bl	8000760 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80038e2:	a909      	add	r1, sp, #36	; 0x24
 80038e4:	482f      	ldr	r0, [pc, #188]	; (80039a4 <main+0x2bc>)
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 80038e6:	9609      	str	r6, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80038e8:	940a      	str	r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038ea:	940b      	str	r4, [sp, #44]	; 0x2c

  /*Configure GPIO pins : ARD_D15_Pin ARD_D14_Pin */
  GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 80038ec:	f44f 7940 	mov.w	r9, #768	; 0x300
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80038f0:	f7fc ff36 	bl	8000760 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80038f4:	2212      	movs	r2, #18
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80038f6:	a909      	add	r1, sp, #36	; 0x24
 80038f8:	482a      	ldr	r0, [pc, #168]	; (80039a4 <main+0x2bc>)
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80038fa:	920a      	str	r2, [sp, #40]	; 0x28
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80038fc:	970c      	str	r7, [sp, #48]	; 0x30
  GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 80038fe:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003902:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003906:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800390a:	f7fc ff29 	bl	8000760 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 800390e:	4622      	mov	r2, r4
 8003910:	4641      	mov	r1, r8
 8003912:	2017      	movs	r0, #23
 8003914:	f7fc fe22 	bl	800055c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8003918:	2017      	movs	r0, #23
 800391a:	f7fc fe53 	bl	80005c4 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 800391e:	4622      	mov	r2, r4
 8003920:	4641      	mov	r1, r8
 8003922:	2028      	movs	r0, #40	; 0x28
 8003924:	f7fc fe1a 	bl	800055c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8003928:	2028      	movs	r0, #40	; 0x28
 800392a:	f7fc fe4b 	bl	80005c4 <HAL_NVIC_EnableIRQ>
  hdfsdm1_channel1.Instance = DFSDM1_Channel1;
 800392e:	4821      	ldr	r0, [pc, #132]	; (80039b4 <main+0x2cc>)
 8003930:	4b21      	ldr	r3, [pc, #132]	; (80039b8 <main+0x2d0>)
 8003932:	6003      	str	r3, [r0, #0]
  hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS;
 8003934:	f44f 7780 	mov.w	r7, #256	; 0x100
  hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
 8003938:	f880 a004 	strb.w	sl, [r0, #4]
  hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 800393c:	6084      	str	r4, [r0, #8]
  hdfsdm1_channel1.Init.OutputClock.Divider = 2;
 800393e:	60c5      	str	r5, [r0, #12]
  hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 8003940:	6104      	str	r4, [r0, #16]
  hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 8003942:	6144      	str	r4, [r0, #20]
  hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS;
 8003944:	6187      	str	r7, [r0, #24]
  hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 8003946:	61c4      	str	r4, [r0, #28]
  hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 8003948:	f8c0 b020 	str.w	fp, [r0, #32]
  hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 800394c:	6244      	str	r4, [r0, #36]	; 0x24
  hdfsdm1_channel1.Init.Awd.Oversampling = 1;
 800394e:	f8c0 a028 	str.w	sl, [r0, #40]	; 0x28
  hdfsdm1_channel1.Init.Offset = 0;
 8003952:	62c4      	str	r4, [r0, #44]	; 0x2c
  hdfsdm1_channel1.Init.RightBitShift = 0x00;
 8003954:	6304      	str	r4, [r0, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK)
 8003956:	f7fc fe8f 	bl	8000678 <HAL_DFSDM_ChannelInit>
 800395a:	b100      	cbz	r0, 800395e <main+0x276>
 800395c:	e7fe      	b.n	800395c <main+0x274>
  hi2c2.Instance = I2C2;
 800395e:	4c17      	ldr	r4, [pc, #92]	; (80039bc <main+0x2d4>)
  hi2c2.Init.Timing = 0x10909CEC;
 8003960:	4b17      	ldr	r3, [pc, #92]	; (80039c0 <main+0x2d8>)
 8003962:	f8df 8064 	ldr.w	r8, [pc, #100]	; 80039c8 <main+0x2e0>
  hi2c2.Init.OwnAddress1 = 0;
 8003966:	60a0      	str	r0, [r4, #8]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003968:	6120      	str	r0, [r4, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800396a:	6160      	str	r0, [r4, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800396c:	61a0      	str	r0, [r4, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800396e:	61e0      	str	r0, [r4, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003970:	6220      	str	r0, [r4, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8003972:	4620      	mov	r0, r4
  hi2c2.Init.Timing = 0x10909CEC;
 8003974:	e884 0108 	stmia.w	r4, {r3, r8}
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003978:	f8c4 a00c 	str.w	sl, [r4, #12]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800397c:	f7fc ffde 	bl	800093c <HAL_I2C_Init>
 8003980:	4601      	mov	r1, r0
 8003982:	b100      	cbz	r0, 8003986 <main+0x29e>
 8003984:	e7fe      	b.n	8003984 <main+0x29c>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8003986:	4620      	mov	r0, r4
 8003988:	f7fd f829 	bl	80009de <HAL_I2CEx_ConfigAnalogFilter>
 800398c:	4601      	mov	r1, r0
 800398e:	b100      	cbz	r0, 8003992 <main+0x2aa>
 8003990:	e7fe      	b.n	8003990 <main+0x2a8>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8003992:	4620      	mov	r0, r4
 8003994:	f7fd f849 	bl	8000a2a <HAL_I2CEx_ConfigDigitalFilter>
 8003998:	b1c0      	cbz	r0, 80039cc <main+0x2e4>
 800399a:	e7fe      	b.n	800399a <main+0x2b2>
 800399c:	40021000 	.word	0x40021000
 80039a0:	48001000 	.word	0x48001000
 80039a4:	48000400 	.word	0x48000400
 80039a8:	48000c00 	.word	0x48000c00
 80039ac:	48000800 	.word	0x48000800
 80039b0:	10210000 	.word	0x10210000
 80039b4:	20000d54 	.word	0x20000d54
 80039b8:	40016020 	.word	0x40016020
 80039bc:	20001210 	.word	0x20001210
 80039c0:	40005800 	.word	0x40005800
 80039c4:	10110000 	.word	0x10110000
 80039c8:	10909cec 	.word	0x10909cec
  hqspi.Instance = QUADSPI;
 80039cc:	4b51      	ldr	r3, [pc, #324]	; (8003b14 <main+0x42c>)
  hqspi.Init.ClockPrescaler = 255;
 80039ce:	4a52      	ldr	r2, [pc, #328]	; (8003b18 <main+0x430>)
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 80039d0:	60d8      	str	r0, [r3, #12]
  hqspi.Init.ClockPrescaler = 255;
 80039d2:	f04f 0cff 	mov.w	ip, #255	; 0xff
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 80039d6:	6158      	str	r0, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 80039d8:	6198      	str	r0, [r3, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 80039da:	4618      	mov	r0, r3
  hqspi.Init.ClockPrescaler = 255;
 80039dc:	e883 1004 	stmia.w	r3, {r2, ip}
  hqspi.Init.FifoThreshold = 1;
 80039e0:	f8c3 a008 	str.w	sl, [r3, #8]
  hqspi.Init.FlashSize = 1;
 80039e4:	f8c3 a010 	str.w	sl, [r3, #16]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 80039e8:	f7fd f952 	bl	8000c90 <HAL_QSPI_Init>
 80039ec:	b100      	cbz	r0, 80039f0 <main+0x308>
 80039ee:	e7fe      	b.n	80039ee <main+0x306>
  hspi3.Instance = SPI3;
 80039f0:	4b4a      	ldr	r3, [pc, #296]	; (8003b1c <main+0x434>)
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80039f2:	4a4b      	ldr	r2, [pc, #300]	; (8003b20 <main+0x438>)
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80039f4:	6098      	str	r0, [r3, #8]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80039f6:	f44f 7e82 	mov.w	lr, #260	; 0x104
 80039fa:	e883 4004 	stmia.w	r3, {r2, lr}
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80039fe:	f44f 7200 	mov.w	r2, #512	; 0x200
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003a02:	6118      	str	r0, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003a04:	6158      	str	r0, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8003a06:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003a08:	61d8      	str	r0, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003a0a:	6218      	str	r0, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8003a0c:	6258      	str	r0, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003a0e:	6298      	str	r0, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8003a10:	2207      	movs	r2, #7
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8003a12:	6318      	str	r0, [r3, #48]	; 0x30
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8003a14:	4618      	mov	r0, r3
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 8003a16:	f8c3 900c 	str.w	r9, [r3, #12]
  hspi3.Init.CRCPolynomial = 7;
 8003a1a:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8003a1c:	635e      	str	r6, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8003a1e:	f7fe f821 	bl	8001a64 <HAL_SPI_Init>
 8003a22:	b100      	cbz	r0, 8003a26 <main+0x33e>
 8003a24:	e7fe      	b.n	8003a24 <main+0x33c>
  huart1.Instance = USART1;
 8003a26:	4b3f      	ldr	r3, [pc, #252]	; (8003b24 <main+0x43c>)
  huart1.Init.BaudRate = 115200;
 8003a28:	4a3f      	ldr	r2, [pc, #252]	; (8003b28 <main+0x440>)
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003a2a:	6098      	str	r0, [r3, #8]
  huart1.Init.BaudRate = 115200;
 8003a2c:	f44f 36e1 	mov.w	r6, #115200	; 0x1c200
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003a30:	60d8      	str	r0, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003a32:	6118      	str	r0, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003a34:	240c      	movs	r4, #12
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003a36:	6198      	str	r0, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003a38:	61d8      	str	r0, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003a3a:	6218      	str	r0, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003a3c:	6258      	str	r0, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003a3e:	4618      	mov	r0, r3
  huart1.Init.BaudRate = 115200;
 8003a40:	e883 0044 	stmia.w	r3, {r2, r6}
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003a44:	615c      	str	r4, [r3, #20]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003a46:	f7fe fe80 	bl	800274a <HAL_UART_Init>
 8003a4a:	b100      	cbz	r0, 8003a4e <main+0x366>
 8003a4c:	e7fe      	b.n	8003a4c <main+0x364>
  huart3.Instance = USART3;
 8003a4e:	4b37      	ldr	r3, [pc, #220]	; (8003b2c <main+0x444>)
 8003a50:	4a37      	ldr	r2, [pc, #220]	; (8003b30 <main+0x448>)
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8003a52:	6098      	str	r0, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8003a54:	60d8      	str	r0, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8003a56:	6118      	str	r0, [r3, #16]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003a58:	6198      	str	r0, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8003a5a:	61d8      	str	r0, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003a5c:	6218      	str	r0, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003a5e:	6258      	str	r0, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8003a60:	4618      	mov	r0, r3
  huart3.Init.BaudRate = 115200;
 8003a62:	e883 0044 	stmia.w	r3, {r2, r6}
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003a66:	615c      	str	r4, [r3, #20]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8003a68:	f7fe fe6f 	bl	800274a <HAL_UART_Init>
 8003a6c:	b100      	cbz	r0, 8003a70 <main+0x388>
 8003a6e:	e7fe      	b.n	8003a6e <main+0x386>
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8003a70:	4b30      	ldr	r3, [pc, #192]	; (8003b34 <main+0x44c>)
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8003a72:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8003a76:	2406      	movs	r4, #6
  hpcd_USB_OTG_FS.Init.ep0_mps = DEP0CTL_MPS_64;
 8003a78:	6158      	str	r0, [r3, #20]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8003a7a:	61d8      	str	r0, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8003a7c:	6218      	str	r0, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8003a7e:	6258      	str	r0, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8003a80:	6298      	str	r0, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8003a82:	6318      	str	r0, [r3, #48]	; 0x30
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8003a84:	62d8      	str	r0, [r3, #44]	; 0x2c
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8003a86:	4618      	mov	r0, r3
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8003a88:	e883 0014 	stmia.w	r3, {r2, r4}
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8003a8c:	60dd      	str	r5, [r3, #12]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8003a8e:	619d      	str	r5, [r3, #24]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8003a90:	f7fc fff0 	bl	8000a74 <HAL_PCD_Init>
 8003a94:	b100      	cbz	r0, 8003a98 <main+0x3b0>
 8003a96:	e7fe      	b.n	8003a96 <main+0x3ae>
  htim3.Instance = TIM3;
 8003a98:	4b27      	ldr	r3, [pc, #156]	; (8003b38 <main+0x450>)
  htim3.Init.Prescaler = 20;
 8003a9a:	4928      	ldr	r1, [pc, #160]	; (8003b3c <main+0x454>)
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003a9c:	6098      	str	r0, [r3, #8]
  htim3.Init.Prescaler = 20;
 8003a9e:	2214      	movs	r2, #20
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003aa0:	6118      	str	r0, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003aa2:	6198      	str	r0, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8003aa4:	4618      	mov	r0, r3
  htim3.Init.Prescaler = 20;
 8003aa6:	e883 0006 	stmia.w	r3, {r1, r2}
  htim3.Init.Period = 0x100;
 8003aaa:	60df      	str	r7, [r3, #12]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8003aac:	f7fe faa6 	bl	8001ffc <HAL_TIM_PWM_Init>
 8003ab0:	b100      	cbz	r0, 8003ab4 <main+0x3cc>
 8003ab2:	e7fe      	b.n	8003ab2 <main+0x3ca>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003ab4:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003ab6:	a906      	add	r1, sp, #24
 8003ab8:	481f      	ldr	r0, [pc, #124]	; (8003b38 <main+0x450>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003aba:	9306      	str	r3, [sp, #24]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003abc:	9308      	str	r3, [sp, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003abe:	f7fe fbc5 	bl	800224c <HAL_TIMEx_MasterConfigSynchronization>
 8003ac2:	b100      	cbz	r0, 8003ac6 <main+0x3de>
 8003ac4:	e7fe      	b.n	8003ac4 <main+0x3dc>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003ac6:	2360      	movs	r3, #96	; 0x60
 8003ac8:	9309      	str	r3, [sp, #36]	; 0x24
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003aca:	900b      	str	r0, [sp, #44]	; 0x2c
  sConfigOC.Pulse = 0x10;
 8003acc:	2310      	movs	r3, #16
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003ace:	900d      	str	r0, [sp, #52]	; 0x34
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003ad0:	2204      	movs	r2, #4
 8003ad2:	a909      	add	r1, sp, #36	; 0x24
 8003ad4:	4818      	ldr	r0, [pc, #96]	; (8003b38 <main+0x450>)
  sConfigOC.Pulse = 0x10;
 8003ad6:	930a      	str	r3, [sp, #40]	; 0x28
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003ad8:	f7fe faf0 	bl	80020bc <HAL_TIM_PWM_ConfigChannel>
 8003adc:	b100      	cbz	r0, 8003ae0 <main+0x3f8>
 8003ade:	e7fe      	b.n	8003ade <main+0x3f6>
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003ae0:	2208      	movs	r2, #8
 8003ae2:	a909      	add	r1, sp, #36	; 0x24
 8003ae4:	4814      	ldr	r0, [pc, #80]	; (8003b38 <main+0x450>)
 8003ae6:	f7fe fae9 	bl	80020bc <HAL_TIM_PWM_ConfigChannel>
 8003aea:	4606      	mov	r6, r0
 8003aec:	b100      	cbz	r0, 8003af0 <main+0x408>
 8003aee:	e7fe      	b.n	8003aee <main+0x406>
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8003af0:	4d13      	ldr	r5, [pc, #76]	; (8003b40 <main+0x458>)
  HAL_TIM_MspPostInit(&htim3);
 8003af2:	4811      	ldr	r0, [pc, #68]	; (8003b38 <main+0x450>)
 8003af4:	f000 f9b2 	bl	8003e5c <HAL_TIM_MspPostInit>
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8003af8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003afa:	ac09      	add	r4, sp, #36	; 0x24
 8003afc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003afe:	682b      	ldr	r3, [r5, #0]
 8003b00:	6023      	str	r3, [r4, #0]
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8003b02:	4631      	mov	r1, r6
 8003b04:	a809      	add	r0, sp, #36	; 0x24
 8003b06:	f7fe ff8e 	bl	8002a26 <osThreadCreate>
 8003b0a:	4b0e      	ldr	r3, [pc, #56]	; (8003b44 <main+0x45c>)
 8003b0c:	6018      	str	r0, [r3, #0]
  osKernelStart();
 8003b0e:	f7fe ff85 	bl	8002a1c <osKernelStart>
 8003b12:	e7fe      	b.n	8003b12 <main+0x42a>
 8003b14:	20001378 	.word	0x20001378
 8003b18:	a0001000 	.word	0xa0001000
 8003b1c:	2000129c 	.word	0x2000129c
 8003b20:	40003c00 	.word	0x40003c00
 8003b24:	20001300 	.word	0x20001300
 8003b28:	40013800 	.word	0x40013800
 8003b2c:	20000d90 	.word	0x20000d90
 8003b30:	40004800 	.word	0x40004800
 8003b34:	20000e08 	.word	0x20000e08
 8003b38:	2000125c 	.word	0x2000125c
 8003b3c:	40000400 	.word	0x40000400
 8003b40:	08004198 	.word	0x08004198
 8003b44:	20000d8c 	.word	0x20000d8c

08003b48 <shiftOut>:

}

/* USER CODE BEGIN 4 */
void shiftOut(uint8_t value) {
 8003b48:	b570      	push	{r4, r5, r6, lr}
	//https://arduino.stackexchange.com/questions/12285/how-shiftout-function-works-internally-explanation-on-source-code
	for (int i = 7; i >= 0; i--) {
		HAL_GPIO_WritePin(DIR_SER_GPIO_Port, DIR_SER_Pin, (GPIO_PinState)!!(value & (1 << (7 - i))));
 8003b4a:	4d0d      	ldr	r5, [pc, #52]	; (8003b80 <shiftOut+0x38>)
void shiftOut(uint8_t value) {
 8003b4c:	4606      	mov	r6, r0
 8003b4e:	2400      	movs	r4, #0
		HAL_GPIO_WritePin(DIR_SER_GPIO_Port, DIR_SER_Pin, (GPIO_PinState)!!(value & (1 << (7 - i))));
 8003b50:	fa46 f204 	asr.w	r2, r6, r4
 8003b54:	f002 0201 	and.w	r2, r2, #1
 8003b58:	2104      	movs	r1, #4
 8003b5a:	4628      	mov	r0, r5
 8003b5c:	f7fc fedc 	bl	8000918 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(DIR_CLK_GPIO_Port, DIR_CLK_Pin, GPIO_PIN_SET);
 8003b60:	2201      	movs	r2, #1
 8003b62:	2108      	movs	r1, #8
 8003b64:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003b68:	f7fc fed6 	bl	8000918 <HAL_GPIO_WritePin>
 8003b6c:	3401      	adds	r4, #1
		HAL_GPIO_WritePin(DIR_CLK_GPIO_Port, DIR_CLK_Pin, GPIO_PIN_RESET);
 8003b6e:	2200      	movs	r2, #0
 8003b70:	2108      	movs	r1, #8
 8003b72:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003b76:	f7fc fecf 	bl	8000918 <HAL_GPIO_WritePin>
	for (int i = 7; i >= 0; i--) {
 8003b7a:	2c08      	cmp	r4, #8
 8003b7c:	d1e8      	bne.n	8003b50 <shiftOut+0x8>
	}
}
 8003b7e:	bd70      	pop	{r4, r5, r6, pc}
 8003b80:	48000400 	.word	0x48000400

08003b84 <setIC3>:

//setIC3 - ustawia odpowiednie wartoci na rejestrze, odpowiedzialnym za
//podawaniem odpowiednich napic powodujcych zmiane kierunku.
void setIC3(int output) {
 8003b84:	b510      	push	{r4, lr}
	//PB2 - DIR_SER - D8
	//PB3 - DIR_CLK - stan wysoki
	//PA4 - DIR_EN - LOW
	HAL_GPIO_WritePin(DIR_CLK_GPIO_Port, DIR_CLK_Pin, GPIO_PIN_RESET);
 8003b86:	2200      	movs	r2, #0
void setIC3(int output) {
 8003b88:	4604      	mov	r4, r0
	HAL_GPIO_WritePin(DIR_CLK_GPIO_Port, DIR_CLK_Pin, GPIO_PIN_RESET);
 8003b8a:	2108      	movs	r1, #8
 8003b8c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003b90:	f7fc fec2 	bl	8000918 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DIR_EN_GPIO_Port, DIR_EN_Pin, GPIO_PIN_RESET);
 8003b94:	2200      	movs	r2, #0
 8003b96:	2110      	movs	r1, #16
 8003b98:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003b9c:	f7fc febc 	bl	8000918 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DIR_SER_GPIO_Port, DIR_SER_Pin, GPIO_PIN_SET);
 8003ba0:	2201      	movs	r2, #1
 8003ba2:	2104      	movs	r1, #4
 8003ba4:	4812      	ldr	r0, [pc, #72]	; (8003bf0 <setIC3+0x6c>)
 8003ba6:	f7fc feb7 	bl	8000918 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DIR_LATCH_GPIO_Port, DIR_LATCH_Pin, GPIO_PIN_RESET);
 8003baa:	2200      	movs	r2, #0
 8003bac:	2140      	movs	r1, #64	; 0x40
 8003bae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003bb2:	f7fc feb1 	bl	8000918 <HAL_GPIO_WritePin>

	uint8_t new_register_state = 0;
	new_register_state = (1 << (7 - output));
 8003bb6:	f1c4 0007 	rsb	r0, r4, #7
 8003bba:	2401      	movs	r4, #1
 8003bbc:	fa04 f000 	lsl.w	r0, r4, r0

	shiftOut(new_register_state);
 8003bc0:	b2c0      	uxtb	r0, r0
 8003bc2:	f7ff ffc1 	bl	8003b48 <shiftOut>
	osDelay(5);
 8003bc6:	2005      	movs	r0, #5
 8003bc8:	f7fe ff45 	bl	8002a56 <osDelay>
	HAL_GPIO_WritePin(DIR_LATCH_GPIO_Port, DIR_LATCH_Pin, GPIO_PIN_SET);
 8003bcc:	4622      	mov	r2, r4
 8003bce:	2140      	movs	r1, #64	; 0x40
 8003bd0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003bd4:	f7fc fea0 	bl	8000918 <HAL_GPIO_WritePin>
	osDelay(5);
 8003bd8:	2005      	movs	r0, #5
 8003bda:	f7fe ff3c 	bl	8002a56 <osDelay>
	HAL_GPIO_WritePin(DIR_LATCH_GPIO_Port, DIR_LATCH_Pin, GPIO_PIN_RESET);
 8003bde:	2200      	movs	r2, #0
 8003be0:	2140      	movs	r1, #64	; 0x40
 8003be2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
}
 8003be6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_GPIO_WritePin(DIR_LATCH_GPIO_Port, DIR_LATCH_Pin, GPIO_PIN_RESET);
 8003bea:	f7fc be95 	b.w	8000918 <HAL_GPIO_WritePin>
 8003bee:	bf00      	nop
 8003bf0:	48000400 	.word	0x48000400

08003bf4 <setSpeed>:

void setSpeed(int speed) {
 8003bf4:	b500      	push	{lr}
 8003bf6:	b089      	sub	sp, #36	; 0x24
	TIM_OC_InitTypeDef sConfigOC;
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003bf8:	2360      	movs	r3, #96	; 0x60
 8003bfa:	9301      	str	r3, [sp, #4]
	sConfigOC.Pulse = speed;
 8003bfc:	9002      	str	r0, [sp, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003bfe:	2300      	movs	r3, #0
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
	HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3);
 8003c00:	2208      	movs	r2, #8
 8003c02:	a901      	add	r1, sp, #4
 8003c04:	4803      	ldr	r0, [pc, #12]	; (8003c14 <setSpeed+0x20>)
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003c06:	9303      	str	r3, [sp, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003c08:	9305      	str	r3, [sp, #20]
	HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3);
 8003c0a:	f7fe fa57 	bl	80020bc <HAL_TIM_PWM_ConfigChannel>
}
 8003c0e:	b009      	add	sp, #36	; 0x24
 8003c10:	f85d fb04 	ldr.w	pc, [sp], #4
 8003c14:	2000125c 	.word	0x2000125c

08003c18 <setMotorParameters>:

//ustawia odpowiednie parametry na PWMie
void setMotorParameters(int output, int speed) {
 8003c18:	b510      	push	{r4, lr}
 8003c1a:	4604      	mov	r4, r0
	setSpeed(speed);
 8003c1c:	4608      	mov	r0, r1
 8003c1e:	f7ff ffe9 	bl	8003bf4 <setSpeed>
	setIC3(output);
 8003c22:	4620      	mov	r0, r4
}
 8003c24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	setIC3(output);
 8003c28:	f7ff bfac 	b.w	8003b84 <setIC3>

08003c2c <MotorCommand>:

//Wywouje setMotorParameters z odpowiednimi parametrami w zalenoci od porzdanego kierunku
void MotorCommand() {
 8003c2c:	b508      	push	{r3, lr}
	int motor1, motor2;

	motor1 = MOTOR1_A;
	motor2 = MOTOR2_A;

	setMotorParameters(motor1, 0xE0);
 8003c2e:	21e0      	movs	r1, #224	; 0xe0
 8003c30:	2002      	movs	r0, #2
 8003c32:	f7ff fff1 	bl	8003c18 <setMotorParameters>
	setMotorParameters(motor2, 0xE0);
 8003c36:	21e0      	movs	r1, #224	; 0xe0
 8003c38:	2001      	movs	r0, #1
}
 8003c3a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	setMotorParameters(motor2, 0xE0);
 8003c3e:	f7ff bfeb 	b.w	8003c18 <setMotorParameters>
	...

08003c44 <StartDefaultTask>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8003c44:	b508      	push	{r3, lr}

  /* USER CODE BEGIN 5 */
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8003c46:	2104      	movs	r1, #4
 8003c48:	4804      	ldr	r0, [pc, #16]	; (8003c5c <StartDefaultTask+0x18>)
 8003c4a:	f7fe facb 	bl	80021e4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8003c4e:	2108      	movs	r1, #8
 8003c50:	4802      	ldr	r0, [pc, #8]	; (8003c5c <StartDefaultTask+0x18>)
 8003c52:	f7fe fac7 	bl	80021e4 <HAL_TIM_PWM_Start>
	MotorCommand();
 8003c56:	f7ff ffe9 	bl	8003c2c <MotorCommand>
 8003c5a:	e7fe      	b.n	8003c5a <StartDefaultTask+0x16>
 8003c5c:	2000125c 	.word	0x2000125c

08003c60 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM17) {
 8003c60:	6802      	ldr	r2, [r0, #0]
 8003c62:	4b03      	ldr	r3, [pc, #12]	; (8003c70 <HAL_TIM_PeriodElapsedCallback+0x10>)
 8003c64:	429a      	cmp	r2, r3
 8003c66:	d101      	bne.n	8003c6c <HAL_TIM_PeriodElapsedCallback+0xc>
    HAL_IncTick();
 8003c68:	f7fc bc4a 	b.w	8000500 <HAL_IncTick>
 8003c6c:	4770      	bx	lr
 8003c6e:	bf00      	nop
 8003c70:	40014800 	.word	0x40014800

08003c74 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c74:	4b21      	ldr	r3, [pc, #132]	; (8003cfc <HAL_MspInit+0x88>)
{
 8003c76:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c78:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003c7a:	f042 0201 	orr.w	r2, r2, #1
 8003c7e:	661a      	str	r2, [r3, #96]	; 0x60
 8003c80:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003c82:	f002 0201 	and.w	r2, r2, #1
 8003c86:	9200      	str	r2, [sp, #0]
 8003c88:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003c8a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003c8c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003c90:	659a      	str	r2, [r3, #88]	; 0x58
 8003c92:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c94:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c98:	9301      	str	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003c9a:	2003      	movs	r0, #3
  __HAL_RCC_PWR_CLK_ENABLE();
 8003c9c:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003c9e:	f7fc fc4b 	bl	8000538 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	4611      	mov	r1, r2
 8003ca6:	f06f 000b 	mvn.w	r0, #11
 8003caa:	f7fc fc57 	bl	800055c <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8003cae:	2200      	movs	r2, #0
 8003cb0:	4611      	mov	r1, r2
 8003cb2:	f06f 000a 	mvn.w	r0, #10
 8003cb6:	f7fc fc51 	bl	800055c <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8003cba:	2200      	movs	r2, #0
 8003cbc:	4611      	mov	r1, r2
 8003cbe:	f06f 0009 	mvn.w	r0, #9
 8003cc2:	f7fc fc4b 	bl	800055c <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8003cc6:	2200      	movs	r2, #0
 8003cc8:	4611      	mov	r1, r2
 8003cca:	f06f 0004 	mvn.w	r0, #4
 8003cce:	f7fc fc45 	bl	800055c <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8003cd2:	2200      	movs	r2, #0
 8003cd4:	4611      	mov	r1, r2
 8003cd6:	f06f 0003 	mvn.w	r0, #3
 8003cda:	f7fc fc3f 	bl	800055c <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003cde:	2200      	movs	r2, #0
 8003ce0:	210f      	movs	r1, #15
 8003ce2:	f06f 0001 	mvn.w	r0, #1
 8003ce6:	f7fc fc39 	bl	800055c <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 8003cea:	2200      	movs	r2, #0
 8003cec:	210f      	movs	r1, #15
 8003cee:	f04f 30ff 	mov.w	r0, #4294967295
 8003cf2:	f7fc fc33 	bl	800055c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003cf6:	b003      	add	sp, #12
 8003cf8:	f85d fb04 	ldr.w	pc, [sp], #4
 8003cfc:	40021000 	.word	0x40021000

08003d00 <HAL_DFSDM_ChannelMspInit>:

static uint32_t DFSDM1_Init = 0;

void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 8003d00:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(DFSDM1_Init == 0)
 8003d02:	4b0e      	ldr	r3, [pc, #56]	; (8003d3c <HAL_DFSDM_ChannelMspInit+0x3c>)
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	b9b3      	cbnz	r3, 8003d36 <HAL_DFSDM_ChannelMspInit+0x36>
  {
  /* USER CODE BEGIN DFSDM1_MspInit 0 */

  /* USER CODE END DFSDM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 8003d08:	4a0d      	ldr	r2, [pc, #52]	; (8003d40 <HAL_DFSDM_ChannelMspInit+0x40>)
    GPIO_InitStruct.Pin = DFSDM1_DATIN2_Pin|DFSDM1_CKOUT_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003d0a:	480e      	ldr	r0, [pc, #56]	; (8003d44 <HAL_DFSDM_ChannelMspInit+0x44>)
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 8003d0c:	6e11      	ldr	r1, [r2, #96]	; 0x60
 8003d0e:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
 8003d12:	6611      	str	r1, [r2, #96]	; 0x60
 8003d14:	6e12      	ldr	r2, [r2, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d16:	9303      	str	r3, [sp, #12]
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 8003d18:	f002 7280 	and.w	r2, r2, #16777216	; 0x1000000
 8003d1c:	9200      	str	r2, [sp, #0]
 8003d1e:	9a00      	ldr	r2, [sp, #0]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d20:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pin = DFSDM1_DATIN2_Pin|DFSDM1_CKOUT_Pin;
 8003d22:	f44f 7220 	mov.w	r2, #640	; 0x280
 8003d26:	9201      	str	r2, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8003d28:	2306      	movs	r3, #6
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d2a:	2202      	movs	r2, #2
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003d2c:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d2e:	9202      	str	r2, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8003d30:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003d32:	f7fc fd15 	bl	8000760 <HAL_GPIO_Init>
  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  }

}
 8003d36:	b007      	add	sp, #28
 8003d38:	f85d fb04 	ldr.w	pc, [sp], #4
 8003d3c:	20000d4c 	.word	0x20000d4c
 8003d40:	40021000 	.word	0x40021000
 8003d44:	48001000 	.word	0x48001000

08003d48 <HAL_I2C_MspInit>:
  }

}

void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003d48:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hi2c->Instance==I2C2)
 8003d4a:	6802      	ldr	r2, [r0, #0]
 8003d4c:	4b0f      	ldr	r3, [pc, #60]	; (8003d8c <HAL_I2C_MspInit+0x44>)
 8003d4e:	429a      	cmp	r2, r3
 8003d50:	d119      	bne.n	8003d86 <HAL_I2C_MspInit+0x3e>
  
    /**I2C2 GPIO Configuration    
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA 
    */
    GPIO_InitStruct.Pin = INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin;
 8003d52:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003d56:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003d58:	2312      	movs	r3, #18
 8003d5a:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003d5c:	2301      	movs	r3, #1
 8003d5e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003d60:	2303      	movs	r3, #3
 8003d62:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8003d64:	2304      	movs	r3, #4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003d66:	eb0d 0103 	add.w	r1, sp, r3
 8003d6a:	4809      	ldr	r0, [pc, #36]	; (8003d90 <HAL_I2C_MspInit+0x48>)
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8003d6c:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003d6e:	f7fc fcf7 	bl	8000760 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8003d72:	4b08      	ldr	r3, [pc, #32]	; (8003d94 <HAL_I2C_MspInit+0x4c>)
 8003d74:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003d76:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8003d7a:	659a      	str	r2, [r3, #88]	; 0x58
 8003d7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d7e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003d82:	9300      	str	r3, [sp, #0]
 8003d84:	9b00      	ldr	r3, [sp, #0]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8003d86:	b007      	add	sp, #28
 8003d88:	f85d fb04 	ldr.w	pc, [sp], #4
 8003d8c:	40005800 	.word	0x40005800
 8003d90:	48000400 	.word	0x48000400
 8003d94:	40021000 	.word	0x40021000

08003d98 <HAL_QSPI_MspInit>:
  }

}

void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8003d98:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hqspi->Instance==QUADSPI)
 8003d9a:	6802      	ldr	r2, [r0, #0]
 8003d9c:	4b10      	ldr	r3, [pc, #64]	; (8003de0 <HAL_QSPI_MspInit+0x48>)
 8003d9e:	429a      	cmp	r2, r3
 8003da0:	d11b      	bne.n	8003dda <HAL_QSPI_MspInit+0x42>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8003da2:	f103 4320 	add.w	r3, r3, #2684354560	; 0xa0000000
 8003da6:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
                          |QUAD_SPI_BK1_IO2_Pin|QUAD_SPI_BK1_IO3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003daa:	a901      	add	r1, sp, #4
    __HAL_RCC_QSPI_CLK_ENABLE();
 8003dac:	6d1a      	ldr	r2, [r3, #80]	; 0x50
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003dae:	480d      	ldr	r0, [pc, #52]	; (8003de4 <HAL_QSPI_MspInit+0x4c>)
    __HAL_RCC_QSPI_CLK_ENABLE();
 8003db0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003db4:	651a      	str	r2, [r3, #80]	; 0x50
 8003db6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003db8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003dbc:	9300      	str	r3, [sp, #0]
 8003dbe:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = QUADSPI_CLK_Pin|QUADSPI_NCS_Pin|OQUADSPI_BK1_IO0_Pin|QUADSPI_BK1_IO1_Pin 
 8003dc0:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 8003dc4:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003dc6:	2302      	movs	r3, #2
 8003dc8:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003dca:	2300      	movs	r3, #0
 8003dcc:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003dce:	2303      	movs	r3, #3
 8003dd0:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8003dd2:	230a      	movs	r3, #10
 8003dd4:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003dd6:	f7fc fcc3 	bl	8000760 <HAL_GPIO_Init>
  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }

}
 8003dda:	b007      	add	sp, #28
 8003ddc:	f85d fb04 	ldr.w	pc, [sp], #4
 8003de0:	a0001000 	.word	0xa0001000
 8003de4:	48001000 	.word	0x48001000

08003de8 <HAL_SPI_MspInit>:
  }

}

void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003de8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hspi->Instance==SPI3)
 8003dea:	6802      	ldr	r2, [r0, #0]
 8003dec:	4b0f      	ldr	r3, [pc, #60]	; (8003e2c <HAL_SPI_MspInit+0x44>)
 8003dee:	429a      	cmp	r2, r3
 8003df0:	d119      	bne.n	8003e26 <HAL_SPI_MspInit+0x3e>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8003df2:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
    GPIO_InitStruct.Pin = INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003df6:	a901      	add	r1, sp, #4
    __HAL_RCC_SPI3_CLK_ENABLE();
 8003df8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003dfa:	480d      	ldr	r0, [pc, #52]	; (8003e30 <HAL_SPI_MspInit+0x48>)
    __HAL_RCC_SPI3_CLK_ENABLE();
 8003dfc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003e00:	659a      	str	r2, [r3, #88]	; 0x58
 8003e02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e04:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003e08:	9300      	str	r3, [sp, #0]
 8003e0a:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin;
 8003e0c:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8003e10:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e12:	2302      	movs	r3, #2
 8003e14:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e16:	2300      	movs	r3, #0
 8003e18:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003e1a:	2303      	movs	r3, #3
 8003e1c:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8003e1e:	2306      	movs	r3, #6
 8003e20:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003e22:	f7fc fc9d 	bl	8000760 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8003e26:	b007      	add	sp, #28
 8003e28:	f85d fb04 	ldr.w	pc, [sp], #4
 8003e2c:	40003c00 	.word	0x40003c00
 8003e30:	48000800 	.word	0x48000800

08003e34 <HAL_TIM_PWM_MspInit>:
}

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{

  if(htim_pwm->Instance==TIM3)
 8003e34:	6802      	ldr	r2, [r0, #0]
 8003e36:	4b08      	ldr	r3, [pc, #32]	; (8003e58 <HAL_TIM_PWM_MspInit+0x24>)
 8003e38:	429a      	cmp	r2, r3
{
 8003e3a:	b082      	sub	sp, #8
  if(htim_pwm->Instance==TIM3)
 8003e3c:	d10a      	bne.n	8003e54 <HAL_TIM_PWM_MspInit+0x20>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003e3e:	f503 3303 	add.w	r3, r3, #134144	; 0x20c00
 8003e42:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003e44:	f042 0202 	orr.w	r2, r2, #2
 8003e48:	659a      	str	r2, [r3, #88]	; 0x58
 8003e4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e4c:	f003 0302 	and.w	r3, r3, #2
 8003e50:	9301      	str	r3, [sp, #4]
 8003e52:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8003e54:	b002      	add	sp, #8
 8003e56:	4770      	bx	lr
 8003e58:	40000400 	.word	0x40000400

08003e5c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003e5c:	b530      	push	{r4, r5, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(htim->Instance==TIM3)
 8003e5e:	6802      	ldr	r2, [r0, #0]
 8003e60:	4b0e      	ldr	r3, [pc, #56]	; (8003e9c <HAL_TIM_MspPostInit+0x40>)
 8003e62:	429a      	cmp	r2, r3
{
 8003e64:	b087      	sub	sp, #28
  if(htim->Instance==TIM3)
 8003e66:	d116      	bne.n	8003e96 <HAL_TIM_MspPostInit+0x3a>
    /**TIM3 GPIO Configuration    
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3 
    */
    GPIO_InitStruct.Pin = MOTOR1_PWM_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e68:	2402      	movs	r4, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e6a:	2500      	movs	r5, #0
    GPIO_InitStruct.Pin = MOTOR1_PWM_Pin;
 8003e6c:	2380      	movs	r3, #128	; 0x80
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
    HAL_GPIO_Init(MOTOR1_PWM_GPIO_Port, &GPIO_InitStruct);
 8003e6e:	a901      	add	r1, sp, #4
 8003e70:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = MOTOR1_PWM_Pin;
 8003e74:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e76:	9402      	str	r4, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e78:	9503      	str	r5, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e7a:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003e7c:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(MOTOR1_PWM_GPIO_Port, &GPIO_InitStruct);
 8003e7e:	f7fc fc6f 	bl	8000760 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MOTOR2_PWM_Pin;
 8003e82:	2301      	movs	r3, #1
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
    HAL_GPIO_Init(MOTOR2_PWM_GPIO_Port, &GPIO_InitStruct);
 8003e84:	a901      	add	r1, sp, #4
 8003e86:	4806      	ldr	r0, [pc, #24]	; (8003ea0 <HAL_TIM_MspPostInit+0x44>)
    GPIO_InitStruct.Pin = MOTOR2_PWM_Pin;
 8003e88:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e8a:	9402      	str	r4, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e8c:	9503      	str	r5, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e8e:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003e90:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(MOTOR2_PWM_GPIO_Port, &GPIO_InitStruct);
 8003e92:	f7fc fc65 	bl	8000760 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8003e96:	b007      	add	sp, #28
 8003e98:	bd30      	pop	{r4, r5, pc}
 8003e9a:	bf00      	nop
 8003e9c:	40000400 	.word	0x40000400
 8003ea0:	48000400 	.word	0x48000400

08003ea4 <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003ea4:	b500      	push	{lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART1)
 8003ea6:	6803      	ldr	r3, [r0, #0]
 8003ea8:	4a1c      	ldr	r2, [pc, #112]	; (8003f1c <HAL_UART_MspInit+0x78>)
 8003eaa:	4293      	cmp	r3, r2
{
 8003eac:	b089      	sub	sp, #36	; 0x24
  if(huart->Instance==USART1)
 8003eae:	d11a      	bne.n	8003ee6 <HAL_UART_MspInit+0x42>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003eb0:	4b1b      	ldr	r3, [pc, #108]	; (8003f20 <HAL_UART_MspInit+0x7c>)
    GPIO_InitStruct.Pin = ST_LINK_UART1_TX_Pin|ST_LINK_UART1_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003eb2:	481c      	ldr	r0, [pc, #112]	; (8003f24 <HAL_UART_MspInit+0x80>)
    __HAL_RCC_USART1_CLK_ENABLE();
 8003eb4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003eb6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003eba:	661a      	str	r2, [r3, #96]	; 0x60
 8003ebc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003ebe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003ec2:	9301      	str	r3, [sp, #4]
 8003ec4:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = ST_LINK_UART1_TX_Pin|ST_LINK_UART1_RX_Pin;
 8003ec6:	23c0      	movs	r3, #192	; 0xc0
 8003ec8:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003eca:	2302      	movs	r3, #2
 8003ecc:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ece:	2300      	movs	r3, #0
 8003ed0:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003ed2:	2303      	movs	r3, #3
 8003ed4:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003ed6:	2307      	movs	r3, #7
 8003ed8:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003eda:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = INTERNAL_UART3_TX_Pin|INTERNAL_UART3_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003edc:	f7fc fc40 	bl	8000760 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8003ee0:	b009      	add	sp, #36	; 0x24
 8003ee2:	f85d fb04 	ldr.w	pc, [sp], #4
  else if(huart->Instance==USART3)
 8003ee6:	4a10      	ldr	r2, [pc, #64]	; (8003f28 <HAL_UART_MspInit+0x84>)
 8003ee8:	4293      	cmp	r3, r2
 8003eea:	d1f9      	bne.n	8003ee0 <HAL_UART_MspInit+0x3c>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003eec:	4b0c      	ldr	r3, [pc, #48]	; (8003f20 <HAL_UART_MspInit+0x7c>)
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003eee:	480f      	ldr	r0, [pc, #60]	; (8003f2c <HAL_UART_MspInit+0x88>)
    __HAL_RCC_USART3_CLK_ENABLE();
 8003ef0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003ef2:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8003ef6:	659a      	str	r2, [r3, #88]	; 0x58
 8003ef8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003efa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003efe:	9302      	str	r3, [sp, #8]
 8003f00:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = INTERNAL_UART3_TX_Pin|INTERNAL_UART3_RX_Pin;
 8003f02:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003f06:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f08:	2302      	movs	r3, #2
 8003f0a:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f0c:	2300      	movs	r3, #0
 8003f0e:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003f10:	2303      	movs	r3, #3
 8003f12:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003f14:	2307      	movs	r3, #7
 8003f16:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003f18:	a903      	add	r1, sp, #12
 8003f1a:	e7df      	b.n	8003edc <HAL_UART_MspInit+0x38>
 8003f1c:	40013800 	.word	0x40013800
 8003f20:	40021000 	.word	0x40021000
 8003f24:	48000400 	.word	0x48000400
 8003f28:	40004800 	.word	0x40004800
 8003f2c:	48000c00 	.word	0x48000c00

08003f30 <HAL_PCD_MspInit>:
  }

}

void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8003f30:	b510      	push	{r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hpcd->Instance==USB_OTG_FS)
 8003f32:	6803      	ldr	r3, [r0, #0]
 8003f34:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
{
 8003f38:	b088      	sub	sp, #32
  if(hpcd->Instance==USB_OTG_FS)
 8003f3a:	d138      	bne.n	8003fae <HAL_PCD_MspInit+0x7e>
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP 
    */
    GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003f3c:	2400      	movs	r4, #0
    GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
 8003f3e:	f44f 7300 	mov.w	r3, #512	; 0x200
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8003f42:	a903      	add	r1, sp, #12
 8003f44:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
 8003f48:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003f4a:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f4c:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8003f4e:	f7fc fc07 	bl	8000760 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_OTG_FS_ID_Pin|USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 8003f52:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8003f56:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f58:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f5a:	2302      	movs	r3, #2
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8003f5c:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
 8003f60:	f504 3404 	add.w	r4, r4, #135168	; 0x21000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f64:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003f66:	2303      	movs	r3, #3
 8003f68:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f6a:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8003f6c:	230a      	movs	r3, #10
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f6e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8003f72:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f74:	f7fc fbf4 	bl	8000760 <HAL_GPIO_Init>
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8003f78:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8003f7a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003f7e:	64e3      	str	r3, [r4, #76]	; 0x4c
 8003f80:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8003f82:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003f86:	9301      	str	r3, [sp, #4]
 8003f88:	9b01      	ldr	r3, [sp, #4]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003f8a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003f8c:	00db      	lsls	r3, r3, #3
 8003f8e:	d410      	bmi.n	8003fb2 <HAL_PCD_MspInit+0x82>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f90:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003f92:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003f96:	65a3      	str	r3, [r4, #88]	; 0x58
 8003f98:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003f9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f9e:	9302      	str	r3, [sp, #8]
 8003fa0:	9b02      	ldr	r3, [sp, #8]
      HAL_PWREx_EnableVddUSB();
 8003fa2:	f7fc fe47 	bl	8000c34 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 8003fa6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003fa8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003fac:	65a3      	str	r3, [r4, #88]	; 0x58
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8003fae:	b008      	add	sp, #32
 8003fb0:	bd10      	pop	{r4, pc}
      HAL_PWREx_EnableVddUSB();
 8003fb2:	f7fc fe3f 	bl	8000c34 <HAL_PWREx_EnableVddUSB>
}
 8003fb6:	e7fa      	b.n	8003fae <HAL_PCD_MspInit+0x7e>

08003fb8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priorty.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003fb8:	b510      	push	{r4, lr}
  uint32_t              uwTimclock = 0;
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;
  
  /*Configure the TIM17 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, TickPriority ,0); 
 8003fba:	4601      	mov	r1, r0
{
 8003fbc:	b088      	sub	sp, #32
  HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, TickPriority ,0); 
 8003fbe:	2200      	movs	r2, #0
 8003fc0:	201a      	movs	r0, #26
 8003fc2:	f7fc facb 	bl	800055c <HAL_NVIC_SetPriority>
  
  /* Enable the TIM17 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn); 
 8003fc6:	201a      	movs	r0, #26
 8003fc8:	f7fc fafc 	bl	80005c4 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM17 clock */
  __HAL_RCC_TIM17_CLK_ENABLE();
 8003fcc:	4b14      	ldr	r3, [pc, #80]	; (8004020 <HAL_InitTick+0x68>)
   
  /* Compute the prescaler value to have TIM17 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
  
  /* Initialize TIM17 */
  htim17.Instance = TIM17;
 8003fce:	4c15      	ldr	r4, [pc, #84]	; (8004024 <HAL_InitTick+0x6c>)
  __HAL_RCC_TIM17_CLK_ENABLE();
 8003fd0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003fd2:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8003fd6:	661a      	str	r2, [r3, #96]	; 0x60
 8003fd8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003fda:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003fde:	9302      	str	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003fe0:	a901      	add	r1, sp, #4
 8003fe2:	a803      	add	r0, sp, #12
  __HAL_RCC_TIM17_CLK_ENABLE();
 8003fe4:	9b02      	ldr	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003fe6:	f7fd fa23 	bl	8001430 <HAL_RCC_GetClockConfig>
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8003fea:	f7fd fa0f 	bl	800140c <HAL_RCC_GetPCLK2Freq>
  htim17.Instance = TIM17;
 8003fee:	4b0e      	ldr	r3, [pc, #56]	; (8004028 <HAL_InitTick+0x70>)
 8003ff0:	6023      	str	r3, [r4, #0]
  + Period = [(TIM17CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim17.Init.Period = (1000000 / 1000) - 1;
 8003ff2:	f240 33e7 	movw	r3, #999	; 0x3e7
 8003ff6:	60e3      	str	r3, [r4, #12]
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8003ff8:	4b0c      	ldr	r3, [pc, #48]	; (800402c <HAL_InitTick+0x74>)
 8003ffa:	fbb0 f0f3 	udiv	r0, r0, r3
 8003ffe:	3801      	subs	r0, #1
  htim17.Init.Prescaler = uwPrescalerValue;
  htim17.Init.ClockDivision = 0;
 8004000:	2300      	movs	r3, #0
  htim17.Init.Prescaler = uwPrescalerValue;
 8004002:	6060      	str	r0, [r4, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
  if(HAL_TIM_Base_Init(&htim17) == HAL_OK)
 8004004:	4620      	mov	r0, r4
  htim17.Init.ClockDivision = 0;
 8004006:	6123      	str	r3, [r4, #16]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004008:	60a3      	str	r3, [r4, #8]
  if(HAL_TIM_Base_Init(&htim17) == HAL_OK)
 800400a:	f7fd ffdd 	bl	8001fc8 <HAL_TIM_Base_Init>
 800400e:	b920      	cbnz	r0, 800401a <HAL_InitTick+0x62>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim17);
 8004010:	4620      	mov	r0, r4
 8004012:	f7fd fea7 	bl	8001d64 <HAL_TIM_Base_Start_IT>
  }
  
  /* Return function status */
  return HAL_ERROR;
}
 8004016:	b008      	add	sp, #32
 8004018:	bd10      	pop	{r4, pc}
  return HAL_ERROR;
 800401a:	2001      	movs	r0, #1
 800401c:	e7fb      	b.n	8004016 <HAL_InitTick+0x5e>
 800401e:	bf00      	nop
 8004020:	40021000 	.word	0x40021000
 8004024:	200013bc 	.word	0x200013bc
 8004028:	40014800 	.word	0x40014800
 800402c:	000f4240 	.word	0x000f4240

08004030 <NMI_Handler>:
 8004030:	4770      	bx	lr

08004032 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8004032:	e7fe      	b.n	8004032 <HardFault_Handler>

08004034 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8004034:	e7fe      	b.n	8004034 <MemManage_Handler>

08004036 <BusFault_Handler>:

/**
* @brief This function handles Prefetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 8004036:	e7fe      	b.n	8004036 <BusFault_Handler>

08004038 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8004038:	e7fe      	b.n	8004038 <UsageFault_Handler>

0800403a <DebugMon_Handler>:

/**
* @brief This function handles Debug monitor.
*/
void DebugMon_Handler(void)
{
 800403a:	4770      	bx	lr

0800403c <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  osSystickHandler();
 800403c:	f7fe bd13 	b.w	8002a66 <osSystickHandler>

08004040 <EXTI9_5_IRQHandler>:

/**
* @brief This function handles EXTI line[9:5] interrupts.
*/
void EXTI9_5_IRQHandler(void)
{
 8004040:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8004042:	2020      	movs	r0, #32
 8004044:	f7fc fc6e 	bl	8000924 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 8004048:	2040      	movs	r0, #64	; 0x40
 800404a:	f7fc fc6b 	bl	8000924 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 800404e:	2080      	movs	r0, #128	; 0x80
 8004050:	f7fc fc68 	bl	8000924 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8004054:	f44f 7080 	mov.w	r0, #256	; 0x100
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8004058:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 800405c:	f7fc bc62 	b.w	8000924 <HAL_GPIO_EXTI_IRQHandler>

08004060 <TIM1_TRG_COM_TIM17_IRQHandler>:
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 8004060:	4801      	ldr	r0, [pc, #4]	; (8004068 <TIM1_TRG_COM_TIM17_IRQHandler+0x8>)
 8004062:	f7fd be9b 	b.w	8001d9c <HAL_TIM_IRQHandler>
 8004066:	bf00      	nop
 8004068:	200013bc 	.word	0x200013bc

0800406c <EXTI15_10_IRQHandler>:

/**
* @brief This function handles EXTI line[15:10] interrupts.
*/
void EXTI15_10_IRQHandler(void)
{
 800406c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 800406e:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8004072:	f7fc fc57 	bl	8000924 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 8004076:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800407a:	f7fc fc53 	bl	8000924 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 800407e:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8004082:	f7fc fc4f 	bl	8000924 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 8004086:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800408a:	f7fc fc4b 	bl	8000924 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 800408e:	f44f 4000 	mov.w	r0, #32768	; 0x8000
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8004092:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8004096:	f7fc bc45 	b.w	8000924 <HAL_GPIO_EXTI_IRQHandler>
	...

0800409c <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800409c:	490f      	ldr	r1, [pc, #60]	; (80040dc <SystemInit+0x40>)
 800409e:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 80040a2:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80040a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80040aa:	4b0d      	ldr	r3, [pc, #52]	; (80040e0 <SystemInit+0x44>)
 80040ac:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 80040ae:	2000      	movs	r0, #0
  RCC->CR |= RCC_CR_MSION;
 80040b0:	f042 0201 	orr.w	r2, r2, #1
 80040b4:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000U;
 80040b6:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 80040b8:	681a      	ldr	r2, [r3, #0]
 80040ba:	f022 52a8 	bic.w	r2, r2, #352321536	; 0x15000000
 80040be:	f422 2210 	bic.w	r2, r2, #589824	; 0x90000
 80040c2:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 80040c4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80040c8:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80040ca:	681a      	ldr	r2, [r3, #0]
 80040cc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80040d0:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 80040d2:	6198      	str	r0, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80040d4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80040d8:	608b      	str	r3, [r1, #8]
 80040da:	4770      	bx	lr
 80040dc:	e000ed00 	.word	0xe000ed00
 80040e0:	40021000 	.word	0x40021000

080040e4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80040e4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800411c <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80040e8:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80040ea:	e003      	b.n	80040f4 <LoopCopyDataInit>

080040ec <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80040ec:	4b0c      	ldr	r3, [pc, #48]	; (8004120 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80040ee:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80040f0:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80040f2:	3104      	adds	r1, #4

080040f4 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80040f4:	480b      	ldr	r0, [pc, #44]	; (8004124 <LoopForever+0xa>)
	ldr	r3, =_edata
 80040f6:	4b0c      	ldr	r3, [pc, #48]	; (8004128 <LoopForever+0xe>)
	adds	r2, r0, r1
 80040f8:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80040fa:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80040fc:	d3f6      	bcc.n	80040ec <CopyDataInit>
	ldr	r2, =_sbss
 80040fe:	4a0b      	ldr	r2, [pc, #44]	; (800412c <LoopForever+0x12>)
	b	LoopFillZerobss
 8004100:	e002      	b.n	8004108 <LoopFillZerobss>

08004102 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8004102:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8004104:	f842 3b04 	str.w	r3, [r2], #4

08004108 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8004108:	4b09      	ldr	r3, [pc, #36]	; (8004130 <LoopForever+0x16>)
	cmp	r2, r3
 800410a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 800410c:	d3f9      	bcc.n	8004102 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800410e:	f7ff ffc5 	bl	800409c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004112:	f000 f811 	bl	8004138 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004116:	f7ff fae7 	bl	80036e8 <main>

0800411a <LoopForever>:

LoopForever:
    b LoopForever
 800411a:	e7fe      	b.n	800411a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800411c:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8004120:	08004228 	.word	0x08004228
	ldr	r0, =_sdata
 8004124:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8004128:	20000008 	.word	0x20000008
	ldr	r2, =_sbss
 800412c:	20000008 	.word	0x20000008
	ldr	r3, = _ebss
 8004130:	200013fc 	.word	0x200013fc

08004134 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004134:	e7fe      	b.n	8004134 <ADC1_2_IRQHandler>
	...

08004138 <__libc_init_array>:
 8004138:	b570      	push	{r4, r5, r6, lr}
 800413a:	4e0d      	ldr	r6, [pc, #52]	; (8004170 <__libc_init_array+0x38>)
 800413c:	4c0d      	ldr	r4, [pc, #52]	; (8004174 <__libc_init_array+0x3c>)
 800413e:	1ba4      	subs	r4, r4, r6
 8004140:	10a4      	asrs	r4, r4, #2
 8004142:	2500      	movs	r5, #0
 8004144:	42a5      	cmp	r5, r4
 8004146:	d109      	bne.n	800415c <__libc_init_array+0x24>
 8004148:	4e0b      	ldr	r6, [pc, #44]	; (8004178 <__libc_init_array+0x40>)
 800414a:	4c0c      	ldr	r4, [pc, #48]	; (800417c <__libc_init_array+0x44>)
 800414c:	f000 f818 	bl	8004180 <_init>
 8004150:	1ba4      	subs	r4, r4, r6
 8004152:	10a4      	asrs	r4, r4, #2
 8004154:	2500      	movs	r5, #0
 8004156:	42a5      	cmp	r5, r4
 8004158:	d105      	bne.n	8004166 <__libc_init_array+0x2e>
 800415a:	bd70      	pop	{r4, r5, r6, pc}
 800415c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004160:	4798      	blx	r3
 8004162:	3501      	adds	r5, #1
 8004164:	e7ee      	b.n	8004144 <__libc_init_array+0xc>
 8004166:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800416a:	4798      	blx	r3
 800416c:	3501      	adds	r5, #1
 800416e:	e7f2      	b.n	8004156 <__libc_init_array+0x1e>
 8004170:	08004220 	.word	0x08004220
 8004174:	08004220 	.word	0x08004220
 8004178:	08004220 	.word	0x08004220
 800417c:	08004224 	.word	0x08004224

08004180 <_init>:
 8004180:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004182:	bf00      	nop
 8004184:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004186:	bc08      	pop	{r3}
 8004188:	469e      	mov	lr, r3
 800418a:	4770      	bx	lr

0800418c <_fini>:
 800418c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800418e:	bf00      	nop
 8004190:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004192:	bc08      	pop	{r3}
 8004194:	469e      	mov	lr, r3
 8004196:	4770      	bx	lr
