ncverilog: 14.10-p001: (c) Copyright 1995-2014 Cadence Design Systems, Inc.
TOOL:	ncverilog	14.10-p001: Started on Mar 03, 2015 at 21:04:03 PST
ncverilog
	problem_2.v
Recompiling... reason: file './problem_2.v' is newer than expected.
	expected: Tue Mar  3 20:58:33 2015
	actual:   Tue Mar  3 21:03:28 2015
file: problem_2.v
	module worklib.t_Problem_2:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.t_Problem_2:v <0x1fccd080>
			streams:   2, words:   968
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		          Instances  Unique
		Modules:          2       2
		Primitives:      15       3
		Registers:        4       4
		Scalar wires:     4       -
		Initial blocks:   3       3
	Writing initial simulation snapshot: worklib.t_Problem_2:v
Loading snapshot worklib.t_Problem_2:v .................... Done
ncsim> source /apps/cadence/INCISIV141/tools/inca/files/ncsimrc
ncsim> run
ncsim: *W,DVEXACC: some objects excluded from $dumpvars due to access restrictions, use +access+r on command line for access to all objects.
            File: ./problem_2.v, line = 50, pos = 8
           Scope: t_Problem_2
            Time: 5 NS + 0

Simulation complete via $finish(1) at time 100 NS + 0
./problem_2.v:44    #100 $finish;
ncsim> exit
TOOL:	ncverilog	14.10-p001: Exiting on Mar 03, 2015 at 21:04:10 PST  (total: 00:00:07)
