
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.24+1 (git sha1 1f6ac926a, clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Running command `read_verilog -sv ./obj/art32.sv; read_verilog ../kernel_ram.v ../pll.v ../mult16.v ../uart.v ../ddr.v ../tmds_encoder.v; synth_ecp5 -top Art32 -json ./obj/art32.json; write_verilog ./obj/art32.v' --

1. Executing Verilog-2005 frontend: ./obj/art32.sv
Parsing SystemVerilog input from `./obj/art32.sv' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (./obj/art32.sv:3800)
Warning: Yosys has only limited support for tri-state logic at the moment. (./obj/art32.sv:3803)
Generating RTLIL representation for module `\FlagRegister'.
Generating RTLIL representation for module `\Mmu'.
Generating RTLIL representation for module `\ProgramCounter__32'.
Generating RTLIL representation for module `\OE'.
Generating RTLIL representation for module `\KernelModeRegister'.
Generating RTLIL representation for module `\Adder__32'.
Generating RTLIL representation for module `\Mult32'.
Generating RTLIL representation for module `\Alu__32'.
Generating RTLIL representation for module `\CE'.
Generating RTLIL representation for module `\ConditionUnit'.
Generating RTLIL representation for module `\ImmediateDecoder'.
Generating RTLIL representation for module `\DviSerializer'.
Generating RTLIL representation for module `\BitmapMemory'.
Warning: Replacing memory \__tmp_9 with list of registers. See ./obj/art32.sv:1230
Warning: Replacing memory \__tmp_8 with list of registers. See ./obj/art32.sv:1229
./obj/art32.sv:1229: ERROR: Invalid array access.
