line 5: <WARNING> must be B, D, C or SP register specified
line 6: <WARNING> must be B or D register specified
line 8: <WARNING> must be B or D register specified

[31;1mErrors: 1
[0m
[30;1mCode analysis results:
[0m______________________________
00000000: 01001010
00000001: 00001110
00000010: 00000010
00000011: 00001001
00000100: 00000010
00000101: 00000001
00000110: 00010010
00000111: 00110010
00001000: 00000001
00001001: 00000010
00001010: 00001010
00001011: 11011011
00001100: 00000001
00001101: 11010011
00001110: 00000001
00001111: 11101011
00010000: 11100011
00010001: 00101010
00010010: 00000001
00010011: 00000010
