$date
	Mon Jan 10 19:24:55 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_testbench $end
$var wire 1 ! res $end
$var wire 1 " f1 $end
$var wire 1 # f0 $end
$var wire 1 $ cout $end
$var wire 1 % cin $end
$var wire 1 & b $end
$var wire 1 ' a $end
$scope module dut $end
$var wire 1 ( B0 $end
$var wire 1 ) B1 $end
$var wire 1 * BB $end
$var wire 1 $ COUT $end
$var wire 1 + F0n $end
$var wire 1 , F1n $end
$var wire 1 ! RES $end
$var wire 1 - w0 $end
$var wire 1 . w1 $end
$var wire 1 / w2 $end
$var wire 1 0 x0 $end
$var wire 1 1 x1 $end
$var wire 1 2 x2 $end
$var wire 1 3 x3 $end
$var wire 1 4 y0 $end
$var wire 1 5 y1 $end
$var wire 1 6 y2 $end
$var wire 1 7 y3 $end
$var wire 1 8 z0 $end
$var wire 1 9 z1 $end
$var wire 1 : z2 $end
$var wire 1 ; z3 $end
$var wire 1 " F1 $end
$var wire 1 # F0 $end
$var wire 1 % CIN $end
$var wire 1 & B $end
$var wire 1 ' A $end
$upscope $end
$scope module tester $end
$var wire 1 $ p1 $end
$var wire 1 ! p2 $end
$var reg 1 ' t1 $end
$var reg 1 & t2 $end
$var reg 1 % t3 $end
$var reg 1 " t4 $end
$var reg 1 # t5 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0;
0:
09
08
07
06
05
14
13
02
01
00
0/
1.
0-
1,
1+
1*
1)
1(
0'
1&
1%
1$
0#
0"
0!
$end
#100000
04
15
0+
1#
#200000
16
05
1+
0,
0#
1"
#300000
1!
1;
06
17
0+
1#
#400000
