; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16

define void @triton_per_fused_div_rsub_sum_2(ptr addrspace(1) %0, ptr addrspace(1) %1, i32 %2, i32 %3) local_unnamed_addr !dbg !7 {
  %5 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #3, !dbg !10
  %6 = icmp slt i32 %5, 4, !dbg !11
  %7 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %8 = and i32 %7, 31, !dbg !12
  %9 = lshr i32 %7, 5, !dbg !12
  %10 = shl i32 %5, 4, !dbg !13
  %11 = shl i32 %7, 2, !dbg !14
  %12 = and i32 %11, 192, !dbg !14
  %13 = add i32 %10, %12, !dbg !15
  %14 = and i32 %7, 15, !dbg !16
  %15 = or disjoint i32 %13, %14, !dbg !17
  %16 = sext i32 %15 to i64, !dbg !18
  %17 = getelementptr float, ptr addrspace(1) %1, i64 %16, !dbg !18
  %18 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %17, i1 %6, i32 0, i1 %6) #3, !dbg !19
  %19 = bitcast i32 %18 to float, !dbg !19
  %20 = fsub float 1.000000e+00, %19, !dbg !20
  %21 = select i1 %6, float %20, float 0.000000e+00, !dbg !21
  %22 = bitcast float %21 to i32, !dbg !22
  %23 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %22, i32 16, i32 31), !dbg !22
  %24 = bitcast i32 %23 to float, !dbg !22
  %25 = fadd float %21, %24, !dbg !26
  %26 = bitcast float %25 to i32, !dbg !22
  %27 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %26, i32 8, i32 31), !dbg !22
  %28 = bitcast i32 %27 to float, !dbg !22
  %29 = fadd float %25, %28, !dbg !26
  %30 = bitcast float %29 to i32, !dbg !22
  %31 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %30, i32 4, i32 31), !dbg !22
  %32 = bitcast i32 %31 to float, !dbg !22
  %33 = fadd float %29, %32, !dbg !26
  %34 = bitcast float %33 to i32, !dbg !22
  %35 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %34, i32 2, i32 31), !dbg !22
  %36 = bitcast i32 %35 to float, !dbg !22
  %37 = fadd float %33, %36, !dbg !26
  %38 = bitcast float %37 to i32, !dbg !22
  %39 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %38, i32 1, i32 31), !dbg !22
  %40 = bitcast i32 %39 to float, !dbg !22
  %41 = fadd float %37, %40, !dbg !26
  %42 = icmp eq i32 %8, 0, !dbg !22
  %43 = and i32 %9, 1, !dbg !22
  %44 = getelementptr float, ptr addrspace(3) @global_smem, i32 %43, !dbg !22
  %45 = bitcast float %41 to <1 x i32>, !dbg !22
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %44, <1 x i32> %45, i1 %42) #3, !dbg !22
  tail call void @llvm.nvvm.barrier0(), !dbg !22
  %46 = icmp slt i32 %7, 2, !dbg !22
  %47 = getelementptr float, ptr addrspace(3) @global_smem, i32 %7, !dbg !22
  %48 = tail call i32 asm sideeffect "@$2 ld.shared.b32 $0, [ $1 + 0 ];", "=r,r,b"(ptr addrspace(3) %47, i1 %46) #3, !dbg !22
  %49 = bitcast i32 %48 to float, !dbg !22
  %50 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %48, i32 1, i32 31), !dbg !22
  %51 = bitcast i32 %50 to float, !dbg !22
  %52 = fadd float %49, %51, !dbg !26
  %53 = and i32 %7, 1, !dbg !22
  %54 = icmp eq i32 %53, 0, !dbg !22
  %55 = and i1 %46, %54, !dbg !22
  %56 = bitcast float %52 to <1 x i32>, !dbg !22
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %47, <1 x i32> %56, i1 %55) #3, !dbg !22
  tail call void @llvm.nvvm.barrier0(), !dbg !22
  %57 = load float, ptr addrspace(3) @global_smem, align 16, !dbg !22
  %58 = select i1 %6, float %19, float 0.000000e+00, !dbg !28
  tail call void @llvm.nvvm.barrier0(), !dbg !29
  %59 = bitcast float %58 to i32, !dbg !29
  %60 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %59, i32 16, i32 31), !dbg !29
  %61 = bitcast i32 %60 to float, !dbg !29
  %62 = fadd float %58, %61, !dbg !31
  %63 = bitcast float %62 to i32, !dbg !29
  %64 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %63, i32 8, i32 31), !dbg !29
  %65 = bitcast i32 %64 to float, !dbg !29
  %66 = fadd float %62, %65, !dbg !31
  %67 = bitcast float %66 to i32, !dbg !29
  %68 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %67, i32 4, i32 31), !dbg !29
  %69 = bitcast i32 %68 to float, !dbg !29
  %70 = fadd float %66, %69, !dbg !31
  %71 = bitcast float %70 to i32, !dbg !29
  %72 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %71, i32 2, i32 31), !dbg !29
  %73 = bitcast i32 %72 to float, !dbg !29
  %74 = fadd float %70, %73, !dbg !31
  %75 = bitcast float %74 to i32, !dbg !29
  %76 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %75, i32 1, i32 31), !dbg !29
  %77 = bitcast i32 %76 to float, !dbg !29
  %78 = fadd float %74, %77, !dbg !31
  %79 = bitcast float %78 to <1 x i32>, !dbg !29
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %44, <1 x i32> %79, i1 %42) #3, !dbg !29
  tail call void @llvm.nvvm.barrier0(), !dbg !29
  %80 = tail call i32 asm sideeffect "@$2 ld.shared.b32 $0, [ $1 + 0 ];", "=r,r,b"(ptr addrspace(3) %47, i1 %46) #3, !dbg !29
  %81 = bitcast i32 %80 to float, !dbg !29
  %82 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %80, i32 1, i32 31), !dbg !29
  %83 = bitcast i32 %82 to float, !dbg !29
  %84 = fadd float %81, %83, !dbg !31
  %85 = bitcast float %84 to <1 x i32>, !dbg !29
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %47, <1 x i32> %85, i1 %55) #3, !dbg !29
  tail call void @llvm.nvvm.barrier0(), !dbg !29
  %86 = load float, ptr addrspace(3) @global_smem, align 16, !dbg !29
  %87 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %57, float %86) #3, !dbg !32
  tail call void @llvm.nvvm.barrier0(), !dbg !33
  %88 = sext i32 %5 to i64, !dbg !34
  %89 = getelementptr float, ptr addrspace(1) %0, i64 %88, !dbg !34
  %urem = and i32 %7, 63, !dbg !35
  %90 = icmp eq i32 %urem, 0, !dbg !35
  %91 = bitcast float %87 to i32, !dbg !35
  %92 = and i1 %90, %6, !dbg !35
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %91, ptr addrspace(1) %89, i1 %92) #3, !dbg !35
  ret void, !dbg !36
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind memory(inaccessiblemem: readwrite)
declare i32 @llvm.nvvm.shfl.sync.bfly.i32(i32, i32, i32, i32) #1

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #2

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind memory(inaccessiblemem: readwrite) }
attributes #2 = { convergent nocallback nounwind }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cd4rhaf4phdvnntov5hlbh5ylkves47o2emp2p4ckzocfubnqe5p.py", directory: "inductor_cache/d4")
!4 = !{ptr @triton_per_fused_div_rsub_sum_2, !"kernel", i32 1}
!5 = !{ptr @triton_per_fused_div_rsub_sum_2, !"reqntidx", i32 64}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_per_fused_div_rsub_sum_2", linkageName: "triton_per_fused_div_rsub_sum_2", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 23, column: 28, scope: !7)
!11 = !DILocation(line: 25, column: 21, scope: !7)
!12 = !DILocation(line: 26, column: 34, scope: !7)
!13 = !DILocation(line: 31, column: 33, scope: !7)
!14 = !DILocation(line: 31, column: 42, scope: !7)
!15 = !DILocation(line: 31, column: 38, scope: !7)
!16 = !DILocation(line: 31, column: 61, scope: !7)
!17 = !DILocation(line: 31, column: 56, scope: !7)
!18 = !DILocation(line: 31, column: 30, scope: !7)
!19 = !DILocation(line: 31, column: 68, scope: !7)
!20 = !DILocation(line: 33, column: 18, scope: !7)
!21 = !DILocation(line: 35, column: 33, scope: !7)
!22 = !DILocation(line: 267, column: 36, scope: !23, inlinedAt: !25)
!23 = distinct !DILexicalBlockFile(scope: !7, file: !24, discriminator: 0)
!24 = !DIFile(filename: "standard.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/triton/language")
!25 = !DILocation(line: 36, column: 24, scope: !7)
!26 = !DILocation(line: 256, column: 15, scope: !27, inlinedAt: !25)
!27 = distinct !DILexicalBlockFile(scope: !23, file: !24, discriminator: 0)
!28 = !DILocation(line: 38, column: 33, scope: !7)
!29 = !DILocation(line: 267, column: 36, scope: !23, inlinedAt: !30)
!30 = !DILocation(line: 39, column: 25, scope: !7)
!31 = !DILocation(line: 256, column: 15, scope: !27, inlinedAt: !30)
!32 = !DILocation(line: 40, column: 19, scope: !7)
!33 = !DILocation(line: 41, column: 4, scope: !7)
!34 = !DILocation(line: 42, column: 28, scope: !7)
!35 = !DILocation(line: 42, column: 40, scope: !7)
!36 = !DILocation(line: 42, column: 4, scope: !7)
