iverilog -g2012 -o sim.out -I ../design/ tb_system_top.v ../design/system_top.v