AArch64 MP+dmb.syll+dmb.st
"DMB.SYdWWLL RfeLP DMB.STdRR FrePL"
Cycle=RfeLP DMB.STdRR FrePL DMB.SYdWWLL
Relax=
Safe=DMB.STdRR DMB.SYdWW FrePL RfeLP
Prefetch=0:x=F,0:y=W,1:y=F,1:x=T
Com=Rf Fr
Orig=DMB.SYdWWLL RfeLP DMB.STdRR FrePL
{
0:X1=x; 0:X3=y;
1:X1=y; 1:X3=x;
}
 P0           | P1          ;
 MOV W0,#1    | LDR W0,[X1] ;
 STLR W0,[X1] | DMB ST      ;
 DMB SY       | LDR W2,[X3] ;
 MOV W2,#1    |             ;
 STLR W2,[X3] |             ;
exists
(1:X0=1 /\ 1:X2=0)
