5 a 1 * 0
8 /data/cf/uvlogic1/uvg/trevorw/projects/covered/diags/verilog -t main -vcd for3.vcd -o for3.cdd -v for3.v
3 0 $root $root NA 0 0 1
3 0 main main for3.v 1 21 1
2 1 6 80008 1 0 20004 0 0 32 64 0 0 0 0 0 0 0 0
2 2 6 60006 0 1 400 0 0 i
2 3 6 60008 1 37 1006 1 2
2 4 6 110011 0 1 400 0 0 i
2 5 6 110013 a 52 26002 0 4 32 2 aa aa aa aa aa aa aa aa
2 6 8 80008 a 1 1c 0 0 i
2 7 8 40004 0 1 400 0 0 a
2 8 8 40008 a 37 2e 6 7
2 9 6 d000e 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 10 6 b000b b 1 c 0 0 i
2 11 6 b000e b d 2028e 9 10 1 2 1102
1 i 3 83000b 1 0 31 0 32 1 7faa aa aa aa aa aa aa aa
1 a 3 83000e 1 0 31 0 32 1 7faa aa aa aa aa aa aa aa
1 b 3 30011 1 0 31 0 32 1 aa aa aa aa aa aa aa aa
4 5 11 11
4 8 5 5
4 11 8 0
4 3 11 11
