// Seed: 3272664950
module module_0 (
    output tri1 id_0,
    output wor id_1,
    input supply0 id_2,
    input supply0 id_3,
    input tri1 id_4,
    input tri1 id_5,
    input wor id_6
);
endmodule
module module_1 (
    input uwire id_0,
    input supply0 id_1,
    input tri0 id_2,
    input tri id_3,
    input supply1 id_4,
    input supply0 id_5,
    output supply1 id_6,
    input supply0 id_7,
    input wand id_8,
    input tri0 id_9,
    output wire id_10,
    input tri1 id_11,
    output uwire id_12,
    output uwire id_13,
    input wire id_14
);
  wire id_16;
  module_0 modCall_1 (
      id_6,
      id_10,
      id_14,
      id_5,
      id_1,
      id_3,
      id_11
  );
  logic id_17, id_18;
  and primCall (id_10, id_2, id_4, id_9, id_0, id_1, id_16, id_7, id_3);
endmodule
