
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                 Version T-2022.03 for linux64 - Feb 22, 2022 

                    Copyright (c) 1988 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
#======================================================
#
# Synopsys Synthesis Scripts (Design Vision dctcl mode)
#
#======================================================
#======================================================
#  Set Libraries
#======================================================
set search_path {./../01_RTL \
                 ./ \
                   ~iclabta01/umc018/Synthesis/ \
                   /usr/synthesis/libraries/syn/ \
                   /usr/synthesis/dw/ }
./../01_RTL  ./  ~iclabta01/umc018/Synthesis/  /usr/synthesis/libraries/syn/  /usr/synthesis/dw/ 
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library {* dw_foundation.sldb standard.sldb slow.db}
* dw_foundation.sldb standard.sldb slow.db
set target_library {slow.db}
slow.db
#report_lib slow
#======================================================
#  Global Parameters
#======================================================
set DESIGN "CONV"
CONV
set CYCLE1 10.1
10.1
set CYCLE2 11.1
11.1
#======================================================
#  Read RTL Code
#======================================================
set hdlin_auto_save_templates TRUE
TRUE
read_sverilog  $DESIGN\.v
Loading db file '/usr/cad/synopsys/synthesis/2022.03/libraries/syn/dw_foundation.sldb'
Loading db file '/usr/cad/synopsys/synthesis/2022.03/libraries/syn/standard.sldb'
Loading db file '/RAID2/COURSE/iclab/iclabta01/umc018/Synthesis/slow.db'
Loading db file '/usr/cad/synopsys/synthesis/2022.03/libraries/syn/gtech.db'
  Loading link library 'slow'
  Loading link library 'gtech'
Loading sverilog file '/RAID2/COURSE/iclab/iclab034/Lab07/PRACTICE/01_RTL/CONV.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /RAID2/COURSE/iclab/iclab034/Lab07/PRACTICE/01_RTL/CONV.v
Opening include file synchronizer.v
Opening include file syn_XOR.v

Inferred memory devices in process
	in routine CONV line 34 in file
		'/RAID2/COURSE/iclab/iclab034/Lab07/PRACTICE/01_RTL/CONV.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        x_reg        | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|        h_reg        | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine CONV line 58 in file
		'/RAID2/COURSE/iclab/iclab034/Lab07/PRACTICE/01_RTL/CONV.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      h_exe_reg      | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine CONV line 72 in file
		'/RAID2/COURSE/iclab/iclab034/Lab07/PRACTICE/01_RTL/CONV.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      x_exe_reg      | Flip-flop |  21   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine CONV line 102 in file
		'/RAID2/COURSE/iclab/iclab034/Lab07/PRACTICE/01_RTL/CONV.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    out_data_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    out_valid_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine CONV line 114 in file
		'/RAID2/COURSE/iclab/iclab034/Lab07/PRACTICE/01_RTL/CONV.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     count_1_reg     | Flip-flop |   2   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine CONV line 124 in file
		'/RAID2/COURSE/iclab/iclab034/Lab07/PRACTICE/01_RTL/CONV.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     count_2_reg     | Flip-flop |   3   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine CONV line 137 in file
		'/RAID2/COURSE/iclab/iclab034/Lab07/PRACTICE/01_RTL/CONV.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     in_end_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine CONV line 150 in file
		'/RAID2/COURSE/iclab/iclab034/Lab07/PRACTICE/01_RTL/CONV.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   count_mult_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/RAID2/COURSE/iclab/iclab034/Lab07/PRACTICE/01_RTL/CONV.db:CONV'
Loaded 1 design.
Current design is 'CONV'.
CONV
current_design $DESIGN
Current design is 'CONV'.
{CONV}
#======================================================
#  Global Setting
#======================================================
set_wire_load_mode top
1
set synchronizer_module_name "synchronizer"
synchronizer
set synchronizer_XOR_module_name "syn_XOR"
syn_XOR
#======================================================
#  Set Design Constraints
#======================================================
set_dont_use slow/JKFF*
Information: Building the design 'syn_XOR'. (HDL-193)
Warning: Cannot find the design 'syn_XOR' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'syn_XOR' in 'CONV'. (LINK-5)
1
create_clock -name "clk_1" -period $CYCLE1 clk_1 
Warning: Design 'CONV' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
create_clock -name "clk_2" -period $CYCLE2 clk_2 
Warning: Design 'CONV' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
read_sdc $DESIGN\.sdc

Reading SDC version 2.1...
Warning: Design 'CONV' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'CONV' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'CONV' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'CONV' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'CONV' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_output_delay [ expr $CYCLE2*0.5] -clock clk_2 [all_outputs]  
Warning: Design 'CONV' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_input_delay  [ expr $CYCLE1*0.5] -clock clk_1 [all_inputs]
Warning: Design 'CONV' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_input_delay 0 -clock clk_1 clk_1
Warning: Design 'CONV' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_input_delay 0 -clock clk_2 clk_2
Warning: Design 'CONV' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_input_delay 0 -clock clk_1 rst_n      
Warning: Design 'CONV' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_load 0.05 [all_outputs]
1
#set_multicycle_path 2 -form [get_cells h_reg_2__0_] -to [h_exe_reg_2__0_]
#set_multicycle_path 3 -start -from clk_1 -to clk_2
#set_multicycle_path 2 -hold -start -from clk_1 -to clk_2
#======================================================
#  Optimization
#======================================================
check_design > Report/$DESIGN\.check
set_fix_multiple_port_nets -all -buffer_constants
1
read_sverilog $synchronizer_module_name\.v
Loading sverilog file '/RAID2/COURSE/iclab/iclab034/Lab07/PRACTICE/01_RTL/synchronizer.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /RAID2/COURSE/iclab/iclab034/Lab07/PRACTICE/01_RTL/synchronizer.v

Inferred memory devices in process
	in routine synchronizer line 13 in file
		'/RAID2/COURSE/iclab/iclab034/Lab07/PRACTICE/01_RTL/synchronizer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       A1_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine synchronizer line 21 in file
		'/RAID2/COURSE/iclab/iclab034/Lab07/PRACTICE/01_RTL/synchronizer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       A2_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/RAID2/COURSE/iclab/iclab034/Lab07/PRACTICE/01_RTL/synchronizer.db:synchronizer'
Loaded 1 design.
Current design is 'synchronizer'.
synchronizer
#current_design $synchronizer_module_name
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | S-2021.06-DWBB_202106.0 |     *     |
| Licensed DW Building Blocks        | S-2021.06-DWBB_202106.0 |     *     |
============================================================================

====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler                                                                   |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 3                                      |
| Number of User Hierarchies                              | 0                                      |
| Sequential Cell Count                                   | 2                                      |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 1                                      |
| Number of VT class                                      | 0                                      |
| Number of Clocks                                        | 0                                      |
| Number of Dont Touch cells                              | 0                                      |
| Number of Dont Touch nets                               | 0                                      |
| Number of size only cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
----------------------------------------------------------------------------------------------------
| Variables                                               | Value                                  |
----------------------------------------------------------------------------------------------------
| set_fix_multiple_port_nets                              | -all -buffer_constants                 |
====================================================================================================


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'synchronizer'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'synchronizer' has no optimization constraints set. (OPT-108)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     212.9      0.00       0.0       0.0                          
    0:00:01     212.9      0.00       0.0       0.0                          
    0:00:01     212.9      0.00       0.0       0.0                          
    0:00:01     212.9      0.00       0.0       0.0                          
    0:00:01     212.9      0.00       0.0       0.0                          
    0:00:01     212.9      0.00       0.0       0.0                          
    0:00:01     212.9      0.00       0.0       0.0                          
    0:00:01     139.7      0.00       0.0       0.0                          
    0:00:01     139.7      0.00       0.0       0.0                          
    0:00:01     139.7      0.00       0.0       0.0                          
    0:00:01     139.7      0.00       0.0       0.0                          
    0:00:01     139.7      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     139.7      0.00       0.0       0.0                          
    0:00:01     139.7      0.00       0.0       0.0                          
    0:00:01     139.7      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     139.7      0.00       0.0       0.0                          
    0:00:01     139.7      0.00       0.0       0.0                          
    0:00:01     139.7      0.00       0.0       0.0                          
    0:00:01     139.7      0.00       0.0       0.0                          
    0:00:01     139.7      0.00       0.0       0.0                          
    0:00:01     139.7      0.00       0.0       0.0                          
    0:00:01     139.7      0.00       0.0       0.0                          
    0:00:01     139.7      0.00       0.0       0.0                          
    0:00:01     139.7      0.00       0.0       0.0                          
    0:00:01     139.7      0.00       0.0       0.0                          
    0:00:01     139.7      0.00       0.0       0.0                          
Loading db file '/RAID2/COURSE/iclab/iclabta01/umc018/Synthesis/slow.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
set_dont_touch $synchronizer_module_name
1
read_sverilog $synchronizer_XOR_module_name\.v
Loading sverilog file '/RAID2/COURSE/iclab/iclab034/Lab07/PRACTICE/01_RTL/syn_XOR.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /RAID2/COURSE/iclab/iclab034/Lab07/PRACTICE/01_RTL/syn_XOR.v

Inferred memory devices in process
	in routine syn_XOR line 14 in file
		'/RAID2/COURSE/iclab/iclab034/Lab07/PRACTICE/01_RTL/syn_XOR.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        P_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine syn_XOR line 24 in file
		'/RAID2/COURSE/iclab/iclab034/Lab07/PRACTICE/01_RTL/syn_XOR.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/RAID2/COURSE/iclab/iclab034/Lab07/PRACTICE/01_RTL/syn_XOR.db:syn_XOR'
Loaded 1 design.
Current design is 'syn_XOR'.
syn_XOR
#current_design $synchronizer_XOR_module_name
compile
====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler                                                                   |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 8                                      |
| Number of User Hierarchies                              | 1                                      |
| Sequential Cell Count                                   | 4                                      |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 1                                      |
| Number of VT class                                      | 0                                      |
| Number of Clocks                                        | 0                                      |
| Number of Dont Touch cells                              | 3                                      |
| Number of Dont Touch nets                               | 5                                      |
| Number of size only cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
----------------------------------------------------------------------------------------------------
| Variables                                               | Value                                  |
----------------------------------------------------------------------------------------------------
| set_fix_multiple_port_nets                              | -all -buffer_constants                 |
====================================================================================================


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'syn_XOR'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'syn_XOR' has no optimization constraints set. (OPT-108)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Structuring 'syn_XOR'
  Mapping 'syn_XOR'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00     405.8      0.00       0.0       0.0                          
    0:00:00     405.8      0.00       0.0       0.0                          
    0:00:00     405.8      0.00       0.0       0.0                          
    0:00:00     405.8      0.00       0.0       0.0                          
    0:00:00     405.8      0.00       0.0       0.0                          
    0:00:00     332.6      0.00       0.0       0.0                          
    0:00:00     332.6      0.00       0.0       0.0                          
    0:00:00     332.6      0.00       0.0       0.0                          
    0:00:00     332.6      0.00       0.0       0.0                          
    0:00:00     332.6      0.00       0.0       0.0                          
    0:00:00     332.6      0.00       0.0       0.0                          
    0:00:00     332.6      0.00       0.0       0.0                          
    0:00:00     332.6      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00     332.6      0.00       0.0       0.0                          
    0:00:00     332.6      0.00       0.0       0.0                          
    0:00:00     332.6      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00     332.6      0.00       0.0       0.0                          
    0:00:00     332.6      0.00       0.0       0.0                          
    0:00:00     332.6      0.00       0.0       0.0                          
    0:00:00     332.6      0.00       0.0       0.0                          
    0:00:00     332.6      0.00       0.0       0.0                          
    0:00:00     332.6      0.00       0.0       0.0                          
    0:00:00     332.6      0.00       0.0       0.0                          
    0:00:00     332.6      0.00       0.0       0.0                          
    0:00:00     332.6      0.00       0.0       0.0                          
    0:00:00     332.6      0.00       0.0       0.0                          
    0:00:00     332.6      0.00       0.0       0.0                          
Loading db file '/RAID2/COURSE/iclab/iclabta01/umc018/Synthesis/slow.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
set_dont_touch $synchronizer_XOR_module_name
1
current_design $DESIGN
Current design is 'CONV'.
{CONV}
compile_ultra  
Information: Performing power optimization. (PWR-850)
Analyzing: "/RAID2/COURSE/iclab/iclabta01/umc018/Synthesis/slow.db"
Library analysis succeeded.
====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler WLM                                                               |
| Comand line  | compile_ultra                                                                     |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 204                                    |
| Number of User Hierarchies                              | 2                                      |
| Sequential Cell Count                                   | 77                                     |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 3                                      |
| Number of VT class                                      | 0                                      |
| Number of Clocks                                        | 2                                      |
| Number of Dont Touch cells                              | 33                                     |
| Number of Dont Touch nets                               | 14                                     |
| Number of size only cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
----------------------------------------------------------------------------------------------------
| Variables                                               | Value                                  |
----------------------------------------------------------------------------------------------------
| set_fix_multiple_port_nets                              | -all -buffer_constants                 |
====================================================================================================
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 2 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'CONV'

Loading db file '/RAID2/COURSE/iclab/iclabta01/umc018/Synthesis/slow.db'
Loaded alib file './alib-52/slow.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 3 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'CONV'
Information: Added key list 'DesignWare' to design 'CONV'. (DDB-72)
 Implement Synthetic for 'CONV'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1' in the library 'slow' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: The register 'x_exe_reg[6][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'x_exe_reg[6][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'x_exe_reg[6][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'x_exe_reg[5][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'x_exe_reg[5][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'x_exe_reg[5][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'x_exe_reg[4][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'x_exe_reg[4][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'x_exe_reg[4][2]' is a constant and will be removed. (OPT-1206)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: There is no timing violation in design CONV. Delay-based auto_ungroup will not be performed. (OPT-780)
  Mapping Optimization (Phase 1)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03   18697.7      0.00       0.0       0.0                           2247917.2500
    0:00:03   18687.7      0.00       0.0       0.0                           2247350.2500

  Beginning Constant Register Removal
  -----------------------------------
    0:00:03   18687.7      0.00       0.0       0.0                           2247350.2500
    0:00:03   18687.7      0.00       0.0       0.0                           2247350.2500

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------
    0:00:03   16023.3      0.00       0.0       0.0                           1541403.5000
    0:00:03   16023.3      0.00       0.0       0.0                           1541403.5000
    0:00:03   16023.3      0.00       0.0       0.0                           1541403.5000
    0:00:03   15840.3      0.00       0.0       0.0                           1485230.1250
    0:00:03   15830.3      0.00       0.0       0.0                           1484690.0000
    0:00:04   15830.3      0.00       0.0       0.0                           1484892.7500

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:04   15803.7      0.00       0.0       0.0                           1476669.5000
    0:00:04   15803.7      0.00       0.0       0.0                           1476669.5000
    0:00:04   15803.7      0.00       0.0       0.0                           1476669.5000
    0:00:04   15800.4      0.00       0.0       0.0                           1420653.2500
    0:00:04   15800.4      0.00       0.0       0.0                           1420653.2500
    0:00:04   15800.4      0.00       0.0       0.0                           1420653.2500
    0:00:04   15800.4      0.00       0.0       0.0                           1420653.2500
    0:00:04   15800.4      0.00       0.0       0.0                           1420653.2500
    0:00:04   15800.4      0.00       0.0       0.0                           1420653.2500
    0:00:04   15800.4      0.00       0.0       0.0                           1420653.2500
    0:00:04   15800.4      0.00       0.0       0.0                           1420653.2500
    0:00:04   15800.4      0.00       0.0       0.0                           1420653.2500
    0:00:04   15800.4      0.00       0.0       0.0                           1420653.2500
    0:00:04   15800.4      0.00       0.0       0.0                           1420653.2500
    0:00:04   15800.4      0.00       0.0       0.0                           1420653.2500
    0:00:04   15800.4      0.00       0.0       0.0                           1420653.2500
    0:00:04   15800.4      0.00       0.0       0.0                           1420653.2500
    0:00:04   15800.4      0.00       0.0       0.0                           1420653.2500
    0:00:04   15800.4      0.00       0.0       0.0                           1420653.2500
    0:00:04   15800.4      0.00       0.0       0.0                           1420653.2500
    0:00:04   15800.4      0.00       0.0       0.0                           1420653.2500
    0:00:04   15800.4      0.00       0.0       0.0                           1420653.2500
    0:00:04   15800.4      0.00       0.0       0.0                           1420653.2500
    0:00:04   15800.4      0.00       0.0       0.0                           1420653.2500


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:04   15800.4      0.00       0.0       0.0                           1420653.2500
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
    0:00:04   16163.0      0.00       0.0       0.0                           1320278.2500
    0:00:04   16163.0      0.00       0.0       0.0                           1320278.2500
    0:00:04   16163.0      0.00       0.0       0.0                           1320278.2500
    0:00:04   16086.5      0.00       0.0       0.0                           1325123.0000
    0:00:04   16086.5      0.00       0.0       0.0                           1325123.0000
    0:00:04   16086.5      0.00       0.0       0.0                           1325123.0000
    0:00:04   16086.5      0.00       0.0       0.0                           1325123.0000
    0:00:04   16086.5      0.00       0.0       0.0                           1325123.0000
    0:00:04   16086.5      0.00       0.0       0.0                           1325123.0000
    0:00:04   16086.5      0.00       0.0       0.0                           1325123.0000
    0:00:04   16086.5      0.00       0.0       0.0                           1325123.0000
    0:00:04   16086.5      0.00       0.0       0.0                           1325123.0000
    0:00:04   16086.5      0.00       0.0       0.0                           1325123.0000
    0:00:04   16086.5      0.00       0.0       0.0                           1325123.0000
    0:00:04   16086.5      0.00       0.0       0.0                           1325123.0000
    0:00:04   16086.5      0.00       0.0       0.0                           1325123.0000
    0:00:04   16086.5      0.00       0.0       0.0                           1325123.0000
    0:00:04   16086.5      0.00       0.0       0.0                           1325123.0000
    0:00:04   16086.5      0.00       0.0       0.0                           1325123.0000
    0:00:04   16086.5      0.00       0.0       0.0                           1325123.0000
    0:00:04   16086.5      0.00       0.0       0.0                           1325123.0000
    0:00:04   16086.5      0.00       0.0       0.0                           1325123.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:04   16086.5      0.00       0.0       0.0                           1325123.0000
    0:00:04   15790.4      0.00       0.0       0.0                           1344724.3750
    0:00:04   15790.4      0.00       0.0       0.0                           1344724.3750
    0:00:04   15790.4      0.00       0.0       0.0                           1344724.3750
    0:00:04   15790.4      0.00       0.0       0.0                           1344724.3750
    0:00:04   15896.9      0.00       0.0       0.0                           1337129.5000
    0:00:04   15896.9      0.00       0.0       0.0                           1337129.5000
    0:00:04   15896.9      0.00       0.0       0.0                           1337129.5000
    0:00:04   15896.9      0.00       0.0       0.0                           1337129.5000
    0:00:04   15896.9      0.00       0.0       0.0                           1337129.5000
    0:00:04   15896.9      0.00       0.0       0.0                           1337129.5000
    0:00:04   15890.2      0.00       0.0       0.0                           1337201.1250
Loading db file '/RAID2/COURSE/iclab/iclabta01/umc018/Synthesis/slow.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#======================================================
#  Output Reports 
#======================================================
report_timing >  Report/$DESIGN\.timing
report_area >  Report/$DESIGN\.area
report_resource >  Report/$DESIGN\.resource
#======================================================
#  Change Naming Rule
#======================================================
set bus_inference_style "%s\[%d\]"
%s[%d]
set bus_naming_style "%s\[%d\]"
%s[%d]
set hdlout_internal_busses true
true
change_names -hierarchy -rule verilog
1
define_name_rules name_rule -allowed "a-z A-Z 0-9 _" -max_length 255 -type cell
1
define_name_rules name_rule -allowed "a-z A-Z 0-9 _[]" -max_length 255 -type net
1
define_name_rules name_rule -map {{"\\*cell\\*" "cell"}}
1
change_names -hierarchy -rules name_rule
1
#======================================================
#  Output Results
#======================================================
set verilogout_higher_designs_first true 
true
write -format verilog -output Netlist/$DESIGN\_SYN.v -hierarchy
Writing verilog file '/RAID2/COURSE/iclab/iclab034/Lab07/PRACTICE/02_SYN/Netlist/CONV_SYN.v'.
1
write_sdc Netlist/$DESIGN\_pt.sdc
1
write_sdf -version 3.0 -context verilog -load_delay cell Netlist/$DESIGN\_SYN.sdf -significant_digits 6
Information: Writing timing information to file '/RAID2/COURSE/iclab/iclab034/Lab07/PRACTICE/02_SYN/Netlist/CONV_SYN.sdf'. (WT-3)
1
#====================================================== 
#  Finish and Quit 
#======================================================
report_timing -delay min
 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : CONV
Version: T-2022.03
Date   : Fri Apr 14 14:47:06 2023
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: in_exe/P_reg
              (rising edge-triggered flip-flop clocked by clk_1)
  Endpoint: in_exe/P_reg
            (rising edge-triggered flip-flop clocked by clk_1)
  Path Group: clk_1
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_1 (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  in_exe/P_reg/CK (DFFRHQX1)               0.00       0.00 r
  in_exe/P_reg/Q (DFFRHQX1)                0.31       0.31 f
  in_exe/U5/Y (XOR2X1)                     0.18       0.49 f
  in_exe/P_reg/D (DFFRHQX1)                0.00       0.49 f
  data arrival time                                   0.49

  clock clk_1 (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  in_exe/P_reg/CK (DFFRHQX1)               0.00       0.00 r
  library hold time                       -0.04      -0.04
  data required time                                 -0.04
  -----------------------------------------------------------
  data required time                                 -0.04
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.53


  Startpoint: in_exe/x1/A1_reg
              (rising edge-triggered flip-flop clocked by clk_2)
  Endpoint: in_exe/x1/A2_reg
            (rising edge-triggered flip-flop clocked by clk_2)
  Path Group: clk_2
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_2 (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  in_exe/x1/A1_reg/CK (DFFRHQX1)           0.00       0.00 r
  in_exe/x1/A1_reg/Q (DFFRHQX1)            0.28       0.28 f
  in_exe/x1/A2_reg/D (DFFRHQX1)            0.00       0.28 f
  data arrival time                                   0.28

  clock clk_2 (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  in_exe/x1/A2_reg/CK (DFFRHQX1)           0.00       0.00 r
  library hold time                       -0.05      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.33


1
report_timing -delay max
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : CONV
Version: T-2022.03
Date   : Fri Apr 14 14:47:06 2023
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: in_valid (input port clocked by clk_1)
  Endpoint: h_reg_0__0_
            (rising edge-triggered flip-flop clocked by clk_1)
  Path Group: clk_1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_1 (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     5.05       5.05 f
  in_valid (in)                            0.00       5.05 f
  U452/Y (INVXL)                           0.58       5.63 r
  U446/Y (AOI22XL)                         0.18       5.81 f
  h_reg_0__0_/D (DFFHQX1)                  0.00       5.81 f
  data arrival time                                   5.81

  clock clk_1 (rise edge)                 10.10      10.10
  clock network delay (ideal)              0.00      10.10
  h_reg_0__0_/CK (DFFHQX1)                 0.00      10.10 r
  library setup time                      -0.44       9.66
  data required time                                  9.66
  -----------------------------------------------------------
  data required time                                  9.66
  data arrival time                                  -5.81
  -----------------------------------------------------------
  slack (MET)                                         3.85


  Startpoint: h_exe_reg_3__0_
              (rising edge-triggered flip-flop clocked by clk_2)
  Endpoint: out_data_reg_5_
            (rising edge-triggered flip-flop clocked by clk_2)
  Path Group: clk_2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_2 (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  h_exe_reg_3__0_/CK (DFFX1)               0.00       0.00 r
  h_exe_reg_3__0_/QN (DFFX1)               0.65       0.65 f
  U265/Y (NOR4XL)                          0.40       1.05 r
  U329/Y (AOI21XL)                         0.09       1.14 f
  intadd_0_U6/S (ADDFXL)                   0.90       2.04 f
  U582/CO (ADDFXL)                         0.99       3.03 f
  U587/CO (ADDFXL)                         0.99       4.01 f
  intadd_0_U4/CO (ADDFXL)                  1.31       5.32 f
  intadd_0_U3/CO (ADDFXL)                  0.47       5.79 f
  intadd_0_U2/S (ADDFXL)                   0.32       6.11 f
  U268/Y (AOI22XL)                         0.23       6.33 r
  U271/Y (NAND4XL)                         0.14       6.47 f
  U423/Y (AOI211XL)                        0.28       6.75 r
  U166/Y (NOR2X1)                          0.10       6.85 f
  out_data_reg_5_/D (DFFRHQXL)             0.00       6.85 f
  data arrival time                                   6.85

  clock clk_2 (rise edge)                 11.10      11.10
  clock network delay (ideal)              0.00      11.10
  out_data_reg_5_/CK (DFFRHQXL)            0.00      11.10 r
  library setup time                      -0.29      10.81
  data required time                                 10.81
  -----------------------------------------------------------
  data required time                                 10.81
  data arrival time                                  -6.85
  -----------------------------------------------------------
  slack (MET)                                         3.97


1
report_timing_requirements
 
****************************************
Report : timing_requirements
        -attributes
Design : CONV
Version: T-2022.03
Date   : Fri Apr 14 14:47:06 2023
****************************************

Description                            Setup               Hold
--------------------------------------------------------------------------------
TIMING EXCEPTION                       FALSE               FALSE
	-from    clk_1\
	-to      clk_2
TIMING EXCEPTION                       cycles=2            cycles=1(end)
	-from    clk_2\
	-to      clk_1

1
report_area -hierarchy
 
****************************************
Report : area
Design : CONV
Version: T-2022.03
Date   : Fri Apr 14 14:47:06 2023
****************************************

Library(s) Used:

    slow (File: /RAID2/COURSE/iclab/iclabta01/umc018/Synthesis/slow.db)

Number of ports:                           28
Number of nets:                           706
Number of cells:                          588
Number of combinational cells:            518
Number of sequential cells:                68
Number of macros/black boxes:               0
Number of buf/inv:                         45
Number of references:                      40

Combinational area:              11662.358712
Buf/Inv area:                      449.064016
Noncombinational area:            4227.854393
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                 15890.213105
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area            Local cell area
                                  -------------------  ----------------------------- 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-  Black-
                                  Total       Total    national    national   boxes   Design
--------------------------------  ----------  -------  ----------  ---------  ------  ------------
CONV                              15890.2131    100.0  11609.1363  3948.4368  0.0000  CONV
in_exe                              332.6400      2.1     53.2224   139.7088  0.0000  syn_XOR
in_exe/x1                           139.7088      0.9      0.0000   139.7088  0.0000  synchronizer
--------------------------------  ----------  -------  ----------  ---------  ------  ------------
Total                                                  11662.3587  4227.8544  0.0000

1
report_cell
 
****************************************
Report : cell
Design : CONV
Version: T-2022.03
Date   : Fri Apr 14 14:47:06 2023
****************************************

Attributes:
    b - black box (unknown)
    d - dont_touch
    h - hierarchical
   mo - map_only
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
DP_OP_152J1_124_2395_U11  CMPR42X1        slow            116.424004
                                                                    r
DP_OP_152J1_124_2395_U14  CMPR42X1        slow            116.424004
                                                                    r
DP_OP_152J1_124_2395_U16  CMPR42X1        slow            116.424004
                                                                    r
DP_OP_152J1_124_2395_U18  CMPR42X1        slow            116.424004
                                                                    r
DP_OP_153J1_125_2395_U11  CMPR42X1        slow            116.424004
                                                                    r
DP_OP_153J1_125_2395_U12  CMPR42X1        slow            116.424004
                                                                    r
DP_OP_153J1_125_2395_U14  CMPR42X1        slow            116.424004
                                                                    r
DP_OP_153J1_125_2395_U15  CMPR42X1        slow            116.424004
                                                                    r
DP_OP_153J1_125_2395_U16  CMPR42X1        slow            116.424004
                                                                    r
DP_OP_153J1_125_2395_U18  CMPR42X1        slow            116.424004
                                                                    r
DP_OP_153J1_125_2395_U19  CMPR42X1        slow            116.424004
                                                                    r
DP_OP_153J1_125_2395_U20  CMPR42X1        slow            116.424004
                                                                    r
DP_OP_153J1_125_2395_U22  CMPR42X1        slow            116.424004
                                                                    r
DP_OP_154J1_126_2395_U11  CMPR42X1        slow            116.424004
                                                                    r
DP_OP_154J1_126_2395_U12  CMPR42X1        slow            116.424004
                                                                    r
DP_OP_154J1_126_2395_U14  CMPR42X1        slow            116.424004
                                                                    r
DP_OP_154J1_126_2395_U20  CMPR42X1        slow            116.424004
                                                                    r
DP_OP_155J1_127_2395_U11  CMPR42X1        slow            116.424004
                                                                    r
U166                      NOR2X1          slow            9.979200  
U167                      AND3XL          slow            19.958401 
U168                      NOR2XL          slow            13.305600 
U169                      NOR2XL          slow            13.305600 
U170                      NOR2XL          slow            13.305600 
U171                      NOR2XL          slow            13.305600 
U172                      NOR2XL          slow            13.305600 
U173                      NOR2XL          slow            13.305600 
U174                      NOR2XL          slow            13.305600 
U175                      NOR2XL          slow            13.305600 
U176                      NOR2XL          slow            13.305600 
U177                      NOR2XL          slow            13.305600 
U178                      NOR2XL          slow            13.305600 
U179                      NOR2XL          slow            13.305600 
U180                      NOR2XL          slow            13.305600 
U181                      NOR2XL          slow            13.305600 
U182                      NOR2XL          slow            13.305600 
U183                      NOR2XL          slow            13.305600 
U184                      NOR2XL          slow            13.305600 
U185                      NOR2XL          slow            13.305600 
U186                      NOR2XL          slow            13.305600 
U187                      NOR2XL          slow            13.305600 
U188                      NOR2XL          slow            13.305600 
U189                      NOR2XL          slow            13.305600 
U190                      NOR2XL          slow            13.305600 
U191                      NOR2XL          slow            13.305600 
U192                      NOR2XL          slow            13.305600 
U193                      NOR2XL          slow            13.305600 
U194                      NOR2XL          slow            13.305600 
U195                      NOR2XL          slow            13.305600 
U196                      NOR2XL          slow            13.305600 
U197                      AND4X1          slow            26.611200 
U198                      NOR2X1          slow            9.979200  
U199                      NOR2X1          slow            9.979200  
U200                      NOR2X1          slow            9.979200  
U201                      NOR2X1          slow            9.979200  
U202                      NOR2X1          slow            9.979200  
U203                      NOR2X1          slow            9.979200  
U204                      NOR2X1          slow            9.979200  
U205                      NOR2X1          slow            9.979200  
U206                      NOR2X1          slow            9.979200  
U207                      NOR2X1          slow            9.979200  
U208                      NOR2X1          slow            9.979200  
U209                      NOR2X1          slow            9.979200  
U210                      NOR2X1          slow            9.979200  
U211                      NOR2X1          slow            9.979200  
U212                      NOR2X1          slow            9.979200  
U213                      NOR2X1          slow            9.979200  
U214                      NOR2X1          slow            9.979200  
U215                      NOR2X1          slow            9.979200  
U216                      NOR2X1          slow            9.979200  
U217                      NOR2X1          slow            9.979200  
U218                      NOR2X1          slow            9.979200  
U219                      NOR2X1          slow            9.979200  
U220                      NOR2X1          slow            9.979200  
U221                      NOR2X1          slow            9.979200  
U222                      NOR2X1          slow            9.979200  
U223                      NOR2X1          slow            9.979200  
U224                      NOR2X1          slow            9.979200  
U225                      NOR2X1          slow            9.979200  
U226                      NOR2X1          slow            9.979200  
U227                      NOR2X1          slow            9.979200  
U228                      NOR2X1          slow            9.979200  
U229                      NOR2X1          slow            9.979200  
U230                      NOR2X1          slow            9.979200  
U231                      NOR2X1          slow            9.979200  
U232                      NOR2X1          slow            9.979200  
U233                      NOR2X1          slow            9.979200  
U234                      NOR2X1          slow            9.979200  
U235                      NOR2X1          slow            9.979200  
U236                      NOR2X1          slow            9.979200  
U237                      NOR2X1          slow            9.979200  
U238                      NOR2X1          slow            9.979200  
U239                      NOR2X1          slow            9.979200  
U240                      NOR2X1          slow            9.979200  
U241                      NOR2X1          slow            9.979200  
U242                      NOR2X1          slow            9.979200  
U243                      NOR2X1          slow            9.979200  
U244                      NOR2X1          slow            9.979200  
U245                      NOR2X1          slow            9.979200  
U246                      NOR2X1          slow            9.979200  
U247                      NOR2X1          slow            9.979200  
U248                      NOR2X1          slow            9.979200  
U249                      NOR2X1          slow            9.979200  
U250                      NOR2X1          slow            9.979200  
U251                      NOR2X1          slow            9.979200  
U252                      NOR2X1          slow            9.979200  
U253                      NOR2X1          slow            9.979200  
U254                      NOR2X1          slow            9.979200  
U255                      NOR2X1          slow            9.979200  
U256                      NOR2X1          slow            9.979200  
U257                      NOR2X1          slow            9.979200  
U258                      NOR2X1          slow            9.979200  
U259                      NOR2X1          slow            9.979200  
U260                      NOR2X1          slow            9.979200  
U261                      NOR2X1          slow            9.979200  
U262                      NOR2X1          slow            9.979200  
U263                      NOR2X1          slow            9.979200  
U264                      NOR2X1          slow            9.979200  
U265                      NOR4XL          slow            19.958401 
U266                      NAND2XL         slow            9.979200  
U267                      AOI21XL         slow            16.632000 
U268                      AOI22XL         slow            19.958401 
U269                      AOI21XL         slow            16.632000 
U270                      NAND2XL         slow            9.979200  
U271                      NAND4XL         slow            19.958401 
U272                      OAI211XL        slow            19.958401 
U273                      OAI211XL        slow            19.958401 
U274                      OAI211XL        slow            19.958401 
U275                      NOR4XL          slow            19.958401 
U276                      NAND4XL         slow            19.958401 
U277                      NAND2XL         slow            9.979200  
U278                      NAND2XL         slow            9.979200  
U279                      AOI31XL         slow            19.958401 
U280                      NAND2XL         slow            9.979200  
U281                      NAND2XL         slow            9.979200  
U282                      NAND2XL         slow            9.979200  
U283                      XNOR2XL         slow            29.937599 
U284                      INVXL           slow            9.979200  
U285                      NAND2XL         slow            9.979200  
U286                      NAND2XL         slow            9.979200  
U287                      NAND2XL         slow            9.979200  
U288                      NAND2XL         slow            9.979200  
U289                      OAI21XL         slow            16.632000 
U290                      INVXL           slow            9.979200  
U291                      AOI21XL         slow            16.632000 
U292                      NOR4XL          slow            19.958401 
U293                      OAI22XL         slow            19.958401 
U294                      INVXL           slow            9.979200  
U295                      NAND2XL         slow            9.979200  
U296                      NAND2XL         slow            9.979200  
U297                      INVXL           slow            9.979200  
U298                      NAND2XL         slow            9.979200  
U299                      NAND2XL         slow            9.979200  
U300                      INVXL           slow            9.979200  
U301                      OAI21XL         slow            16.632000 
U302                      AOI21XL         slow            16.632000 
U303                      NAND2XL         slow            9.979200  
U304                      AOI211XL        slow            19.958401 
U305                      NOR2X1          slow            9.979200  
U306                      NAND4XL         slow            19.958401 
U307                      NOR2X1          slow            9.979200  
U308                      NOR2X1          slow            9.979200  
U309                      AND2XL          slow            13.305600 
U310                      AOI21XL         slow            16.632000 
U311                      AOI21XL         slow            16.632000 
U312                      AOI2BB1XL       slow            16.632000 
U313                      AOI21XL         slow            16.632000 
U314                      AOI21XL         slow            16.632000 
U315                      NAND2XL         slow            9.979200  
U316                      NAND2XL         slow            9.979200  
U317                      OAI21XL         slow            16.632000 
U318                      AND2XL          slow            13.305600 
U319                      AOI21XL         slow            16.632000 
U320                      AND2XL          slow            13.305600 
U321                      NOR4XL          slow            19.958401 
U322                      XOR2XL          slow            26.611200 
U323                      XOR2XL          slow            26.611200 
U324                      NAND2XL         slow            9.979200  
U325                      NAND2XL         slow            9.979200  
U326                      OAI21XL         slow            16.632000 
U327                      XOR2XL          slow            26.611200 
U328                      AND2XL          slow            13.305600 
U329                      AOI21XL         slow            16.632000 
U330                      AOI21XL         slow            16.632000 
U331                      NOR2BXL         slow            16.632000 
U332                      NOR2X1          slow            9.979200  
U333                      NAND2XL         slow            9.979200  
U334                      NAND2XL         slow            9.979200  
U335                      INVXL           slow            9.979200  
U336                      AOI21XL         slow            16.632000 
U337                      OAI21XL         slow            16.632000 
U338                      AOI21XL         slow            16.632000 
U339                      NOR2X1          slow            9.979200  
U340                      INVXL           slow            9.979200  
U341                      NOR2X1          slow            9.979200  
U342                      XOR2XL          slow            26.611200 
U343                      NAND2XL         slow            9.979200  
U344                      NAND2XL         slow            9.979200  
U345                      XOR2XL          slow            26.611200 
U346                      NAND2XL         slow            9.979200  
U347                      ADDFXL          slow            76.507202 r
U348                      AOI21XL         slow            16.632000 
U349                      AND2XL          slow            13.305600 
U350                      AOI21XL         slow            16.632000 
U351                      AOI21XL         slow            16.632000 
U352                      AOI2BB1XL       slow            16.632000 
U353                      ADDFXL          slow            76.507202 r
U354                      ADDFXL          slow            76.507202 r
U355                      AOI21XL         slow            16.632000 
U356                      ADDFXL          slow            76.507202 r
U357                      NOR3XL          slow            16.632000 
U358                      OAI21XL         slow            16.632000 
U359                      AOI21XL         slow            16.632000 
U360                      AOI2BB1XL       slow            16.632000 
U361                      XOR2XL          slow            26.611200 
U362                      AOI2BB1XL       slow            16.632000 
U363                      AOI2BB1XL       slow            16.632000 
U364                      INVXL           slow            9.979200  
U365                      AOI2BB1XL       slow            16.632000 
U366                      INVXL           slow            9.979200  
U367                      NOR2X1          slow            9.979200  
U368                      AOI2BB1XL       slow            16.632000 
U369                      AND2XL          slow            13.305600 
U370                      NOR2X1          slow            9.979200  
U371                      NOR4XL          slow            19.958401 
U372                      AND2XL          slow            13.305600 
U373                      NOR2X1          slow            9.979200  
U374                      AOI21XL         slow            16.632000 
U375                      NAND2XL         slow            9.979200  
U376                      OR2XL           slow            13.305600 
U377                      NAND2XL         slow            9.979200  
U378                      AOI2BB1XL       slow            16.632000 
U379                      AOI21XL         slow            16.632000 
U380                      INVXL           slow            9.979200  
U381                      NAND2XL         slow            9.979200  
U382                      NAND2XL         slow            9.979200  
U383                      NOR3XL          slow            16.632000 
U384                      OAI2BB1XL       slow            16.632000 
U385                      OAI21XL         slow            16.632000 
U386                      NAND2XL         slow            9.979200  
U387                      ADDFXL          slow            76.507202 r
U388                      NOR3XL          slow            16.632000 
U389                      OAI2BB1XL       slow            16.632000 
U390                      AOI32XL         slow            23.284800 
U391                      OAI211XL        slow            19.958401 
U392                      NAND2XL         slow            9.979200  
U393                      OR2XL           slow            13.305600 
U394                      MXI2XL          slow            23.284800 
U395                      OAI21XL         slow            16.632000 
U396                      NAND2XL         slow            9.979200  
U397                      OAI2BB1XL       slow            16.632000 
U398                      OAI21XL         slow            16.632000 
U399                      AOI22XL         slow            19.958401 
U400                      AOI22XL         slow            19.958401 
U401                      AOI22XL         slow            19.958401 
U402                      AOI22XL         slow            19.958401 
U403                      OAI211XL        slow            19.958401 
U404                      XOR2XL          slow            26.611200 
U405                      INVXL           slow            9.979200  
U406                      NOR3XL          slow            16.632000 
U407                      NOR2X1          slow            9.979200  
U408                      ADDFXL          slow            76.507202 r
U409                      AOI21XL         slow            16.632000 
U410                      NAND2XL         slow            9.979200  
U411                      NOR2X1          slow            9.979200  
U412                      INVXL           slow            9.979200  
U413                      AOI21XL         slow            16.632000 
U414                      NOR2X1          slow            9.979200  
U415                      NOR2X1          slow            9.979200  
U416                      AOI31XL         slow            19.958401 
U417                      OAI31XL         slow            19.958401 
U418                      NAND3XL         slow            16.632000 
U419                      AOI31XL         slow            19.958401 
U420                      AOI31XL         slow            19.958401 
U421                      OAI211XL        slow            19.958401 
U422                      OAI211XL        slow            19.958401 
U423                      AOI211XL        slow            19.958401 
U424                      OAI31XL         slow            19.958401 
U425                      AOI211XL        slow            19.958401 
U426                      AOI22XL         slow            19.958401 
U427                      AOI2BB1XL       slow            16.632000 
U428                      NAND4XL         slow            19.958401 
U429                      AOI31XL         slow            19.958401 
U430                      AOI21XL         slow            16.632000 
U431                      NOR4BXL         slow            23.284800 
U432                      OAI2BB1XL       slow            16.632000 
U433                      AOI2BB1XL       slow            16.632000 
U434                      AOI22XL         slow            19.958401 
U435                      AOI22XL         slow            19.958401 
U436                      AOI22XL         slow            19.958401 
U437                      AOI22XL         slow            19.958401 
U438                      AOI22XL         slow            19.958401 
U439                      AOI22XL         slow            19.958401 
U440                      AOI22XL         slow            19.958401 
U441                      AOI22XL         slow            19.958401 
U442                      AOI22XL         slow            19.958401 
U443                      AOI22XL         slow            19.958401 
U444                      AOI22XL         slow            19.958401 
U445                      AOI22XL         slow            19.958401 
U446                      AOI22XL         slow            19.958401 
U447                      AOI22XL         slow            19.958401 
U448                      AOI22XL         slow            19.958401 
U449                      AOI22XL         slow            19.958401 
U450                      AOI22XL         slow            19.958401 
U451                      AOI22XL         slow            19.958401 
U452                      INVXL           slow            9.979200  
U453                      INVXL           slow            9.979200  
U454                      INVXL           slow            9.979200  
U455                      INVXL           slow            9.979200  
U456                      NAND2XL         slow            9.979200  
U457                      NAND2XL         slow            9.979200  
U458                      NAND2XL         slow            9.979200  
U459                      NAND2XL         slow            9.979200  
U460                      NAND2XL         slow            9.979200  
U461                      NAND2XL         slow            9.979200  
U462                      ADDFXL          slow            76.507202 r
U463                      ADDFXL          slow            76.507202 r
U464                      ADDFXL          slow            76.507202 r
U465                      ADDFXL          slow            76.507202 r
U466                      ADDFXL          slow            76.507202 r
U467                      NAND2XL         slow            9.979200  
U468                      NAND2XL         slow            9.979200  
U469                      NOR4XL          slow            19.958401 
U470                      INVXL           slow            9.979200  
U471                      XOR2XL          slow            26.611200 
U472                      NAND2XL         slow            9.979200  
U473                      XOR2XL          slow            26.611200 
U474                      NAND2XL         slow            9.979200  
U475                      NAND2XL         slow            9.979200  
U476                      NAND2XL         slow            9.979200  
U477                      OAI31XL         slow            19.958401 
U478                      NAND2XL         slow            9.979200  
U479                      NAND2XL         slow            9.979200  
U480                      AOI21XL         slow            16.632000 
U481                      AOI21XL         slow            16.632000 
U482                      NAND2XL         slow            9.979200  
U483                      NAND2XL         slow            9.979200  
U484                      NAND2XL         slow            9.979200  
U485                      OAI2BB1XL       slow            16.632000 
U486                      NAND2XL         slow            9.979200  
U487                      INVXL           slow            9.979200  
U488                      INVXL           slow            9.979200  
U489                      AOI22XL         slow            19.958401 
U490                      INVXL           slow            9.979200  
U491                      AOI22XL         slow            19.958401 
U492                      INVXL           slow            9.979200  
U493                      AOI22XL         slow            19.958401 
U494                      INVXL           slow            9.979200  
U495                      AOI22XL         slow            19.958401 
U496                      INVXL           slow            9.979200  
U497                      AOI22XL         slow            19.958401 
U498                      INVXL           slow            9.979200  
U499                      AOI22XL         slow            19.958401 
U500                      INVXL           slow            9.979200  
U501                      AOI22XL         slow            19.958401 
U502                      INVXL           slow            9.979200  
U503                      AOI22XL         slow            19.958401 
U504                      INVXL           slow            9.979200  
U505                      AOI22XL         slow            19.958401 
U506                      AOI22XL         slow            19.958401 
U507                      AOI22XL         slow            19.958401 
U508                      AOI22XL         slow            19.958401 
U509                      AOI22XL         slow            19.958401 
U510                      AOI22XL         slow            19.958401 
U511                      AOI22XL         slow            19.958401 
U512                      INVXL           slow            9.979200  
U513                      AOI22XL         slow            19.958401 
U514                      INVXL           slow            9.979200  
U515                      AOI22XL         slow            19.958401 
U516                      INVXL           slow            9.979200  
U517                      AOI22XL         slow            19.958401 
U518                      INVXL           slow            9.979200  
U519                      AOI22XL         slow            19.958401 
U520                      INVXL           slow            9.979200  
U521                      AOI22XL         slow            19.958401 
U522                      INVXL           slow            9.979200  
U523                      AOI22XL         slow            19.958401 
U524                      INVXL           slow            9.979200  
U525                      AOI22XL         slow            19.958401 
U526                      INVXL           slow            9.979200  
U527                      AOI22XL         slow            19.958401 
U528                      INVXL           slow            9.979200  
U529                      AOI22XL         slow            19.958401 
U530                      NAND2XL         slow            9.979200  
U531                      NAND2XL         slow            9.979200  
U532                      AOI21XL         slow            16.632000 
U533                      NAND2XL         slow            9.979200  
U534                      OAI22XL         slow            19.958401 
U535                      AOI31XL         slow            19.958401 
U536                      NAND2XL         slow            9.979200  
U537                      INVXL           slow            9.979200  
U538                      AOI31XL         slow            19.958401 
U539                      OAI31XL         slow            19.958401 
U540                      INVXL           slow            9.979200  
U541                      OAI211XL        slow            19.958401 
U542                      OAI31XL         slow            19.958401 
U543                      INVXL           slow            9.979200  
U544                      NAND2XL         slow            9.979200  
U545                      NAND2XL         slow            9.979200  
U546                      AOI21XL         slow            16.632000 
U547                      NAND2XL         slow            9.979200  
U548                      AOI22XL         slow            19.958401 
U549                      OAI31XL         slow            19.958401 
U550                      AOI211XL        slow            19.958401 
U551                      AOI221XL        slow            23.284800 
U552                      NAND2XL         slow            9.979200  
U553                      NOR2BXL         slow            16.632000 
U554                      NAND2XL         slow            9.979200  
U555                      NAND2XL         slow            9.979200  
U556                      ADDFXL          slow            76.507202 r
U557                      AOI22XL         slow            19.958401 
U558                      NAND2XL         slow            9.979200  
U559                      NAND2XL         slow            9.979200  
U560                      AOI211XL        slow            19.958401 
U561                      ADDFXL          slow            76.507202 r
U562                      ADDFXL          slow            76.507202 r
U563                      XOR2XL          slow            26.611200 
U564                      AOI211XL        slow            19.958401 
U565                      NAND2XL         slow            9.979200  
U566                      NAND2XL         slow            9.979200  
U567                      AOI211XL        slow            19.958401 
U568                      NAND2XL         slow            9.979200  
U569                      NAND2XL         slow            9.979200  
U570                      OAI211XL        slow            19.958401 
U571                      NAND2XL         slow            9.979200  
U572                      NAND2XL         slow            9.979200  
U573                      NAND2XL         slow            9.979200  
U574                      OAI211XL        slow            19.958401 
U575                      AOI31XL         slow            19.958401 
U576                      OAI21XL         slow            16.632000 
U577                      OAI2BB1XL       slow            16.632000 
U578                      NAND2XL         slow            9.979200  
U579                      NAND2XL         slow            9.979200  
U580                      NAND2XL         slow            9.979200  
U581                      NAND2XL         slow            9.979200  
U582                      ADDFXL          slow            76.507202 r
U583                      NAND2XL         slow            9.979200  
U584                      NAND2XL         slow            9.979200  
U585                      NAND2XL         slow            9.979200  
U586                      AOI22XL         slow            19.958401 
U587                      ADDFXL          slow            76.507202 r
U588                      AOI22XL         slow            19.958401 
U589                      NAND2XL         slow            9.979200  
U590                      NAND2XL         slow            9.979200  
U591                      OAI211XL        slow            19.958401 
U592                      NAND2XL         slow            9.979200  
U593                      NAND2XL         slow            9.979200  
U594                      AOI21XL         slow            16.632000 
U595                      XOR2XL          slow            26.611200 
U596                      NAND2XL         slow            9.979200  
U597                      OAI211XL        slow            19.958401 
U598                      INVXL           slow            9.979200  
U599                      OAI2BB1XL       slow            16.632000 
U600                      NAND2XL         slow            9.979200  
U601                      ADDFXL          slow            76.507202 r
U602                      NAND2XL         slow            9.979200  
U603                      NAND2XL         slow            9.979200  
U604                      AOI21XL         slow            16.632000 
U605                      ADDFXL          slow            76.507202 r
U606                      NAND2XL         slow            9.979200  
U607                      OAI21XL         slow            16.632000 
U608                      AOI211XL        slow            19.958401 
U609                      INVXL           slow            9.979200  
U610                      NAND2XL         slow            9.979200  
U611                      AOI21XL         slow            16.632000 
U612                      NAND2XL         slow            9.979200  
U613                      XOR2XL          slow            26.611200 
U614                      NAND2XL         slow            9.979200  
U615                      OAI211XL        slow            19.958401 
U616                      ADDFXL          slow            76.507202 r
U617                      NAND2XL         slow            9.979200  
U618                      NAND2XL         slow            9.979200  
U619                      NAND2XL         slow            9.979200  
U620                      NAND2XL         slow            9.979200  
U621                      NAND2XL         slow            9.979200  
U622                      INVXL           slow            9.979200  
U623                      OAI22XL         slow            19.958401 
U624                      AOI211XL        slow            19.958401 
U625                      OAI21XL         slow            16.632000 
U626                      NAND2XL         slow            9.979200  
U627                      OAI211XL        slow            19.958401 
U628                      INVXL           slow            9.979200  
U629                      ADDFXL          slow            76.507202 r
U630                      ADDFXL          slow            76.507202 r
U631                      ADDFXL          slow            76.507202 r
U632                      NAND2XL         slow            9.979200  
U633                      NAND2XL         slow            9.979200  
U634                      ADDFXL          slow            76.507202 r
U635                      AND2XL          slow            13.305600 
U636                      AOI2BB1XL       slow            16.632000 
U637                      INVXL           slow            9.979200  
U638                      INVXL           slow            9.979200  
U639                      AOI222XL        slow            26.611200 
U640                      NAND2XL         slow            9.979200  
U641                      NAND2XL         slow            9.979200  
U642                      NAND2XL         slow            9.979200  
U643                      ADDFXL          slow            76.507202 r
U644                      AOI221XL        slow            23.284800 
U645                      NAND2XL         slow            9.979200  
U646                      OAI2BB1XL       slow            16.632000 
U647                      OAI2BB1XL       slow            16.632000 
U648                      AOI2BB2XL       slow            23.284800 
count_1_reg_0_            DFFSHQXL        slow            66.528000 n
count_1_reg_1_            DFFSHQXL        slow            66.528000 n
count_2_reg_0_            DFFSX1          slow            66.528000 n
count_2_reg_1_            DFFSX1          slow            66.528000 n
count_2_reg_2_            DFFSX1          slow            66.528000 n
count_mult_reg            DFFSX1          slow            66.528000 n
h_exe_reg_0__0_           DFFX1           slow            59.875198 n
h_exe_reg_0__1_           DFFX1           slow            59.875198 n
h_exe_reg_0__2_           DFFX1           slow            59.875198 n
h_exe_reg_1__0_           DFFX1           slow            59.875198 n
h_exe_reg_1__1_           DFFX1           slow            59.875198 n
h_exe_reg_1__2_           DFFX1           slow            59.875198 n
h_exe_reg_2__0_           DFFX1           slow            59.875198 n
h_exe_reg_2__1_           DFFX1           slow            59.875198 n
h_exe_reg_2__2_           DFFX1           slow            59.875198 n
h_exe_reg_3__0_           DFFX1           slow            59.875198 n
h_exe_reg_3__1_           DFFX1           slow            59.875198 n
h_exe_reg_3__2_           DFFX1           slow            59.875198 n
h_reg_0__0_               DFFHQX1         slow            53.222401 n
h_reg_0__1_               DFFHQX1         slow            53.222401 n
h_reg_0__2_               DFFHQX1         slow            53.222401 n
h_reg_1__0_               DFFHQX1         slow            53.222401 n
h_reg_1__1_               DFFHQX1         slow            53.222401 n
h_reg_1__2_               DFFHQX1         slow            53.222401 n
h_reg_2__0_               DFFHQX1         slow            53.222401 n
h_reg_2__1_               DFFHQX1         slow            53.222401 n
h_reg_2__2_               DFFHQX1         slow            53.222401 n
h_reg_3__0_               EDFFXL          slow            76.507202 n
h_reg_3__1_               EDFFXL          slow            76.507202 n
h_reg_3__2_               EDFFXL          slow            76.507202 n
in_end_reg                DFFRHQXL        slow            69.854401 n
in_exe                    syn_XOR                         332.640003
                                                                    d, h, n
intadd_0_U2               ADDFXL          slow            76.507202 mo, r
intadd_0_U3               ADDFXL          slow            76.507202 mo, r
intadd_0_U4               ADDFXL          slow            76.507202 mo, r
intadd_0_U5               ADDFXL          slow            76.507202 mo, r
intadd_0_U6               ADDFXL          slow            76.507202 mo, r
intadd_1_U2               ADDFXL          slow            76.507202 mo, r
intadd_1_U3               ADDFXL          slow            76.507202 mo, r
intadd_1_U4               ADDFXL          slow            76.507202 mo, r
intadd_1_U5               ADDFXL          slow            76.507202 mo, r
intadd_2_U2               ADDFXL          slow            76.507202 mo, r
intadd_2_U3               ADDFXL          slow            76.507202 mo, r
intadd_2_U4               ADDFXL          slow            76.507202 mo, r
intadd_3_U2               ADDFXL          slow            76.507202 mo, r
intadd_3_U3               ADDFXL          slow            76.507202 mo, r
intadd_3_U4               ADDFXL          slow            76.507202 mo, r
out_data_reg_0_           DFFRHQXL        slow            69.854401 n
out_data_reg_1_           DFFRHQXL        slow            69.854401 n
out_data_reg_2_           DFFRHQXL        slow            69.854401 n
out_data_reg_3_           DFFRHQXL        slow            69.854401 n
out_data_reg_4_           DFFRHQXL        slow            69.854401 n
out_data_reg_5_           DFFRHQXL        slow            69.854401 n
out_data_reg_6_           DFFRHQXL        slow            69.854401 n
out_data_reg_7_           DFFRHQXL        slow            69.854401 n
out_valid_reg             DFFSX1          slow            66.528000 n
x_exe_reg_0__0_           DFFX1           slow            59.875198 n
x_exe_reg_0__1_           DFFX1           slow            59.875198 n
x_exe_reg_0__2_           DFFX1           slow            59.875198 n
x_exe_reg_1__0_           DFFX1           slow            59.875198 n
x_exe_reg_1__1_           DFFX1           slow            59.875198 n
x_exe_reg_1__2_           DFFX1           slow            59.875198 n
x_exe_reg_2__0_           DFFX1           slow            59.875198 n
x_exe_reg_2__1_           DFFX1           slow            59.875198 n
x_exe_reg_2__2_           DFFX1           slow            59.875198 n
x_exe_reg_3__0_           DFFX1           slow            59.875198 n
x_exe_reg_3__1_           DFFX1           slow            59.875198 n
x_exe_reg_3__2_           DFFX1           slow            59.875198 n
x_reg_0__0_               DFFHQX1         slow            53.222401 n
x_reg_0__1_               DFFHQX1         slow            53.222401 n
x_reg_0__2_               DFFHQX1         slow            53.222401 n
x_reg_1__0_               DFFHQX1         slow            53.222401 n
x_reg_1__1_               DFFHQX1         slow            53.222401 n
x_reg_1__2_               DFFHQX1         slow            53.222401 n
x_reg_2__0_               DFFHQX1         slow            53.222401 n
x_reg_2__1_               DFFHQX1         slow            53.222401 n
x_reg_2__2_               DFFHQX1         slow            53.222401 n
x_reg_3__0_               EDFFXL          slow            76.507202 n
x_reg_3__1_               EDFFXL          slow            76.507202 n
x_reg_3__2_               EDFFXL          slow            76.507202 n
--------------------------------------------------------------------------------
Total 581 cells                                           15890.213105
1
exit  

Memory usage for this session 192 Mbytes.
Memory usage for this session including child processes 192 Mbytes.
CPU usage for this session 58 seconds ( 0.02 hours ).
Elapsed time for this session 64 seconds ( 0.02 hours ).

Thank you...
