{
  "module_name": "dcn20_fpu.h",
  "hash_id": "41dacf3ee3dcee1569464212ac64539652529dbd0cbf1e15e5ae3af3ed1f1636",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/dml/dcn20/dcn20_fpu.h",
  "human_readable_source": " \n \n#include \"core_types.h\"\n\n#ifndef __DCN20_FPU_H__\n#define __DCN20_FPU_H__\n\nvoid dcn20_populate_dml_writeback_from_context(struct dc *dc,\n\t\t\t\t\t       struct resource_context *res_ctx,\n\t\t\t\t\t       display_e2e_pipe_params_st *pipes);\n\nvoid dcn20_fpu_set_wb_arb_params(struct mcif_arb_params *wb_arb_params,\n\t\t\t\t struct dc_state *context,\n\t\t\t\t display_e2e_pipe_params_st *pipes,\n\t\t\t\t int pipe_cnt, int i);\nvoid dcn20_calculate_dlg_params(struct dc *dc,\n\t\t\t\tstruct dc_state *context,\n\t\t\t\tdisplay_e2e_pipe_params_st *pipes,\n\t\t\t\tint pipe_cnt,\n\t\t\t\tint vlevel);\nint dcn20_populate_dml_pipes_from_context(struct dc *dc,\n\t\t\t\t\t  struct dc_state *context,\n\t\t\t\t\t  display_e2e_pipe_params_st *pipes,\n\t\t\t\t\t  bool fast_validate);\nvoid dcn20_calculate_wm(struct dc *dc,\n\t\t\tstruct dc_state *context,\n\t\t\tdisplay_e2e_pipe_params_st *pipes,\n\t\t\tint *out_pipe_cnt,\n\t\t\tint *pipe_split_from,\n\t\t\tint vlevel,\n\t\t\tbool fast_validate);\nvoid dcn20_cap_soc_clocks(struct _vcs_dpi_soc_bounding_box_st *bb,\n\t\t\t  struct pp_smu_nv_clock_table max_clocks);\nvoid dcn20_update_bounding_box(struct dc *dc,\n\t\t\t       struct _vcs_dpi_soc_bounding_box_st *bb,\n\t\t\t       struct pp_smu_nv_clock_table *max_clocks,\n\t\t\t       unsigned int *uclk_states,\n\t\t\t       unsigned int num_states);\nvoid dcn20_patch_bounding_box(struct dc *dc,\n\t\t\t      struct _vcs_dpi_soc_bounding_box_st *bb);\nbool dcn20_validate_bandwidth_fp(struct dc *dc,\n\t\t\t\t struct dc_state *context,\n\t\t\t\t bool fast_validate);\nvoid dcn20_fpu_set_wm_ranges(int i,\n\t\t\t     struct pp_smu_wm_range_sets *ranges,\n\t\t\t     struct _vcs_dpi_soc_bounding_box_st *loaded_bb);\nvoid dcn20_fpu_adjust_dppclk(struct vba_vars_st *v,\n\t\t\t     int vlevel,\n\t\t\t     int max_mpc_comb,\n\t\t\t     int pipe_idx,\n\t\t\t     bool is_validating_bw);\n\nint dcn21_populate_dml_pipes_from_context(struct dc *dc,\n\t\t\t\t\t  struct dc_state *context,\n\t\t\t\t\t  display_e2e_pipe_params_st *pipes,\n\t\t\t\t\t  bool fast_validate);\nbool dcn21_validate_bandwidth_fp(struct dc *dc,\n\t\t\t\t struct dc_state *context,\n\t\t\t\t bool fast_validate);\nvoid dcn21_update_bw_bounding_box(struct dc *dc, struct clk_bw_params *bw_params);\n\nvoid dcn21_clk_mgr_set_bw_params_wm_table(struct clk_bw_params *bw_params);\n\nvoid dcn201_populate_dml_writeback_from_context_fpu(struct dc *dc,\n\t\t\t\t\t\tstruct resource_context *res_ctx,\n\t\t\t\t\t\tdisplay_e2e_pipe_params_st *pipes);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}