
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/test.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/test.v' to AST representation.
Generating RTLIL representation for module `\top'.
Generating RTLIL representation for module `\seq_mul'.
Generating RTLIL representation for module `\dot_product_16_8_30_4'.
Generating RTLIL representation for module `\dsp_block_16_8'.
Generating RTLIL representation for module `\FPMult_16'.
Generating RTLIL representation for module `\FPMult_PrepModule'.
Generating RTLIL representation for module `\FPMult_ExecuteModule'.
Generating RTLIL representation for module `\FPMult_NormalizeModule'.
Generating RTLIL representation for module `\FPMult_RoundModule'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: FPMult_RoundModule  
root of   0 design levels: FPMult_NormalizeModule
root of   0 design levels: FPMult_ExecuteModule
root of   0 design levels: FPMult_PrepModule   
root of   1 design levels: FPMult_16           
root of   0 design levels: dsp_block_16_8      
root of   1 design levels: dot_product_16_8_30_4
root of   2 design levels: seq_mul             
root of   3 design levels: top                 
Automatically selected top as design top module.

2.2. Analyzing design hierarchy..
Top module:  \top
Used module:     \dot_product_16_8_30_4
Used module:         \dsp_block_16_8
Used module:     \seq_mul
Used module:         \FPMult_16
Used module:             \FPMult_RoundModule
Used module:             \FPMult_NormalizeModule
Used module:             \FPMult_ExecuteModule
Used module:             \FPMult_PrepModule

2.3. Analyzing design hierarchy..
Top module:  \top
Used module:     \dot_product_16_8_30_4
Used module:         \dsp_block_16_8
Used module:     \seq_mul
Used module:         \FPMult_16
Used module:             \FPMult_RoundModule
Used module:             \FPMult_NormalizeModule
Used module:             \FPMult_ExecuteModule
Used module:             \FPMult_PrepModule
Removed 0 unused modules.
Mapping positional arguments of cell FPMult_16.RoundModule (FPMult_RoundModule).
Mapping positional arguments of cell FPMult_16.NormalizeModule (FPMult_NormalizeModule).
Mapping positional arguments of cell FPMult_16.ExecuteModule (FPMult_ExecuteModule).
Mapping positional arguments of cell FPMult_16.PrepModule (FPMult_PrepModule).

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/test.v:354$10 in module FPMult_16.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/test.v:251$5 in module dsp_block_16_8.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/test.v:144$3 in module dot_product_16_8_30_4.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/test.v:96$2 in module seq_mul.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/test.v:79$1 in module seq_mul.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 30 redundant assignments.
Promoted 1 assignment to connection.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/test.v:354$10'.
     1/5: $0\pipe_4[20:0]
     2/5: $0\pipe_3[40:0]
     3/5: $0\pipe_2[22:0]
     4/5: $0\pipe_1[55:0]
     5/5: $0\pipe_0[31:0]
Creating decoders for process `\dsp_block_16_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/test.v:251$5'.
     1/5: $0\by_reg[7:0]
     2/5: $0\bx_reg[15:0]
     3/5: $0\ay_reg[7:0]
     4/5: $0\ax_reg[15:0]
     5/5: $0\resulta[23:0]
Creating decoders for process `\dot_product_16_8_30_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/test.v:144$3'.
     1/17: $0\r_pipeline_1[0:0]
     2/17: $0\w_pipeline_3_1[7:0]
     3/17: $0\f_pipeline_3_1[15:0]
     4/17: $0\w_pipeline_2_1[7:0]
     5/17: $0\f_pipeline_2_1[15:0]
     6/17: $0\w_pipeline_1_1[7:0]
     7/17: $0\f_pipeline_1_1[15:0]
     8/17: $0\w_pipeline_0_1[7:0]
     9/17: $0\f_pipeline_0_1[15:0]
    10/17: $0\w_pipeline_3_0[7:0]
    11/17: $0\f_pipeline_3_0[15:0]
    12/17: $0\w_pipeline_2_0[7:0]
    13/17: $0\f_pipeline_2_0[15:0]
    14/17: $0\w_pipeline_1_0[7:0]
    15/17: $0\f_pipeline_1_0[15:0]
    16/17: $0\w_pipeline_0_0[7:0]
    17/17: $0\f_pipeline_0_0[15:0]
Creating decoders for process `\seq_mul.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/test.v:96$2'.
     1/1: $0\mul_out_temp_reg[15:0]
Creating decoders for process `\seq_mul.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/test.v:79$1'.
     1/2: $0\b_flopped[15:0]
     2/2: $0\a_flopped[15:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\FPMult_16.\pipe_0' using process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/test.v:354$10'.
  created $dff cell `$procdff$132' with positive edge clock.
Creating register for signal `\FPMult_16.\pipe_1' using process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/test.v:354$10'.
  created $dff cell `$procdff$133' with positive edge clock.
Creating register for signal `\FPMult_16.\pipe_2' using process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/test.v:354$10'.
  created $dff cell `$procdff$134' with positive edge clock.
Creating register for signal `\FPMult_16.\pipe_3' using process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/test.v:354$10'.
  created $dff cell `$procdff$135' with positive edge clock.
Creating register for signal `\FPMult_16.\pipe_4' using process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/test.v:354$10'.
  created $dff cell `$procdff$136' with positive edge clock.
Creating register for signal `\dsp_block_16_8.\resulta' using process `\dsp_block_16_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/test.v:251$5'.
  created $dff cell `$procdff$137' with positive edge clock.
Creating register for signal `\dsp_block_16_8.\ax_reg' using process `\dsp_block_16_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/test.v:251$5'.
  created $dff cell `$procdff$138' with positive edge clock.
Creating register for signal `\dsp_block_16_8.\ay_reg' using process `\dsp_block_16_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/test.v:251$5'.
  created $dff cell `$procdff$139' with positive edge clock.
Creating register for signal `\dsp_block_16_8.\bx_reg' using process `\dsp_block_16_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/test.v:251$5'.
  created $dff cell `$procdff$140' with positive edge clock.
Creating register for signal `\dsp_block_16_8.\by_reg' using process `\dsp_block_16_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/test.v:251$5'.
  created $dff cell `$procdff$141' with positive edge clock.
Creating register for signal `\dot_product_16_8_30_4.\f_pipeline_0_0' using process `\dot_product_16_8_30_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/test.v:144$3'.
  created $dff cell `$procdff$142' with positive edge clock.
Creating register for signal `\dot_product_16_8_30_4.\w_pipeline_0_0' using process `\dot_product_16_8_30_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/test.v:144$3'.
  created $dff cell `$procdff$143' with positive edge clock.
Creating register for signal `\dot_product_16_8_30_4.\f_pipeline_0_1' using process `\dot_product_16_8_30_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/test.v:144$3'.
  created $dff cell `$procdff$144' with positive edge clock.
Creating register for signal `\dot_product_16_8_30_4.\w_pipeline_0_1' using process `\dot_product_16_8_30_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/test.v:144$3'.
  created $dff cell `$procdff$145' with positive edge clock.
Creating register for signal `\dot_product_16_8_30_4.\f_pipeline_1_0' using process `\dot_product_16_8_30_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/test.v:144$3'.
  created $dff cell `$procdff$146' with positive edge clock.
Creating register for signal `\dot_product_16_8_30_4.\w_pipeline_1_0' using process `\dot_product_16_8_30_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/test.v:144$3'.
  created $dff cell `$procdff$147' with positive edge clock.
Creating register for signal `\dot_product_16_8_30_4.\f_pipeline_1_1' using process `\dot_product_16_8_30_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/test.v:144$3'.
  created $dff cell `$procdff$148' with positive edge clock.
Creating register for signal `\dot_product_16_8_30_4.\w_pipeline_1_1' using process `\dot_product_16_8_30_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/test.v:144$3'.
  created $dff cell `$procdff$149' with positive edge clock.
Creating register for signal `\dot_product_16_8_30_4.\f_pipeline_2_0' using process `\dot_product_16_8_30_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/test.v:144$3'.
  created $dff cell `$procdff$150' with positive edge clock.
Creating register for signal `\dot_product_16_8_30_4.\w_pipeline_2_0' using process `\dot_product_16_8_30_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/test.v:144$3'.
  created $dff cell `$procdff$151' with positive edge clock.
Creating register for signal `\dot_product_16_8_30_4.\f_pipeline_2_1' using process `\dot_product_16_8_30_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/test.v:144$3'.
  created $dff cell `$procdff$152' with positive edge clock.
Creating register for signal `\dot_product_16_8_30_4.\w_pipeline_2_1' using process `\dot_product_16_8_30_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/test.v:144$3'.
  created $dff cell `$procdff$153' with positive edge clock.
Creating register for signal `\dot_product_16_8_30_4.\f_pipeline_3_0' using process `\dot_product_16_8_30_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/test.v:144$3'.
  created $dff cell `$procdff$154' with positive edge clock.
Creating register for signal `\dot_product_16_8_30_4.\w_pipeline_3_0' using process `\dot_product_16_8_30_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/test.v:144$3'.
  created $dff cell `$procdff$155' with positive edge clock.
Creating register for signal `\dot_product_16_8_30_4.\f_pipeline_3_1' using process `\dot_product_16_8_30_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/test.v:144$3'.
  created $dff cell `$procdff$156' with positive edge clock.
Creating register for signal `\dot_product_16_8_30_4.\w_pipeline_3_1' using process `\dot_product_16_8_30_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/test.v:144$3'.
  created $dff cell `$procdff$157' with positive edge clock.
Creating register for signal `\dot_product_16_8_30_4.\r_pipeline_0' using process `\dot_product_16_8_30_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/test.v:144$3'.
  created $dff cell `$procdff$158' with positive edge clock.
Creating register for signal `\dot_product_16_8_30_4.\r_pipeline_1' using process `\dot_product_16_8_30_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/test.v:144$3'.
  created $dff cell `$procdff$159' with positive edge clock.
Creating register for signal `\seq_mul.\mul_out_temp_reg' using process `\seq_mul.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/test.v:96$2'.
  created $dff cell `$procdff$160' with positive edge clock.
Creating register for signal `\seq_mul.\a_flopped' using process `\seq_mul.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/test.v:79$1'.
  created $dff cell `$procdff$161' with positive edge clock.
Creating register for signal `\seq_mul.\b_flopped' using process `\seq_mul.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/test.v:79$1'.
  created $dff cell `$procdff$162' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/test.v:354$10'.
Removing empty process `FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/test.v:354$10'.
Found and cleaned up 1 empty switch in `\dsp_block_16_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/test.v:251$5'.
Removing empty process `dsp_block_16_8.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/test.v:251$5'.
Found and cleaned up 1 empty switch in `\dot_product_16_8_30_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/test.v:144$3'.
Removing empty process `dot_product_16_8_30_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/test.v:144$3'.
Found and cleaned up 1 empty switch in `\seq_mul.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/test.v:96$2'.
Removing empty process `seq_mul.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/test.v:96$2'.
Found and cleaned up 1 empty switch in `\seq_mul.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/test.v:79$1'.
Removing empty process `seq_mul.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/test.v:79$1'.
Cleaned up 5 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module FPMult_RoundModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_16.
Optimizing module dsp_block_16_8.
Optimizing module dot_product_16_8_30_4.
<suppressed ~1 debug messages>
Optimizing module seq_mul.
Optimizing module top.

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module FPMult_RoundModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_16.
Optimizing module dsp_block_16_8.
Optimizing module dot_product_16_8_30_4.
Optimizing module seq_mul.
Optimizing module top.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_PrepModule'.
<suppressed ~9 debug messages>
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\dsp_block_16_8'.
Finding identical cells in module `\dot_product_16_8_30_4'.
Finding identical cells in module `\seq_mul'.
Finding identical cells in module `\top'.
Removed a total of 3 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/test.v:600$40: \PreShiftM -> { 1'0 \PreShiftM [6:0] }
      Replacing known input bits on port B of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/test.v:600$40: { 1'0 \PreShiftM [7:1] } -> { 2'01 \PreShiftM [6:1] }
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dsp_block_16_8..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dot_product_16_8_30_4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \seq_mul..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~34 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \dsp_block_16_8.
  Optimizing cells in module \dot_product_16_8_30_4.
  Optimizing cells in module \seq_mul.
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\dsp_block_16_8'.
Finding identical cells in module `\dot_product_16_8_30_4'.
Finding identical cells in module `\seq_mul'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$132 ($dff) from module FPMult_16 (D = { \a \b }, Q = \pipe_0, rval = 0).
Adding SRST signal on $procdff$133 ($dff) from module FPMult_16 (D = { \pipe_0 [22:16] \pipe_0 [8:0] \Sa \Sb \Ea \Eb \Mp \InputExc }, Q = \pipe_1 [54:0], rval = 55'0000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $procdff$134 ($dff) from module FPMult_16 (D = { \pipe_1 [4:0] \GRS \Sp \NormE \NormM }, Q = \pipe_2, rval = 23'00000000000000000000000).
Adding SRST signal on $procdff$135 ($dff) from module FPMult_16 (D = { \pipe_2 [22:16] \RoundE \RoundEP \RoundM \RoundMP }, Q = \pipe_3, rval = 41'00000000000000000000000000000000000000000).
Adding SRST signal on $procdff$136 ($dff) from module FPMult_16 (D = { \Z_int \Flags_int }, Q = \pipe_4, rval = 21'000000000000000000000).
Adding SRST signal on $procdff$137 ($dff) from module dsp_block_16_8 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/test.v:264$9_Y [23:0], Q = \resulta, rval = 24'000000000000000000000000).
Adding SRST signal on $procdff$138 ($dff) from module dsp_block_16_8 (D = \ax, Q = \ax_reg, rval = 16'0000000000000000).
Adding SRST signal on $procdff$139 ($dff) from module dsp_block_16_8 (D = \ay, Q = \ay_reg, rval = 8'00000000).
Adding SRST signal on $procdff$140 ($dff) from module dsp_block_16_8 (D = \bx, Q = \bx_reg, rval = 16'0000000000000000).
Adding SRST signal on $procdff$141 ($dff) from module dsp_block_16_8 (D = \by, Q = \by_reg, rval = 8'00000000).
Adding SRST signal on $procdff$159 ($dff) from module dot_product_16_8_30_4 (D = \r_pipeline_0, Q = \r_pipeline_1, rval = 1'1).
Adding SRST signal on $procdff$142 ($dff) from module dot_product_16_8_30_4 (D = \i_features_0, Q = \f_pipeline_0_0, rval = 16'0000000000000000).
Adding SRST signal on $procdff$143 ($dff) from module dot_product_16_8_30_4 (D = \i_weights_0, Q = \w_pipeline_0_0, rval = 8'00000000).
Adding SRST signal on $procdff$144 ($dff) from module dot_product_16_8_30_4 (D = \f_pipeline_0_0, Q = \f_pipeline_0_1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$145 ($dff) from module dot_product_16_8_30_4 (D = \w_pipeline_0_0, Q = \w_pipeline_0_1, rval = 8'00000000).
Adding SRST signal on $procdff$146 ($dff) from module dot_product_16_8_30_4 (D = \i_features_1, Q = \f_pipeline_1_0, rval = 16'0000000000000000).
Adding SRST signal on $procdff$147 ($dff) from module dot_product_16_8_30_4 (D = \i_weights_1, Q = \w_pipeline_1_0, rval = 8'00000000).
Adding SRST signal on $procdff$148 ($dff) from module dot_product_16_8_30_4 (D = \f_pipeline_1_0, Q = \f_pipeline_1_1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$149 ($dff) from module dot_product_16_8_30_4 (D = \w_pipeline_1_0, Q = \w_pipeline_1_1, rval = 8'00000000).
Adding SRST signal on $procdff$150 ($dff) from module dot_product_16_8_30_4 (D = \i_features_2, Q = \f_pipeline_2_0, rval = 16'0000000000000000).
Adding SRST signal on $procdff$151 ($dff) from module dot_product_16_8_30_4 (D = \i_weights_2, Q = \w_pipeline_2_0, rval = 8'00000000).
Adding SRST signal on $procdff$152 ($dff) from module dot_product_16_8_30_4 (D = \f_pipeline_2_0, Q = \f_pipeline_2_1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$153 ($dff) from module dot_product_16_8_30_4 (D = \w_pipeline_2_0, Q = \w_pipeline_2_1, rval = 8'00000000).
Adding SRST signal on $procdff$154 ($dff) from module dot_product_16_8_30_4 (D = \i_features_3, Q = \f_pipeline_3_0, rval = 16'0000000000000000).
Adding SRST signal on $procdff$155 ($dff) from module dot_product_16_8_30_4 (D = \i_weights_3, Q = \w_pipeline_3_0, rval = 8'00000000).
Adding SRST signal on $procdff$156 ($dff) from module dot_product_16_8_30_4 (D = \f_pipeline_3_0, Q = \f_pipeline_3_1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$157 ($dff) from module dot_product_16_8_30_4 (D = \w_pipeline_3_0, Q = \w_pipeline_3_1, rval = 8'00000000).
Adding SRST signal on $procdff$160 ($dff) from module seq_mul (D = \mul_out_temp, Q = \mul_out_temp_reg, rval = 16'0000000000000000).
Adding SRST signal on $procdff$161 ($dff) from module seq_mul (D = \a, Q = \a_flopped, rval = 16'0000000000000000).
Adding SRST signal on $procdff$162 ($dff) from module seq_mul (D = \b, Q = \b_flopped, rval = 16'0000000000000000).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \dsp_block_16_8..
Finding unused cells or wires in module \dot_product_16_8_30_4..
Finding unused cells or wires in module \seq_mul..
Finding unused cells or wires in module \top..
Removed 35 unused cells and 115 unused wires.
<suppressed ~49 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module dot_product_16_8_30_4.
Optimizing module dsp_block_16_8.
Optimizing module seq_mul.
Optimizing module top.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dot_product_16_8_30_4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \dsp_block_16_8..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \seq_mul..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \dot_product_16_8_30_4.
  Optimizing cells in module \dsp_block_16_8.
  Optimizing cells in module \seq_mul.
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\dot_product_16_8_30_4'.
Finding identical cells in module `\dsp_block_16_8'.
Finding identical cells in module `\seq_mul'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \dot_product_16_8_30_4..
Finding unused cells or wires in module \dsp_block_16_8..
Finding unused cells or wires in module \seq_mul..
Finding unused cells or wires in module \top..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module dot_product_16_8_30_4.
Optimizing module dsp_block_16_8.
Optimizing module seq_mul.
Optimizing module top.

4.16. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== FPMult_16 ===

   Number of wires:                 27
   Number of wire bits:            340
   Number of public wires:          27
   Number of public wire bits:     340
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $sdff                         172

=== FPMult_ExecuteModule ===

   Number of wires:                 15
   Number of wire bits:            103
   Number of public wires:          12
   Number of public wire bits:      92
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $add                           18
     $and                            1
     $mux                            7
     $or                             1
     $reduce_or                      7
     $xor                            1

=== FPMult_NormalizeModule ===

   Number of wires:                  9
   Number of wire bits:            122
   Number of public wires:           7
   Number of public wire bits:      58
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $sub                           73

=== FPMult_PrepModule ===

   Number of wires:                 23
   Number of wire bits:             86
   Number of public wires:          14
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            4
     $logic_not                      2
     $mul                           16
     $or                             3
     $reduce_and                    16
     $reduce_or                     23

=== FPMult_RoundModule ===

   Number of wires:                 12
   Number of wire bits:             87
   Number of public wires:          12
   Number of public wire bits:      87
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux                           25

=== dot_product_16_8_30_4 ===

   Number of wires:                 29
   Number of wire bits:            444
   Number of public wires:          29
   Number of public wire bits:     444
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16
     $dff                            1
     $sdff                         145

=== dsp_block_16_8 ===

   Number of wires:                 19
   Number of wire bits:            518
   Number of public wires:          15
   Number of public wire bits:     262
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $add                          128
     $mul                          128
     $sdff                          72

=== seq_mul ===

   Number of wires:                  9
   Number of wire bits:            114
   Number of public wires:           9
   Number of public wire bits:     114
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $sdff                          48

=== top ===

   Number of wires:                 14
   Number of wire bits:            170
   Number of public wires:          14
   Number of public wire bits:     170
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2

=== design hierarchy ===

   top                               1
     dot_product_16_8_30_4           0
       dsp_block_16_8                0
     seq_mul                         0
       FPMult_16                     0
         FPMult_ExecuteModule        0
         FPMult_NormalizeModule      0
         FPMult_PrepModule           0
         FPMult_RoundModule          0

   Number of wires:                 14
   Number of wire bits:            170
   Number of public wires:          14
   Number of public wire bits:     170
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2

End of script. Logfile hash: ce5c76e353, CPU: user 0.10s system 0.00s, MEM: 13.13 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 20% 4x opt_expr (0 sec), 20% 2x opt_clean (0 sec), ...
