<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplusHBM</ProductFamily>
        <Part>xcu280-fsvh2892-2L-e</Part>
        <TopModelName>test_gesummv</TopModelName>
        <TargetClockPeriod>3.33</TargetClockPeriod>
        <ClockUncertainty>0.90</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>2.342</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>6278</Best-caseLatency>
            <Average-caseLatency>6278</Average-caseLatency>
            <Worst-caseLatency>6278</Worst-caseLatency>
            <Best-caseRealTimeLatency>20.906 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>20.906 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>20.906 us</Worst-caseRealTimeLatency>
            <Interval-min>6279</Interval-min>
            <Interval-max>6279</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_49_1_VITIS_LOOP_50_2>
                <Slack>2.43</Slack>
                <TripCount>6250</TripCount>
                <Latency>6276</Latency>
                <AbsoluteTimeLatency>20899</AbsoluteTimeLatency>
                <PipelineII>1</PipelineII>
                <PipelineDepth>28</PipelineDepth>
                <InstanceList/>
            </VITIS_LOOP_49_1_VITIS_LOOP_50_2>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>gesummv.cpp:50</SourceLocation>
            <SummaryOfLoopViolations>
                <VITIS_LOOP_49_1_VITIS_LOOP_50_2>
                    <Name>VITIS_LOOP_49_1_VITIS_LOOP_50_2</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>gesummv.cpp:49</SourceLocation>
                </VITIS_LOOP_49_1_VITIS_LOOP_50_2>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>0</BRAM_18K>
            <DSP>181</DSP>
            <FF>21209</FF>
            <LUT>10928</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4032</BRAM_18K>
            <DSP>9024</DSP>
            <FF>2607360</FF>
            <LUT>1303680</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_ctrl_AWVALID</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>float</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_AWREADY</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>float</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_AWADDR</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>5</Bits>
            <Attribute>unknown</Attribute>
            <CType>float</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_WVALID</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>float</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_WREADY</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>float</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_WDATA</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>float</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_WSTRB</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>float</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_ARVALID</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>float</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_ARREADY</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>float</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_ARADDR</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>5</Bits>
            <Attribute>unknown</Attribute>
            <CType>float</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_RVALID</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>float</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_RREADY</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>float</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_RDATA</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>float</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_RRESP</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>float</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_BVALID</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>float</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_BREADY</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>float</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_BRESP</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>float</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>test_gesummv</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>test_gesummv</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>test_gesummv</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_Addr_A</name>
            <Object>v2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_EN_A</name>
            <Object>v2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_WEN_A</name>
            <Object>v2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_Din_A</name>
            <Object>v2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_Dout_A</name>
            <Object>v2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_Clk_A</name>
            <Object>v2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_Rst_A</name>
            <Object>v2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_Addr_A</name>
            <Object>v2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_EN_A</name>
            <Object>v2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_WEN_A</name>
            <Object>v2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_Din_A</name>
            <Object>v2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_Dout_A</name>
            <Object>v2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_Clk_A</name>
            <Object>v2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_Rst_A</name>
            <Object>v2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_2_Addr_A</name>
            <Object>v2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_2_EN_A</name>
            <Object>v2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_2_WEN_A</name>
            <Object>v2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_2_Din_A</name>
            <Object>v2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_2_Dout_A</name>
            <Object>v2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_2_Clk_A</name>
            <Object>v2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_2_Rst_A</name>
            <Object>v2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_3_Addr_A</name>
            <Object>v2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_3_EN_A</name>
            <Object>v2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_3_WEN_A</name>
            <Object>v2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_3_Din_A</name>
            <Object>v2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_3_Dout_A</name>
            <Object>v2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_3_Clk_A</name>
            <Object>v2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_3_Rst_A</name>
            <Object>v2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_4_Addr_A</name>
            <Object>v2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_4_EN_A</name>
            <Object>v2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_4_WEN_A</name>
            <Object>v2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_4_Din_A</name>
            <Object>v2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_4_Dout_A</name>
            <Object>v2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_4_Clk_A</name>
            <Object>v2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_4_Rst_A</name>
            <Object>v2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_5_Addr_A</name>
            <Object>v2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_5_EN_A</name>
            <Object>v2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_5_WEN_A</name>
            <Object>v2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_5_Din_A</name>
            <Object>v2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_5_Dout_A</name>
            <Object>v2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_5_Clk_A</name>
            <Object>v2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_5_Rst_A</name>
            <Object>v2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_6_Addr_A</name>
            <Object>v2_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_6_EN_A</name>
            <Object>v2_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_6_WEN_A</name>
            <Object>v2_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_6_Din_A</name>
            <Object>v2_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_6_Dout_A</name>
            <Object>v2_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_6_Clk_A</name>
            <Object>v2_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_6_Rst_A</name>
            <Object>v2_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_7_Addr_A</name>
            <Object>v2_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_7_EN_A</name>
            <Object>v2_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_7_WEN_A</name>
            <Object>v2_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_7_Din_A</name>
            <Object>v2_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_7_Dout_A</name>
            <Object>v2_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_7_Clk_A</name>
            <Object>v2_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_7_Rst_A</name>
            <Object>v2_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_8_Addr_A</name>
            <Object>v2_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_8_EN_A</name>
            <Object>v2_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_8_WEN_A</name>
            <Object>v2_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_8_Din_A</name>
            <Object>v2_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_8_Dout_A</name>
            <Object>v2_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_8_Clk_A</name>
            <Object>v2_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_8_Rst_A</name>
            <Object>v2_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_9_Addr_A</name>
            <Object>v2_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_9_EN_A</name>
            <Object>v2_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_9_WEN_A</name>
            <Object>v2_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_9_Din_A</name>
            <Object>v2_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_9_Dout_A</name>
            <Object>v2_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_9_Clk_A</name>
            <Object>v2_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_9_Rst_A</name>
            <Object>v2_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_Addr_A</name>
            <Object>v3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_EN_A</name>
            <Object>v3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_WEN_A</name>
            <Object>v3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_Din_A</name>
            <Object>v3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_Dout_A</name>
            <Object>v3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_Clk_A</name>
            <Object>v3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_Rst_A</name>
            <Object>v3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_Addr_A</name>
            <Object>v3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_EN_A</name>
            <Object>v3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_WEN_A</name>
            <Object>v3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_Din_A</name>
            <Object>v3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_Dout_A</name>
            <Object>v3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_Clk_A</name>
            <Object>v3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_Rst_A</name>
            <Object>v3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_Addr_A</name>
            <Object>v3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_EN_A</name>
            <Object>v3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_WEN_A</name>
            <Object>v3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_Din_A</name>
            <Object>v3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_Dout_A</name>
            <Object>v3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_Clk_A</name>
            <Object>v3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_Rst_A</name>
            <Object>v3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_Addr_A</name>
            <Object>v3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_EN_A</name>
            <Object>v3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_WEN_A</name>
            <Object>v3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_Din_A</name>
            <Object>v3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_Dout_A</name>
            <Object>v3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_Clk_A</name>
            <Object>v3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_Rst_A</name>
            <Object>v3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_Addr_A</name>
            <Object>v3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_EN_A</name>
            <Object>v3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_WEN_A</name>
            <Object>v3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_Din_A</name>
            <Object>v3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_Dout_A</name>
            <Object>v3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_Clk_A</name>
            <Object>v3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_Rst_A</name>
            <Object>v3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_Addr_A</name>
            <Object>v3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_EN_A</name>
            <Object>v3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_WEN_A</name>
            <Object>v3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_Din_A</name>
            <Object>v3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_Dout_A</name>
            <Object>v3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_Clk_A</name>
            <Object>v3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_Rst_A</name>
            <Object>v3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_Addr_A</name>
            <Object>v3_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_EN_A</name>
            <Object>v3_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_WEN_A</name>
            <Object>v3_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_Din_A</name>
            <Object>v3_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_Dout_A</name>
            <Object>v3_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_Clk_A</name>
            <Object>v3_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_Rst_A</name>
            <Object>v3_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_Addr_A</name>
            <Object>v3_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_EN_A</name>
            <Object>v3_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_WEN_A</name>
            <Object>v3_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_Din_A</name>
            <Object>v3_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_Dout_A</name>
            <Object>v3_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_Clk_A</name>
            <Object>v3_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_Rst_A</name>
            <Object>v3_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_Addr_A</name>
            <Object>v3_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_EN_A</name>
            <Object>v3_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_WEN_A</name>
            <Object>v3_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_Din_A</name>
            <Object>v3_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_Dout_A</name>
            <Object>v3_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_Clk_A</name>
            <Object>v3_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_Rst_A</name>
            <Object>v3_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_Addr_A</name>
            <Object>v3_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_EN_A</name>
            <Object>v3_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_WEN_A</name>
            <Object>v3_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_Din_A</name>
            <Object>v3_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_Dout_A</name>
            <Object>v3_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_Clk_A</name>
            <Object>v3_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_Rst_A</name>
            <Object>v3_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_Addr_A</name>
            <Object>v4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_EN_A</name>
            <Object>v4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_WEN_A</name>
            <Object>v4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_Din_A</name>
            <Object>v4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_Dout_A</name>
            <Object>v4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_Clk_A</name>
            <Object>v4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_Rst_A</name>
            <Object>v4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_Addr_B</name>
            <Object>v4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_EN_B</name>
            <Object>v4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_WEN_B</name>
            <Object>v4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_Din_B</name>
            <Object>v4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_Dout_B</name>
            <Object>v4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_Clk_B</name>
            <Object>v4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_0_Rst_B</name>
            <Object>v4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_Addr_A</name>
            <Object>v4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_EN_A</name>
            <Object>v4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_WEN_A</name>
            <Object>v4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_Din_A</name>
            <Object>v4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_Dout_A</name>
            <Object>v4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_Clk_A</name>
            <Object>v4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_Rst_A</name>
            <Object>v4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_Addr_B</name>
            <Object>v4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_EN_B</name>
            <Object>v4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_WEN_B</name>
            <Object>v4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_Din_B</name>
            <Object>v4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_Dout_B</name>
            <Object>v4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_Clk_B</name>
            <Object>v4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_1_Rst_B</name>
            <Object>v4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_Addr_A</name>
            <Object>v4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_EN_A</name>
            <Object>v4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_WEN_A</name>
            <Object>v4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_Din_A</name>
            <Object>v4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_Dout_A</name>
            <Object>v4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_Clk_A</name>
            <Object>v4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_Rst_A</name>
            <Object>v4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_Addr_B</name>
            <Object>v4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_EN_B</name>
            <Object>v4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_WEN_B</name>
            <Object>v4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_Din_B</name>
            <Object>v4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_Dout_B</name>
            <Object>v4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_Clk_B</name>
            <Object>v4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_2_Rst_B</name>
            <Object>v4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_Addr_A</name>
            <Object>v4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_EN_A</name>
            <Object>v4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_WEN_A</name>
            <Object>v4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_Din_A</name>
            <Object>v4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_Dout_A</name>
            <Object>v4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_Clk_A</name>
            <Object>v4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_Rst_A</name>
            <Object>v4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_Addr_B</name>
            <Object>v4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_EN_B</name>
            <Object>v4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_WEN_B</name>
            <Object>v4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_Din_B</name>
            <Object>v4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_Dout_B</name>
            <Object>v4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_Clk_B</name>
            <Object>v4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_3_Rst_B</name>
            <Object>v4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_Addr_A</name>
            <Object>v4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_EN_A</name>
            <Object>v4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_WEN_A</name>
            <Object>v4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_Din_A</name>
            <Object>v4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_Dout_A</name>
            <Object>v4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_Clk_A</name>
            <Object>v4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_Rst_A</name>
            <Object>v4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_Addr_B</name>
            <Object>v4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_EN_B</name>
            <Object>v4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_WEN_B</name>
            <Object>v4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_Din_B</name>
            <Object>v4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_Dout_B</name>
            <Object>v4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_Clk_B</name>
            <Object>v4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_4_Rst_B</name>
            <Object>v4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_Addr_A</name>
            <Object>v4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_EN_A</name>
            <Object>v4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_WEN_A</name>
            <Object>v4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_Din_A</name>
            <Object>v4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_Dout_A</name>
            <Object>v4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_Clk_A</name>
            <Object>v4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_Rst_A</name>
            <Object>v4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_Addr_B</name>
            <Object>v4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_EN_B</name>
            <Object>v4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_WEN_B</name>
            <Object>v4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_Din_B</name>
            <Object>v4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_Dout_B</name>
            <Object>v4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_Clk_B</name>
            <Object>v4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_5_Rst_B</name>
            <Object>v4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_Addr_A</name>
            <Object>v4_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_EN_A</name>
            <Object>v4_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_WEN_A</name>
            <Object>v4_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_Din_A</name>
            <Object>v4_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_Dout_A</name>
            <Object>v4_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_Clk_A</name>
            <Object>v4_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_Rst_A</name>
            <Object>v4_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_Addr_B</name>
            <Object>v4_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_EN_B</name>
            <Object>v4_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_WEN_B</name>
            <Object>v4_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_Din_B</name>
            <Object>v4_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_Dout_B</name>
            <Object>v4_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_Clk_B</name>
            <Object>v4_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_6_Rst_B</name>
            <Object>v4_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_Addr_A</name>
            <Object>v4_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_EN_A</name>
            <Object>v4_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_WEN_A</name>
            <Object>v4_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_Din_A</name>
            <Object>v4_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_Dout_A</name>
            <Object>v4_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_Clk_A</name>
            <Object>v4_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_Rst_A</name>
            <Object>v4_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_Addr_B</name>
            <Object>v4_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_EN_B</name>
            <Object>v4_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_WEN_B</name>
            <Object>v4_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_Din_B</name>
            <Object>v4_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_Dout_B</name>
            <Object>v4_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_Clk_B</name>
            <Object>v4_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_7_Rst_B</name>
            <Object>v4_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_Addr_A</name>
            <Object>v4_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_EN_A</name>
            <Object>v4_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_WEN_A</name>
            <Object>v4_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_Din_A</name>
            <Object>v4_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_Dout_A</name>
            <Object>v4_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_Clk_A</name>
            <Object>v4_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_Rst_A</name>
            <Object>v4_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_Addr_B</name>
            <Object>v4_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_EN_B</name>
            <Object>v4_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_WEN_B</name>
            <Object>v4_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_Din_B</name>
            <Object>v4_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_Dout_B</name>
            <Object>v4_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_Clk_B</name>
            <Object>v4_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_8_Rst_B</name>
            <Object>v4_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_9_Addr_A</name>
            <Object>v4_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_9_EN_A</name>
            <Object>v4_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_9_WEN_A</name>
            <Object>v4_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_9_Din_A</name>
            <Object>v4_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_9_Dout_A</name>
            <Object>v4_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_9_Clk_A</name>
            <Object>v4_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_9_Rst_A</name>
            <Object>v4_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_9_Addr_B</name>
            <Object>v4_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_9_EN_B</name>
            <Object>v4_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_9_WEN_B</name>
            <Object>v4_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_9_Din_B</name>
            <Object>v4_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_9_Dout_B</name>
            <Object>v4_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_9_Clk_B</name>
            <Object>v4_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v4_9_Rst_B</name>
            <Object>v4_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_Addr_A</name>
            <Object>v5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_EN_A</name>
            <Object>v5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_WEN_A</name>
            <Object>v5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_Din_A</name>
            <Object>v5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_Dout_A</name>
            <Object>v5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_Clk_A</name>
            <Object>v5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v5_Rst_A</name>
            <Object>v5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_Addr_A</name>
            <Object>v6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_EN_A</name>
            <Object>v6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_WEN_A</name>
            <Object>v6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_Din_A</name>
            <Object>v6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_Dout_A</name>
            <Object>v6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_Clk_A</name>
            <Object>v6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_Rst_A</name>
            <Object>v6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_Addr_B</name>
            <Object>v6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_EN_B</name>
            <Object>v6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_WEN_B</name>
            <Object>v6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_Din_B</name>
            <Object>v6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_Dout_B</name>
            <Object>v6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_Clk_B</name>
            <Object>v6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_0_Rst_B</name>
            <Object>v6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_Addr_A</name>
            <Object>v6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_EN_A</name>
            <Object>v6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_WEN_A</name>
            <Object>v6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_Din_A</name>
            <Object>v6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_Dout_A</name>
            <Object>v6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_Clk_A</name>
            <Object>v6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_Rst_A</name>
            <Object>v6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_Addr_B</name>
            <Object>v6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_EN_B</name>
            <Object>v6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_WEN_B</name>
            <Object>v6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_Din_B</name>
            <Object>v6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_Dout_B</name>
            <Object>v6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_Clk_B</name>
            <Object>v6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_1_Rst_B</name>
            <Object>v6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_Addr_A</name>
            <Object>v6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_EN_A</name>
            <Object>v6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_WEN_A</name>
            <Object>v6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_Din_A</name>
            <Object>v6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_Dout_A</name>
            <Object>v6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_Clk_A</name>
            <Object>v6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_Rst_A</name>
            <Object>v6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_Addr_B</name>
            <Object>v6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_EN_B</name>
            <Object>v6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_WEN_B</name>
            <Object>v6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_Din_B</name>
            <Object>v6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_Dout_B</name>
            <Object>v6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_Clk_B</name>
            <Object>v6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_2_Rst_B</name>
            <Object>v6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_Addr_A</name>
            <Object>v6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_EN_A</name>
            <Object>v6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_WEN_A</name>
            <Object>v6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_Din_A</name>
            <Object>v6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_Dout_A</name>
            <Object>v6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_Clk_A</name>
            <Object>v6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_Rst_A</name>
            <Object>v6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_Addr_B</name>
            <Object>v6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_EN_B</name>
            <Object>v6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_WEN_B</name>
            <Object>v6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_Din_B</name>
            <Object>v6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_Dout_B</name>
            <Object>v6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_Clk_B</name>
            <Object>v6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_3_Rst_B</name>
            <Object>v6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_Addr_A</name>
            <Object>v6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_EN_A</name>
            <Object>v6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_WEN_A</name>
            <Object>v6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_Din_A</name>
            <Object>v6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_Dout_A</name>
            <Object>v6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_Clk_A</name>
            <Object>v6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_Rst_A</name>
            <Object>v6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_Addr_B</name>
            <Object>v6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_EN_B</name>
            <Object>v6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_WEN_B</name>
            <Object>v6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_Din_B</name>
            <Object>v6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_Dout_B</name>
            <Object>v6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_Clk_B</name>
            <Object>v6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_4_Rst_B</name>
            <Object>v6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_Addr_A</name>
            <Object>v6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_EN_A</name>
            <Object>v6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_WEN_A</name>
            <Object>v6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_Din_A</name>
            <Object>v6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_Dout_A</name>
            <Object>v6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_Clk_A</name>
            <Object>v6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_Rst_A</name>
            <Object>v6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_Addr_B</name>
            <Object>v6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_EN_B</name>
            <Object>v6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_WEN_B</name>
            <Object>v6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_Din_B</name>
            <Object>v6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_Dout_B</name>
            <Object>v6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_Clk_B</name>
            <Object>v6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_5_Rst_B</name>
            <Object>v6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_Addr_A</name>
            <Object>v6_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_EN_A</name>
            <Object>v6_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_WEN_A</name>
            <Object>v6_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_Din_A</name>
            <Object>v6_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_Dout_A</name>
            <Object>v6_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_Clk_A</name>
            <Object>v6_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_Rst_A</name>
            <Object>v6_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_Addr_B</name>
            <Object>v6_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_EN_B</name>
            <Object>v6_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_WEN_B</name>
            <Object>v6_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_Din_B</name>
            <Object>v6_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_Dout_B</name>
            <Object>v6_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_Clk_B</name>
            <Object>v6_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_6_Rst_B</name>
            <Object>v6_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_Addr_A</name>
            <Object>v6_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_EN_A</name>
            <Object>v6_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_WEN_A</name>
            <Object>v6_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_Din_A</name>
            <Object>v6_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_Dout_A</name>
            <Object>v6_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_Clk_A</name>
            <Object>v6_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_Rst_A</name>
            <Object>v6_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_Addr_B</name>
            <Object>v6_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_EN_B</name>
            <Object>v6_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_WEN_B</name>
            <Object>v6_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_Din_B</name>
            <Object>v6_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_Dout_B</name>
            <Object>v6_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_Clk_B</name>
            <Object>v6_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_7_Rst_B</name>
            <Object>v6_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_Addr_A</name>
            <Object>v6_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_EN_A</name>
            <Object>v6_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_WEN_A</name>
            <Object>v6_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_Din_A</name>
            <Object>v6_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_Dout_A</name>
            <Object>v6_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_Clk_A</name>
            <Object>v6_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_Rst_A</name>
            <Object>v6_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_Addr_B</name>
            <Object>v6_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_EN_B</name>
            <Object>v6_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_WEN_B</name>
            <Object>v6_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_Din_B</name>
            <Object>v6_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_Dout_B</name>
            <Object>v6_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_Clk_B</name>
            <Object>v6_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_8_Rst_B</name>
            <Object>v6_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_Addr_A</name>
            <Object>v6_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_EN_A</name>
            <Object>v6_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_WEN_A</name>
            <Object>v6_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_Din_A</name>
            <Object>v6_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_Dout_A</name>
            <Object>v6_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_Clk_A</name>
            <Object>v6_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_Rst_A</name>
            <Object>v6_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_Addr_B</name>
            <Object>v6_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_EN_B</name>
            <Object>v6_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_WEN_B</name>
            <Object>v6_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_Din_B</name>
            <Object>v6_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_Dout_B</name>
            <Object>v6_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_Clk_B</name>
            <Object>v6_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v6_9_Rst_B</name>
            <Object>v6_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="2">
            <ModuleName>test_gesummv</ModuleName>
            <BindInstances>add_ln49_1_fu_1089_p2 add_ln49_fu_1135_p2 mac_muladd_5ns_8ns_8ns_13_4_1_U71 mac_muladd_5ns_8ns_8ns_13_4_1_U71 fmul_32ns_32ns_32_4_max_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U1 fmul_32ns_32ns_32_4_max_dsp_1_U32 fmul_32ns_32ns_32_4_max_dsp_1_U51 fmul_32ns_32ns_32_4_max_dsp_1_U33 fmul_32ns_32ns_32_4_max_dsp_1_U34 fmul_32ns_32ns_32_4_max_dsp_1_U35 fmul_32ns_32ns_32_4_max_dsp_1_U36 fmul_32ns_32ns_32_4_max_dsp_1_U37 fmul_32ns_32ns_32_4_max_dsp_1_U38 fmul_32ns_32ns_32_4_max_dsp_1_U39 fmul_32ns_32ns_32_4_max_dsp_1_U40 fmul_32ns_32ns_32_4_max_dsp_1_U41 fmul_32ns_32ns_32_4_max_dsp_1_U42 fmul_32ns_32ns_32_4_max_dsp_1_U43 fmul_32ns_32ns_32_4_max_dsp_1_U44 fmul_32ns_32ns_32_4_max_dsp_1_U45 fmul_32ns_32ns_32_4_max_dsp_1_U46 fmul_32ns_32ns_32_4_max_dsp_1_U47 fmul_32ns_32ns_32_4_max_dsp_1_U48 fmul_32ns_32ns_32_4_max_dsp_1_U49 fmul_32ns_32ns_32_4_max_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U2 fmul_32ns_32ns_32_4_max_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U3 fmul_32ns_32ns_32_4_max_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U4 fmul_32ns_32ns_32_4_max_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U5 fmul_32ns_32ns_32_4_max_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U6 fmul_32ns_32ns_32_4_max_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U7 fmul_32ns_32ns_32_4_max_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U8 fmul_32ns_32ns_32_4_max_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U9 fmul_32ns_32ns_32_4_max_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U10 fmul_32ns_32ns_32_4_max_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U11 fmul_32ns_32ns_32_4_max_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U12 fmul_32ns_32ns_32_4_max_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U13 fmul_32ns_32ns_32_4_max_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U14 fmul_32ns_32ns_32_4_max_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U15 fmul_32ns_32ns_32_4_max_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U16 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U17 fmul_32ns_32ns_32_4_max_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U18 fmul_32ns_32ns_32_4_max_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U19 fmul_32ns_32ns_32_4_max_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U20 fmul_32ns_32ns_32_4_max_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U30 add_ln50_fu_1116_p2 ctrl_s_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>test_gesummv</Name>
            <Loops>
                <VITIS_LOOP_49_1_VITIS_LOOP_50_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.342</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6278</Best-caseLatency>
                    <Average-caseLatency>6278</Average-caseLatency>
                    <Worst-caseLatency>6278</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.906 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.906 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.906 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6279</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_49_1_VITIS_LOOP_50_2>
                        <Name>VITIS_LOOP_49_1_VITIS_LOOP_50_2</Name>
                        <Slack>2.43</Slack>
                        <TripCount>6250</TripCount>
                        <Latency>6276</Latency>
                        <AbsoluteTimeLatency>20.899 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>28</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_49_1_VITIS_LOOP_50_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>gesummv.cpp:50</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_49_1_VITIS_LOOP_50_2>
                            <Name>VITIS_LOOP_49_1_VITIS_LOOP_50_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>gesummv.cpp:49</SourceLocation>
                        </VITIS_LOOP_49_1_VITIS_LOOP_50_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>181</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>21209</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>10928</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_50_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_1_fu_1089_p2" SOURCE="gesummv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_50_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_fu_1135_p2" SOURCE="gesummv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_50_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_5ns_8ns_8ns_13_4_1_U71" SOURCE="gesummv.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_50_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_5ns_8ns_8ns_13_4_1_U71" SOURCE="gesummv.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_50_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U31" SOURCE="gesummv.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="v11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_50_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1" SOURCE="gesummv.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="v13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_50_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U32" SOURCE="gesummv.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="v15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_50_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U51" SOURCE="gesummv.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="v18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_50_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U33" SOURCE="gesummv.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="v23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_50_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U34" SOURCE="gesummv.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="v27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_50_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U35" SOURCE="gesummv.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="v35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_50_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U36" SOURCE="gesummv.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="v39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_50_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U37" SOURCE="gesummv.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="v47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_50_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U38" SOURCE="gesummv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="v51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_50_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U39" SOURCE="gesummv.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="v59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_50_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U40" SOURCE="gesummv.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="v63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_50_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U41" SOURCE="gesummv.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="v71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_50_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U42" SOURCE="gesummv.cpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="v75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_50_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U43" SOURCE="gesummv.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="v83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_50_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U44" SOURCE="gesummv.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="v87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_50_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U45" SOURCE="gesummv.cpp:152" STORAGESUBTYPE="" URAM="0" VARIABLE="v95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_50_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U46" SOURCE="gesummv.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="v99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_50_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U47" SOURCE="gesummv.cpp:166" STORAGESUBTYPE="" URAM="0" VARIABLE="v107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_50_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U48" SOURCE="gesummv.cpp:171" STORAGESUBTYPE="" URAM="0" VARIABLE="v111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_50_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U49" SOURCE="gesummv.cpp:180" STORAGESUBTYPE="" URAM="0" VARIABLE="v119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_50_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U50" SOURCE="gesummv.cpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="v123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_50_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U2" SOURCE="gesummv.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="v25_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_50_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U52" SOURCE="gesummv.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="v30_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_50_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U3" SOURCE="gesummv.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="v37_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_50_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U53" SOURCE="gesummv.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="v42_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_50_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U4" SOURCE="gesummv.cpp:98" STORAGESUBTYPE="" URAM="0" VARIABLE="v49_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_50_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U54" SOURCE="gesummv.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="v54_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_50_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U5" SOURCE="gesummv.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="v61_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_50_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U55" SOURCE="gesummv.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="v66_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_50_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U6" SOURCE="gesummv.cpp:126" STORAGESUBTYPE="" URAM="0" VARIABLE="v73_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_50_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U56" SOURCE="gesummv.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="v78_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_50_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U7" SOURCE="gesummv.cpp:140" STORAGESUBTYPE="" URAM="0" VARIABLE="v85_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_50_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U57" SOURCE="gesummv.cpp:146" STORAGESUBTYPE="" URAM="0" VARIABLE="v90_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_50_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U8" SOURCE="gesummv.cpp:154" STORAGESUBTYPE="" URAM="0" VARIABLE="v97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_50_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U58" SOURCE="gesummv.cpp:160" STORAGESUBTYPE="" URAM="0" VARIABLE="v102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_50_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U9" SOURCE="gesummv.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="v109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_50_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U59" SOURCE="gesummv.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="v114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_50_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U10" SOURCE="gesummv.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="v121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_50_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U60" SOURCE="gesummv.cpp:188" STORAGESUBTYPE="" URAM="0" VARIABLE="v126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_50_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U11" SOURCE="gesummv.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="v17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_50_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U61" SOURCE="gesummv.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="v19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_50_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U21" SOURCE="gesummv.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="v20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_50_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U12" SOURCE="gesummv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="v29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_50_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U62" SOURCE="gesummv.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="v31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_50_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U22" SOURCE="gesummv.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="v32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_50_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U13" SOURCE="gesummv.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="v41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_50_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U63" SOURCE="gesummv.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="v43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_50_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U23" SOURCE="gesummv.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="v44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_50_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U14" SOURCE="gesummv.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="v53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_50_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U64" SOURCE="gesummv.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="v55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_50_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U24" SOURCE="gesummv.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="v56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_50_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U15" SOURCE="gesummv.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="v65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_50_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U65" SOURCE="gesummv.cpp:119" STORAGESUBTYPE="" URAM="0" VARIABLE="v67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_50_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U25" SOURCE="gesummv.cpp:120" STORAGESUBTYPE="" URAM="0" VARIABLE="v68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_50_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U16" SOURCE="gesummv.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="v77_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_50_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U66" SOURCE="gesummv.cpp:133" STORAGESUBTYPE="" URAM="0" VARIABLE="v79_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_50_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U26" SOURCE="gesummv.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="v80_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_50_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U17" SOURCE="gesummv.cpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="v89_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_50_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U67" SOURCE="gesummv.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="v91_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_50_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U27" SOURCE="gesummv.cpp:148" STORAGESUBTYPE="" URAM="0" VARIABLE="v92_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_50_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U18" SOURCE="gesummv.cpp:159" STORAGESUBTYPE="" URAM="0" VARIABLE="v101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_50_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U68" SOURCE="gesummv.cpp:161" STORAGESUBTYPE="" URAM="0" VARIABLE="v103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_50_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U28" SOURCE="gesummv.cpp:162" STORAGESUBTYPE="" URAM="0" VARIABLE="v104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_50_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U19" SOURCE="gesummv.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="v113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_50_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U69" SOURCE="gesummv.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="v115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_50_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U29" SOURCE="gesummv.cpp:176" STORAGESUBTYPE="" URAM="0" VARIABLE="v116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_50_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U20" SOURCE="gesummv.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="v125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_50_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U70" SOURCE="gesummv.cpp:189" STORAGESUBTYPE="" URAM="0" VARIABLE="v127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_50_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U30" SOURCE="gesummv.cpp:190" STORAGESUBTYPE="" URAM="0" VARIABLE="v128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_50_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_fu_1116_p2" SOURCE="gesummv.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln50"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="ctrl" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="ctrl_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_compile unsafe_math_optimizations="1"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="v0" index="0" direction="in" srcType="float" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_ctrl" name="v0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v1" index="1" direction="in" srcType="float" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_ctrl" name="v1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v2" index="2" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="v2_0_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v2_1_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v2_2_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v2_3_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v2_4_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v2_5_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v2_6_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v2_7_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v2_8_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v2_9_PORTA" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v3" index="3" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="v3_0_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_1_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_2_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_3_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_4_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_5_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_6_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_7_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_8_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v3_9_PORTA" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v4" index="4" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="v4_0_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v4_0_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v4_1_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v4_1_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v4_2_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v4_2_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v4_3_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v4_3_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v4_4_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v4_4_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v4_5_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v4_5_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v4_6_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v4_6_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v4_7_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v4_7_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v4_8_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v4_8_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v4_9_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v4_9_PORTB" name="" usage="data" direction="inout"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v5" index="5" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="v5_PORTA" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v6" index="6" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="v6_0_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_0_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_1_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_1_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_2_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_2_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_3_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_3_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_4_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_4_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_5_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_5_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_6_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_6_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_7_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_7_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_8_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_8_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_9_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v6_9_PORTB" name="" usage="data" direction="inout"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_ctrl" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="5" portPrefix="s_axi_ctrl_" paramPrefix="C_S_AXI_CTRL_">
            <ports>
                <port>s_axi_ctrl_ARADDR</port>
                <port>s_axi_ctrl_ARREADY</port>
                <port>s_axi_ctrl_ARVALID</port>
                <port>s_axi_ctrl_AWADDR</port>
                <port>s_axi_ctrl_AWREADY</port>
                <port>s_axi_ctrl_AWVALID</port>
                <port>s_axi_ctrl_BREADY</port>
                <port>s_axi_ctrl_BRESP</port>
                <port>s_axi_ctrl_BVALID</port>
                <port>s_axi_ctrl_RDATA</port>
                <port>s_axi_ctrl_RREADY</port>
                <port>s_axi_ctrl_RRESP</port>
                <port>s_axi_ctrl_RVALID</port>
                <port>s_axi_ctrl_WDATA</port>
                <port>s_axi_ctrl_WREADY</port>
                <port>s_axi_ctrl_WSTRB</port>
                <port>s_axi_ctrl_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="v0" access="W" description="Data signal of v0" range="32">
                    <fields>
                        <field offset="0" width="32" name="v0" access="W" description="Bit 31 to 0 of v0"/>
                    </fields>
                </register>
                <register offset="0x18" name="v1" access="W" description="Data signal of v1" range="32">
                    <fields>
                        <field offset="0" width="32" name="v1" access="W" description="Bit 31 to 0 of v1"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="v0"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="24" argName="v1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_ctrl</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="v2_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v2_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v2_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v2_0_EN_A">EN</portMap>
                <portMap portMapName="v2_0_WEN_A">WE</portMap>
                <portMap portMapName="v2_0_Din_A">DIN</portMap>
                <portMap portMapName="v2_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v2_0_Clk_A">CLK</portMap>
                <portMap portMapName="v2_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v2_0_Addr_A</port>
                <port>v2_0_Clk_A</port>
                <port>v2_0_Din_A</port>
                <port>v2_0_Dout_A</port>
                <port>v2_0_EN_A</port>
                <port>v2_0_Rst_A</port>
                <port>v2_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v2_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v2_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v2_1_EN_A">EN</portMap>
                <portMap portMapName="v2_1_WEN_A">WE</portMap>
                <portMap portMapName="v2_1_Din_A">DIN</portMap>
                <portMap portMapName="v2_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v2_1_Clk_A">CLK</portMap>
                <portMap portMapName="v2_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v2_1_Addr_A</port>
                <port>v2_1_Clk_A</port>
                <port>v2_1_Din_A</port>
                <port>v2_1_Dout_A</port>
                <port>v2_1_EN_A</port>
                <port>v2_1_Rst_A</port>
                <port>v2_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v2_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v2_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v2_2_EN_A">EN</portMap>
                <portMap portMapName="v2_2_WEN_A">WE</portMap>
                <portMap portMapName="v2_2_Din_A">DIN</portMap>
                <portMap portMapName="v2_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v2_2_Clk_A">CLK</portMap>
                <portMap portMapName="v2_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v2_2_Addr_A</port>
                <port>v2_2_Clk_A</port>
                <port>v2_2_Din_A</port>
                <port>v2_2_Dout_A</port>
                <port>v2_2_EN_A</port>
                <port>v2_2_Rst_A</port>
                <port>v2_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v2_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v2_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v2_3_EN_A">EN</portMap>
                <portMap portMapName="v2_3_WEN_A">WE</portMap>
                <portMap portMapName="v2_3_Din_A">DIN</portMap>
                <portMap portMapName="v2_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v2_3_Clk_A">CLK</portMap>
                <portMap portMapName="v2_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v2_3_Addr_A</port>
                <port>v2_3_Clk_A</port>
                <port>v2_3_Din_A</port>
                <port>v2_3_Dout_A</port>
                <port>v2_3_EN_A</port>
                <port>v2_3_Rst_A</port>
                <port>v2_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v2_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v2_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v2_4_EN_A">EN</portMap>
                <portMap portMapName="v2_4_WEN_A">WE</portMap>
                <portMap portMapName="v2_4_Din_A">DIN</portMap>
                <portMap portMapName="v2_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v2_4_Clk_A">CLK</portMap>
                <portMap portMapName="v2_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v2_4_Addr_A</port>
                <port>v2_4_Clk_A</port>
                <port>v2_4_Din_A</port>
                <port>v2_4_Dout_A</port>
                <port>v2_4_EN_A</port>
                <port>v2_4_Rst_A</port>
                <port>v2_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v2_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v2_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v2_5_EN_A">EN</portMap>
                <portMap portMapName="v2_5_WEN_A">WE</portMap>
                <portMap portMapName="v2_5_Din_A">DIN</portMap>
                <portMap portMapName="v2_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v2_5_Clk_A">CLK</portMap>
                <portMap portMapName="v2_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v2_5_Addr_A</port>
                <port>v2_5_Clk_A</port>
                <port>v2_5_Din_A</port>
                <port>v2_5_Dout_A</port>
                <port>v2_5_EN_A</port>
                <port>v2_5_Rst_A</port>
                <port>v2_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v2_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v2_6_Addr_A">ADDR</portMap>
                <portMap portMapName="v2_6_EN_A">EN</portMap>
                <portMap portMapName="v2_6_WEN_A">WE</portMap>
                <portMap portMapName="v2_6_Din_A">DIN</portMap>
                <portMap portMapName="v2_6_Dout_A">DOUT</portMap>
                <portMap portMapName="v2_6_Clk_A">CLK</portMap>
                <portMap portMapName="v2_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v2_6_Addr_A</port>
                <port>v2_6_Clk_A</port>
                <port>v2_6_Din_A</port>
                <port>v2_6_Dout_A</port>
                <port>v2_6_EN_A</port>
                <port>v2_6_Rst_A</port>
                <port>v2_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v2_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v2_7_Addr_A">ADDR</portMap>
                <portMap portMapName="v2_7_EN_A">EN</portMap>
                <portMap portMapName="v2_7_WEN_A">WE</portMap>
                <portMap portMapName="v2_7_Din_A">DIN</portMap>
                <portMap portMapName="v2_7_Dout_A">DOUT</portMap>
                <portMap portMapName="v2_7_Clk_A">CLK</portMap>
                <portMap portMapName="v2_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v2_7_Addr_A</port>
                <port>v2_7_Clk_A</port>
                <port>v2_7_Din_A</port>
                <port>v2_7_Dout_A</port>
                <port>v2_7_EN_A</port>
                <port>v2_7_Rst_A</port>
                <port>v2_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v2_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v2_8_Addr_A">ADDR</portMap>
                <portMap portMapName="v2_8_EN_A">EN</portMap>
                <portMap portMapName="v2_8_WEN_A">WE</portMap>
                <portMap portMapName="v2_8_Din_A">DIN</portMap>
                <portMap portMapName="v2_8_Dout_A">DOUT</portMap>
                <portMap portMapName="v2_8_Clk_A">CLK</portMap>
                <portMap portMapName="v2_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v2_8_Addr_A</port>
                <port>v2_8_Clk_A</port>
                <port>v2_8_Din_A</port>
                <port>v2_8_Dout_A</port>
                <port>v2_8_EN_A</port>
                <port>v2_8_Rst_A</port>
                <port>v2_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v2_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v2_9_Addr_A">ADDR</portMap>
                <portMap portMapName="v2_9_EN_A">EN</portMap>
                <portMap portMapName="v2_9_WEN_A">WE</portMap>
                <portMap portMapName="v2_9_Din_A">DIN</portMap>
                <portMap portMapName="v2_9_Dout_A">DOUT</portMap>
                <portMap portMapName="v2_9_Clk_A">CLK</portMap>
                <portMap portMapName="v2_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v2_9_Addr_A</port>
                <port>v2_9_Clk_A</port>
                <port>v2_9_Din_A</port>
                <port>v2_9_Dout_A</port>
                <port>v2_9_EN_A</port>
                <port>v2_9_Rst_A</port>
                <port>v2_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_0_EN_A">EN</portMap>
                <portMap portMapName="v3_0_WEN_A">WE</portMap>
                <portMap portMapName="v3_0_Din_A">DIN</portMap>
                <portMap portMapName="v3_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_0_Clk_A">CLK</portMap>
                <portMap portMapName="v3_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_0_Addr_A</port>
                <port>v3_0_Clk_A</port>
                <port>v3_0_Din_A</port>
                <port>v3_0_Dout_A</port>
                <port>v3_0_EN_A</port>
                <port>v3_0_Rst_A</port>
                <port>v3_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_1_EN_A">EN</portMap>
                <portMap portMapName="v3_1_WEN_A">WE</portMap>
                <portMap portMapName="v3_1_Din_A">DIN</portMap>
                <portMap portMapName="v3_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_1_Clk_A">CLK</portMap>
                <portMap portMapName="v3_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_1_Addr_A</port>
                <port>v3_1_Clk_A</port>
                <port>v3_1_Din_A</port>
                <port>v3_1_Dout_A</port>
                <port>v3_1_EN_A</port>
                <port>v3_1_Rst_A</port>
                <port>v3_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_2_EN_A">EN</portMap>
                <portMap portMapName="v3_2_WEN_A">WE</portMap>
                <portMap portMapName="v3_2_Din_A">DIN</portMap>
                <portMap portMapName="v3_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_2_Clk_A">CLK</portMap>
                <portMap portMapName="v3_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_2_Addr_A</port>
                <port>v3_2_Clk_A</port>
                <port>v3_2_Din_A</port>
                <port>v3_2_Dout_A</port>
                <port>v3_2_EN_A</port>
                <port>v3_2_Rst_A</port>
                <port>v3_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_3_EN_A">EN</portMap>
                <portMap portMapName="v3_3_WEN_A">WE</portMap>
                <portMap portMapName="v3_3_Din_A">DIN</portMap>
                <portMap portMapName="v3_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_3_Clk_A">CLK</portMap>
                <portMap portMapName="v3_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_3_Addr_A</port>
                <port>v3_3_Clk_A</port>
                <port>v3_3_Din_A</port>
                <port>v3_3_Dout_A</port>
                <port>v3_3_EN_A</port>
                <port>v3_3_Rst_A</port>
                <port>v3_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_4_EN_A">EN</portMap>
                <portMap portMapName="v3_4_WEN_A">WE</portMap>
                <portMap portMapName="v3_4_Din_A">DIN</portMap>
                <portMap portMapName="v3_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_4_Clk_A">CLK</portMap>
                <portMap portMapName="v3_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_4_Addr_A</port>
                <port>v3_4_Clk_A</port>
                <port>v3_4_Din_A</port>
                <port>v3_4_Dout_A</port>
                <port>v3_4_EN_A</port>
                <port>v3_4_Rst_A</port>
                <port>v3_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_5_EN_A">EN</portMap>
                <portMap portMapName="v3_5_WEN_A">WE</portMap>
                <portMap portMapName="v3_5_Din_A">DIN</portMap>
                <portMap portMapName="v3_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_5_Clk_A">CLK</portMap>
                <portMap portMapName="v3_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_5_Addr_A</port>
                <port>v3_5_Clk_A</port>
                <port>v3_5_Din_A</port>
                <port>v3_5_Dout_A</port>
                <port>v3_5_EN_A</port>
                <port>v3_5_Rst_A</port>
                <port>v3_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_6_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_6_EN_A">EN</portMap>
                <portMap portMapName="v3_6_WEN_A">WE</portMap>
                <portMap portMapName="v3_6_Din_A">DIN</portMap>
                <portMap portMapName="v3_6_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_6_Clk_A">CLK</portMap>
                <portMap portMapName="v3_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_6_Addr_A</port>
                <port>v3_6_Clk_A</port>
                <port>v3_6_Din_A</port>
                <port>v3_6_Dout_A</port>
                <port>v3_6_EN_A</port>
                <port>v3_6_Rst_A</port>
                <port>v3_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_7_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_7_EN_A">EN</portMap>
                <portMap portMapName="v3_7_WEN_A">WE</portMap>
                <portMap portMapName="v3_7_Din_A">DIN</portMap>
                <portMap portMapName="v3_7_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_7_Clk_A">CLK</portMap>
                <portMap portMapName="v3_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_7_Addr_A</port>
                <port>v3_7_Clk_A</port>
                <port>v3_7_Din_A</port>
                <port>v3_7_Dout_A</port>
                <port>v3_7_EN_A</port>
                <port>v3_7_Rst_A</port>
                <port>v3_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_8_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_8_EN_A">EN</portMap>
                <portMap portMapName="v3_8_WEN_A">WE</portMap>
                <portMap portMapName="v3_8_Din_A">DIN</portMap>
                <portMap portMapName="v3_8_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_8_Clk_A">CLK</portMap>
                <portMap portMapName="v3_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_8_Addr_A</port>
                <port>v3_8_Clk_A</port>
                <port>v3_8_Din_A</port>
                <port>v3_8_Dout_A</port>
                <port>v3_8_EN_A</port>
                <port>v3_8_Rst_A</port>
                <port>v3_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_9_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_9_EN_A">EN</portMap>
                <portMap portMapName="v3_9_WEN_A">WE</portMap>
                <portMap portMapName="v3_9_Din_A">DIN</portMap>
                <portMap portMapName="v3_9_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_9_Clk_A">CLK</portMap>
                <portMap portMapName="v3_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_9_Addr_A</port>
                <port>v3_9_Clk_A</port>
                <port>v3_9_Din_A</port>
                <port>v3_9_Dout_A</port>
                <port>v3_9_EN_A</port>
                <port>v3_9_Rst_A</port>
                <port>v3_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_0_EN_A">EN</portMap>
                <portMap portMapName="v4_0_WEN_A">WE</portMap>
                <portMap portMapName="v4_0_Din_A">DIN</portMap>
                <portMap portMapName="v4_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_0_Clk_A">CLK</portMap>
                <portMap portMapName="v4_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_0_Addr_A</port>
                <port>v4_0_Clk_A</port>
                <port>v4_0_Din_A</port>
                <port>v4_0_Dout_A</port>
                <port>v4_0_EN_A</port>
                <port>v4_0_Rst_A</port>
                <port>v4_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_0_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_0_Addr_B">ADDR</portMap>
                <portMap portMapName="v4_0_EN_B">EN</portMap>
                <portMap portMapName="v4_0_WEN_B">WE</portMap>
                <portMap portMapName="v4_0_Din_B">DIN</portMap>
                <portMap portMapName="v4_0_Dout_B">DOUT</portMap>
                <portMap portMapName="v4_0_Clk_B">CLK</portMap>
                <portMap portMapName="v4_0_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_0_Addr_B</port>
                <port>v4_0_Clk_B</port>
                <port>v4_0_Din_B</port>
                <port>v4_0_Dout_B</port>
                <port>v4_0_EN_B</port>
                <port>v4_0_Rst_B</port>
                <port>v4_0_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_1_EN_A">EN</portMap>
                <portMap portMapName="v4_1_WEN_A">WE</portMap>
                <portMap portMapName="v4_1_Din_A">DIN</portMap>
                <portMap portMapName="v4_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_1_Clk_A">CLK</portMap>
                <portMap portMapName="v4_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_1_Addr_A</port>
                <port>v4_1_Clk_A</port>
                <port>v4_1_Din_A</port>
                <port>v4_1_Dout_A</port>
                <port>v4_1_EN_A</port>
                <port>v4_1_Rst_A</port>
                <port>v4_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_1_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_1_Addr_B">ADDR</portMap>
                <portMap portMapName="v4_1_EN_B">EN</portMap>
                <portMap portMapName="v4_1_WEN_B">WE</portMap>
                <portMap portMapName="v4_1_Din_B">DIN</portMap>
                <portMap portMapName="v4_1_Dout_B">DOUT</portMap>
                <portMap portMapName="v4_1_Clk_B">CLK</portMap>
                <portMap portMapName="v4_1_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_1_Addr_B</port>
                <port>v4_1_Clk_B</port>
                <port>v4_1_Din_B</port>
                <port>v4_1_Dout_B</port>
                <port>v4_1_EN_B</port>
                <port>v4_1_Rst_B</port>
                <port>v4_1_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_2_EN_A">EN</portMap>
                <portMap portMapName="v4_2_WEN_A">WE</portMap>
                <portMap portMapName="v4_2_Din_A">DIN</portMap>
                <portMap portMapName="v4_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_2_Clk_A">CLK</portMap>
                <portMap portMapName="v4_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_2_Addr_A</port>
                <port>v4_2_Clk_A</port>
                <port>v4_2_Din_A</port>
                <port>v4_2_Dout_A</port>
                <port>v4_2_EN_A</port>
                <port>v4_2_Rst_A</port>
                <port>v4_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_2_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_2_Addr_B">ADDR</portMap>
                <portMap portMapName="v4_2_EN_B">EN</portMap>
                <portMap portMapName="v4_2_WEN_B">WE</portMap>
                <portMap portMapName="v4_2_Din_B">DIN</portMap>
                <portMap portMapName="v4_2_Dout_B">DOUT</portMap>
                <portMap portMapName="v4_2_Clk_B">CLK</portMap>
                <portMap portMapName="v4_2_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_2_Addr_B</port>
                <port>v4_2_Clk_B</port>
                <port>v4_2_Din_B</port>
                <port>v4_2_Dout_B</port>
                <port>v4_2_EN_B</port>
                <port>v4_2_Rst_B</port>
                <port>v4_2_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_3_EN_A">EN</portMap>
                <portMap portMapName="v4_3_WEN_A">WE</portMap>
                <portMap portMapName="v4_3_Din_A">DIN</portMap>
                <portMap portMapName="v4_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_3_Clk_A">CLK</portMap>
                <portMap portMapName="v4_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_3_Addr_A</port>
                <port>v4_3_Clk_A</port>
                <port>v4_3_Din_A</port>
                <port>v4_3_Dout_A</port>
                <port>v4_3_EN_A</port>
                <port>v4_3_Rst_A</port>
                <port>v4_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_3_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_3_Addr_B">ADDR</portMap>
                <portMap portMapName="v4_3_EN_B">EN</portMap>
                <portMap portMapName="v4_3_WEN_B">WE</portMap>
                <portMap portMapName="v4_3_Din_B">DIN</portMap>
                <portMap portMapName="v4_3_Dout_B">DOUT</portMap>
                <portMap portMapName="v4_3_Clk_B">CLK</portMap>
                <portMap portMapName="v4_3_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_3_Addr_B</port>
                <port>v4_3_Clk_B</port>
                <port>v4_3_Din_B</port>
                <port>v4_3_Dout_B</port>
                <port>v4_3_EN_B</port>
                <port>v4_3_Rst_B</port>
                <port>v4_3_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_4_EN_A">EN</portMap>
                <portMap portMapName="v4_4_WEN_A">WE</portMap>
                <portMap portMapName="v4_4_Din_A">DIN</portMap>
                <portMap portMapName="v4_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_4_Clk_A">CLK</portMap>
                <portMap portMapName="v4_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_4_Addr_A</port>
                <port>v4_4_Clk_A</port>
                <port>v4_4_Din_A</port>
                <port>v4_4_Dout_A</port>
                <port>v4_4_EN_A</port>
                <port>v4_4_Rst_A</port>
                <port>v4_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_4_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_4_Addr_B">ADDR</portMap>
                <portMap portMapName="v4_4_EN_B">EN</portMap>
                <portMap portMapName="v4_4_WEN_B">WE</portMap>
                <portMap portMapName="v4_4_Din_B">DIN</portMap>
                <portMap portMapName="v4_4_Dout_B">DOUT</portMap>
                <portMap portMapName="v4_4_Clk_B">CLK</portMap>
                <portMap portMapName="v4_4_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_4_Addr_B</port>
                <port>v4_4_Clk_B</port>
                <port>v4_4_Din_B</port>
                <port>v4_4_Dout_B</port>
                <port>v4_4_EN_B</port>
                <port>v4_4_Rst_B</port>
                <port>v4_4_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_5_EN_A">EN</portMap>
                <portMap portMapName="v4_5_WEN_A">WE</portMap>
                <portMap portMapName="v4_5_Din_A">DIN</portMap>
                <portMap portMapName="v4_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_5_Clk_A">CLK</portMap>
                <portMap portMapName="v4_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_5_Addr_A</port>
                <port>v4_5_Clk_A</port>
                <port>v4_5_Din_A</port>
                <port>v4_5_Dout_A</port>
                <port>v4_5_EN_A</port>
                <port>v4_5_Rst_A</port>
                <port>v4_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_5_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_5_Addr_B">ADDR</portMap>
                <portMap portMapName="v4_5_EN_B">EN</portMap>
                <portMap portMapName="v4_5_WEN_B">WE</portMap>
                <portMap portMapName="v4_5_Din_B">DIN</portMap>
                <portMap portMapName="v4_5_Dout_B">DOUT</portMap>
                <portMap portMapName="v4_5_Clk_B">CLK</portMap>
                <portMap portMapName="v4_5_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_5_Addr_B</port>
                <port>v4_5_Clk_B</port>
                <port>v4_5_Din_B</port>
                <port>v4_5_Dout_B</port>
                <port>v4_5_EN_B</port>
                <port>v4_5_Rst_B</port>
                <port>v4_5_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_6_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_6_EN_A">EN</portMap>
                <portMap portMapName="v4_6_WEN_A">WE</portMap>
                <portMap portMapName="v4_6_Din_A">DIN</portMap>
                <portMap portMapName="v4_6_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_6_Clk_A">CLK</portMap>
                <portMap portMapName="v4_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_6_Addr_A</port>
                <port>v4_6_Clk_A</port>
                <port>v4_6_Din_A</port>
                <port>v4_6_Dout_A</port>
                <port>v4_6_EN_A</port>
                <port>v4_6_Rst_A</port>
                <port>v4_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_6_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_6_Addr_B">ADDR</portMap>
                <portMap portMapName="v4_6_EN_B">EN</portMap>
                <portMap portMapName="v4_6_WEN_B">WE</portMap>
                <portMap portMapName="v4_6_Din_B">DIN</portMap>
                <portMap portMapName="v4_6_Dout_B">DOUT</portMap>
                <portMap portMapName="v4_6_Clk_B">CLK</portMap>
                <portMap portMapName="v4_6_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_6_Addr_B</port>
                <port>v4_6_Clk_B</port>
                <port>v4_6_Din_B</port>
                <port>v4_6_Dout_B</port>
                <port>v4_6_EN_B</port>
                <port>v4_6_Rst_B</port>
                <port>v4_6_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_7_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_7_EN_A">EN</portMap>
                <portMap portMapName="v4_7_WEN_A">WE</portMap>
                <portMap portMapName="v4_7_Din_A">DIN</portMap>
                <portMap portMapName="v4_7_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_7_Clk_A">CLK</portMap>
                <portMap portMapName="v4_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_7_Addr_A</port>
                <port>v4_7_Clk_A</port>
                <port>v4_7_Din_A</port>
                <port>v4_7_Dout_A</port>
                <port>v4_7_EN_A</port>
                <port>v4_7_Rst_A</port>
                <port>v4_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_7_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_7_Addr_B">ADDR</portMap>
                <portMap portMapName="v4_7_EN_B">EN</portMap>
                <portMap portMapName="v4_7_WEN_B">WE</portMap>
                <portMap portMapName="v4_7_Din_B">DIN</portMap>
                <portMap portMapName="v4_7_Dout_B">DOUT</portMap>
                <portMap portMapName="v4_7_Clk_B">CLK</portMap>
                <portMap portMapName="v4_7_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_7_Addr_B</port>
                <port>v4_7_Clk_B</port>
                <port>v4_7_Din_B</port>
                <port>v4_7_Dout_B</port>
                <port>v4_7_EN_B</port>
                <port>v4_7_Rst_B</port>
                <port>v4_7_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_8_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_8_EN_A">EN</portMap>
                <portMap portMapName="v4_8_WEN_A">WE</portMap>
                <portMap portMapName="v4_8_Din_A">DIN</portMap>
                <portMap portMapName="v4_8_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_8_Clk_A">CLK</portMap>
                <portMap portMapName="v4_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_8_Addr_A</port>
                <port>v4_8_Clk_A</port>
                <port>v4_8_Din_A</port>
                <port>v4_8_Dout_A</port>
                <port>v4_8_EN_A</port>
                <port>v4_8_Rst_A</port>
                <port>v4_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_8_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_8_Addr_B">ADDR</portMap>
                <portMap portMapName="v4_8_EN_B">EN</portMap>
                <portMap portMapName="v4_8_WEN_B">WE</portMap>
                <portMap portMapName="v4_8_Din_B">DIN</portMap>
                <portMap portMapName="v4_8_Dout_B">DOUT</portMap>
                <portMap portMapName="v4_8_Clk_B">CLK</portMap>
                <portMap portMapName="v4_8_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_8_Addr_B</port>
                <port>v4_8_Clk_B</port>
                <port>v4_8_Din_B</port>
                <port>v4_8_Dout_B</port>
                <port>v4_8_EN_B</port>
                <port>v4_8_Rst_B</port>
                <port>v4_8_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_9_Addr_A">ADDR</portMap>
                <portMap portMapName="v4_9_EN_A">EN</portMap>
                <portMap portMapName="v4_9_WEN_A">WE</portMap>
                <portMap portMapName="v4_9_Din_A">DIN</portMap>
                <portMap portMapName="v4_9_Dout_A">DOUT</portMap>
                <portMap portMapName="v4_9_Clk_A">CLK</portMap>
                <portMap portMapName="v4_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_9_Addr_A</port>
                <port>v4_9_Clk_A</port>
                <port>v4_9_Din_A</port>
                <port>v4_9_Dout_A</port>
                <port>v4_9_EN_A</port>
                <port>v4_9_Rst_A</port>
                <port>v4_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v4_9_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v4_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v4_9_Addr_B">ADDR</portMap>
                <portMap portMapName="v4_9_EN_B">EN</portMap>
                <portMap portMapName="v4_9_WEN_B">WE</portMap>
                <portMap portMapName="v4_9_Din_B">DIN</portMap>
                <portMap portMapName="v4_9_Dout_B">DOUT</portMap>
                <portMap portMapName="v4_9_Clk_B">CLK</portMap>
                <portMap portMapName="v4_9_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v4_9_Addr_B</port>
                <port>v4_9_Clk_B</port>
                <port>v4_9_Din_B</port>
                <port>v4_9_Dout_B</port>
                <port>v4_9_EN_B</port>
                <port>v4_9_Rst_B</port>
                <port>v4_9_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v5_Addr_A">ADDR</portMap>
                <portMap portMapName="v5_EN_A">EN</portMap>
                <portMap portMapName="v5_WEN_A">WE</portMap>
                <portMap portMapName="v5_Din_A">DIN</portMap>
                <portMap portMapName="v5_Dout_A">DOUT</portMap>
                <portMap portMapName="v5_Clk_A">CLK</portMap>
                <portMap portMapName="v5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v5_Addr_A</port>
                <port>v5_Clk_A</port>
                <port>v5_Din_A</port>
                <port>v5_Dout_A</port>
                <port>v5_EN_A</port>
                <port>v5_Rst_A</port>
                <port>v5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v6_0_EN_A">EN</portMap>
                <portMap portMapName="v6_0_WEN_A">WE</portMap>
                <portMap portMapName="v6_0_Din_A">DIN</portMap>
                <portMap portMapName="v6_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v6_0_Clk_A">CLK</portMap>
                <portMap portMapName="v6_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_0_Addr_A</port>
                <port>v6_0_Clk_A</port>
                <port>v6_0_Din_A</port>
                <port>v6_0_Dout_A</port>
                <port>v6_0_EN_A</port>
                <port>v6_0_Rst_A</port>
                <port>v6_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_0_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_0_Addr_B">ADDR</portMap>
                <portMap portMapName="v6_0_EN_B">EN</portMap>
                <portMap portMapName="v6_0_WEN_B">WE</portMap>
                <portMap portMapName="v6_0_Din_B">DIN</portMap>
                <portMap portMapName="v6_0_Dout_B">DOUT</portMap>
                <portMap portMapName="v6_0_Clk_B">CLK</portMap>
                <portMap portMapName="v6_0_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_0_Addr_B</port>
                <port>v6_0_Clk_B</port>
                <port>v6_0_Din_B</port>
                <port>v6_0_Dout_B</port>
                <port>v6_0_EN_B</port>
                <port>v6_0_Rst_B</port>
                <port>v6_0_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v6_1_EN_A">EN</portMap>
                <portMap portMapName="v6_1_WEN_A">WE</portMap>
                <portMap portMapName="v6_1_Din_A">DIN</portMap>
                <portMap portMapName="v6_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v6_1_Clk_A">CLK</portMap>
                <portMap portMapName="v6_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_1_Addr_A</port>
                <port>v6_1_Clk_A</port>
                <port>v6_1_Din_A</port>
                <port>v6_1_Dout_A</port>
                <port>v6_1_EN_A</port>
                <port>v6_1_Rst_A</port>
                <port>v6_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_1_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_1_Addr_B">ADDR</portMap>
                <portMap portMapName="v6_1_EN_B">EN</portMap>
                <portMap portMapName="v6_1_WEN_B">WE</portMap>
                <portMap portMapName="v6_1_Din_B">DIN</portMap>
                <portMap portMapName="v6_1_Dout_B">DOUT</portMap>
                <portMap portMapName="v6_1_Clk_B">CLK</portMap>
                <portMap portMapName="v6_1_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_1_Addr_B</port>
                <port>v6_1_Clk_B</port>
                <port>v6_1_Din_B</port>
                <port>v6_1_Dout_B</port>
                <port>v6_1_EN_B</port>
                <port>v6_1_Rst_B</port>
                <port>v6_1_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v6_2_EN_A">EN</portMap>
                <portMap portMapName="v6_2_WEN_A">WE</portMap>
                <portMap portMapName="v6_2_Din_A">DIN</portMap>
                <portMap portMapName="v6_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v6_2_Clk_A">CLK</portMap>
                <portMap portMapName="v6_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_2_Addr_A</port>
                <port>v6_2_Clk_A</port>
                <port>v6_2_Din_A</port>
                <port>v6_2_Dout_A</port>
                <port>v6_2_EN_A</port>
                <port>v6_2_Rst_A</port>
                <port>v6_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_2_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_2_Addr_B">ADDR</portMap>
                <portMap portMapName="v6_2_EN_B">EN</portMap>
                <portMap portMapName="v6_2_WEN_B">WE</portMap>
                <portMap portMapName="v6_2_Din_B">DIN</portMap>
                <portMap portMapName="v6_2_Dout_B">DOUT</portMap>
                <portMap portMapName="v6_2_Clk_B">CLK</portMap>
                <portMap portMapName="v6_2_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_2_Addr_B</port>
                <port>v6_2_Clk_B</port>
                <port>v6_2_Din_B</port>
                <port>v6_2_Dout_B</port>
                <port>v6_2_EN_B</port>
                <port>v6_2_Rst_B</port>
                <port>v6_2_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v6_3_EN_A">EN</portMap>
                <portMap portMapName="v6_3_WEN_A">WE</portMap>
                <portMap portMapName="v6_3_Din_A">DIN</portMap>
                <portMap portMapName="v6_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v6_3_Clk_A">CLK</portMap>
                <portMap portMapName="v6_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_3_Addr_A</port>
                <port>v6_3_Clk_A</port>
                <port>v6_3_Din_A</port>
                <port>v6_3_Dout_A</port>
                <port>v6_3_EN_A</port>
                <port>v6_3_Rst_A</port>
                <port>v6_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_3_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_3_Addr_B">ADDR</portMap>
                <portMap portMapName="v6_3_EN_B">EN</portMap>
                <portMap portMapName="v6_3_WEN_B">WE</portMap>
                <portMap portMapName="v6_3_Din_B">DIN</portMap>
                <portMap portMapName="v6_3_Dout_B">DOUT</portMap>
                <portMap portMapName="v6_3_Clk_B">CLK</portMap>
                <portMap portMapName="v6_3_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_3_Addr_B</port>
                <port>v6_3_Clk_B</port>
                <port>v6_3_Din_B</port>
                <port>v6_3_Dout_B</port>
                <port>v6_3_EN_B</port>
                <port>v6_3_Rst_B</port>
                <port>v6_3_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v6_4_EN_A">EN</portMap>
                <portMap portMapName="v6_4_WEN_A">WE</portMap>
                <portMap portMapName="v6_4_Din_A">DIN</portMap>
                <portMap portMapName="v6_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v6_4_Clk_A">CLK</portMap>
                <portMap portMapName="v6_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_4_Addr_A</port>
                <port>v6_4_Clk_A</port>
                <port>v6_4_Din_A</port>
                <port>v6_4_Dout_A</port>
                <port>v6_4_EN_A</port>
                <port>v6_4_Rst_A</port>
                <port>v6_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_4_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_4_Addr_B">ADDR</portMap>
                <portMap portMapName="v6_4_EN_B">EN</portMap>
                <portMap portMapName="v6_4_WEN_B">WE</portMap>
                <portMap portMapName="v6_4_Din_B">DIN</portMap>
                <portMap portMapName="v6_4_Dout_B">DOUT</portMap>
                <portMap portMapName="v6_4_Clk_B">CLK</portMap>
                <portMap portMapName="v6_4_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_4_Addr_B</port>
                <port>v6_4_Clk_B</port>
                <port>v6_4_Din_B</port>
                <port>v6_4_Dout_B</port>
                <port>v6_4_EN_B</port>
                <port>v6_4_Rst_B</port>
                <port>v6_4_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v6_5_EN_A">EN</portMap>
                <portMap portMapName="v6_5_WEN_A">WE</portMap>
                <portMap portMapName="v6_5_Din_A">DIN</portMap>
                <portMap portMapName="v6_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v6_5_Clk_A">CLK</portMap>
                <portMap portMapName="v6_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_5_Addr_A</port>
                <port>v6_5_Clk_A</port>
                <port>v6_5_Din_A</port>
                <port>v6_5_Dout_A</port>
                <port>v6_5_EN_A</port>
                <port>v6_5_Rst_A</port>
                <port>v6_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_5_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_5_Addr_B">ADDR</portMap>
                <portMap portMapName="v6_5_EN_B">EN</portMap>
                <portMap portMapName="v6_5_WEN_B">WE</portMap>
                <portMap portMapName="v6_5_Din_B">DIN</portMap>
                <portMap portMapName="v6_5_Dout_B">DOUT</portMap>
                <portMap portMapName="v6_5_Clk_B">CLK</portMap>
                <portMap portMapName="v6_5_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_5_Addr_B</port>
                <port>v6_5_Clk_B</port>
                <port>v6_5_Din_B</port>
                <port>v6_5_Dout_B</port>
                <port>v6_5_EN_B</port>
                <port>v6_5_Rst_B</port>
                <port>v6_5_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_6_Addr_A">ADDR</portMap>
                <portMap portMapName="v6_6_EN_A">EN</portMap>
                <portMap portMapName="v6_6_WEN_A">WE</portMap>
                <portMap portMapName="v6_6_Din_A">DIN</portMap>
                <portMap portMapName="v6_6_Dout_A">DOUT</portMap>
                <portMap portMapName="v6_6_Clk_A">CLK</portMap>
                <portMap portMapName="v6_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_6_Addr_A</port>
                <port>v6_6_Clk_A</port>
                <port>v6_6_Din_A</port>
                <port>v6_6_Dout_A</port>
                <port>v6_6_EN_A</port>
                <port>v6_6_Rst_A</port>
                <port>v6_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_6_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_6_Addr_B">ADDR</portMap>
                <portMap portMapName="v6_6_EN_B">EN</portMap>
                <portMap portMapName="v6_6_WEN_B">WE</portMap>
                <portMap portMapName="v6_6_Din_B">DIN</portMap>
                <portMap portMapName="v6_6_Dout_B">DOUT</portMap>
                <portMap portMapName="v6_6_Clk_B">CLK</portMap>
                <portMap portMapName="v6_6_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_6_Addr_B</port>
                <port>v6_6_Clk_B</port>
                <port>v6_6_Din_B</port>
                <port>v6_6_Dout_B</port>
                <port>v6_6_EN_B</port>
                <port>v6_6_Rst_B</port>
                <port>v6_6_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_7_Addr_A">ADDR</portMap>
                <portMap portMapName="v6_7_EN_A">EN</portMap>
                <portMap portMapName="v6_7_WEN_A">WE</portMap>
                <portMap portMapName="v6_7_Din_A">DIN</portMap>
                <portMap portMapName="v6_7_Dout_A">DOUT</portMap>
                <portMap portMapName="v6_7_Clk_A">CLK</portMap>
                <portMap portMapName="v6_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_7_Addr_A</port>
                <port>v6_7_Clk_A</port>
                <port>v6_7_Din_A</port>
                <port>v6_7_Dout_A</port>
                <port>v6_7_EN_A</port>
                <port>v6_7_Rst_A</port>
                <port>v6_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_7_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_7_Addr_B">ADDR</portMap>
                <portMap portMapName="v6_7_EN_B">EN</portMap>
                <portMap portMapName="v6_7_WEN_B">WE</portMap>
                <portMap portMapName="v6_7_Din_B">DIN</portMap>
                <portMap portMapName="v6_7_Dout_B">DOUT</portMap>
                <portMap portMapName="v6_7_Clk_B">CLK</portMap>
                <portMap portMapName="v6_7_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_7_Addr_B</port>
                <port>v6_7_Clk_B</port>
                <port>v6_7_Din_B</port>
                <port>v6_7_Dout_B</port>
                <port>v6_7_EN_B</port>
                <port>v6_7_Rst_B</port>
                <port>v6_7_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_8_Addr_A">ADDR</portMap>
                <portMap portMapName="v6_8_EN_A">EN</portMap>
                <portMap portMapName="v6_8_WEN_A">WE</portMap>
                <portMap portMapName="v6_8_Din_A">DIN</portMap>
                <portMap portMapName="v6_8_Dout_A">DOUT</portMap>
                <portMap portMapName="v6_8_Clk_A">CLK</portMap>
                <portMap portMapName="v6_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_8_Addr_A</port>
                <port>v6_8_Clk_A</port>
                <port>v6_8_Din_A</port>
                <port>v6_8_Dout_A</port>
                <port>v6_8_EN_A</port>
                <port>v6_8_Rst_A</port>
                <port>v6_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_8_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_8_Addr_B">ADDR</portMap>
                <portMap portMapName="v6_8_EN_B">EN</portMap>
                <portMap portMapName="v6_8_WEN_B">WE</portMap>
                <portMap portMapName="v6_8_Din_B">DIN</portMap>
                <portMap portMapName="v6_8_Dout_B">DOUT</portMap>
                <portMap portMapName="v6_8_Clk_B">CLK</portMap>
                <portMap portMapName="v6_8_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_8_Addr_B</port>
                <port>v6_8_Clk_B</port>
                <port>v6_8_Din_B</port>
                <port>v6_8_Dout_B</port>
                <port>v6_8_EN_B</port>
                <port>v6_8_Rst_B</port>
                <port>v6_8_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_9_Addr_A">ADDR</portMap>
                <portMap portMapName="v6_9_EN_A">EN</portMap>
                <portMap portMapName="v6_9_WEN_A">WE</portMap>
                <portMap portMapName="v6_9_Din_A">DIN</portMap>
                <portMap portMapName="v6_9_Dout_A">DOUT</portMap>
                <portMap portMapName="v6_9_Clk_A">CLK</portMap>
                <portMap portMapName="v6_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_9_Addr_A</port>
                <port>v6_9_Clk_A</port>
                <port>v6_9_Din_A</port>
                <port>v6_9_Dout_A</port>
                <port>v6_9_EN_A</port>
                <port>v6_9_Rst_A</port>
                <port>v6_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v6_9_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v6_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v6_9_Addr_B">ADDR</portMap>
                <portMap portMapName="v6_9_EN_B">EN</portMap>
                <portMap portMapName="v6_9_WEN_B">WE</portMap>
                <portMap portMapName="v6_9_Din_B">DIN</portMap>
                <portMap portMapName="v6_9_Dout_B">DOUT</portMap>
                <portMap portMapName="v6_9_Clk_B">CLK</portMap>
                <portMap portMapName="v6_9_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v6_9_Addr_B</port>
                <port>v6_9_Clk_B</port>
                <port>v6_9_Din_B</port>
                <port>v6_9_Dout_B</port>
                <port>v6_9_EN_B</port>
                <port>v6_9_Rst_B</port>
                <port>v6_9_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v6"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_ctrl">32, 5, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_ctrl">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_ctrl">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_ctrl">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_ctrl">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_ctrl">v0, 0x10, 32, W, Data signal of v0, </column>
                    <column name="s_axi_ctrl">v1, 0x18, 32, W, Data signal of v1, </column>
                </table>
            </item>
            <item name="BRAM">
                <table>
                    <keys size="3">Interface, Data Width, Address Width</keys>
                    <column name="v2_0_PORTA">32, 32</column>
                    <column name="v2_1_PORTA">32, 32</column>
                    <column name="v2_2_PORTA">32, 32</column>
                    <column name="v2_3_PORTA">32, 32</column>
                    <column name="v2_4_PORTA">32, 32</column>
                    <column name="v2_5_PORTA">32, 32</column>
                    <column name="v2_6_PORTA">32, 32</column>
                    <column name="v2_7_PORTA">32, 32</column>
                    <column name="v2_8_PORTA">32, 32</column>
                    <column name="v2_9_PORTA">32, 32</column>
                    <column name="v3_0_PORTA">32, 32</column>
                    <column name="v3_1_PORTA">32, 32</column>
                    <column name="v3_2_PORTA">32, 32</column>
                    <column name="v3_3_PORTA">32, 32</column>
                    <column name="v3_4_PORTA">32, 32</column>
                    <column name="v3_5_PORTA">32, 32</column>
                    <column name="v3_6_PORTA">32, 32</column>
                    <column name="v3_7_PORTA">32, 32</column>
                    <column name="v3_8_PORTA">32, 32</column>
                    <column name="v3_9_PORTA">32, 32</column>
                    <column name="v4_0_PORTA">32, 32</column>
                    <column name="v4_0_PORTB">32, 32</column>
                    <column name="v4_1_PORTA">32, 32</column>
                    <column name="v4_1_PORTB">32, 32</column>
                    <column name="v4_2_PORTA">32, 32</column>
                    <column name="v4_2_PORTB">32, 32</column>
                    <column name="v4_3_PORTA">32, 32</column>
                    <column name="v4_3_PORTB">32, 32</column>
                    <column name="v4_4_PORTA">32, 32</column>
                    <column name="v4_4_PORTB">32, 32</column>
                    <column name="v4_5_PORTA">32, 32</column>
                    <column name="v4_5_PORTB">32, 32</column>
                    <column name="v4_6_PORTA">32, 32</column>
                    <column name="v4_6_PORTB">32, 32</column>
                    <column name="v4_7_PORTA">32, 32</column>
                    <column name="v4_7_PORTB">32, 32</column>
                    <column name="v4_8_PORTA">32, 32</column>
                    <column name="v4_8_PORTB">32, 32</column>
                    <column name="v4_9_PORTA">32, 32</column>
                    <column name="v4_9_PORTB">32, 32</column>
                    <column name="v5_PORTA">32, 32</column>
                    <column name="v6_0_PORTA">32, 32</column>
                    <column name="v6_0_PORTB">32, 32</column>
                    <column name="v6_1_PORTA">32, 32</column>
                    <column name="v6_1_PORTB">32, 32</column>
                    <column name="v6_2_PORTA">32, 32</column>
                    <column name="v6_2_PORTB">32, 32</column>
                    <column name="v6_3_PORTA">32, 32</column>
                    <column name="v6_3_PORTB">32, 32</column>
                    <column name="v6_4_PORTA">32, 32</column>
                    <column name="v6_4_PORTB">32, 32</column>
                    <column name="v6_5_PORTA">32, 32</column>
                    <column name="v6_5_PORTB">32, 32</column>
                    <column name="v6_6_PORTA">32, 32</column>
                    <column name="v6_6_PORTB">32, 32</column>
                    <column name="v6_7_PORTA">32, 32</column>
                    <column name="v6_7_PORTB">32, 32</column>
                    <column name="v6_8_PORTA">32, 32</column>
                    <column name="v6_8_PORTB">32, 32</column>
                    <column name="v6_9_PORTA">32, 32</column>
                    <column name="v6_9_PORTB">32, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="v0">in, float</column>
                    <column name="v1">in, float</column>
                    <column name="v2">in, float*</column>
                    <column name="v3">in, float*</column>
                    <column name="v4">inout, float*</column>
                    <column name="v5">in, float*</column>
                    <column name="v6">inout, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Info</keys>
                    <column name="v0">s_axi_ctrl, register, name=v0 offset=0x10 range=32</column>
                    <column name="v1">s_axi_ctrl, register, name=v1 offset=0x18 range=32</column>
                    <column name="v2">v2_0_PORTA, interface, </column>
                    <column name="v2">v2_1_PORTA, interface, </column>
                    <column name="v2">v2_2_PORTA, interface, </column>
                    <column name="v2">v2_3_PORTA, interface, </column>
                    <column name="v2">v2_4_PORTA, interface, </column>
                    <column name="v2">v2_5_PORTA, interface, </column>
                    <column name="v2">v2_6_PORTA, interface, </column>
                    <column name="v2">v2_7_PORTA, interface, </column>
                    <column name="v2">v2_8_PORTA, interface, </column>
                    <column name="v2">v2_9_PORTA, interface, </column>
                    <column name="v3">v3_0_PORTA, interface, </column>
                    <column name="v3">v3_1_PORTA, interface, </column>
                    <column name="v3">v3_2_PORTA, interface, </column>
                    <column name="v3">v3_3_PORTA, interface, </column>
                    <column name="v3">v3_4_PORTA, interface, </column>
                    <column name="v3">v3_5_PORTA, interface, </column>
                    <column name="v3">v3_6_PORTA, interface, </column>
                    <column name="v3">v3_7_PORTA, interface, </column>
                    <column name="v3">v3_8_PORTA, interface, </column>
                    <column name="v3">v3_9_PORTA, interface, </column>
                    <column name="v4">v4_0_PORTA, interface, </column>
                    <column name="v4">v4_0_PORTB, interface, </column>
                    <column name="v4">v4_1_PORTA, interface, </column>
                    <column name="v4">v4_1_PORTB, interface, </column>
                    <column name="v4">v4_2_PORTA, interface, </column>
                    <column name="v4">v4_2_PORTB, interface, </column>
                    <column name="v4">v4_3_PORTA, interface, </column>
                    <column name="v4">v4_3_PORTB, interface, </column>
                    <column name="v4">v4_4_PORTA, interface, </column>
                    <column name="v4">v4_4_PORTB, interface, </column>
                    <column name="v4">v4_5_PORTA, interface, </column>
                    <column name="v4">v4_5_PORTB, interface, </column>
                    <column name="v4">v4_6_PORTA, interface, </column>
                    <column name="v4">v4_6_PORTB, interface, </column>
                    <column name="v4">v4_7_PORTA, interface, </column>
                    <column name="v4">v4_7_PORTB, interface, </column>
                    <column name="v4">v4_8_PORTA, interface, </column>
                    <column name="v4">v4_8_PORTB, interface, </column>
                    <column name="v4">v4_9_PORTA, interface, </column>
                    <column name="v4">v4_9_PORTB, interface, </column>
                    <column name="v5">v5_PORTA, interface, </column>
                    <column name="v6">v6_0_PORTA, interface, </column>
                    <column name="v6">v6_0_PORTB, interface, </column>
                    <column name="v6">v6_1_PORTA, interface, </column>
                    <column name="v6">v6_1_PORTB, interface, </column>
                    <column name="v6">v6_2_PORTA, interface, </column>
                    <column name="v6">v6_2_PORTB, interface, </column>
                    <column name="v6">v6_3_PORTA, interface, </column>
                    <column name="v6">v6_3_PORTB, interface, </column>
                    <column name="v6">v6_4_PORTA, interface, </column>
                    <column name="v6">v6_4_PORTB, interface, </column>
                    <column name="v6">v6_5_PORTA, interface, </column>
                    <column name="v6">v6_5_PORTB, interface, </column>
                    <column name="v6">v6_6_PORTA, interface, </column>
                    <column name="v6">v6_6_PORTB, interface, </column>
                    <column name="v6">v6_7_PORTA, interface, </column>
                    <column name="v6">v6_7_PORTB, interface, </column>
                    <column name="v6">v6_8_PORTA, interface, </column>
                    <column name="v6">v6_8_PORTB, interface, </column>
                    <column name="v6">v6_9_PORTA, interface, </column>
                    <column name="v6">v6_9_PORTB, interface, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="interface" location="gesummv.cpp:33" status="valid" parentFunction="test_gesummv" variable="return" isDirective="0" options="s_axilite port=return bundle=ctrl"/>
        <Pragma type="interface" location="gesummv.cpp:34" status="valid" parentFunction="test_gesummv" variable="v0" isDirective="0" options="s_axilite port=v0 bundle=ctrl"/>
        <Pragma type="interface" location="gesummv.cpp:35" status="valid" parentFunction="test_gesummv" variable="v1" isDirective="0" options="s_axilite port=v1 bundle=ctrl"/>
        <Pragma type="interface" location="gesummv.cpp:36" status="valid" parentFunction="test_gesummv" variable="v2" isDirective="0" options="bram port=v2"/>
        <Pragma type="array_partition" location="gesummv.cpp:37" status="valid" parentFunction="test_gesummv" variable="v2" isDirective="0" options="variable=v2 cyclic factor=10 dim=1"/>
        <Pragma type="interface" location="gesummv.cpp:39" status="valid" parentFunction="test_gesummv" variable="v3" isDirective="0" options="bram port=v3"/>
        <Pragma type="array_partition" location="gesummv.cpp:40" status="valid" parentFunction="test_gesummv" variable="v3" isDirective="0" options="variable=v3 cyclic factor=10 dim=1"/>
        <Pragma type="interface" location="gesummv.cpp:42" status="valid" parentFunction="test_gesummv" variable="v4" isDirective="0" options="bram port=v4"/>
        <Pragma type="array_partition" location="gesummv.cpp:43" status="valid" parentFunction="test_gesummv" variable="v4" isDirective="0" options="variable=v4 cyclic factor=10 dim=1"/>
        <Pragma type="interface" location="gesummv.cpp:45" status="valid" parentFunction="test_gesummv" variable="v5" isDirective="0" options="bram port=v5"/>
        <Pragma type="interface" location="gesummv.cpp:46" status="valid" parentFunction="test_gesummv" variable="v6" isDirective="0" options="bram port=v6"/>
        <Pragma type="array_partition" location="gesummv.cpp:47" status="valid" parentFunction="test_gesummv" variable="v6" isDirective="0" options="variable=v6 cyclic factor=10 dim=1"/>
        <Pragma type="pipeline" location="gesummv.cpp:51" status="valid" parentFunction="test_gesummv" variable="" isDirective="0" options="II=1"/>
    </PragmaReport>
</profile>

