{"Source Block": ["hdl/library/common/ad_mux_core.v@46:56@HdlStmAssign", "  output [CH_W-1:0] data_out\n);\n\nwire [CH_W-1:0] data_out_loc;\n\nassign data_out_loc = data_in >> CH_W*ch_sel;\n\ngenerate if (EN_REG) begin\n  reg [CH_W-1:0] data_out_reg;\n  always @(posedge clk) begin\n    data_out_reg <= data_out_loc;\n"], "Clone Blocks": [["hdl/library/common/ad_mux_core.v@48:66", "\nwire [CH_W-1:0] data_out_loc;\n\nassign data_out_loc = data_in >> CH_W*ch_sel;\n\ngenerate if (EN_REG) begin\n  reg [CH_W-1:0] data_out_reg;\n  always @(posedge clk) begin\n    data_out_reg <= data_out_loc;\n  end\n  assign data_out = data_out_reg;\nend else begin\n  assign data_out = data_out_loc;\nend\nendgenerate\n\nendmodule\n\n\n"]], "Diff Content": {"Delete": [[51, "assign data_out_loc = data_in >> CH_W*ch_sel;\n"]], "Add": [[51, "  assign data_out_loc = data_in >> CH_W*ch_sel;\n"]]}}