#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Sun Dec 11 01:04:10 2022
# Process ID: 8420
# Log file: C:/Users/Peqch/Desktop/Digital system Fundamental/ISE/DSF/ProjectDSF_BasicNLab_FPGA2/planAhead_run_1/planAhead.log
# Journal file: C:/Users/Peqch/Desktop/Digital system Fundamental/ISE/DSF/ProjectDSF_BasicNLab_FPGA2/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {C:/Users/Peqch/Desktop/Digital system Fundamental/ISE/DSF/ProjectDSF_BasicNLab_FPGA2/pa.fromHdl.tcl}
# create_project -name ProjectDSF_BasicNLab_FPGA2 -dir "C:/Users/Peqch/Desktop/Digital system Fundamental/ISE/DSF/ProjectDSF_BasicNLab_FPGA2/planAhead_run_1" -part xc6slx9tqg144-3
create_project: Time (s): elapsed = 00:00:06 . Memory (MB): peak = 448.668 ; gain = 30.059
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "BasicLogicGate.ucf" [current_fileset -constrset]
Adding file 'C:/Users/Peqch/Desktop/Digital system Fundamental/ISE/DSF/ProjectDSF_BasicNLab_FPGA2/BasicLogicGate.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {MUX4_1_4.vhf}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {encoder8DEC_BIN.vhf}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {decoder.vhf}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {MUX4_1_8.vhf}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {BasicLogicGate.vhf}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set_property top BasicLogicGate $srcset
# add_files [list {BasicLogicGate.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx9tqg144-3
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "C:/Users/Peqch/Desktop/Digital system Fundamental/ISE/DSF/ProjectDSF_BasicNLab_FPGA2/MUX4_1_4.vhf" into library work
Parsing VHDL file "C:/Users/Peqch/Desktop/Digital system Fundamental/ISE/DSF/ProjectDSF_BasicNLab_FPGA2/MUX4_1_8.vhf" into library work
Parsing VHDL file "C:/Users/Peqch/Desktop/Digital system Fundamental/ISE/DSF/ProjectDSF_BasicNLab_FPGA2/encoder8DEC_BIN.vhf" into library work
Parsing VHDL file "C:/Users/Peqch/Desktop/Digital system Fundamental/ISE/DSF/ProjectDSF_BasicNLab_FPGA2/decoder.vhf" into library work
Parsing VHDL file "C:/Users/Peqch/Desktop/Digital system Fundamental/ISE/DSF/ProjectDSF_BasicNLab_FPGA2/BasicLogicGate.vhf" into library work
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/tqg144/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:/Users/Peqch/Desktop/Digital system Fundamental/ISE/DSF/ProjectDSF_BasicNLab_FPGA2/BasicLogicGate.ucf]
Finished Parsing UCF File [C:/Users/Peqch/Desktop/Digital system Fundamental/ISE/DSF/ProjectDSF_BasicNLab_FPGA2/BasicLogicGate.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 3cd1c0ba
open_rtl_design: Time (s): elapsed = 00:00:20 . Memory (MB): peak = 556.113 ; gain = 92.035
update_compile_order -fileset sim_1
startgroup
set_property package_pin P45 [get_ports Digit0]
endgroup
set_property package_pin "" [get_ports [list  Digit1]]
set_property package_pin "" [get_ports [list  CLKin_100Hz]]
startgroup
set_property package_pin P44 [get_ports Digit0]
endgroup
startgroup
set_property package_pin P45 [get_ports CLKin_100Hz]
endgroup
startgroup
set_property package_pin P43 [get_ports Digit1]
endgroup
startgroup
set_property package_pin P33 [get_ports Digit2]
endgroup
startgroup
set_property package_pin P30 [get_ports Digit3]
endgroup
startgroup
set_property package_pin P41 [get_ports SegmentA]
endgroup
startgroup
set_property package_pin P40 [get_ports SegmentB]
endgroup
startgroup
set_property package_pin P35 [get_ports SegmentC]
endgroup
startgroup
set_property package_pin P34 [get_ports SegmentD]
endgroup
startgroup
set_property package_pin P32 [get_ports SegmentE]
endgroup
startgroup
set_property package_pin P29 [get_ports SegmentF]
endgroup
startgroup
set_property package_pin P27 [get_ports SegmentG]
endgroup
startgroup
set_property package_pin P112 [get_ports State_1]
endgroup
startgroup
set_property package_pin P111 [get_ports State_2]
endgroup
startgroup
set_property package_pin P105 [get_ports State_3]
endgroup
startgroup
set_property package_pin P104 [get_ports State_4]
endgroup
startgroup
set_property package_pin P102 [get_ports State_5]
endgroup
startgroup
set_property package_pin P101 [get_ports State_6]
endgroup
startgroup
set_property package_pin P100 [get_ports State_7]
endgroup
startgroup
set_property package_pin P99 [get_ports State_8]
endgroup
startgroup
set_property package_pin P66 [get_ports SW0]
endgroup
startgroup
set_property package_pin P62 [get_ports SW1]
endgroup
save_constraints
startgroup
set_property package_pin P61 [get_ports SW2]
endgroup
save_constraints
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
 (See C:/Users/Peqch/Desktop/Digital system Fundamental/ISE/DSF/ProjectDSF_BasicNLab_FPGA2\planAhead_pid8420.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Sun Dec 11 01:09:13 2022...
INFO: [Common 17-83] Releasing license: PlanAhead
