module alu_control (
    input  [1:0] alu_op,
    input  [2:0] funct3,
    input  [6:0] funct7,
    output reg [3:0] alu_ctrl
);

always @(*) begin
    case (alu_op)
        // Load / Store / AUIPC — always ADD
        2'b00: alu_ctrl = 4'b0000;

        // Branch — always SUB (to check equality/comparison)
        2'b01: alu_ctrl = 4'b0001;

        // R-type or I-type ALU — decode from funct3/funct7
        2'b10: begin
            case (funct3)
                3'b000: alu_ctrl = (funct7[5]) ? 4'b0001 : 4'b0000; // SUB or ADD
                3'b001: alu_ctrl = 4'b0111;  // SLL
                3'b010: alu_ctrl = 4'b0101;  // SLT
                3'b011: alu_ctrl = 4'b0110;  // SLTU
                3'b100: alu_ctrl = 4'b0100;  // XOR
                3'b101: alu_ctrl = (funct7[5]) ? 4'b1001 : 4'b1000; // SRA or SRL
                3'b110: alu_ctrl = 4'b0011;  // OR
                3'b111: alu_ctrl = 4'b0010;  // AND
                default:alu_ctrl = 4'b0000;
            endcase
        end

        // LUI — pass through immediate (b operand)
        2'b11: alu_ctrl = 4'b1010;

        default: alu_ctrl = 4'b0000;
    endcase
end

endmodule
