

================================================================
== Vivado HLS Report for 'mmult_hw_float_32_s'
================================================================
* Date:           Fri Feb 22 16:21:39 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        hls_mmult_prj
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.92|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  16536|  16536|  16536|  16536|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |- L1_L2   |  16534|  16534|       167|         16|          1|  1024|    yes   |
        +----------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 167


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 169
* Pipeline : 1
  Pipeline-0 : II = 16, D = 167, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	169  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	103  / true
103 --> 
	104  / true
104 --> 
	105  / true
105 --> 
	106  / true
106 --> 
	107  / true
107 --> 
	108  / true
108 --> 
	109  / true
109 --> 
	110  / true
110 --> 
	111  / true
111 --> 
	112  / true
112 --> 
	113  / true
113 --> 
	114  / true
114 --> 
	115  / true
115 --> 
	116  / true
116 --> 
	117  / true
117 --> 
	118  / true
118 --> 
	119  / true
119 --> 
	120  / true
120 --> 
	121  / true
121 --> 
	122  / true
122 --> 
	123  / true
123 --> 
	124  / true
124 --> 
	125  / true
125 --> 
	126  / true
126 --> 
	127  / true
127 --> 
	128  / true
128 --> 
	129  / true
129 --> 
	130  / true
130 --> 
	131  / true
131 --> 
	132  / true
132 --> 
	133  / true
133 --> 
	134  / true
134 --> 
	135  / true
135 --> 
	136  / true
136 --> 
	137  / true
137 --> 
	138  / true
138 --> 
	139  / true
139 --> 
	140  / true
140 --> 
	141  / true
141 --> 
	142  / true
142 --> 
	143  / true
143 --> 
	144  / true
144 --> 
	145  / true
145 --> 
	146  / true
146 --> 
	147  / true
147 --> 
	148  / true
148 --> 
	149  / true
149 --> 
	150  / true
150 --> 
	151  / true
151 --> 
	152  / true
152 --> 
	153  / true
153 --> 
	154  / true
154 --> 
	155  / true
155 --> 
	156  / true
156 --> 
	157  / true
157 --> 
	158  / true
158 --> 
	159  / true
159 --> 
	160  / true
160 --> 
	161  / true
161 --> 
	162  / true
162 --> 
	163  / true
163 --> 
	164  / true
164 --> 
	165  / true
165 --> 
	166  / true
166 --> 
	167  / true
167 --> 
	168  / true
168 --> 
	2  / true
169 --> 

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 170 [1/1] (1.76ns)   --->   "br label %1" [./mmult.h:53]

 <State 2> : 7.92ns
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 [ 0, %0 ], [ %indvar_flatten_next, %.reset ]"
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%ia = phi i6 [ 0, %0 ], [ %tmp_mid2_v, %.reset ]" [./mmult.h:59]
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%ib = phi i6 [ 0, %0 ], [ %ib_1, %.reset ]"
ST_2 : Operation 174 [1/1] (1.88ns)   --->   "%exitcond_flatten = icmp eq i11 %indvar_flatten, -1024"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (1.97ns)   --->   "%indvar_flatten_next = add i11 %indvar_flatten, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %2, label %.reset"
ST_2 : Operation 177 [1/1] (1.82ns)   --->   "%ia_1 = add i6 %ia, 1" [./mmult.h:53]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 178 [1/1] (1.42ns)   --->   "%exitcond = icmp eq i6 %ib, -32" [./mmult.h:54]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 179 [1/1] (1.37ns)   --->   "%ib_mid2 = select i1 %exitcond, i6 0, i6 %ib" [./mmult.h:54]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 180 [1/1] (1.37ns)   --->   "%tmp_mid2_v = select i1 %exitcond, i6 %ia_1, i6 %ia" [./mmult.h:59]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%tmp = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %tmp_mid2_v, i5 0)" [./mmult.h:59]
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_1 = zext i11 %tmp to i64" [./mmult.h:59]
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%a_addr = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_1" [./mmult.h:59]
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_4 = or i11 %tmp, 1" [./mmult.h:59]
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_6 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_4)" [./mmult.h:59]
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%a_addr_1 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_6" [./mmult.h:59]
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_2 = zext i6 %ib_mid2 to i64" [./mmult.h:59]
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_2_cast = zext i6 %ib_mid2 to i7" [./mmult.h:59]
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%b_addr = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_2" [./mmult.h:59]
ST_2 : Operation 190 [1/1] (1.87ns)   --->   "%tmp_66 = add i7 %tmp_2_cast, 32" [./mmult.h:59]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_67_cast = zext i7 %tmp_66 to i64" [./mmult.h:59]
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%b_addr_1 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_67_cast" [./mmult.h:59]
ST_2 : Operation 193 [2/2] (3.25ns)   --->   "%a_load = load float* %a_addr, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 194 [2/2] (3.25ns)   --->   "%b_load = load float* %b_addr, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 195 [2/2] (3.25ns)   --->   "%a_load_1 = load float* %a_addr_1, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 196 [2/2] (3.25ns)   --->   "%b_load_1 = load float* %b_addr_1, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

 <State 3> : 5.17ns
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_7 = or i11 %tmp, 2" [./mmult.h:59]
ST_3 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_8 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_7)" [./mmult.h:59]
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%a_addr_2 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_8" [./mmult.h:59]
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_9 = or i11 %tmp, 3" [./mmult.h:59]
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_s = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_9)" [./mmult.h:59]
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "%a_addr_3 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_s" [./mmult.h:59]
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_2_cast5_cast1 = zext i6 %ib_mid2 to i8" [./mmult.h:59]
ST_3 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_67 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 1, i6 %ib_mid2)" [./mmult.h:59]
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%b_addr_2 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_67" [./mmult.h:59]
ST_3 : Operation 206 [1/1] (1.91ns)   --->   "%tmp_68 = add i8 %tmp_2_cast5_cast1, 96" [./mmult.h:59]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_69_cast = zext i8 %tmp_68 to i64" [./mmult.h:59]
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "%b_addr_3 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_69_cast" [./mmult.h:59]
ST_3 : Operation 209 [1/2] (3.25ns)   --->   "%a_load = load float* %a_addr, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 210 [1/2] (3.25ns)   --->   "%b_load = load float* %b_addr, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 211 [1/2] (3.25ns)   --->   "%a_load_1 = load float* %a_addr_1, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 212 [1/2] (3.25ns)   --->   "%b_load_1 = load float* %b_addr_1, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 213 [2/2] (3.25ns)   --->   "%a_load_2 = load float* %a_addr_2, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 214 [2/2] (3.25ns)   --->   "%b_load_2 = load float* %b_addr_2, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 215 [2/2] (3.25ns)   --->   "%a_load_3 = load float* %a_addr_3, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 216 [2/2] (3.25ns)   --->   "%b_load_3 = load float* %b_addr_3, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

 <State 4> : 5.70ns
ST_4 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_10 = or i11 %tmp, 4" [./mmult.h:59]
ST_4 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_11 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_10)" [./mmult.h:59]
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "%a_addr_4 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_11" [./mmult.h:59]
ST_4 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_12 = or i11 %tmp, 5" [./mmult.h:59]
ST_4 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_13 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_12)" [./mmult.h:59]
ST_4 : Operation 222 [1/1] (0.00ns)   --->   "%a_addr_5 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_13" [./mmult.h:59]
ST_4 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_69 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 2, i6 %ib_mid2)" [./mmult.h:59]
ST_4 : Operation 224 [1/1] (0.00ns)   --->   "%b_addr_4 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_69" [./mmult.h:59]
ST_4 : Operation 225 [1/1] (1.91ns)   --->   "%tmp_70 = add i8 %tmp_2_cast5_cast1, -96" [./mmult.h:59]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_71_cast = zext i8 %tmp_70 to i64" [./mmult.h:59]
ST_4 : Operation 227 [1/1] (0.00ns)   --->   "%b_addr_5 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_71_cast" [./mmult.h:59]
ST_4 : Operation 228 [4/4] (5.70ns)   --->   "%tmp_5 = fmul float %a_load, %b_load" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 229 [4/4] (5.70ns)   --->   "%tmp_5_1 = fmul float %a_load_1, %b_load_1" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 230 [1/2] (3.25ns)   --->   "%a_load_2 = load float* %a_addr_2, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 231 [1/2] (3.25ns)   --->   "%b_load_2 = load float* %b_addr_2, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 232 [1/2] (3.25ns)   --->   "%a_load_3 = load float* %a_addr_3, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 233 [1/2] (3.25ns)   --->   "%b_load_3 = load float* %b_addr_3, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 234 [2/2] (3.25ns)   --->   "%a_load_4 = load float* %a_addr_4, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 235 [2/2] (3.25ns)   --->   "%b_load_4 = load float* %b_addr_4, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 236 [2/2] (3.25ns)   --->   "%a_load_5 = load float* %a_addr_5, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 237 [2/2] (3.25ns)   --->   "%b_load_5 = load float* %b_addr_5, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

 <State 5> : 5.70ns
ST_5 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_14 = or i11 %tmp, 6" [./mmult.h:59]
ST_5 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_15 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_14)" [./mmult.h:59]
ST_5 : Operation 240 [1/1] (0.00ns)   --->   "%a_addr_6 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_15" [./mmult.h:59]
ST_5 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_16 = or i11 %tmp, 7" [./mmult.h:59]
ST_5 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_17 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_16)" [./mmult.h:59]
ST_5 : Operation 243 [1/1] (0.00ns)   --->   "%a_addr_7 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_17" [./mmult.h:59]
ST_5 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_2_cast5_cast = zext i6 %ib_mid2 to i9" [./mmult.h:59]
ST_5 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_71 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 3, i6 %ib_mid2)" [./mmult.h:59]
ST_5 : Operation 246 [1/1] (0.00ns)   --->   "%b_addr_6 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_71" [./mmult.h:59]
ST_5 : Operation 247 [1/1] (1.93ns)   --->   "%tmp_72 = add i9 %tmp_2_cast5_cast, 224" [./mmult.h:59]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_73_cast = zext i9 %tmp_72 to i64" [./mmult.h:59]
ST_5 : Operation 249 [1/1] (0.00ns)   --->   "%b_addr_7 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_73_cast" [./mmult.h:59]
ST_5 : Operation 250 [3/4] (5.70ns)   --->   "%tmp_5 = fmul float %a_load, %b_load" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 251 [3/4] (5.70ns)   --->   "%tmp_5_1 = fmul float %a_load_1, %b_load_1" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 252 [4/4] (5.70ns)   --->   "%tmp_5_2 = fmul float %a_load_2, %b_load_2" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 253 [4/4] (5.70ns)   --->   "%tmp_5_3 = fmul float %a_load_3, %b_load_3" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 254 [1/2] (3.25ns)   --->   "%a_load_4 = load float* %a_addr_4, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 255 [1/2] (3.25ns)   --->   "%b_load_4 = load float* %b_addr_4, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 256 [1/2] (3.25ns)   --->   "%a_load_5 = load float* %a_addr_5, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 257 [1/2] (3.25ns)   --->   "%b_load_5 = load float* %b_addr_5, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 258 [2/2] (3.25ns)   --->   "%a_load_6 = load float* %a_addr_6, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 259 [2/2] (3.25ns)   --->   "%b_load_6 = load float* %b_addr_6, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 260 [2/2] (3.25ns)   --->   "%a_load_7 = load float* %a_addr_7, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 261 [2/2] (3.25ns)   --->   "%b_load_7 = load float* %b_addr_7, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

 <State 6> : 5.70ns
ST_6 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_18 = or i11 %tmp, 8" [./mmult.h:59]
ST_6 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_19 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_18)" [./mmult.h:59]
ST_6 : Operation 264 [1/1] (0.00ns)   --->   "%a_addr_8 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_19" [./mmult.h:59]
ST_6 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_20 = or i11 %tmp, 9" [./mmult.h:59]
ST_6 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_21 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_20)" [./mmult.h:59]
ST_6 : Operation 267 [1/1] (0.00ns)   --->   "%a_addr_9 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_21" [./mmult.h:59]
ST_6 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_73 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 4, i6 %ib_mid2)" [./mmult.h:59]
ST_6 : Operation 269 [1/1] (0.00ns)   --->   "%b_addr_8 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_73" [./mmult.h:59]
ST_6 : Operation 270 [1/1] (1.93ns)   --->   "%tmp_74 = add i9 %tmp_2_cast5_cast, -224" [./mmult.h:59]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_75_cast = zext i9 %tmp_74 to i64" [./mmult.h:59]
ST_6 : Operation 272 [1/1] (0.00ns)   --->   "%b_addr_9 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_75_cast" [./mmult.h:59]
ST_6 : Operation 273 [2/4] (5.70ns)   --->   "%tmp_5 = fmul float %a_load, %b_load" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 274 [2/4] (5.70ns)   --->   "%tmp_5_1 = fmul float %a_load_1, %b_load_1" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 275 [3/4] (5.70ns)   --->   "%tmp_5_2 = fmul float %a_load_2, %b_load_2" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 276 [3/4] (5.70ns)   --->   "%tmp_5_3 = fmul float %a_load_3, %b_load_3" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 277 [4/4] (5.70ns)   --->   "%tmp_5_4 = fmul float %a_load_4, %b_load_4" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 278 [4/4] (5.70ns)   --->   "%tmp_5_5 = fmul float %a_load_5, %b_load_5" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 279 [1/2] (3.25ns)   --->   "%a_load_6 = load float* %a_addr_6, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 280 [1/2] (3.25ns)   --->   "%b_load_6 = load float* %b_addr_6, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 281 [1/2] (3.25ns)   --->   "%a_load_7 = load float* %a_addr_7, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 282 [1/2] (3.25ns)   --->   "%b_load_7 = load float* %b_addr_7, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 283 [2/2] (3.25ns)   --->   "%a_load_8 = load float* %a_addr_8, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 284 [2/2] (3.25ns)   --->   "%b_load_8 = load float* %b_addr_8, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 285 [2/2] (3.25ns)   --->   "%a_load_9 = load float* %a_addr_9, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 286 [2/2] (3.25ns)   --->   "%b_load_9 = load float* %b_addr_9, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

 <State 7> : 5.70ns
ST_7 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_22 = or i11 %tmp, 10" [./mmult.h:59]
ST_7 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_23 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_22)" [./mmult.h:59]
ST_7 : Operation 289 [1/1] (0.00ns)   --->   "%a_addr_10 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_23" [./mmult.h:59]
ST_7 : Operation 290 [1/1] (0.00ns)   --->   "%tmp_24 = or i11 %tmp, 11" [./mmult.h:59]
ST_7 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_25 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_24)" [./mmult.h:59]
ST_7 : Operation 292 [1/1] (0.00ns)   --->   "%a_addr_11 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_25" [./mmult.h:59]
ST_7 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_75 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 5, i6 %ib_mid2)" [./mmult.h:59]
ST_7 : Operation 294 [1/1] (0.00ns)   --->   "%b_addr_10 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_75" [./mmult.h:59]
ST_7 : Operation 295 [1/1] (1.93ns)   --->   "%tmp_76 = add i9 %tmp_2_cast5_cast, -160" [./mmult.h:59]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 296 [1/1] (0.00ns)   --->   "%tmp_77_cast = zext i9 %tmp_76 to i64" [./mmult.h:59]
ST_7 : Operation 297 [1/1] (0.00ns)   --->   "%b_addr_11 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_77_cast" [./mmult.h:59]
ST_7 : Operation 298 [1/4] (5.70ns)   --->   "%tmp_5 = fmul float %a_load, %b_load" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 299 [1/4] (5.70ns)   --->   "%tmp_5_1 = fmul float %a_load_1, %b_load_1" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 300 [2/4] (5.70ns)   --->   "%tmp_5_2 = fmul float %a_load_2, %b_load_2" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 301 [2/4] (5.70ns)   --->   "%tmp_5_3 = fmul float %a_load_3, %b_load_3" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 302 [3/4] (5.70ns)   --->   "%tmp_5_4 = fmul float %a_load_4, %b_load_4" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 303 [3/4] (5.70ns)   --->   "%tmp_5_5 = fmul float %a_load_5, %b_load_5" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 304 [4/4] (5.70ns)   --->   "%tmp_5_6 = fmul float %a_load_6, %b_load_6" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 305 [4/4] (5.70ns)   --->   "%tmp_5_7 = fmul float %a_load_7, %b_load_7" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 306 [1/2] (3.25ns)   --->   "%a_load_8 = load float* %a_addr_8, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 307 [1/2] (3.25ns)   --->   "%b_load_8 = load float* %b_addr_8, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 308 [1/2] (3.25ns)   --->   "%a_load_9 = load float* %a_addr_9, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 309 [1/2] (3.25ns)   --->   "%b_load_9 = load float* %b_addr_9, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 310 [2/2] (3.25ns)   --->   "%a_load_10 = load float* %a_addr_10, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 311 [2/2] (3.25ns)   --->   "%b_load_10 = load float* %b_addr_10, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 312 [2/2] (3.25ns)   --->   "%a_load_11 = load float* %a_addr_11, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 313 [2/2] (3.25ns)   --->   "%b_load_11 = load float* %b_addr_11, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

 <State 8> : 7.26ns
ST_8 : Operation 314 [1/1] (0.00ns)   --->   "%tmp_26 = or i11 %tmp, 12" [./mmult.h:59]
ST_8 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_27 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_26)" [./mmult.h:59]
ST_8 : Operation 316 [1/1] (0.00ns)   --->   "%a_addr_12 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_27" [./mmult.h:59]
ST_8 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_28 = or i11 %tmp, 13" [./mmult.h:59]
ST_8 : Operation 318 [1/1] (0.00ns)   --->   "%tmp_29 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_28)" [./mmult.h:59]
ST_8 : Operation 319 [1/1] (0.00ns)   --->   "%a_addr_13 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_29" [./mmult.h:59]
ST_8 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_77 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 6, i6 %ib_mid2)" [./mmult.h:59]
ST_8 : Operation 321 [1/1] (0.00ns)   --->   "%b_addr_12 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_77" [./mmult.h:59]
ST_8 : Operation 322 [1/1] (0.00ns)   --->   "%tmp_79_cast1 = sext i8 %tmp_70 to i9" [./mmult.h:59]
ST_8 : Operation 323 [1/1] (0.00ns)   --->   "%tmp_79_cast = zext i9 %tmp_79_cast1 to i64" [./mmult.h:59]
ST_8 : Operation 324 [1/1] (0.00ns)   --->   "%b_addr_13 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_79_cast" [./mmult.h:59]
ST_8 : Operation 325 [5/5] (7.25ns)   --->   "%sum_1 = fadd float %tmp_5, 0.000000e+00" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 326 [1/4] (5.70ns)   --->   "%tmp_5_2 = fmul float %a_load_2, %b_load_2" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 327 [1/4] (5.70ns)   --->   "%tmp_5_3 = fmul float %a_load_3, %b_load_3" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 328 [2/4] (5.70ns)   --->   "%tmp_5_4 = fmul float %a_load_4, %b_load_4" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 329 [2/4] (5.70ns)   --->   "%tmp_5_5 = fmul float %a_load_5, %b_load_5" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 330 [3/4] (5.70ns)   --->   "%tmp_5_6 = fmul float %a_load_6, %b_load_6" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 331 [3/4] (5.70ns)   --->   "%tmp_5_7 = fmul float %a_load_7, %b_load_7" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 332 [4/4] (5.70ns)   --->   "%tmp_5_8 = fmul float %a_load_8, %b_load_8" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 333 [4/4] (5.70ns)   --->   "%tmp_5_9 = fmul float %a_load_9, %b_load_9" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 334 [1/2] (3.25ns)   --->   "%a_load_10 = load float* %a_addr_10, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 335 [1/2] (3.25ns)   --->   "%b_load_10 = load float* %b_addr_10, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 336 [1/2] (3.25ns)   --->   "%a_load_11 = load float* %a_addr_11, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 337 [1/2] (3.25ns)   --->   "%b_load_11 = load float* %b_addr_11, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 338 [2/2] (3.25ns)   --->   "%a_load_12 = load float* %a_addr_12, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 339 [2/2] (3.25ns)   --->   "%b_load_12 = load float* %b_addr_12, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 340 [2/2] (3.25ns)   --->   "%a_load_13 = load float* %a_addr_13, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 341 [2/2] (3.25ns)   --->   "%b_load_13 = load float* %b_addr_13, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

 <State 9> : 7.26ns
ST_9 : Operation 342 [1/1] (0.00ns)   --->   "%tmp_30 = or i11 %tmp, 14" [./mmult.h:59]
ST_9 : Operation 343 [1/1] (0.00ns)   --->   "%tmp_31 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_30)" [./mmult.h:59]
ST_9 : Operation 344 [1/1] (0.00ns)   --->   "%a_addr_14 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_31" [./mmult.h:59]
ST_9 : Operation 345 [1/1] (0.00ns)   --->   "%tmp_32 = or i11 %tmp, 15" [./mmult.h:59]
ST_9 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_33 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_32)" [./mmult.h:59]
ST_9 : Operation 347 [1/1] (0.00ns)   --->   "%a_addr_15 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_33" [./mmult.h:59]
ST_9 : Operation 348 [1/1] (0.00ns)   --->   "%tmp_2_cast5 = zext i6 %ib_mid2 to i10" [./mmult.h:59]
ST_9 : Operation 349 [1/1] (0.00ns)   --->   "%tmp_78 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 7, i6 %ib_mid2)" [./mmult.h:59]
ST_9 : Operation 350 [1/1] (0.00ns)   --->   "%b_addr_14 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_78" [./mmult.h:59]
ST_9 : Operation 351 [1/1] (1.95ns)   --->   "%tmp_79 = add i10 %tmp_2_cast5, 480" [./mmult.h:59]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 352 [1/1] (0.00ns)   --->   "%tmp_81_cast = zext i10 %tmp_79 to i64" [./mmult.h:59]
ST_9 : Operation 353 [1/1] (0.00ns)   --->   "%b_addr_15 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_81_cast" [./mmult.h:59]
ST_9 : Operation 354 [4/5] (7.25ns)   --->   "%sum_1 = fadd float %tmp_5, 0.000000e+00" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 355 [1/4] (5.70ns)   --->   "%tmp_5_4 = fmul float %a_load_4, %b_load_4" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 356 [1/4] (5.70ns)   --->   "%tmp_5_5 = fmul float %a_load_5, %b_load_5" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 357 [2/4] (5.70ns)   --->   "%tmp_5_6 = fmul float %a_load_6, %b_load_6" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 358 [2/4] (5.70ns)   --->   "%tmp_5_7 = fmul float %a_load_7, %b_load_7" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 359 [3/4] (5.70ns)   --->   "%tmp_5_8 = fmul float %a_load_8, %b_load_8" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 360 [3/4] (5.70ns)   --->   "%tmp_5_9 = fmul float %a_load_9, %b_load_9" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 361 [4/4] (5.70ns)   --->   "%tmp_5_s = fmul float %a_load_10, %b_load_10" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 362 [4/4] (5.70ns)   --->   "%tmp_5_10 = fmul float %a_load_11, %b_load_11" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 363 [1/2] (3.25ns)   --->   "%a_load_12 = load float* %a_addr_12, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 364 [1/2] (3.25ns)   --->   "%b_load_12 = load float* %b_addr_12, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 365 [1/2] (3.25ns)   --->   "%a_load_13 = load float* %a_addr_13, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 366 [1/2] (3.25ns)   --->   "%b_load_13 = load float* %b_addr_13, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 367 [2/2] (3.25ns)   --->   "%a_load_14 = load float* %a_addr_14, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 368 [2/2] (3.25ns)   --->   "%b_load_14 = load float* %b_addr_14, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 369 [2/2] (3.25ns)   --->   "%a_load_15 = load float* %a_addr_15, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 370 [2/2] (3.25ns)   --->   "%b_load_15 = load float* %b_addr_15, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

 <State 10> : 7.26ns
ST_10 : Operation 371 [1/1] (0.00ns)   --->   "%tmp_34 = or i11 %tmp, 16" [./mmult.h:59]
ST_10 : Operation 372 [1/1] (0.00ns)   --->   "%tmp_35 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_34)" [./mmult.h:59]
ST_10 : Operation 373 [1/1] (0.00ns)   --->   "%a_addr_16 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_35" [./mmult.h:59]
ST_10 : Operation 374 [1/1] (0.00ns)   --->   "%tmp_36 = or i11 %tmp, 17" [./mmult.h:59]
ST_10 : Operation 375 [1/1] (0.00ns)   --->   "%tmp_37 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_36)" [./mmult.h:59]
ST_10 : Operation 376 [1/1] (0.00ns)   --->   "%a_addr_17 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_37" [./mmult.h:59]
ST_10 : Operation 377 [1/1] (0.00ns)   --->   "%tmp_80 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 8, i6 %ib_mid2)" [./mmult.h:59]
ST_10 : Operation 378 [1/1] (0.00ns)   --->   "%b_addr_16 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_80" [./mmult.h:59]
ST_10 : Operation 379 [1/1] (1.95ns)   --->   "%tmp_81 = add i10 %tmp_2_cast5, -480" [./mmult.h:59]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 380 [1/1] (0.00ns)   --->   "%tmp_83_cast = zext i10 %tmp_81 to i64" [./mmult.h:59]
ST_10 : Operation 381 [1/1] (0.00ns)   --->   "%b_addr_17 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_83_cast" [./mmult.h:59]
ST_10 : Operation 382 [3/5] (7.25ns)   --->   "%sum_1 = fadd float %tmp_5, 0.000000e+00" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 383 [1/4] (5.70ns)   --->   "%tmp_5_6 = fmul float %a_load_6, %b_load_6" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 384 [1/4] (5.70ns)   --->   "%tmp_5_7 = fmul float %a_load_7, %b_load_7" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 385 [2/4] (5.70ns)   --->   "%tmp_5_8 = fmul float %a_load_8, %b_load_8" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 386 [2/4] (5.70ns)   --->   "%tmp_5_9 = fmul float %a_load_9, %b_load_9" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 387 [3/4] (5.70ns)   --->   "%tmp_5_s = fmul float %a_load_10, %b_load_10" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 388 [3/4] (5.70ns)   --->   "%tmp_5_10 = fmul float %a_load_11, %b_load_11" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 389 [4/4] (5.70ns)   --->   "%tmp_5_11 = fmul float %a_load_12, %b_load_12" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 390 [4/4] (5.70ns)   --->   "%tmp_5_12 = fmul float %a_load_13, %b_load_13" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 391 [1/2] (3.25ns)   --->   "%a_load_14 = load float* %a_addr_14, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 392 [1/2] (3.25ns)   --->   "%b_load_14 = load float* %b_addr_14, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 393 [1/2] (3.25ns)   --->   "%a_load_15 = load float* %a_addr_15, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 394 [1/2] (3.25ns)   --->   "%b_load_15 = load float* %b_addr_15, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 395 [2/2] (3.25ns)   --->   "%a_load_16 = load float* %a_addr_16, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 396 [2/2] (3.25ns)   --->   "%b_load_16 = load float* %b_addr_16, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 397 [2/2] (3.25ns)   --->   "%a_load_17 = load float* %a_addr_17, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 398 [2/2] (3.25ns)   --->   "%b_load_17 = load float* %b_addr_17, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

 <State 11> : 7.26ns
ST_11 : Operation 399 [1/1] (0.00ns)   --->   "%tmp_38 = or i11 %tmp, 18" [./mmult.h:59]
ST_11 : Operation 400 [1/1] (0.00ns)   --->   "%tmp_39 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_38)" [./mmult.h:59]
ST_11 : Operation 401 [1/1] (0.00ns)   --->   "%a_addr_18 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_39" [./mmult.h:59]
ST_11 : Operation 402 [1/1] (0.00ns)   --->   "%tmp_40 = or i11 %tmp, 19" [./mmult.h:59]
ST_11 : Operation 403 [1/1] (0.00ns)   --->   "%tmp_41 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_40)" [./mmult.h:59]
ST_11 : Operation 404 [1/1] (0.00ns)   --->   "%a_addr_19 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_41" [./mmult.h:59]
ST_11 : Operation 405 [1/1] (0.00ns)   --->   "%tmp_82 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 9, i6 %ib_mid2)" [./mmult.h:59]
ST_11 : Operation 406 [1/1] (0.00ns)   --->   "%b_addr_18 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_82" [./mmult.h:59]
ST_11 : Operation 407 [1/1] (1.95ns)   --->   "%tmp_83 = add i10 %tmp_2_cast5, -416" [./mmult.h:59]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 408 [1/1] (0.00ns)   --->   "%tmp_85_cast = zext i10 %tmp_83 to i64" [./mmult.h:59]
ST_11 : Operation 409 [1/1] (0.00ns)   --->   "%b_addr_19 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_85_cast" [./mmult.h:59]
ST_11 : Operation 410 [2/5] (7.25ns)   --->   "%sum_1 = fadd float %tmp_5, 0.000000e+00" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 411 [1/4] (5.70ns)   --->   "%tmp_5_8 = fmul float %a_load_8, %b_load_8" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 412 [1/4] (5.70ns)   --->   "%tmp_5_9 = fmul float %a_load_9, %b_load_9" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 413 [2/4] (5.70ns)   --->   "%tmp_5_s = fmul float %a_load_10, %b_load_10" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 414 [2/4] (5.70ns)   --->   "%tmp_5_10 = fmul float %a_load_11, %b_load_11" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 415 [3/4] (5.70ns)   --->   "%tmp_5_11 = fmul float %a_load_12, %b_load_12" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 416 [3/4] (5.70ns)   --->   "%tmp_5_12 = fmul float %a_load_13, %b_load_13" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 417 [4/4] (5.70ns)   --->   "%tmp_5_13 = fmul float %a_load_14, %b_load_14" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 418 [4/4] (5.70ns)   --->   "%tmp_5_14 = fmul float %a_load_15, %b_load_15" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 419 [1/2] (3.25ns)   --->   "%a_load_16 = load float* %a_addr_16, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 420 [1/2] (3.25ns)   --->   "%b_load_16 = load float* %b_addr_16, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 421 [1/2] (3.25ns)   --->   "%a_load_17 = load float* %a_addr_17, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 422 [1/2] (3.25ns)   --->   "%b_load_17 = load float* %b_addr_17, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 423 [2/2] (3.25ns)   --->   "%a_load_18 = load float* %a_addr_18, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 424 [2/2] (3.25ns)   --->   "%b_load_18 = load float* %b_addr_18, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 425 [2/2] (3.25ns)   --->   "%a_load_19 = load float* %a_addr_19, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 426 [2/2] (3.25ns)   --->   "%b_load_19 = load float* %b_addr_19, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

 <State 12> : 7.26ns
ST_12 : Operation 427 [1/1] (0.00ns)   --->   "%tmp_42 = or i11 %tmp, 20" [./mmult.h:59]
ST_12 : Operation 428 [1/1] (0.00ns)   --->   "%tmp_43 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_42)" [./mmult.h:59]
ST_12 : Operation 429 [1/1] (0.00ns)   --->   "%a_addr_20 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_43" [./mmult.h:59]
ST_12 : Operation 430 [1/1] (0.00ns)   --->   "%tmp_44 = or i11 %tmp, 21" [./mmult.h:59]
ST_12 : Operation 431 [1/1] (0.00ns)   --->   "%tmp_45 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_44)" [./mmult.h:59]
ST_12 : Operation 432 [1/1] (0.00ns)   --->   "%a_addr_21 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_45" [./mmult.h:59]
ST_12 : Operation 433 [1/1] (0.00ns)   --->   "%tmp_84 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 10, i6 %ib_mid2)" [./mmult.h:59]
ST_12 : Operation 434 [1/1] (0.00ns)   --->   "%b_addr_20 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_84" [./mmult.h:59]
ST_12 : Operation 435 [1/1] (1.95ns)   --->   "%tmp_85 = add i10 %tmp_2_cast5, -352" [./mmult.h:59]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 436 [1/1] (0.00ns)   --->   "%tmp_87_cast = zext i10 %tmp_85 to i64" [./mmult.h:59]
ST_12 : Operation 437 [1/1] (0.00ns)   --->   "%b_addr_21 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_87_cast" [./mmult.h:59]
ST_12 : Operation 438 [1/5] (7.25ns)   --->   "%sum_1 = fadd float %tmp_5, 0.000000e+00" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 439 [1/4] (5.70ns)   --->   "%tmp_5_s = fmul float %a_load_10, %b_load_10" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 440 [1/4] (5.70ns)   --->   "%tmp_5_10 = fmul float %a_load_11, %b_load_11" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 441 [2/4] (5.70ns)   --->   "%tmp_5_11 = fmul float %a_load_12, %b_load_12" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 442 [2/4] (5.70ns)   --->   "%tmp_5_12 = fmul float %a_load_13, %b_load_13" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 443 [3/4] (5.70ns)   --->   "%tmp_5_13 = fmul float %a_load_14, %b_load_14" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 444 [3/4] (5.70ns)   --->   "%tmp_5_14 = fmul float %a_load_15, %b_load_15" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 445 [4/4] (5.70ns)   --->   "%tmp_5_15 = fmul float %a_load_16, %b_load_16" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 446 [4/4] (5.70ns)   --->   "%tmp_5_16 = fmul float %a_load_17, %b_load_17" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 447 [1/2] (3.25ns)   --->   "%a_load_18 = load float* %a_addr_18, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 448 [1/2] (3.25ns)   --->   "%b_load_18 = load float* %b_addr_18, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 449 [1/2] (3.25ns)   --->   "%a_load_19 = load float* %a_addr_19, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 450 [1/2] (3.25ns)   --->   "%b_load_19 = load float* %b_addr_19, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 451 [2/2] (3.25ns)   --->   "%a_load_20 = load float* %a_addr_20, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 452 [2/2] (3.25ns)   --->   "%b_load_20 = load float* %b_addr_20, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 453 [2/2] (3.25ns)   --->   "%a_load_21 = load float* %a_addr_21, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 454 [2/2] (3.25ns)   --->   "%b_load_21 = load float* %b_addr_21, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

 <State 13> : 7.26ns
ST_13 : Operation 455 [1/1] (0.00ns)   --->   "%tmp_46 = or i11 %tmp, 22" [./mmult.h:59]
ST_13 : Operation 456 [1/1] (0.00ns)   --->   "%tmp_47 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_46)" [./mmult.h:59]
ST_13 : Operation 457 [1/1] (0.00ns)   --->   "%a_addr_22 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_47" [./mmult.h:59]
ST_13 : Operation 458 [1/1] (0.00ns)   --->   "%tmp_48 = or i11 %tmp, 23" [./mmult.h:59]
ST_13 : Operation 459 [1/1] (0.00ns)   --->   "%tmp_49 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_48)" [./mmult.h:59]
ST_13 : Operation 460 [1/1] (0.00ns)   --->   "%a_addr_23 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_49" [./mmult.h:59]
ST_13 : Operation 461 [1/1] (0.00ns)   --->   "%tmp_86 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 11, i6 %ib_mid2)" [./mmult.h:59]
ST_13 : Operation 462 [1/1] (0.00ns)   --->   "%b_addr_22 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_86" [./mmult.h:59]
ST_13 : Operation 463 [1/1] (1.95ns)   --->   "%tmp_87 = add i10 %tmp_2_cast5, -288" [./mmult.h:59]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 464 [1/1] (0.00ns)   --->   "%tmp_89_cast = zext i10 %tmp_87 to i64" [./mmult.h:59]
ST_13 : Operation 465 [1/1] (0.00ns)   --->   "%b_addr_23 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_89_cast" [./mmult.h:59]
ST_13 : Operation 466 [5/5] (7.25ns)   --->   "%sum_1_1 = fadd float %sum_1, %tmp_5_1" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 467 [1/4] (5.70ns)   --->   "%tmp_5_11 = fmul float %a_load_12, %b_load_12" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 468 [1/4] (5.70ns)   --->   "%tmp_5_12 = fmul float %a_load_13, %b_load_13" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 469 [2/4] (5.70ns)   --->   "%tmp_5_13 = fmul float %a_load_14, %b_load_14" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 470 [2/4] (5.70ns)   --->   "%tmp_5_14 = fmul float %a_load_15, %b_load_15" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 471 [3/4] (5.70ns)   --->   "%tmp_5_15 = fmul float %a_load_16, %b_load_16" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 472 [3/4] (5.70ns)   --->   "%tmp_5_16 = fmul float %a_load_17, %b_load_17" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 473 [4/4] (5.70ns)   --->   "%tmp_5_17 = fmul float %a_load_18, %b_load_18" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 474 [4/4] (5.70ns)   --->   "%tmp_5_18 = fmul float %a_load_19, %b_load_19" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 475 [1/2] (3.25ns)   --->   "%a_load_20 = load float* %a_addr_20, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 476 [1/2] (3.25ns)   --->   "%b_load_20 = load float* %b_addr_20, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 477 [1/2] (3.25ns)   --->   "%a_load_21 = load float* %a_addr_21, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 478 [1/2] (3.25ns)   --->   "%b_load_21 = load float* %b_addr_21, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 479 [2/2] (3.25ns)   --->   "%a_load_22 = load float* %a_addr_22, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 480 [2/2] (3.25ns)   --->   "%b_load_22 = load float* %b_addr_22, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 481 [2/2] (3.25ns)   --->   "%a_load_23 = load float* %a_addr_23, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 482 [2/2] (3.25ns)   --->   "%b_load_23 = load float* %b_addr_23, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

 <State 14> : 7.26ns
ST_14 : Operation 483 [1/1] (0.00ns)   --->   "%tmp_50 = or i11 %tmp, 24" [./mmult.h:59]
ST_14 : Operation 484 [1/1] (0.00ns)   --->   "%tmp_51 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_50)" [./mmult.h:59]
ST_14 : Operation 485 [1/1] (0.00ns)   --->   "%a_addr_24 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_51" [./mmult.h:59]
ST_14 : Operation 486 [1/1] (0.00ns)   --->   "%tmp_52 = or i11 %tmp, 25" [./mmult.h:59]
ST_14 : Operation 487 [1/1] (0.00ns)   --->   "%tmp_53 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_52)" [./mmult.h:59]
ST_14 : Operation 488 [1/1] (0.00ns)   --->   "%a_addr_25 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_53" [./mmult.h:59]
ST_14 : Operation 489 [1/1] (0.00ns)   --->   "%tmp_88 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 12, i6 %ib_mid2)" [./mmult.h:59]
ST_14 : Operation 490 [1/1] (0.00ns)   --->   "%b_addr_24 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_88" [./mmult.h:59]
ST_14 : Operation 491 [1/1] (0.00ns)   --->   "%tmp_91_cast1 = sext i9 %tmp_74 to i10" [./mmult.h:59]
ST_14 : Operation 492 [1/1] (0.00ns)   --->   "%tmp_91_cast = zext i10 %tmp_91_cast1 to i64" [./mmult.h:59]
ST_14 : Operation 493 [1/1] (0.00ns)   --->   "%b_addr_25 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_91_cast" [./mmult.h:59]
ST_14 : Operation 494 [4/5] (7.25ns)   --->   "%sum_1_1 = fadd float %sum_1, %tmp_5_1" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 495 [1/4] (5.70ns)   --->   "%tmp_5_13 = fmul float %a_load_14, %b_load_14" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 496 [1/4] (5.70ns)   --->   "%tmp_5_14 = fmul float %a_load_15, %b_load_15" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 497 [2/4] (5.70ns)   --->   "%tmp_5_15 = fmul float %a_load_16, %b_load_16" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 498 [2/4] (5.70ns)   --->   "%tmp_5_16 = fmul float %a_load_17, %b_load_17" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 499 [3/4] (5.70ns)   --->   "%tmp_5_17 = fmul float %a_load_18, %b_load_18" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 500 [3/4] (5.70ns)   --->   "%tmp_5_18 = fmul float %a_load_19, %b_load_19" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 501 [4/4] (5.70ns)   --->   "%tmp_5_19 = fmul float %a_load_20, %b_load_20" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 502 [4/4] (5.70ns)   --->   "%tmp_5_20 = fmul float %a_load_21, %b_load_21" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 503 [1/2] (3.25ns)   --->   "%a_load_22 = load float* %a_addr_22, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 504 [1/2] (3.25ns)   --->   "%b_load_22 = load float* %b_addr_22, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 505 [1/2] (3.25ns)   --->   "%a_load_23 = load float* %a_addr_23, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 506 [1/2] (3.25ns)   --->   "%b_load_23 = load float* %b_addr_23, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 507 [2/2] (3.25ns)   --->   "%a_load_24 = load float* %a_addr_24, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 508 [2/2] (3.25ns)   --->   "%b_load_24 = load float* %b_addr_24, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 509 [2/2] (3.25ns)   --->   "%a_load_25 = load float* %a_addr_25, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 510 [2/2] (3.25ns)   --->   "%b_load_25 = load float* %b_addr_25, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

 <State 15> : 7.26ns
ST_15 : Operation 511 [1/1] (0.00ns)   --->   "%tmp_54 = or i11 %tmp, 26" [./mmult.h:59]
ST_15 : Operation 512 [1/1] (0.00ns)   --->   "%tmp_55 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_54)" [./mmult.h:59]
ST_15 : Operation 513 [1/1] (0.00ns)   --->   "%a_addr_26 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_55" [./mmult.h:59]
ST_15 : Operation 514 [1/1] (0.00ns)   --->   "%tmp_56 = or i11 %tmp, 27" [./mmult.h:59]
ST_15 : Operation 515 [1/1] (0.00ns)   --->   "%tmp_57 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_56)" [./mmult.h:59]
ST_15 : Operation 516 [1/1] (0.00ns)   --->   "%a_addr_27 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_57" [./mmult.h:59]
ST_15 : Operation 517 [1/1] (0.00ns)   --->   "%tmp_89 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 13, i6 %ib_mid2)" [./mmult.h:59]
ST_15 : Operation 518 [1/1] (0.00ns)   --->   "%b_addr_26 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_89" [./mmult.h:59]
ST_15 : Operation 519 [1/1] (0.00ns)   --->   "%tmp_93_cast9 = sext i9 %tmp_76 to i10" [./mmult.h:59]
ST_15 : Operation 520 [1/1] (0.00ns)   --->   "%tmp_93_cast = zext i10 %tmp_93_cast9 to i64" [./mmult.h:59]
ST_15 : Operation 521 [1/1] (0.00ns)   --->   "%b_addr_27 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_93_cast" [./mmult.h:59]
ST_15 : Operation 522 [3/5] (7.25ns)   --->   "%sum_1_1 = fadd float %sum_1, %tmp_5_1" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 523 [1/4] (5.70ns)   --->   "%tmp_5_15 = fmul float %a_load_16, %b_load_16" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 524 [1/4] (5.70ns)   --->   "%tmp_5_16 = fmul float %a_load_17, %b_load_17" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 525 [2/4] (5.70ns)   --->   "%tmp_5_17 = fmul float %a_load_18, %b_load_18" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 526 [2/4] (5.70ns)   --->   "%tmp_5_18 = fmul float %a_load_19, %b_load_19" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 527 [3/4] (5.70ns)   --->   "%tmp_5_19 = fmul float %a_load_20, %b_load_20" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 528 [3/4] (5.70ns)   --->   "%tmp_5_20 = fmul float %a_load_21, %b_load_21" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 529 [4/4] (5.70ns)   --->   "%tmp_5_21 = fmul float %a_load_22, %b_load_22" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 530 [4/4] (5.70ns)   --->   "%tmp_5_22 = fmul float %a_load_23, %b_load_23" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 531 [1/2] (3.25ns)   --->   "%a_load_24 = load float* %a_addr_24, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 532 [1/2] (3.25ns)   --->   "%b_load_24 = load float* %b_addr_24, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 533 [1/2] (3.25ns)   --->   "%a_load_25 = load float* %a_addr_25, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 534 [1/2] (3.25ns)   --->   "%b_load_25 = load float* %b_addr_25, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 535 [2/2] (3.25ns)   --->   "%a_load_26 = load float* %a_addr_26, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 536 [2/2] (3.25ns)   --->   "%b_load_26 = load float* %b_addr_26, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 537 [2/2] (3.25ns)   --->   "%a_load_27 = load float* %a_addr_27, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 538 [2/2] (3.25ns)   --->   "%b_load_27 = load float* %b_addr_27, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

 <State 16> : 7.26ns
ST_16 : Operation 539 [1/1] (0.00ns)   --->   "%tmp_58 = or i11 %tmp, 28" [./mmult.h:59]
ST_16 : Operation 540 [1/1] (0.00ns)   --->   "%tmp_59 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_58)" [./mmult.h:59]
ST_16 : Operation 541 [1/1] (0.00ns)   --->   "%a_addr_28 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_59" [./mmult.h:59]
ST_16 : Operation 542 [1/1] (0.00ns)   --->   "%tmp_60 = or i11 %tmp, 29" [./mmult.h:59]
ST_16 : Operation 543 [1/1] (0.00ns)   --->   "%tmp_61 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_60)" [./mmult.h:59]
ST_16 : Operation 544 [1/1] (0.00ns)   --->   "%a_addr_29 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_61" [./mmult.h:59]
ST_16 : Operation 545 [1/1] (0.00ns)   --->   "%tmp_90 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 14, i6 %ib_mid2)" [./mmult.h:59]
ST_16 : Operation 546 [1/1] (0.00ns)   --->   "%b_addr_28 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_90" [./mmult.h:59]
ST_16 : Operation 547 [1/1] (0.00ns)   --->   "%tmp_95_cast8 = sext i8 %tmp_70 to i10" [./mmult.h:59]
ST_16 : Operation 548 [1/1] (0.00ns)   --->   "%tmp_95_cast = zext i10 %tmp_95_cast8 to i64" [./mmult.h:59]
ST_16 : Operation 549 [1/1] (0.00ns)   --->   "%b_addr_29 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_95_cast" [./mmult.h:59]
ST_16 : Operation 550 [2/5] (7.25ns)   --->   "%sum_1_1 = fadd float %sum_1, %tmp_5_1" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 551 [1/4] (5.70ns)   --->   "%tmp_5_17 = fmul float %a_load_18, %b_load_18" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 552 [1/4] (5.70ns)   --->   "%tmp_5_18 = fmul float %a_load_19, %b_load_19" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 553 [2/4] (5.70ns)   --->   "%tmp_5_19 = fmul float %a_load_20, %b_load_20" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 554 [2/4] (5.70ns)   --->   "%tmp_5_20 = fmul float %a_load_21, %b_load_21" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 555 [3/4] (5.70ns)   --->   "%tmp_5_21 = fmul float %a_load_22, %b_load_22" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 556 [3/4] (5.70ns)   --->   "%tmp_5_22 = fmul float %a_load_23, %b_load_23" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 557 [4/4] (5.70ns)   --->   "%tmp_5_23 = fmul float %a_load_24, %b_load_24" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 558 [4/4] (5.70ns)   --->   "%tmp_5_24 = fmul float %a_load_25, %b_load_25" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 559 [1/2] (3.25ns)   --->   "%a_load_26 = load float* %a_addr_26, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_16 : Operation 560 [1/2] (3.25ns)   --->   "%b_load_26 = load float* %b_addr_26, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_16 : Operation 561 [1/2] (3.25ns)   --->   "%a_load_27 = load float* %a_addr_27, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_16 : Operation 562 [1/2] (3.25ns)   --->   "%b_load_27 = load float* %b_addr_27, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_16 : Operation 563 [2/2] (3.25ns)   --->   "%a_load_28 = load float* %a_addr_28, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_16 : Operation 564 [2/2] (3.25ns)   --->   "%b_load_28 = load float* %b_addr_28, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_16 : Operation 565 [2/2] (3.25ns)   --->   "%a_load_29 = load float* %a_addr_29, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_16 : Operation 566 [2/2] (3.25ns)   --->   "%b_load_29 = load float* %b_addr_29, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

 <State 17> : 7.26ns
ST_17 : Operation 567 [1/1] (0.00ns)   --->   "%tmp_1_cast = zext i11 %tmp to i12" [./mmult.h:59]
ST_17 : Operation 568 [1/1] (0.00ns)   --->   "%tmp_62 = or i11 %tmp, 30" [./mmult.h:59]
ST_17 : Operation 569 [1/1] (0.00ns)   --->   "%tmp_63 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_62)" [./mmult.h:59]
ST_17 : Operation 570 [1/1] (0.00ns)   --->   "%a_addr_30 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_63" [./mmult.h:59]
ST_17 : Operation 571 [1/1] (0.00ns)   --->   "%tmp_64 = or i11 %tmp, 31" [./mmult.h:59]
ST_17 : Operation 572 [1/1] (0.00ns)   --->   "%tmp_65 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_64)" [./mmult.h:59]
ST_17 : Operation 573 [1/1] (0.00ns)   --->   "%a_addr_31 = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_65" [./mmult.h:59]
ST_17 : Operation 574 [1/1] (0.00ns)   --->   "%tmp_2_cast7 = zext i6 %ib_mid2 to i12" [./mmult.h:59]
ST_17 : Operation 575 [1/1] (0.00ns)   --->   "%tmp_2_cast6 = zext i6 %ib_mid2 to i11" [./mmult.h:59]
ST_17 : Operation 576 [1/1] (0.00ns)   --->   "%tmp_91 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 15, i6 %ib_mid2)" [./mmult.h:59]
ST_17 : Operation 577 [1/1] (0.00ns)   --->   "%b_addr_30 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_91" [./mmult.h:59]
ST_17 : Operation 578 [1/1] (1.97ns)   --->   "%tmp_92 = add i11 %tmp_2_cast6, 992" [./mmult.h:59]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 579 [1/1] (0.00ns)   --->   "%tmp_97_cast = zext i11 %tmp_92 to i64" [./mmult.h:59]
ST_17 : Operation 580 [1/1] (0.00ns)   --->   "%b_addr_31 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_97_cast" [./mmult.h:59]
ST_17 : Operation 581 [1/1] (1.97ns)   --->   "%tmp_93 = add i12 %tmp_1_cast, %tmp_2_cast7" [./mmult.h:60]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 582 [1/5] (7.25ns)   --->   "%sum_1_1 = fadd float %sum_1, %tmp_5_1" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 583 [1/4] (5.70ns)   --->   "%tmp_5_19 = fmul float %a_load_20, %b_load_20" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 584 [1/4] (5.70ns)   --->   "%tmp_5_20 = fmul float %a_load_21, %b_load_21" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 585 [2/4] (5.70ns)   --->   "%tmp_5_21 = fmul float %a_load_22, %b_load_22" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 586 [2/4] (5.70ns)   --->   "%tmp_5_22 = fmul float %a_load_23, %b_load_23" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 587 [3/4] (5.70ns)   --->   "%tmp_5_23 = fmul float %a_load_24, %b_load_24" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 588 [3/4] (5.70ns)   --->   "%tmp_5_24 = fmul float %a_load_25, %b_load_25" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 589 [4/4] (5.70ns)   --->   "%tmp_5_25 = fmul float %a_load_26, %b_load_26" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 590 [4/4] (5.70ns)   --->   "%tmp_5_26 = fmul float %a_load_27, %b_load_27" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 591 [1/2] (3.25ns)   --->   "%a_load_28 = load float* %a_addr_28, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 592 [1/2] (3.25ns)   --->   "%b_load_28 = load float* %b_addr_28, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 593 [1/2] (3.25ns)   --->   "%a_load_29 = load float* %a_addr_29, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 594 [1/2] (3.25ns)   --->   "%b_load_29 = load float* %b_addr_29, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 595 [2/2] (3.25ns)   --->   "%a_load_30 = load float* %a_addr_30, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 596 [2/2] (3.25ns)   --->   "%b_load_30 = load float* %b_addr_30, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 597 [2/2] (3.25ns)   --->   "%a_load_31 = load float* %a_addr_31, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 598 [2/2] (3.25ns)   --->   "%b_load_31 = load float* %b_addr_31, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 599 [1/1] (1.82ns)   --->   "%ib_1 = add i6 %ib_mid2, 1" [./mmult.h:54]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 18> : 7.26ns
ST_18 : Operation 600 [5/5] (7.25ns)   --->   "%sum_1_2 = fadd float %sum_1_1, %tmp_5_2" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 601 [1/4] (5.70ns)   --->   "%tmp_5_21 = fmul float %a_load_22, %b_load_22" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 602 [1/4] (5.70ns)   --->   "%tmp_5_22 = fmul float %a_load_23, %b_load_23" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 603 [2/4] (5.70ns)   --->   "%tmp_5_23 = fmul float %a_load_24, %b_load_24" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 604 [2/4] (5.70ns)   --->   "%tmp_5_24 = fmul float %a_load_25, %b_load_25" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 605 [3/4] (5.70ns)   --->   "%tmp_5_25 = fmul float %a_load_26, %b_load_26" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 606 [3/4] (5.70ns)   --->   "%tmp_5_26 = fmul float %a_load_27, %b_load_27" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 607 [4/4] (5.70ns)   --->   "%tmp_5_27 = fmul float %a_load_28, %b_load_28" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 608 [4/4] (5.70ns)   --->   "%tmp_5_28 = fmul float %a_load_29, %b_load_29" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 609 [1/2] (3.25ns)   --->   "%a_load_30 = load float* %a_addr_30, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 610 [1/2] (3.25ns)   --->   "%b_load_30 = load float* %b_addr_30, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 611 [1/2] (3.25ns)   --->   "%a_load_31 = load float* %a_addr_31, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 612 [1/2] (3.25ns)   --->   "%b_load_31 = load float* %b_addr_31, align 4" [./mmult.h:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

 <State 19> : 7.26ns
ST_19 : Operation 613 [4/5] (7.25ns)   --->   "%sum_1_2 = fadd float %sum_1_1, %tmp_5_2" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 614 [1/4] (5.70ns)   --->   "%tmp_5_23 = fmul float %a_load_24, %b_load_24" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 615 [1/4] (5.70ns)   --->   "%tmp_5_24 = fmul float %a_load_25, %b_load_25" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 616 [2/4] (5.70ns)   --->   "%tmp_5_25 = fmul float %a_load_26, %b_load_26" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 617 [2/4] (5.70ns)   --->   "%tmp_5_26 = fmul float %a_load_27, %b_load_27" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 618 [3/4] (5.70ns)   --->   "%tmp_5_27 = fmul float %a_load_28, %b_load_28" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 619 [3/4] (5.70ns)   --->   "%tmp_5_28 = fmul float %a_load_29, %b_load_29" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 620 [4/4] (5.70ns)   --->   "%tmp_5_29 = fmul float %a_load_30, %b_load_30" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 621 [4/4] (5.70ns)   --->   "%tmp_5_30 = fmul float %a_load_31, %b_load_31" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 20> : 7.26ns
ST_20 : Operation 622 [3/5] (7.25ns)   --->   "%sum_1_2 = fadd float %sum_1_1, %tmp_5_2" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 623 [1/4] (5.70ns)   --->   "%tmp_5_25 = fmul float %a_load_26, %b_load_26" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 624 [1/4] (5.70ns)   --->   "%tmp_5_26 = fmul float %a_load_27, %b_load_27" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 625 [2/4] (5.70ns)   --->   "%tmp_5_27 = fmul float %a_load_28, %b_load_28" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 626 [2/4] (5.70ns)   --->   "%tmp_5_28 = fmul float %a_load_29, %b_load_29" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 627 [3/4] (5.70ns)   --->   "%tmp_5_29 = fmul float %a_load_30, %b_load_30" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 628 [3/4] (5.70ns)   --->   "%tmp_5_30 = fmul float %a_load_31, %b_load_31" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 21> : 7.26ns
ST_21 : Operation 629 [2/5] (7.25ns)   --->   "%sum_1_2 = fadd float %sum_1_1, %tmp_5_2" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 630 [1/4] (5.70ns)   --->   "%tmp_5_27 = fmul float %a_load_28, %b_load_28" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 631 [1/4] (5.70ns)   --->   "%tmp_5_28 = fmul float %a_load_29, %b_load_29" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 632 [2/4] (5.70ns)   --->   "%tmp_5_29 = fmul float %a_load_30, %b_load_30" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 633 [2/4] (5.70ns)   --->   "%tmp_5_30 = fmul float %a_load_31, %b_load_31" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 22> : 7.26ns
ST_22 : Operation 634 [1/5] (7.25ns)   --->   "%sum_1_2 = fadd float %sum_1_1, %tmp_5_2" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 635 [1/4] (5.70ns)   --->   "%tmp_5_29 = fmul float %a_load_30, %b_load_30" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 636 [1/4] (5.70ns)   --->   "%tmp_5_30 = fmul float %a_load_31, %b_load_31" [./mmult.h:59]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 23> : 7.26ns
ST_23 : Operation 637 [5/5] (7.25ns)   --->   "%sum_1_3 = fadd float %sum_1_2, %tmp_5_3" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 24> : 7.26ns
ST_24 : Operation 638 [4/5] (7.25ns)   --->   "%sum_1_3 = fadd float %sum_1_2, %tmp_5_3" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 25> : 7.26ns
ST_25 : Operation 639 [3/5] (7.25ns)   --->   "%sum_1_3 = fadd float %sum_1_2, %tmp_5_3" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 26> : 7.26ns
ST_26 : Operation 640 [2/5] (7.25ns)   --->   "%sum_1_3 = fadd float %sum_1_2, %tmp_5_3" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 27> : 7.26ns
ST_27 : Operation 641 [1/5] (7.25ns)   --->   "%sum_1_3 = fadd float %sum_1_2, %tmp_5_3" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 28> : 7.26ns
ST_28 : Operation 642 [5/5] (7.25ns)   --->   "%sum_1_4 = fadd float %sum_1_3, %tmp_5_4" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 29> : 7.26ns
ST_29 : Operation 643 [4/5] (7.25ns)   --->   "%sum_1_4 = fadd float %sum_1_3, %tmp_5_4" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 30> : 7.26ns
ST_30 : Operation 644 [3/5] (7.25ns)   --->   "%sum_1_4 = fadd float %sum_1_3, %tmp_5_4" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 31> : 7.26ns
ST_31 : Operation 645 [2/5] (7.25ns)   --->   "%sum_1_4 = fadd float %sum_1_3, %tmp_5_4" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 32> : 7.26ns
ST_32 : Operation 646 [1/5] (7.25ns)   --->   "%sum_1_4 = fadd float %sum_1_3, %tmp_5_4" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 33> : 7.26ns
ST_33 : Operation 647 [5/5] (7.25ns)   --->   "%sum_1_5 = fadd float %sum_1_4, %tmp_5_5" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 34> : 7.26ns
ST_34 : Operation 648 [4/5] (7.25ns)   --->   "%sum_1_5 = fadd float %sum_1_4, %tmp_5_5" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 35> : 7.26ns
ST_35 : Operation 649 [3/5] (7.25ns)   --->   "%sum_1_5 = fadd float %sum_1_4, %tmp_5_5" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 36> : 7.26ns
ST_36 : Operation 650 [2/5] (7.25ns)   --->   "%sum_1_5 = fadd float %sum_1_4, %tmp_5_5" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 37> : 7.26ns
ST_37 : Operation 651 [1/5] (7.25ns)   --->   "%sum_1_5 = fadd float %sum_1_4, %tmp_5_5" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 38> : 7.26ns
ST_38 : Operation 652 [5/5] (7.25ns)   --->   "%sum_1_6 = fadd float %sum_1_5, %tmp_5_6" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 39> : 7.26ns
ST_39 : Operation 653 [4/5] (7.25ns)   --->   "%sum_1_6 = fadd float %sum_1_5, %tmp_5_6" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 40> : 7.26ns
ST_40 : Operation 654 [3/5] (7.25ns)   --->   "%sum_1_6 = fadd float %sum_1_5, %tmp_5_6" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 41> : 7.26ns
ST_41 : Operation 655 [2/5] (7.25ns)   --->   "%sum_1_6 = fadd float %sum_1_5, %tmp_5_6" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 42> : 7.26ns
ST_42 : Operation 656 [1/5] (7.25ns)   --->   "%sum_1_6 = fadd float %sum_1_5, %tmp_5_6" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 43> : 7.26ns
ST_43 : Operation 657 [5/5] (7.25ns)   --->   "%sum_1_7 = fadd float %sum_1_6, %tmp_5_7" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 44> : 7.26ns
ST_44 : Operation 658 [4/5] (7.25ns)   --->   "%sum_1_7 = fadd float %sum_1_6, %tmp_5_7" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 45> : 7.26ns
ST_45 : Operation 659 [3/5] (7.25ns)   --->   "%sum_1_7 = fadd float %sum_1_6, %tmp_5_7" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 46> : 7.26ns
ST_46 : Operation 660 [2/5] (7.25ns)   --->   "%sum_1_7 = fadd float %sum_1_6, %tmp_5_7" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 47> : 7.26ns
ST_47 : Operation 661 [1/5] (7.25ns)   --->   "%sum_1_7 = fadd float %sum_1_6, %tmp_5_7" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 48> : 7.26ns
ST_48 : Operation 662 [5/5] (7.25ns)   --->   "%sum_1_8 = fadd float %sum_1_7, %tmp_5_8" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 49> : 7.26ns
ST_49 : Operation 663 [4/5] (7.25ns)   --->   "%sum_1_8 = fadd float %sum_1_7, %tmp_5_8" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 50> : 7.26ns
ST_50 : Operation 664 [3/5] (7.25ns)   --->   "%sum_1_8 = fadd float %sum_1_7, %tmp_5_8" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 51> : 7.26ns
ST_51 : Operation 665 [2/5] (7.25ns)   --->   "%sum_1_8 = fadd float %sum_1_7, %tmp_5_8" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 52> : 7.26ns
ST_52 : Operation 666 [1/5] (7.25ns)   --->   "%sum_1_8 = fadd float %sum_1_7, %tmp_5_8" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 53> : 7.26ns
ST_53 : Operation 667 [5/5] (7.25ns)   --->   "%sum_1_9 = fadd float %sum_1_8, %tmp_5_9" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 54> : 7.26ns
ST_54 : Operation 668 [4/5] (7.25ns)   --->   "%sum_1_9 = fadd float %sum_1_8, %tmp_5_9" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 55> : 7.26ns
ST_55 : Operation 669 [3/5] (7.25ns)   --->   "%sum_1_9 = fadd float %sum_1_8, %tmp_5_9" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 56> : 7.26ns
ST_56 : Operation 670 [2/5] (7.25ns)   --->   "%sum_1_9 = fadd float %sum_1_8, %tmp_5_9" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 57> : 7.26ns
ST_57 : Operation 671 [1/5] (7.25ns)   --->   "%sum_1_9 = fadd float %sum_1_8, %tmp_5_9" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 58> : 7.26ns
ST_58 : Operation 672 [5/5] (7.25ns)   --->   "%sum_1_s = fadd float %sum_1_9, %tmp_5_s" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 59> : 7.26ns
ST_59 : Operation 673 [4/5] (7.25ns)   --->   "%sum_1_s = fadd float %sum_1_9, %tmp_5_s" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 60> : 7.26ns
ST_60 : Operation 674 [3/5] (7.25ns)   --->   "%sum_1_s = fadd float %sum_1_9, %tmp_5_s" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 61> : 7.26ns
ST_61 : Operation 675 [2/5] (7.25ns)   --->   "%sum_1_s = fadd float %sum_1_9, %tmp_5_s" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 62> : 7.26ns
ST_62 : Operation 676 [1/5] (7.25ns)   --->   "%sum_1_s = fadd float %sum_1_9, %tmp_5_s" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 63> : 7.26ns
ST_63 : Operation 677 [5/5] (7.25ns)   --->   "%sum_1_10 = fadd float %sum_1_s, %tmp_5_10" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 64> : 7.26ns
ST_64 : Operation 678 [4/5] (7.25ns)   --->   "%sum_1_10 = fadd float %sum_1_s, %tmp_5_10" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 65> : 7.26ns
ST_65 : Operation 679 [3/5] (7.25ns)   --->   "%sum_1_10 = fadd float %sum_1_s, %tmp_5_10" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 66> : 7.26ns
ST_66 : Operation 680 [2/5] (7.25ns)   --->   "%sum_1_10 = fadd float %sum_1_s, %tmp_5_10" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 67> : 7.26ns
ST_67 : Operation 681 [1/5] (7.25ns)   --->   "%sum_1_10 = fadd float %sum_1_s, %tmp_5_10" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 68> : 7.26ns
ST_68 : Operation 682 [5/5] (7.25ns)   --->   "%sum_1_11 = fadd float %sum_1_10, %tmp_5_11" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 69> : 7.26ns
ST_69 : Operation 683 [4/5] (7.25ns)   --->   "%sum_1_11 = fadd float %sum_1_10, %tmp_5_11" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 70> : 7.26ns
ST_70 : Operation 684 [3/5] (7.25ns)   --->   "%sum_1_11 = fadd float %sum_1_10, %tmp_5_11" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 71> : 7.26ns
ST_71 : Operation 685 [2/5] (7.25ns)   --->   "%sum_1_11 = fadd float %sum_1_10, %tmp_5_11" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 72> : 7.26ns
ST_72 : Operation 686 [1/5] (7.25ns)   --->   "%sum_1_11 = fadd float %sum_1_10, %tmp_5_11" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 73> : 7.26ns
ST_73 : Operation 687 [5/5] (7.25ns)   --->   "%sum_1_12 = fadd float %sum_1_11, %tmp_5_12" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 74> : 7.26ns
ST_74 : Operation 688 [4/5] (7.25ns)   --->   "%sum_1_12 = fadd float %sum_1_11, %tmp_5_12" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 75> : 7.26ns
ST_75 : Operation 689 [3/5] (7.25ns)   --->   "%sum_1_12 = fadd float %sum_1_11, %tmp_5_12" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 76> : 7.26ns
ST_76 : Operation 690 [2/5] (7.25ns)   --->   "%sum_1_12 = fadd float %sum_1_11, %tmp_5_12" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 77> : 7.26ns
ST_77 : Operation 691 [1/5] (7.25ns)   --->   "%sum_1_12 = fadd float %sum_1_11, %tmp_5_12" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 78> : 7.26ns
ST_78 : Operation 692 [5/5] (7.25ns)   --->   "%sum_1_13 = fadd float %sum_1_12, %tmp_5_13" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 79> : 7.26ns
ST_79 : Operation 693 [4/5] (7.25ns)   --->   "%sum_1_13 = fadd float %sum_1_12, %tmp_5_13" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 80> : 7.26ns
ST_80 : Operation 694 [3/5] (7.25ns)   --->   "%sum_1_13 = fadd float %sum_1_12, %tmp_5_13" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 81> : 7.26ns
ST_81 : Operation 695 [2/5] (7.25ns)   --->   "%sum_1_13 = fadd float %sum_1_12, %tmp_5_13" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 82> : 7.26ns
ST_82 : Operation 696 [1/5] (7.25ns)   --->   "%sum_1_13 = fadd float %sum_1_12, %tmp_5_13" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 83> : 7.26ns
ST_83 : Operation 697 [5/5] (7.25ns)   --->   "%sum_1_14 = fadd float %sum_1_13, %tmp_5_14" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 84> : 7.26ns
ST_84 : Operation 698 [4/5] (7.25ns)   --->   "%sum_1_14 = fadd float %sum_1_13, %tmp_5_14" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 85> : 7.26ns
ST_85 : Operation 699 [3/5] (7.25ns)   --->   "%sum_1_14 = fadd float %sum_1_13, %tmp_5_14" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 86> : 7.26ns
ST_86 : Operation 700 [2/5] (7.25ns)   --->   "%sum_1_14 = fadd float %sum_1_13, %tmp_5_14" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 87> : 7.26ns
ST_87 : Operation 701 [1/5] (7.25ns)   --->   "%sum_1_14 = fadd float %sum_1_13, %tmp_5_14" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 88> : 7.26ns
ST_88 : Operation 702 [5/5] (7.25ns)   --->   "%sum_1_15 = fadd float %sum_1_14, %tmp_5_15" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 89> : 7.26ns
ST_89 : Operation 703 [4/5] (7.25ns)   --->   "%sum_1_15 = fadd float %sum_1_14, %tmp_5_15" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 90> : 7.26ns
ST_90 : Operation 704 [3/5] (7.25ns)   --->   "%sum_1_15 = fadd float %sum_1_14, %tmp_5_15" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 91> : 7.26ns
ST_91 : Operation 705 [2/5] (7.25ns)   --->   "%sum_1_15 = fadd float %sum_1_14, %tmp_5_15" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 92> : 7.26ns
ST_92 : Operation 706 [1/5] (7.25ns)   --->   "%sum_1_15 = fadd float %sum_1_14, %tmp_5_15" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 93> : 7.26ns
ST_93 : Operation 707 [5/5] (7.25ns)   --->   "%sum_1_16 = fadd float %sum_1_15, %tmp_5_16" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 94> : 7.26ns
ST_94 : Operation 708 [4/5] (7.25ns)   --->   "%sum_1_16 = fadd float %sum_1_15, %tmp_5_16" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 95> : 7.26ns
ST_95 : Operation 709 [3/5] (7.25ns)   --->   "%sum_1_16 = fadd float %sum_1_15, %tmp_5_16" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 96> : 7.26ns
ST_96 : Operation 710 [2/5] (7.25ns)   --->   "%sum_1_16 = fadd float %sum_1_15, %tmp_5_16" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 97> : 7.26ns
ST_97 : Operation 711 [1/5] (7.25ns)   --->   "%sum_1_16 = fadd float %sum_1_15, %tmp_5_16" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 98> : 7.26ns
ST_98 : Operation 712 [5/5] (7.25ns)   --->   "%sum_1_17 = fadd float %sum_1_16, %tmp_5_17" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 99> : 7.26ns
ST_99 : Operation 713 [4/5] (7.25ns)   --->   "%sum_1_17 = fadd float %sum_1_16, %tmp_5_17" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 100> : 7.26ns
ST_100 : Operation 714 [3/5] (7.25ns)   --->   "%sum_1_17 = fadd float %sum_1_16, %tmp_5_17" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 101> : 7.26ns
ST_101 : Operation 715 [2/5] (7.25ns)   --->   "%sum_1_17 = fadd float %sum_1_16, %tmp_5_17" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 102> : 7.26ns
ST_102 : Operation 716 [1/5] (7.25ns)   --->   "%sum_1_17 = fadd float %sum_1_16, %tmp_5_17" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 103> : 7.26ns
ST_103 : Operation 717 [5/5] (7.25ns)   --->   "%sum_1_18 = fadd float %sum_1_17, %tmp_5_18" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 104> : 7.26ns
ST_104 : Operation 718 [4/5] (7.25ns)   --->   "%sum_1_18 = fadd float %sum_1_17, %tmp_5_18" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 105> : 7.26ns
ST_105 : Operation 719 [3/5] (7.25ns)   --->   "%sum_1_18 = fadd float %sum_1_17, %tmp_5_18" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 106> : 7.26ns
ST_106 : Operation 720 [2/5] (7.25ns)   --->   "%sum_1_18 = fadd float %sum_1_17, %tmp_5_18" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 107> : 7.26ns
ST_107 : Operation 721 [1/5] (7.25ns)   --->   "%sum_1_18 = fadd float %sum_1_17, %tmp_5_18" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 108> : 7.26ns
ST_108 : Operation 722 [5/5] (7.25ns)   --->   "%sum_1_19 = fadd float %sum_1_18, %tmp_5_19" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 109> : 7.26ns
ST_109 : Operation 723 [4/5] (7.25ns)   --->   "%sum_1_19 = fadd float %sum_1_18, %tmp_5_19" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 110> : 7.26ns
ST_110 : Operation 724 [3/5] (7.25ns)   --->   "%sum_1_19 = fadd float %sum_1_18, %tmp_5_19" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 111> : 7.26ns
ST_111 : Operation 725 [2/5] (7.25ns)   --->   "%sum_1_19 = fadd float %sum_1_18, %tmp_5_19" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 112> : 7.26ns
ST_112 : Operation 726 [1/5] (7.25ns)   --->   "%sum_1_19 = fadd float %sum_1_18, %tmp_5_19" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 113> : 7.26ns
ST_113 : Operation 727 [5/5] (7.25ns)   --->   "%sum_1_20 = fadd float %sum_1_19, %tmp_5_20" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 114> : 7.26ns
ST_114 : Operation 728 [4/5] (7.25ns)   --->   "%sum_1_20 = fadd float %sum_1_19, %tmp_5_20" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 115> : 7.26ns
ST_115 : Operation 729 [3/5] (7.25ns)   --->   "%sum_1_20 = fadd float %sum_1_19, %tmp_5_20" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 116> : 7.26ns
ST_116 : Operation 730 [2/5] (7.25ns)   --->   "%sum_1_20 = fadd float %sum_1_19, %tmp_5_20" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 117> : 7.26ns
ST_117 : Operation 731 [1/5] (7.25ns)   --->   "%sum_1_20 = fadd float %sum_1_19, %tmp_5_20" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 118> : 7.26ns
ST_118 : Operation 732 [5/5] (7.25ns)   --->   "%sum_1_21 = fadd float %sum_1_20, %tmp_5_21" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 119> : 7.26ns
ST_119 : Operation 733 [4/5] (7.25ns)   --->   "%sum_1_21 = fadd float %sum_1_20, %tmp_5_21" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 120> : 7.26ns
ST_120 : Operation 734 [3/5] (7.25ns)   --->   "%sum_1_21 = fadd float %sum_1_20, %tmp_5_21" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 121> : 7.26ns
ST_121 : Operation 735 [2/5] (7.25ns)   --->   "%sum_1_21 = fadd float %sum_1_20, %tmp_5_21" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 122> : 7.26ns
ST_122 : Operation 736 [1/5] (7.25ns)   --->   "%sum_1_21 = fadd float %sum_1_20, %tmp_5_21" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 123> : 7.26ns
ST_123 : Operation 737 [5/5] (7.25ns)   --->   "%sum_1_22 = fadd float %sum_1_21, %tmp_5_22" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 124> : 7.26ns
ST_124 : Operation 738 [4/5] (7.25ns)   --->   "%sum_1_22 = fadd float %sum_1_21, %tmp_5_22" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 125> : 7.26ns
ST_125 : Operation 739 [3/5] (7.25ns)   --->   "%sum_1_22 = fadd float %sum_1_21, %tmp_5_22" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 126> : 7.26ns
ST_126 : Operation 740 [2/5] (7.25ns)   --->   "%sum_1_22 = fadd float %sum_1_21, %tmp_5_22" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 127> : 7.26ns
ST_127 : Operation 741 [1/5] (7.25ns)   --->   "%sum_1_22 = fadd float %sum_1_21, %tmp_5_22" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 128> : 7.26ns
ST_128 : Operation 742 [5/5] (7.25ns)   --->   "%sum_1_23 = fadd float %sum_1_22, %tmp_5_23" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 129> : 7.26ns
ST_129 : Operation 743 [4/5] (7.25ns)   --->   "%sum_1_23 = fadd float %sum_1_22, %tmp_5_23" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 130> : 7.26ns
ST_130 : Operation 744 [3/5] (7.25ns)   --->   "%sum_1_23 = fadd float %sum_1_22, %tmp_5_23" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 131> : 7.26ns
ST_131 : Operation 745 [2/5] (7.25ns)   --->   "%sum_1_23 = fadd float %sum_1_22, %tmp_5_23" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 132> : 7.26ns
ST_132 : Operation 746 [1/5] (7.25ns)   --->   "%sum_1_23 = fadd float %sum_1_22, %tmp_5_23" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 133> : 7.26ns
ST_133 : Operation 747 [5/5] (7.25ns)   --->   "%sum_1_24 = fadd float %sum_1_23, %tmp_5_24" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 134> : 7.26ns
ST_134 : Operation 748 [4/5] (7.25ns)   --->   "%sum_1_24 = fadd float %sum_1_23, %tmp_5_24" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 135> : 7.26ns
ST_135 : Operation 749 [3/5] (7.25ns)   --->   "%sum_1_24 = fadd float %sum_1_23, %tmp_5_24" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 136> : 7.26ns
ST_136 : Operation 750 [2/5] (7.25ns)   --->   "%sum_1_24 = fadd float %sum_1_23, %tmp_5_24" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 137> : 7.26ns
ST_137 : Operation 751 [1/5] (7.25ns)   --->   "%sum_1_24 = fadd float %sum_1_23, %tmp_5_24" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 138> : 7.26ns
ST_138 : Operation 752 [5/5] (7.25ns)   --->   "%sum_1_25 = fadd float %sum_1_24, %tmp_5_25" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 139> : 7.26ns
ST_139 : Operation 753 [4/5] (7.25ns)   --->   "%sum_1_25 = fadd float %sum_1_24, %tmp_5_25" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 140> : 7.26ns
ST_140 : Operation 754 [3/5] (7.25ns)   --->   "%sum_1_25 = fadd float %sum_1_24, %tmp_5_25" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 141> : 7.26ns
ST_141 : Operation 755 [2/5] (7.25ns)   --->   "%sum_1_25 = fadd float %sum_1_24, %tmp_5_25" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 142> : 7.26ns
ST_142 : Operation 756 [1/5] (7.25ns)   --->   "%sum_1_25 = fadd float %sum_1_24, %tmp_5_25" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 143> : 7.26ns
ST_143 : Operation 757 [5/5] (7.25ns)   --->   "%sum_1_26 = fadd float %sum_1_25, %tmp_5_26" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 144> : 7.26ns
ST_144 : Operation 758 [4/5] (7.25ns)   --->   "%sum_1_26 = fadd float %sum_1_25, %tmp_5_26" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 145> : 7.26ns
ST_145 : Operation 759 [3/5] (7.25ns)   --->   "%sum_1_26 = fadd float %sum_1_25, %tmp_5_26" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 146> : 7.26ns
ST_146 : Operation 760 [2/5] (7.25ns)   --->   "%sum_1_26 = fadd float %sum_1_25, %tmp_5_26" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 147> : 7.26ns
ST_147 : Operation 761 [1/5] (7.25ns)   --->   "%sum_1_26 = fadd float %sum_1_25, %tmp_5_26" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 148> : 7.26ns
ST_148 : Operation 762 [5/5] (7.25ns)   --->   "%sum_1_27 = fadd float %sum_1_26, %tmp_5_27" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 149> : 7.26ns
ST_149 : Operation 763 [4/5] (7.25ns)   --->   "%sum_1_27 = fadd float %sum_1_26, %tmp_5_27" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 150> : 7.26ns
ST_150 : Operation 764 [3/5] (7.25ns)   --->   "%sum_1_27 = fadd float %sum_1_26, %tmp_5_27" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 151> : 7.26ns
ST_151 : Operation 765 [2/5] (7.25ns)   --->   "%sum_1_27 = fadd float %sum_1_26, %tmp_5_27" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 152> : 7.26ns
ST_152 : Operation 766 [1/5] (7.25ns)   --->   "%sum_1_27 = fadd float %sum_1_26, %tmp_5_27" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 153> : 7.26ns
ST_153 : Operation 767 [5/5] (7.25ns)   --->   "%sum_1_28 = fadd float %sum_1_27, %tmp_5_28" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 154> : 7.26ns
ST_154 : Operation 768 [4/5] (7.25ns)   --->   "%sum_1_28 = fadd float %sum_1_27, %tmp_5_28" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 155> : 7.26ns
ST_155 : Operation 769 [3/5] (7.25ns)   --->   "%sum_1_28 = fadd float %sum_1_27, %tmp_5_28" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 156> : 7.26ns
ST_156 : Operation 770 [2/5] (7.25ns)   --->   "%sum_1_28 = fadd float %sum_1_27, %tmp_5_28" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 157> : 7.26ns
ST_157 : Operation 771 [1/5] (7.25ns)   --->   "%sum_1_28 = fadd float %sum_1_27, %tmp_5_28" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 158> : 7.26ns
ST_158 : Operation 772 [5/5] (7.25ns)   --->   "%sum_1_29 = fadd float %sum_1_28, %tmp_5_29" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 159> : 7.26ns
ST_159 : Operation 773 [4/5] (7.25ns)   --->   "%sum_1_29 = fadd float %sum_1_28, %tmp_5_29" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 160> : 7.26ns
ST_160 : Operation 774 [3/5] (7.25ns)   --->   "%sum_1_29 = fadd float %sum_1_28, %tmp_5_29" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 161> : 7.26ns
ST_161 : Operation 775 [2/5] (7.25ns)   --->   "%sum_1_29 = fadd float %sum_1_28, %tmp_5_29" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 162> : 7.26ns
ST_162 : Operation 776 [1/5] (7.25ns)   --->   "%sum_1_29 = fadd float %sum_1_28, %tmp_5_29" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 163> : 7.26ns
ST_163 : Operation 777 [5/5] (7.25ns)   --->   "%sum_1_30 = fadd float %sum_1_29, %tmp_5_30" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 164> : 7.26ns
ST_164 : Operation 778 [4/5] (7.25ns)   --->   "%sum_1_30 = fadd float %sum_1_29, %tmp_5_30" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 165> : 7.26ns
ST_165 : Operation 779 [3/5] (7.25ns)   --->   "%sum_1_30 = fadd float %sum_1_29, %tmp_5_30" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 166> : 7.26ns
ST_166 : Operation 780 [2/5] (7.25ns)   --->   "%sum_1_30 = fadd float %sum_1_29, %tmp_5_30" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 167> : 7.26ns
ST_167 : Operation 781 [1/5] (7.25ns)   --->   "%sum_1_30 = fadd float %sum_1_29, %tmp_5_30" [./mmult.h:59]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 168> : 3.25ns
ST_168 : Operation 782 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @L1_L2_str)"
ST_168 : Operation 783 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)"
ST_168 : Operation 784 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str9) nounwind" [./mmult.h:55]
ST_168 : Operation 785 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str9)" [./mmult.h:55]
ST_168 : Operation 786 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [./mmult.h:56]
ST_168 : Operation 787 [1/1] (0.00ns)   --->   "%tmp_98_cast = zext i12 %tmp_93 to i64" [./mmult.h:60]
ST_168 : Operation 788 [1/1] (0.00ns)   --->   "%out_addr = getelementptr [1024 x float]* %out_r, i64 0, i64 %tmp_98_cast" [./mmult.h:60]
ST_168 : Operation 789 [1/1] (3.25ns)   --->   "store float %sum_1_30, float* %out_addr, align 4" [./mmult.h:60]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_168 : Operation 790 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str9, i32 %tmp_3)" [./mmult.h:61]
ST_168 : Operation 791 [1/1] (0.00ns)   --->   "br label %1"

 <State 169> : 0.00ns
ST_169 : Operation 792 [1/1] (0.00ns)   --->   "ret void" [./mmult.h:63]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [6]  (1.77 ns)

 <State 2>: 7.92ns
The critical path consists of the following:
	'phi' operation ('ib') with incoming values : ('ib', ./mmult.h:54) [8]  (0 ns)
	'icmp' operation ('exitcond', ./mmult.h:54) [16]  (1.43 ns)
	'select' operation ('ib_mid2', ./mmult.h:54) [17]  (1.37 ns)
	'add' operation ('tmp_66', ./mmult.h:59) [127]  (1.87 ns)
	'getelementptr' operation ('b_addr_1', ./mmult.h:59) [129]  (0 ns)
	'load' operation ('b_load_1', ./mmult.h:59) on array 'b' [213]  (3.25 ns)

 <State 3>: 5.17ns
The critical path consists of the following:
	'add' operation ('tmp_68', ./mmult.h:59) [132]  (1.92 ns)
	'getelementptr' operation ('b_addr_3', ./mmult.h:59) [134]  (0 ns)
	'load' operation ('b_load_3', ./mmult.h:59) on array 'b' [221]  (3.25 ns)

 <State 4>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_5', ./mmult.h:59) [210]  (5.7 ns)

 <State 5>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_5', ./mmult.h:59) [210]  (5.7 ns)

 <State 6>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_5', ./mmult.h:59) [210]  (5.7 ns)

 <State 7>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_5', ./mmult.h:59) [210]  (5.7 ns)

 <State 8>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1', ./mmult.h:59) [211]  (7.26 ns)

 <State 9>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1', ./mmult.h:59) [211]  (7.26 ns)

 <State 10>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1', ./mmult.h:59) [211]  (7.26 ns)

 <State 11>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1', ./mmult.h:59) [211]  (7.26 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1', ./mmult.h:59) [211]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1', ./mmult.h:59) [215]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1', ./mmult.h:59) [215]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1', ./mmult.h:59) [215]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1', ./mmult.h:59) [215]  (7.26 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1', ./mmult.h:59) [215]  (7.26 ns)

 <State 18>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2', ./mmult.h:59) [219]  (7.26 ns)

 <State 19>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2', ./mmult.h:59) [219]  (7.26 ns)

 <State 20>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2', ./mmult.h:59) [219]  (7.26 ns)

 <State 21>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2', ./mmult.h:59) [219]  (7.26 ns)

 <State 22>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2', ./mmult.h:59) [219]  (7.26 ns)

 <State 23>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3', ./mmult.h:59) [223]  (7.26 ns)

 <State 24>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3', ./mmult.h:59) [223]  (7.26 ns)

 <State 25>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3', ./mmult.h:59) [223]  (7.26 ns)

 <State 26>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3', ./mmult.h:59) [223]  (7.26 ns)

 <State 27>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3', ./mmult.h:59) [223]  (7.26 ns)

 <State 28>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_4', ./mmult.h:59) [227]  (7.26 ns)

 <State 29>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_4', ./mmult.h:59) [227]  (7.26 ns)

 <State 30>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_4', ./mmult.h:59) [227]  (7.26 ns)

 <State 31>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_4', ./mmult.h:59) [227]  (7.26 ns)

 <State 32>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_4', ./mmult.h:59) [227]  (7.26 ns)

 <State 33>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_5', ./mmult.h:59) [231]  (7.26 ns)

 <State 34>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_5', ./mmult.h:59) [231]  (7.26 ns)

 <State 35>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_5', ./mmult.h:59) [231]  (7.26 ns)

 <State 36>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_5', ./mmult.h:59) [231]  (7.26 ns)

 <State 37>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_5', ./mmult.h:59) [231]  (7.26 ns)

 <State 38>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_6', ./mmult.h:59) [235]  (7.26 ns)

 <State 39>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_6', ./mmult.h:59) [235]  (7.26 ns)

 <State 40>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_6', ./mmult.h:59) [235]  (7.26 ns)

 <State 41>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_6', ./mmult.h:59) [235]  (7.26 ns)

 <State 42>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_6', ./mmult.h:59) [235]  (7.26 ns)

 <State 43>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_7', ./mmult.h:59) [239]  (7.26 ns)

 <State 44>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_7', ./mmult.h:59) [239]  (7.26 ns)

 <State 45>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_7', ./mmult.h:59) [239]  (7.26 ns)

 <State 46>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_7', ./mmult.h:59) [239]  (7.26 ns)

 <State 47>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_7', ./mmult.h:59) [239]  (7.26 ns)

 <State 48>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_8', ./mmult.h:59) [243]  (7.26 ns)

 <State 49>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_8', ./mmult.h:59) [243]  (7.26 ns)

 <State 50>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_8', ./mmult.h:59) [243]  (7.26 ns)

 <State 51>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_8', ./mmult.h:59) [243]  (7.26 ns)

 <State 52>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_8', ./mmult.h:59) [243]  (7.26 ns)

 <State 53>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_9', ./mmult.h:59) [247]  (7.26 ns)

 <State 54>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_9', ./mmult.h:59) [247]  (7.26 ns)

 <State 55>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_9', ./mmult.h:59) [247]  (7.26 ns)

 <State 56>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_9', ./mmult.h:59) [247]  (7.26 ns)

 <State 57>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_9', ./mmult.h:59) [247]  (7.26 ns)

 <State 58>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_s', ./mmult.h:59) [251]  (7.26 ns)

 <State 59>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_s', ./mmult.h:59) [251]  (7.26 ns)

 <State 60>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_s', ./mmult.h:59) [251]  (7.26 ns)

 <State 61>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_s', ./mmult.h:59) [251]  (7.26 ns)

 <State 62>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_s', ./mmult.h:59) [251]  (7.26 ns)

 <State 63>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_10', ./mmult.h:59) [255]  (7.26 ns)

 <State 64>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_10', ./mmult.h:59) [255]  (7.26 ns)

 <State 65>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_10', ./mmult.h:59) [255]  (7.26 ns)

 <State 66>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_10', ./mmult.h:59) [255]  (7.26 ns)

 <State 67>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_10', ./mmult.h:59) [255]  (7.26 ns)

 <State 68>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_11', ./mmult.h:59) [259]  (7.26 ns)

 <State 69>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_11', ./mmult.h:59) [259]  (7.26 ns)

 <State 70>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_11', ./mmult.h:59) [259]  (7.26 ns)

 <State 71>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_11', ./mmult.h:59) [259]  (7.26 ns)

 <State 72>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_11', ./mmult.h:59) [259]  (7.26 ns)

 <State 73>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_12', ./mmult.h:59) [263]  (7.26 ns)

 <State 74>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_12', ./mmult.h:59) [263]  (7.26 ns)

 <State 75>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_12', ./mmult.h:59) [263]  (7.26 ns)

 <State 76>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_12', ./mmult.h:59) [263]  (7.26 ns)

 <State 77>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_12', ./mmult.h:59) [263]  (7.26 ns)

 <State 78>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_13', ./mmult.h:59) [267]  (7.26 ns)

 <State 79>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_13', ./mmult.h:59) [267]  (7.26 ns)

 <State 80>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_13', ./mmult.h:59) [267]  (7.26 ns)

 <State 81>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_13', ./mmult.h:59) [267]  (7.26 ns)

 <State 82>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_13', ./mmult.h:59) [267]  (7.26 ns)

 <State 83>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_14', ./mmult.h:59) [271]  (7.26 ns)

 <State 84>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_14', ./mmult.h:59) [271]  (7.26 ns)

 <State 85>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_14', ./mmult.h:59) [271]  (7.26 ns)

 <State 86>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_14', ./mmult.h:59) [271]  (7.26 ns)

 <State 87>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_14', ./mmult.h:59) [271]  (7.26 ns)

 <State 88>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_15', ./mmult.h:59) [275]  (7.26 ns)

 <State 89>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_15', ./mmult.h:59) [275]  (7.26 ns)

 <State 90>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_15', ./mmult.h:59) [275]  (7.26 ns)

 <State 91>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_15', ./mmult.h:59) [275]  (7.26 ns)

 <State 92>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_15', ./mmult.h:59) [275]  (7.26 ns)

 <State 93>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_16', ./mmult.h:59) [279]  (7.26 ns)

 <State 94>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_16', ./mmult.h:59) [279]  (7.26 ns)

 <State 95>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_16', ./mmult.h:59) [279]  (7.26 ns)

 <State 96>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_16', ./mmult.h:59) [279]  (7.26 ns)

 <State 97>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_16', ./mmult.h:59) [279]  (7.26 ns)

 <State 98>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_17', ./mmult.h:59) [283]  (7.26 ns)

 <State 99>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_17', ./mmult.h:59) [283]  (7.26 ns)

 <State 100>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_17', ./mmult.h:59) [283]  (7.26 ns)

 <State 101>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_17', ./mmult.h:59) [283]  (7.26 ns)

 <State 102>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_17', ./mmult.h:59) [283]  (7.26 ns)

 <State 103>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_18', ./mmult.h:59) [287]  (7.26 ns)

 <State 104>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_18', ./mmult.h:59) [287]  (7.26 ns)

 <State 105>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_18', ./mmult.h:59) [287]  (7.26 ns)

 <State 106>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_18', ./mmult.h:59) [287]  (7.26 ns)

 <State 107>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_18', ./mmult.h:59) [287]  (7.26 ns)

 <State 108>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_19', ./mmult.h:59) [291]  (7.26 ns)

 <State 109>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_19', ./mmult.h:59) [291]  (7.26 ns)

 <State 110>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_19', ./mmult.h:59) [291]  (7.26 ns)

 <State 111>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_19', ./mmult.h:59) [291]  (7.26 ns)

 <State 112>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_19', ./mmult.h:59) [291]  (7.26 ns)

 <State 113>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_20', ./mmult.h:59) [295]  (7.26 ns)

 <State 114>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_20', ./mmult.h:59) [295]  (7.26 ns)

 <State 115>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_20', ./mmult.h:59) [295]  (7.26 ns)

 <State 116>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_20', ./mmult.h:59) [295]  (7.26 ns)

 <State 117>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_20', ./mmult.h:59) [295]  (7.26 ns)

 <State 118>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_21', ./mmult.h:59) [299]  (7.26 ns)

 <State 119>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_21', ./mmult.h:59) [299]  (7.26 ns)

 <State 120>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_21', ./mmult.h:59) [299]  (7.26 ns)

 <State 121>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_21', ./mmult.h:59) [299]  (7.26 ns)

 <State 122>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_21', ./mmult.h:59) [299]  (7.26 ns)

 <State 123>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_22', ./mmult.h:59) [303]  (7.26 ns)

 <State 124>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_22', ./mmult.h:59) [303]  (7.26 ns)

 <State 125>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_22', ./mmult.h:59) [303]  (7.26 ns)

 <State 126>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_22', ./mmult.h:59) [303]  (7.26 ns)

 <State 127>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_22', ./mmult.h:59) [303]  (7.26 ns)

 <State 128>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_23', ./mmult.h:59) [307]  (7.26 ns)

 <State 129>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_23', ./mmult.h:59) [307]  (7.26 ns)

 <State 130>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_23', ./mmult.h:59) [307]  (7.26 ns)

 <State 131>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_23', ./mmult.h:59) [307]  (7.26 ns)

 <State 132>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_23', ./mmult.h:59) [307]  (7.26 ns)

 <State 133>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_24', ./mmult.h:59) [311]  (7.26 ns)

 <State 134>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_24', ./mmult.h:59) [311]  (7.26 ns)

 <State 135>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_24', ./mmult.h:59) [311]  (7.26 ns)

 <State 136>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_24', ./mmult.h:59) [311]  (7.26 ns)

 <State 137>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_24', ./mmult.h:59) [311]  (7.26 ns)

 <State 138>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_25', ./mmult.h:59) [315]  (7.26 ns)

 <State 139>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_25', ./mmult.h:59) [315]  (7.26 ns)

 <State 140>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_25', ./mmult.h:59) [315]  (7.26 ns)

 <State 141>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_25', ./mmult.h:59) [315]  (7.26 ns)

 <State 142>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_25', ./mmult.h:59) [315]  (7.26 ns)

 <State 143>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_26', ./mmult.h:59) [319]  (7.26 ns)

 <State 144>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_26', ./mmult.h:59) [319]  (7.26 ns)

 <State 145>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_26', ./mmult.h:59) [319]  (7.26 ns)

 <State 146>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_26', ./mmult.h:59) [319]  (7.26 ns)

 <State 147>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_26', ./mmult.h:59) [319]  (7.26 ns)

 <State 148>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_27', ./mmult.h:59) [323]  (7.26 ns)

 <State 149>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_27', ./mmult.h:59) [323]  (7.26 ns)

 <State 150>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_27', ./mmult.h:59) [323]  (7.26 ns)

 <State 151>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_27', ./mmult.h:59) [323]  (7.26 ns)

 <State 152>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_27', ./mmult.h:59) [323]  (7.26 ns)

 <State 153>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_28', ./mmult.h:59) [327]  (7.26 ns)

 <State 154>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_28', ./mmult.h:59) [327]  (7.26 ns)

 <State 155>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_28', ./mmult.h:59) [327]  (7.26 ns)

 <State 156>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_28', ./mmult.h:59) [327]  (7.26 ns)

 <State 157>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_28', ./mmult.h:59) [327]  (7.26 ns)

 <State 158>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_29', ./mmult.h:59) [331]  (7.26 ns)

 <State 159>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_29', ./mmult.h:59) [331]  (7.26 ns)

 <State 160>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_29', ./mmult.h:59) [331]  (7.26 ns)

 <State 161>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_29', ./mmult.h:59) [331]  (7.26 ns)

 <State 162>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_29', ./mmult.h:59) [331]  (7.26 ns)

 <State 163>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_30', ./mmult.h:59) [335]  (7.26 ns)

 <State 164>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_30', ./mmult.h:59) [335]  (7.26 ns)

 <State 165>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_30', ./mmult.h:59) [335]  (7.26 ns)

 <State 166>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_30', ./mmult.h:59) [335]  (7.26 ns)

 <State 167>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1_30', ./mmult.h:59) [335]  (7.26 ns)

 <State 168>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('out_addr', ./mmult.h:60) [207]  (0 ns)
	'store' operation (./mmult.h:60) of variable 'sum_1_30', ./mmult.h:59 on array 'out_r' [336]  (3.25 ns)

 <State 169>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
