// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
// Date        : Wed Nov 29 23:24:57 2023
// Host        : DESKTOP-O5QFQV1 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ system_Otsu_0_0_sim_netlist.v
// Design      : system_Otsu_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z010clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu
   (stream_in_TDATA,
    stream_in_TKEEP,
    stream_in_TSTRB,
    stream_in_TUSER,
    stream_in_TLAST,
    stream_in_TID,
    stream_in_TDEST,
    stream_out_TDATA,
    stream_out_TKEEP,
    stream_out_TSTRB,
    stream_out_TUSER,
    stream_out_TLAST,
    stream_out_TID,
    stream_out_TDEST,
    ap_clk,
    ap_rst_n,
    stream_in_TVALID,
    stream_in_TREADY,
    stream_out_TVALID,
    stream_out_TREADY);
  input [23:0]stream_in_TDATA;
  input [2:0]stream_in_TKEEP;
  input [2:0]stream_in_TSTRB;
  input [0:0]stream_in_TUSER;
  input [0:0]stream_in_TLAST;
  input [0:0]stream_in_TID;
  input [0:0]stream_in_TDEST;
  output [23:0]stream_out_TDATA;
  output [2:0]stream_out_TKEEP;
  output [2:0]stream_out_TSTRB;
  output [0:0]stream_out_TUSER;
  output [0:0]stream_out_TLAST;
  output [0:0]stream_out_TID;
  output [0:0]stream_out_TDEST;
  input ap_clk;
  input ap_rst_n;
  input stream_in_TVALID;
  output stream_in_TREADY;
  output stream_out_TVALID;
  input stream_out_TREADY;

  wire \<const0> ;
  wire AXIvideo2xfMat_24_16_1080_1920_1_2_U0_img0_cols_c_write;
  wire [23:0]AXIvideo2xfMat_24_16_1080_1920_1_2_U0_img0_data_din;
  wire AXIvideo2xfMat_24_16_1080_1920_1_2_U0_n_17;
  wire AXIvideo2xfMat_24_16_1080_1920_1_2_U0_n_44;
  wire AXIvideo2xfMat_24_16_1080_1920_1_2_U0_n_46;
  wire [7:0]OtsuThreshold_0_1080_1920_1_0_2_U0_ap_return;
  wire OtsuThreshold_0_1080_1920_1_0_2_U0_n_16;
  wire OtsuThreshold_0_1080_1920_1_0_2_U0_n_17;
  wire [23:23]\SRL_SIG_reg[0]_12 ;
  wire Threshold_0_0_1080_1920_1_2_2_U0_n_19;
  wire Threshold_0_0_1080_1920_1_2_2_U0_n_23;
  wire Threshold_0_0_1080_1920_1_2_2_U0_n_24;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state3_17;
  wire ap_CS_fsm_state3_6;
  wire ap_CS_fsm_state3_9;
  wire ap_clk;
  wire ap_rst;
  wire ap_rst_n;
  wire duplicateMat_0_1080_1920_1_2_2_2_U0_img1_data_read;
  wire duplicateMat_0_1080_1920_1_2_2_2_U0_n_18;
  wire duplicateMat_0_1080_1920_1_2_2_2_U0_n_22;
  wire duplicateMat_0_1080_1920_1_2_2_2_U0_n_24;
  wire gray2rgb_0_16_1080_1920_1_2_2_U0_n_19;
  wire gray2rgb_0_16_1080_1920_1_2_2_U0_n_21;
  wire \grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168/ap_block_pp0_stage0_11001__0 ;
  wire \grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48/ap_block_pp0_stage0_11001__0 ;
  wire \grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48/ap_enable_reg_pp0_iter1 ;
  wire \grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48/ap_enable_reg_pp0_iter2 ;
  wire \grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40/ap_block_pp0_stage0_subdone ;
  wire \grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40/ap_enable_reg_pp0_iter1 ;
  wire \grp_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop_fu_38/ap_enable_reg_pp0_iter1 ;
  wire \grp_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop_fu_38/j_fu_3810_out ;
  wire icmp_ln5500_fu_83_p2;
  wire img0_cols_c_empty_n;
  wire img0_cols_c_full_n;
  wire img0_data_U_n_18;
  wire [23:0]img0_data_dout;
  wire img0_data_empty_n;
  wire img0_data_full_n;
  wire img0_rows_c_empty_n;
  wire img0_rows_c_full_n;
  wire [7:0]img1_data_dout;
  wire img1_data_empty_n;
  wire img1_data_full_n;
  wire img1a_data_U_n_17;
  wire img1a_data_U_n_18;
  wire img1a_data_U_n_19;
  wire img1a_data_U_n_20;
  wire img1a_data_U_n_21;
  wire img1a_data_U_n_22;
  wire img1a_data_U_n_23;
  wire img1a_data_U_n_24;
  wire img1a_data_U_n_25;
  wire img1a_data_U_n_26;
  wire img1a_data_U_n_27;
  wire img1a_data_U_n_28;
  wire img1a_data_empty_n;
  wire img1a_data_full_n;
  wire [7:0]img1b_data_dout;
  wire img1b_data_empty_n;
  wire img1b_data_full_n;
  wire img2_data_U_n_17;
  wire img2_data_U_n_19;
  wire img2_data_empty_n;
  wire img2_data_full_n;
  wire [23:23]img3_data_dout;
  wire img3_data_empty_n;
  wire img3_data_full_n;
  wire [0:0]mOutPtr;
  wire mOutPtr18_out;
  wire mOutPtr18_out_10;
  wire mOutPtr18_out_16;
  wire mOutPtr18_out_5;
  wire [0:0]mOutPtr_13;
  wire otsuval_U_n_17;
  wire otsuval_U_n_18;
  wire otsuval_U_n_19;
  wire otsuval_U_n_20;
  wire otsuval_U_n_21;
  wire otsuval_U_n_22;
  wire otsuval_U_n_23;
  wire otsuval_U_n_24;
  wire otsuval_U_n_25;
  wire otsuval_U_n_26;
  wire otsuval_U_n_27;
  wire otsuval_U_n_28;
  wire otsuval_U_n_29;
  wire otsuval_U_n_30;
  wire otsuval_U_n_31;
  wire otsuval_U_n_32;
  wire otsuval_U_n_33;
  wire otsuval_empty_n;
  wire otsuval_full_n;
  wire pop__0;
  wire [7:0]rgb2gray_16_0_1080_1920_1_2_2_U0_img1_data_din;
  wire rgb2gray_16_0_1080_1920_1_2_2_U0_n_26;
  wire rgb2gray_16_0_1080_1920_1_2_2_U0_n_29;
  wire rgb2gray_16_0_1080_1920_1_2_2_U0_p_src_cols_read;
  wire start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_empty_n;
  wire start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_full_n;
  wire start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_empty_n;
  wire start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_full_n;
  wire start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_empty_n;
  wire start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_full_n;
  wire start_for_rgb2gray_16_0_1080_1920_1_2_2_U0_empty_n;
  wire start_for_rgb2gray_16_0_1080_1920_1_2_2_U0_full_n;
  wire start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_empty_n;
  wire start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_11;
  wire start_once_reg_15;
  wire start_once_reg_2;
  wire start_once_reg_7;
  wire [23:0]stream_in_TDATA;
  wire [0:0]stream_in_TLAST;
  wire stream_in_TREADY;
  wire [0:0]stream_in_TUSER;
  wire stream_in_TVALID;
  wire [23:23]\^stream_out_TDATA ;
  wire [0:0]stream_out_TLAST;
  wire stream_out_TREADY;
  wire [0:0]stream_out_TUSER;
  wire stream_out_TVALID;
  wire we;
  wire we_0;
  wire we_1;
  wire we_14;
  wire we_3;
  wire we_4;
  wire we_8;
  wire xfMat2AXIvideo_24_16_1080_1920_1_2_U0_ap_ready;
  wire xfMat2AXIvideo_24_16_1080_1920_1_2_U0_n_17;
  wire xfMat2AXIvideo_24_16_1080_1920_1_2_U0_n_18;
  wire xfMat2AXIvideo_24_16_1080_1920_1_2_U0_n_21;
  wire xfMat2AXIvideo_24_16_1080_1920_1_2_U0_n_22;

  assign stream_out_TDATA[23] = \^stream_out_TDATA [23];
  assign stream_out_TDATA[22] = \^stream_out_TDATA [23];
  assign stream_out_TDATA[21] = \^stream_out_TDATA [23];
  assign stream_out_TDATA[20] = \^stream_out_TDATA [23];
  assign stream_out_TDATA[19] = \^stream_out_TDATA [23];
  assign stream_out_TDATA[18] = \^stream_out_TDATA [23];
  assign stream_out_TDATA[17] = \^stream_out_TDATA [23];
  assign stream_out_TDATA[16] = \^stream_out_TDATA [23];
  assign stream_out_TDATA[15] = \^stream_out_TDATA [23];
  assign stream_out_TDATA[14] = \^stream_out_TDATA [23];
  assign stream_out_TDATA[13] = \^stream_out_TDATA [23];
  assign stream_out_TDATA[12] = \^stream_out_TDATA [23];
  assign stream_out_TDATA[11] = \^stream_out_TDATA [23];
  assign stream_out_TDATA[10] = \^stream_out_TDATA [23];
  assign stream_out_TDATA[9] = \^stream_out_TDATA [23];
  assign stream_out_TDATA[8] = \^stream_out_TDATA [23];
  assign stream_out_TDATA[7] = \^stream_out_TDATA [23];
  assign stream_out_TDATA[6] = \^stream_out_TDATA [23];
  assign stream_out_TDATA[5] = \^stream_out_TDATA [23];
  assign stream_out_TDATA[4] = \^stream_out_TDATA [23];
  assign stream_out_TDATA[3] = \^stream_out_TDATA [23];
  assign stream_out_TDATA[2] = \^stream_out_TDATA [23];
  assign stream_out_TDATA[1] = \^stream_out_TDATA [23];
  assign stream_out_TDATA[0] = \^stream_out_TDATA [23];
  assign stream_out_TDEST[0] = \<const0> ;
  assign stream_out_TID[0] = \<const0> ;
  assign stream_out_TKEEP[2] = \<const0> ;
  assign stream_out_TKEEP[1] = \<const0> ;
  assign stream_out_TKEEP[0] = \<const0> ;
  assign stream_out_TSTRB[2] = \<const0> ;
  assign stream_out_TSTRB[1] = \<const0> ;
  assign stream_out_TSTRB[0] = \<const0> ;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_AXIvideo2xfMat_24_16_1080_1920_1_2_s AXIvideo2xfMat_24_16_1080_1920_1_2_U0
       (.AXIvideo2xfMat_24_16_1080_1920_1_2_U0_img0_cols_c_write(AXIvideo2xfMat_24_16_1080_1920_1_2_U0_img0_cols_c_write),
        .\B_V_data_1_state_reg[1] (stream_in_TREADY),
        .E(we),
        .Q(AXIvideo2xfMat_24_16_1080_1920_1_2_U0_img0_data_din),
        .\ap_CS_fsm_reg[5]_0 (AXIvideo2xfMat_24_16_1080_1920_1_2_U0_n_17),
        .\ap_CS_fsm_reg[5]_1 (AXIvideo2xfMat_24_16_1080_1920_1_2_U0_n_44),
        .\ap_CS_fsm_reg[5]_2 (AXIvideo2xfMat_24_16_1080_1920_1_2_U0_n_46),
        .ap_block_pp0_stage0_11001__0(\grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168/ap_block_pp0_stage0_11001__0 ),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .full_n_reg(img0_data_U_n_18),
        .img0_cols_c_full_n(img0_cols_c_full_n),
        .img0_data_full_n(img0_data_full_n),
        .img0_rows_c_full_n(img0_rows_c_full_n),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[0] (rgb2gray_16_0_1080_1920_1_2_2_U0_n_26),
        .start_for_rgb2gray_16_0_1080_1920_1_2_2_U0_full_n(start_for_rgb2gray_16_0_1080_1920_1_2_2_U0_full_n),
        .start_once_reg(start_once_reg),
        .stream_in_TDATA(stream_in_TDATA),
        .stream_in_TLAST(stream_in_TLAST),
        .stream_in_TUSER(stream_in_TUSER),
        .stream_in_TVALID(stream_in_TVALID));
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_OtsuThreshold_0_1080_1920_1_0_2_s OtsuThreshold_0_1080_1920_1_0_2_U0
       (.D(img1b_data_dout),
        .\ap_CS_fsm_reg[10] (OtsuThreshold_0_1080_1920_1_0_2_U0_n_16),
        .\ap_CS_fsm_reg[6]_0 (OtsuThreshold_0_1080_1920_1_0_2_U0_n_17),
        .ap_clk(ap_clk),
        .ap_return(OtsuThreshold_0_1080_1920_1_0_2_U0_ap_return),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .img1b_data_empty_n(img1b_data_empty_n),
        .otsuval_full_n(otsuval_full_n),
        .pop__0(pop__0),
        .start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_empty_n(start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_empty_n),
        .we(we_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_Threshold_0_0_1080_1920_1_2_2_s Threshold_0_0_1080_1920_1_2_2_U0
       (.DI({otsuval_U_n_21,otsuval_U_n_22,otsuval_U_n_23,otsuval_U_n_24}),
        .Q(ap_CS_fsm_state3),
        .S({otsuval_U_n_17,otsuval_U_n_18,otsuval_U_n_19,otsuval_U_n_20}),
        .\SRL_SIG_reg[0][7] (img2_data_U_n_17),
        .\ap_CS_fsm_reg[1]_0 (Threshold_0_0_1080_1920_1_2_2_U0_n_23),
        .ap_block_pp0_stage0_11001__0(\grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48/ap_block_pp0_stage0_11001__0 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(\grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48/ap_enable_reg_pp0_iter1 ),
        .ap_enable_reg_pp0_iter2(\grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48/ap_enable_reg_pp0_iter2 ),
        .ap_enable_reg_pp0_iter2_reg(Threshold_0_0_1080_1920_1_2_2_U0_n_19),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .img1a_data_empty_n(img1a_data_empty_n),
        .img2_data_full_n(img2_data_full_n),
        .mOutPtr18_out(mOutPtr18_out),
        .\mOutPtr_reg[1] (duplicateMat_0_1080_1920_1_2_2_2_U0_n_22),
        .otsuval_empty_n(otsuval_empty_n),
        .start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_full_n(start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_full_n),
        .start_once_reg(start_once_reg_2),
        .\val_dst_reg_121_reg[0] (Threshold_0_0_1080_1920_1_2_2_U0_n_24),
        .we(we_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_duplicateMat_0_1080_1920_1_2_2_2_s duplicateMat_0_1080_1920_1_2_2_2_U0
       (.E(we_4),
        .Q(ap_CS_fsm_state3_6),
        .\ap_CS_fsm_reg[1]_0 (duplicateMat_0_1080_1920_1_2_2_2_U0_n_24),
        .ap_block_pp0_stage0_subdone(\grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40/ap_block_pp0_stage0_subdone ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(\grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40/ap_enable_reg_pp0_iter1 ),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .duplicateMat_0_1080_1920_1_2_2_2_U0_img1_data_read(duplicateMat_0_1080_1920_1_2_2_2_U0_img1_data_read),
        .full_n_reg(duplicateMat_0_1080_1920_1_2_2_2_U0_n_18),
        .full_n_reg_0(we_3),
        .full_n_reg_1(duplicateMat_0_1080_1920_1_2_2_2_U0_n_22),
        .img1_data_empty_n(img1_data_empty_n),
        .img1a_data_full_n(img1a_data_full_n),
        .img1b_data_full_n(img1b_data_full_n),
        .mOutPtr18_out(mOutPtr18_out_5),
        .pop__0(pop__0),
        .start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_full_n(start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_full_n),
        .start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_empty_n(start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_empty_n),
        .start_once_reg(start_once_reg_7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_gray2rgb_0_16_1080_1920_1_2_2_s gray2rgb_0_16_1080_1920_1_2_2_U0
       (.Q(ap_CS_fsm_state3_9),
        .\ap_CS_fsm_reg[1]_0 (gray2rgb_0_16_1080_1920_1_2_2_U0_n_21),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(\grp_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop_fu_38/ap_enable_reg_pp0_iter1 ),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .empty_n_reg(gray2rgb_0_16_1080_1920_1_2_2_U0_n_19),
        .img2_data_empty_n(img2_data_empty_n),
        .img3_data_full_n(img3_data_full_n),
        .j_fu_3810_out(\grp_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop_fu_38/j_fu_3810_out ),
        .mOutPtr18_out(mOutPtr18_out_10),
        .start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_empty_n(start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_empty_n),
        .start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_full_n(start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_full_n),
        .start_once_reg(start_once_reg_11),
        .we(we_8),
        .we_0(we_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w8_d2_S img0_cols_c_U
       (.AXIvideo2xfMat_24_16_1080_1920_1_2_U0_img0_cols_c_write(AXIvideo2xfMat_24_16_1080_1920_1_2_U0_img0_cols_c_write),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .img0_cols_c_empty_n(img0_cols_c_empty_n),
        .img0_cols_c_full_n(img0_cols_c_full_n),
        .rgb2gray_16_0_1080_1920_1_2_2_U0_p_src_cols_read(rgb2gray_16_0_1080_1920_1_2_2_U0_p_src_cols_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w24_d2_S img0_data_U
       (.D(AXIvideo2xfMat_24_16_1080_1920_1_2_U0_img0_data_din),
        .E(we),
        .ap_block_pp0_stage0_11001__0(\grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168/ap_block_pp0_stage0_11001__0 ),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .full_n_reg_0(AXIvideo2xfMat_24_16_1080_1920_1_2_U0_n_46),
        .img0_data_dout(img0_data_dout),
        .img0_data_empty_n(img0_data_empty_n),
        .img0_data_full_n(img0_data_full_n),
        .\mOutPtr_reg[0]_0 (mOutPtr),
        .\mOutPtr_reg[0]_1 (img0_data_U_n_18),
        .\mOutPtr_reg[0]_2 (AXIvideo2xfMat_24_16_1080_1920_1_2_U0_n_17),
        .\mOutPtr_reg[1]_0 (AXIvideo2xfMat_24_16_1080_1920_1_2_U0_n_44),
        .\mOutPtr_reg[1]_1 (rgb2gray_16_0_1080_1920_1_2_2_U0_n_26));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w11_d2_S img0_rows_c_U
       (.AXIvideo2xfMat_24_16_1080_1920_1_2_U0_img0_cols_c_write(AXIvideo2xfMat_24_16_1080_1920_1_2_U0_img0_cols_c_write),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .img0_rows_c_empty_n(img0_rows_c_empty_n),
        .img0_rows_c_full_n(img0_rows_c_full_n),
        .rgb2gray_16_0_1080_1920_1_2_2_U0_p_src_cols_read(rgb2gray_16_0_1080_1920_1_2_2_U0_p_src_cols_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w8_d2_S_0 img1_data_U
       (.D(img1_data_dout),
        .Q(ap_CS_fsm_state3_6),
        .\SRL_SIG_reg[0][7] (rgb2gray_16_0_1080_1920_1_2_2_U0_img1_data_din),
        .ap_block_pp0_stage0_subdone(\grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40/ap_block_pp0_stage0_subdone ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(\grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40/ap_enable_reg_pp0_iter1 ),
        .ap_rst(ap_rst),
        .duplicateMat_0_1080_1920_1_2_2_2_U0_img1_data_read(duplicateMat_0_1080_1920_1_2_2_2_U0_img1_data_read),
        .img1_data_empty_n(img1_data_empty_n),
        .img1_data_full_n(img1_data_full_n),
        .we(we_14));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w8_d2_S_1 img1a_data_U
       (.D(img1_data_dout),
        .E(we_3),
        .Q({otsuval_U_n_30,otsuval_U_n_31,otsuval_U_n_32,otsuval_U_n_33}),
        .\SRL_SIG_reg[0][1] (img1a_data_U_n_20),
        .\SRL_SIG_reg[0][3] (img1a_data_U_n_19),
        .\SRL_SIG_reg[0][5] (img1a_data_U_n_18),
        .\SRL_SIG_reg[0][7] (img1a_data_U_n_17),
        .\SRL_SIG_reg[1][0] (img1a_data_U_n_27),
        .\SRL_SIG_reg[1][1] (img1a_data_U_n_28),
        .\SRL_SIG_reg[1][2] (img1a_data_U_n_25),
        .\SRL_SIG_reg[1][3] (img1a_data_U_n_26),
        .\SRL_SIG_reg[1][4] (img1a_data_U_n_23),
        .\SRL_SIG_reg[1][5] (img1a_data_U_n_24),
        .\SRL_SIG_reg[1][6] (img1a_data_U_n_21),
        .\SRL_SIG_reg[1][7] (img1a_data_U_n_22),
        .ap_block_pp0_stage0_11001__0(\grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48/ap_block_pp0_stage0_11001__0 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(\grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48/ap_enable_reg_pp0_iter1 ),
        .ap_rst(ap_rst),
        .img1a_data_empty_n(img1a_data_empty_n),
        .img1a_data_full_n(img1a_data_full_n),
        .mOutPtr18_out(mOutPtr18_out),
        .\mOutPtr_reg[0]_0 (ap_CS_fsm_state3),
        .\mOutPtr_reg[0]_1 (duplicateMat_0_1080_1920_1_2_2_2_U0_n_22),
        .\mOutPtr_reg[1]_0 (Threshold_0_0_1080_1920_1_2_2_U0_n_19),
        .val_dst_reg_1210_carry_i_5(otsuval_U_n_29),
        .val_dst_reg_1210_carry_i_5_0({otsuval_U_n_25,otsuval_U_n_26,otsuval_U_n_27,otsuval_U_n_28}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w8_d2_S_2 img1b_data_U
       (.D(img1b_data_dout),
        .E(we_4),
        .Q(ap_CS_fsm_state3_6),
        .\SRL_SIG_reg[0][7] (img1_data_dout),
        .ap_block_pp0_stage0_subdone(\grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40/ap_block_pp0_stage0_subdone ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(\grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40/ap_enable_reg_pp0_iter1 ),
        .ap_rst(ap_rst),
        .img1_data_empty_n(img1_data_empty_n),
        .img1a_data_full_n(img1a_data_full_n),
        .img1b_data_empty_n(img1b_data_empty_n),
        .img1b_data_full_n(img1b_data_full_n),
        .mOutPtr18_out(mOutPtr18_out_5),
        .\mOutPtr_reg[1]_0 (duplicateMat_0_1080_1920_1_2_2_2_U0_n_18),
        .pop__0(pop__0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w8_d2_S_3 img2_data_U
       (.Q(ap_CS_fsm_state3),
        .\SRL_SIG_reg[0][7] (img2_data_U_n_17),
        .\SRL_SIG_reg[0][7]_0 (img2_data_U_n_19),
        .\SRL_SIG_reg[0][7]_1 (Threshold_0_0_1080_1920_1_2_2_U0_n_24),
        .\SRL_SIG_reg[0]_0 (\SRL_SIG_reg[0]_12 ),
        .ap_block_pp0_stage0_11001__0(\grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48/ap_block_pp0_stage0_11001__0 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(\grp_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop_fu_38/ap_enable_reg_pp0_iter1 ),
        .ap_enable_reg_pp0_iter2(\grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48/ap_enable_reg_pp0_iter2 ),
        .ap_rst(ap_rst),
        .img2_data_empty_n(img2_data_empty_n),
        .img2_data_full_n(img2_data_full_n),
        .img3_data_full_n(img3_data_full_n),
        .j_fu_3810_out(\grp_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop_fu_38/j_fu_3810_out ),
        .mOutPtr18_out(mOutPtr18_out_10),
        .\mOutPtr_reg[0]_0 (ap_CS_fsm_state3_9),
        .\mOutPtr_reg[1]_0 (gray2rgb_0_16_1080_1920_1_2_2_U0_n_19),
        .we(we_8),
        .we_1(we_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w24_d2_S_4 img3_data_U
       (.Q(ap_CS_fsm_state3_17),
        .\SRL_SIG_reg[0][23] (img2_data_U_n_19),
        .\SRL_SIG_reg[0]_0 (\SRL_SIG_reg[0]_12 ),
        .\SRL_SIG_reg[1][0] (ap_CS_fsm_state3_9),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(\grp_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop_fu_38/ap_enable_reg_pp0_iter1 ),
        .ap_rst(ap_rst),
        .full_n_reg_0(xfMat2AXIvideo_24_16_1080_1920_1_2_U0_n_21),
        .img2_data_empty_n(img2_data_empty_n),
        .img3_data_dout(img3_data_dout),
        .img3_data_empty_n(img3_data_empty_n),
        .img3_data_full_n(img3_data_full_n),
        .mOutPtr18_out(mOutPtr18_out_16),
        .\mOutPtr_reg[0]_0 (mOutPtr_13),
        .\mOutPtr_reg[0]_1 (xfMat2AXIvideo_24_16_1080_1920_1_2_U0_n_17),
        .\mOutPtr_reg[1]_0 (xfMat2AXIvideo_24_16_1080_1920_1_2_U0_n_18),
        .we(we_8));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w8_d2_S_5 otsuval_U
       (.D(OtsuThreshold_0_1080_1920_1_0_2_U0_ap_return),
        .DI({otsuval_U_n_21,otsuval_U_n_22,otsuval_U_n_23,otsuval_U_n_24}),
        .Q({otsuval_U_n_25,otsuval_U_n_26,otsuval_U_n_27,otsuval_U_n_28}),
        .S({otsuval_U_n_17,otsuval_U_n_18,otsuval_U_n_19,otsuval_U_n_20}),
        .\SRL_SIG_reg[0][7] ({otsuval_U_n_30,otsuval_U_n_31,otsuval_U_n_32,otsuval_U_n_33}),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .\mOutPtr_reg[0]_0 (otsuval_U_n_29),
        .\mOutPtr_reg[0]_1 (Threshold_0_0_1080_1920_1_2_2_U0_n_23),
        .otsuval_empty_n(otsuval_empty_n),
        .otsuval_full_n(otsuval_full_n),
        .val_dst_reg_1210_carry(img1a_data_U_n_17),
        .val_dst_reg_1210_carry_0(img1a_data_U_n_21),
        .val_dst_reg_1210_carry_1(img1a_data_U_n_22),
        .val_dst_reg_1210_carry_10(img1a_data_U_n_28),
        .val_dst_reg_1210_carry_2(img1a_data_U_n_18),
        .val_dst_reg_1210_carry_3(img1a_data_U_n_23),
        .val_dst_reg_1210_carry_4(img1a_data_U_n_24),
        .val_dst_reg_1210_carry_5(img1a_data_U_n_19),
        .val_dst_reg_1210_carry_6(img1a_data_U_n_25),
        .val_dst_reg_1210_carry_7(img1a_data_U_n_26),
        .val_dst_reg_1210_carry_8(img1a_data_U_n_20),
        .val_dst_reg_1210_carry_9(img1a_data_U_n_27),
        .we(we_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_rgb2gray_16_0_1080_1920_1_2_2_s rgb2gray_16_0_1080_1920_1_2_2_U0
       (.CO(icmp_ln5500_fu_83_p2),
        .Q(ap_CS_fsm_state2),
        .\ap_CS_fsm_reg[1]_0 (rgb2gray_16_0_1080_1920_1_2_2_U0_n_29),
        .\ap_CS_fsm_reg[2]_0 (rgb2gray_16_0_1080_1920_1_2_2_U0_n_26),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .img0_cols_c_empty_n(img0_cols_c_empty_n),
        .img0_data_dout(img0_data_dout),
        .img0_data_empty_n(img0_data_empty_n),
        .img0_rows_c_empty_n(img0_rows_c_empty_n),
        .img1_data_full_n(img1_data_full_n),
        .p_reg_reg(rgb2gray_16_0_1080_1920_1_2_2_U0_img1_data_din),
        .rgb2gray_16_0_1080_1920_1_2_2_U0_p_src_cols_read(rgb2gray_16_0_1080_1920_1_2_2_U0_p_src_cols_read),
        .start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_full_n(start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_full_n),
        .start_for_rgb2gray_16_0_1080_1920_1_2_2_U0_empty_n(start_for_rgb2gray_16_0_1080_1920_1_2_2_U0_empty_n),
        .start_once_reg(start_once_reg_15),
        .we(we_14));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_start_for_OtsuThreshold_0_1080_1920_1_0_2_U0 start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_U
       (.ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .full_n_reg_0(OtsuThreshold_0_1080_1920_1_0_2_U0_n_17),
        .\mOutPtr_reg[0]_0 (OtsuThreshold_0_1080_1920_1_0_2_U0_n_16),
        .start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_empty_n(start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_empty_n),
        .start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_full_n(start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_full_n),
        .start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_empty_n(start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_empty_n),
        .start_once_reg(start_once_reg_7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_start_for_duplicateMat_0_1080_1920_1_2_2_2_U0 start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_U
       (.ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .\mOutPtr_reg[0]_0 (duplicateMat_0_1080_1920_1_2_2_2_U0_n_24),
        .start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_empty_n(start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_empty_n),
        .start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_full_n(start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_full_n),
        .start_for_rgb2gray_16_0_1080_1920_1_2_2_U0_empty_n(start_for_rgb2gray_16_0_1080_1920_1_2_2_U0_empty_n),
        .start_once_reg(start_once_reg_15));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_start_for_gray2rgb_0_16_1080_1920_1_2_2_U0 start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_U
       (.ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .\mOutPtr_reg[0]_0 (gray2rgb_0_16_1080_1920_1_2_2_U0_n_21),
        .otsuval_empty_n(otsuval_empty_n),
        .start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_empty_n(start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_empty_n),
        .start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_full_n(start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_full_n),
        .start_once_reg(start_once_reg_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_start_for_rgb2gray_16_0_1080_1920_1_2_2_U0 start_for_rgb2gray_16_0_1080_1920_1_2_2_U0_U
       (.CO(icmp_ln5500_fu_83_p2),
        .Q(ap_CS_fsm_state2),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .\mOutPtr_reg[1]_0 (rgb2gray_16_0_1080_1920_1_2_2_U0_n_29),
        .start_for_rgb2gray_16_0_1080_1920_1_2_2_U0_empty_n(start_for_rgb2gray_16_0_1080_1920_1_2_2_U0_empty_n),
        .start_for_rgb2gray_16_0_1080_1920_1_2_2_U0_full_n(start_for_rgb2gray_16_0_1080_1920_1_2_2_U0_full_n),
        .start_once_reg(start_once_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0 start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_U
       (.ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .\mOutPtr_reg[1]_0 (xfMat2AXIvideo_24_16_1080_1920_1_2_U0_n_22),
        .start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_empty_n(start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_empty_n),
        .start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_empty_n(start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_empty_n),
        .start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_full_n(start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_full_n),
        .start_once_reg(start_once_reg_11),
        .xfMat2AXIvideo_24_16_1080_1920_1_2_U0_ap_ready(xfMat2AXIvideo_24_16_1080_1920_1_2_U0_ap_ready));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_xfMat2AXIvideo_24_16_1080_1920_1_2_s xfMat2AXIvideo_24_16_1080_1920_1_2_U0
       (.\B_V_data_1_state_reg[0] (stream_out_TVALID),
        .\B_V_data_1_state_reg[1] (xfMat2AXIvideo_24_16_1080_1920_1_2_U0_n_18),
        .\B_V_data_1_state_reg[1]_0 (xfMat2AXIvideo_24_16_1080_1920_1_2_U0_n_21),
        .Q(ap_CS_fsm_state3_17),
        .\ap_CS_fsm_reg[3]_0 (xfMat2AXIvideo_24_16_1080_1920_1_2_U0_n_22),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .empty_n_reg(xfMat2AXIvideo_24_16_1080_1920_1_2_U0_n_17),
        .img3_data_dout(img3_data_dout),
        .img3_data_empty_n(img3_data_empty_n),
        .mOutPtr18_out(mOutPtr18_out_16),
        .\mOutPtr_reg[0] (mOutPtr_13),
        .start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_empty_n(start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_empty_n),
        .stream_out_TDATA(\^stream_out_TDATA ),
        .stream_out_TLAST(stream_out_TLAST),
        .stream_out_TREADY(stream_out_TREADY),
        .stream_out_TUSER(stream_out_TUSER),
        .we(we_8),
        .xfMat2AXIvideo_24_16_1080_1920_1_2_U0_ap_ready(xfMat2AXIvideo_24_16_1080_1920_1_2_U0_ap_ready));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat
   (grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_last_out,
    \ap_CS_fsm_reg[5] ,
    grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg,
    E,
    D,
    p_14_in,
    \ap_CS_fsm_reg[5]_0 ,
    ap_enable_reg_pp0_iter1_reg_0,
    \ap_CS_fsm_reg[8] ,
    grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg_0,
    \ap_CS_fsm_reg[5]_1 ,
    \axi_data_fu_84_reg[23]_0 ,
    \axi_last_3_fu_80_reg[0]_0 ,
    ap_clk,
    ap_rst,
    \mOutPtr_reg[0] ,
    Q,
    img0_data_full_n,
    mOutPtr,
    ap_rst_n,
    \axi_last_3_fu_80_reg[0]_1 ,
    \ap_CS_fsm_reg[5]_2 ,
    stream_in_TVALID_int_regslice,
    start_reg_124,
    \axi_data_2_fu_84_reg[23] ,
    ap_loop_init_int,
    full_n_reg,
    \axi_data_fu_84_reg[23]_1 );
  output grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_last_out;
  output \ap_CS_fsm_reg[5] ;
  output grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg;
  output [0:0]E;
  output [1:0]D;
  output p_14_in;
  output \ap_CS_fsm_reg[5]_0 ;
  output ap_enable_reg_pp0_iter1_reg_0;
  output \ap_CS_fsm_reg[8] ;
  output grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg_0;
  output \ap_CS_fsm_reg[5]_1 ;
  output [23:0]\axi_data_fu_84_reg[23]_0 ;
  input \axi_last_3_fu_80_reg[0]_0 ;
  input ap_clk;
  input ap_rst;
  input \mOutPtr_reg[0] ;
  input [1:0]Q;
  input img0_data_full_n;
  input [0:0]mOutPtr;
  input ap_rst_n;
  input \axi_last_3_fu_80_reg[0]_1 ;
  input [0:0]\ap_CS_fsm_reg[5]_2 ;
  input stream_in_TVALID_int_regslice;
  input start_reg_124;
  input \axi_data_2_fu_84_reg[23] ;
  input ap_loop_init_int;
  input full_n_reg;
  input [23:0]\axi_data_fu_84_reg[23]_1 ;

  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire \ap_CS_fsm_reg[5] ;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg[5]_1 ;
  wire [0:0]\ap_CS_fsm_reg[5]_2 ;
  wire \ap_CS_fsm_reg[8] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_loop_init_int;
  wire ap_rst;
  wire ap_rst_n;
  wire \axi_data_2_fu_84_reg[23] ;
  wire [23:0]\axi_data_fu_84_reg[23]_0 ;
  wire [23:0]\axi_data_fu_84_reg[23]_1 ;
  wire axi_last_3_fu_804_out;
  wire \axi_last_3_fu_80_reg[0]_0 ;
  wire \axi_last_3_fu_80_reg[0]_1 ;
  wire \axi_last_3_fu_80_reg_n_15_[0] ;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_38;
  wire full_n_reg;
  wire grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg;
  wire grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg_0;
  wire grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_last_out;
  wire \icmp_ln133_reg_259_reg_n_15_[0] ;
  wire img0_data_full_n;
  wire [10:0]j_10_fu_191_p2;
  wire j_fu_76;
  wire \j_fu_76_reg_n_15_[0] ;
  wire \j_fu_76_reg_n_15_[10] ;
  wire \j_fu_76_reg_n_15_[1] ;
  wire \j_fu_76_reg_n_15_[2] ;
  wire \j_fu_76_reg_n_15_[3] ;
  wire \j_fu_76_reg_n_15_[4] ;
  wire \j_fu_76_reg_n_15_[5] ;
  wire \j_fu_76_reg_n_15_[6] ;
  wire \j_fu_76_reg_n_15_[7] ;
  wire \j_fu_76_reg_n_15_[8] ;
  wire \j_fu_76_reg_n_15_[9] ;
  wire [0:0]mOutPtr;
  wire \mOutPtr[0]_i_2_n_15 ;
  wire \mOutPtr_reg[0] ;
  wire p_14_in;
  wire start_reg_124;
  wire stream_in_TVALID_int_regslice;

  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \B_V_data_1_state[1]_i_5 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\icmp_ln133_reg_259_reg_n_15_[0] ),
        .I2(img0_data_full_n),
        .O(ap_enable_reg_pp0_iter1_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_18),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \axi_data_2_fu_84[23]_i_6 
       (.I0(Q[1]),
        .I1(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_last_out),
        .I2(\axi_data_2_fu_84_reg[23] ),
        .I3(ap_loop_init_int),
        .O(\ap_CS_fsm_reg[8] ));
  FDRE \axi_data_fu_84_reg[0] 
       (.C(ap_clk),
        .CE(axi_last_3_fu_804_out),
        .D(\axi_data_fu_84_reg[23]_1 [0]),
        .Q(\axi_data_fu_84_reg[23]_0 [0]),
        .R(1'b0));
  FDRE \axi_data_fu_84_reg[10] 
       (.C(ap_clk),
        .CE(axi_last_3_fu_804_out),
        .D(\axi_data_fu_84_reg[23]_1 [10]),
        .Q(\axi_data_fu_84_reg[23]_0 [10]),
        .R(1'b0));
  FDRE \axi_data_fu_84_reg[11] 
       (.C(ap_clk),
        .CE(axi_last_3_fu_804_out),
        .D(\axi_data_fu_84_reg[23]_1 [11]),
        .Q(\axi_data_fu_84_reg[23]_0 [11]),
        .R(1'b0));
  FDRE \axi_data_fu_84_reg[12] 
       (.C(ap_clk),
        .CE(axi_last_3_fu_804_out),
        .D(\axi_data_fu_84_reg[23]_1 [12]),
        .Q(\axi_data_fu_84_reg[23]_0 [12]),
        .R(1'b0));
  FDRE \axi_data_fu_84_reg[13] 
       (.C(ap_clk),
        .CE(axi_last_3_fu_804_out),
        .D(\axi_data_fu_84_reg[23]_1 [13]),
        .Q(\axi_data_fu_84_reg[23]_0 [13]),
        .R(1'b0));
  FDRE \axi_data_fu_84_reg[14] 
       (.C(ap_clk),
        .CE(axi_last_3_fu_804_out),
        .D(\axi_data_fu_84_reg[23]_1 [14]),
        .Q(\axi_data_fu_84_reg[23]_0 [14]),
        .R(1'b0));
  FDRE \axi_data_fu_84_reg[15] 
       (.C(ap_clk),
        .CE(axi_last_3_fu_804_out),
        .D(\axi_data_fu_84_reg[23]_1 [15]),
        .Q(\axi_data_fu_84_reg[23]_0 [15]),
        .R(1'b0));
  FDRE \axi_data_fu_84_reg[16] 
       (.C(ap_clk),
        .CE(axi_last_3_fu_804_out),
        .D(\axi_data_fu_84_reg[23]_1 [16]),
        .Q(\axi_data_fu_84_reg[23]_0 [16]),
        .R(1'b0));
  FDRE \axi_data_fu_84_reg[17] 
       (.C(ap_clk),
        .CE(axi_last_3_fu_804_out),
        .D(\axi_data_fu_84_reg[23]_1 [17]),
        .Q(\axi_data_fu_84_reg[23]_0 [17]),
        .R(1'b0));
  FDRE \axi_data_fu_84_reg[18] 
       (.C(ap_clk),
        .CE(axi_last_3_fu_804_out),
        .D(\axi_data_fu_84_reg[23]_1 [18]),
        .Q(\axi_data_fu_84_reg[23]_0 [18]),
        .R(1'b0));
  FDRE \axi_data_fu_84_reg[19] 
       (.C(ap_clk),
        .CE(axi_last_3_fu_804_out),
        .D(\axi_data_fu_84_reg[23]_1 [19]),
        .Q(\axi_data_fu_84_reg[23]_0 [19]),
        .R(1'b0));
  FDRE \axi_data_fu_84_reg[1] 
       (.C(ap_clk),
        .CE(axi_last_3_fu_804_out),
        .D(\axi_data_fu_84_reg[23]_1 [1]),
        .Q(\axi_data_fu_84_reg[23]_0 [1]),
        .R(1'b0));
  FDRE \axi_data_fu_84_reg[20] 
       (.C(ap_clk),
        .CE(axi_last_3_fu_804_out),
        .D(\axi_data_fu_84_reg[23]_1 [20]),
        .Q(\axi_data_fu_84_reg[23]_0 [20]),
        .R(1'b0));
  FDRE \axi_data_fu_84_reg[21] 
       (.C(ap_clk),
        .CE(axi_last_3_fu_804_out),
        .D(\axi_data_fu_84_reg[23]_1 [21]),
        .Q(\axi_data_fu_84_reg[23]_0 [21]),
        .R(1'b0));
  FDRE \axi_data_fu_84_reg[22] 
       (.C(ap_clk),
        .CE(axi_last_3_fu_804_out),
        .D(\axi_data_fu_84_reg[23]_1 [22]),
        .Q(\axi_data_fu_84_reg[23]_0 [22]),
        .R(1'b0));
  FDRE \axi_data_fu_84_reg[23] 
       (.C(ap_clk),
        .CE(axi_last_3_fu_804_out),
        .D(\axi_data_fu_84_reg[23]_1 [23]),
        .Q(\axi_data_fu_84_reg[23]_0 [23]),
        .R(1'b0));
  FDRE \axi_data_fu_84_reg[2] 
       (.C(ap_clk),
        .CE(axi_last_3_fu_804_out),
        .D(\axi_data_fu_84_reg[23]_1 [2]),
        .Q(\axi_data_fu_84_reg[23]_0 [2]),
        .R(1'b0));
  FDRE \axi_data_fu_84_reg[3] 
       (.C(ap_clk),
        .CE(axi_last_3_fu_804_out),
        .D(\axi_data_fu_84_reg[23]_1 [3]),
        .Q(\axi_data_fu_84_reg[23]_0 [3]),
        .R(1'b0));
  FDRE \axi_data_fu_84_reg[4] 
       (.C(ap_clk),
        .CE(axi_last_3_fu_804_out),
        .D(\axi_data_fu_84_reg[23]_1 [4]),
        .Q(\axi_data_fu_84_reg[23]_0 [4]),
        .R(1'b0));
  FDRE \axi_data_fu_84_reg[5] 
       (.C(ap_clk),
        .CE(axi_last_3_fu_804_out),
        .D(\axi_data_fu_84_reg[23]_1 [5]),
        .Q(\axi_data_fu_84_reg[23]_0 [5]),
        .R(1'b0));
  FDRE \axi_data_fu_84_reg[6] 
       (.C(ap_clk),
        .CE(axi_last_3_fu_804_out),
        .D(\axi_data_fu_84_reg[23]_1 [6]),
        .Q(\axi_data_fu_84_reg[23]_0 [6]),
        .R(1'b0));
  FDRE \axi_data_fu_84_reg[7] 
       (.C(ap_clk),
        .CE(axi_last_3_fu_804_out),
        .D(\axi_data_fu_84_reg[23]_1 [7]),
        .Q(\axi_data_fu_84_reg[23]_0 [7]),
        .R(1'b0));
  FDRE \axi_data_fu_84_reg[8] 
       (.C(ap_clk),
        .CE(axi_last_3_fu_804_out),
        .D(\axi_data_fu_84_reg[23]_1 [8]),
        .Q(\axi_data_fu_84_reg[23]_0 [8]),
        .R(1'b0));
  FDRE \axi_data_fu_84_reg[9] 
       (.C(ap_clk),
        .CE(axi_last_3_fu_804_out),
        .D(\axi_data_fu_84_reg[23]_1 [9]),
        .Q(\axi_data_fu_84_reg[23]_0 [9]),
        .R(1'b0));
  FDRE \axi_last_3_fu_80_reg[0] 
       (.C(ap_clk),
        .CE(axi_last_3_fu_804_out),
        .D(\axi_last_3_fu_80_reg[0]_0 ),
        .Q(\axi_last_3_fu_80_reg_n_15_[0] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_30 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .E(E),
        .Q(Q[0]),
        .SR(flow_control_loop_pipe_sequential_init_U_n_20),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5] ),
        .\ap_CS_fsm_reg[5]_0 (\ap_CS_fsm_reg[5]_1 ),
        .\ap_CS_fsm_reg[5]_1 (\ap_CS_fsm_reg[5]_2 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(flow_control_loop_pipe_sequential_init_U_n_18),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .\axi_last_3_fu_80_reg[0] (\axi_last_3_fu_80_reg[0]_1 ),
        .full_n_reg(full_n_reg),
        .grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg),
        .grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg_0(j_fu_76),
        .grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg_1(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg_0),
        .grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg_2(axi_last_3_fu_804_out),
        .\icmp_ln133_reg_259_reg[0] (flow_control_loop_pipe_sequential_init_U_n_38),
        .img0_data_full_n(img0_data_full_n),
        .\j_fu_76_reg[10] ({\j_fu_76_reg_n_15_[10] ,\j_fu_76_reg_n_15_[9] ,\j_fu_76_reg_n_15_[8] ,\j_fu_76_reg_n_15_[7] ,\j_fu_76_reg_n_15_[6] ,\j_fu_76_reg_n_15_[5] ,\j_fu_76_reg_n_15_[4] ,\j_fu_76_reg_n_15_[3] ,\j_fu_76_reg_n_15_[2] ,\j_fu_76_reg_n_15_[1] ,\j_fu_76_reg_n_15_[0] }),
        .\j_fu_76_reg[8] (j_10_fu_191_p2),
        .\last_reg_145_reg[0] (flow_control_loop_pipe_sequential_init_U_n_17),
        .\last_reg_145_reg[0]_0 (grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_last_out),
        .\last_reg_145_reg[0]_1 (\icmp_ln133_reg_259_reg_n_15_[0] ),
        .\last_reg_145_reg[0]_2 (\axi_last_3_fu_80_reg_n_15_[0] ),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0] ),
        .\mOutPtr_reg[0]_0 (\mOutPtr[0]_i_2_n_15 ),
        .p_14_in(p_14_in),
        .start_reg_124(start_reg_124),
        .stream_in_TVALID_int_regslice(stream_in_TVALID_int_regslice));
  FDRE \icmp_ln133_reg_259_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_38),
        .Q(\icmp_ln133_reg_259_reg_n_15_[0] ),
        .R(1'b0));
  FDRE \j_fu_76_reg[0] 
       (.C(ap_clk),
        .CE(j_fu_76),
        .D(j_10_fu_191_p2[0]),
        .Q(\j_fu_76_reg_n_15_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_20));
  FDRE \j_fu_76_reg[10] 
       (.C(ap_clk),
        .CE(j_fu_76),
        .D(j_10_fu_191_p2[10]),
        .Q(\j_fu_76_reg_n_15_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_20));
  FDRE \j_fu_76_reg[1] 
       (.C(ap_clk),
        .CE(j_fu_76),
        .D(j_10_fu_191_p2[1]),
        .Q(\j_fu_76_reg_n_15_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_20));
  FDRE \j_fu_76_reg[2] 
       (.C(ap_clk),
        .CE(j_fu_76),
        .D(j_10_fu_191_p2[2]),
        .Q(\j_fu_76_reg_n_15_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_20));
  FDRE \j_fu_76_reg[3] 
       (.C(ap_clk),
        .CE(j_fu_76),
        .D(j_10_fu_191_p2[3]),
        .Q(\j_fu_76_reg_n_15_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_20));
  FDRE \j_fu_76_reg[4] 
       (.C(ap_clk),
        .CE(j_fu_76),
        .D(j_10_fu_191_p2[4]),
        .Q(\j_fu_76_reg_n_15_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_20));
  FDRE \j_fu_76_reg[5] 
       (.C(ap_clk),
        .CE(j_fu_76),
        .D(j_10_fu_191_p2[5]),
        .Q(\j_fu_76_reg_n_15_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_20));
  FDRE \j_fu_76_reg[6] 
       (.C(ap_clk),
        .CE(j_fu_76),
        .D(j_10_fu_191_p2[6]),
        .Q(\j_fu_76_reg_n_15_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_20));
  FDRE \j_fu_76_reg[7] 
       (.C(ap_clk),
        .CE(j_fu_76),
        .D(j_10_fu_191_p2[7]),
        .Q(\j_fu_76_reg_n_15_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_20));
  FDRE \j_fu_76_reg[8] 
       (.C(ap_clk),
        .CE(j_fu_76),
        .D(j_10_fu_191_p2[8]),
        .Q(\j_fu_76_reg_n_15_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_20));
  FDRE \j_fu_76_reg[9] 
       (.C(ap_clk),
        .CE(j_fu_76),
        .D(j_10_fu_191_p2[9]),
        .Q(\j_fu_76_reg_n_15_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_20));
  FDRE \last_reg_145_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_17),
        .Q(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_last_out),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    \mOutPtr[0]_i_2 
       (.I0(\icmp_ln133_reg_259_reg_n_15_[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .O(\mOutPtr[0]_i_2_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \mOutPtr[1]_i_2__0 
       (.I0(Q[0]),
        .I1(img0_data_full_n),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln133_reg_259_reg_n_15_[0] ),
        .O(\ap_CS_fsm_reg[5]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt
   (ap_loop_init_int,
    last_reg_116,
    axi_data_2_fu_841__0,
    ap_done_reg3,
    grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt_fu_195_axi_last_4_out,
    D,
    \ap_CS_fsm_reg[7] ,
    \ap_CS_fsm_reg[8] ,
    ap_rst,
    ap_clk,
    \axi_last_reg_105_reg[0]_0 ,
    Q,
    grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_last_out,
    \axi_last_4_loc_fu_92_reg[0] ,
    stream_in_TVALID_int_regslice,
    ap_rst_n,
    axi_last_4_loc_fu_92);
  output ap_loop_init_int;
  output last_reg_116;
  output axi_data_2_fu_841__0;
  output ap_done_reg3;
  output grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt_fu_195_axi_last_4_out;
  output [1:0]D;
  output \ap_CS_fsm_reg[7] ;
  output \ap_CS_fsm_reg[8] ;
  input ap_rst;
  input ap_clk;
  input \axi_last_reg_105_reg[0]_0 ;
  input [1:0]Q;
  input grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_last_out;
  input \axi_last_4_loc_fu_92_reg[0] ;
  input stream_in_TVALID_int_regslice;
  input ap_rst_n;
  input axi_last_4_loc_fu_92;

  wire [1:0]D;
  wire [1:0]Q;
  wire \ap_CS_fsm_reg[7] ;
  wire \ap_CS_fsm_reg[8] ;
  wire ap_clk;
  wire ap_done_reg3;
  wire ap_loop_init_int;
  wire ap_rst;
  wire ap_rst_n;
  wire axi_data_2_fu_841__0;
  wire axi_last_4_loc_fu_92;
  wire \axi_last_4_loc_fu_92_reg[0] ;
  wire \axi_last_reg_105_reg[0]_0 ;
  wire grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_last_out;
  wire grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt_fu_195_axi_last_4_out;
  wire last_reg_116;
  wire stream_in_TVALID_int_regslice;

  FDRE \axi_last_reg_105_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\axi_last_reg_105_reg[0]_0 ),
        .Q(last_reg_116),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_29 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .Q(Q),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .\ap_CS_fsm_reg[8] (\ap_CS_fsm_reg[8] ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(last_reg_116),
        .ap_done_reg3(ap_done_reg3),
        .ap_loop_init_int_reg_0(ap_loop_init_int),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .axi_data_2_fu_841__0(axi_data_2_fu_841__0),
        .axi_last_4_loc_fu_92(axi_last_4_loc_fu_92),
        .\axi_last_4_loc_fu_92_reg[0] (\axi_last_4_loc_fu_92_reg[0] ),
        .\axi_last_reg_105_reg[0] (grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt_fu_195_axi_last_4_out),
        .grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_last_out(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_last_out),
        .stream_in_TVALID_int_regslice(stream_in_TVALID_int_regslice));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt
   (start_reg_85,
    E,
    D,
    ap_done_reg3,
    p_2_in,
    \start_reg_85_reg[0]_0 ,
    \axi_last_4_loc_fu_92_reg[0] ,
    \ap_CS_fsm_reg[1] ,
    ap_rst,
    ap_clk,
    \start_reg_85_reg[0]_1 ,
    \ap_CS_fsm_reg[3] ,
    stream_in_TVALID_int_regslice,
    Q,
    axi_data_2_fu_841__0,
    \axi_data_2_fu_84_reg[23] ,
    \axi_data_2_fu_84_reg[23]_0 ,
    \axi_data_2_fu_84_reg[23]_1 ,
    \axi_data_2_fu_84_reg[23]_2 ,
    grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt_fu_195_axi_last_4_out,
    B_V_data_1_sel,
    ap_rst_n,
    axi_last_4_loc_fu_92,
    axi_last_2,
    stream_in_TLAST_int_regslice);
  output start_reg_85;
  output [0:0]E;
  output [23:0]D;
  output ap_done_reg3;
  output p_2_in;
  output [1:0]\start_reg_85_reg[0]_0 ;
  output \axi_last_4_loc_fu_92_reg[0] ;
  output \ap_CS_fsm_reg[1] ;
  input ap_rst;
  input ap_clk;
  input \start_reg_85_reg[0]_1 ;
  input \ap_CS_fsm_reg[3] ;
  input stream_in_TVALID_int_regslice;
  input [3:0]Q;
  input axi_data_2_fu_841__0;
  input [23:0]\axi_data_2_fu_84_reg[23] ;
  input [23:0]\axi_data_2_fu_84_reg[23]_0 ;
  input [23:0]\axi_data_2_fu_84_reg[23]_1 ;
  input \axi_data_2_fu_84_reg[23]_2 ;
  input grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt_fu_195_axi_last_4_out;
  input B_V_data_1_sel;
  input ap_rst_n;
  input axi_last_4_loc_fu_92;
  input axi_last_2;
  input stream_in_TLAST_int_regslice;

  wire B_V_data_1_sel;
  wire [23:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire ap_done_reg3;
  wire ap_rst;
  wire ap_rst_n;
  wire axi_data_2_fu_841__0;
  wire [23:0]\axi_data_2_fu_84_reg[23] ;
  wire [23:0]\axi_data_2_fu_84_reg[23]_0 ;
  wire [23:0]\axi_data_2_fu_84_reg[23]_1 ;
  wire \axi_data_2_fu_84_reg[23]_2 ;
  wire axi_last_2;
  wire axi_last_4_loc_fu_92;
  wire \axi_last_4_loc_fu_92_reg[0] ;
  wire axi_last_out;
  wire flow_control_loop_pipe_sequential_init_U_n_44;
  wire grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt_fu_195_axi_last_4_out;
  wire p_2_in;
  wire start_reg_85;
  wire [1:0]\start_reg_85_reg[0]_0 ;
  wire \start_reg_85_reg[0]_1 ;
  wire stream_in_TLAST_int_regslice;
  wire stream_in_TVALID_int_regslice;

  LUT5 #(
    .INIT(32'hACAFACA0)) 
    \axi_last_2_reg_138[0]_i_1 
       (.I0(axi_last_4_loc_fu_92),
        .I1(axi_last_out),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(axi_last_2),
        .O(\axi_last_4_loc_fu_92_reg[0] ));
  FDRE \axi_last_fu_56_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_44),
        .Q(axi_last_out),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_28 flow_control_loop_pipe_sequential_init_U
       (.B_V_data_1_sel(B_V_data_1_sel),
        .\B_V_data_1_state_reg[0] (flow_control_loop_pipe_sequential_init_U_n_44),
        .D(D),
        .E(E),
        .Q(Q[1:0]),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[3] (start_reg_85),
        .\ap_CS_fsm_reg[3]_0 (\ap_CS_fsm_reg[3] ),
        .ap_clk(ap_clk),
        .ap_done_reg3(ap_done_reg3),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .axi_data_2_fu_841__0(axi_data_2_fu_841__0),
        .\axi_data_2_fu_84_reg[23] (\axi_data_2_fu_84_reg[23] ),
        .\axi_data_2_fu_84_reg[23]_0 (\axi_data_2_fu_84_reg[23]_0 ),
        .\axi_data_2_fu_84_reg[23]_1 (\axi_data_2_fu_84_reg[23]_1 ),
        .\axi_data_2_fu_84_reg[23]_2 (\axi_data_2_fu_84_reg[23]_2 ),
        .axi_last_out(axi_last_out),
        .grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt_fu_195_axi_last_4_out(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt_fu_195_axi_last_4_out),
        .p_2_in(p_2_in),
        .\start_reg_85_reg[0] (\start_reg_85_reg[0]_0 ),
        .stream_in_TLAST_int_regslice(stream_in_TLAST_int_regslice),
        .stream_in_TVALID_int_regslice(stream_in_TVALID_int_regslice));
  FDRE \start_reg_85_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\start_reg_85_reg[0]_1 ),
        .Q(start_reg_85),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_AXIvideo2xfMat_24_16_1080_1920_1_2_s
   (\B_V_data_1_state_reg[1] ,
    start_once_reg,
    \ap_CS_fsm_reg[5]_0 ,
    ap_block_pp0_stage0_11001__0,
    Q,
    E,
    \ap_CS_fsm_reg[5]_1 ,
    AXIvideo2xfMat_24_16_1080_1920_1_2_U0_img0_cols_c_write,
    \ap_CS_fsm_reg[5]_2 ,
    ap_rst,
    ap_clk,
    \mOutPtr_reg[0] ,
    img0_data_full_n,
    mOutPtr,
    ap_rst_n,
    stream_in_TVALID,
    start_for_rgb2gray_16_0_1080_1920_1_2_2_U0_full_n,
    img0_rows_c_full_n,
    img0_cols_c_full_n,
    stream_in_TUSER,
    stream_in_TLAST,
    full_n_reg,
    stream_in_TDATA);
  output \B_V_data_1_state_reg[1] ;
  output start_once_reg;
  output \ap_CS_fsm_reg[5]_0 ;
  output ap_block_pp0_stage0_11001__0;
  output [23:0]Q;
  output [0:0]E;
  output \ap_CS_fsm_reg[5]_1 ;
  output AXIvideo2xfMat_24_16_1080_1920_1_2_U0_img0_cols_c_write;
  output \ap_CS_fsm_reg[5]_2 ;
  input ap_rst;
  input ap_clk;
  input \mOutPtr_reg[0] ;
  input img0_data_full_n;
  input [0:0]mOutPtr;
  input ap_rst_n;
  input stream_in_TVALID;
  input start_for_rgb2gray_16_0_1080_1920_1_2_2_U0_full_n;
  input img0_rows_c_full_n;
  input img0_cols_c_full_n;
  input [0:0]stream_in_TUSER;
  input [0:0]stream_in_TLAST;
  input full_n_reg;
  input [23:0]stream_in_TDATA;

  wire AXIvideo2xfMat_24_16_1080_1920_1_2_U0_img0_cols_c_write;
  wire B_V_data_1_sel;
  wire \B_V_data_1_state_reg[1] ;
  wire [0:0]E;
  wire [23:0]Q;
  wire ack_out;
  wire \ap_CS_fsm[0]_i_2__3_n_15 ;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg[5]_1 ;
  wire \ap_CS_fsm_reg[5]_2 ;
  wire \ap_CS_fsm_reg_n_15_[0] ;
  wire \ap_CS_fsm_reg_n_15_[6] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [9:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_clk;
  wire ap_done_reg3;
  wire ap_done_reg3_0;
  wire ap_rst;
  wire ap_rst_n;
  wire ap_start0;
  wire [23:0]axi_data_2;
  wire axi_data_2_fu_841__0;
  wire axi_last_2;
  wire axi_last_4_loc_fu_92;
  wire \flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ;
  wire full_n_reg;
  wire grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg_n_15;
  wire grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_last_out;
  wire grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_n_23;
  wire grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_n_24;
  wire grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_n_25;
  wire grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt_fu_195_ap_start_reg_reg_n_15;
  wire grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt_fu_195_axi_last_4_out;
  wire grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt_fu_195_n_22;
  wire grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt_fu_195_n_23;
  wire grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt_fu_148_ap_start_reg_reg_n_15;
  wire grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt_fu_148_n_16;
  wire grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt_fu_148_n_45;
  wire grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt_fu_148_n_46;
  wire [10:0]i_14_fu_235_p2;
  wire \i_fu_88[10]_i_4_n_15 ;
  wire \i_fu_88[10]_i_5_n_15 ;
  wire \i_fu_88[10]_i_6_n_15 ;
  wire [10:0]i_fu_88_reg;
  wire img0_cols_c_full_n;
  wire img0_data_full_n;
  wire img0_rows_c_full_n;
  wire last_reg_116;
  wire [0:0]mOutPtr;
  wire \mOutPtr_reg[0] ;
  wire [23:0]p_0_in;
  wire p_14_in;
  wire [23:0]p_1_in;
  wire p_2_in;
  wire regslice_both_stream_in_V_data_V_U_n_43;
  wire regslice_both_stream_in_V_data_V_U_n_44;
  wire regslice_both_stream_in_V_data_V_U_n_45;
  wire regslice_both_stream_in_V_data_V_U_n_46;
  wire regslice_both_stream_in_V_data_V_U_n_47;
  wire regslice_both_stream_in_V_data_V_U_n_48;
  wire regslice_both_stream_in_V_data_V_U_n_49;
  wire regslice_both_stream_in_V_data_V_U_n_50;
  wire regslice_both_stream_in_V_data_V_U_n_51;
  wire regslice_both_stream_in_V_data_V_U_n_52;
  wire regslice_both_stream_in_V_data_V_U_n_53;
  wire regslice_both_stream_in_V_data_V_U_n_54;
  wire regslice_both_stream_in_V_data_V_U_n_55;
  wire regslice_both_stream_in_V_data_V_U_n_56;
  wire regslice_both_stream_in_V_data_V_U_n_57;
  wire regslice_both_stream_in_V_data_V_U_n_58;
  wire regslice_both_stream_in_V_data_V_U_n_59;
  wire regslice_both_stream_in_V_data_V_U_n_60;
  wire regslice_both_stream_in_V_data_V_U_n_61;
  wire regslice_both_stream_in_V_data_V_U_n_62;
  wire regslice_both_stream_in_V_data_V_U_n_63;
  wire regslice_both_stream_in_V_data_V_U_n_64;
  wire regslice_both_stream_in_V_data_V_U_n_65;
  wire regslice_both_stream_in_V_data_V_U_n_66;
  wire regslice_both_stream_in_V_data_V_U_n_67;
  wire regslice_both_stream_in_V_data_V_U_n_68;
  wire regslice_both_stream_in_V_data_V_U_n_69;
  wire regslice_both_stream_in_V_data_V_U_n_70;
  wire regslice_both_stream_in_V_data_V_U_n_71;
  wire regslice_both_stream_in_V_data_V_U_n_72;
  wire regslice_both_stream_in_V_data_V_U_n_73;
  wire regslice_both_stream_in_V_data_V_U_n_74;
  wire regslice_both_stream_in_V_data_V_U_n_75;
  wire regslice_both_stream_in_V_data_V_U_n_76;
  wire regslice_both_stream_in_V_data_V_U_n_77;
  wire regslice_both_stream_in_V_data_V_U_n_78;
  wire regslice_both_stream_in_V_data_V_U_n_79;
  wire regslice_both_stream_in_V_data_V_U_n_80;
  wire regslice_both_stream_in_V_data_V_U_n_81;
  wire regslice_both_stream_in_V_data_V_U_n_82;
  wire regslice_both_stream_in_V_data_V_U_n_83;
  wire regslice_both_stream_in_V_data_V_U_n_84;
  wire regslice_both_stream_in_V_data_V_U_n_85;
  wire regslice_both_stream_in_V_data_V_U_n_86;
  wire regslice_both_stream_in_V_data_V_U_n_87;
  wire regslice_both_stream_in_V_data_V_U_n_88;
  wire regslice_both_stream_in_V_data_V_U_n_89;
  wire regslice_both_stream_in_V_data_V_U_n_90;
  wire regslice_both_stream_in_V_last_V_U_n_16;
  wire regslice_both_stream_in_V_last_V_U_n_17;
  wire regslice_both_stream_in_V_user_V_U_n_15;
  wire start_for_rgb2gray_16_0_1080_1920_1_2_2_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1_n_15;
  wire start_reg_124;
  wire \start_reg_124[0]_i_1_n_15 ;
  wire start_reg_85;
  wire [23:0]stream_in_TDATA;
  wire [0:0]stream_in_TLAST;
  wire stream_in_TLAST_int_regslice;
  wire [0:0]stream_in_TUSER;
  wire stream_in_TVALID;
  wire stream_in_TVALID_int_regslice;

  LUT6 #(
    .INIT(64'h2A2A2AAAFFFFFFFF)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(\ap_CS_fsm_reg_n_15_[0] ),
        .I1(img0_cols_c_full_n),
        .I2(img0_rows_c_full_n),
        .I3(start_once_reg),
        .I4(start_for_rgb2gray_16_0_1080_1920_1_2_2_U0_full_n),
        .I5(\ap_CS_fsm[0]_i_2__3_n_15 ),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hFFFFFFF7FFFFFFFF)) 
    \ap_CS_fsm[0]_i_2__3 
       (.I0(\i_fu_88[10]_i_4_n_15 ),
        .I1(\i_fu_88[10]_i_5_n_15 ),
        .I2(i_fu_88_reg[0]),
        .I3(i_fu_88_reg[1]),
        .I4(i_fu_88_reg[2]),
        .I5(ap_CS_fsm_state5),
        .O(\ap_CS_fsm[0]_i_2__3_n_15 ));
  LUT5 #(
    .INIT(32'hE0000000)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(start_for_rgb2gray_16_0_1080_1920_1_2_2_U0_full_n),
        .I1(start_once_reg),
        .I2(img0_rows_c_full_n),
        .I3(img0_cols_c_full_n),
        .I4(\ap_CS_fsm_reg_n_15_[0] ),
        .O(ap_NS_fsm[1]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(ap_CS_fsm_state10),
        .O(ap_NS_fsm[4]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_15_[0] ),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(\ap_CS_fsm_reg_n_15_[6] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_15_[6] ),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst));
  FDRE \axi_data_2_fu_84_reg[0] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt_fu_148_n_16),
        .D(p_1_in[0]),
        .Q(axi_data_2[0]),
        .R(1'b0));
  FDRE \axi_data_2_fu_84_reg[10] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt_fu_148_n_16),
        .D(p_1_in[10]),
        .Q(axi_data_2[10]),
        .R(1'b0));
  FDRE \axi_data_2_fu_84_reg[11] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt_fu_148_n_16),
        .D(p_1_in[11]),
        .Q(axi_data_2[11]),
        .R(1'b0));
  FDRE \axi_data_2_fu_84_reg[12] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt_fu_148_n_16),
        .D(p_1_in[12]),
        .Q(axi_data_2[12]),
        .R(1'b0));
  FDRE \axi_data_2_fu_84_reg[13] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt_fu_148_n_16),
        .D(p_1_in[13]),
        .Q(axi_data_2[13]),
        .R(1'b0));
  FDRE \axi_data_2_fu_84_reg[14] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt_fu_148_n_16),
        .D(p_1_in[14]),
        .Q(axi_data_2[14]),
        .R(1'b0));
  FDRE \axi_data_2_fu_84_reg[15] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt_fu_148_n_16),
        .D(p_1_in[15]),
        .Q(axi_data_2[15]),
        .R(1'b0));
  FDRE \axi_data_2_fu_84_reg[16] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt_fu_148_n_16),
        .D(p_1_in[16]),
        .Q(axi_data_2[16]),
        .R(1'b0));
  FDRE \axi_data_2_fu_84_reg[17] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt_fu_148_n_16),
        .D(p_1_in[17]),
        .Q(axi_data_2[17]),
        .R(1'b0));
  FDRE \axi_data_2_fu_84_reg[18] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt_fu_148_n_16),
        .D(p_1_in[18]),
        .Q(axi_data_2[18]),
        .R(1'b0));
  FDRE \axi_data_2_fu_84_reg[19] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt_fu_148_n_16),
        .D(p_1_in[19]),
        .Q(axi_data_2[19]),
        .R(1'b0));
  FDRE \axi_data_2_fu_84_reg[1] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt_fu_148_n_16),
        .D(p_1_in[1]),
        .Q(axi_data_2[1]),
        .R(1'b0));
  FDRE \axi_data_2_fu_84_reg[20] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt_fu_148_n_16),
        .D(p_1_in[20]),
        .Q(axi_data_2[20]),
        .R(1'b0));
  FDRE \axi_data_2_fu_84_reg[21] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt_fu_148_n_16),
        .D(p_1_in[21]),
        .Q(axi_data_2[21]),
        .R(1'b0));
  FDRE \axi_data_2_fu_84_reg[22] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt_fu_148_n_16),
        .D(p_1_in[22]),
        .Q(axi_data_2[22]),
        .R(1'b0));
  FDRE \axi_data_2_fu_84_reg[23] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt_fu_148_n_16),
        .D(p_1_in[23]),
        .Q(axi_data_2[23]),
        .R(1'b0));
  FDRE \axi_data_2_fu_84_reg[2] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt_fu_148_n_16),
        .D(p_1_in[2]),
        .Q(axi_data_2[2]),
        .R(1'b0));
  FDRE \axi_data_2_fu_84_reg[3] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt_fu_148_n_16),
        .D(p_1_in[3]),
        .Q(axi_data_2[3]),
        .R(1'b0));
  FDRE \axi_data_2_fu_84_reg[4] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt_fu_148_n_16),
        .D(p_1_in[4]),
        .Q(axi_data_2[4]),
        .R(1'b0));
  FDRE \axi_data_2_fu_84_reg[5] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt_fu_148_n_16),
        .D(p_1_in[5]),
        .Q(axi_data_2[5]),
        .R(1'b0));
  FDRE \axi_data_2_fu_84_reg[6] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt_fu_148_n_16),
        .D(p_1_in[6]),
        .Q(axi_data_2[6]),
        .R(1'b0));
  FDRE \axi_data_2_fu_84_reg[7] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt_fu_148_n_16),
        .D(p_1_in[7]),
        .Q(axi_data_2[7]),
        .R(1'b0));
  FDRE \axi_data_2_fu_84_reg[8] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt_fu_148_n_16),
        .D(p_1_in[8]),
        .Q(axi_data_2[8]),
        .R(1'b0));
  FDRE \axi_data_2_fu_84_reg[9] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt_fu_148_n_16),
        .D(p_1_in[9]),
        .Q(axi_data_2[9]),
        .R(1'b0));
  FDRE \axi_last_2_reg_138_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt_fu_148_n_45),
        .Q(axi_last_2),
        .R(1'b0));
  FDRE \axi_last_4_loc_fu_92_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt_fu_195_n_23),
        .Q(axi_last_4_loc_fu_92),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168
       (.D(ap_NS_fsm[6:5]),
        .E(E),
        .Q({ap_CS_fsm_state9,ap_CS_fsm_state6}),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5]_0 ),
        .\ap_CS_fsm_reg[5]_0 (\ap_CS_fsm_reg[5]_1 ),
        .\ap_CS_fsm_reg[5]_1 (\ap_CS_fsm_reg[5]_2 ),
        .\ap_CS_fsm_reg[5]_2 (ap_start0),
        .\ap_CS_fsm_reg[8] (grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_n_24),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_n_23),
        .ap_loop_init_int(\flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .\axi_data_2_fu_84_reg[23] (grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt_fu_195_ap_start_reg_reg_n_15),
        .\axi_data_fu_84_reg[23]_0 (Q),
        .\axi_data_fu_84_reg[23]_1 (p_0_in),
        .\axi_last_3_fu_80_reg[0]_0 (regslice_both_stream_in_V_last_V_U_n_17),
        .\axi_last_3_fu_80_reg[0]_1 (grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg_n_15),
        .full_n_reg(full_n_reg),
        .grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg(ap_block_pp0_stage0_11001__0),
        .grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg_0(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_n_25),
        .grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_last_out(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_last_out),
        .img0_data_full_n(img0_data_full_n),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0] ),
        .p_14_in(p_14_in),
        .start_reg_124(start_reg_124),
        .stream_in_TVALID_int_regslice(stream_in_TVALID_int_regslice));
  FDRE #(
    .INIT(1'b0)) 
    grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_n_25),
        .Q(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg_n_15),
        .R(ap_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt_fu_195
       (.D(ap_NS_fsm[9:8]),
        .Q({ap_CS_fsm_state9,ap_CS_fsm_state8}),
        .\ap_CS_fsm_reg[7] (grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt_fu_195_n_22),
        .\ap_CS_fsm_reg[8] (grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt_fu_195_n_23),
        .ap_clk(ap_clk),
        .ap_done_reg3(ap_done_reg3),
        .ap_loop_init_int(\flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .axi_data_2_fu_841__0(axi_data_2_fu_841__0),
        .axi_last_4_loc_fu_92(axi_last_4_loc_fu_92),
        .\axi_last_4_loc_fu_92_reg[0] (grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt_fu_195_ap_start_reg_reg_n_15),
        .\axi_last_reg_105_reg[0]_0 (regslice_both_stream_in_V_last_V_U_n_16),
        .grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_last_out(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_last_out),
        .grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt_fu_195_axi_last_4_out(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt_fu_195_axi_last_4_out),
        .last_reg_116(last_reg_116),
        .stream_in_TVALID_int_regslice(stream_in_TVALID_int_regslice));
  FDRE #(
    .INIT(1'b0)) 
    grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt_fu_195_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt_fu_195_n_22),
        .Q(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt_fu_195_ap_start_reg_reg_n_15),
        .R(ap_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt_fu_148
       (.B_V_data_1_sel(B_V_data_1_sel),
        .D(p_1_in),
        .E(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt_fu_148_n_16),
        .Q({ap_CS_fsm_state10,ap_CS_fsm_state4,ap_CS_fsm_state3,ap_CS_fsm_state2}),
        .\ap_CS_fsm_reg[1] (grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt_fu_148_n_46),
        .\ap_CS_fsm_reg[3] (grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt_fu_148_ap_start_reg_reg_n_15),
        .ap_clk(ap_clk),
        .ap_done_reg3(ap_done_reg3_0),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .axi_data_2_fu_841__0(axi_data_2_fu_841__0),
        .\axi_data_2_fu_84_reg[23] ({regslice_both_stream_in_V_data_V_U_n_43,regslice_both_stream_in_V_data_V_U_n_44,regslice_both_stream_in_V_data_V_U_n_45,regslice_both_stream_in_V_data_V_U_n_46,regslice_both_stream_in_V_data_V_U_n_47,regslice_both_stream_in_V_data_V_U_n_48,regslice_both_stream_in_V_data_V_U_n_49,regslice_both_stream_in_V_data_V_U_n_50,regslice_both_stream_in_V_data_V_U_n_51,regslice_both_stream_in_V_data_V_U_n_52,regslice_both_stream_in_V_data_V_U_n_53,regslice_both_stream_in_V_data_V_U_n_54,regslice_both_stream_in_V_data_V_U_n_55,regslice_both_stream_in_V_data_V_U_n_56,regslice_both_stream_in_V_data_V_U_n_57,regslice_both_stream_in_V_data_V_U_n_58,regslice_both_stream_in_V_data_V_U_n_59,regslice_both_stream_in_V_data_V_U_n_60,regslice_both_stream_in_V_data_V_U_n_61,regslice_both_stream_in_V_data_V_U_n_62,regslice_both_stream_in_V_data_V_U_n_63,regslice_both_stream_in_V_data_V_U_n_64,regslice_both_stream_in_V_data_V_U_n_65,regslice_both_stream_in_V_data_V_U_n_66}),
        .\axi_data_2_fu_84_reg[23]_0 ({regslice_both_stream_in_V_data_V_U_n_67,regslice_both_stream_in_V_data_V_U_n_68,regslice_both_stream_in_V_data_V_U_n_69,regslice_both_stream_in_V_data_V_U_n_70,regslice_both_stream_in_V_data_V_U_n_71,regslice_both_stream_in_V_data_V_U_n_72,regslice_both_stream_in_V_data_V_U_n_73,regslice_both_stream_in_V_data_V_U_n_74,regslice_both_stream_in_V_data_V_U_n_75,regslice_both_stream_in_V_data_V_U_n_76,regslice_both_stream_in_V_data_V_U_n_77,regslice_both_stream_in_V_data_V_U_n_78,regslice_both_stream_in_V_data_V_U_n_79,regslice_both_stream_in_V_data_V_U_n_80,regslice_both_stream_in_V_data_V_U_n_81,regslice_both_stream_in_V_data_V_U_n_82,regslice_both_stream_in_V_data_V_U_n_83,regslice_both_stream_in_V_data_V_U_n_84,regslice_both_stream_in_V_data_V_U_n_85,regslice_both_stream_in_V_data_V_U_n_86,regslice_both_stream_in_V_data_V_U_n_87,regslice_both_stream_in_V_data_V_U_n_88,regslice_both_stream_in_V_data_V_U_n_89,regslice_both_stream_in_V_data_V_U_n_90}),
        .\axi_data_2_fu_84_reg[23]_1 (Q),
        .\axi_data_2_fu_84_reg[23]_2 (grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_n_24),
        .axi_last_2(axi_last_2),
        .axi_last_4_loc_fu_92(axi_last_4_loc_fu_92),
        .\axi_last_4_loc_fu_92_reg[0] (grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt_fu_148_n_45),
        .grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt_fu_195_axi_last_4_out(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt_fu_195_axi_last_4_out),
        .p_2_in(p_2_in),
        .start_reg_85(start_reg_85),
        .\start_reg_85_reg[0]_0 (ap_NS_fsm[3:2]),
        .\start_reg_85_reg[0]_1 (regslice_both_stream_in_V_user_V_U_n_15),
        .stream_in_TLAST_int_regslice(stream_in_TLAST_int_regslice),
        .stream_in_TVALID_int_regslice(stream_in_TVALID_int_regslice));
  FDRE #(
    .INIT(1'b0)) 
    grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt_fu_148_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt_fu_148_n_46),
        .Q(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt_fu_148_ap_start_reg_reg_n_15),
        .R(ap_rst));
  LUT1 #(
    .INIT(2'h1)) 
    \i_fu_88[0]_i_1 
       (.I0(i_fu_88_reg[0]),
        .O(i_14_fu_235_p2[0]));
  LUT5 #(
    .INIT(32'h80808000)) 
    \i_fu_88[10]_i_1 
       (.I0(\ap_CS_fsm_reg_n_15_[0] ),
        .I1(img0_cols_c_full_n),
        .I2(img0_rows_c_full_n),
        .I3(start_once_reg),
        .I4(start_for_rgb2gray_16_0_1080_1920_1_2_2_U0_full_n),
        .O(AXIvideo2xfMat_24_16_1080_1920_1_2_U0_img0_cols_c_write));
  LUT6 #(
    .INIT(64'hFFFFFFF700000000)) 
    \i_fu_88[10]_i_2 
       (.I0(\i_fu_88[10]_i_4_n_15 ),
        .I1(\i_fu_88[10]_i_5_n_15 ),
        .I2(i_fu_88_reg[0]),
        .I3(i_fu_88_reg[1]),
        .I4(i_fu_88_reg[2]),
        .I5(ap_CS_fsm_state5),
        .O(ap_start0));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \i_fu_88[10]_i_3 
       (.I0(i_fu_88_reg[9]),
        .I1(i_fu_88_reg[7]),
        .I2(\i_fu_88[10]_i_6_n_15 ),
        .I3(i_fu_88_reg[6]),
        .I4(i_fu_88_reg[8]),
        .I5(i_fu_88_reg[10]),
        .O(i_14_fu_235_p2[10]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \i_fu_88[10]_i_4 
       (.I0(i_fu_88_reg[6]),
        .I1(i_fu_88_reg[5]),
        .I2(i_fu_88_reg[4]),
        .I3(i_fu_88_reg[3]),
        .O(\i_fu_88[10]_i_4_n_15 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \i_fu_88[10]_i_5 
       (.I0(i_fu_88_reg[9]),
        .I1(i_fu_88_reg[10]),
        .I2(i_fu_88_reg[8]),
        .I3(i_fu_88_reg[7]),
        .O(\i_fu_88[10]_i_5_n_15 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \i_fu_88[10]_i_6 
       (.I0(i_fu_88_reg[2]),
        .I1(i_fu_88_reg[0]),
        .I2(i_fu_88_reg[1]),
        .I3(i_fu_88_reg[3]),
        .I4(i_fu_88_reg[4]),
        .I5(i_fu_88_reg[5]),
        .O(\i_fu_88[10]_i_6_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_fu_88[1]_i_1 
       (.I0(i_fu_88_reg[0]),
        .I1(i_fu_88_reg[1]),
        .O(i_14_fu_235_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_fu_88[2]_i_1 
       (.I0(i_fu_88_reg[1]),
        .I1(i_fu_88_reg[0]),
        .I2(i_fu_88_reg[2]),
        .O(i_14_fu_235_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_fu_88[3]_i_1 
       (.I0(i_fu_88_reg[2]),
        .I1(i_fu_88_reg[0]),
        .I2(i_fu_88_reg[1]),
        .I3(i_fu_88_reg[3]),
        .O(i_14_fu_235_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_fu_88[4]_i_1 
       (.I0(i_fu_88_reg[3]),
        .I1(i_fu_88_reg[1]),
        .I2(i_fu_88_reg[0]),
        .I3(i_fu_88_reg[2]),
        .I4(i_fu_88_reg[4]),
        .O(i_14_fu_235_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_fu_88[5]_i_1 
       (.I0(i_fu_88_reg[2]),
        .I1(i_fu_88_reg[0]),
        .I2(i_fu_88_reg[1]),
        .I3(i_fu_88_reg[3]),
        .I4(i_fu_88_reg[4]),
        .I5(i_fu_88_reg[5]),
        .O(i_14_fu_235_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \i_fu_88[6]_i_1 
       (.I0(\i_fu_88[10]_i_6_n_15 ),
        .I1(i_fu_88_reg[6]),
        .O(i_14_fu_235_p2[6]));
  LUT3 #(
    .INIT(8'hD2)) 
    \i_fu_88[7]_i_1 
       (.I0(i_fu_88_reg[6]),
        .I1(\i_fu_88[10]_i_6_n_15 ),
        .I2(i_fu_88_reg[7]),
        .O(i_14_fu_235_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \i_fu_88[8]_i_1 
       (.I0(i_fu_88_reg[7]),
        .I1(\i_fu_88[10]_i_6_n_15 ),
        .I2(i_fu_88_reg[6]),
        .I3(i_fu_88_reg[8]),
        .O(i_14_fu_235_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \i_fu_88[9]_i_1 
       (.I0(i_fu_88_reg[8]),
        .I1(i_fu_88_reg[6]),
        .I2(\i_fu_88[10]_i_6_n_15 ),
        .I3(i_fu_88_reg[7]),
        .I4(i_fu_88_reg[9]),
        .O(i_14_fu_235_p2[9]));
  FDRE \i_fu_88_reg[0] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(i_14_fu_235_p2[0]),
        .Q(i_fu_88_reg[0]),
        .R(AXIvideo2xfMat_24_16_1080_1920_1_2_U0_img0_cols_c_write));
  FDRE \i_fu_88_reg[10] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(i_14_fu_235_p2[10]),
        .Q(i_fu_88_reg[10]),
        .R(AXIvideo2xfMat_24_16_1080_1920_1_2_U0_img0_cols_c_write));
  FDRE \i_fu_88_reg[1] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(i_14_fu_235_p2[1]),
        .Q(i_fu_88_reg[1]),
        .R(AXIvideo2xfMat_24_16_1080_1920_1_2_U0_img0_cols_c_write));
  FDRE \i_fu_88_reg[2] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(i_14_fu_235_p2[2]),
        .Q(i_fu_88_reg[2]),
        .R(AXIvideo2xfMat_24_16_1080_1920_1_2_U0_img0_cols_c_write));
  FDRE \i_fu_88_reg[3] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(i_14_fu_235_p2[3]),
        .Q(i_fu_88_reg[3]),
        .R(AXIvideo2xfMat_24_16_1080_1920_1_2_U0_img0_cols_c_write));
  FDRE \i_fu_88_reg[4] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(i_14_fu_235_p2[4]),
        .Q(i_fu_88_reg[4]),
        .R(AXIvideo2xfMat_24_16_1080_1920_1_2_U0_img0_cols_c_write));
  FDRE \i_fu_88_reg[5] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(i_14_fu_235_p2[5]),
        .Q(i_fu_88_reg[5]),
        .R(AXIvideo2xfMat_24_16_1080_1920_1_2_U0_img0_cols_c_write));
  FDRE \i_fu_88_reg[6] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(i_14_fu_235_p2[6]),
        .Q(i_fu_88_reg[6]),
        .R(AXIvideo2xfMat_24_16_1080_1920_1_2_U0_img0_cols_c_write));
  FDRE \i_fu_88_reg[7] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(i_14_fu_235_p2[7]),
        .Q(i_fu_88_reg[7]),
        .R(AXIvideo2xfMat_24_16_1080_1920_1_2_U0_img0_cols_c_write));
  FDRE \i_fu_88_reg[8] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(i_14_fu_235_p2[8]),
        .Q(i_fu_88_reg[8]),
        .R(AXIvideo2xfMat_24_16_1080_1920_1_2_U0_img0_cols_c_write));
  FDRE \i_fu_88_reg[9] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(i_14_fu_235_p2[9]),
        .Q(i_fu_88_reg[9]),
        .R(AXIvideo2xfMat_24_16_1080_1920_1_2_U0_img0_cols_c_write));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_regslice_both_25 regslice_both_stream_in_V_data_V_U
       (.\B_V_data_1_payload_A_reg[23]_0 ({regslice_both_stream_in_V_data_V_U_n_43,regslice_both_stream_in_V_data_V_U_n_44,regslice_both_stream_in_V_data_V_U_n_45,regslice_both_stream_in_V_data_V_U_n_46,regslice_both_stream_in_V_data_V_U_n_47,regslice_both_stream_in_V_data_V_U_n_48,regslice_both_stream_in_V_data_V_U_n_49,regslice_both_stream_in_V_data_V_U_n_50,regslice_both_stream_in_V_data_V_U_n_51,regslice_both_stream_in_V_data_V_U_n_52,regslice_both_stream_in_V_data_V_U_n_53,regslice_both_stream_in_V_data_V_U_n_54,regslice_both_stream_in_V_data_V_U_n_55,regslice_both_stream_in_V_data_V_U_n_56,regslice_both_stream_in_V_data_V_U_n_57,regslice_both_stream_in_V_data_V_U_n_58,regslice_both_stream_in_V_data_V_U_n_59,regslice_both_stream_in_V_data_V_U_n_60,regslice_both_stream_in_V_data_V_U_n_61,regslice_both_stream_in_V_data_V_U_n_62,regslice_both_stream_in_V_data_V_U_n_63,regslice_both_stream_in_V_data_V_U_n_64,regslice_both_stream_in_V_data_V_U_n_65,regslice_both_stream_in_V_data_V_U_n_66}),
        .\B_V_data_1_payload_B_reg[23]_0 ({regslice_both_stream_in_V_data_V_U_n_67,regslice_both_stream_in_V_data_V_U_n_68,regslice_both_stream_in_V_data_V_U_n_69,regslice_both_stream_in_V_data_V_U_n_70,regslice_both_stream_in_V_data_V_U_n_71,regslice_both_stream_in_V_data_V_U_n_72,regslice_both_stream_in_V_data_V_U_n_73,regslice_both_stream_in_V_data_V_U_n_74,regslice_both_stream_in_V_data_V_U_n_75,regslice_both_stream_in_V_data_V_U_n_76,regslice_both_stream_in_V_data_V_U_n_77,regslice_both_stream_in_V_data_V_U_n_78,regslice_both_stream_in_V_data_V_U_n_79,regslice_both_stream_in_V_data_V_U_n_80,regslice_both_stream_in_V_data_V_U_n_81,regslice_both_stream_in_V_data_V_U_n_82,regslice_both_stream_in_V_data_V_U_n_83,regslice_both_stream_in_V_data_V_U_n_84,regslice_both_stream_in_V_data_V_U_n_85,regslice_both_stream_in_V_data_V_U_n_86,regslice_both_stream_in_V_data_V_U_n_87,regslice_both_stream_in_V_data_V_U_n_88,regslice_both_stream_in_V_data_V_U_n_89,regslice_both_stream_in_V_data_V_U_n_90}),
        .B_V_data_1_sel(B_V_data_1_sel),
        .\B_V_data_1_state[1]_i_3_0 (grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt_fu_195_ap_start_reg_reg_n_15),
        .\B_V_data_1_state[1]_i_4_0 (grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt_fu_148_ap_start_reg_reg_n_15),
        .\B_V_data_1_state_reg[1]_0 (\B_V_data_1_state_reg[1] ),
        .\B_V_data_1_state_reg[1]_1 (grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_n_23),
        .Q({ap_CS_fsm_state9,ap_CS_fsm_state6,ap_CS_fsm_state3}),
        .ack_out(ack_out),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .\axi_data_fu_84_reg[23] (grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg_n_15),
        .\axi_data_fu_84_reg[23]_0 (axi_data_2),
        .grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg(p_0_in),
        .grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt_fu_195_axi_last_4_out(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt_fu_195_axi_last_4_out),
        .p_14_in(p_14_in),
        .p_2_in(p_2_in),
        .stream_in_TDATA(stream_in_TDATA),
        .stream_in_TVALID(stream_in_TVALID),
        .stream_in_TVALID_int_regslice(stream_in_TVALID_int_regslice));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_regslice_both__parameterized3_26 regslice_both_stream_in_V_last_V_U
       (.\B_V_data_1_payload_B_reg[0]_0 (regslice_both_stream_in_V_last_V_U_n_16),
        .ack_out(ack_out),
        .ap_clk(ap_clk),
        .ap_done_reg3(ap_done_reg3),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .axi_last_2(axi_last_2),
        .\axi_last_3_fu_80_reg[0] (grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg_n_15),
        .grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg(regslice_both_stream_in_V_last_V_U_n_17),
        .grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt_fu_195_axi_last_4_out(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt_fu_195_axi_last_4_out),
        .last_reg_116(last_reg_116),
        .p_14_in(p_14_in),
        .stream_in_TLAST(stream_in_TLAST),
        .stream_in_TLAST_int_regslice(stream_in_TLAST_int_regslice),
        .stream_in_TVALID(stream_in_TVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_regslice_both__parameterized3_27 regslice_both_stream_in_V_user_V_U
       (.\B_V_data_1_payload_B_reg[0]_0 (regslice_both_stream_in_V_user_V_U_n_15),
        .ack_out(ack_out),
        .ap_clk(ap_clk),
        .ap_done_reg3(ap_done_reg3_0),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .p_2_in(p_2_in),
        .start_reg_85(start_reg_85),
        .stream_in_TUSER(stream_in_TUSER),
        .stream_in_TVALID(stream_in_TVALID));
  LUT3 #(
    .INIT(8'hE0)) 
    start_once_reg_i_1
       (.I0(start_once_reg),
        .I1(start_for_rgb2gray_16_0_1080_1920_1_2_2_U0_full_n),
        .I2(\ap_CS_fsm[0]_i_2__3_n_15 ),
        .O(start_once_reg_i_1_n_15));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1_n_15),
        .Q(start_once_reg),
        .R(ap_rst));
  LUT3 #(
    .INIT(8'h0E)) 
    \start_reg_124[0]_i_1 
       (.I0(start_reg_124),
        .I1(ap_CS_fsm_state4),
        .I2(ap_CS_fsm_state10),
        .O(\start_reg_124[0]_i_1_n_15 ));
  FDRE \start_reg_124_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\start_reg_124[0]_i_1_n_15 ),
        .Q(start_reg_124),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_Inverse
   (DOADO,
    D,
    \sub_ln3003_reg_427_pp0_iter2_reg_reg[5]_0 ,
    grp_Inverse_fu_81_ap_return_1,
    icmp_ln53_fu_171_p2,
    icmp_ln56_fu_195_p2,
    ap_clk,
    ap_enable_reg_pp0_iter2,
    Q,
    ap_enable_reg_pp0_iter2_reg_0,
    ap_enable_reg_pp0_iter1_reg_0,
    x_sel_fu_171_p3,
    \icmp_ln2991_reg_407_reg[0]_0 ,
    \icmp_ln2993_reg_412_reg[0]_0 ,
    \icmp_ln2995_reg_417_reg[0]_0 ,
    p_0_in,
    p_1_in,
    p_2_in,
    grp_Inverse_fu_81_p_din1);
  output [15:0]DOADO;
  output [13:0]D;
  output [5:0]\sub_ln3003_reg_427_pp0_iter2_reg_reg[5]_0 ;
  output [5:0]grp_Inverse_fu_81_ap_return_1;
  output icmp_ln53_fu_171_p2;
  output icmp_ln56_fu_195_p2;
  input ap_clk;
  input ap_enable_reg_pp0_iter2;
  input [1:0]Q;
  input ap_enable_reg_pp0_iter2_reg_0;
  input ap_enable_reg_pp0_iter1_reg_0;
  input [0:0]x_sel_fu_171_p3;
  input \icmp_ln2991_reg_407_reg[0]_0 ;
  input \icmp_ln2993_reg_412_reg[0]_0 ;
  input \icmp_ln2995_reg_417_reg[0]_0 ;
  input p_0_in;
  input p_1_in;
  input p_2_in;
  input [14:0]grp_Inverse_fu_81_p_din1;

  wire [13:0]D;
  wire [15:0]DOADO;
  wire [4:4]M;
  wire [4:4]M_read_reg_376;
  wire [1:0]Q;
  wire [4:0]add_ln3000_fu_312_p2;
  wire [4:0]add_ln3000_reg_422;
  wire \add_ln3000_reg_422[1]_i_1_n_15 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_0;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire [5:0]grp_Inverse_fu_81_ap_return_1;
  wire [14:0]grp_Inverse_fu_81_p_din1;
  wire icmp_ln2970_reg_386;
  wire icmp_ln2973_reg_396;
  wire icmp_ln2976_reg_391;
  wire \icmp_ln2991_reg_407_reg[0]_0 ;
  wire \icmp_ln2991_reg_407_reg_n_15_[0] ;
  wire \icmp_ln2993_reg_412_reg[0]_0 ;
  wire \icmp_ln2993_reg_412_reg_n_15_[0] ;
  wire \icmp_ln2995_reg_417_reg[0]_0 ;
  wire \icmp_ln2995_reg_417_reg_n_15_[0] ;
  wire icmp_ln53_fu_171_p2;
  wire icmp_ln56_fu_195_p2;
  wire p_0_in;
  wire p_1_in;
  wire p_2_in;
  wire q0_reg_i_11_n_15;
  wire q0_reg_i_12_n_15;
  wire q0_reg_i_13_n_15;
  wire q0_reg_i_14_n_15;
  wire q0_reg_i_15_n_15;
  wire q0_reg_i_16_n_15;
  wire q0_reg_i_17_n_15;
  wire q0_reg_i_18_n_15;
  wire q0_reg_i_19_n_15;
  wire q0_reg_i_20_n_15;
  wire q0_reg_i_21_n_15;
  wire q0_reg_i_22_n_15;
  wire q0_reg_i_23_n_15;
  wire q0_reg_i_24_n_15;
  wire q0_reg_i_25_n_15;
  wire q0_reg_i_26_n_15;
  wire q0_reg_i_27_n_15;
  wire [5:0]sub_ln3003_fu_324_p2;
  wire [5:0]sub_ln3003_reg_427;
  wire \sub_ln3003_reg_427[1]_i_1_n_15 ;
  wire [5:0]\sub_ln3003_reg_427_pp0_iter2_reg_reg[5]_0 ;
  wire tmp_reg_401;
  wire [14:0]x_read_reg_381;
  wire [14:0]x_read_reg_381_pp0_iter1_reg;
  wire [0:0]x_sel_fu_171_p3;

  FDRE \M_read_reg_376_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(M),
        .Q(M_read_reg_376),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h00BF)) 
    \add_ln3000_reg_422[0]_i_1 
       (.I0(\icmp_ln2991_reg_407_reg_n_15_[0] ),
        .I1(\icmp_ln2993_reg_412_reg_n_15_[0] ),
        .I2(\icmp_ln2995_reg_417_reg_n_15_[0] ),
        .I3(tmp_reg_401),
        .O(add_ln3000_fu_312_p2[0]));
  LUT2 #(
    .INIT(4'h1)) 
    \add_ln3000_reg_422[1]_i_1 
       (.I0(\icmp_ln2991_reg_407_reg_n_15_[0] ),
        .I1(tmp_reg_401),
        .O(\add_ln3000_reg_422[1]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'h707070707070708F)) 
    \add_ln3000_reg_422[2]_i_1 
       (.I0(icmp_ln2976_reg_391),
        .I1(icmp_ln2973_reg_396),
        .I2(icmp_ln2970_reg_386),
        .I3(tmp_reg_401),
        .I4(\icmp_ln2991_reg_407_reg_n_15_[0] ),
        .I5(\icmp_ln2995_reg_417_reg_n_15_[0] ),
        .O(add_ln3000_fu_312_p2[2]));
  LUT6 #(
    .INIT(64'hCCCCCCC40000000F)) 
    \add_ln3000_reg_422[3]_i_1 
       (.I0(icmp_ln2976_reg_391),
        .I1(icmp_ln2973_reg_396),
        .I2(\icmp_ln2995_reg_417_reg_n_15_[0] ),
        .I3(\icmp_ln2991_reg_407_reg_n_15_[0] ),
        .I4(tmp_reg_401),
        .I5(icmp_ln2970_reg_386),
        .O(add_ln3000_fu_312_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \add_ln3000_reg_422[4]_i_1 
       (.I0(\icmp_ln2995_reg_417_reg_n_15_[0] ),
        .I1(\icmp_ln2991_reg_407_reg_n_15_[0] ),
        .I2(tmp_reg_401),
        .I3(icmp_ln2970_reg_386),
        .O(add_ln3000_fu_312_p2[4]));
  FDRE \add_ln3000_reg_422_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln3000_fu_312_p2[0]),
        .Q(add_ln3000_reg_422[0]),
        .R(1'b0));
  FDRE \add_ln3000_reg_422_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln3000_reg_422[1]_i_1_n_15 ),
        .Q(add_ln3000_reg_422[1]),
        .R(1'b0));
  FDRE \add_ln3000_reg_422_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln3000_fu_312_p2[2]),
        .Q(add_ln3000_reg_422[2]),
        .R(1'b0));
  FDRE \add_ln3000_reg_422_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln3000_fu_312_p2[3]),
        .Q(add_ln3000_reg_422[3]),
        .R(1'b0));
  FDRE \add_ln3000_reg_422_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln3000_fu_312_p2[4]),
        .Q(add_ln3000_reg_422[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_reg_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_enable_reg_pp0_iter2_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2_0),
        .R(ap_enable_reg_pp0_iter2_reg_0));
  FDRE \icmp_ln2970_reg_386_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_2_in),
        .Q(icmp_ln2970_reg_386),
        .R(1'b0));
  FDRE \icmp_ln2973_reg_396_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_1_in),
        .Q(icmp_ln2973_reg_396),
        .R(1'b0));
  FDRE \icmp_ln2976_reg_391_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in),
        .Q(icmp_ln2976_reg_391),
        .R(1'b0));
  FDRE \icmp_ln2991_reg_407_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln2991_reg_407_reg[0]_0 ),
        .Q(\icmp_ln2991_reg_407_reg_n_15_[0] ),
        .R(1'b0));
  FDRE \icmp_ln2993_reg_412_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln2993_reg_412_reg[0]_0 ),
        .Q(\icmp_ln2993_reg_412_reg_n_15_[0] ),
        .R(1'b0));
  FDRE \icmp_ln2995_reg_417_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln2995_reg_417_reg[0]_0 ),
        .Q(\icmp_ln2995_reg_417_reg_n_15_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAA80000)) 
    \icmp_ln53_reg_525[0]_i_1 
       (.I0(grp_Inverse_fu_81_ap_return_1[3]),
        .I1(grp_Inverse_fu_81_ap_return_1[0]),
        .I2(grp_Inverse_fu_81_ap_return_1[1]),
        .I3(grp_Inverse_fu_81_ap_return_1[2]),
        .I4(grp_Inverse_fu_81_ap_return_1[4]),
        .I5(grp_Inverse_fu_81_ap_return_1[5]),
        .O(icmp_ln53_fu_171_p2));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln56_reg_537[0]_i_1 
       (.I0(grp_Inverse_fu_81_ap_return_1[0]),
        .O(icmp_ln56_fu_195_p2));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q0_reg_i_11
       (.I0(x_read_reg_381_pp0_iter1_reg[2]),
        .I1(x_read_reg_381_pp0_iter1_reg[10]),
        .I2(add_ln3000_reg_422[2]),
        .I3(x_read_reg_381_pp0_iter1_reg[6]),
        .I4(add_ln3000_reg_422[3]),
        .I5(x_read_reg_381_pp0_iter1_reg[14]),
        .O(q0_reg_i_11_n_15));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q0_reg_i_12
       (.I0(x_read_reg_381_pp0_iter1_reg[0]),
        .I1(x_read_reg_381_pp0_iter1_reg[8]),
        .I2(add_ln3000_reg_422[2]),
        .I3(x_read_reg_381_pp0_iter1_reg[4]),
        .I4(add_ln3000_reg_422[3]),
        .I5(x_read_reg_381_pp0_iter1_reg[12]),
        .O(q0_reg_i_12_n_15));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    q0_reg_i_13
       (.I0(q0_reg_i_23_n_15),
        .I1(add_ln3000_reg_422[1]),
        .I2(q0_reg_i_24_n_15),
        .O(q0_reg_i_13_n_15));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    q0_reg_i_14
       (.I0(x_read_reg_381_pp0_iter1_reg[6]),
        .I1(add_ln3000_reg_422[2]),
        .I2(x_read_reg_381_pp0_iter1_reg[2]),
        .I3(add_ln3000_reg_422[3]),
        .I4(x_read_reg_381_pp0_iter1_reg[10]),
        .O(q0_reg_i_14_n_15));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    q0_reg_i_15
       (.I0(q0_reg_i_25_n_15),
        .I1(add_ln3000_reg_422[1]),
        .I2(q0_reg_i_23_n_15),
        .O(q0_reg_i_15_n_15));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    q0_reg_i_16
       (.I0(x_read_reg_381_pp0_iter1_reg[4]),
        .I1(add_ln3000_reg_422[2]),
        .I2(x_read_reg_381_pp0_iter1_reg[0]),
        .I3(add_ln3000_reg_422[3]),
        .I4(x_read_reg_381_pp0_iter1_reg[8]),
        .O(q0_reg_i_16_n_15));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    q0_reg_i_17
       (.I0(x_read_reg_381_pp0_iter1_reg[3]),
        .I1(add_ln3000_reg_422[2]),
        .I2(x_read_reg_381_pp0_iter1_reg[7]),
        .I3(add_ln3000_reg_422[3]),
        .I4(add_ln3000_reg_422[1]),
        .I5(q0_reg_i_25_n_15),
        .O(q0_reg_i_17_n_15));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    q0_reg_i_18
       (.I0(x_read_reg_381_pp0_iter1_reg[2]),
        .I1(add_ln3000_reg_422[2]),
        .I2(x_read_reg_381_pp0_iter1_reg[6]),
        .I3(add_ln3000_reg_422[3]),
        .I4(add_ln3000_reg_422[1]),
        .I5(q0_reg_i_16_n_15),
        .O(q0_reg_i_18_n_15));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    q0_reg_i_19
       (.I0(x_read_reg_381_pp0_iter1_reg[1]),
        .I1(add_ln3000_reg_422[2]),
        .I2(x_read_reg_381_pp0_iter1_reg[5]),
        .I3(add_ln3000_reg_422[3]),
        .I4(add_ln3000_reg_422[1]),
        .I5(q0_reg_i_26_n_15),
        .O(q0_reg_i_19_n_15));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    q0_reg_i_20
       (.I0(x_read_reg_381_pp0_iter1_reg[0]),
        .I1(add_ln3000_reg_422[2]),
        .I2(x_read_reg_381_pp0_iter1_reg[4]),
        .I3(add_ln3000_reg_422[3]),
        .I4(add_ln3000_reg_422[1]),
        .I5(q0_reg_i_27_n_15),
        .O(q0_reg_i_20_n_15));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    q0_reg_i_21
       (.I0(x_read_reg_381_pp0_iter1_reg[3]),
        .I1(add_ln3000_reg_422[1]),
        .I2(x_read_reg_381_pp0_iter1_reg[1]),
        .I3(add_ln3000_reg_422[2]),
        .I4(x_read_reg_381_pp0_iter1_reg[5]),
        .I5(add_ln3000_reg_422[3]),
        .O(q0_reg_i_21_n_15));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    q0_reg_i_22
       (.I0(x_read_reg_381_pp0_iter1_reg[2]),
        .I1(add_ln3000_reg_422[1]),
        .I2(x_read_reg_381_pp0_iter1_reg[0]),
        .I3(add_ln3000_reg_422[2]),
        .I4(x_read_reg_381_pp0_iter1_reg[4]),
        .I5(add_ln3000_reg_422[3]),
        .O(q0_reg_i_22_n_15));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    q0_reg_i_23
       (.I0(x_read_reg_381_pp0_iter1_reg[7]),
        .I1(add_ln3000_reg_422[2]),
        .I2(x_read_reg_381_pp0_iter1_reg[3]),
        .I3(add_ln3000_reg_422[3]),
        .I4(x_read_reg_381_pp0_iter1_reg[11]),
        .O(q0_reg_i_23_n_15));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q0_reg_i_24
       (.I0(x_read_reg_381_pp0_iter1_reg[1]),
        .I1(x_read_reg_381_pp0_iter1_reg[9]),
        .I2(add_ln3000_reg_422[2]),
        .I3(x_read_reg_381_pp0_iter1_reg[5]),
        .I4(add_ln3000_reg_422[3]),
        .I5(x_read_reg_381_pp0_iter1_reg[13]),
        .O(q0_reg_i_24_n_15));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    q0_reg_i_25
       (.I0(x_read_reg_381_pp0_iter1_reg[5]),
        .I1(add_ln3000_reg_422[2]),
        .I2(x_read_reg_381_pp0_iter1_reg[1]),
        .I3(add_ln3000_reg_422[3]),
        .I4(x_read_reg_381_pp0_iter1_reg[9]),
        .O(q0_reg_i_25_n_15));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    q0_reg_i_26
       (.I0(x_read_reg_381_pp0_iter1_reg[3]),
        .I1(add_ln3000_reg_422[2]),
        .I2(x_read_reg_381_pp0_iter1_reg[7]),
        .I3(add_ln3000_reg_422[3]),
        .O(q0_reg_i_26_n_15));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    q0_reg_i_27
       (.I0(x_read_reg_381_pp0_iter1_reg[2]),
        .I1(add_ln3000_reg_422[2]),
        .I2(x_read_reg_381_pp0_iter1_reg[6]),
        .I3(add_ln3000_reg_422[3]),
        .O(q0_reg_i_27_n_15));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hFF40)) 
    \sub_ln3003_reg_427[0]_i_1 
       (.I0(\icmp_ln2991_reg_407_reg_n_15_[0] ),
        .I1(\icmp_ln2993_reg_412_reg_n_15_[0] ),
        .I2(\icmp_ln2995_reg_417_reg_n_15_[0] ),
        .I3(tmp_reg_401),
        .O(sub_ln3003_fu_324_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sub_ln3003_reg_427[1]_i_1 
       (.I0(tmp_reg_401),
        .I1(\icmp_ln2991_reg_407_reg_n_15_[0] ),
        .O(\sub_ln3003_reg_427[1]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'h8F8F8F8F8F8F8F70)) 
    \sub_ln3003_reg_427[2]_i_1 
       (.I0(icmp_ln2976_reg_391),
        .I1(icmp_ln2973_reg_396),
        .I2(icmp_ln2970_reg_386),
        .I3(\icmp_ln2991_reg_407_reg_n_15_[0] ),
        .I4(tmp_reg_401),
        .I5(\icmp_ln2995_reg_417_reg_n_15_[0] ),
        .O(sub_ln3003_fu_324_p2[2]));
  LUT6 #(
    .INIT(64'h3333333BFFFFFFF0)) 
    \sub_ln3003_reg_427[3]_i_1 
       (.I0(icmp_ln2976_reg_391),
        .I1(icmp_ln2973_reg_396),
        .I2(\icmp_ln2995_reg_417_reg_n_15_[0] ),
        .I3(tmp_reg_401),
        .I4(\icmp_ln2991_reg_407_reg_n_15_[0] ),
        .I5(icmp_ln2970_reg_386),
        .O(sub_ln3003_fu_324_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \sub_ln3003_reg_427[4]_i_1 
       (.I0(M_read_reg_376),
        .I1(\icmp_ln2995_reg_417_reg_n_15_[0] ),
        .I2(\icmp_ln2991_reg_407_reg_n_15_[0] ),
        .I3(tmp_reg_401),
        .I4(icmp_ln2970_reg_386),
        .O(sub_ln3003_fu_324_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \sub_ln3003_reg_427[5]_i_1 
       (.I0(icmp_ln2970_reg_386),
        .I1(tmp_reg_401),
        .I2(\icmp_ln2991_reg_407_reg_n_15_[0] ),
        .I3(\icmp_ln2995_reg_417_reg_n_15_[0] ),
        .I4(M_read_reg_376),
        .O(sub_ln3003_fu_324_p2[5]));
  FDRE \sub_ln3003_reg_427_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln3003_reg_427[0]),
        .Q(grp_Inverse_fu_81_ap_return_1[0]),
        .R(1'b0));
  FDRE \sub_ln3003_reg_427_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln3003_reg_427[1]),
        .Q(grp_Inverse_fu_81_ap_return_1[1]),
        .R(1'b0));
  FDRE \sub_ln3003_reg_427_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln3003_reg_427[2]),
        .Q(grp_Inverse_fu_81_ap_return_1[2]),
        .R(1'b0));
  FDRE \sub_ln3003_reg_427_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln3003_reg_427[3]),
        .Q(grp_Inverse_fu_81_ap_return_1[3]),
        .R(1'b0));
  FDRE \sub_ln3003_reg_427_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln3003_reg_427[4]),
        .Q(grp_Inverse_fu_81_ap_return_1[4]),
        .R(1'b0));
  FDRE \sub_ln3003_reg_427_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln3003_reg_427[5]),
        .Q(grp_Inverse_fu_81_ap_return_1[5]),
        .R(1'b0));
  FDRE \sub_ln3003_reg_427_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln3003_fu_324_p2[0]),
        .Q(sub_ln3003_reg_427[0]),
        .R(1'b0));
  FDRE \sub_ln3003_reg_427_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_ln3003_reg_427[1]_i_1_n_15 ),
        .Q(sub_ln3003_reg_427[1]),
        .R(1'b0));
  FDRE \sub_ln3003_reg_427_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln3003_fu_324_p2[2]),
        .Q(sub_ln3003_reg_427[2]),
        .R(1'b0));
  FDRE \sub_ln3003_reg_427_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln3003_fu_324_p2[3]),
        .Q(sub_ln3003_reg_427[3]),
        .R(1'b0));
  FDRE \sub_ln3003_reg_427_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln3003_fu_324_p2[4]),
        .Q(sub_ln3003_reg_427[4]),
        .R(1'b0));
  FDRE \sub_ln3003_reg_427_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln3003_fu_324_p2[5]),
        .Q(sub_ln3003_reg_427[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sub_ln57_reg_543[1]_i_1 
       (.I0(grp_Inverse_fu_81_ap_return_1[0]),
        .I1(grp_Inverse_fu_81_ap_return_1[1]),
        .O(\sub_ln3003_reg_427_pp0_iter2_reg_reg[5]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \sub_ln57_reg_543[2]_i_1 
       (.I0(grp_Inverse_fu_81_ap_return_1[0]),
        .I1(grp_Inverse_fu_81_ap_return_1[1]),
        .I2(grp_Inverse_fu_81_ap_return_1[2]),
        .O(\sub_ln3003_reg_427_pp0_iter2_reg_reg[5]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \sub_ln57_reg_543[3]_i_1 
       (.I0(grp_Inverse_fu_81_ap_return_1[2]),
        .I1(grp_Inverse_fu_81_ap_return_1[1]),
        .I2(grp_Inverse_fu_81_ap_return_1[0]),
        .I3(grp_Inverse_fu_81_ap_return_1[3]),
        .O(\sub_ln3003_reg_427_pp0_iter2_reg_reg[5]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'hAAA85557)) 
    \sub_ln57_reg_543[4]_i_1 
       (.I0(grp_Inverse_fu_81_ap_return_1[3]),
        .I1(grp_Inverse_fu_81_ap_return_1[0]),
        .I2(grp_Inverse_fu_81_ap_return_1[1]),
        .I3(grp_Inverse_fu_81_ap_return_1[2]),
        .I4(grp_Inverse_fu_81_ap_return_1[4]),
        .O(\sub_ln3003_reg_427_pp0_iter2_reg_reg[5]_0 [3]));
  LUT6 #(
    .INIT(64'h5557FFFFAAA80000)) 
    \sub_ln57_reg_543[5]_i_1 
       (.I0(grp_Inverse_fu_81_ap_return_1[4]),
        .I1(grp_Inverse_fu_81_ap_return_1[2]),
        .I2(grp_Inverse_fu_81_ap_return_1[1]),
        .I3(grp_Inverse_fu_81_ap_return_1[0]),
        .I4(grp_Inverse_fu_81_ap_return_1[3]),
        .I5(grp_Inverse_fu_81_ap_return_1[5]),
        .O(\sub_ln3003_reg_427_pp0_iter2_reg_reg[5]_0 [4]));
  LUT6 #(
    .INIT(64'hEEEEEEEAAAAAAAAA)) 
    \sub_ln57_reg_543[6]_i_1 
       (.I0(grp_Inverse_fu_81_ap_return_1[5]),
        .I1(grp_Inverse_fu_81_ap_return_1[4]),
        .I2(grp_Inverse_fu_81_ap_return_1[2]),
        .I3(grp_Inverse_fu_81_ap_return_1[1]),
        .I4(grp_Inverse_fu_81_ap_return_1[0]),
        .I5(grp_Inverse_fu_81_ap_return_1[3]),
        .O(\sub_ln3003_reg_427_pp0_iter2_reg_reg[5]_0 [5]));
  FDRE \tmp_reg_401_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_sel_fu_171_p3),
        .Q(tmp_reg_401),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \x_read_reg_381[14]_i_1 
       (.I0(Q[1]),
        .O(M));
  FDRE \x_read_reg_381_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_read_reg_381[0]),
        .Q(x_read_reg_381_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \x_read_reg_381_pp0_iter1_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_read_reg_381[10]),
        .Q(x_read_reg_381_pp0_iter1_reg[10]),
        .R(1'b0));
  FDRE \x_read_reg_381_pp0_iter1_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_read_reg_381[11]),
        .Q(x_read_reg_381_pp0_iter1_reg[11]),
        .R(1'b0));
  FDRE \x_read_reg_381_pp0_iter1_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_read_reg_381[12]),
        .Q(x_read_reg_381_pp0_iter1_reg[12]),
        .R(1'b0));
  FDRE \x_read_reg_381_pp0_iter1_reg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_read_reg_381[13]),
        .Q(x_read_reg_381_pp0_iter1_reg[13]),
        .R(1'b0));
  FDRE \x_read_reg_381_pp0_iter1_reg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_read_reg_381[14]),
        .Q(x_read_reg_381_pp0_iter1_reg[14]),
        .R(1'b0));
  FDRE \x_read_reg_381_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_read_reg_381[1]),
        .Q(x_read_reg_381_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \x_read_reg_381_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_read_reg_381[2]),
        .Q(x_read_reg_381_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \x_read_reg_381_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_read_reg_381[3]),
        .Q(x_read_reg_381_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \x_read_reg_381_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_read_reg_381[4]),
        .Q(x_read_reg_381_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \x_read_reg_381_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_read_reg_381[5]),
        .Q(x_read_reg_381_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \x_read_reg_381_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_read_reg_381[6]),
        .Q(x_read_reg_381_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \x_read_reg_381_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_read_reg_381[7]),
        .Q(x_read_reg_381_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \x_read_reg_381_pp0_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_read_reg_381[8]),
        .Q(x_read_reg_381_pp0_iter1_reg[8]),
        .R(1'b0));
  FDRE \x_read_reg_381_pp0_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_read_reg_381[9]),
        .Q(x_read_reg_381_pp0_iter1_reg[9]),
        .R(1'b0));
  FDRE \x_read_reg_381_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Inverse_fu_81_p_din1[0]),
        .Q(x_read_reg_381[0]),
        .R(M));
  FDSE \x_read_reg_381_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Inverse_fu_81_p_din1[10]),
        .Q(x_read_reg_381[10]),
        .S(M));
  FDRE \x_read_reg_381_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Inverse_fu_81_p_din1[11]),
        .Q(x_read_reg_381[11]),
        .R(M));
  FDRE \x_read_reg_381_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Inverse_fu_81_p_din1[12]),
        .Q(x_read_reg_381[12]),
        .R(M));
  FDRE \x_read_reg_381_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Inverse_fu_81_p_din1[13]),
        .Q(x_read_reg_381[13]),
        .R(M));
  FDRE \x_read_reg_381_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Inverse_fu_81_p_din1[14]),
        .Q(x_read_reg_381[14]),
        .R(M));
  FDRE \x_read_reg_381_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Inverse_fu_81_p_din1[1]),
        .Q(x_read_reg_381[1]),
        .R(M));
  FDRE \x_read_reg_381_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Inverse_fu_81_p_din1[2]),
        .Q(x_read_reg_381[2]),
        .R(M));
  FDRE \x_read_reg_381_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Inverse_fu_81_p_din1[3]),
        .Q(x_read_reg_381[3]),
        .R(M));
  FDRE \x_read_reg_381_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Inverse_fu_81_p_din1[4]),
        .Q(x_read_reg_381[4]),
        .R(M));
  FDRE \x_read_reg_381_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Inverse_fu_81_p_din1[5]),
        .Q(x_read_reg_381[5]),
        .R(M));
  FDRE \x_read_reg_381_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Inverse_fu_81_p_din1[6]),
        .Q(x_read_reg_381[6]),
        .R(M));
  FDSE \x_read_reg_381_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Inverse_fu_81_p_din1[7]),
        .Q(x_read_reg_381[7]),
        .S(M));
  FDSE \x_read_reg_381_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Inverse_fu_81_p_din1[8]),
        .Q(x_read_reg_381[8]),
        .S(M));
  FDSE \x_read_reg_381_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Inverse_fu_81_p_din1[9]),
        .Q(x_read_reg_381[9]),
        .S(M));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_Inverse_xf_cv_division_lut_ROM_AUTO_1R xf_cv_division_lut_U
       (.D(D),
        .DOADO(DOADO),
        .Q(Q[0]),
        .add_ln3000_reg_422({add_ln3000_reg_422[4],add_ln3000_reg_422[1:0]}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter2_0(ap_enable_reg_pp0_iter2_0),
        .q0_reg_0(q0_reg_i_11_n_15),
        .q0_reg_1(q0_reg_i_12_n_15),
        .q0_reg_10(q0_reg_i_15_n_15),
        .q0_reg_11(q0_reg_i_16_n_15),
        .q0_reg_2(q0_reg_i_13_n_15),
        .q0_reg_3(q0_reg_i_17_n_15),
        .q0_reg_4(q0_reg_i_18_n_15),
        .q0_reg_5(q0_reg_i_19_n_15),
        .q0_reg_6(q0_reg_i_20_n_15),
        .q0_reg_7(q0_reg_i_21_n_15),
        .q0_reg_8(q0_reg_i_22_n_15),
        .q0_reg_9(q0_reg_i_14_n_15));
endmodule

(* ORIG_REF_NAME = "Otsu_Inverse" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_Inverse_18
   (ap_start3_out,
    ap_enable_reg_pp0_iter2,
    Q,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_enable_reg_pp0_iter1_reg_1,
    ap_clk);
  output ap_start3_out;
  output ap_enable_reg_pp0_iter2;
  input [0:0]Q;
  input ap_enable_reg_pp0_iter1_reg_0;
  input ap_enable_reg_pp0_iter1_reg_1;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter1_reg_1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_start3_out;

  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp0_iter1_i_1__3
       (.I0(Q),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .O(ap_start3_out));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_start3_out),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_enable_reg_pp0_iter1_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_enable_reg_pp0_iter1_reg_1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_Inverse_xf_cv_division_lut_ROM_AUTO_1R
   (DOADO,
    D,
    ap_clk,
    ap_enable_reg_pp0_iter2_0,
    ap_enable_reg_pp0_iter2,
    Q,
    q0_reg_0,
    add_ln3000_reg_422,
    q0_reg_1,
    q0_reg_2,
    q0_reg_3,
    q0_reg_4,
    q0_reg_5,
    q0_reg_6,
    q0_reg_7,
    q0_reg_8,
    q0_reg_9,
    q0_reg_10,
    q0_reg_11);
  output [15:0]DOADO;
  output [13:0]D;
  input ap_clk;
  input ap_enable_reg_pp0_iter2_0;
  input ap_enable_reg_pp0_iter2;
  input [0:0]Q;
  input q0_reg_0;
  input [2:0]add_ln3000_reg_422;
  input q0_reg_1;
  input q0_reg_2;
  input q0_reg_3;
  input q0_reg_4;
  input q0_reg_5;
  input q0_reg_6;
  input q0_reg_7;
  input q0_reg_8;
  input q0_reg_9;
  input q0_reg_10;
  input q0_reg_11;

  wire [13:0]D;
  wire [15:0]DOADO;
  wire [0:0]Q;
  wire [2:0]add_ln3000_reg_422;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_0;
  wire q0_reg_0;
  wire q0_reg_1;
  wire q0_reg_10;
  wire q0_reg_11;
  wire q0_reg_2;
  wire q0_reg_3;
  wire q0_reg_4;
  wire q0_reg_5;
  wire q0_reg_6;
  wire q0_reg_7;
  wire q0_reg_8;
  wire q0_reg_9;
  wire q0_reg_i_10_n_15;
  wire q0_reg_i_1_n_15;
  wire q0_reg_i_2_n_15;
  wire q0_reg_i_3_n_15;
  wire q0_reg_i_4_n_15;
  wire q0_reg_i_5_n_15;
  wire q0_reg_i_6_n_15;
  wire q0_reg_i_7_n_15;
  wire q0_reg_i_8_n_15;
  wire q0_reg_i_9_n_15;
  wire [1:0]NLW_q0_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "16384" *) 
  (* RTL_RAM_NAME = "U0/OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_Inverse_fu_81/xf_cv_division_lut_U/q0_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hFC4CFC8BFCC9FD07FD46FD85FDC4FE02FE42FE81FEC0FEFFFF3FFF7FFFBFFFFF),
    .INIT_01(256'hF879F8B5F8F2F92EF96BF9A8F9E5FA22FA5FFA9CFADAFB17FB55FB92FBD0FC0E),
    .INIT_02(256'hF4C3F4FDF538F573F5ADF5E8F624F65FF69AF6D6F711F74DF789F7C4F800F83D),
    .INIT_03(256'hF128F161F19AF1D3F20CF245F27FF2B8F2F2F32CF365F39FF3D9F413F44EF488),
    .INIT_04(256'hEDA9EDE0EE17EE4FEE86EEBEEEF5EF2DEF65EF9DEFD5F00EF046F07EF0B7F0EF),
    .INIT_05(256'hEA43EA78EAAEEAE4EB1AEB50EB86EBBCEBF3EC29EC5FEC96ECCDED04ED3BED72),
    .INIT_06(256'hE6F5E729E75EE792E7C6E7FBE82FE864E899E8CEE903E938E96DE9A2E9D8EA0D),
    .INIT_07(256'hE3BFE3F2E425E458E48BE4BEE4F1E524E557E58BE5BEE5F2E626E659E68DE6C1),
    .INIT_08(256'hE0A0E0D1E103E134E166E197E1C9E1FBE22DE25FE291E2C3E2F5E328E35AE38D),
    .INIT_09(256'hDD96DDC6DDF6DE26DE57DE87DEB7DEE8DF18DF49DF7ADFABDFDCE00DE03EE06F),
    .INIT_0A(256'hDAA1DAD0DAFFDB2EDB5DDB8CDBBBDBEADC19DC49DC78DCA7DCD7DD07DD36DD66),
    .INIT_0B(256'hD7C0D7EED81BD849D877D8A4D8D2D900D92ED95CD98BD9B9D9E7DA16DA44DA73),
    .INIT_0C(256'hD4F2D51FD54BD577D5A4D5D1D5FDD62AD657D684D6B1D6DED70BD738D765D793),
    .INIT_0D(256'hD237D262D28DD2B9D2E4D30FD33BD367D392D3BED3EAD416D442D46ED49AD4C6),
    .INIT_0E(256'hCF8DCFB7CFE1D00CD036D060D08BD0B5D0E0D10AD135D160D18BD1B6D1E1D20C),
    .INIT_0F(256'hCCF4CD1DCD46CD70CD99CDC2CDECCE15CE3FCE68CE92CEBBCEE5CF0FCF39CF63),
    .INIT_10(256'hCA6CCA94CABCCAE4CB0DCB35CB5DCB86CBAECBD7CBFFCC28CC51CC7ACCA2CCCB),
    .INIT_11(256'hC7F4C81BC842C869C890C8B8C8DFC906C92EC955C97DC9A5C9CCC9F4CA1CCA44),
    .INIT_12(256'hC58AC5B1C5D7C5FDC623C64AC670C697C6BDC6E4C70AC731C758C77FC7A6C7CD),
    .INIT_13(256'hC330C355C37AC3A0C3C5C3EBC410C436C45BC481C4A7C4CDC4F2C518C53EC564),
    .INIT_14(256'hC0E4C108C12CC151C175C19AC1BFC1E3C208C22DC252C277C29BC2C0C2E6C30B),
    .INIT_15(256'hBEA5BEC8BEECBF10BF33BF57BF7BBF9FBFC3BFE7C00BC02FC053C077C09BC0BF),
    .INIT_16(256'hBC74BC96BCB9BCDCBCFFBD22BD45BD68BD8BBDAEBDD1BDF4BE17BE3BBE5EBE81),
    .INIT_17(256'hBA4FBA71BA93BAB5BAD7BAF9BB1BBB3DBB60BB82BBA4BBC7BBE9BC0CBC2EBC51),
    .INIT_18(256'hB837B858B879B89AB8BCB8DDB8FEB920B941B963B984B9A6B9C8B9E9BA0BBA2D),
    .INIT_19(256'hB62AB64BB66BB68CB6ACB6CDB6EEB70EB72FB750B771B792B7B2B7D3B7F4B816),
    .INIT_1A(256'hB429B449B469B489B4A9B4C8B4E8B508B528B549B569B589B5A9B5C9B5EAB60A),
    .INIT_1B(256'hB234B253B272B291B2B0B2CFB2EFB30EB32DB34DB36CB38BB3ABB3CBB3EAB40A),
    .INIT_1C(256'hB049B067B086B0A4B0C3B0E1B100B11EB13DB15CB17AB199B1B8B1D7B1F6B215),
    .INIT_1D(256'hAE68AE86AEA4AEC2AEE0AEFDAF1BAF39AF57AF75AF94AFB2AFD0AFEEB00CB02B),
    .INIT_1E(256'hAC92ACAFACCCACEAAD07AD24AD41AD5FAD7CAD99ADB7ADD4ADF2AE0FAE2DAE4B),
    .INIT_1F(256'hAAC6AAE2AAFFAB1BAB38AB55AB71AB8EABABABC7ABE4AC01AC1EAC3BAC58AC75),
    .INIT_20(256'hA903A91FA93AA956A973A98FA9ABA9C7A9E3A9FFAA1BAA38AA54AA70AA8DAAA9),
    .INIT_21(256'hA749A764A780A79BA7B6A7D2A7EDA809A825A840A85CA878A893A8AFA8CBA8E7),
    .INIT_22(256'hA598A5B3A5CEA5E8A603A61EA639A654A66FA68AA6A5A6C1A6DCA6F7A712A72E),
    .INIT_23(256'hA3F0A40AA424A43FA459A473A48EA4A8A4C3A4DDA4F8A512A52DA548A562A57D),
    .INIT_24(256'hA250A26AA283A29DA2B7A2D1A2EBA305A31FA339A353A36DA387A3A1A3BBA3D6),
    .INIT_25(256'hA0B8A0D2A0EBA104A11DA137A150A16AA183A19DA1B6A1D0A1E9A203A21DA236),
    .INIT_26(256'h9F299F419F5A9F739F8C9FA59FBE9FD79FF0A009A022A03BA054A06DA086A09F),
    .INIT_27(256'h9DA19DB99DD19DEA9E029E1A9E339E4B9E649E7C9E959EAD9EC69EDF9EF79F10),
    .INIT_28(256'h9C209C389C509C689C7F9C979CAF9CC79CDF9CF79D109D289D409D589D709D88),
    .INIT_29(256'h9AA79ABE9AD69AED9B049B1C9B339B4B9B639B7A9B929BA99BC19BD99BF09C08),
    .INIT_2A(256'h9935994B99629979999099A799BF99D699ED9A049A1B9A329A4A9A619A789A8F),
    .INIT_2B(256'h97C997E097F6980D9823983A98519867987E989598AB98C298D998F09907991E),
    .INIT_2C(256'h9664967B969196A796BD96D396E997009716972C97439759976F9786979C97B3),
    .INIT_2D(256'h9506951C95329547955D95739589959F95B595CA95E095F6960C96229638964E),
    .INIT_2E(256'h93AE93C493D993EE94049419942F94449459946F9485949A94B094C594DB94F1),
    .INIT_2F(256'h925D92719286929B92B092C592DB92F09305931A932F93449359936F93849399),
    .INIT_30(256'h91119125913A914F91639178918D91A191B691CB91DF91F49209921E92339248),
    .INIT_31(256'h8FCB8FDF8FF39008901C903090449059906D9081909690AA90BF90D390E890FC),
    .INIT_32(256'h8E8B8E9E8EB28EC68EDA8EEE8F028F168F2A8F3E8F528F668F7A8F8E8FA28FB7),
    .INIT_33(256'h8D508D638D778D8A8D9E8DB28DC58DD98DEC8E008E148E288E3B8E4F8E638E77),
    .INIT_34(256'h8C1A8C2E8C418C548C678C7B8C8E8CA18CB48CC88CDB8CEF8D028D158D298D3C),
    .INIT_35(256'h8AEA8AFD8B108B238B368B498B5C8B6F8B828B958BA88BBB8BCE8BE18BF48C07),
    .INIT_36(256'h89BF89D289E489F78A0A8A1C8A2F8A418A548A678A7A8A8C8A9F8AB28AC58AD7),
    .INIT_37(256'h889988AB88BE88D088E288F589078919892C893E8950896389758988899A89AD),
    .INIT_38(256'h8778878A879C87AE87C087D287E487F68808881A882C883E8851886388758887),
    .INIT_39(256'h865C866D867F869186A286B486C686D886E986FB870D871F8731874287548766),
    .INIT_3A(256'h85448555856785788589859B85AC85BE85CF85E185F28604861586278638864A),
    .INIT_3B(256'h843184428453846484758486849784A884BA84CB84DC84ED84FF851085218533),
    .INIT_3C(256'h8322833383438354836583768387839883A983BA83CB83DB83EC83FD840E8420),
    .INIT_3D(256'h82178228823882498259826A827B828B829C82AD82BD82CE82DF82EF83008311),
    .INIT_3E(256'h81118121813181428152816281738183819381A481B481C581D581E681F68207),
    .INIT_3F(256'h800F801F802F803F804F805F806F807F808F809F80AF80C080D080E080F08101),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q0_reg
       (.ADDRARDADDR({q0_reg_i_1_n_15,q0_reg_i_2_n_15,q0_reg_i_3_n_15,q0_reg_i_4_n_15,q0_reg_i_5_n_15,q0_reg_i_6_n_15,q0_reg_i_7_n_15,q0_reg_i_8_n_15,q0_reg_i_9_n_15,q0_reg_i_10_n_15,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(DOADO),
        .DOBDO({D,NLW_q0_reg_DOBDO_UNCONNECTED[1:0]}),
        .DOPADOP(NLW_q0_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q0_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(ap_enable_reg_pp0_iter2_0),
        .ENBWREN(ap_enable_reg_pp0_iter2),
        .REGCEAREGCE(1'b0),
        .REGCEB(Q),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    q0_reg_i_1
       (.I0(q0_reg_0),
        .I1(add_ln3000_reg_422[1]),
        .I2(q0_reg_1),
        .I3(add_ln3000_reg_422[0]),
        .I4(q0_reg_2),
        .I5(add_ln3000_reg_422[2]),
        .O(q0_reg_i_1_n_15));
  LUT4 #(
    .INIT(16'h00E2)) 
    q0_reg_i_10
       (.I0(q0_reg_7),
        .I1(add_ln3000_reg_422[0]),
        .I2(q0_reg_8),
        .I3(add_ln3000_reg_422[2]),
        .O(q0_reg_i_10_n_15));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    q0_reg_i_2
       (.I0(q0_reg_9),
        .I1(add_ln3000_reg_422[1]),
        .I2(q0_reg_1),
        .I3(q0_reg_2),
        .I4(add_ln3000_reg_422[0]),
        .I5(add_ln3000_reg_422[2]),
        .O(q0_reg_i_2_n_15));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    q0_reg_i_3
       (.I0(q0_reg_9),
        .I1(add_ln3000_reg_422[1]),
        .I2(q0_reg_1),
        .I3(add_ln3000_reg_422[0]),
        .I4(q0_reg_10),
        .I5(add_ln3000_reg_422[2]),
        .O(q0_reg_i_3_n_15));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    q0_reg_i_4
       (.I0(q0_reg_11),
        .I1(add_ln3000_reg_422[1]),
        .I2(q0_reg_9),
        .I3(q0_reg_10),
        .I4(add_ln3000_reg_422[0]),
        .I5(add_ln3000_reg_422[2]),
        .O(q0_reg_i_4_n_15));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    q0_reg_i_5
       (.I0(q0_reg_11),
        .I1(add_ln3000_reg_422[1]),
        .I2(q0_reg_9),
        .I3(add_ln3000_reg_422[0]),
        .I4(q0_reg_3),
        .I5(add_ln3000_reg_422[2]),
        .O(q0_reg_i_5_n_15));
  LUT4 #(
    .INIT(16'h00E2)) 
    q0_reg_i_6
       (.I0(q0_reg_3),
        .I1(add_ln3000_reg_422[0]),
        .I2(q0_reg_4),
        .I3(add_ln3000_reg_422[2]),
        .O(q0_reg_i_6_n_15));
  LUT4 #(
    .INIT(16'h00E2)) 
    q0_reg_i_7
       (.I0(q0_reg_4),
        .I1(add_ln3000_reg_422[0]),
        .I2(q0_reg_5),
        .I3(add_ln3000_reg_422[2]),
        .O(q0_reg_i_7_n_15));
  LUT4 #(
    .INIT(16'h00E2)) 
    q0_reg_i_8
       (.I0(q0_reg_5),
        .I1(add_ln3000_reg_422[0]),
        .I2(q0_reg_6),
        .I3(add_ln3000_reg_422[2]),
        .O(q0_reg_i_8_n_15));
  LUT4 #(
    .INIT(16'h00E2)) 
    q0_reg_i_9
       (.I0(q0_reg_6),
        .I1(add_ln3000_reg_422[0]),
        .I2(q0_reg_7),
        .I3(add_ln3000_reg_422[2]),
        .O(q0_reg_i_9_n_15));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP
   (ADDRARDADDR,
    \tmp_hist_addr_reg_136_reg[7]_0 ,
    WEA,
    ap_enable_reg_pp0_iter1_reg_0,
    ce0,
    ap_done_cache_reg,
    ap_done_cache_reg_0,
    pop__0,
    \ap_CS_fsm_reg[3] ,
    \icmp_ln82_reg_132_reg[0]_0 ,
    ap_clk,
    ap_done_cache_reg_1,
    ap_rst_n,
    img1b_data_empty_n,
    ram_reg,
    D,
    Q,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    icmp_ln62_fu_70_p2,
    ram_reg_8,
    \col_fu_40_reg[1]_0 ,
    E,
    ram_reg_9,
    ram_reg_10);
  output [7:0]ADDRARDADDR;
  output [7:0]\tmp_hist_addr_reg_136_reg[7]_0 ;
  output [0:0]WEA;
  output [0:0]ap_enable_reg_pp0_iter1_reg_0;
  output ce0;
  output [0:0]ap_done_cache_reg;
  output ap_done_cache_reg_0;
  output pop__0;
  output \ap_CS_fsm_reg[3] ;
  output \icmp_ln82_reg_132_reg[0]_0 ;
  input ap_clk;
  input ap_done_cache_reg_1;
  input ap_rst_n;
  input img1b_data_empty_n;
  input ram_reg;
  input [7:0]D;
  input [2:0]Q;
  input ram_reg_0;
  input ram_reg_1;
  input ram_reg_2;
  input ram_reg_3;
  input ram_reg_4;
  input ram_reg_5;
  input ram_reg_6;
  input ram_reg_7;
  input icmp_ln62_fu_70_p2;
  input ram_reg_8;
  input \col_fu_40_reg[1]_0 ;
  input [0:0]E;
  input ram_reg_9;
  input ram_reg_10;

  wire [7:0]ADDRARDADDR;
  wire [7:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]WEA;
  wire \ap_CS_fsm[0]_i_1__5_n_15 ;
  wire \ap_CS_fsm[1]_i_1__5_n_15 ;
  wire \ap_CS_fsm[3]_i_2__0_n_15 ;
  wire ap_CS_fsm_pp0_stage1;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg_n_15_[0] ;
  wire ap_clk;
  wire [0:0]ap_done_cache_reg;
  wire ap_done_cache_reg_0;
  wire ap_done_cache_reg_1;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__6_n_15;
  wire [0:0]ap_enable_reg_pp0_iter1_reg_0;
  wire ap_ready_int;
  wire ap_rst_n;
  wire ce0;
  wire [10:1]col_4_fu_90_p2;
  wire col_fu_40;
  wire col_fu_401;
  wire \col_fu_40_reg[1]_0 ;
  wire \col_fu_40_reg_n_15_[10] ;
  wire \col_fu_40_reg_n_15_[1] ;
  wire \col_fu_40_reg_n_15_[2] ;
  wire \col_fu_40_reg_n_15_[3] ;
  wire \col_fu_40_reg_n_15_[4] ;
  wire \col_fu_40_reg_n_15_[5] ;
  wire \col_fu_40_reg_n_15_[6] ;
  wire \col_fu_40_reg_n_15_[7] ;
  wire \col_fu_40_reg_n_15_[8] ;
  wire \col_fu_40_reg_n_15_[9] ;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire icmp_ln62_fu_70_p2;
  wire icmp_ln82_fu_84_p2;
  wire icmp_ln82_reg_132;
  wire \icmp_ln82_reg_132_reg[0]_0 ;
  wire img1b_data_empty_n;
  wire pop__0;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire ram_reg_i_43__1_n_15;
  wire ram_reg_i_44__0_n_15;
  wire [7:0]tmp_hist1_addr_reg_141;
  wire [7:0]tmp_hist_addr_reg_136;
  wire tmp_hist_addr_reg_1360;
  wire [7:0]\tmp_hist_addr_reg_136_reg[7]_0 ;

  LUT6 #(
    .INIT(64'h0F000FFFF7F7F7F7)) 
    \ap_CS_fsm[0]_i_1__5 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(icmp_ln82_reg_132),
        .I2(img1b_data_empty_n),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\col_fu_40_reg[1]_0 ),
        .I5(\ap_CS_fsm_reg_n_15_[0] ),
        .O(\ap_CS_fsm[0]_i_1__5_n_15 ));
  LUT6 #(
    .INIT(64'hC7C4C4C483808080)) 
    \ap_CS_fsm[1]_i_1__5 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\ap_CS_fsm_reg_n_15_[0] ),
        .I2(img1b_data_empty_n),
        .I3(icmp_ln82_reg_132),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(\col_fu_40_reg[1]_0 ),
        .O(\ap_CS_fsm[1]_i_1__5_n_15 ));
  LUT5 #(
    .INIT(32'hBBBFFFBF)) 
    \ap_CS_fsm[3]_i_2__0 
       (.I0(icmp_ln82_reg_132),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_15_[0] ),
        .I4(\col_fu_40_reg[1]_0 ),
        .O(\ap_CS_fsm[3]_i_2__0_n_15 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[0]_i_1__5_n_15 ),
        .Q(\ap_CS_fsm_reg_n_15_[0] ),
        .S(ap_done_cache_reg_1));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[1]_i_1__5_n_15 ),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_done_cache_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0),
        .Q(ap_enable_reg_pp0_iter0_reg),
        .R(ap_done_cache_reg_1));
  LUT6 #(
    .INIT(64'hC088808800880088)) 
    ap_enable_reg_pp0_iter1_i_1__6
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_rst_n),
        .I2(icmp_ln82_reg_132),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(img1b_data_empty_n),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ap_enable_reg_pp0_iter1_i_1__6_n_15));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__6_n_15),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  FDRE \col_fu_40_reg[10] 
       (.C(ap_clk),
        .CE(col_fu_40),
        .D(col_4_fu_90_p2[10]),
        .Q(\col_fu_40_reg_n_15_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_18));
  FDRE \col_fu_40_reg[1] 
       (.C(ap_clk),
        .CE(col_fu_40),
        .D(col_4_fu_90_p2[1]),
        .Q(\col_fu_40_reg_n_15_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_18));
  FDRE \col_fu_40_reg[2] 
       (.C(ap_clk),
        .CE(col_fu_40),
        .D(col_4_fu_90_p2[2]),
        .Q(\col_fu_40_reg_n_15_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_18));
  FDRE \col_fu_40_reg[3] 
       (.C(ap_clk),
        .CE(col_fu_40),
        .D(col_4_fu_90_p2[3]),
        .Q(\col_fu_40_reg_n_15_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_18));
  FDRE \col_fu_40_reg[4] 
       (.C(ap_clk),
        .CE(col_fu_40),
        .D(col_4_fu_90_p2[4]),
        .Q(\col_fu_40_reg_n_15_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_18));
  FDRE \col_fu_40_reg[5] 
       (.C(ap_clk),
        .CE(col_fu_40),
        .D(col_4_fu_90_p2[5]),
        .Q(\col_fu_40_reg_n_15_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_18));
  FDRE \col_fu_40_reg[6] 
       (.C(ap_clk),
        .CE(col_fu_40),
        .D(col_4_fu_90_p2[6]),
        .Q(\col_fu_40_reg_n_15_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_18));
  FDRE \col_fu_40_reg[7] 
       (.C(ap_clk),
        .CE(col_fu_40),
        .D(col_4_fu_90_p2[7]),
        .Q(\col_fu_40_reg_n_15_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_18));
  FDRE \col_fu_40_reg[8] 
       (.C(ap_clk),
        .CE(col_fu_40),
        .D(col_4_fu_90_p2[8]),
        .Q(\col_fu_40_reg_n_15_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_18));
  FDRE \col_fu_40_reg[9] 
       (.C(ap_clk),
        .CE(col_fu_40),
        .D(col_4_fu_90_p2[9]),
        .Q(\col_fu_40_reg_n_15_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_18));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_24 flow_control_loop_pipe_sequential_init_U
       (.D(col_4_fu_90_p2),
        .E(E),
        .Q(Q[1]),
        .SR(flow_control_loop_pipe_sequential_init_U_n_18),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm[3]_i_2__0_n_15 ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_done_cache_reg_1(ap_done_cache_reg_0),
        .ap_done_cache_reg_2(ap_done_cache_reg_1),
        .ap_done_cache_reg_3(ram_reg_i_43__1_n_15),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(col_fu_40),
        .ap_loop_init_int_reg_0({ap_CS_fsm_pp0_stage1,\ap_CS_fsm_reg_n_15_[0] }),
        .ap_rst_n(ap_rst_n),
        .col_fu_401(col_fu_401),
        .\col_fu_40_reg[10] ({\col_fu_40_reg_n_15_[10] ,\col_fu_40_reg_n_15_[9] ,\col_fu_40_reg_n_15_[8] ,\col_fu_40_reg_n_15_[7] ,\col_fu_40_reg_n_15_[6] ,\col_fu_40_reg_n_15_[5] ,\col_fu_40_reg_n_15_[4] ,\col_fu_40_reg_n_15_[3] ,\col_fu_40_reg_n_15_[2] ,\col_fu_40_reg_n_15_[1] }),
        .\col_fu_40_reg[1] (\col_fu_40_reg[1]_0 ),
        .icmp_ln82_fu_84_p2(icmp_ln82_fu_84_p2),
        .icmp_ln82_reg_132(icmp_ln82_reg_132),
        .img1b_data_empty_n(img1b_data_empty_n));
  LUT6 #(
    .INIT(64'hFFFFAAAAEEEFAAAA)) 
    grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_ap_start_reg_i_1
       (.I0(E),
        .I1(icmp_ln82_reg_132),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_15_[0] ),
        .I4(\col_fu_40_reg[1]_0 ),
        .I5(ram_reg_i_43__1_n_15),
        .O(\icmp_ln82_reg_132_reg[0]_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \icmp_ln82_reg_132[0]_i_1 
       (.I0(\ap_CS_fsm_reg_n_15_[0] ),
        .I1(img1b_data_empty_n),
        .I2(ap_enable_reg_pp0_iter1),
        .O(col_fu_401));
  FDRE \icmp_ln82_reg_132_reg[0] 
       (.C(ap_clk),
        .CE(col_fu_401),
        .D(icmp_ln82_fu_84_p2),
        .Q(icmp_ln82_reg_132),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAA00800080008000)) 
    \mOutPtr[0]_i_2__2 
       (.I0(Q[1]),
        .I1(ap_ready_int),
        .I2(icmp_ln82_reg_132),
        .I3(img1b_data_empty_n),
        .I4(\ap_CS_fsm_reg_n_15_[0] ),
        .I5(ap_enable_reg_pp0_iter1),
        .O(pop__0));
  LUT5 #(
    .INIT(32'hFFFF1000)) 
    ram_reg_i_1__0
       (.I0(ram_reg_i_43__1_n_15),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ram_reg_i_44__0_n_15),
        .O(ce0));
  LUT4 #(
    .INIT(16'hFF20)) 
    ram_reg_i_1__1
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(ap_ready_int),
        .I3(ram_reg_i_44__0_n_15),
        .O(\ap_CS_fsm_reg[3] ));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    ram_reg_i_2__1
       (.I0(ram_reg_6),
        .I1(D[7]),
        .I2(tmp_hist1_addr_reg_141[7]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(ap_CS_fsm_pp0_stage1),
        .O(ADDRARDADDR[7]));
  LUT6 #(
    .INIT(64'hFAAAEEAAEEAAEEAA)) 
    ram_reg_i_2__2
       (.I0(ram_reg_6),
        .I1(D[7]),
        .I2(tmp_hist_addr_reg_136[7]),
        .I3(ram_reg_0),
        .I4(\ap_CS_fsm_reg_n_15_[0] ),
        .I5(ap_enable_reg_pp0_iter1),
        .O(\tmp_hist_addr_reg_136_reg[7]_0 [7]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    ram_reg_i_3__1
       (.I0(ram_reg_5),
        .I1(D[6]),
        .I2(tmp_hist1_addr_reg_141[6]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(ap_CS_fsm_pp0_stage1),
        .O(ADDRARDADDR[6]));
  LUT6 #(
    .INIT(64'hFAAAEEAAEEAAEEAA)) 
    ram_reg_i_3__2
       (.I0(ram_reg_5),
        .I1(D[6]),
        .I2(tmp_hist_addr_reg_136[6]),
        .I3(ram_reg_0),
        .I4(\ap_CS_fsm_reg_n_15_[0] ),
        .I5(ap_enable_reg_pp0_iter1),
        .O(\tmp_hist_addr_reg_136_reg[7]_0 [6]));
  LUT6 #(
    .INIT(64'h444444440F000000)) 
    ram_reg_i_42__0
       (.I0(ram_reg_i_43__1_n_15),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln62_fu_70_p2),
        .I3(ram_reg_8),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(WEA));
  LUT6 #(
    .INIT(64'h888888880F000000)) 
    ram_reg_i_42__1
       (.I0(col_fu_401),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln62_fu_70_p2),
        .I3(ram_reg_8),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(ap_enable_reg_pp0_iter1_reg_0));
  LUT6 #(
    .INIT(64'h8A8A8A0000008A00)) 
    ram_reg_i_43__0
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(img1b_data_empty_n),
        .I2(icmp_ln82_reg_132),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(\ap_CS_fsm_reg_n_15_[0] ),
        .I5(\col_fu_40_reg[1]_0 ),
        .O(ap_ready_int));
  LUT6 #(
    .INIT(64'h0000B800FFFFFFFF)) 
    ram_reg_i_43__1
       (.I0(\col_fu_40_reg[1]_0 ),
        .I1(\ap_CS_fsm_reg_n_15_[0] ),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(icmp_ln82_reg_132),
        .I4(img1b_data_empty_n),
        .I5(ap_CS_fsm_pp0_stage1),
        .O(ram_reg_i_43__1_n_15));
  LUT6 #(
    .INIT(64'hAFACA0ACA0ACA0AC)) 
    ram_reg_i_44__0
       (.I0(ram_reg_9),
        .I1(ram_reg_10),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(col_fu_401),
        .O(ram_reg_i_44__0_n_15));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    ram_reg_i_4__1
       (.I0(ram_reg_4),
        .I1(D[5]),
        .I2(tmp_hist1_addr_reg_141[5]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(ap_CS_fsm_pp0_stage1),
        .O(ADDRARDADDR[5]));
  LUT6 #(
    .INIT(64'hFAAAEEAAEEAAEEAA)) 
    ram_reg_i_4__2
       (.I0(ram_reg_4),
        .I1(D[5]),
        .I2(tmp_hist_addr_reg_136[5]),
        .I3(ram_reg_0),
        .I4(\ap_CS_fsm_reg_n_15_[0] ),
        .I5(ap_enable_reg_pp0_iter1),
        .O(\tmp_hist_addr_reg_136_reg[7]_0 [5]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    ram_reg_i_5__1
       (.I0(ram_reg_3),
        .I1(D[4]),
        .I2(tmp_hist1_addr_reg_141[4]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(ap_CS_fsm_pp0_stage1),
        .O(ADDRARDADDR[4]));
  LUT6 #(
    .INIT(64'hFAAAEEAAEEAAEEAA)) 
    ram_reg_i_5__2
       (.I0(ram_reg_3),
        .I1(D[4]),
        .I2(tmp_hist_addr_reg_136[4]),
        .I3(ram_reg_0),
        .I4(\ap_CS_fsm_reg_n_15_[0] ),
        .I5(ap_enable_reg_pp0_iter1),
        .O(\tmp_hist_addr_reg_136_reg[7]_0 [4]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    ram_reg_i_6__1
       (.I0(ram_reg_2),
        .I1(D[3]),
        .I2(tmp_hist1_addr_reg_141[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(ap_CS_fsm_pp0_stage1),
        .O(ADDRARDADDR[3]));
  LUT6 #(
    .INIT(64'hFAAAEEAAEEAAEEAA)) 
    ram_reg_i_6__2
       (.I0(ram_reg_2),
        .I1(D[3]),
        .I2(tmp_hist_addr_reg_136[3]),
        .I3(ram_reg_0),
        .I4(\ap_CS_fsm_reg_n_15_[0] ),
        .I5(ap_enable_reg_pp0_iter1),
        .O(\tmp_hist_addr_reg_136_reg[7]_0 [3]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    ram_reg_i_7__1
       (.I0(ram_reg_1),
        .I1(D[2]),
        .I2(tmp_hist1_addr_reg_141[2]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(ap_CS_fsm_pp0_stage1),
        .O(ADDRARDADDR[2]));
  LUT6 #(
    .INIT(64'hFAAAEEAAEEAAEEAA)) 
    ram_reg_i_7__2
       (.I0(ram_reg_1),
        .I1(D[2]),
        .I2(tmp_hist_addr_reg_136[2]),
        .I3(ram_reg_0),
        .I4(\ap_CS_fsm_reg_n_15_[0] ),
        .I5(ap_enable_reg_pp0_iter1),
        .O(\tmp_hist_addr_reg_136_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    ram_reg_i_8__1
       (.I0(ram_reg),
        .I1(D[1]),
        .I2(tmp_hist1_addr_reg_141[1]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(ap_CS_fsm_pp0_stage1),
        .O(ADDRARDADDR[1]));
  LUT6 #(
    .INIT(64'hFAAAEEAAEEAAEEAA)) 
    ram_reg_i_8__2
       (.I0(ram_reg),
        .I1(D[1]),
        .I2(tmp_hist_addr_reg_136[1]),
        .I3(ram_reg_0),
        .I4(\ap_CS_fsm_reg_n_15_[0] ),
        .I5(ap_enable_reg_pp0_iter1),
        .O(\tmp_hist_addr_reg_136_reg[7]_0 [1]));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAEEAAAA)) 
    ram_reg_i_9__1
       (.I0(ram_reg_7),
        .I1(D[0]),
        .I2(tmp_hist1_addr_reg_141[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(ap_CS_fsm_pp0_stage1),
        .O(ADDRARDADDR[0]));
  LUT6 #(
    .INIT(64'hFAAAEEAAEEAAEEAA)) 
    ram_reg_i_9__2
       (.I0(ram_reg_7),
        .I1(D[0]),
        .I2(tmp_hist_addr_reg_136[0]),
        .I3(ram_reg_0),
        .I4(\ap_CS_fsm_reg_n_15_[0] ),
        .I5(ap_enable_reg_pp0_iter1),
        .O(\tmp_hist_addr_reg_136_reg[7]_0 [0]));
  FDRE \tmp_hist1_addr_reg_141_reg[0] 
       (.C(ap_clk),
        .CE(col_fu_401),
        .D(D[0]),
        .Q(tmp_hist1_addr_reg_141[0]),
        .R(1'b0));
  FDRE \tmp_hist1_addr_reg_141_reg[1] 
       (.C(ap_clk),
        .CE(col_fu_401),
        .D(D[1]),
        .Q(tmp_hist1_addr_reg_141[1]),
        .R(1'b0));
  FDRE \tmp_hist1_addr_reg_141_reg[2] 
       (.C(ap_clk),
        .CE(col_fu_401),
        .D(D[2]),
        .Q(tmp_hist1_addr_reg_141[2]),
        .R(1'b0));
  FDRE \tmp_hist1_addr_reg_141_reg[3] 
       (.C(ap_clk),
        .CE(col_fu_401),
        .D(D[3]),
        .Q(tmp_hist1_addr_reg_141[3]),
        .R(1'b0));
  FDRE \tmp_hist1_addr_reg_141_reg[4] 
       (.C(ap_clk),
        .CE(col_fu_401),
        .D(D[4]),
        .Q(tmp_hist1_addr_reg_141[4]),
        .R(1'b0));
  FDRE \tmp_hist1_addr_reg_141_reg[5] 
       (.C(ap_clk),
        .CE(col_fu_401),
        .D(D[5]),
        .Q(tmp_hist1_addr_reg_141[5]),
        .R(1'b0));
  FDRE \tmp_hist1_addr_reg_141_reg[6] 
       (.C(ap_clk),
        .CE(col_fu_401),
        .D(D[6]),
        .Q(tmp_hist1_addr_reg_141[6]),
        .R(1'b0));
  FDRE \tmp_hist1_addr_reg_141_reg[7] 
       (.C(ap_clk),
        .CE(col_fu_401),
        .D(D[7]),
        .Q(tmp_hist1_addr_reg_141[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h808080A0A0A080A0)) 
    \tmp_hist_addr_reg_136[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(img1b_data_empty_n),
        .I2(icmp_ln82_reg_132),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(\ap_CS_fsm_reg_n_15_[0] ),
        .I5(\col_fu_40_reg[1]_0 ),
        .O(tmp_hist_addr_reg_1360));
  FDRE \tmp_hist_addr_reg_136_reg[0] 
       (.C(ap_clk),
        .CE(tmp_hist_addr_reg_1360),
        .D(D[0]),
        .Q(tmp_hist_addr_reg_136[0]),
        .R(1'b0));
  FDRE \tmp_hist_addr_reg_136_reg[1] 
       (.C(ap_clk),
        .CE(tmp_hist_addr_reg_1360),
        .D(D[1]),
        .Q(tmp_hist_addr_reg_136[1]),
        .R(1'b0));
  FDRE \tmp_hist_addr_reg_136_reg[2] 
       (.C(ap_clk),
        .CE(tmp_hist_addr_reg_1360),
        .D(D[2]),
        .Q(tmp_hist_addr_reg_136[2]),
        .R(1'b0));
  FDRE \tmp_hist_addr_reg_136_reg[3] 
       (.C(ap_clk),
        .CE(tmp_hist_addr_reg_1360),
        .D(D[3]),
        .Q(tmp_hist_addr_reg_136[3]),
        .R(1'b0));
  FDRE \tmp_hist_addr_reg_136_reg[4] 
       (.C(ap_clk),
        .CE(tmp_hist_addr_reg_1360),
        .D(D[4]),
        .Q(tmp_hist_addr_reg_136[4]),
        .R(1'b0));
  FDRE \tmp_hist_addr_reg_136_reg[5] 
       (.C(ap_clk),
        .CE(tmp_hist_addr_reg_1360),
        .D(D[5]),
        .Q(tmp_hist_addr_reg_136[5]),
        .R(1'b0));
  FDRE \tmp_hist_addr_reg_136_reg[6] 
       (.C(ap_clk),
        .CE(tmp_hist_addr_reg_1360),
        .D(D[6]),
        .Q(tmp_hist_addr_reg_136[6]),
        .R(1'b0));
  FDRE \tmp_hist_addr_reg_136_reg[7] 
       (.C(ap_clk),
        .CE(tmp_hist_addr_reg_1360),
        .D(D[7]),
        .Q(tmp_hist_addr_reg_136[7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HIST_INITIALIZE_LOOP
   (\ap_CS_fsm_reg[4] ,
    \i_fu_30_reg[7]_0 ,
    tmp_hist_address0__15,
    icmp_ln62_fu_70_p2,
    D,
    ap_done_reg_reg,
    ap_done_cache_reg,
    ap_clk,
    Q,
    ap_loop_init_int_reg,
    SR,
    \ap_CS_fsm_reg[2] ,
    ap_rst_n,
    ap_done_reg,
    start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_empty_n);
  output \ap_CS_fsm_reg[4] ;
  output [6:0]\i_fu_30_reg[7]_0 ;
  output [0:0]tmp_hist_address0__15;
  output icmp_ln62_fu_70_p2;
  output [1:0]D;
  output ap_done_reg_reg;
  input ap_done_cache_reg;
  input ap_clk;
  input [3:0]Q;
  input ap_loop_init_int_reg;
  input [0:0]SR;
  input \ap_CS_fsm_reg[2] ;
  input ap_rst_n;
  input ap_done_reg;
  input start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_empty_n;

  wire [1:0]D;
  wire [3:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[4] ;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_done_reg;
  wire ap_done_reg_reg;
  wire ap_loop_init_int_reg;
  wire ap_rst_n;
  wire i_fu_30;
  wire [6:0]\i_fu_30_reg[7]_0 ;
  wire \i_fu_30_reg_n_15_[0] ;
  wire \i_fu_30_reg_n_15_[8] ;
  wire icmp_ln62_fu_70_p2;
  wire [8:0]p_0_in;
  wire start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_empty_n;
  wire [0:0]tmp_hist_address0__15;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_23 flow_control_loop_pipe_sequential_init_U
       (.D(p_0_in),
        .E(i_fu_30),
        .Q(Q),
        .SR(SR),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .\ap_CS_fsm_reg[3] (D),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm_reg[4] ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_reg(ap_done_reg_reg),
        .ap_loop_init_int_reg_0(ap_loop_init_int_reg),
        .ap_rst_n(ap_rst_n),
        .\i_fu_30_reg[2] (icmp_ln62_fu_70_p2),
        .\i_fu_30_reg[8] ({\i_fu_30_reg_n_15_[8] ,\i_fu_30_reg[7]_0 ,\i_fu_30_reg_n_15_[0] }),
        .start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_empty_n(start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_empty_n),
        .tmp_hist_address0__15(tmp_hist_address0__15));
  FDRE \i_fu_30_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_30),
        .D(p_0_in[0]),
        .Q(\i_fu_30_reg_n_15_[0] ),
        .R(1'b0));
  FDRE \i_fu_30_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_30),
        .D(p_0_in[1]),
        .Q(\i_fu_30_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \i_fu_30_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_30),
        .D(p_0_in[2]),
        .Q(\i_fu_30_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \i_fu_30_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_30),
        .D(p_0_in[3]),
        .Q(\i_fu_30_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \i_fu_30_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_30),
        .D(p_0_in[4]),
        .Q(\i_fu_30_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \i_fu_30_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_30),
        .D(p_0_in[5]),
        .Q(\i_fu_30_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \i_fu_30_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_30),
        .D(p_0_in[6]),
        .Q(\i_fu_30_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \i_fu_30_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_30),
        .D(p_0_in[7]),
        .Q(\i_fu_30_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \i_fu_30_reg[8] 
       (.C(ap_clk),
        .CE(i_fu_30),
        .D(p_0_in[8]),
        .Q(\i_fu_30_reg_n_15_[8] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP
   (hist_0_we0,
    \i_8_fu_32_reg[1]_0 ,
    \i_8_fu_32_reg[2]_0 ,
    \i_8_fu_32_reg[3]_0 ,
    \i_8_fu_32_reg[4]_0 ,
    \i_8_fu_32_reg[5]_0 ,
    \i_8_fu_32_reg[6]_0 ,
    \i_8_fu_32_reg[7]_0 ,
    \i_8_fu_32_reg[0]_0 ,
    WEA,
    D,
    \ap_CS_fsm_reg[2] ,
    hist_0_address0,
    grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0,
    ap_done_cache_reg,
    ap_clk,
    tmp_hist1_q0,
    S,
    \value_reg_138_reg[7]_0 ,
    \value_reg_138_reg[11]_0 ,
    \value_reg_138_reg[15]_0 ,
    \value_reg_138_reg[19]_0 ,
    \value_reg_138_reg[23]_0 ,
    \value_reg_138_reg[27]_0 ,
    \value_reg_138_reg[31]_0 ,
    Q,
    grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg,
    ram_reg,
    ram_reg_0,
    tmp_hist_address0__15,
    ap_rst_n,
    icmp_ln77_fu_96_p2__23);
  output hist_0_we0;
  output \i_8_fu_32_reg[1]_0 ;
  output \i_8_fu_32_reg[2]_0 ;
  output \i_8_fu_32_reg[3]_0 ;
  output \i_8_fu_32_reg[4]_0 ;
  output \i_8_fu_32_reg[5]_0 ;
  output \i_8_fu_32_reg[6]_0 ;
  output \i_8_fu_32_reg[7]_0 ;
  output \i_8_fu_32_reg[0]_0 ;
  output [0:0]WEA;
  output [1:0]D;
  output \ap_CS_fsm_reg[2] ;
  output [7:0]hist_0_address0;
  output [31:0]grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0;
  input ap_done_cache_reg;
  input ap_clk;
  input [30:0]tmp_hist1_q0;
  input [3:0]S;
  input [3:0]\value_reg_138_reg[7]_0 ;
  input [3:0]\value_reg_138_reg[11]_0 ;
  input [3:0]\value_reg_138_reg[15]_0 ;
  input [3:0]\value_reg_138_reg[19]_0 ;
  input [3:0]\value_reg_138_reg[23]_0 ;
  input [3:0]\value_reg_138_reg[27]_0 ;
  input [3:0]\value_reg_138_reg[31]_0 ;
  input [2:0]Q;
  input grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg;
  input [6:0]ram_reg;
  input ram_reg_0;
  input [0:0]tmp_hist_address0__15;
  input ap_rst_n;
  input icmp_ln77_fu_96_p2__23;

  wire [1:0]D;
  wire [2:0]Q;
  wire [3:0]S;
  wire [0:0]WEA;
  wire [8:0]add_ln117_fu_89_p2;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_rst_n;
  wire flow_control_loop_pipe_sequential_init_U_n_36;
  wire flow_control_loop_pipe_sequential_init_U_n_37;
  wire flow_control_loop_pipe_sequential_init_U_n_38;
  wire flow_control_loop_pipe_sequential_init_U_n_40;
  wire flow_control_loop_pipe_sequential_init_U_n_41;
  wire grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_ready;
  wire grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg;
  wire [31:0]grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0;
  wire [7:0]hist_0_address0;
  wire hist_0_we0;
  wire i_8_fu_320;
  wire i_8_fu_321;
  wire \i_8_fu_32[7]_i_3_n_15 ;
  wire \i_8_fu_32_reg[0]_0 ;
  wire \i_8_fu_32_reg[1]_0 ;
  wire \i_8_fu_32_reg[2]_0 ;
  wire \i_8_fu_32_reg[3]_0 ;
  wire \i_8_fu_32_reg[4]_0 ;
  wire \i_8_fu_32_reg[5]_0 ;
  wire \i_8_fu_32_reg[6]_0 ;
  wire \i_8_fu_32_reg[7]_0 ;
  wire \i_8_fu_32_reg_n_15_[0] ;
  wire \i_8_fu_32_reg_n_15_[1] ;
  wire \i_8_fu_32_reg_n_15_[2] ;
  wire \i_8_fu_32_reg_n_15_[3] ;
  wire \i_8_fu_32_reg_n_15_[4] ;
  wire \i_8_fu_32_reg_n_15_[5] ;
  wire \i_8_fu_32_reg_n_15_[6] ;
  wire \i_8_fu_32_reg_n_15_[7] ;
  wire \i_8_fu_32_reg_n_15_[8] ;
  wire icmp_ln77_fu_96_p2__23;
  wire [6:0]ram_reg;
  wire ram_reg_0;
  wire [30:0]tmp_hist1_q0;
  wire [0:0]tmp_hist_address0__15;
  wire [31:0]value_fu_106_p2;
  wire value_fu_106_p2_carry__0_n_15;
  wire value_fu_106_p2_carry__0_n_16;
  wire value_fu_106_p2_carry__0_n_17;
  wire value_fu_106_p2_carry__0_n_18;
  wire value_fu_106_p2_carry__1_n_15;
  wire value_fu_106_p2_carry__1_n_16;
  wire value_fu_106_p2_carry__1_n_17;
  wire value_fu_106_p2_carry__1_n_18;
  wire value_fu_106_p2_carry__2_n_15;
  wire value_fu_106_p2_carry__2_n_16;
  wire value_fu_106_p2_carry__2_n_17;
  wire value_fu_106_p2_carry__2_n_18;
  wire value_fu_106_p2_carry__3_n_15;
  wire value_fu_106_p2_carry__3_n_16;
  wire value_fu_106_p2_carry__3_n_17;
  wire value_fu_106_p2_carry__3_n_18;
  wire value_fu_106_p2_carry__4_n_15;
  wire value_fu_106_p2_carry__4_n_16;
  wire value_fu_106_p2_carry__4_n_17;
  wire value_fu_106_p2_carry__4_n_18;
  wire value_fu_106_p2_carry__5_n_15;
  wire value_fu_106_p2_carry__5_n_16;
  wire value_fu_106_p2_carry__5_n_17;
  wire value_fu_106_p2_carry__5_n_18;
  wire value_fu_106_p2_carry__6_n_16;
  wire value_fu_106_p2_carry__6_n_17;
  wire value_fu_106_p2_carry__6_n_18;
  wire value_fu_106_p2_carry_n_15;
  wire value_fu_106_p2_carry_n_16;
  wire value_fu_106_p2_carry_n_17;
  wire value_fu_106_p2_carry_n_18;
  wire [3:0]\value_reg_138_reg[11]_0 ;
  wire [3:0]\value_reg_138_reg[15]_0 ;
  wire [3:0]\value_reg_138_reg[19]_0 ;
  wire [3:0]\value_reg_138_reg[23]_0 ;
  wire [3:0]\value_reg_138_reg[27]_0 ;
  wire [3:0]\value_reg_138_reg[31]_0 ;
  wire [3:0]\value_reg_138_reg[7]_0 ;
  wire [7:0]zext_ln117_reg_123;
  wire \zext_ln117_reg_123[7]_i_4_n_15 ;
  wire [3:3]NLW_value_fu_106_p2_carry__6_CO_UNCONNECTED;

  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_41),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1),
        .Q(hist_0_we0),
        .R(ap_done_cache_reg));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_22 flow_control_loop_pipe_sequential_init_U
       (.D(add_ln117_fu_89_p2),
        .E(i_8_fu_320),
        .Q({\i_8_fu_32_reg_n_15_[8] ,\i_8_fu_32_reg_n_15_[7] ,\i_8_fu_32_reg_n_15_[6] ,\i_8_fu_32_reg_n_15_[5] ,\i_8_fu_32_reg_n_15_[4] ,\i_8_fu_32_reg_n_15_[3] ,\i_8_fu_32_reg_n_15_[2] ,\i_8_fu_32_reg_n_15_[1] ,\i_8_fu_32_reg_n_15_[0] }),
        .SR(flow_control_loop_pipe_sequential_init_U_n_40),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .\ap_CS_fsm_reg[4] (Q),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_rst_n(ap_rst_n),
        .grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_ready(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_ready),
        .grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg(D),
        .grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_0(flow_control_loop_pipe_sequential_init_U_n_36),
        .grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_1(flow_control_loop_pipe_sequential_init_U_n_41),
        .grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_2(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg),
        .grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_3(\zext_ln117_reg_123[7]_i_4_n_15 ),
        .i_8_fu_321(i_8_fu_321),
        .\i_8_fu_32_reg[0] (\i_8_fu_32_reg[0]_0 ),
        .\i_8_fu_32_reg[0]_0 (flow_control_loop_pipe_sequential_init_U_n_37),
        .\i_8_fu_32_reg[1] (\i_8_fu_32_reg[1]_0 ),
        .\i_8_fu_32_reg[2] (\i_8_fu_32_reg[2]_0 ),
        .\i_8_fu_32_reg[3] (\i_8_fu_32_reg[3]_0 ),
        .\i_8_fu_32_reg[4] (\i_8_fu_32_reg[4]_0 ),
        .\i_8_fu_32_reg[5] (\i_8_fu_32_reg[5]_0 ),
        .\i_8_fu_32_reg[5]_0 (flow_control_loop_pipe_sequential_init_U_n_38),
        .\i_8_fu_32_reg[5]_1 (\i_8_fu_32[7]_i_3_n_15 ),
        .\i_8_fu_32_reg[6] (\i_8_fu_32_reg[6]_0 ),
        .\i_8_fu_32_reg[7] (\i_8_fu_32_reg[7]_0 ),
        .icmp_ln77_fu_96_p2__23(icmp_ln77_fu_96_p2__23),
        .ram_reg(ram_reg),
        .ram_reg_0(ram_reg_0),
        .tmp_hist_address0__15(tmp_hist_address0__15),
        .zext_ln117_reg_123({zext_ln117_reg_123[5],zext_ln117_reg_123[0]}));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \i_8_fu_32[7]_i_3 
       (.I0(\i_8_fu_32_reg_n_15_[2] ),
        .I1(\i_8_fu_32_reg_n_15_[1] ),
        .I2(\i_8_fu_32_reg_n_15_[0] ),
        .I3(\i_8_fu_32_reg_n_15_[3] ),
        .O(\i_8_fu_32[7]_i_3_n_15 ));
  FDRE \i_8_fu_32_reg[0] 
       (.C(ap_clk),
        .CE(i_8_fu_320),
        .D(add_ln117_fu_89_p2[0]),
        .Q(\i_8_fu_32_reg_n_15_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_40));
  FDRE \i_8_fu_32_reg[1] 
       (.C(ap_clk),
        .CE(i_8_fu_320),
        .D(add_ln117_fu_89_p2[1]),
        .Q(\i_8_fu_32_reg_n_15_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_40));
  FDRE \i_8_fu_32_reg[2] 
       (.C(ap_clk),
        .CE(i_8_fu_320),
        .D(add_ln117_fu_89_p2[2]),
        .Q(\i_8_fu_32_reg_n_15_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_40));
  FDRE \i_8_fu_32_reg[3] 
       (.C(ap_clk),
        .CE(i_8_fu_320),
        .D(add_ln117_fu_89_p2[3]),
        .Q(\i_8_fu_32_reg_n_15_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_40));
  FDRE \i_8_fu_32_reg[4] 
       (.C(ap_clk),
        .CE(i_8_fu_320),
        .D(add_ln117_fu_89_p2[4]),
        .Q(\i_8_fu_32_reg_n_15_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_40));
  FDRE \i_8_fu_32_reg[5] 
       (.C(ap_clk),
        .CE(i_8_fu_320),
        .D(add_ln117_fu_89_p2[5]),
        .Q(\i_8_fu_32_reg_n_15_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_40));
  FDRE \i_8_fu_32_reg[6] 
       (.C(ap_clk),
        .CE(i_8_fu_320),
        .D(add_ln117_fu_89_p2[6]),
        .Q(\i_8_fu_32_reg_n_15_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_40));
  FDRE \i_8_fu_32_reg[7] 
       (.C(ap_clk),
        .CE(i_8_fu_320),
        .D(add_ln117_fu_89_p2[7]),
        .Q(\i_8_fu_32_reg_n_15_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_40));
  FDRE \i_8_fu_32_reg[8] 
       (.C(ap_clk),
        .CE(i_8_fu_320),
        .D(add_ln117_fu_89_p2[8]),
        .Q(\i_8_fu_32_reg_n_15_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_40));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_10__0
       (.I0(Q[2]),
        .I1(hist_0_we0),
        .O(WEA));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 value_fu_106_p2_carry
       (.CI(1'b0),
        .CO({value_fu_106_p2_carry_n_15,value_fu_106_p2_carry_n_16,value_fu_106_p2_carry_n_17,value_fu_106_p2_carry_n_18}),
        .CYINIT(1'b0),
        .DI(tmp_hist1_q0[3:0]),
        .O(value_fu_106_p2[3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 value_fu_106_p2_carry__0
       (.CI(value_fu_106_p2_carry_n_15),
        .CO({value_fu_106_p2_carry__0_n_15,value_fu_106_p2_carry__0_n_16,value_fu_106_p2_carry__0_n_17,value_fu_106_p2_carry__0_n_18}),
        .CYINIT(1'b0),
        .DI(tmp_hist1_q0[7:4]),
        .O(value_fu_106_p2[7:4]),
        .S(\value_reg_138_reg[7]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 value_fu_106_p2_carry__1
       (.CI(value_fu_106_p2_carry__0_n_15),
        .CO({value_fu_106_p2_carry__1_n_15,value_fu_106_p2_carry__1_n_16,value_fu_106_p2_carry__1_n_17,value_fu_106_p2_carry__1_n_18}),
        .CYINIT(1'b0),
        .DI(tmp_hist1_q0[11:8]),
        .O(value_fu_106_p2[11:8]),
        .S(\value_reg_138_reg[11]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 value_fu_106_p2_carry__2
       (.CI(value_fu_106_p2_carry__1_n_15),
        .CO({value_fu_106_p2_carry__2_n_15,value_fu_106_p2_carry__2_n_16,value_fu_106_p2_carry__2_n_17,value_fu_106_p2_carry__2_n_18}),
        .CYINIT(1'b0),
        .DI(tmp_hist1_q0[15:12]),
        .O(value_fu_106_p2[15:12]),
        .S(\value_reg_138_reg[15]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 value_fu_106_p2_carry__3
       (.CI(value_fu_106_p2_carry__2_n_15),
        .CO({value_fu_106_p2_carry__3_n_15,value_fu_106_p2_carry__3_n_16,value_fu_106_p2_carry__3_n_17,value_fu_106_p2_carry__3_n_18}),
        .CYINIT(1'b0),
        .DI(tmp_hist1_q0[19:16]),
        .O(value_fu_106_p2[19:16]),
        .S(\value_reg_138_reg[19]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 value_fu_106_p2_carry__4
       (.CI(value_fu_106_p2_carry__3_n_15),
        .CO({value_fu_106_p2_carry__4_n_15,value_fu_106_p2_carry__4_n_16,value_fu_106_p2_carry__4_n_17,value_fu_106_p2_carry__4_n_18}),
        .CYINIT(1'b0),
        .DI(tmp_hist1_q0[23:20]),
        .O(value_fu_106_p2[23:20]),
        .S(\value_reg_138_reg[23]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 value_fu_106_p2_carry__5
       (.CI(value_fu_106_p2_carry__4_n_15),
        .CO({value_fu_106_p2_carry__5_n_15,value_fu_106_p2_carry__5_n_16,value_fu_106_p2_carry__5_n_17,value_fu_106_p2_carry__5_n_18}),
        .CYINIT(1'b0),
        .DI(tmp_hist1_q0[27:24]),
        .O(value_fu_106_p2[27:24]),
        .S(\value_reg_138_reg[27]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 value_fu_106_p2_carry__6
       (.CI(value_fu_106_p2_carry__5_n_15),
        .CO({NLW_value_fu_106_p2_carry__6_CO_UNCONNECTED[3],value_fu_106_p2_carry__6_n_16,value_fu_106_p2_carry__6_n_17,value_fu_106_p2_carry__6_n_18}),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_hist1_q0[30:28]}),
        .O(value_fu_106_p2[31:28]),
        .S(\value_reg_138_reg[31]_0 ));
  FDRE \value_reg_138_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(value_fu_106_p2[0]),
        .Q(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0[0]),
        .R(1'b0));
  FDRE \value_reg_138_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(value_fu_106_p2[10]),
        .Q(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0[10]),
        .R(1'b0));
  FDRE \value_reg_138_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(value_fu_106_p2[11]),
        .Q(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0[11]),
        .R(1'b0));
  FDRE \value_reg_138_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(value_fu_106_p2[12]),
        .Q(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0[12]),
        .R(1'b0));
  FDRE \value_reg_138_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(value_fu_106_p2[13]),
        .Q(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0[13]),
        .R(1'b0));
  FDRE \value_reg_138_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(value_fu_106_p2[14]),
        .Q(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0[14]),
        .R(1'b0));
  FDRE \value_reg_138_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(value_fu_106_p2[15]),
        .Q(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0[15]),
        .R(1'b0));
  FDRE \value_reg_138_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(value_fu_106_p2[16]),
        .Q(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0[16]),
        .R(1'b0));
  FDRE \value_reg_138_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(value_fu_106_p2[17]),
        .Q(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0[17]),
        .R(1'b0));
  FDRE \value_reg_138_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(value_fu_106_p2[18]),
        .Q(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0[18]),
        .R(1'b0));
  FDRE \value_reg_138_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(value_fu_106_p2[19]),
        .Q(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0[19]),
        .R(1'b0));
  FDRE \value_reg_138_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(value_fu_106_p2[1]),
        .Q(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0[1]),
        .R(1'b0));
  FDRE \value_reg_138_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(value_fu_106_p2[20]),
        .Q(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0[20]),
        .R(1'b0));
  FDRE \value_reg_138_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(value_fu_106_p2[21]),
        .Q(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0[21]),
        .R(1'b0));
  FDRE \value_reg_138_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(value_fu_106_p2[22]),
        .Q(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0[22]),
        .R(1'b0));
  FDRE \value_reg_138_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(value_fu_106_p2[23]),
        .Q(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0[23]),
        .R(1'b0));
  FDRE \value_reg_138_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(value_fu_106_p2[24]),
        .Q(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0[24]),
        .R(1'b0));
  FDRE \value_reg_138_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(value_fu_106_p2[25]),
        .Q(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0[25]),
        .R(1'b0));
  FDRE \value_reg_138_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(value_fu_106_p2[26]),
        .Q(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0[26]),
        .R(1'b0));
  FDRE \value_reg_138_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(value_fu_106_p2[27]),
        .Q(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0[27]),
        .R(1'b0));
  FDRE \value_reg_138_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(value_fu_106_p2[28]),
        .Q(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0[28]),
        .R(1'b0));
  FDRE \value_reg_138_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(value_fu_106_p2[29]),
        .Q(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0[29]),
        .R(1'b0));
  FDRE \value_reg_138_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(value_fu_106_p2[2]),
        .Q(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0[2]),
        .R(1'b0));
  FDRE \value_reg_138_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(value_fu_106_p2[30]),
        .Q(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0[30]),
        .R(1'b0));
  FDRE \value_reg_138_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(value_fu_106_p2[31]),
        .Q(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0[31]),
        .R(1'b0));
  FDRE \value_reg_138_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(value_fu_106_p2[3]),
        .Q(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0[3]),
        .R(1'b0));
  FDRE \value_reg_138_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(value_fu_106_p2[4]),
        .Q(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0[4]),
        .R(1'b0));
  FDRE \value_reg_138_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(value_fu_106_p2[5]),
        .Q(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0[5]),
        .R(1'b0));
  FDRE \value_reg_138_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(value_fu_106_p2[6]),
        .Q(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0[6]),
        .R(1'b0));
  FDRE \value_reg_138_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(value_fu_106_p2[7]),
        .Q(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0[7]),
        .R(1'b0));
  FDRE \value_reg_138_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(value_fu_106_p2[8]),
        .Q(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0[8]),
        .R(1'b0));
  FDRE \value_reg_138_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(value_fu_106_p2[9]),
        .Q(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    \zext_ln117_reg_123[7]_i_4 
       (.I0(\i_8_fu_32_reg_n_15_[6] ),
        .I1(\i_8_fu_32_reg_n_15_[5] ),
        .I2(\i_8_fu_32_reg_n_15_[4] ),
        .I3(\i_8_fu_32_reg_n_15_[3] ),
        .O(\zext_ln117_reg_123[7]_i_4_n_15 ));
  FDRE \zext_ln117_reg_123_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln117_reg_123[0]),
        .Q(hist_0_address0[0]),
        .R(1'b0));
  FDRE \zext_ln117_reg_123_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln117_reg_123[1]),
        .Q(hist_0_address0[1]),
        .R(1'b0));
  FDRE \zext_ln117_reg_123_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln117_reg_123[2]),
        .Q(hist_0_address0[2]),
        .R(1'b0));
  FDRE \zext_ln117_reg_123_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln117_reg_123[3]),
        .Q(hist_0_address0[3]),
        .R(1'b0));
  FDRE \zext_ln117_reg_123_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln117_reg_123[4]),
        .Q(hist_0_address0[4]),
        .R(1'b0));
  FDRE \zext_ln117_reg_123_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln117_reg_123[5]),
        .Q(hist_0_address0[5]),
        .R(1'b0));
  FDRE \zext_ln117_reg_123_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln117_reg_123[6]),
        .Q(hist_0_address0[6]),
        .R(1'b0));
  FDRE \zext_ln117_reg_123_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln117_reg_123[7]),
        .Q(hist_0_address0[7]),
        .R(1'b0));
  FDRE \zext_ln117_reg_123_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_37),
        .Q(zext_ln117_reg_123[0]),
        .R(1'b0));
  FDRE \zext_ln117_reg_123_reg[1] 
       (.C(ap_clk),
        .CE(i_8_fu_321),
        .D(\i_8_fu_32_reg_n_15_[1] ),
        .Q(zext_ln117_reg_123[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_36));
  FDRE \zext_ln117_reg_123_reg[2] 
       (.C(ap_clk),
        .CE(i_8_fu_321),
        .D(\i_8_fu_32_reg_n_15_[2] ),
        .Q(zext_ln117_reg_123[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_36));
  FDRE \zext_ln117_reg_123_reg[3] 
       (.C(ap_clk),
        .CE(i_8_fu_321),
        .D(\i_8_fu_32_reg_n_15_[3] ),
        .Q(zext_ln117_reg_123[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_36));
  FDRE \zext_ln117_reg_123_reg[4] 
       (.C(ap_clk),
        .CE(i_8_fu_321),
        .D(\i_8_fu_32_reg_n_15_[4] ),
        .Q(zext_ln117_reg_123[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_36));
  FDRE \zext_ln117_reg_123_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_38),
        .Q(zext_ln117_reg_123[5]),
        .R(1'b0));
  FDRE \zext_ln117_reg_123_reg[6] 
       (.C(ap_clk),
        .CE(i_8_fu_321),
        .D(\i_8_fu_32_reg_n_15_[6] ),
        .Q(zext_ln117_reg_123[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_36));
  FDRE \zext_ln117_reg_123_reg[7] 
       (.C(ap_clk),
        .CE(i_8_fu_321),
        .D(\i_8_fu_32_reg_n_15_[7] ),
        .Q(zext_ln117_reg_123[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_36));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_OtsuThreshold_0_1080_1920_1_0_2_s
   (ap_rst,
    \ap_CS_fsm_reg[10] ,
    \ap_CS_fsm_reg[6]_0 ,
    we,
    pop__0,
    ap_return,
    ap_clk,
    start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_empty_n,
    otsuval_full_n,
    ap_rst_n,
    img1b_data_empty_n,
    D);
  output ap_rst;
  output \ap_CS_fsm_reg[10] ;
  output \ap_CS_fsm_reg[6]_0 ;
  output we;
  output pop__0;
  output [7:0]ap_return;
  input ap_clk;
  input start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_empty_n;
  input otsuval_full_n;
  input ap_rst_n;
  input img1b_data_empty_n;
  input [7:0]D;

  wire [7:0]D;
  wire [7:0]address0;
  wire \ap_CS_fsm[4]_i_3_n_15 ;
  wire \ap_CS_fsm[4]_i_4_n_15 ;
  wire \ap_CS_fsm_reg[10] ;
  wire \ap_CS_fsm_reg[6]_0 ;
  wire \ap_CS_fsm_reg_n_15_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state5_0;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state7_1;
  wire ap_CS_fsm_state9;
  wire [6:0]ap_NS_fsm;
  wire ap_NS_fsm13_out;
  wire ap_clk;
  wire ap_done_reg;
  wire [7:0]ap_return;
  wire ap_rst;
  wire ap_rst_n;
  wire ap_start0;
  wire ce0;
  wire grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_ap_start_reg_reg_n_15;
  wire grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_15;
  wire grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_16;
  wire grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_17;
  wire grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_18;
  wire grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_19;
  wire grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_20;
  wire grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_21;
  wire grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_22;
  wire grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_23;
  wire grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_24;
  wire grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_25;
  wire grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_26;
  wire grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_27;
  wire grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_28;
  wire grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_29;
  wire grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_30;
  wire grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_32;
  wire grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_35;
  wire grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_37;
  wire grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_38;
  wire grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_ap_start_reg_reg_n_15;
  wire grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_n_15;
  wire grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_n_16;
  wire grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_n_17;
  wire grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_n_18;
  wire grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_n_19;
  wire grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_n_20;
  wire grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_n_21;
  wire grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_n_22;
  wire grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_n_27;
  wire grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_n_15;
  wire [31:0]grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0;
  wire grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_n_16;
  wire grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_n_17;
  wire grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_n_18;
  wire grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_n_19;
  wire grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_n_20;
  wire grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_n_21;
  wire grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_n_22;
  wire grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_n_23;
  wire grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_n_24;
  wire grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_n_27;
  wire [31:0]grp_fu_652_p_din0;
  wire \grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ;
  wire grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101_ap_start_reg_i_1_n_15;
  wire \grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ;
  wire grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116_ap_start_reg_i_1_n_15;
  wire \grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/ap_CS_fsm_pp0_stage2 ;
  wire \grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/ap_enable_reg_pp0_iter0 ;
  wire \grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/icmp_ln99_fu_295_p2 ;
  wire grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_ap_start_reg_i_1_n_15;
  wire grp_xfOtsuKernel_fu_81_ap_start_reg_reg_n_15;
  wire grp_xfOtsuKernel_fu_81_n_16;
  wire grp_xfOtsuKernel_fu_81_n_22;
  wire grp_xfOtsuKernel_fu_81_n_23;
  wire grp_xfOtsuKernel_fu_81_n_38;
  wire grp_xfOtsuKernel_fu_81_n_39;
  wire grp_xfOtsuKernel_fu_81_n_40;
  wire grp_xfOtsuKernel_fu_81_n_41;
  wire grp_xfOtsuKernel_fu_81_n_52;
  wire [7:0]hist_0_address0;
  wire hist_0_we0;
  wire icmp_ln62_fu_70_p2;
  wire icmp_ln77_fu_96_p2__23;
  wire img1b_data_empty_n;
  wire otsuval_full_n;
  wire p_hist_0_ce0;
  wire pop__0;
  wire [10:0]row_4_fu_102_p2;
  wire \row_fu_42[10]_i_4_n_15 ;
  wire [10:0]row_fu_42_reg;
  wire start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_empty_n;
  wire tmp_hist1_U_n_46;
  wire tmp_hist1_U_n_47;
  wire tmp_hist1_U_n_48;
  wire tmp_hist1_U_n_49;
  wire tmp_hist1_U_n_50;
  wire tmp_hist1_U_n_51;
  wire tmp_hist1_U_n_52;
  wire tmp_hist1_U_n_53;
  wire tmp_hist1_U_n_54;
  wire tmp_hist1_U_n_55;
  wire tmp_hist1_U_n_56;
  wire tmp_hist1_U_n_57;
  wire tmp_hist1_U_n_58;
  wire tmp_hist1_U_n_59;
  wire tmp_hist1_U_n_60;
  wire tmp_hist1_U_n_61;
  wire tmp_hist1_U_n_62;
  wire tmp_hist1_U_n_63;
  wire tmp_hist1_U_n_64;
  wire tmp_hist1_U_n_65;
  wire tmp_hist1_U_n_66;
  wire tmp_hist1_U_n_67;
  wire tmp_hist1_U_n_68;
  wire tmp_hist1_U_n_69;
  wire tmp_hist1_U_n_70;
  wire tmp_hist1_U_n_71;
  wire tmp_hist1_U_n_72;
  wire tmp_hist1_U_n_73;
  wire tmp_hist1_U_n_74;
  wire tmp_hist1_U_n_75;
  wire tmp_hist1_U_n_76;
  wire tmp_hist1_U_n_77;
  wire [30:0]tmp_hist1_q0;
  wire tmp_hist_U_n_47;
  wire tmp_hist_U_n_48;
  wire [0:0]tmp_hist_address0__15;
  wire [31:0]tmp_hist_q0;
  wire we;
  wire we0;

  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \ap_CS_fsm[4]_i_2 
       (.I0(\ap_CS_fsm[4]_i_3_n_15 ),
        .I1(\ap_CS_fsm[4]_i_4_n_15 ),
        .I2(row_fu_42_reg[0]),
        .I3(row_fu_42_reg[1]),
        .I4(row_fu_42_reg[2]),
        .O(icmp_ln77_fu_96_p2__23));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \ap_CS_fsm[4]_i_3 
       (.I0(row_fu_42_reg[6]),
        .I1(row_fu_42_reg[5]),
        .I2(row_fu_42_reg[4]),
        .I3(row_fu_42_reg[3]),
        .O(\ap_CS_fsm[4]_i_3_n_15 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \ap_CS_fsm[4]_i_4 
       (.I0(row_fu_42_reg[9]),
        .I1(row_fu_42_reg[10]),
        .I2(row_fu_42_reg[8]),
        .I3(row_fu_42_reg[7]),
        .O(\ap_CS_fsm[4]_i_4_n_15 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_15_[0] ),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfOtsuKernel_fu_81_n_38),
        .Q(ap_done_reg),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66
       (.ADDRARDADDR({grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_15,grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_16,grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_17,grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_18,grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_19,grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_20,grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_21,grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_22}),
        .D(D),
        .E(ap_start0),
        .Q({ap_CS_fsm_state5,ap_CS_fsm_state4,ap_CS_fsm_state2}),
        .WEA(we0),
        .\ap_CS_fsm_reg[3] (grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_37),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(ap_NS_fsm[3]),
        .ap_done_cache_reg_0(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_35),
        .ap_done_cache_reg_1(ap_rst),
        .ap_enable_reg_pp0_iter1_reg_0(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_32),
        .ap_rst_n(ap_rst_n),
        .ce0(ce0),
        .\col_fu_40_reg[1]_0 (grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_ap_start_reg_reg_n_15),
        .icmp_ln62_fu_70_p2(icmp_ln62_fu_70_p2),
        .\icmp_ln82_reg_132_reg[0]_0 (grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_38),
        .img1b_data_empty_n(img1b_data_empty_n),
        .pop__0(pop__0),
        .ram_reg(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_n_16),
        .ram_reg_0(tmp_hist_U_n_48),
        .ram_reg_1(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_n_17),
        .ram_reg_10(tmp_hist_U_n_47),
        .ram_reg_2(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_n_18),
        .ram_reg_3(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_n_19),
        .ram_reg_4(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_n_20),
        .ram_reg_5(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_n_21),
        .ram_reg_6(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_n_22),
        .ram_reg_7(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_n_23),
        .ram_reg_8(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_ap_start_reg_reg_n_15),
        .ram_reg_9(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_n_15),
        .\tmp_hist_addr_reg_136_reg[7]_0 ({grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_23,grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_24,grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_25,grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_26,grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_27,grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_28,grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_29,grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_30}));
  FDRE #(
    .INIT(1'b0)) 
    grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_38),
        .Q(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_ap_start_reg_reg_n_15),
        .R(ap_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HIST_INITIALIZE_LOOP grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58
       (.D(ap_NS_fsm[2:1]),
        .Q({ap_CS_fsm_state5,ap_CS_fsm_state4,ap_CS_fsm_state2,\ap_CS_fsm_reg_n_15_[0] }),
        .SR(ap_NS_fsm13_out),
        .\ap_CS_fsm_reg[2] (grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_35),
        .\ap_CS_fsm_reg[4] (grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_n_15),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(ap_rst),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_reg(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_n_27),
        .ap_loop_init_int_reg(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_ap_start_reg_reg_n_15),
        .ap_rst_n(ap_rst_n),
        .\i_fu_30_reg[7]_0 ({grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_n_16,grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_n_17,grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_n_18,grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_n_19,grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_n_20,grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_n_21,grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_n_22}),
        .icmp_ln62_fu_70_p2(icmp_ln62_fu_70_p2),
        .start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_empty_n(start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_empty_n),
        .tmp_hist_address0__15(tmp_hist_address0__15));
  FDRE #(
    .INIT(1'b0)) 
    grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_n_27),
        .Q(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_ap_start_reg_reg_n_15),
        .R(ap_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74
       (.D(ap_NS_fsm[5:4]),
        .Q({ap_CS_fsm_state5,ap_CS_fsm_state4,ap_CS_fsm_state3}),
        .S({tmp_hist1_U_n_50,tmp_hist1_U_n_51,tmp_hist1_U_n_52,tmp_hist1_U_n_53}),
        .WEA(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_n_24),
        .\ap_CS_fsm_reg[2] (grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_n_27),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(ap_rst),
        .ap_rst_n(ap_rst_n),
        .grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_n_15),
        .grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0),
        .hist_0_address0(hist_0_address0),
        .hist_0_we0(hist_0_we0),
        .\i_8_fu_32_reg[0]_0 (grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_n_23),
        .\i_8_fu_32_reg[1]_0 (grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_n_16),
        .\i_8_fu_32_reg[2]_0 (grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_n_17),
        .\i_8_fu_32_reg[3]_0 (grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_n_18),
        .\i_8_fu_32_reg[4]_0 (grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_n_19),
        .\i_8_fu_32_reg[5]_0 (grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_n_20),
        .\i_8_fu_32_reg[6]_0 (grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_n_21),
        .\i_8_fu_32_reg[7]_0 (grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_n_22),
        .icmp_ln77_fu_96_p2__23(icmp_ln77_fu_96_p2__23),
        .ram_reg({grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_n_16,grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_n_17,grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_n_18,grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_n_19,grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_n_20,grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_n_21,grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_n_22}),
        .ram_reg_0(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_n_15),
        .tmp_hist1_q0(tmp_hist1_q0),
        .tmp_hist_address0__15(tmp_hist_address0__15),
        .\value_reg_138_reg[11]_0 ({tmp_hist1_U_n_58,tmp_hist1_U_n_59,tmp_hist1_U_n_60,tmp_hist1_U_n_61}),
        .\value_reg_138_reg[15]_0 ({tmp_hist1_U_n_62,tmp_hist1_U_n_63,tmp_hist1_U_n_64,tmp_hist1_U_n_65}),
        .\value_reg_138_reg[19]_0 ({tmp_hist1_U_n_66,tmp_hist1_U_n_67,tmp_hist1_U_n_68,tmp_hist1_U_n_69}),
        .\value_reg_138_reg[23]_0 ({tmp_hist1_U_n_70,tmp_hist1_U_n_71,tmp_hist1_U_n_72,tmp_hist1_U_n_73}),
        .\value_reg_138_reg[27]_0 ({tmp_hist1_U_n_74,tmp_hist1_U_n_75,tmp_hist1_U_n_76,tmp_hist1_U_n_77}),
        .\value_reg_138_reg[31]_0 ({tmp_hist1_U_n_46,tmp_hist1_U_n_47,tmp_hist1_U_n_48,tmp_hist1_U_n_49}),
        .\value_reg_138_reg[7]_0 ({tmp_hist1_U_n_54,tmp_hist1_U_n_55,tmp_hist1_U_n_56,tmp_hist1_U_n_57}));
  FDRE #(
    .INIT(1'b0)) 
    grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_n_27),
        .Q(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_n_15),
        .R(ap_rst));
  LUT4 #(
    .INIT(16'hFAEA)) 
    grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101_ap_start_reg_i_1
       (.I0(ap_CS_fsm_state5_0),
        .I1(grp_xfOtsuKernel_fu_81_n_41),
        .I2(p_hist_0_ce0),
        .I3(\grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ),
        .O(grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101_ap_start_reg_i_1_n_15));
  LUT4 #(
    .INIT(16'hFAEA)) 
    grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116_ap_start_reg_i_1
       (.I0(ap_CS_fsm_state7_1),
        .I1(grp_xfOtsuKernel_fu_81_n_52),
        .I2(grp_xfOtsuKernel_fu_81_n_22),
        .I3(\grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ),
        .O(grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116_ap_start_reg_i_1_n_15));
  LUT6 #(
    .INIT(64'hABFFFFFFAAAAAAAA)) 
    grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_ap_start_reg_i_1
       (.I0(ap_CS_fsm_state9),
        .I1(grp_xfOtsuKernel_fu_81_n_16),
        .I2(\grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/icmp_ln99_fu_295_p2 ),
        .I3(\grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/ap_enable_reg_pp0_iter0 ),
        .I4(\grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/ap_CS_fsm_pp0_stage2 ),
        .I5(grp_xfOtsuKernel_fu_81_n_23),
        .O(grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_ap_start_reg_i_1_n_15));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_xfOtsuKernel grp_xfOtsuKernel_fu_81
       (.ADDRARDADDR(address0),
        .D({ap_NS_fsm[6],ap_NS_fsm[0]}),
        .Q(\grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/ap_CS_fsm_pp0_stage2 ),
        .\ap_CS_fsm_reg[10]_0 (\ap_CS_fsm_reg[10] ),
        .\ap_CS_fsm_reg[5]_0 (grp_xfOtsuKernel_fu_81_n_40),
        .\ap_CS_fsm_reg[6]_0 (\ap_CS_fsm_reg[6]_0 ),
        .\ap_CS_fsm_reg[8]_0 ({ap_CS_fsm_state9,ap_CS_fsm_state7_1,ap_CS_fsm_state5_0}),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_enable_reg_pp0_iter0(\grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/ap_enable_reg_pp0_iter0 ),
        .ap_enable_reg_pp0_iter1_reg(grp_xfOtsuKernel_fu_81_ap_start_reg_reg_n_15),
        .ap_loop_init_int(\grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ),
        .ap_loop_init_int_0(\grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ),
        .ap_return(ap_return),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst),
        .full_n_reg(grp_xfOtsuKernel_fu_81_n_38),
        .grp_fu_652_p_din0(grp_fu_652_p_din0),
        .grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101_ap_start_reg_reg_0(grp_xfOtsuKernel_fu_81_n_39),
        .grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101_ap_start_reg_reg_1(grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101_ap_start_reg_i_1_n_15),
        .grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116_ap_start_reg_reg_0(grp_xfOtsuKernel_fu_81_n_22),
        .grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116_ap_start_reg_reg_1(grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116_ap_start_reg_i_1_n_15),
        .grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_ap_start_reg_reg_0(grp_xfOtsuKernel_fu_81_n_23),
        .grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_ap_start_reg_reg_1(grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_ap_start_reg_i_1_n_15),
        .hist_0_address0(hist_0_address0),
        .hist_0_we0(hist_0_we0),
        .\i_1_fu_36_reg[5] (grp_xfOtsuKernel_fu_81_n_52),
        .\i_fu_54_reg[5] (grp_xfOtsuKernel_fu_81_n_41),
        .\icmp_ln92_reg_570_reg[0] (grp_xfOtsuKernel_fu_81_n_16),
        .icmp_ln99_fu_295_p2(\grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/icmp_ln99_fu_295_p2 ),
        .otsuval_full_n(otsuval_full_n),
        .p_hist_0_ce0(p_hist_0_ce0),
        .ram_reg({ap_CS_fsm_state7,ap_CS_fsm_state6,ap_CS_fsm_state5,\ap_CS_fsm_reg_n_15_[0] }),
        .start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_empty_n(start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_empty_n),
        .we(we));
  FDRE #(
    .INIT(1'b0)) 
    grp_xfOtsuKernel_fu_81_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfOtsuKernel_fu_81_n_40),
        .Q(grp_xfOtsuKernel_fu_81_ap_start_reg_reg_n_15),
        .R(ap_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_OtsuThreshold_0_1080_1920_1_0_2_s_tmp_hist_RAM_AUTO_1R1W hist_0_U
       (.ADDRARDADDR(address0),
        .WEA(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_n_24),
        .ap_clk(ap_clk),
        .grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0),
        .grp_fu_652_p_din0(grp_fu_652_p_din0),
        .ram_reg_0(grp_xfOtsuKernel_fu_81_n_39));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \row_fu_42[0]_i_1 
       (.I0(row_fu_42_reg[0]),
        .O(row_4_fu_102_p2[0]));
  LUT3 #(
    .INIT(8'h08)) 
    \row_fu_42[10]_i_1 
       (.I0(\ap_CS_fsm_reg_n_15_[0] ),
        .I1(start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_empty_n),
        .I2(ap_done_reg),
        .O(ap_NS_fsm13_out));
  LUT2 #(
    .INIT(4'h2)) 
    \row_fu_42[10]_i_2 
       (.I0(ap_CS_fsm_state3),
        .I1(icmp_ln77_fu_96_p2__23),
        .O(ap_start0));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \row_fu_42[10]_i_3 
       (.I0(row_fu_42_reg[9]),
        .I1(row_fu_42_reg[7]),
        .I2(\row_fu_42[10]_i_4_n_15 ),
        .I3(row_fu_42_reg[6]),
        .I4(row_fu_42_reg[8]),
        .I5(row_fu_42_reg[10]),
        .O(row_4_fu_102_p2[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \row_fu_42[10]_i_4 
       (.I0(row_fu_42_reg[2]),
        .I1(row_fu_42_reg[0]),
        .I2(row_fu_42_reg[1]),
        .I3(row_fu_42_reg[3]),
        .I4(row_fu_42_reg[4]),
        .I5(row_fu_42_reg[5]),
        .O(\row_fu_42[10]_i_4_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \row_fu_42[1]_i_1 
       (.I0(row_fu_42_reg[0]),
        .I1(row_fu_42_reg[1]),
        .O(row_4_fu_102_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \row_fu_42[2]_i_1 
       (.I0(row_fu_42_reg[1]),
        .I1(row_fu_42_reg[0]),
        .I2(row_fu_42_reg[2]),
        .O(row_4_fu_102_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \row_fu_42[3]_i_1 
       (.I0(row_fu_42_reg[2]),
        .I1(row_fu_42_reg[0]),
        .I2(row_fu_42_reg[1]),
        .I3(row_fu_42_reg[3]),
        .O(row_4_fu_102_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \row_fu_42[4]_i_1 
       (.I0(row_fu_42_reg[3]),
        .I1(row_fu_42_reg[1]),
        .I2(row_fu_42_reg[0]),
        .I3(row_fu_42_reg[2]),
        .I4(row_fu_42_reg[4]),
        .O(row_4_fu_102_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \row_fu_42[5]_i_1 
       (.I0(row_fu_42_reg[2]),
        .I1(row_fu_42_reg[0]),
        .I2(row_fu_42_reg[1]),
        .I3(row_fu_42_reg[3]),
        .I4(row_fu_42_reg[4]),
        .I5(row_fu_42_reg[5]),
        .O(row_4_fu_102_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \row_fu_42[6]_i_1 
       (.I0(\row_fu_42[10]_i_4_n_15 ),
        .I1(row_fu_42_reg[6]),
        .O(row_4_fu_102_p2[6]));
  LUT3 #(
    .INIT(8'hD2)) 
    \row_fu_42[7]_i_1 
       (.I0(row_fu_42_reg[6]),
        .I1(\row_fu_42[10]_i_4_n_15 ),
        .I2(row_fu_42_reg[7]),
        .O(row_4_fu_102_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \row_fu_42[8]_i_1 
       (.I0(row_fu_42_reg[7]),
        .I1(\row_fu_42[10]_i_4_n_15 ),
        .I2(row_fu_42_reg[6]),
        .I3(row_fu_42_reg[8]),
        .O(row_4_fu_102_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \row_fu_42[9]_i_1 
       (.I0(row_fu_42_reg[8]),
        .I1(row_fu_42_reg[6]),
        .I2(\row_fu_42[10]_i_4_n_15 ),
        .I3(row_fu_42_reg[7]),
        .I4(row_fu_42_reg[9]),
        .O(row_4_fu_102_p2[9]));
  FDRE \row_fu_42_reg[0] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(row_4_fu_102_p2[0]),
        .Q(row_fu_42_reg[0]),
        .R(ap_NS_fsm13_out));
  FDRE \row_fu_42_reg[10] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(row_4_fu_102_p2[10]),
        .Q(row_fu_42_reg[10]),
        .R(ap_NS_fsm13_out));
  FDRE \row_fu_42_reg[1] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(row_4_fu_102_p2[1]),
        .Q(row_fu_42_reg[1]),
        .R(ap_NS_fsm13_out));
  FDRE \row_fu_42_reg[2] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(row_4_fu_102_p2[2]),
        .Q(row_fu_42_reg[2]),
        .R(ap_NS_fsm13_out));
  FDRE \row_fu_42_reg[3] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(row_4_fu_102_p2[3]),
        .Q(row_fu_42_reg[3]),
        .R(ap_NS_fsm13_out));
  FDRE \row_fu_42_reg[4] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(row_4_fu_102_p2[4]),
        .Q(row_fu_42_reg[4]),
        .R(ap_NS_fsm13_out));
  FDRE \row_fu_42_reg[5] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(row_4_fu_102_p2[5]),
        .Q(row_fu_42_reg[5]),
        .R(ap_NS_fsm13_out));
  FDRE \row_fu_42_reg[6] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(row_4_fu_102_p2[6]),
        .Q(row_fu_42_reg[6]),
        .R(ap_NS_fsm13_out));
  FDRE \row_fu_42_reg[7] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(row_4_fu_102_p2[7]),
        .Q(row_fu_42_reg[7]),
        .R(ap_NS_fsm13_out));
  FDRE \row_fu_42_reg[8] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(row_4_fu_102_p2[8]),
        .Q(row_fu_42_reg[8]),
        .R(ap_NS_fsm13_out));
  FDRE \row_fu_42_reg[9] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(row_4_fu_102_p2[9]),
        .Q(row_fu_42_reg[9]),
        .R(ap_NS_fsm13_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_OtsuThreshold_0_1080_1920_1_0_2_s_tmp_hist_RAM_AUTO_1R1W_16 tmp_hist1_U
       (.ADDRARDADDR({grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_15,grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_16,grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_17,grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_18,grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_19,grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_20,grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_21,grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_22}),
        .Q(ap_CS_fsm_state4),
        .S({tmp_hist1_U_n_50,tmp_hist1_U_n_51,tmp_hist1_U_n_52,tmp_hist1_U_n_53}),
        .WEA(we0),
        .ap_clk(ap_clk),
        .ce0(ce0),
        .ram_reg_0(tmp_hist1_q0),
        .ram_reg_1({tmp_hist1_U_n_46,tmp_hist1_U_n_47,tmp_hist1_U_n_48,tmp_hist1_U_n_49}),
        .ram_reg_2({tmp_hist1_U_n_54,tmp_hist1_U_n_55,tmp_hist1_U_n_56,tmp_hist1_U_n_57}),
        .ram_reg_3({tmp_hist1_U_n_58,tmp_hist1_U_n_59,tmp_hist1_U_n_60,tmp_hist1_U_n_61}),
        .ram_reg_4({tmp_hist1_U_n_62,tmp_hist1_U_n_63,tmp_hist1_U_n_64,tmp_hist1_U_n_65}),
        .ram_reg_5({tmp_hist1_U_n_66,tmp_hist1_U_n_67,tmp_hist1_U_n_68,tmp_hist1_U_n_69}),
        .ram_reg_6({tmp_hist1_U_n_70,tmp_hist1_U_n_71,tmp_hist1_U_n_72,tmp_hist1_U_n_73}),
        .ram_reg_7({tmp_hist1_U_n_74,tmp_hist1_U_n_75,tmp_hist1_U_n_76,tmp_hist1_U_n_77}),
        .tmp_hist_q0(tmp_hist_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_OtsuThreshold_0_1080_1920_1_0_2_s_tmp_hist_RAM_AUTO_1R1W_17 tmp_hist_U
       (.Q({ap_CS_fsm_state5,ap_CS_fsm_state4,ap_CS_fsm_state2}),
        .\ap_CS_fsm_reg[1] (tmp_hist_U_n_47),
        .\ap_CS_fsm_reg[3] (tmp_hist_U_n_48),
        .ap_clk(ap_clk),
        .ram_reg_0(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_37),
        .ram_reg_1({grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_23,grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_24,grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_25,grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_26,grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_27,grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_28,grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_29,grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_30}),
        .ram_reg_2(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_n_32),
        .ram_reg_i_44__0(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_ap_start_reg_reg_n_15),
        .tmp_hist_q0(tmp_hist_q0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_OtsuThreshold_0_1080_1920_1_0_2_s_tmp_hist_RAM_AUTO_1R1W
   (grp_fu_652_p_din0,
    ap_clk,
    ram_reg_0,
    ADDRARDADDR,
    grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0,
    WEA);
  output [31:0]grp_fu_652_p_din0;
  input ap_clk;
  input ram_reg_0;
  input [7:0]ADDRARDADDR;
  input [31:0]grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0;
  input [0:0]WEA;

  wire [7:0]ADDRARDADDR;
  wire [0:0]WEA;
  wire ap_clk;
  wire [31:0]grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0;
  wire [31:0]grp_fu_652_p_din0;
  wire ram_reg_0;
  wire [15:14]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d14" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/OtsuThreshold_0_1080_1920_1_0_2_U0/hist_0_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_ext_slice_begin = "18" *) 
  (* ram_ext_slice_end = "31" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0[15:0]),
        .DIBDI({1'b1,1'b1,grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0[31:18]}),
        .DIPADIP(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0[17:16]),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(grp_fu_652_p_din0[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:14],grp_fu_652_p_din0[31:18]}),
        .DOPADOP(grp_fu_652_p_din0[17:16]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(ram_reg_0),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,WEA,WEA}));
endmodule

(* ORIG_REF_NAME = "Otsu_OtsuThreshold_0_1080_1920_1_0_2_s_tmp_hist_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_OtsuThreshold_0_1080_1920_1_0_2_s_tmp_hist_RAM_AUTO_1R1W_16
   (ram_reg_0,
    ram_reg_1,
    S,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ap_clk,
    ce0,
    ADDRARDADDR,
    WEA,
    tmp_hist_q0,
    Q);
  output [30:0]ram_reg_0;
  output [3:0]ram_reg_1;
  output [3:0]S;
  output [3:0]ram_reg_2;
  output [3:0]ram_reg_3;
  output [3:0]ram_reg_4;
  output [3:0]ram_reg_5;
  output [3:0]ram_reg_6;
  output [3:0]ram_reg_7;
  input ap_clk;
  input ce0;
  input [7:0]ADDRARDADDR;
  input [0:0]WEA;
  input [31:0]tmp_hist_q0;
  input [0:0]Q;

  wire [7:0]ADDRARDADDR;
  wire [0:0]Q;
  wire [3:0]S;
  wire [0:0]WEA;
  wire ap_clk;
  wire ce0;
  wire [31:0]d0;
  wire [31:1]grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_d0;
  wire [30:0]ram_reg_0;
  wire [3:0]ram_reg_1;
  wire [3:0]ram_reg_2;
  wire [3:0]ram_reg_3;
  wire [3:0]ram_reg_4;
  wire [3:0]ram_reg_5;
  wire [3:0]ram_reg_6;
  wire [3:0]ram_reg_7;
  wire ram_reg_i_44__1_n_15;
  wire ram_reg_i_44__1_n_16;
  wire ram_reg_i_44__1_n_17;
  wire ram_reg_i_44__1_n_18;
  wire ram_reg_i_45__0_n_15;
  wire ram_reg_i_45__0_n_16;
  wire ram_reg_i_45__0_n_17;
  wire ram_reg_i_45__0_n_18;
  wire ram_reg_i_46__0_n_15;
  wire ram_reg_i_46__0_n_16;
  wire ram_reg_i_46__0_n_17;
  wire ram_reg_i_46__0_n_18;
  wire ram_reg_i_47__0_n_15;
  wire ram_reg_i_47__0_n_16;
  wire ram_reg_i_47__0_n_17;
  wire ram_reg_i_47__0_n_18;
  wire ram_reg_i_48__0_n_17;
  wire ram_reg_i_48__0_n_18;
  wire ram_reg_i_49__0_n_15;
  wire ram_reg_i_49__0_n_16;
  wire ram_reg_i_49__0_n_17;
  wire ram_reg_i_49__0_n_18;
  wire ram_reg_i_50__0_n_15;
  wire ram_reg_i_50__0_n_16;
  wire ram_reg_i_50__0_n_17;
  wire ram_reg_i_50__0_n_18;
  wire ram_reg_i_51__0_n_15;
  wire ram_reg_i_51__0_n_16;
  wire ram_reg_i_51__0_n_17;
  wire ram_reg_i_51__0_n_18;
  wire [31:31]tmp_hist1_q0;
  wire [31:0]tmp_hist_q0;
  wire [15:14]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [3:2]NLW_ram_reg_i_48__0_CO_UNCONNECTED;
  wire [3:3]NLW_ram_reg_i_48__0_O_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d14" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/OtsuThreshold_0_1080_1920_1_0_2_U0/tmp_hist1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_ext_slice_begin = "18" *) 
  (* ram_ext_slice_end = "31" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(d0[15:0]),
        .DIBDI({1'b1,1'b1,d0[31:18]}),
        .DIPADIP(d0[17:16]),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(ram_reg_0[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:14],tmp_hist1_q0,ram_reg_0[30:18]}),
        .DOPADOP(ram_reg_0[17:16]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(ce0),
        .ENBWREN(ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,WEA,WEA}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_10__2
       (.I0(Q),
        .I1(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_d0[15]),
        .O(d0[15]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_11__1
       (.I0(Q),
        .I1(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_d0[14]),
        .O(d0[14]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_12__1
       (.I0(Q),
        .I1(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_d0[13]),
        .O(d0[13]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_13__1
       (.I0(Q),
        .I1(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_d0[12]),
        .O(d0[12]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_14__1
       (.I0(Q),
        .I1(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_d0[11]),
        .O(d0[11]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_15__1
       (.I0(Q),
        .I1(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_d0[10]),
        .O(d0[10]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_16__1
       (.I0(Q),
        .I1(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_d0[9]),
        .O(d0[9]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_17__1
       (.I0(Q),
        .I1(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_d0[8]),
        .O(d0[8]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_18__1
       (.I0(Q),
        .I1(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_d0[7]),
        .O(d0[7]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_19__1
       (.I0(Q),
        .I1(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_d0[6]),
        .O(d0[6]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_20__1
       (.I0(Q),
        .I1(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_d0[5]),
        .O(d0[5]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_21__1
       (.I0(Q),
        .I1(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_d0[4]),
        .O(d0[4]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_22__1
       (.I0(Q),
        .I1(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_d0[3]),
        .O(d0[3]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_23__1
       (.I0(Q),
        .I1(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_d0[2]),
        .O(d0[2]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_24__1
       (.I0(Q),
        .I1(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_d0[1]),
        .O(d0[1]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_25__1
       (.I0(Q),
        .I1(ram_reg_0[0]),
        .O(d0[0]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_26__1
       (.I0(Q),
        .I1(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_d0[31]),
        .O(d0[31]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_27__1
       (.I0(Q),
        .I1(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_d0[30]),
        .O(d0[30]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_28__1
       (.I0(Q),
        .I1(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_d0[29]),
        .O(d0[29]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_29__1
       (.I0(Q),
        .I1(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_d0[28]),
        .O(d0[28]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_30__1
       (.I0(Q),
        .I1(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_d0[27]),
        .O(d0[27]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_31__1
       (.I0(Q),
        .I1(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_d0[26]),
        .O(d0[26]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_32__1
       (.I0(Q),
        .I1(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_d0[25]),
        .O(d0[25]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_33__1
       (.I0(Q),
        .I1(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_d0[24]),
        .O(d0[24]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_34__1
       (.I0(Q),
        .I1(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_d0[23]),
        .O(d0[23]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_35__1
       (.I0(Q),
        .I1(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_d0[22]),
        .O(d0[22]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_36__1
       (.I0(Q),
        .I1(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_d0[21]),
        .O(d0[21]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_37__1
       (.I0(Q),
        .I1(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_d0[20]),
        .O(d0[20]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_38__1
       (.I0(Q),
        .I1(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_d0[19]),
        .O(d0[19]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_39__1
       (.I0(Q),
        .I1(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_d0[18]),
        .O(d0[18]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_40__1
       (.I0(Q),
        .I1(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_d0[17]),
        .O(d0[17]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_41__1
       (.I0(Q),
        .I1(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_d0[16]),
        .O(d0[16]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_44__1
       (.CI(ram_reg_i_45__0_n_15),
        .CO({ram_reg_i_44__1_n_15,ram_reg_i_44__1_n_16,ram_reg_i_44__1_n_17,ram_reg_i_44__1_n_18}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_d0[16:13]),
        .S(ram_reg_0[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_45__0
       (.CI(ram_reg_i_46__0_n_15),
        .CO({ram_reg_i_45__0_n_15,ram_reg_i_45__0_n_16,ram_reg_i_45__0_n_17,ram_reg_i_45__0_n_18}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_d0[12:9]),
        .S(ram_reg_0[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_46__0
       (.CI(ram_reg_i_47__0_n_15),
        .CO({ram_reg_i_46__0_n_15,ram_reg_i_46__0_n_16,ram_reg_i_46__0_n_17,ram_reg_i_46__0_n_18}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_d0[8:5]),
        .S(ram_reg_0[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_47__0
       (.CI(1'b0),
        .CO({ram_reg_i_47__0_n_15,ram_reg_i_47__0_n_16,ram_reg_i_47__0_n_17,ram_reg_i_47__0_n_18}),
        .CYINIT(ram_reg_0[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_d0[4:1]),
        .S(ram_reg_0[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_48__0
       (.CI(ram_reg_i_49__0_n_15),
        .CO({NLW_ram_reg_i_48__0_CO_UNCONNECTED[3:2],ram_reg_i_48__0_n_17,ram_reg_i_48__0_n_18}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_i_48__0_O_UNCONNECTED[3],grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_d0[31:29]}),
        .S({1'b0,tmp_hist1_q0,ram_reg_0[30:29]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_49__0
       (.CI(ram_reg_i_50__0_n_15),
        .CO({ram_reg_i_49__0_n_15,ram_reg_i_49__0_n_16,ram_reg_i_49__0_n_17,ram_reg_i_49__0_n_18}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_d0[28:25]),
        .S(ram_reg_0[28:25]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_50__0
       (.CI(ram_reg_i_51__0_n_15),
        .CO({ram_reg_i_50__0_n_15,ram_reg_i_50__0_n_16,ram_reg_i_50__0_n_17,ram_reg_i_50__0_n_18}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_d0[24:21]),
        .S(ram_reg_0[24:21]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_51__0
       (.CI(ram_reg_i_44__1_n_15),
        .CO({ram_reg_i_51__0_n_15,ram_reg_i_51__0_n_16,ram_reg_i_51__0_n_17,ram_reg_i_51__0_n_18}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_d0[20:17]),
        .S(ram_reg_0[20:17]));
  LUT2 #(
    .INIT(4'h6)) 
    value_fu_106_p2_carry__0_i_1
       (.I0(ram_reg_0[7]),
        .I1(tmp_hist_q0[7]),
        .O(ram_reg_2[3]));
  LUT2 #(
    .INIT(4'h6)) 
    value_fu_106_p2_carry__0_i_2
       (.I0(ram_reg_0[6]),
        .I1(tmp_hist_q0[6]),
        .O(ram_reg_2[2]));
  LUT2 #(
    .INIT(4'h6)) 
    value_fu_106_p2_carry__0_i_3
       (.I0(ram_reg_0[5]),
        .I1(tmp_hist_q0[5]),
        .O(ram_reg_2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    value_fu_106_p2_carry__0_i_4
       (.I0(ram_reg_0[4]),
        .I1(tmp_hist_q0[4]),
        .O(ram_reg_2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    value_fu_106_p2_carry__1_i_1
       (.I0(ram_reg_0[11]),
        .I1(tmp_hist_q0[11]),
        .O(ram_reg_3[3]));
  LUT2 #(
    .INIT(4'h6)) 
    value_fu_106_p2_carry__1_i_2
       (.I0(ram_reg_0[10]),
        .I1(tmp_hist_q0[10]),
        .O(ram_reg_3[2]));
  LUT2 #(
    .INIT(4'h6)) 
    value_fu_106_p2_carry__1_i_3
       (.I0(ram_reg_0[9]),
        .I1(tmp_hist_q0[9]),
        .O(ram_reg_3[1]));
  LUT2 #(
    .INIT(4'h6)) 
    value_fu_106_p2_carry__1_i_4
       (.I0(ram_reg_0[8]),
        .I1(tmp_hist_q0[8]),
        .O(ram_reg_3[0]));
  LUT2 #(
    .INIT(4'h6)) 
    value_fu_106_p2_carry__2_i_1
       (.I0(ram_reg_0[15]),
        .I1(tmp_hist_q0[15]),
        .O(ram_reg_4[3]));
  LUT2 #(
    .INIT(4'h6)) 
    value_fu_106_p2_carry__2_i_2
       (.I0(ram_reg_0[14]),
        .I1(tmp_hist_q0[14]),
        .O(ram_reg_4[2]));
  LUT2 #(
    .INIT(4'h6)) 
    value_fu_106_p2_carry__2_i_3
       (.I0(ram_reg_0[13]),
        .I1(tmp_hist_q0[13]),
        .O(ram_reg_4[1]));
  LUT2 #(
    .INIT(4'h6)) 
    value_fu_106_p2_carry__2_i_4
       (.I0(ram_reg_0[12]),
        .I1(tmp_hist_q0[12]),
        .O(ram_reg_4[0]));
  LUT2 #(
    .INIT(4'h6)) 
    value_fu_106_p2_carry__3_i_1
       (.I0(ram_reg_0[19]),
        .I1(tmp_hist_q0[19]),
        .O(ram_reg_5[3]));
  LUT2 #(
    .INIT(4'h6)) 
    value_fu_106_p2_carry__3_i_2
       (.I0(ram_reg_0[18]),
        .I1(tmp_hist_q0[18]),
        .O(ram_reg_5[2]));
  LUT2 #(
    .INIT(4'h6)) 
    value_fu_106_p2_carry__3_i_3
       (.I0(ram_reg_0[17]),
        .I1(tmp_hist_q0[17]),
        .O(ram_reg_5[1]));
  LUT2 #(
    .INIT(4'h6)) 
    value_fu_106_p2_carry__3_i_4
       (.I0(ram_reg_0[16]),
        .I1(tmp_hist_q0[16]),
        .O(ram_reg_5[0]));
  LUT2 #(
    .INIT(4'h6)) 
    value_fu_106_p2_carry__4_i_1
       (.I0(ram_reg_0[23]),
        .I1(tmp_hist_q0[23]),
        .O(ram_reg_6[3]));
  LUT2 #(
    .INIT(4'h6)) 
    value_fu_106_p2_carry__4_i_2
       (.I0(ram_reg_0[22]),
        .I1(tmp_hist_q0[22]),
        .O(ram_reg_6[2]));
  LUT2 #(
    .INIT(4'h6)) 
    value_fu_106_p2_carry__4_i_3
       (.I0(ram_reg_0[21]),
        .I1(tmp_hist_q0[21]),
        .O(ram_reg_6[1]));
  LUT2 #(
    .INIT(4'h6)) 
    value_fu_106_p2_carry__4_i_4
       (.I0(ram_reg_0[20]),
        .I1(tmp_hist_q0[20]),
        .O(ram_reg_6[0]));
  LUT2 #(
    .INIT(4'h6)) 
    value_fu_106_p2_carry__5_i_1
       (.I0(ram_reg_0[27]),
        .I1(tmp_hist_q0[27]),
        .O(ram_reg_7[3]));
  LUT2 #(
    .INIT(4'h6)) 
    value_fu_106_p2_carry__5_i_2
       (.I0(ram_reg_0[26]),
        .I1(tmp_hist_q0[26]),
        .O(ram_reg_7[2]));
  LUT2 #(
    .INIT(4'h6)) 
    value_fu_106_p2_carry__5_i_3
       (.I0(ram_reg_0[25]),
        .I1(tmp_hist_q0[25]),
        .O(ram_reg_7[1]));
  LUT2 #(
    .INIT(4'h6)) 
    value_fu_106_p2_carry__5_i_4
       (.I0(ram_reg_0[24]),
        .I1(tmp_hist_q0[24]),
        .O(ram_reg_7[0]));
  LUT2 #(
    .INIT(4'h6)) 
    value_fu_106_p2_carry__6_i_1
       (.I0(tmp_hist1_q0),
        .I1(tmp_hist_q0[31]),
        .O(ram_reg_1[3]));
  LUT2 #(
    .INIT(4'h6)) 
    value_fu_106_p2_carry__6_i_2
       (.I0(ram_reg_0[30]),
        .I1(tmp_hist_q0[30]),
        .O(ram_reg_1[2]));
  LUT2 #(
    .INIT(4'h6)) 
    value_fu_106_p2_carry__6_i_3
       (.I0(ram_reg_0[29]),
        .I1(tmp_hist_q0[29]),
        .O(ram_reg_1[1]));
  LUT2 #(
    .INIT(4'h6)) 
    value_fu_106_p2_carry__6_i_4
       (.I0(ram_reg_0[28]),
        .I1(tmp_hist_q0[28]),
        .O(ram_reg_1[0]));
  LUT2 #(
    .INIT(4'h6)) 
    value_fu_106_p2_carry_i_1
       (.I0(ram_reg_0[3]),
        .I1(tmp_hist_q0[3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    value_fu_106_p2_carry_i_2
       (.I0(ram_reg_0[2]),
        .I1(tmp_hist_q0[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    value_fu_106_p2_carry_i_3
       (.I0(ram_reg_0[1]),
        .I1(tmp_hist_q0[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    value_fu_106_p2_carry_i_4
       (.I0(ram_reg_0[0]),
        .I1(tmp_hist_q0[0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "Otsu_OtsuThreshold_0_1080_1920_1_0_2_s_tmp_hist_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_OtsuThreshold_0_1080_1920_1_0_2_s_tmp_hist_RAM_AUTO_1R1W_17
   (tmp_hist_q0,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[3] ,
    ap_clk,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    Q,
    ram_reg_i_44__0);
  output [31:0]tmp_hist_q0;
  output \ap_CS_fsm_reg[1] ;
  output \ap_CS_fsm_reg[3] ;
  input ap_clk;
  input ram_reg_0;
  input [7:0]ram_reg_1;
  input [0:0]ram_reg_2;
  input [2:0]Q;
  input ram_reg_i_44__0;

  wire [2:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire [31:1]grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_d0;
  wire ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [0:0]ram_reg_2;
  wire ram_reg_i_10__1_n_15;
  wire ram_reg_i_11__0_n_15;
  wire ram_reg_i_12__0_n_15;
  wire ram_reg_i_13__0_n_15;
  wire ram_reg_i_14__0_n_15;
  wire ram_reg_i_15__0_n_15;
  wire ram_reg_i_16__0_n_15;
  wire ram_reg_i_17__0_n_15;
  wire ram_reg_i_18__0_n_15;
  wire ram_reg_i_19__0_n_15;
  wire ram_reg_i_20__0_n_15;
  wire ram_reg_i_21__0_n_15;
  wire ram_reg_i_22__0_n_15;
  wire ram_reg_i_23__0_n_15;
  wire ram_reg_i_24__0_n_15;
  wire ram_reg_i_25__0_n_15;
  wire ram_reg_i_26__0_n_15;
  wire ram_reg_i_27__0_n_15;
  wire ram_reg_i_28__0_n_15;
  wire ram_reg_i_29__0_n_15;
  wire ram_reg_i_30__0_n_15;
  wire ram_reg_i_31__0_n_15;
  wire ram_reg_i_32__0_n_15;
  wire ram_reg_i_33__0_n_15;
  wire ram_reg_i_34__0_n_15;
  wire ram_reg_i_35__0_n_15;
  wire ram_reg_i_36__0_n_15;
  wire ram_reg_i_37__0_n_15;
  wire ram_reg_i_38__0_n_15;
  wire ram_reg_i_39__0_n_15;
  wire ram_reg_i_40__0_n_15;
  wire ram_reg_i_41__0_n_15;
  wire ram_reg_i_44__0;
  wire ram_reg_i_54_n_15;
  wire ram_reg_i_54_n_16;
  wire ram_reg_i_54_n_17;
  wire ram_reg_i_54_n_18;
  wire ram_reg_i_55_n_15;
  wire ram_reg_i_55_n_16;
  wire ram_reg_i_55_n_17;
  wire ram_reg_i_55_n_18;
  wire ram_reg_i_56_n_15;
  wire ram_reg_i_56_n_16;
  wire ram_reg_i_56_n_17;
  wire ram_reg_i_56_n_18;
  wire ram_reg_i_57_n_15;
  wire ram_reg_i_57_n_16;
  wire ram_reg_i_57_n_17;
  wire ram_reg_i_57_n_18;
  wire ram_reg_i_58_n_17;
  wire ram_reg_i_58_n_18;
  wire ram_reg_i_59_n_15;
  wire ram_reg_i_59_n_16;
  wire ram_reg_i_59_n_17;
  wire ram_reg_i_59_n_18;
  wire ram_reg_i_60_n_15;
  wire ram_reg_i_60_n_16;
  wire ram_reg_i_60_n_17;
  wire ram_reg_i_60_n_18;
  wire ram_reg_i_61_n_15;
  wire ram_reg_i_61_n_16;
  wire ram_reg_i_61_n_17;
  wire ram_reg_i_61_n_18;
  wire [31:0]tmp_hist_q0;
  wire [15:14]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [3:2]NLW_ram_reg_i_58_CO_UNCONNECTED;
  wire [3:3]NLW_ram_reg_i_58_O_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d14" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/OtsuThreshold_0_1080_1920_1_0_2_U0/tmp_hist_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_ext_slice_begin = "18" *) 
  (* ram_ext_slice_end = "31" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b1,ram_reg_1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,ram_reg_1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({ram_reg_i_10__1_n_15,ram_reg_i_11__0_n_15,ram_reg_i_12__0_n_15,ram_reg_i_13__0_n_15,ram_reg_i_14__0_n_15,ram_reg_i_15__0_n_15,ram_reg_i_16__0_n_15,ram_reg_i_17__0_n_15,ram_reg_i_18__0_n_15,ram_reg_i_19__0_n_15,ram_reg_i_20__0_n_15,ram_reg_i_21__0_n_15,ram_reg_i_22__0_n_15,ram_reg_i_23__0_n_15,ram_reg_i_24__0_n_15,ram_reg_i_25__0_n_15}),
        .DIBDI({1'b1,1'b1,ram_reg_i_26__0_n_15,ram_reg_i_27__0_n_15,ram_reg_i_28__0_n_15,ram_reg_i_29__0_n_15,ram_reg_i_30__0_n_15,ram_reg_i_31__0_n_15,ram_reg_i_32__0_n_15,ram_reg_i_33__0_n_15,ram_reg_i_34__0_n_15,ram_reg_i_35__0_n_15,ram_reg_i_36__0_n_15,ram_reg_i_37__0_n_15,ram_reg_i_38__0_n_15,ram_reg_i_39__0_n_15}),
        .DIPADIP({ram_reg_i_40__0_n_15,ram_reg_i_41__0_n_15}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(tmp_hist_q0[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:14],tmp_hist_q0[31:18]}),
        .DOPADOP(tmp_hist_q0[17:16]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(ram_reg_0),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({ram_reg_2,ram_reg_2}),
        .WEBWE({1'b0,1'b0,ram_reg_2,ram_reg_2}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_10__1
       (.I0(Q[1]),
        .I1(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_d0[15]),
        .O(ram_reg_i_10__1_n_15));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_11__0
       (.I0(Q[1]),
        .I1(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_d0[14]),
        .O(ram_reg_i_11__0_n_15));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_12__0
       (.I0(Q[1]),
        .I1(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_d0[13]),
        .O(ram_reg_i_12__0_n_15));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_13__0
       (.I0(Q[1]),
        .I1(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_d0[12]),
        .O(ram_reg_i_13__0_n_15));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_14__0
       (.I0(Q[1]),
        .I1(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_d0[11]),
        .O(ram_reg_i_14__0_n_15));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_15__0
       (.I0(Q[1]),
        .I1(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_d0[10]),
        .O(ram_reg_i_15__0_n_15));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_16__0
       (.I0(Q[1]),
        .I1(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_d0[9]),
        .O(ram_reg_i_16__0_n_15));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_17__0
       (.I0(Q[1]),
        .I1(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_d0[8]),
        .O(ram_reg_i_17__0_n_15));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_18__0
       (.I0(Q[1]),
        .I1(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_d0[7]),
        .O(ram_reg_i_18__0_n_15));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_19__0
       (.I0(Q[1]),
        .I1(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_d0[6]),
        .O(ram_reg_i_19__0_n_15));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_20__0
       (.I0(Q[1]),
        .I1(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_d0[5]),
        .O(ram_reg_i_20__0_n_15));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_21__0
       (.I0(Q[1]),
        .I1(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_d0[4]),
        .O(ram_reg_i_21__0_n_15));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_22__0
       (.I0(Q[1]),
        .I1(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_d0[3]),
        .O(ram_reg_i_22__0_n_15));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_23__0
       (.I0(Q[1]),
        .I1(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_d0[2]),
        .O(ram_reg_i_23__0_n_15));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_24__0
       (.I0(Q[1]),
        .I1(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_d0[1]),
        .O(ram_reg_i_24__0_n_15));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_25__0
       (.I0(Q[1]),
        .I1(tmp_hist_q0[0]),
        .O(ram_reg_i_25__0_n_15));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_26__0
       (.I0(Q[1]),
        .I1(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_d0[31]),
        .O(ram_reg_i_26__0_n_15));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_27__0
       (.I0(Q[1]),
        .I1(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_d0[30]),
        .O(ram_reg_i_27__0_n_15));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_28__0
       (.I0(Q[1]),
        .I1(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_d0[29]),
        .O(ram_reg_i_28__0_n_15));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_29__0
       (.I0(Q[1]),
        .I1(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_d0[28]),
        .O(ram_reg_i_29__0_n_15));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_30__0
       (.I0(Q[1]),
        .I1(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_d0[27]),
        .O(ram_reg_i_30__0_n_15));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_31__0
       (.I0(Q[1]),
        .I1(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_d0[26]),
        .O(ram_reg_i_31__0_n_15));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_32__0
       (.I0(Q[1]),
        .I1(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_d0[25]),
        .O(ram_reg_i_32__0_n_15));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_33__0
       (.I0(Q[1]),
        .I1(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_d0[24]),
        .O(ram_reg_i_33__0_n_15));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_34__0
       (.I0(Q[1]),
        .I1(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_d0[23]),
        .O(ram_reg_i_34__0_n_15));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_35__0
       (.I0(Q[1]),
        .I1(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_d0[22]),
        .O(ram_reg_i_35__0_n_15));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_36__0
       (.I0(Q[1]),
        .I1(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_d0[21]),
        .O(ram_reg_i_36__0_n_15));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_37__0
       (.I0(Q[1]),
        .I1(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_d0[20]),
        .O(ram_reg_i_37__0_n_15));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_38__0
       (.I0(Q[1]),
        .I1(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_d0[19]),
        .O(ram_reg_i_38__0_n_15));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_39__0
       (.I0(Q[1]),
        .I1(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_d0[18]),
        .O(ram_reg_i_39__0_n_15));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_40__0
       (.I0(Q[1]),
        .I1(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_d0[17]),
        .O(ram_reg_i_40__0_n_15));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_41__0
       (.I0(Q[1]),
        .I1(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_d0[16]),
        .O(ram_reg_i_41__0_n_15));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_46
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[3] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_54
       (.CI(ram_reg_i_55_n_15),
        .CO({ram_reg_i_54_n_15,ram_reg_i_54_n_16,ram_reg_i_54_n_17,ram_reg_i_54_n_18}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_d0[16:13]),
        .S(tmp_hist_q0[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_55
       (.CI(ram_reg_i_56_n_15),
        .CO({ram_reg_i_55_n_15,ram_reg_i_55_n_16,ram_reg_i_55_n_17,ram_reg_i_55_n_18}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_d0[12:9]),
        .S(tmp_hist_q0[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_56
       (.CI(ram_reg_i_57_n_15),
        .CO({ram_reg_i_56_n_15,ram_reg_i_56_n_16,ram_reg_i_56_n_17,ram_reg_i_56_n_18}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_d0[8:5]),
        .S(tmp_hist_q0[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_57
       (.CI(1'b0),
        .CO({ram_reg_i_57_n_15,ram_reg_i_57_n_16,ram_reg_i_57_n_17,ram_reg_i_57_n_18}),
        .CYINIT(tmp_hist_q0[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_d0[4:1]),
        .S(tmp_hist_q0[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_58
       (.CI(ram_reg_i_59_n_15),
        .CO({NLW_ram_reg_i_58_CO_UNCONNECTED[3:2],ram_reg_i_58_n_17,ram_reg_i_58_n_18}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_i_58_O_UNCONNECTED[3],grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_d0[31:29]}),
        .S({1'b0,tmp_hist_q0[31:29]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_59
       (.CI(ram_reg_i_60_n_15),
        .CO({ram_reg_i_59_n_15,ram_reg_i_59_n_16,ram_reg_i_59_n_17,ram_reg_i_59_n_18}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_d0[28:25]),
        .S(tmp_hist_q0[28:25]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_60
       (.CI(ram_reg_i_61_n_15),
        .CO({ram_reg_i_60_n_15,ram_reg_i_60_n_16,ram_reg_i_60_n_17,ram_reg_i_60_n_18}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_d0[24:21]),
        .S(tmp_hist_q0[24:21]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_61
       (.CI(ram_reg_i_54_n_15),
        .CO({ram_reg_i_61_n_15,ram_reg_i_61_n_16,ram_reg_i_61_n_17,ram_reg_i_61_n_18}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_d0[20:17]),
        .S(tmp_hist_q0[20:17]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_63
       (.I0(Q[0]),
        .I1(ram_reg_i_44__0),
        .O(\ap_CS_fsm_reg[1] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop
   (ap_enable_reg_pp0_iter1_reg_0,
    ap_enable_reg_pp0_iter2_reg_0,
    empty_n_reg,
    ap_enable_reg_pp0_iter2_reg_1,
    mOutPtr18_out,
    we,
    D,
    \val_dst_reg_121_reg[0]_0 ,
    \ap_CS_fsm_reg[1] ,
    DI,
    S,
    ap_rst,
    ap_clk,
    grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48_ap_start_reg_reg,
    ap_rst_n,
    \mOutPtr_reg[1] ,
    img2_data_full_n,
    img1a_data_empty_n,
    Q,
    otsuval_empty_n,
    start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_full_n,
    \ap_CS_fsm_reg[1]_0 ,
    icmp_ln64_fu_65_p2__23,
    \SRL_SIG_reg[0][7] );
  output ap_enable_reg_pp0_iter1_reg_0;
  output ap_enable_reg_pp0_iter2_reg_0;
  output empty_n_reg;
  output ap_enable_reg_pp0_iter2_reg_1;
  output mOutPtr18_out;
  output we;
  output [1:0]D;
  output \val_dst_reg_121_reg[0]_0 ;
  output \ap_CS_fsm_reg[1] ;
  input [3:0]DI;
  input [3:0]S;
  input ap_rst;
  input ap_clk;
  input grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48_ap_start_reg_reg;
  input ap_rst_n;
  input \mOutPtr_reg[1] ;
  input img2_data_full_n;
  input img1a_data_empty_n;
  input [2:0]Q;
  input otsuval_empty_n;
  input start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_full_n;
  input \ap_CS_fsm_reg[1]_0 ;
  input icmp_ln64_fu_65_p2__23;
  input \SRL_SIG_reg[0][7] ;

  wire [1:0]D;
  wire [3:0]DI;
  wire [2:0]Q;
  wire [3:0]S;
  wire \SRL_SIG_reg[0][7] ;
  wire [0:0]Threshold_0_0_1080_1920_1_2_2_U0_img2_data_din;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter2_i_1_n_15;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_enable_reg_pp0_iter2_reg_1;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_rst;
  wire ap_rst_n;
  wire empty_n_reg;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48_ap_start_reg_reg;
  wire icmp_ln64_fu_65_p2__23;
  wire img1a_data_empty_n;
  wire img2_data_full_n;
  wire [10:0]j_8_fu_81_p2;
  wire j_fu_44;
  wire \j_fu_44[10]_i_8_n_15 ;
  wire \j_fu_44_reg_n_15_[0] ;
  wire \j_fu_44_reg_n_15_[10] ;
  wire \j_fu_44_reg_n_15_[1] ;
  wire \j_fu_44_reg_n_15_[2] ;
  wire \j_fu_44_reg_n_15_[3] ;
  wire \j_fu_44_reg_n_15_[4] ;
  wire \j_fu_44_reg_n_15_[5] ;
  wire \j_fu_44_reg_n_15_[6] ;
  wire \j_fu_44_reg_n_15_[7] ;
  wire \j_fu_44_reg_n_15_[8] ;
  wire \j_fu_44_reg_n_15_[9] ;
  wire mOutPtr18_out;
  wire \mOutPtr_reg[1] ;
  wire otsuval_empty_n;
  wire start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_full_n;
  wire val_dst_fu_92_p2;
  wire val_dst_reg_1210_carry_n_16;
  wire val_dst_reg_1210_carry_n_17;
  wire val_dst_reg_1210_carry_n_18;
  wire \val_dst_reg_121[0]_i_1_n_15 ;
  wire \val_dst_reg_121_reg[0]_0 ;
  wire we;
  wire [3:0]NLW_val_dst_reg_1210_carry_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \SRL_SIG[0][7]_i_1__3 
       (.I0(Threshold_0_0_1080_1920_1_2_2_U0_img2_data_din),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .I2(img2_data_full_n),
        .I3(Q[2]),
        .I4(empty_n_reg),
        .I5(\SRL_SIG_reg[0][7] ),
        .O(\val_dst_reg_121_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_15),
        .Q(ap_enable_reg_pp0_iter1_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'hF2A2)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_enable_reg_pp0_iter2_reg_0),
        .I1(img2_data_full_n),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(img1a_data_empty_n),
        .O(ap_enable_reg_pp0_iter2_i_1_n_15));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_15),
        .Q(ap_enable_reg_pp0_iter2_reg_0),
        .R(ap_rst));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_32),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_15 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .E(j_fu_44),
        .Q(Q),
        .SR(flow_control_loop_pipe_sequential_init_U_n_17),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1]_0 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(flow_control_loop_pipe_sequential_init_U_n_15),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg_0),
        .ap_enable_reg_pp0_iter2_reg(flow_control_loop_pipe_sequential_init_U_n_32),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .empty_n_reg(empty_n_reg),
        .grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48_ap_start_reg_reg(grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48_ap_start_reg_reg),
        .icmp_ln64_fu_65_p2__23(icmp_ln64_fu_65_p2__23),
        .img1a_data_empty_n(img1a_data_empty_n),
        .img2_data_full_n(img2_data_full_n),
        .\j_fu_44_reg[0] (ap_enable_reg_pp0_iter2_reg_0),
        .\j_fu_44_reg[0]_0 (\j_fu_44[10]_i_8_n_15 ),
        .\j_fu_44_reg[10] ({\j_fu_44_reg_n_15_[10] ,\j_fu_44_reg_n_15_[9] ,\j_fu_44_reg_n_15_[8] ,\j_fu_44_reg_n_15_[7] ,\j_fu_44_reg_n_15_[6] ,\j_fu_44_reg_n_15_[5] ,\j_fu_44_reg_n_15_[4] ,\j_fu_44_reg_n_15_[3] ,\j_fu_44_reg_n_15_[2] ,\j_fu_44_reg_n_15_[1] ,\j_fu_44_reg_n_15_[0] }),
        .\j_fu_44_reg[8] (j_8_fu_81_p2),
        .otsuval_empty_n(otsuval_empty_n),
        .start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_full_n(start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_full_n));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \j_fu_44[10]_i_8 
       (.I0(\j_fu_44_reg_n_15_[4] ),
        .I1(\j_fu_44_reg_n_15_[5] ),
        .I2(\j_fu_44_reg_n_15_[8] ),
        .I3(\j_fu_44_reg_n_15_[6] ),
        .I4(\j_fu_44_reg_n_15_[10] ),
        .I5(\j_fu_44_reg_n_15_[9] ),
        .O(\j_fu_44[10]_i_8_n_15 ));
  FDRE \j_fu_44_reg[0] 
       (.C(ap_clk),
        .CE(j_fu_44),
        .D(j_8_fu_81_p2[0]),
        .Q(\j_fu_44_reg_n_15_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  FDRE \j_fu_44_reg[10] 
       (.C(ap_clk),
        .CE(j_fu_44),
        .D(j_8_fu_81_p2[10]),
        .Q(\j_fu_44_reg_n_15_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  FDRE \j_fu_44_reg[1] 
       (.C(ap_clk),
        .CE(j_fu_44),
        .D(j_8_fu_81_p2[1]),
        .Q(\j_fu_44_reg_n_15_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  FDRE \j_fu_44_reg[2] 
       (.C(ap_clk),
        .CE(j_fu_44),
        .D(j_8_fu_81_p2[2]),
        .Q(\j_fu_44_reg_n_15_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  FDRE \j_fu_44_reg[3] 
       (.C(ap_clk),
        .CE(j_fu_44),
        .D(j_8_fu_81_p2[3]),
        .Q(\j_fu_44_reg_n_15_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  FDRE \j_fu_44_reg[4] 
       (.C(ap_clk),
        .CE(j_fu_44),
        .D(j_8_fu_81_p2[4]),
        .Q(\j_fu_44_reg_n_15_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  FDRE \j_fu_44_reg[5] 
       (.C(ap_clk),
        .CE(j_fu_44),
        .D(j_8_fu_81_p2[5]),
        .Q(\j_fu_44_reg_n_15_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  FDRE \j_fu_44_reg[6] 
       (.C(ap_clk),
        .CE(j_fu_44),
        .D(j_8_fu_81_p2[6]),
        .Q(\j_fu_44_reg_n_15_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  FDRE \j_fu_44_reg[7] 
       (.C(ap_clk),
        .CE(j_fu_44),
        .D(j_8_fu_81_p2[7]),
        .Q(\j_fu_44_reg_n_15_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  FDRE \j_fu_44_reg[8] 
       (.C(ap_clk),
        .CE(j_fu_44),
        .D(j_8_fu_81_p2[8]),
        .Q(\j_fu_44_reg_n_15_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  FDRE \j_fu_44_reg[9] 
       (.C(ap_clk),
        .CE(j_fu_44),
        .D(j_8_fu_81_p2[9]),
        .Q(\j_fu_44_reg_n_15_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT5 #(
    .INIT(32'h8A000000)) 
    \mOutPtr[0]_i_2__3 
       (.I0(Q[2]),
        .I1(img1a_data_empty_n),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(img2_data_full_n),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .O(we));
  LUT6 #(
    .INIT(64'hA200000000000000)) 
    \mOutPtr[1]_i_2__3 
       (.I0(\mOutPtr_reg[1] ),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .I2(img2_data_full_n),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(img1a_data_empty_n),
        .I5(Q[2]),
        .O(ap_enable_reg_pp0_iter2_reg_1));
  LUT6 #(
    .INIT(64'h000000002FFFFFFF)) 
    \mOutPtr[1]_i_3__1 
       (.I0(ap_enable_reg_pp0_iter2_reg_0),
        .I1(img2_data_full_n),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(img1a_data_empty_n),
        .I4(Q[2]),
        .I5(\mOutPtr_reg[1] ),
        .O(mOutPtr18_out));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 val_dst_reg_1210_carry
       (.CI(1'b0),
        .CO({val_dst_fu_92_p2,val_dst_reg_1210_carry_n_16,val_dst_reg_1210_carry_n_17,val_dst_reg_1210_carry_n_18}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(NLW_val_dst_reg_1210_carry_O_UNCONNECTED[3:0]),
        .S(S));
  LUT6 #(
    .INIT(64'hAEAEFFAEA2A200A2)) 
    \val_dst_reg_121[0]_i_1 
       (.I0(val_dst_fu_92_p2),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .I2(img2_data_full_n),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(img1a_data_empty_n),
        .I5(Threshold_0_0_1080_1920_1_2_2_U0_img2_data_din),
        .O(\val_dst_reg_121[0]_i_1_n_15 ));
  FDRE \val_dst_reg_121_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\val_dst_reg_121[0]_i_1_n_15 ),
        .Q(Threshold_0_0_1080_1920_1_2_2_U0_img2_data_din),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_Threshold_0_0_1080_1920_1_2_2_s
   (ap_enable_reg_pp0_iter1,
    ap_enable_reg_pp0_iter2,
    start_once_reg,
    ap_block_pp0_stage0_11001__0,
    ap_enable_reg_pp0_iter2_reg,
    Q,
    mOutPtr18_out,
    we,
    \ap_CS_fsm_reg[1]_0 ,
    \val_dst_reg_121_reg[0] ,
    DI,
    S,
    ap_rst,
    ap_clk,
    ap_rst_n,
    \mOutPtr_reg[1] ,
    img2_data_full_n,
    img1a_data_empty_n,
    otsuval_empty_n,
    start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_full_n,
    \SRL_SIG_reg[0][7] );
  output ap_enable_reg_pp0_iter1;
  output ap_enable_reg_pp0_iter2;
  output start_once_reg;
  output ap_block_pp0_stage0_11001__0;
  output ap_enable_reg_pp0_iter2_reg;
  output [0:0]Q;
  output mOutPtr18_out;
  output we;
  output \ap_CS_fsm_reg[1]_0 ;
  output \val_dst_reg_121_reg[0] ;
  input [3:0]DI;
  input [3:0]S;
  input ap_rst;
  input ap_clk;
  input ap_rst_n;
  input \mOutPtr_reg[1] ;
  input img2_data_full_n;
  input img1a_data_empty_n;
  input otsuval_empty_n;
  input start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_full_n;
  input \SRL_SIG_reg[0][7] ;

  wire [3:0]DI;
  wire [0:0]Q;
  wire [3:0]S;
  wire \SRL_SIG_reg[0][7] ;
  wire \ap_CS_fsm[0]_i_1__6_n_15 ;
  wire \ap_CS_fsm[2]_i_4__0_n_15 ;
  wire \ap_CS_fsm[2]_i_5__0_n_15 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg_n_15_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_NS_fsm12_out;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_rst;
  wire ap_rst_n;
  wire ap_start0;
  wire grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48_ap_start_reg_reg_n_15;
  wire grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48_n_21;
  wire grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48_n_22;
  wire grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48_n_24;
  wire [10:0]i_11_fu_71_p2;
  wire \i_fu_38[10]_i_4_n_15 ;
  wire [10:0]i_fu_38_reg;
  wire icmp_ln64_fu_65_p2__23;
  wire img1a_data_empty_n;
  wire img2_data_full_n;
  wire mOutPtr18_out;
  wire \mOutPtr_reg[1] ;
  wire otsuval_empty_n;
  wire start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__2_n_15;
  wire \val_dst_reg_121_reg[0] ;
  wire we;

  LUT6 #(
    .INIT(64'hAAAA222AFFFFFFFF)) 
    \ap_CS_fsm[0]_i_1__6 
       (.I0(\ap_CS_fsm_reg_n_15_[0] ),
        .I1(otsuval_empty_n),
        .I2(start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_full_n),
        .I3(start_once_reg),
        .I4(ap_CS_fsm_state2),
        .I5(\ap_CS_fsm_reg[1]_0 ),
        .O(\ap_CS_fsm[0]_i_1__6_n_15 ));
  LUT2 #(
    .INIT(4'h7)) 
    \ap_CS_fsm[0]_i_2__1 
       (.I0(icmp_ln64_fu_65_p2__23),
        .I1(ap_CS_fsm_state2),
        .O(\ap_CS_fsm_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \ap_CS_fsm[2]_i_2__3 
       (.I0(\ap_CS_fsm[2]_i_4__0_n_15 ),
        .I1(\ap_CS_fsm[2]_i_5__0_n_15 ),
        .I2(i_fu_38_reg[0]),
        .I3(i_fu_38_reg[1]),
        .I4(i_fu_38_reg[2]),
        .O(icmp_ln64_fu_65_p2__23));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \ap_CS_fsm[2]_i_4__0 
       (.I0(i_fu_38_reg[6]),
        .I1(i_fu_38_reg[5]),
        .I2(i_fu_38_reg[4]),
        .I3(i_fu_38_reg[3]),
        .O(\ap_CS_fsm[2]_i_4__0_n_15 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \ap_CS_fsm[2]_i_5__0 
       (.I0(i_fu_38_reg[9]),
        .I1(i_fu_38_reg[10]),
        .I2(i_fu_38_reg[8]),
        .I3(i_fu_38_reg[7]),
        .O(\ap_CS_fsm[2]_i_5__0_n_15 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[0]_i_1__6_n_15 ),
        .Q(\ap_CS_fsm_reg_n_15_[0] ),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48_n_22),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48_n_21),
        .Q(Q),
        .R(ap_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48
       (.D({grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48_n_21,grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48_n_22}),
        .DI(DI),
        .Q({Q,ap_CS_fsm_state2,\ap_CS_fsm_reg_n_15_[0] }),
        .S(S),
        .\SRL_SIG_reg[0][7] (\SRL_SIG_reg[0][7] ),
        .\ap_CS_fsm_reg[1] (grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48_n_24),
        .\ap_CS_fsm_reg[1]_0 (start_once_reg),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter2_reg_0(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter2_reg_1(ap_enable_reg_pp0_iter2_reg),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .empty_n_reg(ap_block_pp0_stage0_11001__0),
        .grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48_ap_start_reg_reg(grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48_ap_start_reg_reg_n_15),
        .icmp_ln64_fu_65_p2__23(icmp_ln64_fu_65_p2__23),
        .img1a_data_empty_n(img1a_data_empty_n),
        .img2_data_full_n(img2_data_full_n),
        .mOutPtr18_out(mOutPtr18_out),
        .\mOutPtr_reg[1] (\mOutPtr_reg[1] ),
        .otsuval_empty_n(otsuval_empty_n),
        .start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_full_n(start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_full_n),
        .\val_dst_reg_121_reg[0]_0 (\val_dst_reg_121_reg[0] ),
        .we(we));
  FDRE #(
    .INIT(1'b0)) 
    grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48_n_24),
        .Q(grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48_ap_start_reg_reg_n_15),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_fu_38[0]_i_1 
       (.I0(i_fu_38_reg[0]),
        .O(i_11_fu_71_p2[0]));
  LUT4 #(
    .INIT(16'h8880)) 
    \i_fu_38[10]_i_1 
       (.I0(\ap_CS_fsm_reg_n_15_[0] ),
        .I1(otsuval_empty_n),
        .I2(start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_full_n),
        .I3(start_once_reg),
        .O(ap_NS_fsm12_out));
  LUT2 #(
    .INIT(4'h2)) 
    \i_fu_38[10]_i_2 
       (.I0(ap_CS_fsm_state2),
        .I1(icmp_ln64_fu_65_p2__23),
        .O(ap_start0));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \i_fu_38[10]_i_3 
       (.I0(i_fu_38_reg[9]),
        .I1(i_fu_38_reg[7]),
        .I2(\i_fu_38[10]_i_4_n_15 ),
        .I3(i_fu_38_reg[6]),
        .I4(i_fu_38_reg[8]),
        .I5(i_fu_38_reg[10]),
        .O(i_11_fu_71_p2[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \i_fu_38[10]_i_4 
       (.I0(i_fu_38_reg[2]),
        .I1(i_fu_38_reg[0]),
        .I2(i_fu_38_reg[1]),
        .I3(i_fu_38_reg[3]),
        .I4(i_fu_38_reg[4]),
        .I5(i_fu_38_reg[5]),
        .O(\i_fu_38[10]_i_4_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_fu_38[1]_i_1 
       (.I0(i_fu_38_reg[0]),
        .I1(i_fu_38_reg[1]),
        .O(i_11_fu_71_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_fu_38[2]_i_1 
       (.I0(i_fu_38_reg[1]),
        .I1(i_fu_38_reg[0]),
        .I2(i_fu_38_reg[2]),
        .O(i_11_fu_71_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_fu_38[3]_i_1 
       (.I0(i_fu_38_reg[2]),
        .I1(i_fu_38_reg[0]),
        .I2(i_fu_38_reg[1]),
        .I3(i_fu_38_reg[3]),
        .O(i_11_fu_71_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_fu_38[4]_i_1 
       (.I0(i_fu_38_reg[3]),
        .I1(i_fu_38_reg[1]),
        .I2(i_fu_38_reg[0]),
        .I3(i_fu_38_reg[2]),
        .I4(i_fu_38_reg[4]),
        .O(i_11_fu_71_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_fu_38[5]_i_1 
       (.I0(i_fu_38_reg[2]),
        .I1(i_fu_38_reg[0]),
        .I2(i_fu_38_reg[1]),
        .I3(i_fu_38_reg[3]),
        .I4(i_fu_38_reg[4]),
        .I5(i_fu_38_reg[5]),
        .O(i_11_fu_71_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \i_fu_38[6]_i_1 
       (.I0(\i_fu_38[10]_i_4_n_15 ),
        .I1(i_fu_38_reg[6]),
        .O(i_11_fu_71_p2[6]));
  LUT3 #(
    .INIT(8'hD2)) 
    \i_fu_38[7]_i_1 
       (.I0(i_fu_38_reg[6]),
        .I1(\i_fu_38[10]_i_4_n_15 ),
        .I2(i_fu_38_reg[7]),
        .O(i_11_fu_71_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \i_fu_38[8]_i_1 
       (.I0(i_fu_38_reg[7]),
        .I1(\i_fu_38[10]_i_4_n_15 ),
        .I2(i_fu_38_reg[6]),
        .I3(i_fu_38_reg[8]),
        .O(i_11_fu_71_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \i_fu_38[9]_i_1 
       (.I0(i_fu_38_reg[8]),
        .I1(i_fu_38_reg[6]),
        .I2(\i_fu_38[10]_i_4_n_15 ),
        .I3(i_fu_38_reg[7]),
        .I4(i_fu_38_reg[9]),
        .O(i_11_fu_71_p2[9]));
  FDRE \i_fu_38_reg[0] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(i_11_fu_71_p2[0]),
        .Q(i_fu_38_reg[0]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_38_reg[10] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(i_11_fu_71_p2[10]),
        .Q(i_fu_38_reg[10]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_38_reg[1] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(i_11_fu_71_p2[1]),
        .Q(i_fu_38_reg[1]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_38_reg[2] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(i_11_fu_71_p2[2]),
        .Q(i_fu_38_reg[2]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_38_reg[3] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(i_11_fu_71_p2[3]),
        .Q(i_fu_38_reg[3]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_38_reg[4] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(i_11_fu_71_p2[4]),
        .Q(i_fu_38_reg[4]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_38_reg[5] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(i_11_fu_71_p2[5]),
        .Q(i_fu_38_reg[5]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_38_reg[6] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(i_11_fu_71_p2[6]),
        .Q(i_fu_38_reg[6]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_38_reg[7] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(i_11_fu_71_p2[7]),
        .Q(i_fu_38_reg[7]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_38_reg[8] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(i_11_fu_71_p2[8]),
        .Q(i_fu_38_reg[8]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_38_reg[9] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(i_11_fu_71_p2[9]),
        .Q(i_fu_38_reg[9]),
        .R(ap_NS_fsm12_out));
  LUT4 #(
    .INIT(16'hF800)) 
    start_once_reg_i_1__2
       (.I0(otsuval_empty_n),
        .I1(start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_full_n),
        .I2(start_once_reg),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .O(start_once_reg_i_1__2_n_15));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__2_n_15),
        .Q(start_once_reg),
        .R(ap_rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop
   (ap_enable_reg_pp0_iter1_reg_0,
    D,
    full_n_reg,
    mOutPtr18_out,
    E,
    full_n_reg_0,
    full_n_reg_1,
    duplicateMat_0_1080_1920_1_2_2_2_U0_img1_data_read,
    \ap_CS_fsm_reg[1] ,
    ap_rst,
    ap_clk,
    grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40_ap_start_reg_reg,
    img1b_data_full_n,
    img1a_data_full_n,
    img1_data_empty_n,
    start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_empty_n,
    start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_full_n,
    \ap_CS_fsm_reg[1]_0 ,
    Q,
    icmp_ln50_fu_58_p2__23,
    pop__0,
    ap_rst_n,
    ap_block_pp0_stage0_subdone);
  output ap_enable_reg_pp0_iter1_reg_0;
  output [1:0]D;
  output full_n_reg;
  output mOutPtr18_out;
  output [0:0]E;
  output [0:0]full_n_reg_0;
  output full_n_reg_1;
  output duplicateMat_0_1080_1920_1_2_2_2_U0_img1_data_read;
  output \ap_CS_fsm_reg[1] ;
  input ap_rst;
  input ap_clk;
  input grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40_ap_start_reg_reg;
  input img1b_data_full_n;
  input img1a_data_full_n;
  input img1_data_empty_n;
  input start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_empty_n;
  input start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_full_n;
  input \ap_CS_fsm_reg[1]_0 ;
  input [2:0]Q;
  input icmp_ln50_fu_58_p2__23;
  input pop__0;
  input ap_rst_n;
  input ap_block_pp0_stage0_subdone;

  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_rst;
  wire ap_rst_n;
  wire [10:0]col_2_fu_78_p2;
  wire col_fu_38;
  wire \col_fu_38_reg_n_15_[0] ;
  wire \col_fu_38_reg_n_15_[10] ;
  wire \col_fu_38_reg_n_15_[1] ;
  wire \col_fu_38_reg_n_15_[2] ;
  wire \col_fu_38_reg_n_15_[3] ;
  wire \col_fu_38_reg_n_15_[4] ;
  wire \col_fu_38_reg_n_15_[5] ;
  wire \col_fu_38_reg_n_15_[6] ;
  wire \col_fu_38_reg_n_15_[7] ;
  wire \col_fu_38_reg_n_15_[8] ;
  wire \col_fu_38_reg_n_15_[9] ;
  wire duplicateMat_0_1080_1920_1_2_2_2_U0_img1_data_read;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_30;
  wire full_n_reg;
  wire [0:0]full_n_reg_0;
  wire full_n_reg_1;
  wire grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40_ap_start_reg_reg;
  wire icmp_ln50_fu_58_p2__23;
  wire img1_data_empty_n;
  wire img1a_data_full_n;
  wire img1b_data_full_n;
  wire mOutPtr18_out;
  wire pop__0;
  wire start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_full_n;
  wire start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_empty_n;

  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \SRL_SIG[0][7]_i_1__1 
       (.I0(img1b_data_full_n),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(img1_data_empty_n),
        .I4(img1a_data_full_n),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \SRL_SIG[0][7]_i_1__2 
       (.I0(img1a_data_full_n),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(img1_data_empty_n),
        .I4(img1b_data_full_n),
        .O(full_n_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_30),
        .Q(ap_enable_reg_pp0_iter1_reg_0),
        .R(1'b0));
  FDRE \col_fu_38_reg[0] 
       (.C(ap_clk),
        .CE(col_fu_38),
        .D(col_2_fu_78_p2[0]),
        .Q(\col_fu_38_reg_n_15_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_29));
  FDRE \col_fu_38_reg[10] 
       (.C(ap_clk),
        .CE(col_fu_38),
        .D(col_2_fu_78_p2[10]),
        .Q(\col_fu_38_reg_n_15_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_29));
  FDRE \col_fu_38_reg[1] 
       (.C(ap_clk),
        .CE(col_fu_38),
        .D(col_2_fu_78_p2[1]),
        .Q(\col_fu_38_reg_n_15_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_29));
  FDRE \col_fu_38_reg[2] 
       (.C(ap_clk),
        .CE(col_fu_38),
        .D(col_2_fu_78_p2[2]),
        .Q(\col_fu_38_reg_n_15_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_29));
  FDRE \col_fu_38_reg[3] 
       (.C(ap_clk),
        .CE(col_fu_38),
        .D(col_2_fu_78_p2[3]),
        .Q(\col_fu_38_reg_n_15_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_29));
  FDRE \col_fu_38_reg[4] 
       (.C(ap_clk),
        .CE(col_fu_38),
        .D(col_2_fu_78_p2[4]),
        .Q(\col_fu_38_reg_n_15_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_29));
  FDRE \col_fu_38_reg[5] 
       (.C(ap_clk),
        .CE(col_fu_38),
        .D(col_2_fu_78_p2[5]),
        .Q(\col_fu_38_reg_n_15_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_29));
  FDRE \col_fu_38_reg[6] 
       (.C(ap_clk),
        .CE(col_fu_38),
        .D(col_2_fu_78_p2[6]),
        .Q(\col_fu_38_reg_n_15_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_29));
  FDRE \col_fu_38_reg[7] 
       (.C(ap_clk),
        .CE(col_fu_38),
        .D(col_2_fu_78_p2[7]),
        .Q(\col_fu_38_reg_n_15_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_29));
  FDRE \col_fu_38_reg[8] 
       (.C(ap_clk),
        .CE(col_fu_38),
        .D(col_2_fu_78_p2[8]),
        .Q(\col_fu_38_reg_n_15_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_29));
  FDRE \col_fu_38_reg[9] 
       (.C(ap_clk),
        .CE(col_fu_38),
        .D(col_2_fu_78_p2[9]),
        .Q(\col_fu_38_reg_n_15_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_29));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_14 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .E(col_fu_38),
        .Q(Q),
        .SR(flow_control_loop_pipe_sequential_init_U_n_29),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1]_0 ),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .\col_fu_38_reg[0] (ap_enable_reg_pp0_iter1_reg_0),
        .\col_fu_38_reg[10] ({\col_fu_38_reg_n_15_[10] ,\col_fu_38_reg_n_15_[9] ,\col_fu_38_reg_n_15_[8] ,\col_fu_38_reg_n_15_[7] ,\col_fu_38_reg_n_15_[6] ,\col_fu_38_reg_n_15_[5] ,\col_fu_38_reg_n_15_[4] ,\col_fu_38_reg_n_15_[3] ,\col_fu_38_reg_n_15_[2] ,\col_fu_38_reg_n_15_[1] ,\col_fu_38_reg_n_15_[0] }),
        .\col_fu_38_reg[8] (col_2_fu_78_p2),
        .grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40_ap_start_reg_reg(flow_control_loop_pipe_sequential_init_U_n_30),
        .grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40_ap_start_reg_reg_0(grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40_ap_start_reg_reg),
        .icmp_ln50_fu_58_p2__23(icmp_ln50_fu_58_p2__23),
        .img1_data_empty_n(img1_data_empty_n),
        .img1a_data_full_n(img1a_data_full_n),
        .img1b_data_full_n(img1b_data_full_n),
        .start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_full_n(start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_full_n),
        .start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_empty_n(start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_empty_n));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \mOutPtr[0]_i_2__0 
       (.I0(img1b_data_full_n),
        .I1(img1_data_empty_n),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(Q[2]),
        .I4(img1a_data_full_n),
        .O(full_n_reg_1));
  LUT6 #(
    .INIT(64'h7FFFFFFF00000000)) 
    \mOutPtr[1]_i_2__2 
       (.I0(img1b_data_full_n),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(img1_data_empty_n),
        .I4(img1a_data_full_n),
        .I5(pop__0),
        .O(full_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \mOutPtr[1]_i_2__4 
       (.I0(Q[2]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(img1_data_empty_n),
        .I3(img1a_data_full_n),
        .I4(img1b_data_full_n),
        .O(duplicateMat_0_1080_1920_1_2_2_2_U0_img1_data_read));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \mOutPtr[1]_i_3__0 
       (.I0(img1b_data_full_n),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(img1_data_empty_n),
        .I4(img1a_data_full_n),
        .I5(pop__0),
        .O(mOutPtr18_out));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_duplicateMat_0_1080_1920_1_2_2_2_s
   (ap_enable_reg_pp0_iter1,
    start_once_reg,
    Q,
    full_n_reg,
    mOutPtr18_out,
    E,
    full_n_reg_0,
    full_n_reg_1,
    duplicateMat_0_1080_1920_1_2_2_2_U0_img1_data_read,
    \ap_CS_fsm_reg[1]_0 ,
    ap_rst,
    ap_clk,
    img1b_data_full_n,
    img1a_data_full_n,
    img1_data_empty_n,
    start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_empty_n,
    start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_full_n,
    pop__0,
    ap_rst_n,
    ap_block_pp0_stage0_subdone);
  output ap_enable_reg_pp0_iter1;
  output start_once_reg;
  output [0:0]Q;
  output full_n_reg;
  output mOutPtr18_out;
  output [0:0]E;
  output [0:0]full_n_reg_0;
  output full_n_reg_1;
  output duplicateMat_0_1080_1920_1_2_2_2_U0_img1_data_read;
  output \ap_CS_fsm_reg[1]_0 ;
  input ap_rst;
  input ap_clk;
  input img1b_data_full_n;
  input img1a_data_full_n;
  input img1_data_empty_n;
  input start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_empty_n;
  input start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_full_n;
  input pop__0;
  input ap_rst_n;
  input ap_block_pp0_stage0_subdone;

  wire [0:0]E;
  wire [0:0]Q;
  wire \ap_CS_fsm[0]_i_1__4_n_15 ;
  wire \ap_CS_fsm[2]_i_4_n_15 ;
  wire \ap_CS_fsm[2]_i_5_n_15 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg_n_15_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_NS_fsm12_out;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst;
  wire ap_rst_n;
  wire ap_start0;
  wire duplicateMat_0_1080_1920_1_2_2_2_U0_img1_data_read;
  wire full_n_reg;
  wire [0:0]full_n_reg_0;
  wire full_n_reg_1;
  wire grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40_ap_start_reg_reg_n_15;
  wire grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40_n_16;
  wire grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40_n_17;
  wire grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40_n_24;
  wire icmp_ln50_fu_58_p2__23;
  wire img1_data_empty_n;
  wire img1a_data_full_n;
  wire img1b_data_full_n;
  wire mOutPtr18_out;
  wire pop__0;
  wire [10:0]row_2_fu_64_p2;
  wire \row_fu_36[10]_i_4_n_15 ;
  wire [10:0]row_fu_36_reg;
  wire start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_full_n;
  wire start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_empty_n;
  wire start_once_reg;
  wire start_once_reg_i_1__1_n_15;

  LUT6 #(
    .INIT(64'hAAAA222AFFFFFFFF)) 
    \ap_CS_fsm[0]_i_1__4 
       (.I0(\ap_CS_fsm_reg_n_15_[0] ),
        .I1(start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_empty_n),
        .I2(start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_full_n),
        .I3(start_once_reg),
        .I4(ap_CS_fsm_state2),
        .I5(\ap_CS_fsm_reg[1]_0 ),
        .O(\ap_CS_fsm[0]_i_1__4_n_15 ));
  LUT2 #(
    .INIT(4'h7)) 
    \ap_CS_fsm[0]_i_2__0 
       (.I0(icmp_ln50_fu_58_p2__23),
        .I1(ap_CS_fsm_state2),
        .O(\ap_CS_fsm_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \ap_CS_fsm[2]_i_2__1 
       (.I0(\ap_CS_fsm[2]_i_4_n_15 ),
        .I1(\ap_CS_fsm[2]_i_5_n_15 ),
        .I2(row_fu_36_reg[0]),
        .I3(row_fu_36_reg[1]),
        .I4(row_fu_36_reg[2]),
        .O(icmp_ln50_fu_58_p2__23));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \ap_CS_fsm[2]_i_4 
       (.I0(row_fu_36_reg[6]),
        .I1(row_fu_36_reg[5]),
        .I2(row_fu_36_reg[4]),
        .I3(row_fu_36_reg[3]),
        .O(\ap_CS_fsm[2]_i_4_n_15 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \ap_CS_fsm[2]_i_5 
       (.I0(row_fu_36_reg[9]),
        .I1(row_fu_36_reg[10]),
        .I2(row_fu_36_reg[8]),
        .I3(row_fu_36_reg[7]),
        .O(\ap_CS_fsm[2]_i_5_n_15 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[0]_i_1__4_n_15 ),
        .Q(\ap_CS_fsm_reg_n_15_[0] ),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40_n_17),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40_n_16),
        .Q(Q),
        .R(ap_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40
       (.D({grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40_n_16,grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40_n_17}),
        .E(E),
        .Q({Q,ap_CS_fsm_state2,\ap_CS_fsm_reg_n_15_[0] }),
        .\ap_CS_fsm_reg[1] (grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40_n_24),
        .\ap_CS_fsm_reg[1]_0 (start_once_reg),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .duplicateMat_0_1080_1920_1_2_2_2_U0_img1_data_read(duplicateMat_0_1080_1920_1_2_2_2_U0_img1_data_read),
        .full_n_reg(full_n_reg),
        .full_n_reg_0(full_n_reg_0),
        .full_n_reg_1(full_n_reg_1),
        .grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40_ap_start_reg_reg(grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40_ap_start_reg_reg_n_15),
        .icmp_ln50_fu_58_p2__23(icmp_ln50_fu_58_p2__23),
        .img1_data_empty_n(img1_data_empty_n),
        .img1a_data_full_n(img1a_data_full_n),
        .img1b_data_full_n(img1b_data_full_n),
        .mOutPtr18_out(mOutPtr18_out),
        .pop__0(pop__0),
        .start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_full_n(start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_full_n),
        .start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_empty_n(start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40_n_24),
        .Q(grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40_ap_start_reg_reg_n_15),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \row_fu_36[0]_i_1 
       (.I0(row_fu_36_reg[0]),
        .O(row_2_fu_64_p2[0]));
  LUT4 #(
    .INIT(16'h8880)) 
    \row_fu_36[10]_i_1 
       (.I0(\ap_CS_fsm_reg_n_15_[0] ),
        .I1(start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_empty_n),
        .I2(start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_full_n),
        .I3(start_once_reg),
        .O(ap_NS_fsm12_out));
  LUT2 #(
    .INIT(4'h2)) 
    \row_fu_36[10]_i_2 
       (.I0(ap_CS_fsm_state2),
        .I1(icmp_ln50_fu_58_p2__23),
        .O(ap_start0));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \row_fu_36[10]_i_3 
       (.I0(row_fu_36_reg[9]),
        .I1(row_fu_36_reg[7]),
        .I2(\row_fu_36[10]_i_4_n_15 ),
        .I3(row_fu_36_reg[6]),
        .I4(row_fu_36_reg[8]),
        .I5(row_fu_36_reg[10]),
        .O(row_2_fu_64_p2[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \row_fu_36[10]_i_4 
       (.I0(row_fu_36_reg[2]),
        .I1(row_fu_36_reg[0]),
        .I2(row_fu_36_reg[1]),
        .I3(row_fu_36_reg[3]),
        .I4(row_fu_36_reg[4]),
        .I5(row_fu_36_reg[5]),
        .O(\row_fu_36[10]_i_4_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \row_fu_36[1]_i_1 
       (.I0(row_fu_36_reg[0]),
        .I1(row_fu_36_reg[1]),
        .O(row_2_fu_64_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \row_fu_36[2]_i_1 
       (.I0(row_fu_36_reg[1]),
        .I1(row_fu_36_reg[0]),
        .I2(row_fu_36_reg[2]),
        .O(row_2_fu_64_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \row_fu_36[3]_i_1 
       (.I0(row_fu_36_reg[2]),
        .I1(row_fu_36_reg[0]),
        .I2(row_fu_36_reg[1]),
        .I3(row_fu_36_reg[3]),
        .O(row_2_fu_64_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \row_fu_36[4]_i_1 
       (.I0(row_fu_36_reg[3]),
        .I1(row_fu_36_reg[1]),
        .I2(row_fu_36_reg[0]),
        .I3(row_fu_36_reg[2]),
        .I4(row_fu_36_reg[4]),
        .O(row_2_fu_64_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \row_fu_36[5]_i_1 
       (.I0(row_fu_36_reg[2]),
        .I1(row_fu_36_reg[0]),
        .I2(row_fu_36_reg[1]),
        .I3(row_fu_36_reg[3]),
        .I4(row_fu_36_reg[4]),
        .I5(row_fu_36_reg[5]),
        .O(row_2_fu_64_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \row_fu_36[6]_i_1 
       (.I0(\row_fu_36[10]_i_4_n_15 ),
        .I1(row_fu_36_reg[6]),
        .O(row_2_fu_64_p2[6]));
  LUT3 #(
    .INIT(8'hD2)) 
    \row_fu_36[7]_i_1 
       (.I0(row_fu_36_reg[6]),
        .I1(\row_fu_36[10]_i_4_n_15 ),
        .I2(row_fu_36_reg[7]),
        .O(row_2_fu_64_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \row_fu_36[8]_i_1 
       (.I0(row_fu_36_reg[7]),
        .I1(\row_fu_36[10]_i_4_n_15 ),
        .I2(row_fu_36_reg[6]),
        .I3(row_fu_36_reg[8]),
        .O(row_2_fu_64_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \row_fu_36[9]_i_1 
       (.I0(row_fu_36_reg[8]),
        .I1(row_fu_36_reg[6]),
        .I2(\row_fu_36[10]_i_4_n_15 ),
        .I3(row_fu_36_reg[7]),
        .I4(row_fu_36_reg[9]),
        .O(row_2_fu_64_p2[9]));
  FDRE \row_fu_36_reg[0] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(row_2_fu_64_p2[0]),
        .Q(row_fu_36_reg[0]),
        .R(ap_NS_fsm12_out));
  FDRE \row_fu_36_reg[10] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(row_2_fu_64_p2[10]),
        .Q(row_fu_36_reg[10]),
        .R(ap_NS_fsm12_out));
  FDRE \row_fu_36_reg[1] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(row_2_fu_64_p2[1]),
        .Q(row_fu_36_reg[1]),
        .R(ap_NS_fsm12_out));
  FDRE \row_fu_36_reg[2] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(row_2_fu_64_p2[2]),
        .Q(row_fu_36_reg[2]),
        .R(ap_NS_fsm12_out));
  FDRE \row_fu_36_reg[3] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(row_2_fu_64_p2[3]),
        .Q(row_fu_36_reg[3]),
        .R(ap_NS_fsm12_out));
  FDRE \row_fu_36_reg[4] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(row_2_fu_64_p2[4]),
        .Q(row_fu_36_reg[4]),
        .R(ap_NS_fsm12_out));
  FDRE \row_fu_36_reg[5] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(row_2_fu_64_p2[5]),
        .Q(row_fu_36_reg[5]),
        .R(ap_NS_fsm12_out));
  FDRE \row_fu_36_reg[6] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(row_2_fu_64_p2[6]),
        .Q(row_fu_36_reg[6]),
        .R(ap_NS_fsm12_out));
  FDRE \row_fu_36_reg[7] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(row_2_fu_64_p2[7]),
        .Q(row_fu_36_reg[7]),
        .R(ap_NS_fsm12_out));
  FDRE \row_fu_36_reg[8] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(row_2_fu_64_p2[8]),
        .Q(row_fu_36_reg[8]),
        .R(ap_NS_fsm12_out));
  FDRE \row_fu_36_reg[9] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(row_2_fu_64_p2[9]),
        .Q(row_fu_36_reg[9]),
        .R(ap_NS_fsm12_out));
  LUT4 #(
    .INIT(16'hF800)) 
    start_once_reg_i_1__1
       (.I0(start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_empty_n),
        .I1(start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_full_n),
        .I2(start_once_reg),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .O(start_once_reg_i_1__1_n_15));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__1_n_15),
        .Q(start_once_reg),
        .R(ap_rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w11_d2_S
   (img0_rows_c_empty_n,
    img0_rows_c_full_n,
    ap_rst,
    ap_clk,
    AXIvideo2xfMat_24_16_1080_1920_1_2_U0_img0_cols_c_write,
    rgb2gray_16_0_1080_1920_1_2_2_U0_p_src_cols_read);
  output img0_rows_c_empty_n;
  output img0_rows_c_full_n;
  input ap_rst;
  input ap_clk;
  input AXIvideo2xfMat_24_16_1080_1920_1_2_U0_img0_cols_c_write;
  input rgb2gray_16_0_1080_1920_1_2_2_U0_p_src_cols_read;

  wire AXIvideo2xfMat_24_16_1080_1920_1_2_U0_img0_cols_c_write;
  wire ap_clk;
  wire ap_rst;
  wire empty_n_i_1__2_n_15;
  wire full_n_i_1__2_n_15;
  wire img0_rows_c_empty_n;
  wire img0_rows_c_full_n;
  wire \mOutPtr[0]_i_1__0_n_15 ;
  wire \mOutPtr[1]_i_1__0_n_15 ;
  wire \mOutPtr_reg_n_15_[0] ;
  wire \mOutPtr_reg_n_15_[1] ;
  wire rgb2gray_16_0_1080_1920_1_2_2_U0_p_src_cols_read;

  LUT6 #(
    .INIT(64'hFEEEFFFFF000F000)) 
    empty_n_i_1__2
       (.I0(\mOutPtr_reg_n_15_[0] ),
        .I1(\mOutPtr_reg_n_15_[1] ),
        .I2(AXIvideo2xfMat_24_16_1080_1920_1_2_U0_img0_cols_c_write),
        .I3(img0_rows_c_full_n),
        .I4(rgb2gray_16_0_1080_1920_1_2_2_U0_p_src_cols_read),
        .I5(img0_rows_c_empty_n),
        .O(empty_n_i_1__2_n_15));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__2_n_15),
        .Q(img0_rows_c_empty_n),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'hFEEEF000FFFFF000)) 
    full_n_i_1__2
       (.I0(\mOutPtr_reg_n_15_[0] ),
        .I1(\mOutPtr_reg_n_15_[1] ),
        .I2(img0_rows_c_empty_n),
        .I3(rgb2gray_16_0_1080_1920_1_2_2_U0_p_src_cols_read),
        .I4(img0_rows_c_full_n),
        .I5(AXIvideo2xfMat_24_16_1080_1920_1_2_U0_img0_cols_c_write),
        .O(full_n_i_1__2_n_15));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_15),
        .Q(img0_rows_c_full_n),
        .S(ap_rst));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__0 
       (.I0(img0_rows_c_empty_n),
        .I1(rgb2gray_16_0_1080_1920_1_2_2_U0_p_src_cols_read),
        .I2(img0_rows_c_full_n),
        .I3(AXIvideo2xfMat_24_16_1080_1920_1_2_U0_img0_cols_c_write),
        .I4(\mOutPtr_reg_n_15_[0] ),
        .O(\mOutPtr[0]_i_1__0_n_15 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__0 
       (.I0(\mOutPtr_reg_n_15_[0] ),
        .I1(AXIvideo2xfMat_24_16_1080_1920_1_2_U0_img0_cols_c_write),
        .I2(img0_rows_c_full_n),
        .I3(rgb2gray_16_0_1080_1920_1_2_2_U0_p_src_cols_read),
        .I4(img0_rows_c_empty_n),
        .I5(\mOutPtr_reg_n_15_[1] ),
        .O(\mOutPtr[1]_i_1__0_n_15 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__0_n_15 ),
        .Q(\mOutPtr_reg_n_15_[0] ),
        .S(ap_rst));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__0_n_15 ),
        .Q(\mOutPtr_reg_n_15_[1] ),
        .S(ap_rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w24_d2_S
   (\mOutPtr_reg[0]_0 ,
    img0_data_empty_n,
    img0_data_full_n,
    \mOutPtr_reg[0]_1 ,
    img0_data_dout,
    ap_rst,
    ap_clk,
    \mOutPtr_reg[0]_2 ,
    full_n_reg_0,
    \mOutPtr_reg[1]_0 ,
    ap_block_pp0_stage0_11001__0,
    \mOutPtr_reg[1]_1 ,
    E,
    D);
  output [0:0]\mOutPtr_reg[0]_0 ;
  output img0_data_empty_n;
  output img0_data_full_n;
  output \mOutPtr_reg[0]_1 ;
  output [23:0]img0_data_dout;
  input ap_rst;
  input ap_clk;
  input \mOutPtr_reg[0]_2 ;
  input full_n_reg_0;
  input \mOutPtr_reg[1]_0 ;
  input ap_block_pp0_stage0_11001__0;
  input \mOutPtr_reg[1]_1 ;
  input [0:0]E;
  input [23:0]D;

  wire [23:0]D;
  wire [0:0]E;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_clk;
  wire ap_rst;
  wire empty_n_i_1__1_n_15;
  wire full_n_reg_0;
  wire [23:0]img0_data_dout;
  wire img0_data_empty_n;
  wire img0_data_full_n;
  wire [1:1]mOutPtr;
  wire \mOutPtr[1]_i_1_n_15 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[0]_2 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[1]_1 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w24_d2_S_ShiftReg_12 U_Otsu_fifo_w24_d2_S_ShiftReg
       (.D(D),
        .E(E),
        .ap_clk(ap_clk),
        .img0_data_dout(img0_data_dout),
        .mOutPtr(mOutPtr),
        .m_reg_reg(\mOutPtr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFEEFE00F00000)) 
    empty_n_i_1__1
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(mOutPtr),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(ap_block_pp0_stage0_11001__0),
        .I4(\mOutPtr_reg[1]_1 ),
        .I5(img0_data_empty_n),
        .O(empty_n_i_1__1_n_15));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_15),
        .Q(img0_data_empty_n),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'h1)) 
    full_n_i_2__0
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(mOutPtr),
        .O(\mOutPtr_reg[0]_1 ));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_reg_0),
        .Q(img0_data_full_n),
        .S(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT5 #(
    .INIT(32'hF7AE0851)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(ap_block_pp0_stage0_11001__0),
        .I3(\mOutPtr_reg[1]_1 ),
        .I4(mOutPtr),
        .O(\mOutPtr[1]_i_1_n_15 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_2 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(ap_rst));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_15 ),
        .Q(mOutPtr),
        .S(ap_rst));
endmodule

(* ORIG_REF_NAME = "Otsu_fifo_w24_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w24_d2_S_4
   (\mOutPtr_reg[0]_0 ,
    img3_data_empty_n,
    img3_data_full_n,
    \SRL_SIG_reg[0]_0 ,
    img3_data_dout,
    ap_rst,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    \SRL_SIG_reg[0][23] ,
    we,
    Q,
    \mOutPtr_reg[1]_0 ,
    mOutPtr18_out,
    full_n_reg_0,
    \SRL_SIG_reg[1][0] ,
    img2_data_empty_n,
    ap_enable_reg_pp0_iter1);
  output [0:0]\mOutPtr_reg[0]_0 ;
  output img3_data_empty_n;
  output img3_data_full_n;
  output [0:0]\SRL_SIG_reg[0]_0 ;
  output [0:0]img3_data_dout;
  input ap_rst;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input \SRL_SIG_reg[0][23] ;
  input we;
  input [0:0]Q;
  input \mOutPtr_reg[1]_0 ;
  input mOutPtr18_out;
  input full_n_reg_0;
  input [0:0]\SRL_SIG_reg[1][0] ;
  input img2_data_empty_n;
  input ap_enable_reg_pp0_iter1;

  wire [0:0]Q;
  wire \SRL_SIG_reg[0][23] ;
  wire [0:0]\SRL_SIG_reg[0]_0 ;
  wire [0:0]\SRL_SIG_reg[1][0] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst;
  wire empty_n_i_1__3_n_15;
  wire full_n_i_1__3_n_15;
  wire full_n_reg_0;
  wire img2_data_empty_n;
  wire [0:0]img3_data_dout;
  wire img3_data_empty_n;
  wire img3_data_full_n;
  wire [1:1]mOutPtr;
  wire mOutPtr18_out;
  wire \mOutPtr[1]_i_1__1_n_15 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[1]_0 ;
  wire we;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w24_d2_S_ShiftReg U_Otsu_fifo_w24_d2_S_ShiftReg
       (.\B_V_data_1_payload_B_reg[23] (\mOutPtr_reg[0]_0 ),
        .\SRL_SIG_reg[0][23]_0 (\SRL_SIG_reg[0][23] ),
        .\SRL_SIG_reg[0]_0 (\SRL_SIG_reg[0]_0 ),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .img2_data_empty_n(img2_data_empty_n),
        .img3_data_dout(img3_data_dout),
        .img3_data_full_n(img3_data_full_n),
        .mOutPtr(mOutPtr));
  LUT6 #(
    .INIT(64'hFEFFF0F0FFFFF0F0)) 
    empty_n_i_1__3
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(mOutPtr),
        .I2(we),
        .I3(Q),
        .I4(img3_data_empty_n),
        .I5(\mOutPtr_reg[1]_0 ),
        .O(empty_n_i_1__3_n_15));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__3_n_15),
        .Q(img3_data_empty_n),
        .R(ap_rst));
  LUT5 #(
    .INIT(32'hEFEF0F00)) 
    full_n_i_1__3
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(mOutPtr),
        .I2(mOutPtr18_out),
        .I3(full_n_reg_0),
        .I4(img3_data_full_n),
        .O(full_n_i_1__3_n_15));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_15),
        .Q(img3_data_full_n),
        .S(ap_rst));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1__1 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(we),
        .I2(Q),
        .I3(img3_data_empty_n),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(mOutPtr),
        .O(\mOutPtr[1]_i_1__1_n_15 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(ap_rst));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__1_n_15 ),
        .Q(mOutPtr),
        .S(ap_rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w24_d2_S_ShiftReg
   (\SRL_SIG_reg[0]_0 ,
    img3_data_dout,
    \SRL_SIG_reg[0][23]_0 ,
    ap_clk,
    mOutPtr,
    \B_V_data_1_payload_B_reg[23] ,
    \SRL_SIG_reg[1][0]_0 ,
    img3_data_full_n,
    img2_data_empty_n,
    ap_enable_reg_pp0_iter1);
  output [0:0]\SRL_SIG_reg[0]_0 ;
  output [0:0]img3_data_dout;
  input \SRL_SIG_reg[0][23]_0 ;
  input ap_clk;
  input [0:0]mOutPtr;
  input \B_V_data_1_payload_B_reg[23] ;
  input [0:0]\SRL_SIG_reg[1][0]_0 ;
  input img3_data_full_n;
  input img2_data_empty_n;
  input ap_enable_reg_pp0_iter1;

  wire \B_V_data_1_payload_B_reg[23] ;
  wire \SRL_SIG[1][0]_i_1__0_n_15 ;
  wire \SRL_SIG_reg[0][23]_0 ;
  wire [0:0]\SRL_SIG_reg[0]_0 ;
  wire [0:0]\SRL_SIG_reg[1][0]_0 ;
  wire [0:0]\SRL_SIG_reg[1]_0 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire img2_data_empty_n;
  wire [0:0]img3_data_dout;
  wire img3_data_full_n;
  wire [0:0]mOutPtr;

  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[23]_i_2 
       (.I0(\SRL_SIG_reg[0]_0 ),
        .I1(mOutPtr),
        .I2(\B_V_data_1_payload_B_reg[23] ),
        .I3(\SRL_SIG_reg[1]_0 ),
        .O(img3_data_dout));
  LUT6 #(
    .INIT(64'hBFFFFFFF80000000)) 
    \SRL_SIG[1][0]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 ),
        .I1(\SRL_SIG_reg[1][0]_0 ),
        .I2(img3_data_full_n),
        .I3(img2_data_empty_n),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\SRL_SIG_reg[1]_0 ),
        .O(\SRL_SIG[1][0]_i_1__0_n_15 ));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG_reg[0][23]_0 ),
        .Q(\SRL_SIG_reg[0]_0 ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG[1][0]_i_1__0_n_15 ),
        .Q(\SRL_SIG_reg[1]_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "Otsu_fifo_w24_d2_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w24_d2_S_ShiftReg_12
   (img0_data_dout,
    m_reg_reg,
    mOutPtr,
    E,
    D,
    ap_clk);
  output [23:0]img0_data_dout;
  input m_reg_reg;
  input [0:0]mOutPtr;
  input [0:0]E;
  input [23:0]D;
  input ap_clk;

  wire [23:0]D;
  wire [0:0]E;
  wire [23:0]\SRL_SIG_reg[0]_0 ;
  wire [23:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [23:0]img0_data_dout;
  wire [0:0]mOutPtr;
  wire m_reg_reg;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(E),
        .D(D[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(E),
        .D(D[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(E),
        .D(D[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(E),
        .D(D[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(E),
        .D(D[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(E),
        .D(D[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(E),
        .D(D[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(E),
        .D(D[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    m_reg_reg_i_2
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(m_reg_reg),
        .I2(mOutPtr),
        .I3(\SRL_SIG_reg[0]_0 [23]),
        .O(img0_data_dout[23]));
  LUT4 #(
    .INIT(16'hFB08)) 
    m_reg_reg_i_3
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(m_reg_reg),
        .I2(mOutPtr),
        .I3(\SRL_SIG_reg[0]_0 [22]),
        .O(img0_data_dout[22]));
  LUT4 #(
    .INIT(16'hFB08)) 
    m_reg_reg_i_4
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(m_reg_reg),
        .I2(mOutPtr),
        .I3(\SRL_SIG_reg[0]_0 [21]),
        .O(img0_data_dout[21]));
  LUT4 #(
    .INIT(16'hFB08)) 
    m_reg_reg_i_5
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(m_reg_reg),
        .I2(mOutPtr),
        .I3(\SRL_SIG_reg[0]_0 [20]),
        .O(img0_data_dout[20]));
  LUT4 #(
    .INIT(16'hFB08)) 
    m_reg_reg_i_6
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(m_reg_reg),
        .I2(mOutPtr),
        .I3(\SRL_SIG_reg[0]_0 [19]),
        .O(img0_data_dout[19]));
  LUT4 #(
    .INIT(16'hFB08)) 
    m_reg_reg_i_7
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(m_reg_reg),
        .I2(mOutPtr),
        .I3(\SRL_SIG_reg[0]_0 [18]),
        .O(img0_data_dout[18]));
  LUT4 #(
    .INIT(16'hFB08)) 
    m_reg_reg_i_8
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(m_reg_reg),
        .I2(mOutPtr),
        .I3(\SRL_SIG_reg[0]_0 [17]),
        .O(img0_data_dout[17]));
  LUT4 #(
    .INIT(16'hFB08)) 
    m_reg_reg_i_9
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(m_reg_reg),
        .I2(mOutPtr),
        .I3(\SRL_SIG_reg[0]_0 [16]),
        .O(img0_data_dout[16]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_reg_reg_i_1
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(m_reg_reg),
        .I2(mOutPtr),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .O(img0_data_dout[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_reg_reg_i_1__0
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(m_reg_reg),
        .I2(mOutPtr),
        .I3(\SRL_SIG_reg[0]_0 [15]),
        .O(img0_data_dout[15]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_reg_reg_i_2
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(m_reg_reg),
        .I2(mOutPtr),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .O(img0_data_dout[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_reg_reg_i_2__0
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(m_reg_reg),
        .I2(mOutPtr),
        .I3(\SRL_SIG_reg[0]_0 [14]),
        .O(img0_data_dout[14]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_reg_reg_i_3
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(m_reg_reg),
        .I2(mOutPtr),
        .I3(\SRL_SIG_reg[0]_0 [5]),
        .O(img0_data_dout[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_reg_reg_i_3__0
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(m_reg_reg),
        .I2(mOutPtr),
        .I3(\SRL_SIG_reg[0]_0 [13]),
        .O(img0_data_dout[13]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_reg_reg_i_4
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(m_reg_reg),
        .I2(mOutPtr),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .O(img0_data_dout[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_reg_reg_i_4__0
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(m_reg_reg),
        .I2(mOutPtr),
        .I3(\SRL_SIG_reg[0]_0 [12]),
        .O(img0_data_dout[12]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_reg_reg_i_5
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(m_reg_reg),
        .I2(mOutPtr),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .O(img0_data_dout[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_reg_reg_i_5__0
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(m_reg_reg),
        .I2(mOutPtr),
        .I3(\SRL_SIG_reg[0]_0 [11]),
        .O(img0_data_dout[11]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_reg_reg_i_6
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(m_reg_reg),
        .I2(mOutPtr),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .O(img0_data_dout[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_reg_reg_i_6__0
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(m_reg_reg),
        .I2(mOutPtr),
        .I3(\SRL_SIG_reg[0]_0 [10]),
        .O(img0_data_dout[10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_reg_reg_i_7
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(m_reg_reg),
        .I2(mOutPtr),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .O(img0_data_dout[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_reg_reg_i_7__0
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(m_reg_reg),
        .I2(mOutPtr),
        .I3(\SRL_SIG_reg[0]_0 [9]),
        .O(img0_data_dout[9]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_reg_reg_i_8
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(m_reg_reg),
        .I2(mOutPtr),
        .I3(\SRL_SIG_reg[0]_0 [0]),
        .O(img0_data_dout[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_reg_reg_i_8__0
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(m_reg_reg),
        .I2(mOutPtr),
        .I3(\SRL_SIG_reg[0]_0 [8]),
        .O(img0_data_dout[8]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w8_d2_S
   (img0_cols_c_empty_n,
    img0_cols_c_full_n,
    ap_rst,
    ap_clk,
    AXIvideo2xfMat_24_16_1080_1920_1_2_U0_img0_cols_c_write,
    rgb2gray_16_0_1080_1920_1_2_2_U0_p_src_cols_read);
  output img0_cols_c_empty_n;
  output img0_cols_c_full_n;
  input ap_rst;
  input ap_clk;
  input AXIvideo2xfMat_24_16_1080_1920_1_2_U0_img0_cols_c_write;
  input rgb2gray_16_0_1080_1920_1_2_2_U0_p_src_cols_read;

  wire AXIvideo2xfMat_24_16_1080_1920_1_2_U0_img0_cols_c_write;
  wire ap_clk;
  wire ap_rst;
  wire empty_n_i_1__4_n_15;
  wire full_n_i_1__4_n_15;
  wire img0_cols_c_empty_n;
  wire img0_cols_c_full_n;
  wire \mOutPtr[0]_i_1_n_15 ;
  wire \mOutPtr[1]_i_1_n_15 ;
  wire \mOutPtr_reg_n_15_[0] ;
  wire \mOutPtr_reg_n_15_[1] ;
  wire rgb2gray_16_0_1080_1920_1_2_2_U0_p_src_cols_read;

  LUT6 #(
    .INIT(64'hFEEEFFFFF000F000)) 
    empty_n_i_1__4
       (.I0(\mOutPtr_reg_n_15_[0] ),
        .I1(\mOutPtr_reg_n_15_[1] ),
        .I2(AXIvideo2xfMat_24_16_1080_1920_1_2_U0_img0_cols_c_write),
        .I3(img0_cols_c_full_n),
        .I4(rgb2gray_16_0_1080_1920_1_2_2_U0_p_src_cols_read),
        .I5(img0_cols_c_empty_n),
        .O(empty_n_i_1__4_n_15));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__4_n_15),
        .Q(img0_cols_c_empty_n),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'hFEEEF000FFFFF000)) 
    full_n_i_1__4
       (.I0(\mOutPtr_reg_n_15_[0] ),
        .I1(\mOutPtr_reg_n_15_[1] ),
        .I2(img0_cols_c_empty_n),
        .I3(rgb2gray_16_0_1080_1920_1_2_2_U0_p_src_cols_read),
        .I4(img0_cols_c_full_n),
        .I5(AXIvideo2xfMat_24_16_1080_1920_1_2_U0_img0_cols_c_write),
        .O(full_n_i_1__4_n_15));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__4_n_15),
        .Q(img0_cols_c_full_n),
        .S(ap_rst));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1 
       (.I0(img0_cols_c_empty_n),
        .I1(rgb2gray_16_0_1080_1920_1_2_2_U0_p_src_cols_read),
        .I2(img0_cols_c_full_n),
        .I3(AXIvideo2xfMat_24_16_1080_1920_1_2_U0_img0_cols_c_write),
        .I4(\mOutPtr_reg_n_15_[0] ),
        .O(\mOutPtr[0]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_15_[0] ),
        .I1(AXIvideo2xfMat_24_16_1080_1920_1_2_U0_img0_cols_c_write),
        .I2(img0_cols_c_full_n),
        .I3(rgb2gray_16_0_1080_1920_1_2_2_U0_p_src_cols_read),
        .I4(img0_cols_c_empty_n),
        .I5(\mOutPtr_reg_n_15_[1] ),
        .O(\mOutPtr[1]_i_1_n_15 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_15 ),
        .Q(\mOutPtr_reg_n_15_[0] ),
        .S(ap_rst));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_15 ),
        .Q(\mOutPtr_reg_n_15_[1] ),
        .S(ap_rst));
endmodule

(* ORIG_REF_NAME = "Otsu_fifo_w8_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w8_d2_S_0
   (img1_data_empty_n,
    img1_data_full_n,
    D,
    ap_rst,
    ap_clk,
    we,
    duplicateMat_0_1080_1920_1_2_2_2_U0_img1_data_read,
    ap_enable_reg_pp0_iter1,
    Q,
    ap_block_pp0_stage0_subdone,
    \SRL_SIG_reg[0][7] );
  output img1_data_empty_n;
  output img1_data_full_n;
  output [7:0]D;
  input ap_rst;
  input ap_clk;
  input we;
  input duplicateMat_0_1080_1920_1_2_2_2_U0_img1_data_read;
  input ap_enable_reg_pp0_iter1;
  input [0:0]Q;
  input ap_block_pp0_stage0_subdone;
  input [7:0]\SRL_SIG_reg[0][7] ;

  wire [7:0]D;
  wire [0:0]Q;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst;
  wire duplicateMat_0_1080_1920_1_2_2_2_U0_img1_data_read;
  wire empty_n_i_1__5_n_15;
  wire full_n_i_1__5_n_15;
  wire img1_data_empty_n;
  wire img1_data_full_n;
  wire \mOutPtr[0]_i_1_n_15 ;
  wire \mOutPtr[1]_i_1_n_15 ;
  wire \mOutPtr_reg_n_15_[0] ;
  wire \mOutPtr_reg_n_15_[1] ;
  wire we;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w8_d2_S_ShiftReg_11 U_Otsu_fifo_w8_d2_S_ShiftReg
       (.D(D),
        .\SRL_SIG_reg[0][0]_0 (\mOutPtr_reg_n_15_[1] ),
        .\SRL_SIG_reg[0][0]_1 (\mOutPtr_reg_n_15_[0] ),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .ap_clk(ap_clk),
        .we(we));
  LUT5 #(
    .INIT(32'hFEFFF0F0)) 
    empty_n_i_1__5
       (.I0(\mOutPtr_reg_n_15_[0] ),
        .I1(\mOutPtr_reg_n_15_[1] ),
        .I2(we),
        .I3(duplicateMat_0_1080_1920_1_2_2_2_U0_img1_data_read),
        .I4(img1_data_empty_n),
        .O(empty_n_i_1__5_n_15));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__5_n_15),
        .Q(img1_data_empty_n),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'hFEEEFFFF0000F000)) 
    full_n_i_1__5
       (.I0(\mOutPtr_reg_n_15_[0] ),
        .I1(\mOutPtr_reg_n_15_[1] ),
        .I2(img1_data_empty_n),
        .I3(duplicateMat_0_1080_1920_1_2_2_2_U0_img1_data_read),
        .I4(we),
        .I5(img1_data_full_n),
        .O(full_n_i_1__5_n_15));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__5_n_15),
        .Q(img1_data_full_n),
        .S(ap_rst));
  LUT6 #(
    .INIT(64'h80007FFF7FFF8000)) 
    \mOutPtr[0]_i_1 
       (.I0(img1_data_empty_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(we),
        .I5(\mOutPtr_reg_n_15_[0] ),
        .O(\mOutPtr[0]_i_1_n_15 ));
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_15_[0] ),
        .I1(we),
        .I2(duplicateMat_0_1080_1920_1_2_2_2_U0_img1_data_read),
        .I3(img1_data_empty_n),
        .I4(\mOutPtr_reg_n_15_[1] ),
        .O(\mOutPtr[1]_i_1_n_15 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_15 ),
        .Q(\mOutPtr_reg_n_15_[0] ),
        .S(ap_rst));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_15 ),
        .Q(\mOutPtr_reg_n_15_[1] ),
        .S(ap_rst));
endmodule

(* ORIG_REF_NAME = "Otsu_fifo_w8_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w8_d2_S_1
   (img1a_data_empty_n,
    img1a_data_full_n,
    \SRL_SIG_reg[0][7] ,
    \SRL_SIG_reg[0][5] ,
    \SRL_SIG_reg[0][3] ,
    \SRL_SIG_reg[0][1] ,
    \SRL_SIG_reg[1][6] ,
    \SRL_SIG_reg[1][7] ,
    \SRL_SIG_reg[1][4] ,
    \SRL_SIG_reg[1][5] ,
    \SRL_SIG_reg[1][2] ,
    \SRL_SIG_reg[1][3] ,
    \SRL_SIG_reg[1][0] ,
    \SRL_SIG_reg[1][1] ,
    ap_rst,
    ap_clk,
    Q,
    val_dst_reg_1210_carry_i_5,
    val_dst_reg_1210_carry_i_5_0,
    \mOutPtr_reg[1]_0 ,
    mOutPtr18_out,
    ap_block_pp0_stage0_11001__0,
    \mOutPtr_reg[0]_0 ,
    ap_enable_reg_pp0_iter1,
    \mOutPtr_reg[0]_1 ,
    E,
    D);
  output img1a_data_empty_n;
  output img1a_data_full_n;
  output \SRL_SIG_reg[0][7] ;
  output \SRL_SIG_reg[0][5] ;
  output \SRL_SIG_reg[0][3] ;
  output \SRL_SIG_reg[0][1] ;
  output \SRL_SIG_reg[1][6] ;
  output \SRL_SIG_reg[1][7] ;
  output \SRL_SIG_reg[1][4] ;
  output \SRL_SIG_reg[1][5] ;
  output \SRL_SIG_reg[1][2] ;
  output \SRL_SIG_reg[1][3] ;
  output \SRL_SIG_reg[1][0] ;
  output \SRL_SIG_reg[1][1] ;
  input ap_rst;
  input ap_clk;
  input [3:0]Q;
  input val_dst_reg_1210_carry_i_5;
  input [3:0]val_dst_reg_1210_carry_i_5_0;
  input \mOutPtr_reg[1]_0 ;
  input mOutPtr18_out;
  input ap_block_pp0_stage0_11001__0;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input ap_enable_reg_pp0_iter1;
  input \mOutPtr_reg[0]_1 ;
  input [0:0]E;
  input [7:0]D;

  wire [7:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire \SRL_SIG_reg[0][1] ;
  wire \SRL_SIG_reg[0][3] ;
  wire \SRL_SIG_reg[0][5] ;
  wire \SRL_SIG_reg[0][7] ;
  wire \SRL_SIG_reg[1][0] ;
  wire \SRL_SIG_reg[1][1] ;
  wire \SRL_SIG_reg[1][2] ;
  wire \SRL_SIG_reg[1][3] ;
  wire \SRL_SIG_reg[1][4] ;
  wire \SRL_SIG_reg[1][5] ;
  wire \SRL_SIG_reg[1][6] ;
  wire \SRL_SIG_reg[1][7] ;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst;
  wire empty_n_i_1__6_n_15;
  wire full_n_i_1__6_n_15;
  wire img1a_data_empty_n;
  wire img1a_data_full_n;
  wire mOutPtr18_out;
  wire \mOutPtr[0]_i_1_n_15 ;
  wire \mOutPtr[1]_i_1_n_15 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_15_[0] ;
  wire \mOutPtr_reg_n_15_[1] ;
  wire val_dst_reg_1210_carry_i_26_n_15;
  wire val_dst_reg_1210_carry_i_5;
  wire [3:0]val_dst_reg_1210_carry_i_5_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w8_d2_S_ShiftReg_10 U_Otsu_fifo_w8_d2_S_ShiftReg
       (.D(D),
        .E(E),
        .Q(Q),
        .\SRL_SIG_reg[0][1]_0 (\SRL_SIG_reg[0][1] ),
        .\SRL_SIG_reg[0][3]_0 (\SRL_SIG_reg[0][3] ),
        .\SRL_SIG_reg[0][5]_0 (\SRL_SIG_reg[0][5] ),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .\SRL_SIG_reg[1][1]_0 (\SRL_SIG_reg[1][1] ),
        .\SRL_SIG_reg[1][2]_0 (\SRL_SIG_reg[1][2] ),
        .\SRL_SIG_reg[1][3]_0 (\SRL_SIG_reg[1][3] ),
        .\SRL_SIG_reg[1][4]_0 (\SRL_SIG_reg[1][4] ),
        .\SRL_SIG_reg[1][5]_0 (\SRL_SIG_reg[1][5] ),
        .\SRL_SIG_reg[1][6]_0 (\SRL_SIG_reg[1][6] ),
        .\SRL_SIG_reg[1][7]_0 (\SRL_SIG_reg[1][7] ),
        .ap_clk(ap_clk),
        .val_dst_reg_1210_carry_i_4(\mOutPtr_reg_n_15_[0] ),
        .val_dst_reg_1210_carry_i_4_0(\mOutPtr_reg_n_15_[1] ),
        .val_dst_reg_1210_carry_i_5(val_dst_reg_1210_carry_i_5),
        .val_dst_reg_1210_carry_i_5_0(val_dst_reg_1210_carry_i_5_0),
        .val_dst_reg_1210_carry_i_8(val_dst_reg_1210_carry_i_26_n_15));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT5 #(
    .INIT(32'hFFFDFF00)) 
    empty_n_i_1__6
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg_n_15_[0] ),
        .I2(\mOutPtr_reg_n_15_[1] ),
        .I3(mOutPtr18_out),
        .I4(img1a_data_empty_n),
        .O(empty_n_i_1__6_n_15));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__6_n_15),
        .Q(img1a_data_empty_n),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT5 #(
    .INIT(32'hEFEF0F00)) 
    full_n_i_1__6
       (.I0(\mOutPtr_reg_n_15_[0] ),
        .I1(\mOutPtr_reg_n_15_[1] ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(img1a_data_full_n),
        .O(full_n_i_1__6_n_15));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__6_n_15),
        .Q(img1a_data_full_n),
        .S(ap_rst));
  LUT6 #(
    .INIT(64'hBFFF40004000BFFF)) 
    \mOutPtr[0]_i_1 
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(img1a_data_empty_n),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\mOutPtr_reg[0]_1 ),
        .I5(\mOutPtr_reg_n_15_[0] ),
        .O(\mOutPtr[0]_i_1_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT4 #(
    .INIT(16'h5BA4)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_15_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr_reg_n_15_[1] ),
        .O(\mOutPtr[1]_i_1_n_15 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_15 ),
        .Q(\mOutPtr_reg_n_15_[0] ),
        .S(ap_rst));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_15 ),
        .Q(\mOutPtr_reg_n_15_[1] ),
        .S(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT2 #(
    .INIT(4'h2)) 
    val_dst_reg_1210_carry_i_26
       (.I0(\mOutPtr_reg_n_15_[0] ),
        .I1(\mOutPtr_reg_n_15_[1] ),
        .O(val_dst_reg_1210_carry_i_26_n_15));
endmodule

(* ORIG_REF_NAME = "Otsu_fifo_w8_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w8_d2_S_2
   (img1b_data_empty_n,
    img1b_data_full_n,
    ap_block_pp0_stage0_subdone,
    D,
    ap_rst,
    ap_clk,
    img1a_data_full_n,
    img1_data_empty_n,
    ap_enable_reg_pp0_iter1,
    \mOutPtr_reg[1]_0 ,
    mOutPtr18_out,
    Q,
    pop__0,
    E,
    \SRL_SIG_reg[0][7] );
  output img1b_data_empty_n;
  output img1b_data_full_n;
  output ap_block_pp0_stage0_subdone;
  output [7:0]D;
  input ap_rst;
  input ap_clk;
  input img1a_data_full_n;
  input img1_data_empty_n;
  input ap_enable_reg_pp0_iter1;
  input \mOutPtr_reg[1]_0 ;
  input mOutPtr18_out;
  input [0:0]Q;
  input pop__0;
  input [0:0]E;
  input [7:0]\SRL_SIG_reg[0][7] ;

  wire [7:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst;
  wire empty_n_i_1__7_n_15;
  wire full_n_i_1__7_n_15;
  wire img1_data_empty_n;
  wire img1a_data_full_n;
  wire img1b_data_empty_n;
  wire img1b_data_full_n;
  wire mOutPtr18_out;
  wire \mOutPtr[0]_i_1_n_15 ;
  wire \mOutPtr[1]_i_1_n_15 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_15_[0] ;
  wire \mOutPtr_reg_n_15_[1] ;
  wire pop__0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w8_d2_S_ShiftReg_9 U_Otsu_fifo_w8_d2_S_ShiftReg
       (.D(D),
        .E(E),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .ap_clk(ap_clk),
        .\tmp_hist1_addr_reg_141_reg[0] (\mOutPtr_reg_n_15_[0] ),
        .\tmp_hist1_addr_reg_141_reg[0]_0 (\mOutPtr_reg_n_15_[1] ));
  LUT5 #(
    .INIT(32'hFFFDFF00)) 
    empty_n_i_1__7
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg_n_15_[0] ),
        .I2(\mOutPtr_reg_n_15_[1] ),
        .I3(mOutPtr18_out),
        .I4(img1b_data_empty_n),
        .O(empty_n_i_1__7_n_15));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__7_n_15),
        .Q(img1b_data_empty_n),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT5 #(
    .INIT(32'hEFEF0F00)) 
    full_n_i_1__7
       (.I0(\mOutPtr_reg_n_15_[0] ),
        .I1(\mOutPtr_reg_n_15_[1] ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(img1b_data_full_n),
        .O(full_n_i_1__7_n_15));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__7_n_15),
        .Q(img1b_data_full_n),
        .S(ap_rst));
  LUT6 #(
    .INIT(64'h80007FFF7FFF8000)) 
    \mOutPtr[0]_i_1 
       (.I0(img1b_data_full_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(pop__0),
        .I5(\mOutPtr_reg_n_15_[0] ),
        .O(\mOutPtr[0]_i_1_n_15 ));
  LUT4 #(
    .INIT(16'h80FF)) 
    \mOutPtr[0]_i_2__1 
       (.I0(img1b_data_full_n),
        .I1(img1a_data_full_n),
        .I2(img1_data_empty_n),
        .I3(ap_enable_reg_pp0_iter1),
        .O(ap_block_pp0_stage0_subdone));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT4 #(
    .INIT(16'h5BA4)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_15_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr_reg_n_15_[1] ),
        .O(\mOutPtr[1]_i_1_n_15 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_15 ),
        .Q(\mOutPtr_reg_n_15_[0] ),
        .S(ap_rst));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_15 ),
        .Q(\mOutPtr_reg_n_15_[1] ),
        .S(ap_rst));
endmodule

(* ORIG_REF_NAME = "Otsu_fifo_w8_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w8_d2_S_3
   (img2_data_empty_n,
    img2_data_full_n,
    \SRL_SIG_reg[0][7] ,
    j_fu_3810_out,
    \SRL_SIG_reg[0][7]_0 ,
    ap_rst,
    ap_clk,
    \SRL_SIG_reg[0][7]_1 ,
    img3_data_full_n,
    ap_enable_reg_pp0_iter1,
    \mOutPtr_reg[1]_0 ,
    mOutPtr18_out,
    ap_enable_reg_pp0_iter2,
    Q,
    ap_block_pp0_stage0_11001__0,
    we,
    \SRL_SIG_reg[0]_0 ,
    \mOutPtr_reg[0]_0 ,
    we_1);
  output img2_data_empty_n;
  output img2_data_full_n;
  output \SRL_SIG_reg[0][7] ;
  output j_fu_3810_out;
  output \SRL_SIG_reg[0][7]_0 ;
  input ap_rst;
  input ap_clk;
  input \SRL_SIG_reg[0][7]_1 ;
  input img3_data_full_n;
  input ap_enable_reg_pp0_iter1;
  input \mOutPtr_reg[1]_0 ;
  input mOutPtr18_out;
  input ap_enable_reg_pp0_iter2;
  input [0:0]Q;
  input ap_block_pp0_stage0_11001__0;
  input we;
  input [0:0]\SRL_SIG_reg[0]_0 ;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input we_1;

  wire [0:0]Q;
  wire \SRL_SIG_reg[0][7] ;
  wire \SRL_SIG_reg[0][7]_0 ;
  wire \SRL_SIG_reg[0][7]_1 ;
  wire [0:0]\SRL_SIG_reg[0]_0 ;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_rst;
  wire empty_n_i_1__8_n_15;
  wire full_n_i_1__8_n_15;
  wire img2_data_empty_n;
  wire img2_data_full_n;
  wire img3_data_full_n;
  wire j_fu_3810_out;
  wire mOutPtr18_out;
  wire \mOutPtr[0]_i_1_n_15 ;
  wire \mOutPtr[1]_i_1_n_15 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_15_[0] ;
  wire \mOutPtr_reg_n_15_[1] ;
  wire we;
  wire we_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w8_d2_S_ShiftReg_8 U_Otsu_fifo_w8_d2_S_ShiftReg
       (.Q(Q),
        .\SRL_SIG_reg[0][23] (\mOutPtr_reg_n_15_[1] ),
        .\SRL_SIG_reg[0][23]_0 (\mOutPtr_reg_n_15_[0] ),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .\SRL_SIG_reg[0][7]_1 (\SRL_SIG_reg[0][7]_0 ),
        .\SRL_SIG_reg[0][7]_2 (\SRL_SIG_reg[0][7]_1 ),
        .\SRL_SIG_reg[0]_0 (\SRL_SIG_reg[0]_0 ),
        .ap_block_pp0_stage0_11001__0(ap_block_pp0_stage0_11001__0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .img2_data_full_n(img2_data_full_n),
        .we(we));
  LUT3 #(
    .INIT(8'h8F)) 
    ap_loop_init_int_i_2
       (.I0(img2_data_empty_n),
        .I1(img3_data_full_n),
        .I2(ap_enable_reg_pp0_iter1),
        .O(j_fu_3810_out));
  LUT5 #(
    .INIT(32'hFFFDFF00)) 
    empty_n_i_1__8
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg_n_15_[0] ),
        .I2(\mOutPtr_reg_n_15_[1] ),
        .I3(mOutPtr18_out),
        .I4(img2_data_empty_n),
        .O(empty_n_i_1__8_n_15));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__8_n_15),
        .Q(img2_data_empty_n),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT5 #(
    .INIT(32'hEFEF0F00)) 
    full_n_i_1__8
       (.I0(\mOutPtr_reg_n_15_[0] ),
        .I1(\mOutPtr_reg_n_15_[1] ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(img2_data_full_n),
        .O(full_n_i_1__8_n_15));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__8_n_15),
        .Q(img2_data_full_n),
        .S(ap_rst));
  LUT6 #(
    .INIT(64'h80007FFF7FFF8000)) 
    \mOutPtr[0]_i_1 
       (.I0(img2_data_empty_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(img3_data_full_n),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(we_1),
        .I5(\mOutPtr_reg_n_15_[0] ),
        .O(\mOutPtr[0]_i_1_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT4 #(
    .INIT(16'h5BA4)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_15_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr_reg_n_15_[1] ),
        .O(\mOutPtr[1]_i_1_n_15 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_15 ),
        .Q(\mOutPtr_reg_n_15_[0] ),
        .S(ap_rst));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_15 ),
        .Q(\mOutPtr_reg_n_15_[1] ),
        .S(ap_rst));
endmodule

(* ORIG_REF_NAME = "Otsu_fifo_w8_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w8_d2_S_5
   (otsuval_empty_n,
    otsuval_full_n,
    S,
    DI,
    Q,
    \mOutPtr_reg[0]_0 ,
    \SRL_SIG_reg[0][7] ,
    ap_rst,
    ap_clk,
    val_dst_reg_1210_carry,
    val_dst_reg_1210_carry_0,
    val_dst_reg_1210_carry_1,
    val_dst_reg_1210_carry_2,
    val_dst_reg_1210_carry_3,
    val_dst_reg_1210_carry_4,
    val_dst_reg_1210_carry_5,
    val_dst_reg_1210_carry_6,
    val_dst_reg_1210_carry_7,
    val_dst_reg_1210_carry_8,
    val_dst_reg_1210_carry_9,
    val_dst_reg_1210_carry_10,
    we,
    \mOutPtr_reg[0]_1 ,
    D);
  output otsuval_empty_n;
  output otsuval_full_n;
  output [3:0]S;
  output [3:0]DI;
  output [3:0]Q;
  output \mOutPtr_reg[0]_0 ;
  output [3:0]\SRL_SIG_reg[0][7] ;
  input ap_rst;
  input ap_clk;
  input val_dst_reg_1210_carry;
  input val_dst_reg_1210_carry_0;
  input val_dst_reg_1210_carry_1;
  input val_dst_reg_1210_carry_2;
  input val_dst_reg_1210_carry_3;
  input val_dst_reg_1210_carry_4;
  input val_dst_reg_1210_carry_5;
  input val_dst_reg_1210_carry_6;
  input val_dst_reg_1210_carry_7;
  input val_dst_reg_1210_carry_8;
  input val_dst_reg_1210_carry_9;
  input val_dst_reg_1210_carry_10;
  input we;
  input \mOutPtr_reg[0]_1 ;
  input [7:0]D;

  wire [7:0]D;
  wire [3:0]DI;
  wire [3:0]Q;
  wire [3:0]S;
  wire [3:0]\SRL_SIG_reg[0][7] ;
  wire ap_clk;
  wire ap_rst;
  wire empty_n_i_1__0_n_15;
  wire full_n_i_1__0_n_15;
  wire \mOutPtr[0]_i_1_n_15 ;
  wire \mOutPtr[1]_i_1_n_15 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg_n_15_[0] ;
  wire \mOutPtr_reg_n_15_[1] ;
  wire otsuval_empty_n;
  wire otsuval_full_n;
  wire val_dst_reg_1210_carry;
  wire val_dst_reg_1210_carry_0;
  wire val_dst_reg_1210_carry_1;
  wire val_dst_reg_1210_carry_10;
  wire val_dst_reg_1210_carry_2;
  wire val_dst_reg_1210_carry_3;
  wire val_dst_reg_1210_carry_4;
  wire val_dst_reg_1210_carry_5;
  wire val_dst_reg_1210_carry_6;
  wire val_dst_reg_1210_carry_7;
  wire val_dst_reg_1210_carry_8;
  wire val_dst_reg_1210_carry_9;
  wire we;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w8_d2_S_ShiftReg U_Otsu_fifo_w8_d2_S_ShiftReg
       (.D(D),
        .DI(DI),
        .Q(Q),
        .S(S),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .ap_clk(ap_clk),
        .val_dst_reg_1210_carry(val_dst_reg_1210_carry),
        .val_dst_reg_1210_carry_0(val_dst_reg_1210_carry_0),
        .val_dst_reg_1210_carry_1(val_dst_reg_1210_carry_1),
        .val_dst_reg_1210_carry_10(val_dst_reg_1210_carry_9),
        .val_dst_reg_1210_carry_11(val_dst_reg_1210_carry_10),
        .val_dst_reg_1210_carry_2(\mOutPtr_reg[0]_0 ),
        .val_dst_reg_1210_carry_3(val_dst_reg_1210_carry_2),
        .val_dst_reg_1210_carry_4(val_dst_reg_1210_carry_3),
        .val_dst_reg_1210_carry_5(val_dst_reg_1210_carry_4),
        .val_dst_reg_1210_carry_6(val_dst_reg_1210_carry_5),
        .val_dst_reg_1210_carry_7(val_dst_reg_1210_carry_6),
        .val_dst_reg_1210_carry_8(val_dst_reg_1210_carry_7),
        .val_dst_reg_1210_carry_9(val_dst_reg_1210_carry_8),
        .val_dst_reg_1210_carry_i_4_0(\mOutPtr_reg_n_15_[1] ),
        .val_dst_reg_1210_carry_i_4_1(\mOutPtr_reg_n_15_[0] ),
        .we(we));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT5 #(
    .INIT(32'hFFFEF0F0)) 
    empty_n_i_1__0
       (.I0(\mOutPtr_reg_n_15_[0] ),
        .I1(\mOutPtr_reg_n_15_[1] ),
        .I2(we),
        .I3(\mOutPtr_reg[0]_1 ),
        .I4(otsuval_empty_n),
        .O(empty_n_i_1__0_n_15));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_15),
        .Q(otsuval_empty_n),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'hEEFEFFFF000000F0)) 
    full_n_i_1__0
       (.I0(\mOutPtr_reg_n_15_[0] ),
        .I1(\mOutPtr_reg_n_15_[1] ),
        .I2(otsuval_empty_n),
        .I3(\mOutPtr_reg[0]_1 ),
        .I4(we),
        .I5(otsuval_full_n),
        .O(full_n_i_1__0_n_15));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_15),
        .Q(otsuval_full_n),
        .S(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \mOutPtr[0]_i_1 
       (.I0(otsuval_empty_n),
        .I1(\mOutPtr_reg[0]_1 ),
        .I2(we),
        .I3(\mOutPtr_reg_n_15_[0] ),
        .O(\mOutPtr[0]_i_1_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT5 #(
    .INIT(32'h7E778188)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_15_[0] ),
        .I1(we),
        .I2(\mOutPtr_reg[0]_1 ),
        .I3(otsuval_empty_n),
        .I4(\mOutPtr_reg_n_15_[1] ),
        .O(\mOutPtr[1]_i_1_n_15 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_15 ),
        .Q(\mOutPtr_reg_n_15_[0] ),
        .S(ap_rst));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_15 ),
        .Q(\mOutPtr_reg_n_15_[1] ),
        .S(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT2 #(
    .INIT(4'h2)) 
    val_dst_reg_1210_carry_i_12
       (.I0(\mOutPtr_reg_n_15_[0] ),
        .I1(\mOutPtr_reg_n_15_[1] ),
        .O(\mOutPtr_reg[0]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w8_d2_S_ShiftReg
   (S,
    DI,
    Q,
    \SRL_SIG_reg[0][7]_0 ,
    val_dst_reg_1210_carry,
    val_dst_reg_1210_carry_i_4_0,
    val_dst_reg_1210_carry_i_4_1,
    val_dst_reg_1210_carry_0,
    val_dst_reg_1210_carry_1,
    val_dst_reg_1210_carry_2,
    val_dst_reg_1210_carry_3,
    val_dst_reg_1210_carry_4,
    val_dst_reg_1210_carry_5,
    val_dst_reg_1210_carry_6,
    val_dst_reg_1210_carry_7,
    val_dst_reg_1210_carry_8,
    val_dst_reg_1210_carry_9,
    val_dst_reg_1210_carry_10,
    val_dst_reg_1210_carry_11,
    we,
    D,
    ap_clk);
  output [3:0]S;
  output [3:0]DI;
  output [3:0]Q;
  output [3:0]\SRL_SIG_reg[0][7]_0 ;
  input val_dst_reg_1210_carry;
  input val_dst_reg_1210_carry_i_4_0;
  input val_dst_reg_1210_carry_i_4_1;
  input val_dst_reg_1210_carry_0;
  input val_dst_reg_1210_carry_1;
  input val_dst_reg_1210_carry_2;
  input val_dst_reg_1210_carry_3;
  input val_dst_reg_1210_carry_4;
  input val_dst_reg_1210_carry_5;
  input val_dst_reg_1210_carry_6;
  input val_dst_reg_1210_carry_7;
  input val_dst_reg_1210_carry_8;
  input val_dst_reg_1210_carry_9;
  input val_dst_reg_1210_carry_10;
  input val_dst_reg_1210_carry_11;
  input we;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [3:0]DI;
  wire [3:0]Q;
  wire [3:0]S;
  wire [3:0]\SRL_SIG_reg[0][7]_0 ;
  wire \SRL_SIG_reg_n_15_[0][0] ;
  wire \SRL_SIG_reg_n_15_[0][2] ;
  wire \SRL_SIG_reg_n_15_[0][4] ;
  wire \SRL_SIG_reg_n_15_[0][6] ;
  wire \SRL_SIG_reg_n_15_[1][0] ;
  wire \SRL_SIG_reg_n_15_[1][2] ;
  wire \SRL_SIG_reg_n_15_[1][4] ;
  wire \SRL_SIG_reg_n_15_[1][6] ;
  wire ap_clk;
  wire val_dst_reg_1210_carry;
  wire val_dst_reg_1210_carry_0;
  wire val_dst_reg_1210_carry_1;
  wire val_dst_reg_1210_carry_10;
  wire val_dst_reg_1210_carry_11;
  wire val_dst_reg_1210_carry_2;
  wire val_dst_reg_1210_carry_3;
  wire val_dst_reg_1210_carry_4;
  wire val_dst_reg_1210_carry_5;
  wire val_dst_reg_1210_carry_6;
  wire val_dst_reg_1210_carry_7;
  wire val_dst_reg_1210_carry_8;
  wire val_dst_reg_1210_carry_9;
  wire val_dst_reg_1210_carry_i_10_n_15;
  wire val_dst_reg_1210_carry_i_14_n_15;
  wire val_dst_reg_1210_carry_i_17_n_15;
  wire val_dst_reg_1210_carry_i_20_n_15;
  wire val_dst_reg_1210_carry_i_4_0;
  wire val_dst_reg_1210_carry_i_4_1;
  wire we;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(we),
        .D(D[0]),
        .Q(\SRL_SIG_reg_n_15_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(we),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0][7]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(we),
        .D(D[2]),
        .Q(\SRL_SIG_reg_n_15_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(we),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0][7]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(we),
        .D(D[4]),
        .Q(\SRL_SIG_reg_n_15_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(we),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0][7]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(we),
        .D(D[6]),
        .Q(\SRL_SIG_reg_n_15_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(we),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0][7]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(we),
        .D(\SRL_SIG_reg_n_15_[0][0] ),
        .Q(\SRL_SIG_reg_n_15_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(we),
        .D(\SRL_SIG_reg[0][7]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(we),
        .D(\SRL_SIG_reg_n_15_[0][2] ),
        .Q(\SRL_SIG_reg_n_15_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(we),
        .D(\SRL_SIG_reg[0][7]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(we),
        .D(\SRL_SIG_reg_n_15_[0][4] ),
        .Q(\SRL_SIG_reg_n_15_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(we),
        .D(\SRL_SIG_reg[0][7]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(we),
        .D(\SRL_SIG_reg_n_15_[0][6] ),
        .Q(\SRL_SIG_reg_n_15_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(we),
        .D(\SRL_SIG_reg[0][7]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h088F0808088F8F8F)) 
    val_dst_reg_1210_carry_i_1
       (.I0(val_dst_reg_1210_carry_0),
        .I1(val_dst_reg_1210_carry_i_10_n_15),
        .I2(val_dst_reg_1210_carry_1),
        .I3(Q[3]),
        .I4(val_dst_reg_1210_carry_2),
        .I5(\SRL_SIG_reg[0][7]_0 [3]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h04F7)) 
    val_dst_reg_1210_carry_i_10
       (.I0(\SRL_SIG_reg_n_15_[1][6] ),
        .I1(val_dst_reg_1210_carry_i_4_1),
        .I2(val_dst_reg_1210_carry_i_4_0),
        .I3(\SRL_SIG_reg_n_15_[0][6] ),
        .O(val_dst_reg_1210_carry_i_10_n_15));
  LUT4 #(
    .INIT(16'h04F7)) 
    val_dst_reg_1210_carry_i_14
       (.I0(\SRL_SIG_reg_n_15_[1][4] ),
        .I1(val_dst_reg_1210_carry_i_4_1),
        .I2(val_dst_reg_1210_carry_i_4_0),
        .I3(\SRL_SIG_reg_n_15_[0][4] ),
        .O(val_dst_reg_1210_carry_i_14_n_15));
  LUT4 #(
    .INIT(16'h04F7)) 
    val_dst_reg_1210_carry_i_17
       (.I0(\SRL_SIG_reg_n_15_[1][2] ),
        .I1(val_dst_reg_1210_carry_i_4_1),
        .I2(val_dst_reg_1210_carry_i_4_0),
        .I3(\SRL_SIG_reg_n_15_[0][2] ),
        .O(val_dst_reg_1210_carry_i_17_n_15));
  LUT6 #(
    .INIT(64'h088F0808088F8F8F)) 
    val_dst_reg_1210_carry_i_2
       (.I0(val_dst_reg_1210_carry_4),
        .I1(val_dst_reg_1210_carry_i_14_n_15),
        .I2(val_dst_reg_1210_carry_5),
        .I3(Q[2]),
        .I4(val_dst_reg_1210_carry_2),
        .I5(\SRL_SIG_reg[0][7]_0 [2]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h04F7)) 
    val_dst_reg_1210_carry_i_20
       (.I0(\SRL_SIG_reg_n_15_[1][0] ),
        .I1(val_dst_reg_1210_carry_i_4_1),
        .I2(val_dst_reg_1210_carry_i_4_0),
        .I3(\SRL_SIG_reg_n_15_[0][0] ),
        .O(val_dst_reg_1210_carry_i_20_n_15));
  LUT6 #(
    .INIT(64'h088F0808088F8F8F)) 
    val_dst_reg_1210_carry_i_3
       (.I0(val_dst_reg_1210_carry_7),
        .I1(val_dst_reg_1210_carry_i_17_n_15),
        .I2(val_dst_reg_1210_carry_8),
        .I3(Q[1]),
        .I4(val_dst_reg_1210_carry_2),
        .I5(\SRL_SIG_reg[0][7]_0 [1]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'h088F0808088F8F8F)) 
    val_dst_reg_1210_carry_i_4
       (.I0(val_dst_reg_1210_carry_10),
        .I1(val_dst_reg_1210_carry_i_20_n_15),
        .I2(val_dst_reg_1210_carry_11),
        .I3(Q[0]),
        .I4(val_dst_reg_1210_carry_2),
        .I5(\SRL_SIG_reg[0][7]_0 [0]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    val_dst_reg_1210_carry_i_5
       (.I0(val_dst_reg_1210_carry),
        .I1(\SRL_SIG_reg_n_15_[0][6] ),
        .I2(val_dst_reg_1210_carry_i_4_0),
        .I3(val_dst_reg_1210_carry_i_4_1),
        .I4(\SRL_SIG_reg_n_15_[1][6] ),
        .I5(val_dst_reg_1210_carry_0),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    val_dst_reg_1210_carry_i_6
       (.I0(val_dst_reg_1210_carry_3),
        .I1(\SRL_SIG_reg_n_15_[0][4] ),
        .I2(val_dst_reg_1210_carry_i_4_0),
        .I3(val_dst_reg_1210_carry_i_4_1),
        .I4(\SRL_SIG_reg_n_15_[1][4] ),
        .I5(val_dst_reg_1210_carry_4),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    val_dst_reg_1210_carry_i_7
       (.I0(val_dst_reg_1210_carry_6),
        .I1(\SRL_SIG_reg_n_15_[0][2] ),
        .I2(val_dst_reg_1210_carry_i_4_0),
        .I3(val_dst_reg_1210_carry_i_4_1),
        .I4(\SRL_SIG_reg_n_15_[1][2] ),
        .I5(val_dst_reg_1210_carry_7),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    val_dst_reg_1210_carry_i_8
       (.I0(val_dst_reg_1210_carry_9),
        .I1(\SRL_SIG_reg_n_15_[0][0] ),
        .I2(val_dst_reg_1210_carry_i_4_0),
        .I3(val_dst_reg_1210_carry_i_4_1),
        .I4(\SRL_SIG_reg_n_15_[1][0] ),
        .I5(val_dst_reg_1210_carry_10),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "Otsu_fifo_w8_d2_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w8_d2_S_ShiftReg_10
   (\SRL_SIG_reg[0][7]_0 ,
    \SRL_SIG_reg[0][5]_0 ,
    \SRL_SIG_reg[0][3]_0 ,
    \SRL_SIG_reg[0][1]_0 ,
    \SRL_SIG_reg[1][6]_0 ,
    \SRL_SIG_reg[1][7]_0 ,
    \SRL_SIG_reg[1][4]_0 ,
    \SRL_SIG_reg[1][5]_0 ,
    \SRL_SIG_reg[1][2]_0 ,
    \SRL_SIG_reg[1][3]_0 ,
    \SRL_SIG_reg[1][0]_0 ,
    \SRL_SIG_reg[1][1]_0 ,
    val_dst_reg_1210_carry_i_8,
    Q,
    val_dst_reg_1210_carry_i_5,
    val_dst_reg_1210_carry_i_5_0,
    val_dst_reg_1210_carry_i_4,
    val_dst_reg_1210_carry_i_4_0,
    E,
    D,
    ap_clk);
  output \SRL_SIG_reg[0][7]_0 ;
  output \SRL_SIG_reg[0][5]_0 ;
  output \SRL_SIG_reg[0][3]_0 ;
  output \SRL_SIG_reg[0][1]_0 ;
  output \SRL_SIG_reg[1][6]_0 ;
  output \SRL_SIG_reg[1][7]_0 ;
  output \SRL_SIG_reg[1][4]_0 ;
  output \SRL_SIG_reg[1][5]_0 ;
  output \SRL_SIG_reg[1][2]_0 ;
  output \SRL_SIG_reg[1][3]_0 ;
  output \SRL_SIG_reg[1][0]_0 ;
  output \SRL_SIG_reg[1][1]_0 ;
  input val_dst_reg_1210_carry_i_8;
  input [3:0]Q;
  input val_dst_reg_1210_carry_i_5;
  input [3:0]val_dst_reg_1210_carry_i_5_0;
  input val_dst_reg_1210_carry_i_4;
  input val_dst_reg_1210_carry_i_4_0;
  input [0:0]E;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire \SRL_SIG_reg[0][1]_0 ;
  wire \SRL_SIG_reg[0][3]_0 ;
  wire \SRL_SIG_reg[0][5]_0 ;
  wire \SRL_SIG_reg[0][7]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg[1][1]_0 ;
  wire \SRL_SIG_reg[1][2]_0 ;
  wire \SRL_SIG_reg[1][3]_0 ;
  wire \SRL_SIG_reg[1][4]_0 ;
  wire \SRL_SIG_reg[1][5]_0 ;
  wire \SRL_SIG_reg[1][6]_0 ;
  wire \SRL_SIG_reg[1][7]_0 ;
  wire \SRL_SIG_reg_n_15_[0][0] ;
  wire \SRL_SIG_reg_n_15_[0][1] ;
  wire \SRL_SIG_reg_n_15_[0][2] ;
  wire \SRL_SIG_reg_n_15_[0][3] ;
  wire \SRL_SIG_reg_n_15_[0][4] ;
  wire \SRL_SIG_reg_n_15_[0][5] ;
  wire \SRL_SIG_reg_n_15_[0][6] ;
  wire \SRL_SIG_reg_n_15_[0][7] ;
  wire \SRL_SIG_reg_n_15_[1][0] ;
  wire \SRL_SIG_reg_n_15_[1][1] ;
  wire \SRL_SIG_reg_n_15_[1][2] ;
  wire \SRL_SIG_reg_n_15_[1][3] ;
  wire \SRL_SIG_reg_n_15_[1][4] ;
  wire \SRL_SIG_reg_n_15_[1][5] ;
  wire \SRL_SIG_reg_n_15_[1][6] ;
  wire \SRL_SIG_reg_n_15_[1][7] ;
  wire ap_clk;
  wire val_dst_reg_1210_carry_i_4;
  wire val_dst_reg_1210_carry_i_4_0;
  wire val_dst_reg_1210_carry_i_5;
  wire [3:0]val_dst_reg_1210_carry_i_5_0;
  wire val_dst_reg_1210_carry_i_8;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg_n_15_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg_n_15_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg_n_15_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg_n_15_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg_n_15_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg_n_15_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg_n_15_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg_n_15_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_15_[0][0] ),
        .Q(\SRL_SIG_reg_n_15_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_15_[0][1] ),
        .Q(\SRL_SIG_reg_n_15_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_15_[0][2] ),
        .Q(\SRL_SIG_reg_n_15_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_15_[0][3] ),
        .Q(\SRL_SIG_reg_n_15_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_15_[0][4] ),
        .Q(\SRL_SIG_reg_n_15_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_15_[0][5] ),
        .Q(\SRL_SIG_reg_n_15_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_15_[0][6] ),
        .Q(\SRL_SIG_reg_n_15_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_15_[0][7] ),
        .Q(\SRL_SIG_reg_n_15_[1][7] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h04F7)) 
    val_dst_reg_1210_carry_i_11
       (.I0(\SRL_SIG_reg_n_15_[1][7] ),
        .I1(val_dst_reg_1210_carry_i_4),
        .I2(val_dst_reg_1210_carry_i_4_0),
        .I3(\SRL_SIG_reg_n_15_[0][7] ),
        .O(\SRL_SIG_reg[1][7]_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    val_dst_reg_1210_carry_i_13
       (.I0(\SRL_SIG_reg_n_15_[1][4] ),
        .I1(val_dst_reg_1210_carry_i_4),
        .I2(val_dst_reg_1210_carry_i_4_0),
        .I3(\SRL_SIG_reg_n_15_[0][4] ),
        .O(\SRL_SIG_reg[1][4]_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    val_dst_reg_1210_carry_i_15
       (.I0(\SRL_SIG_reg_n_15_[1][5] ),
        .I1(val_dst_reg_1210_carry_i_4),
        .I2(val_dst_reg_1210_carry_i_4_0),
        .I3(\SRL_SIG_reg_n_15_[0][5] ),
        .O(\SRL_SIG_reg[1][5]_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    val_dst_reg_1210_carry_i_16
       (.I0(\SRL_SIG_reg_n_15_[1][2] ),
        .I1(val_dst_reg_1210_carry_i_4),
        .I2(val_dst_reg_1210_carry_i_4_0),
        .I3(\SRL_SIG_reg_n_15_[0][2] ),
        .O(\SRL_SIG_reg[1][2]_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    val_dst_reg_1210_carry_i_18
       (.I0(\SRL_SIG_reg_n_15_[1][3] ),
        .I1(val_dst_reg_1210_carry_i_4),
        .I2(val_dst_reg_1210_carry_i_4_0),
        .I3(\SRL_SIG_reg_n_15_[0][3] ),
        .O(\SRL_SIG_reg[1][3]_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    val_dst_reg_1210_carry_i_19
       (.I0(\SRL_SIG_reg_n_15_[1][0] ),
        .I1(val_dst_reg_1210_carry_i_4),
        .I2(val_dst_reg_1210_carry_i_4_0),
        .I3(\SRL_SIG_reg_n_15_[0][0] ),
        .O(\SRL_SIG_reg[1][0]_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    val_dst_reg_1210_carry_i_21
       (.I0(\SRL_SIG_reg_n_15_[1][1] ),
        .I1(val_dst_reg_1210_carry_i_4),
        .I2(val_dst_reg_1210_carry_i_4_0),
        .I3(\SRL_SIG_reg_n_15_[0][1] ),
        .O(\SRL_SIG_reg[1][1]_0 ));
  LUT6 #(
    .INIT(64'hE2E2E21D1D1DE21D)) 
    val_dst_reg_1210_carry_i_22
       (.I0(\SRL_SIG_reg_n_15_[0][7] ),
        .I1(val_dst_reg_1210_carry_i_8),
        .I2(\SRL_SIG_reg_n_15_[1][7] ),
        .I3(Q[3]),
        .I4(val_dst_reg_1210_carry_i_5),
        .I5(val_dst_reg_1210_carry_i_5_0[3]),
        .O(\SRL_SIG_reg[0][7]_0 ));
  LUT6 #(
    .INIT(64'hE2E2E21D1D1DE21D)) 
    val_dst_reg_1210_carry_i_23
       (.I0(\SRL_SIG_reg_n_15_[0][5] ),
        .I1(val_dst_reg_1210_carry_i_8),
        .I2(\SRL_SIG_reg_n_15_[1][5] ),
        .I3(Q[2]),
        .I4(val_dst_reg_1210_carry_i_5),
        .I5(val_dst_reg_1210_carry_i_5_0[2]),
        .O(\SRL_SIG_reg[0][5]_0 ));
  LUT6 #(
    .INIT(64'hE2E2E21D1D1DE21D)) 
    val_dst_reg_1210_carry_i_24
       (.I0(\SRL_SIG_reg_n_15_[0][3] ),
        .I1(val_dst_reg_1210_carry_i_8),
        .I2(\SRL_SIG_reg_n_15_[1][3] ),
        .I3(Q[1]),
        .I4(val_dst_reg_1210_carry_i_5),
        .I5(val_dst_reg_1210_carry_i_5_0[1]),
        .O(\SRL_SIG_reg[0][3]_0 ));
  LUT6 #(
    .INIT(64'hE2E2E21D1D1DE21D)) 
    val_dst_reg_1210_carry_i_25
       (.I0(\SRL_SIG_reg_n_15_[0][1] ),
        .I1(val_dst_reg_1210_carry_i_8),
        .I2(\SRL_SIG_reg_n_15_[1][1] ),
        .I3(Q[0]),
        .I4(val_dst_reg_1210_carry_i_5),
        .I5(val_dst_reg_1210_carry_i_5_0[0]),
        .O(\SRL_SIG_reg[0][1]_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    val_dst_reg_1210_carry_i_9
       (.I0(\SRL_SIG_reg_n_15_[1][6] ),
        .I1(val_dst_reg_1210_carry_i_4),
        .I2(val_dst_reg_1210_carry_i_4_0),
        .I3(\SRL_SIG_reg_n_15_[0][6] ),
        .O(\SRL_SIG_reg[1][6]_0 ));
endmodule

(* ORIG_REF_NAME = "Otsu_fifo_w8_d2_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w8_d2_S_ShiftReg_11
   (D,
    \SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[0][0]_1 ,
    we,
    \SRL_SIG_reg[0][7]_0 ,
    ap_clk);
  output [7:0]D;
  input \SRL_SIG_reg[0][0]_0 ;
  input \SRL_SIG_reg[0][0]_1 ;
  input we;
  input [7:0]\SRL_SIG_reg[0][7]_0 ;
  input ap_clk;

  wire [7:0]D;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire \SRL_SIG_reg_n_15_[0][0] ;
  wire \SRL_SIG_reg_n_15_[0][1] ;
  wire \SRL_SIG_reg_n_15_[0][2] ;
  wire \SRL_SIG_reg_n_15_[0][3] ;
  wire \SRL_SIG_reg_n_15_[0][4] ;
  wire \SRL_SIG_reg_n_15_[0][5] ;
  wire \SRL_SIG_reg_n_15_[0][6] ;
  wire \SRL_SIG_reg_n_15_[0][7] ;
  wire \SRL_SIG_reg_n_15_[1][0] ;
  wire \SRL_SIG_reg_n_15_[1][1] ;
  wire \SRL_SIG_reg_n_15_[1][2] ;
  wire \SRL_SIG_reg_n_15_[1][3] ;
  wire \SRL_SIG_reg_n_15_[1][4] ;
  wire \SRL_SIG_reg_n_15_[1][5] ;
  wire \SRL_SIG_reg_n_15_[1][6] ;
  wire \SRL_SIG_reg_n_15_[1][7] ;
  wire ap_clk;
  wire we;

  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(\SRL_SIG_reg_n_15_[0][0] ),
        .I1(\SRL_SIG_reg[0][0]_0 ),
        .I2(\SRL_SIG_reg[0][0]_1 ),
        .I3(\SRL_SIG_reg_n_15_[1][0] ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][1]_i_1 
       (.I0(\SRL_SIG_reg_n_15_[0][1] ),
        .I1(\SRL_SIG_reg[0][0]_0 ),
        .I2(\SRL_SIG_reg[0][0]_1 ),
        .I3(\SRL_SIG_reg_n_15_[1][1] ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][2]_i_1 
       (.I0(\SRL_SIG_reg_n_15_[0][2] ),
        .I1(\SRL_SIG_reg[0][0]_0 ),
        .I2(\SRL_SIG_reg[0][0]_1 ),
        .I3(\SRL_SIG_reg_n_15_[1][2] ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][3]_i_1 
       (.I0(\SRL_SIG_reg_n_15_[0][3] ),
        .I1(\SRL_SIG_reg[0][0]_0 ),
        .I2(\SRL_SIG_reg[0][0]_1 ),
        .I3(\SRL_SIG_reg_n_15_[1][3] ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][4]_i_1 
       (.I0(\SRL_SIG_reg_n_15_[0][4] ),
        .I1(\SRL_SIG_reg[0][0]_0 ),
        .I2(\SRL_SIG_reg[0][0]_1 ),
        .I3(\SRL_SIG_reg_n_15_[1][4] ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][5]_i_1 
       (.I0(\SRL_SIG_reg_n_15_[0][5] ),
        .I1(\SRL_SIG_reg[0][0]_0 ),
        .I2(\SRL_SIG_reg[0][0]_1 ),
        .I3(\SRL_SIG_reg_n_15_[1][5] ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][6]_i_1 
       (.I0(\SRL_SIG_reg_n_15_[0][6] ),
        .I1(\SRL_SIG_reg[0][0]_0 ),
        .I2(\SRL_SIG_reg[0][0]_1 ),
        .I3(\SRL_SIG_reg_n_15_[1][6] ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][7]_i_2 
       (.I0(\SRL_SIG_reg_n_15_[0][7] ),
        .I1(\SRL_SIG_reg[0][0]_0 ),
        .I2(\SRL_SIG_reg[0][0]_1 ),
        .I3(\SRL_SIG_reg_n_15_[1][7] ),
        .O(D[7]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(we),
        .D(\SRL_SIG_reg[0][7]_0 [0]),
        .Q(\SRL_SIG_reg_n_15_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(we),
        .D(\SRL_SIG_reg[0][7]_0 [1]),
        .Q(\SRL_SIG_reg_n_15_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(we),
        .D(\SRL_SIG_reg[0][7]_0 [2]),
        .Q(\SRL_SIG_reg_n_15_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(we),
        .D(\SRL_SIG_reg[0][7]_0 [3]),
        .Q(\SRL_SIG_reg_n_15_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(we),
        .D(\SRL_SIG_reg[0][7]_0 [4]),
        .Q(\SRL_SIG_reg_n_15_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(we),
        .D(\SRL_SIG_reg[0][7]_0 [5]),
        .Q(\SRL_SIG_reg_n_15_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(we),
        .D(\SRL_SIG_reg[0][7]_0 [6]),
        .Q(\SRL_SIG_reg_n_15_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(we),
        .D(\SRL_SIG_reg[0][7]_0 [7]),
        .Q(\SRL_SIG_reg_n_15_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(we),
        .D(\SRL_SIG_reg_n_15_[0][0] ),
        .Q(\SRL_SIG_reg_n_15_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(we),
        .D(\SRL_SIG_reg_n_15_[0][1] ),
        .Q(\SRL_SIG_reg_n_15_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(we),
        .D(\SRL_SIG_reg_n_15_[0][2] ),
        .Q(\SRL_SIG_reg_n_15_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(we),
        .D(\SRL_SIG_reg_n_15_[0][3] ),
        .Q(\SRL_SIG_reg_n_15_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(we),
        .D(\SRL_SIG_reg_n_15_[0][4] ),
        .Q(\SRL_SIG_reg_n_15_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(we),
        .D(\SRL_SIG_reg_n_15_[0][5] ),
        .Q(\SRL_SIG_reg_n_15_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(we),
        .D(\SRL_SIG_reg_n_15_[0][6] ),
        .Q(\SRL_SIG_reg_n_15_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(we),
        .D(\SRL_SIG_reg_n_15_[0][7] ),
        .Q(\SRL_SIG_reg_n_15_[1][7] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "Otsu_fifo_w8_d2_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w8_d2_S_ShiftReg_8
   (\SRL_SIG_reg[0][7]_0 ,
    \SRL_SIG_reg[0][7]_1 ,
    \SRL_SIG_reg[0][7]_2 ,
    ap_clk,
    ap_enable_reg_pp0_iter2,
    img2_data_full_n,
    Q,
    ap_block_pp0_stage0_11001__0,
    \SRL_SIG_reg[0][23] ,
    \SRL_SIG_reg[0][23]_0 ,
    we,
    \SRL_SIG_reg[0]_0 );
  output \SRL_SIG_reg[0][7]_0 ;
  output \SRL_SIG_reg[0][7]_1 ;
  input \SRL_SIG_reg[0][7]_2 ;
  input ap_clk;
  input ap_enable_reg_pp0_iter2;
  input img2_data_full_n;
  input [0:0]Q;
  input ap_block_pp0_stage0_11001__0;
  input \SRL_SIG_reg[0][23] ;
  input \SRL_SIG_reg[0][23]_0 ;
  input we;
  input [0:0]\SRL_SIG_reg[0]_0 ;

  wire [0:0]Q;
  wire \SRL_SIG[1][0]_i_1_n_15 ;
  wire \SRL_SIG_reg[0][23] ;
  wire \SRL_SIG_reg[0][23]_0 ;
  wire \SRL_SIG_reg[0][7]_0 ;
  wire \SRL_SIG_reg[0][7]_1 ;
  wire \SRL_SIG_reg[0][7]_2 ;
  wire [0:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg_n_15_[1][0] ;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire img2_data_full_n;
  wire we;

  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][23]_i_1__0 
       (.I0(\SRL_SIG_reg[0][7]_0 ),
        .I1(\SRL_SIG_reg[0][23] ),
        .I2(\SRL_SIG_reg[0][23]_0 ),
        .I3(\SRL_SIG_reg_n_15_[1][0] ),
        .I4(we),
        .I5(\SRL_SIG_reg[0]_0 ),
        .O(\SRL_SIG_reg[0][7]_1 ));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \SRL_SIG[1][0]_i_1 
       (.I0(\SRL_SIG_reg[0][7]_0 ),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(img2_data_full_n),
        .I3(Q),
        .I4(ap_block_pp0_stage0_11001__0),
        .I5(\SRL_SIG_reg_n_15_[1][0] ),
        .O(\SRL_SIG[1][0]_i_1_n_15 ));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG_reg[0][7]_2 ),
        .Q(\SRL_SIG_reg[0][7]_0 ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG[1][0]_i_1_n_15 ),
        .Q(\SRL_SIG_reg_n_15_[1][0] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "Otsu_fifo_w8_d2_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_fifo_w8_d2_S_ShiftReg_9
   (D,
    \tmp_hist1_addr_reg_141_reg[0] ,
    \tmp_hist1_addr_reg_141_reg[0]_0 ,
    E,
    \SRL_SIG_reg[0][7]_0 ,
    ap_clk);
  output [7:0]D;
  input \tmp_hist1_addr_reg_141_reg[0] ;
  input \tmp_hist1_addr_reg_141_reg[0]_0 ;
  input [0:0]E;
  input [7:0]\SRL_SIG_reg[0][7]_0 ;
  input ap_clk;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire \SRL_SIG_reg_n_15_[0][0] ;
  wire \SRL_SIG_reg_n_15_[0][1] ;
  wire \SRL_SIG_reg_n_15_[0][2] ;
  wire \SRL_SIG_reg_n_15_[0][3] ;
  wire \SRL_SIG_reg_n_15_[0][4] ;
  wire \SRL_SIG_reg_n_15_[0][5] ;
  wire \SRL_SIG_reg_n_15_[0][6] ;
  wire \SRL_SIG_reg_n_15_[0][7] ;
  wire \SRL_SIG_reg_n_15_[1][0] ;
  wire \SRL_SIG_reg_n_15_[1][1] ;
  wire \SRL_SIG_reg_n_15_[1][2] ;
  wire \SRL_SIG_reg_n_15_[1][3] ;
  wire \SRL_SIG_reg_n_15_[1][4] ;
  wire \SRL_SIG_reg_n_15_[1][5] ;
  wire \SRL_SIG_reg_n_15_[1][6] ;
  wire \SRL_SIG_reg_n_15_[1][7] ;
  wire ap_clk;
  wire \tmp_hist1_addr_reg_141_reg[0] ;
  wire \tmp_hist1_addr_reg_141_reg[0]_0 ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [0]),
        .Q(\SRL_SIG_reg_n_15_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [1]),
        .Q(\SRL_SIG_reg_n_15_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [2]),
        .Q(\SRL_SIG_reg_n_15_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [3]),
        .Q(\SRL_SIG_reg_n_15_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [4]),
        .Q(\SRL_SIG_reg_n_15_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [5]),
        .Q(\SRL_SIG_reg_n_15_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [6]),
        .Q(\SRL_SIG_reg_n_15_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [7]),
        .Q(\SRL_SIG_reg_n_15_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_15_[0][0] ),
        .Q(\SRL_SIG_reg_n_15_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_15_[0][1] ),
        .Q(\SRL_SIG_reg_n_15_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_15_[0][2] ),
        .Q(\SRL_SIG_reg_n_15_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_15_[0][3] ),
        .Q(\SRL_SIG_reg_n_15_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_15_[0][4] ),
        .Q(\SRL_SIG_reg_n_15_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_15_[0][5] ),
        .Q(\SRL_SIG_reg_n_15_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_15_[0][6] ),
        .Q(\SRL_SIG_reg_n_15_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_15_[0][7] ),
        .Q(\SRL_SIG_reg_n_15_[1][7] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_hist_addr_reg_136[0]_i_1 
       (.I0(\SRL_SIG_reg_n_15_[1][0] ),
        .I1(\tmp_hist1_addr_reg_141_reg[0] ),
        .I2(\tmp_hist1_addr_reg_141_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_15_[0][0] ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_hist_addr_reg_136[1]_i_1 
       (.I0(\SRL_SIG_reg_n_15_[1][1] ),
        .I1(\tmp_hist1_addr_reg_141_reg[0] ),
        .I2(\tmp_hist1_addr_reg_141_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_15_[0][1] ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_hist_addr_reg_136[2]_i_1 
       (.I0(\SRL_SIG_reg_n_15_[1][2] ),
        .I1(\tmp_hist1_addr_reg_141_reg[0] ),
        .I2(\tmp_hist1_addr_reg_141_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_15_[0][2] ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_hist_addr_reg_136[3]_i_1 
       (.I0(\SRL_SIG_reg_n_15_[1][3] ),
        .I1(\tmp_hist1_addr_reg_141_reg[0] ),
        .I2(\tmp_hist1_addr_reg_141_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_15_[0][3] ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_hist_addr_reg_136[4]_i_1 
       (.I0(\SRL_SIG_reg_n_15_[1][4] ),
        .I1(\tmp_hist1_addr_reg_141_reg[0] ),
        .I2(\tmp_hist1_addr_reg_141_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_15_[0][4] ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_hist_addr_reg_136[5]_i_1 
       (.I0(\SRL_SIG_reg_n_15_[1][5] ),
        .I1(\tmp_hist1_addr_reg_141_reg[0] ),
        .I2(\tmp_hist1_addr_reg_141_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_15_[0][5] ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_hist_addr_reg_136[6]_i_1 
       (.I0(\SRL_SIG_reg_n_15_[1][6] ),
        .I1(\tmp_hist1_addr_reg_141_reg[0] ),
        .I2(\tmp_hist1_addr_reg_141_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_15_[0][6] ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_hist_addr_reg_136[7]_i_2 
       (.I0(\SRL_SIG_reg_n_15_[1][7] ),
        .I1(\tmp_hist1_addr_reg_141_reg[0] ),
        .I2(\tmp_hist1_addr_reg_141_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_15_[0][7] ),
        .O(D[7]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init
   (grp_xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi_fu_76_ap_start_reg_reg,
    D,
    \ap_CS_fsm_reg[2] ,
    grp_xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi_fu_76_ap_start_reg_reg_0,
    ap_loop_init_int_reg_0,
    \axi_last_reg_175_reg[0] ,
    ap_loop_init_int_reg_1,
    grp_xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi_fu_76_ap_start_reg_reg_1,
    \sof_reg_62_reg[0] ,
    ap_enable_reg_pp0_iter1_reg,
    ap_rst,
    ap_clk,
    \j_fu_70_reg[0] ,
    ap_loop_exit_ready_pp0_iter1_reg,
    Q,
    E,
    SR,
    \sof_reg_62_reg[0]_0 ,
    sof,
    ap_rst_n,
    \axi_last_reg_175_reg[0]_0 ,
    \axi_last_reg_175_reg[0]_1 ,
    \axi_last_reg_175_reg[0]_2 ,
    \icmp_ln199_reg_171_reg[0] ,
    \icmp_ln199_reg_171_reg[0]_0 ,
    img3_data_empty_n,
    ack_in,
    \j_fu_70_reg[10] ,
    \axi_last_reg_175_reg[0]_3 ,
    \sof_2_reg_116_reg[0] );
  output grp_xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi_fu_76_ap_start_reg_reg;
  output [1:0]D;
  output \ap_CS_fsm_reg[2] ;
  output [0:0]grp_xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi_fu_76_ap_start_reg_reg_0;
  output [0:0]ap_loop_init_int_reg_0;
  output \axi_last_reg_175_reg[0] ;
  output [10:0]ap_loop_init_int_reg_1;
  output grp_xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi_fu_76_ap_start_reg_reg_1;
  output \sof_reg_62_reg[0] ;
  output ap_enable_reg_pp0_iter1_reg;
  input ap_rst;
  input ap_clk;
  input \j_fu_70_reg[0] ;
  input ap_loop_exit_ready_pp0_iter1_reg;
  input [0:0]Q;
  input [0:0]E;
  input [0:0]SR;
  input \sof_reg_62_reg[0]_0 ;
  input sof;
  input ap_rst_n;
  input \axi_last_reg_175_reg[0]_0 ;
  input \axi_last_reg_175_reg[0]_1 ;
  input \axi_last_reg_175_reg[0]_2 ;
  input \icmp_ln199_reg_171_reg[0] ;
  input \icmp_ln199_reg_171_reg[0]_0 ;
  input img3_data_empty_n;
  input ack_in;
  input [10:0]\j_fu_70_reg[10] ;
  input \axi_last_reg_175_reg[0]_3 ;
  input \sof_2_reg_116_reg[0] ;

  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ack_in;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__8_n_15;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_init;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__10_n_15;
  wire [0:0]ap_loop_init_int_reg_0;
  wire [10:0]ap_loop_init_int_reg_1;
  wire ap_rst;
  wire ap_rst_n;
  wire \axi_last_reg_175[0]_i_2_n_15 ;
  wire \axi_last_reg_175_reg[0] ;
  wire \axi_last_reg_175_reg[0]_0 ;
  wire \axi_last_reg_175_reg[0]_1 ;
  wire \axi_last_reg_175_reg[0]_2 ;
  wire \axi_last_reg_175_reg[0]_3 ;
  wire grp_xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi_fu_76_ap_start_reg_reg;
  wire [0:0]grp_xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi_fu_76_ap_start_reg_reg_0;
  wire grp_xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi_fu_76_ap_start_reg_reg_1;
  wire icmp_ln199_fu_136_p2;
  wire \icmp_ln199_reg_171_reg[0] ;
  wire \icmp_ln199_reg_171_reg[0]_0 ;
  wire img3_data_empty_n;
  wire \j_fu_70[10]_i_6_n_15 ;
  wire \j_fu_70[9]_i_2_n_15 ;
  wire \j_fu_70_reg[0] ;
  wire [10:0]\j_fu_70_reg[10] ;
  wire sof;
  wire \sof_2_reg_116_reg[0] ;
  wire \sof_reg_62_reg[0] ;
  wire \sof_reg_62_reg[0]_0 ;

  LUT6 #(
    .INIT(64'hEEEEAAEAAAEAAAEA)) 
    \ap_CS_fsm[1]_i_1__8 
       (.I0(SR),
        .I1(Q),
        .I2(ap_done_cache),
        .I3(\j_fu_70_reg[0] ),
        .I4(ap_block_pp0_stage0_subdone),
        .I5(ap_loop_exit_ready_pp0_iter1_reg),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0DDD0000)) 
    \ap_CS_fsm[2]_i_1__4 
       (.I0(ap_done_cache),
        .I1(\j_fu_70_reg[0] ),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .I4(Q),
        .I5(E),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hD5C0)) 
    ap_done_cache_i_1__8
       (.I0(\j_fu_70_reg[0] ),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_loop_exit_ready_pp0_iter1_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__8_n_15));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__8_n_15),
        .Q(ap_done_cache),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT4 #(
    .INIT(16'hD580)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(\j_fu_70_reg[0] ),
        .I2(icmp_ln199_fu_136_p2),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .O(grp_xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi_fu_76_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT5 #(
    .INIT(32'hFFDD5DDD)) 
    ap_loop_init_int_i_1__10
       (.I0(ap_rst_n),
        .I1(ap_loop_init_int),
        .I2(\j_fu_70_reg[0] ),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(ap_loop_exit_ready_pp0_iter1_reg),
        .O(ap_loop_init_int_i_1__10_n_15));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__10_n_15),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF10FF00001000)) 
    \axi_last_reg_175[0]_i_1 
       (.I0(\axi_last_reg_175_reg[0]_0 ),
        .I1(\axi_last_reg_175[0]_i_2_n_15 ),
        .I2(\axi_last_reg_175_reg[0]_1 ),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(icmp_ln199_fu_136_p2),
        .I5(\axi_last_reg_175_reg[0]_2 ),
        .O(\axi_last_reg_175_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \axi_last_reg_175[0]_i_2 
       (.I0(\j_fu_70_reg[0] ),
        .I1(ap_loop_init_int),
        .I2(\j_fu_70_reg[10] [9]),
        .O(\axi_last_reg_175[0]_i_2_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT4 #(
    .INIT(16'hFF70)) 
    grp_xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi_fu_76_ap_start_reg_i_1
       (.I0(icmp_ln199_fu_136_p2),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(\j_fu_70_reg[0] ),
        .I3(E),
        .O(grp_xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi_fu_76_ap_start_reg_reg_1));
  LUT6 #(
    .INIT(64'hAAA2A2A2A2A2A2A2)) 
    \icmp_ln199_reg_171[0]_i_1 
       (.I0(icmp_ln199_fu_136_p2),
        .I1(\icmp_ln199_reg_171_reg[0] ),
        .I2(\icmp_ln199_reg_171_reg[0]_0 ),
        .I3(img3_data_empty_n),
        .I4(Q),
        .I5(ack_in),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT2 #(
    .INIT(4'hB)) 
    \j_fu_70[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\j_fu_70_reg[10] [0]),
        .O(ap_loop_init_int_reg_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \j_fu_70[10]_i_1 
       (.I0(ap_loop_init_int),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(\j_fu_70_reg[0] ),
        .I3(icmp_ln199_fu_136_p2),
        .O(ap_loop_init_int_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \j_fu_70[10]_i_2 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(\j_fu_70_reg[0] ),
        .I2(icmp_ln199_fu_136_p2),
        .O(grp_xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi_fu_76_ap_start_reg_reg_0));
  LUT5 #(
    .INIT(32'h51550400)) 
    \j_fu_70[10]_i_3 
       (.I0(ap_loop_init_int),
        .I1(\j_fu_70_reg[10] [8]),
        .I2(\j_fu_70[10]_i_6_n_15 ),
        .I3(\j_fu_70_reg[10] [9]),
        .I4(\j_fu_70_reg[10] [10]),
        .O(ap_loop_init_int_reg_1[10]));
  LUT5 #(
    .INIT(32'hFDDDDDDD)) 
    \j_fu_70[10]_i_4 
       (.I0(\icmp_ln199_reg_171_reg[0] ),
        .I1(\icmp_ln199_reg_171_reg[0]_0 ),
        .I2(img3_data_empty_n),
        .I3(Q),
        .I4(ack_in),
        .O(ap_block_pp0_stage0_subdone));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \j_fu_70[10]_i_5 
       (.I0(\axi_last_reg_175[0]_i_2_n_15 ),
        .I1(\j_fu_70_reg[10] [1]),
        .I2(\j_fu_70_reg[10] [0]),
        .I3(\j_fu_70_reg[10] [3]),
        .I4(\j_fu_70_reg[10] [2]),
        .I5(\axi_last_reg_175_reg[0]_3 ),
        .O(icmp_ln199_fu_136_p2));
  LUT6 #(
    .INIT(64'hFFDFFFFFFFFFFFFF)) 
    \j_fu_70[10]_i_6 
       (.I0(\j_fu_70_reg[10] [6]),
        .I1(\axi_last_reg_175_reg[0]_0 ),
        .I2(\j_fu_70_reg[10] [4]),
        .I3(ap_loop_init),
        .I4(\j_fu_70_reg[10] [5]),
        .I5(\j_fu_70_reg[10] [7]),
        .O(\j_fu_70[10]_i_6_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \j_fu_70[1]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\j_fu_70_reg[10] [1]),
        .I2(\j_fu_70_reg[10] [0]),
        .O(ap_loop_init_int_reg_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \j_fu_70[2]_i_1 
       (.I0(\j_fu_70_reg[10] [1]),
        .I1(\j_fu_70_reg[10] [0]),
        .I2(ap_loop_init_int),
        .I3(\j_fu_70_reg[10] [2]),
        .O(ap_loop_init_int_reg_1[2]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \j_fu_70[3]_i_1 
       (.I0(\j_fu_70_reg[10] [0]),
        .I1(\j_fu_70_reg[10] [1]),
        .I2(\j_fu_70_reg[10] [2]),
        .I3(ap_loop_init_int),
        .I4(\j_fu_70_reg[10] [3]),
        .O(ap_loop_init_int_reg_1[3]));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    \j_fu_70[4]_i_1 
       (.I0(\j_fu_70_reg[10] [2]),
        .I1(\j_fu_70_reg[10] [1]),
        .I2(\j_fu_70_reg[10] [0]),
        .I3(\j_fu_70_reg[10] [3]),
        .I4(ap_loop_init),
        .I5(\j_fu_70_reg[10] [4]),
        .O(ap_loop_init_int_reg_1[4]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT4 #(
    .INIT(16'h009A)) 
    \j_fu_70[5]_i_1 
       (.I0(\j_fu_70_reg[10] [5]),
        .I1(\axi_last_reg_175_reg[0]_0 ),
        .I2(\j_fu_70_reg[10] [4]),
        .I3(ap_loop_init_int),
        .O(ap_loop_init_int_reg_1[5]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT5 #(
    .INIT(32'h0B0F0400)) 
    \j_fu_70[6]_i_1 
       (.I0(\axi_last_reg_175_reg[0]_0 ),
        .I1(\j_fu_70_reg[10] [4]),
        .I2(ap_loop_init_int),
        .I3(\j_fu_70_reg[10] [5]),
        .I4(\j_fu_70_reg[10] [6]),
        .O(ap_loop_init_int_reg_1[6]));
  LUT6 #(
    .INIT(64'h3313333300200000)) 
    \j_fu_70[7]_i_1 
       (.I0(\j_fu_70_reg[10] [5]),
        .I1(ap_loop_init),
        .I2(\j_fu_70_reg[10] [4]),
        .I3(\axi_last_reg_175_reg[0]_0 ),
        .I4(\j_fu_70_reg[10] [6]),
        .I5(\j_fu_70_reg[10] [7]),
        .O(ap_loop_init_int_reg_1[7]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \j_fu_70[7]_i_2 
       (.I0(ap_loop_init_int),
        .I1(\j_fu_70_reg[0] ),
        .O(ap_loop_init));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT4 #(
    .INIT(16'h0B04)) 
    \j_fu_70[8]_i_1 
       (.I0(\j_fu_70[9]_i_2_n_15 ),
        .I1(\j_fu_70_reg[10] [7]),
        .I2(ap_loop_init_int),
        .I3(\j_fu_70_reg[10] [8]),
        .O(ap_loop_init_int_reg_1[8]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT5 #(
    .INIT(32'h00009AAA)) 
    \j_fu_70[9]_i_1 
       (.I0(\j_fu_70_reg[10] [9]),
        .I1(\j_fu_70[9]_i_2_n_15 ),
        .I2(\j_fu_70_reg[10] [7]),
        .I3(\j_fu_70_reg[10] [8]),
        .I4(ap_loop_init_int),
        .O(ap_loop_init_int_reg_1[9]));
  LUT6 #(
    .INIT(64'hFFFFD5FFFFFFFFFF)) 
    \j_fu_70[9]_i_2 
       (.I0(\j_fu_70_reg[10] [5]),
        .I1(ap_loop_init_int),
        .I2(\j_fu_70_reg[0] ),
        .I3(\j_fu_70_reg[10] [4]),
        .I4(\axi_last_reg_175_reg[0]_0 ),
        .I5(\j_fu_70_reg[10] [6]),
        .O(\j_fu_70[9]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'hB8BBFFFF88880000)) 
    \sof_2_reg_116[0]_i_1 
       (.I0(sof),
        .I1(ap_loop_init),
        .I2(\icmp_ln199_reg_171_reg[0]_0 ),
        .I3(\icmp_ln199_reg_171_reg[0] ),
        .I4(ap_block_pp0_stage0_subdone),
        .I5(\sof_2_reg_116_reg[0] ),
        .O(\sof_reg_62_reg[0] ));
  LUT6 #(
    .INIT(64'hF755F755F7550000)) 
    \sof_reg_62[0]_i_1 
       (.I0(Q),
        .I1(ap_done_cache),
        .I2(\j_fu_70_reg[0] ),
        .I3(\sof_reg_62_reg[0]_0 ),
        .I4(sof),
        .I5(SR),
        .O(\ap_CS_fsm_reg[2] ));
endmodule

(* ORIG_REF_NAME = "Otsu_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_13
   (E,
    D,
    \j_fu_38_reg[8] ,
    SR,
    grp_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop_fu_38_ap_start_reg_reg,
    \ap_CS_fsm_reg[1] ,
    ap_rst,
    ap_clk,
    grp_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop_fu_38_ap_start_reg_reg_0,
    img2_data_empty_n,
    img3_data_full_n,
    \j_fu_38_reg[0] ,
    start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_empty_n,
    start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_full_n,
    \ap_CS_fsm_reg[1]_0 ,
    Q,
    icmp_ln5648_fu_54_p2__23,
    \j_fu_38_reg[10] ,
    ap_rst_n,
    j_fu_3810_out);
  output [0:0]E;
  output [1:0]D;
  output [10:0]\j_fu_38_reg[8] ;
  output [0:0]SR;
  output grp_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop_fu_38_ap_start_reg_reg;
  output \ap_CS_fsm_reg[1] ;
  input ap_rst;
  input ap_clk;
  input grp_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop_fu_38_ap_start_reg_reg_0;
  input img2_data_empty_n;
  input img3_data_full_n;
  input \j_fu_38_reg[0] ;
  input start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_empty_n;
  input start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_full_n;
  input \ap_CS_fsm_reg[1]_0 ;
  input [2:0]Q;
  input icmp_ln5648_fu_54_p2__23;
  input [10:0]\j_fu_38_reg[10] ;
  input ap_rst_n;
  input j_fu_3810_out;

  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm[2]_i_3__1_n_15 ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__12_n_15;
  wire ap_loop_init;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__12_n_15;
  wire ap_rst;
  wire ap_rst_n;
  wire grp_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop_fu_38_ap_start_reg_reg;
  wire grp_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop_fu_38_ap_start_reg_reg_0;
  wire icmp_ln5648_fu_54_p2__23;
  wire icmp_ln5655_fu_63_p2__23;
  wire img2_data_empty_n;
  wire img3_data_full_n;
  wire j_fu_3810_out;
  wire \j_fu_38[10]_i_4_n_15 ;
  wire \j_fu_38[10]_i_6_n_15 ;
  wire \j_fu_38[10]_i_7_n_15 ;
  wire \j_fu_38[10]_i_8_n_15 ;
  wire \j_fu_38[8]_i_2_n_15 ;
  wire \j_fu_38_reg[0] ;
  wire [10:0]\j_fu_38_reg[10] ;
  wire [10:0]\j_fu_38_reg[8] ;
  wire start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_empty_n;
  wire start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_full_n;

  LUT6 #(
    .INIT(64'h00000000A8A800FF)) 
    \ap_CS_fsm[1]_i_1__7 
       (.I0(start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_empty_n),
        .I1(start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_full_n),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(\ap_CS_fsm[2]_i_3__1_n_15 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'h050C)) 
    \ap_CS_fsm[2]_i_1__3 
       (.I0(icmp_ln5648_fu_54_p2__23),
        .I1(\ap_CS_fsm[2]_i_3__1_n_15 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'hD1FF)) 
    \ap_CS_fsm[2]_i_3__1 
       (.I0(ap_done_cache),
        .I1(grp_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop_fu_38_ap_start_reg_reg_0),
        .I2(\j_fu_38[10]_i_4_n_15 ),
        .I3(Q[2]),
        .O(\ap_CS_fsm[2]_i_3__1_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'h74)) 
    ap_done_cache_i_1__12
       (.I0(\j_fu_38[10]_i_4_n_15 ),
        .I1(grp_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop_fu_38_ap_start_reg_reg_0),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__12_n_15));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__12_n_15),
        .Q(ap_done_cache),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'h8BBB888800000000)) 
    ap_enable_reg_pp0_iter1_i_1__11
       (.I0(\j_fu_38[10]_i_4_n_15 ),
        .I1(grp_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop_fu_38_ap_start_reg_reg_0),
        .I2(img2_data_empty_n),
        .I3(img3_data_full_n),
        .I4(\j_fu_38_reg[0] ),
        .I5(ap_rst_n),
        .O(grp_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop_fu_38_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT5 #(
    .INIT(32'h7F4FFF4F)) 
    ap_loop_init_int_i_1__12
       (.I0(\j_fu_38[10]_i_4_n_15 ),
        .I1(grp_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop_fu_38_ap_start_reg_reg_0),
        .I2(ap_rst_n),
        .I3(ap_loop_init_int),
        .I4(j_fu_3810_out),
        .O(ap_loop_init_int_i_1__12_n_15));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__12_n_15),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'hF222)) 
    grp_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop_fu_38_ap_start_reg_i_1
       (.I0(Q[1]),
        .I1(icmp_ln5648_fu_54_p2__23),
        .I2(\j_fu_38[10]_i_4_n_15 ),
        .I3(grp_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop_fu_38_ap_start_reg_reg_0),
        .O(\ap_CS_fsm_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \j_fu_38[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\j_fu_38_reg[10] [0]),
        .O(\j_fu_38_reg[8] [0]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \j_fu_38[10]_i_1 
       (.I0(\j_fu_38[10]_i_4_n_15 ),
        .I1(ap_loop_init_int),
        .I2(grp_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop_fu_38_ap_start_reg_reg_0),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT5 #(
    .INIT(32'h000080AA)) 
    \j_fu_38[10]_i_2 
       (.I0(grp_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop_fu_38_ap_start_reg_reg_0),
        .I1(img2_data_empty_n),
        .I2(img3_data_full_n),
        .I3(\j_fu_38_reg[0] ),
        .I4(icmp_ln5655_fu_63_p2__23),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT5 #(
    .INIT(32'h00DF0020)) 
    \j_fu_38[10]_i_3 
       (.I0(\j_fu_38_reg[10] [8]),
        .I1(\j_fu_38[10]_i_6_n_15 ),
        .I2(\j_fu_38_reg[10] [9]),
        .I3(ap_loop_init_int),
        .I4(\j_fu_38_reg[10] [10]),
        .O(\j_fu_38_reg[8] [10]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'h2AFF)) 
    \j_fu_38[10]_i_4 
       (.I0(\j_fu_38_reg[0] ),
        .I1(img3_data_full_n),
        .I2(img2_data_empty_n),
        .I3(icmp_ln5655_fu_63_p2__23),
        .O(\j_fu_38[10]_i_4_n_15 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \j_fu_38[10]_i_5 
       (.I0(\j_fu_38[10]_i_7_n_15 ),
        .I1(\j_fu_38_reg[10] [1]),
        .I2(\j_fu_38_reg[10] [0]),
        .I3(\j_fu_38_reg[10] [3]),
        .I4(\j_fu_38_reg[10] [2]),
        .I5(\j_fu_38[10]_i_8_n_15 ),
        .O(icmp_ln5655_fu_63_p2__23));
  LUT6 #(
    .INIT(64'hFF7F7F7FFFFFFFFF)) 
    \j_fu_38[10]_i_6 
       (.I0(\j_fu_38[8]_i_2_n_15 ),
        .I1(\j_fu_38_reg[10] [6]),
        .I2(\j_fu_38_reg[10] [5]),
        .I3(ap_loop_init_int),
        .I4(grp_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop_fu_38_ap_start_reg_reg_0),
        .I5(\j_fu_38_reg[10] [7]),
        .O(\j_fu_38[10]_i_6_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \j_fu_38[10]_i_7 
       (.I0(grp_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop_fu_38_ap_start_reg_reg_0),
        .I1(ap_loop_init_int),
        .I2(\j_fu_38_reg[10] [7]),
        .O(\j_fu_38[10]_i_7_n_15 ));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \j_fu_38[10]_i_8 
       (.I0(\j_fu_38_reg[10] [4]),
        .I1(\j_fu_38_reg[10] [5]),
        .I2(\j_fu_38_reg[10] [8]),
        .I3(\j_fu_38_reg[10] [6]),
        .I4(\j_fu_38_reg[10] [10]),
        .I5(\j_fu_38_reg[10] [9]),
        .O(\j_fu_38[10]_i_8_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \j_fu_38[1]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\j_fu_38_reg[10] [1]),
        .I2(\j_fu_38_reg[10] [0]),
        .O(\j_fu_38_reg[8] [1]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \j_fu_38[2]_i_1 
       (.I0(\j_fu_38_reg[10] [1]),
        .I1(\j_fu_38_reg[10] [0]),
        .I2(ap_loop_init_int),
        .I3(\j_fu_38_reg[10] [2]),
        .O(\j_fu_38_reg[8] [2]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \j_fu_38[3]_i_1 
       (.I0(\j_fu_38_reg[10] [0]),
        .I1(\j_fu_38_reg[10] [1]),
        .I2(\j_fu_38_reg[10] [2]),
        .I3(ap_loop_init_int),
        .I4(\j_fu_38_reg[10] [3]),
        .O(\j_fu_38_reg[8] [3]));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    \j_fu_38[4]_i_1 
       (.I0(\j_fu_38_reg[10] [2]),
        .I1(\j_fu_38_reg[10] [1]),
        .I2(\j_fu_38_reg[10] [0]),
        .I3(\j_fu_38_reg[10] [3]),
        .I4(ap_loop_init),
        .I5(\j_fu_38_reg[10] [4]),
        .O(\j_fu_38_reg[8] [4]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \j_fu_38[5]_i_1 
       (.I0(\j_fu_38_reg[10] [5]),
        .I1(ap_loop_init_int),
        .I2(\j_fu_38[8]_i_2_n_15 ),
        .O(\j_fu_38_reg[8] [5]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \j_fu_38[6]_i_1 
       (.I0(\j_fu_38[8]_i_2_n_15 ),
        .I1(\j_fu_38_reg[10] [5]),
        .I2(ap_loop_init_int),
        .I3(\j_fu_38_reg[10] [6]),
        .O(\j_fu_38_reg[8] [6]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \j_fu_38[7]_i_1 
       (.I0(\j_fu_38_reg[10] [7]),
        .I1(\j_fu_38[8]_i_2_n_15 ),
        .I2(\j_fu_38_reg[10] [6]),
        .I3(\j_fu_38_reg[10] [5]),
        .I4(ap_loop_init_int),
        .O(\j_fu_38_reg[8] [7]));
  LUT6 #(
    .INIT(64'h007F00FF00800000)) 
    \j_fu_38[8]_i_1 
       (.I0(\j_fu_38[8]_i_2_n_15 ),
        .I1(\j_fu_38_reg[10] [6]),
        .I2(\j_fu_38_reg[10] [5]),
        .I3(ap_loop_init),
        .I4(\j_fu_38_reg[10] [7]),
        .I5(\j_fu_38_reg[10] [8]),
        .O(\j_fu_38_reg[8] [8]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \j_fu_38[8]_i_2 
       (.I0(ap_loop_init),
        .I1(\j_fu_38_reg[10] [4]),
        .I2(\j_fu_38_reg[10] [3]),
        .I3(\j_fu_38_reg[10] [0]),
        .I4(\j_fu_38_reg[10] [1]),
        .I5(\j_fu_38_reg[10] [2]),
        .O(\j_fu_38[8]_i_2_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \j_fu_38[8]_i_3 
       (.I0(ap_loop_init_int),
        .I1(grp_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop_fu_38_ap_start_reg_reg_0),
        .O(ap_loop_init));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'h0B04)) 
    \j_fu_38[9]_i_1 
       (.I0(\j_fu_38[10]_i_6_n_15 ),
        .I1(\j_fu_38_reg[10] [8]),
        .I2(ap_loop_init_int),
        .I3(\j_fu_38_reg[10] [9]),
        .O(\j_fu_38_reg[8] [9]));
endmodule

(* ORIG_REF_NAME = "Otsu_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_14
   (E,
    D,
    \col_fu_38_reg[8] ,
    SR,
    grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40_ap_start_reg_reg,
    \ap_CS_fsm_reg[1] ,
    ap_rst,
    ap_clk,
    grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40_ap_start_reg_reg_0,
    img1b_data_full_n,
    img1a_data_full_n,
    img1_data_empty_n,
    \col_fu_38_reg[0] ,
    start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_empty_n,
    start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_full_n,
    \ap_CS_fsm_reg[1]_0 ,
    Q,
    icmp_ln50_fu_58_p2__23,
    \col_fu_38_reg[10] ,
    ap_rst_n,
    ap_block_pp0_stage0_subdone);
  output [0:0]E;
  output [1:0]D;
  output [10:0]\col_fu_38_reg[8] ;
  output [0:0]SR;
  output grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40_ap_start_reg_reg;
  output \ap_CS_fsm_reg[1] ;
  input ap_rst;
  input ap_clk;
  input grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40_ap_start_reg_reg_0;
  input img1b_data_full_n;
  input img1a_data_full_n;
  input img1_data_empty_n;
  input \col_fu_38_reg[0] ;
  input start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_empty_n;
  input start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_full_n;
  input \ap_CS_fsm_reg[1]_0 ;
  input [2:0]Q;
  input icmp_ln50_fu_58_p2__23;
  input [10:0]\col_fu_38_reg[10] ;
  input ap_rst_n;
  input ap_block_pp0_stage0_subdone;

  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm[2]_i_3_n_15 ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__11_n_15;
  wire ap_loop_init;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__11_n_15;
  wire ap_rst;
  wire ap_rst_n;
  wire \col_fu_38[10]_i_4_n_15 ;
  wire \col_fu_38[10]_i_6_n_15 ;
  wire \col_fu_38[10]_i_7_n_15 ;
  wire \col_fu_38[10]_i_8_n_15 ;
  wire \col_fu_38[8]_i_2_n_15 ;
  wire \col_fu_38_reg[0] ;
  wire [10:0]\col_fu_38_reg[10] ;
  wire [10:0]\col_fu_38_reg[8] ;
  wire grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40_ap_start_reg_reg;
  wire grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40_ap_start_reg_reg_0;
  wire icmp_ln50_fu_58_p2__23;
  wire icmp_ln56_fu_72_p2__23;
  wire img1_data_empty_n;
  wire img1a_data_full_n;
  wire img1b_data_full_n;
  wire start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_full_n;
  wire start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_empty_n;

  LUT6 #(
    .INIT(64'h00000000A8A800FF)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_empty_n),
        .I1(start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_full_n),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(\ap_CS_fsm[2]_i_3_n_15 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'h050C)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(icmp_ln50_fu_58_p2__23),
        .I1(\ap_CS_fsm[2]_i_3_n_15 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'hD1FF)) 
    \ap_CS_fsm[2]_i_3 
       (.I0(ap_done_cache),
        .I1(grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40_ap_start_reg_reg_0),
        .I2(\col_fu_38[10]_i_4_n_15 ),
        .I3(Q[2]),
        .O(\ap_CS_fsm[2]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'h74)) 
    ap_done_cache_i_1__11
       (.I0(\col_fu_38[10]_i_4_n_15 ),
        .I1(grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40_ap_start_reg_reg_0),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__11_n_15));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__11_n_15),
        .Q(ap_done_cache),
        .R(ap_rst));
  LUT5 #(
    .INIT(32'h8B800000)) 
    ap_enable_reg_pp0_iter1_i_1__9
       (.I0(\col_fu_38[10]_i_4_n_15 ),
        .I1(grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40_ap_start_reg_reg_0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(\col_fu_38_reg[0] ),
        .I4(ap_rst_n),
        .O(grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT5 #(
    .INIT(32'h7F4FFF4F)) 
    ap_loop_init_int_i_1__11
       (.I0(\col_fu_38[10]_i_4_n_15 ),
        .I1(grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40_ap_start_reg_reg_0),
        .I2(ap_rst_n),
        .I3(ap_loop_init_int),
        .I4(ap_block_pp0_stage0_subdone),
        .O(ap_loop_init_int_i_1__11_n_15));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__11_n_15),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \col_fu_38[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\col_fu_38_reg[10] [0]),
        .O(\col_fu_38_reg[8] [0]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \col_fu_38[10]_i_1 
       (.I0(\col_fu_38[10]_i_4_n_15 ),
        .I1(ap_loop_init_int),
        .I2(grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40_ap_start_reg_reg_0),
        .O(SR));
  LUT6 #(
    .INIT(64'h000000008000AAAA)) 
    \col_fu_38[10]_i_2 
       (.I0(grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40_ap_start_reg_reg_0),
        .I1(img1b_data_full_n),
        .I2(img1a_data_full_n),
        .I3(img1_data_empty_n),
        .I4(\col_fu_38_reg[0] ),
        .I5(icmp_ln56_fu_72_p2__23),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT5 #(
    .INIT(32'h00DF0020)) 
    \col_fu_38[10]_i_3 
       (.I0(\col_fu_38_reg[10] [8]),
        .I1(\col_fu_38[10]_i_6_n_15 ),
        .I2(\col_fu_38_reg[10] [9]),
        .I3(ap_loop_init_int),
        .I4(\col_fu_38_reg[10] [10]),
        .O(\col_fu_38_reg[8] [10]));
  LUT5 #(
    .INIT(32'h2AAAFFFF)) 
    \col_fu_38[10]_i_4 
       (.I0(\col_fu_38_reg[0] ),
        .I1(img1_data_empty_n),
        .I2(img1a_data_full_n),
        .I3(img1b_data_full_n),
        .I4(icmp_ln56_fu_72_p2__23),
        .O(\col_fu_38[10]_i_4_n_15 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \col_fu_38[10]_i_5 
       (.I0(\col_fu_38[10]_i_7_n_15 ),
        .I1(\col_fu_38_reg[10] [1]),
        .I2(\col_fu_38_reg[10] [0]),
        .I3(\col_fu_38_reg[10] [3]),
        .I4(\col_fu_38_reg[10] [2]),
        .I5(\col_fu_38[10]_i_8_n_15 ),
        .O(icmp_ln56_fu_72_p2__23));
  LUT6 #(
    .INIT(64'hFF7F7F7FFFFFFFFF)) 
    \col_fu_38[10]_i_6 
       (.I0(\col_fu_38[8]_i_2_n_15 ),
        .I1(\col_fu_38_reg[10] [6]),
        .I2(\col_fu_38_reg[10] [5]),
        .I3(ap_loop_init_int),
        .I4(grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40_ap_start_reg_reg_0),
        .I5(\col_fu_38_reg[10] [7]),
        .O(\col_fu_38[10]_i_6_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \col_fu_38[10]_i_7 
       (.I0(grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40_ap_start_reg_reg_0),
        .I1(ap_loop_init_int),
        .I2(\col_fu_38_reg[10] [7]),
        .O(\col_fu_38[10]_i_7_n_15 ));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \col_fu_38[10]_i_8 
       (.I0(\col_fu_38_reg[10] [4]),
        .I1(\col_fu_38_reg[10] [5]),
        .I2(\col_fu_38_reg[10] [8]),
        .I3(\col_fu_38_reg[10] [6]),
        .I4(\col_fu_38_reg[10] [10]),
        .I5(\col_fu_38_reg[10] [9]),
        .O(\col_fu_38[10]_i_8_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \col_fu_38[1]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\col_fu_38_reg[10] [1]),
        .I2(\col_fu_38_reg[10] [0]),
        .O(\col_fu_38_reg[8] [1]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \col_fu_38[2]_i_1 
       (.I0(\col_fu_38_reg[10] [1]),
        .I1(\col_fu_38_reg[10] [0]),
        .I2(ap_loop_init_int),
        .I3(\col_fu_38_reg[10] [2]),
        .O(\col_fu_38_reg[8] [2]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \col_fu_38[3]_i_1 
       (.I0(\col_fu_38_reg[10] [0]),
        .I1(\col_fu_38_reg[10] [1]),
        .I2(\col_fu_38_reg[10] [2]),
        .I3(ap_loop_init_int),
        .I4(\col_fu_38_reg[10] [3]),
        .O(\col_fu_38_reg[8] [3]));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    \col_fu_38[4]_i_1 
       (.I0(\col_fu_38_reg[10] [2]),
        .I1(\col_fu_38_reg[10] [1]),
        .I2(\col_fu_38_reg[10] [0]),
        .I3(\col_fu_38_reg[10] [3]),
        .I4(ap_loop_init),
        .I5(\col_fu_38_reg[10] [4]),
        .O(\col_fu_38_reg[8] [4]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \col_fu_38[5]_i_1 
       (.I0(\col_fu_38_reg[10] [5]),
        .I1(ap_loop_init_int),
        .I2(\col_fu_38[8]_i_2_n_15 ),
        .O(\col_fu_38_reg[8] [5]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \col_fu_38[6]_i_1 
       (.I0(\col_fu_38[8]_i_2_n_15 ),
        .I1(\col_fu_38_reg[10] [5]),
        .I2(ap_loop_init_int),
        .I3(\col_fu_38_reg[10] [6]),
        .O(\col_fu_38_reg[8] [6]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \col_fu_38[7]_i_1 
       (.I0(\col_fu_38_reg[10] [7]),
        .I1(\col_fu_38[8]_i_2_n_15 ),
        .I2(\col_fu_38_reg[10] [6]),
        .I3(\col_fu_38_reg[10] [5]),
        .I4(ap_loop_init_int),
        .O(\col_fu_38_reg[8] [7]));
  LUT6 #(
    .INIT(64'h007F00FF00800000)) 
    \col_fu_38[8]_i_1 
       (.I0(\col_fu_38[8]_i_2_n_15 ),
        .I1(\col_fu_38_reg[10] [6]),
        .I2(\col_fu_38_reg[10] [5]),
        .I3(ap_loop_init),
        .I4(\col_fu_38_reg[10] [7]),
        .I5(\col_fu_38_reg[10] [8]),
        .O(\col_fu_38_reg[8] [8]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \col_fu_38[8]_i_2 
       (.I0(ap_loop_init),
        .I1(\col_fu_38_reg[10] [4]),
        .I2(\col_fu_38_reg[10] [3]),
        .I3(\col_fu_38_reg[10] [0]),
        .I4(\col_fu_38_reg[10] [1]),
        .I5(\col_fu_38_reg[10] [2]),
        .O(\col_fu_38[8]_i_2_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \col_fu_38[8]_i_3 
       (.I0(ap_loop_init_int),
        .I1(grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40_ap_start_reg_reg_0),
        .O(ap_loop_init));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT4 #(
    .INIT(16'h0B04)) 
    \col_fu_38[9]_i_1 
       (.I0(\col_fu_38[10]_i_6_n_15 ),
        .I1(\col_fu_38_reg[10] [8]),
        .I2(ap_loop_init_int),
        .I3(\col_fu_38_reg[10] [9]),
        .O(\col_fu_38_reg[8] [9]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'hF222)) 
    grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40_ap_start_reg_i_1
       (.I0(Q[1]),
        .I1(icmp_ln50_fu_58_p2__23),
        .I2(\col_fu_38[10]_i_4_n_15 ),
        .I3(grp_duplicateMat_0_1080_1920_1_2_2_2_Pipeline_Col_Loop_fu_40_ap_start_reg_reg_0),
        .O(\ap_CS_fsm_reg[1] ));
endmodule

(* ORIG_REF_NAME = "Otsu_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_15
   (ap_enable_reg_pp0_iter1_reg,
    empty_n_reg,
    SR,
    E,
    D,
    \j_fu_44_reg[8] ,
    ap_enable_reg_pp0_iter2_reg,
    \ap_CS_fsm_reg[1] ,
    ap_rst,
    ap_clk,
    ap_enable_reg_pp0_iter1_reg_0,
    grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48_ap_start_reg_reg,
    ap_rst_n,
    img1a_data_empty_n,
    img2_data_full_n,
    \j_fu_44_reg[0] ,
    ap_loop_exit_ready_pp0_iter1_reg,
    otsuval_empty_n,
    start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_full_n,
    \ap_CS_fsm_reg[1]_0 ,
    Q,
    icmp_ln64_fu_65_p2__23,
    \j_fu_44_reg[10] ,
    \j_fu_44_reg[0]_0 );
  output ap_enable_reg_pp0_iter1_reg;
  output empty_n_reg;
  output [0:0]SR;
  output [0:0]E;
  output [1:0]D;
  output [10:0]\j_fu_44_reg[8] ;
  output ap_enable_reg_pp0_iter2_reg;
  output \ap_CS_fsm_reg[1] ;
  input ap_rst;
  input ap_clk;
  input ap_enable_reg_pp0_iter1_reg_0;
  input grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48_ap_start_reg_reg;
  input ap_rst_n;
  input img1a_data_empty_n;
  input img2_data_full_n;
  input \j_fu_44_reg[0] ;
  input ap_loop_exit_ready_pp0_iter1_reg;
  input otsuval_empty_n;
  input start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_full_n;
  input \ap_CS_fsm_reg[1]_0 ;
  input [2:0]Q;
  input icmp_ln64_fu_65_p2__23;
  input [10:0]\j_fu_44_reg[10] ;
  input \j_fu_44_reg[0]_0 ;

  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm[2]_i_3__0_n_15 ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__7_n_15;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_init;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__9_n_15;
  wire ap_rst;
  wire ap_rst_n;
  wire empty_n_reg;
  wire grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48_ap_start_reg_i_2_n_15;
  wire grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48_ap_start_reg_reg;
  wire icmp_ln64_fu_65_p2__23;
  wire icmp_ln71_fu_75_p2__23;
  wire img1a_data_empty_n;
  wire img2_data_full_n;
  wire \j_fu_44[10]_i_6_n_15 ;
  wire \j_fu_44[10]_i_7_n_15 ;
  wire \j_fu_44[8]_i_2_n_15 ;
  wire \j_fu_44_reg[0] ;
  wire \j_fu_44_reg[0]_0 ;
  wire [10:0]\j_fu_44_reg[10] ;
  wire [10:0]\j_fu_44_reg[8] ;
  wire otsuval_empty_n;
  wire start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_full_n;

  LUT6 #(
    .INIT(64'h00000000A8A800FF)) 
    \ap_CS_fsm[1]_i_1__6 
       (.I0(otsuval_empty_n),
        .I1(start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_full_n),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(\ap_CS_fsm[2]_i_3__0_n_15 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'h050C)) 
    \ap_CS_fsm[2]_i_1__2 
       (.I0(icmp_ln64_fu_65_p2__23),
        .I1(\ap_CS_fsm[2]_i_3__0_n_15 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT5 #(
    .INIT(32'hB0BBFFFF)) 
    \ap_CS_fsm[2]_i_3__0 
       (.I0(empty_n_reg),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48_ap_start_reg_reg),
        .I3(ap_done_cache),
        .I4(Q[2]),
        .O(\ap_CS_fsm[2]_i_3__0_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'h5D0C)) 
    ap_done_cache_i_1__7
       (.I0(grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48_ap_start_reg_reg),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(empty_n_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__7_n_15));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__7_n_15),
        .Q(ap_done_cache),
        .R(ap_rst));
  LUT5 #(
    .INIT(32'hB8000000)) 
    ap_enable_reg_pp0_iter1_i_1__7
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(empty_n_reg),
        .I2(grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48_ap_start_reg_reg),
        .I3(ap_rst_n),
        .I4(grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48_ap_start_reg_i_2_n_15),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT6 #(
    .INIT(64'h5D5DFF5D51510051)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1__1
       (.I0(grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48_ap_start_reg_i_2_n_15),
        .I1(\j_fu_44_reg[0] ),
        .I2(img2_data_full_n),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(img1a_data_empty_n),
        .I5(ap_loop_exit_ready_pp0_iter1_reg),
        .O(ap_enable_reg_pp0_iter2_reg));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT5 #(
    .INIT(32'hF5F5FF75)) 
    ap_loop_init_int_i_1__9
       (.I0(ap_rst_n),
        .I1(grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48_ap_start_reg_reg),
        .I2(ap_loop_init_int),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .I4(empty_n_reg),
        .O(ap_loop_init_int_i_1__9_n_15));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__9_n_15),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF222)) 
    grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48_ap_start_reg_i_1
       (.I0(Q[1]),
        .I1(icmp_ln64_fu_65_p2__23),
        .I2(grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48_ap_start_reg_i_2_n_15),
        .I3(grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48_ap_start_reg_reg),
        .O(\ap_CS_fsm_reg[1] ));
  LUT6 #(
    .INIT(64'h75FF7575FFFFFFFF)) 
    grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48_ap_start_reg_i_2
       (.I0(grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48_ap_start_reg_reg),
        .I1(img1a_data_empty_n),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(img2_data_full_n),
        .I4(\j_fu_44_reg[0] ),
        .I5(icmp_ln71_fu_75_p2__23),
        .O(grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48_ap_start_reg_i_2_n_15));
  LUT2 #(
    .INIT(4'hB)) 
    \j_fu_44[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\j_fu_44_reg[10] [0]),
        .O(\j_fu_44_reg[8] [0]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \j_fu_44[10]_i_1 
       (.I0(empty_n_reg),
        .I1(ap_loop_init_int),
        .I2(grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48_ap_start_reg_reg),
        .I3(icmp_ln71_fu_75_p2__23),
        .O(SR));
  LUT6 #(
    .INIT(64'h000000008A008A8A)) 
    \j_fu_44[10]_i_2 
       (.I0(grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48_ap_start_reg_reg),
        .I1(img1a_data_empty_n),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(img2_data_full_n),
        .I4(\j_fu_44_reg[0] ),
        .I5(icmp_ln71_fu_75_p2__23),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT5 #(
    .INIT(32'h00DF0020)) 
    \j_fu_44[10]_i_3 
       (.I0(\j_fu_44_reg[10] [8]),
        .I1(\j_fu_44[10]_i_6_n_15 ),
        .I2(\j_fu_44_reg[10] [9]),
        .I3(ap_loop_init_int),
        .I4(\j_fu_44_reg[10] [10]),
        .O(\j_fu_44_reg[8] [10]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \j_fu_44[10]_i_4 
       (.I0(img1a_data_empty_n),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(img2_data_full_n),
        .I3(\j_fu_44_reg[0] ),
        .O(empty_n_reg));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \j_fu_44[10]_i_5 
       (.I0(\j_fu_44[10]_i_7_n_15 ),
        .I1(\j_fu_44_reg[10] [1]),
        .I2(\j_fu_44_reg[10] [0]),
        .I3(\j_fu_44_reg[10] [3]),
        .I4(\j_fu_44_reg[10] [2]),
        .I5(\j_fu_44_reg[0]_0 ),
        .O(icmp_ln71_fu_75_p2__23));
  LUT6 #(
    .INIT(64'hFF7F7F7FFFFFFFFF)) 
    \j_fu_44[10]_i_6 
       (.I0(\j_fu_44[8]_i_2_n_15 ),
        .I1(\j_fu_44_reg[10] [6]),
        .I2(\j_fu_44_reg[10] [5]),
        .I3(ap_loop_init_int),
        .I4(grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48_ap_start_reg_reg),
        .I5(\j_fu_44_reg[10] [7]),
        .O(\j_fu_44[10]_i_6_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \j_fu_44[10]_i_7 
       (.I0(grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48_ap_start_reg_reg),
        .I1(ap_loop_init_int),
        .I2(\j_fu_44_reg[10] [7]),
        .O(\j_fu_44[10]_i_7_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \j_fu_44[1]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\j_fu_44_reg[10] [1]),
        .I2(\j_fu_44_reg[10] [0]),
        .O(\j_fu_44_reg[8] [1]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \j_fu_44[2]_i_1 
       (.I0(\j_fu_44_reg[10] [1]),
        .I1(\j_fu_44_reg[10] [0]),
        .I2(ap_loop_init_int),
        .I3(\j_fu_44_reg[10] [2]),
        .O(\j_fu_44_reg[8] [2]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \j_fu_44[3]_i_1 
       (.I0(\j_fu_44_reg[10] [0]),
        .I1(\j_fu_44_reg[10] [1]),
        .I2(\j_fu_44_reg[10] [2]),
        .I3(ap_loop_init_int),
        .I4(\j_fu_44_reg[10] [3]),
        .O(\j_fu_44_reg[8] [3]));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    \j_fu_44[4]_i_1 
       (.I0(\j_fu_44_reg[10] [2]),
        .I1(\j_fu_44_reg[10] [1]),
        .I2(\j_fu_44_reg[10] [0]),
        .I3(\j_fu_44_reg[10] [3]),
        .I4(ap_loop_init),
        .I5(\j_fu_44_reg[10] [4]),
        .O(\j_fu_44_reg[8] [4]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \j_fu_44[5]_i_1 
       (.I0(\j_fu_44_reg[10] [5]),
        .I1(ap_loop_init_int),
        .I2(\j_fu_44[8]_i_2_n_15 ),
        .O(\j_fu_44_reg[8] [5]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \j_fu_44[6]_i_1 
       (.I0(\j_fu_44[8]_i_2_n_15 ),
        .I1(\j_fu_44_reg[10] [5]),
        .I2(ap_loop_init_int),
        .I3(\j_fu_44_reg[10] [6]),
        .O(\j_fu_44_reg[8] [6]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \j_fu_44[7]_i_1 
       (.I0(\j_fu_44_reg[10] [7]),
        .I1(\j_fu_44[8]_i_2_n_15 ),
        .I2(\j_fu_44_reg[10] [6]),
        .I3(\j_fu_44_reg[10] [5]),
        .I4(ap_loop_init_int),
        .O(\j_fu_44_reg[8] [7]));
  LUT6 #(
    .INIT(64'h007F00FF00800000)) 
    \j_fu_44[8]_i_1 
       (.I0(\j_fu_44[8]_i_2_n_15 ),
        .I1(\j_fu_44_reg[10] [6]),
        .I2(\j_fu_44_reg[10] [5]),
        .I3(ap_loop_init),
        .I4(\j_fu_44_reg[10] [7]),
        .I5(\j_fu_44_reg[10] [8]),
        .O(\j_fu_44_reg[8] [8]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \j_fu_44[8]_i_2 
       (.I0(ap_loop_init),
        .I1(\j_fu_44_reg[10] [4]),
        .I2(\j_fu_44_reg[10] [3]),
        .I3(\j_fu_44_reg[10] [0]),
        .I4(\j_fu_44_reg[10] [1]),
        .I5(\j_fu_44_reg[10] [2]),
        .O(\j_fu_44[8]_i_2_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \j_fu_44[8]_i_3 
       (.I0(ap_loop_init_int),
        .I1(grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_48_ap_start_reg_reg),
        .O(ap_loop_init));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT4 #(
    .INIT(16'h0B04)) 
    \j_fu_44[9]_i_1 
       (.I0(\j_fu_44[10]_i_6_n_15 ),
        .I1(\j_fu_44_reg[10] [8]),
        .I2(ap_loop_init_int),
        .I3(\j_fu_44_reg[10] [9]),
        .O(\j_fu_44_reg[8] [9]));
endmodule

(* ORIG_REF_NAME = "Otsu_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_19
   (ap_rst_n_0,
    D,
    \ap_CS_fsm_reg[0] ,
    \ap_CS_fsm_reg[2] ,
    grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_ap_start_reg_reg,
    \ap_CS_fsm_reg[0]_0 ,
    max_val_1_fu_860,
    ap_clk,
    ap_rst_n,
    Q,
    ap_done_cache_reg_0,
    \i_1_reg_564_reg[8] ,
    wB_fu_70,
    \i_1_reg_564_reg[8]_0 ,
    ap_loop_exit_ready_pp0_iter9_reg,
    \ap_CS_fsm_reg[9] ,
    \icmp_ln92_reg_570_reg[0] ,
    ap_enable_reg_pp0_iter0_reg,
    ap_enable_reg_pp0_iter1);
  output ap_rst_n_0;
  output [8:0]D;
  output \ap_CS_fsm_reg[0] ;
  output [1:0]\ap_CS_fsm_reg[2] ;
  output grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_ap_start_reg_reg;
  output \ap_CS_fsm_reg[0]_0 ;
  output max_val_1_fu_860;
  input ap_clk;
  input ap_rst_n;
  input [1:0]Q;
  input ap_done_cache_reg_0;
  input [8:0]\i_1_reg_564_reg[8] ;
  input wB_fu_70;
  input [8:0]\i_1_reg_564_reg[8]_0 ;
  input ap_loop_exit_ready_pp0_iter9_reg;
  input [1:0]\ap_CS_fsm_reg[9] ;
  input \icmp_ln92_reg_570_reg[0] ;
  input ap_enable_reg_pp0_iter0_reg;
  input ap_enable_reg_pp0_iter1;

  wire [8:0]D;
  wire [1:0]Q;
  wire \ap_CS_fsm_reg[0] ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire [1:0]\ap_CS_fsm_reg[2] ;
  wire [1:0]\ap_CS_fsm_reg[9] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__1_n_15;
  wire ap_done_cache_reg_0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_exit_ready_pp0_iter9_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__1_n_15;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_ap_start_reg_reg;
  wire [8:0]\i_1_reg_564_reg[8] ;
  wire [8:0]\i_1_reg_564_reg[8]_0 ;
  wire \icmp_ln92_reg_570[0]_i_2_n_15 ;
  wire \icmp_ln92_reg_570[0]_i_3_n_15 ;
  wire \icmp_ln92_reg_570_reg[0] ;
  wire max_val_1_fu_860;
  wire wB_fu_70;

  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_state[1]_i_1__1 
       (.I0(ap_rst_n),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'h8F880000)) 
    \ap_CS_fsm[10]_i_1 
       (.I0(Q[1]),
        .I1(ap_loop_exit_ready_pp0_iter9_reg),
        .I2(ap_done_cache_reg_0),
        .I3(ap_done_cache),
        .I4(\ap_CS_fsm_reg[9] [1]),
        .O(\ap_CS_fsm_reg[2] [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF70770000)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(Q[1]),
        .I1(ap_loop_exit_ready_pp0_iter9_reg),
        .I2(ap_done_cache_reg_0),
        .I3(ap_done_cache),
        .I4(\ap_CS_fsm_reg[9] [1]),
        .I5(\ap_CS_fsm_reg[9] [0]),
        .O(\ap_CS_fsm_reg[2] [0]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hD5C0)) 
    ap_done_cache_i_1__1
       (.I0(ap_done_cache_reg_0),
        .I1(Q[1]),
        .I2(ap_loop_exit_ready_pp0_iter9_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__1_n_15));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__1_n_15),
        .Q(ap_done_cache),
        .R(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter0_reg_i_1
       (.I0(ap_done_cache_reg_0),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .O(grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_ap_start_reg_reg));
  LUT5 #(
    .INIT(32'hBBF3FBF3)) 
    ap_loop_init_int_i_1__1
       (.I0(ap_loop_exit_ready_pp0_iter9_reg),
        .I1(ap_rst_n),
        .I2(ap_loop_init_int),
        .I3(Q[1]),
        .I4(grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_ap_start_reg_reg),
        .O(ap_loop_init_int_i_1__1_n_15));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__1_n_15),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h3F3F7F0000007F00)) 
    \i_fu_74[0]_i_1 
       (.I0(Q[0]),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0),
        .I3(\i_1_reg_564_reg[8] [0]),
        .I4(wB_fu_70),
        .I5(\i_1_reg_564_reg[8]_0 [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h3F007F7F3F000000)) 
    \i_fu_74[1]_i_1 
       (.I0(Q[0]),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0),
        .I3(\i_1_reg_564_reg[8]_0 [1]),
        .I4(wB_fu_70),
        .I5(\i_1_reg_564_reg[8] [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h3F3F7F0000007F00)) 
    \i_fu_74[2]_i_1 
       (.I0(Q[0]),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0),
        .I3(\i_1_reg_564_reg[8] [2]),
        .I4(wB_fu_70),
        .I5(\i_1_reg_564_reg[8]_0 [2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h3F3F7F0000007F00)) 
    \i_fu_74[3]_i_1 
       (.I0(Q[0]),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0),
        .I3(\i_1_reg_564_reg[8] [3]),
        .I4(wB_fu_70),
        .I5(\i_1_reg_564_reg[8]_0 [3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h3F3F7F0000007F00)) 
    \i_fu_74[4]_i_1 
       (.I0(Q[0]),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0),
        .I3(\i_1_reg_564_reg[8] [4]),
        .I4(wB_fu_70),
        .I5(\i_1_reg_564_reg[8]_0 [4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h3F3F7F0000007F00)) 
    \i_fu_74[5]_i_1 
       (.I0(Q[0]),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0),
        .I3(\i_1_reg_564_reg[8] [5]),
        .I4(wB_fu_70),
        .I5(\i_1_reg_564_reg[8]_0 [5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h3F3F7F0000007F00)) 
    \i_fu_74[6]_i_1 
       (.I0(Q[0]),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0),
        .I3(\i_1_reg_564_reg[8] [6]),
        .I4(wB_fu_70),
        .I5(\i_1_reg_564_reg[8]_0 [6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h3F3F7F0000007F00)) 
    \i_fu_74[7]_i_1 
       (.I0(Q[0]),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0),
        .I3(\i_1_reg_564_reg[8] [7]),
        .I4(wB_fu_70),
        .I5(\i_1_reg_564_reg[8]_0 [7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h7077FFFF70000000)) 
    \i_fu_74[8]_i_1 
       (.I0(ap_loop_init_int),
        .I1(ap_done_cache_reg_0),
        .I2(\i_1_reg_564_reg[8]_0 [8]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(Q[0]),
        .I5(\i_1_reg_564_reg[8] [8]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'h4444444444444F44)) 
    \icmp_ln92_reg_570[0]_i_1 
       (.I0(Q[0]),
        .I1(\icmp_ln92_reg_570_reg[0] ),
        .I2(\icmp_ln92_reg_570[0]_i_2_n_15 ),
        .I3(\ap_CS_fsm_reg[0] ),
        .I4(D[2]),
        .I5(D[6]),
        .O(\ap_CS_fsm_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \icmp_ln92_reg_570[0]_i_2 
       (.I0(\icmp_ln92_reg_570[0]_i_3_n_15 ),
        .I1(D[0]),
        .I2(D[4]),
        .I3(D[7]),
        .I4(D[3]),
        .I5(D[5]),
        .O(\icmp_ln92_reg_570[0]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h0000C808C808C808)) 
    \icmp_ln92_reg_570[0]_i_3 
       (.I0(\i_1_reg_564_reg[8] [8]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\i_1_reg_564_reg[8]_0 [8]),
        .I4(ap_done_cache_reg_0),
        .I5(ap_loop_init_int),
        .O(\icmp_ln92_reg_570[0]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'hC0C080FFFFFF80FF)) 
    ram_reg_i_45__1
       (.I0(Q[0]),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0),
        .I3(\i_1_reg_564_reg[8] [1]),
        .I4(wB_fu_70),
        .I5(\i_1_reg_564_reg[8]_0 [1]),
        .O(\ap_CS_fsm_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \wB_fu_70[31]_i_1 
       (.I0(Q[0]),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0),
        .O(max_val_1_fu_860));
endmodule

(* ORIG_REF_NAME = "Otsu_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_20
   (ap_loop_init_int_reg_0,
    D,
    ap_loop_init_int_reg_1,
    add_ln84_fu_83_p2,
    B,
    grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116_ap_start_reg_reg,
    i_1_fu_361,
    i_1_fu_360,
    ap_loop_init,
    grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116_ap_ready,
    ap_done_cache_reg_0,
    ap_clk,
    ap_done_cache_reg_1,
    ap_loop_exit_ready_pp0_iter3_reg,
    Q,
    ap_enable_reg_pp0_iter1_reg,
    ap_rst_n,
    \i_1_fu_36_reg[4] ,
    \i_1_fu_36_reg[4]_0 ,
    \i_1_fu_36_reg[4]_1 ,
    \i_1_fu_36_reg[4]_2 ,
    \i_1_fu_36_reg[4]_3 ,
    buff0_reg,
    buff0_reg_0,
    buff0_reg_1,
    \i_1_fu_36_reg[8] ,
    \i_1_fu_36_reg[8]_0 ,
    \i_1_fu_36_reg[5] );
  output ap_loop_init_int_reg_0;
  output [1:0]D;
  output ap_loop_init_int_reg_1;
  output [7:0]add_ln84_fu_83_p2;
  output [7:0]B;
  output [0:0]grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116_ap_start_reg_reg;
  output i_1_fu_361;
  output i_1_fu_360;
  output ap_loop_init;
  output grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116_ap_ready;
  input ap_done_cache_reg_0;
  input ap_clk;
  input ap_done_cache_reg_1;
  input ap_loop_exit_ready_pp0_iter3_reg;
  input [1:0]Q;
  input ap_enable_reg_pp0_iter1_reg;
  input ap_rst_n;
  input \i_1_fu_36_reg[4] ;
  input \i_1_fu_36_reg[4]_0 ;
  input \i_1_fu_36_reg[4]_1 ;
  input \i_1_fu_36_reg[4]_2 ;
  input \i_1_fu_36_reg[4]_3 ;
  input buff0_reg;
  input buff0_reg_0;
  input buff0_reg_1;
  input \i_1_fu_36_reg[8] ;
  input \i_1_fu_36_reg[8]_0 ;
  input \i_1_fu_36_reg[5] ;

  wire [7:0]B;
  wire [1:0]D;
  wire [1:0]Q;
  wire [7:0]add_ln84_fu_83_p2;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__0_n_15;
  wire ap_done_cache_reg_0;
  wire ap_done_cache_reg_1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter3_reg;
  wire ap_loop_init;
  wire ap_loop_init_int_i_1__0_n_15;
  wire ap_loop_init_int_reg_0;
  wire ap_loop_init_int_reg_1;
  wire ap_rst_n;
  wire buff0_reg;
  wire buff0_reg_0;
  wire buff0_reg_1;
  wire grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116_ap_ready;
  wire [0:0]grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116_ap_start_reg_reg;
  wire i_1_fu_360;
  wire i_1_fu_361;
  wire \i_1_fu_36[4]_i_2_n_15 ;
  wire \i_1_fu_36_reg[4] ;
  wire \i_1_fu_36_reg[4]_0 ;
  wire \i_1_fu_36_reg[4]_1 ;
  wire \i_1_fu_36_reg[4]_2 ;
  wire \i_1_fu_36_reg[4]_3 ;
  wire \i_1_fu_36_reg[5] ;
  wire \i_1_fu_36_reg[8] ;
  wire \i_1_fu_36_reg[8]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'hFFFF0B00)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(ap_done_cache_reg_1),
        .I1(ap_done_cache),
        .I2(ap_loop_exit_ready_pp0_iter3_reg),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'hF400)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(ap_done_cache_reg_1),
        .I1(ap_done_cache),
        .I2(ap_loop_exit_ready_pp0_iter3_reg),
        .I3(Q[1]),
        .O(D[1]));
  LUT3 #(
    .INIT(8'hBA)) 
    ap_done_cache_i_1__0
       (.I0(ap_loop_exit_ready_pp0_iter3_reg),
        .I1(ap_done_cache_reg_1),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__0_n_15));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__0_n_15),
        .Q(ap_done_cache),
        .R(ap_done_cache_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'hE000)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(ap_loop_init_int_reg_0),
        .I2(ap_done_cache_reg_1),
        .I3(ap_rst_n),
        .O(ap_loop_init_int_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'h04)) 
    ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_i_1
       (.I0(ap_loop_init_int_reg_0),
        .I1(ap_done_cache_reg_1),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .O(grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hDFDD)) 
    ap_loop_init_int_i_1__0
       (.I0(ap_rst_n),
        .I1(ap_loop_exit_ready_pp0_iter3_reg),
        .I2(ap_done_cache_reg_1),
        .I3(ap_loop_init_int_reg_0),
        .O(ap_loop_init_int_i_1__0_n_15));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__0_n_15),
        .Q(ap_loop_init_int_reg_0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hEA)) 
    buff0_reg_i_1
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(ap_done_cache_reg_1),
        .I2(ap_loop_init_int_reg_0),
        .O(i_1_fu_361));
  LUT3 #(
    .INIT(8'h70)) 
    buff0_reg_i_2
       (.I0(ap_done_cache_reg_1),
        .I1(ap_loop_init_int_reg_0),
        .I2(buff0_reg_1),
        .O(B[7]));
  LUT3 #(
    .INIT(8'h70)) 
    buff0_reg_i_3
       (.I0(ap_done_cache_reg_1),
        .I1(ap_loop_init_int_reg_0),
        .I2(buff0_reg_0),
        .O(B[6]));
  LUT3 #(
    .INIT(8'h70)) 
    buff0_reg_i_4
       (.I0(ap_done_cache_reg_1),
        .I1(ap_loop_init_int_reg_0),
        .I2(buff0_reg),
        .O(B[5]));
  LUT3 #(
    .INIT(8'h70)) 
    buff0_reg_i_5
       (.I0(ap_done_cache_reg_1),
        .I1(ap_loop_init_int_reg_0),
        .I2(\i_1_fu_36_reg[4]_3 ),
        .O(B[4]));
  LUT3 #(
    .INIT(8'h70)) 
    buff0_reg_i_6
       (.I0(ap_done_cache_reg_1),
        .I1(ap_loop_init_int_reg_0),
        .I2(\i_1_fu_36_reg[4]_2 ),
        .O(B[3]));
  LUT3 #(
    .INIT(8'h70)) 
    buff0_reg_i_7
       (.I0(ap_done_cache_reg_1),
        .I1(ap_loop_init_int_reg_0),
        .I2(\i_1_fu_36_reg[4] ),
        .O(B[2]));
  LUT3 #(
    .INIT(8'h70)) 
    buff0_reg_i_8
       (.I0(ap_done_cache_reg_1),
        .I1(ap_loop_init_int_reg_0),
        .I2(\i_1_fu_36_reg[4]_1 ),
        .O(B[1]));
  LUT3 #(
    .INIT(8'h2A)) 
    buff0_reg_i_9
       (.I0(\i_1_fu_36_reg[4]_0 ),
        .I1(ap_loop_init_int_reg_0),
        .I2(ap_done_cache_reg_1),
        .O(B[0]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \i_1_fu_36[0]_i_1 
       (.I0(ap_done_cache_reg_1),
        .I1(ap_loop_init_int_reg_0),
        .I2(\i_1_fu_36_reg[4]_0 ),
        .O(grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \i_1_fu_36[1]_i_1 
       (.I0(\i_1_fu_36_reg[4]_1 ),
        .I1(ap_loop_init_int_reg_0),
        .I2(\i_1_fu_36_reg[4]_0 ),
        .O(add_ln84_fu_83_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \i_1_fu_36[2]_i_1 
       (.I0(\i_1_fu_36_reg[4]_0 ),
        .I1(\i_1_fu_36_reg[4]_1 ),
        .I2(ap_loop_init_int_reg_0),
        .I3(\i_1_fu_36_reg[4] ),
        .O(add_ln84_fu_83_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \i_1_fu_36[3]_i_1 
       (.I0(\i_1_fu_36_reg[4]_1 ),
        .I1(\i_1_fu_36_reg[4]_0 ),
        .I2(\i_1_fu_36_reg[4] ),
        .I3(ap_loop_init_int_reg_0),
        .I4(\i_1_fu_36_reg[4]_2 ),
        .O(add_ln84_fu_83_p2[2]));
  LUT6 #(
    .INIT(64'h7FFF000080000000)) 
    \i_1_fu_36[4]_i_1 
       (.I0(\i_1_fu_36_reg[4] ),
        .I1(\i_1_fu_36_reg[4]_0 ),
        .I2(\i_1_fu_36_reg[4]_1 ),
        .I3(\i_1_fu_36_reg[4]_2 ),
        .I4(\i_1_fu_36[4]_i_2_n_15 ),
        .I5(\i_1_fu_36_reg[4]_3 ),
        .O(add_ln84_fu_83_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \i_1_fu_36[4]_i_2 
       (.I0(ap_loop_init_int_reg_0),
        .I1(ap_done_cache_reg_1),
        .O(\i_1_fu_36[4]_i_2_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'h21)) 
    \i_1_fu_36[5]_i_1 
       (.I0(\i_1_fu_36_reg[5] ),
        .I1(ap_loop_init_int_reg_0),
        .I2(buff0_reg),
        .O(add_ln84_fu_83_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'h21)) 
    \i_1_fu_36[6]_i_1 
       (.I0(\i_1_fu_36_reg[8] ),
        .I1(ap_loop_init_int_reg_0),
        .I2(buff0_reg_0),
        .O(add_ln84_fu_83_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h0B04)) 
    \i_1_fu_36[7]_i_1 
       (.I0(\i_1_fu_36_reg[8] ),
        .I1(buff0_reg_0),
        .I2(ap_loop_init_int_reg_0),
        .I3(buff0_reg_1),
        .O(add_ln84_fu_83_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hC8)) 
    \i_1_fu_36[8]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(ap_done_cache_reg_1),
        .I2(ap_loop_init_int_reg_0),
        .O(i_1_fu_360));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'h00DF0020)) 
    \i_1_fu_36[8]_i_2 
       (.I0(buff0_reg_1),
        .I1(\i_1_fu_36_reg[8] ),
        .I2(buff0_reg_0),
        .I3(ap_loop_init_int_reg_0),
        .I4(\i_1_fu_36_reg[8]_0 ),
        .O(add_ln84_fu_83_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sum_fu_32[0]_i_1 
       (.I0(ap_done_cache_reg_1),
        .I1(ap_loop_init_int_reg_0),
        .O(ap_loop_init));
endmodule

(* ORIG_REF_NAME = "Otsu_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_21
   (ap_loop_init_int_reg_0,
    ADDRARDADDR,
    grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101_ap_start_reg_reg,
    grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101_ap_start_reg_reg_0,
    E,
    D,
    ap_loop_init_int_reg_1,
    add_ln75_fu_194_p2,
    i_fu_541,
    i_fu_540,
    grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101_ap_ready,
    ap_done_cache_reg_0,
    ap_clk,
    ap_done_cache_reg_1,
    ram_reg,
    ram_reg_0,
    hist_0_address0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    \i_fu_54_reg[4] ,
    \i_fu_54_reg[4]_0 ,
    ap_enable_reg_pp0_iter1_reg,
    zext_ln75_reg_320,
    Q,
    ap_loop_exit_ready_pp0_iter10_reg,
    ap_rst_n,
    \i_fu_54_reg[8] ,
    \i_fu_54_reg[8]_0 ,
    \i_fu_54_reg[5] );
  output ap_loop_init_int_reg_0;
  output [7:0]ADDRARDADDR;
  output grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101_ap_start_reg_reg;
  output grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101_ap_start_reg_reg_0;
  output [0:0]E;
  output [1:0]D;
  output ap_loop_init_int_reg_1;
  output [8:0]add_ln75_fu_194_p2;
  output i_fu_541;
  output i_fu_540;
  output grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101_ap_ready;
  input ap_done_cache_reg_0;
  input ap_clk;
  input ap_done_cache_reg_1;
  input ram_reg;
  input [0:0]ram_reg_0;
  input [7:0]hist_0_address0;
  input ram_reg_1;
  input ram_reg_2;
  input ram_reg_3;
  input ram_reg_4;
  input ram_reg_5;
  input \i_fu_54_reg[4] ;
  input \i_fu_54_reg[4]_0 ;
  input ap_enable_reg_pp0_iter1_reg;
  input [0:0]zext_ln75_reg_320;
  input [2:0]Q;
  input ap_loop_exit_ready_pp0_iter10_reg;
  input ap_rst_n;
  input \i_fu_54_reg[8] ;
  input \i_fu_54_reg[8]_0 ;
  input \i_fu_54_reg[5] ;

  wire [7:0]ADDRARDADDR;
  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [8:0]add_ln75_fu_194_p2;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1_n_15;
  wire ap_done_cache_reg_0;
  wire ap_done_cache_reg_1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter10_reg;
  wire ap_loop_init_int_i_1_n_15;
  wire ap_loop_init_int_reg_0;
  wire ap_loop_init_int_reg_1;
  wire ap_rst_n;
  wire grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101_ap_ready;
  wire grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101_ap_start_reg_reg;
  wire grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101_ap_start_reg_reg_0;
  wire [7:0]hist_0_address0;
  wire i_fu_540;
  wire i_fu_541;
  wire \i_fu_54[4]_i_2_n_15 ;
  wire \i_fu_54_reg[4] ;
  wire \i_fu_54_reg[4]_0 ;
  wire \i_fu_54_reg[5] ;
  wire \i_fu_54_reg[8] ;
  wire \i_fu_54_reg[8]_0 ;
  wire ram_reg;
  wire [0:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire [0:0]zext_ln75_reg_320;

  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'hFFFF0B00)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(ap_done_cache_reg_1),
        .I1(ap_done_cache),
        .I2(ap_loop_exit_ready_pp0_iter10_reg),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hF400)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(ap_done_cache_reg_1),
        .I1(ap_done_cache),
        .I2(ap_loop_exit_ready_pp0_iter10_reg),
        .I3(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    ap_done_cache_i_1
       (.I0(ap_loop_exit_ready_pp0_iter10_reg),
        .I1(ap_done_cache_reg_1),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1_n_15));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1_n_15),
        .Q(ap_done_cache),
        .R(ap_done_cache_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'hE000)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(ap_loop_init_int_reg_0),
        .I2(ap_done_cache_reg_1),
        .I3(ap_rst_n),
        .O(ap_loop_init_int_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h04)) 
    ap_loop_exit_ready_pp0_iter9_reg_reg_srl9_i_1
       (.I0(ap_loop_init_int_reg_0),
        .I1(ap_done_cache_reg_1),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .O(grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'hDFDD)) 
    ap_loop_init_int_i_1
       (.I0(ap_rst_n),
        .I1(ap_loop_exit_ready_pp0_iter10_reg),
        .I2(ap_done_cache_reg_1),
        .I3(ap_loop_init_int_reg_0),
        .O(ap_loop_init_int_i_1_n_15));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_15),
        .Q(ap_loop_init_int_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'hFFFFAA20)) 
    \buff0[31]_i_1 
       (.I0(Q[1]),
        .I1(ap_done_cache_reg_1),
        .I2(ap_done_cache),
        .I3(ap_loop_exit_ready_pp0_iter10_reg),
        .I4(Q[2]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \i_fu_54[0]_i_1 
       (.I0(ap_loop_init_int_reg_0),
        .I1(\i_fu_54_reg[4] ),
        .O(add_ln75_fu_194_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \i_fu_54[1]_i_1 
       (.I0(\i_fu_54_reg[4]_0 ),
        .I1(ap_loop_init_int_reg_0),
        .I2(\i_fu_54_reg[4] ),
        .O(add_ln75_fu_194_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \i_fu_54[2]_i_1 
       (.I0(\i_fu_54_reg[4] ),
        .I1(\i_fu_54_reg[4]_0 ),
        .I2(ap_loop_init_int_reg_0),
        .I3(ram_reg),
        .O(add_ln75_fu_194_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \i_fu_54[3]_i_1 
       (.I0(\i_fu_54_reg[4]_0 ),
        .I1(\i_fu_54_reg[4] ),
        .I2(ram_reg),
        .I3(ap_loop_init_int_reg_0),
        .I4(ram_reg_1),
        .O(add_ln75_fu_194_p2[3]));
  LUT6 #(
    .INIT(64'h7FFF000080000000)) 
    \i_fu_54[4]_i_1 
       (.I0(ram_reg),
        .I1(\i_fu_54_reg[4] ),
        .I2(\i_fu_54_reg[4]_0 ),
        .I3(ram_reg_1),
        .I4(\i_fu_54[4]_i_2_n_15 ),
        .I5(ram_reg_2),
        .O(add_ln75_fu_194_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \i_fu_54[4]_i_2 
       (.I0(ap_loop_init_int_reg_0),
        .I1(ap_done_cache_reg_1),
        .O(\i_fu_54[4]_i_2_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'h21)) 
    \i_fu_54[5]_i_1 
       (.I0(\i_fu_54_reg[5] ),
        .I1(ap_loop_init_int_reg_0),
        .I2(ram_reg_3),
        .O(add_ln75_fu_194_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'h21)) 
    \i_fu_54[6]_i_1 
       (.I0(\i_fu_54_reg[8] ),
        .I1(ap_loop_init_int_reg_0),
        .I2(ram_reg_4),
        .O(add_ln75_fu_194_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h0B04)) 
    \i_fu_54[7]_i_1 
       (.I0(\i_fu_54_reg[8] ),
        .I1(ram_reg_4),
        .I2(ap_loop_init_int_reg_0),
        .I3(ram_reg_5),
        .O(add_ln75_fu_194_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hC8)) 
    \i_fu_54[8]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(ap_done_cache_reg_1),
        .I2(ap_loop_init_int_reg_0),
        .O(i_fu_540));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'h00DF0020)) 
    \i_fu_54[8]_i_2 
       (.I0(ram_reg_5),
        .I1(\i_fu_54_reg[8] ),
        .I2(ram_reg_4),
        .I3(ap_loop_init_int_reg_0),
        .I4(\i_fu_54_reg[8]_0 ),
        .O(add_ln75_fu_194_p2[8]));
  LUT5 #(
    .INIT(32'h70FF7000)) 
    ram_reg_i_2__0
       (.I0(ap_done_cache_reg_1),
        .I1(ap_loop_init_int_reg_0),
        .I2(ram_reg_5),
        .I3(ram_reg_0),
        .I4(hist_0_address0[7]),
        .O(ADDRARDADDR[7]));
  LUT5 #(
    .INIT(32'h70FF7000)) 
    ram_reg_i_3__0
       (.I0(ap_done_cache_reg_1),
        .I1(ap_loop_init_int_reg_0),
        .I2(ram_reg_4),
        .I3(ram_reg_0),
        .I4(hist_0_address0[6]),
        .O(ADDRARDADDR[6]));
  LUT5 #(
    .INIT(32'h70FF7000)) 
    ram_reg_i_4__0
       (.I0(ap_done_cache_reg_1),
        .I1(ap_loop_init_int_reg_0),
        .I2(ram_reg_3),
        .I3(ram_reg_0),
        .I4(hist_0_address0[5]),
        .O(ADDRARDADDR[5]));
  LUT5 #(
    .INIT(32'h70FF7000)) 
    ram_reg_i_5__0
       (.I0(ap_done_cache_reg_1),
        .I1(ap_loop_init_int_reg_0),
        .I2(ram_reg_2),
        .I3(ram_reg_0),
        .I4(hist_0_address0[4]),
        .O(ADDRARDADDR[4]));
  LUT5 #(
    .INIT(32'h70FF7000)) 
    ram_reg_i_6__0
       (.I0(ap_done_cache_reg_1),
        .I1(ap_loop_init_int_reg_0),
        .I2(ram_reg_1),
        .I3(ram_reg_0),
        .I4(hist_0_address0[3]),
        .O(ADDRARDADDR[3]));
  LUT5 #(
    .INIT(32'h70FF7000)) 
    ram_reg_i_7__0
       (.I0(ap_done_cache_reg_1),
        .I1(ap_loop_init_int_reg_0),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .I4(hist_0_address0[2]),
        .O(ADDRARDADDR[2]));
  LUT5 #(
    .INIT(32'h70FF7000)) 
    ram_reg_i_8__0
       (.I0(ap_done_cache_reg_1),
        .I1(ap_loop_init_int_reg_0),
        .I2(\i_fu_54_reg[4]_0 ),
        .I3(ram_reg_0),
        .I4(hist_0_address0[1]),
        .O(ADDRARDADDR[1]));
  LUT5 #(
    .INIT(32'h2AFF2A00)) 
    ram_reg_i_9__0
       (.I0(\i_fu_54_reg[4] ),
        .I1(ap_loop_init_int_reg_0),
        .I2(ap_done_cache_reg_1),
        .I3(ram_reg_0),
        .I4(hist_0_address0[0]),
        .O(ADDRARDADDR[0]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'h3F152A00)) 
    \zext_ln75_reg_320[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(ap_done_cache_reg_1),
        .I2(ap_loop_init_int_reg_0),
        .I3(\i_fu_54_reg[4] ),
        .I4(zext_ln75_reg_320),
        .O(grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101_ap_start_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \zext_ln75_reg_320[7]_i_1 
       (.I0(ap_done_cache_reg_1),
        .I1(ap_loop_init_int_reg_0),
        .O(grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \zext_ln75_reg_320[7]_i_2 
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(ap_done_cache_reg_1),
        .I2(ap_loop_init_int_reg_0),
        .O(i_fu_541));
endmodule

(* ORIG_REF_NAME = "Otsu_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_22
   (\i_8_fu_32_reg[1] ,
    \i_8_fu_32_reg[2] ,
    \i_8_fu_32_reg[3] ,
    \i_8_fu_32_reg[4] ,
    \i_8_fu_32_reg[5] ,
    \i_8_fu_32_reg[6] ,
    \i_8_fu_32_reg[7] ,
    \i_8_fu_32_reg[0] ,
    grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_ready,
    i_8_fu_321,
    D,
    grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg,
    grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_0,
    \i_8_fu_32_reg[0]_0 ,
    \i_8_fu_32_reg[5]_0 ,
    E,
    SR,
    grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_1,
    \ap_CS_fsm_reg[2] ,
    ap_done_cache_reg_0,
    ap_clk,
    Q,
    \ap_CS_fsm_reg[4] ,
    grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_2,
    ram_reg,
    ram_reg_0,
    tmp_hist_address0__15,
    grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_3,
    \i_8_fu_32_reg[5]_1 ,
    ap_rst_n,
    ap_loop_exit_ready_pp0_iter1_reg,
    zext_ln117_reg_123,
    icmp_ln77_fu_96_p2__23);
  output \i_8_fu_32_reg[1] ;
  output \i_8_fu_32_reg[2] ;
  output \i_8_fu_32_reg[3] ;
  output \i_8_fu_32_reg[4] ;
  output \i_8_fu_32_reg[5] ;
  output \i_8_fu_32_reg[6] ;
  output \i_8_fu_32_reg[7] ;
  output \i_8_fu_32_reg[0] ;
  output grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_ready;
  output i_8_fu_321;
  output [8:0]D;
  output [1:0]grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg;
  output grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_0;
  output \i_8_fu_32_reg[0]_0 ;
  output \i_8_fu_32_reg[5]_0 ;
  output [0:0]E;
  output [0:0]SR;
  output grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_1;
  output \ap_CS_fsm_reg[2] ;
  input ap_done_cache_reg_0;
  input ap_clk;
  input [8:0]Q;
  input [2:0]\ap_CS_fsm_reg[4] ;
  input grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_2;
  input [6:0]ram_reg;
  input ram_reg_0;
  input [0:0]tmp_hist_address0__15;
  input grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_3;
  input \i_8_fu_32_reg[5]_1 ;
  input ap_rst_n;
  input ap_loop_exit_ready_pp0_iter1_reg;
  input [1:0]zext_ln117_reg_123;
  input icmp_ln77_fu_96_p2__23;

  wire [8:0]D;
  wire [0:0]E;
  wire [8:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[2] ;
  wire [2:0]\ap_CS_fsm_reg[4] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__6_n_15;
  wire ap_done_cache_reg_0;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_init;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__8_n_15;
  wire ap_rst_n;
  wire grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_ready;
  wire [1:0]grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg;
  wire grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_0;
  wire grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_1;
  wire grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_2;
  wire grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_3;
  wire i_8_fu_321;
  wire \i_8_fu_32[8]_i_4_n_15 ;
  wire \i_8_fu_32_reg[0] ;
  wire \i_8_fu_32_reg[0]_0 ;
  wire \i_8_fu_32_reg[1] ;
  wire \i_8_fu_32_reg[2] ;
  wire \i_8_fu_32_reg[3] ;
  wire \i_8_fu_32_reg[4] ;
  wire \i_8_fu_32_reg[5] ;
  wire \i_8_fu_32_reg[5]_0 ;
  wire \i_8_fu_32_reg[5]_1 ;
  wire \i_8_fu_32_reg[6] ;
  wire \i_8_fu_32_reg[7] ;
  wire icmp_ln117_fu_83_p2;
  wire icmp_ln77_fu_96_p2__23;
  wire [6:0]ram_reg;
  wire ram_reg_0;
  wire [0:0]tmp_hist_address0__15;
  wire [1:0]zext_ln117_reg_123;
  wire \zext_ln117_reg_123[7]_i_5_n_15 ;

  LUT6 #(
    .INIT(64'h8F8F888F88888888)) 
    \ap_CS_fsm[4]_i_1__0 
       (.I0(\ap_CS_fsm_reg[4] [0]),
        .I1(icmp_ln77_fu_96_p2__23),
        .I2(ap_loop_exit_ready_pp0_iter1_reg),
        .I3(ap_done_cache),
        .I4(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_2),
        .I5(\ap_CS_fsm_reg[4] [2]),
        .O(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg[0]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hF400)) 
    \ap_CS_fsm[5]_i_1__1 
       (.I0(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_2),
        .I1(ap_done_cache),
        .I2(ap_loop_exit_ready_pp0_iter1_reg),
        .I3(\ap_CS_fsm_reg[4] [2]),
        .O(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg[1]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    ap_done_cache_i_1__6
       (.I0(ap_loop_exit_ready_pp0_iter1_reg),
        .I1(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_2),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__6_n_15));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__6_n_15),
        .Q(ap_done_cache),
        .R(ap_done_cache_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'h40)) 
    ap_enable_reg_pp0_iter1_i_1__10
       (.I0(icmp_ln117_fu_83_p2),
        .I1(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_2),
        .I2(ap_rst_n),
        .O(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1__0
       (.I0(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_2),
        .I1(icmp_ln117_fu_83_p2),
        .O(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hDFDD)) 
    ap_loop_init_int_i_1__8
       (.I0(ap_rst_n),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_2),
        .I3(ap_loop_init_int),
        .O(ap_loop_init_int_i_1__8_n_15));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__8_n_15),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_i_1
       (.I0(\ap_CS_fsm_reg[4] [0]),
        .I1(icmp_ln77_fu_96_p2__23),
        .I2(icmp_ln117_fu_83_p2),
        .I3(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_2),
        .O(\ap_CS_fsm_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \i_8_fu_32[0]_i_1 
       (.I0(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_2),
        .I1(ap_loop_init_int),
        .I2(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h0770)) 
    \i_8_fu_32[1]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_2),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'h07770888)) 
    \i_8_fu_32[2]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_2),
        .I3(ap_loop_init_int),
        .I4(Q[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h007F7F7F00808080)) 
    \i_8_fu_32[3]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_2),
        .I4(ap_loop_init_int),
        .I5(Q[3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    \i_8_fu_32[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(ap_loop_init),
        .I5(Q[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'h009A9A9A)) 
    \i_8_fu_32[5]_i_1 
       (.I0(Q[5]),
        .I1(\i_8_fu_32_reg[5]_1 ),
        .I2(Q[4]),
        .I3(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_2),
        .I4(ap_loop_init_int),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h0BBB0FFF04440000)) 
    \i_8_fu_32[6]_i_1 
       (.I0(\i_8_fu_32_reg[5]_1 ),
        .I1(Q[4]),
        .I2(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_2),
        .I3(ap_loop_init_int),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h3313333300200000)) 
    \i_8_fu_32[7]_i_1 
       (.I0(Q[5]),
        .I1(ap_loop_init),
        .I2(Q[4]),
        .I3(\i_8_fu_32_reg[5]_1 ),
        .I4(Q[6]),
        .I5(Q[7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_8_fu_32[7]_i_2 
       (.I0(ap_loop_init_int),
        .I1(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_2),
        .O(ap_loop_init));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \i_8_fu_32[8]_i_1 
       (.I0(icmp_ln117_fu_83_p2),
        .I1(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_2),
        .I2(ap_loop_init_int),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \i_8_fu_32[8]_i_2 
       (.I0(icmp_ln117_fu_83_p2),
        .I1(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_2),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h0BBB0444)) 
    \i_8_fu_32[8]_i_3 
       (.I0(\i_8_fu_32[8]_i_4_n_15 ),
        .I1(Q[7]),
        .I2(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_2),
        .I3(ap_loop_init_int),
        .I4(Q[8]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hFFFFD5FFFFFFFFFF)) 
    \i_8_fu_32[8]_i_4 
       (.I0(Q[5]),
        .I1(ap_loop_init_int),
        .I2(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_2),
        .I3(Q[4]),
        .I4(\i_8_fu_32_reg[5]_1 ),
        .I5(Q[6]),
        .O(\i_8_fu_32[8]_i_4_n_15 ));
  LUT6 #(
    .INIT(64'hFFFF088808880888)) 
    ram_reg_i_45
       (.I0(Q[7]),
        .I1(\ap_CS_fsm_reg[4] [2]),
        .I2(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_2),
        .I3(ap_loop_init_int),
        .I4(ram_reg[6]),
        .I5(ram_reg_0),
        .O(\i_8_fu_32_reg[7] ));
  LUT6 #(
    .INIT(64'hFFFF088808880888)) 
    ram_reg_i_47
       (.I0(Q[6]),
        .I1(\ap_CS_fsm_reg[4] [2]),
        .I2(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_2),
        .I3(ap_loop_init_int),
        .I4(ram_reg[5]),
        .I5(ram_reg_0),
        .O(\i_8_fu_32_reg[6] ));
  LUT6 #(
    .INIT(64'hFFFF088808880888)) 
    ram_reg_i_48
       (.I0(Q[5]),
        .I1(\ap_CS_fsm_reg[4] [2]),
        .I2(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_2),
        .I3(ap_loop_init_int),
        .I4(ram_reg[4]),
        .I5(ram_reg_0),
        .O(\i_8_fu_32_reg[5] ));
  LUT6 #(
    .INIT(64'hFFFF088808880888)) 
    ram_reg_i_49
       (.I0(Q[4]),
        .I1(\ap_CS_fsm_reg[4] [2]),
        .I2(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_2),
        .I3(ap_loop_init_int),
        .I4(ram_reg[3]),
        .I5(ram_reg_0),
        .O(\i_8_fu_32_reg[4] ));
  LUT6 #(
    .INIT(64'hFFFF088808880888)) 
    ram_reg_i_50
       (.I0(Q[3]),
        .I1(\ap_CS_fsm_reg[4] [2]),
        .I2(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_2),
        .I3(ap_loop_init_int),
        .I4(ram_reg[2]),
        .I5(ram_reg_0),
        .O(\i_8_fu_32_reg[3] ));
  LUT6 #(
    .INIT(64'hFFFF088808880888)) 
    ram_reg_i_51
       (.I0(Q[2]),
        .I1(\ap_CS_fsm_reg[4] [2]),
        .I2(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_2),
        .I3(ap_loop_init_int),
        .I4(ram_reg[1]),
        .I5(ram_reg_0),
        .O(\i_8_fu_32_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFF088808880888)) 
    ram_reg_i_52
       (.I0(Q[1]),
        .I1(\ap_CS_fsm_reg[4] [2]),
        .I2(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_2),
        .I3(ap_loop_init_int),
        .I4(ram_reg[0]),
        .I5(ram_reg_0),
        .O(\i_8_fu_32_reg[1] ));
  LUT6 #(
    .INIT(64'h2A2A2A2A0000FF00)) 
    ram_reg_i_53
       (.I0(Q[0]),
        .I1(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_2),
        .I2(ap_loop_init_int),
        .I3(tmp_hist_address0__15),
        .I4(\ap_CS_fsm_reg[4] [1]),
        .I5(\ap_CS_fsm_reg[4] [2]),
        .O(\i_8_fu_32_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'hAEEE0444)) 
    \zext_ln117_reg_123[0]_i_1 
       (.I0(icmp_ln117_fu_83_p2),
        .I1(Q[0]),
        .I2(ap_loop_init_int),
        .I3(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_2),
        .I4(zext_ln117_reg_123[0]),
        .O(\i_8_fu_32_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'hAEEE0444)) 
    \zext_ln117_reg_123[5]_i_1 
       (.I0(icmp_ln117_fu_83_p2),
        .I1(Q[5]),
        .I2(ap_loop_init_int),
        .I3(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_2),
        .I4(zext_ln117_reg_123[1]),
        .O(\i_8_fu_32_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \zext_ln117_reg_123[7]_i_1 
       (.I0(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_2),
        .I1(ap_loop_init_int),
        .I2(icmp_ln117_fu_83_p2),
        .O(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \zext_ln117_reg_123[7]_i_2 
       (.I0(icmp_ln117_fu_83_p2),
        .O(i_8_fu_321));
  LUT5 #(
    .INIT(32'h00000008)) 
    \zext_ln117_reg_123[7]_i_3 
       (.I0(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_3),
        .I1(\zext_ln117_reg_123[7]_i_5_n_15 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(icmp_ln117_fu_83_p2));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h0444)) 
    \zext_ln117_reg_123[7]_i_5 
       (.I0(Q[7]),
        .I1(Q[8]),
        .I2(grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg_reg_2),
        .I3(ap_loop_init_int),
        .O(\zext_ln117_reg_123[7]_i_5_n_15 ));
endmodule

(* ORIG_REF_NAME = "Otsu_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_23
   (\ap_CS_fsm_reg[4] ,
    D,
    tmp_hist_address0__15,
    \i_fu_30_reg[2] ,
    E,
    \ap_CS_fsm_reg[3] ,
    ap_done_reg_reg,
    ap_done_cache_reg_0,
    ap_clk,
    Q,
    ap_loop_init_int_reg_0,
    \i_fu_30_reg[8] ,
    SR,
    \ap_CS_fsm_reg[2] ,
    ap_rst_n,
    ap_done_reg,
    start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_empty_n);
  output \ap_CS_fsm_reg[4] ;
  output [8:0]D;
  output [0:0]tmp_hist_address0__15;
  output \i_fu_30_reg[2] ;
  output [0:0]E;
  output [1:0]\ap_CS_fsm_reg[3] ;
  output ap_done_reg_reg;
  input ap_done_cache_reg_0;
  input ap_clk;
  input [3:0]Q;
  input ap_loop_init_int_reg_0;
  input [8:0]\i_fu_30_reg[8] ;
  input [0:0]SR;
  input \ap_CS_fsm_reg[2] ;
  input ap_rst_n;
  input ap_done_reg;
  input start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_empty_n;

  wire [8:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[2] ;
  wire [1:0]\ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[4] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__4_n_15;
  wire ap_done_cache_reg_0;
  wire ap_done_reg;
  wire ap_done_reg_reg;
  wire ap_loop_init;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__6_n_15;
  wire ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire \i_fu_30[5]_i_2_n_15 ;
  wire \i_fu_30[8]_i_3_n_15 ;
  wire \i_fu_30[8]_i_4_n_15 ;
  wire \i_fu_30_reg[2] ;
  wire [8:0]\i_fu_30_reg[8] ;
  wire ram_reg_i_65_n_15;
  wire start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_empty_n;
  wire [0:0]tmp_hist_address0__15;

  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'hBABFAAAA)) 
    \ap_CS_fsm[1]_i_1__4 
       (.I0(SR),
        .I1(\i_fu_30_reg[2] ),
        .I2(ap_loop_init_int_reg_0),
        .I3(ap_done_cache),
        .I4(Q[1]),
        .O(\ap_CS_fsm_reg[3] [0]));
  LUT6 #(
    .INIT(64'hF888F8F8F8888888)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(Q[2]),
        .I1(\ap_CS_fsm_reg[2] ),
        .I2(Q[1]),
        .I3(\i_fu_30_reg[2] ),
        .I4(ap_loop_init_int_reg_0),
        .I5(ap_done_cache),
        .O(\ap_CS_fsm_reg[3] [1]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_done_cache_i_1__4
       (.I0(\i_fu_30_reg[2] ),
        .I1(ap_loop_init_int_reg_0),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__4_n_15));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__4_n_15),
        .Q(ap_done_cache),
        .R(ap_done_cache_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hF5DD)) 
    ap_loop_init_int_i_1__6
       (.I0(ap_rst_n),
        .I1(ap_loop_init_int),
        .I2(\i_fu_30_reg[2] ),
        .I3(ap_loop_init_int_reg_0),
        .O(ap_loop_init_int_i_1__6_n_15));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__6_n_15),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h4040FF40)) 
    grp_OtsuThreshold_0_1080_1920_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_ap_start_reg_i_1
       (.I0(ap_done_reg),
        .I1(start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_empty_n),
        .I2(Q[0]),
        .I3(ap_loop_init_int_reg_0),
        .I4(\i_fu_30_reg[2] ),
        .O(ap_done_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \i_fu_30[0]_i_1 
       (.I0(\i_fu_30_reg[2] ),
        .I1(ap_loop_init_int),
        .I2(\i_fu_30_reg[8] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h0110)) 
    \i_fu_30[1]_i_1 
       (.I0(\i_fu_30_reg[2] ),
        .I1(ap_loop_init_int),
        .I2(\i_fu_30_reg[8] [1]),
        .I3(\i_fu_30_reg[8] [0]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hAA2A0080)) 
    \i_fu_30[2]_i_1 
       (.I0(\i_fu_30[8]_i_4_n_15 ),
        .I1(\i_fu_30_reg[8] [1]),
        .I2(\i_fu_30_reg[8] [0]),
        .I3(ap_loop_init_int),
        .I4(\i_fu_30_reg[8] [2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hF7FF000008000000)) 
    \i_fu_30[3]_i_1 
       (.I0(\i_fu_30_reg[8] [1]),
        .I1(\i_fu_30_reg[8] [0]),
        .I2(ap_loop_init),
        .I3(\i_fu_30_reg[8] [2]),
        .I4(\i_fu_30[8]_i_4_n_15 ),
        .I5(\i_fu_30_reg[8] [3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_fu_30[3]_i_2 
       (.I0(ap_loop_init_int),
        .I1(ap_loop_init_int_reg_0),
        .O(ap_loop_init));
  LUT6 #(
    .INIT(64'h7FFF000080000000)) 
    \i_fu_30[4]_i_1 
       (.I0(\i_fu_30_reg[8] [2]),
        .I1(tmp_hist_address0__15),
        .I2(\i_fu_30_reg[8] [1]),
        .I3(\i_fu_30_reg[8] [3]),
        .I4(\i_fu_30[8]_i_4_n_15 ),
        .I5(\i_fu_30_reg[8] [4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_30[4]_i_2 
       (.I0(\i_fu_30_reg[8] [0]),
        .I1(ap_loop_init_int_reg_0),
        .I2(ap_loop_init_int),
        .O(tmp_hist_address0__15));
  LUT5 #(
    .INIT(32'h00510004)) 
    \i_fu_30[5]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\i_fu_30_reg[8] [4]),
        .I2(\i_fu_30[5]_i_2_n_15 ),
        .I3(\i_fu_30_reg[2] ),
        .I4(\i_fu_30_reg[8] [5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hD5FFFFFFFFFFFFFF)) 
    \i_fu_30[5]_i_2 
       (.I0(\i_fu_30_reg[8] [2]),
        .I1(ap_loop_init_int),
        .I2(ap_loop_init_int_reg_0),
        .I3(\i_fu_30_reg[8] [0]),
        .I4(\i_fu_30_reg[8] [1]),
        .I5(\i_fu_30_reg[8] [3]),
        .O(\i_fu_30[5]_i_2_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h7080)) 
    \i_fu_30[6]_i_1 
       (.I0(\i_fu_30[8]_i_3_n_15 ),
        .I1(\i_fu_30_reg[8] [5]),
        .I2(\i_fu_30[8]_i_4_n_15 ),
        .I3(\i_fu_30_reg[8] [6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h7F008000)) 
    \i_fu_30[7]_i_1 
       (.I0(\i_fu_30_reg[8] [5]),
        .I1(\i_fu_30[8]_i_3_n_15 ),
        .I2(\i_fu_30_reg[8] [6]),
        .I3(\i_fu_30[8]_i_4_n_15 ),
        .I4(\i_fu_30_reg[8] [7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB0)) 
    \i_fu_30[8]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\i_fu_30_reg[2] ),
        .I2(ap_loop_init_int_reg_0),
        .O(E));
  LUT6 #(
    .INIT(64'h7FFF000080000000)) 
    \i_fu_30[8]_i_2 
       (.I0(\i_fu_30_reg[8] [6]),
        .I1(\i_fu_30[8]_i_3_n_15 ),
        .I2(\i_fu_30_reg[8] [5]),
        .I3(\i_fu_30_reg[8] [7]),
        .I4(\i_fu_30[8]_i_4_n_15 ),
        .I5(\i_fu_30_reg[8] [8]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \i_fu_30[8]_i_3 
       (.I0(\i_fu_30_reg[8] [4]),
        .I1(\i_fu_30_reg[8] [3]),
        .I2(\i_fu_30_reg[8] [1]),
        .I3(\i_fu_30_reg[8] [0]),
        .I4(ap_loop_init),
        .I5(\i_fu_30_reg[8] [2]),
        .O(\i_fu_30[8]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'h15)) 
    \i_fu_30[8]_i_4 
       (.I0(\i_fu_30_reg[2] ),
        .I1(ap_loop_init_int_reg_0),
        .I2(ap_loop_init_int),
        .O(\i_fu_30[8]_i_4_n_15 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    ram_reg_i_62
       (.I0(tmp_hist_address0__15),
        .I1(\i_fu_30_reg[8] [2]),
        .I2(\i_fu_30_reg[8] [1]),
        .I3(\i_fu_30_reg[8] [4]),
        .I4(\i_fu_30_reg[8] [3]),
        .I5(ram_reg_i_65_n_15),
        .O(\i_fu_30_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h0111)) 
    ram_reg_i_64
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(ap_loop_init_int_reg_0),
        .I3(ap_loop_init_int),
        .O(\ap_CS_fsm_reg[4] ));
  LUT6 #(
    .INIT(64'h0000001000100010)) 
    ram_reg_i_65
       (.I0(\i_fu_30_reg[8] [5]),
        .I1(\i_fu_30_reg[8] [6]),
        .I2(\i_fu_30_reg[8] [8]),
        .I3(\i_fu_30_reg[8] [7]),
        .I4(ap_loop_init_int_reg_0),
        .I5(ap_loop_init_int),
        .O(ram_reg_i_65_n_15));
endmodule

(* ORIG_REF_NAME = "Otsu_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_24
   (ap_done_cache_reg_0,
    ap_done_cache_reg_1,
    ap_enable_reg_pp0_iter0,
    SR,
    icmp_ln82_fu_84_p2,
    D,
    ap_enable_reg_pp0_iter1_reg,
    ap_done_cache_reg_2,
    ap_clk,
    \col_fu_40_reg[1] ,
    \ap_CS_fsm_reg[3] ,
    Q,
    E,
    ap_done_cache_reg_3,
    ap_loop_init_int_reg_0,
    ap_enable_reg_pp0_iter0_reg,
    icmp_ln82_reg_132,
    ap_rst_n,
    img1b_data_empty_n,
    col_fu_401,
    \col_fu_40_reg[10] ,
    ap_enable_reg_pp0_iter1);
  output [0:0]ap_done_cache_reg_0;
  output ap_done_cache_reg_1;
  output ap_enable_reg_pp0_iter0;
  output [0:0]SR;
  output icmp_ln82_fu_84_p2;
  output [9:0]D;
  output [0:0]ap_enable_reg_pp0_iter1_reg;
  input ap_done_cache_reg_2;
  input ap_clk;
  input \col_fu_40_reg[1] ;
  input \ap_CS_fsm_reg[3] ;
  input [0:0]Q;
  input [0:0]E;
  input ap_done_cache_reg_3;
  input [1:0]ap_loop_init_int_reg_0;
  input ap_enable_reg_pp0_iter0_reg;
  input icmp_ln82_reg_132;
  input ap_rst_n;
  input img1b_data_empty_n;
  input col_fu_401;
  input [9:0]\col_fu_40_reg[10] ;
  input ap_enable_reg_pp0_iter1;

  wire [9:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__5_n_15;
  wire [0:0]ap_done_cache_reg_0;
  wire ap_done_cache_reg_1;
  wire ap_done_cache_reg_2;
  wire ap_done_cache_reg_3;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire [0:0]ap_enable_reg_pp0_iter1_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__7_n_15;
  wire [1:0]ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire ap_sig_allocacmp_col_31;
  wire col_fu_401;
  wire \col_fu_40[10]_i_4_n_15 ;
  wire \col_fu_40[6]_i_2_n_15 ;
  wire [9:0]\col_fu_40_reg[10] ;
  wire \col_fu_40_reg[1] ;
  wire icmp_ln82_fu_84_p2;
  wire icmp_ln82_reg_132;
  wire img1b_data_empty_n;

  LUT6 #(
    .INIT(64'h0A0A0A0A3A3B3A0A)) 
    \ap_CS_fsm[2]_i_2__2 
       (.I0(ap_done_cache),
        .I1(ap_done_cache_reg_3),
        .I2(\col_fu_40_reg[1] ),
        .I3(ap_loop_init_int_reg_0[0]),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(icmp_ln82_reg_132),
        .O(ap_done_cache_reg_1));
  LUT5 #(
    .INIT(32'hFFFFD000)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(ap_done_cache),
        .I1(\col_fu_40_reg[1] ),
        .I2(\ap_CS_fsm_reg[3] ),
        .I3(Q),
        .I4(E),
        .O(ap_done_cache_reg_0));
  LUT6 #(
    .INIT(64'h3333777300004540)) 
    ap_done_cache_i_1__5
       (.I0(ap_done_cache_reg_3),
        .I1(\col_fu_40_reg[1] ),
        .I2(ap_loop_init_int_reg_0[0]),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(icmp_ln82_reg_132),
        .I5(ap_done_cache),
        .O(ap_done_cache_i_1__5_n_15));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__5_n_15),
        .Q(ap_done_cache),
        .R(ap_done_cache_reg_2));
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter0_reg_i_1__0
       (.I0(\col_fu_40_reg[1] ),
        .I1(ap_loop_init_int_reg_0[0]),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .O(ap_enable_reg_pp0_iter0));
  LUT6 #(
    .INIT(64'h5DDDDDDDFDFDDDDD)) 
    ap_loop_init_int_i_1__7
       (.I0(ap_rst_n),
        .I1(ap_loop_init_int),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(img1b_data_empty_n),
        .I4(ap_loop_init_int_reg_0[1]),
        .I5(icmp_ln82_reg_132),
        .O(ap_loop_init_int_i_1__7_n_15));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__7_n_15),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000008080808080)) 
    \col_fu_40[10]_i_1 
       (.I0(col_fu_401),
        .I1(ap_loop_init_int),
        .I2(\col_fu_40_reg[1] ),
        .I3(ap_loop_init_int_reg_0[0]),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(icmp_ln82_fu_84_p2),
        .O(SR));
  LUT5 #(
    .INIT(32'hD0000000)) 
    \col_fu_40[10]_i_2 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(img1b_data_empty_n),
        .I2(\col_fu_40_reg[1] ),
        .I3(ap_loop_init_int_reg_0[0]),
        .I4(icmp_ln82_fu_84_p2),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    \col_fu_40[10]_i_3 
       (.I0(\col_fu_40_reg[10] [8]),
        .I1(\col_fu_40_reg[10] [7]),
        .I2(\col_fu_40_reg[10] [6]),
        .I3(\col_fu_40[10]_i_4_n_15 ),
        .I4(ap_sig_allocacmp_col_31),
        .I5(\col_fu_40_reg[10] [9]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h00007F00)) 
    \col_fu_40[10]_i_4 
       (.I0(\col_fu_40_reg[1] ),
        .I1(ap_loop_init_int),
        .I2(ap_loop_init_int_reg_0[0]),
        .I3(\col_fu_40_reg[10] [5]),
        .I4(\col_fu_40[6]_i_2_n_15 ),
        .O(\col_fu_40[10]_i_4_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \col_fu_40[10]_i_5 
       (.I0(\col_fu_40_reg[1] ),
        .I1(ap_loop_init_int),
        .I2(ap_loop_init_int_reg_0[0]),
        .O(ap_sig_allocacmp_col_31));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \col_fu_40[1]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\col_fu_40_reg[10] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \col_fu_40[2]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\col_fu_40_reg[10] [1]),
        .I2(\col_fu_40_reg[10] [0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h1540)) 
    \col_fu_40[3]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\col_fu_40_reg[10] [0]),
        .I2(\col_fu_40_reg[10] [1]),
        .I3(\col_fu_40_reg[10] [2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h12222222)) 
    \col_fu_40[4]_i_1 
       (.I0(\col_fu_40_reg[10] [3]),
        .I1(ap_sig_allocacmp_col_31),
        .I2(\col_fu_40_reg[10] [2]),
        .I3(\col_fu_40_reg[10] [0]),
        .I4(\col_fu_40_reg[10] [1]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h1555555540000000)) 
    \col_fu_40[5]_i_1 
       (.I0(ap_sig_allocacmp_col_31),
        .I1(\col_fu_40_reg[10] [2]),
        .I2(\col_fu_40_reg[10] [0]),
        .I3(\col_fu_40_reg[10] [1]),
        .I4(\col_fu_40_reg[10] [3]),
        .I5(\col_fu_40_reg[10] [4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h21)) 
    \col_fu_40[6]_i_1 
       (.I0(\col_fu_40[6]_i_2_n_15 ),
        .I1(ap_loop_init_int),
        .I2(\col_fu_40_reg[10] [5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFFFFFF)) 
    \col_fu_40[6]_i_2 
       (.I0(\col_fu_40_reg[10] [3]),
        .I1(\col_fu_40_reg[10] [1]),
        .I2(\col_fu_40_reg[10] [0]),
        .I3(\col_fu_40_reg[10] [2]),
        .I4(ap_sig_allocacmp_col_31),
        .I5(\col_fu_40_reg[10] [4]),
        .O(\col_fu_40[6]_i_2_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \col_fu_40[7]_i_1 
       (.I0(\col_fu_40_reg[10] [6]),
        .I1(ap_loop_init_int),
        .I2(\col_fu_40[10]_i_4_n_15 ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \col_fu_40[8]_i_1 
       (.I0(\col_fu_40[10]_i_4_n_15 ),
        .I1(\col_fu_40_reg[10] [6]),
        .I2(ap_loop_init_int),
        .I3(\col_fu_40_reg[10] [7]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'h007F0080)) 
    \col_fu_40[9]_i_1 
       (.I0(\col_fu_40_reg[10] [6]),
        .I1(\col_fu_40_reg[10] [7]),
        .I2(\col_fu_40[10]_i_4_n_15 ),
        .I3(ap_sig_allocacmp_col_31),
        .I4(\col_fu_40_reg[10] [8]),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hDFFFFFFF)) 
    \icmp_ln82_reg_132[0]_i_2 
       (.I0(\col_fu_40_reg[10] [9]),
        .I1(ap_sig_allocacmp_col_31),
        .I2(\col_fu_40_reg[10] [8]),
        .I3(\col_fu_40_reg[10] [7]),
        .I4(\col_fu_40_reg[10] [6]),
        .O(icmp_ln82_fu_84_p2));
endmodule

(* ORIG_REF_NAME = "Otsu_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_28
   (E,
    D,
    ap_done_reg3,
    p_2_in,
    \start_reg_85_reg[0] ,
    \B_V_data_1_state_reg[0] ,
    \ap_CS_fsm_reg[1] ,
    ap_rst,
    ap_clk,
    \ap_CS_fsm_reg[3] ,
    \ap_CS_fsm_reg[3]_0 ,
    stream_in_TVALID_int_regslice,
    Q,
    axi_data_2_fu_841__0,
    \axi_data_2_fu_84_reg[23] ,
    \axi_data_2_fu_84_reg[23]_0 ,
    \axi_data_2_fu_84_reg[23]_1 ,
    \axi_data_2_fu_84_reg[23]_2 ,
    grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt_fu_195_axi_last_4_out,
    B_V_data_1_sel,
    ap_rst_n,
    stream_in_TLAST_int_regslice,
    axi_last_out);
  output [0:0]E;
  output [23:0]D;
  output ap_done_reg3;
  output p_2_in;
  output [1:0]\start_reg_85_reg[0] ;
  output \B_V_data_1_state_reg[0] ;
  output \ap_CS_fsm_reg[1] ;
  input ap_rst;
  input ap_clk;
  input \ap_CS_fsm_reg[3] ;
  input \ap_CS_fsm_reg[3]_0 ;
  input stream_in_TVALID_int_regslice;
  input [1:0]Q;
  input axi_data_2_fu_841__0;
  input [23:0]\axi_data_2_fu_84_reg[23] ;
  input [23:0]\axi_data_2_fu_84_reg[23]_0 ;
  input [23:0]\axi_data_2_fu_84_reg[23]_1 ;
  input \axi_data_2_fu_84_reg[23]_2 ;
  input grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt_fu_195_axi_last_4_out;
  input B_V_data_1_sel;
  input ap_rst_n;
  input stream_in_TLAST_int_regslice;
  input axi_last_out;

  wire B_V_data_1_sel;
  wire \B_V_data_1_state_reg[0] ;
  wire [23:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__10_n_15;
  wire ap_done_reg3;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__2_n_15;
  wire ap_rst;
  wire ap_rst_n;
  wire axi_data_2_fu_841__0;
  wire \axi_data_2_fu_84[23]_i_4_n_15 ;
  wire \axi_data_2_fu_84[23]_i_5_n_15 ;
  wire [23:0]\axi_data_2_fu_84_reg[23] ;
  wire [23:0]\axi_data_2_fu_84_reg[23]_0 ;
  wire [23:0]\axi_data_2_fu_84_reg[23]_1 ;
  wire \axi_data_2_fu_84_reg[23]_2 ;
  wire axi_last_out;
  wire grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt_fu_195_axi_last_4_out;
  wire p_2_in;
  wire [1:0]\start_reg_85_reg[0] ;
  wire stream_in_TLAST_int_regslice;
  wire stream_in_TVALID_int_regslice;

  LUT5 #(
    .INIT(32'hFFFF3500)) 
    \ap_CS_fsm[2]_i_1__5 
       (.I0(ap_done_cache),
        .I1(p_2_in),
        .I2(\ap_CS_fsm_reg[3]_0 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(\start_reg_85_reg[0] [0]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(\ap_CS_fsm_reg[3]_0 ),
        .I1(ap_loop_init_int),
        .I2(\ap_CS_fsm_reg[3] ),
        .O(p_2_in));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h2F200000)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(ap_loop_init_int),
        .I2(\ap_CS_fsm_reg[3]_0 ),
        .I3(ap_done_cache),
        .I4(Q[1]),
        .O(\start_reg_85_reg[0] [1]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h7520)) 
    ap_done_cache_i_1__10
       (.I0(\ap_CS_fsm_reg[3]_0 ),
        .I1(ap_loop_init_int),
        .I2(\ap_CS_fsm_reg[3] ),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__10_n_15));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__10_n_15),
        .Q(ap_done_cache),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h7D75FDF5)) 
    ap_loop_init_int_i_1__2
       (.I0(ap_rst_n),
        .I1(\ap_CS_fsm_reg[3]_0 ),
        .I2(ap_loop_init_int),
        .I3(\ap_CS_fsm_reg[3] ),
        .I4(stream_in_TVALID_int_regslice),
        .O(ap_loop_init_int_i_1__2_n_15));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__2_n_15),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_data_2_fu_84[0]_i_1 
       (.I0(\axi_data_2_fu_84[23]_i_4_n_15 ),
        .I1(\axi_data_2_fu_84_reg[23] [0]),
        .I2(\axi_data_2_fu_84[23]_i_5_n_15 ),
        .I3(\axi_data_2_fu_84_reg[23]_0 [0]),
        .I4(\axi_data_2_fu_84_reg[23]_1 [0]),
        .I5(\axi_data_2_fu_84_reg[23]_2 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_data_2_fu_84[10]_i_1 
       (.I0(\axi_data_2_fu_84[23]_i_4_n_15 ),
        .I1(\axi_data_2_fu_84_reg[23] [10]),
        .I2(\axi_data_2_fu_84[23]_i_5_n_15 ),
        .I3(\axi_data_2_fu_84_reg[23]_0 [10]),
        .I4(\axi_data_2_fu_84_reg[23]_1 [10]),
        .I5(\axi_data_2_fu_84_reg[23]_2 ),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_data_2_fu_84[11]_i_1 
       (.I0(\axi_data_2_fu_84[23]_i_4_n_15 ),
        .I1(\axi_data_2_fu_84_reg[23] [11]),
        .I2(\axi_data_2_fu_84[23]_i_5_n_15 ),
        .I3(\axi_data_2_fu_84_reg[23]_0 [11]),
        .I4(\axi_data_2_fu_84_reg[23]_1 [11]),
        .I5(\axi_data_2_fu_84_reg[23]_2 ),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_data_2_fu_84[12]_i_1 
       (.I0(\axi_data_2_fu_84[23]_i_4_n_15 ),
        .I1(\axi_data_2_fu_84_reg[23] [12]),
        .I2(\axi_data_2_fu_84[23]_i_5_n_15 ),
        .I3(\axi_data_2_fu_84_reg[23]_0 [12]),
        .I4(\axi_data_2_fu_84_reg[23]_1 [12]),
        .I5(\axi_data_2_fu_84_reg[23]_2 ),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_data_2_fu_84[13]_i_1 
       (.I0(\axi_data_2_fu_84[23]_i_4_n_15 ),
        .I1(\axi_data_2_fu_84_reg[23] [13]),
        .I2(\axi_data_2_fu_84[23]_i_5_n_15 ),
        .I3(\axi_data_2_fu_84_reg[23]_0 [13]),
        .I4(\axi_data_2_fu_84_reg[23]_1 [13]),
        .I5(\axi_data_2_fu_84_reg[23]_2 ),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_data_2_fu_84[14]_i_1 
       (.I0(\axi_data_2_fu_84[23]_i_4_n_15 ),
        .I1(\axi_data_2_fu_84_reg[23] [14]),
        .I2(\axi_data_2_fu_84[23]_i_5_n_15 ),
        .I3(\axi_data_2_fu_84_reg[23]_0 [14]),
        .I4(\axi_data_2_fu_84_reg[23]_1 [14]),
        .I5(\axi_data_2_fu_84_reg[23]_2 ),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_data_2_fu_84[15]_i_1 
       (.I0(\axi_data_2_fu_84[23]_i_4_n_15 ),
        .I1(\axi_data_2_fu_84_reg[23] [15]),
        .I2(\axi_data_2_fu_84[23]_i_5_n_15 ),
        .I3(\axi_data_2_fu_84_reg[23]_0 [15]),
        .I4(\axi_data_2_fu_84_reg[23]_1 [15]),
        .I5(\axi_data_2_fu_84_reg[23]_2 ),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_data_2_fu_84[16]_i_1 
       (.I0(\axi_data_2_fu_84[23]_i_4_n_15 ),
        .I1(\axi_data_2_fu_84_reg[23] [16]),
        .I2(\axi_data_2_fu_84[23]_i_5_n_15 ),
        .I3(\axi_data_2_fu_84_reg[23]_0 [16]),
        .I4(\axi_data_2_fu_84_reg[23]_1 [16]),
        .I5(\axi_data_2_fu_84_reg[23]_2 ),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_data_2_fu_84[17]_i_1 
       (.I0(\axi_data_2_fu_84[23]_i_4_n_15 ),
        .I1(\axi_data_2_fu_84_reg[23] [17]),
        .I2(\axi_data_2_fu_84[23]_i_5_n_15 ),
        .I3(\axi_data_2_fu_84_reg[23]_0 [17]),
        .I4(\axi_data_2_fu_84_reg[23]_1 [17]),
        .I5(\axi_data_2_fu_84_reg[23]_2 ),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_data_2_fu_84[18]_i_1 
       (.I0(\axi_data_2_fu_84[23]_i_4_n_15 ),
        .I1(\axi_data_2_fu_84_reg[23] [18]),
        .I2(\axi_data_2_fu_84[23]_i_5_n_15 ),
        .I3(\axi_data_2_fu_84_reg[23]_0 [18]),
        .I4(\axi_data_2_fu_84_reg[23]_1 [18]),
        .I5(\axi_data_2_fu_84_reg[23]_2 ),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_data_2_fu_84[19]_i_1 
       (.I0(\axi_data_2_fu_84[23]_i_4_n_15 ),
        .I1(\axi_data_2_fu_84_reg[23] [19]),
        .I2(\axi_data_2_fu_84[23]_i_5_n_15 ),
        .I3(\axi_data_2_fu_84_reg[23]_0 [19]),
        .I4(\axi_data_2_fu_84_reg[23]_1 [19]),
        .I5(\axi_data_2_fu_84_reg[23]_2 ),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_data_2_fu_84[1]_i_1 
       (.I0(\axi_data_2_fu_84[23]_i_4_n_15 ),
        .I1(\axi_data_2_fu_84_reg[23] [1]),
        .I2(\axi_data_2_fu_84[23]_i_5_n_15 ),
        .I3(\axi_data_2_fu_84_reg[23]_0 [1]),
        .I4(\axi_data_2_fu_84_reg[23]_1 [1]),
        .I5(\axi_data_2_fu_84_reg[23]_2 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_data_2_fu_84[20]_i_1 
       (.I0(\axi_data_2_fu_84[23]_i_4_n_15 ),
        .I1(\axi_data_2_fu_84_reg[23] [20]),
        .I2(\axi_data_2_fu_84[23]_i_5_n_15 ),
        .I3(\axi_data_2_fu_84_reg[23]_0 [20]),
        .I4(\axi_data_2_fu_84_reg[23]_1 [20]),
        .I5(\axi_data_2_fu_84_reg[23]_2 ),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_data_2_fu_84[21]_i_1 
       (.I0(\axi_data_2_fu_84[23]_i_4_n_15 ),
        .I1(\axi_data_2_fu_84_reg[23] [21]),
        .I2(\axi_data_2_fu_84[23]_i_5_n_15 ),
        .I3(\axi_data_2_fu_84_reg[23]_0 [21]),
        .I4(\axi_data_2_fu_84_reg[23]_1 [21]),
        .I5(\axi_data_2_fu_84_reg[23]_2 ),
        .O(D[21]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_data_2_fu_84[22]_i_1 
       (.I0(\axi_data_2_fu_84[23]_i_4_n_15 ),
        .I1(\axi_data_2_fu_84_reg[23] [22]),
        .I2(\axi_data_2_fu_84[23]_i_5_n_15 ),
        .I3(\axi_data_2_fu_84_reg[23]_0 [22]),
        .I4(\axi_data_2_fu_84_reg[23]_1 [22]),
        .I5(\axi_data_2_fu_84_reg[23]_2 ),
        .O(D[22]));
  LUT6 #(
    .INIT(64'hFFFFFFFFB0000000)) 
    \axi_data_2_fu_84[23]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\ap_CS_fsm_reg[3]_0 ),
        .I3(stream_in_TVALID_int_regslice),
        .I4(Q[1]),
        .I5(axi_data_2_fu_841__0),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_data_2_fu_84[23]_i_2 
       (.I0(\axi_data_2_fu_84[23]_i_4_n_15 ),
        .I1(\axi_data_2_fu_84_reg[23] [23]),
        .I2(\axi_data_2_fu_84[23]_i_5_n_15 ),
        .I3(\axi_data_2_fu_84_reg[23]_0 [23]),
        .I4(\axi_data_2_fu_84_reg[23]_1 [23]),
        .I5(\axi_data_2_fu_84_reg[23]_2 ),
        .O(D[23]));
  LUT6 #(
    .INIT(64'h00000000008FFF8F)) 
    \axi_data_2_fu_84[23]_i_4 
       (.I0(\ap_CS_fsm_reg[3]_0 ),
        .I1(ap_loop_init_int),
        .I2(\ap_CS_fsm_reg[3] ),
        .I3(axi_data_2_fu_841__0),
        .I4(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt_fu_195_axi_last_4_out),
        .I5(B_V_data_1_sel),
        .O(\axi_data_2_fu_84[23]_i_4_n_15 ));
  LUT6 #(
    .INIT(64'h008FFF8F00000000)) 
    \axi_data_2_fu_84[23]_i_5 
       (.I0(\ap_CS_fsm_reg[3]_0 ),
        .I1(ap_loop_init_int),
        .I2(\ap_CS_fsm_reg[3] ),
        .I3(axi_data_2_fu_841__0),
        .I4(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt_fu_195_axi_last_4_out),
        .I5(B_V_data_1_sel),
        .O(\axi_data_2_fu_84[23]_i_5_n_15 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_data_2_fu_84[2]_i_1 
       (.I0(\axi_data_2_fu_84[23]_i_4_n_15 ),
        .I1(\axi_data_2_fu_84_reg[23] [2]),
        .I2(\axi_data_2_fu_84[23]_i_5_n_15 ),
        .I3(\axi_data_2_fu_84_reg[23]_0 [2]),
        .I4(\axi_data_2_fu_84_reg[23]_1 [2]),
        .I5(\axi_data_2_fu_84_reg[23]_2 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_data_2_fu_84[3]_i_1 
       (.I0(\axi_data_2_fu_84[23]_i_4_n_15 ),
        .I1(\axi_data_2_fu_84_reg[23] [3]),
        .I2(\axi_data_2_fu_84[23]_i_5_n_15 ),
        .I3(\axi_data_2_fu_84_reg[23]_0 [3]),
        .I4(\axi_data_2_fu_84_reg[23]_1 [3]),
        .I5(\axi_data_2_fu_84_reg[23]_2 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_data_2_fu_84[4]_i_1 
       (.I0(\axi_data_2_fu_84[23]_i_4_n_15 ),
        .I1(\axi_data_2_fu_84_reg[23] [4]),
        .I2(\axi_data_2_fu_84[23]_i_5_n_15 ),
        .I3(\axi_data_2_fu_84_reg[23]_0 [4]),
        .I4(\axi_data_2_fu_84_reg[23]_1 [4]),
        .I5(\axi_data_2_fu_84_reg[23]_2 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_data_2_fu_84[5]_i_1 
       (.I0(\axi_data_2_fu_84[23]_i_4_n_15 ),
        .I1(\axi_data_2_fu_84_reg[23] [5]),
        .I2(\axi_data_2_fu_84[23]_i_5_n_15 ),
        .I3(\axi_data_2_fu_84_reg[23]_0 [5]),
        .I4(\axi_data_2_fu_84_reg[23]_1 [5]),
        .I5(\axi_data_2_fu_84_reg[23]_2 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_data_2_fu_84[6]_i_1 
       (.I0(\axi_data_2_fu_84[23]_i_4_n_15 ),
        .I1(\axi_data_2_fu_84_reg[23] [6]),
        .I2(\axi_data_2_fu_84[23]_i_5_n_15 ),
        .I3(\axi_data_2_fu_84_reg[23]_0 [6]),
        .I4(\axi_data_2_fu_84_reg[23]_1 [6]),
        .I5(\axi_data_2_fu_84_reg[23]_2 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_data_2_fu_84[7]_i_1 
       (.I0(\axi_data_2_fu_84[23]_i_4_n_15 ),
        .I1(\axi_data_2_fu_84_reg[23] [7]),
        .I2(\axi_data_2_fu_84[23]_i_5_n_15 ),
        .I3(\axi_data_2_fu_84_reg[23]_0 [7]),
        .I4(\axi_data_2_fu_84_reg[23]_1 [7]),
        .I5(\axi_data_2_fu_84_reg[23]_2 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_data_2_fu_84[8]_i_1 
       (.I0(\axi_data_2_fu_84[23]_i_4_n_15 ),
        .I1(\axi_data_2_fu_84_reg[23] [8]),
        .I2(\axi_data_2_fu_84[23]_i_5_n_15 ),
        .I3(\axi_data_2_fu_84_reg[23]_0 [8]),
        .I4(\axi_data_2_fu_84_reg[23]_1 [8]),
        .I5(\axi_data_2_fu_84_reg[23]_2 ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_data_2_fu_84[9]_i_1 
       (.I0(\axi_data_2_fu_84[23]_i_4_n_15 ),
        .I1(\axi_data_2_fu_84_reg[23] [9]),
        .I2(\axi_data_2_fu_84[23]_i_5_n_15 ),
        .I3(\axi_data_2_fu_84_reg[23]_0 [9]),
        .I4(\axi_data_2_fu_84_reg[23]_1 [9]),
        .I5(\axi_data_2_fu_84_reg[23]_2 ),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hBBFBFFFF88080000)) 
    \axi_last_fu_56[0]_i_1 
       (.I0(stream_in_TLAST_int_regslice),
        .I1(stream_in_TVALID_int_regslice),
        .I2(\ap_CS_fsm_reg[3] ),
        .I3(ap_loop_init_int),
        .I4(\ap_CS_fsm_reg[3]_0 ),
        .I5(axi_last_out),
        .O(\B_V_data_1_state_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'hEAEE)) 
    grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt_fu_148_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(\ap_CS_fsm_reg[3]_0 ),
        .I2(ap_loop_init_int),
        .I3(\ap_CS_fsm_reg[3] ),
        .O(\ap_CS_fsm_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'hF040)) 
    \start_reg_85[0]_i_2 
       (.I0(ap_loop_init_int),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\ap_CS_fsm_reg[3]_0 ),
        .I3(stream_in_TVALID_int_regslice),
        .O(ap_done_reg3));
endmodule

(* ORIG_REF_NAME = "Otsu_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_29
   (ap_loop_init_int_reg_0,
    axi_data_2_fu_841__0,
    ap_done_reg3,
    \axi_last_reg_105_reg[0] ,
    D,
    \ap_CS_fsm_reg[7] ,
    \ap_CS_fsm_reg[8] ,
    ap_rst,
    ap_clk,
    Q,
    grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_last_out,
    ap_done_cache_reg_0,
    \axi_last_4_loc_fu_92_reg[0] ,
    stream_in_TVALID_int_regslice,
    ap_rst_n,
    axi_last_4_loc_fu_92);
  output ap_loop_init_int_reg_0;
  output axi_data_2_fu_841__0;
  output ap_done_reg3;
  output \axi_last_reg_105_reg[0] ;
  output [1:0]D;
  output \ap_CS_fsm_reg[7] ;
  output \ap_CS_fsm_reg[8] ;
  input ap_rst;
  input ap_clk;
  input [1:0]Q;
  input grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_last_out;
  input ap_done_cache_reg_0;
  input \axi_last_4_loc_fu_92_reg[0] ;
  input stream_in_TVALID_int_regslice;
  input ap_rst_n;
  input axi_last_4_loc_fu_92;

  wire [1:0]D;
  wire [1:0]Q;
  wire \ap_CS_fsm_reg[7] ;
  wire \ap_CS_fsm_reg[8] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__9_n_15;
  wire ap_done_cache_reg_0;
  wire ap_done_reg3;
  wire ap_loop_init_int_i_1__4_n_15;
  wire ap_loop_init_int_reg_0;
  wire ap_rst;
  wire ap_rst_n;
  wire axi_data_2_fu_841__0;
  wire axi_last_4_loc_fu_92;
  wire \axi_last_4_loc_fu_92_reg[0] ;
  wire \axi_last_reg_105_reg[0] ;
  wire grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_last_out;
  wire stream_in_TVALID_int_regslice;

  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'hFFFF3500)) 
    \ap_CS_fsm[8]_i_1__0 
       (.I0(ap_done_cache),
        .I1(\axi_last_reg_105_reg[0] ),
        .I2(\axi_last_4_loc_fu_92_reg[0] ),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hD800)) 
    \ap_CS_fsm[9]_i_1__0 
       (.I0(\axi_last_4_loc_fu_92_reg[0] ),
        .I1(\axi_last_reg_105_reg[0] ),
        .I2(ap_done_cache),
        .I3(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \ap_CS_fsm[9]_i_2 
       (.I0(ap_done_cache_reg_0),
        .I1(ap_loop_init_int_reg_0),
        .I2(\axi_last_4_loc_fu_92_reg[0] ),
        .I3(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_last_out),
        .O(\axi_last_reg_105_reg[0] ));
  LUT5 #(
    .INIT(32'hEF2FE020)) 
    ap_done_cache_i_1__9
       (.I0(ap_done_cache_reg_0),
        .I1(ap_loop_init_int_reg_0),
        .I2(\axi_last_4_loc_fu_92_reg[0] ),
        .I3(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_last_out),
        .I4(ap_done_cache),
        .O(ap_done_cache_i_1__9_n_15));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__9_n_15),
        .Q(ap_done_cache),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'hFDF55DF5FDF5FDF5)) 
    ap_loop_init_int_i_1__4
       (.I0(ap_rst_n),
        .I1(ap_done_cache_reg_0),
        .I2(ap_loop_init_int_reg_0),
        .I3(\axi_last_4_loc_fu_92_reg[0] ),
        .I4(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_last_out),
        .I5(stream_in_TVALID_int_regslice),
        .O(ap_loop_init_int_i_1__4_n_15));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__4_n_15),
        .Q(ap_loop_init_int_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA0AA000080800000)) 
    \axi_data_2_fu_84[23]_i_3 
       (.I0(Q[1]),
        .I1(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_last_out),
        .I2(ap_loop_init_int_reg_0),
        .I3(ap_done_cache_reg_0),
        .I4(\axi_last_4_loc_fu_92_reg[0] ),
        .I5(stream_in_TVALID_int_regslice),
        .O(axi_data_2_fu_841__0));
  LUT4 #(
    .INIT(16'hFF80)) 
    \axi_last_4_loc_fu_92[0]_i_1 
       (.I0(Q[1]),
        .I1(\axi_last_reg_105_reg[0] ),
        .I2(\axi_last_4_loc_fu_92_reg[0] ),
        .I3(axi_last_4_loc_fu_92),
        .O(\ap_CS_fsm_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'hCCC888C8)) 
    \axi_last_reg_105[0]_i_2 
       (.I0(stream_in_TVALID_int_regslice),
        .I1(\axi_last_4_loc_fu_92_reg[0] ),
        .I2(ap_done_cache_reg_0),
        .I3(ap_loop_init_int_reg_0),
        .I4(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_last_out),
        .O(ap_done_reg3));
  LUT5 #(
    .INIT(32'hABAAFBAA)) 
    grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt_fu_195_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(ap_done_cache_reg_0),
        .I2(ap_loop_init_int_reg_0),
        .I3(\axi_last_4_loc_fu_92_reg[0] ),
        .I4(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_last_out),
        .O(\ap_CS_fsm_reg[7] ));
endmodule

(* ORIG_REF_NAME = "Otsu_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_30
   (\ap_CS_fsm_reg[5] ,
    grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg,
    \last_reg_145_reg[0] ,
    ap_enable_reg_pp0_iter1_reg,
    E,
    SR,
    grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg_0,
    D,
    p_14_in,
    \j_fu_76_reg[8] ,
    grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg_1,
    \ap_CS_fsm_reg[5]_0 ,
    \icmp_ln133_reg_259_reg[0] ,
    grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg_2,
    ap_rst,
    ap_clk,
    \mOutPtr_reg[0] ,
    Q,
    img0_data_full_n,
    \mOutPtr_reg[0]_0 ,
    mOutPtr,
    \last_reg_145_reg[0]_0 ,
    \last_reg_145_reg[0]_1 ,
    ap_enable_reg_pp0_iter1,
    \last_reg_145_reg[0]_2 ,
    ap_rst_n,
    \axi_last_3_fu_80_reg[0] ,
    \ap_CS_fsm_reg[5]_1 ,
    stream_in_TVALID_int_regslice,
    start_reg_124,
    \j_fu_76_reg[10] ,
    full_n_reg);
  output \ap_CS_fsm_reg[5] ;
  output grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg;
  output \last_reg_145_reg[0] ;
  output ap_enable_reg_pp0_iter1_reg;
  output [0:0]E;
  output [0:0]SR;
  output [0:0]grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg_0;
  output [1:0]D;
  output p_14_in;
  output [10:0]\j_fu_76_reg[8] ;
  output grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg_1;
  output \ap_CS_fsm_reg[5]_0 ;
  output \icmp_ln133_reg_259_reg[0] ;
  output [0:0]grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg_2;
  input ap_rst;
  input ap_clk;
  input \mOutPtr_reg[0] ;
  input [0:0]Q;
  input img0_data_full_n;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]mOutPtr;
  input \last_reg_145_reg[0]_0 ;
  input \last_reg_145_reg[0]_1 ;
  input ap_enable_reg_pp0_iter1;
  input \last_reg_145_reg[0]_2 ;
  input ap_rst_n;
  input \axi_last_3_fu_80_reg[0] ;
  input [0:0]\ap_CS_fsm_reg[5]_1 ;
  input stream_in_TVALID_int_regslice;
  input start_reg_124;
  input [10:0]\j_fu_76_reg[10] ;
  input full_n_reg;

  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[5] ;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire [0:0]\ap_CS_fsm_reg[5]_1 ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__2_n_15;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_loop_init;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__3_n_15;
  wire ap_rst;
  wire ap_rst_n;
  wire \axi_last_3_fu_80_reg[0] ;
  wire full_n_reg;
  wire grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg;
  wire [0:0]grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg_0;
  wire grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg_1;
  wire [0:0]grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg_2;
  wire icmp_ln133_fu_185_p2;
  wire \icmp_ln133_reg_259_reg[0] ;
  wire img0_data_full_n;
  wire \j_fu_76[10]_i_6_n_15 ;
  wire \j_fu_76[10]_i_7_n_15 ;
  wire \j_fu_76[10]_i_8_n_15 ;
  wire \j_fu_76[8]_i_2_n_15 ;
  wire [10:0]\j_fu_76_reg[10] ;
  wire [10:0]\j_fu_76_reg[8] ;
  wire \last_reg_145_reg[0] ;
  wire \last_reg_145_reg[0]_0 ;
  wire \last_reg_145_reg[0]_1 ;
  wire \last_reg_145_reg[0]_2 ;
  wire [0:0]mOutPtr;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire p_14_in;
  wire start_reg_124;
  wire stream_in_TVALID_int_regslice;

  LUT5 #(
    .INIT(32'h00004000)) 
    \SRL_SIG[0][23]_i_1 
       (.I0(\last_reg_145_reg[0]_1 ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(img0_data_full_n),
        .I3(Q),
        .I4(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg),
        .O(E));
  LUT6 #(
    .INIT(64'hFCFFCCCCDDDDCCCC)) 
    \ap_CS_fsm[5]_i_1__0 
       (.I0(ap_done_cache),
        .I1(\ap_CS_fsm_reg[5]_1 ),
        .I2(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg),
        .I3(icmp_ln133_fu_185_p2),
        .I4(Q),
        .I5(\axi_last_3_fu_80_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h2020F000)) 
    \ap_CS_fsm[6]_i_1__1 
       (.I0(icmp_ln133_fu_185_p2),
        .I1(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg),
        .I2(Q),
        .I3(ap_done_cache),
        .I4(\axi_last_3_fu_80_reg[0] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h4F40)) 
    ap_done_cache_i_1__2
       (.I0(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg),
        .I1(icmp_ln133_fu_185_p2),
        .I2(\axi_last_3_fu_80_reg[0] ),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__2_n_15));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__2_n_15),
        .Q(ap_done_cache),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h880088C0)) 
    ap_enable_reg_pp0_iter1_i_1__4
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_rst_n),
        .I2(\axi_last_3_fu_80_reg[0] ),
        .I3(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg),
        .I4(icmp_ln133_fu_185_p2),
        .O(ap_enable_reg_pp0_iter1_reg));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hDDFDDD5D)) 
    ap_loop_init_int_i_1__3
       (.I0(ap_rst_n),
        .I1(ap_loop_init_int),
        .I2(\axi_last_3_fu_80_reg[0] ),
        .I3(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg),
        .I4(icmp_ln133_fu_185_p2),
        .O(ap_loop_init_int_i_1__3_n_15));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__3_n_15),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h00A8)) 
    \axi_data_fu_84[23]_i_1 
       (.I0(\axi_last_3_fu_80_reg[0] ),
        .I1(p_14_in),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg),
        .O(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg_2));
  LUT6 #(
    .INIT(64'h0001000130313331)) 
    \axi_data_fu_84[23]_i_3 
       (.I0(\last_reg_145_reg[0]_2 ),
        .I1(icmp_ln133_fu_185_p2),
        .I2(ap_loop_init),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(\last_reg_145_reg[0]_0 ),
        .I5(start_reg_124),
        .O(p_14_in));
  LUT6 #(
    .INIT(64'hFFFF3333F7FF3333)) 
    full_n_i_1__1
       (.I0(full_n_reg),
        .I1(\mOutPtr_reg[0] ),
        .I2(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg),
        .I3(Q),
        .I4(img0_data_full_n),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(\ap_CS_fsm_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hEAEE)) 
    grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_i_1
       (.I0(\ap_CS_fsm_reg[5]_1 ),
        .I1(\axi_last_3_fu_80_reg[0] ),
        .I2(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg),
        .I3(icmp_ln133_fu_185_p2),
        .O(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \icmp_ln133_reg_259[0]_i_1 
       (.I0(icmp_ln133_fu_185_p2),
        .I1(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg),
        .I2(\last_reg_145_reg[0]_1 ),
        .O(\icmp_ln133_reg_259_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \j_fu_76[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\j_fu_76_reg[10] [0]),
        .O(\j_fu_76_reg[8] [0]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \j_fu_76[10]_i_1 
       (.I0(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg),
        .I1(icmp_ln133_fu_185_p2),
        .I2(ap_loop_init_int),
        .I3(\axi_last_3_fu_80_reg[0] ),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \j_fu_76[10]_i_2 
       (.I0(icmp_ln133_fu_185_p2),
        .I1(\axi_last_3_fu_80_reg[0] ),
        .I2(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg),
        .O(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h00DF0020)) 
    \j_fu_76[10]_i_3 
       (.I0(\j_fu_76_reg[10] [8]),
        .I1(\j_fu_76[10]_i_6_n_15 ),
        .I2(\j_fu_76_reg[10] [9]),
        .I3(ap_loop_init_int),
        .I4(\j_fu_76_reg[10] [10]),
        .O(\j_fu_76_reg[8] [10]));
  LUT6 #(
    .INIT(64'h080808FF08080808)) 
    \j_fu_76[10]_i_4 
       (.I0(p_14_in),
        .I1(\axi_last_3_fu_80_reg[0] ),
        .I2(stream_in_TVALID_int_regslice),
        .I3(img0_data_full_n),
        .I4(\last_reg_145_reg[0]_1 ),
        .I5(ap_enable_reg_pp0_iter1),
        .O(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \j_fu_76[10]_i_5 
       (.I0(\j_fu_76[10]_i_7_n_15 ),
        .I1(\j_fu_76_reg[10] [1]),
        .I2(\j_fu_76_reg[10] [0]),
        .I3(\j_fu_76_reg[10] [3]),
        .I4(\j_fu_76_reg[10] [2]),
        .I5(\j_fu_76[10]_i_8_n_15 ),
        .O(icmp_ln133_fu_185_p2));
  LUT6 #(
    .INIT(64'hFF7F7F7FFFFFFFFF)) 
    \j_fu_76[10]_i_6 
       (.I0(\j_fu_76[8]_i_2_n_15 ),
        .I1(\j_fu_76_reg[10] [6]),
        .I2(\j_fu_76_reg[10] [5]),
        .I3(ap_loop_init_int),
        .I4(\axi_last_3_fu_80_reg[0] ),
        .I5(\j_fu_76_reg[10] [7]),
        .O(\j_fu_76[10]_i_6_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \j_fu_76[10]_i_7 
       (.I0(\axi_last_3_fu_80_reg[0] ),
        .I1(ap_loop_init_int),
        .I2(\j_fu_76_reg[10] [7]),
        .O(\j_fu_76[10]_i_7_n_15 ));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \j_fu_76[10]_i_8 
       (.I0(\j_fu_76_reg[10] [4]),
        .I1(\j_fu_76_reg[10] [5]),
        .I2(\j_fu_76_reg[10] [8]),
        .I3(\j_fu_76_reg[10] [6]),
        .I4(\j_fu_76_reg[10] [10]),
        .I5(\j_fu_76_reg[10] [9]),
        .O(\j_fu_76[10]_i_8_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \j_fu_76[1]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\j_fu_76_reg[10] [1]),
        .I2(\j_fu_76_reg[10] [0]),
        .O(\j_fu_76_reg[8] [1]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \j_fu_76[2]_i_1 
       (.I0(\j_fu_76_reg[10] [1]),
        .I1(\j_fu_76_reg[10] [0]),
        .I2(ap_loop_init_int),
        .I3(\j_fu_76_reg[10] [2]),
        .O(\j_fu_76_reg[8] [2]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \j_fu_76[3]_i_1 
       (.I0(\j_fu_76_reg[10] [0]),
        .I1(\j_fu_76_reg[10] [1]),
        .I2(\j_fu_76_reg[10] [2]),
        .I3(ap_loop_init_int),
        .I4(\j_fu_76_reg[10] [3]),
        .O(\j_fu_76_reg[8] [3]));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    \j_fu_76[4]_i_1 
       (.I0(\j_fu_76_reg[10] [2]),
        .I1(\j_fu_76_reg[10] [1]),
        .I2(\j_fu_76_reg[10] [0]),
        .I3(\j_fu_76_reg[10] [3]),
        .I4(ap_loop_init),
        .I5(\j_fu_76_reg[10] [4]),
        .O(\j_fu_76_reg[8] [4]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \j_fu_76[5]_i_1 
       (.I0(\j_fu_76_reg[10] [5]),
        .I1(ap_loop_init_int),
        .I2(\j_fu_76[8]_i_2_n_15 ),
        .O(\j_fu_76_reg[8] [5]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \j_fu_76[6]_i_1 
       (.I0(\j_fu_76[8]_i_2_n_15 ),
        .I1(\j_fu_76_reg[10] [5]),
        .I2(ap_loop_init_int),
        .I3(\j_fu_76_reg[10] [6]),
        .O(\j_fu_76_reg[8] [6]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \j_fu_76[7]_i_1 
       (.I0(\j_fu_76_reg[10] [7]),
        .I1(\j_fu_76[8]_i_2_n_15 ),
        .I2(\j_fu_76_reg[10] [6]),
        .I3(\j_fu_76_reg[10] [5]),
        .I4(ap_loop_init_int),
        .O(\j_fu_76_reg[8] [7]));
  LUT6 #(
    .INIT(64'h007F00FF00800000)) 
    \j_fu_76[8]_i_1 
       (.I0(\j_fu_76[8]_i_2_n_15 ),
        .I1(\j_fu_76_reg[10] [6]),
        .I2(\j_fu_76_reg[10] [5]),
        .I3(ap_loop_init),
        .I4(\j_fu_76_reg[10] [7]),
        .I5(\j_fu_76_reg[10] [8]),
        .O(\j_fu_76_reg[8] [8]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \j_fu_76[8]_i_2 
       (.I0(ap_loop_init),
        .I1(\j_fu_76_reg[10] [4]),
        .I2(\j_fu_76_reg[10] [3]),
        .I3(\j_fu_76_reg[10] [0]),
        .I4(\j_fu_76_reg[10] [1]),
        .I5(\j_fu_76_reg[10] [2]),
        .O(\j_fu_76[8]_i_2_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \j_fu_76[8]_i_3 
       (.I0(ap_loop_init_int),
        .I1(\axi_last_3_fu_80_reg[0] ),
        .O(ap_loop_init));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h0B04)) 
    \j_fu_76[9]_i_1 
       (.I0(\j_fu_76[10]_i_6_n_15 ),
        .I1(\j_fu_76_reg[10] [8]),
        .I2(ap_loop_init_int),
        .I3(\j_fu_76_reg[10] [9]),
        .O(\j_fu_76_reg[8] [9]));
  LUT6 #(
    .INIT(64'hC4C5C4C4C4C0C4C4)) 
    \last_reg_145[0]_i_1 
       (.I0(ap_loop_init),
        .I1(\last_reg_145_reg[0]_0 ),
        .I2(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg),
        .I3(\last_reg_145_reg[0]_1 ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\last_reg_145_reg[0]_2 ),
        .O(\last_reg_145_reg[0] ));
  LUT6 #(
    .INIT(64'hAAAA9AAA55556555)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg[0] ),
        .I1(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg),
        .I2(Q),
        .I3(img0_data_full_n),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(mOutPtr),
        .O(\ap_CS_fsm_reg[5] ));
endmodule

(* ORIG_REF_NAME = "Otsu_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_7
   (ap_enable_reg_pp0_iter1_reg,
    SR,
    E,
    grp_rgb2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_66_ap_ready,
    D,
    S,
    \j_fu_58_reg[8] ,
    \ap_CS_fsm_reg[1] ,
    ap_rst,
    ap_clk,
    ap_enable_reg_pp0_iter1,
    ap_rst_n,
    CO,
    ap_loop_init_int_reg_0,
    img0_data_empty_n,
    img1_data_full_n,
    ap_enable_reg_pp0_iter5,
    ap_loop_exit_ready_pp0_iter4_reg,
    \ap_CS_fsm_reg[1]_0 ,
    Q,
    grp_rgb2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_66_ap_start_reg_reg,
    \j_fu_58_reg[10] );
  output ap_enable_reg_pp0_iter1_reg;
  output [0:0]SR;
  output [0:0]E;
  output grp_rgb2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_66_ap_ready;
  output [1:0]D;
  output [3:0]S;
  output [10:0]\j_fu_58_reg[8] ;
  output \ap_CS_fsm_reg[1] ;
  input ap_rst;
  input ap_clk;
  input ap_enable_reg_pp0_iter1;
  input ap_rst_n;
  input [0:0]CO;
  input ap_loop_init_int_reg_0;
  input img0_data_empty_n;
  input img1_data_full_n;
  input ap_enable_reg_pp0_iter5;
  input ap_loop_exit_ready_pp0_iter4_reg;
  input [0:0]\ap_CS_fsm_reg[1]_0 ;
  input [2:0]Q;
  input [0:0]grp_rgb2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_66_ap_start_reg_reg;
  input [10:0]\j_fu_58_reg[10] ;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm[2]_i_2__0_n_15 ;
  wire \ap_CS_fsm_reg[1] ;
  wire [0:0]\ap_CS_fsm_reg[1]_0 ;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__3_n_15;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter5;
  wire ap_loop_exit_ready_pp0_iter4_reg;
  wire ap_loop_init;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__5_n_15;
  wire ap_loop_init_int_reg_0;
  wire ap_rst;
  wire ap_rst_n;
  wire grp_rgb2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_66_ap_ready;
  wire [0:0]grp_rgb2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_66_ap_start_reg_reg;
  wire img0_data_empty_n;
  wire img1_data_full_n;
  wire \j_fu_58[10]_i_5_n_15 ;
  wire \j_fu_58[8]_i_2_n_15 ;
  wire [10:0]\j_fu_58_reg[10] ;
  wire [10:0]\j_fu_58_reg[8] ;

  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT4 #(
    .INIT(16'h00A3)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(\ap_CS_fsm[2]_i_2__0_n_15 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT4 #(
    .INIT(16'h050C)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(grp_rgb2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_66_ap_start_reg_reg),
        .I1(\ap_CS_fsm[2]_i_2__0_n_15 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT5 #(
    .INIT(32'hB0BBFFFF)) 
    \ap_CS_fsm[2]_i_2__0 
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(ap_loop_exit_ready_pp0_iter4_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(ap_done_cache),
        .I4(Q[2]),
        .O(\ap_CS_fsm[2]_i_2__0_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT4 #(
    .INIT(16'h5D0C)) 
    ap_done_cache_i_1__3
       (.I0(ap_loop_init_int_reg_0),
        .I1(ap_loop_exit_ready_pp0_iter4_reg),
        .I2(ap_block_pp0_stage0_11001__0),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__3_n_15));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__3_n_15),
        .Q(ap_done_cache),
        .R(ap_rst));
  LUT5 #(
    .INIT(32'h880C8800)) 
    ap_enable_reg_pp0_iter1_i_1__5
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_rst_n),
        .I2(CO),
        .I3(ap_block_pp0_stage0_11001__0),
        .I4(ap_loop_init_int_reg_0),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT4 #(
    .INIT(16'h0888)) 
    ap_loop_exit_ready3_carry_i_1
       (.I0(\j_fu_58_reg[10] [10]),
        .I1(\j_fu_58_reg[10] [9]),
        .I2(ap_loop_init_int_reg_0),
        .I3(ap_loop_init_int),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h00404040)) 
    ap_loop_exit_ready3_carry_i_2
       (.I0(\j_fu_58_reg[10] [6]),
        .I1(\j_fu_58_reg[10] [8]),
        .I2(\j_fu_58_reg[10] [7]),
        .I3(ap_loop_init_int),
        .I4(ap_loop_init_int_reg_0),
        .O(S[2]));
  LUT5 #(
    .INIT(32'hFF010101)) 
    ap_loop_exit_ready3_carry_i_3
       (.I0(\j_fu_58_reg[10] [3]),
        .I1(\j_fu_58_reg[10] [4]),
        .I2(\j_fu_58_reg[10] [5]),
        .I3(ap_loop_init_int_reg_0),
        .I4(ap_loop_init_int),
        .O(S[1]));
  LUT5 #(
    .INIT(32'hFF010101)) 
    ap_loop_exit_ready3_carry_i_4
       (.I0(\j_fu_58_reg[10] [0]),
        .I1(\j_fu_58_reg[10] [1]),
        .I2(\j_fu_58_reg[10] [2]),
        .I3(ap_loop_init_int_reg_0),
        .I4(ap_loop_init_int),
        .O(S[0]));
  LUT6 #(
    .INIT(64'hA2A200A200000000)) 
    ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_1
       (.I0(CO),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(img1_data_full_n),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(img0_data_empty_n),
        .I5(ap_loop_init_int_reg_0),
        .O(grp_rgb2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_66_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT5 #(
    .INIT(32'hF5F5FF75)) 
    ap_loop_init_int_i_1__5
       (.I0(ap_rst_n),
        .I1(ap_loop_init_int_reg_0),
        .I2(ap_loop_init_int),
        .I3(ap_loop_exit_ready_pp0_iter4_reg),
        .I4(ap_block_pp0_stage0_11001__0),
        .O(ap_loop_init_int_i_1__5_n_15));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__5_n_15),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFF4F4444)) 
    grp_rgb2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_66_ap_start_reg_i_1
       (.I0(grp_rgb2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_66_ap_start_reg_reg),
        .I1(Q[1]),
        .I2(CO),
        .I3(ap_block_pp0_stage0_11001__0),
        .I4(ap_loop_init_int_reg_0),
        .O(\ap_CS_fsm_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \j_fu_58[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\j_fu_58_reg[10] [0]),
        .O(\j_fu_58_reg[8] [0]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \j_fu_58[10]_i_1 
       (.I0(ap_loop_init_int),
        .I1(ap_loop_init_int_reg_0),
        .I2(CO),
        .I3(ap_block_pp0_stage0_11001__0),
        .O(SR));
  LUT6 #(
    .INIT(64'h000000008A008A8A)) 
    \j_fu_58[10]_i_2 
       (.I0(ap_loop_init_int_reg_0),
        .I1(img0_data_empty_n),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(img1_data_full_n),
        .I4(ap_enable_reg_pp0_iter5),
        .I5(CO),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT5 #(
    .INIT(32'h00DF0020)) 
    \j_fu_58[10]_i_3 
       (.I0(\j_fu_58_reg[10] [8]),
        .I1(\j_fu_58[10]_i_5_n_15 ),
        .I2(\j_fu_58_reg[10] [9]),
        .I3(ap_loop_init_int),
        .I4(\j_fu_58_reg[10] [10]),
        .O(\j_fu_58_reg[8] [10]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \j_fu_58[10]_i_4 
       (.I0(img0_data_empty_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(img1_data_full_n),
        .I3(ap_enable_reg_pp0_iter5),
        .O(ap_block_pp0_stage0_11001__0));
  LUT6 #(
    .INIT(64'hFF7F7F7FFFFFFFFF)) 
    \j_fu_58[10]_i_5 
       (.I0(\j_fu_58[8]_i_2_n_15 ),
        .I1(\j_fu_58_reg[10] [6]),
        .I2(\j_fu_58_reg[10] [5]),
        .I3(ap_loop_init_int),
        .I4(ap_loop_init_int_reg_0),
        .I5(\j_fu_58_reg[10] [7]),
        .O(\j_fu_58[10]_i_5_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \j_fu_58[1]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\j_fu_58_reg[10] [1]),
        .I2(\j_fu_58_reg[10] [0]),
        .O(\j_fu_58_reg[8] [1]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \j_fu_58[2]_i_1 
       (.I0(\j_fu_58_reg[10] [1]),
        .I1(\j_fu_58_reg[10] [0]),
        .I2(ap_loop_init_int),
        .I3(\j_fu_58_reg[10] [2]),
        .O(\j_fu_58_reg[8] [2]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \j_fu_58[3]_i_1 
       (.I0(\j_fu_58_reg[10] [0]),
        .I1(\j_fu_58_reg[10] [1]),
        .I2(\j_fu_58_reg[10] [2]),
        .I3(ap_loop_init_int),
        .I4(\j_fu_58_reg[10] [3]),
        .O(\j_fu_58_reg[8] [3]));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    \j_fu_58[4]_i_1 
       (.I0(\j_fu_58_reg[10] [2]),
        .I1(\j_fu_58_reg[10] [1]),
        .I2(\j_fu_58_reg[10] [0]),
        .I3(\j_fu_58_reg[10] [3]),
        .I4(ap_loop_init),
        .I5(\j_fu_58_reg[10] [4]),
        .O(\j_fu_58_reg[8] [4]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \j_fu_58[5]_i_1 
       (.I0(\j_fu_58_reg[10] [5]),
        .I1(ap_loop_init_int),
        .I2(\j_fu_58[8]_i_2_n_15 ),
        .O(\j_fu_58_reg[8] [5]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \j_fu_58[6]_i_1 
       (.I0(\j_fu_58[8]_i_2_n_15 ),
        .I1(\j_fu_58_reg[10] [5]),
        .I2(ap_loop_init_int),
        .I3(\j_fu_58_reg[10] [6]),
        .O(\j_fu_58_reg[8] [6]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \j_fu_58[7]_i_1 
       (.I0(\j_fu_58_reg[10] [7]),
        .I1(\j_fu_58[8]_i_2_n_15 ),
        .I2(\j_fu_58_reg[10] [6]),
        .I3(\j_fu_58_reg[10] [5]),
        .I4(ap_loop_init_int),
        .O(\j_fu_58_reg[8] [7]));
  LUT6 #(
    .INIT(64'h007F00FF00800000)) 
    \j_fu_58[8]_i_1 
       (.I0(\j_fu_58[8]_i_2_n_15 ),
        .I1(\j_fu_58_reg[10] [6]),
        .I2(\j_fu_58_reg[10] [5]),
        .I3(ap_loop_init),
        .I4(\j_fu_58_reg[10] [7]),
        .I5(\j_fu_58_reg[10] [8]),
        .O(\j_fu_58_reg[8] [8]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \j_fu_58[8]_i_2 
       (.I0(ap_loop_init),
        .I1(\j_fu_58_reg[10] [4]),
        .I2(\j_fu_58_reg[10] [3]),
        .I3(\j_fu_58_reg[10] [0]),
        .I4(\j_fu_58_reg[10] [1]),
        .I5(\j_fu_58_reg[10] [2]),
        .O(\j_fu_58[8]_i_2_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \j_fu_58[8]_i_3 
       (.I0(ap_loop_init_int),
        .I1(ap_loop_init_int_reg_0),
        .O(ap_loop_init));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT4 #(
    .INIT(16'h0B04)) 
    \j_fu_58[9]_i_1 
       (.I0(\j_fu_58[10]_i_5_n_15 ),
        .I1(\j_fu_58_reg[10] [8]),
        .I2(ap_loop_init_int),
        .I3(\j_fu_58_reg[10] [9]),
        .O(\j_fu_58_reg[8] [9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop
   (ap_enable_reg_pp0_iter1_reg_0,
    mOutPtr18_out,
    empty_n_reg,
    D,
    we,
    \ap_CS_fsm_reg[1] ,
    ap_rst,
    ap_clk,
    img2_data_empty_n,
    img3_data_full_n,
    Q,
    we_0,
    grp_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop_fu_38_ap_start_reg_reg,
    start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_empty_n,
    start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_full_n,
    \ap_CS_fsm_reg[1]_0 ,
    icmp_ln5648_fu_54_p2__23,
    ap_rst_n,
    j_fu_3810_out);
  output ap_enable_reg_pp0_iter1_reg_0;
  output mOutPtr18_out;
  output empty_n_reg;
  output [1:0]D;
  output we;
  output \ap_CS_fsm_reg[1] ;
  input ap_rst;
  input ap_clk;
  input img2_data_empty_n;
  input img3_data_full_n;
  input [2:0]Q;
  input we_0;
  input grp_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop_fu_38_ap_start_reg_reg;
  input start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_empty_n;
  input start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_full_n;
  input \ap_CS_fsm_reg[1]_0 ;
  input icmp_ln5648_fu_54_p2__23;
  input ap_rst_n;
  input j_fu_3810_out;

  wire [1:0]D;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_rst;
  wire ap_rst_n;
  wire empty_n_reg;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_30;
  wire grp_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop_fu_38_ap_start_reg_reg;
  wire icmp_ln5648_fu_54_p2__23;
  wire img2_data_empty_n;
  wire img3_data_full_n;
  wire [10:0]j_6_fu_69_p2;
  wire j_fu_38;
  wire j_fu_3810_out;
  wire \j_fu_38_reg_n_15_[0] ;
  wire \j_fu_38_reg_n_15_[10] ;
  wire \j_fu_38_reg_n_15_[1] ;
  wire \j_fu_38_reg_n_15_[2] ;
  wire \j_fu_38_reg_n_15_[3] ;
  wire \j_fu_38_reg_n_15_[4] ;
  wire \j_fu_38_reg_n_15_[5] ;
  wire \j_fu_38_reg_n_15_[6] ;
  wire \j_fu_38_reg_n_15_[7] ;
  wire \j_fu_38_reg_n_15_[8] ;
  wire \j_fu_38_reg_n_15_[9] ;
  wire mOutPtr18_out;
  wire start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_empty_n;
  wire start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_full_n;
  wire we;
  wire we_0;

  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_30),
        .Q(ap_enable_reg_pp0_iter1_reg_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_13 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .E(j_fu_38),
        .Q(Q),
        .SR(flow_control_loop_pipe_sequential_init_U_n_29),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1]_0 ),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .grp_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop_fu_38_ap_start_reg_reg(flow_control_loop_pipe_sequential_init_U_n_30),
        .grp_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop_fu_38_ap_start_reg_reg_0(grp_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop_fu_38_ap_start_reg_reg),
        .icmp_ln5648_fu_54_p2__23(icmp_ln5648_fu_54_p2__23),
        .img2_data_empty_n(img2_data_empty_n),
        .img3_data_full_n(img3_data_full_n),
        .j_fu_3810_out(j_fu_3810_out),
        .\j_fu_38_reg[0] (ap_enable_reg_pp0_iter1_reg_0),
        .\j_fu_38_reg[10] ({\j_fu_38_reg_n_15_[10] ,\j_fu_38_reg_n_15_[9] ,\j_fu_38_reg_n_15_[8] ,\j_fu_38_reg_n_15_[7] ,\j_fu_38_reg_n_15_[6] ,\j_fu_38_reg_n_15_[5] ,\j_fu_38_reg_n_15_[4] ,\j_fu_38_reg_n_15_[3] ,\j_fu_38_reg_n_15_[2] ,\j_fu_38_reg_n_15_[1] ,\j_fu_38_reg_n_15_[0] }),
        .\j_fu_38_reg[8] (j_6_fu_69_p2),
        .start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_empty_n(start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_empty_n),
        .start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_full_n(start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_full_n));
  FDRE \j_fu_38_reg[0] 
       (.C(ap_clk),
        .CE(j_fu_38),
        .D(j_6_fu_69_p2[0]),
        .Q(\j_fu_38_reg_n_15_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_29));
  FDRE \j_fu_38_reg[10] 
       (.C(ap_clk),
        .CE(j_fu_38),
        .D(j_6_fu_69_p2[10]),
        .Q(\j_fu_38_reg_n_15_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_29));
  FDRE \j_fu_38_reg[1] 
       (.C(ap_clk),
        .CE(j_fu_38),
        .D(j_6_fu_69_p2[1]),
        .Q(\j_fu_38_reg_n_15_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_29));
  FDRE \j_fu_38_reg[2] 
       (.C(ap_clk),
        .CE(j_fu_38),
        .D(j_6_fu_69_p2[2]),
        .Q(\j_fu_38_reg_n_15_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_29));
  FDRE \j_fu_38_reg[3] 
       (.C(ap_clk),
        .CE(j_fu_38),
        .D(j_6_fu_69_p2[3]),
        .Q(\j_fu_38_reg_n_15_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_29));
  FDRE \j_fu_38_reg[4] 
       (.C(ap_clk),
        .CE(j_fu_38),
        .D(j_6_fu_69_p2[4]),
        .Q(\j_fu_38_reg_n_15_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_29));
  FDRE \j_fu_38_reg[5] 
       (.C(ap_clk),
        .CE(j_fu_38),
        .D(j_6_fu_69_p2[5]),
        .Q(\j_fu_38_reg_n_15_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_29));
  FDRE \j_fu_38_reg[6] 
       (.C(ap_clk),
        .CE(j_fu_38),
        .D(j_6_fu_69_p2[6]),
        .Q(\j_fu_38_reg_n_15_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_29));
  FDRE \j_fu_38_reg[7] 
       (.C(ap_clk),
        .CE(j_fu_38),
        .D(j_6_fu_69_p2[7]),
        .Q(\j_fu_38_reg_n_15_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_29));
  FDRE \j_fu_38_reg[8] 
       (.C(ap_clk),
        .CE(j_fu_38),
        .D(j_6_fu_69_p2[8]),
        .Q(\j_fu_38_reg_n_15_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_29));
  FDRE \j_fu_38_reg[9] 
       (.C(ap_clk),
        .CE(j_fu_38),
        .D(j_6_fu_69_p2[9]),
        .Q(\j_fu_38_reg_n_15_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_29));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \mOutPtr[1]_i_2__6 
       (.I0(img2_data_empty_n),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(img3_data_full_n),
        .I3(Q[2]),
        .I4(we_0),
        .O(empty_n_reg));
  LUT4 #(
    .INIT(16'h8000)) 
    \mOutPtr[1]_i_2__7 
       (.I0(Q[2]),
        .I1(img3_data_full_n),
        .I2(img2_data_empty_n),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .O(we));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT5 #(
    .INIT(32'h7FFF0000)) 
    \mOutPtr[1]_i_3__3 
       (.I0(img2_data_empty_n),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(img3_data_full_n),
        .I3(Q[2]),
        .I4(we_0),
        .O(mOutPtr18_out));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_gray2rgb_0_16_1080_1920_1_2_2_s
   (ap_enable_reg_pp0_iter1,
    start_once_reg,
    mOutPtr18_out,
    Q,
    empty_n_reg,
    we,
    \ap_CS_fsm_reg[1]_0 ,
    ap_rst,
    ap_clk,
    img2_data_empty_n,
    img3_data_full_n,
    we_0,
    start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_empty_n,
    start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_full_n,
    ap_rst_n,
    j_fu_3810_out);
  output ap_enable_reg_pp0_iter1;
  output start_once_reg;
  output mOutPtr18_out;
  output [0:0]Q;
  output empty_n_reg;
  output we;
  output \ap_CS_fsm_reg[1]_0 ;
  input ap_rst;
  input ap_clk;
  input img2_data_empty_n;
  input img3_data_full_n;
  input we_0;
  input start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_empty_n;
  input start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_full_n;
  input ap_rst_n;
  input j_fu_3810_out;

  wire [0:0]Q;
  wire \ap_CS_fsm[0]_i_1__7_n_15 ;
  wire \ap_CS_fsm[2]_i_4__1_n_15 ;
  wire \ap_CS_fsm[2]_i_5__1_n_15 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg_n_15_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_NS_fsm12_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst;
  wire ap_rst_n;
  wire ap_start0;
  wire empty_n_reg;
  wire grp_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop_fu_38_ap_start_reg_reg_n_15;
  wire grp_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop_fu_38_n_18;
  wire grp_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop_fu_38_n_19;
  wire grp_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop_fu_38_n_21;
  wire [10:0]i_9_fu_60_p2;
  wire \i_fu_34[10]_i_4_n_15 ;
  wire [10:0]i_fu_34_reg;
  wire icmp_ln5648_fu_54_p2__23;
  wire img2_data_empty_n;
  wire img3_data_full_n;
  wire j_fu_3810_out;
  wire mOutPtr18_out;
  wire start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_empty_n;
  wire start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__3_n_15;
  wire we;
  wire we_0;

  LUT6 #(
    .INIT(64'hAAAA222AFFFFFFFF)) 
    \ap_CS_fsm[0]_i_1__7 
       (.I0(\ap_CS_fsm_reg_n_15_[0] ),
        .I1(start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_empty_n),
        .I2(start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_full_n),
        .I3(start_once_reg),
        .I4(ap_CS_fsm_state2),
        .I5(\ap_CS_fsm_reg[1]_0 ),
        .O(\ap_CS_fsm[0]_i_1__7_n_15 ));
  LUT2 #(
    .INIT(4'h7)) 
    \ap_CS_fsm[0]_i_2__2 
       (.I0(icmp_ln5648_fu_54_p2__23),
        .I1(ap_CS_fsm_state2),
        .O(\ap_CS_fsm_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \ap_CS_fsm[2]_i_2__4 
       (.I0(\ap_CS_fsm[2]_i_4__1_n_15 ),
        .I1(\ap_CS_fsm[2]_i_5__1_n_15 ),
        .I2(i_fu_34_reg[0]),
        .I3(i_fu_34_reg[1]),
        .I4(i_fu_34_reg[2]),
        .O(icmp_ln5648_fu_54_p2__23));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \ap_CS_fsm[2]_i_4__1 
       (.I0(i_fu_34_reg[6]),
        .I1(i_fu_34_reg[5]),
        .I2(i_fu_34_reg[4]),
        .I3(i_fu_34_reg[3]),
        .O(\ap_CS_fsm[2]_i_4__1_n_15 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \ap_CS_fsm[2]_i_5__1 
       (.I0(i_fu_34_reg[9]),
        .I1(i_fu_34_reg[10]),
        .I2(i_fu_34_reg[8]),
        .I3(i_fu_34_reg[7]),
        .O(\ap_CS_fsm[2]_i_5__1_n_15 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[0]_i_1__7_n_15 ),
        .Q(\ap_CS_fsm_reg_n_15_[0] ),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop_fu_38_n_19),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop_fu_38_n_18),
        .Q(Q),
        .R(ap_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop grp_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop_fu_38
       (.D({grp_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop_fu_38_n_18,grp_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop_fu_38_n_19}),
        .Q({Q,ap_CS_fsm_state2,\ap_CS_fsm_reg_n_15_[0] }),
        .\ap_CS_fsm_reg[1] (grp_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop_fu_38_n_21),
        .\ap_CS_fsm_reg[1]_0 (start_once_reg),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .empty_n_reg(empty_n_reg),
        .grp_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop_fu_38_ap_start_reg_reg(grp_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop_fu_38_ap_start_reg_reg_n_15),
        .icmp_ln5648_fu_54_p2__23(icmp_ln5648_fu_54_p2__23),
        .img2_data_empty_n(img2_data_empty_n),
        .img3_data_full_n(img3_data_full_n),
        .j_fu_3810_out(j_fu_3810_out),
        .mOutPtr18_out(mOutPtr18_out),
        .start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_empty_n(start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_empty_n),
        .start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_full_n(start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_full_n),
        .we(we),
        .we_0(we_0));
  FDRE #(
    .INIT(1'b0)) 
    grp_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop_fu_38_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop_fu_38_n_21),
        .Q(grp_gray2rgb_0_16_1080_1920_1_2_2_Pipeline_columnloop_fu_38_ap_start_reg_reg_n_15),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_fu_34[0]_i_1 
       (.I0(i_fu_34_reg[0]),
        .O(i_9_fu_60_p2[0]));
  LUT4 #(
    .INIT(16'h8880)) 
    \i_fu_34[10]_i_1 
       (.I0(\ap_CS_fsm_reg_n_15_[0] ),
        .I1(start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_empty_n),
        .I2(start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_full_n),
        .I3(start_once_reg),
        .O(ap_NS_fsm12_out));
  LUT2 #(
    .INIT(4'h2)) 
    \i_fu_34[10]_i_2 
       (.I0(ap_CS_fsm_state2),
        .I1(icmp_ln5648_fu_54_p2__23),
        .O(ap_start0));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \i_fu_34[10]_i_3 
       (.I0(i_fu_34_reg[9]),
        .I1(i_fu_34_reg[7]),
        .I2(\i_fu_34[10]_i_4_n_15 ),
        .I3(i_fu_34_reg[6]),
        .I4(i_fu_34_reg[8]),
        .I5(i_fu_34_reg[10]),
        .O(i_9_fu_60_p2[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \i_fu_34[10]_i_4 
       (.I0(i_fu_34_reg[2]),
        .I1(i_fu_34_reg[0]),
        .I2(i_fu_34_reg[1]),
        .I3(i_fu_34_reg[3]),
        .I4(i_fu_34_reg[4]),
        .I5(i_fu_34_reg[5]),
        .O(\i_fu_34[10]_i_4_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_fu_34[1]_i_1 
       (.I0(i_fu_34_reg[0]),
        .I1(i_fu_34_reg[1]),
        .O(i_9_fu_60_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_fu_34[2]_i_1 
       (.I0(i_fu_34_reg[1]),
        .I1(i_fu_34_reg[0]),
        .I2(i_fu_34_reg[2]),
        .O(i_9_fu_60_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_fu_34[3]_i_1 
       (.I0(i_fu_34_reg[2]),
        .I1(i_fu_34_reg[0]),
        .I2(i_fu_34_reg[1]),
        .I3(i_fu_34_reg[3]),
        .O(i_9_fu_60_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_fu_34[4]_i_1 
       (.I0(i_fu_34_reg[3]),
        .I1(i_fu_34_reg[1]),
        .I2(i_fu_34_reg[0]),
        .I3(i_fu_34_reg[2]),
        .I4(i_fu_34_reg[4]),
        .O(i_9_fu_60_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_fu_34[5]_i_1 
       (.I0(i_fu_34_reg[2]),
        .I1(i_fu_34_reg[0]),
        .I2(i_fu_34_reg[1]),
        .I3(i_fu_34_reg[3]),
        .I4(i_fu_34_reg[4]),
        .I5(i_fu_34_reg[5]),
        .O(i_9_fu_60_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \i_fu_34[6]_i_1 
       (.I0(\i_fu_34[10]_i_4_n_15 ),
        .I1(i_fu_34_reg[6]),
        .O(i_9_fu_60_p2[6]));
  LUT3 #(
    .INIT(8'hD2)) 
    \i_fu_34[7]_i_1 
       (.I0(i_fu_34_reg[6]),
        .I1(\i_fu_34[10]_i_4_n_15 ),
        .I2(i_fu_34_reg[7]),
        .O(i_9_fu_60_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \i_fu_34[8]_i_1 
       (.I0(i_fu_34_reg[7]),
        .I1(\i_fu_34[10]_i_4_n_15 ),
        .I2(i_fu_34_reg[6]),
        .I3(i_fu_34_reg[8]),
        .O(i_9_fu_60_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \i_fu_34[9]_i_1 
       (.I0(i_fu_34_reg[8]),
        .I1(i_fu_34_reg[6]),
        .I2(\i_fu_34[10]_i_4_n_15 ),
        .I3(i_fu_34_reg[7]),
        .I4(i_fu_34_reg[9]),
        .O(i_9_fu_60_p2[9]));
  FDRE \i_fu_34_reg[0] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(i_9_fu_60_p2[0]),
        .Q(i_fu_34_reg[0]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_34_reg[10] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(i_9_fu_60_p2[10]),
        .Q(i_fu_34_reg[10]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_34_reg[1] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(i_9_fu_60_p2[1]),
        .Q(i_fu_34_reg[1]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_34_reg[2] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(i_9_fu_60_p2[2]),
        .Q(i_fu_34_reg[2]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_34_reg[3] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(i_9_fu_60_p2[3]),
        .Q(i_fu_34_reg[3]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_34_reg[4] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(i_9_fu_60_p2[4]),
        .Q(i_fu_34_reg[4]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_34_reg[5] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(i_9_fu_60_p2[5]),
        .Q(i_fu_34_reg[5]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_34_reg[6] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(i_9_fu_60_p2[6]),
        .Q(i_fu_34_reg[6]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_34_reg[7] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(i_9_fu_60_p2[7]),
        .Q(i_fu_34_reg[7]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_34_reg[8] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(i_9_fu_60_p2[8]),
        .Q(i_fu_34_reg[8]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_34_reg[9] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(i_9_fu_60_p2[9]),
        .Q(i_fu_34_reg[9]),
        .R(ap_NS_fsm12_out));
  LUT4 #(
    .INIT(16'hF800)) 
    start_once_reg_i_1__3
       (.I0(start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_empty_n),
        .I1(start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_full_n),
        .I2(start_once_reg),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .O(start_once_reg_i_1__3_n_15));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__3_n_15),
        .Q(start_once_reg),
        .R(ap_rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_mac_muladd_8ns_12ns_22ns_22_4_1
   (ap_block_pp0_stage0_subdone,
    P,
    ap_clk,
    img0_data_dout,
    ap_enable_reg_pp0_iter5,
    img1_data_full_n,
    ap_enable_reg_pp0_iter1,
    img0_data_empty_n);
  output ap_block_pp0_stage0_subdone;
  output [21:0]P;
  input ap_clk;
  input [15:0]img0_data_dout;
  input ap_enable_reg_pp0_iter5;
  input img1_data_full_n;
  input ap_enable_reg_pp0_iter1;
  input img0_data_empty_n;

  wire [21:0]P;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter5;
  wire [15:0]img0_data_dout;
  wire img0_data_empty_n;
  wire img1_data_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0 Otsu_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0_U
       (.P(P),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter5(ap_enable_reg_pp0_iter5),
        .ap_enable_reg_pp0_iter5_reg(ap_block_pp0_stage0_subdone),
        .img0_data_dout(img0_data_dout),
        .img0_data_empty_n(img0_data_empty_n),
        .img1_data_full_n(img1_data_full_n));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0
   (ap_enable_reg_pp0_iter5_reg,
    P,
    ap_clk,
    img0_data_dout,
    ap_enable_reg_pp0_iter5,
    img1_data_full_n,
    ap_enable_reg_pp0_iter1,
    img0_data_empty_n);
  output ap_enable_reg_pp0_iter5_reg;
  output [21:0]P;
  input ap_clk;
  input [15:0]img0_data_dout;
  input ap_enable_reg_pp0_iter5;
  input img1_data_full_n;
  input ap_enable_reg_pp0_iter1;
  input img0_data_empty_n;

  wire [21:0]P;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter5_reg;
  wire [15:0]img0_data_dout;
  wire img0_data_empty_n;
  wire img1_data_full_n;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire m_reg_reg_n_154;
  wire m_reg_reg_n_155;
  wire m_reg_reg_n_156;
  wire m_reg_reg_n_157;
  wire m_reg_reg_n_158;
  wire m_reg_reg_n_159;
  wire m_reg_reg_n_160;
  wire m_reg_reg_n_161;
  wire m_reg_reg_n_162;
  wire m_reg_reg_n_163;
  wire m_reg_reg_n_164;
  wire m_reg_reg_n_165;
  wire m_reg_reg_n_166;
  wire m_reg_reg_n_167;
  wire m_reg_reg_n_168;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:22]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    m_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,img0_data_dout[15:8]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_enable_reg_pp0_iter5_reg),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_enable_reg_pp0_iter5_reg),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155,m_reg_reg_n_156,m_reg_reg_n_157,m_reg_reg_n_158,m_reg_reg_n_159,m_reg_reg_n_160,m_reg_reg_n_161,m_reg_reg_n_162,m_reg_reg_n_163,m_reg_reg_n_164,m_reg_reg_n_165,m_reg_reg_n_166,m_reg_reg_n_167,m_reg_reg_n_168}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hDD0D)) 
    m_reg_reg_i_1
       (.I0(ap_enable_reg_pp0_iter5),
        .I1(img1_data_full_n),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(img0_data_empty_n),
        .O(ap_enable_reg_pp0_iter5_reg));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,img0_data_dout[7:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_enable_reg_pp0_iter5_reg),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_enable_reg_pp0_iter5_reg),
        .CEP(ap_enable_reg_pp0_iter5_reg),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:22],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155,m_reg_reg_n_156,m_reg_reg_n_157,m_reg_reg_n_158,m_reg_reg_n_159,m_reg_reg_n_160,m_reg_reg_n_161,m_reg_reg_n_162,m_reg_reg_n_163,m_reg_reg_n_164,m_reg_reg_n_165,m_reg_reg_n_166,m_reg_reg_n_167,m_reg_reg_n_168}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_mac_muladd_8ns_15ns_22ns_23_4_1
   (p_reg_reg,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    img0_data_dout,
    P);
  output [7:0]p_reg_reg;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [7:0]img0_data_dout;
  input [21:0]P;

  wire [21:0]P;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [7:0]img0_data_dout;
  wire [7:0]p_reg_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_1 Otsu_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_1_U
       (.P(P),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .img0_data_dout(img0_data_dout),
        .p_reg_reg_0(p_reg_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_1
   (p_reg_reg_0,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    img0_data_dout,
    P);
  output [7:0]p_reg_reg_0;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [7:0]img0_data_dout;
  input [21:0]P;

  wire [21:0]P;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [7:0]img0_data_dout;
  wire [7:0]p_reg_reg_0;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_110;
  wire p_reg_reg_n_111;
  wire p_reg_reg_n_112;
  wire p_reg_reg_n_113;
  wire p_reg_reg_n_114;
  wire p_reg_reg_n_115;
  wire p_reg_reg_n_116;
  wire p_reg_reg_n_117;
  wire p_reg_reg_n_118;
  wire p_reg_reg_n_119;
  wire p_reg_reg_n_120;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:23]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,img0_data_dout}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:23],p_reg_reg_0,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109,p_reg_reg_n_110,p_reg_reg_n_111,p_reg_reg_n_112,p_reg_reg_n_113,p_reg_reg_n_114,p_reg_reg_n_115,p_reg_reg_n_116,p_reg_reg_n_117,p_reg_reg_n_118,p_reg_reg_n_119,p_reg_reg_n_120}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_mul_25s_25s_25_1_1
   (D,
    \add_reg_616_reg[0] ,
    Q,
    ap_clk,
    tmp_product_0,
    DI,
    S,
    tmp_product__29_carry_i_4_0,
    trunc_ln72_reg_633,
    tmp_product__29_carry_0,
    tmp_product_i_55_0,
    add_reg_616,
    select_ln56_reg_584);
  output [24:0]D;
  output [7:0]\add_reg_616_reg[0] ;
  input [2:0]Q;
  input ap_clk;
  input [16:0]tmp_product_0;
  input [0:0]DI;
  input [0:0]S;
  input [0:0]tmp_product__29_carry_i_4_0;
  input [2:0]trunc_ln72_reg_633;
  input [7:0]tmp_product__29_carry_0;
  input [24:0]tmp_product_i_55_0;
  input [1:0]add_reg_616;
  input [2:0]select_ln56_reg_584;

  wire [24:0]D;
  wire [0:0]DI;
  wire [2:0]Q;
  wire [0:0]S;
  wire [1:0]add_reg_616;
  wire [7:0]\add_reg_616_reg[0] ;
  wire ap_clk;
  wire i__carry__0_i_1_n_15;
  wire i__carry__0_i_2_n_15;
  wire i__carry__0_i_3_n_15;
  wire i__carry__0_i_4_n_15;
  wire i__carry_i_1_n_15;
  wire i__carry_i_2_n_15;
  wire i__carry_i_3_n_15;
  wire i__carry_i_4_n_15;
  wire [2:0]select_ln56_reg_584;
  wire [31:7]sub_ln70_fu_444_p2;
  wire [16:0]tmp_product_0;
  wire tmp_product__17_carry__0_n_22;
  wire tmp_product__17_carry_i_1_n_15;
  wire tmp_product__17_carry_i_2_n_15;
  wire tmp_product__17_carry_i_3_n_15;
  wire tmp_product__17_carry_i_4_n_15;
  wire tmp_product__17_carry_i_5_n_15;
  wire tmp_product__17_carry_i_6_n_15;
  wire tmp_product__17_carry_i_7_n_15;
  wire tmp_product__17_carry_n_15;
  wire tmp_product__17_carry_n_16;
  wire tmp_product__17_carry_n_17;
  wire tmp_product__17_carry_n_18;
  wire tmp_product__17_carry_n_19;
  wire tmp_product__17_carry_n_20;
  wire tmp_product__17_carry_n_21;
  wire tmp_product__17_carry_n_22;
  wire tmp_product__1_carry__0_n_17;
  wire tmp_product__1_carry__0_n_22;
  wire tmp_product__1_carry_i_1_n_15;
  wire tmp_product__1_carry_i_2_n_15;
  wire tmp_product__1_carry_i_3_n_15;
  wire tmp_product__1_carry_i_4_n_15;
  wire tmp_product__1_carry_i_5_n_15;
  wire tmp_product__1_carry_i_6_n_15;
  wire tmp_product__1_carry_i_7_n_15;
  wire tmp_product__1_carry_n_15;
  wire tmp_product__1_carry_n_16;
  wire tmp_product__1_carry_n_17;
  wire tmp_product__1_carry_n_18;
  wire tmp_product__1_carry_n_19;
  wire tmp_product__1_carry_n_20;
  wire tmp_product__1_carry_n_21;
  wire tmp_product__1_carry_n_22;
  wire [7:0]tmp_product__29_carry_0;
  wire tmp_product__29_carry_i_1_n_15;
  wire tmp_product__29_carry_i_2_n_15;
  wire tmp_product__29_carry_i_3_n_15;
  wire [0:0]tmp_product__29_carry_i_4_0;
  wire tmp_product__29_carry_i_4_n_15;
  wire tmp_product__29_carry_i_5_n_15;
  wire tmp_product__29_carry_i_6_n_15;
  wire tmp_product__29_carry_i_7_n_15;
  wire tmp_product__29_carry_n_16;
  wire tmp_product__29_carry_n_17;
  wire tmp_product__29_carry_n_18;
  wire tmp_product__29_carry_n_19;
  wire tmp_product__29_carry_n_20;
  wire tmp_product__29_carry_n_21;
  wire tmp_product__29_carry_n_22;
  wire tmp_product_i_100_n_15;
  wire tmp_product_i_100_n_16;
  wire tmp_product_i_100_n_17;
  wire tmp_product_i_100_n_18;
  wire tmp_product_i_101_n_15;
  wire tmp_product_i_102_n_15;
  wire tmp_product_i_103_n_15;
  wire tmp_product_i_104_n_15;
  wire tmp_product_i_105_n_15;
  wire tmp_product_i_106_n_15;
  wire tmp_product_i_107_n_15;
  wire tmp_product_i_108_n_15;
  wire tmp_product_i_109_n_15;
  wire tmp_product_i_110_n_15;
  wire tmp_product_i_111_n_15;
  wire tmp_product_i_26__2_n_15;
  wire tmp_product_i_27__2_n_15;
  wire tmp_product_i_28__2_n_15;
  wire tmp_product_i_29__2_n_15;
  wire tmp_product_i_30__2_n_15;
  wire tmp_product_i_31__2_n_15;
  wire tmp_product_i_32__2_n_15;
  wire tmp_product_i_33__1_n_15;
  wire tmp_product_i_34__1_n_15;
  wire tmp_product_i_35__1_n_15;
  wire tmp_product_i_36__0_n_15;
  wire tmp_product_i_37__0_n_15;
  wire tmp_product_i_38__0_n_15;
  wire tmp_product_i_39__0_n_15;
  wire tmp_product_i_40__0_n_15;
  wire tmp_product_i_41__0_n_15;
  wire tmp_product_i_42__0_n_15;
  wire tmp_product_i_43__0_n_15;
  wire tmp_product_i_44__0_n_15;
  wire tmp_product_i_45__0_n_15;
  wire tmp_product_i_46__0_n_15;
  wire tmp_product_i_47_n_15;
  wire tmp_product_i_48_n_15;
  wire tmp_product_i_49_n_15;
  wire tmp_product_i_50_n_15;
  wire tmp_product_i_51_n_15;
  wire tmp_product_i_52_n_15;
  wire tmp_product_i_53_n_15;
  wire tmp_product_i_54_n_15;
  wire [24:0]tmp_product_i_55_0;
  wire tmp_product_i_55_n_18;
  wire tmp_product_i_56_n_15;
  wire tmp_product_i_56_n_16;
  wire tmp_product_i_56_n_17;
  wire tmp_product_i_56_n_18;
  wire tmp_product_i_57_n_15;
  wire tmp_product_i_57_n_16;
  wire tmp_product_i_57_n_17;
  wire tmp_product_i_57_n_18;
  wire tmp_product_i_58_n_15;
  wire tmp_product_i_58_n_16;
  wire tmp_product_i_58_n_17;
  wire tmp_product_i_58_n_18;
  wire tmp_product_i_59_n_15;
  wire tmp_product_i_60_n_15;
  wire tmp_product_i_61_n_15;
  wire tmp_product_i_62_n_15;
  wire tmp_product_i_63_n_15;
  wire tmp_product_i_64_n_15;
  wire tmp_product_i_65_n_15;
  wire tmp_product_i_66_n_15;
  wire tmp_product_i_67_n_15;
  wire tmp_product_i_68_n_15;
  wire tmp_product_i_69_n_15;
  wire tmp_product_i_70_n_15;
  wire tmp_product_i_71_n_15;
  wire tmp_product_i_72_n_15;
  wire tmp_product_i_73_n_15;
  wire tmp_product_i_74_n_15;
  wire tmp_product_i_75_n_15;
  wire tmp_product_i_76_n_15;
  wire tmp_product_i_77_n_15;
  wire tmp_product_i_78_n_15;
  wire tmp_product_i_79_n_15;
  wire tmp_product_i_80_n_15;
  wire tmp_product_i_81_n_15;
  wire tmp_product_i_82_n_15;
  wire tmp_product_i_83_n_15;
  wire tmp_product_i_84_n_15;
  wire tmp_product_i_84_n_16;
  wire tmp_product_i_84_n_17;
  wire tmp_product_i_84_n_18;
  wire tmp_product_i_85_n_15;
  wire tmp_product_i_86_n_15;
  wire tmp_product_i_87_n_15;
  wire tmp_product_i_88_n_15;
  wire tmp_product_i_89_n_15;
  wire tmp_product_i_90_n_15;
  wire tmp_product_i_91_n_15;
  wire tmp_product_i_92_n_15;
  wire tmp_product_i_93_n_15;
  wire tmp_product_i_94_n_15;
  wire tmp_product_i_95_n_15;
  wire tmp_product_i_96_n_15;
  wire tmp_product_i_97_n_15;
  wire tmp_product_i_98_n_15;
  wire tmp_product_i_99_n_15;
  wire tmp_product_i_99_n_16;
  wire tmp_product_i_99_n_17;
  wire tmp_product_i_99_n_18;
  wire \tmp_product_inferred__0/i__carry__0_n_16 ;
  wire \tmp_product_inferred__0/i__carry__0_n_17 ;
  wire \tmp_product_inferred__0/i__carry__0_n_18 ;
  wire \tmp_product_inferred__0/i__carry_n_15 ;
  wire \tmp_product_inferred__0/i__carry_n_16 ;
  wire \tmp_product_inferred__0/i__carry_n_17 ;
  wire \tmp_product_inferred__0/i__carry_n_18 ;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [24:8]trunc_ln72_1_fu_456_p1;
  wire [2:0]trunc_ln72_reg_633;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_product_PCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__17_carry__0_CO_UNCONNECTED;
  wire [3:1]NLW_tmp_product__17_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_carry__0_CO_UNCONNECTED;
  wire [3:1]NLW_tmp_product__1_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_tmp_product__29_carry_CO_UNCONNECTED;
  wire [0:0]NLW_tmp_product_i_100_O_UNCONNECTED;
  wire [3:1]NLW_tmp_product_i_55_CO_UNCONNECTED;
  wire [3:2]NLW_tmp_product_i_55_O_UNCONNECTED;
  wire [3:3]\NLW_tmp_product_inferred__0/i__carry__0_CO_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_1
       (.I0(tmp_product_n_96),
        .I1(tmp_product__29_carry_n_19),
        .O(i__carry__0_i_1_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_2
       (.I0(tmp_product_n_97),
        .I1(tmp_product__29_carry_n_20),
        .O(i__carry__0_i_2_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_3
       (.I0(tmp_product_n_98),
        .I1(tmp_product__29_carry_n_21),
        .O(i__carry__0_i_3_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_4
       (.I0(tmp_product_n_99),
        .I1(tmp_product__29_carry_n_22),
        .O(i__carry__0_i_4_n_15));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry_i_1
       (.I0(tmp_product_n_100),
        .I1(tmp_product__17_carry_n_22),
        .I2(tmp_product__1_carry_n_19),
        .O(i__carry_i_1_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_2
       (.I0(tmp_product_n_101),
        .I1(tmp_product__1_carry_n_20),
        .O(i__carry_i_2_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_3
       (.I0(tmp_product_n_102),
        .I1(tmp_product__1_carry_n_21),
        .O(i__carry_i_3_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4
       (.I0(tmp_product_n_103),
        .I1(tmp_product__1_carry_n_22),
        .O(i__carry_i_4_n_15));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({trunc_ln72_1_fu_456_p1[24],trunc_ln72_1_fu_456_p1[24],trunc_ln72_1_fu_456_p1[24],trunc_ln72_1_fu_456_p1[24],trunc_ln72_1_fu_456_p1[24],trunc_ln72_1_fu_456_p1,\add_reg_616_reg[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,tmp_product_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[0]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[1]),
        .CEB2(Q[2]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,D[16:0]}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_product_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  CARRY4 tmp_product__17_carry
       (.CI(1'b0),
        .CO({tmp_product__17_carry_n_15,tmp_product__17_carry_n_16,tmp_product__17_carry_n_17,tmp_product__17_carry_n_18}),
        .CYINIT(1'b0),
        .DI({tmp_product__17_carry_i_1_n_15,tmp_product__17_carry_i_2_n_15,tmp_product__17_carry_i_3_n_15,1'b0}),
        .O({tmp_product__17_carry_n_19,tmp_product__17_carry_n_20,tmp_product__17_carry_n_21,tmp_product__17_carry_n_22}),
        .S({tmp_product__17_carry_i_4_n_15,tmp_product__17_carry_i_5_n_15,tmp_product__17_carry_i_6_n_15,tmp_product__17_carry_i_7_n_15}));
  CARRY4 tmp_product__17_carry__0
       (.CI(tmp_product__17_carry_n_15),
        .CO(NLW_tmp_product__17_carry__0_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_product__17_carry__0_O_UNCONNECTED[3:1],tmp_product__17_carry__0_n_22}),
        .S({1'b0,1'b0,1'b0,tmp_product__29_carry_i_4_0}));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__17_carry_i_1
       (.I0(tmp_product__29_carry_0[4]),
        .I1(trunc_ln72_reg_633[2]),
        .I2(tmp_product__29_carry_0[5]),
        .I3(trunc_ln72_reg_633[1]),
        .O(tmp_product__17_carry_i_1_n_15));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__17_carry_i_2
       (.I0(tmp_product__29_carry_0[4]),
        .I1(trunc_ln72_reg_633[1]),
        .I2(tmp_product__29_carry_0[5]),
        .I3(trunc_ln72_reg_633[0]),
        .O(tmp_product__17_carry_i_2_n_15));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__17_carry_i_3
       (.I0(tmp_product__29_carry_0[3]),
        .I1(trunc_ln72_reg_633[1]),
        .O(tmp_product__17_carry_i_3_n_15));
  LUT5 #(
    .INIT(32'hAC6CA0A0)) 
    tmp_product__17_carry_i_4
       (.I0(trunc_ln72_reg_633[2]),
        .I1(trunc_ln72_reg_633[1]),
        .I2(tmp_product__29_carry_0[4]),
        .I3(trunc_ln72_reg_633[0]),
        .I4(tmp_product__29_carry_0[5]),
        .O(tmp_product__17_carry_i_4_n_15));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__17_carry_i_5
       (.I0(trunc_ln72_reg_633[0]),
        .I1(tmp_product__29_carry_0[5]),
        .I2(trunc_ln72_reg_633[1]),
        .I3(tmp_product__29_carry_0[4]),
        .I4(tmp_product__29_carry_0[3]),
        .I5(trunc_ln72_reg_633[2]),
        .O(tmp_product__17_carry_i_5_n_15));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__17_carry_i_6
       (.I0(tmp_product__29_carry_0[3]),
        .I1(trunc_ln72_reg_633[1]),
        .I2(tmp_product__29_carry_0[4]),
        .I3(trunc_ln72_reg_633[0]),
        .O(tmp_product__17_carry_i_6_n_15));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__17_carry_i_7
       (.I0(trunc_ln72_reg_633[0]),
        .I1(tmp_product__29_carry_0[3]),
        .O(tmp_product__17_carry_i_7_n_15));
  CARRY4 tmp_product__1_carry
       (.CI(1'b0),
        .CO({tmp_product__1_carry_n_15,tmp_product__1_carry_n_16,tmp_product__1_carry_n_17,tmp_product__1_carry_n_18}),
        .CYINIT(1'b0),
        .DI({tmp_product__1_carry_i_1_n_15,tmp_product__1_carry_i_2_n_15,tmp_product__1_carry_i_3_n_15,1'b0}),
        .O({tmp_product__1_carry_n_19,tmp_product__1_carry_n_20,tmp_product__1_carry_n_21,tmp_product__1_carry_n_22}),
        .S({tmp_product__1_carry_i_4_n_15,tmp_product__1_carry_i_5_n_15,tmp_product__1_carry_i_6_n_15,tmp_product__1_carry_i_7_n_15}));
  CARRY4 tmp_product__1_carry__0
       (.CI(tmp_product__1_carry_n_15),
        .CO({NLW_tmp_product__1_carry__0_CO_UNCONNECTED[3:2],tmp_product__1_carry__0_n_17,NLW_tmp_product__1_carry__0_CO_UNCONNECTED[0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,DI}),
        .O({NLW_tmp_product__1_carry__0_O_UNCONNECTED[3:1],tmp_product__1_carry__0_n_22}),
        .S({1'b0,1'b0,1'b1,S}));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__1_carry_i_1
       (.I0(tmp_product__29_carry_0[1]),
        .I1(trunc_ln72_reg_633[2]),
        .I2(tmp_product__29_carry_0[2]),
        .I3(trunc_ln72_reg_633[1]),
        .O(tmp_product__1_carry_i_1_n_15));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__1_carry_i_2
       (.I0(tmp_product__29_carry_0[1]),
        .I1(trunc_ln72_reg_633[1]),
        .I2(tmp_product__29_carry_0[2]),
        .I3(trunc_ln72_reg_633[0]),
        .O(tmp_product__1_carry_i_2_n_15));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__1_carry_i_3
       (.I0(tmp_product__29_carry_0[0]),
        .I1(trunc_ln72_reg_633[1]),
        .O(tmp_product__1_carry_i_3_n_15));
  LUT5 #(
    .INIT(32'hAC6CA0A0)) 
    tmp_product__1_carry_i_4
       (.I0(trunc_ln72_reg_633[2]),
        .I1(trunc_ln72_reg_633[1]),
        .I2(tmp_product__29_carry_0[1]),
        .I3(trunc_ln72_reg_633[0]),
        .I4(tmp_product__29_carry_0[2]),
        .O(tmp_product__1_carry_i_4_n_15));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__1_carry_i_5
       (.I0(trunc_ln72_reg_633[0]),
        .I1(tmp_product__29_carry_0[2]),
        .I2(trunc_ln72_reg_633[1]),
        .I3(tmp_product__29_carry_0[1]),
        .I4(tmp_product__29_carry_0[0]),
        .I5(trunc_ln72_reg_633[2]),
        .O(tmp_product__1_carry_i_5_n_15));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__1_carry_i_6
       (.I0(tmp_product__29_carry_0[0]),
        .I1(trunc_ln72_reg_633[1]),
        .I2(tmp_product__29_carry_0[1]),
        .I3(trunc_ln72_reg_633[0]),
        .O(tmp_product__1_carry_i_6_n_15));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__1_carry_i_7
       (.I0(trunc_ln72_reg_633[0]),
        .I1(tmp_product__29_carry_0[0]),
        .O(tmp_product__1_carry_i_7_n_15));
  CARRY4 tmp_product__29_carry
       (.CI(1'b0),
        .CO({NLW_tmp_product__29_carry_CO_UNCONNECTED[3],tmp_product__29_carry_n_16,tmp_product__29_carry_n_17,tmp_product__29_carry_n_18}),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_product__29_carry_i_1_n_15,tmp_product__29_carry_i_2_n_15,tmp_product__29_carry_i_3_n_15}),
        .O({tmp_product__29_carry_n_19,tmp_product__29_carry_n_20,tmp_product__29_carry_n_21,tmp_product__29_carry_n_22}),
        .S({tmp_product__29_carry_i_4_n_15,tmp_product__29_carry_i_5_n_15,tmp_product__29_carry_i_6_n_15,tmp_product__29_carry_i_7_n_15}));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__29_carry_i_1
       (.I0(tmp_product__1_carry__0_n_17),
        .I1(tmp_product__17_carry_n_20),
        .O(tmp_product__29_carry_i_1_n_15));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__29_carry_i_2
       (.I0(tmp_product__1_carry__0_n_22),
        .I1(tmp_product__17_carry_n_21),
        .O(tmp_product__29_carry_i_2_n_15));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__29_carry_i_3
       (.I0(tmp_product__1_carry_n_19),
        .I1(tmp_product__17_carry_n_22),
        .O(tmp_product__29_carry_i_3_n_15));
  LUT6 #(
    .INIT(64'h603F9F3F9FC060C0)) 
    tmp_product__29_carry_i_4
       (.I0(tmp_product__17_carry_n_19),
        .I1(tmp_product__29_carry_0[7]),
        .I2(trunc_ln72_reg_633[0]),
        .I3(tmp_product__29_carry_0[6]),
        .I4(trunc_ln72_reg_633[1]),
        .I5(tmp_product__17_carry__0_n_22),
        .O(tmp_product__29_carry_i_4_n_15));
  LUT5 #(
    .INIT(32'h87777888)) 
    tmp_product__29_carry_i_5
       (.I0(tmp_product__1_carry__0_n_17),
        .I1(tmp_product__17_carry_n_20),
        .I2(trunc_ln72_reg_633[0]),
        .I3(tmp_product__29_carry_0[6]),
        .I4(tmp_product__17_carry_n_19),
        .O(tmp_product__29_carry_i_5_n_15));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_product__29_carry_i_6
       (.I0(tmp_product__1_carry__0_n_22),
        .I1(tmp_product__17_carry_n_21),
        .I2(tmp_product__17_carry_n_20),
        .I3(tmp_product__1_carry__0_n_17),
        .O(tmp_product__29_carry_i_6_n_15));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_product__29_carry_i_7
       (.I0(tmp_product__1_carry_n_19),
        .I1(tmp_product__17_carry_n_22),
        .I2(tmp_product__17_carry_n_21),
        .I3(tmp_product__1_carry__0_n_22),
        .O(tmp_product__29_carry_i_7_n_15));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_100
       (.CI(1'b0),
        .CO({tmp_product_i_100_n_15,tmp_product_i_100_n_16,tmp_product_i_100_n_17,tmp_product_i_100_n_18}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_product_i_109_n_15,1'b0}),
        .O({sub_ln70_fu_444_p2[9:7],NLW_tmp_product_i_100_O_UNCONNECTED[0]}),
        .S({tmp_product_i_110_n_15,tmp_product_i_111_n_15,tmp_product_i_55_0[0],1'b0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_101
       (.I0(tmp_product_i_55_0[6]),
        .I1(tmp_product_i_55_0[10]),
        .O(tmp_product_i_101_n_15));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_102
       (.I0(tmp_product_i_55_0[5]),
        .I1(tmp_product_i_55_0[9]),
        .O(tmp_product_i_102_n_15));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_103
       (.I0(tmp_product_i_55_0[4]),
        .I1(tmp_product_i_55_0[8]),
        .O(tmp_product_i_103_n_15));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_104
       (.I0(tmp_product_i_55_0[3]),
        .I1(tmp_product_i_55_0[7]),
        .O(tmp_product_i_104_n_15));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_105
       (.I0(tmp_product_i_55_0[2]),
        .I1(tmp_product_i_55_0[6]),
        .O(tmp_product_i_105_n_15));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_106
       (.I0(tmp_product_i_55_0[1]),
        .I1(tmp_product_i_55_0[5]),
        .O(tmp_product_i_106_n_15));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_107
       (.I0(tmp_product_i_55_0[0]),
        .I1(tmp_product_i_55_0[4]),
        .O(tmp_product_i_107_n_15));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_108
       (.I0(tmp_product_i_55_0[3]),
        .O(tmp_product_i_108_n_15));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_109
       (.I0(tmp_product_i_55_0[0]),
        .O(tmp_product_i_109_n_15));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_10__2
       (.I0(tmp_product_i_37__0_n_15),
        .I1(add_reg_616[0]),
        .I2(tmp_product_i_38__0_n_15),
        .O(trunc_ln72_1_fu_456_p1[15]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_110
       (.I0(tmp_product_i_55_0[2]),
        .O(tmp_product_i_110_n_15));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_111
       (.I0(tmp_product_i_55_0[1]),
        .O(tmp_product_i_111_n_15));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_11__2
       (.I0(tmp_product_i_38__0_n_15),
        .I1(add_reg_616[0]),
        .I2(tmp_product_i_39__0_n_15),
        .O(trunc_ln72_1_fu_456_p1[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_12__2
       (.I0(tmp_product_i_39__0_n_15),
        .I1(add_reg_616[0]),
        .I2(tmp_product_i_40__0_n_15),
        .O(trunc_ln72_1_fu_456_p1[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_13__2
       (.I0(tmp_product_i_40__0_n_15),
        .I1(add_reg_616[0]),
        .I2(tmp_product_i_41__0_n_15),
        .O(trunc_ln72_1_fu_456_p1[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_14__2
       (.I0(tmp_product_i_41__0_n_15),
        .I1(add_reg_616[0]),
        .I2(tmp_product_i_42__0_n_15),
        .O(trunc_ln72_1_fu_456_p1[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_15__2
       (.I0(tmp_product_i_42__0_n_15),
        .I1(add_reg_616[0]),
        .I2(tmp_product_i_43__0_n_15),
        .O(trunc_ln72_1_fu_456_p1[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_16__2
       (.I0(tmp_product_i_43__0_n_15),
        .I1(add_reg_616[0]),
        .I2(tmp_product_i_44__0_n_15),
        .O(trunc_ln72_1_fu_456_p1[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_17__2
       (.I0(tmp_product_i_44__0_n_15),
        .I1(add_reg_616[0]),
        .I2(tmp_product_i_45__0_n_15),
        .O(trunc_ln72_1_fu_456_p1[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_18__2
       (.I0(tmp_product_i_45__0_n_15),
        .I1(add_reg_616[0]),
        .I2(tmp_product_i_46__0_n_15),
        .O(\add_reg_616_reg[0] [7]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_19__2
       (.I0(tmp_product_i_46__0_n_15),
        .I1(add_reg_616[0]),
        .I2(tmp_product_i_47_n_15),
        .O(\add_reg_616_reg[0] [6]));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    tmp_product_i_1__3
       (.I0(tmp_product_i_26__2_n_15),
        .I1(add_reg_616[1]),
        .I2(tmp_product_i_27__2_n_15),
        .I3(tmp_product_i_28__2_n_15),
        .I4(tmp_product_i_29__2_n_15),
        .I5(add_reg_616[0]),
        .O(trunc_ln72_1_fu_456_p1[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_20__2
       (.I0(tmp_product_i_47_n_15),
        .I1(add_reg_616[0]),
        .I2(tmp_product_i_48_n_15),
        .O(\add_reg_616_reg[0] [5]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_21__2
       (.I0(tmp_product_i_48_n_15),
        .I1(add_reg_616[0]),
        .I2(tmp_product_i_49_n_15),
        .O(\add_reg_616_reg[0] [4]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_22__2
       (.I0(tmp_product_i_49_n_15),
        .I1(add_reg_616[0]),
        .I2(tmp_product_i_50_n_15),
        .O(\add_reg_616_reg[0] [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_23__2
       (.I0(tmp_product_i_50_n_15),
        .I1(add_reg_616[0]),
        .I2(tmp_product_i_51_n_15),
        .O(\add_reg_616_reg[0] [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_24__2
       (.I0(tmp_product_i_51_n_15),
        .I1(add_reg_616[0]),
        .I2(tmp_product_i_52_n_15),
        .O(\add_reg_616_reg[0] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_25__2
       (.I0(tmp_product_i_52_n_15),
        .I1(add_reg_616[0]),
        .I2(tmp_product_i_53_n_15),
        .I3(add_reg_616[1]),
        .I4(tmp_product_i_54_n_15),
        .O(\add_reg_616_reg[0] [0]));
  LUT5 #(
    .INIT(32'h00000B08)) 
    tmp_product_i_26__2
       (.I0(sub_ln70_fu_444_p2[30]),
        .I1(select_ln56_reg_584[0]),
        .I2(select_ln56_reg_584[2]),
        .I3(sub_ln70_fu_444_p2[26]),
        .I4(select_ln56_reg_584[1]),
        .O(tmp_product_i_26__2_n_15));
  LUT5 #(
    .INIT(32'h00000B08)) 
    tmp_product_i_27__2
       (.I0(sub_ln70_fu_444_p2[28]),
        .I1(select_ln56_reg_584[0]),
        .I2(select_ln56_reg_584[2]),
        .I3(sub_ln70_fu_444_p2[24]),
        .I4(select_ln56_reg_584[1]),
        .O(tmp_product_i_27__2_n_15));
  LUT5 #(
    .INIT(32'h00000B08)) 
    tmp_product_i_28__2
       (.I0(sub_ln70_fu_444_p2[31]),
        .I1(select_ln56_reg_584[0]),
        .I2(select_ln56_reg_584[2]),
        .I3(sub_ln70_fu_444_p2[27]),
        .I4(select_ln56_reg_584[1]),
        .O(tmp_product_i_28__2_n_15));
  LUT5 #(
    .INIT(32'h00000B08)) 
    tmp_product_i_29__2
       (.I0(sub_ln70_fu_444_p2[29]),
        .I1(select_ln56_reg_584[0]),
        .I2(select_ln56_reg_584[2]),
        .I3(sub_ln70_fu_444_p2[25]),
        .I4(select_ln56_reg_584[1]),
        .O(tmp_product_i_29__2_n_15));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    tmp_product_i_2__3
       (.I0(tmp_product_i_26__2_n_15),
        .I1(add_reg_616[1]),
        .I2(tmp_product_i_27__2_n_15),
        .I3(tmp_product_i_29__2_n_15),
        .I4(tmp_product_i_30__2_n_15),
        .I5(add_reg_616[0]),
        .O(trunc_ln72_1_fu_456_p1[23]));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    tmp_product_i_30__2
       (.I0(sub_ln70_fu_444_p2[27]),
        .I1(select_ln56_reg_584[0]),
        .I2(sub_ln70_fu_444_p2[31]),
        .I3(select_ln56_reg_584[1]),
        .I4(sub_ln70_fu_444_p2[23]),
        .I5(select_ln56_reg_584[2]),
        .O(tmp_product_i_30__2_n_15));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    tmp_product_i_31__2
       (.I0(sub_ln70_fu_444_p2[26]),
        .I1(select_ln56_reg_584[0]),
        .I2(sub_ln70_fu_444_p2[30]),
        .I3(select_ln56_reg_584[1]),
        .I4(sub_ln70_fu_444_p2[22]),
        .I5(select_ln56_reg_584[2]),
        .O(tmp_product_i_31__2_n_15));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    tmp_product_i_32__2
       (.I0(sub_ln70_fu_444_p2[25]),
        .I1(select_ln56_reg_584[0]),
        .I2(sub_ln70_fu_444_p2[29]),
        .I3(select_ln56_reg_584[1]),
        .I4(sub_ln70_fu_444_p2[21]),
        .I5(select_ln56_reg_584[2]),
        .O(tmp_product_i_32__2_n_15));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    tmp_product_i_33__1
       (.I0(sub_ln70_fu_444_p2[24]),
        .I1(select_ln56_reg_584[0]),
        .I2(sub_ln70_fu_444_p2[28]),
        .I3(select_ln56_reg_584[1]),
        .I4(sub_ln70_fu_444_p2[20]),
        .I5(select_ln56_reg_584[2]),
        .O(tmp_product_i_33__1_n_15));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_34__1
       (.I0(tmp_product_i_32__2_n_15),
        .I1(add_reg_616[1]),
        .I2(tmp_product_i_59_n_15),
        .I3(select_ln56_reg_584[0]),
        .I4(tmp_product_i_60_n_15),
        .O(tmp_product_i_34__1_n_15));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_35__1
       (.I0(tmp_product_i_33__1_n_15),
        .I1(add_reg_616[1]),
        .I2(tmp_product_i_61_n_15),
        .I3(select_ln56_reg_584[0]),
        .I4(tmp_product_i_62_n_15),
        .O(tmp_product_i_35__1_n_15));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    tmp_product_i_36__0
       (.I0(tmp_product_i_59_n_15),
        .I1(tmp_product_i_60_n_15),
        .I2(add_reg_616[1]),
        .I3(tmp_product_i_63_n_15),
        .I4(select_ln56_reg_584[0]),
        .I5(tmp_product_i_64_n_15),
        .O(tmp_product_i_36__0_n_15));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    tmp_product_i_37__0
       (.I0(tmp_product_i_61_n_15),
        .I1(tmp_product_i_62_n_15),
        .I2(add_reg_616[1]),
        .I3(tmp_product_i_65_n_15),
        .I4(select_ln56_reg_584[0]),
        .I5(tmp_product_i_66_n_15),
        .O(tmp_product_i_37__0_n_15));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    tmp_product_i_38__0
       (.I0(tmp_product_i_63_n_15),
        .I1(tmp_product_i_64_n_15),
        .I2(add_reg_616[1]),
        .I3(tmp_product_i_60_n_15),
        .I4(select_ln56_reg_584[0]),
        .I5(tmp_product_i_67_n_15),
        .O(tmp_product_i_38__0_n_15));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    tmp_product_i_39__0
       (.I0(tmp_product_i_65_n_15),
        .I1(tmp_product_i_66_n_15),
        .I2(add_reg_616[1]),
        .I3(tmp_product_i_62_n_15),
        .I4(select_ln56_reg_584[0]),
        .I5(tmp_product_i_68_n_15),
        .O(tmp_product_i_39__0_n_15));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    tmp_product_i_3__3
       (.I0(tmp_product_i_29__2_n_15),
        .I1(tmp_product_i_30__2_n_15),
        .I2(add_reg_616[0]),
        .I3(tmp_product_i_27__2_n_15),
        .I4(add_reg_616[1]),
        .I5(tmp_product_i_31__2_n_15),
        .O(trunc_ln72_1_fu_456_p1[22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    tmp_product_i_40__0
       (.I0(tmp_product_i_60_n_15),
        .I1(tmp_product_i_67_n_15),
        .I2(add_reg_616[1]),
        .I3(tmp_product_i_64_n_15),
        .I4(select_ln56_reg_584[0]),
        .I5(tmp_product_i_69_n_15),
        .O(tmp_product_i_40__0_n_15));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    tmp_product_i_41__0
       (.I0(tmp_product_i_62_n_15),
        .I1(tmp_product_i_68_n_15),
        .I2(add_reg_616[1]),
        .I3(tmp_product_i_66_n_15),
        .I4(select_ln56_reg_584[0]),
        .I5(tmp_product_i_70_n_15),
        .O(tmp_product_i_41__0_n_15));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    tmp_product_i_42__0
       (.I0(tmp_product_i_64_n_15),
        .I1(tmp_product_i_69_n_15),
        .I2(add_reg_616[1]),
        .I3(tmp_product_i_67_n_15),
        .I4(select_ln56_reg_584[0]),
        .I5(tmp_product_i_71_n_15),
        .O(tmp_product_i_42__0_n_15));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    tmp_product_i_43__0
       (.I0(tmp_product_i_66_n_15),
        .I1(tmp_product_i_70_n_15),
        .I2(add_reg_616[1]),
        .I3(tmp_product_i_68_n_15),
        .I4(select_ln56_reg_584[0]),
        .I5(tmp_product_i_72_n_15),
        .O(tmp_product_i_43__0_n_15));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    tmp_product_i_44__0
       (.I0(tmp_product_i_67_n_15),
        .I1(tmp_product_i_71_n_15),
        .I2(add_reg_616[1]),
        .I3(tmp_product_i_69_n_15),
        .I4(select_ln56_reg_584[0]),
        .I5(tmp_product_i_73_n_15),
        .O(tmp_product_i_44__0_n_15));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    tmp_product_i_45__0
       (.I0(tmp_product_i_68_n_15),
        .I1(tmp_product_i_72_n_15),
        .I2(add_reg_616[1]),
        .I3(tmp_product_i_70_n_15),
        .I4(select_ln56_reg_584[0]),
        .I5(tmp_product_i_74_n_15),
        .O(tmp_product_i_45__0_n_15));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    tmp_product_i_46__0
       (.I0(tmp_product_i_69_n_15),
        .I1(tmp_product_i_73_n_15),
        .I2(add_reg_616[1]),
        .I3(tmp_product_i_71_n_15),
        .I4(select_ln56_reg_584[0]),
        .I5(tmp_product_i_75_n_15),
        .O(tmp_product_i_46__0_n_15));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    tmp_product_i_47
       (.I0(tmp_product_i_70_n_15),
        .I1(tmp_product_i_74_n_15),
        .I2(add_reg_616[1]),
        .I3(tmp_product_i_72_n_15),
        .I4(select_ln56_reg_584[0]),
        .I5(tmp_product_i_76_n_15),
        .O(tmp_product_i_47_n_15));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    tmp_product_i_48
       (.I0(tmp_product_i_71_n_15),
        .I1(tmp_product_i_75_n_15),
        .I2(add_reg_616[1]),
        .I3(tmp_product_i_73_n_15),
        .I4(select_ln56_reg_584[0]),
        .I5(tmp_product_i_77_n_15),
        .O(tmp_product_i_48_n_15));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    tmp_product_i_49
       (.I0(tmp_product_i_72_n_15),
        .I1(tmp_product_i_76_n_15),
        .I2(add_reg_616[1]),
        .I3(tmp_product_i_74_n_15),
        .I4(select_ln56_reg_584[0]),
        .I5(tmp_product_i_78_n_15),
        .O(tmp_product_i_49_n_15));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    tmp_product_i_4__3
       (.I0(tmp_product_i_27__2_n_15),
        .I1(tmp_product_i_31__2_n_15),
        .I2(add_reg_616[0]),
        .I3(tmp_product_i_30__2_n_15),
        .I4(add_reg_616[1]),
        .I5(tmp_product_i_32__2_n_15),
        .O(trunc_ln72_1_fu_456_p1[21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    tmp_product_i_50
       (.I0(tmp_product_i_73_n_15),
        .I1(tmp_product_i_77_n_15),
        .I2(add_reg_616[1]),
        .I3(tmp_product_i_75_n_15),
        .I4(select_ln56_reg_584[0]),
        .I5(tmp_product_i_79_n_15),
        .O(tmp_product_i_50_n_15));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    tmp_product_i_51
       (.I0(tmp_product_i_74_n_15),
        .I1(tmp_product_i_78_n_15),
        .I2(add_reg_616[1]),
        .I3(tmp_product_i_76_n_15),
        .I4(select_ln56_reg_584[0]),
        .I5(tmp_product_i_80_n_15),
        .O(tmp_product_i_51_n_15));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    tmp_product_i_52
       (.I0(tmp_product_i_75_n_15),
        .I1(tmp_product_i_79_n_15),
        .I2(add_reg_616[1]),
        .I3(tmp_product_i_77_n_15),
        .I4(select_ln56_reg_584[0]),
        .I5(tmp_product_i_81_n_15),
        .O(tmp_product_i_52_n_15));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    tmp_product_i_53
       (.I0(tmp_product_i_76_n_15),
        .I1(select_ln56_reg_584[0]),
        .I2(tmp_product_i_82_n_15),
        .I3(select_ln56_reg_584[1]),
        .I4(select_ln56_reg_584[2]),
        .I5(sub_ln70_fu_444_p2[18]),
        .O(tmp_product_i_53_n_15));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    tmp_product_i_54
       (.I0(tmp_product_i_78_n_15),
        .I1(select_ln56_reg_584[0]),
        .I2(tmp_product_i_83_n_15),
        .I3(select_ln56_reg_584[1]),
        .I4(select_ln56_reg_584[2]),
        .I5(sub_ln70_fu_444_p2[16]),
        .O(tmp_product_i_54_n_15));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_55
       (.CI(tmp_product_i_56_n_15),
        .CO({NLW_tmp_product_i_55_CO_UNCONNECTED[3:1],tmp_product_i_55_n_18}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_product_i_55_0[19]}),
        .O({NLW_tmp_product_i_55_O_UNCONNECTED[3:2],sub_ln70_fu_444_p2[31:30]}),
        .S({1'b0,1'b0,tmp_product_i_85_n_15,tmp_product_i_86_n_15}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_56
       (.CI(tmp_product_i_57_n_15),
        .CO({tmp_product_i_56_n_15,tmp_product_i_56_n_16,tmp_product_i_56_n_17,tmp_product_i_56_n_18}),
        .CYINIT(1'b0),
        .DI(tmp_product_i_55_0[18:15]),
        .O(sub_ln70_fu_444_p2[29:26]),
        .S({tmp_product_i_87_n_15,tmp_product_i_88_n_15,tmp_product_i_89_n_15,tmp_product_i_90_n_15}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_57
       (.CI(tmp_product_i_58_n_15),
        .CO({tmp_product_i_57_n_15,tmp_product_i_57_n_16,tmp_product_i_57_n_17,tmp_product_i_57_n_18}),
        .CYINIT(1'b0),
        .DI(tmp_product_i_55_0[14:11]),
        .O(sub_ln70_fu_444_p2[25:22]),
        .S({tmp_product_i_91_n_15,tmp_product_i_92_n_15,tmp_product_i_93_n_15,tmp_product_i_94_n_15}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_58
       (.CI(tmp_product_i_84_n_15),
        .CO({tmp_product_i_58_n_15,tmp_product_i_58_n_16,tmp_product_i_58_n_17,tmp_product_i_58_n_18}),
        .CYINIT(1'b0),
        .DI(tmp_product_i_55_0[10:7]),
        .O(sub_ln70_fu_444_p2[21:18]),
        .S({tmp_product_i_95_n_15,tmp_product_i_96_n_15,tmp_product_i_97_n_15,tmp_product_i_98_n_15}));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    tmp_product_i_59
       (.I0(sub_ln70_fu_444_p2[31]),
        .I1(select_ln56_reg_584[1]),
        .I2(sub_ln70_fu_444_p2[23]),
        .I3(select_ln56_reg_584[2]),
        .O(tmp_product_i_59_n_15));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    tmp_product_i_5__3
       (.I0(tmp_product_i_30__2_n_15),
        .I1(tmp_product_i_32__2_n_15),
        .I2(add_reg_616[0]),
        .I3(tmp_product_i_31__2_n_15),
        .I4(add_reg_616[1]),
        .I5(tmp_product_i_33__1_n_15),
        .O(trunc_ln72_1_fu_456_p1[20]));
  LUT4 #(
    .INIT(16'h00B8)) 
    tmp_product_i_60
       (.I0(sub_ln70_fu_444_p2[27]),
        .I1(select_ln56_reg_584[1]),
        .I2(sub_ln70_fu_444_p2[19]),
        .I3(select_ln56_reg_584[2]),
        .O(tmp_product_i_60_n_15));
  LUT4 #(
    .INIT(16'h00B8)) 
    tmp_product_i_61
       (.I0(sub_ln70_fu_444_p2[30]),
        .I1(select_ln56_reg_584[1]),
        .I2(sub_ln70_fu_444_p2[22]),
        .I3(select_ln56_reg_584[2]),
        .O(tmp_product_i_61_n_15));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    tmp_product_i_62
       (.I0(sub_ln70_fu_444_p2[26]),
        .I1(select_ln56_reg_584[1]),
        .I2(sub_ln70_fu_444_p2[18]),
        .I3(select_ln56_reg_584[2]),
        .O(tmp_product_i_62_n_15));
  LUT4 #(
    .INIT(16'h00B8)) 
    tmp_product_i_63
       (.I0(sub_ln70_fu_444_p2[29]),
        .I1(select_ln56_reg_584[1]),
        .I2(sub_ln70_fu_444_p2[21]),
        .I3(select_ln56_reg_584[2]),
        .O(tmp_product_i_63_n_15));
  LUT4 #(
    .INIT(16'h00B8)) 
    tmp_product_i_64
       (.I0(sub_ln70_fu_444_p2[25]),
        .I1(select_ln56_reg_584[1]),
        .I2(sub_ln70_fu_444_p2[17]),
        .I3(select_ln56_reg_584[2]),
        .O(tmp_product_i_64_n_15));
  LUT4 #(
    .INIT(16'h00B8)) 
    tmp_product_i_65
       (.I0(sub_ln70_fu_444_p2[28]),
        .I1(select_ln56_reg_584[1]),
        .I2(sub_ln70_fu_444_p2[20]),
        .I3(select_ln56_reg_584[2]),
        .O(tmp_product_i_65_n_15));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    tmp_product_i_66
       (.I0(sub_ln70_fu_444_p2[24]),
        .I1(select_ln56_reg_584[1]),
        .I2(sub_ln70_fu_444_p2[16]),
        .I3(select_ln56_reg_584[2]),
        .O(tmp_product_i_66_n_15));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    tmp_product_i_67
       (.I0(sub_ln70_fu_444_p2[23]),
        .I1(select_ln56_reg_584[1]),
        .I2(sub_ln70_fu_444_p2[31]),
        .I3(select_ln56_reg_584[2]),
        .I4(sub_ln70_fu_444_p2[15]),
        .O(tmp_product_i_67_n_15));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    tmp_product_i_68
       (.I0(sub_ln70_fu_444_p2[22]),
        .I1(select_ln56_reg_584[1]),
        .I2(sub_ln70_fu_444_p2[30]),
        .I3(select_ln56_reg_584[2]),
        .I4(sub_ln70_fu_444_p2[14]),
        .O(tmp_product_i_68_n_15));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    tmp_product_i_69
       (.I0(sub_ln70_fu_444_p2[21]),
        .I1(select_ln56_reg_584[1]),
        .I2(sub_ln70_fu_444_p2[29]),
        .I3(select_ln56_reg_584[2]),
        .I4(sub_ln70_fu_444_p2[13]),
        .O(tmp_product_i_69_n_15));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    tmp_product_i_6__3
       (.I0(tmp_product_i_31__2_n_15),
        .I1(add_reg_616[1]),
        .I2(tmp_product_i_33__1_n_15),
        .I3(add_reg_616[0]),
        .I4(tmp_product_i_34__1_n_15),
        .O(trunc_ln72_1_fu_456_p1[19]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    tmp_product_i_70
       (.I0(sub_ln70_fu_444_p2[20]),
        .I1(select_ln56_reg_584[1]),
        .I2(sub_ln70_fu_444_p2[28]),
        .I3(select_ln56_reg_584[2]),
        .I4(sub_ln70_fu_444_p2[12]),
        .O(tmp_product_i_70_n_15));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    tmp_product_i_71
       (.I0(sub_ln70_fu_444_p2[19]),
        .I1(select_ln56_reg_584[1]),
        .I2(sub_ln70_fu_444_p2[27]),
        .I3(select_ln56_reg_584[2]),
        .I4(sub_ln70_fu_444_p2[11]),
        .O(tmp_product_i_71_n_15));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    tmp_product_i_72
       (.I0(sub_ln70_fu_444_p2[18]),
        .I1(select_ln56_reg_584[1]),
        .I2(sub_ln70_fu_444_p2[26]),
        .I3(select_ln56_reg_584[2]),
        .I4(sub_ln70_fu_444_p2[10]),
        .O(tmp_product_i_72_n_15));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    tmp_product_i_73
       (.I0(sub_ln70_fu_444_p2[17]),
        .I1(select_ln56_reg_584[1]),
        .I2(sub_ln70_fu_444_p2[25]),
        .I3(select_ln56_reg_584[2]),
        .I4(sub_ln70_fu_444_p2[9]),
        .O(tmp_product_i_73_n_15));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    tmp_product_i_74
       (.I0(sub_ln70_fu_444_p2[16]),
        .I1(select_ln56_reg_584[1]),
        .I2(sub_ln70_fu_444_p2[24]),
        .I3(select_ln56_reg_584[2]),
        .I4(sub_ln70_fu_444_p2[8]),
        .O(tmp_product_i_74_n_15));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    tmp_product_i_75
       (.I0(sub_ln70_fu_444_p2[31]),
        .I1(sub_ln70_fu_444_p2[15]),
        .I2(select_ln56_reg_584[1]),
        .I3(sub_ln70_fu_444_p2[23]),
        .I4(select_ln56_reg_584[2]),
        .I5(sub_ln70_fu_444_p2[7]),
        .O(tmp_product_i_75_n_15));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    tmp_product_i_76
       (.I0(sub_ln70_fu_444_p2[30]),
        .I1(sub_ln70_fu_444_p2[14]),
        .I2(select_ln56_reg_584[1]),
        .I3(select_ln56_reg_584[2]),
        .I4(sub_ln70_fu_444_p2[22]),
        .O(tmp_product_i_76_n_15));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    tmp_product_i_77
       (.I0(sub_ln70_fu_444_p2[29]),
        .I1(sub_ln70_fu_444_p2[13]),
        .I2(select_ln56_reg_584[1]),
        .I3(select_ln56_reg_584[2]),
        .I4(sub_ln70_fu_444_p2[21]),
        .O(tmp_product_i_77_n_15));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    tmp_product_i_78
       (.I0(sub_ln70_fu_444_p2[28]),
        .I1(sub_ln70_fu_444_p2[12]),
        .I2(select_ln56_reg_584[1]),
        .I3(select_ln56_reg_584[2]),
        .I4(sub_ln70_fu_444_p2[20]),
        .O(tmp_product_i_78_n_15));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    tmp_product_i_79
       (.I0(sub_ln70_fu_444_p2[27]),
        .I1(sub_ln70_fu_444_p2[11]),
        .I2(select_ln56_reg_584[1]),
        .I3(select_ln56_reg_584[2]),
        .I4(sub_ln70_fu_444_p2[19]),
        .O(tmp_product_i_79_n_15));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_7__3
       (.I0(tmp_product_i_34__1_n_15),
        .I1(add_reg_616[0]),
        .I2(tmp_product_i_35__1_n_15),
        .O(trunc_ln72_1_fu_456_p1[18]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    tmp_product_i_80
       (.I0(sub_ln70_fu_444_p2[26]),
        .I1(sub_ln70_fu_444_p2[10]),
        .I2(select_ln56_reg_584[1]),
        .I3(select_ln56_reg_584[2]),
        .I4(sub_ln70_fu_444_p2[18]),
        .O(tmp_product_i_80_n_15));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    tmp_product_i_81
       (.I0(sub_ln70_fu_444_p2[25]),
        .I1(sub_ln70_fu_444_p2[9]),
        .I2(select_ln56_reg_584[1]),
        .I3(select_ln56_reg_584[2]),
        .I4(sub_ln70_fu_444_p2[17]),
        .O(tmp_product_i_81_n_15));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_82
       (.I0(sub_ln70_fu_444_p2[26]),
        .I1(select_ln56_reg_584[2]),
        .I2(sub_ln70_fu_444_p2[10]),
        .O(tmp_product_i_82_n_15));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_83
       (.I0(sub_ln70_fu_444_p2[24]),
        .I1(select_ln56_reg_584[2]),
        .I2(sub_ln70_fu_444_p2[8]),
        .O(tmp_product_i_83_n_15));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_84
       (.CI(tmp_product_i_99_n_15),
        .CO({tmp_product_i_84_n_15,tmp_product_i_84_n_16,tmp_product_i_84_n_17,tmp_product_i_84_n_18}),
        .CYINIT(1'b0),
        .DI(tmp_product_i_55_0[6:3]),
        .O(sub_ln70_fu_444_p2[17:14]),
        .S({tmp_product_i_101_n_15,tmp_product_i_102_n_15,tmp_product_i_103_n_15,tmp_product_i_104_n_15}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_85
       (.I0(tmp_product_i_55_0[20]),
        .I1(tmp_product_i_55_0[24]),
        .O(tmp_product_i_85_n_15));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_86
       (.I0(tmp_product_i_55_0[19]),
        .I1(tmp_product_i_55_0[23]),
        .O(tmp_product_i_86_n_15));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_87
       (.I0(tmp_product_i_55_0[18]),
        .I1(tmp_product_i_55_0[22]),
        .O(tmp_product_i_87_n_15));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_88
       (.I0(tmp_product_i_55_0[17]),
        .I1(tmp_product_i_55_0[21]),
        .O(tmp_product_i_88_n_15));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_89
       (.I0(tmp_product_i_55_0[16]),
        .I1(tmp_product_i_55_0[20]),
        .O(tmp_product_i_89_n_15));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_8__3
       (.I0(tmp_product_i_35__1_n_15),
        .I1(add_reg_616[0]),
        .I2(tmp_product_i_36__0_n_15),
        .O(trunc_ln72_1_fu_456_p1[17]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_90
       (.I0(tmp_product_i_55_0[15]),
        .I1(tmp_product_i_55_0[19]),
        .O(tmp_product_i_90_n_15));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_91
       (.I0(tmp_product_i_55_0[14]),
        .I1(tmp_product_i_55_0[18]),
        .O(tmp_product_i_91_n_15));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_92
       (.I0(tmp_product_i_55_0[13]),
        .I1(tmp_product_i_55_0[17]),
        .O(tmp_product_i_92_n_15));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_93
       (.I0(tmp_product_i_55_0[12]),
        .I1(tmp_product_i_55_0[16]),
        .O(tmp_product_i_93_n_15));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_94
       (.I0(tmp_product_i_55_0[11]),
        .I1(tmp_product_i_55_0[15]),
        .O(tmp_product_i_94_n_15));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_95
       (.I0(tmp_product_i_55_0[10]),
        .I1(tmp_product_i_55_0[14]),
        .O(tmp_product_i_95_n_15));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_96
       (.I0(tmp_product_i_55_0[9]),
        .I1(tmp_product_i_55_0[13]),
        .O(tmp_product_i_96_n_15));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_97
       (.I0(tmp_product_i_55_0[8]),
        .I1(tmp_product_i_55_0[12]),
        .O(tmp_product_i_97_n_15));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_98
       (.I0(tmp_product_i_55_0[7]),
        .I1(tmp_product_i_55_0[11]),
        .O(tmp_product_i_98_n_15));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_99
       (.CI(tmp_product_i_100_n_15),
        .CO({tmp_product_i_99_n_15,tmp_product_i_99_n_16,tmp_product_i_99_n_17,tmp_product_i_99_n_18}),
        .CYINIT(1'b0),
        .DI({tmp_product_i_55_0[2:0],1'b0}),
        .O(sub_ln70_fu_444_p2[13:10]),
        .S({tmp_product_i_105_n_15,tmp_product_i_106_n_15,tmp_product_i_107_n_15,tmp_product_i_108_n_15}));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_9__2
       (.I0(tmp_product_i_36__0_n_15),
        .I1(add_reg_616[0]),
        .I2(tmp_product_i_37__0_n_15),
        .O(trunc_ln72_1_fu_456_p1[16]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_product_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\tmp_product_inferred__0/i__carry_n_15 ,\tmp_product_inferred__0/i__carry_n_16 ,\tmp_product_inferred__0/i__carry_n_17 ,\tmp_product_inferred__0/i__carry_n_18 }),
        .CYINIT(1'b0),
        .DI({tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103}),
        .O(D[20:17]),
        .S({i__carry_i_1_n_15,i__carry_i_2_n_15,i__carry_i_3_n_15,i__carry_i_4_n_15}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_product_inferred__0/i__carry__0 
       (.CI(\tmp_product_inferred__0/i__carry_n_15 ),
        .CO({\NLW_tmp_product_inferred__0/i__carry__0_CO_UNCONNECTED [3],\tmp_product_inferred__0/i__carry__0_n_16 ,\tmp_product_inferred__0/i__carry__0_n_17 ,\tmp_product_inferred__0/i__carry__0_n_18 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99}),
        .O(D[24:21]),
        .S({i__carry__0_i_1_n_15,i__carry__0_i_2_n_15,i__carry__0_i_3_n_15,i__carry__0_i_4_n_15}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_mul_32ns_32ns_64_2_1
   (buff0_reg__0_0,
    din0,
    din1,
    ap_clk);
  output [63:0]buff0_reg__0_0;
  input [31:0]din0;
  input [31:0]din1;
  input ap_clk;

  wire ap_clk;
  wire \buff0_reg[16]__0_n_15 ;
  wire [63:0]buff0_reg__0_0;
  wire buff0_reg__0_n_100;
  wire buff0_reg__0_n_101;
  wire buff0_reg__0_n_102;
  wire buff0_reg__0_n_103;
  wire buff0_reg__0_n_104;
  wire buff0_reg__0_n_105;
  wire buff0_reg__0_n_106;
  wire buff0_reg__0_n_107;
  wire buff0_reg__0_n_108;
  wire buff0_reg__0_n_109;
  wire buff0_reg__0_n_110;
  wire buff0_reg__0_n_111;
  wire buff0_reg__0_n_112;
  wire buff0_reg__0_n_113;
  wire buff0_reg__0_n_114;
  wire buff0_reg__0_n_115;
  wire buff0_reg__0_n_116;
  wire buff0_reg__0_n_117;
  wire buff0_reg__0_n_118;
  wire buff0_reg__0_n_119;
  wire buff0_reg__0_n_120;
  wire buff0_reg__0_n_73;
  wire buff0_reg__0_n_74;
  wire buff0_reg__0_n_75;
  wire buff0_reg__0_n_76;
  wire buff0_reg__0_n_77;
  wire buff0_reg__0_n_78;
  wire buff0_reg__0_n_79;
  wire buff0_reg__0_n_80;
  wire buff0_reg__0_n_81;
  wire buff0_reg__0_n_82;
  wire buff0_reg__0_n_83;
  wire buff0_reg__0_n_84;
  wire buff0_reg__0_n_85;
  wire buff0_reg__0_n_86;
  wire buff0_reg__0_n_87;
  wire buff0_reg__0_n_88;
  wire buff0_reg__0_n_89;
  wire buff0_reg__0_n_90;
  wire buff0_reg__0_n_91;
  wire buff0_reg__0_n_92;
  wire buff0_reg__0_n_93;
  wire buff0_reg__0_n_94;
  wire buff0_reg__0_n_95;
  wire buff0_reg__0_n_96;
  wire buff0_reg__0_n_97;
  wire buff0_reg__0_n_98;
  wire buff0_reg__0_n_99;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire \buff0_reg_n_15_[0] ;
  wire \buff0_reg_n_15_[10] ;
  wire \buff0_reg_n_15_[11] ;
  wire \buff0_reg_n_15_[12] ;
  wire \buff0_reg_n_15_[13] ;
  wire \buff0_reg_n_15_[14] ;
  wire \buff0_reg_n_15_[15] ;
  wire \buff0_reg_n_15_[16] ;
  wire \buff0_reg_n_15_[1] ;
  wire \buff0_reg_n_15_[2] ;
  wire \buff0_reg_n_15_[3] ;
  wire \buff0_reg_n_15_[4] ;
  wire \buff0_reg_n_15_[5] ;
  wire \buff0_reg_n_15_[6] ;
  wire \buff0_reg_n_15_[7] ;
  wire \buff0_reg_n_15_[8] ;
  wire \buff0_reg_n_15_[9] ;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire [31:0]din0;
  wire [31:0]din1;
  wire \mul_ln80_reg_340[19]_i_2_n_15 ;
  wire \mul_ln80_reg_340[19]_i_3_n_15 ;
  wire \mul_ln80_reg_340[19]_i_4_n_15 ;
  wire \mul_ln80_reg_340[23]_i_2_n_15 ;
  wire \mul_ln80_reg_340[23]_i_3_n_15 ;
  wire \mul_ln80_reg_340[23]_i_4_n_15 ;
  wire \mul_ln80_reg_340[23]_i_5_n_15 ;
  wire \mul_ln80_reg_340[27]_i_2_n_15 ;
  wire \mul_ln80_reg_340[27]_i_3_n_15 ;
  wire \mul_ln80_reg_340[27]_i_4_n_15 ;
  wire \mul_ln80_reg_340[27]_i_5_n_15 ;
  wire \mul_ln80_reg_340[31]_i_2_n_15 ;
  wire \mul_ln80_reg_340[31]_i_3_n_15 ;
  wire \mul_ln80_reg_340[31]_i_4_n_15 ;
  wire \mul_ln80_reg_340[31]_i_5_n_15 ;
  wire \mul_ln80_reg_340[35]_i_2_n_15 ;
  wire \mul_ln80_reg_340[35]_i_3_n_15 ;
  wire \mul_ln80_reg_340[35]_i_4_n_15 ;
  wire \mul_ln80_reg_340[35]_i_5_n_15 ;
  wire \mul_ln80_reg_340[39]_i_2_n_15 ;
  wire \mul_ln80_reg_340[39]_i_3_n_15 ;
  wire \mul_ln80_reg_340[39]_i_4_n_15 ;
  wire \mul_ln80_reg_340[39]_i_5_n_15 ;
  wire \mul_ln80_reg_340[43]_i_2_n_15 ;
  wire \mul_ln80_reg_340[43]_i_3_n_15 ;
  wire \mul_ln80_reg_340[43]_i_4_n_15 ;
  wire \mul_ln80_reg_340[43]_i_5_n_15 ;
  wire \mul_ln80_reg_340[47]_i_2_n_15 ;
  wire \mul_ln80_reg_340[47]_i_3_n_15 ;
  wire \mul_ln80_reg_340[47]_i_4_n_15 ;
  wire \mul_ln80_reg_340[47]_i_5_n_15 ;
  wire \mul_ln80_reg_340[51]_i_2_n_15 ;
  wire \mul_ln80_reg_340[51]_i_3_n_15 ;
  wire \mul_ln80_reg_340[51]_i_4_n_15 ;
  wire \mul_ln80_reg_340[51]_i_5_n_15 ;
  wire \mul_ln80_reg_340[55]_i_2_n_15 ;
  wire \mul_ln80_reg_340[55]_i_3_n_15 ;
  wire \mul_ln80_reg_340[55]_i_4_n_15 ;
  wire \mul_ln80_reg_340[55]_i_5_n_15 ;
  wire \mul_ln80_reg_340[59]_i_2_n_15 ;
  wire \mul_ln80_reg_340[59]_i_3_n_15 ;
  wire \mul_ln80_reg_340[59]_i_4_n_15 ;
  wire \mul_ln80_reg_340[59]_i_5_n_15 ;
  wire \mul_ln80_reg_340[63]_i_2_n_15 ;
  wire \mul_ln80_reg_340[63]_i_3_n_15 ;
  wire \mul_ln80_reg_340[63]_i_4_n_15 ;
  wire \mul_ln80_reg_340[63]_i_5_n_15 ;
  wire \mul_ln80_reg_340_reg[19]_i_1_n_15 ;
  wire \mul_ln80_reg_340_reg[19]_i_1_n_16 ;
  wire \mul_ln80_reg_340_reg[19]_i_1_n_17 ;
  wire \mul_ln80_reg_340_reg[19]_i_1_n_18 ;
  wire \mul_ln80_reg_340_reg[23]_i_1_n_15 ;
  wire \mul_ln80_reg_340_reg[23]_i_1_n_16 ;
  wire \mul_ln80_reg_340_reg[23]_i_1_n_17 ;
  wire \mul_ln80_reg_340_reg[23]_i_1_n_18 ;
  wire \mul_ln80_reg_340_reg[27]_i_1_n_15 ;
  wire \mul_ln80_reg_340_reg[27]_i_1_n_16 ;
  wire \mul_ln80_reg_340_reg[27]_i_1_n_17 ;
  wire \mul_ln80_reg_340_reg[27]_i_1_n_18 ;
  wire \mul_ln80_reg_340_reg[31]_i_1_n_15 ;
  wire \mul_ln80_reg_340_reg[31]_i_1_n_16 ;
  wire \mul_ln80_reg_340_reg[31]_i_1_n_17 ;
  wire \mul_ln80_reg_340_reg[31]_i_1_n_18 ;
  wire \mul_ln80_reg_340_reg[35]_i_1_n_15 ;
  wire \mul_ln80_reg_340_reg[35]_i_1_n_16 ;
  wire \mul_ln80_reg_340_reg[35]_i_1_n_17 ;
  wire \mul_ln80_reg_340_reg[35]_i_1_n_18 ;
  wire \mul_ln80_reg_340_reg[39]_i_1_n_15 ;
  wire \mul_ln80_reg_340_reg[39]_i_1_n_16 ;
  wire \mul_ln80_reg_340_reg[39]_i_1_n_17 ;
  wire \mul_ln80_reg_340_reg[39]_i_1_n_18 ;
  wire \mul_ln80_reg_340_reg[43]_i_1_n_15 ;
  wire \mul_ln80_reg_340_reg[43]_i_1_n_16 ;
  wire \mul_ln80_reg_340_reg[43]_i_1_n_17 ;
  wire \mul_ln80_reg_340_reg[43]_i_1_n_18 ;
  wire \mul_ln80_reg_340_reg[47]_i_1_n_15 ;
  wire \mul_ln80_reg_340_reg[47]_i_1_n_16 ;
  wire \mul_ln80_reg_340_reg[47]_i_1_n_17 ;
  wire \mul_ln80_reg_340_reg[47]_i_1_n_18 ;
  wire \mul_ln80_reg_340_reg[51]_i_1_n_15 ;
  wire \mul_ln80_reg_340_reg[51]_i_1_n_16 ;
  wire \mul_ln80_reg_340_reg[51]_i_1_n_17 ;
  wire \mul_ln80_reg_340_reg[51]_i_1_n_18 ;
  wire \mul_ln80_reg_340_reg[55]_i_1_n_15 ;
  wire \mul_ln80_reg_340_reg[55]_i_1_n_16 ;
  wire \mul_ln80_reg_340_reg[55]_i_1_n_17 ;
  wire \mul_ln80_reg_340_reg[55]_i_1_n_18 ;
  wire \mul_ln80_reg_340_reg[59]_i_1_n_15 ;
  wire \mul_ln80_reg_340_reg[59]_i_1_n_16 ;
  wire \mul_ln80_reg_340_reg[59]_i_1_n_17 ;
  wire \mul_ln80_reg_340_reg[59]_i_1_n_18 ;
  wire \mul_ln80_reg_340_reg[63]_i_1_n_16 ;
  wire \mul_ln80_reg_340_reg[63]_i_1_n_17 ;
  wire \mul_ln80_reg_340_reg[63]_i_1_n_18 ;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_154;
  wire tmp_product__0_n_155;
  wire tmp_product__0_n_156;
  wire tmp_product__0_n_157;
  wire tmp_product__0_n_158;
  wire tmp_product__0_n_159;
  wire tmp_product__0_n_160;
  wire tmp_product__0_n_161;
  wire tmp_product__0_n_162;
  wire tmp_product__0_n_163;
  wire tmp_product__0_n_164;
  wire tmp_product__0_n_165;
  wire tmp_product__0_n_166;
  wire tmp_product__0_n_167;
  wire tmp_product__0_n_168;
  wire tmp_product__0_n_39;
  wire tmp_product__0_n_40;
  wire tmp_product__0_n_41;
  wire tmp_product__0_n_42;
  wire tmp_product__0_n_43;
  wire tmp_product__0_n_44;
  wire tmp_product__0_n_45;
  wire tmp_product__0_n_46;
  wire tmp_product__0_n_47;
  wire tmp_product__0_n_48;
  wire tmp_product__0_n_49;
  wire tmp_product__0_n_50;
  wire tmp_product__0_n_51;
  wire tmp_product__0_n_52;
  wire tmp_product__0_n_53;
  wire tmp_product__0_n_54;
  wire tmp_product__0_n_55;
  wire tmp_product__0_n_56;
  wire tmp_product__0_n_57;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_154;
  wire tmp_product_n_155;
  wire tmp_product_n_156;
  wire tmp_product_n_157;
  wire tmp_product_n_158;
  wire tmp_product_n_159;
  wire tmp_product_n_160;
  wire tmp_product_n_161;
  wire tmp_product_n_162;
  wire tmp_product_n_163;
  wire tmp_product_n_164;
  wire tmp_product_n_165;
  wire tmp_product_n_166;
  wire tmp_product_n_167;
  wire tmp_product_n_168;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_PCOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg__0_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_mul_ln80_reg_340_reg[63]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din0[31:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,din1[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156,tmp_product_n_157,tmp_product_n_158,tmp_product_n_159,tmp_product_n_160,tmp_product_n_161,tmp_product_n_162,tmp_product_n_163,tmp_product_n_164,tmp_product_n_165,tmp_product_n_166,tmp_product_n_167,tmp_product_n_168}),
        .PCOUT(NLW_buff0_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_120),
        .Q(\buff0_reg_n_15_[0] ),
        .R(1'b0));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_120),
        .Q(buff0_reg__0_0[0]),
        .R(1'b0));
  FDRE \buff0_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_110),
        .Q(\buff0_reg_n_15_[10] ),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_110),
        .Q(buff0_reg__0_0[10]),
        .R(1'b0));
  FDRE \buff0_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_109),
        .Q(\buff0_reg_n_15_[11] ),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_109),
        .Q(buff0_reg__0_0[11]),
        .R(1'b0));
  FDRE \buff0_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_108),
        .Q(\buff0_reg_n_15_[12] ),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_108),
        .Q(buff0_reg__0_0[12]),
        .R(1'b0));
  FDRE \buff0_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_107),
        .Q(\buff0_reg_n_15_[13] ),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_107),
        .Q(buff0_reg__0_0[13]),
        .R(1'b0));
  FDRE \buff0_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_106),
        .Q(\buff0_reg_n_15_[14] ),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_106),
        .Q(buff0_reg__0_0[14]),
        .R(1'b0));
  FDRE \buff0_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_105),
        .Q(\buff0_reg_n_15_[15] ),
        .R(1'b0));
  FDRE \buff0_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(buff0_reg__0_0[15]),
        .R(1'b0));
  FDRE \buff0_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_104),
        .Q(\buff0_reg_n_15_[16] ),
        .R(1'b0));
  FDRE \buff0_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(\buff0_reg[16]__0_n_15 ),
        .R(1'b0));
  FDRE \buff0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_119),
        .Q(\buff0_reg_n_15_[1] ),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_119),
        .Q(buff0_reg__0_0[1]),
        .R(1'b0));
  FDRE \buff0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_118),
        .Q(\buff0_reg_n_15_[2] ),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_118),
        .Q(buff0_reg__0_0[2]),
        .R(1'b0));
  FDRE \buff0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_117),
        .Q(\buff0_reg_n_15_[3] ),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_117),
        .Q(buff0_reg__0_0[3]),
        .R(1'b0));
  FDRE \buff0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_116),
        .Q(\buff0_reg_n_15_[4] ),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_116),
        .Q(buff0_reg__0_0[4]),
        .R(1'b0));
  FDRE \buff0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_115),
        .Q(\buff0_reg_n_15_[5] ),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_115),
        .Q(buff0_reg__0_0[5]),
        .R(1'b0));
  FDRE \buff0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_114),
        .Q(\buff0_reg_n_15_[6] ),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_114),
        .Q(buff0_reg__0_0[6]),
        .R(1'b0));
  FDRE \buff0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_113),
        .Q(\buff0_reg_n_15_[7] ),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_113),
        .Q(buff0_reg__0_0[7]),
        .R(1'b0));
  FDRE \buff0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_112),
        .Q(\buff0_reg_n_15_[8] ),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_112),
        .Q(buff0_reg__0_0[8]),
        .R(1'b0));
  FDRE \buff0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_111),
        .Q(\buff0_reg_n_15_[9] ),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_111),
        .Q(buff0_reg__0_0[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53,tmp_product__0_n_54,tmp_product__0_n_55,tmp_product__0_n_56,tmp_product__0_n_57,tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68}),
        .ACOUT(NLW_buff0_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,din1[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff0_reg__0_n_73,buff0_reg__0_n_74,buff0_reg__0_n_75,buff0_reg__0_n_76,buff0_reg__0_n_77,buff0_reg__0_n_78,buff0_reg__0_n_79,buff0_reg__0_n_80,buff0_reg__0_n_81,buff0_reg__0_n_82,buff0_reg__0_n_83,buff0_reg__0_n_84,buff0_reg__0_n_85,buff0_reg__0_n_86,buff0_reg__0_n_87,buff0_reg__0_n_88,buff0_reg__0_n_89,buff0_reg__0_n_90,buff0_reg__0_n_91,buff0_reg__0_n_92,buff0_reg__0_n_93,buff0_reg__0_n_94,buff0_reg__0_n_95,buff0_reg__0_n_96,buff0_reg__0_n_97,buff0_reg__0_n_98,buff0_reg__0_n_99,buff0_reg__0_n_100,buff0_reg__0_n_101,buff0_reg__0_n_102,buff0_reg__0_n_103,buff0_reg__0_n_104,buff0_reg__0_n_105,buff0_reg__0_n_106,buff0_reg__0_n_107,buff0_reg__0_n_108,buff0_reg__0_n_109,buff0_reg__0_n_110,buff0_reg__0_n_111,buff0_reg__0_n_112,buff0_reg__0_n_113,buff0_reg__0_n_114,buff0_reg__0_n_115,buff0_reg__0_n_116,buff0_reg__0_n_117,buff0_reg__0_n_118,buff0_reg__0_n_119,buff0_reg__0_n_120}),
        .PATTERNBDETECT(NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155,tmp_product__0_n_156,tmp_product__0_n_157,tmp_product__0_n_158,tmp_product__0_n_159,tmp_product__0_n_160,tmp_product__0_n_161,tmp_product__0_n_162,tmp_product__0_n_163,tmp_product__0_n_164,tmp_product__0_n_165,tmp_product__0_n_166,tmp_product__0_n_167,tmp_product__0_n_168}),
        .PCOUT(NLW_buff0_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln80_reg_340[19]_i_2 
       (.I0(buff0_reg__0_n_118),
        .I1(\buff0_reg_n_15_[2] ),
        .O(\mul_ln80_reg_340[19]_i_2_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln80_reg_340[19]_i_3 
       (.I0(buff0_reg__0_n_119),
        .I1(\buff0_reg_n_15_[1] ),
        .O(\mul_ln80_reg_340[19]_i_3_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln80_reg_340[19]_i_4 
       (.I0(buff0_reg__0_n_120),
        .I1(\buff0_reg_n_15_[0] ),
        .O(\mul_ln80_reg_340[19]_i_4_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln80_reg_340[23]_i_2 
       (.I0(buff0_reg__0_n_114),
        .I1(\buff0_reg_n_15_[6] ),
        .O(\mul_ln80_reg_340[23]_i_2_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln80_reg_340[23]_i_3 
       (.I0(buff0_reg__0_n_115),
        .I1(\buff0_reg_n_15_[5] ),
        .O(\mul_ln80_reg_340[23]_i_3_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln80_reg_340[23]_i_4 
       (.I0(buff0_reg__0_n_116),
        .I1(\buff0_reg_n_15_[4] ),
        .O(\mul_ln80_reg_340[23]_i_4_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln80_reg_340[23]_i_5 
       (.I0(buff0_reg__0_n_117),
        .I1(\buff0_reg_n_15_[3] ),
        .O(\mul_ln80_reg_340[23]_i_5_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln80_reg_340[27]_i_2 
       (.I0(buff0_reg__0_n_110),
        .I1(\buff0_reg_n_15_[10] ),
        .O(\mul_ln80_reg_340[27]_i_2_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln80_reg_340[27]_i_3 
       (.I0(buff0_reg__0_n_111),
        .I1(\buff0_reg_n_15_[9] ),
        .O(\mul_ln80_reg_340[27]_i_3_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln80_reg_340[27]_i_4 
       (.I0(buff0_reg__0_n_112),
        .I1(\buff0_reg_n_15_[8] ),
        .O(\mul_ln80_reg_340[27]_i_4_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln80_reg_340[27]_i_5 
       (.I0(buff0_reg__0_n_113),
        .I1(\buff0_reg_n_15_[7] ),
        .O(\mul_ln80_reg_340[27]_i_5_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln80_reg_340[31]_i_2 
       (.I0(buff0_reg__0_n_106),
        .I1(\buff0_reg_n_15_[14] ),
        .O(\mul_ln80_reg_340[31]_i_2_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln80_reg_340[31]_i_3 
       (.I0(buff0_reg__0_n_107),
        .I1(\buff0_reg_n_15_[13] ),
        .O(\mul_ln80_reg_340[31]_i_3_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln80_reg_340[31]_i_4 
       (.I0(buff0_reg__0_n_108),
        .I1(\buff0_reg_n_15_[12] ),
        .O(\mul_ln80_reg_340[31]_i_4_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln80_reg_340[31]_i_5 
       (.I0(buff0_reg__0_n_109),
        .I1(\buff0_reg_n_15_[11] ),
        .O(\mul_ln80_reg_340[31]_i_5_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln80_reg_340[35]_i_2 
       (.I0(buff0_reg__0_n_102),
        .I1(buff0_reg_n_119),
        .O(\mul_ln80_reg_340[35]_i_2_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln80_reg_340[35]_i_3 
       (.I0(buff0_reg__0_n_103),
        .I1(buff0_reg_n_120),
        .O(\mul_ln80_reg_340[35]_i_3_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln80_reg_340[35]_i_4 
       (.I0(buff0_reg__0_n_104),
        .I1(\buff0_reg_n_15_[16] ),
        .O(\mul_ln80_reg_340[35]_i_4_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln80_reg_340[35]_i_5 
       (.I0(buff0_reg__0_n_105),
        .I1(\buff0_reg_n_15_[15] ),
        .O(\mul_ln80_reg_340[35]_i_5_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln80_reg_340[39]_i_2 
       (.I0(buff0_reg__0_n_98),
        .I1(buff0_reg_n_115),
        .O(\mul_ln80_reg_340[39]_i_2_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln80_reg_340[39]_i_3 
       (.I0(buff0_reg__0_n_99),
        .I1(buff0_reg_n_116),
        .O(\mul_ln80_reg_340[39]_i_3_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln80_reg_340[39]_i_4 
       (.I0(buff0_reg__0_n_100),
        .I1(buff0_reg_n_117),
        .O(\mul_ln80_reg_340[39]_i_4_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln80_reg_340[39]_i_5 
       (.I0(buff0_reg__0_n_101),
        .I1(buff0_reg_n_118),
        .O(\mul_ln80_reg_340[39]_i_5_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln80_reg_340[43]_i_2 
       (.I0(buff0_reg__0_n_94),
        .I1(buff0_reg_n_111),
        .O(\mul_ln80_reg_340[43]_i_2_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln80_reg_340[43]_i_3 
       (.I0(buff0_reg__0_n_95),
        .I1(buff0_reg_n_112),
        .O(\mul_ln80_reg_340[43]_i_3_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln80_reg_340[43]_i_4 
       (.I0(buff0_reg__0_n_96),
        .I1(buff0_reg_n_113),
        .O(\mul_ln80_reg_340[43]_i_4_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln80_reg_340[43]_i_5 
       (.I0(buff0_reg__0_n_97),
        .I1(buff0_reg_n_114),
        .O(\mul_ln80_reg_340[43]_i_5_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln80_reg_340[47]_i_2 
       (.I0(buff0_reg__0_n_90),
        .I1(buff0_reg_n_107),
        .O(\mul_ln80_reg_340[47]_i_2_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln80_reg_340[47]_i_3 
       (.I0(buff0_reg__0_n_91),
        .I1(buff0_reg_n_108),
        .O(\mul_ln80_reg_340[47]_i_3_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln80_reg_340[47]_i_4 
       (.I0(buff0_reg__0_n_92),
        .I1(buff0_reg_n_109),
        .O(\mul_ln80_reg_340[47]_i_4_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln80_reg_340[47]_i_5 
       (.I0(buff0_reg__0_n_93),
        .I1(buff0_reg_n_110),
        .O(\mul_ln80_reg_340[47]_i_5_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln80_reg_340[51]_i_2 
       (.I0(buff0_reg__0_n_86),
        .I1(buff0_reg_n_103),
        .O(\mul_ln80_reg_340[51]_i_2_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln80_reg_340[51]_i_3 
       (.I0(buff0_reg__0_n_87),
        .I1(buff0_reg_n_104),
        .O(\mul_ln80_reg_340[51]_i_3_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln80_reg_340[51]_i_4 
       (.I0(buff0_reg__0_n_88),
        .I1(buff0_reg_n_105),
        .O(\mul_ln80_reg_340[51]_i_4_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln80_reg_340[51]_i_5 
       (.I0(buff0_reg__0_n_89),
        .I1(buff0_reg_n_106),
        .O(\mul_ln80_reg_340[51]_i_5_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln80_reg_340[55]_i_2 
       (.I0(buff0_reg__0_n_82),
        .I1(buff0_reg_n_99),
        .O(\mul_ln80_reg_340[55]_i_2_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln80_reg_340[55]_i_3 
       (.I0(buff0_reg__0_n_83),
        .I1(buff0_reg_n_100),
        .O(\mul_ln80_reg_340[55]_i_3_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln80_reg_340[55]_i_4 
       (.I0(buff0_reg__0_n_84),
        .I1(buff0_reg_n_101),
        .O(\mul_ln80_reg_340[55]_i_4_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln80_reg_340[55]_i_5 
       (.I0(buff0_reg__0_n_85),
        .I1(buff0_reg_n_102),
        .O(\mul_ln80_reg_340[55]_i_5_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln80_reg_340[59]_i_2 
       (.I0(buff0_reg__0_n_78),
        .I1(buff0_reg_n_95),
        .O(\mul_ln80_reg_340[59]_i_2_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln80_reg_340[59]_i_3 
       (.I0(buff0_reg__0_n_79),
        .I1(buff0_reg_n_96),
        .O(\mul_ln80_reg_340[59]_i_3_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln80_reg_340[59]_i_4 
       (.I0(buff0_reg__0_n_80),
        .I1(buff0_reg_n_97),
        .O(\mul_ln80_reg_340[59]_i_4_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln80_reg_340[59]_i_5 
       (.I0(buff0_reg__0_n_81),
        .I1(buff0_reg_n_98),
        .O(\mul_ln80_reg_340[59]_i_5_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln80_reg_340[63]_i_2 
       (.I0(buff0_reg__0_n_74),
        .I1(buff0_reg_n_91),
        .O(\mul_ln80_reg_340[63]_i_2_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln80_reg_340[63]_i_3 
       (.I0(buff0_reg__0_n_75),
        .I1(buff0_reg_n_92),
        .O(\mul_ln80_reg_340[63]_i_3_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln80_reg_340[63]_i_4 
       (.I0(buff0_reg__0_n_76),
        .I1(buff0_reg_n_93),
        .O(\mul_ln80_reg_340[63]_i_4_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln80_reg_340[63]_i_5 
       (.I0(buff0_reg__0_n_77),
        .I1(buff0_reg_n_94),
        .O(\mul_ln80_reg_340[63]_i_5_n_15 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln80_reg_340_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln80_reg_340_reg[19]_i_1_n_15 ,\mul_ln80_reg_340_reg[19]_i_1_n_16 ,\mul_ln80_reg_340_reg[19]_i_1_n_17 ,\mul_ln80_reg_340_reg[19]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_118,buff0_reg__0_n_119,buff0_reg__0_n_120,1'b0}),
        .O(buff0_reg__0_0[19:16]),
        .S({\mul_ln80_reg_340[19]_i_2_n_15 ,\mul_ln80_reg_340[19]_i_3_n_15 ,\mul_ln80_reg_340[19]_i_4_n_15 ,\buff0_reg[16]__0_n_15 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln80_reg_340_reg[23]_i_1 
       (.CI(\mul_ln80_reg_340_reg[19]_i_1_n_15 ),
        .CO({\mul_ln80_reg_340_reg[23]_i_1_n_15 ,\mul_ln80_reg_340_reg[23]_i_1_n_16 ,\mul_ln80_reg_340_reg[23]_i_1_n_17 ,\mul_ln80_reg_340_reg[23]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_114,buff0_reg__0_n_115,buff0_reg__0_n_116,buff0_reg__0_n_117}),
        .O(buff0_reg__0_0[23:20]),
        .S({\mul_ln80_reg_340[23]_i_2_n_15 ,\mul_ln80_reg_340[23]_i_3_n_15 ,\mul_ln80_reg_340[23]_i_4_n_15 ,\mul_ln80_reg_340[23]_i_5_n_15 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln80_reg_340_reg[27]_i_1 
       (.CI(\mul_ln80_reg_340_reg[23]_i_1_n_15 ),
        .CO({\mul_ln80_reg_340_reg[27]_i_1_n_15 ,\mul_ln80_reg_340_reg[27]_i_1_n_16 ,\mul_ln80_reg_340_reg[27]_i_1_n_17 ,\mul_ln80_reg_340_reg[27]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_110,buff0_reg__0_n_111,buff0_reg__0_n_112,buff0_reg__0_n_113}),
        .O(buff0_reg__0_0[27:24]),
        .S({\mul_ln80_reg_340[27]_i_2_n_15 ,\mul_ln80_reg_340[27]_i_3_n_15 ,\mul_ln80_reg_340[27]_i_4_n_15 ,\mul_ln80_reg_340[27]_i_5_n_15 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln80_reg_340_reg[31]_i_1 
       (.CI(\mul_ln80_reg_340_reg[27]_i_1_n_15 ),
        .CO({\mul_ln80_reg_340_reg[31]_i_1_n_15 ,\mul_ln80_reg_340_reg[31]_i_1_n_16 ,\mul_ln80_reg_340_reg[31]_i_1_n_17 ,\mul_ln80_reg_340_reg[31]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_106,buff0_reg__0_n_107,buff0_reg__0_n_108,buff0_reg__0_n_109}),
        .O(buff0_reg__0_0[31:28]),
        .S({\mul_ln80_reg_340[31]_i_2_n_15 ,\mul_ln80_reg_340[31]_i_3_n_15 ,\mul_ln80_reg_340[31]_i_4_n_15 ,\mul_ln80_reg_340[31]_i_5_n_15 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln80_reg_340_reg[35]_i_1 
       (.CI(\mul_ln80_reg_340_reg[31]_i_1_n_15 ),
        .CO({\mul_ln80_reg_340_reg[35]_i_1_n_15 ,\mul_ln80_reg_340_reg[35]_i_1_n_16 ,\mul_ln80_reg_340_reg[35]_i_1_n_17 ,\mul_ln80_reg_340_reg[35]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_102,buff0_reg__0_n_103,buff0_reg__0_n_104,buff0_reg__0_n_105}),
        .O(buff0_reg__0_0[35:32]),
        .S({\mul_ln80_reg_340[35]_i_2_n_15 ,\mul_ln80_reg_340[35]_i_3_n_15 ,\mul_ln80_reg_340[35]_i_4_n_15 ,\mul_ln80_reg_340[35]_i_5_n_15 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln80_reg_340_reg[39]_i_1 
       (.CI(\mul_ln80_reg_340_reg[35]_i_1_n_15 ),
        .CO({\mul_ln80_reg_340_reg[39]_i_1_n_15 ,\mul_ln80_reg_340_reg[39]_i_1_n_16 ,\mul_ln80_reg_340_reg[39]_i_1_n_17 ,\mul_ln80_reg_340_reg[39]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_98,buff0_reg__0_n_99,buff0_reg__0_n_100,buff0_reg__0_n_101}),
        .O(buff0_reg__0_0[39:36]),
        .S({\mul_ln80_reg_340[39]_i_2_n_15 ,\mul_ln80_reg_340[39]_i_3_n_15 ,\mul_ln80_reg_340[39]_i_4_n_15 ,\mul_ln80_reg_340[39]_i_5_n_15 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln80_reg_340_reg[43]_i_1 
       (.CI(\mul_ln80_reg_340_reg[39]_i_1_n_15 ),
        .CO({\mul_ln80_reg_340_reg[43]_i_1_n_15 ,\mul_ln80_reg_340_reg[43]_i_1_n_16 ,\mul_ln80_reg_340_reg[43]_i_1_n_17 ,\mul_ln80_reg_340_reg[43]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_94,buff0_reg__0_n_95,buff0_reg__0_n_96,buff0_reg__0_n_97}),
        .O(buff0_reg__0_0[43:40]),
        .S({\mul_ln80_reg_340[43]_i_2_n_15 ,\mul_ln80_reg_340[43]_i_3_n_15 ,\mul_ln80_reg_340[43]_i_4_n_15 ,\mul_ln80_reg_340[43]_i_5_n_15 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln80_reg_340_reg[47]_i_1 
       (.CI(\mul_ln80_reg_340_reg[43]_i_1_n_15 ),
        .CO({\mul_ln80_reg_340_reg[47]_i_1_n_15 ,\mul_ln80_reg_340_reg[47]_i_1_n_16 ,\mul_ln80_reg_340_reg[47]_i_1_n_17 ,\mul_ln80_reg_340_reg[47]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_90,buff0_reg__0_n_91,buff0_reg__0_n_92,buff0_reg__0_n_93}),
        .O(buff0_reg__0_0[47:44]),
        .S({\mul_ln80_reg_340[47]_i_2_n_15 ,\mul_ln80_reg_340[47]_i_3_n_15 ,\mul_ln80_reg_340[47]_i_4_n_15 ,\mul_ln80_reg_340[47]_i_5_n_15 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln80_reg_340_reg[51]_i_1 
       (.CI(\mul_ln80_reg_340_reg[47]_i_1_n_15 ),
        .CO({\mul_ln80_reg_340_reg[51]_i_1_n_15 ,\mul_ln80_reg_340_reg[51]_i_1_n_16 ,\mul_ln80_reg_340_reg[51]_i_1_n_17 ,\mul_ln80_reg_340_reg[51]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_86,buff0_reg__0_n_87,buff0_reg__0_n_88,buff0_reg__0_n_89}),
        .O(buff0_reg__0_0[51:48]),
        .S({\mul_ln80_reg_340[51]_i_2_n_15 ,\mul_ln80_reg_340[51]_i_3_n_15 ,\mul_ln80_reg_340[51]_i_4_n_15 ,\mul_ln80_reg_340[51]_i_5_n_15 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln80_reg_340_reg[55]_i_1 
       (.CI(\mul_ln80_reg_340_reg[51]_i_1_n_15 ),
        .CO({\mul_ln80_reg_340_reg[55]_i_1_n_15 ,\mul_ln80_reg_340_reg[55]_i_1_n_16 ,\mul_ln80_reg_340_reg[55]_i_1_n_17 ,\mul_ln80_reg_340_reg[55]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_82,buff0_reg__0_n_83,buff0_reg__0_n_84,buff0_reg__0_n_85}),
        .O(buff0_reg__0_0[55:52]),
        .S({\mul_ln80_reg_340[55]_i_2_n_15 ,\mul_ln80_reg_340[55]_i_3_n_15 ,\mul_ln80_reg_340[55]_i_4_n_15 ,\mul_ln80_reg_340[55]_i_5_n_15 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln80_reg_340_reg[59]_i_1 
       (.CI(\mul_ln80_reg_340_reg[55]_i_1_n_15 ),
        .CO({\mul_ln80_reg_340_reg[59]_i_1_n_15 ,\mul_ln80_reg_340_reg[59]_i_1_n_16 ,\mul_ln80_reg_340_reg[59]_i_1_n_17 ,\mul_ln80_reg_340_reg[59]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_78,buff0_reg__0_n_79,buff0_reg__0_n_80,buff0_reg__0_n_81}),
        .O(buff0_reg__0_0[59:56]),
        .S({\mul_ln80_reg_340[59]_i_2_n_15 ,\mul_ln80_reg_340[59]_i_3_n_15 ,\mul_ln80_reg_340[59]_i_4_n_15 ,\mul_ln80_reg_340[59]_i_5_n_15 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln80_reg_340_reg[63]_i_1 
       (.CI(\mul_ln80_reg_340_reg[59]_i_1_n_15 ),
        .CO({\NLW_mul_ln80_reg_340_reg[63]_i_1_CO_UNCONNECTED [3],\mul_ln80_reg_340_reg[63]_i_1_n_16 ,\mul_ln80_reg_340_reg[63]_i_1_n_17 ,\mul_ln80_reg_340_reg[63]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI({1'b0,buff0_reg__0_n_75,buff0_reg__0_n_76,buff0_reg__0_n_77}),
        .O(buff0_reg__0_0[63:60]),
        .S({\mul_ln80_reg_340[63]_i_2_n_15 ,\mul_ln80_reg_340[63]_i_3_n_15 ,\mul_ln80_reg_340[63]_i_4_n_15 ,\mul_ln80_reg_340[63]_i_5_n_15 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din1[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,din0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156,tmp_product_n_157,tmp_product_n_158,tmp_product_n_159,tmp_product_n_160,tmp_product_n_161,tmp_product_n_162,tmp_product_n_163,tmp_product_n_164,tmp_product_n_165,tmp_product_n_166,tmp_product_n_167,tmp_product_n_168}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53,tmp_product__0_n_54,tmp_product__0_n_55,tmp_product__0_n_56,tmp_product__0_n_57,tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,din1[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105,tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155,tmp_product__0_n_156,tmp_product__0_n_157,tmp_product__0_n_158,tmp_product__0_n_159,tmp_product__0_n_160,tmp_product__0_n_161,tmp_product__0_n_162,tmp_product__0_n_163,tmp_product__0_n_164,tmp_product__0_n_165,tmp_product__0_n_166,tmp_product__0_n_167,tmp_product__0_n_168}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_mul_32s_12ns_32_2_1
   (\buff0_reg[31]_0 ,
    Q,
    E,
    ap_clk);
  output [19:0]\buff0_reg[31]_0 ;
  input [13:0]Q;
  input [0:0]E;
  input ap_clk;

  wire [0:0]E;
  wire [13:0]Q;
  wire ap_clk;
  wire \buff0[13]_i_10_n_15 ;
  wire \buff0[13]_i_11_n_15 ;
  wire \buff0[13]_i_12_n_15 ;
  wire \buff0[13]_i_13_n_15 ;
  wire \buff0[13]_i_15_n_15 ;
  wire \buff0[13]_i_17_n_15 ;
  wire \buff0[13]_i_18_n_15 ;
  wire \buff0[13]_i_19_n_15 ;
  wire \buff0[13]_i_20_n_15 ;
  wire \buff0[13]_i_4_n_15 ;
  wire \buff0[13]_i_5_n_15 ;
  wire \buff0[13]_i_6_n_15 ;
  wire \buff0[13]_i_7_n_15 ;
  wire \buff0[13]_i_8_n_15 ;
  wire \buff0[13]_i_9_n_15 ;
  wire \buff0[17]_i_10_n_15 ;
  wire \buff0[17]_i_13_n_15 ;
  wire \buff0[17]_i_14_n_15 ;
  wire \buff0[17]_i_15_n_15 ;
  wire \buff0[17]_i_16_n_15 ;
  wire \buff0[17]_i_3_n_15 ;
  wire \buff0[17]_i_4_n_15 ;
  wire \buff0[17]_i_5_n_15 ;
  wire \buff0[17]_i_6_n_15 ;
  wire \buff0[17]_i_7_n_15 ;
  wire \buff0[17]_i_8_n_15 ;
  wire \buff0[17]_i_9_n_15 ;
  wire \buff0[21]_i_10_n_15 ;
  wire \buff0[21]_i_3_n_15 ;
  wire \buff0[21]_i_4_n_15 ;
  wire \buff0[21]_i_5_n_15 ;
  wire \buff0[21]_i_6_n_15 ;
  wire \buff0[21]_i_7_n_15 ;
  wire \buff0[21]_i_8_n_15 ;
  wire \buff0[21]_i_9_n_15 ;
  wire \buff0[25]_i_10_n_15 ;
  wire \buff0[25]_i_4_n_15 ;
  wire \buff0[25]_i_5_n_15 ;
  wire \buff0[25]_i_6_n_15 ;
  wire \buff0[25]_i_7_n_15 ;
  wire \buff0[25]_i_9_n_15 ;
  wire \buff0[29]_i_3_n_15 ;
  wire \buff0[29]_i_4_n_15 ;
  wire \buff0[29]_i_5_n_15 ;
  wire \buff0[29]_i_6_n_15 ;
  wire \buff0[31]_i_10_n_15 ;
  wire \buff0[31]_i_11_n_15 ;
  wire \buff0[31]_i_12_n_15 ;
  wire \buff0[31]_i_4_n_15 ;
  wire \buff0[31]_i_5_n_15 ;
  wire \buff0[31]_i_8_n_15 ;
  wire \buff0[31]_i_9_n_15 ;
  wire \buff0_reg[13]_i_14_n_15 ;
  wire \buff0_reg[13]_i_14_n_16 ;
  wire \buff0_reg[13]_i_14_n_17 ;
  wire \buff0_reg[13]_i_14_n_18 ;
  wire \buff0_reg[13]_i_14_n_19 ;
  wire \buff0_reg[13]_i_14_n_20 ;
  wire \buff0_reg[13]_i_14_n_21 ;
  wire \buff0_reg[13]_i_14_n_22 ;
  wire \buff0_reg[13]_i_16_n_15 ;
  wire \buff0_reg[13]_i_16_n_16 ;
  wire \buff0_reg[13]_i_16_n_17 ;
  wire \buff0_reg[13]_i_16_n_18 ;
  wire \buff0_reg[13]_i_16_n_19 ;
  wire \buff0_reg[13]_i_1_n_15 ;
  wire \buff0_reg[13]_i_1_n_16 ;
  wire \buff0_reg[13]_i_1_n_17 ;
  wire \buff0_reg[13]_i_1_n_18 ;
  wire \buff0_reg[13]_i_2_n_15 ;
  wire \buff0_reg[13]_i_2_n_16 ;
  wire \buff0_reg[13]_i_2_n_17 ;
  wire \buff0_reg[13]_i_2_n_18 ;
  wire \buff0_reg[13]_i_2_n_19 ;
  wire \buff0_reg[13]_i_2_n_20 ;
  wire \buff0_reg[13]_i_2_n_21 ;
  wire \buff0_reg[13]_i_3_n_15 ;
  wire \buff0_reg[13]_i_3_n_16 ;
  wire \buff0_reg[13]_i_3_n_17 ;
  wire \buff0_reg[13]_i_3_n_18 ;
  wire \buff0_reg[13]_i_3_n_22 ;
  wire \buff0_reg[17]_i_11_n_15 ;
  wire \buff0_reg[17]_i_11_n_16 ;
  wire \buff0_reg[17]_i_11_n_17 ;
  wire \buff0_reg[17]_i_11_n_18 ;
  wire \buff0_reg[17]_i_11_n_19 ;
  wire \buff0_reg[17]_i_11_n_20 ;
  wire \buff0_reg[17]_i_11_n_21 ;
  wire \buff0_reg[17]_i_11_n_22 ;
  wire \buff0_reg[17]_i_12_n_15 ;
  wire \buff0_reg[17]_i_12_n_16 ;
  wire \buff0_reg[17]_i_12_n_17 ;
  wire \buff0_reg[17]_i_12_n_18 ;
  wire \buff0_reg[17]_i_12_n_19 ;
  wire \buff0_reg[17]_i_12_n_20 ;
  wire \buff0_reg[17]_i_12_n_21 ;
  wire \buff0_reg[17]_i_12_n_22 ;
  wire \buff0_reg[17]_i_1_n_15 ;
  wire \buff0_reg[17]_i_1_n_16 ;
  wire \buff0_reg[17]_i_1_n_17 ;
  wire \buff0_reg[17]_i_1_n_18 ;
  wire \buff0_reg[17]_i_2_n_15 ;
  wire \buff0_reg[17]_i_2_n_16 ;
  wire \buff0_reg[17]_i_2_n_17 ;
  wire \buff0_reg[17]_i_2_n_18 ;
  wire \buff0_reg[17]_i_2_n_19 ;
  wire \buff0_reg[17]_i_2_n_20 ;
  wire \buff0_reg[17]_i_2_n_21 ;
  wire \buff0_reg[17]_i_2_n_22 ;
  wire \buff0_reg[21]_i_1_n_15 ;
  wire \buff0_reg[21]_i_1_n_16 ;
  wire \buff0_reg[21]_i_1_n_17 ;
  wire \buff0_reg[21]_i_1_n_18 ;
  wire \buff0_reg[21]_i_2_n_15 ;
  wire \buff0_reg[21]_i_2_n_16 ;
  wire \buff0_reg[21]_i_2_n_17 ;
  wire \buff0_reg[21]_i_2_n_18 ;
  wire \buff0_reg[21]_i_2_n_19 ;
  wire \buff0_reg[21]_i_2_n_20 ;
  wire \buff0_reg[21]_i_2_n_21 ;
  wire \buff0_reg[21]_i_2_n_22 ;
  wire \buff0_reg[25]_i_1_n_15 ;
  wire \buff0_reg[25]_i_1_n_16 ;
  wire \buff0_reg[25]_i_1_n_17 ;
  wire \buff0_reg[25]_i_1_n_18 ;
  wire \buff0_reg[25]_i_2_n_15 ;
  wire \buff0_reg[25]_i_2_n_16 ;
  wire \buff0_reg[25]_i_2_n_17 ;
  wire \buff0_reg[25]_i_2_n_18 ;
  wire \buff0_reg[25]_i_2_n_19 ;
  wire \buff0_reg[25]_i_2_n_20 ;
  wire \buff0_reg[25]_i_2_n_21 ;
  wire \buff0_reg[25]_i_2_n_22 ;
  wire \buff0_reg[25]_i_3_n_16 ;
  wire \buff0_reg[25]_i_3_n_18 ;
  wire \buff0_reg[25]_i_3_n_21 ;
  wire \buff0_reg[25]_i_3_n_22 ;
  wire \buff0_reg[25]_i_8_n_15 ;
  wire \buff0_reg[25]_i_8_n_16 ;
  wire \buff0_reg[25]_i_8_n_17 ;
  wire \buff0_reg[25]_i_8_n_18 ;
  wire \buff0_reg[25]_i_8_n_19 ;
  wire \buff0_reg[25]_i_8_n_20 ;
  wire \buff0_reg[25]_i_8_n_21 ;
  wire \buff0_reg[25]_i_8_n_22 ;
  wire \buff0_reg[29]_i_1_n_15 ;
  wire \buff0_reg[29]_i_1_n_16 ;
  wire \buff0_reg[29]_i_1_n_17 ;
  wire \buff0_reg[29]_i_1_n_18 ;
  wire \buff0_reg[29]_i_2_n_15 ;
  wire \buff0_reg[29]_i_2_n_16 ;
  wire \buff0_reg[29]_i_2_n_17 ;
  wire \buff0_reg[29]_i_2_n_18 ;
  wire \buff0_reg[29]_i_2_n_19 ;
  wire \buff0_reg[29]_i_2_n_20 ;
  wire \buff0_reg[29]_i_2_n_21 ;
  wire \buff0_reg[29]_i_2_n_22 ;
  wire [19:0]\buff0_reg[31]_0 ;
  wire \buff0_reg[31]_i_2_n_18 ;
  wire \buff0_reg[31]_i_3_n_18 ;
  wire \buff0_reg[31]_i_3_n_21 ;
  wire \buff0_reg[31]_i_3_n_22 ;
  wire \buff0_reg[31]_i_6_n_18 ;
  wire \buff0_reg[31]_i_6_n_21 ;
  wire \buff0_reg[31]_i_6_n_22 ;
  wire \buff0_reg[31]_i_7_n_15 ;
  wire \buff0_reg[31]_i_7_n_16 ;
  wire \buff0_reg[31]_i_7_n_17 ;
  wire \buff0_reg[31]_i_7_n_18 ;
  wire \buff0_reg[31]_i_7_n_19 ;
  wire \buff0_reg[31]_i_7_n_20 ;
  wire \buff0_reg[31]_i_7_n_21 ;
  wire \buff0_reg[31]_i_7_n_22 ;
  wire [31:12]tmp_product;
  wire [1:0]\NLW_buff0_reg[13]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_buff0_reg[13]_i_16_O_UNCONNECTED ;
  wire [0:0]\NLW_buff0_reg[13]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_buff0_reg[13]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_buff0_reg[25]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_buff0_reg[25]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_buff0_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_buff0_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_buff0_reg[31]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_buff0_reg[31]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_buff0_reg[31]_i_6_CO_UNCONNECTED ;
  wire [3:2]\NLW_buff0_reg[31]_i_6_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \buff0[13]_i_10 
       (.I0(Q[1]),
        .O(\buff0[13]_i_10_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buff0[13]_i_11 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(\buff0[13]_i_11_n_15 ));
  LUT1 #(
    .INIT(2'h1)) 
    \buff0[13]_i_12 
       (.I0(Q[2]),
        .O(\buff0[13]_i_12_n_15 ));
  LUT1 #(
    .INIT(2'h1)) 
    \buff0[13]_i_13 
       (.I0(Q[1]),
        .O(\buff0[13]_i_13_n_15 ));
  LUT1 #(
    .INIT(2'h1)) 
    \buff0[13]_i_15 
       (.I0(\buff0_reg[17]_i_12_n_22 ),
        .O(\buff0[13]_i_15_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buff0[13]_i_17 
       (.I0(Q[4]),
        .I1(Q[7]),
        .O(\buff0[13]_i_17_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buff0[13]_i_18 
       (.I0(Q[3]),
        .I1(Q[6]),
        .O(\buff0[13]_i_18_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buff0[13]_i_19 
       (.I0(Q[2]),
        .I1(Q[5]),
        .O(\buff0[13]_i_19_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buff0[13]_i_20 
       (.I0(Q[1]),
        .I1(Q[4]),
        .O(\buff0[13]_i_20_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff0[13]_i_4 
       (.I0(\buff0_reg[13]_i_2_n_19 ),
        .I1(\buff0_reg[13]_i_14_n_19 ),
        .O(\buff0[13]_i_4_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff0[13]_i_5 
       (.I0(\buff0_reg[13]_i_2_n_20 ),
        .I1(\buff0_reg[13]_i_14_n_20 ),
        .O(\buff0[13]_i_5_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff0[13]_i_6 
       (.I0(\buff0_reg[13]_i_2_n_21 ),
        .I1(\buff0_reg[13]_i_14_n_21 ),
        .O(\buff0[13]_i_6_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff0[13]_i_7 
       (.I0(\buff0_reg[13]_i_3_n_22 ),
        .I1(\buff0_reg[13]_i_14_n_22 ),
        .O(\buff0[13]_i_7_n_15 ));
  LUT1 #(
    .INIT(2'h1)) 
    \buff0[13]_i_8 
       (.I0(Q[3]),
        .O(\buff0[13]_i_8_n_15 ));
  LUT1 #(
    .INIT(2'h1)) 
    \buff0[13]_i_9 
       (.I0(Q[2]),
        .O(\buff0[13]_i_9_n_15 ));
  LUT1 #(
    .INIT(2'h1)) 
    \buff0[17]_i_10 
       (.I0(Q[4]),
        .O(\buff0[17]_i_10_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buff0[17]_i_13 
       (.I0(Q[8]),
        .I1(Q[11]),
        .O(\buff0[17]_i_13_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buff0[17]_i_14 
       (.I0(Q[7]),
        .I1(Q[10]),
        .O(\buff0[17]_i_14_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buff0[17]_i_15 
       (.I0(Q[6]),
        .I1(Q[9]),
        .O(\buff0[17]_i_15_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buff0[17]_i_16 
       (.I0(Q[5]),
        .I1(Q[8]),
        .O(\buff0[17]_i_16_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff0[17]_i_3 
       (.I0(\buff0_reg[17]_i_2_n_19 ),
        .I1(\buff0_reg[17]_i_11_n_19 ),
        .O(\buff0[17]_i_3_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff0[17]_i_4 
       (.I0(\buff0_reg[17]_i_2_n_20 ),
        .I1(\buff0_reg[17]_i_11_n_20 ),
        .O(\buff0[17]_i_4_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff0[17]_i_5 
       (.I0(\buff0_reg[17]_i_2_n_21 ),
        .I1(\buff0_reg[17]_i_11_n_21 ),
        .O(\buff0[17]_i_5_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff0[17]_i_6 
       (.I0(\buff0_reg[17]_i_2_n_22 ),
        .I1(\buff0_reg[17]_i_11_n_22 ),
        .O(\buff0[17]_i_6_n_15 ));
  LUT1 #(
    .INIT(2'h1)) 
    \buff0[17]_i_7 
       (.I0(Q[7]),
        .O(\buff0[17]_i_7_n_15 ));
  LUT1 #(
    .INIT(2'h1)) 
    \buff0[17]_i_8 
       (.I0(Q[6]),
        .O(\buff0[17]_i_8_n_15 ));
  LUT1 #(
    .INIT(2'h1)) 
    \buff0[17]_i_9 
       (.I0(Q[5]),
        .O(\buff0[17]_i_9_n_15 ));
  LUT1 #(
    .INIT(2'h1)) 
    \buff0[21]_i_10 
       (.I0(Q[8]),
        .O(\buff0[21]_i_10_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff0[21]_i_3 
       (.I0(\buff0_reg[21]_i_2_n_19 ),
        .I1(\buff0_reg[25]_i_8_n_19 ),
        .O(\buff0[21]_i_3_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff0[21]_i_4 
       (.I0(\buff0_reg[21]_i_2_n_20 ),
        .I1(\buff0_reg[25]_i_8_n_20 ),
        .O(\buff0[21]_i_4_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff0[21]_i_5 
       (.I0(\buff0_reg[21]_i_2_n_21 ),
        .I1(\buff0_reg[25]_i_8_n_21 ),
        .O(\buff0[21]_i_5_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff0[21]_i_6 
       (.I0(\buff0_reg[21]_i_2_n_22 ),
        .I1(\buff0_reg[25]_i_8_n_22 ),
        .O(\buff0[21]_i_6_n_15 ));
  LUT1 #(
    .INIT(2'h1)) 
    \buff0[21]_i_7 
       (.I0(Q[11]),
        .O(\buff0[21]_i_7_n_15 ));
  LUT1 #(
    .INIT(2'h1)) 
    \buff0[21]_i_8 
       (.I0(Q[10]),
        .O(\buff0[21]_i_8_n_15 ));
  LUT1 #(
    .INIT(2'h1)) 
    \buff0[21]_i_9 
       (.I0(Q[9]),
        .O(\buff0[21]_i_9_n_15 ));
  LUT1 #(
    .INIT(2'h1)) 
    \buff0[25]_i_10 
       (.I0(Q[12]),
        .O(\buff0[25]_i_10_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buff0[25]_i_4 
       (.I0(\buff0_reg[25]_i_3_n_16 ),
        .I1(\buff0_reg[25]_i_2_n_19 ),
        .O(\buff0[25]_i_4_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buff0[25]_i_5 
       (.I0(\buff0_reg[25]_i_3_n_16 ),
        .I1(\buff0_reg[25]_i_2_n_20 ),
        .O(\buff0[25]_i_5_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff0[25]_i_6 
       (.I0(\buff0_reg[25]_i_3_n_21 ),
        .I1(\buff0_reg[25]_i_2_n_21 ),
        .O(\buff0[25]_i_6_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff0[25]_i_7 
       (.I0(\buff0_reg[25]_i_3_n_22 ),
        .I1(\buff0_reg[25]_i_2_n_22 ),
        .O(\buff0[25]_i_7_n_15 ));
  LUT1 #(
    .INIT(2'h1)) 
    \buff0[25]_i_9 
       (.I0(Q[13]),
        .O(\buff0[25]_i_9_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buff0[29]_i_3 
       (.I0(\buff0_reg[25]_i_3_n_16 ),
        .I1(\buff0_reg[29]_i_2_n_19 ),
        .O(\buff0[29]_i_3_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buff0[29]_i_4 
       (.I0(\buff0_reg[25]_i_3_n_16 ),
        .I1(\buff0_reg[29]_i_2_n_20 ),
        .O(\buff0[29]_i_4_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buff0[29]_i_5 
       (.I0(\buff0_reg[25]_i_3_n_16 ),
        .I1(\buff0_reg[29]_i_2_n_21 ),
        .O(\buff0[29]_i_5_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buff0[29]_i_6 
       (.I0(\buff0_reg[25]_i_3_n_16 ),
        .I1(\buff0_reg[29]_i_2_n_22 ),
        .O(\buff0[29]_i_6_n_15 ));
  LUT1 #(
    .INIT(2'h1)) 
    \buff0[31]_i_10 
       (.I0(Q[11]),
        .O(\buff0[31]_i_10_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buff0[31]_i_11 
       (.I0(Q[10]),
        .I1(Q[13]),
        .O(\buff0[31]_i_11_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buff0[31]_i_12 
       (.I0(Q[9]),
        .I1(Q[12]),
        .O(\buff0[31]_i_12_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buff0[31]_i_4 
       (.I0(\buff0_reg[25]_i_3_n_16 ),
        .I1(\buff0_reg[31]_i_3_n_21 ),
        .O(\buff0[31]_i_4_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buff0[31]_i_5 
       (.I0(\buff0_reg[25]_i_3_n_16 ),
        .I1(\buff0_reg[31]_i_3_n_22 ),
        .O(\buff0[31]_i_5_n_15 ));
  LUT1 #(
    .INIT(2'h1)) 
    \buff0[31]_i_8 
       (.I0(Q[13]),
        .O(\buff0[31]_i_8_n_15 ));
  LUT1 #(
    .INIT(2'h1)) 
    \buff0[31]_i_9 
       (.I0(Q[12]),
        .O(\buff0[31]_i_9_n_15 ));
  FDRE \buff0_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product[12]),
        .Q(\buff0_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \buff0_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product[13]),
        .Q(\buff0_reg[31]_0 [1]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff0_reg[13]_i_1 
       (.CI(1'b0),
        .CO({\buff0_reg[13]_i_1_n_15 ,\buff0_reg[13]_i_1_n_16 ,\buff0_reg[13]_i_1_n_17 ,\buff0_reg[13]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI({\buff0_reg[13]_i_2_n_19 ,\buff0_reg[13]_i_2_n_20 ,\buff0_reg[13]_i_2_n_21 ,\buff0_reg[13]_i_3_n_22 }),
        .O({tmp_product[13:12],\NLW_buff0_reg[13]_i_1_O_UNCONNECTED [1:0]}),
        .S({\buff0[13]_i_4_n_15 ,\buff0[13]_i_5_n_15 ,\buff0[13]_i_6_n_15 ,\buff0[13]_i_7_n_15 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff0_reg[13]_i_14 
       (.CI(1'b0),
        .CO({\buff0_reg[13]_i_14_n_15 ,\buff0_reg[13]_i_14_n_16 ,\buff0_reg[13]_i_14_n_17 ,\buff0_reg[13]_i_14_n_18 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\buff0_reg[17]_i_12_n_22 ,1'b0}),
        .O({\buff0_reg[13]_i_14_n_19 ,\buff0_reg[13]_i_14_n_20 ,\buff0_reg[13]_i_14_n_21 ,\buff0_reg[13]_i_14_n_22 }),
        .S({\buff0_reg[17]_i_12_n_20 ,\buff0_reg[17]_i_12_n_21 ,\buff0[13]_i_15_n_15 ,\buff0_reg[13]_i_16_n_19 }));
  CARRY4 \buff0_reg[13]_i_16 
       (.CI(\buff0_reg[13]_i_3_n_15 ),
        .CO({\buff0_reg[13]_i_16_n_15 ,\buff0_reg[13]_i_16_n_16 ,\buff0_reg[13]_i_16_n_17 ,\buff0_reg[13]_i_16_n_18 }),
        .CYINIT(1'b0),
        .DI(Q[4:1]),
        .O({\buff0_reg[13]_i_16_n_19 ,\NLW_buff0_reg[13]_i_16_O_UNCONNECTED [2:0]}),
        .S({\buff0[13]_i_17_n_15 ,\buff0[13]_i_18_n_15 ,\buff0[13]_i_19_n_15 ,\buff0[13]_i_20_n_15 }));
  CARRY4 \buff0_reg[13]_i_2 
       (.CI(1'b0),
        .CO({\buff0_reg[13]_i_2_n_15 ,\buff0_reg[13]_i_2_n_16 ,\buff0_reg[13]_i_2_n_17 ,\buff0_reg[13]_i_2_n_18 }),
        .CYINIT(1'b0),
        .DI({Q[3:1],1'b0}),
        .O({\buff0_reg[13]_i_2_n_19 ,\buff0_reg[13]_i_2_n_20 ,\buff0_reg[13]_i_2_n_21 ,\NLW_buff0_reg[13]_i_2_O_UNCONNECTED [0]}),
        .S({\buff0[13]_i_8_n_15 ,\buff0[13]_i_9_n_15 ,\buff0[13]_i_10_n_15 ,Q[0]}));
  CARRY4 \buff0_reg[13]_i_3 
       (.CI(1'b0),
        .CO({\buff0_reg[13]_i_3_n_15 ,\buff0_reg[13]_i_3_n_16 ,\buff0_reg[13]_i_3_n_17 ,\buff0_reg[13]_i_3_n_18 }),
        .CYINIT(1'b0),
        .DI({Q[0],1'b0,1'b0,1'b1}),
        .O({\NLW_buff0_reg[13]_i_3_O_UNCONNECTED [3:1],\buff0_reg[13]_i_3_n_22 }),
        .S({\buff0[13]_i_11_n_15 ,\buff0[13]_i_12_n_15 ,\buff0[13]_i_13_n_15 ,Q[0]}));
  FDRE \buff0_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product[14]),
        .Q(\buff0_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \buff0_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product[15]),
        .Q(\buff0_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \buff0_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product[16]),
        .Q(\buff0_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \buff0_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product[17]),
        .Q(\buff0_reg[31]_0 [5]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff0_reg[17]_i_1 
       (.CI(\buff0_reg[13]_i_1_n_15 ),
        .CO({\buff0_reg[17]_i_1_n_15 ,\buff0_reg[17]_i_1_n_16 ,\buff0_reg[17]_i_1_n_17 ,\buff0_reg[17]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI({\buff0_reg[17]_i_2_n_19 ,\buff0_reg[17]_i_2_n_20 ,\buff0_reg[17]_i_2_n_21 ,\buff0_reg[17]_i_2_n_22 }),
        .O(tmp_product[17:14]),
        .S({\buff0[17]_i_3_n_15 ,\buff0[17]_i_4_n_15 ,\buff0[17]_i_5_n_15 ,\buff0[17]_i_6_n_15 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff0_reg[17]_i_11 
       (.CI(\buff0_reg[13]_i_14_n_15 ),
        .CO({\buff0_reg[17]_i_11_n_15 ,\buff0_reg[17]_i_11_n_16 ,\buff0_reg[17]_i_11_n_17 ,\buff0_reg[17]_i_11_n_18 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\buff0_reg[17]_i_11_n_19 ,\buff0_reg[17]_i_11_n_20 ,\buff0_reg[17]_i_11_n_21 ,\buff0_reg[17]_i_11_n_22 }),
        .S({\buff0_reg[31]_i_7_n_20 ,\buff0_reg[31]_i_7_n_21 ,\buff0_reg[31]_i_7_n_22 ,\buff0_reg[17]_i_12_n_19 }));
  CARRY4 \buff0_reg[17]_i_12 
       (.CI(\buff0_reg[13]_i_16_n_15 ),
        .CO({\buff0_reg[17]_i_12_n_15 ,\buff0_reg[17]_i_12_n_16 ,\buff0_reg[17]_i_12_n_17 ,\buff0_reg[17]_i_12_n_18 }),
        .CYINIT(1'b0),
        .DI(Q[8:5]),
        .O({\buff0_reg[17]_i_12_n_19 ,\buff0_reg[17]_i_12_n_20 ,\buff0_reg[17]_i_12_n_21 ,\buff0_reg[17]_i_12_n_22 }),
        .S({\buff0[17]_i_13_n_15 ,\buff0[17]_i_14_n_15 ,\buff0[17]_i_15_n_15 ,\buff0[17]_i_16_n_15 }));
  CARRY4 \buff0_reg[17]_i_2 
       (.CI(\buff0_reg[13]_i_2_n_15 ),
        .CO({\buff0_reg[17]_i_2_n_15 ,\buff0_reg[17]_i_2_n_16 ,\buff0_reg[17]_i_2_n_17 ,\buff0_reg[17]_i_2_n_18 }),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O({\buff0_reg[17]_i_2_n_19 ,\buff0_reg[17]_i_2_n_20 ,\buff0_reg[17]_i_2_n_21 ,\buff0_reg[17]_i_2_n_22 }),
        .S({\buff0[17]_i_7_n_15 ,\buff0[17]_i_8_n_15 ,\buff0[17]_i_9_n_15 ,\buff0[17]_i_10_n_15 }));
  FDRE \buff0_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product[18]),
        .Q(\buff0_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \buff0_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product[19]),
        .Q(\buff0_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \buff0_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product[20]),
        .Q(\buff0_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \buff0_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product[21]),
        .Q(\buff0_reg[31]_0 [9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff0_reg[21]_i_1 
       (.CI(\buff0_reg[17]_i_1_n_15 ),
        .CO({\buff0_reg[21]_i_1_n_15 ,\buff0_reg[21]_i_1_n_16 ,\buff0_reg[21]_i_1_n_17 ,\buff0_reg[21]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI({\buff0_reg[21]_i_2_n_19 ,\buff0_reg[21]_i_2_n_20 ,\buff0_reg[21]_i_2_n_21 ,\buff0_reg[21]_i_2_n_22 }),
        .O(tmp_product[21:18]),
        .S({\buff0[21]_i_3_n_15 ,\buff0[21]_i_4_n_15 ,\buff0[21]_i_5_n_15 ,\buff0[21]_i_6_n_15 }));
  CARRY4 \buff0_reg[21]_i_2 
       (.CI(\buff0_reg[17]_i_2_n_15 ),
        .CO({\buff0_reg[21]_i_2_n_15 ,\buff0_reg[21]_i_2_n_16 ,\buff0_reg[21]_i_2_n_17 ,\buff0_reg[21]_i_2_n_18 }),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O({\buff0_reg[21]_i_2_n_19 ,\buff0_reg[21]_i_2_n_20 ,\buff0_reg[21]_i_2_n_21 ,\buff0_reg[21]_i_2_n_22 }),
        .S({\buff0[21]_i_7_n_15 ,\buff0[21]_i_8_n_15 ,\buff0[21]_i_9_n_15 ,\buff0[21]_i_10_n_15 }));
  FDRE \buff0_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product[22]),
        .Q(\buff0_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \buff0_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product[23]),
        .Q(\buff0_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \buff0_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product[24]),
        .Q(\buff0_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \buff0_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product[25]),
        .Q(\buff0_reg[31]_0 [13]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff0_reg[25]_i_1 
       (.CI(\buff0_reg[21]_i_1_n_15 ),
        .CO({\buff0_reg[25]_i_1_n_15 ,\buff0_reg[25]_i_1_n_16 ,\buff0_reg[25]_i_1_n_17 ,\buff0_reg[25]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI({\buff0_reg[25]_i_2_n_19 ,\buff0_reg[25]_i_2_n_20 ,\buff0_reg[25]_i_3_n_21 ,\buff0_reg[25]_i_3_n_22 }),
        .O(tmp_product[25:22]),
        .S({\buff0[25]_i_4_n_15 ,\buff0[25]_i_5_n_15 ,\buff0[25]_i_6_n_15 ,\buff0[25]_i_7_n_15 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff0_reg[25]_i_2 
       (.CI(\buff0_reg[25]_i_8_n_15 ),
        .CO({\buff0_reg[25]_i_2_n_15 ,\buff0_reg[25]_i_2_n_16 ,\buff0_reg[25]_i_2_n_17 ,\buff0_reg[25]_i_2_n_18 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\buff0_reg[25]_i_2_n_19 ,\buff0_reg[25]_i_2_n_20 ,\buff0_reg[25]_i_2_n_21 ,\buff0_reg[25]_i_2_n_22 }),
        .S({\buff0_reg[31]_i_6_n_21 ,\buff0_reg[31]_i_6_n_21 ,\buff0_reg[31]_i_6_n_21 ,\buff0_reg[31]_i_6_n_21 }));
  CARRY4 \buff0_reg[25]_i_3 
       (.CI(\buff0_reg[21]_i_2_n_15 ),
        .CO({\NLW_buff0_reg[25]_i_3_CO_UNCONNECTED [3],\buff0_reg[25]_i_3_n_16 ,\NLW_buff0_reg[25]_i_3_CO_UNCONNECTED [1],\buff0_reg[25]_i_3_n_18 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[13:12]}),
        .O({\NLW_buff0_reg[25]_i_3_O_UNCONNECTED [3:2],\buff0_reg[25]_i_3_n_21 ,\buff0_reg[25]_i_3_n_22 }),
        .S({1'b0,1'b1,\buff0[25]_i_9_n_15 ,\buff0[25]_i_10_n_15 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff0_reg[25]_i_8 
       (.CI(\buff0_reg[17]_i_11_n_15 ),
        .CO({\buff0_reg[25]_i_8_n_15 ,\buff0_reg[25]_i_8_n_16 ,\buff0_reg[25]_i_8_n_17 ,\buff0_reg[25]_i_8_n_18 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\buff0_reg[25]_i_8_n_19 ,\buff0_reg[25]_i_8_n_20 ,\buff0_reg[25]_i_8_n_21 ,\buff0_reg[25]_i_8_n_22 }),
        .S({\buff0_reg[31]_i_6_n_21 ,\buff0_reg[31]_i_6_n_21 ,\buff0_reg[31]_i_6_n_22 ,\buff0_reg[31]_i_7_n_19 }));
  FDRE \buff0_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product[26]),
        .Q(\buff0_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \buff0_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product[27]),
        .Q(\buff0_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \buff0_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product[28]),
        .Q(\buff0_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \buff0_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product[29]),
        .Q(\buff0_reg[31]_0 [17]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff0_reg[29]_i_1 
       (.CI(\buff0_reg[25]_i_1_n_15 ),
        .CO({\buff0_reg[29]_i_1_n_15 ,\buff0_reg[29]_i_1_n_16 ,\buff0_reg[29]_i_1_n_17 ,\buff0_reg[29]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI({\buff0_reg[29]_i_2_n_19 ,\buff0_reg[29]_i_2_n_20 ,\buff0_reg[29]_i_2_n_21 ,\buff0_reg[29]_i_2_n_22 }),
        .O(tmp_product[29:26]),
        .S({\buff0[29]_i_3_n_15 ,\buff0[29]_i_4_n_15 ,\buff0[29]_i_5_n_15 ,\buff0[29]_i_6_n_15 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff0_reg[29]_i_2 
       (.CI(\buff0_reg[25]_i_2_n_15 ),
        .CO({\buff0_reg[29]_i_2_n_15 ,\buff0_reg[29]_i_2_n_16 ,\buff0_reg[29]_i_2_n_17 ,\buff0_reg[29]_i_2_n_18 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\buff0_reg[29]_i_2_n_19 ,\buff0_reg[29]_i_2_n_20 ,\buff0_reg[29]_i_2_n_21 ,\buff0_reg[29]_i_2_n_22 }),
        .S({\buff0_reg[31]_i_6_n_21 ,\buff0_reg[31]_i_6_n_21 ,\buff0_reg[31]_i_6_n_21 ,\buff0_reg[31]_i_6_n_21 }));
  FDRE \buff0_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product[30]),
        .Q(\buff0_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \buff0_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product[31]),
        .Q(\buff0_reg[31]_0 [19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff0_reg[31]_i_2 
       (.CI(\buff0_reg[29]_i_1_n_15 ),
        .CO({\NLW_buff0_reg[31]_i_2_CO_UNCONNECTED [3:1],\buff0_reg[31]_i_2_n_18 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\buff0_reg[31]_i_3_n_22 }),
        .O({\NLW_buff0_reg[31]_i_2_O_UNCONNECTED [3:2],tmp_product[31:30]}),
        .S({1'b0,1'b0,\buff0[31]_i_4_n_15 ,\buff0[31]_i_5_n_15 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff0_reg[31]_i_3 
       (.CI(\buff0_reg[29]_i_2_n_15 ),
        .CO({\NLW_buff0_reg[31]_i_3_CO_UNCONNECTED [3:1],\buff0_reg[31]_i_3_n_18 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_buff0_reg[31]_i_3_O_UNCONNECTED [3:2],\buff0_reg[31]_i_3_n_21 ,\buff0_reg[31]_i_3_n_22 }),
        .S({1'b0,1'b0,\buff0_reg[31]_i_6_n_21 ,\buff0_reg[31]_i_6_n_21 }));
  CARRY4 \buff0_reg[31]_i_6 
       (.CI(\buff0_reg[31]_i_7_n_15 ),
        .CO({\NLW_buff0_reg[31]_i_6_CO_UNCONNECTED [3:1],\buff0_reg[31]_i_6_n_18 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Q[13]}),
        .O({\NLW_buff0_reg[31]_i_6_O_UNCONNECTED [3:2],\buff0_reg[31]_i_6_n_21 ,\buff0_reg[31]_i_6_n_22 }),
        .S({1'b0,1'b0,1'b1,\buff0[31]_i_8_n_15 }));
  CARRY4 \buff0_reg[31]_i_7 
       (.CI(\buff0_reg[17]_i_12_n_15 ),
        .CO({\buff0_reg[31]_i_7_n_15 ,\buff0_reg[31]_i_7_n_16 ,\buff0_reg[31]_i_7_n_17 ,\buff0_reg[31]_i_7_n_18 }),
        .CYINIT(1'b0),
        .DI(Q[12:9]),
        .O({\buff0_reg[31]_i_7_n_19 ,\buff0_reg[31]_i_7_n_20 ,\buff0_reg[31]_i_7_n_21 ,\buff0_reg[31]_i_7_n_22 }),
        .S({\buff0[31]_i_9_n_15 ,\buff0[31]_i_10_n_15 ,\buff0[31]_i_11_n_15 ,\buff0[31]_i_12_n_15 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_mul_32s_8ns_32_2_1
   (D,
    PCOUT,
    \i_1_fu_36_reg[5] ,
    i_1_fu_361,
    ap_clk,
    B,
    HistArray_q0,
    ap_enable_reg_pp0_iter1_reg,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_enable_reg_pp0_iter1_reg_1,
    ap_enable_reg_pp0_iter1_reg_2,
    \i_1_fu_36[8]_i_3_0 ,
    \i_1_fu_36[8]_i_3_1 ,
    \i_1_fu_36[8]_i_3_2 ,
    \i_1_fu_36[8]_i_3_3 ,
    \i_1_fu_36[8]_i_3_4 );
  output [16:0]D;
  output [47:0]PCOUT;
  output \i_1_fu_36_reg[5] ;
  input i_1_fu_361;
  input ap_clk;
  input [7:0]B;
  input [16:0]HistArray_q0;
  input ap_enable_reg_pp0_iter1_reg;
  input ap_enable_reg_pp0_iter1_reg_0;
  input ap_enable_reg_pp0_iter1_reg_1;
  input ap_enable_reg_pp0_iter1_reg_2;
  input \i_1_fu_36[8]_i_3_0 ;
  input \i_1_fu_36[8]_i_3_1 ;
  input \i_1_fu_36[8]_i_3_2 ;
  input \i_1_fu_36[8]_i_3_3 ;
  input \i_1_fu_36[8]_i_3_4 ;

  wire [7:0]B;
  wire [16:0]D;
  wire [16:0]HistArray_q0;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter1_reg_1;
  wire ap_enable_reg_pp0_iter1_reg_2;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire i_1_fu_361;
  wire \i_1_fu_36[8]_i_3_0 ;
  wire \i_1_fu_36[8]_i_3_1 ;
  wire \i_1_fu_36[8]_i_3_2 ;
  wire \i_1_fu_36[8]_i_3_3 ;
  wire \i_1_fu_36[8]_i_3_4 ;
  wire \i_1_fu_36[8]_i_5_n_15 ;
  wire \i_1_fu_36_reg[5] ;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,HistArray_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(i_1_fu_361),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,D}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \i_1_fu_36[8]_i_3 
       (.I0(\i_1_fu_36[8]_i_5_n_15 ),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(ap_enable_reg_pp0_iter1_reg_1),
        .I4(ap_enable_reg_pp0_iter1_reg_2),
        .O(\i_1_fu_36_reg[5] ));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \i_1_fu_36[8]_i_5 
       (.I0(\i_1_fu_36[8]_i_3_0 ),
        .I1(\i_1_fu_36[8]_i_3_1 ),
        .I2(\i_1_fu_36[8]_i_3_2 ),
        .I3(\i_1_fu_36[8]_i_3_3 ),
        .I4(\i_1_fu_36[8]_i_3_4 ),
        .O(\i_1_fu_36[8]_i_5_n_15 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_mul_33ns_8ns_41_2_1
   (E,
    buff0_reg_0,
    ap_enable_reg_pp0_iter1_reg,
    Q,
    ap_clk,
    D,
    HistArray_q0,
    tmp_product_0,
    ap_enable_reg_pp0_iter1);
  output [0:0]E;
  output [40:0]buff0_reg_0;
  output [0:0]ap_enable_reg_pp0_iter1_reg;
  input [1:0]Q;
  input ap_clk;
  input [7:0]D;
  input [32:0]HistArray_q0;
  input tmp_product_0;
  input ap_enable_reg_pp0_iter1;

  wire [7:0]D;
  wire [0:0]E;
  wire [32:0]HistArray_q0;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire [0:0]ap_enable_reg_pp0_iter1_reg;
  wire [40:0]buff0_reg_0;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire tmp_product_0;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_154;
  wire tmp_product_n_155;
  wire tmp_product_n_156;
  wire tmp_product_n_157;
  wire tmp_product_n_158;
  wire tmp_product_n_159;
  wire tmp_product_n_160;
  wire tmp_product_n_161;
  wire tmp_product_n_162;
  wire tmp_product_n_163;
  wire tmp_product_n_164;
  wire tmp_product_n_165;
  wire tmp_product_n_166;
  wire tmp_product_n_167;
  wire tmp_product_n_168;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,HistArray_q0[32:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[0]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_0[40:17]}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156,tmp_product_n_157,tmp_product_n_158,tmp_product_n_159,tmp_product_n_160,tmp_product_n_161,tmp_product_n_162,tmp_product_n_163,tmp_product_n_164,tmp_product_n_165,tmp_product_n_166,tmp_product_n_167,tmp_product_n_168}),
        .PCOUT(NLW_buff0_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_120),
        .Q(buff0_reg_0[0]),
        .R(1'b0));
  FDRE \buff0_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_110),
        .Q(buff0_reg_0[10]),
        .R(1'b0));
  FDRE \buff0_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_109),
        .Q(buff0_reg_0[11]),
        .R(1'b0));
  FDRE \buff0_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_108),
        .Q(buff0_reg_0[12]),
        .R(1'b0));
  FDRE \buff0_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_107),
        .Q(buff0_reg_0[13]),
        .R(1'b0));
  FDRE \buff0_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_106),
        .Q(buff0_reg_0[14]),
        .R(1'b0));
  FDRE \buff0_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_105),
        .Q(buff0_reg_0[15]),
        .R(1'b0));
  FDRE \buff0_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_104),
        .Q(buff0_reg_0[16]),
        .R(1'b0));
  FDRE \buff0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_119),
        .Q(buff0_reg_0[1]),
        .R(1'b0));
  FDRE \buff0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_118),
        .Q(buff0_reg_0[2]),
        .R(1'b0));
  FDRE \buff0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_117),
        .Q(buff0_reg_0[3]),
        .R(1'b0));
  FDRE \buff0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_116),
        .Q(buff0_reg_0[4]),
        .R(1'b0));
  FDRE \buff0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_115),
        .Q(buff0_reg_0[5]),
        .R(1'b0));
  FDRE \buff0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_114),
        .Q(buff0_reg_0[6]),
        .R(1'b0));
  FDRE \buff0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_113),
        .Q(buff0_reg_0[7]),
        .R(1'b0));
  FDRE \buff0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_112),
        .Q(buff0_reg_0[8]),
        .R(1'b0));
  FDRE \buff0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_111),
        .Q(buff0_reg_0[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,HistArray_q0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[0]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156,tmp_product_n_157,tmp_product_n_158,tmp_product_n_159,tmp_product_n_160,tmp_product_n_161,tmp_product_n_162,tmp_product_n_163,tmp_product_n_164,tmp_product_n_165,tmp_product_n_166,tmp_product_n_167,tmp_product_n_168}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    \wB_1_reg_584[31]_i_1 
       (.I0(Q[1]),
        .I1(tmp_product_0),
        .O(E));
  LUT2 #(
    .INIT(4'h8)) 
    \wB_fu_70[31]_i_2 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(Q[0]),
        .O(ap_enable_reg_pp0_iter1_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_mul_45ns_32ns_77_5_1
   (P,
    tmp_product_0,
    tmp_product__0_0,
    ap_clk,
    buff0_reg_0,
    A,
    D,
    Q,
    buff1_reg_0,
    sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306,
    buff1_reg_1,
    sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301,
    buff1_reg_2,
    buff1_reg_3,
    buff1_reg_4,
    buff1_reg_5);
  output [4:0]P;
  output [16:0]tmp_product_0;
  output [10:0]tmp_product__0_0;
  input ap_clk;
  input [13:0]buff0_reg_0;
  input [13:0]A;
  input [13:0]D;
  input [27:0]Q;
  input buff1_reg_0;
  input [0:0]sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306;
  input buff1_reg_1;
  input [0:0]sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301;
  input buff1_reg_2;
  input buff1_reg_3;
  input buff1_reg_4;
  input buff1_reg_5;

  wire [13:0]A;
  wire [13:0]D;
  wire [4:0]P;
  wire [27:0]Q;
  wire [44:34]a_reg;
  wire ap_clk;
  wire [13:0]b_reg;
  wire [13:0]buff0_reg_0;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_154;
  wire buff0_reg_n_155;
  wire buff0_reg_n_156;
  wire buff0_reg_n_157;
  wire buff0_reg_n_158;
  wire buff0_reg_n_159;
  wire buff0_reg_n_160;
  wire buff0_reg_n_161;
  wire buff0_reg_n_162;
  wire buff0_reg_n_163;
  wire buff0_reg_n_164;
  wire buff0_reg_n_165;
  wire buff0_reg_n_166;
  wire buff0_reg_n_167;
  wire buff0_reg_n_168;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire buff1_reg_0;
  wire buff1_reg_1;
  wire buff1_reg_2;
  wire buff1_reg_3;
  wire buff1_reg_4;
  wire buff1_reg_5;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff1_reg_n_154;
  wire buff1_reg_n_155;
  wire buff1_reg_n_156;
  wire buff1_reg_n_157;
  wire buff1_reg_n_158;
  wire buff1_reg_n_159;
  wire buff1_reg_n_160;
  wire buff1_reg_n_161;
  wire buff1_reg_n_162;
  wire buff1_reg_n_163;
  wire buff1_reg_n_164;
  wire buff1_reg_n_165;
  wire buff1_reg_n_166;
  wire buff1_reg_n_167;
  wire buff1_reg_n_168;
  wire buff2_reg_n_121;
  wire buff2_reg_n_122;
  wire buff2_reg_n_123;
  wire buff2_reg_n_124;
  wire buff2_reg_n_125;
  wire buff2_reg_n_126;
  wire buff2_reg_n_127;
  wire buff2_reg_n_128;
  wire buff2_reg_n_129;
  wire buff2_reg_n_130;
  wire buff2_reg_n_131;
  wire buff2_reg_n_132;
  wire buff2_reg_n_133;
  wire buff2_reg_n_134;
  wire buff2_reg_n_135;
  wire buff2_reg_n_136;
  wire buff2_reg_n_137;
  wire buff2_reg_n_138;
  wire buff2_reg_n_139;
  wire buff2_reg_n_140;
  wire buff2_reg_n_141;
  wire buff2_reg_n_142;
  wire buff2_reg_n_143;
  wire buff2_reg_n_144;
  wire buff2_reg_n_145;
  wire buff2_reg_n_146;
  wire buff2_reg_n_147;
  wire buff2_reg_n_148;
  wire buff2_reg_n_149;
  wire buff2_reg_n_150;
  wire buff2_reg_n_151;
  wire buff2_reg_n_152;
  wire buff2_reg_n_153;
  wire buff2_reg_n_154;
  wire buff2_reg_n_155;
  wire buff2_reg_n_156;
  wire buff2_reg_n_157;
  wire buff2_reg_n_158;
  wire buff2_reg_n_159;
  wire buff2_reg_n_160;
  wire buff2_reg_n_161;
  wire buff2_reg_n_162;
  wire buff2_reg_n_163;
  wire buff2_reg_n_164;
  wire buff2_reg_n_165;
  wire buff2_reg_n_166;
  wire buff2_reg_n_167;
  wire buff2_reg_n_168;
  wire [0:0]sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301;
  wire [0:0]sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306;
  wire [16:0]tmp_product_0;
  wire [10:0]tmp_product__0_0;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_154;
  wire tmp_product__0_n_155;
  wire tmp_product__0_n_156;
  wire tmp_product__0_n_157;
  wire tmp_product__0_n_158;
  wire tmp_product__0_n_159;
  wire tmp_product__0_n_160;
  wire tmp_product__0_n_161;
  wire tmp_product__0_n_162;
  wire tmp_product__0_n_163;
  wire tmp_product__0_n_164;
  wire tmp_product__0_n_165;
  wire tmp_product__0_n_166;
  wire tmp_product__0_n_167;
  wire tmp_product__0_n_168;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_154;
  wire tmp_product_n_155;
  wire tmp_product_n_156;
  wire tmp_product_n_157;
  wire tmp_product_n_158;
  wire tmp_product_n_159;
  wire tmp_product_n_160;
  wire tmp_product_n_161;
  wire tmp_product_n_162;
  wire tmp_product_n_163;
  wire tmp_product_n_164;
  wire tmp_product_n_165;
  wire tmp_product_n_166;
  wire tmp_product_n_167;
  wire tmp_product_n_168;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [3:1]trunc_ln80_fu_227_p1;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_P_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_P_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  FDRE \a_reg_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[17]),
        .Q(a_reg[34]),
        .R(1'b0));
  FDRE \a_reg_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[18]),
        .Q(a_reg[35]),
        .R(1'b0));
  FDRE \a_reg_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[19]),
        .Q(a_reg[36]),
        .R(1'b0));
  FDRE \a_reg_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[20]),
        .Q(a_reg[37]),
        .R(1'b0));
  FDRE \a_reg_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[21]),
        .Q(a_reg[38]),
        .R(1'b0));
  FDRE \a_reg_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[22]),
        .Q(a_reg[39]),
        .R(1'b0));
  FDRE \a_reg_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[23]),
        .Q(a_reg[40]),
        .R(1'b0));
  FDRE \a_reg_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[24]),
        .Q(a_reg[41]),
        .R(1'b0));
  FDRE \a_reg_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[25]),
        .Q(a_reg[42]),
        .R(1'b0));
  FDRE \a_reg_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[26]),
        .Q(a_reg[43]),
        .R(1'b0));
  FDRE \a_reg_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[27]),
        .Q(a_reg[44]),
        .R(1'b0));
  FDRE \b_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(b_reg[0]),
        .R(1'b0));
  FDRE \b_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(b_reg[10]),
        .R(1'b0));
  FDRE \b_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(b_reg[11]),
        .R(1'b0));
  FDRE \b_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(b_reg[12]),
        .R(1'b0));
  FDRE \b_reg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(b_reg[13]),
        .R(1'b0));
  FDRE \b_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(b_reg[1]),
        .R(1'b0));
  FDRE \b_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(b_reg[2]),
        .R(1'b0));
  FDRE \b_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(b_reg[3]),
        .R(1'b0));
  FDRE \b_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(b_reg[4]),
        .R(1'b0));
  FDRE \b_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(b_reg[5]),
        .R(1'b0));
  FDRE \b_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(b_reg[6]),
        .R(1'b0));
  FDRE \b_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(b_reg[7]),
        .R(1'b0));
  FDRE \b_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(b_reg[8]),
        .R(1'b0));
  FDRE \b_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(b_reg[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A[13:1],trunc_ln80_fu_227_p1,A[0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,buff0_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,P,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154,buff0_reg_n_155,buff0_reg_n_156,buff0_reg_n_157,buff0_reg_n_158,buff0_reg_n_159,buff0_reg_n_160,buff0_reg_n_161,buff0_reg_n_162,buff0_reg_n_163,buff0_reg_n_164,buff0_reg_n_165,buff0_reg_n_166,buff0_reg_n_167,buff0_reg_n_168}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    buff0_reg_i_14__2
       (.I0(buff1_reg_3),
        .I1(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306),
        .I2(buff1_reg_4),
        .I3(buff1_reg_5),
        .I4(sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301),
        .O(trunc_ln80_fu_227_p1[3]));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    buff0_reg_i_15__2
       (.I0(buff1_reg_3),
        .I1(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306),
        .I2(buff1_reg_4),
        .I3(buff1_reg_0),
        .I4(buff1_reg_1),
        .I5(sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301),
        .O(trunc_ln80_fu_227_p1[2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    buff0_reg_i_16__1
       (.I0(buff1_reg_0),
        .I1(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306),
        .I2(buff1_reg_1),
        .I3(sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301),
        .I4(buff1_reg_2),
        .O(trunc_ln80_fu_227_p1[1]));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A[13:1],trunc_ln80_fu_227_p1,A[0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154,buff0_reg_n_155,buff0_reg_n_156,buff0_reg_n_157,buff0_reg_n_158,buff0_reg_n_159,buff0_reg_n_160,buff0_reg_n_161,buff0_reg_n_162,buff0_reg_n_163,buff0_reg_n_164,buff0_reg_n_165,buff0_reg_n_166,buff0_reg_n_167,buff0_reg_n_168}),
        .PCOUT({buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154,buff1_reg_n_155,buff1_reg_n_156,buff1_reg_n_157,buff1_reg_n_158,buff1_reg_n_159,buff1_reg_n_160,buff1_reg_n_161,buff1_reg_n_162,buff1_reg_n_163,buff1_reg_n_164,buff1_reg_n_165,buff1_reg_n_166,buff1_reg_n_167,buff1_reg_n_168}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff2_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156,tmp_product_n_157,tmp_product_n_158,tmp_product_n_159,tmp_product_n_160,tmp_product_n_161,tmp_product_n_162,tmp_product_n_163,tmp_product_n_164,tmp_product_n_165,tmp_product_n_166,tmp_product_n_167,tmp_product_n_168}),
        .PCOUT({buff2_reg_n_121,buff2_reg_n_122,buff2_reg_n_123,buff2_reg_n_124,buff2_reg_n_125,buff2_reg_n_126,buff2_reg_n_127,buff2_reg_n_128,buff2_reg_n_129,buff2_reg_n_130,buff2_reg_n_131,buff2_reg_n_132,buff2_reg_n_133,buff2_reg_n_134,buff2_reg_n_135,buff2_reg_n_136,buff2_reg_n_137,buff2_reg_n_138,buff2_reg_n_139,buff2_reg_n_140,buff2_reg_n_141,buff2_reg_n_142,buff2_reg_n_143,buff2_reg_n_144,buff2_reg_n_145,buff2_reg_n_146,buff2_reg_n_147,buff2_reg_n_148,buff2_reg_n_149,buff2_reg_n_150,buff2_reg_n_151,buff2_reg_n_152,buff2_reg_n_153,buff2_reg_n_154,buff2_reg_n_155,buff2_reg_n_156,buff2_reg_n_157,buff2_reg_n_158,buff2_reg_n_159,buff2_reg_n_160,buff2_reg_n_161,buff2_reg_n_162,buff2_reg_n_163,buff2_reg_n_164,buff2_reg_n_165,buff2_reg_n_166,buff2_reg_n_167,buff2_reg_n_168}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,D}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_0}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154,buff1_reg_n_155,buff1_reg_n_156,buff1_reg_n_157,buff1_reg_n_158,buff1_reg_n_159,buff1_reg_n_160,buff1_reg_n_161,buff1_reg_n_162,buff1_reg_n_163,buff1_reg_n_164,buff1_reg_n_165,buff1_reg_n_166,buff1_reg_n_167,buff1_reg_n_168}),
        .PCOUT({tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156,tmp_product_n_157,tmp_product_n_158,tmp_product_n_159,tmp_product_n_160,tmp_product_n_161,tmp_product_n_162,tmp_product_n_163,tmp_product_n_164,tmp_product_n_165,tmp_product_n_166,tmp_product_n_167,tmp_product_n_168}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,b_reg}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,a_reg}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105,tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_0}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff2_reg_n_121,buff2_reg_n_122,buff2_reg_n_123,buff2_reg_n_124,buff2_reg_n_125,buff2_reg_n_126,buff2_reg_n_127,buff2_reg_n_128,buff2_reg_n_129,buff2_reg_n_130,buff2_reg_n_131,buff2_reg_n_132,buff2_reg_n_133,buff2_reg_n_134,buff2_reg_n_135,buff2_reg_n_136,buff2_reg_n_137,buff2_reg_n_138,buff2_reg_n_139,buff2_reg_n_140,buff2_reg_n_141,buff2_reg_n_142,buff2_reg_n_143,buff2_reg_n_144,buff2_reg_n_145,buff2_reg_n_146,buff2_reg_n_147,buff2_reg_n_148,buff2_reg_n_149,buff2_reg_n_150,buff2_reg_n_151,buff2_reg_n_152,buff2_reg_n_153,buff2_reg_n_154,buff2_reg_n_155,buff2_reg_n_156,buff2_reg_n_157,buff2_reg_n_158,buff2_reg_n_159,buff2_reg_n_160,buff2_reg_n_161,buff2_reg_n_162,buff2_reg_n_163,buff2_reg_n_164,buff2_reg_n_165,buff2_reg_n_166,buff2_reg_n_167,buff2_reg_n_168}),
        .PCOUT({tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155,tmp_product__0_n_156,tmp_product__0_n_157,tmp_product__0_n_158,tmp_product__0_n_159,tmp_product__0_n_160,tmp_product__0_n_161,tmp_product__0_n_162,tmp_product__0_n_163,tmp_product__0_n_164,tmp_product__0_n_165,tmp_product__0_n_166,tmp_product__0_n_167,tmp_product__0_n_168}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_mul_64s_25ns_64_5_1
   (\buff2_reg[63]_0 ,
    Q,
    ap_clk,
    tmp_product__0_0,
    buff1_reg__0_0,
    out,
    buff1_reg_0);
  output [63:0]\buff2_reg[63]_0 ;
  input [1:0]Q;
  input ap_clk;
  input [24:0]tmp_product__0_0;
  input buff1_reg__0_0;
  input [63:0]out;
  input [40:0]buff1_reg_0;

  wire [1:0]Q;
  wire ap_clk;
  wire buff0_reg__0_i_10_n_15;
  wire buff0_reg__0_i_11_n_15;
  wire buff0_reg__0_i_12_n_15;
  wire buff0_reg__0_i_13_n_15;
  wire buff0_reg__0_i_14_n_15;
  wire buff0_reg__0_i_15_n_15;
  wire buff0_reg__0_i_16_n_15;
  wire buff0_reg__0_i_17_n_15;
  wire buff0_reg__0_i_18_n_15;
  wire buff0_reg__0_i_19_n_15;
  wire buff0_reg__0_i_1__0_n_15;
  wire buff0_reg__0_i_1__0_n_16;
  wire buff0_reg__0_i_1__0_n_17;
  wire buff0_reg__0_i_1__0_n_18;
  wire buff0_reg__0_i_20_n_15;
  wire buff0_reg__0_i_21_n_15;
  wire buff0_reg__0_i_22_n_15;
  wire buff0_reg__0_i_23_n_15;
  wire buff0_reg__0_i_24_n_15;
  wire buff0_reg__0_i_25_n_15;
  wire buff0_reg__0_i_2__0_n_15;
  wire buff0_reg__0_i_2__0_n_16;
  wire buff0_reg__0_i_2__0_n_17;
  wire buff0_reg__0_i_2__0_n_18;
  wire buff0_reg__0_i_3__0_n_15;
  wire buff0_reg__0_i_3__0_n_16;
  wire buff0_reg__0_i_3__0_n_17;
  wire buff0_reg__0_i_3__0_n_18;
  wire buff0_reg__0_i_4__0_n_15;
  wire buff0_reg__0_i_4__0_n_16;
  wire buff0_reg__0_i_4__0_n_17;
  wire buff0_reg__0_i_4__0_n_18;
  wire buff0_reg__0_i_5__0_n_15;
  wire buff0_reg__0_i_5__0_n_16;
  wire buff0_reg__0_i_5__0_n_17;
  wire buff0_reg__0_i_5__0_n_18;
  wire buff0_reg__0_i_6_n_15;
  wire buff0_reg__0_i_7_n_15;
  wire buff0_reg__0_i_8_n_15;
  wire buff0_reg__0_i_9_n_15;
  wire buff0_reg__0_n_121;
  wire buff0_reg__0_n_122;
  wire buff0_reg__0_n_123;
  wire buff0_reg__0_n_124;
  wire buff0_reg__0_n_125;
  wire buff0_reg__0_n_126;
  wire buff0_reg__0_n_127;
  wire buff0_reg__0_n_128;
  wire buff0_reg__0_n_129;
  wire buff0_reg__0_n_130;
  wire buff0_reg__0_n_131;
  wire buff0_reg__0_n_132;
  wire buff0_reg__0_n_133;
  wire buff0_reg__0_n_134;
  wire buff0_reg__0_n_135;
  wire buff0_reg__0_n_136;
  wire buff0_reg__0_n_137;
  wire buff0_reg__0_n_138;
  wire buff0_reg__0_n_139;
  wire buff0_reg__0_n_140;
  wire buff0_reg__0_n_141;
  wire buff0_reg__0_n_142;
  wire buff0_reg__0_n_143;
  wire buff0_reg__0_n_144;
  wire buff0_reg__0_n_145;
  wire buff0_reg__0_n_146;
  wire buff0_reg__0_n_147;
  wire buff0_reg__0_n_148;
  wire buff0_reg__0_n_149;
  wire buff0_reg__0_n_150;
  wire buff0_reg__0_n_151;
  wire buff0_reg__0_n_152;
  wire buff0_reg__0_n_153;
  wire buff0_reg__0_n_154;
  wire buff0_reg__0_n_155;
  wire buff0_reg__0_n_156;
  wire buff0_reg__0_n_157;
  wire buff0_reg__0_n_158;
  wire buff0_reg__0_n_159;
  wire buff0_reg__0_n_160;
  wire buff0_reg__0_n_161;
  wire buff0_reg__0_n_162;
  wire buff0_reg__0_n_163;
  wire buff0_reg__0_n_164;
  wire buff0_reg__0_n_165;
  wire buff0_reg__0_n_166;
  wire buff0_reg__0_n_167;
  wire buff0_reg__0_n_168;
  wire buff0_reg__1_i_10_n_15;
  wire buff0_reg__1_i_11_n_15;
  wire buff0_reg__1_i_12_n_15;
  wire buff0_reg__1_i_13_n_15;
  wire buff0_reg__1_i_14_n_15;
  wire buff0_reg__1_i_15_n_15;
  wire buff0_reg__1_i_16_n_15;
  wire buff0_reg__1_i_17_n_15;
  wire buff0_reg__1_i_18_n_15;
  wire buff0_reg__1_i_19_n_15;
  wire buff0_reg__1_i_1__0_n_15;
  wire buff0_reg__1_i_1__0_n_16;
  wire buff0_reg__1_i_1__0_n_17;
  wire buff0_reg__1_i_1__0_n_18;
  wire buff0_reg__1_i_20_n_15;
  wire buff0_reg__1_i_2__0_n_15;
  wire buff0_reg__1_i_2__0_n_16;
  wire buff0_reg__1_i_2__0_n_17;
  wire buff0_reg__1_i_2__0_n_18;
  wire buff0_reg__1_i_3__0_n_15;
  wire buff0_reg__1_i_3__0_n_16;
  wire buff0_reg__1_i_3__0_n_17;
  wire buff0_reg__1_i_3__0_n_18;
  wire buff0_reg__1_i_4__0_n_15;
  wire buff0_reg__1_i_4__0_n_16;
  wire buff0_reg__1_i_4__0_n_17;
  wire buff0_reg__1_i_4__0_n_18;
  wire buff0_reg__1_i_5_n_15;
  wire buff0_reg__1_i_6_n_15;
  wire buff0_reg__1_i_7_n_15;
  wire buff0_reg__1_i_8_n_15;
  wire buff0_reg__1_i_9_n_15;
  wire buff0_reg__1_n_100;
  wire buff0_reg__1_n_101;
  wire buff0_reg__1_n_102;
  wire buff0_reg__1_n_103;
  wire buff0_reg__1_n_104;
  wire buff0_reg__1_n_105;
  wire buff0_reg__1_n_106;
  wire buff0_reg__1_n_107;
  wire buff0_reg__1_n_108;
  wire buff0_reg__1_n_109;
  wire buff0_reg__1_n_110;
  wire buff0_reg__1_n_111;
  wire buff0_reg__1_n_112;
  wire buff0_reg__1_n_113;
  wire buff0_reg__1_n_114;
  wire buff0_reg__1_n_115;
  wire buff0_reg__1_n_116;
  wire buff0_reg__1_n_117;
  wire buff0_reg__1_n_118;
  wire buff0_reg__1_n_119;
  wire buff0_reg__1_n_120;
  wire buff0_reg__1_n_121;
  wire buff0_reg__1_n_122;
  wire buff0_reg__1_n_123;
  wire buff0_reg__1_n_124;
  wire buff0_reg__1_n_125;
  wire buff0_reg__1_n_126;
  wire buff0_reg__1_n_127;
  wire buff0_reg__1_n_128;
  wire buff0_reg__1_n_129;
  wire buff0_reg__1_n_130;
  wire buff0_reg__1_n_131;
  wire buff0_reg__1_n_132;
  wire buff0_reg__1_n_133;
  wire buff0_reg__1_n_134;
  wire buff0_reg__1_n_135;
  wire buff0_reg__1_n_136;
  wire buff0_reg__1_n_137;
  wire buff0_reg__1_n_138;
  wire buff0_reg__1_n_139;
  wire buff0_reg__1_n_140;
  wire buff0_reg__1_n_141;
  wire buff0_reg__1_n_142;
  wire buff0_reg__1_n_143;
  wire buff0_reg__1_n_144;
  wire buff0_reg__1_n_145;
  wire buff0_reg__1_n_146;
  wire buff0_reg__1_n_147;
  wire buff0_reg__1_n_148;
  wire buff0_reg__1_n_149;
  wire buff0_reg__1_n_150;
  wire buff0_reg__1_n_151;
  wire buff0_reg__1_n_152;
  wire buff0_reg__1_n_153;
  wire buff0_reg__1_n_154;
  wire buff0_reg__1_n_155;
  wire buff0_reg__1_n_156;
  wire buff0_reg__1_n_157;
  wire buff0_reg__1_n_158;
  wire buff0_reg__1_n_159;
  wire buff0_reg__1_n_160;
  wire buff0_reg__1_n_161;
  wire buff0_reg__1_n_162;
  wire buff0_reg__1_n_163;
  wire buff0_reg__1_n_164;
  wire buff0_reg__1_n_165;
  wire buff0_reg__1_n_166;
  wire buff0_reg__1_n_167;
  wire buff0_reg__1_n_168;
  wire buff0_reg__1_n_73;
  wire buff0_reg__1_n_74;
  wire buff0_reg__1_n_75;
  wire buff0_reg__1_n_76;
  wire buff0_reg__1_n_77;
  wire buff0_reg__1_n_78;
  wire buff0_reg__1_n_79;
  wire buff0_reg__1_n_80;
  wire buff0_reg__1_n_81;
  wire buff0_reg__1_n_82;
  wire buff0_reg__1_n_83;
  wire buff0_reg__1_n_84;
  wire buff0_reg__1_n_85;
  wire buff0_reg__1_n_86;
  wire buff0_reg__1_n_87;
  wire buff0_reg__1_n_88;
  wire buff0_reg__1_n_89;
  wire buff0_reg__1_n_90;
  wire buff0_reg__1_n_91;
  wire buff0_reg__1_n_92;
  wire buff0_reg__1_n_93;
  wire buff0_reg__1_n_94;
  wire buff0_reg__1_n_95;
  wire buff0_reg__1_n_96;
  wire buff0_reg__1_n_97;
  wire buff0_reg__1_n_98;
  wire buff0_reg__1_n_99;
  wire buff0_reg_i_2__1_n_16;
  wire buff0_reg_i_2__1_n_17;
  wire buff0_reg_i_2__1_n_18;
  wire buff0_reg_i_3__1_n_15;
  wire buff0_reg_i_3__1_n_16;
  wire buff0_reg_i_3__1_n_17;
  wire buff0_reg_i_3__1_n_18;
  wire buff0_reg_i_4__1_n_15;
  wire buff0_reg_i_4__1_n_16;
  wire buff0_reg_i_4__1_n_17;
  wire buff0_reg_i_4__1_n_18;
  wire buff0_reg_i_5__1_n_15;
  wire buff0_reg_i_5__1_n_16;
  wire buff0_reg_i_5__1_n_17;
  wire buff0_reg_i_5__1_n_18;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_154;
  wire buff0_reg_n_155;
  wire buff0_reg_n_156;
  wire buff0_reg_n_157;
  wire buff0_reg_n_158;
  wire buff0_reg_n_159;
  wire buff0_reg_n_160;
  wire buff0_reg_n_161;
  wire buff0_reg_n_162;
  wire buff0_reg_n_163;
  wire buff0_reg_n_164;
  wire buff0_reg_n_165;
  wire buff0_reg_n_166;
  wire buff0_reg_n_167;
  wire buff0_reg_n_168;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire \buff1_reg[0]__0_n_15 ;
  wire \buff1_reg[0]__1_n_15 ;
  wire \buff1_reg[10]__0_n_15 ;
  wire \buff1_reg[10]__1_n_15 ;
  wire \buff1_reg[11]__0_n_15 ;
  wire \buff1_reg[11]__1_n_15 ;
  wire \buff1_reg[12]__0_n_15 ;
  wire \buff1_reg[12]__1_n_15 ;
  wire \buff1_reg[13]__0_n_15 ;
  wire \buff1_reg[13]__1_n_15 ;
  wire \buff1_reg[14]__0_n_15 ;
  wire \buff1_reg[14]__1_n_15 ;
  wire \buff1_reg[15]__0_n_15 ;
  wire \buff1_reg[15]__1_n_15 ;
  wire \buff1_reg[16]__0_n_15 ;
  wire \buff1_reg[16]__1_n_15 ;
  wire \buff1_reg[1]__0_n_15 ;
  wire \buff1_reg[1]__1_n_15 ;
  wire \buff1_reg[2]__0_n_15 ;
  wire \buff1_reg[2]__1_n_15 ;
  wire \buff1_reg[3]__0_n_15 ;
  wire \buff1_reg[3]__1_n_15 ;
  wire \buff1_reg[4]__0_n_15 ;
  wire \buff1_reg[4]__1_n_15 ;
  wire \buff1_reg[5]__0_n_15 ;
  wire \buff1_reg[5]__1_n_15 ;
  wire \buff1_reg[6]__0_n_15 ;
  wire \buff1_reg[6]__1_n_15 ;
  wire \buff1_reg[7]__0_n_15 ;
  wire \buff1_reg[7]__1_n_15 ;
  wire \buff1_reg[8]__0_n_15 ;
  wire \buff1_reg[8]__1_n_15 ;
  wire \buff1_reg[9]__0_n_15 ;
  wire \buff1_reg[9]__1_n_15 ;
  wire [40:0]buff1_reg_0;
  wire buff1_reg__0_0;
  wire buff1_reg__0_n_100;
  wire buff1_reg__0_n_101;
  wire buff1_reg__0_n_102;
  wire buff1_reg__0_n_103;
  wire buff1_reg__0_n_104;
  wire buff1_reg__0_n_105;
  wire buff1_reg__0_n_106;
  wire buff1_reg__0_n_107;
  wire buff1_reg__0_n_108;
  wire buff1_reg__0_n_109;
  wire buff1_reg__0_n_110;
  wire buff1_reg__0_n_111;
  wire buff1_reg__0_n_112;
  wire buff1_reg__0_n_113;
  wire buff1_reg__0_n_114;
  wire buff1_reg__0_n_115;
  wire buff1_reg__0_n_116;
  wire buff1_reg__0_n_117;
  wire buff1_reg__0_n_118;
  wire buff1_reg__0_n_119;
  wire buff1_reg__0_n_120;
  wire buff1_reg__0_n_73;
  wire buff1_reg__0_n_74;
  wire buff1_reg__0_n_75;
  wire buff1_reg__0_n_76;
  wire buff1_reg__0_n_77;
  wire buff1_reg__0_n_78;
  wire buff1_reg__0_n_79;
  wire buff1_reg__0_n_80;
  wire buff1_reg__0_n_81;
  wire buff1_reg__0_n_82;
  wire buff1_reg__0_n_83;
  wire buff1_reg__0_n_84;
  wire buff1_reg__0_n_85;
  wire buff1_reg__0_n_86;
  wire buff1_reg__0_n_87;
  wire buff1_reg__0_n_88;
  wire buff1_reg__0_n_89;
  wire buff1_reg__0_n_90;
  wire buff1_reg__0_n_91;
  wire buff1_reg__0_n_92;
  wire buff1_reg__0_n_93;
  wire buff1_reg__0_n_94;
  wire buff1_reg__0_n_95;
  wire buff1_reg__0_n_96;
  wire buff1_reg__0_n_97;
  wire buff1_reg__0_n_98;
  wire buff1_reg__0_n_99;
  wire [63:33]buff1_reg__2;
  wire buff1_reg_n_100;
  wire buff1_reg_n_101;
  wire buff1_reg_n_102;
  wire buff1_reg_n_103;
  wire buff1_reg_n_104;
  wire buff1_reg_n_105;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_73;
  wire buff1_reg_n_74;
  wire buff1_reg_n_75;
  wire buff1_reg_n_76;
  wire buff1_reg_n_77;
  wire buff1_reg_n_78;
  wire buff1_reg_n_79;
  wire buff1_reg_n_80;
  wire buff1_reg_n_81;
  wire buff1_reg_n_82;
  wire buff1_reg_n_83;
  wire buff1_reg_n_84;
  wire buff1_reg_n_85;
  wire buff1_reg_n_86;
  wire buff1_reg_n_87;
  wire buff1_reg_n_88;
  wire buff1_reg_n_89;
  wire buff1_reg_n_90;
  wire buff1_reg_n_91;
  wire buff1_reg_n_92;
  wire buff1_reg_n_93;
  wire buff1_reg_n_94;
  wire buff1_reg_n_95;
  wire buff1_reg_n_96;
  wire buff1_reg_n_97;
  wire buff1_reg_n_98;
  wire buff1_reg_n_99;
  wire \buff2[36]_i_2_n_15 ;
  wire \buff2[36]_i_3_n_15 ;
  wire \buff2[36]_i_4_n_15 ;
  wire \buff2[40]_i_2_n_15 ;
  wire \buff2[40]_i_3_n_15 ;
  wire \buff2[40]_i_4_n_15 ;
  wire \buff2[40]_i_5_n_15 ;
  wire \buff2[44]_i_2_n_15 ;
  wire \buff2[44]_i_3_n_15 ;
  wire \buff2[44]_i_4_n_15 ;
  wire \buff2[44]_i_5_n_15 ;
  wire \buff2[48]_i_2_n_15 ;
  wire \buff2[48]_i_3_n_15 ;
  wire \buff2[48]_i_4_n_15 ;
  wire \buff2[48]_i_5_n_15 ;
  wire \buff2[52]_i_2_n_15 ;
  wire \buff2[52]_i_3_n_15 ;
  wire \buff2[52]_i_4_n_15 ;
  wire \buff2[52]_i_5_n_15 ;
  wire \buff2[52]_i_6_n_15 ;
  wire \buff2[56]_i_2_n_15 ;
  wire \buff2[56]_i_3_n_15 ;
  wire \buff2[56]_i_4_n_15 ;
  wire \buff2[56]_i_5_n_15 ;
  wire \buff2[56]_i_6_n_15 ;
  wire \buff2[56]_i_7_n_15 ;
  wire \buff2[56]_i_8_n_15 ;
  wire \buff2[56]_i_9_n_15 ;
  wire \buff2[60]_i_2_n_15 ;
  wire \buff2[60]_i_3_n_15 ;
  wire \buff2[60]_i_4_n_15 ;
  wire \buff2[60]_i_5_n_15 ;
  wire \buff2[60]_i_6_n_15 ;
  wire \buff2[60]_i_7_n_15 ;
  wire \buff2[60]_i_8_n_15 ;
  wire \buff2[60]_i_9_n_15 ;
  wire \buff2[63]_i_2_n_15 ;
  wire \buff2[63]_i_3_n_15 ;
  wire \buff2[63]_i_4_n_15 ;
  wire \buff2[63]_i_5_n_15 ;
  wire \buff2[63]_i_6_n_15 ;
  wire \buff2_reg[36]_i_1_n_15 ;
  wire \buff2_reg[36]_i_1_n_16 ;
  wire \buff2_reg[36]_i_1_n_17 ;
  wire \buff2_reg[36]_i_1_n_18 ;
  wire \buff2_reg[40]_i_1_n_15 ;
  wire \buff2_reg[40]_i_1_n_16 ;
  wire \buff2_reg[40]_i_1_n_17 ;
  wire \buff2_reg[40]_i_1_n_18 ;
  wire \buff2_reg[44]_i_1_n_15 ;
  wire \buff2_reg[44]_i_1_n_16 ;
  wire \buff2_reg[44]_i_1_n_17 ;
  wire \buff2_reg[44]_i_1_n_18 ;
  wire \buff2_reg[48]_i_1_n_15 ;
  wire \buff2_reg[48]_i_1_n_16 ;
  wire \buff2_reg[48]_i_1_n_17 ;
  wire \buff2_reg[48]_i_1_n_18 ;
  wire \buff2_reg[52]_i_1_n_15 ;
  wire \buff2_reg[52]_i_1_n_16 ;
  wire \buff2_reg[52]_i_1_n_17 ;
  wire \buff2_reg[52]_i_1_n_18 ;
  wire \buff2_reg[56]_i_1_n_15 ;
  wire \buff2_reg[56]_i_1_n_16 ;
  wire \buff2_reg[56]_i_1_n_17 ;
  wire \buff2_reg[56]_i_1_n_18 ;
  wire \buff2_reg[60]_i_1_n_15 ;
  wire \buff2_reg[60]_i_1_n_16 ;
  wire \buff2_reg[60]_i_1_n_17 ;
  wire \buff2_reg[60]_i_1_n_18 ;
  wire [63:0]\buff2_reg[63]_0 ;
  wire \buff2_reg[63]_i_1_n_17 ;
  wire \buff2_reg[63]_i_1_n_18 ;
  wire [63:0]out;
  wire [63:0]sumB_1_fu_331_p2;
  wire sumB_1_reg_6360;
  wire [24:0]tmp_product__0_0;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_154;
  wire tmp_product__0_n_155;
  wire tmp_product__0_n_156;
  wire tmp_product__0_n_157;
  wire tmp_product__0_n_158;
  wire tmp_product__0_n_159;
  wire tmp_product__0_n_160;
  wire tmp_product__0_n_161;
  wire tmp_product__0_n_162;
  wire tmp_product__0_n_163;
  wire tmp_product__0_n_164;
  wire tmp_product__0_n_165;
  wire tmp_product__0_n_166;
  wire tmp_product__0_n_167;
  wire tmp_product__0_n_168;
  wire tmp_product_i_1__0_n_15;
  wire tmp_product_i_1__0_n_16;
  wire tmp_product_i_1__0_n_17;
  wire tmp_product_i_1__0_n_18;
  wire tmp_product_i_2__0_n_15;
  wire tmp_product_i_2__0_n_16;
  wire tmp_product_i_2__0_n_17;
  wire tmp_product_i_2__0_n_18;
  wire tmp_product_i_3__0_n_15;
  wire tmp_product_i_3__0_n_16;
  wire tmp_product_i_3__0_n_17;
  wire tmp_product_i_3__0_n_18;
  wire tmp_product_i_4_n_15;
  wire tmp_product_i_5_n_15;
  wire tmp_product_i_6_n_15;
  wire tmp_product_i_7_n_15;
  wire tmp_product_i_8_n_15;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_154;
  wire tmp_product_n_155;
  wire tmp_product_n_156;
  wire tmp_product_n_157;
  wire tmp_product_n_158;
  wire tmp_product_n_159;
  wire tmp_product_n_160;
  wire tmp_product_n_161;
  wire tmp_product_n_162;
  wire tmp_product_n_163;
  wire tmp_product_n_164;
  wire tmp_product_n_165;
  wire tmp_product_n_166;
  wire tmp_product_n_167;
  wire tmp_product_n_168;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg__0_P_UNCONNECTED;
  wire NLW_buff0_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg__1_CARRYOUT_UNCONNECTED;
  wire [3:3]NLW_buff0_reg_i_2__1_CO_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_PCOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg__0_PCOUT_UNCONNECTED;
  wire [3:2]\NLW_buff2_reg[63]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_buff2_reg[63]_i_1_O_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_product__0_P_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 13x18 8}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product__0_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({sumB_1_fu_331_p2[63],sumB_1_fu_331_p2[63],sumB_1_fu_331_p2[63],sumB_1_fu_331_p2[63],sumB_1_fu_331_p2[63],sumB_1_fu_331_p2[63:51]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[0]),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(sumB_1_reg_6360),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154,buff0_reg_n_155,buff0_reg_n_156,buff0_reg_n_157,buff0_reg_n_158,buff0_reg_n_159,buff0_reg_n_160,buff0_reg_n_161,buff0_reg_n_162,buff0_reg_n_163,buff0_reg_n_164,buff0_reg_n_165,buff0_reg_n_166,buff0_reg_n_167,buff0_reg_n_168}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x9 8}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sumB_1_fu_331_p2[33:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product__0_0[24:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(sumB_1_reg_6360),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg__0_OVERFLOW_UNCONNECTED),
        .P(NLW_buff0_reg__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg__0_n_121,buff0_reg__0_n_122,buff0_reg__0_n_123,buff0_reg__0_n_124,buff0_reg__0_n_125,buff0_reg__0_n_126,buff0_reg__0_n_127,buff0_reg__0_n_128,buff0_reg__0_n_129,buff0_reg__0_n_130,buff0_reg__0_n_131,buff0_reg__0_n_132,buff0_reg__0_n_133,buff0_reg__0_n_134,buff0_reg__0_n_135,buff0_reg__0_n_136,buff0_reg__0_n_137,buff0_reg__0_n_138,buff0_reg__0_n_139,buff0_reg__0_n_140,buff0_reg__0_n_141,buff0_reg__0_n_142,buff0_reg__0_n_143,buff0_reg__0_n_144,buff0_reg__0_n_145,buff0_reg__0_n_146,buff0_reg__0_n_147,buff0_reg__0_n_148,buff0_reg__0_n_149,buff0_reg__0_n_150,buff0_reg__0_n_151,buff0_reg__0_n_152,buff0_reg__0_n_153,buff0_reg__0_n_154,buff0_reg__0_n_155,buff0_reg__0_n_156,buff0_reg__0_n_157,buff0_reg__0_n_158,buff0_reg__0_n_159,buff0_reg__0_n_160,buff0_reg__0_n_161,buff0_reg__0_n_162,buff0_reg__0_n_163,buff0_reg__0_n_164,buff0_reg__0_n_165,buff0_reg__0_n_166,buff0_reg__0_n_167,buff0_reg__0_n_168}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__0_i_10
       (.I0(out[31]),
        .I1(buff1_reg_0[31]),
        .O(buff0_reg__0_i_10_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__0_i_11
       (.I0(out[30]),
        .I1(buff1_reg_0[30]),
        .O(buff0_reg__0_i_11_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__0_i_12
       (.I0(out[29]),
        .I1(buff1_reg_0[29]),
        .O(buff0_reg__0_i_12_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__0_i_13
       (.I0(out[28]),
        .I1(buff1_reg_0[28]),
        .O(buff0_reg__0_i_13_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__0_i_14
       (.I0(out[27]),
        .I1(buff1_reg_0[27]),
        .O(buff0_reg__0_i_14_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__0_i_15
       (.I0(out[26]),
        .I1(buff1_reg_0[26]),
        .O(buff0_reg__0_i_15_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__0_i_16
       (.I0(out[25]),
        .I1(buff1_reg_0[25]),
        .O(buff0_reg__0_i_16_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__0_i_17
       (.I0(out[24]),
        .I1(buff1_reg_0[24]),
        .O(buff0_reg__0_i_17_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__0_i_18
       (.I0(out[23]),
        .I1(buff1_reg_0[23]),
        .O(buff0_reg__0_i_18_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__0_i_19
       (.I0(out[22]),
        .I1(buff1_reg_0[22]),
        .O(buff0_reg__0_i_19_n_15));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff0_reg__0_i_1__0
       (.CI(buff0_reg__0_i_2__0_n_15),
        .CO({buff0_reg__0_i_1__0_n_15,buff0_reg__0_i_1__0_n_16,buff0_reg__0_i_1__0_n_17,buff0_reg__0_i_1__0_n_18}),
        .CYINIT(1'b0),
        .DI(out[35:32]),
        .O(sumB_1_fu_331_p2[35:32]),
        .S({buff0_reg__0_i_6_n_15,buff0_reg__0_i_7_n_15,buff0_reg__0_i_8_n_15,buff0_reg__0_i_9_n_15}));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__0_i_20
       (.I0(out[21]),
        .I1(buff1_reg_0[21]),
        .O(buff0_reg__0_i_20_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__0_i_21
       (.I0(out[20]),
        .I1(buff1_reg_0[20]),
        .O(buff0_reg__0_i_21_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__0_i_22
       (.I0(out[19]),
        .I1(buff1_reg_0[19]),
        .O(buff0_reg__0_i_22_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__0_i_23
       (.I0(out[18]),
        .I1(buff1_reg_0[18]),
        .O(buff0_reg__0_i_23_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__0_i_24
       (.I0(out[17]),
        .I1(buff1_reg_0[17]),
        .O(buff0_reg__0_i_24_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__0_i_25
       (.I0(out[16]),
        .I1(buff1_reg_0[16]),
        .O(buff0_reg__0_i_25_n_15));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff0_reg__0_i_2__0
       (.CI(buff0_reg__0_i_3__0_n_15),
        .CO({buff0_reg__0_i_2__0_n_15,buff0_reg__0_i_2__0_n_16,buff0_reg__0_i_2__0_n_17,buff0_reg__0_i_2__0_n_18}),
        .CYINIT(1'b0),
        .DI(out[31:28]),
        .O(sumB_1_fu_331_p2[31:28]),
        .S({buff0_reg__0_i_10_n_15,buff0_reg__0_i_11_n_15,buff0_reg__0_i_12_n_15,buff0_reg__0_i_13_n_15}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff0_reg__0_i_3__0
       (.CI(buff0_reg__0_i_4__0_n_15),
        .CO({buff0_reg__0_i_3__0_n_15,buff0_reg__0_i_3__0_n_16,buff0_reg__0_i_3__0_n_17,buff0_reg__0_i_3__0_n_18}),
        .CYINIT(1'b0),
        .DI(out[27:24]),
        .O(sumB_1_fu_331_p2[27:24]),
        .S({buff0_reg__0_i_14_n_15,buff0_reg__0_i_15_n_15,buff0_reg__0_i_16_n_15,buff0_reg__0_i_17_n_15}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff0_reg__0_i_4__0
       (.CI(buff0_reg__0_i_5__0_n_15),
        .CO({buff0_reg__0_i_4__0_n_15,buff0_reg__0_i_4__0_n_16,buff0_reg__0_i_4__0_n_17,buff0_reg__0_i_4__0_n_18}),
        .CYINIT(1'b0),
        .DI(out[23:20]),
        .O(sumB_1_fu_331_p2[23:20]),
        .S({buff0_reg__0_i_18_n_15,buff0_reg__0_i_19_n_15,buff0_reg__0_i_20_n_15,buff0_reg__0_i_21_n_15}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff0_reg__0_i_5__0
       (.CI(buff0_reg__1_i_1__0_n_15),
        .CO({buff0_reg__0_i_5__0_n_15,buff0_reg__0_i_5__0_n_16,buff0_reg__0_i_5__0_n_17,buff0_reg__0_i_5__0_n_18}),
        .CYINIT(1'b0),
        .DI(out[19:16]),
        .O(sumB_1_fu_331_p2[19:16]),
        .S({buff0_reg__0_i_22_n_15,buff0_reg__0_i_23_n_15,buff0_reg__0_i_24_n_15,buff0_reg__0_i_25_n_15}));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__0_i_6
       (.I0(out[35]),
        .I1(buff1_reg_0[35]),
        .O(buff0_reg__0_i_6_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__0_i_7
       (.I0(out[34]),
        .I1(buff1_reg_0[34]),
        .O(buff0_reg__0_i_7_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__0_i_8
       (.I0(out[33]),
        .I1(buff1_reg_0[33]),
        .O(buff0_reg__0_i_8_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__0_i_9
       (.I0(out[32]),
        .I1(buff1_reg_0[32]),
        .O(buff0_reg__0_i_9_n_15));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 8}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sumB_1_fu_331_p2[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,tmp_product__0_0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(sumB_1_reg_6360),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg__1_OVERFLOW_UNCONNECTED),
        .P({buff0_reg__1_n_73,buff0_reg__1_n_74,buff0_reg__1_n_75,buff0_reg__1_n_76,buff0_reg__1_n_77,buff0_reg__1_n_78,buff0_reg__1_n_79,buff0_reg__1_n_80,buff0_reg__1_n_81,buff0_reg__1_n_82,buff0_reg__1_n_83,buff0_reg__1_n_84,buff0_reg__1_n_85,buff0_reg__1_n_86,buff0_reg__1_n_87,buff0_reg__1_n_88,buff0_reg__1_n_89,buff0_reg__1_n_90,buff0_reg__1_n_91,buff0_reg__1_n_92,buff0_reg__1_n_93,buff0_reg__1_n_94,buff0_reg__1_n_95,buff0_reg__1_n_96,buff0_reg__1_n_97,buff0_reg__1_n_98,buff0_reg__1_n_99,buff0_reg__1_n_100,buff0_reg__1_n_101,buff0_reg__1_n_102,buff0_reg__1_n_103,buff0_reg__1_n_104,buff0_reg__1_n_105,buff0_reg__1_n_106,buff0_reg__1_n_107,buff0_reg__1_n_108,buff0_reg__1_n_109,buff0_reg__1_n_110,buff0_reg__1_n_111,buff0_reg__1_n_112,buff0_reg__1_n_113,buff0_reg__1_n_114,buff0_reg__1_n_115,buff0_reg__1_n_116,buff0_reg__1_n_117,buff0_reg__1_n_118,buff0_reg__1_n_119,buff0_reg__1_n_120}),
        .PATTERNBDETECT(NLW_buff0_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg__1_n_121,buff0_reg__1_n_122,buff0_reg__1_n_123,buff0_reg__1_n_124,buff0_reg__1_n_125,buff0_reg__1_n_126,buff0_reg__1_n_127,buff0_reg__1_n_128,buff0_reg__1_n_129,buff0_reg__1_n_130,buff0_reg__1_n_131,buff0_reg__1_n_132,buff0_reg__1_n_133,buff0_reg__1_n_134,buff0_reg__1_n_135,buff0_reg__1_n_136,buff0_reg__1_n_137,buff0_reg__1_n_138,buff0_reg__1_n_139,buff0_reg__1_n_140,buff0_reg__1_n_141,buff0_reg__1_n_142,buff0_reg__1_n_143,buff0_reg__1_n_144,buff0_reg__1_n_145,buff0_reg__1_n_146,buff0_reg__1_n_147,buff0_reg__1_n_148,buff0_reg__1_n_149,buff0_reg__1_n_150,buff0_reg__1_n_151,buff0_reg__1_n_152,buff0_reg__1_n_153,buff0_reg__1_n_154,buff0_reg__1_n_155,buff0_reg__1_n_156,buff0_reg__1_n_157,buff0_reg__1_n_158,buff0_reg__1_n_159,buff0_reg__1_n_160,buff0_reg__1_n_161,buff0_reg__1_n_162,buff0_reg__1_n_163,buff0_reg__1_n_164,buff0_reg__1_n_165,buff0_reg__1_n_166,buff0_reg__1_n_167,buff0_reg__1_n_168}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg__1_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__1_i_10
       (.I0(out[10]),
        .I1(buff1_reg_0[10]),
        .O(buff0_reg__1_i_10_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__1_i_11
       (.I0(out[9]),
        .I1(buff1_reg_0[9]),
        .O(buff0_reg__1_i_11_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__1_i_12
       (.I0(out[8]),
        .I1(buff1_reg_0[8]),
        .O(buff0_reg__1_i_12_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__1_i_13
       (.I0(out[7]),
        .I1(buff1_reg_0[7]),
        .O(buff0_reg__1_i_13_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__1_i_14
       (.I0(out[6]),
        .I1(buff1_reg_0[6]),
        .O(buff0_reg__1_i_14_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__1_i_15
       (.I0(out[5]),
        .I1(buff1_reg_0[5]),
        .O(buff0_reg__1_i_15_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__1_i_16
       (.I0(out[4]),
        .I1(buff1_reg_0[4]),
        .O(buff0_reg__1_i_16_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__1_i_17
       (.I0(out[3]),
        .I1(buff1_reg_0[3]),
        .O(buff0_reg__1_i_17_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__1_i_18
       (.I0(out[2]),
        .I1(buff1_reg_0[2]),
        .O(buff0_reg__1_i_18_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__1_i_19
       (.I0(out[1]),
        .I1(buff1_reg_0[1]),
        .O(buff0_reg__1_i_19_n_15));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff0_reg__1_i_1__0
       (.CI(buff0_reg__1_i_2__0_n_15),
        .CO({buff0_reg__1_i_1__0_n_15,buff0_reg__1_i_1__0_n_16,buff0_reg__1_i_1__0_n_17,buff0_reg__1_i_1__0_n_18}),
        .CYINIT(1'b0),
        .DI(out[15:12]),
        .O(sumB_1_fu_331_p2[15:12]),
        .S({buff0_reg__1_i_5_n_15,buff0_reg__1_i_6_n_15,buff0_reg__1_i_7_n_15,buff0_reg__1_i_8_n_15}));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__1_i_20
       (.I0(out[0]),
        .I1(buff1_reg_0[0]),
        .O(buff0_reg__1_i_20_n_15));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff0_reg__1_i_2__0
       (.CI(buff0_reg__1_i_3__0_n_15),
        .CO({buff0_reg__1_i_2__0_n_15,buff0_reg__1_i_2__0_n_16,buff0_reg__1_i_2__0_n_17,buff0_reg__1_i_2__0_n_18}),
        .CYINIT(1'b0),
        .DI(out[11:8]),
        .O(sumB_1_fu_331_p2[11:8]),
        .S({buff0_reg__1_i_9_n_15,buff0_reg__1_i_10_n_15,buff0_reg__1_i_11_n_15,buff0_reg__1_i_12_n_15}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff0_reg__1_i_3__0
       (.CI(buff0_reg__1_i_4__0_n_15),
        .CO({buff0_reg__1_i_3__0_n_15,buff0_reg__1_i_3__0_n_16,buff0_reg__1_i_3__0_n_17,buff0_reg__1_i_3__0_n_18}),
        .CYINIT(1'b0),
        .DI(out[7:4]),
        .O(sumB_1_fu_331_p2[7:4]),
        .S({buff0_reg__1_i_13_n_15,buff0_reg__1_i_14_n_15,buff0_reg__1_i_15_n_15,buff0_reg__1_i_16_n_15}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff0_reg__1_i_4__0
       (.CI(1'b0),
        .CO({buff0_reg__1_i_4__0_n_15,buff0_reg__1_i_4__0_n_16,buff0_reg__1_i_4__0_n_17,buff0_reg__1_i_4__0_n_18}),
        .CYINIT(1'b0),
        .DI(out[3:0]),
        .O(sumB_1_fu_331_p2[3:0]),
        .S({buff0_reg__1_i_17_n_15,buff0_reg__1_i_18_n_15,buff0_reg__1_i_19_n_15,buff0_reg__1_i_20_n_15}));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__1_i_5
       (.I0(out[15]),
        .I1(buff1_reg_0[15]),
        .O(buff0_reg__1_i_5_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__1_i_6
       (.I0(out[14]),
        .I1(buff1_reg_0[14]),
        .O(buff0_reg__1_i_6_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__1_i_7
       (.I0(out[13]),
        .I1(buff1_reg_0[13]),
        .O(buff0_reg__1_i_7_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__1_i_8
       (.I0(out[12]),
        .I1(buff1_reg_0[12]),
        .O(buff0_reg__1_i_8_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__1_i_9
       (.I0(out[11]),
        .I1(buff1_reg_0[11]),
        .O(buff0_reg__1_i_9_n_15));
  LUT2 #(
    .INIT(4'h2)) 
    buff0_reg_i_1__1
       (.I0(Q[1]),
        .I1(buff1_reg__0_0),
        .O(sumB_1_reg_6360));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff0_reg_i_2__1
       (.CI(buff0_reg_i_3__1_n_15),
        .CO({NLW_buff0_reg_i_2__1_CO_UNCONNECTED[3],buff0_reg_i_2__1_n_16,buff0_reg_i_2__1_n_17,buff0_reg_i_2__1_n_18}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sumB_1_fu_331_p2[63:60]),
        .S(out[63:60]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff0_reg_i_3__1
       (.CI(buff0_reg_i_4__1_n_15),
        .CO({buff0_reg_i_3__1_n_15,buff0_reg_i_3__1_n_16,buff0_reg_i_3__1_n_17,buff0_reg_i_3__1_n_18}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sumB_1_fu_331_p2[59:56]),
        .S(out[59:56]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff0_reg_i_4__1
       (.CI(buff0_reg_i_5__1_n_15),
        .CO({buff0_reg_i_4__1_n_15,buff0_reg_i_4__1_n_16,buff0_reg_i_4__1_n_17,buff0_reg_i_4__1_n_18}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sumB_1_fu_331_p2[55:52]),
        .S(out[55:52]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff0_reg_i_5__1
       (.CI(tmp_product_i_1__0_n_15),
        .CO({buff0_reg_i_5__1_n_15,buff0_reg_i_5__1_n_16,buff0_reg_i_5__1_n_17,buff0_reg_i_5__1_n_18}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sumB_1_fu_331_p2[51:48]),
        .S(out[51:48]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x9 8}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sumB_1_fu_331_p2[50:34]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product__0_0[24:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(sumB_1_reg_6360),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P({buff1_reg_n_73,buff1_reg_n_74,buff1_reg_n_75,buff1_reg_n_76,buff1_reg_n_77,buff1_reg_n_78,buff1_reg_n_79,buff1_reg_n_80,buff1_reg_n_81,buff1_reg_n_82,buff1_reg_n_83,buff1_reg_n_84,buff1_reg_n_85,buff1_reg_n_86,buff1_reg_n_87,buff1_reg_n_88,buff1_reg_n_89,buff1_reg_n_90,buff1_reg_n_91,buff1_reg_n_92,buff1_reg_n_93,buff1_reg_n_94,buff1_reg_n_95,buff1_reg_n_96,buff1_reg_n_97,buff1_reg_n_98,buff1_reg_n_99,buff1_reg_n_100,buff1_reg_n_101,buff1_reg_n_102,buff1_reg_n_103,buff1_reg_n_104,buff1_reg_n_105,buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120}),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156,tmp_product_n_157,tmp_product_n_158,tmp_product_n_159,tmp_product_n_160,tmp_product_n_161,tmp_product_n_162,tmp_product_n_163,tmp_product_n_164,tmp_product_n_165,tmp_product_n_166,tmp_product_n_167,tmp_product_n_168}),
        .PCOUT(NLW_buff1_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_120),
        .Q(\buff1_reg[0]__0_n_15 ),
        .R(1'b0));
  FDRE \buff1_reg[0]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_120),
        .Q(\buff1_reg[0]__1_n_15 ),
        .R(1'b0));
  FDRE \buff1_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_110),
        .Q(\buff1_reg[10]__0_n_15 ),
        .R(1'b0));
  FDRE \buff1_reg[10]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_110),
        .Q(\buff1_reg[10]__1_n_15 ),
        .R(1'b0));
  FDRE \buff1_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_109),
        .Q(\buff1_reg[11]__0_n_15 ),
        .R(1'b0));
  FDRE \buff1_reg[11]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_109),
        .Q(\buff1_reg[11]__1_n_15 ),
        .R(1'b0));
  FDRE \buff1_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_108),
        .Q(\buff1_reg[12]__0_n_15 ),
        .R(1'b0));
  FDRE \buff1_reg[12]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_108),
        .Q(\buff1_reg[12]__1_n_15 ),
        .R(1'b0));
  FDRE \buff1_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_107),
        .Q(\buff1_reg[13]__0_n_15 ),
        .R(1'b0));
  FDRE \buff1_reg[13]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_107),
        .Q(\buff1_reg[13]__1_n_15 ),
        .R(1'b0));
  FDRE \buff1_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_106),
        .Q(\buff1_reg[14]__0_n_15 ),
        .R(1'b0));
  FDRE \buff1_reg[14]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_106),
        .Q(\buff1_reg[14]__1_n_15 ),
        .R(1'b0));
  FDRE \buff1_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_105),
        .Q(\buff1_reg[15]__0_n_15 ),
        .R(1'b0));
  FDRE \buff1_reg[15]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_105),
        .Q(\buff1_reg[15]__1_n_15 ),
        .R(1'b0));
  FDRE \buff1_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_104),
        .Q(\buff1_reg[16]__0_n_15 ),
        .R(1'b0));
  FDRE \buff1_reg[16]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_104),
        .Q(\buff1_reg[16]__1_n_15 ),
        .R(1'b0));
  FDRE \buff1_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_119),
        .Q(\buff1_reg[1]__0_n_15 ),
        .R(1'b0));
  FDRE \buff1_reg[1]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_119),
        .Q(\buff1_reg[1]__1_n_15 ),
        .R(1'b0));
  FDRE \buff1_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_118),
        .Q(\buff1_reg[2]__0_n_15 ),
        .R(1'b0));
  FDRE \buff1_reg[2]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_118),
        .Q(\buff1_reg[2]__1_n_15 ),
        .R(1'b0));
  FDRE \buff1_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_117),
        .Q(\buff1_reg[3]__0_n_15 ),
        .R(1'b0));
  FDRE \buff1_reg[3]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_117),
        .Q(\buff1_reg[3]__1_n_15 ),
        .R(1'b0));
  FDRE \buff1_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_116),
        .Q(\buff1_reg[4]__0_n_15 ),
        .R(1'b0));
  FDRE \buff1_reg[4]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_116),
        .Q(\buff1_reg[4]__1_n_15 ),
        .R(1'b0));
  FDRE \buff1_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_115),
        .Q(\buff1_reg[5]__0_n_15 ),
        .R(1'b0));
  FDRE \buff1_reg[5]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_115),
        .Q(\buff1_reg[5]__1_n_15 ),
        .R(1'b0));
  FDRE \buff1_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_114),
        .Q(\buff1_reg[6]__0_n_15 ),
        .R(1'b0));
  FDRE \buff1_reg[6]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_114),
        .Q(\buff1_reg[6]__1_n_15 ),
        .R(1'b0));
  FDRE \buff1_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_113),
        .Q(\buff1_reg[7]__0_n_15 ),
        .R(1'b0));
  FDRE \buff1_reg[7]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_113),
        .Q(\buff1_reg[7]__1_n_15 ),
        .R(1'b0));
  FDRE \buff1_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_112),
        .Q(\buff1_reg[8]__0_n_15 ),
        .R(1'b0));
  FDRE \buff1_reg[8]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_112),
        .Q(\buff1_reg[8]__1_n_15 ),
        .R(1'b0));
  FDRE \buff1_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_111),
        .Q(\buff1_reg[9]__0_n_15 ),
        .R(1'b0));
  FDRE \buff1_reg[9]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_111),
        .Q(\buff1_reg[9]__1_n_15 ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 8}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sumB_1_fu_331_p2[33:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,tmp_product__0_0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(sumB_1_reg_6360),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff1_reg__0_n_73,buff1_reg__0_n_74,buff1_reg__0_n_75,buff1_reg__0_n_76,buff1_reg__0_n_77,buff1_reg__0_n_78,buff1_reg__0_n_79,buff1_reg__0_n_80,buff1_reg__0_n_81,buff1_reg__0_n_82,buff1_reg__0_n_83,buff1_reg__0_n_84,buff1_reg__0_n_85,buff1_reg__0_n_86,buff1_reg__0_n_87,buff1_reg__0_n_88,buff1_reg__0_n_89,buff1_reg__0_n_90,buff1_reg__0_n_91,buff1_reg__0_n_92,buff1_reg__0_n_93,buff1_reg__0_n_94,buff1_reg__0_n_95,buff1_reg__0_n_96,buff1_reg__0_n_97,buff1_reg__0_n_98,buff1_reg__0_n_99,buff1_reg__0_n_100,buff1_reg__0_n_101,buff1_reg__0_n_102,buff1_reg__0_n_103,buff1_reg__0_n_104,buff1_reg__0_n_105,buff1_reg__0_n_106,buff1_reg__0_n_107,buff1_reg__0_n_108,buff1_reg__0_n_109,buff1_reg__0_n_110,buff1_reg__0_n_111,buff1_reg__0_n_112,buff1_reg__0_n_113,buff1_reg__0_n_114,buff1_reg__0_n_115,buff1_reg__0_n_116,buff1_reg__0_n_117,buff1_reg__0_n_118,buff1_reg__0_n_119,buff1_reg__0_n_120}),
        .PATTERNBDETECT(NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155,tmp_product__0_n_156,tmp_product__0_n_157,tmp_product__0_n_158,tmp_product__0_n_159,tmp_product__0_n_160,tmp_product__0_n_161,tmp_product__0_n_162,tmp_product__0_n_163,tmp_product__0_n_164,tmp_product__0_n_165,tmp_product__0_n_166,tmp_product__0_n_167,tmp_product__0_n_168}),
        .PCOUT(NLW_buff1_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[36]_i_2 
       (.I0(buff1_reg__0_n_101),
        .I1(\buff1_reg[2]__0_n_15 ),
        .O(\buff2[36]_i_2_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[36]_i_3 
       (.I0(buff1_reg__0_n_102),
        .I1(\buff1_reg[1]__0_n_15 ),
        .O(\buff2[36]_i_3_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[36]_i_4 
       (.I0(buff1_reg__0_n_103),
        .I1(\buff1_reg[0]__0_n_15 ),
        .O(\buff2[36]_i_4_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[40]_i_2 
       (.I0(buff1_reg__0_n_97),
        .I1(\buff1_reg[6]__0_n_15 ),
        .O(\buff2[40]_i_2_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[40]_i_3 
       (.I0(buff1_reg__0_n_98),
        .I1(\buff1_reg[5]__0_n_15 ),
        .O(\buff2[40]_i_3_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[40]_i_4 
       (.I0(buff1_reg__0_n_99),
        .I1(\buff1_reg[4]__0_n_15 ),
        .O(\buff2[40]_i_4_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[40]_i_5 
       (.I0(buff1_reg__0_n_100),
        .I1(\buff1_reg[3]__0_n_15 ),
        .O(\buff2[40]_i_5_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[44]_i_2 
       (.I0(buff1_reg__0_n_93),
        .I1(\buff1_reg[10]__0_n_15 ),
        .O(\buff2[44]_i_2_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[44]_i_3 
       (.I0(buff1_reg__0_n_94),
        .I1(\buff1_reg[9]__0_n_15 ),
        .O(\buff2[44]_i_3_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[44]_i_4 
       (.I0(buff1_reg__0_n_95),
        .I1(\buff1_reg[8]__0_n_15 ),
        .O(\buff2[44]_i_4_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[44]_i_5 
       (.I0(buff1_reg__0_n_96),
        .I1(\buff1_reg[7]__0_n_15 ),
        .O(\buff2[44]_i_5_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[48]_i_2 
       (.I0(buff1_reg__0_n_89),
        .I1(\buff1_reg[14]__0_n_15 ),
        .O(\buff2[48]_i_2_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[48]_i_3 
       (.I0(buff1_reg__0_n_90),
        .I1(\buff1_reg[13]__0_n_15 ),
        .O(\buff2[48]_i_3_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[48]_i_4 
       (.I0(buff1_reg__0_n_91),
        .I1(\buff1_reg[12]__0_n_15 ),
        .O(\buff2[48]_i_4_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[48]_i_5 
       (.I0(buff1_reg__0_n_92),
        .I1(\buff1_reg[11]__0_n_15 ),
        .O(\buff2[48]_i_5_n_15 ));
  LUT3 #(
    .INIT(8'h96)) 
    \buff2[52]_i_2 
       (.I0(buff1_reg__0_n_85),
        .I1(buff0_reg_n_119),
        .I2(buff1_reg_n_119),
        .O(\buff2[52]_i_2_n_15 ));
  (* HLUTNM = "lutpair10" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \buff2[52]_i_3 
       (.I0(buff0_reg_n_119),
        .I1(buff1_reg_n_119),
        .I2(buff1_reg__0_n_85),
        .I3(buff1_reg_n_120),
        .I4(buff0_reg_n_120),
        .O(\buff2[52]_i_3_n_15 ));
  LUT3 #(
    .INIT(8'h96)) 
    \buff2[52]_i_4 
       (.I0(buff0_reg_n_120),
        .I1(buff1_reg_n_120),
        .I2(buff1_reg__0_n_86),
        .O(\buff2[52]_i_4_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[52]_i_5 
       (.I0(buff1_reg__0_n_87),
        .I1(\buff1_reg[16]__0_n_15 ),
        .O(\buff2[52]_i_5_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[52]_i_6 
       (.I0(buff1_reg__0_n_88),
        .I1(\buff1_reg[15]__0_n_15 ),
        .O(\buff2[52]_i_6_n_15 ));
  (* HLUTNM = "lutpair13" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[56]_i_2 
       (.I0(buff0_reg_n_116),
        .I1(buff1_reg_n_116),
        .I2(buff1_reg__0_n_82),
        .O(\buff2[56]_i_2_n_15 ));
  (* HLUTNM = "lutpair12" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[56]_i_3 
       (.I0(buff0_reg_n_117),
        .I1(buff1_reg_n_117),
        .I2(buff1_reg__0_n_83),
        .O(\buff2[56]_i_3_n_15 ));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[56]_i_4 
       (.I0(buff0_reg_n_118),
        .I1(buff1_reg_n_118),
        .I2(buff1_reg__0_n_84),
        .O(\buff2[56]_i_4_n_15 ));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[56]_i_5 
       (.I0(buff0_reg_n_119),
        .I1(buff1_reg_n_119),
        .I2(buff1_reg__0_n_85),
        .O(\buff2[56]_i_5_n_15 ));
  (* HLUTNM = "lutpair14" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[56]_i_6 
       (.I0(buff0_reg_n_115),
        .I1(buff1_reg_n_115),
        .I2(buff1_reg__0_n_81),
        .I3(\buff2[56]_i_2_n_15 ),
        .O(\buff2[56]_i_6_n_15 ));
  (* HLUTNM = "lutpair13" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[56]_i_7 
       (.I0(buff0_reg_n_116),
        .I1(buff1_reg_n_116),
        .I2(buff1_reg__0_n_82),
        .I3(\buff2[56]_i_3_n_15 ),
        .O(\buff2[56]_i_7_n_15 ));
  (* HLUTNM = "lutpair12" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[56]_i_8 
       (.I0(buff0_reg_n_117),
        .I1(buff1_reg_n_117),
        .I2(buff1_reg__0_n_83),
        .I3(\buff2[56]_i_4_n_15 ),
        .O(\buff2[56]_i_8_n_15 ));
  (* HLUTNM = "lutpair11" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[56]_i_9 
       (.I0(buff0_reg_n_118),
        .I1(buff1_reg_n_118),
        .I2(buff1_reg__0_n_84),
        .I3(\buff2[56]_i_5_n_15 ),
        .O(\buff2[56]_i_9_n_15 ));
  (* HLUTNM = "lutpair17" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[60]_i_2 
       (.I0(buff0_reg_n_112),
        .I1(buff1_reg_n_112),
        .I2(buff1_reg__0_n_78),
        .O(\buff2[60]_i_2_n_15 ));
  (* HLUTNM = "lutpair16" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[60]_i_3 
       (.I0(buff0_reg_n_113),
        .I1(buff1_reg_n_113),
        .I2(buff1_reg__0_n_79),
        .O(\buff2[60]_i_3_n_15 ));
  (* HLUTNM = "lutpair15" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[60]_i_4 
       (.I0(buff0_reg_n_114),
        .I1(buff1_reg_n_114),
        .I2(buff1_reg__0_n_80),
        .O(\buff2[60]_i_4_n_15 ));
  (* HLUTNM = "lutpair14" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[60]_i_5 
       (.I0(buff0_reg_n_115),
        .I1(buff1_reg_n_115),
        .I2(buff1_reg__0_n_81),
        .O(\buff2[60]_i_5_n_15 ));
  (* HLUTNM = "lutpair18" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[60]_i_6 
       (.I0(buff0_reg_n_111),
        .I1(buff1_reg_n_111),
        .I2(buff1_reg__0_n_77),
        .I3(\buff2[60]_i_2_n_15 ),
        .O(\buff2[60]_i_6_n_15 ));
  (* HLUTNM = "lutpair17" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[60]_i_7 
       (.I0(buff0_reg_n_112),
        .I1(buff1_reg_n_112),
        .I2(buff1_reg__0_n_78),
        .I3(\buff2[60]_i_3_n_15 ),
        .O(\buff2[60]_i_7_n_15 ));
  (* HLUTNM = "lutpair16" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[60]_i_8 
       (.I0(buff0_reg_n_113),
        .I1(buff1_reg_n_113),
        .I2(buff1_reg__0_n_79),
        .I3(\buff2[60]_i_4_n_15 ),
        .O(\buff2[60]_i_8_n_15 ));
  (* HLUTNM = "lutpair15" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[60]_i_9 
       (.I0(buff0_reg_n_114),
        .I1(buff1_reg_n_114),
        .I2(buff1_reg__0_n_80),
        .I3(\buff2[60]_i_5_n_15 ),
        .O(\buff2[60]_i_9_n_15 ));
  (* HLUTNM = "lutpair19" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[63]_i_2 
       (.I0(buff0_reg_n_110),
        .I1(buff1_reg_n_110),
        .I2(buff1_reg__0_n_76),
        .O(\buff2[63]_i_2_n_15 ));
  (* HLUTNM = "lutpair18" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[63]_i_3 
       (.I0(buff0_reg_n_111),
        .I1(buff1_reg_n_111),
        .I2(buff1_reg__0_n_77),
        .O(\buff2[63]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff2[63]_i_4 
       (.I0(buff1_reg__0_n_75),
        .I1(buff1_reg_n_109),
        .I2(buff0_reg_n_109),
        .I3(buff1_reg_n_108),
        .I4(buff0_reg_n_108),
        .I5(buff1_reg__0_n_74),
        .O(\buff2[63]_i_4_n_15 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[63]_i_5 
       (.I0(\buff2[63]_i_2_n_15 ),
        .I1(buff1_reg_n_109),
        .I2(buff0_reg_n_109),
        .I3(buff1_reg__0_n_75),
        .O(\buff2[63]_i_5_n_15 ));
  (* HLUTNM = "lutpair19" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[63]_i_6 
       (.I0(buff0_reg_n_110),
        .I1(buff1_reg_n_110),
        .I2(buff1_reg__0_n_76),
        .I3(\buff2[63]_i_3_n_15 ),
        .O(\buff2[63]_i_6_n_15 ));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[0]__1_n_15 ),
        .Q(\buff2_reg[63]_0 [0]),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[10]__1_n_15 ),
        .Q(\buff2_reg[63]_0 [10]),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[11]__1_n_15 ),
        .Q(\buff2_reg[63]_0 [11]),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[12]__1_n_15 ),
        .Q(\buff2_reg[63]_0 [12]),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[13]__1_n_15 ),
        .Q(\buff2_reg[63]_0 [13]),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[14]__1_n_15 ),
        .Q(\buff2_reg[63]_0 [14]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[15]__1_n_15 ),
        .Q(\buff2_reg[63]_0 [15]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[16]__1_n_15 ),
        .Q(\buff2_reg[63]_0 [16]),
        .R(1'b0));
  FDRE \buff2_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__0_n_120),
        .Q(\buff2_reg[63]_0 [17]),
        .R(1'b0));
  FDRE \buff2_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__0_n_119),
        .Q(\buff2_reg[63]_0 [18]),
        .R(1'b0));
  FDRE \buff2_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__0_n_118),
        .Q(\buff2_reg[63]_0 [19]),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[1]__1_n_15 ),
        .Q(\buff2_reg[63]_0 [1]),
        .R(1'b0));
  FDRE \buff2_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__0_n_117),
        .Q(\buff2_reg[63]_0 [20]),
        .R(1'b0));
  FDRE \buff2_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__0_n_116),
        .Q(\buff2_reg[63]_0 [21]),
        .R(1'b0));
  FDRE \buff2_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__0_n_115),
        .Q(\buff2_reg[63]_0 [22]),
        .R(1'b0));
  FDRE \buff2_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__0_n_114),
        .Q(\buff2_reg[63]_0 [23]),
        .R(1'b0));
  FDRE \buff2_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__0_n_113),
        .Q(\buff2_reg[63]_0 [24]),
        .R(1'b0));
  FDRE \buff2_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__0_n_112),
        .Q(\buff2_reg[63]_0 [25]),
        .R(1'b0));
  FDRE \buff2_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__0_n_111),
        .Q(\buff2_reg[63]_0 [26]),
        .R(1'b0));
  FDRE \buff2_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__0_n_110),
        .Q(\buff2_reg[63]_0 [27]),
        .R(1'b0));
  FDRE \buff2_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__0_n_109),
        .Q(\buff2_reg[63]_0 [28]),
        .R(1'b0));
  FDRE \buff2_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__0_n_108),
        .Q(\buff2_reg[63]_0 [29]),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[2]__1_n_15 ),
        .Q(\buff2_reg[63]_0 [2]),
        .R(1'b0));
  FDRE \buff2_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__0_n_107),
        .Q(\buff2_reg[63]_0 [30]),
        .R(1'b0));
  FDRE \buff2_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__0_n_106),
        .Q(\buff2_reg[63]_0 [31]),
        .R(1'b0));
  FDRE \buff2_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__0_n_105),
        .Q(\buff2_reg[63]_0 [32]),
        .R(1'b0));
  FDRE \buff2_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[33]),
        .Q(\buff2_reg[63]_0 [33]),
        .R(1'b0));
  FDRE \buff2_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[34]),
        .Q(\buff2_reg[63]_0 [34]),
        .R(1'b0));
  FDRE \buff2_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[35]),
        .Q(\buff2_reg[63]_0 [35]),
        .R(1'b0));
  FDRE \buff2_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[36]),
        .Q(\buff2_reg[63]_0 [36]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[36]_i_1 
       (.CI(1'b0),
        .CO({\buff2_reg[36]_i_1_n_15 ,\buff2_reg[36]_i_1_n_16 ,\buff2_reg[36]_i_1_n_17 ,\buff2_reg[36]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI({buff1_reg__0_n_101,buff1_reg__0_n_102,buff1_reg__0_n_103,1'b0}),
        .O(buff1_reg__2[36:33]),
        .S({\buff2[36]_i_2_n_15 ,\buff2[36]_i_3_n_15 ,\buff2[36]_i_4_n_15 ,buff1_reg__0_n_104}));
  FDRE \buff2_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[37]),
        .Q(\buff2_reg[63]_0 [37]),
        .R(1'b0));
  FDRE \buff2_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[38]),
        .Q(\buff2_reg[63]_0 [38]),
        .R(1'b0));
  FDRE \buff2_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[39]),
        .Q(\buff2_reg[63]_0 [39]),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[3]__1_n_15 ),
        .Q(\buff2_reg[63]_0 [3]),
        .R(1'b0));
  FDRE \buff2_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[40]),
        .Q(\buff2_reg[63]_0 [40]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[40]_i_1 
       (.CI(\buff2_reg[36]_i_1_n_15 ),
        .CO({\buff2_reg[40]_i_1_n_15 ,\buff2_reg[40]_i_1_n_16 ,\buff2_reg[40]_i_1_n_17 ,\buff2_reg[40]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI({buff1_reg__0_n_97,buff1_reg__0_n_98,buff1_reg__0_n_99,buff1_reg__0_n_100}),
        .O(buff1_reg__2[40:37]),
        .S({\buff2[40]_i_2_n_15 ,\buff2[40]_i_3_n_15 ,\buff2[40]_i_4_n_15 ,\buff2[40]_i_5_n_15 }));
  FDRE \buff2_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[41]),
        .Q(\buff2_reg[63]_0 [41]),
        .R(1'b0));
  FDRE \buff2_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[42]),
        .Q(\buff2_reg[63]_0 [42]),
        .R(1'b0));
  FDRE \buff2_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[43]),
        .Q(\buff2_reg[63]_0 [43]),
        .R(1'b0));
  FDRE \buff2_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[44]),
        .Q(\buff2_reg[63]_0 [44]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[44]_i_1 
       (.CI(\buff2_reg[40]_i_1_n_15 ),
        .CO({\buff2_reg[44]_i_1_n_15 ,\buff2_reg[44]_i_1_n_16 ,\buff2_reg[44]_i_1_n_17 ,\buff2_reg[44]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI({buff1_reg__0_n_93,buff1_reg__0_n_94,buff1_reg__0_n_95,buff1_reg__0_n_96}),
        .O(buff1_reg__2[44:41]),
        .S({\buff2[44]_i_2_n_15 ,\buff2[44]_i_3_n_15 ,\buff2[44]_i_4_n_15 ,\buff2[44]_i_5_n_15 }));
  FDRE \buff2_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[45]),
        .Q(\buff2_reg[63]_0 [45]),
        .R(1'b0));
  FDRE \buff2_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[46]),
        .Q(\buff2_reg[63]_0 [46]),
        .R(1'b0));
  FDRE \buff2_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[47]),
        .Q(\buff2_reg[63]_0 [47]),
        .R(1'b0));
  FDRE \buff2_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[48]),
        .Q(\buff2_reg[63]_0 [48]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[48]_i_1 
       (.CI(\buff2_reg[44]_i_1_n_15 ),
        .CO({\buff2_reg[48]_i_1_n_15 ,\buff2_reg[48]_i_1_n_16 ,\buff2_reg[48]_i_1_n_17 ,\buff2_reg[48]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI({buff1_reg__0_n_89,buff1_reg__0_n_90,buff1_reg__0_n_91,buff1_reg__0_n_92}),
        .O(buff1_reg__2[48:45]),
        .S({\buff2[48]_i_2_n_15 ,\buff2[48]_i_3_n_15 ,\buff2[48]_i_4_n_15 ,\buff2[48]_i_5_n_15 }));
  FDRE \buff2_reg[49] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[49]),
        .Q(\buff2_reg[63]_0 [49]),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[4]__1_n_15 ),
        .Q(\buff2_reg[63]_0 [4]),
        .R(1'b0));
  FDRE \buff2_reg[50] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[50]),
        .Q(\buff2_reg[63]_0 [50]),
        .R(1'b0));
  FDRE \buff2_reg[51] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[51]),
        .Q(\buff2_reg[63]_0 [51]),
        .R(1'b0));
  FDRE \buff2_reg[52] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[52]),
        .Q(\buff2_reg[63]_0 [52]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[52]_i_1 
       (.CI(\buff2_reg[48]_i_1_n_15 ),
        .CO({\buff2_reg[52]_i_1_n_15 ,\buff2_reg[52]_i_1_n_16 ,\buff2_reg[52]_i_1_n_17 ,\buff2_reg[52]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI({\buff2[52]_i_2_n_15 ,buff1_reg__0_n_86,buff1_reg__0_n_87,buff1_reg__0_n_88}),
        .O(buff1_reg__2[52:49]),
        .S({\buff2[52]_i_3_n_15 ,\buff2[52]_i_4_n_15 ,\buff2[52]_i_5_n_15 ,\buff2[52]_i_6_n_15 }));
  FDRE \buff2_reg[53] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[53]),
        .Q(\buff2_reg[63]_0 [53]),
        .R(1'b0));
  FDRE \buff2_reg[54] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[54]),
        .Q(\buff2_reg[63]_0 [54]),
        .R(1'b0));
  FDRE \buff2_reg[55] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[55]),
        .Q(\buff2_reg[63]_0 [55]),
        .R(1'b0));
  FDRE \buff2_reg[56] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[56]),
        .Q(\buff2_reg[63]_0 [56]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[56]_i_1 
       (.CI(\buff2_reg[52]_i_1_n_15 ),
        .CO({\buff2_reg[56]_i_1_n_15 ,\buff2_reg[56]_i_1_n_16 ,\buff2_reg[56]_i_1_n_17 ,\buff2_reg[56]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI({\buff2[56]_i_2_n_15 ,\buff2[56]_i_3_n_15 ,\buff2[56]_i_4_n_15 ,\buff2[56]_i_5_n_15 }),
        .O(buff1_reg__2[56:53]),
        .S({\buff2[56]_i_6_n_15 ,\buff2[56]_i_7_n_15 ,\buff2[56]_i_8_n_15 ,\buff2[56]_i_9_n_15 }));
  FDRE \buff2_reg[57] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[57]),
        .Q(\buff2_reg[63]_0 [57]),
        .R(1'b0));
  FDRE \buff2_reg[58] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[58]),
        .Q(\buff2_reg[63]_0 [58]),
        .R(1'b0));
  FDRE \buff2_reg[59] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[59]),
        .Q(\buff2_reg[63]_0 [59]),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[5]__1_n_15 ),
        .Q(\buff2_reg[63]_0 [5]),
        .R(1'b0));
  FDRE \buff2_reg[60] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[60]),
        .Q(\buff2_reg[63]_0 [60]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[60]_i_1 
       (.CI(\buff2_reg[56]_i_1_n_15 ),
        .CO({\buff2_reg[60]_i_1_n_15 ,\buff2_reg[60]_i_1_n_16 ,\buff2_reg[60]_i_1_n_17 ,\buff2_reg[60]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI({\buff2[60]_i_2_n_15 ,\buff2[60]_i_3_n_15 ,\buff2[60]_i_4_n_15 ,\buff2[60]_i_5_n_15 }),
        .O(buff1_reg__2[60:57]),
        .S({\buff2[60]_i_6_n_15 ,\buff2[60]_i_7_n_15 ,\buff2[60]_i_8_n_15 ,\buff2[60]_i_9_n_15 }));
  FDRE \buff2_reg[61] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[61]),
        .Q(\buff2_reg[63]_0 [61]),
        .R(1'b0));
  FDRE \buff2_reg[62] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[62]),
        .Q(\buff2_reg[63]_0 [62]),
        .R(1'b0));
  FDRE \buff2_reg[63] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[63]),
        .Q(\buff2_reg[63]_0 [63]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[63]_i_1 
       (.CI(\buff2_reg[60]_i_1_n_15 ),
        .CO({\NLW_buff2_reg[63]_i_1_CO_UNCONNECTED [3:2],\buff2_reg[63]_i_1_n_17 ,\buff2_reg[63]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\buff2[63]_i_2_n_15 ,\buff2[63]_i_3_n_15 }),
        .O({\NLW_buff2_reg[63]_i_1_O_UNCONNECTED [3],buff1_reg__2[63:61]}),
        .S({1'b0,\buff2[63]_i_4_n_15 ,\buff2[63]_i_5_n_15 ,\buff2[63]_i_6_n_15 }));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[6]__1_n_15 ),
        .Q(\buff2_reg[63]_0 [6]),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[7]__1_n_15 ),
        .Q(\buff2_reg[63]_0 [7]),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[8]__1_n_15 ),
        .Q(\buff2_reg[63]_0 [8]),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[9]__1_n_15 ),
        .Q(\buff2_reg[63]_0 [9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 8}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sumB_1_fu_331_p2[50:34]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,tmp_product__0_0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(sumB_1_reg_6360),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg__0_n_121,buff0_reg__0_n_122,buff0_reg__0_n_123,buff0_reg__0_n_124,buff0_reg__0_n_125,buff0_reg__0_n_126,buff0_reg__0_n_127,buff0_reg__0_n_128,buff0_reg__0_n_129,buff0_reg__0_n_130,buff0_reg__0_n_131,buff0_reg__0_n_132,buff0_reg__0_n_133,buff0_reg__0_n_134,buff0_reg__0_n_135,buff0_reg__0_n_136,buff0_reg__0_n_137,buff0_reg__0_n_138,buff0_reg__0_n_139,buff0_reg__0_n_140,buff0_reg__0_n_141,buff0_reg__0_n_142,buff0_reg__0_n_143,buff0_reg__0_n_144,buff0_reg__0_n_145,buff0_reg__0_n_146,buff0_reg__0_n_147,buff0_reg__0_n_148,buff0_reg__0_n_149,buff0_reg__0_n_150,buff0_reg__0_n_151,buff0_reg__0_n_152,buff0_reg__0_n_153,buff0_reg__0_n_154,buff0_reg__0_n_155,buff0_reg__0_n_156,buff0_reg__0_n_157,buff0_reg__0_n_158,buff0_reg__0_n_159,buff0_reg__0_n_160,buff0_reg__0_n_161,buff0_reg__0_n_162,buff0_reg__0_n_163,buff0_reg__0_n_164,buff0_reg__0_n_165,buff0_reg__0_n_166,buff0_reg__0_n_167,buff0_reg__0_n_168}),
        .PCOUT({tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156,tmp_product_n_157,tmp_product_n_158,tmp_product_n_159,tmp_product_n_160,tmp_product_n_161,tmp_product_n_162,tmp_product_n_163,tmp_product_n_164,tmp_product_n_165,tmp_product_n_166,tmp_product_n_167,tmp_product_n_168}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x9 8}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sumB_1_fu_331_p2[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product__0_0[24:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(sumB_1_reg_6360),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P(NLW_tmp_product__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg__1_n_121,buff0_reg__1_n_122,buff0_reg__1_n_123,buff0_reg__1_n_124,buff0_reg__1_n_125,buff0_reg__1_n_126,buff0_reg__1_n_127,buff0_reg__1_n_128,buff0_reg__1_n_129,buff0_reg__1_n_130,buff0_reg__1_n_131,buff0_reg__1_n_132,buff0_reg__1_n_133,buff0_reg__1_n_134,buff0_reg__1_n_135,buff0_reg__1_n_136,buff0_reg__1_n_137,buff0_reg__1_n_138,buff0_reg__1_n_139,buff0_reg__1_n_140,buff0_reg__1_n_141,buff0_reg__1_n_142,buff0_reg__1_n_143,buff0_reg__1_n_144,buff0_reg__1_n_145,buff0_reg__1_n_146,buff0_reg__1_n_147,buff0_reg__1_n_148,buff0_reg__1_n_149,buff0_reg__1_n_150,buff0_reg__1_n_151,buff0_reg__1_n_152,buff0_reg__1_n_153,buff0_reg__1_n_154,buff0_reg__1_n_155,buff0_reg__1_n_156,buff0_reg__1_n_157,buff0_reg__1_n_158,buff0_reg__1_n_159,buff0_reg__1_n_160,buff0_reg__1_n_161,buff0_reg__1_n_162,buff0_reg__1_n_163,buff0_reg__1_n_164,buff0_reg__1_n_165,buff0_reg__1_n_166,buff0_reg__1_n_167,buff0_reg__1_n_168}),
        .PCOUT({tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155,tmp_product__0_n_156,tmp_product__0_n_157,tmp_product__0_n_158,tmp_product__0_n_159,tmp_product__0_n_160,tmp_product__0_n_161,tmp_product__0_n_162,tmp_product__0_n_163,tmp_product__0_n_164,tmp_product__0_n_165,tmp_product__0_n_166,tmp_product__0_n_167,tmp_product__0_n_168}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_1__0
       (.CI(tmp_product_i_2__0_n_15),
        .CO({tmp_product_i_1__0_n_15,tmp_product_i_1__0_n_16,tmp_product_i_1__0_n_17,tmp_product_i_1__0_n_18}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sumB_1_fu_331_p2[47:44]),
        .S(out[47:44]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_2__0
       (.CI(tmp_product_i_3__0_n_15),
        .CO({tmp_product_i_2__0_n_15,tmp_product_i_2__0_n_16,tmp_product_i_2__0_n_17,tmp_product_i_2__0_n_18}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,out[40]}),
        .O(sumB_1_fu_331_p2[43:40]),
        .S({out[43:41],tmp_product_i_4_n_15}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_3__0
       (.CI(buff0_reg__0_i_1__0_n_15),
        .CO({tmp_product_i_3__0_n_15,tmp_product_i_3__0_n_16,tmp_product_i_3__0_n_17,tmp_product_i_3__0_n_18}),
        .CYINIT(1'b0),
        .DI(out[39:36]),
        .O(sumB_1_fu_331_p2[39:36]),
        .S({tmp_product_i_5_n_15,tmp_product_i_6_n_15,tmp_product_i_7_n_15,tmp_product_i_8_n_15}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_4
       (.I0(out[40]),
        .I1(buff1_reg_0[40]),
        .O(tmp_product_i_4_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_5
       (.I0(out[39]),
        .I1(buff1_reg_0[39]),
        .O(tmp_product_i_5_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_6
       (.I0(out[38]),
        .I1(buff1_reg_0[38]),
        .O(tmp_product_i_6_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_7
       (.I0(out[37]),
        .I1(buff1_reg_0[37]),
        .O(tmp_product_i_7_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_8
       (.I0(out[36]),
        .I1(buff1_reg_0[36]),
        .O(tmp_product_i_8_n_15));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_mul_64s_32ns_64_5_1
   (reg_1830,
    \buff2_reg[63]_0 ,
    ap_clk,
    DOADO,
    Q,
    buff0_reg_0,
    buff0_reg_1,
    ap_enable_reg_pp0_iter6,
    icmp_ln98_reg_603_pp0_iter6_reg,
    ap_enable_reg_pp0_iter7,
    buff0_reg_2);
  output reg_1830;
  output [63:0]\buff2_reg[63]_0 ;
  input ap_clk;
  input [15:0]DOADO;
  input [5:0]Q;
  input [1:0]buff0_reg_0;
  input buff0_reg_1;
  input ap_enable_reg_pp0_iter6;
  input icmp_ln98_reg_603_pp0_iter6_reg;
  input ap_enable_reg_pp0_iter7;
  input [63:0]buff0_reg_2;

  wire [15:0]DOADO;
  wire [5:0]Q;
  wire [63:0]SHIFT_RIGHT;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter7;
  wire [1:0]buff0_reg_0;
  wire buff0_reg_1;
  wire [63:0]buff0_reg_2;
  wire buff0_reg__0_i_18__0_n_15;
  wire buff0_reg__0_i_19__0_n_15;
  wire buff0_reg__0_i_20__0_n_15;
  wire buff0_reg__0_i_21__0_n_15;
  wire buff0_reg__0_i_22__0_n_15;
  wire buff0_reg__0_i_23__0_n_15;
  wire buff0_reg__0_i_24__0_n_15;
  wire buff0_reg__0_i_25__0_n_15;
  wire buff0_reg__0_i_26_n_15;
  wire buff0_reg__0_i_27_n_15;
  wire buff0_reg__0_i_28_n_15;
  wire buff0_reg__0_i_29_n_15;
  wire buff0_reg__0_i_30_n_15;
  wire buff0_reg__0_i_31_n_15;
  wire buff0_reg__0_i_32_n_15;
  wire buff0_reg__0_i_33_n_15;
  wire buff0_reg__0_i_34_n_15;
  wire buff0_reg__0_i_35_n_15;
  wire buff0_reg__0_i_36_n_15;
  wire buff0_reg__0_i_37_n_15;
  wire buff0_reg__0_i_38_n_15;
  wire buff0_reg__0_i_39_n_15;
  wire buff0_reg__0_i_40_n_15;
  wire buff0_reg__0_i_41_n_15;
  wire buff0_reg__0_i_42_n_15;
  wire buff0_reg__0_i_43_n_15;
  wire buff0_reg__0_i_44_n_15;
  wire buff0_reg__0_i_45_n_15;
  wire buff0_reg__0_i_46_n_15;
  wire buff0_reg__0_i_47_n_15;
  wire buff0_reg__0_i_48_n_15;
  wire buff0_reg__0_i_49_n_15;
  wire buff0_reg__0_i_50_n_15;
  wire buff0_reg__0_i_51_n_15;
  wire buff0_reg__0_i_52_n_15;
  wire buff0_reg__0_i_53_n_15;
  wire buff0_reg__0_i_54_n_15;
  wire buff0_reg__0_i_55_n_15;
  wire buff0_reg__0_i_56_n_15;
  wire buff0_reg__0_i_57_n_15;
  wire buff0_reg__0_i_58_n_15;
  wire buff0_reg__0_i_59_n_15;
  wire buff0_reg__0_i_60_n_15;
  wire buff0_reg__0_i_61_n_15;
  wire buff0_reg__0_i_62_n_15;
  wire buff0_reg__0_i_63_n_15;
  wire buff0_reg__0_i_64_n_15;
  wire buff0_reg__0_i_65_n_15;
  wire buff0_reg__0_i_66_n_15;
  wire buff0_reg__0_i_67_n_15;
  wire buff0_reg__0_i_68_n_15;
  wire buff0_reg__0_i_69_n_15;
  wire buff0_reg__0_n_121;
  wire buff0_reg__0_n_122;
  wire buff0_reg__0_n_123;
  wire buff0_reg__0_n_124;
  wire buff0_reg__0_n_125;
  wire buff0_reg__0_n_126;
  wire buff0_reg__0_n_127;
  wire buff0_reg__0_n_128;
  wire buff0_reg__0_n_129;
  wire buff0_reg__0_n_130;
  wire buff0_reg__0_n_131;
  wire buff0_reg__0_n_132;
  wire buff0_reg__0_n_133;
  wire buff0_reg__0_n_134;
  wire buff0_reg__0_n_135;
  wire buff0_reg__0_n_136;
  wire buff0_reg__0_n_137;
  wire buff0_reg__0_n_138;
  wire buff0_reg__0_n_139;
  wire buff0_reg__0_n_140;
  wire buff0_reg__0_n_141;
  wire buff0_reg__0_n_142;
  wire buff0_reg__0_n_143;
  wire buff0_reg__0_n_144;
  wire buff0_reg__0_n_145;
  wire buff0_reg__0_n_146;
  wire buff0_reg__0_n_147;
  wire buff0_reg__0_n_148;
  wire buff0_reg__0_n_149;
  wire buff0_reg__0_n_150;
  wire buff0_reg__0_n_151;
  wire buff0_reg__0_n_152;
  wire buff0_reg__0_n_153;
  wire buff0_reg__0_n_154;
  wire buff0_reg__0_n_155;
  wire buff0_reg__0_n_156;
  wire buff0_reg__0_n_157;
  wire buff0_reg__0_n_158;
  wire buff0_reg__0_n_159;
  wire buff0_reg__0_n_160;
  wire buff0_reg__0_n_161;
  wire buff0_reg__0_n_162;
  wire buff0_reg__0_n_163;
  wire buff0_reg__0_n_164;
  wire buff0_reg__0_n_165;
  wire buff0_reg__0_n_166;
  wire buff0_reg__0_n_167;
  wire buff0_reg__0_n_168;
  wire buff0_reg__1_i_18__0_n_15;
  wire buff0_reg__1_i_19__0_n_15;
  wire buff0_reg__1_i_20__0_n_15;
  wire buff0_reg__1_i_21_n_15;
  wire buff0_reg__1_i_22_n_15;
  wire buff0_reg__1_i_23_n_15;
  wire buff0_reg__1_i_24_n_15;
  wire buff0_reg__1_i_25_n_15;
  wire buff0_reg__1_i_26_n_15;
  wire buff0_reg__1_i_27_n_15;
  wire buff0_reg__1_i_28_n_15;
  wire buff0_reg__1_i_29_n_15;
  wire buff0_reg__1_i_30_n_15;
  wire buff0_reg__1_i_31_n_15;
  wire buff0_reg__1_i_32_n_15;
  wire buff0_reg__1_i_33_n_15;
  wire buff0_reg__1_i_34_n_15;
  wire buff0_reg__1_i_35_n_15;
  wire buff0_reg__1_i_36_n_15;
  wire buff0_reg__1_i_37_n_15;
  wire buff0_reg__1_i_38_n_15;
  wire buff0_reg__1_i_39_n_15;
  wire buff0_reg__1_i_40_n_15;
  wire buff0_reg__1_i_41_n_15;
  wire buff0_reg__1_i_42_n_15;
  wire buff0_reg__1_i_43_n_15;
  wire buff0_reg__1_i_44_n_15;
  wire buff0_reg__1_i_45_n_15;
  wire buff0_reg__1_i_46_n_15;
  wire buff0_reg__1_i_47_n_15;
  wire buff0_reg__1_i_48_n_15;
  wire buff0_reg__1_i_49_n_15;
  wire buff0_reg__1_i_50_n_15;
  wire buff0_reg__1_i_51_n_15;
  wire buff0_reg__1_i_52_n_15;
  wire buff0_reg__1_i_53_n_15;
  wire buff0_reg__1_i_54_n_15;
  wire buff0_reg__1_i_55_n_15;
  wire buff0_reg__1_i_56_n_15;
  wire buff0_reg__1_i_57_n_15;
  wire buff0_reg__1_i_58_n_15;
  wire buff0_reg__1_i_59_n_15;
  wire buff0_reg__1_i_60_n_15;
  wire buff0_reg__1_i_61_n_15;
  wire buff0_reg__1_i_62_n_15;
  wire buff0_reg__1_n_100;
  wire buff0_reg__1_n_101;
  wire buff0_reg__1_n_102;
  wire buff0_reg__1_n_103;
  wire buff0_reg__1_n_104;
  wire buff0_reg__1_n_105;
  wire buff0_reg__1_n_106;
  wire buff0_reg__1_n_107;
  wire buff0_reg__1_n_108;
  wire buff0_reg__1_n_109;
  wire buff0_reg__1_n_110;
  wire buff0_reg__1_n_111;
  wire buff0_reg__1_n_112;
  wire buff0_reg__1_n_113;
  wire buff0_reg__1_n_114;
  wire buff0_reg__1_n_115;
  wire buff0_reg__1_n_116;
  wire buff0_reg__1_n_117;
  wire buff0_reg__1_n_118;
  wire buff0_reg__1_n_119;
  wire buff0_reg__1_n_120;
  wire buff0_reg__1_n_121;
  wire buff0_reg__1_n_122;
  wire buff0_reg__1_n_123;
  wire buff0_reg__1_n_124;
  wire buff0_reg__1_n_125;
  wire buff0_reg__1_n_126;
  wire buff0_reg__1_n_127;
  wire buff0_reg__1_n_128;
  wire buff0_reg__1_n_129;
  wire buff0_reg__1_n_130;
  wire buff0_reg__1_n_131;
  wire buff0_reg__1_n_132;
  wire buff0_reg__1_n_133;
  wire buff0_reg__1_n_134;
  wire buff0_reg__1_n_135;
  wire buff0_reg__1_n_136;
  wire buff0_reg__1_n_137;
  wire buff0_reg__1_n_138;
  wire buff0_reg__1_n_139;
  wire buff0_reg__1_n_140;
  wire buff0_reg__1_n_141;
  wire buff0_reg__1_n_142;
  wire buff0_reg__1_n_143;
  wire buff0_reg__1_n_144;
  wire buff0_reg__1_n_145;
  wire buff0_reg__1_n_146;
  wire buff0_reg__1_n_147;
  wire buff0_reg__1_n_148;
  wire buff0_reg__1_n_149;
  wire buff0_reg__1_n_150;
  wire buff0_reg__1_n_151;
  wire buff0_reg__1_n_152;
  wire buff0_reg__1_n_153;
  wire buff0_reg__1_n_154;
  wire buff0_reg__1_n_155;
  wire buff0_reg__1_n_156;
  wire buff0_reg__1_n_157;
  wire buff0_reg__1_n_158;
  wire buff0_reg__1_n_159;
  wire buff0_reg__1_n_160;
  wire buff0_reg__1_n_161;
  wire buff0_reg__1_n_162;
  wire buff0_reg__1_n_163;
  wire buff0_reg__1_n_164;
  wire buff0_reg__1_n_165;
  wire buff0_reg__1_n_166;
  wire buff0_reg__1_n_167;
  wire buff0_reg__1_n_168;
  wire buff0_reg__1_n_73;
  wire buff0_reg__1_n_74;
  wire buff0_reg__1_n_75;
  wire buff0_reg__1_n_76;
  wire buff0_reg__1_n_77;
  wire buff0_reg__1_n_78;
  wire buff0_reg__1_n_79;
  wire buff0_reg__1_n_80;
  wire buff0_reg__1_n_81;
  wire buff0_reg__1_n_82;
  wire buff0_reg__1_n_83;
  wire buff0_reg__1_n_84;
  wire buff0_reg__1_n_85;
  wire buff0_reg__1_n_86;
  wire buff0_reg__1_n_87;
  wire buff0_reg__1_n_88;
  wire buff0_reg__1_n_89;
  wire buff0_reg__1_n_90;
  wire buff0_reg__1_n_91;
  wire buff0_reg__1_n_92;
  wire buff0_reg__1_n_93;
  wire buff0_reg__1_n_94;
  wire buff0_reg__1_n_95;
  wire buff0_reg__1_n_96;
  wire buff0_reg__1_n_97;
  wire buff0_reg__1_n_98;
  wire buff0_reg__1_n_99;
  wire buff0_reg_i_16_n_15;
  wire buff0_reg_i_17_n_15;
  wire buff0_reg_i_18_n_15;
  wire buff0_reg_i_19_n_15;
  wire buff0_reg_i_20_n_15;
  wire buff0_reg_i_21_n_15;
  wire buff0_reg_i_22_n_15;
  wire buff0_reg_i_23_n_15;
  wire buff0_reg_i_24_n_15;
  wire buff0_reg_i_25_n_15;
  wire buff0_reg_i_26_n_15;
  wire buff0_reg_i_27_n_15;
  wire buff0_reg_i_28_n_15;
  wire buff0_reg_i_29_n_15;
  wire buff0_reg_i_30_n_15;
  wire buff0_reg_i_31_n_15;
  wire buff0_reg_i_32_n_15;
  wire buff0_reg_i_33_n_15;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_154;
  wire buff0_reg_n_155;
  wire buff0_reg_n_156;
  wire buff0_reg_n_157;
  wire buff0_reg_n_158;
  wire buff0_reg_n_159;
  wire buff0_reg_n_160;
  wire buff0_reg_n_161;
  wire buff0_reg_n_162;
  wire buff0_reg_n_163;
  wire buff0_reg_n_164;
  wire buff0_reg_n_165;
  wire buff0_reg_n_166;
  wire buff0_reg_n_167;
  wire buff0_reg_n_168;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire \buff1_reg[0]__0_n_15 ;
  wire \buff1_reg[0]__1_n_15 ;
  wire \buff1_reg[10]__0_n_15 ;
  wire \buff1_reg[10]__1_n_15 ;
  wire \buff1_reg[11]__0_n_15 ;
  wire \buff1_reg[11]__1_n_15 ;
  wire \buff1_reg[12]__0_n_15 ;
  wire \buff1_reg[12]__1_n_15 ;
  wire \buff1_reg[13]__0_n_15 ;
  wire \buff1_reg[13]__1_n_15 ;
  wire \buff1_reg[14]__0_n_15 ;
  wire \buff1_reg[14]__1_n_15 ;
  wire \buff1_reg[15]__0_n_15 ;
  wire \buff1_reg[15]__1_n_15 ;
  wire \buff1_reg[16]__0_n_15 ;
  wire \buff1_reg[16]__1_n_15 ;
  wire \buff1_reg[1]__0_n_15 ;
  wire \buff1_reg[1]__1_n_15 ;
  wire \buff1_reg[2]__0_n_15 ;
  wire \buff1_reg[2]__1_n_15 ;
  wire \buff1_reg[3]__0_n_15 ;
  wire \buff1_reg[3]__1_n_15 ;
  wire \buff1_reg[4]__0_n_15 ;
  wire \buff1_reg[4]__1_n_15 ;
  wire \buff1_reg[5]__0_n_15 ;
  wire \buff1_reg[5]__1_n_15 ;
  wire \buff1_reg[6]__0_n_15 ;
  wire \buff1_reg[6]__1_n_15 ;
  wire \buff1_reg[7]__0_n_15 ;
  wire \buff1_reg[7]__1_n_15 ;
  wire \buff1_reg[8]__0_n_15 ;
  wire \buff1_reg[8]__1_n_15 ;
  wire \buff1_reg[9]__0_n_15 ;
  wire \buff1_reg[9]__1_n_15 ;
  wire buff1_reg__0_n_100;
  wire buff1_reg__0_n_101;
  wire buff1_reg__0_n_102;
  wire buff1_reg__0_n_103;
  wire buff1_reg__0_n_104;
  wire buff1_reg__0_n_105;
  wire buff1_reg__0_n_106;
  wire buff1_reg__0_n_107;
  wire buff1_reg__0_n_108;
  wire buff1_reg__0_n_109;
  wire buff1_reg__0_n_110;
  wire buff1_reg__0_n_111;
  wire buff1_reg__0_n_112;
  wire buff1_reg__0_n_113;
  wire buff1_reg__0_n_114;
  wire buff1_reg__0_n_115;
  wire buff1_reg__0_n_116;
  wire buff1_reg__0_n_117;
  wire buff1_reg__0_n_118;
  wire buff1_reg__0_n_119;
  wire buff1_reg__0_n_120;
  wire buff1_reg__0_n_73;
  wire buff1_reg__0_n_74;
  wire buff1_reg__0_n_75;
  wire buff1_reg__0_n_76;
  wire buff1_reg__0_n_77;
  wire buff1_reg__0_n_78;
  wire buff1_reg__0_n_79;
  wire buff1_reg__0_n_80;
  wire buff1_reg__0_n_81;
  wire buff1_reg__0_n_82;
  wire buff1_reg__0_n_83;
  wire buff1_reg__0_n_84;
  wire buff1_reg__0_n_85;
  wire buff1_reg__0_n_86;
  wire buff1_reg__0_n_87;
  wire buff1_reg__0_n_88;
  wire buff1_reg__0_n_89;
  wire buff1_reg__0_n_90;
  wire buff1_reg__0_n_91;
  wire buff1_reg__0_n_92;
  wire buff1_reg__0_n_93;
  wire buff1_reg__0_n_94;
  wire buff1_reg__0_n_95;
  wire buff1_reg__0_n_96;
  wire buff1_reg__0_n_97;
  wire buff1_reg__0_n_98;
  wire buff1_reg__0_n_99;
  wire [63:33]buff1_reg__2;
  wire buff1_reg_n_100;
  wire buff1_reg_n_101;
  wire buff1_reg_n_102;
  wire buff1_reg_n_103;
  wire buff1_reg_n_104;
  wire buff1_reg_n_105;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_73;
  wire buff1_reg_n_74;
  wire buff1_reg_n_75;
  wire buff1_reg_n_76;
  wire buff1_reg_n_77;
  wire buff1_reg_n_78;
  wire buff1_reg_n_79;
  wire buff1_reg_n_80;
  wire buff1_reg_n_81;
  wire buff1_reg_n_82;
  wire buff1_reg_n_83;
  wire buff1_reg_n_84;
  wire buff1_reg_n_85;
  wire buff1_reg_n_86;
  wire buff1_reg_n_87;
  wire buff1_reg_n_88;
  wire buff1_reg_n_89;
  wire buff1_reg_n_90;
  wire buff1_reg_n_91;
  wire buff1_reg_n_92;
  wire buff1_reg_n_93;
  wire buff1_reg_n_94;
  wire buff1_reg_n_95;
  wire buff1_reg_n_96;
  wire buff1_reg_n_97;
  wire buff1_reg_n_98;
  wire buff1_reg_n_99;
  wire \buff2[36]_i_2_n_15 ;
  wire \buff2[36]_i_3_n_15 ;
  wire \buff2[36]_i_4_n_15 ;
  wire \buff2[40]_i_2_n_15 ;
  wire \buff2[40]_i_3_n_15 ;
  wire \buff2[40]_i_4_n_15 ;
  wire \buff2[40]_i_5_n_15 ;
  wire \buff2[44]_i_2_n_15 ;
  wire \buff2[44]_i_3_n_15 ;
  wire \buff2[44]_i_4_n_15 ;
  wire \buff2[44]_i_5_n_15 ;
  wire \buff2[48]_i_2_n_15 ;
  wire \buff2[48]_i_3_n_15 ;
  wire \buff2[48]_i_4_n_15 ;
  wire \buff2[48]_i_5_n_15 ;
  wire \buff2[52]_i_2_n_15 ;
  wire \buff2[52]_i_3_n_15 ;
  wire \buff2[52]_i_4_n_15 ;
  wire \buff2[52]_i_5_n_15 ;
  wire \buff2[52]_i_6_n_15 ;
  wire \buff2[56]_i_2_n_15 ;
  wire \buff2[56]_i_3_n_15 ;
  wire \buff2[56]_i_4_n_15 ;
  wire \buff2[56]_i_5_n_15 ;
  wire \buff2[56]_i_6_n_15 ;
  wire \buff2[56]_i_7_n_15 ;
  wire \buff2[56]_i_8_n_15 ;
  wire \buff2[56]_i_9_n_15 ;
  wire \buff2[60]_i_2_n_15 ;
  wire \buff2[60]_i_3_n_15 ;
  wire \buff2[60]_i_4_n_15 ;
  wire \buff2[60]_i_5_n_15 ;
  wire \buff2[60]_i_6_n_15 ;
  wire \buff2[60]_i_7_n_15 ;
  wire \buff2[60]_i_8_n_15 ;
  wire \buff2[60]_i_9_n_15 ;
  wire \buff2[63]_i_2_n_15 ;
  wire \buff2[63]_i_3_n_15 ;
  wire \buff2[63]_i_4_n_15 ;
  wire \buff2[63]_i_5_n_15 ;
  wire \buff2[63]_i_6_n_15 ;
  wire \buff2_reg[36]_i_1_n_15 ;
  wire \buff2_reg[36]_i_1_n_16 ;
  wire \buff2_reg[36]_i_1_n_17 ;
  wire \buff2_reg[36]_i_1_n_18 ;
  wire \buff2_reg[40]_i_1_n_15 ;
  wire \buff2_reg[40]_i_1_n_16 ;
  wire \buff2_reg[40]_i_1_n_17 ;
  wire \buff2_reg[40]_i_1_n_18 ;
  wire \buff2_reg[44]_i_1_n_15 ;
  wire \buff2_reg[44]_i_1_n_16 ;
  wire \buff2_reg[44]_i_1_n_17 ;
  wire \buff2_reg[44]_i_1_n_18 ;
  wire \buff2_reg[48]_i_1_n_15 ;
  wire \buff2_reg[48]_i_1_n_16 ;
  wire \buff2_reg[48]_i_1_n_17 ;
  wire \buff2_reg[48]_i_1_n_18 ;
  wire \buff2_reg[52]_i_1_n_15 ;
  wire \buff2_reg[52]_i_1_n_16 ;
  wire \buff2_reg[52]_i_1_n_17 ;
  wire \buff2_reg[52]_i_1_n_18 ;
  wire \buff2_reg[56]_i_1_n_15 ;
  wire \buff2_reg[56]_i_1_n_16 ;
  wire \buff2_reg[56]_i_1_n_17 ;
  wire \buff2_reg[56]_i_1_n_18 ;
  wire \buff2_reg[60]_i_1_n_15 ;
  wire \buff2_reg[60]_i_1_n_16 ;
  wire \buff2_reg[60]_i_1_n_17 ;
  wire \buff2_reg[60]_i_1_n_18 ;
  wire [63:0]\buff2_reg[63]_0 ;
  wire \buff2_reg[63]_i_1_n_17 ;
  wire \buff2_reg[63]_i_1_n_18 ;
  wire icmp_ln98_reg_603_pp0_iter6_reg;
  wire maxtmp_reg_7030;
  wire reg_1830;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_154;
  wire tmp_product__0_n_155;
  wire tmp_product__0_n_156;
  wire tmp_product__0_n_157;
  wire tmp_product__0_n_158;
  wire tmp_product__0_n_159;
  wire tmp_product__0_n_160;
  wire tmp_product__0_n_161;
  wire tmp_product__0_n_162;
  wire tmp_product__0_n_163;
  wire tmp_product__0_n_164;
  wire tmp_product__0_n_165;
  wire tmp_product__0_n_166;
  wire tmp_product__0_n_167;
  wire tmp_product__0_n_168;
  wire tmp_product_i_18_n_15;
  wire tmp_product_i_19_n_15;
  wire tmp_product_i_20_n_15;
  wire tmp_product_i_21_n_15;
  wire tmp_product_i_22_n_15;
  wire tmp_product_i_23_n_15;
  wire tmp_product_i_24_n_15;
  wire tmp_product_i_25_n_15;
  wire tmp_product_i_26_n_15;
  wire tmp_product_i_27_n_15;
  wire tmp_product_i_28_n_15;
  wire tmp_product_i_29_n_15;
  wire tmp_product_i_30_n_15;
  wire tmp_product_i_31_n_15;
  wire tmp_product_i_32_n_15;
  wire tmp_product_i_33_n_15;
  wire tmp_product_i_34_n_15;
  wire tmp_product_i_35_n_15;
  wire tmp_product_i_36_n_15;
  wire tmp_product_i_37_n_15;
  wire tmp_product_i_38_n_15;
  wire tmp_product_i_39_n_15;
  wire tmp_product_i_40_n_15;
  wire tmp_product_i_41_n_15;
  wire tmp_product_i_42_n_15;
  wire tmp_product_i_43_n_15;
  wire tmp_product_i_44_n_15;
  wire tmp_product_i_45_n_15;
  wire tmp_product_i_46_n_15;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_154;
  wire tmp_product_n_155;
  wire tmp_product_n_156;
  wire tmp_product_n_157;
  wire tmp_product_n_158;
  wire tmp_product_n_159;
  wire tmp_product_n_160;
  wire tmp_product_n_161;
  wire tmp_product_n_162;
  wire tmp_product_n_163;
  wire tmp_product_n_164;
  wire tmp_product_n_165;
  wire tmp_product_n_166;
  wire tmp_product_n_167;
  wire tmp_product_n_168;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg__0_P_UNCONNECTED;
  wire NLW_buff0_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg__1_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_PCOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg__0_PCOUT_UNCONNECTED;
  wire [3:2]\NLW_buff2_reg[63]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_buff2_reg[63]_i_1_O_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_product__0_P_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 13x18 8}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DOADO}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({SHIFT_RIGHT[63],SHIFT_RIGHT[63],SHIFT_RIGHT[63],SHIFT_RIGHT[63],SHIFT_RIGHT[63],SHIFT_RIGHT[63:51]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(reg_1830),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(maxtmp_reg_7030),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154,buff0_reg_n_155,buff0_reg_n_156,buff0_reg_n_157,buff0_reg_n_158,buff0_reg_n_159,buff0_reg_n_160,buff0_reg_n_161,buff0_reg_n_162,buff0_reg_n_163,buff0_reg_n_164,buff0_reg_n_165,buff0_reg_n_166,buff0_reg_n_167,buff0_reg_n_168}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 8}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,SHIFT_RIGHT[33:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(maxtmp_reg_7030),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg__0_OVERFLOW_UNCONNECTED),
        .P(NLW_buff0_reg__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg__0_n_121,buff0_reg__0_n_122,buff0_reg__0_n_123,buff0_reg__0_n_124,buff0_reg__0_n_125,buff0_reg__0_n_126,buff0_reg__0_n_127,buff0_reg__0_n_128,buff0_reg__0_n_129,buff0_reg__0_n_130,buff0_reg__0_n_131,buff0_reg__0_n_132,buff0_reg__0_n_133,buff0_reg__0_n_134,buff0_reg__0_n_135,buff0_reg__0_n_136,buff0_reg__0_n_137,buff0_reg__0_n_138,buff0_reg__0_n_139,buff0_reg__0_n_140,buff0_reg__0_n_141,buff0_reg__0_n_142,buff0_reg__0_n_143,buff0_reg__0_n_144,buff0_reg__0_n_145,buff0_reg__0_n_146,buff0_reg__0_n_147,buff0_reg__0_n_148,buff0_reg__0_n_149,buff0_reg__0_n_150,buff0_reg__0_n_151,buff0_reg__0_n_152,buff0_reg__0_n_153,buff0_reg__0_n_154,buff0_reg__0_n_155,buff0_reg__0_n_156,buff0_reg__0_n_157,buff0_reg__0_n_158,buff0_reg__0_n_159,buff0_reg__0_n_160,buff0_reg__0_n_161,buff0_reg__0_n_162,buff0_reg__0_n_163,buff0_reg__0_n_164,buff0_reg__0_n_165,buff0_reg__0_n_166,buff0_reg__0_n_167,buff0_reg__0_n_168}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h55000F3355FF0F33)) 
    buff0_reg__0_i_1
       (.I0(buff0_reg__0_i_18__0_n_15),
        .I1(buff0_reg__0_i_19__0_n_15),
        .I2(buff0_reg__0_i_20__0_n_15),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(buff0_reg__0_i_21__0_n_15),
        .O(SHIFT_RIGHT[33]));
  LUT6 #(
    .INIT(64'h0035F0350F35FF35)) 
    buff0_reg__0_i_10__0
       (.I0(buff0_reg__0_i_30_n_15),
        .I1(buff0_reg__0_i_29_n_15),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(buff0_reg__0_i_27_n_15),
        .I5(buff0_reg__0_i_28_n_15),
        .O(SHIFT_RIGHT[24]));
  LUT6 #(
    .INIT(64'h0305F30503F5F3F5)) 
    buff0_reg__0_i_11__0
       (.I0(buff0_reg__0_i_31_n_15),
        .I1(buff0_reg__0_i_29_n_15),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(buff0_reg__0_i_28_n_15),
        .I5(buff0_reg__0_i_30_n_15),
        .O(SHIFT_RIGHT[23]));
  LUT6 #(
    .INIT(64'h30503F50305F3F5F)) 
    buff0_reg__0_i_12__0
       (.I0(buff0_reg__0_i_30_n_15),
        .I1(buff0_reg__0_i_29_n_15),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(buff0_reg__0_i_31_n_15),
        .I5(buff0_reg__0_i_32_n_15),
        .O(SHIFT_RIGHT[22]));
  LUT6 #(
    .INIT(64'h30503F50305F3F5F)) 
    buff0_reg__0_i_13__0
       (.I0(buff0_reg__0_i_31_n_15),
        .I1(buff0_reg__0_i_30_n_15),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(buff0_reg__0_i_32_n_15),
        .I5(buff0_reg__0_i_33_n_15),
        .O(SHIFT_RIGHT[21]));
  LUT6 #(
    .INIT(64'h0035F0350F35FF35)) 
    buff0_reg__0_i_14__0
       (.I0(buff0_reg__0_i_34_n_15),
        .I1(buff0_reg__0_i_33_n_15),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(buff0_reg__0_i_31_n_15),
        .I5(buff0_reg__0_i_32_n_15),
        .O(SHIFT_RIGHT[20]));
  LUT6 #(
    .INIT(64'h30503F50305F3F5F)) 
    buff0_reg__0_i_15__0
       (.I0(buff0_reg__0_i_33_n_15),
        .I1(buff0_reg__0_i_32_n_15),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(buff0_reg__0_i_34_n_15),
        .I5(buff0_reg__0_i_35_n_15),
        .O(SHIFT_RIGHT[19]));
  LUT6 #(
    .INIT(64'h0503F50305F3F5F3)) 
    buff0_reg__0_i_16__0
       (.I0(buff0_reg__0_i_34_n_15),
        .I1(buff0_reg__0_i_36_n_15),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(buff0_reg__0_i_33_n_15),
        .I5(buff0_reg__0_i_35_n_15),
        .O(SHIFT_RIGHT[18]));
  LUT6 #(
    .INIT(64'h3500350F35F035FF)) 
    buff0_reg__0_i_17__0
       (.I0(buff0_reg__0_i_35_n_15),
        .I1(buff0_reg__0_i_34_n_15),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(buff0_reg__0_i_37_n_15),
        .I5(buff0_reg__0_i_36_n_15),
        .O(SHIFT_RIGHT[17]));
  LUT5 #(
    .INIT(32'hBB8BB888)) 
    buff0_reg__0_i_18__0
       (.I0(buff0_reg__0_i_38_n_15),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(buff0_reg__0_i_39_n_15),
        .I4(buff0_reg__0_i_40_n_15),
        .O(buff0_reg__0_i_18__0_n_15));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    buff0_reg__0_i_19__0
       (.I0(buff0_reg__0_i_41_n_15),
        .I1(buff0_reg__0_i_42_n_15),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(buff0_reg__0_i_43_n_15),
        .I5(buff0_reg__0_i_44_n_15),
        .O(buff0_reg__0_i_19__0_n_15));
  LUT6 #(
    .INIT(64'h0035F0350F35FF35)) 
    buff0_reg__0_i_2
       (.I0(buff0_reg__0_i_22__0_n_15),
        .I1(buff0_reg__0_i_19__0_n_15),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(buff0_reg__0_i_20__0_n_15),
        .I5(buff0_reg__0_i_21__0_n_15),
        .O(SHIFT_RIGHT[32]));
  LUT6 #(
    .INIT(64'hFFCA0FCAF0CA00CA)) 
    buff0_reg__0_i_20__0
       (.I0(buff0_reg__0_i_45_n_15),
        .I1(buff0_reg__0_i_46_n_15),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(buff0_reg__0_i_47_n_15),
        .I5(buff0_reg__0_i_48_n_15),
        .O(buff0_reg__0_i_20__0_n_15));
  LUT6 #(
    .INIT(64'hFFCA0FCAF0CA00CA)) 
    buff0_reg__0_i_21__0
       (.I0(buff0_reg__0_i_49_n_15),
        .I1(buff0_reg__0_i_50_n_15),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(buff0_reg__0_i_51_n_15),
        .I5(buff0_reg__0_i_52_n_15),
        .O(buff0_reg__0_i_21__0_n_15));
  LUT6 #(
    .INIT(64'hFFCA0FCAF0CA00CA)) 
    buff0_reg__0_i_22__0
       (.I0(buff0_reg__0_i_53_n_15),
        .I1(buff0_reg__0_i_40_n_15),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(buff0_reg__0_i_39_n_15),
        .I5(buff0_reg__0_i_54_n_15),
        .O(buff0_reg__0_i_22__0_n_15));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    buff0_reg__0_i_23__0
       (.I0(buff0_reg__0_i_55_n_15),
        .I1(buff0_reg__0_i_46_n_15),
        .I2(buff0_reg__0_i_48_n_15),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(buff0_reg__0_i_45_n_15),
        .O(buff0_reg__0_i_23__0_n_15));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    buff0_reg__0_i_24__0
       (.I0(buff0_reg__0_i_56_n_15),
        .I1(buff0_reg__0_i_50_n_15),
        .I2(buff0_reg__0_i_52_n_15),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(buff0_reg__0_i_49_n_15),
        .O(buff0_reg__0_i_24__0_n_15));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    buff0_reg__0_i_25__0
       (.I0(buff0_reg__0_i_57_n_15),
        .I1(buff0_reg__0_i_42_n_15),
        .I2(buff0_reg__0_i_41_n_15),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(buff0_reg__0_i_44_n_15),
        .O(buff0_reg__0_i_25__0_n_15));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    buff0_reg__0_i_26
       (.I0(buff0_reg__0_i_58_n_15),
        .I1(buff0_reg__0_i_40_n_15),
        .I2(buff0_reg__0_i_54_n_15),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(buff0_reg__0_i_53_n_15),
        .O(buff0_reg__0_i_26_n_15));
  LUT6 #(
    .INIT(64'hCCFFF0AACC00F0AA)) 
    buff0_reg__0_i_27
       (.I0(buff0_reg__0_i_59_n_15),
        .I1(buff0_reg__0_i_46_n_15),
        .I2(buff0_reg__0_i_45_n_15),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(buff0_reg__0_i_55_n_15),
        .O(buff0_reg__0_i_27_n_15));
  LUT6 #(
    .INIT(64'hCCAAF0FFCCAAF000)) 
    buff0_reg__0_i_28
       (.I0(buff0_reg__0_i_56_n_15),
        .I1(buff0_reg__0_i_50_n_15),
        .I2(buff0_reg__0_i_49_n_15),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(buff0_reg__0_i_60_n_15),
        .O(buff0_reg__0_i_28_n_15));
  LUT6 #(
    .INIT(64'hCCAAF0FFCCAAF000)) 
    buff0_reg__0_i_29
       (.I0(buff0_reg__0_i_57_n_15),
        .I1(buff0_reg__0_i_42_n_15),
        .I2(buff0_reg__0_i_44_n_15),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(buff0_reg__0_i_61_n_15),
        .O(buff0_reg__0_i_29_n_15));
  LUT6 #(
    .INIT(64'h0F0033550FFF3355)) 
    buff0_reg__0_i_3
       (.I0(buff0_reg__0_i_23__0_n_15),
        .I1(buff0_reg__0_i_19__0_n_15),
        .I2(buff0_reg__0_i_21__0_n_15),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(buff0_reg__0_i_22__0_n_15),
        .O(SHIFT_RIGHT[31]));
  LUT6 #(
    .INIT(64'hCCAAF0FFCCAAF000)) 
    buff0_reg__0_i_30
       (.I0(buff0_reg__0_i_58_n_15),
        .I1(buff0_reg__0_i_40_n_15),
        .I2(buff0_reg__0_i_53_n_15),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(buff0_reg__0_i_62_n_15),
        .O(buff0_reg__0_i_30_n_15));
  LUT6 #(
    .INIT(64'hAFFCA0FCAF0CA00C)) 
    buff0_reg__0_i_31
       (.I0(buff0_reg__0_i_45_n_15),
        .I1(buff0_reg__0_i_63_n_15),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(buff0_reg__0_i_55_n_15),
        .I5(buff0_reg__0_i_59_n_15),
        .O(buff0_reg__0_i_31_n_15));
  LUT6 #(
    .INIT(64'hAFFCA0FCAF0CA00C)) 
    buff0_reg__0_i_32
       (.I0(buff0_reg__0_i_49_n_15),
        .I1(buff0_reg__0_i_64_n_15),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(buff0_reg__0_i_56_n_15),
        .I5(buff0_reg__0_i_60_n_15),
        .O(buff0_reg__0_i_32_n_15));
  LUT6 #(
    .INIT(64'hACFFACF0AC0FAC00)) 
    buff0_reg__0_i_33
       (.I0(buff0_reg__0_i_44_n_15),
        .I1(buff0_reg__0_i_57_n_15),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(buff0_reg__0_i_65_n_15),
        .I5(buff0_reg__0_i_61_n_15),
        .O(buff0_reg__0_i_33_n_15));
  LUT6 #(
    .INIT(64'hACFFACF0AC0FAC00)) 
    buff0_reg__0_i_34
       (.I0(buff0_reg__0_i_53_n_15),
        .I1(buff0_reg__0_i_58_n_15),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(buff0_reg__0_i_66_n_15),
        .I5(buff0_reg__0_i_62_n_15),
        .O(buff0_reg__0_i_34_n_15));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    buff0_reg__0_i_35
       (.I0(buff0_reg__0_i_59_n_15),
        .I1(buff0_reg__0_i_63_n_15),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(buff0_reg__0_i_55_n_15),
        .I5(buff0_reg__0_i_67_n_15),
        .O(buff0_reg__0_i_35_n_15));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    buff0_reg__0_i_36
       (.I0(buff0_reg__0_i_60_n_15),
        .I1(buff0_reg__0_i_64_n_15),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(buff0_reg__0_i_56_n_15),
        .I5(buff0_reg__0_i_68_n_15),
        .O(buff0_reg__0_i_36_n_15));
  LUT6 #(
    .INIT(64'hFFCA0FCAF0CA00CA)) 
    buff0_reg__0_i_37
       (.I0(buff0_reg__0_i_69_n_15),
        .I1(buff0_reg__0_i_65_n_15),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(buff0_reg__0_i_57_n_15),
        .I5(buff0_reg__0_i_61_n_15),
        .O(buff0_reg__0_i_37_n_15));
  LUT6 #(
    .INIT(64'hFFF0FF35FFFFFF35)) 
    buff0_reg__0_i_38
       (.I0(buff0_reg_2[40]),
        .I1(buff0_reg_2[56]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(Q[3]),
        .I5(buff0_reg_2[48]),
        .O(buff0_reg__0_i_38_n_15));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'hCDFD)) 
    buff0_reg__0_i_39
       (.I0(buff0_reg_2[44]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(buff0_reg_2[60]),
        .O(buff0_reg__0_i_39_n_15));
  LUT6 #(
    .INIT(64'h33550F0033550FFF)) 
    buff0_reg__0_i_4
       (.I0(buff0_reg__0_i_23__0_n_15),
        .I1(buff0_reg__0_i_19__0_n_15),
        .I2(buff0_reg__0_i_22__0_n_15),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(buff0_reg__0_i_24__0_n_15),
        .O(SHIFT_RIGHT[30]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'hCDFD)) 
    buff0_reg__0_i_40
       (.I0(buff0_reg_2[36]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(buff0_reg_2[52]),
        .O(buff0_reg__0_i_40_n_15));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'hCDFD)) 
    buff0_reg__0_i_41
       (.I0(buff0_reg_2[41]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(buff0_reg_2[57]),
        .O(buff0_reg__0_i_41_n_15));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'hCDFD)) 
    buff0_reg__0_i_42
       (.I0(buff0_reg_2[37]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(buff0_reg_2[53]),
        .O(buff0_reg__0_i_42_n_15));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'hCDFD)) 
    buff0_reg__0_i_43
       (.I0(buff0_reg_2[45]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(buff0_reg_2[61]),
        .O(buff0_reg__0_i_43_n_15));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'hCDFD)) 
    buff0_reg__0_i_44
       (.I0(buff0_reg_2[33]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(buff0_reg_2[49]),
        .O(buff0_reg__0_i_44_n_15));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'hCDFD)) 
    buff0_reg__0_i_45
       (.I0(buff0_reg_2[35]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(buff0_reg_2[51]),
        .O(buff0_reg__0_i_45_n_15));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'hCDFD)) 
    buff0_reg__0_i_46
       (.I0(buff0_reg_2[39]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(buff0_reg_2[55]),
        .O(buff0_reg__0_i_46_n_15));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hCDFD)) 
    buff0_reg__0_i_47
       (.I0(buff0_reg_2[47]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(buff0_reg_2[63]),
        .O(buff0_reg__0_i_47_n_15));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'hCDFD)) 
    buff0_reg__0_i_48
       (.I0(buff0_reg_2[43]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(buff0_reg_2[59]),
        .O(buff0_reg__0_i_48_n_15));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'hCDFD)) 
    buff0_reg__0_i_49
       (.I0(buff0_reg_2[34]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(buff0_reg_2[50]),
        .O(buff0_reg__0_i_49_n_15));
  LUT6 #(
    .INIT(64'h5300530F53F053FF)) 
    buff0_reg__0_i_5
       (.I0(buff0_reg__0_i_22__0_n_15),
        .I1(buff0_reg__0_i_23__0_n_15),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(buff0_reg__0_i_25__0_n_15),
        .I5(buff0_reg__0_i_24__0_n_15),
        .O(SHIFT_RIGHT[29]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'hCDFD)) 
    buff0_reg__0_i_50
       (.I0(buff0_reg_2[38]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(buff0_reg_2[54]),
        .O(buff0_reg__0_i_50_n_15));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'hCDFD)) 
    buff0_reg__0_i_51
       (.I0(buff0_reg_2[46]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(buff0_reg_2[62]),
        .O(buff0_reg__0_i_51_n_15));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'hCDFD)) 
    buff0_reg__0_i_52
       (.I0(buff0_reg_2[42]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(buff0_reg_2[58]),
        .O(buff0_reg__0_i_52_n_15));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'hCDFD)) 
    buff0_reg__0_i_53
       (.I0(buff0_reg_2[32]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(buff0_reg_2[48]),
        .O(buff0_reg__0_i_53_n_15));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'hCDFD)) 
    buff0_reg__0_i_54
       (.I0(buff0_reg_2[40]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(buff0_reg_2[56]),
        .O(buff0_reg__0_i_54_n_15));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'hF530F53F)) 
    buff0_reg__0_i_55
       (.I0(buff0_reg_2[63]),
        .I1(buff0_reg_2[47]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(buff0_reg_2[31]),
        .O(buff0_reg__0_i_55_n_15));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'hF053FF53)) 
    buff0_reg__0_i_56
       (.I0(buff0_reg_2[46]),
        .I1(buff0_reg_2[30]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(buff0_reg_2[62]),
        .O(buff0_reg__0_i_56_n_15));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'hF053FF53)) 
    buff0_reg__0_i_57
       (.I0(buff0_reg_2[45]),
        .I1(buff0_reg_2[29]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(buff0_reg_2[61]),
        .O(buff0_reg__0_i_57_n_15));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'hF053FF53)) 
    buff0_reg__0_i_58
       (.I0(buff0_reg_2[44]),
        .I1(buff0_reg_2[28]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(buff0_reg_2[60]),
        .O(buff0_reg__0_i_58_n_15));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'hF053FF53)) 
    buff0_reg__0_i_59
       (.I0(buff0_reg_2[43]),
        .I1(buff0_reg_2[27]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(buff0_reg_2[59]),
        .O(buff0_reg__0_i_59_n_15));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'hF053FF53)) 
    buff0_reg__0_i_60
       (.I0(buff0_reg_2[42]),
        .I1(buff0_reg_2[26]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(buff0_reg_2[58]),
        .O(buff0_reg__0_i_60_n_15));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'hF053FF53)) 
    buff0_reg__0_i_61
       (.I0(buff0_reg_2[41]),
        .I1(buff0_reg_2[25]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(buff0_reg_2[57]),
        .O(buff0_reg__0_i_61_n_15));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'hF053FF53)) 
    buff0_reg__0_i_62
       (.I0(buff0_reg_2[40]),
        .I1(buff0_reg_2[24]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(buff0_reg_2[56]),
        .O(buff0_reg__0_i_62_n_15));
  LUT5 #(
    .INIT(32'hF053FF53)) 
    buff0_reg__0_i_63
       (.I0(buff0_reg_2[39]),
        .I1(buff0_reg_2[23]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(buff0_reg_2[55]),
        .O(buff0_reg__0_i_63_n_15));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'hF053FF53)) 
    buff0_reg__0_i_64
       (.I0(buff0_reg_2[38]),
        .I1(buff0_reg_2[22]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(buff0_reg_2[54]),
        .O(buff0_reg__0_i_64_n_15));
  LUT5 #(
    .INIT(32'hF053FF53)) 
    buff0_reg__0_i_65
       (.I0(buff0_reg_2[37]),
        .I1(buff0_reg_2[21]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(buff0_reg_2[53]),
        .O(buff0_reg__0_i_65_n_15));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'hF053FF53)) 
    buff0_reg__0_i_66
       (.I0(buff0_reg_2[36]),
        .I1(buff0_reg_2[20]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(buff0_reg_2[52]),
        .O(buff0_reg__0_i_66_n_15));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'hF053FF53)) 
    buff0_reg__0_i_67
       (.I0(buff0_reg_2[35]),
        .I1(buff0_reg_2[19]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(buff0_reg_2[51]),
        .O(buff0_reg__0_i_67_n_15));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'hF053FF53)) 
    buff0_reg__0_i_68
       (.I0(buff0_reg_2[34]),
        .I1(buff0_reg_2[18]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(buff0_reg_2[50]),
        .O(buff0_reg__0_i_68_n_15));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'hF053FF53)) 
    buff0_reg__0_i_69
       (.I0(buff0_reg_2[33]),
        .I1(buff0_reg_2[17]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(buff0_reg_2[49]),
        .O(buff0_reg__0_i_69_n_15));
  LUT6 #(
    .INIT(64'h0035F0350F35FF35)) 
    buff0_reg__0_i_6__0
       (.I0(buff0_reg__0_i_26_n_15),
        .I1(buff0_reg__0_i_25__0_n_15),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(buff0_reg__0_i_23__0_n_15),
        .I5(buff0_reg__0_i_24__0_n_15),
        .O(SHIFT_RIGHT[28]));
  LUT6 #(
    .INIT(64'h5300530F53F053FF)) 
    buff0_reg__0_i_7__0
       (.I0(buff0_reg__0_i_24__0_n_15),
        .I1(buff0_reg__0_i_25__0_n_15),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(buff0_reg__0_i_27_n_15),
        .I5(buff0_reg__0_i_26_n_15),
        .O(SHIFT_RIGHT[27]));
  LUT6 #(
    .INIT(64'h50035F0350F35FF3)) 
    buff0_reg__0_i_8__0
       (.I0(buff0_reg__0_i_25__0_n_15),
        .I1(buff0_reg__0_i_28_n_15),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(buff0_reg__0_i_26_n_15),
        .I5(buff0_reg__0_i_27_n_15),
        .O(SHIFT_RIGHT[26]));
  LUT6 #(
    .INIT(64'h50035F0350F35FF3)) 
    buff0_reg__0_i_9__0
       (.I0(buff0_reg__0_i_26_n_15),
        .I1(buff0_reg__0_i_29_n_15),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(buff0_reg__0_i_27_n_15),
        .I5(buff0_reg__0_i_28_n_15),
        .O(SHIFT_RIGHT[25]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 8}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,SHIFT_RIGHT[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,DOADO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(maxtmp_reg_7030),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(reg_1830),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg__1_OVERFLOW_UNCONNECTED),
        .P({buff0_reg__1_n_73,buff0_reg__1_n_74,buff0_reg__1_n_75,buff0_reg__1_n_76,buff0_reg__1_n_77,buff0_reg__1_n_78,buff0_reg__1_n_79,buff0_reg__1_n_80,buff0_reg__1_n_81,buff0_reg__1_n_82,buff0_reg__1_n_83,buff0_reg__1_n_84,buff0_reg__1_n_85,buff0_reg__1_n_86,buff0_reg__1_n_87,buff0_reg__1_n_88,buff0_reg__1_n_89,buff0_reg__1_n_90,buff0_reg__1_n_91,buff0_reg__1_n_92,buff0_reg__1_n_93,buff0_reg__1_n_94,buff0_reg__1_n_95,buff0_reg__1_n_96,buff0_reg__1_n_97,buff0_reg__1_n_98,buff0_reg__1_n_99,buff0_reg__1_n_100,buff0_reg__1_n_101,buff0_reg__1_n_102,buff0_reg__1_n_103,buff0_reg__1_n_104,buff0_reg__1_n_105,buff0_reg__1_n_106,buff0_reg__1_n_107,buff0_reg__1_n_108,buff0_reg__1_n_109,buff0_reg__1_n_110,buff0_reg__1_n_111,buff0_reg__1_n_112,buff0_reg__1_n_113,buff0_reg__1_n_114,buff0_reg__1_n_115,buff0_reg__1_n_116,buff0_reg__1_n_117,buff0_reg__1_n_118,buff0_reg__1_n_119,buff0_reg__1_n_120}),
        .PATTERNBDETECT(NLW_buff0_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg__1_n_121,buff0_reg__1_n_122,buff0_reg__1_n_123,buff0_reg__1_n_124,buff0_reg__1_n_125,buff0_reg__1_n_126,buff0_reg__1_n_127,buff0_reg__1_n_128,buff0_reg__1_n_129,buff0_reg__1_n_130,buff0_reg__1_n_131,buff0_reg__1_n_132,buff0_reg__1_n_133,buff0_reg__1_n_134,buff0_reg__1_n_135,buff0_reg__1_n_136,buff0_reg__1_n_137,buff0_reg__1_n_138,buff0_reg__1_n_139,buff0_reg__1_n_140,buff0_reg__1_n_141,buff0_reg__1_n_142,buff0_reg__1_n_143,buff0_reg__1_n_144,buff0_reg__1_n_145,buff0_reg__1_n_146,buff0_reg__1_n_147,buff0_reg__1_n_148,buff0_reg__1_n_149,buff0_reg__1_n_150,buff0_reg__1_n_151,buff0_reg__1_n_152,buff0_reg__1_n_153,buff0_reg__1_n_154,buff0_reg__1_n_155,buff0_reg__1_n_156,buff0_reg__1_n_157,buff0_reg__1_n_158,buff0_reg__1_n_159,buff0_reg__1_n_160,buff0_reg__1_n_161,buff0_reg__1_n_162,buff0_reg__1_n_163,buff0_reg__1_n_164,buff0_reg__1_n_165,buff0_reg__1_n_166,buff0_reg__1_n_167,buff0_reg__1_n_168}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg__1_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h0035F0350F35FF35)) 
    buff0_reg__1_i_1
       (.I0(buff0_reg__1_i_18__0_n_15),
        .I1(buff0_reg__0_i_37_n_15),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(buff0_reg__0_i_35_n_15),
        .I5(buff0_reg__0_i_36_n_15),
        .O(SHIFT_RIGHT[16]));
  LUT6 #(
    .INIT(64'h0F0033550FFF3355)) 
    buff0_reg__1_i_10__0
       (.I0(buff0_reg__1_i_27_n_15),
        .I1(buff0_reg__1_i_25_n_15),
        .I2(buff0_reg__1_i_24_n_15),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(buff0_reg__1_i_26_n_15),
        .O(SHIFT_RIGHT[7]));
  LUT6 #(
    .INIT(64'h33550F0033550FFF)) 
    buff0_reg__1_i_11__0
       (.I0(buff0_reg__1_i_27_n_15),
        .I1(buff0_reg__1_i_25_n_15),
        .I2(buff0_reg__1_i_26_n_15),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(buff0_reg__1_i_28_n_15),
        .O(SHIFT_RIGHT[6]));
  LUT6 #(
    .INIT(64'h50305F30503F5F3F)) 
    buff0_reg__1_i_12__0
       (.I0(buff0_reg__1_i_26_n_15),
        .I1(buff0_reg__1_i_28_n_15),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(buff0_reg__1_i_27_n_15),
        .I5(buff0_reg__1_i_29_n_15),
        .O(SHIFT_RIGHT[5]));
  LUT6 #(
    .INIT(64'h0035F0350F35FF35)) 
    buff0_reg__1_i_13__0
       (.I0(buff0_reg__1_i_30_n_15),
        .I1(buff0_reg__1_i_29_n_15),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(buff0_reg__1_i_27_n_15),
        .I5(buff0_reg__1_i_28_n_15),
        .O(SHIFT_RIGHT[4]));
  LUT6 #(
    .INIT(64'h5030503F5F305F3F)) 
    buff0_reg__1_i_14__0
       (.I0(buff0_reg__1_i_28_n_15),
        .I1(buff0_reg__1_i_30_n_15),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(buff0_reg__1_i_31_n_15),
        .I5(buff0_reg__1_i_29_n_15),
        .O(SHIFT_RIGHT[3]));
  LUT6 #(
    .INIT(64'h5300530F53F053FF)) 
    buff0_reg__1_i_15__0
       (.I0(buff0_reg__1_i_29_n_15),
        .I1(buff0_reg__1_i_30_n_15),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(buff0_reg__1_i_32_n_15),
        .I5(buff0_reg__1_i_31_n_15),
        .O(SHIFT_RIGHT[2]));
  LUT6 #(
    .INIT(64'h0047CC473347FF47)) 
    buff0_reg__1_i_16__0
       (.I0(buff0_reg__1_i_31_n_15),
        .I1(Q[1]),
        .I2(buff0_reg__1_i_33_n_15),
        .I3(Q[0]),
        .I4(buff0_reg__1_i_30_n_15),
        .I5(buff0_reg__1_i_32_n_15),
        .O(SHIFT_RIGHT[1]));
  LUT6 #(
    .INIT(64'h470047CC473347FF)) 
    buff0_reg__1_i_17__0
       (.I0(buff0_reg__1_i_31_n_15),
        .I1(Q[1]),
        .I2(buff0_reg__1_i_33_n_15),
        .I3(Q[0]),
        .I4(buff0_reg__1_i_32_n_15),
        .I5(buff0_reg__1_i_34_n_15),
        .O(SHIFT_RIGHT[0]));
  LUT6 #(
    .INIT(64'hFFCA0FCAF0CA00CA)) 
    buff0_reg__1_i_18__0
       (.I0(buff0_reg__1_i_35_n_15),
        .I1(buff0_reg__0_i_66_n_15),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(buff0_reg__0_i_58_n_15),
        .I5(buff0_reg__0_i_62_n_15),
        .O(buff0_reg__1_i_18__0_n_15));
  LUT6 #(
    .INIT(64'hAFCFA0CFAFC0A0C0)) 
    buff0_reg__1_i_19__0
       (.I0(buff0_reg__0_i_59_n_15),
        .I1(buff0_reg__0_i_63_n_15),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(buff0_reg__0_i_67_n_15),
        .I5(buff0_reg__1_i_36_n_15),
        .O(buff0_reg__1_i_19__0_n_15));
  LUT6 #(
    .INIT(64'h0503F50305F3F5F3)) 
    buff0_reg__1_i_2
       (.I0(buff0_reg__0_i_37_n_15),
        .I1(buff0_reg__1_i_19__0_n_15),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(buff0_reg__0_i_36_n_15),
        .I5(buff0_reg__1_i_18__0_n_15),
        .O(SHIFT_RIGHT[15]));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    buff0_reg__1_i_20__0
       (.I0(buff0_reg__0_i_64_n_15),
        .I1(buff0_reg__0_i_68_n_15),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(buff0_reg__0_i_60_n_15),
        .I5(buff0_reg__1_i_37_n_15),
        .O(buff0_reg__1_i_20__0_n_15));
  LUT6 #(
    .INIT(64'hAFCFA0CFAFC0A0C0)) 
    buff0_reg__1_i_21
       (.I0(buff0_reg__0_i_61_n_15),
        .I1(buff0_reg__0_i_65_n_15),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(buff0_reg__0_i_69_n_15),
        .I5(buff0_reg__1_i_38_n_15),
        .O(buff0_reg__1_i_21_n_15));
  LUT6 #(
    .INIT(64'hAFCFA0CFAFC0A0C0)) 
    buff0_reg__1_i_22
       (.I0(buff0_reg__0_i_62_n_15),
        .I1(buff0_reg__0_i_66_n_15),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(buff0_reg__1_i_35_n_15),
        .I5(buff0_reg__1_i_39_n_15),
        .O(buff0_reg__1_i_22_n_15));
  LUT6 #(
    .INIT(64'hAFCFA0CFAFC0A0C0)) 
    buff0_reg__1_i_23
       (.I0(buff0_reg__0_i_63_n_15),
        .I1(buff0_reg__0_i_67_n_15),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(buff0_reg__1_i_36_n_15),
        .I5(buff0_reg__1_i_40_n_15),
        .O(buff0_reg__1_i_23_n_15));
  LUT6 #(
    .INIT(64'hAFCFA0CFAFC0A0C0)) 
    buff0_reg__1_i_24
       (.I0(buff0_reg__0_i_64_n_15),
        .I1(buff0_reg__0_i_68_n_15),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(buff0_reg__1_i_37_n_15),
        .I5(buff0_reg__1_i_41_n_15),
        .O(buff0_reg__1_i_24_n_15));
  LUT6 #(
    .INIT(64'hAFCFA0CFAFC0A0C0)) 
    buff0_reg__1_i_25
       (.I0(buff0_reg__0_i_65_n_15),
        .I1(buff0_reg__0_i_69_n_15),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(buff0_reg__1_i_38_n_15),
        .I5(buff0_reg__1_i_42_n_15),
        .O(buff0_reg__1_i_25_n_15));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    buff0_reg__1_i_26
       (.I0(buff0_reg__1_i_35_n_15),
        .I1(buff0_reg__1_i_39_n_15),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(buff0_reg__0_i_66_n_15),
        .I5(buff0_reg__1_i_43_n_15),
        .O(buff0_reg__1_i_26_n_15));
  LUT5 #(
    .INIT(32'hEE2EE222)) 
    buff0_reg__1_i_27
       (.I0(buff0_reg__1_i_44_n_15),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(buff0_reg__0_i_67_n_15),
        .I4(buff0_reg__1_i_40_n_15),
        .O(buff0_reg__1_i_27_n_15));
  LUT5 #(
    .INIT(32'hEE2EE222)) 
    buff0_reg__1_i_28
       (.I0(buff0_reg__1_i_45_n_15),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(buff0_reg__0_i_68_n_15),
        .I4(buff0_reg__1_i_41_n_15),
        .O(buff0_reg__1_i_28_n_15));
  LUT5 #(
    .INIT(32'hEE2EE222)) 
    buff0_reg__1_i_29
       (.I0(buff0_reg__1_i_46_n_15),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(buff0_reg__0_i_69_n_15),
        .I4(buff0_reg__1_i_42_n_15),
        .O(buff0_reg__1_i_29_n_15));
  LUT6 #(
    .INIT(64'h0530F530053FF53F)) 
    buff0_reg__1_i_3
       (.I0(buff0_reg__1_i_18__0_n_15),
        .I1(buff0_reg__1_i_19__0_n_15),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(buff0_reg__0_i_37_n_15),
        .I5(buff0_reg__1_i_20__0_n_15),
        .O(SHIFT_RIGHT[14]));
  LUT5 #(
    .INIT(32'hEE2EE222)) 
    buff0_reg__1_i_30
       (.I0(buff0_reg__1_i_47_n_15),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(buff0_reg__1_i_35_n_15),
        .I4(buff0_reg__1_i_43_n_15),
        .O(buff0_reg__1_i_30_n_15));
  LUT6 #(
    .INIT(64'h0203020302000203)) 
    buff0_reg__1_i_31
       (.I0(buff0_reg__1_i_44_n_15),
        .I1(buff0_reg__1_i_48_n_15),
        .I2(buff0_reg__1_i_49_n_15),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(buff0_reg__1_i_40_n_15),
        .O(buff0_reg__1_i_31_n_15));
  LUT6 #(
    .INIT(64'h0203020302000203)) 
    buff0_reg__1_i_32
       (.I0(buff0_reg__1_i_45_n_15),
        .I1(buff0_reg__1_i_50_n_15),
        .I2(buff0_reg__1_i_51_n_15),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(buff0_reg__1_i_41_n_15),
        .O(buff0_reg__1_i_32_n_15));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'hFF00D8D8)) 
    buff0_reg__1_i_33
       (.I0(Q[3]),
        .I1(buff0_reg__1_i_42_n_15),
        .I2(buff0_reg__1_i_52_n_15),
        .I3(buff0_reg__1_i_46_n_15),
        .I4(Q[2]),
        .O(buff0_reg__1_i_33_n_15));
  LUT5 #(
    .INIT(32'h23232023)) 
    buff0_reg__1_i_34
       (.I0(buff0_reg__1_i_47_n_15),
        .I1(buff0_reg__1_i_53_n_15),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(buff0_reg__1_i_43_n_15),
        .O(buff0_reg__1_i_34_n_15));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'hF053FF53)) 
    buff0_reg__1_i_35
       (.I0(buff0_reg_2[32]),
        .I1(buff0_reg_2[16]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(buff0_reg_2[48]),
        .O(buff0_reg__1_i_35_n_15));
  LUT6 #(
    .INIT(64'h55330F0055330FFF)) 
    buff0_reg__1_i_36
       (.I0(buff0_reg_2[63]),
        .I1(buff0_reg_2[47]),
        .I2(buff0_reg_2[31]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(buff0_reg_2[15]),
        .O(buff0_reg__1_i_36_n_15));
  LUT6 #(
    .INIT(64'h0F5533000F5533FF)) 
    buff0_reg__1_i_37
       (.I0(buff0_reg_2[46]),
        .I1(buff0_reg_2[30]),
        .I2(buff0_reg_2[62]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(buff0_reg_2[14]),
        .O(buff0_reg__1_i_37_n_15));
  LUT6 #(
    .INIT(64'h0F5533000F5533FF)) 
    buff0_reg__1_i_38
       (.I0(buff0_reg_2[45]),
        .I1(buff0_reg_2[29]),
        .I2(buff0_reg_2[61]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(buff0_reg_2[13]),
        .O(buff0_reg__1_i_38_n_15));
  LUT6 #(
    .INIT(64'h0F5533000F5533FF)) 
    buff0_reg__1_i_39
       (.I0(buff0_reg_2[44]),
        .I1(buff0_reg_2[28]),
        .I2(buff0_reg_2[60]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(buff0_reg_2[12]),
        .O(buff0_reg__1_i_39_n_15));
  LUT6 #(
    .INIT(64'h0530F530053FF53F)) 
    buff0_reg__1_i_4
       (.I0(buff0_reg__1_i_19__0_n_15),
        .I1(buff0_reg__1_i_20__0_n_15),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(buff0_reg__1_i_18__0_n_15),
        .I5(buff0_reg__1_i_21_n_15),
        .O(SHIFT_RIGHT[13]));
  LUT6 #(
    .INIT(64'h0F5533000F5533FF)) 
    buff0_reg__1_i_40
       (.I0(buff0_reg_2[43]),
        .I1(buff0_reg_2[27]),
        .I2(buff0_reg_2[59]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(buff0_reg_2[11]),
        .O(buff0_reg__1_i_40_n_15));
  LUT6 #(
    .INIT(64'h0F5533000F5533FF)) 
    buff0_reg__1_i_41
       (.I0(buff0_reg_2[42]),
        .I1(buff0_reg_2[26]),
        .I2(buff0_reg_2[58]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(buff0_reg_2[10]),
        .O(buff0_reg__1_i_41_n_15));
  LUT6 #(
    .INIT(64'h0F5533000F5533FF)) 
    buff0_reg__1_i_42
       (.I0(buff0_reg_2[41]),
        .I1(buff0_reg_2[25]),
        .I2(buff0_reg_2[57]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(buff0_reg_2[9]),
        .O(buff0_reg__1_i_42_n_15));
  LUT6 #(
    .INIT(64'h0F5533000F5533FF)) 
    buff0_reg__1_i_43
       (.I0(buff0_reg_2[40]),
        .I1(buff0_reg_2[24]),
        .I2(buff0_reg_2[56]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(buff0_reg_2[8]),
        .O(buff0_reg__1_i_43_n_15));
  LUT4 #(
    .INIT(16'h000D)) 
    buff0_reg__1_i_44
       (.I0(Q[3]),
        .I1(buff0_reg__1_i_36_n_15),
        .I2(buff0_reg__1_i_54_n_15),
        .I3(buff0_reg__1_i_55_n_15),
        .O(buff0_reg__1_i_44_n_15));
  LUT4 #(
    .INIT(16'h000D)) 
    buff0_reg__1_i_45
       (.I0(Q[3]),
        .I1(buff0_reg__1_i_37_n_15),
        .I2(buff0_reg__1_i_56_n_15),
        .I3(buff0_reg__1_i_57_n_15),
        .O(buff0_reg__1_i_45_n_15));
  LUT4 #(
    .INIT(16'h000D)) 
    buff0_reg__1_i_46
       (.I0(Q[3]),
        .I1(buff0_reg__1_i_38_n_15),
        .I2(buff0_reg__1_i_58_n_15),
        .I3(buff0_reg__1_i_59_n_15),
        .O(buff0_reg__1_i_46_n_15));
  LUT4 #(
    .INIT(16'h000D)) 
    buff0_reg__1_i_47
       (.I0(Q[3]),
        .I1(buff0_reg__1_i_39_n_15),
        .I2(buff0_reg__1_i_60_n_15),
        .I3(buff0_reg__1_i_61_n_15),
        .O(buff0_reg__1_i_47_n_15));
  LUT6 #(
    .INIT(64'h1011000010000000)) 
    buff0_reg__1_i_48
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(buff0_reg_2[51]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(buff0_reg_2[35]),
        .O(buff0_reg__1_i_48_n_15));
  LUT6 #(
    .INIT(64'h0000000E00000002)) 
    buff0_reg__1_i_49
       (.I0(buff0_reg_2[3]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(buff0_reg_2[19]),
        .O(buff0_reg__1_i_49_n_15));
  LUT6 #(
    .INIT(64'h1011000010000000)) 
    buff0_reg__1_i_50
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(buff0_reg_2[50]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(buff0_reg_2[34]),
        .O(buff0_reg__1_i_50_n_15));
  LUT6 #(
    .INIT(64'h0000000B00000008)) 
    buff0_reg__1_i_51
       (.I0(buff0_reg_2[18]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(buff0_reg_2[2]),
        .O(buff0_reg__1_i_51_n_15));
  LUT6 #(
    .INIT(64'h0F0055330FFF5533)) 
    buff0_reg__1_i_52
       (.I0(buff0_reg_2[17]),
        .I1(buff0_reg_2[1]),
        .I2(buff0_reg_2[49]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(buff0_reg_2[33]),
        .O(buff0_reg__1_i_52_n_15));
  LUT6 #(
    .INIT(64'hCCCCFCCCCCCCEECC)) 
    buff0_reg__1_i_53
       (.I0(buff0_reg_2[0]),
        .I1(buff0_reg__1_i_62_n_15),
        .I2(buff0_reg_2[16]),
        .I3(buff0_reg_i_17_n_15),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(buff0_reg__1_i_53_n_15));
  LUT5 #(
    .INIT(32'h00320002)) 
    buff0_reg__1_i_54
       (.I0(buff0_reg_2[7]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(buff0_reg_2[23]),
        .O(buff0_reg__1_i_54_n_15));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'h32000200)) 
    buff0_reg__1_i_55
       (.I0(buff0_reg_2[39]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(buff0_reg_2[55]),
        .O(buff0_reg__1_i_55_n_15));
  LUT5 #(
    .INIT(32'h20302000)) 
    buff0_reg__1_i_56
       (.I0(buff0_reg_2[54]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(buff0_reg_2[22]),
        .O(buff0_reg__1_i_56_n_15));
  LUT5 #(
    .INIT(32'h02030200)) 
    buff0_reg__1_i_57
       (.I0(buff0_reg_2[38]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(buff0_reg_2[6]),
        .O(buff0_reg__1_i_57_n_15));
  LUT5 #(
    .INIT(32'h00320002)) 
    buff0_reg__1_i_58
       (.I0(buff0_reg_2[5]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(buff0_reg_2[21]),
        .O(buff0_reg__1_i_58_n_15));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'h32000200)) 
    buff0_reg__1_i_59
       (.I0(buff0_reg_2[37]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(buff0_reg_2[53]),
        .O(buff0_reg__1_i_59_n_15));
  LUT6 #(
    .INIT(64'h0530F530053FF53F)) 
    buff0_reg__1_i_5__0
       (.I0(buff0_reg__1_i_20__0_n_15),
        .I1(buff0_reg__1_i_21_n_15),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(buff0_reg__1_i_19__0_n_15),
        .I5(buff0_reg__1_i_22_n_15),
        .O(SHIFT_RIGHT[12]));
  LUT5 #(
    .INIT(32'h02300200)) 
    buff0_reg__1_i_60
       (.I0(buff0_reg_2[36]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(buff0_reg_2[20]),
        .O(buff0_reg__1_i_60_n_15));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'h20032000)) 
    buff0_reg__1_i_61
       (.I0(buff0_reg_2[52]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(buff0_reg_2[4]),
        .O(buff0_reg__1_i_61_n_15));
  LUT6 #(
    .INIT(64'h1011000010000000)) 
    buff0_reg__1_i_62
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(buff0_reg_2[48]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(buff0_reg_2[32]),
        .O(buff0_reg__1_i_62_n_15));
  LUT6 #(
    .INIT(64'h3500350F35F035FF)) 
    buff0_reg__1_i_6__0
       (.I0(buff0_reg__1_i_21_n_15),
        .I1(buff0_reg__1_i_20__0_n_15),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(buff0_reg__1_i_23_n_15),
        .I5(buff0_reg__1_i_22_n_15),
        .O(SHIFT_RIGHT[11]));
  LUT6 #(
    .INIT(64'h0035F0350F35FF35)) 
    buff0_reg__1_i_7__0
       (.I0(buff0_reg__1_i_24_n_15),
        .I1(buff0_reg__1_i_23_n_15),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(buff0_reg__1_i_21_n_15),
        .I5(buff0_reg__1_i_22_n_15),
        .O(SHIFT_RIGHT[10]));
  LUT6 #(
    .INIT(64'h0305F30503F5F3F5)) 
    buff0_reg__1_i_8__0
       (.I0(buff0_reg__1_i_25_n_15),
        .I1(buff0_reg__1_i_23_n_15),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(buff0_reg__1_i_22_n_15),
        .I5(buff0_reg__1_i_24_n_15),
        .O(SHIFT_RIGHT[9]));
  LUT6 #(
    .INIT(64'h0035F0350F35FF35)) 
    buff0_reg__1_i_9__0
       (.I0(buff0_reg__1_i_26_n_15),
        .I1(buff0_reg__1_i_25_n_15),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(buff0_reg__1_i_23_n_15),
        .I5(buff0_reg__1_i_24_n_15),
        .O(SHIFT_RIGHT[8]));
  LUT6 #(
    .INIT(64'h0035F0350F35FF35)) 
    buff0_reg_i_10
       (.I0(buff0_reg_i_25_n_15),
        .I1(buff0_reg_i_24_n_15),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(buff0_reg_i_23_n_15),
        .I5(buff0_reg_i_26_n_15),
        .O(SHIFT_RIGHT[56]));
  LUT6 #(
    .INIT(64'h0F0033550FFF3355)) 
    buff0_reg_i_11
       (.I0(buff0_reg_i_27_n_15),
        .I1(buff0_reg_i_24_n_15),
        .I2(buff0_reg_i_26_n_15),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(buff0_reg_i_25_n_15),
        .O(SHIFT_RIGHT[55]));
  LUT6 #(
    .INIT(64'h0F0033550FFF3355)) 
    buff0_reg_i_12
       (.I0(buff0_reg_i_28_n_15),
        .I1(buff0_reg_i_25_n_15),
        .I2(buff0_reg_i_24_n_15),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(buff0_reg_i_27_n_15),
        .O(SHIFT_RIGHT[54]));
  LUT6 #(
    .INIT(64'h5300530F53F053FF)) 
    buff0_reg_i_13
       (.I0(buff0_reg_i_25_n_15),
        .I1(buff0_reg_i_27_n_15),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(buff0_reg_i_29_n_15),
        .I5(buff0_reg_i_28_n_15),
        .O(SHIFT_RIGHT[53]));
  LUT6 #(
    .INIT(64'h0530F530053FF53F)) 
    buff0_reg_i_14
       (.I0(buff0_reg_i_28_n_15),
        .I1(buff0_reg_i_29_n_15),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(buff0_reg_i_27_n_15),
        .I5(buff0_reg_i_30_n_15),
        .O(SHIFT_RIGHT[52]));
  LUT5 #(
    .INIT(32'h11D11DDD)) 
    buff0_reg_i_15
       (.I0(buff0_reg_i_31_n_15),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(buff0_reg_i_28_n_15),
        .I4(buff0_reg_i_30_n_15),
        .O(SHIFT_RIGHT[51]));
  LUT2 #(
    .INIT(4'h1)) 
    buff0_reg_i_16
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(buff0_reg_i_16_n_15));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h1)) 
    buff0_reg_i_17
       (.I0(Q[3]),
        .I1(Q[2]),
        .O(buff0_reg_i_17_n_15));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'hE)) 
    buff0_reg_i_18
       (.I0(Q[5]),
        .I1(Q[4]),
        .O(buff0_reg_i_18_n_15));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF1D)) 
    buff0_reg_i_19
       (.I0(buff0_reg_2[61]),
        .I1(Q[1]),
        .I2(buff0_reg_2[63]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(buff0_reg_i_18_n_15),
        .O(buff0_reg_i_19_n_15));
  LUT6 #(
    .INIT(64'h20FF202020202020)) 
    buff0_reg_i_1__0
       (.I0(buff0_reg_0[0]),
        .I1(buff0_reg_1),
        .I2(ap_enable_reg_pp0_iter6),
        .I3(icmp_ln98_reg_603_pp0_iter6_reg),
        .I4(buff0_reg_0[1]),
        .I5(ap_enable_reg_pp0_iter7),
        .O(reg_1830));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    buff0_reg_i_20
       (.I0(buff0_reg_2[60]),
        .I1(Q[1]),
        .I2(buff0_reg_2[62]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(buff0_reg_i_18_n_15),
        .O(buff0_reg_i_20_n_15));
  LUT6 #(
    .INIT(64'h0003555500005555)) 
    buff0_reg_i_21
       (.I0(buff0_reg_i_23_n_15),
        .I1(buff0_reg_i_18_n_15),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(buff0_reg_2[61]),
        .O(buff0_reg_i_21_n_15));
  LUT6 #(
    .INIT(64'hFFFCAAAAFFFFAAAA)) 
    buff0_reg_i_22
       (.I0(buff0_reg_i_26_n_15),
        .I1(buff0_reg_i_18_n_15),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(buff0_reg_2[60]),
        .O(buff0_reg_i_22_n_15));
  LUT6 #(
    .INIT(64'hFFFCFFFDFFFFFFFD)) 
    buff0_reg_i_23
       (.I0(buff0_reg_2[59]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(buff0_reg_2[63]),
        .O(buff0_reg_i_23_n_15));
  LUT6 #(
    .INIT(64'hFFFCFFFDFFFFFFFD)) 
    buff0_reg_i_24
       (.I0(buff0_reg_2[57]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(buff0_reg_2[61]),
        .O(buff0_reg_i_24_n_15));
  LUT6 #(
    .INIT(64'hFFFCFFFDFFFFFFFD)) 
    buff0_reg_i_25
       (.I0(buff0_reg_2[56]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(buff0_reg_2[60]),
        .O(buff0_reg_i_25_n_15));
  LUT6 #(
    .INIT(64'hFFFCFFFDFFFFFFFD)) 
    buff0_reg_i_26
       (.I0(buff0_reg_2[58]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(buff0_reg_2[62]),
        .O(buff0_reg_i_26_n_15));
  LUT6 #(
    .INIT(64'hFFF0F3F5FFFFF3F5)) 
    buff0_reg_i_27
       (.I0(buff0_reg_2[55]),
        .I1(buff0_reg_2[63]),
        .I2(buff0_reg_i_18_n_15),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(buff0_reg_2[59]),
        .O(buff0_reg_i_27_n_15));
  LUT6 #(
    .INIT(64'hFFF0F3F5FFFFF3F5)) 
    buff0_reg_i_28
       (.I0(buff0_reg_2[54]),
        .I1(buff0_reg_2[62]),
        .I2(buff0_reg_i_18_n_15),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(buff0_reg_2[58]),
        .O(buff0_reg_i_28_n_15));
  LUT6 #(
    .INIT(64'hFFF0F3F5FFFFF3F5)) 
    buff0_reg_i_29
       (.I0(buff0_reg_2[53]),
        .I1(buff0_reg_2[61]),
        .I2(buff0_reg_i_18_n_15),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(buff0_reg_2[57]),
        .O(buff0_reg_i_29_n_15));
  LUT2 #(
    .INIT(4'h2)) 
    buff0_reg_i_2__0
       (.I0(buff0_reg_0[0]),
        .I1(icmp_ln98_reg_603_pp0_iter6_reg),
        .O(maxtmp_reg_7030));
  LUT6 #(
    .INIT(64'hFFF0F3F5FFFFF3F5)) 
    buff0_reg_i_30
       (.I0(buff0_reg_2[52]),
        .I1(buff0_reg_2[60]),
        .I2(buff0_reg_i_18_n_15),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(buff0_reg_2[56]),
        .O(buff0_reg_i_30_n_15));
  LUT5 #(
    .INIT(32'hBB8BB888)) 
    buff0_reg_i_31
       (.I0(buff0_reg_i_29_n_15),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(buff0_reg_i_32_n_15),
        .I4(buff0_reg_i_33_n_15),
        .O(buff0_reg_i_31_n_15));
  LUT5 #(
    .INIT(32'hFCFDFFFD)) 
    buff0_reg_i_32
       (.I0(buff0_reg_2[55]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(buff0_reg_2[63]),
        .O(buff0_reg_i_32_n_15));
  LUT5 #(
    .INIT(32'hFCFDFFFD)) 
    buff0_reg_i_33
       (.I0(buff0_reg_2[51]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(buff0_reg_2[59]),
        .O(buff0_reg_i_33_n_15));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    buff0_reg_i_3__0
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(buff0_reg_2[63]),
        .I5(buff0_reg_i_16_n_15),
        .O(SHIFT_RIGHT[63]));
  LUT6 #(
    .INIT(64'h000000000E020000)) 
    buff0_reg_i_4__0
       (.I0(buff0_reg_2[62]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(buff0_reg_2[63]),
        .I4(buff0_reg_i_17_n_15),
        .I5(buff0_reg_i_18_n_15),
        .O(SHIFT_RIGHT[62]));
  LUT6 #(
    .INIT(64'h111111111D111111)) 
    buff0_reg_i_5__0
       (.I0(buff0_reg_i_19_n_15),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(buff0_reg_2[62]),
        .I4(buff0_reg_i_17_n_15),
        .I5(buff0_reg_i_18_n_15),
        .O(SHIFT_RIGHT[61]));
  LUT3 #(
    .INIT(8'h74)) 
    buff0_reg_i_6__0
       (.I0(buff0_reg_i_19_n_15),
        .I1(Q[0]),
        .I2(buff0_reg_i_20_n_15),
        .O(SHIFT_RIGHT[60]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_7__0
       (.I0(buff0_reg_i_20_n_15),
        .I1(Q[0]),
        .I2(buff0_reg_i_21_n_15),
        .O(SHIFT_RIGHT[59]));
  LUT3 #(
    .INIT(8'hA3)) 
    buff0_reg_i_8__0
       (.I0(buff0_reg_i_21_n_15),
        .I1(buff0_reg_i_22_n_15),
        .I2(Q[0]),
        .O(SHIFT_RIGHT[58]));
  LUT5 #(
    .INIT(32'h44744777)) 
    buff0_reg_i_9__0
       (.I0(buff0_reg_i_22_n_15),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(buff0_reg_i_23_n_15),
        .I4(buff0_reg_i_24_n_15),
        .O(SHIFT_RIGHT[57]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 8}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,SHIFT_RIGHT[50:34]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(maxtmp_reg_7030),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P({buff1_reg_n_73,buff1_reg_n_74,buff1_reg_n_75,buff1_reg_n_76,buff1_reg_n_77,buff1_reg_n_78,buff1_reg_n_79,buff1_reg_n_80,buff1_reg_n_81,buff1_reg_n_82,buff1_reg_n_83,buff1_reg_n_84,buff1_reg_n_85,buff1_reg_n_86,buff1_reg_n_87,buff1_reg_n_88,buff1_reg_n_89,buff1_reg_n_90,buff1_reg_n_91,buff1_reg_n_92,buff1_reg_n_93,buff1_reg_n_94,buff1_reg_n_95,buff1_reg_n_96,buff1_reg_n_97,buff1_reg_n_98,buff1_reg_n_99,buff1_reg_n_100,buff1_reg_n_101,buff1_reg_n_102,buff1_reg_n_103,buff1_reg_n_104,buff1_reg_n_105,buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120}),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156,tmp_product_n_157,tmp_product_n_158,tmp_product_n_159,tmp_product_n_160,tmp_product_n_161,tmp_product_n_162,tmp_product_n_163,tmp_product_n_164,tmp_product_n_165,tmp_product_n_166,tmp_product_n_167,tmp_product_n_168}),
        .PCOUT(NLW_buff1_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_120),
        .Q(\buff1_reg[0]__0_n_15 ),
        .R(1'b0));
  FDRE \buff1_reg[0]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_120),
        .Q(\buff1_reg[0]__1_n_15 ),
        .R(1'b0));
  FDRE \buff1_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_110),
        .Q(\buff1_reg[10]__0_n_15 ),
        .R(1'b0));
  FDRE \buff1_reg[10]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_110),
        .Q(\buff1_reg[10]__1_n_15 ),
        .R(1'b0));
  FDRE \buff1_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_109),
        .Q(\buff1_reg[11]__0_n_15 ),
        .R(1'b0));
  FDRE \buff1_reg[11]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_109),
        .Q(\buff1_reg[11]__1_n_15 ),
        .R(1'b0));
  FDRE \buff1_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_108),
        .Q(\buff1_reg[12]__0_n_15 ),
        .R(1'b0));
  FDRE \buff1_reg[12]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_108),
        .Q(\buff1_reg[12]__1_n_15 ),
        .R(1'b0));
  FDRE \buff1_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_107),
        .Q(\buff1_reg[13]__0_n_15 ),
        .R(1'b0));
  FDRE \buff1_reg[13]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_107),
        .Q(\buff1_reg[13]__1_n_15 ),
        .R(1'b0));
  FDRE \buff1_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_106),
        .Q(\buff1_reg[14]__0_n_15 ),
        .R(1'b0));
  FDRE \buff1_reg[14]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_106),
        .Q(\buff1_reg[14]__1_n_15 ),
        .R(1'b0));
  FDRE \buff1_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_105),
        .Q(\buff1_reg[15]__0_n_15 ),
        .R(1'b0));
  FDRE \buff1_reg[15]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_105),
        .Q(\buff1_reg[15]__1_n_15 ),
        .R(1'b0));
  FDRE \buff1_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_104),
        .Q(\buff1_reg[16]__0_n_15 ),
        .R(1'b0));
  FDRE \buff1_reg[16]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_104),
        .Q(\buff1_reg[16]__1_n_15 ),
        .R(1'b0));
  FDRE \buff1_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_119),
        .Q(\buff1_reg[1]__0_n_15 ),
        .R(1'b0));
  FDRE \buff1_reg[1]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_119),
        .Q(\buff1_reg[1]__1_n_15 ),
        .R(1'b0));
  FDRE \buff1_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_118),
        .Q(\buff1_reg[2]__0_n_15 ),
        .R(1'b0));
  FDRE \buff1_reg[2]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_118),
        .Q(\buff1_reg[2]__1_n_15 ),
        .R(1'b0));
  FDRE \buff1_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_117),
        .Q(\buff1_reg[3]__0_n_15 ),
        .R(1'b0));
  FDRE \buff1_reg[3]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_117),
        .Q(\buff1_reg[3]__1_n_15 ),
        .R(1'b0));
  FDRE \buff1_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_116),
        .Q(\buff1_reg[4]__0_n_15 ),
        .R(1'b0));
  FDRE \buff1_reg[4]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_116),
        .Q(\buff1_reg[4]__1_n_15 ),
        .R(1'b0));
  FDRE \buff1_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_115),
        .Q(\buff1_reg[5]__0_n_15 ),
        .R(1'b0));
  FDRE \buff1_reg[5]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_115),
        .Q(\buff1_reg[5]__1_n_15 ),
        .R(1'b0));
  FDRE \buff1_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_114),
        .Q(\buff1_reg[6]__0_n_15 ),
        .R(1'b0));
  FDRE \buff1_reg[6]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_114),
        .Q(\buff1_reg[6]__1_n_15 ),
        .R(1'b0));
  FDRE \buff1_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_113),
        .Q(\buff1_reg[7]__0_n_15 ),
        .R(1'b0));
  FDRE \buff1_reg[7]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_113),
        .Q(\buff1_reg[7]__1_n_15 ),
        .R(1'b0));
  FDRE \buff1_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_112),
        .Q(\buff1_reg[8]__0_n_15 ),
        .R(1'b0));
  FDRE \buff1_reg[8]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_112),
        .Q(\buff1_reg[8]__1_n_15 ),
        .R(1'b0));
  FDRE \buff1_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_111),
        .Q(\buff1_reg[9]__0_n_15 ),
        .R(1'b0));
  FDRE \buff1_reg[9]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_n_111),
        .Q(\buff1_reg[9]__1_n_15 ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 8}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,SHIFT_RIGHT[33:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,DOADO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(maxtmp_reg_7030),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(reg_1830),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff1_reg__0_n_73,buff1_reg__0_n_74,buff1_reg__0_n_75,buff1_reg__0_n_76,buff1_reg__0_n_77,buff1_reg__0_n_78,buff1_reg__0_n_79,buff1_reg__0_n_80,buff1_reg__0_n_81,buff1_reg__0_n_82,buff1_reg__0_n_83,buff1_reg__0_n_84,buff1_reg__0_n_85,buff1_reg__0_n_86,buff1_reg__0_n_87,buff1_reg__0_n_88,buff1_reg__0_n_89,buff1_reg__0_n_90,buff1_reg__0_n_91,buff1_reg__0_n_92,buff1_reg__0_n_93,buff1_reg__0_n_94,buff1_reg__0_n_95,buff1_reg__0_n_96,buff1_reg__0_n_97,buff1_reg__0_n_98,buff1_reg__0_n_99,buff1_reg__0_n_100,buff1_reg__0_n_101,buff1_reg__0_n_102,buff1_reg__0_n_103,buff1_reg__0_n_104,buff1_reg__0_n_105,buff1_reg__0_n_106,buff1_reg__0_n_107,buff1_reg__0_n_108,buff1_reg__0_n_109,buff1_reg__0_n_110,buff1_reg__0_n_111,buff1_reg__0_n_112,buff1_reg__0_n_113,buff1_reg__0_n_114,buff1_reg__0_n_115,buff1_reg__0_n_116,buff1_reg__0_n_117,buff1_reg__0_n_118,buff1_reg__0_n_119,buff1_reg__0_n_120}),
        .PATTERNBDETECT(NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155,tmp_product__0_n_156,tmp_product__0_n_157,tmp_product__0_n_158,tmp_product__0_n_159,tmp_product__0_n_160,tmp_product__0_n_161,tmp_product__0_n_162,tmp_product__0_n_163,tmp_product__0_n_164,tmp_product__0_n_165,tmp_product__0_n_166,tmp_product__0_n_167,tmp_product__0_n_168}),
        .PCOUT(NLW_buff1_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[36]_i_2 
       (.I0(buff1_reg__0_n_101),
        .I1(\buff1_reg[2]__0_n_15 ),
        .O(\buff2[36]_i_2_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[36]_i_3 
       (.I0(buff1_reg__0_n_102),
        .I1(\buff1_reg[1]__0_n_15 ),
        .O(\buff2[36]_i_3_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[36]_i_4 
       (.I0(buff1_reg__0_n_103),
        .I1(\buff1_reg[0]__0_n_15 ),
        .O(\buff2[36]_i_4_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[40]_i_2 
       (.I0(buff1_reg__0_n_97),
        .I1(\buff1_reg[6]__0_n_15 ),
        .O(\buff2[40]_i_2_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[40]_i_3 
       (.I0(buff1_reg__0_n_98),
        .I1(\buff1_reg[5]__0_n_15 ),
        .O(\buff2[40]_i_3_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[40]_i_4 
       (.I0(buff1_reg__0_n_99),
        .I1(\buff1_reg[4]__0_n_15 ),
        .O(\buff2[40]_i_4_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[40]_i_5 
       (.I0(buff1_reg__0_n_100),
        .I1(\buff1_reg[3]__0_n_15 ),
        .O(\buff2[40]_i_5_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[44]_i_2 
       (.I0(buff1_reg__0_n_93),
        .I1(\buff1_reg[10]__0_n_15 ),
        .O(\buff2[44]_i_2_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[44]_i_3 
       (.I0(buff1_reg__0_n_94),
        .I1(\buff1_reg[9]__0_n_15 ),
        .O(\buff2[44]_i_3_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[44]_i_4 
       (.I0(buff1_reg__0_n_95),
        .I1(\buff1_reg[8]__0_n_15 ),
        .O(\buff2[44]_i_4_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[44]_i_5 
       (.I0(buff1_reg__0_n_96),
        .I1(\buff1_reg[7]__0_n_15 ),
        .O(\buff2[44]_i_5_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[48]_i_2 
       (.I0(buff1_reg__0_n_89),
        .I1(\buff1_reg[14]__0_n_15 ),
        .O(\buff2[48]_i_2_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[48]_i_3 
       (.I0(buff1_reg__0_n_90),
        .I1(\buff1_reg[13]__0_n_15 ),
        .O(\buff2[48]_i_3_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[48]_i_4 
       (.I0(buff1_reg__0_n_91),
        .I1(\buff1_reg[12]__0_n_15 ),
        .O(\buff2[48]_i_4_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[48]_i_5 
       (.I0(buff1_reg__0_n_92),
        .I1(\buff1_reg[11]__0_n_15 ),
        .O(\buff2[48]_i_5_n_15 ));
  LUT3 #(
    .INIT(8'h96)) 
    \buff2[52]_i_2 
       (.I0(buff1_reg__0_n_85),
        .I1(buff0_reg_n_119),
        .I2(buff1_reg_n_119),
        .O(\buff2[52]_i_2_n_15 ));
  (* HLUTNM = "lutpair0" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \buff2[52]_i_3 
       (.I0(buff0_reg_n_119),
        .I1(buff1_reg_n_119),
        .I2(buff1_reg__0_n_85),
        .I3(buff1_reg_n_120),
        .I4(buff0_reg_n_120),
        .O(\buff2[52]_i_3_n_15 ));
  LUT3 #(
    .INIT(8'h96)) 
    \buff2[52]_i_4 
       (.I0(buff0_reg_n_120),
        .I1(buff1_reg_n_120),
        .I2(buff1_reg__0_n_86),
        .O(\buff2[52]_i_4_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[52]_i_5 
       (.I0(buff1_reg__0_n_87),
        .I1(\buff1_reg[16]__0_n_15 ),
        .O(\buff2[52]_i_5_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[52]_i_6 
       (.I0(buff1_reg__0_n_88),
        .I1(\buff1_reg[15]__0_n_15 ),
        .O(\buff2[52]_i_6_n_15 ));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[56]_i_2 
       (.I0(buff0_reg_n_116),
        .I1(buff1_reg_n_116),
        .I2(buff1_reg__0_n_82),
        .O(\buff2[56]_i_2_n_15 ));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[56]_i_3 
       (.I0(buff0_reg_n_117),
        .I1(buff1_reg_n_117),
        .I2(buff1_reg__0_n_83),
        .O(\buff2[56]_i_3_n_15 ));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[56]_i_4 
       (.I0(buff0_reg_n_118),
        .I1(buff1_reg_n_118),
        .I2(buff1_reg__0_n_84),
        .O(\buff2[56]_i_4_n_15 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[56]_i_5 
       (.I0(buff0_reg_n_119),
        .I1(buff1_reg_n_119),
        .I2(buff1_reg__0_n_85),
        .O(\buff2[56]_i_5_n_15 ));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[56]_i_6 
       (.I0(buff0_reg_n_115),
        .I1(buff1_reg_n_115),
        .I2(buff1_reg__0_n_81),
        .I3(\buff2[56]_i_2_n_15 ),
        .O(\buff2[56]_i_6_n_15 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[56]_i_7 
       (.I0(buff0_reg_n_116),
        .I1(buff1_reg_n_116),
        .I2(buff1_reg__0_n_82),
        .I3(\buff2[56]_i_3_n_15 ),
        .O(\buff2[56]_i_7_n_15 ));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[56]_i_8 
       (.I0(buff0_reg_n_117),
        .I1(buff1_reg_n_117),
        .I2(buff1_reg__0_n_83),
        .I3(\buff2[56]_i_4_n_15 ),
        .O(\buff2[56]_i_8_n_15 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[56]_i_9 
       (.I0(buff0_reg_n_118),
        .I1(buff1_reg_n_118),
        .I2(buff1_reg__0_n_84),
        .I3(\buff2[56]_i_5_n_15 ),
        .O(\buff2[56]_i_9_n_15 ));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[60]_i_2 
       (.I0(buff0_reg_n_112),
        .I1(buff1_reg_n_112),
        .I2(buff1_reg__0_n_78),
        .O(\buff2[60]_i_2_n_15 ));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[60]_i_3 
       (.I0(buff0_reg_n_113),
        .I1(buff1_reg_n_113),
        .I2(buff1_reg__0_n_79),
        .O(\buff2[60]_i_3_n_15 ));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[60]_i_4 
       (.I0(buff0_reg_n_114),
        .I1(buff1_reg_n_114),
        .I2(buff1_reg__0_n_80),
        .O(\buff2[60]_i_4_n_15 ));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[60]_i_5 
       (.I0(buff0_reg_n_115),
        .I1(buff1_reg_n_115),
        .I2(buff1_reg__0_n_81),
        .O(\buff2[60]_i_5_n_15 ));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[60]_i_6 
       (.I0(buff0_reg_n_111),
        .I1(buff1_reg_n_111),
        .I2(buff1_reg__0_n_77),
        .I3(\buff2[60]_i_2_n_15 ),
        .O(\buff2[60]_i_6_n_15 ));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[60]_i_7 
       (.I0(buff0_reg_n_112),
        .I1(buff1_reg_n_112),
        .I2(buff1_reg__0_n_78),
        .I3(\buff2[60]_i_3_n_15 ),
        .O(\buff2[60]_i_7_n_15 ));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[60]_i_8 
       (.I0(buff0_reg_n_113),
        .I1(buff1_reg_n_113),
        .I2(buff1_reg__0_n_79),
        .I3(\buff2[60]_i_4_n_15 ),
        .O(\buff2[60]_i_8_n_15 ));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[60]_i_9 
       (.I0(buff0_reg_n_114),
        .I1(buff1_reg_n_114),
        .I2(buff1_reg__0_n_80),
        .I3(\buff2[60]_i_5_n_15 ),
        .O(\buff2[60]_i_9_n_15 ));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[63]_i_2 
       (.I0(buff0_reg_n_110),
        .I1(buff1_reg_n_110),
        .I2(buff1_reg__0_n_76),
        .O(\buff2[63]_i_2_n_15 ));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[63]_i_3 
       (.I0(buff0_reg_n_111),
        .I1(buff1_reg_n_111),
        .I2(buff1_reg__0_n_77),
        .O(\buff2[63]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff2[63]_i_4 
       (.I0(buff1_reg__0_n_75),
        .I1(buff1_reg_n_109),
        .I2(buff0_reg_n_109),
        .I3(buff1_reg_n_108),
        .I4(buff0_reg_n_108),
        .I5(buff1_reg__0_n_74),
        .O(\buff2[63]_i_4_n_15 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[63]_i_5 
       (.I0(\buff2[63]_i_2_n_15 ),
        .I1(buff1_reg_n_109),
        .I2(buff0_reg_n_109),
        .I3(buff1_reg__0_n_75),
        .O(\buff2[63]_i_5_n_15 ));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[63]_i_6 
       (.I0(buff0_reg_n_110),
        .I1(buff1_reg_n_110),
        .I2(buff1_reg__0_n_76),
        .I3(\buff2[63]_i_3_n_15 ),
        .O(\buff2[63]_i_6_n_15 ));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[0]__1_n_15 ),
        .Q(\buff2_reg[63]_0 [0]),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[10]__1_n_15 ),
        .Q(\buff2_reg[63]_0 [10]),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[11]__1_n_15 ),
        .Q(\buff2_reg[63]_0 [11]),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[12]__1_n_15 ),
        .Q(\buff2_reg[63]_0 [12]),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[13]__1_n_15 ),
        .Q(\buff2_reg[63]_0 [13]),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[14]__1_n_15 ),
        .Q(\buff2_reg[63]_0 [14]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[15]__1_n_15 ),
        .Q(\buff2_reg[63]_0 [15]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[16]__1_n_15 ),
        .Q(\buff2_reg[63]_0 [16]),
        .R(1'b0));
  FDRE \buff2_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__0_n_120),
        .Q(\buff2_reg[63]_0 [17]),
        .R(1'b0));
  FDRE \buff2_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__0_n_119),
        .Q(\buff2_reg[63]_0 [18]),
        .R(1'b0));
  FDRE \buff2_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__0_n_118),
        .Q(\buff2_reg[63]_0 [19]),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[1]__1_n_15 ),
        .Q(\buff2_reg[63]_0 [1]),
        .R(1'b0));
  FDRE \buff2_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__0_n_117),
        .Q(\buff2_reg[63]_0 [20]),
        .R(1'b0));
  FDRE \buff2_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__0_n_116),
        .Q(\buff2_reg[63]_0 [21]),
        .R(1'b0));
  FDRE \buff2_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__0_n_115),
        .Q(\buff2_reg[63]_0 [22]),
        .R(1'b0));
  FDRE \buff2_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__0_n_114),
        .Q(\buff2_reg[63]_0 [23]),
        .R(1'b0));
  FDRE \buff2_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__0_n_113),
        .Q(\buff2_reg[63]_0 [24]),
        .R(1'b0));
  FDRE \buff2_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__0_n_112),
        .Q(\buff2_reg[63]_0 [25]),
        .R(1'b0));
  FDRE \buff2_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__0_n_111),
        .Q(\buff2_reg[63]_0 [26]),
        .R(1'b0));
  FDRE \buff2_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__0_n_110),
        .Q(\buff2_reg[63]_0 [27]),
        .R(1'b0));
  FDRE \buff2_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__0_n_109),
        .Q(\buff2_reg[63]_0 [28]),
        .R(1'b0));
  FDRE \buff2_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__0_n_108),
        .Q(\buff2_reg[63]_0 [29]),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[2]__1_n_15 ),
        .Q(\buff2_reg[63]_0 [2]),
        .R(1'b0));
  FDRE \buff2_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__0_n_107),
        .Q(\buff2_reg[63]_0 [30]),
        .R(1'b0));
  FDRE \buff2_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__0_n_106),
        .Q(\buff2_reg[63]_0 [31]),
        .R(1'b0));
  FDRE \buff2_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__0_n_105),
        .Q(\buff2_reg[63]_0 [32]),
        .R(1'b0));
  FDRE \buff2_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[33]),
        .Q(\buff2_reg[63]_0 [33]),
        .R(1'b0));
  FDRE \buff2_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[34]),
        .Q(\buff2_reg[63]_0 [34]),
        .R(1'b0));
  FDRE \buff2_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[35]),
        .Q(\buff2_reg[63]_0 [35]),
        .R(1'b0));
  FDRE \buff2_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[36]),
        .Q(\buff2_reg[63]_0 [36]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[36]_i_1 
       (.CI(1'b0),
        .CO({\buff2_reg[36]_i_1_n_15 ,\buff2_reg[36]_i_1_n_16 ,\buff2_reg[36]_i_1_n_17 ,\buff2_reg[36]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI({buff1_reg__0_n_101,buff1_reg__0_n_102,buff1_reg__0_n_103,1'b0}),
        .O(buff1_reg__2[36:33]),
        .S({\buff2[36]_i_2_n_15 ,\buff2[36]_i_3_n_15 ,\buff2[36]_i_4_n_15 ,buff1_reg__0_n_104}));
  FDRE \buff2_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[37]),
        .Q(\buff2_reg[63]_0 [37]),
        .R(1'b0));
  FDRE \buff2_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[38]),
        .Q(\buff2_reg[63]_0 [38]),
        .R(1'b0));
  FDRE \buff2_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[39]),
        .Q(\buff2_reg[63]_0 [39]),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[3]__1_n_15 ),
        .Q(\buff2_reg[63]_0 [3]),
        .R(1'b0));
  FDRE \buff2_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[40]),
        .Q(\buff2_reg[63]_0 [40]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[40]_i_1 
       (.CI(\buff2_reg[36]_i_1_n_15 ),
        .CO({\buff2_reg[40]_i_1_n_15 ,\buff2_reg[40]_i_1_n_16 ,\buff2_reg[40]_i_1_n_17 ,\buff2_reg[40]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI({buff1_reg__0_n_97,buff1_reg__0_n_98,buff1_reg__0_n_99,buff1_reg__0_n_100}),
        .O(buff1_reg__2[40:37]),
        .S({\buff2[40]_i_2_n_15 ,\buff2[40]_i_3_n_15 ,\buff2[40]_i_4_n_15 ,\buff2[40]_i_5_n_15 }));
  FDRE \buff2_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[41]),
        .Q(\buff2_reg[63]_0 [41]),
        .R(1'b0));
  FDRE \buff2_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[42]),
        .Q(\buff2_reg[63]_0 [42]),
        .R(1'b0));
  FDRE \buff2_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[43]),
        .Q(\buff2_reg[63]_0 [43]),
        .R(1'b0));
  FDRE \buff2_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[44]),
        .Q(\buff2_reg[63]_0 [44]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[44]_i_1 
       (.CI(\buff2_reg[40]_i_1_n_15 ),
        .CO({\buff2_reg[44]_i_1_n_15 ,\buff2_reg[44]_i_1_n_16 ,\buff2_reg[44]_i_1_n_17 ,\buff2_reg[44]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI({buff1_reg__0_n_93,buff1_reg__0_n_94,buff1_reg__0_n_95,buff1_reg__0_n_96}),
        .O(buff1_reg__2[44:41]),
        .S({\buff2[44]_i_2_n_15 ,\buff2[44]_i_3_n_15 ,\buff2[44]_i_4_n_15 ,\buff2[44]_i_5_n_15 }));
  FDRE \buff2_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[45]),
        .Q(\buff2_reg[63]_0 [45]),
        .R(1'b0));
  FDRE \buff2_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[46]),
        .Q(\buff2_reg[63]_0 [46]),
        .R(1'b0));
  FDRE \buff2_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[47]),
        .Q(\buff2_reg[63]_0 [47]),
        .R(1'b0));
  FDRE \buff2_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[48]),
        .Q(\buff2_reg[63]_0 [48]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[48]_i_1 
       (.CI(\buff2_reg[44]_i_1_n_15 ),
        .CO({\buff2_reg[48]_i_1_n_15 ,\buff2_reg[48]_i_1_n_16 ,\buff2_reg[48]_i_1_n_17 ,\buff2_reg[48]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI({buff1_reg__0_n_89,buff1_reg__0_n_90,buff1_reg__0_n_91,buff1_reg__0_n_92}),
        .O(buff1_reg__2[48:45]),
        .S({\buff2[48]_i_2_n_15 ,\buff2[48]_i_3_n_15 ,\buff2[48]_i_4_n_15 ,\buff2[48]_i_5_n_15 }));
  FDRE \buff2_reg[49] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[49]),
        .Q(\buff2_reg[63]_0 [49]),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[4]__1_n_15 ),
        .Q(\buff2_reg[63]_0 [4]),
        .R(1'b0));
  FDRE \buff2_reg[50] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[50]),
        .Q(\buff2_reg[63]_0 [50]),
        .R(1'b0));
  FDRE \buff2_reg[51] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[51]),
        .Q(\buff2_reg[63]_0 [51]),
        .R(1'b0));
  FDRE \buff2_reg[52] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[52]),
        .Q(\buff2_reg[63]_0 [52]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[52]_i_1 
       (.CI(\buff2_reg[48]_i_1_n_15 ),
        .CO({\buff2_reg[52]_i_1_n_15 ,\buff2_reg[52]_i_1_n_16 ,\buff2_reg[52]_i_1_n_17 ,\buff2_reg[52]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI({\buff2[52]_i_2_n_15 ,buff1_reg__0_n_86,buff1_reg__0_n_87,buff1_reg__0_n_88}),
        .O(buff1_reg__2[52:49]),
        .S({\buff2[52]_i_3_n_15 ,\buff2[52]_i_4_n_15 ,\buff2[52]_i_5_n_15 ,\buff2[52]_i_6_n_15 }));
  FDRE \buff2_reg[53] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[53]),
        .Q(\buff2_reg[63]_0 [53]),
        .R(1'b0));
  FDRE \buff2_reg[54] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[54]),
        .Q(\buff2_reg[63]_0 [54]),
        .R(1'b0));
  FDRE \buff2_reg[55] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[55]),
        .Q(\buff2_reg[63]_0 [55]),
        .R(1'b0));
  FDRE \buff2_reg[56] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[56]),
        .Q(\buff2_reg[63]_0 [56]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[56]_i_1 
       (.CI(\buff2_reg[52]_i_1_n_15 ),
        .CO({\buff2_reg[56]_i_1_n_15 ,\buff2_reg[56]_i_1_n_16 ,\buff2_reg[56]_i_1_n_17 ,\buff2_reg[56]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI({\buff2[56]_i_2_n_15 ,\buff2[56]_i_3_n_15 ,\buff2[56]_i_4_n_15 ,\buff2[56]_i_5_n_15 }),
        .O(buff1_reg__2[56:53]),
        .S({\buff2[56]_i_6_n_15 ,\buff2[56]_i_7_n_15 ,\buff2[56]_i_8_n_15 ,\buff2[56]_i_9_n_15 }));
  FDRE \buff2_reg[57] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[57]),
        .Q(\buff2_reg[63]_0 [57]),
        .R(1'b0));
  FDRE \buff2_reg[58] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[58]),
        .Q(\buff2_reg[63]_0 [58]),
        .R(1'b0));
  FDRE \buff2_reg[59] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[59]),
        .Q(\buff2_reg[63]_0 [59]),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[5]__1_n_15 ),
        .Q(\buff2_reg[63]_0 [5]),
        .R(1'b0));
  FDRE \buff2_reg[60] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[60]),
        .Q(\buff2_reg[63]_0 [60]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[60]_i_1 
       (.CI(\buff2_reg[56]_i_1_n_15 ),
        .CO({\buff2_reg[60]_i_1_n_15 ,\buff2_reg[60]_i_1_n_16 ,\buff2_reg[60]_i_1_n_17 ,\buff2_reg[60]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI({\buff2[60]_i_2_n_15 ,\buff2[60]_i_3_n_15 ,\buff2[60]_i_4_n_15 ,\buff2[60]_i_5_n_15 }),
        .O(buff1_reg__2[60:57]),
        .S({\buff2[60]_i_6_n_15 ,\buff2[60]_i_7_n_15 ,\buff2[60]_i_8_n_15 ,\buff2[60]_i_9_n_15 }));
  FDRE \buff2_reg[61] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[61]),
        .Q(\buff2_reg[63]_0 [61]),
        .R(1'b0));
  FDRE \buff2_reg[62] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[62]),
        .Q(\buff2_reg[63]_0 [62]),
        .R(1'b0));
  FDRE \buff2_reg[63] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__2[63]),
        .Q(\buff2_reg[63]_0 [63]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[63]_i_1 
       (.CI(\buff2_reg[60]_i_1_n_15 ),
        .CO({\NLW_buff2_reg[63]_i_1_CO_UNCONNECTED [3:2],\buff2_reg[63]_i_1_n_17 ,\buff2_reg[63]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\buff2[63]_i_2_n_15 ,\buff2[63]_i_3_n_15 }),
        .O({\NLW_buff2_reg[63]_i_1_O_UNCONNECTED [3],buff1_reg__2[63:61]}),
        .S({1'b0,\buff2[63]_i_4_n_15 ,\buff2[63]_i_5_n_15 ,\buff2[63]_i_6_n_15 }));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[6]__1_n_15 ),
        .Q(\buff2_reg[63]_0 [6]),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[7]__1_n_15 ),
        .Q(\buff2_reg[63]_0 [7]),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[8]__1_n_15 ),
        .Q(\buff2_reg[63]_0 [8]),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[9]__1_n_15 ),
        .Q(\buff2_reg[63]_0 [9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 8}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,SHIFT_RIGHT[50:34]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,DOADO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(maxtmp_reg_7030),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(reg_1830),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg__0_n_121,buff0_reg__0_n_122,buff0_reg__0_n_123,buff0_reg__0_n_124,buff0_reg__0_n_125,buff0_reg__0_n_126,buff0_reg__0_n_127,buff0_reg__0_n_128,buff0_reg__0_n_129,buff0_reg__0_n_130,buff0_reg__0_n_131,buff0_reg__0_n_132,buff0_reg__0_n_133,buff0_reg__0_n_134,buff0_reg__0_n_135,buff0_reg__0_n_136,buff0_reg__0_n_137,buff0_reg__0_n_138,buff0_reg__0_n_139,buff0_reg__0_n_140,buff0_reg__0_n_141,buff0_reg__0_n_142,buff0_reg__0_n_143,buff0_reg__0_n_144,buff0_reg__0_n_145,buff0_reg__0_n_146,buff0_reg__0_n_147,buff0_reg__0_n_148,buff0_reg__0_n_149,buff0_reg__0_n_150,buff0_reg__0_n_151,buff0_reg__0_n_152,buff0_reg__0_n_153,buff0_reg__0_n_154,buff0_reg__0_n_155,buff0_reg__0_n_156,buff0_reg__0_n_157,buff0_reg__0_n_158,buff0_reg__0_n_159,buff0_reg__0_n_160,buff0_reg__0_n_161,buff0_reg__0_n_162,buff0_reg__0_n_163,buff0_reg__0_n_164,buff0_reg__0_n_165,buff0_reg__0_n_166,buff0_reg__0_n_167,buff0_reg__0_n_168}),
        .PCOUT({tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156,tmp_product_n_157,tmp_product_n_158,tmp_product_n_159,tmp_product_n_160,tmp_product_n_161,tmp_product_n_162,tmp_product_n_163,tmp_product_n_164,tmp_product_n_165,tmp_product_n_166,tmp_product_n_167,tmp_product_n_168}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 8}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,SHIFT_RIGHT[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(maxtmp_reg_7030),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P(NLW_tmp_product__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg__1_n_121,buff0_reg__1_n_122,buff0_reg__1_n_123,buff0_reg__1_n_124,buff0_reg__1_n_125,buff0_reg__1_n_126,buff0_reg__1_n_127,buff0_reg__1_n_128,buff0_reg__1_n_129,buff0_reg__1_n_130,buff0_reg__1_n_131,buff0_reg__1_n_132,buff0_reg__1_n_133,buff0_reg__1_n_134,buff0_reg__1_n_135,buff0_reg__1_n_136,buff0_reg__1_n_137,buff0_reg__1_n_138,buff0_reg__1_n_139,buff0_reg__1_n_140,buff0_reg__1_n_141,buff0_reg__1_n_142,buff0_reg__1_n_143,buff0_reg__1_n_144,buff0_reg__1_n_145,buff0_reg__1_n_146,buff0_reg__1_n_147,buff0_reg__1_n_148,buff0_reg__1_n_149,buff0_reg__1_n_150,buff0_reg__1_n_151,buff0_reg__1_n_152,buff0_reg__1_n_153,buff0_reg__1_n_154,buff0_reg__1_n_155,buff0_reg__1_n_156,buff0_reg__1_n_157,buff0_reg__1_n_158,buff0_reg__1_n_159,buff0_reg__1_n_160,buff0_reg__1_n_161,buff0_reg__1_n_162,buff0_reg__1_n_163,buff0_reg__1_n_164,buff0_reg__1_n_165,buff0_reg__1_n_166,buff0_reg__1_n_167,buff0_reg__1_n_168}),
        .PCOUT({tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155,tmp_product__0_n_156,tmp_product__0_n_157,tmp_product__0_n_158,tmp_product__0_n_159,tmp_product__0_n_160,tmp_product__0_n_161,tmp_product__0_n_162,tmp_product__0_n_163,tmp_product__0_n_164,tmp_product__0_n_165,tmp_product__0_n_166,tmp_product__0_n_167,tmp_product__0_n_168}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h74)) 
    tmp_product_i_1
       (.I0(buff0_reg_i_31_n_15),
        .I1(Q[0]),
        .I2(tmp_product_i_18_n_15),
        .O(SHIFT_RIGHT[50]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_10
       (.I0(tmp_product_i_26_n_15),
        .I1(Q[0]),
        .I2(tmp_product_i_27_n_15),
        .O(SHIFT_RIGHT[41]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_11
       (.I0(tmp_product_i_27_n_15),
        .I1(Q[0]),
        .I2(tmp_product_i_28_n_15),
        .O(SHIFT_RIGHT[40]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_12
       (.I0(tmp_product_i_28_n_15),
        .I1(Q[0]),
        .I2(tmp_product_i_29_n_15),
        .O(SHIFT_RIGHT[39]));
  LUT3 #(
    .INIT(8'hA3)) 
    tmp_product_i_13
       (.I0(tmp_product_i_29_n_15),
        .I1(tmp_product_i_30_n_15),
        .I2(Q[0]),
        .O(SHIFT_RIGHT[38]));
  LUT5 #(
    .INIT(32'h44744777)) 
    tmp_product_i_14
       (.I0(tmp_product_i_30_n_15),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(tmp_product_i_31_n_15),
        .I4(tmp_product_i_32_n_15),
        .O(SHIFT_RIGHT[37]));
  LUT6 #(
    .INIT(64'h30503F50305F3F5F)) 
    tmp_product_i_15
       (.I0(tmp_product_i_33_n_15),
        .I1(tmp_product_i_31_n_15),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(tmp_product_i_32_n_15),
        .I5(buff0_reg__0_i_18__0_n_15),
        .O(SHIFT_RIGHT[36]));
  LUT6 #(
    .INIT(64'h00350F35F035FF35)) 
    tmp_product_i_16
       (.I0(buff0_reg__0_i_20__0_n_15),
        .I1(tmp_product_i_32_n_15),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(buff0_reg__0_i_18__0_n_15),
        .I5(tmp_product_i_33_n_15),
        .O(SHIFT_RIGHT[35]));
  LUT6 #(
    .INIT(64'h5533000F5533FF0F)) 
    tmp_product_i_17
       (.I0(tmp_product_i_32_n_15),
        .I1(buff0_reg__0_i_20__0_n_15),
        .I2(buff0_reg__0_i_21__0_n_15),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(buff0_reg__0_i_18__0_n_15),
        .O(SHIFT_RIGHT[34]));
  LUT5 #(
    .INIT(32'h44477477)) 
    tmp_product_i_18
       (.I0(buff0_reg_i_30_n_15),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(tmp_product_i_34_n_15),
        .I4(tmp_product_i_35_n_15),
        .O(tmp_product_i_18_n_15));
  LUT6 #(
    .INIT(64'h50035F0350F35FF3)) 
    tmp_product_i_19
       (.I0(buff0_reg_i_32_n_15),
        .I1(tmp_product_i_36_n_15),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(tmp_product_i_37_n_15),
        .I5(buff0_reg_i_33_n_15),
        .O(tmp_product_i_19_n_15));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_2
       (.I0(tmp_product_i_18_n_15),
        .I1(Q[0]),
        .I2(tmp_product_i_19_n_15),
        .O(SHIFT_RIGHT[49]));
  LUT6 #(
    .INIT(64'h0503F50305F3F5F3)) 
    tmp_product_i_20
       (.I0(tmp_product_i_38_n_15),
        .I1(tmp_product_i_39_n_15),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(tmp_product_i_35_n_15),
        .I5(tmp_product_i_34_n_15),
        .O(tmp_product_i_20_n_15));
  LUT6 #(
    .INIT(64'h00330F55FF330F55)) 
    tmp_product_i_21
       (.I0(tmp_product_i_40_n_15),
        .I1(buff0_reg_i_33_n_15),
        .I2(tmp_product_i_36_n_15),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(tmp_product_i_37_n_15),
        .O(tmp_product_i_21_n_15));
  LUT6 #(
    .INIT(64'h0F0033550FFF3355)) 
    tmp_product_i_22
       (.I0(tmp_product_i_41_n_15),
        .I1(tmp_product_i_34_n_15),
        .I2(tmp_product_i_38_n_15),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(tmp_product_i_39_n_15),
        .O(tmp_product_i_22_n_15));
  LUT6 #(
    .INIT(64'h33550F0033550FFF)) 
    tmp_product_i_23
       (.I0(tmp_product_i_40_n_15),
        .I1(buff0_reg_i_33_n_15),
        .I2(tmp_product_i_36_n_15),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(tmp_product_i_42_n_15),
        .O(tmp_product_i_23_n_15));
  LUT6 #(
    .INIT(64'h0F0033550FFF3355)) 
    tmp_product_i_24
       (.I0(tmp_product_i_43_n_15),
        .I1(tmp_product_i_39_n_15),
        .I2(tmp_product_i_34_n_15),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(tmp_product_i_41_n_15),
        .O(tmp_product_i_24_n_15));
  LUT6 #(
    .INIT(64'h50035F0350F35FF3)) 
    tmp_product_i_25
       (.I0(tmp_product_i_36_n_15),
        .I1(tmp_product_i_44_n_15),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(tmp_product_i_40_n_15),
        .I5(tmp_product_i_42_n_15),
        .O(tmp_product_i_25_n_15));
  LUT6 #(
    .INIT(64'h5300530F53F053FF)) 
    tmp_product_i_26
       (.I0(tmp_product_i_39_n_15),
        .I1(tmp_product_i_41_n_15),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(tmp_product_i_45_n_15),
        .I5(tmp_product_i_43_n_15),
        .O(tmp_product_i_26_n_15));
  LUT6 #(
    .INIT(64'h0530F530053FF53F)) 
    tmp_product_i_27
       (.I0(tmp_product_i_42_n_15),
        .I1(tmp_product_i_44_n_15),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(tmp_product_i_40_n_15),
        .I5(tmp_product_i_46_n_15),
        .O(tmp_product_i_27_n_15));
  LUT6 #(
    .INIT(64'h0530F530053FF53F)) 
    tmp_product_i_28
       (.I0(tmp_product_i_43_n_15),
        .I1(tmp_product_i_45_n_15),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(tmp_product_i_41_n_15),
        .I5(buff0_reg__0_i_38_n_15),
        .O(tmp_product_i_28_n_15));
  LUT5 #(
    .INIT(32'h11D11DDD)) 
    tmp_product_i_29
       (.I0(tmp_product_i_31_n_15),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(tmp_product_i_42_n_15),
        .I4(tmp_product_i_46_n_15),
        .O(tmp_product_i_29_n_15));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_3
       (.I0(tmp_product_i_19_n_15),
        .I1(Q[0]),
        .I2(tmp_product_i_20_n_15),
        .O(SHIFT_RIGHT[48]));
  LUT5 #(
    .INIT(32'hEE2EE222)) 
    tmp_product_i_30
       (.I0(tmp_product_i_33_n_15),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(tmp_product_i_43_n_15),
        .I4(buff0_reg__0_i_38_n_15),
        .O(tmp_product_i_30_n_15));
  LUT5 #(
    .INIT(32'hBB8BB888)) 
    tmp_product_i_31
       (.I0(tmp_product_i_44_n_15),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(buff0_reg__0_i_47_n_15),
        .I4(buff0_reg__0_i_46_n_15),
        .O(tmp_product_i_31_n_15));
  LUT5 #(
    .INIT(32'hBB8BB888)) 
    tmp_product_i_32
       (.I0(tmp_product_i_46_n_15),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(buff0_reg__0_i_43_n_15),
        .I4(buff0_reg__0_i_42_n_15),
        .O(tmp_product_i_32_n_15));
  LUT5 #(
    .INIT(32'hBB8BB888)) 
    tmp_product_i_33
       (.I0(tmp_product_i_45_n_15),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(buff0_reg__0_i_51_n_15),
        .I4(buff0_reg__0_i_50_n_15),
        .O(tmp_product_i_33_n_15));
  LUT5 #(
    .INIT(32'hFCFDFFFD)) 
    tmp_product_i_34
       (.I0(buff0_reg_2[50]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(buff0_reg_2[58]),
        .O(tmp_product_i_34_n_15));
  LUT5 #(
    .INIT(32'hFCFDFFFD)) 
    tmp_product_i_35
       (.I0(buff0_reg_2[54]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(buff0_reg_2[62]),
        .O(tmp_product_i_35_n_15));
  LUT5 #(
    .INIT(32'hFCFDFFFD)) 
    tmp_product_i_36
       (.I0(buff0_reg_2[49]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(buff0_reg_2[57]),
        .O(tmp_product_i_36_n_15));
  LUT5 #(
    .INIT(32'hFCFDFFFD)) 
    tmp_product_i_37
       (.I0(buff0_reg_2[53]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(buff0_reg_2[61]),
        .O(tmp_product_i_37_n_15));
  LUT5 #(
    .INIT(32'hFCFDFFFD)) 
    tmp_product_i_38
       (.I0(buff0_reg_2[52]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(buff0_reg_2[60]),
        .O(tmp_product_i_38_n_15));
  LUT5 #(
    .INIT(32'hFCFDFFFD)) 
    tmp_product_i_39
       (.I0(buff0_reg_2[48]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(buff0_reg_2[56]),
        .O(tmp_product_i_39_n_15));
  LUT6 #(
    .INIT(64'hFFF0FF35FFFFFF35)) 
    tmp_product_i_40
       (.I0(buff0_reg_2[47]),
        .I1(buff0_reg_2[63]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(Q[3]),
        .I5(buff0_reg_2[55]),
        .O(tmp_product_i_40_n_15));
  LUT6 #(
    .INIT(64'hFFF0FF35FFFFFF35)) 
    tmp_product_i_41
       (.I0(buff0_reg_2[46]),
        .I1(buff0_reg_2[62]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(Q[3]),
        .I5(buff0_reg_2[54]),
        .O(tmp_product_i_41_n_15));
  LUT6 #(
    .INIT(64'hFFF0FF35FFFFFF35)) 
    tmp_product_i_42
       (.I0(buff0_reg_2[45]),
        .I1(buff0_reg_2[61]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(Q[3]),
        .I5(buff0_reg_2[53]),
        .O(tmp_product_i_42_n_15));
  LUT6 #(
    .INIT(64'hFFF0FF35FFFFFF35)) 
    tmp_product_i_43
       (.I0(buff0_reg_2[44]),
        .I1(buff0_reg_2[60]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(Q[3]),
        .I5(buff0_reg_2[52]),
        .O(tmp_product_i_43_n_15));
  LUT6 #(
    .INIT(64'hFFF0FF35FFFFFF35)) 
    tmp_product_i_44
       (.I0(buff0_reg_2[43]),
        .I1(buff0_reg_2[59]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(Q[3]),
        .I5(buff0_reg_2[51]),
        .O(tmp_product_i_44_n_15));
  LUT6 #(
    .INIT(64'hFFF0FF35FFFFFF35)) 
    tmp_product_i_45
       (.I0(buff0_reg_2[42]),
        .I1(buff0_reg_2[58]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(Q[3]),
        .I5(buff0_reg_2[50]),
        .O(tmp_product_i_45_n_15));
  LUT6 #(
    .INIT(64'hFFF0FF35FFFFFF35)) 
    tmp_product_i_46
       (.I0(buff0_reg_2[41]),
        .I1(buff0_reg_2[57]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(Q[3]),
        .I5(buff0_reg_2[49]),
        .O(tmp_product_i_46_n_15));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_4__0
       (.I0(tmp_product_i_20_n_15),
        .I1(Q[0]),
        .I2(tmp_product_i_21_n_15),
        .O(SHIFT_RIGHT[47]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_5__0
       (.I0(tmp_product_i_21_n_15),
        .I1(Q[0]),
        .I2(tmp_product_i_22_n_15),
        .O(SHIFT_RIGHT[46]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_6__0
       (.I0(tmp_product_i_22_n_15),
        .I1(Q[0]),
        .I2(tmp_product_i_23_n_15),
        .O(SHIFT_RIGHT[45]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_7__0
       (.I0(tmp_product_i_23_n_15),
        .I1(Q[0]),
        .I2(tmp_product_i_24_n_15),
        .O(SHIFT_RIGHT[44]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_8__0
       (.I0(tmp_product_i_24_n_15),
        .I1(Q[0]),
        .I2(tmp_product_i_25_n_15),
        .O(SHIFT_RIGHT[43]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_9
       (.I0(tmp_product_i_25_n_15),
        .I1(Q[0]),
        .I2(tmp_product_i_26_n_15),
        .O(SHIFT_RIGHT[42]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_mul_64s_64s_64_5_1
   (\buff2_reg[63]_0 ,
    ap_clk,
    Q,
    icmp_ln98_reg_603_pp0_iter3_reg,
    tmp_reg_662,
    buff0_reg__0_0);
  output [63:0]\buff2_reg[63]_0 ;
  input ap_clk;
  input [0:0]Q;
  input icmp_ln98_reg_603_pp0_iter3_reg;
  input tmp_reg_662;
  input [62:0]buff0_reg__0_0;

  wire [0:0]Q;
  wire ap_clk;
  wire [62:0]buff0_reg__0_0;
  wire buff0_reg__0_n_121;
  wire buff0_reg__0_n_122;
  wire buff0_reg__0_n_123;
  wire buff0_reg__0_n_124;
  wire buff0_reg__0_n_125;
  wire buff0_reg__0_n_126;
  wire buff0_reg__0_n_127;
  wire buff0_reg__0_n_128;
  wire buff0_reg__0_n_129;
  wire buff0_reg__0_n_130;
  wire buff0_reg__0_n_131;
  wire buff0_reg__0_n_132;
  wire buff0_reg__0_n_133;
  wire buff0_reg__0_n_134;
  wire buff0_reg__0_n_135;
  wire buff0_reg__0_n_136;
  wire buff0_reg__0_n_137;
  wire buff0_reg__0_n_138;
  wire buff0_reg__0_n_139;
  wire buff0_reg__0_n_140;
  wire buff0_reg__0_n_141;
  wire buff0_reg__0_n_142;
  wire buff0_reg__0_n_143;
  wire buff0_reg__0_n_144;
  wire buff0_reg__0_n_145;
  wire buff0_reg__0_n_146;
  wire buff0_reg__0_n_147;
  wire buff0_reg__0_n_148;
  wire buff0_reg__0_n_149;
  wire buff0_reg__0_n_150;
  wire buff0_reg__0_n_151;
  wire buff0_reg__0_n_152;
  wire buff0_reg__0_n_153;
  wire buff0_reg__0_n_154;
  wire buff0_reg__0_n_155;
  wire buff0_reg__0_n_156;
  wire buff0_reg__0_n_157;
  wire buff0_reg__0_n_158;
  wire buff0_reg__0_n_159;
  wire buff0_reg__0_n_160;
  wire buff0_reg__0_n_161;
  wire buff0_reg__0_n_162;
  wire buff0_reg__0_n_163;
  wire buff0_reg__0_n_164;
  wire buff0_reg__0_n_165;
  wire buff0_reg__0_n_166;
  wire buff0_reg__0_n_167;
  wire buff0_reg__0_n_168;
  wire buff0_reg__1_n_121;
  wire buff0_reg__1_n_122;
  wire buff0_reg__1_n_123;
  wire buff0_reg__1_n_124;
  wire buff0_reg__1_n_125;
  wire buff0_reg__1_n_126;
  wire buff0_reg__1_n_127;
  wire buff0_reg__1_n_128;
  wire buff0_reg__1_n_129;
  wire buff0_reg__1_n_130;
  wire buff0_reg__1_n_131;
  wire buff0_reg__1_n_132;
  wire buff0_reg__1_n_133;
  wire buff0_reg__1_n_134;
  wire buff0_reg__1_n_135;
  wire buff0_reg__1_n_136;
  wire buff0_reg__1_n_137;
  wire buff0_reg__1_n_138;
  wire buff0_reg__1_n_139;
  wire buff0_reg__1_n_140;
  wire buff0_reg__1_n_141;
  wire buff0_reg__1_n_142;
  wire buff0_reg__1_n_143;
  wire buff0_reg__1_n_144;
  wire buff0_reg__1_n_145;
  wire buff0_reg__1_n_146;
  wire buff0_reg__1_n_147;
  wire buff0_reg__1_n_148;
  wire buff0_reg__1_n_149;
  wire buff0_reg__1_n_150;
  wire buff0_reg__1_n_151;
  wire buff0_reg__1_n_152;
  wire buff0_reg__1_n_153;
  wire buff0_reg__1_n_154;
  wire buff0_reg__1_n_155;
  wire buff0_reg__1_n_156;
  wire buff0_reg__1_n_157;
  wire buff0_reg__1_n_158;
  wire buff0_reg__1_n_159;
  wire buff0_reg__1_n_160;
  wire buff0_reg__1_n_161;
  wire buff0_reg__1_n_162;
  wire buff0_reg__1_n_163;
  wire buff0_reg__1_n_164;
  wire buff0_reg__1_n_165;
  wire buff0_reg__1_n_166;
  wire buff0_reg__1_n_167;
  wire buff0_reg__1_n_168;
  wire buff0_reg__2_n_100;
  wire buff0_reg__2_n_101;
  wire buff0_reg__2_n_102;
  wire buff0_reg__2_n_103;
  wire buff0_reg__2_n_104;
  wire buff0_reg__2_n_105;
  wire buff0_reg__2_n_106;
  wire buff0_reg__2_n_107;
  wire buff0_reg__2_n_108;
  wire buff0_reg__2_n_109;
  wire buff0_reg__2_n_110;
  wire buff0_reg__2_n_111;
  wire buff0_reg__2_n_112;
  wire buff0_reg__2_n_113;
  wire buff0_reg__2_n_114;
  wire buff0_reg__2_n_115;
  wire buff0_reg__2_n_116;
  wire buff0_reg__2_n_117;
  wire buff0_reg__2_n_118;
  wire buff0_reg__2_n_119;
  wire buff0_reg__2_n_120;
  wire buff0_reg__2_n_121;
  wire buff0_reg__2_n_122;
  wire buff0_reg__2_n_123;
  wire buff0_reg__2_n_124;
  wire buff0_reg__2_n_125;
  wire buff0_reg__2_n_126;
  wire buff0_reg__2_n_127;
  wire buff0_reg__2_n_128;
  wire buff0_reg__2_n_129;
  wire buff0_reg__2_n_130;
  wire buff0_reg__2_n_131;
  wire buff0_reg__2_n_132;
  wire buff0_reg__2_n_133;
  wire buff0_reg__2_n_134;
  wire buff0_reg__2_n_135;
  wire buff0_reg__2_n_136;
  wire buff0_reg__2_n_137;
  wire buff0_reg__2_n_138;
  wire buff0_reg__2_n_139;
  wire buff0_reg__2_n_140;
  wire buff0_reg__2_n_141;
  wire buff0_reg__2_n_142;
  wire buff0_reg__2_n_143;
  wire buff0_reg__2_n_144;
  wire buff0_reg__2_n_145;
  wire buff0_reg__2_n_146;
  wire buff0_reg__2_n_147;
  wire buff0_reg__2_n_148;
  wire buff0_reg__2_n_149;
  wire buff0_reg__2_n_150;
  wire buff0_reg__2_n_151;
  wire buff0_reg__2_n_152;
  wire buff0_reg__2_n_153;
  wire buff0_reg__2_n_154;
  wire buff0_reg__2_n_155;
  wire buff0_reg__2_n_156;
  wire buff0_reg__2_n_157;
  wire buff0_reg__2_n_158;
  wire buff0_reg__2_n_159;
  wire buff0_reg__2_n_160;
  wire buff0_reg__2_n_161;
  wire buff0_reg__2_n_162;
  wire buff0_reg__2_n_163;
  wire buff0_reg__2_n_164;
  wire buff0_reg__2_n_165;
  wire buff0_reg__2_n_166;
  wire buff0_reg__2_n_167;
  wire buff0_reg__2_n_168;
  wire buff0_reg__2_n_73;
  wire buff0_reg__2_n_74;
  wire buff0_reg__2_n_75;
  wire buff0_reg__2_n_76;
  wire buff0_reg__2_n_77;
  wire buff0_reg__2_n_78;
  wire buff0_reg__2_n_79;
  wire buff0_reg__2_n_80;
  wire buff0_reg__2_n_81;
  wire buff0_reg__2_n_82;
  wire buff0_reg__2_n_83;
  wire buff0_reg__2_n_84;
  wire buff0_reg__2_n_85;
  wire buff0_reg__2_n_86;
  wire buff0_reg__2_n_87;
  wire buff0_reg__2_n_88;
  wire buff0_reg__2_n_89;
  wire buff0_reg__2_n_90;
  wire buff0_reg__2_n_91;
  wire buff0_reg__2_n_92;
  wire buff0_reg__2_n_93;
  wire buff0_reg__2_n_94;
  wire buff0_reg__2_n_95;
  wire buff0_reg__2_n_96;
  wire buff0_reg__2_n_97;
  wire buff0_reg__2_n_98;
  wire buff0_reg__2_n_99;
  wire buff0_reg_i_10__0_n_15;
  wire buff0_reg_i_10__0_n_16;
  wire buff0_reg_i_10__0_n_17;
  wire buff0_reg_i_10__0_n_18;
  wire buff0_reg_i_10__0_n_19;
  wire buff0_reg_i_10__0_n_20;
  wire buff0_reg_i_10__0_n_21;
  wire buff0_reg_i_10__0_n_22;
  wire buff0_reg_i_11__0_n_15;
  wire buff0_reg_i_12__0_n_15;
  wire buff0_reg_i_13__0_n_15;
  wire buff0_reg_i_14__0_n_15;
  wire buff0_reg_i_15__0_n_15;
  wire buff0_reg_i_16__0_n_15;
  wire buff0_reg_i_17__0_n_15;
  wire buff0_reg_i_18__0_n_15;
  wire buff0_reg_i_19__0_n_15;
  wire buff0_reg_i_20__0_n_15;
  wire buff0_reg_i_21__0_n_15;
  wire buff0_reg_i_22__0_n_15;
  wire buff0_reg_i_23__0_n_15;
  wire buff0_reg_i_24__0_n_15;
  wire buff0_reg_i_25__0_n_15;
  wire buff0_reg_i_26__0_n_15;
  wire buff0_reg_i_27__0_n_15;
  wire buff0_reg_i_28__0_n_15;
  wire buff0_reg_i_29__0_n_15;
  wire buff0_reg_i_2__2_n_15;
  wire buff0_reg_i_2__2_n_17;
  wire buff0_reg_i_2__2_n_18;
  wire buff0_reg_i_2__2_n_20;
  wire buff0_reg_i_2__2_n_21;
  wire buff0_reg_i_2__2_n_22;
  wire buff0_reg_i_30__0_n_15;
  wire buff0_reg_i_31__0_n_15;
  wire buff0_reg_i_32__0_n_15;
  wire buff0_reg_i_33__0_n_15;
  wire buff0_reg_i_34_n_15;
  wire buff0_reg_i_35_n_15;
  wire buff0_reg_i_36_n_15;
  wire buff0_reg_i_37_n_15;
  wire buff0_reg_i_38_n_15;
  wire buff0_reg_i_39_n_15;
  wire buff0_reg_i_3__2_n_15;
  wire buff0_reg_i_3__2_n_16;
  wire buff0_reg_i_3__2_n_17;
  wire buff0_reg_i_3__2_n_18;
  wire buff0_reg_i_3__2_n_19;
  wire buff0_reg_i_3__2_n_20;
  wire buff0_reg_i_3__2_n_21;
  wire buff0_reg_i_3__2_n_22;
  wire buff0_reg_i_40_n_15;
  wire buff0_reg_i_41_n_15;
  wire buff0_reg_i_42_n_15;
  wire buff0_reg_i_43_n_15;
  wire buff0_reg_i_44_n_15;
  wire buff0_reg_i_45_n_15;
  wire buff0_reg_i_4__2_n_15;
  wire buff0_reg_i_4__2_n_16;
  wire buff0_reg_i_4__2_n_17;
  wire buff0_reg_i_4__2_n_18;
  wire buff0_reg_i_4__2_n_19;
  wire buff0_reg_i_4__2_n_20;
  wire buff0_reg_i_4__2_n_21;
  wire buff0_reg_i_4__2_n_22;
  wire buff0_reg_i_5__2_n_15;
  wire buff0_reg_i_5__2_n_16;
  wire buff0_reg_i_5__2_n_17;
  wire buff0_reg_i_5__2_n_18;
  wire buff0_reg_i_5__2_n_19;
  wire buff0_reg_i_5__2_n_20;
  wire buff0_reg_i_5__2_n_21;
  wire buff0_reg_i_5__2_n_22;
  wire buff0_reg_i_6__1_n_15;
  wire buff0_reg_i_6__1_n_16;
  wire buff0_reg_i_6__1_n_17;
  wire buff0_reg_i_6__1_n_18;
  wire buff0_reg_i_6__1_n_19;
  wire buff0_reg_i_6__1_n_20;
  wire buff0_reg_i_6__1_n_21;
  wire buff0_reg_i_6__1_n_22;
  wire buff0_reg_i_7__1_n_15;
  wire buff0_reg_i_7__1_n_16;
  wire buff0_reg_i_7__1_n_17;
  wire buff0_reg_i_7__1_n_18;
  wire buff0_reg_i_7__1_n_19;
  wire buff0_reg_i_7__1_n_20;
  wire buff0_reg_i_7__1_n_21;
  wire buff0_reg_i_7__1_n_22;
  wire buff0_reg_i_8__1_n_15;
  wire buff0_reg_i_8__1_n_16;
  wire buff0_reg_i_8__1_n_17;
  wire buff0_reg_i_8__1_n_18;
  wire buff0_reg_i_8__1_n_19;
  wire buff0_reg_i_8__1_n_20;
  wire buff0_reg_i_8__1_n_21;
  wire buff0_reg_i_8__1_n_22;
  wire buff0_reg_i_9__1_n_15;
  wire buff0_reg_i_9__1_n_16;
  wire buff0_reg_i_9__1_n_17;
  wire buff0_reg_i_9__1_n_18;
  wire buff0_reg_i_9__1_n_19;
  wire buff0_reg_i_9__1_n_20;
  wire buff0_reg_i_9__1_n_21;
  wire buff0_reg_i_9__1_n_22;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_154;
  wire buff0_reg_n_155;
  wire buff0_reg_n_156;
  wire buff0_reg_n_157;
  wire buff0_reg_n_158;
  wire buff0_reg_n_159;
  wire buff0_reg_n_160;
  wire buff0_reg_n_161;
  wire buff0_reg_n_162;
  wire buff0_reg_n_163;
  wire buff0_reg_n_164;
  wire buff0_reg_n_165;
  wire buff0_reg_n_166;
  wire buff0_reg_n_167;
  wire buff0_reg_n_168;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire \buff1_reg[0]__1_n_15 ;
  wire \buff1_reg[10]__1_n_15 ;
  wire \buff1_reg[11]__1_n_15 ;
  wire \buff1_reg[12]__1_n_15 ;
  wire \buff1_reg[13]__1_n_15 ;
  wire \buff1_reg[14]__1_n_15 ;
  wire \buff1_reg[15]__1_n_15 ;
  wire \buff1_reg[16]__1_n_15 ;
  wire \buff1_reg[1]__1_n_15 ;
  wire \buff1_reg[2]__1_n_15 ;
  wire \buff1_reg[3]__1_n_15 ;
  wire \buff1_reg[4]__1_n_15 ;
  wire \buff1_reg[5]__1_n_15 ;
  wire \buff1_reg[6]__1_n_15 ;
  wire \buff1_reg[7]__1_n_15 ;
  wire \buff1_reg[8]__1_n_15 ;
  wire \buff1_reg[9]__1_n_15 ;
  wire buff1_reg__0_n_100;
  wire buff1_reg__0_n_101;
  wire buff1_reg__0_n_102;
  wire buff1_reg__0_n_103;
  wire buff1_reg__0_n_104;
  wire buff1_reg__0_n_105;
  wire buff1_reg__0_n_106;
  wire buff1_reg__0_n_107;
  wire buff1_reg__0_n_108;
  wire buff1_reg__0_n_109;
  wire buff1_reg__0_n_110;
  wire buff1_reg__0_n_111;
  wire buff1_reg__0_n_112;
  wire buff1_reg__0_n_113;
  wire buff1_reg__0_n_114;
  wire buff1_reg__0_n_115;
  wire buff1_reg__0_n_116;
  wire buff1_reg__0_n_117;
  wire buff1_reg__0_n_118;
  wire buff1_reg__0_n_119;
  wire buff1_reg__0_n_120;
  wire buff1_reg__0_n_73;
  wire buff1_reg__0_n_74;
  wire buff1_reg__0_n_75;
  wire buff1_reg__0_n_76;
  wire buff1_reg__0_n_77;
  wire buff1_reg__0_n_78;
  wire buff1_reg__0_n_79;
  wire buff1_reg__0_n_80;
  wire buff1_reg__0_n_81;
  wire buff1_reg__0_n_82;
  wire buff1_reg__0_n_83;
  wire buff1_reg__0_n_84;
  wire buff1_reg__0_n_85;
  wire buff1_reg__0_n_86;
  wire buff1_reg__0_n_87;
  wire buff1_reg__0_n_88;
  wire buff1_reg__0_n_89;
  wire buff1_reg__0_n_90;
  wire buff1_reg__0_n_91;
  wire buff1_reg__0_n_92;
  wire buff1_reg__0_n_93;
  wire buff1_reg__0_n_94;
  wire buff1_reg__0_n_95;
  wire buff1_reg__0_n_96;
  wire buff1_reg__0_n_97;
  wire buff1_reg__0_n_98;
  wire buff1_reg__0_n_99;
  wire buff1_reg__1_n_100;
  wire buff1_reg__1_n_101;
  wire buff1_reg__1_n_102;
  wire buff1_reg__1_n_103;
  wire buff1_reg__1_n_104;
  wire buff1_reg__1_n_105;
  wire buff1_reg__1_n_106;
  wire buff1_reg__1_n_107;
  wire buff1_reg__1_n_108;
  wire buff1_reg__1_n_109;
  wire buff1_reg__1_n_110;
  wire buff1_reg__1_n_111;
  wire buff1_reg__1_n_112;
  wire buff1_reg__1_n_113;
  wire buff1_reg__1_n_114;
  wire buff1_reg__1_n_115;
  wire buff1_reg__1_n_116;
  wire buff1_reg__1_n_117;
  wire buff1_reg__1_n_118;
  wire buff1_reg__1_n_119;
  wire buff1_reg__1_n_120;
  wire buff1_reg__1_n_73;
  wire buff1_reg__1_n_74;
  wire buff1_reg__1_n_75;
  wire buff1_reg__1_n_76;
  wire buff1_reg__1_n_77;
  wire buff1_reg__1_n_78;
  wire buff1_reg__1_n_79;
  wire buff1_reg__1_n_80;
  wire buff1_reg__1_n_81;
  wire buff1_reg__1_n_82;
  wire buff1_reg__1_n_83;
  wire buff1_reg__1_n_84;
  wire buff1_reg__1_n_85;
  wire buff1_reg__1_n_86;
  wire buff1_reg__1_n_87;
  wire buff1_reg__1_n_88;
  wire buff1_reg__1_n_89;
  wire buff1_reg__1_n_90;
  wire buff1_reg__1_n_91;
  wire buff1_reg__1_n_92;
  wire buff1_reg__1_n_93;
  wire buff1_reg__1_n_94;
  wire buff1_reg__1_n_95;
  wire buff1_reg__1_n_96;
  wire buff1_reg__1_n_97;
  wire buff1_reg__1_n_98;
  wire buff1_reg__1_n_99;
  wire [63:33]buff1_reg__5;
  wire buff1_reg_n_100;
  wire buff1_reg_n_101;
  wire buff1_reg_n_102;
  wire buff1_reg_n_103;
  wire buff1_reg_n_104;
  wire buff1_reg_n_105;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_73;
  wire buff1_reg_n_74;
  wire buff1_reg_n_75;
  wire buff1_reg_n_76;
  wire buff1_reg_n_77;
  wire buff1_reg_n_78;
  wire buff1_reg_n_79;
  wire buff1_reg_n_80;
  wire buff1_reg_n_81;
  wire buff1_reg_n_82;
  wire buff1_reg_n_83;
  wire buff1_reg_n_84;
  wire buff1_reg_n_85;
  wire buff1_reg_n_86;
  wire buff1_reg_n_87;
  wire buff1_reg_n_88;
  wire buff1_reg_n_89;
  wire buff1_reg_n_90;
  wire buff1_reg_n_91;
  wire buff1_reg_n_92;
  wire buff1_reg_n_93;
  wire buff1_reg_n_94;
  wire buff1_reg_n_95;
  wire buff1_reg_n_96;
  wire buff1_reg_n_97;
  wire buff1_reg_n_98;
  wire buff1_reg_n_99;
  wire \buff2[36]_i_2_n_15 ;
  wire \buff2[36]_i_3_n_15 ;
  wire \buff2[36]_i_4_n_15 ;
  wire \buff2[40]_i_2_n_15 ;
  wire \buff2[40]_i_3_n_15 ;
  wire \buff2[40]_i_4_n_15 ;
  wire \buff2[40]_i_5_n_15 ;
  wire \buff2[44]_i_2_n_15 ;
  wire \buff2[44]_i_3_n_15 ;
  wire \buff2[44]_i_4_n_15 ;
  wire \buff2[44]_i_5_n_15 ;
  wire \buff2[48]_i_2_n_15 ;
  wire \buff2[48]_i_3_n_15 ;
  wire \buff2[48]_i_4_n_15 ;
  wire \buff2[48]_i_5_n_15 ;
  wire \buff2[49]_i_2_n_15 ;
  wire \buff2[49]_i_3_n_15 ;
  wire \buff2[49]_i_4_n_15 ;
  wire \buff2[49]_i_5_n_15 ;
  wire \buff2[49]_i_6_n_15 ;
  wire \buff2[53]_i_2_n_15 ;
  wire \buff2[53]_i_3_n_15 ;
  wire \buff2[53]_i_4_n_15 ;
  wire \buff2[57]_i_10_n_15 ;
  wire \buff2[57]_i_11_n_15 ;
  wire \buff2[57]_i_12_n_15 ;
  wire \buff2[57]_i_13_n_15 ;
  wire \buff2[57]_i_14_n_15 ;
  wire \buff2[57]_i_2_n_15 ;
  wire \buff2[57]_i_3_n_15 ;
  wire \buff2[57]_i_4_n_15 ;
  wire \buff2[57]_i_5_n_15 ;
  wire \buff2[57]_i_7_n_15 ;
  wire \buff2[57]_i_8_n_15 ;
  wire \buff2[57]_i_9_n_15 ;
  wire \buff2[61]_i_10_n_15 ;
  wire \buff2[61]_i_11_n_15 ;
  wire \buff2[61]_i_12_n_15 ;
  wire \buff2[61]_i_13_n_15 ;
  wire \buff2[61]_i_14_n_15 ;
  wire \buff2[61]_i_2_n_15 ;
  wire \buff2[61]_i_3_n_15 ;
  wire \buff2[61]_i_4_n_15 ;
  wire \buff2[61]_i_5_n_15 ;
  wire \buff2[61]_i_7_n_15 ;
  wire \buff2[61]_i_8_n_15 ;
  wire \buff2[61]_i_9_n_15 ;
  wire \buff2[63]_i_2_n_15 ;
  wire \buff2[63]_i_3_n_15 ;
  wire \buff2[63]_i_5_n_15 ;
  wire \buff2[63]_i_6_n_15 ;
  wire \buff2[63]_i_7_n_15 ;
  wire \buff2[63]_i_8_n_15 ;
  wire \buff2[63]_i_9_n_15 ;
  wire \buff2_reg[36]_i_1_n_15 ;
  wire \buff2_reg[36]_i_1_n_16 ;
  wire \buff2_reg[36]_i_1_n_17 ;
  wire \buff2_reg[36]_i_1_n_18 ;
  wire \buff2_reg[40]_i_1_n_15 ;
  wire \buff2_reg[40]_i_1_n_16 ;
  wire \buff2_reg[40]_i_1_n_17 ;
  wire \buff2_reg[40]_i_1_n_18 ;
  wire \buff2_reg[44]_i_1_n_15 ;
  wire \buff2_reg[44]_i_1_n_16 ;
  wire \buff2_reg[44]_i_1_n_17 ;
  wire \buff2_reg[44]_i_1_n_18 ;
  wire \buff2_reg[48]_i_1_n_15 ;
  wire \buff2_reg[48]_i_1_n_16 ;
  wire \buff2_reg[48]_i_1_n_17 ;
  wire \buff2_reg[48]_i_1_n_18 ;
  wire \buff2_reg[49]_i_1_n_15 ;
  wire \buff2_reg[49]_i_1_n_16 ;
  wire \buff2_reg[49]_i_1_n_17 ;
  wire \buff2_reg[49]_i_1_n_18 ;
  wire \buff2_reg[49]_i_1_n_19 ;
  wire \buff2_reg[49]_i_1_n_20 ;
  wire \buff2_reg[49]_i_1_n_21 ;
  wire \buff2_reg[53]_i_1_n_15 ;
  wire \buff2_reg[53]_i_1_n_16 ;
  wire \buff2_reg[53]_i_1_n_17 ;
  wire \buff2_reg[53]_i_1_n_18 ;
  wire \buff2_reg[57]_i_1_n_15 ;
  wire \buff2_reg[57]_i_1_n_16 ;
  wire \buff2_reg[57]_i_1_n_17 ;
  wire \buff2_reg[57]_i_1_n_18 ;
  wire \buff2_reg[57]_i_6_n_15 ;
  wire \buff2_reg[57]_i_6_n_16 ;
  wire \buff2_reg[57]_i_6_n_17 ;
  wire \buff2_reg[57]_i_6_n_18 ;
  wire \buff2_reg[57]_i_6_n_19 ;
  wire \buff2_reg[57]_i_6_n_20 ;
  wire \buff2_reg[57]_i_6_n_21 ;
  wire \buff2_reg[57]_i_6_n_22 ;
  wire \buff2_reg[61]_i_1_n_15 ;
  wire \buff2_reg[61]_i_1_n_16 ;
  wire \buff2_reg[61]_i_1_n_17 ;
  wire \buff2_reg[61]_i_1_n_18 ;
  wire \buff2_reg[61]_i_6_n_15 ;
  wire \buff2_reg[61]_i_6_n_16 ;
  wire \buff2_reg[61]_i_6_n_17 ;
  wire \buff2_reg[61]_i_6_n_18 ;
  wire \buff2_reg[61]_i_6_n_19 ;
  wire \buff2_reg[61]_i_6_n_20 ;
  wire \buff2_reg[61]_i_6_n_21 ;
  wire \buff2_reg[61]_i_6_n_22 ;
  wire [63:0]\buff2_reg[63]_0 ;
  wire \buff2_reg[63]_i_1_n_18 ;
  wire \buff2_reg[63]_i_4_n_17 ;
  wire \buff2_reg[63]_i_4_n_18 ;
  wire \buff2_reg[63]_i_4_n_20 ;
  wire \buff2_reg[63]_i_4_n_21 ;
  wire \buff2_reg[63]_i_4_n_22 ;
  wire d_1_reg_6670;
  wire icmp_ln98_reg_603_pp0_iter3_reg;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_154;
  wire tmp_product__0_n_155;
  wire tmp_product__0_n_156;
  wire tmp_product__0_n_157;
  wire tmp_product__0_n_158;
  wire tmp_product__0_n_159;
  wire tmp_product__0_n_160;
  wire tmp_product__0_n_161;
  wire tmp_product__0_n_162;
  wire tmp_product__0_n_163;
  wire tmp_product__0_n_164;
  wire tmp_product__0_n_165;
  wire tmp_product__0_n_166;
  wire tmp_product__0_n_167;
  wire tmp_product__0_n_168;
  wire tmp_product__1_n_121;
  wire tmp_product__1_n_122;
  wire tmp_product__1_n_123;
  wire tmp_product__1_n_124;
  wire tmp_product__1_n_125;
  wire tmp_product__1_n_126;
  wire tmp_product__1_n_127;
  wire tmp_product__1_n_128;
  wire tmp_product__1_n_129;
  wire tmp_product__1_n_130;
  wire tmp_product__1_n_131;
  wire tmp_product__1_n_132;
  wire tmp_product__1_n_133;
  wire tmp_product__1_n_134;
  wire tmp_product__1_n_135;
  wire tmp_product__1_n_136;
  wire tmp_product__1_n_137;
  wire tmp_product__1_n_138;
  wire tmp_product__1_n_139;
  wire tmp_product__1_n_140;
  wire tmp_product__1_n_141;
  wire tmp_product__1_n_142;
  wire tmp_product__1_n_143;
  wire tmp_product__1_n_144;
  wire tmp_product__1_n_145;
  wire tmp_product__1_n_146;
  wire tmp_product__1_n_147;
  wire tmp_product__1_n_148;
  wire tmp_product__1_n_149;
  wire tmp_product__1_n_150;
  wire tmp_product__1_n_151;
  wire tmp_product__1_n_152;
  wire tmp_product__1_n_153;
  wire tmp_product__1_n_154;
  wire tmp_product__1_n_155;
  wire tmp_product__1_n_156;
  wire tmp_product__1_n_157;
  wire tmp_product__1_n_158;
  wire tmp_product__1_n_159;
  wire tmp_product__1_n_160;
  wire tmp_product__1_n_161;
  wire tmp_product__1_n_162;
  wire tmp_product__1_n_163;
  wire tmp_product__1_n_164;
  wire tmp_product__1_n_165;
  wire tmp_product__1_n_166;
  wire tmp_product__1_n_167;
  wire tmp_product__1_n_168;
  wire tmp_product_i_10__0_n_15;
  wire tmp_product_i_11__0_n_15;
  wire tmp_product_i_12__0_n_15;
  wire tmp_product_i_13__0_n_15;
  wire tmp_product_i_14__0_n_15;
  wire tmp_product_i_15__0_n_15;
  wire tmp_product_i_16__0_n_15;
  wire tmp_product_i_17__0_n_15;
  wire tmp_product_i_18__0_n_15;
  wire tmp_product_i_19__0_n_15;
  wire tmp_product_i_1__1_n_15;
  wire tmp_product_i_1__1_n_16;
  wire tmp_product_i_1__1_n_17;
  wire tmp_product_i_1__1_n_18;
  wire tmp_product_i_1__1_n_19;
  wire tmp_product_i_1__1_n_20;
  wire tmp_product_i_1__1_n_21;
  wire tmp_product_i_1__1_n_22;
  wire tmp_product_i_20__0_n_15;
  wire tmp_product_i_21__0_n_15;
  wire tmp_product_i_22__0_n_15;
  wire tmp_product_i_23__0_n_15;
  wire tmp_product_i_24__0_n_15;
  wire tmp_product_i_25__0_n_15;
  wire tmp_product_i_26__0_n_15;
  wire tmp_product_i_27__0_n_15;
  wire tmp_product_i_28__0_n_15;
  wire tmp_product_i_29__0_n_15;
  wire tmp_product_i_2__1_n_15;
  wire tmp_product_i_2__1_n_16;
  wire tmp_product_i_2__1_n_17;
  wire tmp_product_i_2__1_n_18;
  wire tmp_product_i_2__1_n_19;
  wire tmp_product_i_2__1_n_20;
  wire tmp_product_i_2__1_n_21;
  wire tmp_product_i_2__1_n_22;
  wire tmp_product_i_30__0_n_15;
  wire tmp_product_i_31__0_n_15;
  wire tmp_product_i_32__0_n_15;
  wire tmp_product_i_33__0_n_15;
  wire tmp_product_i_34__0_n_15;
  wire tmp_product_i_35__0_n_15;
  wire tmp_product_i_3__1_n_15;
  wire tmp_product_i_3__1_n_16;
  wire tmp_product_i_3__1_n_17;
  wire tmp_product_i_3__1_n_18;
  wire tmp_product_i_3__1_n_19;
  wire tmp_product_i_3__1_n_20;
  wire tmp_product_i_3__1_n_21;
  wire tmp_product_i_3__1_n_22;
  wire tmp_product_i_4__1_n_15;
  wire tmp_product_i_4__1_n_16;
  wire tmp_product_i_4__1_n_17;
  wire tmp_product_i_4__1_n_18;
  wire tmp_product_i_4__1_n_19;
  wire tmp_product_i_4__1_n_20;
  wire tmp_product_i_4__1_n_21;
  wire tmp_product_i_4__1_n_22;
  wire tmp_product_i_5__1_n_15;
  wire tmp_product_i_5__1_n_16;
  wire tmp_product_i_5__1_n_17;
  wire tmp_product_i_5__1_n_18;
  wire tmp_product_i_5__1_n_19;
  wire tmp_product_i_5__1_n_20;
  wire tmp_product_i_5__1_n_21;
  wire tmp_product_i_5__1_n_22;
  wire tmp_product_i_6__1_n_15;
  wire tmp_product_i_6__1_n_16;
  wire tmp_product_i_6__1_n_17;
  wire tmp_product_i_6__1_n_18;
  wire tmp_product_i_6__1_n_19;
  wire tmp_product_i_6__1_n_20;
  wire tmp_product_i_6__1_n_21;
  wire tmp_product_i_6__1_n_22;
  wire tmp_product_i_7__1_n_15;
  wire tmp_product_i_7__1_n_16;
  wire tmp_product_i_7__1_n_17;
  wire tmp_product_i_7__1_n_18;
  wire tmp_product_i_7__1_n_19;
  wire tmp_product_i_7__1_n_20;
  wire tmp_product_i_7__1_n_21;
  wire tmp_product_i_7__1_n_22;
  wire tmp_product_i_8__1_n_15;
  wire tmp_product_i_9__0_n_15;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_154;
  wire tmp_product_n_155;
  wire tmp_product_n_156;
  wire tmp_product_n_157;
  wire tmp_product_n_158;
  wire tmp_product_n_159;
  wire tmp_product_n_160;
  wire tmp_product_n_161;
  wire tmp_product_n_162;
  wire tmp_product_n_163;
  wire tmp_product_n_164;
  wire tmp_product_n_165;
  wire tmp_product_n_166;
  wire tmp_product_n_167;
  wire tmp_product_n_168;
  wire tmp_reg_662;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg__0_P_UNCONNECTED;
  wire NLW_buff0_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg__1_P_UNCONNECTED;
  wire NLW_buff0_reg__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg__2_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg__2_CARRYOUT_UNCONNECTED;
  wire [2:2]NLW_buff0_reg_i_2__2_CO_UNCONNECTED;
  wire [3:3]NLW_buff0_reg_i_2__2_O_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_PCOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg__0_PCOUT_UNCONNECTED;
  wire NLW_buff1_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg__1_PCOUT_UNCONNECTED;
  wire [3:1]\NLW_buff2_reg[63]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_buff2_reg[63]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_buff2_reg[63]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_buff2_reg[63]_i_4_O_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_product_P_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_product__0_P_UNCONNECTED;
  wire NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__1_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_product__1_P_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 13x18 16}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff0_reg_i_6__1_n_22,buff0_reg_i_7__1_n_19,buff0_reg_i_7__1_n_20,buff0_reg_i_7__1_n_21,buff0_reg_i_7__1_n_22,buff0_reg_i_8__1_n_19,buff0_reg_i_8__1_n_20,buff0_reg_i_8__1_n_21,buff0_reg_i_8__1_n_22,buff0_reg_i_9__1_n_19,buff0_reg_i_9__1_n_20,buff0_reg_i_9__1_n_21,buff0_reg_i_9__1_n_22,buff0_reg_i_10__0_n_19,buff0_reg_i_10__0_n_20,buff0_reg_i_10__0_n_21,buff0_reg_i_10__0_n_22}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({buff0_reg_i_2__2_n_15,buff0_reg_i_2__2_n_15,buff0_reg_i_2__2_n_15,buff0_reg_i_2__2_n_15,buff0_reg_i_2__2_n_15,buff0_reg_i_2__2_n_15,buff0_reg_i_2__2_n_20,buff0_reg_i_2__2_n_21,buff0_reg_i_2__2_n_22,buff0_reg_i_3__2_n_19,buff0_reg_i_3__2_n_20,buff0_reg_i_3__2_n_21,buff0_reg_i_3__2_n_22,buff0_reg_i_4__2_n_19,buff0_reg_i_4__2_n_20,buff0_reg_i_4__2_n_21,buff0_reg_i_4__2_n_22,buff0_reg_i_5__2_n_19}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(d_1_reg_6670),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(d_1_reg_6670),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153,buff0_reg_n_154,buff0_reg_n_155,buff0_reg_n_156,buff0_reg_n_157,buff0_reg_n_158,buff0_reg_n_159,buff0_reg_n_160,buff0_reg_n_161,buff0_reg_n_162,buff0_reg_n_163,buff0_reg_n_164,buff0_reg_n_165,buff0_reg_n_166,buff0_reg_n_167,buff0_reg_n_168}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x13 16}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff0_reg_i_6__1_n_22,buff0_reg_i_7__1_n_19,buff0_reg_i_7__1_n_20,buff0_reg_i_7__1_n_21,buff0_reg_i_7__1_n_22,buff0_reg_i_8__1_n_19,buff0_reg_i_8__1_n_20,buff0_reg_i_8__1_n_21,buff0_reg_i_8__1_n_22,buff0_reg_i_9__1_n_19,buff0_reg_i_9__1_n_20,buff0_reg_i_9__1_n_21,buff0_reg_i_9__1_n_22,buff0_reg_i_10__0_n_19,buff0_reg_i_10__0_n_20,buff0_reg_i_10__0_n_21,buff0_reg_i_10__0_n_22}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({buff0_reg_i_2__2_n_15,buff0_reg_i_2__2_n_15,buff0_reg_i_2__2_n_15,buff0_reg_i_2__2_n_15,buff0_reg_i_2__2_n_15,buff0_reg_i_2__2_n_15,buff0_reg_i_2__2_n_20,buff0_reg_i_2__2_n_21,buff0_reg_i_2__2_n_22,buff0_reg_i_3__2_n_19,buff0_reg_i_3__2_n_20,buff0_reg_i_3__2_n_21,buff0_reg_i_3__2_n_22,buff0_reg_i_4__2_n_19,buff0_reg_i_4__2_n_20,buff0_reg_i_4__2_n_21,buff0_reg_i_4__2_n_22,buff0_reg_i_5__2_n_19}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(d_1_reg_6670),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(d_1_reg_6670),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg__0_OVERFLOW_UNCONNECTED),
        .P(NLW_buff0_reg__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg__0_n_121,buff0_reg__0_n_122,buff0_reg__0_n_123,buff0_reg__0_n_124,buff0_reg__0_n_125,buff0_reg__0_n_126,buff0_reg__0_n_127,buff0_reg__0_n_128,buff0_reg__0_n_129,buff0_reg__0_n_130,buff0_reg__0_n_131,buff0_reg__0_n_132,buff0_reg__0_n_133,buff0_reg__0_n_134,buff0_reg__0_n_135,buff0_reg__0_n_136,buff0_reg__0_n_137,buff0_reg__0_n_138,buff0_reg__0_n_139,buff0_reg__0_n_140,buff0_reg__0_n_141,buff0_reg__0_n_142,buff0_reg__0_n_143,buff0_reg__0_n_144,buff0_reg__0_n_145,buff0_reg__0_n_146,buff0_reg__0_n_147,buff0_reg__0_n_148,buff0_reg__0_n_149,buff0_reg__0_n_150,buff0_reg__0_n_151,buff0_reg__0_n_152,buff0_reg__0_n_153,buff0_reg__0_n_154,buff0_reg__0_n_155,buff0_reg__0_n_156,buff0_reg__0_n_157,buff0_reg__0_n_158,buff0_reg__0_n_159,buff0_reg__0_n_160,buff0_reg__0_n_161,buff0_reg__0_n_162,buff0_reg__0_n_163,buff0_reg__0_n_164,buff0_reg__0_n_165,buff0_reg__0_n_166,buff0_reg__0_n_167,buff0_reg__0_n_168}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 16}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff0_reg_i_6__1_n_22,buff0_reg_i_7__1_n_19,buff0_reg_i_7__1_n_20,buff0_reg_i_7__1_n_21,buff0_reg_i_7__1_n_22,buff0_reg_i_8__1_n_19,buff0_reg_i_8__1_n_20,buff0_reg_i_8__1_n_21,buff0_reg_i_8__1_n_22,buff0_reg_i_9__1_n_19,buff0_reg_i_9__1_n_20,buff0_reg_i_9__1_n_21,buff0_reg_i_9__1_n_22,buff0_reg_i_10__0_n_19,buff0_reg_i_10__0_n_20,buff0_reg_i_10__0_n_21,buff0_reg_i_10__0_n_22}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,buff0_reg_i_5__2_n_20,buff0_reg_i_5__2_n_21,buff0_reg_i_5__2_n_22,tmp_product_i_1__1_n_19,tmp_product_i_1__1_n_20,tmp_product_i_1__1_n_21,tmp_product_i_1__1_n_22,tmp_product_i_2__1_n_19,tmp_product_i_2__1_n_20,tmp_product_i_2__1_n_21,tmp_product_i_2__1_n_22,tmp_product_i_3__1_n_19,tmp_product_i_3__1_n_20,tmp_product_i_3__1_n_21,tmp_product_i_3__1_n_22,tmp_product_i_4__1_n_19,tmp_product_i_4__1_n_20}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(d_1_reg_6670),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(d_1_reg_6670),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg__1_OVERFLOW_UNCONNECTED),
        .P(NLW_buff0_reg__1_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff0_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg__1_n_121,buff0_reg__1_n_122,buff0_reg__1_n_123,buff0_reg__1_n_124,buff0_reg__1_n_125,buff0_reg__1_n_126,buff0_reg__1_n_127,buff0_reg__1_n_128,buff0_reg__1_n_129,buff0_reg__1_n_130,buff0_reg__1_n_131,buff0_reg__1_n_132,buff0_reg__1_n_133,buff0_reg__1_n_134,buff0_reg__1_n_135,buff0_reg__1_n_136,buff0_reg__1_n_137,buff0_reg__1_n_138,buff0_reg__1_n_139,buff0_reg__1_n_140,buff0_reg__1_n_141,buff0_reg__1_n_142,buff0_reg__1_n_143,buff0_reg__1_n_144,buff0_reg__1_n_145,buff0_reg__1_n_146,buff0_reg__1_n_147,buff0_reg__1_n_148,buff0_reg__1_n_149,buff0_reg__1_n_150,buff0_reg__1_n_151,buff0_reg__1_n_152,buff0_reg__1_n_153,buff0_reg__1_n_154,buff0_reg__1_n_155,buff0_reg__1_n_156,buff0_reg__1_n_157,buff0_reg__1_n_158,buff0_reg__1_n_159,buff0_reg__1_n_160,buff0_reg__1_n_161,buff0_reg__1_n_162,buff0_reg__1_n_163,buff0_reg__1_n_164,buff0_reg__1_n_165,buff0_reg__1_n_166,buff0_reg__1_n_167,buff0_reg__1_n_168}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg__1_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 16}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg__2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff0_reg_i_6__1_n_22,buff0_reg_i_7__1_n_19,buff0_reg_i_7__1_n_20,buff0_reg_i_7__1_n_21,buff0_reg_i_7__1_n_22,buff0_reg_i_8__1_n_19,buff0_reg_i_8__1_n_20,buff0_reg_i_8__1_n_21,buff0_reg_i_8__1_n_22,buff0_reg_i_9__1_n_19,buff0_reg_i_9__1_n_20,buff0_reg_i_9__1_n_21,buff0_reg_i_9__1_n_22,buff0_reg_i_10__0_n_19,buff0_reg_i_10__0_n_20,buff0_reg_i_10__0_n_21,buff0_reg_i_10__0_n_22}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,buff0_reg_i_6__1_n_22,buff0_reg_i_7__1_n_19,buff0_reg_i_7__1_n_20,buff0_reg_i_7__1_n_21,buff0_reg_i_7__1_n_22,buff0_reg_i_8__1_n_19,buff0_reg_i_8__1_n_20,buff0_reg_i_8__1_n_21,buff0_reg_i_8__1_n_22,buff0_reg_i_9__1_n_19,buff0_reg_i_9__1_n_20,buff0_reg_i_9__1_n_21,buff0_reg_i_9__1_n_22,buff0_reg_i_10__0_n_19,buff0_reg_i_10__0_n_20,buff0_reg_i_10__0_n_21,buff0_reg_i_10__0_n_22}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(d_1_reg_6670),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(d_1_reg_6670),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg__2_OVERFLOW_UNCONNECTED),
        .P({buff0_reg__2_n_73,buff0_reg__2_n_74,buff0_reg__2_n_75,buff0_reg__2_n_76,buff0_reg__2_n_77,buff0_reg__2_n_78,buff0_reg__2_n_79,buff0_reg__2_n_80,buff0_reg__2_n_81,buff0_reg__2_n_82,buff0_reg__2_n_83,buff0_reg__2_n_84,buff0_reg__2_n_85,buff0_reg__2_n_86,buff0_reg__2_n_87,buff0_reg__2_n_88,buff0_reg__2_n_89,buff0_reg__2_n_90,buff0_reg__2_n_91,buff0_reg__2_n_92,buff0_reg__2_n_93,buff0_reg__2_n_94,buff0_reg__2_n_95,buff0_reg__2_n_96,buff0_reg__2_n_97,buff0_reg__2_n_98,buff0_reg__2_n_99,buff0_reg__2_n_100,buff0_reg__2_n_101,buff0_reg__2_n_102,buff0_reg__2_n_103,buff0_reg__2_n_104,buff0_reg__2_n_105,buff0_reg__2_n_106,buff0_reg__2_n_107,buff0_reg__2_n_108,buff0_reg__2_n_109,buff0_reg__2_n_110,buff0_reg__2_n_111,buff0_reg__2_n_112,buff0_reg__2_n_113,buff0_reg__2_n_114,buff0_reg__2_n_115,buff0_reg__2_n_116,buff0_reg__2_n_117,buff0_reg__2_n_118,buff0_reg__2_n_119,buff0_reg__2_n_120}),
        .PATTERNBDETECT(NLW_buff0_reg__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg__2_n_121,buff0_reg__2_n_122,buff0_reg__2_n_123,buff0_reg__2_n_124,buff0_reg__2_n_125,buff0_reg__2_n_126,buff0_reg__2_n_127,buff0_reg__2_n_128,buff0_reg__2_n_129,buff0_reg__2_n_130,buff0_reg__2_n_131,buff0_reg__2_n_132,buff0_reg__2_n_133,buff0_reg__2_n_134,buff0_reg__2_n_135,buff0_reg__2_n_136,buff0_reg__2_n_137,buff0_reg__2_n_138,buff0_reg__2_n_139,buff0_reg__2_n_140,buff0_reg__2_n_141,buff0_reg__2_n_142,buff0_reg__2_n_143,buff0_reg__2_n_144,buff0_reg__2_n_145,buff0_reg__2_n_146,buff0_reg__2_n_147,buff0_reg__2_n_148,buff0_reg__2_n_149,buff0_reg__2_n_150,buff0_reg__2_n_151,buff0_reg__2_n_152,buff0_reg__2_n_153,buff0_reg__2_n_154,buff0_reg__2_n_155,buff0_reg__2_n_156,buff0_reg__2_n_157,buff0_reg__2_n_158,buff0_reg__2_n_159,buff0_reg__2_n_160,buff0_reg__2_n_161,buff0_reg__2_n_162,buff0_reg__2_n_163,buff0_reg__2_n_164,buff0_reg__2_n_165,buff0_reg__2_n_166,buff0_reg__2_n_167,buff0_reg__2_n_168}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg__2_UNDERFLOW_UNCONNECTED));
  CARRY4 buff0_reg_i_10__0
       (.CI(1'b0),
        .CO({buff0_reg_i_10__0_n_15,buff0_reg_i_10__0_n_16,buff0_reg_i_10__0_n_17,buff0_reg_i_10__0_n_18}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_reg_662}),
        .O({buff0_reg_i_10__0_n_19,buff0_reg_i_10__0_n_20,buff0_reg_i_10__0_n_21,buff0_reg_i_10__0_n_22}),
        .S({buff0_reg_i_42_n_15,buff0_reg_i_43_n_15,buff0_reg_i_44_n_15,buff0_reg_i_45_n_15}));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_11__0
       (.I0(tmp_reg_662),
        .I1(buff0_reg__0_0[62]),
        .O(buff0_reg_i_11__0_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_12__0
       (.I0(tmp_reg_662),
        .I1(buff0_reg__0_0[61]),
        .O(buff0_reg_i_12__0_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_13__0
       (.I0(tmp_reg_662),
        .I1(buff0_reg__0_0[60]),
        .O(buff0_reg_i_13__0_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_14__0
       (.I0(tmp_reg_662),
        .I1(buff0_reg__0_0[59]),
        .O(buff0_reg_i_14__0_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_15__0
       (.I0(tmp_reg_662),
        .I1(buff0_reg__0_0[58]),
        .O(buff0_reg_i_15__0_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_16__0
       (.I0(tmp_reg_662),
        .I1(buff0_reg__0_0[57]),
        .O(buff0_reg_i_16__0_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_17__0
       (.I0(tmp_reg_662),
        .I1(buff0_reg__0_0[56]),
        .O(buff0_reg_i_17__0_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_18__0
       (.I0(tmp_reg_662),
        .I1(buff0_reg__0_0[55]),
        .O(buff0_reg_i_18__0_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_19__0
       (.I0(tmp_reg_662),
        .I1(buff0_reg__0_0[54]),
        .O(buff0_reg_i_19__0_n_15));
  LUT2 #(
    .INIT(4'h2)) 
    buff0_reg_i_1__2
       (.I0(Q),
        .I1(icmp_ln98_reg_603_pp0_iter3_reg),
        .O(d_1_reg_6670));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_20__0
       (.I0(tmp_reg_662),
        .I1(buff0_reg__0_0[53]),
        .O(buff0_reg_i_20__0_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_21__0
       (.I0(tmp_reg_662),
        .I1(buff0_reg__0_0[52]),
        .O(buff0_reg_i_21__0_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_22__0
       (.I0(tmp_reg_662),
        .I1(buff0_reg__0_0[51]),
        .O(buff0_reg_i_22__0_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_23__0
       (.I0(tmp_reg_662),
        .I1(buff0_reg__0_0[50]),
        .O(buff0_reg_i_23__0_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_24__0
       (.I0(tmp_reg_662),
        .I1(buff0_reg__0_0[49]),
        .O(buff0_reg_i_24__0_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_25__0
       (.I0(tmp_reg_662),
        .I1(buff0_reg__0_0[48]),
        .O(buff0_reg_i_25__0_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_26__0
       (.I0(tmp_reg_662),
        .I1(buff0_reg__0_0[19]),
        .O(buff0_reg_i_26__0_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_27__0
       (.I0(tmp_reg_662),
        .I1(buff0_reg__0_0[18]),
        .O(buff0_reg_i_27__0_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_28__0
       (.I0(tmp_reg_662),
        .I1(buff0_reg__0_0[17]),
        .O(buff0_reg_i_28__0_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_29__0
       (.I0(tmp_reg_662),
        .I1(buff0_reg__0_0[16]),
        .O(buff0_reg_i_29__0_n_15));
  CARRY4 buff0_reg_i_2__2
       (.CI(buff0_reg_i_3__2_n_15),
        .CO({buff0_reg_i_2__2_n_15,NLW_buff0_reg_i_2__2_CO_UNCONNECTED[2],buff0_reg_i_2__2_n_17,buff0_reg_i_2__2_n_18}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_buff0_reg_i_2__2_O_UNCONNECTED[3],buff0_reg_i_2__2_n_20,buff0_reg_i_2__2_n_21,buff0_reg_i_2__2_n_22}),
        .S({1'b1,buff0_reg_i_11__0_n_15,buff0_reg_i_12__0_n_15,buff0_reg_i_13__0_n_15}));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_30__0
       (.I0(tmp_reg_662),
        .I1(buff0_reg__0_0[15]),
        .O(buff0_reg_i_30__0_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_31__0
       (.I0(tmp_reg_662),
        .I1(buff0_reg__0_0[14]),
        .O(buff0_reg_i_31__0_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_32__0
       (.I0(tmp_reg_662),
        .I1(buff0_reg__0_0[13]),
        .O(buff0_reg_i_32__0_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_33__0
       (.I0(tmp_reg_662),
        .I1(buff0_reg__0_0[12]),
        .O(buff0_reg_i_33__0_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_34
       (.I0(tmp_reg_662),
        .I1(buff0_reg__0_0[11]),
        .O(buff0_reg_i_34_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_35
       (.I0(tmp_reg_662),
        .I1(buff0_reg__0_0[10]),
        .O(buff0_reg_i_35_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_36
       (.I0(tmp_reg_662),
        .I1(buff0_reg__0_0[9]),
        .O(buff0_reg_i_36_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_37
       (.I0(tmp_reg_662),
        .I1(buff0_reg__0_0[8]),
        .O(buff0_reg_i_37_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_38
       (.I0(tmp_reg_662),
        .I1(buff0_reg__0_0[7]),
        .O(buff0_reg_i_38_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_39
       (.I0(tmp_reg_662),
        .I1(buff0_reg__0_0[6]),
        .O(buff0_reg_i_39_n_15));
  CARRY4 buff0_reg_i_3__2
       (.CI(buff0_reg_i_4__2_n_15),
        .CO({buff0_reg_i_3__2_n_15,buff0_reg_i_3__2_n_16,buff0_reg_i_3__2_n_17,buff0_reg_i_3__2_n_18}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({buff0_reg_i_3__2_n_19,buff0_reg_i_3__2_n_20,buff0_reg_i_3__2_n_21,buff0_reg_i_3__2_n_22}),
        .S({buff0_reg_i_14__0_n_15,buff0_reg_i_15__0_n_15,buff0_reg_i_16__0_n_15,buff0_reg_i_17__0_n_15}));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_40
       (.I0(tmp_reg_662),
        .I1(buff0_reg__0_0[5]),
        .O(buff0_reg_i_40_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_41
       (.I0(tmp_reg_662),
        .I1(buff0_reg__0_0[4]),
        .O(buff0_reg_i_41_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_42
       (.I0(tmp_reg_662),
        .I1(buff0_reg__0_0[3]),
        .O(buff0_reg_i_42_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_43
       (.I0(tmp_reg_662),
        .I1(buff0_reg__0_0[2]),
        .O(buff0_reg_i_43_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_44
       (.I0(tmp_reg_662),
        .I1(buff0_reg__0_0[1]),
        .O(buff0_reg_i_44_n_15));
  LUT1 #(
    .INIT(2'h2)) 
    buff0_reg_i_45
       (.I0(buff0_reg__0_0[0]),
        .O(buff0_reg_i_45_n_15));
  CARRY4 buff0_reg_i_4__2
       (.CI(buff0_reg_i_5__2_n_15),
        .CO({buff0_reg_i_4__2_n_15,buff0_reg_i_4__2_n_16,buff0_reg_i_4__2_n_17,buff0_reg_i_4__2_n_18}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({buff0_reg_i_4__2_n_19,buff0_reg_i_4__2_n_20,buff0_reg_i_4__2_n_21,buff0_reg_i_4__2_n_22}),
        .S({buff0_reg_i_18__0_n_15,buff0_reg_i_19__0_n_15,buff0_reg_i_20__0_n_15,buff0_reg_i_21__0_n_15}));
  CARRY4 buff0_reg_i_5__2
       (.CI(tmp_product_i_1__1_n_15),
        .CO({buff0_reg_i_5__2_n_15,buff0_reg_i_5__2_n_16,buff0_reg_i_5__2_n_17,buff0_reg_i_5__2_n_18}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({buff0_reg_i_5__2_n_19,buff0_reg_i_5__2_n_20,buff0_reg_i_5__2_n_21,buff0_reg_i_5__2_n_22}),
        .S({buff0_reg_i_22__0_n_15,buff0_reg_i_23__0_n_15,buff0_reg_i_24__0_n_15,buff0_reg_i_25__0_n_15}));
  CARRY4 buff0_reg_i_6__1
       (.CI(buff0_reg_i_7__1_n_15),
        .CO({buff0_reg_i_6__1_n_15,buff0_reg_i_6__1_n_16,buff0_reg_i_6__1_n_17,buff0_reg_i_6__1_n_18}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({buff0_reg_i_6__1_n_19,buff0_reg_i_6__1_n_20,buff0_reg_i_6__1_n_21,buff0_reg_i_6__1_n_22}),
        .S({buff0_reg_i_26__0_n_15,buff0_reg_i_27__0_n_15,buff0_reg_i_28__0_n_15,buff0_reg_i_29__0_n_15}));
  CARRY4 buff0_reg_i_7__1
       (.CI(buff0_reg_i_8__1_n_15),
        .CO({buff0_reg_i_7__1_n_15,buff0_reg_i_7__1_n_16,buff0_reg_i_7__1_n_17,buff0_reg_i_7__1_n_18}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({buff0_reg_i_7__1_n_19,buff0_reg_i_7__1_n_20,buff0_reg_i_7__1_n_21,buff0_reg_i_7__1_n_22}),
        .S({buff0_reg_i_30__0_n_15,buff0_reg_i_31__0_n_15,buff0_reg_i_32__0_n_15,buff0_reg_i_33__0_n_15}));
  CARRY4 buff0_reg_i_8__1
       (.CI(buff0_reg_i_9__1_n_15),
        .CO({buff0_reg_i_8__1_n_15,buff0_reg_i_8__1_n_16,buff0_reg_i_8__1_n_17,buff0_reg_i_8__1_n_18}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({buff0_reg_i_8__1_n_19,buff0_reg_i_8__1_n_20,buff0_reg_i_8__1_n_21,buff0_reg_i_8__1_n_22}),
        .S({buff0_reg_i_34_n_15,buff0_reg_i_35_n_15,buff0_reg_i_36_n_15,buff0_reg_i_37_n_15}));
  CARRY4 buff0_reg_i_9__1
       (.CI(buff0_reg_i_10__0_n_15),
        .CO({buff0_reg_i_9__1_n_15,buff0_reg_i_9__1_n_16,buff0_reg_i_9__1_n_17,buff0_reg_i_9__1_n_18}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({buff0_reg_i_9__1_n_19,buff0_reg_i_9__1_n_20,buff0_reg_i_9__1_n_21,buff0_reg_i_9__1_n_22}),
        .S({buff0_reg_i_38_n_15,buff0_reg_i_39_n_15,buff0_reg_i_40_n_15,buff0_reg_i_41_n_15}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 16}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff0_reg_i_5__2_n_20,buff0_reg_i_5__2_n_21,buff0_reg_i_5__2_n_22,tmp_product_i_1__1_n_19,tmp_product_i_1__1_n_20,tmp_product_i_1__1_n_21,tmp_product_i_1__1_n_22,tmp_product_i_2__1_n_19,tmp_product_i_2__1_n_20,tmp_product_i_2__1_n_21,tmp_product_i_2__1_n_22,tmp_product_i_3__1_n_19,tmp_product_i_3__1_n_20,tmp_product_i_3__1_n_21,tmp_product_i_3__1_n_22,tmp_product_i_4__1_n_19,tmp_product_i_4__1_n_20}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,tmp_product_i_4__1_n_21,tmp_product_i_4__1_n_22,tmp_product_i_5__1_n_19,tmp_product_i_5__1_n_20,tmp_product_i_5__1_n_21,tmp_product_i_5__1_n_22,tmp_product_i_6__1_n_19,tmp_product_i_6__1_n_20,tmp_product_i_6__1_n_21,tmp_product_i_6__1_n_22,tmp_product_i_7__1_n_19,tmp_product_i_7__1_n_20,tmp_product_i_7__1_n_21,tmp_product_i_7__1_n_22,buff0_reg_i_6__1_n_19,buff0_reg_i_6__1_n_20,buff0_reg_i_6__1_n_21}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(d_1_reg_6670),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(d_1_reg_6670),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P({buff1_reg_n_73,buff1_reg_n_74,buff1_reg_n_75,buff1_reg_n_76,buff1_reg_n_77,buff1_reg_n_78,buff1_reg_n_79,buff1_reg_n_80,buff1_reg_n_81,buff1_reg_n_82,buff1_reg_n_83,buff1_reg_n_84,buff1_reg_n_85,buff1_reg_n_86,buff1_reg_n_87,buff1_reg_n_88,buff1_reg_n_89,buff1_reg_n_90,buff1_reg_n_91,buff1_reg_n_92,buff1_reg_n_93,buff1_reg_n_94,buff1_reg_n_95,buff1_reg_n_96,buff1_reg_n_97,buff1_reg_n_98,buff1_reg_n_99,buff1_reg_n_100,buff1_reg_n_101,buff1_reg_n_102,buff1_reg_n_103,buff1_reg_n_104,buff1_reg_n_105,buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120}),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156,tmp_product_n_157,tmp_product_n_158,tmp_product_n_159,tmp_product_n_160,tmp_product_n_161,tmp_product_n_162,tmp_product_n_163,tmp_product_n_164,tmp_product_n_165,tmp_product_n_166,tmp_product_n_167,tmp_product_n_168}),
        .PCOUT(NLW_buff1_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__2_n_120),
        .Q(\buff1_reg[0]__1_n_15 ),
        .R(1'b0));
  FDRE \buff1_reg[10]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__2_n_110),
        .Q(\buff1_reg[10]__1_n_15 ),
        .R(1'b0));
  FDRE \buff1_reg[11]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__2_n_109),
        .Q(\buff1_reg[11]__1_n_15 ),
        .R(1'b0));
  FDRE \buff1_reg[12]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__2_n_108),
        .Q(\buff1_reg[12]__1_n_15 ),
        .R(1'b0));
  FDRE \buff1_reg[13]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__2_n_107),
        .Q(\buff1_reg[13]__1_n_15 ),
        .R(1'b0));
  FDRE \buff1_reg[14]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__2_n_106),
        .Q(\buff1_reg[14]__1_n_15 ),
        .R(1'b0));
  FDRE \buff1_reg[15]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__2_n_105),
        .Q(\buff1_reg[15]__1_n_15 ),
        .R(1'b0));
  FDRE \buff1_reg[16]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__2_n_104),
        .Q(\buff1_reg[16]__1_n_15 ),
        .R(1'b0));
  FDRE \buff1_reg[1]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__2_n_119),
        .Q(\buff1_reg[1]__1_n_15 ),
        .R(1'b0));
  FDRE \buff1_reg[2]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__2_n_118),
        .Q(\buff1_reg[2]__1_n_15 ),
        .R(1'b0));
  FDRE \buff1_reg[3]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__2_n_117),
        .Q(\buff1_reg[3]__1_n_15 ),
        .R(1'b0));
  FDRE \buff1_reg[4]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__2_n_116),
        .Q(\buff1_reg[4]__1_n_15 ),
        .R(1'b0));
  FDRE \buff1_reg[5]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__2_n_115),
        .Q(\buff1_reg[5]__1_n_15 ),
        .R(1'b0));
  FDRE \buff1_reg[6]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__2_n_114),
        .Q(\buff1_reg[6]__1_n_15 ),
        .R(1'b0));
  FDRE \buff1_reg[7]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__2_n_113),
        .Q(\buff1_reg[7]__1_n_15 ),
        .R(1'b0));
  FDRE \buff1_reg[8]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__2_n_112),
        .Q(\buff1_reg[8]__1_n_15 ),
        .R(1'b0));
  FDRE \buff1_reg[9]__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__2_n_111),
        .Q(\buff1_reg[9]__1_n_15 ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 16}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff0_reg_i_5__2_n_20,buff0_reg_i_5__2_n_21,buff0_reg_i_5__2_n_22,tmp_product_i_1__1_n_19,tmp_product_i_1__1_n_20,tmp_product_i_1__1_n_21,tmp_product_i_1__1_n_22,tmp_product_i_2__1_n_19,tmp_product_i_2__1_n_20,tmp_product_i_2__1_n_21,tmp_product_i_2__1_n_22,tmp_product_i_3__1_n_19,tmp_product_i_3__1_n_20,tmp_product_i_3__1_n_21,tmp_product_i_3__1_n_22,tmp_product_i_4__1_n_19,tmp_product_i_4__1_n_20}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,buff0_reg_i_6__1_n_22,buff0_reg_i_7__1_n_19,buff0_reg_i_7__1_n_20,buff0_reg_i_7__1_n_21,buff0_reg_i_7__1_n_22,buff0_reg_i_8__1_n_19,buff0_reg_i_8__1_n_20,buff0_reg_i_8__1_n_21,buff0_reg_i_8__1_n_22,buff0_reg_i_9__1_n_19,buff0_reg_i_9__1_n_20,buff0_reg_i_9__1_n_21,buff0_reg_i_9__1_n_22,buff0_reg_i_10__0_n_19,buff0_reg_i_10__0_n_20,buff0_reg_i_10__0_n_21,buff0_reg_i_10__0_n_22}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(d_1_reg_6670),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(d_1_reg_6670),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff1_reg__0_n_73,buff1_reg__0_n_74,buff1_reg__0_n_75,buff1_reg__0_n_76,buff1_reg__0_n_77,buff1_reg__0_n_78,buff1_reg__0_n_79,buff1_reg__0_n_80,buff1_reg__0_n_81,buff1_reg__0_n_82,buff1_reg__0_n_83,buff1_reg__0_n_84,buff1_reg__0_n_85,buff1_reg__0_n_86,buff1_reg__0_n_87,buff1_reg__0_n_88,buff1_reg__0_n_89,buff1_reg__0_n_90,buff1_reg__0_n_91,buff1_reg__0_n_92,buff1_reg__0_n_93,buff1_reg__0_n_94,buff1_reg__0_n_95,buff1_reg__0_n_96,buff1_reg__0_n_97,buff1_reg__0_n_98,buff1_reg__0_n_99,buff1_reg__0_n_100,buff1_reg__0_n_101,buff1_reg__0_n_102,buff1_reg__0_n_103,buff1_reg__0_n_104,buff1_reg__0_n_105,buff1_reg__0_n_106,buff1_reg__0_n_107,buff1_reg__0_n_108,buff1_reg__0_n_109,buff1_reg__0_n_110,buff1_reg__0_n_111,buff1_reg__0_n_112,buff1_reg__0_n_113,buff1_reg__0_n_114,buff1_reg__0_n_115,buff1_reg__0_n_116,buff1_reg__0_n_117,buff1_reg__0_n_118,buff1_reg__0_n_119,buff1_reg__0_n_120}),
        .PATTERNBDETECT(NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155,tmp_product__0_n_156,tmp_product__0_n_157,tmp_product__0_n_158,tmp_product__0_n_159,tmp_product__0_n_160,tmp_product__0_n_161,tmp_product__0_n_162,tmp_product__0_n_163,tmp_product__0_n_164,tmp_product__0_n_165,tmp_product__0_n_166,tmp_product__0_n_167,tmp_product__0_n_168}),
        .PCOUT(NLW_buff1_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 16}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product_i_4__1_n_21,tmp_product_i_4__1_n_22,tmp_product_i_5__1_n_19,tmp_product_i_5__1_n_20,tmp_product_i_5__1_n_21,tmp_product_i_5__1_n_22,tmp_product_i_6__1_n_19,tmp_product_i_6__1_n_20,tmp_product_i_6__1_n_21,tmp_product_i_6__1_n_22,tmp_product_i_7__1_n_19,tmp_product_i_7__1_n_20,tmp_product_i_7__1_n_21,tmp_product_i_7__1_n_22,buff0_reg_i_6__1_n_19,buff0_reg_i_6__1_n_20,buff0_reg_i_6__1_n_21}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,buff0_reg_i_6__1_n_22,buff0_reg_i_7__1_n_19,buff0_reg_i_7__1_n_20,buff0_reg_i_7__1_n_21,buff0_reg_i_7__1_n_22,buff0_reg_i_8__1_n_19,buff0_reg_i_8__1_n_20,buff0_reg_i_8__1_n_21,buff0_reg_i_8__1_n_22,buff0_reg_i_9__1_n_19,buff0_reg_i_9__1_n_20,buff0_reg_i_9__1_n_21,buff0_reg_i_9__1_n_22,buff0_reg_i_10__0_n_19,buff0_reg_i_10__0_n_20,buff0_reg_i_10__0_n_21,buff0_reg_i_10__0_n_22}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(d_1_reg_6670),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(d_1_reg_6670),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg__1_OVERFLOW_UNCONNECTED),
        .P({buff1_reg__1_n_73,buff1_reg__1_n_74,buff1_reg__1_n_75,buff1_reg__1_n_76,buff1_reg__1_n_77,buff1_reg__1_n_78,buff1_reg__1_n_79,buff1_reg__1_n_80,buff1_reg__1_n_81,buff1_reg__1_n_82,buff1_reg__1_n_83,buff1_reg__1_n_84,buff1_reg__1_n_85,buff1_reg__1_n_86,buff1_reg__1_n_87,buff1_reg__1_n_88,buff1_reg__1_n_89,buff1_reg__1_n_90,buff1_reg__1_n_91,buff1_reg__1_n_92,buff1_reg__1_n_93,buff1_reg__1_n_94,buff1_reg__1_n_95,buff1_reg__1_n_96,buff1_reg__1_n_97,buff1_reg__1_n_98,buff1_reg__1_n_99,buff1_reg__1_n_100,buff1_reg__1_n_101,buff1_reg__1_n_102,buff1_reg__1_n_103,buff1_reg__1_n_104,buff1_reg__1_n_105,buff1_reg__1_n_106,buff1_reg__1_n_107,buff1_reg__1_n_108,buff1_reg__1_n_109,buff1_reg__1_n_110,buff1_reg__1_n_111,buff1_reg__1_n_112,buff1_reg__1_n_113,buff1_reg__1_n_114,buff1_reg__1_n_115,buff1_reg__1_n_116,buff1_reg__1_n_117,buff1_reg__1_n_118,buff1_reg__1_n_119,buff1_reg__1_n_120}),
        .PATTERNBDETECT(NLW_buff1_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153,tmp_product__1_n_154,tmp_product__1_n_155,tmp_product__1_n_156,tmp_product__1_n_157,tmp_product__1_n_158,tmp_product__1_n_159,tmp_product__1_n_160,tmp_product__1_n_161,tmp_product__1_n_162,tmp_product__1_n_163,tmp_product__1_n_164,tmp_product__1_n_165,tmp_product__1_n_166,tmp_product__1_n_167,tmp_product__1_n_168}),
        .PCOUT(NLW_buff1_reg__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg__1_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[36]_i_2 
       (.I0(buff1_reg__1_n_101),
        .I1(buff1_reg__0_n_118),
        .O(\buff2[36]_i_2_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[36]_i_3 
       (.I0(buff1_reg__1_n_102),
        .I1(buff1_reg__0_n_119),
        .O(\buff2[36]_i_3_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[36]_i_4 
       (.I0(buff1_reg__1_n_103),
        .I1(buff1_reg__0_n_120),
        .O(\buff2[36]_i_4_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[40]_i_2 
       (.I0(buff1_reg__1_n_97),
        .I1(buff1_reg__0_n_114),
        .O(\buff2[40]_i_2_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[40]_i_3 
       (.I0(buff1_reg__1_n_98),
        .I1(buff1_reg__0_n_115),
        .O(\buff2[40]_i_3_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[40]_i_4 
       (.I0(buff1_reg__1_n_99),
        .I1(buff1_reg__0_n_116),
        .O(\buff2[40]_i_4_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[40]_i_5 
       (.I0(buff1_reg__1_n_100),
        .I1(buff1_reg__0_n_117),
        .O(\buff2[40]_i_5_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[44]_i_2 
       (.I0(buff1_reg__1_n_93),
        .I1(buff1_reg__0_n_110),
        .O(\buff2[44]_i_2_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[44]_i_3 
       (.I0(buff1_reg__1_n_94),
        .I1(buff1_reg__0_n_111),
        .O(\buff2[44]_i_3_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[44]_i_4 
       (.I0(buff1_reg__1_n_95),
        .I1(buff1_reg__0_n_112),
        .O(\buff2[44]_i_4_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[44]_i_5 
       (.I0(buff1_reg__1_n_96),
        .I1(buff1_reg__0_n_113),
        .O(\buff2[44]_i_5_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[48]_i_2 
       (.I0(buff1_reg__1_n_89),
        .I1(buff1_reg__0_n_106),
        .O(\buff2[48]_i_2_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[48]_i_3 
       (.I0(buff1_reg__1_n_90),
        .I1(buff1_reg__0_n_107),
        .O(\buff2[48]_i_3_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[48]_i_4 
       (.I0(buff1_reg__1_n_91),
        .I1(buff1_reg__0_n_108),
        .O(\buff2[48]_i_4_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[48]_i_5 
       (.I0(buff1_reg__1_n_92),
        .I1(buff1_reg__0_n_109),
        .O(\buff2[48]_i_5_n_15 ));
  LUT3 #(
    .INIT(8'h96)) 
    \buff2[49]_i_2 
       (.I0(buff1_reg__1_n_85),
        .I1(buff1_reg_n_119),
        .I2(buff1_reg__0_n_102),
        .O(\buff2[49]_i_2_n_15 ));
  (* HLUTNM = "lutpair20" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \buff2[49]_i_3 
       (.I0(buff1_reg_n_119),
        .I1(buff1_reg__0_n_102),
        .I2(buff1_reg__1_n_85),
        .I3(buff1_reg__0_n_103),
        .I4(buff1_reg_n_120),
        .O(\buff2[49]_i_3_n_15 ));
  LUT3 #(
    .INIT(8'h96)) 
    \buff2[49]_i_4 
       (.I0(buff1_reg_n_120),
        .I1(buff1_reg__0_n_103),
        .I2(buff1_reg__1_n_86),
        .O(\buff2[49]_i_4_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[49]_i_5 
       (.I0(buff1_reg__1_n_87),
        .I1(buff1_reg__0_n_104),
        .O(\buff2[49]_i_5_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[49]_i_6 
       (.I0(buff1_reg__1_n_88),
        .I1(buff1_reg__0_n_105),
        .O(\buff2[49]_i_6_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[53]_i_2 
       (.I0(buff0_reg_n_118),
        .I1(\buff2_reg[57]_i_6_n_22 ),
        .O(\buff2[53]_i_2_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[53]_i_3 
       (.I0(buff0_reg_n_119),
        .I1(\buff2_reg[49]_i_1_n_19 ),
        .O(\buff2[53]_i_3_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[53]_i_4 
       (.I0(buff0_reg_n_120),
        .I1(\buff2_reg[49]_i_1_n_20 ),
        .O(\buff2[53]_i_4_n_15 ));
  (* HLUTNM = "lutpair20" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[57]_i_10 
       (.I0(buff1_reg_n_119),
        .I1(buff1_reg__0_n_102),
        .I2(buff1_reg__1_n_85),
        .O(\buff2[57]_i_10_n_15 ));
  (* HLUTNM = "lutpair24" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[57]_i_11 
       (.I0(buff1_reg_n_115),
        .I1(buff1_reg__0_n_98),
        .I2(buff1_reg__1_n_81),
        .I3(\buff2[57]_i_7_n_15 ),
        .O(\buff2[57]_i_11_n_15 ));
  (* HLUTNM = "lutpair23" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[57]_i_12 
       (.I0(buff1_reg_n_116),
        .I1(buff1_reg__0_n_99),
        .I2(buff1_reg__1_n_82),
        .I3(\buff2[57]_i_8_n_15 ),
        .O(\buff2[57]_i_12_n_15 ));
  (* HLUTNM = "lutpair22" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[57]_i_13 
       (.I0(buff1_reg_n_117),
        .I1(buff1_reg__0_n_100),
        .I2(buff1_reg__1_n_83),
        .I3(\buff2[57]_i_9_n_15 ),
        .O(\buff2[57]_i_13_n_15 ));
  (* HLUTNM = "lutpair21" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[57]_i_14 
       (.I0(buff1_reg_n_118),
        .I1(buff1_reg__0_n_101),
        .I2(buff1_reg__1_n_84),
        .I3(\buff2[57]_i_10_n_15 ),
        .O(\buff2[57]_i_14_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[57]_i_2 
       (.I0(buff0_reg_n_114),
        .I1(\buff2_reg[61]_i_6_n_22 ),
        .O(\buff2[57]_i_2_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[57]_i_3 
       (.I0(buff0_reg_n_115),
        .I1(\buff2_reg[57]_i_6_n_19 ),
        .O(\buff2[57]_i_3_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[57]_i_4 
       (.I0(buff0_reg_n_116),
        .I1(\buff2_reg[57]_i_6_n_20 ),
        .O(\buff2[57]_i_4_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[57]_i_5 
       (.I0(buff0_reg_n_117),
        .I1(\buff2_reg[57]_i_6_n_21 ),
        .O(\buff2[57]_i_5_n_15 ));
  (* HLUTNM = "lutpair23" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[57]_i_7 
       (.I0(buff1_reg_n_116),
        .I1(buff1_reg__0_n_99),
        .I2(buff1_reg__1_n_82),
        .O(\buff2[57]_i_7_n_15 ));
  (* HLUTNM = "lutpair22" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[57]_i_8 
       (.I0(buff1_reg_n_117),
        .I1(buff1_reg__0_n_100),
        .I2(buff1_reg__1_n_83),
        .O(\buff2[57]_i_8_n_15 ));
  (* HLUTNM = "lutpair21" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[57]_i_9 
       (.I0(buff1_reg_n_118),
        .I1(buff1_reg__0_n_101),
        .I2(buff1_reg__1_n_84),
        .O(\buff2[57]_i_9_n_15 ));
  (* HLUTNM = "lutpair24" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[61]_i_10 
       (.I0(buff1_reg_n_115),
        .I1(buff1_reg__0_n_98),
        .I2(buff1_reg__1_n_81),
        .O(\buff2[61]_i_10_n_15 ));
  (* HLUTNM = "lutpair28" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[61]_i_11 
       (.I0(buff1_reg_n_111),
        .I1(buff1_reg__0_n_94),
        .I2(buff1_reg__1_n_77),
        .I3(\buff2[61]_i_7_n_15 ),
        .O(\buff2[61]_i_11_n_15 ));
  (* HLUTNM = "lutpair27" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[61]_i_12 
       (.I0(buff1_reg_n_112),
        .I1(buff1_reg__0_n_95),
        .I2(buff1_reg__1_n_78),
        .I3(\buff2[61]_i_8_n_15 ),
        .O(\buff2[61]_i_12_n_15 ));
  (* HLUTNM = "lutpair26" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[61]_i_13 
       (.I0(buff1_reg_n_113),
        .I1(buff1_reg__0_n_96),
        .I2(buff1_reg__1_n_79),
        .I3(\buff2[61]_i_9_n_15 ),
        .O(\buff2[61]_i_13_n_15 ));
  (* HLUTNM = "lutpair25" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[61]_i_14 
       (.I0(buff1_reg_n_114),
        .I1(buff1_reg__0_n_97),
        .I2(buff1_reg__1_n_80),
        .I3(\buff2[61]_i_10_n_15 ),
        .O(\buff2[61]_i_14_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[61]_i_2 
       (.I0(buff0_reg_n_110),
        .I1(\buff2_reg[63]_i_4_n_22 ),
        .O(\buff2[61]_i_2_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[61]_i_3 
       (.I0(buff0_reg_n_111),
        .I1(\buff2_reg[61]_i_6_n_19 ),
        .O(\buff2[61]_i_3_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[61]_i_4 
       (.I0(buff0_reg_n_112),
        .I1(\buff2_reg[61]_i_6_n_20 ),
        .O(\buff2[61]_i_4_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[61]_i_5 
       (.I0(buff0_reg_n_113),
        .I1(\buff2_reg[61]_i_6_n_21 ),
        .O(\buff2[61]_i_5_n_15 ));
  (* HLUTNM = "lutpair27" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[61]_i_7 
       (.I0(buff1_reg_n_112),
        .I1(buff1_reg__0_n_95),
        .I2(buff1_reg__1_n_78),
        .O(\buff2[61]_i_7_n_15 ));
  (* HLUTNM = "lutpair26" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[61]_i_8 
       (.I0(buff1_reg_n_113),
        .I1(buff1_reg__0_n_96),
        .I2(buff1_reg__1_n_79),
        .O(\buff2[61]_i_8_n_15 ));
  (* HLUTNM = "lutpair25" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[61]_i_9 
       (.I0(buff1_reg_n_114),
        .I1(buff1_reg__0_n_97),
        .I2(buff1_reg__1_n_80),
        .O(\buff2[61]_i_9_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[63]_i_2 
       (.I0(buff0_reg_n_108),
        .I1(\buff2_reg[63]_i_4_n_20 ),
        .O(\buff2[63]_i_2_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[63]_i_3 
       (.I0(buff0_reg_n_109),
        .I1(\buff2_reg[63]_i_4_n_21 ),
        .O(\buff2[63]_i_3_n_15 ));
  (* HLUTNM = "lutpair29" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[63]_i_5 
       (.I0(buff1_reg_n_110),
        .I1(buff1_reg__0_n_93),
        .I2(buff1_reg__1_n_76),
        .O(\buff2[63]_i_5_n_15 ));
  (* HLUTNM = "lutpair28" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[63]_i_6 
       (.I0(buff1_reg_n_111),
        .I1(buff1_reg__0_n_94),
        .I2(buff1_reg__1_n_77),
        .O(\buff2[63]_i_6_n_15 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff2[63]_i_7 
       (.I0(buff1_reg__1_n_75),
        .I1(buff1_reg__0_n_92),
        .I2(buff1_reg_n_109),
        .I3(buff1_reg__0_n_91),
        .I4(buff1_reg_n_108),
        .I5(buff1_reg__1_n_74),
        .O(\buff2[63]_i_7_n_15 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[63]_i_8 
       (.I0(\buff2[63]_i_5_n_15 ),
        .I1(buff1_reg__0_n_92),
        .I2(buff1_reg_n_109),
        .I3(buff1_reg__1_n_75),
        .O(\buff2[63]_i_8_n_15 ));
  (* HLUTNM = "lutpair29" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[63]_i_9 
       (.I0(buff1_reg_n_110),
        .I1(buff1_reg__0_n_93),
        .I2(buff1_reg__1_n_76),
        .I3(\buff2[63]_i_6_n_15 ),
        .O(\buff2[63]_i_9_n_15 ));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[0]__1_n_15 ),
        .Q(\buff2_reg[63]_0 [0]),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[10]__1_n_15 ),
        .Q(\buff2_reg[63]_0 [10]),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[11]__1_n_15 ),
        .Q(\buff2_reg[63]_0 [11]),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[12]__1_n_15 ),
        .Q(\buff2_reg[63]_0 [12]),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[13]__1_n_15 ),
        .Q(\buff2_reg[63]_0 [13]),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[14]__1_n_15 ),
        .Q(\buff2_reg[63]_0 [14]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[15]__1_n_15 ),
        .Q(\buff2_reg[63]_0 [15]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[16]__1_n_15 ),
        .Q(\buff2_reg[63]_0 [16]),
        .R(1'b0));
  FDRE \buff2_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__1_n_120),
        .Q(\buff2_reg[63]_0 [17]),
        .R(1'b0));
  FDRE \buff2_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__1_n_119),
        .Q(\buff2_reg[63]_0 [18]),
        .R(1'b0));
  FDRE \buff2_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__1_n_118),
        .Q(\buff2_reg[63]_0 [19]),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[1]__1_n_15 ),
        .Q(\buff2_reg[63]_0 [1]),
        .R(1'b0));
  FDRE \buff2_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__1_n_117),
        .Q(\buff2_reg[63]_0 [20]),
        .R(1'b0));
  FDRE \buff2_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__1_n_116),
        .Q(\buff2_reg[63]_0 [21]),
        .R(1'b0));
  FDRE \buff2_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__1_n_115),
        .Q(\buff2_reg[63]_0 [22]),
        .R(1'b0));
  FDRE \buff2_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__1_n_114),
        .Q(\buff2_reg[63]_0 [23]),
        .R(1'b0));
  FDRE \buff2_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__1_n_113),
        .Q(\buff2_reg[63]_0 [24]),
        .R(1'b0));
  FDRE \buff2_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__1_n_112),
        .Q(\buff2_reg[63]_0 [25]),
        .R(1'b0));
  FDRE \buff2_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__1_n_111),
        .Q(\buff2_reg[63]_0 [26]),
        .R(1'b0));
  FDRE \buff2_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__1_n_110),
        .Q(\buff2_reg[63]_0 [27]),
        .R(1'b0));
  FDRE \buff2_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__1_n_109),
        .Q(\buff2_reg[63]_0 [28]),
        .R(1'b0));
  FDRE \buff2_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__1_n_108),
        .Q(\buff2_reg[63]_0 [29]),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[2]__1_n_15 ),
        .Q(\buff2_reg[63]_0 [2]),
        .R(1'b0));
  FDRE \buff2_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__1_n_107),
        .Q(\buff2_reg[63]_0 [30]),
        .R(1'b0));
  FDRE \buff2_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__1_n_106),
        .Q(\buff2_reg[63]_0 [31]),
        .R(1'b0));
  FDRE \buff2_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__1_n_105),
        .Q(\buff2_reg[63]_0 [32]),
        .R(1'b0));
  FDRE \buff2_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__5[33]),
        .Q(\buff2_reg[63]_0 [33]),
        .R(1'b0));
  FDRE \buff2_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__5[34]),
        .Q(\buff2_reg[63]_0 [34]),
        .R(1'b0));
  FDRE \buff2_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__5[35]),
        .Q(\buff2_reg[63]_0 [35]),
        .R(1'b0));
  FDRE \buff2_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__5[36]),
        .Q(\buff2_reg[63]_0 [36]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[36]_i_1 
       (.CI(1'b0),
        .CO({\buff2_reg[36]_i_1_n_15 ,\buff2_reg[36]_i_1_n_16 ,\buff2_reg[36]_i_1_n_17 ,\buff2_reg[36]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI({buff1_reg__1_n_101,buff1_reg__1_n_102,buff1_reg__1_n_103,1'b0}),
        .O(buff1_reg__5[36:33]),
        .S({\buff2[36]_i_2_n_15 ,\buff2[36]_i_3_n_15 ,\buff2[36]_i_4_n_15 ,buff1_reg__1_n_104}));
  FDRE \buff2_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__5[37]),
        .Q(\buff2_reg[63]_0 [37]),
        .R(1'b0));
  FDRE \buff2_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__5[38]),
        .Q(\buff2_reg[63]_0 [38]),
        .R(1'b0));
  FDRE \buff2_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__5[39]),
        .Q(\buff2_reg[63]_0 [39]),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[3]__1_n_15 ),
        .Q(\buff2_reg[63]_0 [3]),
        .R(1'b0));
  FDRE \buff2_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__5[40]),
        .Q(\buff2_reg[63]_0 [40]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[40]_i_1 
       (.CI(\buff2_reg[36]_i_1_n_15 ),
        .CO({\buff2_reg[40]_i_1_n_15 ,\buff2_reg[40]_i_1_n_16 ,\buff2_reg[40]_i_1_n_17 ,\buff2_reg[40]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI({buff1_reg__1_n_97,buff1_reg__1_n_98,buff1_reg__1_n_99,buff1_reg__1_n_100}),
        .O(buff1_reg__5[40:37]),
        .S({\buff2[40]_i_2_n_15 ,\buff2[40]_i_3_n_15 ,\buff2[40]_i_4_n_15 ,\buff2[40]_i_5_n_15 }));
  FDRE \buff2_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__5[41]),
        .Q(\buff2_reg[63]_0 [41]),
        .R(1'b0));
  FDRE \buff2_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__5[42]),
        .Q(\buff2_reg[63]_0 [42]),
        .R(1'b0));
  FDRE \buff2_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__5[43]),
        .Q(\buff2_reg[63]_0 [43]),
        .R(1'b0));
  FDRE \buff2_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__5[44]),
        .Q(\buff2_reg[63]_0 [44]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[44]_i_1 
       (.CI(\buff2_reg[40]_i_1_n_15 ),
        .CO({\buff2_reg[44]_i_1_n_15 ,\buff2_reg[44]_i_1_n_16 ,\buff2_reg[44]_i_1_n_17 ,\buff2_reg[44]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI({buff1_reg__1_n_93,buff1_reg__1_n_94,buff1_reg__1_n_95,buff1_reg__1_n_96}),
        .O(buff1_reg__5[44:41]),
        .S({\buff2[44]_i_2_n_15 ,\buff2[44]_i_3_n_15 ,\buff2[44]_i_4_n_15 ,\buff2[44]_i_5_n_15 }));
  FDRE \buff2_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__5[45]),
        .Q(\buff2_reg[63]_0 [45]),
        .R(1'b0));
  FDRE \buff2_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__5[46]),
        .Q(\buff2_reg[63]_0 [46]),
        .R(1'b0));
  FDRE \buff2_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__5[47]),
        .Q(\buff2_reg[63]_0 [47]),
        .R(1'b0));
  FDRE \buff2_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__5[48]),
        .Q(\buff2_reg[63]_0 [48]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[48]_i_1 
       (.CI(\buff2_reg[44]_i_1_n_15 ),
        .CO({\buff2_reg[48]_i_1_n_15 ,\buff2_reg[48]_i_1_n_16 ,\buff2_reg[48]_i_1_n_17 ,\buff2_reg[48]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI({buff1_reg__1_n_89,buff1_reg__1_n_90,buff1_reg__1_n_91,buff1_reg__1_n_92}),
        .O(buff1_reg__5[48:45]),
        .S({\buff2[48]_i_2_n_15 ,\buff2[48]_i_3_n_15 ,\buff2[48]_i_4_n_15 ,\buff2[48]_i_5_n_15 }));
  FDRE \buff2_reg[49] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__5[49]),
        .Q(\buff2_reg[63]_0 [49]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[49]_i_1 
       (.CI(\buff2_reg[48]_i_1_n_15 ),
        .CO({\buff2_reg[49]_i_1_n_15 ,\buff2_reg[49]_i_1_n_16 ,\buff2_reg[49]_i_1_n_17 ,\buff2_reg[49]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI({\buff2[49]_i_2_n_15 ,buff1_reg__1_n_86,buff1_reg__1_n_87,buff1_reg__1_n_88}),
        .O({\buff2_reg[49]_i_1_n_19 ,\buff2_reg[49]_i_1_n_20 ,\buff2_reg[49]_i_1_n_21 ,buff1_reg__5[49]}),
        .S({\buff2[49]_i_3_n_15 ,\buff2[49]_i_4_n_15 ,\buff2[49]_i_5_n_15 ,\buff2[49]_i_6_n_15 }));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[4]__1_n_15 ),
        .Q(\buff2_reg[63]_0 [4]),
        .R(1'b0));
  FDRE \buff2_reg[50] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__5[50]),
        .Q(\buff2_reg[63]_0 [50]),
        .R(1'b0));
  FDRE \buff2_reg[51] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__5[51]),
        .Q(\buff2_reg[63]_0 [51]),
        .R(1'b0));
  FDRE \buff2_reg[52] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__5[52]),
        .Q(\buff2_reg[63]_0 [52]),
        .R(1'b0));
  FDRE \buff2_reg[53] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__5[53]),
        .Q(\buff2_reg[63]_0 [53]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[53]_i_1 
       (.CI(1'b0),
        .CO({\buff2_reg[53]_i_1_n_15 ,\buff2_reg[53]_i_1_n_16 ,\buff2_reg[53]_i_1_n_17 ,\buff2_reg[53]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,1'b0}),
        .O(buff1_reg__5[53:50]),
        .S({\buff2[53]_i_2_n_15 ,\buff2[53]_i_3_n_15 ,\buff2[53]_i_4_n_15 ,\buff2_reg[49]_i_1_n_21 }));
  FDRE \buff2_reg[54] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__5[54]),
        .Q(\buff2_reg[63]_0 [54]),
        .R(1'b0));
  FDRE \buff2_reg[55] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__5[55]),
        .Q(\buff2_reg[63]_0 [55]),
        .R(1'b0));
  FDRE \buff2_reg[56] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__5[56]),
        .Q(\buff2_reg[63]_0 [56]),
        .R(1'b0));
  FDRE \buff2_reg[57] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__5[57]),
        .Q(\buff2_reg[63]_0 [57]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[57]_i_1 
       (.CI(\buff2_reg[53]_i_1_n_15 ),
        .CO({\buff2_reg[57]_i_1_n_15 ,\buff2_reg[57]_i_1_n_16 ,\buff2_reg[57]_i_1_n_17 ,\buff2_reg[57]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117}),
        .O(buff1_reg__5[57:54]),
        .S({\buff2[57]_i_2_n_15 ,\buff2[57]_i_3_n_15 ,\buff2[57]_i_4_n_15 ,\buff2[57]_i_5_n_15 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[57]_i_6 
       (.CI(\buff2_reg[49]_i_1_n_15 ),
        .CO({\buff2_reg[57]_i_6_n_15 ,\buff2_reg[57]_i_6_n_16 ,\buff2_reg[57]_i_6_n_17 ,\buff2_reg[57]_i_6_n_18 }),
        .CYINIT(1'b0),
        .DI({\buff2[57]_i_7_n_15 ,\buff2[57]_i_8_n_15 ,\buff2[57]_i_9_n_15 ,\buff2[57]_i_10_n_15 }),
        .O({\buff2_reg[57]_i_6_n_19 ,\buff2_reg[57]_i_6_n_20 ,\buff2_reg[57]_i_6_n_21 ,\buff2_reg[57]_i_6_n_22 }),
        .S({\buff2[57]_i_11_n_15 ,\buff2[57]_i_12_n_15 ,\buff2[57]_i_13_n_15 ,\buff2[57]_i_14_n_15 }));
  FDRE \buff2_reg[58] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__5[58]),
        .Q(\buff2_reg[63]_0 [58]),
        .R(1'b0));
  FDRE \buff2_reg[59] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__5[59]),
        .Q(\buff2_reg[63]_0 [59]),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[5]__1_n_15 ),
        .Q(\buff2_reg[63]_0 [5]),
        .R(1'b0));
  FDRE \buff2_reg[60] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__5[60]),
        .Q(\buff2_reg[63]_0 [60]),
        .R(1'b0));
  FDRE \buff2_reg[61] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__5[61]),
        .Q(\buff2_reg[63]_0 [61]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[61]_i_1 
       (.CI(\buff2_reg[57]_i_1_n_15 ),
        .CO({\buff2_reg[61]_i_1_n_15 ,\buff2_reg[61]_i_1_n_16 ,\buff2_reg[61]_i_1_n_17 ,\buff2_reg[61]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113}),
        .O(buff1_reg__5[61:58]),
        .S({\buff2[61]_i_2_n_15 ,\buff2[61]_i_3_n_15 ,\buff2[61]_i_4_n_15 ,\buff2[61]_i_5_n_15 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[61]_i_6 
       (.CI(\buff2_reg[57]_i_6_n_15 ),
        .CO({\buff2_reg[61]_i_6_n_15 ,\buff2_reg[61]_i_6_n_16 ,\buff2_reg[61]_i_6_n_17 ,\buff2_reg[61]_i_6_n_18 }),
        .CYINIT(1'b0),
        .DI({\buff2[61]_i_7_n_15 ,\buff2[61]_i_8_n_15 ,\buff2[61]_i_9_n_15 ,\buff2[61]_i_10_n_15 }),
        .O({\buff2_reg[61]_i_6_n_19 ,\buff2_reg[61]_i_6_n_20 ,\buff2_reg[61]_i_6_n_21 ,\buff2_reg[61]_i_6_n_22 }),
        .S({\buff2[61]_i_11_n_15 ,\buff2[61]_i_12_n_15 ,\buff2[61]_i_13_n_15 ,\buff2[61]_i_14_n_15 }));
  FDRE \buff2_reg[62] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__5[62]),
        .Q(\buff2_reg[63]_0 [62]),
        .R(1'b0));
  FDRE \buff2_reg[63] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg__5[63]),
        .Q(\buff2_reg[63]_0 [63]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[63]_i_1 
       (.CI(\buff2_reg[61]_i_1_n_15 ),
        .CO({\NLW_buff2_reg[63]_i_1_CO_UNCONNECTED [3:1],\buff2_reg[63]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,buff0_reg_n_109}),
        .O({\NLW_buff2_reg[63]_i_1_O_UNCONNECTED [3:2],buff1_reg__5[63:62]}),
        .S({1'b0,1'b0,\buff2[63]_i_2_n_15 ,\buff2[63]_i_3_n_15 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[63]_i_4 
       (.CI(\buff2_reg[61]_i_6_n_15 ),
        .CO({\NLW_buff2_reg[63]_i_4_CO_UNCONNECTED [3:2],\buff2_reg[63]_i_4_n_17 ,\buff2_reg[63]_i_4_n_18 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\buff2[63]_i_5_n_15 ,\buff2[63]_i_6_n_15 }),
        .O({\NLW_buff2_reg[63]_i_4_O_UNCONNECTED [3],\buff2_reg[63]_i_4_n_20 ,\buff2_reg[63]_i_4_n_21 ,\buff2_reg[63]_i_4_n_22 }),
        .S({1'b0,\buff2[63]_i_7_n_15 ,\buff2[63]_i_8_n_15 ,\buff2[63]_i_9_n_15 }));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[6]__1_n_15 ),
        .Q(\buff2_reg[63]_0 [6]),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[7]__1_n_15 ),
        .Q(\buff2_reg[63]_0 [7]),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[8]__1_n_15 ),
        .Q(\buff2_reg[63]_0 [8]),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg[9]__1_n_15 ),
        .Q(\buff2_reg[63]_0 [9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 16}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product_i_4__1_n_21,tmp_product_i_4__1_n_22,tmp_product_i_5__1_n_19,tmp_product_i_5__1_n_20,tmp_product_i_5__1_n_21,tmp_product_i_5__1_n_22,tmp_product_i_6__1_n_19,tmp_product_i_6__1_n_20,tmp_product_i_6__1_n_21,tmp_product_i_6__1_n_22,tmp_product_i_7__1_n_19,tmp_product_i_7__1_n_20,tmp_product_i_7__1_n_21,tmp_product_i_7__1_n_22,buff0_reg_i_6__1_n_19,buff0_reg_i_6__1_n_20,buff0_reg_i_6__1_n_21}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,buff0_reg_i_5__2_n_20,buff0_reg_i_5__2_n_21,buff0_reg_i_5__2_n_22,tmp_product_i_1__1_n_19,tmp_product_i_1__1_n_20,tmp_product_i_1__1_n_21,tmp_product_i_1__1_n_22,tmp_product_i_2__1_n_19,tmp_product_i_2__1_n_20,tmp_product_i_2__1_n_21,tmp_product_i_2__1_n_22,tmp_product_i_3__1_n_19,tmp_product_i_3__1_n_20,tmp_product_i_3__1_n_21,tmp_product_i_3__1_n_22,tmp_product_i_4__1_n_19,tmp_product_i_4__1_n_20}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(d_1_reg_6670),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(d_1_reg_6670),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P(NLW_tmp_product_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg__0_n_121,buff0_reg__0_n_122,buff0_reg__0_n_123,buff0_reg__0_n_124,buff0_reg__0_n_125,buff0_reg__0_n_126,buff0_reg__0_n_127,buff0_reg__0_n_128,buff0_reg__0_n_129,buff0_reg__0_n_130,buff0_reg__0_n_131,buff0_reg__0_n_132,buff0_reg__0_n_133,buff0_reg__0_n_134,buff0_reg__0_n_135,buff0_reg__0_n_136,buff0_reg__0_n_137,buff0_reg__0_n_138,buff0_reg__0_n_139,buff0_reg__0_n_140,buff0_reg__0_n_141,buff0_reg__0_n_142,buff0_reg__0_n_143,buff0_reg__0_n_144,buff0_reg__0_n_145,buff0_reg__0_n_146,buff0_reg__0_n_147,buff0_reg__0_n_148,buff0_reg__0_n_149,buff0_reg__0_n_150,buff0_reg__0_n_151,buff0_reg__0_n_152,buff0_reg__0_n_153,buff0_reg__0_n_154,buff0_reg__0_n_155,buff0_reg__0_n_156,buff0_reg__0_n_157,buff0_reg__0_n_158,buff0_reg__0_n_159,buff0_reg__0_n_160,buff0_reg__0_n_161,buff0_reg__0_n_162,buff0_reg__0_n_163,buff0_reg__0_n_164,buff0_reg__0_n_165,buff0_reg__0_n_166,buff0_reg__0_n_167,buff0_reg__0_n_168}),
        .PCOUT({tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156,tmp_product_n_157,tmp_product_n_158,tmp_product_n_159,tmp_product_n_160,tmp_product_n_161,tmp_product_n_162,tmp_product_n_163,tmp_product_n_164,tmp_product_n_165,tmp_product_n_166,tmp_product_n_167,tmp_product_n_168}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 16}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product_i_4__1_n_21,tmp_product_i_4__1_n_22,tmp_product_i_5__1_n_19,tmp_product_i_5__1_n_20,tmp_product_i_5__1_n_21,tmp_product_i_5__1_n_22,tmp_product_i_6__1_n_19,tmp_product_i_6__1_n_20,tmp_product_i_6__1_n_21,tmp_product_i_6__1_n_22,tmp_product_i_7__1_n_19,tmp_product_i_7__1_n_20,tmp_product_i_7__1_n_21,tmp_product_i_7__1_n_22,buff0_reg_i_6__1_n_19,buff0_reg_i_6__1_n_20,buff0_reg_i_6__1_n_21}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,tmp_product_i_4__1_n_21,tmp_product_i_4__1_n_22,tmp_product_i_5__1_n_19,tmp_product_i_5__1_n_20,tmp_product_i_5__1_n_21,tmp_product_i_5__1_n_22,tmp_product_i_6__1_n_19,tmp_product_i_6__1_n_20,tmp_product_i_6__1_n_21,tmp_product_i_6__1_n_22,tmp_product_i_7__1_n_19,tmp_product_i_7__1_n_20,tmp_product_i_7__1_n_21,tmp_product_i_7__1_n_22,buff0_reg_i_6__1_n_19,buff0_reg_i_6__1_n_20,buff0_reg_i_6__1_n_21}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(d_1_reg_6670),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(d_1_reg_6670),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P(NLW_tmp_product__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg__1_n_121,buff0_reg__1_n_122,buff0_reg__1_n_123,buff0_reg__1_n_124,buff0_reg__1_n_125,buff0_reg__1_n_126,buff0_reg__1_n_127,buff0_reg__1_n_128,buff0_reg__1_n_129,buff0_reg__1_n_130,buff0_reg__1_n_131,buff0_reg__1_n_132,buff0_reg__1_n_133,buff0_reg__1_n_134,buff0_reg__1_n_135,buff0_reg__1_n_136,buff0_reg__1_n_137,buff0_reg__1_n_138,buff0_reg__1_n_139,buff0_reg__1_n_140,buff0_reg__1_n_141,buff0_reg__1_n_142,buff0_reg__1_n_143,buff0_reg__1_n_144,buff0_reg__1_n_145,buff0_reg__1_n_146,buff0_reg__1_n_147,buff0_reg__1_n_148,buff0_reg__1_n_149,buff0_reg__1_n_150,buff0_reg__1_n_151,buff0_reg__1_n_152,buff0_reg__1_n_153,buff0_reg__1_n_154,buff0_reg__1_n_155,buff0_reg__1_n_156,buff0_reg__1_n_157,buff0_reg__1_n_158,buff0_reg__1_n_159,buff0_reg__1_n_160,buff0_reg__1_n_161,buff0_reg__1_n_162,buff0_reg__1_n_163,buff0_reg__1_n_164,buff0_reg__1_n_165,buff0_reg__1_n_166,buff0_reg__1_n_167,buff0_reg__1_n_168}),
        .PCOUT({tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155,tmp_product__0_n_156,tmp_product__0_n_157,tmp_product__0_n_158,tmp_product__0_n_159,tmp_product__0_n_160,tmp_product__0_n_161,tmp_product__0_n_162,tmp_product__0_n_163,tmp_product__0_n_164,tmp_product__0_n_165,tmp_product__0_n_166,tmp_product__0_n_167,tmp_product__0_n_168}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 16}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff0_reg_i_6__1_n_22,buff0_reg_i_7__1_n_19,buff0_reg_i_7__1_n_20,buff0_reg_i_7__1_n_21,buff0_reg_i_7__1_n_22,buff0_reg_i_8__1_n_19,buff0_reg_i_8__1_n_20,buff0_reg_i_8__1_n_21,buff0_reg_i_8__1_n_22,buff0_reg_i_9__1_n_19,buff0_reg_i_9__1_n_20,buff0_reg_i_9__1_n_21,buff0_reg_i_9__1_n_22,buff0_reg_i_10__0_n_19,buff0_reg_i_10__0_n_20,buff0_reg_i_10__0_n_21,buff0_reg_i_10__0_n_22}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,tmp_product_i_4__1_n_21,tmp_product_i_4__1_n_22,tmp_product_i_5__1_n_19,tmp_product_i_5__1_n_20,tmp_product_i_5__1_n_21,tmp_product_i_5__1_n_22,tmp_product_i_6__1_n_19,tmp_product_i_6__1_n_20,tmp_product_i_6__1_n_21,tmp_product_i_6__1_n_22,tmp_product_i_7__1_n_19,tmp_product_i_7__1_n_20,tmp_product_i_7__1_n_21,tmp_product_i_7__1_n_22,buff0_reg_i_6__1_n_19,buff0_reg_i_6__1_n_20,buff0_reg_i_6__1_n_21}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(d_1_reg_6670),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(d_1_reg_6670),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__1_OVERFLOW_UNCONNECTED),
        .P(NLW_tmp_product__1_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg__2_n_121,buff0_reg__2_n_122,buff0_reg__2_n_123,buff0_reg__2_n_124,buff0_reg__2_n_125,buff0_reg__2_n_126,buff0_reg__2_n_127,buff0_reg__2_n_128,buff0_reg__2_n_129,buff0_reg__2_n_130,buff0_reg__2_n_131,buff0_reg__2_n_132,buff0_reg__2_n_133,buff0_reg__2_n_134,buff0_reg__2_n_135,buff0_reg__2_n_136,buff0_reg__2_n_137,buff0_reg__2_n_138,buff0_reg__2_n_139,buff0_reg__2_n_140,buff0_reg__2_n_141,buff0_reg__2_n_142,buff0_reg__2_n_143,buff0_reg__2_n_144,buff0_reg__2_n_145,buff0_reg__2_n_146,buff0_reg__2_n_147,buff0_reg__2_n_148,buff0_reg__2_n_149,buff0_reg__2_n_150,buff0_reg__2_n_151,buff0_reg__2_n_152,buff0_reg__2_n_153,buff0_reg__2_n_154,buff0_reg__2_n_155,buff0_reg__2_n_156,buff0_reg__2_n_157,buff0_reg__2_n_158,buff0_reg__2_n_159,buff0_reg__2_n_160,buff0_reg__2_n_161,buff0_reg__2_n_162,buff0_reg__2_n_163,buff0_reg__2_n_164,buff0_reg__2_n_165,buff0_reg__2_n_166,buff0_reg__2_n_167,buff0_reg__2_n_168}),
        .PCOUT({tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153,tmp_product__1_n_154,tmp_product__1_n_155,tmp_product__1_n_156,tmp_product__1_n_157,tmp_product__1_n_158,tmp_product__1_n_159,tmp_product__1_n_160,tmp_product__1_n_161,tmp_product__1_n_162,tmp_product__1_n_163,tmp_product__1_n_164,tmp_product__1_n_165,tmp_product__1_n_166,tmp_product__1_n_167,tmp_product__1_n_168}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__1_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_10__0
       (.I0(tmp_reg_662),
        .I1(buff0_reg__0_0[45]),
        .O(tmp_product_i_10__0_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_11__0
       (.I0(tmp_reg_662),
        .I1(buff0_reg__0_0[44]),
        .O(tmp_product_i_11__0_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_12__0
       (.I0(tmp_reg_662),
        .I1(buff0_reg__0_0[43]),
        .O(tmp_product_i_12__0_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_13__0
       (.I0(tmp_reg_662),
        .I1(buff0_reg__0_0[42]),
        .O(tmp_product_i_13__0_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_14__0
       (.I0(tmp_reg_662),
        .I1(buff0_reg__0_0[41]),
        .O(tmp_product_i_14__0_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_15__0
       (.I0(tmp_reg_662),
        .I1(buff0_reg__0_0[40]),
        .O(tmp_product_i_15__0_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_16__0
       (.I0(tmp_reg_662),
        .I1(buff0_reg__0_0[39]),
        .O(tmp_product_i_16__0_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_17__0
       (.I0(tmp_reg_662),
        .I1(buff0_reg__0_0[38]),
        .O(tmp_product_i_17__0_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_18__0
       (.I0(tmp_reg_662),
        .I1(buff0_reg__0_0[37]),
        .O(tmp_product_i_18__0_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_19__0
       (.I0(tmp_reg_662),
        .I1(buff0_reg__0_0[36]),
        .O(tmp_product_i_19__0_n_15));
  CARRY4 tmp_product_i_1__1
       (.CI(tmp_product_i_2__1_n_15),
        .CO({tmp_product_i_1__1_n_15,tmp_product_i_1__1_n_16,tmp_product_i_1__1_n_17,tmp_product_i_1__1_n_18}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({tmp_product_i_1__1_n_19,tmp_product_i_1__1_n_20,tmp_product_i_1__1_n_21,tmp_product_i_1__1_n_22}),
        .S({tmp_product_i_8__1_n_15,tmp_product_i_9__0_n_15,tmp_product_i_10__0_n_15,tmp_product_i_11__0_n_15}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_20__0
       (.I0(tmp_reg_662),
        .I1(buff0_reg__0_0[35]),
        .O(tmp_product_i_20__0_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_21__0
       (.I0(tmp_reg_662),
        .I1(buff0_reg__0_0[34]),
        .O(tmp_product_i_21__0_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_22__0
       (.I0(tmp_reg_662),
        .I1(buff0_reg__0_0[33]),
        .O(tmp_product_i_22__0_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_23__0
       (.I0(tmp_reg_662),
        .I1(buff0_reg__0_0[32]),
        .O(tmp_product_i_23__0_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_24__0
       (.I0(tmp_reg_662),
        .I1(buff0_reg__0_0[31]),
        .O(tmp_product_i_24__0_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_25__0
       (.I0(tmp_reg_662),
        .I1(buff0_reg__0_0[30]),
        .O(tmp_product_i_25__0_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_26__0
       (.I0(tmp_reg_662),
        .I1(buff0_reg__0_0[29]),
        .O(tmp_product_i_26__0_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_27__0
       (.I0(tmp_reg_662),
        .I1(buff0_reg__0_0[28]),
        .O(tmp_product_i_27__0_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_28__0
       (.I0(tmp_reg_662),
        .I1(buff0_reg__0_0[27]),
        .O(tmp_product_i_28__0_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_29__0
       (.I0(tmp_reg_662),
        .I1(buff0_reg__0_0[26]),
        .O(tmp_product_i_29__0_n_15));
  CARRY4 tmp_product_i_2__1
       (.CI(tmp_product_i_3__1_n_15),
        .CO({tmp_product_i_2__1_n_15,tmp_product_i_2__1_n_16,tmp_product_i_2__1_n_17,tmp_product_i_2__1_n_18}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({tmp_product_i_2__1_n_19,tmp_product_i_2__1_n_20,tmp_product_i_2__1_n_21,tmp_product_i_2__1_n_22}),
        .S({tmp_product_i_12__0_n_15,tmp_product_i_13__0_n_15,tmp_product_i_14__0_n_15,tmp_product_i_15__0_n_15}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_30__0
       (.I0(tmp_reg_662),
        .I1(buff0_reg__0_0[25]),
        .O(tmp_product_i_30__0_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_31__0
       (.I0(tmp_reg_662),
        .I1(buff0_reg__0_0[24]),
        .O(tmp_product_i_31__0_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_32__0
       (.I0(tmp_reg_662),
        .I1(buff0_reg__0_0[23]),
        .O(tmp_product_i_32__0_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_33__0
       (.I0(tmp_reg_662),
        .I1(buff0_reg__0_0[22]),
        .O(tmp_product_i_33__0_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_34__0
       (.I0(tmp_reg_662),
        .I1(buff0_reg__0_0[21]),
        .O(tmp_product_i_34__0_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_35__0
       (.I0(tmp_reg_662),
        .I1(buff0_reg__0_0[20]),
        .O(tmp_product_i_35__0_n_15));
  CARRY4 tmp_product_i_3__1
       (.CI(tmp_product_i_4__1_n_15),
        .CO({tmp_product_i_3__1_n_15,tmp_product_i_3__1_n_16,tmp_product_i_3__1_n_17,tmp_product_i_3__1_n_18}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({tmp_product_i_3__1_n_19,tmp_product_i_3__1_n_20,tmp_product_i_3__1_n_21,tmp_product_i_3__1_n_22}),
        .S({tmp_product_i_16__0_n_15,tmp_product_i_17__0_n_15,tmp_product_i_18__0_n_15,tmp_product_i_19__0_n_15}));
  CARRY4 tmp_product_i_4__1
       (.CI(tmp_product_i_5__1_n_15),
        .CO({tmp_product_i_4__1_n_15,tmp_product_i_4__1_n_16,tmp_product_i_4__1_n_17,tmp_product_i_4__1_n_18}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({tmp_product_i_4__1_n_19,tmp_product_i_4__1_n_20,tmp_product_i_4__1_n_21,tmp_product_i_4__1_n_22}),
        .S({tmp_product_i_20__0_n_15,tmp_product_i_21__0_n_15,tmp_product_i_22__0_n_15,tmp_product_i_23__0_n_15}));
  CARRY4 tmp_product_i_5__1
       (.CI(tmp_product_i_6__1_n_15),
        .CO({tmp_product_i_5__1_n_15,tmp_product_i_5__1_n_16,tmp_product_i_5__1_n_17,tmp_product_i_5__1_n_18}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({tmp_product_i_5__1_n_19,tmp_product_i_5__1_n_20,tmp_product_i_5__1_n_21,tmp_product_i_5__1_n_22}),
        .S({tmp_product_i_24__0_n_15,tmp_product_i_25__0_n_15,tmp_product_i_26__0_n_15,tmp_product_i_27__0_n_15}));
  CARRY4 tmp_product_i_6__1
       (.CI(tmp_product_i_7__1_n_15),
        .CO({tmp_product_i_6__1_n_15,tmp_product_i_6__1_n_16,tmp_product_i_6__1_n_17,tmp_product_i_6__1_n_18}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({tmp_product_i_6__1_n_19,tmp_product_i_6__1_n_20,tmp_product_i_6__1_n_21,tmp_product_i_6__1_n_22}),
        .S({tmp_product_i_28__0_n_15,tmp_product_i_29__0_n_15,tmp_product_i_30__0_n_15,tmp_product_i_31__0_n_15}));
  CARRY4 tmp_product_i_7__1
       (.CI(buff0_reg_i_6__1_n_15),
        .CO({tmp_product_i_7__1_n_15,tmp_product_i_7__1_n_16,tmp_product_i_7__1_n_17,tmp_product_i_7__1_n_18}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({tmp_product_i_7__1_n_19,tmp_product_i_7__1_n_20,tmp_product_i_7__1_n_21,tmp_product_i_7__1_n_22}),
        .S({tmp_product_i_32__0_n_15,tmp_product_i_33__0_n_15,tmp_product_i_34__0_n_15,tmp_product_i_35__0_n_15}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_8__1
       (.I0(tmp_reg_662),
        .I1(buff0_reg__0_0[47]),
        .O(tmp_product_i_8__1_n_15));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_9__0
       (.I0(tmp_reg_662),
        .I1(buff0_reg__0_0[46]),
        .O(tmp_product_i_9__0_n_15));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_regslice_both
   (ack_in,
    stream_out_TDATA,
    \B_V_data_1_state_reg[0]_0 ,
    D,
    \ap_CS_fsm_reg[3] ,
    xfMat2AXIvideo_24_16_1080_1920_1_2_U0_ap_ready,
    ap_rst,
    ap_clk,
    ap_rst_n,
    \B_V_data_1_state_reg[1]_0 ,
    stream_out_TREADY,
    Q,
    icmp_ln197_fu_106_p2__23,
    start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_empty_n,
    img3_data_empty_n,
    ap_enable_reg_pp0_iter1,
    B_V_data_1_sel_wr_reg_0,
    img3_data_dout);
  output ack_in;
  output [0:0]stream_out_TDATA;
  output \B_V_data_1_state_reg[0]_0 ;
  output [1:0]D;
  output \ap_CS_fsm_reg[3] ;
  output xfMat2AXIvideo_24_16_1080_1920_1_2_U0_ap_ready;
  input ap_rst;
  input ap_clk;
  input ap_rst_n;
  input \B_V_data_1_state_reg[1]_0 ;
  input stream_out_TREADY;
  input [3:0]Q;
  input icmp_ln197_fu_106_p2__23;
  input start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_empty_n;
  input img3_data_empty_n;
  input ap_enable_reg_pp0_iter1;
  input B_V_data_1_sel_wr_reg_0;
  input [0:0]img3_data_dout;

  wire \B_V_data_1_payload_A[23]_i_1_n_15 ;
  wire \B_V_data_1_payload_A_reg_n_15_[23] ;
  wire \B_V_data_1_payload_B[23]_i_1_n_15 ;
  wire \B_V_data_1_payload_B_reg_n_15_[23] ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__2_n_15;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__2_n_15;
  wire B_V_data_1_sel_wr_reg_0;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__2_n_15 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [1:0]D;
  wire [3:0]Q;
  wire ack_in;
  wire \ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst;
  wire ap_rst_n;
  wire icmp_ln197_fu_106_p2__23;
  wire [0:0]img3_data_dout;
  wire img3_data_empty_n;
  wire start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_empty_n;
  wire [0:0]stream_out_TDATA;
  wire stream_out_TREADY;
  wire xfMat2AXIvideo_24_16_1080_1920_1_2_U0_ap_ready;

  LUT3 #(
    .INIT(8'hAC)) 
    B_V_data_1_data_out
       (.I0(\B_V_data_1_payload_B_reg_n_15_[23] ),
        .I1(\B_V_data_1_payload_A_reg_n_15_[23] ),
        .I2(B_V_data_1_sel),
        .O(stream_out_TDATA));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[23]_i_1 
       (.I0(img3_data_dout),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(ack_in),
        .I3(B_V_data_1_sel_wr),
        .I4(\B_V_data_1_payload_A_reg_n_15_[23] ),
        .O(\B_V_data_1_payload_A[23]_i_1_n_15 ));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[23]_i_1_n_15 ),
        .Q(\B_V_data_1_payload_A_reg_n_15_[23] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \B_V_data_1_payload_B[23]_i_1 
       (.I0(img3_data_dout),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(ack_in),
        .I3(B_V_data_1_sel_wr),
        .I4(\B_V_data_1_payload_B_reg_n_15_[23] ),
        .O(\B_V_data_1_payload_B[23]_i_1_n_15 ));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[23]_i_1_n_15 ),
        .Q(\B_V_data_1_payload_B_reg_n_15_[23] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__2
       (.I0(stream_out_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__2_n_15));
  FDRE #(
    .INIT(1'b0)) 
    B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__2_n_15),
        .Q(B_V_data_1_sel),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'hFFFF7FFF00008000)) 
    B_V_data_1_sel_wr_i_1__2
       (.I0(ack_in),
        .I1(Q[2]),
        .I2(img3_data_empty_n),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(B_V_data_1_sel_wr_reg_0),
        .I5(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__2_n_15));
  FDRE #(
    .INIT(1'b0)) 
    B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__2_n_15),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst));
  LUT5 #(
    .INIT(32'h88A0A8A0)) 
    \B_V_data_1_state[0]_i_1__2 
       (.I0(ap_rst_n),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(ack_in),
        .I4(stream_out_TREADY),
        .O(\B_V_data_1_state[0]_i_1__2_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    \B_V_data_1_state[1]_i_1__4 
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(ack_in),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(stream_out_TREADY),
        .O(B_V_data_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__2_n_15 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(ack_in),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'h8F00FFFF8F008F00)) 
    \ap_CS_fsm[0]_i_1__8 
       (.I0(ack_in),
        .I1(stream_out_TREADY),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(Q[3]),
        .I4(start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_empty_n),
        .I5(Q[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFF700070007000)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(ack_in),
        .I1(stream_out_TREADY),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(icmp_ln197_fu_106_p2__23),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT4 #(
    .INIT(16'h8F00)) 
    \mOutPtr[0]_i_2__4 
       (.I0(ack_in),
        .I1(stream_out_TREADY),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(Q[3]),
        .O(xfMat2AXIvideo_24_16_1080_1920_1_2_U0_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT5 #(
    .INIT(32'h5DDDFFFF)) 
    \mOutPtr[1]_i_2__9 
       (.I0(Q[3]),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(stream_out_TREADY),
        .I3(ack_in),
        .I4(start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_empty_n),
        .O(\ap_CS_fsm_reg[3] ));
endmodule

(* ORIG_REF_NAME = "Otsu_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_regslice_both_25
   (\B_V_data_1_state_reg[1]_0 ,
    B_V_data_1_sel,
    stream_in_TVALID_int_regslice,
    ack_out,
    grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg,
    \B_V_data_1_payload_A_reg[23]_0 ,
    \B_V_data_1_payload_B_reg[23]_0 ,
    ap_rst,
    ap_clk,
    stream_in_TVALID,
    ap_rst_n,
    p_14_in,
    \axi_data_fu_84_reg[23] ,
    \B_V_data_1_state_reg[1]_1 ,
    \B_V_data_1_state[1]_i_3_0 ,
    grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt_fu_195_axi_last_4_out,
    Q,
    \B_V_data_1_state[1]_i_4_0 ,
    p_2_in,
    \axi_data_fu_84_reg[23]_0 ,
    stream_in_TDATA);
  output \B_V_data_1_state_reg[1]_0 ;
  output B_V_data_1_sel;
  output stream_in_TVALID_int_regslice;
  output ack_out;
  output [23:0]grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg;
  output [23:0]\B_V_data_1_payload_A_reg[23]_0 ;
  output [23:0]\B_V_data_1_payload_B_reg[23]_0 ;
  input ap_rst;
  input ap_clk;
  input stream_in_TVALID;
  input ap_rst_n;
  input p_14_in;
  input \axi_data_fu_84_reg[23] ;
  input \B_V_data_1_state_reg[1]_1 ;
  input \B_V_data_1_state[1]_i_3_0 ;
  input grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt_fu_195_axi_last_4_out;
  input [2:0]Q;
  input \B_V_data_1_state[1]_i_4_0 ;
  input p_2_in;
  input [23:0]\axi_data_fu_84_reg[23]_0 ;
  input [23:0]stream_in_TDATA;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire [23:0]\B_V_data_1_payload_A_reg[23]_0 ;
  wire [23:0]\B_V_data_1_payload_B_reg[23]_0 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__1_n_15;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1_n_15;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__1_n_15 ;
  wire \B_V_data_1_state[1]_i_3_0 ;
  wire \B_V_data_1_state[1]_i_4_0 ;
  wire \B_V_data_1_state[1]_i_4_n_15 ;
  wire \B_V_data_1_state[1]_i_6_n_15 ;
  wire \B_V_data_1_state[1]_i_7_n_15 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire \B_V_data_1_state_reg[1]_1 ;
  wire [2:0]Q;
  wire ack_out;
  wire ap_clk;
  wire ap_rst;
  wire ap_rst_n;
  wire \axi_data_fu_84_reg[23] ;
  wire [23:0]\axi_data_fu_84_reg[23]_0 ;
  wire [23:0]grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg;
  wire grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt_fu_195_axi_last_4_out;
  wire p_14_in;
  wire p_2_in;
  wire [23:0]stream_in_TDATA;
  wire stream_in_TVALID;
  wire stream_in_TVALID_int_regslice;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[23]_i_1 
       (.I0(stream_in_TVALID_int_regslice),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[0]),
        .Q(\B_V_data_1_payload_A_reg[23]_0 [0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[10]),
        .Q(\B_V_data_1_payload_A_reg[23]_0 [10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[11]),
        .Q(\B_V_data_1_payload_A_reg[23]_0 [11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[12]),
        .Q(\B_V_data_1_payload_A_reg[23]_0 [12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[13]),
        .Q(\B_V_data_1_payload_A_reg[23]_0 [13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[14]),
        .Q(\B_V_data_1_payload_A_reg[23]_0 [14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[15]),
        .Q(\B_V_data_1_payload_A_reg[23]_0 [15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[16]),
        .Q(\B_V_data_1_payload_A_reg[23]_0 [16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[17]),
        .Q(\B_V_data_1_payload_A_reg[23]_0 [17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[18]),
        .Q(\B_V_data_1_payload_A_reg[23]_0 [18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[19]),
        .Q(\B_V_data_1_payload_A_reg[23]_0 [19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[1]),
        .Q(\B_V_data_1_payload_A_reg[23]_0 [1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[20]),
        .Q(\B_V_data_1_payload_A_reg[23]_0 [20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[21]),
        .Q(\B_V_data_1_payload_A_reg[23]_0 [21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[22]),
        .Q(\B_V_data_1_payload_A_reg[23]_0 [22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[23]),
        .Q(\B_V_data_1_payload_A_reg[23]_0 [23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[2]),
        .Q(\B_V_data_1_payload_A_reg[23]_0 [2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[3]),
        .Q(\B_V_data_1_payload_A_reg[23]_0 [3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[4]),
        .Q(\B_V_data_1_payload_A_reg[23]_0 [4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[5]),
        .Q(\B_V_data_1_payload_A_reg[23]_0 [5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[6]),
        .Q(\B_V_data_1_payload_A_reg[23]_0 [6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[7]),
        .Q(\B_V_data_1_payload_A_reg[23]_0 [7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[8]),
        .Q(\B_V_data_1_payload_A_reg[23]_0 [8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[9]),
        .Q(\B_V_data_1_payload_A_reg[23]_0 [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hD0)) 
    \B_V_data_1_payload_B[23]_i_1 
       (.I0(stream_in_TVALID_int_regslice),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[0]),
        .Q(\B_V_data_1_payload_B_reg[23]_0 [0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[10]),
        .Q(\B_V_data_1_payload_B_reg[23]_0 [10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[11]),
        .Q(\B_V_data_1_payload_B_reg[23]_0 [11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[12]),
        .Q(\B_V_data_1_payload_B_reg[23]_0 [12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[13]),
        .Q(\B_V_data_1_payload_B_reg[23]_0 [13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[14]),
        .Q(\B_V_data_1_payload_B_reg[23]_0 [14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[15]),
        .Q(\B_V_data_1_payload_B_reg[23]_0 [15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[16]),
        .Q(\B_V_data_1_payload_B_reg[23]_0 [16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[17]),
        .Q(\B_V_data_1_payload_B_reg[23]_0 [17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[18]),
        .Q(\B_V_data_1_payload_B_reg[23]_0 [18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[19]),
        .Q(\B_V_data_1_payload_B_reg[23]_0 [19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[1]),
        .Q(\B_V_data_1_payload_B_reg[23]_0 [1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[20]),
        .Q(\B_V_data_1_payload_B_reg[23]_0 [20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[21]),
        .Q(\B_V_data_1_payload_B_reg[23]_0 [21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[22]),
        .Q(\B_V_data_1_payload_B_reg[23]_0 [22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[23]),
        .Q(\B_V_data_1_payload_B_reg[23]_0 [23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[2]),
        .Q(\B_V_data_1_payload_B_reg[23]_0 [2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[3]),
        .Q(\B_V_data_1_payload_B_reg[23]_0 [3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[4]),
        .Q(\B_V_data_1_payload_B_reg[23]_0 [4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[5]),
        .Q(\B_V_data_1_payload_B_reg[23]_0 [5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[6]),
        .Q(\B_V_data_1_payload_B_reg[23]_0 [6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[7]),
        .Q(\B_V_data_1_payload_B_reg[23]_0 [7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[8]),
        .Q(\B_V_data_1_payload_B_reg[23]_0 [8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[9]),
        .Q(\B_V_data_1_payload_B_reg[23]_0 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__1
       (.I0(ack_out),
        .I1(stream_in_TVALID_int_regslice),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__1_n_15));
  FDRE #(
    .INIT(1'b0)) 
    B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__1_n_15),
        .Q(B_V_data_1_sel),
        .R(ap_rst));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1
       (.I0(stream_in_TVALID),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1_n_15));
  FDRE #(
    .INIT(1'b0)) 
    B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1_n_15),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst));
  LUT5 #(
    .INIT(32'h8A88AA00)) 
    \B_V_data_1_state[0]_i_1__1 
       (.I0(ap_rst_n),
        .I1(stream_in_TVALID),
        .I2(ack_out),
        .I3(stream_in_TVALID_int_regslice),
        .I4(\B_V_data_1_state_reg[1]_0 ),
        .O(\B_V_data_1_state[0]_i_1__1_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_2 
       (.I0(ack_out),
        .I1(stream_in_TVALID_int_regslice),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(stream_in_TVALID),
        .O(B_V_data_1_state));
  LUT6 #(
    .INIT(64'hAAAAEEAEAAAAAAAA)) 
    \B_V_data_1_state[1]_i_3 
       (.I0(\B_V_data_1_state[1]_i_4_n_15 ),
        .I1(p_14_in),
        .I2(\axi_data_fu_84_reg[23] ),
        .I3(stream_in_TVALID_int_regslice),
        .I4(\B_V_data_1_state_reg[1]_1 ),
        .I5(\B_V_data_1_state[1]_i_6_n_15 ),
        .O(ack_out));
  LUT5 #(
    .INIT(32'hFFFF0800)) 
    \B_V_data_1_state[1]_i_4 
       (.I0(stream_in_TVALID_int_regslice),
        .I1(\B_V_data_1_state[1]_i_3_0 ),
        .I2(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt_fu_195_axi_last_4_out),
        .I3(Q[2]),
        .I4(\B_V_data_1_state[1]_i_7_n_15 ),
        .O(\B_V_data_1_state[1]_i_4_n_15 ));
  LUT3 #(
    .INIT(8'h08)) 
    \B_V_data_1_state[1]_i_6 
       (.I0(\axi_data_fu_84_reg[23] ),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\B_V_data_1_state[1]_i_6_n_15 ));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    \B_V_data_1_state[1]_i_7 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(stream_in_TVALID_int_regslice),
        .I4(\B_V_data_1_state[1]_i_4_0 ),
        .I5(p_2_in),
        .O(\B_V_data_1_state[1]_i_7_n_15 ));
  FDRE #(
    .INIT(1'b0)) 
    \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__1_n_15 ),
        .Q(stream_in_TVALID_int_regslice),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'hF8F87070F870F870)) 
    \axi_data_fu_84[0]_i_1 
       (.I0(\axi_data_fu_84_reg[23] ),
        .I1(p_14_in),
        .I2(\axi_data_fu_84_reg[23]_0 [0]),
        .I3(\B_V_data_1_payload_A_reg[23]_0 [0]),
        .I4(\B_V_data_1_payload_B_reg[23]_0 [0]),
        .I5(B_V_data_1_sel),
        .O(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg[0]));
  LUT6 #(
    .INIT(64'hF8F87070F870F870)) 
    \axi_data_fu_84[10]_i_1 
       (.I0(\axi_data_fu_84_reg[23] ),
        .I1(p_14_in),
        .I2(\axi_data_fu_84_reg[23]_0 [10]),
        .I3(\B_V_data_1_payload_A_reg[23]_0 [10]),
        .I4(\B_V_data_1_payload_B_reg[23]_0 [10]),
        .I5(B_V_data_1_sel),
        .O(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg[10]));
  LUT6 #(
    .INIT(64'hF8F87070F870F870)) 
    \axi_data_fu_84[11]_i_1 
       (.I0(\axi_data_fu_84_reg[23] ),
        .I1(p_14_in),
        .I2(\axi_data_fu_84_reg[23]_0 [11]),
        .I3(\B_V_data_1_payload_A_reg[23]_0 [11]),
        .I4(\B_V_data_1_payload_B_reg[23]_0 [11]),
        .I5(B_V_data_1_sel),
        .O(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg[11]));
  LUT6 #(
    .INIT(64'hF8F87070F870F870)) 
    \axi_data_fu_84[12]_i_1 
       (.I0(\axi_data_fu_84_reg[23] ),
        .I1(p_14_in),
        .I2(\axi_data_fu_84_reg[23]_0 [12]),
        .I3(\B_V_data_1_payload_A_reg[23]_0 [12]),
        .I4(\B_V_data_1_payload_B_reg[23]_0 [12]),
        .I5(B_V_data_1_sel),
        .O(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg[12]));
  LUT6 #(
    .INIT(64'hF8F87070F870F870)) 
    \axi_data_fu_84[13]_i_1 
       (.I0(\axi_data_fu_84_reg[23] ),
        .I1(p_14_in),
        .I2(\axi_data_fu_84_reg[23]_0 [13]),
        .I3(\B_V_data_1_payload_A_reg[23]_0 [13]),
        .I4(\B_V_data_1_payload_B_reg[23]_0 [13]),
        .I5(B_V_data_1_sel),
        .O(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg[13]));
  LUT6 #(
    .INIT(64'hF8F87070F870F870)) 
    \axi_data_fu_84[14]_i_1 
       (.I0(\axi_data_fu_84_reg[23] ),
        .I1(p_14_in),
        .I2(\axi_data_fu_84_reg[23]_0 [14]),
        .I3(\B_V_data_1_payload_A_reg[23]_0 [14]),
        .I4(\B_V_data_1_payload_B_reg[23]_0 [14]),
        .I5(B_V_data_1_sel),
        .O(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg[14]));
  LUT6 #(
    .INIT(64'hF8F87070F870F870)) 
    \axi_data_fu_84[15]_i_1 
       (.I0(\axi_data_fu_84_reg[23] ),
        .I1(p_14_in),
        .I2(\axi_data_fu_84_reg[23]_0 [15]),
        .I3(\B_V_data_1_payload_A_reg[23]_0 [15]),
        .I4(\B_V_data_1_payload_B_reg[23]_0 [15]),
        .I5(B_V_data_1_sel),
        .O(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg[15]));
  LUT6 #(
    .INIT(64'hF8F87070F870F870)) 
    \axi_data_fu_84[16]_i_1 
       (.I0(\axi_data_fu_84_reg[23] ),
        .I1(p_14_in),
        .I2(\axi_data_fu_84_reg[23]_0 [16]),
        .I3(\B_V_data_1_payload_A_reg[23]_0 [16]),
        .I4(\B_V_data_1_payload_B_reg[23]_0 [16]),
        .I5(B_V_data_1_sel),
        .O(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg[16]));
  LUT6 #(
    .INIT(64'hF8F87070F870F870)) 
    \axi_data_fu_84[17]_i_1 
       (.I0(\axi_data_fu_84_reg[23] ),
        .I1(p_14_in),
        .I2(\axi_data_fu_84_reg[23]_0 [17]),
        .I3(\B_V_data_1_payload_A_reg[23]_0 [17]),
        .I4(\B_V_data_1_payload_B_reg[23]_0 [17]),
        .I5(B_V_data_1_sel),
        .O(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg[17]));
  LUT6 #(
    .INIT(64'hF8F87070F870F870)) 
    \axi_data_fu_84[18]_i_1 
       (.I0(\axi_data_fu_84_reg[23] ),
        .I1(p_14_in),
        .I2(\axi_data_fu_84_reg[23]_0 [18]),
        .I3(\B_V_data_1_payload_A_reg[23]_0 [18]),
        .I4(\B_V_data_1_payload_B_reg[23]_0 [18]),
        .I5(B_V_data_1_sel),
        .O(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg[18]));
  LUT6 #(
    .INIT(64'hF8F87070F870F870)) 
    \axi_data_fu_84[19]_i_1 
       (.I0(\axi_data_fu_84_reg[23] ),
        .I1(p_14_in),
        .I2(\axi_data_fu_84_reg[23]_0 [19]),
        .I3(\B_V_data_1_payload_A_reg[23]_0 [19]),
        .I4(\B_V_data_1_payload_B_reg[23]_0 [19]),
        .I5(B_V_data_1_sel),
        .O(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg[19]));
  LUT6 #(
    .INIT(64'hF8F87070F870F870)) 
    \axi_data_fu_84[1]_i_1 
       (.I0(\axi_data_fu_84_reg[23] ),
        .I1(p_14_in),
        .I2(\axi_data_fu_84_reg[23]_0 [1]),
        .I3(\B_V_data_1_payload_A_reg[23]_0 [1]),
        .I4(\B_V_data_1_payload_B_reg[23]_0 [1]),
        .I5(B_V_data_1_sel),
        .O(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg[1]));
  LUT6 #(
    .INIT(64'hF8F87070F870F870)) 
    \axi_data_fu_84[20]_i_1 
       (.I0(\axi_data_fu_84_reg[23] ),
        .I1(p_14_in),
        .I2(\axi_data_fu_84_reg[23]_0 [20]),
        .I3(\B_V_data_1_payload_A_reg[23]_0 [20]),
        .I4(\B_V_data_1_payload_B_reg[23]_0 [20]),
        .I5(B_V_data_1_sel),
        .O(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg[20]));
  LUT6 #(
    .INIT(64'hF8F87070F870F870)) 
    \axi_data_fu_84[21]_i_1 
       (.I0(\axi_data_fu_84_reg[23] ),
        .I1(p_14_in),
        .I2(\axi_data_fu_84_reg[23]_0 [21]),
        .I3(\B_V_data_1_payload_A_reg[23]_0 [21]),
        .I4(\B_V_data_1_payload_B_reg[23]_0 [21]),
        .I5(B_V_data_1_sel),
        .O(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg[21]));
  LUT6 #(
    .INIT(64'hF8F87070F870F870)) 
    \axi_data_fu_84[22]_i_1 
       (.I0(\axi_data_fu_84_reg[23] ),
        .I1(p_14_in),
        .I2(\axi_data_fu_84_reg[23]_0 [22]),
        .I3(\B_V_data_1_payload_A_reg[23]_0 [22]),
        .I4(\B_V_data_1_payload_B_reg[23]_0 [22]),
        .I5(B_V_data_1_sel),
        .O(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg[22]));
  LUT6 #(
    .INIT(64'hF8F87070F870F870)) 
    \axi_data_fu_84[23]_i_2 
       (.I0(\axi_data_fu_84_reg[23] ),
        .I1(p_14_in),
        .I2(\axi_data_fu_84_reg[23]_0 [23]),
        .I3(\B_V_data_1_payload_A_reg[23]_0 [23]),
        .I4(\B_V_data_1_payload_B_reg[23]_0 [23]),
        .I5(B_V_data_1_sel),
        .O(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg[23]));
  LUT6 #(
    .INIT(64'hF8F87070F870F870)) 
    \axi_data_fu_84[2]_i_1 
       (.I0(\axi_data_fu_84_reg[23] ),
        .I1(p_14_in),
        .I2(\axi_data_fu_84_reg[23]_0 [2]),
        .I3(\B_V_data_1_payload_A_reg[23]_0 [2]),
        .I4(\B_V_data_1_payload_B_reg[23]_0 [2]),
        .I5(B_V_data_1_sel),
        .O(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg[2]));
  LUT6 #(
    .INIT(64'hF8F87070F870F870)) 
    \axi_data_fu_84[3]_i_1 
       (.I0(\axi_data_fu_84_reg[23] ),
        .I1(p_14_in),
        .I2(\axi_data_fu_84_reg[23]_0 [3]),
        .I3(\B_V_data_1_payload_A_reg[23]_0 [3]),
        .I4(\B_V_data_1_payload_B_reg[23]_0 [3]),
        .I5(B_V_data_1_sel),
        .O(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg[3]));
  LUT6 #(
    .INIT(64'hF8F87070F870F870)) 
    \axi_data_fu_84[4]_i_1 
       (.I0(\axi_data_fu_84_reg[23] ),
        .I1(p_14_in),
        .I2(\axi_data_fu_84_reg[23]_0 [4]),
        .I3(\B_V_data_1_payload_A_reg[23]_0 [4]),
        .I4(\B_V_data_1_payload_B_reg[23]_0 [4]),
        .I5(B_V_data_1_sel),
        .O(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg[4]));
  LUT6 #(
    .INIT(64'hF8F87070F870F870)) 
    \axi_data_fu_84[5]_i_1 
       (.I0(\axi_data_fu_84_reg[23] ),
        .I1(p_14_in),
        .I2(\axi_data_fu_84_reg[23]_0 [5]),
        .I3(\B_V_data_1_payload_A_reg[23]_0 [5]),
        .I4(\B_V_data_1_payload_B_reg[23]_0 [5]),
        .I5(B_V_data_1_sel),
        .O(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg[5]));
  LUT6 #(
    .INIT(64'hF8F87070F870F870)) 
    \axi_data_fu_84[6]_i_1 
       (.I0(\axi_data_fu_84_reg[23] ),
        .I1(p_14_in),
        .I2(\axi_data_fu_84_reg[23]_0 [6]),
        .I3(\B_V_data_1_payload_A_reg[23]_0 [6]),
        .I4(\B_V_data_1_payload_B_reg[23]_0 [6]),
        .I5(B_V_data_1_sel),
        .O(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg[6]));
  LUT6 #(
    .INIT(64'hF8F87070F870F870)) 
    \axi_data_fu_84[7]_i_1 
       (.I0(\axi_data_fu_84_reg[23] ),
        .I1(p_14_in),
        .I2(\axi_data_fu_84_reg[23]_0 [7]),
        .I3(\B_V_data_1_payload_A_reg[23]_0 [7]),
        .I4(\B_V_data_1_payload_B_reg[23]_0 [7]),
        .I5(B_V_data_1_sel),
        .O(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg[7]));
  LUT6 #(
    .INIT(64'hF8F87070F870F870)) 
    \axi_data_fu_84[8]_i_1 
       (.I0(\axi_data_fu_84_reg[23] ),
        .I1(p_14_in),
        .I2(\axi_data_fu_84_reg[23]_0 [8]),
        .I3(\B_V_data_1_payload_A_reg[23]_0 [8]),
        .I4(\B_V_data_1_payload_B_reg[23]_0 [8]),
        .I5(B_V_data_1_sel),
        .O(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg[8]));
  LUT6 #(
    .INIT(64'hF8F87070F870F870)) 
    \axi_data_fu_84[9]_i_1 
       (.I0(\axi_data_fu_84_reg[23] ),
        .I1(p_14_in),
        .I2(\axi_data_fu_84_reg[23]_0 [9]),
        .I3(\B_V_data_1_payload_A_reg[23]_0 [9]),
        .I4(\B_V_data_1_payload_B_reg[23]_0 [9]),
        .I5(B_V_data_1_sel),
        .O(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg[9]));
endmodule

(* ORIG_REF_NAME = "Otsu_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_regslice_both__parameterized3
   (stream_out_TLAST,
    ap_rst,
    ap_clk,
    B_V_data_1_sel_wr_reg_0,
    stream_out_TREADY,
    ap_rst_n,
    \B_V_data_1_payload_A_reg[0]_0 );
  output [0:0]stream_out_TLAST;
  input ap_rst;
  input ap_clk;
  input B_V_data_1_sel_wr_reg_0;
  input stream_out_TREADY;
  input ap_rst_n;
  input \B_V_data_1_payload_A_reg[0]_0 ;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__2_n_15 ;
  wire \B_V_data_1_payload_A_reg[0]_0 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__2_n_15 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__4_n_15;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__4_n_15;
  wire B_V_data_1_sel_wr_reg_0;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__3_n_15 ;
  wire \B_V_data_1_state_reg_n_15_[0] ;
  wire \B_V_data_1_state_reg_n_15_[1] ;
  wire ap_clk;
  wire ap_rst;
  wire ap_rst_n;
  wire [0:0]stream_out_TLAST;
  wire stream_out_TREADY;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1__2 
       (.I0(\B_V_data_1_payload_A_reg[0]_0 ),
        .I1(\B_V_data_1_state_reg_n_15_[0] ),
        .I2(\B_V_data_1_state_reg_n_15_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__2_n_15 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__2_n_15 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \B_V_data_1_payload_B[0]_i_1__2 
       (.I0(\B_V_data_1_payload_A_reg[0]_0 ),
        .I1(\B_V_data_1_state_reg_n_15_[0] ),
        .I2(\B_V_data_1_state_reg_n_15_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__2_n_15 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__2_n_15 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__4
       (.I0(stream_out_TREADY),
        .I1(\B_V_data_1_state_reg_n_15_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__4_n_15));
  FDRE #(
    .INIT(1'b0)) 
    B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__4_n_15),
        .Q(B_V_data_1_sel),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__4
       (.I0(B_V_data_1_sel_wr_reg_0),
        .I1(\B_V_data_1_state_reg_n_15_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__4_n_15));
  FDRE #(
    .INIT(1'b0)) 
    B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__4_n_15),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst));
  LUT5 #(
    .INIT(32'h88A0A8A0)) 
    \B_V_data_1_state[0]_i_1__3 
       (.I0(ap_rst_n),
        .I1(B_V_data_1_sel_wr_reg_0),
        .I2(\B_V_data_1_state_reg_n_15_[0] ),
        .I3(\B_V_data_1_state_reg_n_15_[1] ),
        .I4(stream_out_TREADY),
        .O(\B_V_data_1_state[0]_i_1__3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    \B_V_data_1_state[1]_i_1__2 
       (.I0(B_V_data_1_sel_wr_reg_0),
        .I1(\B_V_data_1_state_reg_n_15_[1] ),
        .I2(\B_V_data_1_state_reg_n_15_[0] ),
        .I3(stream_out_TREADY),
        .O(B_V_data_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__3_n_15 ),
        .Q(\B_V_data_1_state_reg_n_15_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_15_[1] ),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \stream_out_TLAST[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(stream_out_TLAST));
endmodule

(* ORIG_REF_NAME = "Otsu_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_regslice_both__parameterized3_26
   (stream_in_TLAST_int_regslice,
    \B_V_data_1_payload_B_reg[0]_0 ,
    grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg,
    ap_rst,
    ap_clk,
    ack_out,
    stream_in_TVALID,
    ap_rst_n,
    ap_done_reg3,
    grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt_fu_195_axi_last_4_out,
    last_reg_116,
    stream_in_TLAST,
    \axi_last_3_fu_80_reg[0] ,
    p_14_in,
    axi_last_2);
  output stream_in_TLAST_int_regslice;
  output \B_V_data_1_payload_B_reg[0]_0 ;
  output grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg;
  input ap_rst;
  input ap_clk;
  input ack_out;
  input stream_in_TVALID;
  input ap_rst_n;
  input ap_done_reg3;
  input grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt_fu_195_axi_last_4_out;
  input last_reg_116;
  input [0:0]stream_in_TLAST;
  input \axi_last_3_fu_80_reg[0] ;
  input p_14_in;
  input axi_last_2;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__0_n_15 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__0_n_15 ;
  wire \B_V_data_1_payload_B_reg[0]_0 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1_n_15;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__1_n_15;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1_n_15 ;
  wire \B_V_data_1_state_reg_n_15_[0] ;
  wire \B_V_data_1_state_reg_n_15_[1] ;
  wire ack_out;
  wire ap_clk;
  wire ap_done_reg3;
  wire ap_rst;
  wire ap_rst_n;
  wire axi_last_2;
  wire \axi_last_3_fu_80_reg[0] ;
  wire grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg;
  wire grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt_fu_195_axi_last_4_out;
  wire last_reg_116;
  wire p_14_in;
  wire [0:0]stream_in_TLAST;
  wire stream_in_TLAST_int_regslice;
  wire stream_in_TVALID;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1__0 
       (.I0(stream_in_TLAST),
        .I1(\B_V_data_1_state_reg_n_15_[0] ),
        .I2(\B_V_data_1_state_reg_n_15_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__0_n_15 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__0_n_15 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \B_V_data_1_payload_B[0]_i_1__0 
       (.I0(stream_in_TLAST),
        .I1(\B_V_data_1_state_reg_n_15_[0] ),
        .I2(\B_V_data_1_state_reg_n_15_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__0_n_15 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__0_n_15 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1
       (.I0(ack_out),
        .I1(\B_V_data_1_state_reg_n_15_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1_n_15));
  FDRE #(
    .INIT(1'b0)) 
    B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1_n_15),
        .Q(B_V_data_1_sel),
        .R(ap_rst));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__1
       (.I0(stream_in_TVALID),
        .I1(\B_V_data_1_state_reg_n_15_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__1_n_15));
  FDRE #(
    .INIT(1'b0)) 
    B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__1_n_15),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst));
  LUT5 #(
    .INIT(32'h88A0A8A0)) 
    \B_V_data_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(stream_in_TVALID),
        .I2(\B_V_data_1_state_reg_n_15_[0] ),
        .I3(\B_V_data_1_state_reg_n_15_[1] ),
        .I4(ack_out),
        .O(\B_V_data_1_state[0]_i_1_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1 
       (.I0(ack_out),
        .I1(\B_V_data_1_state_reg_n_15_[0] ),
        .I2(\B_V_data_1_state_reg_n_15_[1] ),
        .I3(stream_in_TVALID),
        .O(B_V_data_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1_n_15 ),
        .Q(\B_V_data_1_state_reg_n_15_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_15_[1] ),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'hF7FFF77780888000)) 
    \axi_last_3_fu_80[0]_i_1 
       (.I0(\axi_last_3_fu_80_reg[0] ),
        .I1(p_14_in),
        .I2(B_V_data_1_payload_B),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A),
        .I5(axi_last_2),
        .O(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_reg));
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_last_fu_56[0]_i_2 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(stream_in_TLAST_int_regslice));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \axi_last_reg_105[0]_i_1 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .I3(ap_done_reg3),
        .I4(grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt_fu_195_axi_last_4_out),
        .I5(last_reg_116),
        .O(\B_V_data_1_payload_B_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "Otsu_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_regslice_both__parameterized3_27
   (\B_V_data_1_payload_B_reg[0]_0 ,
    ap_rst,
    ap_clk,
    ack_out,
    stream_in_TVALID,
    ap_rst_n,
    stream_in_TUSER,
    ap_done_reg3,
    p_2_in,
    start_reg_85);
  output \B_V_data_1_payload_B_reg[0]_0 ;
  input ap_rst;
  input ap_clk;
  input ack_out;
  input stream_in_TVALID;
  input ap_rst_n;
  input [0:0]stream_in_TUSER;
  input ap_done_reg3;
  input p_2_in;
  input start_reg_85;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1_n_15 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1_n_15 ;
  wire \B_V_data_1_payload_B_reg[0]_0 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__0_n_15;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__0_n_15;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__0_n_15 ;
  wire \B_V_data_1_state_reg_n_15_[0] ;
  wire \B_V_data_1_state_reg_n_15_[1] ;
  wire ack_out;
  wire ap_clk;
  wire ap_done_reg3;
  wire ap_rst;
  wire ap_rst_n;
  wire p_2_in;
  wire start_reg_85;
  wire [0:0]stream_in_TUSER;
  wire stream_in_TVALID;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1 
       (.I0(stream_in_TUSER),
        .I1(\B_V_data_1_state_reg_n_15_[0] ),
        .I2(\B_V_data_1_state_reg_n_15_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1_n_15 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1_n_15 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \B_V_data_1_payload_B[0]_i_1 
       (.I0(stream_in_TUSER),
        .I1(\B_V_data_1_state_reg_n_15_[0] ),
        .I2(\B_V_data_1_state_reg_n_15_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1_n_15 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1_n_15 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__0
       (.I0(ack_out),
        .I1(\B_V_data_1_state_reg_n_15_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__0_n_15));
  FDRE #(
    .INIT(1'b0)) 
    B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__0_n_15),
        .Q(B_V_data_1_sel),
        .R(ap_rst));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__0
       (.I0(stream_in_TVALID),
        .I1(\B_V_data_1_state_reg_n_15_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__0_n_15));
  FDRE #(
    .INIT(1'b0)) 
    B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__0_n_15),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst));
  LUT5 #(
    .INIT(32'h88A0A8A0)) 
    \B_V_data_1_state[0]_i_1__0 
       (.I0(ap_rst_n),
        .I1(stream_in_TVALID),
        .I2(\B_V_data_1_state_reg_n_15_[0] ),
        .I3(\B_V_data_1_state_reg_n_15_[1] ),
        .I4(ack_out),
        .O(\B_V_data_1_state[0]_i_1__0_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__0 
       (.I0(ack_out),
        .I1(\B_V_data_1_state_reg_n_15_[0] ),
        .I2(\B_V_data_1_state_reg_n_15_[1] ),
        .I3(stream_in_TVALID),
        .O(B_V_data_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__0_n_15 ),
        .Q(\B_V_data_1_state_reg_n_15_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_15_[1] ),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \start_reg_85[0]_i_1 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .I3(ap_done_reg3),
        .I4(p_2_in),
        .I5(start_reg_85),
        .O(\B_V_data_1_payload_B_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "Otsu_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_regslice_both__parameterized3_6
   (stream_out_TUSER,
    ap_rst,
    ap_clk,
    B_V_data_1_sel_wr_reg_0,
    stream_out_TREADY,
    ap_rst_n,
    \B_V_data_1_payload_A_reg[0]_0 );
  output [0:0]stream_out_TUSER;
  input ap_rst;
  input ap_clk;
  input B_V_data_1_sel_wr_reg_0;
  input stream_out_TREADY;
  input ap_rst_n;
  input \B_V_data_1_payload_A_reg[0]_0 ;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__1_n_15 ;
  wire \B_V_data_1_payload_A_reg[0]_0 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__1_n_15 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__3_n_15;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__3_n_15;
  wire B_V_data_1_sel_wr_reg_0;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__4_n_15 ;
  wire \B_V_data_1_state_reg_n_15_[0] ;
  wire \B_V_data_1_state_reg_n_15_[1] ;
  wire ap_clk;
  wire ap_rst;
  wire ap_rst_n;
  wire stream_out_TREADY;
  wire [0:0]stream_out_TUSER;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1__1 
       (.I0(\B_V_data_1_payload_A_reg[0]_0 ),
        .I1(\B_V_data_1_state_reg_n_15_[0] ),
        .I2(\B_V_data_1_state_reg_n_15_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__1_n_15 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__1_n_15 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \B_V_data_1_payload_B[0]_i_1__1 
       (.I0(\B_V_data_1_payload_A_reg[0]_0 ),
        .I1(\B_V_data_1_state_reg_n_15_[0] ),
        .I2(\B_V_data_1_state_reg_n_15_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__1_n_15 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__1_n_15 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__3
       (.I0(stream_out_TREADY),
        .I1(\B_V_data_1_state_reg_n_15_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__3_n_15));
  FDRE #(
    .INIT(1'b0)) 
    B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__3_n_15),
        .Q(B_V_data_1_sel),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__3
       (.I0(B_V_data_1_sel_wr_reg_0),
        .I1(\B_V_data_1_state_reg_n_15_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__3_n_15));
  FDRE #(
    .INIT(1'b0)) 
    B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__3_n_15),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst));
  LUT5 #(
    .INIT(32'h88A0A8A0)) 
    \B_V_data_1_state[0]_i_1__4 
       (.I0(ap_rst_n),
        .I1(B_V_data_1_sel_wr_reg_0),
        .I2(\B_V_data_1_state_reg_n_15_[0] ),
        .I3(\B_V_data_1_state_reg_n_15_[1] ),
        .I4(stream_out_TREADY),
        .O(\B_V_data_1_state[0]_i_1__4_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    \B_V_data_1_state[1]_i_1__3 
       (.I0(B_V_data_1_sel_wr_reg_0),
        .I1(\B_V_data_1_state_reg_n_15_[1] ),
        .I2(\B_V_data_1_state_reg_n_15_[0] ),
        .I3(stream_out_TREADY),
        .O(B_V_data_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__4_n_15 ),
        .Q(\B_V_data_1_state_reg_n_15_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_15_[1] ),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \stream_out_TUSER[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(stream_out_TUSER));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_rgb2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop
   (p_reg_reg,
    we,
    \ap_CS_fsm_reg[2] ,
    D,
    \ap_CS_fsm_reg[1] ,
    ap_clk,
    img0_data_dout,
    ap_rst,
    ap_rst_n,
    ap_loop_init_int_reg,
    Q,
    img0_data_empty_n,
    img1_data_full_n,
    SR,
    CO);
  output [7:0]p_reg_reg;
  output we;
  output \ap_CS_fsm_reg[2] ;
  output [1:0]D;
  output \ap_CS_fsm_reg[1] ;
  input ap_clk;
  input [23:0]img0_data_dout;
  input ap_rst;
  input ap_rst_n;
  input ap_loop_init_int_reg;
  input [2:0]Q;
  input img0_data_empty_n;
  input img1_data_full_n;
  input [0:0]SR;
  input [0:0]CO;

  wire [0:0]CO;
  wire [1:0]D;
  wire [2:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_loop_exit_ready3_carry_n_16;
  wire ap_loop_exit_ready3_carry_n_17;
  wire ap_loop_exit_ready3_carry_n_18;
  wire ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_n_15;
  wire ap_loop_exit_ready_pp0_iter4_reg;
  wire ap_loop_init_int_reg;
  wire ap_rst;
  wire ap_rst_n;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire grp_rgb2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_66_ap_ready;
  wire icmp_ln5506_fu_93_p2;
  wire [23:0]img0_data_dout;
  wire img0_data_empty_n;
  wire img1_data_full_n;
  wire [10:0]j_4_fu_99_p2;
  wire j_fu_58;
  wire \j_fu_58_reg_n_15_[0] ;
  wire \j_fu_58_reg_n_15_[10] ;
  wire \j_fu_58_reg_n_15_[1] ;
  wire \j_fu_58_reg_n_15_[2] ;
  wire \j_fu_58_reg_n_15_[3] ;
  wire \j_fu_58_reg_n_15_[4] ;
  wire \j_fu_58_reg_n_15_[5] ;
  wire \j_fu_58_reg_n_15_[6] ;
  wire \j_fu_58_reg_n_15_[7] ;
  wire \j_fu_58_reg_n_15_[8] ;
  wire \j_fu_58_reg_n_15_[9] ;
  wire mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_16;
  wire mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_17;
  wire mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_18;
  wire mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_19;
  wire mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_20;
  wire mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_21;
  wire mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_22;
  wire mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_23;
  wire mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_24;
  wire mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_25;
  wire mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_26;
  wire mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_27;
  wire mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_28;
  wire mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_29;
  wire mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_30;
  wire mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_31;
  wire mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_32;
  wire mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_33;
  wire mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_34;
  wire mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_35;
  wire mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_36;
  wire mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_37;
  wire [7:0]p_reg_reg;
  wire we;
  wire [3:0]NLW_ap_loop_exit_ready3_carry_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT5 #(
    .INIT(32'h8A000000)) 
    \SRL_SIG[0][7]_i_1__0 
       (.I0(Q[2]),
        .I1(img0_data_empty_n),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(img1_data_full_n),
        .I4(ap_enable_reg_pp0_iter5),
        .O(we));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_15),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(ap_rst));
  CARRY4 ap_loop_exit_ready3_carry
       (.CI(1'b0),
        .CO({icmp_ln5506_fu_93_p2,ap_loop_exit_ready3_carry_n_16,ap_loop_exit_ready3_carry_n_17,ap_loop_exit_ready3_carry_n_18}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ap_loop_exit_ready3_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24}));
  (* srl_name = "U0/\\rgb2gray_16_0_1080_1920_1_2_2_U0/grp_rgb2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_66/ap_loop_exit_ready_pp0_iter3_reg_reg_srl3 " *) 
  SRL16E ap_loop_exit_ready_pp0_iter3_reg_reg_srl3
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(grp_rgb2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_66_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_n_15));
  FDRE ap_loop_exit_ready_pp0_iter4_reg_reg__0
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_n_15),
        .Q(ap_loop_exit_ready_pp0_iter4_reg),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_7 flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln5506_fu_93_p2),
        .D(D),
        .E(j_fu_58),
        .Q(Q),
        .S({flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_16),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[1]_0 (SR),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(flow_control_loop_pipe_sequential_init_U_n_15),
        .ap_enable_reg_pp0_iter5(ap_enable_reg_pp0_iter5),
        .ap_loop_exit_ready_pp0_iter4_reg(ap_loop_exit_ready_pp0_iter4_reg),
        .ap_loop_init_int_reg_0(ap_loop_init_int_reg),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .grp_rgb2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_66_ap_ready(grp_rgb2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_66_ap_ready),
        .grp_rgb2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_66_ap_start_reg_reg(CO),
        .img0_data_empty_n(img0_data_empty_n),
        .img1_data_full_n(img1_data_full_n),
        .\j_fu_58_reg[10] ({\j_fu_58_reg_n_15_[10] ,\j_fu_58_reg_n_15_[9] ,\j_fu_58_reg_n_15_[8] ,\j_fu_58_reg_n_15_[7] ,\j_fu_58_reg_n_15_[6] ,\j_fu_58_reg_n_15_[5] ,\j_fu_58_reg_n_15_[4] ,\j_fu_58_reg_n_15_[3] ,\j_fu_58_reg_n_15_[2] ,\j_fu_58_reg_n_15_[1] ,\j_fu_58_reg_n_15_[0] }),
        .\j_fu_58_reg[8] (j_4_fu_99_p2));
  FDRE \j_fu_58_reg[0] 
       (.C(ap_clk),
        .CE(j_fu_58),
        .D(j_4_fu_99_p2[0]),
        .Q(\j_fu_58_reg_n_15_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \j_fu_58_reg[10] 
       (.C(ap_clk),
        .CE(j_fu_58),
        .D(j_4_fu_99_p2[10]),
        .Q(\j_fu_58_reg_n_15_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \j_fu_58_reg[1] 
       (.C(ap_clk),
        .CE(j_fu_58),
        .D(j_4_fu_99_p2[1]),
        .Q(\j_fu_58_reg_n_15_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \j_fu_58_reg[2] 
       (.C(ap_clk),
        .CE(j_fu_58),
        .D(j_4_fu_99_p2[2]),
        .Q(\j_fu_58_reg_n_15_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \j_fu_58_reg[3] 
       (.C(ap_clk),
        .CE(j_fu_58),
        .D(j_4_fu_99_p2[3]),
        .Q(\j_fu_58_reg_n_15_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \j_fu_58_reg[4] 
       (.C(ap_clk),
        .CE(j_fu_58),
        .D(j_4_fu_99_p2[4]),
        .Q(\j_fu_58_reg_n_15_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \j_fu_58_reg[5] 
       (.C(ap_clk),
        .CE(j_fu_58),
        .D(j_4_fu_99_p2[5]),
        .Q(\j_fu_58_reg_n_15_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \j_fu_58_reg[6] 
       (.C(ap_clk),
        .CE(j_fu_58),
        .D(j_4_fu_99_p2[6]),
        .Q(\j_fu_58_reg_n_15_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \j_fu_58_reg[7] 
       (.C(ap_clk),
        .CE(j_fu_58),
        .D(j_4_fu_99_p2[7]),
        .Q(\j_fu_58_reg_n_15_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \j_fu_58_reg[8] 
       (.C(ap_clk),
        .CE(j_fu_58),
        .D(j_4_fu_99_p2[8]),
        .Q(\j_fu_58_reg_n_15_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \j_fu_58_reg[9] 
       (.C(ap_clk),
        .CE(j_fu_58),
        .D(j_4_fu_99_p2[9]),
        .Q(\j_fu_58_reg_n_15_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT5 #(
    .INIT(32'h7FFF7F7F)) 
    \mOutPtr[1]_i_3 
       (.I0(Q[2]),
        .I1(img0_data_empty_n),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(img1_data_full_n),
        .I4(ap_enable_reg_pp0_iter5),
        .O(\ap_CS_fsm_reg[2] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_mac_muladd_8ns_12ns_22ns_22_4_1 mac_muladd_8ns_12ns_22ns_22_4_1_U53
       (.P({mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_16,mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_17,mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_18,mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_19,mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_20,mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_21,mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_22,mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_23,mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_24,mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_25,mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_26,mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_27,mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_28,mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_29,mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_30,mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_31,mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_32,mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_33,mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_34,mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_35,mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_36,mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_37}),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter5(ap_enable_reg_pp0_iter5),
        .img0_data_dout({img0_data_dout[23:16],img0_data_dout[7:0]}),
        .img0_data_empty_n(img0_data_empty_n),
        .img1_data_full_n(img1_data_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_mac_muladd_8ns_15ns_22ns_23_4_1 mac_muladd_8ns_15ns_22ns_23_4_1_U54
       (.P({mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_16,mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_17,mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_18,mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_19,mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_20,mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_21,mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_22,mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_23,mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_24,mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_25,mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_26,mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_27,mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_28,mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_29,mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_30,mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_31,mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_32,mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_33,mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_34,mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_35,mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_36,mac_muladd_8ns_12ns_22ns_22_4_1_U53_n_37}),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .img0_data_dout(img0_data_dout[15:8]),
        .p_reg_reg(p_reg_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_rgb2gray_16_0_1080_1920_1_2_2_s
   (p_reg_reg,
    CO,
    start_once_reg,
    we,
    \ap_CS_fsm_reg[2]_0 ,
    rgb2gray_16_0_1080_1920_1_2_2_U0_p_src_cols_read,
    Q,
    \ap_CS_fsm_reg[1]_0 ,
    ap_clk,
    img0_data_dout,
    ap_rst,
    ap_rst_n,
    img0_data_empty_n,
    img1_data_full_n,
    img0_rows_c_empty_n,
    img0_cols_c_empty_n,
    start_for_rgb2gray_16_0_1080_1920_1_2_2_U0_empty_n,
    start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_full_n);
  output [7:0]p_reg_reg;
  output [0:0]CO;
  output start_once_reg;
  output we;
  output \ap_CS_fsm_reg[2]_0 ;
  output rgb2gray_16_0_1080_1920_1_2_2_U0_p_src_cols_read;
  output [0:0]Q;
  output \ap_CS_fsm_reg[1]_0 ;
  input ap_clk;
  input [23:0]img0_data_dout;
  input ap_rst;
  input ap_rst_n;
  input img0_data_empty_n;
  input img1_data_full_n;
  input img0_rows_c_empty_n;
  input img0_cols_c_empty_n;
  input start_for_rgb2gray_16_0_1080_1920_1_2_2_U0_empty_n;
  input start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_full_n;

  wire [0:0]CO;
  wire [0:0]Q;
  wire \ap_CS_fsm[0]_i_1__3_n_15 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg_n_15_[0] ;
  wire ap_CS_fsm_state3;
  wire ap_NS_fsm2_carry_i_1_n_15;
  wire ap_NS_fsm2_carry_i_2_n_15;
  wire ap_NS_fsm2_carry_i_3_n_15;
  wire ap_NS_fsm2_carry_i_4_n_15;
  wire ap_NS_fsm2_carry_n_16;
  wire ap_NS_fsm2_carry_n_17;
  wire ap_NS_fsm2_carry_n_18;
  wire ap_clk;
  wire ap_rst;
  wire ap_rst_n;
  wire ap_start0;
  wire grp_rgb2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_66_ap_start_reg_reg_n_15;
  wire grp_rgb2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_66_n_25;
  wire grp_rgb2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_66_n_26;
  wire grp_rgb2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_66_n_27;
  wire [10:1]i_7_fu_88_p2;
  wire \i_fu_50[0]_i_1_n_15 ;
  wire \i_fu_50[10]_i_4_n_15 ;
  wire [10:0]i_fu_50_reg;
  wire img0_cols_c_empty_n;
  wire [23:0]img0_data_dout;
  wire img0_data_empty_n;
  wire img0_rows_c_empty_n;
  wire img1_data_full_n;
  wire [7:0]p_reg_reg;
  wire rgb2gray_16_0_1080_1920_1_2_2_U0_p_src_cols_read;
  wire start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_full_n;
  wire start_for_rgb2gray_16_0_1080_1920_1_2_2_U0_empty_n;
  wire start_once_reg;
  wire start_once_reg_i_1__0_n_15;
  wire we;
  wire [3:0]NLW_ap_NS_fsm2_carry_O_UNCONNECTED;

  LUT4 #(
    .INIT(16'hFA22)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(\ap_CS_fsm_reg_n_15_[0] ),
        .I1(rgb2gray_16_0_1080_1920_1_2_2_U0_p_src_cols_read),
        .I2(CO),
        .I3(Q),
        .O(\ap_CS_fsm[0]_i_1__3_n_15 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[0]_i_1__3_n_15 ),
        .Q(\ap_CS_fsm_reg_n_15_[0] ),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_rgb2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_66_n_26),
        .Q(Q),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_rgb2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_66_n_25),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst));
  CARRY4 ap_NS_fsm2_carry
       (.CI(1'b0),
        .CO({CO,ap_NS_fsm2_carry_n_16,ap_NS_fsm2_carry_n_17,ap_NS_fsm2_carry_n_18}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ap_NS_fsm2_carry_O_UNCONNECTED[3:0]),
        .S({ap_NS_fsm2_carry_i_1_n_15,ap_NS_fsm2_carry_i_2_n_15,ap_NS_fsm2_carry_i_3_n_15,ap_NS_fsm2_carry_i_4_n_15}));
  LUT2 #(
    .INIT(4'h2)) 
    ap_NS_fsm2_carry_i_1
       (.I0(i_fu_50_reg[10]),
        .I1(i_fu_50_reg[9]),
        .O(ap_NS_fsm2_carry_i_1_n_15));
  LUT3 #(
    .INIT(8'h01)) 
    ap_NS_fsm2_carry_i_2
       (.I0(i_fu_50_reg[8]),
        .I1(i_fu_50_reg[7]),
        .I2(i_fu_50_reg[6]),
        .O(ap_NS_fsm2_carry_i_2_n_15));
  LUT3 #(
    .INIT(8'h80)) 
    ap_NS_fsm2_carry_i_3
       (.I0(i_fu_50_reg[5]),
        .I1(i_fu_50_reg[4]),
        .I2(i_fu_50_reg[3]),
        .O(ap_NS_fsm2_carry_i_3_n_15));
  LUT3 #(
    .INIT(8'h01)) 
    ap_NS_fsm2_carry_i_4
       (.I0(i_fu_50_reg[2]),
        .I1(i_fu_50_reg[1]),
        .I2(i_fu_50_reg[0]),
        .O(ap_NS_fsm2_carry_i_4_n_15));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_rgb2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop grp_rgb2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_66
       (.CO(CO),
        .D({grp_rgb2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_66_n_25,grp_rgb2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_66_n_26}),
        .Q({ap_CS_fsm_state3,Q,\ap_CS_fsm_reg_n_15_[0] }),
        .SR(rgb2gray_16_0_1080_1920_1_2_2_U0_p_src_cols_read),
        .\ap_CS_fsm_reg[1] (grp_rgb2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_66_n_27),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2]_0 ),
        .ap_clk(ap_clk),
        .ap_loop_init_int_reg(grp_rgb2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_66_ap_start_reg_reg_n_15),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .img0_data_dout(img0_data_dout),
        .img0_data_empty_n(img0_data_empty_n),
        .img1_data_full_n(img1_data_full_n),
        .p_reg_reg(p_reg_reg),
        .we(we));
  FDRE #(
    .INIT(1'b0)) 
    grp_rgb2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_66_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_rgb2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_66_n_27),
        .Q(grp_rgb2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_66_ap_start_reg_reg_n_15),
        .R(ap_rst));
  LUT1 #(
    .INIT(2'h1)) 
    \i_fu_50[0]_i_1 
       (.I0(i_fu_50_reg[0]),
        .O(\i_fu_50[0]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'h8000800080000000)) 
    \i_fu_50[10]_i_1 
       (.I0(img0_rows_c_empty_n),
        .I1(img0_cols_c_empty_n),
        .I2(start_for_rgb2gray_16_0_1080_1920_1_2_2_U0_empty_n),
        .I3(\ap_CS_fsm_reg_n_15_[0] ),
        .I4(start_once_reg),
        .I5(start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_full_n),
        .O(rgb2gray_16_0_1080_1920_1_2_2_U0_p_src_cols_read));
  LUT2 #(
    .INIT(4'h2)) 
    \i_fu_50[10]_i_2 
       (.I0(Q),
        .I1(CO),
        .O(ap_start0));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \i_fu_50[10]_i_3 
       (.I0(i_fu_50_reg[9]),
        .I1(i_fu_50_reg[7]),
        .I2(\i_fu_50[10]_i_4_n_15 ),
        .I3(i_fu_50_reg[6]),
        .I4(i_fu_50_reg[8]),
        .I5(i_fu_50_reg[10]),
        .O(i_7_fu_88_p2[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \i_fu_50[10]_i_4 
       (.I0(i_fu_50_reg[5]),
        .I1(i_fu_50_reg[2]),
        .I2(i_fu_50_reg[1]),
        .I3(i_fu_50_reg[0]),
        .I4(i_fu_50_reg[3]),
        .I5(i_fu_50_reg[4]),
        .O(\i_fu_50[10]_i_4_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_fu_50[1]_i_1 
       (.I0(i_fu_50_reg[0]),
        .I1(i_fu_50_reg[1]),
        .O(i_7_fu_88_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_fu_50[2]_i_1 
       (.I0(i_fu_50_reg[0]),
        .I1(i_fu_50_reg[1]),
        .I2(i_fu_50_reg[2]),
        .O(i_7_fu_88_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_fu_50[3]_i_1 
       (.I0(i_fu_50_reg[2]),
        .I1(i_fu_50_reg[1]),
        .I2(i_fu_50_reg[0]),
        .I3(i_fu_50_reg[3]),
        .O(i_7_fu_88_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_fu_50[4]_i_1 
       (.I0(i_fu_50_reg[3]),
        .I1(i_fu_50_reg[0]),
        .I2(i_fu_50_reg[1]),
        .I3(i_fu_50_reg[2]),
        .I4(i_fu_50_reg[4]),
        .O(i_7_fu_88_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_fu_50[5]_i_1 
       (.I0(i_fu_50_reg[2]),
        .I1(i_fu_50_reg[1]),
        .I2(i_fu_50_reg[0]),
        .I3(i_fu_50_reg[3]),
        .I4(i_fu_50_reg[4]),
        .I5(i_fu_50_reg[5]),
        .O(i_7_fu_88_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \i_fu_50[6]_i_1 
       (.I0(\i_fu_50[10]_i_4_n_15 ),
        .I1(i_fu_50_reg[6]),
        .O(i_7_fu_88_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \i_fu_50[7]_i_1 
       (.I0(i_fu_50_reg[6]),
        .I1(\i_fu_50[10]_i_4_n_15 ),
        .I2(i_fu_50_reg[7]),
        .O(i_7_fu_88_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \i_fu_50[8]_i_1 
       (.I0(i_fu_50_reg[7]),
        .I1(\i_fu_50[10]_i_4_n_15 ),
        .I2(i_fu_50_reg[6]),
        .I3(i_fu_50_reg[8]),
        .O(i_7_fu_88_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \i_fu_50[9]_i_1 
       (.I0(i_fu_50_reg[8]),
        .I1(i_fu_50_reg[6]),
        .I2(\i_fu_50[10]_i_4_n_15 ),
        .I3(i_fu_50_reg[7]),
        .I4(i_fu_50_reg[9]),
        .O(i_7_fu_88_p2[9]));
  FDRE \i_fu_50_reg[0] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(\i_fu_50[0]_i_1_n_15 ),
        .Q(i_fu_50_reg[0]),
        .R(rgb2gray_16_0_1080_1920_1_2_2_U0_p_src_cols_read));
  FDRE \i_fu_50_reg[10] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(i_7_fu_88_p2[10]),
        .Q(i_fu_50_reg[10]),
        .R(rgb2gray_16_0_1080_1920_1_2_2_U0_p_src_cols_read));
  FDRE \i_fu_50_reg[1] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(i_7_fu_88_p2[1]),
        .Q(i_fu_50_reg[1]),
        .R(rgb2gray_16_0_1080_1920_1_2_2_U0_p_src_cols_read));
  FDRE \i_fu_50_reg[2] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(i_7_fu_88_p2[2]),
        .Q(i_fu_50_reg[2]),
        .R(rgb2gray_16_0_1080_1920_1_2_2_U0_p_src_cols_read));
  FDRE \i_fu_50_reg[3] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(i_7_fu_88_p2[3]),
        .Q(i_fu_50_reg[3]),
        .R(rgb2gray_16_0_1080_1920_1_2_2_U0_p_src_cols_read));
  FDRE \i_fu_50_reg[4] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(i_7_fu_88_p2[4]),
        .Q(i_fu_50_reg[4]),
        .R(rgb2gray_16_0_1080_1920_1_2_2_U0_p_src_cols_read));
  FDRE \i_fu_50_reg[5] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(i_7_fu_88_p2[5]),
        .Q(i_fu_50_reg[5]),
        .R(rgb2gray_16_0_1080_1920_1_2_2_U0_p_src_cols_read));
  FDRE \i_fu_50_reg[6] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(i_7_fu_88_p2[6]),
        .Q(i_fu_50_reg[6]),
        .R(rgb2gray_16_0_1080_1920_1_2_2_U0_p_src_cols_read));
  FDRE \i_fu_50_reg[7] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(i_7_fu_88_p2[7]),
        .Q(i_fu_50_reg[7]),
        .R(rgb2gray_16_0_1080_1920_1_2_2_U0_p_src_cols_read));
  FDRE \i_fu_50_reg[8] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(i_7_fu_88_p2[8]),
        .Q(i_fu_50_reg[8]),
        .R(rgb2gray_16_0_1080_1920_1_2_2_U0_p_src_cols_read));
  FDRE \i_fu_50_reg[9] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(i_7_fu_88_p2[9]),
        .Q(i_fu_50_reg[9]),
        .R(rgb2gray_16_0_1080_1920_1_2_2_U0_p_src_cols_read));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mOutPtr[1]_i_2__1 
       (.I0(Q),
        .I1(CO),
        .O(\ap_CS_fsm_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT5 #(
    .INIT(32'h00F8F8F8)) 
    start_once_reg_i_1__0
       (.I0(start_for_rgb2gray_16_0_1080_1920_1_2_2_U0_empty_n),
        .I1(start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_full_n),
        .I2(start_once_reg),
        .I3(CO),
        .I4(Q),
        .O(start_once_reg_i_1__0_n_15));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__0_n_15),
        .Q(start_once_reg),
        .R(ap_rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_start_for_OtsuThreshold_0_1080_1920_1_0_2_U0
   (start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_empty_n,
    start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_full_n,
    ap_rst,
    ap_clk,
    \mOutPtr_reg[0]_0 ,
    start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_empty_n,
    start_once_reg,
    full_n_reg_0);
  output start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_empty_n;
  output start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_full_n;
  input ap_rst;
  input ap_clk;
  input \mOutPtr_reg[0]_0 ;
  input start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_empty_n;
  input start_once_reg;
  input full_n_reg_0;

  wire ap_clk;
  wire ap_rst;
  wire empty_n_i_1_n_15;
  wire empty_n_i_2_n_15;
  wire full_n_i_1_n_15;
  wire full_n_reg_0;
  wire mOutPtr18_out;
  wire \mOutPtr[0]_i_1_n_15 ;
  wire \mOutPtr[1]_i_1_n_15 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_15_[0] ;
  wire \mOutPtr_reg_n_15_[1] ;
  wire start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_empty_n;
  wire start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_full_n;
  wire start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_empty_n;
  wire start_once_reg;

  LUT5 #(
    .INIT(32'hFFFDFF00)) 
    empty_n_i_1
       (.I0(empty_n_i_2_n_15),
        .I1(\mOutPtr_reg_n_15_[0] ),
        .I2(\mOutPtr_reg_n_15_[1] ),
        .I3(mOutPtr18_out),
        .I4(start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_empty_n),
        .O(empty_n_i_1_n_15));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT5 #(
    .INIT(32'h22220222)) 
    empty_n_i_2
       (.I0(start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_empty_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_full_n),
        .I3(start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_empty_n),
        .I4(start_once_reg),
        .O(empty_n_i_2_n_15));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT5 #(
    .INIT(32'h0000D000)) 
    empty_n_i_3
       (.I0(start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_empty_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_full_n),
        .I3(start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_empty_n),
        .I4(start_once_reg),
        .O(mOutPtr18_out));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_15),
        .Q(start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_empty_n),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'hFF0FFF0FEF0FFF0F)) 
    full_n_i_1
       (.I0(\mOutPtr_reg_n_15_[0] ),
        .I1(\mOutPtr_reg_n_15_[1] ),
        .I2(full_n_reg_0),
        .I3(start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_full_n),
        .I4(start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_empty_n),
        .I5(start_once_reg),
        .O(full_n_i_1_n_15));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_15),
        .Q(start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_full_n),
        .S(ap_rst));
  LUT6 #(
    .INIT(64'hDDDD2DDD2222D222)) 
    \mOutPtr[0]_i_1 
       (.I0(start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_empty_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_full_n),
        .I3(start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_empty_n),
        .I4(start_once_reg),
        .I5(\mOutPtr_reg_n_15_[0] ),
        .O(\mOutPtr[0]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hDFFFBAAA20004555)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_15_[0] ),
        .I1(start_once_reg),
        .I2(start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_empty_n),
        .I3(start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_full_n),
        .I4(full_n_reg_0),
        .I5(\mOutPtr_reg_n_15_[1] ),
        .O(\mOutPtr[1]_i_1_n_15 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_15 ),
        .Q(\mOutPtr_reg_n_15_[0] ),
        .S(ap_rst));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_15 ),
        .Q(\mOutPtr_reg_n_15_[1] ),
        .S(ap_rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_start_for_duplicateMat_0_1080_1920_1_2_2_2_U0
   (start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_empty_n,
    start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_full_n,
    ap_rst,
    ap_clk,
    \mOutPtr_reg[0]_0 ,
    start_for_rgb2gray_16_0_1080_1920_1_2_2_U0_empty_n,
    start_once_reg);
  output start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_empty_n;
  output start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_full_n;
  input ap_rst;
  input ap_clk;
  input \mOutPtr_reg[0]_0 ;
  input start_for_rgb2gray_16_0_1080_1920_1_2_2_U0_empty_n;
  input start_once_reg;

  wire ap_clk;
  wire ap_rst;
  wire empty_n_i_1__10_n_15;
  wire full_n_i_1__10_n_15;
  wire mOutPtr18_out;
  wire \mOutPtr[0]_i_1_n_15 ;
  wire \mOutPtr[1]_i_1_n_15 ;
  wire \mOutPtr[1]_i_2__5_n_15 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_15_[0] ;
  wire \mOutPtr_reg_n_15_[1] ;
  wire start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_empty_n;
  wire start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_full_n;
  wire start_for_rgb2gray_16_0_1080_1920_1_2_2_U0_empty_n;
  wire start_once_reg;

  LUT5 #(
    .INIT(32'hFFFDFF00)) 
    empty_n_i_1__10
       (.I0(\mOutPtr[1]_i_2__5_n_15 ),
        .I1(\mOutPtr_reg_n_15_[0] ),
        .I2(\mOutPtr_reg_n_15_[1] ),
        .I3(mOutPtr18_out),
        .I4(start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_empty_n),
        .O(empty_n_i_1__10_n_15));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__10_n_15),
        .Q(start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_empty_n),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT5 #(
    .INIT(32'hEFEF0F00)) 
    full_n_i_1__10
       (.I0(\mOutPtr_reg_n_15_[0] ),
        .I1(\mOutPtr_reg_n_15_[1] ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr[1]_i_2__5_n_15 ),
        .I4(start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_full_n),
        .O(full_n_i_1__10_n_15));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__10_n_15),
        .Q(start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_full_n),
        .S(ap_rst));
  LUT6 #(
    .INIT(64'hDDDD2DDD2222D222)) 
    \mOutPtr[0]_i_1 
       (.I0(start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_empty_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_full_n),
        .I3(start_for_rgb2gray_16_0_1080_1920_1_2_2_U0_empty_n),
        .I4(start_once_reg),
        .I5(\mOutPtr_reg_n_15_[0] ),
        .O(\mOutPtr[0]_i_1_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT4 #(
    .INIT(16'h5BA4)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_15_[0] ),
        .I1(\mOutPtr[1]_i_2__5_n_15 ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr_reg_n_15_[1] ),
        .O(\mOutPtr[1]_i_1_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT5 #(
    .INIT(32'h22220222)) 
    \mOutPtr[1]_i_2__5 
       (.I0(start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_empty_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_full_n),
        .I3(start_for_rgb2gray_16_0_1080_1920_1_2_2_U0_empty_n),
        .I4(start_once_reg),
        .O(\mOutPtr[1]_i_2__5_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT5 #(
    .INIT(32'h0000D000)) 
    \mOutPtr[1]_i_3__2 
       (.I0(start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_empty_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(start_for_duplicateMat_0_1080_1920_1_2_2_2_U0_full_n),
        .I3(start_for_rgb2gray_16_0_1080_1920_1_2_2_U0_empty_n),
        .I4(start_once_reg),
        .O(mOutPtr18_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_15 ),
        .Q(\mOutPtr_reg_n_15_[0] ),
        .S(ap_rst));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_15 ),
        .Q(\mOutPtr_reg_n_15_[1] ),
        .S(ap_rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_start_for_gray2rgb_0_16_1080_1920_1_2_2_U0
   (start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_empty_n,
    start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_full_n,
    ap_rst,
    ap_clk,
    \mOutPtr_reg[0]_0 ,
    otsuval_empty_n,
    start_once_reg);
  output start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_empty_n;
  output start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_full_n;
  input ap_rst;
  input ap_clk;
  input \mOutPtr_reg[0]_0 ;
  input otsuval_empty_n;
  input start_once_reg;

  wire ap_clk;
  wire ap_rst;
  wire empty_n_i_1__11_n_15;
  wire full_n_i_1__11_n_15;
  wire mOutPtr18_out;
  wire \mOutPtr[0]_i_1_n_15 ;
  wire \mOutPtr[1]_i_1_n_15 ;
  wire \mOutPtr[1]_i_2__8_n_15 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_15_[0] ;
  wire \mOutPtr_reg_n_15_[1] ;
  wire otsuval_empty_n;
  wire start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_empty_n;
  wire start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_full_n;
  wire start_once_reg;

  LUT5 #(
    .INIT(32'hFFFDFF00)) 
    empty_n_i_1__11
       (.I0(\mOutPtr[1]_i_2__8_n_15 ),
        .I1(\mOutPtr_reg_n_15_[0] ),
        .I2(\mOutPtr_reg_n_15_[1] ),
        .I3(mOutPtr18_out),
        .I4(start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_empty_n),
        .O(empty_n_i_1__11_n_15));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__11_n_15),
        .Q(start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_empty_n),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT5 #(
    .INIT(32'hEFEF0F00)) 
    full_n_i_1__11
       (.I0(\mOutPtr_reg_n_15_[0] ),
        .I1(\mOutPtr_reg_n_15_[1] ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr[1]_i_2__8_n_15 ),
        .I4(start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_full_n),
        .O(full_n_i_1__11_n_15));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__11_n_15),
        .Q(start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_full_n),
        .S(ap_rst));
  LUT6 #(
    .INIT(64'hDDDD2DDD2222D222)) 
    \mOutPtr[0]_i_1 
       (.I0(start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_empty_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_full_n),
        .I3(otsuval_empty_n),
        .I4(start_once_reg),
        .I5(\mOutPtr_reg_n_15_[0] ),
        .O(\mOutPtr[0]_i_1_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT4 #(
    .INIT(16'h5BA4)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_15_[0] ),
        .I1(\mOutPtr[1]_i_2__8_n_15 ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr_reg_n_15_[1] ),
        .O(\mOutPtr[1]_i_1_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT5 #(
    .INIT(32'h22220222)) 
    \mOutPtr[1]_i_2__8 
       (.I0(start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_empty_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_full_n),
        .I3(otsuval_empty_n),
        .I4(start_once_reg),
        .O(\mOutPtr[1]_i_2__8_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT5 #(
    .INIT(32'h0000D000)) 
    \mOutPtr[1]_i_3__4 
       (.I0(start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_empty_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_full_n),
        .I3(otsuval_empty_n),
        .I4(start_once_reg),
        .O(mOutPtr18_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_15 ),
        .Q(\mOutPtr_reg_n_15_[0] ),
        .S(ap_rst));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_15 ),
        .Q(\mOutPtr_reg_n_15_[1] ),
        .S(ap_rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_start_for_rgb2gray_16_0_1080_1920_1_2_2_U0
   (start_for_rgb2gray_16_0_1080_1920_1_2_2_U0_empty_n,
    start_for_rgb2gray_16_0_1080_1920_1_2_2_U0_full_n,
    ap_rst,
    ap_clk,
    start_once_reg,
    \mOutPtr_reg[1]_0 ,
    Q,
    CO);
  output start_for_rgb2gray_16_0_1080_1920_1_2_2_U0_empty_n;
  output start_for_rgb2gray_16_0_1080_1920_1_2_2_U0_full_n;
  input ap_rst;
  input ap_clk;
  input start_once_reg;
  input \mOutPtr_reg[1]_0 ;
  input [0:0]Q;
  input [0:0]CO;

  wire [0:0]CO;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst;
  wire empty_n_i_1__9_n_15;
  wire full_n_i_1__9_n_15;
  wire \mOutPtr[0]_i_1_n_15 ;
  wire \mOutPtr[1]_i_1_n_15 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_15_[0] ;
  wire \mOutPtr_reg_n_15_[1] ;
  wire start_for_rgb2gray_16_0_1080_1920_1_2_2_U0_empty_n;
  wire start_for_rgb2gray_16_0_1080_1920_1_2_2_U0_full_n;
  wire start_once_reg;

  LUT6 #(
    .INIT(64'hFFFFEFEE0F000F00)) 
    empty_n_i_1__9
       (.I0(\mOutPtr_reg_n_15_[0] ),
        .I1(\mOutPtr_reg_n_15_[1] ),
        .I2(start_once_reg),
        .I3(start_for_rgb2gray_16_0_1080_1920_1_2_2_U0_full_n),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(start_for_rgb2gray_16_0_1080_1920_1_2_2_U0_empty_n),
        .O(empty_n_i_1__9_n_15));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__9_n_15),
        .Q(start_for_rgb2gray_16_0_1080_1920_1_2_2_U0_empty_n),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'hFFFF00F0EEFE00F0)) 
    full_n_i_1__9
       (.I0(\mOutPtr_reg_n_15_[0] ),
        .I1(\mOutPtr_reg_n_15_[1] ),
        .I2(start_for_rgb2gray_16_0_1080_1920_1_2_2_U0_empty_n),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(start_for_rgb2gray_16_0_1080_1920_1_2_2_U0_full_n),
        .I5(start_once_reg),
        .O(full_n_i_1__9_n_15));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__9_n_15),
        .Q(start_for_rgb2gray_16_0_1080_1920_1_2_2_U0_full_n),
        .S(ap_rst));
  LUT6 #(
    .INIT(64'h7F7F807F80807F80)) 
    \mOutPtr[0]_i_1 
       (.I0(start_for_rgb2gray_16_0_1080_1920_1_2_2_U0_empty_n),
        .I1(Q),
        .I2(CO),
        .I3(start_for_rgb2gray_16_0_1080_1920_1_2_2_U0_full_n),
        .I4(start_once_reg),
        .I5(\mOutPtr_reg_n_15_[0] ),
        .O(\mOutPtr[0]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hDFBADFDF20452020)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_15_[0] ),
        .I1(start_once_reg),
        .I2(start_for_rgb2gray_16_0_1080_1920_1_2_2_U0_full_n),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(start_for_rgb2gray_16_0_1080_1920_1_2_2_U0_empty_n),
        .I5(\mOutPtr_reg_n_15_[1] ),
        .O(\mOutPtr[1]_i_1_n_15 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_15 ),
        .Q(\mOutPtr_reg_n_15_[0] ),
        .S(ap_rst));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_15 ),
        .Q(\mOutPtr_reg_n_15_[1] ),
        .S(ap_rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0
   (start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_empty_n,
    start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_full_n,
    ap_rst,
    ap_clk,
    xfMat2AXIvideo_24_16_1080_1920_1_2_U0_ap_ready,
    start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_empty_n,
    start_once_reg,
    \mOutPtr_reg[1]_0 );
  output start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_empty_n;
  output start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_full_n;
  input ap_rst;
  input ap_clk;
  input xfMat2AXIvideo_24_16_1080_1920_1_2_U0_ap_ready;
  input start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_empty_n;
  input start_once_reg;
  input \mOutPtr_reg[1]_0 ;

  wire ap_clk;
  wire ap_rst;
  wire empty_n_i_1__12_n_15;
  wire empty_n_i_2__0_n_15;
  wire full_n_i_1__12_n_15;
  wire mOutPtr18_out;
  wire \mOutPtr[0]_i_1_n_15 ;
  wire \mOutPtr[1]_i_1_n_15 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_15_[0] ;
  wire \mOutPtr_reg_n_15_[1] ;
  wire start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_empty_n;
  wire start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_empty_n;
  wire start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_full_n;
  wire start_once_reg;
  wire xfMat2AXIvideo_24_16_1080_1920_1_2_U0_ap_ready;

  LUT5 #(
    .INIT(32'hFFFDFF00)) 
    empty_n_i_1__12
       (.I0(empty_n_i_2__0_n_15),
        .I1(\mOutPtr_reg_n_15_[0] ),
        .I2(\mOutPtr_reg_n_15_[1] ),
        .I3(mOutPtr18_out),
        .I4(start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_empty_n),
        .O(empty_n_i_1__12_n_15));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT5 #(
    .INIT(32'h88880888)) 
    empty_n_i_2__0
       (.I0(start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_empty_n),
        .I1(xfMat2AXIvideo_24_16_1080_1920_1_2_U0_ap_ready),
        .I2(start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_full_n),
        .I3(start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_empty_n),
        .I4(start_once_reg),
        .O(empty_n_i_2__0_n_15));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT5 #(
    .INIT(32'h00007000)) 
    empty_n_i_3__0
       (.I0(start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_empty_n),
        .I1(xfMat2AXIvideo_24_16_1080_1920_1_2_U0_ap_ready),
        .I2(start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_full_n),
        .I3(start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_empty_n),
        .I4(start_once_reg),
        .O(mOutPtr18_out));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__12_n_15),
        .Q(start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_empty_n),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'hFF0FFF0FEF0FFF0F)) 
    full_n_i_1__12
       (.I0(\mOutPtr_reg_n_15_[0] ),
        .I1(\mOutPtr_reg_n_15_[1] ),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_full_n),
        .I4(start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_empty_n),
        .I5(start_once_reg),
        .O(full_n_i_1__12_n_15));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__12_n_15),
        .Q(start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_full_n),
        .S(ap_rst));
  LUT6 #(
    .INIT(64'h7777877788887888)) 
    \mOutPtr[0]_i_1 
       (.I0(start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_empty_n),
        .I1(xfMat2AXIvideo_24_16_1080_1920_1_2_U0_ap_ready),
        .I2(start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_full_n),
        .I3(start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_empty_n),
        .I4(start_once_reg),
        .I5(\mOutPtr_reg_n_15_[0] ),
        .O(\mOutPtr[0]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hDFFFBAAA20004555)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_15_[0] ),
        .I1(start_once_reg),
        .I2(start_for_gray2rgb_0_16_1080_1920_1_2_2_U0_empty_n),
        .I3(start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_full_n),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(\mOutPtr_reg_n_15_[1] ),
        .O(\mOutPtr[1]_i_1_n_15 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_15 ),
        .Q(\mOutPtr_reg_n_15_[0] ),
        .S(ap_rst));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_15 ),
        .Q(\mOutPtr_reg_n_15_[1] ),
        .S(ap_rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi
   (\icmp_ln199_reg_171_reg[0]_0 ,
    ap_enable_reg_pp0_iter1,
    \sof_2_reg_116_reg[0]_0 ,
    \axi_last_reg_175_reg[0]_0 ,
    empty_n_reg,
    \B_V_data_1_state_reg[1] ,
    mOutPtr18_out,
    \B_V_data_1_state_reg[1]_0 ,
    D,
    \ap_CS_fsm_reg[2] ,
    grp_xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi_fu_76_ap_start_reg_reg,
    ap_rst,
    ap_clk,
    img3_data_empty_n,
    Q,
    we,
    \mOutPtr_reg[0] ,
    \j_fu_70_reg[0]_0 ,
    ack_in,
    E,
    SR,
    sof,
    ap_rst_n);
  output \icmp_ln199_reg_171_reg[0]_0 ;
  output ap_enable_reg_pp0_iter1;
  output \sof_2_reg_116_reg[0]_0 ;
  output \axi_last_reg_175_reg[0]_0 ;
  output empty_n_reg;
  output \B_V_data_1_state_reg[1] ;
  output mOutPtr18_out;
  output \B_V_data_1_state_reg[1]_0 ;
  output [1:0]D;
  output \ap_CS_fsm_reg[2] ;
  output grp_xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi_fu_76_ap_start_reg_reg;
  input ap_rst;
  input ap_clk;
  input img3_data_empty_n;
  input [0:0]Q;
  input we;
  input [0:0]\mOutPtr_reg[0] ;
  input \j_fu_70_reg[0]_0 ;
  input ack_in;
  input [0:0]E;
  input [0:0]SR;
  input sof;
  input ap_rst_n;

  wire \B_V_data_1_state_reg[1] ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ack_in;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__8_n_15;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_rst;
  wire ap_rst_n;
  wire \axi_last_reg_175[0]_i_3_n_15 ;
  wire \axi_last_reg_175_reg[0]_0 ;
  wire empty_n_reg;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_34;
  wire flow_control_loop_pipe_sequential_init_U_n_35;
  wire grp_xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi_fu_76_ap_start_reg_reg;
  wire \icmp_ln199_reg_171_reg[0]_0 ;
  wire img3_data_empty_n;
  wire [10:0]j_2_fu_142_p2;
  wire j_fu_70;
  wire \j_fu_70[10]_i_7_n_15 ;
  wire \j_fu_70[7]_i_3_n_15 ;
  wire \j_fu_70_reg[0]_0 ;
  wire \j_fu_70_reg_n_15_[0] ;
  wire \j_fu_70_reg_n_15_[10] ;
  wire \j_fu_70_reg_n_15_[1] ;
  wire \j_fu_70_reg_n_15_[2] ;
  wire \j_fu_70_reg_n_15_[3] ;
  wire \j_fu_70_reg_n_15_[4] ;
  wire \j_fu_70_reg_n_15_[5] ;
  wire \j_fu_70_reg_n_15_[6] ;
  wire \j_fu_70_reg_n_15_[7] ;
  wire \j_fu_70_reg_n_15_[8] ;
  wire \j_fu_70_reg_n_15_[9] ;
  wire mOutPtr18_out;
  wire [0:0]\mOutPtr_reg[0] ;
  wire sof;
  wire \sof_2_reg_116_reg[0]_0 ;
  wire \sof_reg_62[0]_i_2_n_15 ;
  wire we;

  LUT5 #(
    .INIT(32'h00008000)) 
    \B_V_data_1_state[0]_i_2 
       (.I0(ack_in),
        .I1(Q),
        .I2(img3_data_empty_n),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\icmp_ln199_reg_171_reg[0]_0 ),
        .O(\B_V_data_1_state_reg[1] ));
  LUT6 #(
    .INIT(64'hAAAEAEAEAEAEAEAE)) 
    ap_enable_reg_pp0_iter1_i_1__8
       (.I0(\j_fu_70_reg[0]_0 ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln199_reg_171_reg[0]_0 ),
        .I3(img3_data_empty_n),
        .I4(Q),
        .I5(ack_in),
        .O(ap_enable_reg_pp0_iter1_i_1__8_n_15));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__8_n_15),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_15),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \axi_last_reg_175[0]_i_3 
       (.I0(\j_fu_70_reg_n_15_[6] ),
        .I1(\j_fu_70_reg_n_15_[7] ),
        .I2(\j_fu_70_reg_n_15_[4] ),
        .I3(\j_fu_70_reg_n_15_[5] ),
        .I4(\j_fu_70_reg_n_15_[10] ),
        .I5(\j_fu_70_reg_n_15_[8] ),
        .O(\axi_last_reg_175[0]_i_3_n_15 ));
  FDRE \axi_last_reg_175_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_21),
        .Q(\axi_last_reg_175_reg[0]_0 ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .E(E),
        .Q(Q),
        .SR(SR),
        .ack_in(ack_in),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(flow_control_loop_pipe_sequential_init_U_n_35),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_loop_init_int_reg_0(flow_control_loop_pipe_sequential_init_U_n_20),
        .ap_loop_init_int_reg_1(j_2_fu_142_p2),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .\axi_last_reg_175_reg[0] (flow_control_loop_pipe_sequential_init_U_n_21),
        .\axi_last_reg_175_reg[0]_0 (\j_fu_70[7]_i_3_n_15 ),
        .\axi_last_reg_175_reg[0]_1 (\axi_last_reg_175[0]_i_3_n_15 ),
        .\axi_last_reg_175_reg[0]_2 (\axi_last_reg_175_reg[0]_0 ),
        .\axi_last_reg_175_reg[0]_3 (\j_fu_70[10]_i_7_n_15 ),
        .grp_xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi_fu_76_ap_start_reg_reg(flow_control_loop_pipe_sequential_init_U_n_15),
        .grp_xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi_fu_76_ap_start_reg_reg_0(j_fu_70),
        .grp_xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi_fu_76_ap_start_reg_reg_1(grp_xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi_fu_76_ap_start_reg_reg),
        .\icmp_ln199_reg_171_reg[0] (ap_enable_reg_pp0_iter1),
        .\icmp_ln199_reg_171_reg[0]_0 (\icmp_ln199_reg_171_reg[0]_0 ),
        .img3_data_empty_n(img3_data_empty_n),
        .\j_fu_70_reg[0] (\j_fu_70_reg[0]_0 ),
        .\j_fu_70_reg[10] ({\j_fu_70_reg_n_15_[10] ,\j_fu_70_reg_n_15_[9] ,\j_fu_70_reg_n_15_[8] ,\j_fu_70_reg_n_15_[7] ,\j_fu_70_reg_n_15_[6] ,\j_fu_70_reg_n_15_[5] ,\j_fu_70_reg_n_15_[4] ,\j_fu_70_reg_n_15_[3] ,\j_fu_70_reg_n_15_[2] ,\j_fu_70_reg_n_15_[1] ,\j_fu_70_reg_n_15_[0] }),
        .sof(sof),
        .\sof_2_reg_116_reg[0] (\sof_2_reg_116_reg[0]_0 ),
        .\sof_reg_62_reg[0] (flow_control_loop_pipe_sequential_init_U_n_34),
        .\sof_reg_62_reg[0]_0 (\sof_reg_62[0]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'hFFFF7FFF00000000)) 
    full_n_i_2
       (.I0(ack_in),
        .I1(Q),
        .I2(img3_data_empty_n),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\icmp_ln199_reg_171_reg[0]_0 ),
        .I5(we),
        .O(mOutPtr18_out));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    full_n_i_3
       (.I0(ack_in),
        .I1(Q),
        .I2(img3_data_empty_n),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\icmp_ln199_reg_171_reg[0]_0 ),
        .I5(we),
        .O(\B_V_data_1_state_reg[1]_0 ));
  FDRE \icmp_ln199_reg_171_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_35),
        .Q(\icmp_ln199_reg_171_reg[0]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \j_fu_70[10]_i_7 
       (.I0(\j_fu_70_reg_n_15_[4] ),
        .I1(\j_fu_70_reg_n_15_[5] ),
        .I2(\j_fu_70_reg_n_15_[7] ),
        .I3(\j_fu_70_reg_n_15_[6] ),
        .I4(\j_fu_70_reg_n_15_[10] ),
        .I5(\j_fu_70_reg_n_15_[8] ),
        .O(\j_fu_70[10]_i_7_n_15 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \j_fu_70[7]_i_3 
       (.I0(\j_fu_70_reg_n_15_[2] ),
        .I1(\j_fu_70_reg_n_15_[1] ),
        .I2(\j_fu_70_reg_n_15_[0] ),
        .I3(\j_fu_70_reg_n_15_[3] ),
        .O(\j_fu_70[7]_i_3_n_15 ));
  FDRE \j_fu_70_reg[0] 
       (.C(ap_clk),
        .CE(j_fu_70),
        .D(j_2_fu_142_p2[0]),
        .Q(\j_fu_70_reg_n_15_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_20));
  FDRE \j_fu_70_reg[10] 
       (.C(ap_clk),
        .CE(j_fu_70),
        .D(j_2_fu_142_p2[10]),
        .Q(\j_fu_70_reg_n_15_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_20));
  FDRE \j_fu_70_reg[1] 
       (.C(ap_clk),
        .CE(j_fu_70),
        .D(j_2_fu_142_p2[1]),
        .Q(\j_fu_70_reg_n_15_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_20));
  FDRE \j_fu_70_reg[2] 
       (.C(ap_clk),
        .CE(j_fu_70),
        .D(j_2_fu_142_p2[2]),
        .Q(\j_fu_70_reg_n_15_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_20));
  FDRE \j_fu_70_reg[3] 
       (.C(ap_clk),
        .CE(j_fu_70),
        .D(j_2_fu_142_p2[3]),
        .Q(\j_fu_70_reg_n_15_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_20));
  FDRE \j_fu_70_reg[4] 
       (.C(ap_clk),
        .CE(j_fu_70),
        .D(j_2_fu_142_p2[4]),
        .Q(\j_fu_70_reg_n_15_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_20));
  FDRE \j_fu_70_reg[5] 
       (.C(ap_clk),
        .CE(j_fu_70),
        .D(j_2_fu_142_p2[5]),
        .Q(\j_fu_70_reg_n_15_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_20));
  FDRE \j_fu_70_reg[6] 
       (.C(ap_clk),
        .CE(j_fu_70),
        .D(j_2_fu_142_p2[6]),
        .Q(\j_fu_70_reg_n_15_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_20));
  FDRE \j_fu_70_reg[7] 
       (.C(ap_clk),
        .CE(j_fu_70),
        .D(j_2_fu_142_p2[7]),
        .Q(\j_fu_70_reg_n_15_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_20));
  FDRE \j_fu_70_reg[8] 
       (.C(ap_clk),
        .CE(j_fu_70),
        .D(j_2_fu_142_p2[8]),
        .Q(\j_fu_70_reg_n_15_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_20));
  FDRE \j_fu_70_reg[9] 
       (.C(ap_clk),
        .CE(j_fu_70),
        .D(j_2_fu_142_p2[9]),
        .Q(\j_fu_70_reg_n_15_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_20));
  LUT5 #(
    .INIT(32'h807F7F80)) 
    \mOutPtr[0]_i_1__1 
       (.I0(\B_V_data_1_state_reg[1] ),
        .I1(img3_data_empty_n),
        .I2(Q),
        .I3(we),
        .I4(\mOutPtr_reg[0] ),
        .O(empty_n_reg));
  FDRE \sof_2_reg_116_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_34),
        .Q(\sof_2_reg_116_reg[0]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h55557FFF55555555)) 
    \sof_reg_62[0]_i_2 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg),
        .I1(ack_in),
        .I2(Q),
        .I3(img3_data_empty_n),
        .I4(\icmp_ln199_reg_171_reg[0]_0 ),
        .I5(ap_enable_reg_pp0_iter1),
        .O(\sof_reg_62[0]_i_2_n_15 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_xfMat2AXIvideo_24_16_1080_1920_1_2_s
   (stream_out_TDATA,
    \B_V_data_1_state_reg[0] ,
    empty_n_reg,
    \B_V_data_1_state_reg[1] ,
    Q,
    mOutPtr18_out,
    \B_V_data_1_state_reg[1]_0 ,
    \ap_CS_fsm_reg[3]_0 ,
    xfMat2AXIvideo_24_16_1080_1920_1_2_U0_ap_ready,
    stream_out_TUSER,
    stream_out_TLAST,
    ap_rst,
    ap_clk,
    img3_data_empty_n,
    we,
    \mOutPtr_reg[0] ,
    ap_rst_n,
    stream_out_TREADY,
    start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_empty_n,
    img3_data_dout);
  output [0:0]stream_out_TDATA;
  output \B_V_data_1_state_reg[0] ;
  output empty_n_reg;
  output \B_V_data_1_state_reg[1] ;
  output [0:0]Q;
  output mOutPtr18_out;
  output \B_V_data_1_state_reg[1]_0 ;
  output \ap_CS_fsm_reg[3]_0 ;
  output xfMat2AXIvideo_24_16_1080_1920_1_2_U0_ap_ready;
  output [0:0]stream_out_TUSER;
  output [0:0]stream_out_TLAST;
  input ap_rst;
  input ap_clk;
  input img3_data_empty_n;
  input we;
  input [0:0]\mOutPtr_reg[0] ;
  input ap_rst_n;
  input stream_out_TREADY;
  input start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_empty_n;
  input [0:0]img3_data_dout;

  wire \B_V_data_1_state_reg[0] ;
  wire \B_V_data_1_state_reg[1] ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [0:0]Q;
  wire ack_in;
  wire \ap_CS_fsm[3]_i_3_n_15 ;
  wire \ap_CS_fsm[3]_i_4_n_15 ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg_n_15_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state4;
  wire [3:0]ap_NS_fsm;
  wire ap_NS_fsm11_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst;
  wire ap_rst_n;
  wire ap_start0;
  wire empty_n_reg;
  wire grp_xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi_fu_76_ap_start_reg_reg_n_15;
  wire grp_xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi_fu_76_n_15;
  wire grp_xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi_fu_76_n_17;
  wire grp_xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi_fu_76_n_18;
  wire grp_xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi_fu_76_n_25;
  wire grp_xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi_fu_76_n_26;
  wire [10:0]i_5_fu_112_p2;
  wire \i_fu_58[10]_i_4_n_15 ;
  wire [10:0]i_fu_58_reg;
  wire icmp_ln197_fu_106_p2__23;
  wire [0:0]img3_data_dout;
  wire img3_data_empty_n;
  wire mOutPtr18_out;
  wire [0:0]\mOutPtr_reg[0] ;
  wire sof;
  wire start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_empty_n;
  wire [0:0]stream_out_TDATA;
  wire [0:0]stream_out_TLAST;
  wire stream_out_TREADY;
  wire [0:0]stream_out_TUSER;
  wire we;
  wire xfMat2AXIvideo_24_16_1080_1920_1_2_U0_ap_ready;

  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(\ap_CS_fsm[3]_i_3_n_15 ),
        .I1(\ap_CS_fsm[3]_i_4_n_15 ),
        .I2(i_fu_58_reg[0]),
        .I3(i_fu_58_reg[1]),
        .I4(i_fu_58_reg[2]),
        .O(icmp_ln197_fu_106_p2__23));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \ap_CS_fsm[3]_i_3 
       (.I0(i_fu_58_reg[6]),
        .I1(i_fu_58_reg[5]),
        .I2(i_fu_58_reg[4]),
        .I3(i_fu_58_reg[3]),
        .O(\ap_CS_fsm[3]_i_3_n_15 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \ap_CS_fsm[3]_i_4 
       (.I0(i_fu_58_reg[9]),
        .I1(i_fu_58_reg[10]),
        .I2(i_fu_58_reg[8]),
        .I3(i_fu_58_reg[7]),
        .O(\ap_CS_fsm[3]_i_4_n_15 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_15_[0] ),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(Q),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi grp_xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi_fu_76
       (.\B_V_data_1_state_reg[1] (\B_V_data_1_state_reg[1] ),
        .\B_V_data_1_state_reg[1]_0 (\B_V_data_1_state_reg[1]_0 ),
        .D(ap_NS_fsm[2:1]),
        .E(ap_start0),
        .Q(Q),
        .SR(ap_NS_fsm11_out),
        .ack_in(ack_in),
        .\ap_CS_fsm_reg[2] (grp_xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi_fu_76_n_25),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .\axi_last_reg_175_reg[0]_0 (grp_xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi_fu_76_n_18),
        .empty_n_reg(empty_n_reg),
        .grp_xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi_fu_76_ap_start_reg_reg(grp_xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi_fu_76_n_26),
        .\icmp_ln199_reg_171_reg[0]_0 (grp_xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi_fu_76_n_15),
        .img3_data_empty_n(img3_data_empty_n),
        .\j_fu_70_reg[0]_0 (grp_xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi_fu_76_ap_start_reg_reg_n_15),
        .mOutPtr18_out(mOutPtr18_out),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0] ),
        .sof(sof),
        .\sof_2_reg_116_reg[0]_0 (grp_xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi_fu_76_n_17),
        .we(we));
  FDRE #(
    .INIT(1'b0)) 
    grp_xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi_fu_76_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi_fu_76_n_26),
        .Q(grp_xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi_fu_76_ap_start_reg_reg_n_15),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_fu_58[0]_i_1 
       (.I0(i_fu_58_reg[0]),
        .O(i_5_fu_112_p2[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \i_fu_58[10]_i_1 
       (.I0(\ap_CS_fsm_reg_n_15_[0] ),
        .I1(start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_empty_n),
        .O(ap_NS_fsm11_out));
  LUT2 #(
    .INIT(4'h2)) 
    \i_fu_58[10]_i_2 
       (.I0(ap_CS_fsm_state2),
        .I1(icmp_ln197_fu_106_p2__23),
        .O(ap_start0));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \i_fu_58[10]_i_3 
       (.I0(i_fu_58_reg[9]),
        .I1(i_fu_58_reg[7]),
        .I2(\i_fu_58[10]_i_4_n_15 ),
        .I3(i_fu_58_reg[6]),
        .I4(i_fu_58_reg[8]),
        .I5(i_fu_58_reg[10]),
        .O(i_5_fu_112_p2[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \i_fu_58[10]_i_4 
       (.I0(i_fu_58_reg[2]),
        .I1(i_fu_58_reg[0]),
        .I2(i_fu_58_reg[1]),
        .I3(i_fu_58_reg[3]),
        .I4(i_fu_58_reg[4]),
        .I5(i_fu_58_reg[5]),
        .O(\i_fu_58[10]_i_4_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_fu_58[1]_i_1 
       (.I0(i_fu_58_reg[0]),
        .I1(i_fu_58_reg[1]),
        .O(i_5_fu_112_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_fu_58[2]_i_1 
       (.I0(i_fu_58_reg[1]),
        .I1(i_fu_58_reg[0]),
        .I2(i_fu_58_reg[2]),
        .O(i_5_fu_112_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_fu_58[3]_i_1 
       (.I0(i_fu_58_reg[2]),
        .I1(i_fu_58_reg[0]),
        .I2(i_fu_58_reg[1]),
        .I3(i_fu_58_reg[3]),
        .O(i_5_fu_112_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_fu_58[4]_i_1 
       (.I0(i_fu_58_reg[3]),
        .I1(i_fu_58_reg[1]),
        .I2(i_fu_58_reg[0]),
        .I3(i_fu_58_reg[2]),
        .I4(i_fu_58_reg[4]),
        .O(i_5_fu_112_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_fu_58[5]_i_1 
       (.I0(i_fu_58_reg[2]),
        .I1(i_fu_58_reg[0]),
        .I2(i_fu_58_reg[1]),
        .I3(i_fu_58_reg[3]),
        .I4(i_fu_58_reg[4]),
        .I5(i_fu_58_reg[5]),
        .O(i_5_fu_112_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \i_fu_58[6]_i_1 
       (.I0(\i_fu_58[10]_i_4_n_15 ),
        .I1(i_fu_58_reg[6]),
        .O(i_5_fu_112_p2[6]));
  LUT3 #(
    .INIT(8'hD2)) 
    \i_fu_58[7]_i_1 
       (.I0(i_fu_58_reg[6]),
        .I1(\i_fu_58[10]_i_4_n_15 ),
        .I2(i_fu_58_reg[7]),
        .O(i_5_fu_112_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \i_fu_58[8]_i_1 
       (.I0(i_fu_58_reg[7]),
        .I1(\i_fu_58[10]_i_4_n_15 ),
        .I2(i_fu_58_reg[6]),
        .I3(i_fu_58_reg[8]),
        .O(i_5_fu_112_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \i_fu_58[9]_i_1 
       (.I0(i_fu_58_reg[8]),
        .I1(i_fu_58_reg[6]),
        .I2(\i_fu_58[10]_i_4_n_15 ),
        .I3(i_fu_58_reg[7]),
        .I4(i_fu_58_reg[9]),
        .O(i_5_fu_112_p2[9]));
  FDRE \i_fu_58_reg[0] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(i_5_fu_112_p2[0]),
        .Q(i_fu_58_reg[0]),
        .R(ap_NS_fsm11_out));
  FDRE \i_fu_58_reg[10] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(i_5_fu_112_p2[10]),
        .Q(i_fu_58_reg[10]),
        .R(ap_NS_fsm11_out));
  FDRE \i_fu_58_reg[1] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(i_5_fu_112_p2[1]),
        .Q(i_fu_58_reg[1]),
        .R(ap_NS_fsm11_out));
  FDRE \i_fu_58_reg[2] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(i_5_fu_112_p2[2]),
        .Q(i_fu_58_reg[2]),
        .R(ap_NS_fsm11_out));
  FDRE \i_fu_58_reg[3] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(i_5_fu_112_p2[3]),
        .Q(i_fu_58_reg[3]),
        .R(ap_NS_fsm11_out));
  FDRE \i_fu_58_reg[4] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(i_5_fu_112_p2[4]),
        .Q(i_fu_58_reg[4]),
        .R(ap_NS_fsm11_out));
  FDRE \i_fu_58_reg[5] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(i_5_fu_112_p2[5]),
        .Q(i_fu_58_reg[5]),
        .R(ap_NS_fsm11_out));
  FDRE \i_fu_58_reg[6] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(i_5_fu_112_p2[6]),
        .Q(i_fu_58_reg[6]),
        .R(ap_NS_fsm11_out));
  FDRE \i_fu_58_reg[7] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(i_5_fu_112_p2[7]),
        .Q(i_fu_58_reg[7]),
        .R(ap_NS_fsm11_out));
  FDRE \i_fu_58_reg[8] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(i_5_fu_112_p2[8]),
        .Q(i_fu_58_reg[8]),
        .R(ap_NS_fsm11_out));
  FDRE \i_fu_58_reg[9] 
       (.C(ap_clk),
        .CE(ap_start0),
        .D(i_5_fu_112_p2[9]),
        .Q(i_fu_58_reg[9]),
        .R(ap_NS_fsm11_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_regslice_both regslice_both_stream_out_V_data_V_U
       (.B_V_data_1_sel_wr_reg_0(grp_xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi_fu_76_n_15),
        .\B_V_data_1_state_reg[0]_0 (\B_V_data_1_state_reg[0] ),
        .\B_V_data_1_state_reg[1]_0 (\B_V_data_1_state_reg[1] ),
        .D({ap_NS_fsm[3],ap_NS_fsm[0]}),
        .Q({ap_CS_fsm_state4,Q,ap_CS_fsm_state2,\ap_CS_fsm_reg_n_15_[0] }),
        .ack_in(ack_in),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3]_0 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .icmp_ln197_fu_106_p2__23(icmp_ln197_fu_106_p2__23),
        .img3_data_dout(img3_data_dout),
        .img3_data_empty_n(img3_data_empty_n),
        .start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_empty_n(start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_empty_n),
        .stream_out_TDATA(stream_out_TDATA),
        .stream_out_TREADY(stream_out_TREADY),
        .xfMat2AXIvideo_24_16_1080_1920_1_2_U0_ap_ready(xfMat2AXIvideo_24_16_1080_1920_1_2_U0_ap_ready));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_regslice_both__parameterized3 regslice_both_stream_out_V_last_V_U
       (.\B_V_data_1_payload_A_reg[0]_0 (grp_xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi_fu_76_n_18),
        .B_V_data_1_sel_wr_reg_0(\B_V_data_1_state_reg[1] ),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .stream_out_TLAST(stream_out_TLAST),
        .stream_out_TREADY(stream_out_TREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_regslice_both__parameterized3_6 regslice_both_stream_out_V_user_V_U
       (.\B_V_data_1_payload_A_reg[0]_0 (grp_xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi_fu_76_n_17),
        .B_V_data_1_sel_wr_reg_0(\B_V_data_1_state_reg[1] ),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .stream_out_TREADY(stream_out_TREADY),
        .stream_out_TUSER(stream_out_TUSER));
  FDRE \sof_reg_62_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi_fu_76_n_25),
        .Q(sof),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_xfOtsuKernel
   (Q,
    \icmp_ln92_reg_570_reg[0] ,
    \ap_CS_fsm_reg[8]_0 ,
    p_hist_0_ce0,
    ap_rst_n_0,
    grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116_ap_start_reg_reg_0,
    grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_ap_start_reg_reg_0,
    ADDRARDADDR,
    ap_loop_init_int,
    D,
    \ap_CS_fsm_reg[10]_0 ,
    \ap_CS_fsm_reg[6]_0 ,
    we,
    full_n_reg,
    grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101_ap_start_reg_reg_0,
    \ap_CS_fsm_reg[5]_0 ,
    \i_fu_54_reg[5] ,
    ap_return,
    ap_enable_reg_pp0_iter0,
    icmp_ln99_fu_295_p2,
    \i_1_fu_36_reg[5] ,
    ap_loop_init_int_0,
    ap_clk,
    grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101_ap_start_reg_reg_1,
    grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116_ap_start_reg_reg_1,
    grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_ap_start_reg_reg_1,
    ram_reg,
    hist_0_address0,
    ap_done_reg,
    start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_empty_n,
    ap_enable_reg_pp0_iter1_reg,
    otsuval_full_n,
    ap_rst_n,
    hist_0_we0,
    grp_fu_652_p_din0);
  output [0:0]Q;
  output \icmp_ln92_reg_570_reg[0] ;
  output [2:0]\ap_CS_fsm_reg[8]_0 ;
  output p_hist_0_ce0;
  output ap_rst_n_0;
  output grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116_ap_start_reg_reg_0;
  output grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_ap_start_reg_reg_0;
  output [7:0]ADDRARDADDR;
  output ap_loop_init_int;
  output [1:0]D;
  output \ap_CS_fsm_reg[10]_0 ;
  output \ap_CS_fsm_reg[6]_0 ;
  output we;
  output full_n_reg;
  output grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101_ap_start_reg_reg_0;
  output \ap_CS_fsm_reg[5]_0 ;
  output \i_fu_54_reg[5] ;
  output [7:0]ap_return;
  output ap_enable_reg_pp0_iter0;
  output icmp_ln99_fu_295_p2;
  output \i_1_fu_36_reg[5] ;
  output ap_loop_init_int_0;
  input ap_clk;
  input grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101_ap_start_reg_reg_1;
  input grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116_ap_start_reg_reg_1;
  input grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_ap_start_reg_reg_1;
  input [3:0]ram_reg;
  input [7:0]hist_0_address0;
  input ap_done_reg;
  input start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_empty_n;
  input ap_enable_reg_pp0_iter1_reg;
  input otsuval_full_n;
  input ap_rst_n;
  input hist_0_we0;
  input [31:0]grp_fu_652_p_din0;

  wire [7:0]ADDRARDADDR;
  wire [1:0]D;
  wire [32:0]HistArray_q0;
  wire [0:0]Q;
  wire [6:1]add121_fu_479_p2;
  wire [6:0]add121_reg_647;
  wire \add121_reg_647[3]_i_1_n_15 ;
  wire [5:3]add_fu_425_p2;
  wire [0:0]add_ln84_fu_83_p2;
  wire [24:0]add_ln98_fu_275_p2;
  wire [5:0]add_reg_616;
  wire \add_reg_616[2]_i_1_n_15 ;
  wire \add_reg_616[5]_i_2_n_15 ;
  wire \add_reg_616[5]_i_3_n_15 ;
  wire \add_reg_616_reg[5]_i_1_n_18 ;
  wire [7:0]address0;
  wire \ap_CS_fsm[1]_i_2_n_15 ;
  wire \ap_CS_fsm_reg[10]_0 ;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg[6]_0 ;
  wire [2:0]\ap_CS_fsm_reg[8]_0 ;
  wire \ap_CS_fsm_reg_n_15_[0] ;
  wire \ap_CS_fsm_reg_n_15_[1] ;
  wire \ap_CS_fsm_reg_n_15_[2] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state8;
  wire [10:1]ap_NS_fsm;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter2;
  wire ap_loop_init_int;
  wire ap_loop_init_int_0;
  wire [7:0]ap_return;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_start3_out;
  wire [31:12]buff0;
  wire ce0;
  wire [32:0]d0;
  wire [31:0]din0;
  wire [31:0]din1;
  wire full_n_reg;
  wire [15:0]grp_Inverse_fu_81_ap_return_0;
  wire [5:0]grp_Inverse_fu_81_ap_return_1;
  wire grp_Inverse_fu_81_n_45;
  wire grp_Inverse_fu_81_n_46;
  wire grp_Inverse_fu_81_n_47;
  wire grp_Inverse_fu_81_n_48;
  wire grp_Inverse_fu_81_n_49;
  wire grp_Inverse_fu_81_n_50;
  wire [14:0]grp_Inverse_fu_81_p_din1;
  wire [63:16]grp_fu_652_p2;
  wire [31:0]grp_fu_652_p_din0;
  wire [31:0]grp_fu_652_p_din1;
  wire grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101_ap_start_reg_reg_0;
  wire grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101_ap_start_reg_reg_1;
  wire grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101_n_25;
  wire grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101_n_37;
  wire [7:1]grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116_HistArray_address0;
  wire grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116_ap_start_reg_reg_0;
  wire grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116_ap_start_reg_reg_1;
  wire [31:0]grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116_sum_out;
  wire [7:0]grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_HistArray_address0;
  wire grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_ap_start_reg_reg_0;
  wire grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_ap_start_reg_reg_1;
  wire [7:0]grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_max_val_2_out;
  wire grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_100;
  wire grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_101;
  wire grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_102;
  wire grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_103;
  wire grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_104;
  wire grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_105;
  wire grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_106;
  wire grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_107;
  wire grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_108;
  wire grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_109;
  wire grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_110;
  wire grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_111;
  wire grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_112;
  wire grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_113;
  wire grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_114;
  wire grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_115;
  wire grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_116;
  wire grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_117;
  wire grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_118;
  wire grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_119;
  wire grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_120;
  wire grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_121;
  wire grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_122;
  wire grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_123;
  wire grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_124;
  wire grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_125;
  wire grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_126;
  wire grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_127;
  wire grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_128;
  wire grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_129;
  wire grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_132;
  wire grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_149;
  wire grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_26;
  wire grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_95;
  wire grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_97;
  wire grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_98;
  wire grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_99;
  wire grp_xfOtsuKernel_fu_81_ap_done;
  wire grp_xfOtsuKernel_fu_81_ap_ready;
  wire [13:0]hgt_4_reg_578;
  wire [15:2]hgt_reg_513;
  wire [7:0]hist_0_address0;
  wire hist_0_we0;
  wire \i_1_fu_36_reg[5] ;
  wire \i_fu_54_reg[5] ;
  wire icmp_ln53_fu_171_p2;
  wire icmp_ln53_reg_525;
  wire icmp_ln56_fu_195_p2;
  wire icmp_ln56_reg_537;
  wire \icmp_ln92_reg_570_reg[0] ;
  wire icmp_ln99_fu_295_p2;
  wire max_val_2_loc_fu_540;
  wire mul_25s_25s_25_1_1_U116_n_23;
  wire mul_25s_25s_25_1_1_U116_n_24;
  wire mul_25s_25s_25_1_1_U116_n_25;
  wire mul_25s_25s_25_1_1_U116_n_26;
  wire mul_25s_25s_25_1_1_U116_n_27;
  wire mul_25s_25s_25_1_1_U116_n_28;
  wire mul_25s_25s_25_1_1_U116_n_29;
  wire mul_25s_25s_25_1_1_U116_n_30;
  wire mul_25s_25s_25_1_1_U116_n_31;
  wire mul_25s_25s_25_1_1_U116_n_32;
  wire mul_25s_25s_25_1_1_U116_n_33;
  wire mul_25s_25s_25_1_1_U116_n_34;
  wire mul_25s_25s_25_1_1_U116_n_35;
  wire mul_25s_25s_25_1_1_U116_n_36;
  wire mul_25s_25s_25_1_1_U116_n_37;
  wire mul_25s_25s_25_1_1_U116_n_38;
  wire mul_25s_25s_25_1_1_U116_n_39;
  wire mul_32ns_32ns_64_2_1_U118_n_63;
  wire mul_32ns_32ns_64_2_1_U118_n_64;
  wire mul_32ns_32ns_64_2_1_U118_n_65;
  wire mul_32ns_32ns_64_2_1_U118_n_66;
  wire mul_32ns_32ns_64_2_1_U118_n_67;
  wire mul_32ns_32ns_64_2_1_U118_n_68;
  wire mul_32ns_32ns_64_2_1_U118_n_69;
  wire mul_32ns_32ns_64_2_1_U118_n_70;
  wire mul_32ns_32ns_64_2_1_U118_n_71;
  wire mul_32ns_32ns_64_2_1_U118_n_72;
  wire mul_32ns_32ns_64_2_1_U118_n_73;
  wire mul_32ns_32ns_64_2_1_U118_n_74;
  wire mul_32ns_32ns_64_2_1_U118_n_75;
  wire mul_32ns_32ns_64_2_1_U118_n_76;
  wire mul_32ns_32ns_64_2_1_U118_n_77;
  wire mul_32ns_32ns_64_2_1_U118_n_78;
  wire [31:29]mul_ln71_reg_628;
  wire otsuval_full_n;
  wire p_0_in;
  wire p_0_in_0;
  wire p_1_in;
  wire p_2_in;
  wire p_hist_0_ce0;
  wire [3:0]ram_reg;
  wire [4:2]select_ln56_reg_584;
  wire \select_ln56_reg_584[2]_i_1_n_15 ;
  wire \select_ln56_reg_584[3]_i_1_n_15 ;
  wire \select_ln56_reg_584[4]_i_1_n_15 ;
  wire start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_empty_n;
  wire [6:0]sub_ln57_reg_543;
  wire [7:0]tmp_product0_out;
  wire tmp_product__17_carry__0_i_1_n_15;
  wire tmp_product__1_carry__0_i_1_n_15;
  wire tmp_product__1_carry__0_i_2_n_15;
  wire [4:0]tmp_reg_532;
  wire [24:0]total;
  wire [7:0]trunc_ln72_1_fu_456_p1;
  wire [7:0]trunc_ln72_1_reg_623;
  wire [19:17]trunc_ln72_reg_633;
  wire \trunc_ln72_reg_633[17]_i_1_n_15 ;
  wire \trunc_ln72_reg_633[18]_i_1_n_15 ;
  wire \trunc_ln72_reg_633[19]_i_1_n_15 ;
  wire [31:0]wB_1_fu_269_p2;
  wire [31:0]wdt_4_fu_292_p3;
  wire [31:0]wdt_4_reg_571;
  wire \wdt_4_reg_571[0]_i_2_n_15 ;
  wire \wdt_4_reg_571[0]_i_3_n_15 ;
  wire \wdt_4_reg_571[0]_i_4_n_15 ;
  wire \wdt_4_reg_571[0]_i_5_n_15 ;
  wire \wdt_4_reg_571[0]_i_6_n_15 ;
  wire \wdt_4_reg_571[10]_i_2_n_15 ;
  wire \wdt_4_reg_571[10]_i_3_n_15 ;
  wire \wdt_4_reg_571[10]_i_4_n_15 ;
  wire \wdt_4_reg_571[10]_i_5_n_15 ;
  wire \wdt_4_reg_571[10]_i_6_n_15 ;
  wire \wdt_4_reg_571[11]_i_2_n_15 ;
  wire \wdt_4_reg_571[11]_i_3_n_15 ;
  wire \wdt_4_reg_571[11]_i_4_n_15 ;
  wire \wdt_4_reg_571[11]_i_5_n_15 ;
  wire \wdt_4_reg_571[11]_i_6_n_15 ;
  wire \wdt_4_reg_571[12]_i_2_n_15 ;
  wire \wdt_4_reg_571[12]_i_3_n_15 ;
  wire \wdt_4_reg_571[12]_i_4_n_15 ;
  wire \wdt_4_reg_571[12]_i_6_n_15 ;
  wire \wdt_4_reg_571[13]_i_2_n_15 ;
  wire \wdt_4_reg_571[13]_i_3_n_15 ;
  wire \wdt_4_reg_571[13]_i_4_n_15 ;
  wire \wdt_4_reg_571[13]_i_5_n_15 ;
  wire \wdt_4_reg_571[13]_i_6_n_15 ;
  wire \wdt_4_reg_571[13]_i_7_n_15 ;
  wire \wdt_4_reg_571[14]_i_2_n_15 ;
  wire \wdt_4_reg_571[14]_i_3_n_15 ;
  wire \wdt_4_reg_571[14]_i_4_n_15 ;
  wire \wdt_4_reg_571[15]_i_2_n_15 ;
  wire \wdt_4_reg_571[15]_i_3_n_15 ;
  wire \wdt_4_reg_571[15]_i_4_n_15 ;
  wire \wdt_4_reg_571[15]_i_5_n_15 ;
  wire \wdt_4_reg_571[15]_i_6_n_15 ;
  wire \wdt_4_reg_571[16]_i_2_n_15 ;
  wire \wdt_4_reg_571[16]_i_3_n_15 ;
  wire \wdt_4_reg_571[17]_i_2_n_15 ;
  wire \wdt_4_reg_571[17]_i_3_n_15 ;
  wire \wdt_4_reg_571[18]_i_2_n_15 ;
  wire \wdt_4_reg_571[18]_i_3_n_15 ;
  wire \wdt_4_reg_571[19]_i_2_n_15 ;
  wire \wdt_4_reg_571[19]_i_3_n_15 ;
  wire \wdt_4_reg_571[1]_i_2_n_15 ;
  wire \wdt_4_reg_571[1]_i_3_n_15 ;
  wire \wdt_4_reg_571[1]_i_4_n_15 ;
  wire \wdt_4_reg_571[1]_i_5_n_15 ;
  wire \wdt_4_reg_571[20]_i_2_n_15 ;
  wire \wdt_4_reg_571[20]_i_3_n_15 ;
  wire \wdt_4_reg_571[21]_i_2_n_15 ;
  wire \wdt_4_reg_571[21]_i_3_n_15 ;
  wire \wdt_4_reg_571[22]_i_2_n_15 ;
  wire \wdt_4_reg_571[22]_i_3_n_15 ;
  wire \wdt_4_reg_571[23]_i_2_n_15 ;
  wire \wdt_4_reg_571[23]_i_3_n_15 ;
  wire \wdt_4_reg_571[24]_i_2_n_15 ;
  wire \wdt_4_reg_571[24]_i_3_n_15 ;
  wire \wdt_4_reg_571[25]_i_2_n_15 ;
  wire \wdt_4_reg_571[25]_i_3_n_15 ;
  wire \wdt_4_reg_571[26]_i_2_n_15 ;
  wire \wdt_4_reg_571[26]_i_3_n_15 ;
  wire \wdt_4_reg_571[27]_i_2_n_15 ;
  wire \wdt_4_reg_571[27]_i_3_n_15 ;
  wire \wdt_4_reg_571[28]_i_2_n_15 ;
  wire \wdt_4_reg_571[28]_i_3_n_15 ;
  wire \wdt_4_reg_571[28]_i_4_n_15 ;
  wire \wdt_4_reg_571[29]_i_2_n_15 ;
  wire \wdt_4_reg_571[29]_i_3_n_15 ;
  wire \wdt_4_reg_571[2]_i_2_n_15 ;
  wire \wdt_4_reg_571[2]_i_3_n_15 ;
  wire \wdt_4_reg_571[2]_i_4_n_15 ;
  wire \wdt_4_reg_571[2]_i_5_n_15 ;
  wire \wdt_4_reg_571[2]_i_6_n_15 ;
  wire \wdt_4_reg_571[2]_i_7_n_15 ;
  wire \wdt_4_reg_571[30]_i_2_n_15 ;
  wire \wdt_4_reg_571[30]_i_3_n_15 ;
  wire \wdt_4_reg_571[30]_i_4_n_15 ;
  wire \wdt_4_reg_571[31]_i_10_n_15 ;
  wire \wdt_4_reg_571[31]_i_11_n_15 ;
  wire \wdt_4_reg_571[31]_i_2_n_15 ;
  wire \wdt_4_reg_571[31]_i_3_n_15 ;
  wire \wdt_4_reg_571[31]_i_4_n_15 ;
  wire \wdt_4_reg_571[31]_i_5_n_15 ;
  wire \wdt_4_reg_571[31]_i_6_n_15 ;
  wire \wdt_4_reg_571[31]_i_7_n_15 ;
  wire \wdt_4_reg_571[31]_i_8_n_15 ;
  wire \wdt_4_reg_571[31]_i_9_n_15 ;
  wire \wdt_4_reg_571[3]_i_2_n_15 ;
  wire \wdt_4_reg_571[3]_i_3_n_15 ;
  wire \wdt_4_reg_571[3]_i_4_n_15 ;
  wire \wdt_4_reg_571[3]_i_5_n_15 ;
  wire \wdt_4_reg_571[3]_i_6_n_15 ;
  wire \wdt_4_reg_571[3]_i_7_n_15 ;
  wire \wdt_4_reg_571[4]_i_2_n_15 ;
  wire \wdt_4_reg_571[4]_i_3_n_15 ;
  wire \wdt_4_reg_571[4]_i_4_n_15 ;
  wire \wdt_4_reg_571[4]_i_5_n_15 ;
  wire \wdt_4_reg_571[4]_i_6_n_15 ;
  wire \wdt_4_reg_571[5]_i_2_n_15 ;
  wire \wdt_4_reg_571[5]_i_3_n_15 ;
  wire \wdt_4_reg_571[5]_i_4_n_15 ;
  wire \wdt_4_reg_571[5]_i_5_n_15 ;
  wire \wdt_4_reg_571[5]_i_6_n_15 ;
  wire \wdt_4_reg_571[5]_i_7_n_15 ;
  wire \wdt_4_reg_571[6]_i_2_n_15 ;
  wire \wdt_4_reg_571[6]_i_3_n_15 ;
  wire \wdt_4_reg_571[6]_i_4_n_15 ;
  wire \wdt_4_reg_571[6]_i_5_n_15 ;
  wire \wdt_4_reg_571[7]_i_2_n_15 ;
  wire \wdt_4_reg_571[7]_i_3_n_15 ;
  wire \wdt_4_reg_571[7]_i_4_n_15 ;
  wire \wdt_4_reg_571[7]_i_5_n_15 ;
  wire \wdt_4_reg_571[7]_i_6_n_15 ;
  wire \wdt_4_reg_571[7]_i_7_n_15 ;
  wire \wdt_4_reg_571[7]_i_8_n_15 ;
  wire \wdt_4_reg_571[8]_i_2_n_15 ;
  wire \wdt_4_reg_571[8]_i_3_n_15 ;
  wire \wdt_4_reg_571[8]_i_4_n_15 ;
  wire \wdt_4_reg_571[8]_i_5_n_15 ;
  wire \wdt_4_reg_571[8]_i_6_n_15 ;
  wire \wdt_4_reg_571[8]_i_7_n_15 ;
  wire \wdt_4_reg_571[9]_i_2_n_15 ;
  wire \wdt_4_reg_571[9]_i_3_n_15 ;
  wire \wdt_4_reg_571[9]_i_4_n_15 ;
  wire \wdt_4_reg_571[9]_i_5_n_15 ;
  wire \wdt_4_reg_571[9]_i_6_n_15 ;
  wire \wdt_4_reg_571[9]_i_7_n_15 ;
  wire [15:0]wdt_reg_501;
  wire we;
  wire we0;
  wire [3:3]x_sel_fu_171_p3;
  wire [3:1]\NLW_add_reg_616_reg[5]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_reg_616_reg[5]_i_1_O_UNCONNECTED ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_xfOtsuKernel_HistArray_RAM_AUTO_1R1W HistArray_U
       (.ADDRARDADDR(address0),
        .D(wB_1_fu_269_p2),
        .HistArray_q0(HistArray_q0),
        .Q({grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_97,grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_98,grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_99,grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_100,grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_101,grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_102,grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_103,grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_104,grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_105,grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_106,grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_107,grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_108,grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_109,grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_110,grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_111,grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_112,grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_113,grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_114,grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_115,grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_116,grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_117,grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_118,grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_119,grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_120,grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_121,grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_122,grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_123,grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_124,grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_125,grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_126,grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_127,grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_128}),
        .WEA(we0),
        .ap_clk(ap_clk),
        .ce0(ce0),
        .d0(d0),
        .ram_reg_0(add_ln98_fu_275_p2));
  LUT6 #(
    .INIT(64'hFFFFAE0000000000)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(grp_xfOtsuKernel_fu_81_ap_ready),
        .I1(\ap_CS_fsm_reg_n_15_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(ram_reg[3]),
        .I4(ap_done_reg),
        .I5(otsuval_full_n),
        .O(we));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \add121_reg_647[1]_i_1 
       (.I0(add_reg_616[1]),
        .O(add121_fu_479_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add121_reg_647[2]_i_1 
       (.I0(add_reg_616[1]),
        .I1(add_reg_616[2]),
        .O(add121_fu_479_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'h87)) 
    \add121_reg_647[3]_i_1 
       (.I0(add_reg_616[1]),
        .I1(add_reg_616[2]),
        .I2(add_reg_616[3]),
        .O(\add121_reg_647[3]_i_1_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'h15EA)) 
    \add121_reg_647[4]_i_1 
       (.I0(add_reg_616[3]),
        .I1(add_reg_616[2]),
        .I2(add_reg_616[1]),
        .I3(add_reg_616[4]),
        .O(add121_fu_479_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT5 #(
    .INIT(32'h07FFF800)) 
    \add121_reg_647[5]_i_1 
       (.I0(add_reg_616[1]),
        .I1(add_reg_616[2]),
        .I2(add_reg_616[3]),
        .I3(add_reg_616[4]),
        .I4(add_reg_616[5]),
        .O(add121_fu_479_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT5 #(
    .INIT(32'hAA800000)) 
    \add121_reg_647[6]_i_1 
       (.I0(add_reg_616[5]),
        .I1(add_reg_616[1]),
        .I2(add_reg_616[2]),
        .I3(add_reg_616[3]),
        .I4(add_reg_616[4]),
        .O(add121_fu_479_p2[6]));
  FDRE \add121_reg_647_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [2]),
        .D(add_reg_616[0]),
        .Q(add121_reg_647[0]),
        .R(1'b0));
  FDRE \add121_reg_647_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [2]),
        .D(add121_fu_479_p2[1]),
        .Q(add121_reg_647[1]),
        .R(1'b0));
  FDRE \add121_reg_647_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [2]),
        .D(add121_fu_479_p2[2]),
        .Q(add121_reg_647[2]),
        .R(1'b0));
  FDRE \add121_reg_647_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [2]),
        .D(\add121_reg_647[3]_i_1_n_15 ),
        .Q(add121_reg_647[3]),
        .R(1'b0));
  FDRE \add121_reg_647_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [2]),
        .D(add121_fu_479_p2[4]),
        .Q(add121_reg_647[4]),
        .R(1'b0));
  FDRE \add121_reg_647_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [2]),
        .D(add121_fu_479_p2[5]),
        .Q(add121_reg_647[5]),
        .R(1'b0));
  FDRE \add121_reg_647_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [2]),
        .D(add121_fu_479_p2[6]),
        .Q(add121_reg_647[6]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \add_reg_616[2]_i_1 
       (.I0(icmp_ln56_reg_537),
        .I1(icmp_ln53_reg_525),
        .I2(tmp_reg_532[2]),
        .O(\add_reg_616[2]_i_1_n_15 ));
  LUT3 #(
    .INIT(8'h08)) 
    \add_reg_616[5]_i_2 
       (.I0(tmp_reg_532[4]),
        .I1(icmp_ln56_reg_537),
        .I2(icmp_ln53_reg_525),
        .O(\add_reg_616[5]_i_2_n_15 ));
  LUT3 #(
    .INIT(8'h04)) 
    \add_reg_616[5]_i_3 
       (.I0(tmp_reg_532[3]),
        .I1(icmp_ln56_reg_537),
        .I2(icmp_ln53_reg_525),
        .O(\add_reg_616[5]_i_3_n_15 ));
  FDRE \add_reg_616_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [0]),
        .D(tmp_reg_532[0]),
        .Q(add_reg_616[0]),
        .R(\select_ln56_reg_584[4]_i_1_n_15 ));
  FDRE \add_reg_616_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [0]),
        .D(tmp_reg_532[1]),
        .Q(add_reg_616[1]),
        .R(\select_ln56_reg_584[4]_i_1_n_15 ));
  FDRE \add_reg_616_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [0]),
        .D(\add_reg_616[2]_i_1_n_15 ),
        .Q(add_reg_616[2]),
        .R(1'b0));
  FDRE \add_reg_616_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [0]),
        .D(add_fu_425_p2[3]),
        .Q(add_reg_616[3]),
        .R(1'b0));
  FDRE \add_reg_616_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [0]),
        .D(add_fu_425_p2[4]),
        .Q(add_reg_616[4]),
        .R(1'b0));
  FDRE \add_reg_616_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [0]),
        .D(add_fu_425_p2[5]),
        .Q(add_reg_616[5]),
        .R(1'b0));
  CARRY4 \add_reg_616_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\NLW_add_reg_616_reg[5]_i_1_CO_UNCONNECTED [3],add_fu_425_p2[5],\NLW_add_reg_616_reg[5]_i_1_CO_UNCONNECTED [1],\add_reg_616_reg[5]_i_1_n_18 }),
        .CYINIT(\select_ln56_reg_584[2]_i_1_n_15 ),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\NLW_add_reg_616_reg[5]_i_1_O_UNCONNECTED [3:2],add_fu_425_p2[4:3]}),
        .S({1'b0,1'b1,\add_reg_616[5]_i_2_n_15 ,\add_reg_616[5]_i_3_n_15 }));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(\ap_CS_fsm_reg_n_15_[0] ),
        .I2(grp_xfOtsuKernel_fu_81_ap_ready),
        .O(grp_xfOtsuKernel_fu_81_ap_done));
  LUT4 #(
    .INIT(16'h8AFF)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(ram_reg[0]),
        .I1(ap_done_reg),
        .I2(start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_empty_n),
        .I3(\ap_CS_fsm_reg[10]_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'h51FF)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(grp_xfOtsuKernel_fu_81_ap_ready),
        .I1(\ap_CS_fsm_reg_n_15_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(ram_reg[3]),
        .O(\ap_CS_fsm_reg[10]_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(ap_start3_out),
        .I1(\ap_CS_fsm_reg_n_15_[2] ),
        .I2(\ap_CS_fsm_reg_n_15_[1] ),
        .I3(\ap_CS_fsm_reg[8]_0 [0]),
        .I4(ap_CS_fsm_state4),
        .I5(\ap_CS_fsm[1]_i_2_n_15 ),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(ap_CS_fsm_state8),
        .I1(\ap_CS_fsm_reg[8]_0 [2]),
        .I2(ap_CS_fsm_state6),
        .I3(\ap_CS_fsm_reg[8]_0 [1]),
        .I4(grp_xfOtsuKernel_fu_81_ap_ready),
        .I5(ap_CS_fsm_state10),
        .O(\ap_CS_fsm[1]_i_2_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT5 #(
    .INIT(32'hFFFF0B00)) 
    \ap_CS_fsm[6]_i_1__0 
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(\ap_CS_fsm_reg_n_15_[0] ),
        .I2(grp_xfOtsuKernel_fu_81_ap_ready),
        .I3(ram_reg[3]),
        .I4(ram_reg[2]),
        .O(D[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfOtsuKernel_fu_81_ap_done),
        .Q(\ap_CS_fsm_reg_n_15_[0] ),
        .S(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(grp_xfOtsuKernel_fu_81_ap_ready),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg_n_15_[1] ),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_15_[1] ),
        .Q(\ap_CS_fsm_reg_n_15_[2] ),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_15_[2] ),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state4),
        .Q(\ap_CS_fsm_reg[8]_0 [0]),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(\ap_CS_fsm_reg[8]_0 [1]),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(\ap_CS_fsm_reg[8]_0 [2]),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_0));
  LUT4 #(
    .INIT(16'h4404)) 
    ap_done_reg_i_1
       (.I0(otsuval_full_n),
        .I1(ap_rst_n),
        .I2(\ap_CS_fsm_reg[10]_0 ),
        .I3(ap_done_reg),
        .O(full_n_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_Inverse grp_Inverse_fu_81
       (.D(hgt_reg_513),
        .DOADO(grp_Inverse_fu_81_ap_return_0),
        .Q({ap_CS_fsm_state10,ap_CS_fsm_state4}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_95),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter2_reg_0(ap_rst_n_0),
        .grp_Inverse_fu_81_ap_return_1(grp_Inverse_fu_81_ap_return_1),
        .grp_Inverse_fu_81_p_din1(grp_Inverse_fu_81_p_din1),
        .\icmp_ln2991_reg_407_reg[0]_0 (grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_129),
        .\icmp_ln2993_reg_412_reg[0]_0 (grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_149),
        .\icmp_ln2995_reg_417_reg[0]_0 (grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_132),
        .icmp_ln53_fu_171_p2(icmp_ln53_fu_171_p2),
        .icmp_ln56_fu_195_p2(icmp_ln56_fu_195_p2),
        .p_0_in(p_0_in_0),
        .p_1_in(p_1_in),
        .p_2_in(p_2_in),
        .\sub_ln3003_reg_427_pp0_iter2_reg_reg[5]_0 ({grp_Inverse_fu_81_n_45,grp_Inverse_fu_81_n_46,grp_Inverse_fu_81_n_47,grp_Inverse_fu_81_n_48,grp_Inverse_fu_81_n_49,grp_Inverse_fu_81_n_50}),
        .x_sel_fu_171_p3(x_sel_fu_171_p3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_Inverse_18 grp_Inverse_fu_91
       (.Q(\ap_CS_fsm_reg_n_15_[0] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter1_reg_1(ap_rst_n_0),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_start3_out(ap_start3_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101
       (.ADDRARDADDR(ADDRARDADDR),
        .B(grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116_HistArray_address0),
        .D(ap_NS_fsm[6:5]),
        .E(grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101_n_25),
        .Q({ap_CS_fsm_state10,ap_CS_fsm_state8,\ap_CS_fsm_reg[8]_0 [1],ap_CS_fsm_state6,\ap_CS_fsm_reg[8]_0 [0],\ap_CS_fsm_reg_n_15_[0] }),
        .WEA(we0),
        .add_ln84_fu_83_p2(add_ln84_fu_83_p2),
        .add_reg_616(add_reg_616[1:0]),
        .\ap_CS_fsm_reg[7] (address0),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(p_hist_0_ce0),
        .ap_done_cache_reg_0(ap_rst_n_0),
        .ap_loop_init_int_reg(ap_loop_init_int),
        .ap_rst_n(ap_rst_n),
        .buff0_reg(hgt_4_reg_578),
        .d0(d0),
        .grp_fu_652_p_din1(grp_fu_652_p_din1),
        .grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116_ap_start_reg_reg(grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101_n_37),
        .hist_0_address0(hist_0_address0),
        .\i_fu_54_reg[5]_0 (\i_fu_54_reg[5] ),
        .\mul_ln80_reg_340_reg[63]_0 ({grp_fu_652_p2,mul_32ns_32ns_64_2_1_U118_n_63,mul_32ns_32ns_64_2_1_U118_n_64,mul_32ns_32ns_64_2_1_U118_n_65,mul_32ns_32ns_64_2_1_U118_n_66,mul_32ns_32ns_64_2_1_U118_n_67,mul_32ns_32ns_64_2_1_U118_n_68,mul_32ns_32ns_64_2_1_U118_n_69,mul_32ns_32ns_64_2_1_U118_n_70,mul_32ns_32ns_64_2_1_U118_n_71,mul_32ns_32ns_64_2_1_U118_n_72,mul_32ns_32ns_64_2_1_U118_n_73,mul_32ns_32ns_64_2_1_U118_n_74,mul_32ns_32ns_64_2_1_U118_n_75,mul_32ns_32ns_64_2_1_U118_n_76,mul_32ns_32ns_64_2_1_U118_n_77,mul_32ns_32ns_64_2_1_U118_n_78}),
        .ram_reg(ram_reg[3]),
        .ram_reg_0({grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_HistArray_address0[7:2],grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_HistArray_address0[0]}),
        .ram_reg_1(grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_26),
        .ram_reg_2(ap_enable_reg_pp0_iter1_reg),
        .ram_reg_3(grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116_ap_start_reg_reg_0),
        .select_ln56_reg_584(select_ln56_reg_584),
        .\wdt_1_cast_cast_reg_311_reg[31]_0 (wdt_4_reg_571));
  FDRE #(
    .INIT(1'b0)) 
    grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101_ap_start_reg_reg_1),
        .Q(p_hist_0_ce0),
        .R(ap_rst_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_xfOtsuKernel_Pipeline_SUM_LOOP grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116
       (.B(grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116_HistArray_address0),
        .D(ap_NS_fsm[8:7]),
        .HistArray_q0(HistArray_q0[31:0]),
        .Q({ap_CS_fsm_state8,\ap_CS_fsm_reg[8]_0 [1]}),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116_ap_start_reg_reg_0),
        .ap_done_cache_reg_0(ap_rst_n_0),
        .ap_loop_init_int_reg(ap_loop_init_int_0),
        .ap_rst_n(ap_rst_n),
        .grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116_ap_start_reg_reg(add_ln84_fu_83_p2),
        .\i_1_fu_36_reg[5]_0 (\i_1_fu_36_reg[5] ),
        .sum_out(grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116_sum_out));
  FDRE #(
    .INIT(1'b0)) 
    grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116_ap_start_reg_reg_1),
        .Q(grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116_ap_start_reg_reg_0),
        .R(ap_rst_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_xfOtsuKernel_Pipeline_THRESHOLD_LOOP grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122
       (.D({grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_HistArray_address0[7:2],grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_HistArray_address0[0]}),
        .DOADO(grp_Inverse_fu_81_ap_return_0),
        .E(max_val_2_loc_fu_540),
        .HistArray_q0(HistArray_q0),
        .Q(Q),
        .\add_ln98_reg_592_reg[24]_0 (add_ln98_fu_275_p2),
        .add_reg_616(add_reg_616),
        .\ap_CS_fsm_reg[0]_0 (grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_26),
        .\ap_CS_fsm_reg[2]_0 (ap_NS_fsm[10:9]),
        .\ap_CS_fsm_reg[9] (grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_129),
        .\ap_CS_fsm_reg[9]_0 (grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_132),
        .\ap_CS_fsm_reg[9]_1 (grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_149),
        .\ap_CS_fsm_reg[9]_2 ({ap_CS_fsm_state10,\ap_CS_fsm_reg[8]_0 [2],\ap_CS_fsm_reg_n_15_[0] }),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_ap_start_reg_reg_0),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_0),
        .\call_ret_reg_708_1_reg[5]_0 (grp_Inverse_fu_81_ap_return_1),
        .ce0(ce0),
        .\conv106_cast_reg_548_reg[31]_0 (grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116_sum_out),
        .din0(din0),
        .din1(din1),
        .grp_Inverse_fu_146_ap_start_reg_reg_0(grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_95),
        .grp_Inverse_fu_81_p_din1(grp_Inverse_fu_81_p_din1),
        .grp_fu_652_p_din0(grp_fu_652_p_din0),
        .grp_fu_652_p_din1(grp_fu_652_p_din1),
        .grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_ap_start_reg_reg(ap_enable_reg_pp0_iter0),
        .\icmp_ln92_reg_570_reg[0]_0 (\icmp_ln92_reg_570_reg[0] ),
        .p_0_in(p_0_in_0),
        .p_1_in(p_1_in),
        .p_2_in(p_2_in),
        .ram_reg(grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101_n_37),
        .\reg_179_reg[63]_0 ({grp_fu_652_p2,mul_32ns_32ns_64_2_1_U118_n_63,mul_32ns_32ns_64_2_1_U118_n_64,mul_32ns_32ns_64_2_1_U118_n_65,mul_32ns_32ns_64_2_1_U118_n_66,mul_32ns_32ns_64_2_1_U118_n_67,mul_32ns_32ns_64_2_1_U118_n_68,mul_32ns_32ns_64_2_1_U118_n_69,mul_32ns_32ns_64_2_1_U118_n_70,mul_32ns_32ns_64_2_1_U118_n_71,mul_32ns_32ns_64_2_1_U118_n_72,mul_32ns_32ns_64_2_1_U118_n_73,mul_32ns_32ns_64_2_1_U118_n_74,mul_32ns_32ns_64_2_1_U118_n_75,mul_32ns_32ns_64_2_1_U118_n_76,mul_32ns_32ns_64_2_1_U118_n_77,mul_32ns_32ns_64_2_1_U118_n_78}),
        .\sext_ln100_cast_reg_538_reg[1]_0 (icmp_ln99_fu_295_p2),
        .\sh_prom122_cast_cast_cast_cast_cast_cast_reg_543_reg[6]_0 (add121_reg_647),
        .tmp_product__0(total),
        .\trunc_ln101_reg_616_pp0_iter9_reg_reg[7]__0_0 (grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_max_val_2_out),
        .\wB_1_reg_584_reg[31]_0 (wB_1_fu_269_p2),
        .\wB_fu_70_reg[31]_0 ({grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_97,grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_98,grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_99,grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_100,grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_101,grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_102,grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_103,grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_104,grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_105,grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_106,grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_107,grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_108,grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_109,grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_110,grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_111,grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_112,grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_113,grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_114,grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_115,grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_116,grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_117,grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_118,grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_119,grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_120,grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_121,grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_122,grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_123,grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_124,grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_125,grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_126,grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_127,grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_n_128}),
        .x_sel_fu_171_p3(x_sel_fu_171_p3));
  FDRE #(
    .INIT(1'b0)) 
    grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_ap_start_reg_reg_1),
        .Q(grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_ap_start_reg_reg_0),
        .R(ap_rst_n_0));
  LUT3 #(
    .INIT(8'hBA)) 
    grp_xfOtsuKernel_fu_81_ap_start_reg_i_1
       (.I0(ram_reg[2]),
        .I1(grp_xfOtsuKernel_fu_81_ap_ready),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .O(\ap_CS_fsm_reg[5]_0 ));
  FDRE \hgt_4_reg_578_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [0]),
        .D(hgt_reg_513[2]),
        .Q(hgt_4_reg_578[0]),
        .R(1'b0));
  FDRE \hgt_4_reg_578_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [0]),
        .D(hgt_reg_513[12]),
        .Q(hgt_4_reg_578[10]),
        .R(1'b0));
  FDRE \hgt_4_reg_578_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [0]),
        .D(hgt_reg_513[13]),
        .Q(hgt_4_reg_578[11]),
        .R(1'b0));
  FDRE \hgt_4_reg_578_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [0]),
        .D(hgt_reg_513[14]),
        .Q(hgt_4_reg_578[12]),
        .R(1'b0));
  FDRE \hgt_4_reg_578_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [0]),
        .D(hgt_reg_513[15]),
        .Q(hgt_4_reg_578[13]),
        .R(1'b0));
  FDRE \hgt_4_reg_578_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [0]),
        .D(hgt_reg_513[3]),
        .Q(hgt_4_reg_578[1]),
        .R(1'b0));
  FDRE \hgt_4_reg_578_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [0]),
        .D(hgt_reg_513[4]),
        .Q(hgt_4_reg_578[2]),
        .R(1'b0));
  FDRE \hgt_4_reg_578_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [0]),
        .D(hgt_reg_513[5]),
        .Q(hgt_4_reg_578[3]),
        .R(1'b0));
  FDRE \hgt_4_reg_578_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [0]),
        .D(hgt_reg_513[6]),
        .Q(hgt_4_reg_578[4]),
        .R(1'b0));
  FDRE \hgt_4_reg_578_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [0]),
        .D(hgt_reg_513[7]),
        .Q(hgt_4_reg_578[5]),
        .R(1'b0));
  FDRE \hgt_4_reg_578_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [0]),
        .D(hgt_reg_513[8]),
        .Q(hgt_4_reg_578[6]),
        .R(1'b0));
  FDRE \hgt_4_reg_578_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [0]),
        .D(hgt_reg_513[9]),
        .Q(hgt_4_reg_578[7]),
        .R(1'b0));
  FDRE \hgt_4_reg_578_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [0]),
        .D(hgt_reg_513[10]),
        .Q(hgt_4_reg_578[8]),
        .R(1'b0));
  FDRE \hgt_4_reg_578_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [0]),
        .D(hgt_reg_513[11]),
        .Q(hgt_4_reg_578[9]),
        .R(1'b0));
  FDRE \icmp_ln53_reg_525_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(icmp_ln53_fu_171_p2),
        .Q(icmp_ln53_reg_525),
        .R(1'b0));
  FDRE \icmp_ln56_reg_537_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(icmp_ln56_fu_195_p2),
        .Q(icmp_ln56_reg_537),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'h55DFFFFF)) 
    \mOutPtr[1]_i_2 
       (.I0(ram_reg[3]),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(\ap_CS_fsm_reg_n_15_[0] ),
        .I3(grp_xfOtsuKernel_fu_81_ap_ready),
        .I4(start_for_OtsuThreshold_0_1080_1920_1_0_2_U0_empty_n),
        .O(\ap_CS_fsm_reg[6]_0 ));
  FDRE \max_val_2_loc_fu_54_reg[0] 
       (.C(ap_clk),
        .CE(max_val_2_loc_fu_540),
        .D(grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_max_val_2_out[0]),
        .Q(ap_return[0]),
        .R(1'b0));
  FDRE \max_val_2_loc_fu_54_reg[1] 
       (.C(ap_clk),
        .CE(max_val_2_loc_fu_540),
        .D(grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_max_val_2_out[1]),
        .Q(ap_return[1]),
        .R(1'b0));
  FDRE \max_val_2_loc_fu_54_reg[2] 
       (.C(ap_clk),
        .CE(max_val_2_loc_fu_540),
        .D(grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_max_val_2_out[2]),
        .Q(ap_return[2]),
        .R(1'b0));
  FDRE \max_val_2_loc_fu_54_reg[3] 
       (.C(ap_clk),
        .CE(max_val_2_loc_fu_540),
        .D(grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_max_val_2_out[3]),
        .Q(ap_return[3]),
        .R(1'b0));
  FDRE \max_val_2_loc_fu_54_reg[4] 
       (.C(ap_clk),
        .CE(max_val_2_loc_fu_540),
        .D(grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_max_val_2_out[4]),
        .Q(ap_return[4]),
        .R(1'b0));
  FDRE \max_val_2_loc_fu_54_reg[5] 
       (.C(ap_clk),
        .CE(max_val_2_loc_fu_540),
        .D(grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_max_val_2_out[5]),
        .Q(ap_return[5]),
        .R(1'b0));
  FDRE \max_val_2_loc_fu_54_reg[6] 
       (.C(ap_clk),
        .CE(max_val_2_loc_fu_540),
        .D(grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_max_val_2_out[6]),
        .Q(ap_return[6]),
        .R(1'b0));
  FDRE \max_val_2_loc_fu_54_reg[7] 
       (.C(ap_clk),
        .CE(max_val_2_loc_fu_540),
        .D(grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_max_val_2_out[7]),
        .Q(ap_return[7]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_mul_25s_25s_25_1_1 mul_25s_25s_25_1_1_U116
       (.D({tmp_product0_out,mul_25s_25s_25_1_1_U116_n_23,mul_25s_25s_25_1_1_U116_n_24,mul_25s_25s_25_1_1_U116_n_25,mul_25s_25s_25_1_1_U116_n_26,mul_25s_25s_25_1_1_U116_n_27,mul_25s_25s_25_1_1_U116_n_28,mul_25s_25s_25_1_1_U116_n_29,mul_25s_25s_25_1_1_U116_n_30,mul_25s_25s_25_1_1_U116_n_31,mul_25s_25s_25_1_1_U116_n_32,mul_25s_25s_25_1_1_U116_n_33,mul_25s_25s_25_1_1_U116_n_34,mul_25s_25s_25_1_1_U116_n_35,mul_25s_25s_25_1_1_U116_n_36,mul_25s_25s_25_1_1_U116_n_37,mul_25s_25s_25_1_1_U116_n_38,mul_25s_25s_25_1_1_U116_n_39}),
        .DI(tmp_product__1_carry__0_i_1_n_15),
        .Q({ap_CS_fsm_state8,\ap_CS_fsm_reg[8]_0 [1],ap_CS_fsm_state6}),
        .S(tmp_product__1_carry__0_i_2_n_15),
        .add_reg_616(add_reg_616[1:0]),
        .\add_reg_616_reg[0] (trunc_ln72_1_fu_456_p1),
        .ap_clk(ap_clk),
        .select_ln56_reg_584(select_ln56_reg_584),
        .tmp_product_0(buff0[28:12]),
        .tmp_product__29_carry_0(trunc_ln72_1_reg_623),
        .tmp_product__29_carry_i_4_0(tmp_product__17_carry__0_i_1_n_15),
        .tmp_product_i_55_0(wdt_4_reg_571[24:0]),
        .trunc_ln72_reg_633(trunc_ln72_reg_633));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_mul_32ns_32ns_64_2_1 mul_32ns_32ns_64_2_1_U118
       (.ap_clk(ap_clk),
        .buff0_reg__0_0({grp_fu_652_p2,mul_32ns_32ns_64_2_1_U118_n_63,mul_32ns_32ns_64_2_1_U118_n_64,mul_32ns_32ns_64_2_1_U118_n_65,mul_32ns_32ns_64_2_1_U118_n_66,mul_32ns_32ns_64_2_1_U118_n_67,mul_32ns_32ns_64_2_1_U118_n_68,mul_32ns_32ns_64_2_1_U118_n_69,mul_32ns_32ns_64_2_1_U118_n_70,mul_32ns_32ns_64_2_1_U118_n_71,mul_32ns_32ns_64_2_1_U118_n_72,mul_32ns_32ns_64_2_1_U118_n_73,mul_32ns_32ns_64_2_1_U118_n_74,mul_32ns_32ns_64_2_1_U118_n_75,mul_32ns_32ns_64_2_1_U118_n_76,mul_32ns_32ns_64_2_1_U118_n_77,mul_32ns_32ns_64_2_1_U118_n_78}),
        .din0(din0),
        .din1(din1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_mul_32s_12ns_32_2_1 mul_32s_12ns_32_2_1_U117
       (.E(grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101_n_25),
        .Q(hgt_4_reg_578),
        .ap_clk(ap_clk),
        .\buff0_reg[31]_0 (buff0));
  FDRE \mul_ln71_reg_628_reg[29] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [1]),
        .D(buff0[29]),
        .Q(mul_ln71_reg_628[29]),
        .R(1'b0));
  FDRE \mul_ln71_reg_628_reg[30] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [1]),
        .D(buff0[30]),
        .Q(mul_ln71_reg_628[30]),
        .R(1'b0));
  FDRE \mul_ln71_reg_628_reg[31] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [1]),
        .D(buff0[31]),
        .Q(mul_ln71_reg_628[31]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hB888)) 
    ram_reg_i_1__2
       (.I0(p_hist_0_ce0),
        .I1(ram_reg[3]),
        .I2(hist_0_we0),
        .I3(ram_reg[1]),
        .O(grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101_ap_start_reg_reg_0));
  LUT3 #(
    .INIT(8'hFB)) 
    \select_ln56_reg_584[2]_i_1 
       (.I0(tmp_reg_532[2]),
        .I1(icmp_ln56_reg_537),
        .I2(icmp_ln53_reg_525),
        .O(\select_ln56_reg_584[2]_i_1_n_15 ));
  LUT3 #(
    .INIT(8'hFB)) 
    \select_ln56_reg_584[3]_i_1 
       (.I0(icmp_ln53_reg_525),
        .I1(icmp_ln56_reg_537),
        .I2(tmp_reg_532[3]),
        .O(\select_ln56_reg_584[3]_i_1_n_15 ));
  LUT3 #(
    .INIT(8'hD0)) 
    \select_ln56_reg_584[4]_i_1 
       (.I0(icmp_ln56_reg_537),
        .I1(icmp_ln53_reg_525),
        .I2(\ap_CS_fsm_reg[8]_0 [0]),
        .O(\select_ln56_reg_584[4]_i_1_n_15 ));
  FDRE \select_ln56_reg_584_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [0]),
        .D(\select_ln56_reg_584[2]_i_1_n_15 ),
        .Q(select_ln56_reg_584[2]),
        .R(1'b0));
  FDRE \select_ln56_reg_584_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [0]),
        .D(\select_ln56_reg_584[3]_i_1_n_15 ),
        .Q(select_ln56_reg_584[3]),
        .R(1'b0));
  FDRE \select_ln56_reg_584_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [0]),
        .D(tmp_reg_532[4]),
        .Q(select_ln56_reg_584[4]),
        .R(\select_ln56_reg_584[4]_i_1_n_15 ));
  FDRE \sub_ln57_reg_543_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_Inverse_fu_81_ap_return_1[0]),
        .Q(sub_ln57_reg_543[0]),
        .R(1'b0));
  FDRE \sub_ln57_reg_543_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_Inverse_fu_81_n_50),
        .Q(sub_ln57_reg_543[1]),
        .R(1'b0));
  FDRE \sub_ln57_reg_543_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_Inverse_fu_81_n_49),
        .Q(sub_ln57_reg_543[2]),
        .R(1'b0));
  FDRE \sub_ln57_reg_543_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_Inverse_fu_81_n_48),
        .Q(sub_ln57_reg_543[3]),
        .R(1'b0));
  FDRE \sub_ln57_reg_543_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_Inverse_fu_81_n_47),
        .Q(sub_ln57_reg_543[4]),
        .R(1'b0));
  FDRE \sub_ln57_reg_543_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_Inverse_fu_81_n_46),
        .Q(sub_ln57_reg_543[5]),
        .R(1'b0));
  FDRE \sub_ln57_reg_543_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_Inverse_fu_81_n_45),
        .Q(sub_ln57_reg_543[6]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__17_carry__0_i_1
       (.I0(trunc_ln72_1_reg_623[4]),
        .I1(trunc_ln72_reg_633[18]),
        .I2(trunc_ln72_1_reg_623[5]),
        .I3(trunc_ln72_reg_633[19]),
        .O(tmp_product__17_carry__0_i_1_n_15));
  LUT4 #(
    .INIT(16'h8000)) 
    tmp_product__1_carry__0_i_1
       (.I0(trunc_ln72_reg_633[19]),
        .I1(trunc_ln72_1_reg_623[1]),
        .I2(trunc_ln72_reg_633[18]),
        .I3(trunc_ln72_1_reg_623[2]),
        .O(tmp_product__1_carry__0_i_1_n_15));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__1_carry__0_i_2
       (.I0(trunc_ln72_1_reg_623[1]),
        .I1(trunc_ln72_reg_633[18]),
        .I2(trunc_ln72_1_reg_623[2]),
        .I3(trunc_ln72_reg_633[19]),
        .O(tmp_product__1_carry__0_i_2_n_15));
  FDRE \tmp_reg_532_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_Inverse_fu_81_ap_return_1[1]),
        .Q(tmp_reg_532[0]),
        .R(1'b0));
  FDRE \tmp_reg_532_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_Inverse_fu_81_ap_return_1[2]),
        .Q(tmp_reg_532[1]),
        .R(1'b0));
  FDRE \tmp_reg_532_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_Inverse_fu_81_ap_return_1[3]),
        .Q(tmp_reg_532[2]),
        .R(1'b0));
  FDRE \tmp_reg_532_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_Inverse_fu_81_ap_return_1[4]),
        .Q(tmp_reg_532[3]),
        .R(1'b0));
  FDRE \tmp_reg_532_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_Inverse_fu_81_ap_return_1[5]),
        .Q(tmp_reg_532[4]),
        .R(1'b0));
  FDRE \total_reg_641_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [2]),
        .D(mul_25s_25s_25_1_1_U116_n_39),
        .Q(total[0]),
        .R(1'b0));
  FDRE \total_reg_641_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [2]),
        .D(mul_25s_25s_25_1_1_U116_n_29),
        .Q(total[10]),
        .R(1'b0));
  FDRE \total_reg_641_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [2]),
        .D(mul_25s_25s_25_1_1_U116_n_28),
        .Q(total[11]),
        .R(1'b0));
  FDRE \total_reg_641_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [2]),
        .D(mul_25s_25s_25_1_1_U116_n_27),
        .Q(total[12]),
        .R(1'b0));
  FDRE \total_reg_641_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [2]),
        .D(mul_25s_25s_25_1_1_U116_n_26),
        .Q(total[13]),
        .R(1'b0));
  FDRE \total_reg_641_reg[14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [2]),
        .D(mul_25s_25s_25_1_1_U116_n_25),
        .Q(total[14]),
        .R(1'b0));
  FDRE \total_reg_641_reg[15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [2]),
        .D(mul_25s_25s_25_1_1_U116_n_24),
        .Q(total[15]),
        .R(1'b0));
  FDRE \total_reg_641_reg[16] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [2]),
        .D(mul_25s_25s_25_1_1_U116_n_23),
        .Q(total[16]),
        .R(1'b0));
  FDRE \total_reg_641_reg[17] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [2]),
        .D(tmp_product0_out[0]),
        .Q(total[17]),
        .R(1'b0));
  FDRE \total_reg_641_reg[18] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [2]),
        .D(tmp_product0_out[1]),
        .Q(total[18]),
        .R(1'b0));
  FDRE \total_reg_641_reg[19] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [2]),
        .D(tmp_product0_out[2]),
        .Q(total[19]),
        .R(1'b0));
  FDRE \total_reg_641_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [2]),
        .D(mul_25s_25s_25_1_1_U116_n_38),
        .Q(total[1]),
        .R(1'b0));
  FDRE \total_reg_641_reg[20] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [2]),
        .D(tmp_product0_out[3]),
        .Q(total[20]),
        .R(1'b0));
  FDRE \total_reg_641_reg[21] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [2]),
        .D(tmp_product0_out[4]),
        .Q(total[21]),
        .R(1'b0));
  FDRE \total_reg_641_reg[22] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [2]),
        .D(tmp_product0_out[5]),
        .Q(total[22]),
        .R(1'b0));
  FDRE \total_reg_641_reg[23] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [2]),
        .D(tmp_product0_out[6]),
        .Q(total[23]),
        .R(1'b0));
  FDRE \total_reg_641_reg[24] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [2]),
        .D(tmp_product0_out[7]),
        .Q(total[24]),
        .R(1'b0));
  FDRE \total_reg_641_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [2]),
        .D(mul_25s_25s_25_1_1_U116_n_37),
        .Q(total[2]),
        .R(1'b0));
  FDRE \total_reg_641_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [2]),
        .D(mul_25s_25s_25_1_1_U116_n_36),
        .Q(total[3]),
        .R(1'b0));
  FDRE \total_reg_641_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [2]),
        .D(mul_25s_25s_25_1_1_U116_n_35),
        .Q(total[4]),
        .R(1'b0));
  FDRE \total_reg_641_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [2]),
        .D(mul_25s_25s_25_1_1_U116_n_34),
        .Q(total[5]),
        .R(1'b0));
  FDRE \total_reg_641_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [2]),
        .D(mul_25s_25s_25_1_1_U116_n_33),
        .Q(total[6]),
        .R(1'b0));
  FDRE \total_reg_641_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [2]),
        .D(mul_25s_25s_25_1_1_U116_n_32),
        .Q(total[7]),
        .R(1'b0));
  FDRE \total_reg_641_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [2]),
        .D(mul_25s_25s_25_1_1_U116_n_31),
        .Q(total[8]),
        .R(1'b0));
  FDRE \total_reg_641_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [2]),
        .D(mul_25s_25s_25_1_1_U116_n_30),
        .Q(total[9]),
        .R(1'b0));
  FDRE \trunc_ln72_1_reg_623_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(trunc_ln72_1_fu_456_p1[0]),
        .Q(trunc_ln72_1_reg_623[0]),
        .R(1'b0));
  FDRE \trunc_ln72_1_reg_623_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(trunc_ln72_1_fu_456_p1[1]),
        .Q(trunc_ln72_1_reg_623[1]),
        .R(1'b0));
  FDRE \trunc_ln72_1_reg_623_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(trunc_ln72_1_fu_456_p1[2]),
        .Q(trunc_ln72_1_reg_623[2]),
        .R(1'b0));
  FDRE \trunc_ln72_1_reg_623_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(trunc_ln72_1_fu_456_p1[3]),
        .Q(trunc_ln72_1_reg_623[3]),
        .R(1'b0));
  FDRE \trunc_ln72_1_reg_623_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(trunc_ln72_1_fu_456_p1[4]),
        .Q(trunc_ln72_1_reg_623[4]),
        .R(1'b0));
  FDRE \trunc_ln72_1_reg_623_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(trunc_ln72_1_fu_456_p1[5]),
        .Q(trunc_ln72_1_reg_623[5]),
        .R(1'b0));
  FDRE \trunc_ln72_1_reg_623_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(trunc_ln72_1_fu_456_p1[6]),
        .Q(trunc_ln72_1_reg_623[6]),
        .R(1'b0));
  FDRE \trunc_ln72_1_reg_623_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(trunc_ln72_1_fu_456_p1[7]),
        .Q(trunc_ln72_1_reg_623[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln72_reg_633[17]_i_1 
       (.I0(mul_ln71_reg_628[29]),
        .I1(ap_CS_fsm_state8),
        .I2(trunc_ln72_reg_633[17]),
        .O(\trunc_ln72_reg_633[17]_i_1_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln72_reg_633[18]_i_1 
       (.I0(mul_ln71_reg_628[30]),
        .I1(ap_CS_fsm_state8),
        .I2(trunc_ln72_reg_633[18]),
        .O(\trunc_ln72_reg_633[18]_i_1_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln72_reg_633[19]_i_1 
       (.I0(mul_ln71_reg_628[31]),
        .I1(ap_CS_fsm_state8),
        .I2(trunc_ln72_reg_633[19]),
        .O(\trunc_ln72_reg_633[19]_i_1_n_15 ));
  FDRE \trunc_ln72_reg_633_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln72_reg_633[17]_i_1_n_15 ),
        .Q(trunc_ln72_reg_633[17]),
        .R(1'b0));
  FDRE \trunc_ln72_reg_633_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln72_reg_633[18]_i_1_n_15 ),
        .Q(trunc_ln72_reg_633[18]),
        .R(1'b0));
  FDRE \trunc_ln72_reg_633_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln72_reg_633[19]_i_1_n_15 ),
        .Q(trunc_ln72_reg_633[19]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFEA00EA00EA00)) 
    \wdt_4_reg_571[0]_i_1 
       (.I0(\wdt_4_reg_571[0]_i_2_n_15 ),
        .I1(sub_ln57_reg_543[0]),
        .I2(\wdt_4_reg_571[1]_i_2_n_15 ),
        .I3(\wdt_4_reg_571[0]_i_3_n_15 ),
        .I4(wdt_reg_501[0]),
        .I5(\wdt_4_reg_571[0]_i_4_n_15 ),
        .O(wdt_4_fu_292_p3[0]));
  LUT6 #(
    .INIT(64'hF0F0F0F0FFF0F8F8)) 
    \wdt_4_reg_571[0]_i_2 
       (.I0(tmp_reg_532[1]),
        .I1(\wdt_4_reg_571[2]_i_6_n_15 ),
        .I2(\wdt_4_reg_571[0]_i_5_n_15 ),
        .I3(\wdt_4_reg_571[2]_i_5_n_15 ),
        .I4(tmp_reg_532[0]),
        .I5(sub_ln57_reg_543[0]),
        .O(\wdt_4_reg_571[0]_i_2_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'h7800)) 
    \wdt_4_reg_571[0]_i_3 
       (.I0(tmp_reg_532[2]),
        .I1(tmp_reg_532[3]),
        .I2(tmp_reg_532[4]),
        .I3(icmp_ln53_reg_525),
        .O(\wdt_4_reg_571[0]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'h00000000FFFF0002)) 
    \wdt_4_reg_571[0]_i_4 
       (.I0(\wdt_4_reg_571[2]_i_4_n_15 ),
        .I1(sub_ln57_reg_543[6]),
        .I2(sub_ln57_reg_543[5]),
        .I3(sub_ln57_reg_543[0]),
        .I4(icmp_ln56_reg_537),
        .I5(icmp_ln53_reg_525),
        .O(\wdt_4_reg_571[0]_i_4_n_15 ));
  LUT6 #(
    .INIT(64'h0000000088F88888)) 
    \wdt_4_reg_571[0]_i_5 
       (.I0(\wdt_4_reg_571[15]_i_4_n_15 ),
        .I1(wdt_reg_501[0]),
        .I2(\wdt_4_reg_571[0]_i_6_n_15 ),
        .I3(tmp_reg_532[0]),
        .I4(wdt_reg_501[8]),
        .I5(sub_ln57_reg_543[0]),
        .O(\wdt_4_reg_571[0]_i_5_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \wdt_4_reg_571[0]_i_6 
       (.I0(tmp_reg_532[2]),
        .I1(tmp_reg_532[3]),
        .I2(tmp_reg_532[1]),
        .O(\wdt_4_reg_571[0]_i_6_n_15 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \wdt_4_reg_571[10]_i_1 
       (.I0(\wdt_4_reg_571[10]_i_2_n_15 ),
        .I1(\wdt_4_reg_571[13]_i_3_n_15 ),
        .I2(\wdt_4_reg_571[10]_i_3_n_15 ),
        .I3(\wdt_4_reg_571[31]_i_4_n_15 ),
        .I4(\wdt_4_reg_571[10]_i_4_n_15 ),
        .O(wdt_4_fu_292_p3[10]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \wdt_4_reg_571[10]_i_2 
       (.I0(wdt_reg_501[10]),
        .I1(p_0_in),
        .I2(\wdt_4_reg_571[30]_i_3_n_15 ),
        .I3(\wdt_4_reg_571[11]_i_4_n_15 ),
        .I4(\wdt_4_reg_571[11]_i_3_n_15 ),
        .I5(\wdt_4_reg_571[8]_i_3_n_15 ),
        .O(\wdt_4_reg_571[10]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h00CC0000F0AA0000)) 
    \wdt_4_reg_571[10]_i_3 
       (.I0(wdt_reg_501[10]),
        .I1(wdt_reg_501[12]),
        .I2(wdt_reg_501[14]),
        .I3(tmp_reg_532[1]),
        .I4(\wdt_4_reg_571[11]_i_5_n_15 ),
        .I5(tmp_reg_532[0]),
        .O(\wdt_4_reg_571[10]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'hBBBAABAAABAAABAA)) 
    \wdt_4_reg_571[10]_i_4 
       (.I0(\wdt_4_reg_571[10]_i_5_n_15 ),
        .I1(sub_ln57_reg_543[2]),
        .I2(sub_ln57_reg_543[1]),
        .I3(\wdt_4_reg_571[16]_i_3_n_15 ),
        .I4(\wdt_4_reg_571[10]_i_6_n_15 ),
        .I5(wdt_reg_501[7]),
        .O(\wdt_4_reg_571[10]_i_4_n_15 ));
  LUT6 #(
    .INIT(64'h000000000000AC00)) 
    \wdt_4_reg_571[10]_i_5 
       (.I0(wdt_reg_501[3]),
        .I1(wdt_reg_501[5]),
        .I2(sub_ln57_reg_543[1]),
        .I3(sub_ln57_reg_543[2]),
        .I4(sub_ln57_reg_543[4]),
        .I5(sub_ln57_reg_543[3]),
        .O(\wdt_4_reg_571[10]_i_5_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \wdt_4_reg_571[10]_i_6 
       (.I0(sub_ln57_reg_543[3]),
        .I1(sub_ln57_reg_543[4]),
        .O(\wdt_4_reg_571[10]_i_6_n_15 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \wdt_4_reg_571[11]_i_1 
       (.I0(\wdt_4_reg_571[11]_i_2_n_15 ),
        .I1(\wdt_4_reg_571[13]_i_3_n_15 ),
        .I2(\wdt_4_reg_571[11]_i_3_n_15 ),
        .I3(\wdt_4_reg_571[31]_i_4_n_15 ),
        .I4(\wdt_4_reg_571[11]_i_4_n_15 ),
        .O(wdt_4_fu_292_p3[11]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \wdt_4_reg_571[11]_i_2 
       (.I0(wdt_reg_501[11]),
        .I1(p_0_in),
        .I2(\wdt_4_reg_571[30]_i_3_n_15 ),
        .I3(\wdt_4_reg_571[12]_i_4_n_15 ),
        .I4(\wdt_4_reg_571[12]_i_3_n_15 ),
        .I5(\wdt_4_reg_571[8]_i_3_n_15 ),
        .O(\wdt_4_reg_571[11]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h00CC0000F0AA0000)) 
    \wdt_4_reg_571[11]_i_3 
       (.I0(wdt_reg_501[11]),
        .I1(wdt_reg_501[13]),
        .I2(wdt_reg_501[15]),
        .I3(tmp_reg_532[1]),
        .I4(\wdt_4_reg_571[11]_i_5_n_15 ),
        .I5(tmp_reg_532[0]),
        .O(\wdt_4_reg_571[11]_i_3_n_15 ));
  LUT5 #(
    .INIT(32'hBBBAABAA)) 
    \wdt_4_reg_571[11]_i_4 
       (.I0(\wdt_4_reg_571[11]_i_6_n_15 ),
        .I1(sub_ln57_reg_543[2]),
        .I2(sub_ln57_reg_543[1]),
        .I3(\wdt_4_reg_571[17]_i_3_n_15 ),
        .I4(\wdt_4_reg_571[15]_i_6_n_15 ),
        .O(\wdt_4_reg_571[11]_i_4_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \wdt_4_reg_571[11]_i_5 
       (.I0(tmp_reg_532[3]),
        .I1(tmp_reg_532[2]),
        .O(\wdt_4_reg_571[11]_i_5_n_15 ));
  LUT6 #(
    .INIT(64'h000000000000AC00)) 
    \wdt_4_reg_571[11]_i_6 
       (.I0(wdt_reg_501[4]),
        .I1(wdt_reg_501[6]),
        .I2(sub_ln57_reg_543[1]),
        .I3(sub_ln57_reg_543[2]),
        .I4(sub_ln57_reg_543[4]),
        .I5(sub_ln57_reg_543[3]),
        .O(\wdt_4_reg_571[11]_i_6_n_15 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \wdt_4_reg_571[12]_i_1 
       (.I0(\wdt_4_reg_571[12]_i_2_n_15 ),
        .I1(\wdt_4_reg_571[13]_i_3_n_15 ),
        .I2(\wdt_4_reg_571[12]_i_3_n_15 ),
        .I3(\wdt_4_reg_571[31]_i_4_n_15 ),
        .I4(\wdt_4_reg_571[12]_i_4_n_15 ),
        .O(wdt_4_fu_292_p3[12]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \wdt_4_reg_571[12]_i_2 
       (.I0(wdt_reg_501[12]),
        .I1(p_0_in),
        .I2(\wdt_4_reg_571[30]_i_3_n_15 ),
        .I3(\wdt_4_reg_571[13]_i_5_n_15 ),
        .I4(\wdt_4_reg_571[13]_i_4_n_15 ),
        .I5(\wdt_4_reg_571[8]_i_3_n_15 ),
        .O(\wdt_4_reg_571[12]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h0A0000000C000000)) 
    \wdt_4_reg_571[12]_i_3 
       (.I0(wdt_reg_501[14]),
        .I1(wdt_reg_501[12]),
        .I2(tmp_reg_532[1]),
        .I3(tmp_reg_532[3]),
        .I4(tmp_reg_532[2]),
        .I5(tmp_reg_532[0]),
        .O(\wdt_4_reg_571[12]_i_3_n_15 ));
  LUT5 #(
    .INIT(32'hBBBAABAA)) 
    \wdt_4_reg_571[12]_i_4 
       (.I0(\wdt_4_reg_571[12]_i_6_n_15 ),
        .I1(sub_ln57_reg_543[2]),
        .I2(sub_ln57_reg_543[1]),
        .I3(\wdt_4_reg_571[18]_i_3_n_15 ),
        .I4(\wdt_4_reg_571[16]_i_3_n_15 ),
        .O(\wdt_4_reg_571[12]_i_4_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \wdt_4_reg_571[12]_i_5 
       (.I0(icmp_ln53_reg_525),
        .I1(icmp_ln56_reg_537),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h000000000000AC00)) 
    \wdt_4_reg_571[12]_i_6 
       (.I0(wdt_reg_501[5]),
        .I1(wdt_reg_501[7]),
        .I2(sub_ln57_reg_543[1]),
        .I3(sub_ln57_reg_543[2]),
        .I4(sub_ln57_reg_543[4]),
        .I5(sub_ln57_reg_543[3]),
        .O(\wdt_4_reg_571[12]_i_6_n_15 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \wdt_4_reg_571[13]_i_1 
       (.I0(\wdt_4_reg_571[13]_i_2_n_15 ),
        .I1(\wdt_4_reg_571[13]_i_3_n_15 ),
        .I2(\wdt_4_reg_571[13]_i_4_n_15 ),
        .I3(\wdt_4_reg_571[31]_i_4_n_15 ),
        .I4(\wdt_4_reg_571[13]_i_5_n_15 ),
        .O(wdt_4_fu_292_p3[13]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF080808)) 
    \wdt_4_reg_571[13]_i_2 
       (.I0(wdt_reg_501[13]),
        .I1(icmp_ln56_reg_537),
        .I2(icmp_ln53_reg_525),
        .I3(\wdt_4_reg_571[30]_i_3_n_15 ),
        .I4(\wdt_4_reg_571[14]_i_3_n_15 ),
        .I5(\wdt_4_reg_571[13]_i_6_n_15 ),
        .O(\wdt_4_reg_571[13]_i_2_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT5 #(
    .INIT(32'h00002888)) 
    \wdt_4_reg_571[13]_i_3 
       (.I0(icmp_ln53_reg_525),
        .I1(tmp_reg_532[4]),
        .I2(tmp_reg_532[3]),
        .I3(tmp_reg_532[2]),
        .I4(sub_ln57_reg_543[0]),
        .O(\wdt_4_reg_571[13]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'h0A0000000C000000)) 
    \wdt_4_reg_571[13]_i_4 
       (.I0(wdt_reg_501[15]),
        .I1(wdt_reg_501[13]),
        .I2(tmp_reg_532[1]),
        .I3(tmp_reg_532[3]),
        .I4(tmp_reg_532[2]),
        .I5(tmp_reg_532[0]),
        .O(\wdt_4_reg_571[13]_i_4_n_15 ));
  LUT6 #(
    .INIT(64'hCFEFCFECCCEFCCEC)) 
    \wdt_4_reg_571[13]_i_5 
       (.I0(\wdt_4_reg_571[15]_i_6_n_15 ),
        .I1(\wdt_4_reg_571[13]_i_7_n_15 ),
        .I2(sub_ln57_reg_543[2]),
        .I3(sub_ln57_reg_543[1]),
        .I4(\wdt_4_reg_571[19]_i_3_n_15 ),
        .I5(\wdt_4_reg_571[17]_i_3_n_15 ),
        .O(\wdt_4_reg_571[13]_i_5_n_15 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \wdt_4_reg_571[13]_i_6 
       (.I0(wdt_reg_501[14]),
        .I1(tmp_reg_532[1]),
        .I2(tmp_reg_532[3]),
        .I3(tmp_reg_532[2]),
        .I4(tmp_reg_532[0]),
        .I5(\wdt_4_reg_571[8]_i_3_n_15 ),
        .O(\wdt_4_reg_571[13]_i_6_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    \wdt_4_reg_571[13]_i_7 
       (.I0(sub_ln57_reg_543[3]),
        .I1(sub_ln57_reg_543[4]),
        .I2(sub_ln57_reg_543[1]),
        .I3(sub_ln57_reg_543[2]),
        .I4(wdt_reg_501[6]),
        .O(\wdt_4_reg_571[13]_i_7_n_15 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \wdt_4_reg_571[14]_i_1 
       (.I0(\wdt_4_reg_571[14]_i_2_n_15 ),
        .I1(\wdt_4_reg_571[15]_i_2_n_15 ),
        .I2(wdt_reg_501[14]),
        .I3(\wdt_4_reg_571[30]_i_3_n_15 ),
        .I4(\wdt_4_reg_571[15]_i_3_n_15 ),
        .O(wdt_4_fu_292_p3[14]));
  LUT5 #(
    .INIT(32'hFF808080)) 
    \wdt_4_reg_571[14]_i_2 
       (.I0(\wdt_4_reg_571[8]_i_3_n_15 ),
        .I1(\wdt_4_reg_571[15]_i_4_n_15 ),
        .I2(wdt_reg_501[15]),
        .I3(\wdt_4_reg_571[14]_i_3_n_15 ),
        .I4(\wdt_4_reg_571[31]_i_4_n_15 ),
        .O(\wdt_4_reg_571[14]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'hCFEFCFECCCEFCCEC)) 
    \wdt_4_reg_571[14]_i_3 
       (.I0(\wdt_4_reg_571[16]_i_3_n_15 ),
        .I1(\wdt_4_reg_571[14]_i_4_n_15 ),
        .I2(sub_ln57_reg_543[2]),
        .I3(sub_ln57_reg_543[1]),
        .I4(\wdt_4_reg_571[20]_i_3_n_15 ),
        .I5(\wdt_4_reg_571[18]_i_3_n_15 ),
        .O(\wdt_4_reg_571[14]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    \wdt_4_reg_571[14]_i_4 
       (.I0(sub_ln57_reg_543[3]),
        .I1(sub_ln57_reg_543[4]),
        .I2(sub_ln57_reg_543[1]),
        .I3(sub_ln57_reg_543[2]),
        .I4(wdt_reg_501[7]),
        .O(\wdt_4_reg_571[14]_i_4_n_15 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wdt_4_reg_571[15]_i_1 
       (.I0(\wdt_4_reg_571[15]_i_2_n_15 ),
        .I1(wdt_reg_501[15]),
        .I2(\wdt_4_reg_571[30]_i_3_n_15 ),
        .I3(\wdt_4_reg_571[16]_i_2_n_15 ),
        .I4(\wdt_4_reg_571[15]_i_3_n_15 ),
        .I5(\wdt_4_reg_571[31]_i_4_n_15 ),
        .O(wdt_4_fu_292_p3[15]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT5 #(
    .INIT(32'h0808FF08)) 
    \wdt_4_reg_571[15]_i_2 
       (.I0(\wdt_4_reg_571[15]_i_4_n_15 ),
        .I1(\wdt_4_reg_571[15]_i_5_n_15 ),
        .I2(sub_ln57_reg_543[0]),
        .I3(icmp_ln56_reg_537),
        .I4(icmp_ln53_reg_525),
        .O(\wdt_4_reg_571[15]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \wdt_4_reg_571[15]_i_3 
       (.I0(\wdt_4_reg_571[17]_i_3_n_15 ),
        .I1(\wdt_4_reg_571[15]_i_6_n_15 ),
        .I2(sub_ln57_reg_543[2]),
        .I3(sub_ln57_reg_543[1]),
        .I4(\wdt_4_reg_571[21]_i_3_n_15 ),
        .I5(\wdt_4_reg_571[19]_i_3_n_15 ),
        .O(\wdt_4_reg_571[15]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \wdt_4_reg_571[15]_i_4 
       (.I0(tmp_reg_532[1]),
        .I1(tmp_reg_532[3]),
        .I2(tmp_reg_532[2]),
        .I3(tmp_reg_532[0]),
        .O(\wdt_4_reg_571[15]_i_4_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'h6A00)) 
    \wdt_4_reg_571[15]_i_5 
       (.I0(tmp_reg_532[4]),
        .I1(tmp_reg_532[3]),
        .I2(tmp_reg_532[2]),
        .I3(icmp_ln53_reg_525),
        .O(\wdt_4_reg_571[15]_i_5_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'h00AC)) 
    \wdt_4_reg_571[15]_i_6 
       (.I0(wdt_reg_501[0]),
        .I1(wdt_reg_501[8]),
        .I2(sub_ln57_reg_543[3]),
        .I3(sub_ln57_reg_543[4]),
        .O(\wdt_4_reg_571[15]_i_6_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \wdt_4_reg_571[16]_i_1 
       (.I0(\wdt_4_reg_571[16]_i_2_n_15 ),
        .I1(\wdt_4_reg_571[31]_i_4_n_15 ),
        .I2(\wdt_4_reg_571[17]_i_2_n_15 ),
        .I3(\wdt_4_reg_571[30]_i_3_n_15 ),
        .O(wdt_4_fu_292_p3[16]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \wdt_4_reg_571[16]_i_2 
       (.I0(\wdt_4_reg_571[18]_i_3_n_15 ),
        .I1(\wdt_4_reg_571[16]_i_3_n_15 ),
        .I2(sub_ln57_reg_543[2]),
        .I3(sub_ln57_reg_543[1]),
        .I4(\wdt_4_reg_571[22]_i_3_n_15 ),
        .I5(\wdt_4_reg_571[20]_i_3_n_15 ),
        .O(\wdt_4_reg_571[16]_i_2_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'h00AC)) 
    \wdt_4_reg_571[16]_i_3 
       (.I0(wdt_reg_501[1]),
        .I1(wdt_reg_501[9]),
        .I2(sub_ln57_reg_543[3]),
        .I3(sub_ln57_reg_543[4]),
        .O(\wdt_4_reg_571[16]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \wdt_4_reg_571[17]_i_1 
       (.I0(\wdt_4_reg_571[17]_i_2_n_15 ),
        .I1(\wdt_4_reg_571[31]_i_4_n_15 ),
        .I2(\wdt_4_reg_571[18]_i_2_n_15 ),
        .I3(\wdt_4_reg_571[30]_i_3_n_15 ),
        .O(wdt_4_fu_292_p3[17]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \wdt_4_reg_571[17]_i_2 
       (.I0(\wdt_4_reg_571[19]_i_3_n_15 ),
        .I1(\wdt_4_reg_571[17]_i_3_n_15 ),
        .I2(sub_ln57_reg_543[2]),
        .I3(sub_ln57_reg_543[1]),
        .I4(\wdt_4_reg_571[23]_i_3_n_15 ),
        .I5(\wdt_4_reg_571[21]_i_3_n_15 ),
        .O(\wdt_4_reg_571[17]_i_2_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'h00AC)) 
    \wdt_4_reg_571[17]_i_3 
       (.I0(wdt_reg_501[2]),
        .I1(wdt_reg_501[10]),
        .I2(sub_ln57_reg_543[3]),
        .I3(sub_ln57_reg_543[4]),
        .O(\wdt_4_reg_571[17]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \wdt_4_reg_571[18]_i_1 
       (.I0(\wdt_4_reg_571[18]_i_2_n_15 ),
        .I1(\wdt_4_reg_571[31]_i_4_n_15 ),
        .I2(\wdt_4_reg_571[19]_i_2_n_15 ),
        .I3(\wdt_4_reg_571[30]_i_3_n_15 ),
        .O(wdt_4_fu_292_p3[18]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \wdt_4_reg_571[18]_i_2 
       (.I0(\wdt_4_reg_571[20]_i_3_n_15 ),
        .I1(\wdt_4_reg_571[18]_i_3_n_15 ),
        .I2(sub_ln57_reg_543[2]),
        .I3(sub_ln57_reg_543[1]),
        .I4(\wdt_4_reg_571[24]_i_3_n_15 ),
        .I5(\wdt_4_reg_571[22]_i_3_n_15 ),
        .O(\wdt_4_reg_571[18]_i_2_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'h00AC)) 
    \wdt_4_reg_571[18]_i_3 
       (.I0(wdt_reg_501[3]),
        .I1(wdt_reg_501[11]),
        .I2(sub_ln57_reg_543[3]),
        .I3(sub_ln57_reg_543[4]),
        .O(\wdt_4_reg_571[18]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \wdt_4_reg_571[19]_i_1 
       (.I0(\wdt_4_reg_571[19]_i_2_n_15 ),
        .I1(\wdt_4_reg_571[31]_i_4_n_15 ),
        .I2(\wdt_4_reg_571[20]_i_2_n_15 ),
        .I3(\wdt_4_reg_571[30]_i_3_n_15 ),
        .O(wdt_4_fu_292_p3[19]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \wdt_4_reg_571[19]_i_2 
       (.I0(\wdt_4_reg_571[21]_i_3_n_15 ),
        .I1(\wdt_4_reg_571[19]_i_3_n_15 ),
        .I2(sub_ln57_reg_543[2]),
        .I3(sub_ln57_reg_543[1]),
        .I4(\wdt_4_reg_571[25]_i_3_n_15 ),
        .I5(\wdt_4_reg_571[23]_i_3_n_15 ),
        .O(\wdt_4_reg_571[19]_i_2_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'h00AC)) 
    \wdt_4_reg_571[19]_i_3 
       (.I0(wdt_reg_501[4]),
        .I1(wdt_reg_501[12]),
        .I2(sub_ln57_reg_543[3]),
        .I3(sub_ln57_reg_543[4]),
        .O(\wdt_4_reg_571[19]_i_3_n_15 ));
  LUT5 #(
    .INIT(32'hFFF8F8F8)) 
    \wdt_4_reg_571[1]_i_1 
       (.I0(\wdt_4_reg_571[13]_i_3_n_15 ),
        .I1(\wdt_4_reg_571[1]_i_2_n_15 ),
        .I2(\wdt_4_reg_571[1]_i_3_n_15 ),
        .I3(\wdt_4_reg_571[2]_i_3_n_15 ),
        .I4(\wdt_4_reg_571[8]_i_3_n_15 ),
        .O(wdt_4_fu_292_p3[1]));
  LUT5 #(
    .INIT(32'hFFF8F0F8)) 
    \wdt_4_reg_571[1]_i_2 
       (.I0(tmp_reg_532[1]),
        .I1(\wdt_4_reg_571[3]_i_6_n_15 ),
        .I2(\wdt_4_reg_571[1]_i_4_n_15 ),
        .I3(tmp_reg_532[0]),
        .I4(\wdt_4_reg_571[3]_i_5_n_15 ),
        .O(\wdt_4_reg_571[1]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'hA000C000CCCCCCCC)) 
    \wdt_4_reg_571[1]_i_3 
       (.I0(wdt_reg_501[0]),
        .I1(wdt_reg_501[1]),
        .I2(\wdt_4_reg_571[2]_i_4_n_15 ),
        .I3(\wdt_4_reg_571[1]_i_5_n_15 ),
        .I4(sub_ln57_reg_543[0]),
        .I5(p_0_in),
        .O(\wdt_4_reg_571[1]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'h000000000A00000C)) 
    \wdt_4_reg_571[1]_i_4 
       (.I0(wdt_reg_501[1]),
        .I1(wdt_reg_501[9]),
        .I2(tmp_reg_532[1]),
        .I3(tmp_reg_532[3]),
        .I4(tmp_reg_532[2]),
        .I5(tmp_reg_532[0]),
        .O(\wdt_4_reg_571[1]_i_4_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \wdt_4_reg_571[1]_i_5 
       (.I0(sub_ln57_reg_543[5]),
        .I1(sub_ln57_reg_543[6]),
        .I2(icmp_ln53_reg_525),
        .O(\wdt_4_reg_571[1]_i_5_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \wdt_4_reg_571[20]_i_1 
       (.I0(\wdt_4_reg_571[20]_i_2_n_15 ),
        .I1(\wdt_4_reg_571[31]_i_4_n_15 ),
        .I2(\wdt_4_reg_571[21]_i_2_n_15 ),
        .I3(\wdt_4_reg_571[30]_i_3_n_15 ),
        .O(wdt_4_fu_292_p3[20]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \wdt_4_reg_571[20]_i_2 
       (.I0(\wdt_4_reg_571[22]_i_3_n_15 ),
        .I1(\wdt_4_reg_571[20]_i_3_n_15 ),
        .I2(sub_ln57_reg_543[2]),
        .I3(sub_ln57_reg_543[1]),
        .I4(\wdt_4_reg_571[26]_i_3_n_15 ),
        .I5(\wdt_4_reg_571[24]_i_3_n_15 ),
        .O(\wdt_4_reg_571[20]_i_2_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'h00AC)) 
    \wdt_4_reg_571[20]_i_3 
       (.I0(wdt_reg_501[5]),
        .I1(wdt_reg_501[13]),
        .I2(sub_ln57_reg_543[3]),
        .I3(sub_ln57_reg_543[4]),
        .O(\wdt_4_reg_571[20]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \wdt_4_reg_571[21]_i_1 
       (.I0(\wdt_4_reg_571[21]_i_2_n_15 ),
        .I1(\wdt_4_reg_571[31]_i_4_n_15 ),
        .I2(\wdt_4_reg_571[22]_i_2_n_15 ),
        .I3(\wdt_4_reg_571[30]_i_3_n_15 ),
        .O(wdt_4_fu_292_p3[21]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \wdt_4_reg_571[21]_i_2 
       (.I0(\wdt_4_reg_571[23]_i_3_n_15 ),
        .I1(\wdt_4_reg_571[21]_i_3_n_15 ),
        .I2(sub_ln57_reg_543[2]),
        .I3(sub_ln57_reg_543[1]),
        .I4(\wdt_4_reg_571[27]_i_3_n_15 ),
        .I5(\wdt_4_reg_571[25]_i_3_n_15 ),
        .O(\wdt_4_reg_571[21]_i_2_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'h00AC)) 
    \wdt_4_reg_571[21]_i_3 
       (.I0(wdt_reg_501[6]),
        .I1(wdt_reg_501[14]),
        .I2(sub_ln57_reg_543[3]),
        .I3(sub_ln57_reg_543[4]),
        .O(\wdt_4_reg_571[21]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \wdt_4_reg_571[22]_i_1 
       (.I0(\wdt_4_reg_571[22]_i_2_n_15 ),
        .I1(\wdt_4_reg_571[31]_i_4_n_15 ),
        .I2(\wdt_4_reg_571[23]_i_2_n_15 ),
        .I3(\wdt_4_reg_571[30]_i_3_n_15 ),
        .O(wdt_4_fu_292_p3[22]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \wdt_4_reg_571[22]_i_2 
       (.I0(\wdt_4_reg_571[24]_i_3_n_15 ),
        .I1(\wdt_4_reg_571[22]_i_3_n_15 ),
        .I2(sub_ln57_reg_543[2]),
        .I3(sub_ln57_reg_543[1]),
        .I4(\wdt_4_reg_571[28]_i_3_n_15 ),
        .I5(\wdt_4_reg_571[26]_i_3_n_15 ),
        .O(\wdt_4_reg_571[22]_i_2_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'h00AC)) 
    \wdt_4_reg_571[22]_i_3 
       (.I0(wdt_reg_501[7]),
        .I1(wdt_reg_501[15]),
        .I2(sub_ln57_reg_543[3]),
        .I3(sub_ln57_reg_543[4]),
        .O(\wdt_4_reg_571[22]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \wdt_4_reg_571[23]_i_1 
       (.I0(\wdt_4_reg_571[23]_i_2_n_15 ),
        .I1(\wdt_4_reg_571[31]_i_4_n_15 ),
        .I2(\wdt_4_reg_571[24]_i_2_n_15 ),
        .I3(\wdt_4_reg_571[30]_i_3_n_15 ),
        .O(wdt_4_fu_292_p3[23]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \wdt_4_reg_571[23]_i_2 
       (.I0(\wdt_4_reg_571[25]_i_3_n_15 ),
        .I1(\wdt_4_reg_571[23]_i_3_n_15 ),
        .I2(sub_ln57_reg_543[2]),
        .I3(sub_ln57_reg_543[1]),
        .I4(\wdt_4_reg_571[29]_i_3_n_15 ),
        .I5(\wdt_4_reg_571[27]_i_3_n_15 ),
        .O(\wdt_4_reg_571[23]_i_2_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'h0AC0)) 
    \wdt_4_reg_571[23]_i_3 
       (.I0(wdt_reg_501[0]),
        .I1(wdt_reg_501[8]),
        .I2(sub_ln57_reg_543[3]),
        .I3(sub_ln57_reg_543[4]),
        .O(\wdt_4_reg_571[23]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \wdt_4_reg_571[24]_i_1 
       (.I0(\wdt_4_reg_571[24]_i_2_n_15 ),
        .I1(\wdt_4_reg_571[31]_i_4_n_15 ),
        .I2(\wdt_4_reg_571[25]_i_2_n_15 ),
        .I3(\wdt_4_reg_571[30]_i_3_n_15 ),
        .O(wdt_4_fu_292_p3[24]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \wdt_4_reg_571[24]_i_2 
       (.I0(\wdt_4_reg_571[26]_i_3_n_15 ),
        .I1(\wdt_4_reg_571[24]_i_3_n_15 ),
        .I2(sub_ln57_reg_543[2]),
        .I3(sub_ln57_reg_543[1]),
        .I4(\wdt_4_reg_571[30]_i_4_n_15 ),
        .I5(\wdt_4_reg_571[28]_i_3_n_15 ),
        .O(\wdt_4_reg_571[24]_i_2_n_15 ));
  LUT4 #(
    .INIT(16'h0AC0)) 
    \wdt_4_reg_571[24]_i_3 
       (.I0(wdt_reg_501[1]),
        .I1(wdt_reg_501[9]),
        .I2(sub_ln57_reg_543[3]),
        .I3(sub_ln57_reg_543[4]),
        .O(\wdt_4_reg_571[24]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \wdt_4_reg_571[25]_i_1 
       (.I0(\wdt_4_reg_571[25]_i_2_n_15 ),
        .I1(\wdt_4_reg_571[31]_i_4_n_15 ),
        .I2(\wdt_4_reg_571[26]_i_2_n_15 ),
        .I3(\wdt_4_reg_571[30]_i_3_n_15 ),
        .O(wdt_4_fu_292_p3[25]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \wdt_4_reg_571[25]_i_2 
       (.I0(\wdt_4_reg_571[27]_i_3_n_15 ),
        .I1(\wdt_4_reg_571[25]_i_3_n_15 ),
        .I2(sub_ln57_reg_543[2]),
        .I3(sub_ln57_reg_543[1]),
        .I4(\wdt_4_reg_571[31]_i_8_n_15 ),
        .I5(\wdt_4_reg_571[29]_i_3_n_15 ),
        .O(\wdt_4_reg_571[25]_i_2_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'h0AC0)) 
    \wdt_4_reg_571[25]_i_3 
       (.I0(wdt_reg_501[2]),
        .I1(wdt_reg_501[10]),
        .I2(sub_ln57_reg_543[3]),
        .I3(sub_ln57_reg_543[4]),
        .O(\wdt_4_reg_571[25]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \wdt_4_reg_571[26]_i_1 
       (.I0(\wdt_4_reg_571[26]_i_2_n_15 ),
        .I1(\wdt_4_reg_571[31]_i_4_n_15 ),
        .I2(\wdt_4_reg_571[27]_i_2_n_15 ),
        .I3(\wdt_4_reg_571[30]_i_3_n_15 ),
        .O(wdt_4_fu_292_p3[26]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \wdt_4_reg_571[26]_i_2 
       (.I0(\wdt_4_reg_571[28]_i_3_n_15 ),
        .I1(\wdt_4_reg_571[26]_i_3_n_15 ),
        .I2(\wdt_4_reg_571[28]_i_4_n_15 ),
        .I3(sub_ln57_reg_543[2]),
        .I4(sub_ln57_reg_543[1]),
        .I5(\wdt_4_reg_571[30]_i_4_n_15 ),
        .O(\wdt_4_reg_571[26]_i_2_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'h0AC0)) 
    \wdt_4_reg_571[26]_i_3 
       (.I0(wdt_reg_501[3]),
        .I1(wdt_reg_501[11]),
        .I2(sub_ln57_reg_543[3]),
        .I3(sub_ln57_reg_543[4]),
        .O(\wdt_4_reg_571[26]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \wdt_4_reg_571[27]_i_1 
       (.I0(\wdt_4_reg_571[27]_i_2_n_15 ),
        .I1(\wdt_4_reg_571[31]_i_4_n_15 ),
        .I2(\wdt_4_reg_571[28]_i_2_n_15 ),
        .I3(\wdt_4_reg_571[30]_i_3_n_15 ),
        .O(wdt_4_fu_292_p3[27]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \wdt_4_reg_571[27]_i_2 
       (.I0(\wdt_4_reg_571[29]_i_3_n_15 ),
        .I1(\wdt_4_reg_571[27]_i_3_n_15 ),
        .I2(sub_ln57_reg_543[2]),
        .I3(sub_ln57_reg_543[1]),
        .I4(\wdt_4_reg_571[31]_i_10_n_15 ),
        .I5(\wdt_4_reg_571[31]_i_8_n_15 ),
        .O(\wdt_4_reg_571[27]_i_2_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'h0AC0)) 
    \wdt_4_reg_571[27]_i_3 
       (.I0(wdt_reg_501[4]),
        .I1(wdt_reg_501[12]),
        .I2(sub_ln57_reg_543[3]),
        .I3(sub_ln57_reg_543[4]),
        .O(\wdt_4_reg_571[27]_i_3_n_15 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \wdt_4_reg_571[28]_i_1 
       (.I0(\wdt_4_reg_571[28]_i_2_n_15 ),
        .I1(\wdt_4_reg_571[31]_i_4_n_15 ),
        .I2(\wdt_4_reg_571[29]_i_2_n_15 ),
        .I3(\wdt_4_reg_571[30]_i_3_n_15 ),
        .O(wdt_4_fu_292_p3[28]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \wdt_4_reg_571[28]_i_2 
       (.I0(\wdt_4_reg_571[30]_i_4_n_15 ),
        .I1(\wdt_4_reg_571[28]_i_3_n_15 ),
        .I2(sub_ln57_reg_543[2]),
        .I3(sub_ln57_reg_543[1]),
        .I4(\wdt_4_reg_571[31]_i_6_n_15 ),
        .I5(\wdt_4_reg_571[28]_i_4_n_15 ),
        .O(\wdt_4_reg_571[28]_i_2_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'h0AC0)) 
    \wdt_4_reg_571[28]_i_3 
       (.I0(wdt_reg_501[5]),
        .I1(wdt_reg_501[13]),
        .I2(sub_ln57_reg_543[3]),
        .I3(sub_ln57_reg_543[4]),
        .O(\wdt_4_reg_571[28]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'hA0C0)) 
    \wdt_4_reg_571[28]_i_4 
       (.I0(wdt_reg_501[1]),
        .I1(wdt_reg_501[9]),
        .I2(sub_ln57_reg_543[4]),
        .I3(sub_ln57_reg_543[3]),
        .O(\wdt_4_reg_571[28]_i_4_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \wdt_4_reg_571[29]_i_1 
       (.I0(\wdt_4_reg_571[29]_i_2_n_15 ),
        .I1(\wdt_4_reg_571[31]_i_4_n_15 ),
        .I2(\wdt_4_reg_571[30]_i_2_n_15 ),
        .I3(\wdt_4_reg_571[30]_i_3_n_15 ),
        .O(wdt_4_fu_292_p3[29]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \wdt_4_reg_571[29]_i_2 
       (.I0(\wdt_4_reg_571[31]_i_8_n_15 ),
        .I1(\wdt_4_reg_571[29]_i_3_n_15 ),
        .I2(\wdt_4_reg_571[31]_i_11_n_15 ),
        .I3(sub_ln57_reg_543[2]),
        .I4(sub_ln57_reg_543[1]),
        .I5(\wdt_4_reg_571[31]_i_10_n_15 ),
        .O(\wdt_4_reg_571[29]_i_2_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'h0AC0)) 
    \wdt_4_reg_571[29]_i_3 
       (.I0(wdt_reg_501[6]),
        .I1(wdt_reg_501[14]),
        .I2(sub_ln57_reg_543[3]),
        .I3(sub_ln57_reg_543[4]),
        .O(\wdt_4_reg_571[29]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \wdt_4_reg_571[2]_i_1 
       (.I0(\wdt_4_reg_571[2]_i_2_n_15 ),
        .I1(\wdt_4_reg_571[13]_i_3_n_15 ),
        .I2(\wdt_4_reg_571[2]_i_3_n_15 ),
        .I3(wdt_reg_501[1]),
        .I4(\wdt_4_reg_571[2]_i_4_n_15 ),
        .I5(\wdt_4_reg_571[31]_i_4_n_15 ),
        .O(wdt_4_fu_292_p3[2]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \wdt_4_reg_571[2]_i_2 
       (.I0(wdt_reg_501[2]),
        .I1(p_0_in),
        .I2(\wdt_4_reg_571[30]_i_3_n_15 ),
        .I3(\wdt_4_reg_571[3]_i_4_n_15 ),
        .I4(\wdt_4_reg_571[3]_i_3_n_15 ),
        .I5(\wdt_4_reg_571[8]_i_3_n_15 ),
        .O(\wdt_4_reg_571[2]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'hFFFF2E222E222E22)) 
    \wdt_4_reg_571[2]_i_3 
       (.I0(\wdt_4_reg_571[2]_i_5_n_15 ),
        .I1(tmp_reg_532[0]),
        .I2(tmp_reg_532[1]),
        .I3(\wdt_4_reg_571[2]_i_6_n_15 ),
        .I4(wdt_reg_501[8]),
        .I5(\wdt_4_reg_571[5]_i_5_n_15 ),
        .O(\wdt_4_reg_571[2]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \wdt_4_reg_571[2]_i_4 
       (.I0(sub_ln57_reg_543[2]),
        .I1(sub_ln57_reg_543[1]),
        .I2(sub_ln57_reg_543[4]),
        .I3(sub_ln57_reg_543[3]),
        .O(\wdt_4_reg_571[2]_i_4_n_15 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFC0804000)) 
    \wdt_4_reg_571[2]_i_5 
       (.I0(tmp_reg_532[1]),
        .I1(tmp_reg_532[3]),
        .I2(tmp_reg_532[2]),
        .I3(wdt_reg_501[2]),
        .I4(wdt_reg_501[6]),
        .I5(\wdt_4_reg_571[2]_i_7_n_15 ),
        .O(\wdt_4_reg_571[2]_i_5_n_15 ));
  LUT4 #(
    .INIT(16'hA00C)) 
    \wdt_4_reg_571[2]_i_6 
       (.I0(wdt_reg_501[4]),
        .I1(wdt_reg_501[12]),
        .I2(tmp_reg_532[3]),
        .I3(tmp_reg_532[2]),
        .O(\wdt_4_reg_571[2]_i_6_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT5 #(
    .INIT(32'h000A000C)) 
    \wdt_4_reg_571[2]_i_7 
       (.I0(wdt_reg_501[14]),
        .I1(wdt_reg_501[10]),
        .I2(tmp_reg_532[2]),
        .I3(tmp_reg_532[3]),
        .I4(tmp_reg_532[1]),
        .O(\wdt_4_reg_571[2]_i_7_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \wdt_4_reg_571[30]_i_1 
       (.I0(\wdt_4_reg_571[30]_i_2_n_15 ),
        .I1(\wdt_4_reg_571[31]_i_4_n_15 ),
        .I2(\wdt_4_reg_571[31]_i_3_n_15 ),
        .I3(\wdt_4_reg_571[30]_i_3_n_15 ),
        .O(wdt_4_fu_292_p3[30]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \wdt_4_reg_571[30]_i_2 
       (.I0(\wdt_4_reg_571[31]_i_7_n_15 ),
        .I1(\wdt_4_reg_571[31]_i_6_n_15 ),
        .I2(\wdt_4_reg_571[30]_i_4_n_15 ),
        .I3(sub_ln57_reg_543[1]),
        .I4(sub_ln57_reg_543[2]),
        .O(\wdt_4_reg_571[30]_i_2_n_15 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \wdt_4_reg_571[30]_i_3 
       (.I0(icmp_ln53_reg_525),
        .I1(icmp_ln56_reg_537),
        .I2(sub_ln57_reg_543[5]),
        .I3(sub_ln57_reg_543[6]),
        .I4(sub_ln57_reg_543[0]),
        .O(\wdt_4_reg_571[30]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'h0AC0)) 
    \wdt_4_reg_571[30]_i_4 
       (.I0(wdt_reg_501[7]),
        .I1(wdt_reg_501[15]),
        .I2(sub_ln57_reg_543[3]),
        .I3(sub_ln57_reg_543[4]),
        .O(\wdt_4_reg_571[30]_i_4_n_15 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \wdt_4_reg_571[31]_i_1 
       (.I0(\wdt_4_reg_571[31]_i_2_n_15 ),
        .I1(\wdt_4_reg_571[31]_i_3_n_15 ),
        .I2(\wdt_4_reg_571[31]_i_4_n_15 ),
        .O(wdt_4_fu_292_p3[31]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \wdt_4_reg_571[31]_i_10 
       (.I0(wdt_reg_501[2]),
        .I1(wdt_reg_501[10]),
        .I2(sub_ln57_reg_543[4]),
        .I3(sub_ln57_reg_543[3]),
        .O(\wdt_4_reg_571[31]_i_10_n_15 ));
  LUT4 #(
    .INIT(16'hCA00)) 
    \wdt_4_reg_571[31]_i_11 
       (.I0(wdt_reg_501[12]),
        .I1(wdt_reg_501[4]),
        .I2(sub_ln57_reg_543[3]),
        .I3(sub_ln57_reg_543[4]),
        .O(\wdt_4_reg_571[31]_i_11_n_15 ));
  LUT6 #(
    .INIT(64'hFFAA0000EAEA0000)) 
    \wdt_4_reg_571[31]_i_2 
       (.I0(\wdt_4_reg_571[31]_i_5_n_15 ),
        .I1(sub_ln57_reg_543[2]),
        .I2(\wdt_4_reg_571[31]_i_6_n_15 ),
        .I3(\wdt_4_reg_571[31]_i_7_n_15 ),
        .I4(\wdt_4_reg_571[30]_i_3_n_15 ),
        .I5(sub_ln57_reg_543[1]),
        .O(\wdt_4_reg_571[31]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'hEFFCECFCEFCCECCC)) 
    \wdt_4_reg_571[31]_i_3 
       (.I0(\wdt_4_reg_571[31]_i_8_n_15 ),
        .I1(\wdt_4_reg_571[31]_i_9_n_15 ),
        .I2(sub_ln57_reg_543[1]),
        .I3(sub_ln57_reg_543[2]),
        .I4(\wdt_4_reg_571[31]_i_10_n_15 ),
        .I5(\wdt_4_reg_571[31]_i_11_n_15 ),
        .O(\wdt_4_reg_571[31]_i_3_n_15 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \wdt_4_reg_571[31]_i_4 
       (.I0(icmp_ln53_reg_525),
        .I1(icmp_ln56_reg_537),
        .I2(sub_ln57_reg_543[5]),
        .I3(sub_ln57_reg_543[6]),
        .I4(sub_ln57_reg_543[0]),
        .O(\wdt_4_reg_571[31]_i_4_n_15 ));
  LUT6 #(
    .INIT(64'h000000000000A280)) 
    \wdt_4_reg_571[31]_i_5 
       (.I0(sub_ln57_reg_543[4]),
        .I1(sub_ln57_reg_543[3]),
        .I2(wdt_reg_501[7]),
        .I3(wdt_reg_501[15]),
        .I4(sub_ln57_reg_543[2]),
        .I5(sub_ln57_reg_543[1]),
        .O(\wdt_4_reg_571[31]_i_5_n_15 ));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \wdt_4_reg_571[31]_i_6 
       (.I0(wdt_reg_501[3]),
        .I1(wdt_reg_501[11]),
        .I2(sub_ln57_reg_543[4]),
        .I3(sub_ln57_reg_543[3]),
        .O(\wdt_4_reg_571[31]_i_6_n_15 ));
  LUT6 #(
    .INIT(64'hFFFFE0200000E020)) 
    \wdt_4_reg_571[31]_i_7 
       (.I0(wdt_reg_501[13]),
        .I1(sub_ln57_reg_543[3]),
        .I2(sub_ln57_reg_543[4]),
        .I3(wdt_reg_501[5]),
        .I4(sub_ln57_reg_543[2]),
        .I5(\wdt_4_reg_571[28]_i_4_n_15 ),
        .O(\wdt_4_reg_571[31]_i_7_n_15 ));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \wdt_4_reg_571[31]_i_8 
       (.I0(wdt_reg_501[0]),
        .I1(wdt_reg_501[8]),
        .I2(sub_ln57_reg_543[4]),
        .I3(sub_ln57_reg_543[3]),
        .O(\wdt_4_reg_571[31]_i_8_n_15 ));
  LUT6 #(
    .INIT(64'h0203000002000000)) 
    \wdt_4_reg_571[31]_i_9 
       (.I0(wdt_reg_501[6]),
        .I1(sub_ln57_reg_543[1]),
        .I2(sub_ln57_reg_543[2]),
        .I3(sub_ln57_reg_543[3]),
        .I4(sub_ln57_reg_543[4]),
        .I5(wdt_reg_501[14]),
        .O(\wdt_4_reg_571[31]_i_9_n_15 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \wdt_4_reg_571[3]_i_1 
       (.I0(\wdt_4_reg_571[3]_i_2_n_15 ),
        .I1(\wdt_4_reg_571[13]_i_3_n_15 ),
        .I2(\wdt_4_reg_571[3]_i_3_n_15 ),
        .I3(\wdt_4_reg_571[31]_i_4_n_15 ),
        .I4(\wdt_4_reg_571[3]_i_4_n_15 ),
        .O(wdt_4_fu_292_p3[3]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \wdt_4_reg_571[3]_i_2 
       (.I0(wdt_reg_501[3]),
        .I1(p_0_in),
        .I2(\wdt_4_reg_571[30]_i_3_n_15 ),
        .I3(\wdt_4_reg_571[4]_i_6_n_15 ),
        .I4(\wdt_4_reg_571[4]_i_2_n_15 ),
        .I5(\wdt_4_reg_571[8]_i_3_n_15 ),
        .O(\wdt_4_reg_571[3]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'hFFFF2E222E222E22)) 
    \wdt_4_reg_571[3]_i_3 
       (.I0(\wdt_4_reg_571[3]_i_5_n_15 ),
        .I1(tmp_reg_532[0]),
        .I2(tmp_reg_532[1]),
        .I3(\wdt_4_reg_571[3]_i_6_n_15 ),
        .I4(wdt_reg_501[9]),
        .I5(\wdt_4_reg_571[5]_i_5_n_15 ),
        .O(\wdt_4_reg_571[3]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'h0000000000000A0C)) 
    \wdt_4_reg_571[3]_i_4 
       (.I0(wdt_reg_501[0]),
        .I1(wdt_reg_501[2]),
        .I2(sub_ln57_reg_543[2]),
        .I3(sub_ln57_reg_543[1]),
        .I4(sub_ln57_reg_543[4]),
        .I5(sub_ln57_reg_543[3]),
        .O(\wdt_4_reg_571[3]_i_4_n_15 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFC0804000)) 
    \wdt_4_reg_571[3]_i_5 
       (.I0(tmp_reg_532[1]),
        .I1(tmp_reg_532[3]),
        .I2(tmp_reg_532[2]),
        .I3(wdt_reg_501[3]),
        .I4(wdt_reg_501[7]),
        .I5(\wdt_4_reg_571[3]_i_7_n_15 ),
        .O(\wdt_4_reg_571[3]_i_5_n_15 ));
  LUT4 #(
    .INIT(16'hA00C)) 
    \wdt_4_reg_571[3]_i_6 
       (.I0(wdt_reg_501[5]),
        .I1(wdt_reg_501[13]),
        .I2(tmp_reg_532[3]),
        .I3(tmp_reg_532[2]),
        .O(\wdt_4_reg_571[3]_i_6_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT5 #(
    .INIT(32'h000A000C)) 
    \wdt_4_reg_571[3]_i_7 
       (.I0(wdt_reg_501[15]),
        .I1(wdt_reg_501[11]),
        .I2(tmp_reg_532[2]),
        .I3(tmp_reg_532[3]),
        .I4(tmp_reg_532[1]),
        .O(\wdt_4_reg_571[3]_i_7_n_15 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \wdt_4_reg_571[4]_i_1 
       (.I0(\wdt_4_reg_571[13]_i_3_n_15 ),
        .I1(\wdt_4_reg_571[4]_i_2_n_15 ),
        .I2(\wdt_4_reg_571[8]_i_3_n_15 ),
        .I3(\wdt_4_reg_571[5]_i_3_n_15 ),
        .I4(\wdt_4_reg_571[4]_i_3_n_15 ),
        .O(wdt_4_fu_292_p3[4]));
  LUT4 #(
    .INIT(16'hFFF8)) 
    \wdt_4_reg_571[4]_i_2 
       (.I0(\wdt_4_reg_571[5]_i_5_n_15 ),
        .I1(wdt_reg_501[10]),
        .I2(\wdt_4_reg_571[4]_i_4_n_15 ),
        .I3(\wdt_4_reg_571[4]_i_5_n_15 ),
        .O(\wdt_4_reg_571[4]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \wdt_4_reg_571[4]_i_3 
       (.I0(wdt_reg_501[4]),
        .I1(p_0_in),
        .I2(\wdt_4_reg_571[31]_i_4_n_15 ),
        .I3(\wdt_4_reg_571[4]_i_6_n_15 ),
        .I4(\wdt_4_reg_571[5]_i_4_n_15 ),
        .I5(\wdt_4_reg_571[30]_i_3_n_15 ),
        .O(\wdt_4_reg_571[4]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'h000000001010FF00)) 
    \wdt_4_reg_571[4]_i_4 
       (.I0(tmp_reg_532[2]),
        .I1(tmp_reg_532[3]),
        .I2(wdt_reg_501[14]),
        .I3(\wdt_4_reg_571[2]_i_6_n_15 ),
        .I4(tmp_reg_532[0]),
        .I5(tmp_reg_532[1]),
        .O(\wdt_4_reg_571[4]_i_4_n_15 ));
  LUT6 #(
    .INIT(64'h0C000000A0000000)) 
    \wdt_4_reg_571[4]_i_5 
       (.I0(wdt_reg_501[8]),
        .I1(wdt_reg_501[6]),
        .I2(tmp_reg_532[1]),
        .I3(tmp_reg_532[3]),
        .I4(tmp_reg_532[2]),
        .I5(tmp_reg_532[0]),
        .O(\wdt_4_reg_571[4]_i_5_n_15 ));
  LUT6 #(
    .INIT(64'h0000000000000A0C)) 
    \wdt_4_reg_571[4]_i_6 
       (.I0(wdt_reg_501[1]),
        .I1(wdt_reg_501[3]),
        .I2(sub_ln57_reg_543[2]),
        .I3(sub_ln57_reg_543[1]),
        .I4(sub_ln57_reg_543[4]),
        .I5(sub_ln57_reg_543[3]),
        .O(\wdt_4_reg_571[4]_i_6_n_15 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \wdt_4_reg_571[5]_i_1 
       (.I0(\wdt_4_reg_571[5]_i_2_n_15 ),
        .I1(\wdt_4_reg_571[13]_i_3_n_15 ),
        .I2(\wdt_4_reg_571[5]_i_3_n_15 ),
        .I3(\wdt_4_reg_571[31]_i_4_n_15 ),
        .I4(\wdt_4_reg_571[5]_i_4_n_15 ),
        .O(wdt_4_fu_292_p3[5]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \wdt_4_reg_571[5]_i_2 
       (.I0(wdt_reg_501[5]),
        .I1(p_0_in),
        .I2(\wdt_4_reg_571[30]_i_3_n_15 ),
        .I3(\wdt_4_reg_571[6]_i_4_n_15 ),
        .I4(\wdt_4_reg_571[6]_i_3_n_15 ),
        .I5(\wdt_4_reg_571[8]_i_3_n_15 ),
        .O(\wdt_4_reg_571[5]_i_2_n_15 ));
  LUT4 #(
    .INIT(16'hFFF8)) 
    \wdt_4_reg_571[5]_i_3 
       (.I0(\wdt_4_reg_571[5]_i_5_n_15 ),
        .I1(wdt_reg_501[11]),
        .I2(\wdt_4_reg_571[5]_i_6_n_15 ),
        .I3(\wdt_4_reg_571[5]_i_7_n_15 ),
        .O(\wdt_4_reg_571[5]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'h00F0CCAA00000000)) 
    \wdt_4_reg_571[5]_i_4 
       (.I0(wdt_reg_501[4]),
        .I1(wdt_reg_501[2]),
        .I2(wdt_reg_501[0]),
        .I3(sub_ln57_reg_543[1]),
        .I4(sub_ln57_reg_543[2]),
        .I5(\wdt_4_reg_571[10]_i_6_n_15 ),
        .O(\wdt_4_reg_571[5]_i_4_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \wdt_4_reg_571[5]_i_5 
       (.I0(tmp_reg_532[1]),
        .I1(tmp_reg_532[3]),
        .I2(tmp_reg_532[2]),
        .I3(tmp_reg_532[0]),
        .O(\wdt_4_reg_571[5]_i_5_n_15 ));
  LUT6 #(
    .INIT(64'h000000001010FF00)) 
    \wdt_4_reg_571[5]_i_6 
       (.I0(tmp_reg_532[2]),
        .I1(tmp_reg_532[3]),
        .I2(wdt_reg_501[15]),
        .I3(\wdt_4_reg_571[3]_i_6_n_15 ),
        .I4(tmp_reg_532[0]),
        .I5(tmp_reg_532[1]),
        .O(\wdt_4_reg_571[5]_i_6_n_15 ));
  LUT6 #(
    .INIT(64'h0C000000A0000000)) 
    \wdt_4_reg_571[5]_i_7 
       (.I0(wdt_reg_501[9]),
        .I1(wdt_reg_501[7]),
        .I2(tmp_reg_532[1]),
        .I3(tmp_reg_532[3]),
        .I4(tmp_reg_532[2]),
        .I5(tmp_reg_532[0]),
        .O(\wdt_4_reg_571[5]_i_7_n_15 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \wdt_4_reg_571[6]_i_1 
       (.I0(\wdt_4_reg_571[6]_i_2_n_15 ),
        .I1(\wdt_4_reg_571[13]_i_3_n_15 ),
        .I2(\wdt_4_reg_571[6]_i_3_n_15 ),
        .I3(\wdt_4_reg_571[31]_i_4_n_15 ),
        .I4(\wdt_4_reg_571[6]_i_4_n_15 ),
        .O(wdt_4_fu_292_p3[6]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \wdt_4_reg_571[6]_i_2 
       (.I0(wdt_reg_501[6]),
        .I1(p_0_in),
        .I2(\wdt_4_reg_571[30]_i_3_n_15 ),
        .I3(\wdt_4_reg_571[7]_i_4_n_15 ),
        .I4(\wdt_4_reg_571[7]_i_3_n_15 ),
        .I5(\wdt_4_reg_571[8]_i_3_n_15 ),
        .O(\wdt_4_reg_571[6]_i_2_n_15 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \wdt_4_reg_571[6]_i_3 
       (.I0(\wdt_4_reg_571[6]_i_5_n_15 ),
        .I1(\wdt_4_reg_571[9]_i_6_n_15 ),
        .I2(wdt_reg_501[8]),
        .I3(\wdt_4_reg_571[7]_i_6_n_15 ),
        .I4(wdt_reg_501[10]),
        .O(\wdt_4_reg_571[6]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'h00F0CCAA00000000)) 
    \wdt_4_reg_571[6]_i_4 
       (.I0(wdt_reg_501[5]),
        .I1(wdt_reg_501[3]),
        .I2(wdt_reg_501[1]),
        .I3(sub_ln57_reg_543[1]),
        .I4(sub_ln57_reg_543[2]),
        .I5(\wdt_4_reg_571[10]_i_6_n_15 ),
        .O(\wdt_4_reg_571[6]_i_4_n_15 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wdt_4_reg_571[6]_i_5 
       (.I0(\wdt_4_reg_571[7]_i_8_n_15 ),
        .I1(wdt_reg_501[14]),
        .I2(\wdt_4_reg_571[15]_i_4_n_15 ),
        .I3(wdt_reg_501[6]),
        .I4(wdt_reg_501[12]),
        .I5(\wdt_4_reg_571[5]_i_5_n_15 ),
        .O(\wdt_4_reg_571[6]_i_5_n_15 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \wdt_4_reg_571[7]_i_1 
       (.I0(\wdt_4_reg_571[7]_i_2_n_15 ),
        .I1(\wdt_4_reg_571[13]_i_3_n_15 ),
        .I2(\wdt_4_reg_571[7]_i_3_n_15 ),
        .I3(\wdt_4_reg_571[31]_i_4_n_15 ),
        .I4(\wdt_4_reg_571[7]_i_4_n_15 ),
        .O(wdt_4_fu_292_p3[7]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \wdt_4_reg_571[7]_i_2 
       (.I0(wdt_reg_501[7]),
        .I1(p_0_in),
        .I2(\wdt_4_reg_571[30]_i_3_n_15 ),
        .I3(\wdt_4_reg_571[8]_i_6_n_15 ),
        .I4(\wdt_4_reg_571[8]_i_2_n_15 ),
        .I5(\wdt_4_reg_571[8]_i_3_n_15 ),
        .O(\wdt_4_reg_571[7]_i_2_n_15 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \wdt_4_reg_571[7]_i_3 
       (.I0(\wdt_4_reg_571[7]_i_5_n_15 ),
        .I1(\wdt_4_reg_571[9]_i_6_n_15 ),
        .I2(wdt_reg_501[9]),
        .I3(\wdt_4_reg_571[7]_i_6_n_15 ),
        .I4(wdt_reg_501[11]),
        .O(\wdt_4_reg_571[7]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF88800800)) 
    \wdt_4_reg_571[7]_i_4 
       (.I0(\wdt_4_reg_571[10]_i_6_n_15 ),
        .I1(sub_ln57_reg_543[2]),
        .I2(sub_ln57_reg_543[1]),
        .I3(wdt_reg_501[2]),
        .I4(wdt_reg_501[0]),
        .I5(\wdt_4_reg_571[7]_i_7_n_15 ),
        .O(\wdt_4_reg_571[7]_i_4_n_15 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wdt_4_reg_571[7]_i_5 
       (.I0(\wdt_4_reg_571[7]_i_8_n_15 ),
        .I1(wdt_reg_501[15]),
        .I2(\wdt_4_reg_571[15]_i_4_n_15 ),
        .I3(wdt_reg_501[7]),
        .I4(wdt_reg_501[13]),
        .I5(\wdt_4_reg_571[5]_i_5_n_15 ),
        .O(\wdt_4_reg_571[7]_i_5_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \wdt_4_reg_571[7]_i_6 
       (.I0(tmp_reg_532[1]),
        .I1(tmp_reg_532[3]),
        .I2(tmp_reg_532[2]),
        .I3(tmp_reg_532[0]),
        .O(\wdt_4_reg_571[7]_i_6_n_15 ));
  LUT6 #(
    .INIT(64'h0000000000000A0C)) 
    \wdt_4_reg_571[7]_i_7 
       (.I0(wdt_reg_501[4]),
        .I1(wdt_reg_501[6]),
        .I2(sub_ln57_reg_543[2]),
        .I3(sub_ln57_reg_543[1]),
        .I4(sub_ln57_reg_543[4]),
        .I5(sub_ln57_reg_543[3]),
        .O(\wdt_4_reg_571[7]_i_7_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \wdt_4_reg_571[7]_i_8 
       (.I0(tmp_reg_532[1]),
        .I1(tmp_reg_532[3]),
        .I2(tmp_reg_532[2]),
        .I3(tmp_reg_532[0]),
        .O(\wdt_4_reg_571[7]_i_8_n_15 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \wdt_4_reg_571[8]_i_1 
       (.I0(\wdt_4_reg_571[13]_i_3_n_15 ),
        .I1(\wdt_4_reg_571[8]_i_2_n_15 ),
        .I2(\wdt_4_reg_571[8]_i_3_n_15 ),
        .I3(\wdt_4_reg_571[9]_i_3_n_15 ),
        .I4(\wdt_4_reg_571[8]_i_4_n_15 ),
        .O(wdt_4_fu_292_p3[8]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \wdt_4_reg_571[8]_i_2 
       (.I0(\wdt_4_reg_571[8]_i_5_n_15 ),
        .I1(\wdt_4_reg_571[15]_i_4_n_15 ),
        .I2(wdt_reg_501[8]),
        .I3(\wdt_4_reg_571[9]_i_6_n_15 ),
        .I4(wdt_reg_501[10]),
        .O(\wdt_4_reg_571[8]_i_2_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT5 #(
    .INIT(32'h28880000)) 
    \wdt_4_reg_571[8]_i_3 
       (.I0(icmp_ln53_reg_525),
        .I1(tmp_reg_532[4]),
        .I2(tmp_reg_532[3]),
        .I3(tmp_reg_532[2]),
        .I4(sub_ln57_reg_543[0]),
        .O(\wdt_4_reg_571[8]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \wdt_4_reg_571[8]_i_4 
       (.I0(wdt_reg_501[8]),
        .I1(p_0_in),
        .I2(\wdt_4_reg_571[31]_i_4_n_15 ),
        .I3(\wdt_4_reg_571[8]_i_6_n_15 ),
        .I4(\wdt_4_reg_571[9]_i_4_n_15 ),
        .I5(\wdt_4_reg_571[30]_i_3_n_15 ),
        .O(\wdt_4_reg_571[8]_i_4_n_15 ));
  LUT6 #(
    .INIT(64'hA0000000C0000000)) 
    \wdt_4_reg_571[8]_i_5 
       (.I0(wdt_reg_501[14]),
        .I1(wdt_reg_501[12]),
        .I2(tmp_reg_532[1]),
        .I3(tmp_reg_532[3]),
        .I4(tmp_reg_532[2]),
        .I5(tmp_reg_532[0]),
        .O(\wdt_4_reg_571[8]_i_5_n_15 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF88800800)) 
    \wdt_4_reg_571[8]_i_6 
       (.I0(\wdt_4_reg_571[10]_i_6_n_15 ),
        .I1(sub_ln57_reg_543[2]),
        .I2(sub_ln57_reg_543[1]),
        .I3(wdt_reg_501[3]),
        .I4(wdt_reg_501[1]),
        .I5(\wdt_4_reg_571[8]_i_7_n_15 ),
        .O(\wdt_4_reg_571[8]_i_6_n_15 ));
  LUT6 #(
    .INIT(64'h0000000000000A0C)) 
    \wdt_4_reg_571[8]_i_7 
       (.I0(wdt_reg_501[5]),
        .I1(wdt_reg_501[7]),
        .I2(sub_ln57_reg_543[2]),
        .I3(sub_ln57_reg_543[1]),
        .I4(sub_ln57_reg_543[4]),
        .I5(sub_ln57_reg_543[3]),
        .O(\wdt_4_reg_571[8]_i_7_n_15 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \wdt_4_reg_571[9]_i_1 
       (.I0(\wdt_4_reg_571[9]_i_2_n_15 ),
        .I1(\wdt_4_reg_571[13]_i_3_n_15 ),
        .I2(\wdt_4_reg_571[9]_i_3_n_15 ),
        .I3(\wdt_4_reg_571[31]_i_4_n_15 ),
        .I4(\wdt_4_reg_571[9]_i_4_n_15 ),
        .O(wdt_4_fu_292_p3[9]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \wdt_4_reg_571[9]_i_2 
       (.I0(wdt_reg_501[9]),
        .I1(p_0_in),
        .I2(\wdt_4_reg_571[30]_i_3_n_15 ),
        .I3(\wdt_4_reg_571[10]_i_4_n_15 ),
        .I4(\wdt_4_reg_571[10]_i_3_n_15 ),
        .I5(\wdt_4_reg_571[8]_i_3_n_15 ),
        .O(\wdt_4_reg_571[9]_i_2_n_15 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \wdt_4_reg_571[9]_i_3 
       (.I0(\wdt_4_reg_571[9]_i_5_n_15 ),
        .I1(\wdt_4_reg_571[15]_i_4_n_15 ),
        .I2(wdt_reg_501[9]),
        .I3(\wdt_4_reg_571[9]_i_6_n_15 ),
        .I4(wdt_reg_501[11]),
        .O(\wdt_4_reg_571[9]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'hBBBAABAAABAAABAA)) 
    \wdt_4_reg_571[9]_i_4 
       (.I0(\wdt_4_reg_571[9]_i_7_n_15 ),
        .I1(sub_ln57_reg_543[2]),
        .I2(sub_ln57_reg_543[1]),
        .I3(\wdt_4_reg_571[15]_i_6_n_15 ),
        .I4(\wdt_4_reg_571[10]_i_6_n_15 ),
        .I5(wdt_reg_501[6]),
        .O(\wdt_4_reg_571[9]_i_4_n_15 ));
  LUT6 #(
    .INIT(64'hA0000000C0000000)) 
    \wdt_4_reg_571[9]_i_5 
       (.I0(wdt_reg_501[15]),
        .I1(wdt_reg_501[13]),
        .I2(tmp_reg_532[1]),
        .I3(tmp_reg_532[3]),
        .I4(tmp_reg_532[2]),
        .I5(tmp_reg_532[0]),
        .O(\wdt_4_reg_571[9]_i_5_n_15 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \wdt_4_reg_571[9]_i_6 
       (.I0(tmp_reg_532[1]),
        .I1(tmp_reg_532[3]),
        .I2(tmp_reg_532[2]),
        .I3(tmp_reg_532[0]),
        .O(\wdt_4_reg_571[9]_i_6_n_15 ));
  LUT6 #(
    .INIT(64'h000000000000AC00)) 
    \wdt_4_reg_571[9]_i_7 
       (.I0(wdt_reg_501[2]),
        .I1(wdt_reg_501[4]),
        .I2(sub_ln57_reg_543[1]),
        .I3(sub_ln57_reg_543[2]),
        .I4(sub_ln57_reg_543[4]),
        .I5(sub_ln57_reg_543[3]),
        .O(\wdt_4_reg_571[9]_i_7_n_15 ));
  FDRE \wdt_4_reg_571_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [0]),
        .D(wdt_4_fu_292_p3[0]),
        .Q(wdt_4_reg_571[0]),
        .R(1'b0));
  FDRE \wdt_4_reg_571_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [0]),
        .D(wdt_4_fu_292_p3[10]),
        .Q(wdt_4_reg_571[10]),
        .R(1'b0));
  FDRE \wdt_4_reg_571_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [0]),
        .D(wdt_4_fu_292_p3[11]),
        .Q(wdt_4_reg_571[11]),
        .R(1'b0));
  FDRE \wdt_4_reg_571_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [0]),
        .D(wdt_4_fu_292_p3[12]),
        .Q(wdt_4_reg_571[12]),
        .R(1'b0));
  FDRE \wdt_4_reg_571_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [0]),
        .D(wdt_4_fu_292_p3[13]),
        .Q(wdt_4_reg_571[13]),
        .R(1'b0));
  FDRE \wdt_4_reg_571_reg[14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [0]),
        .D(wdt_4_fu_292_p3[14]),
        .Q(wdt_4_reg_571[14]),
        .R(1'b0));
  FDRE \wdt_4_reg_571_reg[15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [0]),
        .D(wdt_4_fu_292_p3[15]),
        .Q(wdt_4_reg_571[15]),
        .R(1'b0));
  FDRE \wdt_4_reg_571_reg[16] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [0]),
        .D(wdt_4_fu_292_p3[16]),
        .Q(wdt_4_reg_571[16]),
        .R(1'b0));
  FDRE \wdt_4_reg_571_reg[17] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [0]),
        .D(wdt_4_fu_292_p3[17]),
        .Q(wdt_4_reg_571[17]),
        .R(1'b0));
  FDRE \wdt_4_reg_571_reg[18] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [0]),
        .D(wdt_4_fu_292_p3[18]),
        .Q(wdt_4_reg_571[18]),
        .R(1'b0));
  FDRE \wdt_4_reg_571_reg[19] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [0]),
        .D(wdt_4_fu_292_p3[19]),
        .Q(wdt_4_reg_571[19]),
        .R(1'b0));
  FDRE \wdt_4_reg_571_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [0]),
        .D(wdt_4_fu_292_p3[1]),
        .Q(wdt_4_reg_571[1]),
        .R(1'b0));
  FDRE \wdt_4_reg_571_reg[20] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [0]),
        .D(wdt_4_fu_292_p3[20]),
        .Q(wdt_4_reg_571[20]),
        .R(1'b0));
  FDRE \wdt_4_reg_571_reg[21] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [0]),
        .D(wdt_4_fu_292_p3[21]),
        .Q(wdt_4_reg_571[21]),
        .R(1'b0));
  FDRE \wdt_4_reg_571_reg[22] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [0]),
        .D(wdt_4_fu_292_p3[22]),
        .Q(wdt_4_reg_571[22]),
        .R(1'b0));
  FDRE \wdt_4_reg_571_reg[23] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [0]),
        .D(wdt_4_fu_292_p3[23]),
        .Q(wdt_4_reg_571[23]),
        .R(1'b0));
  FDRE \wdt_4_reg_571_reg[24] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [0]),
        .D(wdt_4_fu_292_p3[24]),
        .Q(wdt_4_reg_571[24]),
        .R(1'b0));
  FDRE \wdt_4_reg_571_reg[25] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [0]),
        .D(wdt_4_fu_292_p3[25]),
        .Q(wdt_4_reg_571[25]),
        .R(1'b0));
  FDRE \wdt_4_reg_571_reg[26] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [0]),
        .D(wdt_4_fu_292_p3[26]),
        .Q(wdt_4_reg_571[26]),
        .R(1'b0));
  FDRE \wdt_4_reg_571_reg[27] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [0]),
        .D(wdt_4_fu_292_p3[27]),
        .Q(wdt_4_reg_571[27]),
        .R(1'b0));
  FDRE \wdt_4_reg_571_reg[28] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [0]),
        .D(wdt_4_fu_292_p3[28]),
        .Q(wdt_4_reg_571[28]),
        .R(1'b0));
  FDRE \wdt_4_reg_571_reg[29] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [0]),
        .D(wdt_4_fu_292_p3[29]),
        .Q(wdt_4_reg_571[29]),
        .R(1'b0));
  FDRE \wdt_4_reg_571_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [0]),
        .D(wdt_4_fu_292_p3[2]),
        .Q(wdt_4_reg_571[2]),
        .R(1'b0));
  FDRE \wdt_4_reg_571_reg[30] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [0]),
        .D(wdt_4_fu_292_p3[30]),
        .Q(wdt_4_reg_571[30]),
        .R(1'b0));
  FDRE \wdt_4_reg_571_reg[31] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [0]),
        .D(wdt_4_fu_292_p3[31]),
        .Q(wdt_4_reg_571[31]),
        .R(1'b0));
  FDRE \wdt_4_reg_571_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [0]),
        .D(wdt_4_fu_292_p3[3]),
        .Q(wdt_4_reg_571[3]),
        .R(1'b0));
  FDRE \wdt_4_reg_571_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [0]),
        .D(wdt_4_fu_292_p3[4]),
        .Q(wdt_4_reg_571[4]),
        .R(1'b0));
  FDRE \wdt_4_reg_571_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [0]),
        .D(wdt_4_fu_292_p3[5]),
        .Q(wdt_4_reg_571[5]),
        .R(1'b0));
  FDRE \wdt_4_reg_571_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [0]),
        .D(wdt_4_fu_292_p3[6]),
        .Q(wdt_4_reg_571[6]),
        .R(1'b0));
  FDRE \wdt_4_reg_571_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [0]),
        .D(wdt_4_fu_292_p3[7]),
        .Q(wdt_4_reg_571[7]),
        .R(1'b0));
  FDRE \wdt_4_reg_571_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [0]),
        .D(wdt_4_fu_292_p3[8]),
        .Q(wdt_4_reg_571[8]),
        .R(1'b0));
  FDRE \wdt_4_reg_571_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8]_0 [0]),
        .D(wdt_4_fu_292_p3[9]),
        .Q(wdt_4_reg_571[9]),
        .R(1'b0));
  FDRE \wdt_reg_501_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_Inverse_fu_81_ap_return_0[0]),
        .Q(wdt_reg_501[0]),
        .R(1'b0));
  FDRE \wdt_reg_501_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_Inverse_fu_81_ap_return_0[10]),
        .Q(wdt_reg_501[10]),
        .R(1'b0));
  FDRE \wdt_reg_501_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_Inverse_fu_81_ap_return_0[11]),
        .Q(wdt_reg_501[11]),
        .R(1'b0));
  FDRE \wdt_reg_501_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_Inverse_fu_81_ap_return_0[12]),
        .Q(wdt_reg_501[12]),
        .R(1'b0));
  FDRE \wdt_reg_501_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_Inverse_fu_81_ap_return_0[13]),
        .Q(wdt_reg_501[13]),
        .R(1'b0));
  FDRE \wdt_reg_501_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_Inverse_fu_81_ap_return_0[14]),
        .Q(wdt_reg_501[14]),
        .R(1'b0));
  FDRE \wdt_reg_501_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_Inverse_fu_81_ap_return_0[15]),
        .Q(wdt_reg_501[15]),
        .R(1'b0));
  FDRE \wdt_reg_501_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_Inverse_fu_81_ap_return_0[1]),
        .Q(wdt_reg_501[1]),
        .R(1'b0));
  FDRE \wdt_reg_501_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_Inverse_fu_81_ap_return_0[2]),
        .Q(wdt_reg_501[2]),
        .R(1'b0));
  FDRE \wdt_reg_501_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_Inverse_fu_81_ap_return_0[3]),
        .Q(wdt_reg_501[3]),
        .R(1'b0));
  FDRE \wdt_reg_501_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_Inverse_fu_81_ap_return_0[4]),
        .Q(wdt_reg_501[4]),
        .R(1'b0));
  FDRE \wdt_reg_501_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_Inverse_fu_81_ap_return_0[5]),
        .Q(wdt_reg_501[5]),
        .R(1'b0));
  FDRE \wdt_reg_501_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_Inverse_fu_81_ap_return_0[6]),
        .Q(wdt_reg_501[6]),
        .R(1'b0));
  FDRE \wdt_reg_501_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_Inverse_fu_81_ap_return_0[7]),
        .Q(wdt_reg_501[7]),
        .R(1'b0));
  FDRE \wdt_reg_501_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_Inverse_fu_81_ap_return_0[8]),
        .Q(wdt_reg_501[8]),
        .R(1'b0));
  FDRE \wdt_reg_501_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_Inverse_fu_81_ap_return_0[9]),
        .Q(wdt_reg_501[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_xfOtsuKernel_HistArray_RAM_AUTO_1R1W
   (HistArray_q0,
    D,
    ram_reg_0,
    ap_clk,
    ce0,
    ADDRARDADDR,
    d0,
    WEA,
    Q);
  output [32:0]HistArray_q0;
  output [31:0]D;
  output [24:0]ram_reg_0;
  input ap_clk;
  input ce0;
  input [7:0]ADDRARDADDR;
  input [32:0]d0;
  input [0:0]WEA;
  input [31:0]Q;

  wire [7:0]ADDRARDADDR;
  wire [31:0]D;
  wire [32:0]HistArray_q0;
  wire [31:0]Q;
  wire [0:0]WEA;
  wire \add_ln98_reg_592[11]_i_2_n_15 ;
  wire \add_ln98_reg_592[11]_i_3_n_15 ;
  wire \add_ln98_reg_592[11]_i_4_n_15 ;
  wire \add_ln98_reg_592[11]_i_5_n_15 ;
  wire \add_ln98_reg_592[15]_i_2_n_15 ;
  wire \add_ln98_reg_592[15]_i_3_n_15 ;
  wire \add_ln98_reg_592[15]_i_4_n_15 ;
  wire \add_ln98_reg_592[15]_i_5_n_15 ;
  wire \add_ln98_reg_592[19]_i_2_n_15 ;
  wire \add_ln98_reg_592[19]_i_3_n_15 ;
  wire \add_ln98_reg_592[19]_i_4_n_15 ;
  wire \add_ln98_reg_592[19]_i_5_n_15 ;
  wire \add_ln98_reg_592[23]_i_2_n_15 ;
  wire \add_ln98_reg_592[23]_i_3_n_15 ;
  wire \add_ln98_reg_592[23]_i_4_n_15 ;
  wire \add_ln98_reg_592[23]_i_5_n_15 ;
  wire \add_ln98_reg_592[24]_i_2_n_15 ;
  wire \add_ln98_reg_592[3]_i_2_n_15 ;
  wire \add_ln98_reg_592[3]_i_3_n_15 ;
  wire \add_ln98_reg_592[3]_i_4_n_15 ;
  wire \add_ln98_reg_592[3]_i_5_n_15 ;
  wire \add_ln98_reg_592[7]_i_2_n_15 ;
  wire \add_ln98_reg_592[7]_i_3_n_15 ;
  wire \add_ln98_reg_592[7]_i_4_n_15 ;
  wire \add_ln98_reg_592[7]_i_5_n_15 ;
  wire \add_ln98_reg_592_reg[11]_i_1_n_15 ;
  wire \add_ln98_reg_592_reg[11]_i_1_n_16 ;
  wire \add_ln98_reg_592_reg[11]_i_1_n_17 ;
  wire \add_ln98_reg_592_reg[11]_i_1_n_18 ;
  wire \add_ln98_reg_592_reg[15]_i_1_n_15 ;
  wire \add_ln98_reg_592_reg[15]_i_1_n_16 ;
  wire \add_ln98_reg_592_reg[15]_i_1_n_17 ;
  wire \add_ln98_reg_592_reg[15]_i_1_n_18 ;
  wire \add_ln98_reg_592_reg[19]_i_1_n_15 ;
  wire \add_ln98_reg_592_reg[19]_i_1_n_16 ;
  wire \add_ln98_reg_592_reg[19]_i_1_n_17 ;
  wire \add_ln98_reg_592_reg[19]_i_1_n_18 ;
  wire \add_ln98_reg_592_reg[23]_i_1_n_15 ;
  wire \add_ln98_reg_592_reg[23]_i_1_n_16 ;
  wire \add_ln98_reg_592_reg[23]_i_1_n_17 ;
  wire \add_ln98_reg_592_reg[23]_i_1_n_18 ;
  wire \add_ln98_reg_592_reg[3]_i_1_n_15 ;
  wire \add_ln98_reg_592_reg[3]_i_1_n_16 ;
  wire \add_ln98_reg_592_reg[3]_i_1_n_17 ;
  wire \add_ln98_reg_592_reg[3]_i_1_n_18 ;
  wire \add_ln98_reg_592_reg[7]_i_1_n_15 ;
  wire \add_ln98_reg_592_reg[7]_i_1_n_16 ;
  wire \add_ln98_reg_592_reg[7]_i_1_n_17 ;
  wire \add_ln98_reg_592_reg[7]_i_1_n_18 ;
  wire ap_clk;
  wire ce0;
  wire [32:0]d0;
  wire [24:0]ram_reg_0;
  wire \wB_1_reg_584[11]_i_2_n_15 ;
  wire \wB_1_reg_584[11]_i_3_n_15 ;
  wire \wB_1_reg_584[11]_i_4_n_15 ;
  wire \wB_1_reg_584[11]_i_5_n_15 ;
  wire \wB_1_reg_584[15]_i_2_n_15 ;
  wire \wB_1_reg_584[15]_i_3_n_15 ;
  wire \wB_1_reg_584[15]_i_4_n_15 ;
  wire \wB_1_reg_584[15]_i_5_n_15 ;
  wire \wB_1_reg_584[19]_i_2_n_15 ;
  wire \wB_1_reg_584[19]_i_3_n_15 ;
  wire \wB_1_reg_584[19]_i_4_n_15 ;
  wire \wB_1_reg_584[19]_i_5_n_15 ;
  wire \wB_1_reg_584[23]_i_2_n_15 ;
  wire \wB_1_reg_584[23]_i_3_n_15 ;
  wire \wB_1_reg_584[23]_i_4_n_15 ;
  wire \wB_1_reg_584[23]_i_5_n_15 ;
  wire \wB_1_reg_584[27]_i_2_n_15 ;
  wire \wB_1_reg_584[27]_i_3_n_15 ;
  wire \wB_1_reg_584[27]_i_4_n_15 ;
  wire \wB_1_reg_584[27]_i_5_n_15 ;
  wire \wB_1_reg_584[31]_i_3_n_15 ;
  wire \wB_1_reg_584[31]_i_4_n_15 ;
  wire \wB_1_reg_584[31]_i_5_n_15 ;
  wire \wB_1_reg_584[31]_i_6_n_15 ;
  wire \wB_1_reg_584[3]_i_2_n_15 ;
  wire \wB_1_reg_584[3]_i_3_n_15 ;
  wire \wB_1_reg_584[3]_i_4_n_15 ;
  wire \wB_1_reg_584[3]_i_5_n_15 ;
  wire \wB_1_reg_584[7]_i_2_n_15 ;
  wire \wB_1_reg_584[7]_i_3_n_15 ;
  wire \wB_1_reg_584[7]_i_4_n_15 ;
  wire \wB_1_reg_584[7]_i_5_n_15 ;
  wire \wB_1_reg_584_reg[11]_i_1_n_15 ;
  wire \wB_1_reg_584_reg[11]_i_1_n_16 ;
  wire \wB_1_reg_584_reg[11]_i_1_n_17 ;
  wire \wB_1_reg_584_reg[11]_i_1_n_18 ;
  wire \wB_1_reg_584_reg[15]_i_1_n_15 ;
  wire \wB_1_reg_584_reg[15]_i_1_n_16 ;
  wire \wB_1_reg_584_reg[15]_i_1_n_17 ;
  wire \wB_1_reg_584_reg[15]_i_1_n_18 ;
  wire \wB_1_reg_584_reg[19]_i_1_n_15 ;
  wire \wB_1_reg_584_reg[19]_i_1_n_16 ;
  wire \wB_1_reg_584_reg[19]_i_1_n_17 ;
  wire \wB_1_reg_584_reg[19]_i_1_n_18 ;
  wire \wB_1_reg_584_reg[23]_i_1_n_15 ;
  wire \wB_1_reg_584_reg[23]_i_1_n_16 ;
  wire \wB_1_reg_584_reg[23]_i_1_n_17 ;
  wire \wB_1_reg_584_reg[23]_i_1_n_18 ;
  wire \wB_1_reg_584_reg[27]_i_1_n_15 ;
  wire \wB_1_reg_584_reg[27]_i_1_n_16 ;
  wire \wB_1_reg_584_reg[27]_i_1_n_17 ;
  wire \wB_1_reg_584_reg[27]_i_1_n_18 ;
  wire \wB_1_reg_584_reg[31]_i_2_n_16 ;
  wire \wB_1_reg_584_reg[31]_i_2_n_17 ;
  wire \wB_1_reg_584_reg[31]_i_2_n_18 ;
  wire \wB_1_reg_584_reg[3]_i_1_n_15 ;
  wire \wB_1_reg_584_reg[3]_i_1_n_16 ;
  wire \wB_1_reg_584_reg[3]_i_1_n_17 ;
  wire \wB_1_reg_584_reg[3]_i_1_n_18 ;
  wire \wB_1_reg_584_reg[7]_i_1_n_15 ;
  wire \wB_1_reg_584_reg[7]_i_1_n_16 ;
  wire \wB_1_reg_584_reg[7]_i_1_n_17 ;
  wire \wB_1_reg_584_reg[7]_i_1_n_18 ;
  wire [3:0]\NLW_add_ln98_reg_592_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln98_reg_592_reg[24]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_add_ln98_reg_592_reg[3]_i_1_O_UNCONNECTED ;
  wire [15:15]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [3:3]\NLW_wB_1_reg_584_reg[31]_i_2_CO_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln98_reg_592[0]_i_1 
       (.I0(HistArray_q0[0]),
        .I1(Q[0]),
        .O(ram_reg_0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln98_reg_592[11]_i_2 
       (.I0(HistArray_q0[11]),
        .I1(Q[11]),
        .O(\add_ln98_reg_592[11]_i_2_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln98_reg_592[11]_i_3 
       (.I0(HistArray_q0[10]),
        .I1(Q[10]),
        .O(\add_ln98_reg_592[11]_i_3_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln98_reg_592[11]_i_4 
       (.I0(HistArray_q0[9]),
        .I1(Q[9]),
        .O(\add_ln98_reg_592[11]_i_4_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln98_reg_592[11]_i_5 
       (.I0(HistArray_q0[8]),
        .I1(Q[8]),
        .O(\add_ln98_reg_592[11]_i_5_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln98_reg_592[15]_i_2 
       (.I0(HistArray_q0[15]),
        .I1(Q[15]),
        .O(\add_ln98_reg_592[15]_i_2_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln98_reg_592[15]_i_3 
       (.I0(HistArray_q0[14]),
        .I1(Q[14]),
        .O(\add_ln98_reg_592[15]_i_3_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln98_reg_592[15]_i_4 
       (.I0(HistArray_q0[13]),
        .I1(Q[13]),
        .O(\add_ln98_reg_592[15]_i_4_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln98_reg_592[15]_i_5 
       (.I0(HistArray_q0[12]),
        .I1(Q[12]),
        .O(\add_ln98_reg_592[15]_i_5_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln98_reg_592[19]_i_2 
       (.I0(HistArray_q0[19]),
        .I1(Q[19]),
        .O(\add_ln98_reg_592[19]_i_2_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln98_reg_592[19]_i_3 
       (.I0(HistArray_q0[18]),
        .I1(Q[18]),
        .O(\add_ln98_reg_592[19]_i_3_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln98_reg_592[19]_i_4 
       (.I0(HistArray_q0[17]),
        .I1(Q[17]),
        .O(\add_ln98_reg_592[19]_i_4_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln98_reg_592[19]_i_5 
       (.I0(HistArray_q0[16]),
        .I1(Q[16]),
        .O(\add_ln98_reg_592[19]_i_5_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln98_reg_592[23]_i_2 
       (.I0(HistArray_q0[23]),
        .I1(Q[23]),
        .O(\add_ln98_reg_592[23]_i_2_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln98_reg_592[23]_i_3 
       (.I0(HistArray_q0[22]),
        .I1(Q[22]),
        .O(\add_ln98_reg_592[23]_i_3_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln98_reg_592[23]_i_4 
       (.I0(HistArray_q0[21]),
        .I1(Q[21]),
        .O(\add_ln98_reg_592[23]_i_4_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln98_reg_592[23]_i_5 
       (.I0(HistArray_q0[20]),
        .I1(Q[20]),
        .O(\add_ln98_reg_592[23]_i_5_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln98_reg_592[24]_i_2 
       (.I0(HistArray_q0[24]),
        .I1(Q[24]),
        .O(\add_ln98_reg_592[24]_i_2_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln98_reg_592[3]_i_2 
       (.I0(HistArray_q0[3]),
        .I1(Q[3]),
        .O(\add_ln98_reg_592[3]_i_2_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln98_reg_592[3]_i_3 
       (.I0(HistArray_q0[2]),
        .I1(Q[2]),
        .O(\add_ln98_reg_592[3]_i_3_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln98_reg_592[3]_i_4 
       (.I0(HistArray_q0[1]),
        .I1(Q[1]),
        .O(\add_ln98_reg_592[3]_i_4_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln98_reg_592[3]_i_5 
       (.I0(HistArray_q0[0]),
        .I1(Q[0]),
        .O(\add_ln98_reg_592[3]_i_5_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln98_reg_592[7]_i_2 
       (.I0(HistArray_q0[7]),
        .I1(Q[7]),
        .O(\add_ln98_reg_592[7]_i_2_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln98_reg_592[7]_i_3 
       (.I0(HistArray_q0[6]),
        .I1(Q[6]),
        .O(\add_ln98_reg_592[7]_i_3_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln98_reg_592[7]_i_4 
       (.I0(HistArray_q0[5]),
        .I1(Q[5]),
        .O(\add_ln98_reg_592[7]_i_4_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln98_reg_592[7]_i_5 
       (.I0(HistArray_q0[4]),
        .I1(Q[4]),
        .O(\add_ln98_reg_592[7]_i_5_n_15 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln98_reg_592_reg[11]_i_1 
       (.CI(\add_ln98_reg_592_reg[7]_i_1_n_15 ),
        .CO({\add_ln98_reg_592_reg[11]_i_1_n_15 ,\add_ln98_reg_592_reg[11]_i_1_n_16 ,\add_ln98_reg_592_reg[11]_i_1_n_17 ,\add_ln98_reg_592_reg[11]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI(HistArray_q0[11:8]),
        .O(ram_reg_0[11:8]),
        .S({\add_ln98_reg_592[11]_i_2_n_15 ,\add_ln98_reg_592[11]_i_3_n_15 ,\add_ln98_reg_592[11]_i_4_n_15 ,\add_ln98_reg_592[11]_i_5_n_15 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln98_reg_592_reg[15]_i_1 
       (.CI(\add_ln98_reg_592_reg[11]_i_1_n_15 ),
        .CO({\add_ln98_reg_592_reg[15]_i_1_n_15 ,\add_ln98_reg_592_reg[15]_i_1_n_16 ,\add_ln98_reg_592_reg[15]_i_1_n_17 ,\add_ln98_reg_592_reg[15]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI(HistArray_q0[15:12]),
        .O(ram_reg_0[15:12]),
        .S({\add_ln98_reg_592[15]_i_2_n_15 ,\add_ln98_reg_592[15]_i_3_n_15 ,\add_ln98_reg_592[15]_i_4_n_15 ,\add_ln98_reg_592[15]_i_5_n_15 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln98_reg_592_reg[19]_i_1 
       (.CI(\add_ln98_reg_592_reg[15]_i_1_n_15 ),
        .CO({\add_ln98_reg_592_reg[19]_i_1_n_15 ,\add_ln98_reg_592_reg[19]_i_1_n_16 ,\add_ln98_reg_592_reg[19]_i_1_n_17 ,\add_ln98_reg_592_reg[19]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI(HistArray_q0[19:16]),
        .O(ram_reg_0[19:16]),
        .S({\add_ln98_reg_592[19]_i_2_n_15 ,\add_ln98_reg_592[19]_i_3_n_15 ,\add_ln98_reg_592[19]_i_4_n_15 ,\add_ln98_reg_592[19]_i_5_n_15 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln98_reg_592_reg[23]_i_1 
       (.CI(\add_ln98_reg_592_reg[19]_i_1_n_15 ),
        .CO({\add_ln98_reg_592_reg[23]_i_1_n_15 ,\add_ln98_reg_592_reg[23]_i_1_n_16 ,\add_ln98_reg_592_reg[23]_i_1_n_17 ,\add_ln98_reg_592_reg[23]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI(HistArray_q0[23:20]),
        .O(ram_reg_0[23:20]),
        .S({\add_ln98_reg_592[23]_i_2_n_15 ,\add_ln98_reg_592[23]_i_3_n_15 ,\add_ln98_reg_592[23]_i_4_n_15 ,\add_ln98_reg_592[23]_i_5_n_15 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln98_reg_592_reg[24]_i_1 
       (.CI(\add_ln98_reg_592_reg[23]_i_1_n_15 ),
        .CO(\NLW_add_ln98_reg_592_reg[24]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln98_reg_592_reg[24]_i_1_O_UNCONNECTED [3:1],ram_reg_0[24]}),
        .S({1'b0,1'b0,1'b0,\add_ln98_reg_592[24]_i_2_n_15 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln98_reg_592_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln98_reg_592_reg[3]_i_1_n_15 ,\add_ln98_reg_592_reg[3]_i_1_n_16 ,\add_ln98_reg_592_reg[3]_i_1_n_17 ,\add_ln98_reg_592_reg[3]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI(HistArray_q0[3:0]),
        .O({ram_reg_0[3:1],\NLW_add_ln98_reg_592_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({\add_ln98_reg_592[3]_i_2_n_15 ,\add_ln98_reg_592[3]_i_3_n_15 ,\add_ln98_reg_592[3]_i_4_n_15 ,\add_ln98_reg_592[3]_i_5_n_15 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln98_reg_592_reg[7]_i_1 
       (.CI(\add_ln98_reg_592_reg[3]_i_1_n_15 ),
        .CO({\add_ln98_reg_592_reg[7]_i_1_n_15 ,\add_ln98_reg_592_reg[7]_i_1_n_16 ,\add_ln98_reg_592_reg[7]_i_1_n_17 ,\add_ln98_reg_592_reg[7]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI(HistArray_q0[7:4]),
        .O(ram_reg_0[7:4]),
        .S({\add_ln98_reg_592[7]_i_2_n_15 ,\add_ln98_reg_592[7]_i_3_n_15 ,\add_ln98_reg_592[7]_i_4_n_15 ,\add_ln98_reg_592[7]_i_5_n_15 }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d15" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8448" *) 
  (* RTL_RAM_NAME = "U0/OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/HistArray_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_ext_slice_begin = "18" *) 
  (* ram_ext_slice_end = "32" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(d0[15:0]),
        .DIBDI({1'b1,d0[32:18]}),
        .DIPADIP(d0[17:16]),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(HistArray_q0[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15],HistArray_q0[32:18]}),
        .DOPADOP(HistArray_q0[17:16]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(ce0),
        .ENBWREN(ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,WEA,WEA}));
  LUT2 #(
    .INIT(4'h6)) 
    \wB_1_reg_584[11]_i_2 
       (.I0(HistArray_q0[11]),
        .I1(Q[11]),
        .O(\wB_1_reg_584[11]_i_2_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \wB_1_reg_584[11]_i_3 
       (.I0(HistArray_q0[10]),
        .I1(Q[10]),
        .O(\wB_1_reg_584[11]_i_3_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \wB_1_reg_584[11]_i_4 
       (.I0(HistArray_q0[9]),
        .I1(Q[9]),
        .O(\wB_1_reg_584[11]_i_4_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \wB_1_reg_584[11]_i_5 
       (.I0(HistArray_q0[8]),
        .I1(Q[8]),
        .O(\wB_1_reg_584[11]_i_5_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \wB_1_reg_584[15]_i_2 
       (.I0(HistArray_q0[15]),
        .I1(Q[15]),
        .O(\wB_1_reg_584[15]_i_2_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \wB_1_reg_584[15]_i_3 
       (.I0(HistArray_q0[14]),
        .I1(Q[14]),
        .O(\wB_1_reg_584[15]_i_3_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \wB_1_reg_584[15]_i_4 
       (.I0(HistArray_q0[13]),
        .I1(Q[13]),
        .O(\wB_1_reg_584[15]_i_4_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \wB_1_reg_584[15]_i_5 
       (.I0(HistArray_q0[12]),
        .I1(Q[12]),
        .O(\wB_1_reg_584[15]_i_5_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \wB_1_reg_584[19]_i_2 
       (.I0(HistArray_q0[19]),
        .I1(Q[19]),
        .O(\wB_1_reg_584[19]_i_2_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \wB_1_reg_584[19]_i_3 
       (.I0(HistArray_q0[18]),
        .I1(Q[18]),
        .O(\wB_1_reg_584[19]_i_3_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \wB_1_reg_584[19]_i_4 
       (.I0(HistArray_q0[17]),
        .I1(Q[17]),
        .O(\wB_1_reg_584[19]_i_4_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \wB_1_reg_584[19]_i_5 
       (.I0(HistArray_q0[16]),
        .I1(Q[16]),
        .O(\wB_1_reg_584[19]_i_5_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \wB_1_reg_584[23]_i_2 
       (.I0(HistArray_q0[23]),
        .I1(Q[23]),
        .O(\wB_1_reg_584[23]_i_2_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \wB_1_reg_584[23]_i_3 
       (.I0(HistArray_q0[22]),
        .I1(Q[22]),
        .O(\wB_1_reg_584[23]_i_3_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \wB_1_reg_584[23]_i_4 
       (.I0(HistArray_q0[21]),
        .I1(Q[21]),
        .O(\wB_1_reg_584[23]_i_4_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \wB_1_reg_584[23]_i_5 
       (.I0(HistArray_q0[20]),
        .I1(Q[20]),
        .O(\wB_1_reg_584[23]_i_5_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \wB_1_reg_584[27]_i_2 
       (.I0(HistArray_q0[27]),
        .I1(Q[27]),
        .O(\wB_1_reg_584[27]_i_2_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \wB_1_reg_584[27]_i_3 
       (.I0(HistArray_q0[26]),
        .I1(Q[26]),
        .O(\wB_1_reg_584[27]_i_3_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \wB_1_reg_584[27]_i_4 
       (.I0(HistArray_q0[25]),
        .I1(Q[25]),
        .O(\wB_1_reg_584[27]_i_4_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \wB_1_reg_584[27]_i_5 
       (.I0(HistArray_q0[24]),
        .I1(Q[24]),
        .O(\wB_1_reg_584[27]_i_5_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \wB_1_reg_584[31]_i_3 
       (.I0(HistArray_q0[31]),
        .I1(Q[31]),
        .O(\wB_1_reg_584[31]_i_3_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \wB_1_reg_584[31]_i_4 
       (.I0(HistArray_q0[30]),
        .I1(Q[30]),
        .O(\wB_1_reg_584[31]_i_4_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \wB_1_reg_584[31]_i_5 
       (.I0(HistArray_q0[29]),
        .I1(Q[29]),
        .O(\wB_1_reg_584[31]_i_5_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \wB_1_reg_584[31]_i_6 
       (.I0(HistArray_q0[28]),
        .I1(Q[28]),
        .O(\wB_1_reg_584[31]_i_6_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \wB_1_reg_584[3]_i_2 
       (.I0(HistArray_q0[3]),
        .I1(Q[3]),
        .O(\wB_1_reg_584[3]_i_2_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \wB_1_reg_584[3]_i_3 
       (.I0(HistArray_q0[2]),
        .I1(Q[2]),
        .O(\wB_1_reg_584[3]_i_3_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \wB_1_reg_584[3]_i_4 
       (.I0(HistArray_q0[1]),
        .I1(Q[1]),
        .O(\wB_1_reg_584[3]_i_4_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \wB_1_reg_584[3]_i_5 
       (.I0(HistArray_q0[0]),
        .I1(Q[0]),
        .O(\wB_1_reg_584[3]_i_5_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \wB_1_reg_584[7]_i_2 
       (.I0(HistArray_q0[7]),
        .I1(Q[7]),
        .O(\wB_1_reg_584[7]_i_2_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \wB_1_reg_584[7]_i_3 
       (.I0(HistArray_q0[6]),
        .I1(Q[6]),
        .O(\wB_1_reg_584[7]_i_3_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \wB_1_reg_584[7]_i_4 
       (.I0(HistArray_q0[5]),
        .I1(Q[5]),
        .O(\wB_1_reg_584[7]_i_4_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \wB_1_reg_584[7]_i_5 
       (.I0(HistArray_q0[4]),
        .I1(Q[4]),
        .O(\wB_1_reg_584[7]_i_5_n_15 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \wB_1_reg_584_reg[11]_i_1 
       (.CI(\wB_1_reg_584_reg[7]_i_1_n_15 ),
        .CO({\wB_1_reg_584_reg[11]_i_1_n_15 ,\wB_1_reg_584_reg[11]_i_1_n_16 ,\wB_1_reg_584_reg[11]_i_1_n_17 ,\wB_1_reg_584_reg[11]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI(HistArray_q0[11:8]),
        .O(D[11:8]),
        .S({\wB_1_reg_584[11]_i_2_n_15 ,\wB_1_reg_584[11]_i_3_n_15 ,\wB_1_reg_584[11]_i_4_n_15 ,\wB_1_reg_584[11]_i_5_n_15 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \wB_1_reg_584_reg[15]_i_1 
       (.CI(\wB_1_reg_584_reg[11]_i_1_n_15 ),
        .CO({\wB_1_reg_584_reg[15]_i_1_n_15 ,\wB_1_reg_584_reg[15]_i_1_n_16 ,\wB_1_reg_584_reg[15]_i_1_n_17 ,\wB_1_reg_584_reg[15]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI(HistArray_q0[15:12]),
        .O(D[15:12]),
        .S({\wB_1_reg_584[15]_i_2_n_15 ,\wB_1_reg_584[15]_i_3_n_15 ,\wB_1_reg_584[15]_i_4_n_15 ,\wB_1_reg_584[15]_i_5_n_15 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \wB_1_reg_584_reg[19]_i_1 
       (.CI(\wB_1_reg_584_reg[15]_i_1_n_15 ),
        .CO({\wB_1_reg_584_reg[19]_i_1_n_15 ,\wB_1_reg_584_reg[19]_i_1_n_16 ,\wB_1_reg_584_reg[19]_i_1_n_17 ,\wB_1_reg_584_reg[19]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI(HistArray_q0[19:16]),
        .O(D[19:16]),
        .S({\wB_1_reg_584[19]_i_2_n_15 ,\wB_1_reg_584[19]_i_3_n_15 ,\wB_1_reg_584[19]_i_4_n_15 ,\wB_1_reg_584[19]_i_5_n_15 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \wB_1_reg_584_reg[23]_i_1 
       (.CI(\wB_1_reg_584_reg[19]_i_1_n_15 ),
        .CO({\wB_1_reg_584_reg[23]_i_1_n_15 ,\wB_1_reg_584_reg[23]_i_1_n_16 ,\wB_1_reg_584_reg[23]_i_1_n_17 ,\wB_1_reg_584_reg[23]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI(HistArray_q0[23:20]),
        .O(D[23:20]),
        .S({\wB_1_reg_584[23]_i_2_n_15 ,\wB_1_reg_584[23]_i_3_n_15 ,\wB_1_reg_584[23]_i_4_n_15 ,\wB_1_reg_584[23]_i_5_n_15 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \wB_1_reg_584_reg[27]_i_1 
       (.CI(\wB_1_reg_584_reg[23]_i_1_n_15 ),
        .CO({\wB_1_reg_584_reg[27]_i_1_n_15 ,\wB_1_reg_584_reg[27]_i_1_n_16 ,\wB_1_reg_584_reg[27]_i_1_n_17 ,\wB_1_reg_584_reg[27]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI(HistArray_q0[27:24]),
        .O(D[27:24]),
        .S({\wB_1_reg_584[27]_i_2_n_15 ,\wB_1_reg_584[27]_i_3_n_15 ,\wB_1_reg_584[27]_i_4_n_15 ,\wB_1_reg_584[27]_i_5_n_15 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \wB_1_reg_584_reg[31]_i_2 
       (.CI(\wB_1_reg_584_reg[27]_i_1_n_15 ),
        .CO({\NLW_wB_1_reg_584_reg[31]_i_2_CO_UNCONNECTED [3],\wB_1_reg_584_reg[31]_i_2_n_16 ,\wB_1_reg_584_reg[31]_i_2_n_17 ,\wB_1_reg_584_reg[31]_i_2_n_18 }),
        .CYINIT(1'b0),
        .DI({1'b0,HistArray_q0[30:28]}),
        .O(D[31:28]),
        .S({\wB_1_reg_584[31]_i_3_n_15 ,\wB_1_reg_584[31]_i_4_n_15 ,\wB_1_reg_584[31]_i_5_n_15 ,\wB_1_reg_584[31]_i_6_n_15 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \wB_1_reg_584_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\wB_1_reg_584_reg[3]_i_1_n_15 ,\wB_1_reg_584_reg[3]_i_1_n_16 ,\wB_1_reg_584_reg[3]_i_1_n_17 ,\wB_1_reg_584_reg[3]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI(HistArray_q0[3:0]),
        .O(D[3:0]),
        .S({\wB_1_reg_584[3]_i_2_n_15 ,\wB_1_reg_584[3]_i_3_n_15 ,\wB_1_reg_584[3]_i_4_n_15 ,\wB_1_reg_584[3]_i_5_n_15 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \wB_1_reg_584_reg[7]_i_1 
       (.CI(\wB_1_reg_584_reg[3]_i_1_n_15 ),
        .CO({\wB_1_reg_584_reg[7]_i_1_n_15 ,\wB_1_reg_584_reg[7]_i_1_n_16 ,\wB_1_reg_584_reg[7]_i_1_n_17 ,\wB_1_reg_584_reg[7]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI(HistArray_q0[7:4]),
        .O(D[7:4]),
        .S({\wB_1_reg_584[7]_i_2_n_15 ,\wB_1_reg_584[7]_i_3_n_15 ,\wB_1_reg_584[7]_i_4_n_15 ,\wB_1_reg_584[7]_i_5_n_15 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP
   (ADDRARDADDR,
    ap_loop_init_int_reg,
    \i_fu_54_reg[5]_0 ,
    E,
    D,
    \ap_CS_fsm_reg[7] ,
    WEA,
    grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116_ap_start_reg_reg,
    d0,
    grp_fu_652_p_din1,
    ap_clk,
    ap_done_cache_reg,
    ram_reg,
    hist_0_address0,
    Q,
    add_ln84_fu_83_p2,
    ram_reg_0,
    B,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    \wdt_1_cast_cast_reg_311_reg[31]_0 ,
    select_ln56_reg_584,
    add_reg_616,
    buff0_reg,
    ap_done_cache_reg_0,
    \mul_ln80_reg_340_reg[63]_0 ,
    ap_rst_n);
  output [7:0]ADDRARDADDR;
  output ap_loop_init_int_reg;
  output \i_fu_54_reg[5]_0 ;
  output [0:0]E;
  output [1:0]D;
  output [7:0]\ap_CS_fsm_reg[7] ;
  output [0:0]WEA;
  output grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116_ap_start_reg_reg;
  output [32:0]d0;
  output [31:0]grp_fu_652_p_din1;
  input ap_clk;
  input ap_done_cache_reg;
  input [0:0]ram_reg;
  input [7:0]hist_0_address0;
  input [5:0]Q;
  input [0:0]add_ln84_fu_83_p2;
  input [6:0]ram_reg_0;
  input [6:0]B;
  input ram_reg_1;
  input ram_reg_2;
  input ram_reg_3;
  input [31:0]\wdt_1_cast_cast_reg_311_reg[31]_0 ;
  input [2:0]select_ln56_reg_584;
  input [1:0]add_reg_616;
  input [13:0]buff0_reg;
  input ap_done_cache_reg_0;
  input [63:0]\mul_ln80_reg_340_reg[63]_0 ;
  input ap_rst_n;

  wire [7:0]ADDRARDADDR;
  wire [6:0]B;
  wire [1:0]D;
  wire [0:0]E;
  wire [7:0]HistArray_address0;
  wire HistArray_ce0;
  wire [32:0]HistArray_d0;
  wire [5:0]Q;
  wire [0:0]WEA;
  wire [8:0]add_ln75_fu_194_p2;
  wire [0:0]add_ln84_fu_83_p2;
  wire [1:0]add_reg_616;
  wire [7:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_done_cache_reg_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter10;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter7;
  wire ap_enable_reg_pp0_iter8;
  wire ap_enable_reg_pp0_iter9;
  wire ap_loop_exit_ready_pp0_iter10_reg;
  wire ap_loop_exit_ready_pp0_iter9_reg_reg_srl9_n_15;
  wire ap_loop_init_int_reg;
  wire ap_rst_n;
  wire [13:0]buff0_reg;
  wire buff0_reg_i_18_n_15;
  wire buff0_reg_i_19_n_15;
  wire buff0_reg_i_20_n_15;
  wire buff0_reg_i_21_n_15;
  wire buff0_reg_i_22_n_15;
  wire buff0_reg_i_23_n_15;
  wire buff0_reg_i_24_n_15;
  wire buff0_reg_i_25_n_15;
  wire buff0_reg_i_26_n_15;
  wire buff0_reg_i_27_n_15;
  wire buff0_reg_i_28_n_15;
  wire buff0_reg_i_29_n_15;
  wire buff0_reg_i_30_n_15;
  wire buff0_reg_i_31_n_15;
  wire buff0_reg_i_32_n_15;
  wire buff0_reg_i_33_n_15;
  wire buff0_reg_i_34_n_15;
  wire buff0_reg_i_35_n_15;
  wire buff0_reg_i_36_n_15;
  wire buff0_reg_i_37_n_15;
  wire buff0_reg_i_38_n_15;
  wire buff0_reg_i_39_n_15;
  wire buff0_reg_i_40_n_15;
  wire buff0_reg_i_41_n_15;
  wire buff0_reg_i_42_n_15;
  wire buff0_reg_i_43_n_15;
  wire buff0_reg_i_44_n_15;
  wire buff0_reg_i_45_n_15;
  wire buff0_reg_i_46_n_15;
  wire buff0_reg_i_47_n_15;
  wire buff0_reg_i_48_n_15;
  wire buff0_reg_i_49_n_15;
  wire buff0_reg_i_50_n_15;
  wire buff0_reg_i_51_n_15;
  wire buff0_reg_i_52_n_15;
  wire buff0_reg_i_53_n_15;
  wire buff0_reg_i_54_n_15;
  wire buff0_reg_i_55_n_15;
  wire buff0_reg_i_56_n_15;
  wire buff0_reg_i_57_n_15;
  wire buff0_reg_i_58_n_15;
  wire buff0_reg_i_59_n_15;
  wire buff0_reg_i_60_n_15;
  wire buff0_reg_i_61_n_15;
  wire [13:0]conv3_i12_i_i156_cast_reg_296;
  wire [32:0]d0;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire [31:0]grp_fu_652_p_din1;
  wire grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101_ap_ready;
  wire grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116_ap_start_reg_reg;
  wire [7:0]hist_0_address0;
  wire i_fu_540;
  wire i_fu_541;
  wire \i_fu_54[5]_i_2_n_15 ;
  wire \i_fu_54[8]_i_3_n_15 ;
  wire \i_fu_54_reg[5]_0 ;
  wire \i_fu_54_reg_n_15_[0] ;
  wire \i_fu_54_reg_n_15_[1] ;
  wire \i_fu_54_reg_n_15_[2] ;
  wire \i_fu_54_reg_n_15_[3] ;
  wire \i_fu_54_reg_n_15_[4] ;
  wire \i_fu_54_reg_n_15_[5] ;
  wire \i_fu_54_reg_n_15_[6] ;
  wire \i_fu_54_reg_n_15_[7] ;
  wire \i_fu_54_reg_n_15_[8] ;
  wire mul_45ns_32ns_77_5_1_U83_n_15;
  wire mul_45ns_32ns_77_5_1_U83_n_16;
  wire mul_45ns_32ns_77_5_1_U83_n_17;
  wire mul_45ns_32ns_77_5_1_U83_n_18;
  wire mul_45ns_32ns_77_5_1_U83_n_19;
  wire mul_45ns_32ns_77_5_1_U83_n_20;
  wire mul_45ns_32ns_77_5_1_U83_n_21;
  wire mul_45ns_32ns_77_5_1_U83_n_22;
  wire mul_45ns_32ns_77_5_1_U83_n_23;
  wire mul_45ns_32ns_77_5_1_U83_n_24;
  wire mul_45ns_32ns_77_5_1_U83_n_25;
  wire mul_45ns_32ns_77_5_1_U83_n_26;
  wire mul_45ns_32ns_77_5_1_U83_n_27;
  wire mul_45ns_32ns_77_5_1_U83_n_28;
  wire mul_45ns_32ns_77_5_1_U83_n_29;
  wire mul_45ns_32ns_77_5_1_U83_n_30;
  wire mul_45ns_32ns_77_5_1_U83_n_31;
  wire mul_45ns_32ns_77_5_1_U83_n_32;
  wire mul_45ns_32ns_77_5_1_U83_n_33;
  wire mul_45ns_32ns_77_5_1_U83_n_34;
  wire mul_45ns_32ns_77_5_1_U83_n_35;
  wire mul_45ns_32ns_77_5_1_U83_n_36;
  wire [63:0]mul_ln80_reg_340;
  wire [63:0]\mul_ln80_reg_340_reg[63]_0 ;
  wire [44:34]mul_ln81_reg_355_reg;
  wire \mul_ln81_reg_355_reg[0]__0_srl2_n_15 ;
  wire \mul_ln81_reg_355_reg[10]__0_srl2_n_15 ;
  wire \mul_ln81_reg_355_reg[11]__0_srl2_n_15 ;
  wire \mul_ln81_reg_355_reg[12]__0_srl2_n_15 ;
  wire \mul_ln81_reg_355_reg[12]_srl3_n_15 ;
  wire \mul_ln81_reg_355_reg[13]__0_srl2_n_15 ;
  wire \mul_ln81_reg_355_reg[13]_srl3_n_15 ;
  wire \mul_ln81_reg_355_reg[14]__0_srl2_n_15 ;
  wire \mul_ln81_reg_355_reg[14]_srl3_n_15 ;
  wire \mul_ln81_reg_355_reg[15]__0_srl2_n_15 ;
  wire \mul_ln81_reg_355_reg[15]_srl3_n_15 ;
  wire \mul_ln81_reg_355_reg[16]__0_srl2_n_15 ;
  wire \mul_ln81_reg_355_reg[16]_srl3_n_15 ;
  wire \mul_ln81_reg_355_reg[1]__0_srl2_n_15 ;
  wire \mul_ln81_reg_355_reg[2]__0_srl2_n_15 ;
  wire \mul_ln81_reg_355_reg[3]__0_srl2_n_15 ;
  wire \mul_ln81_reg_355_reg[4]__0_srl2_n_15 ;
  wire \mul_ln81_reg_355_reg[5]__0_srl2_n_15 ;
  wire \mul_ln81_reg_355_reg[6]__0_srl2_n_15 ;
  wire \mul_ln81_reg_355_reg[7]__0_srl2_n_15 ;
  wire \mul_ln81_reg_355_reg[8]__0_srl2_n_15 ;
  wire \mul_ln81_reg_355_reg[9]__0_srl2_n_15 ;
  wire [0:0]ram_reg;
  wire [6:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire [2:0]select_ln56_reg_584;
  wire [0:0]sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301;
  wire [4:1]sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306;
  wire [44:17]tmp2_reg_345;
  wire \tmp2_reg_345[18]_i_2_n_15 ;
  wire \tmp2_reg_345[19]_i_2_n_15 ;
  wire \tmp2_reg_345[20]_i_2_n_15 ;
  wire \tmp2_reg_345[21]_i_2_n_15 ;
  wire \tmp2_reg_345[22]_i_2_n_15 ;
  wire \tmp2_reg_345[23]_i_2_n_15 ;
  wire \tmp2_reg_345[24]_i_2_n_15 ;
  wire \tmp2_reg_345[24]_i_3_n_15 ;
  wire \tmp2_reg_345[25]_i_2_n_15 ;
  wire \tmp2_reg_345[25]_i_3_n_15 ;
  wire \tmp2_reg_345[26]_i_2_n_15 ;
  wire \tmp2_reg_345[26]_i_3_n_15 ;
  wire \tmp2_reg_345[27]_i_2_n_15 ;
  wire \tmp2_reg_345[27]_i_3_n_15 ;
  wire \tmp2_reg_345[28]_i_2_n_15 ;
  wire \tmp2_reg_345[28]_i_3_n_15 ;
  wire \tmp2_reg_345[29]_i_2_n_15 ;
  wire \tmp2_reg_345[29]_i_3_n_15 ;
  wire \tmp2_reg_345[30]_i_2_n_15 ;
  wire \tmp2_reg_345[30]_i_3_n_15 ;
  wire \tmp2_reg_345[31]_i_2_n_15 ;
  wire \tmp2_reg_345[31]_i_3_n_15 ;
  wire \tmp2_reg_345[32]_i_2_n_15 ;
  wire \tmp2_reg_345[32]_i_3_n_15 ;
  wire \tmp2_reg_345[33]_i_2_n_15 ;
  wire \tmp2_reg_345[33]_i_3_n_15 ;
  wire \tmp2_reg_345[34]_i_2_n_15 ;
  wire \tmp2_reg_345[34]_i_3_n_15 ;
  wire \tmp2_reg_345[35]_i_2_n_15 ;
  wire \tmp2_reg_345[35]_i_3_n_15 ;
  wire \tmp2_reg_345[36]_i_2_n_15 ;
  wire \tmp2_reg_345[36]_i_3_n_15 ;
  wire \tmp2_reg_345[37]_i_2_n_15 ;
  wire \tmp2_reg_345[37]_i_3_n_15 ;
  wire \tmp2_reg_345[38]_i_2_n_15 ;
  wire \tmp2_reg_345[38]_i_3_n_15 ;
  wire \tmp2_reg_345[39]_i_2_n_15 ;
  wire \tmp2_reg_345[39]_i_3_n_15 ;
  wire \tmp2_reg_345[40]_i_2_n_15 ;
  wire \tmp2_reg_345[40]_i_3_n_15 ;
  wire \tmp2_reg_345[41]_i_2_n_15 ;
  wire \tmp2_reg_345[41]_i_3_n_15 ;
  wire \tmp2_reg_345[42]_i_2_n_15 ;
  wire \tmp2_reg_345[42]_i_3_n_15 ;
  wire \tmp2_reg_345[43]_i_2_n_15 ;
  wire \tmp2_reg_345[43]_i_3_n_15 ;
  wire \tmp2_reg_345[44]_i_2_n_15 ;
  wire \tmp2_reg_345[44]_i_3_n_15 ;
  wire \tmp2_reg_345[44]_i_4_n_15 ;
  wire \tmp2_reg_345[44]_i_5_n_15 ;
  wire \tmp2_reg_345[44]_i_6_n_15 ;
  wire \tmp2_reg_345[44]_i_7_n_15 ;
  wire \tmp2_reg_345[44]_i_8_n_15 ;
  wire \tmp2_reg_345[44]_i_9_n_15 ;
  wire [44:0]trunc_ln80_fu_227_p1;
  wire [31:0]\wdt_1_cast_cast_reg_311_reg[31]_0 ;
  wire [7:0]zext_ln75_reg_320;
  wire \zext_ln75_reg_320[7]_i_4_n_15 ;
  wire \zext_ln75_reg_320_pp0_iter9_reg_reg[0]_srl9_n_15 ;
  wire \zext_ln75_reg_320_pp0_iter9_reg_reg[1]_srl9_n_15 ;
  wire \zext_ln75_reg_320_pp0_iter9_reg_reg[2]_srl9_n_15 ;
  wire \zext_ln75_reg_320_pp0_iter9_reg_reg[3]_srl9_n_15 ;
  wire \zext_ln75_reg_320_pp0_iter9_reg_reg[4]_srl9_n_15 ;
  wire \zext_ln75_reg_320_pp0_iter9_reg_reg[5]_srl9_n_15 ;
  wire \zext_ln75_reg_320_pp0_iter9_reg_reg[6]_srl9_n_15 ;
  wire \zext_ln75_reg_320_pp0_iter9_reg_reg[7]_srl9_n_15 ;

  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter10_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter9),
        .Q(ap_enable_reg_pp0_iter10),
        .R(ap_done_cache_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter11_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter10),
        .Q(HistArray_ce0),
        .R(ap_done_cache_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_29),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_done_cache_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_done_cache_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ap_done_cache_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(ap_done_cache_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter5),
        .Q(ap_enable_reg_pp0_iter6),
        .R(ap_done_cache_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter7_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter6),
        .Q(ap_enable_reg_pp0_iter7),
        .R(ap_done_cache_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter8_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter7),
        .Q(ap_enable_reg_pp0_iter8),
        .R(ap_done_cache_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter9_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter8),
        .Q(ap_enable_reg_pp0_iter9),
        .R(ap_done_cache_reg_0));
  FDRE ap_loop_exit_ready_pp0_iter10_reg_reg__0
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_exit_ready_pp0_iter9_reg_reg_srl9_n_15),
        .Q(ap_loop_exit_ready_pp0_iter10_reg),
        .R(1'b0));
  (* srl_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/ap_loop_exit_ready_pp0_iter9_reg_reg_srl9 " *) 
  SRL16E ap_loop_exit_ready_pp0_iter9_reg_reg_srl9
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter9_reg_reg_srl9_n_15));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_1
       (.I0(buff0_reg_i_18_n_15),
        .I1(sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301),
        .I2(buff0_reg_i_19_n_15),
        .O(trunc_ln80_fu_227_p1[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_10
       (.I0(buff0_reg_i_27_n_15),
        .I1(sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301),
        .I2(buff0_reg_i_28_n_15),
        .O(trunc_ln80_fu_227_p1[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_11
       (.I0(buff0_reg_i_28_n_15),
        .I1(sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301),
        .I2(buff0_reg_i_29_n_15),
        .O(trunc_ln80_fu_227_p1[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_12
       (.I0(buff0_reg_i_29_n_15),
        .I1(sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301),
        .I2(buff0_reg_i_30_n_15),
        .O(trunc_ln80_fu_227_p1[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_13
       (.I0(buff0_reg_i_30_n_15),
        .I1(sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301),
        .I2(buff0_reg_i_31_n_15),
        .O(trunc_ln80_fu_227_p1[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_17
       (.I0(buff0_reg_i_36_n_15),
        .I1(sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301),
        .I2(buff0_reg_i_37_n_15),
        .O(trunc_ln80_fu_227_p1[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff0_reg_i_18
       (.I0(buff0_reg_i_38_n_15),
        .I1(buff0_reg_i_39_n_15),
        .I2(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[1]),
        .I3(buff0_reg_i_40_n_15),
        .I4(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[2]),
        .I5(buff0_reg_i_41_n_15),
        .O(buff0_reg_i_18_n_15));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff0_reg_i_19
       (.I0(buff0_reg_i_42_n_15),
        .I1(buff0_reg_i_43_n_15),
        .I2(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[1]),
        .I3(buff0_reg_i_44_n_15),
        .I4(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[2]),
        .I5(buff0_reg_i_45_n_15),
        .O(buff0_reg_i_19_n_15));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_2
       (.I0(buff0_reg_i_19_n_15),
        .I1(sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301),
        .I2(buff0_reg_i_20_n_15),
        .O(trunc_ln80_fu_227_p1[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff0_reg_i_20
       (.I0(buff0_reg_i_40_n_15),
        .I1(buff0_reg_i_41_n_15),
        .I2(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[1]),
        .I3(buff0_reg_i_39_n_15),
        .I4(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[2]),
        .I5(buff0_reg_i_46_n_15),
        .O(buff0_reg_i_20_n_15));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff0_reg_i_21
       (.I0(buff0_reg_i_44_n_15),
        .I1(buff0_reg_i_45_n_15),
        .I2(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[1]),
        .I3(buff0_reg_i_43_n_15),
        .I4(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[2]),
        .I5(buff0_reg_i_47_n_15),
        .O(buff0_reg_i_21_n_15));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff0_reg_i_22
       (.I0(buff0_reg_i_39_n_15),
        .I1(buff0_reg_i_46_n_15),
        .I2(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[1]),
        .I3(buff0_reg_i_41_n_15),
        .I4(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[2]),
        .I5(buff0_reg_i_48_n_15),
        .O(buff0_reg_i_22_n_15));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff0_reg_i_23
       (.I0(buff0_reg_i_43_n_15),
        .I1(buff0_reg_i_47_n_15),
        .I2(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[1]),
        .I3(buff0_reg_i_45_n_15),
        .I4(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[2]),
        .I5(buff0_reg_i_49_n_15),
        .O(buff0_reg_i_23_n_15));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff0_reg_i_24
       (.I0(buff0_reg_i_41_n_15),
        .I1(buff0_reg_i_48_n_15),
        .I2(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[1]),
        .I3(buff0_reg_i_46_n_15),
        .I4(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[2]),
        .I5(buff0_reg_i_50_n_15),
        .O(buff0_reg_i_24_n_15));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff0_reg_i_25
       (.I0(buff0_reg_i_45_n_15),
        .I1(buff0_reg_i_49_n_15),
        .I2(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[1]),
        .I3(buff0_reg_i_47_n_15),
        .I4(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[2]),
        .I5(buff0_reg_i_51_n_15),
        .O(buff0_reg_i_25_n_15));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff0_reg_i_26
       (.I0(buff0_reg_i_46_n_15),
        .I1(buff0_reg_i_50_n_15),
        .I2(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[1]),
        .I3(buff0_reg_i_48_n_15),
        .I4(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[2]),
        .I5(buff0_reg_i_52_n_15),
        .O(buff0_reg_i_26_n_15));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff0_reg_i_27
       (.I0(buff0_reg_i_47_n_15),
        .I1(buff0_reg_i_51_n_15),
        .I2(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[1]),
        .I3(buff0_reg_i_49_n_15),
        .I4(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[2]),
        .I5(buff0_reg_i_53_n_15),
        .O(buff0_reg_i_27_n_15));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff0_reg_i_28
       (.I0(buff0_reg_i_48_n_15),
        .I1(buff0_reg_i_52_n_15),
        .I2(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[1]),
        .I3(buff0_reg_i_50_n_15),
        .I4(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[2]),
        .I5(buff0_reg_i_54_n_15),
        .O(buff0_reg_i_28_n_15));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff0_reg_i_29
       (.I0(buff0_reg_i_49_n_15),
        .I1(buff0_reg_i_53_n_15),
        .I2(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[1]),
        .I3(buff0_reg_i_51_n_15),
        .I4(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[2]),
        .I5(buff0_reg_i_55_n_15),
        .O(buff0_reg_i_29_n_15));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_3
       (.I0(buff0_reg_i_20_n_15),
        .I1(sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301),
        .I2(buff0_reg_i_21_n_15),
        .O(trunc_ln80_fu_227_p1[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff0_reg_i_30
       (.I0(buff0_reg_i_50_n_15),
        .I1(buff0_reg_i_54_n_15),
        .I2(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[1]),
        .I3(buff0_reg_i_52_n_15),
        .I4(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[2]),
        .I5(buff0_reg_i_56_n_15),
        .O(buff0_reg_i_30_n_15));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff0_reg_i_31
       (.I0(buff0_reg_i_51_n_15),
        .I1(buff0_reg_i_55_n_15),
        .I2(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[1]),
        .I3(buff0_reg_i_53_n_15),
        .I4(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[2]),
        .I5(buff0_reg_i_57_n_15),
        .O(buff0_reg_i_31_n_15));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_32
       (.I0(buff0_reg_i_52_n_15),
        .I1(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[2]),
        .I2(buff0_reg_i_56_n_15),
        .O(buff0_reg_i_32_n_15));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_33
       (.I0(buff0_reg_i_54_n_15),
        .I1(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[2]),
        .I2(buff0_reg_i_58_n_15),
        .O(buff0_reg_i_33_n_15));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_34
       (.I0(buff0_reg_i_53_n_15),
        .I1(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[2]),
        .I2(buff0_reg_i_57_n_15),
        .O(buff0_reg_i_34_n_15));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_35
       (.I0(buff0_reg_i_55_n_15),
        .I1(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[2]),
        .I2(buff0_reg_i_59_n_15),
        .O(buff0_reg_i_35_n_15));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    buff0_reg_i_36
       (.I0(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[2]),
        .I1(buff0_reg_i_60_n_15),
        .I2(buff0_reg_i_56_n_15),
        .I3(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[1]),
        .I4(buff0_reg_i_33_n_15),
        .O(buff0_reg_i_36_n_15));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    buff0_reg_i_37
       (.I0(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[2]),
        .I1(buff0_reg_i_61_n_15),
        .I2(buff0_reg_i_57_n_15),
        .I3(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[1]),
        .I4(buff0_reg_i_35_n_15),
        .O(buff0_reg_i_37_n_15));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff0_reg_i_38
       (.I0(mul_ln80_reg_340[47]),
        .I1(mul_ln80_reg_340[31]),
        .I2(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[3]),
        .I3(mul_ln80_reg_340[39]),
        .I4(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[4]),
        .I5(mul_ln80_reg_340[23]),
        .O(buff0_reg_i_38_n_15));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff0_reg_i_39
       (.I0(mul_ln80_reg_340[43]),
        .I1(mul_ln80_reg_340[27]),
        .I2(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[3]),
        .I3(mul_ln80_reg_340[35]),
        .I4(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[4]),
        .I5(mul_ln80_reg_340[19]),
        .O(buff0_reg_i_39_n_15));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_4
       (.I0(buff0_reg_i_21_n_15),
        .I1(sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301),
        .I2(buff0_reg_i_22_n_15),
        .O(trunc_ln80_fu_227_p1[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff0_reg_i_40
       (.I0(mul_ln80_reg_340[45]),
        .I1(mul_ln80_reg_340[29]),
        .I2(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[3]),
        .I3(mul_ln80_reg_340[37]),
        .I4(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[4]),
        .I5(mul_ln80_reg_340[21]),
        .O(buff0_reg_i_40_n_15));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff0_reg_i_41
       (.I0(mul_ln80_reg_340[41]),
        .I1(mul_ln80_reg_340[25]),
        .I2(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[3]),
        .I3(mul_ln80_reg_340[33]),
        .I4(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[4]),
        .I5(mul_ln80_reg_340[17]),
        .O(buff0_reg_i_41_n_15));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff0_reg_i_42
       (.I0(mul_ln80_reg_340[46]),
        .I1(mul_ln80_reg_340[30]),
        .I2(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[3]),
        .I3(mul_ln80_reg_340[38]),
        .I4(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[4]),
        .I5(mul_ln80_reg_340[22]),
        .O(buff0_reg_i_42_n_15));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff0_reg_i_43
       (.I0(mul_ln80_reg_340[42]),
        .I1(mul_ln80_reg_340[26]),
        .I2(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[3]),
        .I3(mul_ln80_reg_340[34]),
        .I4(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[4]),
        .I5(mul_ln80_reg_340[18]),
        .O(buff0_reg_i_43_n_15));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff0_reg_i_44
       (.I0(mul_ln80_reg_340[44]),
        .I1(mul_ln80_reg_340[28]),
        .I2(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[3]),
        .I3(mul_ln80_reg_340[36]),
        .I4(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[4]),
        .I5(mul_ln80_reg_340[20]),
        .O(buff0_reg_i_44_n_15));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff0_reg_i_45
       (.I0(mul_ln80_reg_340[40]),
        .I1(mul_ln80_reg_340[24]),
        .I2(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[3]),
        .I3(mul_ln80_reg_340[32]),
        .I4(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[4]),
        .I5(mul_ln80_reg_340[16]),
        .O(buff0_reg_i_45_n_15));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff0_reg_i_46
       (.I0(mul_ln80_reg_340[39]),
        .I1(mul_ln80_reg_340[23]),
        .I2(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[3]),
        .I3(mul_ln80_reg_340[31]),
        .I4(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[4]),
        .I5(mul_ln80_reg_340[15]),
        .O(buff0_reg_i_46_n_15));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff0_reg_i_47
       (.I0(mul_ln80_reg_340[38]),
        .I1(mul_ln80_reg_340[22]),
        .I2(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[3]),
        .I3(mul_ln80_reg_340[30]),
        .I4(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[4]),
        .I5(mul_ln80_reg_340[14]),
        .O(buff0_reg_i_47_n_15));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff0_reg_i_48
       (.I0(mul_ln80_reg_340[37]),
        .I1(mul_ln80_reg_340[21]),
        .I2(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[3]),
        .I3(mul_ln80_reg_340[29]),
        .I4(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[4]),
        .I5(mul_ln80_reg_340[13]),
        .O(buff0_reg_i_48_n_15));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff0_reg_i_49
       (.I0(mul_ln80_reg_340[36]),
        .I1(mul_ln80_reg_340[20]),
        .I2(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[3]),
        .I3(mul_ln80_reg_340[28]),
        .I4(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[4]),
        .I5(mul_ln80_reg_340[12]),
        .O(buff0_reg_i_49_n_15));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_5
       (.I0(buff0_reg_i_22_n_15),
        .I1(sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301),
        .I2(buff0_reg_i_23_n_15),
        .O(trunc_ln80_fu_227_p1[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff0_reg_i_50
       (.I0(mul_ln80_reg_340[35]),
        .I1(mul_ln80_reg_340[19]),
        .I2(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[3]),
        .I3(mul_ln80_reg_340[27]),
        .I4(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[4]),
        .I5(mul_ln80_reg_340[11]),
        .O(buff0_reg_i_50_n_15));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff0_reg_i_51
       (.I0(mul_ln80_reg_340[34]),
        .I1(mul_ln80_reg_340[18]),
        .I2(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[3]),
        .I3(mul_ln80_reg_340[26]),
        .I4(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[4]),
        .I5(mul_ln80_reg_340[10]),
        .O(buff0_reg_i_51_n_15));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff0_reg_i_52
       (.I0(mul_ln80_reg_340[33]),
        .I1(mul_ln80_reg_340[17]),
        .I2(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[3]),
        .I3(mul_ln80_reg_340[25]),
        .I4(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[4]),
        .I5(mul_ln80_reg_340[9]),
        .O(buff0_reg_i_52_n_15));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff0_reg_i_53
       (.I0(mul_ln80_reg_340[32]),
        .I1(mul_ln80_reg_340[16]),
        .I2(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[3]),
        .I3(mul_ln80_reg_340[24]),
        .I4(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[4]),
        .I5(mul_ln80_reg_340[8]),
        .O(buff0_reg_i_53_n_15));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    buff0_reg_i_54
       (.I0(mul_ln80_reg_340[7]),
        .I1(mul_ln80_reg_340[23]),
        .I2(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[3]),
        .I3(mul_ln80_reg_340[31]),
        .I4(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[4]),
        .I5(mul_ln80_reg_340[15]),
        .O(buff0_reg_i_54_n_15));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    buff0_reg_i_55
       (.I0(mul_ln80_reg_340[6]),
        .I1(mul_ln80_reg_340[22]),
        .I2(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[3]),
        .I3(mul_ln80_reg_340[30]),
        .I4(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[4]),
        .I5(mul_ln80_reg_340[14]),
        .O(buff0_reg_i_55_n_15));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    buff0_reg_i_56
       (.I0(mul_ln80_reg_340[5]),
        .I1(mul_ln80_reg_340[21]),
        .I2(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[3]),
        .I3(mul_ln80_reg_340[29]),
        .I4(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[4]),
        .I5(mul_ln80_reg_340[13]),
        .O(buff0_reg_i_56_n_15));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    buff0_reg_i_57
       (.I0(mul_ln80_reg_340[4]),
        .I1(mul_ln80_reg_340[20]),
        .I2(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[3]),
        .I3(mul_ln80_reg_340[28]),
        .I4(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[4]),
        .I5(mul_ln80_reg_340[12]),
        .O(buff0_reg_i_57_n_15));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    buff0_reg_i_58
       (.I0(mul_ln80_reg_340[3]),
        .I1(mul_ln80_reg_340[19]),
        .I2(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[3]),
        .I3(mul_ln80_reg_340[27]),
        .I4(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[4]),
        .I5(mul_ln80_reg_340[11]),
        .O(buff0_reg_i_58_n_15));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    buff0_reg_i_59
       (.I0(mul_ln80_reg_340[2]),
        .I1(mul_ln80_reg_340[18]),
        .I2(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[3]),
        .I3(mul_ln80_reg_340[26]),
        .I4(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[4]),
        .I5(mul_ln80_reg_340[10]),
        .O(buff0_reg_i_59_n_15));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_6
       (.I0(buff0_reg_i_23_n_15),
        .I1(sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301),
        .I2(buff0_reg_i_24_n_15),
        .O(trunc_ln80_fu_227_p1[11]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    buff0_reg_i_60
       (.I0(mul_ln80_reg_340[1]),
        .I1(mul_ln80_reg_340[17]),
        .I2(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[3]),
        .I3(mul_ln80_reg_340[25]),
        .I4(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[4]),
        .I5(mul_ln80_reg_340[9]),
        .O(buff0_reg_i_60_n_15));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    buff0_reg_i_61
       (.I0(mul_ln80_reg_340[0]),
        .I1(mul_ln80_reg_340[16]),
        .I2(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[3]),
        .I3(mul_ln80_reg_340[24]),
        .I4(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[4]),
        .I5(mul_ln80_reg_340[8]),
        .O(buff0_reg_i_61_n_15));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_7
       (.I0(buff0_reg_i_24_n_15),
        .I1(sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301),
        .I2(buff0_reg_i_25_n_15),
        .O(trunc_ln80_fu_227_p1[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_8
       (.I0(buff0_reg_i_25_n_15),
        .I1(sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301),
        .I2(buff0_reg_i_26_n_15),
        .O(trunc_ln80_fu_227_p1[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_9
       (.I0(buff0_reg_i_26_n_15),
        .I1(sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301),
        .I2(buff0_reg_i_27_n_15),
        .O(trunc_ln80_fu_227_p1[8]));
  FDRE \conv3_i12_i_i156_cast_reg_296_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg[0]),
        .Q(conv3_i12_i_i156_cast_reg_296[0]),
        .R(1'b0));
  FDRE \conv3_i12_i_i156_cast_reg_296_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg[10]),
        .Q(conv3_i12_i_i156_cast_reg_296[10]),
        .R(1'b0));
  FDRE \conv3_i12_i_i156_cast_reg_296_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg[11]),
        .Q(conv3_i12_i_i156_cast_reg_296[11]),
        .R(1'b0));
  FDRE \conv3_i12_i_i156_cast_reg_296_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg[12]),
        .Q(conv3_i12_i_i156_cast_reg_296[12]),
        .R(1'b0));
  FDRE \conv3_i12_i_i156_cast_reg_296_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg[13]),
        .Q(conv3_i12_i_i156_cast_reg_296[13]),
        .R(1'b0));
  FDRE \conv3_i12_i_i156_cast_reg_296_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg[1]),
        .Q(conv3_i12_i_i156_cast_reg_296[1]),
        .R(1'b0));
  FDRE \conv3_i12_i_i156_cast_reg_296_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg[2]),
        .Q(conv3_i12_i_i156_cast_reg_296[2]),
        .R(1'b0));
  FDRE \conv3_i12_i_i156_cast_reg_296_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg[3]),
        .Q(conv3_i12_i_i156_cast_reg_296[3]),
        .R(1'b0));
  FDRE \conv3_i12_i_i156_cast_reg_296_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg[4]),
        .Q(conv3_i12_i_i156_cast_reg_296[4]),
        .R(1'b0));
  FDRE \conv3_i12_i_i156_cast_reg_296_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg[5]),
        .Q(conv3_i12_i_i156_cast_reg_296[5]),
        .R(1'b0));
  FDRE \conv3_i12_i_i156_cast_reg_296_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg[6]),
        .Q(conv3_i12_i_i156_cast_reg_296[6]),
        .R(1'b0));
  FDRE \conv3_i12_i_i156_cast_reg_296_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg[7]),
        .Q(conv3_i12_i_i156_cast_reg_296[7]),
        .R(1'b0));
  FDRE \conv3_i12_i_i156_cast_reg_296_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg[8]),
        .Q(conv3_i12_i_i156_cast_reg_296[8]),
        .R(1'b0));
  FDRE \conv3_i12_i_i156_cast_reg_296_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg[9]),
        .Q(conv3_i12_i_i156_cast_reg_296[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_21 flow_control_loop_pipe_sequential_init_U
       (.ADDRARDADDR(ADDRARDADDR),
        .D(D),
        .E(E),
        .Q(Q[3:1]),
        .add_ln75_fu_194_p2(add_ln75_fu_194_p2),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_done_cache_reg_0),
        .ap_done_cache_reg_1(ap_done_cache_reg),
        .ap_enable_reg_pp0_iter1_reg(\i_fu_54_reg[5]_0 ),
        .ap_loop_exit_ready_pp0_iter10_reg(ap_loop_exit_ready_pp0_iter10_reg),
        .ap_loop_init_int_reg_0(ap_loop_init_int_reg),
        .ap_loop_init_int_reg_1(flow_control_loop_pipe_sequential_init_U_n_29),
        .ap_rst_n(ap_rst_n),
        .grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101_ap_ready(grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101_ap_ready),
        .grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101_ap_start_reg_reg(flow_control_loop_pipe_sequential_init_U_n_24),
        .grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101_ap_start_reg_reg_0(flow_control_loop_pipe_sequential_init_U_n_25),
        .hist_0_address0(hist_0_address0),
        .i_fu_540(i_fu_540),
        .i_fu_541(i_fu_541),
        .\i_fu_54_reg[4] (\i_fu_54_reg_n_15_[0] ),
        .\i_fu_54_reg[4]_0 (\i_fu_54_reg_n_15_[1] ),
        .\i_fu_54_reg[5] (\i_fu_54[5]_i_2_n_15 ),
        .\i_fu_54_reg[8] (\i_fu_54[8]_i_3_n_15 ),
        .\i_fu_54_reg[8]_0 (\i_fu_54_reg_n_15_[8] ),
        .ram_reg(\i_fu_54_reg_n_15_[2] ),
        .ram_reg_0(ram_reg),
        .ram_reg_1(\i_fu_54_reg_n_15_[3] ),
        .ram_reg_2(\i_fu_54_reg_n_15_[4] ),
        .ram_reg_3(\i_fu_54_reg_n_15_[5] ),
        .ram_reg_4(\i_fu_54_reg_n_15_[6] ),
        .ram_reg_5(\i_fu_54_reg_n_15_[7] ),
        .zext_ln75_reg_320(zext_ln75_reg_320[0]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \i_fu_54[5]_i_2 
       (.I0(\i_fu_54_reg_n_15_[3] ),
        .I1(\i_fu_54_reg_n_15_[1] ),
        .I2(\i_fu_54_reg_n_15_[0] ),
        .I3(\i_fu_54_reg_n_15_[2] ),
        .I4(\i_fu_54_reg_n_15_[4] ),
        .O(\i_fu_54[5]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \i_fu_54[8]_i_3 
       (.I0(\i_fu_54_reg_n_15_[4] ),
        .I1(\i_fu_54_reg_n_15_[2] ),
        .I2(\i_fu_54_reg_n_15_[0] ),
        .I3(\i_fu_54_reg_n_15_[1] ),
        .I4(\i_fu_54_reg_n_15_[3] ),
        .I5(\i_fu_54_reg_n_15_[5] ),
        .O(\i_fu_54[8]_i_3_n_15 ));
  FDRE \i_fu_54_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_540),
        .D(add_ln75_fu_194_p2[0]),
        .Q(\i_fu_54_reg_n_15_[0] ),
        .R(1'b0));
  FDRE \i_fu_54_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_540),
        .D(add_ln75_fu_194_p2[1]),
        .Q(\i_fu_54_reg_n_15_[1] ),
        .R(1'b0));
  FDRE \i_fu_54_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_540),
        .D(add_ln75_fu_194_p2[2]),
        .Q(\i_fu_54_reg_n_15_[2] ),
        .R(1'b0));
  FDRE \i_fu_54_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_540),
        .D(add_ln75_fu_194_p2[3]),
        .Q(\i_fu_54_reg_n_15_[3] ),
        .R(1'b0));
  FDRE \i_fu_54_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_540),
        .D(add_ln75_fu_194_p2[4]),
        .Q(\i_fu_54_reg_n_15_[4] ),
        .R(1'b0));
  FDRE \i_fu_54_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_540),
        .D(add_ln75_fu_194_p2[5]),
        .Q(\i_fu_54_reg_n_15_[5] ),
        .R(1'b0));
  FDRE \i_fu_54_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_540),
        .D(add_ln75_fu_194_p2[6]),
        .Q(\i_fu_54_reg_n_15_[6] ),
        .R(1'b0));
  FDRE \i_fu_54_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_540),
        .D(add_ln75_fu_194_p2[7]),
        .Q(\i_fu_54_reg_n_15_[7] ),
        .R(1'b0));
  FDRE \i_fu_54_reg[8] 
       (.C(ap_clk),
        .CE(i_fu_540),
        .D(add_ln75_fu_194_p2[8]),
        .Q(\i_fu_54_reg_n_15_[8] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_mul_45ns_32ns_77_5_1 mul_45ns_32ns_77_5_1_U83
       (.A({trunc_ln80_fu_227_p1[16:4],trunc_ln80_fu_227_p1[0]}),
        .D(conv3_i12_i_i156_cast_reg_296),
        .P({mul_45ns_32ns_77_5_1_U83_n_15,mul_45ns_32ns_77_5_1_U83_n_16,mul_45ns_32ns_77_5_1_U83_n_17,mul_45ns_32ns_77_5_1_U83_n_18,mul_45ns_32ns_77_5_1_U83_n_19}),
        .Q(tmp2_reg_345),
        .ap_clk(ap_clk),
        .buff0_reg_0(buff0_reg),
        .buff1_reg_0(buff0_reg_i_34_n_15),
        .buff1_reg_1(buff0_reg_i_35_n_15),
        .buff1_reg_2(buff0_reg_i_36_n_15),
        .buff1_reg_3(buff0_reg_i_32_n_15),
        .buff1_reg_4(buff0_reg_i_33_n_15),
        .buff1_reg_5(buff0_reg_i_31_n_15),
        .sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301(sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301),
        .sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[1]),
        .tmp_product_0({mul_45ns_32ns_77_5_1_U83_n_20,mul_45ns_32ns_77_5_1_U83_n_21,mul_45ns_32ns_77_5_1_U83_n_22,mul_45ns_32ns_77_5_1_U83_n_23,mul_45ns_32ns_77_5_1_U83_n_24,mul_45ns_32ns_77_5_1_U83_n_25,mul_45ns_32ns_77_5_1_U83_n_26,mul_45ns_32ns_77_5_1_U83_n_27,mul_45ns_32ns_77_5_1_U83_n_28,mul_45ns_32ns_77_5_1_U83_n_29,mul_45ns_32ns_77_5_1_U83_n_30,mul_45ns_32ns_77_5_1_U83_n_31,mul_45ns_32ns_77_5_1_U83_n_32,mul_45ns_32ns_77_5_1_U83_n_33,mul_45ns_32ns_77_5_1_U83_n_34,mul_45ns_32ns_77_5_1_U83_n_35,mul_45ns_32ns_77_5_1_U83_n_36}),
        .tmp_product__0_0(mul_ln81_reg_355_reg));
  FDRE \mul_ln80_reg_340_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln80_reg_340_reg[63]_0 [0]),
        .Q(mul_ln80_reg_340[0]),
        .R(1'b0));
  FDRE \mul_ln80_reg_340_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln80_reg_340_reg[63]_0 [10]),
        .Q(mul_ln80_reg_340[10]),
        .R(1'b0));
  FDRE \mul_ln80_reg_340_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln80_reg_340_reg[63]_0 [11]),
        .Q(mul_ln80_reg_340[11]),
        .R(1'b0));
  FDRE \mul_ln80_reg_340_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln80_reg_340_reg[63]_0 [12]),
        .Q(mul_ln80_reg_340[12]),
        .R(1'b0));
  FDRE \mul_ln80_reg_340_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln80_reg_340_reg[63]_0 [13]),
        .Q(mul_ln80_reg_340[13]),
        .R(1'b0));
  FDRE \mul_ln80_reg_340_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln80_reg_340_reg[63]_0 [14]),
        .Q(mul_ln80_reg_340[14]),
        .R(1'b0));
  FDRE \mul_ln80_reg_340_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln80_reg_340_reg[63]_0 [15]),
        .Q(mul_ln80_reg_340[15]),
        .R(1'b0));
  FDRE \mul_ln80_reg_340_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln80_reg_340_reg[63]_0 [16]),
        .Q(mul_ln80_reg_340[16]),
        .R(1'b0));
  FDRE \mul_ln80_reg_340_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln80_reg_340_reg[63]_0 [17]),
        .Q(mul_ln80_reg_340[17]),
        .R(1'b0));
  FDRE \mul_ln80_reg_340_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln80_reg_340_reg[63]_0 [18]),
        .Q(mul_ln80_reg_340[18]),
        .R(1'b0));
  FDRE \mul_ln80_reg_340_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln80_reg_340_reg[63]_0 [19]),
        .Q(mul_ln80_reg_340[19]),
        .R(1'b0));
  FDRE \mul_ln80_reg_340_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln80_reg_340_reg[63]_0 [1]),
        .Q(mul_ln80_reg_340[1]),
        .R(1'b0));
  FDRE \mul_ln80_reg_340_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln80_reg_340_reg[63]_0 [20]),
        .Q(mul_ln80_reg_340[20]),
        .R(1'b0));
  FDRE \mul_ln80_reg_340_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln80_reg_340_reg[63]_0 [21]),
        .Q(mul_ln80_reg_340[21]),
        .R(1'b0));
  FDRE \mul_ln80_reg_340_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln80_reg_340_reg[63]_0 [22]),
        .Q(mul_ln80_reg_340[22]),
        .R(1'b0));
  FDRE \mul_ln80_reg_340_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln80_reg_340_reg[63]_0 [23]),
        .Q(mul_ln80_reg_340[23]),
        .R(1'b0));
  FDRE \mul_ln80_reg_340_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln80_reg_340_reg[63]_0 [24]),
        .Q(mul_ln80_reg_340[24]),
        .R(1'b0));
  FDRE \mul_ln80_reg_340_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln80_reg_340_reg[63]_0 [25]),
        .Q(mul_ln80_reg_340[25]),
        .R(1'b0));
  FDRE \mul_ln80_reg_340_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln80_reg_340_reg[63]_0 [26]),
        .Q(mul_ln80_reg_340[26]),
        .R(1'b0));
  FDRE \mul_ln80_reg_340_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln80_reg_340_reg[63]_0 [27]),
        .Q(mul_ln80_reg_340[27]),
        .R(1'b0));
  FDRE \mul_ln80_reg_340_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln80_reg_340_reg[63]_0 [28]),
        .Q(mul_ln80_reg_340[28]),
        .R(1'b0));
  FDRE \mul_ln80_reg_340_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln80_reg_340_reg[63]_0 [29]),
        .Q(mul_ln80_reg_340[29]),
        .R(1'b0));
  FDRE \mul_ln80_reg_340_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln80_reg_340_reg[63]_0 [2]),
        .Q(mul_ln80_reg_340[2]),
        .R(1'b0));
  FDRE \mul_ln80_reg_340_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln80_reg_340_reg[63]_0 [30]),
        .Q(mul_ln80_reg_340[30]),
        .R(1'b0));
  FDRE \mul_ln80_reg_340_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln80_reg_340_reg[63]_0 [31]),
        .Q(mul_ln80_reg_340[31]),
        .R(1'b0));
  FDRE \mul_ln80_reg_340_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln80_reg_340_reg[63]_0 [32]),
        .Q(mul_ln80_reg_340[32]),
        .R(1'b0));
  FDRE \mul_ln80_reg_340_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln80_reg_340_reg[63]_0 [33]),
        .Q(mul_ln80_reg_340[33]),
        .R(1'b0));
  FDRE \mul_ln80_reg_340_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln80_reg_340_reg[63]_0 [34]),
        .Q(mul_ln80_reg_340[34]),
        .R(1'b0));
  FDRE \mul_ln80_reg_340_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln80_reg_340_reg[63]_0 [35]),
        .Q(mul_ln80_reg_340[35]),
        .R(1'b0));
  FDRE \mul_ln80_reg_340_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln80_reg_340_reg[63]_0 [36]),
        .Q(mul_ln80_reg_340[36]),
        .R(1'b0));
  FDRE \mul_ln80_reg_340_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln80_reg_340_reg[63]_0 [37]),
        .Q(mul_ln80_reg_340[37]),
        .R(1'b0));
  FDRE \mul_ln80_reg_340_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln80_reg_340_reg[63]_0 [38]),
        .Q(mul_ln80_reg_340[38]),
        .R(1'b0));
  FDRE \mul_ln80_reg_340_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln80_reg_340_reg[63]_0 [39]),
        .Q(mul_ln80_reg_340[39]),
        .R(1'b0));
  FDRE \mul_ln80_reg_340_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln80_reg_340_reg[63]_0 [3]),
        .Q(mul_ln80_reg_340[3]),
        .R(1'b0));
  FDRE \mul_ln80_reg_340_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln80_reg_340_reg[63]_0 [40]),
        .Q(mul_ln80_reg_340[40]),
        .R(1'b0));
  FDRE \mul_ln80_reg_340_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln80_reg_340_reg[63]_0 [41]),
        .Q(mul_ln80_reg_340[41]),
        .R(1'b0));
  FDRE \mul_ln80_reg_340_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln80_reg_340_reg[63]_0 [42]),
        .Q(mul_ln80_reg_340[42]),
        .R(1'b0));
  FDRE \mul_ln80_reg_340_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln80_reg_340_reg[63]_0 [43]),
        .Q(mul_ln80_reg_340[43]),
        .R(1'b0));
  FDRE \mul_ln80_reg_340_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln80_reg_340_reg[63]_0 [44]),
        .Q(mul_ln80_reg_340[44]),
        .R(1'b0));
  FDRE \mul_ln80_reg_340_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln80_reg_340_reg[63]_0 [45]),
        .Q(mul_ln80_reg_340[45]),
        .R(1'b0));
  FDRE \mul_ln80_reg_340_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln80_reg_340_reg[63]_0 [46]),
        .Q(mul_ln80_reg_340[46]),
        .R(1'b0));
  FDRE \mul_ln80_reg_340_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln80_reg_340_reg[63]_0 [47]),
        .Q(mul_ln80_reg_340[47]),
        .R(1'b0));
  FDRE \mul_ln80_reg_340_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln80_reg_340_reg[63]_0 [48]),
        .Q(mul_ln80_reg_340[48]),
        .R(1'b0));
  FDRE \mul_ln80_reg_340_reg[49] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln80_reg_340_reg[63]_0 [49]),
        .Q(mul_ln80_reg_340[49]),
        .R(1'b0));
  FDRE \mul_ln80_reg_340_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln80_reg_340_reg[63]_0 [4]),
        .Q(mul_ln80_reg_340[4]),
        .R(1'b0));
  FDRE \mul_ln80_reg_340_reg[50] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln80_reg_340_reg[63]_0 [50]),
        .Q(mul_ln80_reg_340[50]),
        .R(1'b0));
  FDRE \mul_ln80_reg_340_reg[51] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln80_reg_340_reg[63]_0 [51]),
        .Q(mul_ln80_reg_340[51]),
        .R(1'b0));
  FDRE \mul_ln80_reg_340_reg[52] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln80_reg_340_reg[63]_0 [52]),
        .Q(mul_ln80_reg_340[52]),
        .R(1'b0));
  FDRE \mul_ln80_reg_340_reg[53] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln80_reg_340_reg[63]_0 [53]),
        .Q(mul_ln80_reg_340[53]),
        .R(1'b0));
  FDRE \mul_ln80_reg_340_reg[54] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln80_reg_340_reg[63]_0 [54]),
        .Q(mul_ln80_reg_340[54]),
        .R(1'b0));
  FDRE \mul_ln80_reg_340_reg[55] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln80_reg_340_reg[63]_0 [55]),
        .Q(mul_ln80_reg_340[55]),
        .R(1'b0));
  FDRE \mul_ln80_reg_340_reg[56] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln80_reg_340_reg[63]_0 [56]),
        .Q(mul_ln80_reg_340[56]),
        .R(1'b0));
  FDRE \mul_ln80_reg_340_reg[57] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln80_reg_340_reg[63]_0 [57]),
        .Q(mul_ln80_reg_340[57]),
        .R(1'b0));
  FDRE \mul_ln80_reg_340_reg[58] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln80_reg_340_reg[63]_0 [58]),
        .Q(mul_ln80_reg_340[58]),
        .R(1'b0));
  FDRE \mul_ln80_reg_340_reg[59] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln80_reg_340_reg[63]_0 [59]),
        .Q(mul_ln80_reg_340[59]),
        .R(1'b0));
  FDRE \mul_ln80_reg_340_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln80_reg_340_reg[63]_0 [5]),
        .Q(mul_ln80_reg_340[5]),
        .R(1'b0));
  FDRE \mul_ln80_reg_340_reg[60] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln80_reg_340_reg[63]_0 [60]),
        .Q(mul_ln80_reg_340[60]),
        .R(1'b0));
  FDRE \mul_ln80_reg_340_reg[61] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln80_reg_340_reg[63]_0 [61]),
        .Q(mul_ln80_reg_340[61]),
        .R(1'b0));
  FDRE \mul_ln80_reg_340_reg[62] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln80_reg_340_reg[63]_0 [62]),
        .Q(mul_ln80_reg_340[62]),
        .R(1'b0));
  FDRE \mul_ln80_reg_340_reg[63] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln80_reg_340_reg[63]_0 [63]),
        .Q(mul_ln80_reg_340[63]),
        .R(1'b0));
  FDRE \mul_ln80_reg_340_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln80_reg_340_reg[63]_0 [6]),
        .Q(mul_ln80_reg_340[6]),
        .R(1'b0));
  FDRE \mul_ln80_reg_340_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln80_reg_340_reg[63]_0 [7]),
        .Q(mul_ln80_reg_340[7]),
        .R(1'b0));
  FDRE \mul_ln80_reg_340_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln80_reg_340_reg[63]_0 [8]),
        .Q(mul_ln80_reg_340[8]),
        .R(1'b0));
  FDRE \mul_ln80_reg_340_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln80_reg_340_reg[63]_0 [9]),
        .Q(mul_ln80_reg_340[9]),
        .R(1'b0));
  (* srl_bus_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg " *) 
  (* srl_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg[0]__0_srl2 " *) 
  SRL16E \mul_ln81_reg_355_reg[0]__0_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(mul_45ns_32ns_77_5_1_U83_n_36),
        .Q(\mul_ln81_reg_355_reg[0]__0_srl2_n_15 ));
  (* srl_bus_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg " *) 
  (* srl_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg[10]__0_srl2 " *) 
  SRL16E \mul_ln81_reg_355_reg[10]__0_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(mul_45ns_32ns_77_5_1_U83_n_26),
        .Q(\mul_ln81_reg_355_reg[10]__0_srl2_n_15 ));
  (* srl_bus_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg " *) 
  (* srl_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg[11]__0_srl2 " *) 
  SRL16E \mul_ln81_reg_355_reg[11]__0_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(mul_45ns_32ns_77_5_1_U83_n_25),
        .Q(\mul_ln81_reg_355_reg[11]__0_srl2_n_15 ));
  (* srl_bus_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg " *) 
  (* srl_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg[12]__0_srl2 " *) 
  SRL16E \mul_ln81_reg_355_reg[12]__0_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(mul_45ns_32ns_77_5_1_U83_n_24),
        .Q(\mul_ln81_reg_355_reg[12]__0_srl2_n_15 ));
  (* srl_bus_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg " *) 
  (* srl_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg[12]_srl3 " *) 
  SRL16E \mul_ln81_reg_355_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(mul_45ns_32ns_77_5_1_U83_n_19),
        .Q(\mul_ln81_reg_355_reg[12]_srl3_n_15 ));
  (* srl_bus_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg " *) 
  (* srl_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg[13]__0_srl2 " *) 
  SRL16E \mul_ln81_reg_355_reg[13]__0_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(mul_45ns_32ns_77_5_1_U83_n_23),
        .Q(\mul_ln81_reg_355_reg[13]__0_srl2_n_15 ));
  (* srl_bus_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg " *) 
  (* srl_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg[13]_srl3 " *) 
  SRL16E \mul_ln81_reg_355_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(mul_45ns_32ns_77_5_1_U83_n_18),
        .Q(\mul_ln81_reg_355_reg[13]_srl3_n_15 ));
  (* srl_bus_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg " *) 
  (* srl_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg[14]__0_srl2 " *) 
  SRL16E \mul_ln81_reg_355_reg[14]__0_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(mul_45ns_32ns_77_5_1_U83_n_22),
        .Q(\mul_ln81_reg_355_reg[14]__0_srl2_n_15 ));
  (* srl_bus_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg " *) 
  (* srl_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg[14]_srl3 " *) 
  SRL16E \mul_ln81_reg_355_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(mul_45ns_32ns_77_5_1_U83_n_17),
        .Q(\mul_ln81_reg_355_reg[14]_srl3_n_15 ));
  (* srl_bus_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg " *) 
  (* srl_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg[15]__0_srl2 " *) 
  SRL16E \mul_ln81_reg_355_reg[15]__0_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(mul_45ns_32ns_77_5_1_U83_n_21),
        .Q(\mul_ln81_reg_355_reg[15]__0_srl2_n_15 ));
  (* srl_bus_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg " *) 
  (* srl_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg[15]_srl3 " *) 
  SRL16E \mul_ln81_reg_355_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(mul_45ns_32ns_77_5_1_U83_n_16),
        .Q(\mul_ln81_reg_355_reg[15]_srl3_n_15 ));
  (* srl_bus_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg " *) 
  (* srl_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg[16]__0_srl2 " *) 
  SRL16E \mul_ln81_reg_355_reg[16]__0_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(mul_45ns_32ns_77_5_1_U83_n_20),
        .Q(\mul_ln81_reg_355_reg[16]__0_srl2_n_15 ));
  (* srl_bus_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg " *) 
  (* srl_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg[16]_srl3 " *) 
  SRL16E \mul_ln81_reg_355_reg[16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(mul_45ns_32ns_77_5_1_U83_n_15),
        .Q(\mul_ln81_reg_355_reg[16]_srl3_n_15 ));
  (* srl_bus_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg " *) 
  (* srl_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg[1]__0_srl2 " *) 
  SRL16E \mul_ln81_reg_355_reg[1]__0_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(mul_45ns_32ns_77_5_1_U83_n_35),
        .Q(\mul_ln81_reg_355_reg[1]__0_srl2_n_15 ));
  (* srl_bus_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg " *) 
  (* srl_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg[2]__0_srl2 " *) 
  SRL16E \mul_ln81_reg_355_reg[2]__0_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(mul_45ns_32ns_77_5_1_U83_n_34),
        .Q(\mul_ln81_reg_355_reg[2]__0_srl2_n_15 ));
  (* srl_bus_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg " *) 
  (* srl_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg[3]__0_srl2 " *) 
  SRL16E \mul_ln81_reg_355_reg[3]__0_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(mul_45ns_32ns_77_5_1_U83_n_33),
        .Q(\mul_ln81_reg_355_reg[3]__0_srl2_n_15 ));
  (* srl_bus_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg " *) 
  (* srl_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg[4]__0_srl2 " *) 
  SRL16E \mul_ln81_reg_355_reg[4]__0_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(mul_45ns_32ns_77_5_1_U83_n_32),
        .Q(\mul_ln81_reg_355_reg[4]__0_srl2_n_15 ));
  (* srl_bus_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg " *) 
  (* srl_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg[5]__0_srl2 " *) 
  SRL16E \mul_ln81_reg_355_reg[5]__0_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(mul_45ns_32ns_77_5_1_U83_n_31),
        .Q(\mul_ln81_reg_355_reg[5]__0_srl2_n_15 ));
  (* srl_bus_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg " *) 
  (* srl_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg[6]__0_srl2 " *) 
  SRL16E \mul_ln81_reg_355_reg[6]__0_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(mul_45ns_32ns_77_5_1_U83_n_30),
        .Q(\mul_ln81_reg_355_reg[6]__0_srl2_n_15 ));
  (* srl_bus_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg " *) 
  (* srl_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg[7]__0_srl2 " *) 
  SRL16E \mul_ln81_reg_355_reg[7]__0_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(mul_45ns_32ns_77_5_1_U83_n_29),
        .Q(\mul_ln81_reg_355_reg[7]__0_srl2_n_15 ));
  (* srl_bus_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg " *) 
  (* srl_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg[8]__0_srl2 " *) 
  SRL16E \mul_ln81_reg_355_reg[8]__0_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(mul_45ns_32ns_77_5_1_U83_n_28),
        .Q(\mul_ln81_reg_355_reg[8]__0_srl2_n_15 ));
  (* srl_bus_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg " *) 
  (* srl_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/mul_ln81_reg_355_reg[9]__0_srl2 " *) 
  SRL16E \mul_ln81_reg_355_reg[9]__0_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(mul_45ns_32ns_77_5_1_U83_n_27),
        .Q(\mul_ln81_reg_355_reg[9]__0_srl2_n_15 ));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_10
       (.I0(HistArray_d0[15]),
        .I1(Q[0]),
        .O(d0[15]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_11
       (.I0(HistArray_d0[14]),
        .I1(Q[0]),
        .O(d0[14]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_12
       (.I0(HistArray_d0[13]),
        .I1(Q[0]),
        .O(d0[13]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_13
       (.I0(HistArray_d0[12]),
        .I1(Q[0]),
        .O(d0[12]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_14
       (.I0(HistArray_d0[11]),
        .I1(Q[0]),
        .O(d0[11]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_15
       (.I0(HistArray_d0[10]),
        .I1(Q[0]),
        .O(d0[10]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_16
       (.I0(HistArray_d0[9]),
        .I1(Q[0]),
        .O(d0[9]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_17
       (.I0(HistArray_d0[8]),
        .I1(Q[0]),
        .O(d0[8]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_18
       (.I0(HistArray_d0[7]),
        .I1(Q[0]),
        .O(d0[7]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_19
       (.I0(HistArray_d0[6]),
        .I1(Q[0]),
        .O(d0[6]));
  LUT6 #(
    .INIT(64'h00000000FF00E4E4)) 
    ram_reg_i_2
       (.I0(Q[4]),
        .I1(HistArray_address0[7]),
        .I2(B[6]),
        .I3(ram_reg_0[6]),
        .I4(Q[5]),
        .I5(Q[0]),
        .O(\ap_CS_fsm_reg[7] [7]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_20
       (.I0(HistArray_d0[5]),
        .I1(Q[0]),
        .O(d0[5]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_21
       (.I0(HistArray_d0[4]),
        .I1(Q[0]),
        .O(d0[4]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_22
       (.I0(HistArray_d0[3]),
        .I1(Q[0]),
        .O(d0[3]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_23
       (.I0(HistArray_d0[2]),
        .I1(Q[0]),
        .O(d0[2]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_24
       (.I0(HistArray_d0[1]),
        .I1(Q[0]),
        .O(d0[1]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_25
       (.I0(HistArray_d0[0]),
        .I1(Q[0]),
        .O(d0[0]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_26
       (.I0(HistArray_d0[32]),
        .I1(Q[0]),
        .O(d0[32]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_27
       (.I0(HistArray_d0[31]),
        .I1(Q[0]),
        .O(d0[31]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_28
       (.I0(HistArray_d0[30]),
        .I1(Q[0]),
        .O(d0[30]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_29
       (.I0(HistArray_d0[29]),
        .I1(Q[0]),
        .O(d0[29]));
  LUT6 #(
    .INIT(64'h00000000FF00E4E4)) 
    ram_reg_i_3
       (.I0(Q[4]),
        .I1(HistArray_address0[6]),
        .I2(B[5]),
        .I3(ram_reg_0[5]),
        .I4(Q[5]),
        .I5(Q[0]),
        .O(\ap_CS_fsm_reg[7] [6]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_30
       (.I0(HistArray_d0[28]),
        .I1(Q[0]),
        .O(d0[28]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_31
       (.I0(HistArray_d0[27]),
        .I1(Q[0]),
        .O(d0[27]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_32
       (.I0(HistArray_d0[26]),
        .I1(Q[0]),
        .O(d0[26]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_33
       (.I0(HistArray_d0[25]),
        .I1(Q[0]),
        .O(d0[25]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_34
       (.I0(HistArray_d0[24]),
        .I1(Q[0]),
        .O(d0[24]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_35
       (.I0(HistArray_d0[23]),
        .I1(Q[0]),
        .O(d0[23]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_36
       (.I0(HistArray_d0[22]),
        .I1(Q[0]),
        .O(d0[22]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_37
       (.I0(HistArray_d0[21]),
        .I1(Q[0]),
        .O(d0[21]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_38
       (.I0(HistArray_d0[20]),
        .I1(Q[0]),
        .O(d0[20]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_39
       (.I0(HistArray_d0[19]),
        .I1(Q[0]),
        .O(d0[19]));
  LUT6 #(
    .INIT(64'h00000000FF00E4E4)) 
    ram_reg_i_4
       (.I0(Q[4]),
        .I1(HistArray_address0[5]),
        .I2(B[4]),
        .I3(ram_reg_0[4]),
        .I4(Q[5]),
        .I5(Q[0]),
        .O(\ap_CS_fsm_reg[7] [5]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_40
       (.I0(HistArray_d0[18]),
        .I1(Q[0]),
        .O(d0[18]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_41
       (.I0(HistArray_d0[17]),
        .I1(Q[0]),
        .O(d0[17]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_42
       (.I0(HistArray_d0[16]),
        .I1(Q[0]),
        .O(d0[16]));
  LUT4 #(
    .INIT(16'hF888)) 
    ram_reg_i_43
       (.I0(Q[2]),
        .I1(HistArray_ce0),
        .I2(ram_reg_2),
        .I3(Q[0]),
        .O(WEA));
  LUT5 #(
    .INIT(32'h00AA00C0)) 
    ram_reg_i_44
       (.I0(ram_reg_3),
        .I1(HistArray_ce0),
        .I2(Q[2]),
        .I3(Q[5]),
        .I4(Q[4]),
        .O(grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'h00000000FF00E4E4)) 
    ram_reg_i_5
       (.I0(Q[4]),
        .I1(HistArray_address0[4]),
        .I2(B[3]),
        .I3(ram_reg_0[3]),
        .I4(Q[5]),
        .I5(Q[0]),
        .O(\ap_CS_fsm_reg[7] [4]));
  LUT6 #(
    .INIT(64'h00000000FF00E4E4)) 
    ram_reg_i_6
       (.I0(Q[4]),
        .I1(HistArray_address0[3]),
        .I2(B[2]),
        .I3(ram_reg_0[2]),
        .I4(Q[5]),
        .I5(Q[0]),
        .O(\ap_CS_fsm_reg[7] [3]));
  LUT6 #(
    .INIT(64'h00000000FF00E4E4)) 
    ram_reg_i_7
       (.I0(Q[4]),
        .I1(HistArray_address0[2]),
        .I2(B[1]),
        .I3(ram_reg_0[1]),
        .I4(Q[5]),
        .I5(Q[0]),
        .O(\ap_CS_fsm_reg[7] [2]));
  LUT6 #(
    .INIT(64'h0000000000FFE4E4)) 
    ram_reg_i_8
       (.I0(Q[4]),
        .I1(HistArray_address0[1]),
        .I2(B[0]),
        .I3(ram_reg_1),
        .I4(Q[5]),
        .I5(Q[0]),
        .O(\ap_CS_fsm_reg[7] [1]));
  LUT6 #(
    .INIT(64'h00000000FF004E4E)) 
    ram_reg_i_9
       (.I0(Q[4]),
        .I1(HistArray_address0[0]),
        .I2(add_ln84_fu_83_p2),
        .I3(ram_reg_0[0]),
        .I4(Q[5]),
        .I5(Q[0]),
        .O(\ap_CS_fsm_reg[7] [0]));
  FDRE \select_ln81_reg_361_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln81_reg_355_reg[12]_srl3_n_15 ),
        .Q(HistArray_d0[0]),
        .R(1'b0));
  FDRE \select_ln81_reg_361_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln81_reg_355_reg[5]__0_srl2_n_15 ),
        .Q(HistArray_d0[10]),
        .R(1'b0));
  FDRE \select_ln81_reg_361_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln81_reg_355_reg[6]__0_srl2_n_15 ),
        .Q(HistArray_d0[11]),
        .R(1'b0));
  FDRE \select_ln81_reg_361_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln81_reg_355_reg[7]__0_srl2_n_15 ),
        .Q(HistArray_d0[12]),
        .R(1'b0));
  FDRE \select_ln81_reg_361_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln81_reg_355_reg[8]__0_srl2_n_15 ),
        .Q(HistArray_d0[13]),
        .R(1'b0));
  FDRE \select_ln81_reg_361_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln81_reg_355_reg[9]__0_srl2_n_15 ),
        .Q(HistArray_d0[14]),
        .R(1'b0));
  FDRE \select_ln81_reg_361_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln81_reg_355_reg[10]__0_srl2_n_15 ),
        .Q(HistArray_d0[15]),
        .R(1'b0));
  FDRE \select_ln81_reg_361_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln81_reg_355_reg[11]__0_srl2_n_15 ),
        .Q(HistArray_d0[16]),
        .R(1'b0));
  FDRE \select_ln81_reg_361_reg[17]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln81_reg_355_reg[12]__0_srl2_n_15 ),
        .Q(HistArray_d0[17]),
        .R(1'b0));
  FDRE \select_ln81_reg_361_reg[18]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln81_reg_355_reg[13]__0_srl2_n_15 ),
        .Q(HistArray_d0[18]),
        .R(1'b0));
  FDRE \select_ln81_reg_361_reg[19]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln81_reg_355_reg[14]__0_srl2_n_15 ),
        .Q(HistArray_d0[19]),
        .R(1'b0));
  FDRE \select_ln81_reg_361_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln81_reg_355_reg[13]_srl3_n_15 ),
        .Q(HistArray_d0[1]),
        .R(1'b0));
  FDRE \select_ln81_reg_361_reg[20]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln81_reg_355_reg[15]__0_srl2_n_15 ),
        .Q(HistArray_d0[20]),
        .R(1'b0));
  FDRE \select_ln81_reg_361_reg[21]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln81_reg_355_reg[16]__0_srl2_n_15 ),
        .Q(HistArray_d0[21]),
        .R(1'b0));
  FDRE \select_ln81_reg_361_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln81_reg_355_reg[34]),
        .Q(HistArray_d0[22]),
        .R(1'b0));
  FDRE \select_ln81_reg_361_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln81_reg_355_reg[35]),
        .Q(HistArray_d0[23]),
        .R(1'b0));
  FDRE \select_ln81_reg_361_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln81_reg_355_reg[36]),
        .Q(HistArray_d0[24]),
        .R(1'b0));
  FDRE \select_ln81_reg_361_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln81_reg_355_reg[37]),
        .Q(HistArray_d0[25]),
        .R(1'b0));
  FDRE \select_ln81_reg_361_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln81_reg_355_reg[38]),
        .Q(HistArray_d0[26]),
        .R(1'b0));
  FDRE \select_ln81_reg_361_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln81_reg_355_reg[39]),
        .Q(HistArray_d0[27]),
        .R(1'b0));
  FDRE \select_ln81_reg_361_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln81_reg_355_reg[40]),
        .Q(HistArray_d0[28]),
        .R(1'b0));
  FDRE \select_ln81_reg_361_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln81_reg_355_reg[41]),
        .Q(HistArray_d0[29]),
        .R(1'b0));
  FDRE \select_ln81_reg_361_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln81_reg_355_reg[14]_srl3_n_15 ),
        .Q(HistArray_d0[2]),
        .R(1'b0));
  FDRE \select_ln81_reg_361_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln81_reg_355_reg[42]),
        .Q(HistArray_d0[30]),
        .R(1'b0));
  FDRE \select_ln81_reg_361_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln81_reg_355_reg[43]),
        .Q(HistArray_d0[31]),
        .R(1'b0));
  FDRE \select_ln81_reg_361_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln81_reg_355_reg[44]),
        .Q(HistArray_d0[32]),
        .R(1'b0));
  FDRE \select_ln81_reg_361_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln81_reg_355_reg[15]_srl3_n_15 ),
        .Q(HistArray_d0[3]),
        .R(1'b0));
  FDRE \select_ln81_reg_361_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln81_reg_355_reg[16]_srl3_n_15 ),
        .Q(HistArray_d0[4]),
        .R(1'b0));
  FDRE \select_ln81_reg_361_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln81_reg_355_reg[0]__0_srl2_n_15 ),
        .Q(HistArray_d0[5]),
        .R(1'b0));
  FDRE \select_ln81_reg_361_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln81_reg_355_reg[1]__0_srl2_n_15 ),
        .Q(HistArray_d0[6]),
        .R(1'b0));
  FDRE \select_ln81_reg_361_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln81_reg_355_reg[2]__0_srl2_n_15 ),
        .Q(HistArray_d0[7]),
        .R(1'b0));
  FDRE \select_ln81_reg_361_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln81_reg_355_reg[3]__0_srl2_n_15 ),
        .Q(HistArray_d0[8]),
        .R(1'b0));
  FDRE \select_ln81_reg_361_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln81_reg_355_reg[4]__0_srl2_n_15 ),
        .Q(HistArray_d0[9]),
        .R(1'b0));
  FDRE \sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_reg_616[0]),
        .Q(sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301),
        .R(1'b0));
  FDRE \sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_reg_616[1]),
        .Q(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[1]),
        .R(1'b0));
  FDRE \sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln56_reg_584[0]),
        .Q(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[2]),
        .R(1'b0));
  FDRE \sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln56_reg_584[1]),
        .Q(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[3]),
        .R(1'b0));
  FDRE \sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln56_reg_584[2]),
        .Q(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp2_reg_345[17]_i_1 
       (.I0(\tmp2_reg_345[18]_i_2_n_15 ),
        .I1(sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301),
        .I2(buff0_reg_i_18_n_15),
        .O(trunc_ln80_fu_227_p1[17]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp2_reg_345[18]_i_1 
       (.I0(\tmp2_reg_345[19]_i_2_n_15 ),
        .I1(sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301),
        .I2(\tmp2_reg_345[18]_i_2_n_15 ),
        .O(trunc_ln80_fu_227_p1[18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp2_reg_345[18]_i_2 
       (.I0(\tmp2_reg_345[24]_i_3_n_15 ),
        .I1(buff0_reg_i_44_n_15),
        .I2(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[1]),
        .I3(buff0_reg_i_42_n_15),
        .I4(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[2]),
        .I5(buff0_reg_i_43_n_15),
        .O(\tmp2_reg_345[18]_i_2_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp2_reg_345[19]_i_1 
       (.I0(\tmp2_reg_345[20]_i_2_n_15 ),
        .I1(sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301),
        .I2(\tmp2_reg_345[19]_i_2_n_15 ),
        .O(trunc_ln80_fu_227_p1[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp2_reg_345[19]_i_2 
       (.I0(\tmp2_reg_345[25]_i_3_n_15 ),
        .I1(buff0_reg_i_40_n_15),
        .I2(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[1]),
        .I3(buff0_reg_i_38_n_15),
        .I4(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[2]),
        .I5(buff0_reg_i_39_n_15),
        .O(\tmp2_reg_345[19]_i_2_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp2_reg_345[20]_i_1 
       (.I0(\tmp2_reg_345[21]_i_2_n_15 ),
        .I1(sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301),
        .I2(\tmp2_reg_345[20]_i_2_n_15 ),
        .O(trunc_ln80_fu_227_p1[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp2_reg_345[20]_i_2 
       (.I0(\tmp2_reg_345[26]_i_3_n_15 ),
        .I1(buff0_reg_i_42_n_15),
        .I2(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[1]),
        .I3(\tmp2_reg_345[24]_i_3_n_15 ),
        .I4(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[2]),
        .I5(buff0_reg_i_44_n_15),
        .O(\tmp2_reg_345[20]_i_2_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp2_reg_345[21]_i_1 
       (.I0(\tmp2_reg_345[22]_i_2_n_15 ),
        .I1(sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301),
        .I2(\tmp2_reg_345[21]_i_2_n_15 ),
        .O(trunc_ln80_fu_227_p1[21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp2_reg_345[21]_i_2 
       (.I0(\tmp2_reg_345[27]_i_3_n_15 ),
        .I1(buff0_reg_i_38_n_15),
        .I2(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[1]),
        .I3(\tmp2_reg_345[25]_i_3_n_15 ),
        .I4(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[2]),
        .I5(buff0_reg_i_40_n_15),
        .O(\tmp2_reg_345[21]_i_2_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp2_reg_345[22]_i_1 
       (.I0(\tmp2_reg_345[23]_i_2_n_15 ),
        .I1(sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301),
        .I2(\tmp2_reg_345[22]_i_2_n_15 ),
        .O(trunc_ln80_fu_227_p1[22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp2_reg_345[22]_i_2 
       (.I0(\tmp2_reg_345[28]_i_3_n_15 ),
        .I1(\tmp2_reg_345[24]_i_3_n_15 ),
        .I2(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[1]),
        .I3(\tmp2_reg_345[26]_i_3_n_15 ),
        .I4(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[2]),
        .I5(buff0_reg_i_42_n_15),
        .O(\tmp2_reg_345[22]_i_2_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp2_reg_345[23]_i_1 
       (.I0(\tmp2_reg_345[24]_i_2_n_15 ),
        .I1(sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301),
        .I2(\tmp2_reg_345[23]_i_2_n_15 ),
        .O(trunc_ln80_fu_227_p1[23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp2_reg_345[23]_i_2 
       (.I0(\tmp2_reg_345[29]_i_3_n_15 ),
        .I1(\tmp2_reg_345[25]_i_3_n_15 ),
        .I2(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[1]),
        .I3(\tmp2_reg_345[27]_i_3_n_15 ),
        .I4(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[2]),
        .I5(buff0_reg_i_38_n_15),
        .O(\tmp2_reg_345[23]_i_2_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp2_reg_345[24]_i_1 
       (.I0(\tmp2_reg_345[25]_i_2_n_15 ),
        .I1(sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301),
        .I2(\tmp2_reg_345[24]_i_2_n_15 ),
        .O(trunc_ln80_fu_227_p1[24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp2_reg_345[24]_i_2 
       (.I0(\tmp2_reg_345[30]_i_3_n_15 ),
        .I1(\tmp2_reg_345[26]_i_3_n_15 ),
        .I2(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[1]),
        .I3(\tmp2_reg_345[28]_i_3_n_15 ),
        .I4(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[2]),
        .I5(\tmp2_reg_345[24]_i_3_n_15 ),
        .O(\tmp2_reg_345[24]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp2_reg_345[24]_i_3 
       (.I0(mul_ln80_reg_340[48]),
        .I1(mul_ln80_reg_340[32]),
        .I2(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[3]),
        .I3(mul_ln80_reg_340[40]),
        .I4(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[4]),
        .I5(mul_ln80_reg_340[24]),
        .O(\tmp2_reg_345[24]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp2_reg_345[25]_i_1 
       (.I0(\tmp2_reg_345[26]_i_2_n_15 ),
        .I1(sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301),
        .I2(\tmp2_reg_345[25]_i_2_n_15 ),
        .O(trunc_ln80_fu_227_p1[25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp2_reg_345[25]_i_2 
       (.I0(\tmp2_reg_345[31]_i_3_n_15 ),
        .I1(\tmp2_reg_345[27]_i_3_n_15 ),
        .I2(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[1]),
        .I3(\tmp2_reg_345[29]_i_3_n_15 ),
        .I4(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[2]),
        .I5(\tmp2_reg_345[25]_i_3_n_15 ),
        .O(\tmp2_reg_345[25]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp2_reg_345[25]_i_3 
       (.I0(mul_ln80_reg_340[49]),
        .I1(mul_ln80_reg_340[33]),
        .I2(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[3]),
        .I3(mul_ln80_reg_340[41]),
        .I4(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[4]),
        .I5(mul_ln80_reg_340[25]),
        .O(\tmp2_reg_345[25]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp2_reg_345[26]_i_1 
       (.I0(\tmp2_reg_345[27]_i_2_n_15 ),
        .I1(sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301),
        .I2(\tmp2_reg_345[26]_i_2_n_15 ),
        .O(trunc_ln80_fu_227_p1[26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp2_reg_345[26]_i_2 
       (.I0(\tmp2_reg_345[32]_i_3_n_15 ),
        .I1(\tmp2_reg_345[28]_i_3_n_15 ),
        .I2(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[1]),
        .I3(\tmp2_reg_345[30]_i_3_n_15 ),
        .I4(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[2]),
        .I5(\tmp2_reg_345[26]_i_3_n_15 ),
        .O(\tmp2_reg_345[26]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp2_reg_345[26]_i_3 
       (.I0(mul_ln80_reg_340[50]),
        .I1(mul_ln80_reg_340[34]),
        .I2(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[3]),
        .I3(mul_ln80_reg_340[42]),
        .I4(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[4]),
        .I5(mul_ln80_reg_340[26]),
        .O(\tmp2_reg_345[26]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp2_reg_345[27]_i_1 
       (.I0(\tmp2_reg_345[28]_i_2_n_15 ),
        .I1(sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301),
        .I2(\tmp2_reg_345[27]_i_2_n_15 ),
        .O(trunc_ln80_fu_227_p1[27]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp2_reg_345[27]_i_2 
       (.I0(\tmp2_reg_345[33]_i_3_n_15 ),
        .I1(\tmp2_reg_345[29]_i_3_n_15 ),
        .I2(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[1]),
        .I3(\tmp2_reg_345[31]_i_3_n_15 ),
        .I4(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[2]),
        .I5(\tmp2_reg_345[27]_i_3_n_15 ),
        .O(\tmp2_reg_345[27]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp2_reg_345[27]_i_3 
       (.I0(mul_ln80_reg_340[51]),
        .I1(mul_ln80_reg_340[35]),
        .I2(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[3]),
        .I3(mul_ln80_reg_340[43]),
        .I4(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[4]),
        .I5(mul_ln80_reg_340[27]),
        .O(\tmp2_reg_345[27]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp2_reg_345[28]_i_1 
       (.I0(\tmp2_reg_345[29]_i_2_n_15 ),
        .I1(sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301),
        .I2(\tmp2_reg_345[28]_i_2_n_15 ),
        .O(trunc_ln80_fu_227_p1[28]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp2_reg_345[28]_i_2 
       (.I0(\tmp2_reg_345[34]_i_3_n_15 ),
        .I1(\tmp2_reg_345[30]_i_3_n_15 ),
        .I2(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[1]),
        .I3(\tmp2_reg_345[32]_i_3_n_15 ),
        .I4(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[2]),
        .I5(\tmp2_reg_345[28]_i_3_n_15 ),
        .O(\tmp2_reg_345[28]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp2_reg_345[28]_i_3 
       (.I0(mul_ln80_reg_340[52]),
        .I1(mul_ln80_reg_340[36]),
        .I2(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[3]),
        .I3(mul_ln80_reg_340[44]),
        .I4(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[4]),
        .I5(mul_ln80_reg_340[28]),
        .O(\tmp2_reg_345[28]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp2_reg_345[29]_i_1 
       (.I0(\tmp2_reg_345[30]_i_2_n_15 ),
        .I1(sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301),
        .I2(\tmp2_reg_345[29]_i_2_n_15 ),
        .O(trunc_ln80_fu_227_p1[29]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp2_reg_345[29]_i_2 
       (.I0(\tmp2_reg_345[35]_i_3_n_15 ),
        .I1(\tmp2_reg_345[31]_i_3_n_15 ),
        .I2(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[1]),
        .I3(\tmp2_reg_345[33]_i_3_n_15 ),
        .I4(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[2]),
        .I5(\tmp2_reg_345[29]_i_3_n_15 ),
        .O(\tmp2_reg_345[29]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp2_reg_345[29]_i_3 
       (.I0(mul_ln80_reg_340[53]),
        .I1(mul_ln80_reg_340[37]),
        .I2(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[3]),
        .I3(mul_ln80_reg_340[45]),
        .I4(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[4]),
        .I5(mul_ln80_reg_340[29]),
        .O(\tmp2_reg_345[29]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp2_reg_345[30]_i_1 
       (.I0(\tmp2_reg_345[31]_i_2_n_15 ),
        .I1(sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301),
        .I2(\tmp2_reg_345[30]_i_2_n_15 ),
        .O(trunc_ln80_fu_227_p1[30]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp2_reg_345[30]_i_2 
       (.I0(\tmp2_reg_345[36]_i_3_n_15 ),
        .I1(\tmp2_reg_345[32]_i_3_n_15 ),
        .I2(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[1]),
        .I3(\tmp2_reg_345[34]_i_3_n_15 ),
        .I4(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[2]),
        .I5(\tmp2_reg_345[30]_i_3_n_15 ),
        .O(\tmp2_reg_345[30]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp2_reg_345[30]_i_3 
       (.I0(mul_ln80_reg_340[54]),
        .I1(mul_ln80_reg_340[38]),
        .I2(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[3]),
        .I3(mul_ln80_reg_340[46]),
        .I4(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[4]),
        .I5(mul_ln80_reg_340[30]),
        .O(\tmp2_reg_345[30]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp2_reg_345[31]_i_1 
       (.I0(\tmp2_reg_345[32]_i_2_n_15 ),
        .I1(sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301),
        .I2(\tmp2_reg_345[31]_i_2_n_15 ),
        .O(trunc_ln80_fu_227_p1[31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp2_reg_345[31]_i_2 
       (.I0(\tmp2_reg_345[37]_i_3_n_15 ),
        .I1(\tmp2_reg_345[33]_i_3_n_15 ),
        .I2(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[1]),
        .I3(\tmp2_reg_345[35]_i_3_n_15 ),
        .I4(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[2]),
        .I5(\tmp2_reg_345[31]_i_3_n_15 ),
        .O(\tmp2_reg_345[31]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp2_reg_345[31]_i_3 
       (.I0(mul_ln80_reg_340[55]),
        .I1(mul_ln80_reg_340[39]),
        .I2(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[3]),
        .I3(mul_ln80_reg_340[47]),
        .I4(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[4]),
        .I5(mul_ln80_reg_340[31]),
        .O(\tmp2_reg_345[31]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp2_reg_345[32]_i_1 
       (.I0(\tmp2_reg_345[33]_i_2_n_15 ),
        .I1(sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301),
        .I2(\tmp2_reg_345[32]_i_2_n_15 ),
        .O(trunc_ln80_fu_227_p1[32]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp2_reg_345[32]_i_2 
       (.I0(\tmp2_reg_345[38]_i_3_n_15 ),
        .I1(\tmp2_reg_345[34]_i_3_n_15 ),
        .I2(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[1]),
        .I3(\tmp2_reg_345[36]_i_3_n_15 ),
        .I4(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[2]),
        .I5(\tmp2_reg_345[32]_i_3_n_15 ),
        .O(\tmp2_reg_345[32]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp2_reg_345[32]_i_3 
       (.I0(mul_ln80_reg_340[56]),
        .I1(mul_ln80_reg_340[40]),
        .I2(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[3]),
        .I3(mul_ln80_reg_340[48]),
        .I4(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[4]),
        .I5(mul_ln80_reg_340[32]),
        .O(\tmp2_reg_345[32]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp2_reg_345[33]_i_1 
       (.I0(\tmp2_reg_345[34]_i_2_n_15 ),
        .I1(sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301),
        .I2(\tmp2_reg_345[33]_i_2_n_15 ),
        .O(trunc_ln80_fu_227_p1[33]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp2_reg_345[33]_i_2 
       (.I0(\tmp2_reg_345[39]_i_3_n_15 ),
        .I1(\tmp2_reg_345[35]_i_3_n_15 ),
        .I2(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[1]),
        .I3(\tmp2_reg_345[37]_i_3_n_15 ),
        .I4(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[2]),
        .I5(\tmp2_reg_345[33]_i_3_n_15 ),
        .O(\tmp2_reg_345[33]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp2_reg_345[33]_i_3 
       (.I0(mul_ln80_reg_340[57]),
        .I1(mul_ln80_reg_340[41]),
        .I2(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[3]),
        .I3(mul_ln80_reg_340[49]),
        .I4(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[4]),
        .I5(mul_ln80_reg_340[33]),
        .O(\tmp2_reg_345[33]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp2_reg_345[34]_i_1 
       (.I0(\tmp2_reg_345[35]_i_2_n_15 ),
        .I1(sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301),
        .I2(\tmp2_reg_345[34]_i_2_n_15 ),
        .O(trunc_ln80_fu_227_p1[34]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp2_reg_345[34]_i_2 
       (.I0(\tmp2_reg_345[40]_i_3_n_15 ),
        .I1(\tmp2_reg_345[36]_i_3_n_15 ),
        .I2(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[1]),
        .I3(\tmp2_reg_345[38]_i_3_n_15 ),
        .I4(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[2]),
        .I5(\tmp2_reg_345[34]_i_3_n_15 ),
        .O(\tmp2_reg_345[34]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp2_reg_345[34]_i_3 
       (.I0(mul_ln80_reg_340[58]),
        .I1(mul_ln80_reg_340[42]),
        .I2(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[3]),
        .I3(mul_ln80_reg_340[50]),
        .I4(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[4]),
        .I5(mul_ln80_reg_340[34]),
        .O(\tmp2_reg_345[34]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp2_reg_345[35]_i_1 
       (.I0(\tmp2_reg_345[36]_i_2_n_15 ),
        .I1(sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301),
        .I2(\tmp2_reg_345[35]_i_2_n_15 ),
        .O(trunc_ln80_fu_227_p1[35]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp2_reg_345[35]_i_2 
       (.I0(\tmp2_reg_345[41]_i_3_n_15 ),
        .I1(\tmp2_reg_345[37]_i_3_n_15 ),
        .I2(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[1]),
        .I3(\tmp2_reg_345[39]_i_3_n_15 ),
        .I4(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[2]),
        .I5(\tmp2_reg_345[35]_i_3_n_15 ),
        .O(\tmp2_reg_345[35]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp2_reg_345[35]_i_3 
       (.I0(mul_ln80_reg_340[59]),
        .I1(mul_ln80_reg_340[43]),
        .I2(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[3]),
        .I3(mul_ln80_reg_340[51]),
        .I4(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[4]),
        .I5(mul_ln80_reg_340[35]),
        .O(\tmp2_reg_345[35]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp2_reg_345[36]_i_1 
       (.I0(\tmp2_reg_345[37]_i_2_n_15 ),
        .I1(sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301),
        .I2(\tmp2_reg_345[36]_i_2_n_15 ),
        .O(trunc_ln80_fu_227_p1[36]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp2_reg_345[36]_i_2 
       (.I0(\tmp2_reg_345[42]_i_3_n_15 ),
        .I1(\tmp2_reg_345[38]_i_3_n_15 ),
        .I2(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[1]),
        .I3(\tmp2_reg_345[40]_i_3_n_15 ),
        .I4(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[2]),
        .I5(\tmp2_reg_345[36]_i_3_n_15 ),
        .O(\tmp2_reg_345[36]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp2_reg_345[36]_i_3 
       (.I0(mul_ln80_reg_340[60]),
        .I1(mul_ln80_reg_340[44]),
        .I2(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[3]),
        .I3(mul_ln80_reg_340[52]),
        .I4(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[4]),
        .I5(mul_ln80_reg_340[36]),
        .O(\tmp2_reg_345[36]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp2_reg_345[37]_i_1 
       (.I0(\tmp2_reg_345[38]_i_2_n_15 ),
        .I1(sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301),
        .I2(\tmp2_reg_345[37]_i_2_n_15 ),
        .O(trunc_ln80_fu_227_p1[37]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp2_reg_345[37]_i_2 
       (.I0(\tmp2_reg_345[43]_i_3_n_15 ),
        .I1(\tmp2_reg_345[39]_i_3_n_15 ),
        .I2(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[1]),
        .I3(\tmp2_reg_345[41]_i_3_n_15 ),
        .I4(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[2]),
        .I5(\tmp2_reg_345[37]_i_3_n_15 ),
        .O(\tmp2_reg_345[37]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp2_reg_345[37]_i_3 
       (.I0(mul_ln80_reg_340[61]),
        .I1(mul_ln80_reg_340[45]),
        .I2(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[3]),
        .I3(mul_ln80_reg_340[53]),
        .I4(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[4]),
        .I5(mul_ln80_reg_340[37]),
        .O(\tmp2_reg_345[37]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp2_reg_345[38]_i_1 
       (.I0(\tmp2_reg_345[39]_i_2_n_15 ),
        .I1(sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301),
        .I2(\tmp2_reg_345[38]_i_2_n_15 ),
        .O(trunc_ln80_fu_227_p1[38]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp2_reg_345[38]_i_2 
       (.I0(\tmp2_reg_345[44]_i_7_n_15 ),
        .I1(\tmp2_reg_345[40]_i_3_n_15 ),
        .I2(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[1]),
        .I3(\tmp2_reg_345[42]_i_3_n_15 ),
        .I4(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[2]),
        .I5(\tmp2_reg_345[38]_i_3_n_15 ),
        .O(\tmp2_reg_345[38]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp2_reg_345[38]_i_3 
       (.I0(mul_ln80_reg_340[62]),
        .I1(mul_ln80_reg_340[46]),
        .I2(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[3]),
        .I3(mul_ln80_reg_340[54]),
        .I4(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[4]),
        .I5(mul_ln80_reg_340[38]),
        .O(\tmp2_reg_345[38]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp2_reg_345[39]_i_1 
       (.I0(\tmp2_reg_345[40]_i_2_n_15 ),
        .I1(sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301),
        .I2(\tmp2_reg_345[39]_i_2_n_15 ),
        .O(trunc_ln80_fu_227_p1[39]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp2_reg_345[39]_i_2 
       (.I0(\tmp2_reg_345[44]_i_8_n_15 ),
        .I1(\tmp2_reg_345[41]_i_3_n_15 ),
        .I2(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[1]),
        .I3(\tmp2_reg_345[43]_i_3_n_15 ),
        .I4(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[2]),
        .I5(\tmp2_reg_345[39]_i_3_n_15 ),
        .O(\tmp2_reg_345[39]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp2_reg_345[39]_i_3 
       (.I0(mul_ln80_reg_340[63]),
        .I1(mul_ln80_reg_340[47]),
        .I2(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[3]),
        .I3(mul_ln80_reg_340[55]),
        .I4(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[4]),
        .I5(mul_ln80_reg_340[39]),
        .O(\tmp2_reg_345[39]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp2_reg_345[40]_i_1 
       (.I0(\tmp2_reg_345[41]_i_2_n_15 ),
        .I1(sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301),
        .I2(\tmp2_reg_345[40]_i_2_n_15 ),
        .O(trunc_ln80_fu_227_p1[40]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp2_reg_345[40]_i_2 
       (.I0(\tmp2_reg_345[44]_i_6_n_15 ),
        .I1(\tmp2_reg_345[42]_i_3_n_15 ),
        .I2(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[1]),
        .I3(\tmp2_reg_345[44]_i_7_n_15 ),
        .I4(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[2]),
        .I5(\tmp2_reg_345[40]_i_3_n_15 ),
        .O(\tmp2_reg_345[40]_i_2_n_15 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \tmp2_reg_345[40]_i_3 
       (.I0(mul_ln80_reg_340[48]),
        .I1(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[3]),
        .I2(mul_ln80_reg_340[56]),
        .I3(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[4]),
        .I4(mul_ln80_reg_340[40]),
        .O(\tmp2_reg_345[40]_i_3_n_15 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp2_reg_345[41]_i_1 
       (.I0(\tmp2_reg_345[44]_i_3_n_15 ),
        .I1(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[1]),
        .I2(\tmp2_reg_345[42]_i_2_n_15 ),
        .I3(sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301),
        .I4(\tmp2_reg_345[41]_i_2_n_15 ),
        .O(trunc_ln80_fu_227_p1[41]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp2_reg_345[41]_i_2 
       (.I0(\tmp2_reg_345[44]_i_9_n_15 ),
        .I1(\tmp2_reg_345[43]_i_3_n_15 ),
        .I2(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[1]),
        .I3(\tmp2_reg_345[44]_i_8_n_15 ),
        .I4(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[2]),
        .I5(\tmp2_reg_345[41]_i_3_n_15 ),
        .O(\tmp2_reg_345[41]_i_2_n_15 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \tmp2_reg_345[41]_i_3 
       (.I0(mul_ln80_reg_340[49]),
        .I1(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[3]),
        .I2(mul_ln80_reg_340[57]),
        .I3(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[4]),
        .I4(mul_ln80_reg_340[41]),
        .O(\tmp2_reg_345[41]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \tmp2_reg_345[42]_i_1 
       (.I0(\tmp2_reg_345[44]_i_4_n_15 ),
        .I1(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[1]),
        .I2(\tmp2_reg_345[43]_i_2_n_15 ),
        .I3(\tmp2_reg_345[44]_i_3_n_15 ),
        .I4(\tmp2_reg_345[42]_i_2_n_15 ),
        .I5(sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301),
        .O(trunc_ln80_fu_227_p1[42]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp2_reg_345[42]_i_2 
       (.I0(\tmp2_reg_345[44]_i_6_n_15 ),
        .I1(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[2]),
        .I2(\tmp2_reg_345[42]_i_3_n_15 ),
        .O(\tmp2_reg_345[42]_i_2_n_15 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \tmp2_reg_345[42]_i_3 
       (.I0(mul_ln80_reg_340[50]),
        .I1(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[3]),
        .I2(mul_ln80_reg_340[58]),
        .I3(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[4]),
        .I4(mul_ln80_reg_340[42]),
        .O(\tmp2_reg_345[42]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \tmp2_reg_345[43]_i_1 
       (.I0(\tmp2_reg_345[44]_i_2_n_15 ),
        .I1(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[1]),
        .I2(\tmp2_reg_345[44]_i_3_n_15 ),
        .I3(\tmp2_reg_345[44]_i_4_n_15 ),
        .I4(\tmp2_reg_345[43]_i_2_n_15 ),
        .I5(sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301),
        .O(trunc_ln80_fu_227_p1[43]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp2_reg_345[43]_i_2 
       (.I0(\tmp2_reg_345[44]_i_9_n_15 ),
        .I1(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[2]),
        .I2(\tmp2_reg_345[43]_i_3_n_15 ),
        .O(\tmp2_reg_345[43]_i_2_n_15 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \tmp2_reg_345[43]_i_3 
       (.I0(mul_ln80_reg_340[51]),
        .I1(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[3]),
        .I2(mul_ln80_reg_340[59]),
        .I3(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[4]),
        .I4(mul_ln80_reg_340[43]),
        .O(\tmp2_reg_345[43]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'hFFCC3300B8B8B8B8)) 
    \tmp2_reg_345[44]_i_1 
       (.I0(\tmp2_reg_345[44]_i_2_n_15 ),
        .I1(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[1]),
        .I2(\tmp2_reg_345[44]_i_3_n_15 ),
        .I3(\tmp2_reg_345[44]_i_4_n_15 ),
        .I4(\tmp2_reg_345[44]_i_5_n_15 ),
        .I5(sh_prom4_i183_cast_cast_cast_cast_cast_cast_reg_301),
        .O(trunc_ln80_fu_227_p1[44]));
  LUT6 #(
    .INIT(64'h00F000CCAAAAAAAA)) 
    \tmp2_reg_345[44]_i_2 
       (.I0(\tmp2_reg_345[44]_i_6_n_15 ),
        .I1(mul_ln80_reg_340[50]),
        .I2(mul_ln80_reg_340[58]),
        .I3(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[4]),
        .I4(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[3]),
        .I5(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[2]),
        .O(\tmp2_reg_345[44]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h00F000CCAAAAAAAA)) 
    \tmp2_reg_345[44]_i_3 
       (.I0(\tmp2_reg_345[44]_i_7_n_15 ),
        .I1(mul_ln80_reg_340[48]),
        .I2(mul_ln80_reg_340[56]),
        .I3(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[4]),
        .I4(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[3]),
        .I5(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[2]),
        .O(\tmp2_reg_345[44]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'h00F000CCAAAAAAAA)) 
    \tmp2_reg_345[44]_i_4 
       (.I0(\tmp2_reg_345[44]_i_8_n_15 ),
        .I1(mul_ln80_reg_340[49]),
        .I2(mul_ln80_reg_340[57]),
        .I3(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[4]),
        .I4(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[3]),
        .I5(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[2]),
        .O(\tmp2_reg_345[44]_i_4_n_15 ));
  LUT6 #(
    .INIT(64'h00F000CCAAAAAAAA)) 
    \tmp2_reg_345[44]_i_5 
       (.I0(\tmp2_reg_345[44]_i_9_n_15 ),
        .I1(mul_ln80_reg_340[51]),
        .I2(mul_ln80_reg_340[59]),
        .I3(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[4]),
        .I4(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[3]),
        .I5(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[2]),
        .O(\tmp2_reg_345[44]_i_5_n_15 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \tmp2_reg_345[44]_i_6 
       (.I0(mul_ln80_reg_340[54]),
        .I1(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[3]),
        .I2(mul_ln80_reg_340[62]),
        .I3(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[4]),
        .I4(mul_ln80_reg_340[46]),
        .O(\tmp2_reg_345[44]_i_6_n_15 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \tmp2_reg_345[44]_i_7 
       (.I0(mul_ln80_reg_340[52]),
        .I1(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[3]),
        .I2(mul_ln80_reg_340[60]),
        .I3(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[4]),
        .I4(mul_ln80_reg_340[44]),
        .O(\tmp2_reg_345[44]_i_7_n_15 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \tmp2_reg_345[44]_i_8 
       (.I0(mul_ln80_reg_340[53]),
        .I1(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[3]),
        .I2(mul_ln80_reg_340[61]),
        .I3(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[4]),
        .I4(mul_ln80_reg_340[45]),
        .O(\tmp2_reg_345[44]_i_8_n_15 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \tmp2_reg_345[44]_i_9 
       (.I0(mul_ln80_reg_340[55]),
        .I1(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[3]),
        .I2(mul_ln80_reg_340[63]),
        .I3(sh_prom_i177_cast_cast_cast_cast_cast_cast_reg_306[4]),
        .I4(mul_ln80_reg_340[47]),
        .O(\tmp2_reg_345[44]_i_9_n_15 ));
  FDRE \tmp2_reg_345_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln80_fu_227_p1[17]),
        .Q(tmp2_reg_345[17]),
        .R(1'b0));
  FDRE \tmp2_reg_345_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln80_fu_227_p1[18]),
        .Q(tmp2_reg_345[18]),
        .R(1'b0));
  FDRE \tmp2_reg_345_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln80_fu_227_p1[19]),
        .Q(tmp2_reg_345[19]),
        .R(1'b0));
  FDRE \tmp2_reg_345_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln80_fu_227_p1[20]),
        .Q(tmp2_reg_345[20]),
        .R(1'b0));
  FDRE \tmp2_reg_345_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln80_fu_227_p1[21]),
        .Q(tmp2_reg_345[21]),
        .R(1'b0));
  FDRE \tmp2_reg_345_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln80_fu_227_p1[22]),
        .Q(tmp2_reg_345[22]),
        .R(1'b0));
  FDRE \tmp2_reg_345_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln80_fu_227_p1[23]),
        .Q(tmp2_reg_345[23]),
        .R(1'b0));
  FDRE \tmp2_reg_345_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln80_fu_227_p1[24]),
        .Q(tmp2_reg_345[24]),
        .R(1'b0));
  FDRE \tmp2_reg_345_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln80_fu_227_p1[25]),
        .Q(tmp2_reg_345[25]),
        .R(1'b0));
  FDRE \tmp2_reg_345_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln80_fu_227_p1[26]),
        .Q(tmp2_reg_345[26]),
        .R(1'b0));
  FDRE \tmp2_reg_345_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln80_fu_227_p1[27]),
        .Q(tmp2_reg_345[27]),
        .R(1'b0));
  FDRE \tmp2_reg_345_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln80_fu_227_p1[28]),
        .Q(tmp2_reg_345[28]),
        .R(1'b0));
  FDRE \tmp2_reg_345_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln80_fu_227_p1[29]),
        .Q(tmp2_reg_345[29]),
        .R(1'b0));
  FDRE \tmp2_reg_345_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln80_fu_227_p1[30]),
        .Q(tmp2_reg_345[30]),
        .R(1'b0));
  FDRE \tmp2_reg_345_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln80_fu_227_p1[31]),
        .Q(tmp2_reg_345[31]),
        .R(1'b0));
  FDRE \tmp2_reg_345_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln80_fu_227_p1[32]),
        .Q(tmp2_reg_345[32]),
        .R(1'b0));
  FDRE \tmp2_reg_345_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln80_fu_227_p1[33]),
        .Q(tmp2_reg_345[33]),
        .R(1'b0));
  FDRE \tmp2_reg_345_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln80_fu_227_p1[34]),
        .Q(tmp2_reg_345[34]),
        .R(1'b0));
  FDRE \tmp2_reg_345_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln80_fu_227_p1[35]),
        .Q(tmp2_reg_345[35]),
        .R(1'b0));
  FDRE \tmp2_reg_345_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln80_fu_227_p1[36]),
        .Q(tmp2_reg_345[36]),
        .R(1'b0));
  FDRE \tmp2_reg_345_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln80_fu_227_p1[37]),
        .Q(tmp2_reg_345[37]),
        .R(1'b0));
  FDRE \tmp2_reg_345_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln80_fu_227_p1[38]),
        .Q(tmp2_reg_345[38]),
        .R(1'b0));
  FDRE \tmp2_reg_345_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln80_fu_227_p1[39]),
        .Q(tmp2_reg_345[39]),
        .R(1'b0));
  FDRE \tmp2_reg_345_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln80_fu_227_p1[40]),
        .Q(tmp2_reg_345[40]),
        .R(1'b0));
  FDRE \tmp2_reg_345_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln80_fu_227_p1[41]),
        .Q(tmp2_reg_345[41]),
        .R(1'b0));
  FDRE \tmp2_reg_345_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln80_fu_227_p1[42]),
        .Q(tmp2_reg_345[42]),
        .R(1'b0));
  FDRE \tmp2_reg_345_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln80_fu_227_p1[43]),
        .Q(tmp2_reg_345[43]),
        .R(1'b0));
  FDRE \tmp2_reg_345_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln80_fu_227_p1[44]),
        .Q(tmp2_reg_345[44]),
        .R(1'b0));
  FDRE \wdt_1_cast_cast_reg_311_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wdt_1_cast_cast_reg_311_reg[31]_0 [0]),
        .Q(grp_fu_652_p_din1[0]),
        .R(1'b0));
  FDRE \wdt_1_cast_cast_reg_311_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wdt_1_cast_cast_reg_311_reg[31]_0 [10]),
        .Q(grp_fu_652_p_din1[10]),
        .R(1'b0));
  FDRE \wdt_1_cast_cast_reg_311_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wdt_1_cast_cast_reg_311_reg[31]_0 [11]),
        .Q(grp_fu_652_p_din1[11]),
        .R(1'b0));
  FDRE \wdt_1_cast_cast_reg_311_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wdt_1_cast_cast_reg_311_reg[31]_0 [12]),
        .Q(grp_fu_652_p_din1[12]),
        .R(1'b0));
  FDRE \wdt_1_cast_cast_reg_311_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wdt_1_cast_cast_reg_311_reg[31]_0 [13]),
        .Q(grp_fu_652_p_din1[13]),
        .R(1'b0));
  FDRE \wdt_1_cast_cast_reg_311_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wdt_1_cast_cast_reg_311_reg[31]_0 [14]),
        .Q(grp_fu_652_p_din1[14]),
        .R(1'b0));
  FDRE \wdt_1_cast_cast_reg_311_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wdt_1_cast_cast_reg_311_reg[31]_0 [15]),
        .Q(grp_fu_652_p_din1[15]),
        .R(1'b0));
  FDRE \wdt_1_cast_cast_reg_311_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wdt_1_cast_cast_reg_311_reg[31]_0 [16]),
        .Q(grp_fu_652_p_din1[16]),
        .R(1'b0));
  FDRE \wdt_1_cast_cast_reg_311_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wdt_1_cast_cast_reg_311_reg[31]_0 [17]),
        .Q(grp_fu_652_p_din1[17]),
        .R(1'b0));
  FDRE \wdt_1_cast_cast_reg_311_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wdt_1_cast_cast_reg_311_reg[31]_0 [18]),
        .Q(grp_fu_652_p_din1[18]),
        .R(1'b0));
  FDRE \wdt_1_cast_cast_reg_311_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wdt_1_cast_cast_reg_311_reg[31]_0 [19]),
        .Q(grp_fu_652_p_din1[19]),
        .R(1'b0));
  FDRE \wdt_1_cast_cast_reg_311_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wdt_1_cast_cast_reg_311_reg[31]_0 [1]),
        .Q(grp_fu_652_p_din1[1]),
        .R(1'b0));
  FDRE \wdt_1_cast_cast_reg_311_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wdt_1_cast_cast_reg_311_reg[31]_0 [20]),
        .Q(grp_fu_652_p_din1[20]),
        .R(1'b0));
  FDRE \wdt_1_cast_cast_reg_311_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wdt_1_cast_cast_reg_311_reg[31]_0 [21]),
        .Q(grp_fu_652_p_din1[21]),
        .R(1'b0));
  FDRE \wdt_1_cast_cast_reg_311_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wdt_1_cast_cast_reg_311_reg[31]_0 [22]),
        .Q(grp_fu_652_p_din1[22]),
        .R(1'b0));
  FDRE \wdt_1_cast_cast_reg_311_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wdt_1_cast_cast_reg_311_reg[31]_0 [23]),
        .Q(grp_fu_652_p_din1[23]),
        .R(1'b0));
  FDRE \wdt_1_cast_cast_reg_311_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wdt_1_cast_cast_reg_311_reg[31]_0 [24]),
        .Q(grp_fu_652_p_din1[24]),
        .R(1'b0));
  FDRE \wdt_1_cast_cast_reg_311_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wdt_1_cast_cast_reg_311_reg[31]_0 [25]),
        .Q(grp_fu_652_p_din1[25]),
        .R(1'b0));
  FDRE \wdt_1_cast_cast_reg_311_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wdt_1_cast_cast_reg_311_reg[31]_0 [26]),
        .Q(grp_fu_652_p_din1[26]),
        .R(1'b0));
  FDRE \wdt_1_cast_cast_reg_311_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wdt_1_cast_cast_reg_311_reg[31]_0 [27]),
        .Q(grp_fu_652_p_din1[27]),
        .R(1'b0));
  FDRE \wdt_1_cast_cast_reg_311_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wdt_1_cast_cast_reg_311_reg[31]_0 [28]),
        .Q(grp_fu_652_p_din1[28]),
        .R(1'b0));
  FDRE \wdt_1_cast_cast_reg_311_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wdt_1_cast_cast_reg_311_reg[31]_0 [29]),
        .Q(grp_fu_652_p_din1[29]),
        .R(1'b0));
  FDRE \wdt_1_cast_cast_reg_311_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wdt_1_cast_cast_reg_311_reg[31]_0 [2]),
        .Q(grp_fu_652_p_din1[2]),
        .R(1'b0));
  FDRE \wdt_1_cast_cast_reg_311_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wdt_1_cast_cast_reg_311_reg[31]_0 [30]),
        .Q(grp_fu_652_p_din1[30]),
        .R(1'b0));
  FDRE \wdt_1_cast_cast_reg_311_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wdt_1_cast_cast_reg_311_reg[31]_0 [31]),
        .Q(grp_fu_652_p_din1[31]),
        .R(1'b0));
  FDRE \wdt_1_cast_cast_reg_311_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wdt_1_cast_cast_reg_311_reg[31]_0 [3]),
        .Q(grp_fu_652_p_din1[3]),
        .R(1'b0));
  FDRE \wdt_1_cast_cast_reg_311_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wdt_1_cast_cast_reg_311_reg[31]_0 [4]),
        .Q(grp_fu_652_p_din1[4]),
        .R(1'b0));
  FDRE \wdt_1_cast_cast_reg_311_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wdt_1_cast_cast_reg_311_reg[31]_0 [5]),
        .Q(grp_fu_652_p_din1[5]),
        .R(1'b0));
  FDRE \wdt_1_cast_cast_reg_311_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wdt_1_cast_cast_reg_311_reg[31]_0 [6]),
        .Q(grp_fu_652_p_din1[6]),
        .R(1'b0));
  FDRE \wdt_1_cast_cast_reg_311_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wdt_1_cast_cast_reg_311_reg[31]_0 [7]),
        .Q(grp_fu_652_p_din1[7]),
        .R(1'b0));
  FDRE \wdt_1_cast_cast_reg_311_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wdt_1_cast_cast_reg_311_reg[31]_0 [8]),
        .Q(grp_fu_652_p_din1[8]),
        .R(1'b0));
  FDRE \wdt_1_cast_cast_reg_311_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wdt_1_cast_cast_reg_311_reg[31]_0 [9]),
        .Q(grp_fu_652_p_din1[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \zext_ln75_reg_320[7]_i_3 
       (.I0(\zext_ln75_reg_320[7]_i_4_n_15 ),
        .I1(\i_fu_54_reg_n_15_[5] ),
        .I2(\i_fu_54_reg_n_15_[6] ),
        .I3(\i_fu_54_reg_n_15_[3] ),
        .I4(\i_fu_54_reg_n_15_[4] ),
        .O(\i_fu_54_reg[5]_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \zext_ln75_reg_320[7]_i_4 
       (.I0(\i_fu_54_reg_n_15_[0] ),
        .I1(\i_fu_54_reg_n_15_[7] ),
        .I2(\i_fu_54_reg_n_15_[8] ),
        .I3(\i_fu_54_reg_n_15_[2] ),
        .I4(\i_fu_54_reg_n_15_[1] ),
        .O(\zext_ln75_reg_320[7]_i_4_n_15 ));
  FDRE \zext_ln75_reg_320_pp0_iter10_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln75_reg_320_pp0_iter9_reg_reg[0]_srl9_n_15 ),
        .Q(HistArray_address0[0]),
        .R(1'b0));
  FDRE \zext_ln75_reg_320_pp0_iter10_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln75_reg_320_pp0_iter9_reg_reg[1]_srl9_n_15 ),
        .Q(HistArray_address0[1]),
        .R(1'b0));
  FDRE \zext_ln75_reg_320_pp0_iter10_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln75_reg_320_pp0_iter9_reg_reg[2]_srl9_n_15 ),
        .Q(HistArray_address0[2]),
        .R(1'b0));
  FDRE \zext_ln75_reg_320_pp0_iter10_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln75_reg_320_pp0_iter9_reg_reg[3]_srl9_n_15 ),
        .Q(HistArray_address0[3]),
        .R(1'b0));
  FDRE \zext_ln75_reg_320_pp0_iter10_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln75_reg_320_pp0_iter9_reg_reg[4]_srl9_n_15 ),
        .Q(HistArray_address0[4]),
        .R(1'b0));
  FDRE \zext_ln75_reg_320_pp0_iter10_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln75_reg_320_pp0_iter9_reg_reg[5]_srl9_n_15 ),
        .Q(HistArray_address0[5]),
        .R(1'b0));
  FDRE \zext_ln75_reg_320_pp0_iter10_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln75_reg_320_pp0_iter9_reg_reg[6]_srl9_n_15 ),
        .Q(HistArray_address0[6]),
        .R(1'b0));
  FDRE \zext_ln75_reg_320_pp0_iter10_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln75_reg_320_pp0_iter9_reg_reg[7]_srl9_n_15 ),
        .Q(HistArray_address0[7]),
        .R(1'b0));
  (* srl_bus_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/zext_ln75_reg_320_pp0_iter9_reg_reg " *) 
  (* srl_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/zext_ln75_reg_320_pp0_iter9_reg_reg[0]_srl9 " *) 
  SRL16E \zext_ln75_reg_320_pp0_iter9_reg_reg[0]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(zext_ln75_reg_320[0]),
        .Q(\zext_ln75_reg_320_pp0_iter9_reg_reg[0]_srl9_n_15 ));
  (* srl_bus_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/zext_ln75_reg_320_pp0_iter9_reg_reg " *) 
  (* srl_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/zext_ln75_reg_320_pp0_iter9_reg_reg[1]_srl9 " *) 
  SRL16E \zext_ln75_reg_320_pp0_iter9_reg_reg[1]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(zext_ln75_reg_320[1]),
        .Q(\zext_ln75_reg_320_pp0_iter9_reg_reg[1]_srl9_n_15 ));
  (* srl_bus_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/zext_ln75_reg_320_pp0_iter9_reg_reg " *) 
  (* srl_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/zext_ln75_reg_320_pp0_iter9_reg_reg[2]_srl9 " *) 
  SRL16E \zext_ln75_reg_320_pp0_iter9_reg_reg[2]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(zext_ln75_reg_320[2]),
        .Q(\zext_ln75_reg_320_pp0_iter9_reg_reg[2]_srl9_n_15 ));
  (* srl_bus_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/zext_ln75_reg_320_pp0_iter9_reg_reg " *) 
  (* srl_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/zext_ln75_reg_320_pp0_iter9_reg_reg[3]_srl9 " *) 
  SRL16E \zext_ln75_reg_320_pp0_iter9_reg_reg[3]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(zext_ln75_reg_320[3]),
        .Q(\zext_ln75_reg_320_pp0_iter9_reg_reg[3]_srl9_n_15 ));
  (* srl_bus_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/zext_ln75_reg_320_pp0_iter9_reg_reg " *) 
  (* srl_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/zext_ln75_reg_320_pp0_iter9_reg_reg[4]_srl9 " *) 
  SRL16E \zext_ln75_reg_320_pp0_iter9_reg_reg[4]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(zext_ln75_reg_320[4]),
        .Q(\zext_ln75_reg_320_pp0_iter9_reg_reg[4]_srl9_n_15 ));
  (* srl_bus_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/zext_ln75_reg_320_pp0_iter9_reg_reg " *) 
  (* srl_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/zext_ln75_reg_320_pp0_iter9_reg_reg[5]_srl9 " *) 
  SRL16E \zext_ln75_reg_320_pp0_iter9_reg_reg[5]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(zext_ln75_reg_320[5]),
        .Q(\zext_ln75_reg_320_pp0_iter9_reg_reg[5]_srl9_n_15 ));
  (* srl_bus_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/zext_ln75_reg_320_pp0_iter9_reg_reg " *) 
  (* srl_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/zext_ln75_reg_320_pp0_iter9_reg_reg[6]_srl9 " *) 
  SRL16E \zext_ln75_reg_320_pp0_iter9_reg_reg[6]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(zext_ln75_reg_320[6]),
        .Q(\zext_ln75_reg_320_pp0_iter9_reg_reg[6]_srl9_n_15 ));
  (* srl_bus_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/zext_ln75_reg_320_pp0_iter9_reg_reg " *) 
  (* srl_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_HISTOGRAM_NORM_LOOP_fu_101/zext_ln75_reg_320_pp0_iter9_reg_reg[7]_srl9 " *) 
  SRL16E \zext_ln75_reg_320_pp0_iter9_reg_reg[7]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(zext_ln75_reg_320[7]),
        .Q(\zext_ln75_reg_320_pp0_iter9_reg_reg[7]_srl9_n_15 ));
  FDRE \zext_ln75_reg_320_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_25),
        .Q(zext_ln75_reg_320[0]),
        .R(1'b0));
  FDRE \zext_ln75_reg_320_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_541),
        .D(\i_fu_54_reg_n_15_[1] ),
        .Q(zext_ln75_reg_320[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \zext_ln75_reg_320_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_541),
        .D(\i_fu_54_reg_n_15_[2] ),
        .Q(zext_ln75_reg_320[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \zext_ln75_reg_320_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_541),
        .D(\i_fu_54_reg_n_15_[3] ),
        .Q(zext_ln75_reg_320[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \zext_ln75_reg_320_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_541),
        .D(\i_fu_54_reg_n_15_[4] ),
        .Q(zext_ln75_reg_320[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \zext_ln75_reg_320_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_541),
        .D(\i_fu_54_reg_n_15_[5] ),
        .Q(zext_ln75_reg_320[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \zext_ln75_reg_320_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_541),
        .D(\i_fu_54_reg_n_15_[6] ),
        .Q(zext_ln75_reg_320[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \zext_ln75_reg_320_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_541),
        .D(\i_fu_54_reg_n_15_[7] ),
        .Q(zext_ln75_reg_320[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_xfOtsuKernel_Pipeline_SUM_LOOP
   (D,
    grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116_ap_start_reg_reg,
    B,
    sum_out,
    \i_1_fu_36_reg[5]_0 ,
    ap_loop_init_int_reg,
    ap_clk,
    ap_done_cache_reg,
    Q,
    ap_done_cache_reg_0,
    HistArray_q0,
    ap_rst_n);
  output [1:0]D;
  output [0:0]grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116_ap_start_reg_reg;
  output [6:0]B;
  output [31:0]sum_out;
  output \i_1_fu_36_reg[5]_0 ;
  output ap_loop_init_int_reg;
  input ap_clk;
  input ap_done_cache_reg;
  input [1:0]Q;
  input ap_done_cache_reg_0;
  input [31:0]HistArray_q0;
  input ap_rst_n;

  wire [6:0]B;
  wire [1:0]D;
  wire [31:0]HistArray_q0;
  wire [1:0]Q;
  wire [8:1]add_ln84_fu_83_p2;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_done_cache_reg_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_15;
  wire ap_loop_exit_ready_pp0_iter3_reg;
  wire ap_loop_init;
  wire ap_loop_init_int_reg;
  wire ap_rst_n;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire [0:0]grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116_HistArray_address0;
  wire grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116_ap_ready;
  wire [0:0]grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116_ap_start_reg_reg;
  wire i_1_fu_360;
  wire i_1_fu_361;
  wire \i_1_fu_36[5]_i_2_n_15 ;
  wire \i_1_fu_36[8]_i_4_n_15 ;
  wire \i_1_fu_36_reg[5]_0 ;
  wire \i_1_fu_36_reg_n_15_[0] ;
  wire \i_1_fu_36_reg_n_15_[1] ;
  wire \i_1_fu_36_reg_n_15_[2] ;
  wire \i_1_fu_36_reg_n_15_[3] ;
  wire \i_1_fu_36_reg_n_15_[4] ;
  wire \i_1_fu_36_reg_n_15_[5] ;
  wire \i_1_fu_36_reg_n_15_[6] ;
  wire \i_1_fu_36_reg_n_15_[7] ;
  wire \i_1_fu_36_reg_n_15_[8] ;
  wire mul_32s_8ns_32_2_1_U95_n_15;
  wire mul_32s_8ns_32_2_1_U95_n_16;
  wire mul_32s_8ns_32_2_1_U95_n_17;
  wire mul_32s_8ns_32_2_1_U95_n_18;
  wire mul_32s_8ns_32_2_1_U95_n_19;
  wire mul_32s_8ns_32_2_1_U95_n_20;
  wire mul_32s_8ns_32_2_1_U95_n_21;
  wire mul_32s_8ns_32_2_1_U95_n_22;
  wire mul_32s_8ns_32_2_1_U95_n_23;
  wire mul_32s_8ns_32_2_1_U95_n_24;
  wire mul_32s_8ns_32_2_1_U95_n_25;
  wire mul_32s_8ns_32_2_1_U95_n_26;
  wire mul_32s_8ns_32_2_1_U95_n_27;
  wire mul_32s_8ns_32_2_1_U95_n_28;
  wire mul_32s_8ns_32_2_1_U95_n_29;
  wire mul_32s_8ns_32_2_1_U95_n_30;
  wire mul_32s_8ns_32_2_1_U95_n_31;
  wire mul_32s_8ns_32_2_1_U95_n_32;
  wire mul_32s_8ns_32_2_1_U95_n_33;
  wire mul_32s_8ns_32_2_1_U95_n_34;
  wire mul_32s_8ns_32_2_1_U95_n_35;
  wire mul_32s_8ns_32_2_1_U95_n_36;
  wire mul_32s_8ns_32_2_1_U95_n_37;
  wire mul_32s_8ns_32_2_1_U95_n_38;
  wire mul_32s_8ns_32_2_1_U95_n_39;
  wire mul_32s_8ns_32_2_1_U95_n_40;
  wire mul_32s_8ns_32_2_1_U95_n_41;
  wire mul_32s_8ns_32_2_1_U95_n_42;
  wire mul_32s_8ns_32_2_1_U95_n_43;
  wire mul_32s_8ns_32_2_1_U95_n_44;
  wire mul_32s_8ns_32_2_1_U95_n_45;
  wire mul_32s_8ns_32_2_1_U95_n_46;
  wire mul_32s_8ns_32_2_1_U95_n_47;
  wire mul_32s_8ns_32_2_1_U95_n_48;
  wire mul_32s_8ns_32_2_1_U95_n_49;
  wire mul_32s_8ns_32_2_1_U95_n_50;
  wire mul_32s_8ns_32_2_1_U95_n_51;
  wire mul_32s_8ns_32_2_1_U95_n_52;
  wire mul_32s_8ns_32_2_1_U95_n_53;
  wire mul_32s_8ns_32_2_1_U95_n_54;
  wire mul_32s_8ns_32_2_1_U95_n_55;
  wire mul_32s_8ns_32_2_1_U95_n_56;
  wire mul_32s_8ns_32_2_1_U95_n_57;
  wire mul_32s_8ns_32_2_1_U95_n_58;
  wire mul_32s_8ns_32_2_1_U95_n_59;
  wire mul_32s_8ns_32_2_1_U95_n_60;
  wire mul_32s_8ns_32_2_1_U95_n_61;
  wire mul_32s_8ns_32_2_1_U95_n_62;
  wire mul_32s_8ns_32_2_1_U95_n_63;
  wire mul_32s_8ns_32_2_1_U95_n_64;
  wire mul_32s_8ns_32_2_1_U95_n_65;
  wire mul_32s_8ns_32_2_1_U95_n_66;
  wire mul_32s_8ns_32_2_1_U95_n_67;
  wire mul_32s_8ns_32_2_1_U95_n_68;
  wire mul_32s_8ns_32_2_1_U95_n_69;
  wire mul_32s_8ns_32_2_1_U95_n_70;
  wire mul_32s_8ns_32_2_1_U95_n_71;
  wire mul_32s_8ns_32_2_1_U95_n_72;
  wire mul_32s_8ns_32_2_1_U95_n_73;
  wire mul_32s_8ns_32_2_1_U95_n_74;
  wire mul_32s_8ns_32_2_1_U95_n_75;
  wire mul_32s_8ns_32_2_1_U95_n_76;
  wire mul_32s_8ns_32_2_1_U95_n_77;
  wire mul_32s_8ns_32_2_1_U95_n_78;
  wire mul_32s_8ns_32_2_1_U95_n_79;
  wire [31:0]mul_ln88_reg_167_reg__0;
  wire mul_ln88_reg_167_reg_n_100;
  wire mul_ln88_reg_167_reg_n_101;
  wire mul_ln88_reg_167_reg_n_102;
  wire mul_ln88_reg_167_reg_n_103;
  wire mul_ln88_reg_167_reg_n_104;
  wire mul_ln88_reg_167_reg_n_105;
  wire mul_ln88_reg_167_reg_n_73;
  wire mul_ln88_reg_167_reg_n_74;
  wire mul_ln88_reg_167_reg_n_75;
  wire mul_ln88_reg_167_reg_n_76;
  wire mul_ln88_reg_167_reg_n_77;
  wire mul_ln88_reg_167_reg_n_78;
  wire mul_ln88_reg_167_reg_n_79;
  wire mul_ln88_reg_167_reg_n_80;
  wire mul_ln88_reg_167_reg_n_81;
  wire mul_ln88_reg_167_reg_n_82;
  wire mul_ln88_reg_167_reg_n_83;
  wire mul_ln88_reg_167_reg_n_84;
  wire mul_ln88_reg_167_reg_n_85;
  wire mul_ln88_reg_167_reg_n_86;
  wire mul_ln88_reg_167_reg_n_87;
  wire mul_ln88_reg_167_reg_n_88;
  wire mul_ln88_reg_167_reg_n_89;
  wire mul_ln88_reg_167_reg_n_90;
  wire mul_ln88_reg_167_reg_n_91;
  wire mul_ln88_reg_167_reg_n_92;
  wire mul_ln88_reg_167_reg_n_93;
  wire mul_ln88_reg_167_reg_n_94;
  wire mul_ln88_reg_167_reg_n_95;
  wire mul_ln88_reg_167_reg_n_96;
  wire mul_ln88_reg_167_reg_n_97;
  wire mul_ln88_reg_167_reg_n_98;
  wire mul_ln88_reg_167_reg_n_99;
  wire \sum_fu_32[0]_i_3_n_15 ;
  wire \sum_fu_32[0]_i_4_n_15 ;
  wire \sum_fu_32[0]_i_5_n_15 ;
  wire \sum_fu_32[0]_i_6_n_15 ;
  wire \sum_fu_32[12]_i_2_n_15 ;
  wire \sum_fu_32[12]_i_3_n_15 ;
  wire \sum_fu_32[12]_i_4_n_15 ;
  wire \sum_fu_32[12]_i_5_n_15 ;
  wire \sum_fu_32[16]_i_2_n_15 ;
  wire \sum_fu_32[16]_i_3_n_15 ;
  wire \sum_fu_32[16]_i_4_n_15 ;
  wire \sum_fu_32[16]_i_5_n_15 ;
  wire \sum_fu_32[20]_i_2_n_15 ;
  wire \sum_fu_32[20]_i_3_n_15 ;
  wire \sum_fu_32[20]_i_4_n_15 ;
  wire \sum_fu_32[20]_i_5_n_15 ;
  wire \sum_fu_32[24]_i_2_n_15 ;
  wire \sum_fu_32[24]_i_3_n_15 ;
  wire \sum_fu_32[24]_i_4_n_15 ;
  wire \sum_fu_32[24]_i_5_n_15 ;
  wire \sum_fu_32[28]_i_2_n_15 ;
  wire \sum_fu_32[28]_i_3_n_15 ;
  wire \sum_fu_32[28]_i_4_n_15 ;
  wire \sum_fu_32[28]_i_5_n_15 ;
  wire \sum_fu_32[4]_i_2_n_15 ;
  wire \sum_fu_32[4]_i_3_n_15 ;
  wire \sum_fu_32[4]_i_4_n_15 ;
  wire \sum_fu_32[4]_i_5_n_15 ;
  wire \sum_fu_32[8]_i_2_n_15 ;
  wire \sum_fu_32[8]_i_3_n_15 ;
  wire \sum_fu_32[8]_i_4_n_15 ;
  wire \sum_fu_32[8]_i_5_n_15 ;
  wire \sum_fu_32_reg[0]_i_2_n_15 ;
  wire \sum_fu_32_reg[0]_i_2_n_16 ;
  wire \sum_fu_32_reg[0]_i_2_n_17 ;
  wire \sum_fu_32_reg[0]_i_2_n_18 ;
  wire \sum_fu_32_reg[0]_i_2_n_19 ;
  wire \sum_fu_32_reg[0]_i_2_n_20 ;
  wire \sum_fu_32_reg[0]_i_2_n_21 ;
  wire \sum_fu_32_reg[0]_i_2_n_22 ;
  wire \sum_fu_32_reg[12]_i_1_n_15 ;
  wire \sum_fu_32_reg[12]_i_1_n_16 ;
  wire \sum_fu_32_reg[12]_i_1_n_17 ;
  wire \sum_fu_32_reg[12]_i_1_n_18 ;
  wire \sum_fu_32_reg[12]_i_1_n_19 ;
  wire \sum_fu_32_reg[12]_i_1_n_20 ;
  wire \sum_fu_32_reg[12]_i_1_n_21 ;
  wire \sum_fu_32_reg[12]_i_1_n_22 ;
  wire \sum_fu_32_reg[16]_i_1_n_15 ;
  wire \sum_fu_32_reg[16]_i_1_n_16 ;
  wire \sum_fu_32_reg[16]_i_1_n_17 ;
  wire \sum_fu_32_reg[16]_i_1_n_18 ;
  wire \sum_fu_32_reg[16]_i_1_n_19 ;
  wire \sum_fu_32_reg[16]_i_1_n_20 ;
  wire \sum_fu_32_reg[16]_i_1_n_21 ;
  wire \sum_fu_32_reg[16]_i_1_n_22 ;
  wire \sum_fu_32_reg[20]_i_1_n_15 ;
  wire \sum_fu_32_reg[20]_i_1_n_16 ;
  wire \sum_fu_32_reg[20]_i_1_n_17 ;
  wire \sum_fu_32_reg[20]_i_1_n_18 ;
  wire \sum_fu_32_reg[20]_i_1_n_19 ;
  wire \sum_fu_32_reg[20]_i_1_n_20 ;
  wire \sum_fu_32_reg[20]_i_1_n_21 ;
  wire \sum_fu_32_reg[20]_i_1_n_22 ;
  wire \sum_fu_32_reg[24]_i_1_n_15 ;
  wire \sum_fu_32_reg[24]_i_1_n_16 ;
  wire \sum_fu_32_reg[24]_i_1_n_17 ;
  wire \sum_fu_32_reg[24]_i_1_n_18 ;
  wire \sum_fu_32_reg[24]_i_1_n_19 ;
  wire \sum_fu_32_reg[24]_i_1_n_20 ;
  wire \sum_fu_32_reg[24]_i_1_n_21 ;
  wire \sum_fu_32_reg[24]_i_1_n_22 ;
  wire \sum_fu_32_reg[28]_i_1_n_16 ;
  wire \sum_fu_32_reg[28]_i_1_n_17 ;
  wire \sum_fu_32_reg[28]_i_1_n_18 ;
  wire \sum_fu_32_reg[28]_i_1_n_19 ;
  wire \sum_fu_32_reg[28]_i_1_n_20 ;
  wire \sum_fu_32_reg[28]_i_1_n_21 ;
  wire \sum_fu_32_reg[28]_i_1_n_22 ;
  wire \sum_fu_32_reg[4]_i_1_n_15 ;
  wire \sum_fu_32_reg[4]_i_1_n_16 ;
  wire \sum_fu_32_reg[4]_i_1_n_17 ;
  wire \sum_fu_32_reg[4]_i_1_n_18 ;
  wire \sum_fu_32_reg[4]_i_1_n_19 ;
  wire \sum_fu_32_reg[4]_i_1_n_20 ;
  wire \sum_fu_32_reg[4]_i_1_n_21 ;
  wire \sum_fu_32_reg[4]_i_1_n_22 ;
  wire \sum_fu_32_reg[8]_i_1_n_15 ;
  wire \sum_fu_32_reg[8]_i_1_n_16 ;
  wire \sum_fu_32_reg[8]_i_1_n_17 ;
  wire \sum_fu_32_reg[8]_i_1_n_18 ;
  wire \sum_fu_32_reg[8]_i_1_n_19 ;
  wire \sum_fu_32_reg[8]_i_1_n_20 ;
  wire \sum_fu_32_reg[8]_i_1_n_21 ;
  wire \sum_fu_32_reg[8]_i_1_n_22 ;
  wire [31:0]sum_out;
  wire NLW_mul_ln88_reg_167_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln88_reg_167_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln88_reg_167_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln88_reg_167_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln88_reg_167_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln88_reg_167_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln88_reg_167_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln88_reg_167_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln88_reg_167_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_mul_ln88_reg_167_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_sum_fu_32_reg[28]_i_1_CO_UNCONNECTED ;

  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_18),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_done_cache_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_done_cache_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ap_done_cache_reg_0));
  (* srl_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2 " *) 
  SRL16E ap_loop_exit_ready_pp0_iter2_reg_reg_srl2
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_15));
  FDRE ap_loop_exit_ready_pp0_iter3_reg_reg__0
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_15),
        .Q(ap_loop_exit_ready_pp0_iter3_reg),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_20 flow_control_loop_pipe_sequential_init_U
       (.B({B,grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116_HistArray_address0}),
        .D(D),
        .Q(Q),
        .add_ln84_fu_83_p2(add_ln84_fu_83_p2),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_done_cache_reg_0),
        .ap_done_cache_reg_1(ap_done_cache_reg),
        .ap_enable_reg_pp0_iter1_reg(\i_1_fu_36_reg[5]_0 ),
        .ap_loop_exit_ready_pp0_iter3_reg(ap_loop_exit_ready_pp0_iter3_reg),
        .ap_loop_init(ap_loop_init),
        .ap_loop_init_int_reg_0(ap_loop_init_int_reg),
        .ap_loop_init_int_reg_1(flow_control_loop_pipe_sequential_init_U_n_18),
        .ap_rst_n(ap_rst_n),
        .buff0_reg(\i_1_fu_36_reg_n_15_[5] ),
        .buff0_reg_0(\i_1_fu_36_reg_n_15_[6] ),
        .buff0_reg_1(\i_1_fu_36_reg_n_15_[7] ),
        .grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116_ap_ready(grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116_ap_ready),
        .grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116_ap_start_reg_reg(grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116_ap_start_reg_reg),
        .i_1_fu_360(i_1_fu_360),
        .i_1_fu_361(i_1_fu_361),
        .\i_1_fu_36_reg[4] (\i_1_fu_36_reg_n_15_[2] ),
        .\i_1_fu_36_reg[4]_0 (\i_1_fu_36_reg_n_15_[0] ),
        .\i_1_fu_36_reg[4]_1 (\i_1_fu_36_reg_n_15_[1] ),
        .\i_1_fu_36_reg[4]_2 (\i_1_fu_36_reg_n_15_[3] ),
        .\i_1_fu_36_reg[4]_3 (\i_1_fu_36_reg_n_15_[4] ),
        .\i_1_fu_36_reg[5] (\i_1_fu_36[5]_i_2_n_15 ),
        .\i_1_fu_36_reg[8] (\i_1_fu_36[8]_i_4_n_15 ),
        .\i_1_fu_36_reg[8]_0 (\i_1_fu_36_reg_n_15_[8] ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \i_1_fu_36[5]_i_2 
       (.I0(\i_1_fu_36_reg_n_15_[3] ),
        .I1(\i_1_fu_36_reg_n_15_[1] ),
        .I2(\i_1_fu_36_reg_n_15_[0] ),
        .I3(\i_1_fu_36_reg_n_15_[2] ),
        .I4(\i_1_fu_36_reg_n_15_[4] ),
        .O(\i_1_fu_36[5]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \i_1_fu_36[8]_i_4 
       (.I0(\i_1_fu_36_reg_n_15_[4] ),
        .I1(\i_1_fu_36_reg_n_15_[2] ),
        .I2(\i_1_fu_36_reg_n_15_[0] ),
        .I3(\i_1_fu_36_reg_n_15_[1] ),
        .I4(\i_1_fu_36_reg_n_15_[3] ),
        .I5(\i_1_fu_36_reg_n_15_[5] ),
        .O(\i_1_fu_36[8]_i_4_n_15 ));
  FDRE \i_1_fu_36_reg[0] 
       (.C(ap_clk),
        .CE(i_1_fu_360),
        .D(grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116_ap_start_reg_reg),
        .Q(\i_1_fu_36_reg_n_15_[0] ),
        .R(1'b0));
  FDRE \i_1_fu_36_reg[1] 
       (.C(ap_clk),
        .CE(i_1_fu_360),
        .D(add_ln84_fu_83_p2[1]),
        .Q(\i_1_fu_36_reg_n_15_[1] ),
        .R(1'b0));
  FDRE \i_1_fu_36_reg[2] 
       (.C(ap_clk),
        .CE(i_1_fu_360),
        .D(add_ln84_fu_83_p2[2]),
        .Q(\i_1_fu_36_reg_n_15_[2] ),
        .R(1'b0));
  FDRE \i_1_fu_36_reg[3] 
       (.C(ap_clk),
        .CE(i_1_fu_360),
        .D(add_ln84_fu_83_p2[3]),
        .Q(\i_1_fu_36_reg_n_15_[3] ),
        .R(1'b0));
  FDRE \i_1_fu_36_reg[4] 
       (.C(ap_clk),
        .CE(i_1_fu_360),
        .D(add_ln84_fu_83_p2[4]),
        .Q(\i_1_fu_36_reg_n_15_[4] ),
        .R(1'b0));
  FDRE \i_1_fu_36_reg[5] 
       (.C(ap_clk),
        .CE(i_1_fu_360),
        .D(add_ln84_fu_83_p2[5]),
        .Q(\i_1_fu_36_reg_n_15_[5] ),
        .R(1'b0));
  FDRE \i_1_fu_36_reg[6] 
       (.C(ap_clk),
        .CE(i_1_fu_360),
        .D(add_ln84_fu_83_p2[6]),
        .Q(\i_1_fu_36_reg_n_15_[6] ),
        .R(1'b0));
  FDRE \i_1_fu_36_reg[7] 
       (.C(ap_clk),
        .CE(i_1_fu_360),
        .D(add_ln84_fu_83_p2[7]),
        .Q(\i_1_fu_36_reg_n_15_[7] ),
        .R(1'b0));
  FDRE \i_1_fu_36_reg[8] 
       (.C(ap_clk),
        .CE(i_1_fu_360),
        .D(add_ln84_fu_83_p2[8]),
        .Q(\i_1_fu_36_reg_n_15_[8] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_mul_32s_8ns_32_2_1 mul_32s_8ns_32_2_1_U95
       (.B({B,grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116_HistArray_address0}),
        .D({mul_32s_8ns_32_2_1_U95_n_15,mul_32s_8ns_32_2_1_U95_n_16,mul_32s_8ns_32_2_1_U95_n_17,mul_32s_8ns_32_2_1_U95_n_18,mul_32s_8ns_32_2_1_U95_n_19,mul_32s_8ns_32_2_1_U95_n_20,mul_32s_8ns_32_2_1_U95_n_21,mul_32s_8ns_32_2_1_U95_n_22,mul_32s_8ns_32_2_1_U95_n_23,mul_32s_8ns_32_2_1_U95_n_24,mul_32s_8ns_32_2_1_U95_n_25,mul_32s_8ns_32_2_1_U95_n_26,mul_32s_8ns_32_2_1_U95_n_27,mul_32s_8ns_32_2_1_U95_n_28,mul_32s_8ns_32_2_1_U95_n_29,mul_32s_8ns_32_2_1_U95_n_30,mul_32s_8ns_32_2_1_U95_n_31}),
        .HistArray_q0(HistArray_q0[16:0]),
        .PCOUT({mul_32s_8ns_32_2_1_U95_n_32,mul_32s_8ns_32_2_1_U95_n_33,mul_32s_8ns_32_2_1_U95_n_34,mul_32s_8ns_32_2_1_U95_n_35,mul_32s_8ns_32_2_1_U95_n_36,mul_32s_8ns_32_2_1_U95_n_37,mul_32s_8ns_32_2_1_U95_n_38,mul_32s_8ns_32_2_1_U95_n_39,mul_32s_8ns_32_2_1_U95_n_40,mul_32s_8ns_32_2_1_U95_n_41,mul_32s_8ns_32_2_1_U95_n_42,mul_32s_8ns_32_2_1_U95_n_43,mul_32s_8ns_32_2_1_U95_n_44,mul_32s_8ns_32_2_1_U95_n_45,mul_32s_8ns_32_2_1_U95_n_46,mul_32s_8ns_32_2_1_U95_n_47,mul_32s_8ns_32_2_1_U95_n_48,mul_32s_8ns_32_2_1_U95_n_49,mul_32s_8ns_32_2_1_U95_n_50,mul_32s_8ns_32_2_1_U95_n_51,mul_32s_8ns_32_2_1_U95_n_52,mul_32s_8ns_32_2_1_U95_n_53,mul_32s_8ns_32_2_1_U95_n_54,mul_32s_8ns_32_2_1_U95_n_55,mul_32s_8ns_32_2_1_U95_n_56,mul_32s_8ns_32_2_1_U95_n_57,mul_32s_8ns_32_2_1_U95_n_58,mul_32s_8ns_32_2_1_U95_n_59,mul_32s_8ns_32_2_1_U95_n_60,mul_32s_8ns_32_2_1_U95_n_61,mul_32s_8ns_32_2_1_U95_n_62,mul_32s_8ns_32_2_1_U95_n_63,mul_32s_8ns_32_2_1_U95_n_64,mul_32s_8ns_32_2_1_U95_n_65,mul_32s_8ns_32_2_1_U95_n_66,mul_32s_8ns_32_2_1_U95_n_67,mul_32s_8ns_32_2_1_U95_n_68,mul_32s_8ns_32_2_1_U95_n_69,mul_32s_8ns_32_2_1_U95_n_70,mul_32s_8ns_32_2_1_U95_n_71,mul_32s_8ns_32_2_1_U95_n_72,mul_32s_8ns_32_2_1_U95_n_73,mul_32s_8ns_32_2_1_U95_n_74,mul_32s_8ns_32_2_1_U95_n_75,mul_32s_8ns_32_2_1_U95_n_76,mul_32s_8ns_32_2_1_U95_n_77,mul_32s_8ns_32_2_1_U95_n_78,mul_32s_8ns_32_2_1_U95_n_79}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(\i_1_fu_36_reg_n_15_[5] ),
        .ap_enable_reg_pp0_iter1_reg_0(\i_1_fu_36_reg_n_15_[6] ),
        .ap_enable_reg_pp0_iter1_reg_1(\i_1_fu_36_reg_n_15_[3] ),
        .ap_enable_reg_pp0_iter1_reg_2(\i_1_fu_36_reg_n_15_[4] ),
        .i_1_fu_361(i_1_fu_361),
        .\i_1_fu_36[8]_i_3_0 (\i_1_fu_36_reg_n_15_[0] ),
        .\i_1_fu_36[8]_i_3_1 (\i_1_fu_36_reg_n_15_[7] ),
        .\i_1_fu_36[8]_i_3_2 (\i_1_fu_36_reg_n_15_[8] ),
        .\i_1_fu_36[8]_i_3_3 (\i_1_fu_36_reg_n_15_[2] ),
        .\i_1_fu_36[8]_i_3_4 (\i_1_fu_36_reg_n_15_[1] ),
        .\i_1_fu_36_reg[5] (\i_1_fu_36_reg[5]_0 ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln88_reg_167_reg
       (.A({HistArray_q0[31],HistArray_q0[31],HistArray_q0[31],HistArray_q0[31],HistArray_q0[31],HistArray_q0[31],HistArray_q0[31],HistArray_q0[31],HistArray_q0[31],HistArray_q0[31],HistArray_q0[31],HistArray_q0[31],HistArray_q0[31],HistArray_q0[31],HistArray_q0[31],HistArray_q0[31:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln88_reg_167_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B,grp_xfOtsuKernel_Pipeline_SUM_LOOP_fu_116_HistArray_address0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln88_reg_167_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln88_reg_167_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln88_reg_167_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(i_1_fu_361),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln88_reg_167_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln88_reg_167_reg_OVERFLOW_UNCONNECTED),
        .P({mul_ln88_reg_167_reg_n_73,mul_ln88_reg_167_reg_n_74,mul_ln88_reg_167_reg_n_75,mul_ln88_reg_167_reg_n_76,mul_ln88_reg_167_reg_n_77,mul_ln88_reg_167_reg_n_78,mul_ln88_reg_167_reg_n_79,mul_ln88_reg_167_reg_n_80,mul_ln88_reg_167_reg_n_81,mul_ln88_reg_167_reg_n_82,mul_ln88_reg_167_reg_n_83,mul_ln88_reg_167_reg_n_84,mul_ln88_reg_167_reg_n_85,mul_ln88_reg_167_reg_n_86,mul_ln88_reg_167_reg_n_87,mul_ln88_reg_167_reg_n_88,mul_ln88_reg_167_reg_n_89,mul_ln88_reg_167_reg_n_90,mul_ln88_reg_167_reg_n_91,mul_ln88_reg_167_reg_n_92,mul_ln88_reg_167_reg_n_93,mul_ln88_reg_167_reg_n_94,mul_ln88_reg_167_reg_n_95,mul_ln88_reg_167_reg_n_96,mul_ln88_reg_167_reg_n_97,mul_ln88_reg_167_reg_n_98,mul_ln88_reg_167_reg_n_99,mul_ln88_reg_167_reg_n_100,mul_ln88_reg_167_reg_n_101,mul_ln88_reg_167_reg_n_102,mul_ln88_reg_167_reg_n_103,mul_ln88_reg_167_reg_n_104,mul_ln88_reg_167_reg_n_105,mul_ln88_reg_167_reg__0[31:17]}),
        .PATTERNBDETECT(NLW_mul_ln88_reg_167_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln88_reg_167_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({mul_32s_8ns_32_2_1_U95_n_32,mul_32s_8ns_32_2_1_U95_n_33,mul_32s_8ns_32_2_1_U95_n_34,mul_32s_8ns_32_2_1_U95_n_35,mul_32s_8ns_32_2_1_U95_n_36,mul_32s_8ns_32_2_1_U95_n_37,mul_32s_8ns_32_2_1_U95_n_38,mul_32s_8ns_32_2_1_U95_n_39,mul_32s_8ns_32_2_1_U95_n_40,mul_32s_8ns_32_2_1_U95_n_41,mul_32s_8ns_32_2_1_U95_n_42,mul_32s_8ns_32_2_1_U95_n_43,mul_32s_8ns_32_2_1_U95_n_44,mul_32s_8ns_32_2_1_U95_n_45,mul_32s_8ns_32_2_1_U95_n_46,mul_32s_8ns_32_2_1_U95_n_47,mul_32s_8ns_32_2_1_U95_n_48,mul_32s_8ns_32_2_1_U95_n_49,mul_32s_8ns_32_2_1_U95_n_50,mul_32s_8ns_32_2_1_U95_n_51,mul_32s_8ns_32_2_1_U95_n_52,mul_32s_8ns_32_2_1_U95_n_53,mul_32s_8ns_32_2_1_U95_n_54,mul_32s_8ns_32_2_1_U95_n_55,mul_32s_8ns_32_2_1_U95_n_56,mul_32s_8ns_32_2_1_U95_n_57,mul_32s_8ns_32_2_1_U95_n_58,mul_32s_8ns_32_2_1_U95_n_59,mul_32s_8ns_32_2_1_U95_n_60,mul_32s_8ns_32_2_1_U95_n_61,mul_32s_8ns_32_2_1_U95_n_62,mul_32s_8ns_32_2_1_U95_n_63,mul_32s_8ns_32_2_1_U95_n_64,mul_32s_8ns_32_2_1_U95_n_65,mul_32s_8ns_32_2_1_U95_n_66,mul_32s_8ns_32_2_1_U95_n_67,mul_32s_8ns_32_2_1_U95_n_68,mul_32s_8ns_32_2_1_U95_n_69,mul_32s_8ns_32_2_1_U95_n_70,mul_32s_8ns_32_2_1_U95_n_71,mul_32s_8ns_32_2_1_U95_n_72,mul_32s_8ns_32_2_1_U95_n_73,mul_32s_8ns_32_2_1_U95_n_74,mul_32s_8ns_32_2_1_U95_n_75,mul_32s_8ns_32_2_1_U95_n_76,mul_32s_8ns_32_2_1_U95_n_77,mul_32s_8ns_32_2_1_U95_n_78,mul_32s_8ns_32_2_1_U95_n_79}),
        .PCOUT(NLW_mul_ln88_reg_167_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln88_reg_167_reg_UNDERFLOW_UNCONNECTED));
  FDRE \mul_ln88_reg_167_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_8ns_32_2_1_U95_n_31),
        .Q(mul_ln88_reg_167_reg__0[0]),
        .R(1'b0));
  FDRE \mul_ln88_reg_167_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_8ns_32_2_1_U95_n_21),
        .Q(mul_ln88_reg_167_reg__0[10]),
        .R(1'b0));
  FDRE \mul_ln88_reg_167_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_8ns_32_2_1_U95_n_20),
        .Q(mul_ln88_reg_167_reg__0[11]),
        .R(1'b0));
  FDRE \mul_ln88_reg_167_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_8ns_32_2_1_U95_n_19),
        .Q(mul_ln88_reg_167_reg__0[12]),
        .R(1'b0));
  FDRE \mul_ln88_reg_167_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_8ns_32_2_1_U95_n_18),
        .Q(mul_ln88_reg_167_reg__0[13]),
        .R(1'b0));
  FDRE \mul_ln88_reg_167_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_8ns_32_2_1_U95_n_17),
        .Q(mul_ln88_reg_167_reg__0[14]),
        .R(1'b0));
  FDRE \mul_ln88_reg_167_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_8ns_32_2_1_U95_n_16),
        .Q(mul_ln88_reg_167_reg__0[15]),
        .R(1'b0));
  FDRE \mul_ln88_reg_167_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_8ns_32_2_1_U95_n_15),
        .Q(mul_ln88_reg_167_reg__0[16]),
        .R(1'b0));
  FDRE \mul_ln88_reg_167_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_8ns_32_2_1_U95_n_30),
        .Q(mul_ln88_reg_167_reg__0[1]),
        .R(1'b0));
  FDRE \mul_ln88_reg_167_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_8ns_32_2_1_U95_n_29),
        .Q(mul_ln88_reg_167_reg__0[2]),
        .R(1'b0));
  FDRE \mul_ln88_reg_167_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_8ns_32_2_1_U95_n_28),
        .Q(mul_ln88_reg_167_reg__0[3]),
        .R(1'b0));
  FDRE \mul_ln88_reg_167_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_8ns_32_2_1_U95_n_27),
        .Q(mul_ln88_reg_167_reg__0[4]),
        .R(1'b0));
  FDRE \mul_ln88_reg_167_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_8ns_32_2_1_U95_n_26),
        .Q(mul_ln88_reg_167_reg__0[5]),
        .R(1'b0));
  FDRE \mul_ln88_reg_167_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_8ns_32_2_1_U95_n_25),
        .Q(mul_ln88_reg_167_reg__0[6]),
        .R(1'b0));
  FDRE \mul_ln88_reg_167_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_8ns_32_2_1_U95_n_24),
        .Q(mul_ln88_reg_167_reg__0[7]),
        .R(1'b0));
  FDRE \mul_ln88_reg_167_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_8ns_32_2_1_U95_n_23),
        .Q(mul_ln88_reg_167_reg__0[8]),
        .R(1'b0));
  FDRE \mul_ln88_reg_167_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_8ns_32_2_1_U95_n_22),
        .Q(mul_ln88_reg_167_reg__0[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_fu_32[0]_i_3 
       (.I0(mul_ln88_reg_167_reg__0[3]),
        .I1(sum_out[3]),
        .O(\sum_fu_32[0]_i_3_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_fu_32[0]_i_4 
       (.I0(mul_ln88_reg_167_reg__0[2]),
        .I1(sum_out[2]),
        .O(\sum_fu_32[0]_i_4_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_fu_32[0]_i_5 
       (.I0(mul_ln88_reg_167_reg__0[1]),
        .I1(sum_out[1]),
        .O(\sum_fu_32[0]_i_5_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_fu_32[0]_i_6 
       (.I0(mul_ln88_reg_167_reg__0[0]),
        .I1(sum_out[0]),
        .O(\sum_fu_32[0]_i_6_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_fu_32[12]_i_2 
       (.I0(mul_ln88_reg_167_reg__0[15]),
        .I1(sum_out[15]),
        .O(\sum_fu_32[12]_i_2_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_fu_32[12]_i_3 
       (.I0(mul_ln88_reg_167_reg__0[14]),
        .I1(sum_out[14]),
        .O(\sum_fu_32[12]_i_3_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_fu_32[12]_i_4 
       (.I0(mul_ln88_reg_167_reg__0[13]),
        .I1(sum_out[13]),
        .O(\sum_fu_32[12]_i_4_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_fu_32[12]_i_5 
       (.I0(mul_ln88_reg_167_reg__0[12]),
        .I1(sum_out[12]),
        .O(\sum_fu_32[12]_i_5_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_fu_32[16]_i_2 
       (.I0(mul_ln88_reg_167_reg__0[19]),
        .I1(sum_out[19]),
        .O(\sum_fu_32[16]_i_2_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_fu_32[16]_i_3 
       (.I0(mul_ln88_reg_167_reg__0[18]),
        .I1(sum_out[18]),
        .O(\sum_fu_32[16]_i_3_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_fu_32[16]_i_4 
       (.I0(mul_ln88_reg_167_reg__0[17]),
        .I1(sum_out[17]),
        .O(\sum_fu_32[16]_i_4_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_fu_32[16]_i_5 
       (.I0(mul_ln88_reg_167_reg__0[16]),
        .I1(sum_out[16]),
        .O(\sum_fu_32[16]_i_5_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_fu_32[20]_i_2 
       (.I0(mul_ln88_reg_167_reg__0[23]),
        .I1(sum_out[23]),
        .O(\sum_fu_32[20]_i_2_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_fu_32[20]_i_3 
       (.I0(mul_ln88_reg_167_reg__0[22]),
        .I1(sum_out[22]),
        .O(\sum_fu_32[20]_i_3_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_fu_32[20]_i_4 
       (.I0(mul_ln88_reg_167_reg__0[21]),
        .I1(sum_out[21]),
        .O(\sum_fu_32[20]_i_4_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_fu_32[20]_i_5 
       (.I0(mul_ln88_reg_167_reg__0[20]),
        .I1(sum_out[20]),
        .O(\sum_fu_32[20]_i_5_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_fu_32[24]_i_2 
       (.I0(mul_ln88_reg_167_reg__0[27]),
        .I1(sum_out[27]),
        .O(\sum_fu_32[24]_i_2_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_fu_32[24]_i_3 
       (.I0(mul_ln88_reg_167_reg__0[26]),
        .I1(sum_out[26]),
        .O(\sum_fu_32[24]_i_3_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_fu_32[24]_i_4 
       (.I0(mul_ln88_reg_167_reg__0[25]),
        .I1(sum_out[25]),
        .O(\sum_fu_32[24]_i_4_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_fu_32[24]_i_5 
       (.I0(mul_ln88_reg_167_reg__0[24]),
        .I1(sum_out[24]),
        .O(\sum_fu_32[24]_i_5_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_fu_32[28]_i_2 
       (.I0(mul_ln88_reg_167_reg__0[31]),
        .I1(sum_out[31]),
        .O(\sum_fu_32[28]_i_2_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_fu_32[28]_i_3 
       (.I0(mul_ln88_reg_167_reg__0[30]),
        .I1(sum_out[30]),
        .O(\sum_fu_32[28]_i_3_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_fu_32[28]_i_4 
       (.I0(mul_ln88_reg_167_reg__0[29]),
        .I1(sum_out[29]),
        .O(\sum_fu_32[28]_i_4_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_fu_32[28]_i_5 
       (.I0(mul_ln88_reg_167_reg__0[28]),
        .I1(sum_out[28]),
        .O(\sum_fu_32[28]_i_5_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_fu_32[4]_i_2 
       (.I0(mul_ln88_reg_167_reg__0[7]),
        .I1(sum_out[7]),
        .O(\sum_fu_32[4]_i_2_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_fu_32[4]_i_3 
       (.I0(mul_ln88_reg_167_reg__0[6]),
        .I1(sum_out[6]),
        .O(\sum_fu_32[4]_i_3_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_fu_32[4]_i_4 
       (.I0(mul_ln88_reg_167_reg__0[5]),
        .I1(sum_out[5]),
        .O(\sum_fu_32[4]_i_4_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_fu_32[4]_i_5 
       (.I0(mul_ln88_reg_167_reg__0[4]),
        .I1(sum_out[4]),
        .O(\sum_fu_32[4]_i_5_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_fu_32[8]_i_2 
       (.I0(mul_ln88_reg_167_reg__0[11]),
        .I1(sum_out[11]),
        .O(\sum_fu_32[8]_i_2_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_fu_32[8]_i_3 
       (.I0(mul_ln88_reg_167_reg__0[10]),
        .I1(sum_out[10]),
        .O(\sum_fu_32[8]_i_3_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_fu_32[8]_i_4 
       (.I0(mul_ln88_reg_167_reg__0[9]),
        .I1(sum_out[9]),
        .O(\sum_fu_32[8]_i_4_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_fu_32[8]_i_5 
       (.I0(mul_ln88_reg_167_reg__0[8]),
        .I1(sum_out[8]),
        .O(\sum_fu_32[8]_i_5_n_15 ));
  FDRE \sum_fu_32_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(\sum_fu_32_reg[0]_i_2_n_22 ),
        .Q(sum_out[0]),
        .R(ap_loop_init));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sum_fu_32_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\sum_fu_32_reg[0]_i_2_n_15 ,\sum_fu_32_reg[0]_i_2_n_16 ,\sum_fu_32_reg[0]_i_2_n_17 ,\sum_fu_32_reg[0]_i_2_n_18 }),
        .CYINIT(1'b0),
        .DI(mul_ln88_reg_167_reg__0[3:0]),
        .O({\sum_fu_32_reg[0]_i_2_n_19 ,\sum_fu_32_reg[0]_i_2_n_20 ,\sum_fu_32_reg[0]_i_2_n_21 ,\sum_fu_32_reg[0]_i_2_n_22 }),
        .S({\sum_fu_32[0]_i_3_n_15 ,\sum_fu_32[0]_i_4_n_15 ,\sum_fu_32[0]_i_5_n_15 ,\sum_fu_32[0]_i_6_n_15 }));
  FDRE \sum_fu_32_reg[10] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(\sum_fu_32_reg[8]_i_1_n_20 ),
        .Q(sum_out[10]),
        .R(ap_loop_init));
  FDRE \sum_fu_32_reg[11] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(\sum_fu_32_reg[8]_i_1_n_19 ),
        .Q(sum_out[11]),
        .R(ap_loop_init));
  FDRE \sum_fu_32_reg[12] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(\sum_fu_32_reg[12]_i_1_n_22 ),
        .Q(sum_out[12]),
        .R(ap_loop_init));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sum_fu_32_reg[12]_i_1 
       (.CI(\sum_fu_32_reg[8]_i_1_n_15 ),
        .CO({\sum_fu_32_reg[12]_i_1_n_15 ,\sum_fu_32_reg[12]_i_1_n_16 ,\sum_fu_32_reg[12]_i_1_n_17 ,\sum_fu_32_reg[12]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI(mul_ln88_reg_167_reg__0[15:12]),
        .O({\sum_fu_32_reg[12]_i_1_n_19 ,\sum_fu_32_reg[12]_i_1_n_20 ,\sum_fu_32_reg[12]_i_1_n_21 ,\sum_fu_32_reg[12]_i_1_n_22 }),
        .S({\sum_fu_32[12]_i_2_n_15 ,\sum_fu_32[12]_i_3_n_15 ,\sum_fu_32[12]_i_4_n_15 ,\sum_fu_32[12]_i_5_n_15 }));
  FDRE \sum_fu_32_reg[13] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(\sum_fu_32_reg[12]_i_1_n_21 ),
        .Q(sum_out[13]),
        .R(ap_loop_init));
  FDRE \sum_fu_32_reg[14] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(\sum_fu_32_reg[12]_i_1_n_20 ),
        .Q(sum_out[14]),
        .R(ap_loop_init));
  FDRE \sum_fu_32_reg[15] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(\sum_fu_32_reg[12]_i_1_n_19 ),
        .Q(sum_out[15]),
        .R(ap_loop_init));
  FDRE \sum_fu_32_reg[16] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(\sum_fu_32_reg[16]_i_1_n_22 ),
        .Q(sum_out[16]),
        .R(ap_loop_init));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sum_fu_32_reg[16]_i_1 
       (.CI(\sum_fu_32_reg[12]_i_1_n_15 ),
        .CO({\sum_fu_32_reg[16]_i_1_n_15 ,\sum_fu_32_reg[16]_i_1_n_16 ,\sum_fu_32_reg[16]_i_1_n_17 ,\sum_fu_32_reg[16]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI(mul_ln88_reg_167_reg__0[19:16]),
        .O({\sum_fu_32_reg[16]_i_1_n_19 ,\sum_fu_32_reg[16]_i_1_n_20 ,\sum_fu_32_reg[16]_i_1_n_21 ,\sum_fu_32_reg[16]_i_1_n_22 }),
        .S({\sum_fu_32[16]_i_2_n_15 ,\sum_fu_32[16]_i_3_n_15 ,\sum_fu_32[16]_i_4_n_15 ,\sum_fu_32[16]_i_5_n_15 }));
  FDRE \sum_fu_32_reg[17] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(\sum_fu_32_reg[16]_i_1_n_21 ),
        .Q(sum_out[17]),
        .R(ap_loop_init));
  FDRE \sum_fu_32_reg[18] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(\sum_fu_32_reg[16]_i_1_n_20 ),
        .Q(sum_out[18]),
        .R(ap_loop_init));
  FDRE \sum_fu_32_reg[19] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(\sum_fu_32_reg[16]_i_1_n_19 ),
        .Q(sum_out[19]),
        .R(ap_loop_init));
  FDRE \sum_fu_32_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(\sum_fu_32_reg[0]_i_2_n_21 ),
        .Q(sum_out[1]),
        .R(ap_loop_init));
  FDRE \sum_fu_32_reg[20] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(\sum_fu_32_reg[20]_i_1_n_22 ),
        .Q(sum_out[20]),
        .R(ap_loop_init));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sum_fu_32_reg[20]_i_1 
       (.CI(\sum_fu_32_reg[16]_i_1_n_15 ),
        .CO({\sum_fu_32_reg[20]_i_1_n_15 ,\sum_fu_32_reg[20]_i_1_n_16 ,\sum_fu_32_reg[20]_i_1_n_17 ,\sum_fu_32_reg[20]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI(mul_ln88_reg_167_reg__0[23:20]),
        .O({\sum_fu_32_reg[20]_i_1_n_19 ,\sum_fu_32_reg[20]_i_1_n_20 ,\sum_fu_32_reg[20]_i_1_n_21 ,\sum_fu_32_reg[20]_i_1_n_22 }),
        .S({\sum_fu_32[20]_i_2_n_15 ,\sum_fu_32[20]_i_3_n_15 ,\sum_fu_32[20]_i_4_n_15 ,\sum_fu_32[20]_i_5_n_15 }));
  FDRE \sum_fu_32_reg[21] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(\sum_fu_32_reg[20]_i_1_n_21 ),
        .Q(sum_out[21]),
        .R(ap_loop_init));
  FDRE \sum_fu_32_reg[22] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(\sum_fu_32_reg[20]_i_1_n_20 ),
        .Q(sum_out[22]),
        .R(ap_loop_init));
  FDRE \sum_fu_32_reg[23] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(\sum_fu_32_reg[20]_i_1_n_19 ),
        .Q(sum_out[23]),
        .R(ap_loop_init));
  FDRE \sum_fu_32_reg[24] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(\sum_fu_32_reg[24]_i_1_n_22 ),
        .Q(sum_out[24]),
        .R(ap_loop_init));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sum_fu_32_reg[24]_i_1 
       (.CI(\sum_fu_32_reg[20]_i_1_n_15 ),
        .CO({\sum_fu_32_reg[24]_i_1_n_15 ,\sum_fu_32_reg[24]_i_1_n_16 ,\sum_fu_32_reg[24]_i_1_n_17 ,\sum_fu_32_reg[24]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI(mul_ln88_reg_167_reg__0[27:24]),
        .O({\sum_fu_32_reg[24]_i_1_n_19 ,\sum_fu_32_reg[24]_i_1_n_20 ,\sum_fu_32_reg[24]_i_1_n_21 ,\sum_fu_32_reg[24]_i_1_n_22 }),
        .S({\sum_fu_32[24]_i_2_n_15 ,\sum_fu_32[24]_i_3_n_15 ,\sum_fu_32[24]_i_4_n_15 ,\sum_fu_32[24]_i_5_n_15 }));
  FDRE \sum_fu_32_reg[25] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(\sum_fu_32_reg[24]_i_1_n_21 ),
        .Q(sum_out[25]),
        .R(ap_loop_init));
  FDRE \sum_fu_32_reg[26] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(\sum_fu_32_reg[24]_i_1_n_20 ),
        .Q(sum_out[26]),
        .R(ap_loop_init));
  FDRE \sum_fu_32_reg[27] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(\sum_fu_32_reg[24]_i_1_n_19 ),
        .Q(sum_out[27]),
        .R(ap_loop_init));
  FDRE \sum_fu_32_reg[28] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(\sum_fu_32_reg[28]_i_1_n_22 ),
        .Q(sum_out[28]),
        .R(ap_loop_init));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sum_fu_32_reg[28]_i_1 
       (.CI(\sum_fu_32_reg[24]_i_1_n_15 ),
        .CO({\NLW_sum_fu_32_reg[28]_i_1_CO_UNCONNECTED [3],\sum_fu_32_reg[28]_i_1_n_16 ,\sum_fu_32_reg[28]_i_1_n_17 ,\sum_fu_32_reg[28]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI({1'b0,mul_ln88_reg_167_reg__0[30:28]}),
        .O({\sum_fu_32_reg[28]_i_1_n_19 ,\sum_fu_32_reg[28]_i_1_n_20 ,\sum_fu_32_reg[28]_i_1_n_21 ,\sum_fu_32_reg[28]_i_1_n_22 }),
        .S({\sum_fu_32[28]_i_2_n_15 ,\sum_fu_32[28]_i_3_n_15 ,\sum_fu_32[28]_i_4_n_15 ,\sum_fu_32[28]_i_5_n_15 }));
  FDRE \sum_fu_32_reg[29] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(\sum_fu_32_reg[28]_i_1_n_21 ),
        .Q(sum_out[29]),
        .R(ap_loop_init));
  FDRE \sum_fu_32_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(\sum_fu_32_reg[0]_i_2_n_20 ),
        .Q(sum_out[2]),
        .R(ap_loop_init));
  FDRE \sum_fu_32_reg[30] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(\sum_fu_32_reg[28]_i_1_n_20 ),
        .Q(sum_out[30]),
        .R(ap_loop_init));
  FDRE \sum_fu_32_reg[31] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(\sum_fu_32_reg[28]_i_1_n_19 ),
        .Q(sum_out[31]),
        .R(ap_loop_init));
  FDRE \sum_fu_32_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(\sum_fu_32_reg[0]_i_2_n_19 ),
        .Q(sum_out[3]),
        .R(ap_loop_init));
  FDRE \sum_fu_32_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(\sum_fu_32_reg[4]_i_1_n_22 ),
        .Q(sum_out[4]),
        .R(ap_loop_init));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sum_fu_32_reg[4]_i_1 
       (.CI(\sum_fu_32_reg[0]_i_2_n_15 ),
        .CO({\sum_fu_32_reg[4]_i_1_n_15 ,\sum_fu_32_reg[4]_i_1_n_16 ,\sum_fu_32_reg[4]_i_1_n_17 ,\sum_fu_32_reg[4]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI(mul_ln88_reg_167_reg__0[7:4]),
        .O({\sum_fu_32_reg[4]_i_1_n_19 ,\sum_fu_32_reg[4]_i_1_n_20 ,\sum_fu_32_reg[4]_i_1_n_21 ,\sum_fu_32_reg[4]_i_1_n_22 }),
        .S({\sum_fu_32[4]_i_2_n_15 ,\sum_fu_32[4]_i_3_n_15 ,\sum_fu_32[4]_i_4_n_15 ,\sum_fu_32[4]_i_5_n_15 }));
  FDRE \sum_fu_32_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(\sum_fu_32_reg[4]_i_1_n_21 ),
        .Q(sum_out[5]),
        .R(ap_loop_init));
  FDRE \sum_fu_32_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(\sum_fu_32_reg[4]_i_1_n_20 ),
        .Q(sum_out[6]),
        .R(ap_loop_init));
  FDRE \sum_fu_32_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(\sum_fu_32_reg[4]_i_1_n_19 ),
        .Q(sum_out[7]),
        .R(ap_loop_init));
  FDRE \sum_fu_32_reg[8] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(\sum_fu_32_reg[8]_i_1_n_22 ),
        .Q(sum_out[8]),
        .R(ap_loop_init));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sum_fu_32_reg[8]_i_1 
       (.CI(\sum_fu_32_reg[4]_i_1_n_15 ),
        .CO({\sum_fu_32_reg[8]_i_1_n_15 ,\sum_fu_32_reg[8]_i_1_n_16 ,\sum_fu_32_reg[8]_i_1_n_17 ,\sum_fu_32_reg[8]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI(mul_ln88_reg_167_reg__0[11:8]),
        .O({\sum_fu_32_reg[8]_i_1_n_19 ,\sum_fu_32_reg[8]_i_1_n_20 ,\sum_fu_32_reg[8]_i_1_n_21 ,\sum_fu_32_reg[8]_i_1_n_22 }),
        .S({\sum_fu_32[8]_i_2_n_15 ,\sum_fu_32[8]_i_3_n_15 ,\sum_fu_32[8]_i_4_n_15 ,\sum_fu_32[8]_i_5_n_15 }));
  FDRE \sum_fu_32_reg[9] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(\sum_fu_32_reg[8]_i_1_n_21 ),
        .Q(sum_out[9]),
        .R(ap_loop_init));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_xfOtsuKernel_Pipeline_THRESHOLD_LOOP
   (Q,
    \icmp_ln92_reg_570_reg[0]_0 ,
    ap_rst_n_0,
    grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_ap_start_reg_reg,
    D,
    \ap_CS_fsm_reg[0]_0 ,
    \ap_CS_fsm_reg[2]_0 ,
    ce0,
    E,
    din1,
    din0,
    grp_Inverse_fu_146_ap_start_reg_reg_0,
    \sext_ln100_cast_reg_538_reg[1]_0 ,
    \wB_fu_70_reg[31]_0 ,
    \ap_CS_fsm_reg[9] ,
    x_sel_fu_171_p3,
    p_2_in,
    \ap_CS_fsm_reg[9]_0 ,
    grp_Inverse_fu_81_p_din1,
    p_0_in,
    \ap_CS_fsm_reg[9]_1 ,
    p_1_in,
    \trunc_ln101_reg_616_pp0_iter9_reg_reg[7]__0_0 ,
    ap_clk,
    DOADO,
    HistArray_q0,
    tmp_product__0,
    add_reg_616,
    ap_rst_n,
    \ap_CS_fsm_reg[9]_2 ,
    ap_done_cache_reg,
    ram_reg,
    ap_enable_reg_pp0_iter1_reg_0,
    grp_fu_652_p_din1,
    grp_fu_652_p_din0,
    \conv106_cast_reg_548_reg[31]_0 ,
    \sh_prom122_cast_cast_cast_cast_cast_cast_reg_543_reg[6]_0 ,
    \wB_1_reg_584_reg[31]_0 ,
    \call_ret_reg_708_1_reg[5]_0 ,
    \reg_179_reg[63]_0 ,
    \add_ln98_reg_592_reg[24]_0 );
  output [0:0]Q;
  output \icmp_ln92_reg_570_reg[0]_0 ;
  output ap_rst_n_0;
  output grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_ap_start_reg_reg;
  output [6:0]D;
  output \ap_CS_fsm_reg[0]_0 ;
  output [1:0]\ap_CS_fsm_reg[2]_0 ;
  output ce0;
  output [0:0]E;
  output [31:0]din1;
  output [31:0]din0;
  output grp_Inverse_fu_146_ap_start_reg_reg_0;
  output \sext_ln100_cast_reg_538_reg[1]_0 ;
  output [31:0]\wB_fu_70_reg[31]_0 ;
  output \ap_CS_fsm_reg[9] ;
  output [0:0]x_sel_fu_171_p3;
  output p_2_in;
  output \ap_CS_fsm_reg[9]_0 ;
  output [14:0]grp_Inverse_fu_81_p_din1;
  output p_0_in;
  output \ap_CS_fsm_reg[9]_1 ;
  output p_1_in;
  output [7:0]\trunc_ln101_reg_616_pp0_iter9_reg_reg[7]__0_0 ;
  input ap_clk;
  input [15:0]DOADO;
  input [32:0]HistArray_q0;
  input [24:0]tmp_product__0;
  input [5:0]add_reg_616;
  input ap_rst_n;
  input [2:0]\ap_CS_fsm_reg[9]_2 ;
  input ap_done_cache_reg;
  input ram_reg;
  input ap_enable_reg_pp0_iter1_reg_0;
  input [31:0]grp_fu_652_p_din1;
  input [31:0]grp_fu_652_p_din0;
  input [31:0]\conv106_cast_reg_548_reg[31]_0 ;
  input [6:0]\sh_prom122_cast_cast_cast_cast_cast_cast_reg_543_reg[6]_0 ;
  input [31:0]\wB_1_reg_584_reg[31]_0 ;
  input [5:0]\call_ret_reg_708_1_reg[5]_0 ;
  input [63:0]\reg_179_reg[63]_0 ;
  input [24:0]\add_ln98_reg_592_reg[24]_0 ;

  wire [6:0]D;
  wire [15:0]DOADO;
  wire [0:0]E;
  wire HistArray_load_reg_5790;
  wire [32:0]HistArray_q0;
  wire [0:0]Q;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[0]_i_3_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[10]_i_2_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[10]_i_3_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[11]_i_2_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[11]_i_3_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[12]_i_2_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[12]_i_3_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[13]_i_2_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[13]_i_3_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[14]_i_2_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[14]_i_3_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[15]_i_2_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[15]_i_3_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[16]_i_2_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[16]_i_3_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[16]_i_4_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[17]_i_2_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[17]_i_3_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[17]_i_4_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[18]_i_2_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[18]_i_3_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[18]_i_4_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[19]_i_2_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[19]_i_3_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[19]_i_4_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[1]_i_3_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[20]_i_3_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[20]_i_4_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[21]_i_3_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[21]_i_4_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[22]_i_3_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[22]_i_4_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[23]_i_3_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[23]_i_4_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[24]_i_2_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[24]_i_3_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[25]_i_2_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[25]_i_3_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[26]_i_2_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[26]_i_3_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[27]_i_2_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[27]_i_3_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[28]_i_2_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[28]_i_3_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[29]_i_2_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[29]_i_3_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[2]_i_3_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[30]_i_2_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[30]_i_3_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[31]_i_2_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[31]_i_3_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[32]_i_2_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[32]_i_3_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[32]_i_4_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[33]_i_2_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[33]_i_3_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[33]_i_4_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[34]_i_2_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[34]_i_3_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[34]_i_4_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[35]_i_2_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[35]_i_3_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[35]_i_4_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[36]_i_2_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[36]_i_3_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[36]_i_4_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[37]_i_2_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[37]_i_3_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[37]_i_4_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[38]_i_2_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[38]_i_3_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[38]_i_4_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[38]_i_5_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[39]_i_2_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[39]_i_3_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[39]_i_4_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[39]_i_5_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[3]_i_3_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[40]_i_1_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[40]_i_2_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[40]_i_3_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[41]_i_2_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[41]_i_3_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[42]_i_2_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[42]_i_3_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[43]_i_2_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[43]_i_3_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[44]_i_2_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[44]_i_3_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[45]_i_2_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[45]_i_3_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[46]_i_2_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[46]_i_3_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[47]_i_2_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[47]_i_3_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[48]_i_2_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[48]_i_3_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[49]_i_2_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[49]_i_3_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[4]_i_3_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[50]_i_2_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[50]_i_3_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[51]_i_2_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[51]_i_3_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[52]_i_2_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[53]_i_2_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[54]_i_2_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[55]_i_2_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[56]_i_1_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[56]_i_2_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[56]_i_3_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[57]_i_2_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[57]_i_3_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[58]_i_1_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[58]_i_2_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[59]_i_1_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[59]_i_2_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[5]_i_3_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[60]_i_1_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[60]_i_2_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[61]_i_1_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[61]_i_2_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[62]_i_1_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[62]_i_2_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[63]_i_2_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[63]_i_3_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[6]_i_3_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[7]_i_3_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[8]_i_2_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[8]_i_3_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[9]_i_2_n_15 ;
  wire \SHIFT_RIGHT_inferred__1/max_reg_723[9]_i_3_n_15 ;
  wire \SHIFT_RIGHT_inferred__4/res_reg_683[0]_i_3_n_15 ;
  wire \SHIFT_RIGHT_inferred__4/res_reg_683[10]_i_2_n_15 ;
  wire \SHIFT_RIGHT_inferred__4/res_reg_683[10]_i_3_n_15 ;
  wire \SHIFT_RIGHT_inferred__4/res_reg_683[11]_i_2_n_15 ;
  wire \SHIFT_RIGHT_inferred__4/res_reg_683[11]_i_3_n_15 ;
  wire \SHIFT_RIGHT_inferred__4/res_reg_683[11]_i_4_n_15 ;
  wire \SHIFT_RIGHT_inferred__4/res_reg_683[12]_i_2_n_15 ;
  wire \SHIFT_RIGHT_inferred__4/res_reg_683[12]_i_3_n_15 ;
  wire \SHIFT_RIGHT_inferred__4/res_reg_683[13]_i_2_n_15 ;
  wire \SHIFT_RIGHT_inferred__4/res_reg_683[13]_i_3_n_15 ;
  wire \SHIFT_RIGHT_inferred__4/res_reg_683[13]_i_4_n_15 ;
  wire \SHIFT_RIGHT_inferred__4/res_reg_683[14]_i_2_n_15 ;
  wire \SHIFT_RIGHT_inferred__4/res_reg_683[14]_i_3_n_15 ;
  wire \SHIFT_RIGHT_inferred__4/res_reg_683[15]_i_2_n_15 ;
  wire \SHIFT_RIGHT_inferred__4/res_reg_683[15]_i_3_n_15 ;
  wire \SHIFT_RIGHT_inferred__4/res_reg_683[15]_i_4_n_15 ;
  wire \SHIFT_RIGHT_inferred__4/res_reg_683[16]_i_2_n_15 ;
  wire \SHIFT_RIGHT_inferred__4/res_reg_683[16]_i_3_n_15 ;
  wire \SHIFT_RIGHT_inferred__4/res_reg_683[16]_i_4_n_15 ;
  wire \SHIFT_RIGHT_inferred__4/res_reg_683[17]_i_2_n_15 ;
  wire \SHIFT_RIGHT_inferred__4/res_reg_683[17]_i_3_n_15 ;
  wire \SHIFT_RIGHT_inferred__4/res_reg_683[17]_i_4_n_15 ;
  wire \SHIFT_RIGHT_inferred__4/res_reg_683[18]_i_2_n_15 ;
  wire \SHIFT_RIGHT_inferred__4/res_reg_683[18]_i_3_n_15 ;
  wire \SHIFT_RIGHT_inferred__4/res_reg_683[18]_i_4_n_15 ;
  wire \SHIFT_RIGHT_inferred__4/res_reg_683[19]_i_3_n_15 ;
  wire \SHIFT_RIGHT_inferred__4/res_reg_683[19]_i_4_n_15 ;
  wire \SHIFT_RIGHT_inferred__4/res_reg_683[1]_i_2_n_15 ;
  wire \SHIFT_RIGHT_inferred__4/res_reg_683[1]_i_3_n_15 ;
  wire \SHIFT_RIGHT_inferred__4/res_reg_683[1]_i_4_n_15 ;
  wire \SHIFT_RIGHT_inferred__4/res_reg_683[20]_i_3_n_15 ;
  wire \SHIFT_RIGHT_inferred__4/res_reg_683[20]_i_4_n_15 ;
  wire \SHIFT_RIGHT_inferred__4/res_reg_683[21]_i_3_n_15 ;
  wire \SHIFT_RIGHT_inferred__4/res_reg_683[21]_i_4_n_15 ;
  wire \SHIFT_RIGHT_inferred__4/res_reg_683[22]_i_3_n_15 ;
  wire \SHIFT_RIGHT_inferred__4/res_reg_683[22]_i_4_n_15 ;
  wire \SHIFT_RIGHT_inferred__4/res_reg_683[23]_i_3_n_15 ;
  wire \SHIFT_RIGHT_inferred__4/res_reg_683[23]_i_4_n_15 ;
  wire \SHIFT_RIGHT_inferred__4/res_reg_683[24]_i_2_n_15 ;
  wire \SHIFT_RIGHT_inferred__4/res_reg_683[24]_i_3_n_15 ;
  wire \SHIFT_RIGHT_inferred__4/res_reg_683[25]_i_3_n_15 ;
  wire \SHIFT_RIGHT_inferred__4/res_reg_683[25]_i_4_n_15 ;
  wire \SHIFT_RIGHT_inferred__4/res_reg_683[26]_i_2_n_15 ;
  wire \SHIFT_RIGHT_inferred__4/res_reg_683[26]_i_3_n_15 ;
  wire \SHIFT_RIGHT_inferred__4/res_reg_683[27]_i_3_n_15 ;
  wire \SHIFT_RIGHT_inferred__4/res_reg_683[27]_i_4_n_15 ;
  wire \SHIFT_RIGHT_inferred__4/res_reg_683[27]_i_5_n_15 ;
  wire \SHIFT_RIGHT_inferred__4/res_reg_683[27]_i_6_n_15 ;
  wire \SHIFT_RIGHT_inferred__4/res_reg_683[28]_i_2_n_15 ;
  wire \SHIFT_RIGHT_inferred__4/res_reg_683[28]_i_3_n_15 ;
  wire \SHIFT_RIGHT_inferred__4/res_reg_683[29]_i_3_n_15 ;
  wire \SHIFT_RIGHT_inferred__4/res_reg_683[29]_i_4_n_15 ;
  wire \SHIFT_RIGHT_inferred__4/res_reg_683[2]_i_3_n_15 ;
  wire \SHIFT_RIGHT_inferred__4/res_reg_683[30]_i_2_n_15 ;
  wire \SHIFT_RIGHT_inferred__4/res_reg_683[30]_i_3_n_15 ;
  wire \SHIFT_RIGHT_inferred__4/res_reg_683[30]_i_4_n_15 ;
  wire \SHIFT_RIGHT_inferred__4/res_reg_683[30]_i_5_n_15 ;
  wire \SHIFT_RIGHT_inferred__4/res_reg_683[30]_i_6_n_15 ;
  wire \SHIFT_RIGHT_inferred__4/res_reg_683[30]_i_7_n_15 ;
  wire \SHIFT_RIGHT_inferred__4/res_reg_683[30]_i_8_n_15 ;
  wire \SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_10_n_15 ;
  wire \SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_11_n_15 ;
  wire \SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_12_n_15 ;
  wire \SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_13_n_15 ;
  wire \SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_14_n_15 ;
  wire \SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_3_n_15 ;
  wire \SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_4_n_15 ;
  wire \SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_5_n_15 ;
  wire \SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_6_n_15 ;
  wire \SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_7_n_15 ;
  wire \SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_8_n_15 ;
  wire \SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_9_n_15 ;
  wire \SHIFT_RIGHT_inferred__4/res_reg_683[3]_i_3_n_15 ;
  wire \SHIFT_RIGHT_inferred__4/res_reg_683[3]_i_4_n_15 ;
  wire \SHIFT_RIGHT_inferred__4/res_reg_683[4]_i_3_n_15 ;
  wire \SHIFT_RIGHT_inferred__4/res_reg_683[5]_i_3_n_15 ;
  wire \SHIFT_RIGHT_inferred__4/res_reg_683[5]_i_4_n_15 ;
  wire \SHIFT_RIGHT_inferred__4/res_reg_683[5]_i_5_n_15 ;
  wire \SHIFT_RIGHT_inferred__4/res_reg_683[6]_i_3_n_15 ;
  wire \SHIFT_RIGHT_inferred__4/res_reg_683[7]_i_3_n_15 ;
  wire \SHIFT_RIGHT_inferred__4/res_reg_683[7]_i_4_n_15 ;
  wire \SHIFT_RIGHT_inferred__4/res_reg_683[7]_i_5_n_15 ;
  wire \SHIFT_RIGHT_inferred__4/res_reg_683[8]_i_2_n_15 ;
  wire \SHIFT_RIGHT_inferred__4/res_reg_683[8]_i_3_n_15 ;
  wire \SHIFT_RIGHT_inferred__4/res_reg_683[9]_i_2_n_15 ;
  wire \SHIFT_RIGHT_inferred__4/res_reg_683[9]_i_3_n_15 ;
  wire \SHIFT_RIGHT_inferred__4/res_reg_683[9]_i_4_n_15 ;
  wire [63:0]a1_reg_651;
  wire a1_reg_6510;
  wire \a1_reg_651[0]_i_1_n_15 ;
  wire \a1_reg_651[0]_i_2_n_15 ;
  wire \a1_reg_651[0]_i_3_n_15 ;
  wire \a1_reg_651[0]_i_4_n_15 ;
  wire \a1_reg_651[10]_i_1_n_15 ;
  wire \a1_reg_651[10]_i_2_n_15 ;
  wire \a1_reg_651[10]_i_3_n_15 ;
  wire \a1_reg_651[11]_i_1_n_15 ;
  wire \a1_reg_651[11]_i_2_n_15 ;
  wire \a1_reg_651[11]_i_3_n_15 ;
  wire \a1_reg_651[12]_i_1_n_15 ;
  wire \a1_reg_651[12]_i_2_n_15 ;
  wire \a1_reg_651[12]_i_3_n_15 ;
  wire \a1_reg_651[13]_i_1_n_15 ;
  wire \a1_reg_651[13]_i_2_n_15 ;
  wire \a1_reg_651[13]_i_3_n_15 ;
  wire \a1_reg_651[14]_i_1_n_15 ;
  wire \a1_reg_651[14]_i_2_n_15 ;
  wire \a1_reg_651[14]_i_3_n_15 ;
  wire \a1_reg_651[15]_i_1_n_15 ;
  wire \a1_reg_651[15]_i_2_n_15 ;
  wire \a1_reg_651[15]_i_3_n_15 ;
  wire \a1_reg_651[16]_i_1_n_15 ;
  wire \a1_reg_651[16]_i_2_n_15 ;
  wire \a1_reg_651[16]_i_3_n_15 ;
  wire \a1_reg_651[17]_i_1_n_15 ;
  wire \a1_reg_651[17]_i_2_n_15 ;
  wire \a1_reg_651[17]_i_3_n_15 ;
  wire \a1_reg_651[18]_i_1_n_15 ;
  wire \a1_reg_651[18]_i_2_n_15 ;
  wire \a1_reg_651[18]_i_3_n_15 ;
  wire \a1_reg_651[19]_i_1_n_15 ;
  wire \a1_reg_651[19]_i_2_n_15 ;
  wire \a1_reg_651[19]_i_3_n_15 ;
  wire \a1_reg_651[1]_i_1_n_15 ;
  wire \a1_reg_651[1]_i_2_n_15 ;
  wire \a1_reg_651[1]_i_3_n_15 ;
  wire \a1_reg_651[20]_i_1_n_15 ;
  wire \a1_reg_651[20]_i_2_n_15 ;
  wire \a1_reg_651[20]_i_3_n_15 ;
  wire \a1_reg_651[21]_i_1_n_15 ;
  wire \a1_reg_651[21]_i_2_n_15 ;
  wire \a1_reg_651[21]_i_3_n_15 ;
  wire \a1_reg_651[22]_i_1_n_15 ;
  wire \a1_reg_651[22]_i_2_n_15 ;
  wire \a1_reg_651[22]_i_3_n_15 ;
  wire \a1_reg_651[23]_i_1_n_15 ;
  wire \a1_reg_651[23]_i_2_n_15 ;
  wire \a1_reg_651[23]_i_3_n_15 ;
  wire \a1_reg_651[24]_i_1_n_15 ;
  wire \a1_reg_651[24]_i_2_n_15 ;
  wire \a1_reg_651[24]_i_3_n_15 ;
  wire \a1_reg_651[25]_i_1_n_15 ;
  wire \a1_reg_651[25]_i_2_n_15 ;
  wire \a1_reg_651[25]_i_3_n_15 ;
  wire \a1_reg_651[26]_i_1_n_15 ;
  wire \a1_reg_651[26]_i_2_n_15 ;
  wire \a1_reg_651[26]_i_3_n_15 ;
  wire \a1_reg_651[27]_i_1_n_15 ;
  wire \a1_reg_651[27]_i_2_n_15 ;
  wire \a1_reg_651[27]_i_3_n_15 ;
  wire \a1_reg_651[28]_i_1_n_15 ;
  wire \a1_reg_651[28]_i_2_n_15 ;
  wire \a1_reg_651[28]_i_3_n_15 ;
  wire \a1_reg_651[29]_i_1_n_15 ;
  wire \a1_reg_651[29]_i_2_n_15 ;
  wire \a1_reg_651[29]_i_3_n_15 ;
  wire \a1_reg_651[2]_i_1_n_15 ;
  wire \a1_reg_651[2]_i_2_n_15 ;
  wire \a1_reg_651[2]_i_3_n_15 ;
  wire \a1_reg_651[2]_i_4_n_15 ;
  wire \a1_reg_651[30]_i_1_n_15 ;
  wire \a1_reg_651[30]_i_2_n_15 ;
  wire \a1_reg_651[30]_i_3_n_15 ;
  wire \a1_reg_651[31]_i_1_n_15 ;
  wire \a1_reg_651[31]_i_2_n_15 ;
  wire \a1_reg_651[31]_i_3_n_15 ;
  wire \a1_reg_651[32]_i_1_n_15 ;
  wire \a1_reg_651[32]_i_2_n_15 ;
  wire \a1_reg_651[32]_i_3_n_15 ;
  wire \a1_reg_651[32]_i_4_n_15 ;
  wire \a1_reg_651[33]_i_1_n_15 ;
  wire \a1_reg_651[33]_i_2_n_15 ;
  wire \a1_reg_651[33]_i_3_n_15 ;
  wire \a1_reg_651[33]_i_4_n_15 ;
  wire \a1_reg_651[34]_i_1_n_15 ;
  wire \a1_reg_651[34]_i_2_n_15 ;
  wire \a1_reg_651[34]_i_3_n_15 ;
  wire \a1_reg_651[34]_i_4_n_15 ;
  wire \a1_reg_651[35]_i_1_n_15 ;
  wire \a1_reg_651[35]_i_2_n_15 ;
  wire \a1_reg_651[35]_i_3_n_15 ;
  wire \a1_reg_651[35]_i_4_n_15 ;
  wire \a1_reg_651[36]_i_1_n_15 ;
  wire \a1_reg_651[36]_i_2_n_15 ;
  wire \a1_reg_651[36]_i_3_n_15 ;
  wire \a1_reg_651[36]_i_4_n_15 ;
  wire \a1_reg_651[36]_i_5_n_15 ;
  wire \a1_reg_651[36]_i_6_n_15 ;
  wire \a1_reg_651[36]_i_7_n_15 ;
  wire \a1_reg_651[37]_i_1_n_15 ;
  wire \a1_reg_651[37]_i_2_n_15 ;
  wire \a1_reg_651[37]_i_3_n_15 ;
  wire \a1_reg_651[37]_i_4_n_15 ;
  wire \a1_reg_651[37]_i_5_n_15 ;
  wire \a1_reg_651[37]_i_6_n_15 ;
  wire \a1_reg_651[37]_i_7_n_15 ;
  wire \a1_reg_651[38]_i_1_n_15 ;
  wire \a1_reg_651[38]_i_2_n_15 ;
  wire \a1_reg_651[39]_i_1_n_15 ;
  wire \a1_reg_651[39]_i_2_n_15 ;
  wire \a1_reg_651[3]_i_1_n_15 ;
  wire \a1_reg_651[3]_i_2_n_15 ;
  wire \a1_reg_651[3]_i_3_n_15 ;
  wire \a1_reg_651[3]_i_4_n_15 ;
  wire \a1_reg_651[40]_i_1_n_15 ;
  wire \a1_reg_651[40]_i_2_n_15 ;
  wire \a1_reg_651[40]_i_3_n_15 ;
  wire \a1_reg_651[41]_i_1_n_15 ;
  wire \a1_reg_651[41]_i_2_n_15 ;
  wire \a1_reg_651[41]_i_3_n_15 ;
  wire \a1_reg_651[42]_i_1_n_15 ;
  wire \a1_reg_651[42]_i_2_n_15 ;
  wire \a1_reg_651[42]_i_3_n_15 ;
  wire \a1_reg_651[43]_i_1_n_15 ;
  wire \a1_reg_651[43]_i_2_n_15 ;
  wire \a1_reg_651[43]_i_3_n_15 ;
  wire \a1_reg_651[44]_i_1_n_15 ;
  wire \a1_reg_651[44]_i_2_n_15 ;
  wire \a1_reg_651[44]_i_3_n_15 ;
  wire \a1_reg_651[45]_i_1_n_15 ;
  wire \a1_reg_651[45]_i_2_n_15 ;
  wire \a1_reg_651[45]_i_3_n_15 ;
  wire \a1_reg_651[46]_i_1_n_15 ;
  wire \a1_reg_651[46]_i_2_n_15 ;
  wire \a1_reg_651[46]_i_3_n_15 ;
  wire \a1_reg_651[47]_i_1_n_15 ;
  wire \a1_reg_651[47]_i_2_n_15 ;
  wire \a1_reg_651[47]_i_3_n_15 ;
  wire \a1_reg_651[48]_i_1_n_15 ;
  wire \a1_reg_651[48]_i_2_n_15 ;
  wire \a1_reg_651[48]_i_3_n_15 ;
  wire \a1_reg_651[48]_i_4_n_15 ;
  wire \a1_reg_651[49]_i_1_n_15 ;
  wire \a1_reg_651[49]_i_2_n_15 ;
  wire \a1_reg_651[49]_i_3_n_15 ;
  wire \a1_reg_651[49]_i_4_n_15 ;
  wire \a1_reg_651[4]_i_1_n_15 ;
  wire \a1_reg_651[4]_i_2_n_15 ;
  wire \a1_reg_651[4]_i_3_n_15 ;
  wire \a1_reg_651[4]_i_4_n_15 ;
  wire \a1_reg_651[4]_i_5_n_15 ;
  wire \a1_reg_651[50]_i_1_n_15 ;
  wire \a1_reg_651[50]_i_2_n_15 ;
  wire \a1_reg_651[50]_i_3_n_15 ;
  wire \a1_reg_651[50]_i_4_n_15 ;
  wire \a1_reg_651[51]_i_1_n_15 ;
  wire \a1_reg_651[51]_i_2_n_15 ;
  wire \a1_reg_651[51]_i_3_n_15 ;
  wire \a1_reg_651[51]_i_4_n_15 ;
  wire \a1_reg_651[52]_i_1_n_15 ;
  wire \a1_reg_651[52]_i_2_n_15 ;
  wire \a1_reg_651[53]_i_1_n_15 ;
  wire \a1_reg_651[53]_i_2_n_15 ;
  wire \a1_reg_651[54]_i_1_n_15 ;
  wire \a1_reg_651[54]_i_2_n_15 ;
  wire \a1_reg_651[55]_i_1_n_15 ;
  wire \a1_reg_651[55]_i_2_n_15 ;
  wire \a1_reg_651[56]_i_1_n_15 ;
  wire \a1_reg_651[56]_i_2_n_15 ;
  wire \a1_reg_651[56]_i_3_n_15 ;
  wire \a1_reg_651[57]_i_1_n_15 ;
  wire \a1_reg_651[57]_i_2_n_15 ;
  wire \a1_reg_651[58]_i_1_n_15 ;
  wire \a1_reg_651[58]_i_2_n_15 ;
  wire \a1_reg_651[59]_i_1_n_15 ;
  wire \a1_reg_651[59]_i_2_n_15 ;
  wire \a1_reg_651[5]_i_1_n_15 ;
  wire \a1_reg_651[5]_i_2_n_15 ;
  wire \a1_reg_651[5]_i_3_n_15 ;
  wire \a1_reg_651[5]_i_4_n_15 ;
  wire \a1_reg_651[5]_i_5_n_15 ;
  wire \a1_reg_651[60]_i_1_n_15 ;
  wire \a1_reg_651[60]_i_2_n_15 ;
  wire \a1_reg_651[61]_i_1_n_15 ;
  wire \a1_reg_651[61]_i_2_n_15 ;
  wire \a1_reg_651[62]_i_1_n_15 ;
  wire \a1_reg_651[63]_i_2_n_15 ;
  wire \a1_reg_651[6]_i_1_n_15 ;
  wire \a1_reg_651[6]_i_2_n_15 ;
  wire \a1_reg_651[6]_i_3_n_15 ;
  wire \a1_reg_651[6]_i_4_n_15 ;
  wire \a1_reg_651[6]_i_5_n_15 ;
  wire \a1_reg_651[7]_i_1_n_15 ;
  wire \a1_reg_651[7]_i_2_n_15 ;
  wire \a1_reg_651[7]_i_3_n_15 ;
  wire \a1_reg_651[7]_i_4_n_15 ;
  wire \a1_reg_651[7]_i_5_n_15 ;
  wire \a1_reg_651[8]_i_1_n_15 ;
  wire \a1_reg_651[8]_i_2_n_15 ;
  wire \a1_reg_651[8]_i_3_n_15 ;
  wire \a1_reg_651[9]_i_1_n_15 ;
  wire \a1_reg_651[9]_i_2_n_15 ;
  wire \a1_reg_651[9]_i_3_n_15 ;
  wire [24:0]add_ln98_reg_592;
  wire \add_ln98_reg_592_pp0_iter3_reg_reg[0]_srl3_n_15 ;
  wire \add_ln98_reg_592_pp0_iter3_reg_reg[10]_srl3_n_15 ;
  wire \add_ln98_reg_592_pp0_iter3_reg_reg[11]_srl3_n_15 ;
  wire \add_ln98_reg_592_pp0_iter3_reg_reg[12]_srl3_n_15 ;
  wire \add_ln98_reg_592_pp0_iter3_reg_reg[13]_srl3_n_15 ;
  wire \add_ln98_reg_592_pp0_iter3_reg_reg[14]_srl3_n_15 ;
  wire \add_ln98_reg_592_pp0_iter3_reg_reg[15]_srl3_n_15 ;
  wire \add_ln98_reg_592_pp0_iter3_reg_reg[16]_srl3_n_15 ;
  wire \add_ln98_reg_592_pp0_iter3_reg_reg[17]_srl3_n_15 ;
  wire \add_ln98_reg_592_pp0_iter3_reg_reg[18]_srl3_n_15 ;
  wire \add_ln98_reg_592_pp0_iter3_reg_reg[19]_srl3_n_15 ;
  wire \add_ln98_reg_592_pp0_iter3_reg_reg[1]_srl3_n_15 ;
  wire \add_ln98_reg_592_pp0_iter3_reg_reg[20]_srl3_n_15 ;
  wire \add_ln98_reg_592_pp0_iter3_reg_reg[21]_srl3_n_15 ;
  wire \add_ln98_reg_592_pp0_iter3_reg_reg[22]_srl3_n_15 ;
  wire \add_ln98_reg_592_pp0_iter3_reg_reg[23]_srl3_n_15 ;
  wire \add_ln98_reg_592_pp0_iter3_reg_reg[24]_srl3_n_15 ;
  wire \add_ln98_reg_592_pp0_iter3_reg_reg[2]_srl3_n_15 ;
  wire \add_ln98_reg_592_pp0_iter3_reg_reg[3]_srl3_n_15 ;
  wire \add_ln98_reg_592_pp0_iter3_reg_reg[4]_srl3_n_15 ;
  wire \add_ln98_reg_592_pp0_iter3_reg_reg[5]_srl3_n_15 ;
  wire \add_ln98_reg_592_pp0_iter3_reg_reg[6]_srl3_n_15 ;
  wire \add_ln98_reg_592_pp0_iter3_reg_reg[7]_srl3_n_15 ;
  wire \add_ln98_reg_592_pp0_iter3_reg_reg[8]_srl3_n_15 ;
  wire \add_ln98_reg_592_pp0_iter3_reg_reg[9]_srl3_n_15 ;
  wire [24:0]add_ln98_reg_592_pp0_iter4_reg;
  wire [24:0]\add_ln98_reg_592_reg[24]_0 ;
  wire [5:0]add_reg_616;
  wire \ap_CS_fsm[1]_i_2__0_n_15 ;
  wire \ap_CS_fsm[1]_i_3_n_15 ;
  wire \ap_CS_fsm[1]_i_4_n_15 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp0_stage1;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire [1:0]\ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[9] ;
  wire \ap_CS_fsm_reg[9]_0 ;
  wire \ap_CS_fsm_reg[9]_1 ;
  wire [2:0]\ap_CS_fsm_reg[9]_2 ;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter10;
  wire ap_enable_reg_pp0_iter1_i_1__1_n_15;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter7;
  wire ap_enable_reg_pp0_iter8;
  wire ap_enable_reg_pp0_iter9;
  wire ap_loop_exit_ready_pp0_iter8_reg_reg_srl8_n_15;
  wire ap_loop_exit_ready_pp0_iter9_reg;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [40:0]buff0_reg__0;
  wire [63:0]buff2;
  wire [63:0]c1_reg_641;
  wire c1_reg_6410;
  wire \c1_reg_641[0]_i_1_n_15 ;
  wire \c1_reg_641[0]_i_2_n_15 ;
  wire \c1_reg_641[0]_i_3_n_15 ;
  wire \c1_reg_641[0]_i_4_n_15 ;
  wire \c1_reg_641[10]_i_1_n_15 ;
  wire \c1_reg_641[10]_i_2_n_15 ;
  wire \c1_reg_641[10]_i_3_n_15 ;
  wire \c1_reg_641[11]_i_1_n_15 ;
  wire \c1_reg_641[11]_i_2_n_15 ;
  wire \c1_reg_641[11]_i_3_n_15 ;
  wire \c1_reg_641[12]_i_1_n_15 ;
  wire \c1_reg_641[12]_i_2_n_15 ;
  wire \c1_reg_641[12]_i_3_n_15 ;
  wire \c1_reg_641[13]_i_1_n_15 ;
  wire \c1_reg_641[13]_i_2_n_15 ;
  wire \c1_reg_641[13]_i_3_n_15 ;
  wire \c1_reg_641[14]_i_1_n_15 ;
  wire \c1_reg_641[14]_i_2_n_15 ;
  wire \c1_reg_641[14]_i_3_n_15 ;
  wire \c1_reg_641[15]_i_1_n_15 ;
  wire \c1_reg_641[15]_i_2_n_15 ;
  wire \c1_reg_641[15]_i_3_n_15 ;
  wire \c1_reg_641[16]_i_1_n_15 ;
  wire \c1_reg_641[16]_i_2_n_15 ;
  wire \c1_reg_641[16]_i_3_n_15 ;
  wire \c1_reg_641[17]_i_1_n_15 ;
  wire \c1_reg_641[17]_i_2_n_15 ;
  wire \c1_reg_641[17]_i_3_n_15 ;
  wire \c1_reg_641[18]_i_1_n_15 ;
  wire \c1_reg_641[18]_i_2_n_15 ;
  wire \c1_reg_641[18]_i_3_n_15 ;
  wire \c1_reg_641[19]_i_1_n_15 ;
  wire \c1_reg_641[19]_i_2_n_15 ;
  wire \c1_reg_641[19]_i_3_n_15 ;
  wire \c1_reg_641[1]_i_1_n_15 ;
  wire \c1_reg_641[1]_i_2_n_15 ;
  wire \c1_reg_641[1]_i_3_n_15 ;
  wire \c1_reg_641[20]_i_1_n_15 ;
  wire \c1_reg_641[20]_i_2_n_15 ;
  wire \c1_reg_641[20]_i_3_n_15 ;
  wire \c1_reg_641[21]_i_1_n_15 ;
  wire \c1_reg_641[21]_i_2_n_15 ;
  wire \c1_reg_641[21]_i_3_n_15 ;
  wire \c1_reg_641[22]_i_1_n_15 ;
  wire \c1_reg_641[22]_i_2_n_15 ;
  wire \c1_reg_641[22]_i_3_n_15 ;
  wire \c1_reg_641[23]_i_1_n_15 ;
  wire \c1_reg_641[23]_i_2_n_15 ;
  wire \c1_reg_641[23]_i_3_n_15 ;
  wire \c1_reg_641[24]_i_1_n_15 ;
  wire \c1_reg_641[24]_i_2_n_15 ;
  wire \c1_reg_641[24]_i_3_n_15 ;
  wire \c1_reg_641[25]_i_1_n_15 ;
  wire \c1_reg_641[25]_i_2_n_15 ;
  wire \c1_reg_641[25]_i_3_n_15 ;
  wire \c1_reg_641[26]_i_1_n_15 ;
  wire \c1_reg_641[26]_i_2_n_15 ;
  wire \c1_reg_641[26]_i_3_n_15 ;
  wire \c1_reg_641[27]_i_1_n_15 ;
  wire \c1_reg_641[27]_i_2_n_15 ;
  wire \c1_reg_641[27]_i_3_n_15 ;
  wire \c1_reg_641[28]_i_1_n_15 ;
  wire \c1_reg_641[28]_i_2_n_15 ;
  wire \c1_reg_641[28]_i_3_n_15 ;
  wire \c1_reg_641[29]_i_1_n_15 ;
  wire \c1_reg_641[29]_i_2_n_15 ;
  wire \c1_reg_641[29]_i_3_n_15 ;
  wire \c1_reg_641[2]_i_1_n_15 ;
  wire \c1_reg_641[2]_i_2_n_15 ;
  wire \c1_reg_641[2]_i_3_n_15 ;
  wire \c1_reg_641[2]_i_4_n_15 ;
  wire \c1_reg_641[30]_i_1_n_15 ;
  wire \c1_reg_641[30]_i_2_n_15 ;
  wire \c1_reg_641[30]_i_3_n_15 ;
  wire \c1_reg_641[31]_i_1_n_15 ;
  wire \c1_reg_641[31]_i_2_n_15 ;
  wire \c1_reg_641[31]_i_3_n_15 ;
  wire \c1_reg_641[32]_i_1_n_15 ;
  wire \c1_reg_641[32]_i_2_n_15 ;
  wire \c1_reg_641[32]_i_3_n_15 ;
  wire \c1_reg_641[32]_i_4_n_15 ;
  wire \c1_reg_641[33]_i_1_n_15 ;
  wire \c1_reg_641[33]_i_2_n_15 ;
  wire \c1_reg_641[33]_i_3_n_15 ;
  wire \c1_reg_641[33]_i_4_n_15 ;
  wire \c1_reg_641[34]_i_1_n_15 ;
  wire \c1_reg_641[34]_i_2_n_15 ;
  wire \c1_reg_641[34]_i_3_n_15 ;
  wire \c1_reg_641[34]_i_4_n_15 ;
  wire \c1_reg_641[35]_i_1_n_15 ;
  wire \c1_reg_641[35]_i_2_n_15 ;
  wire \c1_reg_641[35]_i_3_n_15 ;
  wire \c1_reg_641[35]_i_4_n_15 ;
  wire \c1_reg_641[36]_i_1_n_15 ;
  wire \c1_reg_641[36]_i_2_n_15 ;
  wire \c1_reg_641[36]_i_3_n_15 ;
  wire \c1_reg_641[36]_i_4_n_15 ;
  wire \c1_reg_641[36]_i_5_n_15 ;
  wire \c1_reg_641[36]_i_6_n_15 ;
  wire \c1_reg_641[36]_i_7_n_15 ;
  wire \c1_reg_641[37]_i_1_n_15 ;
  wire \c1_reg_641[37]_i_2_n_15 ;
  wire \c1_reg_641[37]_i_3_n_15 ;
  wire \c1_reg_641[37]_i_4_n_15 ;
  wire \c1_reg_641[37]_i_5_n_15 ;
  wire \c1_reg_641[37]_i_6_n_15 ;
  wire \c1_reg_641[37]_i_7_n_15 ;
  wire \c1_reg_641[38]_i_1_n_15 ;
  wire \c1_reg_641[38]_i_2_n_15 ;
  wire \c1_reg_641[39]_i_1_n_15 ;
  wire \c1_reg_641[39]_i_2_n_15 ;
  wire \c1_reg_641[3]_i_1_n_15 ;
  wire \c1_reg_641[3]_i_2_n_15 ;
  wire \c1_reg_641[3]_i_3_n_15 ;
  wire \c1_reg_641[3]_i_4_n_15 ;
  wire \c1_reg_641[40]_i_1_n_15 ;
  wire \c1_reg_641[40]_i_2_n_15 ;
  wire \c1_reg_641[40]_i_3_n_15 ;
  wire \c1_reg_641[41]_i_1_n_15 ;
  wire \c1_reg_641[41]_i_2_n_15 ;
  wire \c1_reg_641[41]_i_3_n_15 ;
  wire \c1_reg_641[42]_i_1_n_15 ;
  wire \c1_reg_641[42]_i_2_n_15 ;
  wire \c1_reg_641[42]_i_3_n_15 ;
  wire \c1_reg_641[43]_i_1_n_15 ;
  wire \c1_reg_641[43]_i_2_n_15 ;
  wire \c1_reg_641[43]_i_3_n_15 ;
  wire \c1_reg_641[44]_i_1_n_15 ;
  wire \c1_reg_641[44]_i_2_n_15 ;
  wire \c1_reg_641[44]_i_3_n_15 ;
  wire \c1_reg_641[45]_i_1_n_15 ;
  wire \c1_reg_641[45]_i_2_n_15 ;
  wire \c1_reg_641[45]_i_3_n_15 ;
  wire \c1_reg_641[46]_i_1_n_15 ;
  wire \c1_reg_641[46]_i_2_n_15 ;
  wire \c1_reg_641[46]_i_3_n_15 ;
  wire \c1_reg_641[47]_i_1_n_15 ;
  wire \c1_reg_641[47]_i_2_n_15 ;
  wire \c1_reg_641[47]_i_3_n_15 ;
  wire \c1_reg_641[48]_i_1_n_15 ;
  wire \c1_reg_641[48]_i_2_n_15 ;
  wire \c1_reg_641[48]_i_3_n_15 ;
  wire \c1_reg_641[48]_i_4_n_15 ;
  wire \c1_reg_641[49]_i_1_n_15 ;
  wire \c1_reg_641[49]_i_2_n_15 ;
  wire \c1_reg_641[49]_i_3_n_15 ;
  wire \c1_reg_641[49]_i_4_n_15 ;
  wire \c1_reg_641[4]_i_1_n_15 ;
  wire \c1_reg_641[4]_i_2_n_15 ;
  wire \c1_reg_641[4]_i_3_n_15 ;
  wire \c1_reg_641[4]_i_4_n_15 ;
  wire \c1_reg_641[4]_i_5_n_15 ;
  wire \c1_reg_641[50]_i_1_n_15 ;
  wire \c1_reg_641[50]_i_2_n_15 ;
  wire \c1_reg_641[50]_i_3_n_15 ;
  wire \c1_reg_641[50]_i_4_n_15 ;
  wire \c1_reg_641[51]_i_1_n_15 ;
  wire \c1_reg_641[51]_i_2_n_15 ;
  wire \c1_reg_641[51]_i_3_n_15 ;
  wire \c1_reg_641[51]_i_4_n_15 ;
  wire \c1_reg_641[52]_i_1_n_15 ;
  wire \c1_reg_641[52]_i_2_n_15 ;
  wire \c1_reg_641[53]_i_1_n_15 ;
  wire \c1_reg_641[53]_i_2_n_15 ;
  wire \c1_reg_641[54]_i_1_n_15 ;
  wire \c1_reg_641[54]_i_2_n_15 ;
  wire \c1_reg_641[55]_i_1_n_15 ;
  wire \c1_reg_641[55]_i_2_n_15 ;
  wire \c1_reg_641[56]_i_1_n_15 ;
  wire \c1_reg_641[56]_i_2_n_15 ;
  wire \c1_reg_641[56]_i_3_n_15 ;
  wire \c1_reg_641[57]_i_1_n_15 ;
  wire \c1_reg_641[57]_i_2_n_15 ;
  wire \c1_reg_641[58]_i_1_n_15 ;
  wire \c1_reg_641[58]_i_2_n_15 ;
  wire \c1_reg_641[58]_i_3_n_15 ;
  wire \c1_reg_641[59]_i_1_n_15 ;
  wire \c1_reg_641[59]_i_2_n_15 ;
  wire \c1_reg_641[59]_i_3_n_15 ;
  wire \c1_reg_641[5]_i_1_n_15 ;
  wire \c1_reg_641[5]_i_2_n_15 ;
  wire \c1_reg_641[5]_i_3_n_15 ;
  wire \c1_reg_641[5]_i_4_n_15 ;
  wire \c1_reg_641[5]_i_5_n_15 ;
  wire \c1_reg_641[60]_i_1_n_15 ;
  wire \c1_reg_641[60]_i_2_n_15 ;
  wire \c1_reg_641[60]_i_3_n_15 ;
  wire \c1_reg_641[60]_i_4_n_15 ;
  wire \c1_reg_641[61]_i_1_n_15 ;
  wire \c1_reg_641[61]_i_2_n_15 ;
  wire \c1_reg_641[62]_i_1_n_15 ;
  wire \c1_reg_641[62]_i_2_n_15 ;
  wire \c1_reg_641[62]_i_3_n_15 ;
  wire \c1_reg_641[63]_i_2_n_15 ;
  wire \c1_reg_641[63]_i_3_n_15 ;
  wire \c1_reg_641[6]_i_1_n_15 ;
  wire \c1_reg_641[6]_i_2_n_15 ;
  wire \c1_reg_641[6]_i_3_n_15 ;
  wire \c1_reg_641[6]_i_4_n_15 ;
  wire \c1_reg_641[6]_i_5_n_15 ;
  wire \c1_reg_641[7]_i_1_n_15 ;
  wire \c1_reg_641[7]_i_2_n_15 ;
  wire \c1_reg_641[7]_i_3_n_15 ;
  wire \c1_reg_641[7]_i_4_n_15 ;
  wire \c1_reg_641[7]_i_5_n_15 ;
  wire \c1_reg_641[8]_i_1_n_15 ;
  wire \c1_reg_641[8]_i_2_n_15 ;
  wire \c1_reg_641[8]_i_3_n_15 ;
  wire \c1_reg_641[9]_i_1_n_15 ;
  wire \c1_reg_641[9]_i_2_n_15 ;
  wire \c1_reg_641[9]_i_3_n_15 ;
  wire [63:0]c1_reg_641_pp0_iter2_reg;
  wire [5:0]call_ret8_reg_688_1;
  wire call_ret8_reg_688_10;
  wire [5:0]call_ret_reg_708_1;
  wire call_ret_reg_708_10;
  wire [5:0]\call_ret_reg_708_1_reg[5]_0 ;
  wire [5:0]call_ret_reg_708_pp0_iter8_reg_1;
  wire [5:0]call_ret_reg_708_pp0_iter9_reg_1;
  wire ce0;
  wire [31:0]conv106_cast_reg_548;
  wire [31:0]\conv106_cast_reg_548_reg[31]_0 ;
  wire [63:0]d_fu_351_p2;
  wire [62:0]d_reg_656;
  wire d_reg_6560;
  wire \d_reg_656[11]_i_2_n_15 ;
  wire \d_reg_656[11]_i_3_n_15 ;
  wire \d_reg_656[11]_i_4_n_15 ;
  wire \d_reg_656[11]_i_5_n_15 ;
  wire \d_reg_656[15]_i_2_n_15 ;
  wire \d_reg_656[15]_i_3_n_15 ;
  wire \d_reg_656[15]_i_4_n_15 ;
  wire \d_reg_656[15]_i_5_n_15 ;
  wire \d_reg_656[19]_i_2_n_15 ;
  wire \d_reg_656[19]_i_3_n_15 ;
  wire \d_reg_656[19]_i_4_n_15 ;
  wire \d_reg_656[19]_i_5_n_15 ;
  wire \d_reg_656[23]_i_2_n_15 ;
  wire \d_reg_656[23]_i_3_n_15 ;
  wire \d_reg_656[23]_i_4_n_15 ;
  wire \d_reg_656[23]_i_5_n_15 ;
  wire \d_reg_656[27]_i_2_n_15 ;
  wire \d_reg_656[27]_i_3_n_15 ;
  wire \d_reg_656[27]_i_4_n_15 ;
  wire \d_reg_656[27]_i_5_n_15 ;
  wire \d_reg_656[31]_i_2_n_15 ;
  wire \d_reg_656[31]_i_3_n_15 ;
  wire \d_reg_656[31]_i_4_n_15 ;
  wire \d_reg_656[31]_i_5_n_15 ;
  wire \d_reg_656[35]_i_2_n_15 ;
  wire \d_reg_656[35]_i_3_n_15 ;
  wire \d_reg_656[35]_i_4_n_15 ;
  wire \d_reg_656[35]_i_5_n_15 ;
  wire \d_reg_656[39]_i_2_n_15 ;
  wire \d_reg_656[39]_i_3_n_15 ;
  wire \d_reg_656[39]_i_4_n_15 ;
  wire \d_reg_656[39]_i_5_n_15 ;
  wire \d_reg_656[3]_i_2_n_15 ;
  wire \d_reg_656[3]_i_3_n_15 ;
  wire \d_reg_656[3]_i_4_n_15 ;
  wire \d_reg_656[3]_i_5_n_15 ;
  wire \d_reg_656[43]_i_2_n_15 ;
  wire \d_reg_656[43]_i_3_n_15 ;
  wire \d_reg_656[43]_i_4_n_15 ;
  wire \d_reg_656[43]_i_5_n_15 ;
  wire \d_reg_656[47]_i_2_n_15 ;
  wire \d_reg_656[47]_i_3_n_15 ;
  wire \d_reg_656[47]_i_4_n_15 ;
  wire \d_reg_656[47]_i_5_n_15 ;
  wire \d_reg_656[51]_i_2_n_15 ;
  wire \d_reg_656[51]_i_3_n_15 ;
  wire \d_reg_656[51]_i_4_n_15 ;
  wire \d_reg_656[51]_i_5_n_15 ;
  wire \d_reg_656[55]_i_2_n_15 ;
  wire \d_reg_656[55]_i_3_n_15 ;
  wire \d_reg_656[55]_i_4_n_15 ;
  wire \d_reg_656[55]_i_5_n_15 ;
  wire \d_reg_656[59]_i_2_n_15 ;
  wire \d_reg_656[59]_i_3_n_15 ;
  wire \d_reg_656[59]_i_4_n_15 ;
  wire \d_reg_656[59]_i_5_n_15 ;
  wire \d_reg_656[62]_i_3_n_15 ;
  wire \d_reg_656[62]_i_4_n_15 ;
  wire \d_reg_656[62]_i_5_n_15 ;
  wire \d_reg_656[62]_i_6_n_15 ;
  wire \d_reg_656[7]_i_2_n_15 ;
  wire \d_reg_656[7]_i_3_n_15 ;
  wire \d_reg_656[7]_i_4_n_15 ;
  wire \d_reg_656[7]_i_5_n_15 ;
  wire \d_reg_656_reg[11]_i_1_n_15 ;
  wire \d_reg_656_reg[11]_i_1_n_16 ;
  wire \d_reg_656_reg[11]_i_1_n_17 ;
  wire \d_reg_656_reg[11]_i_1_n_18 ;
  wire \d_reg_656_reg[15]_i_1_n_15 ;
  wire \d_reg_656_reg[15]_i_1_n_16 ;
  wire \d_reg_656_reg[15]_i_1_n_17 ;
  wire \d_reg_656_reg[15]_i_1_n_18 ;
  wire \d_reg_656_reg[19]_i_1_n_15 ;
  wire \d_reg_656_reg[19]_i_1_n_16 ;
  wire \d_reg_656_reg[19]_i_1_n_17 ;
  wire \d_reg_656_reg[19]_i_1_n_18 ;
  wire \d_reg_656_reg[23]_i_1_n_15 ;
  wire \d_reg_656_reg[23]_i_1_n_16 ;
  wire \d_reg_656_reg[23]_i_1_n_17 ;
  wire \d_reg_656_reg[23]_i_1_n_18 ;
  wire \d_reg_656_reg[27]_i_1_n_15 ;
  wire \d_reg_656_reg[27]_i_1_n_16 ;
  wire \d_reg_656_reg[27]_i_1_n_17 ;
  wire \d_reg_656_reg[27]_i_1_n_18 ;
  wire \d_reg_656_reg[31]_i_1_n_15 ;
  wire \d_reg_656_reg[31]_i_1_n_16 ;
  wire \d_reg_656_reg[31]_i_1_n_17 ;
  wire \d_reg_656_reg[31]_i_1_n_18 ;
  wire \d_reg_656_reg[35]_i_1_n_15 ;
  wire \d_reg_656_reg[35]_i_1_n_16 ;
  wire \d_reg_656_reg[35]_i_1_n_17 ;
  wire \d_reg_656_reg[35]_i_1_n_18 ;
  wire \d_reg_656_reg[39]_i_1_n_15 ;
  wire \d_reg_656_reg[39]_i_1_n_16 ;
  wire \d_reg_656_reg[39]_i_1_n_17 ;
  wire \d_reg_656_reg[39]_i_1_n_18 ;
  wire \d_reg_656_reg[3]_i_1_n_15 ;
  wire \d_reg_656_reg[3]_i_1_n_16 ;
  wire \d_reg_656_reg[3]_i_1_n_17 ;
  wire \d_reg_656_reg[3]_i_1_n_18 ;
  wire \d_reg_656_reg[43]_i_1_n_15 ;
  wire \d_reg_656_reg[43]_i_1_n_16 ;
  wire \d_reg_656_reg[43]_i_1_n_17 ;
  wire \d_reg_656_reg[43]_i_1_n_18 ;
  wire \d_reg_656_reg[47]_i_1_n_15 ;
  wire \d_reg_656_reg[47]_i_1_n_16 ;
  wire \d_reg_656_reg[47]_i_1_n_17 ;
  wire \d_reg_656_reg[47]_i_1_n_18 ;
  wire \d_reg_656_reg[51]_i_1_n_15 ;
  wire \d_reg_656_reg[51]_i_1_n_16 ;
  wire \d_reg_656_reg[51]_i_1_n_17 ;
  wire \d_reg_656_reg[51]_i_1_n_18 ;
  wire \d_reg_656_reg[55]_i_1_n_15 ;
  wire \d_reg_656_reg[55]_i_1_n_16 ;
  wire \d_reg_656_reg[55]_i_1_n_17 ;
  wire \d_reg_656_reg[55]_i_1_n_18 ;
  wire \d_reg_656_reg[59]_i_1_n_15 ;
  wire \d_reg_656_reg[59]_i_1_n_16 ;
  wire \d_reg_656_reg[59]_i_1_n_17 ;
  wire \d_reg_656_reg[59]_i_1_n_18 ;
  wire \d_reg_656_reg[62]_i_2_n_16 ;
  wire \d_reg_656_reg[62]_i_2_n_17 ;
  wire \d_reg_656_reg[62]_i_2_n_18 ;
  wire \d_reg_656_reg[7]_i_1_n_15 ;
  wire \d_reg_656_reg[7]_i_1_n_16 ;
  wire \d_reg_656_reg[7]_i_1_n_17 ;
  wire \d_reg_656_reg[7]_i_1_n_18 ;
  wire [31:0]din0;
  wire [31:0]din1;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire grp_Inverse_fu_146_ap_start_reg0;
  wire grp_Inverse_fu_146_ap_start_reg_i_1_n_15;
  wire grp_Inverse_fu_146_ap_start_reg_i_3_n_15;
  wire grp_Inverse_fu_146_ap_start_reg_reg_0;
  wire [14:0]grp_Inverse_fu_81_p_din1;
  wire grp_Inverse_fu_81_p_start;
  wire [31:0]grp_fu_652_p_din0;
  wire [31:0]grp_fu_652_p_din1;
  wire [1:1]grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_HistArray_address0;
  wire grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_ap_ready;
  wire grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_ap_start_reg_reg;
  wire \i_1_reg_564_reg_n_15_[0] ;
  wire \i_1_reg_564_reg_n_15_[1] ;
  wire \i_1_reg_564_reg_n_15_[2] ;
  wire \i_1_reg_564_reg_n_15_[3] ;
  wire \i_1_reg_564_reg_n_15_[4] ;
  wire \i_1_reg_564_reg_n_15_[5] ;
  wire \i_1_reg_564_reg_n_15_[6] ;
  wire \i_1_reg_564_reg_n_15_[7] ;
  wire \i_1_reg_564_reg_n_15_[8] ;
  wire [8:0]i_2_fu_281_p2;
  wire [8:0]i_2_reg_598;
  wire \i_2_reg_598[8]_i_2_n_15 ;
  wire [8:0]i_fu_74;
  wire \icmp_ln2973_reg_396[0]_i_2_n_15 ;
  wire \icmp_ln2976_reg_391[0]_i_2_n_15 ;
  wire \icmp_ln2976_reg_391[0]_i_3_n_15 ;
  wire \icmp_ln2991_reg_407[0]_i_2_n_15 ;
  wire \icmp_ln2991_reg_407[0]_i_3_n_15 ;
  wire \icmp_ln2991_reg_407[0]_i_4_n_15 ;
  wire \icmp_ln2993_reg_412[0]_i_2_n_15 ;
  wire \icmp_ln2993_reg_412[0]_i_3_n_15 ;
  wire \icmp_ln2993_reg_412[0]_i_4_n_15 ;
  wire \icmp_ln2993_reg_412[0]_i_5_n_15 ;
  wire \icmp_ln2993_reg_412[0]_i_6_n_15 ;
  wire \icmp_ln2993_reg_412[0]_i_7_n_15 ;
  wire \icmp_ln2995_reg_417[0]_i_2_n_15 ;
  wire \icmp_ln2995_reg_417[0]_i_3_n_15 ;
  wire \icmp_ln92_reg_570_pp0_iter3_reg_reg[0]_srl3_n_15 ;
  wire icmp_ln92_reg_570_pp0_iter4_reg;
  wire icmp_ln92_reg_570_pp0_iter5_reg;
  wire \icmp_ln92_reg_570_pp0_iter8_reg_reg[0]_srl3_n_15 ;
  wire icmp_ln92_reg_570_pp0_iter9_reg;
  wire \icmp_ln92_reg_570_reg[0]_0 ;
  wire icmp_ln98_fu_286_p2;
  wire \icmp_ln98_reg_603[0]_i_1_n_15 ;
  wire icmp_ln98_reg_603_pp0_iter1_reg;
  wire icmp_ln98_reg_603_pp0_iter2_reg;
  wire icmp_ln98_reg_603_pp0_iter3_reg;
  wire icmp_ln98_reg_603_pp0_iter4_reg;
  wire \icmp_ln98_reg_603_pp0_iter5_reg_reg_n_15_[0] ;
  wire icmp_ln98_reg_603_pp0_iter6_reg;
  wire icmp_ln98_reg_603_pp0_iter7_reg;
  wire icmp_ln98_reg_603_pp0_iter8_reg;
  wire \icmp_ln98_reg_603_pp0_iter9_reg_reg_n_15_[0] ;
  wire \icmp_ln98_reg_603_reg_n_15_[0] ;
  wire icmp_ln99_reg_607;
  wire \icmp_ln99_reg_607[0]_i_1_n_15 ;
  wire \icmp_ln99_reg_607_pp0_iter2_reg_reg[0]_srl2_n_15 ;
  wire icmp_ln99_reg_607_pp0_iter3_reg;
  wire icmp_ln99_reg_607_pp0_iter4_reg;
  wire icmp_ln99_reg_607_pp0_iter5_reg;
  wire \icmp_ln99_reg_607_pp0_iter7_reg_reg[0]_srl2_n_15 ;
  wire icmp_ln99_reg_607_pp0_iter8_reg;
  wire [63:0]max_reg_723;
  wire max_reg_7230;
  wire \max_reg_723[0]_i_1_n_15 ;
  wire \max_reg_723[0]_i_2_n_15 ;
  wire \max_reg_723[10]_i_1_n_15 ;
  wire \max_reg_723[11]_i_1_n_15 ;
  wire \max_reg_723[12]_i_1_n_15 ;
  wire \max_reg_723[13]_i_1_n_15 ;
  wire \max_reg_723[14]_i_1_n_15 ;
  wire \max_reg_723[15]_i_1_n_15 ;
  wire \max_reg_723[16]_i_1_n_15 ;
  wire \max_reg_723[17]_i_1_n_15 ;
  wire \max_reg_723[18]_i_1_n_15 ;
  wire \max_reg_723[19]_i_1_n_15 ;
  wire \max_reg_723[1]_i_1_n_15 ;
  wire \max_reg_723[1]_i_2_n_15 ;
  wire \max_reg_723[20]_i_1_n_15 ;
  wire \max_reg_723[20]_i_2_n_15 ;
  wire \max_reg_723[21]_i_1_n_15 ;
  wire \max_reg_723[21]_i_2_n_15 ;
  wire \max_reg_723[22]_i_1_n_15 ;
  wire \max_reg_723[22]_i_2_n_15 ;
  wire \max_reg_723[23]_i_1_n_15 ;
  wire \max_reg_723[23]_i_2_n_15 ;
  wire \max_reg_723[24]_i_1_n_15 ;
  wire \max_reg_723[25]_i_1_n_15 ;
  wire \max_reg_723[26]_i_1_n_15 ;
  wire \max_reg_723[27]_i_1_n_15 ;
  wire \max_reg_723[28]_i_1_n_15 ;
  wire \max_reg_723[29]_i_1_n_15 ;
  wire \max_reg_723[2]_i_1_n_15 ;
  wire \max_reg_723[2]_i_2_n_15 ;
  wire \max_reg_723[30]_i_1_n_15 ;
  wire \max_reg_723[31]_i_1_n_15 ;
  wire \max_reg_723[32]_i_1_n_15 ;
  wire \max_reg_723[33]_i_1_n_15 ;
  wire \max_reg_723[34]_i_1_n_15 ;
  wire \max_reg_723[35]_i_1_n_15 ;
  wire \max_reg_723[36]_i_1_n_15 ;
  wire \max_reg_723[37]_i_1_n_15 ;
  wire \max_reg_723[38]_i_1_n_15 ;
  wire \max_reg_723[39]_i_1_n_15 ;
  wire \max_reg_723[3]_i_1_n_15 ;
  wire \max_reg_723[3]_i_2_n_15 ;
  wire \max_reg_723[41]_i_1_n_15 ;
  wire \max_reg_723[42]_i_1_n_15 ;
  wire \max_reg_723[43]_i_1_n_15 ;
  wire \max_reg_723[44]_i_1_n_15 ;
  wire \max_reg_723[45]_i_1_n_15 ;
  wire \max_reg_723[46]_i_1_n_15 ;
  wire \max_reg_723[47]_i_1_n_15 ;
  wire \max_reg_723[48]_i_1_n_15 ;
  wire \max_reg_723[49]_i_1_n_15 ;
  wire \max_reg_723[4]_i_1_n_15 ;
  wire \max_reg_723[4]_i_2_n_15 ;
  wire \max_reg_723[50]_i_1_n_15 ;
  wire \max_reg_723[51]_i_1_n_15 ;
  wire \max_reg_723[52]_i_1_n_15 ;
  wire \max_reg_723[53]_i_1_n_15 ;
  wire \max_reg_723[54]_i_1_n_15 ;
  wire \max_reg_723[55]_i_1_n_15 ;
  wire \max_reg_723[57]_i_1_n_15 ;
  wire \max_reg_723[5]_i_1_n_15 ;
  wire \max_reg_723[5]_i_2_n_15 ;
  wire \max_reg_723[6]_i_1_n_15 ;
  wire \max_reg_723[6]_i_2_n_15 ;
  wire \max_reg_723[7]_i_1_n_15 ;
  wire \max_reg_723[7]_i_2_n_15 ;
  wire \max_reg_723[8]_i_1_n_15 ;
  wire \max_reg_723[9]_i_1_n_15 ;
  wire [7:0]max_val_1_fu_86;
  wire max_val_1_fu_860;
  wire mul_64s_32ns_64_5_1_U102_n_16;
  wire mul_64s_32ns_64_5_1_U102_n_17;
  wire mul_64s_32ns_64_5_1_U102_n_18;
  wire mul_64s_32ns_64_5_1_U102_n_19;
  wire mul_64s_32ns_64_5_1_U102_n_20;
  wire mul_64s_32ns_64_5_1_U102_n_21;
  wire mul_64s_32ns_64_5_1_U102_n_22;
  wire mul_64s_32ns_64_5_1_U102_n_23;
  wire mul_64s_32ns_64_5_1_U102_n_24;
  wire mul_64s_32ns_64_5_1_U102_n_25;
  wire mul_64s_32ns_64_5_1_U102_n_26;
  wire mul_64s_32ns_64_5_1_U102_n_27;
  wire mul_64s_32ns_64_5_1_U102_n_28;
  wire mul_64s_32ns_64_5_1_U102_n_29;
  wire mul_64s_32ns_64_5_1_U102_n_30;
  wire mul_64s_32ns_64_5_1_U102_n_31;
  wire mul_64s_32ns_64_5_1_U102_n_32;
  wire mul_64s_32ns_64_5_1_U102_n_33;
  wire mul_64s_32ns_64_5_1_U102_n_34;
  wire mul_64s_32ns_64_5_1_U102_n_35;
  wire mul_64s_32ns_64_5_1_U102_n_36;
  wire mul_64s_32ns_64_5_1_U102_n_37;
  wire mul_64s_32ns_64_5_1_U102_n_38;
  wire mul_64s_32ns_64_5_1_U102_n_39;
  wire mul_64s_32ns_64_5_1_U102_n_40;
  wire mul_64s_32ns_64_5_1_U102_n_41;
  wire mul_64s_32ns_64_5_1_U102_n_42;
  wire mul_64s_32ns_64_5_1_U102_n_43;
  wire mul_64s_32ns_64_5_1_U102_n_44;
  wire mul_64s_32ns_64_5_1_U102_n_45;
  wire mul_64s_32ns_64_5_1_U102_n_46;
  wire mul_64s_32ns_64_5_1_U102_n_47;
  wire mul_64s_32ns_64_5_1_U102_n_48;
  wire mul_64s_32ns_64_5_1_U102_n_49;
  wire mul_64s_32ns_64_5_1_U102_n_50;
  wire mul_64s_32ns_64_5_1_U102_n_51;
  wire mul_64s_32ns_64_5_1_U102_n_52;
  wire mul_64s_32ns_64_5_1_U102_n_53;
  wire mul_64s_32ns_64_5_1_U102_n_54;
  wire mul_64s_32ns_64_5_1_U102_n_55;
  wire mul_64s_32ns_64_5_1_U102_n_56;
  wire mul_64s_32ns_64_5_1_U102_n_57;
  wire mul_64s_32ns_64_5_1_U102_n_58;
  wire mul_64s_32ns_64_5_1_U102_n_59;
  wire mul_64s_32ns_64_5_1_U102_n_60;
  wire mul_64s_32ns_64_5_1_U102_n_61;
  wire mul_64s_32ns_64_5_1_U102_n_62;
  wire mul_64s_32ns_64_5_1_U102_n_63;
  wire mul_64s_32ns_64_5_1_U102_n_64;
  wire mul_64s_32ns_64_5_1_U102_n_65;
  wire mul_64s_32ns_64_5_1_U102_n_66;
  wire mul_64s_32ns_64_5_1_U102_n_67;
  wire mul_64s_32ns_64_5_1_U102_n_68;
  wire mul_64s_32ns_64_5_1_U102_n_69;
  wire mul_64s_32ns_64_5_1_U102_n_70;
  wire mul_64s_32ns_64_5_1_U102_n_71;
  wire mul_64s_32ns_64_5_1_U102_n_72;
  wire mul_64s_32ns_64_5_1_U102_n_73;
  wire mul_64s_32ns_64_5_1_U102_n_74;
  wire mul_64s_32ns_64_5_1_U102_n_75;
  wire mul_64s_32ns_64_5_1_U102_n_76;
  wire mul_64s_32ns_64_5_1_U102_n_77;
  wire mul_64s_32ns_64_5_1_U102_n_78;
  wire mul_64s_32ns_64_5_1_U102_n_79;
  wire mul_64s_64s_64_5_1_U103_n_15;
  wire mul_64s_64s_64_5_1_U103_n_16;
  wire mul_64s_64s_64_5_1_U103_n_17;
  wire mul_64s_64s_64_5_1_U103_n_18;
  wire mul_64s_64s_64_5_1_U103_n_19;
  wire mul_64s_64s_64_5_1_U103_n_20;
  wire mul_64s_64s_64_5_1_U103_n_21;
  wire mul_64s_64s_64_5_1_U103_n_22;
  wire mul_64s_64s_64_5_1_U103_n_23;
  wire mul_64s_64s_64_5_1_U103_n_24;
  wire mul_64s_64s_64_5_1_U103_n_25;
  wire mul_64s_64s_64_5_1_U103_n_26;
  wire mul_64s_64s_64_5_1_U103_n_27;
  wire mul_64s_64s_64_5_1_U103_n_28;
  wire mul_64s_64s_64_5_1_U103_n_29;
  wire mul_64s_64s_64_5_1_U103_n_30;
  wire mul_64s_64s_64_5_1_U103_n_31;
  wire mul_64s_64s_64_5_1_U103_n_32;
  wire mul_64s_64s_64_5_1_U103_n_33;
  wire mul_64s_64s_64_5_1_U103_n_34;
  wire mul_64s_64s_64_5_1_U103_n_35;
  wire mul_64s_64s_64_5_1_U103_n_36;
  wire mul_64s_64s_64_5_1_U103_n_37;
  wire mul_64s_64s_64_5_1_U103_n_38;
  wire mul_64s_64s_64_5_1_U103_n_39;
  wire mul_64s_64s_64_5_1_U103_n_40;
  wire mul_64s_64s_64_5_1_U103_n_41;
  wire mul_64s_64s_64_5_1_U103_n_42;
  wire mul_64s_64s_64_5_1_U103_n_43;
  wire mul_64s_64s_64_5_1_U103_n_44;
  wire mul_64s_64s_64_5_1_U103_n_45;
  wire mul_64s_64s_64_5_1_U103_n_46;
  wire mul_64s_64s_64_5_1_U103_n_47;
  wire mul_64s_64s_64_5_1_U103_n_48;
  wire mul_64s_64s_64_5_1_U103_n_49;
  wire mul_64s_64s_64_5_1_U103_n_50;
  wire mul_64s_64s_64_5_1_U103_n_51;
  wire mul_64s_64s_64_5_1_U103_n_52;
  wire mul_64s_64s_64_5_1_U103_n_53;
  wire mul_64s_64s_64_5_1_U103_n_54;
  wire mul_64s_64s_64_5_1_U103_n_55;
  wire mul_64s_64s_64_5_1_U103_n_56;
  wire mul_64s_64s_64_5_1_U103_n_57;
  wire mul_64s_64s_64_5_1_U103_n_58;
  wire mul_64s_64s_64_5_1_U103_n_59;
  wire mul_64s_64s_64_5_1_U103_n_60;
  wire mul_64s_64s_64_5_1_U103_n_61;
  wire mul_64s_64s_64_5_1_U103_n_62;
  wire mul_64s_64s_64_5_1_U103_n_63;
  wire mul_64s_64s_64_5_1_U103_n_64;
  wire mul_64s_64s_64_5_1_U103_n_65;
  wire mul_64s_64s_64_5_1_U103_n_66;
  wire mul_64s_64s_64_5_1_U103_n_67;
  wire mul_64s_64s_64_5_1_U103_n_68;
  wire mul_64s_64s_64_5_1_U103_n_69;
  wire mul_64s_64s_64_5_1_U103_n_70;
  wire mul_64s_64s_64_5_1_U103_n_71;
  wire mul_64s_64s_64_5_1_U103_n_72;
  wire mul_64s_64s_64_5_1_U103_n_73;
  wire mul_64s_64s_64_5_1_U103_n_74;
  wire mul_64s_64s_64_5_1_U103_n_75;
  wire mul_64s_64s_64_5_1_U103_n_76;
  wire mul_64s_64s_64_5_1_U103_n_77;
  wire mul_64s_64s_64_5_1_U103_n_78;
  wire [40:0]mul_ln101_reg_626;
  wire mul_ln101_reg_6260;
  wire [63:0]mul_ln104_reg_646;
  wire mul_ln104_reg_6460;
  wire [63:0]mul_ln110_reg_678;
  wire mul_ln110_reg_6780;
  wire [63:0]mul_ln120_reg_718;
  wire mul_ln120_reg_7180;
  wire p_0_in;
  wire p_0_in_0;
  wire p_1_in;
  wire p_2_in;
  wire ram_reg;
  wire [63:0]reg_179;
  wire reg_1790;
  wire [63:0]\reg_179_reg[63]_0 ;
  wire [15:0]reg_183;
  wire reg_1830;
  wire [31:0]res_fu_402_p1;
  wire [31:0]res_reg_683;
  wire res_reg_6830;
  wire \res_reg_683[0]_i_2_n_15 ;
  wire \res_reg_683[19]_i_2_n_15 ;
  wire \res_reg_683[20]_i_2_n_15 ;
  wire \res_reg_683[21]_i_2_n_15 ;
  wire \res_reg_683[22]_i_2_n_15 ;
  wire \res_reg_683[23]_i_2_n_15 ;
  wire \res_reg_683[25]_i_2_n_15 ;
  wire \res_reg_683[27]_i_2_n_15 ;
  wire \res_reg_683[29]_i_2_n_15 ;
  wire \res_reg_683[2]_i_2_n_15 ;
  wire \res_reg_683[3]_i_2_n_15 ;
  wire \res_reg_683[4]_i_2_n_15 ;
  wire \res_reg_683[5]_i_2_n_15 ;
  wire \res_reg_683[6]_i_2_n_15 ;
  wire \res_reg_683[7]_i_2_n_15 ;
  wire [5:0]sext_ln100_cast_reg_538;
  wire \sext_ln100_cast_reg_538_reg[1]_0 ;
  wire \sext_ln100_cast_reg_538_reg[3]_rep_n_15 ;
  wire [6:0]sh_prom122_cast_cast_cast_cast_cast_cast_reg_543;
  wire [6:0]\sh_prom122_cast_cast_cast_cast_cast_cast_reg_543_reg[6]_0 ;
  wire sumB_fu_780;
  wire \sumB_fu_78[0]_i_3_n_15 ;
  wire \sumB_fu_78[0]_i_4_n_15 ;
  wire \sumB_fu_78[0]_i_5_n_15 ;
  wire \sumB_fu_78[0]_i_6_n_15 ;
  wire \sumB_fu_78[12]_i_2_n_15 ;
  wire \sumB_fu_78[12]_i_3_n_15 ;
  wire \sumB_fu_78[12]_i_4_n_15 ;
  wire \sumB_fu_78[12]_i_5_n_15 ;
  wire \sumB_fu_78[16]_i_2_n_15 ;
  wire \sumB_fu_78[16]_i_3_n_15 ;
  wire \sumB_fu_78[16]_i_4_n_15 ;
  wire \sumB_fu_78[16]_i_5_n_15 ;
  wire \sumB_fu_78[20]_i_2_n_15 ;
  wire \sumB_fu_78[20]_i_3_n_15 ;
  wire \sumB_fu_78[20]_i_4_n_15 ;
  wire \sumB_fu_78[20]_i_5_n_15 ;
  wire \sumB_fu_78[24]_i_2_n_15 ;
  wire \sumB_fu_78[24]_i_3_n_15 ;
  wire \sumB_fu_78[24]_i_4_n_15 ;
  wire \sumB_fu_78[24]_i_5_n_15 ;
  wire \sumB_fu_78[28]_i_2_n_15 ;
  wire \sumB_fu_78[28]_i_3_n_15 ;
  wire \sumB_fu_78[28]_i_4_n_15 ;
  wire \sumB_fu_78[28]_i_5_n_15 ;
  wire \sumB_fu_78[32]_i_2_n_15 ;
  wire \sumB_fu_78[32]_i_3_n_15 ;
  wire \sumB_fu_78[32]_i_4_n_15 ;
  wire \sumB_fu_78[32]_i_5_n_15 ;
  wire \sumB_fu_78[36]_i_2_n_15 ;
  wire \sumB_fu_78[36]_i_3_n_15 ;
  wire \sumB_fu_78[36]_i_4_n_15 ;
  wire \sumB_fu_78[36]_i_5_n_15 ;
  wire \sumB_fu_78[40]_i_2_n_15 ;
  wire \sumB_fu_78[4]_i_2_n_15 ;
  wire \sumB_fu_78[4]_i_3_n_15 ;
  wire \sumB_fu_78[4]_i_4_n_15 ;
  wire \sumB_fu_78[4]_i_5_n_15 ;
  wire \sumB_fu_78[8]_i_2_n_15 ;
  wire \sumB_fu_78[8]_i_3_n_15 ;
  wire \sumB_fu_78[8]_i_4_n_15 ;
  wire \sumB_fu_78[8]_i_5_n_15 ;
  wire [63:0]sumB_fu_78_reg;
  wire \sumB_fu_78_reg[0]_i_2_n_15 ;
  wire \sumB_fu_78_reg[0]_i_2_n_16 ;
  wire \sumB_fu_78_reg[0]_i_2_n_17 ;
  wire \sumB_fu_78_reg[0]_i_2_n_18 ;
  wire \sumB_fu_78_reg[0]_i_2_n_19 ;
  wire \sumB_fu_78_reg[0]_i_2_n_20 ;
  wire \sumB_fu_78_reg[0]_i_2_n_21 ;
  wire \sumB_fu_78_reg[0]_i_2_n_22 ;
  wire \sumB_fu_78_reg[12]_i_1_n_15 ;
  wire \sumB_fu_78_reg[12]_i_1_n_16 ;
  wire \sumB_fu_78_reg[12]_i_1_n_17 ;
  wire \sumB_fu_78_reg[12]_i_1_n_18 ;
  wire \sumB_fu_78_reg[12]_i_1_n_19 ;
  wire \sumB_fu_78_reg[12]_i_1_n_20 ;
  wire \sumB_fu_78_reg[12]_i_1_n_21 ;
  wire \sumB_fu_78_reg[12]_i_1_n_22 ;
  wire \sumB_fu_78_reg[16]_i_1_n_15 ;
  wire \sumB_fu_78_reg[16]_i_1_n_16 ;
  wire \sumB_fu_78_reg[16]_i_1_n_17 ;
  wire \sumB_fu_78_reg[16]_i_1_n_18 ;
  wire \sumB_fu_78_reg[16]_i_1_n_19 ;
  wire \sumB_fu_78_reg[16]_i_1_n_20 ;
  wire \sumB_fu_78_reg[16]_i_1_n_21 ;
  wire \sumB_fu_78_reg[16]_i_1_n_22 ;
  wire \sumB_fu_78_reg[20]_i_1_n_15 ;
  wire \sumB_fu_78_reg[20]_i_1_n_16 ;
  wire \sumB_fu_78_reg[20]_i_1_n_17 ;
  wire \sumB_fu_78_reg[20]_i_1_n_18 ;
  wire \sumB_fu_78_reg[20]_i_1_n_19 ;
  wire \sumB_fu_78_reg[20]_i_1_n_20 ;
  wire \sumB_fu_78_reg[20]_i_1_n_21 ;
  wire \sumB_fu_78_reg[20]_i_1_n_22 ;
  wire \sumB_fu_78_reg[24]_i_1_n_15 ;
  wire \sumB_fu_78_reg[24]_i_1_n_16 ;
  wire \sumB_fu_78_reg[24]_i_1_n_17 ;
  wire \sumB_fu_78_reg[24]_i_1_n_18 ;
  wire \sumB_fu_78_reg[24]_i_1_n_19 ;
  wire \sumB_fu_78_reg[24]_i_1_n_20 ;
  wire \sumB_fu_78_reg[24]_i_1_n_21 ;
  wire \sumB_fu_78_reg[24]_i_1_n_22 ;
  wire \sumB_fu_78_reg[28]_i_1_n_15 ;
  wire \sumB_fu_78_reg[28]_i_1_n_16 ;
  wire \sumB_fu_78_reg[28]_i_1_n_17 ;
  wire \sumB_fu_78_reg[28]_i_1_n_18 ;
  wire \sumB_fu_78_reg[28]_i_1_n_19 ;
  wire \sumB_fu_78_reg[28]_i_1_n_20 ;
  wire \sumB_fu_78_reg[28]_i_1_n_21 ;
  wire \sumB_fu_78_reg[28]_i_1_n_22 ;
  wire \sumB_fu_78_reg[32]_i_1_n_15 ;
  wire \sumB_fu_78_reg[32]_i_1_n_16 ;
  wire \sumB_fu_78_reg[32]_i_1_n_17 ;
  wire \sumB_fu_78_reg[32]_i_1_n_18 ;
  wire \sumB_fu_78_reg[32]_i_1_n_19 ;
  wire \sumB_fu_78_reg[32]_i_1_n_20 ;
  wire \sumB_fu_78_reg[32]_i_1_n_21 ;
  wire \sumB_fu_78_reg[32]_i_1_n_22 ;
  wire \sumB_fu_78_reg[36]_i_1_n_15 ;
  wire \sumB_fu_78_reg[36]_i_1_n_16 ;
  wire \sumB_fu_78_reg[36]_i_1_n_17 ;
  wire \sumB_fu_78_reg[36]_i_1_n_18 ;
  wire \sumB_fu_78_reg[36]_i_1_n_19 ;
  wire \sumB_fu_78_reg[36]_i_1_n_20 ;
  wire \sumB_fu_78_reg[36]_i_1_n_21 ;
  wire \sumB_fu_78_reg[36]_i_1_n_22 ;
  wire \sumB_fu_78_reg[40]_i_1_n_15 ;
  wire \sumB_fu_78_reg[40]_i_1_n_16 ;
  wire \sumB_fu_78_reg[40]_i_1_n_17 ;
  wire \sumB_fu_78_reg[40]_i_1_n_18 ;
  wire \sumB_fu_78_reg[40]_i_1_n_19 ;
  wire \sumB_fu_78_reg[40]_i_1_n_20 ;
  wire \sumB_fu_78_reg[40]_i_1_n_21 ;
  wire \sumB_fu_78_reg[40]_i_1_n_22 ;
  wire \sumB_fu_78_reg[44]_i_1_n_15 ;
  wire \sumB_fu_78_reg[44]_i_1_n_16 ;
  wire \sumB_fu_78_reg[44]_i_1_n_17 ;
  wire \sumB_fu_78_reg[44]_i_1_n_18 ;
  wire \sumB_fu_78_reg[44]_i_1_n_19 ;
  wire \sumB_fu_78_reg[44]_i_1_n_20 ;
  wire \sumB_fu_78_reg[44]_i_1_n_21 ;
  wire \sumB_fu_78_reg[44]_i_1_n_22 ;
  wire \sumB_fu_78_reg[48]_i_1_n_15 ;
  wire \sumB_fu_78_reg[48]_i_1_n_16 ;
  wire \sumB_fu_78_reg[48]_i_1_n_17 ;
  wire \sumB_fu_78_reg[48]_i_1_n_18 ;
  wire \sumB_fu_78_reg[48]_i_1_n_19 ;
  wire \sumB_fu_78_reg[48]_i_1_n_20 ;
  wire \sumB_fu_78_reg[48]_i_1_n_21 ;
  wire \sumB_fu_78_reg[48]_i_1_n_22 ;
  wire \sumB_fu_78_reg[4]_i_1_n_15 ;
  wire \sumB_fu_78_reg[4]_i_1_n_16 ;
  wire \sumB_fu_78_reg[4]_i_1_n_17 ;
  wire \sumB_fu_78_reg[4]_i_1_n_18 ;
  wire \sumB_fu_78_reg[4]_i_1_n_19 ;
  wire \sumB_fu_78_reg[4]_i_1_n_20 ;
  wire \sumB_fu_78_reg[4]_i_1_n_21 ;
  wire \sumB_fu_78_reg[4]_i_1_n_22 ;
  wire \sumB_fu_78_reg[52]_i_1_n_15 ;
  wire \sumB_fu_78_reg[52]_i_1_n_16 ;
  wire \sumB_fu_78_reg[52]_i_1_n_17 ;
  wire \sumB_fu_78_reg[52]_i_1_n_18 ;
  wire \sumB_fu_78_reg[52]_i_1_n_19 ;
  wire \sumB_fu_78_reg[52]_i_1_n_20 ;
  wire \sumB_fu_78_reg[52]_i_1_n_21 ;
  wire \sumB_fu_78_reg[52]_i_1_n_22 ;
  wire \sumB_fu_78_reg[56]_i_1_n_15 ;
  wire \sumB_fu_78_reg[56]_i_1_n_16 ;
  wire \sumB_fu_78_reg[56]_i_1_n_17 ;
  wire \sumB_fu_78_reg[56]_i_1_n_18 ;
  wire \sumB_fu_78_reg[56]_i_1_n_19 ;
  wire \sumB_fu_78_reg[56]_i_1_n_20 ;
  wire \sumB_fu_78_reg[56]_i_1_n_21 ;
  wire \sumB_fu_78_reg[56]_i_1_n_22 ;
  wire \sumB_fu_78_reg[60]_i_1_n_16 ;
  wire \sumB_fu_78_reg[60]_i_1_n_17 ;
  wire \sumB_fu_78_reg[60]_i_1_n_18 ;
  wire \sumB_fu_78_reg[60]_i_1_n_19 ;
  wire \sumB_fu_78_reg[60]_i_1_n_20 ;
  wire \sumB_fu_78_reg[60]_i_1_n_21 ;
  wire \sumB_fu_78_reg[60]_i_1_n_22 ;
  wire \sumB_fu_78_reg[8]_i_1_n_15 ;
  wire \sumB_fu_78_reg[8]_i_1_n_16 ;
  wire \sumB_fu_78_reg[8]_i_1_n_17 ;
  wire \sumB_fu_78_reg[8]_i_1_n_18 ;
  wire \sumB_fu_78_reg[8]_i_1_n_19 ;
  wire \sumB_fu_78_reg[8]_i_1_n_20 ;
  wire \sumB_fu_78_reg[8]_i_1_n_21 ;
  wire \sumB_fu_78_reg[8]_i_1_n_22 ;
  wire [24:0]tmp_product__0;
  wire \tmp_reg_401[0]_i_10_n_15 ;
  wire \tmp_reg_401[0]_i_13_n_15 ;
  wire \tmp_reg_401[0]_i_2_n_15 ;
  wire \tmp_reg_401[0]_i_3_n_15 ;
  wire \tmp_reg_401[0]_i_4_n_15 ;
  wire \tmp_reg_401[0]_i_5_n_15 ;
  wire \tmp_reg_401[0]_i_6_n_15 ;
  wire \tmp_reg_401[0]_i_7_n_15 ;
  wire \tmp_reg_401[0]_i_9_n_15 ;
  wire tmp_reg_662;
  wire [7:0]trunc_ln101_reg_616;
  wire trunc_ln101_reg_6160;
  wire \trunc_ln101_reg_616[7]_i_10_n_15 ;
  wire \trunc_ln101_reg_616[7]_i_11_n_15 ;
  wire \trunc_ln101_reg_616[7]_i_12_n_15 ;
  wire \trunc_ln101_reg_616[7]_i_13_n_15 ;
  wire \trunc_ln101_reg_616[7]_i_14_n_15 ;
  wire \trunc_ln101_reg_616[7]_i_15_n_15 ;
  wire \trunc_ln101_reg_616[7]_i_16_n_15 ;
  wire \trunc_ln101_reg_616[7]_i_17_n_15 ;
  wire \trunc_ln101_reg_616[7]_i_18_n_15 ;
  wire \trunc_ln101_reg_616[7]_i_19_n_15 ;
  wire \trunc_ln101_reg_616[7]_i_20_n_15 ;
  wire \trunc_ln101_reg_616[7]_i_21_n_15 ;
  wire \trunc_ln101_reg_616[7]_i_22_n_15 ;
  wire \trunc_ln101_reg_616[7]_i_23_n_15 ;
  wire \trunc_ln101_reg_616[7]_i_24_n_15 ;
  wire \trunc_ln101_reg_616[7]_i_25_n_15 ;
  wire \trunc_ln101_reg_616[7]_i_26_n_15 ;
  wire \trunc_ln101_reg_616[7]_i_27_n_15 ;
  wire \trunc_ln101_reg_616[7]_i_28_n_15 ;
  wire \trunc_ln101_reg_616[7]_i_29_n_15 ;
  wire \trunc_ln101_reg_616[7]_i_30_n_15 ;
  wire \trunc_ln101_reg_616[7]_i_31_n_15 ;
  wire \trunc_ln101_reg_616[7]_i_32_n_15 ;
  wire \trunc_ln101_reg_616[7]_i_33_n_15 ;
  wire \trunc_ln101_reg_616[7]_i_34_n_15 ;
  wire \trunc_ln101_reg_616[7]_i_35_n_15 ;
  wire \trunc_ln101_reg_616[7]_i_36_n_15 ;
  wire \trunc_ln101_reg_616[7]_i_37_n_15 ;
  wire \trunc_ln101_reg_616[7]_i_38_n_15 ;
  wire \trunc_ln101_reg_616[7]_i_39_n_15 ;
  wire \trunc_ln101_reg_616[7]_i_40_n_15 ;
  wire \trunc_ln101_reg_616[7]_i_41_n_15 ;
  wire \trunc_ln101_reg_616[7]_i_42_n_15 ;
  wire \trunc_ln101_reg_616[7]_i_43_n_15 ;
  wire \trunc_ln101_reg_616[7]_i_44_n_15 ;
  wire \trunc_ln101_reg_616[7]_i_45_n_15 ;
  wire \trunc_ln101_reg_616[7]_i_46_n_15 ;
  wire \trunc_ln101_reg_616[7]_i_47_n_15 ;
  wire \trunc_ln101_reg_616[7]_i_48_n_15 ;
  wire \trunc_ln101_reg_616[7]_i_49_n_15 ;
  wire \trunc_ln101_reg_616[7]_i_4_n_15 ;
  wire \trunc_ln101_reg_616[7]_i_50_n_15 ;
  wire \trunc_ln101_reg_616[7]_i_51_n_15 ;
  wire \trunc_ln101_reg_616[7]_i_52_n_15 ;
  wire \trunc_ln101_reg_616[7]_i_53_n_15 ;
  wire \trunc_ln101_reg_616[7]_i_54_n_15 ;
  wire \trunc_ln101_reg_616[7]_i_55_n_15 ;
  wire \trunc_ln101_reg_616[7]_i_56_n_15 ;
  wire \trunc_ln101_reg_616[7]_i_57_n_15 ;
  wire \trunc_ln101_reg_616[7]_i_58_n_15 ;
  wire \trunc_ln101_reg_616[7]_i_5_n_15 ;
  wire \trunc_ln101_reg_616[7]_i_6_n_15 ;
  wire \trunc_ln101_reg_616[7]_i_7_n_15 ;
  wire \trunc_ln101_reg_616[7]_i_8_n_15 ;
  wire \trunc_ln101_reg_616[7]_i_9_n_15 ;
  wire \trunc_ln101_reg_616_pp0_iter8_reg_reg[0]_srl8_n_15 ;
  wire \trunc_ln101_reg_616_pp0_iter8_reg_reg[1]_srl8_n_15 ;
  wire \trunc_ln101_reg_616_pp0_iter8_reg_reg[2]_srl8_n_15 ;
  wire \trunc_ln101_reg_616_pp0_iter8_reg_reg[3]_srl8_n_15 ;
  wire \trunc_ln101_reg_616_pp0_iter8_reg_reg[4]_srl8_n_15 ;
  wire \trunc_ln101_reg_616_pp0_iter8_reg_reg[5]_srl8_n_15 ;
  wire \trunc_ln101_reg_616_pp0_iter8_reg_reg[6]_srl8_n_15 ;
  wire \trunc_ln101_reg_616_pp0_iter8_reg_reg[7]_srl8_n_15 ;
  wire [7:0]trunc_ln101_reg_616_pp0_iter9_reg;
  wire [7:0]\trunc_ln101_reg_616_pp0_iter9_reg_reg[7]__0_0 ;
  wire varMax_fu_82;
  wire \varMax_fu_82[63]_i_10_n_15 ;
  wire \varMax_fu_82[63]_i_11_n_15 ;
  wire \varMax_fu_82[63]_i_13_n_15 ;
  wire \varMax_fu_82[63]_i_14_n_15 ;
  wire \varMax_fu_82[63]_i_15_n_15 ;
  wire \varMax_fu_82[63]_i_16_n_15 ;
  wire \varMax_fu_82[63]_i_17_n_15 ;
  wire \varMax_fu_82[63]_i_18_n_15 ;
  wire \varMax_fu_82[63]_i_19_n_15 ;
  wire \varMax_fu_82[63]_i_20_n_15 ;
  wire \varMax_fu_82[63]_i_22_n_15 ;
  wire \varMax_fu_82[63]_i_23_n_15 ;
  wire \varMax_fu_82[63]_i_24_n_15 ;
  wire \varMax_fu_82[63]_i_25_n_15 ;
  wire \varMax_fu_82[63]_i_26_n_15 ;
  wire \varMax_fu_82[63]_i_27_n_15 ;
  wire \varMax_fu_82[63]_i_28_n_15 ;
  wire \varMax_fu_82[63]_i_29_n_15 ;
  wire \varMax_fu_82[63]_i_31_n_15 ;
  wire \varMax_fu_82[63]_i_32_n_15 ;
  wire \varMax_fu_82[63]_i_33_n_15 ;
  wire \varMax_fu_82[63]_i_34_n_15 ;
  wire \varMax_fu_82[63]_i_35_n_15 ;
  wire \varMax_fu_82[63]_i_36_n_15 ;
  wire \varMax_fu_82[63]_i_37_n_15 ;
  wire \varMax_fu_82[63]_i_38_n_15 ;
  wire \varMax_fu_82[63]_i_40_n_15 ;
  wire \varMax_fu_82[63]_i_41_n_15 ;
  wire \varMax_fu_82[63]_i_42_n_15 ;
  wire \varMax_fu_82[63]_i_43_n_15 ;
  wire \varMax_fu_82[63]_i_44_n_15 ;
  wire \varMax_fu_82[63]_i_45_n_15 ;
  wire \varMax_fu_82[63]_i_46_n_15 ;
  wire \varMax_fu_82[63]_i_47_n_15 ;
  wire \varMax_fu_82[63]_i_49_n_15 ;
  wire \varMax_fu_82[63]_i_4_n_15 ;
  wire \varMax_fu_82[63]_i_50_n_15 ;
  wire \varMax_fu_82[63]_i_51_n_15 ;
  wire \varMax_fu_82[63]_i_52_n_15 ;
  wire \varMax_fu_82[63]_i_53_n_15 ;
  wire \varMax_fu_82[63]_i_54_n_15 ;
  wire \varMax_fu_82[63]_i_55_n_15 ;
  wire \varMax_fu_82[63]_i_56_n_15 ;
  wire \varMax_fu_82[63]_i_58_n_15 ;
  wire \varMax_fu_82[63]_i_59_n_15 ;
  wire \varMax_fu_82[63]_i_5_n_15 ;
  wire \varMax_fu_82[63]_i_60_n_15 ;
  wire \varMax_fu_82[63]_i_61_n_15 ;
  wire \varMax_fu_82[63]_i_62_n_15 ;
  wire \varMax_fu_82[63]_i_63_n_15 ;
  wire \varMax_fu_82[63]_i_64_n_15 ;
  wire \varMax_fu_82[63]_i_65_n_15 ;
  wire \varMax_fu_82[63]_i_66_n_15 ;
  wire \varMax_fu_82[63]_i_67_n_15 ;
  wire \varMax_fu_82[63]_i_68_n_15 ;
  wire \varMax_fu_82[63]_i_69_n_15 ;
  wire \varMax_fu_82[63]_i_6_n_15 ;
  wire \varMax_fu_82[63]_i_70_n_15 ;
  wire \varMax_fu_82[63]_i_71_n_15 ;
  wire \varMax_fu_82[63]_i_72_n_15 ;
  wire \varMax_fu_82[63]_i_73_n_15 ;
  wire \varMax_fu_82[63]_i_7_n_15 ;
  wire \varMax_fu_82[63]_i_8_n_15 ;
  wire \varMax_fu_82[63]_i_9_n_15 ;
  wire \varMax_fu_82_reg[63]_i_12_n_15 ;
  wire \varMax_fu_82_reg[63]_i_12_n_16 ;
  wire \varMax_fu_82_reg[63]_i_12_n_17 ;
  wire \varMax_fu_82_reg[63]_i_12_n_18 ;
  wire \varMax_fu_82_reg[63]_i_21_n_15 ;
  wire \varMax_fu_82_reg[63]_i_21_n_16 ;
  wire \varMax_fu_82_reg[63]_i_21_n_17 ;
  wire \varMax_fu_82_reg[63]_i_21_n_18 ;
  wire \varMax_fu_82_reg[63]_i_2_n_16 ;
  wire \varMax_fu_82_reg[63]_i_2_n_17 ;
  wire \varMax_fu_82_reg[63]_i_2_n_18 ;
  wire \varMax_fu_82_reg[63]_i_30_n_15 ;
  wire \varMax_fu_82_reg[63]_i_30_n_16 ;
  wire \varMax_fu_82_reg[63]_i_30_n_17 ;
  wire \varMax_fu_82_reg[63]_i_30_n_18 ;
  wire \varMax_fu_82_reg[63]_i_39_n_15 ;
  wire \varMax_fu_82_reg[63]_i_39_n_16 ;
  wire \varMax_fu_82_reg[63]_i_39_n_17 ;
  wire \varMax_fu_82_reg[63]_i_39_n_18 ;
  wire \varMax_fu_82_reg[63]_i_3_n_15 ;
  wire \varMax_fu_82_reg[63]_i_3_n_16 ;
  wire \varMax_fu_82_reg[63]_i_3_n_17 ;
  wire \varMax_fu_82_reg[63]_i_3_n_18 ;
  wire \varMax_fu_82_reg[63]_i_48_n_15 ;
  wire \varMax_fu_82_reg[63]_i_48_n_16 ;
  wire \varMax_fu_82_reg[63]_i_48_n_17 ;
  wire \varMax_fu_82_reg[63]_i_48_n_18 ;
  wire \varMax_fu_82_reg[63]_i_57_n_15 ;
  wire \varMax_fu_82_reg[63]_i_57_n_16 ;
  wire \varMax_fu_82_reg[63]_i_57_n_17 ;
  wire \varMax_fu_82_reg[63]_i_57_n_18 ;
  wire \varMax_fu_82_reg_n_15_[0] ;
  wire \varMax_fu_82_reg_n_15_[10] ;
  wire \varMax_fu_82_reg_n_15_[11] ;
  wire \varMax_fu_82_reg_n_15_[12] ;
  wire \varMax_fu_82_reg_n_15_[13] ;
  wire \varMax_fu_82_reg_n_15_[14] ;
  wire \varMax_fu_82_reg_n_15_[15] ;
  wire \varMax_fu_82_reg_n_15_[16] ;
  wire \varMax_fu_82_reg_n_15_[17] ;
  wire \varMax_fu_82_reg_n_15_[18] ;
  wire \varMax_fu_82_reg_n_15_[19] ;
  wire \varMax_fu_82_reg_n_15_[1] ;
  wire \varMax_fu_82_reg_n_15_[20] ;
  wire \varMax_fu_82_reg_n_15_[21] ;
  wire \varMax_fu_82_reg_n_15_[22] ;
  wire \varMax_fu_82_reg_n_15_[23] ;
  wire \varMax_fu_82_reg_n_15_[24] ;
  wire \varMax_fu_82_reg_n_15_[25] ;
  wire \varMax_fu_82_reg_n_15_[26] ;
  wire \varMax_fu_82_reg_n_15_[27] ;
  wire \varMax_fu_82_reg_n_15_[28] ;
  wire \varMax_fu_82_reg_n_15_[29] ;
  wire \varMax_fu_82_reg_n_15_[2] ;
  wire \varMax_fu_82_reg_n_15_[30] ;
  wire \varMax_fu_82_reg_n_15_[31] ;
  wire \varMax_fu_82_reg_n_15_[32] ;
  wire \varMax_fu_82_reg_n_15_[33] ;
  wire \varMax_fu_82_reg_n_15_[34] ;
  wire \varMax_fu_82_reg_n_15_[35] ;
  wire \varMax_fu_82_reg_n_15_[36] ;
  wire \varMax_fu_82_reg_n_15_[37] ;
  wire \varMax_fu_82_reg_n_15_[38] ;
  wire \varMax_fu_82_reg_n_15_[39] ;
  wire \varMax_fu_82_reg_n_15_[3] ;
  wire \varMax_fu_82_reg_n_15_[40] ;
  wire \varMax_fu_82_reg_n_15_[41] ;
  wire \varMax_fu_82_reg_n_15_[42] ;
  wire \varMax_fu_82_reg_n_15_[43] ;
  wire \varMax_fu_82_reg_n_15_[44] ;
  wire \varMax_fu_82_reg_n_15_[45] ;
  wire \varMax_fu_82_reg_n_15_[46] ;
  wire \varMax_fu_82_reg_n_15_[47] ;
  wire \varMax_fu_82_reg_n_15_[48] ;
  wire \varMax_fu_82_reg_n_15_[49] ;
  wire \varMax_fu_82_reg_n_15_[4] ;
  wire \varMax_fu_82_reg_n_15_[50] ;
  wire \varMax_fu_82_reg_n_15_[51] ;
  wire \varMax_fu_82_reg_n_15_[52] ;
  wire \varMax_fu_82_reg_n_15_[53] ;
  wire \varMax_fu_82_reg_n_15_[54] ;
  wire \varMax_fu_82_reg_n_15_[55] ;
  wire \varMax_fu_82_reg_n_15_[56] ;
  wire \varMax_fu_82_reg_n_15_[57] ;
  wire \varMax_fu_82_reg_n_15_[58] ;
  wire \varMax_fu_82_reg_n_15_[59] ;
  wire \varMax_fu_82_reg_n_15_[5] ;
  wire \varMax_fu_82_reg_n_15_[60] ;
  wire \varMax_fu_82_reg_n_15_[61] ;
  wire \varMax_fu_82_reg_n_15_[62] ;
  wire \varMax_fu_82_reg_n_15_[63] ;
  wire \varMax_fu_82_reg_n_15_[6] ;
  wire \varMax_fu_82_reg_n_15_[7] ;
  wire \varMax_fu_82_reg_n_15_[8] ;
  wire \varMax_fu_82_reg_n_15_[9] ;
  wire [31:0]wB_1_reg_584;
  wire [31:0]\wB_1_reg_584_reg[31]_0 ;
  wire wB_fu_70;
  wire [31:0]\wB_fu_70_reg[31]_0 ;
  wire [24:9]wF_fu_374_p20_out;
  wire [10:7]x;
  wire [15:0]x_inv2_reg_673;
  wire x_inv2_reg_6730;
  wire \x_inv2_reg_673[10]_i_2_n_15 ;
  wire \x_inv2_reg_673[10]_i_3_n_15 ;
  wire \x_inv2_reg_673[10]_i_4_n_15 ;
  wire \x_inv2_reg_673[10]_i_5_n_15 ;
  wire \x_inv2_reg_673[14]_i_2_n_15 ;
  wire \x_inv2_reg_673[14]_i_3_n_15 ;
  wire \x_inv2_reg_673[14]_i_4_n_15 ;
  wire \x_inv2_reg_673[14]_i_5_n_15 ;
  wire \x_inv2_reg_673[15]_i_3_n_15 ;
  wire \x_inv2_reg_673[2]_i_10_n_15 ;
  wire \x_inv2_reg_673[2]_i_11_n_15 ;
  wire \x_inv2_reg_673[2]_i_12_n_15 ;
  wire \x_inv2_reg_673[2]_i_13_n_15 ;
  wire \x_inv2_reg_673[2]_i_14_n_15 ;
  wire \x_inv2_reg_673[2]_i_15_n_15 ;
  wire \x_inv2_reg_673[2]_i_3_n_15 ;
  wire \x_inv2_reg_673[2]_i_4_n_15 ;
  wire \x_inv2_reg_673[2]_i_5_n_15 ;
  wire \x_inv2_reg_673[2]_i_6_n_15 ;
  wire \x_inv2_reg_673[2]_i_8_n_15 ;
  wire \x_inv2_reg_673[2]_i_9_n_15 ;
  wire \x_inv2_reg_673[6]_i_2_n_15 ;
  wire \x_inv2_reg_673[6]_i_3_n_15 ;
  wire \x_inv2_reg_673[6]_i_4_n_15 ;
  wire \x_inv2_reg_673[6]_i_5_n_15 ;
  wire [15:0]x_inv2_reg_673_pp0_iter6_reg;
  wire \x_inv2_reg_673_reg[10]_i_1_n_15 ;
  wire \x_inv2_reg_673_reg[10]_i_1_n_16 ;
  wire \x_inv2_reg_673_reg[10]_i_1_n_17 ;
  wire \x_inv2_reg_673_reg[10]_i_1_n_18 ;
  wire \x_inv2_reg_673_reg[14]_i_1_n_15 ;
  wire \x_inv2_reg_673_reg[14]_i_1_n_16 ;
  wire \x_inv2_reg_673_reg[14]_i_1_n_17 ;
  wire \x_inv2_reg_673_reg[14]_i_1_n_18 ;
  wire \x_inv2_reg_673_reg[2]_i_1_n_15 ;
  wire \x_inv2_reg_673_reg[2]_i_1_n_16 ;
  wire \x_inv2_reg_673_reg[2]_i_1_n_17 ;
  wire \x_inv2_reg_673_reg[2]_i_1_n_18 ;
  wire \x_inv2_reg_673_reg[2]_i_2_n_15 ;
  wire \x_inv2_reg_673_reg[2]_i_2_n_16 ;
  wire \x_inv2_reg_673_reg[2]_i_2_n_17 ;
  wire \x_inv2_reg_673_reg[2]_i_2_n_18 ;
  wire \x_inv2_reg_673_reg[2]_i_7_n_15 ;
  wire \x_inv2_reg_673_reg[2]_i_7_n_16 ;
  wire \x_inv2_reg_673_reg[2]_i_7_n_17 ;
  wire \x_inv2_reg_673_reg[2]_i_7_n_18 ;
  wire \x_inv2_reg_673_reg[6]_i_1_n_15 ;
  wire \x_inv2_reg_673_reg[6]_i_1_n_16 ;
  wire \x_inv2_reg_673_reg[6]_i_1_n_17 ;
  wire \x_inv2_reg_673_reg[6]_i_1_n_18 ;
  wire [0:0]x_sel_fu_171_p3;
  wire [3:3]\NLW_d_reg_656_reg[62]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_sumB_fu_78_reg[60]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_varMax_fu_82_reg[63]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_varMax_fu_82_reg[63]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_varMax_fu_82_reg[63]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_varMax_fu_82_reg[63]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_varMax_fu_82_reg[63]_i_30_O_UNCONNECTED ;
  wire [3:0]\NLW_varMax_fu_82_reg[63]_i_39_O_UNCONNECTED ;
  wire [3:0]\NLW_varMax_fu_82_reg[63]_i_48_O_UNCONNECTED ;
  wire [3:0]\NLW_varMax_fu_82_reg[63]_i_57_O_UNCONNECTED ;
  wire [3:0]\NLW_x_inv2_reg_673_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_x_inv2_reg_673_reg[15]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_x_inv2_reg_673_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_x_inv2_reg_673_reg[2]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_x_inv2_reg_673_reg[2]_i_7_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[0]_i_3 
       (.I0(mul_ln120_reg_718[0]),
        .I1(mul_ln120_reg_718[32]),
        .I2(call_ret_reg_708_pp0_iter9_reg_1[4]),
        .I3(mul_ln120_reg_718[48]),
        .I4(call_ret_reg_708_pp0_iter9_reg_1[5]),
        .I5(mul_ln120_reg_718[16]),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[0]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[10]_i_2 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[22]_i_4_n_15 ),
        .I1(\SHIFT_RIGHT_inferred__1/max_reg_723[14]_i_3_n_15 ),
        .I2(call_ret_reg_708_pp0_iter9_reg_1[2]),
        .I3(\SHIFT_RIGHT_inferred__1/max_reg_723[18]_i_4_n_15 ),
        .I4(call_ret_reg_708_pp0_iter9_reg_1[3]),
        .I5(\SHIFT_RIGHT_inferred__1/max_reg_723[10]_i_3_n_15 ),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[10]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[10]_i_3 
       (.I0(mul_ln120_reg_718[10]),
        .I1(mul_ln120_reg_718[42]),
        .I2(call_ret_reg_708_pp0_iter9_reg_1[4]),
        .I3(mul_ln120_reg_718[58]),
        .I4(call_ret_reg_708_pp0_iter9_reg_1[5]),
        .I5(mul_ln120_reg_718[26]),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[10]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[11]_i_2 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[23]_i_4_n_15 ),
        .I1(\SHIFT_RIGHT_inferred__1/max_reg_723[15]_i_3_n_15 ),
        .I2(call_ret_reg_708_pp0_iter9_reg_1[2]),
        .I3(\SHIFT_RIGHT_inferred__1/max_reg_723[19]_i_4_n_15 ),
        .I4(call_ret_reg_708_pp0_iter9_reg_1[3]),
        .I5(\SHIFT_RIGHT_inferred__1/max_reg_723[11]_i_3_n_15 ),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[11]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[11]_i_3 
       (.I0(mul_ln120_reg_718[11]),
        .I1(mul_ln120_reg_718[43]),
        .I2(call_ret_reg_708_pp0_iter9_reg_1[4]),
        .I3(mul_ln120_reg_718[59]),
        .I4(call_ret_reg_708_pp0_iter9_reg_1[5]),
        .I5(mul_ln120_reg_718[27]),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[11]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[12]_i_2 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[16]_i_3_n_15 ),
        .I1(\SHIFT_RIGHT_inferred__1/max_reg_723[16]_i_4_n_15 ),
        .I2(call_ret_reg_708_pp0_iter9_reg_1[2]),
        .I3(\SHIFT_RIGHT_inferred__1/max_reg_723[20]_i_4_n_15 ),
        .I4(call_ret_reg_708_pp0_iter9_reg_1[3]),
        .I5(\SHIFT_RIGHT_inferred__1/max_reg_723[12]_i_3_n_15 ),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[12]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[12]_i_3 
       (.I0(mul_ln120_reg_718[12]),
        .I1(mul_ln120_reg_718[44]),
        .I2(call_ret_reg_708_pp0_iter9_reg_1[4]),
        .I3(mul_ln120_reg_718[60]),
        .I4(call_ret_reg_708_pp0_iter9_reg_1[5]),
        .I5(mul_ln120_reg_718[28]),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[12]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[13]_i_2 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[17]_i_3_n_15 ),
        .I1(\SHIFT_RIGHT_inferred__1/max_reg_723[17]_i_4_n_15 ),
        .I2(call_ret_reg_708_pp0_iter9_reg_1[2]),
        .I3(\SHIFT_RIGHT_inferred__1/max_reg_723[21]_i_4_n_15 ),
        .I4(call_ret_reg_708_pp0_iter9_reg_1[3]),
        .I5(\SHIFT_RIGHT_inferred__1/max_reg_723[13]_i_3_n_15 ),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[13]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[13]_i_3 
       (.I0(mul_ln120_reg_718[13]),
        .I1(mul_ln120_reg_718[45]),
        .I2(call_ret_reg_708_pp0_iter9_reg_1[4]),
        .I3(mul_ln120_reg_718[61]),
        .I4(call_ret_reg_708_pp0_iter9_reg_1[5]),
        .I5(mul_ln120_reg_718[29]),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[13]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[14]_i_2 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[18]_i_3_n_15 ),
        .I1(\SHIFT_RIGHT_inferred__1/max_reg_723[18]_i_4_n_15 ),
        .I2(call_ret_reg_708_pp0_iter9_reg_1[2]),
        .I3(\SHIFT_RIGHT_inferred__1/max_reg_723[22]_i_4_n_15 ),
        .I4(call_ret_reg_708_pp0_iter9_reg_1[3]),
        .I5(\SHIFT_RIGHT_inferred__1/max_reg_723[14]_i_3_n_15 ),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[14]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[14]_i_3 
       (.I0(mul_ln120_reg_718[14]),
        .I1(mul_ln120_reg_718[46]),
        .I2(call_ret_reg_708_pp0_iter9_reg_1[4]),
        .I3(mul_ln120_reg_718[62]),
        .I4(call_ret_reg_708_pp0_iter9_reg_1[5]),
        .I5(mul_ln120_reg_718[30]),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[14]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[15]_i_2 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[19]_i_3_n_15 ),
        .I1(\SHIFT_RIGHT_inferred__1/max_reg_723[19]_i_4_n_15 ),
        .I2(call_ret_reg_708_pp0_iter9_reg_1[2]),
        .I3(\SHIFT_RIGHT_inferred__1/max_reg_723[23]_i_4_n_15 ),
        .I4(call_ret_reg_708_pp0_iter9_reg_1[3]),
        .I5(\SHIFT_RIGHT_inferred__1/max_reg_723[15]_i_3_n_15 ),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[15]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[15]_i_3 
       (.I0(mul_ln120_reg_718[15]),
        .I1(mul_ln120_reg_718[47]),
        .I2(call_ret_reg_708_pp0_iter9_reg_1[4]),
        .I3(mul_ln120_reg_718[63]),
        .I4(call_ret_reg_708_pp0_iter9_reg_1[5]),
        .I5(mul_ln120_reg_718[31]),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[15]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[16]_i_2 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[20]_i_3_n_15 ),
        .I1(\SHIFT_RIGHT_inferred__1/max_reg_723[20]_i_4_n_15 ),
        .I2(call_ret_reg_708_pp0_iter9_reg_1[2]),
        .I3(\SHIFT_RIGHT_inferred__1/max_reg_723[16]_i_3_n_15 ),
        .I4(call_ret_reg_708_pp0_iter9_reg_1[3]),
        .I5(\SHIFT_RIGHT_inferred__1/max_reg_723[16]_i_4_n_15 ),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[16]_i_2_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[16]_i_3 
       (.I0(mul_ln120_reg_718[40]),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[4]),
        .I2(mul_ln120_reg_718[56]),
        .I3(call_ret_reg_708_pp0_iter9_reg_1[5]),
        .I4(mul_ln120_reg_718[24]),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[16]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[16]_i_4 
       (.I0(mul_ln120_reg_718[32]),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[4]),
        .I2(mul_ln120_reg_718[48]),
        .I3(call_ret_reg_708_pp0_iter9_reg_1[5]),
        .I4(mul_ln120_reg_718[16]),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[16]_i_4_n_15 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[17]_i_2 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[21]_i_3_n_15 ),
        .I1(\SHIFT_RIGHT_inferred__1/max_reg_723[21]_i_4_n_15 ),
        .I2(call_ret_reg_708_pp0_iter9_reg_1[2]),
        .I3(\SHIFT_RIGHT_inferred__1/max_reg_723[17]_i_3_n_15 ),
        .I4(call_ret_reg_708_pp0_iter9_reg_1[3]),
        .I5(\SHIFT_RIGHT_inferred__1/max_reg_723[17]_i_4_n_15 ),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[17]_i_2_n_15 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[17]_i_3 
       (.I0(mul_ln120_reg_718[41]),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[4]),
        .I2(mul_ln120_reg_718[57]),
        .I3(call_ret_reg_708_pp0_iter9_reg_1[5]),
        .I4(mul_ln120_reg_718[25]),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[17]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[17]_i_4 
       (.I0(mul_ln120_reg_718[33]),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[4]),
        .I2(mul_ln120_reg_718[49]),
        .I3(call_ret_reg_708_pp0_iter9_reg_1[5]),
        .I4(mul_ln120_reg_718[17]),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[17]_i_4_n_15 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[18]_i_2 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[22]_i_3_n_15 ),
        .I1(\SHIFT_RIGHT_inferred__1/max_reg_723[22]_i_4_n_15 ),
        .I2(call_ret_reg_708_pp0_iter9_reg_1[2]),
        .I3(\SHIFT_RIGHT_inferred__1/max_reg_723[18]_i_3_n_15 ),
        .I4(call_ret_reg_708_pp0_iter9_reg_1[3]),
        .I5(\SHIFT_RIGHT_inferred__1/max_reg_723[18]_i_4_n_15 ),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[18]_i_2_n_15 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[18]_i_3 
       (.I0(mul_ln120_reg_718[42]),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[4]),
        .I2(mul_ln120_reg_718[58]),
        .I3(call_ret_reg_708_pp0_iter9_reg_1[5]),
        .I4(mul_ln120_reg_718[26]),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[18]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[18]_i_4 
       (.I0(mul_ln120_reg_718[34]),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[4]),
        .I2(mul_ln120_reg_718[50]),
        .I3(call_ret_reg_708_pp0_iter9_reg_1[5]),
        .I4(mul_ln120_reg_718[18]),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[18]_i_4_n_15 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[19]_i_2 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[23]_i_3_n_15 ),
        .I1(\SHIFT_RIGHT_inferred__1/max_reg_723[23]_i_4_n_15 ),
        .I2(call_ret_reg_708_pp0_iter9_reg_1[2]),
        .I3(\SHIFT_RIGHT_inferred__1/max_reg_723[19]_i_3_n_15 ),
        .I4(call_ret_reg_708_pp0_iter9_reg_1[3]),
        .I5(\SHIFT_RIGHT_inferred__1/max_reg_723[19]_i_4_n_15 ),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[19]_i_2_n_15 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[19]_i_3 
       (.I0(mul_ln120_reg_718[43]),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[4]),
        .I2(mul_ln120_reg_718[59]),
        .I3(call_ret_reg_708_pp0_iter9_reg_1[5]),
        .I4(mul_ln120_reg_718[27]),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[19]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[19]_i_4 
       (.I0(mul_ln120_reg_718[35]),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[4]),
        .I2(mul_ln120_reg_718[51]),
        .I3(call_ret_reg_708_pp0_iter9_reg_1[5]),
        .I4(mul_ln120_reg_718[19]),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[19]_i_4_n_15 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[1]_i_3 
       (.I0(mul_ln120_reg_718[1]),
        .I1(mul_ln120_reg_718[33]),
        .I2(call_ret_reg_708_pp0_iter9_reg_1[4]),
        .I3(mul_ln120_reg_718[49]),
        .I4(call_ret_reg_708_pp0_iter9_reg_1[5]),
        .I5(mul_ln120_reg_718[17]),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[1]_i_3_n_15 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[20]_i_3 
       (.I0(mul_ln120_reg_718[44]),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[4]),
        .I2(mul_ln120_reg_718[60]),
        .I3(call_ret_reg_708_pp0_iter9_reg_1[5]),
        .I4(mul_ln120_reg_718[28]),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[20]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[20]_i_4 
       (.I0(mul_ln120_reg_718[36]),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[4]),
        .I2(mul_ln120_reg_718[52]),
        .I3(call_ret_reg_708_pp0_iter9_reg_1[5]),
        .I4(mul_ln120_reg_718[20]),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[20]_i_4_n_15 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[21]_i_3 
       (.I0(mul_ln120_reg_718[45]),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[4]),
        .I2(mul_ln120_reg_718[61]),
        .I3(call_ret_reg_708_pp0_iter9_reg_1[5]),
        .I4(mul_ln120_reg_718[29]),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[21]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[21]_i_4 
       (.I0(mul_ln120_reg_718[37]),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[4]),
        .I2(mul_ln120_reg_718[53]),
        .I3(call_ret_reg_708_pp0_iter9_reg_1[5]),
        .I4(mul_ln120_reg_718[21]),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[21]_i_4_n_15 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[22]_i_3 
       (.I0(mul_ln120_reg_718[46]),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[4]),
        .I2(mul_ln120_reg_718[62]),
        .I3(call_ret_reg_708_pp0_iter9_reg_1[5]),
        .I4(mul_ln120_reg_718[30]),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[22]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[22]_i_4 
       (.I0(mul_ln120_reg_718[38]),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[4]),
        .I2(mul_ln120_reg_718[54]),
        .I3(call_ret_reg_708_pp0_iter9_reg_1[5]),
        .I4(mul_ln120_reg_718[22]),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[22]_i_4_n_15 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[23]_i_3 
       (.I0(mul_ln120_reg_718[47]),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[4]),
        .I2(mul_ln120_reg_718[63]),
        .I3(call_ret_reg_708_pp0_iter9_reg_1[5]),
        .I4(mul_ln120_reg_718[31]),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[23]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[23]_i_4 
       (.I0(mul_ln120_reg_718[39]),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[4]),
        .I2(mul_ln120_reg_718[55]),
        .I3(call_ret_reg_708_pp0_iter9_reg_1[5]),
        .I4(mul_ln120_reg_718[23]),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[23]_i_4_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[24]_i_2 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[28]_i_3_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[2]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[24]_i_3_n_15 ),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[24]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h00ACFFFF00AC0000)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[24]_i_3 
       (.I0(mul_ln120_reg_718[48]),
        .I1(mul_ln120_reg_718[32]),
        .I2(call_ret_reg_708_pp0_iter9_reg_1[4]),
        .I3(call_ret_reg_708_pp0_iter9_reg_1[5]),
        .I4(call_ret_reg_708_pp0_iter9_reg_1[3]),
        .I5(\SHIFT_RIGHT_inferred__1/max_reg_723[16]_i_3_n_15 ),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[24]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[25]_i_2 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[29]_i_3_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[2]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[25]_i_3_n_15 ),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[25]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h00ACFFFF00AC0000)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[25]_i_3 
       (.I0(mul_ln120_reg_718[49]),
        .I1(mul_ln120_reg_718[33]),
        .I2(call_ret_reg_708_pp0_iter9_reg_1[4]),
        .I3(call_ret_reg_708_pp0_iter9_reg_1[5]),
        .I4(call_ret_reg_708_pp0_iter9_reg_1[3]),
        .I5(\SHIFT_RIGHT_inferred__1/max_reg_723[17]_i_3_n_15 ),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[25]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[26]_i_2 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[30]_i_3_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[2]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[26]_i_3_n_15 ),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[26]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h00ACFFFF00AC0000)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[26]_i_3 
       (.I0(mul_ln120_reg_718[50]),
        .I1(mul_ln120_reg_718[34]),
        .I2(call_ret_reg_708_pp0_iter9_reg_1[4]),
        .I3(call_ret_reg_708_pp0_iter9_reg_1[5]),
        .I4(call_ret_reg_708_pp0_iter9_reg_1[3]),
        .I5(\SHIFT_RIGHT_inferred__1/max_reg_723[18]_i_3_n_15 ),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[26]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[27]_i_2 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[31]_i_3_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[2]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[27]_i_3_n_15 ),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[27]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h00ACFFFF00AC0000)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[27]_i_3 
       (.I0(mul_ln120_reg_718[51]),
        .I1(mul_ln120_reg_718[35]),
        .I2(call_ret_reg_708_pp0_iter9_reg_1[4]),
        .I3(call_ret_reg_708_pp0_iter9_reg_1[5]),
        .I4(call_ret_reg_708_pp0_iter9_reg_1[3]),
        .I5(\SHIFT_RIGHT_inferred__1/max_reg_723[19]_i_3_n_15 ),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[27]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[28]_i_2 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[32]_i_3_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[2]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[28]_i_3_n_15 ),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[28]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h00ACFFFF00AC0000)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[28]_i_3 
       (.I0(mul_ln120_reg_718[52]),
        .I1(mul_ln120_reg_718[36]),
        .I2(call_ret_reg_708_pp0_iter9_reg_1[4]),
        .I3(call_ret_reg_708_pp0_iter9_reg_1[5]),
        .I4(call_ret_reg_708_pp0_iter9_reg_1[3]),
        .I5(\SHIFT_RIGHT_inferred__1/max_reg_723[20]_i_3_n_15 ),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[28]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[29]_i_2 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[33]_i_3_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[2]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[29]_i_3_n_15 ),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[29]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h00ACFFFF00AC0000)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[29]_i_3 
       (.I0(mul_ln120_reg_718[53]),
        .I1(mul_ln120_reg_718[37]),
        .I2(call_ret_reg_708_pp0_iter9_reg_1[4]),
        .I3(call_ret_reg_708_pp0_iter9_reg_1[5]),
        .I4(call_ret_reg_708_pp0_iter9_reg_1[3]),
        .I5(\SHIFT_RIGHT_inferred__1/max_reg_723[21]_i_3_n_15 ),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[29]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[2]_i_3 
       (.I0(mul_ln120_reg_718[2]),
        .I1(mul_ln120_reg_718[34]),
        .I2(call_ret_reg_708_pp0_iter9_reg_1[4]),
        .I3(mul_ln120_reg_718[50]),
        .I4(call_ret_reg_708_pp0_iter9_reg_1[5]),
        .I5(mul_ln120_reg_718[18]),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[2]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[30]_i_2 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[34]_i_3_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[2]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[30]_i_3_n_15 ),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[30]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h00ACFFFF00AC0000)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[30]_i_3 
       (.I0(mul_ln120_reg_718[54]),
        .I1(mul_ln120_reg_718[38]),
        .I2(call_ret_reg_708_pp0_iter9_reg_1[4]),
        .I3(call_ret_reg_708_pp0_iter9_reg_1[5]),
        .I4(call_ret_reg_708_pp0_iter9_reg_1[3]),
        .I5(\SHIFT_RIGHT_inferred__1/max_reg_723[22]_i_3_n_15 ),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[30]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[31]_i_2 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[35]_i_3_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[2]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[31]_i_3_n_15 ),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[31]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h00ACFFFF00AC0000)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[31]_i_3 
       (.I0(mul_ln120_reg_718[55]),
        .I1(mul_ln120_reg_718[39]),
        .I2(call_ret_reg_708_pp0_iter9_reg_1[4]),
        .I3(call_ret_reg_708_pp0_iter9_reg_1[5]),
        .I4(call_ret_reg_708_pp0_iter9_reg_1[3]),
        .I5(\SHIFT_RIGHT_inferred__1/max_reg_723[23]_i_3_n_15 ),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[31]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[32]_i_2 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[36]_i_3_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[2]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[32]_i_3_n_15 ),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[32]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h00ACFFFF00AC0000)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[32]_i_3 
       (.I0(mul_ln120_reg_718[56]),
        .I1(mul_ln120_reg_718[40]),
        .I2(call_ret_reg_708_pp0_iter9_reg_1[4]),
        .I3(call_ret_reg_708_pp0_iter9_reg_1[5]),
        .I4(call_ret_reg_708_pp0_iter9_reg_1[3]),
        .I5(\SHIFT_RIGHT_inferred__1/max_reg_723[32]_i_4_n_15 ),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[32]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h00AC)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[32]_i_4 
       (.I0(mul_ln120_reg_718[48]),
        .I1(mul_ln120_reg_718[32]),
        .I2(call_ret_reg_708_pp0_iter9_reg_1[4]),
        .I3(call_ret_reg_708_pp0_iter9_reg_1[5]),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[32]_i_4_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[33]_i_2 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[37]_i_3_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[2]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[33]_i_3_n_15 ),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[33]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h00ACFFFF00AC0000)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[33]_i_3 
       (.I0(mul_ln120_reg_718[57]),
        .I1(mul_ln120_reg_718[41]),
        .I2(call_ret_reg_708_pp0_iter9_reg_1[4]),
        .I3(call_ret_reg_708_pp0_iter9_reg_1[5]),
        .I4(call_ret_reg_708_pp0_iter9_reg_1[3]),
        .I5(\SHIFT_RIGHT_inferred__1/max_reg_723[33]_i_4_n_15 ),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[33]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h00AC)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[33]_i_4 
       (.I0(mul_ln120_reg_718[49]),
        .I1(mul_ln120_reg_718[33]),
        .I2(call_ret_reg_708_pp0_iter9_reg_1[4]),
        .I3(call_ret_reg_708_pp0_iter9_reg_1[5]),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[33]_i_4_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[34]_i_2 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[38]_i_4_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[2]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[34]_i_3_n_15 ),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[34]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h00ACFFFF00AC0000)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[34]_i_3 
       (.I0(mul_ln120_reg_718[58]),
        .I1(mul_ln120_reg_718[42]),
        .I2(call_ret_reg_708_pp0_iter9_reg_1[4]),
        .I3(call_ret_reg_708_pp0_iter9_reg_1[5]),
        .I4(call_ret_reg_708_pp0_iter9_reg_1[3]),
        .I5(\SHIFT_RIGHT_inferred__1/max_reg_723[34]_i_4_n_15 ),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[34]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h00AC)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[34]_i_4 
       (.I0(mul_ln120_reg_718[50]),
        .I1(mul_ln120_reg_718[34]),
        .I2(call_ret_reg_708_pp0_iter9_reg_1[4]),
        .I3(call_ret_reg_708_pp0_iter9_reg_1[5]),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[34]_i_4_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[35]_i_2 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[39]_i_4_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[2]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[35]_i_3_n_15 ),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[35]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h00ACFFFF00AC0000)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[35]_i_3 
       (.I0(mul_ln120_reg_718[59]),
        .I1(mul_ln120_reg_718[43]),
        .I2(call_ret_reg_708_pp0_iter9_reg_1[4]),
        .I3(call_ret_reg_708_pp0_iter9_reg_1[5]),
        .I4(call_ret_reg_708_pp0_iter9_reg_1[3]),
        .I5(\SHIFT_RIGHT_inferred__1/max_reg_723[35]_i_4_n_15 ),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[35]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h00AC)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[35]_i_4 
       (.I0(mul_ln120_reg_718[51]),
        .I1(mul_ln120_reg_718[35]),
        .I2(call_ret_reg_708_pp0_iter9_reg_1[4]),
        .I3(call_ret_reg_708_pp0_iter9_reg_1[5]),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[35]_i_4_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[36]_i_2 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[40]_i_3_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[2]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[36]_i_3_n_15 ),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[36]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h00ACFFFF00AC0000)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[36]_i_3 
       (.I0(mul_ln120_reg_718[60]),
        .I1(mul_ln120_reg_718[44]),
        .I2(call_ret_reg_708_pp0_iter9_reg_1[4]),
        .I3(call_ret_reg_708_pp0_iter9_reg_1[5]),
        .I4(call_ret_reg_708_pp0_iter9_reg_1[3]),
        .I5(\SHIFT_RIGHT_inferred__1/max_reg_723[36]_i_4_n_15 ),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[36]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h00AC)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[36]_i_4 
       (.I0(mul_ln120_reg_718[52]),
        .I1(mul_ln120_reg_718[36]),
        .I2(call_ret_reg_708_pp0_iter9_reg_1[4]),
        .I3(call_ret_reg_708_pp0_iter9_reg_1[5]),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[36]_i_4_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[37]_i_2 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[41]_i_3_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[2]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[37]_i_3_n_15 ),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[37]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h00ACFFFF00AC0000)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[37]_i_3 
       (.I0(mul_ln120_reg_718[61]),
        .I1(mul_ln120_reg_718[45]),
        .I2(call_ret_reg_708_pp0_iter9_reg_1[4]),
        .I3(call_ret_reg_708_pp0_iter9_reg_1[5]),
        .I4(call_ret_reg_708_pp0_iter9_reg_1[3]),
        .I5(\SHIFT_RIGHT_inferred__1/max_reg_723[37]_i_4_n_15 ),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[37]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h00AC)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[37]_i_4 
       (.I0(mul_ln120_reg_718[53]),
        .I1(mul_ln120_reg_718[37]),
        .I2(call_ret_reg_708_pp0_iter9_reg_1[4]),
        .I3(call_ret_reg_708_pp0_iter9_reg_1[5]),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[37]_i_4_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[38]_i_2 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[44]_i_3_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[2]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[40]_i_3_n_15 ),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[38]_i_2_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[38]_i_3 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[42]_i_3_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[2]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[38]_i_4_n_15 ),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[38]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'h00ACFFFF00AC0000)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[38]_i_4 
       (.I0(mul_ln120_reg_718[62]),
        .I1(mul_ln120_reg_718[46]),
        .I2(call_ret_reg_708_pp0_iter9_reg_1[4]),
        .I3(call_ret_reg_708_pp0_iter9_reg_1[5]),
        .I4(call_ret_reg_708_pp0_iter9_reg_1[3]),
        .I5(\SHIFT_RIGHT_inferred__1/max_reg_723[38]_i_5_n_15 ),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[38]_i_4_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h00AC)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[38]_i_5 
       (.I0(mul_ln120_reg_718[54]),
        .I1(mul_ln120_reg_718[38]),
        .I2(call_ret_reg_708_pp0_iter9_reg_1[4]),
        .I3(call_ret_reg_708_pp0_iter9_reg_1[5]),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[38]_i_5_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[39]_i_2 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[45]_i_3_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[2]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[41]_i_3_n_15 ),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[39]_i_2_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[39]_i_3 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[43]_i_3_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[2]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[39]_i_4_n_15 ),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[39]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'h00ACFFFF00AC0000)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[39]_i_4 
       (.I0(mul_ln120_reg_718[63]),
        .I1(mul_ln120_reg_718[47]),
        .I2(call_ret_reg_708_pp0_iter9_reg_1[4]),
        .I3(call_ret_reg_708_pp0_iter9_reg_1[5]),
        .I4(call_ret_reg_708_pp0_iter9_reg_1[3]),
        .I5(\SHIFT_RIGHT_inferred__1/max_reg_723[39]_i_5_n_15 ),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[39]_i_4_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h00AC)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[39]_i_5 
       (.I0(mul_ln120_reg_718[55]),
        .I1(mul_ln120_reg_718[39]),
        .I2(call_ret_reg_708_pp0_iter9_reg_1[4]),
        .I3(call_ret_reg_708_pp0_iter9_reg_1[5]),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[39]_i_5_n_15 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[3]_i_3 
       (.I0(mul_ln120_reg_718[3]),
        .I1(mul_ln120_reg_718[35]),
        .I2(call_ret_reg_708_pp0_iter9_reg_1[4]),
        .I3(mul_ln120_reg_718[51]),
        .I4(call_ret_reg_708_pp0_iter9_reg_1[5]),
        .I5(mul_ln120_reg_718[19]),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[3]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[40]_i_1 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[41]_i_2_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[0]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[40]_i_2_n_15 ),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[40]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[40]_i_2 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[46]_i_3_n_15 ),
        .I1(\SHIFT_RIGHT_inferred__1/max_reg_723[42]_i_3_n_15 ),
        .I2(call_ret_reg_708_pp0_iter9_reg_1[1]),
        .I3(\SHIFT_RIGHT_inferred__1/max_reg_723[44]_i_3_n_15 ),
        .I4(call_ret_reg_708_pp0_iter9_reg_1[2]),
        .I5(\SHIFT_RIGHT_inferred__1/max_reg_723[40]_i_3_n_15 ),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[40]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h000000003030BB88)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[40]_i_3 
       (.I0(mul_ln120_reg_718[48]),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[3]),
        .I2(mul_ln120_reg_718[56]),
        .I3(mul_ln120_reg_718[40]),
        .I4(call_ret_reg_708_pp0_iter9_reg_1[4]),
        .I5(call_ret_reg_708_pp0_iter9_reg_1[5]),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[40]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[41]_i_2 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[47]_i_3_n_15 ),
        .I1(\SHIFT_RIGHT_inferred__1/max_reg_723[43]_i_3_n_15 ),
        .I2(call_ret_reg_708_pp0_iter9_reg_1[1]),
        .I3(\SHIFT_RIGHT_inferred__1/max_reg_723[45]_i_3_n_15 ),
        .I4(call_ret_reg_708_pp0_iter9_reg_1[2]),
        .I5(\SHIFT_RIGHT_inferred__1/max_reg_723[41]_i_3_n_15 ),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[41]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h000000003030BB88)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[41]_i_3 
       (.I0(mul_ln120_reg_718[49]),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[3]),
        .I2(mul_ln120_reg_718[57]),
        .I3(mul_ln120_reg_718[41]),
        .I4(call_ret_reg_708_pp0_iter9_reg_1[4]),
        .I5(call_ret_reg_708_pp0_iter9_reg_1[5]),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[41]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[42]_i_2 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[46]_i_3_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[2]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[42]_i_3_n_15 ),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[42]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h000000003030BB88)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[42]_i_3 
       (.I0(mul_ln120_reg_718[50]),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[3]),
        .I2(mul_ln120_reg_718[58]),
        .I3(mul_ln120_reg_718[42]),
        .I4(call_ret_reg_708_pp0_iter9_reg_1[4]),
        .I5(call_ret_reg_708_pp0_iter9_reg_1[5]),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[42]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[43]_i_2 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[47]_i_3_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[2]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[43]_i_3_n_15 ),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[43]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h000000003030BB88)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[43]_i_3 
       (.I0(mul_ln120_reg_718[51]),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[3]),
        .I2(mul_ln120_reg_718[59]),
        .I3(mul_ln120_reg_718[43]),
        .I4(call_ret_reg_708_pp0_iter9_reg_1[4]),
        .I5(call_ret_reg_708_pp0_iter9_reg_1[5]),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[43]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[44]_i_2 
       (.I0(mul_ln120_reg_718[56]),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[3]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[63]_i_3_n_15 ),
        .I3(mul_ln120_reg_718[48]),
        .I4(call_ret_reg_708_pp0_iter9_reg_1[2]),
        .I5(\SHIFT_RIGHT_inferred__1/max_reg_723[44]_i_3_n_15 ),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[44]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h000000003030BB88)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[44]_i_3 
       (.I0(mul_ln120_reg_718[52]),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[3]),
        .I2(mul_ln120_reg_718[60]),
        .I3(mul_ln120_reg_718[44]),
        .I4(call_ret_reg_708_pp0_iter9_reg_1[4]),
        .I5(call_ret_reg_708_pp0_iter9_reg_1[5]),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[44]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[45]_i_2 
       (.I0(mul_ln120_reg_718[57]),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[3]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[63]_i_3_n_15 ),
        .I3(mul_ln120_reg_718[49]),
        .I4(call_ret_reg_708_pp0_iter9_reg_1[2]),
        .I5(\SHIFT_RIGHT_inferred__1/max_reg_723[45]_i_3_n_15 ),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[45]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h000000003030BB88)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[45]_i_3 
       (.I0(mul_ln120_reg_718[53]),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[3]),
        .I2(mul_ln120_reg_718[61]),
        .I3(mul_ln120_reg_718[45]),
        .I4(call_ret_reg_708_pp0_iter9_reg_1[4]),
        .I5(call_ret_reg_708_pp0_iter9_reg_1[5]),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[45]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[46]_i_2 
       (.I0(mul_ln120_reg_718[58]),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[3]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[63]_i_3_n_15 ),
        .I3(mul_ln120_reg_718[50]),
        .I4(call_ret_reg_708_pp0_iter9_reg_1[2]),
        .I5(\SHIFT_RIGHT_inferred__1/max_reg_723[46]_i_3_n_15 ),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[46]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h000000003030BB88)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[46]_i_3 
       (.I0(mul_ln120_reg_718[54]),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[3]),
        .I2(mul_ln120_reg_718[62]),
        .I3(mul_ln120_reg_718[46]),
        .I4(call_ret_reg_708_pp0_iter9_reg_1[4]),
        .I5(call_ret_reg_708_pp0_iter9_reg_1[5]),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[46]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[47]_i_2 
       (.I0(mul_ln120_reg_718[59]),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[3]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[63]_i_3_n_15 ),
        .I3(mul_ln120_reg_718[51]),
        .I4(call_ret_reg_708_pp0_iter9_reg_1[2]),
        .I5(\SHIFT_RIGHT_inferred__1/max_reg_723[47]_i_3_n_15 ),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[47]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h000000003030BB88)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[47]_i_3 
       (.I0(mul_ln120_reg_718[55]),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[3]),
        .I2(mul_ln120_reg_718[63]),
        .I3(mul_ln120_reg_718[47]),
        .I4(call_ret_reg_708_pp0_iter9_reg_1[4]),
        .I5(call_ret_reg_708_pp0_iter9_reg_1[5]),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[47]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[48]_i_2 
       (.I0(mul_ln120_reg_718[60]),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[3]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[63]_i_3_n_15 ),
        .I3(mul_ln120_reg_718[52]),
        .I4(call_ret_reg_708_pp0_iter9_reg_1[2]),
        .I5(\SHIFT_RIGHT_inferred__1/max_reg_723[48]_i_3_n_15 ),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[48]_i_2_n_15 ));
  LUT5 #(
    .INIT(32'h000B0008)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[48]_i_3 
       (.I0(mul_ln120_reg_718[56]),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[3]),
        .I2(call_ret_reg_708_pp0_iter9_reg_1[5]),
        .I3(call_ret_reg_708_pp0_iter9_reg_1[4]),
        .I4(mul_ln120_reg_718[48]),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[48]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[49]_i_2 
       (.I0(mul_ln120_reg_718[61]),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[3]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[63]_i_3_n_15 ),
        .I3(mul_ln120_reg_718[53]),
        .I4(call_ret_reg_708_pp0_iter9_reg_1[2]),
        .I5(\SHIFT_RIGHT_inferred__1/max_reg_723[49]_i_3_n_15 ),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[49]_i_2_n_15 ));
  LUT5 #(
    .INIT(32'h000B0008)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[49]_i_3 
       (.I0(mul_ln120_reg_718[57]),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[3]),
        .I2(call_ret_reg_708_pp0_iter9_reg_1[5]),
        .I3(call_ret_reg_708_pp0_iter9_reg_1[4]),
        .I4(mul_ln120_reg_718[49]),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[49]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[4]_i_3 
       (.I0(mul_ln120_reg_718[4]),
        .I1(mul_ln120_reg_718[36]),
        .I2(call_ret_reg_708_pp0_iter9_reg_1[4]),
        .I3(mul_ln120_reg_718[52]),
        .I4(call_ret_reg_708_pp0_iter9_reg_1[5]),
        .I5(mul_ln120_reg_718[20]),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[4]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[50]_i_2 
       (.I0(mul_ln120_reg_718[62]),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[3]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[63]_i_3_n_15 ),
        .I3(mul_ln120_reg_718[54]),
        .I4(call_ret_reg_708_pp0_iter9_reg_1[2]),
        .I5(\SHIFT_RIGHT_inferred__1/max_reg_723[50]_i_3_n_15 ),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[50]_i_2_n_15 ));
  LUT5 #(
    .INIT(32'h000B0008)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[50]_i_3 
       (.I0(mul_ln120_reg_718[58]),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[3]),
        .I2(call_ret_reg_708_pp0_iter9_reg_1[5]),
        .I3(call_ret_reg_708_pp0_iter9_reg_1[4]),
        .I4(mul_ln120_reg_718[50]),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[50]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[51]_i_2 
       (.I0(mul_ln120_reg_718[63]),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[3]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[63]_i_3_n_15 ),
        .I3(mul_ln120_reg_718[55]),
        .I4(call_ret_reg_708_pp0_iter9_reg_1[2]),
        .I5(\SHIFT_RIGHT_inferred__1/max_reg_723[51]_i_3_n_15 ),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[51]_i_2_n_15 ));
  LUT5 #(
    .INIT(32'h000B0008)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[51]_i_3 
       (.I0(mul_ln120_reg_718[59]),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[3]),
        .I2(call_ret_reg_708_pp0_iter9_reg_1[5]),
        .I3(call_ret_reg_708_pp0_iter9_reg_1[4]),
        .I4(mul_ln120_reg_718[51]),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[51]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'h30BB000030880000)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[52]_i_2 
       (.I0(mul_ln120_reg_718[56]),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[2]),
        .I2(mul_ln120_reg_718[60]),
        .I3(call_ret_reg_708_pp0_iter9_reg_1[3]),
        .I4(\SHIFT_RIGHT_inferred__1/max_reg_723[63]_i_3_n_15 ),
        .I5(mul_ln120_reg_718[52]),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[52]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h30BB000030880000)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[53]_i_2 
       (.I0(mul_ln120_reg_718[57]),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[2]),
        .I2(mul_ln120_reg_718[61]),
        .I3(call_ret_reg_708_pp0_iter9_reg_1[3]),
        .I4(\SHIFT_RIGHT_inferred__1/max_reg_723[63]_i_3_n_15 ),
        .I5(mul_ln120_reg_718[53]),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[53]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h30BB000030880000)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[54]_i_2 
       (.I0(mul_ln120_reg_718[58]),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[2]),
        .I2(mul_ln120_reg_718[62]),
        .I3(call_ret_reg_708_pp0_iter9_reg_1[3]),
        .I4(\SHIFT_RIGHT_inferred__1/max_reg_723[63]_i_3_n_15 ),
        .I5(mul_ln120_reg_718[54]),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[54]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h30BB000030880000)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[55]_i_2 
       (.I0(mul_ln120_reg_718[59]),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[2]),
        .I2(mul_ln120_reg_718[63]),
        .I3(call_ret_reg_708_pp0_iter9_reg_1[3]),
        .I4(\SHIFT_RIGHT_inferred__1/max_reg_723[63]_i_3_n_15 ),
        .I5(mul_ln120_reg_718[55]),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[55]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[56]_i_1 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[57]_i_2_n_15 ),
        .I1(\SHIFT_RIGHT_inferred__1/max_reg_723[57]_i_3_n_15 ),
        .I2(call_ret_reg_708_pp0_iter9_reg_1[0]),
        .I3(\SHIFT_RIGHT_inferred__1/max_reg_723[56]_i_2_n_15 ),
        .I4(call_ret_reg_708_pp0_iter9_reg_1[1]),
        .I5(\SHIFT_RIGHT_inferred__1/max_reg_723[56]_i_3_n_15 ),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[56]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'h0000000002020300)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[56]_i_2 
       (.I0(mul_ln120_reg_718[62]),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[5]),
        .I2(call_ret_reg_708_pp0_iter9_reg_1[4]),
        .I3(mul_ln120_reg_718[58]),
        .I4(call_ret_reg_708_pp0_iter9_reg_1[2]),
        .I5(call_ret_reg_708_pp0_iter9_reg_1[3]),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[56]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h0000000002020300)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[56]_i_3 
       (.I0(mul_ln120_reg_718[60]),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[5]),
        .I2(call_ret_reg_708_pp0_iter9_reg_1[4]),
        .I3(mul_ln120_reg_718[56]),
        .I4(call_ret_reg_708_pp0_iter9_reg_1[2]),
        .I5(call_ret_reg_708_pp0_iter9_reg_1[3]),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[56]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'h0000000002020300)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[57]_i_2 
       (.I0(mul_ln120_reg_718[63]),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[5]),
        .I2(call_ret_reg_708_pp0_iter9_reg_1[4]),
        .I3(mul_ln120_reg_718[59]),
        .I4(call_ret_reg_708_pp0_iter9_reg_1[2]),
        .I5(call_ret_reg_708_pp0_iter9_reg_1[3]),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[57]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h0000000002020300)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[57]_i_3 
       (.I0(mul_ln120_reg_718[61]),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[5]),
        .I2(call_ret_reg_708_pp0_iter9_reg_1[4]),
        .I3(mul_ln120_reg_718[57]),
        .I4(call_ret_reg_708_pp0_iter9_reg_1[2]),
        .I5(call_ret_reg_708_pp0_iter9_reg_1[3]),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[57]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[58]_i_1 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[59]_i_2_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[0]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[58]_i_2_n_15 ),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[58]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'h1000FFFF10000000)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[58]_i_2 
       (.I0(call_ret_reg_708_pp0_iter9_reg_1[3]),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[2]),
        .I2(mul_ln120_reg_718[60]),
        .I3(\SHIFT_RIGHT_inferred__1/max_reg_723[63]_i_3_n_15 ),
        .I4(call_ret_reg_708_pp0_iter9_reg_1[1]),
        .I5(\SHIFT_RIGHT_inferred__1/max_reg_723[56]_i_2_n_15 ),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[58]_i_2_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[59]_i_1 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[60]_i_2_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[0]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[59]_i_2_n_15 ),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[59]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'h1000FFFF10000000)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[59]_i_2 
       (.I0(call_ret_reg_708_pp0_iter9_reg_1[3]),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[2]),
        .I2(mul_ln120_reg_718[61]),
        .I3(\SHIFT_RIGHT_inferred__1/max_reg_723[63]_i_3_n_15 ),
        .I4(call_ret_reg_708_pp0_iter9_reg_1[1]),
        .I5(\SHIFT_RIGHT_inferred__1/max_reg_723[57]_i_2_n_15 ),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[59]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[5]_i_3 
       (.I0(mul_ln120_reg_718[5]),
        .I1(mul_ln120_reg_718[37]),
        .I2(call_ret_reg_708_pp0_iter9_reg_1[4]),
        .I3(mul_ln120_reg_718[53]),
        .I4(call_ret_reg_708_pp0_iter9_reg_1[5]),
        .I5(mul_ln120_reg_718[21]),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[5]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[60]_i_1 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[61]_i_2_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[0]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[60]_i_2_n_15 ),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[60]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'h000B000800000000)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[60]_i_2 
       (.I0(mul_ln120_reg_718[62]),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[1]),
        .I2(call_ret_reg_708_pp0_iter9_reg_1[3]),
        .I3(call_ret_reg_708_pp0_iter9_reg_1[2]),
        .I4(mul_ln120_reg_718[60]),
        .I5(\SHIFT_RIGHT_inferred__1/max_reg_723[63]_i_3_n_15 ),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[60]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h0080FFFF00800000)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[61]_i_1 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[62]_i_2_n_15 ),
        .I1(mul_ln120_reg_718[62]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[63]_i_3_n_15 ),
        .I3(call_ret_reg_708_pp0_iter9_reg_1[1]),
        .I4(call_ret_reg_708_pp0_iter9_reg_1[0]),
        .I5(\SHIFT_RIGHT_inferred__1/max_reg_723[61]_i_2_n_15 ),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[61]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'h000B000800000000)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[61]_i_2 
       (.I0(mul_ln120_reg_718[63]),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[1]),
        .I2(call_ret_reg_708_pp0_iter9_reg_1[3]),
        .I3(call_ret_reg_708_pp0_iter9_reg_1[2]),
        .I4(mul_ln120_reg_718[61]),
        .I5(\SHIFT_RIGHT_inferred__1/max_reg_723[63]_i_3_n_15 ),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[61]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h000000008800C000)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[62]_i_1 
       (.I0(mul_ln120_reg_718[63]),
        .I1(\SHIFT_RIGHT_inferred__1/max_reg_723[62]_i_2_n_15 ),
        .I2(mul_ln120_reg_718[62]),
        .I3(\SHIFT_RIGHT_inferred__1/max_reg_723[63]_i_3_n_15 ),
        .I4(call_ret_reg_708_pp0_iter9_reg_1[0]),
        .I5(call_ret_reg_708_pp0_iter9_reg_1[1]),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[62]_i_1_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[62]_i_2 
       (.I0(call_ret_reg_708_pp0_iter9_reg_1[2]),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[3]),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[62]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[63]_i_2 
       (.I0(call_ret_reg_708_pp0_iter9_reg_1[1]),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[0]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[63]_i_3_n_15 ),
        .I3(mul_ln120_reg_718[63]),
        .I4(call_ret_reg_708_pp0_iter9_reg_1[2]),
        .I5(call_ret_reg_708_pp0_iter9_reg_1[3]),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[63]_i_2_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[63]_i_3 
       (.I0(call_ret_reg_708_pp0_iter9_reg_1[4]),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[5]),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[63]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[6]_i_3 
       (.I0(mul_ln120_reg_718[6]),
        .I1(mul_ln120_reg_718[38]),
        .I2(call_ret_reg_708_pp0_iter9_reg_1[4]),
        .I3(mul_ln120_reg_718[54]),
        .I4(call_ret_reg_708_pp0_iter9_reg_1[5]),
        .I5(mul_ln120_reg_718[22]),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[6]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[7]_i_3 
       (.I0(mul_ln120_reg_718[7]),
        .I1(mul_ln120_reg_718[39]),
        .I2(call_ret_reg_708_pp0_iter9_reg_1[4]),
        .I3(mul_ln120_reg_718[55]),
        .I4(call_ret_reg_708_pp0_iter9_reg_1[5]),
        .I5(mul_ln120_reg_718[23]),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[7]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[8]_i_2 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[20]_i_4_n_15 ),
        .I1(\SHIFT_RIGHT_inferred__1/max_reg_723[12]_i_3_n_15 ),
        .I2(call_ret_reg_708_pp0_iter9_reg_1[2]),
        .I3(\SHIFT_RIGHT_inferred__1/max_reg_723[16]_i_4_n_15 ),
        .I4(call_ret_reg_708_pp0_iter9_reg_1[3]),
        .I5(\SHIFT_RIGHT_inferred__1/max_reg_723[8]_i_3_n_15 ),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[8]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[8]_i_3 
       (.I0(mul_ln120_reg_718[8]),
        .I1(mul_ln120_reg_718[40]),
        .I2(call_ret_reg_708_pp0_iter9_reg_1[4]),
        .I3(mul_ln120_reg_718[56]),
        .I4(call_ret_reg_708_pp0_iter9_reg_1[5]),
        .I5(mul_ln120_reg_718[24]),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[8]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[9]_i_2 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[21]_i_4_n_15 ),
        .I1(\SHIFT_RIGHT_inferred__1/max_reg_723[13]_i_3_n_15 ),
        .I2(call_ret_reg_708_pp0_iter9_reg_1[2]),
        .I3(\SHIFT_RIGHT_inferred__1/max_reg_723[17]_i_4_n_15 ),
        .I4(call_ret_reg_708_pp0_iter9_reg_1[3]),
        .I5(\SHIFT_RIGHT_inferred__1/max_reg_723[9]_i_3_n_15 ),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[9]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \SHIFT_RIGHT_inferred__1/max_reg_723[9]_i_3 
       (.I0(mul_ln120_reg_718[9]),
        .I1(mul_ln120_reg_718[41]),
        .I2(call_ret_reg_708_pp0_iter9_reg_1[4]),
        .I3(mul_ln120_reg_718[57]),
        .I4(call_ret_reg_708_pp0_iter9_reg_1[5]),
        .I5(mul_ln120_reg_718[25]),
        .O(\SHIFT_RIGHT_inferred__1/max_reg_723[9]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'h00000000B8B8BB88)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[0]_i_1 
       (.I0(\SHIFT_RIGHT_inferred__4/res_reg_683[1]_i_2_n_15 ),
        .I1(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[0]),
        .I2(\res_reg_683[2]_i_2_n_15 ),
        .I3(\res_reg_683[0]_i_2_n_15 ),
        .I4(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[1]),
        .I5(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[6]),
        .O(res_fu_402_p1[0]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[0]_i_3 
       (.I0(mul_ln110_reg_678[0]),
        .I1(mul_ln110_reg_678[32]),
        .I2(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[4]),
        .I3(mul_ln110_reg_678[48]),
        .I4(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[5]),
        .I5(mul_ln110_reg_678[16]),
        .O(\SHIFT_RIGHT_inferred__4/res_reg_683[0]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[10]_i_2 
       (.I0(\SHIFT_RIGHT_inferred__4/res_reg_683[22]_i_4_n_15 ),
        .I1(\SHIFT_RIGHT_inferred__4/res_reg_683[14]_i_3_n_15 ),
        .I2(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[2]),
        .I3(\SHIFT_RIGHT_inferred__4/res_reg_683[18]_i_4_n_15 ),
        .I4(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[3]),
        .I5(\SHIFT_RIGHT_inferred__4/res_reg_683[10]_i_3_n_15 ),
        .O(\SHIFT_RIGHT_inferred__4/res_reg_683[10]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[10]_i_3 
       (.I0(mul_ln110_reg_678[10]),
        .I1(mul_ln110_reg_678[42]),
        .I2(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[4]),
        .I3(mul_ln110_reg_678[58]),
        .I4(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[5]),
        .I5(mul_ln110_reg_678[26]),
        .O(\SHIFT_RIGHT_inferred__4/res_reg_683[10]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[11]_i_2 
       (.I0(\SHIFT_RIGHT_inferred__4/res_reg_683[13]_i_3_n_15 ),
        .I1(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[1]),
        .I2(\SHIFT_RIGHT_inferred__4/res_reg_683[11]_i_3_n_15 ),
        .O(\SHIFT_RIGHT_inferred__4/res_reg_683[11]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[11]_i_3 
       (.I0(\SHIFT_RIGHT_inferred__4/res_reg_683[23]_i_4_n_15 ),
        .I1(\SHIFT_RIGHT_inferred__4/res_reg_683[15]_i_4_n_15 ),
        .I2(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[2]),
        .I3(\SHIFT_RIGHT_inferred__4/res_reg_683[19]_i_4_n_15 ),
        .I4(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[3]),
        .I5(\SHIFT_RIGHT_inferred__4/res_reg_683[11]_i_4_n_15 ),
        .O(\SHIFT_RIGHT_inferred__4/res_reg_683[11]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[11]_i_4 
       (.I0(mul_ln110_reg_678[11]),
        .I1(mul_ln110_reg_678[43]),
        .I2(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[4]),
        .I3(mul_ln110_reg_678[59]),
        .I4(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[5]),
        .I5(mul_ln110_reg_678[27]),
        .O(\SHIFT_RIGHT_inferred__4/res_reg_683[11]_i_4_n_15 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[12]_i_2 
       (.I0(\SHIFT_RIGHT_inferred__4/res_reg_683[16]_i_3_n_15 ),
        .I1(\SHIFT_RIGHT_inferred__4/res_reg_683[16]_i_4_n_15 ),
        .I2(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[2]),
        .I3(\SHIFT_RIGHT_inferred__4/res_reg_683[20]_i_4_n_15 ),
        .I4(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[3]),
        .I5(\SHIFT_RIGHT_inferred__4/res_reg_683[12]_i_3_n_15 ),
        .O(\SHIFT_RIGHT_inferred__4/res_reg_683[12]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[12]_i_3 
       (.I0(mul_ln110_reg_678[12]),
        .I1(mul_ln110_reg_678[44]),
        .I2(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[4]),
        .I3(mul_ln110_reg_678[60]),
        .I4(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[5]),
        .I5(mul_ln110_reg_678[28]),
        .O(\SHIFT_RIGHT_inferred__4/res_reg_683[12]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[13]_i_2 
       (.I0(\SHIFT_RIGHT_inferred__4/res_reg_683[15]_i_3_n_15 ),
        .I1(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[1]),
        .I2(\SHIFT_RIGHT_inferred__4/res_reg_683[13]_i_3_n_15 ),
        .O(\SHIFT_RIGHT_inferred__4/res_reg_683[13]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[13]_i_3 
       (.I0(\SHIFT_RIGHT_inferred__4/res_reg_683[25]_i_4_n_15 ),
        .I1(\SHIFT_RIGHT_inferred__4/res_reg_683[17]_i_4_n_15 ),
        .I2(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[2]),
        .I3(\SHIFT_RIGHT_inferred__4/res_reg_683[21]_i_4_n_15 ),
        .I4(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[3]),
        .I5(\SHIFT_RIGHT_inferred__4/res_reg_683[13]_i_4_n_15 ),
        .O(\SHIFT_RIGHT_inferred__4/res_reg_683[13]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[13]_i_4 
       (.I0(mul_ln110_reg_678[13]),
        .I1(mul_ln110_reg_678[45]),
        .I2(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[4]),
        .I3(mul_ln110_reg_678[61]),
        .I4(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[5]),
        .I5(mul_ln110_reg_678[29]),
        .O(\SHIFT_RIGHT_inferred__4/res_reg_683[13]_i_4_n_15 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[14]_i_2 
       (.I0(\SHIFT_RIGHT_inferred__4/res_reg_683[18]_i_3_n_15 ),
        .I1(\SHIFT_RIGHT_inferred__4/res_reg_683[18]_i_4_n_15 ),
        .I2(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[2]),
        .I3(\SHIFT_RIGHT_inferred__4/res_reg_683[22]_i_4_n_15 ),
        .I4(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[3]),
        .I5(\SHIFT_RIGHT_inferred__4/res_reg_683[14]_i_3_n_15 ),
        .O(\SHIFT_RIGHT_inferred__4/res_reg_683[14]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[14]_i_3 
       (.I0(mul_ln110_reg_678[14]),
        .I1(mul_ln110_reg_678[46]),
        .I2(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[4]),
        .I3(mul_ln110_reg_678[62]),
        .I4(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[5]),
        .I5(mul_ln110_reg_678[30]),
        .O(\SHIFT_RIGHT_inferred__4/res_reg_683[14]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[15]_i_2 
       (.I0(\SHIFT_RIGHT_inferred__4/res_reg_683[17]_i_3_n_15 ),
        .I1(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[1]),
        .I2(\SHIFT_RIGHT_inferred__4/res_reg_683[15]_i_3_n_15 ),
        .O(\SHIFT_RIGHT_inferred__4/res_reg_683[15]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[15]_i_3 
       (.I0(\SHIFT_RIGHT_inferred__4/res_reg_683[27]_i_6_n_15 ),
        .I1(\SHIFT_RIGHT_inferred__4/res_reg_683[19]_i_4_n_15 ),
        .I2(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[2]),
        .I3(\SHIFT_RIGHT_inferred__4/res_reg_683[23]_i_4_n_15 ),
        .I4(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[3]),
        .I5(\SHIFT_RIGHT_inferred__4/res_reg_683[15]_i_4_n_15 ),
        .O(\SHIFT_RIGHT_inferred__4/res_reg_683[15]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[15]_i_4 
       (.I0(mul_ln110_reg_678[15]),
        .I1(mul_ln110_reg_678[47]),
        .I2(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[4]),
        .I3(mul_ln110_reg_678[63]),
        .I4(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[5]),
        .I5(mul_ln110_reg_678[31]),
        .O(\SHIFT_RIGHT_inferred__4/res_reg_683[15]_i_4_n_15 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[16]_i_2 
       (.I0(\SHIFT_RIGHT_inferred__4/res_reg_683[20]_i_3_n_15 ),
        .I1(\SHIFT_RIGHT_inferred__4/res_reg_683[20]_i_4_n_15 ),
        .I2(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[2]),
        .I3(\SHIFT_RIGHT_inferred__4/res_reg_683[16]_i_3_n_15 ),
        .I4(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[3]),
        .I5(\SHIFT_RIGHT_inferred__4/res_reg_683[16]_i_4_n_15 ),
        .O(\SHIFT_RIGHT_inferred__4/res_reg_683[16]_i_2_n_15 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[16]_i_3 
       (.I0(mul_ln110_reg_678[40]),
        .I1(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[4]),
        .I2(mul_ln110_reg_678[56]),
        .I3(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[5]),
        .I4(mul_ln110_reg_678[24]),
        .O(\SHIFT_RIGHT_inferred__4/res_reg_683[16]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[16]_i_4 
       (.I0(mul_ln110_reg_678[32]),
        .I1(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[4]),
        .I2(mul_ln110_reg_678[48]),
        .I3(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[5]),
        .I4(mul_ln110_reg_678[16]),
        .O(\SHIFT_RIGHT_inferred__4/res_reg_683[16]_i_4_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[17]_i_2 
       (.I0(\SHIFT_RIGHT_inferred__4/res_reg_683[19]_i_3_n_15 ),
        .I1(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[1]),
        .I2(\SHIFT_RIGHT_inferred__4/res_reg_683[17]_i_3_n_15 ),
        .O(\SHIFT_RIGHT_inferred__4/res_reg_683[17]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[17]_i_3 
       (.I0(\SHIFT_RIGHT_inferred__4/res_reg_683[29]_i_4_n_15 ),
        .I1(\SHIFT_RIGHT_inferred__4/res_reg_683[21]_i_4_n_15 ),
        .I2(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[2]),
        .I3(\SHIFT_RIGHT_inferred__4/res_reg_683[25]_i_4_n_15 ),
        .I4(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[3]),
        .I5(\SHIFT_RIGHT_inferred__4/res_reg_683[17]_i_4_n_15 ),
        .O(\SHIFT_RIGHT_inferred__4/res_reg_683[17]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[17]_i_4 
       (.I0(mul_ln110_reg_678[33]),
        .I1(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[4]),
        .I2(mul_ln110_reg_678[49]),
        .I3(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[5]),
        .I4(mul_ln110_reg_678[17]),
        .O(\SHIFT_RIGHT_inferred__4/res_reg_683[17]_i_4_n_15 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[18]_i_2 
       (.I0(\SHIFT_RIGHT_inferred__4/res_reg_683[22]_i_3_n_15 ),
        .I1(\SHIFT_RIGHT_inferred__4/res_reg_683[22]_i_4_n_15 ),
        .I2(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[2]),
        .I3(\SHIFT_RIGHT_inferred__4/res_reg_683[18]_i_3_n_15 ),
        .I4(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[3]),
        .I5(\SHIFT_RIGHT_inferred__4/res_reg_683[18]_i_4_n_15 ),
        .O(\SHIFT_RIGHT_inferred__4/res_reg_683[18]_i_2_n_15 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[18]_i_3 
       (.I0(mul_ln110_reg_678[42]),
        .I1(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[4]),
        .I2(mul_ln110_reg_678[58]),
        .I3(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[5]),
        .I4(mul_ln110_reg_678[26]),
        .O(\SHIFT_RIGHT_inferred__4/res_reg_683[18]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[18]_i_4 
       (.I0(mul_ln110_reg_678[34]),
        .I1(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[4]),
        .I2(mul_ln110_reg_678[50]),
        .I3(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[5]),
        .I4(mul_ln110_reg_678[18]),
        .O(\SHIFT_RIGHT_inferred__4/res_reg_683[18]_i_4_n_15 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[19]_i_3 
       (.I0(\SHIFT_RIGHT_inferred__4/res_reg_683[27]_i_5_n_15 ),
        .I1(\SHIFT_RIGHT_inferred__4/res_reg_683[23]_i_4_n_15 ),
        .I2(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[2]),
        .I3(\SHIFT_RIGHT_inferred__4/res_reg_683[27]_i_6_n_15 ),
        .I4(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[3]),
        .I5(\SHIFT_RIGHT_inferred__4/res_reg_683[19]_i_4_n_15 ),
        .O(\SHIFT_RIGHT_inferred__4/res_reg_683[19]_i_3_n_15 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[19]_i_4 
       (.I0(mul_ln110_reg_678[35]),
        .I1(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[4]),
        .I2(mul_ln110_reg_678[51]),
        .I3(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[5]),
        .I4(mul_ln110_reg_678[19]),
        .O(\SHIFT_RIGHT_inferred__4/res_reg_683[19]_i_4_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[1]_i_2 
       (.I0(\SHIFT_RIGHT_inferred__4/res_reg_683[3]_i_3_n_15 ),
        .I1(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[1]),
        .I2(\SHIFT_RIGHT_inferred__4/res_reg_683[1]_i_3_n_15 ),
        .O(\SHIFT_RIGHT_inferred__4/res_reg_683[1]_i_2_n_15 ));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[1]_i_3 
       (.I0(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[3]),
        .I1(\SHIFT_RIGHT_inferred__4/res_reg_683[1]_i_4_n_15 ),
        .I2(\SHIFT_RIGHT_inferred__4/res_reg_683[9]_i_4_n_15 ),
        .I3(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[2]),
        .I4(\SHIFT_RIGHT_inferred__4/res_reg_683[5]_i_4_n_15 ),
        .O(\SHIFT_RIGHT_inferred__4/res_reg_683[1]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[1]_i_4 
       (.I0(mul_ln110_reg_678[1]),
        .I1(mul_ln110_reg_678[33]),
        .I2(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[4]),
        .I3(mul_ln110_reg_678[49]),
        .I4(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[5]),
        .I5(mul_ln110_reg_678[17]),
        .O(\SHIFT_RIGHT_inferred__4/res_reg_683[1]_i_4_n_15 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[20]_i_3 
       (.I0(mul_ln110_reg_678[44]),
        .I1(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[4]),
        .I2(mul_ln110_reg_678[60]),
        .I3(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[5]),
        .I4(mul_ln110_reg_678[28]),
        .O(\SHIFT_RIGHT_inferred__4/res_reg_683[20]_i_3_n_15 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[20]_i_4 
       (.I0(mul_ln110_reg_678[36]),
        .I1(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[4]),
        .I2(mul_ln110_reg_678[52]),
        .I3(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[5]),
        .I4(mul_ln110_reg_678[20]),
        .O(\SHIFT_RIGHT_inferred__4/res_reg_683[20]_i_4_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[21]_i_3 
       (.I0(\SHIFT_RIGHT_inferred__4/res_reg_683[29]_i_4_n_15 ),
        .I1(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[3]),
        .I2(\SHIFT_RIGHT_inferred__4/res_reg_683[21]_i_4_n_15 ),
        .O(\SHIFT_RIGHT_inferred__4/res_reg_683[21]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[21]_i_4 
       (.I0(mul_ln110_reg_678[37]),
        .I1(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[4]),
        .I2(mul_ln110_reg_678[53]),
        .I3(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[5]),
        .I4(mul_ln110_reg_678[21]),
        .O(\SHIFT_RIGHT_inferred__4/res_reg_683[21]_i_4_n_15 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[22]_i_3 
       (.I0(mul_ln110_reg_678[46]),
        .I1(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[4]),
        .I2(mul_ln110_reg_678[62]),
        .I3(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[5]),
        .I4(mul_ln110_reg_678[30]),
        .O(\SHIFT_RIGHT_inferred__4/res_reg_683[22]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[22]_i_4 
       (.I0(mul_ln110_reg_678[38]),
        .I1(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[4]),
        .I2(mul_ln110_reg_678[54]),
        .I3(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[5]),
        .I4(mul_ln110_reg_678[22]),
        .O(\SHIFT_RIGHT_inferred__4/res_reg_683[22]_i_4_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[23]_i_3 
       (.I0(\SHIFT_RIGHT_inferred__4/res_reg_683[27]_i_5_n_15 ),
        .I1(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[3]),
        .I2(\SHIFT_RIGHT_inferred__4/res_reg_683[23]_i_4_n_15 ),
        .O(\SHIFT_RIGHT_inferred__4/res_reg_683[23]_i_3_n_15 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[23]_i_4 
       (.I0(mul_ln110_reg_678[39]),
        .I1(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[4]),
        .I2(mul_ln110_reg_678[55]),
        .I3(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[5]),
        .I4(mul_ln110_reg_678[23]),
        .O(\SHIFT_RIGHT_inferred__4/res_reg_683[23]_i_4_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[24]_i_2 
       (.I0(\SHIFT_RIGHT_inferred__4/res_reg_683[28]_i_3_n_15 ),
        .I1(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[2]),
        .I2(\SHIFT_RIGHT_inferred__4/res_reg_683[24]_i_3_n_15 ),
        .O(\SHIFT_RIGHT_inferred__4/res_reg_683[24]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h00ACFFFF00AC0000)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[24]_i_3 
       (.I0(mul_ln110_reg_678[48]),
        .I1(mul_ln110_reg_678[32]),
        .I2(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[4]),
        .I3(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[5]),
        .I4(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[3]),
        .I5(\SHIFT_RIGHT_inferred__4/res_reg_683[16]_i_3_n_15 ),
        .O(\SHIFT_RIGHT_inferred__4/res_reg_683[24]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'h00ACFFFF00AC0000)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[25]_i_3 
       (.I0(mul_ln110_reg_678[49]),
        .I1(mul_ln110_reg_678[33]),
        .I2(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[4]),
        .I3(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[5]),
        .I4(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[3]),
        .I5(\SHIFT_RIGHT_inferred__4/res_reg_683[25]_i_4_n_15 ),
        .O(\SHIFT_RIGHT_inferred__4/res_reg_683[25]_i_3_n_15 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[25]_i_4 
       (.I0(mul_ln110_reg_678[41]),
        .I1(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[4]),
        .I2(mul_ln110_reg_678[57]),
        .I3(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[5]),
        .I4(mul_ln110_reg_678[25]),
        .O(\SHIFT_RIGHT_inferred__4/res_reg_683[25]_i_4_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[26]_i_2 
       (.I0(\SHIFT_RIGHT_inferred__4/res_reg_683[30]_i_7_n_15 ),
        .I1(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[2]),
        .I2(\SHIFT_RIGHT_inferred__4/res_reg_683[26]_i_3_n_15 ),
        .O(\SHIFT_RIGHT_inferred__4/res_reg_683[26]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h00ACFFFF00AC0000)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[26]_i_3 
       (.I0(mul_ln110_reg_678[50]),
        .I1(mul_ln110_reg_678[34]),
        .I2(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[4]),
        .I3(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[5]),
        .I4(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[3]),
        .I5(\SHIFT_RIGHT_inferred__4/res_reg_683[18]_i_3_n_15 ),
        .O(\SHIFT_RIGHT_inferred__4/res_reg_683[26]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'h00F000CCAAAAAAAA)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[27]_i_3 
       (.I0(\SHIFT_RIGHT_inferred__4/res_reg_683[27]_i_5_n_15 ),
        .I1(mul_ln110_reg_678[39]),
        .I2(mul_ln110_reg_678[55]),
        .I3(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[5]),
        .I4(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[4]),
        .I5(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[3]),
        .O(\SHIFT_RIGHT_inferred__4/res_reg_683[27]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'h00ACFFFF00AC0000)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[27]_i_4 
       (.I0(mul_ln110_reg_678[51]),
        .I1(mul_ln110_reg_678[35]),
        .I2(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[4]),
        .I3(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[5]),
        .I4(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[3]),
        .I5(\SHIFT_RIGHT_inferred__4/res_reg_683[27]_i_6_n_15 ),
        .O(\SHIFT_RIGHT_inferred__4/res_reg_683[27]_i_4_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[27]_i_5 
       (.I0(mul_ln110_reg_678[47]),
        .I1(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[4]),
        .I2(mul_ln110_reg_678[63]),
        .I3(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[5]),
        .I4(mul_ln110_reg_678[31]),
        .O(\SHIFT_RIGHT_inferred__4/res_reg_683[27]_i_5_n_15 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[27]_i_6 
       (.I0(mul_ln110_reg_678[43]),
        .I1(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[4]),
        .I2(mul_ln110_reg_678[59]),
        .I3(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[5]),
        .I4(mul_ln110_reg_678[27]),
        .O(\SHIFT_RIGHT_inferred__4/res_reg_683[27]_i_6_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[28]_i_2 
       (.I0(\SHIFT_RIGHT_inferred__4/res_reg_683[30]_i_6_n_15 ),
        .I1(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[2]),
        .I2(\SHIFT_RIGHT_inferred__4/res_reg_683[28]_i_3_n_15 ),
        .O(\SHIFT_RIGHT_inferred__4/res_reg_683[28]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h00ACFFFF00AC0000)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[28]_i_3 
       (.I0(mul_ln110_reg_678[52]),
        .I1(mul_ln110_reg_678[36]),
        .I2(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[4]),
        .I3(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[5]),
        .I4(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[3]),
        .I5(\SHIFT_RIGHT_inferred__4/res_reg_683[20]_i_3_n_15 ),
        .O(\SHIFT_RIGHT_inferred__4/res_reg_683[28]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'h00ACFFFF00AC0000)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[29]_i_3 
       (.I0(mul_ln110_reg_678[53]),
        .I1(mul_ln110_reg_678[37]),
        .I2(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[4]),
        .I3(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[5]),
        .I4(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[3]),
        .I5(\SHIFT_RIGHT_inferred__4/res_reg_683[29]_i_4_n_15 ),
        .O(\SHIFT_RIGHT_inferred__4/res_reg_683[29]_i_3_n_15 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[29]_i_4 
       (.I0(mul_ln110_reg_678[45]),
        .I1(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[4]),
        .I2(mul_ln110_reg_678[61]),
        .I3(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[5]),
        .I4(mul_ln110_reg_678[29]),
        .O(\SHIFT_RIGHT_inferred__4/res_reg_683[29]_i_4_n_15 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[2]_i_3 
       (.I0(mul_ln110_reg_678[2]),
        .I1(mul_ln110_reg_678[34]),
        .I2(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[4]),
        .I3(mul_ln110_reg_678[50]),
        .I4(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[5]),
        .I5(mul_ln110_reg_678[18]),
        .O(\SHIFT_RIGHT_inferred__4/res_reg_683[2]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'hEAAAFFFFEAAA0000)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[30]_i_2 
       (.I0(\SHIFT_RIGHT_inferred__4/res_reg_683[30]_i_4_n_15 ),
        .I1(mul_ln110_reg_678[60]),
        .I2(\SHIFT_RIGHT_inferred__4/res_reg_683[30]_i_5_n_15 ),
        .I3(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[3]),
        .I4(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[2]),
        .I5(\SHIFT_RIGHT_inferred__4/res_reg_683[30]_i_6_n_15 ),
        .O(\SHIFT_RIGHT_inferred__4/res_reg_683[30]_i_2_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[30]_i_3 
       (.I0(\SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_5_n_15 ),
        .I1(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[2]),
        .I2(\SHIFT_RIGHT_inferred__4/res_reg_683[30]_i_7_n_15 ),
        .O(\SHIFT_RIGHT_inferred__4/res_reg_683[30]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'h000000003030BB88)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[30]_i_4 
       (.I0(mul_ln110_reg_678[44]),
        .I1(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[3]),
        .I2(mul_ln110_reg_678[52]),
        .I3(mul_ln110_reg_678[36]),
        .I4(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[4]),
        .I5(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[5]),
        .O(\SHIFT_RIGHT_inferred__4/res_reg_683[30]_i_4_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[30]_i_5 
       (.I0(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[4]),
        .I1(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[5]),
        .O(\SHIFT_RIGHT_inferred__4/res_reg_683[30]_i_5_n_15 ));
  LUT6 #(
    .INIT(64'h00F000CCAAAAAAAA)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[30]_i_6 
       (.I0(\SHIFT_RIGHT_inferred__4/res_reg_683[30]_i_8_n_15 ),
        .I1(mul_ln110_reg_678[40]),
        .I2(mul_ln110_reg_678[56]),
        .I3(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[5]),
        .I4(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[4]),
        .I5(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[3]),
        .O(\SHIFT_RIGHT_inferred__4/res_reg_683[30]_i_6_n_15 ));
  LUT6 #(
    .INIT(64'h00ACFFFF00AC0000)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[30]_i_7 
       (.I0(mul_ln110_reg_678[54]),
        .I1(mul_ln110_reg_678[38]),
        .I2(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[4]),
        .I3(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[5]),
        .I4(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[3]),
        .I5(\SHIFT_RIGHT_inferred__4/res_reg_683[22]_i_3_n_15 ),
        .O(\SHIFT_RIGHT_inferred__4/res_reg_683[30]_i_7_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h00AC)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[30]_i_8 
       (.I0(mul_ln110_reg_678[48]),
        .I1(mul_ln110_reg_678[32]),
        .I2(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[4]),
        .I3(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[5]),
        .O(\SHIFT_RIGHT_inferred__4/res_reg_683[30]_i_8_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'h00AC)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_10 
       (.I0(mul_ln110_reg_678[50]),
        .I1(mul_ln110_reg_678[34]),
        .I2(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[4]),
        .I3(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[5]),
        .O(\SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_10_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h00AC)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_11 
       (.I0(mul_ln110_reg_678[54]),
        .I1(mul_ln110_reg_678[38]),
        .I2(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[4]),
        .I3(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[5]),
        .O(\SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_11_n_15 ));
  LUT6 #(
    .INIT(64'h000000003030BB88)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_12 
       (.I0(mul_ln110_reg_678[43]),
        .I1(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[3]),
        .I2(mul_ln110_reg_678[51]),
        .I3(mul_ln110_reg_678[35]),
        .I4(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[4]),
        .I5(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[5]),
        .O(\SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_12_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h00AC)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_13 
       (.I0(mul_ln110_reg_678[49]),
        .I1(mul_ln110_reg_678[33]),
        .I2(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[4]),
        .I3(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[5]),
        .O(\SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_13_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h00AC)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_14 
       (.I0(mul_ln110_reg_678[53]),
        .I1(mul_ln110_reg_678[37]),
        .I2(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[4]),
        .I3(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[5]),
        .O(\SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_14_n_15 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_2 
       (.I0(\SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_3_n_15 ),
        .I1(\SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_4_n_15 ),
        .I2(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[0]),
        .I3(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[6]),
        .O(res_fu_402_p1[31]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_3 
       (.I0(\SHIFT_RIGHT_inferred__4/res_reg_683[30]_i_2_n_15 ),
        .I1(\SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_5_n_15 ),
        .I2(\SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_6_n_15 ),
        .I3(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[1]),
        .I4(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[2]),
        .O(\SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_3_n_15 ));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_4 
       (.I0(\SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_7_n_15 ),
        .I1(\SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_8_n_15 ),
        .I2(\SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_9_n_15 ),
        .I3(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[1]),
        .I4(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[2]),
        .O(\SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_4_n_15 ));
  LUT6 #(
    .INIT(64'h00F000CCAAAAAAAA)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_5 
       (.I0(\SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_10_n_15 ),
        .I1(mul_ln110_reg_678[42]),
        .I2(mul_ln110_reg_678[58]),
        .I3(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[5]),
        .I4(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[4]),
        .I5(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[3]),
        .O(\SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_5_n_15 ));
  LUT6 #(
    .INIT(64'h00F000CCAAAAAAAA)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_6 
       (.I0(\SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_11_n_15 ),
        .I1(mul_ln110_reg_678[46]),
        .I2(mul_ln110_reg_678[62]),
        .I3(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[5]),
        .I4(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[4]),
        .I5(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[3]),
        .O(\SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_6_n_15 ));
  LUT6 #(
    .INIT(64'hEAAAFFFFEAAA0000)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_7 
       (.I0(\SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_12_n_15 ),
        .I1(mul_ln110_reg_678[59]),
        .I2(\SHIFT_RIGHT_inferred__4/res_reg_683[30]_i_5_n_15 ),
        .I3(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[3]),
        .I4(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[2]),
        .I5(\SHIFT_RIGHT_inferred__4/res_reg_683[27]_i_3_n_15 ),
        .O(\SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_7_n_15 ));
  LUT6 #(
    .INIT(64'h00F000CCAAAAAAAA)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_8 
       (.I0(\SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_13_n_15 ),
        .I1(mul_ln110_reg_678[41]),
        .I2(mul_ln110_reg_678[57]),
        .I3(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[5]),
        .I4(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[4]),
        .I5(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[3]),
        .O(\SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_8_n_15 ));
  LUT6 #(
    .INIT(64'h00F000CCAAAAAAAA)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_9 
       (.I0(\SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_14_n_15 ),
        .I1(mul_ln110_reg_678[45]),
        .I2(mul_ln110_reg_678[61]),
        .I3(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[5]),
        .I4(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[4]),
        .I5(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[3]),
        .O(\SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_9_n_15 ));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[3]_i_3 
       (.I0(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[3]),
        .I1(\SHIFT_RIGHT_inferred__4/res_reg_683[3]_i_4_n_15 ),
        .I2(\SHIFT_RIGHT_inferred__4/res_reg_683[11]_i_4_n_15 ),
        .I3(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[2]),
        .I4(\SHIFT_RIGHT_inferred__4/res_reg_683[7]_i_4_n_15 ),
        .O(\SHIFT_RIGHT_inferred__4/res_reg_683[3]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[3]_i_4 
       (.I0(mul_ln110_reg_678[3]),
        .I1(mul_ln110_reg_678[35]),
        .I2(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[4]),
        .I3(mul_ln110_reg_678[51]),
        .I4(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[5]),
        .I5(mul_ln110_reg_678[19]),
        .O(\SHIFT_RIGHT_inferred__4/res_reg_683[3]_i_4_n_15 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[4]_i_3 
       (.I0(mul_ln110_reg_678[4]),
        .I1(mul_ln110_reg_678[36]),
        .I2(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[4]),
        .I3(mul_ln110_reg_678[52]),
        .I4(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[5]),
        .I5(mul_ln110_reg_678[20]),
        .O(\SHIFT_RIGHT_inferred__4/res_reg_683[4]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[5]_i_3 
       (.I0(\SHIFT_RIGHT_inferred__4/res_reg_683[17]_i_4_n_15 ),
        .I1(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[3]),
        .I2(\SHIFT_RIGHT_inferred__4/res_reg_683[9]_i_4_n_15 ),
        .O(\SHIFT_RIGHT_inferred__4/res_reg_683[5]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[5]_i_4 
       (.I0(\SHIFT_RIGHT_inferred__4/res_reg_683[13]_i_4_n_15 ),
        .I1(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[3]),
        .I2(\SHIFT_RIGHT_inferred__4/res_reg_683[5]_i_5_n_15 ),
        .O(\SHIFT_RIGHT_inferred__4/res_reg_683[5]_i_4_n_15 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[5]_i_5 
       (.I0(mul_ln110_reg_678[5]),
        .I1(mul_ln110_reg_678[37]),
        .I2(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[4]),
        .I3(mul_ln110_reg_678[53]),
        .I4(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[5]),
        .I5(mul_ln110_reg_678[21]),
        .O(\SHIFT_RIGHT_inferred__4/res_reg_683[5]_i_5_n_15 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[6]_i_3 
       (.I0(mul_ln110_reg_678[6]),
        .I1(mul_ln110_reg_678[38]),
        .I2(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[4]),
        .I3(mul_ln110_reg_678[54]),
        .I4(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[5]),
        .I5(mul_ln110_reg_678[22]),
        .O(\SHIFT_RIGHT_inferred__4/res_reg_683[6]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[7]_i_3 
       (.I0(\SHIFT_RIGHT_inferred__4/res_reg_683[19]_i_4_n_15 ),
        .I1(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[3]),
        .I2(\SHIFT_RIGHT_inferred__4/res_reg_683[11]_i_4_n_15 ),
        .O(\SHIFT_RIGHT_inferred__4/res_reg_683[7]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[7]_i_4 
       (.I0(\SHIFT_RIGHT_inferred__4/res_reg_683[15]_i_4_n_15 ),
        .I1(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[3]),
        .I2(\SHIFT_RIGHT_inferred__4/res_reg_683[7]_i_5_n_15 ),
        .O(\SHIFT_RIGHT_inferred__4/res_reg_683[7]_i_4_n_15 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[7]_i_5 
       (.I0(mul_ln110_reg_678[7]),
        .I1(mul_ln110_reg_678[39]),
        .I2(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[4]),
        .I3(mul_ln110_reg_678[55]),
        .I4(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[5]),
        .I5(mul_ln110_reg_678[23]),
        .O(\SHIFT_RIGHT_inferred__4/res_reg_683[7]_i_5_n_15 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[8]_i_2 
       (.I0(\SHIFT_RIGHT_inferred__4/res_reg_683[20]_i_4_n_15 ),
        .I1(\SHIFT_RIGHT_inferred__4/res_reg_683[12]_i_3_n_15 ),
        .I2(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[2]),
        .I3(\SHIFT_RIGHT_inferred__4/res_reg_683[16]_i_4_n_15 ),
        .I4(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[3]),
        .I5(\SHIFT_RIGHT_inferred__4/res_reg_683[8]_i_3_n_15 ),
        .O(\SHIFT_RIGHT_inferred__4/res_reg_683[8]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[8]_i_3 
       (.I0(mul_ln110_reg_678[8]),
        .I1(mul_ln110_reg_678[40]),
        .I2(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[4]),
        .I3(mul_ln110_reg_678[56]),
        .I4(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[5]),
        .I5(mul_ln110_reg_678[24]),
        .O(\SHIFT_RIGHT_inferred__4/res_reg_683[8]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[9]_i_2 
       (.I0(\SHIFT_RIGHT_inferred__4/res_reg_683[11]_i_3_n_15 ),
        .I1(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[1]),
        .I2(\SHIFT_RIGHT_inferred__4/res_reg_683[9]_i_3_n_15 ),
        .O(\SHIFT_RIGHT_inferred__4/res_reg_683[9]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[9]_i_3 
       (.I0(\SHIFT_RIGHT_inferred__4/res_reg_683[21]_i_4_n_15 ),
        .I1(\SHIFT_RIGHT_inferred__4/res_reg_683[13]_i_4_n_15 ),
        .I2(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[2]),
        .I3(\SHIFT_RIGHT_inferred__4/res_reg_683[17]_i_4_n_15 ),
        .I4(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[3]),
        .I5(\SHIFT_RIGHT_inferred__4/res_reg_683[9]_i_4_n_15 ),
        .O(\SHIFT_RIGHT_inferred__4/res_reg_683[9]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \SHIFT_RIGHT_inferred__4/res_reg_683[9]_i_4 
       (.I0(mul_ln110_reg_678[9]),
        .I1(mul_ln110_reg_678[41]),
        .I2(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[4]),
        .I3(mul_ln110_reg_678[57]),
        .I4(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[5]),
        .I5(mul_ln110_reg_678[25]),
        .O(\SHIFT_RIGHT_inferred__4/res_reg_683[9]_i_4_n_15 ));
  LUT6 #(
    .INIT(64'hF200F2AAF255F2FF)) 
    \a1_reg_651[0]_i_1 
       (.I0(sext_ln100_cast_reg_538[1]),
        .I1(\a1_reg_651[3]_i_2_n_15 ),
        .I2(\a1_reg_651[1]_i_2_n_15 ),
        .I3(sext_ln100_cast_reg_538[0]),
        .I4(\a1_reg_651[2]_i_2_n_15 ),
        .I5(\a1_reg_651[0]_i_2_n_15 ),
        .O(\a1_reg_651[0]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'h0202030302020003)) 
    \a1_reg_651[0]_i_2 
       (.I0(\a1_reg_651[4]_i_3_n_15 ),
        .I1(\a1_reg_651[0]_i_3_n_15 ),
        .I2(\a1_reg_651[0]_i_4_n_15 ),
        .I3(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I4(sext_ln100_cast_reg_538[2]),
        .I5(\a1_reg_651[8]_i_3_n_15 ),
        .O(\a1_reg_651[0]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h0000030200000002)) 
    \a1_reg_651[0]_i_3 
       (.I0(mul_ln104_reg_646[0]),
        .I1(sext_ln100_cast_reg_538[2]),
        .I2(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I3(sext_ln100_cast_reg_538[5]),
        .I4(sext_ln100_cast_reg_538[4]),
        .I5(mul_ln104_reg_646[32]),
        .O(\a1_reg_651[0]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'h0302000000020000)) 
    \a1_reg_651[0]_i_4 
       (.I0(mul_ln104_reg_646[16]),
        .I1(sext_ln100_cast_reg_538[2]),
        .I2(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I3(sext_ln100_cast_reg_538[5]),
        .I4(sext_ln100_cast_reg_538[4]),
        .I5(mul_ln104_reg_646[48]),
        .O(\a1_reg_651[0]_i_4_n_15 ));
  LUT6 #(
    .INIT(64'h0530F530053FF53F)) 
    \a1_reg_651[10]_i_1 
       (.I0(\a1_reg_651[12]_i_2_n_15 ),
        .I1(\a1_reg_651[11]_i_2_n_15 ),
        .I2(sext_ln100_cast_reg_538[0]),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(\a1_reg_651[13]_i_2_n_15 ),
        .I5(\a1_reg_651[10]_i_2_n_15 ),
        .O(\a1_reg_651[10]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \a1_reg_651[10]_i_2 
       (.I0(\a1_reg_651[18]_i_3_n_15 ),
        .I1(\a1_reg_651[14]_i_3_n_15 ),
        .I2(sext_ln100_cast_reg_538[2]),
        .I3(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I4(\a1_reg_651[22]_i_3_n_15 ),
        .I5(\a1_reg_651[10]_i_3_n_15 ),
        .O(\a1_reg_651[10]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h0F3355000F3355FF)) 
    \a1_reg_651[10]_i_3 
       (.I0(mul_ln104_reg_646[42]),
        .I1(mul_ln104_reg_646[26]),
        .I2(mul_ln104_reg_646[58]),
        .I3(sext_ln100_cast_reg_538[5]),
        .I4(sext_ln100_cast_reg_538[4]),
        .I5(mul_ln104_reg_646[10]),
        .O(\a1_reg_651[10]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'h0035F0350F35FF35)) 
    \a1_reg_651[11]_i_1 
       (.I0(\a1_reg_651[11]_i_2_n_15 ),
        .I1(\a1_reg_651[12]_i_2_n_15 ),
        .I2(sext_ln100_cast_reg_538[0]),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(\a1_reg_651[14]_i_2_n_15 ),
        .I5(\a1_reg_651[13]_i_2_n_15 ),
        .O(\a1_reg_651[11]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \a1_reg_651[11]_i_2 
       (.I0(\a1_reg_651[19]_i_3_n_15 ),
        .I1(\a1_reg_651[15]_i_3_n_15 ),
        .I2(sext_ln100_cast_reg_538[2]),
        .I3(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I4(\a1_reg_651[23]_i_3_n_15 ),
        .I5(\a1_reg_651[11]_i_3_n_15 ),
        .O(\a1_reg_651[11]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h0F3355000F3355FF)) 
    \a1_reg_651[11]_i_3 
       (.I0(mul_ln104_reg_646[43]),
        .I1(mul_ln104_reg_646[27]),
        .I2(mul_ln104_reg_646[59]),
        .I3(sext_ln100_cast_reg_538[5]),
        .I4(sext_ln100_cast_reg_538[4]),
        .I5(mul_ln104_reg_646[11]),
        .O(\a1_reg_651[11]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'h0530F530053FF53F)) 
    \a1_reg_651[12]_i_1 
       (.I0(\a1_reg_651[14]_i_2_n_15 ),
        .I1(\a1_reg_651[13]_i_2_n_15 ),
        .I2(sext_ln100_cast_reg_538[0]),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(\a1_reg_651[15]_i_2_n_15 ),
        .I5(\a1_reg_651[12]_i_2_n_15 ),
        .O(\a1_reg_651[12]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hACFFAC0FACF0AC00)) 
    \a1_reg_651[12]_i_2 
       (.I0(\a1_reg_651[24]_i_3_n_15 ),
        .I1(\a1_reg_651[20]_i_3_n_15 ),
        .I2(sext_ln100_cast_reg_538[2]),
        .I3(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I4(\a1_reg_651[16]_i_3_n_15 ),
        .I5(\a1_reg_651[12]_i_3_n_15 ),
        .O(\a1_reg_651[12]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h0F3355000F3355FF)) 
    \a1_reg_651[12]_i_3 
       (.I0(mul_ln104_reg_646[44]),
        .I1(mul_ln104_reg_646[28]),
        .I2(mul_ln104_reg_646[60]),
        .I3(sext_ln100_cast_reg_538[5]),
        .I4(sext_ln100_cast_reg_538[4]),
        .I5(mul_ln104_reg_646[12]),
        .O(\a1_reg_651[12]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'h0035F0350F35FF35)) 
    \a1_reg_651[13]_i_1 
       (.I0(\a1_reg_651[13]_i_2_n_15 ),
        .I1(\a1_reg_651[14]_i_2_n_15 ),
        .I2(sext_ln100_cast_reg_538[0]),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(\a1_reg_651[16]_i_2_n_15 ),
        .I5(\a1_reg_651[15]_i_2_n_15 ),
        .O(\a1_reg_651[13]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hACFFAC0FACF0AC00)) 
    \a1_reg_651[13]_i_2 
       (.I0(\a1_reg_651[25]_i_3_n_15 ),
        .I1(\a1_reg_651[21]_i_3_n_15 ),
        .I2(sext_ln100_cast_reg_538[2]),
        .I3(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I4(\a1_reg_651[17]_i_3_n_15 ),
        .I5(\a1_reg_651[13]_i_3_n_15 ),
        .O(\a1_reg_651[13]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h0F3355000F3355FF)) 
    \a1_reg_651[13]_i_3 
       (.I0(mul_ln104_reg_646[45]),
        .I1(mul_ln104_reg_646[29]),
        .I2(mul_ln104_reg_646[61]),
        .I3(sext_ln100_cast_reg_538[5]),
        .I4(sext_ln100_cast_reg_538[4]),
        .I5(mul_ln104_reg_646[13]),
        .O(\a1_reg_651[13]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'h50305F30503F5F3F)) 
    \a1_reg_651[14]_i_1 
       (.I0(\a1_reg_651[17]_i_2_n_15 ),
        .I1(\a1_reg_651[16]_i_2_n_15 ),
        .I2(sext_ln100_cast_reg_538[1]),
        .I3(sext_ln100_cast_reg_538[0]),
        .I4(\a1_reg_651[15]_i_2_n_15 ),
        .I5(\a1_reg_651[14]_i_2_n_15 ),
        .O(\a1_reg_651[14]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \a1_reg_651[14]_i_2 
       (.I0(\a1_reg_651[22]_i_3_n_15 ),
        .I1(\a1_reg_651[18]_i_3_n_15 ),
        .I2(sext_ln100_cast_reg_538[2]),
        .I3(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I4(\a1_reg_651[26]_i_3_n_15 ),
        .I5(\a1_reg_651[14]_i_3_n_15 ),
        .O(\a1_reg_651[14]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h0F3355000F3355FF)) 
    \a1_reg_651[14]_i_3 
       (.I0(mul_ln104_reg_646[46]),
        .I1(mul_ln104_reg_646[30]),
        .I2(mul_ln104_reg_646[62]),
        .I3(sext_ln100_cast_reg_538[5]),
        .I4(sext_ln100_cast_reg_538[4]),
        .I5(mul_ln104_reg_646[14]),
        .O(\a1_reg_651[14]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'h0530F530053FF53F)) 
    \a1_reg_651[15]_i_1 
       (.I0(\a1_reg_651[17]_i_2_n_15 ),
        .I1(\a1_reg_651[16]_i_2_n_15 ),
        .I2(sext_ln100_cast_reg_538[0]),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(\a1_reg_651[18]_i_2_n_15 ),
        .I5(\a1_reg_651[15]_i_2_n_15 ),
        .O(\a1_reg_651[15]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \a1_reg_651[15]_i_2 
       (.I0(\a1_reg_651[23]_i_3_n_15 ),
        .I1(\a1_reg_651[19]_i_3_n_15 ),
        .I2(sext_ln100_cast_reg_538[2]),
        .I3(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I4(\a1_reg_651[27]_i_3_n_15 ),
        .I5(\a1_reg_651[15]_i_3_n_15 ),
        .O(\a1_reg_651[15]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h0F3355000F3355FF)) 
    \a1_reg_651[15]_i_3 
       (.I0(mul_ln104_reg_646[47]),
        .I1(mul_ln104_reg_646[31]),
        .I2(mul_ln104_reg_646[63]),
        .I3(sext_ln100_cast_reg_538[5]),
        .I4(sext_ln100_cast_reg_538[4]),
        .I5(mul_ln104_reg_646[15]),
        .O(\a1_reg_651[15]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'h0530F530053FF53F)) 
    \a1_reg_651[16]_i_1 
       (.I0(\a1_reg_651[18]_i_2_n_15 ),
        .I1(\a1_reg_651[17]_i_2_n_15 ),
        .I2(sext_ln100_cast_reg_538[0]),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(\a1_reg_651[19]_i_2_n_15 ),
        .I5(\a1_reg_651[16]_i_2_n_15 ),
        .O(\a1_reg_651[16]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \a1_reg_651[16]_i_2 
       (.I0(\a1_reg_651[24]_i_3_n_15 ),
        .I1(\a1_reg_651[20]_i_3_n_15 ),
        .I2(sext_ln100_cast_reg_538[2]),
        .I3(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I4(\a1_reg_651[28]_i_3_n_15 ),
        .I5(\a1_reg_651[16]_i_3_n_15 ),
        .O(\a1_reg_651[16]_i_2_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT5 #(
    .INIT(32'hF503F5F3)) 
    \a1_reg_651[16]_i_3 
       (.I0(mul_ln104_reg_646[32]),
        .I1(mul_ln104_reg_646[16]),
        .I2(sext_ln100_cast_reg_538[5]),
        .I3(sext_ln100_cast_reg_538[4]),
        .I4(mul_ln104_reg_646[48]),
        .O(\a1_reg_651[16]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'h0035F0350F35FF35)) 
    \a1_reg_651[17]_i_1 
       (.I0(\a1_reg_651[17]_i_2_n_15 ),
        .I1(\a1_reg_651[18]_i_2_n_15 ),
        .I2(sext_ln100_cast_reg_538[0]),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(\a1_reg_651[20]_i_2_n_15 ),
        .I5(\a1_reg_651[19]_i_2_n_15 ),
        .O(\a1_reg_651[17]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \a1_reg_651[17]_i_2 
       (.I0(\a1_reg_651[25]_i_3_n_15 ),
        .I1(\a1_reg_651[21]_i_3_n_15 ),
        .I2(sext_ln100_cast_reg_538[2]),
        .I3(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I4(\a1_reg_651[29]_i_3_n_15 ),
        .I5(\a1_reg_651[17]_i_3_n_15 ),
        .O(\a1_reg_651[17]_i_2_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT5 #(
    .INIT(32'hF503F5F3)) 
    \a1_reg_651[17]_i_3 
       (.I0(mul_ln104_reg_646[33]),
        .I1(mul_ln104_reg_646[17]),
        .I2(sext_ln100_cast_reg_538[5]),
        .I3(sext_ln100_cast_reg_538[4]),
        .I4(mul_ln104_reg_646[49]),
        .O(\a1_reg_651[17]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'h0530F530053FF53F)) 
    \a1_reg_651[18]_i_1 
       (.I0(\a1_reg_651[20]_i_2_n_15 ),
        .I1(\a1_reg_651[19]_i_2_n_15 ),
        .I2(sext_ln100_cast_reg_538[0]),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(\a1_reg_651[21]_i_2_n_15 ),
        .I5(\a1_reg_651[18]_i_2_n_15 ),
        .O(\a1_reg_651[18]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \a1_reg_651[18]_i_2 
       (.I0(\a1_reg_651[26]_i_3_n_15 ),
        .I1(\a1_reg_651[22]_i_3_n_15 ),
        .I2(sext_ln100_cast_reg_538[2]),
        .I3(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I4(\a1_reg_651[30]_i_3_n_15 ),
        .I5(\a1_reg_651[18]_i_3_n_15 ),
        .O(\a1_reg_651[18]_i_2_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'hF503F5F3)) 
    \a1_reg_651[18]_i_3 
       (.I0(mul_ln104_reg_646[34]),
        .I1(mul_ln104_reg_646[18]),
        .I2(sext_ln100_cast_reg_538[5]),
        .I3(sext_ln100_cast_reg_538[4]),
        .I4(mul_ln104_reg_646[50]),
        .O(\a1_reg_651[18]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'h0530F530053FF53F)) 
    \a1_reg_651[19]_i_1 
       (.I0(\a1_reg_651[21]_i_2_n_15 ),
        .I1(\a1_reg_651[20]_i_2_n_15 ),
        .I2(sext_ln100_cast_reg_538[0]),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(\a1_reg_651[22]_i_2_n_15 ),
        .I5(\a1_reg_651[19]_i_2_n_15 ),
        .O(\a1_reg_651[19]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \a1_reg_651[19]_i_2 
       (.I0(\a1_reg_651[27]_i_3_n_15 ),
        .I1(\a1_reg_651[23]_i_3_n_15 ),
        .I2(sext_ln100_cast_reg_538[2]),
        .I3(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I4(\a1_reg_651[31]_i_3_n_15 ),
        .I5(\a1_reg_651[19]_i_3_n_15 ),
        .O(\a1_reg_651[19]_i_2_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'hF503F5F3)) 
    \a1_reg_651[19]_i_3 
       (.I0(mul_ln104_reg_646[35]),
        .I1(mul_ln104_reg_646[19]),
        .I2(sext_ln100_cast_reg_538[5]),
        .I3(sext_ln100_cast_reg_538[4]),
        .I4(mul_ln104_reg_646[51]),
        .O(\a1_reg_651[19]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'h00F2AAF255F2FFF2)) 
    \a1_reg_651[1]_i_1 
       (.I0(sext_ln100_cast_reg_538[1]),
        .I1(\a1_reg_651[3]_i_2_n_15 ),
        .I2(\a1_reg_651[1]_i_2_n_15 ),
        .I3(sext_ln100_cast_reg_538[0]),
        .I4(\a1_reg_651[4]_i_2_n_15 ),
        .I5(\a1_reg_651[2]_i_2_n_15 ),
        .O(\a1_reg_651[1]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'h0044007400470077)) 
    \a1_reg_651[1]_i_2 
       (.I0(\a1_reg_651[5]_i_3_n_15 ),
        .I1(sext_ln100_cast_reg_538[2]),
        .I2(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(\a1_reg_651[9]_i_3_n_15 ),
        .I5(\a1_reg_651[1]_i_3_n_15 ),
        .O(\a1_reg_651[1]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h3355000F3355FF0F)) 
    \a1_reg_651[1]_i_3 
       (.I0(mul_ln104_reg_646[17]),
        .I1(mul_ln104_reg_646[49]),
        .I2(mul_ln104_reg_646[1]),
        .I3(sext_ln100_cast_reg_538[5]),
        .I4(sext_ln100_cast_reg_538[4]),
        .I5(mul_ln104_reg_646[33]),
        .O(\a1_reg_651[1]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'h0530F530053FF53F)) 
    \a1_reg_651[20]_i_1 
       (.I0(\a1_reg_651[22]_i_2_n_15 ),
        .I1(\a1_reg_651[21]_i_2_n_15 ),
        .I2(sext_ln100_cast_reg_538[0]),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(\a1_reg_651[23]_i_2_n_15 ),
        .I5(\a1_reg_651[20]_i_2_n_15 ),
        .O(\a1_reg_651[20]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hACFFACF0AC0FAC00)) 
    \a1_reg_651[20]_i_2 
       (.I0(\a1_reg_651[32]_i_4_n_15 ),
        .I1(\a1_reg_651[28]_i_3_n_15 ),
        .I2(sext_ln100_cast_reg_538[2]),
        .I3(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I4(\a1_reg_651[20]_i_3_n_15 ),
        .I5(\a1_reg_651[24]_i_3_n_15 ),
        .O(\a1_reg_651[20]_i_2_n_15 ));
  LUT5 #(
    .INIT(32'hF503F5F3)) 
    \a1_reg_651[20]_i_3 
       (.I0(mul_ln104_reg_646[36]),
        .I1(mul_ln104_reg_646[20]),
        .I2(sext_ln100_cast_reg_538[5]),
        .I3(sext_ln100_cast_reg_538[4]),
        .I4(mul_ln104_reg_646[52]),
        .O(\a1_reg_651[20]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'h0530F530053FF53F)) 
    \a1_reg_651[21]_i_1 
       (.I0(\a1_reg_651[23]_i_2_n_15 ),
        .I1(\a1_reg_651[22]_i_2_n_15 ),
        .I2(sext_ln100_cast_reg_538[0]),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(\a1_reg_651[24]_i_2_n_15 ),
        .I5(\a1_reg_651[21]_i_2_n_15 ),
        .O(\a1_reg_651[21]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hACFFACF0AC0FAC00)) 
    \a1_reg_651[21]_i_2 
       (.I0(\a1_reg_651[33]_i_4_n_15 ),
        .I1(\a1_reg_651[29]_i_3_n_15 ),
        .I2(sext_ln100_cast_reg_538[2]),
        .I3(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I4(\a1_reg_651[21]_i_3_n_15 ),
        .I5(\a1_reg_651[25]_i_3_n_15 ),
        .O(\a1_reg_651[21]_i_2_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'hF503F5F3)) 
    \a1_reg_651[21]_i_3 
       (.I0(mul_ln104_reg_646[37]),
        .I1(mul_ln104_reg_646[21]),
        .I2(sext_ln100_cast_reg_538[5]),
        .I3(sext_ln100_cast_reg_538[4]),
        .I4(mul_ln104_reg_646[53]),
        .O(\a1_reg_651[21]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'h0530F530053FF53F)) 
    \a1_reg_651[22]_i_1 
       (.I0(\a1_reg_651[24]_i_2_n_15 ),
        .I1(\a1_reg_651[23]_i_2_n_15 ),
        .I2(sext_ln100_cast_reg_538[0]),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(\a1_reg_651[25]_i_2_n_15 ),
        .I5(\a1_reg_651[22]_i_2_n_15 ),
        .O(\a1_reg_651[22]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hAFFCAF0CA0FCA00C)) 
    \a1_reg_651[22]_i_2 
       (.I0(\a1_reg_651[34]_i_4_n_15 ),
        .I1(\a1_reg_651[22]_i_3_n_15 ),
        .I2(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I3(sext_ln100_cast_reg_538[2]),
        .I4(\a1_reg_651[30]_i_3_n_15 ),
        .I5(\a1_reg_651[26]_i_3_n_15 ),
        .O(\a1_reg_651[22]_i_2_n_15 ));
  LUT5 #(
    .INIT(32'hF503F5F3)) 
    \a1_reg_651[22]_i_3 
       (.I0(mul_ln104_reg_646[38]),
        .I1(mul_ln104_reg_646[22]),
        .I2(sext_ln100_cast_reg_538[5]),
        .I3(sext_ln100_cast_reg_538[4]),
        .I4(mul_ln104_reg_646[54]),
        .O(\a1_reg_651[22]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'h0035F0350F35FF35)) 
    \a1_reg_651[23]_i_1 
       (.I0(\a1_reg_651[23]_i_2_n_15 ),
        .I1(\a1_reg_651[24]_i_2_n_15 ),
        .I2(sext_ln100_cast_reg_538[0]),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(\a1_reg_651[26]_i_2_n_15 ),
        .I5(\a1_reg_651[25]_i_2_n_15 ),
        .O(\a1_reg_651[23]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hAFFCAF0CA0FCA00C)) 
    \a1_reg_651[23]_i_2 
       (.I0(\a1_reg_651[35]_i_3_n_15 ),
        .I1(\a1_reg_651[23]_i_3_n_15 ),
        .I2(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I3(sext_ln100_cast_reg_538[2]),
        .I4(\a1_reg_651[31]_i_3_n_15 ),
        .I5(\a1_reg_651[27]_i_3_n_15 ),
        .O(\a1_reg_651[23]_i_2_n_15 ));
  LUT5 #(
    .INIT(32'hF503F5F3)) 
    \a1_reg_651[23]_i_3 
       (.I0(mul_ln104_reg_646[39]),
        .I1(mul_ln104_reg_646[23]),
        .I2(sext_ln100_cast_reg_538[5]),
        .I3(sext_ln100_cast_reg_538[4]),
        .I4(mul_ln104_reg_646[55]),
        .O(\a1_reg_651[23]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'h50035F0350F35FF3)) 
    \a1_reg_651[24]_i_1 
       (.I0(\a1_reg_651[27]_i_2_n_15 ),
        .I1(\a1_reg_651[24]_i_2_n_15 ),
        .I2(sext_ln100_cast_reg_538[0]),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(\a1_reg_651[26]_i_2_n_15 ),
        .I5(\a1_reg_651[25]_i_2_n_15 ),
        .O(\a1_reg_651[24]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hCCF0AAFFCCF0AA00)) 
    \a1_reg_651[24]_i_2 
       (.I0(\a1_reg_651[28]_i_3_n_15 ),
        .I1(\a1_reg_651[36]_i_5_n_15 ),
        .I2(\a1_reg_651[32]_i_4_n_15 ),
        .I3(sext_ln100_cast_reg_538[2]),
        .I4(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I5(\a1_reg_651[24]_i_3_n_15 ),
        .O(\a1_reg_651[24]_i_2_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'hF503F5F3)) 
    \a1_reg_651[24]_i_3 
       (.I0(mul_ln104_reg_646[40]),
        .I1(mul_ln104_reg_646[24]),
        .I2(sext_ln100_cast_reg_538[5]),
        .I3(sext_ln100_cast_reg_538[4]),
        .I4(mul_ln104_reg_646[56]),
        .O(\a1_reg_651[24]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'h5300530F53F053FF)) 
    \a1_reg_651[25]_i_1 
       (.I0(\a1_reg_651[28]_i_2_n_15 ),
        .I1(\a1_reg_651[27]_i_2_n_15 ),
        .I2(sext_ln100_cast_reg_538[0]),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(\a1_reg_651[25]_i_2_n_15 ),
        .I5(\a1_reg_651[26]_i_2_n_15 ),
        .O(\a1_reg_651[25]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hCCF0FFAACCF000AA)) 
    \a1_reg_651[25]_i_2 
       (.I0(\a1_reg_651[25]_i_3_n_15 ),
        .I1(\a1_reg_651[37]_i_5_n_15 ),
        .I2(\a1_reg_651[33]_i_4_n_15 ),
        .I3(sext_ln100_cast_reg_538[2]),
        .I4(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I5(\a1_reg_651[29]_i_3_n_15 ),
        .O(\a1_reg_651[25]_i_2_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'hF503F5F3)) 
    \a1_reg_651[25]_i_3 
       (.I0(mul_ln104_reg_646[41]),
        .I1(mul_ln104_reg_646[25]),
        .I2(sext_ln100_cast_reg_538[5]),
        .I3(sext_ln100_cast_reg_538[4]),
        .I4(mul_ln104_reg_646[57]),
        .O(\a1_reg_651[25]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'h5300530F53F053FF)) 
    \a1_reg_651[26]_i_1 
       (.I0(\a1_reg_651[29]_i_2_n_15 ),
        .I1(\a1_reg_651[28]_i_2_n_15 ),
        .I2(sext_ln100_cast_reg_538[0]),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(\a1_reg_651[26]_i_2_n_15 ),
        .I5(\a1_reg_651[27]_i_2_n_15 ),
        .O(\a1_reg_651[26]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hCCF0FFAACCF000AA)) 
    \a1_reg_651[26]_i_2 
       (.I0(\a1_reg_651[26]_i_3_n_15 ),
        .I1(\a1_reg_651[36]_i_7_n_15 ),
        .I2(\a1_reg_651[34]_i_4_n_15 ),
        .I3(sext_ln100_cast_reg_538[2]),
        .I4(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I5(\a1_reg_651[30]_i_3_n_15 ),
        .O(\a1_reg_651[26]_i_2_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'hF503F5F3)) 
    \a1_reg_651[26]_i_3 
       (.I0(mul_ln104_reg_646[42]),
        .I1(mul_ln104_reg_646[26]),
        .I2(sext_ln100_cast_reg_538[5]),
        .I3(sext_ln100_cast_reg_538[4]),
        .I4(mul_ln104_reg_646[58]),
        .O(\a1_reg_651[26]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'h0530F530053FF53F)) 
    \a1_reg_651[27]_i_1 
       (.I0(\a1_reg_651[29]_i_2_n_15 ),
        .I1(\a1_reg_651[28]_i_2_n_15 ),
        .I2(sext_ln100_cast_reg_538[0]),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(\a1_reg_651[30]_i_2_n_15 ),
        .I5(\a1_reg_651[27]_i_2_n_15 ),
        .O(\a1_reg_651[27]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hCCF0AAFFCCF0AA00)) 
    \a1_reg_651[27]_i_2 
       (.I0(\a1_reg_651[31]_i_3_n_15 ),
        .I1(\a1_reg_651[37]_i_7_n_15 ),
        .I2(\a1_reg_651[35]_i_3_n_15 ),
        .I3(sext_ln100_cast_reg_538[2]),
        .I4(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I5(\a1_reg_651[27]_i_3_n_15 ),
        .O(\a1_reg_651[27]_i_2_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'hF503F5F3)) 
    \a1_reg_651[27]_i_3 
       (.I0(mul_ln104_reg_646[43]),
        .I1(mul_ln104_reg_646[27]),
        .I2(sext_ln100_cast_reg_538[5]),
        .I3(sext_ln100_cast_reg_538[4]),
        .I4(mul_ln104_reg_646[59]),
        .O(\a1_reg_651[27]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'h0530F530053FF53F)) 
    \a1_reg_651[28]_i_1 
       (.I0(\a1_reg_651[30]_i_2_n_15 ),
        .I1(\a1_reg_651[29]_i_2_n_15 ),
        .I2(sext_ln100_cast_reg_538[0]),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(\a1_reg_651[31]_i_2_n_15 ),
        .I5(\a1_reg_651[28]_i_2_n_15 ),
        .O(\a1_reg_651[28]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \a1_reg_651[28]_i_2 
       (.I0(\a1_reg_651[28]_i_3_n_15 ),
        .I1(\a1_reg_651[36]_i_5_n_15 ),
        .I2(\a1_reg_651[32]_i_3_n_15 ),
        .I3(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I4(sext_ln100_cast_reg_538[2]),
        .I5(\a1_reg_651[32]_i_4_n_15 ),
        .O(\a1_reg_651[28]_i_2_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'hF503F5F3)) 
    \a1_reg_651[28]_i_3 
       (.I0(mul_ln104_reg_646[44]),
        .I1(mul_ln104_reg_646[28]),
        .I2(sext_ln100_cast_reg_538[5]),
        .I3(sext_ln100_cast_reg_538[4]),
        .I4(mul_ln104_reg_646[60]),
        .O(\a1_reg_651[28]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'h5300530F53F053FF)) 
    \a1_reg_651[29]_i_1 
       (.I0(\a1_reg_651[32]_i_2_n_15 ),
        .I1(\a1_reg_651[31]_i_2_n_15 ),
        .I2(sext_ln100_cast_reg_538[0]),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(\a1_reg_651[29]_i_2_n_15 ),
        .I5(\a1_reg_651[30]_i_2_n_15 ),
        .O(\a1_reg_651[29]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \a1_reg_651[29]_i_2 
       (.I0(\a1_reg_651[29]_i_3_n_15 ),
        .I1(\a1_reg_651[37]_i_5_n_15 ),
        .I2(\a1_reg_651[33]_i_3_n_15 ),
        .I3(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I4(sext_ln100_cast_reg_538[2]),
        .I5(\a1_reg_651[33]_i_4_n_15 ),
        .O(\a1_reg_651[29]_i_2_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'hF503F5F3)) 
    \a1_reg_651[29]_i_3 
       (.I0(mul_ln104_reg_646[45]),
        .I1(mul_ln104_reg_646[29]),
        .I2(sext_ln100_cast_reg_538[5]),
        .I3(sext_ln100_cast_reg_538[4]),
        .I4(mul_ln104_reg_646[61]),
        .O(\a1_reg_651[29]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'h0035F0350F35FF35)) 
    \a1_reg_651[2]_i_1 
       (.I0(\a1_reg_651[2]_i_2_n_15 ),
        .I1(\a1_reg_651[3]_i_2_n_15 ),
        .I2(sext_ln100_cast_reg_538[0]),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(\a1_reg_651[5]_i_2_n_15 ),
        .I5(\a1_reg_651[4]_i_2_n_15 ),
        .O(\a1_reg_651[2]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'h0202030302020003)) 
    \a1_reg_651[2]_i_2 
       (.I0(\a1_reg_651[6]_i_3_n_15 ),
        .I1(\a1_reg_651[2]_i_3_n_15 ),
        .I2(\a1_reg_651[2]_i_4_n_15 ),
        .I3(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I4(sext_ln100_cast_reg_538[2]),
        .I5(\a1_reg_651[10]_i_3_n_15 ),
        .O(\a1_reg_651[2]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h0000030200000002)) 
    \a1_reg_651[2]_i_3 
       (.I0(mul_ln104_reg_646[2]),
        .I1(sext_ln100_cast_reg_538[2]),
        .I2(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I3(sext_ln100_cast_reg_538[4]),
        .I4(sext_ln100_cast_reg_538[5]),
        .I5(mul_ln104_reg_646[18]),
        .O(\a1_reg_651[2]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'h0300020000000200)) 
    \a1_reg_651[2]_i_4 
       (.I0(mul_ln104_reg_646[34]),
        .I1(sext_ln100_cast_reg_538[2]),
        .I2(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I3(sext_ln100_cast_reg_538[5]),
        .I4(sext_ln100_cast_reg_538[4]),
        .I5(mul_ln104_reg_646[50]),
        .O(\a1_reg_651[2]_i_4_n_15 ));
  LUT6 #(
    .INIT(64'h33000F5533FF0F55)) 
    \a1_reg_651[30]_i_1 
       (.I0(\a1_reg_651[30]_i_2_n_15 ),
        .I1(\a1_reg_651[33]_i_2_n_15 ),
        .I2(\a1_reg_651[32]_i_2_n_15 ),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(sext_ln100_cast_reg_538[0]),
        .I5(\a1_reg_651[31]_i_2_n_15 ),
        .O(\a1_reg_651[30]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \a1_reg_651[30]_i_2 
       (.I0(\a1_reg_651[30]_i_3_n_15 ),
        .I1(\a1_reg_651[36]_i_7_n_15 ),
        .I2(\a1_reg_651[34]_i_3_n_15 ),
        .I3(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I4(sext_ln100_cast_reg_538[2]),
        .I5(\a1_reg_651[34]_i_4_n_15 ),
        .O(\a1_reg_651[30]_i_2_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'hF503F5F3)) 
    \a1_reg_651[30]_i_3 
       (.I0(mul_ln104_reg_646[46]),
        .I1(mul_ln104_reg_646[30]),
        .I2(sext_ln100_cast_reg_538[5]),
        .I3(sext_ln100_cast_reg_538[4]),
        .I4(mul_ln104_reg_646[62]),
        .O(\a1_reg_651[30]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'h0F0033550FFF3355)) 
    \a1_reg_651[31]_i_1 
       (.I0(\a1_reg_651[31]_i_2_n_15 ),
        .I1(\a1_reg_651[33]_i_2_n_15 ),
        .I2(\a1_reg_651[34]_i_2_n_15 ),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(sext_ln100_cast_reg_538[0]),
        .I5(\a1_reg_651[32]_i_2_n_15 ),
        .O(\a1_reg_651[31]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \a1_reg_651[31]_i_2 
       (.I0(\a1_reg_651[31]_i_3_n_15 ),
        .I1(\a1_reg_651[37]_i_7_n_15 ),
        .I2(\a1_reg_651[35]_i_4_n_15 ),
        .I3(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I4(sext_ln100_cast_reg_538[2]),
        .I5(\a1_reg_651[35]_i_3_n_15 ),
        .O(\a1_reg_651[31]_i_2_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'hF503F5F3)) 
    \a1_reg_651[31]_i_3 
       (.I0(mul_ln104_reg_646[47]),
        .I1(mul_ln104_reg_646[31]),
        .I2(sext_ln100_cast_reg_538[5]),
        .I3(sext_ln100_cast_reg_538[4]),
        .I4(mul_ln104_reg_646[63]),
        .O(\a1_reg_651[31]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'h0530F530053FF53F)) 
    \a1_reg_651[32]_i_1 
       (.I0(\a1_reg_651[34]_i_2_n_15 ),
        .I1(\a1_reg_651[33]_i_2_n_15 ),
        .I2(sext_ln100_cast_reg_538[0]),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(\a1_reg_651[35]_i_2_n_15 ),
        .I5(\a1_reg_651[32]_i_2_n_15 ),
        .O(\a1_reg_651[32]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \a1_reg_651[32]_i_2 
       (.I0(\a1_reg_651[32]_i_3_n_15 ),
        .I1(\a1_reg_651[36]_i_5_n_15 ),
        .I2(sext_ln100_cast_reg_538[2]),
        .I3(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I4(\a1_reg_651[36]_i_4_n_15 ),
        .I5(\a1_reg_651[32]_i_4_n_15 ),
        .O(\a1_reg_651[32]_i_2_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'hCDFD)) 
    \a1_reg_651[32]_i_3 
       (.I0(mul_ln104_reg_646[40]),
        .I1(sext_ln100_cast_reg_538[5]),
        .I2(sext_ln100_cast_reg_538[4]),
        .I3(mul_ln104_reg_646[56]),
        .O(\a1_reg_651[32]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'hCDFD)) 
    \a1_reg_651[32]_i_4 
       (.I0(mul_ln104_reg_646[32]),
        .I1(sext_ln100_cast_reg_538[5]),
        .I2(sext_ln100_cast_reg_538[4]),
        .I3(mul_ln104_reg_646[48]),
        .O(\a1_reg_651[32]_i_4_n_15 ));
  LUT6 #(
    .INIT(64'h55000F3355FF0F33)) 
    \a1_reg_651[33]_i_1 
       (.I0(\a1_reg_651[36]_i_2_n_15 ),
        .I1(\a1_reg_651[33]_i_2_n_15 ),
        .I2(\a1_reg_651[35]_i_2_n_15 ),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(sext_ln100_cast_reg_538[0]),
        .I5(\a1_reg_651[34]_i_2_n_15 ),
        .O(\a1_reg_651[33]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \a1_reg_651[33]_i_2 
       (.I0(\a1_reg_651[33]_i_3_n_15 ),
        .I1(\a1_reg_651[37]_i_5_n_15 ),
        .I2(sext_ln100_cast_reg_538[2]),
        .I3(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I4(\a1_reg_651[37]_i_4_n_15 ),
        .I5(\a1_reg_651[33]_i_4_n_15 ),
        .O(\a1_reg_651[33]_i_2_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'hCDFD)) 
    \a1_reg_651[33]_i_3 
       (.I0(mul_ln104_reg_646[41]),
        .I1(sext_ln100_cast_reg_538[5]),
        .I2(sext_ln100_cast_reg_538[4]),
        .I3(mul_ln104_reg_646[57]),
        .O(\a1_reg_651[33]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'hCDFD)) 
    \a1_reg_651[33]_i_4 
       (.I0(mul_ln104_reg_646[33]),
        .I1(sext_ln100_cast_reg_538[5]),
        .I2(sext_ln100_cast_reg_538[4]),
        .I3(mul_ln104_reg_646[49]),
        .O(\a1_reg_651[33]_i_4_n_15 ));
  LUT6 #(
    .INIT(64'h55000F3355FF0F33)) 
    \a1_reg_651[34]_i_1 
       (.I0(\a1_reg_651[37]_i_2_n_15 ),
        .I1(\a1_reg_651[34]_i_2_n_15 ),
        .I2(\a1_reg_651[35]_i_2_n_15 ),
        .I3(sext_ln100_cast_reg_538[0]),
        .I4(sext_ln100_cast_reg_538[1]),
        .I5(\a1_reg_651[36]_i_2_n_15 ),
        .O(\a1_reg_651[34]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \a1_reg_651[34]_i_2 
       (.I0(\a1_reg_651[34]_i_3_n_15 ),
        .I1(\a1_reg_651[36]_i_7_n_15 ),
        .I2(sext_ln100_cast_reg_538[2]),
        .I3(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I4(\a1_reg_651[36]_i_6_n_15 ),
        .I5(\a1_reg_651[34]_i_4_n_15 ),
        .O(\a1_reg_651[34]_i_2_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'hCDFD)) 
    \a1_reg_651[34]_i_3 
       (.I0(mul_ln104_reg_646[42]),
        .I1(sext_ln100_cast_reg_538[5]),
        .I2(sext_ln100_cast_reg_538[4]),
        .I3(mul_ln104_reg_646[58]),
        .O(\a1_reg_651[34]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'hCDFD)) 
    \a1_reg_651[34]_i_4 
       (.I0(mul_ln104_reg_646[34]),
        .I1(sext_ln100_cast_reg_538[5]),
        .I2(sext_ln100_cast_reg_538[4]),
        .I3(mul_ln104_reg_646[50]),
        .O(\a1_reg_651[34]_i_4_n_15 ));
  LUT6 #(
    .INIT(64'h00350F35F035FF35)) 
    \a1_reg_651[35]_i_1 
       (.I0(\a1_reg_651[35]_i_2_n_15 ),
        .I1(\a1_reg_651[37]_i_2_n_15 ),
        .I2(sext_ln100_cast_reg_538[1]),
        .I3(sext_ln100_cast_reg_538[0]),
        .I4(\a1_reg_651[36]_i_2_n_15 ),
        .I5(\a1_reg_651[36]_i_3_n_15 ),
        .O(\a1_reg_651[35]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hFFCA0FCAF0CA00CA)) 
    \a1_reg_651[35]_i_2 
       (.I0(\a1_reg_651[35]_i_3_n_15 ),
        .I1(\a1_reg_651[37]_i_7_n_15 ),
        .I2(sext_ln100_cast_reg_538[2]),
        .I3(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I4(\a1_reg_651[37]_i_6_n_15 ),
        .I5(\a1_reg_651[35]_i_4_n_15 ),
        .O(\a1_reg_651[35]_i_2_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'hCDFD)) 
    \a1_reg_651[35]_i_3 
       (.I0(mul_ln104_reg_646[35]),
        .I1(sext_ln100_cast_reg_538[5]),
        .I2(sext_ln100_cast_reg_538[4]),
        .I3(mul_ln104_reg_646[51]),
        .O(\a1_reg_651[35]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'hCDFD)) 
    \a1_reg_651[35]_i_4 
       (.I0(mul_ln104_reg_646[43]),
        .I1(sext_ln100_cast_reg_538[5]),
        .I2(sext_ln100_cast_reg_538[4]),
        .I3(mul_ln104_reg_646[59]),
        .O(\a1_reg_651[35]_i_4_n_15 ));
  LUT6 #(
    .INIT(64'h0035F0350F35FF35)) 
    \a1_reg_651[36]_i_1 
       (.I0(\a1_reg_651[36]_i_2_n_15 ),
        .I1(\a1_reg_651[37]_i_2_n_15 ),
        .I2(sext_ln100_cast_reg_538[0]),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(\a1_reg_651[37]_i_3_n_15 ),
        .I5(\a1_reg_651[36]_i_3_n_15 ),
        .O(\a1_reg_651[36]_i_1_n_15 ));
  LUT5 #(
    .INIT(32'hAFA3ACA0)) 
    \a1_reg_651[36]_i_2 
       (.I0(\a1_reg_651[40]_i_3_n_15 ),
        .I1(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I2(sext_ln100_cast_reg_538[2]),
        .I3(\a1_reg_651[36]_i_4_n_15 ),
        .I4(\a1_reg_651[36]_i_5_n_15 ),
        .O(\a1_reg_651[36]_i_2_n_15 ));
  LUT5 #(
    .INIT(32'hAFA3ACA0)) 
    \a1_reg_651[36]_i_3 
       (.I0(\a1_reg_651[42]_i_3_n_15 ),
        .I1(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I2(sext_ln100_cast_reg_538[2]),
        .I3(\a1_reg_651[36]_i_6_n_15 ),
        .I4(\a1_reg_651[36]_i_7_n_15 ),
        .O(\a1_reg_651[36]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'hCDFD)) 
    \a1_reg_651[36]_i_4 
       (.I0(mul_ln104_reg_646[44]),
        .I1(sext_ln100_cast_reg_538[5]),
        .I2(sext_ln100_cast_reg_538[4]),
        .I3(mul_ln104_reg_646[60]),
        .O(\a1_reg_651[36]_i_4_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'hCDFD)) 
    \a1_reg_651[36]_i_5 
       (.I0(mul_ln104_reg_646[36]),
        .I1(sext_ln100_cast_reg_538[5]),
        .I2(sext_ln100_cast_reg_538[4]),
        .I3(mul_ln104_reg_646[52]),
        .O(\a1_reg_651[36]_i_5_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'hCDFD)) 
    \a1_reg_651[36]_i_6 
       (.I0(mul_ln104_reg_646[46]),
        .I1(sext_ln100_cast_reg_538[5]),
        .I2(sext_ln100_cast_reg_538[4]),
        .I3(mul_ln104_reg_646[62]),
        .O(\a1_reg_651[36]_i_6_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'hCDFD)) 
    \a1_reg_651[36]_i_7 
       (.I0(mul_ln104_reg_646[38]),
        .I1(sext_ln100_cast_reg_538[5]),
        .I2(sext_ln100_cast_reg_538[4]),
        .I3(mul_ln104_reg_646[54]),
        .O(\a1_reg_651[36]_i_7_n_15 ));
  LUT5 #(
    .INIT(32'h44477477)) 
    \a1_reg_651[37]_i_1 
       (.I0(\a1_reg_651[38]_i_2_n_15 ),
        .I1(sext_ln100_cast_reg_538[0]),
        .I2(sext_ln100_cast_reg_538[1]),
        .I3(\a1_reg_651[37]_i_2_n_15 ),
        .I4(\a1_reg_651[37]_i_3_n_15 ),
        .O(\a1_reg_651[37]_i_1_n_15 ));
  LUT5 #(
    .INIT(32'hAFA3ACA0)) 
    \a1_reg_651[37]_i_2 
       (.I0(\a1_reg_651[41]_i_3_n_15 ),
        .I1(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I2(sext_ln100_cast_reg_538[2]),
        .I3(\a1_reg_651[37]_i_4_n_15 ),
        .I4(\a1_reg_651[37]_i_5_n_15 ),
        .O(\a1_reg_651[37]_i_2_n_15 ));
  LUT5 #(
    .INIT(32'hAFA3ACA0)) 
    \a1_reg_651[37]_i_3 
       (.I0(\a1_reg_651[43]_i_3_n_15 ),
        .I1(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I2(sext_ln100_cast_reg_538[2]),
        .I3(\a1_reg_651[37]_i_6_n_15 ),
        .I4(\a1_reg_651[37]_i_7_n_15 ),
        .O(\a1_reg_651[37]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'hCDFD)) 
    \a1_reg_651[37]_i_4 
       (.I0(mul_ln104_reg_646[45]),
        .I1(sext_ln100_cast_reg_538[5]),
        .I2(sext_ln100_cast_reg_538[4]),
        .I3(mul_ln104_reg_646[61]),
        .O(\a1_reg_651[37]_i_4_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'hCDFD)) 
    \a1_reg_651[37]_i_5 
       (.I0(mul_ln104_reg_646[37]),
        .I1(sext_ln100_cast_reg_538[5]),
        .I2(sext_ln100_cast_reg_538[4]),
        .I3(mul_ln104_reg_646[53]),
        .O(\a1_reg_651[37]_i_5_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'hCDFD)) 
    \a1_reg_651[37]_i_6 
       (.I0(mul_ln104_reg_646[47]),
        .I1(sext_ln100_cast_reg_538[5]),
        .I2(sext_ln100_cast_reg_538[4]),
        .I3(mul_ln104_reg_646[63]),
        .O(\a1_reg_651[37]_i_6_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'hCDFD)) 
    \a1_reg_651[37]_i_7 
       (.I0(mul_ln104_reg_646[39]),
        .I1(sext_ln100_cast_reg_538[5]),
        .I2(sext_ln100_cast_reg_538[4]),
        .I3(mul_ln104_reg_646[55]),
        .O(\a1_reg_651[37]_i_7_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hA3)) 
    \a1_reg_651[38]_i_1 
       (.I0(\a1_reg_651[39]_i_2_n_15 ),
        .I1(\a1_reg_651[38]_i_2_n_15 ),
        .I2(sext_ln100_cast_reg_538[0]),
        .O(\a1_reg_651[38]_i_1_n_15 ));
  LUT5 #(
    .INIT(32'hFA3ACA0A)) 
    \a1_reg_651[38]_i_2 
       (.I0(\a1_reg_651[36]_i_3_n_15 ),
        .I1(sext_ln100_cast_reg_538[2]),
        .I2(sext_ln100_cast_reg_538[1]),
        .I3(\a1_reg_651[44]_i_3_n_15 ),
        .I4(\a1_reg_651[40]_i_3_n_15 ),
        .O(\a1_reg_651[38]_i_2_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \a1_reg_651[39]_i_1 
       (.I0(\a1_reg_651[40]_i_2_n_15 ),
        .I1(sext_ln100_cast_reg_538[0]),
        .I2(\a1_reg_651[39]_i_2_n_15 ),
        .O(\a1_reg_651[39]_i_1_n_15 ));
  LUT5 #(
    .INIT(32'h05C535F5)) 
    \a1_reg_651[39]_i_2 
       (.I0(\a1_reg_651[37]_i_3_n_15 ),
        .I1(sext_ln100_cast_reg_538[2]),
        .I2(sext_ln100_cast_reg_538[1]),
        .I3(\a1_reg_651[45]_i_3_n_15 ),
        .I4(\a1_reg_651[41]_i_3_n_15 ),
        .O(\a1_reg_651[39]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h5030503F5F305F3F)) 
    \a1_reg_651[3]_i_1 
       (.I0(\a1_reg_651[6]_i_2_n_15 ),
        .I1(\a1_reg_651[4]_i_2_n_15 ),
        .I2(sext_ln100_cast_reg_538[0]),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(\a1_reg_651[3]_i_2_n_15 ),
        .I5(\a1_reg_651[5]_i_2_n_15 ),
        .O(\a1_reg_651[3]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'h0202030302020003)) 
    \a1_reg_651[3]_i_2 
       (.I0(\a1_reg_651[7]_i_3_n_15 ),
        .I1(\a1_reg_651[3]_i_3_n_15 ),
        .I2(\a1_reg_651[3]_i_4_n_15 ),
        .I3(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I4(sext_ln100_cast_reg_538[2]),
        .I5(\a1_reg_651[11]_i_3_n_15 ),
        .O(\a1_reg_651[3]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h0002030000020000)) 
    \a1_reg_651[3]_i_3 
       (.I0(mul_ln104_reg_646[19]),
        .I1(sext_ln100_cast_reg_538[2]),
        .I2(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I3(sext_ln100_cast_reg_538[5]),
        .I4(sext_ln100_cast_reg_538[4]),
        .I5(mul_ln104_reg_646[35]),
        .O(\a1_reg_651[3]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'h0300000200000002)) 
    \a1_reg_651[3]_i_4 
       (.I0(mul_ln104_reg_646[3]),
        .I1(sext_ln100_cast_reg_538[2]),
        .I2(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I3(sext_ln100_cast_reg_538[5]),
        .I4(sext_ln100_cast_reg_538[4]),
        .I5(mul_ln104_reg_646[51]),
        .O(\a1_reg_651[3]_i_4_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \a1_reg_651[40]_i_1 
       (.I0(\a1_reg_651[41]_i_2_n_15 ),
        .I1(sext_ln100_cast_reg_538[0]),
        .I2(\a1_reg_651[40]_i_2_n_15 ),
        .O(\a1_reg_651[40]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'h0350F350035FF35F)) 
    \a1_reg_651[40]_i_2 
       (.I0(\a1_reg_651[44]_i_3_n_15 ),
        .I1(\a1_reg_651[42]_i_3_n_15 ),
        .I2(sext_ln100_cast_reg_538[2]),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(\a1_reg_651[46]_i_3_n_15 ),
        .I5(\a1_reg_651[40]_i_3_n_15 ),
        .O(\a1_reg_651[40]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'hFFF0F3F5FFFFF3F5)) 
    \a1_reg_651[40]_i_3 
       (.I0(mul_ln104_reg_646[40]),
        .I1(mul_ln104_reg_646[56]),
        .I2(sext_ln100_cast_reg_538[5]),
        .I3(sext_ln100_cast_reg_538[4]),
        .I4(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I5(mul_ln104_reg_646[48]),
        .O(\a1_reg_651[40]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \a1_reg_651[41]_i_1 
       (.I0(\a1_reg_651[42]_i_2_n_15 ),
        .I1(sext_ln100_cast_reg_538[0]),
        .I2(\a1_reg_651[41]_i_2_n_15 ),
        .O(\a1_reg_651[41]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'h0350F350035FF35F)) 
    \a1_reg_651[41]_i_2 
       (.I0(\a1_reg_651[45]_i_3_n_15 ),
        .I1(\a1_reg_651[43]_i_3_n_15 ),
        .I2(sext_ln100_cast_reg_538[2]),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(\a1_reg_651[47]_i_3_n_15 ),
        .I5(\a1_reg_651[41]_i_3_n_15 ),
        .O(\a1_reg_651[41]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'hFFF0F3F5FFFFF3F5)) 
    \a1_reg_651[41]_i_3 
       (.I0(mul_ln104_reg_646[41]),
        .I1(mul_ln104_reg_646[57]),
        .I2(sext_ln100_cast_reg_538[5]),
        .I3(sext_ln100_cast_reg_538[4]),
        .I4(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I5(mul_ln104_reg_646[49]),
        .O(\a1_reg_651[41]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \a1_reg_651[42]_i_1 
       (.I0(\a1_reg_651[43]_i_2_n_15 ),
        .I1(sext_ln100_cast_reg_538[0]),
        .I2(\a1_reg_651[42]_i_2_n_15 ),
        .O(\a1_reg_651[42]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'h5030503F5F305F3F)) 
    \a1_reg_651[42]_i_2 
       (.I0(\a1_reg_651[48]_i_3_n_15 ),
        .I1(\a1_reg_651[46]_i_3_n_15 ),
        .I2(sext_ln100_cast_reg_538[2]),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(\a1_reg_651[42]_i_3_n_15 ),
        .I5(\a1_reg_651[44]_i_3_n_15 ),
        .O(\a1_reg_651[42]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'hFFF0F3F5FFFFF3F5)) 
    \a1_reg_651[42]_i_3 
       (.I0(mul_ln104_reg_646[42]),
        .I1(mul_ln104_reg_646[58]),
        .I2(sext_ln100_cast_reg_538[5]),
        .I3(sext_ln100_cast_reg_538[4]),
        .I4(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I5(mul_ln104_reg_646[50]),
        .O(\a1_reg_651[42]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \a1_reg_651[43]_i_1 
       (.I0(\a1_reg_651[44]_i_2_n_15 ),
        .I1(sext_ln100_cast_reg_538[0]),
        .I2(\a1_reg_651[43]_i_2_n_15 ),
        .O(\a1_reg_651[43]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'h5030503F5F305F3F)) 
    \a1_reg_651[43]_i_2 
       (.I0(\a1_reg_651[49]_i_3_n_15 ),
        .I1(\a1_reg_651[47]_i_3_n_15 ),
        .I2(sext_ln100_cast_reg_538[2]),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(\a1_reg_651[43]_i_3_n_15 ),
        .I5(\a1_reg_651[45]_i_3_n_15 ),
        .O(\a1_reg_651[43]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'hFFF0F3F5FFFFF3F5)) 
    \a1_reg_651[43]_i_3 
       (.I0(mul_ln104_reg_646[43]),
        .I1(mul_ln104_reg_646[59]),
        .I2(sext_ln100_cast_reg_538[5]),
        .I3(sext_ln100_cast_reg_538[4]),
        .I4(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I5(mul_ln104_reg_646[51]),
        .O(\a1_reg_651[43]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \a1_reg_651[44]_i_1 
       (.I0(\a1_reg_651[45]_i_2_n_15 ),
        .I1(sext_ln100_cast_reg_538[0]),
        .I2(\a1_reg_651[44]_i_2_n_15 ),
        .O(\a1_reg_651[44]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'h330F5500330F55FF)) 
    \a1_reg_651[44]_i_2 
       (.I0(\a1_reg_651[46]_i_3_n_15 ),
        .I1(\a1_reg_651[50]_i_4_n_15 ),
        .I2(\a1_reg_651[48]_i_3_n_15 ),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(sext_ln100_cast_reg_538[2]),
        .I5(\a1_reg_651[44]_i_3_n_15 ),
        .O(\a1_reg_651[44]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'hFFF0F3F5FFFFF3F5)) 
    \a1_reg_651[44]_i_3 
       (.I0(mul_ln104_reg_646[44]),
        .I1(mul_ln104_reg_646[60]),
        .I2(sext_ln100_cast_reg_538[5]),
        .I3(sext_ln100_cast_reg_538[4]),
        .I4(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I5(mul_ln104_reg_646[52]),
        .O(\a1_reg_651[44]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \a1_reg_651[45]_i_1 
       (.I0(\a1_reg_651[46]_i_2_n_15 ),
        .I1(sext_ln100_cast_reg_538[0]),
        .I2(\a1_reg_651[45]_i_2_n_15 ),
        .O(\a1_reg_651[45]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'h330F0055330FFF55)) 
    \a1_reg_651[45]_i_2 
       (.I0(\a1_reg_651[45]_i_3_n_15 ),
        .I1(\a1_reg_651[51]_i_4_n_15 ),
        .I2(\a1_reg_651[49]_i_3_n_15 ),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(sext_ln100_cast_reg_538[2]),
        .I5(\a1_reg_651[47]_i_3_n_15 ),
        .O(\a1_reg_651[45]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'hFFF0F3F5FFFFF3F5)) 
    \a1_reg_651[45]_i_3 
       (.I0(mul_ln104_reg_646[45]),
        .I1(mul_ln104_reg_646[61]),
        .I2(sext_ln100_cast_reg_538[5]),
        .I3(sext_ln100_cast_reg_538[4]),
        .I4(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I5(mul_ln104_reg_646[53]),
        .O(\a1_reg_651[45]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \a1_reg_651[46]_i_1 
       (.I0(\a1_reg_651[47]_i_2_n_15 ),
        .I1(sext_ln100_cast_reg_538[0]),
        .I2(\a1_reg_651[46]_i_2_n_15 ),
        .O(\a1_reg_651[46]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'h0F3300550F33FF55)) 
    \a1_reg_651[46]_i_2 
       (.I0(\a1_reg_651[46]_i_3_n_15 ),
        .I1(\a1_reg_651[50]_i_4_n_15 ),
        .I2(\a1_reg_651[48]_i_4_n_15 ),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(sext_ln100_cast_reg_538[2]),
        .I5(\a1_reg_651[48]_i_3_n_15 ),
        .O(\a1_reg_651[46]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'hFFF0F3F5FFFFF3F5)) 
    \a1_reg_651[46]_i_3 
       (.I0(mul_ln104_reg_646[46]),
        .I1(mul_ln104_reg_646[62]),
        .I2(sext_ln100_cast_reg_538[5]),
        .I3(sext_ln100_cast_reg_538[4]),
        .I4(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I5(mul_ln104_reg_646[54]),
        .O(\a1_reg_651[46]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \a1_reg_651[47]_i_1 
       (.I0(\a1_reg_651[48]_i_2_n_15 ),
        .I1(sext_ln100_cast_reg_538[0]),
        .I2(\a1_reg_651[47]_i_2_n_15 ),
        .O(\a1_reg_651[47]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'h0F3300550F33FF55)) 
    \a1_reg_651[47]_i_2 
       (.I0(\a1_reg_651[47]_i_3_n_15 ),
        .I1(\a1_reg_651[51]_i_4_n_15 ),
        .I2(\a1_reg_651[49]_i_4_n_15 ),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(sext_ln100_cast_reg_538[2]),
        .I5(\a1_reg_651[49]_i_3_n_15 ),
        .O(\a1_reg_651[47]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'hFFF0F3F5FFFFF3F5)) 
    \a1_reg_651[47]_i_3 
       (.I0(mul_ln104_reg_646[47]),
        .I1(mul_ln104_reg_646[63]),
        .I2(sext_ln100_cast_reg_538[5]),
        .I3(sext_ln100_cast_reg_538[4]),
        .I4(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I5(mul_ln104_reg_646[55]),
        .O(\a1_reg_651[47]_i_3_n_15 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \a1_reg_651[48]_i_1 
       (.I0(\a1_reg_651[49]_i_2_n_15 ),
        .I1(sext_ln100_cast_reg_538[0]),
        .I2(\a1_reg_651[48]_i_2_n_15 ),
        .O(\a1_reg_651[48]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'h0305F30503F5F3F5)) 
    \a1_reg_651[48]_i_2 
       (.I0(\a1_reg_651[48]_i_3_n_15 ),
        .I1(\a1_reg_651[50]_i_4_n_15 ),
        .I2(sext_ln100_cast_reg_538[2]),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(\a1_reg_651[50]_i_3_n_15 ),
        .I5(\a1_reg_651[48]_i_4_n_15 ),
        .O(\a1_reg_651[48]_i_2_n_15 ));
  LUT5 #(
    .INIT(32'hFCFDFFFD)) 
    \a1_reg_651[48]_i_3 
       (.I0(mul_ln104_reg_646[48]),
        .I1(sext_ln100_cast_reg_538[5]),
        .I2(sext_ln100_cast_reg_538[4]),
        .I3(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I4(mul_ln104_reg_646[56]),
        .O(\a1_reg_651[48]_i_3_n_15 ));
  LUT5 #(
    .INIT(32'hFCFDFFFD)) 
    \a1_reg_651[48]_i_4 
       (.I0(mul_ln104_reg_646[52]),
        .I1(sext_ln100_cast_reg_538[5]),
        .I2(sext_ln100_cast_reg_538[4]),
        .I3(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I4(mul_ln104_reg_646[60]),
        .O(\a1_reg_651[48]_i_4_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \a1_reg_651[49]_i_1 
       (.I0(\a1_reg_651[50]_i_2_n_15 ),
        .I1(sext_ln100_cast_reg_538[0]),
        .I2(\a1_reg_651[49]_i_2_n_15 ),
        .O(\a1_reg_651[49]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'h0305F30503F5F3F5)) 
    \a1_reg_651[49]_i_2 
       (.I0(\a1_reg_651[49]_i_3_n_15 ),
        .I1(\a1_reg_651[51]_i_4_n_15 ),
        .I2(sext_ln100_cast_reg_538[2]),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(\a1_reg_651[51]_i_3_n_15 ),
        .I5(\a1_reg_651[49]_i_4_n_15 ),
        .O(\a1_reg_651[49]_i_2_n_15 ));
  LUT5 #(
    .INIT(32'hFCFDFFFD)) 
    \a1_reg_651[49]_i_3 
       (.I0(mul_ln104_reg_646[49]),
        .I1(sext_ln100_cast_reg_538[5]),
        .I2(sext_ln100_cast_reg_538[4]),
        .I3(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I4(mul_ln104_reg_646[57]),
        .O(\a1_reg_651[49]_i_3_n_15 ));
  LUT5 #(
    .INIT(32'hFCFDFFFD)) 
    \a1_reg_651[49]_i_4 
       (.I0(mul_ln104_reg_646[53]),
        .I1(sext_ln100_cast_reg_538[5]),
        .I2(sext_ln100_cast_reg_538[4]),
        .I3(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I4(mul_ln104_reg_646[61]),
        .O(\a1_reg_651[49]_i_4_n_15 ));
  LUT6 #(
    .INIT(64'h50305F30503F5F3F)) 
    \a1_reg_651[4]_i_1 
       (.I0(\a1_reg_651[7]_i_2_n_15 ),
        .I1(\a1_reg_651[6]_i_2_n_15 ),
        .I2(sext_ln100_cast_reg_538[1]),
        .I3(sext_ln100_cast_reg_538[0]),
        .I4(\a1_reg_651[5]_i_2_n_15 ),
        .I5(\a1_reg_651[4]_i_2_n_15 ),
        .O(\a1_reg_651[4]_i_1_n_15 ));
  LUT5 #(
    .INIT(32'hEE2EE222)) 
    \a1_reg_651[4]_i_2 
       (.I0(\a1_reg_651[4]_i_3_n_15 ),
        .I1(sext_ln100_cast_reg_538[2]),
        .I2(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I3(\a1_reg_651[16]_i_3_n_15 ),
        .I4(\a1_reg_651[8]_i_3_n_15 ),
        .O(\a1_reg_651[4]_i_2_n_15 ));
  LUT4 #(
    .INIT(16'h000D)) 
    \a1_reg_651[4]_i_3 
       (.I0(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I1(\a1_reg_651[12]_i_3_n_15 ),
        .I2(\a1_reg_651[4]_i_4_n_15 ),
        .I3(\a1_reg_651[4]_i_5_n_15 ),
        .O(\a1_reg_651[4]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'h20302000)) 
    \a1_reg_651[4]_i_4 
       (.I0(mul_ln104_reg_646[52]),
        .I1(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I2(sext_ln100_cast_reg_538[5]),
        .I3(sext_ln100_cast_reg_538[4]),
        .I4(mul_ln104_reg_646[36]),
        .O(\a1_reg_651[4]_i_4_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'h00320002)) 
    \a1_reg_651[4]_i_5 
       (.I0(mul_ln104_reg_646[4]),
        .I1(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I2(sext_ln100_cast_reg_538[4]),
        .I3(sext_ln100_cast_reg_538[5]),
        .I4(mul_ln104_reg_646[20]),
        .O(\a1_reg_651[4]_i_5_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \a1_reg_651[50]_i_1 
       (.I0(\a1_reg_651[51]_i_2_n_15 ),
        .I1(sext_ln100_cast_reg_538[0]),
        .I2(\a1_reg_651[50]_i_2_n_15 ),
        .O(\a1_reg_651[50]_i_1_n_15 ));
  LUT5 #(
    .INIT(32'h505C535F)) 
    \a1_reg_651[50]_i_2 
       (.I0(\a1_reg_651[52]_i_2_n_15 ),
        .I1(sext_ln100_cast_reg_538[2]),
        .I2(sext_ln100_cast_reg_538[1]),
        .I3(\a1_reg_651[50]_i_3_n_15 ),
        .I4(\a1_reg_651[50]_i_4_n_15 ),
        .O(\a1_reg_651[50]_i_2_n_15 ));
  LUT5 #(
    .INIT(32'hFCFDFFFD)) 
    \a1_reg_651[50]_i_3 
       (.I0(mul_ln104_reg_646[54]),
        .I1(sext_ln100_cast_reg_538[5]),
        .I2(sext_ln100_cast_reg_538[4]),
        .I3(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I4(mul_ln104_reg_646[62]),
        .O(\a1_reg_651[50]_i_3_n_15 ));
  LUT5 #(
    .INIT(32'hFCFDFFFD)) 
    \a1_reg_651[50]_i_4 
       (.I0(mul_ln104_reg_646[50]),
        .I1(sext_ln100_cast_reg_538[5]),
        .I2(sext_ln100_cast_reg_538[4]),
        .I3(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I4(mul_ln104_reg_646[58]),
        .O(\a1_reg_651[50]_i_4_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'h11D11DDD)) 
    \a1_reg_651[51]_i_1 
       (.I0(\a1_reg_651[51]_i_2_n_15 ),
        .I1(sext_ln100_cast_reg_538[0]),
        .I2(sext_ln100_cast_reg_538[1]),
        .I3(\a1_reg_651[54]_i_2_n_15 ),
        .I4(\a1_reg_651[52]_i_2_n_15 ),
        .O(\a1_reg_651[51]_i_1_n_15 ));
  LUT5 #(
    .INIT(32'hAFA3ACA0)) 
    \a1_reg_651[51]_i_2 
       (.I0(\a1_reg_651[53]_i_2_n_15 ),
        .I1(sext_ln100_cast_reg_538[2]),
        .I2(sext_ln100_cast_reg_538[1]),
        .I3(\a1_reg_651[51]_i_3_n_15 ),
        .I4(\a1_reg_651[51]_i_4_n_15 ),
        .O(\a1_reg_651[51]_i_2_n_15 ));
  LUT5 #(
    .INIT(32'hFCFDFFFD)) 
    \a1_reg_651[51]_i_3 
       (.I0(mul_ln104_reg_646[55]),
        .I1(sext_ln100_cast_reg_538[5]),
        .I2(sext_ln100_cast_reg_538[4]),
        .I3(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I4(mul_ln104_reg_646[63]),
        .O(\a1_reg_651[51]_i_3_n_15 ));
  LUT5 #(
    .INIT(32'hFCFDFFFD)) 
    \a1_reg_651[51]_i_4 
       (.I0(mul_ln104_reg_646[51]),
        .I1(sext_ln100_cast_reg_538[5]),
        .I2(sext_ln100_cast_reg_538[4]),
        .I3(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I4(mul_ln104_reg_646[59]),
        .O(\a1_reg_651[51]_i_4_n_15 ));
  LUT6 #(
    .INIT(64'h0530F530053FF53F)) 
    \a1_reg_651[52]_i_1 
       (.I0(\a1_reg_651[54]_i_2_n_15 ),
        .I1(\a1_reg_651[53]_i_2_n_15 ),
        .I2(sext_ln100_cast_reg_538[0]),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(\a1_reg_651[55]_i_2_n_15 ),
        .I5(\a1_reg_651[52]_i_2_n_15 ),
        .O(\a1_reg_651[52]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hFFFFF305FFFFF3F5)) 
    \a1_reg_651[52]_i_2 
       (.I0(mul_ln104_reg_646[52]),
        .I1(mul_ln104_reg_646[60]),
        .I2(sext_ln100_cast_reg_538[2]),
        .I3(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I4(\c1_reg_641[62]_i_2_n_15 ),
        .I5(mul_ln104_reg_646[56]),
        .O(\a1_reg_651[52]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h5300530F53F053FF)) 
    \a1_reg_651[53]_i_1 
       (.I0(\a1_reg_651[56]_i_2_n_15 ),
        .I1(\a1_reg_651[55]_i_2_n_15 ),
        .I2(sext_ln100_cast_reg_538[0]),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(\a1_reg_651[53]_i_2_n_15 ),
        .I5(\a1_reg_651[54]_i_2_n_15 ),
        .O(\a1_reg_651[53]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hFFFFF305FFFFF3F5)) 
    \a1_reg_651[53]_i_2 
       (.I0(mul_ln104_reg_646[53]),
        .I1(mul_ln104_reg_646[61]),
        .I2(sext_ln100_cast_reg_538[2]),
        .I3(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I4(\c1_reg_641[62]_i_2_n_15 ),
        .I5(mul_ln104_reg_646[57]),
        .O(\a1_reg_651[53]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h33550F0033550FFF)) 
    \a1_reg_651[54]_i_1 
       (.I0(\a1_reg_651[55]_i_2_n_15 ),
        .I1(\a1_reg_651[57]_i_2_n_15 ),
        .I2(\a1_reg_651[56]_i_2_n_15 ),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(sext_ln100_cast_reg_538[0]),
        .I5(\a1_reg_651[54]_i_2_n_15 ),
        .O(\a1_reg_651[54]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hFFFFF305FFFFF3F5)) 
    \a1_reg_651[54]_i_2 
       (.I0(mul_ln104_reg_646[54]),
        .I1(mul_ln104_reg_646[62]),
        .I2(sext_ln100_cast_reg_538[2]),
        .I3(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I4(\c1_reg_641[62]_i_2_n_15 ),
        .I5(mul_ln104_reg_646[58]),
        .O(\a1_reg_651[54]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h0F0033550FFF3355)) 
    \a1_reg_651[55]_i_1 
       (.I0(\a1_reg_651[55]_i_2_n_15 ),
        .I1(\a1_reg_651[57]_i_2_n_15 ),
        .I2(\a1_reg_651[56]_i_3_n_15 ),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(sext_ln100_cast_reg_538[0]),
        .I5(\a1_reg_651[56]_i_2_n_15 ),
        .O(\a1_reg_651[55]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hFFFFF305FFFFF3F5)) 
    \a1_reg_651[55]_i_2 
       (.I0(mul_ln104_reg_646[55]),
        .I1(mul_ln104_reg_646[63]),
        .I2(sext_ln100_cast_reg_538[2]),
        .I3(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I4(\c1_reg_641[62]_i_2_n_15 ),
        .I5(mul_ln104_reg_646[59]),
        .O(\a1_reg_651[55]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h0035F0350F35FF35)) 
    \a1_reg_651[56]_i_1 
       (.I0(\a1_reg_651[56]_i_2_n_15 ),
        .I1(\a1_reg_651[57]_i_2_n_15 ),
        .I2(sext_ln100_cast_reg_538[0]),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(\a1_reg_651[59]_i_2_n_15 ),
        .I5(\a1_reg_651[56]_i_3_n_15 ),
        .O(\a1_reg_651[56]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hFFFFFFF1FFFFFFFD)) 
    \a1_reg_651[56]_i_2 
       (.I0(mul_ln104_reg_646[56]),
        .I1(sext_ln100_cast_reg_538[2]),
        .I2(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I3(sext_ln100_cast_reg_538[5]),
        .I4(sext_ln100_cast_reg_538[4]),
        .I5(mul_ln104_reg_646[60]),
        .O(\a1_reg_651[56]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'hFFFFFFF1FFFFFFFD)) 
    \a1_reg_651[56]_i_3 
       (.I0(mul_ln104_reg_646[58]),
        .I1(sext_ln100_cast_reg_538[2]),
        .I2(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I3(sext_ln100_cast_reg_538[5]),
        .I4(sext_ln100_cast_reg_538[4]),
        .I5(mul_ln104_reg_646[62]),
        .O(\a1_reg_651[56]_i_3_n_15 ));
  LUT5 #(
    .INIT(32'h44744777)) 
    \a1_reg_651[57]_i_1 
       (.I0(\a1_reg_651[58]_i_2_n_15 ),
        .I1(sext_ln100_cast_reg_538[0]),
        .I2(sext_ln100_cast_reg_538[1]),
        .I3(\a1_reg_651[59]_i_2_n_15 ),
        .I4(\a1_reg_651[57]_i_2_n_15 ),
        .O(\a1_reg_651[57]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hFFFFFFF1FFFFFFFD)) 
    \a1_reg_651[57]_i_2 
       (.I0(mul_ln104_reg_646[57]),
        .I1(sext_ln100_cast_reg_538[2]),
        .I2(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I3(sext_ln100_cast_reg_538[5]),
        .I4(sext_ln100_cast_reg_538[4]),
        .I5(mul_ln104_reg_646[61]),
        .O(\a1_reg_651[57]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h350535050000FFFF)) 
    \a1_reg_651[58]_i_1 
       (.I0(\a1_reg_651[59]_i_2_n_15 ),
        .I1(\c1_reg_641[59]_i_3_n_15 ),
        .I2(sext_ln100_cast_reg_538[1]),
        .I3(mul_ln104_reg_646[61]),
        .I4(\a1_reg_651[58]_i_2_n_15 ),
        .I5(sext_ln100_cast_reg_538[0]),
        .O(\a1_reg_651[58]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hFF00CF45FFFFCF45)) 
    \a1_reg_651[58]_i_2 
       (.I0(mul_ln104_reg_646[58]),
        .I1(\c1_reg_641[58]_i_3_n_15 ),
        .I2(mul_ln104_reg_646[62]),
        .I3(\c1_reg_641[59]_i_3_n_15 ),
        .I4(sext_ln100_cast_reg_538[1]),
        .I5(mul_ln104_reg_646[60]),
        .O(\a1_reg_651[58]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h88BB8B8B88888B8B)) 
    \a1_reg_651[59]_i_1 
       (.I0(\a1_reg_651[60]_i_2_n_15 ),
        .I1(sext_ln100_cast_reg_538[0]),
        .I2(\a1_reg_651[59]_i_2_n_15 ),
        .I3(\c1_reg_641[59]_i_3_n_15 ),
        .I4(sext_ln100_cast_reg_538[1]),
        .I5(mul_ln104_reg_646[61]),
        .O(\a1_reg_651[59]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hFFFFFFF1FFFFFFFD)) 
    \a1_reg_651[59]_i_2 
       (.I0(mul_ln104_reg_646[59]),
        .I1(sext_ln100_cast_reg_538[2]),
        .I2(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I3(sext_ln100_cast_reg_538[5]),
        .I4(sext_ln100_cast_reg_538[4]),
        .I5(mul_ln104_reg_646[63]),
        .O(\a1_reg_651[59]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h50305F30503F5F3F)) 
    \a1_reg_651[5]_i_1 
       (.I0(\a1_reg_651[8]_i_2_n_15 ),
        .I1(\a1_reg_651[6]_i_2_n_15 ),
        .I2(sext_ln100_cast_reg_538[0]),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(\a1_reg_651[7]_i_2_n_15 ),
        .I5(\a1_reg_651[5]_i_2_n_15 ),
        .O(\a1_reg_651[5]_i_1_n_15 ));
  LUT5 #(
    .INIT(32'hEE2EE222)) 
    \a1_reg_651[5]_i_2 
       (.I0(\a1_reg_651[5]_i_3_n_15 ),
        .I1(sext_ln100_cast_reg_538[2]),
        .I2(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I3(\a1_reg_651[17]_i_3_n_15 ),
        .I4(\a1_reg_651[9]_i_3_n_15 ),
        .O(\a1_reg_651[5]_i_2_n_15 ));
  LUT4 #(
    .INIT(16'h000D)) 
    \a1_reg_651[5]_i_3 
       (.I0(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I1(\a1_reg_651[13]_i_3_n_15 ),
        .I2(\a1_reg_651[5]_i_4_n_15 ),
        .I3(\a1_reg_651[5]_i_5_n_15 ),
        .O(\a1_reg_651[5]_i_3_n_15 ));
  LUT5 #(
    .INIT(32'h20302000)) 
    \a1_reg_651[5]_i_4 
       (.I0(mul_ln104_reg_646[53]),
        .I1(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I2(sext_ln100_cast_reg_538[4]),
        .I3(sext_ln100_cast_reg_538[5]),
        .I4(mul_ln104_reg_646[21]),
        .O(\a1_reg_651[5]_i_4_n_15 ));
  LUT5 #(
    .INIT(32'h00230020)) 
    \a1_reg_651[5]_i_5 
       (.I0(mul_ln104_reg_646[37]),
        .I1(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I2(sext_ln100_cast_reg_538[5]),
        .I3(sext_ln100_cast_reg_538[4]),
        .I4(mul_ln104_reg_646[5]),
        .O(\a1_reg_651[5]_i_5_n_15 ));
  LUT6 #(
    .INIT(64'h4F44FFFF4F440000)) 
    \a1_reg_651[60]_i_1 
       (.I0(\c1_reg_641[60]_i_2_n_15 ),
        .I1(mul_ln104_reg_646[61]),
        .I2(\c1_reg_641[60]_i_3_n_15 ),
        .I3(mul_ln104_reg_646[63]),
        .I4(sext_ln100_cast_reg_538[0]),
        .I5(\a1_reg_651[60]_i_2_n_15 ),
        .O(\a1_reg_651[60]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'h0003000200000002)) 
    \a1_reg_651[60]_i_2 
       (.I0(mul_ln104_reg_646[60]),
        .I1(\c1_reg_641[62]_i_2_n_15 ),
        .I2(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I3(sext_ln100_cast_reg_538[2]),
        .I4(sext_ln100_cast_reg_538[1]),
        .I5(mul_ln104_reg_646[62]),
        .O(\a1_reg_651[60]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h0003555500005555)) 
    \a1_reg_651[61]_i_1 
       (.I0(\a1_reg_651[61]_i_2_n_15 ),
        .I1(\c1_reg_641[62]_i_2_n_15 ),
        .I2(\c1_reg_641[62]_i_3_n_15 ),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(sext_ln100_cast_reg_538[0]),
        .I5(mul_ln104_reg_646[62]),
        .O(\a1_reg_651[61]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hFFFCFFFDFFFFFFFD)) 
    \a1_reg_651[61]_i_2 
       (.I0(mul_ln104_reg_646[61]),
        .I1(\c1_reg_641[62]_i_2_n_15 ),
        .I2(sext_ln100_cast_reg_538[3]),
        .I3(sext_ln100_cast_reg_538[2]),
        .I4(sext_ln100_cast_reg_538[1]),
        .I5(mul_ln104_reg_646[63]),
        .O(\a1_reg_651[61]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h0003000200000002)) 
    \a1_reg_651[62]_i_1 
       (.I0(mul_ln104_reg_646[62]),
        .I1(\c1_reg_641[62]_i_2_n_15 ),
        .I2(\c1_reg_641[62]_i_3_n_15 ),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(sext_ln100_cast_reg_538[0]),
        .I5(mul_ln104_reg_646[63]),
        .O(\a1_reg_651[62]_i_1_n_15 ));
  LUT2 #(
    .INIT(4'h2)) 
    \a1_reg_651[63]_i_1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(icmp_ln98_reg_603_pp0_iter2_reg),
        .O(a1_reg_6510));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \a1_reg_651[63]_i_2 
       (.I0(mul_ln104_reg_646[63]),
        .I1(\c1_reg_641[63]_i_3_n_15 ),
        .I2(sext_ln100_cast_reg_538[2]),
        .I3(sext_ln100_cast_reg_538[3]),
        .I4(sext_ln100_cast_reg_538[5]),
        .I5(sext_ln100_cast_reg_538[4]),
        .O(\a1_reg_651[63]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h33550F0033550FFF)) 
    \a1_reg_651[6]_i_1 
       (.I0(\a1_reg_651[7]_i_2_n_15 ),
        .I1(\a1_reg_651[9]_i_2_n_15 ),
        .I2(\a1_reg_651[8]_i_2_n_15 ),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(sext_ln100_cast_reg_538[0]),
        .I5(\a1_reg_651[6]_i_2_n_15 ),
        .O(\a1_reg_651[6]_i_1_n_15 ));
  LUT5 #(
    .INIT(32'hEE2EE222)) 
    \a1_reg_651[6]_i_2 
       (.I0(\a1_reg_651[6]_i_3_n_15 ),
        .I1(sext_ln100_cast_reg_538[2]),
        .I2(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I3(\a1_reg_651[18]_i_3_n_15 ),
        .I4(\a1_reg_651[10]_i_3_n_15 ),
        .O(\a1_reg_651[6]_i_2_n_15 ));
  LUT4 #(
    .INIT(16'h000D)) 
    \a1_reg_651[6]_i_3 
       (.I0(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I1(\a1_reg_651[14]_i_3_n_15 ),
        .I2(\a1_reg_651[6]_i_4_n_15 ),
        .I3(\a1_reg_651[6]_i_5_n_15 ),
        .O(\a1_reg_651[6]_i_3_n_15 ));
  LUT5 #(
    .INIT(32'h00320002)) 
    \a1_reg_651[6]_i_4 
       (.I0(mul_ln104_reg_646[6]),
        .I1(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I2(sext_ln100_cast_reg_538[4]),
        .I3(sext_ln100_cast_reg_538[5]),
        .I4(mul_ln104_reg_646[22]),
        .O(\a1_reg_651[6]_i_4_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'h30200020)) 
    \a1_reg_651[6]_i_5 
       (.I0(mul_ln104_reg_646[38]),
        .I1(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I2(sext_ln100_cast_reg_538[5]),
        .I3(sext_ln100_cast_reg_538[4]),
        .I4(mul_ln104_reg_646[54]),
        .O(\a1_reg_651[6]_i_5_n_15 ));
  LUT6 #(
    .INIT(64'h00330F55FF330F55)) 
    \a1_reg_651[7]_i_1 
       (.I0(\a1_reg_651[7]_i_2_n_15 ),
        .I1(\a1_reg_651[9]_i_2_n_15 ),
        .I2(\a1_reg_651[8]_i_2_n_15 ),
        .I3(sext_ln100_cast_reg_538[0]),
        .I4(sext_ln100_cast_reg_538[1]),
        .I5(\a1_reg_651[10]_i_2_n_15 ),
        .O(\a1_reg_651[7]_i_1_n_15 ));
  LUT5 #(
    .INIT(32'hEE2EE222)) 
    \a1_reg_651[7]_i_2 
       (.I0(\a1_reg_651[7]_i_3_n_15 ),
        .I1(sext_ln100_cast_reg_538[2]),
        .I2(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I3(\a1_reg_651[19]_i_3_n_15 ),
        .I4(\a1_reg_651[11]_i_3_n_15 ),
        .O(\a1_reg_651[7]_i_2_n_15 ));
  LUT4 #(
    .INIT(16'h000D)) 
    \a1_reg_651[7]_i_3 
       (.I0(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I1(\a1_reg_651[15]_i_3_n_15 ),
        .I2(\a1_reg_651[7]_i_4_n_15 ),
        .I3(\a1_reg_651[7]_i_5_n_15 ),
        .O(\a1_reg_651[7]_i_3_n_15 ));
  LUT5 #(
    .INIT(32'h00320002)) 
    \a1_reg_651[7]_i_4 
       (.I0(mul_ln104_reg_646[7]),
        .I1(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I2(sext_ln100_cast_reg_538[4]),
        .I3(sext_ln100_cast_reg_538[5]),
        .I4(mul_ln104_reg_646[23]),
        .O(\a1_reg_651[7]_i_4_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'h30200020)) 
    \a1_reg_651[7]_i_5 
       (.I0(mul_ln104_reg_646[39]),
        .I1(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I2(sext_ln100_cast_reg_538[5]),
        .I3(sext_ln100_cast_reg_538[4]),
        .I4(mul_ln104_reg_646[55]),
        .O(\a1_reg_651[7]_i_5_n_15 ));
  LUT6 #(
    .INIT(64'h0530F530053FF53F)) 
    \a1_reg_651[8]_i_1 
       (.I0(\a1_reg_651[10]_i_2_n_15 ),
        .I1(\a1_reg_651[9]_i_2_n_15 ),
        .I2(sext_ln100_cast_reg_538[0]),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(\a1_reg_651[11]_i_2_n_15 ),
        .I5(\a1_reg_651[8]_i_2_n_15 ),
        .O(\a1_reg_651[8]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \a1_reg_651[8]_i_2 
       (.I0(\a1_reg_651[16]_i_3_n_15 ),
        .I1(\a1_reg_651[12]_i_3_n_15 ),
        .I2(sext_ln100_cast_reg_538[2]),
        .I3(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I4(\a1_reg_651[20]_i_3_n_15 ),
        .I5(\a1_reg_651[8]_i_3_n_15 ),
        .O(\a1_reg_651[8]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h0F3355000F3355FF)) 
    \a1_reg_651[8]_i_3 
       (.I0(mul_ln104_reg_646[40]),
        .I1(mul_ln104_reg_646[24]),
        .I2(mul_ln104_reg_646[56]),
        .I3(sext_ln100_cast_reg_538[5]),
        .I4(sext_ln100_cast_reg_538[4]),
        .I5(mul_ln104_reg_646[8]),
        .O(\a1_reg_651[8]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'h0035F0350F35FF35)) 
    \a1_reg_651[9]_i_1 
       (.I0(\a1_reg_651[9]_i_2_n_15 ),
        .I1(\a1_reg_651[10]_i_2_n_15 ),
        .I2(sext_ln100_cast_reg_538[0]),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(\a1_reg_651[12]_i_2_n_15 ),
        .I5(\a1_reg_651[11]_i_2_n_15 ),
        .O(\a1_reg_651[9]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \a1_reg_651[9]_i_2 
       (.I0(\a1_reg_651[17]_i_3_n_15 ),
        .I1(\a1_reg_651[13]_i_3_n_15 ),
        .I2(sext_ln100_cast_reg_538[2]),
        .I3(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I4(\a1_reg_651[21]_i_3_n_15 ),
        .I5(\a1_reg_651[9]_i_3_n_15 ),
        .O(\a1_reg_651[9]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h0F3355000F3355FF)) 
    \a1_reg_651[9]_i_3 
       (.I0(mul_ln104_reg_646[41]),
        .I1(mul_ln104_reg_646[25]),
        .I2(mul_ln104_reg_646[57]),
        .I3(sext_ln100_cast_reg_538[5]),
        .I4(sext_ln100_cast_reg_538[4]),
        .I5(mul_ln104_reg_646[9]),
        .O(\a1_reg_651[9]_i_3_n_15 ));
  FDRE \a1_reg_651_reg[0] 
       (.C(ap_clk),
        .CE(a1_reg_6510),
        .D(\a1_reg_651[0]_i_1_n_15 ),
        .Q(a1_reg_651[0]),
        .R(1'b0));
  FDRE \a1_reg_651_reg[10] 
       (.C(ap_clk),
        .CE(a1_reg_6510),
        .D(\a1_reg_651[10]_i_1_n_15 ),
        .Q(a1_reg_651[10]),
        .R(1'b0));
  FDRE \a1_reg_651_reg[11] 
       (.C(ap_clk),
        .CE(a1_reg_6510),
        .D(\a1_reg_651[11]_i_1_n_15 ),
        .Q(a1_reg_651[11]),
        .R(1'b0));
  FDRE \a1_reg_651_reg[12] 
       (.C(ap_clk),
        .CE(a1_reg_6510),
        .D(\a1_reg_651[12]_i_1_n_15 ),
        .Q(a1_reg_651[12]),
        .R(1'b0));
  FDRE \a1_reg_651_reg[13] 
       (.C(ap_clk),
        .CE(a1_reg_6510),
        .D(\a1_reg_651[13]_i_1_n_15 ),
        .Q(a1_reg_651[13]),
        .R(1'b0));
  FDRE \a1_reg_651_reg[14] 
       (.C(ap_clk),
        .CE(a1_reg_6510),
        .D(\a1_reg_651[14]_i_1_n_15 ),
        .Q(a1_reg_651[14]),
        .R(1'b0));
  FDRE \a1_reg_651_reg[15] 
       (.C(ap_clk),
        .CE(a1_reg_6510),
        .D(\a1_reg_651[15]_i_1_n_15 ),
        .Q(a1_reg_651[15]),
        .R(1'b0));
  FDRE \a1_reg_651_reg[16] 
       (.C(ap_clk),
        .CE(a1_reg_6510),
        .D(\a1_reg_651[16]_i_1_n_15 ),
        .Q(a1_reg_651[16]),
        .R(1'b0));
  FDRE \a1_reg_651_reg[17] 
       (.C(ap_clk),
        .CE(a1_reg_6510),
        .D(\a1_reg_651[17]_i_1_n_15 ),
        .Q(a1_reg_651[17]),
        .R(1'b0));
  FDRE \a1_reg_651_reg[18] 
       (.C(ap_clk),
        .CE(a1_reg_6510),
        .D(\a1_reg_651[18]_i_1_n_15 ),
        .Q(a1_reg_651[18]),
        .R(1'b0));
  FDRE \a1_reg_651_reg[19] 
       (.C(ap_clk),
        .CE(a1_reg_6510),
        .D(\a1_reg_651[19]_i_1_n_15 ),
        .Q(a1_reg_651[19]),
        .R(1'b0));
  FDRE \a1_reg_651_reg[1] 
       (.C(ap_clk),
        .CE(a1_reg_6510),
        .D(\a1_reg_651[1]_i_1_n_15 ),
        .Q(a1_reg_651[1]),
        .R(1'b0));
  FDRE \a1_reg_651_reg[20] 
       (.C(ap_clk),
        .CE(a1_reg_6510),
        .D(\a1_reg_651[20]_i_1_n_15 ),
        .Q(a1_reg_651[20]),
        .R(1'b0));
  FDRE \a1_reg_651_reg[21] 
       (.C(ap_clk),
        .CE(a1_reg_6510),
        .D(\a1_reg_651[21]_i_1_n_15 ),
        .Q(a1_reg_651[21]),
        .R(1'b0));
  FDRE \a1_reg_651_reg[22] 
       (.C(ap_clk),
        .CE(a1_reg_6510),
        .D(\a1_reg_651[22]_i_1_n_15 ),
        .Q(a1_reg_651[22]),
        .R(1'b0));
  FDRE \a1_reg_651_reg[23] 
       (.C(ap_clk),
        .CE(a1_reg_6510),
        .D(\a1_reg_651[23]_i_1_n_15 ),
        .Q(a1_reg_651[23]),
        .R(1'b0));
  FDRE \a1_reg_651_reg[24] 
       (.C(ap_clk),
        .CE(a1_reg_6510),
        .D(\a1_reg_651[24]_i_1_n_15 ),
        .Q(a1_reg_651[24]),
        .R(1'b0));
  FDRE \a1_reg_651_reg[25] 
       (.C(ap_clk),
        .CE(a1_reg_6510),
        .D(\a1_reg_651[25]_i_1_n_15 ),
        .Q(a1_reg_651[25]),
        .R(1'b0));
  FDRE \a1_reg_651_reg[26] 
       (.C(ap_clk),
        .CE(a1_reg_6510),
        .D(\a1_reg_651[26]_i_1_n_15 ),
        .Q(a1_reg_651[26]),
        .R(1'b0));
  FDRE \a1_reg_651_reg[27] 
       (.C(ap_clk),
        .CE(a1_reg_6510),
        .D(\a1_reg_651[27]_i_1_n_15 ),
        .Q(a1_reg_651[27]),
        .R(1'b0));
  FDRE \a1_reg_651_reg[28] 
       (.C(ap_clk),
        .CE(a1_reg_6510),
        .D(\a1_reg_651[28]_i_1_n_15 ),
        .Q(a1_reg_651[28]),
        .R(1'b0));
  FDRE \a1_reg_651_reg[29] 
       (.C(ap_clk),
        .CE(a1_reg_6510),
        .D(\a1_reg_651[29]_i_1_n_15 ),
        .Q(a1_reg_651[29]),
        .R(1'b0));
  FDRE \a1_reg_651_reg[2] 
       (.C(ap_clk),
        .CE(a1_reg_6510),
        .D(\a1_reg_651[2]_i_1_n_15 ),
        .Q(a1_reg_651[2]),
        .R(1'b0));
  FDRE \a1_reg_651_reg[30] 
       (.C(ap_clk),
        .CE(a1_reg_6510),
        .D(\a1_reg_651[30]_i_1_n_15 ),
        .Q(a1_reg_651[30]),
        .R(1'b0));
  FDRE \a1_reg_651_reg[31] 
       (.C(ap_clk),
        .CE(a1_reg_6510),
        .D(\a1_reg_651[31]_i_1_n_15 ),
        .Q(a1_reg_651[31]),
        .R(1'b0));
  FDRE \a1_reg_651_reg[32] 
       (.C(ap_clk),
        .CE(a1_reg_6510),
        .D(\a1_reg_651[32]_i_1_n_15 ),
        .Q(a1_reg_651[32]),
        .R(1'b0));
  FDRE \a1_reg_651_reg[33] 
       (.C(ap_clk),
        .CE(a1_reg_6510),
        .D(\a1_reg_651[33]_i_1_n_15 ),
        .Q(a1_reg_651[33]),
        .R(1'b0));
  FDRE \a1_reg_651_reg[34] 
       (.C(ap_clk),
        .CE(a1_reg_6510),
        .D(\a1_reg_651[34]_i_1_n_15 ),
        .Q(a1_reg_651[34]),
        .R(1'b0));
  FDRE \a1_reg_651_reg[35] 
       (.C(ap_clk),
        .CE(a1_reg_6510),
        .D(\a1_reg_651[35]_i_1_n_15 ),
        .Q(a1_reg_651[35]),
        .R(1'b0));
  FDRE \a1_reg_651_reg[36] 
       (.C(ap_clk),
        .CE(a1_reg_6510),
        .D(\a1_reg_651[36]_i_1_n_15 ),
        .Q(a1_reg_651[36]),
        .R(1'b0));
  FDRE \a1_reg_651_reg[37] 
       (.C(ap_clk),
        .CE(a1_reg_6510),
        .D(\a1_reg_651[37]_i_1_n_15 ),
        .Q(a1_reg_651[37]),
        .R(1'b0));
  FDRE \a1_reg_651_reg[38] 
       (.C(ap_clk),
        .CE(a1_reg_6510),
        .D(\a1_reg_651[38]_i_1_n_15 ),
        .Q(a1_reg_651[38]),
        .R(1'b0));
  FDRE \a1_reg_651_reg[39] 
       (.C(ap_clk),
        .CE(a1_reg_6510),
        .D(\a1_reg_651[39]_i_1_n_15 ),
        .Q(a1_reg_651[39]),
        .R(1'b0));
  FDRE \a1_reg_651_reg[3] 
       (.C(ap_clk),
        .CE(a1_reg_6510),
        .D(\a1_reg_651[3]_i_1_n_15 ),
        .Q(a1_reg_651[3]),
        .R(1'b0));
  FDRE \a1_reg_651_reg[40] 
       (.C(ap_clk),
        .CE(a1_reg_6510),
        .D(\a1_reg_651[40]_i_1_n_15 ),
        .Q(a1_reg_651[40]),
        .R(1'b0));
  FDRE \a1_reg_651_reg[41] 
       (.C(ap_clk),
        .CE(a1_reg_6510),
        .D(\a1_reg_651[41]_i_1_n_15 ),
        .Q(a1_reg_651[41]),
        .R(1'b0));
  FDRE \a1_reg_651_reg[42] 
       (.C(ap_clk),
        .CE(a1_reg_6510),
        .D(\a1_reg_651[42]_i_1_n_15 ),
        .Q(a1_reg_651[42]),
        .R(1'b0));
  FDRE \a1_reg_651_reg[43] 
       (.C(ap_clk),
        .CE(a1_reg_6510),
        .D(\a1_reg_651[43]_i_1_n_15 ),
        .Q(a1_reg_651[43]),
        .R(1'b0));
  FDRE \a1_reg_651_reg[44] 
       (.C(ap_clk),
        .CE(a1_reg_6510),
        .D(\a1_reg_651[44]_i_1_n_15 ),
        .Q(a1_reg_651[44]),
        .R(1'b0));
  FDRE \a1_reg_651_reg[45] 
       (.C(ap_clk),
        .CE(a1_reg_6510),
        .D(\a1_reg_651[45]_i_1_n_15 ),
        .Q(a1_reg_651[45]),
        .R(1'b0));
  FDRE \a1_reg_651_reg[46] 
       (.C(ap_clk),
        .CE(a1_reg_6510),
        .D(\a1_reg_651[46]_i_1_n_15 ),
        .Q(a1_reg_651[46]),
        .R(1'b0));
  FDRE \a1_reg_651_reg[47] 
       (.C(ap_clk),
        .CE(a1_reg_6510),
        .D(\a1_reg_651[47]_i_1_n_15 ),
        .Q(a1_reg_651[47]),
        .R(1'b0));
  FDRE \a1_reg_651_reg[48] 
       (.C(ap_clk),
        .CE(a1_reg_6510),
        .D(\a1_reg_651[48]_i_1_n_15 ),
        .Q(a1_reg_651[48]),
        .R(1'b0));
  FDRE \a1_reg_651_reg[49] 
       (.C(ap_clk),
        .CE(a1_reg_6510),
        .D(\a1_reg_651[49]_i_1_n_15 ),
        .Q(a1_reg_651[49]),
        .R(1'b0));
  FDRE \a1_reg_651_reg[4] 
       (.C(ap_clk),
        .CE(a1_reg_6510),
        .D(\a1_reg_651[4]_i_1_n_15 ),
        .Q(a1_reg_651[4]),
        .R(1'b0));
  FDRE \a1_reg_651_reg[50] 
       (.C(ap_clk),
        .CE(a1_reg_6510),
        .D(\a1_reg_651[50]_i_1_n_15 ),
        .Q(a1_reg_651[50]),
        .R(1'b0));
  FDRE \a1_reg_651_reg[51] 
       (.C(ap_clk),
        .CE(a1_reg_6510),
        .D(\a1_reg_651[51]_i_1_n_15 ),
        .Q(a1_reg_651[51]),
        .R(1'b0));
  FDRE \a1_reg_651_reg[52] 
       (.C(ap_clk),
        .CE(a1_reg_6510),
        .D(\a1_reg_651[52]_i_1_n_15 ),
        .Q(a1_reg_651[52]),
        .R(1'b0));
  FDRE \a1_reg_651_reg[53] 
       (.C(ap_clk),
        .CE(a1_reg_6510),
        .D(\a1_reg_651[53]_i_1_n_15 ),
        .Q(a1_reg_651[53]),
        .R(1'b0));
  FDRE \a1_reg_651_reg[54] 
       (.C(ap_clk),
        .CE(a1_reg_6510),
        .D(\a1_reg_651[54]_i_1_n_15 ),
        .Q(a1_reg_651[54]),
        .R(1'b0));
  FDRE \a1_reg_651_reg[55] 
       (.C(ap_clk),
        .CE(a1_reg_6510),
        .D(\a1_reg_651[55]_i_1_n_15 ),
        .Q(a1_reg_651[55]),
        .R(1'b0));
  FDRE \a1_reg_651_reg[56] 
       (.C(ap_clk),
        .CE(a1_reg_6510),
        .D(\a1_reg_651[56]_i_1_n_15 ),
        .Q(a1_reg_651[56]),
        .R(1'b0));
  FDRE \a1_reg_651_reg[57] 
       (.C(ap_clk),
        .CE(a1_reg_6510),
        .D(\a1_reg_651[57]_i_1_n_15 ),
        .Q(a1_reg_651[57]),
        .R(1'b0));
  FDRE \a1_reg_651_reg[58] 
       (.C(ap_clk),
        .CE(a1_reg_6510),
        .D(\a1_reg_651[58]_i_1_n_15 ),
        .Q(a1_reg_651[58]),
        .R(1'b0));
  FDRE \a1_reg_651_reg[59] 
       (.C(ap_clk),
        .CE(a1_reg_6510),
        .D(\a1_reg_651[59]_i_1_n_15 ),
        .Q(a1_reg_651[59]),
        .R(1'b0));
  FDRE \a1_reg_651_reg[5] 
       (.C(ap_clk),
        .CE(a1_reg_6510),
        .D(\a1_reg_651[5]_i_1_n_15 ),
        .Q(a1_reg_651[5]),
        .R(1'b0));
  FDRE \a1_reg_651_reg[60] 
       (.C(ap_clk),
        .CE(a1_reg_6510),
        .D(\a1_reg_651[60]_i_1_n_15 ),
        .Q(a1_reg_651[60]),
        .R(1'b0));
  FDRE \a1_reg_651_reg[61] 
       (.C(ap_clk),
        .CE(a1_reg_6510),
        .D(\a1_reg_651[61]_i_1_n_15 ),
        .Q(a1_reg_651[61]),
        .R(1'b0));
  FDRE \a1_reg_651_reg[62] 
       (.C(ap_clk),
        .CE(a1_reg_6510),
        .D(\a1_reg_651[62]_i_1_n_15 ),
        .Q(a1_reg_651[62]),
        .R(1'b0));
  FDRE \a1_reg_651_reg[63] 
       (.C(ap_clk),
        .CE(a1_reg_6510),
        .D(\a1_reg_651[63]_i_2_n_15 ),
        .Q(a1_reg_651[63]),
        .R(1'b0));
  FDRE \a1_reg_651_reg[6] 
       (.C(ap_clk),
        .CE(a1_reg_6510),
        .D(\a1_reg_651[6]_i_1_n_15 ),
        .Q(a1_reg_651[6]),
        .R(1'b0));
  FDRE \a1_reg_651_reg[7] 
       (.C(ap_clk),
        .CE(a1_reg_6510),
        .D(\a1_reg_651[7]_i_1_n_15 ),
        .Q(a1_reg_651[7]),
        .R(1'b0));
  FDRE \a1_reg_651_reg[8] 
       (.C(ap_clk),
        .CE(a1_reg_6510),
        .D(\a1_reg_651[8]_i_1_n_15 ),
        .Q(a1_reg_651[8]),
        .R(1'b0));
  FDRE \a1_reg_651_reg[9] 
       (.C(ap_clk),
        .CE(a1_reg_6510),
        .D(\a1_reg_651[9]_i_1_n_15 ),
        .Q(a1_reg_651[9]),
        .R(1'b0));
  (* srl_bus_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg[0]_srl3 " *) 
  SRL16E \add_ln98_reg_592_pp0_iter3_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage1),
        .CLK(ap_clk),
        .D(add_ln98_reg_592[0]),
        .Q(\add_ln98_reg_592_pp0_iter3_reg_reg[0]_srl3_n_15 ));
  (* srl_bus_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg[10]_srl3 " *) 
  SRL16E \add_ln98_reg_592_pp0_iter3_reg_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage1),
        .CLK(ap_clk),
        .D(add_ln98_reg_592[10]),
        .Q(\add_ln98_reg_592_pp0_iter3_reg_reg[10]_srl3_n_15 ));
  (* srl_bus_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg[11]_srl3 " *) 
  SRL16E \add_ln98_reg_592_pp0_iter3_reg_reg[11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage1),
        .CLK(ap_clk),
        .D(add_ln98_reg_592[11]),
        .Q(\add_ln98_reg_592_pp0_iter3_reg_reg[11]_srl3_n_15 ));
  (* srl_bus_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg[12]_srl3 " *) 
  SRL16E \add_ln98_reg_592_pp0_iter3_reg_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage1),
        .CLK(ap_clk),
        .D(add_ln98_reg_592[12]),
        .Q(\add_ln98_reg_592_pp0_iter3_reg_reg[12]_srl3_n_15 ));
  (* srl_bus_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg[13]_srl3 " *) 
  SRL16E \add_ln98_reg_592_pp0_iter3_reg_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage1),
        .CLK(ap_clk),
        .D(add_ln98_reg_592[13]),
        .Q(\add_ln98_reg_592_pp0_iter3_reg_reg[13]_srl3_n_15 ));
  (* srl_bus_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg[14]_srl3 " *) 
  SRL16E \add_ln98_reg_592_pp0_iter3_reg_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage1),
        .CLK(ap_clk),
        .D(add_ln98_reg_592[14]),
        .Q(\add_ln98_reg_592_pp0_iter3_reg_reg[14]_srl3_n_15 ));
  (* srl_bus_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg[15]_srl3 " *) 
  SRL16E \add_ln98_reg_592_pp0_iter3_reg_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage1),
        .CLK(ap_clk),
        .D(add_ln98_reg_592[15]),
        .Q(\add_ln98_reg_592_pp0_iter3_reg_reg[15]_srl3_n_15 ));
  (* srl_bus_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg[16]_srl3 " *) 
  SRL16E \add_ln98_reg_592_pp0_iter3_reg_reg[16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage1),
        .CLK(ap_clk),
        .D(add_ln98_reg_592[16]),
        .Q(\add_ln98_reg_592_pp0_iter3_reg_reg[16]_srl3_n_15 ));
  (* srl_bus_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg[17]_srl3 " *) 
  SRL16E \add_ln98_reg_592_pp0_iter3_reg_reg[17]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage1),
        .CLK(ap_clk),
        .D(add_ln98_reg_592[17]),
        .Q(\add_ln98_reg_592_pp0_iter3_reg_reg[17]_srl3_n_15 ));
  (* srl_bus_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg[18]_srl3 " *) 
  SRL16E \add_ln98_reg_592_pp0_iter3_reg_reg[18]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage1),
        .CLK(ap_clk),
        .D(add_ln98_reg_592[18]),
        .Q(\add_ln98_reg_592_pp0_iter3_reg_reg[18]_srl3_n_15 ));
  (* srl_bus_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg[19]_srl3 " *) 
  SRL16E \add_ln98_reg_592_pp0_iter3_reg_reg[19]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage1),
        .CLK(ap_clk),
        .D(add_ln98_reg_592[19]),
        .Q(\add_ln98_reg_592_pp0_iter3_reg_reg[19]_srl3_n_15 ));
  (* srl_bus_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg[1]_srl3 " *) 
  SRL16E \add_ln98_reg_592_pp0_iter3_reg_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage1),
        .CLK(ap_clk),
        .D(add_ln98_reg_592[1]),
        .Q(\add_ln98_reg_592_pp0_iter3_reg_reg[1]_srl3_n_15 ));
  (* srl_bus_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg[20]_srl3 " *) 
  SRL16E \add_ln98_reg_592_pp0_iter3_reg_reg[20]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage1),
        .CLK(ap_clk),
        .D(add_ln98_reg_592[20]),
        .Q(\add_ln98_reg_592_pp0_iter3_reg_reg[20]_srl3_n_15 ));
  (* srl_bus_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg[21]_srl3 " *) 
  SRL16E \add_ln98_reg_592_pp0_iter3_reg_reg[21]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage1),
        .CLK(ap_clk),
        .D(add_ln98_reg_592[21]),
        .Q(\add_ln98_reg_592_pp0_iter3_reg_reg[21]_srl3_n_15 ));
  (* srl_bus_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg[22]_srl3 " *) 
  SRL16E \add_ln98_reg_592_pp0_iter3_reg_reg[22]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage1),
        .CLK(ap_clk),
        .D(add_ln98_reg_592[22]),
        .Q(\add_ln98_reg_592_pp0_iter3_reg_reg[22]_srl3_n_15 ));
  (* srl_bus_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg[23]_srl3 " *) 
  SRL16E \add_ln98_reg_592_pp0_iter3_reg_reg[23]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage1),
        .CLK(ap_clk),
        .D(add_ln98_reg_592[23]),
        .Q(\add_ln98_reg_592_pp0_iter3_reg_reg[23]_srl3_n_15 ));
  (* srl_bus_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg[24]_srl3 " *) 
  SRL16E \add_ln98_reg_592_pp0_iter3_reg_reg[24]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage1),
        .CLK(ap_clk),
        .D(add_ln98_reg_592[24]),
        .Q(\add_ln98_reg_592_pp0_iter3_reg_reg[24]_srl3_n_15 ));
  (* srl_bus_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg[2]_srl3 " *) 
  SRL16E \add_ln98_reg_592_pp0_iter3_reg_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage1),
        .CLK(ap_clk),
        .D(add_ln98_reg_592[2]),
        .Q(\add_ln98_reg_592_pp0_iter3_reg_reg[2]_srl3_n_15 ));
  (* srl_bus_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg[3]_srl3 " *) 
  SRL16E \add_ln98_reg_592_pp0_iter3_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage1),
        .CLK(ap_clk),
        .D(add_ln98_reg_592[3]),
        .Q(\add_ln98_reg_592_pp0_iter3_reg_reg[3]_srl3_n_15 ));
  (* srl_bus_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg[4]_srl3 " *) 
  SRL16E \add_ln98_reg_592_pp0_iter3_reg_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage1),
        .CLK(ap_clk),
        .D(add_ln98_reg_592[4]),
        .Q(\add_ln98_reg_592_pp0_iter3_reg_reg[4]_srl3_n_15 ));
  (* srl_bus_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg[5]_srl3 " *) 
  SRL16E \add_ln98_reg_592_pp0_iter3_reg_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage1),
        .CLK(ap_clk),
        .D(add_ln98_reg_592[5]),
        .Q(\add_ln98_reg_592_pp0_iter3_reg_reg[5]_srl3_n_15 ));
  (* srl_bus_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg[6]_srl3 " *) 
  SRL16E \add_ln98_reg_592_pp0_iter3_reg_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage1),
        .CLK(ap_clk),
        .D(add_ln98_reg_592[6]),
        .Q(\add_ln98_reg_592_pp0_iter3_reg_reg[6]_srl3_n_15 ));
  (* srl_bus_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg[7]_srl3 " *) 
  SRL16E \add_ln98_reg_592_pp0_iter3_reg_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage1),
        .CLK(ap_clk),
        .D(add_ln98_reg_592[7]),
        .Q(\add_ln98_reg_592_pp0_iter3_reg_reg[7]_srl3_n_15 ));
  (* srl_bus_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg[8]_srl3 " *) 
  SRL16E \add_ln98_reg_592_pp0_iter3_reg_reg[8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage1),
        .CLK(ap_clk),
        .D(add_ln98_reg_592[8]),
        .Q(\add_ln98_reg_592_pp0_iter3_reg_reg[8]_srl3_n_15 ));
  (* srl_bus_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/add_ln98_reg_592_pp0_iter3_reg_reg[9]_srl3 " *) 
  SRL16E \add_ln98_reg_592_pp0_iter3_reg_reg[9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage1),
        .CLK(ap_clk),
        .D(add_ln98_reg_592[9]),
        .Q(\add_ln98_reg_592_pp0_iter3_reg_reg[9]_srl3_n_15 ));
  FDRE \add_ln98_reg_592_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\add_ln98_reg_592_pp0_iter3_reg_reg[0]_srl3_n_15 ),
        .Q(add_ln98_reg_592_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \add_ln98_reg_592_pp0_iter4_reg_reg[10]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\add_ln98_reg_592_pp0_iter3_reg_reg[10]_srl3_n_15 ),
        .Q(add_ln98_reg_592_pp0_iter4_reg[10]),
        .R(1'b0));
  FDRE \add_ln98_reg_592_pp0_iter4_reg_reg[11]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\add_ln98_reg_592_pp0_iter3_reg_reg[11]_srl3_n_15 ),
        .Q(add_ln98_reg_592_pp0_iter4_reg[11]),
        .R(1'b0));
  FDRE \add_ln98_reg_592_pp0_iter4_reg_reg[12]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\add_ln98_reg_592_pp0_iter3_reg_reg[12]_srl3_n_15 ),
        .Q(add_ln98_reg_592_pp0_iter4_reg[12]),
        .R(1'b0));
  FDRE \add_ln98_reg_592_pp0_iter4_reg_reg[13]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\add_ln98_reg_592_pp0_iter3_reg_reg[13]_srl3_n_15 ),
        .Q(add_ln98_reg_592_pp0_iter4_reg[13]),
        .R(1'b0));
  FDRE \add_ln98_reg_592_pp0_iter4_reg_reg[14]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\add_ln98_reg_592_pp0_iter3_reg_reg[14]_srl3_n_15 ),
        .Q(add_ln98_reg_592_pp0_iter4_reg[14]),
        .R(1'b0));
  FDRE \add_ln98_reg_592_pp0_iter4_reg_reg[15]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\add_ln98_reg_592_pp0_iter3_reg_reg[15]_srl3_n_15 ),
        .Q(add_ln98_reg_592_pp0_iter4_reg[15]),
        .R(1'b0));
  FDRE \add_ln98_reg_592_pp0_iter4_reg_reg[16]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\add_ln98_reg_592_pp0_iter3_reg_reg[16]_srl3_n_15 ),
        .Q(add_ln98_reg_592_pp0_iter4_reg[16]),
        .R(1'b0));
  FDRE \add_ln98_reg_592_pp0_iter4_reg_reg[17]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\add_ln98_reg_592_pp0_iter3_reg_reg[17]_srl3_n_15 ),
        .Q(add_ln98_reg_592_pp0_iter4_reg[17]),
        .R(1'b0));
  FDRE \add_ln98_reg_592_pp0_iter4_reg_reg[18]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\add_ln98_reg_592_pp0_iter3_reg_reg[18]_srl3_n_15 ),
        .Q(add_ln98_reg_592_pp0_iter4_reg[18]),
        .R(1'b0));
  FDRE \add_ln98_reg_592_pp0_iter4_reg_reg[19]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\add_ln98_reg_592_pp0_iter3_reg_reg[19]_srl3_n_15 ),
        .Q(add_ln98_reg_592_pp0_iter4_reg[19]),
        .R(1'b0));
  FDRE \add_ln98_reg_592_pp0_iter4_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\add_ln98_reg_592_pp0_iter3_reg_reg[1]_srl3_n_15 ),
        .Q(add_ln98_reg_592_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \add_ln98_reg_592_pp0_iter4_reg_reg[20]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\add_ln98_reg_592_pp0_iter3_reg_reg[20]_srl3_n_15 ),
        .Q(add_ln98_reg_592_pp0_iter4_reg[20]),
        .R(1'b0));
  FDRE \add_ln98_reg_592_pp0_iter4_reg_reg[21]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\add_ln98_reg_592_pp0_iter3_reg_reg[21]_srl3_n_15 ),
        .Q(add_ln98_reg_592_pp0_iter4_reg[21]),
        .R(1'b0));
  FDRE \add_ln98_reg_592_pp0_iter4_reg_reg[22]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\add_ln98_reg_592_pp0_iter3_reg_reg[22]_srl3_n_15 ),
        .Q(add_ln98_reg_592_pp0_iter4_reg[22]),
        .R(1'b0));
  FDRE \add_ln98_reg_592_pp0_iter4_reg_reg[23]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\add_ln98_reg_592_pp0_iter3_reg_reg[23]_srl3_n_15 ),
        .Q(add_ln98_reg_592_pp0_iter4_reg[23]),
        .R(1'b0));
  FDRE \add_ln98_reg_592_pp0_iter4_reg_reg[24]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\add_ln98_reg_592_pp0_iter3_reg_reg[24]_srl3_n_15 ),
        .Q(add_ln98_reg_592_pp0_iter4_reg[24]),
        .R(1'b0));
  FDRE \add_ln98_reg_592_pp0_iter4_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\add_ln98_reg_592_pp0_iter3_reg_reg[2]_srl3_n_15 ),
        .Q(add_ln98_reg_592_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \add_ln98_reg_592_pp0_iter4_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\add_ln98_reg_592_pp0_iter3_reg_reg[3]_srl3_n_15 ),
        .Q(add_ln98_reg_592_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \add_ln98_reg_592_pp0_iter4_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\add_ln98_reg_592_pp0_iter3_reg_reg[4]_srl3_n_15 ),
        .Q(add_ln98_reg_592_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \add_ln98_reg_592_pp0_iter4_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\add_ln98_reg_592_pp0_iter3_reg_reg[5]_srl3_n_15 ),
        .Q(add_ln98_reg_592_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \add_ln98_reg_592_pp0_iter4_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\add_ln98_reg_592_pp0_iter3_reg_reg[6]_srl3_n_15 ),
        .Q(add_ln98_reg_592_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \add_ln98_reg_592_pp0_iter4_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\add_ln98_reg_592_pp0_iter3_reg_reg[7]_srl3_n_15 ),
        .Q(add_ln98_reg_592_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \add_ln98_reg_592_pp0_iter4_reg_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\add_ln98_reg_592_pp0_iter3_reg_reg[8]_srl3_n_15 ),
        .Q(add_ln98_reg_592_pp0_iter4_reg[8]),
        .R(1'b0));
  FDRE \add_ln98_reg_592_pp0_iter4_reg_reg[9]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\add_ln98_reg_592_pp0_iter3_reg_reg[9]_srl3_n_15 ),
        .Q(add_ln98_reg_592_pp0_iter4_reg[9]),
        .R(1'b0));
  FDRE \add_ln98_reg_592_reg[0] 
       (.C(ap_clk),
        .CE(HistArray_load_reg_5790),
        .D(\add_ln98_reg_592_reg[24]_0 [0]),
        .Q(add_ln98_reg_592[0]),
        .R(1'b0));
  FDRE \add_ln98_reg_592_reg[10] 
       (.C(ap_clk),
        .CE(HistArray_load_reg_5790),
        .D(\add_ln98_reg_592_reg[24]_0 [10]),
        .Q(add_ln98_reg_592[10]),
        .R(1'b0));
  FDRE \add_ln98_reg_592_reg[11] 
       (.C(ap_clk),
        .CE(HistArray_load_reg_5790),
        .D(\add_ln98_reg_592_reg[24]_0 [11]),
        .Q(add_ln98_reg_592[11]),
        .R(1'b0));
  FDRE \add_ln98_reg_592_reg[12] 
       (.C(ap_clk),
        .CE(HistArray_load_reg_5790),
        .D(\add_ln98_reg_592_reg[24]_0 [12]),
        .Q(add_ln98_reg_592[12]),
        .R(1'b0));
  FDRE \add_ln98_reg_592_reg[13] 
       (.C(ap_clk),
        .CE(HistArray_load_reg_5790),
        .D(\add_ln98_reg_592_reg[24]_0 [13]),
        .Q(add_ln98_reg_592[13]),
        .R(1'b0));
  FDRE \add_ln98_reg_592_reg[14] 
       (.C(ap_clk),
        .CE(HistArray_load_reg_5790),
        .D(\add_ln98_reg_592_reg[24]_0 [14]),
        .Q(add_ln98_reg_592[14]),
        .R(1'b0));
  FDRE \add_ln98_reg_592_reg[15] 
       (.C(ap_clk),
        .CE(HistArray_load_reg_5790),
        .D(\add_ln98_reg_592_reg[24]_0 [15]),
        .Q(add_ln98_reg_592[15]),
        .R(1'b0));
  FDRE \add_ln98_reg_592_reg[16] 
       (.C(ap_clk),
        .CE(HistArray_load_reg_5790),
        .D(\add_ln98_reg_592_reg[24]_0 [16]),
        .Q(add_ln98_reg_592[16]),
        .R(1'b0));
  FDRE \add_ln98_reg_592_reg[17] 
       (.C(ap_clk),
        .CE(HistArray_load_reg_5790),
        .D(\add_ln98_reg_592_reg[24]_0 [17]),
        .Q(add_ln98_reg_592[17]),
        .R(1'b0));
  FDRE \add_ln98_reg_592_reg[18] 
       (.C(ap_clk),
        .CE(HistArray_load_reg_5790),
        .D(\add_ln98_reg_592_reg[24]_0 [18]),
        .Q(add_ln98_reg_592[18]),
        .R(1'b0));
  FDRE \add_ln98_reg_592_reg[19] 
       (.C(ap_clk),
        .CE(HistArray_load_reg_5790),
        .D(\add_ln98_reg_592_reg[24]_0 [19]),
        .Q(add_ln98_reg_592[19]),
        .R(1'b0));
  FDRE \add_ln98_reg_592_reg[1] 
       (.C(ap_clk),
        .CE(HistArray_load_reg_5790),
        .D(\add_ln98_reg_592_reg[24]_0 [1]),
        .Q(add_ln98_reg_592[1]),
        .R(1'b0));
  FDRE \add_ln98_reg_592_reg[20] 
       (.C(ap_clk),
        .CE(HistArray_load_reg_5790),
        .D(\add_ln98_reg_592_reg[24]_0 [20]),
        .Q(add_ln98_reg_592[20]),
        .R(1'b0));
  FDRE \add_ln98_reg_592_reg[21] 
       (.C(ap_clk),
        .CE(HistArray_load_reg_5790),
        .D(\add_ln98_reg_592_reg[24]_0 [21]),
        .Q(add_ln98_reg_592[21]),
        .R(1'b0));
  FDRE \add_ln98_reg_592_reg[22] 
       (.C(ap_clk),
        .CE(HistArray_load_reg_5790),
        .D(\add_ln98_reg_592_reg[24]_0 [22]),
        .Q(add_ln98_reg_592[22]),
        .R(1'b0));
  FDRE \add_ln98_reg_592_reg[23] 
       (.C(ap_clk),
        .CE(HistArray_load_reg_5790),
        .D(\add_ln98_reg_592_reg[24]_0 [23]),
        .Q(add_ln98_reg_592[23]),
        .R(1'b0));
  FDRE \add_ln98_reg_592_reg[24] 
       (.C(ap_clk),
        .CE(HistArray_load_reg_5790),
        .D(\add_ln98_reg_592_reg[24]_0 [24]),
        .Q(add_ln98_reg_592[24]),
        .R(1'b0));
  FDRE \add_ln98_reg_592_reg[2] 
       (.C(ap_clk),
        .CE(HistArray_load_reg_5790),
        .D(\add_ln98_reg_592_reg[24]_0 [2]),
        .Q(add_ln98_reg_592[2]),
        .R(1'b0));
  FDRE \add_ln98_reg_592_reg[3] 
       (.C(ap_clk),
        .CE(HistArray_load_reg_5790),
        .D(\add_ln98_reg_592_reg[24]_0 [3]),
        .Q(add_ln98_reg_592[3]),
        .R(1'b0));
  FDRE \add_ln98_reg_592_reg[4] 
       (.C(ap_clk),
        .CE(HistArray_load_reg_5790),
        .D(\add_ln98_reg_592_reg[24]_0 [4]),
        .Q(add_ln98_reg_592[4]),
        .R(1'b0));
  FDRE \add_ln98_reg_592_reg[5] 
       (.C(ap_clk),
        .CE(HistArray_load_reg_5790),
        .D(\add_ln98_reg_592_reg[24]_0 [5]),
        .Q(add_ln98_reg_592[5]),
        .R(1'b0));
  FDRE \add_ln98_reg_592_reg[6] 
       (.C(ap_clk),
        .CE(HistArray_load_reg_5790),
        .D(\add_ln98_reg_592_reg[24]_0 [6]),
        .Q(add_ln98_reg_592[6]),
        .R(1'b0));
  FDRE \add_ln98_reg_592_reg[7] 
       (.C(ap_clk),
        .CE(HistArray_load_reg_5790),
        .D(\add_ln98_reg_592_reg[24]_0 [7]),
        .Q(add_ln98_reg_592[7]),
        .R(1'b0));
  FDRE \add_ln98_reg_592_reg[8] 
       (.C(ap_clk),
        .CE(HistArray_load_reg_5790),
        .D(\add_ln98_reg_592_reg[24]_0 [8]),
        .Q(add_ln98_reg_592[8]),
        .R(1'b0));
  FDRE \add_ln98_reg_592_reg[9] 
       (.C(ap_clk),
        .CE(HistArray_load_reg_5790),
        .D(\add_ln98_reg_592_reg[24]_0 [9]),
        .Q(add_ln98_reg_592[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\ap_CS_fsm[1]_i_2__0_n_15 ),
        .O(ap_NS_fsm[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(\ap_CS_fsm[1]_i_2__0_n_15 ),
        .I1(ap_CS_fsm_pp0_stage1),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    \ap_CS_fsm[1]_i_2__0 
       (.I0(Q),
        .I1(\ap_CS_fsm[1]_i_3_n_15 ),
        .I2(\ap_CS_fsm[1]_i_4_n_15 ),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(ap_enable_reg_pp0_iter10),
        .I5(ap_enable_reg_pp0_iter9),
        .O(\ap_CS_fsm[1]_i_2__0_n_15 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(ap_enable_reg_pp0_iter8),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\ap_CS_fsm[1]_i_3_n_15 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_4 
       (.I0(ap_enable_reg_pp0_iter7),
        .I1(ap_enable_reg_pp0_iter6),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_done_cache_reg),
        .O(\ap_CS_fsm[1]_i_4_n_15 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_pp0_stage0),
        .S(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage1),
        .Q(Q),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_ap_start_reg_reg),
        .Q(ap_enable_reg_pp0_iter0_reg),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter10_reg
       (.C(ap_clk),
        .CE(Q),
        .D(ap_enable_reg_pp0_iter9),
        .Q(ap_enable_reg_pp0_iter10),
        .R(ap_rst_n_0));
  LUT6 #(
    .INIT(64'h000A000088888888)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln92_reg_570_reg[0]_0 ),
        .I3(\sext_ln100_cast_reg_538_reg[1]_0 ),
        .I4(grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_ap_start_reg_reg),
        .I5(Q),
        .O(ap_enable_reg_pp0_iter1_i_1__1_n_15));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    ap_enable_reg_pp0_iter1_i_1__2
       (.I0(grp_Inverse_fu_81_p_start),
        .I1(\ap_CS_fsm_reg[9]_2 [2]),
        .I2(\ap_CS_fsm_reg[9]_2 [0]),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .O(grp_Inverse_fu_146_ap_start_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__1_n_15),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(Q),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(Q),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(Q),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(Q),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(Q),
        .D(ap_enable_reg_pp0_iter5),
        .Q(ap_enable_reg_pp0_iter6),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter7_reg
       (.C(ap_clk),
        .CE(Q),
        .D(ap_enable_reg_pp0_iter6),
        .Q(ap_enable_reg_pp0_iter7),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter8_reg
       (.C(ap_clk),
        .CE(Q),
        .D(ap_enable_reg_pp0_iter7),
        .Q(ap_enable_reg_pp0_iter8),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter9_reg
       (.C(ap_clk),
        .CE(Q),
        .D(ap_enable_reg_pp0_iter8),
        .Q(ap_enable_reg_pp0_iter9),
        .R(ap_rst_n_0));
  (* srl_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/ap_loop_exit_ready_pp0_iter8_reg_reg_srl8 " *) 
  SRL16E ap_loop_exit_ready_pp0_iter8_reg_reg_srl8
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(Q),
        .CLK(ap_clk),
        .D(grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter8_reg_reg_srl8_n_15));
  LUT5 #(
    .INIT(32'hB8B8B800)) 
    ap_loop_exit_ready_pp0_iter8_reg_reg_srl8_i_1
       (.I0(ap_done_cache_reg),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\sext_ln100_cast_reg_538_reg[1]_0 ),
        .I4(\icmp_ln92_reg_570_reg[0]_0 ),
        .O(grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_ap_ready));
  FDRE ap_loop_exit_ready_pp0_iter9_reg_reg__0
       (.C(ap_clk),
        .CE(Q),
        .D(ap_loop_exit_ready_pp0_iter8_reg_reg_srl8_n_15),
        .Q(ap_loop_exit_ready_pp0_iter9_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    buff0_reg_i_10__1
       (.I0(res_reg_683[22]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter6),
        .I3(conv106_cast_reg_548[22]),
        .I4(\ap_CS_fsm_reg[9]_2 [2]),
        .I5(grp_fu_652_p_din1[22]),
        .O(din1[22]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    buff0_reg_i_11__1
       (.I0(res_reg_683[21]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter6),
        .I3(conv106_cast_reg_548[21]),
        .I4(\ap_CS_fsm_reg[9]_2 [2]),
        .I5(grp_fu_652_p_din1[21]),
        .O(din1[21]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    buff0_reg_i_12__1
       (.I0(res_reg_683[20]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter6),
        .I3(conv106_cast_reg_548[20]),
        .I4(\ap_CS_fsm_reg[9]_2 [2]),
        .I5(grp_fu_652_p_din1[20]),
        .O(din1[20]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    buff0_reg_i_13__1
       (.I0(res_reg_683[19]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter6),
        .I3(conv106_cast_reg_548[19]),
        .I4(\ap_CS_fsm_reg[9]_2 [2]),
        .I5(grp_fu_652_p_din1[19]),
        .O(din1[19]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    buff0_reg_i_14__1
       (.I0(res_reg_683[18]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter6),
        .I3(conv106_cast_reg_548[18]),
        .I4(\ap_CS_fsm_reg[9]_2 [2]),
        .I5(grp_fu_652_p_din1[18]),
        .O(din1[18]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    buff0_reg_i_15__1
       (.I0(res_reg_683[17]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter6),
        .I3(conv106_cast_reg_548[17]),
        .I4(\ap_CS_fsm_reg[9]_2 [2]),
        .I5(grp_fu_652_p_din1[17]),
        .O(din1[17]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    buff0_reg_i_1__3
       (.I0(res_reg_683[31]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter6),
        .I3(conv106_cast_reg_548[31]),
        .I4(\ap_CS_fsm_reg[9]_2 [2]),
        .I5(grp_fu_652_p_din1[31]),
        .O(din1[31]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    buff0_reg_i_2__3
       (.I0(res_reg_683[30]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter6),
        .I3(conv106_cast_reg_548[30]),
        .I4(\ap_CS_fsm_reg[9]_2 [2]),
        .I5(grp_fu_652_p_din1[30]),
        .O(din1[30]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    buff0_reg_i_3__3
       (.I0(res_reg_683[29]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter6),
        .I3(conv106_cast_reg_548[29]),
        .I4(\ap_CS_fsm_reg[9]_2 [2]),
        .I5(grp_fu_652_p_din1[29]),
        .O(din1[29]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    buff0_reg_i_4__3
       (.I0(res_reg_683[28]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter6),
        .I3(conv106_cast_reg_548[28]),
        .I4(\ap_CS_fsm_reg[9]_2 [2]),
        .I5(grp_fu_652_p_din1[28]),
        .O(din1[28]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    buff0_reg_i_5__3
       (.I0(res_reg_683[27]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter6),
        .I3(conv106_cast_reg_548[27]),
        .I4(\ap_CS_fsm_reg[9]_2 [2]),
        .I5(grp_fu_652_p_din1[27]),
        .O(din1[27]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    buff0_reg_i_6__2
       (.I0(res_reg_683[26]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter6),
        .I3(conv106_cast_reg_548[26]),
        .I4(\ap_CS_fsm_reg[9]_2 [2]),
        .I5(grp_fu_652_p_din1[26]),
        .O(din1[26]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    buff0_reg_i_7__2
       (.I0(res_reg_683[25]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter6),
        .I3(conv106_cast_reg_548[25]),
        .I4(\ap_CS_fsm_reg[9]_2 [2]),
        .I5(grp_fu_652_p_din1[25]),
        .O(din1[25]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    buff0_reg_i_8__2
       (.I0(res_reg_683[24]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter6),
        .I3(conv106_cast_reg_548[24]),
        .I4(\ap_CS_fsm_reg[9]_2 [2]),
        .I5(grp_fu_652_p_din1[24]),
        .O(din1[24]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    buff0_reg_i_9__2
       (.I0(res_reg_683[23]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter6),
        .I3(conv106_cast_reg_548[23]),
        .I4(\ap_CS_fsm_reg[9]_2 [2]),
        .I5(grp_fu_652_p_din1[23]),
        .O(din1[23]));
  LUT6 #(
    .INIT(64'hF200F2AAF255F2FF)) 
    \c1_reg_641[0]_i_1 
       (.I0(sext_ln100_cast_reg_538[1]),
        .I1(\c1_reg_641[3]_i_2_n_15 ),
        .I2(\c1_reg_641[1]_i_2_n_15 ),
        .I3(sext_ln100_cast_reg_538[0]),
        .I4(\c1_reg_641[2]_i_2_n_15 ),
        .I5(\c1_reg_641[0]_i_2_n_15 ),
        .O(\c1_reg_641[0]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'h0202030302020003)) 
    \c1_reg_641[0]_i_2 
       (.I0(\c1_reg_641[4]_i_3_n_15 ),
        .I1(\c1_reg_641[0]_i_3_n_15 ),
        .I2(\c1_reg_641[0]_i_4_n_15 ),
        .I3(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I4(sext_ln100_cast_reg_538[2]),
        .I5(\c1_reg_641[8]_i_3_n_15 ),
        .O(\c1_reg_641[0]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h0002030000020000)) 
    \c1_reg_641[0]_i_3 
       (.I0(reg_179[16]),
        .I1(sext_ln100_cast_reg_538[2]),
        .I2(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I3(sext_ln100_cast_reg_538[5]),
        .I4(sext_ln100_cast_reg_538[4]),
        .I5(reg_179[32]),
        .O(\c1_reg_641[0]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'h0300000200000002)) 
    \c1_reg_641[0]_i_4 
       (.I0(reg_179[0]),
        .I1(sext_ln100_cast_reg_538[2]),
        .I2(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I3(sext_ln100_cast_reg_538[5]),
        .I4(sext_ln100_cast_reg_538[4]),
        .I5(reg_179[48]),
        .O(\c1_reg_641[0]_i_4_n_15 ));
  LUT6 #(
    .INIT(64'h0530F530053FF53F)) 
    \c1_reg_641[10]_i_1 
       (.I0(\c1_reg_641[12]_i_2_n_15 ),
        .I1(\c1_reg_641[11]_i_2_n_15 ),
        .I2(sext_ln100_cast_reg_538[0]),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(\c1_reg_641[13]_i_2_n_15 ),
        .I5(\c1_reg_641[10]_i_2_n_15 ),
        .O(\c1_reg_641[10]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \c1_reg_641[10]_i_2 
       (.I0(\c1_reg_641[18]_i_3_n_15 ),
        .I1(\c1_reg_641[14]_i_3_n_15 ),
        .I2(sext_ln100_cast_reg_538[2]),
        .I3(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I4(\c1_reg_641[22]_i_3_n_15 ),
        .I5(\c1_reg_641[10]_i_3_n_15 ),
        .O(\c1_reg_641[10]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h0F3355000F3355FF)) 
    \c1_reg_641[10]_i_3 
       (.I0(reg_179[42]),
        .I1(reg_179[26]),
        .I2(reg_179[58]),
        .I3(sext_ln100_cast_reg_538[5]),
        .I4(sext_ln100_cast_reg_538[4]),
        .I5(reg_179[10]),
        .O(\c1_reg_641[10]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'h0035F0350F35FF35)) 
    \c1_reg_641[11]_i_1 
       (.I0(\c1_reg_641[11]_i_2_n_15 ),
        .I1(\c1_reg_641[12]_i_2_n_15 ),
        .I2(sext_ln100_cast_reg_538[0]),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(\c1_reg_641[14]_i_2_n_15 ),
        .I5(\c1_reg_641[13]_i_2_n_15 ),
        .O(\c1_reg_641[11]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \c1_reg_641[11]_i_2 
       (.I0(\c1_reg_641[19]_i_3_n_15 ),
        .I1(\c1_reg_641[15]_i_3_n_15 ),
        .I2(sext_ln100_cast_reg_538[2]),
        .I3(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I4(\c1_reg_641[23]_i_3_n_15 ),
        .I5(\c1_reg_641[11]_i_3_n_15 ),
        .O(\c1_reg_641[11]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h0F3355000F3355FF)) 
    \c1_reg_641[11]_i_3 
       (.I0(reg_179[43]),
        .I1(reg_179[27]),
        .I2(reg_179[59]),
        .I3(sext_ln100_cast_reg_538[5]),
        .I4(sext_ln100_cast_reg_538[4]),
        .I5(reg_179[11]),
        .O(\c1_reg_641[11]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'h0035F0350F35FF35)) 
    \c1_reg_641[12]_i_1 
       (.I0(\c1_reg_641[12]_i_2_n_15 ),
        .I1(\c1_reg_641[13]_i_2_n_15 ),
        .I2(sext_ln100_cast_reg_538[0]),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(\c1_reg_641[15]_i_2_n_15 ),
        .I5(\c1_reg_641[14]_i_2_n_15 ),
        .O(\c1_reg_641[12]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hACFFAC0FACF0AC00)) 
    \c1_reg_641[12]_i_2 
       (.I0(\c1_reg_641[24]_i_3_n_15 ),
        .I1(\c1_reg_641[20]_i_3_n_15 ),
        .I2(sext_ln100_cast_reg_538[2]),
        .I3(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I4(\c1_reg_641[16]_i_3_n_15 ),
        .I5(\c1_reg_641[12]_i_3_n_15 ),
        .O(\c1_reg_641[12]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h0F3355000F3355FF)) 
    \c1_reg_641[12]_i_3 
       (.I0(reg_179[44]),
        .I1(reg_179[28]),
        .I2(reg_179[60]),
        .I3(sext_ln100_cast_reg_538[5]),
        .I4(sext_ln100_cast_reg_538[4]),
        .I5(reg_179[12]),
        .O(\c1_reg_641[12]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'h0035F0350F35FF35)) 
    \c1_reg_641[13]_i_1 
       (.I0(\c1_reg_641[13]_i_2_n_15 ),
        .I1(\c1_reg_641[14]_i_2_n_15 ),
        .I2(sext_ln100_cast_reg_538[0]),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(\c1_reg_641[16]_i_2_n_15 ),
        .I5(\c1_reg_641[15]_i_2_n_15 ),
        .O(\c1_reg_641[13]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \c1_reg_641[13]_i_2 
       (.I0(\c1_reg_641[21]_i_3_n_15 ),
        .I1(\c1_reg_641[17]_i_3_n_15 ),
        .I2(sext_ln100_cast_reg_538[2]),
        .I3(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I4(\c1_reg_641[25]_i_3_n_15 ),
        .I5(\c1_reg_641[13]_i_3_n_15 ),
        .O(\c1_reg_641[13]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h0F3355000F3355FF)) 
    \c1_reg_641[13]_i_3 
       (.I0(reg_179[45]),
        .I1(reg_179[29]),
        .I2(reg_179[61]),
        .I3(sext_ln100_cast_reg_538[5]),
        .I4(sext_ln100_cast_reg_538[4]),
        .I5(reg_179[13]),
        .O(\c1_reg_641[13]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'h0530F530053FF53F)) 
    \c1_reg_641[14]_i_1 
       (.I0(\c1_reg_641[16]_i_2_n_15 ),
        .I1(\c1_reg_641[15]_i_2_n_15 ),
        .I2(sext_ln100_cast_reg_538[0]),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(\c1_reg_641[17]_i_2_n_15 ),
        .I5(\c1_reg_641[14]_i_2_n_15 ),
        .O(\c1_reg_641[14]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hACFFAC0FACF0AC00)) 
    \c1_reg_641[14]_i_2 
       (.I0(\c1_reg_641[26]_i_3_n_15 ),
        .I1(\c1_reg_641[22]_i_3_n_15 ),
        .I2(sext_ln100_cast_reg_538[2]),
        .I3(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I4(\c1_reg_641[18]_i_3_n_15 ),
        .I5(\c1_reg_641[14]_i_3_n_15 ),
        .O(\c1_reg_641[14]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h0F3355000F3355FF)) 
    \c1_reg_641[14]_i_3 
       (.I0(reg_179[46]),
        .I1(reg_179[30]),
        .I2(reg_179[62]),
        .I3(sext_ln100_cast_reg_538[5]),
        .I4(sext_ln100_cast_reg_538[4]),
        .I5(reg_179[14]),
        .O(\c1_reg_641[14]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'h0530F530053FF53F)) 
    \c1_reg_641[15]_i_1 
       (.I0(\c1_reg_641[17]_i_2_n_15 ),
        .I1(\c1_reg_641[16]_i_2_n_15 ),
        .I2(sext_ln100_cast_reg_538[0]),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(\c1_reg_641[18]_i_2_n_15 ),
        .I5(\c1_reg_641[15]_i_2_n_15 ),
        .O(\c1_reg_641[15]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hACFFAC0FACF0AC00)) 
    \c1_reg_641[15]_i_2 
       (.I0(\c1_reg_641[27]_i_3_n_15 ),
        .I1(\c1_reg_641[23]_i_3_n_15 ),
        .I2(sext_ln100_cast_reg_538[2]),
        .I3(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I4(\c1_reg_641[19]_i_3_n_15 ),
        .I5(\c1_reg_641[15]_i_3_n_15 ),
        .O(\c1_reg_641[15]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h5500330F55FF330F)) 
    \c1_reg_641[15]_i_3 
       (.I0(reg_179[63]),
        .I1(reg_179[47]),
        .I2(reg_179[15]),
        .I3(sext_ln100_cast_reg_538[5]),
        .I4(sext_ln100_cast_reg_538[4]),
        .I5(reg_179[31]),
        .O(\c1_reg_641[15]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'h0530F530053FF53F)) 
    \c1_reg_641[16]_i_1 
       (.I0(\c1_reg_641[18]_i_2_n_15 ),
        .I1(\c1_reg_641[17]_i_2_n_15 ),
        .I2(sext_ln100_cast_reg_538[0]),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(\c1_reg_641[19]_i_2_n_15 ),
        .I5(\c1_reg_641[16]_i_2_n_15 ),
        .O(\c1_reg_641[16]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \c1_reg_641[16]_i_2 
       (.I0(\c1_reg_641[24]_i_3_n_15 ),
        .I1(\c1_reg_641[20]_i_3_n_15 ),
        .I2(sext_ln100_cast_reg_538[2]),
        .I3(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I4(\c1_reg_641[28]_i_3_n_15 ),
        .I5(\c1_reg_641[16]_i_3_n_15 ),
        .O(\c1_reg_641[16]_i_2_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'hF503F5F3)) 
    \c1_reg_641[16]_i_3 
       (.I0(reg_179[32]),
        .I1(reg_179[16]),
        .I2(sext_ln100_cast_reg_538[5]),
        .I3(sext_ln100_cast_reg_538[4]),
        .I4(reg_179[48]),
        .O(\c1_reg_641[16]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'h0530F530053FF53F)) 
    \c1_reg_641[17]_i_1 
       (.I0(\c1_reg_641[19]_i_2_n_15 ),
        .I1(\c1_reg_641[18]_i_2_n_15 ),
        .I2(sext_ln100_cast_reg_538[0]),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(\c1_reg_641[20]_i_2_n_15 ),
        .I5(\c1_reg_641[17]_i_2_n_15 ),
        .O(\c1_reg_641[17]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \c1_reg_641[17]_i_2 
       (.I0(\c1_reg_641[25]_i_3_n_15 ),
        .I1(\c1_reg_641[21]_i_3_n_15 ),
        .I2(sext_ln100_cast_reg_538[2]),
        .I3(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I4(\c1_reg_641[29]_i_3_n_15 ),
        .I5(\c1_reg_641[17]_i_3_n_15 ),
        .O(\c1_reg_641[17]_i_2_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT5 #(
    .INIT(32'hF503F5F3)) 
    \c1_reg_641[17]_i_3 
       (.I0(reg_179[33]),
        .I1(reg_179[17]),
        .I2(sext_ln100_cast_reg_538[5]),
        .I3(sext_ln100_cast_reg_538[4]),
        .I4(reg_179[49]),
        .O(\c1_reg_641[17]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'h0035F0350F35FF35)) 
    \c1_reg_641[18]_i_1 
       (.I0(\c1_reg_641[18]_i_2_n_15 ),
        .I1(\c1_reg_641[19]_i_2_n_15 ),
        .I2(sext_ln100_cast_reg_538[0]),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(\c1_reg_641[21]_i_2_n_15 ),
        .I5(\c1_reg_641[20]_i_2_n_15 ),
        .O(\c1_reg_641[18]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \c1_reg_641[18]_i_2 
       (.I0(\c1_reg_641[26]_i_3_n_15 ),
        .I1(\c1_reg_641[22]_i_3_n_15 ),
        .I2(sext_ln100_cast_reg_538[2]),
        .I3(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I4(\c1_reg_641[30]_i_3_n_15 ),
        .I5(\c1_reg_641[18]_i_3_n_15 ),
        .O(\c1_reg_641[18]_i_2_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT5 #(
    .INIT(32'hF503F5F3)) 
    \c1_reg_641[18]_i_3 
       (.I0(reg_179[34]),
        .I1(reg_179[18]),
        .I2(sext_ln100_cast_reg_538[5]),
        .I3(sext_ln100_cast_reg_538[4]),
        .I4(reg_179[50]),
        .O(\c1_reg_641[18]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'h0530F530053FF53F)) 
    \c1_reg_641[19]_i_1 
       (.I0(\c1_reg_641[21]_i_2_n_15 ),
        .I1(\c1_reg_641[20]_i_2_n_15 ),
        .I2(sext_ln100_cast_reg_538[0]),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(\c1_reg_641[22]_i_2_n_15 ),
        .I5(\c1_reg_641[19]_i_2_n_15 ),
        .O(\c1_reg_641[19]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \c1_reg_641[19]_i_2 
       (.I0(\c1_reg_641[27]_i_3_n_15 ),
        .I1(\c1_reg_641[23]_i_3_n_15 ),
        .I2(sext_ln100_cast_reg_538[2]),
        .I3(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I4(\c1_reg_641[31]_i_3_n_15 ),
        .I5(\c1_reg_641[19]_i_3_n_15 ),
        .O(\c1_reg_641[19]_i_2_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'hF503F5F3)) 
    \c1_reg_641[19]_i_3 
       (.I0(reg_179[35]),
        .I1(reg_179[19]),
        .I2(sext_ln100_cast_reg_538[5]),
        .I3(sext_ln100_cast_reg_538[4]),
        .I4(reg_179[51]),
        .O(\c1_reg_641[19]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'h00F2AAF255F2FFF2)) 
    \c1_reg_641[1]_i_1 
       (.I0(sext_ln100_cast_reg_538[1]),
        .I1(\c1_reg_641[3]_i_2_n_15 ),
        .I2(\c1_reg_641[1]_i_2_n_15 ),
        .I3(sext_ln100_cast_reg_538[0]),
        .I4(\c1_reg_641[4]_i_2_n_15 ),
        .I5(\c1_reg_641[2]_i_2_n_15 ),
        .O(\c1_reg_641[1]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'h0044007400470077)) 
    \c1_reg_641[1]_i_2 
       (.I0(\c1_reg_641[5]_i_3_n_15 ),
        .I1(sext_ln100_cast_reg_538[2]),
        .I2(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(\c1_reg_641[9]_i_3_n_15 ),
        .I5(\c1_reg_641[1]_i_3_n_15 ),
        .O(\c1_reg_641[1]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h3355000F3355FF0F)) 
    \c1_reg_641[1]_i_3 
       (.I0(reg_179[17]),
        .I1(reg_179[49]),
        .I2(reg_179[1]),
        .I3(sext_ln100_cast_reg_538[5]),
        .I4(sext_ln100_cast_reg_538[4]),
        .I5(reg_179[33]),
        .O(\c1_reg_641[1]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'h0035F0350F35FF35)) 
    \c1_reg_641[20]_i_1 
       (.I0(\c1_reg_641[20]_i_2_n_15 ),
        .I1(\c1_reg_641[21]_i_2_n_15 ),
        .I2(sext_ln100_cast_reg_538[0]),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(\c1_reg_641[23]_i_2_n_15 ),
        .I5(\c1_reg_641[22]_i_2_n_15 ),
        .O(\c1_reg_641[20]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hACFFACF0AC0FAC00)) 
    \c1_reg_641[20]_i_2 
       (.I0(\c1_reg_641[32]_i_3_n_15 ),
        .I1(\c1_reg_641[28]_i_3_n_15 ),
        .I2(sext_ln100_cast_reg_538[2]),
        .I3(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I4(\c1_reg_641[20]_i_3_n_15 ),
        .I5(\c1_reg_641[24]_i_3_n_15 ),
        .O(\c1_reg_641[20]_i_2_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT5 #(
    .INIT(32'hF503F5F3)) 
    \c1_reg_641[20]_i_3 
       (.I0(reg_179[36]),
        .I1(reg_179[20]),
        .I2(sext_ln100_cast_reg_538[5]),
        .I3(sext_ln100_cast_reg_538[4]),
        .I4(reg_179[52]),
        .O(\c1_reg_641[20]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'h0035F0350F35FF35)) 
    \c1_reg_641[21]_i_1 
       (.I0(\c1_reg_641[21]_i_2_n_15 ),
        .I1(\c1_reg_641[22]_i_2_n_15 ),
        .I2(sext_ln100_cast_reg_538[0]),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(\c1_reg_641[24]_i_2_n_15 ),
        .I5(\c1_reg_641[23]_i_2_n_15 ),
        .O(\c1_reg_641[21]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hAFFCAF0CA0FCA00C)) 
    \c1_reg_641[21]_i_2 
       (.I0(\c1_reg_641[33]_i_3_n_15 ),
        .I1(\c1_reg_641[21]_i_3_n_15 ),
        .I2(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I3(sext_ln100_cast_reg_538[2]),
        .I4(\c1_reg_641[29]_i_3_n_15 ),
        .I5(\c1_reg_641[25]_i_3_n_15 ),
        .O(\c1_reg_641[21]_i_2_n_15 ));
  LUT5 #(
    .INIT(32'hF503F5F3)) 
    \c1_reg_641[21]_i_3 
       (.I0(reg_179[37]),
        .I1(reg_179[21]),
        .I2(sext_ln100_cast_reg_538[5]),
        .I3(sext_ln100_cast_reg_538[4]),
        .I4(reg_179[53]),
        .O(\c1_reg_641[21]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'h0530F530053FF53F)) 
    \c1_reg_641[22]_i_1 
       (.I0(\c1_reg_641[24]_i_2_n_15 ),
        .I1(\c1_reg_641[23]_i_2_n_15 ),
        .I2(sext_ln100_cast_reg_538[0]),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(\c1_reg_641[25]_i_2_n_15 ),
        .I5(\c1_reg_641[22]_i_2_n_15 ),
        .O(\c1_reg_641[22]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hACFFACF0AC0FAC00)) 
    \c1_reg_641[22]_i_2 
       (.I0(\c1_reg_641[34]_i_4_n_15 ),
        .I1(\c1_reg_641[30]_i_3_n_15 ),
        .I2(sext_ln100_cast_reg_538[2]),
        .I3(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I4(\c1_reg_641[22]_i_3_n_15 ),
        .I5(\c1_reg_641[26]_i_3_n_15 ),
        .O(\c1_reg_641[22]_i_2_n_15 ));
  LUT5 #(
    .INIT(32'hF503F5F3)) 
    \c1_reg_641[22]_i_3 
       (.I0(reg_179[38]),
        .I1(reg_179[22]),
        .I2(sext_ln100_cast_reg_538[5]),
        .I3(sext_ln100_cast_reg_538[4]),
        .I4(reg_179[54]),
        .O(\c1_reg_641[22]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'h0035F0350F35FF35)) 
    \c1_reg_641[23]_i_1 
       (.I0(\c1_reg_641[23]_i_2_n_15 ),
        .I1(\c1_reg_641[24]_i_2_n_15 ),
        .I2(sext_ln100_cast_reg_538[0]),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(\c1_reg_641[26]_i_2_n_15 ),
        .I5(\c1_reg_641[25]_i_2_n_15 ),
        .O(\c1_reg_641[23]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hACFFACF0AC0FAC00)) 
    \c1_reg_641[23]_i_2 
       (.I0(\c1_reg_641[35]_i_4_n_15 ),
        .I1(\c1_reg_641[31]_i_3_n_15 ),
        .I2(sext_ln100_cast_reg_538[2]),
        .I3(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I4(\c1_reg_641[23]_i_3_n_15 ),
        .I5(\c1_reg_641[27]_i_3_n_15 ),
        .O(\c1_reg_641[23]_i_2_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT5 #(
    .INIT(32'hF503F5F3)) 
    \c1_reg_641[23]_i_3 
       (.I0(reg_179[39]),
        .I1(reg_179[23]),
        .I2(sext_ln100_cast_reg_538[5]),
        .I3(sext_ln100_cast_reg_538[4]),
        .I4(reg_179[55]),
        .O(\c1_reg_641[23]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'h0530F530053FF53F)) 
    \c1_reg_641[24]_i_1 
       (.I0(\c1_reg_641[26]_i_2_n_15 ),
        .I1(\c1_reg_641[25]_i_2_n_15 ),
        .I2(sext_ln100_cast_reg_538[0]),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(\c1_reg_641[27]_i_2_n_15 ),
        .I5(\c1_reg_641[24]_i_2_n_15 ),
        .O(\c1_reg_641[24]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hCCF0AAFFCCF0AA00)) 
    \c1_reg_641[24]_i_2 
       (.I0(\c1_reg_641[28]_i_3_n_15 ),
        .I1(\c1_reg_641[36]_i_5_n_15 ),
        .I2(\c1_reg_641[32]_i_3_n_15 ),
        .I3(sext_ln100_cast_reg_538[2]),
        .I4(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I5(\c1_reg_641[24]_i_3_n_15 ),
        .O(\c1_reg_641[24]_i_2_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'hF503F5F3)) 
    \c1_reg_641[24]_i_3 
       (.I0(reg_179[40]),
        .I1(reg_179[24]),
        .I2(sext_ln100_cast_reg_538[5]),
        .I3(sext_ln100_cast_reg_538[4]),
        .I4(reg_179[56]),
        .O(\c1_reg_641[24]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'h0530F530053FF53F)) 
    \c1_reg_641[25]_i_1 
       (.I0(\c1_reg_641[27]_i_2_n_15 ),
        .I1(\c1_reg_641[26]_i_2_n_15 ),
        .I2(sext_ln100_cast_reg_538[0]),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(\c1_reg_641[28]_i_2_n_15 ),
        .I5(\c1_reg_641[25]_i_2_n_15 ),
        .O(\c1_reg_641[25]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hCCF0AAFFCCF0AA00)) 
    \c1_reg_641[25]_i_2 
       (.I0(\c1_reg_641[29]_i_3_n_15 ),
        .I1(\c1_reg_641[37]_i_6_n_15 ),
        .I2(\c1_reg_641[33]_i_3_n_15 ),
        .I3(sext_ln100_cast_reg_538[2]),
        .I4(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I5(\c1_reg_641[25]_i_3_n_15 ),
        .O(\c1_reg_641[25]_i_2_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'hF503F5F3)) 
    \c1_reg_641[25]_i_3 
       (.I0(reg_179[41]),
        .I1(reg_179[25]),
        .I2(sext_ln100_cast_reg_538[5]),
        .I3(sext_ln100_cast_reg_538[4]),
        .I4(reg_179[57]),
        .O(\c1_reg_641[25]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'h0305F30503F5F3F5)) 
    \c1_reg_641[26]_i_1 
       (.I0(\c1_reg_641[26]_i_2_n_15 ),
        .I1(\c1_reg_641[28]_i_2_n_15 ),
        .I2(sext_ln100_cast_reg_538[0]),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(\c1_reg_641[29]_i_2_n_15 ),
        .I5(\c1_reg_641[27]_i_2_n_15 ),
        .O(\c1_reg_641[26]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hCCF0AAFFCCF0AA00)) 
    \c1_reg_641[26]_i_2 
       (.I0(\c1_reg_641[30]_i_3_n_15 ),
        .I1(\c1_reg_641[36]_i_7_n_15 ),
        .I2(\c1_reg_641[34]_i_4_n_15 ),
        .I3(sext_ln100_cast_reg_538[2]),
        .I4(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I5(\c1_reg_641[26]_i_3_n_15 ),
        .O(\c1_reg_641[26]_i_2_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'hF503F5F3)) 
    \c1_reg_641[26]_i_3 
       (.I0(reg_179[42]),
        .I1(reg_179[26]),
        .I2(sext_ln100_cast_reg_538[5]),
        .I3(sext_ln100_cast_reg_538[4]),
        .I4(reg_179[58]),
        .O(\c1_reg_641[26]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'h0530F530053FF53F)) 
    \c1_reg_641[27]_i_1 
       (.I0(\c1_reg_641[29]_i_2_n_15 ),
        .I1(\c1_reg_641[28]_i_2_n_15 ),
        .I2(sext_ln100_cast_reg_538[0]),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(\c1_reg_641[30]_i_2_n_15 ),
        .I5(\c1_reg_641[27]_i_2_n_15 ),
        .O(\c1_reg_641[27]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hCCF0AAFFCCF0AA00)) 
    \c1_reg_641[27]_i_2 
       (.I0(\c1_reg_641[31]_i_3_n_15 ),
        .I1(\c1_reg_641[37]_i_4_n_15 ),
        .I2(\c1_reg_641[35]_i_4_n_15 ),
        .I3(sext_ln100_cast_reg_538[2]),
        .I4(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I5(\c1_reg_641[27]_i_3_n_15 ),
        .O(\c1_reg_641[27]_i_2_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'hF503F5F3)) 
    \c1_reg_641[27]_i_3 
       (.I0(reg_179[43]),
        .I1(reg_179[27]),
        .I2(sext_ln100_cast_reg_538[5]),
        .I3(sext_ln100_cast_reg_538[4]),
        .I4(reg_179[59]),
        .O(\c1_reg_641[27]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'h0035F0350F35FF35)) 
    \c1_reg_641[28]_i_1 
       (.I0(\c1_reg_641[28]_i_2_n_15 ),
        .I1(\c1_reg_641[29]_i_2_n_15 ),
        .I2(sext_ln100_cast_reg_538[0]),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(\c1_reg_641[31]_i_2_n_15 ),
        .I5(\c1_reg_641[30]_i_2_n_15 ),
        .O(\c1_reg_641[28]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \c1_reg_641[28]_i_2 
       (.I0(\c1_reg_641[28]_i_3_n_15 ),
        .I1(\c1_reg_641[36]_i_5_n_15 ),
        .I2(\c1_reg_641[32]_i_4_n_15 ),
        .I3(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I4(sext_ln100_cast_reg_538[2]),
        .I5(\c1_reg_641[32]_i_3_n_15 ),
        .O(\c1_reg_641[28]_i_2_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'hF503F5F3)) 
    \c1_reg_641[28]_i_3 
       (.I0(reg_179[44]),
        .I1(reg_179[28]),
        .I2(sext_ln100_cast_reg_538[5]),
        .I3(sext_ln100_cast_reg_538[4]),
        .I4(reg_179[60]),
        .O(\c1_reg_641[28]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'h5300530F53F053FF)) 
    \c1_reg_641[29]_i_1 
       (.I0(\c1_reg_641[32]_i_2_n_15 ),
        .I1(\c1_reg_641[31]_i_2_n_15 ),
        .I2(sext_ln100_cast_reg_538[0]),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(\c1_reg_641[29]_i_2_n_15 ),
        .I5(\c1_reg_641[30]_i_2_n_15 ),
        .O(\c1_reg_641[29]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \c1_reg_641[29]_i_2 
       (.I0(\c1_reg_641[29]_i_3_n_15 ),
        .I1(\c1_reg_641[37]_i_6_n_15 ),
        .I2(\c1_reg_641[33]_i_4_n_15 ),
        .I3(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I4(sext_ln100_cast_reg_538[2]),
        .I5(\c1_reg_641[33]_i_3_n_15 ),
        .O(\c1_reg_641[29]_i_2_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'hF503F5F3)) 
    \c1_reg_641[29]_i_3 
       (.I0(reg_179[45]),
        .I1(reg_179[29]),
        .I2(sext_ln100_cast_reg_538[5]),
        .I3(sext_ln100_cast_reg_538[4]),
        .I4(reg_179[61]),
        .O(\c1_reg_641[29]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'h0305F30503F5F3F5)) 
    \c1_reg_641[2]_i_1 
       (.I0(\c1_reg_641[2]_i_2_n_15 ),
        .I1(\c1_reg_641[4]_i_2_n_15 ),
        .I2(sext_ln100_cast_reg_538[0]),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(\c1_reg_641[5]_i_2_n_15 ),
        .I5(\c1_reg_641[3]_i_2_n_15 ),
        .O(\c1_reg_641[2]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'h0202030302020003)) 
    \c1_reg_641[2]_i_2 
       (.I0(\c1_reg_641[6]_i_3_n_15 ),
        .I1(\c1_reg_641[2]_i_3_n_15 ),
        .I2(\c1_reg_641[2]_i_4_n_15 ),
        .I3(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I4(sext_ln100_cast_reg_538[2]),
        .I5(\c1_reg_641[10]_i_3_n_15 ),
        .O(\c1_reg_641[2]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h0302000000020000)) 
    \c1_reg_641[2]_i_3 
       (.I0(reg_179[18]),
        .I1(sext_ln100_cast_reg_538[2]),
        .I2(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I3(sext_ln100_cast_reg_538[5]),
        .I4(sext_ln100_cast_reg_538[4]),
        .I5(reg_179[50]),
        .O(\c1_reg_641[2]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'h0000030200000002)) 
    \c1_reg_641[2]_i_4 
       (.I0(reg_179[2]),
        .I1(sext_ln100_cast_reg_538[2]),
        .I2(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I3(sext_ln100_cast_reg_538[5]),
        .I4(sext_ln100_cast_reg_538[4]),
        .I5(reg_179[34]),
        .O(\c1_reg_641[2]_i_4_n_15 ));
  LUT6 #(
    .INIT(64'h33550F0033550FFF)) 
    \c1_reg_641[30]_i_1 
       (.I0(\c1_reg_641[31]_i_2_n_15 ),
        .I1(\c1_reg_641[33]_i_2_n_15 ),
        .I2(\c1_reg_641[32]_i_2_n_15 ),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(sext_ln100_cast_reg_538[0]),
        .I5(\c1_reg_641[30]_i_2_n_15 ),
        .O(\c1_reg_641[30]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \c1_reg_641[30]_i_2 
       (.I0(\c1_reg_641[30]_i_3_n_15 ),
        .I1(\c1_reg_641[36]_i_7_n_15 ),
        .I2(\c1_reg_641[34]_i_3_n_15 ),
        .I3(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I4(sext_ln100_cast_reg_538[2]),
        .I5(\c1_reg_641[34]_i_4_n_15 ),
        .O(\c1_reg_641[30]_i_2_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'hF503F5F3)) 
    \c1_reg_641[30]_i_3 
       (.I0(reg_179[46]),
        .I1(reg_179[30]),
        .I2(sext_ln100_cast_reg_538[5]),
        .I3(sext_ln100_cast_reg_538[4]),
        .I4(reg_179[62]),
        .O(\c1_reg_641[30]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'h0F0033550FFF3355)) 
    \c1_reg_641[31]_i_1 
       (.I0(\c1_reg_641[31]_i_2_n_15 ),
        .I1(\c1_reg_641[33]_i_2_n_15 ),
        .I2(\c1_reg_641[34]_i_2_n_15 ),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(sext_ln100_cast_reg_538[0]),
        .I5(\c1_reg_641[32]_i_2_n_15 ),
        .O(\c1_reg_641[31]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \c1_reg_641[31]_i_2 
       (.I0(\c1_reg_641[31]_i_3_n_15 ),
        .I1(\c1_reg_641[37]_i_4_n_15 ),
        .I2(\c1_reg_641[35]_i_3_n_15 ),
        .I3(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I4(sext_ln100_cast_reg_538[2]),
        .I5(\c1_reg_641[35]_i_4_n_15 ),
        .O(\c1_reg_641[31]_i_2_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT5 #(
    .INIT(32'hF530F53F)) 
    \c1_reg_641[31]_i_3 
       (.I0(reg_179[63]),
        .I1(reg_179[47]),
        .I2(sext_ln100_cast_reg_538[4]),
        .I3(sext_ln100_cast_reg_538[5]),
        .I4(reg_179[31]),
        .O(\c1_reg_641[31]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'h0035F0350F35FF35)) 
    \c1_reg_641[32]_i_1 
       (.I0(\c1_reg_641[32]_i_2_n_15 ),
        .I1(\c1_reg_641[33]_i_2_n_15 ),
        .I2(sext_ln100_cast_reg_538[0]),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(\c1_reg_641[35]_i_2_n_15 ),
        .I5(\c1_reg_641[34]_i_2_n_15 ),
        .O(\c1_reg_641[32]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hFFCA0FCAF0CA00CA)) 
    \c1_reg_641[32]_i_2 
       (.I0(\c1_reg_641[32]_i_3_n_15 ),
        .I1(\c1_reg_641[36]_i_5_n_15 ),
        .I2(sext_ln100_cast_reg_538[2]),
        .I3(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I4(\c1_reg_641[36]_i_4_n_15 ),
        .I5(\c1_reg_641[32]_i_4_n_15 ),
        .O(\c1_reg_641[32]_i_2_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'hCDFD)) 
    \c1_reg_641[32]_i_3 
       (.I0(reg_179[32]),
        .I1(sext_ln100_cast_reg_538[5]),
        .I2(sext_ln100_cast_reg_538[4]),
        .I3(reg_179[48]),
        .O(\c1_reg_641[32]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'hCDFD)) 
    \c1_reg_641[32]_i_4 
       (.I0(reg_179[40]),
        .I1(sext_ln100_cast_reg_538[5]),
        .I2(sext_ln100_cast_reg_538[4]),
        .I3(reg_179[56]),
        .O(\c1_reg_641[32]_i_4_n_15 ));
  LUT6 #(
    .INIT(64'h55000F3355FF0F33)) 
    \c1_reg_641[33]_i_1 
       (.I0(\c1_reg_641[36]_i_2_n_15 ),
        .I1(\c1_reg_641[33]_i_2_n_15 ),
        .I2(\c1_reg_641[34]_i_2_n_15 ),
        .I3(sext_ln100_cast_reg_538[0]),
        .I4(sext_ln100_cast_reg_538[1]),
        .I5(\c1_reg_641[35]_i_2_n_15 ),
        .O(\c1_reg_641[33]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hFFCA0FCAF0CA00CA)) 
    \c1_reg_641[33]_i_2 
       (.I0(\c1_reg_641[33]_i_3_n_15 ),
        .I1(\c1_reg_641[37]_i_6_n_15 ),
        .I2(sext_ln100_cast_reg_538[2]),
        .I3(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I4(\c1_reg_641[37]_i_7_n_15 ),
        .I5(\c1_reg_641[33]_i_4_n_15 ),
        .O(\c1_reg_641[33]_i_2_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'hCDFD)) 
    \c1_reg_641[33]_i_3 
       (.I0(reg_179[33]),
        .I1(sext_ln100_cast_reg_538[5]),
        .I2(sext_ln100_cast_reg_538[4]),
        .I3(reg_179[49]),
        .O(\c1_reg_641[33]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'hCDFD)) 
    \c1_reg_641[33]_i_4 
       (.I0(reg_179[41]),
        .I1(sext_ln100_cast_reg_538[5]),
        .I2(sext_ln100_cast_reg_538[4]),
        .I3(reg_179[57]),
        .O(\c1_reg_641[33]_i_4_n_15 ));
  LUT6 #(
    .INIT(64'h0033550FFF33550F)) 
    \c1_reg_641[34]_i_1 
       (.I0(\c1_reg_641[36]_i_2_n_15 ),
        .I1(\c1_reg_641[35]_i_2_n_15 ),
        .I2(\c1_reg_641[34]_i_2_n_15 ),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(sext_ln100_cast_reg_538[0]),
        .I5(\c1_reg_641[37]_i_3_n_15 ),
        .O(\c1_reg_641[34]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \c1_reg_641[34]_i_2 
       (.I0(\c1_reg_641[34]_i_3_n_15 ),
        .I1(\c1_reg_641[36]_i_7_n_15 ),
        .I2(sext_ln100_cast_reg_538[2]),
        .I3(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I4(\c1_reg_641[36]_i_6_n_15 ),
        .I5(\c1_reg_641[34]_i_4_n_15 ),
        .O(\c1_reg_641[34]_i_2_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'hCDFD)) 
    \c1_reg_641[34]_i_3 
       (.I0(reg_179[42]),
        .I1(sext_ln100_cast_reg_538[5]),
        .I2(sext_ln100_cast_reg_538[4]),
        .I3(reg_179[58]),
        .O(\c1_reg_641[34]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'hCDFD)) 
    \c1_reg_641[34]_i_4 
       (.I0(reg_179[34]),
        .I1(sext_ln100_cast_reg_538[5]),
        .I2(sext_ln100_cast_reg_538[4]),
        .I3(reg_179[50]),
        .O(\c1_reg_641[34]_i_4_n_15 ));
  LUT6 #(
    .INIT(64'h0305F30503F5F3F5)) 
    \c1_reg_641[35]_i_1 
       (.I0(\c1_reg_641[35]_i_2_n_15 ),
        .I1(\c1_reg_641[37]_i_3_n_15 ),
        .I2(sext_ln100_cast_reg_538[0]),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(\c1_reg_641[36]_i_3_n_15 ),
        .I5(\c1_reg_641[36]_i_2_n_15 ),
        .O(\c1_reg_641[35]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \c1_reg_641[35]_i_2 
       (.I0(\c1_reg_641[35]_i_3_n_15 ),
        .I1(\c1_reg_641[37]_i_4_n_15 ),
        .I2(sext_ln100_cast_reg_538[2]),
        .I3(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I4(\c1_reg_641[37]_i_5_n_15 ),
        .I5(\c1_reg_641[35]_i_4_n_15 ),
        .O(\c1_reg_641[35]_i_2_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'hCDFD)) 
    \c1_reg_641[35]_i_3 
       (.I0(reg_179[43]),
        .I1(sext_ln100_cast_reg_538[5]),
        .I2(sext_ln100_cast_reg_538[4]),
        .I3(reg_179[59]),
        .O(\c1_reg_641[35]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'hCDFD)) 
    \c1_reg_641[35]_i_4 
       (.I0(reg_179[35]),
        .I1(sext_ln100_cast_reg_538[5]),
        .I2(sext_ln100_cast_reg_538[4]),
        .I3(reg_179[51]),
        .O(\c1_reg_641[35]_i_4_n_15 ));
  LUT6 #(
    .INIT(64'h0035F0350F35FF35)) 
    \c1_reg_641[36]_i_1 
       (.I0(\c1_reg_641[36]_i_2_n_15 ),
        .I1(\c1_reg_641[37]_i_3_n_15 ),
        .I2(sext_ln100_cast_reg_538[0]),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(\c1_reg_641[37]_i_2_n_15 ),
        .I5(\c1_reg_641[36]_i_3_n_15 ),
        .O(\c1_reg_641[36]_i_1_n_15 ));
  LUT5 #(
    .INIT(32'hAFA3ACA0)) 
    \c1_reg_641[36]_i_2 
       (.I0(\c1_reg_641[40]_i_3_n_15 ),
        .I1(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I2(sext_ln100_cast_reg_538[2]),
        .I3(\c1_reg_641[36]_i_4_n_15 ),
        .I4(\c1_reg_641[36]_i_5_n_15 ),
        .O(\c1_reg_641[36]_i_2_n_15 ));
  LUT5 #(
    .INIT(32'hAFA3ACA0)) 
    \c1_reg_641[36]_i_3 
       (.I0(\c1_reg_641[42]_i_3_n_15 ),
        .I1(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I2(sext_ln100_cast_reg_538[2]),
        .I3(\c1_reg_641[36]_i_6_n_15 ),
        .I4(\c1_reg_641[36]_i_7_n_15 ),
        .O(\c1_reg_641[36]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'hCDFD)) 
    \c1_reg_641[36]_i_4 
       (.I0(reg_179[44]),
        .I1(sext_ln100_cast_reg_538[5]),
        .I2(sext_ln100_cast_reg_538[4]),
        .I3(reg_179[60]),
        .O(\c1_reg_641[36]_i_4_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'hCDFD)) 
    \c1_reg_641[36]_i_5 
       (.I0(reg_179[36]),
        .I1(sext_ln100_cast_reg_538[5]),
        .I2(sext_ln100_cast_reg_538[4]),
        .I3(reg_179[52]),
        .O(\c1_reg_641[36]_i_5_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'hCDFD)) 
    \c1_reg_641[36]_i_6 
       (.I0(reg_179[46]),
        .I1(sext_ln100_cast_reg_538[5]),
        .I2(sext_ln100_cast_reg_538[4]),
        .I3(reg_179[62]),
        .O(\c1_reg_641[36]_i_6_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'hCDFD)) 
    \c1_reg_641[36]_i_7 
       (.I0(reg_179[38]),
        .I1(sext_ln100_cast_reg_538[5]),
        .I2(sext_ln100_cast_reg_538[4]),
        .I3(reg_179[54]),
        .O(\c1_reg_641[36]_i_7_n_15 ));
  LUT5 #(
    .INIT(32'h44744777)) 
    \c1_reg_641[37]_i_1 
       (.I0(\c1_reg_641[38]_i_2_n_15 ),
        .I1(sext_ln100_cast_reg_538[0]),
        .I2(sext_ln100_cast_reg_538[1]),
        .I3(\c1_reg_641[37]_i_2_n_15 ),
        .I4(\c1_reg_641[37]_i_3_n_15 ),
        .O(\c1_reg_641[37]_i_1_n_15 ));
  LUT5 #(
    .INIT(32'hBBB88B88)) 
    \c1_reg_641[37]_i_2 
       (.I0(\c1_reg_641[43]_i_3_n_15 ),
        .I1(sext_ln100_cast_reg_538[2]),
        .I2(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I3(\c1_reg_641[37]_i_4_n_15 ),
        .I4(\c1_reg_641[37]_i_5_n_15 ),
        .O(\c1_reg_641[37]_i_2_n_15 ));
  LUT5 #(
    .INIT(32'hBBB88B88)) 
    \c1_reg_641[37]_i_3 
       (.I0(\c1_reg_641[41]_i_3_n_15 ),
        .I1(sext_ln100_cast_reg_538[2]),
        .I2(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I3(\c1_reg_641[37]_i_6_n_15 ),
        .I4(\c1_reg_641[37]_i_7_n_15 ),
        .O(\c1_reg_641[37]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'hCDFD)) 
    \c1_reg_641[37]_i_4 
       (.I0(reg_179[39]),
        .I1(sext_ln100_cast_reg_538[5]),
        .I2(sext_ln100_cast_reg_538[4]),
        .I3(reg_179[55]),
        .O(\c1_reg_641[37]_i_4_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'hCDFD)) 
    \c1_reg_641[37]_i_5 
       (.I0(reg_179[47]),
        .I1(sext_ln100_cast_reg_538[5]),
        .I2(sext_ln100_cast_reg_538[4]),
        .I3(reg_179[63]),
        .O(\c1_reg_641[37]_i_5_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'hCDFD)) 
    \c1_reg_641[37]_i_6 
       (.I0(reg_179[37]),
        .I1(sext_ln100_cast_reg_538[5]),
        .I2(sext_ln100_cast_reg_538[4]),
        .I3(reg_179[53]),
        .O(\c1_reg_641[37]_i_6_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'hCDFD)) 
    \c1_reg_641[37]_i_7 
       (.I0(reg_179[45]),
        .I1(sext_ln100_cast_reg_538[5]),
        .I2(sext_ln100_cast_reg_538[4]),
        .I3(reg_179[61]),
        .O(\c1_reg_641[37]_i_7_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hA3)) 
    \c1_reg_641[38]_i_1 
       (.I0(\c1_reg_641[39]_i_2_n_15 ),
        .I1(\c1_reg_641[38]_i_2_n_15 ),
        .I2(sext_ln100_cast_reg_538[0]),
        .O(\c1_reg_641[38]_i_1_n_15 ));
  LUT5 #(
    .INIT(32'hFA3ACA0A)) 
    \c1_reg_641[38]_i_2 
       (.I0(\c1_reg_641[36]_i_3_n_15 ),
        .I1(sext_ln100_cast_reg_538[2]),
        .I2(sext_ln100_cast_reg_538[1]),
        .I3(\c1_reg_641[44]_i_3_n_15 ),
        .I4(\c1_reg_641[40]_i_3_n_15 ),
        .O(\c1_reg_641[38]_i_2_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \c1_reg_641[39]_i_1 
       (.I0(\c1_reg_641[40]_i_2_n_15 ),
        .I1(sext_ln100_cast_reg_538[0]),
        .I2(\c1_reg_641[39]_i_2_n_15 ),
        .O(\c1_reg_641[39]_i_1_n_15 ));
  LUT5 #(
    .INIT(32'h05C535F5)) 
    \c1_reg_641[39]_i_2 
       (.I0(\c1_reg_641[37]_i_2_n_15 ),
        .I1(sext_ln100_cast_reg_538[2]),
        .I2(sext_ln100_cast_reg_538[1]),
        .I3(\c1_reg_641[45]_i_3_n_15 ),
        .I4(\c1_reg_641[41]_i_3_n_15 ),
        .O(\c1_reg_641[39]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h5030503F5F305F3F)) 
    \c1_reg_641[3]_i_1 
       (.I0(\c1_reg_641[6]_i_2_n_15 ),
        .I1(\c1_reg_641[4]_i_2_n_15 ),
        .I2(sext_ln100_cast_reg_538[0]),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(\c1_reg_641[3]_i_2_n_15 ),
        .I5(\c1_reg_641[5]_i_2_n_15 ),
        .O(\c1_reg_641[3]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'h0202030302020003)) 
    \c1_reg_641[3]_i_2 
       (.I0(\c1_reg_641[7]_i_3_n_15 ),
        .I1(\c1_reg_641[3]_i_3_n_15 ),
        .I2(\c1_reg_641[3]_i_4_n_15 ),
        .I3(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I4(sext_ln100_cast_reg_538[2]),
        .I5(\c1_reg_641[11]_i_3_n_15 ),
        .O(\c1_reg_641[3]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h0300000200000002)) 
    \c1_reg_641[3]_i_3 
       (.I0(reg_179[3]),
        .I1(sext_ln100_cast_reg_538[2]),
        .I2(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I3(sext_ln100_cast_reg_538[5]),
        .I4(sext_ln100_cast_reg_538[4]),
        .I5(reg_179[51]),
        .O(\c1_reg_641[3]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'h0002030000020000)) 
    \c1_reg_641[3]_i_4 
       (.I0(reg_179[19]),
        .I1(sext_ln100_cast_reg_538[2]),
        .I2(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I3(sext_ln100_cast_reg_538[5]),
        .I4(sext_ln100_cast_reg_538[4]),
        .I5(reg_179[35]),
        .O(\c1_reg_641[3]_i_4_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \c1_reg_641[40]_i_1 
       (.I0(\c1_reg_641[41]_i_2_n_15 ),
        .I1(sext_ln100_cast_reg_538[0]),
        .I2(\c1_reg_641[40]_i_2_n_15 ),
        .O(\c1_reg_641[40]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'h0350F350035FF35F)) 
    \c1_reg_641[40]_i_2 
       (.I0(\c1_reg_641[44]_i_3_n_15 ),
        .I1(\c1_reg_641[42]_i_3_n_15 ),
        .I2(sext_ln100_cast_reg_538[2]),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(\c1_reg_641[46]_i_3_n_15 ),
        .I5(\c1_reg_641[40]_i_3_n_15 ),
        .O(\c1_reg_641[40]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'hFFF0F3F5FFFFF3F5)) 
    \c1_reg_641[40]_i_3 
       (.I0(reg_179[40]),
        .I1(reg_179[56]),
        .I2(sext_ln100_cast_reg_538[5]),
        .I3(sext_ln100_cast_reg_538[4]),
        .I4(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I5(reg_179[48]),
        .O(\c1_reg_641[40]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \c1_reg_641[41]_i_1 
       (.I0(\c1_reg_641[42]_i_2_n_15 ),
        .I1(sext_ln100_cast_reg_538[0]),
        .I2(\c1_reg_641[41]_i_2_n_15 ),
        .O(\c1_reg_641[41]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'h0350F350035FF35F)) 
    \c1_reg_641[41]_i_2 
       (.I0(\c1_reg_641[45]_i_3_n_15 ),
        .I1(\c1_reg_641[43]_i_3_n_15 ),
        .I2(sext_ln100_cast_reg_538[2]),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(\c1_reg_641[47]_i_3_n_15 ),
        .I5(\c1_reg_641[41]_i_3_n_15 ),
        .O(\c1_reg_641[41]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'hFFF0F3F5FFFFF3F5)) 
    \c1_reg_641[41]_i_3 
       (.I0(reg_179[41]),
        .I1(reg_179[57]),
        .I2(sext_ln100_cast_reg_538[5]),
        .I3(sext_ln100_cast_reg_538[4]),
        .I4(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I5(reg_179[49]),
        .O(\c1_reg_641[41]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \c1_reg_641[42]_i_1 
       (.I0(\c1_reg_641[43]_i_2_n_15 ),
        .I1(sext_ln100_cast_reg_538[0]),
        .I2(\c1_reg_641[42]_i_2_n_15 ),
        .O(\c1_reg_641[42]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'h500350F35F035FF3)) 
    \c1_reg_641[42]_i_2 
       (.I0(\c1_reg_641[48]_i_4_n_15 ),
        .I1(\c1_reg_641[42]_i_3_n_15 ),
        .I2(sext_ln100_cast_reg_538[2]),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(\c1_reg_641[46]_i_3_n_15 ),
        .I5(\c1_reg_641[44]_i_3_n_15 ),
        .O(\c1_reg_641[42]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'hFFF0F3F5FFFFF3F5)) 
    \c1_reg_641[42]_i_3 
       (.I0(reg_179[42]),
        .I1(reg_179[58]),
        .I2(sext_ln100_cast_reg_538[5]),
        .I3(sext_ln100_cast_reg_538[4]),
        .I4(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I5(reg_179[50]),
        .O(\c1_reg_641[42]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \c1_reg_641[43]_i_1 
       (.I0(\c1_reg_641[44]_i_2_n_15 ),
        .I1(sext_ln100_cast_reg_538[0]),
        .I2(\c1_reg_641[43]_i_2_n_15 ),
        .O(\c1_reg_641[43]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'h5030503F5F305F3F)) 
    \c1_reg_641[43]_i_2 
       (.I0(\c1_reg_641[49]_i_3_n_15 ),
        .I1(\c1_reg_641[47]_i_3_n_15 ),
        .I2(sext_ln100_cast_reg_538[2]),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(\c1_reg_641[43]_i_3_n_15 ),
        .I5(\c1_reg_641[45]_i_3_n_15 ),
        .O(\c1_reg_641[43]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'hFFF0F3F5FFFFF3F5)) 
    \c1_reg_641[43]_i_3 
       (.I0(reg_179[43]),
        .I1(reg_179[59]),
        .I2(sext_ln100_cast_reg_538[5]),
        .I3(sext_ln100_cast_reg_538[4]),
        .I4(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I5(reg_179[51]),
        .O(\c1_reg_641[43]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \c1_reg_641[44]_i_1 
       (.I0(\c1_reg_641[45]_i_2_n_15 ),
        .I1(sext_ln100_cast_reg_538[0]),
        .I2(\c1_reg_641[44]_i_2_n_15 ),
        .O(\c1_reg_641[44]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'h330F0055330FFF55)) 
    \c1_reg_641[44]_i_2 
       (.I0(\c1_reg_641[44]_i_3_n_15 ),
        .I1(\c1_reg_641[50]_i_4_n_15 ),
        .I2(\c1_reg_641[48]_i_4_n_15 ),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(sext_ln100_cast_reg_538[2]),
        .I5(\c1_reg_641[46]_i_3_n_15 ),
        .O(\c1_reg_641[44]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'hFFF0F3F5FFFFF3F5)) 
    \c1_reg_641[44]_i_3 
       (.I0(reg_179[44]),
        .I1(reg_179[60]),
        .I2(sext_ln100_cast_reg_538[5]),
        .I3(sext_ln100_cast_reg_538[4]),
        .I4(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I5(reg_179[52]),
        .O(\c1_reg_641[44]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \c1_reg_641[45]_i_1 
       (.I0(\c1_reg_641[46]_i_2_n_15 ),
        .I1(sext_ln100_cast_reg_538[0]),
        .I2(\c1_reg_641[45]_i_2_n_15 ),
        .O(\c1_reg_641[45]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'h330F0055330FFF55)) 
    \c1_reg_641[45]_i_2 
       (.I0(\c1_reg_641[45]_i_3_n_15 ),
        .I1(\c1_reg_641[51]_i_4_n_15 ),
        .I2(\c1_reg_641[49]_i_3_n_15 ),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(sext_ln100_cast_reg_538[2]),
        .I5(\c1_reg_641[47]_i_3_n_15 ),
        .O(\c1_reg_641[45]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'hFFF0F3F5FFFFF3F5)) 
    \c1_reg_641[45]_i_3 
       (.I0(reg_179[45]),
        .I1(reg_179[61]),
        .I2(sext_ln100_cast_reg_538[5]),
        .I3(sext_ln100_cast_reg_538[4]),
        .I4(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I5(reg_179[53]),
        .O(\c1_reg_641[45]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \c1_reg_641[46]_i_1 
       (.I0(\c1_reg_641[47]_i_2_n_15 ),
        .I1(sext_ln100_cast_reg_538[0]),
        .I2(\c1_reg_641[46]_i_2_n_15 ),
        .O(\c1_reg_641[46]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'h0F3300550F33FF55)) 
    \c1_reg_641[46]_i_2 
       (.I0(\c1_reg_641[46]_i_3_n_15 ),
        .I1(\c1_reg_641[50]_i_4_n_15 ),
        .I2(\c1_reg_641[48]_i_3_n_15 ),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(sext_ln100_cast_reg_538[2]),
        .I5(\c1_reg_641[48]_i_4_n_15 ),
        .O(\c1_reg_641[46]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'hFFF0F3F5FFFFF3F5)) 
    \c1_reg_641[46]_i_3 
       (.I0(reg_179[46]),
        .I1(reg_179[62]),
        .I2(sext_ln100_cast_reg_538[5]),
        .I3(sext_ln100_cast_reg_538[4]),
        .I4(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I5(reg_179[54]),
        .O(\c1_reg_641[46]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \c1_reg_641[47]_i_1 
       (.I0(\c1_reg_641[48]_i_2_n_15 ),
        .I1(sext_ln100_cast_reg_538[0]),
        .I2(\c1_reg_641[47]_i_2_n_15 ),
        .O(\c1_reg_641[47]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'h0F3300550F33FF55)) 
    \c1_reg_641[47]_i_2 
       (.I0(\c1_reg_641[47]_i_3_n_15 ),
        .I1(\c1_reg_641[51]_i_4_n_15 ),
        .I2(\c1_reg_641[49]_i_4_n_15 ),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(sext_ln100_cast_reg_538[2]),
        .I5(\c1_reg_641[49]_i_3_n_15 ),
        .O(\c1_reg_641[47]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'hFFF0F3F5FFFFF3F5)) 
    \c1_reg_641[47]_i_3 
       (.I0(reg_179[47]),
        .I1(reg_179[63]),
        .I2(sext_ln100_cast_reg_538[5]),
        .I3(sext_ln100_cast_reg_538[4]),
        .I4(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I5(reg_179[55]),
        .O(\c1_reg_641[47]_i_3_n_15 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \c1_reg_641[48]_i_1 
       (.I0(\c1_reg_641[49]_i_2_n_15 ),
        .I1(sext_ln100_cast_reg_538[0]),
        .I2(\c1_reg_641[48]_i_2_n_15 ),
        .O(\c1_reg_641[48]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'h0350F350035FF35F)) 
    \c1_reg_641[48]_i_2 
       (.I0(\c1_reg_641[48]_i_3_n_15 ),
        .I1(\c1_reg_641[50]_i_4_n_15 ),
        .I2(sext_ln100_cast_reg_538[2]),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(\c1_reg_641[50]_i_3_n_15 ),
        .I5(\c1_reg_641[48]_i_4_n_15 ),
        .O(\c1_reg_641[48]_i_2_n_15 ));
  LUT5 #(
    .INIT(32'hFCFDFFFD)) 
    \c1_reg_641[48]_i_3 
       (.I0(reg_179[52]),
        .I1(sext_ln100_cast_reg_538[5]),
        .I2(sext_ln100_cast_reg_538[4]),
        .I3(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I4(reg_179[60]),
        .O(\c1_reg_641[48]_i_3_n_15 ));
  LUT5 #(
    .INIT(32'hFCFDFFFD)) 
    \c1_reg_641[48]_i_4 
       (.I0(reg_179[48]),
        .I1(sext_ln100_cast_reg_538[5]),
        .I2(sext_ln100_cast_reg_538[4]),
        .I3(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I4(reg_179[56]),
        .O(\c1_reg_641[48]_i_4_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \c1_reg_641[49]_i_1 
       (.I0(\c1_reg_641[50]_i_2_n_15 ),
        .I1(sext_ln100_cast_reg_538[0]),
        .I2(\c1_reg_641[49]_i_2_n_15 ),
        .O(\c1_reg_641[49]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'h0305F30503F5F3F5)) 
    \c1_reg_641[49]_i_2 
       (.I0(\c1_reg_641[49]_i_3_n_15 ),
        .I1(\c1_reg_641[51]_i_4_n_15 ),
        .I2(sext_ln100_cast_reg_538[2]),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(\c1_reg_641[51]_i_3_n_15 ),
        .I5(\c1_reg_641[49]_i_4_n_15 ),
        .O(\c1_reg_641[49]_i_2_n_15 ));
  LUT5 #(
    .INIT(32'hFCFDFFFD)) 
    \c1_reg_641[49]_i_3 
       (.I0(reg_179[49]),
        .I1(sext_ln100_cast_reg_538[5]),
        .I2(sext_ln100_cast_reg_538[4]),
        .I3(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I4(reg_179[57]),
        .O(\c1_reg_641[49]_i_3_n_15 ));
  LUT5 #(
    .INIT(32'hFCFDFFFD)) 
    \c1_reg_641[49]_i_4 
       (.I0(reg_179[53]),
        .I1(sext_ln100_cast_reg_538[5]),
        .I2(sext_ln100_cast_reg_538[4]),
        .I3(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I4(reg_179[61]),
        .O(\c1_reg_641[49]_i_4_n_15 ));
  LUT6 #(
    .INIT(64'h5300530F53F053FF)) 
    \c1_reg_641[4]_i_1 
       (.I0(\c1_reg_641[7]_i_2_n_15 ),
        .I1(\c1_reg_641[6]_i_2_n_15 ),
        .I2(sext_ln100_cast_reg_538[0]),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(\c1_reg_641[4]_i_2_n_15 ),
        .I5(\c1_reg_641[5]_i_2_n_15 ),
        .O(\c1_reg_641[4]_i_1_n_15 ));
  LUT5 #(
    .INIT(32'hEE2EE222)) 
    \c1_reg_641[4]_i_2 
       (.I0(\c1_reg_641[4]_i_3_n_15 ),
        .I1(sext_ln100_cast_reg_538[2]),
        .I2(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I3(\c1_reg_641[16]_i_3_n_15 ),
        .I4(\c1_reg_641[8]_i_3_n_15 ),
        .O(\c1_reg_641[4]_i_2_n_15 ));
  LUT4 #(
    .INIT(16'h000D)) 
    \c1_reg_641[4]_i_3 
       (.I0(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I1(\c1_reg_641[12]_i_3_n_15 ),
        .I2(\c1_reg_641[4]_i_4_n_15 ),
        .I3(\c1_reg_641[4]_i_5_n_15 ),
        .O(\c1_reg_641[4]_i_3_n_15 ));
  LUT5 #(
    .INIT(32'h20302000)) 
    \c1_reg_641[4]_i_4 
       (.I0(reg_179[52]),
        .I1(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I2(sext_ln100_cast_reg_538[4]),
        .I3(sext_ln100_cast_reg_538[5]),
        .I4(reg_179[20]),
        .O(\c1_reg_641[4]_i_4_n_15 ));
  LUT5 #(
    .INIT(32'h00230020)) 
    \c1_reg_641[4]_i_5 
       (.I0(reg_179[36]),
        .I1(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I2(sext_ln100_cast_reg_538[5]),
        .I3(sext_ln100_cast_reg_538[4]),
        .I4(reg_179[4]),
        .O(\c1_reg_641[4]_i_5_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \c1_reg_641[50]_i_1 
       (.I0(\c1_reg_641[51]_i_2_n_15 ),
        .I1(sext_ln100_cast_reg_538[0]),
        .I2(\c1_reg_641[50]_i_2_n_15 ),
        .O(\c1_reg_641[50]_i_1_n_15 ));
  LUT5 #(
    .INIT(32'h505C535F)) 
    \c1_reg_641[50]_i_2 
       (.I0(\c1_reg_641[52]_i_2_n_15 ),
        .I1(sext_ln100_cast_reg_538[2]),
        .I2(sext_ln100_cast_reg_538[1]),
        .I3(\c1_reg_641[50]_i_3_n_15 ),
        .I4(\c1_reg_641[50]_i_4_n_15 ),
        .O(\c1_reg_641[50]_i_2_n_15 ));
  LUT5 #(
    .INIT(32'hFCFDFFFD)) 
    \c1_reg_641[50]_i_3 
       (.I0(reg_179[54]),
        .I1(sext_ln100_cast_reg_538[5]),
        .I2(sext_ln100_cast_reg_538[4]),
        .I3(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I4(reg_179[62]),
        .O(\c1_reg_641[50]_i_3_n_15 ));
  LUT5 #(
    .INIT(32'hFCFDFFFD)) 
    \c1_reg_641[50]_i_4 
       (.I0(reg_179[50]),
        .I1(sext_ln100_cast_reg_538[5]),
        .I2(sext_ln100_cast_reg_538[4]),
        .I3(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I4(reg_179[58]),
        .O(\c1_reg_641[50]_i_4_n_15 ));
  LUT5 #(
    .INIT(32'h11D11DDD)) 
    \c1_reg_641[51]_i_1 
       (.I0(\c1_reg_641[51]_i_2_n_15 ),
        .I1(sext_ln100_cast_reg_538[0]),
        .I2(sext_ln100_cast_reg_538[1]),
        .I3(\c1_reg_641[54]_i_2_n_15 ),
        .I4(\c1_reg_641[52]_i_2_n_15 ),
        .O(\c1_reg_641[51]_i_1_n_15 ));
  LUT5 #(
    .INIT(32'hAFA3ACA0)) 
    \c1_reg_641[51]_i_2 
       (.I0(\c1_reg_641[53]_i_2_n_15 ),
        .I1(sext_ln100_cast_reg_538[2]),
        .I2(sext_ln100_cast_reg_538[1]),
        .I3(\c1_reg_641[51]_i_3_n_15 ),
        .I4(\c1_reg_641[51]_i_4_n_15 ),
        .O(\c1_reg_641[51]_i_2_n_15 ));
  LUT5 #(
    .INIT(32'hFCFDFFFD)) 
    \c1_reg_641[51]_i_3 
       (.I0(reg_179[55]),
        .I1(sext_ln100_cast_reg_538[5]),
        .I2(sext_ln100_cast_reg_538[4]),
        .I3(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I4(reg_179[63]),
        .O(\c1_reg_641[51]_i_3_n_15 ));
  LUT5 #(
    .INIT(32'hFCFDFFFD)) 
    \c1_reg_641[51]_i_4 
       (.I0(reg_179[51]),
        .I1(sext_ln100_cast_reg_538[5]),
        .I2(sext_ln100_cast_reg_538[4]),
        .I3(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I4(reg_179[59]),
        .O(\c1_reg_641[51]_i_4_n_15 ));
  LUT6 #(
    .INIT(64'h0530F530053FF53F)) 
    \c1_reg_641[52]_i_1 
       (.I0(\c1_reg_641[54]_i_2_n_15 ),
        .I1(\c1_reg_641[53]_i_2_n_15 ),
        .I2(sext_ln100_cast_reg_538[0]),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(\c1_reg_641[55]_i_2_n_15 ),
        .I5(\c1_reg_641[52]_i_2_n_15 ),
        .O(\c1_reg_641[52]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hFFFFF305FFFFF3F5)) 
    \c1_reg_641[52]_i_2 
       (.I0(reg_179[52]),
        .I1(reg_179[60]),
        .I2(sext_ln100_cast_reg_538[2]),
        .I3(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I4(\c1_reg_641[62]_i_2_n_15 ),
        .I5(reg_179[56]),
        .O(\c1_reg_641[52]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h5300530F53F053FF)) 
    \c1_reg_641[53]_i_1 
       (.I0(\c1_reg_641[56]_i_2_n_15 ),
        .I1(\c1_reg_641[55]_i_2_n_15 ),
        .I2(sext_ln100_cast_reg_538[0]),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(\c1_reg_641[53]_i_2_n_15 ),
        .I5(\c1_reg_641[54]_i_2_n_15 ),
        .O(\c1_reg_641[53]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hFFFFF305FFFFF3F5)) 
    \c1_reg_641[53]_i_2 
       (.I0(reg_179[53]),
        .I1(reg_179[61]),
        .I2(sext_ln100_cast_reg_538[2]),
        .I3(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I4(\c1_reg_641[62]_i_2_n_15 ),
        .I5(reg_179[57]),
        .O(\c1_reg_641[53]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h33550F0033550FFF)) 
    \c1_reg_641[54]_i_1 
       (.I0(\c1_reg_641[55]_i_2_n_15 ),
        .I1(\c1_reg_641[57]_i_2_n_15 ),
        .I2(\c1_reg_641[56]_i_2_n_15 ),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(sext_ln100_cast_reg_538[0]),
        .I5(\c1_reg_641[54]_i_2_n_15 ),
        .O(\c1_reg_641[54]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hFFFFF305FFFFF3F5)) 
    \c1_reg_641[54]_i_2 
       (.I0(reg_179[54]),
        .I1(reg_179[62]),
        .I2(sext_ln100_cast_reg_538[2]),
        .I3(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I4(\c1_reg_641[62]_i_2_n_15 ),
        .I5(reg_179[58]),
        .O(\c1_reg_641[54]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h0F0033550FFF3355)) 
    \c1_reg_641[55]_i_1 
       (.I0(\c1_reg_641[55]_i_2_n_15 ),
        .I1(\c1_reg_641[57]_i_2_n_15 ),
        .I2(\c1_reg_641[56]_i_3_n_15 ),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(sext_ln100_cast_reg_538[0]),
        .I5(\c1_reg_641[56]_i_2_n_15 ),
        .O(\c1_reg_641[55]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hFFFFF305FFFFF3F5)) 
    \c1_reg_641[55]_i_2 
       (.I0(reg_179[55]),
        .I1(reg_179[63]),
        .I2(sext_ln100_cast_reg_538[2]),
        .I3(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I4(\c1_reg_641[62]_i_2_n_15 ),
        .I5(reg_179[59]),
        .O(\c1_reg_641[55]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h0035F0350F35FF35)) 
    \c1_reg_641[56]_i_1 
       (.I0(\c1_reg_641[56]_i_2_n_15 ),
        .I1(\c1_reg_641[57]_i_2_n_15 ),
        .I2(sext_ln100_cast_reg_538[0]),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(\c1_reg_641[59]_i_2_n_15 ),
        .I5(\c1_reg_641[56]_i_3_n_15 ),
        .O(\c1_reg_641[56]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hFFFFFFF1FFFFFFFD)) 
    \c1_reg_641[56]_i_2 
       (.I0(reg_179[56]),
        .I1(sext_ln100_cast_reg_538[2]),
        .I2(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I3(sext_ln100_cast_reg_538[5]),
        .I4(sext_ln100_cast_reg_538[4]),
        .I5(reg_179[60]),
        .O(\c1_reg_641[56]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'hFFFFFFF1FFFFFFFD)) 
    \c1_reg_641[56]_i_3 
       (.I0(reg_179[58]),
        .I1(sext_ln100_cast_reg_538[2]),
        .I2(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I3(sext_ln100_cast_reg_538[5]),
        .I4(sext_ln100_cast_reg_538[4]),
        .I5(reg_179[62]),
        .O(\c1_reg_641[56]_i_3_n_15 ));
  LUT5 #(
    .INIT(32'h44744777)) 
    \c1_reg_641[57]_i_1 
       (.I0(\c1_reg_641[58]_i_2_n_15 ),
        .I1(sext_ln100_cast_reg_538[0]),
        .I2(sext_ln100_cast_reg_538[1]),
        .I3(\c1_reg_641[59]_i_2_n_15 ),
        .I4(\c1_reg_641[57]_i_2_n_15 ),
        .O(\c1_reg_641[57]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hFFFFFFF1FFFFFFFD)) 
    \c1_reg_641[57]_i_2 
       (.I0(reg_179[57]),
        .I1(sext_ln100_cast_reg_538[2]),
        .I2(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I3(sext_ln100_cast_reg_538[5]),
        .I4(sext_ln100_cast_reg_538[4]),
        .I5(reg_179[61]),
        .O(\c1_reg_641[57]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h350535050000FFFF)) 
    \c1_reg_641[58]_i_1 
       (.I0(\c1_reg_641[59]_i_2_n_15 ),
        .I1(\c1_reg_641[59]_i_3_n_15 ),
        .I2(sext_ln100_cast_reg_538[1]),
        .I3(reg_179[61]),
        .I4(\c1_reg_641[58]_i_2_n_15 ),
        .I5(sext_ln100_cast_reg_538[0]),
        .O(\c1_reg_641[58]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hFF00CF45FFFFCF45)) 
    \c1_reg_641[58]_i_2 
       (.I0(reg_179[58]),
        .I1(\c1_reg_641[58]_i_3_n_15 ),
        .I2(reg_179[62]),
        .I3(\c1_reg_641[59]_i_3_n_15 ),
        .I4(sext_ln100_cast_reg_538[1]),
        .I5(reg_179[60]),
        .O(\c1_reg_641[58]_i_2_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \c1_reg_641[58]_i_3 
       (.I0(sext_ln100_cast_reg_538[2]),
        .I1(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I2(sext_ln100_cast_reg_538[5]),
        .I3(sext_ln100_cast_reg_538[4]),
        .O(\c1_reg_641[58]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'h88BB8B8B88888B8B)) 
    \c1_reg_641[59]_i_1 
       (.I0(\c1_reg_641[60]_i_4_n_15 ),
        .I1(sext_ln100_cast_reg_538[0]),
        .I2(\c1_reg_641[59]_i_2_n_15 ),
        .I3(\c1_reg_641[59]_i_3_n_15 ),
        .I4(sext_ln100_cast_reg_538[1]),
        .I5(reg_179[61]),
        .O(\c1_reg_641[59]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hFFFFFFF1FFFFFFFD)) 
    \c1_reg_641[59]_i_2 
       (.I0(reg_179[59]),
        .I1(sext_ln100_cast_reg_538[2]),
        .I2(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I3(sext_ln100_cast_reg_538[5]),
        .I4(sext_ln100_cast_reg_538[4]),
        .I5(reg_179[63]),
        .O(\c1_reg_641[59]_i_2_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \c1_reg_641[59]_i_3 
       (.I0(sext_ln100_cast_reg_538[2]),
        .I1(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I2(sext_ln100_cast_reg_538[5]),
        .I3(sext_ln100_cast_reg_538[4]),
        .O(\c1_reg_641[59]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'h5300530F53F053FF)) 
    \c1_reg_641[5]_i_1 
       (.I0(\c1_reg_641[8]_i_2_n_15 ),
        .I1(\c1_reg_641[7]_i_2_n_15 ),
        .I2(sext_ln100_cast_reg_538[0]),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(\c1_reg_641[5]_i_2_n_15 ),
        .I5(\c1_reg_641[6]_i_2_n_15 ),
        .O(\c1_reg_641[5]_i_1_n_15 ));
  LUT5 #(
    .INIT(32'hEE2EE222)) 
    \c1_reg_641[5]_i_2 
       (.I0(\c1_reg_641[5]_i_3_n_15 ),
        .I1(sext_ln100_cast_reg_538[2]),
        .I2(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I3(\c1_reg_641[17]_i_3_n_15 ),
        .I4(\c1_reg_641[9]_i_3_n_15 ),
        .O(\c1_reg_641[5]_i_2_n_15 ));
  LUT4 #(
    .INIT(16'h000D)) 
    \c1_reg_641[5]_i_3 
       (.I0(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I1(\c1_reg_641[13]_i_3_n_15 ),
        .I2(\c1_reg_641[5]_i_4_n_15 ),
        .I3(\c1_reg_641[5]_i_5_n_15 ),
        .O(\c1_reg_641[5]_i_3_n_15 ));
  LUT5 #(
    .INIT(32'h00320002)) 
    \c1_reg_641[5]_i_4 
       (.I0(reg_179[5]),
        .I1(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I2(sext_ln100_cast_reg_538[4]),
        .I3(sext_ln100_cast_reg_538[5]),
        .I4(reg_179[21]),
        .O(\c1_reg_641[5]_i_4_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'h30200020)) 
    \c1_reg_641[5]_i_5 
       (.I0(reg_179[37]),
        .I1(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I2(sext_ln100_cast_reg_538[5]),
        .I3(sext_ln100_cast_reg_538[4]),
        .I4(reg_179[53]),
        .O(\c1_reg_641[5]_i_5_n_15 ));
  LUT6 #(
    .INIT(64'h4F44FFFF4F440000)) 
    \c1_reg_641[60]_i_1 
       (.I0(\c1_reg_641[60]_i_2_n_15 ),
        .I1(reg_179[61]),
        .I2(\c1_reg_641[60]_i_3_n_15 ),
        .I3(reg_179[63]),
        .I4(sext_ln100_cast_reg_538[0]),
        .I5(\c1_reg_641[60]_i_4_n_15 ),
        .O(\c1_reg_641[60]_i_1_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \c1_reg_641[60]_i_2 
       (.I0(sext_ln100_cast_reg_538[4]),
        .I1(sext_ln100_cast_reg_538[5]),
        .I2(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I3(sext_ln100_cast_reg_538[2]),
        .I4(sext_ln100_cast_reg_538[1]),
        .O(\c1_reg_641[60]_i_2_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \c1_reg_641[60]_i_3 
       (.I0(sext_ln100_cast_reg_538[4]),
        .I1(sext_ln100_cast_reg_538[5]),
        .I2(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I3(sext_ln100_cast_reg_538[2]),
        .I4(sext_ln100_cast_reg_538[1]),
        .O(\c1_reg_641[60]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'h0003000200000002)) 
    \c1_reg_641[60]_i_4 
       (.I0(reg_179[60]),
        .I1(\c1_reg_641[62]_i_2_n_15 ),
        .I2(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I3(sext_ln100_cast_reg_538[2]),
        .I4(sext_ln100_cast_reg_538[1]),
        .I5(reg_179[62]),
        .O(\c1_reg_641[60]_i_4_n_15 ));
  LUT6 #(
    .INIT(64'h0003555500005555)) 
    \c1_reg_641[61]_i_1 
       (.I0(\c1_reg_641[61]_i_2_n_15 ),
        .I1(\c1_reg_641[62]_i_2_n_15 ),
        .I2(\c1_reg_641[62]_i_3_n_15 ),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(sext_ln100_cast_reg_538[0]),
        .I5(reg_179[62]),
        .O(\c1_reg_641[61]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hFFFCFFFDFFFFFFFD)) 
    \c1_reg_641[61]_i_2 
       (.I0(reg_179[61]),
        .I1(\c1_reg_641[62]_i_2_n_15 ),
        .I2(sext_ln100_cast_reg_538[3]),
        .I3(sext_ln100_cast_reg_538[2]),
        .I4(sext_ln100_cast_reg_538[1]),
        .I5(reg_179[63]),
        .O(\c1_reg_641[61]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h0003000200000002)) 
    \c1_reg_641[62]_i_1 
       (.I0(reg_179[62]),
        .I1(\c1_reg_641[62]_i_2_n_15 ),
        .I2(\c1_reg_641[62]_i_3_n_15 ),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(sext_ln100_cast_reg_538[0]),
        .I5(reg_179[63]),
        .O(\c1_reg_641[62]_i_1_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \c1_reg_641[62]_i_2 
       (.I0(sext_ln100_cast_reg_538[4]),
        .I1(sext_ln100_cast_reg_538[5]),
        .O(\c1_reg_641[62]_i_2_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \c1_reg_641[62]_i_3 
       (.I0(sext_ln100_cast_reg_538[3]),
        .I1(sext_ln100_cast_reg_538[2]),
        .O(\c1_reg_641[62]_i_3_n_15 ));
  LUT2 #(
    .INIT(4'h2)) 
    \c1_reg_641[63]_i_1 
       (.I0(Q),
        .I1(\icmp_ln98_reg_603_reg_n_15_[0] ),
        .O(c1_reg_6410));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \c1_reg_641[63]_i_2 
       (.I0(reg_179[63]),
        .I1(\c1_reg_641[63]_i_3_n_15 ),
        .I2(sext_ln100_cast_reg_538[2]),
        .I3(sext_ln100_cast_reg_538[3]),
        .I4(sext_ln100_cast_reg_538[5]),
        .I5(sext_ln100_cast_reg_538[4]),
        .O(\c1_reg_641[63]_i_2_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \c1_reg_641[63]_i_3 
       (.I0(sext_ln100_cast_reg_538[1]),
        .I1(sext_ln100_cast_reg_538[0]),
        .O(\c1_reg_641[63]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'h33550F0033550FFF)) 
    \c1_reg_641[6]_i_1 
       (.I0(\c1_reg_641[7]_i_2_n_15 ),
        .I1(\c1_reg_641[9]_i_2_n_15 ),
        .I2(\c1_reg_641[8]_i_2_n_15 ),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(sext_ln100_cast_reg_538[0]),
        .I5(\c1_reg_641[6]_i_2_n_15 ),
        .O(\c1_reg_641[6]_i_1_n_15 ));
  LUT5 #(
    .INIT(32'hEE2EE222)) 
    \c1_reg_641[6]_i_2 
       (.I0(\c1_reg_641[6]_i_3_n_15 ),
        .I1(sext_ln100_cast_reg_538[2]),
        .I2(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I3(\c1_reg_641[18]_i_3_n_15 ),
        .I4(\c1_reg_641[10]_i_3_n_15 ),
        .O(\c1_reg_641[6]_i_2_n_15 ));
  LUT4 #(
    .INIT(16'h000D)) 
    \c1_reg_641[6]_i_3 
       (.I0(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I1(\c1_reg_641[14]_i_3_n_15 ),
        .I2(\c1_reg_641[6]_i_4_n_15 ),
        .I3(\c1_reg_641[6]_i_5_n_15 ),
        .O(\c1_reg_641[6]_i_3_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'h30200020)) 
    \c1_reg_641[6]_i_4 
       (.I0(reg_179[38]),
        .I1(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I2(sext_ln100_cast_reg_538[5]),
        .I3(sext_ln100_cast_reg_538[4]),
        .I4(reg_179[54]),
        .O(\c1_reg_641[6]_i_4_n_15 ));
  LUT5 #(
    .INIT(32'h00320002)) 
    \c1_reg_641[6]_i_5 
       (.I0(reg_179[6]),
        .I1(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I2(sext_ln100_cast_reg_538[4]),
        .I3(sext_ln100_cast_reg_538[5]),
        .I4(reg_179[22]),
        .O(\c1_reg_641[6]_i_5_n_15 ));
  LUT6 #(
    .INIT(64'h0F0033550FFF3355)) 
    \c1_reg_641[7]_i_1 
       (.I0(\c1_reg_641[7]_i_2_n_15 ),
        .I1(\c1_reg_641[9]_i_2_n_15 ),
        .I2(\c1_reg_641[10]_i_2_n_15 ),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(sext_ln100_cast_reg_538[0]),
        .I5(\c1_reg_641[8]_i_2_n_15 ),
        .O(\c1_reg_641[7]_i_1_n_15 ));
  LUT5 #(
    .INIT(32'hEE2EE222)) 
    \c1_reg_641[7]_i_2 
       (.I0(\c1_reg_641[7]_i_3_n_15 ),
        .I1(sext_ln100_cast_reg_538[2]),
        .I2(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I3(\c1_reg_641[19]_i_3_n_15 ),
        .I4(\c1_reg_641[11]_i_3_n_15 ),
        .O(\c1_reg_641[7]_i_2_n_15 ));
  LUT4 #(
    .INIT(16'h000D)) 
    \c1_reg_641[7]_i_3 
       (.I0(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I1(\c1_reg_641[15]_i_3_n_15 ),
        .I2(\c1_reg_641[7]_i_4_n_15 ),
        .I3(\c1_reg_641[7]_i_5_n_15 ),
        .O(\c1_reg_641[7]_i_3_n_15 ));
  LUT5 #(
    .INIT(32'h02300200)) 
    \c1_reg_641[7]_i_4 
       (.I0(reg_179[39]),
        .I1(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I2(sext_ln100_cast_reg_538[4]),
        .I3(sext_ln100_cast_reg_538[5]),
        .I4(reg_179[23]),
        .O(\c1_reg_641[7]_i_4_n_15 ));
  LUT5 #(
    .INIT(32'h20032000)) 
    \c1_reg_641[7]_i_5 
       (.I0(reg_179[55]),
        .I1(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I2(sext_ln100_cast_reg_538[5]),
        .I3(sext_ln100_cast_reg_538[4]),
        .I4(reg_179[7]),
        .O(\c1_reg_641[7]_i_5_n_15 ));
  LUT6 #(
    .INIT(64'h0035F0350F35FF35)) 
    \c1_reg_641[8]_i_1 
       (.I0(\c1_reg_641[8]_i_2_n_15 ),
        .I1(\c1_reg_641[9]_i_2_n_15 ),
        .I2(sext_ln100_cast_reg_538[0]),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(\c1_reg_641[11]_i_2_n_15 ),
        .I5(\c1_reg_641[10]_i_2_n_15 ),
        .O(\c1_reg_641[8]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \c1_reg_641[8]_i_2 
       (.I0(\c1_reg_641[16]_i_3_n_15 ),
        .I1(\c1_reg_641[12]_i_3_n_15 ),
        .I2(sext_ln100_cast_reg_538[2]),
        .I3(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I4(\c1_reg_641[20]_i_3_n_15 ),
        .I5(\c1_reg_641[8]_i_3_n_15 ),
        .O(\c1_reg_641[8]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h0F3355000F3355FF)) 
    \c1_reg_641[8]_i_3 
       (.I0(reg_179[40]),
        .I1(reg_179[24]),
        .I2(reg_179[56]),
        .I3(sext_ln100_cast_reg_538[5]),
        .I4(sext_ln100_cast_reg_538[4]),
        .I5(reg_179[8]),
        .O(\c1_reg_641[8]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'h0035F0350F35FF35)) 
    \c1_reg_641[9]_i_1 
       (.I0(\c1_reg_641[9]_i_2_n_15 ),
        .I1(\c1_reg_641[10]_i_2_n_15 ),
        .I2(sext_ln100_cast_reg_538[0]),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(\c1_reg_641[12]_i_2_n_15 ),
        .I5(\c1_reg_641[11]_i_2_n_15 ),
        .O(\c1_reg_641[9]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \c1_reg_641[9]_i_2 
       (.I0(\c1_reg_641[17]_i_3_n_15 ),
        .I1(\c1_reg_641[13]_i_3_n_15 ),
        .I2(sext_ln100_cast_reg_538[2]),
        .I3(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .I4(\c1_reg_641[21]_i_3_n_15 ),
        .I5(\c1_reg_641[9]_i_3_n_15 ),
        .O(\c1_reg_641[9]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h0F3355000F3355FF)) 
    \c1_reg_641[9]_i_3 
       (.I0(reg_179[41]),
        .I1(reg_179[25]),
        .I2(reg_179[57]),
        .I3(sext_ln100_cast_reg_538[5]),
        .I4(sext_ln100_cast_reg_538[4]),
        .I5(reg_179[9]),
        .O(\c1_reg_641[9]_i_3_n_15 ));
  FDRE \c1_reg_641_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(c1_reg_641[0]),
        .Q(c1_reg_641_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \c1_reg_641_pp0_iter2_reg_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(c1_reg_641[10]),
        .Q(c1_reg_641_pp0_iter2_reg[10]),
        .R(1'b0));
  FDRE \c1_reg_641_pp0_iter2_reg_reg[11] 
       (.C(ap_clk),
        .CE(Q),
        .D(c1_reg_641[11]),
        .Q(c1_reg_641_pp0_iter2_reg[11]),
        .R(1'b0));
  FDRE \c1_reg_641_pp0_iter2_reg_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(c1_reg_641[12]),
        .Q(c1_reg_641_pp0_iter2_reg[12]),
        .R(1'b0));
  FDRE \c1_reg_641_pp0_iter2_reg_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(c1_reg_641[13]),
        .Q(c1_reg_641_pp0_iter2_reg[13]),
        .R(1'b0));
  FDRE \c1_reg_641_pp0_iter2_reg_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(c1_reg_641[14]),
        .Q(c1_reg_641_pp0_iter2_reg[14]),
        .R(1'b0));
  FDRE \c1_reg_641_pp0_iter2_reg_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(c1_reg_641[15]),
        .Q(c1_reg_641_pp0_iter2_reg[15]),
        .R(1'b0));
  FDRE \c1_reg_641_pp0_iter2_reg_reg[16] 
       (.C(ap_clk),
        .CE(Q),
        .D(c1_reg_641[16]),
        .Q(c1_reg_641_pp0_iter2_reg[16]),
        .R(1'b0));
  FDRE \c1_reg_641_pp0_iter2_reg_reg[17] 
       (.C(ap_clk),
        .CE(Q),
        .D(c1_reg_641[17]),
        .Q(c1_reg_641_pp0_iter2_reg[17]),
        .R(1'b0));
  FDRE \c1_reg_641_pp0_iter2_reg_reg[18] 
       (.C(ap_clk),
        .CE(Q),
        .D(c1_reg_641[18]),
        .Q(c1_reg_641_pp0_iter2_reg[18]),
        .R(1'b0));
  FDRE \c1_reg_641_pp0_iter2_reg_reg[19] 
       (.C(ap_clk),
        .CE(Q),
        .D(c1_reg_641[19]),
        .Q(c1_reg_641_pp0_iter2_reg[19]),
        .R(1'b0));
  FDRE \c1_reg_641_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(c1_reg_641[1]),
        .Q(c1_reg_641_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \c1_reg_641_pp0_iter2_reg_reg[20] 
       (.C(ap_clk),
        .CE(Q),
        .D(c1_reg_641[20]),
        .Q(c1_reg_641_pp0_iter2_reg[20]),
        .R(1'b0));
  FDRE \c1_reg_641_pp0_iter2_reg_reg[21] 
       (.C(ap_clk),
        .CE(Q),
        .D(c1_reg_641[21]),
        .Q(c1_reg_641_pp0_iter2_reg[21]),
        .R(1'b0));
  FDRE \c1_reg_641_pp0_iter2_reg_reg[22] 
       (.C(ap_clk),
        .CE(Q),
        .D(c1_reg_641[22]),
        .Q(c1_reg_641_pp0_iter2_reg[22]),
        .R(1'b0));
  FDRE \c1_reg_641_pp0_iter2_reg_reg[23] 
       (.C(ap_clk),
        .CE(Q),
        .D(c1_reg_641[23]),
        .Q(c1_reg_641_pp0_iter2_reg[23]),
        .R(1'b0));
  FDRE \c1_reg_641_pp0_iter2_reg_reg[24] 
       (.C(ap_clk),
        .CE(Q),
        .D(c1_reg_641[24]),
        .Q(c1_reg_641_pp0_iter2_reg[24]),
        .R(1'b0));
  FDRE \c1_reg_641_pp0_iter2_reg_reg[25] 
       (.C(ap_clk),
        .CE(Q),
        .D(c1_reg_641[25]),
        .Q(c1_reg_641_pp0_iter2_reg[25]),
        .R(1'b0));
  FDRE \c1_reg_641_pp0_iter2_reg_reg[26] 
       (.C(ap_clk),
        .CE(Q),
        .D(c1_reg_641[26]),
        .Q(c1_reg_641_pp0_iter2_reg[26]),
        .R(1'b0));
  FDRE \c1_reg_641_pp0_iter2_reg_reg[27] 
       (.C(ap_clk),
        .CE(Q),
        .D(c1_reg_641[27]),
        .Q(c1_reg_641_pp0_iter2_reg[27]),
        .R(1'b0));
  FDRE \c1_reg_641_pp0_iter2_reg_reg[28] 
       (.C(ap_clk),
        .CE(Q),
        .D(c1_reg_641[28]),
        .Q(c1_reg_641_pp0_iter2_reg[28]),
        .R(1'b0));
  FDRE \c1_reg_641_pp0_iter2_reg_reg[29] 
       (.C(ap_clk),
        .CE(Q),
        .D(c1_reg_641[29]),
        .Q(c1_reg_641_pp0_iter2_reg[29]),
        .R(1'b0));
  FDRE \c1_reg_641_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(c1_reg_641[2]),
        .Q(c1_reg_641_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \c1_reg_641_pp0_iter2_reg_reg[30] 
       (.C(ap_clk),
        .CE(Q),
        .D(c1_reg_641[30]),
        .Q(c1_reg_641_pp0_iter2_reg[30]),
        .R(1'b0));
  FDRE \c1_reg_641_pp0_iter2_reg_reg[31] 
       (.C(ap_clk),
        .CE(Q),
        .D(c1_reg_641[31]),
        .Q(c1_reg_641_pp0_iter2_reg[31]),
        .R(1'b0));
  FDRE \c1_reg_641_pp0_iter2_reg_reg[32] 
       (.C(ap_clk),
        .CE(Q),
        .D(c1_reg_641[32]),
        .Q(c1_reg_641_pp0_iter2_reg[32]),
        .R(1'b0));
  FDRE \c1_reg_641_pp0_iter2_reg_reg[33] 
       (.C(ap_clk),
        .CE(Q),
        .D(c1_reg_641[33]),
        .Q(c1_reg_641_pp0_iter2_reg[33]),
        .R(1'b0));
  FDRE \c1_reg_641_pp0_iter2_reg_reg[34] 
       (.C(ap_clk),
        .CE(Q),
        .D(c1_reg_641[34]),
        .Q(c1_reg_641_pp0_iter2_reg[34]),
        .R(1'b0));
  FDRE \c1_reg_641_pp0_iter2_reg_reg[35] 
       (.C(ap_clk),
        .CE(Q),
        .D(c1_reg_641[35]),
        .Q(c1_reg_641_pp0_iter2_reg[35]),
        .R(1'b0));
  FDRE \c1_reg_641_pp0_iter2_reg_reg[36] 
       (.C(ap_clk),
        .CE(Q),
        .D(c1_reg_641[36]),
        .Q(c1_reg_641_pp0_iter2_reg[36]),
        .R(1'b0));
  FDRE \c1_reg_641_pp0_iter2_reg_reg[37] 
       (.C(ap_clk),
        .CE(Q),
        .D(c1_reg_641[37]),
        .Q(c1_reg_641_pp0_iter2_reg[37]),
        .R(1'b0));
  FDRE \c1_reg_641_pp0_iter2_reg_reg[38] 
       (.C(ap_clk),
        .CE(Q),
        .D(c1_reg_641[38]),
        .Q(c1_reg_641_pp0_iter2_reg[38]),
        .R(1'b0));
  FDRE \c1_reg_641_pp0_iter2_reg_reg[39] 
       (.C(ap_clk),
        .CE(Q),
        .D(c1_reg_641[39]),
        .Q(c1_reg_641_pp0_iter2_reg[39]),
        .R(1'b0));
  FDRE \c1_reg_641_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(c1_reg_641[3]),
        .Q(c1_reg_641_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \c1_reg_641_pp0_iter2_reg_reg[40] 
       (.C(ap_clk),
        .CE(Q),
        .D(c1_reg_641[40]),
        .Q(c1_reg_641_pp0_iter2_reg[40]),
        .R(1'b0));
  FDRE \c1_reg_641_pp0_iter2_reg_reg[41] 
       (.C(ap_clk),
        .CE(Q),
        .D(c1_reg_641[41]),
        .Q(c1_reg_641_pp0_iter2_reg[41]),
        .R(1'b0));
  FDRE \c1_reg_641_pp0_iter2_reg_reg[42] 
       (.C(ap_clk),
        .CE(Q),
        .D(c1_reg_641[42]),
        .Q(c1_reg_641_pp0_iter2_reg[42]),
        .R(1'b0));
  FDRE \c1_reg_641_pp0_iter2_reg_reg[43] 
       (.C(ap_clk),
        .CE(Q),
        .D(c1_reg_641[43]),
        .Q(c1_reg_641_pp0_iter2_reg[43]),
        .R(1'b0));
  FDRE \c1_reg_641_pp0_iter2_reg_reg[44] 
       (.C(ap_clk),
        .CE(Q),
        .D(c1_reg_641[44]),
        .Q(c1_reg_641_pp0_iter2_reg[44]),
        .R(1'b0));
  FDRE \c1_reg_641_pp0_iter2_reg_reg[45] 
       (.C(ap_clk),
        .CE(Q),
        .D(c1_reg_641[45]),
        .Q(c1_reg_641_pp0_iter2_reg[45]),
        .R(1'b0));
  FDRE \c1_reg_641_pp0_iter2_reg_reg[46] 
       (.C(ap_clk),
        .CE(Q),
        .D(c1_reg_641[46]),
        .Q(c1_reg_641_pp0_iter2_reg[46]),
        .R(1'b0));
  FDRE \c1_reg_641_pp0_iter2_reg_reg[47] 
       (.C(ap_clk),
        .CE(Q),
        .D(c1_reg_641[47]),
        .Q(c1_reg_641_pp0_iter2_reg[47]),
        .R(1'b0));
  FDRE \c1_reg_641_pp0_iter2_reg_reg[48] 
       (.C(ap_clk),
        .CE(Q),
        .D(c1_reg_641[48]),
        .Q(c1_reg_641_pp0_iter2_reg[48]),
        .R(1'b0));
  FDRE \c1_reg_641_pp0_iter2_reg_reg[49] 
       (.C(ap_clk),
        .CE(Q),
        .D(c1_reg_641[49]),
        .Q(c1_reg_641_pp0_iter2_reg[49]),
        .R(1'b0));
  FDRE \c1_reg_641_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(c1_reg_641[4]),
        .Q(c1_reg_641_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \c1_reg_641_pp0_iter2_reg_reg[50] 
       (.C(ap_clk),
        .CE(Q),
        .D(c1_reg_641[50]),
        .Q(c1_reg_641_pp0_iter2_reg[50]),
        .R(1'b0));
  FDRE \c1_reg_641_pp0_iter2_reg_reg[51] 
       (.C(ap_clk),
        .CE(Q),
        .D(c1_reg_641[51]),
        .Q(c1_reg_641_pp0_iter2_reg[51]),
        .R(1'b0));
  FDRE \c1_reg_641_pp0_iter2_reg_reg[52] 
       (.C(ap_clk),
        .CE(Q),
        .D(c1_reg_641[52]),
        .Q(c1_reg_641_pp0_iter2_reg[52]),
        .R(1'b0));
  FDRE \c1_reg_641_pp0_iter2_reg_reg[53] 
       (.C(ap_clk),
        .CE(Q),
        .D(c1_reg_641[53]),
        .Q(c1_reg_641_pp0_iter2_reg[53]),
        .R(1'b0));
  FDRE \c1_reg_641_pp0_iter2_reg_reg[54] 
       (.C(ap_clk),
        .CE(Q),
        .D(c1_reg_641[54]),
        .Q(c1_reg_641_pp0_iter2_reg[54]),
        .R(1'b0));
  FDRE \c1_reg_641_pp0_iter2_reg_reg[55] 
       (.C(ap_clk),
        .CE(Q),
        .D(c1_reg_641[55]),
        .Q(c1_reg_641_pp0_iter2_reg[55]),
        .R(1'b0));
  FDRE \c1_reg_641_pp0_iter2_reg_reg[56] 
       (.C(ap_clk),
        .CE(Q),
        .D(c1_reg_641[56]),
        .Q(c1_reg_641_pp0_iter2_reg[56]),
        .R(1'b0));
  FDRE \c1_reg_641_pp0_iter2_reg_reg[57] 
       (.C(ap_clk),
        .CE(Q),
        .D(c1_reg_641[57]),
        .Q(c1_reg_641_pp0_iter2_reg[57]),
        .R(1'b0));
  FDRE \c1_reg_641_pp0_iter2_reg_reg[58] 
       (.C(ap_clk),
        .CE(Q),
        .D(c1_reg_641[58]),
        .Q(c1_reg_641_pp0_iter2_reg[58]),
        .R(1'b0));
  FDRE \c1_reg_641_pp0_iter2_reg_reg[59] 
       (.C(ap_clk),
        .CE(Q),
        .D(c1_reg_641[59]),
        .Q(c1_reg_641_pp0_iter2_reg[59]),
        .R(1'b0));
  FDRE \c1_reg_641_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(c1_reg_641[5]),
        .Q(c1_reg_641_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \c1_reg_641_pp0_iter2_reg_reg[60] 
       (.C(ap_clk),
        .CE(Q),
        .D(c1_reg_641[60]),
        .Q(c1_reg_641_pp0_iter2_reg[60]),
        .R(1'b0));
  FDRE \c1_reg_641_pp0_iter2_reg_reg[61] 
       (.C(ap_clk),
        .CE(Q),
        .D(c1_reg_641[61]),
        .Q(c1_reg_641_pp0_iter2_reg[61]),
        .R(1'b0));
  FDRE \c1_reg_641_pp0_iter2_reg_reg[62] 
       (.C(ap_clk),
        .CE(Q),
        .D(c1_reg_641[62]),
        .Q(c1_reg_641_pp0_iter2_reg[62]),
        .R(1'b0));
  FDRE \c1_reg_641_pp0_iter2_reg_reg[63] 
       (.C(ap_clk),
        .CE(Q),
        .D(c1_reg_641[63]),
        .Q(c1_reg_641_pp0_iter2_reg[63]),
        .R(1'b0));
  FDRE \c1_reg_641_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(c1_reg_641[6]),
        .Q(c1_reg_641_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \c1_reg_641_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(c1_reg_641[7]),
        .Q(c1_reg_641_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \c1_reg_641_pp0_iter2_reg_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(c1_reg_641[8]),
        .Q(c1_reg_641_pp0_iter2_reg[8]),
        .R(1'b0));
  FDRE \c1_reg_641_pp0_iter2_reg_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(c1_reg_641[9]),
        .Q(c1_reg_641_pp0_iter2_reg[9]),
        .R(1'b0));
  FDRE \c1_reg_641_reg[0] 
       (.C(ap_clk),
        .CE(c1_reg_6410),
        .D(\c1_reg_641[0]_i_1_n_15 ),
        .Q(c1_reg_641[0]),
        .R(1'b0));
  FDRE \c1_reg_641_reg[10] 
       (.C(ap_clk),
        .CE(c1_reg_6410),
        .D(\c1_reg_641[10]_i_1_n_15 ),
        .Q(c1_reg_641[10]),
        .R(1'b0));
  FDRE \c1_reg_641_reg[11] 
       (.C(ap_clk),
        .CE(c1_reg_6410),
        .D(\c1_reg_641[11]_i_1_n_15 ),
        .Q(c1_reg_641[11]),
        .R(1'b0));
  FDRE \c1_reg_641_reg[12] 
       (.C(ap_clk),
        .CE(c1_reg_6410),
        .D(\c1_reg_641[12]_i_1_n_15 ),
        .Q(c1_reg_641[12]),
        .R(1'b0));
  FDRE \c1_reg_641_reg[13] 
       (.C(ap_clk),
        .CE(c1_reg_6410),
        .D(\c1_reg_641[13]_i_1_n_15 ),
        .Q(c1_reg_641[13]),
        .R(1'b0));
  FDRE \c1_reg_641_reg[14] 
       (.C(ap_clk),
        .CE(c1_reg_6410),
        .D(\c1_reg_641[14]_i_1_n_15 ),
        .Q(c1_reg_641[14]),
        .R(1'b0));
  FDRE \c1_reg_641_reg[15] 
       (.C(ap_clk),
        .CE(c1_reg_6410),
        .D(\c1_reg_641[15]_i_1_n_15 ),
        .Q(c1_reg_641[15]),
        .R(1'b0));
  FDRE \c1_reg_641_reg[16] 
       (.C(ap_clk),
        .CE(c1_reg_6410),
        .D(\c1_reg_641[16]_i_1_n_15 ),
        .Q(c1_reg_641[16]),
        .R(1'b0));
  FDRE \c1_reg_641_reg[17] 
       (.C(ap_clk),
        .CE(c1_reg_6410),
        .D(\c1_reg_641[17]_i_1_n_15 ),
        .Q(c1_reg_641[17]),
        .R(1'b0));
  FDRE \c1_reg_641_reg[18] 
       (.C(ap_clk),
        .CE(c1_reg_6410),
        .D(\c1_reg_641[18]_i_1_n_15 ),
        .Q(c1_reg_641[18]),
        .R(1'b0));
  FDRE \c1_reg_641_reg[19] 
       (.C(ap_clk),
        .CE(c1_reg_6410),
        .D(\c1_reg_641[19]_i_1_n_15 ),
        .Q(c1_reg_641[19]),
        .R(1'b0));
  FDRE \c1_reg_641_reg[1] 
       (.C(ap_clk),
        .CE(c1_reg_6410),
        .D(\c1_reg_641[1]_i_1_n_15 ),
        .Q(c1_reg_641[1]),
        .R(1'b0));
  FDRE \c1_reg_641_reg[20] 
       (.C(ap_clk),
        .CE(c1_reg_6410),
        .D(\c1_reg_641[20]_i_1_n_15 ),
        .Q(c1_reg_641[20]),
        .R(1'b0));
  FDRE \c1_reg_641_reg[21] 
       (.C(ap_clk),
        .CE(c1_reg_6410),
        .D(\c1_reg_641[21]_i_1_n_15 ),
        .Q(c1_reg_641[21]),
        .R(1'b0));
  FDRE \c1_reg_641_reg[22] 
       (.C(ap_clk),
        .CE(c1_reg_6410),
        .D(\c1_reg_641[22]_i_1_n_15 ),
        .Q(c1_reg_641[22]),
        .R(1'b0));
  FDRE \c1_reg_641_reg[23] 
       (.C(ap_clk),
        .CE(c1_reg_6410),
        .D(\c1_reg_641[23]_i_1_n_15 ),
        .Q(c1_reg_641[23]),
        .R(1'b0));
  FDRE \c1_reg_641_reg[24] 
       (.C(ap_clk),
        .CE(c1_reg_6410),
        .D(\c1_reg_641[24]_i_1_n_15 ),
        .Q(c1_reg_641[24]),
        .R(1'b0));
  FDRE \c1_reg_641_reg[25] 
       (.C(ap_clk),
        .CE(c1_reg_6410),
        .D(\c1_reg_641[25]_i_1_n_15 ),
        .Q(c1_reg_641[25]),
        .R(1'b0));
  FDRE \c1_reg_641_reg[26] 
       (.C(ap_clk),
        .CE(c1_reg_6410),
        .D(\c1_reg_641[26]_i_1_n_15 ),
        .Q(c1_reg_641[26]),
        .R(1'b0));
  FDRE \c1_reg_641_reg[27] 
       (.C(ap_clk),
        .CE(c1_reg_6410),
        .D(\c1_reg_641[27]_i_1_n_15 ),
        .Q(c1_reg_641[27]),
        .R(1'b0));
  FDRE \c1_reg_641_reg[28] 
       (.C(ap_clk),
        .CE(c1_reg_6410),
        .D(\c1_reg_641[28]_i_1_n_15 ),
        .Q(c1_reg_641[28]),
        .R(1'b0));
  FDRE \c1_reg_641_reg[29] 
       (.C(ap_clk),
        .CE(c1_reg_6410),
        .D(\c1_reg_641[29]_i_1_n_15 ),
        .Q(c1_reg_641[29]),
        .R(1'b0));
  FDRE \c1_reg_641_reg[2] 
       (.C(ap_clk),
        .CE(c1_reg_6410),
        .D(\c1_reg_641[2]_i_1_n_15 ),
        .Q(c1_reg_641[2]),
        .R(1'b0));
  FDRE \c1_reg_641_reg[30] 
       (.C(ap_clk),
        .CE(c1_reg_6410),
        .D(\c1_reg_641[30]_i_1_n_15 ),
        .Q(c1_reg_641[30]),
        .R(1'b0));
  FDRE \c1_reg_641_reg[31] 
       (.C(ap_clk),
        .CE(c1_reg_6410),
        .D(\c1_reg_641[31]_i_1_n_15 ),
        .Q(c1_reg_641[31]),
        .R(1'b0));
  FDRE \c1_reg_641_reg[32] 
       (.C(ap_clk),
        .CE(c1_reg_6410),
        .D(\c1_reg_641[32]_i_1_n_15 ),
        .Q(c1_reg_641[32]),
        .R(1'b0));
  FDRE \c1_reg_641_reg[33] 
       (.C(ap_clk),
        .CE(c1_reg_6410),
        .D(\c1_reg_641[33]_i_1_n_15 ),
        .Q(c1_reg_641[33]),
        .R(1'b0));
  FDRE \c1_reg_641_reg[34] 
       (.C(ap_clk),
        .CE(c1_reg_6410),
        .D(\c1_reg_641[34]_i_1_n_15 ),
        .Q(c1_reg_641[34]),
        .R(1'b0));
  FDRE \c1_reg_641_reg[35] 
       (.C(ap_clk),
        .CE(c1_reg_6410),
        .D(\c1_reg_641[35]_i_1_n_15 ),
        .Q(c1_reg_641[35]),
        .R(1'b0));
  FDRE \c1_reg_641_reg[36] 
       (.C(ap_clk),
        .CE(c1_reg_6410),
        .D(\c1_reg_641[36]_i_1_n_15 ),
        .Q(c1_reg_641[36]),
        .R(1'b0));
  FDRE \c1_reg_641_reg[37] 
       (.C(ap_clk),
        .CE(c1_reg_6410),
        .D(\c1_reg_641[37]_i_1_n_15 ),
        .Q(c1_reg_641[37]),
        .R(1'b0));
  FDRE \c1_reg_641_reg[38] 
       (.C(ap_clk),
        .CE(c1_reg_6410),
        .D(\c1_reg_641[38]_i_1_n_15 ),
        .Q(c1_reg_641[38]),
        .R(1'b0));
  FDRE \c1_reg_641_reg[39] 
       (.C(ap_clk),
        .CE(c1_reg_6410),
        .D(\c1_reg_641[39]_i_1_n_15 ),
        .Q(c1_reg_641[39]),
        .R(1'b0));
  FDRE \c1_reg_641_reg[3] 
       (.C(ap_clk),
        .CE(c1_reg_6410),
        .D(\c1_reg_641[3]_i_1_n_15 ),
        .Q(c1_reg_641[3]),
        .R(1'b0));
  FDRE \c1_reg_641_reg[40] 
       (.C(ap_clk),
        .CE(c1_reg_6410),
        .D(\c1_reg_641[40]_i_1_n_15 ),
        .Q(c1_reg_641[40]),
        .R(1'b0));
  FDRE \c1_reg_641_reg[41] 
       (.C(ap_clk),
        .CE(c1_reg_6410),
        .D(\c1_reg_641[41]_i_1_n_15 ),
        .Q(c1_reg_641[41]),
        .R(1'b0));
  FDRE \c1_reg_641_reg[42] 
       (.C(ap_clk),
        .CE(c1_reg_6410),
        .D(\c1_reg_641[42]_i_1_n_15 ),
        .Q(c1_reg_641[42]),
        .R(1'b0));
  FDRE \c1_reg_641_reg[43] 
       (.C(ap_clk),
        .CE(c1_reg_6410),
        .D(\c1_reg_641[43]_i_1_n_15 ),
        .Q(c1_reg_641[43]),
        .R(1'b0));
  FDRE \c1_reg_641_reg[44] 
       (.C(ap_clk),
        .CE(c1_reg_6410),
        .D(\c1_reg_641[44]_i_1_n_15 ),
        .Q(c1_reg_641[44]),
        .R(1'b0));
  FDRE \c1_reg_641_reg[45] 
       (.C(ap_clk),
        .CE(c1_reg_6410),
        .D(\c1_reg_641[45]_i_1_n_15 ),
        .Q(c1_reg_641[45]),
        .R(1'b0));
  FDRE \c1_reg_641_reg[46] 
       (.C(ap_clk),
        .CE(c1_reg_6410),
        .D(\c1_reg_641[46]_i_1_n_15 ),
        .Q(c1_reg_641[46]),
        .R(1'b0));
  FDRE \c1_reg_641_reg[47] 
       (.C(ap_clk),
        .CE(c1_reg_6410),
        .D(\c1_reg_641[47]_i_1_n_15 ),
        .Q(c1_reg_641[47]),
        .R(1'b0));
  FDRE \c1_reg_641_reg[48] 
       (.C(ap_clk),
        .CE(c1_reg_6410),
        .D(\c1_reg_641[48]_i_1_n_15 ),
        .Q(c1_reg_641[48]),
        .R(1'b0));
  FDRE \c1_reg_641_reg[49] 
       (.C(ap_clk),
        .CE(c1_reg_6410),
        .D(\c1_reg_641[49]_i_1_n_15 ),
        .Q(c1_reg_641[49]),
        .R(1'b0));
  FDRE \c1_reg_641_reg[4] 
       (.C(ap_clk),
        .CE(c1_reg_6410),
        .D(\c1_reg_641[4]_i_1_n_15 ),
        .Q(c1_reg_641[4]),
        .R(1'b0));
  FDRE \c1_reg_641_reg[50] 
       (.C(ap_clk),
        .CE(c1_reg_6410),
        .D(\c1_reg_641[50]_i_1_n_15 ),
        .Q(c1_reg_641[50]),
        .R(1'b0));
  FDRE \c1_reg_641_reg[51] 
       (.C(ap_clk),
        .CE(c1_reg_6410),
        .D(\c1_reg_641[51]_i_1_n_15 ),
        .Q(c1_reg_641[51]),
        .R(1'b0));
  FDRE \c1_reg_641_reg[52] 
       (.C(ap_clk),
        .CE(c1_reg_6410),
        .D(\c1_reg_641[52]_i_1_n_15 ),
        .Q(c1_reg_641[52]),
        .R(1'b0));
  FDRE \c1_reg_641_reg[53] 
       (.C(ap_clk),
        .CE(c1_reg_6410),
        .D(\c1_reg_641[53]_i_1_n_15 ),
        .Q(c1_reg_641[53]),
        .R(1'b0));
  FDRE \c1_reg_641_reg[54] 
       (.C(ap_clk),
        .CE(c1_reg_6410),
        .D(\c1_reg_641[54]_i_1_n_15 ),
        .Q(c1_reg_641[54]),
        .R(1'b0));
  FDRE \c1_reg_641_reg[55] 
       (.C(ap_clk),
        .CE(c1_reg_6410),
        .D(\c1_reg_641[55]_i_1_n_15 ),
        .Q(c1_reg_641[55]),
        .R(1'b0));
  FDRE \c1_reg_641_reg[56] 
       (.C(ap_clk),
        .CE(c1_reg_6410),
        .D(\c1_reg_641[56]_i_1_n_15 ),
        .Q(c1_reg_641[56]),
        .R(1'b0));
  FDRE \c1_reg_641_reg[57] 
       (.C(ap_clk),
        .CE(c1_reg_6410),
        .D(\c1_reg_641[57]_i_1_n_15 ),
        .Q(c1_reg_641[57]),
        .R(1'b0));
  FDRE \c1_reg_641_reg[58] 
       (.C(ap_clk),
        .CE(c1_reg_6410),
        .D(\c1_reg_641[58]_i_1_n_15 ),
        .Q(c1_reg_641[58]),
        .R(1'b0));
  FDRE \c1_reg_641_reg[59] 
       (.C(ap_clk),
        .CE(c1_reg_6410),
        .D(\c1_reg_641[59]_i_1_n_15 ),
        .Q(c1_reg_641[59]),
        .R(1'b0));
  FDRE \c1_reg_641_reg[5] 
       (.C(ap_clk),
        .CE(c1_reg_6410),
        .D(\c1_reg_641[5]_i_1_n_15 ),
        .Q(c1_reg_641[5]),
        .R(1'b0));
  FDRE \c1_reg_641_reg[60] 
       (.C(ap_clk),
        .CE(c1_reg_6410),
        .D(\c1_reg_641[60]_i_1_n_15 ),
        .Q(c1_reg_641[60]),
        .R(1'b0));
  FDRE \c1_reg_641_reg[61] 
       (.C(ap_clk),
        .CE(c1_reg_6410),
        .D(\c1_reg_641[61]_i_1_n_15 ),
        .Q(c1_reg_641[61]),
        .R(1'b0));
  FDRE \c1_reg_641_reg[62] 
       (.C(ap_clk),
        .CE(c1_reg_6410),
        .D(\c1_reg_641[62]_i_1_n_15 ),
        .Q(c1_reg_641[62]),
        .R(1'b0));
  FDRE \c1_reg_641_reg[63] 
       (.C(ap_clk),
        .CE(c1_reg_6410),
        .D(\c1_reg_641[63]_i_2_n_15 ),
        .Q(c1_reg_641[63]),
        .R(1'b0));
  FDRE \c1_reg_641_reg[6] 
       (.C(ap_clk),
        .CE(c1_reg_6410),
        .D(\c1_reg_641[6]_i_1_n_15 ),
        .Q(c1_reg_641[6]),
        .R(1'b0));
  FDRE \c1_reg_641_reg[7] 
       (.C(ap_clk),
        .CE(c1_reg_6410),
        .D(\c1_reg_641[7]_i_1_n_15 ),
        .Q(c1_reg_641[7]),
        .R(1'b0));
  FDRE \c1_reg_641_reg[8] 
       (.C(ap_clk),
        .CE(c1_reg_6410),
        .D(\c1_reg_641[8]_i_1_n_15 ),
        .Q(c1_reg_641[8]),
        .R(1'b0));
  FDRE \c1_reg_641_reg[9] 
       (.C(ap_clk),
        .CE(c1_reg_6410),
        .D(\c1_reg_641[9]_i_1_n_15 ),
        .Q(c1_reg_641[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000020)) 
    \call_ret8_reg_688_1[5]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\icmp_ln98_reg_603_pp0_iter5_reg_reg_n_15_[0] ),
        .I2(ap_enable_reg_pp0_iter6),
        .I3(icmp_ln92_reg_570_pp0_iter5_reg),
        .I4(icmp_ln99_reg_607_pp0_iter5_reg),
        .O(call_ret8_reg_688_10));
  FDRE \call_ret8_reg_688_1_reg[0] 
       (.C(ap_clk),
        .CE(call_ret8_reg_688_10),
        .D(\call_ret_reg_708_1_reg[5]_0 [0]),
        .Q(call_ret8_reg_688_1[0]),
        .R(1'b0));
  FDRE \call_ret8_reg_688_1_reg[1] 
       (.C(ap_clk),
        .CE(call_ret8_reg_688_10),
        .D(\call_ret_reg_708_1_reg[5]_0 [1]),
        .Q(call_ret8_reg_688_1[1]),
        .R(1'b0));
  FDRE \call_ret8_reg_688_1_reg[2] 
       (.C(ap_clk),
        .CE(call_ret8_reg_688_10),
        .D(\call_ret_reg_708_1_reg[5]_0 [2]),
        .Q(call_ret8_reg_688_1[2]),
        .R(1'b0));
  FDRE \call_ret8_reg_688_1_reg[3] 
       (.C(ap_clk),
        .CE(call_ret8_reg_688_10),
        .D(\call_ret_reg_708_1_reg[5]_0 [3]),
        .Q(call_ret8_reg_688_1[3]),
        .R(1'b0));
  FDRE \call_ret8_reg_688_1_reg[4] 
       (.C(ap_clk),
        .CE(call_ret8_reg_688_10),
        .D(\call_ret_reg_708_1_reg[5]_0 [4]),
        .Q(call_ret8_reg_688_1[4]),
        .R(1'b0));
  FDRE \call_ret8_reg_688_1_reg[5] 
       (.C(ap_clk),
        .CE(call_ret8_reg_688_10),
        .D(\call_ret_reg_708_1_reg[5]_0 [5]),
        .Q(call_ret8_reg_688_1[5]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \call_ret_reg_708_1[5]_i_1 
       (.I0(ap_enable_reg_pp0_iter7),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(icmp_ln98_reg_603_pp0_iter6_reg),
        .O(call_ret_reg_708_10));
  FDRE \call_ret_reg_708_1_reg[0] 
       (.C(ap_clk),
        .CE(call_ret_reg_708_10),
        .D(\call_ret_reg_708_1_reg[5]_0 [0]),
        .Q(call_ret_reg_708_1[0]),
        .R(1'b0));
  FDRE \call_ret_reg_708_1_reg[1] 
       (.C(ap_clk),
        .CE(call_ret_reg_708_10),
        .D(\call_ret_reg_708_1_reg[5]_0 [1]),
        .Q(call_ret_reg_708_1[1]),
        .R(1'b0));
  FDRE \call_ret_reg_708_1_reg[2] 
       (.C(ap_clk),
        .CE(call_ret_reg_708_10),
        .D(\call_ret_reg_708_1_reg[5]_0 [2]),
        .Q(call_ret_reg_708_1[2]),
        .R(1'b0));
  FDRE \call_ret_reg_708_1_reg[3] 
       (.C(ap_clk),
        .CE(call_ret_reg_708_10),
        .D(\call_ret_reg_708_1_reg[5]_0 [3]),
        .Q(call_ret_reg_708_1[3]),
        .R(1'b0));
  FDRE \call_ret_reg_708_1_reg[4] 
       (.C(ap_clk),
        .CE(call_ret_reg_708_10),
        .D(\call_ret_reg_708_1_reg[5]_0 [4]),
        .Q(call_ret_reg_708_1[4]),
        .R(1'b0));
  FDRE \call_ret_reg_708_1_reg[5] 
       (.C(ap_clk),
        .CE(call_ret_reg_708_10),
        .D(\call_ret_reg_708_1_reg[5]_0 [5]),
        .Q(call_ret_reg_708_1[5]),
        .R(1'b0));
  FDRE \call_ret_reg_708_pp0_iter8_reg_1_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(call_ret_reg_708_1[0]),
        .Q(call_ret_reg_708_pp0_iter8_reg_1[0]),
        .R(1'b0));
  FDRE \call_ret_reg_708_pp0_iter8_reg_1_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(call_ret_reg_708_1[1]),
        .Q(call_ret_reg_708_pp0_iter8_reg_1[1]),
        .R(1'b0));
  FDRE \call_ret_reg_708_pp0_iter8_reg_1_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(call_ret_reg_708_1[2]),
        .Q(call_ret_reg_708_pp0_iter8_reg_1[2]),
        .R(1'b0));
  FDRE \call_ret_reg_708_pp0_iter8_reg_1_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(call_ret_reg_708_1[3]),
        .Q(call_ret_reg_708_pp0_iter8_reg_1[3]),
        .R(1'b0));
  FDRE \call_ret_reg_708_pp0_iter8_reg_1_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(call_ret_reg_708_1[4]),
        .Q(call_ret_reg_708_pp0_iter8_reg_1[4]),
        .R(1'b0));
  FDRE \call_ret_reg_708_pp0_iter8_reg_1_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(call_ret_reg_708_1[5]),
        .Q(call_ret_reg_708_pp0_iter8_reg_1[5]),
        .R(1'b0));
  FDRE \call_ret_reg_708_pp0_iter9_reg_1_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(call_ret_reg_708_pp0_iter8_reg_1[0]),
        .Q(call_ret_reg_708_pp0_iter9_reg_1[0]),
        .R(1'b0));
  FDRE \call_ret_reg_708_pp0_iter9_reg_1_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(call_ret_reg_708_pp0_iter8_reg_1[1]),
        .Q(call_ret_reg_708_pp0_iter9_reg_1[1]),
        .R(1'b0));
  FDRE \call_ret_reg_708_pp0_iter9_reg_1_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(call_ret_reg_708_pp0_iter8_reg_1[2]),
        .Q(call_ret_reg_708_pp0_iter9_reg_1[2]),
        .R(1'b0));
  FDRE \call_ret_reg_708_pp0_iter9_reg_1_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(call_ret_reg_708_pp0_iter8_reg_1[3]),
        .Q(call_ret_reg_708_pp0_iter9_reg_1[3]),
        .R(1'b0));
  FDRE \call_ret_reg_708_pp0_iter9_reg_1_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(call_ret_reg_708_pp0_iter8_reg_1[4]),
        .Q(call_ret_reg_708_pp0_iter9_reg_1[4]),
        .R(1'b0));
  FDRE \call_ret_reg_708_pp0_iter9_reg_1_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(call_ret_reg_708_pp0_iter8_reg_1[5]),
        .Q(call_ret_reg_708_pp0_iter9_reg_1[5]),
        .R(1'b0));
  FDRE \conv106_cast_reg_548_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\conv106_cast_reg_548_reg[31]_0 [0]),
        .Q(conv106_cast_reg_548[0]),
        .R(1'b0));
  FDRE \conv106_cast_reg_548_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\conv106_cast_reg_548_reg[31]_0 [10]),
        .Q(conv106_cast_reg_548[10]),
        .R(1'b0));
  FDRE \conv106_cast_reg_548_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\conv106_cast_reg_548_reg[31]_0 [11]),
        .Q(conv106_cast_reg_548[11]),
        .R(1'b0));
  FDRE \conv106_cast_reg_548_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\conv106_cast_reg_548_reg[31]_0 [12]),
        .Q(conv106_cast_reg_548[12]),
        .R(1'b0));
  FDRE \conv106_cast_reg_548_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\conv106_cast_reg_548_reg[31]_0 [13]),
        .Q(conv106_cast_reg_548[13]),
        .R(1'b0));
  FDRE \conv106_cast_reg_548_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\conv106_cast_reg_548_reg[31]_0 [14]),
        .Q(conv106_cast_reg_548[14]),
        .R(1'b0));
  FDRE \conv106_cast_reg_548_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\conv106_cast_reg_548_reg[31]_0 [15]),
        .Q(conv106_cast_reg_548[15]),
        .R(1'b0));
  FDRE \conv106_cast_reg_548_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\conv106_cast_reg_548_reg[31]_0 [16]),
        .Q(conv106_cast_reg_548[16]),
        .R(1'b0));
  FDRE \conv106_cast_reg_548_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\conv106_cast_reg_548_reg[31]_0 [17]),
        .Q(conv106_cast_reg_548[17]),
        .R(1'b0));
  FDRE \conv106_cast_reg_548_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\conv106_cast_reg_548_reg[31]_0 [18]),
        .Q(conv106_cast_reg_548[18]),
        .R(1'b0));
  FDRE \conv106_cast_reg_548_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\conv106_cast_reg_548_reg[31]_0 [19]),
        .Q(conv106_cast_reg_548[19]),
        .R(1'b0));
  FDRE \conv106_cast_reg_548_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\conv106_cast_reg_548_reg[31]_0 [1]),
        .Q(conv106_cast_reg_548[1]),
        .R(1'b0));
  FDRE \conv106_cast_reg_548_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\conv106_cast_reg_548_reg[31]_0 [20]),
        .Q(conv106_cast_reg_548[20]),
        .R(1'b0));
  FDRE \conv106_cast_reg_548_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\conv106_cast_reg_548_reg[31]_0 [21]),
        .Q(conv106_cast_reg_548[21]),
        .R(1'b0));
  FDRE \conv106_cast_reg_548_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\conv106_cast_reg_548_reg[31]_0 [22]),
        .Q(conv106_cast_reg_548[22]),
        .R(1'b0));
  FDRE \conv106_cast_reg_548_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\conv106_cast_reg_548_reg[31]_0 [23]),
        .Q(conv106_cast_reg_548[23]),
        .R(1'b0));
  FDRE \conv106_cast_reg_548_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\conv106_cast_reg_548_reg[31]_0 [24]),
        .Q(conv106_cast_reg_548[24]),
        .R(1'b0));
  FDRE \conv106_cast_reg_548_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\conv106_cast_reg_548_reg[31]_0 [25]),
        .Q(conv106_cast_reg_548[25]),
        .R(1'b0));
  FDRE \conv106_cast_reg_548_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\conv106_cast_reg_548_reg[31]_0 [26]),
        .Q(conv106_cast_reg_548[26]),
        .R(1'b0));
  FDRE \conv106_cast_reg_548_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\conv106_cast_reg_548_reg[31]_0 [27]),
        .Q(conv106_cast_reg_548[27]),
        .R(1'b0));
  FDRE \conv106_cast_reg_548_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\conv106_cast_reg_548_reg[31]_0 [28]),
        .Q(conv106_cast_reg_548[28]),
        .R(1'b0));
  FDRE \conv106_cast_reg_548_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\conv106_cast_reg_548_reg[31]_0 [29]),
        .Q(conv106_cast_reg_548[29]),
        .R(1'b0));
  FDRE \conv106_cast_reg_548_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\conv106_cast_reg_548_reg[31]_0 [2]),
        .Q(conv106_cast_reg_548[2]),
        .R(1'b0));
  FDRE \conv106_cast_reg_548_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\conv106_cast_reg_548_reg[31]_0 [30]),
        .Q(conv106_cast_reg_548[30]),
        .R(1'b0));
  FDRE \conv106_cast_reg_548_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\conv106_cast_reg_548_reg[31]_0 [31]),
        .Q(conv106_cast_reg_548[31]),
        .R(1'b0));
  FDRE \conv106_cast_reg_548_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\conv106_cast_reg_548_reg[31]_0 [3]),
        .Q(conv106_cast_reg_548[3]),
        .R(1'b0));
  FDRE \conv106_cast_reg_548_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\conv106_cast_reg_548_reg[31]_0 [4]),
        .Q(conv106_cast_reg_548[4]),
        .R(1'b0));
  FDRE \conv106_cast_reg_548_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\conv106_cast_reg_548_reg[31]_0 [5]),
        .Q(conv106_cast_reg_548[5]),
        .R(1'b0));
  FDRE \conv106_cast_reg_548_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\conv106_cast_reg_548_reg[31]_0 [6]),
        .Q(conv106_cast_reg_548[6]),
        .R(1'b0));
  FDRE \conv106_cast_reg_548_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\conv106_cast_reg_548_reg[31]_0 [7]),
        .Q(conv106_cast_reg_548[7]),
        .R(1'b0));
  FDRE \conv106_cast_reg_548_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\conv106_cast_reg_548_reg[31]_0 [8]),
        .Q(conv106_cast_reg_548[8]),
        .R(1'b0));
  FDRE \conv106_cast_reg_548_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\conv106_cast_reg_548_reg[31]_0 [9]),
        .Q(conv106_cast_reg_548[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \d_reg_656[11]_i_2 
       (.I0(a1_reg_651[11]),
        .I1(c1_reg_641_pp0_iter2_reg[11]),
        .O(\d_reg_656[11]_i_2_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \d_reg_656[11]_i_3 
       (.I0(a1_reg_651[10]),
        .I1(c1_reg_641_pp0_iter2_reg[10]),
        .O(\d_reg_656[11]_i_3_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \d_reg_656[11]_i_4 
       (.I0(a1_reg_651[9]),
        .I1(c1_reg_641_pp0_iter2_reg[9]),
        .O(\d_reg_656[11]_i_4_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \d_reg_656[11]_i_5 
       (.I0(a1_reg_651[8]),
        .I1(c1_reg_641_pp0_iter2_reg[8]),
        .O(\d_reg_656[11]_i_5_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \d_reg_656[15]_i_2 
       (.I0(a1_reg_651[15]),
        .I1(c1_reg_641_pp0_iter2_reg[15]),
        .O(\d_reg_656[15]_i_2_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \d_reg_656[15]_i_3 
       (.I0(a1_reg_651[14]),
        .I1(c1_reg_641_pp0_iter2_reg[14]),
        .O(\d_reg_656[15]_i_3_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \d_reg_656[15]_i_4 
       (.I0(a1_reg_651[13]),
        .I1(c1_reg_641_pp0_iter2_reg[13]),
        .O(\d_reg_656[15]_i_4_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \d_reg_656[15]_i_5 
       (.I0(a1_reg_651[12]),
        .I1(c1_reg_641_pp0_iter2_reg[12]),
        .O(\d_reg_656[15]_i_5_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \d_reg_656[19]_i_2 
       (.I0(a1_reg_651[19]),
        .I1(c1_reg_641_pp0_iter2_reg[19]),
        .O(\d_reg_656[19]_i_2_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \d_reg_656[19]_i_3 
       (.I0(a1_reg_651[18]),
        .I1(c1_reg_641_pp0_iter2_reg[18]),
        .O(\d_reg_656[19]_i_3_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \d_reg_656[19]_i_4 
       (.I0(a1_reg_651[17]),
        .I1(c1_reg_641_pp0_iter2_reg[17]),
        .O(\d_reg_656[19]_i_4_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \d_reg_656[19]_i_5 
       (.I0(a1_reg_651[16]),
        .I1(c1_reg_641_pp0_iter2_reg[16]),
        .O(\d_reg_656[19]_i_5_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \d_reg_656[23]_i_2 
       (.I0(a1_reg_651[23]),
        .I1(c1_reg_641_pp0_iter2_reg[23]),
        .O(\d_reg_656[23]_i_2_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \d_reg_656[23]_i_3 
       (.I0(a1_reg_651[22]),
        .I1(c1_reg_641_pp0_iter2_reg[22]),
        .O(\d_reg_656[23]_i_3_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \d_reg_656[23]_i_4 
       (.I0(a1_reg_651[21]),
        .I1(c1_reg_641_pp0_iter2_reg[21]),
        .O(\d_reg_656[23]_i_4_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \d_reg_656[23]_i_5 
       (.I0(a1_reg_651[20]),
        .I1(c1_reg_641_pp0_iter2_reg[20]),
        .O(\d_reg_656[23]_i_5_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \d_reg_656[27]_i_2 
       (.I0(a1_reg_651[27]),
        .I1(c1_reg_641_pp0_iter2_reg[27]),
        .O(\d_reg_656[27]_i_2_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \d_reg_656[27]_i_3 
       (.I0(a1_reg_651[26]),
        .I1(c1_reg_641_pp0_iter2_reg[26]),
        .O(\d_reg_656[27]_i_3_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \d_reg_656[27]_i_4 
       (.I0(a1_reg_651[25]),
        .I1(c1_reg_641_pp0_iter2_reg[25]),
        .O(\d_reg_656[27]_i_4_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \d_reg_656[27]_i_5 
       (.I0(a1_reg_651[24]),
        .I1(c1_reg_641_pp0_iter2_reg[24]),
        .O(\d_reg_656[27]_i_5_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \d_reg_656[31]_i_2 
       (.I0(a1_reg_651[31]),
        .I1(c1_reg_641_pp0_iter2_reg[31]),
        .O(\d_reg_656[31]_i_2_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \d_reg_656[31]_i_3 
       (.I0(a1_reg_651[30]),
        .I1(c1_reg_641_pp0_iter2_reg[30]),
        .O(\d_reg_656[31]_i_3_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \d_reg_656[31]_i_4 
       (.I0(a1_reg_651[29]),
        .I1(c1_reg_641_pp0_iter2_reg[29]),
        .O(\d_reg_656[31]_i_4_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \d_reg_656[31]_i_5 
       (.I0(a1_reg_651[28]),
        .I1(c1_reg_641_pp0_iter2_reg[28]),
        .O(\d_reg_656[31]_i_5_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \d_reg_656[35]_i_2 
       (.I0(a1_reg_651[35]),
        .I1(c1_reg_641_pp0_iter2_reg[35]),
        .O(\d_reg_656[35]_i_2_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \d_reg_656[35]_i_3 
       (.I0(a1_reg_651[34]),
        .I1(c1_reg_641_pp0_iter2_reg[34]),
        .O(\d_reg_656[35]_i_3_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \d_reg_656[35]_i_4 
       (.I0(a1_reg_651[33]),
        .I1(c1_reg_641_pp0_iter2_reg[33]),
        .O(\d_reg_656[35]_i_4_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \d_reg_656[35]_i_5 
       (.I0(a1_reg_651[32]),
        .I1(c1_reg_641_pp0_iter2_reg[32]),
        .O(\d_reg_656[35]_i_5_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \d_reg_656[39]_i_2 
       (.I0(a1_reg_651[39]),
        .I1(c1_reg_641_pp0_iter2_reg[39]),
        .O(\d_reg_656[39]_i_2_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \d_reg_656[39]_i_3 
       (.I0(a1_reg_651[38]),
        .I1(c1_reg_641_pp0_iter2_reg[38]),
        .O(\d_reg_656[39]_i_3_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \d_reg_656[39]_i_4 
       (.I0(a1_reg_651[37]),
        .I1(c1_reg_641_pp0_iter2_reg[37]),
        .O(\d_reg_656[39]_i_4_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \d_reg_656[39]_i_5 
       (.I0(a1_reg_651[36]),
        .I1(c1_reg_641_pp0_iter2_reg[36]),
        .O(\d_reg_656[39]_i_5_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \d_reg_656[3]_i_2 
       (.I0(a1_reg_651[3]),
        .I1(c1_reg_641_pp0_iter2_reg[3]),
        .O(\d_reg_656[3]_i_2_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \d_reg_656[3]_i_3 
       (.I0(a1_reg_651[2]),
        .I1(c1_reg_641_pp0_iter2_reg[2]),
        .O(\d_reg_656[3]_i_3_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \d_reg_656[3]_i_4 
       (.I0(a1_reg_651[1]),
        .I1(c1_reg_641_pp0_iter2_reg[1]),
        .O(\d_reg_656[3]_i_4_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \d_reg_656[3]_i_5 
       (.I0(a1_reg_651[0]),
        .I1(c1_reg_641_pp0_iter2_reg[0]),
        .O(\d_reg_656[3]_i_5_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \d_reg_656[43]_i_2 
       (.I0(a1_reg_651[43]),
        .I1(c1_reg_641_pp0_iter2_reg[43]),
        .O(\d_reg_656[43]_i_2_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \d_reg_656[43]_i_3 
       (.I0(a1_reg_651[42]),
        .I1(c1_reg_641_pp0_iter2_reg[42]),
        .O(\d_reg_656[43]_i_3_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \d_reg_656[43]_i_4 
       (.I0(a1_reg_651[41]),
        .I1(c1_reg_641_pp0_iter2_reg[41]),
        .O(\d_reg_656[43]_i_4_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \d_reg_656[43]_i_5 
       (.I0(a1_reg_651[40]),
        .I1(c1_reg_641_pp0_iter2_reg[40]),
        .O(\d_reg_656[43]_i_5_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \d_reg_656[47]_i_2 
       (.I0(a1_reg_651[47]),
        .I1(c1_reg_641_pp0_iter2_reg[47]),
        .O(\d_reg_656[47]_i_2_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \d_reg_656[47]_i_3 
       (.I0(a1_reg_651[46]),
        .I1(c1_reg_641_pp0_iter2_reg[46]),
        .O(\d_reg_656[47]_i_3_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \d_reg_656[47]_i_4 
       (.I0(a1_reg_651[45]),
        .I1(c1_reg_641_pp0_iter2_reg[45]),
        .O(\d_reg_656[47]_i_4_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \d_reg_656[47]_i_5 
       (.I0(a1_reg_651[44]),
        .I1(c1_reg_641_pp0_iter2_reg[44]),
        .O(\d_reg_656[47]_i_5_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \d_reg_656[51]_i_2 
       (.I0(a1_reg_651[51]),
        .I1(c1_reg_641_pp0_iter2_reg[51]),
        .O(\d_reg_656[51]_i_2_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \d_reg_656[51]_i_3 
       (.I0(a1_reg_651[50]),
        .I1(c1_reg_641_pp0_iter2_reg[50]),
        .O(\d_reg_656[51]_i_3_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \d_reg_656[51]_i_4 
       (.I0(a1_reg_651[49]),
        .I1(c1_reg_641_pp0_iter2_reg[49]),
        .O(\d_reg_656[51]_i_4_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \d_reg_656[51]_i_5 
       (.I0(a1_reg_651[48]),
        .I1(c1_reg_641_pp0_iter2_reg[48]),
        .O(\d_reg_656[51]_i_5_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \d_reg_656[55]_i_2 
       (.I0(a1_reg_651[55]),
        .I1(c1_reg_641_pp0_iter2_reg[55]),
        .O(\d_reg_656[55]_i_2_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \d_reg_656[55]_i_3 
       (.I0(a1_reg_651[54]),
        .I1(c1_reg_641_pp0_iter2_reg[54]),
        .O(\d_reg_656[55]_i_3_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \d_reg_656[55]_i_4 
       (.I0(a1_reg_651[53]),
        .I1(c1_reg_641_pp0_iter2_reg[53]),
        .O(\d_reg_656[55]_i_4_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \d_reg_656[55]_i_5 
       (.I0(a1_reg_651[52]),
        .I1(c1_reg_641_pp0_iter2_reg[52]),
        .O(\d_reg_656[55]_i_5_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \d_reg_656[59]_i_2 
       (.I0(a1_reg_651[59]),
        .I1(c1_reg_641_pp0_iter2_reg[59]),
        .O(\d_reg_656[59]_i_2_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \d_reg_656[59]_i_3 
       (.I0(a1_reg_651[58]),
        .I1(c1_reg_641_pp0_iter2_reg[58]),
        .O(\d_reg_656[59]_i_3_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \d_reg_656[59]_i_4 
       (.I0(a1_reg_651[57]),
        .I1(c1_reg_641_pp0_iter2_reg[57]),
        .O(\d_reg_656[59]_i_4_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \d_reg_656[59]_i_5 
       (.I0(a1_reg_651[56]),
        .I1(c1_reg_641_pp0_iter2_reg[56]),
        .O(\d_reg_656[59]_i_5_n_15 ));
  LUT2 #(
    .INIT(4'h2)) 
    \d_reg_656[62]_i_1 
       (.I0(Q),
        .I1(icmp_ln98_reg_603_pp0_iter2_reg),
        .O(d_reg_6560));
  LUT2 #(
    .INIT(4'h9)) 
    \d_reg_656[62]_i_3 
       (.I0(a1_reg_651[63]),
        .I1(c1_reg_641_pp0_iter2_reg[63]),
        .O(\d_reg_656[62]_i_3_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \d_reg_656[62]_i_4 
       (.I0(a1_reg_651[62]),
        .I1(c1_reg_641_pp0_iter2_reg[62]),
        .O(\d_reg_656[62]_i_4_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \d_reg_656[62]_i_5 
       (.I0(a1_reg_651[61]),
        .I1(c1_reg_641_pp0_iter2_reg[61]),
        .O(\d_reg_656[62]_i_5_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \d_reg_656[62]_i_6 
       (.I0(a1_reg_651[60]),
        .I1(c1_reg_641_pp0_iter2_reg[60]),
        .O(\d_reg_656[62]_i_6_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \d_reg_656[7]_i_2 
       (.I0(a1_reg_651[7]),
        .I1(c1_reg_641_pp0_iter2_reg[7]),
        .O(\d_reg_656[7]_i_2_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \d_reg_656[7]_i_3 
       (.I0(a1_reg_651[6]),
        .I1(c1_reg_641_pp0_iter2_reg[6]),
        .O(\d_reg_656[7]_i_3_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \d_reg_656[7]_i_4 
       (.I0(a1_reg_651[5]),
        .I1(c1_reg_641_pp0_iter2_reg[5]),
        .O(\d_reg_656[7]_i_4_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \d_reg_656[7]_i_5 
       (.I0(a1_reg_651[4]),
        .I1(c1_reg_641_pp0_iter2_reg[4]),
        .O(\d_reg_656[7]_i_5_n_15 ));
  FDRE \d_reg_656_reg[0] 
       (.C(ap_clk),
        .CE(d_reg_6560),
        .D(d_fu_351_p2[0]),
        .Q(d_reg_656[0]),
        .R(1'b0));
  FDRE \d_reg_656_reg[10] 
       (.C(ap_clk),
        .CE(d_reg_6560),
        .D(d_fu_351_p2[10]),
        .Q(d_reg_656[10]),
        .R(1'b0));
  FDRE \d_reg_656_reg[11] 
       (.C(ap_clk),
        .CE(d_reg_6560),
        .D(d_fu_351_p2[11]),
        .Q(d_reg_656[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \d_reg_656_reg[11]_i_1 
       (.CI(\d_reg_656_reg[7]_i_1_n_15 ),
        .CO({\d_reg_656_reg[11]_i_1_n_15 ,\d_reg_656_reg[11]_i_1_n_16 ,\d_reg_656_reg[11]_i_1_n_17 ,\d_reg_656_reg[11]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI(a1_reg_651[11:8]),
        .O(d_fu_351_p2[11:8]),
        .S({\d_reg_656[11]_i_2_n_15 ,\d_reg_656[11]_i_3_n_15 ,\d_reg_656[11]_i_4_n_15 ,\d_reg_656[11]_i_5_n_15 }));
  FDRE \d_reg_656_reg[12] 
       (.C(ap_clk),
        .CE(d_reg_6560),
        .D(d_fu_351_p2[12]),
        .Q(d_reg_656[12]),
        .R(1'b0));
  FDRE \d_reg_656_reg[13] 
       (.C(ap_clk),
        .CE(d_reg_6560),
        .D(d_fu_351_p2[13]),
        .Q(d_reg_656[13]),
        .R(1'b0));
  FDRE \d_reg_656_reg[14] 
       (.C(ap_clk),
        .CE(d_reg_6560),
        .D(d_fu_351_p2[14]),
        .Q(d_reg_656[14]),
        .R(1'b0));
  FDRE \d_reg_656_reg[15] 
       (.C(ap_clk),
        .CE(d_reg_6560),
        .D(d_fu_351_p2[15]),
        .Q(d_reg_656[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \d_reg_656_reg[15]_i_1 
       (.CI(\d_reg_656_reg[11]_i_1_n_15 ),
        .CO({\d_reg_656_reg[15]_i_1_n_15 ,\d_reg_656_reg[15]_i_1_n_16 ,\d_reg_656_reg[15]_i_1_n_17 ,\d_reg_656_reg[15]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI(a1_reg_651[15:12]),
        .O(d_fu_351_p2[15:12]),
        .S({\d_reg_656[15]_i_2_n_15 ,\d_reg_656[15]_i_3_n_15 ,\d_reg_656[15]_i_4_n_15 ,\d_reg_656[15]_i_5_n_15 }));
  FDRE \d_reg_656_reg[16] 
       (.C(ap_clk),
        .CE(d_reg_6560),
        .D(d_fu_351_p2[16]),
        .Q(d_reg_656[16]),
        .R(1'b0));
  FDRE \d_reg_656_reg[17] 
       (.C(ap_clk),
        .CE(d_reg_6560),
        .D(d_fu_351_p2[17]),
        .Q(d_reg_656[17]),
        .R(1'b0));
  FDRE \d_reg_656_reg[18] 
       (.C(ap_clk),
        .CE(d_reg_6560),
        .D(d_fu_351_p2[18]),
        .Q(d_reg_656[18]),
        .R(1'b0));
  FDRE \d_reg_656_reg[19] 
       (.C(ap_clk),
        .CE(d_reg_6560),
        .D(d_fu_351_p2[19]),
        .Q(d_reg_656[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \d_reg_656_reg[19]_i_1 
       (.CI(\d_reg_656_reg[15]_i_1_n_15 ),
        .CO({\d_reg_656_reg[19]_i_1_n_15 ,\d_reg_656_reg[19]_i_1_n_16 ,\d_reg_656_reg[19]_i_1_n_17 ,\d_reg_656_reg[19]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI(a1_reg_651[19:16]),
        .O(d_fu_351_p2[19:16]),
        .S({\d_reg_656[19]_i_2_n_15 ,\d_reg_656[19]_i_3_n_15 ,\d_reg_656[19]_i_4_n_15 ,\d_reg_656[19]_i_5_n_15 }));
  FDRE \d_reg_656_reg[1] 
       (.C(ap_clk),
        .CE(d_reg_6560),
        .D(d_fu_351_p2[1]),
        .Q(d_reg_656[1]),
        .R(1'b0));
  FDRE \d_reg_656_reg[20] 
       (.C(ap_clk),
        .CE(d_reg_6560),
        .D(d_fu_351_p2[20]),
        .Q(d_reg_656[20]),
        .R(1'b0));
  FDRE \d_reg_656_reg[21] 
       (.C(ap_clk),
        .CE(d_reg_6560),
        .D(d_fu_351_p2[21]),
        .Q(d_reg_656[21]),
        .R(1'b0));
  FDRE \d_reg_656_reg[22] 
       (.C(ap_clk),
        .CE(d_reg_6560),
        .D(d_fu_351_p2[22]),
        .Q(d_reg_656[22]),
        .R(1'b0));
  FDRE \d_reg_656_reg[23] 
       (.C(ap_clk),
        .CE(d_reg_6560),
        .D(d_fu_351_p2[23]),
        .Q(d_reg_656[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \d_reg_656_reg[23]_i_1 
       (.CI(\d_reg_656_reg[19]_i_1_n_15 ),
        .CO({\d_reg_656_reg[23]_i_1_n_15 ,\d_reg_656_reg[23]_i_1_n_16 ,\d_reg_656_reg[23]_i_1_n_17 ,\d_reg_656_reg[23]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI(a1_reg_651[23:20]),
        .O(d_fu_351_p2[23:20]),
        .S({\d_reg_656[23]_i_2_n_15 ,\d_reg_656[23]_i_3_n_15 ,\d_reg_656[23]_i_4_n_15 ,\d_reg_656[23]_i_5_n_15 }));
  FDRE \d_reg_656_reg[24] 
       (.C(ap_clk),
        .CE(d_reg_6560),
        .D(d_fu_351_p2[24]),
        .Q(d_reg_656[24]),
        .R(1'b0));
  FDRE \d_reg_656_reg[25] 
       (.C(ap_clk),
        .CE(d_reg_6560),
        .D(d_fu_351_p2[25]),
        .Q(d_reg_656[25]),
        .R(1'b0));
  FDRE \d_reg_656_reg[26] 
       (.C(ap_clk),
        .CE(d_reg_6560),
        .D(d_fu_351_p2[26]),
        .Q(d_reg_656[26]),
        .R(1'b0));
  FDRE \d_reg_656_reg[27] 
       (.C(ap_clk),
        .CE(d_reg_6560),
        .D(d_fu_351_p2[27]),
        .Q(d_reg_656[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \d_reg_656_reg[27]_i_1 
       (.CI(\d_reg_656_reg[23]_i_1_n_15 ),
        .CO({\d_reg_656_reg[27]_i_1_n_15 ,\d_reg_656_reg[27]_i_1_n_16 ,\d_reg_656_reg[27]_i_1_n_17 ,\d_reg_656_reg[27]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI(a1_reg_651[27:24]),
        .O(d_fu_351_p2[27:24]),
        .S({\d_reg_656[27]_i_2_n_15 ,\d_reg_656[27]_i_3_n_15 ,\d_reg_656[27]_i_4_n_15 ,\d_reg_656[27]_i_5_n_15 }));
  FDRE \d_reg_656_reg[28] 
       (.C(ap_clk),
        .CE(d_reg_6560),
        .D(d_fu_351_p2[28]),
        .Q(d_reg_656[28]),
        .R(1'b0));
  FDRE \d_reg_656_reg[29] 
       (.C(ap_clk),
        .CE(d_reg_6560),
        .D(d_fu_351_p2[29]),
        .Q(d_reg_656[29]),
        .R(1'b0));
  FDRE \d_reg_656_reg[2] 
       (.C(ap_clk),
        .CE(d_reg_6560),
        .D(d_fu_351_p2[2]),
        .Q(d_reg_656[2]),
        .R(1'b0));
  FDRE \d_reg_656_reg[30] 
       (.C(ap_clk),
        .CE(d_reg_6560),
        .D(d_fu_351_p2[30]),
        .Q(d_reg_656[30]),
        .R(1'b0));
  FDRE \d_reg_656_reg[31] 
       (.C(ap_clk),
        .CE(d_reg_6560),
        .D(d_fu_351_p2[31]),
        .Q(d_reg_656[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \d_reg_656_reg[31]_i_1 
       (.CI(\d_reg_656_reg[27]_i_1_n_15 ),
        .CO({\d_reg_656_reg[31]_i_1_n_15 ,\d_reg_656_reg[31]_i_1_n_16 ,\d_reg_656_reg[31]_i_1_n_17 ,\d_reg_656_reg[31]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI(a1_reg_651[31:28]),
        .O(d_fu_351_p2[31:28]),
        .S({\d_reg_656[31]_i_2_n_15 ,\d_reg_656[31]_i_3_n_15 ,\d_reg_656[31]_i_4_n_15 ,\d_reg_656[31]_i_5_n_15 }));
  FDRE \d_reg_656_reg[32] 
       (.C(ap_clk),
        .CE(d_reg_6560),
        .D(d_fu_351_p2[32]),
        .Q(d_reg_656[32]),
        .R(1'b0));
  FDRE \d_reg_656_reg[33] 
       (.C(ap_clk),
        .CE(d_reg_6560),
        .D(d_fu_351_p2[33]),
        .Q(d_reg_656[33]),
        .R(1'b0));
  FDRE \d_reg_656_reg[34] 
       (.C(ap_clk),
        .CE(d_reg_6560),
        .D(d_fu_351_p2[34]),
        .Q(d_reg_656[34]),
        .R(1'b0));
  FDRE \d_reg_656_reg[35] 
       (.C(ap_clk),
        .CE(d_reg_6560),
        .D(d_fu_351_p2[35]),
        .Q(d_reg_656[35]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \d_reg_656_reg[35]_i_1 
       (.CI(\d_reg_656_reg[31]_i_1_n_15 ),
        .CO({\d_reg_656_reg[35]_i_1_n_15 ,\d_reg_656_reg[35]_i_1_n_16 ,\d_reg_656_reg[35]_i_1_n_17 ,\d_reg_656_reg[35]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI(a1_reg_651[35:32]),
        .O(d_fu_351_p2[35:32]),
        .S({\d_reg_656[35]_i_2_n_15 ,\d_reg_656[35]_i_3_n_15 ,\d_reg_656[35]_i_4_n_15 ,\d_reg_656[35]_i_5_n_15 }));
  FDRE \d_reg_656_reg[36] 
       (.C(ap_clk),
        .CE(d_reg_6560),
        .D(d_fu_351_p2[36]),
        .Q(d_reg_656[36]),
        .R(1'b0));
  FDRE \d_reg_656_reg[37] 
       (.C(ap_clk),
        .CE(d_reg_6560),
        .D(d_fu_351_p2[37]),
        .Q(d_reg_656[37]),
        .R(1'b0));
  FDRE \d_reg_656_reg[38] 
       (.C(ap_clk),
        .CE(d_reg_6560),
        .D(d_fu_351_p2[38]),
        .Q(d_reg_656[38]),
        .R(1'b0));
  FDRE \d_reg_656_reg[39] 
       (.C(ap_clk),
        .CE(d_reg_6560),
        .D(d_fu_351_p2[39]),
        .Q(d_reg_656[39]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \d_reg_656_reg[39]_i_1 
       (.CI(\d_reg_656_reg[35]_i_1_n_15 ),
        .CO({\d_reg_656_reg[39]_i_1_n_15 ,\d_reg_656_reg[39]_i_1_n_16 ,\d_reg_656_reg[39]_i_1_n_17 ,\d_reg_656_reg[39]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI(a1_reg_651[39:36]),
        .O(d_fu_351_p2[39:36]),
        .S({\d_reg_656[39]_i_2_n_15 ,\d_reg_656[39]_i_3_n_15 ,\d_reg_656[39]_i_4_n_15 ,\d_reg_656[39]_i_5_n_15 }));
  FDRE \d_reg_656_reg[3] 
       (.C(ap_clk),
        .CE(d_reg_6560),
        .D(d_fu_351_p2[3]),
        .Q(d_reg_656[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \d_reg_656_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\d_reg_656_reg[3]_i_1_n_15 ,\d_reg_656_reg[3]_i_1_n_16 ,\d_reg_656_reg[3]_i_1_n_17 ,\d_reg_656_reg[3]_i_1_n_18 }),
        .CYINIT(1'b1),
        .DI(a1_reg_651[3:0]),
        .O(d_fu_351_p2[3:0]),
        .S({\d_reg_656[3]_i_2_n_15 ,\d_reg_656[3]_i_3_n_15 ,\d_reg_656[3]_i_4_n_15 ,\d_reg_656[3]_i_5_n_15 }));
  FDRE \d_reg_656_reg[40] 
       (.C(ap_clk),
        .CE(d_reg_6560),
        .D(d_fu_351_p2[40]),
        .Q(d_reg_656[40]),
        .R(1'b0));
  FDRE \d_reg_656_reg[41] 
       (.C(ap_clk),
        .CE(d_reg_6560),
        .D(d_fu_351_p2[41]),
        .Q(d_reg_656[41]),
        .R(1'b0));
  FDRE \d_reg_656_reg[42] 
       (.C(ap_clk),
        .CE(d_reg_6560),
        .D(d_fu_351_p2[42]),
        .Q(d_reg_656[42]),
        .R(1'b0));
  FDRE \d_reg_656_reg[43] 
       (.C(ap_clk),
        .CE(d_reg_6560),
        .D(d_fu_351_p2[43]),
        .Q(d_reg_656[43]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \d_reg_656_reg[43]_i_1 
       (.CI(\d_reg_656_reg[39]_i_1_n_15 ),
        .CO({\d_reg_656_reg[43]_i_1_n_15 ,\d_reg_656_reg[43]_i_1_n_16 ,\d_reg_656_reg[43]_i_1_n_17 ,\d_reg_656_reg[43]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI(a1_reg_651[43:40]),
        .O(d_fu_351_p2[43:40]),
        .S({\d_reg_656[43]_i_2_n_15 ,\d_reg_656[43]_i_3_n_15 ,\d_reg_656[43]_i_4_n_15 ,\d_reg_656[43]_i_5_n_15 }));
  FDRE \d_reg_656_reg[44] 
       (.C(ap_clk),
        .CE(d_reg_6560),
        .D(d_fu_351_p2[44]),
        .Q(d_reg_656[44]),
        .R(1'b0));
  FDRE \d_reg_656_reg[45] 
       (.C(ap_clk),
        .CE(d_reg_6560),
        .D(d_fu_351_p2[45]),
        .Q(d_reg_656[45]),
        .R(1'b0));
  FDRE \d_reg_656_reg[46] 
       (.C(ap_clk),
        .CE(d_reg_6560),
        .D(d_fu_351_p2[46]),
        .Q(d_reg_656[46]),
        .R(1'b0));
  FDRE \d_reg_656_reg[47] 
       (.C(ap_clk),
        .CE(d_reg_6560),
        .D(d_fu_351_p2[47]),
        .Q(d_reg_656[47]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \d_reg_656_reg[47]_i_1 
       (.CI(\d_reg_656_reg[43]_i_1_n_15 ),
        .CO({\d_reg_656_reg[47]_i_1_n_15 ,\d_reg_656_reg[47]_i_1_n_16 ,\d_reg_656_reg[47]_i_1_n_17 ,\d_reg_656_reg[47]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI(a1_reg_651[47:44]),
        .O(d_fu_351_p2[47:44]),
        .S({\d_reg_656[47]_i_2_n_15 ,\d_reg_656[47]_i_3_n_15 ,\d_reg_656[47]_i_4_n_15 ,\d_reg_656[47]_i_5_n_15 }));
  FDRE \d_reg_656_reg[48] 
       (.C(ap_clk),
        .CE(d_reg_6560),
        .D(d_fu_351_p2[48]),
        .Q(d_reg_656[48]),
        .R(1'b0));
  FDRE \d_reg_656_reg[49] 
       (.C(ap_clk),
        .CE(d_reg_6560),
        .D(d_fu_351_p2[49]),
        .Q(d_reg_656[49]),
        .R(1'b0));
  FDRE \d_reg_656_reg[4] 
       (.C(ap_clk),
        .CE(d_reg_6560),
        .D(d_fu_351_p2[4]),
        .Q(d_reg_656[4]),
        .R(1'b0));
  FDRE \d_reg_656_reg[50] 
       (.C(ap_clk),
        .CE(d_reg_6560),
        .D(d_fu_351_p2[50]),
        .Q(d_reg_656[50]),
        .R(1'b0));
  FDRE \d_reg_656_reg[51] 
       (.C(ap_clk),
        .CE(d_reg_6560),
        .D(d_fu_351_p2[51]),
        .Q(d_reg_656[51]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \d_reg_656_reg[51]_i_1 
       (.CI(\d_reg_656_reg[47]_i_1_n_15 ),
        .CO({\d_reg_656_reg[51]_i_1_n_15 ,\d_reg_656_reg[51]_i_1_n_16 ,\d_reg_656_reg[51]_i_1_n_17 ,\d_reg_656_reg[51]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI(a1_reg_651[51:48]),
        .O(d_fu_351_p2[51:48]),
        .S({\d_reg_656[51]_i_2_n_15 ,\d_reg_656[51]_i_3_n_15 ,\d_reg_656[51]_i_4_n_15 ,\d_reg_656[51]_i_5_n_15 }));
  FDRE \d_reg_656_reg[52] 
       (.C(ap_clk),
        .CE(d_reg_6560),
        .D(d_fu_351_p2[52]),
        .Q(d_reg_656[52]),
        .R(1'b0));
  FDRE \d_reg_656_reg[53] 
       (.C(ap_clk),
        .CE(d_reg_6560),
        .D(d_fu_351_p2[53]),
        .Q(d_reg_656[53]),
        .R(1'b0));
  FDRE \d_reg_656_reg[54] 
       (.C(ap_clk),
        .CE(d_reg_6560),
        .D(d_fu_351_p2[54]),
        .Q(d_reg_656[54]),
        .R(1'b0));
  FDRE \d_reg_656_reg[55] 
       (.C(ap_clk),
        .CE(d_reg_6560),
        .D(d_fu_351_p2[55]),
        .Q(d_reg_656[55]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \d_reg_656_reg[55]_i_1 
       (.CI(\d_reg_656_reg[51]_i_1_n_15 ),
        .CO({\d_reg_656_reg[55]_i_1_n_15 ,\d_reg_656_reg[55]_i_1_n_16 ,\d_reg_656_reg[55]_i_1_n_17 ,\d_reg_656_reg[55]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI(a1_reg_651[55:52]),
        .O(d_fu_351_p2[55:52]),
        .S({\d_reg_656[55]_i_2_n_15 ,\d_reg_656[55]_i_3_n_15 ,\d_reg_656[55]_i_4_n_15 ,\d_reg_656[55]_i_5_n_15 }));
  FDRE \d_reg_656_reg[56] 
       (.C(ap_clk),
        .CE(d_reg_6560),
        .D(d_fu_351_p2[56]),
        .Q(d_reg_656[56]),
        .R(1'b0));
  FDRE \d_reg_656_reg[57] 
       (.C(ap_clk),
        .CE(d_reg_6560),
        .D(d_fu_351_p2[57]),
        .Q(d_reg_656[57]),
        .R(1'b0));
  FDRE \d_reg_656_reg[58] 
       (.C(ap_clk),
        .CE(d_reg_6560),
        .D(d_fu_351_p2[58]),
        .Q(d_reg_656[58]),
        .R(1'b0));
  FDRE \d_reg_656_reg[59] 
       (.C(ap_clk),
        .CE(d_reg_6560),
        .D(d_fu_351_p2[59]),
        .Q(d_reg_656[59]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \d_reg_656_reg[59]_i_1 
       (.CI(\d_reg_656_reg[55]_i_1_n_15 ),
        .CO({\d_reg_656_reg[59]_i_1_n_15 ,\d_reg_656_reg[59]_i_1_n_16 ,\d_reg_656_reg[59]_i_1_n_17 ,\d_reg_656_reg[59]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI(a1_reg_651[59:56]),
        .O(d_fu_351_p2[59:56]),
        .S({\d_reg_656[59]_i_2_n_15 ,\d_reg_656[59]_i_3_n_15 ,\d_reg_656[59]_i_4_n_15 ,\d_reg_656[59]_i_5_n_15 }));
  FDRE \d_reg_656_reg[5] 
       (.C(ap_clk),
        .CE(d_reg_6560),
        .D(d_fu_351_p2[5]),
        .Q(d_reg_656[5]),
        .R(1'b0));
  FDRE \d_reg_656_reg[60] 
       (.C(ap_clk),
        .CE(d_reg_6560),
        .D(d_fu_351_p2[60]),
        .Q(d_reg_656[60]),
        .R(1'b0));
  FDRE \d_reg_656_reg[61] 
       (.C(ap_clk),
        .CE(d_reg_6560),
        .D(d_fu_351_p2[61]),
        .Q(d_reg_656[61]),
        .R(1'b0));
  FDRE \d_reg_656_reg[62] 
       (.C(ap_clk),
        .CE(d_reg_6560),
        .D(d_fu_351_p2[62]),
        .Q(d_reg_656[62]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \d_reg_656_reg[62]_i_2 
       (.CI(\d_reg_656_reg[59]_i_1_n_15 ),
        .CO({\NLW_d_reg_656_reg[62]_i_2_CO_UNCONNECTED [3],\d_reg_656_reg[62]_i_2_n_16 ,\d_reg_656_reg[62]_i_2_n_17 ,\d_reg_656_reg[62]_i_2_n_18 }),
        .CYINIT(1'b0),
        .DI({1'b0,a1_reg_651[62:60]}),
        .O(d_fu_351_p2[63:60]),
        .S({\d_reg_656[62]_i_3_n_15 ,\d_reg_656[62]_i_4_n_15 ,\d_reg_656[62]_i_5_n_15 ,\d_reg_656[62]_i_6_n_15 }));
  FDRE \d_reg_656_reg[6] 
       (.C(ap_clk),
        .CE(d_reg_6560),
        .D(d_fu_351_p2[6]),
        .Q(d_reg_656[6]),
        .R(1'b0));
  FDRE \d_reg_656_reg[7] 
       (.C(ap_clk),
        .CE(d_reg_6560),
        .D(d_fu_351_p2[7]),
        .Q(d_reg_656[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \d_reg_656_reg[7]_i_1 
       (.CI(\d_reg_656_reg[3]_i_1_n_15 ),
        .CO({\d_reg_656_reg[7]_i_1_n_15 ,\d_reg_656_reg[7]_i_1_n_16 ,\d_reg_656_reg[7]_i_1_n_17 ,\d_reg_656_reg[7]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI(a1_reg_651[7:4]),
        .O(d_fu_351_p2[7:4]),
        .S({\d_reg_656[7]_i_2_n_15 ,\d_reg_656[7]_i_3_n_15 ,\d_reg_656[7]_i_4_n_15 ,\d_reg_656[7]_i_5_n_15 }));
  FDRE \d_reg_656_reg[8] 
       (.C(ap_clk),
        .CE(d_reg_6560),
        .D(d_fu_351_p2[8]),
        .Q(d_reg_656[8]),
        .R(1'b0));
  FDRE \d_reg_656_reg[9] 
       (.C(ap_clk),
        .CE(d_reg_6560),
        .D(d_fu_351_p2[9]),
        .Q(d_reg_656[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_flow_control_loop_pipe_sequential_init_19 flow_control_loop_pipe_sequential_init_U
       (.D({flow_control_loop_pipe_sequential_init_U_n_16,D[6:1],grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_HistArray_address0,D[0]}),
        .Q({Q,ap_CS_fsm_pp0_stage0}),
        .\ap_CS_fsm_reg[0] (\ap_CS_fsm_reg[0]_0 ),
        .\ap_CS_fsm_reg[0]_0 (flow_control_loop_pipe_sequential_init_U_n_29),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2]_0 ),
        .\ap_CS_fsm_reg[9] (\ap_CS_fsm_reg[9]_2 [2:1]),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_loop_exit_ready_pp0_iter9_reg(ap_loop_exit_ready_pp0_iter9_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_0),
        .grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_ap_start_reg_reg(grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_ap_start_reg_reg),
        .\i_1_reg_564_reg[8] (i_fu_74),
        .\i_1_reg_564_reg[8]_0 (i_2_reg_598),
        .\icmp_ln92_reg_570_reg[0] (\icmp_ln92_reg_570_reg[0]_0 ),
        .max_val_1_fu_860(max_val_1_fu_860),
        .wB_fu_70(wB_fu_70));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'hFFFF0700)) 
    grp_Inverse_fu_146_ap_start_reg_i_1
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(\ap_CS_fsm_reg[9]_2 [0]),
        .I2(\ap_CS_fsm_reg[9]_2 [2]),
        .I3(grp_Inverse_fu_81_p_start),
        .I4(grp_Inverse_fu_146_ap_start_reg0),
        .O(grp_Inverse_fu_146_ap_start_reg_i_1_n_15));
  LUT6 #(
    .INIT(64'hAAAAAAAAAABAAAAA)) 
    grp_Inverse_fu_146_ap_start_reg_i_2
       (.I0(grp_Inverse_fu_146_ap_start_reg_i_3_n_15),
        .I1(icmp_ln92_reg_570_pp0_iter4_reg),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(icmp_ln99_reg_607_pp0_iter3_reg),
        .I4(Q),
        .I5(icmp_ln98_reg_603_pp0_iter3_reg),
        .O(grp_Inverse_fu_146_ap_start_reg0));
  LUT3 #(
    .INIT(8'h20)) 
    grp_Inverse_fu_146_ap_start_reg_i_3
       (.I0(ap_enable_reg_pp0_iter6),
        .I1(\icmp_ln98_reg_603_pp0_iter5_reg_reg_n_15_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(grp_Inverse_fu_146_ap_start_reg_i_3_n_15));
  FDRE #(
    .INIT(1'b0)) 
    grp_Inverse_fu_146_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Inverse_fu_146_ap_start_reg_i_1_n_15),
        .Q(grp_Inverse_fu_81_p_start),
        .R(ap_rst_n_0));
  FDRE \i_1_reg_564_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(D[0]),
        .Q(\i_1_reg_564_reg_n_15_[0] ),
        .R(1'b0));
  FDRE \i_1_reg_564_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_HistArray_address0),
        .Q(\i_1_reg_564_reg_n_15_[1] ),
        .R(1'b0));
  FDRE \i_1_reg_564_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(D[1]),
        .Q(\i_1_reg_564_reg_n_15_[2] ),
        .R(1'b0));
  FDRE \i_1_reg_564_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(D[2]),
        .Q(\i_1_reg_564_reg_n_15_[3] ),
        .R(1'b0));
  FDRE \i_1_reg_564_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(D[3]),
        .Q(\i_1_reg_564_reg_n_15_[4] ),
        .R(1'b0));
  FDRE \i_1_reg_564_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(D[4]),
        .Q(\i_1_reg_564_reg_n_15_[5] ),
        .R(1'b0));
  FDRE \i_1_reg_564_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(D[5]),
        .Q(\i_1_reg_564_reg_n_15_[6] ),
        .R(1'b0));
  FDRE \i_1_reg_564_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(D[6]),
        .Q(\i_1_reg_564_reg_n_15_[7] ),
        .R(1'b0));
  FDRE \i_1_reg_564_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(flow_control_loop_pipe_sequential_init_U_n_16),
        .Q(\i_1_reg_564_reg_n_15_[8] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_2_reg_598[0]_i_1 
       (.I0(\i_1_reg_564_reg_n_15_[0] ),
        .O(i_2_fu_281_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_2_reg_598[1]_i_1 
       (.I0(\i_1_reg_564_reg_n_15_[0] ),
        .I1(\i_1_reg_564_reg_n_15_[1] ),
        .O(i_2_fu_281_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_2_reg_598[2]_i_1 
       (.I0(\i_1_reg_564_reg_n_15_[0] ),
        .I1(\i_1_reg_564_reg_n_15_[1] ),
        .I2(\i_1_reg_564_reg_n_15_[2] ),
        .O(i_2_fu_281_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_2_reg_598[3]_i_1 
       (.I0(\i_1_reg_564_reg_n_15_[1] ),
        .I1(\i_1_reg_564_reg_n_15_[0] ),
        .I2(\i_1_reg_564_reg_n_15_[2] ),
        .I3(\i_1_reg_564_reg_n_15_[3] ),
        .O(i_2_fu_281_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_2_reg_598[4]_i_1 
       (.I0(\i_1_reg_564_reg_n_15_[2] ),
        .I1(\i_1_reg_564_reg_n_15_[0] ),
        .I2(\i_1_reg_564_reg_n_15_[1] ),
        .I3(\i_1_reg_564_reg_n_15_[3] ),
        .I4(\i_1_reg_564_reg_n_15_[4] ),
        .O(i_2_fu_281_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_2_reg_598[5]_i_1 
       (.I0(\i_1_reg_564_reg_n_15_[3] ),
        .I1(\i_1_reg_564_reg_n_15_[1] ),
        .I2(\i_1_reg_564_reg_n_15_[0] ),
        .I3(\i_1_reg_564_reg_n_15_[2] ),
        .I4(\i_1_reg_564_reg_n_15_[4] ),
        .I5(\i_1_reg_564_reg_n_15_[5] ),
        .O(i_2_fu_281_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \i_2_reg_598[6]_i_1 
       (.I0(\i_2_reg_598[8]_i_2_n_15 ),
        .I1(\i_1_reg_564_reg_n_15_[6] ),
        .O(i_2_fu_281_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_2_reg_598[7]_i_1 
       (.I0(\i_2_reg_598[8]_i_2_n_15 ),
        .I1(\i_1_reg_564_reg_n_15_[6] ),
        .I2(\i_1_reg_564_reg_n_15_[7] ),
        .O(i_2_fu_281_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_2_reg_598[8]_i_1 
       (.I0(\i_1_reg_564_reg_n_15_[6] ),
        .I1(\i_2_reg_598[8]_i_2_n_15 ),
        .I2(\i_1_reg_564_reg_n_15_[7] ),
        .I3(\i_1_reg_564_reg_n_15_[8] ),
        .O(i_2_fu_281_p2[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_2_reg_598[8]_i_2 
       (.I0(\i_1_reg_564_reg_n_15_[5] ),
        .I1(\i_1_reg_564_reg_n_15_[3] ),
        .I2(\i_1_reg_564_reg_n_15_[1] ),
        .I3(\i_1_reg_564_reg_n_15_[0] ),
        .I4(\i_1_reg_564_reg_n_15_[2] ),
        .I5(\i_1_reg_564_reg_n_15_[4] ),
        .O(\i_2_reg_598[8]_i_2_n_15 ));
  FDRE \i_2_reg_598_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_2_fu_281_p2[0]),
        .Q(i_2_reg_598[0]),
        .R(1'b0));
  FDRE \i_2_reg_598_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_2_fu_281_p2[1]),
        .Q(i_2_reg_598[1]),
        .R(1'b0));
  FDRE \i_2_reg_598_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_2_fu_281_p2[2]),
        .Q(i_2_reg_598[2]),
        .R(1'b0));
  FDRE \i_2_reg_598_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_2_fu_281_p2[3]),
        .Q(i_2_reg_598[3]),
        .R(1'b0));
  FDRE \i_2_reg_598_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_2_fu_281_p2[4]),
        .Q(i_2_reg_598[4]),
        .R(1'b0));
  FDRE \i_2_reg_598_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_2_fu_281_p2[5]),
        .Q(i_2_reg_598[5]),
        .R(1'b0));
  FDRE \i_2_reg_598_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_2_fu_281_p2[6]),
        .Q(i_2_reg_598[6]),
        .R(1'b0));
  FDRE \i_2_reg_598_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_2_fu_281_p2[7]),
        .Q(i_2_reg_598[7]),
        .R(1'b0));
  FDRE \i_2_reg_598_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_2_fu_281_p2[8]),
        .Q(i_2_reg_598[8]),
        .R(1'b0));
  FDRE \i_fu_74_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(i_fu_74[0]),
        .R(1'b0));
  FDRE \i_fu_74_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_HistArray_address0),
        .Q(i_fu_74[1]),
        .R(1'b0));
  FDRE \i_fu_74_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(i_fu_74[2]),
        .R(1'b0));
  FDRE \i_fu_74_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(i_fu_74[3]),
        .R(1'b0));
  FDRE \i_fu_74_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(i_fu_74[4]),
        .R(1'b0));
  FDRE \i_fu_74_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(i_fu_74[5]),
        .R(1'b0));
  FDRE \i_fu_74_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(i_fu_74[6]),
        .R(1'b0));
  FDRE \i_fu_74_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(i_fu_74[7]),
        .R(1'b0));
  FDRE \i_fu_74_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_16),
        .Q(i_fu_74[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \icmp_ln2970_reg_386[0]_i_1 
       (.I0(\tmp_reg_401[0]_i_2_n_15 ),
        .I1(\tmp_reg_401[0]_i_3_n_15 ),
        .I2(\tmp_reg_401[0]_i_6_n_15 ),
        .I3(\tmp_reg_401[0]_i_7_n_15 ),
        .O(p_2_in));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \icmp_ln2973_reg_396[0]_i_1 
       (.I0(\tmp_reg_401[0]_i_2_n_15 ),
        .I1(\tmp_reg_401[0]_i_3_n_15 ),
        .I2(\icmp_ln2973_reg_396[0]_i_2_n_15 ),
        .I3(\tmp_reg_401[0]_i_5_n_15 ),
        .I4(\tmp_reg_401[0]_i_6_n_15 ),
        .I5(\tmp_reg_401[0]_i_7_n_15 ),
        .O(p_1_in));
  LUT6 #(
    .INIT(64'h0000000001510000)) 
    \icmp_ln2973_reg_396[0]_i_2 
       (.I0(x[9]),
        .I1(add_ln98_reg_592_pp0_iter4_reg[17]),
        .I2(\icmp_ln2976_reg_391[0]_i_2_n_15 ),
        .I3(x_inv2_reg_673_pp0_iter6_reg[8]),
        .I4(\ap_CS_fsm_reg[9]_2 [2]),
        .I5(x[10]),
        .O(\icmp_ln2973_reg_396[0]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFA808)) 
    \icmp_ln2976_reg_391[0]_i_1 
       (.I0(\ap_CS_fsm_reg[9]_2 [2]),
        .I1(add_ln98_reg_592_pp0_iter4_reg[15]),
        .I2(\icmp_ln2976_reg_391[0]_i_2_n_15 ),
        .I3(x_inv2_reg_673_pp0_iter6_reg[6]),
        .I4(\icmp_ln2976_reg_391[0]_i_3_n_15 ),
        .I5(x[7]),
        .O(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \icmp_ln2976_reg_391[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter6),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(\icmp_ln98_reg_603_pp0_iter5_reg_reg_n_15_[0] ),
        .O(\icmp_ln2976_reg_391[0]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'hFAFFFACC00000000)) 
    \icmp_ln2976_reg_391[0]_i_3 
       (.I0(x_inv2_reg_673_pp0_iter6_reg[4]),
        .I1(add_ln98_reg_592_pp0_iter4_reg[13]),
        .I2(x_inv2_reg_673_pp0_iter6_reg[5]),
        .I3(\icmp_ln2976_reg_391[0]_i_2_n_15 ),
        .I4(add_ln98_reg_592_pp0_iter4_reg[14]),
        .I5(\ap_CS_fsm_reg[9]_2 [2]),
        .O(\icmp_ln2976_reg_391[0]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'hBAAA8AAAFFFFFFFF)) 
    \icmp_ln2976_reg_391[0]_i_4 
       (.I0(add_ln98_reg_592_pp0_iter4_reg[16]),
        .I1(\icmp_ln98_reg_603_pp0_iter5_reg_reg_n_15_[0] ),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter6),
        .I4(x_inv2_reg_673_pp0_iter6_reg[7]),
        .I5(\ap_CS_fsm_reg[9]_2 [2]),
        .O(x[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAABBBA)) 
    \icmp_ln2991_reg_407[0]_i_1 
       (.I0(\tmp_reg_401[0]_i_2_n_15 ),
        .I1(\tmp_reg_401[0]_i_3_n_15 ),
        .I2(\icmp_ln2991_reg_407[0]_i_2_n_15 ),
        .I3(\tmp_reg_401[0]_i_5_n_15 ),
        .I4(\tmp_reg_401[0]_i_6_n_15 ),
        .I5(\tmp_reg_401[0]_i_7_n_15 ),
        .O(\ap_CS_fsm_reg[9] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00005554)) 
    \icmp_ln2991_reg_407[0]_i_2 
       (.I0(x[9]),
        .I1(x[7]),
        .I2(\icmp_ln2991_reg_407[0]_i_3_n_15 ),
        .I3(\tmp_reg_401[0]_i_10_n_15 ),
        .I4(x[8]),
        .I5(x[10]),
        .O(\icmp_ln2991_reg_407[0]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h3233322222222222)) 
    \icmp_ln2991_reg_407[0]_i_3 
       (.I0(\icmp_ln2991_reg_407[0]_i_4_n_15 ),
        .I1(\icmp_ln2976_reg_391[0]_i_3_n_15 ),
        .I2(x_inv2_reg_673_pp0_iter6_reg[3]),
        .I3(\icmp_ln2976_reg_391[0]_i_2_n_15 ),
        .I4(add_ln98_reg_592_pp0_iter4_reg[12]),
        .I5(\ap_CS_fsm_reg[9]_2 [2]),
        .O(\icmp_ln2991_reg_407[0]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'h8A88888880888888)) 
    \icmp_ln2991_reg_407[0]_i_4 
       (.I0(\ap_CS_fsm_reg[9]_2 [2]),
        .I1(add_ln98_reg_592_pp0_iter4_reg[11]),
        .I2(\icmp_ln98_reg_603_pp0_iter5_reg_reg_n_15_[0] ),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(ap_enable_reg_pp0_iter6),
        .I5(x_inv2_reg_673_pp0_iter6_reg[2]),
        .O(\icmp_ln2991_reg_407[0]_i_4_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'hFFFFFFBA)) 
    \icmp_ln2993_reg_412[0]_i_1 
       (.I0(\tmp_reg_401[0]_i_2_n_15 ),
        .I1(\tmp_reg_401[0]_i_3_n_15 ),
        .I2(\icmp_ln2993_reg_412[0]_i_2_n_15 ),
        .I3(\tmp_reg_401[0]_i_6_n_15 ),
        .I4(\tmp_reg_401[0]_i_7_n_15 ),
        .O(\ap_CS_fsm_reg[9]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBBBA)) 
    \icmp_ln2993_reg_412[0]_i_2 
       (.I0(x[10]),
        .I1(x[8]),
        .I2(\icmp_ln2993_reg_412[0]_i_3_n_15 ),
        .I3(x[7]),
        .I4(x[9]),
        .I5(\tmp_reg_401[0]_i_5_n_15 ),
        .O(\icmp_ln2993_reg_412[0]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0F0F0E2)) 
    \icmp_ln2993_reg_412[0]_i_3 
       (.I0(\icmp_ln2993_reg_412[0]_i_4_n_15 ),
        .I1(\icmp_ln2993_reg_412[0]_i_5_n_15 ),
        .I2(\icmp_ln2993_reg_412[0]_i_6_n_15 ),
        .I3(\icmp_ln2993_reg_412[0]_i_7_n_15 ),
        .I4(\icmp_ln2991_reg_407[0]_i_4_n_15 ),
        .I5(\tmp_reg_401[0]_i_10_n_15 ),
        .O(\icmp_ln2993_reg_412[0]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'h8A88888880888888)) 
    \icmp_ln2993_reg_412[0]_i_4 
       (.I0(\ap_CS_fsm_reg[9]_2 [2]),
        .I1(add_ln98_reg_592_pp0_iter4_reg[14]),
        .I2(\icmp_ln98_reg_603_pp0_iter5_reg_reg_n_15_[0] ),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(ap_enable_reg_pp0_iter6),
        .I5(x_inv2_reg_673_pp0_iter6_reg[5]),
        .O(\icmp_ln2993_reg_412[0]_i_4_n_15 ));
  LUT6 #(
    .INIT(64'h8A88888880888888)) 
    \icmp_ln2993_reg_412[0]_i_5 
       (.I0(\ap_CS_fsm_reg[9]_2 [2]),
        .I1(add_ln98_reg_592_pp0_iter4_reg[10]),
        .I2(\icmp_ln98_reg_603_pp0_iter5_reg_reg_n_15_[0] ),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(ap_enable_reg_pp0_iter6),
        .I5(x_inv2_reg_673_pp0_iter6_reg[1]),
        .O(\icmp_ln2993_reg_412[0]_i_5_n_15 ));
  LUT6 #(
    .INIT(64'hAFCCAFFFFFFFFFFF)) 
    \icmp_ln2993_reg_412[0]_i_6 
       (.I0(x_inv2_reg_673_pp0_iter6_reg[5]),
        .I1(add_ln98_reg_592_pp0_iter4_reg[14]),
        .I2(x_inv2_reg_673_pp0_iter6_reg[4]),
        .I3(\icmp_ln2976_reg_391[0]_i_2_n_15 ),
        .I4(add_ln98_reg_592_pp0_iter4_reg[13]),
        .I5(\ap_CS_fsm_reg[9]_2 [2]),
        .O(\icmp_ln2993_reg_412[0]_i_6_n_15 ));
  LUT6 #(
    .INIT(64'h8A88888880888888)) 
    \icmp_ln2993_reg_412[0]_i_7 
       (.I0(\ap_CS_fsm_reg[9]_2 [2]),
        .I1(add_ln98_reg_592_pp0_iter4_reg[12]),
        .I2(\icmp_ln98_reg_603_pp0_iter5_reg_reg_n_15_[0] ),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(ap_enable_reg_pp0_iter6),
        .I5(x_inv2_reg_673_pp0_iter6_reg[3]),
        .O(\icmp_ln2993_reg_412[0]_i_7_n_15 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln2995_reg_417[0]_i_1 
       (.I0(\tmp_reg_401[0]_i_2_n_15 ),
        .I1(\tmp_reg_401[0]_i_3_n_15 ),
        .I2(\icmp_ln2995_reg_417[0]_i_2_n_15 ),
        .I3(\tmp_reg_401[0]_i_5_n_15 ),
        .I4(\tmp_reg_401[0]_i_6_n_15 ),
        .I5(\tmp_reg_401[0]_i_7_n_15 ),
        .O(\ap_CS_fsm_reg[9]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln2995_reg_417[0]_i_2 
       (.I0(x[9]),
        .I1(x[7]),
        .I2(\icmp_ln2995_reg_417[0]_i_3_n_15 ),
        .I3(\tmp_reg_401[0]_i_10_n_15 ),
        .I4(x[8]),
        .I5(x[10]),
        .O(\icmp_ln2995_reg_417[0]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFEFE)) 
    \icmp_ln2995_reg_417[0]_i_3 
       (.I0(\icmp_ln2993_reg_412[0]_i_7_n_15 ),
        .I1(\icmp_ln2993_reg_412[0]_i_5_n_15 ),
        .I2(\icmp_ln2976_reg_391[0]_i_3_n_15 ),
        .I3(grp_Inverse_fu_81_p_din1[0]),
        .I4(\ap_CS_fsm_reg[9]_2 [2]),
        .I5(\icmp_ln2991_reg_407[0]_i_4_n_15 ),
        .O(\icmp_ln2995_reg_417[0]_i_3_n_15 ));
  (* srl_bus_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/icmp_ln92_reg_570_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/icmp_ln92_reg_570_pp0_iter3_reg_reg[0]_srl3 " *) 
  SRL16E \icmp_ln92_reg_570_pp0_iter3_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(\icmp_ln92_reg_570_reg[0]_0 ),
        .Q(\icmp_ln92_reg_570_pp0_iter3_reg_reg[0]_srl3_n_15 ));
  FDRE \icmp_ln92_reg_570_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\icmp_ln92_reg_570_pp0_iter3_reg_reg[0]_srl3_n_15 ),
        .Q(icmp_ln92_reg_570_pp0_iter4_reg),
        .R(1'b0));
  FDRE \icmp_ln92_reg_570_pp0_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(icmp_ln92_reg_570_pp0_iter4_reg),
        .Q(icmp_ln92_reg_570_pp0_iter5_reg),
        .R(1'b0));
  (* srl_bus_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/icmp_ln92_reg_570_pp0_iter8_reg_reg " *) 
  (* srl_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/icmp_ln92_reg_570_pp0_iter8_reg_reg[0]_srl3 " *) 
  SRL16E \icmp_ln92_reg_570_pp0_iter8_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(icmp_ln92_reg_570_pp0_iter5_reg),
        .Q(\icmp_ln92_reg_570_pp0_iter8_reg_reg[0]_srl3_n_15 ));
  FDRE \icmp_ln92_reg_570_pp0_iter9_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\icmp_ln92_reg_570_pp0_iter8_reg_reg[0]_srl3_n_15 ),
        .Q(icmp_ln92_reg_570_pp0_iter9_reg),
        .R(1'b0));
  FDRE \icmp_ln92_reg_570_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_29),
        .Q(\icmp_ln92_reg_570_reg[0]_0 ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln98_reg_603[0]_i_1 
       (.I0(icmp_ln98_fu_286_p2),
        .I1(Q),
        .I2(\icmp_ln92_reg_570_reg[0]_0 ),
        .I3(\icmp_ln98_reg_603_reg_n_15_[0] ),
        .O(\icmp_ln98_reg_603[0]_i_1_n_15 ));
  FDRE \icmp_ln98_reg_603_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\icmp_ln98_reg_603_reg_n_15_[0] ),
        .Q(icmp_ln98_reg_603_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln98_reg_603_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(icmp_ln98_reg_603_pp0_iter1_reg),
        .Q(icmp_ln98_reg_603_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln98_reg_603_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(icmp_ln98_reg_603_pp0_iter2_reg),
        .Q(icmp_ln98_reg_603_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln98_reg_603_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(icmp_ln98_reg_603_pp0_iter3_reg),
        .Q(icmp_ln98_reg_603_pp0_iter4_reg),
        .R(1'b0));
  FDRE \icmp_ln98_reg_603_pp0_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(icmp_ln98_reg_603_pp0_iter4_reg),
        .Q(\icmp_ln98_reg_603_pp0_iter5_reg_reg_n_15_[0] ),
        .R(1'b0));
  FDRE \icmp_ln98_reg_603_pp0_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\icmp_ln98_reg_603_pp0_iter5_reg_reg_n_15_[0] ),
        .Q(icmp_ln98_reg_603_pp0_iter6_reg),
        .R(1'b0));
  FDRE \icmp_ln98_reg_603_pp0_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(icmp_ln98_reg_603_pp0_iter6_reg),
        .Q(icmp_ln98_reg_603_pp0_iter7_reg),
        .R(1'b0));
  FDRE \icmp_ln98_reg_603_pp0_iter8_reg_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(icmp_ln98_reg_603_pp0_iter7_reg),
        .Q(icmp_ln98_reg_603_pp0_iter8_reg),
        .R(1'b0));
  FDRE \icmp_ln98_reg_603_pp0_iter9_reg_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(icmp_ln98_reg_603_pp0_iter8_reg),
        .Q(\icmp_ln98_reg_603_pp0_iter9_reg_reg_n_15_[0] ),
        .R(1'b0));
  FDRE \icmp_ln98_reg_603_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln98_reg_603[0]_i_1_n_15 ),
        .Q(\icmp_ln98_reg_603_reg_n_15_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \icmp_ln99_reg_607[0]_i_1 
       (.I0(\sext_ln100_cast_reg_538_reg[1]_0 ),
        .I1(\icmp_ln92_reg_570_reg[0]_0 ),
        .I2(Q),
        .I3(icmp_ln98_fu_286_p2),
        .I4(icmp_ln99_reg_607),
        .O(\icmp_ln99_reg_607[0]_i_1_n_15 ));
  (* srl_bus_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/icmp_ln99_reg_607_pp0_iter2_reg_reg " *) 
  (* srl_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/icmp_ln99_reg_607_pp0_iter2_reg_reg[0]_srl2 " *) 
  SRL16E \icmp_ln99_reg_607_pp0_iter2_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(Q),
        .CLK(ap_clk),
        .D(icmp_ln99_reg_607),
        .Q(\icmp_ln99_reg_607_pp0_iter2_reg_reg[0]_srl2_n_15 ));
  FDRE \icmp_ln99_reg_607_pp0_iter3_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(Q),
        .D(\icmp_ln99_reg_607_pp0_iter2_reg_reg[0]_srl2_n_15 ),
        .Q(icmp_ln99_reg_607_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln99_reg_607_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(icmp_ln99_reg_607_pp0_iter3_reg),
        .Q(icmp_ln99_reg_607_pp0_iter4_reg),
        .R(1'b0));
  FDRE \icmp_ln99_reg_607_pp0_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(icmp_ln99_reg_607_pp0_iter4_reg),
        .Q(icmp_ln99_reg_607_pp0_iter5_reg),
        .R(1'b0));
  (* srl_bus_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/icmp_ln99_reg_607_pp0_iter7_reg_reg " *) 
  (* srl_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/icmp_ln99_reg_607_pp0_iter7_reg_reg[0]_srl2 " *) 
  SRL16E \icmp_ln99_reg_607_pp0_iter7_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(Q),
        .CLK(ap_clk),
        .D(icmp_ln99_reg_607_pp0_iter5_reg),
        .Q(\icmp_ln99_reg_607_pp0_iter7_reg_reg[0]_srl2_n_15 ));
  FDRE \icmp_ln99_reg_607_pp0_iter8_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(Q),
        .D(\icmp_ln99_reg_607_pp0_iter7_reg_reg[0]_srl2_n_15 ),
        .Q(icmp_ln99_reg_607_pp0_iter8_reg),
        .R(1'b0));
  FDRE \icmp_ln99_reg_607_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln99_reg_607[0]_i_1_n_15 ),
        .Q(icmp_ln99_reg_607),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hB8B8B8B8FFCC3300)) 
    \max_reg_723[0]_i_1 
       (.I0(\max_reg_723[3]_i_2_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[1]),
        .I2(\max_reg_723[1]_i_2_n_15 ),
        .I3(\max_reg_723[0]_i_2_n_15 ),
        .I4(\max_reg_723[2]_i_2_n_15 ),
        .I5(call_ret_reg_708_pp0_iter9_reg_1[0]),
        .O(\max_reg_723[0]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FFCC3300)) 
    \max_reg_723[0]_i_2 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[12]_i_3_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[3]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[4]_i_3_n_15 ),
        .I3(\SHIFT_RIGHT_inferred__1/max_reg_723[0]_i_3_n_15 ),
        .I4(\SHIFT_RIGHT_inferred__1/max_reg_723[8]_i_3_n_15 ),
        .I5(call_ret_reg_708_pp0_iter9_reg_1[2]),
        .O(\max_reg_723[0]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \max_reg_723[10]_i_1 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[13]_i_2_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[1]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[11]_i_2_n_15 ),
        .I3(\SHIFT_RIGHT_inferred__1/max_reg_723[12]_i_2_n_15 ),
        .I4(\SHIFT_RIGHT_inferred__1/max_reg_723[10]_i_2_n_15 ),
        .I5(call_ret_reg_708_pp0_iter9_reg_1[0]),
        .O(\max_reg_723[10]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \max_reg_723[11]_i_1 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[14]_i_2_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[1]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[12]_i_2_n_15 ),
        .I3(\SHIFT_RIGHT_inferred__1/max_reg_723[13]_i_2_n_15 ),
        .I4(\SHIFT_RIGHT_inferred__1/max_reg_723[11]_i_2_n_15 ),
        .I5(call_ret_reg_708_pp0_iter9_reg_1[0]),
        .O(\max_reg_723[11]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \max_reg_723[12]_i_1 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[15]_i_2_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[1]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[13]_i_2_n_15 ),
        .I3(\SHIFT_RIGHT_inferred__1/max_reg_723[14]_i_2_n_15 ),
        .I4(\SHIFT_RIGHT_inferred__1/max_reg_723[12]_i_2_n_15 ),
        .I5(call_ret_reg_708_pp0_iter9_reg_1[0]),
        .O(\max_reg_723[12]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \max_reg_723[13]_i_1 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[16]_i_2_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[1]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[14]_i_2_n_15 ),
        .I3(\SHIFT_RIGHT_inferred__1/max_reg_723[15]_i_2_n_15 ),
        .I4(\SHIFT_RIGHT_inferred__1/max_reg_723[13]_i_2_n_15 ),
        .I5(call_ret_reg_708_pp0_iter9_reg_1[0]),
        .O(\max_reg_723[13]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \max_reg_723[14]_i_1 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[17]_i_2_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[1]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[15]_i_2_n_15 ),
        .I3(\SHIFT_RIGHT_inferred__1/max_reg_723[16]_i_2_n_15 ),
        .I4(\SHIFT_RIGHT_inferred__1/max_reg_723[14]_i_2_n_15 ),
        .I5(call_ret_reg_708_pp0_iter9_reg_1[0]),
        .O(\max_reg_723[14]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \max_reg_723[15]_i_1 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[18]_i_2_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[1]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[16]_i_2_n_15 ),
        .I3(\SHIFT_RIGHT_inferred__1/max_reg_723[17]_i_2_n_15 ),
        .I4(\SHIFT_RIGHT_inferred__1/max_reg_723[15]_i_2_n_15 ),
        .I5(call_ret_reg_708_pp0_iter9_reg_1[0]),
        .O(\max_reg_723[15]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \max_reg_723[16]_i_1 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[19]_i_2_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[1]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[17]_i_2_n_15 ),
        .I3(\SHIFT_RIGHT_inferred__1/max_reg_723[18]_i_2_n_15 ),
        .I4(\SHIFT_RIGHT_inferred__1/max_reg_723[16]_i_2_n_15 ),
        .I5(call_ret_reg_708_pp0_iter9_reg_1[0]),
        .O(\max_reg_723[16]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \max_reg_723[17]_i_1 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[19]_i_2_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[1]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[17]_i_2_n_15 ),
        .I3(\max_reg_723[20]_i_2_n_15 ),
        .I4(\SHIFT_RIGHT_inferred__1/max_reg_723[18]_i_2_n_15 ),
        .I5(call_ret_reg_708_pp0_iter9_reg_1[0]),
        .O(\max_reg_723[17]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \max_reg_723[18]_i_1 
       (.I0(\max_reg_723[21]_i_2_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[1]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[19]_i_2_n_15 ),
        .I3(\max_reg_723[20]_i_2_n_15 ),
        .I4(\SHIFT_RIGHT_inferred__1/max_reg_723[18]_i_2_n_15 ),
        .I5(call_ret_reg_708_pp0_iter9_reg_1[0]),
        .O(\max_reg_723[18]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \max_reg_723[19]_i_1 
       (.I0(\max_reg_723[21]_i_2_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[1]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[19]_i_2_n_15 ),
        .I3(\max_reg_723[22]_i_2_n_15 ),
        .I4(\max_reg_723[20]_i_2_n_15 ),
        .I5(call_ret_reg_708_pp0_iter9_reg_1[0]),
        .O(\max_reg_723[19]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \max_reg_723[1]_i_1 
       (.I0(\max_reg_723[4]_i_2_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[1]),
        .I2(\max_reg_723[2]_i_2_n_15 ),
        .I3(\max_reg_723[3]_i_2_n_15 ),
        .I4(\max_reg_723[1]_i_2_n_15 ),
        .I5(call_ret_reg_708_pp0_iter9_reg_1[0]),
        .O(\max_reg_723[1]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FFCC3300)) 
    \max_reg_723[1]_i_2 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[13]_i_3_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[3]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[5]_i_3_n_15 ),
        .I3(\SHIFT_RIGHT_inferred__1/max_reg_723[1]_i_3_n_15 ),
        .I4(\SHIFT_RIGHT_inferred__1/max_reg_723[9]_i_3_n_15 ),
        .I5(call_ret_reg_708_pp0_iter9_reg_1[2]),
        .O(\max_reg_723[1]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \max_reg_723[20]_i_1 
       (.I0(\max_reg_723[23]_i_2_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[1]),
        .I2(\max_reg_723[21]_i_2_n_15 ),
        .I3(\max_reg_723[22]_i_2_n_15 ),
        .I4(\max_reg_723[20]_i_2_n_15 ),
        .I5(call_ret_reg_708_pp0_iter9_reg_1[0]),
        .O(\max_reg_723[20]_i_1_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \max_reg_723[20]_i_2 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[20]_i_3_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[3]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[20]_i_4_n_15 ),
        .I3(\SHIFT_RIGHT_inferred__1/max_reg_723[24]_i_3_n_15 ),
        .I4(call_ret_reg_708_pp0_iter9_reg_1[2]),
        .O(\max_reg_723[20]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \max_reg_723[21]_i_1 
       (.I0(\max_reg_723[23]_i_2_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[1]),
        .I2(\max_reg_723[21]_i_2_n_15 ),
        .I3(\SHIFT_RIGHT_inferred__1/max_reg_723[24]_i_2_n_15 ),
        .I4(\max_reg_723[22]_i_2_n_15 ),
        .I5(call_ret_reg_708_pp0_iter9_reg_1[0]),
        .O(\max_reg_723[21]_i_1_n_15 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \max_reg_723[21]_i_2 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[21]_i_3_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[3]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[21]_i_4_n_15 ),
        .I3(\SHIFT_RIGHT_inferred__1/max_reg_723[25]_i_3_n_15 ),
        .I4(call_ret_reg_708_pp0_iter9_reg_1[2]),
        .O(\max_reg_723[21]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \max_reg_723[22]_i_1 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[25]_i_2_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[1]),
        .I2(\max_reg_723[23]_i_2_n_15 ),
        .I3(\SHIFT_RIGHT_inferred__1/max_reg_723[24]_i_2_n_15 ),
        .I4(\max_reg_723[22]_i_2_n_15 ),
        .I5(call_ret_reg_708_pp0_iter9_reg_1[0]),
        .O(\max_reg_723[22]_i_1_n_15 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \max_reg_723[22]_i_2 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[22]_i_3_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[3]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[22]_i_4_n_15 ),
        .I3(\SHIFT_RIGHT_inferred__1/max_reg_723[26]_i_3_n_15 ),
        .I4(call_ret_reg_708_pp0_iter9_reg_1[2]),
        .O(\max_reg_723[22]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \max_reg_723[23]_i_1 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[25]_i_2_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[1]),
        .I2(\max_reg_723[23]_i_2_n_15 ),
        .I3(\SHIFT_RIGHT_inferred__1/max_reg_723[26]_i_2_n_15 ),
        .I4(\SHIFT_RIGHT_inferred__1/max_reg_723[24]_i_2_n_15 ),
        .I5(call_ret_reg_708_pp0_iter9_reg_1[0]),
        .O(\max_reg_723[23]_i_1_n_15 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \max_reg_723[23]_i_2 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[23]_i_3_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[3]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[23]_i_4_n_15 ),
        .I3(\SHIFT_RIGHT_inferred__1/max_reg_723[27]_i_3_n_15 ),
        .I4(call_ret_reg_708_pp0_iter9_reg_1[2]),
        .O(\max_reg_723[23]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \max_reg_723[24]_i_1 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[27]_i_2_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[1]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[25]_i_2_n_15 ),
        .I3(\SHIFT_RIGHT_inferred__1/max_reg_723[26]_i_2_n_15 ),
        .I4(\SHIFT_RIGHT_inferred__1/max_reg_723[24]_i_2_n_15 ),
        .I5(call_ret_reg_708_pp0_iter9_reg_1[0]),
        .O(\max_reg_723[24]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \max_reg_723[25]_i_1 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[27]_i_2_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[1]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[25]_i_2_n_15 ),
        .I3(\SHIFT_RIGHT_inferred__1/max_reg_723[28]_i_2_n_15 ),
        .I4(\SHIFT_RIGHT_inferred__1/max_reg_723[26]_i_2_n_15 ),
        .I5(call_ret_reg_708_pp0_iter9_reg_1[0]),
        .O(\max_reg_723[25]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \max_reg_723[26]_i_1 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[29]_i_2_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[1]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[27]_i_2_n_15 ),
        .I3(\SHIFT_RIGHT_inferred__1/max_reg_723[28]_i_2_n_15 ),
        .I4(\SHIFT_RIGHT_inferred__1/max_reg_723[26]_i_2_n_15 ),
        .I5(call_ret_reg_708_pp0_iter9_reg_1[0]),
        .O(\max_reg_723[26]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \max_reg_723[27]_i_1 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[29]_i_2_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[1]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[27]_i_2_n_15 ),
        .I3(\SHIFT_RIGHT_inferred__1/max_reg_723[30]_i_2_n_15 ),
        .I4(\SHIFT_RIGHT_inferred__1/max_reg_723[28]_i_2_n_15 ),
        .I5(call_ret_reg_708_pp0_iter9_reg_1[0]),
        .O(\max_reg_723[27]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \max_reg_723[28]_i_1 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[31]_i_2_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[1]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[29]_i_2_n_15 ),
        .I3(\SHIFT_RIGHT_inferred__1/max_reg_723[30]_i_2_n_15 ),
        .I4(\SHIFT_RIGHT_inferred__1/max_reg_723[28]_i_2_n_15 ),
        .I5(call_ret_reg_708_pp0_iter9_reg_1[0]),
        .O(\max_reg_723[28]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \max_reg_723[29]_i_1 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[31]_i_2_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[1]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[29]_i_2_n_15 ),
        .I3(\SHIFT_RIGHT_inferred__1/max_reg_723[32]_i_2_n_15 ),
        .I4(\SHIFT_RIGHT_inferred__1/max_reg_723[30]_i_2_n_15 ),
        .I5(call_ret_reg_708_pp0_iter9_reg_1[0]),
        .O(\max_reg_723[29]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \max_reg_723[2]_i_1 
       (.I0(\max_reg_723[5]_i_2_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[1]),
        .I2(\max_reg_723[3]_i_2_n_15 ),
        .I3(\max_reg_723[4]_i_2_n_15 ),
        .I4(\max_reg_723[2]_i_2_n_15 ),
        .I5(call_ret_reg_708_pp0_iter9_reg_1[0]),
        .O(\max_reg_723[2]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FFCC3300)) 
    \max_reg_723[2]_i_2 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[14]_i_3_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[3]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[6]_i_3_n_15 ),
        .I3(\SHIFT_RIGHT_inferred__1/max_reg_723[2]_i_3_n_15 ),
        .I4(\SHIFT_RIGHT_inferred__1/max_reg_723[10]_i_3_n_15 ),
        .I5(call_ret_reg_708_pp0_iter9_reg_1[2]),
        .O(\max_reg_723[2]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \max_reg_723[30]_i_1 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[33]_i_2_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[1]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[31]_i_2_n_15 ),
        .I3(\SHIFT_RIGHT_inferred__1/max_reg_723[32]_i_2_n_15 ),
        .I4(\SHIFT_RIGHT_inferred__1/max_reg_723[30]_i_2_n_15 ),
        .I5(call_ret_reg_708_pp0_iter9_reg_1[0]),
        .O(\max_reg_723[30]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \max_reg_723[31]_i_1 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[33]_i_2_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[1]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[31]_i_2_n_15 ),
        .I3(\SHIFT_RIGHT_inferred__1/max_reg_723[34]_i_2_n_15 ),
        .I4(\SHIFT_RIGHT_inferred__1/max_reg_723[32]_i_2_n_15 ),
        .I5(call_ret_reg_708_pp0_iter9_reg_1[0]),
        .O(\max_reg_723[31]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \max_reg_723[32]_i_1 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[35]_i_2_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[1]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[33]_i_2_n_15 ),
        .I3(\SHIFT_RIGHT_inferred__1/max_reg_723[34]_i_2_n_15 ),
        .I4(\SHIFT_RIGHT_inferred__1/max_reg_723[32]_i_2_n_15 ),
        .I5(call_ret_reg_708_pp0_iter9_reg_1[0]),
        .O(\max_reg_723[32]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \max_reg_723[33]_i_1 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[36]_i_2_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[1]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[34]_i_2_n_15 ),
        .I3(\SHIFT_RIGHT_inferred__1/max_reg_723[35]_i_2_n_15 ),
        .I4(\SHIFT_RIGHT_inferred__1/max_reg_723[33]_i_2_n_15 ),
        .I5(call_ret_reg_708_pp0_iter9_reg_1[0]),
        .O(\max_reg_723[33]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \max_reg_723[34]_i_1 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[37]_i_2_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[1]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[35]_i_2_n_15 ),
        .I3(\SHIFT_RIGHT_inferred__1/max_reg_723[36]_i_2_n_15 ),
        .I4(\SHIFT_RIGHT_inferred__1/max_reg_723[34]_i_2_n_15 ),
        .I5(call_ret_reg_708_pp0_iter9_reg_1[0]),
        .O(\max_reg_723[34]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \max_reg_723[35]_i_1 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[38]_i_3_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[1]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[36]_i_2_n_15 ),
        .I3(\SHIFT_RIGHT_inferred__1/max_reg_723[37]_i_2_n_15 ),
        .I4(\SHIFT_RIGHT_inferred__1/max_reg_723[35]_i_2_n_15 ),
        .I5(call_ret_reg_708_pp0_iter9_reg_1[0]),
        .O(\max_reg_723[35]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \max_reg_723[36]_i_1 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[39]_i_3_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[1]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[37]_i_2_n_15 ),
        .I3(\SHIFT_RIGHT_inferred__1/max_reg_723[38]_i_3_n_15 ),
        .I4(\SHIFT_RIGHT_inferred__1/max_reg_723[36]_i_2_n_15 ),
        .I5(call_ret_reg_708_pp0_iter9_reg_1[0]),
        .O(\max_reg_723[36]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \max_reg_723[37]_i_1 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[38]_i_2_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[1]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[38]_i_3_n_15 ),
        .I3(\SHIFT_RIGHT_inferred__1/max_reg_723[39]_i_3_n_15 ),
        .I4(\SHIFT_RIGHT_inferred__1/max_reg_723[37]_i_2_n_15 ),
        .I5(call_ret_reg_708_pp0_iter9_reg_1[0]),
        .O(\max_reg_723[37]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \max_reg_723[38]_i_1 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[39]_i_2_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[1]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[39]_i_3_n_15 ),
        .I3(\SHIFT_RIGHT_inferred__1/max_reg_723[38]_i_2_n_15 ),
        .I4(\SHIFT_RIGHT_inferred__1/max_reg_723[38]_i_3_n_15 ),
        .I5(call_ret_reg_708_pp0_iter9_reg_1[0]),
        .O(\max_reg_723[38]_i_1_n_15 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \max_reg_723[39]_i_1 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[39]_i_2_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[1]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[39]_i_3_n_15 ),
        .I3(\SHIFT_RIGHT_inferred__1/max_reg_723[40]_i_2_n_15 ),
        .I4(call_ret_reg_708_pp0_iter9_reg_1[0]),
        .O(\max_reg_723[39]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \max_reg_723[3]_i_1 
       (.I0(\max_reg_723[6]_i_2_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[1]),
        .I2(\max_reg_723[4]_i_2_n_15 ),
        .I3(\max_reg_723[5]_i_2_n_15 ),
        .I4(\max_reg_723[3]_i_2_n_15 ),
        .I5(call_ret_reg_708_pp0_iter9_reg_1[0]),
        .O(\max_reg_723[3]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FFCC3300)) 
    \max_reg_723[3]_i_2 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[15]_i_3_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[3]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[7]_i_3_n_15 ),
        .I3(\SHIFT_RIGHT_inferred__1/max_reg_723[3]_i_3_n_15 ),
        .I4(\SHIFT_RIGHT_inferred__1/max_reg_723[11]_i_3_n_15 ),
        .I5(call_ret_reg_708_pp0_iter9_reg_1[2]),
        .O(\max_reg_723[3]_i_2_n_15 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \max_reg_723[41]_i_1 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[44]_i_2_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[1]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[42]_i_2_n_15 ),
        .I3(call_ret_reg_708_pp0_iter9_reg_1[0]),
        .I4(\SHIFT_RIGHT_inferred__1/max_reg_723[41]_i_2_n_15 ),
        .O(\max_reg_723[41]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \max_reg_723[42]_i_1 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[45]_i_2_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[1]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[43]_i_2_n_15 ),
        .I3(\SHIFT_RIGHT_inferred__1/max_reg_723[44]_i_2_n_15 ),
        .I4(\SHIFT_RIGHT_inferred__1/max_reg_723[42]_i_2_n_15 ),
        .I5(call_ret_reg_708_pp0_iter9_reg_1[0]),
        .O(\max_reg_723[42]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \max_reg_723[43]_i_1 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[46]_i_2_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[1]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[44]_i_2_n_15 ),
        .I3(\SHIFT_RIGHT_inferred__1/max_reg_723[45]_i_2_n_15 ),
        .I4(\SHIFT_RIGHT_inferred__1/max_reg_723[43]_i_2_n_15 ),
        .I5(call_ret_reg_708_pp0_iter9_reg_1[0]),
        .O(\max_reg_723[43]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \max_reg_723[44]_i_1 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[47]_i_2_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[1]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[45]_i_2_n_15 ),
        .I3(\SHIFT_RIGHT_inferred__1/max_reg_723[46]_i_2_n_15 ),
        .I4(\SHIFT_RIGHT_inferred__1/max_reg_723[44]_i_2_n_15 ),
        .I5(call_ret_reg_708_pp0_iter9_reg_1[0]),
        .O(\max_reg_723[44]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \max_reg_723[45]_i_1 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[48]_i_2_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[1]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[46]_i_2_n_15 ),
        .I3(\SHIFT_RIGHT_inferred__1/max_reg_723[47]_i_2_n_15 ),
        .I4(\SHIFT_RIGHT_inferred__1/max_reg_723[45]_i_2_n_15 ),
        .I5(call_ret_reg_708_pp0_iter9_reg_1[0]),
        .O(\max_reg_723[45]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \max_reg_723[46]_i_1 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[49]_i_2_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[1]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[47]_i_2_n_15 ),
        .I3(\SHIFT_RIGHT_inferred__1/max_reg_723[48]_i_2_n_15 ),
        .I4(\SHIFT_RIGHT_inferred__1/max_reg_723[46]_i_2_n_15 ),
        .I5(call_ret_reg_708_pp0_iter9_reg_1[0]),
        .O(\max_reg_723[46]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \max_reg_723[47]_i_1 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[50]_i_2_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[1]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[48]_i_2_n_15 ),
        .I3(\SHIFT_RIGHT_inferred__1/max_reg_723[49]_i_2_n_15 ),
        .I4(\SHIFT_RIGHT_inferred__1/max_reg_723[47]_i_2_n_15 ),
        .I5(call_ret_reg_708_pp0_iter9_reg_1[0]),
        .O(\max_reg_723[47]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \max_reg_723[48]_i_1 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[51]_i_2_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[1]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[49]_i_2_n_15 ),
        .I3(\SHIFT_RIGHT_inferred__1/max_reg_723[50]_i_2_n_15 ),
        .I4(\SHIFT_RIGHT_inferred__1/max_reg_723[48]_i_2_n_15 ),
        .I5(call_ret_reg_708_pp0_iter9_reg_1[0]),
        .O(\max_reg_723[48]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \max_reg_723[49]_i_1 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[52]_i_2_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[1]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[50]_i_2_n_15 ),
        .I3(\SHIFT_RIGHT_inferred__1/max_reg_723[51]_i_2_n_15 ),
        .I4(\SHIFT_RIGHT_inferred__1/max_reg_723[49]_i_2_n_15 ),
        .I5(call_ret_reg_708_pp0_iter9_reg_1[0]),
        .O(\max_reg_723[49]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \max_reg_723[4]_i_1 
       (.I0(\max_reg_723[7]_i_2_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[1]),
        .I2(\max_reg_723[5]_i_2_n_15 ),
        .I3(\max_reg_723[6]_i_2_n_15 ),
        .I4(\max_reg_723[4]_i_2_n_15 ),
        .I5(call_ret_reg_708_pp0_iter9_reg_1[0]),
        .O(\max_reg_723[4]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \max_reg_723[4]_i_2 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[16]_i_4_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[3]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[8]_i_3_n_15 ),
        .I3(\SHIFT_RIGHT_inferred__1/max_reg_723[12]_i_3_n_15 ),
        .I4(\SHIFT_RIGHT_inferred__1/max_reg_723[4]_i_3_n_15 ),
        .I5(call_ret_reg_708_pp0_iter9_reg_1[2]),
        .O(\max_reg_723[4]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \max_reg_723[50]_i_1 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[53]_i_2_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[1]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[51]_i_2_n_15 ),
        .I3(\SHIFT_RIGHT_inferred__1/max_reg_723[52]_i_2_n_15 ),
        .I4(\SHIFT_RIGHT_inferred__1/max_reg_723[50]_i_2_n_15 ),
        .I5(call_ret_reg_708_pp0_iter9_reg_1[0]),
        .O(\max_reg_723[50]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \max_reg_723[51]_i_1 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[54]_i_2_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[1]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[52]_i_2_n_15 ),
        .I3(\SHIFT_RIGHT_inferred__1/max_reg_723[53]_i_2_n_15 ),
        .I4(\SHIFT_RIGHT_inferred__1/max_reg_723[51]_i_2_n_15 ),
        .I5(call_ret_reg_708_pp0_iter9_reg_1[0]),
        .O(\max_reg_723[51]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \max_reg_723[52]_i_1 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[55]_i_2_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[1]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[53]_i_2_n_15 ),
        .I3(\SHIFT_RIGHT_inferred__1/max_reg_723[54]_i_2_n_15 ),
        .I4(\SHIFT_RIGHT_inferred__1/max_reg_723[52]_i_2_n_15 ),
        .I5(call_ret_reg_708_pp0_iter9_reg_1[0]),
        .O(\max_reg_723[52]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \max_reg_723[53]_i_1 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[56]_i_3_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[1]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[54]_i_2_n_15 ),
        .I3(\SHIFT_RIGHT_inferred__1/max_reg_723[55]_i_2_n_15 ),
        .I4(\SHIFT_RIGHT_inferred__1/max_reg_723[53]_i_2_n_15 ),
        .I5(call_ret_reg_708_pp0_iter9_reg_1[0]),
        .O(\max_reg_723[53]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \max_reg_723[54]_i_1 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[57]_i_3_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[1]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[55]_i_2_n_15 ),
        .I3(\SHIFT_RIGHT_inferred__1/max_reg_723[56]_i_3_n_15 ),
        .I4(\SHIFT_RIGHT_inferred__1/max_reg_723[54]_i_2_n_15 ),
        .I5(call_ret_reg_708_pp0_iter9_reg_1[0]),
        .O(\max_reg_723[54]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \max_reg_723[55]_i_1 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[56]_i_2_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[1]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[56]_i_3_n_15 ),
        .I3(\SHIFT_RIGHT_inferred__1/max_reg_723[57]_i_3_n_15 ),
        .I4(\SHIFT_RIGHT_inferred__1/max_reg_723[55]_i_2_n_15 ),
        .I5(call_ret_reg_708_pp0_iter9_reg_1[0]),
        .O(\max_reg_723[55]_i_1_n_15 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \max_reg_723[57]_i_1 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[57]_i_2_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[1]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[57]_i_3_n_15 ),
        .I3(\SHIFT_RIGHT_inferred__1/max_reg_723[58]_i_2_n_15 ),
        .I4(call_ret_reg_708_pp0_iter9_reg_1[0]),
        .O(\max_reg_723[57]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \max_reg_723[5]_i_1 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[8]_i_2_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[1]),
        .I2(\max_reg_723[6]_i_2_n_15 ),
        .I3(\max_reg_723[7]_i_2_n_15 ),
        .I4(\max_reg_723[5]_i_2_n_15 ),
        .I5(call_ret_reg_708_pp0_iter9_reg_1[0]),
        .O(\max_reg_723[5]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \max_reg_723[5]_i_2 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[17]_i_4_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[3]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[9]_i_3_n_15 ),
        .I3(\SHIFT_RIGHT_inferred__1/max_reg_723[13]_i_3_n_15 ),
        .I4(\SHIFT_RIGHT_inferred__1/max_reg_723[5]_i_3_n_15 ),
        .I5(call_ret_reg_708_pp0_iter9_reg_1[2]),
        .O(\max_reg_723[5]_i_2_n_15 ));
  LUT2 #(
    .INIT(4'h2)) 
    \max_reg_723[63]_i_1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\icmp_ln98_reg_603_pp0_iter9_reg_reg_n_15_[0] ),
        .O(max_reg_7230));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \max_reg_723[6]_i_1 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[9]_i_2_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[1]),
        .I2(\max_reg_723[7]_i_2_n_15 ),
        .I3(\SHIFT_RIGHT_inferred__1/max_reg_723[8]_i_2_n_15 ),
        .I4(\max_reg_723[6]_i_2_n_15 ),
        .I5(call_ret_reg_708_pp0_iter9_reg_1[0]),
        .O(\max_reg_723[6]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \max_reg_723[6]_i_2 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[18]_i_4_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[3]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[10]_i_3_n_15 ),
        .I3(\SHIFT_RIGHT_inferred__1/max_reg_723[14]_i_3_n_15 ),
        .I4(\SHIFT_RIGHT_inferred__1/max_reg_723[6]_i_3_n_15 ),
        .I5(call_ret_reg_708_pp0_iter9_reg_1[2]),
        .O(\max_reg_723[6]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \max_reg_723[7]_i_1 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[10]_i_2_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[1]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[8]_i_2_n_15 ),
        .I3(\SHIFT_RIGHT_inferred__1/max_reg_723[9]_i_2_n_15 ),
        .I4(\max_reg_723[7]_i_2_n_15 ),
        .I5(call_ret_reg_708_pp0_iter9_reg_1[0]),
        .O(\max_reg_723[7]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \max_reg_723[7]_i_2 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[19]_i_4_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[3]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[11]_i_3_n_15 ),
        .I3(\SHIFT_RIGHT_inferred__1/max_reg_723[15]_i_3_n_15 ),
        .I4(\SHIFT_RIGHT_inferred__1/max_reg_723[7]_i_3_n_15 ),
        .I5(call_ret_reg_708_pp0_iter9_reg_1[2]),
        .O(\max_reg_723[7]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \max_reg_723[8]_i_1 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[11]_i_2_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[1]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[9]_i_2_n_15 ),
        .I3(\SHIFT_RIGHT_inferred__1/max_reg_723[10]_i_2_n_15 ),
        .I4(\SHIFT_RIGHT_inferred__1/max_reg_723[8]_i_2_n_15 ),
        .I5(call_ret_reg_708_pp0_iter9_reg_1[0]),
        .O(\max_reg_723[8]_i_1_n_15 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \max_reg_723[9]_i_1 
       (.I0(\SHIFT_RIGHT_inferred__1/max_reg_723[12]_i_2_n_15 ),
        .I1(call_ret_reg_708_pp0_iter9_reg_1[1]),
        .I2(\SHIFT_RIGHT_inferred__1/max_reg_723[10]_i_2_n_15 ),
        .I3(\SHIFT_RIGHT_inferred__1/max_reg_723[11]_i_2_n_15 ),
        .I4(\SHIFT_RIGHT_inferred__1/max_reg_723[9]_i_2_n_15 ),
        .I5(call_ret_reg_708_pp0_iter9_reg_1[0]),
        .O(\max_reg_723[9]_i_1_n_15 ));
  FDRE \max_reg_723_reg[0] 
       (.C(ap_clk),
        .CE(max_reg_7230),
        .D(\max_reg_723[0]_i_1_n_15 ),
        .Q(max_reg_723[0]),
        .R(1'b0));
  FDRE \max_reg_723_reg[10] 
       (.C(ap_clk),
        .CE(max_reg_7230),
        .D(\max_reg_723[10]_i_1_n_15 ),
        .Q(max_reg_723[10]),
        .R(1'b0));
  FDRE \max_reg_723_reg[11] 
       (.C(ap_clk),
        .CE(max_reg_7230),
        .D(\max_reg_723[11]_i_1_n_15 ),
        .Q(max_reg_723[11]),
        .R(1'b0));
  FDRE \max_reg_723_reg[12] 
       (.C(ap_clk),
        .CE(max_reg_7230),
        .D(\max_reg_723[12]_i_1_n_15 ),
        .Q(max_reg_723[12]),
        .R(1'b0));
  FDRE \max_reg_723_reg[13] 
       (.C(ap_clk),
        .CE(max_reg_7230),
        .D(\max_reg_723[13]_i_1_n_15 ),
        .Q(max_reg_723[13]),
        .R(1'b0));
  FDRE \max_reg_723_reg[14] 
       (.C(ap_clk),
        .CE(max_reg_7230),
        .D(\max_reg_723[14]_i_1_n_15 ),
        .Q(max_reg_723[14]),
        .R(1'b0));
  FDRE \max_reg_723_reg[15] 
       (.C(ap_clk),
        .CE(max_reg_7230),
        .D(\max_reg_723[15]_i_1_n_15 ),
        .Q(max_reg_723[15]),
        .R(1'b0));
  FDRE \max_reg_723_reg[16] 
       (.C(ap_clk),
        .CE(max_reg_7230),
        .D(\max_reg_723[16]_i_1_n_15 ),
        .Q(max_reg_723[16]),
        .R(1'b0));
  FDRE \max_reg_723_reg[17] 
       (.C(ap_clk),
        .CE(max_reg_7230),
        .D(\max_reg_723[17]_i_1_n_15 ),
        .Q(max_reg_723[17]),
        .R(1'b0));
  FDRE \max_reg_723_reg[18] 
       (.C(ap_clk),
        .CE(max_reg_7230),
        .D(\max_reg_723[18]_i_1_n_15 ),
        .Q(max_reg_723[18]),
        .R(1'b0));
  FDRE \max_reg_723_reg[19] 
       (.C(ap_clk),
        .CE(max_reg_7230),
        .D(\max_reg_723[19]_i_1_n_15 ),
        .Q(max_reg_723[19]),
        .R(1'b0));
  FDRE \max_reg_723_reg[1] 
       (.C(ap_clk),
        .CE(max_reg_7230),
        .D(\max_reg_723[1]_i_1_n_15 ),
        .Q(max_reg_723[1]),
        .R(1'b0));
  FDRE \max_reg_723_reg[20] 
       (.C(ap_clk),
        .CE(max_reg_7230),
        .D(\max_reg_723[20]_i_1_n_15 ),
        .Q(max_reg_723[20]),
        .R(1'b0));
  FDRE \max_reg_723_reg[21] 
       (.C(ap_clk),
        .CE(max_reg_7230),
        .D(\max_reg_723[21]_i_1_n_15 ),
        .Q(max_reg_723[21]),
        .R(1'b0));
  FDRE \max_reg_723_reg[22] 
       (.C(ap_clk),
        .CE(max_reg_7230),
        .D(\max_reg_723[22]_i_1_n_15 ),
        .Q(max_reg_723[22]),
        .R(1'b0));
  FDRE \max_reg_723_reg[23] 
       (.C(ap_clk),
        .CE(max_reg_7230),
        .D(\max_reg_723[23]_i_1_n_15 ),
        .Q(max_reg_723[23]),
        .R(1'b0));
  FDRE \max_reg_723_reg[24] 
       (.C(ap_clk),
        .CE(max_reg_7230),
        .D(\max_reg_723[24]_i_1_n_15 ),
        .Q(max_reg_723[24]),
        .R(1'b0));
  FDRE \max_reg_723_reg[25] 
       (.C(ap_clk),
        .CE(max_reg_7230),
        .D(\max_reg_723[25]_i_1_n_15 ),
        .Q(max_reg_723[25]),
        .R(1'b0));
  FDRE \max_reg_723_reg[26] 
       (.C(ap_clk),
        .CE(max_reg_7230),
        .D(\max_reg_723[26]_i_1_n_15 ),
        .Q(max_reg_723[26]),
        .R(1'b0));
  FDRE \max_reg_723_reg[27] 
       (.C(ap_clk),
        .CE(max_reg_7230),
        .D(\max_reg_723[27]_i_1_n_15 ),
        .Q(max_reg_723[27]),
        .R(1'b0));
  FDRE \max_reg_723_reg[28] 
       (.C(ap_clk),
        .CE(max_reg_7230),
        .D(\max_reg_723[28]_i_1_n_15 ),
        .Q(max_reg_723[28]),
        .R(1'b0));
  FDRE \max_reg_723_reg[29] 
       (.C(ap_clk),
        .CE(max_reg_7230),
        .D(\max_reg_723[29]_i_1_n_15 ),
        .Q(max_reg_723[29]),
        .R(1'b0));
  FDRE \max_reg_723_reg[2] 
       (.C(ap_clk),
        .CE(max_reg_7230),
        .D(\max_reg_723[2]_i_1_n_15 ),
        .Q(max_reg_723[2]),
        .R(1'b0));
  FDRE \max_reg_723_reg[30] 
       (.C(ap_clk),
        .CE(max_reg_7230),
        .D(\max_reg_723[30]_i_1_n_15 ),
        .Q(max_reg_723[30]),
        .R(1'b0));
  FDRE \max_reg_723_reg[31] 
       (.C(ap_clk),
        .CE(max_reg_7230),
        .D(\max_reg_723[31]_i_1_n_15 ),
        .Q(max_reg_723[31]),
        .R(1'b0));
  FDRE \max_reg_723_reg[32] 
       (.C(ap_clk),
        .CE(max_reg_7230),
        .D(\max_reg_723[32]_i_1_n_15 ),
        .Q(max_reg_723[32]),
        .R(1'b0));
  FDRE \max_reg_723_reg[33] 
       (.C(ap_clk),
        .CE(max_reg_7230),
        .D(\max_reg_723[33]_i_1_n_15 ),
        .Q(max_reg_723[33]),
        .R(1'b0));
  FDRE \max_reg_723_reg[34] 
       (.C(ap_clk),
        .CE(max_reg_7230),
        .D(\max_reg_723[34]_i_1_n_15 ),
        .Q(max_reg_723[34]),
        .R(1'b0));
  FDRE \max_reg_723_reg[35] 
       (.C(ap_clk),
        .CE(max_reg_7230),
        .D(\max_reg_723[35]_i_1_n_15 ),
        .Q(max_reg_723[35]),
        .R(1'b0));
  FDRE \max_reg_723_reg[36] 
       (.C(ap_clk),
        .CE(max_reg_7230),
        .D(\max_reg_723[36]_i_1_n_15 ),
        .Q(max_reg_723[36]),
        .R(1'b0));
  FDRE \max_reg_723_reg[37] 
       (.C(ap_clk),
        .CE(max_reg_7230),
        .D(\max_reg_723[37]_i_1_n_15 ),
        .Q(max_reg_723[37]),
        .R(1'b0));
  FDRE \max_reg_723_reg[38] 
       (.C(ap_clk),
        .CE(max_reg_7230),
        .D(\max_reg_723[38]_i_1_n_15 ),
        .Q(max_reg_723[38]),
        .R(1'b0));
  FDRE \max_reg_723_reg[39] 
       (.C(ap_clk),
        .CE(max_reg_7230),
        .D(\max_reg_723[39]_i_1_n_15 ),
        .Q(max_reg_723[39]),
        .R(1'b0));
  FDRE \max_reg_723_reg[3] 
       (.C(ap_clk),
        .CE(max_reg_7230),
        .D(\max_reg_723[3]_i_1_n_15 ),
        .Q(max_reg_723[3]),
        .R(1'b0));
  FDRE \max_reg_723_reg[40] 
       (.C(ap_clk),
        .CE(max_reg_7230),
        .D(\SHIFT_RIGHT_inferred__1/max_reg_723[40]_i_1_n_15 ),
        .Q(max_reg_723[40]),
        .R(1'b0));
  FDRE \max_reg_723_reg[41] 
       (.C(ap_clk),
        .CE(max_reg_7230),
        .D(\max_reg_723[41]_i_1_n_15 ),
        .Q(max_reg_723[41]),
        .R(1'b0));
  FDRE \max_reg_723_reg[42] 
       (.C(ap_clk),
        .CE(max_reg_7230),
        .D(\max_reg_723[42]_i_1_n_15 ),
        .Q(max_reg_723[42]),
        .R(1'b0));
  FDRE \max_reg_723_reg[43] 
       (.C(ap_clk),
        .CE(max_reg_7230),
        .D(\max_reg_723[43]_i_1_n_15 ),
        .Q(max_reg_723[43]),
        .R(1'b0));
  FDRE \max_reg_723_reg[44] 
       (.C(ap_clk),
        .CE(max_reg_7230),
        .D(\max_reg_723[44]_i_1_n_15 ),
        .Q(max_reg_723[44]),
        .R(1'b0));
  FDRE \max_reg_723_reg[45] 
       (.C(ap_clk),
        .CE(max_reg_7230),
        .D(\max_reg_723[45]_i_1_n_15 ),
        .Q(max_reg_723[45]),
        .R(1'b0));
  FDRE \max_reg_723_reg[46] 
       (.C(ap_clk),
        .CE(max_reg_7230),
        .D(\max_reg_723[46]_i_1_n_15 ),
        .Q(max_reg_723[46]),
        .R(1'b0));
  FDRE \max_reg_723_reg[47] 
       (.C(ap_clk),
        .CE(max_reg_7230),
        .D(\max_reg_723[47]_i_1_n_15 ),
        .Q(max_reg_723[47]),
        .R(1'b0));
  FDRE \max_reg_723_reg[48] 
       (.C(ap_clk),
        .CE(max_reg_7230),
        .D(\max_reg_723[48]_i_1_n_15 ),
        .Q(max_reg_723[48]),
        .R(1'b0));
  FDRE \max_reg_723_reg[49] 
       (.C(ap_clk),
        .CE(max_reg_7230),
        .D(\max_reg_723[49]_i_1_n_15 ),
        .Q(max_reg_723[49]),
        .R(1'b0));
  FDRE \max_reg_723_reg[4] 
       (.C(ap_clk),
        .CE(max_reg_7230),
        .D(\max_reg_723[4]_i_1_n_15 ),
        .Q(max_reg_723[4]),
        .R(1'b0));
  FDRE \max_reg_723_reg[50] 
       (.C(ap_clk),
        .CE(max_reg_7230),
        .D(\max_reg_723[50]_i_1_n_15 ),
        .Q(max_reg_723[50]),
        .R(1'b0));
  FDRE \max_reg_723_reg[51] 
       (.C(ap_clk),
        .CE(max_reg_7230),
        .D(\max_reg_723[51]_i_1_n_15 ),
        .Q(max_reg_723[51]),
        .R(1'b0));
  FDRE \max_reg_723_reg[52] 
       (.C(ap_clk),
        .CE(max_reg_7230),
        .D(\max_reg_723[52]_i_1_n_15 ),
        .Q(max_reg_723[52]),
        .R(1'b0));
  FDRE \max_reg_723_reg[53] 
       (.C(ap_clk),
        .CE(max_reg_7230),
        .D(\max_reg_723[53]_i_1_n_15 ),
        .Q(max_reg_723[53]),
        .R(1'b0));
  FDRE \max_reg_723_reg[54] 
       (.C(ap_clk),
        .CE(max_reg_7230),
        .D(\max_reg_723[54]_i_1_n_15 ),
        .Q(max_reg_723[54]),
        .R(1'b0));
  FDRE \max_reg_723_reg[55] 
       (.C(ap_clk),
        .CE(max_reg_7230),
        .D(\max_reg_723[55]_i_1_n_15 ),
        .Q(max_reg_723[55]),
        .R(1'b0));
  FDRE \max_reg_723_reg[56] 
       (.C(ap_clk),
        .CE(max_reg_7230),
        .D(\SHIFT_RIGHT_inferred__1/max_reg_723[56]_i_1_n_15 ),
        .Q(max_reg_723[56]),
        .R(1'b0));
  FDRE \max_reg_723_reg[57] 
       (.C(ap_clk),
        .CE(max_reg_7230),
        .D(\max_reg_723[57]_i_1_n_15 ),
        .Q(max_reg_723[57]),
        .R(1'b0));
  FDRE \max_reg_723_reg[58] 
       (.C(ap_clk),
        .CE(max_reg_7230),
        .D(\SHIFT_RIGHT_inferred__1/max_reg_723[58]_i_1_n_15 ),
        .Q(max_reg_723[58]),
        .R(1'b0));
  FDRE \max_reg_723_reg[59] 
       (.C(ap_clk),
        .CE(max_reg_7230),
        .D(\SHIFT_RIGHT_inferred__1/max_reg_723[59]_i_1_n_15 ),
        .Q(max_reg_723[59]),
        .R(1'b0));
  FDRE \max_reg_723_reg[5] 
       (.C(ap_clk),
        .CE(max_reg_7230),
        .D(\max_reg_723[5]_i_1_n_15 ),
        .Q(max_reg_723[5]),
        .R(1'b0));
  FDRE \max_reg_723_reg[60] 
       (.C(ap_clk),
        .CE(max_reg_7230),
        .D(\SHIFT_RIGHT_inferred__1/max_reg_723[60]_i_1_n_15 ),
        .Q(max_reg_723[60]),
        .R(1'b0));
  FDRE \max_reg_723_reg[61] 
       (.C(ap_clk),
        .CE(max_reg_7230),
        .D(\SHIFT_RIGHT_inferred__1/max_reg_723[61]_i_1_n_15 ),
        .Q(max_reg_723[61]),
        .R(1'b0));
  FDRE \max_reg_723_reg[62] 
       (.C(ap_clk),
        .CE(max_reg_7230),
        .D(\SHIFT_RIGHT_inferred__1/max_reg_723[62]_i_1_n_15 ),
        .Q(max_reg_723[62]),
        .R(1'b0));
  FDRE \max_reg_723_reg[63] 
       (.C(ap_clk),
        .CE(max_reg_7230),
        .D(\SHIFT_RIGHT_inferred__1/max_reg_723[63]_i_2_n_15 ),
        .Q(max_reg_723[63]),
        .R(1'b0));
  FDRE \max_reg_723_reg[6] 
       (.C(ap_clk),
        .CE(max_reg_7230),
        .D(\max_reg_723[6]_i_1_n_15 ),
        .Q(max_reg_723[6]),
        .R(1'b0));
  FDRE \max_reg_723_reg[7] 
       (.C(ap_clk),
        .CE(max_reg_7230),
        .D(\max_reg_723[7]_i_1_n_15 ),
        .Q(max_reg_723[7]),
        .R(1'b0));
  FDRE \max_reg_723_reg[8] 
       (.C(ap_clk),
        .CE(max_reg_7230),
        .D(\max_reg_723[8]_i_1_n_15 ),
        .Q(max_reg_723[8]),
        .R(1'b0));
  FDRE \max_reg_723_reg[9] 
       (.C(ap_clk),
        .CE(max_reg_7230),
        .D(\max_reg_723[9]_i_1_n_15 ),
        .Q(max_reg_723[9]),
        .R(1'b0));
  FDRE \max_val_1_fu_86_reg[0] 
       (.C(ap_clk),
        .CE(varMax_fu_82),
        .D(trunc_ln101_reg_616_pp0_iter9_reg[0]),
        .Q(max_val_1_fu_86[0]),
        .R(max_val_1_fu_860));
  FDRE \max_val_1_fu_86_reg[1] 
       (.C(ap_clk),
        .CE(varMax_fu_82),
        .D(trunc_ln101_reg_616_pp0_iter9_reg[1]),
        .Q(max_val_1_fu_86[1]),
        .R(max_val_1_fu_860));
  FDRE \max_val_1_fu_86_reg[2] 
       (.C(ap_clk),
        .CE(varMax_fu_82),
        .D(trunc_ln101_reg_616_pp0_iter9_reg[2]),
        .Q(max_val_1_fu_86[2]),
        .R(max_val_1_fu_860));
  FDRE \max_val_1_fu_86_reg[3] 
       (.C(ap_clk),
        .CE(varMax_fu_82),
        .D(trunc_ln101_reg_616_pp0_iter9_reg[3]),
        .Q(max_val_1_fu_86[3]),
        .R(max_val_1_fu_860));
  FDRE \max_val_1_fu_86_reg[4] 
       (.C(ap_clk),
        .CE(varMax_fu_82),
        .D(trunc_ln101_reg_616_pp0_iter9_reg[4]),
        .Q(max_val_1_fu_86[4]),
        .R(max_val_1_fu_860));
  FDRE \max_val_1_fu_86_reg[5] 
       (.C(ap_clk),
        .CE(varMax_fu_82),
        .D(trunc_ln101_reg_616_pp0_iter9_reg[5]),
        .Q(max_val_1_fu_86[5]),
        .R(max_val_1_fu_860));
  FDRE \max_val_1_fu_86_reg[6] 
       (.C(ap_clk),
        .CE(varMax_fu_82),
        .D(trunc_ln101_reg_616_pp0_iter9_reg[6]),
        .Q(max_val_1_fu_86[6]),
        .R(max_val_1_fu_860));
  FDRE \max_val_1_fu_86_reg[7] 
       (.C(ap_clk),
        .CE(varMax_fu_82),
        .D(trunc_ln101_reg_616_pp0_iter9_reg[7]),
        .Q(max_val_1_fu_86[7]),
        .R(max_val_1_fu_860));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \max_val_2_loc_fu_54[0]_i_1 
       (.I0(trunc_ln101_reg_616_pp0_iter9_reg[0]),
        .I1(\icmp_ln98_reg_603_pp0_iter9_reg_reg_n_15_[0] ),
        .I2(p_0_in_0),
        .I3(ap_enable_reg_pp0_iter10),
        .I4(max_val_1_fu_86[0]),
        .O(\trunc_ln101_reg_616_pp0_iter9_reg_reg[7]__0_0 [0]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \max_val_2_loc_fu_54[1]_i_1 
       (.I0(trunc_ln101_reg_616_pp0_iter9_reg[1]),
        .I1(\icmp_ln98_reg_603_pp0_iter9_reg_reg_n_15_[0] ),
        .I2(p_0_in_0),
        .I3(ap_enable_reg_pp0_iter10),
        .I4(max_val_1_fu_86[1]),
        .O(\trunc_ln101_reg_616_pp0_iter9_reg_reg[7]__0_0 [1]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \max_val_2_loc_fu_54[2]_i_1 
       (.I0(trunc_ln101_reg_616_pp0_iter9_reg[2]),
        .I1(\icmp_ln98_reg_603_pp0_iter9_reg_reg_n_15_[0] ),
        .I2(p_0_in_0),
        .I3(ap_enable_reg_pp0_iter10),
        .I4(max_val_1_fu_86[2]),
        .O(\trunc_ln101_reg_616_pp0_iter9_reg_reg[7]__0_0 [2]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \max_val_2_loc_fu_54[3]_i_1 
       (.I0(trunc_ln101_reg_616_pp0_iter9_reg[3]),
        .I1(\icmp_ln98_reg_603_pp0_iter9_reg_reg_n_15_[0] ),
        .I2(p_0_in_0),
        .I3(ap_enable_reg_pp0_iter10),
        .I4(max_val_1_fu_86[3]),
        .O(\trunc_ln101_reg_616_pp0_iter9_reg_reg[7]__0_0 [3]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \max_val_2_loc_fu_54[4]_i_1 
       (.I0(trunc_ln101_reg_616_pp0_iter9_reg[4]),
        .I1(\icmp_ln98_reg_603_pp0_iter9_reg_reg_n_15_[0] ),
        .I2(p_0_in_0),
        .I3(ap_enable_reg_pp0_iter10),
        .I4(max_val_1_fu_86[4]),
        .O(\trunc_ln101_reg_616_pp0_iter9_reg_reg[7]__0_0 [4]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \max_val_2_loc_fu_54[5]_i_1 
       (.I0(trunc_ln101_reg_616_pp0_iter9_reg[5]),
        .I1(\icmp_ln98_reg_603_pp0_iter9_reg_reg_n_15_[0] ),
        .I2(p_0_in_0),
        .I3(ap_enable_reg_pp0_iter10),
        .I4(max_val_1_fu_86[5]),
        .O(\trunc_ln101_reg_616_pp0_iter9_reg_reg[7]__0_0 [5]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \max_val_2_loc_fu_54[6]_i_1 
       (.I0(trunc_ln101_reg_616_pp0_iter9_reg[6]),
        .I1(\icmp_ln98_reg_603_pp0_iter9_reg_reg_n_15_[0] ),
        .I2(p_0_in_0),
        .I3(ap_enable_reg_pp0_iter10),
        .I4(max_val_1_fu_86[6]),
        .O(\trunc_ln101_reg_616_pp0_iter9_reg_reg[7]__0_0 [6]));
  LUT5 #(
    .INIT(32'hF2000000)) 
    \max_val_2_loc_fu_54[7]_i_1 
       (.I0(icmp_ln99_reg_607_pp0_iter8_reg),
        .I1(icmp_ln98_reg_603_pp0_iter8_reg),
        .I2(icmp_ln92_reg_570_pp0_iter9_reg),
        .I3(Q),
        .I4(\ap_CS_fsm_reg[9]_2 [2]),
        .O(E));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \max_val_2_loc_fu_54[7]_i_2 
       (.I0(trunc_ln101_reg_616_pp0_iter9_reg[7]),
        .I1(\icmp_ln98_reg_603_pp0_iter9_reg_reg_n_15_[0] ),
        .I2(p_0_in_0),
        .I3(ap_enable_reg_pp0_iter10),
        .I4(max_val_1_fu_86[7]),
        .O(\trunc_ln101_reg_616_pp0_iter9_reg_reg[7]__0_0 [7]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_mul_33ns_8ns_41_2_1 mul_33ns_8ns_41_2_1_U100
       (.D({D[6:1],grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122_HistArray_address0,D[0]}),
        .E(HistArray_load_reg_5790),
        .HistArray_q0(HistArray_q0),
        .Q({ap_CS_fsm_pp0_stage1,ap_CS_fsm_pp0_stage0}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(wB_fu_70),
        .buff0_reg_0(buff0_reg__0),
        .tmp_product_0(\icmp_ln92_reg_570_reg[0]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_mul_64s_25ns_64_5_1 mul_64s_25ns_64_5_1_U101
       (.Q({ap_CS_fsm_pp0_stage1,ap_CS_fsm_pp0_stage0}),
        .ap_clk(ap_clk),
        .buff1_reg_0(mul_ln101_reg_626),
        .buff1_reg__0_0(\icmp_ln98_reg_603_reg_n_15_[0] ),
        .\buff2_reg[63]_0 (buff2),
        .out(sumB_fu_78_reg),
        .tmp_product__0_0(tmp_product__0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_mul_64s_32ns_64_5_1 mul_64s_32ns_64_5_1_U102
       (.DOADO(DOADO),
        .Q(call_ret8_reg_688_1),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter6(ap_enable_reg_pp0_iter6),
        .ap_enable_reg_pp0_iter7(ap_enable_reg_pp0_iter7),
        .buff0_reg_0({ap_CS_fsm_pp0_stage1,ap_CS_fsm_pp0_stage0}),
        .buff0_reg_1(\icmp_ln98_reg_603_pp0_iter5_reg_reg_n_15_[0] ),
        .buff0_reg_2(reg_179),
        .\buff2_reg[63]_0 ({mul_64s_32ns_64_5_1_U102_n_16,mul_64s_32ns_64_5_1_U102_n_17,mul_64s_32ns_64_5_1_U102_n_18,mul_64s_32ns_64_5_1_U102_n_19,mul_64s_32ns_64_5_1_U102_n_20,mul_64s_32ns_64_5_1_U102_n_21,mul_64s_32ns_64_5_1_U102_n_22,mul_64s_32ns_64_5_1_U102_n_23,mul_64s_32ns_64_5_1_U102_n_24,mul_64s_32ns_64_5_1_U102_n_25,mul_64s_32ns_64_5_1_U102_n_26,mul_64s_32ns_64_5_1_U102_n_27,mul_64s_32ns_64_5_1_U102_n_28,mul_64s_32ns_64_5_1_U102_n_29,mul_64s_32ns_64_5_1_U102_n_30,mul_64s_32ns_64_5_1_U102_n_31,mul_64s_32ns_64_5_1_U102_n_32,mul_64s_32ns_64_5_1_U102_n_33,mul_64s_32ns_64_5_1_U102_n_34,mul_64s_32ns_64_5_1_U102_n_35,mul_64s_32ns_64_5_1_U102_n_36,mul_64s_32ns_64_5_1_U102_n_37,mul_64s_32ns_64_5_1_U102_n_38,mul_64s_32ns_64_5_1_U102_n_39,mul_64s_32ns_64_5_1_U102_n_40,mul_64s_32ns_64_5_1_U102_n_41,mul_64s_32ns_64_5_1_U102_n_42,mul_64s_32ns_64_5_1_U102_n_43,mul_64s_32ns_64_5_1_U102_n_44,mul_64s_32ns_64_5_1_U102_n_45,mul_64s_32ns_64_5_1_U102_n_46,mul_64s_32ns_64_5_1_U102_n_47,mul_64s_32ns_64_5_1_U102_n_48,mul_64s_32ns_64_5_1_U102_n_49,mul_64s_32ns_64_5_1_U102_n_50,mul_64s_32ns_64_5_1_U102_n_51,mul_64s_32ns_64_5_1_U102_n_52,mul_64s_32ns_64_5_1_U102_n_53,mul_64s_32ns_64_5_1_U102_n_54,mul_64s_32ns_64_5_1_U102_n_55,mul_64s_32ns_64_5_1_U102_n_56,mul_64s_32ns_64_5_1_U102_n_57,mul_64s_32ns_64_5_1_U102_n_58,mul_64s_32ns_64_5_1_U102_n_59,mul_64s_32ns_64_5_1_U102_n_60,mul_64s_32ns_64_5_1_U102_n_61,mul_64s_32ns_64_5_1_U102_n_62,mul_64s_32ns_64_5_1_U102_n_63,mul_64s_32ns_64_5_1_U102_n_64,mul_64s_32ns_64_5_1_U102_n_65,mul_64s_32ns_64_5_1_U102_n_66,mul_64s_32ns_64_5_1_U102_n_67,mul_64s_32ns_64_5_1_U102_n_68,mul_64s_32ns_64_5_1_U102_n_69,mul_64s_32ns_64_5_1_U102_n_70,mul_64s_32ns_64_5_1_U102_n_71,mul_64s_32ns_64_5_1_U102_n_72,mul_64s_32ns_64_5_1_U102_n_73,mul_64s_32ns_64_5_1_U102_n_74,mul_64s_32ns_64_5_1_U102_n_75,mul_64s_32ns_64_5_1_U102_n_76,mul_64s_32ns_64_5_1_U102_n_77,mul_64s_32ns_64_5_1_U102_n_78,mul_64s_32ns_64_5_1_U102_n_79}),
        .icmp_ln98_reg_603_pp0_iter6_reg(icmp_ln98_reg_603_pp0_iter6_reg),
        .reg_1830(reg_1830));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu_mul_64s_64s_64_5_1 mul_64s_64s_64_5_1_U103
       (.Q(ap_CS_fsm_pp0_stage0),
        .ap_clk(ap_clk),
        .buff0_reg__0_0(d_reg_656),
        .\buff2_reg[63]_0 ({mul_64s_64s_64_5_1_U103_n_15,mul_64s_64s_64_5_1_U103_n_16,mul_64s_64s_64_5_1_U103_n_17,mul_64s_64s_64_5_1_U103_n_18,mul_64s_64s_64_5_1_U103_n_19,mul_64s_64s_64_5_1_U103_n_20,mul_64s_64s_64_5_1_U103_n_21,mul_64s_64s_64_5_1_U103_n_22,mul_64s_64s_64_5_1_U103_n_23,mul_64s_64s_64_5_1_U103_n_24,mul_64s_64s_64_5_1_U103_n_25,mul_64s_64s_64_5_1_U103_n_26,mul_64s_64s_64_5_1_U103_n_27,mul_64s_64s_64_5_1_U103_n_28,mul_64s_64s_64_5_1_U103_n_29,mul_64s_64s_64_5_1_U103_n_30,mul_64s_64s_64_5_1_U103_n_31,mul_64s_64s_64_5_1_U103_n_32,mul_64s_64s_64_5_1_U103_n_33,mul_64s_64s_64_5_1_U103_n_34,mul_64s_64s_64_5_1_U103_n_35,mul_64s_64s_64_5_1_U103_n_36,mul_64s_64s_64_5_1_U103_n_37,mul_64s_64s_64_5_1_U103_n_38,mul_64s_64s_64_5_1_U103_n_39,mul_64s_64s_64_5_1_U103_n_40,mul_64s_64s_64_5_1_U103_n_41,mul_64s_64s_64_5_1_U103_n_42,mul_64s_64s_64_5_1_U103_n_43,mul_64s_64s_64_5_1_U103_n_44,mul_64s_64s_64_5_1_U103_n_45,mul_64s_64s_64_5_1_U103_n_46,mul_64s_64s_64_5_1_U103_n_47,mul_64s_64s_64_5_1_U103_n_48,mul_64s_64s_64_5_1_U103_n_49,mul_64s_64s_64_5_1_U103_n_50,mul_64s_64s_64_5_1_U103_n_51,mul_64s_64s_64_5_1_U103_n_52,mul_64s_64s_64_5_1_U103_n_53,mul_64s_64s_64_5_1_U103_n_54,mul_64s_64s_64_5_1_U103_n_55,mul_64s_64s_64_5_1_U103_n_56,mul_64s_64s_64_5_1_U103_n_57,mul_64s_64s_64_5_1_U103_n_58,mul_64s_64s_64_5_1_U103_n_59,mul_64s_64s_64_5_1_U103_n_60,mul_64s_64s_64_5_1_U103_n_61,mul_64s_64s_64_5_1_U103_n_62,mul_64s_64s_64_5_1_U103_n_63,mul_64s_64s_64_5_1_U103_n_64,mul_64s_64s_64_5_1_U103_n_65,mul_64s_64s_64_5_1_U103_n_66,mul_64s_64s_64_5_1_U103_n_67,mul_64s_64s_64_5_1_U103_n_68,mul_64s_64s_64_5_1_U103_n_69,mul_64s_64s_64_5_1_U103_n_70,mul_64s_64s_64_5_1_U103_n_71,mul_64s_64s_64_5_1_U103_n_72,mul_64s_64s_64_5_1_U103_n_73,mul_64s_64s_64_5_1_U103_n_74,mul_64s_64s_64_5_1_U103_n_75,mul_64s_64s_64_5_1_U103_n_76,mul_64s_64s_64_5_1_U103_n_77,mul_64s_64s_64_5_1_U103_n_78}),
        .icmp_ln98_reg_603_pp0_iter3_reg(icmp_ln98_reg_603_pp0_iter3_reg),
        .tmp_reg_662(tmp_reg_662));
  LUT2 #(
    .INIT(4'h2)) 
    \mul_ln101_reg_626[40]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\icmp_ln98_reg_603_reg_n_15_[0] ),
        .O(mul_ln101_reg_6260));
  FDRE \mul_ln101_reg_626_reg[0] 
       (.C(ap_clk),
        .CE(mul_ln101_reg_6260),
        .D(buff0_reg__0[0]),
        .Q(mul_ln101_reg_626[0]),
        .R(1'b0));
  FDRE \mul_ln101_reg_626_reg[10] 
       (.C(ap_clk),
        .CE(mul_ln101_reg_6260),
        .D(buff0_reg__0[10]),
        .Q(mul_ln101_reg_626[10]),
        .R(1'b0));
  FDRE \mul_ln101_reg_626_reg[11] 
       (.C(ap_clk),
        .CE(mul_ln101_reg_6260),
        .D(buff0_reg__0[11]),
        .Q(mul_ln101_reg_626[11]),
        .R(1'b0));
  FDRE \mul_ln101_reg_626_reg[12] 
       (.C(ap_clk),
        .CE(mul_ln101_reg_6260),
        .D(buff0_reg__0[12]),
        .Q(mul_ln101_reg_626[12]),
        .R(1'b0));
  FDRE \mul_ln101_reg_626_reg[13] 
       (.C(ap_clk),
        .CE(mul_ln101_reg_6260),
        .D(buff0_reg__0[13]),
        .Q(mul_ln101_reg_626[13]),
        .R(1'b0));
  FDRE \mul_ln101_reg_626_reg[14] 
       (.C(ap_clk),
        .CE(mul_ln101_reg_6260),
        .D(buff0_reg__0[14]),
        .Q(mul_ln101_reg_626[14]),
        .R(1'b0));
  FDRE \mul_ln101_reg_626_reg[15] 
       (.C(ap_clk),
        .CE(mul_ln101_reg_6260),
        .D(buff0_reg__0[15]),
        .Q(mul_ln101_reg_626[15]),
        .R(1'b0));
  FDRE \mul_ln101_reg_626_reg[16] 
       (.C(ap_clk),
        .CE(mul_ln101_reg_6260),
        .D(buff0_reg__0[16]),
        .Q(mul_ln101_reg_626[16]),
        .R(1'b0));
  FDRE \mul_ln101_reg_626_reg[17] 
       (.C(ap_clk),
        .CE(mul_ln101_reg_6260),
        .D(buff0_reg__0[17]),
        .Q(mul_ln101_reg_626[17]),
        .R(1'b0));
  FDRE \mul_ln101_reg_626_reg[18] 
       (.C(ap_clk),
        .CE(mul_ln101_reg_6260),
        .D(buff0_reg__0[18]),
        .Q(mul_ln101_reg_626[18]),
        .R(1'b0));
  FDRE \mul_ln101_reg_626_reg[19] 
       (.C(ap_clk),
        .CE(mul_ln101_reg_6260),
        .D(buff0_reg__0[19]),
        .Q(mul_ln101_reg_626[19]),
        .R(1'b0));
  FDRE \mul_ln101_reg_626_reg[1] 
       (.C(ap_clk),
        .CE(mul_ln101_reg_6260),
        .D(buff0_reg__0[1]),
        .Q(mul_ln101_reg_626[1]),
        .R(1'b0));
  FDRE \mul_ln101_reg_626_reg[20] 
       (.C(ap_clk),
        .CE(mul_ln101_reg_6260),
        .D(buff0_reg__0[20]),
        .Q(mul_ln101_reg_626[20]),
        .R(1'b0));
  FDRE \mul_ln101_reg_626_reg[21] 
       (.C(ap_clk),
        .CE(mul_ln101_reg_6260),
        .D(buff0_reg__0[21]),
        .Q(mul_ln101_reg_626[21]),
        .R(1'b0));
  FDRE \mul_ln101_reg_626_reg[22] 
       (.C(ap_clk),
        .CE(mul_ln101_reg_6260),
        .D(buff0_reg__0[22]),
        .Q(mul_ln101_reg_626[22]),
        .R(1'b0));
  FDRE \mul_ln101_reg_626_reg[23] 
       (.C(ap_clk),
        .CE(mul_ln101_reg_6260),
        .D(buff0_reg__0[23]),
        .Q(mul_ln101_reg_626[23]),
        .R(1'b0));
  FDRE \mul_ln101_reg_626_reg[24] 
       (.C(ap_clk),
        .CE(mul_ln101_reg_6260),
        .D(buff0_reg__0[24]),
        .Q(mul_ln101_reg_626[24]),
        .R(1'b0));
  FDRE \mul_ln101_reg_626_reg[25] 
       (.C(ap_clk),
        .CE(mul_ln101_reg_6260),
        .D(buff0_reg__0[25]),
        .Q(mul_ln101_reg_626[25]),
        .R(1'b0));
  FDRE \mul_ln101_reg_626_reg[26] 
       (.C(ap_clk),
        .CE(mul_ln101_reg_6260),
        .D(buff0_reg__0[26]),
        .Q(mul_ln101_reg_626[26]),
        .R(1'b0));
  FDRE \mul_ln101_reg_626_reg[27] 
       (.C(ap_clk),
        .CE(mul_ln101_reg_6260),
        .D(buff0_reg__0[27]),
        .Q(mul_ln101_reg_626[27]),
        .R(1'b0));
  FDRE \mul_ln101_reg_626_reg[28] 
       (.C(ap_clk),
        .CE(mul_ln101_reg_6260),
        .D(buff0_reg__0[28]),
        .Q(mul_ln101_reg_626[28]),
        .R(1'b0));
  FDRE \mul_ln101_reg_626_reg[29] 
       (.C(ap_clk),
        .CE(mul_ln101_reg_6260),
        .D(buff0_reg__0[29]),
        .Q(mul_ln101_reg_626[29]),
        .R(1'b0));
  FDRE \mul_ln101_reg_626_reg[2] 
       (.C(ap_clk),
        .CE(mul_ln101_reg_6260),
        .D(buff0_reg__0[2]),
        .Q(mul_ln101_reg_626[2]),
        .R(1'b0));
  FDRE \mul_ln101_reg_626_reg[30] 
       (.C(ap_clk),
        .CE(mul_ln101_reg_6260),
        .D(buff0_reg__0[30]),
        .Q(mul_ln101_reg_626[30]),
        .R(1'b0));
  FDRE \mul_ln101_reg_626_reg[31] 
       (.C(ap_clk),
        .CE(mul_ln101_reg_6260),
        .D(buff0_reg__0[31]),
        .Q(mul_ln101_reg_626[31]),
        .R(1'b0));
  FDRE \mul_ln101_reg_626_reg[32] 
       (.C(ap_clk),
        .CE(mul_ln101_reg_6260),
        .D(buff0_reg__0[32]),
        .Q(mul_ln101_reg_626[32]),
        .R(1'b0));
  FDRE \mul_ln101_reg_626_reg[33] 
       (.C(ap_clk),
        .CE(mul_ln101_reg_6260),
        .D(buff0_reg__0[33]),
        .Q(mul_ln101_reg_626[33]),
        .R(1'b0));
  FDRE \mul_ln101_reg_626_reg[34] 
       (.C(ap_clk),
        .CE(mul_ln101_reg_6260),
        .D(buff0_reg__0[34]),
        .Q(mul_ln101_reg_626[34]),
        .R(1'b0));
  FDRE \mul_ln101_reg_626_reg[35] 
       (.C(ap_clk),
        .CE(mul_ln101_reg_6260),
        .D(buff0_reg__0[35]),
        .Q(mul_ln101_reg_626[35]),
        .R(1'b0));
  FDRE \mul_ln101_reg_626_reg[36] 
       (.C(ap_clk),
        .CE(mul_ln101_reg_6260),
        .D(buff0_reg__0[36]),
        .Q(mul_ln101_reg_626[36]),
        .R(1'b0));
  FDRE \mul_ln101_reg_626_reg[37] 
       (.C(ap_clk),
        .CE(mul_ln101_reg_6260),
        .D(buff0_reg__0[37]),
        .Q(mul_ln101_reg_626[37]),
        .R(1'b0));
  FDRE \mul_ln101_reg_626_reg[38] 
       (.C(ap_clk),
        .CE(mul_ln101_reg_6260),
        .D(buff0_reg__0[38]),
        .Q(mul_ln101_reg_626[38]),
        .R(1'b0));
  FDRE \mul_ln101_reg_626_reg[39] 
       (.C(ap_clk),
        .CE(mul_ln101_reg_6260),
        .D(buff0_reg__0[39]),
        .Q(mul_ln101_reg_626[39]),
        .R(1'b0));
  FDRE \mul_ln101_reg_626_reg[3] 
       (.C(ap_clk),
        .CE(mul_ln101_reg_6260),
        .D(buff0_reg__0[3]),
        .Q(mul_ln101_reg_626[3]),
        .R(1'b0));
  FDRE \mul_ln101_reg_626_reg[40] 
       (.C(ap_clk),
        .CE(mul_ln101_reg_6260),
        .D(buff0_reg__0[40]),
        .Q(mul_ln101_reg_626[40]),
        .R(1'b0));
  FDRE \mul_ln101_reg_626_reg[4] 
       (.C(ap_clk),
        .CE(mul_ln101_reg_6260),
        .D(buff0_reg__0[4]),
        .Q(mul_ln101_reg_626[4]),
        .R(1'b0));
  FDRE \mul_ln101_reg_626_reg[5] 
       (.C(ap_clk),
        .CE(mul_ln101_reg_6260),
        .D(buff0_reg__0[5]),
        .Q(mul_ln101_reg_626[5]),
        .R(1'b0));
  FDRE \mul_ln101_reg_626_reg[6] 
       (.C(ap_clk),
        .CE(mul_ln101_reg_6260),
        .D(buff0_reg__0[6]),
        .Q(mul_ln101_reg_626[6]),
        .R(1'b0));
  FDRE \mul_ln101_reg_626_reg[7] 
       (.C(ap_clk),
        .CE(mul_ln101_reg_6260),
        .D(buff0_reg__0[7]),
        .Q(mul_ln101_reg_626[7]),
        .R(1'b0));
  FDRE \mul_ln101_reg_626_reg[8] 
       (.C(ap_clk),
        .CE(mul_ln101_reg_6260),
        .D(buff0_reg__0[8]),
        .Q(mul_ln101_reg_626[8]),
        .R(1'b0));
  FDRE \mul_ln101_reg_626_reg[9] 
       (.C(ap_clk),
        .CE(mul_ln101_reg_6260),
        .D(buff0_reg__0[9]),
        .Q(mul_ln101_reg_626[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \mul_ln104_reg_646[63]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(icmp_ln98_reg_603_pp0_iter2_reg),
        .O(mul_ln104_reg_6460));
  FDRE \mul_ln104_reg_646_reg[0] 
       (.C(ap_clk),
        .CE(mul_ln104_reg_6460),
        .D(buff2[0]),
        .Q(mul_ln104_reg_646[0]),
        .R(1'b0));
  FDRE \mul_ln104_reg_646_reg[10] 
       (.C(ap_clk),
        .CE(mul_ln104_reg_6460),
        .D(buff2[10]),
        .Q(mul_ln104_reg_646[10]),
        .R(1'b0));
  FDRE \mul_ln104_reg_646_reg[11] 
       (.C(ap_clk),
        .CE(mul_ln104_reg_6460),
        .D(buff2[11]),
        .Q(mul_ln104_reg_646[11]),
        .R(1'b0));
  FDRE \mul_ln104_reg_646_reg[12] 
       (.C(ap_clk),
        .CE(mul_ln104_reg_6460),
        .D(buff2[12]),
        .Q(mul_ln104_reg_646[12]),
        .R(1'b0));
  FDRE \mul_ln104_reg_646_reg[13] 
       (.C(ap_clk),
        .CE(mul_ln104_reg_6460),
        .D(buff2[13]),
        .Q(mul_ln104_reg_646[13]),
        .R(1'b0));
  FDRE \mul_ln104_reg_646_reg[14] 
       (.C(ap_clk),
        .CE(mul_ln104_reg_6460),
        .D(buff2[14]),
        .Q(mul_ln104_reg_646[14]),
        .R(1'b0));
  FDRE \mul_ln104_reg_646_reg[15] 
       (.C(ap_clk),
        .CE(mul_ln104_reg_6460),
        .D(buff2[15]),
        .Q(mul_ln104_reg_646[15]),
        .R(1'b0));
  FDRE \mul_ln104_reg_646_reg[16] 
       (.C(ap_clk),
        .CE(mul_ln104_reg_6460),
        .D(buff2[16]),
        .Q(mul_ln104_reg_646[16]),
        .R(1'b0));
  FDRE \mul_ln104_reg_646_reg[17] 
       (.C(ap_clk),
        .CE(mul_ln104_reg_6460),
        .D(buff2[17]),
        .Q(mul_ln104_reg_646[17]),
        .R(1'b0));
  FDRE \mul_ln104_reg_646_reg[18] 
       (.C(ap_clk),
        .CE(mul_ln104_reg_6460),
        .D(buff2[18]),
        .Q(mul_ln104_reg_646[18]),
        .R(1'b0));
  FDRE \mul_ln104_reg_646_reg[19] 
       (.C(ap_clk),
        .CE(mul_ln104_reg_6460),
        .D(buff2[19]),
        .Q(mul_ln104_reg_646[19]),
        .R(1'b0));
  FDRE \mul_ln104_reg_646_reg[1] 
       (.C(ap_clk),
        .CE(mul_ln104_reg_6460),
        .D(buff2[1]),
        .Q(mul_ln104_reg_646[1]),
        .R(1'b0));
  FDRE \mul_ln104_reg_646_reg[20] 
       (.C(ap_clk),
        .CE(mul_ln104_reg_6460),
        .D(buff2[20]),
        .Q(mul_ln104_reg_646[20]),
        .R(1'b0));
  FDRE \mul_ln104_reg_646_reg[21] 
       (.C(ap_clk),
        .CE(mul_ln104_reg_6460),
        .D(buff2[21]),
        .Q(mul_ln104_reg_646[21]),
        .R(1'b0));
  FDRE \mul_ln104_reg_646_reg[22] 
       (.C(ap_clk),
        .CE(mul_ln104_reg_6460),
        .D(buff2[22]),
        .Q(mul_ln104_reg_646[22]),
        .R(1'b0));
  FDRE \mul_ln104_reg_646_reg[23] 
       (.C(ap_clk),
        .CE(mul_ln104_reg_6460),
        .D(buff2[23]),
        .Q(mul_ln104_reg_646[23]),
        .R(1'b0));
  FDRE \mul_ln104_reg_646_reg[24] 
       (.C(ap_clk),
        .CE(mul_ln104_reg_6460),
        .D(buff2[24]),
        .Q(mul_ln104_reg_646[24]),
        .R(1'b0));
  FDRE \mul_ln104_reg_646_reg[25] 
       (.C(ap_clk),
        .CE(mul_ln104_reg_6460),
        .D(buff2[25]),
        .Q(mul_ln104_reg_646[25]),
        .R(1'b0));
  FDRE \mul_ln104_reg_646_reg[26] 
       (.C(ap_clk),
        .CE(mul_ln104_reg_6460),
        .D(buff2[26]),
        .Q(mul_ln104_reg_646[26]),
        .R(1'b0));
  FDRE \mul_ln104_reg_646_reg[27] 
       (.C(ap_clk),
        .CE(mul_ln104_reg_6460),
        .D(buff2[27]),
        .Q(mul_ln104_reg_646[27]),
        .R(1'b0));
  FDRE \mul_ln104_reg_646_reg[28] 
       (.C(ap_clk),
        .CE(mul_ln104_reg_6460),
        .D(buff2[28]),
        .Q(mul_ln104_reg_646[28]),
        .R(1'b0));
  FDRE \mul_ln104_reg_646_reg[29] 
       (.C(ap_clk),
        .CE(mul_ln104_reg_6460),
        .D(buff2[29]),
        .Q(mul_ln104_reg_646[29]),
        .R(1'b0));
  FDRE \mul_ln104_reg_646_reg[2] 
       (.C(ap_clk),
        .CE(mul_ln104_reg_6460),
        .D(buff2[2]),
        .Q(mul_ln104_reg_646[2]),
        .R(1'b0));
  FDRE \mul_ln104_reg_646_reg[30] 
       (.C(ap_clk),
        .CE(mul_ln104_reg_6460),
        .D(buff2[30]),
        .Q(mul_ln104_reg_646[30]),
        .R(1'b0));
  FDRE \mul_ln104_reg_646_reg[31] 
       (.C(ap_clk),
        .CE(mul_ln104_reg_6460),
        .D(buff2[31]),
        .Q(mul_ln104_reg_646[31]),
        .R(1'b0));
  FDRE \mul_ln104_reg_646_reg[32] 
       (.C(ap_clk),
        .CE(mul_ln104_reg_6460),
        .D(buff2[32]),
        .Q(mul_ln104_reg_646[32]),
        .R(1'b0));
  FDRE \mul_ln104_reg_646_reg[33] 
       (.C(ap_clk),
        .CE(mul_ln104_reg_6460),
        .D(buff2[33]),
        .Q(mul_ln104_reg_646[33]),
        .R(1'b0));
  FDRE \mul_ln104_reg_646_reg[34] 
       (.C(ap_clk),
        .CE(mul_ln104_reg_6460),
        .D(buff2[34]),
        .Q(mul_ln104_reg_646[34]),
        .R(1'b0));
  FDRE \mul_ln104_reg_646_reg[35] 
       (.C(ap_clk),
        .CE(mul_ln104_reg_6460),
        .D(buff2[35]),
        .Q(mul_ln104_reg_646[35]),
        .R(1'b0));
  FDRE \mul_ln104_reg_646_reg[36] 
       (.C(ap_clk),
        .CE(mul_ln104_reg_6460),
        .D(buff2[36]),
        .Q(mul_ln104_reg_646[36]),
        .R(1'b0));
  FDRE \mul_ln104_reg_646_reg[37] 
       (.C(ap_clk),
        .CE(mul_ln104_reg_6460),
        .D(buff2[37]),
        .Q(mul_ln104_reg_646[37]),
        .R(1'b0));
  FDRE \mul_ln104_reg_646_reg[38] 
       (.C(ap_clk),
        .CE(mul_ln104_reg_6460),
        .D(buff2[38]),
        .Q(mul_ln104_reg_646[38]),
        .R(1'b0));
  FDRE \mul_ln104_reg_646_reg[39] 
       (.C(ap_clk),
        .CE(mul_ln104_reg_6460),
        .D(buff2[39]),
        .Q(mul_ln104_reg_646[39]),
        .R(1'b0));
  FDRE \mul_ln104_reg_646_reg[3] 
       (.C(ap_clk),
        .CE(mul_ln104_reg_6460),
        .D(buff2[3]),
        .Q(mul_ln104_reg_646[3]),
        .R(1'b0));
  FDRE \mul_ln104_reg_646_reg[40] 
       (.C(ap_clk),
        .CE(mul_ln104_reg_6460),
        .D(buff2[40]),
        .Q(mul_ln104_reg_646[40]),
        .R(1'b0));
  FDRE \mul_ln104_reg_646_reg[41] 
       (.C(ap_clk),
        .CE(mul_ln104_reg_6460),
        .D(buff2[41]),
        .Q(mul_ln104_reg_646[41]),
        .R(1'b0));
  FDRE \mul_ln104_reg_646_reg[42] 
       (.C(ap_clk),
        .CE(mul_ln104_reg_6460),
        .D(buff2[42]),
        .Q(mul_ln104_reg_646[42]),
        .R(1'b0));
  FDRE \mul_ln104_reg_646_reg[43] 
       (.C(ap_clk),
        .CE(mul_ln104_reg_6460),
        .D(buff2[43]),
        .Q(mul_ln104_reg_646[43]),
        .R(1'b0));
  FDRE \mul_ln104_reg_646_reg[44] 
       (.C(ap_clk),
        .CE(mul_ln104_reg_6460),
        .D(buff2[44]),
        .Q(mul_ln104_reg_646[44]),
        .R(1'b0));
  FDRE \mul_ln104_reg_646_reg[45] 
       (.C(ap_clk),
        .CE(mul_ln104_reg_6460),
        .D(buff2[45]),
        .Q(mul_ln104_reg_646[45]),
        .R(1'b0));
  FDRE \mul_ln104_reg_646_reg[46] 
       (.C(ap_clk),
        .CE(mul_ln104_reg_6460),
        .D(buff2[46]),
        .Q(mul_ln104_reg_646[46]),
        .R(1'b0));
  FDRE \mul_ln104_reg_646_reg[47] 
       (.C(ap_clk),
        .CE(mul_ln104_reg_6460),
        .D(buff2[47]),
        .Q(mul_ln104_reg_646[47]),
        .R(1'b0));
  FDRE \mul_ln104_reg_646_reg[48] 
       (.C(ap_clk),
        .CE(mul_ln104_reg_6460),
        .D(buff2[48]),
        .Q(mul_ln104_reg_646[48]),
        .R(1'b0));
  FDRE \mul_ln104_reg_646_reg[49] 
       (.C(ap_clk),
        .CE(mul_ln104_reg_6460),
        .D(buff2[49]),
        .Q(mul_ln104_reg_646[49]),
        .R(1'b0));
  FDRE \mul_ln104_reg_646_reg[4] 
       (.C(ap_clk),
        .CE(mul_ln104_reg_6460),
        .D(buff2[4]),
        .Q(mul_ln104_reg_646[4]),
        .R(1'b0));
  FDRE \mul_ln104_reg_646_reg[50] 
       (.C(ap_clk),
        .CE(mul_ln104_reg_6460),
        .D(buff2[50]),
        .Q(mul_ln104_reg_646[50]),
        .R(1'b0));
  FDRE \mul_ln104_reg_646_reg[51] 
       (.C(ap_clk),
        .CE(mul_ln104_reg_6460),
        .D(buff2[51]),
        .Q(mul_ln104_reg_646[51]),
        .R(1'b0));
  FDRE \mul_ln104_reg_646_reg[52] 
       (.C(ap_clk),
        .CE(mul_ln104_reg_6460),
        .D(buff2[52]),
        .Q(mul_ln104_reg_646[52]),
        .R(1'b0));
  FDRE \mul_ln104_reg_646_reg[53] 
       (.C(ap_clk),
        .CE(mul_ln104_reg_6460),
        .D(buff2[53]),
        .Q(mul_ln104_reg_646[53]),
        .R(1'b0));
  FDRE \mul_ln104_reg_646_reg[54] 
       (.C(ap_clk),
        .CE(mul_ln104_reg_6460),
        .D(buff2[54]),
        .Q(mul_ln104_reg_646[54]),
        .R(1'b0));
  FDRE \mul_ln104_reg_646_reg[55] 
       (.C(ap_clk),
        .CE(mul_ln104_reg_6460),
        .D(buff2[55]),
        .Q(mul_ln104_reg_646[55]),
        .R(1'b0));
  FDRE \mul_ln104_reg_646_reg[56] 
       (.C(ap_clk),
        .CE(mul_ln104_reg_6460),
        .D(buff2[56]),
        .Q(mul_ln104_reg_646[56]),
        .R(1'b0));
  FDRE \mul_ln104_reg_646_reg[57] 
       (.C(ap_clk),
        .CE(mul_ln104_reg_6460),
        .D(buff2[57]),
        .Q(mul_ln104_reg_646[57]),
        .R(1'b0));
  FDRE \mul_ln104_reg_646_reg[58] 
       (.C(ap_clk),
        .CE(mul_ln104_reg_6460),
        .D(buff2[58]),
        .Q(mul_ln104_reg_646[58]),
        .R(1'b0));
  FDRE \mul_ln104_reg_646_reg[59] 
       (.C(ap_clk),
        .CE(mul_ln104_reg_6460),
        .D(buff2[59]),
        .Q(mul_ln104_reg_646[59]),
        .R(1'b0));
  FDRE \mul_ln104_reg_646_reg[5] 
       (.C(ap_clk),
        .CE(mul_ln104_reg_6460),
        .D(buff2[5]),
        .Q(mul_ln104_reg_646[5]),
        .R(1'b0));
  FDRE \mul_ln104_reg_646_reg[60] 
       (.C(ap_clk),
        .CE(mul_ln104_reg_6460),
        .D(buff2[60]),
        .Q(mul_ln104_reg_646[60]),
        .R(1'b0));
  FDRE \mul_ln104_reg_646_reg[61] 
       (.C(ap_clk),
        .CE(mul_ln104_reg_6460),
        .D(buff2[61]),
        .Q(mul_ln104_reg_646[61]),
        .R(1'b0));
  FDRE \mul_ln104_reg_646_reg[62] 
       (.C(ap_clk),
        .CE(mul_ln104_reg_6460),
        .D(buff2[62]),
        .Q(mul_ln104_reg_646[62]),
        .R(1'b0));
  FDRE \mul_ln104_reg_646_reg[63] 
       (.C(ap_clk),
        .CE(mul_ln104_reg_6460),
        .D(buff2[63]),
        .Q(mul_ln104_reg_646[63]),
        .R(1'b0));
  FDRE \mul_ln104_reg_646_reg[6] 
       (.C(ap_clk),
        .CE(mul_ln104_reg_6460),
        .D(buff2[6]),
        .Q(mul_ln104_reg_646[6]),
        .R(1'b0));
  FDRE \mul_ln104_reg_646_reg[7] 
       (.C(ap_clk),
        .CE(mul_ln104_reg_6460),
        .D(buff2[7]),
        .Q(mul_ln104_reg_646[7]),
        .R(1'b0));
  FDRE \mul_ln104_reg_646_reg[8] 
       (.C(ap_clk),
        .CE(mul_ln104_reg_6460),
        .D(buff2[8]),
        .Q(mul_ln104_reg_646[8]),
        .R(1'b0));
  FDRE \mul_ln104_reg_646_reg[9] 
       (.C(ap_clk),
        .CE(mul_ln104_reg_6460),
        .D(buff2[9]),
        .Q(mul_ln104_reg_646[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \mul_ln110_reg_678[63]_i_1 
       (.I0(Q),
        .I1(icmp_ln98_reg_603_pp0_iter4_reg),
        .O(mul_ln110_reg_6780));
  FDRE \mul_ln110_reg_678_reg[0] 
       (.C(ap_clk),
        .CE(mul_ln110_reg_6780),
        .D(mul_64s_64s_64_5_1_U103_n_78),
        .Q(mul_ln110_reg_678[0]),
        .R(1'b0));
  FDRE \mul_ln110_reg_678_reg[10] 
       (.C(ap_clk),
        .CE(mul_ln110_reg_6780),
        .D(mul_64s_64s_64_5_1_U103_n_68),
        .Q(mul_ln110_reg_678[10]),
        .R(1'b0));
  FDRE \mul_ln110_reg_678_reg[11] 
       (.C(ap_clk),
        .CE(mul_ln110_reg_6780),
        .D(mul_64s_64s_64_5_1_U103_n_67),
        .Q(mul_ln110_reg_678[11]),
        .R(1'b0));
  FDRE \mul_ln110_reg_678_reg[12] 
       (.C(ap_clk),
        .CE(mul_ln110_reg_6780),
        .D(mul_64s_64s_64_5_1_U103_n_66),
        .Q(mul_ln110_reg_678[12]),
        .R(1'b0));
  FDRE \mul_ln110_reg_678_reg[13] 
       (.C(ap_clk),
        .CE(mul_ln110_reg_6780),
        .D(mul_64s_64s_64_5_1_U103_n_65),
        .Q(mul_ln110_reg_678[13]),
        .R(1'b0));
  FDRE \mul_ln110_reg_678_reg[14] 
       (.C(ap_clk),
        .CE(mul_ln110_reg_6780),
        .D(mul_64s_64s_64_5_1_U103_n_64),
        .Q(mul_ln110_reg_678[14]),
        .R(1'b0));
  FDRE \mul_ln110_reg_678_reg[15] 
       (.C(ap_clk),
        .CE(mul_ln110_reg_6780),
        .D(mul_64s_64s_64_5_1_U103_n_63),
        .Q(mul_ln110_reg_678[15]),
        .R(1'b0));
  FDRE \mul_ln110_reg_678_reg[16] 
       (.C(ap_clk),
        .CE(mul_ln110_reg_6780),
        .D(mul_64s_64s_64_5_1_U103_n_62),
        .Q(mul_ln110_reg_678[16]),
        .R(1'b0));
  FDRE \mul_ln110_reg_678_reg[17] 
       (.C(ap_clk),
        .CE(mul_ln110_reg_6780),
        .D(mul_64s_64s_64_5_1_U103_n_61),
        .Q(mul_ln110_reg_678[17]),
        .R(1'b0));
  FDRE \mul_ln110_reg_678_reg[18] 
       (.C(ap_clk),
        .CE(mul_ln110_reg_6780),
        .D(mul_64s_64s_64_5_1_U103_n_60),
        .Q(mul_ln110_reg_678[18]),
        .R(1'b0));
  FDRE \mul_ln110_reg_678_reg[19] 
       (.C(ap_clk),
        .CE(mul_ln110_reg_6780),
        .D(mul_64s_64s_64_5_1_U103_n_59),
        .Q(mul_ln110_reg_678[19]),
        .R(1'b0));
  FDRE \mul_ln110_reg_678_reg[1] 
       (.C(ap_clk),
        .CE(mul_ln110_reg_6780),
        .D(mul_64s_64s_64_5_1_U103_n_77),
        .Q(mul_ln110_reg_678[1]),
        .R(1'b0));
  FDRE \mul_ln110_reg_678_reg[20] 
       (.C(ap_clk),
        .CE(mul_ln110_reg_6780),
        .D(mul_64s_64s_64_5_1_U103_n_58),
        .Q(mul_ln110_reg_678[20]),
        .R(1'b0));
  FDRE \mul_ln110_reg_678_reg[21] 
       (.C(ap_clk),
        .CE(mul_ln110_reg_6780),
        .D(mul_64s_64s_64_5_1_U103_n_57),
        .Q(mul_ln110_reg_678[21]),
        .R(1'b0));
  FDRE \mul_ln110_reg_678_reg[22] 
       (.C(ap_clk),
        .CE(mul_ln110_reg_6780),
        .D(mul_64s_64s_64_5_1_U103_n_56),
        .Q(mul_ln110_reg_678[22]),
        .R(1'b0));
  FDRE \mul_ln110_reg_678_reg[23] 
       (.C(ap_clk),
        .CE(mul_ln110_reg_6780),
        .D(mul_64s_64s_64_5_1_U103_n_55),
        .Q(mul_ln110_reg_678[23]),
        .R(1'b0));
  FDRE \mul_ln110_reg_678_reg[24] 
       (.C(ap_clk),
        .CE(mul_ln110_reg_6780),
        .D(mul_64s_64s_64_5_1_U103_n_54),
        .Q(mul_ln110_reg_678[24]),
        .R(1'b0));
  FDRE \mul_ln110_reg_678_reg[25] 
       (.C(ap_clk),
        .CE(mul_ln110_reg_6780),
        .D(mul_64s_64s_64_5_1_U103_n_53),
        .Q(mul_ln110_reg_678[25]),
        .R(1'b0));
  FDRE \mul_ln110_reg_678_reg[26] 
       (.C(ap_clk),
        .CE(mul_ln110_reg_6780),
        .D(mul_64s_64s_64_5_1_U103_n_52),
        .Q(mul_ln110_reg_678[26]),
        .R(1'b0));
  FDRE \mul_ln110_reg_678_reg[27] 
       (.C(ap_clk),
        .CE(mul_ln110_reg_6780),
        .D(mul_64s_64s_64_5_1_U103_n_51),
        .Q(mul_ln110_reg_678[27]),
        .R(1'b0));
  FDRE \mul_ln110_reg_678_reg[28] 
       (.C(ap_clk),
        .CE(mul_ln110_reg_6780),
        .D(mul_64s_64s_64_5_1_U103_n_50),
        .Q(mul_ln110_reg_678[28]),
        .R(1'b0));
  FDRE \mul_ln110_reg_678_reg[29] 
       (.C(ap_clk),
        .CE(mul_ln110_reg_6780),
        .D(mul_64s_64s_64_5_1_U103_n_49),
        .Q(mul_ln110_reg_678[29]),
        .R(1'b0));
  FDRE \mul_ln110_reg_678_reg[2] 
       (.C(ap_clk),
        .CE(mul_ln110_reg_6780),
        .D(mul_64s_64s_64_5_1_U103_n_76),
        .Q(mul_ln110_reg_678[2]),
        .R(1'b0));
  FDRE \mul_ln110_reg_678_reg[30] 
       (.C(ap_clk),
        .CE(mul_ln110_reg_6780),
        .D(mul_64s_64s_64_5_1_U103_n_48),
        .Q(mul_ln110_reg_678[30]),
        .R(1'b0));
  FDRE \mul_ln110_reg_678_reg[31] 
       (.C(ap_clk),
        .CE(mul_ln110_reg_6780),
        .D(mul_64s_64s_64_5_1_U103_n_47),
        .Q(mul_ln110_reg_678[31]),
        .R(1'b0));
  FDRE \mul_ln110_reg_678_reg[32] 
       (.C(ap_clk),
        .CE(mul_ln110_reg_6780),
        .D(mul_64s_64s_64_5_1_U103_n_46),
        .Q(mul_ln110_reg_678[32]),
        .R(1'b0));
  FDRE \mul_ln110_reg_678_reg[33] 
       (.C(ap_clk),
        .CE(mul_ln110_reg_6780),
        .D(mul_64s_64s_64_5_1_U103_n_45),
        .Q(mul_ln110_reg_678[33]),
        .R(1'b0));
  FDRE \mul_ln110_reg_678_reg[34] 
       (.C(ap_clk),
        .CE(mul_ln110_reg_6780),
        .D(mul_64s_64s_64_5_1_U103_n_44),
        .Q(mul_ln110_reg_678[34]),
        .R(1'b0));
  FDRE \mul_ln110_reg_678_reg[35] 
       (.C(ap_clk),
        .CE(mul_ln110_reg_6780),
        .D(mul_64s_64s_64_5_1_U103_n_43),
        .Q(mul_ln110_reg_678[35]),
        .R(1'b0));
  FDRE \mul_ln110_reg_678_reg[36] 
       (.C(ap_clk),
        .CE(mul_ln110_reg_6780),
        .D(mul_64s_64s_64_5_1_U103_n_42),
        .Q(mul_ln110_reg_678[36]),
        .R(1'b0));
  FDRE \mul_ln110_reg_678_reg[37] 
       (.C(ap_clk),
        .CE(mul_ln110_reg_6780),
        .D(mul_64s_64s_64_5_1_U103_n_41),
        .Q(mul_ln110_reg_678[37]),
        .R(1'b0));
  FDRE \mul_ln110_reg_678_reg[38] 
       (.C(ap_clk),
        .CE(mul_ln110_reg_6780),
        .D(mul_64s_64s_64_5_1_U103_n_40),
        .Q(mul_ln110_reg_678[38]),
        .R(1'b0));
  FDRE \mul_ln110_reg_678_reg[39] 
       (.C(ap_clk),
        .CE(mul_ln110_reg_6780),
        .D(mul_64s_64s_64_5_1_U103_n_39),
        .Q(mul_ln110_reg_678[39]),
        .R(1'b0));
  FDRE \mul_ln110_reg_678_reg[3] 
       (.C(ap_clk),
        .CE(mul_ln110_reg_6780),
        .D(mul_64s_64s_64_5_1_U103_n_75),
        .Q(mul_ln110_reg_678[3]),
        .R(1'b0));
  FDRE \mul_ln110_reg_678_reg[40] 
       (.C(ap_clk),
        .CE(mul_ln110_reg_6780),
        .D(mul_64s_64s_64_5_1_U103_n_38),
        .Q(mul_ln110_reg_678[40]),
        .R(1'b0));
  FDRE \mul_ln110_reg_678_reg[41] 
       (.C(ap_clk),
        .CE(mul_ln110_reg_6780),
        .D(mul_64s_64s_64_5_1_U103_n_37),
        .Q(mul_ln110_reg_678[41]),
        .R(1'b0));
  FDRE \mul_ln110_reg_678_reg[42] 
       (.C(ap_clk),
        .CE(mul_ln110_reg_6780),
        .D(mul_64s_64s_64_5_1_U103_n_36),
        .Q(mul_ln110_reg_678[42]),
        .R(1'b0));
  FDRE \mul_ln110_reg_678_reg[43] 
       (.C(ap_clk),
        .CE(mul_ln110_reg_6780),
        .D(mul_64s_64s_64_5_1_U103_n_35),
        .Q(mul_ln110_reg_678[43]),
        .R(1'b0));
  FDRE \mul_ln110_reg_678_reg[44] 
       (.C(ap_clk),
        .CE(mul_ln110_reg_6780),
        .D(mul_64s_64s_64_5_1_U103_n_34),
        .Q(mul_ln110_reg_678[44]),
        .R(1'b0));
  FDRE \mul_ln110_reg_678_reg[45] 
       (.C(ap_clk),
        .CE(mul_ln110_reg_6780),
        .D(mul_64s_64s_64_5_1_U103_n_33),
        .Q(mul_ln110_reg_678[45]),
        .R(1'b0));
  FDRE \mul_ln110_reg_678_reg[46] 
       (.C(ap_clk),
        .CE(mul_ln110_reg_6780),
        .D(mul_64s_64s_64_5_1_U103_n_32),
        .Q(mul_ln110_reg_678[46]),
        .R(1'b0));
  FDRE \mul_ln110_reg_678_reg[47] 
       (.C(ap_clk),
        .CE(mul_ln110_reg_6780),
        .D(mul_64s_64s_64_5_1_U103_n_31),
        .Q(mul_ln110_reg_678[47]),
        .R(1'b0));
  FDRE \mul_ln110_reg_678_reg[48] 
       (.C(ap_clk),
        .CE(mul_ln110_reg_6780),
        .D(mul_64s_64s_64_5_1_U103_n_30),
        .Q(mul_ln110_reg_678[48]),
        .R(1'b0));
  FDRE \mul_ln110_reg_678_reg[49] 
       (.C(ap_clk),
        .CE(mul_ln110_reg_6780),
        .D(mul_64s_64s_64_5_1_U103_n_29),
        .Q(mul_ln110_reg_678[49]),
        .R(1'b0));
  FDRE \mul_ln110_reg_678_reg[4] 
       (.C(ap_clk),
        .CE(mul_ln110_reg_6780),
        .D(mul_64s_64s_64_5_1_U103_n_74),
        .Q(mul_ln110_reg_678[4]),
        .R(1'b0));
  FDRE \mul_ln110_reg_678_reg[50] 
       (.C(ap_clk),
        .CE(mul_ln110_reg_6780),
        .D(mul_64s_64s_64_5_1_U103_n_28),
        .Q(mul_ln110_reg_678[50]),
        .R(1'b0));
  FDRE \mul_ln110_reg_678_reg[51] 
       (.C(ap_clk),
        .CE(mul_ln110_reg_6780),
        .D(mul_64s_64s_64_5_1_U103_n_27),
        .Q(mul_ln110_reg_678[51]),
        .R(1'b0));
  FDRE \mul_ln110_reg_678_reg[52] 
       (.C(ap_clk),
        .CE(mul_ln110_reg_6780),
        .D(mul_64s_64s_64_5_1_U103_n_26),
        .Q(mul_ln110_reg_678[52]),
        .R(1'b0));
  FDRE \mul_ln110_reg_678_reg[53] 
       (.C(ap_clk),
        .CE(mul_ln110_reg_6780),
        .D(mul_64s_64s_64_5_1_U103_n_25),
        .Q(mul_ln110_reg_678[53]),
        .R(1'b0));
  FDRE \mul_ln110_reg_678_reg[54] 
       (.C(ap_clk),
        .CE(mul_ln110_reg_6780),
        .D(mul_64s_64s_64_5_1_U103_n_24),
        .Q(mul_ln110_reg_678[54]),
        .R(1'b0));
  FDRE \mul_ln110_reg_678_reg[55] 
       (.C(ap_clk),
        .CE(mul_ln110_reg_6780),
        .D(mul_64s_64s_64_5_1_U103_n_23),
        .Q(mul_ln110_reg_678[55]),
        .R(1'b0));
  FDRE \mul_ln110_reg_678_reg[56] 
       (.C(ap_clk),
        .CE(mul_ln110_reg_6780),
        .D(mul_64s_64s_64_5_1_U103_n_22),
        .Q(mul_ln110_reg_678[56]),
        .R(1'b0));
  FDRE \mul_ln110_reg_678_reg[57] 
       (.C(ap_clk),
        .CE(mul_ln110_reg_6780),
        .D(mul_64s_64s_64_5_1_U103_n_21),
        .Q(mul_ln110_reg_678[57]),
        .R(1'b0));
  FDRE \mul_ln110_reg_678_reg[58] 
       (.C(ap_clk),
        .CE(mul_ln110_reg_6780),
        .D(mul_64s_64s_64_5_1_U103_n_20),
        .Q(mul_ln110_reg_678[58]),
        .R(1'b0));
  FDRE \mul_ln110_reg_678_reg[59] 
       (.C(ap_clk),
        .CE(mul_ln110_reg_6780),
        .D(mul_64s_64s_64_5_1_U103_n_19),
        .Q(mul_ln110_reg_678[59]),
        .R(1'b0));
  FDRE \mul_ln110_reg_678_reg[5] 
       (.C(ap_clk),
        .CE(mul_ln110_reg_6780),
        .D(mul_64s_64s_64_5_1_U103_n_73),
        .Q(mul_ln110_reg_678[5]),
        .R(1'b0));
  FDRE \mul_ln110_reg_678_reg[60] 
       (.C(ap_clk),
        .CE(mul_ln110_reg_6780),
        .D(mul_64s_64s_64_5_1_U103_n_18),
        .Q(mul_ln110_reg_678[60]),
        .R(1'b0));
  FDRE \mul_ln110_reg_678_reg[61] 
       (.C(ap_clk),
        .CE(mul_ln110_reg_6780),
        .D(mul_64s_64s_64_5_1_U103_n_17),
        .Q(mul_ln110_reg_678[61]),
        .R(1'b0));
  FDRE \mul_ln110_reg_678_reg[62] 
       (.C(ap_clk),
        .CE(mul_ln110_reg_6780),
        .D(mul_64s_64s_64_5_1_U103_n_16),
        .Q(mul_ln110_reg_678[62]),
        .R(1'b0));
  FDRE \mul_ln110_reg_678_reg[63] 
       (.C(ap_clk),
        .CE(mul_ln110_reg_6780),
        .D(mul_64s_64s_64_5_1_U103_n_15),
        .Q(mul_ln110_reg_678[63]),
        .R(1'b0));
  FDRE \mul_ln110_reg_678_reg[6] 
       (.C(ap_clk),
        .CE(mul_ln110_reg_6780),
        .D(mul_64s_64s_64_5_1_U103_n_72),
        .Q(mul_ln110_reg_678[6]),
        .R(1'b0));
  FDRE \mul_ln110_reg_678_reg[7] 
       (.C(ap_clk),
        .CE(mul_ln110_reg_6780),
        .D(mul_64s_64s_64_5_1_U103_n_71),
        .Q(mul_ln110_reg_678[7]),
        .R(1'b0));
  FDRE \mul_ln110_reg_678_reg[8] 
       (.C(ap_clk),
        .CE(mul_ln110_reg_6780),
        .D(mul_64s_64s_64_5_1_U103_n_70),
        .Q(mul_ln110_reg_678[8]),
        .R(1'b0));
  FDRE \mul_ln110_reg_678_reg[9] 
       (.C(ap_clk),
        .CE(mul_ln110_reg_6780),
        .D(mul_64s_64s_64_5_1_U103_n_69),
        .Q(mul_ln110_reg_678[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \mul_ln120_reg_718[63]_i_1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(icmp_ln98_reg_603_pp0_iter8_reg),
        .O(mul_ln120_reg_7180));
  FDRE \mul_ln120_reg_718_reg[0] 
       (.C(ap_clk),
        .CE(mul_ln120_reg_7180),
        .D(mul_64s_32ns_64_5_1_U102_n_79),
        .Q(mul_ln120_reg_718[0]),
        .R(1'b0));
  FDRE \mul_ln120_reg_718_reg[10] 
       (.C(ap_clk),
        .CE(mul_ln120_reg_7180),
        .D(mul_64s_32ns_64_5_1_U102_n_69),
        .Q(mul_ln120_reg_718[10]),
        .R(1'b0));
  FDRE \mul_ln120_reg_718_reg[11] 
       (.C(ap_clk),
        .CE(mul_ln120_reg_7180),
        .D(mul_64s_32ns_64_5_1_U102_n_68),
        .Q(mul_ln120_reg_718[11]),
        .R(1'b0));
  FDRE \mul_ln120_reg_718_reg[12] 
       (.C(ap_clk),
        .CE(mul_ln120_reg_7180),
        .D(mul_64s_32ns_64_5_1_U102_n_67),
        .Q(mul_ln120_reg_718[12]),
        .R(1'b0));
  FDRE \mul_ln120_reg_718_reg[13] 
       (.C(ap_clk),
        .CE(mul_ln120_reg_7180),
        .D(mul_64s_32ns_64_5_1_U102_n_66),
        .Q(mul_ln120_reg_718[13]),
        .R(1'b0));
  FDRE \mul_ln120_reg_718_reg[14] 
       (.C(ap_clk),
        .CE(mul_ln120_reg_7180),
        .D(mul_64s_32ns_64_5_1_U102_n_65),
        .Q(mul_ln120_reg_718[14]),
        .R(1'b0));
  FDRE \mul_ln120_reg_718_reg[15] 
       (.C(ap_clk),
        .CE(mul_ln120_reg_7180),
        .D(mul_64s_32ns_64_5_1_U102_n_64),
        .Q(mul_ln120_reg_718[15]),
        .R(1'b0));
  FDRE \mul_ln120_reg_718_reg[16] 
       (.C(ap_clk),
        .CE(mul_ln120_reg_7180),
        .D(mul_64s_32ns_64_5_1_U102_n_63),
        .Q(mul_ln120_reg_718[16]),
        .R(1'b0));
  FDRE \mul_ln120_reg_718_reg[17] 
       (.C(ap_clk),
        .CE(mul_ln120_reg_7180),
        .D(mul_64s_32ns_64_5_1_U102_n_62),
        .Q(mul_ln120_reg_718[17]),
        .R(1'b0));
  FDRE \mul_ln120_reg_718_reg[18] 
       (.C(ap_clk),
        .CE(mul_ln120_reg_7180),
        .D(mul_64s_32ns_64_5_1_U102_n_61),
        .Q(mul_ln120_reg_718[18]),
        .R(1'b0));
  FDRE \mul_ln120_reg_718_reg[19] 
       (.C(ap_clk),
        .CE(mul_ln120_reg_7180),
        .D(mul_64s_32ns_64_5_1_U102_n_60),
        .Q(mul_ln120_reg_718[19]),
        .R(1'b0));
  FDRE \mul_ln120_reg_718_reg[1] 
       (.C(ap_clk),
        .CE(mul_ln120_reg_7180),
        .D(mul_64s_32ns_64_5_1_U102_n_78),
        .Q(mul_ln120_reg_718[1]),
        .R(1'b0));
  FDRE \mul_ln120_reg_718_reg[20] 
       (.C(ap_clk),
        .CE(mul_ln120_reg_7180),
        .D(mul_64s_32ns_64_5_1_U102_n_59),
        .Q(mul_ln120_reg_718[20]),
        .R(1'b0));
  FDRE \mul_ln120_reg_718_reg[21] 
       (.C(ap_clk),
        .CE(mul_ln120_reg_7180),
        .D(mul_64s_32ns_64_5_1_U102_n_58),
        .Q(mul_ln120_reg_718[21]),
        .R(1'b0));
  FDRE \mul_ln120_reg_718_reg[22] 
       (.C(ap_clk),
        .CE(mul_ln120_reg_7180),
        .D(mul_64s_32ns_64_5_1_U102_n_57),
        .Q(mul_ln120_reg_718[22]),
        .R(1'b0));
  FDRE \mul_ln120_reg_718_reg[23] 
       (.C(ap_clk),
        .CE(mul_ln120_reg_7180),
        .D(mul_64s_32ns_64_5_1_U102_n_56),
        .Q(mul_ln120_reg_718[23]),
        .R(1'b0));
  FDRE \mul_ln120_reg_718_reg[24] 
       (.C(ap_clk),
        .CE(mul_ln120_reg_7180),
        .D(mul_64s_32ns_64_5_1_U102_n_55),
        .Q(mul_ln120_reg_718[24]),
        .R(1'b0));
  FDRE \mul_ln120_reg_718_reg[25] 
       (.C(ap_clk),
        .CE(mul_ln120_reg_7180),
        .D(mul_64s_32ns_64_5_1_U102_n_54),
        .Q(mul_ln120_reg_718[25]),
        .R(1'b0));
  FDRE \mul_ln120_reg_718_reg[26] 
       (.C(ap_clk),
        .CE(mul_ln120_reg_7180),
        .D(mul_64s_32ns_64_5_1_U102_n_53),
        .Q(mul_ln120_reg_718[26]),
        .R(1'b0));
  FDRE \mul_ln120_reg_718_reg[27] 
       (.C(ap_clk),
        .CE(mul_ln120_reg_7180),
        .D(mul_64s_32ns_64_5_1_U102_n_52),
        .Q(mul_ln120_reg_718[27]),
        .R(1'b0));
  FDRE \mul_ln120_reg_718_reg[28] 
       (.C(ap_clk),
        .CE(mul_ln120_reg_7180),
        .D(mul_64s_32ns_64_5_1_U102_n_51),
        .Q(mul_ln120_reg_718[28]),
        .R(1'b0));
  FDRE \mul_ln120_reg_718_reg[29] 
       (.C(ap_clk),
        .CE(mul_ln120_reg_7180),
        .D(mul_64s_32ns_64_5_1_U102_n_50),
        .Q(mul_ln120_reg_718[29]),
        .R(1'b0));
  FDRE \mul_ln120_reg_718_reg[2] 
       (.C(ap_clk),
        .CE(mul_ln120_reg_7180),
        .D(mul_64s_32ns_64_5_1_U102_n_77),
        .Q(mul_ln120_reg_718[2]),
        .R(1'b0));
  FDRE \mul_ln120_reg_718_reg[30] 
       (.C(ap_clk),
        .CE(mul_ln120_reg_7180),
        .D(mul_64s_32ns_64_5_1_U102_n_49),
        .Q(mul_ln120_reg_718[30]),
        .R(1'b0));
  FDRE \mul_ln120_reg_718_reg[31] 
       (.C(ap_clk),
        .CE(mul_ln120_reg_7180),
        .D(mul_64s_32ns_64_5_1_U102_n_48),
        .Q(mul_ln120_reg_718[31]),
        .R(1'b0));
  FDRE \mul_ln120_reg_718_reg[32] 
       (.C(ap_clk),
        .CE(mul_ln120_reg_7180),
        .D(mul_64s_32ns_64_5_1_U102_n_47),
        .Q(mul_ln120_reg_718[32]),
        .R(1'b0));
  FDRE \mul_ln120_reg_718_reg[33] 
       (.C(ap_clk),
        .CE(mul_ln120_reg_7180),
        .D(mul_64s_32ns_64_5_1_U102_n_46),
        .Q(mul_ln120_reg_718[33]),
        .R(1'b0));
  FDRE \mul_ln120_reg_718_reg[34] 
       (.C(ap_clk),
        .CE(mul_ln120_reg_7180),
        .D(mul_64s_32ns_64_5_1_U102_n_45),
        .Q(mul_ln120_reg_718[34]),
        .R(1'b0));
  FDRE \mul_ln120_reg_718_reg[35] 
       (.C(ap_clk),
        .CE(mul_ln120_reg_7180),
        .D(mul_64s_32ns_64_5_1_U102_n_44),
        .Q(mul_ln120_reg_718[35]),
        .R(1'b0));
  FDRE \mul_ln120_reg_718_reg[36] 
       (.C(ap_clk),
        .CE(mul_ln120_reg_7180),
        .D(mul_64s_32ns_64_5_1_U102_n_43),
        .Q(mul_ln120_reg_718[36]),
        .R(1'b0));
  FDRE \mul_ln120_reg_718_reg[37] 
       (.C(ap_clk),
        .CE(mul_ln120_reg_7180),
        .D(mul_64s_32ns_64_5_1_U102_n_42),
        .Q(mul_ln120_reg_718[37]),
        .R(1'b0));
  FDRE \mul_ln120_reg_718_reg[38] 
       (.C(ap_clk),
        .CE(mul_ln120_reg_7180),
        .D(mul_64s_32ns_64_5_1_U102_n_41),
        .Q(mul_ln120_reg_718[38]),
        .R(1'b0));
  FDRE \mul_ln120_reg_718_reg[39] 
       (.C(ap_clk),
        .CE(mul_ln120_reg_7180),
        .D(mul_64s_32ns_64_5_1_U102_n_40),
        .Q(mul_ln120_reg_718[39]),
        .R(1'b0));
  FDRE \mul_ln120_reg_718_reg[3] 
       (.C(ap_clk),
        .CE(mul_ln120_reg_7180),
        .D(mul_64s_32ns_64_5_1_U102_n_76),
        .Q(mul_ln120_reg_718[3]),
        .R(1'b0));
  FDRE \mul_ln120_reg_718_reg[40] 
       (.C(ap_clk),
        .CE(mul_ln120_reg_7180),
        .D(mul_64s_32ns_64_5_1_U102_n_39),
        .Q(mul_ln120_reg_718[40]),
        .R(1'b0));
  FDRE \mul_ln120_reg_718_reg[41] 
       (.C(ap_clk),
        .CE(mul_ln120_reg_7180),
        .D(mul_64s_32ns_64_5_1_U102_n_38),
        .Q(mul_ln120_reg_718[41]),
        .R(1'b0));
  FDRE \mul_ln120_reg_718_reg[42] 
       (.C(ap_clk),
        .CE(mul_ln120_reg_7180),
        .D(mul_64s_32ns_64_5_1_U102_n_37),
        .Q(mul_ln120_reg_718[42]),
        .R(1'b0));
  FDRE \mul_ln120_reg_718_reg[43] 
       (.C(ap_clk),
        .CE(mul_ln120_reg_7180),
        .D(mul_64s_32ns_64_5_1_U102_n_36),
        .Q(mul_ln120_reg_718[43]),
        .R(1'b0));
  FDRE \mul_ln120_reg_718_reg[44] 
       (.C(ap_clk),
        .CE(mul_ln120_reg_7180),
        .D(mul_64s_32ns_64_5_1_U102_n_35),
        .Q(mul_ln120_reg_718[44]),
        .R(1'b0));
  FDRE \mul_ln120_reg_718_reg[45] 
       (.C(ap_clk),
        .CE(mul_ln120_reg_7180),
        .D(mul_64s_32ns_64_5_1_U102_n_34),
        .Q(mul_ln120_reg_718[45]),
        .R(1'b0));
  FDRE \mul_ln120_reg_718_reg[46] 
       (.C(ap_clk),
        .CE(mul_ln120_reg_7180),
        .D(mul_64s_32ns_64_5_1_U102_n_33),
        .Q(mul_ln120_reg_718[46]),
        .R(1'b0));
  FDRE \mul_ln120_reg_718_reg[47] 
       (.C(ap_clk),
        .CE(mul_ln120_reg_7180),
        .D(mul_64s_32ns_64_5_1_U102_n_32),
        .Q(mul_ln120_reg_718[47]),
        .R(1'b0));
  FDRE \mul_ln120_reg_718_reg[48] 
       (.C(ap_clk),
        .CE(mul_ln120_reg_7180),
        .D(mul_64s_32ns_64_5_1_U102_n_31),
        .Q(mul_ln120_reg_718[48]),
        .R(1'b0));
  FDRE \mul_ln120_reg_718_reg[49] 
       (.C(ap_clk),
        .CE(mul_ln120_reg_7180),
        .D(mul_64s_32ns_64_5_1_U102_n_30),
        .Q(mul_ln120_reg_718[49]),
        .R(1'b0));
  FDRE \mul_ln120_reg_718_reg[4] 
       (.C(ap_clk),
        .CE(mul_ln120_reg_7180),
        .D(mul_64s_32ns_64_5_1_U102_n_75),
        .Q(mul_ln120_reg_718[4]),
        .R(1'b0));
  FDRE \mul_ln120_reg_718_reg[50] 
       (.C(ap_clk),
        .CE(mul_ln120_reg_7180),
        .D(mul_64s_32ns_64_5_1_U102_n_29),
        .Q(mul_ln120_reg_718[50]),
        .R(1'b0));
  FDRE \mul_ln120_reg_718_reg[51] 
       (.C(ap_clk),
        .CE(mul_ln120_reg_7180),
        .D(mul_64s_32ns_64_5_1_U102_n_28),
        .Q(mul_ln120_reg_718[51]),
        .R(1'b0));
  FDRE \mul_ln120_reg_718_reg[52] 
       (.C(ap_clk),
        .CE(mul_ln120_reg_7180),
        .D(mul_64s_32ns_64_5_1_U102_n_27),
        .Q(mul_ln120_reg_718[52]),
        .R(1'b0));
  FDRE \mul_ln120_reg_718_reg[53] 
       (.C(ap_clk),
        .CE(mul_ln120_reg_7180),
        .D(mul_64s_32ns_64_5_1_U102_n_26),
        .Q(mul_ln120_reg_718[53]),
        .R(1'b0));
  FDRE \mul_ln120_reg_718_reg[54] 
       (.C(ap_clk),
        .CE(mul_ln120_reg_7180),
        .D(mul_64s_32ns_64_5_1_U102_n_25),
        .Q(mul_ln120_reg_718[54]),
        .R(1'b0));
  FDRE \mul_ln120_reg_718_reg[55] 
       (.C(ap_clk),
        .CE(mul_ln120_reg_7180),
        .D(mul_64s_32ns_64_5_1_U102_n_24),
        .Q(mul_ln120_reg_718[55]),
        .R(1'b0));
  FDRE \mul_ln120_reg_718_reg[56] 
       (.C(ap_clk),
        .CE(mul_ln120_reg_7180),
        .D(mul_64s_32ns_64_5_1_U102_n_23),
        .Q(mul_ln120_reg_718[56]),
        .R(1'b0));
  FDRE \mul_ln120_reg_718_reg[57] 
       (.C(ap_clk),
        .CE(mul_ln120_reg_7180),
        .D(mul_64s_32ns_64_5_1_U102_n_22),
        .Q(mul_ln120_reg_718[57]),
        .R(1'b0));
  FDRE \mul_ln120_reg_718_reg[58] 
       (.C(ap_clk),
        .CE(mul_ln120_reg_7180),
        .D(mul_64s_32ns_64_5_1_U102_n_21),
        .Q(mul_ln120_reg_718[58]),
        .R(1'b0));
  FDRE \mul_ln120_reg_718_reg[59] 
       (.C(ap_clk),
        .CE(mul_ln120_reg_7180),
        .D(mul_64s_32ns_64_5_1_U102_n_20),
        .Q(mul_ln120_reg_718[59]),
        .R(1'b0));
  FDRE \mul_ln120_reg_718_reg[5] 
       (.C(ap_clk),
        .CE(mul_ln120_reg_7180),
        .D(mul_64s_32ns_64_5_1_U102_n_74),
        .Q(mul_ln120_reg_718[5]),
        .R(1'b0));
  FDRE \mul_ln120_reg_718_reg[60] 
       (.C(ap_clk),
        .CE(mul_ln120_reg_7180),
        .D(mul_64s_32ns_64_5_1_U102_n_19),
        .Q(mul_ln120_reg_718[60]),
        .R(1'b0));
  FDRE \mul_ln120_reg_718_reg[61] 
       (.C(ap_clk),
        .CE(mul_ln120_reg_7180),
        .D(mul_64s_32ns_64_5_1_U102_n_18),
        .Q(mul_ln120_reg_718[61]),
        .R(1'b0));
  FDRE \mul_ln120_reg_718_reg[62] 
       (.C(ap_clk),
        .CE(mul_ln120_reg_7180),
        .D(mul_64s_32ns_64_5_1_U102_n_17),
        .Q(mul_ln120_reg_718[62]),
        .R(1'b0));
  FDRE \mul_ln120_reg_718_reg[63] 
       (.C(ap_clk),
        .CE(mul_ln120_reg_7180),
        .D(mul_64s_32ns_64_5_1_U102_n_16),
        .Q(mul_ln120_reg_718[63]),
        .R(1'b0));
  FDRE \mul_ln120_reg_718_reg[6] 
       (.C(ap_clk),
        .CE(mul_ln120_reg_7180),
        .D(mul_64s_32ns_64_5_1_U102_n_73),
        .Q(mul_ln120_reg_718[6]),
        .R(1'b0));
  FDRE \mul_ln120_reg_718_reg[7] 
       (.C(ap_clk),
        .CE(mul_ln120_reg_7180),
        .D(mul_64s_32ns_64_5_1_U102_n_72),
        .Q(mul_ln120_reg_718[7]),
        .R(1'b0));
  FDRE \mul_ln120_reg_718_reg[8] 
       (.C(ap_clk),
        .CE(mul_ln120_reg_7180),
        .D(mul_64s_32ns_64_5_1_U102_n_71),
        .Q(mul_ln120_reg_718[8]),
        .R(1'b0));
  FDRE \mul_ln120_reg_718_reg[9] 
       (.C(ap_clk),
        .CE(mul_ln120_reg_7180),
        .D(mul_64s_32ns_64_5_1_U102_n_70),
        .Q(mul_ln120_reg_718[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFF80FF80FF80)) 
    ram_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_done_cache_reg),
        .I2(\ap_CS_fsm_reg[9]_2 [2]),
        .I3(ram_reg),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .I5(\ap_CS_fsm_reg[9]_2 [0]),
        .O(ce0));
  LUT6 #(
    .INIT(64'h20FF202020202020)) 
    \reg_179[63]_i_1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\icmp_ln98_reg_603_reg_n_15_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln98_reg_603_pp0_iter5_reg_reg_n_15_[0] ),
        .I4(Q),
        .I5(ap_enable_reg_pp0_iter6),
        .O(reg_1790));
  FDRE \reg_179_reg[0] 
       (.C(ap_clk),
        .CE(reg_1790),
        .D(\reg_179_reg[63]_0 [0]),
        .Q(reg_179[0]),
        .R(1'b0));
  FDRE \reg_179_reg[10] 
       (.C(ap_clk),
        .CE(reg_1790),
        .D(\reg_179_reg[63]_0 [10]),
        .Q(reg_179[10]),
        .R(1'b0));
  FDRE \reg_179_reg[11] 
       (.C(ap_clk),
        .CE(reg_1790),
        .D(\reg_179_reg[63]_0 [11]),
        .Q(reg_179[11]),
        .R(1'b0));
  FDRE \reg_179_reg[12] 
       (.C(ap_clk),
        .CE(reg_1790),
        .D(\reg_179_reg[63]_0 [12]),
        .Q(reg_179[12]),
        .R(1'b0));
  FDRE \reg_179_reg[13] 
       (.C(ap_clk),
        .CE(reg_1790),
        .D(\reg_179_reg[63]_0 [13]),
        .Q(reg_179[13]),
        .R(1'b0));
  FDRE \reg_179_reg[14] 
       (.C(ap_clk),
        .CE(reg_1790),
        .D(\reg_179_reg[63]_0 [14]),
        .Q(reg_179[14]),
        .R(1'b0));
  FDRE \reg_179_reg[15] 
       (.C(ap_clk),
        .CE(reg_1790),
        .D(\reg_179_reg[63]_0 [15]),
        .Q(reg_179[15]),
        .R(1'b0));
  FDRE \reg_179_reg[16] 
       (.C(ap_clk),
        .CE(reg_1790),
        .D(\reg_179_reg[63]_0 [16]),
        .Q(reg_179[16]),
        .R(1'b0));
  FDRE \reg_179_reg[17] 
       (.C(ap_clk),
        .CE(reg_1790),
        .D(\reg_179_reg[63]_0 [17]),
        .Q(reg_179[17]),
        .R(1'b0));
  FDRE \reg_179_reg[18] 
       (.C(ap_clk),
        .CE(reg_1790),
        .D(\reg_179_reg[63]_0 [18]),
        .Q(reg_179[18]),
        .R(1'b0));
  FDRE \reg_179_reg[19] 
       (.C(ap_clk),
        .CE(reg_1790),
        .D(\reg_179_reg[63]_0 [19]),
        .Q(reg_179[19]),
        .R(1'b0));
  FDRE \reg_179_reg[1] 
       (.C(ap_clk),
        .CE(reg_1790),
        .D(\reg_179_reg[63]_0 [1]),
        .Q(reg_179[1]),
        .R(1'b0));
  FDRE \reg_179_reg[20] 
       (.C(ap_clk),
        .CE(reg_1790),
        .D(\reg_179_reg[63]_0 [20]),
        .Q(reg_179[20]),
        .R(1'b0));
  FDRE \reg_179_reg[21] 
       (.C(ap_clk),
        .CE(reg_1790),
        .D(\reg_179_reg[63]_0 [21]),
        .Q(reg_179[21]),
        .R(1'b0));
  FDRE \reg_179_reg[22] 
       (.C(ap_clk),
        .CE(reg_1790),
        .D(\reg_179_reg[63]_0 [22]),
        .Q(reg_179[22]),
        .R(1'b0));
  FDRE \reg_179_reg[23] 
       (.C(ap_clk),
        .CE(reg_1790),
        .D(\reg_179_reg[63]_0 [23]),
        .Q(reg_179[23]),
        .R(1'b0));
  FDRE \reg_179_reg[24] 
       (.C(ap_clk),
        .CE(reg_1790),
        .D(\reg_179_reg[63]_0 [24]),
        .Q(reg_179[24]),
        .R(1'b0));
  FDRE \reg_179_reg[25] 
       (.C(ap_clk),
        .CE(reg_1790),
        .D(\reg_179_reg[63]_0 [25]),
        .Q(reg_179[25]),
        .R(1'b0));
  FDRE \reg_179_reg[26] 
       (.C(ap_clk),
        .CE(reg_1790),
        .D(\reg_179_reg[63]_0 [26]),
        .Q(reg_179[26]),
        .R(1'b0));
  FDRE \reg_179_reg[27] 
       (.C(ap_clk),
        .CE(reg_1790),
        .D(\reg_179_reg[63]_0 [27]),
        .Q(reg_179[27]),
        .R(1'b0));
  FDRE \reg_179_reg[28] 
       (.C(ap_clk),
        .CE(reg_1790),
        .D(\reg_179_reg[63]_0 [28]),
        .Q(reg_179[28]),
        .R(1'b0));
  FDRE \reg_179_reg[29] 
       (.C(ap_clk),
        .CE(reg_1790),
        .D(\reg_179_reg[63]_0 [29]),
        .Q(reg_179[29]),
        .R(1'b0));
  FDRE \reg_179_reg[2] 
       (.C(ap_clk),
        .CE(reg_1790),
        .D(\reg_179_reg[63]_0 [2]),
        .Q(reg_179[2]),
        .R(1'b0));
  FDRE \reg_179_reg[30] 
       (.C(ap_clk),
        .CE(reg_1790),
        .D(\reg_179_reg[63]_0 [30]),
        .Q(reg_179[30]),
        .R(1'b0));
  FDRE \reg_179_reg[31] 
       (.C(ap_clk),
        .CE(reg_1790),
        .D(\reg_179_reg[63]_0 [31]),
        .Q(reg_179[31]),
        .R(1'b0));
  FDRE \reg_179_reg[32] 
       (.C(ap_clk),
        .CE(reg_1790),
        .D(\reg_179_reg[63]_0 [32]),
        .Q(reg_179[32]),
        .R(1'b0));
  FDRE \reg_179_reg[33] 
       (.C(ap_clk),
        .CE(reg_1790),
        .D(\reg_179_reg[63]_0 [33]),
        .Q(reg_179[33]),
        .R(1'b0));
  FDRE \reg_179_reg[34] 
       (.C(ap_clk),
        .CE(reg_1790),
        .D(\reg_179_reg[63]_0 [34]),
        .Q(reg_179[34]),
        .R(1'b0));
  FDRE \reg_179_reg[35] 
       (.C(ap_clk),
        .CE(reg_1790),
        .D(\reg_179_reg[63]_0 [35]),
        .Q(reg_179[35]),
        .R(1'b0));
  FDRE \reg_179_reg[36] 
       (.C(ap_clk),
        .CE(reg_1790),
        .D(\reg_179_reg[63]_0 [36]),
        .Q(reg_179[36]),
        .R(1'b0));
  FDRE \reg_179_reg[37] 
       (.C(ap_clk),
        .CE(reg_1790),
        .D(\reg_179_reg[63]_0 [37]),
        .Q(reg_179[37]),
        .R(1'b0));
  FDRE \reg_179_reg[38] 
       (.C(ap_clk),
        .CE(reg_1790),
        .D(\reg_179_reg[63]_0 [38]),
        .Q(reg_179[38]),
        .R(1'b0));
  FDRE \reg_179_reg[39] 
       (.C(ap_clk),
        .CE(reg_1790),
        .D(\reg_179_reg[63]_0 [39]),
        .Q(reg_179[39]),
        .R(1'b0));
  FDRE \reg_179_reg[3] 
       (.C(ap_clk),
        .CE(reg_1790),
        .D(\reg_179_reg[63]_0 [3]),
        .Q(reg_179[3]),
        .R(1'b0));
  FDRE \reg_179_reg[40] 
       (.C(ap_clk),
        .CE(reg_1790),
        .D(\reg_179_reg[63]_0 [40]),
        .Q(reg_179[40]),
        .R(1'b0));
  FDRE \reg_179_reg[41] 
       (.C(ap_clk),
        .CE(reg_1790),
        .D(\reg_179_reg[63]_0 [41]),
        .Q(reg_179[41]),
        .R(1'b0));
  FDRE \reg_179_reg[42] 
       (.C(ap_clk),
        .CE(reg_1790),
        .D(\reg_179_reg[63]_0 [42]),
        .Q(reg_179[42]),
        .R(1'b0));
  FDRE \reg_179_reg[43] 
       (.C(ap_clk),
        .CE(reg_1790),
        .D(\reg_179_reg[63]_0 [43]),
        .Q(reg_179[43]),
        .R(1'b0));
  FDRE \reg_179_reg[44] 
       (.C(ap_clk),
        .CE(reg_1790),
        .D(\reg_179_reg[63]_0 [44]),
        .Q(reg_179[44]),
        .R(1'b0));
  FDRE \reg_179_reg[45] 
       (.C(ap_clk),
        .CE(reg_1790),
        .D(\reg_179_reg[63]_0 [45]),
        .Q(reg_179[45]),
        .R(1'b0));
  FDRE \reg_179_reg[46] 
       (.C(ap_clk),
        .CE(reg_1790),
        .D(\reg_179_reg[63]_0 [46]),
        .Q(reg_179[46]),
        .R(1'b0));
  FDRE \reg_179_reg[47] 
       (.C(ap_clk),
        .CE(reg_1790),
        .D(\reg_179_reg[63]_0 [47]),
        .Q(reg_179[47]),
        .R(1'b0));
  FDRE \reg_179_reg[48] 
       (.C(ap_clk),
        .CE(reg_1790),
        .D(\reg_179_reg[63]_0 [48]),
        .Q(reg_179[48]),
        .R(1'b0));
  FDRE \reg_179_reg[49] 
       (.C(ap_clk),
        .CE(reg_1790),
        .D(\reg_179_reg[63]_0 [49]),
        .Q(reg_179[49]),
        .R(1'b0));
  FDRE \reg_179_reg[4] 
       (.C(ap_clk),
        .CE(reg_1790),
        .D(\reg_179_reg[63]_0 [4]),
        .Q(reg_179[4]),
        .R(1'b0));
  FDRE \reg_179_reg[50] 
       (.C(ap_clk),
        .CE(reg_1790),
        .D(\reg_179_reg[63]_0 [50]),
        .Q(reg_179[50]),
        .R(1'b0));
  FDRE \reg_179_reg[51] 
       (.C(ap_clk),
        .CE(reg_1790),
        .D(\reg_179_reg[63]_0 [51]),
        .Q(reg_179[51]),
        .R(1'b0));
  FDRE \reg_179_reg[52] 
       (.C(ap_clk),
        .CE(reg_1790),
        .D(\reg_179_reg[63]_0 [52]),
        .Q(reg_179[52]),
        .R(1'b0));
  FDRE \reg_179_reg[53] 
       (.C(ap_clk),
        .CE(reg_1790),
        .D(\reg_179_reg[63]_0 [53]),
        .Q(reg_179[53]),
        .R(1'b0));
  FDRE \reg_179_reg[54] 
       (.C(ap_clk),
        .CE(reg_1790),
        .D(\reg_179_reg[63]_0 [54]),
        .Q(reg_179[54]),
        .R(1'b0));
  FDRE \reg_179_reg[55] 
       (.C(ap_clk),
        .CE(reg_1790),
        .D(\reg_179_reg[63]_0 [55]),
        .Q(reg_179[55]),
        .R(1'b0));
  FDRE \reg_179_reg[56] 
       (.C(ap_clk),
        .CE(reg_1790),
        .D(\reg_179_reg[63]_0 [56]),
        .Q(reg_179[56]),
        .R(1'b0));
  FDRE \reg_179_reg[57] 
       (.C(ap_clk),
        .CE(reg_1790),
        .D(\reg_179_reg[63]_0 [57]),
        .Q(reg_179[57]),
        .R(1'b0));
  FDRE \reg_179_reg[58] 
       (.C(ap_clk),
        .CE(reg_1790),
        .D(\reg_179_reg[63]_0 [58]),
        .Q(reg_179[58]),
        .R(1'b0));
  FDRE \reg_179_reg[59] 
       (.C(ap_clk),
        .CE(reg_1790),
        .D(\reg_179_reg[63]_0 [59]),
        .Q(reg_179[59]),
        .R(1'b0));
  FDRE \reg_179_reg[5] 
       (.C(ap_clk),
        .CE(reg_1790),
        .D(\reg_179_reg[63]_0 [5]),
        .Q(reg_179[5]),
        .R(1'b0));
  FDRE \reg_179_reg[60] 
       (.C(ap_clk),
        .CE(reg_1790),
        .D(\reg_179_reg[63]_0 [60]),
        .Q(reg_179[60]),
        .R(1'b0));
  FDRE \reg_179_reg[61] 
       (.C(ap_clk),
        .CE(reg_1790),
        .D(\reg_179_reg[63]_0 [61]),
        .Q(reg_179[61]),
        .R(1'b0));
  FDRE \reg_179_reg[62] 
       (.C(ap_clk),
        .CE(reg_1790),
        .D(\reg_179_reg[63]_0 [62]),
        .Q(reg_179[62]),
        .R(1'b0));
  FDRE \reg_179_reg[63] 
       (.C(ap_clk),
        .CE(reg_1790),
        .D(\reg_179_reg[63]_0 [63]),
        .Q(reg_179[63]),
        .R(1'b0));
  FDRE \reg_179_reg[6] 
       (.C(ap_clk),
        .CE(reg_1790),
        .D(\reg_179_reg[63]_0 [6]),
        .Q(reg_179[6]),
        .R(1'b0));
  FDRE \reg_179_reg[7] 
       (.C(ap_clk),
        .CE(reg_1790),
        .D(\reg_179_reg[63]_0 [7]),
        .Q(reg_179[7]),
        .R(1'b0));
  FDRE \reg_179_reg[8] 
       (.C(ap_clk),
        .CE(reg_1790),
        .D(\reg_179_reg[63]_0 [8]),
        .Q(reg_179[8]),
        .R(1'b0));
  FDRE \reg_179_reg[9] 
       (.C(ap_clk),
        .CE(reg_1790),
        .D(\reg_179_reg[63]_0 [9]),
        .Q(reg_179[9]),
        .R(1'b0));
  FDRE \reg_183_reg[0] 
       (.C(ap_clk),
        .CE(reg_1830),
        .D(DOADO[0]),
        .Q(reg_183[0]),
        .R(1'b0));
  FDRE \reg_183_reg[10] 
       (.C(ap_clk),
        .CE(reg_1830),
        .D(DOADO[10]),
        .Q(reg_183[10]),
        .R(1'b0));
  FDRE \reg_183_reg[11] 
       (.C(ap_clk),
        .CE(reg_1830),
        .D(DOADO[11]),
        .Q(reg_183[11]),
        .R(1'b0));
  FDRE \reg_183_reg[12] 
       (.C(ap_clk),
        .CE(reg_1830),
        .D(DOADO[12]),
        .Q(reg_183[12]),
        .R(1'b0));
  FDRE \reg_183_reg[13] 
       (.C(ap_clk),
        .CE(reg_1830),
        .D(DOADO[13]),
        .Q(reg_183[13]),
        .R(1'b0));
  FDRE \reg_183_reg[14] 
       (.C(ap_clk),
        .CE(reg_1830),
        .D(DOADO[14]),
        .Q(reg_183[14]),
        .R(1'b0));
  FDRE \reg_183_reg[15] 
       (.C(ap_clk),
        .CE(reg_1830),
        .D(DOADO[15]),
        .Q(reg_183[15]),
        .R(1'b0));
  FDRE \reg_183_reg[1] 
       (.C(ap_clk),
        .CE(reg_1830),
        .D(DOADO[1]),
        .Q(reg_183[1]),
        .R(1'b0));
  FDRE \reg_183_reg[2] 
       (.C(ap_clk),
        .CE(reg_1830),
        .D(DOADO[2]),
        .Q(reg_183[2]),
        .R(1'b0));
  FDRE \reg_183_reg[3] 
       (.C(ap_clk),
        .CE(reg_1830),
        .D(DOADO[3]),
        .Q(reg_183[3]),
        .R(1'b0));
  FDRE \reg_183_reg[4] 
       (.C(ap_clk),
        .CE(reg_1830),
        .D(DOADO[4]),
        .Q(reg_183[4]),
        .R(1'b0));
  FDRE \reg_183_reg[5] 
       (.C(ap_clk),
        .CE(reg_1830),
        .D(DOADO[5]),
        .Q(reg_183[5]),
        .R(1'b0));
  FDRE \reg_183_reg[6] 
       (.C(ap_clk),
        .CE(reg_1830),
        .D(DOADO[6]),
        .Q(reg_183[6]),
        .R(1'b0));
  FDRE \reg_183_reg[7] 
       (.C(ap_clk),
        .CE(reg_1830),
        .D(DOADO[7]),
        .Q(reg_183[7]),
        .R(1'b0));
  FDRE \reg_183_reg[8] 
       (.C(ap_clk),
        .CE(reg_1830),
        .D(DOADO[8]),
        .Q(reg_183[8]),
        .R(1'b0));
  FDRE \reg_183_reg[9] 
       (.C(ap_clk),
        .CE(reg_1830),
        .D(DOADO[9]),
        .Q(reg_183[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hB8B8B8B8FFCC3300)) 
    \res_reg_683[0]_i_2 
       (.I0(\SHIFT_RIGHT_inferred__4/res_reg_683[12]_i_3_n_15 ),
        .I1(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[3]),
        .I2(\SHIFT_RIGHT_inferred__4/res_reg_683[4]_i_3_n_15 ),
        .I3(\SHIFT_RIGHT_inferred__4/res_reg_683[0]_i_3_n_15 ),
        .I4(\SHIFT_RIGHT_inferred__4/res_reg_683[8]_i_3_n_15 ),
        .I5(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[2]),
        .O(\res_reg_683[0]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h00000000FF00B8B8)) 
    \res_reg_683[10]_i_1 
       (.I0(\SHIFT_RIGHT_inferred__4/res_reg_683[12]_i_2_n_15 ),
        .I1(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[1]),
        .I2(\SHIFT_RIGHT_inferred__4/res_reg_683[10]_i_2_n_15 ),
        .I3(\SHIFT_RIGHT_inferred__4/res_reg_683[11]_i_2_n_15 ),
        .I4(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[0]),
        .I5(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[6]),
        .O(res_fu_402_p1[10]));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \res_reg_683[11]_i_1 
       (.I0(\SHIFT_RIGHT_inferred__4/res_reg_683[14]_i_2_n_15 ),
        .I1(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[1]),
        .I2(\SHIFT_RIGHT_inferred__4/res_reg_683[12]_i_2_n_15 ),
        .I3(\SHIFT_RIGHT_inferred__4/res_reg_683[11]_i_2_n_15 ),
        .I4(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[0]),
        .I5(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[6]),
        .O(res_fu_402_p1[11]));
  LUT6 #(
    .INIT(64'h00000000FF00B8B8)) 
    \res_reg_683[12]_i_1 
       (.I0(\SHIFT_RIGHT_inferred__4/res_reg_683[14]_i_2_n_15 ),
        .I1(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[1]),
        .I2(\SHIFT_RIGHT_inferred__4/res_reg_683[12]_i_2_n_15 ),
        .I3(\SHIFT_RIGHT_inferred__4/res_reg_683[13]_i_2_n_15 ),
        .I4(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[0]),
        .I5(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[6]),
        .O(res_fu_402_p1[12]));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \res_reg_683[13]_i_1 
       (.I0(\SHIFT_RIGHT_inferred__4/res_reg_683[16]_i_2_n_15 ),
        .I1(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[1]),
        .I2(\SHIFT_RIGHT_inferred__4/res_reg_683[14]_i_2_n_15 ),
        .I3(\SHIFT_RIGHT_inferred__4/res_reg_683[13]_i_2_n_15 ),
        .I4(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[0]),
        .I5(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[6]),
        .O(res_fu_402_p1[13]));
  LUT6 #(
    .INIT(64'h00000000FF00B8B8)) 
    \res_reg_683[14]_i_1 
       (.I0(\SHIFT_RIGHT_inferred__4/res_reg_683[16]_i_2_n_15 ),
        .I1(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[1]),
        .I2(\SHIFT_RIGHT_inferred__4/res_reg_683[14]_i_2_n_15 ),
        .I3(\SHIFT_RIGHT_inferred__4/res_reg_683[15]_i_2_n_15 ),
        .I4(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[0]),
        .I5(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[6]),
        .O(res_fu_402_p1[14]));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \res_reg_683[15]_i_1 
       (.I0(\SHIFT_RIGHT_inferred__4/res_reg_683[18]_i_2_n_15 ),
        .I1(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[1]),
        .I2(\SHIFT_RIGHT_inferred__4/res_reg_683[16]_i_2_n_15 ),
        .I3(\SHIFT_RIGHT_inferred__4/res_reg_683[15]_i_2_n_15 ),
        .I4(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[0]),
        .I5(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[6]),
        .O(res_fu_402_p1[15]));
  LUT6 #(
    .INIT(64'h00000000FF00B8B8)) 
    \res_reg_683[16]_i_1 
       (.I0(\SHIFT_RIGHT_inferred__4/res_reg_683[18]_i_2_n_15 ),
        .I1(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[1]),
        .I2(\SHIFT_RIGHT_inferred__4/res_reg_683[16]_i_2_n_15 ),
        .I3(\SHIFT_RIGHT_inferred__4/res_reg_683[17]_i_2_n_15 ),
        .I4(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[0]),
        .I5(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[6]),
        .O(res_fu_402_p1[16]));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \res_reg_683[17]_i_1 
       (.I0(\res_reg_683[20]_i_2_n_15 ),
        .I1(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[1]),
        .I2(\SHIFT_RIGHT_inferred__4/res_reg_683[18]_i_2_n_15 ),
        .I3(\SHIFT_RIGHT_inferred__4/res_reg_683[17]_i_2_n_15 ),
        .I4(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[0]),
        .I5(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[6]),
        .O(res_fu_402_p1[17]));
  LUT6 #(
    .INIT(64'h00000000FF00B8B8)) 
    \res_reg_683[18]_i_1 
       (.I0(\res_reg_683[20]_i_2_n_15 ),
        .I1(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[1]),
        .I2(\SHIFT_RIGHT_inferred__4/res_reg_683[18]_i_2_n_15 ),
        .I3(\res_reg_683[19]_i_2_n_15 ),
        .I4(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[0]),
        .I5(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[6]),
        .O(res_fu_402_p1[18]));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \res_reg_683[19]_i_1 
       (.I0(\res_reg_683[22]_i_2_n_15 ),
        .I1(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[1]),
        .I2(\res_reg_683[20]_i_2_n_15 ),
        .I3(\res_reg_683[19]_i_2_n_15 ),
        .I4(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[0]),
        .I5(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[6]),
        .O(res_fu_402_p1[19]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \res_reg_683[19]_i_2 
       (.I0(\SHIFT_RIGHT_inferred__4/res_reg_683[25]_i_3_n_15 ),
        .I1(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[2]),
        .I2(\SHIFT_RIGHT_inferred__4/res_reg_683[21]_i_3_n_15 ),
        .I3(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[1]),
        .I4(\SHIFT_RIGHT_inferred__4/res_reg_683[19]_i_3_n_15 ),
        .O(\res_reg_683[19]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \res_reg_683[1]_i_1 
       (.I0(\res_reg_683[4]_i_2_n_15 ),
        .I1(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[1]),
        .I2(\res_reg_683[2]_i_2_n_15 ),
        .I3(\SHIFT_RIGHT_inferred__4/res_reg_683[1]_i_2_n_15 ),
        .I4(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[0]),
        .I5(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[6]),
        .O(res_fu_402_p1[1]));
  LUT6 #(
    .INIT(64'h00000000FF00B8B8)) 
    \res_reg_683[20]_i_1 
       (.I0(\res_reg_683[22]_i_2_n_15 ),
        .I1(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[1]),
        .I2(\res_reg_683[20]_i_2_n_15 ),
        .I3(\res_reg_683[21]_i_2_n_15 ),
        .I4(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[0]),
        .I5(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[6]),
        .O(res_fu_402_p1[20]));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \res_reg_683[20]_i_2 
       (.I0(\SHIFT_RIGHT_inferred__4/res_reg_683[20]_i_3_n_15 ),
        .I1(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[3]),
        .I2(\SHIFT_RIGHT_inferred__4/res_reg_683[20]_i_4_n_15 ),
        .I3(\SHIFT_RIGHT_inferred__4/res_reg_683[24]_i_3_n_15 ),
        .I4(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[2]),
        .O(\res_reg_683[20]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \res_reg_683[21]_i_1 
       (.I0(\SHIFT_RIGHT_inferred__4/res_reg_683[24]_i_2_n_15 ),
        .I1(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[1]),
        .I2(\res_reg_683[22]_i_2_n_15 ),
        .I3(\res_reg_683[21]_i_2_n_15 ),
        .I4(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[0]),
        .I5(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[6]),
        .O(res_fu_402_p1[21]));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \res_reg_683[21]_i_2 
       (.I0(\SHIFT_RIGHT_inferred__4/res_reg_683[27]_i_4_n_15 ),
        .I1(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[2]),
        .I2(\SHIFT_RIGHT_inferred__4/res_reg_683[23]_i_3_n_15 ),
        .I3(\SHIFT_RIGHT_inferred__4/res_reg_683[25]_i_3_n_15 ),
        .I4(\SHIFT_RIGHT_inferred__4/res_reg_683[21]_i_3_n_15 ),
        .I5(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[1]),
        .O(\res_reg_683[21]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h00000000FF00B8B8)) 
    \res_reg_683[22]_i_1 
       (.I0(\SHIFT_RIGHT_inferred__4/res_reg_683[24]_i_2_n_15 ),
        .I1(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[1]),
        .I2(\res_reg_683[22]_i_2_n_15 ),
        .I3(\res_reg_683[23]_i_2_n_15 ),
        .I4(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[0]),
        .I5(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[6]),
        .O(res_fu_402_p1[22]));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \res_reg_683[22]_i_2 
       (.I0(\SHIFT_RIGHT_inferred__4/res_reg_683[22]_i_3_n_15 ),
        .I1(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[3]),
        .I2(\SHIFT_RIGHT_inferred__4/res_reg_683[22]_i_4_n_15 ),
        .I3(\SHIFT_RIGHT_inferred__4/res_reg_683[26]_i_3_n_15 ),
        .I4(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[2]),
        .O(\res_reg_683[22]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \res_reg_683[23]_i_1 
       (.I0(\SHIFT_RIGHT_inferred__4/res_reg_683[26]_i_2_n_15 ),
        .I1(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[1]),
        .I2(\SHIFT_RIGHT_inferred__4/res_reg_683[24]_i_2_n_15 ),
        .I3(\res_reg_683[23]_i_2_n_15 ),
        .I4(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[0]),
        .I5(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[6]),
        .O(res_fu_402_p1[23]));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \res_reg_683[23]_i_2 
       (.I0(\SHIFT_RIGHT_inferred__4/res_reg_683[29]_i_3_n_15 ),
        .I1(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[2]),
        .I2(\SHIFT_RIGHT_inferred__4/res_reg_683[25]_i_3_n_15 ),
        .I3(\SHIFT_RIGHT_inferred__4/res_reg_683[27]_i_4_n_15 ),
        .I4(\SHIFT_RIGHT_inferred__4/res_reg_683[23]_i_3_n_15 ),
        .I5(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[1]),
        .O(\res_reg_683[23]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h00000000FF00B8B8)) 
    \res_reg_683[24]_i_1 
       (.I0(\SHIFT_RIGHT_inferred__4/res_reg_683[26]_i_2_n_15 ),
        .I1(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[1]),
        .I2(\SHIFT_RIGHT_inferred__4/res_reg_683[24]_i_2_n_15 ),
        .I3(\res_reg_683[25]_i_2_n_15 ),
        .I4(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[0]),
        .I5(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[6]),
        .O(res_fu_402_p1[24]));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \res_reg_683[25]_i_1 
       (.I0(\SHIFT_RIGHT_inferred__4/res_reg_683[28]_i_2_n_15 ),
        .I1(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[1]),
        .I2(\SHIFT_RIGHT_inferred__4/res_reg_683[26]_i_2_n_15 ),
        .I3(\res_reg_683[25]_i_2_n_15 ),
        .I4(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[0]),
        .I5(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[6]),
        .O(res_fu_402_p1[25]));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \res_reg_683[25]_i_2 
       (.I0(\SHIFT_RIGHT_inferred__4/res_reg_683[27]_i_3_n_15 ),
        .I1(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[2]),
        .I2(\SHIFT_RIGHT_inferred__4/res_reg_683[27]_i_4_n_15 ),
        .I3(\SHIFT_RIGHT_inferred__4/res_reg_683[29]_i_3_n_15 ),
        .I4(\SHIFT_RIGHT_inferred__4/res_reg_683[25]_i_3_n_15 ),
        .I5(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[1]),
        .O(\res_reg_683[25]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h00000000FF00B8B8)) 
    \res_reg_683[26]_i_1 
       (.I0(\SHIFT_RIGHT_inferred__4/res_reg_683[28]_i_2_n_15 ),
        .I1(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[1]),
        .I2(\SHIFT_RIGHT_inferred__4/res_reg_683[26]_i_2_n_15 ),
        .I3(\res_reg_683[27]_i_2_n_15 ),
        .I4(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[0]),
        .I5(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[6]),
        .O(res_fu_402_p1[26]));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \res_reg_683[27]_i_1 
       (.I0(\SHIFT_RIGHT_inferred__4/res_reg_683[30]_i_3_n_15 ),
        .I1(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[1]),
        .I2(\SHIFT_RIGHT_inferred__4/res_reg_683[28]_i_2_n_15 ),
        .I3(\res_reg_683[27]_i_2_n_15 ),
        .I4(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[0]),
        .I5(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[6]),
        .O(res_fu_402_p1[27]));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \res_reg_683[27]_i_2 
       (.I0(\SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_8_n_15 ),
        .I1(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[2]),
        .I2(\SHIFT_RIGHT_inferred__4/res_reg_683[29]_i_3_n_15 ),
        .I3(\SHIFT_RIGHT_inferred__4/res_reg_683[27]_i_3_n_15 ),
        .I4(\SHIFT_RIGHT_inferred__4/res_reg_683[27]_i_4_n_15 ),
        .I5(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[1]),
        .O(\res_reg_683[27]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h00000000FF00B8B8)) 
    \res_reg_683[28]_i_1 
       (.I0(\SHIFT_RIGHT_inferred__4/res_reg_683[30]_i_3_n_15 ),
        .I1(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[1]),
        .I2(\SHIFT_RIGHT_inferred__4/res_reg_683[28]_i_2_n_15 ),
        .I3(\res_reg_683[29]_i_2_n_15 ),
        .I4(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[0]),
        .I5(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[6]),
        .O(res_fu_402_p1[28]));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \res_reg_683[29]_i_1 
       (.I0(\SHIFT_RIGHT_inferred__4/res_reg_683[30]_i_2_n_15 ),
        .I1(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[1]),
        .I2(\SHIFT_RIGHT_inferred__4/res_reg_683[30]_i_3_n_15 ),
        .I3(\res_reg_683[29]_i_2_n_15 ),
        .I4(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[0]),
        .I5(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[6]),
        .O(res_fu_402_p1[29]));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \res_reg_683[29]_i_2 
       (.I0(\SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_8_n_15 ),
        .I1(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[2]),
        .I2(\SHIFT_RIGHT_inferred__4/res_reg_683[29]_i_3_n_15 ),
        .I3(\SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_7_n_15 ),
        .I4(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[1]),
        .O(\res_reg_683[29]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h00000000FF00B8B8)) 
    \res_reg_683[2]_i_1 
       (.I0(\res_reg_683[4]_i_2_n_15 ),
        .I1(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[1]),
        .I2(\res_reg_683[2]_i_2_n_15 ),
        .I3(\res_reg_683[3]_i_2_n_15 ),
        .I4(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[0]),
        .I5(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[6]),
        .O(res_fu_402_p1[2]));
  LUT6 #(
    .INIT(64'hB8B8B8B8FFCC3300)) 
    \res_reg_683[2]_i_2 
       (.I0(\SHIFT_RIGHT_inferred__4/res_reg_683[14]_i_3_n_15 ),
        .I1(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[3]),
        .I2(\SHIFT_RIGHT_inferred__4/res_reg_683[6]_i_3_n_15 ),
        .I3(\SHIFT_RIGHT_inferred__4/res_reg_683[2]_i_3_n_15 ),
        .I4(\SHIFT_RIGHT_inferred__4/res_reg_683[10]_i_3_n_15 ),
        .I5(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[2]),
        .O(\res_reg_683[2]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h00000000FF00B8B8)) 
    \res_reg_683[30]_i_1 
       (.I0(\SHIFT_RIGHT_inferred__4/res_reg_683[30]_i_2_n_15 ),
        .I1(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[1]),
        .I2(\SHIFT_RIGHT_inferred__4/res_reg_683[30]_i_3_n_15 ),
        .I3(\SHIFT_RIGHT_inferred__4/res_reg_683[31]_i_4_n_15 ),
        .I4(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[0]),
        .I5(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[6]),
        .O(res_fu_402_p1[30]));
  LUT2 #(
    .INIT(4'h2)) 
    \res_reg_683[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\icmp_ln98_reg_603_pp0_iter5_reg_reg_n_15_[0] ),
        .O(res_reg_6830));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \res_reg_683[3]_i_1 
       (.I0(\res_reg_683[6]_i_2_n_15 ),
        .I1(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[1]),
        .I2(\res_reg_683[4]_i_2_n_15 ),
        .I3(\res_reg_683[3]_i_2_n_15 ),
        .I4(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[0]),
        .I5(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[6]),
        .O(res_fu_402_p1[3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \res_reg_683[3]_i_2 
       (.I0(\SHIFT_RIGHT_inferred__4/res_reg_683[5]_i_3_n_15 ),
        .I1(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[2]),
        .I2(\SHIFT_RIGHT_inferred__4/res_reg_683[5]_i_4_n_15 ),
        .I3(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[1]),
        .I4(\SHIFT_RIGHT_inferred__4/res_reg_683[3]_i_3_n_15 ),
        .O(\res_reg_683[3]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h00000000FF00B8B8)) 
    \res_reg_683[4]_i_1 
       (.I0(\res_reg_683[6]_i_2_n_15 ),
        .I1(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[1]),
        .I2(\res_reg_683[4]_i_2_n_15 ),
        .I3(\res_reg_683[5]_i_2_n_15 ),
        .I4(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[0]),
        .I5(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[6]),
        .O(res_fu_402_p1[4]));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \res_reg_683[4]_i_2 
       (.I0(\SHIFT_RIGHT_inferred__4/res_reg_683[12]_i_3_n_15 ),
        .I1(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[3]),
        .I2(\SHIFT_RIGHT_inferred__4/res_reg_683[4]_i_3_n_15 ),
        .I3(\SHIFT_RIGHT_inferred__4/res_reg_683[16]_i_4_n_15 ),
        .I4(\SHIFT_RIGHT_inferred__4/res_reg_683[8]_i_3_n_15 ),
        .I5(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[2]),
        .O(\res_reg_683[4]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \res_reg_683[5]_i_1 
       (.I0(\SHIFT_RIGHT_inferred__4/res_reg_683[8]_i_2_n_15 ),
        .I1(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[1]),
        .I2(\res_reg_683[6]_i_2_n_15 ),
        .I3(\res_reg_683[5]_i_2_n_15 ),
        .I4(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[0]),
        .I5(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[6]),
        .O(res_fu_402_p1[5]));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \res_reg_683[5]_i_2 
       (.I0(\SHIFT_RIGHT_inferred__4/res_reg_683[7]_i_3_n_15 ),
        .I1(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[2]),
        .I2(\SHIFT_RIGHT_inferred__4/res_reg_683[7]_i_4_n_15 ),
        .I3(\SHIFT_RIGHT_inferred__4/res_reg_683[5]_i_3_n_15 ),
        .I4(\SHIFT_RIGHT_inferred__4/res_reg_683[5]_i_4_n_15 ),
        .I5(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[1]),
        .O(\res_reg_683[5]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h00000000FF00B8B8)) 
    \res_reg_683[6]_i_1 
       (.I0(\SHIFT_RIGHT_inferred__4/res_reg_683[8]_i_2_n_15 ),
        .I1(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[1]),
        .I2(\res_reg_683[6]_i_2_n_15 ),
        .I3(\res_reg_683[7]_i_2_n_15 ),
        .I4(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[0]),
        .I5(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[6]),
        .O(res_fu_402_p1[6]));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \res_reg_683[6]_i_2 
       (.I0(\SHIFT_RIGHT_inferred__4/res_reg_683[14]_i_3_n_15 ),
        .I1(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[3]),
        .I2(\SHIFT_RIGHT_inferred__4/res_reg_683[6]_i_3_n_15 ),
        .I3(\SHIFT_RIGHT_inferred__4/res_reg_683[18]_i_4_n_15 ),
        .I4(\SHIFT_RIGHT_inferred__4/res_reg_683[10]_i_3_n_15 ),
        .I5(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[2]),
        .O(\res_reg_683[6]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \res_reg_683[7]_i_1 
       (.I0(\SHIFT_RIGHT_inferred__4/res_reg_683[10]_i_2_n_15 ),
        .I1(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[1]),
        .I2(\SHIFT_RIGHT_inferred__4/res_reg_683[8]_i_2_n_15 ),
        .I3(\res_reg_683[7]_i_2_n_15 ),
        .I4(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[0]),
        .I5(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[6]),
        .O(res_fu_402_p1[7]));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \res_reg_683[7]_i_2 
       (.I0(\SHIFT_RIGHT_inferred__4/res_reg_683[7]_i_3_n_15 ),
        .I1(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[2]),
        .I2(\SHIFT_RIGHT_inferred__4/res_reg_683[7]_i_4_n_15 ),
        .I3(\SHIFT_RIGHT_inferred__4/res_reg_683[9]_i_3_n_15 ),
        .I4(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[1]),
        .O(\res_reg_683[7]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h00000000FF00B8B8)) 
    \res_reg_683[8]_i_1 
       (.I0(\SHIFT_RIGHT_inferred__4/res_reg_683[10]_i_2_n_15 ),
        .I1(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[1]),
        .I2(\SHIFT_RIGHT_inferred__4/res_reg_683[8]_i_2_n_15 ),
        .I3(\SHIFT_RIGHT_inferred__4/res_reg_683[9]_i_2_n_15 ),
        .I4(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[0]),
        .I5(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[6]),
        .O(res_fu_402_p1[8]));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \res_reg_683[9]_i_1 
       (.I0(\SHIFT_RIGHT_inferred__4/res_reg_683[12]_i_2_n_15 ),
        .I1(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[1]),
        .I2(\SHIFT_RIGHT_inferred__4/res_reg_683[10]_i_2_n_15 ),
        .I3(\SHIFT_RIGHT_inferred__4/res_reg_683[9]_i_2_n_15 ),
        .I4(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[0]),
        .I5(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[6]),
        .O(res_fu_402_p1[9]));
  FDRE \res_reg_683_reg[0] 
       (.C(ap_clk),
        .CE(res_reg_6830),
        .D(res_fu_402_p1[0]),
        .Q(res_reg_683[0]),
        .R(1'b0));
  FDRE \res_reg_683_reg[10] 
       (.C(ap_clk),
        .CE(res_reg_6830),
        .D(res_fu_402_p1[10]),
        .Q(res_reg_683[10]),
        .R(1'b0));
  FDRE \res_reg_683_reg[11] 
       (.C(ap_clk),
        .CE(res_reg_6830),
        .D(res_fu_402_p1[11]),
        .Q(res_reg_683[11]),
        .R(1'b0));
  FDRE \res_reg_683_reg[12] 
       (.C(ap_clk),
        .CE(res_reg_6830),
        .D(res_fu_402_p1[12]),
        .Q(res_reg_683[12]),
        .R(1'b0));
  FDRE \res_reg_683_reg[13] 
       (.C(ap_clk),
        .CE(res_reg_6830),
        .D(res_fu_402_p1[13]),
        .Q(res_reg_683[13]),
        .R(1'b0));
  FDRE \res_reg_683_reg[14] 
       (.C(ap_clk),
        .CE(res_reg_6830),
        .D(res_fu_402_p1[14]),
        .Q(res_reg_683[14]),
        .R(1'b0));
  FDRE \res_reg_683_reg[15] 
       (.C(ap_clk),
        .CE(res_reg_6830),
        .D(res_fu_402_p1[15]),
        .Q(res_reg_683[15]),
        .R(1'b0));
  FDRE \res_reg_683_reg[16] 
       (.C(ap_clk),
        .CE(res_reg_6830),
        .D(res_fu_402_p1[16]),
        .Q(res_reg_683[16]),
        .R(1'b0));
  FDRE \res_reg_683_reg[17] 
       (.C(ap_clk),
        .CE(res_reg_6830),
        .D(res_fu_402_p1[17]),
        .Q(res_reg_683[17]),
        .R(1'b0));
  FDRE \res_reg_683_reg[18] 
       (.C(ap_clk),
        .CE(res_reg_6830),
        .D(res_fu_402_p1[18]),
        .Q(res_reg_683[18]),
        .R(1'b0));
  FDRE \res_reg_683_reg[19] 
       (.C(ap_clk),
        .CE(res_reg_6830),
        .D(res_fu_402_p1[19]),
        .Q(res_reg_683[19]),
        .R(1'b0));
  FDRE \res_reg_683_reg[1] 
       (.C(ap_clk),
        .CE(res_reg_6830),
        .D(res_fu_402_p1[1]),
        .Q(res_reg_683[1]),
        .R(1'b0));
  FDRE \res_reg_683_reg[20] 
       (.C(ap_clk),
        .CE(res_reg_6830),
        .D(res_fu_402_p1[20]),
        .Q(res_reg_683[20]),
        .R(1'b0));
  FDRE \res_reg_683_reg[21] 
       (.C(ap_clk),
        .CE(res_reg_6830),
        .D(res_fu_402_p1[21]),
        .Q(res_reg_683[21]),
        .R(1'b0));
  FDRE \res_reg_683_reg[22] 
       (.C(ap_clk),
        .CE(res_reg_6830),
        .D(res_fu_402_p1[22]),
        .Q(res_reg_683[22]),
        .R(1'b0));
  FDRE \res_reg_683_reg[23] 
       (.C(ap_clk),
        .CE(res_reg_6830),
        .D(res_fu_402_p1[23]),
        .Q(res_reg_683[23]),
        .R(1'b0));
  FDRE \res_reg_683_reg[24] 
       (.C(ap_clk),
        .CE(res_reg_6830),
        .D(res_fu_402_p1[24]),
        .Q(res_reg_683[24]),
        .R(1'b0));
  FDRE \res_reg_683_reg[25] 
       (.C(ap_clk),
        .CE(res_reg_6830),
        .D(res_fu_402_p1[25]),
        .Q(res_reg_683[25]),
        .R(1'b0));
  FDRE \res_reg_683_reg[26] 
       (.C(ap_clk),
        .CE(res_reg_6830),
        .D(res_fu_402_p1[26]),
        .Q(res_reg_683[26]),
        .R(1'b0));
  FDRE \res_reg_683_reg[27] 
       (.C(ap_clk),
        .CE(res_reg_6830),
        .D(res_fu_402_p1[27]),
        .Q(res_reg_683[27]),
        .R(1'b0));
  FDRE \res_reg_683_reg[28] 
       (.C(ap_clk),
        .CE(res_reg_6830),
        .D(res_fu_402_p1[28]),
        .Q(res_reg_683[28]),
        .R(1'b0));
  FDRE \res_reg_683_reg[29] 
       (.C(ap_clk),
        .CE(res_reg_6830),
        .D(res_fu_402_p1[29]),
        .Q(res_reg_683[29]),
        .R(1'b0));
  FDRE \res_reg_683_reg[2] 
       (.C(ap_clk),
        .CE(res_reg_6830),
        .D(res_fu_402_p1[2]),
        .Q(res_reg_683[2]),
        .R(1'b0));
  FDRE \res_reg_683_reg[30] 
       (.C(ap_clk),
        .CE(res_reg_6830),
        .D(res_fu_402_p1[30]),
        .Q(res_reg_683[30]),
        .R(1'b0));
  FDRE \res_reg_683_reg[31] 
       (.C(ap_clk),
        .CE(res_reg_6830),
        .D(res_fu_402_p1[31]),
        .Q(res_reg_683[31]),
        .R(1'b0));
  FDRE \res_reg_683_reg[3] 
       (.C(ap_clk),
        .CE(res_reg_6830),
        .D(res_fu_402_p1[3]),
        .Q(res_reg_683[3]),
        .R(1'b0));
  FDRE \res_reg_683_reg[4] 
       (.C(ap_clk),
        .CE(res_reg_6830),
        .D(res_fu_402_p1[4]),
        .Q(res_reg_683[4]),
        .R(1'b0));
  FDRE \res_reg_683_reg[5] 
       (.C(ap_clk),
        .CE(res_reg_6830),
        .D(res_fu_402_p1[5]),
        .Q(res_reg_683[5]),
        .R(1'b0));
  FDRE \res_reg_683_reg[6] 
       (.C(ap_clk),
        .CE(res_reg_6830),
        .D(res_fu_402_p1[6]),
        .Q(res_reg_683[6]),
        .R(1'b0));
  FDRE \res_reg_683_reg[7] 
       (.C(ap_clk),
        .CE(res_reg_6830),
        .D(res_fu_402_p1[7]),
        .Q(res_reg_683[7]),
        .R(1'b0));
  FDRE \res_reg_683_reg[8] 
       (.C(ap_clk),
        .CE(res_reg_6830),
        .D(res_fu_402_p1[8]),
        .Q(res_reg_683[8]),
        .R(1'b0));
  FDRE \res_reg_683_reg[9] 
       (.C(ap_clk),
        .CE(res_reg_6830),
        .D(res_fu_402_p1[9]),
        .Q(res_reg_683[9]),
        .R(1'b0));
  FDRE \sext_ln100_cast_reg_538_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_reg_616[0]),
        .Q(sext_ln100_cast_reg_538[0]),
        .R(1'b0));
  FDRE \sext_ln100_cast_reg_538_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_reg_616[1]),
        .Q(sext_ln100_cast_reg_538[1]),
        .R(1'b0));
  FDRE \sext_ln100_cast_reg_538_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_reg_616[2]),
        .Q(sext_ln100_cast_reg_538[2]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "sext_ln100_cast_reg_538_reg[3]" *) 
  FDRE \sext_ln100_cast_reg_538_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_reg_616[3]),
        .Q(sext_ln100_cast_reg_538[3]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "sext_ln100_cast_reg_538_reg[3]" *) 
  FDRE \sext_ln100_cast_reg_538_reg[3]_rep 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_reg_616[3]),
        .Q(\sext_ln100_cast_reg_538_reg[3]_rep_n_15 ),
        .R(1'b0));
  FDRE \sext_ln100_cast_reg_538_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_reg_616[4]),
        .Q(sext_ln100_cast_reg_538[4]),
        .R(1'b0));
  FDRE \sext_ln100_cast_reg_538_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_reg_616[5]),
        .Q(sext_ln100_cast_reg_538[5]),
        .R(1'b0));
  FDRE \sh_prom122_cast_cast_cast_cast_cast_cast_reg_543_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\sh_prom122_cast_cast_cast_cast_cast_cast_reg_543_reg[6]_0 [0]),
        .Q(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[0]),
        .R(1'b0));
  FDRE \sh_prom122_cast_cast_cast_cast_cast_cast_reg_543_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\sh_prom122_cast_cast_cast_cast_cast_cast_reg_543_reg[6]_0 [1]),
        .Q(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[1]),
        .R(1'b0));
  FDRE \sh_prom122_cast_cast_cast_cast_cast_cast_reg_543_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\sh_prom122_cast_cast_cast_cast_cast_cast_reg_543_reg[6]_0 [2]),
        .Q(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[2]),
        .R(1'b0));
  FDRE \sh_prom122_cast_cast_cast_cast_cast_cast_reg_543_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\sh_prom122_cast_cast_cast_cast_cast_cast_reg_543_reg[6]_0 [3]),
        .Q(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[3]),
        .R(1'b0));
  FDRE \sh_prom122_cast_cast_cast_cast_cast_cast_reg_543_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\sh_prom122_cast_cast_cast_cast_cast_cast_reg_543_reg[6]_0 [4]),
        .Q(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[4]),
        .R(1'b0));
  FDRE \sh_prom122_cast_cast_cast_cast_cast_cast_reg_543_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\sh_prom122_cast_cast_cast_cast_cast_cast_reg_543_reg[6]_0 [5]),
        .Q(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[5]),
        .R(1'b0));
  FDRE \sh_prom122_cast_cast_cast_cast_cast_cast_reg_543_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\sh_prom122_cast_cast_cast_cast_cast_cast_reg_543_reg[6]_0 [6]),
        .Q(sh_prom122_cast_cast_cast_cast_cast_cast_reg_543[6]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h20)) 
    \sumB_fu_78[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\icmp_ln98_reg_603_reg_n_15_[0] ),
        .I2(ap_CS_fsm_pp0_stage1),
        .O(sumB_fu_780));
  LUT2 #(
    .INIT(4'h6)) 
    \sumB_fu_78[0]_i_3 
       (.I0(mul_ln101_reg_626[3]),
        .I1(sumB_fu_78_reg[3]),
        .O(\sumB_fu_78[0]_i_3_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumB_fu_78[0]_i_4 
       (.I0(mul_ln101_reg_626[2]),
        .I1(sumB_fu_78_reg[2]),
        .O(\sumB_fu_78[0]_i_4_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumB_fu_78[0]_i_5 
       (.I0(mul_ln101_reg_626[1]),
        .I1(sumB_fu_78_reg[1]),
        .O(\sumB_fu_78[0]_i_5_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumB_fu_78[0]_i_6 
       (.I0(mul_ln101_reg_626[0]),
        .I1(sumB_fu_78_reg[0]),
        .O(\sumB_fu_78[0]_i_6_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumB_fu_78[12]_i_2 
       (.I0(mul_ln101_reg_626[15]),
        .I1(sumB_fu_78_reg[15]),
        .O(\sumB_fu_78[12]_i_2_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumB_fu_78[12]_i_3 
       (.I0(mul_ln101_reg_626[14]),
        .I1(sumB_fu_78_reg[14]),
        .O(\sumB_fu_78[12]_i_3_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumB_fu_78[12]_i_4 
       (.I0(mul_ln101_reg_626[13]),
        .I1(sumB_fu_78_reg[13]),
        .O(\sumB_fu_78[12]_i_4_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumB_fu_78[12]_i_5 
       (.I0(mul_ln101_reg_626[12]),
        .I1(sumB_fu_78_reg[12]),
        .O(\sumB_fu_78[12]_i_5_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumB_fu_78[16]_i_2 
       (.I0(mul_ln101_reg_626[19]),
        .I1(sumB_fu_78_reg[19]),
        .O(\sumB_fu_78[16]_i_2_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumB_fu_78[16]_i_3 
       (.I0(mul_ln101_reg_626[18]),
        .I1(sumB_fu_78_reg[18]),
        .O(\sumB_fu_78[16]_i_3_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumB_fu_78[16]_i_4 
       (.I0(mul_ln101_reg_626[17]),
        .I1(sumB_fu_78_reg[17]),
        .O(\sumB_fu_78[16]_i_4_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumB_fu_78[16]_i_5 
       (.I0(mul_ln101_reg_626[16]),
        .I1(sumB_fu_78_reg[16]),
        .O(\sumB_fu_78[16]_i_5_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumB_fu_78[20]_i_2 
       (.I0(mul_ln101_reg_626[23]),
        .I1(sumB_fu_78_reg[23]),
        .O(\sumB_fu_78[20]_i_2_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumB_fu_78[20]_i_3 
       (.I0(mul_ln101_reg_626[22]),
        .I1(sumB_fu_78_reg[22]),
        .O(\sumB_fu_78[20]_i_3_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumB_fu_78[20]_i_4 
       (.I0(mul_ln101_reg_626[21]),
        .I1(sumB_fu_78_reg[21]),
        .O(\sumB_fu_78[20]_i_4_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumB_fu_78[20]_i_5 
       (.I0(mul_ln101_reg_626[20]),
        .I1(sumB_fu_78_reg[20]),
        .O(\sumB_fu_78[20]_i_5_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumB_fu_78[24]_i_2 
       (.I0(mul_ln101_reg_626[27]),
        .I1(sumB_fu_78_reg[27]),
        .O(\sumB_fu_78[24]_i_2_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumB_fu_78[24]_i_3 
       (.I0(mul_ln101_reg_626[26]),
        .I1(sumB_fu_78_reg[26]),
        .O(\sumB_fu_78[24]_i_3_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumB_fu_78[24]_i_4 
       (.I0(mul_ln101_reg_626[25]),
        .I1(sumB_fu_78_reg[25]),
        .O(\sumB_fu_78[24]_i_4_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumB_fu_78[24]_i_5 
       (.I0(mul_ln101_reg_626[24]),
        .I1(sumB_fu_78_reg[24]),
        .O(\sumB_fu_78[24]_i_5_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumB_fu_78[28]_i_2 
       (.I0(mul_ln101_reg_626[31]),
        .I1(sumB_fu_78_reg[31]),
        .O(\sumB_fu_78[28]_i_2_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumB_fu_78[28]_i_3 
       (.I0(mul_ln101_reg_626[30]),
        .I1(sumB_fu_78_reg[30]),
        .O(\sumB_fu_78[28]_i_3_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumB_fu_78[28]_i_4 
       (.I0(mul_ln101_reg_626[29]),
        .I1(sumB_fu_78_reg[29]),
        .O(\sumB_fu_78[28]_i_4_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumB_fu_78[28]_i_5 
       (.I0(mul_ln101_reg_626[28]),
        .I1(sumB_fu_78_reg[28]),
        .O(\sumB_fu_78[28]_i_5_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumB_fu_78[32]_i_2 
       (.I0(mul_ln101_reg_626[35]),
        .I1(sumB_fu_78_reg[35]),
        .O(\sumB_fu_78[32]_i_2_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumB_fu_78[32]_i_3 
       (.I0(mul_ln101_reg_626[34]),
        .I1(sumB_fu_78_reg[34]),
        .O(\sumB_fu_78[32]_i_3_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumB_fu_78[32]_i_4 
       (.I0(mul_ln101_reg_626[33]),
        .I1(sumB_fu_78_reg[33]),
        .O(\sumB_fu_78[32]_i_4_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumB_fu_78[32]_i_5 
       (.I0(mul_ln101_reg_626[32]),
        .I1(sumB_fu_78_reg[32]),
        .O(\sumB_fu_78[32]_i_5_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumB_fu_78[36]_i_2 
       (.I0(mul_ln101_reg_626[39]),
        .I1(sumB_fu_78_reg[39]),
        .O(\sumB_fu_78[36]_i_2_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumB_fu_78[36]_i_3 
       (.I0(mul_ln101_reg_626[38]),
        .I1(sumB_fu_78_reg[38]),
        .O(\sumB_fu_78[36]_i_3_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumB_fu_78[36]_i_4 
       (.I0(mul_ln101_reg_626[37]),
        .I1(sumB_fu_78_reg[37]),
        .O(\sumB_fu_78[36]_i_4_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumB_fu_78[36]_i_5 
       (.I0(mul_ln101_reg_626[36]),
        .I1(sumB_fu_78_reg[36]),
        .O(\sumB_fu_78[36]_i_5_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumB_fu_78[40]_i_2 
       (.I0(mul_ln101_reg_626[40]),
        .I1(sumB_fu_78_reg[40]),
        .O(\sumB_fu_78[40]_i_2_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumB_fu_78[4]_i_2 
       (.I0(mul_ln101_reg_626[7]),
        .I1(sumB_fu_78_reg[7]),
        .O(\sumB_fu_78[4]_i_2_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumB_fu_78[4]_i_3 
       (.I0(mul_ln101_reg_626[6]),
        .I1(sumB_fu_78_reg[6]),
        .O(\sumB_fu_78[4]_i_3_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumB_fu_78[4]_i_4 
       (.I0(mul_ln101_reg_626[5]),
        .I1(sumB_fu_78_reg[5]),
        .O(\sumB_fu_78[4]_i_4_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumB_fu_78[4]_i_5 
       (.I0(mul_ln101_reg_626[4]),
        .I1(sumB_fu_78_reg[4]),
        .O(\sumB_fu_78[4]_i_5_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumB_fu_78[8]_i_2 
       (.I0(mul_ln101_reg_626[11]),
        .I1(sumB_fu_78_reg[11]),
        .O(\sumB_fu_78[8]_i_2_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumB_fu_78[8]_i_3 
       (.I0(mul_ln101_reg_626[10]),
        .I1(sumB_fu_78_reg[10]),
        .O(\sumB_fu_78[8]_i_3_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumB_fu_78[8]_i_4 
       (.I0(mul_ln101_reg_626[9]),
        .I1(sumB_fu_78_reg[9]),
        .O(\sumB_fu_78[8]_i_4_n_15 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumB_fu_78[8]_i_5 
       (.I0(mul_ln101_reg_626[8]),
        .I1(sumB_fu_78_reg[8]),
        .O(\sumB_fu_78[8]_i_5_n_15 ));
  FDRE \sumB_fu_78_reg[0] 
       (.C(ap_clk),
        .CE(sumB_fu_780),
        .D(\sumB_fu_78_reg[0]_i_2_n_22 ),
        .Q(sumB_fu_78_reg[0]),
        .R(max_val_1_fu_860));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sumB_fu_78_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\sumB_fu_78_reg[0]_i_2_n_15 ,\sumB_fu_78_reg[0]_i_2_n_16 ,\sumB_fu_78_reg[0]_i_2_n_17 ,\sumB_fu_78_reg[0]_i_2_n_18 }),
        .CYINIT(1'b0),
        .DI(mul_ln101_reg_626[3:0]),
        .O({\sumB_fu_78_reg[0]_i_2_n_19 ,\sumB_fu_78_reg[0]_i_2_n_20 ,\sumB_fu_78_reg[0]_i_2_n_21 ,\sumB_fu_78_reg[0]_i_2_n_22 }),
        .S({\sumB_fu_78[0]_i_3_n_15 ,\sumB_fu_78[0]_i_4_n_15 ,\sumB_fu_78[0]_i_5_n_15 ,\sumB_fu_78[0]_i_6_n_15 }));
  FDRE \sumB_fu_78_reg[10] 
       (.C(ap_clk),
        .CE(sumB_fu_780),
        .D(\sumB_fu_78_reg[8]_i_1_n_20 ),
        .Q(sumB_fu_78_reg[10]),
        .R(max_val_1_fu_860));
  FDRE \sumB_fu_78_reg[11] 
       (.C(ap_clk),
        .CE(sumB_fu_780),
        .D(\sumB_fu_78_reg[8]_i_1_n_19 ),
        .Q(sumB_fu_78_reg[11]),
        .R(max_val_1_fu_860));
  FDRE \sumB_fu_78_reg[12] 
       (.C(ap_clk),
        .CE(sumB_fu_780),
        .D(\sumB_fu_78_reg[12]_i_1_n_22 ),
        .Q(sumB_fu_78_reg[12]),
        .R(max_val_1_fu_860));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sumB_fu_78_reg[12]_i_1 
       (.CI(\sumB_fu_78_reg[8]_i_1_n_15 ),
        .CO({\sumB_fu_78_reg[12]_i_1_n_15 ,\sumB_fu_78_reg[12]_i_1_n_16 ,\sumB_fu_78_reg[12]_i_1_n_17 ,\sumB_fu_78_reg[12]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI(mul_ln101_reg_626[15:12]),
        .O({\sumB_fu_78_reg[12]_i_1_n_19 ,\sumB_fu_78_reg[12]_i_1_n_20 ,\sumB_fu_78_reg[12]_i_1_n_21 ,\sumB_fu_78_reg[12]_i_1_n_22 }),
        .S({\sumB_fu_78[12]_i_2_n_15 ,\sumB_fu_78[12]_i_3_n_15 ,\sumB_fu_78[12]_i_4_n_15 ,\sumB_fu_78[12]_i_5_n_15 }));
  FDRE \sumB_fu_78_reg[13] 
       (.C(ap_clk),
        .CE(sumB_fu_780),
        .D(\sumB_fu_78_reg[12]_i_1_n_21 ),
        .Q(sumB_fu_78_reg[13]),
        .R(max_val_1_fu_860));
  FDRE \sumB_fu_78_reg[14] 
       (.C(ap_clk),
        .CE(sumB_fu_780),
        .D(\sumB_fu_78_reg[12]_i_1_n_20 ),
        .Q(sumB_fu_78_reg[14]),
        .R(max_val_1_fu_860));
  FDRE \sumB_fu_78_reg[15] 
       (.C(ap_clk),
        .CE(sumB_fu_780),
        .D(\sumB_fu_78_reg[12]_i_1_n_19 ),
        .Q(sumB_fu_78_reg[15]),
        .R(max_val_1_fu_860));
  FDRE \sumB_fu_78_reg[16] 
       (.C(ap_clk),
        .CE(sumB_fu_780),
        .D(\sumB_fu_78_reg[16]_i_1_n_22 ),
        .Q(sumB_fu_78_reg[16]),
        .R(max_val_1_fu_860));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sumB_fu_78_reg[16]_i_1 
       (.CI(\sumB_fu_78_reg[12]_i_1_n_15 ),
        .CO({\sumB_fu_78_reg[16]_i_1_n_15 ,\sumB_fu_78_reg[16]_i_1_n_16 ,\sumB_fu_78_reg[16]_i_1_n_17 ,\sumB_fu_78_reg[16]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI(mul_ln101_reg_626[19:16]),
        .O({\sumB_fu_78_reg[16]_i_1_n_19 ,\sumB_fu_78_reg[16]_i_1_n_20 ,\sumB_fu_78_reg[16]_i_1_n_21 ,\sumB_fu_78_reg[16]_i_1_n_22 }),
        .S({\sumB_fu_78[16]_i_2_n_15 ,\sumB_fu_78[16]_i_3_n_15 ,\sumB_fu_78[16]_i_4_n_15 ,\sumB_fu_78[16]_i_5_n_15 }));
  FDRE \sumB_fu_78_reg[17] 
       (.C(ap_clk),
        .CE(sumB_fu_780),
        .D(\sumB_fu_78_reg[16]_i_1_n_21 ),
        .Q(sumB_fu_78_reg[17]),
        .R(max_val_1_fu_860));
  FDRE \sumB_fu_78_reg[18] 
       (.C(ap_clk),
        .CE(sumB_fu_780),
        .D(\sumB_fu_78_reg[16]_i_1_n_20 ),
        .Q(sumB_fu_78_reg[18]),
        .R(max_val_1_fu_860));
  FDRE \sumB_fu_78_reg[19] 
       (.C(ap_clk),
        .CE(sumB_fu_780),
        .D(\sumB_fu_78_reg[16]_i_1_n_19 ),
        .Q(sumB_fu_78_reg[19]),
        .R(max_val_1_fu_860));
  FDRE \sumB_fu_78_reg[1] 
       (.C(ap_clk),
        .CE(sumB_fu_780),
        .D(\sumB_fu_78_reg[0]_i_2_n_21 ),
        .Q(sumB_fu_78_reg[1]),
        .R(max_val_1_fu_860));
  FDRE \sumB_fu_78_reg[20] 
       (.C(ap_clk),
        .CE(sumB_fu_780),
        .D(\sumB_fu_78_reg[20]_i_1_n_22 ),
        .Q(sumB_fu_78_reg[20]),
        .R(max_val_1_fu_860));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sumB_fu_78_reg[20]_i_1 
       (.CI(\sumB_fu_78_reg[16]_i_1_n_15 ),
        .CO({\sumB_fu_78_reg[20]_i_1_n_15 ,\sumB_fu_78_reg[20]_i_1_n_16 ,\sumB_fu_78_reg[20]_i_1_n_17 ,\sumB_fu_78_reg[20]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI(mul_ln101_reg_626[23:20]),
        .O({\sumB_fu_78_reg[20]_i_1_n_19 ,\sumB_fu_78_reg[20]_i_1_n_20 ,\sumB_fu_78_reg[20]_i_1_n_21 ,\sumB_fu_78_reg[20]_i_1_n_22 }),
        .S({\sumB_fu_78[20]_i_2_n_15 ,\sumB_fu_78[20]_i_3_n_15 ,\sumB_fu_78[20]_i_4_n_15 ,\sumB_fu_78[20]_i_5_n_15 }));
  FDRE \sumB_fu_78_reg[21] 
       (.C(ap_clk),
        .CE(sumB_fu_780),
        .D(\sumB_fu_78_reg[20]_i_1_n_21 ),
        .Q(sumB_fu_78_reg[21]),
        .R(max_val_1_fu_860));
  FDRE \sumB_fu_78_reg[22] 
       (.C(ap_clk),
        .CE(sumB_fu_780),
        .D(\sumB_fu_78_reg[20]_i_1_n_20 ),
        .Q(sumB_fu_78_reg[22]),
        .R(max_val_1_fu_860));
  FDRE \sumB_fu_78_reg[23] 
       (.C(ap_clk),
        .CE(sumB_fu_780),
        .D(\sumB_fu_78_reg[20]_i_1_n_19 ),
        .Q(sumB_fu_78_reg[23]),
        .R(max_val_1_fu_860));
  FDRE \sumB_fu_78_reg[24] 
       (.C(ap_clk),
        .CE(sumB_fu_780),
        .D(\sumB_fu_78_reg[24]_i_1_n_22 ),
        .Q(sumB_fu_78_reg[24]),
        .R(max_val_1_fu_860));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sumB_fu_78_reg[24]_i_1 
       (.CI(\sumB_fu_78_reg[20]_i_1_n_15 ),
        .CO({\sumB_fu_78_reg[24]_i_1_n_15 ,\sumB_fu_78_reg[24]_i_1_n_16 ,\sumB_fu_78_reg[24]_i_1_n_17 ,\sumB_fu_78_reg[24]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI(mul_ln101_reg_626[27:24]),
        .O({\sumB_fu_78_reg[24]_i_1_n_19 ,\sumB_fu_78_reg[24]_i_1_n_20 ,\sumB_fu_78_reg[24]_i_1_n_21 ,\sumB_fu_78_reg[24]_i_1_n_22 }),
        .S({\sumB_fu_78[24]_i_2_n_15 ,\sumB_fu_78[24]_i_3_n_15 ,\sumB_fu_78[24]_i_4_n_15 ,\sumB_fu_78[24]_i_5_n_15 }));
  FDRE \sumB_fu_78_reg[25] 
       (.C(ap_clk),
        .CE(sumB_fu_780),
        .D(\sumB_fu_78_reg[24]_i_1_n_21 ),
        .Q(sumB_fu_78_reg[25]),
        .R(max_val_1_fu_860));
  FDRE \sumB_fu_78_reg[26] 
       (.C(ap_clk),
        .CE(sumB_fu_780),
        .D(\sumB_fu_78_reg[24]_i_1_n_20 ),
        .Q(sumB_fu_78_reg[26]),
        .R(max_val_1_fu_860));
  FDRE \sumB_fu_78_reg[27] 
       (.C(ap_clk),
        .CE(sumB_fu_780),
        .D(\sumB_fu_78_reg[24]_i_1_n_19 ),
        .Q(sumB_fu_78_reg[27]),
        .R(max_val_1_fu_860));
  FDRE \sumB_fu_78_reg[28] 
       (.C(ap_clk),
        .CE(sumB_fu_780),
        .D(\sumB_fu_78_reg[28]_i_1_n_22 ),
        .Q(sumB_fu_78_reg[28]),
        .R(max_val_1_fu_860));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sumB_fu_78_reg[28]_i_1 
       (.CI(\sumB_fu_78_reg[24]_i_1_n_15 ),
        .CO({\sumB_fu_78_reg[28]_i_1_n_15 ,\sumB_fu_78_reg[28]_i_1_n_16 ,\sumB_fu_78_reg[28]_i_1_n_17 ,\sumB_fu_78_reg[28]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI(mul_ln101_reg_626[31:28]),
        .O({\sumB_fu_78_reg[28]_i_1_n_19 ,\sumB_fu_78_reg[28]_i_1_n_20 ,\sumB_fu_78_reg[28]_i_1_n_21 ,\sumB_fu_78_reg[28]_i_1_n_22 }),
        .S({\sumB_fu_78[28]_i_2_n_15 ,\sumB_fu_78[28]_i_3_n_15 ,\sumB_fu_78[28]_i_4_n_15 ,\sumB_fu_78[28]_i_5_n_15 }));
  FDRE \sumB_fu_78_reg[29] 
       (.C(ap_clk),
        .CE(sumB_fu_780),
        .D(\sumB_fu_78_reg[28]_i_1_n_21 ),
        .Q(sumB_fu_78_reg[29]),
        .R(max_val_1_fu_860));
  FDRE \sumB_fu_78_reg[2] 
       (.C(ap_clk),
        .CE(sumB_fu_780),
        .D(\sumB_fu_78_reg[0]_i_2_n_20 ),
        .Q(sumB_fu_78_reg[2]),
        .R(max_val_1_fu_860));
  FDRE \sumB_fu_78_reg[30] 
       (.C(ap_clk),
        .CE(sumB_fu_780),
        .D(\sumB_fu_78_reg[28]_i_1_n_20 ),
        .Q(sumB_fu_78_reg[30]),
        .R(max_val_1_fu_860));
  FDRE \sumB_fu_78_reg[31] 
       (.C(ap_clk),
        .CE(sumB_fu_780),
        .D(\sumB_fu_78_reg[28]_i_1_n_19 ),
        .Q(sumB_fu_78_reg[31]),
        .R(max_val_1_fu_860));
  FDRE \sumB_fu_78_reg[32] 
       (.C(ap_clk),
        .CE(sumB_fu_780),
        .D(\sumB_fu_78_reg[32]_i_1_n_22 ),
        .Q(sumB_fu_78_reg[32]),
        .R(max_val_1_fu_860));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sumB_fu_78_reg[32]_i_1 
       (.CI(\sumB_fu_78_reg[28]_i_1_n_15 ),
        .CO({\sumB_fu_78_reg[32]_i_1_n_15 ,\sumB_fu_78_reg[32]_i_1_n_16 ,\sumB_fu_78_reg[32]_i_1_n_17 ,\sumB_fu_78_reg[32]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI(mul_ln101_reg_626[35:32]),
        .O({\sumB_fu_78_reg[32]_i_1_n_19 ,\sumB_fu_78_reg[32]_i_1_n_20 ,\sumB_fu_78_reg[32]_i_1_n_21 ,\sumB_fu_78_reg[32]_i_1_n_22 }),
        .S({\sumB_fu_78[32]_i_2_n_15 ,\sumB_fu_78[32]_i_3_n_15 ,\sumB_fu_78[32]_i_4_n_15 ,\sumB_fu_78[32]_i_5_n_15 }));
  FDRE \sumB_fu_78_reg[33] 
       (.C(ap_clk),
        .CE(sumB_fu_780),
        .D(\sumB_fu_78_reg[32]_i_1_n_21 ),
        .Q(sumB_fu_78_reg[33]),
        .R(max_val_1_fu_860));
  FDRE \sumB_fu_78_reg[34] 
       (.C(ap_clk),
        .CE(sumB_fu_780),
        .D(\sumB_fu_78_reg[32]_i_1_n_20 ),
        .Q(sumB_fu_78_reg[34]),
        .R(max_val_1_fu_860));
  FDRE \sumB_fu_78_reg[35] 
       (.C(ap_clk),
        .CE(sumB_fu_780),
        .D(\sumB_fu_78_reg[32]_i_1_n_19 ),
        .Q(sumB_fu_78_reg[35]),
        .R(max_val_1_fu_860));
  FDRE \sumB_fu_78_reg[36] 
       (.C(ap_clk),
        .CE(sumB_fu_780),
        .D(\sumB_fu_78_reg[36]_i_1_n_22 ),
        .Q(sumB_fu_78_reg[36]),
        .R(max_val_1_fu_860));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sumB_fu_78_reg[36]_i_1 
       (.CI(\sumB_fu_78_reg[32]_i_1_n_15 ),
        .CO({\sumB_fu_78_reg[36]_i_1_n_15 ,\sumB_fu_78_reg[36]_i_1_n_16 ,\sumB_fu_78_reg[36]_i_1_n_17 ,\sumB_fu_78_reg[36]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI(mul_ln101_reg_626[39:36]),
        .O({\sumB_fu_78_reg[36]_i_1_n_19 ,\sumB_fu_78_reg[36]_i_1_n_20 ,\sumB_fu_78_reg[36]_i_1_n_21 ,\sumB_fu_78_reg[36]_i_1_n_22 }),
        .S({\sumB_fu_78[36]_i_2_n_15 ,\sumB_fu_78[36]_i_3_n_15 ,\sumB_fu_78[36]_i_4_n_15 ,\sumB_fu_78[36]_i_5_n_15 }));
  FDRE \sumB_fu_78_reg[37] 
       (.C(ap_clk),
        .CE(sumB_fu_780),
        .D(\sumB_fu_78_reg[36]_i_1_n_21 ),
        .Q(sumB_fu_78_reg[37]),
        .R(max_val_1_fu_860));
  FDRE \sumB_fu_78_reg[38] 
       (.C(ap_clk),
        .CE(sumB_fu_780),
        .D(\sumB_fu_78_reg[36]_i_1_n_20 ),
        .Q(sumB_fu_78_reg[38]),
        .R(max_val_1_fu_860));
  FDRE \sumB_fu_78_reg[39] 
       (.C(ap_clk),
        .CE(sumB_fu_780),
        .D(\sumB_fu_78_reg[36]_i_1_n_19 ),
        .Q(sumB_fu_78_reg[39]),
        .R(max_val_1_fu_860));
  FDRE \sumB_fu_78_reg[3] 
       (.C(ap_clk),
        .CE(sumB_fu_780),
        .D(\sumB_fu_78_reg[0]_i_2_n_19 ),
        .Q(sumB_fu_78_reg[3]),
        .R(max_val_1_fu_860));
  FDRE \sumB_fu_78_reg[40] 
       (.C(ap_clk),
        .CE(sumB_fu_780),
        .D(\sumB_fu_78_reg[40]_i_1_n_22 ),
        .Q(sumB_fu_78_reg[40]),
        .R(max_val_1_fu_860));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sumB_fu_78_reg[40]_i_1 
       (.CI(\sumB_fu_78_reg[36]_i_1_n_15 ),
        .CO({\sumB_fu_78_reg[40]_i_1_n_15 ,\sumB_fu_78_reg[40]_i_1_n_16 ,\sumB_fu_78_reg[40]_i_1_n_17 ,\sumB_fu_78_reg[40]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,mul_ln101_reg_626[40]}),
        .O({\sumB_fu_78_reg[40]_i_1_n_19 ,\sumB_fu_78_reg[40]_i_1_n_20 ,\sumB_fu_78_reg[40]_i_1_n_21 ,\sumB_fu_78_reg[40]_i_1_n_22 }),
        .S({sumB_fu_78_reg[43:41],\sumB_fu_78[40]_i_2_n_15 }));
  FDRE \sumB_fu_78_reg[41] 
       (.C(ap_clk),
        .CE(sumB_fu_780),
        .D(\sumB_fu_78_reg[40]_i_1_n_21 ),
        .Q(sumB_fu_78_reg[41]),
        .R(max_val_1_fu_860));
  FDRE \sumB_fu_78_reg[42] 
       (.C(ap_clk),
        .CE(sumB_fu_780),
        .D(\sumB_fu_78_reg[40]_i_1_n_20 ),
        .Q(sumB_fu_78_reg[42]),
        .R(max_val_1_fu_860));
  FDRE \sumB_fu_78_reg[43] 
       (.C(ap_clk),
        .CE(sumB_fu_780),
        .D(\sumB_fu_78_reg[40]_i_1_n_19 ),
        .Q(sumB_fu_78_reg[43]),
        .R(max_val_1_fu_860));
  FDRE \sumB_fu_78_reg[44] 
       (.C(ap_clk),
        .CE(sumB_fu_780),
        .D(\sumB_fu_78_reg[44]_i_1_n_22 ),
        .Q(sumB_fu_78_reg[44]),
        .R(max_val_1_fu_860));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sumB_fu_78_reg[44]_i_1 
       (.CI(\sumB_fu_78_reg[40]_i_1_n_15 ),
        .CO({\sumB_fu_78_reg[44]_i_1_n_15 ,\sumB_fu_78_reg[44]_i_1_n_16 ,\sumB_fu_78_reg[44]_i_1_n_17 ,\sumB_fu_78_reg[44]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sumB_fu_78_reg[44]_i_1_n_19 ,\sumB_fu_78_reg[44]_i_1_n_20 ,\sumB_fu_78_reg[44]_i_1_n_21 ,\sumB_fu_78_reg[44]_i_1_n_22 }),
        .S(sumB_fu_78_reg[47:44]));
  FDRE \sumB_fu_78_reg[45] 
       (.C(ap_clk),
        .CE(sumB_fu_780),
        .D(\sumB_fu_78_reg[44]_i_1_n_21 ),
        .Q(sumB_fu_78_reg[45]),
        .R(max_val_1_fu_860));
  FDRE \sumB_fu_78_reg[46] 
       (.C(ap_clk),
        .CE(sumB_fu_780),
        .D(\sumB_fu_78_reg[44]_i_1_n_20 ),
        .Q(sumB_fu_78_reg[46]),
        .R(max_val_1_fu_860));
  FDRE \sumB_fu_78_reg[47] 
       (.C(ap_clk),
        .CE(sumB_fu_780),
        .D(\sumB_fu_78_reg[44]_i_1_n_19 ),
        .Q(sumB_fu_78_reg[47]),
        .R(max_val_1_fu_860));
  FDRE \sumB_fu_78_reg[48] 
       (.C(ap_clk),
        .CE(sumB_fu_780),
        .D(\sumB_fu_78_reg[48]_i_1_n_22 ),
        .Q(sumB_fu_78_reg[48]),
        .R(max_val_1_fu_860));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sumB_fu_78_reg[48]_i_1 
       (.CI(\sumB_fu_78_reg[44]_i_1_n_15 ),
        .CO({\sumB_fu_78_reg[48]_i_1_n_15 ,\sumB_fu_78_reg[48]_i_1_n_16 ,\sumB_fu_78_reg[48]_i_1_n_17 ,\sumB_fu_78_reg[48]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sumB_fu_78_reg[48]_i_1_n_19 ,\sumB_fu_78_reg[48]_i_1_n_20 ,\sumB_fu_78_reg[48]_i_1_n_21 ,\sumB_fu_78_reg[48]_i_1_n_22 }),
        .S(sumB_fu_78_reg[51:48]));
  FDRE \sumB_fu_78_reg[49] 
       (.C(ap_clk),
        .CE(sumB_fu_780),
        .D(\sumB_fu_78_reg[48]_i_1_n_21 ),
        .Q(sumB_fu_78_reg[49]),
        .R(max_val_1_fu_860));
  FDRE \sumB_fu_78_reg[4] 
       (.C(ap_clk),
        .CE(sumB_fu_780),
        .D(\sumB_fu_78_reg[4]_i_1_n_22 ),
        .Q(sumB_fu_78_reg[4]),
        .R(max_val_1_fu_860));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sumB_fu_78_reg[4]_i_1 
       (.CI(\sumB_fu_78_reg[0]_i_2_n_15 ),
        .CO({\sumB_fu_78_reg[4]_i_1_n_15 ,\sumB_fu_78_reg[4]_i_1_n_16 ,\sumB_fu_78_reg[4]_i_1_n_17 ,\sumB_fu_78_reg[4]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI(mul_ln101_reg_626[7:4]),
        .O({\sumB_fu_78_reg[4]_i_1_n_19 ,\sumB_fu_78_reg[4]_i_1_n_20 ,\sumB_fu_78_reg[4]_i_1_n_21 ,\sumB_fu_78_reg[4]_i_1_n_22 }),
        .S({\sumB_fu_78[4]_i_2_n_15 ,\sumB_fu_78[4]_i_3_n_15 ,\sumB_fu_78[4]_i_4_n_15 ,\sumB_fu_78[4]_i_5_n_15 }));
  FDRE \sumB_fu_78_reg[50] 
       (.C(ap_clk),
        .CE(sumB_fu_780),
        .D(\sumB_fu_78_reg[48]_i_1_n_20 ),
        .Q(sumB_fu_78_reg[50]),
        .R(max_val_1_fu_860));
  FDRE \sumB_fu_78_reg[51] 
       (.C(ap_clk),
        .CE(sumB_fu_780),
        .D(\sumB_fu_78_reg[48]_i_1_n_19 ),
        .Q(sumB_fu_78_reg[51]),
        .R(max_val_1_fu_860));
  FDRE \sumB_fu_78_reg[52] 
       (.C(ap_clk),
        .CE(sumB_fu_780),
        .D(\sumB_fu_78_reg[52]_i_1_n_22 ),
        .Q(sumB_fu_78_reg[52]),
        .R(max_val_1_fu_860));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sumB_fu_78_reg[52]_i_1 
       (.CI(\sumB_fu_78_reg[48]_i_1_n_15 ),
        .CO({\sumB_fu_78_reg[52]_i_1_n_15 ,\sumB_fu_78_reg[52]_i_1_n_16 ,\sumB_fu_78_reg[52]_i_1_n_17 ,\sumB_fu_78_reg[52]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sumB_fu_78_reg[52]_i_1_n_19 ,\sumB_fu_78_reg[52]_i_1_n_20 ,\sumB_fu_78_reg[52]_i_1_n_21 ,\sumB_fu_78_reg[52]_i_1_n_22 }),
        .S(sumB_fu_78_reg[55:52]));
  FDRE \sumB_fu_78_reg[53] 
       (.C(ap_clk),
        .CE(sumB_fu_780),
        .D(\sumB_fu_78_reg[52]_i_1_n_21 ),
        .Q(sumB_fu_78_reg[53]),
        .R(max_val_1_fu_860));
  FDRE \sumB_fu_78_reg[54] 
       (.C(ap_clk),
        .CE(sumB_fu_780),
        .D(\sumB_fu_78_reg[52]_i_1_n_20 ),
        .Q(sumB_fu_78_reg[54]),
        .R(max_val_1_fu_860));
  FDRE \sumB_fu_78_reg[55] 
       (.C(ap_clk),
        .CE(sumB_fu_780),
        .D(\sumB_fu_78_reg[52]_i_1_n_19 ),
        .Q(sumB_fu_78_reg[55]),
        .R(max_val_1_fu_860));
  FDRE \sumB_fu_78_reg[56] 
       (.C(ap_clk),
        .CE(sumB_fu_780),
        .D(\sumB_fu_78_reg[56]_i_1_n_22 ),
        .Q(sumB_fu_78_reg[56]),
        .R(max_val_1_fu_860));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sumB_fu_78_reg[56]_i_1 
       (.CI(\sumB_fu_78_reg[52]_i_1_n_15 ),
        .CO({\sumB_fu_78_reg[56]_i_1_n_15 ,\sumB_fu_78_reg[56]_i_1_n_16 ,\sumB_fu_78_reg[56]_i_1_n_17 ,\sumB_fu_78_reg[56]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sumB_fu_78_reg[56]_i_1_n_19 ,\sumB_fu_78_reg[56]_i_1_n_20 ,\sumB_fu_78_reg[56]_i_1_n_21 ,\sumB_fu_78_reg[56]_i_1_n_22 }),
        .S(sumB_fu_78_reg[59:56]));
  FDRE \sumB_fu_78_reg[57] 
       (.C(ap_clk),
        .CE(sumB_fu_780),
        .D(\sumB_fu_78_reg[56]_i_1_n_21 ),
        .Q(sumB_fu_78_reg[57]),
        .R(max_val_1_fu_860));
  FDRE \sumB_fu_78_reg[58] 
       (.C(ap_clk),
        .CE(sumB_fu_780),
        .D(\sumB_fu_78_reg[56]_i_1_n_20 ),
        .Q(sumB_fu_78_reg[58]),
        .R(max_val_1_fu_860));
  FDRE \sumB_fu_78_reg[59] 
       (.C(ap_clk),
        .CE(sumB_fu_780),
        .D(\sumB_fu_78_reg[56]_i_1_n_19 ),
        .Q(sumB_fu_78_reg[59]),
        .R(max_val_1_fu_860));
  FDRE \sumB_fu_78_reg[5] 
       (.C(ap_clk),
        .CE(sumB_fu_780),
        .D(\sumB_fu_78_reg[4]_i_1_n_21 ),
        .Q(sumB_fu_78_reg[5]),
        .R(max_val_1_fu_860));
  FDRE \sumB_fu_78_reg[60] 
       (.C(ap_clk),
        .CE(sumB_fu_780),
        .D(\sumB_fu_78_reg[60]_i_1_n_22 ),
        .Q(sumB_fu_78_reg[60]),
        .R(max_val_1_fu_860));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sumB_fu_78_reg[60]_i_1 
       (.CI(\sumB_fu_78_reg[56]_i_1_n_15 ),
        .CO({\NLW_sumB_fu_78_reg[60]_i_1_CO_UNCONNECTED [3],\sumB_fu_78_reg[60]_i_1_n_16 ,\sumB_fu_78_reg[60]_i_1_n_17 ,\sumB_fu_78_reg[60]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sumB_fu_78_reg[60]_i_1_n_19 ,\sumB_fu_78_reg[60]_i_1_n_20 ,\sumB_fu_78_reg[60]_i_1_n_21 ,\sumB_fu_78_reg[60]_i_1_n_22 }),
        .S(sumB_fu_78_reg[63:60]));
  FDRE \sumB_fu_78_reg[61] 
       (.C(ap_clk),
        .CE(sumB_fu_780),
        .D(\sumB_fu_78_reg[60]_i_1_n_21 ),
        .Q(sumB_fu_78_reg[61]),
        .R(max_val_1_fu_860));
  FDRE \sumB_fu_78_reg[62] 
       (.C(ap_clk),
        .CE(sumB_fu_780),
        .D(\sumB_fu_78_reg[60]_i_1_n_20 ),
        .Q(sumB_fu_78_reg[62]),
        .R(max_val_1_fu_860));
  FDRE \sumB_fu_78_reg[63] 
       (.C(ap_clk),
        .CE(sumB_fu_780),
        .D(\sumB_fu_78_reg[60]_i_1_n_19 ),
        .Q(sumB_fu_78_reg[63]),
        .R(max_val_1_fu_860));
  FDRE \sumB_fu_78_reg[6] 
       (.C(ap_clk),
        .CE(sumB_fu_780),
        .D(\sumB_fu_78_reg[4]_i_1_n_20 ),
        .Q(sumB_fu_78_reg[6]),
        .R(max_val_1_fu_860));
  FDRE \sumB_fu_78_reg[7] 
       (.C(ap_clk),
        .CE(sumB_fu_780),
        .D(\sumB_fu_78_reg[4]_i_1_n_19 ),
        .Q(sumB_fu_78_reg[7]),
        .R(max_val_1_fu_860));
  FDRE \sumB_fu_78_reg[8] 
       (.C(ap_clk),
        .CE(sumB_fu_780),
        .D(\sumB_fu_78_reg[8]_i_1_n_22 ),
        .Q(sumB_fu_78_reg[8]),
        .R(max_val_1_fu_860));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sumB_fu_78_reg[8]_i_1 
       (.CI(\sumB_fu_78_reg[4]_i_1_n_15 ),
        .CO({\sumB_fu_78_reg[8]_i_1_n_15 ,\sumB_fu_78_reg[8]_i_1_n_16 ,\sumB_fu_78_reg[8]_i_1_n_17 ,\sumB_fu_78_reg[8]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI(mul_ln101_reg_626[11:8]),
        .O({\sumB_fu_78_reg[8]_i_1_n_19 ,\sumB_fu_78_reg[8]_i_1_n_20 ,\sumB_fu_78_reg[8]_i_1_n_21 ,\sumB_fu_78_reg[8]_i_1_n_22 }),
        .S({\sumB_fu_78[8]_i_2_n_15 ,\sumB_fu_78[8]_i_3_n_15 ,\sumB_fu_78[8]_i_4_n_15 ,\sumB_fu_78[8]_i_5_n_15 }));
  FDRE \sumB_fu_78_reg[9] 
       (.C(ap_clk),
        .CE(sumB_fu_780),
        .D(\sumB_fu_78_reg[8]_i_1_n_21 ),
        .Q(sumB_fu_78_reg[9]),
        .R(max_val_1_fu_860));
  LUT5 #(
    .INIT(32'h2AFF2A00)) 
    tmp_product__0_i_1
       (.I0(wB_1_reg_584[16]),
        .I1(ap_enable_reg_pp0_iter6),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(\ap_CS_fsm_reg[9]_2 [2]),
        .I4(grp_fu_652_p_din0[16]),
        .O(din0[16]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    tmp_product__0_i_10
       (.I0(reg_183[7]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter6),
        .I3(wB_1_reg_584[7]),
        .I4(\ap_CS_fsm_reg[9]_2 [2]),
        .I5(grp_fu_652_p_din0[7]),
        .O(din0[7]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    tmp_product__0_i_11
       (.I0(reg_183[6]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter6),
        .I3(wB_1_reg_584[6]),
        .I4(\ap_CS_fsm_reg[9]_2 [2]),
        .I5(grp_fu_652_p_din0[6]),
        .O(din0[6]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    tmp_product__0_i_12
       (.I0(reg_183[5]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter6),
        .I3(wB_1_reg_584[5]),
        .I4(\ap_CS_fsm_reg[9]_2 [2]),
        .I5(grp_fu_652_p_din0[5]),
        .O(din0[5]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    tmp_product__0_i_13
       (.I0(reg_183[4]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter6),
        .I3(wB_1_reg_584[4]),
        .I4(\ap_CS_fsm_reg[9]_2 [2]),
        .I5(grp_fu_652_p_din0[4]),
        .O(din0[4]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    tmp_product__0_i_14
       (.I0(reg_183[3]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter6),
        .I3(wB_1_reg_584[3]),
        .I4(\ap_CS_fsm_reg[9]_2 [2]),
        .I5(grp_fu_652_p_din0[3]),
        .O(din0[3]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    tmp_product__0_i_15
       (.I0(reg_183[2]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter6),
        .I3(wB_1_reg_584[2]),
        .I4(\ap_CS_fsm_reg[9]_2 [2]),
        .I5(grp_fu_652_p_din0[2]),
        .O(din0[2]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    tmp_product__0_i_16
       (.I0(reg_183[1]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter6),
        .I3(wB_1_reg_584[1]),
        .I4(\ap_CS_fsm_reg[9]_2 [2]),
        .I5(grp_fu_652_p_din0[1]),
        .O(din0[1]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    tmp_product__0_i_17
       (.I0(reg_183[0]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter6),
        .I3(wB_1_reg_584[0]),
        .I4(\ap_CS_fsm_reg[9]_2 [2]),
        .I5(grp_fu_652_p_din0[0]),
        .O(din0[0]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    tmp_product__0_i_2
       (.I0(reg_183[15]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter6),
        .I3(wB_1_reg_584[15]),
        .I4(\ap_CS_fsm_reg[9]_2 [2]),
        .I5(grp_fu_652_p_din0[15]),
        .O(din0[15]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    tmp_product__0_i_3
       (.I0(reg_183[14]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter6),
        .I3(wB_1_reg_584[14]),
        .I4(\ap_CS_fsm_reg[9]_2 [2]),
        .I5(grp_fu_652_p_din0[14]),
        .O(din0[14]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    tmp_product__0_i_4
       (.I0(reg_183[13]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter6),
        .I3(wB_1_reg_584[13]),
        .I4(\ap_CS_fsm_reg[9]_2 [2]),
        .I5(grp_fu_652_p_din0[13]),
        .O(din0[13]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    tmp_product__0_i_5
       (.I0(reg_183[12]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter6),
        .I3(wB_1_reg_584[12]),
        .I4(\ap_CS_fsm_reg[9]_2 [2]),
        .I5(grp_fu_652_p_din0[12]),
        .O(din0[12]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    tmp_product__0_i_6
       (.I0(reg_183[11]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter6),
        .I3(wB_1_reg_584[11]),
        .I4(\ap_CS_fsm_reg[9]_2 [2]),
        .I5(grp_fu_652_p_din0[11]),
        .O(din0[11]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    tmp_product__0_i_7
       (.I0(reg_183[10]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter6),
        .I3(wB_1_reg_584[10]),
        .I4(\ap_CS_fsm_reg[9]_2 [2]),
        .I5(grp_fu_652_p_din0[10]),
        .O(din0[10]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    tmp_product__0_i_8
       (.I0(reg_183[9]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter6),
        .I3(wB_1_reg_584[9]),
        .I4(\ap_CS_fsm_reg[9]_2 [2]),
        .I5(grp_fu_652_p_din0[9]),
        .O(din0[9]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    tmp_product__0_i_9
       (.I0(reg_183[8]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter6),
        .I3(wB_1_reg_584[8]),
        .I4(\ap_CS_fsm_reg[9]_2 [2]),
        .I5(grp_fu_652_p_din0[8]),
        .O(din0[8]));
  LUT5 #(
    .INIT(32'h2AFF2A00)) 
    tmp_product_i_10__1
       (.I0(wB_1_reg_584[22]),
        .I1(ap_enable_reg_pp0_iter6),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(\ap_CS_fsm_reg[9]_2 [2]),
        .I4(grp_fu_652_p_din0[22]),
        .O(din0[22]));
  LUT5 #(
    .INIT(32'h2AFF2A00)) 
    tmp_product_i_11__1
       (.I0(wB_1_reg_584[21]),
        .I1(ap_enable_reg_pp0_iter6),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(\ap_CS_fsm_reg[9]_2 [2]),
        .I4(grp_fu_652_p_din0[21]),
        .O(din0[21]));
  LUT5 #(
    .INIT(32'h2AFF2A00)) 
    tmp_product_i_12__1
       (.I0(wB_1_reg_584[20]),
        .I1(ap_enable_reg_pp0_iter6),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(\ap_CS_fsm_reg[9]_2 [2]),
        .I4(grp_fu_652_p_din0[20]),
        .O(din0[20]));
  LUT5 #(
    .INIT(32'h2AFF2A00)) 
    tmp_product_i_13__1
       (.I0(wB_1_reg_584[19]),
        .I1(ap_enable_reg_pp0_iter6),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(\ap_CS_fsm_reg[9]_2 [2]),
        .I4(grp_fu_652_p_din0[19]),
        .O(din0[19]));
  LUT5 #(
    .INIT(32'h2AFF2A00)) 
    tmp_product_i_14__1
       (.I0(wB_1_reg_584[18]),
        .I1(ap_enable_reg_pp0_iter6),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(\ap_CS_fsm_reg[9]_2 [2]),
        .I4(grp_fu_652_p_din0[18]),
        .O(din0[18]));
  LUT5 #(
    .INIT(32'h2AFF2A00)) 
    tmp_product_i_15__1
       (.I0(wB_1_reg_584[17]),
        .I1(ap_enable_reg_pp0_iter6),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(\ap_CS_fsm_reg[9]_2 [2]),
        .I4(grp_fu_652_p_din0[17]),
        .O(din0[17]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    tmp_product_i_16__1
       (.I0(res_reg_683[16]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter6),
        .I3(conv106_cast_reg_548[16]),
        .I4(\ap_CS_fsm_reg[9]_2 [2]),
        .I5(grp_fu_652_p_din1[16]),
        .O(din1[16]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    tmp_product_i_17__1
       (.I0(res_reg_683[15]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter6),
        .I3(conv106_cast_reg_548[15]),
        .I4(\ap_CS_fsm_reg[9]_2 [2]),
        .I5(grp_fu_652_p_din1[15]),
        .O(din1[15]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    tmp_product_i_18__1
       (.I0(res_reg_683[14]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter6),
        .I3(conv106_cast_reg_548[14]),
        .I4(\ap_CS_fsm_reg[9]_2 [2]),
        .I5(grp_fu_652_p_din1[14]),
        .O(din1[14]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    tmp_product_i_19__1
       (.I0(res_reg_683[13]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter6),
        .I3(conv106_cast_reg_548[13]),
        .I4(\ap_CS_fsm_reg[9]_2 [2]),
        .I5(grp_fu_652_p_din1[13]),
        .O(din1[13]));
  LUT5 #(
    .INIT(32'h2AFF2A00)) 
    tmp_product_i_1__2
       (.I0(wB_1_reg_584[31]),
        .I1(ap_enable_reg_pp0_iter6),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(\ap_CS_fsm_reg[9]_2 [2]),
        .I4(grp_fu_652_p_din0[31]),
        .O(din0[31]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    tmp_product_i_20__1
       (.I0(res_reg_683[12]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter6),
        .I3(conv106_cast_reg_548[12]),
        .I4(\ap_CS_fsm_reg[9]_2 [2]),
        .I5(grp_fu_652_p_din1[12]),
        .O(din1[12]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    tmp_product_i_21__1
       (.I0(res_reg_683[11]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter6),
        .I3(conv106_cast_reg_548[11]),
        .I4(\ap_CS_fsm_reg[9]_2 [2]),
        .I5(grp_fu_652_p_din1[11]),
        .O(din1[11]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    tmp_product_i_22__1
       (.I0(res_reg_683[10]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter6),
        .I3(conv106_cast_reg_548[10]),
        .I4(\ap_CS_fsm_reg[9]_2 [2]),
        .I5(grp_fu_652_p_din1[10]),
        .O(din1[10]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    tmp_product_i_23__1
       (.I0(res_reg_683[9]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter6),
        .I3(conv106_cast_reg_548[9]),
        .I4(\ap_CS_fsm_reg[9]_2 [2]),
        .I5(grp_fu_652_p_din1[9]),
        .O(din1[9]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    tmp_product_i_24__1
       (.I0(res_reg_683[8]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter6),
        .I3(conv106_cast_reg_548[8]),
        .I4(\ap_CS_fsm_reg[9]_2 [2]),
        .I5(grp_fu_652_p_din1[8]),
        .O(din1[8]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    tmp_product_i_25__1
       (.I0(res_reg_683[7]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter6),
        .I3(conv106_cast_reg_548[7]),
        .I4(\ap_CS_fsm_reg[9]_2 [2]),
        .I5(grp_fu_652_p_din1[7]),
        .O(din1[7]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    tmp_product_i_26__1
       (.I0(res_reg_683[6]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter6),
        .I3(conv106_cast_reg_548[6]),
        .I4(\ap_CS_fsm_reg[9]_2 [2]),
        .I5(grp_fu_652_p_din1[6]),
        .O(din1[6]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    tmp_product_i_27__1
       (.I0(res_reg_683[5]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter6),
        .I3(conv106_cast_reg_548[5]),
        .I4(\ap_CS_fsm_reg[9]_2 [2]),
        .I5(grp_fu_652_p_din1[5]),
        .O(din1[5]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    tmp_product_i_28__1
       (.I0(res_reg_683[4]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter6),
        .I3(conv106_cast_reg_548[4]),
        .I4(\ap_CS_fsm_reg[9]_2 [2]),
        .I5(grp_fu_652_p_din1[4]),
        .O(din1[4]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    tmp_product_i_29__1
       (.I0(res_reg_683[3]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter6),
        .I3(conv106_cast_reg_548[3]),
        .I4(\ap_CS_fsm_reg[9]_2 [2]),
        .I5(grp_fu_652_p_din1[3]),
        .O(din1[3]));
  LUT5 #(
    .INIT(32'h2AFF2A00)) 
    tmp_product_i_2__2
       (.I0(wB_1_reg_584[30]),
        .I1(ap_enable_reg_pp0_iter6),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(\ap_CS_fsm_reg[9]_2 [2]),
        .I4(grp_fu_652_p_din0[30]),
        .O(din0[30]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    tmp_product_i_30__1
       (.I0(res_reg_683[2]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter6),
        .I3(conv106_cast_reg_548[2]),
        .I4(\ap_CS_fsm_reg[9]_2 [2]),
        .I5(grp_fu_652_p_din1[2]),
        .O(din1[2]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    tmp_product_i_31__1
       (.I0(res_reg_683[1]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter6),
        .I3(conv106_cast_reg_548[1]),
        .I4(\ap_CS_fsm_reg[9]_2 [2]),
        .I5(grp_fu_652_p_din1[1]),
        .O(din1[1]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    tmp_product_i_32__1
       (.I0(res_reg_683[0]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter6),
        .I3(conv106_cast_reg_548[0]),
        .I4(\ap_CS_fsm_reg[9]_2 [2]),
        .I5(grp_fu_652_p_din1[0]),
        .O(din1[0]));
  LUT5 #(
    .INIT(32'h2AFF2A00)) 
    tmp_product_i_3__2
       (.I0(wB_1_reg_584[29]),
        .I1(ap_enable_reg_pp0_iter6),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(\ap_CS_fsm_reg[9]_2 [2]),
        .I4(grp_fu_652_p_din0[29]),
        .O(din0[29]));
  LUT5 #(
    .INIT(32'h2AFF2A00)) 
    tmp_product_i_4__2
       (.I0(wB_1_reg_584[28]),
        .I1(ap_enable_reg_pp0_iter6),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(\ap_CS_fsm_reg[9]_2 [2]),
        .I4(grp_fu_652_p_din0[28]),
        .O(din0[28]));
  LUT5 #(
    .INIT(32'h2AFF2A00)) 
    tmp_product_i_5__2
       (.I0(wB_1_reg_584[27]),
        .I1(ap_enable_reg_pp0_iter6),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(\ap_CS_fsm_reg[9]_2 [2]),
        .I4(grp_fu_652_p_din0[27]),
        .O(din0[27]));
  LUT5 #(
    .INIT(32'h2AFF2A00)) 
    tmp_product_i_6__2
       (.I0(wB_1_reg_584[26]),
        .I1(ap_enable_reg_pp0_iter6),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(\ap_CS_fsm_reg[9]_2 [2]),
        .I4(grp_fu_652_p_din0[26]),
        .O(din0[26]));
  LUT5 #(
    .INIT(32'h2AFF2A00)) 
    tmp_product_i_7__2
       (.I0(wB_1_reg_584[25]),
        .I1(ap_enable_reg_pp0_iter6),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(\ap_CS_fsm_reg[9]_2 [2]),
        .I4(grp_fu_652_p_din0[25]),
        .O(din0[25]));
  LUT5 #(
    .INIT(32'h2AFF2A00)) 
    tmp_product_i_8__2
       (.I0(wB_1_reg_584[24]),
        .I1(ap_enable_reg_pp0_iter6),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(\ap_CS_fsm_reg[9]_2 [2]),
        .I4(grp_fu_652_p_din0[24]),
        .O(din0[24]));
  LUT5 #(
    .INIT(32'h2AFF2A00)) 
    tmp_product_i_9__1
       (.I0(wB_1_reg_584[23]),
        .I1(ap_enable_reg_pp0_iter6),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(\ap_CS_fsm_reg[9]_2 [2]),
        .I4(grp_fu_652_p_din0[23]),
        .O(din0[23]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00001110)) 
    \tmp_reg_401[0]_i_1 
       (.I0(\tmp_reg_401[0]_i_2_n_15 ),
        .I1(\tmp_reg_401[0]_i_3_n_15 ),
        .I2(\tmp_reg_401[0]_i_4_n_15 ),
        .I3(\tmp_reg_401[0]_i_5_n_15 ),
        .I4(\tmp_reg_401[0]_i_6_n_15 ),
        .I5(\tmp_reg_401[0]_i_7_n_15 ),
        .O(x_sel_fu_171_p3));
  LUT6 #(
    .INIT(64'h8A88888880888888)) 
    \tmp_reg_401[0]_i_10 
       (.I0(\ap_CS_fsm_reg[9]_2 [2]),
        .I1(add_ln98_reg_592_pp0_iter4_reg[15]),
        .I2(\icmp_ln98_reg_603_pp0_iter5_reg_reg_n_15_[0] ),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(ap_enable_reg_pp0_iter6),
        .I5(x_inv2_reg_673_pp0_iter6_reg[6]),
        .O(\tmp_reg_401[0]_i_10_n_15 ));
  LUT6 #(
    .INIT(64'hBAAA8AAAFFFFFFFF)) 
    \tmp_reg_401[0]_i_11 
       (.I0(add_ln98_reg_592_pp0_iter4_reg[17]),
        .I1(\icmp_ln98_reg_603_pp0_iter5_reg_reg_n_15_[0] ),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter6),
        .I4(x_inv2_reg_673_pp0_iter6_reg[8]),
        .I5(\ap_CS_fsm_reg[9]_2 [2]),
        .O(x[8]));
  LUT6 #(
    .INIT(64'hBAAA8AAAFFFFFFFF)) 
    \tmp_reg_401[0]_i_12 
       (.I0(add_ln98_reg_592_pp0_iter4_reg[19]),
        .I1(\icmp_ln98_reg_603_pp0_iter5_reg_reg_n_15_[0] ),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter6),
        .I4(x_inv2_reg_673_pp0_iter6_reg[10]),
        .I5(\ap_CS_fsm_reg[9]_2 [2]),
        .O(x[10]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_reg_401[0]_i_13 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_enable_reg_pp0_iter6),
        .O(\tmp_reg_401[0]_i_13_n_15 ));
  LUT6 #(
    .INIT(64'h8A88888880888888)) 
    \tmp_reg_401[0]_i_2 
       (.I0(\ap_CS_fsm_reg[9]_2 [2]),
        .I1(add_ln98_reg_592_pp0_iter4_reg[23]),
        .I2(\icmp_ln98_reg_603_pp0_iter5_reg_reg_n_15_[0] ),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(ap_enable_reg_pp0_iter6),
        .I5(x_inv2_reg_673_pp0_iter6_reg[14]),
        .O(\tmp_reg_401[0]_i_2_n_15 ));
  LUT6 #(
    .INIT(64'h8A88888880888888)) 
    \tmp_reg_401[0]_i_3 
       (.I0(\ap_CS_fsm_reg[9]_2 [2]),
        .I1(add_ln98_reg_592_pp0_iter4_reg[21]),
        .I2(\icmp_ln98_reg_603_pp0_iter5_reg_reg_n_15_[0] ),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(ap_enable_reg_pp0_iter6),
        .I5(x_inv2_reg_673_pp0_iter6_reg[12]),
        .O(\tmp_reg_401[0]_i_3_n_15 ));
  LUT6 #(
    .INIT(64'h0000000000004454)) 
    \tmp_reg_401[0]_i_4 
       (.I0(x[9]),
        .I1(x[7]),
        .I2(\tmp_reg_401[0]_i_9_n_15 ),
        .I3(\tmp_reg_401[0]_i_10_n_15 ),
        .I4(x[8]),
        .I5(x[10]),
        .O(\tmp_reg_401[0]_i_4_n_15 ));
  LUT6 #(
    .INIT(64'h8A88888880888888)) 
    \tmp_reg_401[0]_i_5 
       (.I0(\ap_CS_fsm_reg[9]_2 [2]),
        .I1(add_ln98_reg_592_pp0_iter4_reg[20]),
        .I2(\icmp_ln98_reg_603_pp0_iter5_reg_reg_n_15_[0] ),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(ap_enable_reg_pp0_iter6),
        .I5(x_inv2_reg_673_pp0_iter6_reg[11]),
        .O(\tmp_reg_401[0]_i_5_n_15 ));
  LUT6 #(
    .INIT(64'h8A88888880888888)) 
    \tmp_reg_401[0]_i_6 
       (.I0(\ap_CS_fsm_reg[9]_2 [2]),
        .I1(add_ln98_reg_592_pp0_iter4_reg[22]),
        .I2(\icmp_ln98_reg_603_pp0_iter5_reg_reg_n_15_[0] ),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(ap_enable_reg_pp0_iter6),
        .I5(x_inv2_reg_673_pp0_iter6_reg[13]),
        .O(\tmp_reg_401[0]_i_6_n_15 ));
  LUT6 #(
    .INIT(64'h8A88888880888888)) 
    \tmp_reg_401[0]_i_7 
       (.I0(\ap_CS_fsm_reg[9]_2 [2]),
        .I1(add_ln98_reg_592_pp0_iter4_reg[24]),
        .I2(\icmp_ln98_reg_603_pp0_iter5_reg_reg_n_15_[0] ),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(ap_enable_reg_pp0_iter6),
        .I5(x_inv2_reg_673_pp0_iter6_reg[15]),
        .O(\tmp_reg_401[0]_i_7_n_15 ));
  LUT6 #(
    .INIT(64'hBAAA8AAAFFFFFFFF)) 
    \tmp_reg_401[0]_i_8 
       (.I0(add_ln98_reg_592_pp0_iter4_reg[18]),
        .I1(\icmp_ln98_reg_603_pp0_iter5_reg_reg_n_15_[0] ),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter6),
        .I4(x_inv2_reg_673_pp0_iter6_reg[9]),
        .I5(\ap_CS_fsm_reg[9]_2 [2]),
        .O(x[9]));
  LUT6 #(
    .INIT(64'h5545004000000000)) 
    \tmp_reg_401[0]_i_9 
       (.I0(\icmp_ln2976_reg_391[0]_i_3_n_15 ),
        .I1(x_inv2_reg_673_pp0_iter6_reg[3]),
        .I2(\tmp_reg_401[0]_i_13_n_15 ),
        .I3(\icmp_ln98_reg_603_pp0_iter5_reg_reg_n_15_[0] ),
        .I4(add_ln98_reg_592_pp0_iter4_reg[12]),
        .I5(\ap_CS_fsm_reg[9]_2 [2]),
        .O(\tmp_reg_401[0]_i_9_n_15 ));
  FDRE \tmp_reg_662_reg[0] 
       (.C(ap_clk),
        .CE(d_reg_6560),
        .D(d_fu_351_p2[63]),
        .Q(tmp_reg_662),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0004)) 
    \trunc_ln101_reg_616[7]_i_1 
       (.I0(icmp_ln98_fu_286_p2),
        .I1(Q),
        .I2(\icmp_ln92_reg_570_reg[0]_0 ),
        .I3(\sext_ln100_cast_reg_538_reg[1]_0 ),
        .O(trunc_ln101_reg_6160));
  LUT4 #(
    .INIT(16'hAAAB)) 
    \trunc_ln101_reg_616[7]_i_10 
       (.I0(sext_ln100_cast_reg_538[1]),
        .I1(\trunc_ln101_reg_616[7]_i_18_n_15 ),
        .I2(\trunc_ln101_reg_616[7]_i_17_n_15 ),
        .I3(\trunc_ln101_reg_616[7]_i_24_n_15 ),
        .O(\trunc_ln101_reg_616[7]_i_10_n_15 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF888F88FF)) 
    \trunc_ln101_reg_616[7]_i_11 
       (.I0(\trunc_ln101_reg_616[7]_i_24_n_15 ),
        .I1(sext_ln100_cast_reg_538[1]),
        .I2(\trunc_ln101_reg_616[7]_i_25_n_15 ),
        .I3(sext_ln100_cast_reg_538[2]),
        .I4(\trunc_ln101_reg_616[7]_i_26_n_15 ),
        .I5(\trunc_ln101_reg_616[7]_i_27_n_15 ),
        .O(\trunc_ln101_reg_616[7]_i_11_n_15 ));
  LUT6 #(
    .INIT(64'hFFF4FFF4FFFFFFF4)) 
    \trunc_ln101_reg_616[7]_i_12 
       (.I0(\trunc_ln101_reg_616[7]_i_21_n_15 ),
        .I1(sext_ln100_cast_reg_538[1]),
        .I2(\trunc_ln101_reg_616[7]_i_28_n_15 ),
        .I3(\trunc_ln101_reg_616[7]_i_29_n_15 ),
        .I4(sext_ln100_cast_reg_538[2]),
        .I5(\trunc_ln101_reg_616[7]_i_30_n_15 ),
        .O(\trunc_ln101_reg_616[7]_i_12_n_15 ));
  LUT6 #(
    .INIT(64'h5555555555105550)) 
    \trunc_ln101_reg_616[7]_i_13 
       (.I0(sext_ln100_cast_reg_538[0]),
        .I1(\trunc_ln101_reg_616[7]_i_19_n_15 ),
        .I2(sext_ln100_cast_reg_538[1]),
        .I3(\trunc_ln101_reg_616[7]_i_31_n_15 ),
        .I4(\trunc_ln101_reg_616[7]_i_20_n_15 ),
        .I5(\trunc_ln101_reg_616[7]_i_32_n_15 ),
        .O(\trunc_ln101_reg_616[7]_i_13_n_15 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \trunc_ln101_reg_616[7]_i_14 
       (.I0(wB_1_reg_584[22]),
        .I1(wB_1_reg_584[3]),
        .I2(wB_1_reg_584[8]),
        .I3(wB_1_reg_584[11]),
        .O(\trunc_ln101_reg_616[7]_i_14_n_15 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \trunc_ln101_reg_616[7]_i_15 
       (.I0(wB_1_reg_584[30]),
        .I1(wB_1_reg_584[15]),
        .I2(wB_1_reg_584[28]),
        .I3(wB_1_reg_584[29]),
        .O(\trunc_ln101_reg_616[7]_i_15_n_15 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \trunc_ln101_reg_616[7]_i_16 
       (.I0(wB_1_reg_584[5]),
        .I1(wB_1_reg_584[13]),
        .I2(wB_1_reg_584[7]),
        .I3(wB_1_reg_584[16]),
        .I4(\trunc_ln101_reg_616[7]_i_33_n_15 ),
        .O(\trunc_ln101_reg_616[7]_i_16_n_15 ));
  LUT3 #(
    .INIT(8'h53)) 
    \trunc_ln101_reg_616[7]_i_17 
       (.I0(\trunc_ln101_reg_616[7]_i_34_n_15 ),
        .I1(\trunc_ln101_reg_616[7]_i_35_n_15 ),
        .I2(sext_ln100_cast_reg_538[2]),
        .O(\trunc_ln101_reg_616[7]_i_17_n_15 ));
  LUT5 #(
    .INIT(32'hEEEEFFEF)) 
    \trunc_ln101_reg_616[7]_i_18 
       (.I0(\trunc_ln101_reg_616[7]_i_36_n_15 ),
        .I1(\trunc_ln101_reg_616[7]_i_37_n_15 ),
        .I2(\trunc_ln101_reg_616[7]_i_38_n_15 ),
        .I3(\trunc_ln101_reg_616[7]_i_39_n_15 ),
        .I4(sext_ln100_cast_reg_538[2]),
        .O(\trunc_ln101_reg_616[7]_i_18_n_15 ));
  LUT6 #(
    .INIT(64'hDDDDCCCCDDDDCCFC)) 
    \trunc_ln101_reg_616[7]_i_19 
       (.I0(\trunc_ln101_reg_616[7]_i_40_n_15 ),
        .I1(\trunc_ln101_reg_616[7]_i_41_n_15 ),
        .I2(wB_1_reg_584[2]),
        .I3(sext_ln100_cast_reg_538[3]),
        .I4(sext_ln100_cast_reg_538[2]),
        .I5(sext_ln100_cast_reg_538[4]),
        .O(\trunc_ln101_reg_616[7]_i_19_n_15 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \trunc_ln101_reg_616[7]_i_2 
       (.I0(\trunc_ln101_reg_616[7]_i_4_n_15 ),
        .I1(\trunc_ln101_reg_616[7]_i_5_n_15 ),
        .I2(wB_1_reg_584[1]),
        .I3(wB_1_reg_584[20]),
        .I4(\trunc_ln101_reg_616[7]_i_6_n_15 ),
        .I5(\trunc_ln101_reg_616[7]_i_7_n_15 ),
        .O(icmp_ln98_fu_286_p2));
  LUT6 #(
    .INIT(64'h2222333322223303)) 
    \trunc_ln101_reg_616[7]_i_20 
       (.I0(\trunc_ln101_reg_616[7]_i_42_n_15 ),
        .I1(\trunc_ln101_reg_616[7]_i_43_n_15 ),
        .I2(wB_1_reg_584[3]),
        .I3(sext_ln100_cast_reg_538[3]),
        .I4(sext_ln100_cast_reg_538[2]),
        .I5(sext_ln100_cast_reg_538[4]),
        .O(\trunc_ln101_reg_616[7]_i_20_n_15 ));
  LUT6 #(
    .INIT(64'h00DFFFFF00DF0000)) 
    \trunc_ln101_reg_616[7]_i_21 
       (.I0(wB_1_reg_584[18]),
        .I1(sext_ln100_cast_reg_538[4]),
        .I2(sext_ln100_cast_reg_538[3]),
        .I3(\trunc_ln101_reg_616[7]_i_44_n_15 ),
        .I4(sext_ln100_cast_reg_538[2]),
        .I5(\trunc_ln101_reg_616[7]_i_40_n_15 ),
        .O(\trunc_ln101_reg_616[7]_i_21_n_15 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \trunc_ln101_reg_616[7]_i_22 
       (.I0(wB_1_reg_584[13]),
        .I1(wB_1_reg_584[5]),
        .I2(wB_1_reg_584[29]),
        .I3(sext_ln100_cast_reg_538[3]),
        .I4(sext_ln100_cast_reg_538[4]),
        .I5(wB_1_reg_584[21]),
        .O(\trunc_ln101_reg_616[7]_i_22_n_15 ));
  LUT6 #(
    .INIT(64'h00000000000008FF)) 
    \trunc_ln101_reg_616[7]_i_23 
       (.I0(wB_1_reg_584[17]),
        .I1(sext_ln100_cast_reg_538[4]),
        .I2(sext_ln100_cast_reg_538[3]),
        .I3(\trunc_ln101_reg_616[7]_i_45_n_15 ),
        .I4(sext_ln100_cast_reg_538[1]),
        .I5(sext_ln100_cast_reg_538[2]),
        .O(\trunc_ln101_reg_616[7]_i_23_n_15 ));
  LUT6 #(
    .INIT(64'h00000A0CFFFF0A0C)) 
    \trunc_ln101_reg_616[7]_i_24 
       (.I0(wB_1_reg_584[25]),
        .I1(wB_1_reg_584[17]),
        .I2(sext_ln100_cast_reg_538[4]),
        .I3(sext_ln100_cast_reg_538[3]),
        .I4(sext_ln100_cast_reg_538[2]),
        .I5(\trunc_ln101_reg_616[7]_i_38_n_15 ),
        .O(\trunc_ln101_reg_616[7]_i_24_n_15 ));
  LUT6 #(
    .INIT(64'hFF005533FF0F5533)) 
    \trunc_ln101_reg_616[7]_i_25 
       (.I0(wB_1_reg_584[24]),
        .I1(wB_1_reg_584[8]),
        .I2(wB_1_reg_584[16]),
        .I3(sext_ln100_cast_reg_538[4]),
        .I4(sext_ln100_cast_reg_538[3]),
        .I5(wB_1_reg_584[30]),
        .O(\trunc_ln101_reg_616[7]_i_25_n_15 ));
  LUT6 #(
    .INIT(64'h4500450445004515)) 
    \trunc_ln101_reg_616[7]_i_26 
       (.I0(\trunc_ln101_reg_616[7]_i_22_n_15 ),
        .I1(sext_ln100_cast_reg_538[3]),
        .I2(wB_1_reg_584[26]),
        .I3(sext_ln100_cast_reg_538[4]),
        .I4(wB_1_reg_584[18]),
        .I5(wB_1_reg_584[10]),
        .O(\trunc_ln101_reg_616[7]_i_26_n_15 ));
  LUT6 #(
    .INIT(64'h5450545555555555)) 
    \trunc_ln101_reg_616[7]_i_27 
       (.I0(\trunc_ln101_reg_616[7]_i_46_n_15 ),
        .I1(\trunc_ln101_reg_616[7]_i_6_n_15 ),
        .I2(\trunc_ln101_reg_616[7]_i_47_n_15 ),
        .I3(sext_ln100_cast_reg_538[2]),
        .I4(\trunc_ln101_reg_616[7]_i_48_n_15 ),
        .I5(\trunc_ln101_reg_616[7]_i_49_n_15 ),
        .O(\trunc_ln101_reg_616[7]_i_27_n_15 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4500)) 
    \trunc_ln101_reg_616[7]_i_28 
       (.I0(sext_ln100_cast_reg_538[4]),
        .I1(\trunc_ln101_reg_616[7]_i_50_n_15 ),
        .I2(sext_ln100_cast_reg_538[2]),
        .I3(\trunc_ln101_reg_616[7]_i_51_n_15 ),
        .I4(\trunc_ln101_reg_616[7]_i_52_n_15 ),
        .I5(\trunc_ln101_reg_616[7]_i_53_n_15 ),
        .O(\trunc_ln101_reg_616[7]_i_28_n_15 ));
  LUT6 #(
    .INIT(64'h1111FF1FFF1FFF1F)) 
    \trunc_ln101_reg_616[7]_i_29 
       (.I0(\trunc_ln101_reg_616[7]_i_42_n_15 ),
        .I1(sext_ln100_cast_reg_538[2]),
        .I2(\trunc_ln101_reg_616[7]_i_54_n_15 ),
        .I3(\trunc_ln101_reg_616[7]_i_55_n_15 ),
        .I4(sext_ln100_cast_reg_538[4]),
        .I5(sext_ln100_cast_reg_538[3]),
        .O(\trunc_ln101_reg_616[7]_i_29_n_15 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \trunc_ln101_reg_616[7]_i_3 
       (.I0(\trunc_ln101_reg_616[7]_i_8_n_15 ),
        .I1(\trunc_ln101_reg_616[7]_i_9_n_15 ),
        .I2(\trunc_ln101_reg_616[7]_i_10_n_15 ),
        .I3(\trunc_ln101_reg_616[7]_i_11_n_15 ),
        .I4(\trunc_ln101_reg_616[7]_i_12_n_15 ),
        .I5(\trunc_ln101_reg_616[7]_i_13_n_15 ),
        .O(\sext_ln100_cast_reg_538_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h00000000F5F30000)) 
    \trunc_ln101_reg_616[7]_i_30 
       (.I0(wB_1_reg_584[25]),
        .I1(wB_1_reg_584[17]),
        .I2(sext_ln100_cast_reg_538[4]),
        .I3(sext_ln100_cast_reg_538[3]),
        .I4(\trunc_ln101_reg_616[7]_i_56_n_15 ),
        .I5(\trunc_ln101_reg_616[7]_i_39_n_15 ),
        .O(\trunc_ln101_reg_616[7]_i_30_n_15 ));
  LUT6 #(
    .INIT(64'hF0F8F0F8F0FFF0F8)) 
    \trunc_ln101_reg_616[7]_i_31 
       (.I0(sext_ln100_cast_reg_538[2]),
        .I1(\trunc_ln101_reg_616[7]_i_35_n_15 ),
        .I2(\trunc_ln101_reg_616[7]_i_57_n_15 ),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(sext_ln100_cast_reg_538[4]),
        .I5(\trunc_ln101_reg_616[7]_i_51_n_15 ),
        .O(\trunc_ln101_reg_616[7]_i_31_n_15 ));
  LUT5 #(
    .INIT(32'hFFFF080B)) 
    \trunc_ln101_reg_616[7]_i_32 
       (.I0(\trunc_ln101_reg_616[7]_i_22_n_15 ),
        .I1(sext_ln100_cast_reg_538[2]),
        .I2(sext_ln100_cast_reg_538[1]),
        .I3(\trunc_ln101_reg_616[7]_i_45_n_15 ),
        .I4(\trunc_ln101_reg_616[7]_i_58_n_15 ),
        .O(\trunc_ln101_reg_616[7]_i_32_n_15 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \trunc_ln101_reg_616[7]_i_33 
       (.I0(wB_1_reg_584[14]),
        .I1(wB_1_reg_584[9]),
        .I2(wB_1_reg_584[12]),
        .I3(wB_1_reg_584[10]),
        .O(\trunc_ln101_reg_616[7]_i_33_n_15 ));
  LUT5 #(
    .INIT(32'hF053FF53)) 
    \trunc_ln101_reg_616[7]_i_34 
       (.I0(wB_1_reg_584[16]),
        .I1(wB_1_reg_584[8]),
        .I2(sext_ln100_cast_reg_538[3]),
        .I3(sext_ln100_cast_reg_538[4]),
        .I4(wB_1_reg_584[24]),
        .O(\trunc_ln101_reg_616[7]_i_34_n_15 ));
  LUT6 #(
    .INIT(64'h5533000F5533FF0F)) 
    \trunc_ln101_reg_616[7]_i_35 
       (.I0(wB_1_reg_584[28]),
        .I1(wB_1_reg_584[20]),
        .I2(wB_1_reg_584[4]),
        .I3(sext_ln100_cast_reg_538[3]),
        .I4(sext_ln100_cast_reg_538[4]),
        .I5(wB_1_reg_584[12]),
        .O(\trunc_ln101_reg_616[7]_i_35_n_15 ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \trunc_ln101_reg_616[7]_i_36 
       (.I0(wB_1_reg_584[28]),
        .I1(sext_ln100_cast_reg_538[3]),
        .I2(wB_1_reg_584[20]),
        .I3(sext_ln100_cast_reg_538[2]),
        .I4(wB_1_reg_584[24]),
        .I5(sext_ln100_cast_reg_538[4]),
        .O(\trunc_ln101_reg_616[7]_i_36_n_15 ));
  LUT5 #(
    .INIT(32'h00000E00)) 
    \trunc_ln101_reg_616[7]_i_37 
       (.I0(wB_1_reg_584[16]),
        .I1(wB_1_reg_584[25]),
        .I2(sext_ln100_cast_reg_538[3]),
        .I3(sext_ln100_cast_reg_538[2]),
        .I4(sext_ln100_cast_reg_538[4]),
        .O(\trunc_ln101_reg_616[7]_i_37_n_15 ));
  LUT4 #(
    .INIT(16'hCDFD)) 
    \trunc_ln101_reg_616[7]_i_38 
       (.I0(wB_1_reg_584[21]),
        .I1(sext_ln100_cast_reg_538[4]),
        .I2(sext_ln100_cast_reg_538[3]),
        .I3(wB_1_reg_584[29]),
        .O(\trunc_ln101_reg_616[7]_i_38_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'h00F0CCAA)) 
    \trunc_ln101_reg_616[7]_i_39 
       (.I0(wB_1_reg_584[12]),
        .I1(wB_1_reg_584[28]),
        .I2(wB_1_reg_584[20]),
        .I3(sext_ln100_cast_reg_538[4]),
        .I4(sext_ln100_cast_reg_538[3]),
        .O(\trunc_ln101_reg_616[7]_i_39_n_15 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \trunc_ln101_reg_616[7]_i_4 
       (.I0(wB_1_reg_584[31]),
        .I1(wB_1_reg_584[4]),
        .I2(wB_1_reg_584[21]),
        .I3(wB_1_reg_584[19]),
        .I4(\trunc_ln101_reg_616[7]_i_14_n_15 ),
        .O(\trunc_ln101_reg_616[7]_i_4_n_15 ));
  LUT6 #(
    .INIT(64'h00550F33FF550F33)) 
    \trunc_ln101_reg_616[7]_i_40 
       (.I0(wB_1_reg_584[14]),
        .I1(wB_1_reg_584[6]),
        .I2(wB_1_reg_584[22]),
        .I3(sext_ln100_cast_reg_538[4]),
        .I4(sext_ln100_cast_reg_538[3]),
        .I5(wB_1_reg_584[30]),
        .O(\trunc_ln101_reg_616[7]_i_40_n_15 ));
  LUT6 #(
    .INIT(64'h0000AACC0000F000)) 
    \trunc_ln101_reg_616[7]_i_41 
       (.I0(wB_1_reg_584[26]),
        .I1(wB_1_reg_584[18]),
        .I2(wB_1_reg_584[10]),
        .I3(sext_ln100_cast_reg_538[3]),
        .I4(sext_ln100_cast_reg_538[2]),
        .I5(sext_ln100_cast_reg_538[4]),
        .O(\trunc_ln101_reg_616[7]_i_41_n_15 ));
  LUT6 #(
    .INIT(64'h0033550FFF33550F)) 
    \trunc_ln101_reg_616[7]_i_42 
       (.I0(wB_1_reg_584[15]),
        .I1(wB_1_reg_584[23]),
        .I2(wB_1_reg_584[7]),
        .I3(sext_ln100_cast_reg_538[3]),
        .I4(sext_ln100_cast_reg_538[4]),
        .I5(wB_1_reg_584[31]),
        .O(\trunc_ln101_reg_616[7]_i_42_n_15 ));
  LUT6 #(
    .INIT(64'h0000AACC0000F000)) 
    \trunc_ln101_reg_616[7]_i_43 
       (.I0(wB_1_reg_584[27]),
        .I1(wB_1_reg_584[19]),
        .I2(wB_1_reg_584[11]),
        .I3(sext_ln100_cast_reg_538[3]),
        .I4(sext_ln100_cast_reg_538[2]),
        .I5(sext_ln100_cast_reg_538[4]),
        .O(\trunc_ln101_reg_616[7]_i_43_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'h00CA)) 
    \trunc_ln101_reg_616[7]_i_44 
       (.I0(wB_1_reg_584[10]),
        .I1(wB_1_reg_584[26]),
        .I2(sext_ln100_cast_reg_538[4]),
        .I3(sext_ln100_cast_reg_538[3]),
        .O(\trunc_ln101_reg_616[7]_i_44_n_15 ));
  LUT5 #(
    .INIT(32'h3F503F5F)) 
    \trunc_ln101_reg_616[7]_i_45 
       (.I0(wB_1_reg_584[9]),
        .I1(wB_1_reg_584[25]),
        .I2(sext_ln100_cast_reg_538[3]),
        .I3(sext_ln100_cast_reg_538[4]),
        .I4(wB_1_reg_584[1]),
        .O(\trunc_ln101_reg_616[7]_i_45_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \trunc_ln101_reg_616[7]_i_46 
       (.I0(sext_ln100_cast_reg_538[4]),
        .I1(sext_ln100_cast_reg_538[3]),
        .O(\trunc_ln101_reg_616[7]_i_46_n_15 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \trunc_ln101_reg_616[7]_i_47 
       (.I0(wB_1_reg_584[14]),
        .I1(wB_1_reg_584[9]),
        .I2(wB_1_reg_584[11]),
        .I3(wB_1_reg_584[13]),
        .O(\trunc_ln101_reg_616[7]_i_47_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln101_reg_616[7]_i_48 
       (.I0(wB_1_reg_584[25]),
        .I1(wB_1_reg_584[24]),
        .O(\trunc_ln101_reg_616[7]_i_48_n_15 ));
  LUT6 #(
    .INIT(64'h000000000000000D)) 
    \trunc_ln101_reg_616[7]_i_49 
       (.I0(wB_1_reg_584[26]),
        .I1(sext_ln100_cast_reg_538[2]),
        .I2(wB_1_reg_584[29]),
        .I3(wB_1_reg_584[28]),
        .I4(wB_1_reg_584[15]),
        .I5(wB_1_reg_584[30]),
        .O(\trunc_ln101_reg_616[7]_i_49_n_15 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \trunc_ln101_reg_616[7]_i_5 
       (.I0(wB_1_reg_584[0]),
        .I1(wB_1_reg_584[17]),
        .I2(wB_1_reg_584[2]),
        .I3(wB_1_reg_584[6]),
        .O(\trunc_ln101_reg_616[7]_i_5_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln101_reg_616[7]_i_50 
       (.I0(wB_1_reg_584[28]),
        .I1(sext_ln100_cast_reg_538[3]),
        .I2(wB_1_reg_584[20]),
        .O(\trunc_ln101_reg_616[7]_i_50_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'hFBF8)) 
    \trunc_ln101_reg_616[7]_i_51 
       (.I0(wB_1_reg_584[24]),
        .I1(sext_ln100_cast_reg_538[3]),
        .I2(sext_ln100_cast_reg_538[2]),
        .I3(wB_1_reg_584[16]),
        .O(\trunc_ln101_reg_616[7]_i_51_n_15 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFEFEFE)) 
    \trunc_ln101_reg_616[7]_i_52 
       (.I0(sext_ln100_cast_reg_538[5]),
        .I1(wB_1_reg_584[23]),
        .I2(wB_1_reg_584[27]),
        .I3(wB_1_reg_584[21]),
        .I4(sext_ln100_cast_reg_538[3]),
        .I5(sext_ln100_cast_reg_538[4]),
        .O(\trunc_ln101_reg_616[7]_i_52_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'h54544454)) 
    \trunc_ln101_reg_616[7]_i_53 
       (.I0(sext_ln100_cast_reg_538[4]),
        .I1(wB_1_reg_584[19]),
        .I2(wB_1_reg_584[22]),
        .I3(sext_ln100_cast_reg_538[2]),
        .I4(sext_ln100_cast_reg_538[3]),
        .O(\trunc_ln101_reg_616[7]_i_53_n_15 ));
  LUT5 #(
    .INIT(32'h0001FFFF)) 
    \trunc_ln101_reg_616[7]_i_54 
       (.I0(wB_1_reg_584[29]),
        .I1(wB_1_reg_584[27]),
        .I2(wB_1_reg_584[25]),
        .I3(wB_1_reg_584[30]),
        .I4(sext_ln100_cast_reg_538[4]),
        .O(\trunc_ln101_reg_616[7]_i_54_n_15 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \trunc_ln101_reg_616[7]_i_55 
       (.I0(wB_1_reg_584[31]),
        .I1(wB_1_reg_584[17]),
        .I2(sext_ln100_cast_reg_538[3]),
        .O(\trunc_ln101_reg_616[7]_i_55_n_15 ));
  LUT5 #(
    .INIT(32'hF0F5F3F5)) 
    \trunc_ln101_reg_616[7]_i_56 
       (.I0(wB_1_reg_584[22]),
        .I1(wB_1_reg_584[26]),
        .I2(sext_ln100_cast_reg_538[4]),
        .I3(sext_ln100_cast_reg_538[3]),
        .I4(wB_1_reg_584[30]),
        .O(\trunc_ln101_reg_616[7]_i_56_n_15 ));
  LUT6 #(
    .INIT(64'h0000000100100011)) 
    \trunc_ln101_reg_616[7]_i_57 
       (.I0(sext_ln100_cast_reg_538[2]),
        .I1(sext_ln100_cast_reg_538[1]),
        .I2(sext_ln100_cast_reg_538[3]),
        .I3(sext_ln100_cast_reg_538[4]),
        .I4(wB_1_reg_584[0]),
        .I5(wB_1_reg_584[8]),
        .O(\trunc_ln101_reg_616[7]_i_57_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    \trunc_ln101_reg_616[7]_i_58 
       (.I0(sext_ln100_cast_reg_538[2]),
        .I1(sext_ln100_cast_reg_538[3]),
        .I2(sext_ln100_cast_reg_538[4]),
        .I3(sext_ln100_cast_reg_538[1]),
        .I4(wB_1_reg_584[17]),
        .O(\trunc_ln101_reg_616[7]_i_58_n_15 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \trunc_ln101_reg_616[7]_i_6 
       (.I0(wB_1_reg_584[18]),
        .I1(wB_1_reg_584[26]),
        .O(\trunc_ln101_reg_616[7]_i_6_n_15 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \trunc_ln101_reg_616[7]_i_7 
       (.I0(wB_1_reg_584[24]),
        .I1(wB_1_reg_584[25]),
        .I2(wB_1_reg_584[23]),
        .I3(wB_1_reg_584[27]),
        .I4(\trunc_ln101_reg_616[7]_i_15_n_15 ),
        .I5(\trunc_ln101_reg_616[7]_i_16_n_15 ),
        .O(\trunc_ln101_reg_616[7]_i_7_n_15 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEF0FFFFFF)) 
    \trunc_ln101_reg_616[7]_i_8 
       (.I0(\trunc_ln101_reg_616[7]_i_17_n_15 ),
        .I1(\trunc_ln101_reg_616[7]_i_18_n_15 ),
        .I2(\trunc_ln101_reg_616[7]_i_19_n_15 ),
        .I3(\trunc_ln101_reg_616[7]_i_20_n_15 ),
        .I4(\trunc_ln101_reg_616[7]_i_21_n_15 ),
        .I5(sext_ln100_cast_reg_538[1]),
        .O(\trunc_ln101_reg_616[7]_i_8_n_15 ));
  LUT6 #(
    .INIT(64'h00BF001500000000)) 
    \trunc_ln101_reg_616[7]_i_9 
       (.I0(sext_ln100_cast_reg_538[1]),
        .I1(sext_ln100_cast_reg_538[2]),
        .I2(\trunc_ln101_reg_616[7]_i_22_n_15 ),
        .I3(\trunc_ln101_reg_616[7]_i_23_n_15 ),
        .I4(\trunc_ln101_reg_616[7]_i_20_n_15 ),
        .I5(sext_ln100_cast_reg_538[0]),
        .O(\trunc_ln101_reg_616[7]_i_9_n_15 ));
  (* srl_bus_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/trunc_ln101_reg_616_pp0_iter8_reg_reg " *) 
  (* srl_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/trunc_ln101_reg_616_pp0_iter8_reg_reg[0]_srl8 " *) 
  SRL16E \trunc_ln101_reg_616_pp0_iter8_reg_reg[0]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(Q),
        .CLK(ap_clk),
        .D(trunc_ln101_reg_616[0]),
        .Q(\trunc_ln101_reg_616_pp0_iter8_reg_reg[0]_srl8_n_15 ));
  (* srl_bus_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/trunc_ln101_reg_616_pp0_iter8_reg_reg " *) 
  (* srl_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/trunc_ln101_reg_616_pp0_iter8_reg_reg[1]_srl8 " *) 
  SRL16E \trunc_ln101_reg_616_pp0_iter8_reg_reg[1]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(Q),
        .CLK(ap_clk),
        .D(trunc_ln101_reg_616[1]),
        .Q(\trunc_ln101_reg_616_pp0_iter8_reg_reg[1]_srl8_n_15 ));
  (* srl_bus_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/trunc_ln101_reg_616_pp0_iter8_reg_reg " *) 
  (* srl_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/trunc_ln101_reg_616_pp0_iter8_reg_reg[2]_srl8 " *) 
  SRL16E \trunc_ln101_reg_616_pp0_iter8_reg_reg[2]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(Q),
        .CLK(ap_clk),
        .D(trunc_ln101_reg_616[2]),
        .Q(\trunc_ln101_reg_616_pp0_iter8_reg_reg[2]_srl8_n_15 ));
  (* srl_bus_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/trunc_ln101_reg_616_pp0_iter8_reg_reg " *) 
  (* srl_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/trunc_ln101_reg_616_pp0_iter8_reg_reg[3]_srl8 " *) 
  SRL16E \trunc_ln101_reg_616_pp0_iter8_reg_reg[3]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(Q),
        .CLK(ap_clk),
        .D(trunc_ln101_reg_616[3]),
        .Q(\trunc_ln101_reg_616_pp0_iter8_reg_reg[3]_srl8_n_15 ));
  (* srl_bus_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/trunc_ln101_reg_616_pp0_iter8_reg_reg " *) 
  (* srl_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/trunc_ln101_reg_616_pp0_iter8_reg_reg[4]_srl8 " *) 
  SRL16E \trunc_ln101_reg_616_pp0_iter8_reg_reg[4]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(Q),
        .CLK(ap_clk),
        .D(trunc_ln101_reg_616[4]),
        .Q(\trunc_ln101_reg_616_pp0_iter8_reg_reg[4]_srl8_n_15 ));
  (* srl_bus_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/trunc_ln101_reg_616_pp0_iter8_reg_reg " *) 
  (* srl_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/trunc_ln101_reg_616_pp0_iter8_reg_reg[5]_srl8 " *) 
  SRL16E \trunc_ln101_reg_616_pp0_iter8_reg_reg[5]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(Q),
        .CLK(ap_clk),
        .D(trunc_ln101_reg_616[5]),
        .Q(\trunc_ln101_reg_616_pp0_iter8_reg_reg[5]_srl8_n_15 ));
  (* srl_bus_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/trunc_ln101_reg_616_pp0_iter8_reg_reg " *) 
  (* srl_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/trunc_ln101_reg_616_pp0_iter8_reg_reg[6]_srl8 " *) 
  SRL16E \trunc_ln101_reg_616_pp0_iter8_reg_reg[6]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(Q),
        .CLK(ap_clk),
        .D(trunc_ln101_reg_616[6]),
        .Q(\trunc_ln101_reg_616_pp0_iter8_reg_reg[6]_srl8_n_15 ));
  (* srl_bus_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/trunc_ln101_reg_616_pp0_iter8_reg_reg " *) 
  (* srl_name = "U0/\\OtsuThreshold_0_1080_1920_1_0_2_U0/grp_xfOtsuKernel_fu_81/grp_xfOtsuKernel_Pipeline_THRESHOLD_LOOP_fu_122/trunc_ln101_reg_616_pp0_iter8_reg_reg[7]_srl8 " *) 
  SRL16E \trunc_ln101_reg_616_pp0_iter8_reg_reg[7]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(Q),
        .CLK(ap_clk),
        .D(trunc_ln101_reg_616[7]),
        .Q(\trunc_ln101_reg_616_pp0_iter8_reg_reg[7]_srl8_n_15 ));
  FDRE \trunc_ln101_reg_616_pp0_iter9_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(Q),
        .D(\trunc_ln101_reg_616_pp0_iter8_reg_reg[0]_srl8_n_15 ),
        .Q(trunc_ln101_reg_616_pp0_iter9_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln101_reg_616_pp0_iter9_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(Q),
        .D(\trunc_ln101_reg_616_pp0_iter8_reg_reg[1]_srl8_n_15 ),
        .Q(trunc_ln101_reg_616_pp0_iter9_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln101_reg_616_pp0_iter9_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(Q),
        .D(\trunc_ln101_reg_616_pp0_iter8_reg_reg[2]_srl8_n_15 ),
        .Q(trunc_ln101_reg_616_pp0_iter9_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln101_reg_616_pp0_iter9_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(Q),
        .D(\trunc_ln101_reg_616_pp0_iter8_reg_reg[3]_srl8_n_15 ),
        .Q(trunc_ln101_reg_616_pp0_iter9_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln101_reg_616_pp0_iter9_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(Q),
        .D(\trunc_ln101_reg_616_pp0_iter8_reg_reg[4]_srl8_n_15 ),
        .Q(trunc_ln101_reg_616_pp0_iter9_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln101_reg_616_pp0_iter9_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(Q),
        .D(\trunc_ln101_reg_616_pp0_iter8_reg_reg[5]_srl8_n_15 ),
        .Q(trunc_ln101_reg_616_pp0_iter9_reg[5]),
        .R(1'b0));
  FDRE \trunc_ln101_reg_616_pp0_iter9_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(Q),
        .D(\trunc_ln101_reg_616_pp0_iter8_reg_reg[6]_srl8_n_15 ),
        .Q(trunc_ln101_reg_616_pp0_iter9_reg[6]),
        .R(1'b0));
  FDRE \trunc_ln101_reg_616_pp0_iter9_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(Q),
        .D(\trunc_ln101_reg_616_pp0_iter8_reg_reg[7]_srl8_n_15 ),
        .Q(trunc_ln101_reg_616_pp0_iter9_reg[7]),
        .R(1'b0));
  FDRE \trunc_ln101_reg_616_reg[0] 
       (.C(ap_clk),
        .CE(trunc_ln101_reg_6160),
        .D(\i_1_reg_564_reg_n_15_[0] ),
        .Q(trunc_ln101_reg_616[0]),
        .R(1'b0));
  FDRE \trunc_ln101_reg_616_reg[1] 
       (.C(ap_clk),
        .CE(trunc_ln101_reg_6160),
        .D(\i_1_reg_564_reg_n_15_[1] ),
        .Q(trunc_ln101_reg_616[1]),
        .R(1'b0));
  FDRE \trunc_ln101_reg_616_reg[2] 
       (.C(ap_clk),
        .CE(trunc_ln101_reg_6160),
        .D(\i_1_reg_564_reg_n_15_[2] ),
        .Q(trunc_ln101_reg_616[2]),
        .R(1'b0));
  FDRE \trunc_ln101_reg_616_reg[3] 
       (.C(ap_clk),
        .CE(trunc_ln101_reg_6160),
        .D(\i_1_reg_564_reg_n_15_[3] ),
        .Q(trunc_ln101_reg_616[3]),
        .R(1'b0));
  FDRE \trunc_ln101_reg_616_reg[4] 
       (.C(ap_clk),
        .CE(trunc_ln101_reg_6160),
        .D(\i_1_reg_564_reg_n_15_[4] ),
        .Q(trunc_ln101_reg_616[4]),
        .R(1'b0));
  FDRE \trunc_ln101_reg_616_reg[5] 
       (.C(ap_clk),
        .CE(trunc_ln101_reg_6160),
        .D(\i_1_reg_564_reg_n_15_[5] ),
        .Q(trunc_ln101_reg_616[5]),
        .R(1'b0));
  FDRE \trunc_ln101_reg_616_reg[6] 
       (.C(ap_clk),
        .CE(trunc_ln101_reg_6160),
        .D(\i_1_reg_564_reg_n_15_[6] ),
        .Q(trunc_ln101_reg_616[6]),
        .R(1'b0));
  FDRE \trunc_ln101_reg_616_reg[7] 
       (.C(ap_clk),
        .CE(trunc_ln101_reg_6160),
        .D(\i_1_reg_564_reg_n_15_[7] ),
        .Q(trunc_ln101_reg_616[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4000)) 
    \varMax_fu_82[63]_i_1 
       (.I0(\icmp_ln98_reg_603_pp0_iter9_reg_reg_n_15_[0] ),
        .I1(Q),
        .I2(p_0_in_0),
        .I3(ap_enable_reg_pp0_iter10),
        .O(varMax_fu_82));
  LUT4 #(
    .INIT(16'h9009)) 
    \varMax_fu_82[63]_i_10 
       (.I0(\varMax_fu_82_reg_n_15_[58] ),
        .I1(max_reg_723[58]),
        .I2(\varMax_fu_82_reg_n_15_[59] ),
        .I3(max_reg_723[59]),
        .O(\varMax_fu_82[63]_i_10_n_15 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \varMax_fu_82[63]_i_11 
       (.I0(\varMax_fu_82_reg_n_15_[56] ),
        .I1(max_reg_723[56]),
        .I2(\varMax_fu_82_reg_n_15_[57] ),
        .I3(max_reg_723[57]),
        .O(\varMax_fu_82[63]_i_11_n_15 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \varMax_fu_82[63]_i_13 
       (.I0(max_reg_723[54]),
        .I1(\varMax_fu_82_reg_n_15_[54] ),
        .I2(\varMax_fu_82_reg_n_15_[55] ),
        .I3(max_reg_723[55]),
        .O(\varMax_fu_82[63]_i_13_n_15 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \varMax_fu_82[63]_i_14 
       (.I0(max_reg_723[52]),
        .I1(\varMax_fu_82_reg_n_15_[52] ),
        .I2(\varMax_fu_82_reg_n_15_[53] ),
        .I3(max_reg_723[53]),
        .O(\varMax_fu_82[63]_i_14_n_15 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \varMax_fu_82[63]_i_15 
       (.I0(max_reg_723[50]),
        .I1(\varMax_fu_82_reg_n_15_[50] ),
        .I2(\varMax_fu_82_reg_n_15_[51] ),
        .I3(max_reg_723[51]),
        .O(\varMax_fu_82[63]_i_15_n_15 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \varMax_fu_82[63]_i_16 
       (.I0(max_reg_723[48]),
        .I1(\varMax_fu_82_reg_n_15_[48] ),
        .I2(\varMax_fu_82_reg_n_15_[49] ),
        .I3(max_reg_723[49]),
        .O(\varMax_fu_82[63]_i_16_n_15 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \varMax_fu_82[63]_i_17 
       (.I0(\varMax_fu_82_reg_n_15_[54] ),
        .I1(max_reg_723[54]),
        .I2(\varMax_fu_82_reg_n_15_[55] ),
        .I3(max_reg_723[55]),
        .O(\varMax_fu_82[63]_i_17_n_15 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \varMax_fu_82[63]_i_18 
       (.I0(\varMax_fu_82_reg_n_15_[52] ),
        .I1(max_reg_723[52]),
        .I2(\varMax_fu_82_reg_n_15_[53] ),
        .I3(max_reg_723[53]),
        .O(\varMax_fu_82[63]_i_18_n_15 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \varMax_fu_82[63]_i_19 
       (.I0(\varMax_fu_82_reg_n_15_[50] ),
        .I1(max_reg_723[50]),
        .I2(\varMax_fu_82_reg_n_15_[51] ),
        .I3(max_reg_723[51]),
        .O(\varMax_fu_82[63]_i_19_n_15 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \varMax_fu_82[63]_i_20 
       (.I0(\varMax_fu_82_reg_n_15_[48] ),
        .I1(max_reg_723[48]),
        .I2(\varMax_fu_82_reg_n_15_[49] ),
        .I3(max_reg_723[49]),
        .O(\varMax_fu_82[63]_i_20_n_15 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \varMax_fu_82[63]_i_22 
       (.I0(max_reg_723[46]),
        .I1(\varMax_fu_82_reg_n_15_[46] ),
        .I2(\varMax_fu_82_reg_n_15_[47] ),
        .I3(max_reg_723[47]),
        .O(\varMax_fu_82[63]_i_22_n_15 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \varMax_fu_82[63]_i_23 
       (.I0(max_reg_723[44]),
        .I1(\varMax_fu_82_reg_n_15_[44] ),
        .I2(\varMax_fu_82_reg_n_15_[45] ),
        .I3(max_reg_723[45]),
        .O(\varMax_fu_82[63]_i_23_n_15 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \varMax_fu_82[63]_i_24 
       (.I0(max_reg_723[42]),
        .I1(\varMax_fu_82_reg_n_15_[42] ),
        .I2(\varMax_fu_82_reg_n_15_[43] ),
        .I3(max_reg_723[43]),
        .O(\varMax_fu_82[63]_i_24_n_15 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \varMax_fu_82[63]_i_25 
       (.I0(max_reg_723[40]),
        .I1(\varMax_fu_82_reg_n_15_[40] ),
        .I2(\varMax_fu_82_reg_n_15_[41] ),
        .I3(max_reg_723[41]),
        .O(\varMax_fu_82[63]_i_25_n_15 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \varMax_fu_82[63]_i_26 
       (.I0(\varMax_fu_82_reg_n_15_[46] ),
        .I1(max_reg_723[46]),
        .I2(\varMax_fu_82_reg_n_15_[47] ),
        .I3(max_reg_723[47]),
        .O(\varMax_fu_82[63]_i_26_n_15 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \varMax_fu_82[63]_i_27 
       (.I0(\varMax_fu_82_reg_n_15_[44] ),
        .I1(max_reg_723[44]),
        .I2(\varMax_fu_82_reg_n_15_[45] ),
        .I3(max_reg_723[45]),
        .O(\varMax_fu_82[63]_i_27_n_15 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \varMax_fu_82[63]_i_28 
       (.I0(\varMax_fu_82_reg_n_15_[42] ),
        .I1(max_reg_723[42]),
        .I2(\varMax_fu_82_reg_n_15_[43] ),
        .I3(max_reg_723[43]),
        .O(\varMax_fu_82[63]_i_28_n_15 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \varMax_fu_82[63]_i_29 
       (.I0(\varMax_fu_82_reg_n_15_[40] ),
        .I1(max_reg_723[40]),
        .I2(\varMax_fu_82_reg_n_15_[41] ),
        .I3(max_reg_723[41]),
        .O(\varMax_fu_82[63]_i_29_n_15 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \varMax_fu_82[63]_i_31 
       (.I0(max_reg_723[38]),
        .I1(\varMax_fu_82_reg_n_15_[38] ),
        .I2(\varMax_fu_82_reg_n_15_[39] ),
        .I3(max_reg_723[39]),
        .O(\varMax_fu_82[63]_i_31_n_15 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \varMax_fu_82[63]_i_32 
       (.I0(max_reg_723[36]),
        .I1(\varMax_fu_82_reg_n_15_[36] ),
        .I2(\varMax_fu_82_reg_n_15_[37] ),
        .I3(max_reg_723[37]),
        .O(\varMax_fu_82[63]_i_32_n_15 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \varMax_fu_82[63]_i_33 
       (.I0(max_reg_723[34]),
        .I1(\varMax_fu_82_reg_n_15_[34] ),
        .I2(\varMax_fu_82_reg_n_15_[35] ),
        .I3(max_reg_723[35]),
        .O(\varMax_fu_82[63]_i_33_n_15 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \varMax_fu_82[63]_i_34 
       (.I0(max_reg_723[32]),
        .I1(\varMax_fu_82_reg_n_15_[32] ),
        .I2(\varMax_fu_82_reg_n_15_[33] ),
        .I3(max_reg_723[33]),
        .O(\varMax_fu_82[63]_i_34_n_15 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \varMax_fu_82[63]_i_35 
       (.I0(\varMax_fu_82_reg_n_15_[38] ),
        .I1(max_reg_723[38]),
        .I2(\varMax_fu_82_reg_n_15_[39] ),
        .I3(max_reg_723[39]),
        .O(\varMax_fu_82[63]_i_35_n_15 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \varMax_fu_82[63]_i_36 
       (.I0(\varMax_fu_82_reg_n_15_[36] ),
        .I1(max_reg_723[36]),
        .I2(\varMax_fu_82_reg_n_15_[37] ),
        .I3(max_reg_723[37]),
        .O(\varMax_fu_82[63]_i_36_n_15 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \varMax_fu_82[63]_i_37 
       (.I0(\varMax_fu_82_reg_n_15_[34] ),
        .I1(max_reg_723[34]),
        .I2(\varMax_fu_82_reg_n_15_[35] ),
        .I3(max_reg_723[35]),
        .O(\varMax_fu_82[63]_i_37_n_15 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \varMax_fu_82[63]_i_38 
       (.I0(\varMax_fu_82_reg_n_15_[32] ),
        .I1(max_reg_723[32]),
        .I2(\varMax_fu_82_reg_n_15_[33] ),
        .I3(max_reg_723[33]),
        .O(\varMax_fu_82[63]_i_38_n_15 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \varMax_fu_82[63]_i_4 
       (.I0(max_reg_723[62]),
        .I1(\varMax_fu_82_reg_n_15_[62] ),
        .I2(\varMax_fu_82_reg_n_15_[63] ),
        .I3(max_reg_723[63]),
        .O(\varMax_fu_82[63]_i_4_n_15 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \varMax_fu_82[63]_i_40 
       (.I0(max_reg_723[30]),
        .I1(\varMax_fu_82_reg_n_15_[30] ),
        .I2(\varMax_fu_82_reg_n_15_[31] ),
        .I3(max_reg_723[31]),
        .O(\varMax_fu_82[63]_i_40_n_15 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \varMax_fu_82[63]_i_41 
       (.I0(max_reg_723[28]),
        .I1(\varMax_fu_82_reg_n_15_[28] ),
        .I2(\varMax_fu_82_reg_n_15_[29] ),
        .I3(max_reg_723[29]),
        .O(\varMax_fu_82[63]_i_41_n_15 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \varMax_fu_82[63]_i_42 
       (.I0(max_reg_723[26]),
        .I1(\varMax_fu_82_reg_n_15_[26] ),
        .I2(\varMax_fu_82_reg_n_15_[27] ),
        .I3(max_reg_723[27]),
        .O(\varMax_fu_82[63]_i_42_n_15 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \varMax_fu_82[63]_i_43 
       (.I0(max_reg_723[24]),
        .I1(\varMax_fu_82_reg_n_15_[24] ),
        .I2(\varMax_fu_82_reg_n_15_[25] ),
        .I3(max_reg_723[25]),
        .O(\varMax_fu_82[63]_i_43_n_15 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \varMax_fu_82[63]_i_44 
       (.I0(\varMax_fu_82_reg_n_15_[30] ),
        .I1(max_reg_723[30]),
        .I2(\varMax_fu_82_reg_n_15_[31] ),
        .I3(max_reg_723[31]),
        .O(\varMax_fu_82[63]_i_44_n_15 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \varMax_fu_82[63]_i_45 
       (.I0(\varMax_fu_82_reg_n_15_[28] ),
        .I1(max_reg_723[28]),
        .I2(\varMax_fu_82_reg_n_15_[29] ),
        .I3(max_reg_723[29]),
        .O(\varMax_fu_82[63]_i_45_n_15 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \varMax_fu_82[63]_i_46 
       (.I0(\varMax_fu_82_reg_n_15_[26] ),
        .I1(max_reg_723[26]),
        .I2(\varMax_fu_82_reg_n_15_[27] ),
        .I3(max_reg_723[27]),
        .O(\varMax_fu_82[63]_i_46_n_15 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \varMax_fu_82[63]_i_47 
       (.I0(\varMax_fu_82_reg_n_15_[24] ),
        .I1(max_reg_723[24]),
        .I2(\varMax_fu_82_reg_n_15_[25] ),
        .I3(max_reg_723[25]),
        .O(\varMax_fu_82[63]_i_47_n_15 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \varMax_fu_82[63]_i_49 
       (.I0(max_reg_723[22]),
        .I1(\varMax_fu_82_reg_n_15_[22] ),
        .I2(\varMax_fu_82_reg_n_15_[23] ),
        .I3(max_reg_723[23]),
        .O(\varMax_fu_82[63]_i_49_n_15 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \varMax_fu_82[63]_i_5 
       (.I0(max_reg_723[60]),
        .I1(\varMax_fu_82_reg_n_15_[60] ),
        .I2(\varMax_fu_82_reg_n_15_[61] ),
        .I3(max_reg_723[61]),
        .O(\varMax_fu_82[63]_i_5_n_15 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \varMax_fu_82[63]_i_50 
       (.I0(max_reg_723[20]),
        .I1(\varMax_fu_82_reg_n_15_[20] ),
        .I2(\varMax_fu_82_reg_n_15_[21] ),
        .I3(max_reg_723[21]),
        .O(\varMax_fu_82[63]_i_50_n_15 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \varMax_fu_82[63]_i_51 
       (.I0(max_reg_723[18]),
        .I1(\varMax_fu_82_reg_n_15_[18] ),
        .I2(\varMax_fu_82_reg_n_15_[19] ),
        .I3(max_reg_723[19]),
        .O(\varMax_fu_82[63]_i_51_n_15 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \varMax_fu_82[63]_i_52 
       (.I0(max_reg_723[16]),
        .I1(\varMax_fu_82_reg_n_15_[16] ),
        .I2(\varMax_fu_82_reg_n_15_[17] ),
        .I3(max_reg_723[17]),
        .O(\varMax_fu_82[63]_i_52_n_15 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \varMax_fu_82[63]_i_53 
       (.I0(\varMax_fu_82_reg_n_15_[22] ),
        .I1(max_reg_723[22]),
        .I2(\varMax_fu_82_reg_n_15_[23] ),
        .I3(max_reg_723[23]),
        .O(\varMax_fu_82[63]_i_53_n_15 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \varMax_fu_82[63]_i_54 
       (.I0(\varMax_fu_82_reg_n_15_[20] ),
        .I1(max_reg_723[20]),
        .I2(\varMax_fu_82_reg_n_15_[21] ),
        .I3(max_reg_723[21]),
        .O(\varMax_fu_82[63]_i_54_n_15 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \varMax_fu_82[63]_i_55 
       (.I0(\varMax_fu_82_reg_n_15_[18] ),
        .I1(max_reg_723[18]),
        .I2(\varMax_fu_82_reg_n_15_[19] ),
        .I3(max_reg_723[19]),
        .O(\varMax_fu_82[63]_i_55_n_15 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \varMax_fu_82[63]_i_56 
       (.I0(\varMax_fu_82_reg_n_15_[16] ),
        .I1(max_reg_723[16]),
        .I2(\varMax_fu_82_reg_n_15_[17] ),
        .I3(max_reg_723[17]),
        .O(\varMax_fu_82[63]_i_56_n_15 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \varMax_fu_82[63]_i_58 
       (.I0(max_reg_723[14]),
        .I1(\varMax_fu_82_reg_n_15_[14] ),
        .I2(\varMax_fu_82_reg_n_15_[15] ),
        .I3(max_reg_723[15]),
        .O(\varMax_fu_82[63]_i_58_n_15 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \varMax_fu_82[63]_i_59 
       (.I0(max_reg_723[12]),
        .I1(\varMax_fu_82_reg_n_15_[12] ),
        .I2(\varMax_fu_82_reg_n_15_[13] ),
        .I3(max_reg_723[13]),
        .O(\varMax_fu_82[63]_i_59_n_15 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \varMax_fu_82[63]_i_6 
       (.I0(max_reg_723[58]),
        .I1(\varMax_fu_82_reg_n_15_[58] ),
        .I2(\varMax_fu_82_reg_n_15_[59] ),
        .I3(max_reg_723[59]),
        .O(\varMax_fu_82[63]_i_6_n_15 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \varMax_fu_82[63]_i_60 
       (.I0(max_reg_723[10]),
        .I1(\varMax_fu_82_reg_n_15_[10] ),
        .I2(\varMax_fu_82_reg_n_15_[11] ),
        .I3(max_reg_723[11]),
        .O(\varMax_fu_82[63]_i_60_n_15 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \varMax_fu_82[63]_i_61 
       (.I0(max_reg_723[8]),
        .I1(\varMax_fu_82_reg_n_15_[8] ),
        .I2(\varMax_fu_82_reg_n_15_[9] ),
        .I3(max_reg_723[9]),
        .O(\varMax_fu_82[63]_i_61_n_15 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \varMax_fu_82[63]_i_62 
       (.I0(\varMax_fu_82_reg_n_15_[14] ),
        .I1(max_reg_723[14]),
        .I2(\varMax_fu_82_reg_n_15_[15] ),
        .I3(max_reg_723[15]),
        .O(\varMax_fu_82[63]_i_62_n_15 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \varMax_fu_82[63]_i_63 
       (.I0(\varMax_fu_82_reg_n_15_[12] ),
        .I1(max_reg_723[12]),
        .I2(\varMax_fu_82_reg_n_15_[13] ),
        .I3(max_reg_723[13]),
        .O(\varMax_fu_82[63]_i_63_n_15 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \varMax_fu_82[63]_i_64 
       (.I0(\varMax_fu_82_reg_n_15_[10] ),
        .I1(max_reg_723[10]),
        .I2(\varMax_fu_82_reg_n_15_[11] ),
        .I3(max_reg_723[11]),
        .O(\varMax_fu_82[63]_i_64_n_15 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \varMax_fu_82[63]_i_65 
       (.I0(\varMax_fu_82_reg_n_15_[8] ),
        .I1(max_reg_723[8]),
        .I2(\varMax_fu_82_reg_n_15_[9] ),
        .I3(max_reg_723[9]),
        .O(\varMax_fu_82[63]_i_65_n_15 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \varMax_fu_82[63]_i_66 
       (.I0(max_reg_723[6]),
        .I1(\varMax_fu_82_reg_n_15_[6] ),
        .I2(\varMax_fu_82_reg_n_15_[7] ),
        .I3(max_reg_723[7]),
        .O(\varMax_fu_82[63]_i_66_n_15 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \varMax_fu_82[63]_i_67 
       (.I0(max_reg_723[4]),
        .I1(\varMax_fu_82_reg_n_15_[4] ),
        .I2(\varMax_fu_82_reg_n_15_[5] ),
        .I3(max_reg_723[5]),
        .O(\varMax_fu_82[63]_i_67_n_15 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \varMax_fu_82[63]_i_68 
       (.I0(max_reg_723[2]),
        .I1(\varMax_fu_82_reg_n_15_[2] ),
        .I2(\varMax_fu_82_reg_n_15_[3] ),
        .I3(max_reg_723[3]),
        .O(\varMax_fu_82[63]_i_68_n_15 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \varMax_fu_82[63]_i_69 
       (.I0(max_reg_723[0]),
        .I1(\varMax_fu_82_reg_n_15_[0] ),
        .I2(\varMax_fu_82_reg_n_15_[1] ),
        .I3(max_reg_723[1]),
        .O(\varMax_fu_82[63]_i_69_n_15 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \varMax_fu_82[63]_i_7 
       (.I0(max_reg_723[56]),
        .I1(\varMax_fu_82_reg_n_15_[56] ),
        .I2(\varMax_fu_82_reg_n_15_[57] ),
        .I3(max_reg_723[57]),
        .O(\varMax_fu_82[63]_i_7_n_15 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \varMax_fu_82[63]_i_70 
       (.I0(\varMax_fu_82_reg_n_15_[6] ),
        .I1(max_reg_723[6]),
        .I2(\varMax_fu_82_reg_n_15_[7] ),
        .I3(max_reg_723[7]),
        .O(\varMax_fu_82[63]_i_70_n_15 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \varMax_fu_82[63]_i_71 
       (.I0(\varMax_fu_82_reg_n_15_[4] ),
        .I1(max_reg_723[4]),
        .I2(\varMax_fu_82_reg_n_15_[5] ),
        .I3(max_reg_723[5]),
        .O(\varMax_fu_82[63]_i_71_n_15 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \varMax_fu_82[63]_i_72 
       (.I0(\varMax_fu_82_reg_n_15_[2] ),
        .I1(max_reg_723[2]),
        .I2(\varMax_fu_82_reg_n_15_[3] ),
        .I3(max_reg_723[3]),
        .O(\varMax_fu_82[63]_i_72_n_15 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \varMax_fu_82[63]_i_73 
       (.I0(\varMax_fu_82_reg_n_15_[0] ),
        .I1(max_reg_723[0]),
        .I2(\varMax_fu_82_reg_n_15_[1] ),
        .I3(max_reg_723[1]),
        .O(\varMax_fu_82[63]_i_73_n_15 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \varMax_fu_82[63]_i_8 
       (.I0(\varMax_fu_82_reg_n_15_[62] ),
        .I1(max_reg_723[62]),
        .I2(\varMax_fu_82_reg_n_15_[63] ),
        .I3(max_reg_723[63]),
        .O(\varMax_fu_82[63]_i_8_n_15 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \varMax_fu_82[63]_i_9 
       (.I0(\varMax_fu_82_reg_n_15_[60] ),
        .I1(max_reg_723[60]),
        .I2(\varMax_fu_82_reg_n_15_[61] ),
        .I3(max_reg_723[61]),
        .O(\varMax_fu_82[63]_i_9_n_15 ));
  FDRE \varMax_fu_82_reg[0] 
       (.C(ap_clk),
        .CE(varMax_fu_82),
        .D(max_reg_723[0]),
        .Q(\varMax_fu_82_reg_n_15_[0] ),
        .R(max_val_1_fu_860));
  FDRE \varMax_fu_82_reg[10] 
       (.C(ap_clk),
        .CE(varMax_fu_82),
        .D(max_reg_723[10]),
        .Q(\varMax_fu_82_reg_n_15_[10] ),
        .R(max_val_1_fu_860));
  FDRE \varMax_fu_82_reg[11] 
       (.C(ap_clk),
        .CE(varMax_fu_82),
        .D(max_reg_723[11]),
        .Q(\varMax_fu_82_reg_n_15_[11] ),
        .R(max_val_1_fu_860));
  FDRE \varMax_fu_82_reg[12] 
       (.C(ap_clk),
        .CE(varMax_fu_82),
        .D(max_reg_723[12]),
        .Q(\varMax_fu_82_reg_n_15_[12] ),
        .R(max_val_1_fu_860));
  FDRE \varMax_fu_82_reg[13] 
       (.C(ap_clk),
        .CE(varMax_fu_82),
        .D(max_reg_723[13]),
        .Q(\varMax_fu_82_reg_n_15_[13] ),
        .R(max_val_1_fu_860));
  FDRE \varMax_fu_82_reg[14] 
       (.C(ap_clk),
        .CE(varMax_fu_82),
        .D(max_reg_723[14]),
        .Q(\varMax_fu_82_reg_n_15_[14] ),
        .R(max_val_1_fu_860));
  FDRE \varMax_fu_82_reg[15] 
       (.C(ap_clk),
        .CE(varMax_fu_82),
        .D(max_reg_723[15]),
        .Q(\varMax_fu_82_reg_n_15_[15] ),
        .R(max_val_1_fu_860));
  FDRE \varMax_fu_82_reg[16] 
       (.C(ap_clk),
        .CE(varMax_fu_82),
        .D(max_reg_723[16]),
        .Q(\varMax_fu_82_reg_n_15_[16] ),
        .R(max_val_1_fu_860));
  FDRE \varMax_fu_82_reg[17] 
       (.C(ap_clk),
        .CE(varMax_fu_82),
        .D(max_reg_723[17]),
        .Q(\varMax_fu_82_reg_n_15_[17] ),
        .R(max_val_1_fu_860));
  FDRE \varMax_fu_82_reg[18] 
       (.C(ap_clk),
        .CE(varMax_fu_82),
        .D(max_reg_723[18]),
        .Q(\varMax_fu_82_reg_n_15_[18] ),
        .R(max_val_1_fu_860));
  FDRE \varMax_fu_82_reg[19] 
       (.C(ap_clk),
        .CE(varMax_fu_82),
        .D(max_reg_723[19]),
        .Q(\varMax_fu_82_reg_n_15_[19] ),
        .R(max_val_1_fu_860));
  FDRE \varMax_fu_82_reg[1] 
       (.C(ap_clk),
        .CE(varMax_fu_82),
        .D(max_reg_723[1]),
        .Q(\varMax_fu_82_reg_n_15_[1] ),
        .R(max_val_1_fu_860));
  FDRE \varMax_fu_82_reg[20] 
       (.C(ap_clk),
        .CE(varMax_fu_82),
        .D(max_reg_723[20]),
        .Q(\varMax_fu_82_reg_n_15_[20] ),
        .R(max_val_1_fu_860));
  FDRE \varMax_fu_82_reg[21] 
       (.C(ap_clk),
        .CE(varMax_fu_82),
        .D(max_reg_723[21]),
        .Q(\varMax_fu_82_reg_n_15_[21] ),
        .R(max_val_1_fu_860));
  FDRE \varMax_fu_82_reg[22] 
       (.C(ap_clk),
        .CE(varMax_fu_82),
        .D(max_reg_723[22]),
        .Q(\varMax_fu_82_reg_n_15_[22] ),
        .R(max_val_1_fu_860));
  FDRE \varMax_fu_82_reg[23] 
       (.C(ap_clk),
        .CE(varMax_fu_82),
        .D(max_reg_723[23]),
        .Q(\varMax_fu_82_reg_n_15_[23] ),
        .R(max_val_1_fu_860));
  FDRE \varMax_fu_82_reg[24] 
       (.C(ap_clk),
        .CE(varMax_fu_82),
        .D(max_reg_723[24]),
        .Q(\varMax_fu_82_reg_n_15_[24] ),
        .R(max_val_1_fu_860));
  FDRE \varMax_fu_82_reg[25] 
       (.C(ap_clk),
        .CE(varMax_fu_82),
        .D(max_reg_723[25]),
        .Q(\varMax_fu_82_reg_n_15_[25] ),
        .R(max_val_1_fu_860));
  FDRE \varMax_fu_82_reg[26] 
       (.C(ap_clk),
        .CE(varMax_fu_82),
        .D(max_reg_723[26]),
        .Q(\varMax_fu_82_reg_n_15_[26] ),
        .R(max_val_1_fu_860));
  FDRE \varMax_fu_82_reg[27] 
       (.C(ap_clk),
        .CE(varMax_fu_82),
        .D(max_reg_723[27]),
        .Q(\varMax_fu_82_reg_n_15_[27] ),
        .R(max_val_1_fu_860));
  FDRE \varMax_fu_82_reg[28] 
       (.C(ap_clk),
        .CE(varMax_fu_82),
        .D(max_reg_723[28]),
        .Q(\varMax_fu_82_reg_n_15_[28] ),
        .R(max_val_1_fu_860));
  FDRE \varMax_fu_82_reg[29] 
       (.C(ap_clk),
        .CE(varMax_fu_82),
        .D(max_reg_723[29]),
        .Q(\varMax_fu_82_reg_n_15_[29] ),
        .R(max_val_1_fu_860));
  FDRE \varMax_fu_82_reg[2] 
       (.C(ap_clk),
        .CE(varMax_fu_82),
        .D(max_reg_723[2]),
        .Q(\varMax_fu_82_reg_n_15_[2] ),
        .R(max_val_1_fu_860));
  FDRE \varMax_fu_82_reg[30] 
       (.C(ap_clk),
        .CE(varMax_fu_82),
        .D(max_reg_723[30]),
        .Q(\varMax_fu_82_reg_n_15_[30] ),
        .R(max_val_1_fu_860));
  FDRE \varMax_fu_82_reg[31] 
       (.C(ap_clk),
        .CE(varMax_fu_82),
        .D(max_reg_723[31]),
        .Q(\varMax_fu_82_reg_n_15_[31] ),
        .R(max_val_1_fu_860));
  FDRE \varMax_fu_82_reg[32] 
       (.C(ap_clk),
        .CE(varMax_fu_82),
        .D(max_reg_723[32]),
        .Q(\varMax_fu_82_reg_n_15_[32] ),
        .R(max_val_1_fu_860));
  FDRE \varMax_fu_82_reg[33] 
       (.C(ap_clk),
        .CE(varMax_fu_82),
        .D(max_reg_723[33]),
        .Q(\varMax_fu_82_reg_n_15_[33] ),
        .R(max_val_1_fu_860));
  FDRE \varMax_fu_82_reg[34] 
       (.C(ap_clk),
        .CE(varMax_fu_82),
        .D(max_reg_723[34]),
        .Q(\varMax_fu_82_reg_n_15_[34] ),
        .R(max_val_1_fu_860));
  FDRE \varMax_fu_82_reg[35] 
       (.C(ap_clk),
        .CE(varMax_fu_82),
        .D(max_reg_723[35]),
        .Q(\varMax_fu_82_reg_n_15_[35] ),
        .R(max_val_1_fu_860));
  FDRE \varMax_fu_82_reg[36] 
       (.C(ap_clk),
        .CE(varMax_fu_82),
        .D(max_reg_723[36]),
        .Q(\varMax_fu_82_reg_n_15_[36] ),
        .R(max_val_1_fu_860));
  FDRE \varMax_fu_82_reg[37] 
       (.C(ap_clk),
        .CE(varMax_fu_82),
        .D(max_reg_723[37]),
        .Q(\varMax_fu_82_reg_n_15_[37] ),
        .R(max_val_1_fu_860));
  FDRE \varMax_fu_82_reg[38] 
       (.C(ap_clk),
        .CE(varMax_fu_82),
        .D(max_reg_723[38]),
        .Q(\varMax_fu_82_reg_n_15_[38] ),
        .R(max_val_1_fu_860));
  FDRE \varMax_fu_82_reg[39] 
       (.C(ap_clk),
        .CE(varMax_fu_82),
        .D(max_reg_723[39]),
        .Q(\varMax_fu_82_reg_n_15_[39] ),
        .R(max_val_1_fu_860));
  FDRE \varMax_fu_82_reg[3] 
       (.C(ap_clk),
        .CE(varMax_fu_82),
        .D(max_reg_723[3]),
        .Q(\varMax_fu_82_reg_n_15_[3] ),
        .R(max_val_1_fu_860));
  FDRE \varMax_fu_82_reg[40] 
       (.C(ap_clk),
        .CE(varMax_fu_82),
        .D(max_reg_723[40]),
        .Q(\varMax_fu_82_reg_n_15_[40] ),
        .R(max_val_1_fu_860));
  FDRE \varMax_fu_82_reg[41] 
       (.C(ap_clk),
        .CE(varMax_fu_82),
        .D(max_reg_723[41]),
        .Q(\varMax_fu_82_reg_n_15_[41] ),
        .R(max_val_1_fu_860));
  FDRE \varMax_fu_82_reg[42] 
       (.C(ap_clk),
        .CE(varMax_fu_82),
        .D(max_reg_723[42]),
        .Q(\varMax_fu_82_reg_n_15_[42] ),
        .R(max_val_1_fu_860));
  FDRE \varMax_fu_82_reg[43] 
       (.C(ap_clk),
        .CE(varMax_fu_82),
        .D(max_reg_723[43]),
        .Q(\varMax_fu_82_reg_n_15_[43] ),
        .R(max_val_1_fu_860));
  FDRE \varMax_fu_82_reg[44] 
       (.C(ap_clk),
        .CE(varMax_fu_82),
        .D(max_reg_723[44]),
        .Q(\varMax_fu_82_reg_n_15_[44] ),
        .R(max_val_1_fu_860));
  FDRE \varMax_fu_82_reg[45] 
       (.C(ap_clk),
        .CE(varMax_fu_82),
        .D(max_reg_723[45]),
        .Q(\varMax_fu_82_reg_n_15_[45] ),
        .R(max_val_1_fu_860));
  FDRE \varMax_fu_82_reg[46] 
       (.C(ap_clk),
        .CE(varMax_fu_82),
        .D(max_reg_723[46]),
        .Q(\varMax_fu_82_reg_n_15_[46] ),
        .R(max_val_1_fu_860));
  FDRE \varMax_fu_82_reg[47] 
       (.C(ap_clk),
        .CE(varMax_fu_82),
        .D(max_reg_723[47]),
        .Q(\varMax_fu_82_reg_n_15_[47] ),
        .R(max_val_1_fu_860));
  FDRE \varMax_fu_82_reg[48] 
       (.C(ap_clk),
        .CE(varMax_fu_82),
        .D(max_reg_723[48]),
        .Q(\varMax_fu_82_reg_n_15_[48] ),
        .R(max_val_1_fu_860));
  FDRE \varMax_fu_82_reg[49] 
       (.C(ap_clk),
        .CE(varMax_fu_82),
        .D(max_reg_723[49]),
        .Q(\varMax_fu_82_reg_n_15_[49] ),
        .R(max_val_1_fu_860));
  FDRE \varMax_fu_82_reg[4] 
       (.C(ap_clk),
        .CE(varMax_fu_82),
        .D(max_reg_723[4]),
        .Q(\varMax_fu_82_reg_n_15_[4] ),
        .R(max_val_1_fu_860));
  FDRE \varMax_fu_82_reg[50] 
       (.C(ap_clk),
        .CE(varMax_fu_82),
        .D(max_reg_723[50]),
        .Q(\varMax_fu_82_reg_n_15_[50] ),
        .R(max_val_1_fu_860));
  FDRE \varMax_fu_82_reg[51] 
       (.C(ap_clk),
        .CE(varMax_fu_82),
        .D(max_reg_723[51]),
        .Q(\varMax_fu_82_reg_n_15_[51] ),
        .R(max_val_1_fu_860));
  FDRE \varMax_fu_82_reg[52] 
       (.C(ap_clk),
        .CE(varMax_fu_82),
        .D(max_reg_723[52]),
        .Q(\varMax_fu_82_reg_n_15_[52] ),
        .R(max_val_1_fu_860));
  FDRE \varMax_fu_82_reg[53] 
       (.C(ap_clk),
        .CE(varMax_fu_82),
        .D(max_reg_723[53]),
        .Q(\varMax_fu_82_reg_n_15_[53] ),
        .R(max_val_1_fu_860));
  FDRE \varMax_fu_82_reg[54] 
       (.C(ap_clk),
        .CE(varMax_fu_82),
        .D(max_reg_723[54]),
        .Q(\varMax_fu_82_reg_n_15_[54] ),
        .R(max_val_1_fu_860));
  FDRE \varMax_fu_82_reg[55] 
       (.C(ap_clk),
        .CE(varMax_fu_82),
        .D(max_reg_723[55]),
        .Q(\varMax_fu_82_reg_n_15_[55] ),
        .R(max_val_1_fu_860));
  FDRE \varMax_fu_82_reg[56] 
       (.C(ap_clk),
        .CE(varMax_fu_82),
        .D(max_reg_723[56]),
        .Q(\varMax_fu_82_reg_n_15_[56] ),
        .R(max_val_1_fu_860));
  FDRE \varMax_fu_82_reg[57] 
       (.C(ap_clk),
        .CE(varMax_fu_82),
        .D(max_reg_723[57]),
        .Q(\varMax_fu_82_reg_n_15_[57] ),
        .R(max_val_1_fu_860));
  FDRE \varMax_fu_82_reg[58] 
       (.C(ap_clk),
        .CE(varMax_fu_82),
        .D(max_reg_723[58]),
        .Q(\varMax_fu_82_reg_n_15_[58] ),
        .R(max_val_1_fu_860));
  FDRE \varMax_fu_82_reg[59] 
       (.C(ap_clk),
        .CE(varMax_fu_82),
        .D(max_reg_723[59]),
        .Q(\varMax_fu_82_reg_n_15_[59] ),
        .R(max_val_1_fu_860));
  FDRE \varMax_fu_82_reg[5] 
       (.C(ap_clk),
        .CE(varMax_fu_82),
        .D(max_reg_723[5]),
        .Q(\varMax_fu_82_reg_n_15_[5] ),
        .R(max_val_1_fu_860));
  FDRE \varMax_fu_82_reg[60] 
       (.C(ap_clk),
        .CE(varMax_fu_82),
        .D(max_reg_723[60]),
        .Q(\varMax_fu_82_reg_n_15_[60] ),
        .R(max_val_1_fu_860));
  FDRE \varMax_fu_82_reg[61] 
       (.C(ap_clk),
        .CE(varMax_fu_82),
        .D(max_reg_723[61]),
        .Q(\varMax_fu_82_reg_n_15_[61] ),
        .R(max_val_1_fu_860));
  FDRE \varMax_fu_82_reg[62] 
       (.C(ap_clk),
        .CE(varMax_fu_82),
        .D(max_reg_723[62]),
        .Q(\varMax_fu_82_reg_n_15_[62] ),
        .R(max_val_1_fu_860));
  FDRE \varMax_fu_82_reg[63] 
       (.C(ap_clk),
        .CE(varMax_fu_82),
        .D(max_reg_723[63]),
        .Q(\varMax_fu_82_reg_n_15_[63] ),
        .R(max_val_1_fu_860));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \varMax_fu_82_reg[63]_i_12 
       (.CI(\varMax_fu_82_reg[63]_i_21_n_15 ),
        .CO({\varMax_fu_82_reg[63]_i_12_n_15 ,\varMax_fu_82_reg[63]_i_12_n_16 ,\varMax_fu_82_reg[63]_i_12_n_17 ,\varMax_fu_82_reg[63]_i_12_n_18 }),
        .CYINIT(1'b0),
        .DI({\varMax_fu_82[63]_i_22_n_15 ,\varMax_fu_82[63]_i_23_n_15 ,\varMax_fu_82[63]_i_24_n_15 ,\varMax_fu_82[63]_i_25_n_15 }),
        .O(\NLW_varMax_fu_82_reg[63]_i_12_O_UNCONNECTED [3:0]),
        .S({\varMax_fu_82[63]_i_26_n_15 ,\varMax_fu_82[63]_i_27_n_15 ,\varMax_fu_82[63]_i_28_n_15 ,\varMax_fu_82[63]_i_29_n_15 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \varMax_fu_82_reg[63]_i_2 
       (.CI(\varMax_fu_82_reg[63]_i_3_n_15 ),
        .CO({p_0_in_0,\varMax_fu_82_reg[63]_i_2_n_16 ,\varMax_fu_82_reg[63]_i_2_n_17 ,\varMax_fu_82_reg[63]_i_2_n_18 }),
        .CYINIT(1'b0),
        .DI({\varMax_fu_82[63]_i_4_n_15 ,\varMax_fu_82[63]_i_5_n_15 ,\varMax_fu_82[63]_i_6_n_15 ,\varMax_fu_82[63]_i_7_n_15 }),
        .O(\NLW_varMax_fu_82_reg[63]_i_2_O_UNCONNECTED [3:0]),
        .S({\varMax_fu_82[63]_i_8_n_15 ,\varMax_fu_82[63]_i_9_n_15 ,\varMax_fu_82[63]_i_10_n_15 ,\varMax_fu_82[63]_i_11_n_15 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \varMax_fu_82_reg[63]_i_21 
       (.CI(\varMax_fu_82_reg[63]_i_30_n_15 ),
        .CO({\varMax_fu_82_reg[63]_i_21_n_15 ,\varMax_fu_82_reg[63]_i_21_n_16 ,\varMax_fu_82_reg[63]_i_21_n_17 ,\varMax_fu_82_reg[63]_i_21_n_18 }),
        .CYINIT(1'b0),
        .DI({\varMax_fu_82[63]_i_31_n_15 ,\varMax_fu_82[63]_i_32_n_15 ,\varMax_fu_82[63]_i_33_n_15 ,\varMax_fu_82[63]_i_34_n_15 }),
        .O(\NLW_varMax_fu_82_reg[63]_i_21_O_UNCONNECTED [3:0]),
        .S({\varMax_fu_82[63]_i_35_n_15 ,\varMax_fu_82[63]_i_36_n_15 ,\varMax_fu_82[63]_i_37_n_15 ,\varMax_fu_82[63]_i_38_n_15 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \varMax_fu_82_reg[63]_i_3 
       (.CI(\varMax_fu_82_reg[63]_i_12_n_15 ),
        .CO({\varMax_fu_82_reg[63]_i_3_n_15 ,\varMax_fu_82_reg[63]_i_3_n_16 ,\varMax_fu_82_reg[63]_i_3_n_17 ,\varMax_fu_82_reg[63]_i_3_n_18 }),
        .CYINIT(1'b0),
        .DI({\varMax_fu_82[63]_i_13_n_15 ,\varMax_fu_82[63]_i_14_n_15 ,\varMax_fu_82[63]_i_15_n_15 ,\varMax_fu_82[63]_i_16_n_15 }),
        .O(\NLW_varMax_fu_82_reg[63]_i_3_O_UNCONNECTED [3:0]),
        .S({\varMax_fu_82[63]_i_17_n_15 ,\varMax_fu_82[63]_i_18_n_15 ,\varMax_fu_82[63]_i_19_n_15 ,\varMax_fu_82[63]_i_20_n_15 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \varMax_fu_82_reg[63]_i_30 
       (.CI(\varMax_fu_82_reg[63]_i_39_n_15 ),
        .CO({\varMax_fu_82_reg[63]_i_30_n_15 ,\varMax_fu_82_reg[63]_i_30_n_16 ,\varMax_fu_82_reg[63]_i_30_n_17 ,\varMax_fu_82_reg[63]_i_30_n_18 }),
        .CYINIT(1'b0),
        .DI({\varMax_fu_82[63]_i_40_n_15 ,\varMax_fu_82[63]_i_41_n_15 ,\varMax_fu_82[63]_i_42_n_15 ,\varMax_fu_82[63]_i_43_n_15 }),
        .O(\NLW_varMax_fu_82_reg[63]_i_30_O_UNCONNECTED [3:0]),
        .S({\varMax_fu_82[63]_i_44_n_15 ,\varMax_fu_82[63]_i_45_n_15 ,\varMax_fu_82[63]_i_46_n_15 ,\varMax_fu_82[63]_i_47_n_15 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \varMax_fu_82_reg[63]_i_39 
       (.CI(\varMax_fu_82_reg[63]_i_48_n_15 ),
        .CO({\varMax_fu_82_reg[63]_i_39_n_15 ,\varMax_fu_82_reg[63]_i_39_n_16 ,\varMax_fu_82_reg[63]_i_39_n_17 ,\varMax_fu_82_reg[63]_i_39_n_18 }),
        .CYINIT(1'b0),
        .DI({\varMax_fu_82[63]_i_49_n_15 ,\varMax_fu_82[63]_i_50_n_15 ,\varMax_fu_82[63]_i_51_n_15 ,\varMax_fu_82[63]_i_52_n_15 }),
        .O(\NLW_varMax_fu_82_reg[63]_i_39_O_UNCONNECTED [3:0]),
        .S({\varMax_fu_82[63]_i_53_n_15 ,\varMax_fu_82[63]_i_54_n_15 ,\varMax_fu_82[63]_i_55_n_15 ,\varMax_fu_82[63]_i_56_n_15 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \varMax_fu_82_reg[63]_i_48 
       (.CI(\varMax_fu_82_reg[63]_i_57_n_15 ),
        .CO({\varMax_fu_82_reg[63]_i_48_n_15 ,\varMax_fu_82_reg[63]_i_48_n_16 ,\varMax_fu_82_reg[63]_i_48_n_17 ,\varMax_fu_82_reg[63]_i_48_n_18 }),
        .CYINIT(1'b0),
        .DI({\varMax_fu_82[63]_i_58_n_15 ,\varMax_fu_82[63]_i_59_n_15 ,\varMax_fu_82[63]_i_60_n_15 ,\varMax_fu_82[63]_i_61_n_15 }),
        .O(\NLW_varMax_fu_82_reg[63]_i_48_O_UNCONNECTED [3:0]),
        .S({\varMax_fu_82[63]_i_62_n_15 ,\varMax_fu_82[63]_i_63_n_15 ,\varMax_fu_82[63]_i_64_n_15 ,\varMax_fu_82[63]_i_65_n_15 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \varMax_fu_82_reg[63]_i_57 
       (.CI(1'b0),
        .CO({\varMax_fu_82_reg[63]_i_57_n_15 ,\varMax_fu_82_reg[63]_i_57_n_16 ,\varMax_fu_82_reg[63]_i_57_n_17 ,\varMax_fu_82_reg[63]_i_57_n_18 }),
        .CYINIT(1'b0),
        .DI({\varMax_fu_82[63]_i_66_n_15 ,\varMax_fu_82[63]_i_67_n_15 ,\varMax_fu_82[63]_i_68_n_15 ,\varMax_fu_82[63]_i_69_n_15 }),
        .O(\NLW_varMax_fu_82_reg[63]_i_57_O_UNCONNECTED [3:0]),
        .S({\varMax_fu_82[63]_i_70_n_15 ,\varMax_fu_82[63]_i_71_n_15 ,\varMax_fu_82[63]_i_72_n_15 ,\varMax_fu_82[63]_i_73_n_15 }));
  FDRE \varMax_fu_82_reg[6] 
       (.C(ap_clk),
        .CE(varMax_fu_82),
        .D(max_reg_723[6]),
        .Q(\varMax_fu_82_reg_n_15_[6] ),
        .R(max_val_1_fu_860));
  FDRE \varMax_fu_82_reg[7] 
       (.C(ap_clk),
        .CE(varMax_fu_82),
        .D(max_reg_723[7]),
        .Q(\varMax_fu_82_reg_n_15_[7] ),
        .R(max_val_1_fu_860));
  FDRE \varMax_fu_82_reg[8] 
       (.C(ap_clk),
        .CE(varMax_fu_82),
        .D(max_reg_723[8]),
        .Q(\varMax_fu_82_reg_n_15_[8] ),
        .R(max_val_1_fu_860));
  FDRE \varMax_fu_82_reg[9] 
       (.C(ap_clk),
        .CE(varMax_fu_82),
        .D(max_reg_723[9]),
        .Q(\varMax_fu_82_reg_n_15_[9] ),
        .R(max_val_1_fu_860));
  FDRE \wB_1_reg_584_reg[0] 
       (.C(ap_clk),
        .CE(HistArray_load_reg_5790),
        .D(\wB_1_reg_584_reg[31]_0 [0]),
        .Q(wB_1_reg_584[0]),
        .R(1'b0));
  FDRE \wB_1_reg_584_reg[10] 
       (.C(ap_clk),
        .CE(HistArray_load_reg_5790),
        .D(\wB_1_reg_584_reg[31]_0 [10]),
        .Q(wB_1_reg_584[10]),
        .R(1'b0));
  FDRE \wB_1_reg_584_reg[11] 
       (.C(ap_clk),
        .CE(HistArray_load_reg_5790),
        .D(\wB_1_reg_584_reg[31]_0 [11]),
        .Q(wB_1_reg_584[11]),
        .R(1'b0));
  FDRE \wB_1_reg_584_reg[12] 
       (.C(ap_clk),
        .CE(HistArray_load_reg_5790),
        .D(\wB_1_reg_584_reg[31]_0 [12]),
        .Q(wB_1_reg_584[12]),
        .R(1'b0));
  FDRE \wB_1_reg_584_reg[13] 
       (.C(ap_clk),
        .CE(HistArray_load_reg_5790),
        .D(\wB_1_reg_584_reg[31]_0 [13]),
        .Q(wB_1_reg_584[13]),
        .R(1'b0));
  FDRE \wB_1_reg_584_reg[14] 
       (.C(ap_clk),
        .CE(HistArray_load_reg_5790),
        .D(\wB_1_reg_584_reg[31]_0 [14]),
        .Q(wB_1_reg_584[14]),
        .R(1'b0));
  FDRE \wB_1_reg_584_reg[15] 
       (.C(ap_clk),
        .CE(HistArray_load_reg_5790),
        .D(\wB_1_reg_584_reg[31]_0 [15]),
        .Q(wB_1_reg_584[15]),
        .R(1'b0));
  FDRE \wB_1_reg_584_reg[16] 
       (.C(ap_clk),
        .CE(HistArray_load_reg_5790),
        .D(\wB_1_reg_584_reg[31]_0 [16]),
        .Q(wB_1_reg_584[16]),
        .R(1'b0));
  FDRE \wB_1_reg_584_reg[17] 
       (.C(ap_clk),
        .CE(HistArray_load_reg_5790),
        .D(\wB_1_reg_584_reg[31]_0 [17]),
        .Q(wB_1_reg_584[17]),
        .R(1'b0));
  FDRE \wB_1_reg_584_reg[18] 
       (.C(ap_clk),
        .CE(HistArray_load_reg_5790),
        .D(\wB_1_reg_584_reg[31]_0 [18]),
        .Q(wB_1_reg_584[18]),
        .R(1'b0));
  FDRE \wB_1_reg_584_reg[19] 
       (.C(ap_clk),
        .CE(HistArray_load_reg_5790),
        .D(\wB_1_reg_584_reg[31]_0 [19]),
        .Q(wB_1_reg_584[19]),
        .R(1'b0));
  FDRE \wB_1_reg_584_reg[1] 
       (.C(ap_clk),
        .CE(HistArray_load_reg_5790),
        .D(\wB_1_reg_584_reg[31]_0 [1]),
        .Q(wB_1_reg_584[1]),
        .R(1'b0));
  FDRE \wB_1_reg_584_reg[20] 
       (.C(ap_clk),
        .CE(HistArray_load_reg_5790),
        .D(\wB_1_reg_584_reg[31]_0 [20]),
        .Q(wB_1_reg_584[20]),
        .R(1'b0));
  FDRE \wB_1_reg_584_reg[21] 
       (.C(ap_clk),
        .CE(HistArray_load_reg_5790),
        .D(\wB_1_reg_584_reg[31]_0 [21]),
        .Q(wB_1_reg_584[21]),
        .R(1'b0));
  FDRE \wB_1_reg_584_reg[22] 
       (.C(ap_clk),
        .CE(HistArray_load_reg_5790),
        .D(\wB_1_reg_584_reg[31]_0 [22]),
        .Q(wB_1_reg_584[22]),
        .R(1'b0));
  FDRE \wB_1_reg_584_reg[23] 
       (.C(ap_clk),
        .CE(HistArray_load_reg_5790),
        .D(\wB_1_reg_584_reg[31]_0 [23]),
        .Q(wB_1_reg_584[23]),
        .R(1'b0));
  FDRE \wB_1_reg_584_reg[24] 
       (.C(ap_clk),
        .CE(HistArray_load_reg_5790),
        .D(\wB_1_reg_584_reg[31]_0 [24]),
        .Q(wB_1_reg_584[24]),
        .R(1'b0));
  FDRE \wB_1_reg_584_reg[25] 
       (.C(ap_clk),
        .CE(HistArray_load_reg_5790),
        .D(\wB_1_reg_584_reg[31]_0 [25]),
        .Q(wB_1_reg_584[25]),
        .R(1'b0));
  FDRE \wB_1_reg_584_reg[26] 
       (.C(ap_clk),
        .CE(HistArray_load_reg_5790),
        .D(\wB_1_reg_584_reg[31]_0 [26]),
        .Q(wB_1_reg_584[26]),
        .R(1'b0));
  FDRE \wB_1_reg_584_reg[27] 
       (.C(ap_clk),
        .CE(HistArray_load_reg_5790),
        .D(\wB_1_reg_584_reg[31]_0 [27]),
        .Q(wB_1_reg_584[27]),
        .R(1'b0));
  FDRE \wB_1_reg_584_reg[28] 
       (.C(ap_clk),
        .CE(HistArray_load_reg_5790),
        .D(\wB_1_reg_584_reg[31]_0 [28]),
        .Q(wB_1_reg_584[28]),
        .R(1'b0));
  FDRE \wB_1_reg_584_reg[29] 
       (.C(ap_clk),
        .CE(HistArray_load_reg_5790),
        .D(\wB_1_reg_584_reg[31]_0 [29]),
        .Q(wB_1_reg_584[29]),
        .R(1'b0));
  FDRE \wB_1_reg_584_reg[2] 
       (.C(ap_clk),
        .CE(HistArray_load_reg_5790),
        .D(\wB_1_reg_584_reg[31]_0 [2]),
        .Q(wB_1_reg_584[2]),
        .R(1'b0));
  FDRE \wB_1_reg_584_reg[30] 
       (.C(ap_clk),
        .CE(HistArray_load_reg_5790),
        .D(\wB_1_reg_584_reg[31]_0 [30]),
        .Q(wB_1_reg_584[30]),
        .R(1'b0));
  FDRE \wB_1_reg_584_reg[31] 
       (.C(ap_clk),
        .CE(HistArray_load_reg_5790),
        .D(\wB_1_reg_584_reg[31]_0 [31]),
        .Q(wB_1_reg_584[31]),
        .R(1'b0));
  FDRE \wB_1_reg_584_reg[3] 
       (.C(ap_clk),
        .CE(HistArray_load_reg_5790),
        .D(\wB_1_reg_584_reg[31]_0 [3]),
        .Q(wB_1_reg_584[3]),
        .R(1'b0));
  FDRE \wB_1_reg_584_reg[4] 
       (.C(ap_clk),
        .CE(HistArray_load_reg_5790),
        .D(\wB_1_reg_584_reg[31]_0 [4]),
        .Q(wB_1_reg_584[4]),
        .R(1'b0));
  FDRE \wB_1_reg_584_reg[5] 
       (.C(ap_clk),
        .CE(HistArray_load_reg_5790),
        .D(\wB_1_reg_584_reg[31]_0 [5]),
        .Q(wB_1_reg_584[5]),
        .R(1'b0));
  FDRE \wB_1_reg_584_reg[6] 
       (.C(ap_clk),
        .CE(HistArray_load_reg_5790),
        .D(\wB_1_reg_584_reg[31]_0 [6]),
        .Q(wB_1_reg_584[6]),
        .R(1'b0));
  FDRE \wB_1_reg_584_reg[7] 
       (.C(ap_clk),
        .CE(HistArray_load_reg_5790),
        .D(\wB_1_reg_584_reg[31]_0 [7]),
        .Q(wB_1_reg_584[7]),
        .R(1'b0));
  FDRE \wB_1_reg_584_reg[8] 
       (.C(ap_clk),
        .CE(HistArray_load_reg_5790),
        .D(\wB_1_reg_584_reg[31]_0 [8]),
        .Q(wB_1_reg_584[8]),
        .R(1'b0));
  FDRE \wB_1_reg_584_reg[9] 
       (.C(ap_clk),
        .CE(HistArray_load_reg_5790),
        .D(\wB_1_reg_584_reg[31]_0 [9]),
        .Q(wB_1_reg_584[9]),
        .R(1'b0));
  FDRE \wB_fu_70_reg[0] 
       (.C(ap_clk),
        .CE(wB_fu_70),
        .D(wB_1_reg_584[0]),
        .Q(\wB_fu_70_reg[31]_0 [0]),
        .R(max_val_1_fu_860));
  FDRE \wB_fu_70_reg[10] 
       (.C(ap_clk),
        .CE(wB_fu_70),
        .D(wB_1_reg_584[10]),
        .Q(\wB_fu_70_reg[31]_0 [10]),
        .R(max_val_1_fu_860));
  FDRE \wB_fu_70_reg[11] 
       (.C(ap_clk),
        .CE(wB_fu_70),
        .D(wB_1_reg_584[11]),
        .Q(\wB_fu_70_reg[31]_0 [11]),
        .R(max_val_1_fu_860));
  FDRE \wB_fu_70_reg[12] 
       (.C(ap_clk),
        .CE(wB_fu_70),
        .D(wB_1_reg_584[12]),
        .Q(\wB_fu_70_reg[31]_0 [12]),
        .R(max_val_1_fu_860));
  FDRE \wB_fu_70_reg[13] 
       (.C(ap_clk),
        .CE(wB_fu_70),
        .D(wB_1_reg_584[13]),
        .Q(\wB_fu_70_reg[31]_0 [13]),
        .R(max_val_1_fu_860));
  FDRE \wB_fu_70_reg[14] 
       (.C(ap_clk),
        .CE(wB_fu_70),
        .D(wB_1_reg_584[14]),
        .Q(\wB_fu_70_reg[31]_0 [14]),
        .R(max_val_1_fu_860));
  FDRE \wB_fu_70_reg[15] 
       (.C(ap_clk),
        .CE(wB_fu_70),
        .D(wB_1_reg_584[15]),
        .Q(\wB_fu_70_reg[31]_0 [15]),
        .R(max_val_1_fu_860));
  FDRE \wB_fu_70_reg[16] 
       (.C(ap_clk),
        .CE(wB_fu_70),
        .D(wB_1_reg_584[16]),
        .Q(\wB_fu_70_reg[31]_0 [16]),
        .R(max_val_1_fu_860));
  FDRE \wB_fu_70_reg[17] 
       (.C(ap_clk),
        .CE(wB_fu_70),
        .D(wB_1_reg_584[17]),
        .Q(\wB_fu_70_reg[31]_0 [17]),
        .R(max_val_1_fu_860));
  FDRE \wB_fu_70_reg[18] 
       (.C(ap_clk),
        .CE(wB_fu_70),
        .D(wB_1_reg_584[18]),
        .Q(\wB_fu_70_reg[31]_0 [18]),
        .R(max_val_1_fu_860));
  FDRE \wB_fu_70_reg[19] 
       (.C(ap_clk),
        .CE(wB_fu_70),
        .D(wB_1_reg_584[19]),
        .Q(\wB_fu_70_reg[31]_0 [19]),
        .R(max_val_1_fu_860));
  FDRE \wB_fu_70_reg[1] 
       (.C(ap_clk),
        .CE(wB_fu_70),
        .D(wB_1_reg_584[1]),
        .Q(\wB_fu_70_reg[31]_0 [1]),
        .R(max_val_1_fu_860));
  FDRE \wB_fu_70_reg[20] 
       (.C(ap_clk),
        .CE(wB_fu_70),
        .D(wB_1_reg_584[20]),
        .Q(\wB_fu_70_reg[31]_0 [20]),
        .R(max_val_1_fu_860));
  FDRE \wB_fu_70_reg[21] 
       (.C(ap_clk),
        .CE(wB_fu_70),
        .D(wB_1_reg_584[21]),
        .Q(\wB_fu_70_reg[31]_0 [21]),
        .R(max_val_1_fu_860));
  FDRE \wB_fu_70_reg[22] 
       (.C(ap_clk),
        .CE(wB_fu_70),
        .D(wB_1_reg_584[22]),
        .Q(\wB_fu_70_reg[31]_0 [22]),
        .R(max_val_1_fu_860));
  FDRE \wB_fu_70_reg[23] 
       (.C(ap_clk),
        .CE(wB_fu_70),
        .D(wB_1_reg_584[23]),
        .Q(\wB_fu_70_reg[31]_0 [23]),
        .R(max_val_1_fu_860));
  FDRE \wB_fu_70_reg[24] 
       (.C(ap_clk),
        .CE(wB_fu_70),
        .D(wB_1_reg_584[24]),
        .Q(\wB_fu_70_reg[31]_0 [24]),
        .R(max_val_1_fu_860));
  FDRE \wB_fu_70_reg[25] 
       (.C(ap_clk),
        .CE(wB_fu_70),
        .D(wB_1_reg_584[25]),
        .Q(\wB_fu_70_reg[31]_0 [25]),
        .R(max_val_1_fu_860));
  FDRE \wB_fu_70_reg[26] 
       (.C(ap_clk),
        .CE(wB_fu_70),
        .D(wB_1_reg_584[26]),
        .Q(\wB_fu_70_reg[31]_0 [26]),
        .R(max_val_1_fu_860));
  FDRE \wB_fu_70_reg[27] 
       (.C(ap_clk),
        .CE(wB_fu_70),
        .D(wB_1_reg_584[27]),
        .Q(\wB_fu_70_reg[31]_0 [27]),
        .R(max_val_1_fu_860));
  FDRE \wB_fu_70_reg[28] 
       (.C(ap_clk),
        .CE(wB_fu_70),
        .D(wB_1_reg_584[28]),
        .Q(\wB_fu_70_reg[31]_0 [28]),
        .R(max_val_1_fu_860));
  FDRE \wB_fu_70_reg[29] 
       (.C(ap_clk),
        .CE(wB_fu_70),
        .D(wB_1_reg_584[29]),
        .Q(\wB_fu_70_reg[31]_0 [29]),
        .R(max_val_1_fu_860));
  FDRE \wB_fu_70_reg[2] 
       (.C(ap_clk),
        .CE(wB_fu_70),
        .D(wB_1_reg_584[2]),
        .Q(\wB_fu_70_reg[31]_0 [2]),
        .R(max_val_1_fu_860));
  FDRE \wB_fu_70_reg[30] 
       (.C(ap_clk),
        .CE(wB_fu_70),
        .D(wB_1_reg_584[30]),
        .Q(\wB_fu_70_reg[31]_0 [30]),
        .R(max_val_1_fu_860));
  FDRE \wB_fu_70_reg[31] 
       (.C(ap_clk),
        .CE(wB_fu_70),
        .D(wB_1_reg_584[31]),
        .Q(\wB_fu_70_reg[31]_0 [31]),
        .R(max_val_1_fu_860));
  FDRE \wB_fu_70_reg[3] 
       (.C(ap_clk),
        .CE(wB_fu_70),
        .D(wB_1_reg_584[3]),
        .Q(\wB_fu_70_reg[31]_0 [3]),
        .R(max_val_1_fu_860));
  FDRE \wB_fu_70_reg[4] 
       (.C(ap_clk),
        .CE(wB_fu_70),
        .D(wB_1_reg_584[4]),
        .Q(\wB_fu_70_reg[31]_0 [4]),
        .R(max_val_1_fu_860));
  FDRE \wB_fu_70_reg[5] 
       (.C(ap_clk),
        .CE(wB_fu_70),
        .D(wB_1_reg_584[5]),
        .Q(\wB_fu_70_reg[31]_0 [5]),
        .R(max_val_1_fu_860));
  FDRE \wB_fu_70_reg[6] 
       (.C(ap_clk),
        .CE(wB_fu_70),
        .D(wB_1_reg_584[6]),
        .Q(\wB_fu_70_reg[31]_0 [6]),
        .R(max_val_1_fu_860));
  FDRE \wB_fu_70_reg[7] 
       (.C(ap_clk),
        .CE(wB_fu_70),
        .D(wB_1_reg_584[7]),
        .Q(\wB_fu_70_reg[31]_0 [7]),
        .R(max_val_1_fu_860));
  FDRE \wB_fu_70_reg[8] 
       (.C(ap_clk),
        .CE(wB_fu_70),
        .D(wB_1_reg_584[8]),
        .Q(\wB_fu_70_reg[31]_0 [8]),
        .R(max_val_1_fu_860));
  FDRE \wB_fu_70_reg[9] 
       (.C(ap_clk),
        .CE(wB_fu_70),
        .D(wB_1_reg_584[9]),
        .Q(\wB_fu_70_reg[31]_0 [9]),
        .R(max_val_1_fu_860));
  LUT2 #(
    .INIT(4'h9)) 
    \x_inv2_reg_673[10]_i_2 
       (.I0(tmp_product__0[19]),
        .I1(add_ln98_reg_592_pp0_iter4_reg[19]),
        .O(\x_inv2_reg_673[10]_i_2_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x_inv2_reg_673[10]_i_3 
       (.I0(tmp_product__0[18]),
        .I1(add_ln98_reg_592_pp0_iter4_reg[18]),
        .O(\x_inv2_reg_673[10]_i_3_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x_inv2_reg_673[10]_i_4 
       (.I0(tmp_product__0[17]),
        .I1(add_ln98_reg_592_pp0_iter4_reg[17]),
        .O(\x_inv2_reg_673[10]_i_4_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x_inv2_reg_673[10]_i_5 
       (.I0(tmp_product__0[16]),
        .I1(add_ln98_reg_592_pp0_iter4_reg[16]),
        .O(\x_inv2_reg_673[10]_i_5_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x_inv2_reg_673[14]_i_2 
       (.I0(tmp_product__0[23]),
        .I1(add_ln98_reg_592_pp0_iter4_reg[23]),
        .O(\x_inv2_reg_673[14]_i_2_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x_inv2_reg_673[14]_i_3 
       (.I0(tmp_product__0[22]),
        .I1(add_ln98_reg_592_pp0_iter4_reg[22]),
        .O(\x_inv2_reg_673[14]_i_3_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x_inv2_reg_673[14]_i_4 
       (.I0(tmp_product__0[21]),
        .I1(add_ln98_reg_592_pp0_iter4_reg[21]),
        .O(\x_inv2_reg_673[14]_i_4_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x_inv2_reg_673[14]_i_5 
       (.I0(tmp_product__0[20]),
        .I1(add_ln98_reg_592_pp0_iter4_reg[20]),
        .O(\x_inv2_reg_673[14]_i_5_n_15 ));
  LUT2 #(
    .INIT(4'h2)) 
    \x_inv2_reg_673[15]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(icmp_ln98_reg_603_pp0_iter4_reg),
        .O(x_inv2_reg_6730));
  LUT2 #(
    .INIT(4'h9)) 
    \x_inv2_reg_673[15]_i_3 
       (.I0(tmp_product__0[24]),
        .I1(add_ln98_reg_592_pp0_iter4_reg[24]),
        .O(\x_inv2_reg_673[15]_i_3_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x_inv2_reg_673[2]_i_10 
       (.I0(tmp_product__0[5]),
        .I1(add_ln98_reg_592_pp0_iter4_reg[5]),
        .O(\x_inv2_reg_673[2]_i_10_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x_inv2_reg_673[2]_i_11 
       (.I0(tmp_product__0[4]),
        .I1(add_ln98_reg_592_pp0_iter4_reg[4]),
        .O(\x_inv2_reg_673[2]_i_11_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x_inv2_reg_673[2]_i_12 
       (.I0(tmp_product__0[3]),
        .I1(add_ln98_reg_592_pp0_iter4_reg[3]),
        .O(\x_inv2_reg_673[2]_i_12_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x_inv2_reg_673[2]_i_13 
       (.I0(tmp_product__0[2]),
        .I1(add_ln98_reg_592_pp0_iter4_reg[2]),
        .O(\x_inv2_reg_673[2]_i_13_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x_inv2_reg_673[2]_i_14 
       (.I0(tmp_product__0[1]),
        .I1(add_ln98_reg_592_pp0_iter4_reg[1]),
        .O(\x_inv2_reg_673[2]_i_14_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x_inv2_reg_673[2]_i_15 
       (.I0(tmp_product__0[0]),
        .I1(add_ln98_reg_592_pp0_iter4_reg[0]),
        .O(\x_inv2_reg_673[2]_i_15_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x_inv2_reg_673[2]_i_3 
       (.I0(tmp_product__0[11]),
        .I1(add_ln98_reg_592_pp0_iter4_reg[11]),
        .O(\x_inv2_reg_673[2]_i_3_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x_inv2_reg_673[2]_i_4 
       (.I0(tmp_product__0[10]),
        .I1(add_ln98_reg_592_pp0_iter4_reg[10]),
        .O(\x_inv2_reg_673[2]_i_4_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x_inv2_reg_673[2]_i_5 
       (.I0(tmp_product__0[9]),
        .I1(add_ln98_reg_592_pp0_iter4_reg[9]),
        .O(\x_inv2_reg_673[2]_i_5_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x_inv2_reg_673[2]_i_6 
       (.I0(tmp_product__0[8]),
        .I1(add_ln98_reg_592_pp0_iter4_reg[8]),
        .O(\x_inv2_reg_673[2]_i_6_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x_inv2_reg_673[2]_i_8 
       (.I0(tmp_product__0[7]),
        .I1(add_ln98_reg_592_pp0_iter4_reg[7]),
        .O(\x_inv2_reg_673[2]_i_8_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x_inv2_reg_673[2]_i_9 
       (.I0(tmp_product__0[6]),
        .I1(add_ln98_reg_592_pp0_iter4_reg[6]),
        .O(\x_inv2_reg_673[2]_i_9_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x_inv2_reg_673[6]_i_2 
       (.I0(tmp_product__0[15]),
        .I1(add_ln98_reg_592_pp0_iter4_reg[15]),
        .O(\x_inv2_reg_673[6]_i_2_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x_inv2_reg_673[6]_i_3 
       (.I0(tmp_product__0[14]),
        .I1(add_ln98_reg_592_pp0_iter4_reg[14]),
        .O(\x_inv2_reg_673[6]_i_3_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x_inv2_reg_673[6]_i_4 
       (.I0(tmp_product__0[13]),
        .I1(add_ln98_reg_592_pp0_iter4_reg[13]),
        .O(\x_inv2_reg_673[6]_i_4_n_15 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x_inv2_reg_673[6]_i_5 
       (.I0(tmp_product__0[12]),
        .I1(add_ln98_reg_592_pp0_iter4_reg[12]),
        .O(\x_inv2_reg_673[6]_i_5_n_15 ));
  FDRE \x_inv2_reg_673_pp0_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_inv2_reg_673[0]),
        .Q(x_inv2_reg_673_pp0_iter6_reg[0]),
        .R(1'b0));
  FDRE \x_inv2_reg_673_pp0_iter6_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_inv2_reg_673[10]),
        .Q(x_inv2_reg_673_pp0_iter6_reg[10]),
        .R(1'b0));
  FDRE \x_inv2_reg_673_pp0_iter6_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_inv2_reg_673[11]),
        .Q(x_inv2_reg_673_pp0_iter6_reg[11]),
        .R(1'b0));
  FDRE \x_inv2_reg_673_pp0_iter6_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_inv2_reg_673[12]),
        .Q(x_inv2_reg_673_pp0_iter6_reg[12]),
        .R(1'b0));
  FDRE \x_inv2_reg_673_pp0_iter6_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_inv2_reg_673[13]),
        .Q(x_inv2_reg_673_pp0_iter6_reg[13]),
        .R(1'b0));
  FDRE \x_inv2_reg_673_pp0_iter6_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_inv2_reg_673[14]),
        .Q(x_inv2_reg_673_pp0_iter6_reg[14]),
        .R(1'b0));
  FDRE \x_inv2_reg_673_pp0_iter6_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_inv2_reg_673[15]),
        .Q(x_inv2_reg_673_pp0_iter6_reg[15]),
        .R(1'b0));
  FDRE \x_inv2_reg_673_pp0_iter6_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_inv2_reg_673[1]),
        .Q(x_inv2_reg_673_pp0_iter6_reg[1]),
        .R(1'b0));
  FDRE \x_inv2_reg_673_pp0_iter6_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_inv2_reg_673[2]),
        .Q(x_inv2_reg_673_pp0_iter6_reg[2]),
        .R(1'b0));
  FDRE \x_inv2_reg_673_pp0_iter6_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_inv2_reg_673[3]),
        .Q(x_inv2_reg_673_pp0_iter6_reg[3]),
        .R(1'b0));
  FDRE \x_inv2_reg_673_pp0_iter6_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_inv2_reg_673[4]),
        .Q(x_inv2_reg_673_pp0_iter6_reg[4]),
        .R(1'b0));
  FDRE \x_inv2_reg_673_pp0_iter6_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_inv2_reg_673[5]),
        .Q(x_inv2_reg_673_pp0_iter6_reg[5]),
        .R(1'b0));
  FDRE \x_inv2_reg_673_pp0_iter6_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_inv2_reg_673[6]),
        .Q(x_inv2_reg_673_pp0_iter6_reg[6]),
        .R(1'b0));
  FDRE \x_inv2_reg_673_pp0_iter6_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_inv2_reg_673[7]),
        .Q(x_inv2_reg_673_pp0_iter6_reg[7]),
        .R(1'b0));
  FDRE \x_inv2_reg_673_pp0_iter6_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_inv2_reg_673[8]),
        .Q(x_inv2_reg_673_pp0_iter6_reg[8]),
        .R(1'b0));
  FDRE \x_inv2_reg_673_pp0_iter6_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_inv2_reg_673[9]),
        .Q(x_inv2_reg_673_pp0_iter6_reg[9]),
        .R(1'b0));
  FDRE \x_inv2_reg_673_reg[0] 
       (.C(ap_clk),
        .CE(x_inv2_reg_6730),
        .D(wF_fu_374_p20_out[9]),
        .Q(x_inv2_reg_673[0]),
        .R(1'b0));
  FDRE \x_inv2_reg_673_reg[10] 
       (.C(ap_clk),
        .CE(x_inv2_reg_6730),
        .D(wF_fu_374_p20_out[19]),
        .Q(x_inv2_reg_673[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_inv2_reg_673_reg[10]_i_1 
       (.CI(\x_inv2_reg_673_reg[6]_i_1_n_15 ),
        .CO({\x_inv2_reg_673_reg[10]_i_1_n_15 ,\x_inv2_reg_673_reg[10]_i_1_n_16 ,\x_inv2_reg_673_reg[10]_i_1_n_17 ,\x_inv2_reg_673_reg[10]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI(tmp_product__0[19:16]),
        .O(wF_fu_374_p20_out[19:16]),
        .S({\x_inv2_reg_673[10]_i_2_n_15 ,\x_inv2_reg_673[10]_i_3_n_15 ,\x_inv2_reg_673[10]_i_4_n_15 ,\x_inv2_reg_673[10]_i_5_n_15 }));
  FDRE \x_inv2_reg_673_reg[11] 
       (.C(ap_clk),
        .CE(x_inv2_reg_6730),
        .D(wF_fu_374_p20_out[20]),
        .Q(x_inv2_reg_673[11]),
        .R(1'b0));
  FDRE \x_inv2_reg_673_reg[12] 
       (.C(ap_clk),
        .CE(x_inv2_reg_6730),
        .D(wF_fu_374_p20_out[21]),
        .Q(x_inv2_reg_673[12]),
        .R(1'b0));
  FDRE \x_inv2_reg_673_reg[13] 
       (.C(ap_clk),
        .CE(x_inv2_reg_6730),
        .D(wF_fu_374_p20_out[22]),
        .Q(x_inv2_reg_673[13]),
        .R(1'b0));
  FDRE \x_inv2_reg_673_reg[14] 
       (.C(ap_clk),
        .CE(x_inv2_reg_6730),
        .D(wF_fu_374_p20_out[23]),
        .Q(x_inv2_reg_673[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_inv2_reg_673_reg[14]_i_1 
       (.CI(\x_inv2_reg_673_reg[10]_i_1_n_15 ),
        .CO({\x_inv2_reg_673_reg[14]_i_1_n_15 ,\x_inv2_reg_673_reg[14]_i_1_n_16 ,\x_inv2_reg_673_reg[14]_i_1_n_17 ,\x_inv2_reg_673_reg[14]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI(tmp_product__0[23:20]),
        .O(wF_fu_374_p20_out[23:20]),
        .S({\x_inv2_reg_673[14]_i_2_n_15 ,\x_inv2_reg_673[14]_i_3_n_15 ,\x_inv2_reg_673[14]_i_4_n_15 ,\x_inv2_reg_673[14]_i_5_n_15 }));
  FDRE \x_inv2_reg_673_reg[15] 
       (.C(ap_clk),
        .CE(x_inv2_reg_6730),
        .D(wF_fu_374_p20_out[24]),
        .Q(x_inv2_reg_673[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_inv2_reg_673_reg[15]_i_2 
       (.CI(\x_inv2_reg_673_reg[14]_i_1_n_15 ),
        .CO(\NLW_x_inv2_reg_673_reg[15]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_x_inv2_reg_673_reg[15]_i_2_O_UNCONNECTED [3:1],wF_fu_374_p20_out[24]}),
        .S({1'b0,1'b0,1'b0,\x_inv2_reg_673[15]_i_3_n_15 }));
  FDRE \x_inv2_reg_673_reg[1] 
       (.C(ap_clk),
        .CE(x_inv2_reg_6730),
        .D(wF_fu_374_p20_out[10]),
        .Q(x_inv2_reg_673[1]),
        .R(1'b0));
  FDRE \x_inv2_reg_673_reg[2] 
       (.C(ap_clk),
        .CE(x_inv2_reg_6730),
        .D(wF_fu_374_p20_out[11]),
        .Q(x_inv2_reg_673[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_inv2_reg_673_reg[2]_i_1 
       (.CI(\x_inv2_reg_673_reg[2]_i_2_n_15 ),
        .CO({\x_inv2_reg_673_reg[2]_i_1_n_15 ,\x_inv2_reg_673_reg[2]_i_1_n_16 ,\x_inv2_reg_673_reg[2]_i_1_n_17 ,\x_inv2_reg_673_reg[2]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI(tmp_product__0[11:8]),
        .O({wF_fu_374_p20_out[11:9],\NLW_x_inv2_reg_673_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\x_inv2_reg_673[2]_i_3_n_15 ,\x_inv2_reg_673[2]_i_4_n_15 ,\x_inv2_reg_673[2]_i_5_n_15 ,\x_inv2_reg_673[2]_i_6_n_15 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_inv2_reg_673_reg[2]_i_2 
       (.CI(\x_inv2_reg_673_reg[2]_i_7_n_15 ),
        .CO({\x_inv2_reg_673_reg[2]_i_2_n_15 ,\x_inv2_reg_673_reg[2]_i_2_n_16 ,\x_inv2_reg_673_reg[2]_i_2_n_17 ,\x_inv2_reg_673_reg[2]_i_2_n_18 }),
        .CYINIT(1'b0),
        .DI(tmp_product__0[7:4]),
        .O(\NLW_x_inv2_reg_673_reg[2]_i_2_O_UNCONNECTED [3:0]),
        .S({\x_inv2_reg_673[2]_i_8_n_15 ,\x_inv2_reg_673[2]_i_9_n_15 ,\x_inv2_reg_673[2]_i_10_n_15 ,\x_inv2_reg_673[2]_i_11_n_15 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_inv2_reg_673_reg[2]_i_7 
       (.CI(1'b0),
        .CO({\x_inv2_reg_673_reg[2]_i_7_n_15 ,\x_inv2_reg_673_reg[2]_i_7_n_16 ,\x_inv2_reg_673_reg[2]_i_7_n_17 ,\x_inv2_reg_673_reg[2]_i_7_n_18 }),
        .CYINIT(1'b1),
        .DI(tmp_product__0[3:0]),
        .O(\NLW_x_inv2_reg_673_reg[2]_i_7_O_UNCONNECTED [3:0]),
        .S({\x_inv2_reg_673[2]_i_12_n_15 ,\x_inv2_reg_673[2]_i_13_n_15 ,\x_inv2_reg_673[2]_i_14_n_15 ,\x_inv2_reg_673[2]_i_15_n_15 }));
  FDRE \x_inv2_reg_673_reg[3] 
       (.C(ap_clk),
        .CE(x_inv2_reg_6730),
        .D(wF_fu_374_p20_out[12]),
        .Q(x_inv2_reg_673[3]),
        .R(1'b0));
  FDRE \x_inv2_reg_673_reg[4] 
       (.C(ap_clk),
        .CE(x_inv2_reg_6730),
        .D(wF_fu_374_p20_out[13]),
        .Q(x_inv2_reg_673[4]),
        .R(1'b0));
  FDRE \x_inv2_reg_673_reg[5] 
       (.C(ap_clk),
        .CE(x_inv2_reg_6730),
        .D(wF_fu_374_p20_out[14]),
        .Q(x_inv2_reg_673[5]),
        .R(1'b0));
  FDRE \x_inv2_reg_673_reg[6] 
       (.C(ap_clk),
        .CE(x_inv2_reg_6730),
        .D(wF_fu_374_p20_out[15]),
        .Q(x_inv2_reg_673[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_inv2_reg_673_reg[6]_i_1 
       (.CI(\x_inv2_reg_673_reg[2]_i_1_n_15 ),
        .CO({\x_inv2_reg_673_reg[6]_i_1_n_15 ,\x_inv2_reg_673_reg[6]_i_1_n_16 ,\x_inv2_reg_673_reg[6]_i_1_n_17 ,\x_inv2_reg_673_reg[6]_i_1_n_18 }),
        .CYINIT(1'b0),
        .DI(tmp_product__0[15:12]),
        .O(wF_fu_374_p20_out[15:12]),
        .S({\x_inv2_reg_673[6]_i_2_n_15 ,\x_inv2_reg_673[6]_i_3_n_15 ,\x_inv2_reg_673[6]_i_4_n_15 ,\x_inv2_reg_673[6]_i_5_n_15 }));
  FDRE \x_inv2_reg_673_reg[7] 
       (.C(ap_clk),
        .CE(x_inv2_reg_6730),
        .D(wF_fu_374_p20_out[16]),
        .Q(x_inv2_reg_673[7]),
        .R(1'b0));
  FDRE \x_inv2_reg_673_reg[8] 
       (.C(ap_clk),
        .CE(x_inv2_reg_6730),
        .D(wF_fu_374_p20_out[17]),
        .Q(x_inv2_reg_673[8]),
        .R(1'b0));
  FDRE \x_inv2_reg_673_reg[9] 
       (.C(ap_clk),
        .CE(x_inv2_reg_6730),
        .D(wF_fu_374_p20_out[18]),
        .Q(x_inv2_reg_673[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \x_read_reg_381[0]_i_1 
       (.I0(x_inv2_reg_673_pp0_iter6_reg[0]),
        .I1(ap_enable_reg_pp0_iter6),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(\icmp_ln98_reg_603_pp0_iter5_reg_reg_n_15_[0] ),
        .I4(add_ln98_reg_592_pp0_iter4_reg[9]),
        .O(grp_Inverse_fu_81_p_din1[0]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \x_read_reg_381[10]_i_1 
       (.I0(x_inv2_reg_673_pp0_iter6_reg[10]),
        .I1(ap_enable_reg_pp0_iter6),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(\icmp_ln98_reg_603_pp0_iter5_reg_reg_n_15_[0] ),
        .I4(add_ln98_reg_592_pp0_iter4_reg[19]),
        .O(grp_Inverse_fu_81_p_din1[10]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \x_read_reg_381[11]_i_1 
       (.I0(x_inv2_reg_673_pp0_iter6_reg[11]),
        .I1(ap_enable_reg_pp0_iter6),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(\icmp_ln98_reg_603_pp0_iter5_reg_reg_n_15_[0] ),
        .I4(add_ln98_reg_592_pp0_iter4_reg[20]),
        .O(grp_Inverse_fu_81_p_din1[11]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \x_read_reg_381[12]_i_1 
       (.I0(x_inv2_reg_673_pp0_iter6_reg[12]),
        .I1(ap_enable_reg_pp0_iter6),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(\icmp_ln98_reg_603_pp0_iter5_reg_reg_n_15_[0] ),
        .I4(add_ln98_reg_592_pp0_iter4_reg[21]),
        .O(grp_Inverse_fu_81_p_din1[12]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \x_read_reg_381[13]_i_1 
       (.I0(x_inv2_reg_673_pp0_iter6_reg[13]),
        .I1(ap_enable_reg_pp0_iter6),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(\icmp_ln98_reg_603_pp0_iter5_reg_reg_n_15_[0] ),
        .I4(add_ln98_reg_592_pp0_iter4_reg[22]),
        .O(grp_Inverse_fu_81_p_din1[13]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \x_read_reg_381[14]_i_2 
       (.I0(x_inv2_reg_673_pp0_iter6_reg[14]),
        .I1(ap_enable_reg_pp0_iter6),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(\icmp_ln98_reg_603_pp0_iter5_reg_reg_n_15_[0] ),
        .I4(add_ln98_reg_592_pp0_iter4_reg[23]),
        .O(grp_Inverse_fu_81_p_din1[14]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \x_read_reg_381[1]_i_1 
       (.I0(x_inv2_reg_673_pp0_iter6_reg[1]),
        .I1(ap_enable_reg_pp0_iter6),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(\icmp_ln98_reg_603_pp0_iter5_reg_reg_n_15_[0] ),
        .I4(add_ln98_reg_592_pp0_iter4_reg[10]),
        .O(grp_Inverse_fu_81_p_din1[1]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \x_read_reg_381[2]_i_1 
       (.I0(x_inv2_reg_673_pp0_iter6_reg[2]),
        .I1(ap_enable_reg_pp0_iter6),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(\icmp_ln98_reg_603_pp0_iter5_reg_reg_n_15_[0] ),
        .I4(add_ln98_reg_592_pp0_iter4_reg[11]),
        .O(grp_Inverse_fu_81_p_din1[2]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \x_read_reg_381[3]_i_1 
       (.I0(x_inv2_reg_673_pp0_iter6_reg[3]),
        .I1(ap_enable_reg_pp0_iter6),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(\icmp_ln98_reg_603_pp0_iter5_reg_reg_n_15_[0] ),
        .I4(add_ln98_reg_592_pp0_iter4_reg[12]),
        .O(grp_Inverse_fu_81_p_din1[3]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \x_read_reg_381[4]_i_1 
       (.I0(x_inv2_reg_673_pp0_iter6_reg[4]),
        .I1(ap_enable_reg_pp0_iter6),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(\icmp_ln98_reg_603_pp0_iter5_reg_reg_n_15_[0] ),
        .I4(add_ln98_reg_592_pp0_iter4_reg[13]),
        .O(grp_Inverse_fu_81_p_din1[4]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \x_read_reg_381[5]_i_1 
       (.I0(x_inv2_reg_673_pp0_iter6_reg[5]),
        .I1(ap_enable_reg_pp0_iter6),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(\icmp_ln98_reg_603_pp0_iter5_reg_reg_n_15_[0] ),
        .I4(add_ln98_reg_592_pp0_iter4_reg[14]),
        .O(grp_Inverse_fu_81_p_din1[5]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \x_read_reg_381[6]_i_1 
       (.I0(x_inv2_reg_673_pp0_iter6_reg[6]),
        .I1(ap_enable_reg_pp0_iter6),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(\icmp_ln98_reg_603_pp0_iter5_reg_reg_n_15_[0] ),
        .I4(add_ln98_reg_592_pp0_iter4_reg[15]),
        .O(grp_Inverse_fu_81_p_din1[6]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \x_read_reg_381[7]_i_1 
       (.I0(x_inv2_reg_673_pp0_iter6_reg[7]),
        .I1(ap_enable_reg_pp0_iter6),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(\icmp_ln98_reg_603_pp0_iter5_reg_reg_n_15_[0] ),
        .I4(add_ln98_reg_592_pp0_iter4_reg[16]),
        .O(grp_Inverse_fu_81_p_din1[7]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \x_read_reg_381[8]_i_1 
       (.I0(x_inv2_reg_673_pp0_iter6_reg[8]),
        .I1(ap_enable_reg_pp0_iter6),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(\icmp_ln98_reg_603_pp0_iter5_reg_reg_n_15_[0] ),
        .I4(add_ln98_reg_592_pp0_iter4_reg[17]),
        .O(grp_Inverse_fu_81_p_din1[8]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \x_read_reg_381[9]_i_1 
       (.I0(x_inv2_reg_673_pp0_iter6_reg[9]),
        .I1(ap_enable_reg_pp0_iter6),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(\icmp_ln98_reg_603_pp0_iter5_reg_reg_n_15_[0] ),
        .I4(add_ln98_reg_592_pp0_iter4_reg[18]),
        .O(grp_Inverse_fu_81_p_din1[9]));
endmodule

(* CHECK_LICENSE_TYPE = "system_Otsu_0_0,Otsu,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "HLS" *) 
(* x_core_info = "Otsu,Vivado 2023.1" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (stream_in_TVALID,
    stream_in_TREADY,
    stream_in_TDATA,
    stream_in_TKEEP,
    stream_in_TSTRB,
    stream_in_TUSER,
    stream_in_TLAST,
    stream_in_TID,
    stream_in_TDEST,
    stream_out_TVALID,
    stream_out_TREADY,
    stream_out_TDATA,
    stream_out_TKEEP,
    stream_out_TSTRB,
    stream_out_TUSER,
    stream_out_TLAST,
    stream_out_TID,
    stream_out_TDEST,
    ap_clk,
    ap_rst_n);
  (* x_interface_info = "xilinx.com:interface:axis:1.0 stream_in TVALID" *) (* x_interface_parameter = "XIL_INTERFACENAME stream_in, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 150000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0" *) input stream_in_TVALID;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 stream_in TREADY" *) output stream_in_TREADY;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 stream_in TDATA" *) input [23:0]stream_in_TDATA;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 stream_in TKEEP" *) input [2:0]stream_in_TKEEP;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 stream_in TSTRB" *) input [2:0]stream_in_TSTRB;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 stream_in TUSER" *) input [0:0]stream_in_TUSER;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 stream_in TLAST" *) input [0:0]stream_in_TLAST;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 stream_in TID" *) input [0:0]stream_in_TID;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 stream_in TDEST" *) input [0:0]stream_in_TDEST;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 stream_out TVALID" *) (* x_interface_parameter = "XIL_INTERFACENAME stream_out, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 150000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0" *) output stream_out_TVALID;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 stream_out TREADY" *) input stream_out_TREADY;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 stream_out TDATA" *) output [23:0]stream_out_TDATA;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 stream_out TKEEP" *) output [2:0]stream_out_TKEEP;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 stream_out TSTRB" *) output [2:0]stream_out_TSTRB;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 stream_out TUSER" *) output [0:0]stream_out_TUSER;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 stream_out TLAST" *) output [0:0]stream_out_TLAST;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 stream_out TID" *) output [0:0]stream_out_TID;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 stream_out TDEST" *) output [0:0]stream_out_TDEST;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF stream_in:stream_out, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 150000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0" *) input ap_clk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* x_interface_parameter = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire [23:0]stream_in_TDATA;
  wire [0:0]stream_in_TLAST;
  wire stream_in_TREADY;
  wire [0:0]stream_in_TUSER;
  wire stream_in_TVALID;
  wire [23:0]stream_out_TDATA;
  wire [0:0]stream_out_TLAST;
  wire stream_out_TREADY;
  wire [0:0]stream_out_TUSER;
  wire stream_out_TVALID;
  wire [0:0]NLW_U0_stream_out_TDEST_UNCONNECTED;
  wire [0:0]NLW_U0_stream_out_TID_UNCONNECTED;
  wire [2:0]NLW_U0_stream_out_TKEEP_UNCONNECTED;
  wire [2:0]NLW_U0_stream_out_TSTRB_UNCONNECTED;

  assign stream_out_TDEST[0] = \<const0> ;
  assign stream_out_TID[0] = \<const0> ;
  assign stream_out_TKEEP[2] = \<const1> ;
  assign stream_out_TKEEP[1] = \<const1> ;
  assign stream_out_TKEEP[0] = \<const1> ;
  assign stream_out_TSTRB[2] = \<const0> ;
  assign stream_out_TSTRB[1] = \<const0> ;
  assign stream_out_TSTRB[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* sdx_kernel = "true" *) 
  (* sdx_kernel_synth_inst = "U0" *) 
  (* sdx_kernel_type = "hls" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Otsu U0
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .stream_in_TDATA(stream_in_TDATA),
        .stream_in_TDEST(1'b0),
        .stream_in_TID(1'b0),
        .stream_in_TKEEP({1'b0,1'b0,1'b0}),
        .stream_in_TLAST(stream_in_TLAST),
        .stream_in_TREADY(stream_in_TREADY),
        .stream_in_TSTRB({1'b0,1'b0,1'b0}),
        .stream_in_TUSER(stream_in_TUSER),
        .stream_in_TVALID(stream_in_TVALID),
        .stream_out_TDATA(stream_out_TDATA),
        .stream_out_TDEST(NLW_U0_stream_out_TDEST_UNCONNECTED[0]),
        .stream_out_TID(NLW_U0_stream_out_TID_UNCONNECTED[0]),
        .stream_out_TKEEP(NLW_U0_stream_out_TKEEP_UNCONNECTED[2:0]),
        .stream_out_TLAST(stream_out_TLAST),
        .stream_out_TREADY(stream_out_TREADY),
        .stream_out_TSTRB(NLW_U0_stream_out_TSTRB_UNCONNECTED[2:0]),
        .stream_out_TUSER(stream_out_TUSER),
        .stream_out_TVALID(stream_out_TVALID));
  VCC VCC
       (.P(\<const1> ));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
