<?xml version="1.0" encoding="UTF-8"?>



<schemaInfo_v2>


<shortcuts>

<s>d1=hr.fer.zemris.vhdllab.applets.editor.schema2.model.drawers.DefaultWireDrawer</s>
<s>p2=hr.fer.zemris.vhdllab.applets.editor.schema2.model.parameters.CaselessParameter</s>
<s>e3=hr.fer.zemris.vhdllab.applets.editor.schema2.model.parameters.events.NameChanger</s>
<s>v4=hr.fer.zemris.vhdllab.applets.editor.schema2.misc.Caseless</s>
<s>c5=hr.fer.zemris.vhdllab.applets.editor.schema2.model.InOutSchemaComponent</s>
<s>d6=hr.fer.zemris.vhdllab.applets.editor.schema2.model.drawers.InOutComponentDrawer</s>
<s>e7=hr.fer.zemris.vhdllab.applets.editor.schema2.model.parameters.events.NameAndPortNameChanger</s>
<s>p8=hr.fer.zemris.vhdllab.applets.editor.schema2.model.parameters.GenericParameter</s>
<s>e9=hr.fer.zemris.vhdllab.applets.editor.schema2.model.parameters.events.InOutPortChanger</s>
<s>v10=hr.fer.zemris.vhdllab.applets.editor.schema2.model.parameters.generic.ParamPort</s>
<s>v11=hr.fer.zemris.vhdllab.applets.editor.schema2.model.parameters.generic.Orientation</s>
<s>c12=hr.fer.zemris.vhdllab.applets.editor.schema2.model.DefaultSchemaComponent</s>
<s>d13=hr.fer.zemris.vhdllab.applets.editor.schema2.model.drawers.OrDrawer</s>
<s>p14=hr.fer.zemris.vhdllab.applets.editor.schema2.model.parameters.IntegerParameter</s>
<s>e15=hr.fer.zemris.vhdllab.applets.editor.schema2.model.parameters.events.FirstPortResizer</s>
<s>v16=java.lang.Integer</s>
<s>p17=hr.fer.zemris.vhdllab.applets.editor.schema2.model.parameters.TimeParameter</s>
<s>v18=hr.fer.zemris.vhdllab.applets.editor.schema2.misc.Time</s>
</shortcuts>

<entity>

<params>
<par>
<cls>p2</cls>
<gen>false</gen>
<pt>CASELESS</pt>
<name>Name</name>
<val>comp_or</val>
<vt>v4</vt>
<allowed>comp_or </allowed>
<event></event>
</par>
<par>
<cls>null</cls>
<gen>false</gen>
<pt>TEXT</pt>
<name>Description</name>
<val></val>
<vt>null</vt>
<allowed></allowed>
<event></event>
</par>
</params>

</entity>


<components>

<comp>
<cls>c5</cls>
<x>20</x>
<y>20</y>
<name>Input_scalar</name>
<filenm>null</filenm>
<cat>INOUT</cat>
<drawer>d6</drawer>
<generic>false</generic>
<wdt>80</wdt>
<hgt>80</hgt>
<params>
<par>
<cls>p2</cls>
<gen>false</gen>
<pt>CASELESS</pt>
<name>Name</name>
<val>a</val>
<vt>v4</vt>
<allowed></allowed>
<event>e7</event>
</par>
<par>
<cls>p8</cls>
<gen>false</gen>
<pt>OBJECT</pt>
<name>Port</name>
<val>a#IN#std_logic###</val>
<vt>v10</vt>
<allowed></allowed>
<event>e9</event>
</par>
<par>
<cls>p8</cls>
<gen>false</gen>
<pt>OBJECT</pt>
<name>Orientation</name>
<val>NORTH</val>
<vt>v11</vt>
<allowed>NORTH#SOUTH#WEST#EAST#</allowed>
<event></event>
</par>
</params>
<ports>
<port>
<nm>a</nm>
<dir>IN</dir>
<or>EAST</or>
<tp>std_logic</tp>
<va></va>
<lo></lo>
<hi></hi>
</port>
</ports>
<schports>
<sp>
<x>80</x>
<y>40</y>
<nm>a</nm>
<mp>WIRE_100_60_270_100</mp>
<p>0</p>
</sp>
</schports>
</comp>

<comp>
<cls>c5</cls>
<x>20</x>
<y>120</y>
<name>Input_scalar</name>
<filenm>null</filenm>
<cat>INOUT</cat>
<drawer>d6</drawer>
<generic>false</generic>
<wdt>80</wdt>
<hgt>80</hgt>
<params>
<par>
<cls>p2</cls>
<gen>false</gen>
<pt>CASELESS</pt>
<name>Name</name>
<val>b</val>
<vt>v4</vt>
<allowed></allowed>
<event>e7</event>
</par>
<par>
<cls>p8</cls>
<gen>false</gen>
<pt>OBJECT</pt>
<name>Port</name>
<val>b#IN#std_logic###</val>
<vt>v10</vt>
<allowed></allowed>
<event>e9</event>
</par>
<par>
<cls>p8</cls>
<gen>false</gen>
<pt>OBJECT</pt>
<name>Orientation</name>
<val>NORTH</val>
<vt>v11</vt>
<allowed>NORTH#SOUTH#WEST#EAST#</allowed>
<event></event>
</par>
</params>
<ports>
<port>
<nm>b</nm>
<dir>IN</dir>
<or>EAST</or>
<tp>std_logic</tp>
<va></va>
<lo></lo>
<hi></hi>
</port>
</ports>
<schports>
<sp>
<x>80</x>
<y>40</y>
<nm>b</nm>
<mp>WIRE_270_120_100_160</mp>
<p>0</p>
</sp>
</schports>
</comp>

<comp>
<cls>c5</cls>
<x>500</x>
<y>20</y>
<name>Output_scalar</name>
<filenm>null</filenm>
<cat>INOUT</cat>
<drawer>d6</drawer>
<generic>false</generic>
<wdt>80</wdt>
<hgt>80</hgt>
<params>
<par>
<cls>p2</cls>
<gen>false</gen>
<pt>CASELESS</pt>
<name>Name</name>
<val>f</val>
<vt>v4</vt>
<allowed></allowed>
<event>e7</event>
</par>
<par>
<cls>p8</cls>
<gen>false</gen>
<pt>OBJECT</pt>
<name>Port</name>
<val>f#OUT#std_logic###</val>
<vt>v10</vt>
<allowed></allowed>
<event>e9</event>
</par>
<par>
<cls>p8</cls>
<gen>false</gen>
<pt>OBJECT</pt>
<name>Orientation</name>
<val>NORTH</val>
<vt>v11</vt>
<allowed>NORTH#SOUTH#WEST#EAST#</allowed>
<event></event>
</par>
</params>
<ports>
<port>
<nm>f</nm>
<dir>OUT</dir>
<or>WEST</or>
<tp>std_logic</tp>
<va></va>
<lo></lo>
<hi></hi>
</port>
</ports>
<schports>
<sp>
<x>0</x>
<y>40</y>
<nm>f</nm>
<mp>WIRE_330_110_500_60</mp>
<p>0</p>
</sp>
</schports>
</comp>

<comp>
<cls>c12</cls>
<x>270</x>
<y>60</y>
<name>VL_OR</name>
<filenm>VL_OR</filenm>
<cat>BasicGates</cat>
<drawer>d13</drawer>
<generic>true</generic>
<wdt>60</wdt>
<hgt>100</hgt>
<params>
<par>
<cls>p2</cls>
<gen>false</gen>
<pt>CASELESS</pt>
<name>Name</name>
<val>VL_OR_instance</val>
<vt>v4</vt>
<allowed></allowed>
<event>e3</event>
</par>
<par>
<cls>p8</cls>
<gen>false</gen>
<pt>OBJECT</pt>
<name>Orientation</name>
<val>NORTH</val>
<vt>v11</vt>
<allowed>NORTH#SOUTH#WEST#EAST#</allowed>
<event></event>
</par>
<par>
<cls>p14</cls>
<gen>true</gen>
<pt>INTEGER</pt>
<name>n</name>
<val>2</val>
<vt>v16</vt>
<allowed></allowed>
<event>e15</event>
</par>
<par>
<cls>p17</cls>
<gen>true</gen>
<pt>TIME</pt>
<name>delay</name>
<val>0.0 ns</val>
<vt>v18</vt>
<allowed></allowed>
<event></event>
</par>
</params>
<ports>
<port>
<nm>a</nm>
<dir>IN</dir>
<or>WEST</or>
<tp>std_logic_vector</tp>
<va>descend</va>
<lo>1</lo>
<hi>0</hi>
</port>
<port>
<nm>f</nm>
<dir>OUT</dir>
<or>EAST</or>
<tp>std_logic</tp>
<va></va>
<lo></lo>
<hi></hi>
</port>
</ports>
<schports>
<sp>
<x>0</x>
<y>40</y>
<nm>a(0)</nm>
<mp>WIRE_100_60_270_100</mp>
<p>0</p>
</sp>
<sp>
<x>0</x>
<y>60</y>
<nm>a(1)</nm>
<mp>WIRE_270_120_100_160</mp>
<p>0</p>
</sp>
<sp>
<x>60</x>
<y>50</y>
<nm>f</nm>
<mp>WIRE_330_110_500_60</mp>
<p>1</p>
</sp>
</schports>
</comp>

</components>


<wires>

<wire>
<segs>
<seg>
<x1>270</x1><y1>100</y1>
<x2>270</x2><y2>80</y2>
</seg>
<seg>
<x1>270</x1><y1>80</y1>
<x2>100</x2><y2>80</y2>
</seg>
<seg>
<x1>100</x1><y1>80</y1>
<x2>100</x2><y2>60</y2>
</seg>
</segs>
<params>
<par>
<cls>p2</cls>
<gen>false</gen>
<pt>CASELESS</pt>
<name>Name</name>
<val>WIRE_100_60_270_100</val>
<vt>v4</vt>
<allowed></allowed>
<event>e3</event>
</par>
</params>
</wire>

<wire>
<segs>
<seg>
<x1>100</x1><y1>160</y1>
<x2>100</x2><y2>130</y2>
</seg>
<seg>
<x1>100</x1><y1>130</y1>
<x2>110</x2><y2>130</y2>
</seg>
<seg>
<x1>110</x1><y1>130</y1>
<x2>110</x2><y2>120</y2>
</seg>
<seg>
<x1>110</x1><y1>120</y1>
<x2>270</x2><y2>120</y2>
</seg>
</segs>
<params>
<par>
<cls>p2</cls>
<gen>false</gen>
<pt>CASELESS</pt>
<name>Name</name>
<val>WIRE_270_120_100_160</val>
<vt>v4</vt>
<allowed></allowed>
<event>e3</event>
</par>
</params>
</wire>

<wire>
<segs>
<seg>
<x1>500</x1><y1>60</y1>
<x2>500</x2><y2>70</y2>
</seg>
<seg>
<x1>500</x1><y1>70</y1>
<x2>330</x2><y2>70</y2>
</seg>
<seg>
<x1>330</x1><y1>70</y1>
<x2>330</x2><y2>110</y2>
</seg>
</segs>
<params>
<par>
<cls>p2</cls>
<gen>false</gen>
<pt>CASELESS</pt>
<name>Name</name>
<val>WIRE_330_110_500_60</val>
<vt>v4</vt>
<allowed></allowed>
<event>e3</event>
</par>
</params>
</wire>

</wires>


</schemaInfo_v2>


