{
  "module_name": "s5pv210.h",
  "hash_id": "d6b6d971a29b6e6484545722fde762bdae2f202ffd90b1966448fa860de27375",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/s5pv210.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_CLOCK_S5PV210_H\n#define _DT_BINDINGS_CLOCK_S5PV210_H\n\n \n#define FIN_PLL\t\t\t1\n#define FOUT_APLL\t\t2\n#define FOUT_MPLL\t\t3\n#define FOUT_EPLL\t\t4\n#define FOUT_VPLL\t\t5\n\n \n#define MOUT_FLASH\t\t6\n#define MOUT_PSYS\t\t7\n#define MOUT_DSYS\t\t8\n#define MOUT_MSYS\t\t9\n#define MOUT_VPLL\t\t10\n#define MOUT_EPLL\t\t11\n#define MOUT_MPLL\t\t12\n#define MOUT_APLL\t\t13\n#define MOUT_VPLLSRC\t\t14\n#define MOUT_CSIS\t\t15\n#define MOUT_FIMD\t\t16\n#define MOUT_CAM1\t\t17\n#define MOUT_CAM0\t\t18\n#define MOUT_DAC\t\t19\n#define MOUT_MIXER\t\t20\n#define MOUT_HDMI\t\t21\n#define MOUT_G2D\t\t22\n#define MOUT_MFC\t\t23\n#define MOUT_G3D\t\t24\n#define MOUT_FIMC2\t\t25\n#define MOUT_FIMC1\t\t26\n#define MOUT_FIMC0\t\t27\n#define MOUT_UART3\t\t28\n#define MOUT_UART2\t\t29\n#define MOUT_UART1\t\t30\n#define MOUT_UART0\t\t31\n#define MOUT_MMC3\t\t32\n#define MOUT_MMC2\t\t33\n#define MOUT_MMC1\t\t34\n#define MOUT_MMC0\t\t35\n#define MOUT_PWM\t\t36\n#define MOUT_SPI0\t\t37\n#define MOUT_SPI1\t\t38\n#define MOUT_DMC0\t\t39\n#define MOUT_PWI\t\t40\n#define MOUT_HPM\t\t41\n#define MOUT_SPDIF\t\t42\n#define MOUT_AUDIO2\t\t43\n#define MOUT_AUDIO1\t\t44\n#define MOUT_AUDIO0\t\t45\n\n \n#define DOUT_PCLKP\t\t46\n#define DOUT_HCLKP\t\t47\n#define DOUT_PCLKD\t\t48\n#define DOUT_HCLKD\t\t49\n#define DOUT_PCLKM\t\t50\n#define DOUT_HCLKM\t\t51\n#define DOUT_A2M\t\t52\n#define DOUT_APLL\t\t53\n#define DOUT_CSIS\t\t54\n#define DOUT_FIMD\t\t55\n#define DOUT_CAM1\t\t56\n#define DOUT_CAM0\t\t57\n#define DOUT_TBLK\t\t58\n#define DOUT_G2D\t\t59\n#define DOUT_MFC\t\t60\n#define DOUT_G3D\t\t61\n#define DOUT_FIMC2\t\t62\n#define DOUT_FIMC1\t\t63\n#define DOUT_FIMC0\t\t64\n#define DOUT_UART3\t\t65\n#define DOUT_UART2\t\t66\n#define DOUT_UART1\t\t67\n#define DOUT_UART0\t\t68\n#define DOUT_MMC3\t\t69\n#define DOUT_MMC2\t\t70\n#define DOUT_MMC1\t\t71\n#define DOUT_MMC0\t\t72\n#define DOUT_PWM\t\t73\n#define DOUT_SPI1\t\t74\n#define DOUT_SPI0\t\t75\n#define DOUT_DMC0\t\t76\n#define DOUT_PWI\t\t77\n#define DOUT_HPM\t\t78\n#define DOUT_COPY\t\t79\n#define DOUT_FLASH\t\t80\n#define DOUT_AUDIO2\t\t81\n#define DOUT_AUDIO1\t\t82\n#define DOUT_AUDIO0\t\t83\n#define DOUT_DPM\t\t84\n#define DOUT_DVSEM\t\t85\n\n \n#define SCLK_FIMC\t\t86\n#define CLK_CSIS\t\t87\n#define CLK_ROTATOR\t\t88\n#define CLK_FIMC2\t\t89\n#define CLK_FIMC1\t\t90\n#define CLK_FIMC0\t\t91\n#define CLK_MFC\t\t\t92\n#define CLK_G2D\t\t\t93\n#define CLK_G3D\t\t\t94\n#define CLK_IMEM\t\t95\n#define CLK_PDMA1\t\t96\n#define CLK_PDMA0\t\t97\n#define CLK_MDMA\t\t98\n#define CLK_DMC1\t\t99\n#define CLK_DMC0\t\t100\n#define CLK_NFCON\t\t101\n#define CLK_SROMC\t\t102\n#define CLK_CFCON\t\t103\n#define CLK_NANDXL\t\t104\n#define CLK_USB_HOST\t\t105\n#define CLK_USB_OTG\t\t106\n#define CLK_HDMI\t\t107\n#define CLK_TVENC\t\t108\n#define CLK_MIXER\t\t109\n#define CLK_VP\t\t\t110\n#define CLK_DSIM\t\t111\n#define CLK_FIMD\t\t112\n#define CLK_TZIC3\t\t113\n#define CLK_TZIC2\t\t114\n#define CLK_TZIC1\t\t115\n#define CLK_TZIC0\t\t116\n#define CLK_VIC3\t\t117\n#define CLK_VIC2\t\t118\n#define CLK_VIC1\t\t119\n#define CLK_VIC0\t\t120\n#define CLK_TSI\t\t\t121\n#define CLK_HSMMC3\t\t122\n#define CLK_HSMMC2\t\t123\n#define CLK_HSMMC1\t\t124\n#define CLK_HSMMC0\t\t125\n#define CLK_JTAG\t\t126\n#define CLK_MODEMIF\t\t127\n#define CLK_CORESIGHT\t\t128\n#define CLK_SDM\t\t\t129\n#define CLK_SECSS\t\t130\n#define CLK_PCM2\t\t131\n#define CLK_PCM1\t\t132\n#define CLK_PCM0\t\t133\n#define CLK_SYSCON\t\t134\n#define CLK_GPIO\t\t135\n#define CLK_TSADC\t\t136\n#define CLK_PWM\t\t\t137\n#define CLK_WDT\t\t\t138\n#define CLK_KEYIF\t\t139\n#define CLK_UART3\t\t140\n#define CLK_UART2\t\t141\n#define CLK_UART1\t\t142\n#define CLK_UART0\t\t143\n#define CLK_SYSTIMER\t\t144\n#define CLK_RTC\t\t\t145\n#define CLK_SPI1\t\t146\n#define CLK_SPI0\t\t147\n#define CLK_I2C_HDMI_PHY\t148\n#define CLK_I2C1\t\t149\n#define CLK_I2C2\t\t150\n#define CLK_I2C0\t\t151\n#define CLK_I2S1\t\t152\n#define CLK_I2S2\t\t153\n#define CLK_I2S0\t\t154\n#define CLK_AC97\t\t155\n#define CLK_SPDIF\t\t156\n#define CLK_TZPC3\t\t157\n#define CLK_TZPC2\t\t158\n#define CLK_TZPC1\t\t159\n#define CLK_TZPC0\t\t160\n#define CLK_SECKEY\t\t161\n#define CLK_IEM_APC\t\t162\n#define CLK_IEM_IEC\t\t163\n#define CLK_CHIPID\t\t164\n#define CLK_JPEG\t\t163\n\n \n#define SCLK_PWI\t\t164\n#define SCLK_SPDIF\t\t165\n#define SCLK_AUDIO2\t\t166\n#define SCLK_AUDIO1\t\t167\n#define SCLK_AUDIO0\t\t168\n#define SCLK_PWM\t\t169\n#define SCLK_SPI1\t\t170\n#define SCLK_SPI0\t\t171\n#define SCLK_UART3\t\t172\n#define SCLK_UART2\t\t173\n#define SCLK_UART1\t\t174\n#define SCLK_UART0\t\t175\n#define SCLK_MMC3\t\t176\n#define SCLK_MMC2\t\t177\n#define SCLK_MMC1\t\t178\n#define SCLK_MMC0\t\t179\n#define SCLK_FINVPLL\t\t180\n#define SCLK_CSIS\t\t181\n#define SCLK_FIMD\t\t182\n#define SCLK_CAM1\t\t183\n#define SCLK_CAM0\t\t184\n#define SCLK_DAC\t\t185\n#define SCLK_MIXER\t\t186\n#define SCLK_HDMI\t\t187\n#define SCLK_FIMC2\t\t188\n#define SCLK_FIMC1\t\t189\n#define SCLK_FIMC0\t\t190\n#define SCLK_HDMI27M\t\t191\n#define SCLK_HDMIPHY\t\t192\n#define SCLK_USBPHY0\t\t193\n#define SCLK_USBPHY1\t\t194\n\n \n#define MOUT_D0SYNC\t\t195\n#define MOUT_D1SYNC\t\t196\n#define DOUT_MIXER\t\t197\n#define CLK_ETB\t\t\t198\n#define CLK_ETM\t\t\t199\n\n \n#define FOUT_APLL_CLKOUT\t200\n#define FOUT_MPLL_CLKOUT\t201\n#define DOUT_APLL_CLKOUT\t202\n#define MOUT_CLKSEL\t\t203\n#define DOUT_CLKOUT\t\t204\n#define MOUT_CLKOUT\t\t205\n\n \n#define NR_CLKS\t\t\t206\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}