// Seed: 274805879
module module_0 (
    input logic id_0,
    input id_1,
    input logic id_2,
    input logic id_3,
    input logic id_4,
    input id_5,
    output reg id_6
);
  always @(posedge 1) begin
    id_6 <= 1;
  end
  always @(posedge id_1 or posedge id_4) begin
    id_6 <= 1;
    id_6 = 1;
    if (1 & id_1) id_6 <= 1;
    id_6 <= 1'b0;
    if (id_2) begin
      id_6 <= id_5;
    end
  end
endmodule
