Abstract‚ÄîDue to the wide deployment of deep learning applications in safety-critical systems, robust and secure execution
of deep learning workloads is imperative. Adversarial examples,
where the inputs are carefully designed to mislead the machine
learning model is among the most challenging attacks to detect
and defeat. The most dominant approach for defending against
adversarial examples is to systematically create a network architecture that is sufficiently robust. Neural Architecture Search
(NAS) has been heavily used as the de facto approach to design
robust neural network models, by using the accuracy of detecting
adversarial examples as a key metric of the neural network‚Äôs
robustness. While NAS has been proven effective in improving the
robustness (and accuracy in general), the NAS-generated network
models run noticeably slower on typical DNN accelerators than
the hand-crafted networks, mainly because DNN accelerators are
not optimized for robust NAS-generated models. In particular,
the inherent multi-branch nature of NAS-generated networks
causes unacceptable performance and energy overheads.
To bridge the gap between the robustness and performance
efficiency of deep learning applications, we need to rethink the
design of AI accelerators to enable efficient execution of robust
(auto-generated) neural networks. In this paper, we propose
a novel hardware architecture, NASGuard, which enables efficient inference of robust NAS networks. NASGuard leverages a
heuristic multi-branch mapping model to improve the efficiency
of the underlying computing resources. Moreover, NASGuard
addresses the load imbalance problem between the computation
and memory-access tasks from multi-branch parallel computing.
Finally, we propose a topology-aware performance prediction
model for data prefetching, to fully exploit the temporal and
spatial localities of robust NAS-generated architectures. We
have implemented NASGuard with Verilog RTL. The evaluation
results show that NASGuard achieves an average speedup of
1.74√ó over the baseline DNN accelerator.
Index Terms‚ÄîRobust NAS network, adversarial example,
DNN accelerator
I. INTRODUCTION
With the widespread deployment of deep learning applications in safety-critical systems, attacks that could potentially
deter safe adoption of deep learning applications have been
studied extensively [1]‚Äì[10]. Adversarial examples that are
carefully crafted to misguide highly-accurate deep learning
models are considered among the most challenging ones.
Various systematic defense techniques have been proposed to
generate neural network architectures with robustness as the
‚Ä°Corresponding author: Rui Hou (E-mail: hourui@iie.ac.cn)
primary optimization function to defend against adversarial
example attacks [11]‚Äì[17]. Such systematic approaches are
commonly known as Neural Architecture Search (NAS) [18].
To generate robust models with NAS, network architectures
and parameters are exhaustively searched for improved robustness of machine learning models. Table I summarizes the
recent approaches for robust NAS networks.
TABLE I: Typical robust NAS networks
Model Methods against adversarial attacks Source
RobNet [11] FSGM [19], PGD100 [20], DeepFool [21] CVPR‚Äô2020
RASNet [12] ILLC [5] , One-pixel [22], ATNs [23] GECCO‚Äô2020
S-DARTS [24] FGSM [19], PGD [20], SDARTS [24] ICML‚Äô2020
ABanditNAS [25] MI-FGSM [19],PGD-40 [20], BIM [5] ECCV‚Äô2020
RAS [26] FGSM [19], PGD [20], One-pixel [22] AISec‚Äô2020
DNHA [27] R-FGSM [19], PGD [20], StepLL [5] arXiv‚Äô2020
RBF-CNN [28] MI-FGSM [19], C&W [29], EAD [30] arXiv‚Äô2020
RACL [31] FGSM [19], MIM [32], PGD-100 [20] arXiv‚Äô2020
In contrast with traditional deep neural networks (DNNs)
[33]‚Äì[36], robust NAS networks exhibit significantly different network topologies and dataflows. First, NAS primarily
searches for computational cells, each of which contains
multiple branches, and uses them as the basic building blocks.
Second, these network branches contain complex and highly
concurrent dataflows, including inter-branch communication
and backward dataflows. Finally, these networks usually use
many intra/inter-cell shortcut and dense connections to realize
cross-layer data communication.
Such significant differences in network structure pose challenges to existing DNN accelerator designs. Current DNN
accelerators are designed for common DNN networks [37]‚Äì
[40] rather than robust NAS networks, resulting in inefficient
inference of such new networks. The inefficiencies mainly
stem from the following aspects. First, typical industrial DNN
accelerators, such as TPU [37] and NVDLA [41], execute
each branch serially for the robust NAS networks with cellbased multi-branch fabrics, and have failed to support efficient
parallel execution. Second, the characteristics of single-branch
network architectures (e.g., Depth-wise convolution (DWconv)
and nonlinear computation) prevent them from fully utilizing
on-chip computing resources and memory bandwidth. Finally,
most DNN accelerator architectures from academia, such as

"$.*&&&UI"OOVBM*OUFSOBUJPOBM4ZNQPTJVNPO$PNQVUFS"SDIJUFDUVSF	*4$"

¬•*&&&
%0**4$"
2021 ACM/IEEE 48th Annual International Symposium on Computer Architecture (ISCA) | 978-1-6654-3333-4/21/$31.00 ¬©2021 IEEE | DOI: 10.1109/ISCA52012.2021.00066
Diannao [38] and Eyeriss [39], also adopt the design of
serial execution of branches, and cannot fully exploit the data
locality across multiple branches or fully reuse internal data
during inference.
Our work lies at the intersection of AI algorithms, security,
and DNN acceleration. The main goal is to design a new
accelerator for robust NAS networks that can fully utilize the
accelerator‚Äôs computation resources and improve data locality.
To the best of our knowledge, our paper is the first to
propose a designated accelerator architecture for robust NAS
networks. Our architecture, NASGuard, can fully exploit the
fine-grained parallelism of multiple branches and dataflows at
the hardware level, while maintaining all data communication
and synchronization requirements, and thus enable efficient
execution of the networks. Through our deep analyses of
robust NAS networks, we observe that they have common network and computing characteristics. We accordingly propose
a robust NAS network inference accelerator based on a manycore architecture to support parallel computation of multiple
branches within each cell.
The main contributions of this paper are as follows.
‚Ä¢ Propose an accelerator architecture for robust NAS
networks. Our paper is the first to discuss and analyze
the limitations of current DNN accelerators when used
for robust NAS networks, a commonly used mechanism
for defending adversarial example attacks. Guided by the
analysis, we design a new accelerator architecture that can
efficiently support the inference of robust NAS networks.
‚Ä¢ Design a multi-branch mapping model for proper allocation of computation and storage resources. Multibranch scheduler uses a hardware mapping table generated by a heuristic multi-branch mapping model to allocate multi-branch computation resources on NASGuard.
Doing so can alleviate the data traffic congestion, shorten
the communication distances, and consequently improve
data reuse and reduce data copy operations.
‚Ä¢ Employ a multi-granularity dynamic scheduling
mechanism to alleviate load imbalance. A two-level
scheduling mechanism with different granularities is proposed. It can achieve computational load balance across
branches and avoid performance bottleneck in network
communication.
‚Ä¢ Implement hardware prefetch operations to fully
exploit the temporal and spatial localities of robust
NAS networks. A branch monitor is proposed to use
the prediction information generated by the topologyaware prediction model to prefetch the weights of the next
branch (forward or backward), as well as the activation
values of previous layers. It can significantly improve the
performance of inference.
To evaluate NASGuard architecture, we have used a number
of representative robust NAS network workloads. The experimental results show that NASGuard successfully utilizes its
processing element (PE) groups and memory bandwidth, while
reducing the requirement on the prefetch buffer capacity. The
improved resource utilization enables NASGuard to achieve
1.74√ó speedup on average over the baseline architecture while
exhibiting greater scalability.
The rest of the paper is organized as follows. In Section
II, we summarize common features of robust NAS networks
and weaknesses of current DNN accelerators. Section III and
Section IV present the overview of NASGuard and its compiler, respectively. Section V and Section VI depict the multibranch mapping model and the multi-granularity scheduling
mechanism, respectively. Section VII introduces the performance prediction model and prefetching mechanism. Section
VIII evaluates the performance and energy consumption of
NASGuard. Section IX is the discussion, and the related works
are introduced in Section X. Section XI concludes this paper.
avg 3x3
Relu
Conv 3x3
avg 3x3
DWConv
Conv 3x3
DWConv
Conv 1x1
Conv 3x3
Cell i-1
DWConv
Conv 5x5
Conv 3x3
Element-wise add
Cell i-2
Cell i
(b) Typical Cell Structure
Conv 3x3
Image
Cell 0
Cell 1
Cell 2
Softmax
Cell i ÕòÕòÕò
(a) Typical robust NAS
Branch 0 Branch 1 Branch 2 Branch 3 Branch 4
a
b
Fig. 1: Typical structure of a robust NAS network and Cell.
Cell in (b) contains five branches. Branch 0 is composed of
one depth-wise convolution layer and two convolution layers:
a represents the example of a branch jump of multiple
dataflows; b shows an example of cross-layer data communication.
II. BACKGROUND AND MOTIVATION
A. Common Features of Robust NAS Networks
The search of robust NAS networks is usually built upon
a hierarchy of cells, as shown in Figure 1(a). Each cell
contains multiple branches, and operations of each individual
branch (convolution (Conv2d), depth-wise convolution, ReLU,
pooling, etc) are different. There are also possible interweaving
dataflows among different branches. The quantitative analyses
of typical robust NAS networks in Table I shows the following
common characteristics:
(a). Robust NAS networks‚Äô cells are heavily populated
with multiple branch network structures. Multiple branch
network structures are prevalent in typical robust NAS networks shown in Table I. In addition, the structure of multiple
branches accounts for more than 35% of the entire network
model, while the corresponding weights are 61% on average.
More importantly, each branch might have different execution
times and varying number of layers.
(b). Robust NAS networks have both backward and
forward dataflows between parallel branches, while typical
DNN networks only have forward dataflows. As shown in
   
Router
PE Group
GLB
Router
PE Group
GLB
Router
PE Group
GLB
Router
Router Router
PE Group
GLB
Router
PE Group
GLB
PE Group
GLB
Router Router
PE Group
GLB
PE Group
GLB
PE Group
GLB
Instruction Fetch &
Decoder
Multi-Branch Scheduler
Multi-branch
Monitor
Schedule
Table
0
Prefetch Buffer
1
2
N-1
PE Group
Configuration etc.
Control Processor
On-chip Fabric
Crossbar
Host
CPU
DRAM
PCIe
Weight/activation
Manage Table
Instruction
Pool
Memory
Controller
PCIe
Controller
PE Cluster 0 PE Cluster 1
Fig. 2: The architecture of NASGuard accelerator.
Figure 1(b), multiple branches belonging to different convolution kernels inside the cell can have data communications. We
have observed that the percentages of branches with external
communication and backward dataflows in the computational
graph are 20% ‚àº 35%. These multi-dataflow structures usually converge after learning different feature representations.
In particular, these high-dimensional features are generally
connected by concat or element-wise add operations, and the
latter is utilized more frequently in real applications.
(c). Vast shortcut/dense connections exist intra/inter-cell of
robust NAS networks. Shortcut [35] and dense connections
[42] are introduced to address the vanishing gradient problem
in deep network structures, which is critical in developing
highly accurate DNNs [35], [42]‚Äì[44]. Such connections are
used to pass feature data downward to achieve deeper networks. They contain long-term data dependency and are prevalent between cells/layers. There are also data communications
across cells that have multi-input/output nodes as shown in
Figure 1. These irregular dataflows and data dependencies require frequent accesses to the off-chip memory, which reduces
efficiency of existing DNN accelerators.
In addition, retraining typical DNN networks with adversarial training methods also resist adversarial example attacks,
which results in complex dataflows and diverse network structures [35], [42]‚Äì[44]. All of these network architectures pose
various challenges to existing AI systems. Therefore, it is vital
to develop a unified DNN accelerator architecture that can support the characteristics of various networks, especially robust
NAS networks. The key design objective of the corresponding
accelerator architecture is to maximize data reuse and resource
utilization for multi-branch parallel execution, so that they can
be efficiently deployed to perform inference prediction. This
is a main objective of NASGuard.
B. Problems of Deploying Robust NAS Network on Existing
DNN Accelerator Architectures
Current DNN accelerators usually adopt monolithic systolic
array architecture to execute each DNN layer serially. They
usually contain a two-dimensional PE array and hierarchical
on-chip buffers [38], [39], [41], [45]. The systolic array
architecture, which is represented by Google TPU [37], cannot
efficiently tap into the parallelism of robust NAS networks.
The polygonal line in Figure 3 shows the computation to
communication ratio (CCR) for various operations. These operations have different communication patterns and exacerbate
the DNN accelerator‚Äôs underutilization problem. Moreover,
current DNN accelerators (e.g., TPU) can only execute each
branch within the cell serially1, which can cause long periods
of severe underutilization of some resources. As a matter of
fact, the average utilization rate of PEs is only 30% ‚àº 64.5%.
Although multi-core architecture designs represented by
Dadiannao [46] can support multi-branch parallel computing
[47], [48], their coarse-grained task scheduling results in low
resource utilization. As shown in Figure 3, different network operations have different PE utilization and bandwidth
utilization rates. Therefore, different branches composed of
multiple network operations will be burdened by the branch
with the lowest performance. Although partial feature maps
1Layer fusion technique can reduce memory traffic and improve performance, but it also brings computation redundancy and increases the demand
for on-chip buffer capacity. NASGuard supports a layer fusion technique for
robust NAS networks under limited on-chip buffer capacity.

can be reused in data communication within the multi-core, it
is ineffective for multi-branch dataflows and communication,
and fails to minimize the off-chip memory traffic.
The many-core architecture represented by Eyeriss-v2 [49]
can support simultaneous execution of robust NAS networks‚Äô
multiple branches at a finer granularity, but the data locality
of multiple branches between cells or within a cell is not
fully exploited due to (1) lack of efficient mapping designs
for computing and communication resources, (2) lack of highbandwidth access support for memory-intensive branches, (3)
inability to fully exploit intra/inter-branch dependencies, and
(4) inability to reuse data from previous layers (e.g., shortcut/dense connection).
0%
20%
40%
60%
80%
100%
Conv Depth-wise
Conv
1x1 Conv FC Pool/Relu
Utilization (%)
PE Utilization Bandwidth Utilization
0%
20%
40%
60%
80%
100%
Conv Depth-wise
Conv
1x1 Conv FC Pool/Relu
Utilization
PE Utilization Bandwidth Utilization
Computation-to-Communication Ratio
Fig. 3: PEs and bandwidth utilization when running typical
robust NAS networks.
Aiming at the aforementioned problems, we proposed to
optimize the computational efficiency of robust NAS networks from three computational perspectives: (1) mapping
computational branches to many-core architectures for better
data locality and improved resource allocation; (2) applying
multi-grained dynamic resource scheduling to make full use
of hardware resources; and (3) optimizing data prefetch for
reducing the idle time of PE array.
III. ARCHITECTURE DESIGNS
The design goal of NASGuard is to fully exploit the
accelerator‚Äôs computing resources and improve data locality
by (1) creating a heuristic-based multi-branch resource mapping to NASGuard, (2) designing a multi-granularity scheduling mechanism (layer-level and tile-level) for load balancing of computation tasks, and (3) implementing a hardware
prefetcher directed by the compiler.
A. NASGuard Overview
The overall architecture of NASGuard is depicted in Figure
2. It contains the following major components.
Computing resources To support the parallel execution of
multiple branches, computation of each branch is mapped
to a PE cluster in Figure 2, the cluster consists of multiple
PE groups (PG), where each PG is equipped with a GLB.
NASGuard not only supports parallel execution of branches,
but also dynamically allocates resources for workload balance
at runtime. Specifically, if the execution time of different
branches are significantly different, branches with shorter
execution time will release some of resources and give them to
branches with longer execution time. If the execution time of
different branches are not much different, no branches will
release any resources, but branches with shorter execution
time will steal data from branches with longer execution time.
When doing data stealing, the scheduler uses proper status
registers to guarantee each piece of datum to be processed by
only one branch.
Memory hierarchy NASGuard has a three-level memory
hierarchy. First, the private buffer in each PG provides input
data for the PE array and stores the computing results. Second,
a GLB is paired with each PG and records weights and
input/output activation values from the off-chip memory or
prefetch buffer. Third, a prefetch buffer in Section III-D serves
as the last level memory hierarchy between the PGs and offchip memory to fetch weights and activation values early.
Control processor is mainly used to distribute and schedule
commands. Its key component is the multi-branch scheduler
(in Section III-C). It is mainly responsible for three jobs:
(1) the allocation of computational resources for multi-branch
mapping; (2) the dynamical scheduling of branches for load
balancing; (3) the execution of data prefetching operations
based on the performance prediction model.
Putting it all together, NASGuard provides not only efficient
parallel computing power for multiple branch networks within
a cell, but also effective data prefetching for shortcut/dense
connections.
B. PE Group Microarchitecture
Figure 4 illustrates the PG microarchitecture. As depicted,
the PG comprises a set of PEs. The PEs and private buffers
within the PG provide computing capabilities for convolution
and inner product layers while customizable normalization,
pooling, and activation modules in nonlinear unit support for
other kinds of layers. These features allow users to generate
a concrete accelerator with any number of PGs and PEs-perPG. Neighboring PGs have a unidirectional link that forwards
input data from a PG with lower index (PGi‚àí1) to the adjacent
PG at the higher index (PGi).
PE Group
OFmap/
Psum
Nolinear Unit
Input
Buffer
Weight
Buffer
Mux
Output
Buffer
PE 0
PE N-1
Mux
Mux
Prefetch
Buffer
GLBi
Mux
GLBi
PE Group
Output
Prefetch
Buffer
Off-chip
DRAM
PGi Psum Output
PGi-1 Psum Input
GLB
Private
Buffer
Fig. 4: The microarchitecture of the PG.

Private buffers The private buffers fetch weights and input
data from local GLB and also obtain prefetched weights and
activation values from the prefetch buffer. They can be split
into three types of buffers. The input neurons buffer (NBin)
and the output neurons buffer (NBout) record the intermediate
feature maps. The data in the NBin/NBout can be logically
swapped for efficient data transfers. The synaptic weights
buffer (SB) which stores weights are shared across all the PE
units within each PG.
GLBs GLB can be implemented as either a central shared
buffer or multiple physically distributed local buffers. NASGuard uses the distributed design to support concurrent execution of multiple branches on PGs. Each local GLB can also
be logically divided into three sub-buffers with separate ports,
namely, input activation buffer, output activation buffer, and
weight buffer.
Special data channel for element-wise add The element-wise
add performs the addition calculation using the corresponding
data channels of multiple nodes as inputs. In general, one
typical DNN accelerator first needs to write the channel data of
each node into the off-chip memory. After the data of the last
channel of the last node is calculated, the data of its previous
channel is reloaded back as the source operands. Since the
memory access patterns of robust NAS networks can be known
at compile time, the compiler can direct the hardware to
properly forward data after the last-level adders. To support
that, NASGuard has a designated special data channel for the
last-level adders (additional adders are introduced in [50]) that
avoids off-chip DRAM accesses.
In order to make the correct add computation of the corresponding data channels in each node, it is imperative to have
a synchronization mechanism for these concurrent operations.
However, it is heavy-weight to adopt a full-fledged coherence
protocol or a lock-based synchronization scheme. Thus, we
choose the first-come-first-served (FCFS) policy to conduct
element-wise add operation in each channel. Noted that the
intermediate data unused at the current or next level can still
be written directly to the off-chip memory.
C. Multi-branch Scheduler
The multi-branch scheduler has three key components:
scheduling tables (e.g., branch scheduling tables, load balancing scheduling tables, etc.), weight/activation management
tables and a branch monitor. It is invoked whenever (1) a
new branch task is dispatched, (2) a fine-grained schedule is
performed, or (3) a hardware prefetch operation is triggered.
It supports the following functions.
Allocate resources for parallel execution of branches
NASGuard initializes the branch scheduling tables with the
hardware mapping information generated by the heuristic
multi-branch mapping model in Section V. According to the
hardware configuration information from the branch scheduling tables, the scheduler configures the NoC routing tables for
PE cluster and GLB partitioning.
Implement the two-level scheduling mechanism On our
hardware implementation, each scheduling table corresponds
to a branch, and each entry of the scheduling table corresponds
to one layer within the branch. Each scheduling table entry
contains layer-level/tile-level scheduling information (such as
layer/tile index, layer/tile counter, and layer/tile dependencies,
etc.) that is used for fine-grained scheduling. These tables are
initialized with the statically determined information generated
by the compiler.
Monitor and trigger hardware prefetch operations The
weight/activation management tables are used to track the
address changes of the weights and activation values for each
branch. The branch monitor sends the execution status of a
given branch or node to the multi-branch scheduler. When
the scheduler detects that the execution of the given branch or
node approaches a prefetching point specified by the compiler,
a corresponding prefetching operation is triggered.
D. Prefetch Buffer Microarchitecture
We evaluate the multi-level memory architecture using the
test environment in Section VIII-A. Compared to the Level
1 memory hierarchy, the results show that Level 3 memory
hierarchy contributes to the greatest power reduction (3.7√ó)
and the maximum data reuse (63.1%) for robust NAS networks
and supports all degrees of temporal and spatial localization
in the data access patterns. More importantly, utilizing the
Level 3 on-chip memory structure as a prefetch buffer is a
natural choice, as it is able to cooperate with the multi-branch
scheduler to prefetch data timely.
Switch logic
B-1 SB B-2 SB
8 9
Prefetch Buffer
Index Pool
0 1 2 3 10 11 12 13
W R
Bank 0
Bank 1
Bank 2
Bank 3
Bank 4
Bank 6
Bank 7
W
w_full
R
r_empty
W: Write port R: Read port
B-3 NBin
Off-chip DRAM
4 5 6 7
CrossBar CrossBar
Fig. 5: The multi-bank prefetch buffer.
Prefetch buffer with multi-bank hierarchy As shown in
Figure 5, each bank has a unique physical index and dedicated
access state bits (w full and r empty). Based on these information, a hardware list is maintained for bank management.
When a branch‚Äôs data in one prefetch buffer is used, the
prefetch buffer is set to the inactive state, and the corresponding bank index is recycled. Doing so improves the utilization
of the on-chip prefetch buffer. Each logical buffer is designed
with a double buffer to hide latency and maintain higher
bandwidth.
Activation buffer reuse The lifespans of feature tensors
of multiple layers are usually different, which provides an
opportunity of buffer reuse. A global liveness analysis method
in [51] can be applied to the computation graph of a given
DNN model for buffer reuse. NASGuard contains parallel PE

clusters, and each PE cluster needs to access its weights and
activation values. As shown in Figure 5, the entire SRAM is
divided into N logical buffers to enable concurrent accesses by
N parallel PE clusters. NASGuard achieves fine-grained reuse
of the activation buffer via such a flexible buffer management
mechanism.
IV. NASGUARD COMPILER
Robust NAS networks have stable execution behaviors.
For example, the order of memory accesses is deterministic,
and the execution time is predictable. These characteristics
make the compiler more efficient in resource scheduling
and hardware/software collaboration. Figure 6 illustrates the
overall workflow of NASGuard. First, the compiler takes
the specification of robust NAS network as input ‚ù∂ and
parses them into computational graphs. Second, the heuristic
multi-branch mapping model and topology-aware performance
prediction model ‚ù∑ take the computational graphs of networks as inputs, and generate configuration tables ‚ù∏ for
each branch within the cell. The off-line configuration tables
store all relevant information of robust NAS networks, such
as hardware mapping information, scheduling information,
and weight/activation management information. Third, loop
oriented optimizations of the compiler backend produces executable binaries ‚ùπ. Last, the runtime environment on host
CPU uses the configuration tables to initialize the scheduling
tables ‚ù∫ and the weight/activation management tables within
the multi-branch scheduler to perform tasks scheduling and
resource allocation.
NASGuard Accelerator
Buffer index
Status
Activation
Management
Tables
Weight
Management
Tables
Multi-branch Scheduler
Layer Info
Tile Info
PE Info
Branch Info
Configuration Tables
PE Group Array
Robust NAS Model
Specification (e.g.
RobNet, RASNet ...)
Parser
Instruction Generator
Buffer index
Status
H3M
TAPM Simulator
Compiler
PE utilization,
Computation and
 communication
behaviors, DRAM
 bandwidth
requirement etc.
Mutibranch
Dataflow
Dataflow
Graph
Accelerator
Parameters
PE Cluster
Optimization
Process
Schedule
Resource
Allocation
1
2
Executable
Binary 3 4
5
Fig. 6: Overall workflow of NASGuard.
The heuristic multi-branch mapping model (H3M) is responsible for allocating computing and storage resources for
multi-branch parallel execution. The topology-aware performance prediction model (TAPM) produces the prediction
information for nodes and branches of robust NAS networks at
compile time. It coordinates with the multi-branch scheduler
for data prefetch operations at runtime. Two models alleviate
manual effort to derive the optimal parameter configurations
and achieve better data locality and parallelization. Experimental results demonstrate that NASGuard can be utilized
near the peak hardware capability and achieve a computational
efficiency of over 96.74% on typical robust NAS networks in
Section VIII-B.
V. MULTI-BRANCH MAPPING MECHANISM TO ALLOCATE
RESOURCE ON DEMAND
In order to exploit computational parallelism and data locality, the multi-branch mapping is founded upon four principles.
‚Ä¢ Each branch should be allocated a reasonable amount of
computing resources according to its needs.
‚Ä¢ It is recommended to map branches with similar execution time onto the nearby PE clusters for simultaneous
execution and efficient inter-branch scheduling.
‚Ä¢ Branches with data dependencies and frequent communications are mapped onto the PE clusters located in the
same region to reduce the inter-clusters traffic.
‚Ä¢ A branch with backward dataflows should be located
close to its consumer branch, so that branches with
dependencies can build a pipeline for data reuse and thus
reduce potential data congestion.
The heuristic multi-branch mapping model that conforms
with these principles is proposed in Figure 6, and is used to
generate hardware mapping information of each branch. As
shown in Section III-C, the branch scheduling table is initialized based on the hardware mapping information generated by
the following three steps.
‚Ä¢ Each branch is extracted into a directed acyclic graph
(DAG) by the compiler for analyzing the relationship
and dependencies between various operators. In addition,
some of the key information about each branch, including
computing intensity, memory intensity, resource utilization and execution time, are obtained from the simulator.
‚Ä¢ Based on the above data, the Agglomerative Hierarchical
Clustering mechanism (AHC) [52] is adopted to classify
each branch. AHC technique is used to classify a set of
objects into distinct clusters so that objects sharing similar
properties are clustered together.
‚Ä¢ Taking full advantage of ‚ÄúCannikin Law‚Äù caused by the
difference in execution times of multiple branches, the
Shortest Job First (SJF) strategy is adopted to fine-tune
the clustering results into a hardware mapping table,
which is also dependency-aware and statically scheduled.
The hardware mapping table records the computation and
storage configuration for each PE cluster. It is used to initialize
the scheduling tables cell by cell rather than layer by layer. In
addition, the attached table which contains resource scheduling
information (e.g., two PE cluster‚Äôs resources are merged) is
used to dynamically reallocate resources within the cell.

VI. MULTI-GRANULARITY SCHEDULING MECHANISM FOR
LOAD BALANCING
A. Inter-branch Layer-level Scheduling
Because different branches might have different execution
behaviors, the parallel execution of multiple branches has
to face the issue of load imbalance. To improve memory
bandwidth and resource utilization of PE clusters, we design
an inter-branch scheduling algorithm at the layer level. The
algorithm contains two policies. 1) Before allocating resources
to the branch with the longest execution time, the computation
of the current layer must have been completed. 2) When
the execution time of the longest branch detected by the
branch monitor is similar to that of the predicted value (an
empirical margin has been set for this purpose), the original
configuration is kept as unchanged and no more resource is
allocated.
B. Intra-branch Tile-level Scheduling
As feature maps are usually larger than the size of the
on-chip buffer, tiling technique is usually used [53], [54] to
provide an opportunity to accelerate other tiles during the
execution of the longest branch. A natural idea is to use
the workload-steal strategy for fine-grained scheduling [55].
In particular, rather than releasing the computing resources
after the execution of a short branch, a PE cluster is allowed
to ‚Äústeal‚Äù weights and input feature map tiles from the last
unprocessed tile in another PE cluster for better resource
utilization.
When the monitor detects that the difference between the
real execution time and the predicted one is less than the
predefined threshold, the workload-steal strategy will be triggered. Specially, the scheduler dispatches the instructions of
the last unprocessed tile of the longest branch to an idle PE
cluster, while the current PE cluster only needs to modify
the destination addresses of the tile execution instructions.
Instead of implementing the work-steal scheduler in hardware,
we use a branch monitor with the corresponding scheduling
parameters generated by the compiler to dynamically detect
workload imbalance in multi-branch execution. The scheduler
also needs to configure the crossbar properly so that the
weights and feature map tiles are fetched from the slowest
PE cluster to the idle PE cluster.
VII. PERFORMANCE PREDICTION MODEL FOR DATA
PREFETCH
The multi-branch scheduler prefetches weights and activation values of the branch jump according to the branch
scheduling tables and the weight/activation management tables. Meanwhile, the branch monitor is used to detect the
execution status of the branch jump.
A. Opportunity: the Inference Performance is Predictable
A robust NAS network is composed of cells with multiple
branches as a computational unit, and the structure of the network is fixed during the inference computation. The memory
layout of the weight variants are known at compile time, and
the computation and memory behaviors of these layers are
highly deterministic. These properties allow us to predict the
branch execution order, and to know the data dependencies
for issue prefetching operations in advance. To verify their
predictability during inference, the following experiments have
been conducted:
‚Ä¢ With the same hardware configuration, we have evaluated
the RTL implementation of NVDLA [41] and its performance model using typical DNN networks (AlexNet
[33], GoogleNet [34], ResNet50 [35]). The results show
that there is 0.91% ‚àº 1.63% deviation. It is mainly due
to the difference between the theoretical PE/bandwidth
utilization rates and the real values.
‚Ä¢ We have validated the modified Maestro‚Äôs performance
model [56] against our Verilog simulation of NASGuard
with the same network type and hardware configuration.
The results show that the execution time estimated by
modified MAESTRO is on average 4.3% away from the
results of the cycle-accurate Verilog simulation.
B. Topology-aware Performance Prediction Model (TAPM)
Due to the predictability of the inference process, we adopt
maestro‚Äôs performance analysis model as our topology-aware
performance prediction model. TAPM is used to evaluate the
performance and memory access patterns of each branch. In
order to accurately estimate the end-to-end latency of complex
network, TAPM is designed to predict 1) the node-level
execution time, 2) the number of nodes executed sequentially
within a branch and the number of branches executed in
parallel within a cell, and 3) the branch-level and cell-level
overall execution time. TAPM takes the computation graphs of
the network and the hardware configuration (e.g., the number
of PG and GLB) of each branch as inputs, and generates the
predicted execution time of each branch, each node within the
branch, and the whole cell. It schedules computing-intensive
branches with priority over memory-intensive branches. By analyzing time relations between the top and bottom layers using
the TAPM, data access in the next layer can be prefetched in
advance. Using the prefetching technique is an effective way to
improve the utilization of computing and memory bandwidth.
It also reduces the configuration latency by 36% compared to
that without prefetching.
C. Prefetching Weights and Activation Values
The performance of each node and branch is predicted by
TAPM in the compiler, and the prediction information is written into the scheduling tables in the multi-branch scheduler.
The multi-branch scheduler manages the execution of branches
with the same number of rows as the branch‚Äôs network layer,
and contains key information such as the operation type,
execution time, dependent relations, and etc. During the inference process, the branch monitor dynamically monitors the
execution status of each branch. Once the monitored execution
time is over the threshold, the multi-branch scheduler issues
a prefetch operation to load the corresponding weights and
activation values.

Weights prefetch NASGuard uses information from the
branch scheduling table to predict branch jump and backward
branch direction and perform weight prefetches. Hardware
counters are applied to update the cross-layer dependencies in
the branch scheduling tables. A one-dimensional array records
the layer‚Äôs dependency parameter which may depend on two or
three branches of the previous layer. As dependencies indicate
jumps between branches or cells, NASGuard uses dependencies and layer indexes to track dependent relations between the
upper and lower layer. When a layer‚Äôs execution is finished,
the hardware counter of the corresponding dependency will
minus one. When the counter of dependence becomes 0, a
branch jumps to perform a weight prefetch operation.
The weight management table is designed to guide weight
prefetch by implementing a free list like the prefetch buffer
index pool to cache the weights of multiple branches. A status
register is set in the weight prefetch buffer, including the
processing status (on-the-fly request, completed request) and
related data access status. They will be updated synchronously
with the weight management table.
Activation values prefetch NASGuard uses a multi-branch
scheduler to prefetch the activation values of the previous
layer in advance (e.g., shortcut/dense connected layer). Activation value prefetching adopts the same method as weight
prefetching. The activation management tables also manage
activation data and corresponding prefetch buffers. The buffer
size for each branch is assigned and initialized at compile
time. However, it can be partitioned dynamically during the
execution of branches in the same cell.
VIII. EVALUATION
A. Methodology
We have implemented NASGuard using Verilog RTL. Table
III lists the major architectural parameters of the evaluated
platforms. To make a fair comparison, a typical many-core
architecture without a multi-branch scheduler and a prefetch
buffer is used as the baseline.
The Synopsys Design Compiler (L-2016.03-SP5) with
SMIC 65nm technology is used to synthesize the designs for
measuring their timing and area cost. And the power consumption is estimated with Synopsys PrimeTime PX according to
the simulated value change dump file. In order to assess its
energy consumption for the off-chip memory access, a DDR4
memory model is integrated. The bandwidth is 16 GB/sec, and
the average energy consumption of data access is 15 pJ/bit.
Simulation methodology We developed a cycle-accurate
simulator based on the Maestro [56], which is an open-source
simulator with flexible simulation framework of DNN accelerator. It simulates kinds of dataflows and on-chip memory
hierarchy. Based on its NoC fabric, we extended the single PE
to PG with a set of scheduling registers inside, and added the
logic of one multi-branch scheduler in the control processor.
Besides, we also enhanced the L3 cache to support prefetch
buffer. In addition, the TAPM prediction model has been crossvalidated with both SCALE-Sim [60] and Maestro to tune its
TABLE II: Networks selected for evaluation
.
Network Type Total Total Layer Operation
Weights MACs
RobNet-small
[11]
RNAS 4.41M 538M Cell, Block, Dense connect, DWconv etc.
RobNet-large
[11]
RNAS 6.89M 921M Cell, Block, Dense connect, DWconv etc.
RASNet [12] RNAS 7.42M 917M Block, Conv2d,
Shortcut connect etc.
RobustDARTS
[57]
RNAS 4.7M 574M Cell, Block, Conv2d,
Shortcut connect etc.
MnasNet [58] NAS 4.38M 340M Block, Shortcut
connect, DWconv etc.
NASNet-large
[18]
NAS 88.76M 47.8G Cell, Shortcut connect,
DWconv, Conv2d etc
DenseNet121
[42]
Hand 7.98M 2.9G Dense connect, Conv2d.
Inception-V3
[59]
Hand 27.16M 5.75G Inception module, Conv2d, Pool etc.
ResNet50 [35] Hand 25.56M 4.14G Shortcut connect,
Conv2d etc.
TABLE III: Key design parameters and area breakdown.
Architectural Baseline NASGuard
Components Size or Area Size or Area
number (mm2) number (mm2)
PEs per PG 16 0.112 16 0.112
Mux N/A 0 3 0.003
Partial Sum Register N/A 0 48B 0.004
PG IO FIFOs N/A 0 144B 0.011
Weight Buffer 0.5KB 0.012 0.5KB 0.012
Input/Output Buffer 1KB 0.026 1KB 0.026
Control Logic N/A 0.012 N/A 0.021
GLB Total Buffer 1.5MB 26.88 768KB 13.43
PGs 64 10.37 64 12.09
GLB 64 26.88 64 13.43
Router 64 0.96 64 0.96
Accl‚àó Control Processor N/A 1.43 ‚Äì 1.28
Branch Scheduler N/A 0 ‚Äì 1.12
Prefetch Buffer N/A 0 768KB 13.71
Total Area 39.64 mm2 42.59 mm2
‚àórepresents accelerator.
accuracy. And we used Verilog implementation to adjust the
accuracy of the simulator for accurate profiling functions.
Workloads Table II introduces the evaluated models including typical hand-designed DNNs (hand), NAS networks (NAS)
and robust NAS networks (RNAS). They are from various
applications ranging from image classification, segmentation,
and object recognition. And those popular networks with
medium to large scale have several hundreds of Mbytes memory footprints. Moreover, they share some common structural
features of the robust NAS networks.

B. Experimental Results
(1) Performance speedup, area and power overhead
a) Overall performance speedup and power reduction
Figure 7 illustrates the experimental results compared with
baseline architecture. NASGuard achieves 1.74√ó speedup
and 1.26√ó power reduction over baseline on average. Since
RobNet-large has all the typical characteristics of a robust
NAS network, the highest speedup (2.13√ó) is observed. Another case is MnasNet, which has a higher proportion of depthwise convolution. This makes PE less utilizable and does not
benefit from NASGuard‚Äôs optimization techniques, such as
work-steal strategies. As a result, the performance speedup
of NASGuard is modest for MnasNet network.
It is important to note that NASGuard can also effectively
support a wide variety of DNN networks. This is also one
of NASGuard‚Äôs strengths over the design of a monolithic
systolic array. Since these typical hand-designed DNN networks usually have shortcut/dense connections and inception
modules, these features could be fully exploited by NASGuard
architecture.
0
0.5
1
1.5
2
2.5
Improvement
over baseline
Speedup Energy reduction
Fig. 7: NASGuard performance and energy relative to the
baseline.
As shown in Figure 7, NASGuard saves 7% ‚àº 36% power
consumption over baseline architecture (1.26√ó reduction on
average). Power saving comes from two factors. First, the
execution time is reduced due to higher utilization of PE and
bandwidth. Thus, both static and dynamic power is saved. Second, NASGuard maximizes data reuse by performing pipeline
computation on dependent layers within the cell, and special
data channel further avoids unnecessary off-chip memory access. They effectively reduce the dynamic power consumption.
Although additional logics in NASGuard definitely increase
the static power, the above analysis explains the overall power
reduction.
b) Area overhead and breakdown Table III summarizes
the area breakdown of the major microarchitectural components. Overall, the area overhead of NASGuard is increased
by 7.4% in comparison with baseline. The area breakdown in
Figure 8(a) shows that the modular of PGs and GLB dominate
the area overhead, while the area of the branch scheduler only
accounts for 2.6% of the total area. Within each PG, all of
the on-chip buffers occupy about 24.9%, while the PE array
makes up 59.3% in Figure 8(b).
(a) Overall Area Breakdown (b) PG Area Breakdown
28.4%
2.3% 31.5%
3.0%
2.6%
32.2%
 PGs
GLB
NoC
Control
Processor
Branch
scheduler
Prefetch
Buffer
59.3%
1.6%
2.1%
5.8%
6.3%
13.8%
11.1%
 PE
Mux
Partial Sum
Register
IO FIFOs
Weight Buffer
Input/Output
Buffer
Control Logic
Fig. 8: Silicon area breakdown.
0%
20%
40%
60%
80%
100%
 PGs GLB NoC Control Processor Branch scheduler Prefetch Buffer Others
Fig. 9: Power breakdown for different networks.
c) Power breakdown Figure 9 illustrates the power breakdown of NASGuard running a variety of robust NAS networks
and DNNs. It can be observed that power breakdown is
dependent on the characteristics of networks. In particular,
when running RobNet-Large network, the power consumption
of the NoC and logic prefetch buffer is higher. The reason is
that the network induces more prefetching operations, and the
workload imbalance induced by parallel execution of multiple
PE clusters triggers more work-steal operations.
Compared with the baseline architecture, the static power
consumption of the NASGuard is increased by 12.8%. This
overhead is mainly from the multi-branch scheduler and
prefetch buffer. In particular, the former results in an 8.1%
overhead increment, while the rest increment is contributed
by the latter and related control logics.
(2) Performance evaluation for key designs
a) Evaluation on multi-branch mapping model The Layer
Clusters Paralleling mapping method (LCP) [61] for accelerating inception networks (multi-branch structure) can be applied
to many-core accelerator architecture. In order to verify the
effectiveness of our proposed heuristic multi-branch mapping
model (H3M), LCP has also been conducted for comparison.
As shown in Figure 10(a), NASGuard with H3M achieves an
average performance improvement of 1.24√ó than LCP. And
the inception-V3 achieves the highest performance speedup
(1.53√ó). While LCP aims at optimizing sequential dataflow
with the inception module, the proposed H3M optimizes the
inception module for parallel execution, and reasonably allocates resources for each branch. Moreover, it builds a pipeline

0
0.4
0.8
1.2
1.6
Speedup
LCP H3M
(a) Comparison of two mapping strategies.
0
0.4
0.8
1.2
1.6
Speedup
No-Prefetch Prefetch
(b) Performance improvement of prefetch.
Fig. 10: Evaluation on key designs
for the dependent branches of robust NAS networks, thus
reducing the off-chip memory access and the NoC congestion
of internal data communication. While LCP can maximize
the reuse of input data and improve resource utilization by
clustering operations of similar computing, it cannot optimize
the complex network branches or the diversified computing
operations inside cell.
b) Evaluation on performance prediction model and
prefetch mechanism Three major scenarios are designed for
TAPM evaluation, including early prediction, timely prediction, and lazy prediction. Overall, TAPM effectively predicts
the execution time of cell node and branch, and the false
prediction is 1.04%. In essence, the effectiveness of TAPM
lies in its ability to reduce the waiting time of the PE array.
The result shows that such ability is closely related with the
policy of either early or timely prediction rather than the lazy
one.
Figure 10(b) compares the performance when enable and
disable the prefetch functionality. The results show that NASGuard with prefetch witnesses an average 35.9% performance
improvement than the case without prefetch (non-prefetching).
First, in case of RobNet-large and DesNet121, the performance
speedup is 62% and 46% respectively. Weights and input
feature maps prefetched in these two cases account for 84.7%
and 61.3% of their total input data. Structural characteristics
of these networks provide the opportunities of exploiting the
data locality at the level of cells and branches. And the
prefetching technique also reduces memory bandwidth and
thus improves resource utilization. Second, for the memoryintensive networks which have poor memory locality (RASNet), the performance improvement of enabling prefetch is
limited (about 12%). Third, in case of the computing-intensive
networks (e.g., MnasNet which has multiple DWconv [58],
[62]), the multi-branch scheduler also has fewer opportunities
to dispatch prefetching operations.
c) Evaluation on the combination of prefetch and load
balancing scheduling It is obvious that the baseline architecture severely suffers from the issues of the irregularity of
memory accesses and load imbalance. The performance of
baseline is only 47.35% ‚àº 60.54% of NASGuard design.
By employing prefetching and multi-granularity scheduling
mechanisms, NASGuard can effectively address the workload
imbalance and achieve high utilization (79.29% ‚àº 96.74%) of
computational resources. Since MnasNet has many computingintensive DWconv layers, it can reduce the opportunity to
overlap prefetching of activation values, it thus achieves limited performance improvement (1.26√ó). And other robust NAS
networks achieve higher performance improvements by means
of prefetching and multi-granularity scheduling mechanism.
0
15
30
45
60
128 256 512 1024 2048 4096 8192 16384
Speedup
RobustDARTS RobNet-small
RobNet-large RASNet
NASNet-Large MnasNet
DensNet121 Inception V3
ResNet50 Geomean
(a) Sensitivity analysis on PE quantity.
0
1
2
Speedup
PG/PEs=8 PG/PEs=16 (Default) PG/PEs=32 PG/PEes=64
(b) Sensitivity analysis on the number of PEs per PG.
Fig. 11: Sensitivity analysis.
(3) Scalability
Figure 11(a) shows the sensitivity analysis on the PE
quantity. For all the cases, the PG always has 4x4 PEs. And we
select the case of 128 PEs as the baseline. It can be observed
that the performance improvement scales almost linearly from
128 to 2048 PEs. MnasNet, a DWconv-dominated network,
achieves the lowest of the linearly scaled performance, 23.5%,

at 16384 PEs. The number of PE increases from 2048 to
16384, but the computational performance does not increase
linearly and PE utilization decreases significantly with the
increase of PE number. This is because DWconv has low
parallelism and poor data locality. Another reason is that
the performance is also dependent on the latency of NoC
communication.
(4) Sensitivity analysis of the number of PE per PG
The many-core architecture exposes two levels of parallelism: The first is the PE-level parallelism in a PG. It
is a fine-grain one which offers plenty of adjacent output
elements. And the second is the PG-level parallelism. It is a
coarse-grain one which usually generates many independent
output feature maps. Figure 11(b) evaluates the sensitivity
of the number of PE per PG. The number of PEs is varied
from 8 to 16, 32, and 64 within the PG. It can be found
that employing a small number of PEs (8) is not a good
choice. The main reason is that the inter-PE fragmentation
problem aggravates with limited parallel multipliers residing
in a PG. The PG with a higher number of PEs indicates
more opportunities for parallelism, which is more beneficial
for utilization improvement. However, as the number of PEs
gets larger (32 or 64), the limited performance improvement
is observed.
Due to the different algorithmic properties of the load
network, the network operations within multiple branches
have different parallelism. And some layers inherently perform
better if they are tiled to smaller chunks and parallelized across
multiple smaller arrays, because in that case they would exploit
coarse-grain parallelism and yield better resource utilization.
In short, the number of PE needs to be carefully decided according to the characteristics of the load network. Fortunately,
our architecture can flexibly form PE clusters of different
granularity for each branch and achieve the requirements of
multi-branch parallelism.
IX. DISCUSSION
NASGuard can be broadened for deploying general
DNNs Since the majority of early DNN networks usually
have single-branch structure and contain a lot of parallelism,
monolithic systolic arrays such as TPU are able to fully exploit
their parallelism. As a result, NASGuard architecture which
adopts many-core design might cause performance loss. It is
important to note that the latest evolution of DNNs is the
introduction of special structures such as multi-branch structure, depth-wise convolution, and shortcut/dense connections,
etc. The design of large PE arrays cannot effectively exploit
such kind of branch-level parallelism. In addition, the depthwise convolution operation can further reduce PE utilization.
It should be noted that NASGuard can effectively meet such a
new trend. Its many-core design and data prefetch capability
fully exploit the branch-level parallelism and maintain high
PE utilization at every layer of the network. We select two
typical recent DNNs (DenseNet121 [42] and Inception-V3
[59]) for this evaluation. Compared to Eyeriss-v2 [49] with
the same area, the average performance speedup is 1.41√ó and
the energy is reduced by 36%. Such evaluation results validate
our aforementioned hypothesis about NASGuard‚Äôs efficiency
for state-of-the-art DNN networks.
Differences between NASGuard and multi-branch neural networks optimization techniques System-level or software optimization techniques are usually used to accelerate
the inference and scheduling of multi-branch neural networks
[63]‚Äì[66]. They apply computation graph splitting and fusion
techniques to perform serial execution on DNN accelerators.
However, NASGuard adopts the design of the multi-branch
scheduler to manage task scheduling for efficiently parallel
execution of multiple branches. Moreover, software/hardware
co-design enables NASGuard to reuse and prefetch data for
various network structures (e.g., shortcut or dense connections).
X. RELATED WORK
This paper offers robust NAS network acceleration through
architecture improvements that are propelled by unique computational characteristics and parallelism mechanisms of robust NAS networks. Moreover, NASGuard lies at the intersection of AI algorithms, security, and DNN acceleration. The
relevant related work categories are discussed as below.
DNN accelerators Existing DNN accelerators [40], [67]‚Äì
[71] have a fixed-sized systolic array with a number of PEs,
and they are well matched for large and compute-bound
DNNs; whereas, computation- and memory-bound robust NAS
networks suffer from PE underutilization and fail to achieve
high performance and energy efficiency [39], [45], [49], [54],
[69], [72]‚Äì[76]. Although DNNGuard [77] supports most
adversarial example detection methods, it does not effectively
support robust NAS networks with multiple branches, and
serially executes multiple branches within the cell, and does
not fully exploit the internal data locality. For the same
workload, our architecture has an average performance improvement of 2.18√ó compared with DNNGuard. It reduces
data reuse between cells and PE utilization of single branch
execution. In contrast to the monolithic systolic array, this
paper explores a many-core architecture design for spatial colocation of robust NAS networks for multi-branch parallel execution and scheduling challenges. DeepSniffer [78] proposes
the first quantitative systematic schema to explore the DNN
model leakage risks through the DNN system, and Ptolemy
[79] designs a hardware architecture support for robust deep
learning against adversarial example. These works demonstrate
that the designs of hardware architecture to resist adversarial
example attacks is a promising research.
Hardware-aware NAS Experts with cross-disciplinary
knowledge generally spend considerable amount of time and
computing resources with hardware-aware NAS to obtain
network models for dedicated hardware platforms [80]‚Äì[85]
. Such an effort is challenged by the complexity and diversity
of the hardware design space, as it is extremely difficult to
find efficient networks corresponding to the various hardware architectures. Moreover, existing hardware designs do
not cover the characteristics of NAS networks, resulting in

low utilization of hardware resources. NAS networks on our
hardware architecture have higher accuracy and robustness, as
well as better inference performance. The main objective of
this paper is not to design the best DNN accelerator, but to
provide hardware designers with a trade-off method to evaluate
more comprehensive design options, and to design a tightly
coupled accelerator that balances the performance, accuracy
and robustness of DNN algorithms.
XI. CONCLUSION
The security of deep learning system is a critical problem,
therefore, accelerating robust NAS networks is arguably as
important as accelerating DNNs themselves. However, current
DNN accelerator architectures are incapable or ineffective to
run robust NAS networks. This paper proposes a concrete
DNN accelerator architecture called NASGuard, which fills
an important gap. It offers robust NAS network acceleration through architecture improvements that are motivated by
unique computational characteristics and parallelism of this
kind of new networks.