// Seed: 1682350619
module module_0 (
    input tri id_0,
    output tri1 id_1,
    output wor id_2,
    output supply0 id_3,
    input wire id_4,
    output wor id_5,
    input supply1 id_6,
    input tri1 id_7,
    input uwire id_8,
    input uwire id_9,
    output tri0 id_10,
    output tri id_11,
    output wand id_12
);
  wire id_14;
endmodule
module module_1 (
    input wand id_0,
    input tri1 id_1,
    output tri0 id_2,
    output tri0 id_3,
    output supply1 id_4,
    output supply1 id_5,
    output wire id_6,
    input supply1 id_7,
    output supply0 id_8,
    output supply0 id_9,
    input tri0 id_10,
    input tri id_11,
    output supply0 id_12,
    inout tri id_13,
    output logic id_14,
    input wand id_15,
    inout tri1 id_16,
    input logic id_17,
    output uwire id_18
);
  initial begin
    id_14 <= id_17;
  end
  module_0(
      id_0, id_18, id_6, id_5, id_1, id_3, id_7, id_11, id_15, id_0, id_9, id_13, id_13
  );
endmodule
