[2024-12-01 06:08:32 UTC] iverilog '-Wall' '-g2012' design.sv testbench.sv  && unbuffer vvp a.out  
warning: Some design elements have no explicit time unit and/or
       : time precision. This may cause confusing timing results.
       : Affected design elements are:
       :   -- module mux16to1 declared here: design.sv:1
                   0 Input: xxxx, Select Line: x, Output: x
                   5 Input: 3f0a, Select Line: 0, Output: 0
                  10 Input: 3f0a, Select Line: 1, Output: 1
                  15 Input: 3f0a, Select Line: 6, Output: 0
testbench.sv:14: $finish called at 200 (1ns)