<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_3BBCBCA1-214A-4112-A3B5-6AF0CA942BCA"><title>Processor GPIO CMOS Buffer Type Topology</title><body><section id="SECTION_BB35F7CC-E7BE-49B2-82C3-C39BE9C0A029"><fig id="FIG_processor_gpio_1-load_topology_diagram_1"><title>Processor GPIO 1-Load Topology Diagram</title><image href="FIG_processor gpio 1-load topology diagram_1.jpg" scalefit="yes" id="IMG_processor_gpio_1-load_topology_diagram_1_jpg" /></fig><fig id="FIG_processor_gpio_multi-load_branch_topology_diagram_1"><title>Processor GPIO Multi-Load Branch Topology Diagram</title><image href="FIG_processor gpio multi-load branch topology diagram_1.jpg" scalefit="yes" id="IMG_processor_gpio_multi-load_branch_topology_diagram_1_jpg" /></fig><fig id="FIG_formula_for_strapping_or_pull-up_resistor_calculation_1"><title>Formula for Strapping or Pull-up Resistor Calculation</title><image href="FIG_formula for strapping or pull-up resistor calculation_1.png" scalefit="yes" id="IMG_formula_for_strapping_or_pull-up_resistor_calculation_1_png" /></fig><fig id="FIG_example_of_strapping_or_pull-up_resistor_calculation_1"><title>Example of Strapping or Pull-up Resistor Calculation</title><image href="FIG_example of strapping or pull-up resistor calculation_1.png" scalefit="yes" id="IMG_example_of_strapping_or_pull-up_resistor_calculation_1_png" /></fig><table id="TABLE_BB35F7CC-E7BE-49B2-82C3-C39BE9C0A029_1"><title>Processor GPIO CMOS Buffer Type Topology Notes</title><tgroup cols="2"><thead><row><entry>Note</entry><entry>Detail</entry></row></thead><tbody><row><entry><p>Total trace length</p></entry><entry><p>Total trace length options as below: </p><p>[1] Total trace length BO + M1 + BI =&lt; 177.8 mm, or</p><p>[2] Total trace length BO + M2 + BI =&lt; 177.8 mm, or</p><p>[3] Total trace length BO + Mn + BI =&lt; 177.8 mm.</p></entry></row><row><entry><p>Strapping resistor, R_strap</p></entry><entry><p>20 kÎ© on need basis, for strapping purposes.</p><p>Resistor can be either pull-up or pull-down depending on strapping design.</p></entry></row><row><entry><p>Number of vias allowed</p></entry><entry><p>No restriction.</p></entry></row><row><entry><p>Reference plane</p></entry><entry><p>No restriction.</p></entry></row><row><entry><p>Note 1</p></entry><entry><p>R_strap resistor is optional depending on signal needs and can be anywhere along M1, M2, Mn lane.</p><p>Refer to EDS or device datasheet for the requirement.</p></entry></row><row><entry><p>Note 2</p></entry><entry><p>Main route of Mn can start anywhere along M1 as long as the total length of each branch from processor to device is less than 177.8 mm.</p></entry></row><row><entry><p>Note 3</p></entry><entry><p>R_strap resistor value depends on power sequence/ strapping's timing and DC voltage level requirement (refer below for calculation details).</p></entry></row><row><entry><p>Note 4</p></entry><entry><p>Level shifter may be needed depending on actual device implementation. Generally no length restriction after level shifter.</p></entry></row><row><entry><p>Note 5</p></entry><entry><p>For processor input-only signal, if device output is open drain buffer type, then proper pull-up resistor, Rpu is needed and refer to "Rise Time and R_strap or Rpu Calculation" section for details.</p></entry></row><row><entry><p>Note 6</p></entry><entry><p>Noise sensitive GPIO pin should be properly shielded/ with sufficient trace spacing (e.g.: 3x of trace width).</p><p>This is to prevent undesirable random system reset.</p></entry></row><row><entry><p>Rise time and R_strap or Rpu calculation</p></entry><entry><p /></entry></row><row><entry><p>R_strap or Rpu formula</p></entry><entry><p>Refer image [Formula for Strapping or Pull-up Resistor].</p></entry></row><row><entry><p>Bus capacitance rule of thumb, Cb</p></entry><entry><p>Device = 10 pF per device.</p><p>Board trace = 3.3 pF per 25.4 mm of trace length.</p></entry></row><row><entry><p>Example</p></entry><entry><p>[1] Total bus length = 10 inches  --&gt; 10 x 3.3 pF = 33 pF.</p><p>[2] Branch topology with two devices  --&gt;  2 x 10 pF = 20 pF.</p><p>[3] With a rise time requirement (tr) = 1 us.</p><p>Refer image [Example for Strapping or Pull-up Resistor Calculation].</p></entry></row></tbody></tgroup></table></section><section id="SECTION_CF93D2C8-3E66-4725-82CC-E2CF954EF8F7"><title>Segment Lengths</title><table id="TABLE_CF93D2C8-3E66-4725-82CC-E2CF954EF8F7_1"><title>Processor GPIO CMOS Buffer Type Topology Segment Lengths Routing Guidelines</title><tgroup cols="3"><thead><row><entry>Segment</entry><entry>Tline Type</entry><entry>Max Length Segment (mm)</entry></row></thead><tbody><row><entry><p>BO</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>12.7</p></entry></row><row><entry><p>M1</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>177.6</p></entry></row><row><entry><p>BI</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>12.7</p></entry></row></tbody></tgroup></table><p>Max Length Total (mm): 203</p></section></body></topic>