Analysis & Synthesis report for test_VGA
Fri Jun 18 12:57:12 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. General Register Statistics
 10. Registers Packed Into Inferred Megafunctions
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Source assignments for buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_gv71:auto_generated
 13. Parameter Settings for User Entity Instance: Top-level Entity: |test_VGA
 14. Parameter Settings for User Entity Instance: buffer_ram_dp:DP_RAM
 15. Parameter Settings for Inferred Entity Instance: buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0
 16. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0
 17. altsyncram Parameter Settings by Entity Instance
 18. lpm_mult Parameter Settings by Entity Instance
 19. Port Connectivity Checks: "FSM_game:juego"
 20. Port Connectivity Checks: "VGA_Driver640x480:VGA640x480"
 21. Port Connectivity Checks: "buffer_ram_dp:DP_RAM"
 22. Post-Synthesis Netlist Statistics for Top Partition
 23. Elapsed Time Per Partition
 24. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Jun 18 12:57:12 2021       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; test_VGA                                    ;
; Top-level Entity Name              ; test_VGA                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 139                                         ;
;     Total combinational functions  ; 139                                         ;
;     Dedicated logic registers      ; 22                                          ;
; Total registers                    ; 22                                          ;
; Total pins                         ; 19                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 393,216                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE10E22C8       ;                    ;
; Top-level entity name                                            ; test_VGA           ; test_VGA           ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Type of Retiming Performed During Resynthesis                    ; Full               ;                    ;
; Resynthesis Optimization Effort                                  ; Normal             ;                    ;
; Physical Synthesis Level for Resynthesis                         ; Normal             ;                    ;
; Use Generated Physical Constraints File                          ; On                 ;                    ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                 ;
+-------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                     ; Library ;
+-------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+---------+
; scr/FSM_game.v                                  ; yes             ; User Verilog HDL File                                 ; C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/scr/FSM_game.v                                  ;         ;
; scr/VGA_driver.v                                ; yes             ; User Verilog HDL File                                 ; C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/scr/VGA_driver.v                                ;         ;
; scr/test_VGA.v                                  ; yes             ; User Verilog HDL File                                 ; C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/scr/test_VGA.v                                  ;         ;
; scr/buffer_ram_dp.v                             ; yes             ; User Verilog HDL File                                 ; C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/scr/buffer_ram_dp.v                             ;         ;
; altsyncram.tdf                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                            ;         ;
; stratix_ram_block.inc                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                     ;         ;
; lpm_mux.inc                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                               ;         ;
; lpm_decode.inc                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                            ;         ;
; aglobal201.inc                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                            ;         ;
; a_rdenreg.inc                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                             ;         ;
; altrom.inc                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                                ;         ;
; altram.inc                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                                ;         ;
; altdpram.inc                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                              ;         ;
; db/altsyncram_gv71.tdf                          ; yes             ; Auto-Generated Megafunction                           ; C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/db/altsyncram_gv71.tdf                          ;         ;
; db/test_vga.ram0_buffer_ram_dp_cdeb1bbe.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/db/test_vga.ram0_buffer_ram_dp_cdeb1bbe.hdl.mif ;         ;
; db/decode_k8a.tdf                               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/db/decode_k8a.tdf                               ;         ;
; db/mux_9nb.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/db/mux_9nb.tdf                                  ;         ;
; lpm_mult.tdf                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf                                              ;         ;
; lpm_add_sub.inc                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                           ;         ;
; multcore.inc                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.inc                                              ;         ;
; bypassff.inc                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc                                              ;         ;
; altshift.inc                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc                                              ;         ;
; multcore.tdf                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf                                              ;         ;
; csa_add.inc                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/csa_add.inc                                               ;         ;
; mpar_add.inc                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.inc                                              ;         ;
; muleabz.inc                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/muleabz.inc                                               ;         ;
; mul_lfrg.inc                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mul_lfrg.inc                                              ;         ;
; mul_boothc.inc                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mul_boothc.inc                                            ;         ;
; alt_ded_mult.inc                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_ded_mult.inc                                          ;         ;
; alt_ded_mult_y.inc                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc                                        ;         ;
; dffpipe.inc                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dffpipe.inc                                               ;         ;
; mpar_add.tdf                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf                                              ;         ;
; lpm_add_sub.tdf                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                           ;         ;
; addcore.inc                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/addcore.inc                                               ;         ;
; look_add.inc                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/look_add.inc                                              ;         ;
; alt_stratix_add_sub.inc                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                   ;         ;
; db/add_sub_lgh.tdf                              ; yes             ; Auto-Generated Megafunction                           ; C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/db/add_sub_lgh.tdf                              ;         ;
; db/add_sub_pgh.tdf                              ; yes             ; Auto-Generated Megafunction                           ; C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/db/add_sub_pgh.tdf                              ;         ;
; altshift.tdf                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.tdf                                              ;         ;
+-------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 139       ;
;                                             ;           ;
; Total combinational functions               ; 139       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 60        ;
;     -- 3 input functions                    ; 27        ;
;     -- <=2 input functions                  ; 52        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 98        ;
;     -- arithmetic mode                      ; 41        ;
;                                             ;           ;
; Total registers                             ; 22        ;
;     -- Dedicated logic registers            ; 22        ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 19        ;
; Total memory bits                           ; 393216    ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 71        ;
; Total fan-out                               ; 1256      ;
; Average fan-out                             ; 5.09      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node                     ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                              ; Entity Name       ; Library Name ;
+------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; |test_VGA                                      ; 139 (34)            ; 22 (0)                    ; 393216      ; 0            ; 0       ; 0         ; 19   ; 0            ; |test_VGA                                                                                                                        ; test_VGA          ; work         ;
;    |VGA_Driver640x480:VGA640x480|              ; 67 (67)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_VGA|VGA_Driver640x480:VGA640x480                                                                                           ; VGA_Driver640x480 ; work         ;
;    |buffer_ram_dp:DP_RAM|                      ; 8 (0)               ; 3 (0)                     ; 393216      ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_VGA|buffer_ram_dp:DP_RAM                                                                                                   ; buffer_ram_dp     ; work         ;
;       |altsyncram:ram_rtl_0|                   ; 8 (0)               ; 3 (0)                     ; 393216      ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_VGA|buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0                                                                              ; altsyncram        ; work         ;
;          |altsyncram_gv71:auto_generated|      ; 8 (0)               ; 3 (3)                     ; 393216      ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_VGA|buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_gv71:auto_generated                                               ; altsyncram_gv71   ; work         ;
;             |decode_k8a:rden_decode|           ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_VGA|buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_gv71:auto_generated|decode_k8a:rden_decode                        ; decode_k8a        ; work         ;
;    |lpm_mult:Mult0|                            ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_VGA|lpm_mult:Mult0                                                                                                         ; lpm_mult          ; work         ;
;       |multcore:mult_core|                     ; 30 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_VGA|lpm_mult:Mult0|multcore:mult_core                                                                                      ; multcore          ; work         ;
;          |mpar_add:padder|                     ; 14 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_VGA|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                      ; mpar_add          ; work         ;
;             |lpm_add_sub:adder[0]|             ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_VGA|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; lpm_add_sub       ; work         ;
;                |add_sub_lgh:auto_generated|    ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_VGA|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_lgh:auto_generated                      ; add_sub_lgh       ; work         ;
;             |mpar_add:sub_par_add|             ; 5 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_VGA|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; mpar_add          ; work         ;
;                |lpm_add_sub:adder[0]|          ; 5 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_VGA|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; lpm_add_sub       ; work         ;
;                   |add_sub_pgh:auto_generated| ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_VGA|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_pgh:auto_generated ; add_sub_pgh       ; work         ;
+------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+-------------------------------------------------+
; Name                                                                                ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                             ;
+-------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+-------------------------------------------------+
; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_gv71:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 65536        ; 6            ; --           ; --           ; 393216 ; db/test_VGA.ram0_buffer_ram_dp_cdeb1bbe.hdl.mif ;
+-------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+-------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 22    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 19    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 9     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                ;
+-------------------------------------+--------------------------------+------+
; Register Name                       ; Megafunction                   ; Type ;
+-------------------------------------+--------------------------------+------+
; buffer_ram_dp:DP_RAM|data_out[0..5] ; buffer_ram_dp:DP_RAM|ram_rtl_0 ; RAM  ;
+-------------------------------------+--------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |test_VGA|VGA_Driver640x480:VGA640x480|countX[9] ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |test_VGA|VGA_Driver640x480:VGA640x480|countY[4] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_gv71:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |test_VGA ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; CAM_SCREEN_X   ; 184   ; Signed Integer                                  ;
; CAM_SCREEN_Y   ; 184   ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: buffer_ram_dp:DP_RAM                                                ;
+----------------+--------------------------------------------------------------------------------+----------------+
; Parameter Name ; Value                                                                          ; Type           ;
+----------------+--------------------------------------------------------------------------------+----------------+
; AW             ; 16                                                                             ; Signed Integer ;
; DW             ; 6                                                                              ; Signed Integer ;
; imageFILE      ; C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/scr/image.men ; String         ;
+----------------+--------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0            ;
+------------------------------------+-------------------------------------------------+----------------+
; Parameter Name                     ; Value                                           ; Type           ;
+------------------------------------+-------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                               ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                              ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                             ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                              ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                             ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                               ; Untyped        ;
; OPERATION_MODE                     ; ROM                                             ; Untyped        ;
; WIDTH_A                            ; 6                                               ; Untyped        ;
; WIDTHAD_A                          ; 16                                              ; Untyped        ;
; NUMWORDS_A                         ; 65536                                           ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                    ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                            ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                            ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                            ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                            ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                            ; Untyped        ;
; WIDTH_B                            ; 1                                               ; Untyped        ;
; WIDTHAD_B                          ; 1                                               ; Untyped        ;
; NUMWORDS_B                         ; 1                                               ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                          ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                          ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                          ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                          ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                    ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                          ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                            ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                            ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                            ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                            ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                            ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                            ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                               ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                               ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                            ; Untyped        ;
; BYTE_SIZE                          ; 8                                               ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                            ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                            ; Untyped        ;
; INIT_FILE                          ; db/test_VGA.ram0_buffer_ram_dp_cdeb1bbe.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                          ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                               ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                          ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                          ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                          ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                          ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                 ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                 ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                           ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                           ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                               ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                    ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_gv71                                 ; Untyped        ;
+------------------------------------+-------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 9            ; Untyped             ;
; LPM_WIDTHB                                     ; 8            ; Untyped             ;
; LPM_WIDTHP                                     ; 17           ; Untyped             ;
; LPM_WIDTHR                                     ; 17           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                      ;
+-------------------------------------------+-------------------------------------------+
; Name                                      ; Value                                     ;
+-------------------------------------------+-------------------------------------------+
; Number of entity instances                ; 1                                         ;
; Entity Instance                           ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                       ;
;     -- WIDTH_A                            ; 6                                         ;
;     -- NUMWORDS_A                         ; 65536                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                              ;
;     -- WIDTH_B                            ; 1                                         ;
;     -- NUMWORDS_B                         ; 1                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ;
+-------------------------------------------+-------------------------------------------+


+--------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance         ;
+---------------------------------------+----------------+
; Name                                  ; Value          ;
+---------------------------------------+----------------+
; Number of entity instances            ; 1              ;
; Entity Instance                       ; lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 9              ;
;     -- LPM_WIDTHB                     ; 8              ;
;     -- LPM_WIDTHP                     ; 17             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED       ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; YES            ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
+---------------------------------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FSM_game:juego"                                                                                                                                                                ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                 ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_px_addr ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (16 bits) it drives.  The 15 most-significant bit(s) in the port expression will be connected to GND. ;
; mem_px_data ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (6 bits) it drives.  The 5 most-significant bit(s) in the port expression will be connected to GND.   ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Driver640x480:VGA640x480"                                                                                                                       ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; pixelIn  ; Input  ; Warning  ; Input port expression (6 bits) is smaller than the input port (9 bits) it drives.  Extra input bit(s) "pixelIn[8..6]" will be connected to GND. ;
; pixelOut ; Output ; Warning  ; Output or bidir port (9 bits) is wider than the port expression (6 bits) it drives; bit(s) "pixelOut[8..6]" have no fanouts                     ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "buffer_ram_dp:DP_RAM"                                                                                                                        ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; reset ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 19                          ;
; cycloneiii_ff         ; 22                          ;
;     ENA SLD           ; 9                           ;
;     SLD               ; 10                          ;
;     plain             ; 3                           ;
; cycloneiii_lcell_comb ; 139                         ;
;     arith             ; 41                          ;
;         2 data inputs ; 26                          ;
;         3 data inputs ; 15                          ;
;     normal            ; 98                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 21                          ;
;         3 data inputs ; 12                          ;
;         4 data inputs ; 60                          ;
; cycloneiii_ram_block  ; 48                          ;
;                       ;                             ;
; Max LUT depth         ; 5.80                        ;
; Average LUT depth     ; 3.82                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Fri Jun 18 12:56:21 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off test_VGA -c test_VGA
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file scr/cl_25_24_quartus.v
    Info (12023): Found entity 1: cl_25_24_quartus File: C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/scr/cl_25_24_quartus.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file scr/fsm_game.v
    Info (12023): Found entity 1: FSM_game File: C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/scr/FSM_game.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file scr/vga_driver.v
    Info (12023): Found entity 1: VGA_Driver640x480 File: C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/scr/VGA_driver.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file scr/test_vga.v
    Info (12023): Found entity 1: test_VGA File: C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/scr/test_VGA.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file scr/buffer_ram_dp.v
    Info (12023): Found entity 1: buffer_ram_dp File: C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/scr/buffer_ram_dp.v Line: 19
Warning (10236): Verilog HDL Implicit Net warning at test_VGA.v(165): created implicit net for "btnr" File: C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/scr/test_VGA.v Line: 165
Warning (12162): EDA synthesis tool is specified as "Custom", but Library Mapping File is not specified
Warning (12163): EDA synthesis tool is specified as "Custom", but VCC is not specified
Warning (12164): EDA synthesis tool is specified as "Custom", but GND is not specified
Info (12127): Elaborating entity "test_VGA" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at test_VGA.v(55): object "clk12M" assigned a value but never read File: C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/scr/test_VGA.v Line: 55
Warning (10230): Verilog HDL assignment warning at test_VGA.v(152): truncated value with size 32 to match size of target (16) File: C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/scr/test_VGA.v Line: 152
Info (12128): Elaborating entity "buffer_ram_dp" for hierarchy "buffer_ram_dp:DP_RAM" File: C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/scr/test_VGA.v Line: 121
Warning (10850): Verilog HDL warning at buffer_ram_dp.v(58): number of words (33856) in memory file does not match the number of elements in the address range [0:65535] File: C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/scr/buffer_ram_dp.v Line: 58
Info (12128): Elaborating entity "VGA_Driver640x480" for hierarchy "VGA_Driver640x480:VGA640x480" File: C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/scr/test_VGA.v Line: 139
Warning (10230): Verilog HDL assignment warning at VGA_driver.v(57): truncated value with size 32 to match size of target (10) File: C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/scr/VGA_driver.v Line: 57
Warning (10230): Verilog HDL assignment warning at VGA_driver.v(58): truncated value with size 32 to match size of target (9) File: C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/scr/VGA_driver.v Line: 58
Warning (10230): Verilog HDL assignment warning at VGA_driver.v(67): truncated value with size 32 to match size of target (9) File: C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/scr/VGA_driver.v Line: 67
Warning (10230): Verilog HDL assignment warning at VGA_driver.v(71): truncated value with size 32 to match size of target (10) File: C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/scr/VGA_driver.v Line: 71
Info (12128): Elaborating entity "FSM_game" for hierarchy "FSM_game:juego" File: C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/scr/test_VGA.v Line: 170
Warning (10034): Output port "mem_px_addr" at FSM_game.v(8) has no driver File: C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/scr/FSM_game.v Line: 8
Warning (10034): Output port "mem_px_data" at FSM_game.v(9) has no driver File: C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/scr/FSM_game.v Line: 9
Warning (10034): Output port "px_wr" at FSM_game.v(11) has no driver File: C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/scr/FSM_game.v Line: 11
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "btnr" is missing source, defaulting to GND File: C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/scr/test_VGA.v Line: 165
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "btnr" is missing source, defaulting to GND File: C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/scr/test_VGA.v Line: 165
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "btnr" is missing source, defaulting to GND File: C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/scr/test_VGA.v Line: 165
    Warning (12110): Net "DP_RAM_addr_in[15]" is missing source, defaulting to GND File: C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/scr/test_VGA.v Line: 60
    Warning (12110): Net "DP_RAM_addr_in[14]" is missing source, defaulting to GND File: C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/scr/test_VGA.v Line: 60
    Warning (12110): Net "DP_RAM_addr_in[13]" is missing source, defaulting to GND File: C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/scr/test_VGA.v Line: 60
    Warning (12110): Net "DP_RAM_addr_in[12]" is missing source, defaulting to GND File: C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/scr/test_VGA.v Line: 60
    Warning (12110): Net "DP_RAM_addr_in[11]" is missing source, defaulting to GND File: C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/scr/test_VGA.v Line: 60
    Warning (12110): Net "DP_RAM_addr_in[10]" is missing source, defaulting to GND File: C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/scr/test_VGA.v Line: 60
    Warning (12110): Net "DP_RAM_addr_in[9]" is missing source, defaulting to GND File: C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/scr/test_VGA.v Line: 60
    Warning (12110): Net "DP_RAM_addr_in[8]" is missing source, defaulting to GND File: C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/scr/test_VGA.v Line: 60
    Warning (12110): Net "DP_RAM_addr_in[7]" is missing source, defaulting to GND File: C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/scr/test_VGA.v Line: 60
    Warning (12110): Net "DP_RAM_addr_in[6]" is missing source, defaulting to GND File: C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/scr/test_VGA.v Line: 60
    Warning (12110): Net "DP_RAM_addr_in[5]" is missing source, defaulting to GND File: C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/scr/test_VGA.v Line: 60
    Warning (12110): Net "DP_RAM_addr_in[4]" is missing source, defaulting to GND File: C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/scr/test_VGA.v Line: 60
    Warning (12110): Net "DP_RAM_addr_in[3]" is missing source, defaulting to GND File: C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/scr/test_VGA.v Line: 60
    Warning (12110): Net "DP_RAM_addr_in[2]" is missing source, defaulting to GND File: C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/scr/test_VGA.v Line: 60
    Warning (12110): Net "DP_RAM_addr_in[1]" is missing source, defaulting to GND File: C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/scr/test_VGA.v Line: 60
    Warning (12110): Net "DP_RAM_data_in[5]" is missing source, defaulting to GND File: C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/scr/test_VGA.v Line: 61
    Warning (12110): Net "DP_RAM_data_in[4]" is missing source, defaulting to GND File: C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/scr/test_VGA.v Line: 61
    Warning (12110): Net "DP_RAM_data_in[3]" is missing source, defaulting to GND File: C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/scr/test_VGA.v Line: 61
    Warning (12110): Net "DP_RAM_data_in[2]" is missing source, defaulting to GND File: C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/scr/test_VGA.v Line: 61
    Warning (12110): Net "DP_RAM_data_in[1]" is missing source, defaulting to GND File: C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/scr/test_VGA.v Line: 61
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "buffer_ram_dp:DP_RAM|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 6
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 65536
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/test_VGA.ram0_buffer_ram_dp_cdeb1bbe.hdl.mif
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult0" File: C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/scr/test_VGA.v Line: 152
Info (12130): Elaborated megafunction instantiation "buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "6"
    Info (12134): Parameter "WIDTHAD_A" = "16"
    Info (12134): Parameter "NUMWORDS_A" = "65536"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/test_VGA.ram0_buffer_ram_dp_cdeb1bbe.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gv71.tdf
    Info (12023): Found entity 1: altsyncram_gv71 File: C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/db/altsyncram_gv71.tdf Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf
    Info (12023): Found entity 1: decode_k8a File: C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/db/decode_k8a.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_9nb.tdf
    Info (12023): Found entity 1: mux_9nb File: C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/db/mux_9nb.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult0" File: C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/scr/test_VGA.v Line: 152
Info (12133): Instantiated megafunction "lpm_mult:Mult0" with the following parameter: File: C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/scr/test_VGA.v Line: 152
    Info (12134): Parameter "LPM_WIDTHA" = "9"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "17"
    Info (12134): Parameter "LPM_WIDTHR" = "17"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lgh.tdf
    Info (12023): Found entity 1: add_sub_lgh File: C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/db/add_sub_lgh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_pgh.tdf
    Info (12023): Found entity 1: add_sub_pgh File: C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/db/add_sub_pgh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Warning (12162): EDA synthesis tool is specified as "Custom", but Library Mapping File is not specified
Warning (12163): EDA synthesis tool is specified as "Custom", but VCC is not specified
Warning (12164): EDA synthesis tool is specified as "Custom", but GND is not specified
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_R[2]" is stuck at GND File: C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/scr/test_VGA.v Line: 28
    Warning (13410): Pin "VGA_R[3]" is stuck at GND File: C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/scr/test_VGA.v Line: 28
    Warning (13410): Pin "VGA_G[2]" is stuck at GND File: C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/scr/test_VGA.v Line: 29
    Warning (13410): Pin "VGA_G[3]" is stuck at GND File: C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/scr/test_VGA.v Line: 29
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/scr/test_VGA.v Line: 30
    Warning (13410): Pin "VGA_B[3]" is stuck at GND File: C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/scr/test_VGA.v Line: 30
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "bntr" File: C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/scr/test_VGA.v Line: 36
    Warning (15610): No output dependent on input pin "bntl" File: C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/hdl/quartus/scr/test_VGA.v Line: 39
Info (21057): Implemented 206 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 15 output pins
    Info (21061): Implemented 139 logic cells
    Info (21064): Implemented 48 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 55 warnings
    Info: Peak virtual memory: 4786 megabytes
    Info: Processing ended: Fri Jun 18 12:57:12 2021
    Info: Elapsed time: 00:00:51
    Info: Total CPU time (on all processors): 00:01:03


