Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
| Date         : Sun Jan 19 16:44:45 2025
| Host         : pop-os running 64-bit Pop!_OS 22.04 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file HexDisplay_timing_summary_routed.rpt -pb HexDisplay_timing_summary_routed.pb -rpx HexDisplay_timing_summary_routed.rpx -warn_on_violation
| Design       : HexDisplay
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  19          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (19)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (19)
5. checking no_input_delay (0)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (19)
-------------------------
 There are 19 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (19)
-------------------------------------------------
 There are 19 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   34          inf        0.000                      0                   34           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.926ns  (logic 5.411ns (54.509%)  route 4.515ns (45.491%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  SW_IBUF[1]_inst/O
                         net (fo=7, routed)           2.182     3.662    SW_IBUF[1]
    SLICE_X0Y73          LUT4 (Prop_lut4_I1_O)        0.152     3.814 r  CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.333     6.147    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.779     9.926 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000     9.926    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.845ns  (logic 5.159ns (52.401%)  route 4.686ns (47.599%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  SW_IBUF[1]_inst/O
                         net (fo=7, routed)           2.182     3.662    SW_IBUF[1]
    SLICE_X0Y73          LUT4 (Prop_lut4_I2_O)        0.124     3.786 r  CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.504     6.290    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.555     9.845 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000     9.845    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.727ns  (logic 4.098ns (42.126%)  route 5.629ns (57.874%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE                         0.000     0.000 r  display_select_reg[0]/C
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display_select_reg[0]/Q
                         net (fo=11, routed)          0.738     1.194    display_select[0]
    SLICE_X0Y83          LUT3 (Prop_lut3_I2_O)        0.124     1.318 r  AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.891     6.209    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518     9.727 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.727    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.658ns  (logic 5.400ns (55.917%)  route 4.257ns (44.083%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  SW_IBUF[1]_inst/O
                         net (fo=7, routed)           2.185     3.664    SW_IBUF[1]
    SLICE_X0Y73          LUT4 (Prop_lut4_I0_O)        0.152     3.816 r  CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.072     5.889    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.769     9.658 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000     9.658    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.456ns  (logic 5.347ns (56.549%)  route 4.109ns (43.451%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  SW_IBUF[3]_inst/O
                         net (fo=7, routed)           1.480     2.957    SW_IBUF[3]
    SLICE_X0Y91          LUT4 (Prop_lut4_I2_O)        0.118     3.075 r  CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.629     5.704    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.752     9.456 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000     9.456    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.996ns  (logic 5.137ns (57.105%)  route 3.859ns (42.895%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  SW_IBUF[1]_inst/O
                         net (fo=7, routed)           2.185     3.664    SW_IBUF[1]
    SLICE_X0Y73          LUT4 (Prop_lut4_I3_O)        0.124     3.788 r  CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.674     5.462    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.534     8.996 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000     8.996    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.514ns  (logic 5.138ns (60.350%)  route 3.376ns (39.650%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  SW_IBUF[3]_inst/O
                         net (fo=7, routed)           1.702     3.179    SW_IBUF[3]
    SLICE_X0Y91          LUT4 (Prop_lut4_I3_O)        0.124     3.303 r  CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.674     4.977    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.537     8.514 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000     8.514    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.484ns  (logic 5.094ns (60.046%)  route 3.390ns (39.954%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  SW_IBUF[3]_inst/O
                         net (fo=7, routed)           1.480     2.957    SW_IBUF[3]
    SLICE_X0Y91          LUT4 (Prop_lut4_I3_O)        0.124     3.081 r  CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.910     4.991    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.493     8.484 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000     8.484    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_select_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.262ns  (logic 4.154ns (50.285%)  route 4.107ns (49.715%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE                         0.000     0.000 r  display_select_reg[2]/C
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display_select_reg[2]/Q
                         net (fo=9, routed)           1.222     1.678    display_select[2]
    SLICE_X0Y83          LUT3 (Prop_lut3_I0_O)        0.124     1.802 r  AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.886     4.687    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     8.262 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.262    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_select_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.107ns  (logic 4.362ns (53.806%)  route 3.745ns (46.194%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE                         0.000     0.000 r  display_select_reg[2]/C
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display_select_reg[2]/Q
                         net (fo=9, routed)           1.222     1.678    display_select[2]
    SLICE_X0Y83          LUT3 (Prop_lut3_I2_O)        0.152     1.830 r  AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.523     4.353    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.754     8.107 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.107    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            refresh_counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE                         0.000     0.000 r  refresh_counter_reg[15]/C
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  refresh_counter_reg[15]/Q
                         net (fo=2, routed)           0.117     0.258    refresh_counter_reg[15]
    SLICE_X1Y87          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    refresh_counter_reg[12]_i_1_n_4
    SLICE_X1Y87          FDRE                                         r  refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            refresh_counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE                         0.000     0.000 r  refresh_counter_reg[7]/C
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  refresh_counter_reg[7]/Q
                         net (fo=2, routed)           0.117     0.258    refresh_counter_reg[7]
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  refresh_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    refresh_counter_reg[4]_i_1_n_4
    SLICE_X1Y85          FDRE                                         r  refresh_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            refresh_counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE                         0.000     0.000 r  refresh_counter_reg[3]/C
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  refresh_counter_reg[3]/Q
                         net (fo=2, routed)           0.119     0.260    refresh_counter_reg[3]
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  refresh_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    refresh_counter_reg[0]_i_1_n_4
    SLICE_X1Y84          FDRE                                         r  refresh_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            refresh_counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE                         0.000     0.000 r  refresh_counter_reg[11]/C
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  refresh_counter_reg[11]/Q
                         net (fo=2, routed)           0.120     0.261    refresh_counter_reg[11]
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    refresh_counter_reg[8]_i_1_n_4
    SLICE_X1Y86          FDRE                                         r  refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            refresh_counter_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE                         0.000     0.000 r  refresh_counter_reg[12]/C
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  refresh_counter_reg[12]/Q
                         net (fo=2, routed)           0.116     0.257    refresh_counter_reg[12]
    SLICE_X1Y87          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.372 r  refresh_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.372    refresh_counter_reg[12]_i_1_n_7
    SLICE_X1Y87          FDRE                                         r  refresh_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            refresh_counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE                         0.000     0.000 r  refresh_counter_reg[4]/C
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  refresh_counter_reg[4]/Q
                         net (fo=2, routed)           0.116     0.257    refresh_counter_reg[4]
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.372 r  refresh_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.372    refresh_counter_reg[4]_i_1_n_7
    SLICE_X1Y85          FDRE                                         r  refresh_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            refresh_counter_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE                         0.000     0.000 r  refresh_counter_reg[14]/C
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  refresh_counter_reg[14]/Q
                         net (fo=2, routed)           0.120     0.261    refresh_counter_reg[14]
    SLICE_X1Y87          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.372 r  refresh_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.372    refresh_counter_reg[12]_i_1_n_5
    SLICE_X1Y87          FDRE                                         r  refresh_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            refresh_counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE                         0.000     0.000 r  refresh_counter_reg[2]/C
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  refresh_counter_reg[2]/Q
                         net (fo=2, routed)           0.120     0.261    refresh_counter_reg[2]
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.372 r  refresh_counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.372    refresh_counter_reg[0]_i_1_n_5
    SLICE_X1Y84          FDRE                                         r  refresh_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            refresh_counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE                         0.000     0.000 r  refresh_counter_reg[6]/C
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  refresh_counter_reg[6]/Q
                         net (fo=2, routed)           0.120     0.261    refresh_counter_reg[6]
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.372 r  refresh_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.372    refresh_counter_reg[4]_i_1_n_5
    SLICE_X1Y85          FDRE                                         r  refresh_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            refresh_counter_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE                         0.000     0.000 r  refresh_counter_reg[8]/C
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  refresh_counter_reg[8]/Q
                         net (fo=2, routed)           0.117     0.258    refresh_counter_reg[8]
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.373 r  refresh_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.373    refresh_counter_reg[8]_i_1_n_7
    SLICE_X1Y86          FDRE                                         r  refresh_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------





