#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Jan 24 18:20:23 2021
# Process ID: 31600
# Current directory: /home/jfernandes/jfernandes/sandbox/iob-soc/submodules/SPI/hardware/fpga/vivado/XCKU
# Command line: vivado -nojournal -log vivado.log -mode batch -source ../spi.tcl -tclargs iob_spi_master_fl ../../../../hardware/src/spi_master_fl.v ../../../../hardware/src/iob_spi_master_fl.v ../../../../hardware/include ../../../../submodules/LIB/hardware/include ../../../../submodules/INTERCON/hardware/include  xcku040-fbva676-1-c
# Log file: /home/jfernandes/jfernandes/sandbox/iob-soc/submodules/SPI/hardware/fpga/vivado/XCKU/vivado.log
# Journal file: 
#-----------------------------------------------------------
source ../spi.tcl
# set TOP [lindex $argv 0]
# set VSRC [lindex $argv 1]
# set HW_INCLUDE [lindex $argv 2]
# set HW_DEFINE [lindex $argv 3]
# set PART [lindex $argv 4]
# puts $VSRC
../../../../hardware/src/spi_master_fl.v ../../../../hardware/src/iob_spi_master_fl.v
# foreach file [split $VSRC \ ] {
#     puts $file
#     if {$file != "" && $file != " " && $file != "\n"} {
#         read_verilog -sv $file
#     }
# }
../../../../hardware/src/spi_master_fl.v
../../../../hardware/src/iob_spi_master_fl.v
# set_property part $PART [current_project]
# synth_design -include_dirs $HW_INCLUDE -verilog_define $HW_DEFINE -part $PART -top $TOP -mode out_of_context -flatten_hierarchy none -verbose
Command: synth_design -include_dirs {../../../../hardware/include ../../../../submodules/LIB/hardware/include ../../../../submodules/INTERCON/hardware/include} -verilog_define {} -part xcku040-fbva676-1-c -top iob_spi_master_fl -mode out_of_context -flatten_hierarchy none -verbose
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-1540] The version limit for your license is '2018.05' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 31619 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1383.309 ; gain = 26.000 ; free physical = 115604 ; free virtual = 127164
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'iob_spi_master_fl' [/home/jfernandes/jfernandes/sandbox/iob-soc/submodules/SPI/hardware/src/iob_spi_master_fl.v:6]
	Parameter ADDR_W bound to: 4 - type: integer 
	Parameter DATA_W bound to: 32 - type: integer 
	Parameter WDATA_W bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'spi_master_fl' [/home/jfernandes/jfernandes/sandbox/iob-soc/submodules/SPI/hardware/src/spi_master_fl.v:9]
	Parameter CLKS_PER_HALF_SCLK bound to: 2 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter SETUP bound to: 3'b001 
	Parameter TRANSFER bound to: 3'b010 
WARNING: [Synth 8-6014] Unused sequential element r_expct_answer_reg was removed.  [/home/jfernandes/jfernandes/sandbox/iob-soc/submodules/SPI/hardware/src/spi_master_fl.v:296]
INFO: [Synth 8-256] done synthesizing module 'spi_master_fl' (1#1) [/home/jfernandes/jfernandes/sandbox/iob-soc/submodules/SPI/hardware/src/spi_master_fl.v:9]
INFO: [Synth 8-256] done synthesizing module 'iob_spi_master_fl' (2#1) [/home/jfernandes/jfernandes/sandbox/iob-soc/submodules/SPI/hardware/src/iob_spi_master_fl.v:6]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1424.848 ; gain = 67.539 ; free physical = 115614 ; free virtual = 127174
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1424.848 ; gain = 67.539 ; free physical = 115614 ; free virtual = 127175
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku040-fbva676-1-c
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1432.848 ; gain = 75.539 ; free physical = 115614 ; free virtual = 127175
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcku040-fbva676-1-c
INFO: [Synth 8-4471] merging register 'hold_n_int_reg' into 'wp_n_int_reg' [/home/jfernandes/jfernandes/sandbox/iob-soc/submodules/SPI/hardware/src/spi_master_fl.v:151]
INFO: [Synth 8-4471] merging register 'r_counters_done_reg' into 'r_build_done_reg' [/home/jfernandes/jfernandes/sandbox/iob-soc/submodules/SPI/hardware/src/spi_master_fl.v:300]
INFO: [Synth 8-4471] merging register 'r_setup_rst_reg' into 'r_setup_start_reg' [/home/jfernandes/jfernandes/sandbox/iob-soc/submodules/SPI/hardware/src/spi_master_fl.v:364]
WARNING: [Synth 8-6014] Unused sequential element hold_n_int_reg was removed.  [/home/jfernandes/jfernandes/sandbox/iob-soc/submodules/SPI/hardware/src/spi_master_fl.v:151]
WARNING: [Synth 8-6014] Unused sequential element r_counters_done_reg was removed.  [/home/jfernandes/jfernandes/sandbox/iob-soc/submodules/SPI/hardware/src/spi_master_fl.v:300]
WARNING: [Synth 8-6014] Unused sequential element r_setup_rst_reg was removed.  [/home/jfernandes/jfernandes/sandbox/iob-soc/submodules/SPI/hardware/src/spi_master_fl.v:364]
INFO: [Synth 8-5544] ROM "sclk_ne" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sclk_pe" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "validflag_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_currstate" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_sclk_out_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_transfer_start" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element r_sclk_edges_counter_reg was removed.  [/home/jfernandes/jfernandes/sandbox/iob-soc/submodules/SPI/hardware/src/spi_master_fl.v:103]
WARNING: [Synth 8-6014] Unused sequential element r_mosicounter_reg was removed.  [/home/jfernandes/jfernandes/sandbox/iob-soc/submodules/SPI/hardware/src/spi_master_fl.v:221]
WARNING: [Synth 8-6014] Unused sequential element r_misocounter_reg was removed.  [/home/jfernandes/jfernandes/sandbox/iob-soc/submodules/SPI/hardware/src/spi_master_fl.v:248]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1440.855 ; gain = 83.547 ; free physical = 115606 ; free virtual = 127165
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               72 Bit    Registers := 1     
	               32 Bit    Registers := 6     
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 3     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 1     
	   7 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 27    
	   4 Input      1 Bit        Muxes := 11    
	   7 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component detection 
Module iob_spi_master_fl 
File: /home/jfernandes/jfernandes/sandbox/iob-soc/submodules/SPI/hardware/src/iob_spi_master_fl.v 
Found Register "FL_RESET_reg" of size 1-bit
Found Register "FL_DATAIN_reg" of size 32-bit
Found Register "FL_ADDRESS_reg" of size 32-bit
Found Register "FL_COMMAND_reg" of size 16-bit
Found Register "FL_VALIDFLG_reg" of size 1-bit
Found Register "FL_COMMANDTP_reg" of size 3-bit
Module spi_master_fl 
File: /home/jfernandes/jfernandes/sandbox/iob-soc/submodules/SPI/hardware/src/spi_master_fl.v 
Found Register "r_inputread_reg" of size 1-bit
Found Register "r_validedge_reg" of size 1-bit
Found Register "r_setup_start_reg" of size 1-bit
Found Register "r_build_done_reg" of size 1-bit
Found Register "r_transfer_start_reg" of size 1-bit
Found Adder "clk_counter0" of operand size {<const>, 2 Bit} at Line:123
Found Register "clk_counter_reg" of size 2-bit
Found Register "r_commandtype_reg" of size 3-bit
Found Register "r_nmisobits_reg" of size 7-bit
Found Adder "r_sclk_edges0" of operand size {<const>, 7 Bit} at Line:315
Found Adder "r_sclk_edges0" of operand size {<const>, 7 Bit} at Line:315
Found Register "r_sclk_edges_reg" of size 9-bit
Found Adder "r_sclk_edges_counter0" of operand size {<const>, 9 Bit} at Line:111
Found Register "r_sclk_edges_counter_reg" of size 9-bit
Found Comparator "sclk_ne1" of operand size {<const>, 9 Bit} at Line:107
Found Register "r_transfers_done_reg" of size 1-bit
Found Register "r_currstate_reg" of size 3-bit
Found Register "sclk_pe_reg" of size 1-bit
Found Register "r_counterstop_reg" of size 8-bit
Found Register "sclk_ne_reg" of size 1-bit
Found Register "r_sclk_out_en_reg" of size 1-bit
Found Adder "r_mosicounter0" of operand size {<const>, 8 Bit} at Line:228
Found Register "r_mosicounter_reg" of size 8-bit
Found Comparator "r_mosicounter1" of operand size {8 Bit, 8 Bit} at Line:229
Found Register "r_sending_done_reg" of size 1-bit
Found Register "r_mosifinish_reg" of size 1-bit
Found Adder "r_misoctrstop0" of operand size {<const>, 7 Bit} at Line:314
Found Register "r_misoctrstop_reg" of size 7-bit
Found Comparator "r_misocounter1" of operand size {7 Bit, 7 Bit} at Line:254
Found Adder "r_misocounter0" of operand size {<const>, 7 Bit} at Line:253
Found Register "r_misocounter_reg" of size 7-bit
Found Register "r_misodata_reg" of size 32-bit
Found Register "data_out_reg" of size 32-bit
Found Register "tready_reg" of size 1-bit
Found Register "sclk_int_reg" of size 1-bit
Found Register "sclk_reg" of size 1-bit
Found Register "r_ss_n_reg" of size 1-bit
Found Register "r_datain_reg" of size 32-bit
Found Register "r_address_reg" of size 32-bit
Found Register "r_command_reg" of size 8-bit
Found Register "r_str2sendbuild_reg" of size 72-bit
Found Register "mosi_reg" of size 1-bit
Found Register "wp_n_int_reg" of size 1-bit
Found Register "r_misofinish_reg" of size 1-bit
Found Adder "r_validoutHold0" of operand size {<const>, 2 Bit} at Line:284
Hierarchical RTL Component report 
Module iob_spi_master_fl 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module spi_master_fl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               72 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   7 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 27    
	   4 Input      1 Bit        Muxes := 11    
	   7 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1920 (col length:120)
BRAMs: 1200 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element r_sclk_edges_counter_reg was removed.  [/home/jfernandes/jfernandes/sandbox/iob-soc/submodules/SPI/hardware/src/spi_master_fl.v:103]
WARNING: [Synth 8-6014] Unused sequential element r_mosicounter_reg was removed.  [/home/jfernandes/jfernandes/sandbox/iob-soc/submodules/SPI/hardware/src/spi_master_fl.v:221]
WARNING: [Synth 8-6014] Unused sequential element r_misocounter_reg was removed.  [/home/jfernandes/jfernandes/sandbox/iob-soc/submodules/SPI/hardware/src/spi_master_fl.v:248]
INFO: [Synth 8-3886] merging instance 'fl_spi0/r_sclk_edges_reg[0]' (FDCE) to 'fl_spi0/r_str2sendbuild_reg[0]'
INFO: [Synth 8-3886] merging instance 'fl_spi0/r_counterstop_reg[7]' (FDCE) to 'fl_spi0/r_str2sendbuild_reg[0]'
INFO: [Synth 8-3886] merging instance 'fl_spi0/r_counterstop_reg[0]' (FDCE) to 'fl_spi0/r_str2sendbuild_reg[0]'
INFO: [Synth 8-3886] merging instance 'fl_spi0/r_counterstop_reg[1]' (FDCE) to 'fl_spi0/r_str2sendbuild_reg[0]'
INFO: [Synth 8-3886] merging instance 'fl_spi0/r_counterstop_reg[2]' (FDCE) to 'fl_spi0/r_str2sendbuild_reg[0]'
INFO: [Synth 8-3886] merging instance 'fl_spi0/r_counterstop_reg[4]' (FDCE) to 'fl_spi0/r_str2sendbuild_reg[0]'
INFO: [Synth 8-3886] merging instance 'fl_spi0/r_str2sendbuild_reg[7]' (FDCE) to 'fl_spi0/r_str2sendbuild_reg[0]'
INFO: [Synth 8-3886] merging instance 'fl_spi0/r_str2sendbuild_reg[6]' (FDCE) to 'fl_spi0/r_str2sendbuild_reg[0]'
INFO: [Synth 8-3886] merging instance 'fl_spi0/r_str2sendbuild_reg[5]' (FDCE) to 'fl_spi0/r_str2sendbuild_reg[0]'
INFO: [Synth 8-3886] merging instance 'fl_spi0/r_str2sendbuild_reg[4]' (FDCE) to 'fl_spi0/r_str2sendbuild_reg[0]'
INFO: [Synth 8-3886] merging instance 'fl_spi0/r_str2sendbuild_reg[3]' (FDCE) to 'fl_spi0/r_str2sendbuild_reg[0]'
INFO: [Synth 8-3886] merging instance 'fl_spi0/r_str2sendbuild_reg[2]' (FDCE) to 'fl_spi0/r_str2sendbuild_reg[0]'
INFO: [Synth 8-3886] merging instance 'fl_spi0/r_str2sendbuild_reg[1]' (FDCE) to 'fl_spi0/r_str2sendbuild_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fl_spi0/\r_str2sendbuild_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fl_spi0/\r_currstate_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fl_spi0/wp_n_int_reg)
WARNING: [Synth 8-3332] Sequential element (r_currstate_reg[2]) is unused and will be removed from module spi_master_fl.
WARNING: [Synth 8-3332] Sequential element (r_address_reg[31]) is unused and will be removed from module spi_master_fl.
WARNING: [Synth 8-3332] Sequential element (r_address_reg[30]) is unused and will be removed from module spi_master_fl.
WARNING: [Synth 8-3332] Sequential element (r_address_reg[29]) is unused and will be removed from module spi_master_fl.
WARNING: [Synth 8-3332] Sequential element (r_address_reg[28]) is unused and will be removed from module spi_master_fl.
WARNING: [Synth 8-3332] Sequential element (r_address_reg[27]) is unused and will be removed from module spi_master_fl.
WARNING: [Synth 8-3332] Sequential element (r_address_reg[26]) is unused and will be removed from module spi_master_fl.
WARNING: [Synth 8-3332] Sequential element (r_address_reg[25]) is unused and will be removed from module spi_master_fl.
WARNING: [Synth 8-3332] Sequential element (r_address_reg[24]) is unused and will be removed from module spi_master_fl.
WARNING: [Synth 8-3332] Sequential element (wp_n_int_reg) is unused and will be removed from module spi_master_fl.
WARNING: [Synth 8-3332] Sequential element (r_str2sendbuild_reg[0]) is unused and will be removed from module spi_master_fl.
WARNING: [Synth 8-3332] Sequential element (FL_ADDRESS_reg[31]) is unused and will be removed from module iob_spi_master_fl.
WARNING: [Synth 8-3332] Sequential element (FL_ADDRESS_reg[30]) is unused and will be removed from module iob_spi_master_fl.
WARNING: [Synth 8-3332] Sequential element (FL_ADDRESS_reg[29]) is unused and will be removed from module iob_spi_master_fl.
WARNING: [Synth 8-3332] Sequential element (FL_ADDRESS_reg[28]) is unused and will be removed from module iob_spi_master_fl.
WARNING: [Synth 8-3332] Sequential element (FL_ADDRESS_reg[27]) is unused and will be removed from module iob_spi_master_fl.
WARNING: [Synth 8-3332] Sequential element (FL_ADDRESS_reg[26]) is unused and will be removed from module iob_spi_master_fl.
WARNING: [Synth 8-3332] Sequential element (FL_ADDRESS_reg[25]) is unused and will be removed from module iob_spi_master_fl.
WARNING: [Synth 8-3332] Sequential element (FL_ADDRESS_reg[24]) is unused and will be removed from module iob_spi_master_fl.
WARNING: [Synth 8-3332] Sequential element (FL_COMMAND_reg[15]) is unused and will be removed from module iob_spi_master_fl.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1840.609 ; gain = 483.301 ; free physical = 115185 ; free virtual = 126745
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1840.609 ; gain = 483.301 ; free physical = 115187 ; free virtual = 126747
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1840.609 ; gain = 483.301 ; free physical = 115187 ; free virtual = 126747
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 1840.609 ; gain = 483.301 ; free physical = 115187 ; free virtual = 126747
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 1840.609 ; gain = 483.301 ; free physical = 115187 ; free virtual = 126747
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1840.609 ; gain = 483.301 ; free physical = 115187 ; free virtual = 126747
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT2  |    15|
|2     |LUT3  |    59|
|3     |LUT4  |    48|
|4     |LUT5  |   113|
|5     |LUT6  |    42|
|6     |MUXF7 |     7|
|7     |FDCE  |   326|
|8     |FDPE  |    18|
+------+------+------+

Report Instance Areas: 
+------+----------+--------------+------+
|      |Instance  |Module        |Cells |
+------+----------+--------------+------+
|1     |top       |              |   628|
|2     |  fl_spi0 |spi_master_fl |   510|
+------+----------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1840.609 ; gain = 483.301 ; free physical = 115187 ; free virtual = 126747
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 30 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1840.609 ; gain = 483.301 ; free physical = 115189 ; free virtual = 126749
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1840.609 ; gain = 483.301 ; free physical = 115189 ; free virtual = 126749
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 1919.633 ; gain = 589.422 ; free physical = 115190 ; free virtual = 126749
# read_xdc ../spi.xdc
Parsing XDC File [/home/jfernandes/jfernandes/sandbox/iob-soc/submodules/SPI/hardware/fpga/vivado/spi.xdc]
Finished Parsing XDC File [/home/jfernandes/jfernandes/sandbox/iob-soc/submodules/SPI/hardware/fpga/vivado/spi.xdc]
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-1540] The version limit for your license is '2018.05' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1983.668 ; gain = 64.031 ; free physical = 115177 ; free virtual = 126737
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 7bf141ff

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2235.309 ; gain = 0.000 ; free physical = 114985 ; free virtual = 126545
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 7bf141ff

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2235.309 ; gain = 0.000 ; free physical = 114985 ; free virtual = 126545
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 10beb4a13

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2235.309 ; gain = 0.000 ; free physical = 114985 ; free virtual = 126545
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 10beb4a13

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2235.309 ; gain = 0.000 ; free physical = 114985 ; free virtual = 126545
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 10beb4a13

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2235.309 ; gain = 0.000 ; free physical = 114985 ; free virtual = 126545
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2235.309 ; gain = 0.000 ; free physical = 114985 ; free virtual = 126545
Ending Logic Optimization Task | Checksum: 10beb4a13

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2235.309 ; gain = 0.000 ; free physical = 114985 ; free virtual = 126545

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 8bfac0d0

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2235.312 ; gain = 0.004 ; free physical = 114985 ; free virtual = 126545
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 2235.312 ; gain = 315.680 ; free physical = 114985 ; free virtual = 126545
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-1540] The version limit for your license is '2018.05' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2299.348 ; gain = 0.000 ; free physical = 114977 ; free virtual = 126537
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 190dae01

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2299.348 ; gain = 0.000 ; free physical = 114977 ; free virtual = 126537
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2299.348 ; gain = 0.000 ; free physical = 114977 ; free virtual = 126537

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c133b544

Time (s): cpu = 00:00:20 ; elapsed = 00:00:41 . Memory (MB): peak = 3143.227 ; gain = 843.879 ; free physical = 114484 ; free virtual = 126044

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1af250abc

Time (s): cpu = 00:00:22 ; elapsed = 00:00:45 . Memory (MB): peak = 3182.266 ; gain = 882.918 ; free physical = 114464 ; free virtual = 126024

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1af250abc

Time (s): cpu = 00:00:22 ; elapsed = 00:00:45 . Memory (MB): peak = 3182.266 ; gain = 882.918 ; free physical = 114464 ; free virtual = 126024
Phase 1 Placer Initialization | Checksum: 1af250abc

Time (s): cpu = 00:00:22 ; elapsed = 00:00:45 . Memory (MB): peak = 3182.266 ; gain = 882.918 ; free physical = 114464 ; free virtual = 126024

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: e9d157fb

Time (s): cpu = 00:00:26 ; elapsed = 00:00:46 . Memory (MB): peak = 3238.293 ; gain = 938.945 ; free physical = 114410 ; free virtual = 125970

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: e9d157fb

Time (s): cpu = 00:00:26 ; elapsed = 00:00:46 . Memory (MB): peak = 3238.293 ; gain = 938.945 ; free physical = 114410 ; free virtual = 125970

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: e074652d

Time (s): cpu = 00:00:26 ; elapsed = 00:00:46 . Memory (MB): peak = 3238.293 ; gain = 938.945 ; free physical = 114408 ; free virtual = 125968

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 12229ef2b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:46 . Memory (MB): peak = 3238.293 ; gain = 938.945 ; free physical = 114408 ; free virtual = 125968

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: ddabd2d9

Time (s): cpu = 00:00:26 ; elapsed = 00:00:46 . Memory (MB): peak = 3238.293 ; gain = 938.945 ; free physical = 114408 ; free virtual = 125968

Phase 3.5 Small Shape Clustering
Phase 3.5 Small Shape Clustering | Checksum: 145084509

Time (s): cpu = 00:00:27 ; elapsed = 00:00:46 . Memory (MB): peak = 3238.293 ; gain = 938.945 ; free physical = 114401 ; free virtual = 125961

Phase 3.6 DP Optimization
Phase 3.6 DP Optimization | Checksum: 19b85795a

Time (s): cpu = 00:00:29 ; elapsed = 00:00:47 . Memory (MB): peak = 3238.293 ; gain = 938.945 ; free physical = 114401 ; free virtual = 125961

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 1548997a9

Time (s): cpu = 00:00:30 ; elapsed = 00:00:47 . Memory (MB): peak = 3238.293 ; gain = 938.945 ; free physical = 114399 ; free virtual = 125959

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: edde539d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:47 . Memory (MB): peak = 3238.293 ; gain = 938.945 ; free physical = 114387 ; free virtual = 125947

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: 1784838e0

Time (s): cpu = 00:00:30 ; elapsed = 00:00:47 . Memory (MB): peak = 3238.293 ; gain = 938.945 ; free physical = 114401 ; free virtual = 125961

Phase 3.10 Re-assign LUT pins
Phase 3.10 Re-assign LUT pins | Checksum: 16dce75a4

Time (s): cpu = 00:00:30 ; elapsed = 00:00:47 . Memory (MB): peak = 3238.293 ; gain = 938.945 ; free physical = 114401 ; free virtual = 125961

Phase 3.11 Pipeline Register Optimization
Phase 3.11 Pipeline Register Optimization | Checksum: 16dce75a4

Time (s): cpu = 00:00:30 ; elapsed = 00:00:47 . Memory (MB): peak = 3238.293 ; gain = 938.945 ; free physical = 114401 ; free virtual = 125961
Phase 3 Detail Placement | Checksum: 16dce75a4

Time (s): cpu = 00:00:30 ; elapsed = 00:00:47 . Memory (MB): peak = 3238.293 ; gain = 938.945 ; free physical = 114401 ; free virtual = 125961

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: bf23158e

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: bf23158e

Time (s): cpu = 00:00:31 ; elapsed = 00:00:47 . Memory (MB): peak = 3238.293 ; gain = 938.945 ; free physical = 114395 ; free virtual = 125955
INFO: [Place 30-746] Post Placement Timing Summary WNS=7.783. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: d1f9f95f

Time (s): cpu = 00:00:31 ; elapsed = 00:00:47 . Memory (MB): peak = 3238.293 ; gain = 938.945 ; free physical = 114396 ; free virtual = 125956
Phase 4.1 Post Commit Optimization | Checksum: d1f9f95f

Time (s): cpu = 00:00:31 ; elapsed = 00:00:47 . Memory (MB): peak = 3238.293 ; gain = 938.945 ; free physical = 114396 ; free virtual = 125956

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: d1f9f95f

Time (s): cpu = 00:00:31 ; elapsed = 00:00:47 . Memory (MB): peak = 3238.293 ; gain = 938.945 ; free physical = 114405 ; free virtual = 125965

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: d1f9f95f

Time (s): cpu = 00:00:31 ; elapsed = 00:00:48 . Memory (MB): peak = 3238.293 ; gain = 938.945 ; free physical = 114405 ; free virtual = 125965

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1a3f69766

Time (s): cpu = 00:00:31 ; elapsed = 00:00:48 . Memory (MB): peak = 3238.293 ; gain = 938.945 ; free physical = 114405 ; free virtual = 125965
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a3f69766

Time (s): cpu = 00:00:31 ; elapsed = 00:00:48 . Memory (MB): peak = 3238.293 ; gain = 938.945 ; free physical = 114405 ; free virtual = 125965
Ending Placer Task | Checksum: ffeb6dae

Time (s): cpu = 00:00:31 ; elapsed = 00:00:48 . Memory (MB): peak = 3238.293 ; gain = 938.945 ; free physical = 114461 ; free virtual = 126021
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:52 . Memory (MB): peak = 3238.293 ; gain = 1002.980 ; free physical = 114461 ; free virtual = 126021
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-1540] The version limit for your license is '2018.05' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 1a383f00 ConstDB: 0 ShapeSum: e5b32eae RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk[0]" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "MISO[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "MISO[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wstrb[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wstrb[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "valid[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "valid[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rst[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: a894e507

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 3238.293 ; gain = 0.000 ; free physical = 114203 ; free virtual = 125763
Post Restoration Checksum: NetGraph: b4f84b NumContArr: a7dfecbc Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: a894e507

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 3238.293 ; gain = 0.000 ; free physical = 114205 ; free virtual = 125765

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: a894e507

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 3238.293 ; gain = 0.000 ; free physical = 114157 ; free virtual = 125717

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: a894e507

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 3238.293 ; gain = 0.000 ; free physical = 114157 ; free virtual = 125717

Phase 2.4 Global Clock Net Routing
Phase 2.4 Global Clock Net Routing | Checksum: a894e507

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 3238.293 ; gain = 0.000 ; free physical = 114067 ; free virtual = 125627

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 145e836dc

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 3238.293 ; gain = 0.000 ; free physical = 114068 ; free virtual = 125628
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.829  | TNS=0.000  | WHS=0.046  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 144859e41

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 3238.293 ; gain = 0.000 ; free physical = 114067 ; free virtual = 125627

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 14a6734ba

Time (s): cpu = 00:00:37 ; elapsed = 00:00:24 . Memory (MB): peak = 3238.293 ; gain = 0.000 ; free physical = 114057 ; free virtual = 125617

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.849  | TNS=0.000  | WHS=0.052  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 11a5069be

Time (s): cpu = 00:00:39 ; elapsed = 00:00:25 . Memory (MB): peak = 3238.293 ; gain = 0.000 ; free physical = 114059 ; free virtual = 125619

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 5559136d

Time (s): cpu = 00:00:39 ; elapsed = 00:00:25 . Memory (MB): peak = 3238.293 ; gain = 0.000 ; free physical = 114059 ; free virtual = 125619
Phase 4 Rip-up And Reroute | Checksum: 5559136d

Time (s): cpu = 00:00:39 ; elapsed = 00:00:25 . Memory (MB): peak = 3238.293 ; gain = 0.000 ; free physical = 114059 ; free virtual = 125619

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 5559136d

Time (s): cpu = 00:00:39 ; elapsed = 00:00:25 . Memory (MB): peak = 3238.293 ; gain = 0.000 ; free physical = 114059 ; free virtual = 125619

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 5559136d

Time (s): cpu = 00:00:39 ; elapsed = 00:00:25 . Memory (MB): peak = 3238.293 ; gain = 0.000 ; free physical = 114059 ; free virtual = 125619
Phase 5 Delay and Skew Optimization | Checksum: 5559136d

Time (s): cpu = 00:00:39 ; elapsed = 00:00:25 . Memory (MB): peak = 3238.293 ; gain = 0.000 ; free physical = 114059 ; free virtual = 125619

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 6f31df7a

Time (s): cpu = 00:00:39 ; elapsed = 00:00:25 . Memory (MB): peak = 3238.293 ; gain = 0.000 ; free physical = 114059 ; free virtual = 125619
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.849  | TNS=0.000  | WHS=0.052  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 6f31df7a

Time (s): cpu = 00:00:39 ; elapsed = 00:00:25 . Memory (MB): peak = 3238.293 ; gain = 0.000 ; free physical = 114059 ; free virtual = 125619
Phase 6 Post Hold Fix | Checksum: 6f31df7a

Time (s): cpu = 00:00:39 ; elapsed = 00:00:25 . Memory (MB): peak = 3238.293 ; gain = 0.000 ; free physical = 114059 ; free virtual = 125619

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00705203 %
  Global Horizontal Routing Utilization  = 0.00777582 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 127706312

Time (s): cpu = 00:00:41 ; elapsed = 00:00:25 . Memory (MB): peak = 3238.293 ; gain = 0.000 ; free physical = 114057 ; free virtual = 125617

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 127706312

Time (s): cpu = 00:00:41 ; elapsed = 00:00:25 . Memory (MB): peak = 3238.293 ; gain = 0.000 ; free physical = 114056 ; free virtual = 125616

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 127706312

Time (s): cpu = 00:00:41 ; elapsed = 00:00:25 . Memory (MB): peak = 3238.293 ; gain = 0.000 ; free physical = 114056 ; free virtual = 125616

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.849  | TNS=0.000  | WHS=0.052  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 127706312

Time (s): cpu = 00:00:41 ; elapsed = 00:00:25 . Memory (MB): peak = 3238.293 ; gain = 0.000 ; free physical = 114059 ; free virtual = 125619
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:41 ; elapsed = 00:00:25 . Memory (MB): peak = 3238.293 ; gain = 0.000 ; free physical = 114118 ; free virtual = 125678

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 41 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:29 . Memory (MB): peak = 3238.293 ; gain = 0.000 ; free physical = 114118 ; free virtual = 125678
# report_utilization
Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Sun Jan 24 18:22:38 2021
| Host         : pudim-flan running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_utilization
| Design       : iob_spi_master_fl
| Device       : xcku040fbva676-1
| Design State : Fully Placed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| CLB LUTs                |  223 |     0 |    242400 |  0.09 |
|   LUT as Logic          |  223 |     0 |    242400 |  0.09 |
|   LUT as Memory         |    0 |     0 |    112800 |  0.00 |
| CLB Registers           |  344 |     0 |    484800 |  0.07 |
|   Register as Flip Flop |  344 |     0 |    484800 |  0.07 |
|   Register as Latch     |    0 |     0 |    484800 |  0.00 |
| CARRY8                  |    0 |     0 |     30300 |  0.00 |
| F7 Muxes                |    7 |     0 |    121200 | <0.01 |
| F8 Muxes                |    0 |     0 |     60600 |  0.00 |
| F9 Muxes                |    0 |     0 |     30300 |  0.00 |
+-------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 18    |          Yes |           - |          Set |
| 326   |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 0     |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+-------------------------------------------+------+-------+-----------+-------+
|                 Site Type                 | Used | Fixed | Available | Util% |
+-------------------------------------------+------+-------+-----------+-------+
| CLB                                       |   52 |     0 |     30300 |  0.17 |
|   CLBL                                    |   21 |     0 |           |       |
|   CLBM                                    |   31 |     0 |           |       |
| LUT as Logic                              |  223 |     0 |    242400 |  0.09 |
|   using O5 output only                    |   14 |       |           |       |
|   using O6 output only                    |  155 |       |           |       |
|   using O5 and O6                         |   54 |       |           |       |
| LUT as Memory                             |    0 |     0 |    112800 |  0.00 |
|   LUT as Distributed RAM                  |    0 |     0 |           |       |
|   LUT as Shift Register                   |    0 |     0 |           |       |
| LUT Flip Flop Pairs                       |  149 |     0 |    242400 |  0.06 |
|   fully used LUT-FF pairs                 |   42 |       |           |       |
|   LUT-FF pairs with one unused LUT output |  107 |       |           |       |
|   LUT-FF pairs with one unused Flip Flop  |   84 |       |           |       |
| Unique Control Sets                       |   17 |       |           |       |
+-------------------------------------------+------+-------+-----------+-------+
* Note: Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       600 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       600 |  0.00 |
|   RAMB18       |    0 |     0 |      1200 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      1920 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    0 |     0 |       312 |  0.00 |
| HPIOB            |    0 |     0 |       208 |  0.00 |
| HRIO             |    0 |     0 |       104 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |       192 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |       192 |  0.00 |
| HRIODIFFINBUF    |    0 |     0 |        48 |  0.00 |
| HRIODIFFOUTBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        80 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       520 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        80 |  0.00 |
| RIU_OR           |    0 |     0 |        40 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |       480 |  0.00 |
|   BUFGCE             |    0 |     0 |       240 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |        40 |  0.00 |
|   BUFG_GT            |    0 |     0 |       120 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        80 |  0.00 |
| PLLE3_ADV            |    0 |     0 |        20 |  0.00 |
| MMCME3_ADV           |    0 |     0 |        10 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| GTHE3_CHANNEL   |    0 |     0 |        16 |  0.00 |
| GTHE3_COMMON    |    0 |     0 |         4 |  0.00 |
| IBUFDS_GTE3     |    0 |     0 |         8 |  0.00 |
| OBUFDS_GTE3     |    0 |     0 |         8 |  0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |         8 |  0.00 |
| PCIE_3_1        |    0 |     0 |         3 |  0.00 |
| SYSMONE1        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE3 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDCE     |  326 |            Register |
| LUT5     |  113 |                 CLB |
| LUT3     |   59 |                 CLB |
| LUT4     |   48 |                 CLB |
| LUT6     |   42 |                 CLB |
| FDPE     |   18 |            Register |
| LUT2     |   15 |                 CLB |
| MUXF7    |    7 |                 CLB |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


report_utilization: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3238.293 ; gain = 0.000 ; free physical = 114116 ; free virtual = 125676
# report_timing
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: C, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk[0]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date              : Sun Jan 24 18:22:39 2021
| Host              : pudim-flan running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing
| Design            : iob_spi_master_fl
| Device            : xcku040-fbva676
| Speed File        : -1  PRODUCTION 1.24 11-02-2017
| Temperature Grade : C
-----------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             7.858ns  (required time - arrival time)
  Source:                 fl_spi0/r_mosicounter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fl_spi0/mosi_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.174ns  (logic 0.804ns (36.983%)  route 1.370ns (63.017%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk[0] (IN)
                         net (fo=340, unset)          0.000     0.000    fl_spi0/clk
    SLICE_X75Y134        FDPE                                         r  fl_spi0/r_mosicounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y134        FDPE (Prop_CFF_SLICEM_C_Q)
                                                      0.138     0.138 r  fl_spi0/r_mosicounter_reg[0]/Q
                         net (fo=24, routed)          0.689     0.827    fl_spi0/r_mosicounter_reg__0[0]
    SLICE_X76Y139        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.223     1.050 r  fl_spi0/mosi_i_16/O
                         net (fo=1, routed)           0.000     1.050    fl_spi0/mosi_i_16_n_0
    SLICE_X76Y139        MUXF7 (Prop_F7MUX_GH_SLICEM_I1_O)
                                                      0.082     1.132 r  fl_spi0/mosi_reg_i_8/O
                         net (fo=1, routed)           0.384     1.516    fl_spi0/mosi_reg_i_8_n_0
    SLICE_X75Y137        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.168     1.684 r  fl_spi0/mosi_i_4/O
                         net (fo=1, routed)           0.251     1.935    fl_spi0/mosi_i_4_n_0
    SLICE_X75Y134        LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.193     2.128 r  fl_spi0/mosi_i_2/O
                         net (fo=1, routed)           0.046     2.174    fl_spi0/mosi_i_2_n_0
    SLICE_X75Y134        FDCE                                         r  fl_spi0/mosi_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk[0] (IN)
                         net (fo=340, unset)          0.000    10.000    fl_spi0/clk
    SLICE_X75Y134        FDCE                                         r  fl_spi0/mosi_reg/C
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
    SLICE_X75Y134        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.067    10.032    fl_spi0/mosi_reg
  -------------------------------------------------------------------
                         required time                         10.032    
                         arrival time                          -2.174    
  -------------------------------------------------------------------
                         slack                                  7.858    




# report_clocks
Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date              : Sun Jan 24 18:22:39 2021
| Host              : pudim-flan running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_clocks
| Design            : iob_spi_master_fl
| Device            : xcku040-fbva676
| Speed File        : -1  PRODUCTION 1.24 11-02-2017
| Temperature Grade : C
-----------------------------------------------------------------------------------------

Clock Report


Attributes
  P: Propagated
  G: Generated
  A: Auto-derived
  R: Renamed
  V: Virtual
  I: Inverted
  S: Pin phase-shifted with Latency mode

Clock  Period(ns)  Waveform(ns)    Attributes  Sources
clk    10.000      {0.000 5.000}   P           {clk[0]}
sclk   20.000      {0.000 10.000}  P           {SCLK[0]}


====================================================
Generated Clocks
====================================================



====================================================
User Uncertainty
====================================================



====================================================
User Jitter
====================================================


# write_edif -force $TOP.edif
# set TOP_STUB $TOP
# append TOP_STUB "_stub"
# write_verilog -force -mode synth_stub $TOP_STUB.v
INFO: [Common 17-206] Exiting Vivado at Sun Jan 24 18:22:39 2021...
