## tcl workshop
## day 1
check working 
![image](https://github.com/BhardwajBhat/TCL-VSD/assets/117663548/a23513e6-469b-4cf1-b1c3-7c859da670d3)


## day 2
save variables
![image](https://github.com/BhardwajBhat/TCL-VSD/assets/117663548/20e18972-954f-44a3-8ca3-55d66d5daf7d)

## day 3 
Read Constraints.csv file and convert to sdc format 
![image](https://github.com/BhardwajBhat/TCL-VSD/assets/117663548/1756e25e-dc13-4b38-9839-2f30fb997409)
![image](https://github.com/BhardwajBhat/TCL-VSD/assets/117663548/5d6b0783-5af4-4e13-a3a7-bdc98947e41b)
![image](https://github.com/BhardwajBhat/TCL-VSD/assets/117663548/aad766d6-dea4-42b8-b7f2-1e39b5961db4)



## day 4
### synthesis with yosys and hierachy check
![image](https://github.com/BhardwajBhat/TCL-VSD/assets/117663548/c11dd696-5355-4a1c-813f-ed65386c0d5f)
![image](https://github.com/BhardwajBhat/TCL-VSD/assets/117663548/ce731d5f-363b-4dbe-b15c-cd6bde2b988d)
![image](https://github.com/BhardwajBhat/TCL-VSD/assets/117663548/611687c7-5fca-422d-b48e-2226838729c1)


 










