seri 1 &0 5
addi &0 2       # expected reg: 7 ovf: 0
addi &0 254     # expected reg: 6 ovf: 255