<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-pxa › include › mach › pxa25x-udc.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>pxa25x-udc.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef _ASM_ARCH_PXA25X_UDC_H</span>
<span class="cp">#define _ASM_ARCH_PXA25X_UDC_H</span>

<span class="cp">#ifdef _ASM_ARCH_PXA27X_UDC_H</span>
<span class="cp">#error &quot;You can&#39;t include both PXA25x and PXA27x UDC support&quot;</span>
<span class="cp">#endif</span>

<span class="cp">#define UDC_RES1	__REG(0x40600004)  </span><span class="cm">/* UDC Undocumented - Reserved1 */</span><span class="cp"></span>
<span class="cp">#define UDC_RES2	__REG(0x40600008)  </span><span class="cm">/* UDC Undocumented - Reserved2 */</span><span class="cp"></span>
<span class="cp">#define UDC_RES3	__REG(0x4060000C)  </span><span class="cm">/* UDC Undocumented - Reserved3 */</span><span class="cp"></span>

<span class="cp">#define UDCCR		__REG(0x40600000)  </span><span class="cm">/* UDC Control Register */</span><span class="cp"></span>
<span class="cp">#define UDCCR_UDE	(1 &lt;&lt; 0)	</span><span class="cm">/* UDC enable */</span><span class="cp"></span>
<span class="cp">#define UDCCR_UDA	(1 &lt;&lt; 1)	</span><span class="cm">/* UDC active */</span><span class="cp"></span>
<span class="cp">#define UDCCR_RSM	(1 &lt;&lt; 2)	</span><span class="cm">/* Device resume */</span><span class="cp"></span>
<span class="cp">#define UDCCR_RESIR	(1 &lt;&lt; 3)	</span><span class="cm">/* Resume interrupt request */</span><span class="cp"></span>
<span class="cp">#define UDCCR_SUSIR	(1 &lt;&lt; 4)	</span><span class="cm">/* Suspend interrupt request */</span><span class="cp"></span>
<span class="cp">#define UDCCR_SRM	(1 &lt;&lt; 5)	</span><span class="cm">/* Suspend/resume interrupt mask */</span><span class="cp"></span>
<span class="cp">#define UDCCR_RSTIR	(1 &lt;&lt; 6)	</span><span class="cm">/* Reset interrupt request */</span><span class="cp"></span>
<span class="cp">#define UDCCR_REM	(1 &lt;&lt; 7)	</span><span class="cm">/* Reset interrupt mask */</span><span class="cp"></span>

<span class="cp">#define UDCCS0		__REG(0x40600010)  </span><span class="cm">/* UDC Endpoint 0 Control/Status Register */</span><span class="cp"></span>
<span class="cp">#define UDCCS0_OPR	(1 &lt;&lt; 0)	</span><span class="cm">/* OUT packet ready */</span><span class="cp"></span>
<span class="cp">#define UDCCS0_IPR	(1 &lt;&lt; 1)	</span><span class="cm">/* IN packet ready */</span><span class="cp"></span>
<span class="cp">#define UDCCS0_FTF	(1 &lt;&lt; 2)	</span><span class="cm">/* Flush Tx FIFO */</span><span class="cp"></span>
<span class="cp">#define UDCCS0_DRWF	(1 &lt;&lt; 3)	</span><span class="cm">/* Device remote wakeup feature */</span><span class="cp"></span>
<span class="cp">#define UDCCS0_SST	(1 &lt;&lt; 4)	</span><span class="cm">/* Sent stall */</span><span class="cp"></span>
<span class="cp">#define UDCCS0_FST	(1 &lt;&lt; 5)	</span><span class="cm">/* Force stall */</span><span class="cp"></span>
<span class="cp">#define UDCCS0_RNE	(1 &lt;&lt; 6)	</span><span class="cm">/* Receive FIFO no empty */</span><span class="cp"></span>
<span class="cp">#define UDCCS0_SA	(1 &lt;&lt; 7)	</span><span class="cm">/* Setup active */</span><span class="cp"></span>

<span class="cm">/* Bulk IN - Endpoint 1,6,11 */</span>
<span class="cp">#define UDCCS1		__REG(0x40600014)  </span><span class="cm">/* UDC Endpoint 1 (IN) Control/Status Register */</span><span class="cp"></span>
<span class="cp">#define UDCCS6		__REG(0x40600028)  </span><span class="cm">/* UDC Endpoint 6 (IN) Control/Status Register */</span><span class="cp"></span>
<span class="cp">#define UDCCS11		__REG(0x4060003C)  </span><span class="cm">/* UDC Endpoint 11 (IN) Control/Status Register */</span><span class="cp"></span>

<span class="cp">#define UDCCS_BI_TFS	(1 &lt;&lt; 0)	</span><span class="cm">/* Transmit FIFO service */</span><span class="cp"></span>
<span class="cp">#define UDCCS_BI_TPC	(1 &lt;&lt; 1)	</span><span class="cm">/* Transmit packet complete */</span><span class="cp"></span>
<span class="cp">#define UDCCS_BI_FTF	(1 &lt;&lt; 2)	</span><span class="cm">/* Flush Tx FIFO */</span><span class="cp"></span>
<span class="cp">#define UDCCS_BI_TUR	(1 &lt;&lt; 3)	</span><span class="cm">/* Transmit FIFO underrun */</span><span class="cp"></span>
<span class="cp">#define UDCCS_BI_SST	(1 &lt;&lt; 4)	</span><span class="cm">/* Sent stall */</span><span class="cp"></span>
<span class="cp">#define UDCCS_BI_FST	(1 &lt;&lt; 5)	</span><span class="cm">/* Force stall */</span><span class="cp"></span>
<span class="cp">#define UDCCS_BI_TSP	(1 &lt;&lt; 7)	</span><span class="cm">/* Transmit short packet */</span><span class="cp"></span>

<span class="cm">/* Bulk OUT - Endpoint 2,7,12 */</span>
<span class="cp">#define UDCCS2		__REG(0x40600018)  </span><span class="cm">/* UDC Endpoint 2 (OUT) Control/Status Register */</span><span class="cp"></span>
<span class="cp">#define UDCCS7		__REG(0x4060002C)  </span><span class="cm">/* UDC Endpoint 7 (OUT) Control/Status Register */</span><span class="cp"></span>
<span class="cp">#define UDCCS12		__REG(0x40600040)  </span><span class="cm">/* UDC Endpoint 12 (OUT) Control/Status Register */</span><span class="cp"></span>

<span class="cp">#define UDCCS_BO_RFS	(1 &lt;&lt; 0)	</span><span class="cm">/* Receive FIFO service */</span><span class="cp"></span>
<span class="cp">#define UDCCS_BO_RPC	(1 &lt;&lt; 1)	</span><span class="cm">/* Receive packet complete */</span><span class="cp"></span>
<span class="cp">#define UDCCS_BO_DME	(1 &lt;&lt; 3)	</span><span class="cm">/* DMA enable */</span><span class="cp"></span>
<span class="cp">#define UDCCS_BO_SST	(1 &lt;&lt; 4)	</span><span class="cm">/* Sent stall */</span><span class="cp"></span>
<span class="cp">#define UDCCS_BO_FST	(1 &lt;&lt; 5)	</span><span class="cm">/* Force stall */</span><span class="cp"></span>
<span class="cp">#define UDCCS_BO_RNE	(1 &lt;&lt; 6)	</span><span class="cm">/* Receive FIFO not empty */</span><span class="cp"></span>
<span class="cp">#define UDCCS_BO_RSP	(1 &lt;&lt; 7)	</span><span class="cm">/* Receive short packet */</span><span class="cp"></span>

<span class="cm">/* Isochronous IN - Endpoint 3,8,13 */</span>
<span class="cp">#define UDCCS3		__REG(0x4060001C)  </span><span class="cm">/* UDC Endpoint 3 (IN) Control/Status Register */</span><span class="cp"></span>
<span class="cp">#define UDCCS8		__REG(0x40600030)  </span><span class="cm">/* UDC Endpoint 8 (IN) Control/Status Register */</span><span class="cp"></span>
<span class="cp">#define UDCCS13		__REG(0x40600044)  </span><span class="cm">/* UDC Endpoint 13 (IN) Control/Status Register */</span><span class="cp"></span>

<span class="cp">#define UDCCS_II_TFS	(1 &lt;&lt; 0)	</span><span class="cm">/* Transmit FIFO service */</span><span class="cp"></span>
<span class="cp">#define UDCCS_II_TPC	(1 &lt;&lt; 1)	</span><span class="cm">/* Transmit packet complete */</span><span class="cp"></span>
<span class="cp">#define UDCCS_II_FTF	(1 &lt;&lt; 2)	</span><span class="cm">/* Flush Tx FIFO */</span><span class="cp"></span>
<span class="cp">#define UDCCS_II_TUR	(1 &lt;&lt; 3)	</span><span class="cm">/* Transmit FIFO underrun */</span><span class="cp"></span>
<span class="cp">#define UDCCS_II_TSP	(1 &lt;&lt; 7)	</span><span class="cm">/* Transmit short packet */</span><span class="cp"></span>

<span class="cm">/* Isochronous OUT - Endpoint 4,9,14 */</span>
<span class="cp">#define UDCCS4		__REG(0x40600020)  </span><span class="cm">/* UDC Endpoint 4 (OUT) Control/Status Register */</span><span class="cp"></span>
<span class="cp">#define UDCCS9		__REG(0x40600034)  </span><span class="cm">/* UDC Endpoint 9 (OUT) Control/Status Register */</span><span class="cp"></span>
<span class="cp">#define UDCCS14		__REG(0x40600048)  </span><span class="cm">/* UDC Endpoint 14 (OUT) Control/Status Register */</span><span class="cp"></span>

<span class="cp">#define UDCCS_IO_RFS	(1 &lt;&lt; 0)	</span><span class="cm">/* Receive FIFO service */</span><span class="cp"></span>
<span class="cp">#define UDCCS_IO_RPC	(1 &lt;&lt; 1)	</span><span class="cm">/* Receive packet complete */</span><span class="cp"></span>
<span class="cp">#define UDCCS_IO_ROF	(1 &lt;&lt; 2)	</span><span class="cm">/* Receive overflow */</span><span class="cp"></span>
<span class="cp">#define UDCCS_IO_DME	(1 &lt;&lt; 3)	</span><span class="cm">/* DMA enable */</span><span class="cp"></span>
<span class="cp">#define UDCCS_IO_RNE	(1 &lt;&lt; 6)	</span><span class="cm">/* Receive FIFO not empty */</span><span class="cp"></span>
<span class="cp">#define UDCCS_IO_RSP	(1 &lt;&lt; 7)	</span><span class="cm">/* Receive short packet */</span><span class="cp"></span>

<span class="cm">/* Interrupt IN - Endpoint 5,10,15 */</span>
<span class="cp">#define UDCCS5		__REG(0x40600024)  </span><span class="cm">/* UDC Endpoint 5 (Interrupt) Control/Status Register */</span><span class="cp"></span>
<span class="cp">#define UDCCS10		__REG(0x40600038)  </span><span class="cm">/* UDC Endpoint 10 (Interrupt) Control/Status Register */</span><span class="cp"></span>
<span class="cp">#define UDCCS15		__REG(0x4060004C)  </span><span class="cm">/* UDC Endpoint 15 (Interrupt) Control/Status Register */</span><span class="cp"></span>

<span class="cp">#define UDCCS_INT_TFS	(1 &lt;&lt; 0)	</span><span class="cm">/* Transmit FIFO service */</span><span class="cp"></span>
<span class="cp">#define UDCCS_INT_TPC	(1 &lt;&lt; 1)	</span><span class="cm">/* Transmit packet complete */</span><span class="cp"></span>
<span class="cp">#define UDCCS_INT_FTF	(1 &lt;&lt; 2)	</span><span class="cm">/* Flush Tx FIFO */</span><span class="cp"></span>
<span class="cp">#define UDCCS_INT_TUR	(1 &lt;&lt; 3)	</span><span class="cm">/* Transmit FIFO underrun */</span><span class="cp"></span>
<span class="cp">#define UDCCS_INT_SST	(1 &lt;&lt; 4)	</span><span class="cm">/* Sent stall */</span><span class="cp"></span>
<span class="cp">#define UDCCS_INT_FST	(1 &lt;&lt; 5)	</span><span class="cm">/* Force stall */</span><span class="cp"></span>
<span class="cp">#define UDCCS_INT_TSP	(1 &lt;&lt; 7)	</span><span class="cm">/* Transmit short packet */</span><span class="cp"></span>

<span class="cp">#define UFNRH		__REG(0x40600060)  </span><span class="cm">/* UDC Frame Number Register High */</span><span class="cp"></span>
<span class="cp">#define UFNRL		__REG(0x40600064)  </span><span class="cm">/* UDC Frame Number Register Low */</span><span class="cp"></span>
<span class="cp">#define UBCR2		__REG(0x40600068)  </span><span class="cm">/* UDC Byte Count Reg 2 */</span><span class="cp"></span>
<span class="cp">#define UBCR4		__REG(0x4060006c)  </span><span class="cm">/* UDC Byte Count Reg 4 */</span><span class="cp"></span>
<span class="cp">#define UBCR7		__REG(0x40600070)  </span><span class="cm">/* UDC Byte Count Reg 7 */</span><span class="cp"></span>
<span class="cp">#define UBCR9		__REG(0x40600074)  </span><span class="cm">/* UDC Byte Count Reg 9 */</span><span class="cp"></span>
<span class="cp">#define UBCR12		__REG(0x40600078)  </span><span class="cm">/* UDC Byte Count Reg 12 */</span><span class="cp"></span>
<span class="cp">#define UBCR14		__REG(0x4060007c)  </span><span class="cm">/* UDC Byte Count Reg 14 */</span><span class="cp"></span>
<span class="cp">#define UDDR0		__REG(0x40600080)  </span><span class="cm">/* UDC Endpoint 0 Data Register */</span><span class="cp"></span>
<span class="cp">#define UDDR1		__REG(0x40600100)  </span><span class="cm">/* UDC Endpoint 1 Data Register */</span><span class="cp"></span>
<span class="cp">#define UDDR2		__REG(0x40600180)  </span><span class="cm">/* UDC Endpoint 2 Data Register */</span><span class="cp"></span>
<span class="cp">#define UDDR3		__REG(0x40600200)  </span><span class="cm">/* UDC Endpoint 3 Data Register */</span><span class="cp"></span>
<span class="cp">#define UDDR4		__REG(0x40600400)  </span><span class="cm">/* UDC Endpoint 4 Data Register */</span><span class="cp"></span>
<span class="cp">#define UDDR5		__REG(0x406000A0)  </span><span class="cm">/* UDC Endpoint 5 Data Register */</span><span class="cp"></span>
<span class="cp">#define UDDR6		__REG(0x40600600)  </span><span class="cm">/* UDC Endpoint 6 Data Register */</span><span class="cp"></span>
<span class="cp">#define UDDR7		__REG(0x40600680)  </span><span class="cm">/* UDC Endpoint 7 Data Register */</span><span class="cp"></span>
<span class="cp">#define UDDR8		__REG(0x40600700)  </span><span class="cm">/* UDC Endpoint 8 Data Register */</span><span class="cp"></span>
<span class="cp">#define UDDR9		__REG(0x40600900)  </span><span class="cm">/* UDC Endpoint 9 Data Register */</span><span class="cp"></span>
<span class="cp">#define UDDR10		__REG(0x406000C0)  </span><span class="cm">/* UDC Endpoint 10 Data Register */</span><span class="cp"></span>
<span class="cp">#define UDDR11		__REG(0x40600B00)  </span><span class="cm">/* UDC Endpoint 11 Data Register */</span><span class="cp"></span>
<span class="cp">#define UDDR12		__REG(0x40600B80)  </span><span class="cm">/* UDC Endpoint 12 Data Register */</span><span class="cp"></span>
<span class="cp">#define UDDR13		__REG(0x40600C00)  </span><span class="cm">/* UDC Endpoint 13 Data Register */</span><span class="cp"></span>
<span class="cp">#define UDDR14		__REG(0x40600E00)  </span><span class="cm">/* UDC Endpoint 14 Data Register */</span><span class="cp"></span>
<span class="cp">#define UDDR15		__REG(0x406000E0)  </span><span class="cm">/* UDC Endpoint 15 Data Register */</span><span class="cp"></span>

<span class="cp">#define UICR0		__REG(0x40600050)  </span><span class="cm">/* UDC Interrupt Control Register 0 */</span><span class="cp"></span>

<span class="cp">#define UICR0_IM0	(1 &lt;&lt; 0)	</span><span class="cm">/* Interrupt mask ep 0 */</span><span class="cp"></span>
<span class="cp">#define UICR0_IM1	(1 &lt;&lt; 1)	</span><span class="cm">/* Interrupt mask ep 1 */</span><span class="cp"></span>
<span class="cp">#define UICR0_IM2	(1 &lt;&lt; 2)	</span><span class="cm">/* Interrupt mask ep 2 */</span><span class="cp"></span>
<span class="cp">#define UICR0_IM3	(1 &lt;&lt; 3)	</span><span class="cm">/* Interrupt mask ep 3 */</span><span class="cp"></span>
<span class="cp">#define UICR0_IM4	(1 &lt;&lt; 4)	</span><span class="cm">/* Interrupt mask ep 4 */</span><span class="cp"></span>
<span class="cp">#define UICR0_IM5	(1 &lt;&lt; 5)	</span><span class="cm">/* Interrupt mask ep 5 */</span><span class="cp"></span>
<span class="cp">#define UICR0_IM6	(1 &lt;&lt; 6)	</span><span class="cm">/* Interrupt mask ep 6 */</span><span class="cp"></span>
<span class="cp">#define UICR0_IM7	(1 &lt;&lt; 7)	</span><span class="cm">/* Interrupt mask ep 7 */</span><span class="cp"></span>

<span class="cp">#define UICR1		__REG(0x40600054)  </span><span class="cm">/* UDC Interrupt Control Register 1 */</span><span class="cp"></span>

<span class="cp">#define UICR1_IM8	(1 &lt;&lt; 0)	</span><span class="cm">/* Interrupt mask ep 8 */</span><span class="cp"></span>
<span class="cp">#define UICR1_IM9	(1 &lt;&lt; 1)	</span><span class="cm">/* Interrupt mask ep 9 */</span><span class="cp"></span>
<span class="cp">#define UICR1_IM10	(1 &lt;&lt; 2)	</span><span class="cm">/* Interrupt mask ep 10 */</span><span class="cp"></span>
<span class="cp">#define UICR1_IM11	(1 &lt;&lt; 3)	</span><span class="cm">/* Interrupt mask ep 11 */</span><span class="cp"></span>
<span class="cp">#define UICR1_IM12	(1 &lt;&lt; 4)	</span><span class="cm">/* Interrupt mask ep 12 */</span><span class="cp"></span>
<span class="cp">#define UICR1_IM13	(1 &lt;&lt; 5)	</span><span class="cm">/* Interrupt mask ep 13 */</span><span class="cp"></span>
<span class="cp">#define UICR1_IM14	(1 &lt;&lt; 6)	</span><span class="cm">/* Interrupt mask ep 14 */</span><span class="cp"></span>
<span class="cp">#define UICR1_IM15	(1 &lt;&lt; 7)	</span><span class="cm">/* Interrupt mask ep 15 */</span><span class="cp"></span>

<span class="cp">#define USIR0		__REG(0x40600058)  </span><span class="cm">/* UDC Status Interrupt Register 0 */</span><span class="cp"></span>

<span class="cp">#define USIR0_IR0	(1 &lt;&lt; 0)	</span><span class="cm">/* Interrupt request ep 0 */</span><span class="cp"></span>
<span class="cp">#define USIR0_IR1	(1 &lt;&lt; 1)	</span><span class="cm">/* Interrupt request ep 1 */</span><span class="cp"></span>
<span class="cp">#define USIR0_IR2	(1 &lt;&lt; 2)	</span><span class="cm">/* Interrupt request ep 2 */</span><span class="cp"></span>
<span class="cp">#define USIR0_IR3	(1 &lt;&lt; 3)	</span><span class="cm">/* Interrupt request ep 3 */</span><span class="cp"></span>
<span class="cp">#define USIR0_IR4	(1 &lt;&lt; 4)	</span><span class="cm">/* Interrupt request ep 4 */</span><span class="cp"></span>
<span class="cp">#define USIR0_IR5	(1 &lt;&lt; 5)	</span><span class="cm">/* Interrupt request ep 5 */</span><span class="cp"></span>
<span class="cp">#define USIR0_IR6	(1 &lt;&lt; 6)	</span><span class="cm">/* Interrupt request ep 6 */</span><span class="cp"></span>
<span class="cp">#define USIR0_IR7	(1 &lt;&lt; 7)	</span><span class="cm">/* Interrupt request ep 7 */</span><span class="cp"></span>

<span class="cp">#define USIR1		__REG(0x4060005C)  </span><span class="cm">/* UDC Status Interrupt Register 1 */</span><span class="cp"></span>

<span class="cp">#define USIR1_IR8	(1 &lt;&lt; 0)	</span><span class="cm">/* Interrupt request ep 8 */</span><span class="cp"></span>
<span class="cp">#define USIR1_IR9	(1 &lt;&lt; 1)	</span><span class="cm">/* Interrupt request ep 9 */</span><span class="cp"></span>
<span class="cp">#define USIR1_IR10	(1 &lt;&lt; 2)	</span><span class="cm">/* Interrupt request ep 10 */</span><span class="cp"></span>
<span class="cp">#define USIR1_IR11	(1 &lt;&lt; 3)	</span><span class="cm">/* Interrupt request ep 11 */</span><span class="cp"></span>
<span class="cp">#define USIR1_IR12	(1 &lt;&lt; 4)	</span><span class="cm">/* Interrupt request ep 12 */</span><span class="cp"></span>
<span class="cp">#define USIR1_IR13	(1 &lt;&lt; 5)	</span><span class="cm">/* Interrupt request ep 13 */</span><span class="cp"></span>
<span class="cp">#define USIR1_IR14	(1 &lt;&lt; 6)	</span><span class="cm">/* Interrupt request ep 14 */</span><span class="cp"></span>
<span class="cp">#define USIR1_IR15	(1 &lt;&lt; 7)	</span><span class="cm">/* Interrupt request ep 15 */</span><span class="cp"></span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
