[2025-09-16 20:58:25] START suite=cs trace=streaming_phase1_core3
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase1_core3.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2766063 heartbeat IPC: 3.615 cumulative IPC: 3.615 (Simulation time: 00 hr 00 min 36 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5328151 heartbeat IPC: 3.903 cumulative IPC: 3.754 (Simulation time: 00 hr 01 min 10 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5328151 cumulative IPC: 3.754 (Simulation time: 00 hr 01 min 10 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5328151 cumulative IPC: 3.754 (Simulation time: 00 hr 01 min 10 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 13833790 heartbeat IPC: 1.176 cumulative IPC: 1.176 (Simulation time: 00 hr 02 min 15 sec)
Heartbeat CPU 0 instructions: 40000003 cycles: 23097243 heartbeat IPC: 1.08 cumulative IPC: 1.126 (Simulation time: 00 hr 03 min 26 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 34430146 heartbeat IPC: 0.8824 cumulative IPC: 1.031 (Simulation time: 00 hr 04 min 39 sec)
Heartbeat CPU 0 instructions: 60000011 cycles: 47197961 heartbeat IPC: 0.7832 cumulative IPC: 0.9553 (Simulation time: 00 hr 06 min 02 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 60510158 heartbeat IPC: 0.7512 cumulative IPC: 0.9061 (Simulation time: 00 hr 07 min 24 sec)
Heartbeat CPU 0 instructions: 80000011 cycles: 73818732 heartbeat IPC: 0.7514 cumulative IPC: 0.876 (Simulation time: 00 hr 08 min 47 sec)
Heartbeat CPU 0 instructions: 90000015 cycles: 88457904 heartbeat IPC: 0.6831 cumulative IPC: 0.8421 (Simulation time: 00 hr 10 min 12 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase1_core3.trace.xz")
Heartbeat CPU 0 instructions: 100000015 cycles: 103908897 heartbeat IPC: 0.6472 cumulative IPC: 0.8115 (Simulation time: 00 hr 11 min 36 sec)
Heartbeat CPU 0 instructions: 110000015 cycles: 119380533 heartbeat IPC: 0.6463 cumulative IPC: 0.7891 (Simulation time: 00 hr 13 min 13 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 129403828 cumulative IPC: 0.7728 (Simulation time: 00 hr 14 min 38 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 129403828 cumulative IPC: 0.7728 (Simulation time: 00 hr 14 min 38 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase1_core3.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.7728 instructions: 100000002 cycles: 129403828
CPU 0 Branch Prediction Accuracy: 99.63% MPKI: 0.0693 Average ROB Occupancy at Mispredict: 1.116e+04
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00507
BRANCH_INDIRECT: 0.0501
BRANCH_CONDITIONAL: 0.01413
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 620189
LQ_STALL: 16191
SQ_STALL: 151081


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 228.13017
REPLAY_LOAD: 113.02171
NON_REPLAY_LOAD: 19.880697

== Total ==
ADDR_TRANS: 192770
REPLAY_LOAD: 171793
NON_REPLAY_LOAD: 255626

== Counts ==
ADDR_TRANS: 845
REPLAY_LOAD: 1520
NON_REPLAY_LOAD: 12858

cpu0->cpu0_STLB TOTAL        ACCESS:    1676300 HIT:    1652896 MISS:      23404 MSHR_MERGE:          9
cpu0->cpu0_STLB LOAD         ACCESS:    1676300 HIT:    1652896 MISS:      23404 MSHR_MERGE:          9
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 410.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    5400109 HIT:    4882813 MISS:     517296 MSHR_MERGE:         10
cpu0->cpu0_L2C LOAD         ACCESS:    4703485 HIT:    4414424 MISS:     289061 MSHR_MERGE:          9
cpu0->cpu0_L2C RFO          ACCESS:     266864 HIT:      87903 MISS:     178961 MSHR_MERGE:          1
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     378448 HIT:     376840 MISS:       1608 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      51312 HIT:       3646 MISS:      47666 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 100 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   13562598 HIT:    8226065 MISS:    5336533 MSHR_MERGE:    1197718
cpu0->cpu0_L1I LOAD         ACCESS:   13562598 HIT:    8226065 MISS:    5336533 MSHR_MERGE:    1197718
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.63 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   23068994 HIT:   20689952 MISS:    2379042 MSHR_MERGE:    1496170
cpu0->cpu0_L1D LOAD         ACCESS:   13937079 HIT:   12980085 MISS:     956994 MSHR_MERGE:     392319
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    9075292 HIT:    7705068 MISS:    1370224 MSHR_MERGE:    1103339
cpu0->cpu0_L1D TRANSLATION  ACCESS:      56623 HIT:       4799 MISS:      51824 MSHR_MERGE:        512
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 68.39 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   10814122 HIT:    9765792 MISS:    1048330 MSHR_MERGE:     493763
cpu0->cpu0_ITLB LOAD         ACCESS:   10814122 HIT:    9765792 MISS:    1048330 MSHR_MERGE:     493763
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.391 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   22062360 HIT:   20552895 MISS:    1509465 MSHR_MERGE:     387732
cpu0->cpu0_DTLB LOAD         ACCESS:   22062360 HIT:   20552895 MISS:    1509465 MSHR_MERGE:     387732
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 13.36 cycles
cpu0->LLC TOTAL        ACCESS:     733805 HIT:     380365 MISS:     353440 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     289052 HIT:      67707 MISS:     221345 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     178960 HIT:      85970 MISS:      92990 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     218127 HIT:     217014 MISS:       1113 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      47666 HIT:       9674 MISS:      37992 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 106.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4711
  ROW_BUFFER_MISS:     347615
  AVG DBUS CONGESTED CYCLE: 4.659
Channel 0 WQ ROW_BUFFER_HIT:      17761
  ROW_BUFFER_MISS:      94771
  FULL:          0
Channel 0 REFRESHES ISSUED:      10783

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0      1070793       137355        22910        22941
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           25          163          634         6780
  STLB miss resolved @ L2C                0           36          336         1307         4034
  STLB miss resolved @ LLC                0           45          571         3744         7355
  STLB miss resolved @ MEM                0           28         1974         7620        28850

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             183951        41498       678738         4118         1568
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            7           36          104          231
  STLB miss resolved @ L2C                0            4           28           91          111
  STLB miss resolved @ LLC                0            5           50          285          152
  STLB miss resolved @ MEM                2            4          131          457          893
[2025-09-16 21:13:04] END   suite=cs trace=streaming_phase1_core3 (rc=0)
