
3.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v' to AST representation.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

3.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v' to AST representation.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

3.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v' to AST representation.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

3.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v' to AST representation.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

3.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v' to AST representation.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

3.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v' to AST representation.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

3.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v' to AST representation.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

3.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v' to AST representation.
Generating RTLIL representation for module `\DSP38'.
Successfully finished Verilog frontend.

3.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v' to AST representation.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\RS_DSP3'.
Generating RTLIL representation for module `\DSP19X2'.
Successfully finished Verilog frontend.

3.16. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

3.17. Executing HIERARCHY pass (managing design hierarchy).

3.17.1. Analyzing design hierarchy..
Top module:  \ahb_slave_example_simulation
Used module:     $paramod$527e237ecf9a4c64ac35df9aa84fd600b8f5ebd7\ahb2axi4_wrapper
Used module:         $paramod$ef6506d2787833c288d292c56e2849df910d6fa2\ahb_to_axi4
Used module:             $paramod$3c7e4aaa6f858bb2f9f22a45fb58907a1cc0fd92\rvdffe
Used module:                 $paramod\rvdffs\WIDTH=32'00000000000000000000000000100000
Used module:                     $paramod\rvdff\WIDTH=32'00000000000000000000000000100000
Used module:             $paramod\rvdffs_fpga\WIDTH=32'00000000000000000000000000000001
Used module:                 $paramod\rvdffs\WIDTH=32'00000000000000000000000000000001
Used module:                     $paramod\rvdff\WIDTH=32'00000000000000000000000000000001
Used module:             $paramod\rvdffs_fpga\WIDTH=32'00000000000000000000000000000100
Used module:                 $paramod\rvdffs\WIDTH=32'00000000000000000000000000000100
Used module:                     $paramod\rvdff\WIDTH=32'00000000000000000000000000000100
Used module:             $paramod\rvdffs_fpga\WIDTH=32'00000000000000000000000000000010
Used module:                 $paramod\rvdffs\WIDTH=32'00000000000000000000000000000010
Used module:                     $paramod\rvdff\WIDTH=32'00000000000000000000000000000010
Used module:             $paramod\rvdffsc_fpga\WIDTH=32'00000000000000000000000000000001
Used module:                 $paramod\rvdffsc\WIDTH=32'00000000000000000000000000000001
Used module:             \rvclkhdr
Used module:                 \TEC_RV_ICG
Used module:             $paramod\rvdff_fpga\WIDTH=32'00000000000000000000000000000001
Used module:             $paramod\rvdff_fpga\WIDTH=32'00000000000000000000000000100000
Used module:             $paramod\rvdffs_fpga\WIDTH=32'00000000000000000000000000000011
Used module:                 $paramod\rvdffs\WIDTH=32'00000000000000000000000000000011
Used module:                     $paramod\rvdff\WIDTH=32'00000000000000000000000000000011
Used module:             $paramod\rvdff_fpga\WIDTH=32'00000000000000000000000000000011
Used module:             $paramod\rvdff_fpga\WIDTH=32'00000000000000000000000000000010
Used module:     $paramod$41812aff5e2e7a043f8a10fff873d73f089650df\jtag_to_axi_wrapper
Used module:         $paramod$1a0a546af4e1d0cc035c8ba129f4465c5bae68d2\jtag_to_axi_top
Used module:             \ff_sync
Used module:             $paramod$83258ac42d06b8f3c4091c70fb76ca1946944029\jtagreg
Used module:                 \bscell
Used module:             $paramod$6c4d235a6f6c5166b9c4bbf4153bd0e71bdc83bf\jtagreg
Used module:             $paramod$1668e4e34f09857f8abdb899ce77dee7cee8dd2a\jtag_axi_wrap
Used module:             $paramod\tap_top\IDCODE_VALUE=32'00010000000000000000110110110011
ERROR: Module `\SOC_FPGA_INTF_AHB_S' referenced in module `\ahb_slave_example_simulation' in cell `\inst' is not part of the design.
ERROR: SYN: Design ahb_slave_example_simulation Synthesis failed
Design ahb_slave_example_simulation Synthesis failed
    while executing
"synthesize delay"
    (file "../raptor_tcl.tcl" line 18)
