/* Generated by Yosys 0.62 (git sha1 7326bb7d6641500ecb285c291a54a662cb1e76cf, g++ 14.3.0-16 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/home/conda/feedstock_root/build_artifacts/yosys_1770212898249/work=/usr/local/src/conda/yosys-0.62 -fdebug-prefix-map=/home/dp665/.conda/envs/synth-research=/usr/local/src/conda-prefix -fPIC -O3) */

module ghijkl_flat(SYSCLK, TMODE, RESET_D1_R_N, INSTIF_0, INSTIF_1, INSTIF_2, INSTIF_3, INSTIF_4, INSTIF_5, INSTIF_6, INSTIF_7, INSTIF_8, INSTIF_9, INSTIF_10, INSTIF_11, INSTIF_12, INSTIF_13, INSTIF_14, INSTIF_15, INSTIF_16, INSTIF_17
, INSTIF_18, INSTIF_19, INSTIF_20, INSTIF_21, INSTIF_22, INSTIF_23, INSTIF_24, INSTIF_25, INSTIF_26, INSTIF_27, INSTIF_28, INSTIF_29, INSTIF_30, INSTIF_31, ISTALLIF, IMISS, DMISS, IVAL, DVAL, X_HALT_R_0, X_HALT_R_1
, X_HALT_R_2, X_HALT_R_3, X_HALT_R_4, X_HALT_R_5, X_HALT_R_6, X_HALT_R_7, X_HALT_R_8, X_HALT_R_9, X_HALT_R_10, X_HALT_R_11, X_HALT_R_12, X_HALT_R_13, DLOAD, RHOLD, INSTSF_R_0, INSTSF_R_1, INSTSF_R_2, INSTSF_R_3, INSTSF_R_4, INSTSF_R_5, INSTSF_R_6
, INSTSF_R_7, INSTSF_R_8, INSTSF_R_9, INSTSF_R_10, INSTSF_R_11, INSTSF_R_12, INSTSF_R_13, INSTSF_R_14, INSTSF_R_15, INSTSF_R_16, INSTSF_R_17, INSTSF_R_18, INSTSF_R_19, INSTSF_R_20, INSTSF_R_21, INSTSF_R_22, INSTSF_R_23, INSTSF_R_24, INSTSF_R_25, INSTSF_R_26, INSTSF_R_27
, INSTSF_R_28, INSTSF_R_29, INSTSF_R_30, INSTSF_R_31, CNTINST_R, CNTIMISS_R, CNTISTALL_R, CNTDMISS_R, CNTDSTALL_R, CNTDLOAD_R, CNTDSTORE_R);
  input SYSCLK;
  wire SYSCLK;
  input TMODE;
  wire TMODE;
  input RESET_D1_R_N;
  wire RESET_D1_R_N;
  input INSTIF_0;
  wire INSTIF_0;
  input INSTIF_1;
  wire INSTIF_1;
  input INSTIF_2;
  wire INSTIF_2;
  input INSTIF_3;
  wire INSTIF_3;
  input INSTIF_4;
  wire INSTIF_4;
  input INSTIF_5;
  wire INSTIF_5;
  input INSTIF_6;
  wire INSTIF_6;
  input INSTIF_7;
  wire INSTIF_7;
  input INSTIF_8;
  wire INSTIF_8;
  input INSTIF_9;
  wire INSTIF_9;
  input INSTIF_10;
  wire INSTIF_10;
  input INSTIF_11;
  wire INSTIF_11;
  input INSTIF_12;
  wire INSTIF_12;
  input INSTIF_13;
  wire INSTIF_13;
  input INSTIF_14;
  wire INSTIF_14;
  input INSTIF_15;
  wire INSTIF_15;
  input INSTIF_16;
  wire INSTIF_16;
  input INSTIF_17;
  wire INSTIF_17;
  input INSTIF_18;
  wire INSTIF_18;
  input INSTIF_19;
  wire INSTIF_19;
  input INSTIF_20;
  wire INSTIF_20;
  input INSTIF_21;
  wire INSTIF_21;
  input INSTIF_22;
  wire INSTIF_22;
  input INSTIF_23;
  wire INSTIF_23;
  input INSTIF_24;
  wire INSTIF_24;
  input INSTIF_25;
  wire INSTIF_25;
  input INSTIF_26;
  wire INSTIF_26;
  input INSTIF_27;
  wire INSTIF_27;
  input INSTIF_28;
  wire INSTIF_28;
  input INSTIF_29;
  wire INSTIF_29;
  input INSTIF_30;
  wire INSTIF_30;
  input INSTIF_31;
  wire INSTIF_31;
  input ISTALLIF;
  wire ISTALLIF;
  input IMISS;
  wire IMISS;
  input DMISS;
  wire DMISS;
  input IVAL;
  wire IVAL;
  input DVAL;
  wire DVAL;
  input X_HALT_R_0;
  wire X_HALT_R_0;
  input X_HALT_R_1;
  wire X_HALT_R_1;
  input X_HALT_R_2;
  wire X_HALT_R_2;
  input X_HALT_R_3;
  wire X_HALT_R_3;
  input X_HALT_R_4;
  wire X_HALT_R_4;
  input X_HALT_R_5;
  wire X_HALT_R_5;
  input X_HALT_R_6;
  wire X_HALT_R_6;
  input X_HALT_R_7;
  wire X_HALT_R_7;
  input X_HALT_R_8;
  wire X_HALT_R_8;
  input X_HALT_R_9;
  wire X_HALT_R_9;
  input X_HALT_R_10;
  wire X_HALT_R_10;
  input X_HALT_R_11;
  wire X_HALT_R_11;
  input X_HALT_R_12;
  wire X_HALT_R_12;
  input X_HALT_R_13;
  wire X_HALT_R_13;
  output DLOAD;
  wire DLOAD;
  output RHOLD;
  wire RHOLD;
  output INSTSF_R_0;
  wire INSTSF_R_0;
  output INSTSF_R_1;
  wire INSTSF_R_1;
  output INSTSF_R_2;
  wire INSTSF_R_2;
  output INSTSF_R_3;
  wire INSTSF_R_3;
  output INSTSF_R_4;
  wire INSTSF_R_4;
  output INSTSF_R_5;
  wire INSTSF_R_5;
  output INSTSF_R_6;
  wire INSTSF_R_6;
  output INSTSF_R_7;
  wire INSTSF_R_7;
  output INSTSF_R_8;
  wire INSTSF_R_8;
  output INSTSF_R_9;
  wire INSTSF_R_9;
  output INSTSF_R_10;
  wire INSTSF_R_10;
  output INSTSF_R_11;
  wire INSTSF_R_11;
  output INSTSF_R_12;
  wire INSTSF_R_12;
  output INSTSF_R_13;
  wire INSTSF_R_13;
  output INSTSF_R_14;
  wire INSTSF_R_14;
  output INSTSF_R_15;
  wire INSTSF_R_15;
  output INSTSF_R_16;
  wire INSTSF_R_16;
  output INSTSF_R_17;
  wire INSTSF_R_17;
  output INSTSF_R_18;
  wire INSTSF_R_18;
  output INSTSF_R_19;
  wire INSTSF_R_19;
  output INSTSF_R_20;
  wire INSTSF_R_20;
  output INSTSF_R_21;
  wire INSTSF_R_21;
  output INSTSF_R_22;
  wire INSTSF_R_22;
  output INSTSF_R_23;
  wire INSTSF_R_23;
  output INSTSF_R_24;
  wire INSTSF_R_24;
  output INSTSF_R_25;
  wire INSTSF_R_25;
  output INSTSF_R_26;
  wire INSTSF_R_26;
  output INSTSF_R_27;
  wire INSTSF_R_27;
  output INSTSF_R_28;
  wire INSTSF_R_28;
  output INSTSF_R_29;
  wire INSTSF_R_29;
  output INSTSF_R_30;
  wire INSTSF_R_30;
  output INSTSF_R_31;
  wire INSTSF_R_31;
  output CNTINST_R;
  reg CNTINST_R;
  output CNTIMISS_R;
  reg CNTIMISS_R;
  output CNTISTALL_R;
  reg CNTISTALL_R;
  output CNTDMISS_R;
  reg CNTDMISS_R;
  output CNTDSTALL_R;
  reg CNTDSTALL_R;
  output CNTDLOAD_R;
  reg CNTDLOAD_R;
  output CNTDSTORE_R;
  reg CNTDSTORE_R;
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  wire _102_;
  wire _103_;
  wire _104_;
  wire _105_;
  wire _106_;
  wire _107_;
  wire _108_;
  wire _109_;
  wire _110_;
  wire _111_;
  wire _112_;
  wire _113_;
  wire _114_;
  wire _115_;
  wire _116_;
  wire _117_;
  wire _118_;
  wire _119_;
  wire _120_;
  wire _121_;
  wire _122_;
  wire _123_;
  wire _124_;
  wire _125_;
  wire _126_;
  wire _127_;
  wire _128_;
  wire _129_;
  wire _130_;
  wire _131_;
  wire _132_;
  wire _133_;
  wire _134_;
  wire _135_;
  wire _136_;
  wire _137_;
  wire _138_;
  wire _139_;
  wire _140_;
  wire _141_;
  wire _142_;
  wire _143_;
  wire _144_;
  wire _145_;
  wire _146_;
  wire _147_;
  wire _148_;
  wire _149_;
  wire _150_;
  wire _151_;
  wire _152_;
  wire _153_;
  wire _154_;
  wire _155_;
  wire _156_;
  wire _157_;
  wire _158_;
  wire _159_;
  wire _160_;
  wire _161_;
  wire _162_;
  wire _163_;
  wire _164_;
  wire _165_;
  wire _166_;
  wire _167_;
  wire _168_;
  wire _169_;
  wire _170_;
  wire _171_;
  wire _172_;
  wire _173_;
  wire _174_;
  wire _175_;
  wire _176_;
  wire _177_;
  wire _178_;
  wire _179_;
  wire _180_;
  wire _181_;
  wire _182_;
  wire _183_;
  wire _184_;
  wire _185_;
  wire _186_;
  wire _187_;
  wire _188_;
  wire _189_;
  wire _190_;
  wire _191_;
  wire _192_;
  wire _193_;
  wire _194_;
  wire _195_;
  wire _196_;
  wire _197_;
  wire _198_;
  wire _199_;
  wire _200_;
  wire _201_;
  wire _202_;
  wire _203_;
  wire _204_;
  wire _205_;
  wire _206_;
  wire _207_;
  wire _208_;
  wire _209_;
  wire _210_;
  wire _211_;
  wire _212_;
  wire _213_;
  wire _214_;
  wire _215_;
  wire _216_;
  wire _217_;
  wire _218_;
  wire _219_;
  wire _220_;
  wire _221_;
  wire _222_;
  wire _223_;
  wire _224_;
  wire _225_;
  wire _226_;
  wire _227_;
  wire _228_;
  wire _229_;
  wire _230_;
  wire _231_;
  wire _232_;
  wire _233_;
  wire _234_;
  wire _235_;
  wire _236_;
  wire _237_;
  wire _238_;
  wire _239_;
  wire _240_;
  wire _241_;
  wire _242_;
  wire _243_;
  wire _244_;
  wire _245_;
  wire _246_;
  wire _247_;
  wire _248_;
  wire _249_;
  wire _250_;
  wire _251_;
  wire _252_;
  wire _253_;
  wire _254_;
  wire _255_;
  wire _256_;
  wire _257_;
  wire _258_;
  wire _259_;
  wire _260_;
  wire _261_;
  wire _262_;
  wire _263_;
  wire _264_;
  wire _265_;
  wire _266_;
  wire _267_;
  wire _268_;
  wire _269_;
  wire _270_;
  wire _271_;
  wire _272_;
  wire _273_;
  wire _274_;
  wire _275_;
  wire _276_;
  wire _277_;
  wire _278_;
  wire _279_;
  wire _280_;
  wire _281_;
  wire _282_;
  wire _283_;
  wire _284_;
  wire _285_;
  wire _286_;
  wire _287_;
  wire _288_;
  wire _289_;
  wire _290_;
  wire _291_;
  wire _292_;
  wire _293_;
  wire _294_;
  wire _295_;
  wire _296_;
  wire _297_;
  wire _298_;
  wire _299_;
  wire _300_;
  wire _301_;
  wire _302_;
  wire _303_;
  wire _304_;
  wire _305_;
  wire _306_;
  wire _307_;
  wire _308_;
  wire _309_;
  wire _310_;
  wire _311_;
  wire _312_;
  wire _313_;
  wire _314_;
  wire _315_;
  wire _316_;
  wire _317_;
  wire _318_;
  wire _319_;
  wire _320_;
  wire _321_;
  wire _322_;
  wire _323_;
  wire _324_;
  wire _325_;
  wire _326_;
  wire _327_;
  wire _328_;
  wire _329_;
  wire _330_;
  wire _331_;
  wire _332_;
  wire _333_;
  wire _334_;
  wire _335_;
  wire _336_;
  wire _337_;
  wire _338_;
  wire _339_;
  wire _340_;
  wire _341_;
  wire _342_;
  wire _343_;
  wire _344_;
  wire _345_;
  wire _346_;
  wire _347_;
  wire _348_;
  wire _349_;
  wire _350_;
  wire _351_;
  wire _352_;
  wire _353_;
  wire _354_;
  wire _355_;
  wire _356_;
  wire _357_;
  wire _358_;
  wire _359_;
  wire _360_;
  wire _361_;
  wire _362_;
  wire _363_;
  wire _364_;
  wire _365_;
  wire _366_;
  wire _367_;
  wire _368_;
  wire _369_;
  wire _370_;
  wire _371_;
  wire _372_;
  wire _373_;
  wire _374_;
  wire _375_;
  wire _376_;
  wire _377_;
  wire _378_;
  wire _379_;
  wire _380_;
  wire _381_;
  wire _382_;
  wire _383_;
  wire _384_;
  wire _385_;
  wire _386_;
  wire _387_;
  wire _388_;
  wire _389_;
  wire _390_;
  wire _391_;
  wire _392_;
  wire _393_;
  wire _394_;
  wire _395_;
  wire _396_;
  wire _397_;
  wire _398_;
  wire _399_;
  wire _400_;
  wire _401_;
  wire _402_;
  wire _403_;
  wire _404_;
  wire _405_;
  wire _406_;
  wire _407_;
  wire _408_;
  wire _409_;
  wire _410_;
  wire _411_;
  wire _412_;
  wire _413_;
  wire _414_;
  wire _415_;
  wire _416_;
  wire _417_;
  wire _418_;
  wire _419_;
  wire _420_;
  wire _421_;
  wire _422_;
  wire _423_;
  wire _424_;
  wire _425_;
  wire _426_;
  wire _427_;
  wire _428_;
  wire _429_;
  wire _430_;
  wire _431_;
  wire _432_;
  wire _433_;
  wire _434_;
  wire _435_;
  wire _436_;
  wire _437_;
  wire _438_;
  wire _439_;
  wire _440_;
  wire _441_;
  wire _442_;
  wire _443_;
  wire _444_;
  wire _445_;
  wire _446_;
  wire _447_;
  wire _448_;
  wire _449_;
  wire _450_;
  wire _451_;
  wire _452_;
  wire _453_;
  wire _454_;
  wire _455_;
  wire _456_;
  wire _457_;
  wire _458_;
  wire _459_;
  wire _460_;
  wire _461_;
  wire _462_;
  wire _463_;
  wire _464_;
  wire _465_;
  wire _466_;
  wire _467_;
  wire _468_;
  wire _469_;
  wire _470_;
  wire _471_;
  wire _472_;
  wire _473_;
  wire _474_;
  wire _475_;
  wire _476_;
  wire _477_;
  wire _478_;
  wire _479_;
  wire _480_;
  wire _481_;
  wire _482_;
  wire _483_;
  wire _484_;
  wire _485_;
  wire _486_;
  wire _487_;
  wire _488_;
  wire _489_;
  wire _490_;
  wire _491_;
  wire _492_;
  wire _493_;
  wire _494_;
  wire _495_;
  wire _496_;
  wire _497_;
  wire _498_;
  wire _499_;
  wire _500_;
  wire _501_;
  wire _502_;
  wire _503_;
  wire _504_;
  wire _505_;
  wire _506_;
  wire _507_;
  wire _508_;
  wire _509_;
  wire _510_;
  wire _511_;
  wire _512_;
  wire _513_;
  wire _514_;
  wire _515_;
  wire _516_;
  wire _517_;
  wire _518_;
  wire _519_;
  wire _520_;
  wire _521_;
  wire _522_;
  wire _523_;
  wire _524_;
  wire _525_;
  wire _526_;
  wire _527_;
  wire _528_;
  wire _529_;
  wire _530_;
  wire _531_;
  wire _532_;
  wire _533_;
  wire _534_;
  wire _535_;
  wire _536_;
  wire _537_;
  wire _538_;
  wire _539_;
  wire _540_;
  wire _541_;
  wire _542_;
  wire _543_;
  wire _544_;
  wire _545_;
  wire _546_;
  wire _547_;
  wire _548_;
  wire _549_;
  wire _550_;
  wire _551_;
  wire _552_;
  wire _553_;
  wire _554_;
  wire _555_;
  wire _556_;
  wire _557_;
  wire _558_;
  wire _559_;
  wire _560_;
  wire _561_;
  wire _562_;
  wire _563_;
  wire _564_;
  wire _565_;
  wire _566_;
  wire _567_;
  wire _568_;
  wire _569_;
  wire _570_;
  wire _571_;
  wire _572_;
  wire _573_;
  wire _574_;
  wire _575_;
  wire _576_;
  wire _577_;
  wire _578_;
  wire _579_;
  wire _580_;
  wire _581_;
  wire _582_;
  wire _583_;
  wire _584_;
  wire _585_;
  wire _586_;
  wire _587_;
  wire _588_;
  wire _589_;
  wire _590_;
  wire _591_;
  wire _592_;
  wire _593_;
  wire _594_;
  wire _595_;
  wire _596_;
  wire _597_;
  wire _598_;
  wire _599_;
  wire _600_;
  wire _601_;
  wire _602_;
  wire _603_;
  wire _604_;
  wire _605_;
  wire _606_;
  wire _607_;
  wire _608_;
  wire _609_;
  wire _610_;
  wire _611_;
  wire _612_;
  wire _613_;
  wire _614_;
  wire _615_;
  wire _616_;
  wire _617_;
  wire _618_;
  wire _619_;
  wire _620_;
  wire _621_;
  wire _622_;
  wire _623_;
  wire _624_;
  wire _625_;
  wire _626_;
  wire _627_;
  wire _628_;
  wire _629_;
  wire _630_;
  wire _631_;
  wire _632_;
  wire _633_;
  wire _634_;
  wire _635_;
  wire _636_;
  wire _637_;
  wire _638_;
  wire _639_;
  wire _640_;
  wire _641_;
  wire _642_;
  wire _643_;
  wire _644_;
  wire _645_;
  wire _646_;
  wire _647_;
  wire _648_;
  wire _649_;
  wire _650_;
  wire _651_;
  wire _652_;
  wire _653_;
  wire _654_;
  wire _655_;
  wire _656_;
  wire _657_;
  wire _658_;
  wire _659_;
  wire _660_;
  wire _661_;
  wire _662_;
  wire _663_;
  wire _664_;
  wire _665_;
  wire _666_;
  wire _667_;
  wire CNTDLOAD_P;
  wire CNTDSTORE_P;
  wire DstateNext_0;
  wire DstateNext_1;
  wire DstateNext_2;
  wire DstateNext_3;
  wire Dstate_R_0;
  wire Dstate_R_1;
  wire Dstate_R_2;
  wire Dstate_R_3;
  wire InstNext_0;
  wire InstNext_1;
  wire InstNext_10;
  wire InstNext_11;
  wire InstNext_12;
  wire InstNext_13;
  wire InstNext_14;
  wire InstNext_15;
  wire InstNext_16;
  wire InstNext_17;
  wire InstNext_18;
  wire InstNext_19;
  wire InstNext_2;
  wire InstNext_20;
  wire InstNext_21;
  wire InstNext_22;
  wire InstNext_23;
  wire InstNext_24;
  wire InstNext_25;
  wire InstNext_26;
  wire InstNext_27;
  wire InstNext_28;
  wire InstNext_29;
  wire InstNext_3;
  wire InstNext_30;
  wire InstNext_31;
  wire InstNext_4;
  wire InstNext_5;
  wire InstNext_6;
  wire InstNext_7;
  wire InstNext_8;
  wire InstNext_9;
  wire IstateNext_0;
  wire IstateNext_1;
  wire IstateNext_2;
  wire IstateNext_3;
  wire Istate_R_0;
  wire Istate_R_1;
  wire Istate_R_2;
  wire Istate_R_3;
  wire RESET_D2_R_N;
  reg RESET_X_R_N;
  assign _288_ = CNTDLOAD_P & _299_;
  assign _289_ = CNTDSTORE_P & _300_;
  assign _290_ = _293_ && _294_;
  assign _291_ = ISTALLIF && _295_;
  assign _292_ = _296_ && _297_;
  assign _293_ = ~ IMISS;
  assign _294_ = ~ RHOLD;
  assign _295_ = ~ RHOLD;
  assign _296_ = ~ DMISS;
  assign _297_ = ~ RHOLD;
  assign _298_ = ~ _301_;
  assign _299_ = ~ _306_;
  assign _300_ = ~ _307_;
  assign RESET_D2_R_N = RESET_X_R_N | TMODE;
  assign _301_ = RHOLD | ISTALLIF;
  assign _302_ = X_HALT_R_3 | X_HALT_R_2;
  assign _303_ = X_HALT_R_7 | X_HALT_R_8;
  assign _304_ = _303_ | X_HALT_R_6;
  assign _305_ = _304_ | X_HALT_R_4;
  assign _306_ = RHOLD | ISTALLIF;
  assign _307_ = RHOLD | ISTALLIF;
  always @(posedge SYSCLK)
    CNTINST_R <= _005_;
  always @(posedge SYSCLK)
    CNTIMISS_R <= _004_;
  always @(posedge SYSCLK)
    CNTISTALL_R <= _006_;
  always @(posedge SYSCLK)
    CNTDMISS_R <= _001_;
  always @(posedge SYSCLK)
    CNTDSTALL_R <= _002_;
  always @(posedge SYSCLK)
    CNTDLOAD_R <= _000_;
  always @(posedge SYSCLK)
    CNTDSTORE_R <= _003_;
  reg [31:0] _696_;
  always @(posedge SYSCLK)
    _696_ <= { _036_, _035_, _033_, _032_, _031_, _030_, _029_, _028_, _027_, _026_, _025_, _024_, _022_, _021_, _020_, _019_, _018_, _017_, _016_, _015_, _014_, _013_, _042_, _041_, _040_, _039_, _038_, _037_, _034_, _023_, _012_, _011_ };
  assign { INSTSF_R_31, INSTSF_R_30, INSTSF_R_29, INSTSF_R_28, INSTSF_R_27, INSTSF_R_26, INSTSF_R_25, INSTSF_R_24, INSTSF_R_23, INSTSF_R_22, INSTSF_R_21, INSTSF_R_20, INSTSF_R_19, INSTSF_R_18, INSTSF_R_17, INSTSF_R_16, INSTSF_R_15, INSTSF_R_14, INSTSF_R_13, INSTSF_R_12, INSTSF_R_11, INSTSF_R_10, INSTSF_R_9, INSTSF_R_8, INSTSF_R_7, INSTSF_R_6, INSTSF_R_5, INSTSF_R_4, INSTSF_R_3, INSTSF_R_2, INSTSF_R_1, INSTSF_R_0 } = _696_;
  reg [3:0] _697_;
  always @(posedge SYSCLK)
    _697_ <= { _046_, _045_, _044_, _043_ };
  assign { Istate_R_3, Istate_R_2, Istate_R_1, Istate_R_0 } = _697_;
  reg [3:0] _698_;
  always @(posedge SYSCLK)
    _698_ <= { _010_, _009_, _008_, _007_ };
  assign { Dstate_R_3, Dstate_R_2, Dstate_R_1, Dstate_R_0 } = _698_;
  always @(posedge SYSCLK)
    RESET_X_R_N <= RESET_D1_R_N;
  assign _003_ = RESET_D2_R_N ? _289_ : 1'h0;
  assign _000_ = RESET_D2_R_N ? _288_ : 1'h0;
  assign _002_ = RESET_D2_R_N ? _305_ : 1'h0;
  assign _001_ = RESET_D2_R_N ? DMISS : 1'h0;
  assign _006_ = RESET_D2_R_N ? _302_ : 1'h0;
  assign _004_ = RESET_D2_R_N ? IMISS : 1'h0;
  assign _005_ = RESET_D2_R_N ? _298_ : 1'h0;
  assign { _010_, _009_, _008_, _007_ } = RESET_D2_R_N ? { DstateNext_3, DstateNext_2, DstateNext_1, DstateNext_0 } : 4'h1;
  assign { _046_, _045_, _044_, _043_ } = RESET_D2_R_N ? { IstateNext_3, IstateNext_2, IstateNext_1, IstateNext_0 } : 4'h1;
  assign { _036_, _035_, _033_, _032_, _031_, _030_, _029_, _028_, _027_, _026_, _025_, _024_, _022_, _021_, _020_, _019_, _018_, _017_, _016_, _015_, _014_, _013_, _042_, _041_, _040_, _039_, _038_, _037_, _034_, _023_, _012_, _011_ } = RESET_D2_R_N ? { InstNext_31, InstNext_30, InstNext_29, InstNext_28, InstNext_27, InstNext_26, InstNext_25, InstNext_24, InstNext_23, InstNext_22, InstNext_21, InstNext_20, InstNext_19, InstNext_18, InstNext_17, InstNext_16, InstNext_15, InstNext_14, InstNext_13, InstNext_12, InstNext_11, InstNext_10, InstNext_9, InstNext_8, InstNext_7, InstNext_6, InstNext_5, InstNext_4, InstNext_3, InstNext_2, InstNext_1, InstNext_0 } : 32'd0;
  assign CNTDSTORE_P = _311_ ? 1'h1 : 1'h0;
  assign _311_ = | { _310_, _309_, _308_ };
  assign _308_ = { INSTSF_R_31, INSTSF_R_30, INSTSF_R_29, INSTSF_R_28, INSTSF_R_27, INSTSF_R_26 } == 6'h28;
  assign _309_ = { INSTSF_R_31, INSTSF_R_30, INSTSF_R_29, INSTSF_R_28, INSTSF_R_27, INSTSF_R_26 } == 6'h29;
  assign _310_ = { INSTSF_R_31, INSTSF_R_30, INSTSF_R_29, INSTSF_R_28, INSTSF_R_27, INSTSF_R_26 } == 6'h2b;
  assign CNTDLOAD_P = _317_ ? 1'h1 : 1'h0;
  assign _317_ = | { _316_, _315_, _314_, _313_, _312_ };
  assign _312_ = { INSTSF_R_31, INSTSF_R_30, INSTSF_R_29, INSTSF_R_28, INSTSF_R_27, INSTSF_R_26 } == 6'h20;
  assign _313_ = { INSTSF_R_31, INSTSF_R_30, INSTSF_R_29, INSTSF_R_28, INSTSF_R_27, INSTSF_R_26 } == 6'h24;
  assign _314_ = { INSTSF_R_31, INSTSF_R_30, INSTSF_R_29, INSTSF_R_28, INSTSF_R_27, INSTSF_R_26 } == 6'h21;
  assign _315_ = { INSTSF_R_31, INSTSF_R_30, INSTSF_R_29, INSTSF_R_28, INSTSF_R_27, INSTSF_R_26 } == 6'h25;
  assign _316_ = { INSTSF_R_31, INSTSF_R_30, INSTSF_R_29, INSTSF_R_28, INSTSF_R_27, INSTSF_R_26 } == 6'h23;
  assign _247_ = _318_ ? 1'h0 : 1'hx;
  assign _318_ = { Dstate_R_3, Dstate_R_2, Dstate_R_1, Dstate_R_0 } == 4'h8;
  assign { _322_, _321_, _320_, _319_ } = RHOLD ? 4'h8 : 4'h2;
  assign { _251_, _250_, _249_, _248_ } = _323_ ? { _322_, _321_, _320_, _319_ } : 4'hx;
  assign _323_ = { Dstate_R_3, Dstate_R_2, Dstate_R_1, Dstate_R_0 } == 4'h8;
  assign _206_ = _324_ ? 1'h1 : 1'hx;
  assign _324_ = { Dstate_R_3, Dstate_R_2, Dstate_R_1, Dstate_R_0 } == 4'h4;
  assign { _328_, _327_, _326_, _325_ } = DVAL ? 4'h8 : 4'h4;
  assign { _210_, _209_, _208_, _207_ } = _329_ ? { _328_, _327_, _326_, _325_ } : 4'hx;
  assign _329_ = { Dstate_R_3, Dstate_R_2, Dstate_R_1, Dstate_R_0 } == 4'h4;
  assign _330_ = _292_ ? 1'hx : 1'h0;
  assign _331_ = DMISS ? 1'hx : _330_;
  assign _165_ = _332_ ? _331_ : 1'hx;
  assign _332_ = { Dstate_R_3, Dstate_R_2, Dstate_R_1, Dstate_R_0 } == 4'h2;
  assign { _336_, _335_, _334_, _333_ } = _292_ ? 4'hx : 4'h2;
  assign { _340_, _339_, _338_, _337_ } = DMISS ? 4'hx : { _336_, _335_, _334_, _333_ };
  assign { _169_, _168_, _167_, _166_ } = _341_ ? { _340_, _339_, _338_, _337_ } : 4'hx;
  assign _341_ = { Dstate_R_3, Dstate_R_2, Dstate_R_1, Dstate_R_0 } == 4'h2;
  assign _342_ = _292_ ? 1'h0 : _165_;
  assign _343_ = DMISS ? 1'hx : _342_;
  assign _124_ = _344_ ? _343_ : 1'hx;
  assign _344_ = { Dstate_R_3, Dstate_R_2, Dstate_R_1, Dstate_R_0 } == 4'h2;
  assign { _348_, _347_, _346_, _345_ } = _292_ ? 4'h2 : { _169_, _168_, _167_, _166_ };
  assign { _352_, _351_, _350_, _349_ } = DMISS ? 4'hx : { _348_, _347_, _346_, _345_ };
  assign { _128_, _127_, _126_, _125_ } = _353_ ? { _352_, _351_, _350_, _349_ } : 4'hx;
  assign _353_ = { Dstate_R_3, Dstate_R_2, Dstate_R_1, Dstate_R_0 } == 4'h2;
  assign _354_ = DMISS ? 1'h0 : _124_;
  assign _083_ = _355_ ? _354_ : 1'hx;
  assign _355_ = { Dstate_R_3, Dstate_R_2, Dstate_R_1, Dstate_R_0 } == 4'h2;
  assign { _359_, _358_, _357_, _356_ } = DMISS ? 4'h4 : { _128_, _127_, _126_, _125_ };
  assign { _087_, _086_, _085_, _084_ } = _360_ ? { _359_, _358_, _357_, _356_ } : 4'hx;
  assign _360_ = { Dstate_R_3, Dstate_R_2, Dstate_R_1, Dstate_R_0 } == 4'h2;
  function [0:0] _754_;
    input [0:0] a;
    input [2:0] b;
    input [2:0] s;
    casez (s) // synopsys parallel_case
      3'b??1:
        _754_ = b[0:0];
      3'b?1?:
        _754_ = b[1:1];
      3'b1??:
        _754_ = b[2:2];
      default:
        _754_ = a;
    endcase
  endfunction
  assign DLOAD = _754_(1'h0, { _083_, _206_, _247_ }, { _363_, _362_, _361_ });
  assign _361_ = { Dstate_R_3, Dstate_R_2, Dstate_R_1, Dstate_R_0 } == 4'h8;
  assign _362_ = { Dstate_R_3, Dstate_R_2, Dstate_R_1, Dstate_R_0 } == 4'h4;
  assign _363_ = { Dstate_R_3, Dstate_R_2, Dstate_R_1, Dstate_R_0 } == 4'h2;
  function [3:0] _758_;
    input [3:0] a;
    input [11:0] b;
    input [2:0] s;
    casez (s) // synopsys parallel_case
      3'b??1:
        _758_ = b[3:0];
      3'b?1?:
        _758_ = b[7:4];
      3'b1??:
        _758_ = b[11:8];
      default:
        _758_ = a;
    endcase
  endfunction
  assign { DstateNext_3, DstateNext_2, DstateNext_1, DstateNext_0 } = _758_(4'h2, { _087_, _086_, _085_, _084_, _210_, _209_, _208_, _207_, _251_, _250_, _249_, _248_ }, { _366_, _365_, _364_ });
  assign _364_ = { Dstate_R_3, Dstate_R_2, Dstate_R_1, Dstate_R_0 } == 4'h8;
  assign _365_ = { Dstate_R_3, Dstate_R_2, Dstate_R_1, Dstate_R_0 } == 4'h4;
  assign _366_ = { Dstate_R_3, Dstate_R_2, Dstate_R_1, Dstate_R_0 } == 4'h2;
  assign { InstNext_31, InstNext_30, InstNext_29, InstNext_28, InstNext_27, InstNext_26, InstNext_25, InstNext_24, InstNext_23, InstNext_22, InstNext_21, InstNext_20, InstNext_19, InstNext_18, InstNext_17, InstNext_16, InstNext_15, InstNext_14, InstNext_13, InstNext_12, InstNext_11, InstNext_10, InstNext_9, InstNext_8, InstNext_7, InstNext_6, InstNext_5, InstNext_4, InstNext_3, InstNext_2, InstNext_1, InstNext_0 } = _291_ ? 32'd0 : { _072_, _071_, _069_, _068_, _067_, _066_, _065_, _064_, _063_, _062_, _061_, _060_, _058_, _057_, _056_, _055_, _054_, _053_, _052_, _051_, _050_, _049_, _078_, _077_, _076_, _075_, _074_, _073_, _070_, _059_, _048_, _047_ };
  assign { IstateNext_3, IstateNext_2, IstateNext_1, IstateNext_0 } = _291_ ? 4'h2 : { _082_, _081_, _080_, _079_ };
  assign { _392_, _391_, _389_, _388_, _387_, _386_, _385_, _384_, _383_, _382_, _381_, _380_, _378_, _377_, _376_, _375_, _374_, _373_, _372_, _371_, _370_, _369_, _398_, _397_, _396_, _395_, _394_, _393_, _390_, _379_, _368_, _367_ } = RHOLD ? { INSTSF_R_31, INSTSF_R_30, INSTSF_R_29, INSTSF_R_28, INSTSF_R_27, INSTSF_R_26, INSTSF_R_25, INSTSF_R_24, INSTSF_R_23, INSTSF_R_22, INSTSF_R_21, INSTSF_R_20, INSTSF_R_19, INSTSF_R_18, INSTSF_R_17, INSTSF_R_16, INSTSF_R_15, INSTSF_R_14, INSTSF_R_13, INSTSF_R_12, INSTSF_R_11, INSTSF_R_10, INSTSF_R_9, INSTSF_R_8, INSTSF_R_7, INSTSF_R_6, INSTSF_R_5, INSTSF_R_4, INSTSF_R_3, INSTSF_R_2, INSTSF_R_1, INSTSF_R_0 } : { INSTIF_31, INSTIF_30, INSTIF_29, INSTIF_28, INSTIF_27, INSTIF_26, INSTIF_25, INSTIF_24, INSTIF_23, INSTIF_22, INSTIF_21, INSTIF_20, INSTIF_19, INSTIF_18, INSTIF_17, INSTIF_16, INSTIF_15, INSTIF_14, INSTIF_13, INSTIF_12, INSTIF_11, INSTIF_10, INSTIF_9, INSTIF_8, INSTIF_7, INSTIF_6, INSTIF_5, INSTIF_4, INSTIF_3, INSTIF_2, INSTIF_1, INSTIF_0 };
  assign { _277_, _276_, _274_, _273_, _272_, _271_, _270_, _269_, _268_, _267_, _266_, _265_, _263_, _262_, _261_, _260_, _259_, _258_, _257_, _256_, _255_, _254_, _283_, _282_, _281_, _280_, _279_, _278_, _275_, _264_, _253_, _252_ } = _399_ ? { _392_, _391_, _389_, _388_, _387_, _386_, _385_, _384_, _383_, _382_, _381_, _380_, _378_, _377_, _376_, _375_, _374_, _373_, _372_, _371_, _370_, _369_, _398_, _397_, _396_, _395_, _394_, _393_, _390_, _379_, _368_, _367_ } : 32'hxxxxxxxx;
  assign _399_ = { Istate_R_3, Istate_R_2, Istate_R_1, Istate_R_0 } == 4'h8;
  assign { _403_, _402_, _401_, _400_ } = RHOLD ? 4'h8 : 4'h2;
  assign { _287_, _286_, _285_, _284_ } = _404_ ? { _403_, _402_, _401_, _400_ } : 4'hx;
  assign _404_ = { Istate_R_3, Istate_R_2, Istate_R_1, Istate_R_0 } == 4'h8;
  assign { _430_, _429_, _427_, _426_, _425_, _424_, _423_, _422_, _421_, _420_, _419_, _418_, _416_, _415_, _414_, _413_, _412_, _411_, _410_, _409_, _408_, _407_, _436_, _435_, _434_, _433_, _432_, _431_, _428_, _417_, _406_, _405_ } = IVAL ? { INSTIF_31, INSTIF_30, INSTIF_29, INSTIF_28, INSTIF_27, INSTIF_26, INSTIF_25, INSTIF_24, INSTIF_23, INSTIF_22, INSTIF_21, INSTIF_20, INSTIF_19, INSTIF_18, INSTIF_17, INSTIF_16, INSTIF_15, INSTIF_14, INSTIF_13, INSTIF_12, INSTIF_11, INSTIF_10, INSTIF_9, INSTIF_8, INSTIF_7, INSTIF_6, INSTIF_5, INSTIF_4, INSTIF_3, INSTIF_2, INSTIF_1, INSTIF_0 } : { INSTSF_R_31, INSTSF_R_30, INSTSF_R_29, INSTSF_R_28, INSTSF_R_27, INSTSF_R_26, INSTSF_R_25, INSTSF_R_24, INSTSF_R_23, INSTSF_R_22, INSTSF_R_21, INSTSF_R_20, INSTSF_R_19, INSTSF_R_18, INSTSF_R_17, INSTSF_R_16, INSTSF_R_15, INSTSF_R_14, INSTSF_R_13, INSTSF_R_12, INSTSF_R_11, INSTSF_R_10, INSTSF_R_9, INSTSF_R_8, INSTSF_R_7, INSTSF_R_6, INSTSF_R_5, INSTSF_R_4, INSTSF_R_3, INSTSF_R_2, INSTSF_R_1, INSTSF_R_0 };
  assign { _236_, _235_, _233_, _232_, _231_, _230_, _229_, _228_, _227_, _226_, _225_, _224_, _222_, _221_, _220_, _219_, _218_, _217_, _216_, _215_, _214_, _213_, _242_, _241_, _240_, _239_, _238_, _237_, _234_, _223_, _212_, _211_ } = _437_ ? { _430_, _429_, _427_, _426_, _425_, _424_, _423_, _422_, _421_, _420_, _419_, _418_, _416_, _415_, _414_, _413_, _412_, _411_, _410_, _409_, _408_, _407_, _436_, _435_, _434_, _433_, _432_, _431_, _428_, _417_, _406_, _405_ } : 32'hxxxxxxxx;
  assign _437_ = { Istate_R_3, Istate_R_2, Istate_R_1, Istate_R_0 } == 4'h4;
  assign { _441_, _440_, _439_, _438_ } = IVAL ? 4'h8 : 4'h4;
  assign { _246_, _245_, _244_, _243_ } = _442_ ? { _441_, _440_, _439_, _438_ } : 4'hx;
  assign _442_ = { Istate_R_3, Istate_R_2, Istate_R_1, Istate_R_0 } == 4'h4;
  assign { _468_, _467_, _465_, _464_, _463_, _462_, _461_, _460_, _459_, _458_, _457_, _456_, _454_, _453_, _452_, _451_, _450_, _449_, _448_, _447_, _446_, _445_, _474_, _473_, _472_, _471_, _470_, _469_, _466_, _455_, _444_, _443_ } = _290_ ? 32'hxxxxxxxx : { INSTSF_R_31, INSTSF_R_30, INSTSF_R_29, INSTSF_R_28, INSTSF_R_27, INSTSF_R_26, INSTSF_R_25, INSTSF_R_24, INSTSF_R_23, INSTSF_R_22, INSTSF_R_21, INSTSF_R_20, INSTSF_R_19, INSTSF_R_18, INSTSF_R_17, INSTSF_R_16, INSTSF_R_15, INSTSF_R_14, INSTSF_R_13, INSTSF_R_12, INSTSF_R_11, INSTSF_R_10, INSTSF_R_9, INSTSF_R_8, INSTSF_R_7, INSTSF_R_6, INSTSF_R_5, INSTSF_R_4, INSTSF_R_3, INSTSF_R_2, INSTSF_R_1, INSTSF_R_0 };
  assign { _500_, _499_, _497_, _496_, _495_, _494_, _493_, _492_, _491_, _490_, _489_, _488_, _486_, _485_, _484_, _483_, _482_, _481_, _480_, _479_, _478_, _477_, _506_, _505_, _504_, _503_, _502_, _501_, _498_, _487_, _476_, _475_ } = IMISS ? 32'hxxxxxxxx : { _468_, _467_, _465_, _464_, _463_, _462_, _461_, _460_, _459_, _458_, _457_, _456_, _454_, _453_, _452_, _451_, _450_, _449_, _448_, _447_, _446_, _445_, _474_, _473_, _472_, _471_, _470_, _469_, _466_, _455_, _444_, _443_ };
  assign { _195_, _194_, _192_, _191_, _190_, _189_, _188_, _187_, _186_, _185_, _184_, _183_, _181_, _180_, _179_, _178_, _177_, _176_, _175_, _174_, _173_, _172_, _201_, _200_, _199_, _198_, _197_, _196_, _193_, _182_, _171_, _170_ } = _507_ ? { _500_, _499_, _497_, _496_, _495_, _494_, _493_, _492_, _491_, _490_, _489_, _488_, _486_, _485_, _484_, _483_, _482_, _481_, _480_, _479_, _478_, _477_, _506_, _505_, _504_, _503_, _502_, _501_, _498_, _487_, _476_, _475_ } : 32'hxxxxxxxx;
  assign _507_ = { Istate_R_3, Istate_R_2, Istate_R_1, Istate_R_0 } == 4'h2;
  assign { _511_, _510_, _509_, _508_ } = _290_ ? 4'hx : 4'h2;
  assign { _515_, _514_, _513_, _512_ } = IMISS ? 4'hx : { _511_, _510_, _509_, _508_ };
  assign { _205_, _204_, _203_, _202_ } = _516_ ? { _515_, _514_, _513_, _512_ } : 4'hx;
  assign _516_ = { Istate_R_3, Istate_R_2, Istate_R_1, Istate_R_0 } == 4'h2;
  assign { _542_, _541_, _539_, _538_, _537_, _536_, _535_, _534_, _533_, _532_, _531_, _530_, _528_, _527_, _526_, _525_, _524_, _523_, _522_, _521_, _520_, _519_, _548_, _547_, _546_, _545_, _544_, _543_, _540_, _529_, _518_, _517_ } = _290_ ? { INSTIF_31, INSTIF_30, INSTIF_29, INSTIF_28, INSTIF_27, INSTIF_26, INSTIF_25, INSTIF_24, INSTIF_23, INSTIF_22, INSTIF_21, INSTIF_20, INSTIF_19, INSTIF_18, INSTIF_17, INSTIF_16, INSTIF_15, INSTIF_14, INSTIF_13, INSTIF_12, INSTIF_11, INSTIF_10, INSTIF_9, INSTIF_8, INSTIF_7, INSTIF_6, INSTIF_5, INSTIF_4, INSTIF_3, INSTIF_2, INSTIF_1, INSTIF_0 } : { _195_, _194_, _192_, _191_, _190_, _189_, _188_, _187_, _186_, _185_, _184_, _183_, _181_, _180_, _179_, _178_, _177_, _176_, _175_, _174_, _173_, _172_, _201_, _200_, _199_, _198_, _197_, _196_, _193_, _182_, _171_, _170_ };
  assign { _574_, _573_, _571_, _570_, _569_, _568_, _567_, _566_, _565_, _564_, _563_, _562_, _560_, _559_, _558_, _557_, _556_, _555_, _554_, _553_, _552_, _551_, _580_, _579_, _578_, _577_, _576_, _575_, _572_, _561_, _550_, _549_ } = IMISS ? 32'hxxxxxxxx : { _542_, _541_, _539_, _538_, _537_, _536_, _535_, _534_, _533_, _532_, _531_, _530_, _528_, _527_, _526_, _525_, _524_, _523_, _522_, _521_, _520_, _519_, _548_, _547_, _546_, _545_, _544_, _543_, _540_, _529_, _518_, _517_ };
  assign { _154_, _153_, _151_, _150_, _149_, _148_, _147_, _146_, _145_, _144_, _143_, _142_, _140_, _139_, _138_, _137_, _136_, _135_, _134_, _133_, _132_, _131_, _160_, _159_, _158_, _157_, _156_, _155_, _152_, _141_, _130_, _129_ } = _581_ ? { _574_, _573_, _571_, _570_, _569_, _568_, _567_, _566_, _565_, _564_, _563_, _562_, _560_, _559_, _558_, _557_, _556_, _555_, _554_, _553_, _552_, _551_, _580_, _579_, _578_, _577_, _576_, _575_, _572_, _561_, _550_, _549_ } : 32'hxxxxxxxx;
  assign _581_ = { Istate_R_3, Istate_R_2, Istate_R_1, Istate_R_0 } == 4'h2;
  assign { _585_, _584_, _583_, _582_ } = _290_ ? 4'h2 : { _205_, _204_, _203_, _202_ };
  assign { _589_, _588_, _587_, _586_ } = IMISS ? 4'hx : { _585_, _584_, _583_, _582_ };
  assign { _164_, _163_, _162_, _161_ } = _590_ ? { _589_, _588_, _587_, _586_ } : 4'hx;
  assign _590_ = { Istate_R_3, Istate_R_2, Istate_R_1, Istate_R_0 } == 4'h2;
  assign { _616_, _615_, _613_, _612_, _611_, _610_, _609_, _608_, _607_, _606_, _605_, _604_, _602_, _601_, _600_, _599_, _598_, _597_, _596_, _595_, _594_, _593_, _622_, _621_, _620_, _619_, _618_, _617_, _614_, _603_, _592_, _591_ } = IMISS ? { INSTSF_R_31, INSTSF_R_30, INSTSF_R_29, INSTSF_R_28, INSTSF_R_27, INSTSF_R_26, INSTSF_R_25, INSTSF_R_24, INSTSF_R_23, INSTSF_R_22, INSTSF_R_21, INSTSF_R_20, INSTSF_R_19, INSTSF_R_18, INSTSF_R_17, INSTSF_R_16, INSTSF_R_15, INSTSF_R_14, INSTSF_R_13, INSTSF_R_12, INSTSF_R_11, INSTSF_R_10, INSTSF_R_9, INSTSF_R_8, INSTSF_R_7, INSTSF_R_6, INSTSF_R_5, INSTSF_R_4, INSTSF_R_3, INSTSF_R_2, INSTSF_R_1, INSTSF_R_0 } : { _154_, _153_, _151_, _150_, _149_, _148_, _147_, _146_, _145_, _144_, _143_, _142_, _140_, _139_, _138_, _137_, _136_, _135_, _134_, _133_, _132_, _131_, _160_, _159_, _158_, _157_, _156_, _155_, _152_, _141_, _130_, _129_ };
  assign { _113_, _112_, _110_, _109_, _108_, _107_, _106_, _105_, _104_, _103_, _102_, _101_, _099_, _098_, _097_, _096_, _095_, _094_, _093_, _092_, _091_, _090_, _119_, _118_, _117_, _116_, _115_, _114_, _111_, _100_, _089_, _088_ } = _623_ ? { _616_, _615_, _613_, _612_, _611_, _610_, _609_, _608_, _607_, _606_, _605_, _604_, _602_, _601_, _600_, _599_, _598_, _597_, _596_, _595_, _594_, _593_, _622_, _621_, _620_, _619_, _618_, _617_, _614_, _603_, _592_, _591_ } : 32'hxxxxxxxx;
  assign _623_ = { Istate_R_3, Istate_R_2, Istate_R_1, Istate_R_0 } == 4'h2;
  assign { _627_, _626_, _625_, _624_ } = IMISS ? 4'h4 : { _164_, _163_, _162_, _161_ };
  assign { _123_, _122_, _121_, _120_ } = _628_ ? { _627_, _626_, _625_, _624_ } : 4'hx;
  assign _628_ = { Istate_R_3, Istate_R_2, Istate_R_1, Istate_R_0 } == 4'h2;
  function [31:0] _798_;
    input [31:0] a;
    input [127:0] b;
    input [3:0] s;
    casez (s) // synopsys parallel_case
      4'b???1:
        _798_ = b[31:0];
      4'b??1?:
        _798_ = b[63:32];
      4'b?1??:
        _798_ = b[95:64];
      4'b1???:
        _798_ = b[127:96];
      default:
        _798_ = a;
    endcase
  endfunction
  assign { _072_, _071_, _069_, _068_, _067_, _066_, _065_, _064_, _063_, _062_, _061_, _060_, _058_, _057_, _056_, _055_, _054_, _053_, _052_, _051_, _050_, _049_, _078_, _077_, _076_, _075_, _074_, _073_, _070_, _059_, _048_, _047_ } = _798_({ INSTIF_31, INSTIF_30, INSTIF_29, INSTIF_28, INSTIF_27, INSTIF_26, INSTIF_25, INSTIF_24, INSTIF_23, INSTIF_22, INSTIF_21, INSTIF_20, INSTIF_19, INSTIF_18, INSTIF_17, INSTIF_16, INSTIF_15, INSTIF_14, INSTIF_13, INSTIF_12, INSTIF_11, INSTIF_10, INSTIF_9, INSTIF_8, INSTIF_7, INSTIF_6, INSTIF_5, INSTIF_4, INSTIF_3, INSTIF_2, INSTIF_1, INSTIF_0 }, { _661_, _660_, _658_, _657_, _656_, _655_, _654_, _653_, _652_, _651_, _650_, _649_, _647_, _646_, _645_, _644_, _643_, _642_, _641_, _640_, _639_, _638_, _667_, _666_, _665_, _664_, _663_, _662_, _659_, _648_, _637_, _636_, _113_, _112_, _110_, _109_, _108_, _107_, _106_, _105_, _104_, _103_, _102_, _101_, _099_, _098_, _097_, _096_, _095_, _094_, _093_, _092_, _091_, _090_, _119_, _118_, _117_, _116_, _115_, _114_, _111_, _100_, _089_, _088_, _236_, _235_, _233_, _232_, _231_, _230_, _229_, _228_, _227_, _226_, _225_, _224_, _222_, _221_, _220_, _219_, _218_, _217_, _216_, _215_, _214_, _213_, _242_, _241_, _240_, _239_, _238_, _237_, _234_, _223_, _212_, _211_, _277_, _276_, _274_, _273_, _272_, _271_, _270_, _269_, _268_, _267_, _266_, _265_, _263_, _262_, _261_, _260_, _259_, _258_, _257_, _256_, _255_, _254_, _283_, _282_, _281_, _280_, _279_, _278_, _275_, _264_, _253_, _252_ }, { _632_, _631_, _630_, _629_ });
  assign _629_ = { Istate_R_3, Istate_R_2, Istate_R_1, Istate_R_0 } == 4'h8;
  assign _630_ = { Istate_R_3, Istate_R_2, Istate_R_1, Istate_R_0 } == 4'h4;
  assign _631_ = { Istate_R_3, Istate_R_2, Istate_R_1, Istate_R_0 } == 4'h2;
  assign _632_ = { Istate_R_3, Istate_R_2, Istate_R_1, Istate_R_0 } == 4'h1;
  function [3:0] _803_;
    input [3:0] a;
    input [11:0] b;
    input [2:0] s;
    casez (s) // synopsys parallel_case
      3'b??1:
        _803_ = b[3:0];
      3'b?1?:
        _803_ = b[7:4];
      3'b1??:
        _803_ = b[11:8];
      default:
        _803_ = a;
    endcase
  endfunction
  assign { _082_, _081_, _080_, _079_ } = _803_(4'h2, { _123_, _122_, _121_, _120_, _246_, _245_, _244_, _243_, _287_, _286_, _285_, _284_ }, { _635_, _634_, _633_ });
  assign _633_ = { Istate_R_3, Istate_R_2, Istate_R_1, Istate_R_0 } == 4'h8;
  assign _634_ = { Istate_R_3, Istate_R_2, Istate_R_1, Istate_R_0 } == 4'h4;
  assign _635_ = { Istate_R_3, Istate_R_2, Istate_R_1, Istate_R_0 } == 4'h2;
  assign RHOLD = | { X_HALT_R_13, X_HALT_R_12, X_HALT_R_11, X_HALT_R_10, X_HALT_R_9, X_HALT_R_8, X_HALT_R_7, X_HALT_R_6, X_HALT_R_5, X_HALT_R_4, X_HALT_R_3, X_HALT_R_2, X_HALT_R_1, X_HALT_R_0 };
  assign { _661_, _660_, _658_, _657_, _656_, _655_, _654_, _653_, _652_, _651_, _650_, _649_, _647_, _646_, _645_, _644_, _643_, _642_, _641_, _640_, _639_, _638_, _667_, _666_, _665_, _664_, _663_, _662_, _659_, _648_, _637_, _636_ } = RHOLD ? 32'd0 : { INSTIF_31, INSTIF_30, INSTIF_29, INSTIF_28, INSTIF_27, INSTIF_26, INSTIF_25, INSTIF_24, INSTIF_23, INSTIF_22, INSTIF_21, INSTIF_20, INSTIF_19, INSTIF_18, INSTIF_17, INSTIF_16, INSTIF_15, INSTIF_14, INSTIF_13, INSTIF_12, INSTIF_11, INSTIF_10, INSTIF_9, INSTIF_8, INSTIF_7, INSTIF_6, INSTIF_5, INSTIF_4, INSTIF_3, INSTIF_2, INSTIF_1, INSTIF_0 };
endmodule
