{"vcs1":{"timestamp_begin":1731060180.262644605, "rt":3.17, "ut":1.65, "st":0.33}}
{"vcselab":{"timestamp_begin":1731060183.516884599, "rt":1.24, "ut":0.32, "st":0.24}}
{"link":{"timestamp_begin":1731060184.843041034, "rt":0.35, "ut":0.12, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731060179.522623840}
{"VCS_COMP_START_TIME": 1731060179.522623840}
{"VCS_COMP_END_TIME": 1731060188.487910922}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 334908}}
{"stitch_vcselab": {"peak_mem": 231624}}
