{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1648193786741 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1648193786741 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 25 15:36:26 2022 " "Processing started: Fri Mar 25 15:36:26 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1648193786741 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1648193786741 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off digital_alarm -c digital_alarm " "Command: quartus_map --read_settings_files=on --write_settings_files=off digital_alarm -c digital_alarm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1648193786741 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1648193786971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_learning/digitalalarm/seg595_digital_alarm/sim/tb_time_set.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_learning/digitalalarm/seg595_digital_alarm/sim/tb_time_set.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_time_set " "Found entity 1: tb_time_set" {  } { { "../sim/tb_time_set.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/sim/tb_time_set.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648193794501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648193794501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_learning/digitalalarm/seg595_digital_alarm/rtl/key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_learning/digitalalarm/seg595_digital_alarm/rtl/key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "../rtl/key_filter.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/key_filter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648193794501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648193794501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_learning/digitalalarm/seg595_digital_alarm/rtl/time_set.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_learning/digitalalarm/seg595_digital_alarm/rtl/time_set.v" { { "Info" "ISGN_ENTITY_NAME" "1 time_set " "Found entity 1: time_set" {  } { { "../rtl/time_set.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/time_set.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648193794501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648193794501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_learning/digitalalarm/seg595_digital_alarm/sim/tb_clk_data_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_learning/digitalalarm/seg595_digital_alarm/sim/tb_clk_data_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_clk_data_gen " "Found entity 1: tb_clk_data_gen" {  } { { "../sim/tb_clk_data_gen.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/sim/tb_clk_data_gen.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648193794501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648193794501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_learning/digitalalarm/seg595_digital_alarm/rtl/top_digital_alarm.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_learning/digitalalarm/seg595_digital_alarm/rtl/top_digital_alarm.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_digital_alarm " "Found entity 1: top_digital_alarm" {  } { { "../rtl/top_digital_alarm.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/top_digital_alarm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648193794501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648193794501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_learning/digitalalarm/seg595_digital_alarm/rtl/clk_data_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_learning/digitalalarm/seg595_digital_alarm/rtl/clk_data_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_data_gen " "Found entity 1: clk_data_gen" {  } { { "../rtl/clk_data_gen.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/clk_data_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648193794501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648193794501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_learning/digitalalarm/seg595_digital_alarm/rtl/top_test.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_learning/digitalalarm/seg595_digital_alarm/rtl/top_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_test " "Found entity 1: top_test" {  } { { "../rtl/top_test.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/top_test.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648193794501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648193794501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_learning/digitalalarm/seg595_digital_alarm/sim/tb_data_trans.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_learning/digitalalarm/seg595_digital_alarm/sim/tb_data_trans.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_data_trans " "Found entity 1: tb_data_trans" {  } { { "../sim/tb_data_trans.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/sim/tb_data_trans.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648193794501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648193794501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_learning/digitalalarm/seg595_digital_alarm/sim/tb_hc595_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_learning/digitalalarm/seg595_digital_alarm/sim/tb_hc595_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_hc595_ctrl " "Found entity 1: tb_hc595_ctrl" {  } { { "../sim/tb_hc595_ctrl.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/sim/tb_hc595_ctrl.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648193794511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648193794511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_learning/digitalalarm/seg595_digital_alarm/rtl/hc595_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_learning/digitalalarm/seg595_digital_alarm/rtl/hc595_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 hc595_ctrl " "Found entity 1: hc595_ctrl" {  } { { "../rtl/hc595_ctrl.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/hc595_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648193794511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648193794511 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 data_trans.v(113) " "Verilog HDL Expression warning at data_trans.v(113): truncated literal to match 4 bits" {  } { { "../rtl/data_trans.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/data_trans.v" 113 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1648193794511 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 data_trans.v(122) " "Verilog HDL Expression warning at data_trans.v(122): truncated literal to match 4 bits" {  } { { "../rtl/data_trans.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/data_trans.v" 122 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1648193794511 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "sign SIGN data_trans.v(6) " "Verilog HDL Declaration information at data_trans.v(6): object \"sign\" differs only in case from object \"SIGN\" in the same scope" {  } { { "../rtl/data_trans.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/data_trans.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1648193794511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_learning/digitalalarm/seg595_digital_alarm/rtl/data_trans.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_learning/digitalalarm/seg595_digital_alarm/rtl/data_trans.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_trans " "Found entity 1: data_trans" {  } { { "../rtl/data_trans.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/data_trans.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648193794511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648193794511 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_digital_alarm " "Elaborating entity \"top_digital_alarm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1648193794561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_filter key_filter:key_ctrl_flag_inst " "Elaborating entity \"key_filter\" for hierarchy \"key_filter:key_ctrl_flag_inst\"" {  } { { "../rtl/top_digital_alarm.v" "key_ctrl_flag_inst" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/top_digital_alarm.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648193794561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_set time_set:time_set_inst " "Elaborating entity \"time_set\" for hierarchy \"time_set:time_set_inst\"" {  } { { "../rtl/top_digital_alarm.v" "time_set_inst" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/top_digital_alarm.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648193794561 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "time_set.v(52) " "Verilog HDL Case Statement information at time_set.v(52): all case item expressions in this case statement are onehot" {  } { { "../rtl/time_set.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/time_set.v" 52 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1648193794561 "|top_digital_alarm|time_set:time_set_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_data_gen clk_data_gen:clk_data_gen_inst " "Elaborating entity \"clk_data_gen\" for hierarchy \"clk_data_gen:clk_data_gen_inst\"" {  } { { "../rtl/top_digital_alarm.v" "clk_data_gen_inst" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/top_digital_alarm.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648193794651 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 clk_data_gen.v(68) " "Verilog HDL assignment warning at clk_data_gen.v(68): truncated value with size 4 to match size of target (3)" {  } { { "../rtl/clk_data_gen.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/clk_data_gen.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1648193794651 "|top_digital_alarm|clk_data_gen:clk_data_gen_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 clk_data_gen.v(90) " "Verilog HDL assignment warning at clk_data_gen.v(90): truncated value with size 4 to match size of target (3)" {  } { { "../rtl/clk_data_gen.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/clk_data_gen.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1648193794651 "|top_digital_alarm|clk_data_gen:clk_data_gen_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 clk_data_gen.v(112) " "Verilog HDL assignment warning at clk_data_gen.v(112): truncated value with size 4 to match size of target (2)" {  } { { "../rtl/clk_data_gen.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/clk_data_gen.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1648193794651 "|top_digital_alarm|clk_data_gen:clk_data_gen_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 clk_data_gen.v(130) " "Verilog HDL assignment warning at clk_data_gen.v(130): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/clk_data_gen.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/clk_data_gen.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1648193794651 "|top_digital_alarm|clk_data_gen:clk_data_gen_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 clk_data_gen.v(143) " "Verilog HDL assignment warning at clk_data_gen.v(143): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/clk_data_gen.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/clk_data_gen.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1648193794651 "|top_digital_alarm|clk_data_gen:clk_data_gen_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 clk_data_gen.v(154) " "Verilog HDL assignment warning at clk_data_gen.v(154): truncated value with size 6 to match size of target (5)" {  } { { "../rtl/clk_data_gen.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/clk_data_gen.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1648193794651 "|top_digital_alarm|clk_data_gen:clk_data_gen_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 clk_data_gen.v(156) " "Verilog HDL assignment warning at clk_data_gen.v(156): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/clk_data_gen.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/clk_data_gen.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1648193794651 "|top_digital_alarm|clk_data_gen:clk_data_gen_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 clk_data_gen.v(158) " "Verilog HDL assignment warning at clk_data_gen.v(158): truncated value with size 6 to match size of target (5)" {  } { { "../rtl/clk_data_gen.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/clk_data_gen.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1648193794661 "|top_digital_alarm|clk_data_gen:clk_data_gen_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 clk_data_gen.v(165) " "Verilog HDL assignment warning at clk_data_gen.v(165): truncated value with size 32 to match size of target (20)" {  } { { "../rtl/clk_data_gen.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/clk_data_gen.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1648193794661 "|top_digital_alarm|clk_data_gen:clk_data_gen_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_trans data_trans:data_trans_inst " "Elaborating entity \"data_trans\" for hierarchy \"data_trans:data_trans_inst\"" {  } { { "../rtl/top_digital_alarm.v" "data_trans_inst" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/top_digital_alarm.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648193794671 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 data_trans.v(36) " "Verilog HDL assignment warning at data_trans.v(36): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/data_trans.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/data_trans.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1648193794671 "|top_digital_alarm|data_trans:data_trans_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 data_trans.v(37) " "Verilog HDL assignment warning at data_trans.v(37): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/data_trans.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/data_trans.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1648193794671 "|top_digital_alarm|data_trans:data_trans_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 data_trans.v(38) " "Verilog HDL assignment warning at data_trans.v(38): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/data_trans.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/data_trans.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1648193794671 "|top_digital_alarm|data_trans:data_trans_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 data_trans.v(39) " "Verilog HDL assignment warning at data_trans.v(39): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/data_trans.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/data_trans.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1648193794671 "|top_digital_alarm|data_trans:data_trans_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 data_trans.v(40) " "Verilog HDL assignment warning at data_trans.v(40): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/data_trans.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/data_trans.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1648193794671 "|top_digital_alarm|data_trans:data_trans_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 data_trans.v(41) " "Verilog HDL assignment warning at data_trans.v(41): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/data_trans.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/data_trans.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1648193794671 "|top_digital_alarm|data_trans:data_trans_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hc595_ctrl hc595_ctrl:hc595_ctrl_inst " "Elaborating entity \"hc595_ctrl\" for hierarchy \"hc595_ctrl:hc595_ctrl_inst\"" {  } { { "../rtl/top_digital_alarm.v" "hc595_ctrl_inst" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/top_digital_alarm.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648193794671 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "13 " "Inferred 13 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "data_trans:data_trans_inst\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"data_trans:data_trans_inst\|Div1\"" {  } { { "../rtl/data_trans.v" "Div1" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/data_trans.v" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648193795011 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "data_trans:data_trans_inst\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"data_trans:data_trans_inst\|Mod2\"" {  } { { "../rtl/data_trans.v" "Mod2" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/data_trans.v" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648193795011 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "data_trans:data_trans_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"data_trans:data_trans_inst\|Div0\"" {  } { { "../rtl/data_trans.v" "Div0" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/data_trans.v" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648193795011 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "data_trans:data_trans_inst\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"data_trans:data_trans_inst\|Mod1\"" {  } { { "../rtl/data_trans.v" "Mod1" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/data_trans.v" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648193795011 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "data_trans:data_trans_inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"data_trans:data_trans_inst\|Mod0\"" {  } { { "../rtl/data_trans.v" "Mod0" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/data_trans.v" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648193795011 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "data_trans:data_trans_inst\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"data_trans:data_trans_inst\|Div2\"" {  } { { "../rtl/data_trans.v" "Div2" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/data_trans.v" 39 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648193795011 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "data_trans:data_trans_inst\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"data_trans:data_trans_inst\|Mod3\"" {  } { { "../rtl/data_trans.v" "Mod3" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/data_trans.v" 39 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648193795011 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "data_trans:data_trans_inst\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"data_trans:data_trans_inst\|Div3\"" {  } { { "../rtl/data_trans.v" "Div3" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/data_trans.v" 40 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648193795011 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "data_trans:data_trans_inst\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"data_trans:data_trans_inst\|Mod4\"" {  } { { "../rtl/data_trans.v" "Mod4" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/data_trans.v" 40 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648193795011 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "data_trans:data_trans_inst\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"data_trans:data_trans_inst\|Div4\"" {  } { { "../rtl/data_trans.v" "Div4" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/data_trans.v" 41 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648193795011 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "data_trans:data_trans_inst\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"data_trans:data_trans_inst\|Mod5\"" {  } { { "../rtl/data_trans.v" "Mod5" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/data_trans.v" 41 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648193795011 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "clk_data_gen:clk_data_gen_inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"clk_data_gen:clk_data_gen_inst\|Mult1\"" {  } { { "../rtl/clk_data_gen.v" "Mult1" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/clk_data_gen.v" 165 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648193795011 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "clk_data_gen:clk_data_gen_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"clk_data_gen:clk_data_gen_inst\|Mult0\"" {  } { { "../rtl/clk_data_gen.v" "Mult0" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/clk_data_gen.v" 165 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648193795011 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1648193795011 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_trans:data_trans_inst\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"data_trans:data_trans_inst\|lpm_divide:Div1\"" {  } { { "../rtl/data_trans.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/data_trans.v" 38 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648193795041 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_trans:data_trans_inst\|lpm_divide:Div1 " "Instantiated megafunction \"data_trans:data_trans_inst\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648193795041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648193795041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648193795041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648193795041 ""}  } { { "../rtl/data_trans.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/data_trans.v" 38 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1648193795041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0jm " "Found entity 1: lpm_divide_0jm" {  } { { "db/lpm_divide_0jm.tdf" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/lpm_divide_0jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648193795071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648193795071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/sign_div_unsign_olh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648193795081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648193795081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_47f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_47f " "Found entity 1: alt_u_div_47f" {  } { { "db/alt_u_div_47f.tdf" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/alt_u_div_47f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648193795101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648193795101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648193795141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648193795141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648193795171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648193795171 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_trans:data_trans_inst\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"data_trans:data_trans_inst\|lpm_divide:Mod2\"" {  } { { "../rtl/data_trans.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/data_trans.v" 38 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648193795181 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_trans:data_trans_inst\|lpm_divide:Mod2 " "Instantiated megafunction \"data_trans:data_trans_inst\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648193795181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648193795181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648193795181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648193795181 ""}  } { { "../rtl/data_trans.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/data_trans.v" 38 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1648193795181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0bm " "Found entity 1: lpm_divide_0bm" {  } { { "db/lpm_divide_0bm.tdf" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/lpm_divide_0bm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648193795211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648193795211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_llh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_llh " "Found entity 1: sign_div_unsign_llh" {  } { { "db/sign_div_unsign_llh.tdf" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/sign_div_unsign_llh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648193795221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648193795221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_u6f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_u6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_u6f " "Found entity 1: alt_u_div_u6f" {  } { { "db/alt_u_div_u6f.tdf" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/alt_u_div_u6f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648193795241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648193795241 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_trans:data_trans_inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"data_trans:data_trans_inst\|lpm_divide:Div0\"" {  } { { "../rtl/data_trans.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/data_trans.v" 37 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648193795251 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_trans:data_trans_inst\|lpm_divide:Div0 " "Instantiated megafunction \"data_trans:data_trans_inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648193795251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648193795251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648193795251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648193795251 ""}  } { { "../rtl/data_trans.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/data_trans.v" 37 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1648193795251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_tim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_tim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_tim " "Found entity 1: lpm_divide_tim" {  } { { "db/lpm_divide_tim.tdf" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/lpm_divide_tim.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648193795281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648193795281 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_trans:data_trans_inst\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"data_trans:data_trans_inst\|lpm_divide:Div2\"" {  } { { "../rtl/data_trans.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/data_trans.v" 39 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648193795301 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_trans:data_trans_inst\|lpm_divide:Div2 " "Instantiated megafunction \"data_trans:data_trans_inst\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648193795301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648193795301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648193795301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648193795301 ""}  } { { "../rtl/data_trans.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/data_trans.v" 39 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1648193795301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_akm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_akm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_akm " "Found entity 1: lpm_divide_akm" {  } { { "db/lpm_divide_akm.tdf" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/lpm_divide_akm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648193795341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648193795341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_2nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_2nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_2nh " "Found entity 1: sign_div_unsign_2nh" {  } { { "db/sign_div_unsign_2nh.tdf" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/sign_div_unsign_2nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648193795341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648193795341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o9f " "Found entity 1: alt_u_div_o9f" {  } { { "db/alt_u_div_o9f.tdf" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/alt_u_div_o9f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648193795371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648193795371 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_trans:data_trans_inst\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"data_trans:data_trans_inst\|lpm_divide:Div3\"" {  } { { "../rtl/data_trans.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/data_trans.v" 40 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648193795381 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_trans:data_trans_inst\|lpm_divide:Div3 " "Instantiated megafunction \"data_trans:data_trans_inst\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648193795381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648193795381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648193795381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648193795381 ""}  } { { "../rtl/data_trans.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/data_trans.v" 40 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1648193795381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ekm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ekm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ekm " "Found entity 1: lpm_divide_ekm" {  } { { "db/lpm_divide_ekm.tdf" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/lpm_divide_ekm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648193795421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648193795421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_6nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_6nh " "Found entity 1: sign_div_unsign_6nh" {  } { { "db/sign_div_unsign_6nh.tdf" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/sign_div_unsign_6nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648193795421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648193795421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0af " "Found entity 1: alt_u_div_0af" {  } { { "db/alt_u_div_0af.tdf" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/alt_u_div_0af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648193795451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648193795451 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_trans:data_trans_inst\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"data_trans:data_trans_inst\|lpm_divide:Div4\"" {  } { { "../rtl/data_trans.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/data_trans.v" 41 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648193795471 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_trans:data_trans_inst\|lpm_divide:Div4 " "Instantiated megafunction \"data_trans:data_trans_inst\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648193795471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648193795471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648193795471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648193795471 ""}  } { { "../rtl/data_trans.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/data_trans.v" 41 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1648193795471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/lpm_divide_hkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648193795511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648193795511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648193795511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648193795511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/alt_u_div_6af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648193795541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648193795541 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clk_data_gen:clk_data_gen_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"clk_data_gen:clk_data_gen_inst\|lpm_mult:Mult1\"" {  } { { "../rtl/clk_data_gen.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/clk_data_gen.v" 165 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648193795571 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clk_data_gen:clk_data_gen_inst\|lpm_mult:Mult1 " "Instantiated megafunction \"clk_data_gen:clk_data_gen_inst\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648193795571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648193795571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648193795571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648193795571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648193795571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648193795571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648193795571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648193795571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648193795571 ""}  } { { "../rtl/clk_data_gen.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/clk_data_gen.v" 165 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1648193795571 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "clk_data_gen:clk_data_gen_inst\|lpm_mult:Mult1\|multcore:mult_core clk_data_gen:clk_data_gen_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"clk_data_gen:clk_data_gen_inst\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"clk_data_gen:clk_data_gen_inst\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/fpga/quartus 2/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "../rtl/clk_data_gen.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/clk_data_gen.v" 165 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648193795591 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "clk_data_gen:clk_data_gen_inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder clk_data_gen:clk_data_gen_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"clk_data_gen:clk_data_gen_inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"clk_data_gen:clk_data_gen_inst\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "d:/fpga/quartus 2/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../rtl/clk_data_gen.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/clk_data_gen.v" 165 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648193795601 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "clk_data_gen:clk_data_gen_inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] clk_data_gen:clk_data_gen_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"clk_data_gen:clk_data_gen_inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"clk_data_gen:clk_data_gen_inst\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/fpga/quartus 2/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../rtl/clk_data_gen.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/clk_data_gen.v" 165 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648193795621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rgh " "Found entity 1: add_sub_rgh" {  } { { "db/add_sub_rgh.tdf" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/add_sub_rgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648193795651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648193795651 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "clk_data_gen:clk_data_gen_inst\|lpm_mult:Mult1\|altshift:external_latency_ffs clk_data_gen:clk_data_gen_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"clk_data_gen:clk_data_gen_inst\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"clk_data_gen:clk_data_gen_inst\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/fpga/quartus 2/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "../rtl/clk_data_gen.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/clk_data_gen.v" 165 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648193795661 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clk_data_gen:clk_data_gen_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"clk_data_gen:clk_data_gen_inst\|lpm_mult:Mult0\"" {  } { { "../rtl/clk_data_gen.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/clk_data_gen.v" 165 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648193795681 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clk_data_gen:clk_data_gen_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"clk_data_gen:clk_data_gen_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648193795681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648193795681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648193795681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648193795681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648193795681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648193795681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648193795681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648193795681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648193795681 ""}  } { { "../rtl/clk_data_gen.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/clk_data_gen.v" 165 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1648193795681 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "clk_data_gen:clk_data_gen_inst\|lpm_mult:Mult0\|multcore:mult_core clk_data_gen:clk_data_gen_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"clk_data_gen:clk_data_gen_inst\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"clk_data_gen:clk_data_gen_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/fpga/quartus 2/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "../rtl/clk_data_gen.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/clk_data_gen.v" 165 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648193795691 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "clk_data_gen:clk_data_gen_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder clk_data_gen:clk_data_gen_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"clk_data_gen:clk_data_gen_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"clk_data_gen:clk_data_gen_inst\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/fpga/quartus 2/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../rtl/clk_data_gen.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/clk_data_gen.v" 165 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648193795691 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "clk_data_gen:clk_data_gen_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] clk_data_gen:clk_data_gen_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"clk_data_gen:clk_data_gen_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"clk_data_gen:clk_data_gen_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/fpga/quartus 2/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../rtl/clk_data_gen.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/clk_data_gen.v" 165 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648193795691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kgh " "Found entity 1: add_sub_kgh" {  } { { "db/add_sub_kgh.tdf" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/add_sub_kgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648193795730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648193795730 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "clk_data_gen:clk_data_gen_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs clk_data_gen:clk_data_gen_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"clk_data_gen:clk_data_gen_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"clk_data_gen:clk_data_gen_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/fpga/quartus 2/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "../rtl/clk_data_gen.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/clk_data_gen.v" 165 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648193795730 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/hc595_ctrl.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/hc595_ctrl.v" 12 -1 0 } } { "../rtl/data_trans.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/data_trans.v" 139 -1 0 } } { "../rtl/data_trans.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/data_trans.v" 115 -1 0 } } { "../rtl/time_set.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/time_set.v" 12 -1 0 } } { "../rtl/time_set.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/time_set.v" 28 -1 0 } } { "../rtl/clk_data_gen.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/clk_data_gen.v" 20 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1648193796340 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1648193796340 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1648193796930 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "data_trans:data_trans_inst\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_19_result_int\[0\]~0 " "Logic cell \"data_trans:data_trans_inst\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_19_result_int\[0\]~0\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_19_result_int\[0\]~0" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/alt_u_div_u6f.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648193797780 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_trans:data_trans_inst\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"data_trans:data_trans_inst\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_9_result_int\[0\]~10" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/alt_u_div_u6f.tdf" 122 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648193797780 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_trans:data_trans_inst\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"data_trans:data_trans_inst\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_10_result_int\[0\]~10" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/alt_u_div_u6f.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648193797780 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_trans:data_trans_inst\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"data_trans:data_trans_inst\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_11_result_int\[0\]~10" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/alt_u_div_u6f.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648193797780 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_trans:data_trans_inst\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"data_trans:data_trans_inst\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_12_result_int\[0\]~10" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/alt_u_div_u6f.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648193797780 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_trans:data_trans_inst\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"data_trans:data_trans_inst\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_13_result_int\[0\]~10" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/alt_u_div_u6f.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648193797780 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_trans:data_trans_inst\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"data_trans:data_trans_inst\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_14_result_int\[0\]~10" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/alt_u_div_u6f.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648193797780 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_trans:data_trans_inst\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"data_trans:data_trans_inst\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_15_result_int\[0\]~10" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/alt_u_div_u6f.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648193797780 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_trans:data_trans_inst\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"data_trans:data_trans_inst\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_16_result_int\[0\]~10" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/alt_u_div_u6f.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648193797780 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_trans:data_trans_inst\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"data_trans:data_trans_inst\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_17_result_int\[0\]~10" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/alt_u_div_u6f.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648193797780 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_trans:data_trans_inst\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"data_trans:data_trans_inst\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_18_result_int\[0\]~10" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/alt_u_div_u6f.tdf" 77 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648193797780 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_trans:data_trans_inst\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_19_result_int\[0\]~0 " "Logic cell \"data_trans:data_trans_inst\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_19_result_int\[0\]~0\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_19_result_int\[0\]~0" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/alt_u_div_u6f.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648193797780 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_trans:data_trans_inst\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"data_trans:data_trans_inst\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_12_result_int\[0\]~10" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/alt_u_div_u6f.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648193797780 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_trans:data_trans_inst\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"data_trans:data_trans_inst\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_13_result_int\[0\]~10" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/alt_u_div_u6f.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648193797780 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_trans:data_trans_inst\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"data_trans:data_trans_inst\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_14_result_int\[0\]~10" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/alt_u_div_u6f.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648193797780 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_trans:data_trans_inst\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"data_trans:data_trans_inst\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_15_result_int\[0\]~10" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/alt_u_div_u6f.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648193797780 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_trans:data_trans_inst\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"data_trans:data_trans_inst\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_16_result_int\[0\]~10" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/alt_u_div_u6f.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648193797780 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_trans:data_trans_inst\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"data_trans:data_trans_inst\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_17_result_int\[0\]~10" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/alt_u_div_u6f.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648193797780 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_trans:data_trans_inst\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"data_trans:data_trans_inst\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_18_result_int\[0\]~10" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/alt_u_div_u6f.tdf" 77 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648193797780 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_trans:data_trans_inst\|lpm_divide:Mod5\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_19_result_int\[0\]~0 " "Logic cell \"data_trans:data_trans_inst\|lpm_divide:Mod5\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_19_result_int\[0\]~0\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_19_result_int\[0\]~0" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/alt_u_div_u6f.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648193797780 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_trans:data_trans_inst\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_19_result_int\[0\]~0 " "Logic cell \"data_trans:data_trans_inst\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_19_result_int\[0\]~0\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_19_result_int\[0\]~0" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/alt_u_div_u6f.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648193797780 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_trans:data_trans_inst\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"data_trans:data_trans_inst\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_16_result_int\[0\]~10" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/alt_u_div_u6f.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648193797780 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_trans:data_trans_inst\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"data_trans:data_trans_inst\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_17_result_int\[0\]~10" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/alt_u_div_u6f.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648193797780 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_trans:data_trans_inst\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"data_trans:data_trans_inst\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_18_result_int\[0\]~10" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/alt_u_div_u6f.tdf" 77 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648193797780 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1648193797780 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/output_files/digital_alarm.map.smsg " "Generated suppressed messages file G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/output_files/digital_alarm.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1648193797920 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1648193798108 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648193798108 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2315 " "Implemented 2315 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1648193798238 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1648193798238 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2307 " "Implemented 2307 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1648193798238 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1648193798238 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4933 " "Peak virtual memory: 4933 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1648193798268 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 25 15:36:38 2022 " "Processing ended: Fri Mar 25 15:36:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1648193798268 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1648193798268 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1648193798268 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1648193798268 ""}
