Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Nov 26 18:18:58 2018
| Host         : DESKTOP-6FT9D65 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file SoC_fpga_control_sets_placed.rpt
| Design       : SoC_fpga
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      6 |            1 |
|      8 |            1 |
|    16+ |            9 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              46 |            6 |
| No           | No                    | Yes                    |              86 |           19 |
| No           | Yes                   | No                     |              66 |           10 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             324 |           56 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------+----------------------------------+-------------------------------+------------------+----------------+
|                    Clock Signal                   |           Enable Signal          |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+---------------------------------------------------+----------------------------------+-------------------------------+------------------+----------------+
|  clk_pb_BUFG                                      |                                  | SoC/mips/dp/pc_reg/GoPulseCmb |                2 |              4 |
|  SoC/fact_top/FA/DDT/FSM_onehot_NS_reg[2]_i_2_n_0 |                                  |                               |                1 |              6 |
|  clk_pb_BUFG                                      | SoC/mips/dp/pc_reg/E[0]          | rst_IBUF                      |                1 |              8 |
|  clk_gen/index_reg[2]                             |                                  |                               |                5 |             40 |
|  clk_pb_BUFG                                      | SoC/mips/dp/pc_reg/WEM           |                               |                8 |             64 |
|  clk_pb_BUFG                                      | SoC/fact_top/n_REG/E[0]          | rst_IBUF                      |               11 |             64 |
|  clk_pb_BUFG                                      | SoC/mips/dp/pc_reg/q_reg[0]_3[0] | rst_IBUF                      |               11 |             64 |
|  clk_IBUF_BUFG                                    |                                  | rst_IBUF                      |               10 |             66 |
|  clk_pb_BUFG                                      | SoC/mips/dp/pc_reg/q_reg[0]_4[0] | rst_IBUF                      |               15 |             68 |
|  clk_pb_BUFG                                      |                                  | rst_IBUF                      |               17 |             82 |
|  clk_pb_BUFG                                      | SoC/fact_top/FA/DDT/D[0]         | rst_IBUF                      |               18 |            120 |
|  clk_pb_BUFG                                      | SoC/mips/dp/pc_reg/we_reg        |                               |               12 |            192 |
+---------------------------------------------------+----------------------------------+-------------------------------+------------------+----------------+


