// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module rocev2_top_rx_process_ibh_512_0_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        rx_udp2ibFifo_dout,
        rx_udp2ibFifo_num_data_valid,
        rx_udp2ibFifo_fifo_cap,
        rx_udp2ibFifo_empty_n,
        rx_udp2ibFifo_read,
        rx_ibh2shiftFifo_din,
        rx_ibh2shiftFifo_num_data_valid,
        rx_ibh2shiftFifo_fifo_cap,
        rx_ibh2shiftFifo_full_n,
        rx_ibh2shiftFifo_write,
        rx_ibh2fsm_MetaFifo_din,
        rx_ibh2fsm_MetaFifo_num_data_valid,
        rx_ibh2fsm_MetaFifo_fifo_cap,
        rx_ibh2fsm_MetaFifo_full_n,
        rx_ibh2fsm_MetaFifo_write,
        rx_ibh2exh_MetaFifo_din,
        rx_ibh2exh_MetaFifo_num_data_valid,
        rx_ibh2exh_MetaFifo_fifo_cap,
        rx_ibh2exh_MetaFifo_full_n,
        rx_ibh2exh_MetaFifo_write,
        regIbvCountRx,
        regIbvCountRx_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [1023:0] rx_udp2ibFifo_dout;
input  [1:0] rx_udp2ibFifo_num_data_valid;
input  [1:0] rx_udp2ibFifo_fifo_cap;
input   rx_udp2ibFifo_empty_n;
output   rx_udp2ibFifo_read;
output  [1023:0] rx_ibh2shiftFifo_din;
input  [1:0] rx_ibh2shiftFifo_num_data_valid;
input  [1:0] rx_ibh2shiftFifo_fifo_cap;
input   rx_ibh2shiftFifo_full_n;
output   rx_ibh2shiftFifo_write;
output  [91:0] rx_ibh2fsm_MetaFifo_din;
input  [1:0] rx_ibh2fsm_MetaFifo_num_data_valid;
input  [1:0] rx_ibh2fsm_MetaFifo_fifo_cap;
input   rx_ibh2fsm_MetaFifo_full_n;
output   rx_ibh2fsm_MetaFifo_write;
output  [4:0] rx_ibh2exh_MetaFifo_din;
input  [1:0] rx_ibh2exh_MetaFifo_num_data_valid;
input  [1:0] rx_ibh2exh_MetaFifo_fifo_cap;
input   rx_ibh2exh_MetaFifo_full_n;
output   rx_ibh2exh_MetaFifo_write;
output  [31:0] regIbvCountRx;
output   regIbvCountRx_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg rx_udp2ibFifo_read;
reg rx_ibh2shiftFifo_write;
reg rx_ibh2fsm_MetaFifo_write;
reg rx_ibh2exh_MetaFifo_write;
reg[31:0] regIbvCountRx;
reg regIbvCountRx_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire   [0:0] tmp_i_nbreadreq_fu_94_p3;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] tmp_i_reg_385;
reg   [0:0] metaWritten_load_reg_407;
reg    ap_predicate_op67_write_state2;
reg    ap_predicate_op68_write_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_subdone;
reg   [0:0] bth_ready;
reg   [31:0] validRx_V;
reg   [15:0] bth_idx;
reg   [95:0] bth_header_V;
reg   [0:0] metaWritten;
reg    rx_udp2ibFifo_blk_n;
wire    ap_block_pp0_stage0;
reg    rx_ibh2shiftFifo_blk_n;
reg    rx_ibh2fsm_MetaFifo_blk_n;
reg    rx_ibh2exh_MetaFifo_blk_n;
reg    ap_block_pp0_stage0_11001;
reg   [1023:0] rx_udp2ibFifo_read_reg_389;
wire   [95:0] tmp_fu_197_p1;
wire   [0:0] bth_ready_load_load_fu_185_p1;
wire   [0:0] metaWritten_load_load_fu_214_p1;
reg   [0:0] ap_phi_mux_bth_ready_flag_0_i_phi_fu_139_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_bth_ready_flag_0_i_reg_136;
reg   [15:0] ap_phi_mux_bth_idx_new_0_i_phi_fu_150_p4;
wire   [15:0] add_ln67_fu_201_p2;
wire   [15:0] ap_phi_reg_pp0_iter0_bth_idx_new_0_i_reg_147;
reg   [0:0] ap_phi_mux_metaWritten_flag_0_i_phi_fu_160_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_metaWritten_flag_0_i_reg_157;
wire   [95:0] ap_phi_reg_pp0_iter0_t_reg_168;
reg   [95:0] ap_phi_reg_pp0_iter1_t_reg_168;
wire   [0:0] xor_ln138_fu_224_p2;
wire   [0:0] or_ln138_fu_218_p2;
wire   [31:0] add_ln840_fu_266_p2;
wire   [15:0] select_ln138_fu_230_p3;
wire   [0:0] or_ln138_1_fu_238_p2;
reg   [31:0] regIbvCountRx_preg;
reg    ap_block_pp0_stage0_01001;
wire   [4:0] trunc_ln213_fu_279_p1;
wire   [0:0] currWord_last_V_fu_177_p3;
wire   [7:0] tmp_16_i_fu_334_p4;
wire   [7:0] tmp_15_i_fu_324_p4;
wire   [7:0] tmp_14_i_fu_314_p4;
wire   [7:0] tmp_13_i_fu_304_p4;
wire   [7:0] tmp_12_i_fu_294_p4;
wire   [7:0] tmp_i_175_fu_284_p4;
wire   [15:0] tmp_33_i_fu_344_p4;
wire   [69:0] tmp_3_fu_354_p10;
wire  signed [70:0] sext_ln130_fu_376_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_146;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 bth_ready = 1'd0;
#0 validRx_V = 32'd0;
#0 bth_idx = 16'd0;
#0 bth_header_V = 96'd0;
#0 metaWritten = 1'd0;
#0 regIbvCountRx_preg = 32'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        regIbvCountRx_preg <= 32'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_01001) & (tmp_i_reg_385 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            regIbvCountRx_preg <= add_ln840_fu_266_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_146)) begin
        if (((tmp_i_nbreadreq_fu_94_p3 == 1'd1) & (bth_ready_load_load_fu_185_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_t_reg_168 <= tmp_fu_197_p1;
        end else if (((tmp_i_nbreadreq_fu_94_p3 == 1'd1) & (bth_ready_load_load_fu_185_p1 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_t_reg_168 <= bth_header_V;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_t_reg_168 <= ap_phi_reg_pp0_iter0_t_reg_168;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_94_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (bth_ready_load_load_fu_185_p1 == 1'd0))) begin
        bth_header_V <= tmp_fu_197_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_94_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (or_ln138_fu_218_p2 == 1'd1))) begin
        bth_idx <= select_ln138_fu_230_p3;
        bth_ready <= xor_ln138_fu_224_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_94_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (or_ln138_1_fu_238_p2 == 1'd1))) begin
        metaWritten <= xor_ln138_fu_224_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_94_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        metaWritten_load_reg_407 <= metaWritten;
        rx_udp2ibFifo_read_reg_389 <= rx_udp2ibFifo_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_i_reg_385 <= tmp_i_nbreadreq_fu_94_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_385 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        validRx_V <= add_ln840_fu_266_p2;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_i_nbreadreq_fu_94_p3 == 1'd1) & (bth_ready_load_load_fu_185_p1 == 1'd0))) begin
        ap_phi_mux_bth_idx_new_0_i_phi_fu_150_p4 = add_ln67_fu_201_p2;
    end else begin
        ap_phi_mux_bth_idx_new_0_i_phi_fu_150_p4 = ap_phi_reg_pp0_iter0_bth_idx_new_0_i_reg_147;
    end
end

always @ (*) begin
    if ((tmp_i_nbreadreq_fu_94_p3 == 1'd1)) begin
        if ((bth_ready_load_load_fu_185_p1 == 1'd0)) begin
            ap_phi_mux_bth_ready_flag_0_i_phi_fu_139_p4 = 1'd1;
        end else if ((bth_ready_load_load_fu_185_p1 == 1'd1)) begin
            ap_phi_mux_bth_ready_flag_0_i_phi_fu_139_p4 = 1'd0;
        end else begin
            ap_phi_mux_bth_ready_flag_0_i_phi_fu_139_p4 = ap_phi_reg_pp0_iter0_bth_ready_flag_0_i_reg_136;
        end
    end else begin
        ap_phi_mux_bth_ready_flag_0_i_phi_fu_139_p4 = ap_phi_reg_pp0_iter0_bth_ready_flag_0_i_reg_136;
    end
end

always @ (*) begin
    if ((tmp_i_nbreadreq_fu_94_p3 == 1'd1)) begin
        if ((metaWritten_load_load_fu_214_p1 == 1'd0)) begin
            ap_phi_mux_metaWritten_flag_0_i_phi_fu_160_p4 = 1'd1;
        end else if ((metaWritten_load_load_fu_214_p1 == 1'd1)) begin
            ap_phi_mux_metaWritten_flag_0_i_phi_fu_160_p4 = 1'd0;
        end else begin
            ap_phi_mux_metaWritten_flag_0_i_phi_fu_160_p4 = ap_phi_reg_pp0_iter0_metaWritten_flag_0_i_reg_157;
        end
    end else begin
        ap_phi_mux_metaWritten_flag_0_i_phi_fu_160_p4 = ap_phi_reg_pp0_iter0_metaWritten_flag_0_i_reg_157;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (tmp_i_reg_385 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        regIbvCountRx = add_ln840_fu_266_p2;
    end else begin
        regIbvCountRx = regIbvCountRx_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_385 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        regIbvCountRx_ap_vld = 1'b1;
    end else begin
        regIbvCountRx_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op68_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rx_ibh2exh_MetaFifo_blk_n = rx_ibh2exh_MetaFifo_full_n;
    end else begin
        rx_ibh2exh_MetaFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op68_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rx_ibh2exh_MetaFifo_write = 1'b1;
    end else begin
        rx_ibh2exh_MetaFifo_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op67_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rx_ibh2fsm_MetaFifo_blk_n = rx_ibh2fsm_MetaFifo_full_n;
    end else begin
        rx_ibh2fsm_MetaFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op67_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rx_ibh2fsm_MetaFifo_write = 1'b1;
    end else begin
        rx_ibh2fsm_MetaFifo_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_i_reg_385 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rx_ibh2shiftFifo_blk_n = rx_ibh2shiftFifo_full_n;
    end else begin
        rx_ibh2shiftFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_385 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rx_ibh2shiftFifo_write = 1'b1;
    end else begin
        rx_ibh2shiftFifo_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_done_reg == 1'b0) & (tmp_i_nbreadreq_fu_94_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rx_udp2ibFifo_blk_n = rx_udp2ibFifo_empty_n;
    end else begin
        rx_udp2ibFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_94_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rx_udp2ibFifo_read = 1'b1;
    end else begin
        rx_udp2ibFifo_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln67_fu_201_p2 = (bth_idx + 16'd1);

assign add_ln840_fu_266_p2 = (validRx_V + 32'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((ap_predicate_op68_write_state2 == 1'b1) & (rx_ibh2exh_MetaFifo_full_n == 1'b0)) | ((ap_predicate_op67_write_state2 == 1'b1) & (rx_ibh2fsm_MetaFifo_full_n == 1'b0)) | ((tmp_i_reg_385 == 1'd1) & (rx_ibh2shiftFifo_full_n == 1'b0)))) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_94_p3 == 1'd1) & (rx_udp2ibFifo_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((ap_predicate_op68_write_state2 == 1'b1) & (rx_ibh2exh_MetaFifo_full_n == 1'b0)) | ((ap_predicate_op67_write_state2 == 1'b1) & (rx_ibh2fsm_MetaFifo_full_n == 1'b0)) | ((tmp_i_reg_385 == 1'd1) & (rx_ibh2shiftFifo_full_n == 1'b0)))) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_94_p3 == 1'd1) & (rx_udp2ibFifo_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((ap_predicate_op68_write_state2 == 1'b1) & (rx_ibh2exh_MetaFifo_full_n == 1'b0)) | ((ap_predicate_op67_write_state2 == 1'b1) & (rx_ibh2fsm_MetaFifo_full_n == 1'b0)) | ((tmp_i_reg_385 == 1'd1) & (rx_ibh2shiftFifo_full_n == 1'b0)))) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_94_p3 == 1'd1) & (rx_udp2ibFifo_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_94_p3 == 1'd1) & (rx_udp2ibFifo_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (((ap_predicate_op68_write_state2 == 1'b1) & (rx_ibh2exh_MetaFifo_full_n == 1'b0)) | ((ap_predicate_op67_write_state2 == 1'b1) & (rx_ibh2fsm_MetaFifo_full_n == 1'b0)) | ((tmp_i_reg_385 == 1'd1) & (rx_ibh2shiftFifo_full_n == 1'b0)));
end

always @ (*) begin
    ap_condition_146 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_bth_idx_new_0_i_reg_147 = 'bx;

assign ap_phi_reg_pp0_iter0_bth_ready_flag_0_i_reg_136 = 'bx;

assign ap_phi_reg_pp0_iter0_metaWritten_flag_0_i_reg_157 = 'bx;

assign ap_phi_reg_pp0_iter0_t_reg_168 = 'bx;

always @ (*) begin
    ap_predicate_op67_write_state2 = ((metaWritten_load_reg_407 == 1'd0) & (tmp_i_reg_385 == 1'd1));
end

always @ (*) begin
    ap_predicate_op68_write_state2 = ((metaWritten_load_reg_407 == 1'd0) & (tmp_i_reg_385 == 1'd1));
end

assign bth_ready_load_load_fu_185_p1 = bth_ready;

assign currWord_last_V_fu_177_p3 = rx_udp2ibFifo_dout[1024'd576];

assign metaWritten_load_load_fu_214_p1 = metaWritten;

assign or_ln138_1_fu_238_p2 = (currWord_last_V_fu_177_p3 | ap_phi_mux_metaWritten_flag_0_i_phi_fu_160_p4);

assign or_ln138_fu_218_p2 = (currWord_last_V_fu_177_p3 | ap_phi_mux_bth_ready_flag_0_i_phi_fu_139_p4);

assign rx_ibh2exh_MetaFifo_din = trunc_ln213_fu_279_p1;

assign rx_ibh2fsm_MetaFifo_din = $unsigned(sext_ln130_fu_376_p1);

assign rx_ibh2shiftFifo_din = rx_udp2ibFifo_read_reg_389;

assign select_ln138_fu_230_p3 = ((currWord_last_V_fu_177_p3[0:0] == 1'b1) ? 16'd0 : ap_phi_mux_bth_idx_new_0_i_phi_fu_150_p4);

assign sext_ln130_fu_376_p1 = $signed(tmp_3_fu_354_p10);

assign tmp_12_i_fu_294_p4 = {{ap_phi_reg_pp0_iter1_t_reg_168[55:48]}};

assign tmp_13_i_fu_304_p4 = {{ap_phi_reg_pp0_iter1_t_reg_168[47:40]}};

assign tmp_14_i_fu_314_p4 = {{ap_phi_reg_pp0_iter1_t_reg_168[95:88]}};

assign tmp_15_i_fu_324_p4 = {{ap_phi_reg_pp0_iter1_t_reg_168[87:80]}};

assign tmp_16_i_fu_334_p4 = {{ap_phi_reg_pp0_iter1_t_reg_168[79:72]}};

assign tmp_33_i_fu_344_p4 = {{ap_phi_reg_pp0_iter1_t_reg_168[31:16]}};

assign tmp_3_fu_354_p10 = {{{{{{{{{{{{{{{{1'd1}, {tmp_16_i_fu_334_p4}}}, {tmp_15_i_fu_324_p4}}}, {tmp_14_i_fu_314_p4}}}, {tmp_13_i_fu_304_p4}}}, {tmp_12_i_fu_294_p4}}}, {tmp_i_175_fu_284_p4}}}, {tmp_33_i_fu_344_p4}}}, {trunc_ln213_fu_279_p1}};

assign tmp_fu_197_p1 = rx_udp2ibFifo_dout[95:0];

assign tmp_i_175_fu_284_p4 = {{ap_phi_reg_pp0_iter1_t_reg_168[63:56]}};

assign tmp_i_nbreadreq_fu_94_p3 = rx_udp2ibFifo_empty_n;

assign trunc_ln213_fu_279_p1 = ap_phi_reg_pp0_iter1_t_reg_168[4:0];

assign xor_ln138_fu_224_p2 = (currWord_last_V_fu_177_p3 ^ 1'd1);

endmodule //rocev2_top_rx_process_ibh_512_0_s
