library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity reg3232 is
	port (
		CLOCK: 				in std_logic;
		DATA: 				in std_logic_vector 	(31 downto 0);
		WRITE_ADDRESS: 		in integer range 0 to 31;
		READ_ADDRESS: 		in integer range 0 to 31;
		WE: 				in std_logic 	(31 downto 0);
		Q:					out std_logic_vector (31 downto 0)
	);
end entity;

architecture rtl of reg3232 is
	type MEM is array (0 to 31) of std_logic_vector(31 downto 0);
	signal ram_block: MEM;
begin
	process(CLOCK)
	begin	
		if CLOCK'event and CLOCK = '1' then
			if (WE = '1') then
				ram_block(WRITE_ADDRESS) <= data;
			end if;
			Q <= ram_block(READ_ADDRESS)
		end if;
	end process;
end;