{"Source Block": ["oh/src/common/hdl/oh_rsync.v@10:20@HdlIdDef", "    input  clk,\n    input  nrst_in,\n    output nrst_out\n    );\n  \n   reg [PS-1:0] sync_pipe;\n   \n   always @ (posedge clk or negedge nrst_in)\t\t \n     if(!nrst_in)\n       sync_pipe[PS-1:0] <= 1'b0;\n     else\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[15, "   reg [PS-1:0] sync_pipe;\n"]], "Add": []}}