<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8">
<meta name="viewport" content="width=device-width, initial-scale=1.0">
<title>
  Module: OrigenARM::Cores::CortexM::CM33::Registers
  
    &mdash; origen_arm 0.1.0
  
</title>

  <link rel="stylesheet" href="../../../../css/style.css" type="text/css" charset="utf-8" />

  <link rel="stylesheet" href="../../../../css/common.css" type="text/css" charset="utf-8" />

<script type="text/javascript" charset="utf-8">
  pathId = "OrigenARM::Cores::CortexM::CM33::Registers";
  relpath = '../../../../';
</script>


  <script type="text/javascript" charset="utf-8" src="../../../../js/jquery.js"></script>

  <script type="text/javascript" charset="utf-8" src="../../../../js/app.js"></script>


  </head>
  <body>
    <div class="nav_wrap">
      <iframe id="nav" src="../../../../class_list.html?1"></iframe>
      <div id="resizer"></div>
    </div>

    <div id="main" tabindex="-1">
      <div id="header">
        <div id="menu">
  
    <a href="../../../../_index.html">Index (R)</a> &raquo;
    <span class='title'><span class='object_link'><a href="../../../../OrigenARM.html" title="OrigenARM (module)">OrigenARM</a></span></span> &raquo; <span class='title'><span class='object_link'><a href="../../../Cores.html" title="OrigenARM::Cores (module)">Cores</a></span></span> &raquo; <span class='title'><span class='object_link'><a href="../../CortexM.html" title="OrigenARM::Cores::CortexM (module)">CortexM</a></span></span> &raquo; <span class='title'><span class='object_link'><a href="../CM33.html" title="OrigenARM::Cores::CortexM::CM33 (class)">CM33</a></span></span>
     &raquo; 
    <span class="title">Registers</span>
  
</div>

        <div id="search">
  
    <a class="full_list_link" id="class_list_link"
        href="../../../../class_list.html">

        <svg width="24" height="24">
          <rect x="0" y="4" width="24" height="4" rx="1" ry="1"></rect>
          <rect x="0" y="12" width="24" height="4" rx="1" ry="1"></rect>
          <rect x="0" y="20" width="24" height="4" rx="1" ry="1"></rect>
        </svg>
    </a>
  
</div>
        <div class="clear"></div>
      </div>

      <div id="content"><h1>Module: OrigenARM::Cores::CortexM::CM33::Registers
  
  
  
</h1>
<div class="box_info">
  

  
  
  
  
  

  
  <dl>
    <dt>Included in:</dt>
    <dd><span class='object_link'><a href="../CM33.html" title="OrigenARM::Cores::CortexM::CM33 (class)">OrigenARM::Cores::CortexM::CM33</a></span></dd>
  </dl>
  

  
  <dl>
    <dt>Defined in:</dt>
    <dd>lib/origen_arm/cores/cortex-m/cm33/cm33_registers.rb</dd>
  </dl>
  
</div>


  
    <h2>
      Constant Summary
      <small><a href="#" class="constants_summary_toggle">collapse</a></small>
    </h2>

    <dl class="constants">
      
        <dt id="AIRCR_READ_KEY-constant" class="">AIRCR_READ_KEY =
          
        </dt>
        <dd><pre class="code"><span class='int'>0xFA05</span></pre></dd>
      
        <dt id="AIRCR_WRITE_KEY-constant" class="">AIRCR_WRITE_KEY =
          
        </dt>
        <dd><pre class="code"><span class='int'>0x05FA</span></pre></dd>
      
        <dt id="DHCSR_DBGKEY-constant" class="">DHCSR_DBGKEY =
          
        </dt>
        <dd><pre class="code"><span class='int'>0xA05F</span></pre></dd>
      
    </dl>
  







  
    <h2>
      Instance Method Summary
      <small><a href="#" class="summary_toggle">collapse</a></small>
    </h2>

    <ul class="summary">
      
        <li class="public ">
  <span class="summary_signature">
    
      <a href="#instantiate_registers-instance_method" title="#instantiate_registers (instance method)">#<strong>instantiate_registers</strong>(options = {})  &#x21d2; Object </a>
    

    
  </span>
  
  
  
  
  
  
  

  
    <span class="summary_desc"><div class='inline'></div></span>
  
</li>

      
    </ul>
  



  <div id="instance_method_details" class="method_details_list">
    <h2>Instance Method Details</h2>

    
      <div class="method_details first">
  <h3 class="signature first" id="instantiate_registers-instance_method">
  
    #<strong>instantiate_registers</strong>(options = {})  &#x21d2; <tt>Object</tt> 
  

  

  
</h3><table class="source_code">
  <tr>
    <td>
      <pre class="lines">


17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424</pre>
    </td>
    <td>
      <pre class="code"><span class="info file"># File 'lib/origen_arm/cores/cortex-m/cm33/cm33_registers.rb', line 17</span>

<span class='kw'>def</span> <span class='id identifier rubyid_instantiate_registers'>instantiate_registers</span><span class='lparen'>(</span><span class='id identifier rubyid_options'>options</span><span class='op'>=</span><span class='lbrace'>{</span><span class='rbrace'>}</span><span class='rparen'>)</span>
  <span class='id identifier rubyid_add_reg'>add_reg</span><span class='lparen'>(</span><span class='symbol'>:aircr</span><span class='comma'>,</span> <span class='int'>0xE000_ED0C</span><span class='comma'>,</span> <span class='label'>size:</span> <span class='int'>32</span><span class='comma'>,</span> <span class='label'>description:</span> <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>Application Interrupt and Reset Control Register</span><span class='tstring_end'>&#39;</span></span><span class='rparen'>)</span> <span class='kw'>do</span> <span class='op'>|</span><span class='id identifier rubyid_r'>r</span><span class='op'>|</span>
    <span class='id identifier rubyid_r'>r</span><span class='period'>.</span><span class='id identifier rubyid_bit'>bit</span> <span class='int'>31</span><span class='op'>..</span><span class='int'>16</span><span class='comma'>,</span> <span class='symbol'>:vectkey</span><span class='comma'>,</span> <span class='label'>description:</span> <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>Vector key. Writes to the AIRCR must be accompanied by a write of the value 0x05FA to this field. Writes to the AIRCR fields that are not accompanied by this value are ignored for the purpose of dating any of the AIRCR values or initiating any AIRCR functionality.</span><span class='tstring_end'>&#39;</span></span>
    <span class='id identifier rubyid_r'>r</span><span class='period'>.</span><span class='id identifier rubyid_bit'>bit</span> <span class='int'>15</span><span class='comma'>,</span> <span class='symbol'>:endianness</span><span class='comma'>,</span> <span class='label'>description:</span> <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>Data endianness. Indicates how the PE interprets the memory system data endianness. 0 -&gt; Little-endian, 1 -&gt; Big-endian.</span><span class='tstring_end'>&#39;</span></span>
    <span class='id identifier rubyid_r'>r</span><span class='period'>.</span><span class='id identifier rubyid_bit'>bit</span> <span class='int'>14</span><span class='comma'>,</span> <span class='symbol'>:pris</span><span class='comma'>,</span> <span class='label'>description:</span> <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>Prioritize Secure exceptions. The value of this bit defines whether Secure exception priority boosting is enabled. 0 -&gt; Priority ranges of Secure and Non-secure exceptions are identical, 1 -&gt; Non-secure exceptions are de-prioritized.</span><span class='tstring_end'>&#39;</span></span>
    <span class='id identifier rubyid_r'>r</span><span class='period'>.</span><span class='id identifier rubyid_bit'>bit</span> <span class='int'>13</span><span class='comma'>,</span> <span class='symbol'>:bfhfnmins</span><span class='comma'>,</span> <span class='label'>description:</span> <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>BusFault, HardFault, and NMI Non-secure enable. The value of this bit defines whether BusFault and NMI exceptions are Non-secure, and whether exceptions target the Non-secure HardFault exception. 0 -&gt; BusFault, HardFault, and NMI are Secure, 1 -&gt; BusFault and NMI are Non-secure and exceptions can target Non-secure HardFault.</span><span class='tstring_end'>&#39;</span></span>
    <span class='id identifier rubyid_r'>r</span><span class='period'>.</span><span class='id identifier rubyid_bit'>bit</span> <span class='int'>12</span><span class='op'>..</span><span class='int'>11</span><span class='comma'>,</span> <span class='symbol'>:reserved</span>
    <span class='id identifier rubyid_r'>r</span><span class='period'>.</span><span class='id identifier rubyid_bit'>bit</span> <span class='int'>10</span><span class='op'>..</span><span class='int'>8</span><span class='comma'>,</span> <span class='symbol'>:prigroup</span><span class='comma'>,</span> <span class='label'>description:</span> <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>Priority grouping. The value of this field defines the exception priority binary point position for the selected Security state.</span><span class='tstring_end'>&#39;</span></span>
    <span class='id identifier rubyid_r'>r</span><span class='period'>.</span><span class='id identifier rubyid_bit'>bit</span> <span class='int'>7</span><span class='op'>..</span><span class='int'>4</span><span class='comma'>,</span> <span class='symbol'>:reserved</span>
    <span class='id identifier rubyid_r'>r</span><span class='period'>.</span><span class='id identifier rubyid_bit'>bit</span> <span class='int'>3</span><span class='comma'>,</span> <span class='symbol'>:sysresetreqs</span><span class='comma'>,</span> <span class='label'>description:</span> <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>System reset request Secure only. The value of this bit defines whether the SYSRESETREQ bit is functional for Non-secure use. 0 -&gt; SYSRESETREQ functionality is available to both Security states, 1 -&gt; SYSRESETREQ functionality is only available to Secure state.</span><span class='tstring_end'>&#39;</span></span>
    <span class='id identifier rubyid_r'>r</span><span class='period'>.</span><span class='id identifier rubyid_bit'>bit</span> <span class='int'>2</span><span class='comma'>,</span> <span class='symbol'>:sysresetreq</span><span class='comma'>,</span> <span class='label'>description:</span> <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>System reset request. This bit allows software or a debugger to request a system reset. 0 -&gt; Do not request a system reset., 1 -&gt; Request a system reset.</span><span class='tstring_end'>&#39;</span></span>
    <span class='id identifier rubyid_r'>r</span><span class='period'>.</span><span class='id identifier rubyid_bit'>bit</span> <span class='int'>1</span><span class='comma'>,</span> <span class='symbol'>:vectclractive</span><span class='comma'>,</span> <span class='label'>description:</span> <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>Clear active state. A debugger write of one to this bit when the PE is halted in Debug state. 0 -&gt; Do nothing, 1 -&gt; Clear active state (IPSR is cleared to zero, The active state for all Non-secure exceptions is cleared, If DHCSR.S_SDE==1, the active state for all Secure exceptions is cleared).</span><span class='tstring_end'>&#39;</span></span>
    <span class='id identifier rubyid_r'>r</span><span class='period'>.</span><span class='id identifier rubyid_bit'>bit</span> <span class='int'>0</span><span class='comma'>,</span> <span class='symbol'>:reserved</span>
  <span class='kw'>end</span>

<span class='id identifier rubyid_add_reg'>add_reg</span><span class='lparen'>(</span><span class='symbol'>:dhcsr</span><span class='comma'>,</span> <span class='int'>0xE000_EDF0</span><span class='comma'>,</span> <span class='label'>size:</span> <span class='int'>32</span><span class='comma'>,</span> <span class='label'>description:</span> <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>Debug Halting Control and Status Register</span><span class='tstring_end'>&#39;</span></span><span class='rparen'>)</span> <span class='kw'>do</span> <span class='op'>|</span><span class='id identifier rubyid_r'>r</span><span class='op'>|</span>
  <span class='id identifier rubyid_r'>r</span><span class='period'>.</span><span class='id identifier rubyid_bit'>bit</span> <span class='int'>31</span><span class='op'>..</span><span class='int'>16</span><span class='comma'>,</span> <span class='symbol'>:dbgkey</span><span class='comma'>,</span> <span class='label'>description:</span> <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>Debug key. A debugger must write 0xA05F to this field to enable write access to the remaining bits, otherwise the PE ignores the write access.</span><span class='tstring_end'>&#39;</span></span>
  <span class='id identifier rubyid_r'>r</span><span class='period'>.</span><span class='id identifier rubyid_bit'>bit</span> <span class='int'>15</span><span class='op'>..</span><span class='int'>6</span><span class='comma'>,</span> <span class='symbol'>:reserved</span>
  <span class='id identifier rubyid_r'>r</span><span class='period'>.</span><span class='id identifier rubyid_bit'>bit</span> <span class='int'>5</span><span class='comma'>,</span> <span class='symbol'>:c_snapstall</span><span class='comma'>,</span> <span class='label'>description:</span>
    <span class='lbracket'>[</span>
      <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>Snap stall control.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span> 
      <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>Setting this bit to 1 allows a debugger to request an imprecise entry to Debug state. Writing 1 to this makes the state of the memory system UNPREDICTABLE. Therefore if a debugger writes 1 to this bit it must reset the system before leaving Debug state.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span> <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>Allow imprecise entry to Debug state.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span> 
      <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>The effect of setting this bit to 1 is UNPREDICTABLE unless the DHCSR write also sets C_DEBUGEN and C_HALT to 1. This means that if the PE is not already in Debug state, it enters Debug state when the stalled instruction completes.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
      <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>If the Security Extension is implemented, then writes to this bit are ignored when DHCSR.S_SDE == 0.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
      <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>If DHCSR.C_DEBUGEN == 0 or HaltingDebugAllowed() == FALSE, the PE ignores this bit and behaves as if it is set to 0.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
      <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>If the Main Extension is not implemented, this bit is RES0.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
      <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>0 -&gt; No action.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
      <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>1 -&gt; Allows imprecise entry to Debug state, for example by forcing any stalled load or store instruction to be abandoned.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
    <span class='rbracket'>]</span><span class='period'>.</span><span class='id identifier rubyid_join'>join</span><span class='lparen'>(</span><span class='tstring'><span class='tstring_beg'>&quot;</span><span class='tstring_content'>\n</span><span class='tstring_end'>&quot;</span></span><span class='rparen'>)</span>
  <span class='id identifier rubyid_r'>r</span><span class='period'>.</span><span class='id identifier rubyid_bit'>bit</span> <span class='int'>4</span><span class='comma'>,</span> <span class='symbol'>:reserved</span>
  <span class='id identifier rubyid_r'>r</span><span class='period'>.</span><span class='id identifier rubyid_bit'>bit</span> <span class='int'>3</span><span class='comma'>,</span> <span class='symbol'>:c_maskints</span><span class='comma'>,</span> <span class='label'>description:</span>
    <span class='lbracket'>[</span>
      <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>Mask interrupts control. When debug is enabled, the debugger can write to this bit to mask PendSV, SysTick and external configurable interrupts.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
      <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>The effect of any single write to DHCSR that changes the value of this bit is UNPREDICTABLE unless one of:</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
      <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>Before the write, DHCSR.{S_HALT,C_HALT} are both set to 1 and the write also writes 1 to DHCSR.C_HALT.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
      <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>Before the write, DHCSR.C_DEBUGEN == 0 or HaltingDebugAllowed() == FALSE, and the write writes 0 to DHCSR.C_MASKINTS. This means that a single write to DHCSR must not clear DHCSR.C_HALT to 0 and change the value of the C_MASKINTS bit.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
      <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>If the Security Extension is implemented and DHCSR.S_SDE == 0, this bit does not affect
      interrupts targeting Secure state.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
      <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>If DHCSR.C_DEBUGEN == 0 or HaltingDebugAllowed() == FALSE, the PE ignores this bit and behaves as if it is set to 0.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
      <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>If DHCSR.C_DEBUGEN == 0 this but reads as an UNKNOWN value.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
      <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>This bit resets to an UNKNOWN value on a Cold reset.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
      <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>0 -&gt; Do not mask.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
      <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>1 -&gt; Mask PendSV, SysTick and external configurable interrupts.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
    <span class='rbracket'>]</span><span class='period'>.</span><span class='id identifier rubyid_join'>join</span><span class='lparen'>(</span><span class='tstring'><span class='tstring_beg'>&quot;</span><span class='tstring_content'>\n</span><span class='tstring_end'>&quot;</span></span><span class='rparen'>)</span>
  <span class='id identifier rubyid_r'>r</span><span class='period'>.</span><span class='id identifier rubyid_bit'>bit</span> <span class='int'>2</span><span class='comma'>,</span> <span class='symbol'>:c_step</span><span class='comma'>,</span> <span class='label'>reset:</span> <span class='int'>0</span><span class='comma'>,</span>  <span class='label'>description:</span>
    <span class='lbracket'>[</span>
      <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>Step control. Enable single instruction step.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
      <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>The effect of a single write to DHCSR that changes the value of this bit is UNPREDICTABLE unless one of:</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
      <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>Before the write, DHCSR.{S_HALT,C_HALT} are both set to 1.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
      <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>Before the write, DHCSR.C_DEBUGEN == 0 or HaltingDebugAllowed() == FALSE, and the write writes 0 to DHCSR.C_STEP.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
      <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>The PE ignores this bit and behaves as if it set to 0 if any of:</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
      <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>DHCSR.C_DEBUGEN == 0 or HaltingDebugAllowed() == FALSE.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
      <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>The Security Extension is implemented, DHCSR.S_SDE == 0 and the PE is in Secure state.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
      <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>If DHCSR.C_DEBUGEN == 0 this bit reads as an UNKNOWN</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
      <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>0 -&gt; No effect.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
      <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>1 -&gt; Single step enabled.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
    <span class='rbracket'>]</span><span class='period'>.</span><span class='id identifier rubyid_join'>join</span><span class='lparen'>(</span><span class='tstring'><span class='tstring_beg'>&quot;</span><span class='tstring_content'>\n</span><span class='tstring_end'>&quot;</span></span><span class='rparen'>)</span>
  <span class='id identifier rubyid_r'>r</span><span class='period'>.</span><span class='id identifier rubyid_bit'>bit</span> <span class='int'>1</span><span class='comma'>,</span> <span class='symbol'>:c_halt</span><span class='comma'>,</span> <span class='label'>reset:</span> <span class='int'>0</span><span class='comma'>,</span> <span class='label'>description:</span>
    <span class='lbracket'>[</span>
      <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>Halt control. PE to enter Debug state halt request.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
      <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>The PE sets C_HALT to 1 when a debug event pends an entry to Debug state.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
      <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>The PE ignores this bit and behaves as if it is set to 0 if any of:</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
      <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>DHCSR.C_DEBUGEN == 0 or HaltingDebugAllowed() == FALSE.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
      <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>The Security Extension is implemented, DHCSR.S_SDE == 0 and the PE is in Secure state.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
      <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>If DHCSR.C_DEBUGEN == 0 this bit reads as an UNKNOWN value.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
      <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>This bit resets to zero on a Warm reset.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
      <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>0 -&gt; Causes the PE to leave Debug state, if in Debug state.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
      <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>1 -&gt; Halt the PE.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
    <span class='rbracket'>]</span><span class='period'>.</span><span class='id identifier rubyid_join'>join</span><span class='lparen'>(</span><span class='tstring'><span class='tstring_beg'>&quot;</span><span class='tstring_content'>\n</span><span class='tstring_end'>&quot;</span></span><span class='rparen'>)</span>
  <span class='id identifier rubyid_r'>r</span><span class='period'>.</span><span class='id identifier rubyid_bit'>bit</span> <span class='int'>0</span><span class='comma'>,</span> <span class='symbol'>:c_debugen</span><span class='comma'>,</span> <span class='label'>reset:</span> <span class='int'>0</span><span class='comma'>,</span>  <span class='label'>description:</span>
    <span class='lbracket'>[</span>
      <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>Debug enable control. Enable Halting debug.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
      <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>The possible values of this bit are:</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
      <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>If a debugger writes to DHCSR to change the value of this bit from 0 to 1, it must also write 0 to the C_MASKINTS bit, otherwise behavior is UNPREDICTABLE.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
      <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>If this bit is set to 0:</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
      <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>The PE behaves as if DHCSR.{C_MASKINTS, C_STEP, C_HALT} are all set to 0.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
      <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>DHCSR.{S_RESTART_ST, C_MASKINTS, C_STEP, C_HALT} are UNKNOWN on reads of DHCSR.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
      <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>This bit is read/write to the debugger. Writes from software are ignored.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
      <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>This bit resets to zero on a Cold reset.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
      <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>0 -&gt; Disabled.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
      <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>1 -&gt; Enabled.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
    <span class='rbracket'>]</span><span class='period'>.</span><span class='id identifier rubyid_join'>join</span><span class='lparen'>(</span><span class='tstring'><span class='tstring_beg'>&quot;</span><span class='tstring_content'>\n</span><span class='tstring_end'>&quot;</span></span><span class='rparen'>)</span>
<span class='kw'>end</span>

<span class='id identifier rubyid_add_reg'>add_reg</span><span class='lparen'>(</span><span class='symbol'>:dcrsr</span><span class='comma'>,</span> <span class='int'>0xE000_EDF4</span><span class='comma'>,</span> <span class='label'>size:</span> <span class='int'>32</span><span class='comma'>,</span> <span class='label'>description:</span> <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>Debug Core Register Select Register</span><span class='tstring_end'>&#39;</span></span><span class='rparen'>)</span> <span class='kw'>do</span> <span class='op'>|</span><span class='id identifier rubyid_r'>r</span><span class='op'>|</span>
  <span class='id identifier rubyid_r'>r</span><span class='period'>.</span><span class='id identifier rubyid_bit'>bit</span> <span class='int'>31</span><span class='op'>..</span><span class='int'>17</span><span class='comma'>,</span> <span class='symbol'>:reserved</span>
  <span class='id identifier rubyid_r'>r</span><span class='period'>.</span><span class='id identifier rubyid_bit'>bit</span> <span class='int'>16</span><span class='comma'>,</span> <span class='symbol'>:regwnr</span><span class='comma'>,</span> <span class='label'>description:</span>
    <span class='lbracket'>[</span>
      <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>Register write/not-read. Specifies the access type for the transfer.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
      <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>0 -&gt; Read.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
      <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>1 -&gt; Write.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
    <span class='rbracket'>]</span><span class='period'>.</span><span class='id identifier rubyid_join'>join</span><span class='lparen'>(</span><span class='tstring'><span class='tstring_beg'>&quot;</span><span class='tstring_content'>\n</span><span class='tstring_end'>&quot;</span></span><span class='rparen'>)</span>
  <span class='id identifier rubyid_r'>r</span><span class='period'>.</span><span class='id identifier rubyid_bit'>bit</span> <span class='int'>15</span><span class='op'>..</span><span class='int'>7</span><span class='comma'>,</span> <span class='symbol'>:reserved</span>
<span class='embdoc_beg'>=begin Register definition from the reference manual:
</span><span class='embdoc'>    Register selector. Specifies the general-purpose register, special-purpose register, or Floating-point
</span><span class='embdoc'>    Extension register to transfer.
</span><span class='embdoc'>    The possible values of this field are:
</span><span class='embdoc'>    0b0000000-0b0001100
</span><span class='embdoc'>    General-purpose registers R0-R12.
</span><span class='embdoc'>    0b0001101 Current stack pointer, SP.
</span><span class='embdoc'>    0b0001110 LR.
</span><span class='embdoc'>    0b0001111 DebugReturnAddress.
</span><span class='embdoc'>    0b0010000 XPSR.
</span><span class='embdoc'>    0b0010001 Current state main stack pointer, SP_main.
</span><span class='embdoc'>    0b0010010 Current state process stack pointer, SP_process.
</span><span class='embdoc'>    0b0010100 Current state {CONTROL[7:0],FAULTMASK[7:0],BASEPRI[7:0],PRIMASK[7:0]}.
</span><span class='embdoc'>    If the Main Extension is not implemented, bits [23:8] of the transfer value are RES0.
</span><span class='embdoc'>    0b0011000 Non-secure main stack pointer, MSP_NS.
</span><span class='embdoc'>    If the Security Extension is not implemented, this value is reserved.
</span><span class='embdoc'>    0b0011001 Non-secure process stack pointer, PSP_NS.
</span><span class='embdoc'>    If the Security Extension is not implemented, this value is reserved.
</span><span class='embdoc'>    0b0011010 Secure main stack pointer, MSP_S. Accessible only when DHCSR.S_SDE == 1.
</span><span class='embdoc'>    If the Security Extension is not implemented, this value is reserved.
</span><span class='embdoc'>    0b0011011 Secure process stack pointer, PSP_S. Accessible only when DHCSR.S_SDE == 1.
</span><span class='embdoc'>    If the Security Extension is not implemented, this value is reserved.
</span><span class='embdoc'>    0b0011100 Secure main stack limit, MSPLIM_S. Accessible only when DHCSR.S_SDE ==
</span><span class='embdoc'>    0b0011101 Secure process stack limit, PSPLIM_S. Accessible only when DHCSR.S_SDE == 1.
</span><span class='embdoc'>    If the Security Extension is not implemented, this value is reserved.
</span><span class='embdoc'>    0b0011110 Non-secure main stack limit, MSPLIM_NS.
</span><span class='embdoc'>    If the Main Extension is not implemented, this value is reserved.
</span><span class='embdoc'>    0b0011111 Non-secure process stack limit, PSPLIM_NS.
</span><span class='embdoc'>    If the Main Extension is not implemented, this value is reserved.
</span><span class='embdoc'>    0b0100001 FPSCR.
</span><span class='embdoc'>    If the Floating-point Extension is not implemented, this value is reserved.
</span><span class='embdoc'>    0b0100010 {CONTROL_S[7:0],FAULTMASK_S[7:0],BASEPRI_S[7:0],PRIMASK_S[7:0]}.
</span><span class='embdoc'>    Accessible only when DHCSR.S_SDE == 1.
</span><span class='embdoc'>    If the Main Extension is not implemented, bits [23:8] of the transfer value are RES0. If
</span><span class='embdoc'>    the Security Extension is not implemented, this value is reserved.
</span><span class='embdoc'>    0b0100011
</span><span class='embdoc'>    {CONTROL_NS[7:0],FAULTMASK_NS[7:0],BASEPRI_NS[7:0],PRIMASK_NS[7:
</span><span class='embdoc'>    0]}.
</span><span class='embdoc'>    If the Main Extension is not implemented, bits [23:8] of the transfer value are RES0. If
</span><span class='embdoc'>    the Security Extension is not implemented, this value is reserved.
</span><span class='embdoc'>    0b1000000-0b1011111
</span><span class='embdoc'>    FP registers, S0-S31.
</span><span class='embdoc'>    If the Floating-point Extension is not implemented, these values are reserved.
</span><span class='embdoc'>    All other values are reserved.
</span><span class='embdoc'>    If the Floating-point and Security Extensions are implemented, then FPSCR and S0-S31 are not
</span><span class='embdoc'>    accessible from Non-secure state if DHCSR.S_SDE == 0 and either:
</span><span class='embdoc'>      FPCCR indicates the registers contain values from Secure state.
</span><span class='embdoc'>      NSACR prevents Non-secure access to the registers.
</span><span class='embdoc'>    Registers that are not accessible are RAZ/WI.
</span><span class='embdoc'>    If this field is written with a reserved value, the PE might behave as if a defined value was written,
</span><span class='embdoc'>    or ignore the value written, and the value of DCRDR becomes UNKNOWN.
</span><span class='embdoc_end'>=end
</span>  <span class='id identifier rubyid_r'>r</span><span class='period'>.</span><span class='id identifier rubyid_bit'>bit</span> <span class='int'>6</span><span class='op'>..</span><span class='int'>0</span><span class='comma'>,</span> <span class='symbol'>:reg_sel</span><span class='comma'>,</span> <span class='label'>description:</span>
    <span class='lbracket'>[</span>
      <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>Register selector.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
      <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>Specifies the general-purpose register, special-purpose register, or Floating-point Extension register to transfer.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
    <span class='rbracket'>]</span><span class='period'>.</span><span class='id identifier rubyid_join'>join</span><span class='lparen'>(</span><span class='tstring'><span class='tstring_beg'>&quot;</span><span class='tstring_content'>\n</span><span class='tstring_end'>&quot;</span></span><span class='rparen'>)</span>
  <span class='kw'>end</span>
              
  <span class='id identifier rubyid_add_reg'>add_reg</span><span class='lparen'>(</span><span class='symbol'>:dcrdr</span><span class='comma'>,</span> <span class='int'>0xE000_EDF8</span><span class='comma'>,</span> <span class='label'>size:</span> <span class='int'>32</span><span class='comma'>,</span> <span class='label'>description:</span> <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>Debug Core Register Data Register</span><span class='tstring_end'>&#39;</span></span><span class='rparen'>)</span> <span class='kw'>do</span> <span class='op'>|</span><span class='id identifier rubyid_r'>r</span><span class='op'>|</span>
    <span class='id identifier rubyid_r'>r</span><span class='period'>.</span><span class='id identifier rubyid_bits'>bits</span> <span class='int'>31</span><span class='op'>..</span><span class='int'>0</span><span class='comma'>,</span> <span class='symbol'>:dbgtmp</span><span class='comma'>,</span> <span class='label'>description:</span>
      <span class='lbracket'>[</span>
        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>Data temporary buffer. Provides debug access for reading and writing the general-purpose registers, </span><span class='tstring_end'>&#39;</span></span> <span class='op'>+</span>
        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>special-purpose registers, and Floating-point Extension registers.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>

        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>The value of this register is UNKNOWN if the PE is in Debug state, the debugger has written to </span><span class='tstring_end'>&#39;</span></span> <span class='op'>+</span>
        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>DCRSR since entering Debug state and DHCSR.S_REGRDY is set to 0. The value of this register </span><span class='tstring_end'>&#39;</span></span> <span class='op'>+</span>
        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>is UNKNOWN if the Main Extension is not implemented and the PE is in Non-debug state.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>

         <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>This field resets to an UNKNOWN value on a Warm reset.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
         <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>Any written contents will be overwritten on a successful core-register read attempt.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
      <span class='rbracket'>]</span><span class='period'>.</span><span class='id identifier rubyid_join'>join</span><span class='lparen'>(</span><span class='tstring'><span class='tstring_beg'>&quot;</span><span class='tstring_content'>\n</span><span class='tstring_end'>&quot;</span></span><span class='rparen'>)</span>
  <span class='kw'>end</span>
  
  <span class='id identifier rubyid_add_reg'>add_reg</span><span class='lparen'>(</span><span class='symbol'>:demcr</span><span class='comma'>,</span> <span class='int'>0xE000_EDFC</span><span class='comma'>,</span> <span class='label'>size:</span> <span class='int'>32</span><span class='comma'>,</span> <span class='label'>description:</span> <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>Debug Exception and Monitor Control Register</span><span class='tstring_end'>&#39;</span></span><span class='rparen'>)</span> <span class='kw'>do</span> <span class='op'>|</span><span class='id identifier rubyid_r'>r</span><span class='op'>|</span>
    <span class='id identifier rubyid_r'>r</span><span class='period'>.</span><span class='id identifier rubyid_bits'>bits</span> <span class='int'>31</span><span class='op'>..</span><span class='int'>25</span><span class='comma'>,</span> <span class='symbol'>:reserved</span>
    <span class='id identifier rubyid_r'>r</span><span class='period'>.</span><span class='id identifier rubyid_bits'>bits</span> <span class='int'>24</span><span class='comma'>,</span> <span class='symbol'>:trcena</span><span class='comma'>,</span> <span class='label'>description:</span>
      <span class='lbracket'>[</span>
        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>Trace enable. Global enable for all DWT and ITM features.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>

        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>If the DWT and ITM units are not implemented, this bit is RES0. See the descriptions of DWT and </span><span class='tstring_end'>&#39;</span></span> <span class='op'>+</span>
        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>ITM for details of which features this bit controls.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>

        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>Setting this bit to 0 might not stop all events. To ensure that all events are stopped, software must </span><span class='tstring_end'>&#39;</span></span> <span class='op'>+</span>
        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>set all DWT and ITM feature enable bits to 0, and ensure that all trace generated by the DWT and </span><span class='tstring_end'>&#39;</span></span> <span class='op'>+</span>
        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>ITM has been flushed, before setting this bit to 0.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>

        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>It is IMPLEMENTATION DEFINED whether this bit affects how the system processes trace. </span><span class='tstring_end'>&#39;</span></span> <span class='op'>+</span>
        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>Arm recommends that this bit is set to 1 when using an ETM even if any implemented DWT and </span><span class='tstring_end'>&#39;</span></span> <span class='op'>+</span>
        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>ITM are not being used.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>

        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>This bit resets to zero on a Cold reset.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>

        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>0 -&gt; DWT and ITM features disabled.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>1 -&gt; DWT and ITM features enabled.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
      <span class='rbracket'>]</span><span class='period'>.</span><span class='id identifier rubyid_join'>join</span><span class='lparen'>(</span><span class='tstring'><span class='tstring_beg'>&quot;</span><span class='tstring_content'>\n</span><span class='tstring_end'>&quot;</span></span><span class='rparen'>)</span>
    <span class='id identifier rubyid_r'>r</span><span class='period'>.</span><span class='id identifier rubyid_bits'>bits</span> <span class='int'>23</span><span class='op'>..</span><span class='int'>21</span><span class='comma'>,</span> <span class='symbol'>:reserved</span>
    <span class='id identifier rubyid_r'>r</span><span class='period'>.</span><span class='id identifier rubyid_bits'>bits</span> <span class='int'>20</span><span class='comma'>,</span> <span class='symbol'>:sdme</span><span class='comma'>,</span> <span class='label'>description:</span>
      <span class='lbracket'>[</span>
        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>Secure DebugMonitor enable. Indicates whether the DebugMonitor targets the Secure or the </span><span class='tstring_end'>&#39;</span></span> <span class='op'>+</span>
        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>Non-secure state and whether debug events are allowed in Secure state.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>

        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>When DebugMonitor exception is not pending or active, this bit reflects the value of </span><span class='tstring_end'>&#39;</span></span> <span class='op'>+</span>
        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>SecureDebugMonitorAllowed(), otherwise, the previous value is retained.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>

        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>This bit is read-only.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>

        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>If the Security Extension is not implemented, this bit is RES0. </span><span class='tstring_end'>&#39;</span></span> <span class='op'>+</span>
        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>If the Main Extension is not implemented, this bit is RES0.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>

        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>0 -&gt; Debug events prohibited in Secure state and the DebugMonitor exception targets Non-secure state.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>1 -&gt; Debug events allowed in Secure state and the DebugMonitor exception targets Secure state.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
      <span class='rbracket'>]</span><span class='period'>.</span><span class='id identifier rubyid_join'>join</span><span class='lparen'>(</span><span class='tstring'><span class='tstring_beg'>&quot;</span><span class='tstring_content'>\n</span><span class='tstring_end'>&quot;</span></span><span class='rparen'>)</span>
    <span class='id identifier rubyid_r'>r</span><span class='period'>.</span><span class='id identifier rubyid_bits'>bits</span> <span class='int'>19</span><span class='comma'>,</span> <span class='symbol'>:mon_req</span><span class='comma'>,</span> <span class='label'>description:</span>
      <span class='lbracket'>[</span>
        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>Monitor request. DebugMonitor semaphore bit.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>

        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>The PE does not use this bit. The monitor software defines the meaning and use of this bit.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>

        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>If the Main Extension is not implemented, this bit is RES0.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>

        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>This bit resets to zero on a Warm reset.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
      <span class='rbracket'>]</span><span class='period'>.</span><span class='id identifier rubyid_join'>join</span><span class='lparen'>(</span><span class='tstring'><span class='tstring_beg'>&quot;</span><span class='tstring_content'>\n</span><span class='tstring_end'>&quot;</span></span><span class='rparen'>)</span>
    <span class='id identifier rubyid_r'>r</span><span class='period'>.</span><span class='id identifier rubyid_bits'>bits</span> <span class='int'>18</span><span class='comma'>,</span> <span class='symbol'>:mon_step</span><span class='comma'>,</span> <span class='label'>description:</span>
      <span class='lbracket'>[</span>
        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>Monitor step. Enable DebugMonitor exception stepping.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>

        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>The effect of changing this bit at an execution priority that is lower than the priority of the </span><span class='tstring_end'>&#39;</span></span> <span class='op'>+</span>
        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>DebugMonitor exception is UNPREDICTABLE.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>

        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>If the Main Extension is not implemented, this bit is RES0.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>

        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>This bit resets to zero on a Warm reset.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>

        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>0 -&gt; Stepping disabled.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>1 -&gt; Stepping enabled.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
      <span class='rbracket'>]</span><span class='period'>.</span><span class='id identifier rubyid_join'>join</span><span class='lparen'>(</span><span class='tstring'><span class='tstring_beg'>&quot;</span><span class='tstring_content'>\n</span><span class='tstring_end'>&quot;</span></span><span class='rparen'>)</span>
    <span class='id identifier rubyid_r'>r</span><span class='period'>.</span><span class='id identifier rubyid_bits'>bits</span> <span class='int'>17</span><span class='comma'>,</span> <span class='symbol'>:mon_pend</span><span class='comma'>,</span> <span class='label'>description:</span>
      <span class='lbracket'>[</span>
        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>Monitor pend. Sets or clears the pending state of the DebugMonitor exception.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>

        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>When the DebugMonitor exception is pending it becomes active subject to the exception priority </span><span class='tstring_end'>&#39;</span></span> <span class='op'>+</span>
        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>rules. The effect of setting this bit to 1 is not affected by the value of the MON_EN bit. This means </span><span class='tstring_end'>&#39;</span></span> <span class='op'>+</span>
        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>that software or a debugger can set MON_PEND to 1 and pend a DebugMonitor exception, even </span><span class='tstring_end'>&#39;</span></span> <span class='op'>+</span>
        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>when MON_EN is set to 0.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>

        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>If the Main Extension is not implemented, this bit is RES0.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>

        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>This bit resets to zero on a Warm reset.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>

        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>0 -&gt; Clear the status of the DebugMonitor exception to not pending.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>1 -&gt; Set the status of the DebugMonitor exception to pending.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
      <span class='rbracket'>]</span><span class='period'>.</span><span class='id identifier rubyid_join'>join</span><span class='lparen'>(</span><span class='tstring'><span class='tstring_beg'>&quot;</span><span class='tstring_content'>\n</span><span class='tstring_end'>&quot;</span></span><span class='rparen'>)</span>
    <span class='id identifier rubyid_r'>r</span><span class='period'>.</span><span class='id identifier rubyid_bits'>bits</span> <span class='int'>16</span><span class='comma'>,</span> <span class='symbol'>:mon_en</span><span class='comma'>,</span> <span class='label'>description:</span>
      <span class='lbracket'>[</span>
        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>Monitor enable. Enable the DebugMonitor exception.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>

        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>If a debug event halts the PE, the PE ignores the value of this bit.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>If DEMCR.SDME is one this bit is RAZ/WI from Non-secure state</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>

        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>If the Main Extension is not implemented, this bit is RES0.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>

        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>This bit resets to zero on a Warm reset.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>

        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>0 -&gt; DebugMonitor exception disabled.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>1 -&gt; DebugMonitor exception enabled.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
      <span class='rbracket'>]</span><span class='period'>.</span><span class='id identifier rubyid_join'>join</span><span class='lparen'>(</span><span class='tstring'><span class='tstring_beg'>&quot;</span><span class='tstring_content'>\n</span><span class='tstring_end'>&quot;</span></span><span class='rparen'>)</span>
    <span class='id identifier rubyid_r'>r</span><span class='period'>.</span><span class='id identifier rubyid_bits'>bits</span> <span class='int'>15</span><span class='op'>..</span><span class='int'>12</span><span class='comma'>,</span> <span class='symbol'>:reserved</span>
    <span class='id identifier rubyid_r'>r</span><span class='period'>.</span><span class='id identifier rubyid_bits'>bits</span> <span class='int'>11</span><span class='comma'>,</span> <span class='symbol'>:vc_sferr</span><span class='comma'>,</span> <span class='label'>description:</span>
      <span class='lbracket'>[</span>
        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>Vector Catch SecureFault. SecureFault exception Halting debug vector catch enable.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>

        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>The PE ignores the value of this bit if DHCSR.C_DEBUGEN == 0, HaltingDebugAllowed() == </span><span class='tstring_end'>&#39;</span></span> <span class='op'>+</span>
        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>FALSE, or DHCSR.S_SDE == 0.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>

        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>If the Security Extension is not implemented, this bit is RES0.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>If the Main Extension is not implemented, this bit is RES0.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>If Halting debug is not implemented, this bit is RES0.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>

        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>This bit resets to zero on a Cold reset.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>

        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>0 -&gt; Halting debug trap on SecureFault disabled.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>1 -&gt; Halting debug trap on SecureFault enabled.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
      <span class='rbracket'>]</span><span class='period'>.</span><span class='id identifier rubyid_join'>join</span><span class='lparen'>(</span><span class='tstring'><span class='tstring_beg'>&quot;</span><span class='tstring_content'>\n</span><span class='tstring_end'>&quot;</span></span><span class='rparen'>)</span>
    <span class='id identifier rubyid_r'>r</span><span class='period'>.</span><span class='id identifier rubyid_bits'>bits</span> <span class='int'>10</span><span class='comma'>,</span> <span class='symbol'>:vc_harderr</span><span class='comma'>,</span> <span class='label'>description:</span>
      <span class='lbracket'>[</span>
        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>Vector Catch HardFault errors. HardFault exception Halting debug vector catch enable.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>

        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>The PE ignores the value of this bit if DHCSR.C_DEBUGEN == 0, HaltingDebugAllowed() == </span><span class='tstring_end'>&#39;</span></span> <span class='op'>+</span>
        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>FALSE, or the Security Extension is implemented, DHCSR.S_SDE == 0 and the exception targets </span><span class='tstring_end'>&#39;</span></span> <span class='op'>+</span>
        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>Secure state.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>

        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>If Halting debug is not implemented, this bit is RES0.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>

        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>This bit resets to zero on a Cold reset.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>

        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>0 -&gt; Halting debug trap on HardFault disabled.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>1 -&gt; Halting debug trap on HardFault enabled.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
      <span class='rbracket'>]</span><span class='period'>.</span><span class='id identifier rubyid_join'>join</span><span class='lparen'>(</span><span class='tstring'><span class='tstring_beg'>&quot;</span><span class='tstring_content'>\n</span><span class='tstring_end'>&quot;</span></span><span class='rparen'>)</span>
    <span class='id identifier rubyid_r'>r</span><span class='period'>.</span><span class='id identifier rubyid_bits'>bits</span> <span class='int'>9</span><span class='comma'>,</span> <span class='symbol'>:vc_interr</span><span class='comma'>,</span> <span class='label'>description:</span>
      <span class='lbracket'>[</span>
        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>Vector Catch interrupt errors. Enable Halting debug vector catch for faults arising in lazy state </span><span class='tstring_end'>&#39;</span></span> <span class='op'>+</span>
        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>preservation and during exception entry or return.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>

        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>The PE ignores the value of this bit if DHCSR.C_DEBUGEN == 0, HaltingDebugAllowed() == </span><span class='tstring_end'>&#39;</span></span> <span class='op'>+</span>
        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>FALSE, or the Security Extension is implemented, DHCSR.S_SDE == 0 and the exception targets Secure state.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>

        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>If the Main Extension is not implemented, this bit is RES0.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>If Halting debug is not implemented, this bit is RES0.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>

        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>This bit resets to zero on a Cold reset.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>

        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>0 -&gt; Halting debug trap on faults disabled.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>1 -&gt; Halting debug trap on faults enabled.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
      <span class='rbracket'>]</span><span class='period'>.</span><span class='id identifier rubyid_join'>join</span><span class='lparen'>(</span><span class='tstring'><span class='tstring_beg'>&quot;</span><span class='tstring_content'>\n</span><span class='tstring_end'>&quot;</span></span><span class='rparen'>)</span>
    <span class='id identifier rubyid_r'>r</span><span class='period'>.</span><span class='id identifier rubyid_bits'>bits</span> <span class='int'>8</span><span class='comma'>,</span> <span class='symbol'>:vc_buserr</span><span class='comma'>,</span> <span class='label'>description:</span>
      <span class='lbracket'>[</span>
        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>Vector Catch BusFault errors. BusFault exception Halting debug vector catch enable.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>

        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>The PE ignores the value of this bit if DHCSR.C_DEBUGEN == 0, HaltingDebugAllowed() == </span><span class='tstring_end'>&#39;</span></span> <span class='op'>+</span>
        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>FALSE, or the Security Extension is implemented, DHCSR.S_SDE == 0 and the exception targets </span><span class='tstring_end'>&#39;</span></span> <span class='op'>+</span>
        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>Secure state.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>

        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>If the Main Extension is not implemented, this bit is RES0.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>If Halting debug is not implemented, this bit is RES0.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>

        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>This bit resets to zero on a Cold reset.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>

        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>0 -&gt; Halting debug trap on BusFault disabled.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>1 -&gt; Halting debug trap on BusFault enabled.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
      <span class='rbracket'>]</span><span class='period'>.</span><span class='id identifier rubyid_join'>join</span><span class='lparen'>(</span><span class='tstring'><span class='tstring_beg'>&quot;</span><span class='tstring_content'>\n</span><span class='tstring_end'>&quot;</span></span><span class='rparen'>)</span>
    <span class='id identifier rubyid_r'>r</span><span class='period'>.</span><span class='id identifier rubyid_bits'>bits</span> <span class='int'>7</span><span class='comma'>,</span> <span class='symbol'>:vc_staterr</span><span class='comma'>,</span> <span class='label'>description:</span>
      <span class='lbracket'>[</span>
        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>Vector Catch state errors. Enable Halting debug trap on a UsageFault exception caused by a state </span><span class='tstring_end'>&#39;</span></span> <span class='op'>+</span>
        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>information error, for example an Undefined Instruction exception.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>

        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>The PE ignores the value of this bit if DHCSR.C_DEBUGEN == 0, HaltingDebugAllowed() == </span><span class='tstring_end'>&#39;</span></span> <span class='op'>+</span>
        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>FALSE, or the Security Extension is implemented, DHCSR.S_SDE == 0 and the exception targets </span><span class='tstring_end'>&#39;</span></span> <span class='op'>+</span>
        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>Secure state.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>

        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>If the Main Extension is not implemented, this bit is RES0.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>If Halting debug is not implemented, this bit is RES0.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>

        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>This bit resets to zero on a Cold reset.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>

        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>0 -&gt; Halting debug trap on UsageFault caused by state information error disabled.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>1 -&gt; Halting debug trap on UsageFault caused by state information error enabled.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
      <span class='rbracket'>]</span><span class='period'>.</span><span class='id identifier rubyid_join'>join</span><span class='lparen'>(</span><span class='tstring'><span class='tstring_beg'>&quot;</span><span class='tstring_content'>\n</span><span class='tstring_end'>&quot;</span></span><span class='rparen'>)</span>
    <span class='id identifier rubyid_r'>r</span><span class='period'>.</span><span class='id identifier rubyid_bits'>bits</span> <span class='int'>6</span><span class='comma'>,</span> <span class='symbol'>:vc_chkerr</span><span class='comma'>,</span> <span class='label'>description:</span>
      <span class='lbracket'>[</span>
        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>Vector Catch check errors. Enable Halting debug trap on a UsageFault exception caused by a </span><span class='tstring_end'>&#39;</span></span> <span class='op'>+</span>
        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>checking error, for example an alignment check error.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>

        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>The PE ignores the value of this bit if DHCSR.C_DEBUGEN == 0, HaltingDebugAllowed() == </span><span class='tstring_end'>&#39;</span></span> <span class='op'>+</span>
        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>FALSE, or the Security Extension is implemented, DHCSR.S_SDE == 0 and the exception targets </span><span class='tstring_end'>&#39;</span></span> <span class='op'>+</span>
        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>Secure state.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>

        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>If the Main Extension is not implemented, this bit is RES0.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>If Halting debug is not implemented, this bit is RES0.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>

        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>This bit resets to zero on a Cold reset.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>

        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>0 -&gt; Halting debug trap on UsageFault caused by checking error disabled.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>1 -&gt; Halting debug trap on UsageFault caused by checking error enabled.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
      <span class='rbracket'>]</span><span class='period'>.</span><span class='id identifier rubyid_join'>join</span><span class='lparen'>(</span><span class='tstring'><span class='tstring_beg'>&quot;</span><span class='tstring_content'>\n</span><span class='tstring_end'>&quot;</span></span><span class='rparen'>)</span>
    <span class='id identifier rubyid_r'>r</span><span class='period'>.</span><span class='id identifier rubyid_bits'>bits</span> <span class='int'>5</span><span class='comma'>,</span> <span class='symbol'>:vc_nocperr</span><span class='comma'>,</span> <span class='label'>description:</span>
      <span class='lbracket'>[</span>
        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>Vector Catch NOCP errors. Enable Halting debug trap on a UsageFault caused by an access to a coprocessor.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>

        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>The PE ignores the value of this bit if DHCSR.C_DEBUGEN == 0, HaltingDebugAllowed() == </span><span class='tstring_end'>&#39;</span></span> <span class='op'>+</span>
        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>FALSE, or the Security Extension is implemented, DHCSR.S_SDE == 0 and the exception targets </span><span class='tstring_end'>&#39;</span></span> <span class='op'>+</span>
        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>Secure state.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>

        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>If the Main Extension is not implemented, this bit is RES0.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>If Halting debug is not implemented, this bit is RES0.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>

        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>This bit resets to zero on a Cold reset.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>

        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>0 -&gt; Halting debug trap on UsageFault caused by access to a coprocessor disabled.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>1 -&gt; Halting debug trap on UsageFault caused by access to a coprocessor enabled.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
      <span class='rbracket'>]</span><span class='period'>.</span><span class='id identifier rubyid_join'>join</span><span class='lparen'>(</span><span class='tstring'><span class='tstring_beg'>&quot;</span><span class='tstring_content'>\n</span><span class='tstring_end'>&quot;</span></span><span class='rparen'>)</span>
    <span class='id identifier rubyid_r'>r</span><span class='period'>.</span><span class='id identifier rubyid_bits'>bits</span> <span class='int'>4</span><span class='comma'>,</span> <span class='symbol'>:vc_mmerr</span><span class='comma'>,</span> <span class='label'>description:</span>
      <span class='lbracket'>[</span>
        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>Vector Catch MemManage errors. Enable Halting debug trap on a MemManage exception.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>

        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>The PE ignores the value of this bit if DHCSR.C_DEBUGEN == 0, HaltingDebugAllowed() == </span><span class='tstring_end'>&#39;</span></span> <span class='op'>+</span>
        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>FALSE, or the Security Extension is implemented, DHCSR.S_SDE == 0 and the exception targets </span><span class='tstring_end'>&#39;</span></span> <span class='op'>+</span>
        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>Secure state.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>

        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>If the Main Extension is not implemented, this bit is RES0.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>If Halting debug is not implemented, this bit is RES0.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>

        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>This bit resets to zero on a Cold reset.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>

        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>0 -&gt; Halting debug trap on MemManage disabled.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>1 -&gt; Halting debug trap on MemManage enabled.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
      <span class='rbracket'>]</span><span class='period'>.</span><span class='id identifier rubyid_join'>join</span><span class='lparen'>(</span><span class='tstring'><span class='tstring_beg'>&quot;</span><span class='tstring_content'>\n</span><span class='tstring_end'>&quot;</span></span><span class='rparen'>)</span>
    <span class='id identifier rubyid_r'>r</span><span class='period'>.</span><span class='id identifier rubyid_bits'>bits</span> <span class='int'>3</span><span class='op'>..</span><span class='int'>1</span><span class='comma'>,</span> <span class='symbol'>:reserved</span>
    <span class='id identifier rubyid_r'>r</span><span class='period'>.</span><span class='id identifier rubyid_bits'>bits</span> <span class='int'>0</span><span class='comma'>,</span> <span class='symbol'>:rv_corereset</span><span class='comma'>,</span> <span class='label'>description:</span>
      <span class='lbracket'>[</span>
        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>Vector Catch Core reset. Enable Reset Vector Catch. This causes a Warm reset to halt a running system.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>

        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>If DHCSR.C_DEBUGEN == 0 or HaltingDebugAllowed() == FALSE, the PE ignores the value of </span><span class='tstring_end'>&#39;</span></span> <span class='op'>+</span>
        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>this bit. Otherwise, when this bit is set to 1 a Warm reset will pend a Vector Catch debug event. The </span><span class='tstring_end'>&#39;</span></span> <span class='op'>+</span>
        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>debug event is pended even the PE resets into Secure state and DHCSR.S_SDE == 0.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>

        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>If Halting debug is not implemented, this bit is RES0.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>

        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>This bit resets to zero on a Cold reset.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>

        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>0 -&gt; Halting debug trap on reset disabled.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
        <span class='tstring'><span class='tstring_beg'>&#39;</span><span class='tstring_content'>1 -&gt; Halting debug trap on reset enabled.</span><span class='tstring_end'>&#39;</span></span><span class='comma'>,</span>
      <span class='rbracket'>]</span><span class='period'>.</span><span class='id identifier rubyid_join'>join</span><span class='lparen'>(</span><span class='tstring'><span class='tstring_beg'>&quot;</span><span class='tstring_content'>\n</span><span class='tstring_end'>&quot;</span></span><span class='rparen'>)</span>
  <span class='kw'>end</span>
<span class='kw'>end</span></pre>
    </td>
  </tr>
</table>
</div>
    
  </div>

</div>

      <div id="footer">
  Generated on Wed Jan  2 13:05:39 2019 by
  <a href="https://yardoc.org" title="Yay! A Ruby Documentation Tool" target="_parent">yard</a>
  0.9.16 (ruby-2.5.1).
</div>

    </div>
  </body>
</html>