<div class="section" id="experience">
    <div class="container cc-experience">
        <div class="h4 text-center mb-4 title">Work Experience</div>
        <div class="card">
            <div class="row">
                <div class="col-md-4 bg-primary" data-aos="fade-right" data-aos-offset="50" data-aos-duration="500">
                    <div class="card-body cc-experience-header">
                        <p>September 2023 - Present</p>
                        <div class="h5">IMSE (CSIC)</div>
                    </div>
                </div>
                <div class="col-md-8" data-aos="fade-left" data-aos-offset="50" data-aos-duration="500">
                    <div class="card-body">
                        <div class="h5">Technical Researcher in European project</div>
                        <p class="category">Instituto de Microelectrónica de Sevilla (IMSE)</p>
                        <p>
                            Developing and implementation of PQC algorithm in HW in order to secure IoT devices.
                        </p>
                        <!--<img class="center" src="images/marca01-1.png" width="200">
                        <img class="center" src="images/2560px-Logotipo_del_CSIC.svg.png" width="200">-->
                    </div>
                </div>
            </div>
        </div>
        <div class="card">
            <div class="row">
                <div class="col-md-3 bg-primary" data-aos="fade-right" data-aos-offset="50" data-aos-duration="500">
                    <div class="card-body cc-experience-header">
                        <p>June 2023 - September 2023</p>
                        <div class="h5">Tampere University</div>
                    </div>
                </div>
                <div class="col-md-9" data-aos="fade-left" data-aos-offset="50" data-aos-duration="500">
                    <div class="card-body">
                        <div class="h5">Visiting Researcher</div>
                        <p class="category">University of Tampere (TAU)</p>
                        <p>
                            HW implementation of post-quantum algorithms. Specifically, Kyber768 implementations including countermeasures against side-channel attacks.
                        </p>
                        <!--<img class="center" src="images/Tampere_University_logo.png" width="200">-->
                    </div>
                </div>
            </div>
        </div>
        <div class="card">
            <div class="row">
                <div class="col-md-3 bg-primary" data-aos="fade-right" data-aos-offset="50" data-aos-duration="500">
                    <div class="card-body cc-experience-header">
                        <p>December 2021 - June 2023</p>
                        <div class="h5">IMSE (US) </div>
                    </div>
                </div>
                <div class="col-md-9" data-aos="fade-left" data-aos-offset="50" data-aos-duration="500">
                    <div class="card-body">
                        <div class="h5">FPU Grant</div>
                        <p class="category">Instituto de Microelectrónica de Sevilla (IMSE)</p>
                        <p>
                            Contract obtained in competitive concurrence at national level. During the term of this contract I will carry out my Doctoral Thesis framed in hardware cryptographic security. The ultimate goal of the thesis is the design and implementation of a Root of Trust (RoT). This RoT will include device identification solutions using PUFs (Physical Unclonable Functions) and post-quantum cryptographic algorithm acceleration modules. The ultimate goal of the thesis project is the design and integration of this RoT in the same ASIC.
                        </p>
                        <!--<img class="center" src="images/marca01-1.png" width="200">
                        <img class="center" src="images/logo_us.png" width="50">-->
                    </div>
                </div>
            </div>
        </div>
        <div class="card">
            <div class="row">
                <div class="col-md-3 bg-primary" data-aos="fade-right" data-aos-offset="50" data-aos-duration="500">
                    <div class="card-body cc-experience-header">
                        <p>September 2020 - November 2021</p>
                        <div class="h5">IMSE (US)</div>
                    </div>
                </div>
                <div class="col-md-9" data-aos="fade-left" data-aos-offset="50" data-aos-duration="500">
                    <div class="card-body">
                        <div class="h5">Technical Researcher</div>
                        <p class="category">Instituto de Microelectrónica de Sevilla (IMSE)</p>
                        <p>
                            Study of SRAMs as PUFs. These HW solutions replace NVMs (Non-Volatile Memories) as cryptographic key storage (obfuscation and identification). A multitude of simulations where the behavior of SRAMs as PUFs has been evaluated in thermal and aging variability. On the other hand, study of RTN (Random Telegraph Noise) as a stochastic variable in PMOS transistors in order to study its stability to allow the development of PUFs. Its stability with temperature has also been evaluated.
                        </p>
                        <!--<img class="center" src="images/marca01-1.png" width="200">
                        <img class="center" src="images/logo_us.png" width="50">-->
                    </div>
                </div>
            </div>
        </div>
        <div class="card">
            <div class="row">
                <div class="col-md-3 bg-primary" data-aos="fade-right" data-aos-offset="50" data-aos-duration="500">
                    <div class="card-body cc-experience-header">
                        <p>September 2019 - January 2020</p>
                        <div class="h5">IMSE (CSIC)</div>
                    </div>
                </div>
                <div class="col-md-9" data-aos="fade-left" data-aos-offset="50" data-aos-duration="500">
                    <div class="card-body">
                        <div class="h5">JAE-Intro Intern</div>
                        <p class="category">Instituto de Microelectrónica de Sevilla (IMSE)</p>
                        <p>Acceleration of post-quantum cryptographic algorithms (specifically, the NTRU) by means of HW/SW co-design techniques on ARM + FPGA-based System-on-Chips (SoCs) of the Xilinx Zynq 7000 family (PYNQ-Z2). Realization of dedicated HW modules (Verilog / VHDL) for the implementation of polynomial multiplication.</p>
                        <!--<img class="center" src="images/marca01-1.png" width="200">
                        <img class="center" src="images/2560px-Logotipo_del_CSIC.svg.png" width="200">-->
                    </div>
                </div>
            </div>
        </div>
    </div>
</div>