
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+4052 (git sha1 d061b0e, gcc 8.3.1 -fPIC -Os)


-- Executing script file `/VSDBabySoC/src/script/yosys.ys' --

1. Executing Verilog-2005 frontend: ./module/vsdbabysoc.v
Parsing Verilog input from `./module/vsdbabysoc.v' to AST representation.
Generating RTLIL representation for module `\vsdbabysoc'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../output/compiled_tlv/rvmyth.v
Parsing Verilog input from `../output/compiled_tlv/rvmyth.v' to AST representation.
Generating RTLIL representation for module `\rvmyth'.
Warning: Replacing memory \CPU_Xreg_value_a5 with list of registers. See ../output/compiled_tlv/rvmyth_gen.v:696
Warning: Replacing memory \CPU_Xreg_value_a4 with list of registers. See ../output/compiled_tlv/rvmyth_gen.v:695
Warning: Replacing memory \CPU_Dmem_value_a5 with list of registers. See ../output/compiled_tlv/rvmyth_gen.v:686
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ./module/clk_gate.v
Parsing Verilog input from `./module/clk_gate.v' to AST representation.
Generating RTLIL representation for module `\clk_gate'.
Successfully finished Verilog frontend.

4. Executing Liberty frontend.
Imported 1 cell types from liberty file.

5. Executing Liberty frontend.
Imported 1 cell types from liberty file.

6. Executing Liberty frontend.
Imported 428 cell types from liberty file.

7. Executing SYNTH pass.

7.1. Executing HIERARCHY pass (managing design hierarchy).

7.1.1. Analyzing design hierarchy..
Top module:  \vsdbabysoc
Used module:     \rvmyth
Used module:         \clk_gate

7.1.2. Analyzing design hierarchy..
Top module:  \vsdbabysoc
Used module:     \rvmyth
Used module:         \clk_gate
Removed 0 unused modules.
Mapping positional arguments of cell rvmyth.gen_clkP_CPU_rs2_valid_a2 (clk_gate).
Mapping positional arguments of cell rvmyth.gen_clkP_CPU_rs1_valid_a2 (clk_gate).
Mapping positional arguments of cell rvmyth.gen_clkP_CPU_rd_valid_a5 (clk_gate).
Mapping positional arguments of cell rvmyth.gen_clkP_CPU_rd_valid_a4 (clk_gate).
Mapping positional arguments of cell rvmyth.gen_clkP_CPU_rd_valid_a3 (clk_gate).
Mapping positional arguments of cell rvmyth.gen_clkP_CPU_rd_valid_a2 (clk_gate).
Mapping positional arguments of cell rvmyth.gen_clkP_CPU_dmem_rd_en_a5 (clk_gate).

7.2. Executing PROC pass (convert processes to netlists).

7.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

7.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed 1 dead cases from process $proc$../output/compiled_tlv/rvmyth_gen.v:0$965 in module rvmyth.
Marked 1 switch rules as full_case in process $proc$../output/compiled_tlv/rvmyth_gen.v:0$965 in module rvmyth.
Removed 1 dead cases from process $proc$../output/compiled_tlv/rvmyth_gen.v:0$962 in module rvmyth.
Marked 1 switch rules as full_case in process $proc$../output/compiled_tlv/rvmyth_gen.v:0$962 in module rvmyth.
Removed 1 dead cases from process $proc$../output/compiled_tlv/rvmyth_gen.v:0$959 in module rvmyth.
Marked 1 switch rules as full_case in process $proc$../output/compiled_tlv/rvmyth_gen.v:0$959 in module rvmyth.
Marked 1 switch rules as full_case in process $proc$../output/compiled_tlv/rvmyth_gen.v:0$956 in module rvmyth.
Removed a total of 3 dead cases.

7.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 414 assignments to connections.

7.2.4. Executing PROC_INIT pass (extract init attributes).

7.2.5. Executing PROC_ARST pass (detect async resets in processes).

7.2.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$965'.
     1/1: $1$mem2reg_rd$\CPU_Dmem_value_a5$../output/compiled_tlv/rvmyth.v:314$132_DATA[31:0]$967
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$962'.
     1/1: $1$mem2reg_rd$\CPU_Xreg_value_a4$../output/compiled_tlv/rvmyth.v:296$131_DATA[31:0]$964
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$959'.
     1/1: $1$mem2reg_rd$\CPU_Xreg_value_a4$../output/compiled_tlv/rvmyth.v:294$130_DATA[31:0]$961
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$956'.
     1/1: $1$mem2reg_rd$\CPU_Imem_instr_a1$../output/compiled_tlv/rvmyth.v:276$129_DATA[31:0]$958
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$859'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$857'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$853'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$849'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$845'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$841'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$837'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$833'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$829'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$825'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$821'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$817'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$813'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$809'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$805'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$801'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$797'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$793'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$787'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$781'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$775'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$769'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$763'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$757'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$751'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$745'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$739'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$733'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$727'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$721'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$715'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$709'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$703'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$697'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$691'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$685'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$679'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$673'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$667'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$661'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$655'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$649'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$643'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$637'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$631'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$625'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$619'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$613'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$607'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$601'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$599'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$597'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$595'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$593'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$591'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$589'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$587'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$585'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$583'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$581'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$579'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$577'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$575'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$573'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$571'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$569'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$567'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$565'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$563'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$561'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$559'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$557'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$555'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$553'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$551'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$549'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$547'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$545'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$543'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$541'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$539'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$537'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$535'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$533'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$531'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$529'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$527'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$525'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$523'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$521'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$519'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$517'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$515'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$513'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$511'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$509'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$507'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$505'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$503'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$501'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$499'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$497'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$495'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$493'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$491'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$489'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$487'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$485'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$483'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$481'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$479'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$477'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$475'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:686$473'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:686$471'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:686$469'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:686$467'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:686$465'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:686$463'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:686$461'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:686$459'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:686$457'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:686$455'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:686$453'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:686$451'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:686$449'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:686$447'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:686$445'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:686$443'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:242$440'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:678$259'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:677$258'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:674$257'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:673$256'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:670$255'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:669$254'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:666$253'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:663$252'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:662$251'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:659$250'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:656$249'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:653$248'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:650$247'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:647$246'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:644$245'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:641$244'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:640$243'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:639$242'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:638$241'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:635$240'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:634$239'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:633$238'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:630$237'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:629$236'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:628$235'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:627$234'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:624$233'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:623$232'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:622$231'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:619$230'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:616$229'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:615$228'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:612$227'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:611$226'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:608$225'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:607$224'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:606$223'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:605$222'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:602$221'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:601$220'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:598$219'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:597$218'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:594$217'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:593$216'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:590$215'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:589$214'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:586$213'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:585$212'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:582$211'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:581$210'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:578$209'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:577$208'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:574$207'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:573$206'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:570$205'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:569$204'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:566$203'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:565$202'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:562$201'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:561$200'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:558$199'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:557$198'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:556$197'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:555$196'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:552$195'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:551$194'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:550$193'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:549$192'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:546$191'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:545$190'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:544$189'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:541$188'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:540$187'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:537$186'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:536$185'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:533$184'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:532$183'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:529$182'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:528$181'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:525$180'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:524$179'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:521$178'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:520$177'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:517$176'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:516$175'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:513$174'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:512$173'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:511$172'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:510$171'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:507$170'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:506$169'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:505$168'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:504$167'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:501$166'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:500$165'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:499$164'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:498$163'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:495$162'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:494$161'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:493$160'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:492$159'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:489$158'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:488$157'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:487$156'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:486$155'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:483$154'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:482$153'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:481$152'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:480$151'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:477$150'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:476$149'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:473$148'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:472$147'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:469$146'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:468$145'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:465$144'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:464$143'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:461$142'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:460$141'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:457$140'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:456$139'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:453$138'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:452$137'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:449$136'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:446$135'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:443$134'.
Creating decoders for process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:440$133'.

7.2.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\rvmyth.$mem2reg_rd$\CPU_Dmem_value_a5$../output/compiled_tlv/rvmyth.v:314$132_DATA' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$965'.
No latch inferred for signal `\rvmyth.$mem2reg_rd$\CPU_Xreg_value_a4$../output/compiled_tlv/rvmyth.v:296$131_DATA' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$962'.
No latch inferred for signal `\rvmyth.$mem2reg_rd$\CPU_Xreg_value_a4$../output/compiled_tlv/rvmyth.v:294$130_DATA' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$959'.
No latch inferred for signal `\rvmyth.$mem2reg_rd$\CPU_Imem_instr_a1$../output/compiled_tlv/rvmyth.v:276$129_DATA' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$956'.
No latch inferred for signal `\rvmyth.\CPU_Dmem_value_a4[0]' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$859'.
No latch inferred for signal `\rvmyth.\CPU_Dmem_value_a4[1]' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$859'.
No latch inferred for signal `\rvmyth.\CPU_Dmem_value_a4[2]' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$859'.
No latch inferred for signal `\rvmyth.\CPU_Dmem_value_a4[3]' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$859'.
No latch inferred for signal `\rvmyth.\CPU_Dmem_value_a4[4]' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$859'.
No latch inferred for signal `\rvmyth.\CPU_Dmem_value_a4[5]' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$859'.
No latch inferred for signal `\rvmyth.\CPU_Dmem_value_a4[6]' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$859'.
No latch inferred for signal `\rvmyth.\CPU_Dmem_value_a4[7]' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$859'.
No latch inferred for signal `\rvmyth.\CPU_Dmem_value_a4[8]' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$859'.
No latch inferred for signal `\rvmyth.\CPU_Dmem_value_a4[9]' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$859'.
No latch inferred for signal `\rvmyth.\CPU_Dmem_value_a4[10]' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$859'.
No latch inferred for signal `\rvmyth.\CPU_Dmem_value_a4[11]' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$859'.
No latch inferred for signal `\rvmyth.\CPU_Dmem_value_a4[12]' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$859'.
No latch inferred for signal `\rvmyth.\CPU_Dmem_value_a4[13]' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$859'.
No latch inferred for signal `\rvmyth.\CPU_Dmem_value_a4[14]' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$859'.
No latch inferred for signal `\rvmyth.\CPU_Dmem_value_a4[15]' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$859'.
No latch inferred for signal `\rvmyth.\CPU_Imem_instr_a1[0]' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$859'.
No latch inferred for signal `\rvmyth.\CPU_Imem_instr_a1[1]' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$859'.
No latch inferred for signal `\rvmyth.\CPU_Imem_instr_a1[2]' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$859'.
No latch inferred for signal `\rvmyth.\CPU_Imem_instr_a1[3]' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$859'.
No latch inferred for signal `\rvmyth.\CPU_Imem_instr_a1[4]' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$859'.
No latch inferred for signal `\rvmyth.\CPU_Imem_instr_a1[5]' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$859'.
No latch inferred for signal `\rvmyth.\CPU_Imem_instr_a1[6]' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$859'.
No latch inferred for signal `\rvmyth.\CPU_Imem_instr_a1[7]' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$859'.
No latch inferred for signal `\rvmyth.\CPU_Imem_instr_a1[8]' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$859'.
No latch inferred for signal `\rvmyth.\CPU_Imem_instr_a1[9]' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$859'.
No latch inferred for signal `\rvmyth.\CPU_Imem_instr_a1[10]' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$859'.
No latch inferred for signal `\rvmyth.\CPU_Imem_instr_a1[11]' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$859'.
No latch inferred for signal `\rvmyth.\CPU_Imem_instr_a1[12]' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$859'.
No latch inferred for signal `\rvmyth.\CPU_Xreg_value_a3[0]' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$859'.
No latch inferred for signal `\rvmyth.\CPU_Xreg_value_a3[1]' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$859'.
No latch inferred for signal `\rvmyth.\CPU_Xreg_value_a3[2]' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$859'.
No latch inferred for signal `\rvmyth.\CPU_Xreg_value_a3[3]' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$859'.
No latch inferred for signal `\rvmyth.\CPU_Xreg_value_a3[4]' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$859'.
No latch inferred for signal `\rvmyth.\CPU_Xreg_value_a3[5]' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$859'.
No latch inferred for signal `\rvmyth.\CPU_Xreg_value_a3[6]' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$859'.
No latch inferred for signal `\rvmyth.\CPU_Xreg_value_a3[7]' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$859'.
No latch inferred for signal `\rvmyth.\CPU_Xreg_value_a3[8]' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$859'.
No latch inferred for signal `\rvmyth.\CPU_Xreg_value_a3[9]' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$859'.
No latch inferred for signal `\rvmyth.\CPU_Xreg_value_a3[10]' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$859'.
No latch inferred for signal `\rvmyth.\CPU_Xreg_value_a3[11]' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$859'.
No latch inferred for signal `\rvmyth.\CPU_Xreg_value_a3[12]' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$859'.
No latch inferred for signal `\rvmyth.\CPU_Xreg_value_a3[13]' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$859'.
No latch inferred for signal `\rvmyth.\CPU_Xreg_value_a3[14]' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$859'.
No latch inferred for signal `\rvmyth.\CPU_Xreg_value_a3[15]' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$859'.
No latch inferred for signal `\rvmyth.\CPU_Xreg_value_a3[16]' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$859'.
No latch inferred for signal `\rvmyth.\CPU_Xreg_value_a3[17]' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$859'.
No latch inferred for signal `\rvmyth.\CPU_Xreg_value_a3[18]' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$859'.
No latch inferred for signal `\rvmyth.\CPU_Xreg_value_a3[19]' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$859'.
No latch inferred for signal `\rvmyth.\CPU_Xreg_value_a3[20]' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$859'.
No latch inferred for signal `\rvmyth.\CPU_Xreg_value_a3[21]' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$859'.
No latch inferred for signal `\rvmyth.\CPU_Xreg_value_a3[22]' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$859'.
No latch inferred for signal `\rvmyth.\CPU_Xreg_value_a3[23]' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$859'.
No latch inferred for signal `\rvmyth.\CPU_Xreg_value_a3[24]' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$859'.
No latch inferred for signal `\rvmyth.\CPU_Xreg_value_a3[25]' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$859'.
No latch inferred for signal `\rvmyth.\CPU_Xreg_value_a3[26]' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$859'.
No latch inferred for signal `\rvmyth.\CPU_Xreg_value_a3[27]' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$859'.
No latch inferred for signal `\rvmyth.\CPU_Xreg_value_a3[28]' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$859'.
No latch inferred for signal `\rvmyth.\CPU_Xreg_value_a3[29]' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$859'.
No latch inferred for signal `\rvmyth.\CPU_Xreg_value_a3[30]' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$859'.
No latch inferred for signal `\rvmyth.\CPU_Xreg_value_a3[31]' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$859'.
No latch inferred for signal `\rvmyth.\instrs[0]' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$859'.
No latch inferred for signal `\rvmyth.\instrs[1]' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$859'.
No latch inferred for signal `\rvmyth.\instrs[2]' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$859'.
No latch inferred for signal `\rvmyth.\instrs[3]' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$859'.
No latch inferred for signal `\rvmyth.\instrs[4]' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$859'.
No latch inferred for signal `\rvmyth.\instrs[5]' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$859'.
No latch inferred for signal `\rvmyth.\instrs[6]' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$859'.
No latch inferred for signal `\rvmyth.\instrs[7]' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$859'.
No latch inferred for signal `\rvmyth.\instrs[8]' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$859'.
No latch inferred for signal `\rvmyth.\instrs[9]' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$859'.
No latch inferred for signal `\rvmyth.\instrs[10]' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$859'.
No latch inferred for signal `\rvmyth.\instrs[11]' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$859'.
No latch inferred for signal `\rvmyth.\instrs[12]' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$859'.
No latch inferred for signal `\rvmyth.$mem2bits$\CPU_Dmem_value_a5$../output/compiled_tlv/rvmyth.v:310$128' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$857'.
No latch inferred for signal `\rvmyth.$mem2bits$\CPU_Dmem_value_a5$../output/compiled_tlv/rvmyth.v:310$127' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$853'.
No latch inferred for signal `\rvmyth.$mem2bits$\CPU_Dmem_value_a5$../output/compiled_tlv/rvmyth.v:310$126' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$849'.
No latch inferred for signal `\rvmyth.$mem2bits$\CPU_Dmem_value_a5$../output/compiled_tlv/rvmyth.v:310$125' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$845'.
No latch inferred for signal `\rvmyth.$mem2bits$\CPU_Dmem_value_a5$../output/compiled_tlv/rvmyth.v:310$124' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$841'.
No latch inferred for signal `\rvmyth.$mem2bits$\CPU_Dmem_value_a5$../output/compiled_tlv/rvmyth.v:310$123' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$837'.
No latch inferred for signal `\rvmyth.$mem2bits$\CPU_Dmem_value_a5$../output/compiled_tlv/rvmyth.v:310$122' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$833'.
No latch inferred for signal `\rvmyth.$mem2bits$\CPU_Dmem_value_a5$../output/compiled_tlv/rvmyth.v:310$121' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$829'.
No latch inferred for signal `\rvmyth.$mem2bits$\CPU_Dmem_value_a5$../output/compiled_tlv/rvmyth.v:310$120' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$825'.
No latch inferred for signal `\rvmyth.$mem2bits$\CPU_Dmem_value_a5$../output/compiled_tlv/rvmyth.v:310$119' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$821'.
No latch inferred for signal `\rvmyth.$mem2bits$\CPU_Dmem_value_a5$../output/compiled_tlv/rvmyth.v:310$118' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$817'.
No latch inferred for signal `\rvmyth.$mem2bits$\CPU_Dmem_value_a5$../output/compiled_tlv/rvmyth.v:310$117' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$813'.
No latch inferred for signal `\rvmyth.$mem2bits$\CPU_Dmem_value_a5$../output/compiled_tlv/rvmyth.v:310$116' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$809'.
No latch inferred for signal `\rvmyth.$mem2bits$\CPU_Dmem_value_a5$../output/compiled_tlv/rvmyth.v:310$115' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$805'.
No latch inferred for signal `\rvmyth.$mem2bits$\CPU_Dmem_value_a5$../output/compiled_tlv/rvmyth.v:310$114' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$801'.
No latch inferred for signal `\rvmyth.$mem2bits$\CPU_Dmem_value_a5$../output/compiled_tlv/rvmyth.v:310$113' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$797'.
No latch inferred for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a4$../output/compiled_tlv/rvmyth.v:290$112' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$793'.
No latch inferred for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a4$../output/compiled_tlv/rvmyth.v:290$111' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$787'.
No latch inferred for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a4$../output/compiled_tlv/rvmyth.v:290$110' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$781'.
No latch inferred for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a4$../output/compiled_tlv/rvmyth.v:290$109' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$775'.
No latch inferred for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a4$../output/compiled_tlv/rvmyth.v:290$108' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$769'.
No latch inferred for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a4$../output/compiled_tlv/rvmyth.v:290$107' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$763'.
No latch inferred for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a4$../output/compiled_tlv/rvmyth.v:290$106' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$757'.
No latch inferred for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a4$../output/compiled_tlv/rvmyth.v:290$105' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$751'.
No latch inferred for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a4$../output/compiled_tlv/rvmyth.v:290$104' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$745'.
No latch inferred for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a4$../output/compiled_tlv/rvmyth.v:290$103' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$739'.
No latch inferred for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a4$../output/compiled_tlv/rvmyth.v:290$102' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$733'.
No latch inferred for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a4$../output/compiled_tlv/rvmyth.v:290$101' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$727'.
No latch inferred for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a4$../output/compiled_tlv/rvmyth.v:290$100' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$721'.
No latch inferred for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a4$../output/compiled_tlv/rvmyth.v:290$99' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$715'.
No latch inferred for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a4$../output/compiled_tlv/rvmyth.v:290$98' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$709'.
No latch inferred for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a4$../output/compiled_tlv/rvmyth.v:290$97' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$703'.
No latch inferred for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a4$../output/compiled_tlv/rvmyth.v:290$96' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$697'.
No latch inferred for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a4$../output/compiled_tlv/rvmyth.v:290$95' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$691'.
No latch inferred for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a4$../output/compiled_tlv/rvmyth.v:290$94' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$685'.
No latch inferred for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a4$../output/compiled_tlv/rvmyth.v:290$93' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$679'.
No latch inferred for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a4$../output/compiled_tlv/rvmyth.v:290$92' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$673'.
No latch inferred for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a4$../output/compiled_tlv/rvmyth.v:290$91' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$667'.
No latch inferred for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a4$../output/compiled_tlv/rvmyth.v:290$90' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$661'.
No latch inferred for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a4$../output/compiled_tlv/rvmyth.v:290$89' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$655'.
No latch inferred for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a4$../output/compiled_tlv/rvmyth.v:290$88' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$649'.
No latch inferred for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a4$../output/compiled_tlv/rvmyth.v:290$87' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$643'.
No latch inferred for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a4$../output/compiled_tlv/rvmyth.v:290$86' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$637'.
No latch inferred for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a4$../output/compiled_tlv/rvmyth.v:290$85' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$631'.
No latch inferred for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a4$../output/compiled_tlv/rvmyth.v:290$84' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$625'.
No latch inferred for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a4$../output/compiled_tlv/rvmyth.v:290$83' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$619'.
No latch inferred for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a4$../output/compiled_tlv/rvmyth.v:290$82' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$613'.
No latch inferred for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a4$../output/compiled_tlv/rvmyth.v:290$81' from process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$607'.

7.2.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a4$../output/compiled_tlv/rvmyth_gen.v:696$80' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$601'.
  created $dff cell `$procdff$1066' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a5[31]' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$601'.
  created $dff cell `$procdff$1067' with positive edge clock.
Creating register for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a3$../output/compiled_tlv/rvmyth_gen.v:695$79' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$599'.
  created $dff cell `$procdff$1068' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a4[31]' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$599'.
  created $dff cell `$procdff$1069' with positive edge clock.
Creating register for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a4$../output/compiled_tlv/rvmyth_gen.v:696$78' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$597'.
  created $dff cell `$procdff$1070' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a5[30]' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$597'.
  created $dff cell `$procdff$1071' with positive edge clock.
Creating register for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a3$../output/compiled_tlv/rvmyth_gen.v:695$77' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$595'.
  created $dff cell `$procdff$1072' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a4[30]' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$595'.
  created $dff cell `$procdff$1073' with positive edge clock.
Creating register for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a4$../output/compiled_tlv/rvmyth_gen.v:696$76' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$593'.
  created $dff cell `$procdff$1074' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a5[29]' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$593'.
  created $dff cell `$procdff$1075' with positive edge clock.
Creating register for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a3$../output/compiled_tlv/rvmyth_gen.v:695$75' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$591'.
  created $dff cell `$procdff$1076' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a4[29]' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$591'.
  created $dff cell `$procdff$1077' with positive edge clock.
Creating register for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a4$../output/compiled_tlv/rvmyth_gen.v:696$74' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$589'.
  created $dff cell `$procdff$1078' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a5[28]' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$589'.
  created $dff cell `$procdff$1079' with positive edge clock.
Creating register for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a3$../output/compiled_tlv/rvmyth_gen.v:695$73' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$587'.
  created $dff cell `$procdff$1080' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a4[28]' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$587'.
  created $dff cell `$procdff$1081' with positive edge clock.
Creating register for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a4$../output/compiled_tlv/rvmyth_gen.v:696$72' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$585'.
  created $dff cell `$procdff$1082' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a5[27]' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$585'.
  created $dff cell `$procdff$1083' with positive edge clock.
Creating register for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a3$../output/compiled_tlv/rvmyth_gen.v:695$71' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$583'.
  created $dff cell `$procdff$1084' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a4[27]' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$583'.
  created $dff cell `$procdff$1085' with positive edge clock.
Creating register for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a4$../output/compiled_tlv/rvmyth_gen.v:696$70' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$581'.
  created $dff cell `$procdff$1086' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a5[26]' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$581'.
  created $dff cell `$procdff$1087' with positive edge clock.
Creating register for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a3$../output/compiled_tlv/rvmyth_gen.v:695$69' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$579'.
  created $dff cell `$procdff$1088' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a4[26]' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$579'.
  created $dff cell `$procdff$1089' with positive edge clock.
Creating register for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a4$../output/compiled_tlv/rvmyth_gen.v:696$68' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$577'.
  created $dff cell `$procdff$1090' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a5[25]' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$577'.
  created $dff cell `$procdff$1091' with positive edge clock.
Creating register for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a3$../output/compiled_tlv/rvmyth_gen.v:695$67' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$575'.
  created $dff cell `$procdff$1092' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a4[25]' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$575'.
  created $dff cell `$procdff$1093' with positive edge clock.
Creating register for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a4$../output/compiled_tlv/rvmyth_gen.v:696$66' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$573'.
  created $dff cell `$procdff$1094' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a5[24]' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$573'.
  created $dff cell `$procdff$1095' with positive edge clock.
Creating register for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a3$../output/compiled_tlv/rvmyth_gen.v:695$65' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$571'.
  created $dff cell `$procdff$1096' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a4[24]' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$571'.
  created $dff cell `$procdff$1097' with positive edge clock.
Creating register for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a4$../output/compiled_tlv/rvmyth_gen.v:696$64' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$569'.
  created $dff cell `$procdff$1098' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a5[23]' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$569'.
  created $dff cell `$procdff$1099' with positive edge clock.
Creating register for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a3$../output/compiled_tlv/rvmyth_gen.v:695$63' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$567'.
  created $dff cell `$procdff$1100' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a4[23]' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$567'.
  created $dff cell `$procdff$1101' with positive edge clock.
Creating register for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a4$../output/compiled_tlv/rvmyth_gen.v:696$62' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$565'.
  created $dff cell `$procdff$1102' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a5[22]' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$565'.
  created $dff cell `$procdff$1103' with positive edge clock.
Creating register for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a3$../output/compiled_tlv/rvmyth_gen.v:695$61' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$563'.
  created $dff cell `$procdff$1104' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a4[22]' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$563'.
  created $dff cell `$procdff$1105' with positive edge clock.
Creating register for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a4$../output/compiled_tlv/rvmyth_gen.v:696$60' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$561'.
  created $dff cell `$procdff$1106' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a5[21]' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$561'.
  created $dff cell `$procdff$1107' with positive edge clock.
Creating register for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a3$../output/compiled_tlv/rvmyth_gen.v:695$59' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$559'.
  created $dff cell `$procdff$1108' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a4[21]' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$559'.
  created $dff cell `$procdff$1109' with positive edge clock.
Creating register for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a4$../output/compiled_tlv/rvmyth_gen.v:696$58' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$557'.
  created $dff cell `$procdff$1110' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a5[20]' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$557'.
  created $dff cell `$procdff$1111' with positive edge clock.
Creating register for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a3$../output/compiled_tlv/rvmyth_gen.v:695$57' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$555'.
  created $dff cell `$procdff$1112' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a4[20]' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$555'.
  created $dff cell `$procdff$1113' with positive edge clock.
Creating register for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a4$../output/compiled_tlv/rvmyth_gen.v:696$56' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$553'.
  created $dff cell `$procdff$1114' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a5[19]' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$553'.
  created $dff cell `$procdff$1115' with positive edge clock.
Creating register for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a3$../output/compiled_tlv/rvmyth_gen.v:695$55' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$551'.
  created $dff cell `$procdff$1116' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a4[19]' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$551'.
  created $dff cell `$procdff$1117' with positive edge clock.
Creating register for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a4$../output/compiled_tlv/rvmyth_gen.v:696$54' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$549'.
  created $dff cell `$procdff$1118' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a5[18]' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$549'.
  created $dff cell `$procdff$1119' with positive edge clock.
Creating register for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a3$../output/compiled_tlv/rvmyth_gen.v:695$53' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$547'.
  created $dff cell `$procdff$1120' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a4[18]' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$547'.
  created $dff cell `$procdff$1121' with positive edge clock.
Creating register for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a4$../output/compiled_tlv/rvmyth_gen.v:696$52' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$545'.
  created $dff cell `$procdff$1122' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a5[17]' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$545'.
  created $dff cell `$procdff$1123' with positive edge clock.
Creating register for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a3$../output/compiled_tlv/rvmyth_gen.v:695$51' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$543'.
  created $dff cell `$procdff$1124' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a4[17]' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$543'.
  created $dff cell `$procdff$1125' with positive edge clock.
Creating register for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a4$../output/compiled_tlv/rvmyth_gen.v:696$50' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$541'.
  created $dff cell `$procdff$1126' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a5[16]' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$541'.
  created $dff cell `$procdff$1127' with positive edge clock.
Creating register for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a3$../output/compiled_tlv/rvmyth_gen.v:695$49' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$539'.
  created $dff cell `$procdff$1128' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a4[16]' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$539'.
  created $dff cell `$procdff$1129' with positive edge clock.
Creating register for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a4$../output/compiled_tlv/rvmyth_gen.v:696$48' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$537'.
  created $dff cell `$procdff$1130' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a5[15]' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$537'.
  created $dff cell `$procdff$1131' with positive edge clock.
Creating register for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a3$../output/compiled_tlv/rvmyth_gen.v:695$47' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$535'.
  created $dff cell `$procdff$1132' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a4[15]' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$535'.
  created $dff cell `$procdff$1133' with positive edge clock.
Creating register for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a4$../output/compiled_tlv/rvmyth_gen.v:696$46' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$533'.
  created $dff cell `$procdff$1134' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a5[14]' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$533'.
  created $dff cell `$procdff$1135' with positive edge clock.
Creating register for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a3$../output/compiled_tlv/rvmyth_gen.v:695$45' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$531'.
  created $dff cell `$procdff$1136' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a4[14]' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$531'.
  created $dff cell `$procdff$1137' with positive edge clock.
Creating register for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a4$../output/compiled_tlv/rvmyth_gen.v:696$44' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$529'.
  created $dff cell `$procdff$1138' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a5[13]' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$529'.
  created $dff cell `$procdff$1139' with positive edge clock.
Creating register for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a3$../output/compiled_tlv/rvmyth_gen.v:695$43' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$527'.
  created $dff cell `$procdff$1140' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a4[13]' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$527'.
  created $dff cell `$procdff$1141' with positive edge clock.
Creating register for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a4$../output/compiled_tlv/rvmyth_gen.v:696$42' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$525'.
  created $dff cell `$procdff$1142' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a5[12]' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$525'.
  created $dff cell `$procdff$1143' with positive edge clock.
Creating register for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a3$../output/compiled_tlv/rvmyth_gen.v:695$41' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$523'.
  created $dff cell `$procdff$1144' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a4[12]' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$523'.
  created $dff cell `$procdff$1145' with positive edge clock.
Creating register for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a4$../output/compiled_tlv/rvmyth_gen.v:696$40' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$521'.
  created $dff cell `$procdff$1146' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a5[11]' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$521'.
  created $dff cell `$procdff$1147' with positive edge clock.
Creating register for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a3$../output/compiled_tlv/rvmyth_gen.v:695$39' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$519'.
  created $dff cell `$procdff$1148' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a4[11]' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$519'.
  created $dff cell `$procdff$1149' with positive edge clock.
Creating register for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a4$../output/compiled_tlv/rvmyth_gen.v:696$38' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$517'.
  created $dff cell `$procdff$1150' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a5[10]' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$517'.
  created $dff cell `$procdff$1151' with positive edge clock.
Creating register for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a3$../output/compiled_tlv/rvmyth_gen.v:695$37' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$515'.
  created $dff cell `$procdff$1152' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a4[10]' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$515'.
  created $dff cell `$procdff$1153' with positive edge clock.
Creating register for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a4$../output/compiled_tlv/rvmyth_gen.v:696$36' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$513'.
  created $dff cell `$procdff$1154' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a5[9]' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$513'.
  created $dff cell `$procdff$1155' with positive edge clock.
Creating register for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a3$../output/compiled_tlv/rvmyth_gen.v:695$35' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$511'.
  created $dff cell `$procdff$1156' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a4[9]' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$511'.
  created $dff cell `$procdff$1157' with positive edge clock.
Creating register for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a4$../output/compiled_tlv/rvmyth_gen.v:696$34' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$509'.
  created $dff cell `$procdff$1158' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a5[8]' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$509'.
  created $dff cell `$procdff$1159' with positive edge clock.
Creating register for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a3$../output/compiled_tlv/rvmyth_gen.v:695$33' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$507'.
  created $dff cell `$procdff$1160' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a4[8]' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$507'.
  created $dff cell `$procdff$1161' with positive edge clock.
Creating register for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a4$../output/compiled_tlv/rvmyth_gen.v:696$32' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$505'.
  created $dff cell `$procdff$1162' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a5[7]' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$505'.
  created $dff cell `$procdff$1163' with positive edge clock.
Creating register for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a3$../output/compiled_tlv/rvmyth_gen.v:695$31' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$503'.
  created $dff cell `$procdff$1164' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a4[7]' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$503'.
  created $dff cell `$procdff$1165' with positive edge clock.
Creating register for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a4$../output/compiled_tlv/rvmyth_gen.v:696$30' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$501'.
  created $dff cell `$procdff$1166' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a5[6]' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$501'.
  created $dff cell `$procdff$1167' with positive edge clock.
Creating register for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a3$../output/compiled_tlv/rvmyth_gen.v:695$29' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$499'.
  created $dff cell `$procdff$1168' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a4[6]' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$499'.
  created $dff cell `$procdff$1169' with positive edge clock.
Creating register for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a4$../output/compiled_tlv/rvmyth_gen.v:696$28' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$497'.
  created $dff cell `$procdff$1170' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a5[5]' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$497'.
  created $dff cell `$procdff$1171' with positive edge clock.
Creating register for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a3$../output/compiled_tlv/rvmyth_gen.v:695$27' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$495'.
  created $dff cell `$procdff$1172' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a4[5]' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$495'.
  created $dff cell `$procdff$1173' with positive edge clock.
Creating register for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a4$../output/compiled_tlv/rvmyth_gen.v:696$26' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$493'.
  created $dff cell `$procdff$1174' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a5[4]' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$493'.
  created $dff cell `$procdff$1175' with positive edge clock.
Creating register for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a3$../output/compiled_tlv/rvmyth_gen.v:695$25' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$491'.
  created $dff cell `$procdff$1176' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a4[4]' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$491'.
  created $dff cell `$procdff$1177' with positive edge clock.
Creating register for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a4$../output/compiled_tlv/rvmyth_gen.v:696$24' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$489'.
  created $dff cell `$procdff$1178' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a5[3]' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$489'.
  created $dff cell `$procdff$1179' with positive edge clock.
Creating register for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a3$../output/compiled_tlv/rvmyth_gen.v:695$23' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$487'.
  created $dff cell `$procdff$1180' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a4[3]' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$487'.
  created $dff cell `$procdff$1181' with positive edge clock.
Creating register for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a4$../output/compiled_tlv/rvmyth_gen.v:696$22' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$485'.
  created $dff cell `$procdff$1182' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a5[2]' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$485'.
  created $dff cell `$procdff$1183' with positive edge clock.
Creating register for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a3$../output/compiled_tlv/rvmyth_gen.v:695$21' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$483'.
  created $dff cell `$procdff$1184' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a4[2]' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$483'.
  created $dff cell `$procdff$1185' with positive edge clock.
Creating register for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a4$../output/compiled_tlv/rvmyth_gen.v:696$20' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$481'.
  created $dff cell `$procdff$1186' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a5[1]' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$481'.
  created $dff cell `$procdff$1187' with positive edge clock.
Creating register for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a3$../output/compiled_tlv/rvmyth_gen.v:695$19' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$479'.
  created $dff cell `$procdff$1188' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a4[1]' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$479'.
  created $dff cell `$procdff$1189' with positive edge clock.
Creating register for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a4$../output/compiled_tlv/rvmyth_gen.v:696$18' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$477'.
  created $dff cell `$procdff$1190' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a5[0]' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$477'.
  created $dff cell `$procdff$1191' with positive edge clock.
Creating register for signal `\rvmyth.$mem2bits$\CPU_Xreg_value_a3$../output/compiled_tlv/rvmyth_gen.v:695$17' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$475'.
  created $dff cell `$procdff$1192' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Xreg_value_a4[0]' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$475'.
  created $dff cell `$procdff$1193' with positive edge clock.
Creating register for signal `\rvmyth.$mem2bits$\CPU_Dmem_value_a4$../output/compiled_tlv/rvmyth_gen.v:686$16' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:686$473'.
  created $dff cell `$procdff$1194' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Dmem_value_a5[15]' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:686$473'.
  created $dff cell `$procdff$1195' with positive edge clock.
Creating register for signal `\rvmyth.$mem2bits$\CPU_Dmem_value_a4$../output/compiled_tlv/rvmyth_gen.v:686$15' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:686$471'.
  created $dff cell `$procdff$1196' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Dmem_value_a5[14]' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:686$471'.
  created $dff cell `$procdff$1197' with positive edge clock.
Creating register for signal `\rvmyth.$mem2bits$\CPU_Dmem_value_a4$../output/compiled_tlv/rvmyth_gen.v:686$14' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:686$469'.
  created $dff cell `$procdff$1198' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Dmem_value_a5[13]' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:686$469'.
  created $dff cell `$procdff$1199' with positive edge clock.
Creating register for signal `\rvmyth.$mem2bits$\CPU_Dmem_value_a4$../output/compiled_tlv/rvmyth_gen.v:686$13' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:686$467'.
  created $dff cell `$procdff$1200' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Dmem_value_a5[12]' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:686$467'.
  created $dff cell `$procdff$1201' with positive edge clock.
Creating register for signal `\rvmyth.$mem2bits$\CPU_Dmem_value_a4$../output/compiled_tlv/rvmyth_gen.v:686$12' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:686$465'.
  created $dff cell `$procdff$1202' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Dmem_value_a5[11]' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:686$465'.
  created $dff cell `$procdff$1203' with positive edge clock.
Creating register for signal `\rvmyth.$mem2bits$\CPU_Dmem_value_a4$../output/compiled_tlv/rvmyth_gen.v:686$11' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:686$463'.
  created $dff cell `$procdff$1204' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Dmem_value_a5[10]' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:686$463'.
  created $dff cell `$procdff$1205' with positive edge clock.
Creating register for signal `\rvmyth.$mem2bits$\CPU_Dmem_value_a4$../output/compiled_tlv/rvmyth_gen.v:686$10' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:686$461'.
  created $dff cell `$procdff$1206' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Dmem_value_a5[9]' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:686$461'.
  created $dff cell `$procdff$1207' with positive edge clock.
Creating register for signal `\rvmyth.$mem2bits$\CPU_Dmem_value_a4$../output/compiled_tlv/rvmyth_gen.v:686$9' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:686$459'.
  created $dff cell `$procdff$1208' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Dmem_value_a5[8]' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:686$459'.
  created $dff cell `$procdff$1209' with positive edge clock.
Creating register for signal `\rvmyth.$mem2bits$\CPU_Dmem_value_a4$../output/compiled_tlv/rvmyth_gen.v:686$8' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:686$457'.
  created $dff cell `$procdff$1210' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Dmem_value_a5[7]' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:686$457'.
  created $dff cell `$procdff$1211' with positive edge clock.
Creating register for signal `\rvmyth.$mem2bits$\CPU_Dmem_value_a4$../output/compiled_tlv/rvmyth_gen.v:686$7' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:686$455'.
  created $dff cell `$procdff$1212' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Dmem_value_a5[6]' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:686$455'.
  created $dff cell `$procdff$1213' with positive edge clock.
Creating register for signal `\rvmyth.$mem2bits$\CPU_Dmem_value_a4$../output/compiled_tlv/rvmyth_gen.v:686$6' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:686$453'.
  created $dff cell `$procdff$1214' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Dmem_value_a5[5]' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:686$453'.
  created $dff cell `$procdff$1215' with positive edge clock.
Creating register for signal `\rvmyth.$mem2bits$\CPU_Dmem_value_a4$../output/compiled_tlv/rvmyth_gen.v:686$5' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:686$451'.
  created $dff cell `$procdff$1216' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Dmem_value_a5[4]' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:686$451'.
  created $dff cell `$procdff$1217' with positive edge clock.
Creating register for signal `\rvmyth.$mem2bits$\CPU_Dmem_value_a4$../output/compiled_tlv/rvmyth_gen.v:686$4' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:686$449'.
  created $dff cell `$procdff$1218' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Dmem_value_a5[3]' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:686$449'.
  created $dff cell `$procdff$1219' with positive edge clock.
Creating register for signal `\rvmyth.$mem2bits$\CPU_Dmem_value_a4$../output/compiled_tlv/rvmyth_gen.v:686$3' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:686$447'.
  created $dff cell `$procdff$1220' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Dmem_value_a5[2]' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:686$447'.
  created $dff cell `$procdff$1221' with positive edge clock.
Creating register for signal `\rvmyth.$mem2bits$\CPU_Dmem_value_a4$../output/compiled_tlv/rvmyth_gen.v:686$2' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:686$445'.
  created $dff cell `$procdff$1222' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Dmem_value_a5[1]' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:686$445'.
  created $dff cell `$procdff$1223' with positive edge clock.
Creating register for signal `\rvmyth.$mem2bits$\CPU_Dmem_value_a4$../output/compiled_tlv/rvmyth_gen.v:686$1' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:686$443'.
  created $dff cell `$procdff$1224' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_Dmem_value_a5[0]' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:686$443'.
  created $dff cell `$procdff$1225' with positive edge clock.
Creating register for signal `\rvmyth.\OUT' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth.v:242$440'.
  created $dff cell `$procdff$1226' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_valid_taken_br_a5' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:678$259'.
  created $dff cell `$procdff$1227' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_valid_taken_br_a4' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:677$258'.
  created $dff cell `$procdff$1228' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_valid_load_a5' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:674$257'.
  created $dff cell `$procdff$1229' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_valid_load_a4' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:673$256'.
  created $dff cell `$procdff$1230' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_valid_jump_a5' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:670$255'.
  created $dff cell `$procdff$1231' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_valid_jump_a4' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:669$254'.
  created $dff cell `$procdff$1232' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_valid_a4' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:666$253'.
  created $dff cell `$procdff$1233' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_src2_value_a4' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:663$252'.
  created $dff cell `$procdff$1234' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_src2_value_a3' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:662$251'.
  created $dff cell `$procdff$1235' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_src1_value_a3' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:659$250'.
  created $dff cell `$procdff$1236' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_rs2_valid_a2' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:656$249'.
  created $dff cell `$procdff$1237' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_rs2_a2' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:653$248'.
  created $dff cell `$procdff$1238' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_rs1_valid_a2' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:650$247'.
  created $dff cell `$procdff$1239' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_rs1_a2' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:647$246'.
  created $dff cell `$procdff$1240' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_result_a4' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:644$245'.
  created $dff cell `$procdff$1241' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_reset_a4' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:641$244'.
  created $dff cell `$procdff$1242' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_reset_a3' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:640$243'.
  created $dff cell `$procdff$1243' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_reset_a2' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:639$242'.
  created $dff cell `$procdff$1244' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_reset_a1' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:638$241'.
  created $dff cell `$procdff$1245' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_rd_valid_a4' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:635$240'.
  created $dff cell `$procdff$1246' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_rd_valid_a3' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:634$239'.
  created $dff cell `$procdff$1247' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_rd_valid_a2' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:633$238'.
  created $dff cell `$procdff$1248' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_rd_a5' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:630$237'.
  created $dff cell `$procdff$1249' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_rd_a4' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:629$236'.
  created $dff cell `$procdff$1250' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_rd_a3' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:628$235'.
  created $dff cell `$procdff$1251' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_rd_a2' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:627$234'.
  created $dff cell `$procdff$1252' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_pc_a3' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:624$233'.
  created $dff cell `$procdff$1253' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_pc_a2' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:623$232'.
  created $dff cell `$procdff$1254' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_pc_a1' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:622$231'.
  created $dff cell `$procdff$1255' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_jalr_tgt_pc_a3' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:619$230'.
  created $dff cell `$procdff$1256' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_xori_a3' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:616$229'.
  created $dff cell `$procdff$1257' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_xori_a2' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:615$228'.
  created $dff cell `$procdff$1258' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_xor_a3' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:612$227'.
  created $dff cell `$procdff$1259' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_xor_a2' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:611$226'.
  created $dff cell `$procdff$1260' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_sw_a5' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:608$225'.
  created $dff cell `$procdff$1261' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_sw_a4' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:607$224'.
  created $dff cell `$procdff$1262' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_sw_a3' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:606$223'.
  created $dff cell `$procdff$1263' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_sw_a2' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:605$222'.
  created $dff cell `$procdff$1264' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_sub_a3' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:602$221'.
  created $dff cell `$procdff$1265' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_sub_a2' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:601$220'.
  created $dff cell `$procdff$1266' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_srli_a3' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:598$219'.
  created $dff cell `$procdff$1267' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_srli_a2' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:597$218'.
  created $dff cell `$procdff$1268' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_srl_a3' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:594$217'.
  created $dff cell `$procdff$1269' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_srl_a2' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:593$216'.
  created $dff cell `$procdff$1270' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_srai_a3' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:590$215'.
  created $dff cell `$procdff$1271' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_srai_a2' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:589$214'.
  created $dff cell `$procdff$1272' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_sra_a3' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:586$213'.
  created $dff cell `$procdff$1273' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_sra_a2' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:585$212'.
  created $dff cell `$procdff$1274' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_sltu_a3' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:582$211'.
  created $dff cell `$procdff$1275' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_sltu_a2' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:581$210'.
  created $dff cell `$procdff$1276' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_sltiu_a3' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:578$209'.
  created $dff cell `$procdff$1277' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_sltiu_a2' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:577$208'.
  created $dff cell `$procdff$1278' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_slti_a3' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:574$207'.
  created $dff cell `$procdff$1279' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_slti_a2' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:573$206'.
  created $dff cell `$procdff$1280' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_slt_a3' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:570$205'.
  created $dff cell `$procdff$1281' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_slt_a2' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:569$204'.
  created $dff cell `$procdff$1282' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_slli_a3' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:566$203'.
  created $dff cell `$procdff$1283' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_slli_a2' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:565$202'.
  created $dff cell `$procdff$1284' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_sll_a3' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:562$201'.
  created $dff cell `$procdff$1285' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_sll_a2' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:561$200'.
  created $dff cell `$procdff$1286' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_sh_a5' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:558$199'.
  created $dff cell `$procdff$1287' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_sh_a4' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:557$198'.
  created $dff cell `$procdff$1288' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_sh_a3' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:556$197'.
  created $dff cell `$procdff$1289' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_sh_a2' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:555$196'.
  created $dff cell `$procdff$1290' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_sb_a5' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:552$195'.
  created $dff cell `$procdff$1291' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_sb_a4' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:551$194'.
  created $dff cell `$procdff$1292' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_sb_a3' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:550$193'.
  created $dff cell `$procdff$1293' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_sb_a2' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:549$192'.
  created $dff cell `$procdff$1294' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_s_instr_a4' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:546$191'.
  created $dff cell `$procdff$1295' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_s_instr_a3' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:545$190'.
  created $dff cell `$procdff$1296' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_s_instr_a2' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:544$189'.
  created $dff cell `$procdff$1297' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_ori_a3' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:541$188'.
  created $dff cell `$procdff$1298' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_ori_a2' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:540$187'.
  created $dff cell `$procdff$1299' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_or_a3' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:537$186'.
  created $dff cell `$procdff$1300' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_or_a2' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:536$185'.
  created $dff cell `$procdff$1301' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_lui_a3' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:533$184'.
  created $dff cell `$procdff$1302' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_lui_a2' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:532$183'.
  created $dff cell `$procdff$1303' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_load_a3' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:529$182'.
  created $dff cell `$procdff$1304' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_load_a2' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:528$181'.
  created $dff cell `$procdff$1305' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_jump_a3' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:525$180'.
  created $dff cell `$procdff$1306' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_jump_a2' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:524$179'.
  created $dff cell `$procdff$1307' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_jalr_a3' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:521$178'.
  created $dff cell `$procdff$1308' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_jalr_a2' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:520$177'.
  created $dff cell `$procdff$1309' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_jal_a3' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:517$176'.
  created $dff cell `$procdff$1310' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_jal_a2' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:516$175'.
  created $dff cell `$procdff$1311' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_bne_a5' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:513$174'.
  created $dff cell `$procdff$1312' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_bne_a4' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:512$173'.
  created $dff cell `$procdff$1313' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_bne_a3' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:511$172'.
  created $dff cell `$procdff$1314' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_bne_a2' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:510$171'.
  created $dff cell `$procdff$1315' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_bltu_a5' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:507$170'.
  created $dff cell `$procdff$1316' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_bltu_a4' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:506$169'.
  created $dff cell `$procdff$1317' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_bltu_a3' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:505$168'.
  created $dff cell `$procdff$1318' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_bltu_a2' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:504$167'.
  created $dff cell `$procdff$1319' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_blt_a5' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:501$166'.
  created $dff cell `$procdff$1320' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_blt_a4' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:500$165'.
  created $dff cell `$procdff$1321' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_blt_a3' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:499$164'.
  created $dff cell `$procdff$1322' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_blt_a2' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:498$163'.
  created $dff cell `$procdff$1323' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_bgeu_a5' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:495$162'.
  created $dff cell `$procdff$1324' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_bgeu_a4' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:494$161'.
  created $dff cell `$procdff$1325' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_bgeu_a3' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:493$160'.
  created $dff cell `$procdff$1326' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_bgeu_a2' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:492$159'.
  created $dff cell `$procdff$1327' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_bge_a5' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:489$158'.
  created $dff cell `$procdff$1328' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_bge_a4' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:488$157'.
  created $dff cell `$procdff$1329' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_bge_a3' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:487$156'.
  created $dff cell `$procdff$1330' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_bge_a2' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:486$155'.
  created $dff cell `$procdff$1331' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_beq_a5' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:483$154'.
  created $dff cell `$procdff$1332' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_beq_a4' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:482$153'.
  created $dff cell `$procdff$1333' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_beq_a3' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:481$152'.
  created $dff cell `$procdff$1334' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_beq_a2' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:480$151'.
  created $dff cell `$procdff$1335' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_auipc_a3' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:477$150'.
  created $dff cell `$procdff$1336' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_auipc_a2' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:476$149'.
  created $dff cell `$procdff$1337' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_andi_a3' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:473$148'.
  created $dff cell `$procdff$1338' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_andi_a2' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:472$147'.
  created $dff cell `$procdff$1339' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_and_a3' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:469$146'.
  created $dff cell `$procdff$1340' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_and_a2' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:468$145'.
  created $dff cell `$procdff$1341' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_addi_a3' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:465$144'.
  created $dff cell `$procdff$1342' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_addi_a2' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:464$143'.
  created $dff cell `$procdff$1343' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_add_a3' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:461$142'.
  created $dff cell `$procdff$1344' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_is_add_a2' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:460$141'.
  created $dff cell `$procdff$1345' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_inc_pc_a3' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:457$140'.
  created $dff cell `$procdff$1346' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_inc_pc_a2' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:456$139'.
  created $dff cell `$procdff$1347' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_imm_a3' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:453$138'.
  created $dff cell `$procdff$1348' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_imm_a2' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:452$137'.
  created $dff cell `$procdff$1349' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_imem_rd_en_a1' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:449$136'.
  created $dff cell `$procdff$1350' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_imem_rd_addr_a1' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:446$135'.
  created $dff cell `$procdff$1351' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_dmem_rd_data_a5' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:443$134'.
  created $dff cell `$procdff$1352' with positive edge clock.
Creating register for signal `\rvmyth.\CPU_br_tgt_pc_a3' using process `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:440$133'.
  created $dff cell `$procdff$1353' with positive edge clock.

7.2.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

7.2.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$965'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$965'.
Found and cleaned up 1 empty switch in `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$962'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$962'.
Found and cleaned up 1 empty switch in `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$959'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$959'.
Found and cleaned up 1 empty switch in `\rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$956'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$956'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:0$859'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$857'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$853'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$849'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$845'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$841'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$837'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$833'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$829'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$825'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$821'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$817'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$813'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$809'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$805'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$801'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$797'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$793'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$787'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$781'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$775'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$769'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$763'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$757'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$751'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$745'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$739'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$733'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$727'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$721'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$715'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$709'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$703'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$697'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$691'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$685'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$679'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$673'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$667'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$661'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$655'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$649'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$643'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$637'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$631'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$625'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$619'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$613'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth.v:0$607'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$601'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$599'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$597'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$595'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$593'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$591'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$589'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$587'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$585'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$583'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$581'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$579'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$577'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$575'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$573'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$571'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$569'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$567'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$565'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$563'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$561'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$559'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$557'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$555'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$553'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$551'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$549'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$547'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$545'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$543'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$541'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$539'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$537'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$535'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$533'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$531'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$529'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$527'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$525'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$523'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$521'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$519'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$517'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$515'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$513'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$511'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$509'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$507'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$505'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$503'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$501'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$499'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$497'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$495'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$493'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$491'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$489'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$487'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$485'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$483'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$481'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$479'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:696$477'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:695$475'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:686$473'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:686$471'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:686$469'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:686$467'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:686$465'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:686$463'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:686$461'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:686$459'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:686$457'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:686$455'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:686$453'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:686$451'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:686$449'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:686$447'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:686$445'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:686$443'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth.v:242$440'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:678$259'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:677$258'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:674$257'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:673$256'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:670$255'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:669$254'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:666$253'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:663$252'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:662$251'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:659$250'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:656$249'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:653$248'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:650$247'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:647$246'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:644$245'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:641$244'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:640$243'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:639$242'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:638$241'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:635$240'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:634$239'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:633$238'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:630$237'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:629$236'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:628$235'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:627$234'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:624$233'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:623$232'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:622$231'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:619$230'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:616$229'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:615$228'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:612$227'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:611$226'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:608$225'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:607$224'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:606$223'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:605$222'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:602$221'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:601$220'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:598$219'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:597$218'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:594$217'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:593$216'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:590$215'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:589$214'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:586$213'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:585$212'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:582$211'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:581$210'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:578$209'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:577$208'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:574$207'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:573$206'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:570$205'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:569$204'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:566$203'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:565$202'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:562$201'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:561$200'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:558$199'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:557$198'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:556$197'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:555$196'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:552$195'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:551$194'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:550$193'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:549$192'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:546$191'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:545$190'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:544$189'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:541$188'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:540$187'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:537$186'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:536$185'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:533$184'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:532$183'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:529$182'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:528$181'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:525$180'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:524$179'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:521$178'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:520$177'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:517$176'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:516$175'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:513$174'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:512$173'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:511$172'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:510$171'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:507$170'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:506$169'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:505$168'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:504$167'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:501$166'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:500$165'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:499$164'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:498$163'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:495$162'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:494$161'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:493$160'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:492$159'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:489$158'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:488$157'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:487$156'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:486$155'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:483$154'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:482$153'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:481$152'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:480$151'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:477$150'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:476$149'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:473$148'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:472$147'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:469$146'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:468$145'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:465$144'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:464$143'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:461$142'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:460$141'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:457$140'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:456$139'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:453$138'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:452$137'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:449$136'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:446$135'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:443$134'.
Removing empty process `rvmyth.$proc$../output/compiled_tlv/rvmyth_gen.v:440$133'.
Cleaned up 4 empty switches.

7.3. Executing OPT_EXPR pass (perform const folding).
Optimizing module clk_gate.
Optimizing module rvmyth.
<suppressed ~43 debug messages>
Optimizing module vsdbabysoc.

7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clk_gate..
Finding unused cells or wires in module \rvmyth..
Finding unused cells or wires in module \vsdbabysoc..
Removed 145 unused cells and 787 unused wires.
<suppressed ~211 debug messages>

7.5. Executing CHECK pass (checking for obvious problems).
Checking module clk_gate...
Checking module rvmyth...
Checking module vsdbabysoc...
Found and reported 0 problems.

7.6. Executing OPT pass (performing simple optimizations).

7.6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module clk_gate.
Optimizing module rvmyth.
Optimizing module vsdbabysoc.

7.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clk_gate'.
Finding identical cells in module `\rvmyth'.
<suppressed ~261 debug messages>
Finding identical cells in module `\vsdbabysoc'.
Removed a total of 87 cells.

7.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \clk_gate..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \rvmyth..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vsdbabysoc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~58 debug messages>

7.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \clk_gate.
  Optimizing cells in module \rvmyth.
    New ctrl vector for $pmux cell $procmux$1052: { $procmux$1065_CMP $procmux$1064_CMP $procmux$1063_CMP $procmux$1062_CMP $procmux$1060_CMP $procmux$1059_CMP $auto$opt_reduce.cc:134:opt_mux$1357 $procmux$1056_CMP $procmux$1055_CMP $auto$opt_reduce.cc:134:opt_mux$1355 $procmux$1053_CMP }
  Optimizing cells in module \rvmyth.
  Optimizing cells in module \vsdbabysoc.
Performed a total of 1 changes.

7.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clk_gate'.
Finding identical cells in module `\rvmyth'.
Finding identical cells in module `\vsdbabysoc'.
Removed a total of 0 cells.

7.6.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 4 on $procdff$1351 ($dff) from module rvmyth.
Setting constant 0-bit at position 5 on $procdff$1351 ($dff) from module rvmyth.
Setting constant 0-bit at position 6 on $procdff$1351 ($dff) from module rvmyth.
Setting constant 0-bit at position 7 on $procdff$1351 ($dff) from module rvmyth.
Setting constant 0-bit at position 8 on $procdff$1351 ($dff) from module rvmyth.
Setting constant 0-bit at position 9 on $procdff$1351 ($dff) from module rvmyth.
Setting constant 0-bit at position 10 on $procdff$1351 ($dff) from module rvmyth.
Setting constant 0-bit at position 11 on $procdff$1351 ($dff) from module rvmyth.
Setting constant 0-bit at position 12 on $procdff$1351 ($dff) from module rvmyth.
Setting constant 0-bit at position 13 on $procdff$1351 ($dff) from module rvmyth.
Setting constant 0-bit at position 14 on $procdff$1351 ($dff) from module rvmyth.
Setting constant 0-bit at position 15 on $procdff$1351 ($dff) from module rvmyth.
Setting constant 0-bit at position 16 on $procdff$1351 ($dff) from module rvmyth.
Setting constant 0-bit at position 17 on $procdff$1351 ($dff) from module rvmyth.
Setting constant 0-bit at position 18 on $procdff$1351 ($dff) from module rvmyth.
Setting constant 0-bit at position 19 on $procdff$1351 ($dff) from module rvmyth.
Setting constant 0-bit at position 20 on $procdff$1351 ($dff) from module rvmyth.
Setting constant 0-bit at position 21 on $procdff$1351 ($dff) from module rvmyth.
Setting constant 0-bit at position 22 on $procdff$1351 ($dff) from module rvmyth.
Setting constant 0-bit at position 23 on $procdff$1351 ($dff) from module rvmyth.
Setting constant 0-bit at position 24 on $procdff$1351 ($dff) from module rvmyth.
Setting constant 0-bit at position 25 on $procdff$1351 ($dff) from module rvmyth.
Setting constant 0-bit at position 26 on $procdff$1351 ($dff) from module rvmyth.
Setting constant 0-bit at position 27 on $procdff$1351 ($dff) from module rvmyth.
Setting constant 0-bit at position 28 on $procdff$1351 ($dff) from module rvmyth.
Setting constant 0-bit at position 29 on $procdff$1351 ($dff) from module rvmyth.
Setting constant 0-bit at position 30 on $procdff$1351 ($dff) from module rvmyth.
Setting constant 0-bit at position 31 on $procdff$1351 ($dff) from module rvmyth.

7.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clk_gate..
Finding unused cells or wires in module \rvmyth..
Finding unused cells or wires in module \vsdbabysoc..
Removed 0 unused cells and 91 unused wires.
<suppressed ~5 debug messages>

7.6.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module clk_gate.
Optimizing module rvmyth.
Optimizing module vsdbabysoc.

7.6.9. Rerunning OPT passes. (Maybe there is more to do..)

7.6.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \clk_gate..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \rvmyth..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vsdbabysoc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~58 debug messages>

7.6.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \clk_gate.
  Optimizing cells in module \rvmyth.
  Optimizing cells in module \vsdbabysoc.
Performed a total of 0 changes.

7.6.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clk_gate'.
Finding identical cells in module `\rvmyth'.
Finding identical cells in module `\vsdbabysoc'.
Removed a total of 0 cells.

7.6.13. Executing OPT_DFF pass (perform DFF optimizations).

7.6.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clk_gate..
Finding unused cells or wires in module \rvmyth..
Finding unused cells or wires in module \vsdbabysoc..

7.6.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module clk_gate.
Optimizing module rvmyth.
Optimizing module vsdbabysoc.

7.6.16. Finished OPT passes. (There is nothing left to do.)

7.7. Executing FSM pass (extract and optimize FSM).

7.7.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking rvmyth.CPU_imm_a2 as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking rvmyth.CPU_rd_a2 as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking rvmyth.CPU_rs1_a2 as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking rvmyth.CPU_rs2_a2 as FSM state register:
    Users of register don't seem to benefit from recoding.

7.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).

7.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).

7.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clk_gate..
Finding unused cells or wires in module \rvmyth..
Finding unused cells or wires in module \vsdbabysoc..

7.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).

7.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

7.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

7.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

7.8. Executing OPT pass (performing simple optimizations).

7.8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module clk_gate.
Optimizing module rvmyth.
Optimizing module vsdbabysoc.

7.8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clk_gate'.
Finding identical cells in module `\rvmyth'.
Finding identical cells in module `\vsdbabysoc'.
Removed a total of 0 cells.

7.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \clk_gate..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \rvmyth..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vsdbabysoc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~58 debug messages>

7.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \clk_gate.
  Optimizing cells in module \rvmyth.
  Optimizing cells in module \vsdbabysoc.
Performed a total of 0 changes.

7.8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clk_gate'.
Finding identical cells in module `\rvmyth'.
Finding identical cells in module `\vsdbabysoc'.
Removed a total of 0 cells.

7.8.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$1255 ($dff) from module rvmyth (D = { $ternary$../output/compiled_tlv/rvmyth.v:50$265_Y [31:6] $ternary$../output/compiled_tlv/rvmyth.v:50$265_Y [1:0] }, Q = { \CPU_pc_a1 [31:6] \CPU_pc_a1 [1:0] }, rval = 28'0000000000000000000000000000).
Adding SRST signal on $procdff$1225 ($dff) from module rvmyth (D = $ternary$../output/compiled_tlv/rvmyth.v:309$924_Y, Q = \CPU_Dmem_value_a5[0], rval = 0).
Adding EN signal on $auto$opt_dff.cc:702:run$1359 ($sdff) from module rvmyth (D = \CPU_src2_value_a4, Q = \CPU_Dmem_value_a5[0]).
Adding SRST signal on $procdff$1223 ($dff) from module rvmyth (D = $ternary$../output/compiled_tlv/rvmyth.v:309$926_Y, Q = \CPU_Dmem_value_a5[1], rval = 1).
Adding EN signal on $auto$opt_dff.cc:702:run$1361 ($sdff) from module rvmyth (D = \CPU_src2_value_a4, Q = \CPU_Dmem_value_a5[1]).
Adding SRST signal on $procdff$1221 ($dff) from module rvmyth (D = $ternary$../output/compiled_tlv/rvmyth.v:309$928_Y, Q = \CPU_Dmem_value_a5[2], rval = 2).
Adding EN signal on $auto$opt_dff.cc:702:run$1363 ($sdff) from module rvmyth (D = \CPU_src2_value_a4, Q = \CPU_Dmem_value_a5[2]).
Adding SRST signal on $procdff$1219 ($dff) from module rvmyth (D = $ternary$../output/compiled_tlv/rvmyth.v:309$930_Y, Q = \CPU_Dmem_value_a5[3], rval = 3).
Adding EN signal on $auto$opt_dff.cc:702:run$1365 ($sdff) from module rvmyth (D = \CPU_src2_value_a4, Q = \CPU_Dmem_value_a5[3]).
Adding SRST signal on $procdff$1217 ($dff) from module rvmyth (D = $ternary$../output/compiled_tlv/rvmyth.v:309$932_Y, Q = \CPU_Dmem_value_a5[4], rval = 4).
Adding EN signal on $auto$opt_dff.cc:702:run$1367 ($sdff) from module rvmyth (D = \CPU_src2_value_a4, Q = \CPU_Dmem_value_a5[4]).
Adding SRST signal on $procdff$1215 ($dff) from module rvmyth (D = $ternary$../output/compiled_tlv/rvmyth.v:309$934_Y, Q = \CPU_Dmem_value_a5[5], rval = 5).
Adding EN signal on $auto$opt_dff.cc:702:run$1369 ($sdff) from module rvmyth (D = \CPU_src2_value_a4, Q = \CPU_Dmem_value_a5[5]).
Adding SRST signal on $procdff$1213 ($dff) from module rvmyth (D = $ternary$../output/compiled_tlv/rvmyth.v:309$936_Y, Q = \CPU_Dmem_value_a5[6], rval = 6).
Adding EN signal on $auto$opt_dff.cc:702:run$1371 ($sdff) from module rvmyth (D = \CPU_src2_value_a4, Q = \CPU_Dmem_value_a5[6]).
Adding SRST signal on $procdff$1211 ($dff) from module rvmyth (D = $ternary$../output/compiled_tlv/rvmyth.v:309$938_Y, Q = \CPU_Dmem_value_a5[7], rval = 7).
Adding EN signal on $auto$opt_dff.cc:702:run$1373 ($sdff) from module rvmyth (D = \CPU_src2_value_a4, Q = \CPU_Dmem_value_a5[7]).
Adding SRST signal on $procdff$1209 ($dff) from module rvmyth (D = $ternary$../output/compiled_tlv/rvmyth.v:309$940_Y, Q = \CPU_Dmem_value_a5[8], rval = 8).
Adding EN signal on $auto$opt_dff.cc:702:run$1375 ($sdff) from module rvmyth (D = \CPU_src2_value_a4, Q = \CPU_Dmem_value_a5[8]).
Adding SRST signal on $procdff$1207 ($dff) from module rvmyth (D = $ternary$../output/compiled_tlv/rvmyth.v:309$942_Y, Q = \CPU_Dmem_value_a5[9], rval = 9).
Adding EN signal on $auto$opt_dff.cc:702:run$1377 ($sdff) from module rvmyth (D = \CPU_src2_value_a4, Q = \CPU_Dmem_value_a5[9]).
Adding SRST signal on $procdff$1205 ($dff) from module rvmyth (D = $ternary$../output/compiled_tlv/rvmyth.v:309$944_Y, Q = \CPU_Dmem_value_a5[10], rval = 10).
Adding EN signal on $auto$opt_dff.cc:702:run$1379 ($sdff) from module rvmyth (D = \CPU_src2_value_a4, Q = \CPU_Dmem_value_a5[10]).
Adding SRST signal on $procdff$1203 ($dff) from module rvmyth (D = $ternary$../output/compiled_tlv/rvmyth.v:309$946_Y, Q = \CPU_Dmem_value_a5[11], rval = 11).
Adding EN signal on $auto$opt_dff.cc:702:run$1381 ($sdff) from module rvmyth (D = \CPU_src2_value_a4, Q = \CPU_Dmem_value_a5[11]).
Adding SRST signal on $procdff$1201 ($dff) from module rvmyth (D = $ternary$../output/compiled_tlv/rvmyth.v:309$948_Y, Q = \CPU_Dmem_value_a5[12], rval = 12).
Adding EN signal on $auto$opt_dff.cc:702:run$1383 ($sdff) from module rvmyth (D = \CPU_src2_value_a4, Q = \CPU_Dmem_value_a5[12]).
Adding SRST signal on $procdff$1199 ($dff) from module rvmyth (D = $ternary$../output/compiled_tlv/rvmyth.v:309$950_Y, Q = \CPU_Dmem_value_a5[13], rval = 13).
Adding EN signal on $auto$opt_dff.cc:702:run$1385 ($sdff) from module rvmyth (D = \CPU_src2_value_a4, Q = \CPU_Dmem_value_a5[13]).
Adding SRST signal on $procdff$1197 ($dff) from module rvmyth (D = $ternary$../output/compiled_tlv/rvmyth.v:309$952_Y, Q = \CPU_Dmem_value_a5[14], rval = 14).
Adding EN signal on $auto$opt_dff.cc:702:run$1387 ($sdff) from module rvmyth (D = \CPU_src2_value_a4, Q = \CPU_Dmem_value_a5[14]).
Adding SRST signal on $procdff$1195 ($dff) from module rvmyth (D = $ternary$../output/compiled_tlv/rvmyth.v:309$954_Y, Q = \CPU_Dmem_value_a5[15], rval = 15).
Adding EN signal on $auto$opt_dff.cc:702:run$1389 ($sdff) from module rvmyth (D = \CPU_src2_value_a4, Q = \CPU_Dmem_value_a5[15]).
Adding SRST signal on $procdff$1193 ($dff) from module rvmyth (D = $ternary$../output/compiled_tlv/rvmyth.v:289$860_Y, Q = \CPU_Xreg_value_a4[0], rval = 0).
Adding EN signal on $auto$opt_dff.cc:702:run$1391 ($sdff) from module rvmyth (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[0]).
Adding SRST signal on $procdff$1189 ($dff) from module rvmyth (D = $ternary$../output/compiled_tlv/rvmyth.v:289$862_Y, Q = \CPU_Xreg_value_a4[1], rval = 1).
Adding EN signal on $auto$opt_dff.cc:702:run$1393 ($sdff) from module rvmyth (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[1]).
Adding SRST signal on $procdff$1185 ($dff) from module rvmyth (D = $ternary$../output/compiled_tlv/rvmyth.v:289$864_Y, Q = \CPU_Xreg_value_a4[2], rval = 2).
Adding EN signal on $auto$opt_dff.cc:702:run$1395 ($sdff) from module rvmyth (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[2]).
Adding SRST signal on $procdff$1181 ($dff) from module rvmyth (D = $ternary$../output/compiled_tlv/rvmyth.v:289$866_Y, Q = \CPU_Xreg_value_a4[3], rval = 3).
Adding EN signal on $auto$opt_dff.cc:702:run$1397 ($sdff) from module rvmyth (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[3]).
Adding SRST signal on $procdff$1177 ($dff) from module rvmyth (D = $ternary$../output/compiled_tlv/rvmyth.v:289$868_Y, Q = \CPU_Xreg_value_a4[4], rval = 4).
Adding EN signal on $auto$opt_dff.cc:702:run$1399 ($sdff) from module rvmyth (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[4]).
Adding SRST signal on $procdff$1173 ($dff) from module rvmyth (D = $ternary$../output/compiled_tlv/rvmyth.v:289$870_Y, Q = \CPU_Xreg_value_a4[5], rval = 5).
Adding EN signal on $auto$opt_dff.cc:702:run$1401 ($sdff) from module rvmyth (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[5]).
Adding SRST signal on $procdff$1169 ($dff) from module rvmyth (D = $ternary$../output/compiled_tlv/rvmyth.v:289$872_Y, Q = \CPU_Xreg_value_a4[6], rval = 6).
Adding EN signal on $auto$opt_dff.cc:702:run$1403 ($sdff) from module rvmyth (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[6]).
Adding SRST signal on $procdff$1165 ($dff) from module rvmyth (D = $ternary$../output/compiled_tlv/rvmyth.v:289$874_Y, Q = \CPU_Xreg_value_a4[7], rval = 7).
Adding EN signal on $auto$opt_dff.cc:702:run$1405 ($sdff) from module rvmyth (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[7]).
Adding SRST signal on $procdff$1161 ($dff) from module rvmyth (D = $ternary$../output/compiled_tlv/rvmyth.v:289$876_Y, Q = \CPU_Xreg_value_a4[8], rval = 8).
Adding EN signal on $auto$opt_dff.cc:702:run$1407 ($sdff) from module rvmyth (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[8]).
Adding SRST signal on $procdff$1157 ($dff) from module rvmyth (D = $ternary$../output/compiled_tlv/rvmyth.v:289$878_Y, Q = \CPU_Xreg_value_a4[9], rval = 9).
Adding EN signal on $auto$opt_dff.cc:702:run$1409 ($sdff) from module rvmyth (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[9]).
Adding SRST signal on $procdff$1153 ($dff) from module rvmyth (D = $ternary$../output/compiled_tlv/rvmyth.v:289$880_Y, Q = \CPU_Xreg_value_a4[10], rval = 10).
Adding EN signal on $auto$opt_dff.cc:702:run$1411 ($sdff) from module rvmyth (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[10]).
Adding SRST signal on $procdff$1149 ($dff) from module rvmyth (D = $ternary$../output/compiled_tlv/rvmyth.v:289$882_Y, Q = \CPU_Xreg_value_a4[11], rval = 11).
Adding EN signal on $auto$opt_dff.cc:702:run$1413 ($sdff) from module rvmyth (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[11]).
Adding SRST signal on $procdff$1145 ($dff) from module rvmyth (D = $ternary$../output/compiled_tlv/rvmyth.v:289$884_Y, Q = \CPU_Xreg_value_a4[12], rval = 12).
Adding EN signal on $auto$opt_dff.cc:702:run$1415 ($sdff) from module rvmyth (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[12]).
Adding SRST signal on $procdff$1141 ($dff) from module rvmyth (D = $ternary$../output/compiled_tlv/rvmyth.v:289$886_Y, Q = \CPU_Xreg_value_a4[13], rval = 13).
Adding EN signal on $auto$opt_dff.cc:702:run$1417 ($sdff) from module rvmyth (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[13]).
Adding SRST signal on $procdff$1137 ($dff) from module rvmyth (D = $ternary$../output/compiled_tlv/rvmyth.v:289$888_Y, Q = \CPU_Xreg_value_a4[14], rval = 14).
Adding EN signal on $auto$opt_dff.cc:702:run$1419 ($sdff) from module rvmyth (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[14]).
Adding SRST signal on $procdff$1133 ($dff) from module rvmyth (D = $ternary$../output/compiled_tlv/rvmyth.v:289$890_Y, Q = \CPU_Xreg_value_a4[15], rval = 15).
Adding EN signal on $auto$opt_dff.cc:702:run$1421 ($sdff) from module rvmyth (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[15]).
Adding SRST signal on $procdff$1129 ($dff) from module rvmyth (D = $ternary$../output/compiled_tlv/rvmyth.v:289$892_Y, Q = \CPU_Xreg_value_a4[16], rval = 16).
Adding EN signal on $auto$opt_dff.cc:702:run$1423 ($sdff) from module rvmyth (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[16]).
Adding SRST signal on $procdff$1125 ($dff) from module rvmyth (D = $ternary$../output/compiled_tlv/rvmyth.v:289$894_Y, Q = \CPU_Xreg_value_a4[17], rval = 17).
Adding EN signal on $auto$opt_dff.cc:702:run$1425 ($sdff) from module rvmyth (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[17]).
Adding SRST signal on $procdff$1121 ($dff) from module rvmyth (D = $ternary$../output/compiled_tlv/rvmyth.v:289$896_Y, Q = \CPU_Xreg_value_a4[18], rval = 18).
Adding EN signal on $auto$opt_dff.cc:702:run$1427 ($sdff) from module rvmyth (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[18]).
Adding SRST signal on $procdff$1117 ($dff) from module rvmyth (D = $ternary$../output/compiled_tlv/rvmyth.v:289$898_Y, Q = \CPU_Xreg_value_a4[19], rval = 19).
Adding EN signal on $auto$opt_dff.cc:702:run$1429 ($sdff) from module rvmyth (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[19]).
Adding SRST signal on $procdff$1113 ($dff) from module rvmyth (D = $ternary$../output/compiled_tlv/rvmyth.v:289$900_Y, Q = \CPU_Xreg_value_a4[20], rval = 20).
Adding EN signal on $auto$opt_dff.cc:702:run$1431 ($sdff) from module rvmyth (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[20]).
Adding SRST signal on $procdff$1109 ($dff) from module rvmyth (D = $ternary$../output/compiled_tlv/rvmyth.v:289$902_Y, Q = \CPU_Xreg_value_a4[21], rval = 21).
Adding EN signal on $auto$opt_dff.cc:702:run$1433 ($sdff) from module rvmyth (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[21]).
Adding SRST signal on $procdff$1105 ($dff) from module rvmyth (D = $ternary$../output/compiled_tlv/rvmyth.v:289$904_Y, Q = \CPU_Xreg_value_a4[22], rval = 22).
Adding EN signal on $auto$opt_dff.cc:702:run$1435 ($sdff) from module rvmyth (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[22]).
Adding SRST signal on $procdff$1101 ($dff) from module rvmyth (D = $ternary$../output/compiled_tlv/rvmyth.v:289$906_Y, Q = \CPU_Xreg_value_a4[23], rval = 23).
Adding EN signal on $auto$opt_dff.cc:702:run$1437 ($sdff) from module rvmyth (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[23]).
Adding SRST signal on $procdff$1097 ($dff) from module rvmyth (D = $ternary$../output/compiled_tlv/rvmyth.v:289$908_Y, Q = \CPU_Xreg_value_a4[24], rval = 24).
Adding EN signal on $auto$opt_dff.cc:702:run$1439 ($sdff) from module rvmyth (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[24]).
Adding SRST signal on $procdff$1093 ($dff) from module rvmyth (D = $ternary$../output/compiled_tlv/rvmyth.v:289$910_Y, Q = \CPU_Xreg_value_a4[25], rval = 25).
Adding EN signal on $auto$opt_dff.cc:702:run$1441 ($sdff) from module rvmyth (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[25]).
Adding SRST signal on $procdff$1089 ($dff) from module rvmyth (D = $ternary$../output/compiled_tlv/rvmyth.v:289$912_Y, Q = \CPU_Xreg_value_a4[26], rval = 26).
Adding EN signal on $auto$opt_dff.cc:702:run$1443 ($sdff) from module rvmyth (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[26]).
Adding SRST signal on $procdff$1085 ($dff) from module rvmyth (D = $ternary$../output/compiled_tlv/rvmyth.v:289$914_Y, Q = \CPU_Xreg_value_a4[27], rval = 27).
Adding EN signal on $auto$opt_dff.cc:702:run$1445 ($sdff) from module rvmyth (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[27]).
Adding SRST signal on $procdff$1081 ($dff) from module rvmyth (D = $ternary$../output/compiled_tlv/rvmyth.v:289$916_Y, Q = \CPU_Xreg_value_a4[28], rval = 28).
Adding EN signal on $auto$opt_dff.cc:702:run$1447 ($sdff) from module rvmyth (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[28]).
Adding SRST signal on $procdff$1077 ($dff) from module rvmyth (D = $ternary$../output/compiled_tlv/rvmyth.v:289$918_Y, Q = \CPU_Xreg_value_a4[29], rval = 29).
Adding EN signal on $auto$opt_dff.cc:702:run$1449 ($sdff) from module rvmyth (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[29]).
Adding SRST signal on $procdff$1073 ($dff) from module rvmyth (D = $ternary$../output/compiled_tlv/rvmyth.v:289$920_Y, Q = \CPU_Xreg_value_a4[30], rval = 30).
Adding EN signal on $auto$opt_dff.cc:702:run$1451 ($sdff) from module rvmyth (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[30]).
Adding SRST signal on $procdff$1069 ($dff) from module rvmyth (D = $ternary$../output/compiled_tlv/rvmyth.v:289$922_Y, Q = \CPU_Xreg_value_a4[31], rval = 31).
Adding EN signal on $auto$opt_dff.cc:702:run$1453 ($sdff) from module rvmyth (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[31]).

7.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clk_gate..
Finding unused cells or wires in module \rvmyth..
Finding unused cells or wires in module \vsdbabysoc..
Removed 96 unused cells and 96 unused wires.
<suppressed ~145 debug messages>

7.8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module clk_gate.
Optimizing module rvmyth.
Optimizing module vsdbabysoc.

7.8.9. Rerunning OPT passes. (Maybe there is more to do..)

7.8.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \clk_gate..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \rvmyth..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vsdbabysoc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

7.8.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \clk_gate.
  Optimizing cells in module \rvmyth.
  Optimizing cells in module \vsdbabysoc.
Performed a total of 0 changes.

7.8.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clk_gate'.
Finding identical cells in module `\rvmyth'.
<suppressed ~3 debug messages>
Finding identical cells in module `\vsdbabysoc'.
Removed a total of 1 cells.

7.8.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$1255 ($dff) from module rvmyth (D = $ternary$../output/compiled_tlv/rvmyth.v:50$265_Y [5:2], Q = \CPU_pc_a1 [5:2], rval = 4'0000).

7.8.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clk_gate..
Finding unused cells or wires in module \rvmyth..
Finding unused cells or wires in module \vsdbabysoc..
Removed 1 unused cells and 0 unused wires.
<suppressed ~1 debug messages>

7.8.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module clk_gate.
Optimizing module rvmyth.
Optimizing module vsdbabysoc.

7.8.16. Rerunning OPT passes. (Maybe there is more to do..)

7.8.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \clk_gate..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \rvmyth..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vsdbabysoc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~10 debug messages>

7.8.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \clk_gate.
  Optimizing cells in module \rvmyth.
  Optimizing cells in module \vsdbabysoc.
Performed a total of 0 changes.

7.8.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clk_gate'.
Finding identical cells in module `\rvmyth'.
Finding identical cells in module `\vsdbabysoc'.
Removed a total of 0 cells.

7.8.20. Executing OPT_DFF pass (perform DFF optimizations).

7.8.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clk_gate..
Finding unused cells or wires in module \rvmyth..
Finding unused cells or wires in module \vsdbabysoc..

7.8.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module clk_gate.
Optimizing module rvmyth.
Optimizing module vsdbabysoc.

7.8.23. Finished OPT passes. (There is nothing left to do.)

7.9. Executing WREDUCE pass (reducing word size of cells).
Removed top 29 bits (of 32) from port B of cell rvmyth.$add$../output/compiled_tlv/rvmyth.v:60$268 ($add).
Removed top 4 bits (of 5) from port B of cell rvmyth.$eq$../output/compiled_tlv/rvmyth.v:63$270 ($eq).
Removed top 2 bits (of 5) from port B of cell rvmyth.$eq$../output/compiled_tlv/rvmyth.v:64$272 ($eq).
Removed top 2 bits (of 5) from port B of cell rvmyth.$eq$../output/compiled_tlv/rvmyth.v:65$274 ($eq).
Removed top 1 bits (of 5) from port B of cell rvmyth.$eq$../output/compiled_tlv/rvmyth.v:67$278 ($eq).
Removed top 1 bits (of 5) from port B of cell rvmyth.$eq$../output/compiled_tlv/rvmyth.v:69$281 ($eq).
Removed top 1 bits (of 5) from port B of cell rvmyth.$eq$../output/compiled_tlv/rvmyth.v:70$283 ($eq).
Removed top 2 bits (of 5) from port B of cell rvmyth.$eq$../output/compiled_tlv/rvmyth.v:72$286 ($eq).
Removed top 1 bits (of 5) from port B of cell rvmyth.$eq$../output/compiled_tlv/rvmyth.v:74$289 ($eq).
Removed top 1 bits (of 5) from port B of cell rvmyth.$eq$../output/compiled_tlv/rvmyth.v:75$290 ($eq).
Removed top 3 bits (of 10) from port B of cell rvmyth.$eq$../output/compiled_tlv/rvmyth.v:106$309 ($eq).
Removed top 2 bits (of 10) from port B of cell rvmyth.$eq$../output/compiled_tlv/rvmyth.v:107$310 ($eq).
Removed top 5 bits (of 11) from port B of cell rvmyth.$eq$../output/compiled_tlv/rvmyth.v:114$315 ($eq).
Removed top 5 bits (of 10) from port B of cell rvmyth.$eq$../output/compiled_tlv/rvmyth.v:115$316 ($eq).
Removed top 1 bits (of 11) from port B of cell rvmyth.$eq$../output/compiled_tlv/rvmyth.v:116$317 ($eq).
Removed top 1 bits (of 11) from port B of cell rvmyth.$eq$../output/compiled_tlv/rvmyth.v:118$319 ($eq).
Removed top 1 bits (of 11) from port B of cell rvmyth.$eq$../output/compiled_tlv/rvmyth.v:120$321 ($eq).
Removed top 1 bits (of 10) from port B of cell rvmyth.$eq$../output/compiled_tlv/rvmyth.v:123$324 ($eq).
Removed top 1 bits (of 10) from port B of cell rvmyth.$eq$../output/compiled_tlv/rvmyth.v:124$325 ($eq).
Removed top 3 bits (of 11) from port B of cell rvmyth.$eq$../output/compiled_tlv/rvmyth.v:125$326 ($eq).
Removed top 1 bits (of 11) from port B of cell rvmyth.$eq$../output/compiled_tlv/rvmyth.v:126$327 ($eq).
Removed top 3 bits (of 11) from port B of cell rvmyth.$eq$../output/compiled_tlv/rvmyth.v:128$329 ($eq).
Removed top 2 bits (of 11) from port B of cell rvmyth.$eq$../output/compiled_tlv/rvmyth.v:129$330 ($eq).
Removed top 2 bits (of 11) from port B of cell rvmyth.$eq$../output/compiled_tlv/rvmyth.v:130$331 ($eq).
Removed top 1 bits (of 11) from port B of cell rvmyth.$eq$../output/compiled_tlv/rvmyth.v:131$332 ($eq).
Removed top 5 bits (of 7) from port B of cell rvmyth.$eq$../output/compiled_tlv/rvmyth.v:135$334 ($eq).
Removed top 1 bits (of 7) from port B of cell rvmyth.$eq$../output/compiled_tlv/rvmyth.v:143$338 ($eq).
Removed top 2 bits (of 7) from port B of cell rvmyth.$eq$../output/compiled_tlv/rvmyth.v:144$339 ($eq).
Removed top 3 bits (of 10) from port B of cell rvmyth.$eq$../output/compiled_tlv/rvmyth.v:146$341 ($eq).
Removed top 31 bits (of 64) from port Y of cell rvmyth.$add$../output/compiled_tlv/rvmyth.v:176$353 ($add).
Removed top 31 bits (of 64) from port Y of cell rvmyth.$add$../output/compiled_tlv/rvmyth.v:177$354 ($add).
Removed top 32 bits (of 64) from port Y of cell rvmyth.$or$../output/compiled_tlv/rvmyth.v:178$355 ($or).
Removed top 32 bits (of 64) from port Y of cell rvmyth.$or$../output/compiled_tlv/rvmyth.v:179$356 ($or).
Removed top 32 bits (of 64) from port Y of cell rvmyth.$xor$../output/compiled_tlv/rvmyth.v:180$357 ($xor).
Removed top 32 bits (of 64) from port Y of cell rvmyth.$xor$../output/compiled_tlv/rvmyth.v:181$358 ($xor).
Removed top 32 bits (of 64) from port Y of cell rvmyth.$and$../output/compiled_tlv/rvmyth.v:182$359 ($and).
Removed top 32 bits (of 64) from port Y of cell rvmyth.$and$../output/compiled_tlv/rvmyth.v:183$360 ($and).
Removed top 31 bits (of 64) from port Y of cell rvmyth.$sub$../output/compiled_tlv/rvmyth.v:184$361 ($sub).
Removed top 63 bits (of 64) from mux cell rvmyth.$ternary$../output/compiled_tlv/rvmyth.v:185$364 ($mux).
Removed top 63 bits (of 64) from mux cell rvmyth.$ternary$../output/compiled_tlv/rvmyth.v:191$371 ($mux).
Removed top 31 bits (of 64) from port Y of cell rvmyth.$add$../output/compiled_tlv/rvmyth.v:196$374 ($add).
Removed top 29 bits (of 32) from port B of cell rvmyth.$add$../output/compiled_tlv/rvmyth.v:197$375 ($add).
Removed top 31 bits (of 64) from port Y of cell rvmyth.$add$../output/compiled_tlv/rvmyth.v:197$375 ($add).
Removed top 31 bits (of 64) from mux cell rvmyth.$ternary$../output/compiled_tlv/rvmyth.v:199$380 ($mux).
Removed top 31 bits (of 64) from mux cell rvmyth.$ternary$../output/compiled_tlv/rvmyth.v:198$381 ($mux).
Removed top 31 bits (of 64) from mux cell rvmyth.$ternary$../output/compiled_tlv/rvmyth.v:197$382 ($mux).
Removed top 31 bits (of 64) from mux cell rvmyth.$ternary$../output/compiled_tlv/rvmyth.v:196$383 ($mux).
Removed top 31 bits (of 64) from mux cell rvmyth.$ternary$../output/compiled_tlv/rvmyth.v:195$384 ($mux).
Removed top 32 bits (of 64) from mux cell rvmyth.$ternary$../output/compiled_tlv/rvmyth.v:176$405 ($mux).
Removed top 28 bits (of 32) from port A of cell rvmyth.$lt$../output/compiled_tlv/rvmyth.v:276$441 ($lt).
Removed top 28 bits (of 32) from port B of cell rvmyth.$lt$../output/compiled_tlv/rvmyth.v:276$441 ($lt).
Removed top 4 bits (of 5) from port B of cell rvmyth.$eq$../output/compiled_tlv/rvmyth.v:287$611 ($eq).
Removed top 3 bits (of 5) from port B of cell rvmyth.$eq$../output/compiled_tlv/rvmyth.v:287$617 ($eq).
Removed top 3 bits (of 5) from port B of cell rvmyth.$eq$../output/compiled_tlv/rvmyth.v:287$623 ($eq).
Removed top 2 bits (of 5) from port B of cell rvmyth.$eq$../output/compiled_tlv/rvmyth.v:287$629 ($eq).
Removed top 2 bits (of 5) from port B of cell rvmyth.$eq$../output/compiled_tlv/rvmyth.v:287$635 ($eq).
Removed top 2 bits (of 5) from port B of cell rvmyth.$eq$../output/compiled_tlv/rvmyth.v:287$641 ($eq).
Removed top 2 bits (of 5) from port B of cell rvmyth.$eq$../output/compiled_tlv/rvmyth.v:287$647 ($eq).
Removed top 1 bits (of 5) from port B of cell rvmyth.$eq$../output/compiled_tlv/rvmyth.v:287$653 ($eq).
Removed top 1 bits (of 5) from port B of cell rvmyth.$eq$../output/compiled_tlv/rvmyth.v:287$659 ($eq).
Removed top 1 bits (of 5) from port B of cell rvmyth.$eq$../output/compiled_tlv/rvmyth.v:287$665 ($eq).
Removed top 1 bits (of 5) from port B of cell rvmyth.$eq$../output/compiled_tlv/rvmyth.v:287$671 ($eq).
Removed top 1 bits (of 5) from port B of cell rvmyth.$eq$../output/compiled_tlv/rvmyth.v:287$677 ($eq).
Removed top 1 bits (of 5) from port B of cell rvmyth.$eq$../output/compiled_tlv/rvmyth.v:287$683 ($eq).
Removed top 1 bits (of 5) from port B of cell rvmyth.$eq$../output/compiled_tlv/rvmyth.v:287$689 ($eq).
Removed top 1 bits (of 5) from port B of cell rvmyth.$eq$../output/compiled_tlv/rvmyth.v:287$695 ($eq).
Removed top 3 bits (of 4) from port B of cell rvmyth.$eq$../output/compiled_tlv/rvmyth.v:307$799 ($eq).
Removed top 2 bits (of 4) from port B of cell rvmyth.$eq$../output/compiled_tlv/rvmyth.v:307$803 ($eq).
Removed top 2 bits (of 4) from port B of cell rvmyth.$eq$../output/compiled_tlv/rvmyth.v:307$807 ($eq).
Removed top 1 bits (of 4) from port B of cell rvmyth.$eq$../output/compiled_tlv/rvmyth.v:307$811 ($eq).
Removed top 1 bits (of 4) from port B of cell rvmyth.$eq$../output/compiled_tlv/rvmyth.v:307$815 ($eq).
Removed top 1 bits (of 4) from port B of cell rvmyth.$eq$../output/compiled_tlv/rvmyth.v:307$819 ($eq).
Removed top 1 bits (of 4) from port B of cell rvmyth.$eq$../output/compiled_tlv/rvmyth.v:307$823 ($eq).
Removed top 1 bits (of 5) from port B of cell rvmyth.$procmux$1002_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell rvmyth.$procmux$1003_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell rvmyth.$procmux$1004_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell rvmyth.$procmux$1005_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell rvmyth.$procmux$1006_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell rvmyth.$procmux$1007_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell rvmyth.$procmux$1008_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell rvmyth.$procmux$1009_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell rvmyth.$procmux$1010_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell rvmyth.$procmux$1011_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell rvmyth.$procmux$1012_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell rvmyth.$procmux$1013_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell rvmyth.$procmux$1014_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell rvmyth.$procmux$1015_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell rvmyth.$procmux$1016_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell rvmyth.$procmux$1035_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell rvmyth.$procmux$1036_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell rvmyth.$procmux$1037_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell rvmyth.$procmux$1038_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell rvmyth.$procmux$1039_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell rvmyth.$procmux$1040_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell rvmyth.$procmux$1041_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell rvmyth.$procmux$1042_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell rvmyth.$procmux$1043_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell rvmyth.$procmux$1044_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell rvmyth.$procmux$1045_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell rvmyth.$procmux$1046_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell rvmyth.$procmux$1047_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell rvmyth.$procmux$1048_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell rvmyth.$procmux$1049_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell rvmyth.$procmux$1058_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell rvmyth.$procmux$1059_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell rvmyth.$procmux$1060_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell rvmyth.$procmux$1061_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell rvmyth.$procmux$1062_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell rvmyth.$procmux$1063_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell rvmyth.$procmux$1064_CMP0 ($eq).
Removed top 22 bits (of 32) from FF cell rvmyth.$procdff$1123 ($dff).
Removed top 32 bits (of 64) from mux cell rvmyth.$ternary$../output/compiled_tlv/rvmyth.v:177$404 ($mux).
Removed top 1 bits (of 33) from port Y of cell rvmyth.$add$../output/compiled_tlv/rvmyth.v:177$354 ($add).
Removed top 32 bits (of 64) from mux cell rvmyth.$ternary$../output/compiled_tlv/rvmyth.v:178$403 ($mux).
Removed top 32 bits (of 64) from mux cell rvmyth.$ternary$../output/compiled_tlv/rvmyth.v:179$402 ($mux).
Removed top 32 bits (of 64) from mux cell rvmyth.$ternary$../output/compiled_tlv/rvmyth.v:180$401 ($mux).
Removed top 32 bits (of 64) from mux cell rvmyth.$ternary$../output/compiled_tlv/rvmyth.v:181$400 ($mux).
Removed top 32 bits (of 64) from mux cell rvmyth.$ternary$../output/compiled_tlv/rvmyth.v:182$399 ($mux).
Removed top 32 bits (of 64) from mux cell rvmyth.$ternary$../output/compiled_tlv/rvmyth.v:183$398 ($mux).
Removed top 32 bits (of 64) from mux cell rvmyth.$ternary$../output/compiled_tlv/rvmyth.v:184$397 ($mux).
Removed top 1 bits (of 33) from port Y of cell rvmyth.$sub$../output/compiled_tlv/rvmyth.v:184$361 ($sub).
Removed top 32 bits (of 64) from mux cell rvmyth.$ternary$../output/compiled_tlv/rvmyth.v:185$396 ($mux).
Removed top 32 bits (of 64) from mux cell rvmyth.$ternary$../output/compiled_tlv/rvmyth.v:186$395 ($mux).
Removed top 32 bits (of 64) from mux cell rvmyth.$ternary$../output/compiled_tlv/rvmyth.v:187$393 ($mux).
Removed top 32 bits (of 64) from port Y of cell rvmyth.$shl$../output/compiled_tlv/rvmyth.v:187$365 ($shl).
Removed top 32 bits (of 64) from mux cell rvmyth.$ternary$../output/compiled_tlv/rvmyth.v:188$392 ($mux).
Removed top 32 bits (of 64) from port Y of cell rvmyth.$shr$../output/compiled_tlv/rvmyth.v:188$366 ($shr).
Removed top 32 bits (of 64) from mux cell rvmyth.$ternary$../output/compiled_tlv/rvmyth.v:189$391 ($mux).
Removed top 32 bits (of 64) from port Y of cell rvmyth.$shr$../output/compiled_tlv/rvmyth.v:189$367 ($shr).
Removed top 32 bits (of 64) from mux cell rvmyth.$ternary$../output/compiled_tlv/rvmyth.v:190$390 ($mux).
Removed top 32 bits (of 64) from port Y of cell rvmyth.$shl$../output/compiled_tlv/rvmyth.v:190$368 ($shl).
Removed top 32 bits (of 64) from mux cell rvmyth.$ternary$../output/compiled_tlv/rvmyth.v:191$389 ($mux).
Removed top 32 bits (of 64) from mux cell rvmyth.$ternary$../output/compiled_tlv/rvmyth.v:192$388 ($mux).
Removed top 32 bits (of 64) from mux cell rvmyth.$ternary$../output/compiled_tlv/rvmyth.v:193$386 ($mux).
Removed top 32 bits (of 64) from port Y of cell rvmyth.$shr$../output/compiled_tlv/rvmyth.v:193$372 ($shr).
Removed top 32 bits (of 64) from mux cell rvmyth.$ternary$../output/compiled_tlv/rvmyth.v:194$385 ($mux).
Removed top 32 bits (of 64) from port Y of cell rvmyth.$shr$../output/compiled_tlv/rvmyth.v:194$373 ($shr).
Removed top 1 bits (of 33) from mux cell rvmyth.$ternary$../output/compiled_tlv/rvmyth.v:195$384 ($mux).
Removed top 1 bits (of 33) from mux cell rvmyth.$ternary$../output/compiled_tlv/rvmyth.v:196$383 ($mux).
Removed top 1 bits (of 33) from port Y of cell rvmyth.$add$../output/compiled_tlv/rvmyth.v:196$374 ($add).
Removed top 1 bits (of 33) from mux cell rvmyth.$ternary$../output/compiled_tlv/rvmyth.v:197$382 ($mux).
Removed top 1 bits (of 33) from mux cell rvmyth.$ternary$../output/compiled_tlv/rvmyth.v:198$381 ($mux).
Removed top 1 bits (of 33) from port Y of cell rvmyth.$add$../output/compiled_tlv/rvmyth.v:197$375 ($add).
Removed cell rvmyth.$ternary$../output/compiled_tlv/rvmyth.v:199$380 ($mux).
Removed top 31 bits (of 64) from wire rvmyth.$add$../output/compiled_tlv/rvmyth.v:176$353_Y.
Removed top 32 bits (of 64) from wire rvmyth.$add$../output/compiled_tlv/rvmyth.v:177$354_Y.
Removed top 32 bits (of 64) from wire rvmyth.$add$../output/compiled_tlv/rvmyth.v:196$374_Y.
Removed top 32 bits (of 64) from wire rvmyth.$and$../output/compiled_tlv/rvmyth.v:182$359_Y.
Removed top 32 bits (of 64) from wire rvmyth.$and$../output/compiled_tlv/rvmyth.v:183$360_Y.
Removed top 32 bits (of 64) from wire rvmyth.$or$../output/compiled_tlv/rvmyth.v:178$355_Y.
Removed top 32 bits (of 64) from wire rvmyth.$or$../output/compiled_tlv/rvmyth.v:179$356_Y.
Removed top 22 bits (of 32) from wire rvmyth.CPU_Xreg_value_a5[17].
Removed top 28 bits (of 32) from wire rvmyth.CPU_imem_rd_addr_a1.

7.10. Executing PEEPOPT pass (run peephole optimizers).

7.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clk_gate..
Finding unused cells or wires in module \rvmyth..
Finding unused cells or wires in module \vsdbabysoc..
Removed 1 unused cells and 12 unused wires.
<suppressed ~2 debug messages>

7.12. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module clk_gate:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module rvmyth:
  creating $macc model for $add$../output/compiled_tlv/rvmyth.v:161$343 ($add).
  creating $macc model for $add$../output/compiled_tlv/rvmyth.v:164$344 ($add).
  creating $macc model for $add$../output/compiled_tlv/rvmyth.v:176$353 ($add).
  creating $macc model for $add$../output/compiled_tlv/rvmyth.v:177$354 ($add).
  creating $macc model for $add$../output/compiled_tlv/rvmyth.v:196$374 ($add).
  creating $macc model for $add$../output/compiled_tlv/rvmyth.v:197$375 ($add).
  creating $macc model for $add$../output/compiled_tlv/rvmyth.v:60$268 ($add).
  creating $macc model for $sub$../output/compiled_tlv/rvmyth.v:184$361 ($sub).
  creating $alu model for $macc $sub$../output/compiled_tlv/rvmyth.v:184$361.
  creating $alu model for $macc $add$../output/compiled_tlv/rvmyth.v:60$268.
  creating $alu model for $macc $add$../output/compiled_tlv/rvmyth.v:197$375.
  creating $alu model for $macc $add$../output/compiled_tlv/rvmyth.v:196$374.
  creating $alu model for $macc $add$../output/compiled_tlv/rvmyth.v:177$354.
  creating $alu model for $macc $add$../output/compiled_tlv/rvmyth.v:176$353.
  creating $alu model for $macc $add$../output/compiled_tlv/rvmyth.v:164$344.
  creating $alu model for $macc $add$../output/compiled_tlv/rvmyth.v:161$343.
  creating $alu model for $ge$../output/compiled_tlv/rvmyth.v:212$419 ($ge): new $alu
  creating $alu model for $lt$../output/compiled_tlv/rvmyth.v:173$351 ($lt): merged with $ge$../output/compiled_tlv/rvmyth.v:212$419.
  creating $alu model for $lt$../output/compiled_tlv/rvmyth.v:174$352 ($lt): new $alu
  creating $alu model for $lt$../output/compiled_tlv/rvmyth.v:276$441 ($lt): new $alu
  creating $alu model for $eq$../output/compiled_tlv/rvmyth.v:209$414 ($eq): merged with $ge$../output/compiled_tlv/rvmyth.v:212$419.
  creating $alu model for $ne$../output/compiled_tlv/rvmyth.v:210$415 ($ne): merged with $ge$../output/compiled_tlv/rvmyth.v:212$419.
  creating $alu cell for $lt$../output/compiled_tlv/rvmyth.v:276$441: $auto$alumacc.cc:485:replace_alu$1468
  creating $alu cell for $add$../output/compiled_tlv/rvmyth.v:161$343: $auto$alumacc.cc:485:replace_alu$1473
  creating $alu cell for $add$../output/compiled_tlv/rvmyth.v:164$344: $auto$alumacc.cc:485:replace_alu$1476
  creating $alu cell for $lt$../output/compiled_tlv/rvmyth.v:174$352: $auto$alumacc.cc:485:replace_alu$1479
  creating $alu cell for $add$../output/compiled_tlv/rvmyth.v:176$353: $auto$alumacc.cc:485:replace_alu$1490
  creating $alu cell for $ge$../output/compiled_tlv/rvmyth.v:212$419, $lt$../output/compiled_tlv/rvmyth.v:173$351, $eq$../output/compiled_tlv/rvmyth.v:209$414, $ne$../output/compiled_tlv/rvmyth.v:210$415: $auto$alumacc.cc:485:replace_alu$1493
  creating $alu cell for $add$../output/compiled_tlv/rvmyth.v:177$354: $auto$alumacc.cc:485:replace_alu$1508
  creating $alu cell for $add$../output/compiled_tlv/rvmyth.v:196$374: $auto$alumacc.cc:485:replace_alu$1511
  creating $alu cell for $add$../output/compiled_tlv/rvmyth.v:197$375: $auto$alumacc.cc:485:replace_alu$1514
  creating $alu cell for $add$../output/compiled_tlv/rvmyth.v:60$268: $auto$alumacc.cc:485:replace_alu$1517
  creating $alu cell for $sub$../output/compiled_tlv/rvmyth.v:184$361: $auto$alumacc.cc:485:replace_alu$1520
  created 11 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module vsdbabysoc:
  created 0 $alu and 0 $macc cells.

7.13. Executing SHARE pass (SAT-based resource sharing).
Found 6 cells in module rvmyth that may be considered for resource sharing.
  Analyzing resource sharing options for $shr$../output/compiled_tlv/rvmyth.v:194$373 ($shr):
    Found 1 activation_patterns using ctrl signal { \CPU_is_xori_a3 \CPU_is_xor_a3 \CPU_is_sub_a3 \CPU_is_srli_a3 \CPU_is_srl_a3 \CPU_is_srai_a3 \CPU_is_sra_a3 \CPU_is_sltu_a3 \CPU_is_sltiu_a3 \CPU_is_slti_a3 \CPU_is_slt_a3 \CPU_is_slli_a3 \CPU_is_sll_a3 \CPU_is_ori_a3 \CPU_is_or_a3 \CPU_is_andi_a3 \CPU_is_and_a3 \CPU_is_addi_a3 \CPU_is_add_a3 }.
    Found 3 candidates: $shr$../output/compiled_tlv/rvmyth.v:193$372 $shr$../output/compiled_tlv/rvmyth.v:189$367 $shr$../output/compiled_tlv/rvmyth.v:188$366
    Analyzing resource sharing with $shr$../output/compiled_tlv/rvmyth.v:193$372 ($shr):
      Found 1 activation_patterns using ctrl signal { \CPU_is_xori_a3 \CPU_is_xor_a3 \CPU_is_sub_a3 \CPU_is_srli_a3 \CPU_is_srl_a3 \CPU_is_srai_a3 \CPU_is_sltu_a3 \CPU_is_sltiu_a3 \CPU_is_slti_a3 \CPU_is_slt_a3 \CPU_is_slli_a3 \CPU_is_sll_a3 \CPU_is_ori_a3 \CPU_is_or_a3 \CPU_is_andi_a3 \CPU_is_and_a3 \CPU_is_addi_a3 \CPU_is_add_a3 }.
      Activation pattern for cell $shr$../output/compiled_tlv/rvmyth.v:194$373: { \CPU_is_xori_a3 \CPU_is_xor_a3 \CPU_is_sub_a3 \CPU_is_srli_a3 \CPU_is_srl_a3 \CPU_is_srai_a3 \CPU_is_sra_a3 \CPU_is_sltu_a3 \CPU_is_sltiu_a3 \CPU_is_slti_a3 \CPU_is_slt_a3 \CPU_is_slli_a3 \CPU_is_sll_a3 \CPU_is_ori_a3 \CPU_is_or_a3 \CPU_is_andi_a3 \CPU_is_and_a3 \CPU_is_addi_a3 \CPU_is_add_a3 } = 19'0000001000000000000
      Activation pattern for cell $shr$../output/compiled_tlv/rvmyth.v:193$372: { \CPU_is_xori_a3 \CPU_is_xor_a3 \CPU_is_sub_a3 \CPU_is_srli_a3 \CPU_is_srl_a3 \CPU_is_srai_a3 \CPU_is_sltu_a3 \CPU_is_sltiu_a3 \CPU_is_slti_a3 \CPU_is_slt_a3 \CPU_is_slli_a3 \CPU_is_sll_a3 \CPU_is_ori_a3 \CPU_is_or_a3 \CPU_is_andi_a3 \CPU_is_and_a3 \CPU_is_addi_a3 \CPU_is_add_a3 } = 18'000010000000000000
      Size of SAT problem: 0 cells, 100 variables, 291 clauses
      According to the SAT solver this pair of cells can be shared.
      Activation signal for $shr$../output/compiled_tlv/rvmyth.v:193$372: $auto$share.cc:976:make_cell_activation_logic$1523
      New cell: $auto$share.cc:666:make_supercell$1530 ($shr)
  Analyzing resource sharing options for $auto$share.cc:666:make_supercell$1530 ($shr):
    Found 2 activation_patterns using ctrl signal { \CPU_is_xori_a3 \CPU_is_xor_a3 \CPU_is_sub_a3 \CPU_is_srli_a3 \CPU_is_srl_a3 \CPU_is_srai_a3 \CPU_is_sra_a3 \CPU_is_sltu_a3 \CPU_is_sltiu_a3 \CPU_is_slti_a3 \CPU_is_slt_a3 \CPU_is_slli_a3 \CPU_is_sll_a3 \CPU_is_ori_a3 \CPU_is_or_a3 \CPU_is_andi_a3 \CPU_is_and_a3 \CPU_is_addi_a3 \CPU_is_add_a3 }.
    Found 2 candidates: $shr$../output/compiled_tlv/rvmyth.v:189$367 $shr$../output/compiled_tlv/rvmyth.v:188$366
    Analyzing resource sharing with $shr$../output/compiled_tlv/rvmyth.v:189$367 ($shr):
      Found 1 activation_patterns using ctrl signal { \CPU_is_xori_a3 \CPU_is_xor_a3 \CPU_is_sub_a3 \CPU_is_srli_a3 \CPU_is_srai_a3 \CPU_is_sltiu_a3 \CPU_is_slti_a3 \CPU_is_slli_a3 \CPU_is_ori_a3 \CPU_is_or_a3 \CPU_is_andi_a3 \CPU_is_and_a3 \CPU_is_addi_a3 \CPU_is_add_a3 }.
      Activation pattern for cell $auto$share.cc:666:make_supercell$1530: { \CPU_is_xori_a3 \CPU_is_xor_a3 \CPU_is_sub_a3 \CPU_is_srli_a3 \CPU_is_srl_a3 \CPU_is_srai_a3 \CPU_is_sra_a3 \CPU_is_sltu_a3 \CPU_is_sltiu_a3 \CPU_is_slti_a3 \CPU_is_slt_a3 \CPU_is_slli_a3 \CPU_is_sll_a3 \CPU_is_ori_a3 \CPU_is_or_a3 \CPU_is_andi_a3 \CPU_is_and_a3 \CPU_is_addi_a3 \CPU_is_add_a3 } = 19'0000001000000000000
      Activation pattern for cell $auto$share.cc:666:make_supercell$1530: { \CPU_is_xori_a3 \CPU_is_xor_a3 \CPU_is_sub_a3 \CPU_is_srli_a3 \CPU_is_srl_a3 \CPU_is_srai_a3 \CPU_is_sltu_a3 \CPU_is_sltiu_a3 \CPU_is_slti_a3 \CPU_is_slt_a3 \CPU_is_slli_a3 \CPU_is_sll_a3 \CPU_is_ori_a3 \CPU_is_or_a3 \CPU_is_andi_a3 \CPU_is_and_a3 \CPU_is_addi_a3 \CPU_is_add_a3 } = 18'000010000000000000
      Activation pattern for cell $shr$../output/compiled_tlv/rvmyth.v:189$367: { \CPU_is_xori_a3 \CPU_is_xor_a3 \CPU_is_sub_a3 \CPU_is_srli_a3 \CPU_is_srai_a3 \CPU_is_sltiu_a3 \CPU_is_slti_a3 \CPU_is_slli_a3 \CPU_is_ori_a3 \CPU_is_or_a3 \CPU_is_andi_a3 \CPU_is_and_a3 \CPU_is_addi_a3 \CPU_is_add_a3 } = 14'00001000000000
      Size of SAT problem: 0 cells, 103 variables, 328 clauses
      According to the SAT solver this pair of cells can be shared.
      Activation signal for $shr$../output/compiled_tlv/rvmyth.v:189$367: $auto$share.cc:976:make_cell_activation_logic$1533
      New cell: $auto$share.cc:666:make_supercell$1540 ($shr)
  Analyzing resource sharing options for $auto$share.cc:666:make_supercell$1540 ($shr):
    Found 3 activation_patterns using ctrl signal { \CPU_is_xori_a3 \CPU_is_xor_a3 \CPU_is_sub_a3 \CPU_is_srli_a3 \CPU_is_srl_a3 \CPU_is_srai_a3 \CPU_is_sra_a3 \CPU_is_sltu_a3 \CPU_is_sltiu_a3 \CPU_is_slti_a3 \CPU_is_slt_a3 \CPU_is_slli_a3 \CPU_is_sll_a3 \CPU_is_ori_a3 \CPU_is_or_a3 \CPU_is_andi_a3 \CPU_is_and_a3 \CPU_is_addi_a3 \CPU_is_add_a3 }.
    Found 1 candidates: $shr$../output/compiled_tlv/rvmyth.v:188$366
    Analyzing resource sharing with $shr$../output/compiled_tlv/rvmyth.v:188$366 ($shr):
      Found 1 activation_patterns using ctrl signal { \CPU_is_xori_a3 \CPU_is_xor_a3 \CPU_is_sub_a3 \CPU_is_srli_a3 \CPU_is_sltiu_a3 \CPU_is_slti_a3 \CPU_is_slli_a3 \CPU_is_ori_a3 \CPU_is_or_a3 \CPU_is_andi_a3 \CPU_is_and_a3 \CPU_is_addi_a3 \CPU_is_add_a3 }.
      Activation pattern for cell $auto$share.cc:666:make_supercell$1540: { \CPU_is_xori_a3 \CPU_is_xor_a3 \CPU_is_sub_a3 \CPU_is_srli_a3 \CPU_is_srl_a3 \CPU_is_srai_a3 \CPU_is_sra_a3 \CPU_is_sltu_a3 \CPU_is_sltiu_a3 \CPU_is_slti_a3 \CPU_is_slt_a3 \CPU_is_slli_a3 \CPU_is_sll_a3 \CPU_is_ori_a3 \CPU_is_or_a3 \CPU_is_andi_a3 \CPU_is_and_a3 \CPU_is_addi_a3 \CPU_is_add_a3 } = 19'0000001000000000000
      Activation pattern for cell $auto$share.cc:666:make_supercell$1540: { \CPU_is_xori_a3 \CPU_is_xor_a3 \CPU_is_sub_a3 \CPU_is_srli_a3 \CPU_is_srl_a3 \CPU_is_srai_a3 \CPU_is_sltu_a3 \CPU_is_sltiu_a3 \CPU_is_slti_a3 \CPU_is_slt_a3 \CPU_is_slli_a3 \CPU_is_sll_a3 \CPU_is_ori_a3 \CPU_is_or_a3 \CPU_is_andi_a3 \CPU_is_and_a3 \CPU_is_addi_a3 \CPU_is_add_a3 } = 18'000010000000000000
      Activation pattern for cell $auto$share.cc:666:make_supercell$1540: { \CPU_is_xori_a3 \CPU_is_xor_a3 \CPU_is_sub_a3 \CPU_is_srli_a3 \CPU_is_srai_a3 \CPU_is_sltiu_a3 \CPU_is_slti_a3 \CPU_is_slli_a3 \CPU_is_ori_a3 \CPU_is_or_a3 \CPU_is_andi_a3 \CPU_is_and_a3 \CPU_is_addi_a3 \CPU_is_add_a3 } = 14'00001000000000
      Activation pattern for cell $shr$../output/compiled_tlv/rvmyth.v:188$366: { \CPU_is_xori_a3 \CPU_is_xor_a3 \CPU_is_sub_a3 \CPU_is_srli_a3 \CPU_is_sltiu_a3 \CPU_is_slti_a3 \CPU_is_slli_a3 \CPU_is_ori_a3 \CPU_is_or_a3 \CPU_is_andi_a3 \CPU_is_and_a3 \CPU_is_addi_a3 \CPU_is_add_a3 } = 13'0001000000000
      Size of SAT problem: 0 cells, 95 variables, 329 clauses
      According to the SAT solver this pair of cells can be shared.
      Activation signal for $shr$../output/compiled_tlv/rvmyth.v:188$366: $auto$share.cc:976:make_cell_activation_logic$1543
      New cell: $auto$share.cc:666:make_supercell$1550 ($shr)
  Analyzing resource sharing options for $auto$share.cc:666:make_supercell$1550 ($shr):
    Found 4 activation_patterns using ctrl signal { \CPU_is_xori_a3 \CPU_is_xor_a3 \CPU_is_sub_a3 \CPU_is_srli_a3 \CPU_is_srl_a3 \CPU_is_srai_a3 \CPU_is_sra_a3 \CPU_is_sltu_a3 \CPU_is_sltiu_a3 \CPU_is_slti_a3 \CPU_is_slt_a3 \CPU_is_slli_a3 \CPU_is_sll_a3 \CPU_is_ori_a3 \CPU_is_or_a3 \CPU_is_andi_a3 \CPU_is_and_a3 \CPU_is_addi_a3 \CPU_is_add_a3 }.
    No candidates found.
  Analyzing resource sharing options for $shl$../output/compiled_tlv/rvmyth.v:190$368 ($shl):
    Found 1 activation_patterns using ctrl signal { \CPU_is_xori_a3 \CPU_is_xor_a3 \CPU_is_sub_a3 \CPU_is_srli_a3 \CPU_is_srai_a3 \CPU_is_sltiu_a3 \CPU_is_slti_a3 \CPU_is_slli_a3 \CPU_is_sll_a3 \CPU_is_ori_a3 \CPU_is_or_a3 \CPU_is_andi_a3 \CPU_is_and_a3 \CPU_is_addi_a3 \CPU_is_add_a3 }.
    Found 1 candidates: $shl$../output/compiled_tlv/rvmyth.v:187$365
    Analyzing resource sharing with $shl$../output/compiled_tlv/rvmyth.v:187$365 ($shl):
      Found 1 activation_patterns using ctrl signal { \CPU_is_xori_a3 \CPU_is_xor_a3 \CPU_is_sub_a3 \CPU_is_sltiu_a3 \CPU_is_slti_a3 \CPU_is_slli_a3 \CPU_is_ori_a3 \CPU_is_or_a3 \CPU_is_andi_a3 \CPU_is_and_a3 \CPU_is_addi_a3 \CPU_is_add_a3 }.
      Activation pattern for cell $shl$../output/compiled_tlv/rvmyth.v:190$368: { \CPU_is_xori_a3 \CPU_is_xor_a3 \CPU_is_sub_a3 \CPU_is_srli_a3 \CPU_is_srai_a3 \CPU_is_sltiu_a3 \CPU_is_slti_a3 \CPU_is_slli_a3 \CPU_is_sll_a3 \CPU_is_ori_a3 \CPU_is_or_a3 \CPU_is_andi_a3 \CPU_is_and_a3 \CPU_is_addi_a3 \CPU_is_add_a3 } = 15'000000001000000
      Activation pattern for cell $shl$../output/compiled_tlv/rvmyth.v:187$365: { \CPU_is_xori_a3 \CPU_is_xor_a3 \CPU_is_sub_a3 \CPU_is_sltiu_a3 \CPU_is_slti_a3 \CPU_is_slli_a3 \CPU_is_ori_a3 \CPU_is_or_a3 \CPU_is_andi_a3 \CPU_is_and_a3 \CPU_is_addi_a3 \CPU_is_add_a3 } = 12'000001000000
      Size of SAT problem: 0 cells, 78 variables, 223 clauses
      According to the SAT solver this pair of cells can be shared.
      Activation signal for $shl$../output/compiled_tlv/rvmyth.v:187$365: $auto$share.cc:976:make_cell_activation_logic$1553
      New cell: $auto$share.cc:666:make_supercell$1560 ($shl)
  Analyzing resource sharing options for $auto$share.cc:666:make_supercell$1560 ($shl):
    Found 2 activation_patterns using ctrl signal { \CPU_is_xori_a3 \CPU_is_xor_a3 \CPU_is_sub_a3 \CPU_is_srli_a3 \CPU_is_srai_a3 \CPU_is_sltiu_a3 \CPU_is_slti_a3 \CPU_is_slli_a3 \CPU_is_sll_a3 \CPU_is_ori_a3 \CPU_is_or_a3 \CPU_is_andi_a3 \CPU_is_and_a3 \CPU_is_addi_a3 \CPU_is_add_a3 }.
    No candidates found.
Removing 8 cells in module rvmyth:
  Removing cell $shl$../output/compiled_tlv/rvmyth.v:187$365 ($shl).
  Removing cell $shl$../output/compiled_tlv/rvmyth.v:190$368 ($shl).
  Removing cell $shr$../output/compiled_tlv/rvmyth.v:188$366 ($shr).
  Removing cell $auto$share.cc:666:make_supercell$1540 ($shr).
  Removing cell $shr$../output/compiled_tlv/rvmyth.v:189$367 ($shr).
  Removing cell $auto$share.cc:666:make_supercell$1530 ($shr).
  Removing cell $shr$../output/compiled_tlv/rvmyth.v:193$372 ($shr).
  Removing cell $shr$../output/compiled_tlv/rvmyth.v:194$373 ($shr).

7.14. Executing OPT pass (performing simple optimizations).

7.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module clk_gate.
Optimizing module rvmyth.
<suppressed ~2 debug messages>
Optimizing module vsdbabysoc.

7.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clk_gate'.
Finding identical cells in module `\rvmyth'.
<suppressed ~12 debug messages>
Finding identical cells in module `\vsdbabysoc'.
Removed a total of 4 cells.

7.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \clk_gate..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \rvmyth..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vsdbabysoc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~13 debug messages>

7.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \clk_gate.
  Optimizing cells in module \rvmyth.
  Optimizing cells in module \vsdbabysoc.
Performed a total of 0 changes.

7.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clk_gate'.
Finding identical cells in module `\rvmyth'.
Finding identical cells in module `\vsdbabysoc'.
Removed a total of 0 cells.

7.14.6. Executing OPT_DFF pass (perform DFF optimizations).

7.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clk_gate..
Finding unused cells or wires in module \rvmyth..
Finding unused cells or wires in module \vsdbabysoc..
Removed 1 unused cells and 16 unused wires.
<suppressed ~6 debug messages>

7.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module clk_gate.
Optimizing module rvmyth.
Optimizing module vsdbabysoc.

7.14.9. Rerunning OPT passes. (Maybe there is more to do..)

7.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \clk_gate..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \rvmyth..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vsdbabysoc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~13 debug messages>

7.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \clk_gate.
  Optimizing cells in module \rvmyth.
  Optimizing cells in module \vsdbabysoc.
Performed a total of 0 changes.

7.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clk_gate'.
Finding identical cells in module `\rvmyth'.
Finding identical cells in module `\vsdbabysoc'.
Removed a total of 0 cells.

7.14.13. Executing OPT_DFF pass (perform DFF optimizations).

7.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clk_gate..
Finding unused cells or wires in module \rvmyth..
Finding unused cells or wires in module \vsdbabysoc..

7.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module clk_gate.
Optimizing module rvmyth.
Optimizing module vsdbabysoc.

7.14.16. Finished OPT passes. (There is nothing left to do.)

7.15. Executing MEMORY pass.

7.15.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

7.15.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

7.15.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clk_gate..
Finding unused cells or wires in module \rvmyth..
Finding unused cells or wires in module \vsdbabysoc..

7.15.4. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

7.15.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clk_gate..
Finding unused cells or wires in module \rvmyth..
Finding unused cells or wires in module \vsdbabysoc..

7.15.6. Executing MEMORY_COLLECT pass (generating $mem cells).

7.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clk_gate..
Finding unused cells or wires in module \rvmyth..
Finding unused cells or wires in module \vsdbabysoc..

7.17. Executing OPT pass (performing simple optimizations).

7.17.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module clk_gate.
Optimizing module rvmyth.
<suppressed ~22 debug messages>
Optimizing module vsdbabysoc.

7.17.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clk_gate'.
Finding identical cells in module `\rvmyth'.
Finding identical cells in module `\vsdbabysoc'.
Removed a total of 0 cells.

7.17.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$opt_dff.cc:702:run$1358 ($sdff) from module rvmyth (D = $ternary$../output/compiled_tlv/rvmyth.v:50$265_Y [1:0], Q = \CPU_pc_a1 [1:0]).

7.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clk_gate..
Finding unused cells or wires in module \rvmyth..
Finding unused cells or wires in module \vsdbabysoc..
Removed 3 unused cells and 3 unused wires.
<suppressed ~4 debug messages>

7.17.5. Rerunning OPT passes. (Removed registers in this run.)

7.17.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module clk_gate.
Optimizing module rvmyth.
<suppressed ~1 debug messages>
Optimizing module vsdbabysoc.

7.17.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clk_gate'.
Finding identical cells in module `\rvmyth'.
Finding identical cells in module `\vsdbabysoc'.
Removed a total of 0 cells.

7.17.8. Executing OPT_DFF pass (perform DFF optimizations).

7.17.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clk_gate..
Finding unused cells or wires in module \rvmyth..
Finding unused cells or wires in module \vsdbabysoc..

7.17.10. Finished fast OPT passes.

7.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

7.19. Executing OPT pass (performing simple optimizations).

7.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module clk_gate.
Optimizing module rvmyth.
Optimizing module vsdbabysoc.

7.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clk_gate'.
Finding identical cells in module `\rvmyth'.
Finding identical cells in module `\vsdbabysoc'.
Removed a total of 0 cells.

7.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \clk_gate..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \rvmyth..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vsdbabysoc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~13 debug messages>

7.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \clk_gate.
  Optimizing cells in module \rvmyth.
    Consolidated identical input bits for $mux cell $auto$share.cc:659:make_supercell$1527:
      Old ports: A={ \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 }, B={ 32'00000000000000000000000000000000 \CPU_src1_value_a3 }, Y=$auto$share.cc:656:make_supercell$1525
      New ports: A=\CPU_src1_value_a3 [31], B=1'0, Y=$auto$share.cc:656:make_supercell$1525 [32]
      New connections: { $auto$share.cc:656:make_supercell$1525 [63:33] $auto$share.cc:656:make_supercell$1525 [31:0] } = { $auto$share.cc:656:make_supercell$1525 [32] $auto$share.cc:656:make_supercell$1525 [32] $auto$share.cc:656:make_supercell$1525 [32] $auto$share.cc:656:make_supercell$1525 [32] $auto$share.cc:656:make_supercell$1525 [32] $auto$share.cc:656:make_supercell$1525 [32] $auto$share.cc:656:make_supercell$1525 [32] $auto$share.cc:656:make_supercell$1525 [32] $auto$share.cc:656:make_supercell$1525 [32] $auto$share.cc:656:make_supercell$1525 [32] $auto$share.cc:656:make_supercell$1525 [32] $auto$share.cc:656:make_supercell$1525 [32] $auto$share.cc:656:make_supercell$1525 [32] $auto$share.cc:656:make_supercell$1525 [32] $auto$share.cc:656:make_supercell$1525 [32] $auto$share.cc:656:make_supercell$1525 [32] $auto$share.cc:656:make_supercell$1525 [32] $auto$share.cc:656:make_supercell$1525 [32] $auto$share.cc:656:make_supercell$1525 [32] $auto$share.cc:656:make_supercell$1525 [32] $auto$share.cc:656:make_supercell$1525 [32] $auto$share.cc:656:make_supercell$1525 [32] $auto$share.cc:656:make_supercell$1525 [32] $auto$share.cc:656:make_supercell$1525 [32] $auto$share.cc:656:make_supercell$1525 [32] $auto$share.cc:656:make_supercell$1525 [32] $auto$share.cc:656:make_supercell$1525 [32] $auto$share.cc:656:make_supercell$1525 [32] $auto$share.cc:656:make_supercell$1525 [32] $auto$share.cc:656:make_supercell$1525 [32] $auto$share.cc:656:make_supercell$1525 [32] \CPU_src1_value_a3 }
    Consolidated identical input bits for $mux cell $auto$share.cc:660:make_supercell$1528:
      Old ports: A={ 1'0 \CPU_src2_value_a3 [4:0] }, B=\CPU_src2_value_a3 [5:0], Y=$auto$share.cc:657:make_supercell$1526
      New ports: A=1'0, B=\CPU_src2_value_a3 [5], Y=$auto$share.cc:657:make_supercell$1526 [5]
      New connections: $auto$share.cc:657:make_supercell$1526 [4:0] = \CPU_src2_value_a3 [4:0]
    Consolidated identical input bits for $pmux cell $procmux$1052:
      Old ports: A=1049747, B=320'00000010101100000000010100010011000000000000000000000101100100110000000000000000000010001001001100000000000101011000010110010011111111101010010110011100111000110000000010111000100010001011001101000000100101011000010110110011111111101001010110011100111000110100000010111000100010001011001111111110000000000000000011100011, Y=$0$mem2reg_rd$\CPU_Imem_instr_a1$../output/compiled_tlv/rvmyth.v:276$129_DATA[31:0]$957
      New ports: A=16'0000100000101001, B=160'0111100000110001000000000011100100000000010010010000101100111001111100111110111000111101010010111010101100111011111010111110111010111101010010111100000000001110, Y={ $0$mem2reg_rd$\CPU_Imem_instr_a1$../output/compiled_tlv/rvmyth.v:276$129_DATA[31:0]$957 [30] $0$mem2reg_rd$\CPU_Imem_instr_a1$../output/compiled_tlv/rvmyth.v:276$129_DATA[31:0]$957 [25] $0$mem2reg_rd$\CPU_Imem_instr_a1$../output/compiled_tlv/rvmyth.v:276$129_DATA[31:0]$957 [23] $0$mem2reg_rd$\CPU_Imem_instr_a1$../output/compiled_tlv/rvmyth.v:276$129_DATA[31:0]$957 [21:19] $0$mem2reg_rd$\CPU_Imem_instr_a1$../output/compiled_tlv/rvmyth.v:276$129_DATA[31:0]$957 [16:15] $0$mem2reg_rd$\CPU_Imem_instr_a1$../output/compiled_tlv/rvmyth.v:276$129_DATA[31:0]$957 [12:10] $0$mem2reg_rd$\CPU_Imem_instr_a1$../output/compiled_tlv/rvmyth.v:276$129_DATA[31:0]$957 [8:4] }
      New connections: { $0$mem2reg_rd$\CPU_Imem_instr_a1$../output/compiled_tlv/rvmyth.v:276$129_DATA[31:0]$957 [31] $0$mem2reg_rd$\CPU_Imem_instr_a1$../output/compiled_tlv/rvmyth.v:276$129_DATA[31:0]$957 [29:26] $0$mem2reg_rd$\CPU_Imem_instr_a1$../output/compiled_tlv/rvmyth.v:276$129_DATA[31:0]$957 [24] $0$mem2reg_rd$\CPU_Imem_instr_a1$../output/compiled_tlv/rvmyth.v:276$129_DATA[31:0]$957 [22] $0$mem2reg_rd$\CPU_Imem_instr_a1$../output/compiled_tlv/rvmyth.v:276$129_DATA[31:0]$957 [18:17] $0$mem2reg_rd$\CPU_Imem_instr_a1$../output/compiled_tlv/rvmyth.v:276$129_DATA[31:0]$957 [14:13] $0$mem2reg_rd$\CPU_Imem_instr_a1$../output/compiled_tlv/rvmyth.v:276$129_DATA[31:0]$957 [9] $0$mem2reg_rd$\CPU_Imem_instr_a1$../output/compiled_tlv/rvmyth.v:276$129_DATA[31:0]$957 [3:0] } = { $0$mem2reg_rd$\CPU_Imem_instr_a1$../output/compiled_tlv/rvmyth.v:276$129_DATA[31:0]$957 [6] $0$mem2reg_rd$\CPU_Imem_instr_a1$../output/compiled_tlv/rvmyth.v:276$129_DATA[31:0]$957 [6] $0$mem2reg_rd$\CPU_Imem_instr_a1$../output/compiled_tlv/rvmyth.v:276$129_DATA[31:0]$957 [6] $0$mem2reg_rd$\CPU_Imem_instr_a1$../output/compiled_tlv/rvmyth.v:276$129_DATA[31:0]$957 [6] $0$mem2reg_rd$\CPU_Imem_instr_a1$../output/compiled_tlv/rvmyth.v:276$129_DATA[31:0]$957 [6] 2'00 $0$mem2reg_rd$\CPU_Imem_instr_a1$../output/compiled_tlv/rvmyth.v:276$129_DATA[31:0]$957 [16] 8'00000011 }
    Consolidated identical input bits for $mux cell $ternary$../output/compiled_tlv/rvmyth.v:82$293:
      Old ports: A=0, B={ \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [19:12] \CPU_instr_a1 [20] \CPU_instr_a1 [30:21] 1'0 }, Y=$ternary$../output/compiled_tlv/rvmyth.v:82$293_Y
      New ports: A=20'00000000000000000000, B={ \CPU_instr_a1 [31] \CPU_instr_a1 [19:12] \CPU_instr_a1 [20] \CPU_instr_a1 [30:21] }, Y=$ternary$../output/compiled_tlv/rvmyth.v:82$293_Y [20:1]
      New connections: { $ternary$../output/compiled_tlv/rvmyth.v:82$293_Y [31:21] $ternary$../output/compiled_tlv/rvmyth.v:82$293_Y [0] } = { $ternary$../output/compiled_tlv/rvmyth.v:82$293_Y [20] $ternary$../output/compiled_tlv/rvmyth.v:82$293_Y [20] $ternary$../output/compiled_tlv/rvmyth.v:82$293_Y [20] $ternary$../output/compiled_tlv/rvmyth.v:82$293_Y [20] $ternary$../output/compiled_tlv/rvmyth.v:82$293_Y [20] $ternary$../output/compiled_tlv/rvmyth.v:82$293_Y [20] $ternary$../output/compiled_tlv/rvmyth.v:82$293_Y [20] $ternary$../output/compiled_tlv/rvmyth.v:82$293_Y [20] $ternary$../output/compiled_tlv/rvmyth.v:82$293_Y [20] $ternary$../output/compiled_tlv/rvmyth.v:82$293_Y [20] $ternary$../output/compiled_tlv/rvmyth.v:82$293_Y [20] 1'0 }
  Optimizing cells in module \rvmyth.
    Consolidated identical input bits for $mux cell $auto$share.cc:659:make_supercell$1537:
      Old ports: A=$auto$share.cc:656:make_supercell$1525, B={ \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 }, Y=$auto$share.cc:656:make_supercell$1535
      New ports: A=$auto$share.cc:656:make_supercell$1525 [32], B=\CPU_src1_value_a3 [31], Y=$auto$share.cc:656:make_supercell$1535 [32]
      New connections: { $auto$share.cc:656:make_supercell$1535 [63:33] $auto$share.cc:656:make_supercell$1535 [31:0] } = { $auto$share.cc:656:make_supercell$1535 [32] $auto$share.cc:656:make_supercell$1535 [32] $auto$share.cc:656:make_supercell$1535 [32] $auto$share.cc:656:make_supercell$1535 [32] $auto$share.cc:656:make_supercell$1535 [32] $auto$share.cc:656:make_supercell$1535 [32] $auto$share.cc:656:make_supercell$1535 [32] $auto$share.cc:656:make_supercell$1535 [32] $auto$share.cc:656:make_supercell$1535 [32] $auto$share.cc:656:make_supercell$1535 [32] $auto$share.cc:656:make_supercell$1535 [32] $auto$share.cc:656:make_supercell$1535 [32] $auto$share.cc:656:make_supercell$1535 [32] $auto$share.cc:656:make_supercell$1535 [32] $auto$share.cc:656:make_supercell$1535 [32] $auto$share.cc:656:make_supercell$1535 [32] $auto$share.cc:656:make_supercell$1535 [32] $auto$share.cc:656:make_supercell$1535 [32] $auto$share.cc:656:make_supercell$1535 [32] $auto$share.cc:656:make_supercell$1535 [32] $auto$share.cc:656:make_supercell$1535 [32] $auto$share.cc:656:make_supercell$1535 [32] $auto$share.cc:656:make_supercell$1535 [32] $auto$share.cc:656:make_supercell$1535 [32] $auto$share.cc:656:make_supercell$1535 [32] $auto$share.cc:656:make_supercell$1535 [32] $auto$share.cc:656:make_supercell$1535 [32] $auto$share.cc:656:make_supercell$1535 [32] $auto$share.cc:656:make_supercell$1535 [32] $auto$share.cc:656:make_supercell$1535 [32] $auto$share.cc:656:make_supercell$1535 [32] \CPU_src1_value_a3 }
    Consolidated identical input bits for $mux cell $ternary$../output/compiled_tlv/rvmyth.v:276$442:
      Old ports: A=$0$mem2reg_rd$\CPU_Imem_instr_a1$../output/compiled_tlv/rvmyth.v:276$129_DATA[31:0]$957, B=0, Y={ \CPU_instr_a1 [31:2] \CPU_imem_rd_data_a1 [1:0] }
      New ports: A={ $0$mem2reg_rd$\CPU_Imem_instr_a1$../output/compiled_tlv/rvmyth.v:276$129_DATA[31:0]$957 [30] $0$mem2reg_rd$\CPU_Imem_instr_a1$../output/compiled_tlv/rvmyth.v:276$129_DATA[31:0]$957 [25] $0$mem2reg_rd$\CPU_Imem_instr_a1$../output/compiled_tlv/rvmyth.v:276$129_DATA[31:0]$957 [23] $0$mem2reg_rd$\CPU_Imem_instr_a1$../output/compiled_tlv/rvmyth.v:276$129_DATA[31:0]$957 [21:19] $0$mem2reg_rd$\CPU_Imem_instr_a1$../output/compiled_tlv/rvmyth.v:276$129_DATA[31:0]$957 [16:15] $0$mem2reg_rd$\CPU_Imem_instr_a1$../output/compiled_tlv/rvmyth.v:276$129_DATA[31:0]$957 [12:10] $0$mem2reg_rd$\CPU_Imem_instr_a1$../output/compiled_tlv/rvmyth.v:276$129_DATA[31:0]$957 [8:4] 1'1 }, B=17'00000000000000000, Y={ \CPU_instr_a1 [30] \CPU_instr_a1 [25] \CPU_instr_a1 [23] \CPU_instr_a1 [21:19] \CPU_instr_a1 [16:15] \CPU_instr_a1 [12:10] \CPU_instr_a1 [8:4] \CPU_imem_rd_data_a1 [0] }
      New connections: { \CPU_instr_a1 [31] \CPU_instr_a1 [29:26] \CPU_instr_a1 [24] \CPU_instr_a1 [22] \CPU_instr_a1 [18:17] \CPU_instr_a1 [14:13] \CPU_instr_a1 [9] \CPU_instr_a1 [3:2] \CPU_imem_rd_data_a1 [1] } = { \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] 2'00 \CPU_instr_a1 [16] 6'000000 \CPU_imem_rd_data_a1 [0] }
    Consolidated identical input bits for $mux cell $ternary$../output/compiled_tlv/rvmyth.v:81$294:
      Old ports: A=$ternary$../output/compiled_tlv/rvmyth.v:82$293_Y, B={ \CPU_instr_a1 [31:12] 12'000000000000 }, Y=$ternary$../output/compiled_tlv/rvmyth.v:81$294_Y
      New ports: A={ $ternary$../output/compiled_tlv/rvmyth.v:82$293_Y [20] $ternary$../output/compiled_tlv/rvmyth.v:82$293_Y [20] $ternary$../output/compiled_tlv/rvmyth.v:82$293_Y [20] $ternary$../output/compiled_tlv/rvmyth.v:82$293_Y [20] $ternary$../output/compiled_tlv/rvmyth.v:82$293_Y [20] $ternary$../output/compiled_tlv/rvmyth.v:82$293_Y [20] $ternary$../output/compiled_tlv/rvmyth.v:82$293_Y [20] $ternary$../output/compiled_tlv/rvmyth.v:82$293_Y [20] $ternary$../output/compiled_tlv/rvmyth.v:82$293_Y [20] $ternary$../output/compiled_tlv/rvmyth.v:82$293_Y [20] $ternary$../output/compiled_tlv/rvmyth.v:82$293_Y [20] $ternary$../output/compiled_tlv/rvmyth.v:82$293_Y [20:1] }, B={ \CPU_instr_a1 [31:12] 11'00000000000 }, Y=$ternary$../output/compiled_tlv/rvmyth.v:81$294_Y [31:1]
      New connections: $ternary$../output/compiled_tlv/rvmyth.v:81$294_Y [0] = 1'0
  Optimizing cells in module \rvmyth.
    Consolidated identical input bits for $mux cell $auto$share.cc:659:make_supercell$1547:
      Old ports: A=$auto$share.cc:656:make_supercell$1535, B={ 32'00000000000000000000000000000000 \CPU_src1_value_a3 }, Y=$auto$share.cc:656:make_supercell$1545
      New ports: A=$auto$share.cc:656:make_supercell$1535 [32], B=1'0, Y=$auto$share.cc:656:make_supercell$1545 [32]
      New connections: { $auto$share.cc:656:make_supercell$1545 [63:33] $auto$share.cc:656:make_supercell$1545 [31:0] } = { $auto$share.cc:656:make_supercell$1545 [32] $auto$share.cc:656:make_supercell$1545 [32] $auto$share.cc:656:make_supercell$1545 [32] $auto$share.cc:656:make_supercell$1545 [32] $auto$share.cc:656:make_supercell$1545 [32] $auto$share.cc:656:make_supercell$1545 [32] $auto$share.cc:656:make_supercell$1545 [32] $auto$share.cc:656:make_supercell$1545 [32] $auto$share.cc:656:make_supercell$1545 [32] $auto$share.cc:656:make_supercell$1545 [32] $auto$share.cc:656:make_supercell$1545 [32] $auto$share.cc:656:make_supercell$1545 [32] $auto$share.cc:656:make_supercell$1545 [32] $auto$share.cc:656:make_supercell$1545 [32] $auto$share.cc:656:make_supercell$1545 [32] $auto$share.cc:656:make_supercell$1545 [32] $auto$share.cc:656:make_supercell$1545 [32] $auto$share.cc:656:make_supercell$1545 [32] $auto$share.cc:656:make_supercell$1545 [32] $auto$share.cc:656:make_supercell$1545 [32] $auto$share.cc:656:make_supercell$1545 [32] $auto$share.cc:656:make_supercell$1545 [32] $auto$share.cc:656:make_supercell$1545 [32] $auto$share.cc:656:make_supercell$1545 [32] $auto$share.cc:656:make_supercell$1545 [32] $auto$share.cc:656:make_supercell$1545 [32] $auto$share.cc:656:make_supercell$1545 [32] $auto$share.cc:656:make_supercell$1545 [32] $auto$share.cc:656:make_supercell$1545 [32] $auto$share.cc:656:make_supercell$1545 [32] $auto$share.cc:656:make_supercell$1545 [32] \CPU_src1_value_a3 }
    Consolidated identical input bits for $mux cell $ternary$../output/compiled_tlv/rvmyth.v:80$295:
      Old ports: A=$ternary$../output/compiled_tlv/rvmyth.v:81$294_Y, B={ \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [7] \CPU_instr_a1 [30:25] \CPU_instr_a1 [11:8] 1'0 }, Y=$ternary$../output/compiled_tlv/rvmyth.v:80$295_Y
      New ports: A=$ternary$../output/compiled_tlv/rvmyth.v:81$294_Y [31:1], B={ \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [7] \CPU_instr_a1 [30] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [25] \CPU_instr_a1 [11:10] 1'0 \CPU_instr_a1 [8] }, Y=$ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [31:1]
      New connections: $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $ternary$../output/compiled_tlv/rvmyth.v:81$294:
      Old ports: A={ $ternary$../output/compiled_tlv/rvmyth.v:82$293_Y [20] $ternary$../output/compiled_tlv/rvmyth.v:82$293_Y [20] $ternary$../output/compiled_tlv/rvmyth.v:82$293_Y [20] $ternary$../output/compiled_tlv/rvmyth.v:82$293_Y [20] $ternary$../output/compiled_tlv/rvmyth.v:82$293_Y [20] $ternary$../output/compiled_tlv/rvmyth.v:82$293_Y [20] $ternary$../output/compiled_tlv/rvmyth.v:82$293_Y [20] $ternary$../output/compiled_tlv/rvmyth.v:82$293_Y [20] $ternary$../output/compiled_tlv/rvmyth.v:82$293_Y [20] $ternary$../output/compiled_tlv/rvmyth.v:82$293_Y [20] $ternary$../output/compiled_tlv/rvmyth.v:82$293_Y [20] $ternary$../output/compiled_tlv/rvmyth.v:82$293_Y [20:1] }, B={ \CPU_instr_a1 [31:12] 11'00000000000 }, Y=$ternary$../output/compiled_tlv/rvmyth.v:81$294_Y [31:1]
      New ports: A={ $ternary$../output/compiled_tlv/rvmyth.v:82$293_Y [20] $ternary$../output/compiled_tlv/rvmyth.v:82$293_Y [20] $ternary$../output/compiled_tlv/rvmyth.v:82$293_Y [20] $ternary$../output/compiled_tlv/rvmyth.v:82$293_Y [20] $ternary$../output/compiled_tlv/rvmyth.v:82$293_Y [20] $ternary$../output/compiled_tlv/rvmyth.v:82$293_Y [20] $ternary$../output/compiled_tlv/rvmyth.v:82$293_Y [20:1] }, B={ \CPU_instr_a1 [30] \CPU_instr_a1 [6] \CPU_instr_a1 [25] \CPU_instr_a1 [23] 1'0 \CPU_instr_a1 [21:19] \CPU_instr_a1 [16] 1'0 \CPU_instr_a1 [16:15] 2'00 \CPU_instr_a1 [12] 11'00000000000 }, Y={ $ternary$../output/compiled_tlv/rvmyth.v:81$294_Y [30] $ternary$../output/compiled_tlv/rvmyth.v:81$294_Y [26:25] $ternary$../output/compiled_tlv/rvmyth.v:81$294_Y [23:1] }
      New connections: { $ternary$../output/compiled_tlv/rvmyth.v:81$294_Y [31] $ternary$../output/compiled_tlv/rvmyth.v:81$294_Y [29:27] $ternary$../output/compiled_tlv/rvmyth.v:81$294_Y [24] } = { $ternary$../output/compiled_tlv/rvmyth.v:81$294_Y [26] $ternary$../output/compiled_tlv/rvmyth.v:81$294_Y [26] $ternary$../output/compiled_tlv/rvmyth.v:81$294_Y [26] $ternary$../output/compiled_tlv/rvmyth.v:81$294_Y [26] $ternary$../output/compiled_tlv/rvmyth.v:81$294_Y [22] }
    Consolidated identical input bits for $mux cell $ternary$../output/compiled_tlv/rvmyth.v:82$293:
      Old ports: A=20'00000000000000000000, B={ \CPU_instr_a1 [31] \CPU_instr_a1 [19:12] \CPU_instr_a1 [20] \CPU_instr_a1 [30:21] }, Y=$ternary$../output/compiled_tlv/rvmyth.v:82$293_Y [20:1]
      New ports: A=10'0000000000, B={ \CPU_instr_a1 [19] \CPU_instr_a1 [16:15] \CPU_instr_a1 [12] \CPU_instr_a1 [20] \CPU_instr_a1 [30] \CPU_instr_a1 [6] \CPU_instr_a1 [25] \CPU_instr_a1 [23] \CPU_instr_a1 [21] }, Y={ $ternary$../output/compiled_tlv/rvmyth.v:82$293_Y [19] $ternary$../output/compiled_tlv/rvmyth.v:82$293_Y [16:15] $ternary$../output/compiled_tlv/rvmyth.v:82$293_Y [12:10] $ternary$../output/compiled_tlv/rvmyth.v:82$293_Y [6:5] $ternary$../output/compiled_tlv/rvmyth.v:82$293_Y [3] $ternary$../output/compiled_tlv/rvmyth.v:82$293_Y [1] }
      New connections: { $ternary$../output/compiled_tlv/rvmyth.v:82$293_Y [20] $ternary$../output/compiled_tlv/rvmyth.v:82$293_Y [18:17] $ternary$../output/compiled_tlv/rvmyth.v:82$293_Y [14:13] $ternary$../output/compiled_tlv/rvmyth.v:82$293_Y [9:7] $ternary$../output/compiled_tlv/rvmyth.v:82$293_Y [4] $ternary$../output/compiled_tlv/rvmyth.v:82$293_Y [2] } = { $ternary$../output/compiled_tlv/rvmyth.v:82$293_Y [6] $ternary$../output/compiled_tlv/rvmyth.v:82$293_Y [16] 3'000 $ternary$../output/compiled_tlv/rvmyth.v:82$293_Y [6] $ternary$../output/compiled_tlv/rvmyth.v:82$293_Y [6] $ternary$../output/compiled_tlv/rvmyth.v:82$293_Y [6] 2'00 }
  Optimizing cells in module \rvmyth.
    Consolidated identical input bits for $mux cell $ternary$../output/compiled_tlv/rvmyth.v:80$295:
      Old ports: A=$ternary$../output/compiled_tlv/rvmyth.v:81$294_Y [31:1], B={ \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [7] \CPU_instr_a1 [30] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [25] \CPU_instr_a1 [11:10] 1'0 \CPU_instr_a1 [8] }, Y=$ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [31:1]
      New ports: A={ $ternary$../output/compiled_tlv/rvmyth.v:81$294_Y [30] $ternary$../output/compiled_tlv/rvmyth.v:81$294_Y [26:25] $ternary$../output/compiled_tlv/rvmyth.v:81$294_Y [23:1] }, B={ \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [7] \CPU_instr_a1 [30] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [25] \CPU_instr_a1 [11:10] 1'0 \CPU_instr_a1 [8] }, Y={ $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [30] $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [26:25] $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [23:1] }
      New connections: { $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [31] $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [29:27] $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [24] } = { $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [26] $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [26] $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [26] $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [26] $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [22] }
    Consolidated identical input bits for $mux cell $ternary$../output/compiled_tlv/rvmyth.v:81$294:
      Old ports: A={ $ternary$../output/compiled_tlv/rvmyth.v:82$293_Y [20] $ternary$../output/compiled_tlv/rvmyth.v:82$293_Y [20] $ternary$../output/compiled_tlv/rvmyth.v:82$293_Y [20] $ternary$../output/compiled_tlv/rvmyth.v:82$293_Y [20] $ternary$../output/compiled_tlv/rvmyth.v:82$293_Y [20] $ternary$../output/compiled_tlv/rvmyth.v:82$293_Y [20] $ternary$../output/compiled_tlv/rvmyth.v:82$293_Y [20:1] }, B={ \CPU_instr_a1 [30] \CPU_instr_a1 [6] \CPU_instr_a1 [25] \CPU_instr_a1 [23] 1'0 \CPU_instr_a1 [21:19] \CPU_instr_a1 [16] 1'0 \CPU_instr_a1 [16:15] 2'00 \CPU_instr_a1 [12] 11'00000000000 }, Y={ $ternary$../output/compiled_tlv/rvmyth.v:81$294_Y [30] $ternary$../output/compiled_tlv/rvmyth.v:81$294_Y [26:25] $ternary$../output/compiled_tlv/rvmyth.v:81$294_Y [23:1] }
      New ports: A={ $ternary$../output/compiled_tlv/rvmyth.v:82$293_Y [6] $ternary$../output/compiled_tlv/rvmyth.v:82$293_Y [6] $ternary$../output/compiled_tlv/rvmyth.v:82$293_Y [6] $ternary$../output/compiled_tlv/rvmyth.v:82$293_Y [6] $ternary$../output/compiled_tlv/rvmyth.v:82$293_Y [6] $ternary$../output/compiled_tlv/rvmyth.v:82$293_Y [6] $ternary$../output/compiled_tlv/rvmyth.v:82$293_Y [19] $ternary$../output/compiled_tlv/rvmyth.v:82$293_Y [16:15] $ternary$../output/compiled_tlv/rvmyth.v:82$293_Y [12:10] $ternary$../output/compiled_tlv/rvmyth.v:82$293_Y [6:5] $ternary$../output/compiled_tlv/rvmyth.v:82$293_Y [3] $ternary$../output/compiled_tlv/rvmyth.v:82$293_Y [1] }, B={ \CPU_instr_a1 [30] \CPU_instr_a1 [6] \CPU_instr_a1 [25] \CPU_instr_a1 [23] \CPU_instr_a1 [21:19] \CPU_instr_a1 [16:15] \CPU_instr_a1 [12] 6'000000 }, Y={ $ternary$../output/compiled_tlv/rvmyth.v:81$294_Y [30] $ternary$../output/compiled_tlv/rvmyth.v:81$294_Y [26:25] $ternary$../output/compiled_tlv/rvmyth.v:81$294_Y [23] $ternary$../output/compiled_tlv/rvmyth.v:81$294_Y [21:19] $ternary$../output/compiled_tlv/rvmyth.v:81$294_Y [16:15] $ternary$../output/compiled_tlv/rvmyth.v:81$294_Y [12:10] $ternary$../output/compiled_tlv/rvmyth.v:81$294_Y [6:5] $ternary$../output/compiled_tlv/rvmyth.v:81$294_Y [3] $ternary$../output/compiled_tlv/rvmyth.v:81$294_Y [1] }
      New connections: { $ternary$../output/compiled_tlv/rvmyth.v:81$294_Y [22] $ternary$../output/compiled_tlv/rvmyth.v:81$294_Y [18:17] $ternary$../output/compiled_tlv/rvmyth.v:81$294_Y [14:13] $ternary$../output/compiled_tlv/rvmyth.v:81$294_Y [9:7] $ternary$../output/compiled_tlv/rvmyth.v:81$294_Y [4] $ternary$../output/compiled_tlv/rvmyth.v:81$294_Y [2] } = { $ternary$../output/compiled_tlv/rvmyth.v:81$294_Y [6] $ternary$../output/compiled_tlv/rvmyth.v:81$294_Y [16] 3'000 $ternary$../output/compiled_tlv/rvmyth.v:81$294_Y [6] $ternary$../output/compiled_tlv/rvmyth.v:81$294_Y [6] $ternary$../output/compiled_tlv/rvmyth.v:81$294_Y [6] 2'00 }
  Optimizing cells in module \rvmyth.
    Consolidated identical input bits for $mux cell $ternary$../output/compiled_tlv/rvmyth.v:79$296:
      Old ports: A=$ternary$../output/compiled_tlv/rvmyth.v:80$295_Y, B={ \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [30] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [25] \CPU_instr_a1 [11:10] 1'0 \CPU_instr_a1 [8:7] }, Y=$ternary$../output/compiled_tlv/rvmyth.v:79$296_Y
      New ports: A={ $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [30] $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [26:25] $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [23:1] 1'0 }, B={ \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [30] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [25] \CPU_instr_a1 [11:10] 1'0 \CPU_instr_a1 [8:7] }, Y={ $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [30] $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [26:25] $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [23:0] }
      New connections: { $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [31] $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [29:27] $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [24] } = { $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [26] $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [26] $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [26] $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [26] $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [22] }
    Consolidated identical input bits for $mux cell $ternary$../output/compiled_tlv/rvmyth.v:80$295:
      Old ports: A={ $ternary$../output/compiled_tlv/rvmyth.v:81$294_Y [30] $ternary$../output/compiled_tlv/rvmyth.v:81$294_Y [26:25] $ternary$../output/compiled_tlv/rvmyth.v:81$294_Y [23:1] }, B={ \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [7] \CPU_instr_a1 [30] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [25] \CPU_instr_a1 [11:10] 1'0 \CPU_instr_a1 [8] }, Y={ $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [30] $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [26:25] $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [23:1] }
      New ports: A={ $ternary$../output/compiled_tlv/rvmyth.v:81$294_Y [30] $ternary$../output/compiled_tlv/rvmyth.v:81$294_Y [26:25] $ternary$../output/compiled_tlv/rvmyth.v:81$294_Y [23] $ternary$../output/compiled_tlv/rvmyth.v:81$294_Y [21:19] $ternary$../output/compiled_tlv/rvmyth.v:81$294_Y [16:15] 1'0 $ternary$../output/compiled_tlv/rvmyth.v:81$294_Y [12:10] $ternary$../output/compiled_tlv/rvmyth.v:81$294_Y [6:5] 1'0 $ternary$../output/compiled_tlv/rvmyth.v:81$294_Y [3] $ternary$../output/compiled_tlv/rvmyth.v:81$294_Y [1] }, B={ \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [7] \CPU_instr_a1 [30] \CPU_instr_a1 [6] \CPU_instr_a1 [25] \CPU_instr_a1 [11:10] \CPU_instr_a1 [8] }, Y={ $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [30] $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [26:25] $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [23] $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [21:19] $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [16:15] $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [13:10] $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [6:3] $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [1] }
      New connections: { $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [22] $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [18:17] $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [14] $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [9:7] $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [2] } = { $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [6] $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [16] $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [13] $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [13] $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [6] $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [6] $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [6] 1'0 }
  Optimizing cells in module \rvmyth.
    Consolidated identical input bits for $mux cell $ternary$../output/compiled_tlv/rvmyth.v:78$297:
      Old ports: A=$ternary$../output/compiled_tlv/rvmyth.v:79$296_Y, B={ \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [30] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [25] 1'0 \CPU_instr_a1 [23] 1'0 \CPU_instr_a1 [21:20] }, Y=\CPU_imm_a1
      New ports: A={ $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [30] $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [26:25] $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [23:0] }, B={ \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [30] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [25] 1'0 \CPU_instr_a1 [23] 1'0 \CPU_instr_a1 [21:20] }, Y={ \CPU_imm_a1 [30] \CPU_imm_a1 [26:25] \CPU_imm_a1 [23:0] }
      New connections: { \CPU_imm_a1 [31] \CPU_imm_a1 [29:27] \CPU_imm_a1 [24] } = { \CPU_imm_a1 [26] \CPU_imm_a1 [26] \CPU_imm_a1 [26] \CPU_imm_a1 [26] \CPU_imm_a1 [22] }
    Consolidated identical input bits for $mux cell $ternary$../output/compiled_tlv/rvmyth.v:79$296:
      Old ports: A={ $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [30] $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [26:25] $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [23:1] 1'0 }, B={ \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [30] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [25] \CPU_instr_a1 [11:10] 1'0 \CPU_instr_a1 [8:7] }, Y={ $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [30] $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [26:25] $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [23:0] }
      New ports: A={ $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [30] $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [26:25] $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [23] $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [21:19] $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [16:15] $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [13:10] $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [6:3] $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [1] 1'0 }, B={ \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [30] \CPU_instr_a1 [6] \CPU_instr_a1 [25] \CPU_instr_a1 [11:10] \CPU_instr_a1 [8:7] }, Y={ $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [30] $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [26:25] $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [23] $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [21:19] $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [16:15] $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [13:10] $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [6:3] $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [1:0] }
      New connections: { $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [22] $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [18:17] $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [14] $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [9:7] $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [2] } = { $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [6] $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [16] $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [13] $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [13] $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [6] $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [6] $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [6] 1'0 }
  Optimizing cells in module \rvmyth.
    Consolidated identical input bits for $mux cell $ternary$../output/compiled_tlv/rvmyth.v:78$297:
      Old ports: A={ $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [30] $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [26:25] $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [23:0] }, B={ \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [30] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [25] 1'0 \CPU_instr_a1 [23] 1'0 \CPU_instr_a1 [21:20] }, Y={ \CPU_imm_a1 [30] \CPU_imm_a1 [26:25] \CPU_imm_a1 [23:0] }
      New ports: A={ $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [30] $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [26:25] $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [23] $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [21:19] $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [16:15] $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [13:10] $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [6:3] $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [1:0] }, B={ \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [30] \CPU_instr_a1 [6] \CPU_instr_a1 [25] 1'0 \CPU_instr_a1 [23] \CPU_instr_a1 [21:20] }, Y={ \CPU_imm_a1 [30] \CPU_imm_a1 [26:25] \CPU_imm_a1 [23] \CPU_imm_a1 [21:19] \CPU_imm_a1 [16:15] \CPU_imm_a1 [13:10] \CPU_imm_a1 [6:3] \CPU_imm_a1 [1:0] }
      New connections: { \CPU_imm_a1 [22] \CPU_imm_a1 [18:17] \CPU_imm_a1 [14] \CPU_imm_a1 [9:7] \CPU_imm_a1 [2] } = { \CPU_imm_a1 [6] \CPU_imm_a1 [16] \CPU_imm_a1 [13] \CPU_imm_a1 [13] \CPU_imm_a1 [6] \CPU_imm_a1 [6] \CPU_imm_a1 [6] 1'0 }
  Optimizing cells in module \rvmyth.
  Optimizing cells in module \vsdbabysoc.
Performed a total of 18 changes.

7.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clk_gate'.
Finding identical cells in module `\rvmyth'.
Finding identical cells in module `\vsdbabysoc'.
Removed a total of 0 cells.

7.19.6. Executing OPT_SHARE pass.

7.19.7. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$1349 ($dff) from module rvmyth (D = $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [4], Q = \CPU_imm_a2 [4], rval = 1'0).

7.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clk_gate..
Finding unused cells or wires in module \rvmyth..
Finding unused cells or wires in module \vsdbabysoc..

7.19.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module clk_gate.
Optimizing module rvmyth.
<suppressed ~52 debug messages>
Optimizing module vsdbabysoc.

7.19.10. Rerunning OPT passes. (Maybe there is more to do..)

7.19.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \clk_gate..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \rvmyth..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vsdbabysoc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~14 debug messages>

7.19.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \clk_gate.
  Optimizing cells in module \rvmyth.
    Consolidated identical input bits for $mux cell $ternary$../output/compiled_tlv/rvmyth.v:80$295:
      Old ports: A={ $ternary$../output/compiled_tlv/rvmyth.v:81$294_Y [30] $ternary$../output/compiled_tlv/rvmyth.v:81$294_Y [31] $ternary$../output/compiled_tlv/rvmyth.v:81$294_Y [25] $ternary$../output/compiled_tlv/rvmyth.v:81$294_Y [23] $ternary$../output/compiled_tlv/rvmyth.v:81$294_Y [21:18] $ternary$../output/compiled_tlv/rvmyth.v:81$294_Y [15] 1'0 $ternary$../output/compiled_tlv/rvmyth.v:81$294_Y [12:10] $ternary$../output/compiled_tlv/rvmyth.v:81$294_Y [24] $ternary$../output/compiled_tlv/rvmyth.v:81$294_Y [5] 1'0 $ternary$../output/compiled_tlv/rvmyth.v:81$294_Y [3] $ternary$../output/compiled_tlv/rvmyth.v:81$294_Y [1] }, B={ \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [7] \CPU_instr_a1 [30] \CPU_instr_a1 [6] \CPU_instr_a1 [25] \CPU_instr_a1 [11:10] \CPU_instr_a1 [8] }, Y={ $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [30] $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [31] $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [25] $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [23] $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [21:18] $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [15] $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [17] $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [12:10] $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [24] $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [5:3] $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [1] }
      New ports: A=7'0000000, B={ \CPU_instr_a1 [7] \CPU_instr_a1 [30] \CPU_instr_a1 [6] \CPU_instr_a1 [25] \CPU_instr_a1 [11:10] \CPU_instr_a1 [8] }, Y={ $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [11:10] $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [24] $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [5:3] $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [1] }
      New connections: { $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [30] $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [31] $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [25] $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [23] $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [21:18] $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [15] $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [17] $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [12] } = { $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [24] $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [24] $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [24] $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [24] $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [24] $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [24] $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [24] $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [24] $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [24] $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [24] $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [24] }
  Optimizing cells in module \rvmyth.
    Consolidated identical input bits for $mux cell $ternary$../output/compiled_tlv/rvmyth.v:79$296:
      Old ports: A={ $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [30] $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [31] $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [25] $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [23] $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [21:18] $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [15] $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [17] $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [12:10] $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [24] $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [5:3] $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [1] 1'0 }, B={ \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [30] \CPU_instr_a1 [6] \CPU_instr_a1 [25] \CPU_instr_a1 [11:10] \CPU_instr_a1 [8:7] }, Y={ $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [30] $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [31] $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [25] $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [23] $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [21:18] $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [15] $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [17] $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [12:10] $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [24] $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [5:3] $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [1:0] }
      New ports: A={ $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [11:10] $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [24] $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [5:3] $ternary$../output/compiled_tlv/rvmyth.v:80$295_Y [1] 1'0 }, B={ \CPU_instr_a1 [6] \CPU_instr_a1 [30] \CPU_instr_a1 [6] \CPU_instr_a1 [25] \CPU_instr_a1 [11:10] \CPU_instr_a1 [8:7] }, Y={ $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [11:10] $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [24] $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [5:3] $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [1:0] }
      New connections: { $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [30] $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [31] $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [25] $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [23] $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [21:18] $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [15] $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [17] $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [12] } = { $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [24] $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [24] $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [24] $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [24] $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [24] $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [24] $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [24] $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [24] $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [24] $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [24] $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [24] }
  Optimizing cells in module \rvmyth.
    Consolidated identical input bits for $mux cell $ternary$../output/compiled_tlv/rvmyth.v:78$297:
      Old ports: A={ $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [30] $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [31] $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [25] $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [23] $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [21:18] $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [15] $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [17] $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [12:10] $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [24] $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [5:3] $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [1:0] }, B={ \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [6] \CPU_instr_a1 [30] \CPU_instr_a1 [6] \CPU_instr_a1 [25] 1'0 \CPU_instr_a1 [23] \CPU_instr_a1 [21:20] }, Y={ \CPU_imm_a1 [30] \CPU_imm_a1 [31] \CPU_imm_a1 [25] \CPU_imm_a1 [23] \CPU_imm_a1 [21:18] \CPU_imm_a1 [15] \CPU_imm_a1 [17] \CPU_imm_a1 [12:10] \CPU_imm_a1 [24] \CPU_imm_a1 [5:3] \CPU_imm_a1 [1:0] }
      New ports: A={ $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [11:10] $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [24] $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [5:3] $ternary$../output/compiled_tlv/rvmyth.v:79$296_Y [1:0] }, B={ \CPU_instr_a1 [6] \CPU_instr_a1 [30] \CPU_instr_a1 [6] \CPU_instr_a1 [25] 1'0 \CPU_instr_a1 [23] \CPU_instr_a1 [21:20] }, Y={ \CPU_imm_a1 [11:10] \CPU_imm_a1 [24] \CPU_imm_a1 [5:3] \CPU_imm_a1 [1:0] }
      New connections: { \CPU_imm_a1 [30] \CPU_imm_a1 [31] \CPU_imm_a1 [25] \CPU_imm_a1 [23] \CPU_imm_a1 [21:18] \CPU_imm_a1 [15] \CPU_imm_a1 [17] \CPU_imm_a1 [12] } = { \CPU_imm_a1 [24] \CPU_imm_a1 [24] \CPU_imm_a1 [24] \CPU_imm_a1 [24] \CPU_imm_a1 [24] \CPU_imm_a1 [24] \CPU_imm_a1 [24] \CPU_imm_a1 [24] \CPU_imm_a1 [24] \CPU_imm_a1 [24] \CPU_imm_a1 [24] }
  Optimizing cells in module \rvmyth.
  Optimizing cells in module \vsdbabysoc.
Performed a total of 3 changes.

7.19.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clk_gate'.
Finding identical cells in module `\rvmyth'.
<suppressed ~135 debug messages>
Finding identical cells in module `\vsdbabysoc'.
Removed a total of 45 cells.

7.19.14. Executing OPT_SHARE pass.

7.19.15. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 2 on $procdff$1349 ($dff) from module rvmyth.
Setting constant 0-bit at position 2 on $procdff$1252 ($dff) from module rvmyth.
Setting constant 0-bit at position 2 on $procdff$1240 ($dff) from module rvmyth.
Adding SRST signal on $procdff$1240 ($dff) from module rvmyth (D = { $0$mem2reg_rd$\CPU_Imem_instr_a1$../output/compiled_tlv/rvmyth.v:276$129_DATA[31:0]$957 [19] $0$mem2reg_rd$\CPU_Imem_instr_a1$../output/compiled_tlv/rvmyth.v:276$129_DATA[31:0]$957 [15] }, Q = { \CPU_rs1_a2 [4] \CPU_rs1_a2 [0] }, rval = 2'00).
Setting constant 0-bit at position 2 on $procdff$1238 ($dff) from module rvmyth.
Setting constant 0-bit at position 4 on $procdff$1238 ($dff) from module rvmyth.

7.19.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clk_gate..
Finding unused cells or wires in module \rvmyth..
Finding unused cells or wires in module \vsdbabysoc..
Removed 0 unused cells and 18 unused wires.
<suppressed ~1 debug messages>

7.19.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module clk_gate.
Optimizing module rvmyth.
<suppressed ~50 debug messages>
Optimizing module vsdbabysoc.

7.19.18. Rerunning OPT passes. (Maybe there is more to do..)

7.19.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \clk_gate..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \rvmyth..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/32 on $pmux $procmux$1018.
    dead port 2/32 on $pmux $procmux$1018.
    dead port 3/32 on $pmux $procmux$1018.
    dead port 4/32 on $pmux $procmux$1018.
    dead port 9/32 on $pmux $procmux$1018.
    dead port 10/32 on $pmux $procmux$1018.
    dead port 11/32 on $pmux $procmux$1018.
    dead port 12/32 on $pmux $procmux$1018.
    dead port 17/32 on $pmux $procmux$1018.
    dead port 18/32 on $pmux $procmux$1018.
    dead port 19/32 on $pmux $procmux$1018.
    dead port 20/32 on $pmux $procmux$1018.
    dead port 25/32 on $pmux $procmux$1018.
    dead port 26/32 on $pmux $procmux$1018.
    dead port 27/32 on $pmux $procmux$1018.
    dead port 28/32 on $pmux $procmux$1018.
    dead port 1/32 on $pmux $procmux$985.
    dead port 2/32 on $pmux $procmux$985.
    dead port 3/32 on $pmux $procmux$985.
    dead port 4/32 on $pmux $procmux$985.
    dead port 5/32 on $pmux $procmux$985.
    dead port 6/32 on $pmux $procmux$985.
    dead port 7/32 on $pmux $procmux$985.
    dead port 8/32 on $pmux $procmux$985.
    dead port 9/32 on $pmux $procmux$985.
    dead port 10/32 on $pmux $procmux$985.
    dead port 11/32 on $pmux $procmux$985.
    dead port 12/32 on $pmux $procmux$985.
    dead port 13/32 on $pmux $procmux$985.
    dead port 14/32 on $pmux $procmux$985.
    dead port 15/32 on $pmux $procmux$985.
    dead port 16/32 on $pmux $procmux$985.
    dead port 17/32 on $pmux $procmux$985.
    dead port 18/32 on $pmux $procmux$985.
    dead port 19/32 on $pmux $procmux$985.
    dead port 20/32 on $pmux $procmux$985.
    dead port 25/32 on $pmux $procmux$985.
    dead port 26/32 on $pmux $procmux$985.
    dead port 27/32 on $pmux $procmux$985.
    dead port 28/32 on $pmux $procmux$985.
    dead port 1/2 on $mux $ternary$../output/compiled_tlv/rvmyth.v:179$402.
    dead port 1/2 on $mux $ternary$../output/compiled_tlv/rvmyth.v:180$401.
    dead port 1/2 on $mux $ternary$../output/compiled_tlv/rvmyth.v:181$400.
    dead port 1/2 on $mux $ternary$../output/compiled_tlv/rvmyth.v:182$399.
    dead port 1/2 on $mux $ternary$../output/compiled_tlv/rvmyth.v:183$398.
    dead port 1/2 on $mux $ternary$../output/compiled_tlv/rvmyth.v:185$364.
    dead port 2/2 on $mux $ternary$../output/compiled_tlv/rvmyth.v:185$364.
    dead port 1/2 on $mux $ternary$../output/compiled_tlv/rvmyth.v:185$396.
    dead port 1/2 on $mux $ternary$../output/compiled_tlv/rvmyth.v:186$395.
    dead port 1/2 on $mux $ternary$../output/compiled_tlv/rvmyth.v:188$392.
    dead port 1/2 on $mux $ternary$../output/compiled_tlv/rvmyth.v:189$391.
    dead port 1/2 on $mux $ternary$../output/compiled_tlv/rvmyth.v:191$371.
    dead port 2/2 on $mux $ternary$../output/compiled_tlv/rvmyth.v:191$371.
    dead port 1/2 on $mux $ternary$../output/compiled_tlv/rvmyth.v:191$389.
    dead port 1/2 on $mux $ternary$../output/compiled_tlv/rvmyth.v:192$388.
    dead port 1/2 on $mux $ternary$../output/compiled_tlv/rvmyth.v:193$386.
    dead port 1/2 on $mux $ternary$../output/compiled_tlv/rvmyth.v:194$385.
    dead port 1/2 on $mux $ternary$../output/compiled_tlv/rvmyth.v:195$384.
    dead port 1/2 on $mux $ternary$../output/compiled_tlv/rvmyth.v:196$383.
    dead port 1/2 on $mux $ternary$../output/compiled_tlv/rvmyth.v:197$382.
    dead port 1/2 on $mux $ternary$../output/compiled_tlv/rvmyth.v:198$381.
    dead port 1/2 on $mux $ternary$../output/compiled_tlv/rvmyth.v:212$426.
    dead port 1/2 on $mux $ternary$../output/compiled_tlv/rvmyth.v:213$425.
    dead port 1/2 on $mux $ternary$../output/compiled_tlv/rvmyth.v:53$262.
Running muxtree optimizer on module \vsdbabysoc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 64 multiplexer ports.
<suppressed ~13 debug messages>

7.19.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \clk_gate.
  Optimizing cells in module \rvmyth.
  Optimizing cells in module \vsdbabysoc.
Performed a total of 0 changes.

7.19.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clk_gate'.
Finding identical cells in module `\rvmyth'.
Finding identical cells in module `\vsdbabysoc'.
Removed a total of 0 cells.

7.19.22. Executing OPT_SHARE pass.

7.19.23. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 2 on $procdff$1348 ($dff) from module rvmyth.
Setting constant 0-bit at position 0 on $procdff$1258 ($dff) from module rvmyth.
Setting constant 0-bit at position 2 on $procdff$1251 ($dff) from module rvmyth.

7.19.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clk_gate..
Finding unused cells or wires in module \rvmyth..
Finding unused cells or wires in module \vsdbabysoc..
Removed 67 unused cells and 146 unused wires.
<suppressed ~104 debug messages>

7.19.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module clk_gate.
Optimizing module rvmyth.
<suppressed ~1 debug messages>
Optimizing module vsdbabysoc.

7.19.26. Rerunning OPT passes. (Maybe there is more to do..)

7.19.27. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \clk_gate..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \rvmyth..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vsdbabysoc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~13 debug messages>

7.19.28. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \clk_gate.
  Optimizing cells in module \rvmyth.
  Optimizing cells in module \vsdbabysoc.
Performed a total of 0 changes.

7.19.29. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clk_gate'.
Finding identical cells in module `\rvmyth'.
Finding identical cells in module `\vsdbabysoc'.
Removed a total of 0 cells.

7.19.30. Executing OPT_SHARE pass.

7.19.31. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $procdff$1257 ($dff) from module rvmyth.
Setting constant 0-bit at position 2 on $procdff$1250 ($dff) from module rvmyth.

7.19.32. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clk_gate..
Finding unused cells or wires in module \rvmyth..
Finding unused cells or wires in module \vsdbabysoc..

7.19.33. Executing OPT_EXPR pass (perform const folding).
Optimizing module clk_gate.
Optimizing module rvmyth.
<suppressed ~7 debug messages>
Optimizing module vsdbabysoc.

7.19.34. Rerunning OPT passes. (Maybe there is more to do..)

7.19.35. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \clk_gate..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \rvmyth..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vsdbabysoc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~13 debug messages>

7.19.36. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \clk_gate.
  Optimizing cells in module \rvmyth.
  Optimizing cells in module \vsdbabysoc.
Performed a total of 0 changes.

7.19.37. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clk_gate'.
Finding identical cells in module `\rvmyth'.
Finding identical cells in module `\vsdbabysoc'.
Removed a total of 0 cells.

7.19.38. Executing OPT_SHARE pass.

7.19.39. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 2 on $procdff$1249 ($dff) from module rvmyth.

7.19.40. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clk_gate..
Finding unused cells or wires in module \rvmyth..
Finding unused cells or wires in module \vsdbabysoc..
Removed 7 unused cells and 12 unused wires.
<suppressed ~9 debug messages>

7.19.41. Executing OPT_EXPR pass (perform const folding).
Optimizing module clk_gate.
Optimizing module rvmyth.
<suppressed ~1 debug messages>
Optimizing module vsdbabysoc.

7.19.42. Rerunning OPT passes. (Maybe there is more to do..)

7.19.43. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \clk_gate..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \rvmyth..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vsdbabysoc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~13 debug messages>

7.19.44. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \clk_gate.
  Optimizing cells in module \rvmyth.
    Consolidated identical input bits for $mux cell $ternary$../output/compiled_tlv/rvmyth.v:204$411:
      Old ports: A={ \CPU_rd_a3 [4:3] 1'0 \CPU_rd_a3 [1:0] }, B={ \CPU_rd_a5 [4:3] 1'0 \CPU_rd_a5 [1:0] }, Y=\CPU_rf_wr_index_a3
      New ports: A={ \CPU_rd_a3 [4:3] \CPU_rd_a3 [1:0] }, B={ \CPU_rd_a5 [4:3] \CPU_rd_a5 [1:0] }, Y={ \CPU_rf_wr_index_a3 [4:3] \CPU_rf_wr_index_a3 [1:0] }
      New connections: \CPU_rf_wr_index_a3 [2] = 1'0
  Optimizing cells in module \rvmyth.
  Optimizing cells in module \vsdbabysoc.
Performed a total of 1 changes.

7.19.45. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clk_gate'.
Finding identical cells in module `\rvmyth'.
Finding identical cells in module `\vsdbabysoc'.
Removed a total of 0 cells.

7.19.46. Executing OPT_SHARE pass.

7.19.47. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $procdff$1232 ($dff) from module rvmyth.

7.19.48. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clk_gate..
Finding unused cells or wires in module \rvmyth..
Finding unused cells or wires in module \vsdbabysoc..

7.19.49. Executing OPT_EXPR pass (perform const folding).
Optimizing module clk_gate.
Optimizing module rvmyth.
<suppressed ~3 debug messages>
Optimizing module vsdbabysoc.

7.19.50. Rerunning OPT passes. (Maybe there is more to do..)

7.19.51. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \clk_gate..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \rvmyth..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vsdbabysoc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~13 debug messages>

7.19.52. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \clk_gate.
  Optimizing cells in module \rvmyth.
  Optimizing cells in module \vsdbabysoc.
Performed a total of 0 changes.

7.19.53. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clk_gate'.
Finding identical cells in module `\rvmyth'.
Finding identical cells in module `\vsdbabysoc'.
Removed a total of 0 cells.

7.19.54. Executing OPT_SHARE pass.

7.19.55. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $procdff$1231 ($dff) from module rvmyth.

7.19.56. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clk_gate..
Finding unused cells or wires in module \rvmyth..
Finding unused cells or wires in module \vsdbabysoc..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

7.19.57. Executing OPT_EXPR pass (perform const folding).
Optimizing module clk_gate.
Optimizing module rvmyth.
<suppressed ~1 debug messages>
Optimizing module vsdbabysoc.

7.19.58. Rerunning OPT passes. (Maybe there is more to do..)

7.19.59. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \clk_gate..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \rvmyth..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vsdbabysoc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~13 debug messages>

7.19.60. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \clk_gate.
  Optimizing cells in module \rvmyth.
  Optimizing cells in module \vsdbabysoc.
Performed a total of 0 changes.

7.19.61. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clk_gate'.
Finding identical cells in module `\rvmyth'.
Finding identical cells in module `\vsdbabysoc'.
Removed a total of 0 cells.

7.19.62. Executing OPT_SHARE pass.

7.19.63. Executing OPT_DFF pass (perform DFF optimizations).

7.19.64. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clk_gate..
Finding unused cells or wires in module \rvmyth..
Finding unused cells or wires in module \vsdbabysoc..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

7.19.65. Executing OPT_EXPR pass (perform const folding).
Optimizing module clk_gate.
Optimizing module rvmyth.
Optimizing module vsdbabysoc.

7.19.66. Rerunning OPT passes. (Maybe there is more to do..)

7.19.67. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \clk_gate..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \rvmyth..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vsdbabysoc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~13 debug messages>

7.19.68. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \clk_gate.
  Optimizing cells in module \rvmyth.
  Optimizing cells in module \vsdbabysoc.
Performed a total of 0 changes.

7.19.69. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clk_gate'.
Finding identical cells in module `\rvmyth'.
Finding identical cells in module `\vsdbabysoc'.
Removed a total of 0 cells.

7.19.70. Executing OPT_SHARE pass.

7.19.71. Executing OPT_DFF pass (perform DFF optimizations).

7.19.72. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clk_gate..
Finding unused cells or wires in module \rvmyth..
Finding unused cells or wires in module \vsdbabysoc..

7.19.73. Executing OPT_EXPR pass (perform const folding).
Optimizing module clk_gate.
Optimizing module rvmyth.
Optimizing module vsdbabysoc.

7.19.74. Finished OPT passes. (There is nothing left to do.)

7.20. Executing TECHMAP pass (map to technology primitives).

7.20.1. Executing Verilog-2005 frontend: /build/bin/../share/yosys/techmap.v
Parsing Verilog input from `/build/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

7.20.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $mux.
Using template $paramod$constmap:092011f7d4aee5efbb37c41f16125a055a79abd7$paramod$65b247ea06a847990f5821813abbc3df9880ca64\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$7f1d45a92d0221fa6c256845bf4513df30042923\_90_pmux for cells of type $pmux.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$857150d3a9b7fb38b73bbaa31ff652415e553f98\_90_alu for cells of type $alu.
Using template $paramod$44a13d10af618e7fbe7b9aad2f6151ffcee1e2fa\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $reduce_or.
Using template $paramod$740b056ede97228d3eae64ea2fdc81f0a33e0fe7\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $not.
Using template $paramod$49f1dc3dcd6d2c748486fe94c6744a34a19bbafe\_90_pmux for cells of type $pmux.
Using template $paramod$f116bcd7d8e5f4f095de98430b881202cc70d5e2\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000100001 for cells of type $lcu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000100000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000011110 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using extmapper simplemap for cells of type $or.
No more expansions possible.
<suppressed ~2302 debug messages>

7.21. Executing OPT pass (performing simple optimizations).

7.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module clk_gate.
Optimizing module rvmyth.
<suppressed ~968 debug messages>
Optimizing module vsdbabysoc.

7.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clk_gate'.
Finding identical cells in module `\rvmyth'.
<suppressed ~1263 debug messages>
Finding identical cells in module `\vsdbabysoc'.
Removed a total of 421 cells.

7.21.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$simplemap.cc:420:simplemap_dff$5079 ($_DFF_P_) from module rvmyth (D = $0$mem2reg_rd$\CPU_Imem_instr_a1$../output/compiled_tlv/rvmyth.v:276$129_DATA[31:0]$957 [18], Q = \CPU_rs1_a2 [1], rval = 1'0).

7.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clk_gate..
Finding unused cells or wires in module \rvmyth..
Finding unused cells or wires in module \vsdbabysoc..
Removed 756 unused cells and 1386 unused wires.
<suppressed ~757 debug messages>

7.21.5. Rerunning OPT passes. (Removed registers in this run.)

7.21.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module clk_gate.
Optimizing module rvmyth.
Optimizing module vsdbabysoc.

7.21.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clk_gate'.
Finding identical cells in module `\rvmyth'.
Finding identical cells in module `\vsdbabysoc'.
Removed a total of 0 cells.

7.21.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$2165 ($_SDFF_PP0_) from module rvmyth (D = $procmux$1052.Y_B [10], Q = \CPU_rs1_a2 [4], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$2164 ($_SDFF_PP0_) from module rvmyth (D = $procmux$1052.Y_B [8], Q = \CPU_rs1_a2 [0], rval = 1'0).
Adding SRST signal on $auto$opt_dff.cc:702:run$11203 ($_SDFF_PP0_) from module rvmyth (D = $procmux$1052.Y_B [9], Q = \CPU_rs1_a2 [1], rval = 1'0).

7.21.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clk_gate..
Finding unused cells or wires in module \rvmyth..
Finding unused cells or wires in module \vsdbabysoc..
Removed 3 unused cells and 3 unused wires.
<suppressed ~4 debug messages>

7.21.10. Rerunning OPT passes. (Removed registers in this run.)

7.21.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module clk_gate.
Optimizing module rvmyth.
Optimizing module vsdbabysoc.

7.21.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clk_gate'.
Finding identical cells in module `\rvmyth'.
<suppressed ~12 debug messages>
Finding identical cells in module `\vsdbabysoc'.
Removed a total of 4 cells.

7.21.13. Executing OPT_DFF pass (perform DFF optimizations).

7.21.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clk_gate..
Finding unused cells or wires in module \rvmyth..
Finding unused cells or wires in module \vsdbabysoc..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

7.21.15. Finished fast OPT passes.

7.22. Executing ABC pass (technology mapping using ABC).

7.22.1. Extracting gate netlist of module `\clk_gate' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

7.22.2. Extracting gate netlist of module `\rvmyth' to `<abc-temp-dir>/input.blif'..
Extracted 4089 gates and 5280 wires to a netlist network with 1188 inputs and 216 outputs.

7.22.2.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

7.22.2.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:      174
ABC RESULTS:            ANDNOT cells:     1414
ABC RESULTS:               MUX cells:      513
ABC RESULTS:              NAND cells:       43
ABC RESULTS:               NOR cells:       99
ABC RESULTS:               NOT cells:       52
ABC RESULTS:                OR cells:     1322
ABC RESULTS:             ORNOT cells:       74
ABC RESULTS:              XNOR cells:       77
ABC RESULTS:               XOR cells:      130
ABC RESULTS:        internal signals:     3876
ABC RESULTS:           input signals:     1188
ABC RESULTS:          output signals:      216
Removing temp directory.

7.22.3. Extracting gate netlist of module `\vsdbabysoc' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

7.23. Executing OPT pass (performing simple optimizations).

7.23.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module clk_gate.
Optimizing module rvmyth.
<suppressed ~127 debug messages>
Optimizing module vsdbabysoc.

7.23.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clk_gate'.
Finding identical cells in module `\rvmyth'.
<suppressed ~30 debug messages>
Finding identical cells in module `\vsdbabysoc'.
Removed a total of 10 cells.

7.23.3. Executing OPT_DFF pass (perform DFF optimizations).

7.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clk_gate..
Finding unused cells or wires in module \rvmyth..
Finding unused cells or wires in module \vsdbabysoc..
Removed 3 unused cells and 2238 unused wires.
<suppressed ~12 debug messages>

7.23.5. Finished fast OPT passes.

7.24. Executing HIERARCHY pass (managing design hierarchy).

7.24.1. Analyzing design hierarchy..
Top module:  \vsdbabysoc
Used module:     \rvmyth
Used module:         \clk_gate

7.24.2. Analyzing design hierarchy..
Top module:  \vsdbabysoc
Used module:     \rvmyth
Used module:         \clk_gate
Removed 0 unused modules.

7.25. Printing statistics.

=== clk_gate ===

   Number of wires:                  5
   Number of wire bits:              5
   Number of public wires:           5
   Number of public wire bits:       5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== rvmyth ===

   Number of wires:               3948
   Number of wire bits:           6635
   Number of public wires:         269
   Number of public wire bits:    2941
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               5165
     $_ANDNOT_                    1412
     $_AND_                        174
     $_DFF_P_                      239
     $_MUX_                        513
     $_NAND_                        42
     $_NOR_                         99
     $_NOT_                         49
     $_ORNOT_                       74
     $_OR_                        1322
     $_SDFFE_PP0P_                 962
     $_SDFFE_PP1P_                  64
     $_SDFF_PP0_                     8
     $_XNOR_                        71
     $_XOR_                        129
     clk_gate                        7

=== vsdbabysoc ===

   Number of wires:                  9
   Number of wire bits:             18
   Number of public wires:           9
   Number of public wire bits:      18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     avsddac                         1
     avsdpll                         1
     rvmyth                          1

=== design hierarchy ===

   vsdbabysoc                        1
     rvmyth                          1
       clk_gate                      7

   Number of wires:               3992
   Number of wire bits:           6688
   Number of public wires:         313
   Number of public wire bits:    2994
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               5160
     $_ANDNOT_                    1412
     $_AND_                        174
     $_DFF_P_                      239
     $_MUX_                        513
     $_NAND_                        42
     $_NOR_                         99
     $_NOT_                         49
     $_ORNOT_                       74
     $_OR_                        1322
     $_SDFFE_PP0P_                 962
     $_SDFFE_PP1P_                  64
     $_SDFF_PP0_                     8
     $_XNOR_                        71
     $_XOR_                        129
     avsddac                         1
     avsdpll                         1

7.26. Executing CHECK pass (checking for obvious problems).
Checking module clk_gate...
Checking module rvmyth...
Checking module vsdbabysoc...
Found and reported 0 problems.

8. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtn_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_4' - skipping.
  cell sky130_fd_sc_hd__dfxtp_1 (noninv, pins=3, area=20.02) is a direct match for cell type $_DFF_P_.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtn_1' - skipping.
  cell sky130_fd_sc_hd__dfrtn_1 (noninv, pins=4, area=25.02) is a direct match for cell type $_DFF_NN0_.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtn_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_4' - skipping.
  cell sky130_fd_sc_hd__dfrtp_1 (noninv, pins=4, area=25.02) is a direct match for cell type $_DFF_PN0_.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_4' - skipping.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtn_1' - skipping.
  cell sky130_fd_sc_hd__dfbbn_1 (noninv, pins=6, area=32.53) is a direct match for cell type $_DFFSR_NNN_.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtn_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_4' - skipping.
  cell sky130_fd_sc_hd__dfbbp_1 (noninv, pins=6, area=32.53) is a direct match for cell type $_DFFSR_PNN_.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_4' - skipping.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_1 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    \sky130_fd_sc_hd__dfrtn_1 _DFF_NN0_ (.CLK_N( C), .D( D), .Q( Q), .RESET_B( R));
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_1 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_1 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    \sky130_fd_sc_hd__dfbbp_1 _DFFSR_PNN_ (.CLK( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

8.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\clk_gate':
Mapping DFF cells in module `\rvmyth':
  mapped 1273 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_1 cells.
Mapping DFF cells in module `\vsdbabysoc':

9. Executing OPT pass (performing simple optimizations).

9.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module clk_gate.
Optimizing module rvmyth.
Optimizing module vsdbabysoc.

9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clk_gate'.
Finding identical cells in module `\rvmyth'.
Finding identical cells in module `\vsdbabysoc'.
Removed a total of 0 cells.

9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \clk_gate..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \rvmyth..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \vsdbabysoc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \clk_gate.
  Optimizing cells in module \rvmyth.
  Optimizing cells in module \vsdbabysoc.
Performed a total of 0 changes.

9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clk_gate'.
Finding identical cells in module `\rvmyth'.
Finding identical cells in module `\vsdbabysoc'.
Removed a total of 0 cells.

9.6. Executing OPT_DFF pass (perform DFF optimizations).

9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clk_gate..
Finding unused cells or wires in module \rvmyth..
Finding unused cells or wires in module \vsdbabysoc..

9.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module clk_gate.
Optimizing module rvmyth.
Optimizing module vsdbabysoc.

9.9. Finished OPT passes. (There is nothing left to do.)

10. Executing ABC pass (technology mapping using ABC).

10.1. Extracting gate netlist of module `\clk_gate' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

10.2. Extracting gate netlist of module `\rvmyth' to `<abc-temp-dir>/input.blif'..
Extracted 5945 gates and 7172 wires to a netlist network with 1225 inputs and 1173 outputs.

10.2.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /VSDBabySoC/src/./lib/sky130_fd_sc_hd__tt_025C_1v80.lib 
ABC: Parsing finished successfully.  Parsing time =     0.18 sec
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_12" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_3" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_6" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__diode_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__edfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__edfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_0".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_8".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_bleeder_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_12" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_3" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_6" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__lpflow_inputisolatch_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfsbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_4".
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from "/VSDBabySoC/src/./lib/sky130_fd_sc_hd__tt_025C_1v80.lib" has 334 cells (94 skipped: 63 seq; 13 tri-state; 18 no func; 0 dont_use).  Time =     0.23 sec
ABC: Memory =   16.04 MB. Time =     0.23 sec
ABC: Warning: Detected 9 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + strash 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime 
ABC: + 
ABC: + strash 
ABC: + dch -f 
ABC: + map -M 1 
ABC: + write_blif <abc-temp-dir>/output.blif 

10.2.2. Re-integrating ABC results.
ABC RESULTS:          _const0_ cells:        4
ABC RESULTS:          _const1_ cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a2111oi_0 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__a211oi_1 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__a21boi_0 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a21oi_1 cells:      710
ABC RESULTS:   sky130_fd_sc_hd__a221oi_1 cells:      168
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__a22oi_1 cells:      137
ABC RESULTS:   sky130_fd_sc_hd__a311oi_1 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a31oi_1 cells:      415
ABC RESULTS:   sky130_fd_sc_hd__a32oi_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a41oi_1 cells:       17
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__clkinv_1 cells:      572
ABC RESULTS:   sky130_fd_sc_hd__lpflow_inputiso0p_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__mux2i_1 cells:       14
ABC RESULTS:   sky130_fd_sc_hd__nand2_1 cells:      853
ABC RESULTS:   sky130_fd_sc_hd__nand3_1 cells:      259
ABC RESULTS:   sky130_fd_sc_hd__nand3b_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand4_1 cells:       53
ABC RESULTS:   sky130_fd_sc_hd__nor2_1 cells:      440
ABC RESULTS:   sky130_fd_sc_hd__nor3_1 cells:       42
ABC RESULTS:   sky130_fd_sc_hd__nor4_1 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o2111ai_1 cells:       24
ABC RESULTS:   sky130_fd_sc_hd__o211ai_1 cells:       62
ABC RESULTS:   sky130_fd_sc_hd__o21a_1 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__o21ai_0 cells:      984
ABC RESULTS:   sky130_fd_sc_hd__o21bai_1 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o221ai_1 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o22ai_1 cells:      135
ABC RESULTS:   sky130_fd_sc_hd__o311ai_0 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o31ai_1 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o32ai_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o41ai_1 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__xnor2_1 cells:       16
ABC RESULTS:   sky130_fd_sc_hd__xor2_1 cells:       34
ABC RESULTS:        internal signals:     4774
ABC RESULTS:           input signals:     1225
ABC RESULTS:          output signals:     1173
Removing temp directory.

10.3. Extracting gate netlist of module `\vsdbabysoc' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

11. Executing FLATTEN pass (flatten design).
Deleting now unused module clk_gate.
Deleting now unused module rvmyth.
<suppressed ~8 debug messages>

12. Executing SETUNDEF pass (replace undef values with defined constants).
Removed 399 unused cells and 7582 unused wires.

13. Printing statistics.

=== vsdbabysoc ===

   Number of wires:               4737
   Number of wire bits:           6211
   Number of public wires:        4737
   Number of public wire bits:    6211
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               5913
     avsddac                         1
     avsdpll                         1
     sky130_fd_sc_hd__a2111oi_0      5
     sky130_fd_sc_hd__a211oi_1      10
     sky130_fd_sc_hd__a21boi_0       4
     sky130_fd_sc_hd__a21o_2         3
     sky130_fd_sc_hd__a21oi_1      686
     sky130_fd_sc_hd__a221oi_1     168
     sky130_fd_sc_hd__a22o_2         4
     sky130_fd_sc_hd__a22oi_1      137
     sky130_fd_sc_hd__a311oi_1       4
     sky130_fd_sc_hd__a31o_2         1
     sky130_fd_sc_hd__a31oi_1      315
     sky130_fd_sc_hd__a32oi_1        1
     sky130_fd_sc_hd__a41oi_1       17
     sky130_fd_sc_hd__and2_2        12
     sky130_fd_sc_hd__and3_2         1
     sky130_fd_sc_hd__clkinv_1     568
     sky130_fd_sc_hd__dfxtp_1     1144
     sky130_fd_sc_hd__lpflow_inputiso0p_1      1
     sky130_fd_sc_hd__mux2i_1       14
     sky130_fd_sc_hd__nand2_1      852
     sky130_fd_sc_hd__nand3_1      258
     sky130_fd_sc_hd__nand3b_1       1
     sky130_fd_sc_hd__nand4_1       53
     sky130_fd_sc_hd__nor2_1       428
     sky130_fd_sc_hd__nor3_1        42
     sky130_fd_sc_hd__nor4_1         3
     sky130_fd_sc_hd__o2111ai_1     24
     sky130_fd_sc_hd__o211ai_1      62
     sky130_fd_sc_hd__o21a_1        12
     sky130_fd_sc_hd__o21ai_0      856
     sky130_fd_sc_hd__o21bai_1      12
     sky130_fd_sc_hd__o221a_2        1
     sky130_fd_sc_hd__o221ai_1       3
     sky130_fd_sc_hd__o22a_2         1
     sky130_fd_sc_hd__o22ai_1      135
     sky130_fd_sc_hd__o311ai_0       3
     sky130_fd_sc_hd__o31a_2         1
     sky130_fd_sc_hd__o31ai_1        4
     sky130_fd_sc_hd__o32ai_1        1
     sky130_fd_sc_hd__o41ai_1        2
     sky130_fd_sc_hd__or2_2         12
     sky130_fd_sc_hd__xnor2_1       16
     sky130_fd_sc_hd__xor2_1        34

14. Executing Verilog backend.
Dumping module `\vsdbabysoc'.

Warnings: 29 unique messages, 237 total
End of script. Logfile hash: 1255ec7dd3, CPU: user 7.07s system 0.30s, MEM: 60.07 MB peak
Yosys 0.9+4052 (git sha1 d061b0e, gcc 8.3.1 -fPIC -Os)
Time spent: 33% 2x abc (3 sec), 13% 34x opt_expr (1 sec), ...
