static int\r\nF_1 ( struct V_1 * V_2 )\r\n{\r\nstruct V_3 * V_4 = V_2 -> V_4 ;\r\nstruct V_5 * V_6 = & V_4 -> V_7 . V_8 . V_6 ;\r\nstruct V_9 * V_10 = V_6 -> V_10 ;\r\nstruct V_11 * V_12 = V_2 -> V_7 . V_13 . V_12 ;\r\nint V_14 = 0 ;\r\nF_2 ( & V_6 -> V_15 ) ;\r\nF_3 ( V_10 , 0x002634 , V_2 -> V_7 . V_16 ) ;\r\nif ( F_4 (device, 2000 ,\r\nif (!(nvkm_rd32(device, 0x002634) & 0x00100000))\r\nbreak;\r\n) < 0 ) {\r\nF_5 ( V_6 , L_1 ,\r\nV_2 -> V_7 . V_16 , V_12 -> V_17 ) ;\r\nF_6 ( & V_4 -> V_7 , V_2 -> V_7 . V_16 ) ;\r\nV_14 = - V_18 ;\r\n}\r\nF_7 ( & V_6 -> V_15 ) ;\r\nreturn V_14 ;\r\n}\r\nstatic T_1\r\nF_8 ( struct V_19 * V_8 )\r\n{\r\nswitch ( V_8 -> V_6 . V_20 ) {\r\ncase V_21 :\r\ncase V_22 :\r\ncase V_23 :\r\ncase V_24 : return 0x0000 ;\r\ncase V_25 : return 0x0210 ;\r\ncase V_26 : return 0x0220 ;\r\ncase V_27 : return 0x0250 ;\r\ncase V_28 : return 0x0260 ;\r\ncase V_29 : return 0x0270 ;\r\ncase V_30 : return 0x0280 ;\r\ncase V_31 : return 0x0290 ;\r\ncase V_32 : return 0x02100270 ;\r\ncase V_33 : return 0x02100290 ;\r\ncase V_34 : return 0x0210 ;\r\ndefault:\r\nF_9 ( 1 ) ;\r\nreturn 0 ;\r\n}\r\n}\r\nstatic int\r\nF_10 ( struct V_35 * V_7 ,\r\nstruct V_19 * V_8 , bool V_36 )\r\n{\r\nstruct V_1 * V_2 = V_1 ( V_7 ) ;\r\nstruct V_37 * V_38 = V_2 -> V_7 . V_38 ;\r\nT_1 V_39 = F_8 ( V_8 ) ;\r\nint V_14 ;\r\nV_14 = F_1 ( V_2 ) ;\r\nif ( V_14 && V_36 )\r\nreturn V_14 ;\r\nif ( V_39 ) {\r\nF_11 ( V_38 ) ;\r\nF_12 ( V_38 , ( V_39 & 0xffff ) + 0x00 , 0x00000000 ) ;\r\nF_12 ( V_38 , ( V_39 & 0xffff ) + 0x04 , 0x00000000 ) ;\r\nif ( ( V_39 >>= 16 ) ) {\r\nF_12 ( V_38 , V_39 + 0x00 , 0x00000000 ) ;\r\nF_12 ( V_38 , V_39 + 0x04 , 0x00000000 ) ;\r\n}\r\nF_13 ( V_38 ) ;\r\n}\r\nreturn V_14 ;\r\n}\r\nstatic int\r\nF_14 ( struct V_35 * V_7 ,\r\nstruct V_19 * V_8 )\r\n{\r\nstruct V_1 * V_2 = V_1 ( V_7 ) ;\r\nstruct V_37 * V_38 = V_2 -> V_7 . V_38 ;\r\nT_1 V_39 = F_8 ( V_8 ) ;\r\nif ( V_39 ) {\r\nT_2 V_40 = V_2 -> V_41 [ V_8 -> V_6 . V_20 ] . V_42 . V_39 ;\r\nT_1 V_43 = F_15 ( V_40 ) | 0x00000004 ;\r\nT_1 V_44 = F_16 ( V_40 ) ;\r\nF_11 ( V_38 ) ;\r\nF_12 ( V_38 , ( V_39 & 0xffff ) + 0x00 , V_43 ) ;\r\nF_12 ( V_38 , ( V_39 & 0xffff ) + 0x04 , V_44 ) ;\r\nif ( ( V_39 >>= 16 ) ) {\r\nF_12 ( V_38 , V_39 + 0x00 , V_43 ) ;\r\nF_12 ( V_38 , V_39 + 0x04 , V_44 ) ;\r\n}\r\nF_13 ( V_38 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic void\r\nF_17 ( struct V_35 * V_7 ,\r\nstruct V_19 * V_8 )\r\n{\r\nstruct V_1 * V_2 = V_1 ( V_7 ) ;\r\nF_18 ( & V_2 -> V_41 [ V_8 -> V_6 . V_20 ] . V_42 ) ;\r\nF_19 ( & V_2 -> V_41 [ V_8 -> V_6 . V_20 ] . V_38 ) ;\r\n}\r\nstatic int\r\nF_20 ( struct V_35 * V_7 ,\r\nstruct V_19 * V_8 ,\r\nstruct V_45 * V_13 )\r\n{\r\nstruct V_1 * V_2 = V_1 ( V_7 ) ;\r\nint V_41 = V_8 -> V_6 . V_20 ;\r\nint V_14 ;\r\nif ( ! F_8 ( V_8 ) )\r\nreturn 0 ;\r\nV_14 = F_21 ( V_13 , NULL , 0 , & V_2 -> V_41 [ V_41 ] . V_38 ) ;\r\nif ( V_14 )\r\nreturn V_14 ;\r\nreturn F_22 ( V_2 -> V_41 [ V_41 ] . V_38 , V_2 -> V_46 ,\r\nV_47 , & V_2 -> V_41 [ V_41 ] . V_42 ) ;\r\n}\r\nstatic void\r\nF_23 ( struct V_35 * V_7 )\r\n{\r\nstruct V_1 * V_2 = V_1 ( V_7 ) ;\r\nstruct V_3 * V_4 = V_2 -> V_4 ;\r\nstruct V_9 * V_10 = V_4 -> V_7 . V_8 . V_6 . V_10 ;\r\nT_1 V_48 = V_2 -> V_7 . V_16 * 8 ;\r\nif ( ! F_24 ( & V_2 -> V_49 ) ) {\r\nF_25 ( V_4 , V_2 ) ;\r\nF_26 ( V_10 , 0x800004 + V_48 , 0x00000800 , 0x00000800 ) ;\r\nF_1 ( V_2 ) ;\r\nF_27 ( V_4 , V_2 -> V_50 ) ;\r\n}\r\nF_3 ( V_10 , 0x800000 + V_48 , 0x00000000 ) ;\r\n}\r\nstatic void\r\nF_28 ( struct V_35 * V_7 )\r\n{\r\nstruct V_1 * V_2 = V_1 ( V_7 ) ;\r\nstruct V_3 * V_4 = V_2 -> V_4 ;\r\nstruct V_9 * V_10 = V_4 -> V_7 . V_8 . V_6 . V_10 ;\r\nT_1 V_40 = V_2 -> V_7 . V_38 -> V_40 >> 12 ;\r\nT_1 V_48 = V_2 -> V_7 . V_16 * 8 ;\r\nF_26 ( V_10 , 0x800004 + V_48 , 0x000f0000 , V_2 -> V_50 << 16 ) ;\r\nF_3 ( V_10 , 0x800000 + V_48 , 0x80000000 | V_40 ) ;\r\nif ( F_24 ( & V_2 -> V_49 ) && ! V_2 -> V_51 ) {\r\nF_29 ( V_4 , V_2 ) ;\r\nF_26 ( V_10 , 0x800004 + V_48 , 0x00000400 , 0x00000400 ) ;\r\nF_27 ( V_4 , V_2 -> V_50 ) ;\r\nF_26 ( V_10 , 0x800004 + V_48 , 0x00000400 , 0x00000400 ) ;\r\n}\r\n}\r\nstatic void *\r\nF_30 ( struct V_35 * V_7 )\r\n{\r\nstruct V_1 * V_2 = V_1 ( V_7 ) ;\r\nF_31 ( NULL , & V_2 -> V_46 , V_2 -> V_52 ) ;\r\nF_19 ( & V_2 -> V_52 ) ;\r\nreturn V_2 ;\r\n}\r\nstatic int\r\nF_32 ( const struct V_53 * V_54 ,\r\nstruct V_3 * V_4 , T_1 * V_55 , T_3 * V_16 ,\r\nT_2 V_46 , T_2 V_56 , T_2 V_57 ,\r\nconst struct V_58 * V_59 ,\r\nstruct V_45 * * V_60 )\r\n{\r\nstruct V_9 * V_10 = V_4 -> V_7 . V_8 . V_6 . V_10 ;\r\nstruct V_1 * V_2 ;\r\nint V_61 = - 1 , V_14 = - V_62 , V_63 , V_64 ;\r\nT_1 V_65 = 0 , V_66 = 0 ;\r\nT_2 V_67 = 0 ;\r\nT_2 V_68 ;\r\nfor ( V_63 = 0 ; V_63 < V_4 -> V_69 ; V_63 ++ ) {\r\nstruct V_19 * V_8 = V_4 -> V_8 [ V_63 ] . V_8 ;\r\nif ( V_8 ) {\r\nT_2 V_70 = F_33 ( V_8 -> V_6 . V_20 ) ;\r\nfor ( V_64 = 0 ; V_54 [ V_64 ] . V_6 ; V_64 ++ ) {\r\nif ( V_54 [ V_64 ] . V_6 & V_70 ) {\r\nV_66 |= V_54 [ V_64 ] . V_8 ;\r\nbreak;\r\n}\r\n}\r\nif ( ! V_54 [ V_64 ] . V_6 )\r\ncontinue;\r\nif ( V_61 < 0 && ( * V_55 & V_66 ) )\r\nV_61 = V_4 -> V_8 [ V_63 ] . V_50 ;\r\nif ( V_61 == V_4 -> V_8 [ V_63 ] . V_50 ) {\r\nV_65 |= V_54 [ V_64 ] . V_8 ;\r\nV_67 |= V_54 [ V_64 ] . V_6 ;\r\n}\r\n}\r\n}\r\nif ( ! * V_55 ) {\r\n* V_55 = V_66 ;\r\nreturn F_34 ( V_59 , NULL , 0 , V_60 ) ;\r\n}\r\n* V_55 = V_66 ;\r\nif ( V_61 < 0 )\r\nreturn - V_71 ;\r\n* V_55 = V_65 ;\r\nif ( ! ( V_2 = F_35 ( sizeof( * V_2 ) , V_72 ) ) )\r\nreturn - V_73 ;\r\n* V_60 = & V_2 -> V_7 . V_13 ;\r\nV_2 -> V_4 = V_4 ;\r\nV_2 -> V_50 = V_61 ;\r\nF_36 ( & V_2 -> V_49 ) ;\r\nV_14 = F_37 ( & V_74 , & V_4 -> V_7 ,\r\n0x1000 , 0x1000 , true , V_46 , 0 , V_67 ,\r\n1 , V_4 -> V_75 . V_76 . V_39 , 0x200 ,\r\nV_59 , & V_2 -> V_7 ) ;\r\nif ( V_14 )\r\nreturn V_14 ;\r\n* V_16 = V_2 -> V_7 . V_16 ;\r\nV_14 = F_38 ( V_10 , 0x10000 , 0x1000 , false , NULL , & V_2 -> V_52 ) ;\r\nif ( V_14 )\r\nreturn V_14 ;\r\nF_11 ( V_2 -> V_7 . V_38 ) ;\r\nF_12 ( V_2 -> V_7 . V_38 , 0x0200 , F_15 ( V_2 -> V_52 -> V_40 ) ) ;\r\nF_12 ( V_2 -> V_7 . V_38 , 0x0204 , F_16 ( V_2 -> V_52 -> V_40 ) ) ;\r\nF_12 ( V_2 -> V_7 . V_38 , 0x0208 , 0xffffffff ) ;\r\nF_12 ( V_2 -> V_7 . V_38 , 0x020c , 0x000000ff ) ;\r\nF_13 ( V_2 -> V_7 . V_38 ) ;\r\nV_14 = F_31 ( V_2 -> V_7 . V_46 , & V_2 -> V_46 , V_2 -> V_52 ) ;\r\nif ( V_14 )\r\nreturn V_14 ;\r\nV_68 = V_2 -> V_7 . V_16 * 0x200 ;\r\nV_57 = F_39 ( V_57 / 8 ) ;\r\nF_11 ( V_4 -> V_75 . V_77 ) ;\r\nfor ( V_63 = 0 ; V_63 < 0x200 ; V_63 += 4 )\r\nF_12 ( V_4 -> V_75 . V_77 , V_68 + V_63 , 0x00000000 ) ;\r\nF_13 ( V_4 -> V_75 . V_77 ) ;\r\nV_68 = F_40 ( V_4 -> V_75 . V_77 ) + V_68 ;\r\nF_11 ( V_2 -> V_7 . V_38 ) ;\r\nF_12 ( V_2 -> V_7 . V_38 , 0x08 , F_15 ( V_68 ) ) ;\r\nF_12 ( V_2 -> V_7 . V_38 , 0x0c , F_16 ( V_68 ) ) ;\r\nF_12 ( V_2 -> V_7 . V_38 , 0x10 , 0x0000face ) ;\r\nF_12 ( V_2 -> V_7 . V_38 , 0x30 , 0xfffff902 ) ;\r\nF_12 ( V_2 -> V_7 . V_38 , 0x48 , F_15 ( V_56 ) ) ;\r\nF_12 ( V_2 -> V_7 . V_38 , 0x4c , F_16 ( V_56 ) |\r\n( V_57 << 16 ) ) ;\r\nF_12 ( V_2 -> V_7 . V_38 , 0x84 , 0x20400000 ) ;\r\nF_12 ( V_2 -> V_7 . V_38 , 0x94 , 0x30000001 ) ;\r\nF_12 ( V_2 -> V_7 . V_38 , 0x9c , 0x00000100 ) ;\r\nF_12 ( V_2 -> V_7 . V_38 , 0xac , 0x0000001f ) ;\r\nF_12 ( V_2 -> V_7 . V_38 , 0xe8 , V_2 -> V_7 . V_16 ) ;\r\nF_12 ( V_2 -> V_7 . V_38 , 0xb8 , 0xf8000000 ) ;\r\nF_12 ( V_2 -> V_7 . V_38 , 0xf8 , 0x10003080 ) ;\r\nF_12 ( V_2 -> V_7 . V_38 , 0xfc , 0x10000010 ) ;\r\nF_13 ( V_2 -> V_7 . V_38 ) ;\r\nreturn 0 ;\r\n}\r\nint\r\nF_41 ( struct V_78 * V_7 , const struct V_58 * V_59 ,\r\nvoid * V_79 , T_1 V_80 , struct V_45 * * V_60 )\r\n{\r\nstruct V_45 * V_81 = V_59 -> V_81 ;\r\nunion {\r\nstruct V_82 V_83 ;\r\n} * args = V_79 ;\r\nstruct V_3 * V_4 = V_3 ( V_7 ) ;\r\nint V_14 = - V_62 ;\r\nF_42 ( V_81 , L_2 , V_80 ) ;\r\nif ( ! ( V_14 = F_43 ( V_14 , & V_79 , & V_80 , args -> V_83 , 0 , 0 , false ) ) ) {\r\nF_42 ( V_81 , L_3\r\nL_4 ,\r\nargs -> V_83 . V_84 , args -> V_83 . V_46 , args -> V_83 . V_56 ,\r\nargs -> V_83 . V_57 , args -> V_83 . V_65 ) ;\r\nreturn F_32 ( V_85 , V_4 ,\r\n& args -> V_83 . V_65 ,\r\n& args -> V_83 . V_16 ,\r\nargs -> V_83 . V_46 ,\r\nargs -> V_83 . V_56 ,\r\nargs -> V_83 . V_57 ,\r\nV_59 , V_60 ) ;\r\n}\r\nreturn V_14 ;\r\n}
