INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/project_5/project_5.srcs/sources_1/new/add16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add1
INFO: [VRFC 10-311] analyzing module add16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/project_5/project_5.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/project_5/project_5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
