Release 14.1 - xst P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: DC7_PCI.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "DC7_PCI.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "DC7_PCI"
Output Format                      : NGC
Target Device                      : xc3s250e-4-tq144

---- Source Options
Top Module Name                    : DC7_PCI
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Al taylor/Documents/Programming/VHDL/USB project/DC7/PCI.vhd" in Library work.
Architecture behavioral of Entity pci is up to date.
Compiling vhdl file "C:/Users/Al taylor/Documents/Programming/VHDL/USB project/DC7/SSI.vhd" in Library work.
Architecture behavioral of Entity ssi is up to date.
Compiling vhdl file "C:/Users/Al taylor/Documents/Programming/VHDL/USB project/DC7/USBPort.vhd" in Library work.
Architecture behavioral of Entity usbport is up to date.
Compiling vhdl file "C:/Users/Al taylor/Documents/Programming/VHDL/USB project/DC7/DC7_PCI.vhd" in Library work.
Entity <dc7_pci> compiled.
Entity <dc7_pci> (Architecture <behave>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <DC7_PCI> in library <work> (architecture <behave>).

Analyzing hierarchy for entity <PCI> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SSI> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <USBPort> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <DC7_PCI> in library <work> (Architecture <behave>).
INFO:Xst:1561 - "C:/Users/Al taylor/Documents/Programming/VHDL/USB project/DC7/DC7_PCI.vhd" line 607: Mux is complete : default of case is discarded
INFO:Xst:2679 - Register <WriteToHost> in unit <DC7_PCI> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Blinker> in unit <DC7_PCI> has a constant value of 11 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <not_x86_Read> in unit <DC7_PCI> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Shift_register_select> in unit <DC7_PCI> has a constant value of 0000 during circuit operation. The register is replaced by logic.
Entity <DC7_PCI> analyzed. Unit <DC7_PCI> generated.

Analyzing Entity <PCI> in library <work> (Architecture <behavioral>).
Entity <PCI> analyzed. Unit <PCI> generated.

Analyzing Entity <SSI> in library <work> (Architecture <behavioral>).
Entity <SSI> analyzed. Unit <SSI> generated.

Analyzing Entity <USBPort> in library <work> (Architecture <behavioral>).
Entity <USBPort> analyzed. Unit <USBPort> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <PCI>.
    Related source file is "C:/Users/Al taylor/Documents/Programming/VHDL/USB project/DC7/PCI.vhd".
WARNING:Xst:646 - Signal <Diagnostic> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Configured> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ConfigWrite> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CmdRead> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <State>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 25                                             |
    | Inputs             | 12                                             |
    | Outputs            | 6                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Reset              | RST                       (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | stidle                                         |
    | Power Up State     | stidle                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 18-bit tristate buffer for signal <AD>.
    Found 1-bit tristate buffer for signal <DEVSEL>.
    Found 1-bit tristate buffer for signal <TRDY>.
    Found 1-bit register for signal <PCI_Cfg>.
    Found 4-bit register for signal <AddressLatch>.
    Found 1-bit register for signal <BusOutEnable>.
    Found 18-bit register for signal <ConfigData>.
    Found 1-bit register for signal <ConfigRead>.
    Found 1-bit register for signal <FSMActive>.
    Found 1-bit register for signal <IORead>.
    Found 1-bit register for signal <IOWrite>.
    Found 1-bit register for signal <LastFrame>.
    Found 1-bit register for signal <Selected>.
    Found 1-bit register for signal <TReady>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  31 D-type flip-flop(s).
	inferred  20 Tristate(s).
Unit <PCI> synthesized.


Synthesizing Unit <SSI>.
    Related source file is "C:/Users/Al taylor/Documents/Programming/VHDL/USB project/DC7/SSI.vhd".
    Found finite state machine <FSM_1> for signal <State>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 30                                             |
    | Inputs             | 8                                              |
    | Outputs            | 11                                             |
    | Clock              | Clock                     (rising_edge)        |
    | Reset              | Reset                     (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | ssidle                                         |
    | Power Up State     | ssidle                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <Ready>.
    Found 1-bit register for signal <NoResponse>.
    Found 2-bit adder for signal <$add0000> created at line 117.
    Found 16-bit register for signal <Accumulator>.
    Found 1-bit register for signal <AckSync>.
    Found 1-bit register for signal <AddressPhase>.
    Found 8-bit register for signal <DelayTimer>.
    Found 8-bit subtractor for signal <DelayTimer$share0000> created at line 122.
    Found 1-bit register for signal <DiagData>.
    Found 1-bit register for signal <Diagnose>.
    Found 2-bit register for signal <SClock>.
    Found 4-bit register for signal <ShiftCount>.
    Found 4-bit subtractor for signal <ShiftCount$share0000> created at line 122.
    Found 1-bit register for signal <Shifting>.
    Found 8-bit comparator less for signal <State$cmp_lt0000> created at line 180.
    Found 1-bit register for signal <StrobeOut>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  38 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <SSI> synthesized.


Synthesizing Unit <USBPort>.
    Related source file is "C:/Users/Al taylor/Documents/Programming/VHDL/USB project/DC7/USBPort.vhd".
    Found finite state machine <FSM_2> for signal <PuttingByte>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 13                                             |
    | Inputs             | 5                                              |
    | Outputs            | 6                                              |
    | Clock              | Clock                     (rising_edge)        |
    | Reset              | Reset                     (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <GettingByte>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 6                                              |
    | Clock              | Clock                     (rising_edge)        |
    | Clock enable       | PuttingByte$cmp_eq0002    (positive)           |
    | Reset              | Reset                     (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit tristate buffer for signal <USBData>.
    Found 1-bit register for signal <USBRead>.
    Found 1-bit register for signal <USBWrite>.
    Found 8-bit register for signal <RxData>.
    Found 1-bit register for signal <TxDone>.
    Found 2-bit register for signal <DeadDelay>.
    Found 2-bit adder for signal <DeadDelay$addsub0000> created at line 177.
    Found 1-bit register for signal <LastGetByte>.
    Found 1-bit register for signal <LastSendByte>.
    Found 1-bit register for signal <LastUSBRxValid>.
    Found 8-bit up counter for signal <RCount>.
    Found 1-bit register for signal <RxBufferFull>.
    Found 1-bit register for signal <USBDir>.
    Found 1-bit register for signal <USBRxValidCk>.
    Found 1-bit register for signal <USBTxReadyCk>.
    Found 8-bit up counter for signal <WCount>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  20 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   8 Tristate(s).
Unit <USBPort> synthesized.


Synthesizing Unit <DC7_PCI>.
    Related source file is "C:/Users/Al taylor/Documents/Programming/VHDL/USB project/DC7/DC7_PCI.vhd".
WARNING:Xst:646 - Signal <x86_Dlast<19:18>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <testbit> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sample_select> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sample_in> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <not_x86_Read> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <USBControl> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Shift_register_select> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Shift_register<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Scope_config<7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ReadStarted> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <LastCBE> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <HostWriteCount> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <HostReadCount> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Fault_PCIOut> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Fault_PCIIn> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Fault_DB7Out> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Fault_DB7In> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <FaultBlink> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Blinker> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_4> for signal <USB_index>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 1                                              |
    | Outputs            | 4                                              |
    | Clock              | PCI_Clock                 (rising_edge)        |
    | Clock enable       | USB_index$not0000         (positive)           |
    | Reset              | PCI_Reset                 (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 11                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit 1-of-5 priority encoder for internal node.
    Found 1-bit 1-of-5 priority encoder for internal node.
    Found 1-bit 1-of-5 priority encoder for internal node.
    Found 1-bit 1-of-5 priority encoder for internal node.
    Found 1-bit 1-of-5 priority encoder for internal node.
    Found 1-bit tristate buffer for signal <DData>.
    Found 1-bit 32-to-1 multiplexer for signal <$varindex0000> created at line 456.
    Found 64-bit register for signal <Bit_array>.
    Found 1-bit register for signal <DACKCounter>.
    Found 8-bit register for signal <DataToHost>.
    Found 8-bit register for signal <DB7_Address>.
    Found 16-bit register for signal <DB7_Dout>.
    Found 1-bit register for signal <Diagnostic>.
    Found 4-bit register for signal <DWordMode>.
    Found 1-bit register for signal <FiducialMarker>.
    Found 7-bit register for signal <index>.
    Found 7-bit subtractor for signal <index$addsub0000> created at line 809.
    Found 18-bit register for signal <Last_x86_Dout>.
    Found 5-bit register for signal <LEDIndex>.
    Found 5-bit subtractor for signal <LEDIndex$addsub0000> created at line 800.
    Found 1-bit register for signal <LEDOut>.
    Found 32-bit register for signal <LEDRegister>.
    Found 1-bit register for signal <LEDShift>.
    Found 1-bit register for signal <LEDWrite>.
    Found 18-bit up counter for signal <nsCounter>.
    Found 5-bit register for signal <ProbeSelect>.
    Found 1-bit register for signal <ReadFromHost>.
    Found 1-bit register for signal <sample_enable>.
    Found 16-bit up counter for signal <Scaler>.
    Found 8-bit register for signal <Scope_config>.
    Found 2-bit register for signal <Shift_register<1:0>>.
    Found 1-bit 16-to-1 multiplexer for signal <Shift_register_sample>.
    Found 1-bit register for signal <USBSend>.
    Found 1-bit register for signal <x86_Active>.
    Found 20-bit register for signal <x86_Dlast>.
    Found 18-bit register for signal <x86_Dout>.
    Found 1-bit register for signal <x86_Hold>.
    Found 1-bit register for signal <x86_PCI_Cfg_Latch>.
    Found 1-bit register for signal <x86_to_DB7>.
    Found 1-bit register for signal <Yellow>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred 194 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
	inferred   5 Priority encoder(s).
	inferred   1 Tristate(s).
Unit <DC7_PCI> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 2-bit adder                                           : 2
 4-bit subtractor                                      : 1
 5-bit subtractor                                      : 1
 7-bit subtractor                                      : 1
 8-bit subtractor                                      : 1
# Counters                                             : 4
 16-bit up counter                                     : 1
 18-bit up counter                                     : 1
 8-bit up counter                                      : 2
# Registers                                            : 192
 1-bit register                                        : 176
 16-bit register                                       : 2
 18-bit register                                       : 1
 2-bit register                                        : 1
 20-bit register                                       : 1
 4-bit register                                        : 3
 5-bit register                                        : 2
 7-bit register                                        : 1
 8-bit register                                        : 5
# Comparators                                          : 1
 8-bit comparator less                                 : 1
# Multiplexers                                         : 2
 1-bit 16-to-1 multiplexer                             : 1
 1-bit 32-to-1 multiplexer                             : 1
# Priority Encoders                                    : 5
 1-bit 1-of-5 priority encoder                         : 5
# Tristates                                            : 5
 1-bit tristate buffer                                 : 3
 18-bit tristate buffer                                : 1
 8-bit tristate buffer                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_4> for best encoding.
Optimizing FSM <USB_index/FSM> on signal <USB_index[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 01
 01    | 11
 10    | 10
 11    | 00
-------------------
Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <Host/GettingByte/FSM> on signal <GettingByte[1:6]> with one-hot encoding.
-----------------------------
 State           | Encoding
-----------------------------
 idle            | 000001
 issuerd         | 000010
 waitdatavalid   | 000100
 getexternaldata | 001000
 waitreleaserd   | 010000
 deadtime        | 100000
-----------------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <Host/PuttingByte/FSM> on signal <PuttingByte[1:3]> with gray encoding.
---------------------------------
 State               | Encoding
---------------------------------
 idle                | 000
 checkreadnotstarted | 001
 establishdata       | 011
 issuewr             | 010
 releasedata         | 110
---------------------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <DB7/State/FSM> on signal <State[1:10]> with one-hot encoding.
---------------------------
 State       | Encoding
---------------------------
 ssidle      | 0000000001
 ssasetup    | 0000000010
 ssadr       | 0000000100
 ssastbsetup | 0000001000
 ssastb      | 0000010000
 ssendastb   | 0000100000
 ssdsetup    | 0001000000
 ssdata      | 0010000000
 ssdstbsetup | 0100000000
 ssdstb      | 1000000000
---------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <x86/State/FSM> on signal <State[1:3]> with user encoding.
---------------------------
 State         | Encoding
---------------------------
 stidle        | 000
 stread        | 001
 stwrite       | 010
 stdata_to_bus | 011
 stfinish      | 100
---------------------------
WARNING:Xst:2677 - Node <Scope_config_7> of sequential type is unconnected in block <DC7_PCI>.
WARNING:Xst:2677 - Node <Scope_config_7> of sequential type is unconnected in block <DC7_PCI>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 5
# Adders/Subtractors                                   : 6
 2-bit adder                                           : 2
 4-bit subtractor                                      : 1
 5-bit subtractor                                      : 1
 7-bit subtractor                                      : 1
 8-bit subtractor                                      : 1
# Counters                                             : 3
 18-bit up counter                                     : 1
 8-bit up counter                                      : 2
# Registers                                            : 315
 Flip-Flops                                            : 315
# Comparators                                          : 1
 8-bit comparator less                                 : 1
# Multiplexers                                         : 2
 1-bit 16-to-1 multiplexer                             : 1
 1-bit 32-to-1 multiplexer                             : 1
# Priority Encoders                                    : 5
 1-bit 1-of-5 priority encoder                         : 5

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <x86_Dlast_19> of sequential type is unconnected in block <DC7_PCI>.
WARNING:Xst:2677 - Node <x86_Dlast_18> of sequential type is unconnected in block <DC7_PCI>.
WARNING:Xst:2677 - Node <Host/WCount_7> of sequential type is unconnected in block <DC7_PCI>.
WARNING:Xst:2677 - Node <Host/WCount_6> of sequential type is unconnected in block <DC7_PCI>.
WARNING:Xst:2677 - Node <Host/WCount_5> of sequential type is unconnected in block <DC7_PCI>.
WARNING:Xst:2677 - Node <Host/WCount_4> of sequential type is unconnected in block <DC7_PCI>.
WARNING:Xst:2677 - Node <Host/WCount_3> of sequential type is unconnected in block <DC7_PCI>.
WARNING:Xst:2677 - Node <Host/WCount_2> of sequential type is unconnected in block <DC7_PCI>.
WARNING:Xst:2677 - Node <Host/WCount_1> of sequential type is unconnected in block <DC7_PCI>.
WARNING:Xst:2677 - Node <Host/WCount_0> of sequential type is unconnected in block <DC7_PCI>.
WARNING:Xst:2677 - Node <Host/RCount_7> of sequential type is unconnected in block <DC7_PCI>.
WARNING:Xst:2677 - Node <Host/RCount_6> of sequential type is unconnected in block <DC7_PCI>.
WARNING:Xst:2677 - Node <Host/RCount_5> of sequential type is unconnected in block <DC7_PCI>.
WARNING:Xst:2677 - Node <Host/RCount_4> of sequential type is unconnected in block <DC7_PCI>.
WARNING:Xst:2677 - Node <Host/RCount_3> of sequential type is unconnected in block <DC7_PCI>.
WARNING:Xst:2677 - Node <Host/RCount_2> of sequential type is unconnected in block <DC7_PCI>.
WARNING:Xst:2677 - Node <Host/RCount_1> of sequential type is unconnected in block <DC7_PCI>.
WARNING:Xst:2677 - Node <Host/RCount_0> of sequential type is unconnected in block <DC7_PCI>.
WARNING:Xst:2677 - Node <Host/LastUSBRxValid> of sequential type is unconnected in block <DC7_PCI>.
WARNING:Xst:2041 - Unit DC7_PCI: 1 internal tristate is replaced by logic (pull-up yes): N5.

Optimizing unit <DC7_PCI> ...
WARNING:Xst:2677 - Node <DWordMode_0> of sequential type is unconnected in block <DC7_PCI>.

Optimizing unit <SSI> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block DC7_PCI, actual ratio is 19.
FlipFlop x86/AddressLatch_1 has been replicated 1 time(s)
FlipFlop x86/AddressLatch_2 has been replicated 1 time(s)
FlipFlop x86/AddressLatch_3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 356
 Flip-Flops                                            : 356

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : DC7_PCI.ngr
Top Level Output File Name         : DC7_PCI
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 53

Cell Usage :
# BELS                             : 995
#      GND                         : 1
#      INV                         : 10
#      LUT1                        : 17
#      LUT2                        : 48
#      LUT2_D                      : 11
#      LUT2_L                      : 7
#      LUT3                        : 164
#      LUT3_D                      : 25
#      LUT3_L                      : 15
#      LUT4                        : 465
#      LUT4_D                      : 39
#      LUT4_L                      : 86
#      MUXCY                       : 17
#      MUXF5                       : 62
#      MUXF6                       : 6
#      MUXF7                       : 2
#      MUXF8                       : 1
#      VCC                         : 1
#      XORCY                       : 18
# FlipFlops/Latches                : 356
#      FDC                         : 53
#      FDCE                        : 90
#      FDE                         : 109
#      FDP                         : 7
#      FDPE                        : 97
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 53
#      IBUF                        : 15
#      IOBUF                       : 27
#      OBUF                        : 9
#      OBUFT                       : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s250etq144-4 

 Number of Slices:                      469  out of   2448    19%  
 Number of Slice Flip Flops:            356  out of   4896     7%  
 Number of 4 input LUTs:                887  out of   4896    18%  
 Number of IOs:                          53
 Number of bonded IOBs:                  53  out of    108    49%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
PCI_Clock                          | IBUF+BUFG              | 356   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------------+------------------------+-------+
Control Signal                              | Buffer(FF name)        | Load  |
--------------------------------------------+------------------------+-------+
DB7/Reset_inv(DB7_Address_Acst_inv1_INV_0:O)| NONE(Bit_array_0)      | 247   |
--------------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 7.678ns (Maximum Frequency: 130.242MHz)
   Minimum input arrival time before clock: 10.116ns
   Maximum output required time after clock: 14.505ns
   Maximum combinational path delay: 11.917ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'PCI_Clock'
  Clock period: 7.678ns (frequency: 130.242MHz)
  Total number of paths / destination ports: 6495 / 541
-------------------------------------------------------------------------
Delay:               7.678ns (Levels of Logic = 4)
  Source:            x86_Hold (FF)
  Destination:       DB7_Address_7 (FF)
  Source Clock:      PCI_Clock rising
  Destination Clock: PCI_Clock rising

  Data Path: x86_Hold to DB7_Address_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            11   0.591   1.012  x86_Hold (x86_Hold)
     LUT2:I1->O            5   0.704   0.637  x86/TRDY_or00001 (x86/TRDY_or0000)
     LUT4:I3->O           10   0.704   0.886  x86/WriteReq1 (x86_Write)
     LUT4_D:I3->O          1   0.704   0.424  LEDRegister_11_mux000011_1 (LEDRegister_11_mux000011)
     LUT4:I3->O            8   0.704   0.757  DB7_Address_not00011 (DB7_Address_not0001)
     FDPE:CE                   0.555          DB7_Address_0
    ----------------------------------------
    Total                      7.678ns (3.962ns logic, 3.716ns route)
                                       (51.6% logic, 48.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'PCI_Clock'
  Total number of paths / destination ports: 3051 / 403
-------------------------------------------------------------------------
Offset:              10.116ns (Levels of Logic = 6)
  Source:            CBE<2> (PAD)
  Destination:       LEDRegister_12 (FF)
  Destination Clock: PCI_Clock rising

  Data Path: CBE<2> to LEDRegister_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            36   1.218   1.438  CBE_2_IBUF (CBE_2_IBUF)
     LUT2:I0->O           14   0.704   1.035  ProbeSelect_cmp_eq000011 (Last_x86_Dout_13_cmp_eq0000)
     LUT4:I2->O           28   0.704   1.436  LEDWrite_mux0000111 (N98)
     LUT3:I0->O            1   0.704   0.595  LEDRegister_11_mux000011_SW1 (N280)
     LUT4_D:I0->O          3   0.704   0.566  LEDRegister_16_mux000021 (N228)
     LUT4:I2->O            1   0.704   0.000  LEDRegister_22_mux00001 (LEDRegister_22_mux0000)
     FDPE:D                    0.308          LEDRegister_22
    ----------------------------------------
    Total                     10.116ns (5.046ns logic, 5.070ns route)
                                       (49.9% logic, 50.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'PCI_Clock'
  Total number of paths / destination ports: 462 / 38
-------------------------------------------------------------------------
Offset:              14.505ns (Levels of Logic = 12)
  Source:            DB7/ShiftCount_3 (FF)
  Destination:       Probe (PAD)
  Source Clock:      PCI_Clock rising

  Data Path: DB7/ShiftCount_3 to Probe
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             11   0.591   1.108  DB7/ShiftCount_3 (DB7/ShiftCount_3)
     LUT4:I0->O            1   0.704   0.000  DB7/SDO222_G (N559)
     MUXF5:I1->O           2   0.321   0.622  DB7/SDO222 (DB7/SDO222)
     LUT4:I0->O            1   0.704   0.000  DB7/SDO2611 (DB7/SDO2611)
     MUXF5:I1->O           2   0.321   0.451  DB7/SDO261_f5 (DB7/SDO261)
     LUT4:I3->O            1   0.704   0.000  DB7/SDO468_SW01 (DB7/SDO468_SW0)
     MUXF5:I1->O           1   0.321   0.455  DB7/SDO468_SW0_f5 (N520)
     LUT4:I2->O            2   0.704   0.451  DB7/SDO468 (SSDOut_OBUF)
     LUT4:I3->O            1   0.704   0.424  Probe255 (Probe255)
     LUT4:I3->O            1   0.704   0.000  Probe394_SW02 (Probe394_SW01)
     MUXF5:I0->O           1   0.321   0.499  Probe394_SW0_f5 (N524)
     LUT4:I1->O            1   0.704   0.420  Probe394 (Probe_OBUF)
     OBUF:I->O                 3.272          Probe_OBUF (Probe)
    ----------------------------------------
    Total                     14.505ns (10.075ns logic, 4.430ns route)
                                       (69.5% logic, 30.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 8 / 1
-------------------------------------------------------------------------
Delay:               11.917ns (Levels of Logic = 8)
  Source:            IRdy (PAD)
  Destination:       Probe (PAD)

  Data Path: IRdy to Probe
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   1.218   1.113  IRdy_IBUF (IRdy_IBUF)
     LUT4:I1->O           36   0.704   1.342  x86/ReadReq1 (x86_Read)
     LUT4:I1->O            1   0.704   0.000  Probe324_G (N587)
     MUXF5:I1->O           1   0.321   0.595  Probe324 (Probe324)
     LUT4:I0->O            1   0.704   0.000  Probe394_SW02 (Probe394_SW01)
     MUXF5:I0->O           1   0.321   0.499  Probe394_SW0_f5 (N524)
     LUT4:I1->O            1   0.704   0.420  Probe394 (Probe_OBUF)
     OBUF:I->O                 3.272          Probe_OBUF (Probe)
    ----------------------------------------
    Total                     11.917ns (7.948ns logic, 3.969ns route)
                                       (66.7% logic, 33.3% route)

=========================================================================


Total REAL time to Xst completion: 38.00 secs
Total CPU time to Xst completion: 37.83 secs
 
--> 

Total memory usage is 329740 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   46 (   0 filtered)
Number of infos    :    6 (   0 filtered)

