

================================================================
== Vivado HLS Report for 'backoff_vi'
================================================================
* Date:           Thu Oct 29 12:22:37 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        fyp
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.485 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|       16| 10.000 ns | 0.160 us |    1|   16|   none  |
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 17 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.18>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3* %current_txop_holder) nounwind, !map !56"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @backoff_vi_str) nounwind"   --->   Operation 19 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%vi_backoff_counter_l = load i10* @vi_backoff_counter, align 2" [fyp/edca.c:219]   --->   Operation 20 'load' 'vi_backoff_counter_l' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.70ns)   --->   "%icmp_ln219 = icmp eq i10 %vi_backoff_counter_l, 0" [fyp/edca.c:219]   --->   Operation 21 'icmp' 'icmp_ln219' <Predicate = true> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %icmp_ln219, label %1, label %5" [fyp/edca.c:219]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (2.12ns)   --->   "%add_ln228 = add i10 %vi_backoff_counter_l, -1" [fyp/edca.c:228]   --->   Operation 23 'add' 'add_ln228' <Predicate = (!icmp_ln219)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.66ns)   --->   "store i10 %add_ln228, i10* @vi_backoff_counter, align 2" [fyp/edca.c:228]   --->   Operation 24 'store' <Predicate = (!icmp_ln219)> <Delay = 1.66>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "br label %6" [fyp/edca.c:229]   --->   Operation 25 'br' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%current_txop_holder_s = call i3 @_ssdm_op_Read.ap_auto.i3P(i3* %current_txop_holder) nounwind" [fyp/edca.c:220]   --->   Operation 26 'read' 'current_txop_holder_s' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.18ns)   --->   "%icmp_ln220 = icmp ult i3 %current_txop_holder_s, 3" [fyp/edca.c:220]   --->   Operation 27 'icmp' 'icmp_ln220' <Predicate = (icmp_ln219)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp_ln220, label %2, label %3" [fyp/edca.c:220]   --->   Operation 28 'br' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%CW_vi_load = load i10* @CW_vi, align 2" [fyp/edca.c:283->fyp/edca.c:224]   --->   Operation 29 'load' 'CW_vi_load' <Predicate = (icmp_ln219 & !icmp_ln220)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.70ns)   --->   "%icmp_ln283 = icmp eq i10 %CW_vi_load, -1" [fyp/edca.c:283->fyp/edca.c:224]   --->   Operation 30 'icmp' 'icmp_ln283' <Predicate = (icmp_ln219 & !icmp_ln220)> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.66ns)   --->   "br i1 %icmp_ln283, label %hls_label_0, label %4" [fyp/edca.c:283->fyp/edca.c:224]   --->   Operation 31 'br' <Predicate = (icmp_ln219 & !icmp_ln220)> <Delay = 1.66>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%shl_ln284 = shl i10 %CW_vi_load, 1" [fyp/edca.c:284->fyp/edca.c:224]   --->   Operation 32 'shl' 'shl_ln284' <Predicate = (icmp_ln219 & !icmp_ln220 & !icmp_ln283)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%or_ln284 = or i10 %shl_ln284, 1" [fyp/edca.c:284->fyp/edca.c:224]   --->   Operation 33 'or' 'or_ln284' <Predicate = (icmp_ln219 & !icmp_ln220 & !icmp_ln283)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "store i10 %or_ln284, i10* @CW_vi, align 2" [fyp/edca.c:284->fyp/edca.c:224]   --->   Operation 34 'store' <Predicate = (icmp_ln219 & !icmp_ln220 & !icmp_ln283)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.66ns)   --->   "br label %hls_label_0" [fyp/edca.c:285->fyp/edca.c:224]   --->   Operation 35 'br' <Predicate = (icmp_ln219 & !icmp_ln220 & !icmp_ln283)> <Delay = 1.66>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%rand_state_load = load i32* @rand_state, align 4" [fyp/r_n_g.c:5->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 36 'load' 'rand_state_load' <Predicate = (icmp_ln219 & !icmp_ln220)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%low = trunc i32 %rand_state_load to i15" [fyp/r_n_g.c:5->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 37 'trunc' 'low' <Predicate = (icmp_ln219 & !icmp_ln220)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln5 = zext i15 %low to i32" [fyp/r_n_g.c:5->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 38 'zext' 'zext_ln5' <Predicate = (icmp_ln219 & !icmp_ln220)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (5.57ns)   --->   "%low_1 = mul i32 %zext_ln5, 48271" [fyp/r_n_g.c:7->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 39 'mul' 'low_1' <Predicate = (icmp_ln219 & !icmp_ln220)> <Delay = 5.57> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%high = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %rand_state_load, i32 15, i32 31)" [fyp/r_n_g.c:8->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 40 'partselect' 'high' <Predicate = (icmp_ln219 & !icmp_ln220)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%high_1 = zext i17 %high to i32" [fyp/r_n_g.c:8->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 41 'zext' 'high_1' <Predicate = (icmp_ln219 & !icmp_ln220)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (7.18ns) (root node of the DSP)   --->   "%high_2 = mul i32 48271, %high_1" [fyp/r_n_g.c:9->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 42 'mul' 'high_2' <Predicate = (icmp_ln219 & !icmp_ln220)> <Delay = 7.18> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %high_2, i32 16, i32 31)" [fyp/r_n_g.c:10->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 43 'partselect' 'trunc_ln' <Predicate = (icmp_ln219 & !icmp_ln220)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i3P(i3* %current_txop_holder, i3 3) nounwind" [fyp/edca.c:221]   --->   Operation 44 'write' <Predicate = (icmp_ln219 & icmp_ln220)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "br label %6" [fyp/edca.c:222]   --->   Operation 45 'br' <Predicate = (icmp_ln219 & icmp_ln220)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 8.48>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%empty = phi i10 [ %or_ln284, %4 ], [ %CW_vi_load, %3 ]" [fyp/edca.c:284->fyp/edca.c:224]   --->   Operation 46 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i32 %low_1, [1 x i8]* @p_str2, [4 x i8]* @p_str3, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [fyp/r_n_g.c:7->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 47 'specfucore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node x_1)   --->   "%trunc_ln9 = trunc i32 %high_2 to i16" [fyp/r_n_g.c:9->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 48 'trunc' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node x_1)   --->   "%zext_ln10 = zext i16 %trunc_ln9 to i32" [fyp/r_n_g.c:10->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 49 'zext' 'zext_ln10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (2.14ns)   --->   "%add_ln10 = add i16 15, %trunc_ln" [fyp/r_n_g.c:10->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 50 'add' 'add_ln10' <Predicate = true> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node x_1)   --->   "%zext_ln10_1 = zext i16 %add_ln10 to i32" [fyp/r_n_g.c:10->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 51 'zext' 'zext_ln10_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node x_1)   --->   "%x = shl i32 %zext_ln10, %zext_ln10_1" [fyp/r_n_g.c:10->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 52 'shl' 'x' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (3.67ns) (out node of the LUT)   --->   "%x_1 = add i32 %x, %low_1" [fyp/r_n_g.c:11->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 53 'add' 'x_1' <Predicate = true> <Delay = 3.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln11 = trunc i32 %x_1 to i31" [fyp/r_n_g.c:11->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 54 'trunc' 'trunc_ln11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i31 %trunc_ln11 to i32" [fyp/r_n_g.c:12->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 55 'zext' 'zext_ln12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_1, i32 31)" [fyp/r_n_g.c:12->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 56 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln12_1 = zext i1 %tmp to i32" [fyp/r_n_g.c:12->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 57 'zext' 'zext_ln12_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (2.66ns)   --->   "%x_2 = add i32 %zext_ln12, %zext_ln12_1" [fyp/r_n_g.c:12->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 58 'add' 'x_2' <Predicate = true> <Delay = 2.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "store i32 %x_2, i32* @rand_state, align 4" [fyp/r_n_g.c:13->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 59 'store' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.18>
ST_3 : Operation 60 [6/6] (6.18ns)   --->   "%tmp_i_i = uitofp i32 %x_2 to float" [fyp/r_n_g.c:15->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 60 'uitofp' 'tmp_i_i' <Predicate = true> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.18>
ST_4 : Operation 61 [5/6] (6.18ns)   --->   "%tmp_i_i = uitofp i32 %x_2 to float" [fyp/r_n_g.c:15->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 61 'uitofp' 'tmp_i_i' <Predicate = true> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.18>
ST_5 : Operation 62 [4/6] (6.18ns)   --->   "%tmp_i_i = uitofp i32 %x_2 to float" [fyp/r_n_g.c:15->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 62 'uitofp' 'tmp_i_i' <Predicate = true> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.18>
ST_6 : Operation 63 [3/6] (6.18ns)   --->   "%tmp_i_i = uitofp i32 %x_2 to float" [fyp/r_n_g.c:15->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 63 'uitofp' 'tmp_i_i' <Predicate = true> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.18>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln287 = zext i10 %empty to i32" [fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 64 'zext' 'zext_ln287' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [6/6] (6.18ns)   --->   "%tmp_i = sitofp i32 %zext_ln287 to float" [fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 65 'sitofp' 'tmp_i' <Predicate = true> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 66 [2/6] (6.18ns)   --->   "%tmp_i_i = uitofp i32 %x_2 to float" [fyp/r_n_g.c:15->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 66 'uitofp' 'tmp_i_i' <Predicate = true> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.18>
ST_8 : Operation 67 [5/6] (6.18ns)   --->   "%tmp_i = sitofp i32 %zext_ln287 to float" [fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 67 'sitofp' 'tmp_i' <Predicate = true> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 68 [1/6] (6.18ns)   --->   "%tmp_i_i = uitofp i32 %x_2 to float" [fyp/r_n_g.c:15->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 68 'uitofp' 'tmp_i_i' <Predicate = true> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.18>
ST_9 : Operation 69 [4/6] (6.18ns)   --->   "%tmp_i = sitofp i32 %zext_ln287 to float" [fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 69 'sitofp' 'tmp_i' <Predicate = true> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 70 [4/4] (5.78ns)   --->   "%tmp_4_i_i = fmul float %tmp_i_i, 0x3E00000000000000" [fyp/r_n_g.c:15->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 70 'fmul' 'tmp_4_i_i' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.18>
ST_10 : Operation 71 [3/6] (6.18ns)   --->   "%tmp_i = sitofp i32 %zext_ln287 to float" [fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 71 'sitofp' 'tmp_i' <Predicate = true> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 72 [3/4] (5.78ns)   --->   "%tmp_4_i_i = fmul float %tmp_i_i, 0x3E00000000000000" [fyp/r_n_g.c:15->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 72 'fmul' 'tmp_4_i_i' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.18>
ST_11 : Operation 73 [2/6] (6.18ns)   --->   "%tmp_i = sitofp i32 %zext_ln287 to float" [fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 73 'sitofp' 'tmp_i' <Predicate = true> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 74 [2/4] (5.78ns)   --->   "%tmp_4_i_i = fmul float %tmp_i_i, 0x3E00000000000000" [fyp/r_n_g.c:15->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 74 'fmul' 'tmp_4_i_i' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.18>
ST_12 : Operation 75 [1/6] (6.18ns)   --->   "%tmp_i = sitofp i32 %zext_ln287 to float" [fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 75 'sitofp' 'tmp_i' <Predicate = true> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 76 [1/4] (5.78ns)   --->   "%tmp_4_i_i = fmul float %tmp_i_i, 0x3E00000000000000" [fyp/r_n_g.c:15->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 76 'fmul' 'tmp_4_i_i' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.78>
ST_13 : Operation 77 [4/4] (5.78ns)   --->   "%x_assign = fmul float %tmp_i, %tmp_4_i_i" [fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 77 'fmul' 'x_assign' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.78>
ST_14 : Operation 78 [3/4] (5.78ns)   --->   "%x_assign = fmul float %tmp_i, %tmp_4_i_i" [fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 78 'fmul' 'x_assign' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.78>
ST_15 : Operation 79 [2/4] (5.78ns)   --->   "%x_assign = fmul float %tmp_i, %tmp_4_i_i" [fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 79 'fmul' 'x_assign' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.89>
ST_16 : Operation 80 [1/4] (5.78ns)   --->   "%x_assign = fmul float %tmp_i, %tmp_4_i_i" [fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 80 'fmul' 'x_assign' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 81 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast float %x_assign to i32" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 81 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:317->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 82 'partselect' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_V_1 = trunc i32 %p_Val2_s to i23" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:318->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 83 'trunc' 'tmp_V_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln339 = zext i8 %tmp_V to i9" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 84 'zext' 'zext_ln339' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 85 [1/1] (2.11ns)   --->   "%add_ln339 = add i9 -127, %zext_ln339" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 85 'add' 'add_ln339' <Predicate = true> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 86 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln339, i32 8)" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 86 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 87 [1/1] (2.11ns)   --->   "%sub_ln1311 = sub i8 127, %tmp_V" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 87 'sub' 'sub_ln1311' <Predicate = true> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.83>
ST_17 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_1_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind" [fyp/r_n_g.c:8->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 88 'specregionbegin' 'tmp_1_i_i' <Predicate = (icmp_ln219 & !icmp_ln220)> <Delay = 0.00>
ST_17 : Operation 89 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_1_i_i) nounwind" [fyp/r_n_g.c:9->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 89 'specregionend' 'empty_6' <Predicate = (icmp_ln219 & !icmp_ln220)> <Delay = 0.00>
ST_17 : Operation 90 [1/1] (0.00ns)   --->   "%mantissa_V = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_1, i1 false)" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 90 'bitconcatenate' 'mantissa_V' <Predicate = (icmp_ln219 & !icmp_ln220)> <Delay = 0.00>
ST_17 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312)   --->   "%zext_ln682 = zext i25 %mantissa_V to i63" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 91 'zext' 'zext_ln682' <Predicate = (icmp_ln219 & !icmp_ln220 & !isNeg)> <Delay = 0.00>
ST_17 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i8 %sub_ln1311 to i9" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 92 'sext' 'sext_ln1311' <Predicate = (icmp_ln219 & !icmp_ln220 & isNeg)> <Delay = 0.00>
ST_17 : Operation 93 [1/1] (1.08ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln339" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 93 'select' 'ush' <Predicate = (icmp_ln219 & !icmp_ln220)> <Delay = 1.08> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312)   --->   "%sext_ln1311_1 = sext i9 %ush to i32" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 94 'sext' 'sext_ln1311_1' <Predicate = (icmp_ln219 & !icmp_ln220 & !isNeg)> <Delay = 0.00>
ST_17 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312)   --->   "%sext_ln1311_2 = sext i9 %ush to i25" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 95 'sext' 'sext_ln1311_2' <Predicate = (icmp_ln219 & !icmp_ln220 & isNeg)> <Delay = 0.00>
ST_17 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312)   --->   "%zext_ln1287 = zext i32 %sext_ln1311_1 to i63" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 96 'zext' 'zext_ln1287' <Predicate = (icmp_ln219 & !icmp_ln220 & !isNeg)> <Delay = 0.00>
ST_17 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312)   --->   "%r_V = lshr i25 %mantissa_V, %sext_ln1311_2" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 97 'lshr' 'r_V' <Predicate = (icmp_ln219 & !icmp_ln220 & isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312)   --->   "%r_V_1 = shl i63 %zext_ln682, %zext_ln1287" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 98 'shl' 'r_V_1' <Predicate = (icmp_ln219 & !icmp_ln220 & !isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V, i32 24)" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:74->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 99 'bitselect' 'tmp_3' <Predicate = (icmp_ln219 & !icmp_ln220 & isNeg)> <Delay = 0.00>
ST_17 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312)   --->   "%zext_ln662 = zext i1 %tmp_3 to i10" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:74->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 100 'zext' 'zext_ln662' <Predicate = (icmp_ln219 & !icmp_ln220 & isNeg)> <Delay = 0.00>
ST_17 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312)   --->   "%tmp_2 = call i10 @_ssdm_op_PartSelect.i10.i63.i32.i32(i63 %r_V_1, i32 24, i32 33)" [fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 101 'partselect' 'tmp_2' <Predicate = (icmp_ln219 & !icmp_ln220 & !isNeg)> <Delay = 0.00>
ST_17 : Operation 102 [1/1] (4.08ns) (out node of the LUT)   --->   "%select_ln1312 = select i1 %isNeg, i10 %zext_ln662, i10 %tmp_2" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 102 'select' 'select_ln1312' <Predicate = (icmp_ln219 & !icmp_ln220)> <Delay = 4.08> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 103 [1/1] (1.66ns)   --->   "store i10 %select_ln1312, i10* @vi_backoff_counter, align 2" [fyp/edca.c:287->fyp/edca.c:224]   --->   Operation 103 'store' <Predicate = (icmp_ln219 & !icmp_ln220)> <Delay = 1.66>
ST_17 : Operation 104 [1/1] (0.00ns)   --->   "br label %6" [fyp/edca.c:225]   --->   Operation 104 'br' <Predicate = (icmp_ln219 & !icmp_ln220)> <Delay = 0.00>
ST_17 : Operation 105 [1/1] (0.00ns)   --->   "ret void" [fyp/edca.c:232]   --->   Operation 105 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ current_txop_holder]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ vi_backoff_counter]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ CW_vi]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ rand_state]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0       (specbitsmap    ) [ 000000000000000000]
spectopmodule_ln0     (spectopmodule  ) [ 000000000000000000]
vi_backoff_counter_l  (load           ) [ 000000000000000000]
icmp_ln219            (icmp           ) [ 011111111111111111]
br_ln219              (br             ) [ 000000000000000000]
add_ln228             (add            ) [ 000000000000000000]
store_ln228           (store          ) [ 000000000000000000]
br_ln229              (br             ) [ 000000000000000000]
current_txop_holder_s (read           ) [ 000000000000000000]
icmp_ln220            (icmp           ) [ 011111111111111111]
br_ln220              (br             ) [ 000000000000000000]
CW_vi_load            (load           ) [ 011000000000000000]
icmp_ln283            (icmp           ) [ 010000000000000000]
br_ln283              (br             ) [ 011000000000000000]
shl_ln284             (shl            ) [ 000000000000000000]
or_ln284              (or             ) [ 011000000000000000]
store_ln284           (store          ) [ 000000000000000000]
br_ln285              (br             ) [ 011000000000000000]
rand_state_load       (load           ) [ 000000000000000000]
low                   (trunc          ) [ 000000000000000000]
zext_ln5              (zext           ) [ 000000000000000000]
low_1                 (mul            ) [ 001000000000000000]
high                  (partselect     ) [ 000000000000000000]
high_1                (zext           ) [ 000000000000000000]
high_2                (mul            ) [ 001000000000000000]
trunc_ln              (partselect     ) [ 001000000000000000]
write_ln221           (write          ) [ 000000000000000000]
br_ln222              (br             ) [ 000000000000000000]
empty                 (phi            ) [ 001111110000000000]
specfucore_ln7        (specfucore     ) [ 000000000000000000]
trunc_ln9             (trunc          ) [ 000000000000000000]
zext_ln10             (zext           ) [ 000000000000000000]
add_ln10              (add            ) [ 000000000000000000]
zext_ln10_1           (zext           ) [ 000000000000000000]
x                     (shl            ) [ 000000000000000000]
x_1                   (add            ) [ 000000000000000000]
trunc_ln11            (trunc          ) [ 000000000000000000]
zext_ln12             (zext           ) [ 000000000000000000]
tmp                   (bitselect      ) [ 000000000000000000]
zext_ln12_1           (zext           ) [ 000000000000000000]
x_2                   (add            ) [ 000111111000000000]
store_ln13            (store          ) [ 000000000000000000]
zext_ln287            (zext           ) [ 000000001111100000]
tmp_i_i               (uitofp         ) [ 000000000111100000]
tmp_i                 (sitofp         ) [ 000000000000011110]
tmp_4_i_i             (fmul           ) [ 000000000000011110]
x_assign              (fmul           ) [ 000000000000000000]
p_Val2_s              (bitcast        ) [ 000000000000000000]
tmp_V                 (partselect     ) [ 000000000000000000]
tmp_V_1               (trunc          ) [ 000000000000000001]
zext_ln339            (zext           ) [ 000000000000000000]
add_ln339             (add            ) [ 000000000000000001]
isNeg                 (bitselect      ) [ 000000000000000001]
sub_ln1311            (sub            ) [ 000000000000000001]
tmp_1_i_i             (specregionbegin) [ 000000000000000000]
empty_6               (specregionend  ) [ 000000000000000000]
mantissa_V            (bitconcatenate ) [ 000000000000000000]
zext_ln682            (zext           ) [ 000000000000000000]
sext_ln1311           (sext           ) [ 000000000000000000]
ush                   (select         ) [ 000000000000000000]
sext_ln1311_1         (sext           ) [ 000000000000000000]
sext_ln1311_2         (sext           ) [ 000000000000000000]
zext_ln1287           (zext           ) [ 000000000000000000]
r_V                   (lshr           ) [ 000000000000000000]
r_V_1                 (shl            ) [ 000000000000000000]
tmp_3                 (bitselect      ) [ 000000000000000000]
zext_ln662            (zext           ) [ 000000000000000000]
tmp_2                 (partselect     ) [ 000000000000000000]
select_ln1312         (select         ) [ 000000000000000000]
store_ln287           (store          ) [ 000000000000000000]
br_ln225              (br             ) [ 000000000000000000]
ret_ln232             (ret            ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="current_txop_holder">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_txop_holder"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="vi_backoff_counter">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vi_backoff_counter"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="CW_vi">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CW_vi"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="rand_state">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rand_state"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="backoff_vi_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3P"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i17.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i3P"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFUCore"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i1.i23.i1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i25.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i63.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="current_txop_holder_s_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="3" slack="0"/>
<pin id="88" dir="0" index="1" bw="3" slack="0"/>
<pin id="89" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="current_txop_holder_s/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="write_ln221_write_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="3" slack="0"/>
<pin id="95" dir="0" index="2" bw="3" slack="0"/>
<pin id="96" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln221/1 "/>
</bind>
</comp>

<comp id="100" class="1005" name="empty_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="10" slack="5"/>
<pin id="102" dir="1" index="1" bw="10" slack="5"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="103" class="1004" name="empty_phi_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="10" slack="1"/>
<pin id="105" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="10" slack="1"/>
<pin id="107" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="4" bw="10" slack="5"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="1"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_4_i_i/9 x_assign/13 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="1"/>
<pin id="117" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="uitofp(38) " fcode="uitofp"/>
<opset="tmp_i_i/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="10" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="tmp_i/7 "/>
</bind>
</comp>

<comp id="121" class="1004" name="vi_backoff_counter_l_load_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="10" slack="0"/>
<pin id="123" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="vi_backoff_counter_l/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="icmp_ln219_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="10" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="1" index="2" bw="1" slack="16"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln219/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="add_ln228_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="10" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln228/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="store_ln228_store_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="10" slack="0"/>
<pin id="139" dir="0" index="1" bw="10" slack="0"/>
<pin id="140" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln228/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="icmp_ln220_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="3" slack="0"/>
<pin id="145" dir="0" index="1" bw="3" slack="0"/>
<pin id="146" dir="1" index="2" bw="1" slack="16"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln220/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="CW_vi_load_load_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="10" slack="0"/>
<pin id="151" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="CW_vi_load/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="icmp_ln283_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="10" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln283/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="shl_ln284_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="10" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln284/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="or_ln284_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="10" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln284/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="store_ln284_store_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="10" slack="0"/>
<pin id="173" dir="0" index="1" bw="10" slack="0"/>
<pin id="174" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln284/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="rand_state_load_load_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rand_state_load/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="low_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="low/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="zext_ln5_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="15" slack="0"/>
<pin id="187" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln5/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="low_1_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="15" slack="0"/>
<pin id="191" dir="0" index="1" bw="17" slack="0"/>
<pin id="192" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="low_1/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="high_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="17" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="0"/>
<pin id="198" dir="0" index="2" bw="5" slack="0"/>
<pin id="199" dir="0" index="3" bw="6" slack="0"/>
<pin id="200" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="high/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="high_1_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="17" slack="0"/>
<pin id="207" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="high_1/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="trunc_ln_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="16" slack="0"/>
<pin id="211" dir="0" index="1" bw="32" slack="0"/>
<pin id="212" dir="0" index="2" bw="6" slack="0"/>
<pin id="213" dir="0" index="3" bw="6" slack="0"/>
<pin id="214" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="trunc_ln9_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="1"/>
<pin id="220" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln9/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="zext_ln10_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="16" slack="0"/>
<pin id="223" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="add_ln10_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="5" slack="0"/>
<pin id="227" dir="0" index="1" bw="16" slack="1"/>
<pin id="228" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="zext_ln10_1_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="16" slack="0"/>
<pin id="232" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10_1/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="x_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="16" slack="0"/>
<pin id="236" dir="0" index="1" bw="16" slack="0"/>
<pin id="237" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="x/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="x_1_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="1"/>
<pin id="243" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_1/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="trunc_ln11_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln11/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="zext_ln12_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="31" slack="0"/>
<pin id="251" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="32" slack="0"/>
<pin id="256" dir="0" index="2" bw="6" slack="0"/>
<pin id="257" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="zext_ln12_1_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_1/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="x_2_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="31" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_2/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="store_ln13_store_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="0"/>
<pin id="273" dir="0" index="1" bw="32" slack="0"/>
<pin id="274" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="zext_ln287_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="10" slack="5"/>
<pin id="279" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln287/7 "/>
</bind>
</comp>

<comp id="282" class="1004" name="p_Val2_s_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/16 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_V_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="8" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="0"/>
<pin id="289" dir="0" index="2" bw="6" slack="0"/>
<pin id="290" dir="0" index="3" bw="6" slack="0"/>
<pin id="291" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V/16 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_V_1_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V_1/16 "/>
</bind>
</comp>

<comp id="300" class="1004" name="zext_ln339_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="0"/>
<pin id="302" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln339/16 "/>
</bind>
</comp>

<comp id="304" class="1004" name="add_ln339_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="8" slack="0"/>
<pin id="306" dir="0" index="1" bw="8" slack="0"/>
<pin id="307" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln339/16 "/>
</bind>
</comp>

<comp id="310" class="1004" name="isNeg_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="9" slack="0"/>
<pin id="313" dir="0" index="2" bw="5" slack="0"/>
<pin id="314" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/16 "/>
</bind>
</comp>

<comp id="318" class="1004" name="sub_ln1311_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="8" slack="0"/>
<pin id="320" dir="0" index="1" bw="8" slack="0"/>
<pin id="321" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311/16 "/>
</bind>
</comp>

<comp id="324" class="1004" name="mantissa_V_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="25" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="0" index="2" bw="23" slack="1"/>
<pin id="328" dir="0" index="3" bw="1" slack="0"/>
<pin id="329" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_V/17 "/>
</bind>
</comp>

<comp id="333" class="1004" name="zext_ln682_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="25" slack="0"/>
<pin id="335" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln682/17 "/>
</bind>
</comp>

<comp id="337" class="1004" name="sext_ln1311_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="8" slack="1"/>
<pin id="339" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311/17 "/>
</bind>
</comp>

<comp id="340" class="1004" name="ush_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="1"/>
<pin id="342" dir="0" index="1" bw="8" slack="0"/>
<pin id="343" dir="0" index="2" bw="9" slack="1"/>
<pin id="344" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/17 "/>
</bind>
</comp>

<comp id="346" class="1004" name="sext_ln1311_1_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="9" slack="0"/>
<pin id="348" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_1/17 "/>
</bind>
</comp>

<comp id="350" class="1004" name="sext_ln1311_2_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="9" slack="0"/>
<pin id="352" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_2/17 "/>
</bind>
</comp>

<comp id="354" class="1004" name="zext_ln1287_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="9" slack="0"/>
<pin id="356" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1287/17 "/>
</bind>
</comp>

<comp id="358" class="1004" name="r_V_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="25" slack="0"/>
<pin id="360" dir="0" index="1" bw="9" slack="0"/>
<pin id="361" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/17 "/>
</bind>
</comp>

<comp id="364" class="1004" name="r_V_1_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="25" slack="0"/>
<pin id="366" dir="0" index="1" bw="32" slack="0"/>
<pin id="367" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_1/17 "/>
</bind>
</comp>

<comp id="370" class="1004" name="tmp_3_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="0" index="1" bw="25" slack="0"/>
<pin id="373" dir="0" index="2" bw="6" slack="0"/>
<pin id="374" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/17 "/>
</bind>
</comp>

<comp id="378" class="1004" name="zext_ln662_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln662/17 "/>
</bind>
</comp>

<comp id="382" class="1004" name="tmp_2_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="10" slack="0"/>
<pin id="384" dir="0" index="1" bw="63" slack="0"/>
<pin id="385" dir="0" index="2" bw="6" slack="0"/>
<pin id="386" dir="0" index="3" bw="7" slack="0"/>
<pin id="387" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/17 "/>
</bind>
</comp>

<comp id="392" class="1004" name="select_ln1312_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="1"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="0" index="2" bw="10" slack="0"/>
<pin id="396" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1312/17 "/>
</bind>
</comp>

<comp id="399" class="1004" name="store_ln287_store_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="10" slack="0"/>
<pin id="401" dir="0" index="1" bw="10" slack="0"/>
<pin id="402" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln287/17 "/>
</bind>
</comp>

<comp id="405" class="1007" name="high_2_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="0"/>
<pin id="407" dir="0" index="1" bw="17" slack="0"/>
<pin id="408" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="high_2/1 "/>
</bind>
</comp>

<comp id="412" class="1005" name="icmp_ln219_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="16"/>
<pin id="414" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln219 "/>
</bind>
</comp>

<comp id="416" class="1005" name="icmp_ln220_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="16"/>
<pin id="418" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln220 "/>
</bind>
</comp>

<comp id="420" class="1005" name="CW_vi_load_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="10" slack="1"/>
<pin id="422" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="CW_vi_load "/>
</bind>
</comp>

<comp id="428" class="1005" name="or_ln284_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="10" slack="1"/>
<pin id="430" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="or_ln284 "/>
</bind>
</comp>

<comp id="433" class="1005" name="low_1_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="1"/>
<pin id="435" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="low_1 "/>
</bind>
</comp>

<comp id="438" class="1005" name="high_2_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="1"/>
<pin id="440" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="high_2 "/>
</bind>
</comp>

<comp id="443" class="1005" name="trunc_ln_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="16" slack="1"/>
<pin id="445" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="448" class="1005" name="x_2_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="1"/>
<pin id="450" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_2 "/>
</bind>
</comp>

<comp id="453" class="1005" name="zext_ln287_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="1"/>
<pin id="455" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln287 "/>
</bind>
</comp>

<comp id="458" class="1005" name="tmp_i_i_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="1"/>
<pin id="460" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i "/>
</bind>
</comp>

<comp id="463" class="1005" name="tmp_i_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="32" slack="1"/>
<pin id="465" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="468" class="1005" name="tmp_4_i_i_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="1"/>
<pin id="470" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_i_i "/>
</bind>
</comp>

<comp id="473" class="1005" name="tmp_V_1_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="23" slack="1"/>
<pin id="475" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_1 "/>
</bind>
</comp>

<comp id="478" class="1005" name="add_ln339_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="9" slack="1"/>
<pin id="480" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln339 "/>
</bind>
</comp>

<comp id="483" class="1005" name="isNeg_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="1"/>
<pin id="485" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg "/>
</bind>
</comp>

<comp id="489" class="1005" name="sub_ln1311_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="8" slack="1"/>
<pin id="491" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1311 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="90"><net_src comp="18" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="36" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="0" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="99"><net_src comp="20" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="109"><net_src comp="103" pin="4"/><net_sink comp="100" pin=0"/></net>

<net id="114"><net_src comp="50" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="124"><net_src comp="2" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="129"><net_src comp="121" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="14" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="135"><net_src comp="121" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="16" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="141"><net_src comp="131" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="2" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="147"><net_src comp="86" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="20" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="152"><net_src comp="4" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="157"><net_src comp="149" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="16" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="149" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="22" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="169"><net_src comp="159" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="22" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="175"><net_src comp="165" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="4" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="180"><net_src comp="6" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="177" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="181" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="193"><net_src comp="185" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="24" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="201"><net_src comp="26" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="177" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="203"><net_src comp="28" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="204"><net_src comp="30" pin="0"/><net_sink comp="195" pin=3"/></net>

<net id="208"><net_src comp="195" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="32" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="216"><net_src comp="34" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="217"><net_src comp="30" pin="0"/><net_sink comp="209" pin=3"/></net>

<net id="224"><net_src comp="218" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="229"><net_src comp="46" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="233"><net_src comp="225" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="238"><net_src comp="221" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="230" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="234" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="248"><net_src comp="240" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="252"><net_src comp="245" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="258"><net_src comp="48" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="240" pin="2"/><net_sink comp="253" pin=1"/></net>

<net id="260"><net_src comp="30" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="264"><net_src comp="253" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="269"><net_src comp="249" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="261" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="275"><net_src comp="265" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="6" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="280"><net_src comp="100" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="285"><net_src comp="110" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="292"><net_src comp="52" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="282" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="294"><net_src comp="54" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="295"><net_src comp="56" pin="0"/><net_sink comp="286" pin=3"/></net>

<net id="299"><net_src comp="282" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="286" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="308"><net_src comp="58" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="300" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="315"><net_src comp="60" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="304" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="317"><net_src comp="62" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="322"><net_src comp="64" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="286" pin="4"/><net_sink comp="318" pin=1"/></net>

<net id="330"><net_src comp="72" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="74" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="332"><net_src comp="76" pin="0"/><net_sink comp="324" pin=3"/></net>

<net id="336"><net_src comp="324" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="345"><net_src comp="337" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="349"><net_src comp="340" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="340" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="346" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="362"><net_src comp="324" pin="4"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="350" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="333" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="354" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="375"><net_src comp="78" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="376"><net_src comp="358" pin="2"/><net_sink comp="370" pin=1"/></net>

<net id="377"><net_src comp="80" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="381"><net_src comp="370" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="388"><net_src comp="82" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="389"><net_src comp="364" pin="2"/><net_sink comp="382" pin=1"/></net>

<net id="390"><net_src comp="80" pin="0"/><net_sink comp="382" pin=2"/></net>

<net id="391"><net_src comp="84" pin="0"/><net_sink comp="382" pin=3"/></net>

<net id="397"><net_src comp="378" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="398"><net_src comp="382" pin="4"/><net_sink comp="392" pin=2"/></net>

<net id="403"><net_src comp="392" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="2" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="409"><net_src comp="24" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="205" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="411"><net_src comp="405" pin="2"/><net_sink comp="209" pin=1"/></net>

<net id="415"><net_src comp="125" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="143" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="149" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="431"><net_src comp="165" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="436"><net_src comp="189" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="441"><net_src comp="405" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="446"><net_src comp="209" pin="4"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="451"><net_src comp="265" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="456"><net_src comp="277" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="461"><net_src comp="115" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="466"><net_src comp="118" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="471"><net_src comp="110" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="476"><net_src comp="296" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="481"><net_src comp="304" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="486"><net_src comp="310" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="488"><net_src comp="483" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="492"><net_src comp="318" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="337" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: current_txop_holder | {1 }
	Port: vi_backoff_counter | {1 17 }
	Port: CW_vi | {1 }
	Port: rand_state | {2 }
 - Input state : 
	Port: backoff_vi : current_txop_holder | {1 }
	Port: backoff_vi : vi_backoff_counter | {1 }
	Port: backoff_vi : CW_vi | {1 }
	Port: backoff_vi : rand_state | {1 }
  - Chain level:
	State 1
		icmp_ln219 : 1
		br_ln219 : 2
		add_ln228 : 1
		store_ln228 : 2
		br_ln220 : 1
		icmp_ln283 : 1
		br_ln283 : 2
		shl_ln284 : 1
		or_ln284 : 1
		store_ln284 : 1
		low : 1
		zext_ln5 : 2
		low_1 : 3
		high : 1
		high_1 : 2
		high_2 : 3
		trunc_ln : 4
	State 2
		zext_ln10 : 1
		zext_ln10_1 : 1
		x : 2
		x_1 : 3
		trunc_ln11 : 4
		zext_ln12 : 5
		tmp : 4
		zext_ln12_1 : 5
		x_2 : 6
		store_ln13 : 7
	State 3
	State 4
	State 5
	State 6
	State 7
		tmp_i : 1
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		p_Val2_s : 1
		tmp_V : 2
		tmp_V_1 : 2
		zext_ln339 : 3
		add_ln339 : 4
		isNeg : 5
		sub_ln1311 : 3
	State 17
		empty_6 : 1
		zext_ln682 : 1
		ush : 1
		sext_ln1311_1 : 2
		sext_ln1311_2 : 2
		zext_ln1287 : 3
		r_V : 3
		r_V_1 : 4
		tmp_3 : 4
		zext_ln662 : 5
		tmp_2 : 5
		select_ln1312 : 6
		store_ln287 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|  uitofp  |            grp_fu_115            |    0    |   339   |   373   |
|----------|----------------------------------|---------|---------|---------|
|  sitofp  |            grp_fu_118            |    0    |   339   |   373   |
|----------|----------------------------------|---------|---------|---------|
|   fmul   |            grp_fu_110            |    3    |   143   |   140   |
|----------|----------------------------------|---------|---------|---------|
|          |         shl_ln284_fu_159         |    0    |    0    |    0    |
|    shl   |             x_fu_234             |    0    |    0    |    35   |
|          |           r_V_1_fu_364           |    0    |    0    |   101   |
|----------|----------------------------------|---------|---------|---------|
|          |         add_ln228_fu_131         |    0    |    0    |    17   |
|          |          add_ln10_fu_225         |    0    |    0    |    23   |
|    add   |            x_1_fu_240            |    0    |    0    |    39   |
|          |            x_2_fu_265            |    0    |    0    |    38   |
|          |         add_ln339_fu_304         |    0    |    0    |    15   |
|----------|----------------------------------|---------|---------|---------|
|   lshr   |            r_V_fu_358            |    0    |    0    |    73   |
|----------|----------------------------------|---------|---------|---------|
|          |         icmp_ln219_fu_125        |    0    |    0    |    13   |
|   icmp   |         icmp_ln220_fu_143        |    0    |    0    |    9    |
|          |         icmp_ln283_fu_153        |    0    |    0    |    13   |
|----------|----------------------------------|---------|---------|---------|
|  select  |            ush_fu_340            |    0    |    0    |    9    |
|          |       select_ln1312_fu_392       |    0    |    0    |    10   |
|----------|----------------------------------|---------|---------|---------|
|    sub   |         sub_ln1311_fu_318        |    0    |    0    |    15   |
|----------|----------------------------------|---------|---------|---------|
|    mul   |           low_1_fu_189           |    1    |    0    |    7    |
|          |           high_2_fu_405          |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   read   | current_txop_holder_s_read_fu_86 |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   write  |      write_ln221_write_fu_92     |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|    or    |          or_ln284_fu_165         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |            low_fu_181            |    0    |    0    |    0    |
|   trunc  |         trunc_ln9_fu_218         |    0    |    0    |    0    |
|          |         trunc_ln11_fu_245        |    0    |    0    |    0    |
|          |          tmp_V_1_fu_296          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |          zext_ln5_fu_185         |    0    |    0    |    0    |
|          |           high_1_fu_205          |    0    |    0    |    0    |
|          |         zext_ln10_fu_221         |    0    |    0    |    0    |
|          |        zext_ln10_1_fu_230        |    0    |    0    |    0    |
|          |         zext_ln12_fu_249         |    0    |    0    |    0    |
|   zext   |        zext_ln12_1_fu_261        |    0    |    0    |    0    |
|          |         zext_ln287_fu_277        |    0    |    0    |    0    |
|          |         zext_ln339_fu_300        |    0    |    0    |    0    |
|          |         zext_ln682_fu_333        |    0    |    0    |    0    |
|          |        zext_ln1287_fu_354        |    0    |    0    |    0    |
|          |         zext_ln662_fu_378        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |            high_fu_195           |    0    |    0    |    0    |
|partselect|          trunc_ln_fu_209         |    0    |    0    |    0    |
|          |           tmp_V_fu_286           |    0    |    0    |    0    |
|          |           tmp_2_fu_382           |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |            tmp_fu_253            |    0    |    0    |    0    |
| bitselect|           isNeg_fu_310           |    0    |    0    |    0    |
|          |           tmp_3_fu_370           |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|bitconcatenate|         mantissa_V_fu_324        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |        sext_ln1311_fu_337        |    0    |    0    |    0    |
|   sext   |       sext_ln1311_1_fu_346       |    0    |    0    |    0    |
|          |       sext_ln1311_2_fu_350       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    5    |   821   |   1303  |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|CW_vi_load_reg_420|   10   |
| add_ln339_reg_478|    9   |
|   empty_reg_100  |   10   |
|  high_2_reg_438  |   32   |
|icmp_ln219_reg_412|    1   |
|icmp_ln220_reg_416|    1   |
|   isNeg_reg_483  |    1   |
|   low_1_reg_433  |   32   |
| or_ln284_reg_428 |   10   |
|sub_ln1311_reg_489|    8   |
| tmp_4_i_i_reg_468|   32   |
|  tmp_V_1_reg_473 |   23   |
|  tmp_i_i_reg_458 |   32   |
|   tmp_i_reg_463  |   32   |
| trunc_ln_reg_443 |   16   |
|    x_2_reg_448   |   32   |
|zext_ln287_reg_453|   32   |
+------------------+--------+
|       Total      |   313  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_110 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_110 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_118 |  p0  |   2  |  10  |   20   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   148  ||  4.992  ||    27   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   821  |  1303  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   27   |
|  Register |    -   |    -   |   313  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    4   |  1134  |  1330  |
+-----------+--------+--------+--------+--------+
