// Seed: 2208616084
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output tri0 id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  logic id_6;
  ;
  assign id_5 = 1 == id_2;
  supply0 id_7 = id_2;
  assign id_6 = id_2;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_7,
      id_6
  );
  logic id_8;
  assign id_7 = 1;
endmodule
