\hypertarget{mpu__armv7_8h}{}\doxysection{Drivers/\+C\+M\+S\+I\+S/\+Include/mpu\+\_\+armv7.h File Reference}
\label{mpu__armv7_8h}\index{Drivers/CMSIS/Include/mpu\_armv7.h@{Drivers/CMSIS/Include/mpu\_armv7.h}}
\doxysubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_a_r_m___m_p_u___region__t}{A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+Region\+\_\+t}}
\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{mpu__armv7_8h_a6b829bed5f3be4a67d25f5963b61fa6e}{A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+A\+R\+M\+V7\+\_\+H}}
\item 
\#define \mbox{\hyperlink{mpu__armv7_8h_a4a775008228aa58703c12d203a70fcdb}{A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+S\+I\+Z\+E\+\_\+32B}}~((uint8\+\_\+t)0x04U)
\item 
\#define \mbox{\hyperlink{mpu__armv7_8h_ab329562fb195f702f3c746d5f37e8998}{A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+S\+I\+Z\+E\+\_\+64B}}~((uint8\+\_\+t)0x05U)
\item 
\#define \mbox{\hyperlink{mpu__armv7_8h_ab600272e6ef9505f8737860a2c3dd576}{A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+S\+I\+Z\+E\+\_\+128B}}~((uint8\+\_\+t)0x06U)
\item 
\#define \mbox{\hyperlink{mpu__armv7_8h_ad9d8775a432b076a44a93cbf725e8619}{A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+S\+I\+Z\+E\+\_\+256B}}~((uint8\+\_\+t)0x07U)
\item 
\#define \mbox{\hyperlink{mpu__armv7_8h_a79a3000f14a4d30b77e513c4db53cbe5}{A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+S\+I\+Z\+E\+\_\+512B}}~((uint8\+\_\+t)0x08U)
\item 
\#define \mbox{\hyperlink{mpu__armv7_8h_ae5bf2b5255a76ff6b62dfaed01580e9d}{A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+S\+I\+Z\+E\+\_\+1\+KB}}~((uint8\+\_\+t)0x09U)
\item 
\#define \mbox{\hyperlink{mpu__armv7_8h_ad4d916f22b3737207c55b8d0d165caee}{A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+S\+I\+Z\+E\+\_\+2\+KB}}~((uint8\+\_\+t)0x0\+AU)
\item 
\#define \mbox{\hyperlink{mpu__armv7_8h_a0612fe51de2b25b49692290d072d829c}{A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+S\+I\+Z\+E\+\_\+4\+KB}}~((uint8\+\_\+t)0x0\+BU)
\item 
\#define \mbox{\hyperlink{mpu__armv7_8h_a4ce38a1ed6641648a2d2a66f48dbcb24}{A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+S\+I\+Z\+E\+\_\+8\+KB}}~((uint8\+\_\+t)0x0\+CU)
\item 
\#define \mbox{\hyperlink{mpu__armv7_8h_af7a1b511ea419cb40777e0eaf32cc7e2}{A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+S\+I\+Z\+E\+\_\+16\+KB}}~((uint8\+\_\+t)0x0\+DU)
\item 
\#define \mbox{\hyperlink{mpu__armv7_8h_a4d0d0ebcc97c9f24618808b66847056a}{A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+S\+I\+Z\+E\+\_\+32\+KB}}~((uint8\+\_\+t)0x0\+EU)
\item 
\#define \mbox{\hyperlink{mpu__armv7_8h_ad0c79b123d9c7954c48fda30ef25b609}{A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+S\+I\+Z\+E\+\_\+64\+KB}}~((uint8\+\_\+t)0x0\+FU)
\item 
\#define \mbox{\hyperlink{mpu__armv7_8h_a362c22f584b2822b8f451e356cba39d4}{A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+S\+I\+Z\+E\+\_\+128\+KB}}~((uint8\+\_\+t)0x10U)
\item 
\#define \mbox{\hyperlink{mpu__armv7_8h_ac489a9c4e5b9cdf9acd7748c9616499b}{A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+S\+I\+Z\+E\+\_\+256\+KB}}~((uint8\+\_\+t)0x11U)
\item 
\#define \mbox{\hyperlink{mpu__armv7_8h_a074f11c22a2c6e4deaf1e8f78717730d}{A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+S\+I\+Z\+E\+\_\+512\+KB}}~((uint8\+\_\+t)0x12U)
\item 
\#define \mbox{\hyperlink{mpu__armv7_8h_aa2f3cf8222d50742ff33c94b7c8b3612}{A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+S\+I\+Z\+E\+\_\+1\+MB}}~((uint8\+\_\+t)0x13U)
\item 
\#define \mbox{\hyperlink{mpu__armv7_8h_a2109105e7e283d5a5cf88772b776e441}{A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+S\+I\+Z\+E\+\_\+2\+MB}}~((uint8\+\_\+t)0x14U)
\item 
\#define \mbox{\hyperlink{mpu__armv7_8h_a5d38b84546726a09a19c28f8de770b11}{A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+S\+I\+Z\+E\+\_\+4\+MB}}~((uint8\+\_\+t)0x15U)
\item 
\#define \mbox{\hyperlink{mpu__armv7_8h_a62bebf6281c66f54f1d35ca43429c631}{A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+S\+I\+Z\+E\+\_\+8\+MB}}~((uint8\+\_\+t)0x16U)
\item 
\#define \mbox{\hyperlink{mpu__armv7_8h_af3f56fa6ceeede9a0106d7f98b27a31e}{A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+S\+I\+Z\+E\+\_\+16\+MB}}~((uint8\+\_\+t)0x17U)
\item 
\#define \mbox{\hyperlink{mpu__armv7_8h_a8b5fabd9bb7508e14e1bae69529a5853}{A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+S\+I\+Z\+E\+\_\+32\+MB}}~((uint8\+\_\+t)0x18U)
\item 
\#define \mbox{\hyperlink{mpu__armv7_8h_a8fb3e1bb94b66387331a84c5c488286a}{A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+S\+I\+Z\+E\+\_\+64\+MB}}~((uint8\+\_\+t)0x19U)
\item 
\#define \mbox{\hyperlink{mpu__armv7_8h_ae8fd2daf98ba641d02ff7ca3978a3ad9}{A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+S\+I\+Z\+E\+\_\+128\+MB}}~((uint8\+\_\+t)0x1\+AU)
\item 
\#define \mbox{\hyperlink{mpu__armv7_8h_acce8e377f172943311b6268118bfcfdf}{A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+S\+I\+Z\+E\+\_\+256\+MB}}~((uint8\+\_\+t)0x1\+BU)
\item 
\#define \mbox{\hyperlink{mpu__armv7_8h_a55ee4d5868b59de98bad7107243c2a95}{A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+S\+I\+Z\+E\+\_\+512\+MB}}~((uint8\+\_\+t)0x1\+CU)
\item 
\#define \mbox{\hyperlink{mpu__armv7_8h_ac8d05ede24fdfca60537ca47f86dce1d}{A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+S\+I\+Z\+E\+\_\+1\+GB}}~((uint8\+\_\+t)0x1\+DU)
\item 
\#define \mbox{\hyperlink{mpu__armv7_8h_a8f5d28ac5a55d84a4d0cf271e06bbb19}{A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+S\+I\+Z\+E\+\_\+2\+GB}}~((uint8\+\_\+t)0x1\+EU)
\item 
\#define \mbox{\hyperlink{mpu__armv7_8h_ace58a7f0428b94180b8e61e29564f408}{A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+S\+I\+Z\+E\+\_\+4\+GB}}~((uint8\+\_\+t)0x1\+FU)
\item 
\#define \mbox{\hyperlink{mpu__armv7_8h_a119d3b75afe2f0b541d7fe348d6c6753}{A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+A\+P\+\_\+\+N\+O\+NE}}~0U
\item 
\#define \mbox{\hyperlink{mpu__armv7_8h_a451d4d8a51682793cd17fa1e0c6bfac0}{A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+A\+P\+\_\+\+P\+R\+IV}}~1U
\item 
\#define \mbox{\hyperlink{mpu__armv7_8h_a827544a2fe4aaf34ff06cc120f107ef7}{A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+A\+P\+\_\+\+U\+RO}}~2U
\item 
\#define \mbox{\hyperlink{mpu__armv7_8h_a7602141f21093b49b066fbf00c1404de}{A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+A\+P\+\_\+\+F\+U\+LL}}~3U
\item 
\#define \mbox{\hyperlink{mpu__armv7_8h_aedf924cae01b2e697f67f3edc7113a3d}{A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+A\+P\+\_\+\+P\+RO}}~5U
\item 
\#define \mbox{\hyperlink{mpu__armv7_8h_a64e249c7c678144b52493a4b6f8f6b3c}{A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+A\+P\+\_\+\+RO}}~6U
\item 
\#define \mbox{\hyperlink{mpu__armv7_8h_a3fead12dc24a6d00ad53f55a042486ca}{A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+R\+B\+AR}}(Region,  Base\+Address)
\item 
\#define \mbox{\hyperlink{mpu__armv7_8h_a555b1db969f5c9349e5795c83d643d60}{A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+}}(Type\+Ext\+Field,  Is\+Shareable,  Is\+Cacheable,  Is\+Bufferable)
\item 
\#define \mbox{\hyperlink{mpu__armv7_8h_a332ed5f8969dd4df6b61c6ae32ec36dc}{A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+R\+A\+S\+R\+\_\+\+EX}}(Disable\+Exec,  Access\+Permission,  Access\+Attributes,  Sub\+Region\+Disable,  Size)
\item 
\#define \mbox{\hyperlink{mpu__armv7_8h_a96b93785c92e2dbcb3a2356c25bf2adc}{A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+R\+A\+SR}}(Disable\+Exec,  Access\+Permission,  Type\+Ext\+Field,  Is\+Shareable,  Is\+Cacheable,  Is\+Bufferable,  Sub\+Region\+Disable,  Size)~\mbox{\hyperlink{mpu__armv7_8h_a332ed5f8969dd4df6b61c6ae32ec36dc}{A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+R\+A\+S\+R\+\_\+\+EX}}(Disable\+Exec, Access\+Permission, \mbox{\hyperlink{mpu__armv7_8h_a555b1db969f5c9349e5795c83d643d60}{A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+}}(Type\+Ext\+Field, Is\+Shareable, Is\+Cacheable, Is\+Bufferable), Sub\+Region\+Disable, Size)
\item 
\#define \mbox{\hyperlink{mpu__armv7_8h_ae354557cf987b9fc9f6a444e83ec24fd}{A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+O\+R\+D\+E\+R\+ED}}~\mbox{\hyperlink{mpu__armv7_8h_a555b1db969f5c9349e5795c83d643d60}{A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+}}(0U, 1U, 0U, 0U)
\item 
\#define \mbox{\hyperlink{mpu__armv7_8h_a618e0048505edbffa2acd4a4e31bf965}{A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+D\+E\+V\+I\+CE}}(Is\+Shareable)~((Is\+Shareable) ? \mbox{\hyperlink{mpu__armv7_8h_a555b1db969f5c9349e5795c83d643d60}{A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+}}(0U, 1U, 0U, 1U) \+: \mbox{\hyperlink{mpu__armv7_8h_a555b1db969f5c9349e5795c83d643d60}{A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+}}(2U, 0U, 0U, 0U))
\item 
\#define \mbox{\hyperlink{mpu__armv7_8h_a2d4fa5b5bd1a5dd080521d85f6aa4746}{A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+N\+O\+R\+M\+AL}}(Outer\+Cp,  Inner\+Cp,  Is\+Shareable)~\mbox{\hyperlink{mpu__armv7_8h_a555b1db969f5c9349e5795c83d643d60}{A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+}}((4U $\vert$ (Outer\+Cp)), Is\+Shareable, ((Inner\+Cp) \& 2U), ((Inner\+Cp) \& 1U))
\item 
\#define \mbox{\hyperlink{mpu__armv7_8h_a3ea1c8c44b68ba9a3286a59f9e632187}{A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+C\+A\+C\+H\+E\+P\+\_\+\+N\+O\+C\+A\+C\+HE}}~0U
\item 
\#define \mbox{\hyperlink{mpu__armv7_8h_afc7563cb831818460b0e87ae00a410bc}{A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+C\+A\+C\+H\+E\+P\+\_\+\+W\+B\+\_\+\+W\+RA}}~1U
\item 
\#define \mbox{\hyperlink{mpu__armv7_8h_ada2c26ffe2605826c3cb0ee22ac7588e}{A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+C\+A\+C\+H\+E\+P\+\_\+\+W\+T\+\_\+\+N\+WA}}~2U
\item 
\#define \mbox{\hyperlink{mpu__armv7_8h_ab5d79c6c0b1e06af07ff5a941b57508f}{A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+C\+A\+C\+H\+E\+P\+\_\+\+W\+B\+\_\+\+N\+WA}}~3U
\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{cmsis__iccarm_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\+\_\+\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+I\+N\+L\+I\+NE}} void \mbox{\hyperlink{mpu__armv7_8h_a5a3f40314553baccdeea551f86d9a997}{A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+Enable}} (uint32\+\_\+t M\+P\+U\+\_\+\+Control)
\item 
\mbox{\hyperlink{cmsis__iccarm_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\+\_\+\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+I\+N\+L\+I\+NE}} void \mbox{\hyperlink{mpu__armv7_8h_a61814eba4652a0fdfb76bbe222086327}{A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+Disable}} (void)
\item 
\mbox{\hyperlink{cmsis__iccarm_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\+\_\+\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+I\+N\+L\+I\+NE}} void \mbox{\hyperlink{mpu__armv7_8h_a9dcb0afddf4ac351f33f3c7a5169c62c}{A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+Clr\+Region}} (uint32\+\_\+t rnr)
\item 
\mbox{\hyperlink{cmsis__iccarm_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\+\_\+\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+I\+N\+L\+I\+NE}} void \mbox{\hyperlink{mpu__armv7_8h_a16931f9ad84d7289e8218e169ae6db5d}{A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+Set\+Region}} (uint32\+\_\+t rbar, uint32\+\_\+t rasr)
\item 
\mbox{\hyperlink{cmsis__iccarm_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\+\_\+\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+I\+N\+L\+I\+NE}} void \mbox{\hyperlink{mpu__armv7_8h_a042ba1a6a1a58795231459ac0410b809}{A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+Set\+Region\+Ex}} (uint32\+\_\+t rnr, uint32\+\_\+t rbar, uint32\+\_\+t rasr)
\item 
\mbox{\hyperlink{cmsis__iccarm_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\+\_\+\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+I\+N\+L\+I\+NE}} void \mbox{\hyperlink{mpu__armv7_8h_a71ca7368cfeccb262823726de9985aa2}{ordered\+Cpy}} (volatile uint32\+\_\+t $\ast$dst, const uint32\+\_\+t $\ast$\mbox{\hyperlink{cmsis__iccarm_8h_a378ac21329d33f561f90265eef89f564}{\+\_\+\+\_\+\+R\+E\+S\+T\+R\+I\+CT}} src, uint32\+\_\+t len)
\item 
\mbox{\hyperlink{cmsis__iccarm_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\+\_\+\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+I\+N\+L\+I\+NE}} void \mbox{\hyperlink{mpu__armv7_8h_a39ae99f1599699474fd39328cd082c92}{A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+Load}} (\mbox{\hyperlink{struct_a_r_m___m_p_u___region__t}{A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+Region\+\_\+t}} const $\ast$table, uint32\+\_\+t cnt)
\end{DoxyCompactItemize}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{mpu__armv7_8h_a555b1db969f5c9349e5795c83d643d60}\label{mpu__armv7_8h_a555b1db969f5c9349e5795c83d643d60}} 
\index{mpu\_armv7.h@{mpu\_armv7.h}!ARM\_MPU\_ACCESS\_@{ARM\_MPU\_ACCESS\_}}
\index{ARM\_MPU\_ACCESS\_@{ARM\_MPU\_ACCESS\_}!mpu\_armv7.h@{mpu\_armv7.h}}
\doxysubsubsection{\texorpdfstring{ARM\_MPU\_ACCESS\_}{ARM\_MPU\_ACCESS\_}}
{\footnotesize\ttfamily \#define A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+(\begin{DoxyParamCaption}\item[{}]{Type\+Ext\+Field,  }\item[{}]{Is\+Shareable,  }\item[{}]{Is\+Cacheable,  }\item[{}]{Is\+Bufferable }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{((((TypeExtField ) << MPU\_RASR\_TEX\_Pos) \& MPU\_RASR\_TEX\_Msk)                 | \(\backslash\)}
\DoxyCodeLine{   (((IsShareable ) << MPU\_RASR\_S\_Pos) \& MPU\_RASR\_S\_Msk)                      | \(\backslash\)}
\DoxyCodeLine{   (((IsCacheable ) << MPU\_RASR\_C\_Pos) \& MPU\_RASR\_C\_Msk)                      | \(\backslash\)}
\DoxyCodeLine{   (((IsBufferable ) << MPU\_RASR\_B\_Pos) \& MPU\_RASR\_B\_Msk))}

\end{DoxyCode}
M\+PU Memory Access Attributes


\begin{DoxyParams}{Parameters}
{\em Type\+Ext\+Field} & Type extension field, allows you to configure memory access type, for example strongly ordered, peripheral. \\
\hline
{\em Is\+Shareable} & Region is shareable between multiple bus masters. \\
\hline
{\em Is\+Cacheable} & Region is cacheable, i.\+e. its value may be kept in cache. \\
\hline
{\em Is\+Bufferable} & Region is bufferable, i.\+e. using write-\/back caching. Cacheable but non-\/bufferable regions use write-\/through policy. \\
\hline
\end{DoxyParams}


Definition at line 87 of file mpu\+\_\+armv7.\+h.

\mbox{\Hypertarget{mpu__armv7_8h_a618e0048505edbffa2acd4a4e31bf965}\label{mpu__armv7_8h_a618e0048505edbffa2acd4a4e31bf965}} 
\index{mpu\_armv7.h@{mpu\_armv7.h}!ARM\_MPU\_ACCESS\_DEVICE@{ARM\_MPU\_ACCESS\_DEVICE}}
\index{ARM\_MPU\_ACCESS\_DEVICE@{ARM\_MPU\_ACCESS\_DEVICE}!mpu\_armv7.h@{mpu\_armv7.h}}
\doxysubsubsection{\texorpdfstring{ARM\_MPU\_ACCESS\_DEVICE}{ARM\_MPU\_ACCESS\_DEVICE}}
{\footnotesize\ttfamily \#define A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+D\+E\+V\+I\+CE(\begin{DoxyParamCaption}\item[{}]{Is\+Shareable }\end{DoxyParamCaption})~((Is\+Shareable) ? \mbox{\hyperlink{mpu__armv7_8h_a555b1db969f5c9349e5795c83d643d60}{A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+}}(0U, 1U, 0U, 1U) \+: \mbox{\hyperlink{mpu__armv7_8h_a555b1db969f5c9349e5795c83d643d60}{A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+}}(2U, 0U, 0U, 0U))}

M\+PU Memory Access Attribute for device memory.
\begin{DoxyItemize}
\item T\+EX\+: 000b (if non-\/shareable) or 010b (if shareable)
\item Shareable or non-\/shareable
\item Non-\/cacheable
\item Bufferable (if shareable) or non-\/bufferable (if non-\/shareable)
\end{DoxyItemize}


\begin{DoxyParams}{Parameters}
{\em Is\+Shareable} & Configures the device memory as shareable or non-\/shareable. \\
\hline
\end{DoxyParams}


Definition at line 140 of file mpu\+\_\+armv7.\+h.

\mbox{\Hypertarget{mpu__armv7_8h_a2d4fa5b5bd1a5dd080521d85f6aa4746}\label{mpu__armv7_8h_a2d4fa5b5bd1a5dd080521d85f6aa4746}} 
\index{mpu\_armv7.h@{mpu\_armv7.h}!ARM\_MPU\_ACCESS\_NORMAL@{ARM\_MPU\_ACCESS\_NORMAL}}
\index{ARM\_MPU\_ACCESS\_NORMAL@{ARM\_MPU\_ACCESS\_NORMAL}!mpu\_armv7.h@{mpu\_armv7.h}}
\doxysubsubsection{\texorpdfstring{ARM\_MPU\_ACCESS\_NORMAL}{ARM\_MPU\_ACCESS\_NORMAL}}
{\footnotesize\ttfamily \#define A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+N\+O\+R\+M\+AL(\begin{DoxyParamCaption}\item[{}]{Outer\+Cp,  }\item[{}]{Inner\+Cp,  }\item[{}]{Is\+Shareable }\end{DoxyParamCaption})~\mbox{\hyperlink{mpu__armv7_8h_a555b1db969f5c9349e5795c83d643d60}{A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+}}((4U $\vert$ (Outer\+Cp)), Is\+Shareable, ((Inner\+Cp) \& 2U), ((Inner\+Cp) \& 1U))}

M\+PU Memory Access Attribute for normal memory.
\begin{DoxyItemize}
\item T\+EX\+: 1B\+Bb (reflecting outer cacheability rules)
\item Shareable or non-\/shareable
\item Cacheable or non-\/cacheable (reflecting inner cacheability rules)
\item Bufferable or non-\/bufferable (reflecting inner cacheability rules)
\end{DoxyItemize}


\begin{DoxyParams}{Parameters}
{\em Outer\+Cp} & Configures the outer cache policy. \\
\hline
{\em Inner\+Cp} & Configures the inner cache policy. \\
\hline
{\em Is\+Shareable} & Configures the memory as shareable or non-\/shareable. \\
\hline
\end{DoxyParams}


Definition at line 153 of file mpu\+\_\+armv7.\+h.

\mbox{\Hypertarget{mpu__armv7_8h_ae354557cf987b9fc9f6a444e83ec24fd}\label{mpu__armv7_8h_ae354557cf987b9fc9f6a444e83ec24fd}} 
\index{mpu\_armv7.h@{mpu\_armv7.h}!ARM\_MPU\_ACCESS\_ORDERED@{ARM\_MPU\_ACCESS\_ORDERED}}
\index{ARM\_MPU\_ACCESS\_ORDERED@{ARM\_MPU\_ACCESS\_ORDERED}!mpu\_armv7.h@{mpu\_armv7.h}}
\doxysubsubsection{\texorpdfstring{ARM\_MPU\_ACCESS\_ORDERED}{ARM\_MPU\_ACCESS\_ORDERED}}
{\footnotesize\ttfamily \#define A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+O\+R\+D\+E\+R\+ED~\mbox{\hyperlink{mpu__armv7_8h_a555b1db969f5c9349e5795c83d643d60}{A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+}}(0U, 1U, 0U, 0U)}

M\+PU Memory Access Attribute for strongly ordered memory.
\begin{DoxyItemize}
\item T\+EX\+: 000b
\item Shareable
\item Non-\/cacheable
\item Non-\/bufferable 
\end{DoxyItemize}

Definition at line 129 of file mpu\+\_\+armv7.\+h.

\mbox{\Hypertarget{mpu__armv7_8h_a7602141f21093b49b066fbf00c1404de}\label{mpu__armv7_8h_a7602141f21093b49b066fbf00c1404de}} 
\index{mpu\_armv7.h@{mpu\_armv7.h}!ARM\_MPU\_AP\_FULL@{ARM\_MPU\_AP\_FULL}}
\index{ARM\_MPU\_AP\_FULL@{ARM\_MPU\_AP\_FULL}!mpu\_armv7.h@{mpu\_armv7.h}}
\doxysubsubsection{\texorpdfstring{ARM\_MPU\_AP\_FULL}{ARM\_MPU\_AP\_FULL}}
{\footnotesize\ttfamily \#define A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+A\+P\+\_\+\+F\+U\+LL~3U}



Definition at line 65 of file mpu\+\_\+armv7.\+h.

\mbox{\Hypertarget{mpu__armv7_8h_a119d3b75afe2f0b541d7fe348d6c6753}\label{mpu__armv7_8h_a119d3b75afe2f0b541d7fe348d6c6753}} 
\index{mpu\_armv7.h@{mpu\_armv7.h}!ARM\_MPU\_AP\_NONE@{ARM\_MPU\_AP\_NONE}}
\index{ARM\_MPU\_AP\_NONE@{ARM\_MPU\_AP\_NONE}!mpu\_armv7.h@{mpu\_armv7.h}}
\doxysubsubsection{\texorpdfstring{ARM\_MPU\_AP\_NONE}{ARM\_MPU\_AP\_NONE}}
{\footnotesize\ttfamily \#define A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+A\+P\+\_\+\+N\+O\+NE~0U}



Definition at line 62 of file mpu\+\_\+armv7.\+h.

\mbox{\Hypertarget{mpu__armv7_8h_a451d4d8a51682793cd17fa1e0c6bfac0}\label{mpu__armv7_8h_a451d4d8a51682793cd17fa1e0c6bfac0}} 
\index{mpu\_armv7.h@{mpu\_armv7.h}!ARM\_MPU\_AP\_PRIV@{ARM\_MPU\_AP\_PRIV}}
\index{ARM\_MPU\_AP\_PRIV@{ARM\_MPU\_AP\_PRIV}!mpu\_armv7.h@{mpu\_armv7.h}}
\doxysubsubsection{\texorpdfstring{ARM\_MPU\_AP\_PRIV}{ARM\_MPU\_AP\_PRIV}}
{\footnotesize\ttfamily \#define A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+A\+P\+\_\+\+P\+R\+IV~1U}



Definition at line 63 of file mpu\+\_\+armv7.\+h.

\mbox{\Hypertarget{mpu__armv7_8h_aedf924cae01b2e697f67f3edc7113a3d}\label{mpu__armv7_8h_aedf924cae01b2e697f67f3edc7113a3d}} 
\index{mpu\_armv7.h@{mpu\_armv7.h}!ARM\_MPU\_AP\_PRO@{ARM\_MPU\_AP\_PRO}}
\index{ARM\_MPU\_AP\_PRO@{ARM\_MPU\_AP\_PRO}!mpu\_armv7.h@{mpu\_armv7.h}}
\doxysubsubsection{\texorpdfstring{ARM\_MPU\_AP\_PRO}{ARM\_MPU\_AP\_PRO}}
{\footnotesize\ttfamily \#define A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+A\+P\+\_\+\+P\+RO~5U}



Definition at line 66 of file mpu\+\_\+armv7.\+h.

\mbox{\Hypertarget{mpu__armv7_8h_a64e249c7c678144b52493a4b6f8f6b3c}\label{mpu__armv7_8h_a64e249c7c678144b52493a4b6f8f6b3c}} 
\index{mpu\_armv7.h@{mpu\_armv7.h}!ARM\_MPU\_AP\_RO@{ARM\_MPU\_AP\_RO}}
\index{ARM\_MPU\_AP\_RO@{ARM\_MPU\_AP\_RO}!mpu\_armv7.h@{mpu\_armv7.h}}
\doxysubsubsection{\texorpdfstring{ARM\_MPU\_AP\_RO}{ARM\_MPU\_AP\_RO}}
{\footnotesize\ttfamily \#define A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+A\+P\+\_\+\+RO~6U}



Definition at line 67 of file mpu\+\_\+armv7.\+h.

\mbox{\Hypertarget{mpu__armv7_8h_a827544a2fe4aaf34ff06cc120f107ef7}\label{mpu__armv7_8h_a827544a2fe4aaf34ff06cc120f107ef7}} 
\index{mpu\_armv7.h@{mpu\_armv7.h}!ARM\_MPU\_AP\_URO@{ARM\_MPU\_AP\_URO}}
\index{ARM\_MPU\_AP\_URO@{ARM\_MPU\_AP\_URO}!mpu\_armv7.h@{mpu\_armv7.h}}
\doxysubsubsection{\texorpdfstring{ARM\_MPU\_AP\_URO}{ARM\_MPU\_AP\_URO}}
{\footnotesize\ttfamily \#define A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+A\+P\+\_\+\+U\+RO~2U}



Definition at line 64 of file mpu\+\_\+armv7.\+h.

\mbox{\Hypertarget{mpu__armv7_8h_a6b829bed5f3be4a67d25f5963b61fa6e}\label{mpu__armv7_8h_a6b829bed5f3be4a67d25f5963b61fa6e}} 
\index{mpu\_armv7.h@{mpu\_armv7.h}!ARM\_MPU\_ARMV7\_H@{ARM\_MPU\_ARMV7\_H}}
\index{ARM\_MPU\_ARMV7\_H@{ARM\_MPU\_ARMV7\_H}!mpu\_armv7.h@{mpu\_armv7.h}}
\doxysubsubsection{\texorpdfstring{ARM\_MPU\_ARMV7\_H}{ARM\_MPU\_ARMV7\_H}}
{\footnotesize\ttfamily \#define A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+A\+R\+M\+V7\+\_\+H}



Definition at line 31 of file mpu\+\_\+armv7.\+h.

\mbox{\Hypertarget{mpu__armv7_8h_a3ea1c8c44b68ba9a3286a59f9e632187}\label{mpu__armv7_8h_a3ea1c8c44b68ba9a3286a59f9e632187}} 
\index{mpu\_armv7.h@{mpu\_armv7.h}!ARM\_MPU\_CACHEP\_NOCACHE@{ARM\_MPU\_CACHEP\_NOCACHE}}
\index{ARM\_MPU\_CACHEP\_NOCACHE@{ARM\_MPU\_CACHEP\_NOCACHE}!mpu\_armv7.h@{mpu\_armv7.h}}
\doxysubsubsection{\texorpdfstring{ARM\_MPU\_CACHEP\_NOCACHE}{ARM\_MPU\_CACHEP\_NOCACHE}}
{\footnotesize\ttfamily \#define A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+C\+A\+C\+H\+E\+P\+\_\+\+N\+O\+C\+A\+C\+HE~0U}

M\+PU Memory Access Attribute non-\/cacheable policy. 

Definition at line 158 of file mpu\+\_\+armv7.\+h.

\mbox{\Hypertarget{mpu__armv7_8h_ab5d79c6c0b1e06af07ff5a941b57508f}\label{mpu__armv7_8h_ab5d79c6c0b1e06af07ff5a941b57508f}} 
\index{mpu\_armv7.h@{mpu\_armv7.h}!ARM\_MPU\_CACHEP\_WB\_NWA@{ARM\_MPU\_CACHEP\_WB\_NWA}}
\index{ARM\_MPU\_CACHEP\_WB\_NWA@{ARM\_MPU\_CACHEP\_WB\_NWA}!mpu\_armv7.h@{mpu\_armv7.h}}
\doxysubsubsection{\texorpdfstring{ARM\_MPU\_CACHEP\_WB\_NWA}{ARM\_MPU\_CACHEP\_WB\_NWA}}
{\footnotesize\ttfamily \#define A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+C\+A\+C\+H\+E\+P\+\_\+\+W\+B\+\_\+\+N\+WA~3U}

M\+PU Memory Access Attribute write-\/back, no write allocate policy. 

Definition at line 173 of file mpu\+\_\+armv7.\+h.

\mbox{\Hypertarget{mpu__armv7_8h_afc7563cb831818460b0e87ae00a410bc}\label{mpu__armv7_8h_afc7563cb831818460b0e87ae00a410bc}} 
\index{mpu\_armv7.h@{mpu\_armv7.h}!ARM\_MPU\_CACHEP\_WB\_WRA@{ARM\_MPU\_CACHEP\_WB\_WRA}}
\index{ARM\_MPU\_CACHEP\_WB\_WRA@{ARM\_MPU\_CACHEP\_WB\_WRA}!mpu\_armv7.h@{mpu\_armv7.h}}
\doxysubsubsection{\texorpdfstring{ARM\_MPU\_CACHEP\_WB\_WRA}{ARM\_MPU\_CACHEP\_WB\_WRA}}
{\footnotesize\ttfamily \#define A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+C\+A\+C\+H\+E\+P\+\_\+\+W\+B\+\_\+\+W\+RA~1U}

M\+PU Memory Access Attribute write-\/back, write and read allocate policy. 

Definition at line 163 of file mpu\+\_\+armv7.\+h.

\mbox{\Hypertarget{mpu__armv7_8h_ada2c26ffe2605826c3cb0ee22ac7588e}\label{mpu__armv7_8h_ada2c26ffe2605826c3cb0ee22ac7588e}} 
\index{mpu\_armv7.h@{mpu\_armv7.h}!ARM\_MPU\_CACHEP\_WT\_NWA@{ARM\_MPU\_CACHEP\_WT\_NWA}}
\index{ARM\_MPU\_CACHEP\_WT\_NWA@{ARM\_MPU\_CACHEP\_WT\_NWA}!mpu\_armv7.h@{mpu\_armv7.h}}
\doxysubsubsection{\texorpdfstring{ARM\_MPU\_CACHEP\_WT\_NWA}{ARM\_MPU\_CACHEP\_WT\_NWA}}
{\footnotesize\ttfamily \#define A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+C\+A\+C\+H\+E\+P\+\_\+\+W\+T\+\_\+\+N\+WA~2U}

M\+PU Memory Access Attribute write-\/through, no write allocate policy. 

Definition at line 168 of file mpu\+\_\+armv7.\+h.

\mbox{\Hypertarget{mpu__armv7_8h_a96b93785c92e2dbcb3a2356c25bf2adc}\label{mpu__armv7_8h_a96b93785c92e2dbcb3a2356c25bf2adc}} 
\index{mpu\_armv7.h@{mpu\_armv7.h}!ARM\_MPU\_RASR@{ARM\_MPU\_RASR}}
\index{ARM\_MPU\_RASR@{ARM\_MPU\_RASR}!mpu\_armv7.h@{mpu\_armv7.h}}
\doxysubsubsection{\texorpdfstring{ARM\_MPU\_RASR}{ARM\_MPU\_RASR}}
{\footnotesize\ttfamily \#define A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+R\+A\+SR(\begin{DoxyParamCaption}\item[{}]{Disable\+Exec,  }\item[{}]{Access\+Permission,  }\item[{}]{Type\+Ext\+Field,  }\item[{}]{Is\+Shareable,  }\item[{}]{Is\+Cacheable,  }\item[{}]{Is\+Bufferable,  }\item[{}]{Sub\+Region\+Disable,  }\item[{}]{Size }\end{DoxyParamCaption})~\mbox{\hyperlink{mpu__armv7_8h_a332ed5f8969dd4df6b61c6ae32ec36dc}{A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+R\+A\+S\+R\+\_\+\+EX}}(Disable\+Exec, Access\+Permission, \mbox{\hyperlink{mpu__armv7_8h_a555b1db969f5c9349e5795c83d643d60}{A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+}}(Type\+Ext\+Field, Is\+Shareable, Is\+Cacheable, Is\+Bufferable), Sub\+Region\+Disable, Size)}

M\+PU Region Attribute and Size Register Value


\begin{DoxyParams}{Parameters}
{\em Disable\+Exec} & Instruction access disable bit, 1= disable instruction fetches. \\
\hline
{\em Access\+Permission} & Data access permissions, allows you to configure read/write access for User and Privileged mode. \\
\hline
{\em Type\+Ext\+Field} & Type extension field, allows you to configure memory access type, for example strongly ordered, peripheral. \\
\hline
{\em Is\+Shareable} & Region is shareable between multiple bus masters. \\
\hline
{\em Is\+Cacheable} & Region is cacheable, i.\+e. its value may be kept in cache. \\
\hline
{\em Is\+Bufferable} & Region is bufferable, i.\+e. using write-\/back caching. Cacheable but non-\/bufferable regions use write-\/through policy. \\
\hline
{\em Sub\+Region\+Disable} & Sub-\/region disable field. \\
\hline
{\em Size} & Region size of the region to be configured, for example 4K, 8K. \\
\hline
\end{DoxyParams}


Definition at line 119 of file mpu\+\_\+armv7.\+h.

\mbox{\Hypertarget{mpu__armv7_8h_a332ed5f8969dd4df6b61c6ae32ec36dc}\label{mpu__armv7_8h_a332ed5f8969dd4df6b61c6ae32ec36dc}} 
\index{mpu\_armv7.h@{mpu\_armv7.h}!ARM\_MPU\_RASR\_EX@{ARM\_MPU\_RASR\_EX}}
\index{ARM\_MPU\_RASR\_EX@{ARM\_MPU\_RASR\_EX}!mpu\_armv7.h@{mpu\_armv7.h}}
\doxysubsubsection{\texorpdfstring{ARM\_MPU\_RASR\_EX}{ARM\_MPU\_RASR\_EX}}
{\footnotesize\ttfamily \#define A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+R\+A\+S\+R\+\_\+\+EX(\begin{DoxyParamCaption}\item[{}]{Disable\+Exec,  }\item[{}]{Access\+Permission,  }\item[{}]{Access\+Attributes,  }\item[{}]{Sub\+Region\+Disable,  }\item[{}]{Size }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{((((DisableExec ) << MPU\_RASR\_XN\_Pos) \& MPU\_RASR\_XN\_Msk)                                          | \(\backslash\)}
\DoxyCodeLine{   (((AccessPermission) << MPU\_RASR\_AP\_Pos) \& MPU\_RASR\_AP\_Msk)                                      | \(\backslash\)}
\DoxyCodeLine{   (((AccessAttributes) ) \& (MPU\_RASR\_TEX\_Msk | MPU\_RASR\_S\_Msk | MPU\_RASR\_C\_Msk | MPU\_RASR\_B\_Msk)))}

\end{DoxyCode}
M\+PU Region Attribute and Size Register Value


\begin{DoxyParams}{Parameters}
{\em Disable\+Exec} & Instruction access disable bit, 1= disable instruction fetches. \\
\hline
{\em Access\+Permission} & Data access permissions, allows you to configure read/write access for User and Privileged mode. \\
\hline
{\em Access\+Attributes} & Memory access attribution, see \mbox{\hyperlink{mpu__armv7_8h_a555b1db969f5c9349e5795c83d643d60}{A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+}}. \\
\hline
{\em Sub\+Region\+Disable} & Sub-\/region disable field. \\
\hline
{\em Size} & Region size of the region to be configured, for example 4K, 8K. \\
\hline
\end{DoxyParams}


Definition at line 102 of file mpu\+\_\+armv7.\+h.

\mbox{\Hypertarget{mpu__armv7_8h_a3fead12dc24a6d00ad53f55a042486ca}\label{mpu__armv7_8h_a3fead12dc24a6d00ad53f55a042486ca}} 
\index{mpu\_armv7.h@{mpu\_armv7.h}!ARM\_MPU\_RBAR@{ARM\_MPU\_RBAR}}
\index{ARM\_MPU\_RBAR@{ARM\_MPU\_RBAR}!mpu\_armv7.h@{mpu\_armv7.h}}
\doxysubsubsection{\texorpdfstring{ARM\_MPU\_RBAR}{ARM\_MPU\_RBAR}}
{\footnotesize\ttfamily \#define A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+R\+B\+AR(\begin{DoxyParamCaption}\item[{}]{Region,  }\item[{}]{Base\+Address }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{(((BaseAddress) \& MPU\_RBAR\_ADDR\_Msk) |  \(\backslash\)}
\DoxyCodeLine{   ((Region) \& MPU\_RBAR\_REGION\_Msk)    |  \(\backslash\)}
\DoxyCodeLine{   (MPU\_RBAR\_VALID\_Msk))}

\end{DoxyCode}
M\+PU Region Base Address Register Value


\begin{DoxyParams}{Parameters}
{\em Region} & The region to be configured, number 0 to 15. \\
\hline
{\em Base\+Address} & The base address for the region. \\
\hline
\end{DoxyParams}


Definition at line 74 of file mpu\+\_\+armv7.\+h.

\mbox{\Hypertarget{mpu__armv7_8h_ab600272e6ef9505f8737860a2c3dd576}\label{mpu__armv7_8h_ab600272e6ef9505f8737860a2c3dd576}} 
\index{mpu\_armv7.h@{mpu\_armv7.h}!ARM\_MPU\_REGION\_SIZE\_128B@{ARM\_MPU\_REGION\_SIZE\_128B}}
\index{ARM\_MPU\_REGION\_SIZE\_128B@{ARM\_MPU\_REGION\_SIZE\_128B}!mpu\_armv7.h@{mpu\_armv7.h}}
\doxysubsubsection{\texorpdfstring{ARM\_MPU\_REGION\_SIZE\_128B}{ARM\_MPU\_REGION\_SIZE\_128B}}
{\footnotesize\ttfamily \#define A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+S\+I\+Z\+E\+\_\+128B~((uint8\+\_\+t)0x06U)}



Definition at line 35 of file mpu\+\_\+armv7.\+h.

\mbox{\Hypertarget{mpu__armv7_8h_a362c22f584b2822b8f451e356cba39d4}\label{mpu__armv7_8h_a362c22f584b2822b8f451e356cba39d4}} 
\index{mpu\_armv7.h@{mpu\_armv7.h}!ARM\_MPU\_REGION\_SIZE\_128KB@{ARM\_MPU\_REGION\_SIZE\_128KB}}
\index{ARM\_MPU\_REGION\_SIZE\_128KB@{ARM\_MPU\_REGION\_SIZE\_128KB}!mpu\_armv7.h@{mpu\_armv7.h}}
\doxysubsubsection{\texorpdfstring{ARM\_MPU\_REGION\_SIZE\_128KB}{ARM\_MPU\_REGION\_SIZE\_128KB}}
{\footnotesize\ttfamily \#define A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+S\+I\+Z\+E\+\_\+128\+KB~((uint8\+\_\+t)0x10U)}



Definition at line 45 of file mpu\+\_\+armv7.\+h.

\mbox{\Hypertarget{mpu__armv7_8h_ae8fd2daf98ba641d02ff7ca3978a3ad9}\label{mpu__armv7_8h_ae8fd2daf98ba641d02ff7ca3978a3ad9}} 
\index{mpu\_armv7.h@{mpu\_armv7.h}!ARM\_MPU\_REGION\_SIZE\_128MB@{ARM\_MPU\_REGION\_SIZE\_128MB}}
\index{ARM\_MPU\_REGION\_SIZE\_128MB@{ARM\_MPU\_REGION\_SIZE\_128MB}!mpu\_armv7.h@{mpu\_armv7.h}}
\doxysubsubsection{\texorpdfstring{ARM\_MPU\_REGION\_SIZE\_128MB}{ARM\_MPU\_REGION\_SIZE\_128MB}}
{\footnotesize\ttfamily \#define A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+S\+I\+Z\+E\+\_\+128\+MB~((uint8\+\_\+t)0x1\+AU)}



Definition at line 55 of file mpu\+\_\+armv7.\+h.

\mbox{\Hypertarget{mpu__armv7_8h_af7a1b511ea419cb40777e0eaf32cc7e2}\label{mpu__armv7_8h_af7a1b511ea419cb40777e0eaf32cc7e2}} 
\index{mpu\_armv7.h@{mpu\_armv7.h}!ARM\_MPU\_REGION\_SIZE\_16KB@{ARM\_MPU\_REGION\_SIZE\_16KB}}
\index{ARM\_MPU\_REGION\_SIZE\_16KB@{ARM\_MPU\_REGION\_SIZE\_16KB}!mpu\_armv7.h@{mpu\_armv7.h}}
\doxysubsubsection{\texorpdfstring{ARM\_MPU\_REGION\_SIZE\_16KB}{ARM\_MPU\_REGION\_SIZE\_16KB}}
{\footnotesize\ttfamily \#define A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+S\+I\+Z\+E\+\_\+16\+KB~((uint8\+\_\+t)0x0\+DU)}



Definition at line 42 of file mpu\+\_\+armv7.\+h.

\mbox{\Hypertarget{mpu__armv7_8h_af3f56fa6ceeede9a0106d7f98b27a31e}\label{mpu__armv7_8h_af3f56fa6ceeede9a0106d7f98b27a31e}} 
\index{mpu\_armv7.h@{mpu\_armv7.h}!ARM\_MPU\_REGION\_SIZE\_16MB@{ARM\_MPU\_REGION\_SIZE\_16MB}}
\index{ARM\_MPU\_REGION\_SIZE\_16MB@{ARM\_MPU\_REGION\_SIZE\_16MB}!mpu\_armv7.h@{mpu\_armv7.h}}
\doxysubsubsection{\texorpdfstring{ARM\_MPU\_REGION\_SIZE\_16MB}{ARM\_MPU\_REGION\_SIZE\_16MB}}
{\footnotesize\ttfamily \#define A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+S\+I\+Z\+E\+\_\+16\+MB~((uint8\+\_\+t)0x17U)}



Definition at line 52 of file mpu\+\_\+armv7.\+h.

\mbox{\Hypertarget{mpu__armv7_8h_ac8d05ede24fdfca60537ca47f86dce1d}\label{mpu__armv7_8h_ac8d05ede24fdfca60537ca47f86dce1d}} 
\index{mpu\_armv7.h@{mpu\_armv7.h}!ARM\_MPU\_REGION\_SIZE\_1GB@{ARM\_MPU\_REGION\_SIZE\_1GB}}
\index{ARM\_MPU\_REGION\_SIZE\_1GB@{ARM\_MPU\_REGION\_SIZE\_1GB}!mpu\_armv7.h@{mpu\_armv7.h}}
\doxysubsubsection{\texorpdfstring{ARM\_MPU\_REGION\_SIZE\_1GB}{ARM\_MPU\_REGION\_SIZE\_1GB}}
{\footnotesize\ttfamily \#define A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+S\+I\+Z\+E\+\_\+1\+GB~((uint8\+\_\+t)0x1\+DU)}



Definition at line 58 of file mpu\+\_\+armv7.\+h.

\mbox{\Hypertarget{mpu__armv7_8h_ae5bf2b5255a76ff6b62dfaed01580e9d}\label{mpu__armv7_8h_ae5bf2b5255a76ff6b62dfaed01580e9d}} 
\index{mpu\_armv7.h@{mpu\_armv7.h}!ARM\_MPU\_REGION\_SIZE\_1KB@{ARM\_MPU\_REGION\_SIZE\_1KB}}
\index{ARM\_MPU\_REGION\_SIZE\_1KB@{ARM\_MPU\_REGION\_SIZE\_1KB}!mpu\_armv7.h@{mpu\_armv7.h}}
\doxysubsubsection{\texorpdfstring{ARM\_MPU\_REGION\_SIZE\_1KB}{ARM\_MPU\_REGION\_SIZE\_1KB}}
{\footnotesize\ttfamily \#define A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+S\+I\+Z\+E\+\_\+1\+KB~((uint8\+\_\+t)0x09U)}



Definition at line 38 of file mpu\+\_\+armv7.\+h.

\mbox{\Hypertarget{mpu__armv7_8h_aa2f3cf8222d50742ff33c94b7c8b3612}\label{mpu__armv7_8h_aa2f3cf8222d50742ff33c94b7c8b3612}} 
\index{mpu\_armv7.h@{mpu\_armv7.h}!ARM\_MPU\_REGION\_SIZE\_1MB@{ARM\_MPU\_REGION\_SIZE\_1MB}}
\index{ARM\_MPU\_REGION\_SIZE\_1MB@{ARM\_MPU\_REGION\_SIZE\_1MB}!mpu\_armv7.h@{mpu\_armv7.h}}
\doxysubsubsection{\texorpdfstring{ARM\_MPU\_REGION\_SIZE\_1MB}{ARM\_MPU\_REGION\_SIZE\_1MB}}
{\footnotesize\ttfamily \#define A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+S\+I\+Z\+E\+\_\+1\+MB~((uint8\+\_\+t)0x13U)}



Definition at line 48 of file mpu\+\_\+armv7.\+h.

\mbox{\Hypertarget{mpu__armv7_8h_ad9d8775a432b076a44a93cbf725e8619}\label{mpu__armv7_8h_ad9d8775a432b076a44a93cbf725e8619}} 
\index{mpu\_armv7.h@{mpu\_armv7.h}!ARM\_MPU\_REGION\_SIZE\_256B@{ARM\_MPU\_REGION\_SIZE\_256B}}
\index{ARM\_MPU\_REGION\_SIZE\_256B@{ARM\_MPU\_REGION\_SIZE\_256B}!mpu\_armv7.h@{mpu\_armv7.h}}
\doxysubsubsection{\texorpdfstring{ARM\_MPU\_REGION\_SIZE\_256B}{ARM\_MPU\_REGION\_SIZE\_256B}}
{\footnotesize\ttfamily \#define A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+S\+I\+Z\+E\+\_\+256B~((uint8\+\_\+t)0x07U)}



Definition at line 36 of file mpu\+\_\+armv7.\+h.

\mbox{\Hypertarget{mpu__armv7_8h_ac489a9c4e5b9cdf9acd7748c9616499b}\label{mpu__armv7_8h_ac489a9c4e5b9cdf9acd7748c9616499b}} 
\index{mpu\_armv7.h@{mpu\_armv7.h}!ARM\_MPU\_REGION\_SIZE\_256KB@{ARM\_MPU\_REGION\_SIZE\_256KB}}
\index{ARM\_MPU\_REGION\_SIZE\_256KB@{ARM\_MPU\_REGION\_SIZE\_256KB}!mpu\_armv7.h@{mpu\_armv7.h}}
\doxysubsubsection{\texorpdfstring{ARM\_MPU\_REGION\_SIZE\_256KB}{ARM\_MPU\_REGION\_SIZE\_256KB}}
{\footnotesize\ttfamily \#define A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+S\+I\+Z\+E\+\_\+256\+KB~((uint8\+\_\+t)0x11U)}



Definition at line 46 of file mpu\+\_\+armv7.\+h.

\mbox{\Hypertarget{mpu__armv7_8h_acce8e377f172943311b6268118bfcfdf}\label{mpu__armv7_8h_acce8e377f172943311b6268118bfcfdf}} 
\index{mpu\_armv7.h@{mpu\_armv7.h}!ARM\_MPU\_REGION\_SIZE\_256MB@{ARM\_MPU\_REGION\_SIZE\_256MB}}
\index{ARM\_MPU\_REGION\_SIZE\_256MB@{ARM\_MPU\_REGION\_SIZE\_256MB}!mpu\_armv7.h@{mpu\_armv7.h}}
\doxysubsubsection{\texorpdfstring{ARM\_MPU\_REGION\_SIZE\_256MB}{ARM\_MPU\_REGION\_SIZE\_256MB}}
{\footnotesize\ttfamily \#define A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+S\+I\+Z\+E\+\_\+256\+MB~((uint8\+\_\+t)0x1\+BU)}



Definition at line 56 of file mpu\+\_\+armv7.\+h.

\mbox{\Hypertarget{mpu__armv7_8h_a8f5d28ac5a55d84a4d0cf271e06bbb19}\label{mpu__armv7_8h_a8f5d28ac5a55d84a4d0cf271e06bbb19}} 
\index{mpu\_armv7.h@{mpu\_armv7.h}!ARM\_MPU\_REGION\_SIZE\_2GB@{ARM\_MPU\_REGION\_SIZE\_2GB}}
\index{ARM\_MPU\_REGION\_SIZE\_2GB@{ARM\_MPU\_REGION\_SIZE\_2GB}!mpu\_armv7.h@{mpu\_armv7.h}}
\doxysubsubsection{\texorpdfstring{ARM\_MPU\_REGION\_SIZE\_2GB}{ARM\_MPU\_REGION\_SIZE\_2GB}}
{\footnotesize\ttfamily \#define A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+S\+I\+Z\+E\+\_\+2\+GB~((uint8\+\_\+t)0x1\+EU)}



Definition at line 59 of file mpu\+\_\+armv7.\+h.

\mbox{\Hypertarget{mpu__armv7_8h_ad4d916f22b3737207c55b8d0d165caee}\label{mpu__armv7_8h_ad4d916f22b3737207c55b8d0d165caee}} 
\index{mpu\_armv7.h@{mpu\_armv7.h}!ARM\_MPU\_REGION\_SIZE\_2KB@{ARM\_MPU\_REGION\_SIZE\_2KB}}
\index{ARM\_MPU\_REGION\_SIZE\_2KB@{ARM\_MPU\_REGION\_SIZE\_2KB}!mpu\_armv7.h@{mpu\_armv7.h}}
\doxysubsubsection{\texorpdfstring{ARM\_MPU\_REGION\_SIZE\_2KB}{ARM\_MPU\_REGION\_SIZE\_2KB}}
{\footnotesize\ttfamily \#define A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+S\+I\+Z\+E\+\_\+2\+KB~((uint8\+\_\+t)0x0\+AU)}



Definition at line 39 of file mpu\+\_\+armv7.\+h.

\mbox{\Hypertarget{mpu__armv7_8h_a2109105e7e283d5a5cf88772b776e441}\label{mpu__armv7_8h_a2109105e7e283d5a5cf88772b776e441}} 
\index{mpu\_armv7.h@{mpu\_armv7.h}!ARM\_MPU\_REGION\_SIZE\_2MB@{ARM\_MPU\_REGION\_SIZE\_2MB}}
\index{ARM\_MPU\_REGION\_SIZE\_2MB@{ARM\_MPU\_REGION\_SIZE\_2MB}!mpu\_armv7.h@{mpu\_armv7.h}}
\doxysubsubsection{\texorpdfstring{ARM\_MPU\_REGION\_SIZE\_2MB}{ARM\_MPU\_REGION\_SIZE\_2MB}}
{\footnotesize\ttfamily \#define A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+S\+I\+Z\+E\+\_\+2\+MB~((uint8\+\_\+t)0x14U)}



Definition at line 49 of file mpu\+\_\+armv7.\+h.

\mbox{\Hypertarget{mpu__armv7_8h_a4a775008228aa58703c12d203a70fcdb}\label{mpu__armv7_8h_a4a775008228aa58703c12d203a70fcdb}} 
\index{mpu\_armv7.h@{mpu\_armv7.h}!ARM\_MPU\_REGION\_SIZE\_32B@{ARM\_MPU\_REGION\_SIZE\_32B}}
\index{ARM\_MPU\_REGION\_SIZE\_32B@{ARM\_MPU\_REGION\_SIZE\_32B}!mpu\_armv7.h@{mpu\_armv7.h}}
\doxysubsubsection{\texorpdfstring{ARM\_MPU\_REGION\_SIZE\_32B}{ARM\_MPU\_REGION\_SIZE\_32B}}
{\footnotesize\ttfamily \#define A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+S\+I\+Z\+E\+\_\+32B~((uint8\+\_\+t)0x04U)}



Definition at line 33 of file mpu\+\_\+armv7.\+h.

\mbox{\Hypertarget{mpu__armv7_8h_a4d0d0ebcc97c9f24618808b66847056a}\label{mpu__armv7_8h_a4d0d0ebcc97c9f24618808b66847056a}} 
\index{mpu\_armv7.h@{mpu\_armv7.h}!ARM\_MPU\_REGION\_SIZE\_32KB@{ARM\_MPU\_REGION\_SIZE\_32KB}}
\index{ARM\_MPU\_REGION\_SIZE\_32KB@{ARM\_MPU\_REGION\_SIZE\_32KB}!mpu\_armv7.h@{mpu\_armv7.h}}
\doxysubsubsection{\texorpdfstring{ARM\_MPU\_REGION\_SIZE\_32KB}{ARM\_MPU\_REGION\_SIZE\_32KB}}
{\footnotesize\ttfamily \#define A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+S\+I\+Z\+E\+\_\+32\+KB~((uint8\+\_\+t)0x0\+EU)}



Definition at line 43 of file mpu\+\_\+armv7.\+h.

\mbox{\Hypertarget{mpu__armv7_8h_a8b5fabd9bb7508e14e1bae69529a5853}\label{mpu__armv7_8h_a8b5fabd9bb7508e14e1bae69529a5853}} 
\index{mpu\_armv7.h@{mpu\_armv7.h}!ARM\_MPU\_REGION\_SIZE\_32MB@{ARM\_MPU\_REGION\_SIZE\_32MB}}
\index{ARM\_MPU\_REGION\_SIZE\_32MB@{ARM\_MPU\_REGION\_SIZE\_32MB}!mpu\_armv7.h@{mpu\_armv7.h}}
\doxysubsubsection{\texorpdfstring{ARM\_MPU\_REGION\_SIZE\_32MB}{ARM\_MPU\_REGION\_SIZE\_32MB}}
{\footnotesize\ttfamily \#define A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+S\+I\+Z\+E\+\_\+32\+MB~((uint8\+\_\+t)0x18U)}



Definition at line 53 of file mpu\+\_\+armv7.\+h.

\mbox{\Hypertarget{mpu__armv7_8h_ace58a7f0428b94180b8e61e29564f408}\label{mpu__armv7_8h_ace58a7f0428b94180b8e61e29564f408}} 
\index{mpu\_armv7.h@{mpu\_armv7.h}!ARM\_MPU\_REGION\_SIZE\_4GB@{ARM\_MPU\_REGION\_SIZE\_4GB}}
\index{ARM\_MPU\_REGION\_SIZE\_4GB@{ARM\_MPU\_REGION\_SIZE\_4GB}!mpu\_armv7.h@{mpu\_armv7.h}}
\doxysubsubsection{\texorpdfstring{ARM\_MPU\_REGION\_SIZE\_4GB}{ARM\_MPU\_REGION\_SIZE\_4GB}}
{\footnotesize\ttfamily \#define A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+S\+I\+Z\+E\+\_\+4\+GB~((uint8\+\_\+t)0x1\+FU)}



Definition at line 60 of file mpu\+\_\+armv7.\+h.

\mbox{\Hypertarget{mpu__armv7_8h_a0612fe51de2b25b49692290d072d829c}\label{mpu__armv7_8h_a0612fe51de2b25b49692290d072d829c}} 
\index{mpu\_armv7.h@{mpu\_armv7.h}!ARM\_MPU\_REGION\_SIZE\_4KB@{ARM\_MPU\_REGION\_SIZE\_4KB}}
\index{ARM\_MPU\_REGION\_SIZE\_4KB@{ARM\_MPU\_REGION\_SIZE\_4KB}!mpu\_armv7.h@{mpu\_armv7.h}}
\doxysubsubsection{\texorpdfstring{ARM\_MPU\_REGION\_SIZE\_4KB}{ARM\_MPU\_REGION\_SIZE\_4KB}}
{\footnotesize\ttfamily \#define A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+S\+I\+Z\+E\+\_\+4\+KB~((uint8\+\_\+t)0x0\+BU)}



Definition at line 40 of file mpu\+\_\+armv7.\+h.

\mbox{\Hypertarget{mpu__armv7_8h_a5d38b84546726a09a19c28f8de770b11}\label{mpu__armv7_8h_a5d38b84546726a09a19c28f8de770b11}} 
\index{mpu\_armv7.h@{mpu\_armv7.h}!ARM\_MPU\_REGION\_SIZE\_4MB@{ARM\_MPU\_REGION\_SIZE\_4MB}}
\index{ARM\_MPU\_REGION\_SIZE\_4MB@{ARM\_MPU\_REGION\_SIZE\_4MB}!mpu\_armv7.h@{mpu\_armv7.h}}
\doxysubsubsection{\texorpdfstring{ARM\_MPU\_REGION\_SIZE\_4MB}{ARM\_MPU\_REGION\_SIZE\_4MB}}
{\footnotesize\ttfamily \#define A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+S\+I\+Z\+E\+\_\+4\+MB~((uint8\+\_\+t)0x15U)}



Definition at line 50 of file mpu\+\_\+armv7.\+h.

\mbox{\Hypertarget{mpu__armv7_8h_a79a3000f14a4d30b77e513c4db53cbe5}\label{mpu__armv7_8h_a79a3000f14a4d30b77e513c4db53cbe5}} 
\index{mpu\_armv7.h@{mpu\_armv7.h}!ARM\_MPU\_REGION\_SIZE\_512B@{ARM\_MPU\_REGION\_SIZE\_512B}}
\index{ARM\_MPU\_REGION\_SIZE\_512B@{ARM\_MPU\_REGION\_SIZE\_512B}!mpu\_armv7.h@{mpu\_armv7.h}}
\doxysubsubsection{\texorpdfstring{ARM\_MPU\_REGION\_SIZE\_512B}{ARM\_MPU\_REGION\_SIZE\_512B}}
{\footnotesize\ttfamily \#define A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+S\+I\+Z\+E\+\_\+512B~((uint8\+\_\+t)0x08U)}



Definition at line 37 of file mpu\+\_\+armv7.\+h.

\mbox{\Hypertarget{mpu__armv7_8h_a074f11c22a2c6e4deaf1e8f78717730d}\label{mpu__armv7_8h_a074f11c22a2c6e4deaf1e8f78717730d}} 
\index{mpu\_armv7.h@{mpu\_armv7.h}!ARM\_MPU\_REGION\_SIZE\_512KB@{ARM\_MPU\_REGION\_SIZE\_512KB}}
\index{ARM\_MPU\_REGION\_SIZE\_512KB@{ARM\_MPU\_REGION\_SIZE\_512KB}!mpu\_armv7.h@{mpu\_armv7.h}}
\doxysubsubsection{\texorpdfstring{ARM\_MPU\_REGION\_SIZE\_512KB}{ARM\_MPU\_REGION\_SIZE\_512KB}}
{\footnotesize\ttfamily \#define A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+S\+I\+Z\+E\+\_\+512\+KB~((uint8\+\_\+t)0x12U)}



Definition at line 47 of file mpu\+\_\+armv7.\+h.

\mbox{\Hypertarget{mpu__armv7_8h_a55ee4d5868b59de98bad7107243c2a95}\label{mpu__armv7_8h_a55ee4d5868b59de98bad7107243c2a95}} 
\index{mpu\_armv7.h@{mpu\_armv7.h}!ARM\_MPU\_REGION\_SIZE\_512MB@{ARM\_MPU\_REGION\_SIZE\_512MB}}
\index{ARM\_MPU\_REGION\_SIZE\_512MB@{ARM\_MPU\_REGION\_SIZE\_512MB}!mpu\_armv7.h@{mpu\_armv7.h}}
\doxysubsubsection{\texorpdfstring{ARM\_MPU\_REGION\_SIZE\_512MB}{ARM\_MPU\_REGION\_SIZE\_512MB}}
{\footnotesize\ttfamily \#define A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+S\+I\+Z\+E\+\_\+512\+MB~((uint8\+\_\+t)0x1\+CU)}



Definition at line 57 of file mpu\+\_\+armv7.\+h.

\mbox{\Hypertarget{mpu__armv7_8h_ab329562fb195f702f3c746d5f37e8998}\label{mpu__armv7_8h_ab329562fb195f702f3c746d5f37e8998}} 
\index{mpu\_armv7.h@{mpu\_armv7.h}!ARM\_MPU\_REGION\_SIZE\_64B@{ARM\_MPU\_REGION\_SIZE\_64B}}
\index{ARM\_MPU\_REGION\_SIZE\_64B@{ARM\_MPU\_REGION\_SIZE\_64B}!mpu\_armv7.h@{mpu\_armv7.h}}
\doxysubsubsection{\texorpdfstring{ARM\_MPU\_REGION\_SIZE\_64B}{ARM\_MPU\_REGION\_SIZE\_64B}}
{\footnotesize\ttfamily \#define A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+S\+I\+Z\+E\+\_\+64B~((uint8\+\_\+t)0x05U)}



Definition at line 34 of file mpu\+\_\+armv7.\+h.

\mbox{\Hypertarget{mpu__armv7_8h_ad0c79b123d9c7954c48fda30ef25b609}\label{mpu__armv7_8h_ad0c79b123d9c7954c48fda30ef25b609}} 
\index{mpu\_armv7.h@{mpu\_armv7.h}!ARM\_MPU\_REGION\_SIZE\_64KB@{ARM\_MPU\_REGION\_SIZE\_64KB}}
\index{ARM\_MPU\_REGION\_SIZE\_64KB@{ARM\_MPU\_REGION\_SIZE\_64KB}!mpu\_armv7.h@{mpu\_armv7.h}}
\doxysubsubsection{\texorpdfstring{ARM\_MPU\_REGION\_SIZE\_64KB}{ARM\_MPU\_REGION\_SIZE\_64KB}}
{\footnotesize\ttfamily \#define A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+S\+I\+Z\+E\+\_\+64\+KB~((uint8\+\_\+t)0x0\+FU)}



Definition at line 44 of file mpu\+\_\+armv7.\+h.

\mbox{\Hypertarget{mpu__armv7_8h_a8fb3e1bb94b66387331a84c5c488286a}\label{mpu__armv7_8h_a8fb3e1bb94b66387331a84c5c488286a}} 
\index{mpu\_armv7.h@{mpu\_armv7.h}!ARM\_MPU\_REGION\_SIZE\_64MB@{ARM\_MPU\_REGION\_SIZE\_64MB}}
\index{ARM\_MPU\_REGION\_SIZE\_64MB@{ARM\_MPU\_REGION\_SIZE\_64MB}!mpu\_armv7.h@{mpu\_armv7.h}}
\doxysubsubsection{\texorpdfstring{ARM\_MPU\_REGION\_SIZE\_64MB}{ARM\_MPU\_REGION\_SIZE\_64MB}}
{\footnotesize\ttfamily \#define A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+S\+I\+Z\+E\+\_\+64\+MB~((uint8\+\_\+t)0x19U)}



Definition at line 54 of file mpu\+\_\+armv7.\+h.

\mbox{\Hypertarget{mpu__armv7_8h_a4ce38a1ed6641648a2d2a66f48dbcb24}\label{mpu__armv7_8h_a4ce38a1ed6641648a2d2a66f48dbcb24}} 
\index{mpu\_armv7.h@{mpu\_armv7.h}!ARM\_MPU\_REGION\_SIZE\_8KB@{ARM\_MPU\_REGION\_SIZE\_8KB}}
\index{ARM\_MPU\_REGION\_SIZE\_8KB@{ARM\_MPU\_REGION\_SIZE\_8KB}!mpu\_armv7.h@{mpu\_armv7.h}}
\doxysubsubsection{\texorpdfstring{ARM\_MPU\_REGION\_SIZE\_8KB}{ARM\_MPU\_REGION\_SIZE\_8KB}}
{\footnotesize\ttfamily \#define A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+S\+I\+Z\+E\+\_\+8\+KB~((uint8\+\_\+t)0x0\+CU)}



Definition at line 41 of file mpu\+\_\+armv7.\+h.

\mbox{\Hypertarget{mpu__armv7_8h_a62bebf6281c66f54f1d35ca43429c631}\label{mpu__armv7_8h_a62bebf6281c66f54f1d35ca43429c631}} 
\index{mpu\_armv7.h@{mpu\_armv7.h}!ARM\_MPU\_REGION\_SIZE\_8MB@{ARM\_MPU\_REGION\_SIZE\_8MB}}
\index{ARM\_MPU\_REGION\_SIZE\_8MB@{ARM\_MPU\_REGION\_SIZE\_8MB}!mpu\_armv7.h@{mpu\_armv7.h}}
\doxysubsubsection{\texorpdfstring{ARM\_MPU\_REGION\_SIZE\_8MB}{ARM\_MPU\_REGION\_SIZE\_8MB}}
{\footnotesize\ttfamily \#define A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+S\+I\+Z\+E\+\_\+8\+MB~((uint8\+\_\+t)0x16U)}



Definition at line 51 of file mpu\+\_\+armv7.\+h.



\doxysubsection{Function Documentation}
\mbox{\Hypertarget{mpu__armv7_8h_a9dcb0afddf4ac351f33f3c7a5169c62c}\label{mpu__armv7_8h_a9dcb0afddf4ac351f33f3c7a5169c62c}} 
\index{mpu\_armv7.h@{mpu\_armv7.h}!ARM\_MPU\_ClrRegion@{ARM\_MPU\_ClrRegion}}
\index{ARM\_MPU\_ClrRegion@{ARM\_MPU\_ClrRegion}!mpu\_armv7.h@{mpu\_armv7.h}}
\doxysubsubsection{\texorpdfstring{ARM\_MPU\_ClrRegion()}{ARM\_MPU\_ClrRegion()}}
{\footnotesize\ttfamily \mbox{\hyperlink{cmsis__iccarm_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\+\_\+\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+I\+N\+L\+I\+NE}} void A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+Clr\+Region (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{rnr }\end{DoxyParamCaption})}

Clear and disable the given M\+PU region. 
\begin{DoxyParams}{Parameters}
{\em rnr} & Region number to be cleared. \\
\hline
\end{DoxyParams}


Definition at line 212 of file mpu\+\_\+armv7.\+h.

\mbox{\Hypertarget{mpu__armv7_8h_a61814eba4652a0fdfb76bbe222086327}\label{mpu__armv7_8h_a61814eba4652a0fdfb76bbe222086327}} 
\index{mpu\_armv7.h@{mpu\_armv7.h}!ARM\_MPU\_Disable@{ARM\_MPU\_Disable}}
\index{ARM\_MPU\_Disable@{ARM\_MPU\_Disable}!mpu\_armv7.h@{mpu\_armv7.h}}
\doxysubsubsection{\texorpdfstring{ARM\_MPU\_Disable()}{ARM\_MPU\_Disable()}}
{\footnotesize\ttfamily \mbox{\hyperlink{cmsis__iccarm_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\+\_\+\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+I\+N\+L\+I\+NE}} void A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+Disable (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

Disable the M\+PU. 

Definition at line 199 of file mpu\+\_\+armv7.\+h.

\mbox{\Hypertarget{mpu__armv7_8h_a5a3f40314553baccdeea551f86d9a997}\label{mpu__armv7_8h_a5a3f40314553baccdeea551f86d9a997}} 
\index{mpu\_armv7.h@{mpu\_armv7.h}!ARM\_MPU\_Enable@{ARM\_MPU\_Enable}}
\index{ARM\_MPU\_Enable@{ARM\_MPU\_Enable}!mpu\_armv7.h@{mpu\_armv7.h}}
\doxysubsubsection{\texorpdfstring{ARM\_MPU\_Enable()}{ARM\_MPU\_Enable()}}
{\footnotesize\ttfamily \mbox{\hyperlink{cmsis__iccarm_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\+\_\+\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+I\+N\+L\+I\+NE}} void A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+Enable (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{M\+P\+U\+\_\+\+Control }\end{DoxyParamCaption})}

Enable the M\+PU. 
\begin{DoxyParams}{Parameters}
{\em M\+P\+U\+\_\+\+Control} & Default access permissions for unconfigured regions. \\
\hline
\end{DoxyParams}


Definition at line 187 of file mpu\+\_\+armv7.\+h.

\mbox{\Hypertarget{mpu__armv7_8h_a39ae99f1599699474fd39328cd082c92}\label{mpu__armv7_8h_a39ae99f1599699474fd39328cd082c92}} 
\index{mpu\_armv7.h@{mpu\_armv7.h}!ARM\_MPU\_Load@{ARM\_MPU\_Load}}
\index{ARM\_MPU\_Load@{ARM\_MPU\_Load}!mpu\_armv7.h@{mpu\_armv7.h}}
\doxysubsubsection{\texorpdfstring{ARM\_MPU\_Load()}{ARM\_MPU\_Load()}}
{\footnotesize\ttfamily \mbox{\hyperlink{cmsis__iccarm_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\+\_\+\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+I\+N\+L\+I\+NE}} void A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+Load (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_a_r_m___m_p_u___region__t}{A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+Region\+\_\+t}} const $\ast$}]{table,  }\item[{uint32\+\_\+t}]{cnt }\end{DoxyParamCaption})}

Load the given number of M\+PU regions from a table. 
\begin{DoxyParams}{Parameters}
{\em table} & Pointer to the M\+PU configuration table. \\
\hline
{\em cnt} & Amount of regions to be configured. \\
\hline
\end{DoxyParams}


Definition at line 258 of file mpu\+\_\+armv7.\+h.

\mbox{\Hypertarget{mpu__armv7_8h_a16931f9ad84d7289e8218e169ae6db5d}\label{mpu__armv7_8h_a16931f9ad84d7289e8218e169ae6db5d}} 
\index{mpu\_armv7.h@{mpu\_armv7.h}!ARM\_MPU\_SetRegion@{ARM\_MPU\_SetRegion}}
\index{ARM\_MPU\_SetRegion@{ARM\_MPU\_SetRegion}!mpu\_armv7.h@{mpu\_armv7.h}}
\doxysubsubsection{\texorpdfstring{ARM\_MPU\_SetRegion()}{ARM\_MPU\_SetRegion()}}
{\footnotesize\ttfamily \mbox{\hyperlink{cmsis__iccarm_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\+\_\+\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+I\+N\+L\+I\+NE}} void A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+Set\+Region (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{rbar,  }\item[{uint32\+\_\+t}]{rasr }\end{DoxyParamCaption})}

Configure an M\+PU region. 
\begin{DoxyParams}{Parameters}
{\em rbar} & Value for R\+B\+AR register. \\
\hline
{\em rsar} & Value for R\+S\+AR register. \\
\hline
\end{DoxyParams}


Definition at line 222 of file mpu\+\_\+armv7.\+h.

\mbox{\Hypertarget{mpu__armv7_8h_a042ba1a6a1a58795231459ac0410b809}\label{mpu__armv7_8h_a042ba1a6a1a58795231459ac0410b809}} 
\index{mpu\_armv7.h@{mpu\_armv7.h}!ARM\_MPU\_SetRegionEx@{ARM\_MPU\_SetRegionEx}}
\index{ARM\_MPU\_SetRegionEx@{ARM\_MPU\_SetRegionEx}!mpu\_armv7.h@{mpu\_armv7.h}}
\doxysubsubsection{\texorpdfstring{ARM\_MPU\_SetRegionEx()}{ARM\_MPU\_SetRegionEx()}}
{\footnotesize\ttfamily \mbox{\hyperlink{cmsis__iccarm_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\+\_\+\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+I\+N\+L\+I\+NE}} void A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+Set\+Region\+Ex (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{rnr,  }\item[{uint32\+\_\+t}]{rbar,  }\item[{uint32\+\_\+t}]{rasr }\end{DoxyParamCaption})}

Configure the given M\+PU region. 
\begin{DoxyParams}{Parameters}
{\em rnr} & Region number to be configured. \\
\hline
{\em rbar} & Value for R\+B\+AR register. \\
\hline
{\em rsar} & Value for R\+S\+AR register. \\
\hline
\end{DoxyParams}


Definition at line 233 of file mpu\+\_\+armv7.\+h.

\mbox{\Hypertarget{mpu__armv7_8h_a71ca7368cfeccb262823726de9985aa2}\label{mpu__armv7_8h_a71ca7368cfeccb262823726de9985aa2}} 
\index{mpu\_armv7.h@{mpu\_armv7.h}!orderedCpy@{orderedCpy}}
\index{orderedCpy@{orderedCpy}!mpu\_armv7.h@{mpu\_armv7.h}}
\doxysubsubsection{\texorpdfstring{orderedCpy()}{orderedCpy()}}
{\footnotesize\ttfamily \mbox{\hyperlink{cmsis__iccarm_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\+\_\+\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+I\+N\+L\+I\+NE}} void ordered\+Cpy (\begin{DoxyParamCaption}\item[{volatile uint32\+\_\+t $\ast$}]{dst,  }\item[{const uint32\+\_\+t $\ast$\mbox{\hyperlink{cmsis__iccarm_8h_a378ac21329d33f561f90265eef89f564}{\+\_\+\+\_\+\+R\+E\+S\+T\+R\+I\+CT}}}]{src,  }\item[{uint32\+\_\+t}]{len }\end{DoxyParamCaption})}

Memcopy with strictly ordered memory access, e.\+g. for register targets. 
\begin{DoxyParams}{Parameters}
{\em dst} & Destination data is copied to. \\
\hline
{\em src} & Source data is copied from. \\
\hline
{\em len} & Amount of data words to be copied. \\
\hline
\end{DoxyParams}


Definition at line 245 of file mpu\+\_\+armv7.\+h.

