<?xml version="1.0" encoding="UTF-8"?>
<module id="FCFG1" HW_revision="" XML_version="1.0" description="Factory configuration area (FCFG1)" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="setup_parser.xsd">
   <register acronym="MISC_CONF_1" width="32" description="Misc configurations" id="MISC_CONF_1" offset="0xa0">
      <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0xffffff">
      </bitfield>
      <bitfield range="" begin="7" width="8" end="0" rwaccess="RO" description="HW minor revision number (a value of 0xFF shall be treated equally to 0x00).
Any test of this field by SW should be implemented as a &#39;greater or equal&#39; comparison as signed integer.
Value may change without warning." id="DEVICE_MINOR_REV" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="MISC_CONF_2" width="32" description="Internal. Only to be used through TI provided API." id="MISC_CONF_2" offset="0xa4">
      <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RESERVED" resetval="0xffffff">
      </bitfield>
      <bitfield range="" begin="7" width="8" end="0" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="HPOSC_COMP_P3" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="CONFIG_CC26_FE" width="32" description="Internal. Only to be used through TI provided API." id="CONFIG_CC26_FE" offset="0xc4">
      <bitfield range="" begin="31" width="4" end="28" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="IFAMP_IB" resetval="0x7">
      </bitfield>
      <bitfield range="" begin="27" width="4" end="24" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="LNA_IB" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="23" width="5" end="19" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="IFAMP_TRIM" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="18" width="5" end="14" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="CTL_PA0_TRIM" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="13" width="1" end="13" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="PATRIMCOMPLETE_N" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="12" width="1" end="12" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RSSITRIMCOMPLETE_N" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="4" end="8" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RESERVED" resetval="0xf">
      </bitfield>
      <bitfield range="" begin="7" width="8" end="0" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RSSI_OFFSET" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="CONFIG_CC13_FE" width="32" description="Internal. Only to be used through TI provided API." id="CONFIG_CC13_FE" offset="0xc8">
      <bitfield range="" begin="31" width="4" end="28" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="IFAMP_IB" resetval="0x7">
      </bitfield>
      <bitfield range="" begin="27" width="4" end="24" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="LNA_IB" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="23" width="5" end="19" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="IFAMP_TRIM" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="18" width="5" end="14" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="CTL_PA0_TRIM" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="13" width="1" end="13" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="PATRIMCOMPLETE_N" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="12" width="1" end="12" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RSSITRIMCOMPLETE_N" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="4" end="8" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RESERVED" resetval="0xf">
      </bitfield>
      <bitfield range="" begin="7" width="8" end="0" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RSSI_OFFSET" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="CONFIG_RF_COMMON" width="32" description="Internal. Only to be used through TI provided API." id="CONFIG_RF_COMMON" offset="0xcc">
      <bitfield range="" begin="31" width="1" end="31" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="DISABLE_CORNER_CAP" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="30" width="6" end="25" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="SLDO_TRIM_OUTPUT" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="24" width="3" end="22" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RESERVED" resetval="0x7">
      </bitfield>
      <bitfield range="" begin="21" width="1" end="21" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="PA20DBMTRIMCOMPLETE_N" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="20" width="5" end="16" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="CTL_PA_20DBM_TRIM" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="7" end="9" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RFLDO_TRIM_OUTPUT" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="8" width="3" end="6" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="QUANTCTLTHRES" resetval="0x5">
      </bitfield>
      <bitfield range="" begin="5" width="6" end="0" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="DACTRIM" resetval="0xd">
      </bitfield>
   </register>
   <register acronym="CONFIG_SYNTH_DIV2_CC26_2G4" width="32" description="Internal. Only to be used through TI provided API." id="CONFIG_SYNTH_DIV2_CC26_2G4" offset="0xd0">
      <bitfield range="" begin="31" width="4" end="28" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="MIN_ALLOWED_RTRIM" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="27" width="16" end="12" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RFC_MDM_DEMIQMC0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="6" end="6" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="LDOVCO_TRIM_OUTPUT" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="5" width="1" end="5" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RFC_MDM_DEMIQMC0_TRIMCOMPLETE_N" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="4" width="5" end="0" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RESERVED" resetval="0x1f">
      </bitfield>
   </register>
   <register acronym="CONFIG_SYNTH_DIV2_CC13_2G4" width="32" description="Internal. Only to be used through TI provided API." id="CONFIG_SYNTH_DIV2_CC13_2G4" offset="0xd4">
      <bitfield range="" begin="31" width="4" end="28" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="MIN_ALLOWED_RTRIM" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="27" width="16" end="12" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RFC_MDM_DEMIQMC0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="6" end="6" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="LDOVCO_TRIM_OUTPUT" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="5" width="1" end="5" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RFC_MDM_DEMIQMC0_TRIMCOMPLETE_N" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="4" width="5" end="0" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RESERVED" resetval="0x1f">
      </bitfield>
   </register>
   <register acronym="CONFIG_SYNTH_DIV2_CC26_1G" width="32" description="Internal. Only to be used through TI provided API." id="CONFIG_SYNTH_DIV2_CC26_1G" offset="0xd8">
      <bitfield range="" begin="31" width="4" end="28" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="MIN_ALLOWED_RTRIM" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="27" width="16" end="12" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RFC_MDM_DEMIQMC0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="6" end="6" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="LDOVCO_TRIM_OUTPUT" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="5" width="1" end="5" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RFC_MDM_DEMIQMC0_TRIMCOMPLETE_N" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="4" width="5" end="0" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RESERVED" resetval="0x1f">
      </bitfield>
   </register>
   <register acronym="CONFIG_SYNTH_DIV2_CC13_1G" width="32" description="Internal. Only to be used through TI provided API." id="CONFIG_SYNTH_DIV2_CC13_1G" offset="0xdc">
      <bitfield range="" begin="31" width="4" end="28" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="MIN_ALLOWED_RTRIM" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="27" width="16" end="12" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RFC_MDM_DEMIQMC0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="6" end="6" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="LDOVCO_TRIM_OUTPUT" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="5" width="1" end="5" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RFC_MDM_DEMIQMC0_TRIMCOMPLETE_N" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="4" width="5" end="0" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RESERVED" resetval="0x1f">
      </bitfield>
   </register>
   <register acronym="CONFIG_SYNTH_DIV4_CC26" width="32" description="Internal. Only to be used through TI provided API." id="CONFIG_SYNTH_DIV4_CC26" offset="0xe0">
      <bitfield range="" begin="31" width="4" end="28" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="MIN_ALLOWED_RTRIM" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="27" width="16" end="12" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RFC_MDM_DEMIQMC0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="6" end="6" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="LDOVCO_TRIM_OUTPUT" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="5" width="1" end="5" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RFC_MDM_DEMIQMC0_TRIMCOMPLETE_N" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="4" width="5" end="0" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RESERVED" resetval="0x1f">
      </bitfield>
   </register>
   <register acronym="CONFIG_SYNTH_DIV4_CC13" width="32" description="Internal. Only to be used through TI provided API." id="CONFIG_SYNTH_DIV4_CC13" offset="0xe4">
      <bitfield range="" begin="31" width="4" end="28" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="MIN_ALLOWED_RTRIM" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="27" width="16" end="12" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RFC_MDM_DEMIQMC0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="6" end="6" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="LDOVCO_TRIM_OUTPUT" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="5" width="1" end="5" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RFC_MDM_DEMIQMC0_TRIMCOMPLETE_N" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="4" width="5" end="0" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RESERVED" resetval="0x1f">
      </bitfield>
   </register>
   <register acronym="CONFIG_SYNTH_DIV5" width="32" description="Internal. Only to be used through TI provided API." id="CONFIG_SYNTH_DIV5" offset="0xe8">
      <bitfield range="" begin="31" width="4" end="28" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="MIN_ALLOWED_RTRIM" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="27" width="16" end="12" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RFC_MDM_DEMIQMC0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="6" end="6" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="LDOVCO_TRIM_OUTPUT" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="5" width="1" end="5" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RFC_MDM_DEMIQMC0_TRIMCOMPLETE_N" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="4" width="5" end="0" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RESERVED" resetval="0x1f">
      </bitfield>
   </register>
   <register acronym="CONFIG_SYNTH_DIV6_CC26" width="32" description="Internal. Only to be used through TI provided API." id="CONFIG_SYNTH_DIV6_CC26" offset="0xec">
      <bitfield range="" begin="31" width="4" end="28" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="MIN_ALLOWED_RTRIM" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="27" width="16" end="12" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RFC_MDM_DEMIQMC0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="6" end="6" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="LDOVCO_TRIM_OUTPUT" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="5" width="1" end="5" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RFC_MDM_DEMIQMC0_TRIMCOMPLETE_N" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="4" width="5" end="0" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RESERVED" resetval="0x1f">
      </bitfield>
   </register>
   <register acronym="CONFIG_SYNTH_DIV6_CC13" width="32" description="Internal. Only to be used through TI provided API." id="CONFIG_SYNTH_DIV6_CC13" offset="0xf0">
      <bitfield range="" begin="31" width="4" end="28" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="MIN_ALLOWED_RTRIM" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="27" width="16" end="12" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RFC_MDM_DEMIQMC0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="6" end="6" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="LDOVCO_TRIM_OUTPUT" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="5" width="1" end="5" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RFC_MDM_DEMIQMC0_TRIMCOMPLETE_N" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="4" width="5" end="0" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RESERVED" resetval="0x1f">
      </bitfield>
   </register>
   <register acronym="CONFIG_SYNTH_DIV10" width="32" description="Internal. Only to be used through TI provided API." id="CONFIG_SYNTH_DIV10" offset="0xf4">
      <bitfield range="" begin="31" width="4" end="28" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="MIN_ALLOWED_RTRIM" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="27" width="16" end="12" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RFC_MDM_DEMIQMC0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="6" end="6" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="LDOVCO_TRIM_OUTPUT" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="5" width="1" end="5" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RFC_MDM_DEMIQMC0_TRIMCOMPLETE_N" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="4" width="5" end="0" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RESERVED" resetval="0x1f">
      </bitfield>
   </register>
   <register acronym="CONFIG_SYNTH_DIV12_CC26" width="32" description="Internal. Only to be used through TI provided API." id="CONFIG_SYNTH_DIV12_CC26" offset="0xf8">
      <bitfield range="" begin="31" width="4" end="28" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="MIN_ALLOWED_RTRIM" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="27" width="16" end="12" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RFC_MDM_DEMIQMC0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="6" end="6" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="LDOVCO_TRIM_OUTPUT" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="5" width="1" end="5" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RFC_MDM_DEMIQMC0_TRIMCOMPLETE_N" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="4" width="5" end="0" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RESERVED" resetval="0x1f">
      </bitfield>
   </register>
   <register acronym="CONFIG_SYNTH_DIV12_CC13" width="32" description="Internal. Only to be used through TI provided API." id="CONFIG_SYNTH_DIV12_CC13" offset="0xfc">
      <bitfield range="" begin="31" width="4" end="28" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="MIN_ALLOWED_RTRIM" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="27" width="16" end="12" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RFC_MDM_DEMIQMC0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="6" end="6" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="LDOVCO_TRIM_OUTPUT" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="5" width="1" end="5" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RFC_MDM_DEMIQMC0_TRIMCOMPLETE_N" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="4" width="5" end="0" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RESERVED" resetval="0x1f">
      </bitfield>
   </register>
   <register acronym="CONFIG_SYNTH_DIV15" width="32" description="Internal. Only to be used through TI provided API." id="CONFIG_SYNTH_DIV15" offset="0x100">
      <bitfield range="" begin="31" width="4" end="28" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="MIN_ALLOWED_RTRIM" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="27" width="16" end="12" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RFC_MDM_DEMIQMC0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="6" end="6" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="LDOVCO_TRIM_OUTPUT" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="5" width="1" end="5" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RFC_MDM_DEMIQMC0_TRIMCOMPLETE_N" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="4" width="5" end="0" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RESERVED" resetval="0x1f">
      </bitfield>
   </register>
   <register acronym="CONFIG_SYNTH_DIV30" width="32" description="Internal. Only to be used through TI provided API." id="CONFIG_SYNTH_DIV30" offset="0x104">
      <bitfield range="" begin="31" width="4" end="28" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="MIN_ALLOWED_RTRIM" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="27" width="16" end="12" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RFC_MDM_DEMIQMC0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="6" end="6" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="LDOVCO_TRIM_OUTPUT" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="5" width="1" end="5" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RFC_MDM_DEMIQMC0_TRIMCOMPLETE_N" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="4" width="5" end="0" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RESERVED" resetval="0x1f">
      </bitfield>
   </register>
   <register acronym="FLASH_NUMBER" width="32" description="Flash information" id="FLASH_NUMBER" offset="0x164">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RO" description="Number of the manufacturing lot that produced this unit." id="LOT_NUMBER" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="FLASH_COORDINATE" width="32" description="Flash information" id="FLASH_COORDINATE" offset="0x16c">
      <bitfield range="" begin="31" width="16" end="16" rwaccess="RO" description="X coordinate of this unit on the wafer." id="XCOORDINATE" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="16" end="0" rwaccess="RO" description="Y coordinate of this unit on the wafer." id="YCOORDINATE" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="FLASH_E_P" width="32" description="Internal. Only to be used through TI provided API." id="FLASH_E_P" offset="0x170">
      <bitfield range="" begin="31" width="8" end="24" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="PSU" resetval="0x4c">
      </bitfield>
      <bitfield range="" begin="23" width="8" end="16" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="ESU" resetval="0x64">
      </bitfield>
      <bitfield range="" begin="15" width="8" end="8" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="PVSU" resetval="0x4c">
      </bitfield>
      <bitfield range="" begin="7" width="8" end="0" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="EVSU" resetval="0x64">
      </bitfield>
   </register>
   <register acronym="FLASH_C_E_P_R" width="32" description="Internal. Only to be used through TI provided API." id="FLASH_C_E_P_R" offset="0x174">
      <bitfield range="" begin="31" width="8" end="24" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RVSU" resetval="0xa">
      </bitfield>
      <bitfield range="" begin="23" width="8" end="16" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="PV_ACCESS" resetval="0xa">
      </bitfield>
      <bitfield range="" begin="15" width="4" end="12" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="A_EXEZ_SETUP" resetval="0x2">
      </bitfield>
      <bitfield range="" begin="11" width="12" end="0" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="CVSU" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="FLASH_P_R_PV" width="32" description="Internal. Only to be used through TI provided API." id="FLASH_P_R_PV" offset="0x178">
      <bitfield range="" begin="31" width="8" end="24" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="PH" resetval="0x2">
      </bitfield>
      <bitfield range="" begin="23" width="8" end="16" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RH" resetval="0xc1">
      </bitfield>
      <bitfield range="" begin="15" width="8" end="8" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="PVH" resetval="0x2">
      </bitfield>
      <bitfield range="" begin="7" width="8" end="0" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="PVH2" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="FLASH_EH_SEQ" width="32" description="Internal. Only to be used through TI provided API." id="FLASH_EH_SEQ" offset="0x17c">
      <bitfield range="" begin="31" width="8" end="24" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="EH" resetval="0x2">
      </bitfield>
      <bitfield range="" begin="23" width="8" end="16" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="SEQ" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="4" end="12" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="VSTAT" resetval="0xf">
      </bitfield>
      <bitfield range="" begin="11" width="12" end="0" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="SM_FREQUENCY" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="FLASH_VHV_E" width="32" description="Internal. Only to be used through TI provided API." id="FLASH_VHV_E" offset="0x180">
      <bitfield range="" begin="31" width="16" end="16" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="VHV_E_START" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="16" end="0" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="VHV_E_STEP_HIGHT" resetval="0x1">
      </bitfield>
   </register>
   <register acronym="FLASH_PP" width="32" description="Internal. Only to be used through TI provided API." id="FLASH_PP" offset="0x184">
      <bitfield range="" begin="31" width="8" end="24" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="PUMP_SU" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="23" width="8" end="16" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="TRIM3P4" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="16" end="0" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="MAX_PP" resetval="0x14">
      </bitfield>
   </register>
   <register acronym="FLASH_PROG_EP" width="32" description="Internal. Only to be used through TI provided API." id="FLASH_PROG_EP" offset="0x188">
      <bitfield range="" begin="31" width="16" end="16" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="MAX_EP" resetval="0xfa0">
      </bitfield>
      <bitfield range="" begin="15" width="16" end="0" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="PROGRAM_PW" resetval="0x10">
      </bitfield>
   </register>
   <register acronym="FLASH_ERA_PW" width="32" description="Internal. Only to be used through TI provided API." id="FLASH_ERA_PW" offset="0x18c">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="ERASE_PW" resetval="0xfa0">
      </bitfield>
   </register>
   <register acronym="FLASH_VHV" width="32" description="Internal. Only to be used through TI provided API." id="FLASH_VHV" offset="0x190">
      <bitfield range="" begin="31" width="4" end="28" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RESERVED3" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="27" width="4" end="24" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="TRIM13_P" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="23" width="4" end="20" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RESERVED2" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="19" width="4" end="16" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="VHV_P" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="4" end="12" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RESERVED1" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="4" end="8" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="TRIM13_E" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="4" end="4" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RESERVED0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="3" width="4" end="0" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="VHV_E" resetval="0x4">
      </bitfield>
   </register>
   <register acronym="FLASH_VHV_PV" width="32" description="Internal. Only to be used through TI provided API." id="FLASH_VHV_PV" offset="0x194">
      <bitfield range="" begin="31" width="4" end="28" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RESERVED1" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="27" width="4" end="24" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="TRIM13_PV" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="23" width="4" end="20" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RESERVED0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="19" width="4" end="16" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="VHV_PV" resetval="0x8">
      </bitfield>
      <bitfield range="" begin="15" width="8" end="8" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="VCG2P5" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="8" end="0" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="VINH" resetval="0x1">
      </bitfield>
   </register>
   <register acronym="FLASH_V" width="32" description="Internal. Only to be used through TI provided API." id="FLASH_V" offset="0x198">
      <bitfield range="" begin="31" width="8" end="24" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="VSL_P" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="23" width="8" end="16" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="VWL_P" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="8" end="8" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="V_READ" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="8" end="0" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="TRIM0P8" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="USER_ID" width="32" description="User Identification.
Reading this register and the FCFG1:ICEPICK_DEVICE_ID register is the only supported way of identifying a device.
The value of this register will be written to AON_PMCTL:JTAGUSERCODE by boot FW while in safezone." id="USER_ID" offset="0x294">
      <bitfield range="" begin="31" width="4" end="28" rwaccess="RO" description="Field used to distinguish revisions of the device" id="PG_REV" resetval="0x3">
      </bitfield>
      <bitfield range="" begin="27" width="2" end="26" rwaccess="RO" description="Version number.

0x0: Bits [25:12] of this register has the stated meaning.

Any other setting indicate a different encoding of these bits." id="VER" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="25" width="1" end="25" rwaccess="RO" description="0: Does not support 20dBm PA
1: Supports 20dBM PA" id="PA" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="24" width="1" end="24" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED24" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="23" width="1" end="23" rwaccess="RO" description="0: CC26xx device type
1: CC13xx device type" id="CC13" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="22" width="4" end="19" rwaccess="RO" description="Sequence.

Used to differentiate between marketing/orderable product where other fields of this register are the same (temp range, flash size, voltage range etc)" id="SEQUENCE" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="18" width="3" end="16" rwaccess="RO" description="Package type.

0x0: 4x4mm QFN (RHB) package
0x1: 5x5mm QFN (RSM) package
0x2: 7x7mm QFN (RGZ) package
0x3: Wafer sale package (naked die)
0x4: WCSP (YFV)
0x5: 7x7mm QFN package with Wettable Flanks

Other values are reserved for future use.
Packages available for a specific device are shown in the device datasheet." id="PKG" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="4" end="12" rwaccess="RO" description="Protocols supported.

0x1: BLE 
0x2: RF4CE 
0x4: Zigbee/6lowpan
0x8: Proprietary

More than one protocol can be supported on same device - values above are then combined." id="PROTOCOL" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="12" end="0" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED0" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="FLASH_OTP_DATA3" width="32" description="Internal. Only to be used through TI provided API." id="FLASH_OTP_DATA3" offset="0x2b0">
      <bitfield range="" begin="31" width="9" end="23" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="EC_STEP_SIZE" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="22" width="1" end="22" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="DO_PRECOND" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="4" end="18" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="MAX_EC_LEVEL" resetval="0x4">
      </bitfield>
      <bitfield range="" begin="17" width="2" end="16" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="TRIM_1P7" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="15" width="8" end="8" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="FLASH_SIZE" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="8" end="0" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="WAIT_SYSCODE" resetval="0x3">
      </bitfield>
   </register>
   <register acronym="ANA2_TRIM" width="32" description="Internal. Only to be used through TI provided API." id="ANA2_TRIM" offset="0x2b4">
      <bitfield range="" begin="31" width="1" end="31" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RCOSCHFCTRIMFRACT_EN" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="30" width="5" end="26" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RCOSCHFCTRIMFRACT" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="25" width="1" end="25" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RESERVED0" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="24" width="2" end="23" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="SET_RCOSC_HF_FINE_RESISTOR" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="22" width="1" end="22" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="ATESTLF_UDIGLDO_IBIAS_TRIM" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="21" width="7" end="15" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="NANOAMP_RES_TRIM" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="14" width="3" end="12" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RESERVED1" resetval="0x7">
      </bitfield>
      <bitfield range="" begin="11" width="1" end="11" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="DITHER_EN" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="10" width="3" end="8" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="DCDC_IPEAK" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="2" end="6" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="DEAD_TIME_TRIM" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="5" width="3" end="3" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="DCDC_LOW_EN_SEL" resetval="0x7">
      </bitfield>
      <bitfield range="" begin="2" width="3" end="0" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="DCDC_HIGH_EN_SEL" resetval="0x7">
      </bitfield>
   </register>
   <register acronym="LDO_TRIM" width="32" description="Internal. Only to be used through TI provided API." id="LDO_TRIM" offset="0x2b8">
      <bitfield range="" begin="31" width="3" end="29" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RESERVED4" resetval="0x7">
      </bitfield>
      <bitfield range="" begin="28" width="5" end="24" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="VDDR_TRIM_SLEEP" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="23" width="5" end="19" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RESERVED3" resetval="0x1f">
      </bitfield>
      <bitfield range="" begin="18" width="3" end="16" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="GLDO_CURSRC" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="3" end="13" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RESERVED2" resetval="0x7">
      </bitfield>
      <bitfield range="" begin="12" width="2" end="11" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="ITRIM_DIGLDO_LOAD" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="10" width="3" end="8" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="ITRIM_UDIGLDO" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="5" end="3" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RESERVED1" resetval="0x1f">
      </bitfield>
      <bitfield range="" begin="2" width="3" end="0" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="VTRIM_DELTA" resetval="0x3">
      </bitfield>
   </register>
   <register acronym="MAC_BLE_0" width="32" description="MAC BLE Address 0" id="MAC_BLE_0" offset="0x2e8">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RO" description="The first 32-bits of the 64-bit MAC BLE address" id="ADDR_0_31" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="MAC_BLE_1" width="32" description="MAC BLE Address 1" id="MAC_BLE_1" offset="0x2ec">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RO" description="The last 32-bits of the 64-bit MAC BLE address" id="ADDR_32_63" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="MAC_15_4_0" width="32" description="MAC IEEE 802.15.4 Address 0" id="MAC_15_4_0" offset="0x2f0">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RO" description="The first 32-bits of the 64-bit MAC 15.4 address" id="ADDR_0_31" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="MAC_15_4_1" width="32" description="MAC IEEE 802.15.4 Address 1" id="MAC_15_4_1" offset="0x2f4">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RO" description="The last 32-bits of the 64-bit MAC 15.4 address" id="ADDR_32_63" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="FLASH_OTP_DATA4" width="32" description="Internal. Only to be used through TI provided API." id="FLASH_OTP_DATA4" offset="0x308">
      <bitfield range="" begin="31" width="1" end="31" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="STANDBY_MODE_SEL_INT_WRT" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="30" width="2" end="29" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="STANDBY_PW_SEL_INT_WRT" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="28" width="1" end="28" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="DIS_STANDBY_INT_WRT" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="27" width="1" end="27" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="DIS_IDLE_INT_WRT" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="26" width="3" end="24" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="VIN_AT_X_INT_WRT" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="23" width="1" end="23" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="STANDBY_MODE_SEL_EXT_WRT" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="22" width="2" end="21" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="STANDBY_PW_SEL_EXT_WRT" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="20" width="1" end="20" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="DIS_STANDBY_EXT_WRT" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="19" width="1" end="19" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="DIS_IDLE_EXT_WRT" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="18" width="3" end="16" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="VIN_AT_X_EXT_WRT" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="1" end="15" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="STANDBY_MODE_SEL_INT_RD" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="14" width="2" end="13" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="STANDBY_PW_SEL_INT_RD" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="12" width="1" end="12" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="DIS_STANDBY_INT_RD" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="11" width="1" end="11" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="DIS_IDLE_INT_RD" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="10" width="3" end="8" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="VIN_AT_X_INT_RD" resetval="0x7">
      </bitfield>
      <bitfield range="" begin="7" width="1" end="7" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="STANDBY_MODE_SEL_EXT_RD" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="6" width="2" end="5" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="STANDBY_PW_SEL_EXT_RD" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="4" width="1" end="4" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="DIS_STANDBY_EXT_RD" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="3" width="1" end="3" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="DIS_IDLE_EXT_RD" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="2" width="3" end="0" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="VIN_AT_X_EXT_RD" resetval="0x7">
      </bitfield>
   </register>
   <register acronym="MISC_TRIM" width="32" description="Miscellaneous Trim  Parameters" id="MISC_TRIM" offset="0x30c">
      <bitfield range="" begin="31" width="15" end="17" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x7fff">
      </bitfield>
      <bitfield range="" begin="16" width="5" end="12" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="TRIM_RECHARGE_COMP_OFFSET" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="4" end="8" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="TRIM_RECHARGE_COMP_REFLEVEL" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="8" end="0" rwaccess="RO" description="Signed byte value representing the TEMP slope with battery voltage, in degrees C / V, with four fractional bits. " id="TEMPVSLOPE" resetval="0x3b">
      </bitfield>
   </register>
   <register acronym="RCOSC_HF_TEMPCOMP" width="32" description="Internal. Only to be used through TI provided API." id="RCOSC_HF_TEMPCOMP" offset="0x310">
      <bitfield range="" begin="31" width="8" end="24" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="FINE_RESISTOR" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="23" width="8" end="16" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="CTRIM" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="8" end="8" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="CTRIMFRACT_QUAD" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="8" end="0" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="CTRIMFRACT_SLOPE" resetval="0x3">
      </bitfield>
   </register>
   <register acronym="ICEPICK_DEVICE_ID" width="32" description="IcePick Device Identification
Reading this register and the FCFG1:USER_ID register is the only supported way of identifying a device." id="ICEPICK_DEVICE_ID" offset="0x318">
      <bitfield range="" begin="31" width="4" end="28" rwaccess="RO" description="Field used to distinguish revisions of the device." id="PG_REV" resetval="0x3">
      </bitfield>
      <bitfield range="" begin="27" width="16" end="12" rwaccess="RO" description="Field used to identify silicon die. " id="WAFER_ID" resetval="0xbb41">
      </bitfield>
      <bitfield range="" begin="11" width="12" end="0" rwaccess="RO" description="Manufacturer code.

0x02F: Texas Instruments" id="MANUFACTURER_ID" resetval="0x2f">
      </bitfield>
   </register>
   <register acronym="FCFG1_REVISION" width="32" description="Factory Configuration (FCFG1) Revision" id="FCFG1_REVISION" offset="0x31c">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RO" description="The revision number of the FCFG1 layout. This value will be read by application SW in order to determine which FCFG1 parameters that have valid values. This revision number must be incremented by 1 before any devices are to be produced if the FCFG1 layout has changed since the previous production of devices.
Value migth change without warning." id="REV" resetval="0x28">
      </bitfield>
   </register>
   <register acronym="MISC_OTP_DATA" width="32" description="Misc OTP Data" id="MISC_OTP_DATA" offset="0x320">
      <bitfield range="" begin="31" width="4" end="28" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RCOSC_HF_ITUNE" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="27" width="8" end="20" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RCOSC_HF_CRIM" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="19" width="5" end="15" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="PER_M" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="14" width="3" end="12" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="PER_E" resetval="0x4">
      </bitfield>
      <bitfield range="" begin="11" width="4" end="8" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0xf">
      </bitfield>
      <bitfield range="" begin="7" width="8" end="0" rwaccess="RO" description="The revision of the test program used in the production process when FCFG1 was programmed.
Value migth change without warning." id="TEST_PROGRAM_REV" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="IOCONF" width="32" description="IO Configuration" id="IOCONF" offset="0x344">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED7" resetval="0x1fffffe">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Number of available DIOs.
" id="GPIO_CNT" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="CONFIG_IF_ADC" width="32" description="Internal. Only to be used through TI provided API." id="CONFIG_IF_ADC" offset="0x34c">
      <bitfield range="" begin="31" width="4" end="28" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="FF2ADJ" resetval="0x3">
      </bitfield>
      <bitfield range="" begin="27" width="4" end="24" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="FF3ADJ" resetval="0x4">
      </bitfield>
      <bitfield range="" begin="23" width="4" end="20" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="INT3ADJ" resetval="0x6">
      </bitfield>
      <bitfield range="" begin="19" width="4" end="16" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="FF1ADJ" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="2" end="14" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="AAFCAP" resetval="0x3">
      </bitfield>
      <bitfield range="" begin="13" width="4" end="10" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="INT2ADJ" resetval="0xd">
      </bitfield>
      <bitfield range="" begin="9" width="5" end="5" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="IFDIGLDO_TRIM_OUTPUT" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="4" width="5" end="0" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="IFANALDO_TRIM_OUTPUT" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="CONFIG_OSC_TOP" width="32" description="Internal. Only to be used through TI provided API." id="CONFIG_OSC_TOP" offset="0x350">
      <bitfield range="" begin="31" width="2" end="30" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RESERVED" resetval="0x3">
      </bitfield>
      <bitfield range="" begin="29" width="4" end="26" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="XOSC_HF_ROW_Q12" resetval="0x7">
      </bitfield>
      <bitfield range="" begin="25" width="16" end="10" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="XOSC_HF_COLUMN_Q12" resetval="0x1ff">
      </bitfield>
      <bitfield range="" begin="9" width="8" end="2" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RCOSCLF_CTUNE_TRIM" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="1" width="2" end="0" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RCOSCLF_RTUNE_TRIM" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="SOC_ADC_ABS_GAIN" width="32" description="AUX_ADC Gain in Absolute Reference Mode" id="SOC_ADC_ABS_GAIN" offset="0x35c">
      <bitfield range="" begin="31" width="16" end="16" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED16" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="16" end="0" rwaccess="RO" description="SOC_ADC gain in absolute reference mode at temperature 1 (30C). Calculated in production test.." id="SOC_ADC_ABS_GAIN_TEMP1" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="SOC_ADC_REL_GAIN" width="32" description="AUX_ADC Gain in Relative Reference Mode" id="SOC_ADC_REL_GAIN" offset="0x360">
      <bitfield range="" begin="31" width="16" end="16" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED16" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="16" end="0" rwaccess="RO" description="SOC_ADC gain in relative reference mode at temperature 1 (30C). Calculated in production test.." id="SOC_ADC_REL_GAIN_TEMP1" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="SOC_ADC_OFFSET_INT" width="32" description="AUX_ADC Temperature Offsets in Absolute Reference Mode" id="SOC_ADC_OFFSET_INT" offset="0x368">
      <bitfield range="" begin="31" width="8" end="24" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED24" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="23" width="8" end="16" rwaccess="RO" description="SOC_ADC offset in relative reference mode at temperature 1 (30C). Signed 8-bit number. Calculated in production test.." id="SOC_ADC_REL_OFFSET_TEMP1" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="8" end="8" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED8" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="8" end="0" rwaccess="RO" description="SOC_ADC offset in absolute reference mode at temperature 1 (30C). Signed 8-bit number. Calculated in production test.." id="SOC_ADC_ABS_OFFSET_TEMP1" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="SOC_ADC_REF_TRIM_AND_OFFSET_EXT" width="32" description="Internal. Only to be used through TI provided API." id="SOC_ADC_REF_TRIM_AND_OFFSET_EXT" offset="0x36c">
      <bitfield range="" begin="31" width="26" end="6" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED6" resetval="0x302">
      </bitfield>
      <bitfield range="" begin="5" width="6" end="0" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="SOC_ADC_REF_VOLTAGE_TRIM_TEMP1" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="AMPCOMP_TH1" width="32" description="Internal. Only to be used through TI provided API." id="AMPCOMP_TH1" offset="0x370">
      <bitfield range="" begin="31" width="8" end="24" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RESERVED1" resetval="0xff">
      </bitfield>
      <bitfield range="" begin="23" width="6" end="18" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="HPMRAMP3_LTH" resetval="0x1e">
      </bitfield>
      <bitfield range="" begin="17" width="2" end="16" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RESERVED0" resetval="0x3">
      </bitfield>
      <bitfield range="" begin="15" width="6" end="10" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="HPMRAMP3_HTH" resetval="0x20">
      </bitfield>
      <bitfield range="" begin="9" width="4" end="6" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="IBIASCAP_LPTOHP_OL_CNT" resetval="0xa">
      </bitfield>
      <bitfield range="" begin="5" width="6" end="0" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="HPMRAMP1_TH" resetval="0xe">
      </bitfield>
   </register>
   <register acronym="AMPCOMP_TH2" width="32" description="Internal. Only to be used through TI provided API." id="AMPCOMP_TH2" offset="0x374">
      <bitfield range="" begin="31" width="6" end="26" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="LPMUPDATE_LTH" resetval="0x1a">
      </bitfield>
      <bitfield range="" begin="25" width="2" end="24" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RESERVED3" resetval="0x3">
      </bitfield>
      <bitfield range="" begin="23" width="6" end="18" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="LPMUPDATE_HTM" resetval="0x22">
      </bitfield>
      <bitfield range="" begin="17" width="2" end="16" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RESERVED2" resetval="0x3">
      </bitfield>
      <bitfield range="" begin="15" width="6" end="10" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="ADC_COMP_AMPTH_LPM" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="9" width="2" end="8" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RESERVED1" resetval="0x3">
      </bitfield>
      <bitfield range="" begin="7" width="6" end="2" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="ADC_COMP_AMPTH_HPM" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="1" width="2" end="0" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RESERVED0" resetval="0x3">
      </bitfield>
   </register>
   <register acronym="AMPCOMP_CTRL1" width="32" description="Internal. Only to be used through TI provided API." id="AMPCOMP_CTRL1" offset="0x378">
      <bitfield range="" begin="31" width="1" end="31" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RESERVED1" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="30" width="1" end="30" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="AMPCOMP_REQ_MODE" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="29" width="6" end="24" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RESERVED0" resetval="0x3f">
      </bitfield>
      <bitfield range="" begin="23" width="4" end="20" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="IBIAS_OFFSET" resetval="0x4">
      </bitfield>
      <bitfield range="" begin="19" width="4" end="16" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="IBIAS_INIT" resetval="0x8">
      </bitfield>
      <bitfield range="" begin="15" width="8" end="8" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="LPM_IBIAS_WAIT_CNT_FINAL" resetval="0x3f">
      </bitfield>
      <bitfield range="" begin="7" width="4" end="4" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="CAP_STEP" resetval="0x4">
      </bitfield>
      <bitfield range="" begin="3" width="4" end="0" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="IBIASCAP_HPTOLP_OL_CNT" resetval="0x7">
      </bitfield>
   </register>
   <register acronym="ANABYPASS_VALUE2" width="32" description="Internal. Only to be used through TI provided API." id="ANABYPASS_VALUE2" offset="0x37c">
      <bitfield range="" begin="31" width="18" end="14" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RESERVED" resetval="0x3ffff">
      </bitfield>
      <bitfield range="" begin="13" width="14" end="0" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="XOSC_HF_IBIASTHERM" resetval="0x3ff">
      </bitfield>
   </register>
   <register acronym="VOLT_TRIM" width="32" description="Internal. Only to be used through TI provided API." id="VOLT_TRIM" offset="0x388">
      <bitfield range="" begin="31" width="3" end="29" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RESERVED3" resetval="0x7">
      </bitfield>
      <bitfield range="" begin="28" width="5" end="24" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="VDDR_TRIM_HH" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="23" width="3" end="21" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RESERVED2" resetval="0x7">
      </bitfield>
      <bitfield range="" begin="20" width="5" end="16" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="VDDR_TRIM_H" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="3" end="13" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RESERVED1" resetval="0x7">
      </bitfield>
      <bitfield range="" begin="12" width="5" end="8" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="VDDR_TRIM_SLEEP_H" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="3" end="5" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RESERVED0" resetval="0x7">
      </bitfield>
      <bitfield range="" begin="4" width="5" end="0" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="TRIMBOD_H" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="OSC_CONF" width="32" description="OSC Configuration" id="OSC_CONF" offset="0x38c">
      <bitfield range="" begin="31" width="2" end="30" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED1" resetval="0x3">
      </bitfield>
      <bitfield range="" begin="29" width="1" end="29" rwaccess="RO" description="Trim value for DDI_0_OSC:ADCDOUBLERNANOAMPCTL.ADC_SH_VBUF_EN." id="ADC_SH_VBUF_EN" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="28" width="1" end="28" rwaccess="RO" description="Trim value for DDI_0_OSC:ADCDOUBLERNANOAMPCTL.ADC_SH_MODE_EN." id="ADC_SH_MODE_EN" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="27" width="1" end="27" rwaccess="RO" description="Trim value for DDI_0_OSC:ATESTCTL.ATESTLF_RCOSCLF_IBIAS_TRIM." id="ATESTLF_RCOSCLF_IBIAS_TRIM" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="26" width="2" end="25" rwaccess="RO" description="Trim value for DDI_0_OSC:LFOSCCTL.XOSCLF_REGULATOR_TRIM." id="XOSCLF_REGULATOR_TRIM" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="24" width="4" end="21" rwaccess="RO" description="Trim value for DDI_0_OSC:LFOSCCTL.XOSCLF_CMIRRWR_RATIO." id="XOSCLF_CMIRRWR_RATIO" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="20" width="2" end="19" rwaccess="RO" description="Trim value for DDI_0_OSC:CTL1.XOSC_HF_FAST_START." id="XOSC_HF_FAST_START" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="18" width="1" end="18" rwaccess="RO" description="0: XOSC_HF unavailable (may not be bonded out)
1: XOSC_HF available (default)" id="XOSC_OPTION" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="17" width="1" end="17" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="HPOSC_OPTION" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="16" width="1" end="16" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="HPOSC_BIAS_HOLD_MODE_EN" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="15" width="4" end="12" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="HPOSC_CURRMIRR_RATIO" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="4" end="8" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="HPOSC_BIAS_RES_SET" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="1" end="7" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="HPOSC_FILTER_EN" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="6" width="2" end="5" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="HPOSC_BIAS_RECHARGE_DELAY" resetval="0x3">
      </bitfield>
      <bitfield range="" begin="4" width="2" end="3" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED2" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="2" width="2" end="1" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="HPOSC_SERIES_CAP" resetval="0x3">
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="HPOSC_DIV3_BYPASS" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="FREQ_OFFSET" width="32" description="Internal. Only to be used through TI provided API." id="FREQ_OFFSET" offset="0x390">
      <bitfield range="" begin="31" width="16" end="16" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="HPOSC_COMP_P0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="8" end="8" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="HPOSC_COMP_P1" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="8" end="0" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="HPOSC_COMP_P2" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="MISC_OTP_DATA_1" width="32" description="Internal. Only to be used through TI provided API." id="MISC_OTP_DATA_1" offset="0x398">
      <bitfield range="" begin="31" width="3" end="29" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RESERVED" resetval="0x7">
      </bitfield>
      <bitfield range="" begin="28" width="2" end="27" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="PEAK_DET_ITRIM" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="26" width="3" end="24" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="HP_BUF_ITRIM" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="23" width="2" end="22" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="LP_BUF_ITRIM" resetval="0x2">
      </bitfield>
      <bitfield range="" begin="21" width="2" end="20" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="DBLR_LOOP_FILTER_RESET_VOLTAGE" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="19" width="10" end="10" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="HPM_IBIAS_WAIT_CNT" resetval="0x100">
      </bitfield>
      <bitfield range="" begin="9" width="6" end="4" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="LPM_IBIAS_WAIT_CNT" resetval="0x3f">
      </bitfield>
      <bitfield range="" begin="3" width="4" end="0" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="IDAC_STEP" resetval="0x8">
      </bitfield>
   </register>
   <register acronym="SHDW_DIE_ID_0" width="32" description="Shadow of DIE_ID_0 register in eFuse" id="SHDW_DIE_ID_0" offset="0x3d0">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RO" description="Shadow of DIE_ID_0 register in eFuse row number 5" id="ID_31_0" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="SHDW_DIE_ID_1" width="32" description="Shadow of DIE_ID_1 register in eFuse" id="SHDW_DIE_ID_1" offset="0x3d4">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RO" description="Shadow of DIE_ID_1 register in eFuse row number 6" id="ID_63_32" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="SHDW_DIE_ID_2" width="32" description="Shadow of DIE_ID_2 register in eFuse" id="SHDW_DIE_ID_2" offset="0x3d8">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RO" description="Shadow of DIE_ID_2 register in eFuse row number 7" id="ID_95_64" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="SHDW_DIE_ID_3" width="32" description="Shadow of DIE_ID_3 register in eFuse" id="SHDW_DIE_ID_3" offset="0x3dc">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RO" description="Shadow of DIE_ID_3 register in eFuse row number 8" id="ID_127_96" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="SHDW_OSC_BIAS_LDO_TRIM" width="32" description="Internal. Only to be used through TI provided API." id="SHDW_OSC_BIAS_LDO_TRIM" offset="0x3f8">
      <bitfield range="" begin="31" width="5" end="27" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="26" width="4" end="23" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="TRIMMAG" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="22" width="5" end="18" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="TRIMIREF" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="17" width="2" end="16" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="ITRIM_DIG_LDO" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="4" end="12" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="VTRIM_DIG" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="4" end="8" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="VTRIM_COARSE" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="8" end="0" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RCOSCHF_CTRIM" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="SHDW_ANA_TRIM" width="32" description="Internal. Only to be used through TI provided API." id="SHDW_ANA_TRIM" offset="0x3fc">
      <bitfield range="" begin="31" width="5" end="27" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="26" width="2" end="25" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="BOD_BANDGAP_TRIM_CNF" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="24" width="1" end="24" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="VDDR_ENABLE_PG1" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="23" width="1" end="23" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="VDDR_OK_HYS" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="22" width="2" end="21" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="IPTAT_TRIM" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="20" width="5" end="16" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="VDDR_TRIM" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="5" end="11" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="TRIMBOD_INTMODE" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="10" width="5" end="6" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="TRIMBOD_EXTMODE" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="5" width="6" end="0" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="TRIMTEMP" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="DAC_BIAS_CNF" width="32" description="Internal. Only to be used through TI provided API." id="DAC_BIAS_CNF" offset="0x40c">
      <bitfield range="" begin="31" width="14" end="18" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RESERVED" resetval="0x3fff">
      </bitfield>
      <bitfield range="" begin="17" width="6" end="12" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="LPM_TRIM_IOUT" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="3" end="9" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="LPM_BIAS_WIDTH_TRIM" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="8" width="1" end="8" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="LPM_BIAS_BACKUP_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="8" end="0" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RESERVED1" resetval="0xff">
      </bitfield>
   </register>
   <register acronym="TFW_PROBE" width="32" description="Internal. Only to be used through TI provided API." id="TFW_PROBE" offset="0x418">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="REV" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="TFW_FT" width="32" description="Internal. Only to be used through TI provided API." id="TFW_FT" offset="0x41c">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="REV" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="DAC_CAL0" width="32" description="Internal. Only to be used through TI provided API." id="DAC_CAL0" offset="0x420">
      <bitfield range="" begin="31" width="16" end="16" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="SOC_DAC_VOUT_CAL_DECOUPLE_C2" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="16" end="0" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="SOC_DAC_VOUT_CAL_DECOUPLE_C1" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="DAC_CAL1" width="32" description="Internal. Only to be used through TI provided API." id="DAC_CAL1" offset="0x424">
      <bitfield range="" begin="31" width="16" end="16" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="SOC_DAC_VOUT_CAL_PRECH_C2" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="16" end="0" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="SOC_DAC_VOUT_CAL_PRECH_C1" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="DAC_CAL2" width="32" description="Internal. Only to be used through TI provided API." id="DAC_CAL2" offset="0x428">
      <bitfield range="" begin="31" width="16" end="16" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="SOC_DAC_VOUT_CAL_ADCREF_C2" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="16" end="0" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="SOC_DAC_VOUT_CAL_ADCREF_C1" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="DAC_CAL3" width="32" description="Internal. Only to be used through TI provided API." id="DAC_CAL3" offset="0x42c">
      <bitfield range="" begin="31" width="16" end="16" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="SOC_DAC_VOUT_CAL_VDDS_C2" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="16" end="0" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="SOC_DAC_VOUT_CAL_VDDS_C1" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="RESERVED_N" width="32" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED_N" offset="0x430">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RW" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0xffffffff">
      </bitfield>
   </register>
</module>
