#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Fri Mar 22 03:35:17 2024
# Process ID: 13084
# Current directory: C:/Users/18999/Desktop/Prime_Checker_mod_subtraction
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3836 C:\Users\18999\Desktop\Prime_Checker_mod_subtraction\Prime_Checker.xpr
# Log file: C:/Users/18999/Desktop/Prime_Checker_mod_subtraction/vivado.log
# Journal file: C:/Users/18999/Desktop/Prime_Checker_mod_subtraction\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/18999/Desktop/Prime_Checker_mod_subtraction/Prime_Checker.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 789.105 ; gain = 133.234
open_run impl_1
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/18999/Desktop/Prime_Checker_mod_subtraction/.Xil/Vivado-13084-DESKTOP-4F7FHBE/dcp/PrimeChecker.xdc]
Finished Parsing XDC File [C:/Users/18999/Desktop/Prime_Checker_mod_subtraction/.Xil/Vivado-13084-DESKTOP-4F7FHBE/dcp/PrimeChecker.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1001.910 ; gain = 0.012
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1001.910 ; gain = 0.012
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1118.730 ; gain = 276.883
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.982 . Memory (MB): peak = 1129.750 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'PrimeChecker_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/18999/Desktop/Prime_Checker_mod_subtraction/Prime_Checker.sim/sim_1/behav'
"xvhdl -m64 --relax -prj PrimeChecker_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/18999/Desktop/Prime_Checker_mod_subtraction/Prime_Checker.srcs/sources_1/new/PrimeChecker.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PrimeChecker
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/18999/Desktop/Prime_Checker_mod_subtraction/Prime_Checker.srcs/sim_1/new/PrimeChecker_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PrimeChecker_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/18999/Desktop/Prime_Checker_mod_subtraction/Prime_Checker.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0bc9cc28809e467ca35eaab55491408b --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot PrimeChecker_tb_behav xil_defaultlib.PrimeChecker_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.PrimeChecker [primechecker_default]
Compiling architecture bench of entity xil_defaultlib.primechecker_tb
Built simulation snapshot PrimeChecker_tb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/18999/Desktop/Prime_Checker_mod_subtraction/Prime_Checker.sim/sim_1/behav/xsim.dir/PrimeChecker_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Mar 22 05:16:22 2024...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/18999/Desktop/Prime_Checker_mod_subtraction/Prime_Checker.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "PrimeChecker_tb_behav -key {Behavioral:sim_1:Functional:PrimeChecker_tb} -tclbatch {PrimeChecker_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source PrimeChecker_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PrimeChecker_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1544.168 ; gain = 0.000
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/18999/Desktop/Prime_Checker_mod_subtraction/Prime_Checker.srcs/sources_1/new/PrimeChecker.vhd" into library xil_defaultlib [C:/Users/18999/Desktop/Prime_Checker_mod_subtraction/Prime_Checker.srcs/sources_1/new/PrimeChecker.vhd:1]
[Fri Mar 22 05:58:57 2024] Launched synth_1...
Run output will be captured here: C:/Users/18999/Desktop/Prime_Checker_mod_subtraction/Prime_Checker.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'PrimeChecker_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/18999/Desktop/Prime_Checker_mod_subtraction/Prime_Checker.sim/sim_1/behav'
"xvhdl -m64 --relax -prj PrimeChecker_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/18999/Desktop/Prime_Checker_mod_subtraction/Prime_Checker.srcs/sources_1/new/PrimeChecker.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PrimeChecker
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/18999/Desktop/Prime_Checker_mod_subtraction/Prime_Checker.srcs/sim_1/new/PrimeChecker_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PrimeChecker_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/18999/Desktop/Prime_Checker_mod_subtraction/Prime_Checker.sim/sim_1/behav'
