

================================================================
== Vivado HLS Report for 'split_ip'
================================================================
* Date:           Tue Jan 07 22:24:18 2020

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        sobelx_or_y
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     11.00|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+----------+
    |      Latency      |      Interval     | Pipeline |
    |   min   |   max   |   min   |   max   |   Type   |
    +---------+---------+---------+---------+----------+
    |  2089107|  2089107|  2087184|  2087184| dataflow |
    +---------+---------+---------+---------+----------+

    + Detail: 
        * Instance: 
        +-------------------------------------+--------------------------+---------+---------+---------+---------+---------+
        |                                     |                          |      Latency      |      Interval     | Pipeline|
        |               Instance              |          Module          |   min   |   max   |   min   |   max   |   Type  |
        +-------------------------------------+--------------------------+---------+---------+---------+---------+---------+
        |grp_split_ip_AXIvideo2Mat103_fu_153  |split_ip_AXIvideo2Mat103  |  2080083|  2080083|  2080083|  2080083|   none  |
        |grp_split_ip_RGB2Gray_fu_177         |split_ip_RGB2Gray         |  2080081|  2080081|  2080081|  2080081|   none  |
        |grp_split_ip_sobel_fu_142            |split_ip_sobel            |  2087183|  2087183|  2087183|  2087183|   none  |
        |grp_split_ip_Mat2AXIvideo_fu_187     |split_ip_Mat2AXIvideo     |  2077921|  2077921|  2077921|  2077921|   none  |
        +-------------------------------------+--------------------------+---------+---------+---------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        0|      -|      50|    200|
|Instance         |        9|     21|    1207|   1198|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       3|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        9|     21|    1260|   1398|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        3|      9|       1|      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------+--------------------------+---------+-------+-----+-----+
    |           Instance          |          Module          | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------------+--------------------------+---------+-------+-----+-----+
    |split_ip_AXILiteS_s_axi_U    |split_ip_AXILiteS_s_axi   |        0|      0|   44|   56|
    |split_ip_AXIvideo2Mat103_U0  |split_ip_AXIvideo2Mat103  |        0|      0|  216|  212|
    |split_ip_Mat2AXIvideo_U0     |split_ip_Mat2AXIvideo     |        0|      0|   85|   72|
    |split_ip_RGB2Gray_U0         |split_ip_RGB2Gray         |        0|      3|  107|   64|
    |split_ip_sobel_U0            |split_ip_sobel            |        9|     18|  755|  794|
    +-----------------------------+--------------------------+---------+-------+-----+-----+
    |Total                        |                          |        9|     21| 1207| 1198|
    +-----------------------------+--------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------------------------+---------+---+----+------+-----+---------+
    |           Name          | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +-------------------------+---------+---+----+------+-----+---------+
    |direction_channel_U      |        0|  5|  20|     2|    8|       16|
    |img_0_data_stream_0_V_U  |        0|  5|  20|     1|    8|        8|
    |img_0_data_stream_1_V_U  |        0|  5|  20|     1|    8|        8|
    |img_0_data_stream_2_V_U  |        0|  5|  20|     1|    8|        8|
    |img_1_data_stream_0_V_U  |        0|  5|  20|     1|    8|        8|
    |img_1_data_stream_1_V_U  |        0|  5|  20|     1|    8|        8|
    |img_1_data_stream_2_V_U  |        0|  5|  20|     1|    8|        8|
    |img_2_data_stream_0_V_U  |        0|  5|  20|     1|    8|        8|
    |img_2_data_stream_1_V_U  |        0|  5|  20|     1|    8|        8|
    |img_2_data_stream_2_V_U  |        0|  5|  20|     1|    8|        8|
    +-------------------------+---------+---+----+------+-----+---------+
    |Total                    |        0| 50| 200|    11|   80|       88|
    +-------------------------+---------+---+----+------+-----+---------+

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    +-----------------------------------+---+----+-----+-----------+
    |                Name               | FF| LUT| Bits| Const Bits|
    +-----------------------------------+---+----+-----+-----------+
    |split_ip_Mat2AXIvideo_U0_ap_start  |  1|   0|    1|          0|
    |split_ip_RGB2Gray_U0_ap_start      |  1|   0|    1|          0|
    |split_ip_sobel_U0_ap_start         |  1|   0|    1|          0|
    +-----------------------------------+---+----+-----+-----------+
    |Total                              |  3|   0|    3|          0|
    +-----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+--------------+-------------------+--------------+
|        RTL Ports       | Dir | Bits|   Protocol   |   Source Object   |    C Type    |
+------------------------+-----+-----+--------------+-------------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|     s_axi    |      AXILiteS     |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|     s_axi    |      AXILiteS     |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    5|     s_axi    |      AXILiteS     |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|     s_axi    |      AXILiteS     |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|     s_axi    |      AXILiteS     |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|     s_axi    |      AXILiteS     |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|     s_axi    |      AXILiteS     |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|     s_axi    |      AXILiteS     |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|     s_axi    |      AXILiteS     |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    5|     s_axi    |      AXILiteS     |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|     s_axi    |      AXILiteS     |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|     s_axi    |      AXILiteS     |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|     s_axi    |      AXILiteS     |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|     s_axi    |      AXILiteS     |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|     s_axi    |      AXILiteS     |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|     s_axi    |      AXILiteS     |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|     s_axi    |      AXILiteS     |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_none |      split_ip     | return value |
|ap_rst_n                |  in |    1| ap_ctrl_none |      split_ip     | return value |
|in_data_TDATA           |  in |   24|     axis     |  in_data_V_data_V |    pointer   |
|in_data_TKEEP           |  in |    3|     axis     |  in_data_V_keep_V |    pointer   |
|in_data_TSTRB           |  in |    3|     axis     |  in_data_V_strb_V |    pointer   |
|in_data_TUSER           |  in |    1|     axis     |  in_data_V_user_V |    pointer   |
|in_data_TLAST           |  in |    1|     axis     |  in_data_V_last_V |    pointer   |
|in_data_TID             |  in |    1|     axis     |   in_data_V_id_V  |    pointer   |
|in_data_TDEST           |  in |    1|     axis     |  in_data_V_dest_V |    pointer   |
|in_data_TVALID          |  in |    1|     axis     |  in_data_V_dest_V |    pointer   |
|in_data_TREADY          | out |    1|     axis     |  in_data_V_dest_V |    pointer   |
|out_data_TDATA          | out |   24|     axis     | out_data_V_data_V |    pointer   |
|out_data_TKEEP          | out |    3|     axis     | out_data_V_keep_V |    pointer   |
|out_data_TSTRB          | out |    3|     axis     | out_data_V_strb_V |    pointer   |
|out_data_TUSER          | out |    1|     axis     | out_data_V_user_V |    pointer   |
|out_data_TLAST          | out |    1|     axis     | out_data_V_last_V |    pointer   |
|out_data_TID            | out |    1|     axis     |  out_data_V_id_V  |    pointer   |
|out_data_TDEST          | out |    1|     axis     | out_data_V_dest_V |    pointer   |
|out_data_TVALID         | out |    1|     axis     | out_data_V_dest_V |    pointer   |
|out_data_TREADY         |  in |    1|     axis     | out_data_V_dest_V |    pointer   |
+------------------------+-----+-----+--------------+-------------------+--------------+

