module ALU(input [31:0]A, B, 
 		  input[3:0] ALU_operation, 
		  output reg[31:0]   res, 
		  output zero, overflow
    );
     parameter one = 32'h00000001, zero_0 = 32'h00000000;
     
always @ (*)
         case (ALU_operation)
                         4'b0000: res=A&B;  //0  
                         4'b0001: res=A|B;    //1
                         4'b0010: res=A+B;    //2
                         4'b1100: res=A^B;//c
                         4'b0110: res=A-B;   //6 
                         4'b1101: res=A>>B[4:0];//d
                         4'b1111: res=$signed(A)>>>$signed(B[4:0]);//f
                         4'b1001: res=(A < B) ? one : zero_0;//9
                         4'b0111: res=($signed(A) < $signed(B)) ? one : zero_0;//7
                         4'b1110: res=A<<B[4:0];//e
                         default: res=32'h00000000;
         endcase
 assign zero = (res==0)? 1: 0;
    
endmodule
