Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Dec  9 16:44:37 2024
| Host         : ECE-PHO115-22 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_top_timing_summary_routed.rpt -pb vga_top_timing_summary_routed.pb -rpx vga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    144         
TIMING-18  Warning           Missing input or output delay  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (144)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (281)
5. checking no_input_delay (10)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (144)
--------------------------
 There are 144 register/latch pins with no clock driven by root clock pin: clkDiv/tempClk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (281)
--------------------------------------------------
 There are 281 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.549        0.000                      0                  190        0.246        0.000                      0                  190        4.500        0.000                       0                    71  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.549        0.000                      0                  190        0.246        0.000                      0                  190        4.500        0.000                       0                    71  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.549ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.549ns  (required time - arrival time)
  Source:                 debEN/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debEN/counter_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.224ns  (logic 1.014ns (24.005%)  route 3.210ns (75.995%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.638     5.241    debEN/clk_IBUF_BUFG
    SLICE_X38Y92         FDRE                                         r  debEN/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDRE (Prop_fdre_C_Q)         0.518     5.759 r  debEN/counter_reg[2]/Q
                         net (fo=2, routed)           0.954     6.713    debEN/counter_reg[2]
    SLICE_X40Y94         LUT4 (Prop_lut4_I0_O)        0.124     6.837 r  debEN/counter[0]_i_9/O
                         net (fo=1, routed)           0.444     7.281    debEN/counter[0]_i_9_n_0
    SLICE_X40Y94         LUT5 (Prop_lut5_I4_O)        0.124     7.405 r  debEN/counter[0]_i_8/O
                         net (fo=1, routed)           0.420     7.825    debEN/counter[0]_i_8_n_0
    SLICE_X40Y93         LUT6 (Prop_lut6_I5_O)        0.124     7.949 f  debEN/counter[0]_i_4/O
                         net (fo=2, routed)           0.524     8.473    debEN/counter[0]_i_4_n_0
    SLICE_X34Y90         LUT2 (Prop_lut2_I1_O)        0.124     8.597 r  debEN/counter[0]_i_2__0/O
                         net (fo=21, routed)          0.868     9.465    debEN/counter
    SLICE_X38Y97         FDRE                                         r  debEN/counter_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.519    14.942    debEN/clk_IBUF_BUFG
    SLICE_X38Y97         FDRE                                         r  debEN/counter_reg[20]/C
                         clock pessimism              0.276    15.218    
                         clock uncertainty           -0.035    15.182    
    SLICE_X38Y97         FDRE (Setup_fdre_C_CE)      -0.169    15.013    debEN/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.013    
                         arrival time                          -9.465    
  -------------------------------------------------------------------
                         slack                                  5.549    

Slack (MET) :             5.559ns  (required time - arrival time)
  Source:                 debEN/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debEN/counter_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.213ns  (logic 1.014ns (24.068%)  route 3.199ns (75.932%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.638     5.241    debEN/clk_IBUF_BUFG
    SLICE_X38Y92         FDRE                                         r  debEN/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDRE (Prop_fdre_C_Q)         0.518     5.759 r  debEN/counter_reg[2]/Q
                         net (fo=2, routed)           0.954     6.713    debEN/counter_reg[2]
    SLICE_X40Y94         LUT4 (Prop_lut4_I0_O)        0.124     6.837 r  debEN/counter[0]_i_9/O
                         net (fo=1, routed)           0.444     7.281    debEN/counter[0]_i_9_n_0
    SLICE_X40Y94         LUT5 (Prop_lut5_I4_O)        0.124     7.405 r  debEN/counter[0]_i_8/O
                         net (fo=1, routed)           0.420     7.825    debEN/counter[0]_i_8_n_0
    SLICE_X40Y93         LUT6 (Prop_lut6_I5_O)        0.124     7.949 f  debEN/counter[0]_i_4/O
                         net (fo=2, routed)           0.524     8.473    debEN/counter[0]_i_4_n_0
    SLICE_X34Y90         LUT2 (Prop_lut2_I1_O)        0.124     8.597 r  debEN/counter[0]_i_2__0/O
                         net (fo=21, routed)          0.857     9.454    debEN/counter
    SLICE_X38Y96         FDRE                                         r  debEN/counter_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.518    14.941    debEN/clk_IBUF_BUFG
    SLICE_X38Y96         FDRE                                         r  debEN/counter_reg[16]/C
                         clock pessimism              0.276    15.217    
                         clock uncertainty           -0.035    15.181    
    SLICE_X38Y96         FDRE (Setup_fdre_C_CE)      -0.169    15.012    debEN/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.012    
                         arrival time                          -9.454    
  -------------------------------------------------------------------
                         slack                                  5.559    

Slack (MET) :             5.559ns  (required time - arrival time)
  Source:                 debEN/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debEN/counter_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.213ns  (logic 1.014ns (24.068%)  route 3.199ns (75.932%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.638     5.241    debEN/clk_IBUF_BUFG
    SLICE_X38Y92         FDRE                                         r  debEN/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDRE (Prop_fdre_C_Q)         0.518     5.759 r  debEN/counter_reg[2]/Q
                         net (fo=2, routed)           0.954     6.713    debEN/counter_reg[2]
    SLICE_X40Y94         LUT4 (Prop_lut4_I0_O)        0.124     6.837 r  debEN/counter[0]_i_9/O
                         net (fo=1, routed)           0.444     7.281    debEN/counter[0]_i_9_n_0
    SLICE_X40Y94         LUT5 (Prop_lut5_I4_O)        0.124     7.405 r  debEN/counter[0]_i_8/O
                         net (fo=1, routed)           0.420     7.825    debEN/counter[0]_i_8_n_0
    SLICE_X40Y93         LUT6 (Prop_lut6_I5_O)        0.124     7.949 f  debEN/counter[0]_i_4/O
                         net (fo=2, routed)           0.524     8.473    debEN/counter[0]_i_4_n_0
    SLICE_X34Y90         LUT2 (Prop_lut2_I1_O)        0.124     8.597 r  debEN/counter[0]_i_2__0/O
                         net (fo=21, routed)          0.857     9.454    debEN/counter
    SLICE_X38Y96         FDRE                                         r  debEN/counter_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.518    14.941    debEN/clk_IBUF_BUFG
    SLICE_X38Y96         FDRE                                         r  debEN/counter_reg[17]/C
                         clock pessimism              0.276    15.217    
                         clock uncertainty           -0.035    15.181    
    SLICE_X38Y96         FDRE (Setup_fdre_C_CE)      -0.169    15.012    debEN/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.012    
                         arrival time                          -9.454    
  -------------------------------------------------------------------
                         slack                                  5.559    

Slack (MET) :             5.559ns  (required time - arrival time)
  Source:                 debEN/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debEN/counter_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.213ns  (logic 1.014ns (24.068%)  route 3.199ns (75.932%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.638     5.241    debEN/clk_IBUF_BUFG
    SLICE_X38Y92         FDRE                                         r  debEN/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDRE (Prop_fdre_C_Q)         0.518     5.759 r  debEN/counter_reg[2]/Q
                         net (fo=2, routed)           0.954     6.713    debEN/counter_reg[2]
    SLICE_X40Y94         LUT4 (Prop_lut4_I0_O)        0.124     6.837 r  debEN/counter[0]_i_9/O
                         net (fo=1, routed)           0.444     7.281    debEN/counter[0]_i_9_n_0
    SLICE_X40Y94         LUT5 (Prop_lut5_I4_O)        0.124     7.405 r  debEN/counter[0]_i_8/O
                         net (fo=1, routed)           0.420     7.825    debEN/counter[0]_i_8_n_0
    SLICE_X40Y93         LUT6 (Prop_lut6_I5_O)        0.124     7.949 f  debEN/counter[0]_i_4/O
                         net (fo=2, routed)           0.524     8.473    debEN/counter[0]_i_4_n_0
    SLICE_X34Y90         LUT2 (Prop_lut2_I1_O)        0.124     8.597 r  debEN/counter[0]_i_2__0/O
                         net (fo=21, routed)          0.857     9.454    debEN/counter
    SLICE_X38Y96         FDRE                                         r  debEN/counter_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.518    14.941    debEN/clk_IBUF_BUFG
    SLICE_X38Y96         FDRE                                         r  debEN/counter_reg[18]/C
                         clock pessimism              0.276    15.217    
                         clock uncertainty           -0.035    15.181    
    SLICE_X38Y96         FDRE (Setup_fdre_C_CE)      -0.169    15.012    debEN/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.012    
                         arrival time                          -9.454    
  -------------------------------------------------------------------
                         slack                                  5.559    

Slack (MET) :             5.559ns  (required time - arrival time)
  Source:                 debEN/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debEN/counter_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.213ns  (logic 1.014ns (24.068%)  route 3.199ns (75.932%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.638     5.241    debEN/clk_IBUF_BUFG
    SLICE_X38Y92         FDRE                                         r  debEN/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDRE (Prop_fdre_C_Q)         0.518     5.759 r  debEN/counter_reg[2]/Q
                         net (fo=2, routed)           0.954     6.713    debEN/counter_reg[2]
    SLICE_X40Y94         LUT4 (Prop_lut4_I0_O)        0.124     6.837 r  debEN/counter[0]_i_9/O
                         net (fo=1, routed)           0.444     7.281    debEN/counter[0]_i_9_n_0
    SLICE_X40Y94         LUT5 (Prop_lut5_I4_O)        0.124     7.405 r  debEN/counter[0]_i_8/O
                         net (fo=1, routed)           0.420     7.825    debEN/counter[0]_i_8_n_0
    SLICE_X40Y93         LUT6 (Prop_lut6_I5_O)        0.124     7.949 f  debEN/counter[0]_i_4/O
                         net (fo=2, routed)           0.524     8.473    debEN/counter[0]_i_4_n_0
    SLICE_X34Y90         LUT2 (Prop_lut2_I1_O)        0.124     8.597 r  debEN/counter[0]_i_2__0/O
                         net (fo=21, routed)          0.857     9.454    debEN/counter
    SLICE_X38Y96         FDRE                                         r  debEN/counter_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.518    14.941    debEN/clk_IBUF_BUFG
    SLICE_X38Y96         FDRE                                         r  debEN/counter_reg[19]/C
                         clock pessimism              0.276    15.217    
                         clock uncertainty           -0.035    15.181    
    SLICE_X38Y96         FDRE (Setup_fdre_C_CE)      -0.169    15.012    debEN/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.012    
                         arrival time                          -9.454    
  -------------------------------------------------------------------
                         slack                                  5.559    

Slack (MET) :             5.565ns  (required time - arrival time)
  Source:                 debEN/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debEN/counter_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.206ns  (logic 1.014ns (24.106%)  route 3.192ns (75.894%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.638     5.241    debEN/clk_IBUF_BUFG
    SLICE_X38Y92         FDRE                                         r  debEN/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDRE (Prop_fdre_C_Q)         0.518     5.759 r  debEN/counter_reg[2]/Q
                         net (fo=2, routed)           0.954     6.713    debEN/counter_reg[2]
    SLICE_X40Y94         LUT4 (Prop_lut4_I0_O)        0.124     6.837 r  debEN/counter[0]_i_9/O
                         net (fo=1, routed)           0.444     7.281    debEN/counter[0]_i_9_n_0
    SLICE_X40Y94         LUT5 (Prop_lut5_I4_O)        0.124     7.405 r  debEN/counter[0]_i_8/O
                         net (fo=1, routed)           0.420     7.825    debEN/counter[0]_i_8_n_0
    SLICE_X40Y93         LUT6 (Prop_lut6_I5_O)        0.124     7.949 f  debEN/counter[0]_i_4/O
                         net (fo=2, routed)           0.524     8.473    debEN/counter[0]_i_4_n_0
    SLICE_X34Y90         LUT2 (Prop_lut2_I1_O)        0.124     8.597 r  debEN/counter[0]_i_2__0/O
                         net (fo=21, routed)          0.850     9.447    debEN/counter
    SLICE_X38Y94         FDRE                                         r  debEN/counter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.518    14.941    debEN/clk_IBUF_BUFG
    SLICE_X38Y94         FDRE                                         r  debEN/counter_reg[10]/C
                         clock pessimism              0.276    15.217    
                         clock uncertainty           -0.035    15.181    
    SLICE_X38Y94         FDRE (Setup_fdre_C_CE)      -0.169    15.012    debEN/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.012    
                         arrival time                          -9.447    
  -------------------------------------------------------------------
                         slack                                  5.565    

Slack (MET) :             5.565ns  (required time - arrival time)
  Source:                 debEN/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debEN/counter_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.206ns  (logic 1.014ns (24.106%)  route 3.192ns (75.894%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.638     5.241    debEN/clk_IBUF_BUFG
    SLICE_X38Y92         FDRE                                         r  debEN/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDRE (Prop_fdre_C_Q)         0.518     5.759 r  debEN/counter_reg[2]/Q
                         net (fo=2, routed)           0.954     6.713    debEN/counter_reg[2]
    SLICE_X40Y94         LUT4 (Prop_lut4_I0_O)        0.124     6.837 r  debEN/counter[0]_i_9/O
                         net (fo=1, routed)           0.444     7.281    debEN/counter[0]_i_9_n_0
    SLICE_X40Y94         LUT5 (Prop_lut5_I4_O)        0.124     7.405 r  debEN/counter[0]_i_8/O
                         net (fo=1, routed)           0.420     7.825    debEN/counter[0]_i_8_n_0
    SLICE_X40Y93         LUT6 (Prop_lut6_I5_O)        0.124     7.949 f  debEN/counter[0]_i_4/O
                         net (fo=2, routed)           0.524     8.473    debEN/counter[0]_i_4_n_0
    SLICE_X34Y90         LUT2 (Prop_lut2_I1_O)        0.124     8.597 r  debEN/counter[0]_i_2__0/O
                         net (fo=21, routed)          0.850     9.447    debEN/counter
    SLICE_X38Y94         FDRE                                         r  debEN/counter_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.518    14.941    debEN/clk_IBUF_BUFG
    SLICE_X38Y94         FDRE                                         r  debEN/counter_reg[11]/C
                         clock pessimism              0.276    15.217    
                         clock uncertainty           -0.035    15.181    
    SLICE_X38Y94         FDRE (Setup_fdre_C_CE)      -0.169    15.012    debEN/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.012    
                         arrival time                          -9.447    
  -------------------------------------------------------------------
                         slack                                  5.565    

Slack (MET) :             5.565ns  (required time - arrival time)
  Source:                 debEN/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debEN/counter_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.206ns  (logic 1.014ns (24.106%)  route 3.192ns (75.894%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.638     5.241    debEN/clk_IBUF_BUFG
    SLICE_X38Y92         FDRE                                         r  debEN/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDRE (Prop_fdre_C_Q)         0.518     5.759 r  debEN/counter_reg[2]/Q
                         net (fo=2, routed)           0.954     6.713    debEN/counter_reg[2]
    SLICE_X40Y94         LUT4 (Prop_lut4_I0_O)        0.124     6.837 r  debEN/counter[0]_i_9/O
                         net (fo=1, routed)           0.444     7.281    debEN/counter[0]_i_9_n_0
    SLICE_X40Y94         LUT5 (Prop_lut5_I4_O)        0.124     7.405 r  debEN/counter[0]_i_8/O
                         net (fo=1, routed)           0.420     7.825    debEN/counter[0]_i_8_n_0
    SLICE_X40Y93         LUT6 (Prop_lut6_I5_O)        0.124     7.949 f  debEN/counter[0]_i_4/O
                         net (fo=2, routed)           0.524     8.473    debEN/counter[0]_i_4_n_0
    SLICE_X34Y90         LUT2 (Prop_lut2_I1_O)        0.124     8.597 r  debEN/counter[0]_i_2__0/O
                         net (fo=21, routed)          0.850     9.447    debEN/counter
    SLICE_X38Y94         FDRE                                         r  debEN/counter_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.518    14.941    debEN/clk_IBUF_BUFG
    SLICE_X38Y94         FDRE                                         r  debEN/counter_reg[8]/C
                         clock pessimism              0.276    15.217    
                         clock uncertainty           -0.035    15.181    
    SLICE_X38Y94         FDRE (Setup_fdre_C_CE)      -0.169    15.012    debEN/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.012    
                         arrival time                          -9.447    
  -------------------------------------------------------------------
                         slack                                  5.565    

Slack (MET) :             5.565ns  (required time - arrival time)
  Source:                 debEN/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debEN/counter_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.206ns  (logic 1.014ns (24.106%)  route 3.192ns (75.894%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.638     5.241    debEN/clk_IBUF_BUFG
    SLICE_X38Y92         FDRE                                         r  debEN/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDRE (Prop_fdre_C_Q)         0.518     5.759 r  debEN/counter_reg[2]/Q
                         net (fo=2, routed)           0.954     6.713    debEN/counter_reg[2]
    SLICE_X40Y94         LUT4 (Prop_lut4_I0_O)        0.124     6.837 r  debEN/counter[0]_i_9/O
                         net (fo=1, routed)           0.444     7.281    debEN/counter[0]_i_9_n_0
    SLICE_X40Y94         LUT5 (Prop_lut5_I4_O)        0.124     7.405 r  debEN/counter[0]_i_8/O
                         net (fo=1, routed)           0.420     7.825    debEN/counter[0]_i_8_n_0
    SLICE_X40Y93         LUT6 (Prop_lut6_I5_O)        0.124     7.949 f  debEN/counter[0]_i_4/O
                         net (fo=2, routed)           0.524     8.473    debEN/counter[0]_i_4_n_0
    SLICE_X34Y90         LUT2 (Prop_lut2_I1_O)        0.124     8.597 r  debEN/counter[0]_i_2__0/O
                         net (fo=21, routed)          0.850     9.447    debEN/counter
    SLICE_X38Y94         FDRE                                         r  debEN/counter_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.518    14.941    debEN/clk_IBUF_BUFG
    SLICE_X38Y94         FDRE                                         r  debEN/counter_reg[9]/C
                         clock pessimism              0.276    15.217    
                         clock uncertainty           -0.035    15.181    
    SLICE_X38Y94         FDRE (Setup_fdre_C_CE)      -0.169    15.012    debEN/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.012    
                         arrival time                          -9.447    
  -------------------------------------------------------------------
                         slack                                  5.565    

Slack (MET) :             5.635ns  (required time - arrival time)
  Source:                 debEN/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debEN/counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.136ns  (logic 1.014ns (24.515%)  route 3.122ns (75.485%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.638     5.241    debEN/clk_IBUF_BUFG
    SLICE_X38Y92         FDRE                                         r  debEN/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDRE (Prop_fdre_C_Q)         0.518     5.759 r  debEN/counter_reg[2]/Q
                         net (fo=2, routed)           0.954     6.713    debEN/counter_reg[2]
    SLICE_X40Y94         LUT4 (Prop_lut4_I0_O)        0.124     6.837 r  debEN/counter[0]_i_9/O
                         net (fo=1, routed)           0.444     7.281    debEN/counter[0]_i_9_n_0
    SLICE_X40Y94         LUT5 (Prop_lut5_I4_O)        0.124     7.405 r  debEN/counter[0]_i_8/O
                         net (fo=1, routed)           0.420     7.825    debEN/counter[0]_i_8_n_0
    SLICE_X40Y93         LUT6 (Prop_lut6_I5_O)        0.124     7.949 f  debEN/counter[0]_i_4/O
                         net (fo=2, routed)           0.524     8.473    debEN/counter[0]_i_4_n_0
    SLICE_X34Y90         LUT2 (Prop_lut2_I1_O)        0.124     8.597 r  debEN/counter[0]_i_2__0/O
                         net (fo=21, routed)          0.780     9.377    debEN/counter
    SLICE_X38Y93         FDRE                                         r  debEN/counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.518    14.941    debEN/clk_IBUF_BUFG
    SLICE_X38Y93         FDRE                                         r  debEN/counter_reg[4]/C
                         clock pessimism              0.276    15.217    
                         clock uncertainty           -0.035    15.181    
    SLICE_X38Y93         FDRE (Setup_fdre_C_CE)      -0.169    15.012    debEN/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.012    
                         arrival time                          -9.377    
  -------------------------------------------------------------------
                         slack                                  5.635    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 ltrd/current_position_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ltrd/letter3_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.752%)  route 0.141ns (40.248%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.567     1.486    ltrd/clk_IBUF_BUFG
    SLICE_X34Y87         FDRE                                         r  ltrd/current_position_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y87         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  ltrd/current_position_reg[1]/Q
                         net (fo=16, routed)          0.141     1.791    ltrd/current_position[1]
    SLICE_X35Y87         LUT6 (Prop_lut6_I3_O)        0.045     1.836 r  ltrd/letter3[4]_i_1/O
                         net (fo=1, routed)           0.000     1.836    ltrd/letter3[4]_i_1_n_0
    SLICE_X35Y87         FDSE                                         r  ltrd/letter3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.837     2.002    ltrd/clk_IBUF_BUFG
    SLICE_X35Y87         FDSE                                         r  ltrd/letter3_reg[4]/C
                         clock pessimism             -0.502     1.499    
    SLICE_X35Y87         FDSE (Hold_fdse_C_D)         0.091     1.590    ltrd/letter3_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 debDEL/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debDEL/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.571     1.490    debDEL/clk_IBUF_BUFG
    SLICE_X33Y95         FDRE                                         r  debDEL/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  debDEL/counter_reg[19]/Q
                         net (fo=2, routed)           0.117     1.749    debDEL/counter_reg[19]
    SLICE_X33Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.857 r  debDEL/counter_reg[16]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.857    debDEL/counter_reg[16]_i_1__1_n_4
    SLICE_X33Y95         FDRE                                         r  debDEL/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.842     2.007    debDEL/clk_IBUF_BUFG
    SLICE_X33Y95         FDRE                                         r  debDEL/counter_reg[19]/C
                         clock pessimism             -0.516     1.490    
    SLICE_X33Y95         FDRE (Hold_fdre_C_D)         0.105     1.595    debDEL/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 debDEL/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debDEL/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.570     1.489    debDEL/clk_IBUF_BUFG
    SLICE_X33Y92         FDRE                                         r  debDEL/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  debDEL/counter_reg[7]/Q
                         net (fo=2, routed)           0.117     1.748    debDEL/counter_reg[7]
    SLICE_X33Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.856 r  debDEL/counter_reg[4]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.856    debDEL/counter_reg[4]_i_1__1_n_4
    SLICE_X33Y92         FDRE                                         r  debDEL/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.841     2.006    debDEL/clk_IBUF_BUFG
    SLICE_X33Y92         FDRE                                         r  debDEL/counter_reg[7]/C
                         clock pessimism             -0.516     1.489    
    SLICE_X33Y92         FDRE (Hold_fdre_C_D)         0.105     1.594    debDEL/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 debDEL/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debDEL/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.571     1.490    debDEL/clk_IBUF_BUFG
    SLICE_X33Y93         FDRE                                         r  debDEL/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  debDEL/counter_reg[11]/Q
                         net (fo=2, routed)           0.119     1.751    debDEL/counter_reg[11]
    SLICE_X33Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.859 r  debDEL/counter_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.859    debDEL/counter_reg[8]_i_1__1_n_4
    SLICE_X33Y93         FDRE                                         r  debDEL/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.842     2.007    debDEL/clk_IBUF_BUFG
    SLICE_X33Y93         FDRE                                         r  debDEL/counter_reg[11]/C
                         clock pessimism             -0.516     1.490    
    SLICE_X33Y93         FDRE (Hold_fdre_C_D)         0.105     1.595    debDEL/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 debDEL/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debDEL/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.571     1.490    debDEL/clk_IBUF_BUFG
    SLICE_X33Y94         FDRE                                         r  debDEL/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  debDEL/counter_reg[15]/Q
                         net (fo=2, routed)           0.120     1.752    debDEL/counter_reg[15]
    SLICE_X33Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.860 r  debDEL/counter_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.860    debDEL/counter_reg[12]_i_1__1_n_4
    SLICE_X33Y94         FDRE                                         r  debDEL/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.842     2.007    debDEL/clk_IBUF_BUFG
    SLICE_X33Y94         FDRE                                         r  debDEL/counter_reg[15]/C
                         clock pessimism             -0.516     1.490    
    SLICE_X33Y94         FDRE (Hold_fdre_C_D)         0.105     1.595    debDEL/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 debDEL/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debDEL/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.570     1.489    debDEL/clk_IBUF_BUFG
    SLICE_X33Y91         FDRE                                         r  debDEL/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  debDEL/counter_reg[3]/Q
                         net (fo=2, routed)           0.120     1.751    debDEL/counter_reg[3]
    SLICE_X33Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.859 r  debDEL/counter_reg[0]_i_3__0/O[3]
                         net (fo=1, routed)           0.000     1.859    debDEL/counter_reg[0]_i_3__0_n_4
    SLICE_X33Y91         FDRE                                         r  debDEL/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.841     2.006    debDEL/clk_IBUF_BUFG
    SLICE_X33Y91         FDRE                                         r  debDEL/counter_reg[3]/C
                         clock pessimism             -0.516     1.489    
    SLICE_X33Y91         FDRE (Hold_fdre_C_D)         0.105     1.594    debDEL/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 debDEL/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debDEL/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.571     1.490    debDEL/clk_IBUF_BUFG
    SLICE_X33Y95         FDRE                                         r  debDEL/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  debDEL/counter_reg[16]/Q
                         net (fo=2, routed)           0.114     1.745    debDEL/counter_reg[16]
    SLICE_X33Y95         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.860 r  debDEL/counter_reg[16]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.860    debDEL/counter_reg[16]_i_1__1_n_7
    SLICE_X33Y95         FDRE                                         r  debDEL/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.842     2.007    debDEL/clk_IBUF_BUFG
    SLICE_X33Y95         FDRE                                         r  debDEL/counter_reg[16]/C
                         clock pessimism             -0.516     1.490    
    SLICE_X33Y95         FDRE (Hold_fdre_C_D)         0.105     1.595    debDEL/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 debDEL/button_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ltrd/flagDel_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.186%)  route 0.176ns (51.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.568     1.487    debDEL/clk_IBUF_BUFG
    SLICE_X34Y89         FDRE                                         r  debDEL/button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDRE (Prop_fdre_C_Q)         0.164     1.651 r  debDEL/button_reg/Q
                         net (fo=13, routed)          0.176     1.828    ltrd/clean_del
    SLICE_X34Y87         FDRE                                         r  ltrd/flagDel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.837     2.002    ltrd/clk_IBUF_BUFG
    SLICE_X34Y87         FDRE                                         r  ltrd/flagDel_reg/C
                         clock pessimism             -0.500     1.501    
    SLICE_X34Y87         FDRE (Hold_fdre_C_D)         0.060     1.561    ltrd/flagDel_reg
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 debEN/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debEN/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.568     1.487    debEN/clk_IBUF_BUFG
    SLICE_X38Y94         FDRE                                         r  debEN/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y94         FDRE (Prop_fdre_C_Q)         0.164     1.651 r  debEN/counter_reg[10]/Q
                         net (fo=2, routed)           0.127     1.778    debEN/counter_reg[10]
    SLICE_X38Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.888 r  debEN/counter_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.888    debEN/counter_reg[8]_i_1__0_n_5
    SLICE_X38Y94         FDRE                                         r  debEN/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.840     2.005    debEN/clk_IBUF_BUFG
    SLICE_X38Y94         FDRE                                         r  debEN/counter_reg[10]/C
                         clock pessimism             -0.517     1.487    
    SLICE_X38Y94         FDRE (Hold_fdre_C_D)         0.134     1.621    debEN/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 debEN/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debEN/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.567     1.486    debEN/clk_IBUF_BUFG
    SLICE_X38Y92         FDRE                                         r  debEN/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  debEN/counter_reg[2]/Q
                         net (fo=2, routed)           0.127     1.777    debEN/counter_reg[2]
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.887 r  debEN/counter_reg[0]_i_3/O[2]
                         net (fo=1, routed)           0.000     1.887    debEN/counter_reg[0]_i_3_n_5
    SLICE_X38Y92         FDRE                                         r  debEN/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.839     2.004    debEN/clk_IBUF_BUFG
    SLICE_X38Y92         FDRE                                         r  debEN/counter_reg[2]/C
                         clock pessimism             -0.517     1.486    
    SLICE_X38Y92         FDRE (Hold_fdre_C_D)         0.134     1.620    debEN/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    clkDiv/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    clkDiv/tempClk_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y89    debDEL/button_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y91    debDEL/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y93    debDEL/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y93    debDEL/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y94    debDEL/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y94    debDEL/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y94    debDEL/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkDiv/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkDiv/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkDiv/tempClk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkDiv/tempClk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y89    debDEL/button_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y89    debDEL/button_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y91    debDEL/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y91    debDEL/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y93    debDEL/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y93    debDEL/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkDiv/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkDiv/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkDiv/tempClk_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkDiv/tempClk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y89    debDEL/button_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y89    debDEL/button_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y91    debDEL/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y91    debDEL/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y93    debDEL/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y93    debDEL/counter_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           300 Endpoints
Min Delay           300 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_con/heightPos_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_con/char_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.334ns  (logic 9.704ns (35.502%)  route 17.630ns (64.498%))
  Logic Levels:           28  (CARRY4=13 FDRE=1 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE                         0.000     0.000 r  vga_con/heightPos_reg[2]/C
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga_con/heightPos_reg[2]/Q
                         net (fo=38, routed)          2.009     2.527    vga_con/heightPos_reg[2]
    SLICE_X43Y87         LUT5 (Prop_lut5_I4_O)        0.124     2.651 r  vga_con/y0_carry__0_i_3/O
                         net (fo=6, routed)           1.100     3.751    vga_con/y0_carry__0_i_3_n_0
    SLICE_X44Y84         LUT6 (Prop_lut6_I0_O)        0.124     3.875 r  vga_con/y0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.875    vga_con/y0_carry__0_i_7_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.425 r  vga_con/y0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.425    vga_con/y0_carry__0_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.539 r  vga_con/y0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.539    vga_con/y0_carry__1_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.696 r  vga_con/y0_carry__2/CO[1]
                         net (fo=30, routed)          0.905     5.601    vga_con/y0_carry__2_n_2
    SLICE_X49Y89         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797     6.398 r  vga_con/y0__188_carry__5_i_7/CO[2]
                         net (fo=4, routed)           0.494     6.892    vga_con/y0__188_carry__5_i_7_n_1
    SLICE_X50Y89         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797     7.689 r  vga_con/y0__188_carry__5_i_8/CO[2]
                         net (fo=3, routed)           0.528     8.217    vga_con/y0__188_carry__5_i_8_n_1
    SLICE_X44Y90         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     8.995 f  vga_con/y0__188_carry__6_i_9/CO[2]
                         net (fo=34, routed)          1.542    10.536    vga_con/y0__188_carry__6_i_9_n_1
    SLICE_X45Y95         LUT3 (Prop_lut3_I1_O)        0.343    10.879 r  vga_con/y0__188_carry__9_i_1/O
                         net (fo=19, routed)          1.182    12.061    vga_con/y0__188_carry__9_i_1_n_0
    SLICE_X45Y94         LUT4 (Prop_lut4_I0_O)        0.327    12.388 r  vga_con/y0__188_carry__10_i_3/O
                         net (fo=1, routed)           0.000    12.388    vga_con/y0__188_carry__10_i_3_n_0
    SLICE_X45Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.938 r  vga_con/y0__188_carry__10/CO[3]
                         net (fo=1, routed)           0.000    12.938    vga_con/y0__188_carry__10_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.160 r  vga_con/y0__188_carry__11/O[0]
                         net (fo=2, routed)           0.982    14.142    vga_con/y0__188_carry__11_n_7
    SLICE_X41Y95         LUT3 (Prop_lut3_I2_O)        0.327    14.469 r  vga_con/y0__324_carry__8_i_3/O
                         net (fo=2, routed)           0.662    15.131    vga_con/y0__324_carry__8_i_3_n_0
    SLICE_X41Y95         LUT4 (Prop_lut4_I3_O)        0.326    15.457 r  vga_con/y0__324_carry__8_i_7/O
                         net (fo=1, routed)           0.000    15.457    vga_con/y0__324_carry__8_i_7_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.007 r  vga_con/y0__324_carry__8/CO[3]
                         net (fo=1, routed)           0.000    16.007    vga_con/y0__324_carry__8_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.229 r  vga_con/y0__324_carry__9/O[0]
                         net (fo=3, routed)           1.122    17.351    vga_con/y0__324_carry__9_n_7
    SLICE_X39Y95         LUT2 (Prop_lut2_I0_O)        0.299    17.650 r  vga_con/y0__433_carry__5_i_1/O
                         net (fo=1, routed)           0.000    17.650    vga_con/y0__433_carry__5_i_1_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.051 r  vga_con/y0__433_carry__5/CO[3]
                         net (fo=1, routed)           0.000    18.051    vga_con/y0__433_carry__5_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.273 r  vga_con/y0__433_carry__6/O[0]
                         net (fo=3, routed)           1.094    19.367    vga_con/y0__433_carry__6_n_7
    SLICE_X44Y95         LUT6 (Prop_lut6_I0_O)        0.299    19.666 r  vga_con/y0__519_carry__6_i_1/O
                         net (fo=1, routed)           0.536    20.201    vga_con/y0__519_carry__6_i_1_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445    20.646 f  vga_con/y0__519_carry__6/CO[1]
                         net (fo=8, routed)           1.635    22.281    vga_con/y0__519_carry__6_n_2
    SLICE_X46Y89         LUT3 (Prop_lut3_I0_O)        0.329    22.610 r  vga_con/char_i_56/O
                         net (fo=13, routed)          1.481    24.091    vga_con/char_i_56_n_0
    SLICE_X37Y90         LUT6 (Prop_lut6_I3_O)        0.124    24.215 f  vga_con/char_i_74/O
                         net (fo=1, routed)           0.667    24.882    vga_con/char_i_74_n_0
    SLICE_X37Y90         LUT5 (Prop_lut5_I4_O)        0.124    25.006 r  vga_con/char_i_54/O
                         net (fo=1, routed)           0.000    25.006    vga_con/char_i_54_n_0
    SLICE_X37Y90         MUXF7 (Prop_muxf7_I0_O)      0.212    25.218 r  vga_con/char_reg_i_19/O
                         net (fo=1, routed)           0.754    25.972    vga_con/char_reg_i_19_n_0
    SLICE_X48Y89         LUT6 (Prop_lut6_I4_O)        0.299    26.271 f  vga_con/char_i_4/O
                         net (fo=1, routed)           0.939    27.210    vga_con/char_i_4_n_0
    SLICE_X48Y87         LUT6 (Prop_lut6_I2_O)        0.124    27.334 r  vga_con/char_i_1/O
                         net (fo=1, routed)           0.000    27.334    vga_con/char1_out
    SLICE_X48Y87         FDRE                                         r  vga_con/char_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_r_reg[0]_lopt_replica_4/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_g[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.692ns  (logic 4.140ns (47.636%)  route 4.551ns (52.364%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE                         0.000     0.000 r  vga_r_reg[0]_lopt_replica_4/C
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  vga_r_reg[0]_lopt_replica_4/Q
                         net (fo=1, routed)           4.551     4.970    vga_r_reg[0]_lopt_replica_4_1
    A6                   OBUF (Prop_obuf_I_O)         3.721     8.692 r  vga_g_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.692    vga_g[3]
    A6                                                                r  vga_g[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_r_reg[0]_lopt_replica_7/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_r[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.689ns  (logic 4.129ns (47.523%)  route 4.560ns (52.477%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE                         0.000     0.000 r  vga_r_reg[0]_lopt_replica_7/C
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  vga_r_reg[0]_lopt_replica_7/Q
                         net (fo=1, routed)           4.560     4.979    vga_r_reg[0]_lopt_replica_7_1
    C5                   OBUF (Prop_obuf_I_O)         3.710     8.689 r  vga_r_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.689    vga_r[2]
    C5                                                                r  vga_r[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_r_reg[0]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_g[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.543ns  (logic 4.002ns (46.847%)  route 4.541ns (53.153%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE                         0.000     0.000 r  vga_r_reg[0]_lopt_replica_3/C
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga_r_reg[0]_lopt_replica_3/Q
                         net (fo=1, routed)           4.541     4.997    vga_r_reg[0]_lopt_replica_3_1
    B6                   OBUF (Prop_obuf_I_O)         3.546     8.543 r  vga_g_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.543    vga_g[2]
    B6                                                                r  vga_g[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_r_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_g[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.539ns  (logic 3.994ns (46.775%)  route 4.545ns (53.225%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE                         0.000     0.000 r  vga_r_reg[0]_lopt_replica/C
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga_r_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           4.545     5.001    vga_r_reg[0]_lopt_replica_1
    C6                   OBUF (Prop_obuf_I_O)         3.538     8.539 r  vga_g_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.539    vga_g[0]
    C6                                                                r  vga_g[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_b_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_b[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.518ns  (logic 4.008ns (47.049%)  route 4.510ns (52.951%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE                         0.000     0.000 r  vga_b_reg[0]/C
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga_b_reg[0]/Q
                         net (fo=1, routed)           4.510     4.966    vga_b_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         3.552     8.518 r  vga_b_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.518    vga_b[3]
    D8                                                                r  vga_b[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_r_reg[0]_lopt_replica_6/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_r[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.429ns  (logic 4.140ns (49.119%)  route 4.289ns (50.881%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE                         0.000     0.000 r  vga_r_reg[0]_lopt_replica_6/C
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  vga_r_reg[0]_lopt_replica_6/Q
                         net (fo=1, routed)           4.289     4.708    vga_r_reg[0]_lopt_replica_6_1
    B4                   OBUF (Prop_obuf_I_O)         3.721     8.429 r  vga_r_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.429    vga_r[1]
    B4                                                                r  vga_r[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_r_reg[0]_lopt_replica_5/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_r[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.426ns  (logic 4.145ns (49.188%)  route 4.282ns (50.812%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE                         0.000     0.000 r  vga_r_reg[0]_lopt_replica_5/C
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  vga_r_reg[0]_lopt_replica_5/Q
                         net (fo=1, routed)           4.282     4.701    vga_r_reg[0]_lopt_replica_5_1
    A3                   OBUF (Prop_obuf_I_O)         3.726     8.426 r  vga_r_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.426    vga_r[0]
    A3                                                                r  vga_r[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_b_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_b[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.400ns  (logic 4.003ns (47.655%)  route 4.397ns (52.345%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE                         0.000     0.000 r  vga_b_reg[0]_lopt_replica/C
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga_b_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           4.397     4.853    vga_b_reg[0]_lopt_replica_1
    B7                   OBUF (Prop_obuf_I_O)         3.547     8.400 r  vga_b_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.400    vga_b[0]
    B7                                                                r  vga_b[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_r_reg[0]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_g[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.392ns  (logic 4.001ns (47.670%)  route 4.392ns (52.330%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE                         0.000     0.000 r  vga_r_reg[0]_lopt_replica_2/C
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga_r_reg[0]_lopt_replica_2/Q
                         net (fo=1, routed)           4.392     4.848    vga_r_reg[0]_lopt_replica_2_1
    A5                   OBUF (Prop_obuf_I_O)         3.545     8.392 r  vga_g_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.392    vga_g[1]
    A5                                                                r  vga_g[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_con/heightPos_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_con/heightPos_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.186ns (57.030%)  route 0.140ns (42.970%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDRE                         0.000     0.000 r  vga_con/heightPos_reg[9]/C
    SLICE_X47Y85         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  vga_con/heightPos_reg[9]/Q
                         net (fo=107, routed)         0.140     0.281    vga_con/heightPos_reg[9]
    SLICE_X46Y85         LUT6 (Prop_lut6_I0_O)        0.045     0.326 r  vga_con/heightPos[2]_i_1/O
                         net (fo=1, routed)           0.000     0.326    vga_con/heightPos[2]_i_1_n_0
    SLICE_X46Y85         FDRE                                         r  vga_con/heightPos_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acl/Y_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            acl/temp_DATA_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.186ns (55.683%)  route 0.148ns (44.317%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE                         0.000     0.000 r  acl/Y_reg[7]/C
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  acl/Y_reg[7]/Q
                         net (fo=3, routed)           0.148     0.289    acl/p_0_in[0]
    SLICE_X1Y114         LUT5 (Prop_lut5_I1_O)        0.045     0.334 r  acl/temp_DATA[0]_i_1/O
                         net (fo=1, routed)           0.000     0.334    acl/temp_DATA[0]_i_1_n_0
    SLICE_X1Y114         FDRE                                         r  acl/temp_DATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acl/Y_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            acl/temp_DATA_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.187ns (55.815%)  route 0.148ns (44.185%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE                         0.000     0.000 r  acl/Y_reg[7]/C
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  acl/Y_reg[7]/Q
                         net (fo=3, routed)           0.148     0.289    acl/p_0_in[0]
    SLICE_X1Y114         LUT5 (Prop_lut5_I3_O)        0.046     0.335 r  acl/temp_DATA[1]_i_2/O
                         net (fo=1, routed)           0.000     0.335    acl/temp_DATA[1]_i_2_n_0
    SLICE_X1Y114         FDRE                                         r  acl/temp_DATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_con/widthPos_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_con/widthPos_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.186ns (54.572%)  route 0.155ns (45.428%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDRE                         0.000     0.000 r  vga_con/widthPos_reg[0]/C
    SLICE_X51Y85         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_con/widthPos_reg[0]/Q
                         net (fo=9, routed)           0.155     0.296    vga_con/widthPos_reg[0]
    SLICE_X49Y84         LUT6 (Prop_lut6_I1_O)        0.045     0.341 r  vga_con/widthPos[5]_i_1/O
                         net (fo=1, routed)           0.000     0.341    vga_con/p_0_in[5]
    SLICE_X49Y84         FDRE                                         r  vga_con/widthPos_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acl/sclk_control_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            acl/sclk_control_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y114         FDRE                         0.000     0.000 r  acl/sclk_control_reg/C
    SLICE_X3Y114         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  acl/sclk_control_reg/Q
                         net (fo=2, routed)           0.168     0.309    acl/sclk_control_reg_n_0
    SLICE_X3Y114         LUT6 (Prop_lut6_I1_O)        0.045     0.354 r  acl/sclk_control_i_1/O
                         net (fo=1, routed)           0.000     0.354    acl/sclk_control_i_1_n_0
    SLICE_X3Y114         FDRE                                         r  acl/sclk_control_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_con/widthPos_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_con/widthPos_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.226ns (63.395%)  route 0.130ns (36.605%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDRE                         0.000     0.000 r  vga_con/widthPos_reg[1]/C
    SLICE_X51Y85         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  vga_con/widthPos_reg[1]/Q
                         net (fo=15, routed)          0.130     0.258    vga_con/widthPos_reg[1]
    SLICE_X51Y85         LUT3 (Prop_lut3_I1_O)        0.098     0.356 r  vga_con/widthPos[2]_i_1/O
                         net (fo=1, routed)           0.000     0.356    vga_con/p_0_in[2]
    SLICE_X51Y85         FDRE                                         r  vga_con/widthPos_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acl/Y_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            acl/Y_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.186ns (51.950%)  route 0.172ns (48.050%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE                         0.000     0.000 r  acl/Y_reg[10]/C
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  acl/Y_reg[10]/Q
                         net (fo=3, routed)           0.172     0.313    acl/p_0_in[3]
    SLICE_X0Y114         LUT6 (Prop_lut6_I5_O)        0.045     0.358 r  acl/Y[10]_i_1/O
                         net (fo=1, routed)           0.000     0.358    acl/Y[10]_i_1_n_0
    SLICE_X0Y114         FDRE                                         r  acl/Y_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_con/widthPos_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_con/widthPos_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.232ns (64.001%)  route 0.130ns (35.999%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDRE                         0.000     0.000 r  vga_con/widthPos_reg[1]/C
    SLICE_X51Y85         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  vga_con/widthPos_reg[1]/Q
                         net (fo=15, routed)          0.130     0.258    vga_con/widthPos_reg[1]
    SLICE_X51Y85         LUT4 (Prop_lut4_I2_O)        0.104     0.362 r  vga_con/widthPos[3]_i_1/O
                         net (fo=1, routed)           0.000     0.362    vga_con/p_0_in[3]
    SLICE_X51Y85         FDRE                                         r  vga_con/widthPos_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acl/counter_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            acl/counter_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y114         FDRE                         0.000     0.000 r  acl/counter_reg[20]/C
    SLICE_X7Y114         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  acl/counter_reg[20]/Q
                         net (fo=2, routed)           0.119     0.260    acl/counter_reg_n_0_[20]
    SLICE_X7Y114         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  acl/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    acl/data0[20]
    SLICE_X7Y114         FDRE                                         r  acl/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acl/counter_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            acl/counter_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDRE                         0.000     0.000 r  acl/counter_reg[24]/C
    SLICE_X7Y115         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  acl/counter_reg[24]/Q
                         net (fo=2, routed)           0.119     0.260    acl/counter_reg_n_0_[24]
    SLICE_X7Y115         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  acl/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    acl/data0[24]
    SLICE_X7Y115         FDRE                                         r  acl/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           114 Endpoints
Min Delay           114 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ltrd/letter3_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[4][1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.081ns  (logic 0.704ns (17.252%)  route 3.377ns (82.748%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.635     5.238    ltrd/clk_IBUF_BUFG
    SLICE_X35Y86         FDSE                                         r  ltrd/letter3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDSE (Prop_fdse_C_Q)         0.456     5.694 r  ltrd/letter3_reg[3]/Q
                         net (fo=1, routed)           0.817     6.511    ltrd/letter3[3]
    SLICE_X35Y85         LUT5 (Prop_lut5_I3_O)        0.124     6.635 r  ltrd/bmap[2][1]_i_6/O
                         net (fo=58, routed)          0.975     7.609    ltrd/bmap[2][1]_i_6_n_0
    SLICE_X38Y87         LUT6 (Prop_lut6_I3_O)        0.124     7.733 r  ltrd/bmap[2][1]_i_1/O
                         net (fo=57, routed)          1.585     9.318    vga_con/E[0]
    SLICE_X47Y87         FDRE                                         r  vga_con/bmap_reg[4][1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrd/letter3_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[4][5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.081ns  (logic 0.704ns (17.252%)  route 3.377ns (82.748%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.635     5.238    ltrd/clk_IBUF_BUFG
    SLICE_X35Y86         FDSE                                         r  ltrd/letter3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDSE (Prop_fdse_C_Q)         0.456     5.694 r  ltrd/letter3_reg[3]/Q
                         net (fo=1, routed)           0.817     6.511    ltrd/letter3[3]
    SLICE_X35Y85         LUT5 (Prop_lut5_I3_O)        0.124     6.635 r  ltrd/bmap[2][1]_i_6/O
                         net (fo=58, routed)          0.975     7.609    ltrd/bmap[2][1]_i_6_n_0
    SLICE_X38Y87         LUT6 (Prop_lut6_I3_O)        0.124     7.733 r  ltrd/bmap[2][1]_i_1/O
                         net (fo=57, routed)          1.585     9.318    vga_con/E[0]
    SLICE_X47Y87         FDRE                                         r  vga_con/bmap_reg[4][5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrd/letter3_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[6][5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.081ns  (logic 0.704ns (17.252%)  route 3.377ns (82.748%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.635     5.238    ltrd/clk_IBUF_BUFG
    SLICE_X35Y86         FDSE                                         r  ltrd/letter3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDSE (Prop_fdse_C_Q)         0.456     5.694 r  ltrd/letter3_reg[3]/Q
                         net (fo=1, routed)           0.817     6.511    ltrd/letter3[3]
    SLICE_X35Y85         LUT5 (Prop_lut5_I3_O)        0.124     6.635 r  ltrd/bmap[2][1]_i_6/O
                         net (fo=58, routed)          0.975     7.609    ltrd/bmap[2][1]_i_6_n_0
    SLICE_X38Y87         LUT6 (Prop_lut6_I3_O)        0.124     7.733 r  ltrd/bmap[2][1]_i_1/O
                         net (fo=57, routed)          1.585     9.318    vga_con/E[0]
    SLICE_X47Y87         FDRE                                         r  vga_con/bmap_reg[6][5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrd/letter3_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[7][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.081ns  (logic 0.704ns (17.252%)  route 3.377ns (82.748%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.635     5.238    ltrd/clk_IBUF_BUFG
    SLICE_X35Y86         FDSE                                         r  ltrd/letter3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDSE (Prop_fdse_C_Q)         0.456     5.694 r  ltrd/letter3_reg[3]/Q
                         net (fo=1, routed)           0.817     6.511    ltrd/letter3[3]
    SLICE_X35Y85         LUT5 (Prop_lut5_I3_O)        0.124     6.635 r  ltrd/bmap[2][1]_i_6/O
                         net (fo=58, routed)          0.975     7.609    ltrd/bmap[2][1]_i_6_n_0
    SLICE_X38Y87         LUT6 (Prop_lut6_I3_O)        0.124     7.733 r  ltrd/bmap[2][1]_i_1/O
                         net (fo=57, routed)          1.585     9.318    vga_con/E[0]
    SLICE_X47Y87         FDRE                                         r  vga_con/bmap_reg[7][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrd/letter3_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[11][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.040ns  (logic 0.704ns (17.428%)  route 3.336ns (82.572%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.635     5.238    ltrd/clk_IBUF_BUFG
    SLICE_X35Y86         FDSE                                         r  ltrd/letter3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDSE (Prop_fdse_C_Q)         0.456     5.694 r  ltrd/letter3_reg[3]/Q
                         net (fo=1, routed)           0.817     6.511    ltrd/letter3[3]
    SLICE_X35Y85         LUT5 (Prop_lut5_I3_O)        0.124     6.635 r  ltrd/bmap[2][1]_i_6/O
                         net (fo=58, routed)          0.975     7.609    ltrd/bmap[2][1]_i_6_n_0
    SLICE_X38Y87         LUT6 (Prop_lut6_I3_O)        0.124     7.733 r  ltrd/bmap[2][1]_i_1/O
                         net (fo=57, routed)          1.544     9.277    vga_con/E[0]
    SLICE_X48Y88         FDRE                                         r  vga_con/bmap_reg[11][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrd/letter3_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[11][6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.040ns  (logic 0.704ns (17.428%)  route 3.336ns (82.572%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.635     5.238    ltrd/clk_IBUF_BUFG
    SLICE_X35Y86         FDSE                                         r  ltrd/letter3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDSE (Prop_fdse_C_Q)         0.456     5.694 r  ltrd/letter3_reg[3]/Q
                         net (fo=1, routed)           0.817     6.511    ltrd/letter3[3]
    SLICE_X35Y85         LUT5 (Prop_lut5_I3_O)        0.124     6.635 r  ltrd/bmap[2][1]_i_6/O
                         net (fo=58, routed)          0.975     7.609    ltrd/bmap[2][1]_i_6_n_0
    SLICE_X38Y87         LUT6 (Prop_lut6_I3_O)        0.124     7.733 r  ltrd/bmap[2][1]_i_1/O
                         net (fo=57, routed)          1.544     9.277    vga_con/E[0]
    SLICE_X48Y88         FDRE                                         r  vga_con/bmap_reg[11][6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrd/letter3_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[10][4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.992ns  (logic 0.704ns (17.634%)  route 3.288ns (82.366%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.635     5.238    ltrd/clk_IBUF_BUFG
    SLICE_X35Y86         FDSE                                         r  ltrd/letter3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDSE (Prop_fdse_C_Q)         0.456     5.694 r  ltrd/letter3_reg[3]/Q
                         net (fo=1, routed)           0.817     6.511    ltrd/letter3[3]
    SLICE_X35Y85         LUT5 (Prop_lut5_I3_O)        0.124     6.635 r  ltrd/bmap[2][1]_i_6/O
                         net (fo=58, routed)          0.975     7.609    ltrd/bmap[2][1]_i_6_n_0
    SLICE_X38Y87         LUT6 (Prop_lut6_I3_O)        0.124     7.733 r  ltrd/bmap[2][1]_i_1/O
                         net (fo=57, routed)          1.497     9.230    vga_con/E[0]
    SLICE_X43Y87         FDRE                                         r  vga_con/bmap_reg[10][4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrd/letter3_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[8][6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.992ns  (logic 0.704ns (17.634%)  route 3.288ns (82.366%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.635     5.238    ltrd/clk_IBUF_BUFG
    SLICE_X35Y86         FDSE                                         r  ltrd/letter3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDSE (Prop_fdse_C_Q)         0.456     5.694 r  ltrd/letter3_reg[3]/Q
                         net (fo=1, routed)           0.817     6.511    ltrd/letter3[3]
    SLICE_X35Y85         LUT5 (Prop_lut5_I3_O)        0.124     6.635 r  ltrd/bmap[2][1]_i_6/O
                         net (fo=58, routed)          0.975     7.609    ltrd/bmap[2][1]_i_6_n_0
    SLICE_X38Y87         LUT6 (Prop_lut6_I3_O)        0.124     7.733 r  ltrd/bmap[2][1]_i_1/O
                         net (fo=57, routed)          1.497     9.230    vga_con/E[0]
    SLICE_X43Y87         FDRE                                         r  vga_con/bmap_reg[8][6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrd/letter3_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[11][2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.910ns  (logic 0.704ns (18.005%)  route 3.206ns (81.995%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.635     5.238    ltrd/clk_IBUF_BUFG
    SLICE_X35Y86         FDSE                                         r  ltrd/letter3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDSE (Prop_fdse_C_Q)         0.456     5.694 r  ltrd/letter3_reg[3]/Q
                         net (fo=1, routed)           0.817     6.511    ltrd/letter3[3]
    SLICE_X35Y85         LUT5 (Prop_lut5_I3_O)        0.124     6.635 r  ltrd/bmap[2][1]_i_6/O
                         net (fo=58, routed)          0.975     7.609    ltrd/bmap[2][1]_i_6_n_0
    SLICE_X38Y87         LUT6 (Prop_lut6_I3_O)        0.124     7.733 r  ltrd/bmap[2][1]_i_1/O
                         net (fo=57, routed)          1.414     9.148    vga_con/E[0]
    SLICE_X47Y88         FDRE                                         r  vga_con/bmap_reg[11][2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrd/letter3_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[9][5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.910ns  (logic 0.704ns (18.005%)  route 3.206ns (81.995%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.635     5.238    ltrd/clk_IBUF_BUFG
    SLICE_X35Y86         FDSE                                         r  ltrd/letter3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDSE (Prop_fdse_C_Q)         0.456     5.694 r  ltrd/letter3_reg[3]/Q
                         net (fo=1, routed)           0.817     6.511    ltrd/letter3[3]
    SLICE_X35Y85         LUT5 (Prop_lut5_I3_O)        0.124     6.635 r  ltrd/bmap[2][1]_i_6/O
                         net (fo=58, routed)          0.975     7.609    ltrd/bmap[2][1]_i_6_n_0
    SLICE_X38Y87         LUT6 (Prop_lut6_I3_O)        0.124     7.733 r  ltrd/bmap[2][1]_i_1/O
                         net (fo=57, routed)          1.414     9.148    vga_con/E[0]
    SLICE_X47Y88         FDRE                                         r  vga_con/bmap_reg[9][5]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ltrd/letter3_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[8][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.537ns  (logic 0.231ns (42.988%)  route 0.306ns (57.012%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.567     1.486    ltrd/clk_IBUF_BUFG
    SLICE_X35Y87         FDSE                                         r  ltrd/letter3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDSE (Prop_fdse_C_Q)         0.141     1.627 r  ltrd/letter3_reg[4]/Q
                         net (fo=1, routed)           0.106     1.733    ltrd/letter3[4]
    SLICE_X36Y87         LUT5 (Prop_lut5_I3_O)        0.045     1.778 r  ltrd/bmap[2][1]_i_5/O
                         net (fo=58, routed)          0.201     1.979    ltrd/bmap[2][1]_i_5_n_0
    SLICE_X39Y88         LUT6 (Prop_lut6_I2_O)        0.045     2.024 r  ltrd/bmap[8][3]_i_1/O
                         net (fo=1, routed)           0.000     2.024    vga_con/bmap_reg[8][2]_0[3]
    SLICE_X39Y88         FDRE                                         r  vga_con/bmap_reg[8][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrd/letter1_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[10][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.553ns  (logic 0.231ns (41.798%)  route 0.322ns (58.202%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.568     1.487    ltrd/clk_IBUF_BUFG
    SLICE_X36Y88         FDSE                                         r  ltrd/letter1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y88         FDSE (Prop_fdse_C_Q)         0.141     1.628 r  ltrd/letter1_reg[1]/Q
                         net (fo=1, routed)           0.118     1.746    ltrd/letter1[1]
    SLICE_X36Y87         LUT5 (Prop_lut5_I0_O)        0.045     1.791 r  ltrd/bmap[2][1]_i_3/O
                         net (fo=58, routed)          0.204     1.995    ltrd/bmap[2][1]_i_3_n_0
    SLICE_X38Y88         LUT5 (Prop_lut5_I2_O)        0.045     2.040 r  ltrd/bmap[10][1]_i_1/O
                         net (fo=1, routed)           0.000     2.040    vga_con/bmap_reg[10][1]_0[3]
    SLICE_X38Y88         FDRE                                         r  vga_con/bmap_reg[10][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrd/letter1_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[6][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.556ns  (logic 0.234ns (42.112%)  route 0.322ns (57.888%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.568     1.487    ltrd/clk_IBUF_BUFG
    SLICE_X36Y88         FDSE                                         r  ltrd/letter1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y88         FDSE (Prop_fdse_C_Q)         0.141     1.628 r  ltrd/letter1_reg[1]/Q
                         net (fo=1, routed)           0.118     1.746    ltrd/letter1[1]
    SLICE_X36Y87         LUT5 (Prop_lut5_I0_O)        0.045     1.791 r  ltrd/bmap[2][1]_i_3/O
                         net (fo=58, routed)          0.204     1.995    ltrd/bmap[2][1]_i_3_n_0
    SLICE_X38Y88         LUT5 (Prop_lut5_I1_O)        0.048     2.043 r  ltrd/bmap[6][6]_i_1/O
                         net (fo=1, routed)           0.000     2.043    vga_con/bmap_reg[6][2]_0[0]
    SLICE_X38Y88         FDRE                                         r  vga_con/bmap_reg[6][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrd/letter3_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[4][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.581ns  (logic 0.231ns (39.740%)  route 0.350ns (60.260%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.566     1.485    ltrd/clk_IBUF_BUFG
    SLICE_X35Y86         FDSE                                         r  ltrd/letter3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDSE (Prop_fdse_C_Q)         0.141     1.626 r  ltrd/letter3_reg[2]/Q
                         net (fo=1, routed)           0.104     1.731    ltrd/letter3[2]
    SLICE_X36Y86         LUT5 (Prop_lut5_I3_O)        0.045     1.776 r  ltrd/bmap[2][1]_i_4/O
                         net (fo=58, routed)          0.246     2.022    ltrd/bmap[2][1]_i_4_n_0
    SLICE_X39Y88         LUT5 (Prop_lut5_I4_O)        0.045     2.067 r  ltrd/bmap[4][6]_i_1/O
                         net (fo=1, routed)           0.000     2.067    vga_con/bmap_reg[4][0]_0[0]
    SLICE_X39Y88         FDRE                                         r  vga_con/bmap_reg[4][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrd/letter3_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[5][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.584ns  (logic 0.234ns (40.049%)  route 0.350ns (59.951%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.566     1.485    ltrd/clk_IBUF_BUFG
    SLICE_X35Y86         FDSE                                         r  ltrd/letter3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDSE (Prop_fdse_C_Q)         0.141     1.626 r  ltrd/letter3_reg[2]/Q
                         net (fo=1, routed)           0.104     1.731    ltrd/letter3[2]
    SLICE_X36Y86         LUT5 (Prop_lut5_I3_O)        0.045     1.776 r  ltrd/bmap[2][1]_i_4/O
                         net (fo=58, routed)          0.246     2.022    ltrd/bmap[2][1]_i_4_n_0
    SLICE_X39Y88         LUT5 (Prop_lut5_I2_O)        0.048     2.070 r  ltrd/bmap[5][5]_i_1/O
                         net (fo=1, routed)           0.000     2.070    vga_con/bmap_reg[5][2]_0[1]
    SLICE_X39Y88         FDRE                                         r  vga_con/bmap_reg[5][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrd/letter1_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[11][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.588ns  (logic 0.231ns (39.286%)  route 0.357ns (60.714%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.568     1.487    ltrd/clk_IBUF_BUFG
    SLICE_X36Y88         FDSE                                         r  ltrd/letter1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y88         FDSE (Prop_fdse_C_Q)         0.141     1.628 r  ltrd/letter1_reg[1]/Q
                         net (fo=1, routed)           0.118     1.746    ltrd/letter1[1]
    SLICE_X36Y87         LUT5 (Prop_lut5_I0_O)        0.045     1.791 r  ltrd/bmap[2][1]_i_3/O
                         net (fo=58, routed)          0.239     2.030    ltrd/bmap[2][1]_i_3_n_0
    SLICE_X36Y89         LUT5 (Prop_lut5_I3_O)        0.045     2.075 r  ltrd/bmap[11][4]_i_1/O
                         net (fo=1, routed)           0.000     2.075    vga_con/bmap_reg[11][0]_0[1]
    SLICE_X36Y89         FDRE                                         r  vga_con/bmap_reg[11][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrd/letter1_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[9][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.588ns  (logic 0.231ns (39.286%)  route 0.357ns (60.714%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.568     1.487    ltrd/clk_IBUF_BUFG
    SLICE_X36Y88         FDSE                                         r  ltrd/letter1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y88         FDSE (Prop_fdse_C_Q)         0.141     1.628 r  ltrd/letter1_reg[1]/Q
                         net (fo=1, routed)           0.118     1.746    ltrd/letter1[1]
    SLICE_X36Y87         LUT5 (Prop_lut5_I0_O)        0.045     1.791 r  ltrd/bmap[2][1]_i_3/O
                         net (fo=58, routed)          0.239     2.030    ltrd/bmap[2][1]_i_3_n_0
    SLICE_X36Y89         LUT5 (Prop_lut5_I3_O)        0.045     2.075 r  ltrd/bmap[9][3]_i_1/O
                         net (fo=1, routed)           0.000     2.075    vga_con/bmap_reg[9][0]_0[3]
    SLICE_X36Y89         FDRE                                         r  vga_con/bmap_reg[9][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrd/letter3_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[10][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.613ns  (logic 0.231ns (37.678%)  route 0.382ns (62.322%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.567     1.486    ltrd/clk_IBUF_BUFG
    SLICE_X35Y87         FDSE                                         r  ltrd/letter3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDSE (Prop_fdse_C_Q)         0.141     1.627 r  ltrd/letter3_reg[4]/Q
                         net (fo=1, routed)           0.106     1.733    ltrd/letter3[4]
    SLICE_X36Y87         LUT5 (Prop_lut5_I3_O)        0.045     1.778 r  ltrd/bmap[2][1]_i_5/O
                         net (fo=58, routed)          0.277     2.054    ltrd/bmap[2][1]_i_5_n_0
    SLICE_X43Y87         LUT5 (Prop_lut5_I1_O)        0.045     2.099 r  ltrd/bmap[10][4]_i_1/O
                         net (fo=1, routed)           0.000     2.099    vga_con/bmap_reg[10][1]_0[1]
    SLICE_X43Y87         FDRE                                         r  vga_con/bmap_reg[10][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrd/letter3_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[8][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.616ns  (logic 0.234ns (37.981%)  route 0.382ns (62.019%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.567     1.486    ltrd/clk_IBUF_BUFG
    SLICE_X35Y87         FDSE                                         r  ltrd/letter3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDSE (Prop_fdse_C_Q)         0.141     1.627 r  ltrd/letter3_reg[4]/Q
                         net (fo=1, routed)           0.106     1.733    ltrd/letter3[4]
    SLICE_X36Y87         LUT5 (Prop_lut5_I3_O)        0.045     1.778 r  ltrd/bmap[2][1]_i_5/O
                         net (fo=58, routed)          0.277     2.054    ltrd/bmap[2][1]_i_5_n_0
    SLICE_X43Y87         LUT5 (Prop_lut5_I4_O)        0.048     2.102 r  ltrd/bmap[8][6]_i_1/O
                         net (fo=1, routed)           0.000     2.102    vga_con/bmap_reg[8][2]_0[0]
    SLICE_X43Y87         FDRE                                         r  vga_con/bmap_reg[8][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrd/letter1_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[10][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.658ns  (logic 0.231ns (35.123%)  route 0.427ns (64.878%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.568     1.487    ltrd/clk_IBUF_BUFG
    SLICE_X36Y88         FDSE                                         r  ltrd/letter1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y88         FDSE (Prop_fdse_C_Q)         0.141     1.628 r  ltrd/letter1_reg[1]/Q
                         net (fo=1, routed)           0.118     1.746    ltrd/letter1[1]
    SLICE_X36Y87         LUT5 (Prop_lut5_I0_O)        0.045     1.791 r  ltrd/bmap[2][1]_i_3/O
                         net (fo=58, routed)          0.309     2.100    ltrd/bmap[2][1]_i_3_n_0
    SLICE_X36Y89         LUT5 (Prop_lut5_I4_O)        0.045     2.145 r  ltrd/bmap[10][0]_i_1/O
                         net (fo=1, routed)           0.000     2.145    vga_con/bmap_reg[10][0]_0
    SLICE_X36Y89         FDRE                                         r  vga_con/bmap_reg[10][0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           146 Endpoints
Min Delay           146 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            debEN/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.834ns  (logic 1.630ns (27.934%)  route 4.204ns (72.066%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  en (IN)
                         net (fo=0)                   0.000     0.000    en
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  en_IBUF_inst/O
                         net (fo=3, routed)           2.470     3.947    debEN/en_IBUF
    SLICE_X34Y89         LUT2 (Prop_lut2_I0_O)        0.153     4.100 r  debEN/counter[0]_i_1__0/O
                         net (fo=21, routed)          1.734     5.834    debEN/counter[0]_i_1__0_n_0
    SLICE_X38Y97         FDRE                                         r  debEN/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.519     4.942    debEN/clk_IBUF_BUFG
    SLICE_X38Y97         FDRE                                         r  debEN/counter_reg[20]/C

Slack:                    inf
  Source:                 del
                            (input port)
  Destination:            debDEL/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.557ns  (logic 1.630ns (29.330%)  route 3.927ns (70.670%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  del (IN)
                         net (fo=0)                   0.000     0.000    del
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  del_IBUF_inst/O
                         net (fo=3, routed)           2.534     4.014    debDEL/del_IBUF
    SLICE_X34Y88         LUT2 (Prop_lut2_I0_O)        0.150     4.164 r  debDEL/counter[0]_i_1__1/O
                         net (fo=21, routed)          1.393     5.557    debDEL/counter[0]_i_1__1_n_0
    SLICE_X33Y96         FDRE                                         r  debDEL/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.520     4.943    debDEL/clk_IBUF_BUFG
    SLICE_X33Y96         FDRE                                         r  debDEL/counter_reg[20]/C

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            debEN/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.543ns  (logic 1.630ns (29.398%)  route 3.914ns (70.602%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  en (IN)
                         net (fo=0)                   0.000     0.000    en
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  en_IBUF_inst/O
                         net (fo=3, routed)           2.470     3.947    debEN/en_IBUF
    SLICE_X34Y89         LUT2 (Prop_lut2_I0_O)        0.153     4.100 r  debEN/counter[0]_i_1__0/O
                         net (fo=21, routed)          1.443     5.543    debEN/counter[0]_i_1__0_n_0
    SLICE_X38Y96         FDRE                                         r  debEN/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.518     4.941    debEN/clk_IBUF_BUFG
    SLICE_X38Y96         FDRE                                         r  debEN/counter_reg[16]/C

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            debEN/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.543ns  (logic 1.630ns (29.398%)  route 3.914ns (70.602%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  en (IN)
                         net (fo=0)                   0.000     0.000    en
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  en_IBUF_inst/O
                         net (fo=3, routed)           2.470     3.947    debEN/en_IBUF
    SLICE_X34Y89         LUT2 (Prop_lut2_I0_O)        0.153     4.100 r  debEN/counter[0]_i_1__0/O
                         net (fo=21, routed)          1.443     5.543    debEN/counter[0]_i_1__0_n_0
    SLICE_X38Y96         FDRE                                         r  debEN/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.518     4.941    debEN/clk_IBUF_BUFG
    SLICE_X38Y96         FDRE                                         r  debEN/counter_reg[17]/C

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            debEN/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.543ns  (logic 1.630ns (29.398%)  route 3.914ns (70.602%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  en (IN)
                         net (fo=0)                   0.000     0.000    en
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  en_IBUF_inst/O
                         net (fo=3, routed)           2.470     3.947    debEN/en_IBUF
    SLICE_X34Y89         LUT2 (Prop_lut2_I0_O)        0.153     4.100 r  debEN/counter[0]_i_1__0/O
                         net (fo=21, routed)          1.443     5.543    debEN/counter[0]_i_1__0_n_0
    SLICE_X38Y96         FDRE                                         r  debEN/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.518     4.941    debEN/clk_IBUF_BUFG
    SLICE_X38Y96         FDRE                                         r  debEN/counter_reg[18]/C

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            debEN/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.543ns  (logic 1.630ns (29.398%)  route 3.914ns (70.602%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  en (IN)
                         net (fo=0)                   0.000     0.000    en
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  en_IBUF_inst/O
                         net (fo=3, routed)           2.470     3.947    debEN/en_IBUF
    SLICE_X34Y89         LUT2 (Prop_lut2_I0_O)        0.153     4.100 r  debEN/counter[0]_i_1__0/O
                         net (fo=21, routed)          1.443     5.543    debEN/counter[0]_i_1__0_n_0
    SLICE_X38Y96         FDRE                                         r  debEN/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.518     4.941    debEN/clk_IBUF_BUFG
    SLICE_X38Y96         FDRE                                         r  debEN/counter_reg[19]/C

Slack:                    inf
  Source:                 del
                            (input port)
  Destination:            debDEL/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.416ns  (logic 1.630ns (30.098%)  route 3.786ns (69.902%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  del (IN)
                         net (fo=0)                   0.000     0.000    del
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  del_IBUF_inst/O
                         net (fo=3, routed)           2.534     4.014    debDEL/del_IBUF
    SLICE_X34Y88         LUT2 (Prop_lut2_I0_O)        0.150     4.164 r  debDEL/counter[0]_i_1__1/O
                         net (fo=21, routed)          1.251     5.416    debDEL/counter[0]_i_1__1_n_0
    SLICE_X33Y95         FDRE                                         r  debDEL/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.520     4.943    debDEL/clk_IBUF_BUFG
    SLICE_X33Y95         FDRE                                         r  debDEL/counter_reg[16]/C

Slack:                    inf
  Source:                 del
                            (input port)
  Destination:            debDEL/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.416ns  (logic 1.630ns (30.098%)  route 3.786ns (69.902%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  del (IN)
                         net (fo=0)                   0.000     0.000    del
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  del_IBUF_inst/O
                         net (fo=3, routed)           2.534     4.014    debDEL/del_IBUF
    SLICE_X34Y88         LUT2 (Prop_lut2_I0_O)        0.150     4.164 r  debDEL/counter[0]_i_1__1/O
                         net (fo=21, routed)          1.251     5.416    debDEL/counter[0]_i_1__1_n_0
    SLICE_X33Y95         FDRE                                         r  debDEL/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.520     4.943    debDEL/clk_IBUF_BUFG
    SLICE_X33Y95         FDRE                                         r  debDEL/counter_reg[17]/C

Slack:                    inf
  Source:                 del
                            (input port)
  Destination:            debDEL/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.416ns  (logic 1.630ns (30.098%)  route 3.786ns (69.902%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  del (IN)
                         net (fo=0)                   0.000     0.000    del
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  del_IBUF_inst/O
                         net (fo=3, routed)           2.534     4.014    debDEL/del_IBUF
    SLICE_X34Y88         LUT2 (Prop_lut2_I0_O)        0.150     4.164 r  debDEL/counter[0]_i_1__1/O
                         net (fo=21, routed)          1.251     5.416    debDEL/counter[0]_i_1__1_n_0
    SLICE_X33Y95         FDRE                                         r  debDEL/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.520     4.943    debDEL/clk_IBUF_BUFG
    SLICE_X33Y95         FDRE                                         r  debDEL/counter_reg[18]/C

Slack:                    inf
  Source:                 del
                            (input port)
  Destination:            debDEL/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.416ns  (logic 1.630ns (30.098%)  route 3.786ns (69.902%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  del (IN)
                         net (fo=0)                   0.000     0.000    del
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  del_IBUF_inst/O
                         net (fo=3, routed)           2.534     4.014    debDEL/del_IBUF
    SLICE_X34Y88         LUT2 (Prop_lut2_I0_O)        0.150     4.164 r  debDEL/counter[0]_i_1__1/O
                         net (fo=21, routed)          1.251     5.416    debDEL/counter[0]_i_1__1_n_0
    SLICE_X33Y95         FDRE                                         r  debDEL/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.520     4.943    debDEL/clk_IBUF_BUFG
    SLICE_X33Y95         FDRE                                         r  debDEL/counter_reg[19]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch_input[5]
                            (input port)
  Destination:            ltrd/letter1_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.111ns  (logic 0.310ns (27.910%)  route 0.801ns (72.090%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  switch_input[5] (IN)
                         net (fo=0)                   0.000     0.000    switch_input[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  switch_input_IBUF[5]_inst/O
                         net (fo=16, routed)          0.801     1.066    ltrd/switch_input_IBUF[5]
    SLICE_X35Y85         LUT6 (Prop_lut6_I4_O)        0.045     1.111 r  ltrd/letter1[3]_i_1/O
                         net (fo=1, routed)           0.000     1.111    ltrd/letter1[3]_i_1_n_0
    SLICE_X35Y85         FDSE                                         r  ltrd/letter1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.836     2.001    ltrd/clk_IBUF_BUFG
    SLICE_X35Y85         FDSE                                         r  ltrd/letter1_reg[3]/C

Slack:                    inf
  Source:                 switch_input[2]
                            (input port)
  Destination:            ltrd/letter3_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.147ns  (logic 0.298ns (25.980%)  route 0.849ns (74.020%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch_input[2] (IN)
                         net (fo=0)                   0.000     0.000    switch_input[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  switch_input_IBUF[2]_inst/O
                         net (fo=10, routed)          0.849     1.102    ltrd/switch_input_IBUF[2]
    SLICE_X33Y87         LUT6 (Prop_lut6_I2_O)        0.045     1.147 r  ltrd/letter3[1]_i_1/O
                         net (fo=1, routed)           0.000     1.147    ltrd/letter3[1]_i_1_n_0
    SLICE_X33Y87         FDSE                                         r  ltrd/letter3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.838     2.003    ltrd/clk_IBUF_BUFG
    SLICE_X33Y87         FDSE                                         r  ltrd/letter3_reg[1]/C

Slack:                    inf
  Source:                 switch_input[2]
                            (input port)
  Destination:            ltrd/letter2_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.164ns  (logic 0.298ns (25.594%)  route 0.866ns (74.406%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch_input[2] (IN)
                         net (fo=0)                   0.000     0.000    switch_input[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  switch_input_IBUF[2]_inst/O
                         net (fo=10, routed)          0.866     1.119    ltrd/switch_input_IBUF[2]
    SLICE_X34Y86         LUT6 (Prop_lut6_I4_O)        0.045     1.164 r  ltrd/letter2[5]_i_3/O
                         net (fo=1, routed)           0.000     1.164    ltrd/letter2[5]_i_3_n_0
    SLICE_X34Y86         FDSE                                         r  ltrd/letter2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.836     2.001    ltrd/clk_IBUF_BUFG
    SLICE_X34Y86         FDSE                                         r  ltrd/letter2_reg[5]/C

Slack:                    inf
  Source:                 switch_input[5]
                            (input port)
  Destination:            ltrd/letter1_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.187ns  (logic 0.310ns (26.117%)  route 0.877ns (73.883%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  switch_input[5] (IN)
                         net (fo=0)                   0.000     0.000    switch_input[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  switch_input_IBUF[5]_inst/O
                         net (fo=16, routed)          0.877     1.142    ltrd/switch_input_IBUF[5]
    SLICE_X36Y86         LUT6 (Prop_lut6_I5_O)        0.045     1.187 r  ltrd/letter1[2]_i_1/O
                         net (fo=1, routed)           0.000     1.187    ltrd/letter1[2]_i_1_n_0
    SLICE_X36Y86         FDSE                                         r  ltrd/letter1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.836     2.001    ltrd/clk_IBUF_BUFG
    SLICE_X36Y86         FDSE                                         r  ltrd/letter1_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ltrd/last_inserted_position_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.197ns  (logic 0.299ns (24.948%)  route 0.898ns (75.052%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  reset_IBUF_inst/O
                         net (fo=12, routed)          0.898     1.152    ltrd/reset_IBUF
    SLICE_X35Y88         LUT6 (Prop_lut6_I1_O)        0.045     1.197 r  ltrd/last_inserted_position[1]_i_1/O
                         net (fo=1, routed)           0.000     1.197    ltrd/last_inserted_position[1]_i_1_n_0
    SLICE_X35Y88         FDRE                                         r  ltrd/last_inserted_position_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.839     2.004    ltrd/clk_IBUF_BUFG
    SLICE_X35Y88         FDRE                                         r  ltrd/last_inserted_position_reg[1]/C

Slack:                    inf
  Source:                 switch_input[5]
                            (input port)
  Destination:            ltrd/letter2_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.219ns  (logic 0.310ns (25.440%)  route 0.909ns (74.560%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  switch_input[5] (IN)
                         net (fo=0)                   0.000     0.000    switch_input[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  switch_input_IBUF[5]_inst/O
                         net (fo=16, routed)          0.909     1.174    ltrd/switch_input_IBUF[5]
    SLICE_X34Y86         LUT6 (Prop_lut6_I5_O)        0.045     1.219 r  ltrd/letter2[2]_i_1/O
                         net (fo=1, routed)           0.000     1.219    ltrd/letter2[2]_i_1_n_0
    SLICE_X34Y86         FDSE                                         r  ltrd/letter2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.836     2.001    ltrd/clk_IBUF_BUFG
    SLICE_X34Y86         FDSE                                         r  ltrd/letter2_reg[2]/C

Slack:                    inf
  Source:                 switch_input[5]
                            (input port)
  Destination:            ltrd/letter3_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.226ns  (logic 0.310ns (25.280%)  route 0.916ns (74.720%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  switch_input[5] (IN)
                         net (fo=0)                   0.000     0.000    switch_input[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  switch_input_IBUF[5]_inst/O
                         net (fo=16, routed)          0.916     1.181    ltrd/switch_input_IBUF[5]
    SLICE_X35Y86         LUT6 (Prop_lut6_I4_O)        0.045     1.226 r  ltrd/letter3[3]_i_1/O
                         net (fo=1, routed)           0.000     1.226    ltrd/letter3[3]_i_1_n_0
    SLICE_X35Y86         FDSE                                         r  ltrd/letter3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.836     2.001    ltrd/clk_IBUF_BUFG
    SLICE_X35Y86         FDSE                                         r  ltrd/letter3_reg[3]/C

Slack:                    inf
  Source:                 switch_input[2]
                            (input port)
  Destination:            ltrd/letter3_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.231ns  (logic 0.298ns (24.207%)  route 0.933ns (75.793%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch_input[2] (IN)
                         net (fo=0)                   0.000     0.000    switch_input[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  switch_input_IBUF[2]_inst/O
                         net (fo=10, routed)          0.933     1.186    ltrd/switch_input_IBUF[2]
    SLICE_X33Y87         LUT6 (Prop_lut6_I4_O)        0.045     1.231 r  ltrd/letter3[5]_i_3/O
                         net (fo=1, routed)           0.000     1.231    ltrd/letter3[5]_i_3_n_0
    SLICE_X33Y87         FDSE                                         r  ltrd/letter3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.838     2.003    ltrd/clk_IBUF_BUFG
    SLICE_X33Y87         FDSE                                         r  ltrd/letter3_reg[5]/C

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            debEN/button_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.243ns  (logic 0.289ns (23.289%)  route 0.953ns (76.711%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  en (IN)
                         net (fo=0)                   0.000     0.000    en
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  en_IBUF_inst/O
                         net (fo=3, routed)           0.953     1.198    debEN/en_IBUF
    SLICE_X34Y89         LUT3 (Prop_lut3_I0_O)        0.045     1.243 r  debEN/button_i_1/O
                         net (fo=1, routed)           0.000     1.243    debEN/button_i_1_n_0
    SLICE_X34Y89         FDRE                                         r  debEN/button_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.839     2.004    debEN/clk_IBUF_BUFG
    SLICE_X34Y89         FDRE                                         r  debEN/button_reg/C

Slack:                    inf
  Source:                 switch_input[2]
                            (input port)
  Destination:            ltrd/letter3_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.245ns  (logic 0.298ns (23.929%)  route 0.947ns (76.071%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch_input[2] (IN)
                         net (fo=0)                   0.000     0.000    switch_input[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  switch_input_IBUF[2]_inst/O
                         net (fo=10, routed)          0.947     1.200    ltrd/switch_input_IBUF[2]
    SLICE_X35Y86         LUT6 (Prop_lut6_I4_O)        0.045     1.245 r  ltrd/letter3[2]_i_1/O
                         net (fo=1, routed)           0.000     1.245    ltrd/letter3[2]_i_1_n_0
    SLICE_X35Y86         FDSE                                         r  ltrd/letter3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.836     2.001    ltrd/clk_IBUF_BUFG
    SLICE_X35Y86         FDSE                                         r  ltrd/letter3_reg[2]/C





