
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.24

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.08 source latency div_reg[6]$_SDFFE_PN0P_/CK ^
  -0.07 target latency rem[6]$_SDFFE_PN0P_/CK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rem[7]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rem[7]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    4.86    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.95    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_3__f_clk/A (CLKBUF_X3)
    16   20.15    0.02    0.05    0.08 ^ clkbuf_2_3__f_clk/Z (CLKBUF_X3)
                                         clknet_2_3__leaf_clk (net)
                  0.02    0.00    0.08 ^ rem[7]$_SDFFE_PN0P_/CK (DFF_X1)
     2    3.08    0.01    0.09    0.17 v rem[7]$_SDFFE_PN0P_/Q (DFF_X1)
                                         rem[7] (net)
                  0.01    0.00    0.17 v _561_/A (INV_X1)
     1    1.69    0.01    0.01    0.18 ^ _561_/ZN (INV_X1)
                                         _231_ (net)
                  0.01    0.00    0.18 ^ _571_/A2 (OAI33_X1)
     1    1.24    0.01    0.01    0.19 v _571_/ZN (OAI33_X1)
                                         _041_ (net)
                  0.01    0.00    0.19 v rem[7]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.19   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    4.86    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.95    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_3__f_clk/A (CLKBUF_X3)
    16   20.15    0.02    0.05    0.08 ^ clkbuf_2_3__f_clk/Z (CLKBUF_X3)
                                         clknet_2_3__leaf_clk (net)
                  0.02    0.00    0.08 ^ rem[7]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.08   clock reconvergence pessimism
                          0.01    0.08   library hold time
                                  0.08   data required time
-----------------------------------------------------------------------------
                                  0.08   data required time
                                 -0.19   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: iter[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rem[2]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    4.86    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.95    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_0__f_clk/A (CLKBUF_X3)
    13   18.53    0.02    0.04    0.08 ^ clkbuf_2_0__f_clk/Z (CLKBUF_X3)
                                         clknet_2_0__leaf_clk (net)
                  0.02    0.00    0.08 ^ iter[1]$_SDFFE_PN0P_/CK (DFF_X1)
     2    7.00    0.02    0.08    0.16 v iter[1]$_SDFFE_PN0P_/QN (DFF_X1)
                                         _290_ (net)
                  0.02    0.00    0.16 v _594_/B (HA_X1)
     1    1.62    0.01    0.03    0.19 v _594_/CO (HA_X1)
                                         _293_ (net)
                  0.01    0.00    0.19 v _368_/A (BUF_X2)
     7   14.43    0.01    0.03    0.23 v _368_/Z (BUF_X2)
                                         _077_ (net)
                  0.01    0.00    0.23 v _371_/S (MUX2_X1)
     1    1.07    0.01    0.05    0.27 ^ _371_/Z (MUX2_X1)
                                         _080_ (net)
                  0.01    0.00    0.27 ^ _373_/A (MUX2_X1)
     1    1.89    0.01    0.04    0.31 ^ _373_/Z (MUX2_X1)
                                         _082_ (net)
                  0.01    0.00    0.31 ^ _376_/A2 (OAI22_X1)
     1    1.71    0.01    0.02    0.33 v _376_/ZN (OAI22_X1)
                                         _085_ (net)
                  0.01    0.00    0.33 v _377_/A4 (NOR4_X1)
     1    3.21    0.06    0.10    0.42 ^ _377_/ZN (NOR4_X1)
                                         _086_ (net)
                  0.06    0.00    0.42 ^ _390_/A (AOI21_X2)
     3    7.39    0.02    0.03    0.45 v _390_/ZN (AOI21_X2)
                                         _299_ (net)
                  0.02    0.00    0.45 v _391_/A (INV_X1)
     1    3.51    0.01    0.02    0.47 ^ _391_/ZN (INV_X1)
                                         _296_ (net)
                  0.01    0.00    0.47 ^ _595_/B (HA_X1)
     1    3.27    0.01    0.04    0.51 ^ _595_/CO (HA_X1)
                                         _297_ (net)
                  0.01    0.00    0.51 ^ _452_/B2 (OAI221_X2)
     1    3.53    0.02    0.03    0.54 v _452_/ZN (OAI221_X2)
                                         _145_ (net)
                  0.02    0.00    0.54 v _456_/B2 (AOI221_X2)
     3    4.55    0.05    0.09    0.63 ^ _456_/ZN (AOI221_X2)
                                         _149_ (net)
                  0.05    0.00    0.63 ^ _457_/A2 (OR2_X1)
     1    6.63    0.02    0.05    0.67 ^ _457_/ZN (OR2_X1)
                                         _150_ (net)
                  0.02    0.00    0.67 ^ _458_/A (BUF_X8)
     9   20.30    0.01    0.03    0.70 ^ _458_/Z (BUF_X8)
                                         _151_ (net)
                  0.01    0.00    0.70 ^ _519_/S (MUX2_X1)
     1    1.58    0.01    0.06    0.76 v _519_/Z (MUX2_X1)
                                         _194_ (net)
                  0.01    0.00    0.76 v _520_/B2 (OAI22_X1)
     1    1.59    0.03    0.04    0.80 ^ _520_/ZN (OAI22_X1)
                                         _036_ (net)
                  0.03    0.00    0.80 ^ rem[2]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.80   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1    4.86    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.95    0.01    0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    1.03 ^ clkbuf_2_1__f_clk/A (CLKBUF_X3)
     9   17.54    0.02    0.04    1.07 ^ clkbuf_2_1__f_clk/Z (CLKBUF_X3)
                                         clknet_2_1__leaf_clk (net)
                  0.02    0.00    1.07 ^ rem[2]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    1.07   clock reconvergence pessimism
                         -0.03    1.04   library setup time
                                  1.04   data required time
-----------------------------------------------------------------------------
                                  1.04   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.24   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: iter[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rem[2]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    4.86    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.95    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_0__f_clk/A (CLKBUF_X3)
    13   18.53    0.02    0.04    0.08 ^ clkbuf_2_0__f_clk/Z (CLKBUF_X3)
                                         clknet_2_0__leaf_clk (net)
                  0.02    0.00    0.08 ^ iter[1]$_SDFFE_PN0P_/CK (DFF_X1)
     2    7.00    0.02    0.08    0.16 v iter[1]$_SDFFE_PN0P_/QN (DFF_X1)
                                         _290_ (net)
                  0.02    0.00    0.16 v _594_/B (HA_X1)
     1    1.62    0.01    0.03    0.19 v _594_/CO (HA_X1)
                                         _293_ (net)
                  0.01    0.00    0.19 v _368_/A (BUF_X2)
     7   14.43    0.01    0.03    0.23 v _368_/Z (BUF_X2)
                                         _077_ (net)
                  0.01    0.00    0.23 v _371_/S (MUX2_X1)
     1    1.07    0.01    0.05    0.27 ^ _371_/Z (MUX2_X1)
                                         _080_ (net)
                  0.01    0.00    0.27 ^ _373_/A (MUX2_X1)
     1    1.89    0.01    0.04    0.31 ^ _373_/Z (MUX2_X1)
                                         _082_ (net)
                  0.01    0.00    0.31 ^ _376_/A2 (OAI22_X1)
     1    1.71    0.01    0.02    0.33 v _376_/ZN (OAI22_X1)
                                         _085_ (net)
                  0.01    0.00    0.33 v _377_/A4 (NOR4_X1)
     1    3.21    0.06    0.10    0.42 ^ _377_/ZN (NOR4_X1)
                                         _086_ (net)
                  0.06    0.00    0.42 ^ _390_/A (AOI21_X2)
     3    7.39    0.02    0.03    0.45 v _390_/ZN (AOI21_X2)
                                         _299_ (net)
                  0.02    0.00    0.45 v _391_/A (INV_X1)
     1    3.51    0.01    0.02    0.47 ^ _391_/ZN (INV_X1)
                                         _296_ (net)
                  0.01    0.00    0.47 ^ _595_/B (HA_X1)
     1    3.27    0.01    0.04    0.51 ^ _595_/CO (HA_X1)
                                         _297_ (net)
                  0.01    0.00    0.51 ^ _452_/B2 (OAI221_X2)
     1    3.53    0.02    0.03    0.54 v _452_/ZN (OAI221_X2)
                                         _145_ (net)
                  0.02    0.00    0.54 v _456_/B2 (AOI221_X2)
     3    4.55    0.05    0.09    0.63 ^ _456_/ZN (AOI221_X2)
                                         _149_ (net)
                  0.05    0.00    0.63 ^ _457_/A2 (OR2_X1)
     1    6.63    0.02    0.05    0.67 ^ _457_/ZN (OR2_X1)
                                         _150_ (net)
                  0.02    0.00    0.67 ^ _458_/A (BUF_X8)
     9   20.30    0.01    0.03    0.70 ^ _458_/Z (BUF_X8)
                                         _151_ (net)
                  0.01    0.00    0.70 ^ _519_/S (MUX2_X1)
     1    1.58    0.01    0.06    0.76 v _519_/Z (MUX2_X1)
                                         _194_ (net)
                  0.01    0.00    0.76 v _520_/B2 (OAI22_X1)
     1    1.59    0.03    0.04    0.80 ^ _520_/ZN (OAI22_X1)
                                         _036_ (net)
                  0.03    0.00    0.80 ^ rem[2]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.80   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1    4.86    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.95    0.01    0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    1.03 ^ clkbuf_2_1__f_clk/A (CLKBUF_X3)
     9   17.54    0.02    0.04    1.07 ^ clkbuf_2_1__f_clk/Z (CLKBUF_X3)
                                         clknet_2_1__leaf_clk (net)
                  0.02    0.00    1.07 ^ rem[2]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    1.07   clock reconvergence pessimism
                         -0.03    1.04   library setup time
                                  1.04   data required time
-----------------------------------------------------------------------------
                                  1.04   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.24   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.14173144102096558

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7139

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
7.2609052658081055

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.6934

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: iter[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rem[2]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.08 ^ clkbuf_2_0__f_clk/Z (CLKBUF_X3)
   0.00    0.08 ^ iter[1]$_SDFFE_PN0P_/CK (DFF_X1)
   0.08    0.16 v iter[1]$_SDFFE_PN0P_/QN (DFF_X1)
   0.03    0.19 v _594_/CO (HA_X1)
   0.03    0.23 v _368_/Z (BUF_X2)
   0.05    0.27 ^ _371_/Z (MUX2_X1)
   0.04    0.31 ^ _373_/Z (MUX2_X1)
   0.02    0.33 v _376_/ZN (OAI22_X1)
   0.10    0.42 ^ _377_/ZN (NOR4_X1)
   0.03    0.45 v _390_/ZN (AOI21_X2)
   0.02    0.47 ^ _391_/ZN (INV_X1)
   0.04    0.51 ^ _595_/CO (HA_X1)
   0.03    0.54 v _452_/ZN (OAI221_X2)
   0.09    0.63 ^ _456_/ZN (AOI221_X2)
   0.05    0.67 ^ _457_/ZN (OR2_X1)
   0.03    0.70 ^ _458_/Z (BUF_X8)
   0.06    0.76 v _519_/Z (MUX2_X1)
   0.04    0.80 ^ _520_/ZN (OAI22_X1)
   0.00    0.80 ^ rem[2]$_SDFFE_PN0P_/D (DFF_X1)
           0.80   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    1.07 ^ clkbuf_2_1__f_clk/Z (CLKBUF_X3)
   0.00    1.07 ^ rem[2]$_SDFFE_PN0P_/CK (DFF_X1)
   0.00    1.07   clock reconvergence pessimism
  -0.03    1.04   library setup time
           1.04   data required time
---------------------------------------------------------
           1.04   data required time
          -0.80   data arrival time
---------------------------------------------------------
           0.24   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: rem[7]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rem[7]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.08 ^ clkbuf_2_3__f_clk/Z (CLKBUF_X3)
   0.00    0.08 ^ rem[7]$_SDFFE_PN0P_/CK (DFF_X1)
   0.09    0.17 v rem[7]$_SDFFE_PN0P_/Q (DFF_X1)
   0.01    0.18 ^ _561_/ZN (INV_X1)
   0.01    0.19 v _571_/ZN (OAI33_X1)
   0.00    0.19 v rem[7]$_SDFFE_PN0P_/D (DFF_X1)
           0.19   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.08 ^ clkbuf_2_3__f_clk/Z (CLKBUF_X3)
   0.00    0.08 ^ rem[7]$_SDFFE_PN0P_/CK (DFF_X1)
   0.00    0.08   clock reconvergence pessimism
   0.01    0.08   library hold time
           0.08   data required time
---------------------------------------------------------
           0.08   data required time
          -0.19   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.0749

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.0757

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
0.7997

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0.2405

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
30.073778

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.48e-04   1.12e-05   3.94e-06   3.64e-04  43.7%
Combinational          1.56e-04   1.34e-04   1.04e-05   3.00e-04  36.1%
Clock                  6.46e-05   1.03e-04   2.53e-07   1.68e-04  20.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.69e-04   2.48e-04   1.46e-05   8.32e-04 100.0%
                          68.4%      29.8%       1.7%
