*$
* TPS25940A 
*****************************************************************************
* (C) Copyright 2014, 2015, 2017 Texas Instruments Incorporated. All rights reserved.
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of
** merchantability or fitness for a particular purpose. The model is
** provided solely on an "as is" basis. The entire risk as to its quality
** and performance is with the customer.
*****************************************************************************
*
* This model is subject to change without notice. Texas Instruments
* Incorporated is not responsible for updating this model.
*
*****************************************************************************
*
** Released by: WEBENCH Design Center, Texas Instruments Inc.
* Part: TPS25940A
* Date: 12JUN2017 
* Model Type: Transient
* Simulator: PSpice
* Simulator Version: 16.2.0.p001
* EVM Order Number: 
* EVM User's Guide: 
* Data sheet: SLVSCF3A –JUNE 2014–REVISED MARCH 2015
*
* Model Version: Final 1.3
*
*****************************************************************************
*
* Updates:
*
* Final 1.30
*< Made these changes to the model >
*	1. CdVdT discharge during OVP hit is removed.
*
* Final 1.20
*< Made these changes to the model >
*	1. Implemented device IMON pin behaviour and other minor changes to model.
*   
* Final 1.10
*< Made these changes to the model >
*       1. Provided the necessary internal dVdT control to MOSFET gate
*		2. In the schematic thermal shutdown is added to SWEN logic
*		3. SWEN switch resistance is changed from 50 ohms to 16 ohms as per DS
*		4. Made changes in the thermal shutdown such that COMP is reset when power drawn is less than 9W 
*
* Final 1.00
* Release to Web
*
*****************************************************************************
*
* Model Usage Notes:
*
* A. Features have been modelled
*	1. Startup into pre-biased output
*	2. Adjustable Current Limit
*	3. IMON Current Indicator Output 
*	4. Overvoltage & Undervoltage Threshold
*	5. Reverse Current Blocking 
*	6. Reverse Voltage Shut-off
*	7. Programmable dV/dt Control
*	8. Power Good and Fault Outputs
*	9. Thermal Shutdown time vs Power Dissipation
*
* B. Features haven't been modelled
*	1. Input supply current vs Input voltage during Normal operation
*	2. Input supply current vs Input voltage at Shutdown
*	3. Temperature dependent characteristics 
*
*****************************************************************************
.SUBCKT TPS25940A_TRANS DEVSLP PGOOD PGTH OUT_5 OUT_1 OUT_2 OUT_3 OUT_4        
+IN_5 IN_1 IN_2 IN_3 IN_4 EN_UVLO OVP GND ILIM dVdT IMON 
+FLTb PAD
R_U8_R108         U8_N16768798 PGOOD  10 TC=0,0 
X_U8_U7         U8_N16745791 U8_PGTH_TH U8_PGTH_OUT COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
R_U8_R1         U8_N16745427 U8_N16747131  780 TC=0,0 
C_U8_C72         U8_N16768798 0  0.001n IC=0 TC=0,0 
C_U8_C1         0 U8_N16747131  1u  TC=0,0 
D_U8_D7         U8_N16768754 PGOOD D_D1 
E_U8_E4         U8_N16745791 0 PGTH 0 1
X_U8_U6         U8_N16747131 U8_N16768650 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
E_U8_ABM3         U8_PGTH_TH 0 VALUE { IF ( V(U8_PGTH_OUT) < 0.5, 0.99, 0.92)  
+   }
X_U8_S1    U8_N16768650 0 PGOOD 0 PGOOD_U8_S1 
X_U8_U8         DVDT_OVER U8_PGTH_OUT U8_N16747459 NAND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
E_U8_GAIN1         U8_N16745427 0 VALUE {1 * V(U8_N16747459)}
R_U8_R20         U8_N16768748 U8_N16768754  0.5 TC=0,0 
V_U8_V54         0 U8_N16768748 0.6
R_R2         IN_1 VIN  1m TC=0,0 
R_R11         OUT_5 OUT  1m TC=0,0 
R_R3         IN_2 VIN  1m TC=0,0 
R_R4         OUT_1 OUT  1m TC=0,0 
R_R8         IN_3 VIN  1m TC=0,0 
R_R5         OUT_2 OUT  1m TC=0,0 
R_R9         IN_4 VIN  1m TC=0,0 
R_R10         IN_5 VIN  1m TC=0,0 
R_R6         OUT_3 OUT  1m TC=0,0 
R_R7         OUT_4 OUT  1m TC=0,0 
R_U4_R45         IMON U4_N14607071  1m TC=0,0 
V_U4_V24         U4_N14593510 0 6
E_U4_ABM5         U4_N14593504 0 VALUE { IF(V(ILIM_EN) > 0.5, min({V(VIN) - 2.2
+  - 62.22m}, 6), 0)    }
R_U4_R46         IMON U4_N14607077  1m TC=0,0 
V_U4_V2         U4_N14589187 0 5V
C_U4_C6         U4_N14607071 0  47p IC=0 TC=0,0 
G_U4_ABM2I2         U4_MAX_CLAMP U4_N145935741 VALUE { IF(V(ILIM_EN) > 0.5,
+  V(U4_N14593796), 0)    }
E_U4_ABM7         U4_FET_MODE 0 VALUE { IF(V(LOW_CUR_MODE)<0.5, ({V(I_SENSE) *
+  52.3 + 0.8}*1u), 0)    }
E_U4_ABM3         ILIM_VALUE 0 VALUE { IF(V(LOW_CUR_MODE)<
+  0.5,IF(V(U4_SHT_DET)<0.5, 0.72, IF(V(U4_VILIM_TEMP)< 6u, 0.5,
+  89K*V(U4_VILIM_TEMP))), 0.72)    }
V_U4_V3         U4_N14589269 0 1V
D_U4_D6         U4_N146071071 IMON D_D1 
X_U4_U8         ILIM U4_N14589151 U4_N14588989 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
C_U4_C19         U4_N14593384 0  1n IC=0 TC=0,0 
V_U4_V4         U4_N146071071 U4_N14606957 54m
X_U4_H1    U4_N14589269 U4_N14589323 U4_VILIM_TEMP 0 ILIM_U4_H1 
D_U4_D8         U4_N14593384 U4_N14593510 D_D1 
X_U4_S1    U4_N14588989 0 U4_N14589323 ILIM ILIM_U4_S1 
R_U4_R8         U4_FET_MODE U4_N14593796  100  
R_U4_R7         0 U4_N14606957  0.1  
R_U4_R1         U4_SHT_DET U4_N14588989  7.21 TC=0,0 
E_U4_E13         U4_MAX_CLAMP 0 U4_N14593384 0 1
V_U4_V1         U4_N14589151 0 0.2V
C_U4_C11         U4_N14593796 0  1n  
D_U4_D7         IMON U4_MAX_CLAMP D_D1 
C_U4_C1         0 U4_SHT_DET  1n  TC=0,0 
D_U4_D9         0 U4_N14593384 D_D1 
R_U4_R39         U4_N14593504 U4_N14593384  10 TC=0,0 
L_U4_L2         U4_N145935741 U4_N14607077  1nH  
G_U4_ABM2I1         U4_N14589187 ILIM VALUE { IF(V(ILIM_EN)>0.5 &
+  V(U4_SHT_DET)< 0.5, 20u, 0)    }
C_U9_C72         U9_N16775250 0  0.001n IC=0 TC=0,0 
X_U9_U1         U9_N14646848 U9_N14646562 SHUTDOWN COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
C_U9_C1         U9_N14645998 0  1n  TC=0,0 
D_U9_D9         U9_N14646184 U9_N14646230 D_D1 
R_U9_R112         FLTB U9_N16775080  1m TC=0,0 
D_U9_D12         U9_N16775436 U9_N16775178 D_D1 
D_U9_D7         U9_N16775208 U9_N16775080 D_D1 
C_U9_C3         U9_N14646006 0  1n  TC=0,0 
X_U9_U5         U9_N16754926 U9_N16754619 U9_N16775084 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
E_U9_E2         U9_N14646848 0 EN_UVLO 0 1
R_U9_R113         0 FLTB  1E8 TC=0,0 
D_U9_D6         U9_N14646690 U9_N14646796 D_D1 
D_U9_D11         U9_N14646014 U9_N14646060 D_D1 
X_U9_U11         SWEN U9_N16754619 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U9_S1    U9_N16775084 0 U9_N16775024 0 FLTb_U9_S1 
E_U9_ABM1         U9_N14646562 0 VALUE { IF ( V(SHUTDOWN) < 0.5, 0.536, 0.47)  
+   }
X_U9_U8         OVPB U9_N14646894 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U9_R5         U9_N14646060 U9_N14646006  1.443k TC=0,0 
R_U9_R109         U9_N16775150 U9_N16775178  10 TC=0,0 
E_U9_GAIN1         U9_N14646690 0 VALUE {1 * V(U9_N14646854)}
E_U9_GAIN2         U9_N14646184 0 VALUE {1 * V(U9_N14646894)}
X_U9_U3         ENCIR U9_N14646854 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U9_R6         U9_N14646050 U9_N14646006  4.25k TC=0,0 
X_U9_U10         REVERSE U9_N14646918 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
L_U9_L1         U9_N16775150 U9_N16775080  1nH  
E_U9_GAIN3         U9_N14646014 0 VALUE {1 * V(U9_N14646918)}
X_U9_U4         UVLOB SHUTDOWN U9_N14579445 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U9_R21         U9_N16775442 U9_N16775436  0.5 TC=0,0 
R_U9_R3         U9_N14646230 U9_N14646154  2.886k TC=0,0 
R_U9_R20         U9_N16775214 U9_N16775208  0.5 TC=0,0 
D_U9_D8         U9_N14646220 U9_N14646184 D_D1 
R_U9_R2         U9_N14646748 U9_N14645998  86.56k TC=0,0 
V_U9_V55         0 U9_N16775442 0.6
V_U9_V54         0 U9_N16775214 0.6
R_U9_R4         U9_N14646220 U9_N14646154  14.43k TC=0,0 
C_U9_C2         U9_N14646154 0  1n  TC=0,0 
D_U9_D5         U9_N14646748 U9_N14646690 D_D1 
R_U9_R111         U9_N16775052 U9_N16775024  4 TC=0,0 
R_U9_R110         U9_N16775478 U9_N16775178  10 TC=0,0 
X_U9_U2         U9_N14646924 U9_FLT_DLYS U9_N16754926 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U9_U7         U9_N14645998 U9_N14646154 U9_N14646336 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
R_U9_R108         U9_N16775250 U9_N16775080  10 TC=0,0 
D_U9_D10         U9_N14646050 U9_N14646014 D_D1 
X_U9_U12         OTSD U9_N14579445 U9_N14646924 N14579501 SRLATCHSHP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U9_R1         U9_N14646796 U9_N14645998  2.886k TC=0,0 
X_U9_U9         U9_N14646336 U9_N14646006 U9_FLT_DLYS OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
L_U9_L2         U9_N16775052 U9_N16775178  1nH  
C_U9_C73         U9_N16775478 0  0.001n IC=0 TC=0,0 
C_U1_C2         0 U1_N16766109  1n  TC=0,0 
D_U1_D6         U1_N16777403 U1_N16777480 D_D1 
E_U1_ABM1         U1_EN_TH 0 VALUE { IF ( V(ENCIR) < 0.5, 0.99, 0.92)    }
X_U1_U10         ENCIR UVLOB ILIM_EN AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_U6         U1_N16777429 SWEN BUF_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U1_GAIN1         U1_N16777403 0 VALUE {1 * V(U1_N16787863)}
E_U1_E4         U1_N16728643 0 OVP GND 1
X_U1_U9         U1_REV_THR VIN U1_N16728665 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U1_U16         ILIM_EN U1_N16789909 U1_IQ_DEVSLP AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
G_U1_G1         VIN GND U1_IQ_DEVSLP GND 95u
X_U1_U13         DVDT_DISCH OVPB U1_N16787863 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U3         U1_VIN_INT U1_UVLO_TH UVLOB COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
E_U1_ABM3         U1_OVP_TH 0 VALUE { IF ( V(U1_OVP_OUT) < 0.5, 0.99, 0.92)   
+  }
X_U1_U5         U1_OVP_OUT OVPB INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U1_E3         U1_VIN_INT 0 VIN GND 1
X_U1_U12         U1_N16728665 REVERSE INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=1u
X_U1_U1         U1_EN_INT U1_EN_TH ENCIR COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U1_U15         LOW_CUR_MODE U1_N16789909 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_U8         UVLOB ENCIR U1_N16729001 U1_N16729001 DVDT_DISCH AND4_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U1_ABM2         U1_UVLO_TH 0 VALUE { IF ( V(UVLOB) < 0.5, 2.3, 2.184)    }
D_U1_D5         U1_N16777465 U1_N16777403 D_D1 
R_U1_R3         U1_N16728665 U1_N16766109  144 TC=0,0 
R_U1_R2         U1_N16777465 U1_N16777429  721.5 TC=0,0 
E_U1_ABM4         U1_REV_THR 0 VALUE { IF(V(LOW_CUR_MODE)< 0.5, IF (
+  V(U1_N16766109) < 0.5,(V(OUT)-10m),(V(OUT)+100m)) ,-1m)    }
E_U1_E2         U1_EN_INT 0 EN_UVLO GND 1
R_U1_R1         U1_N16777480 U1_N16777429  130K TC=0,0 
X_U1_U7         U1_N16728643 U1_OVP_TH U1_OVP_OUT COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U1_U11         OTSD U1_N16729001 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U1_C1         0 U1_N16777429  1n  TC=0,0 
X_U3_U17         VIN U3_N17076220 d_mode 
C_U3_C53         U3_N17078454 0  1n IC=0 TC=0,0 
R_U3_R13         U3_N17097563 U3_N17098572  0.2m  
R_U3_R7         U3_N17097577 0  1E8  
E_U3_E1         U3_N17057461 0 U3_N17057423 0 1
X_U3_S2    U3_IF_LOW_BLOCK_FET_FROM_OUTTOIN 0 VIN U3_N17076220 MOS_U3_S2 
X_U3_U13         SWEN SHUTDOWN U3_N17057417 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U3_R89         U3_N17078451 U3_N17078454  {200n/(0.7*1n)} TC=0,0 
R_U3_R8         U3_N17097750 U3_N17097746  10  
R_U3_R10         OUT 0  1E8  
C_U3_Cgs2         U3_GATE U3_N17057461  1p  TC=0,0 
R_U3_R16         OUT U3_N17097525  0.2m  
D_U3_U1_D2         U3_U1_N16802412 U3_U1_N16803011 D_D1 
E_U3_U1_GAIN1         U3_U1_N16802412 0 VALUE {1 * V(U3_U1_COMP)}
X_U3_U1_S1    U3_U1_N16802696 0 U3_U1_N16802474 0 Thermal_Fault_U3_U1_S1 
R_U3_U1_R7         U3_U1_SET_128MS U3_U1_N16802521  14.43  
G_U3_U1_ABMI1         0 U3_U1_N16802474 VALUE { (0.5n/V(U3_U1_DLY))    }
E_U3_U1_ABM2         U3_U1_N16803040 0 VALUE { IF(V(U3_U1_PW_IN) > 9 , 1, 0)   
+  }
C_U3_U1_C10         0 U3_U1_N16802521  1n IC=0 
R_U3_U1_R6         U3_U1_PW_OUT U3_U1_N16803040  10 TC=0,0 
C_U3_U1_C1         U3_U1_N16802474 0  1n IC=0 TC=0,0 
V_U3_U1_V5         U3_U1_N16802593 0 2V
C_U3_U1_C2         0 U3_U1_PW_OUT  1n  TC=0,0 
X_U3_U1_U1         U3_U1_N16802474 U3_U1_N16802855 U3_U1_COMP COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
G_U3_U1_ABMI2         0 U3_U1_N16802553 VALUE { V(U3_U1_SET_128MS)*15.625u    }
D_U3_U1_D3         U3_U1_N16803079 U3_U1_N16802696 D_D1 
V_U3_U1_V1         U3_U1_N16802855 0 0.5
E_U3_U1_GAIN2         U3_U1_N16803079 0 VALUE {1 * V(U3_U1_N16803130)}
X_U3_U1_U24         U3_U1_N16802553 U3_U1_N16802593 U3_U1_RESET COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U3_U1_C12         U3_U1_N16803011 0  1n IC=0 
X_U3_U1_U11         U3_U1_PW_OUT U3_U1_N16803011 U3_U1_N16803130 N16803077
+  SRLATCHSHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U3_U1_R10         U3_U1_N16803079 U3_U1_N16802696  100  
X_U3_U1_S3    U3_U1_N16802521 0 U3_U1_N16802553 0 Thermal_Fault_U3_U1_S3 
C_U3_U1_C13         U3_U1_N16802696 0  1n IC=0 
X_U3_U1_U7         U3_U1_N16802765 U3_U1_RESET OTSD N16802882
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U3_U1_R8         U3_U1_TSD U3_U1_N16802765  14.43  
R_U3_U1_R9         U3_U1_N16802412 U3_U1_N16803011  100  
C_U3_U1_C3         0 U3_U1_N16802553  1u IC=0 TC=0,0 
C_U3_U1_C11         U3_U1_N16802765 0  1n IC=0 
D_U3_U1_D1         0 U3_U1_N16802553 D_D1 
E_U3_U1_ABM1         U3_U1_N16802959 0 VALUE { ( V(VIN)  
+ - V(OUT) ) * V(I_SENSE)   }
R_U3_U1_R11         U3_U1_N16802959 U3_U1_PW_IN  10  
X_U3_U1_U8         U3_U1_COMP U3_U1_N16802696 U3_U1_N16802711 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_U3_U1_D5         0 U3_U1_N16802474 D_D1 
C_U3_U1_C14         U3_U1_PW_IN 0  1n  
X_U3_U1_U35         U3_U1_N16802989 U3_U1_TSD falling_oneshot PARAMS: 
+  PULSE=1000000n VDD=1 VSS=0 VTHRESH=0.5
D_U3_U1_D6         U3_U1_N16802474 U3_U1_N16802476 D_D1 
E_U3_U1_E1         U3_U1_DLY 0 TABLE { V(U3_U1_PW_IN,0) } 
+ ( (10,113.5m) (12,64.9m) (15,31.45m)(20,10.72m) (24,5.648m) (30,3.165m)
+  (36,2.42m) (45,1.574m) (54,1.173m) (60,1.010m) (72,0.78m) (80,0.669m)
+  (94.5,0.536m) (105,0.466m) )
V_U3_U1_V2         U3_U1_N16802476 0 1
X_U3_U1_U26         U3_U1_N16802711 U3_U1_N16802989 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U1_U10         U3_U1_N16802765 U3_U1_RESET U3_U1_SET_128MS N16802770
+  SRLATCHSHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U3_C8         U3_N17097750 0  0.01n  TC=0,0 
R_U3_R9         U3_N17078484 FASTTRIP  {60u/(0.7*1n)} TC=0,0 
R_U3_R15         U3_N17097746 U3_N17097577  0.2m  
E_U3_GAIN1         U3_N17066126 0 VALUE {1 * V(VIN)}
X_U3_U7         U3_GATE U3_N17057546 GATE_ENHANCED COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
C_U3_C54         FASTTRIP 0  1n IC=0 TC=0,0 
R_U3_R12         U3_N17097577 U3_N17097563  0.2m  
V_U3_V6         U3_N17057546 VIN 4V
G_U3_ABM2I2         U3_N17097563 0 VALUE { IF(V(REVERSE) <0.5 ,10u, 0)    }
E_U3_ABM5         U3_N17078448 0 VALUE { {(-2.7848E-04*V(ILIM_VALUE)**3 +
+  3.5078E-03*V(ILIM_VALUE)**2 - 9.4914E-03*V(ILIM_VALUE) +
+  1.6967E-03)*V(U3_VDIFF)*2  
+ + ( -6.7920E-03*V(ILIM_VALUE)**3 + 5.5244E-02*V(ILIM_VALUE)**2 -
+  1.9168E-01*V(ILIM_VALUE) + 2.7203E-02)*V(U3_VDIFF)  
+ + ( 4.6537E-03*V(ILIM_VALUE)**3 - 3.8618E-02*V(ILIM_VALUE)**2 +
+  1.5673E-01*V(ILIM_VALUE) + 3.8883E-02)}  }
X_U3_S5    SWEN 0 U3_N17076218 U3_N17057423 MOS_U3_S5 
X_U3_U14         REVERSE U3_N17057417 U3_IF_LOW_BLOCK_FET_FROM_OUTTOIN
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U3_ABM7         U3_N17078600 0 VALUE { IF(V(U3_VDIFF) < 1.001, V(ILIM_VALUE),
+  (V(ILIM_VALUE)+{V(ILIM_VALUE)*V(U3_N17078421)/100}))    }
R_U3_R6         U3_N17097624 U3_N17097525  10  
E_U3_ABM3         U3_N17078451 0 VALUE { IF( V(I_SENSE)>(V(ILIM_VALUE)*1.5 +
+  0.375), 1,0)    }
G_U3_ABM2I1         U3_N17057711 U3_GATE VALUE { IF(V(U3_N17057417)-V(0)>0.5,
+  2u,0)    }
R_U3_R5         U3_N17097525 0  1E8  
X_U3_S6    SWEN 0 U3_N17076218 U3_GATE MOS_U3_S6 
C_U3_C7         U3_N17097624 0  0.01n  TC=0,0 
G_U3_ABM2I3         U3_GATE U3_N17057461 VALUE { IF(V(OTSD)-V(0)>0.5, 6u,0)   
+  }
X_U3_H1    U3_N17057423 U3_N17098572 I_SENSE 0 MOS_U3_H1 
E_U3_ABM4         U3_VDIFF 0 VALUE { LIMIT(V(VIN)-V(OUT), 1, 10)    }
M_U3_M1         U3_N17076220 U3_N17076218 U3_N17057423 U3_N17057423
+  NMOS01_TPS25944A           
R_U3_R14         U3_N17097525 U3_N17097673  0.2m  
R_U3_R2         U3_N17078600 U3_ILIM_VALUE_ACTUAL  10 TC=0,0 
G_U3_ABM2I5         U3_GATE U3_N17057461 VALUE { IF(V(FASTTRIP)-V(0)>0.5,
+  V(I_SENSE)*10,0)    }
D_U3_D6         U3_GATE RAMP_CNTRL D_D1 
C_U3_C1         U3_ILIM_VALUE_ACTUAL 0  1n  TC=0,0 
D_U3_D2         U3_N17057461 U3_GATE D_D1 
C_U3_Cgd1         U3_N17076218 U3_N17076220  100p  TC=0,0 
D_U3_D7         U3_N17078484 FASTTRIP D_D1 
G_U3_ABM2I4         U3_GATE U3_N17057461 VALUE {
+  LIMIT((V(I_SENSE)-V(U3_ILIM_VALUE_ACTUAL))*1m, 0,100u)    }
L_U3_L2         U3_N17097746 U3_N17097673  2nH  
D_U3_D4         U3_N17057423 U3_N17076220 D_D1 
V_U3_V7         U3_N17057711 U3_N17066126 6.5
R_U3_R4         U3_N17078448 U3_N17078421  10 TC=0,0 
R_U3_R21         U3_N170977131 U3_N17097687  0.1 TC=0,0 
C_U3_Cgs1         U3_N17057423 U3_N17076218  100p  TC=0,0 
C_U3_C3         U3_N17078421 0  1n  TC=0,0 
D_U3_D5         U3_N17097687 U3_N17097525 D_D1 
V_U3_V1         0 U3_N170977131 0.6
D_U3_D3         U3_GATE U3_N17057711 D_D1 
E_U3_ABM16         U3_N17078484 0 VALUE { IF(V(U3_N17078454)>0.5, 1, 0)    }
X_U2_U8         RAMP_CNTRL U2_N16767072 DVDT_OVER COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
E_U2_ABM3         U2_DEVSLP_TH 0 VALUE { IF ( V(LOW_CUR_MODE) < 0.5, 1.85,
+  0.96)    }
X_U2_S1    DVDT_DISCH 0 DVDT 0 dV_by_dT_U2_S1 
V_U2_V8         U2_N16767072 VIN 3V
D_U2_D1         DVDT U2_N14572609 D_D1 
I_U2_Idevslp         U2_N14572565 0 DC 1uA  
I_U2_Idvdt         U2_N14572609 DVDT DC 1uA  
X_U2_U7         U2_N14572565 U2_DEVSLP_TH LOW_CUR_MODE COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
V_U2_V1         U2_N14572609 0 2.88
G_U2_G1         DEVSLP 0 LOW_CUR_MODE 0 1u
E_U2_E4         U2_N14572565 0 DEVSLP 0 1
C_U2_Cdvdt         DVDT 0  1p  
E_U2_E1         RAMP_CNTRL 0 DVDT 0 11.9
.ENDS TPS25940A_TRANS
*$
.subckt PGOOD_U8_S1 1 2 3 4  
S_U8_S1         3 4 1 2 _U8_S1
RS_U8_S1         1 2 1G
.MODEL         _U8_S1 VSWITCH Roff=1E9 Ron=20 Voff=0.2 Von=0.8
.ends PGOOD_U8_S1
*$
.subckt ILIM_U4_H1 1 2 3 4  
H_U4_H1         3 4 VH_U4_H1 1
VH_U4_H1         1 2 0V
.ends ILIM_U4_H1
*$
.subckt ILIM_U4_S1 1 2 3 4  
S_U4_S1         3 4 1 2 _U4_S1
RS_U4_S1         1 2 1G
.MODEL         _U4_S1 VSWITCH Roff=1e6 Ron=1.0 Voff=0.1V Von=0.9
.ends ILIM_U4_S1
*$
.subckt FLTb_U9_S1 1 2 3 4  
S_U9_S1         3 4 1 2 _U9_S1
RS_U9_S1         1 2 1G
.MODEL         _U9_S1 VSWITCH Roff=1e7 Ron=4 Voff=0.2 Von=0.8
.ends FLTb_U9_S1
*$
.subckt MOS_U3_S2 1 2 3 4  
S_U3_S2         3 4 1 2 _U3_S2
RS_U3_S2         1 2 1G
.MODEL         _U3_S2 VSWITCH Roff=100E6 Ron=21m Voff=0.2 Von=0.8
.ends MOS_U3_S2
*$
.subckt Thermal_Fault_U3_U1_S1 1 2 3 4  
S_U3_U1_S1         3 4 1 2 _U3_U1_S1
RS_U3_U1_S1         1 2 1G
.MODEL         _U3_U1_S1 VSWITCH Roff=100e6 Ron=1.0 Voff=0.8 Von=0.2
.ends Thermal_Fault_U3_U1_S1
*$
.subckt Thermal_Fault_U3_U1_S3 1 2 3 4  
S_U3_U1_S3         3 4 1 2 _U3_U1_S3
RS_U3_U1_S3         1 2 1G
.MODEL         _U3_U1_S3 VSWITCH Roff=1E12 Ron=1 Voff=0.51V Von=0.5
.ends Thermal_Fault_U3_U1_S3
*$
.subckt MOS_U3_S5 1 2 3 4  
S_U3_S5         3 4 1 2 _U3_S5
RS_U3_S5         1 2 1G
.MODEL         _U3_S5 VSWITCH Roff=1E9 Ron=1 Voff=0.8 Von=0.2
.ends MOS_U3_S5
*$
.subckt MOS_U3_S6 1 2 3 4  
S_U3_S6         3 4 1 2 _U3_S6
RS_U3_S6         1 2 1G
.MODEL         _U3_S6 VSWITCH Roff=1E6 Ron=1u Voff=0.2 Von=0.8
.ends MOS_U3_S6
*$
.subckt MOS_U3_H1 1 2 3 4  
H_U3_H1         3 4 VH_U3_H1 1
VH_U3_H1         1 2 0V
.ends MOS_U3_H1
*$
.subckt dV_by_dT_U2_S1 1 2 3 4  
S_U2_S1         3 4 1 2 _U2_S1
RS_U2_S1         1 2 1G
.MODEL         _U2_S1 VSWITCH Roff=16 Ron=1e9 Voff=0.2 Von=0.8
.ends dV_by_dT_U2_S1
**************************BASIC COMPONENTS******************************
*$
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND2_BASIC_GEN
*$
.SUBCKT AND4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH} &
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND4_BASIC_GEN
*$
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS INV_BASIC_GEN
*$
.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR2_BASIC_GEN
*$
**Reset has higher priority in this latch
.SUBCKT SRLATCHRHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(S)>{VTHRESH},5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
Cdummy1 Q 0 1n 
Cdummy2 QB 0 1n
.IC V(Qint) {VSS}
.ENDS SRLATCHRHP_BASIC_GEN
*$
.SUBCKT INV_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS INV_DELAY_BASIC_GEN
*$
.MODEL D_D1 D( IS=1e-15 TT=10p Rs=0.05 N=.1  )
*$
.SUBCKT BUF_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS BUF_DELAY_BASIC_GEN
*$
.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS BUF_BASIC_GEN
*$
.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
E_ABM Yint 0 VALUE {IF (V(INP) > 
+ V(INM), {VDD},{VSS})}
R1 Yint Y 1
C1 Y 0 1n
.ENDS COMP_BASIC_GEN
*$
.MODEL NMOS01_TPS25944A NMOS (VTO = 1.7 KP = 12.53 LAMBDA = 0.001)
*$
.SUBCKT NAND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND2_BASIC_GEN
*$
.SUBCKT ONE_SHOT IN OUT
+ PARAMs:  T=100
S_S1         MEAS 0 RESET2 0 S1
E_ABM1         CH 0 VALUE { if( V(IN)>0.5 | V(OUT)>0.5,1,0)    }
R_R2         RESET2 RESET  0.1  
E_ABM3         OUT 0 VALUE { if( V(MEAS)<0.5 & V(CH)>0.5,1,0)    }
R_R1         MEAS CH  {T} 
C_C2         0 RESET2  1.4427n  
C_C1         0 MEAS  1.4427n  
E_ABM2         RESET 0 VALUE { if(V(CH)<0.5,1,0)    }
.MODEL         S1 VSWITCH Roff=1e9 Ron=1.0 Voff=0.25V Von=0.75V
.ENDS ONE_SHOT
*$
.SUBCKT AND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND3_BASIC_GEN
*$
**Set has higher priority in this latch
.SUBCKT SRLATCHSHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(S) > {VTHRESH},5,IF(V(R)>{VTHRESH},-5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
Cdummy1 Q 0 1n 
Cdummy2 QB 0 1n 
.IC V(Qint) {VSS}
.ENDS SRLATCHSHP_BASIC_GEN
*$
.SUBCKT D_MODE 1 2
D1 1 2 DD1
.MODEL DD1 D (IS = 1e-5 Rs = 10m N = 2.317)
*The DC characteristics of the diode are determined by the parameters IS, N & RS
.ENDS D_MODE
*$
.SUBCKT FALLING_ONESHOT IN OUT PARAMS: PULSE=100n VDD=1 VSS=0 VTHRESH=0.5
R_R1         IN INT  {PULSE/(0.693 * 1E-9)}  
X_U1         IN_B INT OUT AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH=
+ {VTHRESH}
C_C1         0 INT  1n  
D_D1         IN INT DD 
X_U3         IN IN_B INV_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH=
+ {VTHRESH}
*** Switch added to remove any glitches
S_S1 OUT 0 IN 0 S1
.MODEL         S1 VSWITCH Roff=100e6 Ron=1e-3 Voff=0.45V Von=0.55V
.MODEL DD D( IS=1F N=0.01 TT = 10p )
.ENDS FALLING_ONESHOT
*$