/* Generated by Yosys 0.18+10 (git sha1 131a935a1, gcc 11.2.0 -fPIC -Os) */

module add__a_to_output(out);
  output out;
  (* src = "/nfs_scratch/scratch/FV/ayyaz/Jira_Testcase/EDA-1249/smaller_test_case/results_dir/.././rtl/add__a_to_output.v:1" *)
  (* src = "/nfs_scratch/scratch/FV/ayyaz/Jira_Testcase/EDA-1249/smaller_test_case/results_dir/.././rtl/add__a_to_output.v:1" *)
  wire out;
  assign out = 1'h1;
endmodule
