0.7
2020.2
Oct 13 2023
20:21:30
/home/iwolfs/Work/Projects/fpga_project/xilinx/xilinx-experiments/UART_TX_RX_VER/UART_TX_RX_VER.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
/home/iwolfs/Work/Projects/fpga_project/xilinx/xilinx-experiments/UART_TX_RX_VER/UART_TX_RX_VER.srcs/sim_1/new/UART_TB.v,1737909511,verilog,,,/home/iwolfs/Work/Projects/fpga_project/xilinx/xilinx-experiments/UART_TX_RX_VER/UART_TX_RX_VER.srcs/sources_1/new/UART_TX.v;/home/iwolfs/Work/Projects/fpga_project/xilinx/xilinx-experiments/UART_TX_RX_VER/UART_TX_RX_VER.srcs/sources_1/new/UART_RX.v,UART_TB,,,../../../../UART_TX_RX_VER.srcs/sources_1/new,,,,,
/home/iwolfs/Work/Projects/fpga_project/xilinx/xilinx-experiments/UART_TX_RX_VER/UART_TX_RX_VER.srcs/sources_1/new/UART_RX.v,1737913309,verilog,,/home/iwolfs/Work/Projects/fpga_project/xilinx/xilinx-experiments/UART_TX_RX_VER/UART_TX_RX_VER.srcs/sources_1/new/top.v,,UART_RX,,,../../../../UART_TX_RX_VER.srcs/sources_1/new,,,,,
/home/iwolfs/Work/Projects/fpga_project/xilinx/xilinx-experiments/UART_TX_RX_VER/UART_TX_RX_VER.srcs/sources_1/new/UART_TX.v,1737923709,verilog,,/home/iwolfs/Work/Projects/fpga_project/xilinx/xilinx-experiments/UART_TX_RX_VER/UART_TX_RX_VER.srcs/sources_1/new/UART_RX.v,,UART_TX,,,../../../../UART_TX_RX_VER.srcs/sources_1/new,,,,,
/home/iwolfs/Work/Projects/fpga_project/xilinx/xilinx-experiments/UART_TX_RX_VER/UART_TX_RX_VER.srcs/sources_1/new/top.v,1737925606,verilog,,,,top,,,../../../../UART_TX_RX_VER.srcs/sources_1/new,,,,,
