<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <meta http-equiv="X-UA-Compatible" content="IE=edge,chrome=1" />
    <meta name="viewport" content="width=device-width, initial-scale=1" />
    <title>James Routley | Feed</title>
    <link
      rel="stylesheet"
      type="text/css"
      href="../styles.css"
      media="screen"
    />
  </head>
  <body>
    <a href="/index.html">Back</a>
    <a href="https://groups.google.com/a/groups.riscv.org/g/isa-dev/c/aTgHkmkPXrw">Original</a>
    <h1>RISC-V Public review for standard extensions Zc</h1>
    
    <div id="readability-page-1" class="page"><div jsname="yjbGtf" aria-labelledby="i4" role="region"><div dir="ltr"><p><span><p dir="ltr"><span>We are delighted to announce the start of the public review period for the following proposed standard extensions to the RISC-V ISA:</span><br/></p><p>Zca - instructions in the C extension that do not include the floating-point loads and stores.</p></span></p><p>Zcf - the existing set of compressed single precision floating point loads and stores: c.flw, c.flwsp, c.fsw, c.fswsp.</p><p>Zcd - existing set of compressed double precision floating point loads and stores: c.fld, c.fldsp, c.fsd, c.fsdsp.</p><p>Zcb - simple code-size saving instructions which are easy to implement on all CPUs</p><p>Zcmp - a set of instructions which may be executed as a series of existing 32-bit RISC-V instructions (push/pop and double move)</p><p>Zcmt - adds the table jump instructions and also adds the JVT CSR</p><div><p dir="ltr"><span>The review period begins today, 12th October 2022 and ends on 26th November 2022 (inclusive).</span></p></div><p>-- </p></div>
</div></div>
  </body>
</html>
