Warnings in file C:\Users\Lee Chang Zheng\Documents\GitHub\50.002-Computation-Structures-1D-Project\Game\stateintegration\source\reg_files.luc:
    Line 34, Column 6 : "p2_buttonPress" was never used
    Line 33, Column 6 : "p1_buttonPress" was never used
Warnings in file C:\Users\Lee Chang Zheng\Documents\GitHub\50.002-Computation-Structures-1D-Project\Game\stateintegration\source\variable_counter.luc:
    Line 38, Column 12 : The signal "random_number.num" is wider than "debug" and the most significant bits will be dropped
Warnings in file C:\Users\Lee Chang Zheng\Documents\GitHub\50.002-Computation-Structures-1D-Project\Game\stateintegration\source\fsm_auto.luc:
    Line 182, Column 17 : The signal "data[0]" is wider than "debug.char" and the most significant bits will be dropped
    Line 24, Column 4 : "rng16" was never used
    Line 32, Column 4 : "first_col" was never used
    Line 75, Column 6 : "vc" was never used
    Line 78, Column 6 : "main_dctr" was never used
    Line 82, Column 6 : "main_timer" was never used
    Line 83, Column 6 : "p1_col1" was never used
    Line 84, Column 6 : "p1_col2" was never used
    Line 85, Column 6 : "p1_col3" was never used
    Line 86, Column 6 : "p1_col4" was never used
    Line 143, Column 2 : "debug" was never used
Warnings in file C:\Users\Lee Chang Zheng\Documents\GitHub\50.002-Computation-Structures-1D-Project\Game\stateintegration\source\beta.luc:
    Line 36, Column 4 : "game_timer_detector" was never used
    Line 35, Column 4 : "edge_detector_variableCounter" was never used
Warnings in file C:\Users\Lee Chang Zheng\Documents\GitHub\50.002-Computation-Structures-1D-Project\Game\stateintegration\source\au_top.luc:
    Line 12, Column 4 : "io_dip" was never used
Starting Vivado...

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source {C:\Users\Lee Chang Zheng\Documents\GitHub\50.002-Computation-Structures-1D-Project\Game\stateintegration\work\project.tcl}
# set projDir "C:/Users/Lee\ Chang\ Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/vivado"
# set projName "stateintegration"
# set topName top
# set device xc7a35tftg256-1
# if {[file exists "$projDir/$projName"]} { file delete -force "$projDir/$projName" }
# create_project $projName "$projDir/$projName" -part $device
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/vivado/stateintegration'
# set_property design_mode RTL [get_filesets sources_1]
# set verilogSources [list "C:/Users/Lee\ Chang\ Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/verilog/au_top_0.v" "C:/Users/Lee\ Chang\ Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/verilog/reset_conditioner_1.v" "C:/Users/Lee\ Chang\ Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/verilog/button_conditioner_2.v" "C:/Users/Lee\ Chang\ Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/verilog/edge_detector_3.v" "C:/Users/Lee\ Chang\ Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/verilog/counter_4.v" "C:/Users/Lee\ Chang\ Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/verilog/pn_gen_5.v" "C:/Users/Lee\ Chang\ Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/verilog/beta_6.v" "C:/Users/Lee\ Chang\ Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/verilog/pipeline_7.v" "C:/Users/Lee\ Chang\ Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/verilog/alu16_8.v" "C:/Users/Lee\ Chang\ Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/verilog/look_up_table_9.v" "C:/Users/Lee\ Chang\ Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/verilog/fsm_auto_10.v" "C:/Users/Lee\ Chang\ Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/verilog/reg_files_11.v" "C:/Users/Lee\ Chang\ Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/verilog/variable_counter_12.v" "C:/Users/Lee\ Chang\ Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/verilog/counter_13.v" "C:/Users/Lee\ Chang\ Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/verilog/adder_14.v" "C:/Users/Lee\ Chang\ Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/verilog/boolean_15.v" "C:/Users/Lee\ Chang\ Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/verilog/shift_16.v" "C:/Users/Lee\ Chang\ Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/verilog/compare_17.v" "C:/Users/Lee\ Chang\ Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/verilog/multiplier_18.v" "C:/Users/Lee\ Chang\ Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/verilog/multi_seven_seg_19.v" "C:/Users/Lee\ Chang\ Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/verilog/multi_dec_ctr_20.v" "C:/Users/Lee\ Chang\ Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/verilog/decimal_counter_5_21.v" "C:/Users/Lee\ Chang\ Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/verilog/seven_seg_22.v" "C:/Users/Lee\ Chang\ Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/verilog/edge_detector_23.v" "C:/Users/Lee\ Chang\ Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/verilog/counter_24.v" "C:/Users/Lee\ Chang\ Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/verilog/counter_25.v" "C:/Users/Lee\ Chang\ Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/verilog/decoder_26.v" "C:/Users/Lee\ Chang\ Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/verilog/decimal_counter_27.v" "C:/Users/Lee\ Chang\ Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/verilog/decimal_counter_28.v" "C:/Users/Lee\ Chang\ Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/verilog/decimal_counter_29.v" ]
# import_files -fileset [get_filesets sources_1] -force -norecurse $verilogSources
# set xdcSources [list "C:/Users/Lee\ Chang\ Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/constraint/alchitry.xdc" "C:/Users/Lee\ Chang\ Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/constraint/io.xdc" "C:/Program\ Files/Alchitry/Alchitry\ Labs/library/components/au.xdc" ]
# read_xdc $xdcSources
# set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
# update_compile_order -fileset sources_1
# launch_runs -runs synth_1 -jobs 12

[Sat Apr 16 19:27:05 2022] Launched synth_1...
Run output will be captured here: C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/vivado/stateintegration/stateintegration.runs/synth_1/runme.log
# wait_on_run synth_1
[Sat Apr 16 19:27:05 2022] Waiting for synth_1 to finish...

*** Running vivado
    with args -log au_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1340
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1001.324 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_1' [C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_1' (1#1) [C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_2' [C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/button_conditioner_2.v:13]
	Parameter CLK_FREQ bound to: 26'b10111110101111000010000000 
	Parameter MIN_DELAY bound to: 5'b10100 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pipeline_7' [C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/pipeline_7.v:11]
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_7' (2#1) [C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/pipeline_7.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_2' (3#1) [C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/button_conditioner_2.v:13]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_3' [C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/edge_detector_3.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_3' (4#1) [C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/edge_detector_3.v:12]
INFO: [Synth 8-6157] synthesizing module 'counter_4' [C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/counter_4.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b11010 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 27'b011111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_4' (5#1) [C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/counter_4.v:14]
INFO: [Synth 8-6157] synthesizing module 'pn_gen_5' [C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/pn_gen_5.v:11]
	Parameter SEED bound to: 128'b10000100001100100011001101010010001110100110000100111001011001100100001000111011011000100010010101100010010110010010110001100010 
INFO: [Synth 8-6155] done synthesizing module 'pn_gen_5' (6#1) [C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/pn_gen_5.v:11]
INFO: [Synth 8-6157] synthesizing module 'beta_6' [C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/beta_6.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu16_8' [C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/alu16_8.v:7]
INFO: [Synth 8-6157] synthesizing module 'adder_14' [C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/adder_14.v:7]
INFO: [Synth 8-6155] done synthesizing module 'adder_14' (7#1) [C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/adder_14.v:7]
INFO: [Synth 8-6157] synthesizing module 'boolean_15' [C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/boolean_15.v:7]
INFO: [Synth 8-6155] done synthesizing module 'boolean_15' (8#1) [C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/boolean_15.v:7]
INFO: [Synth 8-6157] synthesizing module 'shift_16' [C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/shift_16.v:7]
INFO: [Synth 8-6155] done synthesizing module 'shift_16' (9#1) [C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/shift_16.v:7]
INFO: [Synth 8-6157] synthesizing module 'compare_17' [C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/compare_17.v:7]
INFO: [Synth 8-6155] done synthesizing module 'compare_17' (10#1) [C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/compare_17.v:7]
INFO: [Synth 8-6157] synthesizing module 'multiplier_18' [C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/multiplier_18.v:7]
INFO: [Synth 8-6155] done synthesizing module 'multiplier_18' (11#1) [C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/multiplier_18.v:7]
INFO: [Synth 8-6155] done synthesizing module 'alu16_8' (12#1) [C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/alu16_8.v:7]
INFO: [Synth 8-6157] synthesizing module 'look_up_table_9' [C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/look_up_table_9.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/look_up_table_9.v:16]
INFO: [Synth 8-6155] done synthesizing module 'look_up_table_9' (13#1) [C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/look_up_table_9.v:7]
INFO: [Synth 8-6157] synthesizing module 'fsm_auto_10' [C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/fsm_auto_10.v:7]
	Parameter IDLE_1_states bound to: 6'b000000 
	Parameter START_states bound to: 6'b000001 
	Parameter START_COUNTDOWN_states bound to: 6'b000010 
	Parameter SET_MAIN_TIMER_60_states bound to: 6'b000011 
	Parameter DECREASE_GAMETIMER_states bound to: 6'b000100 
	Parameter MINITIMER_SET_5_states bound to: 6'b000101 
	Parameter MINITIMER_SET_2_states bound to: 6'b000110 
	Parameter DECREASE_MINITIMER_states bound to: 6'b000111 
	Parameter INCREMENT_P1_SCORE_states bound to: 6'b001000 
	Parameter INCREMENT_P2_SCORE_states bound to: 6'b001001 
	Parameter GEN_LED_SEQUENCEP11_states bound to: 6'b001010 
	Parameter GEN_LED_SEQUENCEP12_states bound to: 6'b001011 
	Parameter GEN_LED_SEQUENCEP13_states bound to: 6'b001100 
	Parameter GEN_LED_SEQUENCEP14_states bound to: 6'b001101 
	Parameter IDLE_2_states bound to: 6'b001110 
	Parameter SET_TIMER_states bound to: 6'b001111 
	Parameter DEC_TIMER_states bound to: 6'b010000 
	Parameter CHECK_TIMER_states bound to: 6'b010001 
	Parameter SHR_P1_B1_states bound to: 6'b010010 
	Parameter SHR_P1_B2_states bound to: 6'b010011 
	Parameter SHR_P1_B3_states bound to: 6'b010100 
	Parameter SHR_P1_B4_states bound to: 6'b010101 
	Parameter SHR_P2_B1_states bound to: 6'b010110 
	Parameter SHR_P2_B2_states bound to: 6'b010111 
	Parameter SHR_P2_B3_states bound to: 6'b011000 
	Parameter SHR_P2_B4_states bound to: 6'b011001 
	Parameter INVALID1_states bound to: 6'b011010 
	Parameter INVALID2_states bound to: 6'b011011 
	Parameter INVALID3_states bound to: 6'b011100 
	Parameter INVALID4_states bound to: 6'b011101 
	Parameter PRINT_INV_states bound to: 6'b011110 
	Parameter SET_P1_B1_0_states bound to: 6'b011111 
	Parameter SET_P1_B2_0_states bound to: 6'b100000 
	Parameter SET_P1_B3_0_states bound to: 6'b100001 
	Parameter SET_P1_B4_0_states bound to: 6'b100010 
	Parameter SET_P2_B1_0_states bound to: 6'b100011 
	Parameter SET_P2_B2_0_states bound to: 6'b100100 
	Parameter SET_P2_B3_0_states bound to: 6'b100101 
	Parameter SET_P2_B4_0_states bound to: 6'b100110 
	Parameter CHECK_WIN_P1_states bound to: 6'b100111 
	Parameter LOSE_P1_states bound to: 6'b101000 
	Parameter START_TIMER_states bound to: 6'b101001 
	Parameter CHECK_WIN_P2_states bound to: 6'b101010 
	Parameter BRANCH_TIMER_states bound to: 6'b101011 
	Parameter LOSE_P2_states bound to: 6'b101100 
	Parameter CHECK_WIN_states bound to: 6'b101101 
INFO: [Synth 8-6157] synthesizing module 'variable_counter_12' [C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/variable_counter_12.v:11]
	Parameter SEED bound to: 128'b10000100001100100011001101010010001110100110000100111001011001100100001000111011011000100010010101100010010110010010110001100010 
INFO: [Synth 8-6157] synthesizing module 'edge_detector_23' [C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/edge_detector_23.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_23' (14#1) [C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/edge_detector_23.v:12]
INFO: [Synth 8-6157] synthesizing module 'counter_24' [C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/counter_24.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b10101 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 22'b0111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_24' (15#1) [C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/counter_24.v:14]
WARNING: [Synth 8-151] case item 4'b1000 is unreachable [C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/variable_counter_12.v:100]
WARNING: [Synth 8-151] case item 4'b1001 is unreachable [C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/variable_counter_12.v:103]
WARNING: [Synth 8-151] case item 4'b1010 is unreachable [C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/variable_counter_12.v:106]
WARNING: [Synth 8-151] case item 4'b1011 is unreachable [C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/variable_counter_12.v:109]
WARNING: [Synth 8-151] case item 4'b1100 is unreachable [C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/variable_counter_12.v:112]
WARNING: [Synth 8-151] case item 4'b1101 is unreachable [C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/variable_counter_12.v:115]
WARNING: [Synth 8-151] case item 4'b1110 is unreachable [C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/variable_counter_12.v:118]
WARNING: [Synth 8-151] case item 4'b1111 is unreachable [C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/variable_counter_12.v:121]
INFO: [Synth 8-6155] done synthesizing module 'variable_counter_12' (16#1) [C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/variable_counter_12.v:11]
INFO: [Synth 8-6157] synthesizing module 'multi_seven_seg_19' [C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/multi_seven_seg_19.v:12]
	Parameter DIGITS bound to: 2'b10 
	Parameter DIV bound to: 5'b10000 
	Parameter DIGIT_BITS bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'counter_25' [C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/counter_25.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b10000 
	Parameter TOP bound to: 3'b001 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 19'b0011111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_25' (17#1) [C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/counter_25.v:14]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_22' [C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/seven_seg_22.v:7]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_22' (18#1) [C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/seven_seg_22.v:7]
INFO: [Synth 8-6157] synthesizing module 'decoder_26' [C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/decoder_26.v:11]
	Parameter WIDTH bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'decoder_26' (19#1) [C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/decoder_26.v:11]
INFO: [Synth 8-6155] done synthesizing module 'multi_seven_seg_19' (20#1) [C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/multi_seven_seg_19.v:12]
INFO: [Synth 8-6157] synthesizing module 'multi_dec_ctr_20' [C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/multi_dec_ctr_20.v:11]
	Parameter DIGITS bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'decimal_counter_27' [C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/decimal_counter_27.v:11]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'decimal_counter_27' (21#1) [C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/decimal_counter_27.v:11]
INFO: [Synth 8-6157] synthesizing module 'decimal_counter_28' [C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/decimal_counter_28.v:11]
	Parameter INIT bound to: 3'b110 
INFO: [Synth 8-6155] done synthesizing module 'decimal_counter_28' (22#1) [C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/decimal_counter_28.v:11]
INFO: [Synth 8-6157] synthesizing module 'decimal_counter_29' [C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/decimal_counter_29.v:11]
	Parameter INIT bound to: 3'b101 
INFO: [Synth 8-6155] done synthesizing module 'decimal_counter_29' (23#1) [C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/decimal_counter_29.v:11]
INFO: [Synth 8-6155] done synthesizing module 'multi_dec_ctr_20' (24#1) [C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/multi_dec_ctr_20.v:11]
INFO: [Synth 8-6157] synthesizing module 'decimal_counter_5_21' [C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/decimal_counter_5_21.v:11]
	Parameter INIT bound to: 3'b101 
INFO: [Synth 8-6155] done synthesizing module 'decimal_counter_5_21' (25#1) [C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/decimal_counter_5_21.v:11]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/fsm_auto_10.v:185]
INFO: [Synth 8-6155] done synthesizing module 'fsm_auto_10' (26#1) [C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/fsm_auto_10.v:7]
INFO: [Synth 8-6157] synthesizing module 'reg_files_11' [C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/reg_files_11.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/reg_files_11.v:58]
INFO: [Synth 8-6155] done synthesizing module 'reg_files_11' (27#1) [C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/reg_files_11.v:7]
INFO: [Synth 8-6157] synthesizing module 'counter_13' [C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/counter_13.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b11001 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 26'b01111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_13' (28#1) [C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/counter_13.v:14]
INFO: [Synth 8-226] default block is never used [C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/beta_6.v:187]
INFO: [Synth 8-226] default block is never used [C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/beta_6.v:205]
INFO: [Synth 8-6155] done synthesizing module 'beta_6' (29#1) [C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/beta_6.v:7]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (30#1) [C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/au_top_0.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1001.324 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1001.324 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1001.324 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1001.324 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/constraint/io.xdc]
Finished Parsing XDC File [C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/constraint/io.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/constraint/io.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Finished Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1001.324 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1001.324 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1001.324 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1001.324 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1001.324 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'M_states_q_reg' in module 'fsm_auto_10'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           IDLE_1_states |                            00000 |                           000000
      START_TIMER_states |                            00001 |                           101001
GEN_LED_SEQUENCEP11_states |                            00010 |                           001010
GEN_LED_SEQUENCEP12_states |                            00011 |                           001011
GEN_LED_SEQUENCEP13_states |                            00100 |                           001100
GEN_LED_SEQUENCEP14_states |                            00101 |                           001101
           IDLE_2_states |                            00110 |                           001110
        CHECK_WIN_states |                            00111 |                           101101
        DEC_TIMER_states |                            01000 |                           010000
        SHR_P1_B4_states |                            01001 |                           010101
        SHR_P1_B3_states |                            01010 |                           010100
        SHR_P1_B2_states |                            01011 |                           010011
        SHR_P1_B1_states |                            01100 |                           010010
     CHECK_WIN_P1_states |                            01101 |                           100111
INCREMENT_P1_SCORE_states |                            01110 |                           001000
         INVALID1_states |                            01111 |                           011010
         INVALID2_states |                            10000 |                           011011
         INVALID3_states |                            10001 |                           011100
         INVALID4_states |                            10010 |                           011101
        PRINT_INV_states |                            10011 |                           011110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_states_q_reg' using encoding 'sequential' in module 'fsm_auto_10'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1001.324 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'start_button' (button_conditioner_2) to 'p1_button4'
INFO: [Synth 8-223] decloning instance 'edge_start_button' (edge_detector_3) to 'edge_p1_button4'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   17 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 5     
+---XORs : 
	   2 Input     32 Bit         XORs := 6     
	   4 Input     32 Bit         XORs := 3     
	   2 Input     16 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 12    
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 18    
	                4 Bit    Registers := 6     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 3     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 7     
	   5 Input   16 Bit        Muxes := 2     
	   4 Input   16 Bit        Muxes := 5     
	   3 Input   16 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	  20 Input    6 Bit        Muxes := 1     
	  32 Input    5 Bit        Muxes := 1     
	  16 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 11    
	  20 Input    4 Bit        Muxes := 3     
	  20 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 17    
	   4 Input    1 Bit        Muxes := 3     
	  20 Input    1 Bit        Muxes := 4     
	  15 Input    1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mul/out0, operation Mode is: A*B.
DSP Report: operator mul/out0 is absorbed into DSP mul/out0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1001.324 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|multiplier_18 | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1001.324 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1027.055 ; gain = 25.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1037.137 ; gain = 35.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1037.137 ; gain = 35.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1037.137 ; gain = 35.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1037.137 ; gain = 35.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1037.137 ; gain = 35.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1037.137 ; gain = 35.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1037.137 ; gain = 35.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    31|
|3     |LUT1   |    14|
|4     |LUT2   |    18|
|5     |LUT3   |    25|
|6     |LUT4   |    94|
|7     |LUT5   |    65|
|8     |LUT6   |   108|
|9     |FDRE   |   294|
|10    |FDSE   |    65|
|11    |IBUF   |     7|
|12    |OBUF   |    53|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1037.137 ; gain = 35.812
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:42 ; elapsed = 00:00:52 . Memory (MB): peak = 1037.137 ; gain = 35.812
Synthesis Optimization Complete : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1037.137 ; gain = 35.812
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1039.961 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1039.961 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
85 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:02 ; elapsed = 00:01:05 . Memory (MB): peak = 1039.961 ; gain = 38.637
INFO: [Common 17-1381] The checkpoint 'C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/vivado/stateintegration/stateintegration.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Apr 16 19:28:19 2022...
[Sat Apr 16 19:28:21 2022] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:01:16 . Memory (MB): peak = 1009.270 ; gain = 0.000
# launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sat Apr 16 19:28:21 2022] Launched impl_1...
Run output will be captured here: C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/vivado/stateintegration/stateintegration.runs/impl_1/runme.log
# wait_on_run impl_1
[Sat Apr 16 19:28:21 2022] Waiting for impl_1 to finish...


*** Running vivado
    with args -log au_top_0.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source au_top_0.tcl -notrace



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: link_design -top au_top_0 -part xc7a35tftg256-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tftg256-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1000.465 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/constraint/alchitry.xdc]
Parsing XDC File [C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/constraint/io.xdc]
Finished Parsing XDC File [C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/constraint/io.xdc]
Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Finished Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1000.465 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1000.465 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.786 . Memory (MB): peak = 1000.465 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 163f3d18b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1244.309 ; gain = 243.844

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 163f3d18b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1454.801 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1de5743e3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1454.801 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1f81a455a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1454.801 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 12 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1f81a455a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1454.801 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1f81a455a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1454.801 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1ec63bc48

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1454.801 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |              12  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1454.801 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 234653b8a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 1454.801 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 234653b8a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1454.801 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 234653b8a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1454.801 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1454.801 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 234653b8a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1454.801 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1454.801 ; gain = 454.336
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1454.801 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/vivado/stateintegration/stateintegration.runs/impl_1/au_top_0_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
Command: report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/vivado/stateintegration/stateintegration.runs/impl_1/au_top_0_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1497.957 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 15a909614

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1497.957 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1497.957 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1549932d5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.249 . Memory (MB): peak = 1497.957 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 193ef3dd0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.388 . Memory (MB): peak = 1497.957 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 193ef3dd0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.390 . Memory (MB): peak = 1497.957 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 193ef3dd0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.393 . Memory (MB): peak = 1497.957 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 21aa2466e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.478 . Memory (MB): peak = 1497.957 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 199e04302

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.531 . Memory (MB): peak = 1497.957 ; gain = 0.000

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 49 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 16 nets or cells. Created 0 new cell, deleted 16 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1497.957 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             16  |                    16  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             16  |                    16  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 180888505

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1497.957 ; gain = 0.000
Phase 2.3 Global Placement Core | Checksum: 224b3d36e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1497.957 ; gain = 0.000
Phase 2 Global Placement | Checksum: 224b3d36e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1497.957 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16a42525f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1497.957 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 16044c72a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1497.957 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 202f11aec

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1497.957 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1fdc1c66a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1497.957 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1cc098937

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1497.957 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1b38ae2fd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1497.957 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 203a43767

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1497.957 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 203a43767

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1497.957 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: cc668684

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.034 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 13d764cd9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1497.957 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 18a476db6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1497.957 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: cc668684

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1497.957 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.529. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1497.957 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1d19c9a0f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1497.957 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d19c9a0f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1497.957 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1d19c9a0f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1497.957 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1d19c9a0f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1497.957 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1497.957 ; gain = 0.000

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1497.957 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ef89bdd5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1497.957 ; gain = 0.000
Ending Placer Task | Checksum: 135f4ec49

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1497.957 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 1497.957 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/vivado/stateintegration/stateintegration.runs/impl_1/au_top_0_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file au_top_0_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1497.957 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_placed.rpt -pb au_top_0_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1497.957 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 1497.957 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/vivado/stateintegration/stateintegration.runs/impl_1/au_top_0_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: d059df64 ConstDB: 0 ShapeSum: 659b0ce5 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 103e1fcc3

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1593.938 ; gain = 85.023
Post Restoration Checksum: NetGraph: fd4c04f9 NumContArr: 695f7ca Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 103e1fcc3

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1593.938 ; gain = 85.023

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 103e1fcc3

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1599.949 ; gain = 91.035

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 103e1fcc3

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1599.949 ; gain = 91.035
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: b6d00826

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1605.473 ; gain = 96.559
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.630  | TNS=0.000  | WHS=-0.132 | THS=-7.083 |

Phase 2 Router Initialization | Checksum: bb299314

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1605.473 ; gain = 96.559

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 678
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 678
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: bb299314

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1607.523 ; gain = 98.609
Phase 3 Initial Routing | Checksum: 10a9f9cf6

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1607.523 ; gain = 98.609

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 214
 Number of Nodes with overlaps = 135
 Number of Nodes with overlaps = 76
 Number of Nodes with overlaps = 53
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.221  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1adfe93aa

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1607.523 ; gain = 98.609
Phase 4 Rip-up And Reroute | Checksum: 1adfe93aa

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1607.523 ; gain = 98.609

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1adfe93aa

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1607.523 ; gain = 98.609

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1adfe93aa

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1607.523 ; gain = 98.609
Phase 5 Delay and Skew Optimization | Checksum: 1adfe93aa

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1607.523 ; gain = 98.609

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 15371c0a1

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1607.523 ; gain = 98.609
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.301  | TNS=0.000  | WHS=0.129  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 15371c0a1

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1607.523 ; gain = 98.609
Phase 6 Post Hold Fix | Checksum: 15371c0a1

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1607.523 ; gain = 98.609

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.181934 %
  Global Horizontal Routing Utilization  = 0.191827 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 22260a862

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1607.523 ; gain = 98.609

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 22260a862

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1608.176 ; gain = 99.262

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 21e9cff1f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1608.176 ; gain = 99.262

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.301  | TNS=0.000  | WHS=0.129  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 21e9cff1f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1608.176 ; gain = 99.262
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1608.176 ; gain = 99.262

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1608.176 ; gain = 110.219
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 1618.039 ; gain = 9.863
INFO: [Common 17-1381] The checkpoint 'C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/vivado/stateintegration/stateintegration.runs/impl_1/au_top_0_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
Command: report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/vivado/stateintegration/stateintegration.runs/impl_1/au_top_0_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
Command: report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Lee Chang Zheng/Documents/GitHub/50.002-Computation-Structures-1D-Project/Game/stateintegration/work/vivado/stateintegration/stateintegration.runs/impl_1/au_top_0_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
Command: report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
96 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file au_top_0_route_status.rpt -pb au_top_0_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file au_top_0_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file au_top_0_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file au_top_0_bus_skew_routed.rpt -pb au_top_0_bus_skew_routed.pb -rpx au_top_0_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force au_top_0.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 14707520 bits.
Writing bitstream ./au_top_0.bit...
Writing bitstream ./au_top_0.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
Access is denied.
Access is denied.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2086.488 ; gain = 431.508
INFO: [Common 17-206] Exiting Vivado at Sat Apr 16 19:29:24 2022...
[Sat Apr 16 19:29:27 2022] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:01:06 . Memory (MB): peak = 1009.270 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Apr 16 19:29:27 2022...
Vivado exited.

Finished building project.
