aag 2041 179 241 1 1621
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
42
44
46
48
50
52
54
56
58
60
62
64
66
68
70
72
74
76
78
80
82
84
86
88
90
92
94
96
98
100
102
104
106
108
110
112
114
116
118
120
122
124
126
128
130
132
134
136
138
140
142
144
146
148
150
152
154
156
158
160
162
164
166
168
170
172
174
176
178
180
182
184
186
188
190
192
194
196
198
200
202
204
206
208
210
212
214
216
218
220
222
224
226
228
230
232
234
236
238
240
242
244
246
248
250
252
254
256
258
260
262
264
266
268
270
272
274
276
278
280
282
284
286
288
290
292
294
296
298
300
302
304
306
308
310
312
314
316
318
320
322
324
326
328
330
332
334
336
338
340
342
344
346
348
350
352
354
356
358
360 1
362 895
364 903
366 911
368 919
370 927
372 935
374 943
376 951
378 963
380 971
382 979
384 987
386 995
388 1003
390 1011
392 1019
394 1027
396 1035
398 1043
400 1051
402 1059
404 1067
406 1075
408 1083
410 1091
412 1099
414 1107
416 1115
418 1123
420 1131
422 1139
424 1147
426 1155
428 1163
430 1171
432 1179
434 1187
436 1195
438 1203
440 1211
442 1219
444 1227
446 1235
448 1243
450 1251
452 1259
454 1267
456 1275
458 1299
460 1307
462 1315
464 1323
466 1331
468 1339
470 1347
472 1355
474 1363
476 1371
478 1379
480 1387
482 1395
484 1403
486 1411
488 1419
490 1427
492 1435
494 1443
496 1451
498 1459
500 1467
502 1475
504 1483
506 1569
508 1589
510 1596
512 1611
514 1619
516 1627
518 1635
520 1643
522 1651
524 1659
526 1667
528 1675
530 1683
532 1691
534 1699
536 1707
538 1715
540 1723
542 1731
544 1739
546 1747
548 1755
550 1763
552 1771
554 1779
556 1787
558 1795
560 1821
562 1831
564 1841
566 1851
568 1861
570 1871
572 1881
574 1891
576 30
578 18
580 1917
582 1927
584 1937
586 1947
588 1957
590 1967
592 1977
594 1987
596 2243
598 2255
600 2261
602 2267
604 2273
606 2279
608 2285
610 2291
612 2297
614 2303
616 2311
618 2319
620 2327
622 2335
624 2343
626 2351
628 2359
630 2367
632 3409
634 3429
636 3439
638 3447
640 3453
642 3459
644 3465
646 3471
648 3477
650 3483
652 3489
654 3495
656 3501
658 3507
660 3513
662 3519
664 3525
666 3531
668 3537
670 3543
672 3549
674 3555
676 3561
678 3567
680 3573
682 3579
684 3585
686 3591
688 3597
690 3603
692 3609
694 3615
696 3621
698 3627
700 3633
702 3639
704 3645
706 3651
708 3657
710 3663
712 3669
714 3675
716 3681
718 3687
720 3693
722 3699
724 3705
726 3711
728 3717
730 3723
732 3729
734 3735
736 24
738 3738
740 3748
742 3758
744 3766
746 3787
748 3793
750 3799
752 3805
754 3811
756 3817
758 3823
760 3829
762 3835
764 3841
766 3847
768 3853
770 3859
772 3865
774 3871
776 3877
778 3897
780 3903
782 3909
784 3915
786 3921
788 3927
790 3933
792 3939
794 3945
796 3951
798 3957
800 3963
802 3969
804 3975
806 3981
808 3987
810 3993
812 3999
814 4005
816 4011
818 4017
820 4023
822 4029
824 4035
826 4041
828 4047
830 4053
832 4059
834 4065
836 4071
838 4077
840 4083
849
842 339 337
844 843 340
846 744 360
848 847 845
850 337 335
852 850 339
854 852 341
856 247 245
858 856 249
860 858 250
862 860 253
864 862 255
866 864 257
868 866 259
870 868 854
872 4 3
874 872 7
876 874 9
878 876 11
880 878 13
882 880 15
884 882 17
886 884 870
888 886 18
890 362 360
892 890 887
894 893 889
896 886 20
898 364 360
900 898 887
902 901 897
904 886 22
906 366 360
908 906 887
910 909 905
912 886 24
914 368 360
916 914 887
918 917 913
920 886 26
922 370 360
924 922 887
926 925 921
928 886 28
930 372 360
932 930 887
934 933 929
936 886 30
938 374 360
940 938 887
942 941 937
944 886 32
946 376 360
948 946 887
950 949 945
952 850 338
954 952 341
956 954 178
958 378 360
960 958 955
962 961 957
964 954 180
966 380 360
968 966 955
970 969 965
972 954 182
974 382 360
976 974 955
978 977 973
980 954 184
982 384 360
984 982 955
986 985 981
988 954 186
990 386 360
992 990 955
994 993 989
996 954 188
998 388 360
1000 998 955
1002 1001 997
1004 954 190
1006 390 360
1008 1006 955
1010 1009 1005
1012 954 192
1014 392 360
1016 1014 955
1018 1017 1013
1020 954 34
1022 394 360
1024 1022 955
1026 1025 1021
1028 954 36
1030 396 360
1032 1030 955
1034 1033 1029
1036 954 38
1038 398 360
1040 1038 955
1042 1041 1037
1044 954 40
1046 400 360
1048 1046 955
1050 1049 1045
1052 954 42
1054 402 360
1056 1054 955
1058 1057 1053
1060 954 44
1062 404 360
1064 1062 955
1066 1065 1061
1068 954 46
1070 406 360
1072 1070 955
1074 1073 1069
1076 954 48
1078 408 360
1080 1078 955
1082 1081 1077
1084 954 50
1086 410 360
1088 1086 955
1090 1089 1085
1092 954 52
1094 412 360
1096 1094 955
1098 1097 1093
1100 954 54
1102 414 360
1104 1102 955
1106 1105 1101
1108 954 56
1110 416 360
1112 1110 955
1114 1113 1109
1116 954 58
1118 418 360
1120 1118 955
1122 1121 1117
1124 954 60
1126 420 360
1128 1126 955
1130 1129 1125
1132 954 62
1134 422 360
1136 1134 955
1138 1137 1133
1140 954 64
1142 424 360
1144 1142 955
1146 1145 1141
1148 954 66
1150 426 360
1152 1150 955
1154 1153 1149
1156 954 68
1158 428 360
1160 1158 955
1162 1161 1157
1164 954 70
1166 430 360
1168 1166 955
1170 1169 1165
1172 954 72
1174 432 360
1176 1174 955
1178 1177 1173
1180 954 74
1182 434 360
1184 1182 955
1186 1185 1181
1188 954 76
1190 436 360
1192 1190 955
1194 1193 1189
1196 954 78
1198 438 360
1200 1198 955
1202 1201 1197
1204 954 80
1206 440 360
1208 1206 955
1210 1209 1205
1212 954 82
1214 442 360
1216 1214 955
1218 1217 1213
1220 954 84
1222 444 360
1224 1222 955
1226 1225 1221
1228 954 86
1230 446 360
1232 1230 955
1234 1233 1229
1236 954 88
1238 448 360
1240 1238 955
1242 1241 1237
1244 954 90
1246 450 360
1248 1246 955
1250 1249 1245
1252 954 92
1254 452 360
1256 1254 955
1258 1257 1253
1260 954 94
1262 454 360
1264 1262 955
1266 1265 1261
1268 954 96
1270 456 360
1272 1270 955
1274 1273 1269
1276 5 2
1278 1276 7
1280 1278 9
1282 1280 11
1284 1282 13
1286 1284 15
1288 1286 17
1290 1288 870
1292 1290 18
1294 458 360
1296 1294 1291
1298 1297 1293
1300 1290 20
1302 460 360
1304 1302 1291
1306 1305 1301
1308 1290 22
1310 462 360
1312 1310 1291
1314 1313 1309
1316 1290 24
1318 464 360
1320 1318 1291
1322 1321 1317
1324 1290 26
1326 466 360
1328 1326 1291
1330 1329 1325
1332 1290 28
1334 468 360
1336 1334 1291
1338 1337 1333
1340 1290 30
1342 470 360
1344 1342 1291
1346 1345 1341
1348 1290 32
1350 472 360
1352 1350 1291
1354 1353 1349
1356 954 282
1358 474 360
1360 1358 955
1362 1361 1357
1364 954 284
1366 476 360
1368 1366 955
1370 1369 1365
1372 954 286
1374 478 360
1376 1374 955
1378 1377 1373
1380 954 288
1382 480 360
1384 1382 955
1386 1385 1381
1388 954 290
1390 482 360
1392 1390 955
1394 1393 1389
1396 954 292
1398 484 360
1400 1398 955
1402 1401 1397
1404 954 294
1406 486 360
1408 1406 955
1410 1409 1405
1412 954 296
1414 488 360
1416 1414 955
1418 1417 1413
1420 954 194
1422 490 360
1424 1422 955
1426 1425 1421
1428 954 196
1430 492 360
1432 1430 955
1434 1433 1429
1436 954 198
1438 494 360
1440 1438 955
1442 1441 1437
1444 954 200
1446 496 360
1448 1446 955
1450 1449 1445
1452 954 202
1454 498 360
1456 1454 955
1458 1457 1453
1460 954 204
1462 500 360
1464 1462 955
1466 1465 1461
1468 954 206
1470 502 360
1472 1470 955
1474 1473 1469
1476 954 208
1478 504 360
1480 1478 955
1482 1481 1477
1484 337 334
1486 1484 339
1488 1486 340
1490 510 360
1492 506 360
1494 508 360
1496 1495 1493
1498 1496 1491
1500 1498 1488
1502 1302 1295
1504 1502 1311
1506 1504 1319
1508 1506 1327
1510 1508 1335
1512 1510 1343
1514 1512 1351
1516 1514 1500
1518 1302 1294
1520 1518 1311
1522 1520 1319
1524 1522 1327
1526 1524 1335
1528 1526 1343
1530 1528 1351
1532 1530 1500
1534 1495 1492
1536 1534 1491
1538 1536 1488
1540 1538 332
1542 1494 1492
1544 1542 1491
1546 1488 260
1548 1546 1544
1550 1549 1541
1552 1550 1533
1554 1552 1492
1556 923 915
1558 1556 931
1560 1558 938
1562 1532 947
1564 1562 1560
1566 1565 1555
1568 1566 1517
1570 1512 1350
1572 1570 1500
1574 1494 1493
1576 1574 1491
1578 1576 342
1580 1578 1488
1582 1581 1494
1584 1582 1552
1586 1585 1565
1588 1586 1573
1590 1546 1496
1592 1591 1490
1594 1593 1533
1596 1595 1565
1598 336 335
1600 1598 339
1602 1600 341
1604 1602 298
1606 512 360
1608 1606 1603
1610 1609 1605
1612 1602 300
1614 514 360
1616 1614 1603
1618 1617 1613
1620 1602 302
1622 516 360
1624 1622 1603
1626 1625 1621
1628 1602 304
1630 518 360
1632 1630 1603
1634 1633 1629
1636 1602 306
1638 520 360
1640 1638 1603
1642 1641 1637
1644 1602 308
1646 522 360
1648 1646 1603
1650 1649 1645
1652 1602 310
1654 524 360
1656 1654 1603
1658 1657 1653
1660 1602 312
1662 526 360
1664 1662 1603
1666 1665 1661
1668 1602 314
1670 528 360
1672 1670 1603
1674 1673 1669
1676 1602 316
1678 530 360
1680 1678 1603
1682 1681 1677
1684 1602 318
1686 532 360
1688 1686 1603
1690 1689 1685
1692 1602 320
1694 534 360
1696 1694 1603
1698 1697 1693
1700 1602 322
1702 536 360
1704 1702 1603
1706 1705 1701
1708 1602 324
1710 538 360
1712 1710 1603
1714 1713 1709
1716 1602 326
1718 540 360
1720 1718 1603
1722 1721 1717
1724 1602 328
1726 542 360
1728 1726 1603
1730 1729 1725
1732 954 228
1734 544 360
1736 1734 955
1738 1737 1733
1740 954 230
1742 546 360
1744 1742 955
1746 1745 1741
1748 954 232
1750 548 360
1752 1750 955
1754 1753 1749
1756 954 234
1758 550 360
1760 1758 955
1762 1761 1757
1764 954 236
1766 552 360
1768 1766 955
1770 1769 1765
1772 954 238
1774 554 360
1776 1774 955
1778 1777 1773
1780 954 240
1782 556 360
1784 1782 955
1786 1785 1781
1788 954 242
1790 558 360
1792 1790 955
1794 1793 1789
1796 4 2
1798 1796 7
1800 1798 9
1802 1800 11
1804 1802 13
1806 1804 15
1808 1806 17
1810 1808 870
1812 810 360
1814 1812 1810
1816 560 360
1818 1816 1811
1820 1819 1815
1822 812 360
1824 1822 1810
1826 562 360
1828 1826 1811
1830 1829 1825
1832 814 360
1834 1832 1810
1836 564 360
1838 1836 1811
1840 1839 1835
1842 816 360
1844 1842 1810
1846 566 360
1848 1846 1811
1850 1849 1845
1852 818 360
1854 1852 1810
1856 568 360
1858 1856 1811
1860 1859 1855
1862 820 360
1864 1862 1810
1866 570 360
1868 1866 1811
1870 1869 1865
1872 822 360
1874 1872 1810
1876 572 360
1878 1876 1811
1880 1879 1875
1882 824 360
1884 1882 1810
1886 574 360
1888 1886 1811
1890 1889 1885
1892 5 3
1894 1892 6
1896 1894 9
1898 1896 11
1900 1898 13
1902 1900 15
1904 1902 17
1906 1904 870
1908 826 360
1910 1908 1906
1912 580 360
1914 1912 1907
1916 1915 1911
1918 828 360
1920 1918 1906
1922 582 360
1924 1922 1907
1926 1925 1921
1928 830 360
1930 1928 1906
1932 584 360
1934 1932 1907
1936 1935 1931
1938 832 360
1940 1938 1906
1942 586 360
1944 1942 1907
1946 1945 1941
1948 834 360
1950 1948 1906
1952 588 360
1954 1952 1907
1956 1955 1951
1958 836 360
1960 1958 1906
1962 590 360
1964 1962 1907
1966 1965 1961
1968 838 360
1970 1968 1906
1972 592 360
1974 1972 1907
1976 1975 1971
1978 840 360
1980 1978 1906
1982 594 360
1984 1982 1907
1986 1985 1981
1988 246 245
1990 1988 249
1992 1990 251
1994 1992 253
1996 1994 255
1998 1996 257
2000 1998 259
2002 2000 854
2004 1892 7
2006 2004 9
2008 2006 11
2010 2008 13
2012 2010 15
2014 2012 17
2016 2014 2002
2018 578 360
2020 2019 18
2022 596 360
2024 2022 2021
2026 2024 2016
2028 598 360
2030 2028 2022
2032 2030 330
2034 2033 2022
2036 2028 2023
2038 1662 947
2040 1663 946
2042 2041 2039
2044 1654 939
2046 1655 938
2048 2047 2045
2050 1646 931
2052 1647 930
2054 2053 2051
2056 1638 923
2058 1639 922
2060 2059 2057
2062 1630 915
2064 1631 914
2066 2065 2063
2068 1622 907
2070 1623 906
2072 2071 2069
2074 1606 891
2076 1607 890
2078 2077 2075
2080 1614 899
2082 1615 898
2084 2083 2081
2086 2084 2078
2088 2086 2072
2090 2088 2066
2092 2090 2060
2094 2092 2054
2096 2094 2048
2098 2096 2042
2100 754 360
2102 748 360
2104 736 360
2106 760 360
2108 758 360
2110 2109 2107
2112 2110 2105
2114 756 360
2116 752 360
2118 2117 2114
2120 750 360
2122 746 360
2124 2122 2120
2126 2124 2118
2128 2126 2112
2130 2108 2106
2132 2130 2104
2134 2116 2115
2136 2123 2121
2138 2136 2134
2140 2138 2132
2142 2141 2129
2144 2143 2103
2146 2144 2101
2148 2146 2098
2150 614 360
2152 2151 1726
2154 2150 1727
2156 2155 2153
2158 612 360
2160 2159 1718
2162 2158 1719
2164 2163 2161
2166 610 360
2168 2167 1710
2170 2166 1711
2172 2171 2169
2174 608 360
2176 2175 1702
2178 2174 1703
2180 2179 2177
2182 606 360
2184 2183 1694
2186 2182 1695
2188 2187 2185
2190 604 360
2192 2191 1686
2194 2190 1687
2196 2195 2193
2198 600 360
2200 2199 1670
2202 2198 1671
2204 2203 2201
2206 602 360
2208 2207 1678
2210 2206 1679
2212 2211 2209
2214 2212 2204
2216 2214 2196
2218 2216 2188
2220 2218 2180
2222 2220 2172
2224 2222 2164
2226 2224 2156
2228 2226 2148
2230 576 360
2232 2230 2228
2234 2232 226
2236 2234 2036
2238 2237 2035
2240 2239 2017
2242 2241 2027
2244 2029 2021
2246 2245 2016
2248 2033 2030
2250 2249 2037
2252 2251 2017
2254 2253 2247
2256 890 886
2258 2198 887
2260 2259 2257
2262 898 886
2264 2206 887
2266 2265 2263
2268 906 886
2270 2190 887
2272 2271 2269
2274 914 886
2276 2182 887
2278 2277 2275
2280 922 886
2282 2174 887
2284 2283 2281
2286 930 886
2288 2166 887
2290 2289 2287
2292 938 886
2294 2158 887
2296 2295 2293
2298 946 886
2300 2150 887
2302 2301 2299
2304 954 344
2306 616 360
2308 2306 955
2310 2309 2305
2312 954 346
2314 618 360
2316 2314 955
2318 2317 2313
2320 954 348
2322 620 360
2324 2322 955
2326 2325 2321
2328 954 350
2330 622 360
2332 2330 955
2334 2333 2329
2336 954 352
2338 624 360
2340 2338 955
2342 2341 2337
2344 954 354
2346 626 360
2348 2346 955
2350 2349 2345
2352 954 356
2354 628 360
2356 2354 955
2358 2357 2353
2360 954 358
2362 630 360
2364 2362 955
2366 2365 2361
2368 638 360
2370 636 360
2372 632 360
2374 634 360
2376 2375 2373
2378 2376 2371
2380 2378 2369
2382 336 334
2384 2382 339
2386 2384 341
2388 2386 2380
2390 2374 2372
2392 2390 2371
2394 2392 2369
2396 2394 954
2398 2396 281
2400 2376 2370
2402 2400 2369
2404 2402 2032
2406 1882 1479
2408 1883 1478
2410 2409 2407
2412 1872 1471
2414 1873 1470
2416 2415 2413
2418 1862 1463
2420 1863 1462
2422 2421 2419
2424 1852 1455
2426 1853 1454
2428 2427 2425
2430 1842 1447
2432 1843 1446
2434 2433 2431
2436 1832 1439
2438 1833 1438
2440 2439 2437
2442 1812 1423
2444 1813 1422
2446 2445 2443
2448 1822 1431
2450 1823 1430
2452 2451 2449
2454 2452 2446
2456 2454 2440
2458 2456 2434
2460 2458 2428
2462 2460 2422
2464 2462 2416
2466 2464 2410
2468 776 360
2470 2469 1886
2472 2468 1887
2474 2473 2471
2476 774 360
2478 2477 1876
2480 2476 1877
2482 2481 2479
2484 772 360
2486 2485 1866
2488 2484 1867
2490 2489 2487
2492 770 360
2494 2493 1856
2496 2492 1857
2498 2497 2495
2500 768 360
2502 2501 1846
2504 2500 1847
2506 2505 2503
2508 766 360
2510 2509 1836
2512 2508 1837
2514 2513 2511
2516 762 360
2518 2517 1816
2520 2516 1817
2522 2521 2519
2524 764 360
2526 2525 1826
2528 2524 1827
2530 2529 2527
2532 2530 2522
2534 2532 2514
2536 2534 2506
2538 2536 2498
2540 2538 2490
2542 2540 2482
2544 2542 2474
2546 2544 2466
2548 2363 1978
2550 2362 1979
2552 2551 2549
2554 2355 1968
2556 2354 1969
2558 2557 2555
2560 2347 1958
2562 2346 1959
2564 2563 2561
2566 2339 1948
2568 2338 1949
2570 2569 2567
2572 2331 1938
2574 2330 1939
2576 2575 2573
2578 2323 1928
2580 2322 1929
2582 2581 2579
2584 2307 1908
2586 2306 1909
2588 2587 2585
2590 2315 1918
2592 2314 1919
2594 2593 2591
2596 2594 2588
2598 2596 2582
2600 2598 2576
2602 2600 2570
2604 2602 2564
2606 2604 2558
2608 2606 2552
2610 2608 2546
2612 1982 1015
2614 1983 1014
2616 2615 2613
2618 1972 1007
2620 1973 1006
2622 2621 2619
2624 1962 999
2626 1963 998
2628 2627 2625
2630 1952 991
2632 1953 990
2634 2633 2631
2636 1942 983
2638 1943 982
2640 2639 2637
2642 1932 975
2644 1933 974
2646 2645 2643
2648 1912 959
2650 1913 958
2652 2651 2649
2654 1922 967
2656 1923 966
2658 2657 2655
2660 2658 2652
2662 2660 2646
2664 2662 2640
2666 2664 2634
2668 2666 2628
2670 2668 2622
2672 2670 2616
2674 2672 2610
2676 792 360
2678 734 360
2680 2679 2676
2682 2678 2677
2684 2683 2681
2686 790 360
2688 732 360
2690 2689 2686
2692 2688 2687
2694 2693 2691
2696 788 360
2698 730 360
2700 2699 2696
2702 2698 2697
2704 2703 2701
2706 786 360
2708 728 360
2710 2709 2706
2712 2708 2707
2714 2713 2711
2716 784 360
2718 726 360
2720 2719 2716
2722 2718 2717
2724 2723 2721
2726 782 360
2728 724 360
2730 2729 2726
2732 2728 2727
2734 2733 2731
2736 778 360
2738 720 360
2740 2739 2736
2742 2738 2737
2744 2743 2741
2746 780 360
2748 722 360
2750 2749 2746
2752 2748 2747
2754 2753 2751
2756 2754 2744
2758 2756 2734
2760 2758 2724
2762 2760 2714
2764 2762 2704
2766 2764 2694
2768 2766 2684
2770 2768 2674
2772 808 360
2774 2772 1791
2776 2773 1790
2778 2777 2775
2780 806 360
2782 2780 1783
2784 2781 1782
2786 2785 2783
2788 804 360
2790 2788 1775
2792 2789 1774
2794 2793 2791
2796 802 360
2798 2796 1767
2800 2797 1766
2802 2801 2799
2804 800 360
2806 2804 1759
2808 2805 1758
2810 2809 2807
2812 798 360
2814 2812 1751
2816 2813 1750
2818 2817 2815
2820 794 360
2822 2820 1735
2824 2821 1734
2826 2825 2823
2828 796 360
2830 2828 1743
2832 2829 1742
2834 2833 2831
2836 2834 2826
2838 2836 2818
2840 2838 2810
2842 2840 2802
2844 2842 2794
2846 2844 2786
2848 2846 2778
2850 2848 2770
2852 1415 946
2854 1414 947
2856 2855 2853
2858 1407 938
2860 1406 939
2862 2861 2859
2864 1399 930
2866 1398 931
2868 2867 2865
2870 1391 922
2872 1390 923
2874 2873 2871
2876 1383 914
2878 1382 915
2880 2879 2877
2882 1375 906
2884 1374 907
2886 2885 2883
2888 1359 890
2890 1358 891
2892 2891 2889
2894 1367 898
2896 1366 899
2898 2897 2895
2900 2898 2892
2902 2900 2886
2904 2902 2880
2906 2904 2874
2908 2906 2868
2910 2908 2862
2912 2910 2856
2914 2912 2850
2916 718 360
2918 2917 2150
2920 2916 2151
2922 2921 2919
2924 716 360
2926 2925 2158
2928 2924 2159
2930 2929 2927
2932 714 360
2934 2933 2166
2936 2932 2167
2938 2937 2935
2940 712 360
2942 2941 2174
2944 2940 2175
2946 2945 2943
2948 710 360
2950 2949 2182
2952 2948 2183
2954 2953 2951
2956 708 360
2958 2957 2190
2960 2956 2191
2962 2961 2959
2964 704 360
2966 2965 2198
2968 2964 2199
2970 2969 2967
2972 706 360
2974 2973 2206
2976 2972 2207
2978 2977 2975
2980 2978 2970
2982 2980 2962
2984 2982 2954
2986 2984 2946
2988 2986 2938
2990 2988 2930
2992 2990 2922
2994 2992 2914
2996 702 360
2998 2996 1271
3000 2997 1270
3002 3001 2999
3004 700 360
3006 3004 1263
3008 3005 1262
3010 3009 3007
3012 698 360
3014 3012 1255
3016 3013 1254
3018 3017 3015
3020 696 360
3022 3020 1247
3024 3021 1246
3026 3025 3023
3028 694 360
3030 3028 1239
3032 3029 1238
3034 3033 3031
3036 692 360
3038 3036 1231
3040 3037 1230
3042 3041 3039
3044 690 360
3046 3044 1223
3048 3045 1222
3050 3049 3047
3052 688 360
3054 3052 1215
3056 3053 1214
3058 3057 3055
3060 686 360
3062 3060 1207
3064 3061 1206
3066 3065 3063
3068 684 360
3070 3068 1199
3072 3069 1198
3074 3073 3071
3076 682 360
3078 3076 1191
3080 3077 1190
3082 3081 3079
3084 680 360
3086 3084 1183
3088 3085 1182
3090 3089 3087
3092 678 360
3094 3092 1175
3096 3093 1174
3098 3097 3095
3100 676 360
3102 3100 1167
3104 3101 1166
3106 3105 3103
3108 674 360
3110 3108 1159
3112 3109 1158
3114 3113 3111
3116 672 360
3118 3116 1151
3120 3117 1150
3122 3121 3119
3124 670 360
3126 3124 1143
3128 3125 1142
3130 3129 3127
3132 668 360
3134 3132 1135
3136 3133 1134
3138 3137 3135
3140 666 360
3142 3140 1127
3144 3141 1126
3146 3145 3143
3148 664 360
3150 3148 1119
3152 3149 1118
3154 3153 3151
3156 662 360
3158 3156 1111
3160 3157 1110
3162 3161 3159
3164 660 360
3166 3164 1103
3168 3165 1102
3170 3169 3167
3172 658 360
3174 3172 1095
3176 3173 1094
3178 3177 3175
3180 656 360
3182 3180 1087
3184 3181 1086
3186 3185 3183
3188 654 360
3190 3188 1079
3192 3189 1078
3194 3193 3191
3196 652 360
3198 3196 1071
3200 3197 1070
3202 3201 3199
3204 650 360
3206 3204 1063
3208 3205 1062
3210 3209 3207
3212 648 360
3214 3212 1055
3216 3213 1054
3218 3217 3215
3220 646 360
3222 3220 1047
3224 3221 1046
3226 3225 3223
3228 644 360
3230 3228 1039
3232 3229 1038
3234 3233 3231
3236 640 360
3238 3236 1023
3240 3237 1022
3242 3241 3239
3244 642 360
3246 3244 1031
3248 3245 1030
3250 3249 3247
3252 3250 3242
3254 3252 3234
3256 3254 3226
3258 3256 3218
3260 3258 3210
3262 3260 3202
3264 3262 3194
3266 3264 3186
3268 3266 3178
3270 3268 3170
3272 3270 3162
3274 3272 3154
3276 3274 3146
3278 3276 3138
3280 3278 3130
3282 3280 3122
3284 3282 3114
3286 3284 3106
3288 3286 3098
3290 3288 3090
3292 3290 3082
3294 3292 3074
3296 3294 3066
3298 3296 3058
3300 3298 3050
3302 3300 3042
3304 3302 3034
3306 3304 3026
3308 3306 3018
3310 3308 3010
3312 3310 3002
3314 3312 2994
3316 3314 2105
3318 3317 2404
3320 3318 1488
3322 2404 263
3324 3322 1488
3326 2375 2372
3328 3326 2370
3330 3328 2369
3332 3330 2032
3334 3314 2104
3336 3335 3332
3338 3336 1488
3340 3332 262
3342 3340 1488
3344 2374 2373
3346 3344 2370
3348 3346 2369
3350 1484 338
3352 3350 341
3354 3352 3348
3356 2390 2370
3358 3356 2369
3360 1598 338
3362 3360 341
3364 3362 3358
3366 2378 2368
3368 2382 338
3370 3368 341
3372 3370 3366
3374 3373 3365
3376 3374 3355
3378 3376 2373
3380 3379 3343
3382 3380 3339
3384 3383 3325
3386 3385 3321
3388 3386 2399
3390 3344 2371
3392 3390 2369
3394 3392 1490
3396 3394 1590
3398 3397 3389
3400 3326 2371
3402 3400 2369
3404 3402 1580
3406 3405 3399
3408 3407 2389
3410 3400 2368
3412 852 340
3414 3412 3410
3416 3415 2375
3418 3416 3376
3420 3418 3339
3422 2404 1488
3424 3423 3420
3426 3425 2397
3428 3427 3405
3430 3376 2370
3432 3332 1488
3434 3433 3430
3436 3434 3321
3438 3437 2397
3440 3415 2368
3442 3440 3376
3444 3443 3433
3446 3444 3321
3448 1602 114
3450 3236 1603
3452 3451 3449
3454 1602 116
3456 3244 1603
3458 3457 3455
3460 1602 118
3462 3228 1603
3464 3463 3461
3466 1602 120
3468 3220 1603
3470 3469 3467
3472 1602 122
3474 3212 1603
3476 3475 3473
3478 1602 124
3480 3204 1603
3482 3481 3479
3484 1602 126
3486 3196 1603
3488 3487 3485
3490 1602 128
3492 3188 1603
3494 3493 3491
3496 1602 130
3498 3180 1603
3500 3499 3497
3502 1602 132
3504 3172 1603
3506 3505 3503
3508 1602 134
3510 3164 1603
3512 3511 3509
3514 1602 136
3516 3156 1603
3518 3517 3515
3520 1602 138
3522 3148 1603
3524 3523 3521
3526 1602 140
3528 3140 1603
3530 3529 3527
3532 1602 142
3534 3132 1603
3536 3535 3533
3538 1602 144
3540 3124 1603
3542 3541 3539
3544 1602 146
3546 3116 1603
3548 3547 3545
3550 1602 148
3552 3108 1603
3554 3553 3551
3556 1602 150
3558 3100 1603
3560 3559 3557
3562 1602 152
3564 3092 1603
3566 3565 3563
3568 1602 154
3570 3084 1603
3572 3571 3569
3574 1602 156
3576 3076 1603
3578 3577 3575
3580 1602 158
3582 3068 1603
3584 3583 3581
3586 1602 160
3588 3060 1603
3590 3589 3587
3592 1602 162
3594 3052 1603
3596 3595 3593
3598 1602 164
3600 3044 1603
3602 3601 3599
3604 1602 166
3606 3036 1603
3608 3607 3605
3610 1602 168
3612 3028 1603
3614 3613 3611
3616 1602 170
3618 3020 1603
3620 3619 3617
3622 1602 172
3624 3012 1603
3626 3625 3623
3628 1602 174
3630 3004 1603
3632 3631 3629
3634 1602 176
3636 2996 1603
3638 3637 3635
3640 954 264
3642 2964 955
3644 3643 3641
3646 954 266
3648 2972 955
3650 3649 3647
3652 954 268
3654 2956 955
3656 3655 3653
3658 954 270
3660 2948 955
3662 3661 3659
3664 954 272
3666 2940 955
3668 3667 3665
3670 954 274
3672 2932 955
3674 3673 3671
3676 954 276
3678 2924 955
3680 3679 3677
3682 954 278
3684 2916 955
3686 3685 3683
3688 954 210
3690 2738 955
3692 3691 3689
3694 954 212
3696 2748 955
3698 3697 3695
3700 954 214
3702 2728 955
3704 3703 3701
3706 954 216
3708 2718 955
3710 3709 3707
3712 954 218
3714 2708 955
3716 3715 3713
3718 954 220
3720 2698 955
3722 3721 3719
3724 954 222
3726 2688 955
3728 3727 3725
3730 954 224
3732 2678 955
3734 3733 3731
3736 738 360
3738 3737 2395
3740 740 360
3742 3740 3736
3744 3741 3737
3746 3745 3743
3748 3746 2395
3750 742 360
3752 3750 3742
3754 3751 3743
3756 3755 3753
3758 3756 2395
3760 3752 847
3762 3753 846
3764 3763 3761
3766 3765 2395
3768 1796 6
3770 3768 9
3772 3770 11
3774 3772 13
3776 3774 15
3778 3776 17
3780 3778 870
3782 3780 18
3784 3781 2122
3786 3785 3783
3788 3780 20
3790 3781 2102
3792 3791 3789
3794 3780 22
3796 3781 2120
3798 3797 3795
3800 3780 24
3802 3781 2116
3804 3803 3801
3806 3780 26
3808 3781 2100
3810 3809 3807
3812 3780 28
3814 3781 2114
3816 3815 3813
3818 3780 30
3820 3781 2108
3822 3821 3819
3824 3780 32
3826 3781 2106
3828 3827 3825
3830 954 98
3832 2516 955
3834 3833 3831
3836 954 100
3838 2524 955
3840 3839 3837
3842 954 102
3844 2508 955
3846 3845 3843
3848 954 104
3850 2500 955
3852 3851 3849
3854 954 106
3856 2492 955
3858 3857 3855
3860 954 108
3862 2484 955
3864 3863 3861
3866 954 110
3868 2476 955
3870 3869 3867
3872 954 112
3874 2468 955
3876 3875 3873
3878 1276 6
3880 3878 9
3882 3880 11
3884 3882 13
3886 3884 15
3888 3886 17
3890 3888 870
3892 3890 18
3894 3891 2736
3896 3895 3893
3898 3890 20
3900 3891 2746
3902 3901 3899
3904 3890 22
3906 3891 2726
3908 3907 3905
3910 3890 24
3912 3891 2716
3914 3913 3911
3916 3890 26
3918 3891 2706
3920 3919 3917
3922 3890 28
3924 3891 2696
3926 3925 3923
3928 3890 30
3930 3891 2686
3932 3931 3929
3934 3890 32
3936 3891 2676
3938 3937 3935
3940 3890 2736
3942 3891 2820
3944 3943 3941
3946 3890 2746
3948 3891 2828
3950 3949 3947
3952 3890 2726
3954 3891 2812
3956 3955 3953
3958 3890 2716
3960 3891 2804
3962 3961 3959
3964 3890 2706
3966 3891 2796
3968 3967 3965
3970 3890 2696
3972 3891 2788
3974 3973 3971
3976 3890 2686
3978 3891 2780
3980 3979 3977
3982 3890 2676
3984 3891 2772
3986 3985 3983
3988 1810 18
3990 1812 1811
3992 3991 3989
3994 1810 20
3996 1822 1811
3998 3997 3995
4000 1810 22
4002 1832 1811
4004 4003 4001
4006 1810 24
4008 1842 1811
4010 4009 4007
4012 1810 26
4014 1852 1811
4016 4015 4013
4018 1810 28
4020 1862 1811
4022 4021 4019
4024 1810 30
4026 1872 1811
4028 4027 4025
4030 1810 32
4032 1882 1811
4034 4033 4031
4036 1906 18
4038 1908 1907
4040 4039 4037
4042 1906 20
4044 1918 1907
4046 4045 4043
4048 1906 22
4050 1928 1907
4052 4051 4049
4054 1906 24
4056 1938 1907
4058 4057 4055
4060 1906 26
4062 1948 1907
4064 4063 4061
4066 1906 28
4068 1958 1907
4070 4069 4067
4072 1906 30
4074 1968 1907
4076 4075 4073
4078 1906 32
4080 1978 1907
4082 4081 4079
i0 controllable_addr_abs<0>
i1 controllable_addr_abs<1>
i2 controllable_addr_abs<2>
i3 controllable_addr_abs<3>
i4 controllable_addr_abs<4>
i5 controllable_addr_abs<5>
i6 controllable_addr_abs<6>
i7 controllable_addr_abs<7>
i8 controllable_write8_val_abs<0>
i9 controllable_write8_val_abs<1>
i10 controllable_write8_val_abs<2>
i11 controllable_write8_val_abs<3>
i12 controllable_write8_val_abs<4>
i13 controllable_write8_val_abs<5>
i14 controllable_write8_val_abs<6>
i15 controllable_write8_val_abs<7>
i16 i_reqBuf_abs<0>
i17 i_reqBuf_abs<1>
i18 i_reqBuf_abs<2>
i19 i_reqBuf_abs<3>
i20 i_reqBuf_abs<4>
i21 i_reqBuf_abs<5>
i22 i_reqBuf_abs<6>
i23 i_reqBuf_abs<7>
i24 i_reqBuf_abs<8>
i25 i_reqBuf_abs<9>
i26 i_reqBuf_abs<10>
i27 i_reqBuf_abs<11>
i28 i_reqBuf_abs<12>
i29 i_reqBuf_abs<13>
i30 i_reqBuf_abs<14>
i31 i_reqBuf_abs<15>
i32 i_reqBuf_abs<16>
i33 i_reqBuf_abs<17>
i34 i_reqBuf_abs<18>
i35 i_reqBuf_abs<19>
i36 i_reqBuf_abs<20>
i37 i_reqBuf_abs<21>
i38 i_reqBuf_abs<22>
i39 i_reqBuf_abs<23>
i40 i_reqBuf_abs<24>
i41 i_reqBuf_abs<25>
i42 i_reqBuf_abs<26>
i43 i_reqBuf_abs<27>
i44 i_reqBuf_abs<28>
i45 i_reqBuf_abs<29>
i46 i_reqBuf_abs<30>
i47 i_reqBuf_abs<31>
i48 i_reqLBA1_abs<0>
i49 i_reqLBA1_abs<1>
i50 i_reqLBA1_abs<2>
i51 i_reqLBA1_abs<3>
i52 i_reqLBA1_abs<4>
i53 i_reqLBA1_abs<5>
i54 i_reqLBA1_abs<6>
i55 i_reqLBA1_abs<7>
i56 controllable_fillPrdAddr_abs<0>
i57 controllable_fillPrdAddr_abs<1>
i58 controllable_fillPrdAddr_abs<2>
i59 controllable_fillPrdAddr_abs<3>
i60 controllable_fillPrdAddr_abs<4>
i61 controllable_fillPrdAddr_abs<5>
i62 controllable_fillPrdAddr_abs<6>
i63 controllable_fillPrdAddr_abs<7>
i64 controllable_fillPrdAddr_abs<8>
i65 controllable_fillPrdAddr_abs<9>
i66 controllable_fillPrdAddr_abs<10>
i67 controllable_fillPrdAddr_abs<11>
i68 controllable_fillPrdAddr_abs<12>
i69 controllable_fillPrdAddr_abs<13>
i70 controllable_fillPrdAddr_abs<14>
i71 controllable_fillPrdAddr_abs<15>
i72 controllable_fillPrdAddr_abs<16>
i73 controllable_fillPrdAddr_abs<17>
i74 controllable_fillPrdAddr_abs<18>
i75 controllable_fillPrdAddr_abs<19>
i76 controllable_fillPrdAddr_abs<20>
i77 controllable_fillPrdAddr_abs<21>
i78 controllable_fillPrdAddr_abs<22>
i79 controllable_fillPrdAddr_abs<23>
i80 controllable_fillPrdAddr_abs<24>
i81 controllable_fillPrdAddr_abs<25>
i82 controllable_fillPrdAddr_abs<26>
i83 controllable_fillPrdAddr_abs<27>
i84 controllable_fillPrdAddr_abs<28>
i85 controllable_fillPrdAddr_abs<29>
i86 controllable_fillPrdAddr_abs<30>
i87 controllable_fillPrdAddr_abs<31>
i88 i_reqLBA3_abs<0>
i89 i_reqLBA3_abs<1>
i90 i_reqLBA3_abs<2>
i91 i_reqLBA3_abs<3>
i92 i_reqLBA3_abs<4>
i93 i_reqLBA3_abs<5>
i94 i_reqLBA3_abs<6>
i95 i_reqLBA3_abs<7>
i96 i_reqLBA0_abs<0>
i97 i_reqLBA0_abs<1>
i98 i_reqLBA0_abs<2>
i99 i_reqLBA0_abs<3>
i100 i_reqLBA0_abs<4>
i101 i_reqLBA0_abs<5>
i102 i_reqLBA0_abs<6>
i103 i_reqLBA0_abs<7>
i104 i_reqLBA4_abs<0>
i105 i_reqLBA4_abs<1>
i106 i_reqLBA4_abs<2>
i107 i_reqLBA4_abs<3>
i108 i_reqLBA4_abs<4>
i109 i_reqLBA4_abs<5>
i110 i_reqLBA4_abs<6>
i111 i_reqLBA4_abs<7>
i112 controllable_dmaStartClass_conc
i113 i_reqLBA5_abs<0>
i114 i_reqLBA5_abs<1>
i115 i_reqLBA5_abs<2>
i116 i_reqLBA5_abs<3>
i117 i_reqLBA5_abs<4>
i118 i_reqLBA5_abs<5>
i119 i_reqLBA5_abs<6>
i120 i_reqLBA5_abs<7>
i121 controllable_bank_abs<0>
i122 controllable_bank_abs<1>
i123 controllable_bank_abs<2>
i124 controllable_bank_abs<3>
i125 controllable_bank_abs<4>
i126 controllable_bank_abs<5>
i127 controllable_bank_abs<6>
i128 controllable_bank_abs<7>
i129 controllable_featXFRClass_conc
i130 i_transSuccess_conc
i131 i_reqSect1_abs<0>
i132 i_reqSect1_abs<1>
i133 i_reqSect1_abs<2>
i134 i_reqSect1_abs<3>
i135 i_reqSect1_abs<4>
i136 i_reqSect1_abs<5>
i137 i_reqSect1_abs<6>
i138 i_reqSect1_abs<7>
i139 i_osReqType_conc
i140 i_reqSect0_abs<0>
i141 i_reqSect0_abs<1>
i142 i_reqSect0_abs<2>
i143 i_reqSect0_abs<3>
i144 i_reqSect0_abs<4>
i145 i_reqSect0_abs<5>
i146 i_reqSect0_abs<6>
i147 i_reqSect0_abs<7>
i148 controllable_fillPrdNSect_abs<0>
i149 controllable_fillPrdNSect_abs<1>
i150 controllable_fillPrdNSect_abs<2>
i151 controllable_fillPrdNSect_abs<3>
i152 controllable_fillPrdNSect_abs<4>
i153 controllable_fillPrdNSect_abs<5>
i154 controllable_fillPrdNSect_abs<6>
i155 controllable_fillPrdNSect_abs<7>
i156 controllable_fillPrdNSect_abs<8>
i157 controllable_fillPrdNSect_abs<9>
i158 controllable_fillPrdNSect_abs<10>
i159 controllable_fillPrdNSect_abs<11>
i160 controllable_fillPrdNSect_abs<12>
i161 controllable_fillPrdNSect_abs<13>
i162 controllable_fillPrdNSect_abs<14>
i163 controllable_fillPrdNSect_abs<15>
i164 controllable_busMasterClass_conc
i165 controllable_featWCClass_conc
i166 controllable_tag_conc<0>
i167 controllable_tag_conc<1>
i168 controllable_tag_conc<2>
i169 controllable_tag_conc<3>
i170 controllable_featNWCClass_conc
i171 i_reqLBA2_abs<0>
i172 i_reqLBA2_abs<1>
i173 i_reqLBA2_abs<2>
i174 i_reqLBA2_abs<3>
i175 i_reqLBA2_abs<4>
i176 i_reqLBA2_abs<5>
i177 i_reqLBA2_abs<6>
i178 i_reqLBA2_abs<7>
l0 n361
l1 state_regSectors0_abs<0>_out
l2 state_regSectors0_abs<1>_out
l3 state_regSectors0_abs<2>_out
l4 state_regSectors0_abs<3>_out
l5 state_regSectors0_abs<4>_out
l6 state_regSectors0_abs<5>_out
l7 state_regSectors0_abs<6>_out
l8 state_regSectors0_abs<7>_out
l9 state_os_lba3_abs<0>_out
l10 state_os_lba3_abs<1>_out
l11 state_os_lba3_abs<2>_out
l12 state_os_lba3_abs<3>_out
l13 state_os_lba3_abs<4>_out
l14 state_os_lba3_abs<5>_out
l15 state_os_lba3_abs<6>_out
l16 state_os_lba3_abs<7>_out
l17 state_os_buf_abs<0>_out
l18 state_os_buf_abs<1>_out
l19 state_os_buf_abs<2>_out
l20 state_os_buf_abs<3>_out
l21 state_os_buf_abs<4>_out
l22 state_os_buf_abs<5>_out
l23 state_os_buf_abs<6>_out
l24 state_os_buf_abs<7>_out
l25 state_os_buf_abs<8>_out
l26 state_os_buf_abs<9>_out
l27 state_os_buf_abs<10>_out
l28 state_os_buf_abs<11>_out
l29 state_os_buf_abs<12>_out
l30 state_os_buf_abs<13>_out
l31 state_os_buf_abs<14>_out
l32 state_os_buf_abs<15>_out
l33 state_os_buf_abs<16>_out
l34 state_os_buf_abs<17>_out
l35 state_os_buf_abs<18>_out
l36 state_os_buf_abs<19>_out
l37 state_os_buf_abs<20>_out
l38 state_os_buf_abs<21>_out
l39 state_os_buf_abs<22>_out
l40 state_os_buf_abs<23>_out
l41 state_os_buf_abs<24>_out
l42 state_os_buf_abs<25>_out
l43 state_os_buf_abs<26>_out
l44 state_os_buf_abs<27>_out
l45 state_os_buf_abs<28>_out
l46 state_os_buf_abs<29>_out
l47 state_os_buf_abs<30>_out
l48 state_os_buf_abs<31>_out
l49 state_regFeature0_abs<0>_out
l50 state_regFeature0_abs<1>_out
l51 state_regFeature0_abs<2>_out
l52 state_regFeature0_abs<3>_out
l53 state_regFeature0_abs<4>_out
l54 state_regFeature0_abs<5>_out
l55 state_regFeature0_abs<6>_out
l56 state_regFeature0_abs<7>_out
l57 state_os_sect0_abs<0>_out
l58 state_os_sect0_abs<1>_out
l59 state_os_sect0_abs<2>_out
l60 state_os_sect0_abs<3>_out
l61 state_os_sect0_abs<4>_out
l62 state_os_sect0_abs<5>_out
l63 state_os_sect0_abs<6>_out
l64 state_os_sect0_abs<7>_out
l65 state_os_lba0_abs<0>_out
l66 state_os_lba0_abs<1>_out
l67 state_os_lba0_abs<2>_out
l68 state_os_lba0_abs<3>_out
l69 state_os_lba0_abs<4>_out
l70 state_os_lba0_abs<5>_out
l71 state_os_lba0_abs<6>_out
l72 state_os_lba0_abs<7>_out
l73 state_setFeatState_conc<0>_out
l74 state_setFeatState_conc<1>_out
l75 state_setFeatState_conc<2>_out
l76 state_bufSectors_abs<0>_out
l77 state_bufSectors_abs<1>_out
l78 state_bufSectors_abs<2>_out
l79 state_bufSectors_abs<3>_out
l80 state_bufSectors_abs<4>_out
l81 state_bufSectors_abs<5>_out
l82 state_bufSectors_abs<6>_out
l83 state_bufSectors_abs<7>_out
l84 state_bufSectors_abs<8>_out
l85 state_bufSectors_abs<9>_out
l86 state_bufSectors_abs<10>_out
l87 state_bufSectors_abs<11>_out
l88 state_bufSectors_abs<12>_out
l89 state_bufSectors_abs<13>_out
l90 state_bufSectors_abs<14>_out
l91 state_bufSectors_abs<15>_out
l92 state_os_lba5_abs<0>_out
l93 state_os_lba5_abs<1>_out
l94 state_os_lba5_abs<2>_out
l95 state_os_lba5_abs<3>_out
l96 state_os_lba5_abs<4>_out
l97 state_os_lba5_abs<5>_out
l98 state_os_lba5_abs<6>_out
l99 state_os_lba5_abs<7>_out
l100 state_regLBALow1_abs<0>_out
l101 state_regLBALow1_abs<1>_out
l102 state_regLBALow1_abs<2>_out
l103 state_regLBALow1_abs<3>_out
l104 state_regLBALow1_abs<4>_out
l105 state_regLBALow1_abs<5>_out
l106 state_regLBALow1_abs<6>_out
l107 state_regLBALow1_abs<7>_out
l108 state_regDev_LBA_abs_out
l109 state_regBMCommand_Start_abs_out
l110 state_regLBAMid1_abs<0>_out
l111 state_regLBAMid1_abs<1>_out
l112 state_regLBAMid1_abs<2>_out
l113 state_regLBAMid1_abs<3>_out
l114 state_regLBAMid1_abs<4>_out
l115 state_regLBAMid1_abs<5>_out
l116 state_regLBAMid1_abs<6>_out
l117 state_regLBAMid1_abs<7>_out
l118 state_stDMACmd_conc<0>_out
l119 state_stDMACmd_conc<1>_out
l120 state_regSectors1_abs<0>_out
l121 state_regSectors1_abs<1>_out
l122 state_regSectors1_abs<2>_out
l123 state_regSectors1_abs<3>_out
l124 state_regSectors1_abs<4>_out
l125 state_regSectors1_abs<5>_out
l126 state_regSectors1_abs<6>_out
l127 state_regSectors1_abs<7>_out
l128 state_os_lba2_abs<0>_out
l129 state_os_lba2_abs<1>_out
l130 state_os_lba2_abs<2>_out
l131 state_os_lba2_abs<3>_out
l132 state_os_lba2_abs<4>_out
l133 state_os_lba2_abs<5>_out
l134 state_os_lba2_abs<6>_out
l135 state_os_lba2_abs<7>_out
l136 state_osState_conc<0>_out
l137 state_osState_conc<1>_out
l138 state_osState_conc<2>_out
l139 state_osState_conc<3>_out
l140 state_bufAddr_abs<0>_out
l141 state_bufAddr_abs<1>_out
l142 state_bufAddr_abs<2>_out
l143 state_bufAddr_abs<3>_out
l144 state_bufAddr_abs<4>_out
l145 state_bufAddr_abs<5>_out
l146 state_bufAddr_abs<6>_out
l147 state_bufAddr_abs<7>_out
l148 state_bufAddr_abs<8>_out
l149 state_bufAddr_abs<9>_out
l150 state_bufAddr_abs<10>_out
l151 state_bufAddr_abs<11>_out
l152 state_bufAddr_abs<12>_out
l153 state_bufAddr_abs<13>_out
l154 state_bufAddr_abs<14>_out
l155 state_bufAddr_abs<15>_out
l156 state_bufAddr_abs<16>_out
l157 state_bufAddr_abs<17>_out
l158 state_bufAddr_abs<18>_out
l159 state_bufAddr_abs<19>_out
l160 state_bufAddr_abs<20>_out
l161 state_bufAddr_abs<21>_out
l162 state_bufAddr_abs<22>_out
l163 state_bufAddr_abs<23>_out
l164 state_bufAddr_abs<24>_out
l165 state_bufAddr_abs<25>_out
l166 state_bufAddr_abs<26>_out
l167 state_bufAddr_abs<27>_out
l168 state_bufAddr_abs<28>_out
l169 state_bufAddr_abs<29>_out
l170 state_bufAddr_abs<30>_out
l171 state_bufAddr_abs<31>_out
l172 state_os_sect1_abs<0>_out
l173 state_os_sect1_abs<1>_out
l174 state_os_sect1_abs<2>_out
l175 state_os_sect1_abs<3>_out
l176 state_os_sect1_abs<4>_out
l177 state_os_sect1_abs<5>_out
l178 state_os_sect1_abs<6>_out
l179 state_os_sect1_abs<7>_out
l180 state_os_lba4_abs<0>_out
l181 state_os_lba4_abs<1>_out
l182 state_os_lba4_abs<2>_out
l183 state_os_lba4_abs<3>_out
l184 state_os_lba4_abs<4>_out
l185 state_os_lba4_abs<5>_out
l186 state_os_lba4_abs<6>_out
l187 state_os_lba4_abs<7>_out
l188 state_regBMCommand_RW_abs_out
l189 fair_cnt<0>_out
l190 fair_cnt<1>_out
l191 fair_cnt<2>_out
l192 fair_cnt<3>_out
l193 state_regCommand_abs<0>_out
l194 state_regCommand_abs<1>_out
l195 state_regCommand_abs<2>_out
l196 state_regCommand_abs<3>_out
l197 state_regCommand_abs<4>_out
l198 state_regCommand_abs<5>_out
l199 state_regCommand_abs<6>_out
l200 state_regCommand_abs<7>_out
l201 state_os_lba1_abs<0>_out
l202 state_os_lba1_abs<1>_out
l203 state_os_lba1_abs<2>_out
l204 state_os_lba1_abs<3>_out
l205 state_os_lba1_abs<4>_out
l206 state_os_lba1_abs<5>_out
l207 state_os_lba1_abs<6>_out
l208 state_os_lba1_abs<7>_out
l209 state_regLBAHigh0_abs<0>_out
l210 state_regLBAHigh0_abs<1>_out
l211 state_regLBAHigh0_abs<2>_out
l212 state_regLBAHigh0_abs<3>_out
l213 state_regLBAHigh0_abs<4>_out
l214 state_regLBAHigh0_abs<5>_out
l215 state_regLBAHigh0_abs<6>_out
l216 state_regLBAHigh0_abs<7>_out
l217 state_regLBAHigh1_abs<0>_out
l218 state_regLBAHigh1_abs<1>_out
l219 state_regLBAHigh1_abs<2>_out
l220 state_regLBAHigh1_abs<3>_out
l221 state_regLBAHigh1_abs<4>_out
l222 state_regLBAHigh1_abs<5>_out
l223 state_regLBAHigh1_abs<6>_out
l224 state_regLBAHigh1_abs<7>_out
l225 state_regLBALow0_abs<0>_out
l226 state_regLBALow0_abs<1>_out
l227 state_regLBALow0_abs<2>_out
l228 state_regLBALow0_abs<3>_out
l229 state_regLBALow0_abs<4>_out
l230 state_regLBALow0_abs<5>_out
l231 state_regLBALow0_abs<6>_out
l232 state_regLBALow0_abs<7>_out
l233 state_regLBAMid0_abs<0>_out
l234 state_regLBAMid0_abs<1>_out
l235 state_regLBAMid0_abs<2>_out
l236 state_regLBAMid0_abs<3>_out
l237 state_regLBAMid0_abs<4>_out
l238 state_regLBAMid0_abs<5>_out
l239 state_regLBAMid0_abs<6>_out
l240 state_regLBAMid0_abs<7>_out
o0 o_err
c
ide_hard_drive_controller_2
This file was written by ABC on Tue Mar 11 20:24:18 2014
For information about AIGER format, refer to http://fmv.jku.at/aiger
-------------------------------
This AIGER file has been created by the following sequence of commands:
> vl2mv driver_b8.v   ---gives--> driver_b8.mv
> abc -c "read_blif_mv driver_b8.mv; strash; refactor; rewrite; dfraig; rewrite; dfraig; write_aiger -s driver_b8y.aig"   ---gives--> driver_b8y.aig
> aigtoaig driver_b8y.aig driver_b8y.aag   ---gives--> driver_b8y.aag (this file)
Content of driver_b8.v:
// IDE hard drive controller specification and operating system interface
// specification for device driver synthesis.
// This file describes a GR(1) game played by a device driver for an IDE hard
// disk against its environment consisting of the hard disk and operating
// system.

`define CMD_READ_DMA_EXT  200
`define CMD_WRITE_DMA_EXT 37
`define CMD_SET_FEATURE   239
`define FEAT_WC           2
`define FEAT_NWC          130
`define FEAT_XFR_MODE     3
`define XM_ULTRA_DMA      8

`define RCMD              8
`define REG_FEATURE0      1
`define REG_SECTORS       2
`define REG_LBA_LOW       3
`define REG_LBA_MID       4
`define REG_LBA_HIGH      5
`define REG_DEV           6
`define REG_ERRCMD        7

`define RCTL              1
`define REG_CTLSTAT       2
`define REG_BM_STATUS     2
`define REG_BM_PRD        4
`define RDMA              2
`define REG_BM_COMMAND    0

//typedef enum {read=0, write=1} i_osReqType_enum;
`define read              0
`define write             1

//typedef enum {write8, write32, fillPrd, reset, os_req, ack_read_succ, ack_read_fail, ack_write_succ, ack_write_fail, class_event} controllable_tag_enum;
`define write8            0
`define write32           1
`define fillPrd           2
`define reset             3
`define os_req            4
`define ack_read_succ     5
`define ack_read_fail     6
`define ack_write_succ    7
`define ack_write_fail    8
`define class_event       9

//typedef enum {idle=0, command=1, reset_signal=2, reset_ready=3} state_stInternal_enum;
`define idle              0
`define command           1
`define reset_signal      2
`define reset_ready       3

//typedef enum {wait_bm_ready=0, dma_read=1, bm_read_prd=2, bm_ready=3} state_stDMACmd_enum;
`define wait_bm_ready     0
`define dma_read          1
`define bm_read_prd       2
`define bm_ready          3

//typedef enum {command_start=0, dma_cmd=1, set_features_cmd=2} state_stCommand_enum;
`define command_start     0
`define dma_cmd           1
`define set_features_cmd  2


//typedef enum {setFeatIdle=0, setFeatWC=1, setFeatNWC=2, setFeatXFR0=3, setFeatXFR1=4} state_setFeatState_enum;
`define setFeatIdle       0
`define setFeatWC         1
`define setFeatNWC        2
`define setFeatXFR0       3
`define setFeatXFR1       4

//typedef enum {os_init=0, os_reset=1, os_write_cache=2, os_idle=3, os_read_pending=4, os_write_pending=5, os_read_ack_succ=6, os_read_ack_fail=7, os_write_ack_succ=8, os_write_ack_fail=9, os_error=10} state_osState_enum;
`define os_init           0
`define os_reset          1
`define os_write_cache    2
`define os_idle           3
`define os_read_pending   4
`define os_write_pending  5
`define os_read_ack_succ  6
`define os_read_ack_fail  7
`define os_write_ack_succ 8
`define os_write_ack_fail 9
`define os_error          10

module ide_hard_drive_controller_2(
        o_err,
        i_clk,
        i_osReqType_conc,
        i_reqLBA0_abs,
        i_reqLBA1_abs,
        i_reqLBA2_abs,
        i_reqLBA3_abs,
        i_reqLBA4_abs,
        i_reqLBA5_abs,
        i_reqSect0_abs,
        i_reqSect1_abs,
        i_reqBuf_abs,
        i_transSuccess_conc,
        controllable_tag_conc,
        controllable_bank_abs,
        controllable_addr_abs,
        controllable_write8_val_abs,
        controllable_fillPrdAddr_abs,
        controllable_fillPrdNSect_abs,
        controllable_featWCClass_conc,
        controllable_featNWCClass_conc,
        controllable_featXFRClass_conc,
        controllable_busMasterClass_conc,
        controllable_dmaStartClass_conc );

input i_clk;
input i_osReqType_conc ;
input [7:0] i_reqLBA0_abs ;
input [7:0] i_reqLBA1_abs ;
input [7:0] i_reqLBA2_abs ;
input [7:0] i_reqLBA3_abs ;
input [7:0] i_reqLBA4_abs ;
input [7:0] i_reqLBA5_abs ;
input [7:0] i_reqSect0_abs ;
input [7:0] i_reqSect1_abs ;
input [31:0] i_reqBuf_abs ;
input i_transSuccess_conc ;
input [3:0] controllable_tag_conc ;
input [7:0] controllable_bank_abs ;
input [7:0] controllable_addr_abs ;
input [7:0] controllable_write8_val_abs ;
input [31:0] controllable_fillPrdAddr_abs ;
input [15:0] controllable_fillPrdNSect_abs ;
input controllable_featWCClass_conc ;
input controllable_featNWCClass_conc ;
input controllable_featXFRClass_conc ;
input controllable_busMasterClass_conc ;
input controllable_dmaStartClass_conc ;
output o_err;

reg [1:0] state_stDMACmd_conc ;
reg [2:0] state_setFeatState_conc ;
reg [7:0] state_regFeature0_abs ;
reg [7:0] state_regSectors0_abs ;
reg [7:0] state_regSectors1_abs ;
reg [7:0] state_regLBALow0_abs ;
reg [7:0] state_regLBALow1_abs ;
reg [7:0] state_regLBAMid0_abs ;
reg [7:0] state_regLBAMid1_abs ;
reg [7:0] state_regLBAHigh0_abs ;
reg [7:0] state_regLBAHigh1_abs ;
reg state_regDev_LBA_abs ;
reg [7:0] state_regCommand_abs ;
reg state_regBMCommand_Start_abs ;
reg state_regBMCommand_RW_abs ;
reg [31:0] state_bufAddr_abs ;
reg [15:0] state_bufSectors_abs ;

reg [3:0] state_osState_conc ;
reg [7:0] state_os_lba0_abs ;
reg [7:0] state_os_lba1_abs ;
reg [7:0] state_os_lba2_abs ;
reg [7:0] state_os_lba3_abs ;
reg [7:0] state_os_lba4_abs ;
reg [7:0] state_os_lba5_abs ;
reg [7:0] state_os_sect0_abs ;
reg [7:0] state_os_sect1_abs ;
reg [31:0] state_os_buf_abs ;

reg [3:0] fair_cnt;

wire transferMode3;
wire nwc;
wire bm_event;
wire transferCorrect;
wire transferCorrect_0;
wire transferCorrect_1;
wire buechi_satisfied;
wire [1:0] next_state_stDMACmd_conc ;
wire [2:0] next_state_setFeatState_conc ;
wire [7:0] next_state_regFeature0_abs ;
wire [7:0] next_state_regSectors0_abs ;
wire [7:0] next_state_regSectors1_abs ;
wire [7:0] next_state_regLBALow0_abs ;
wire [7:0] next_state_regLBALow1_abs ;
wire [7:0] next_state_regLBAMid0_abs ;
wire [7:0] next_state_regLBAMid1_abs ;
wire [7:0] next_state_regLBAHigh0_abs ;
wire [7:0] next_state_regLBAHigh1_abs ;
wire next_state_regDev_LBA_abs ;
wire [7:0] next_state_regCommand_abs ;
wire next_state_regBMCommand_Start_abs ;
wire next_state_regBMCommand_RW_abs ;
wire [31:0] next_state_bufAddr_abs ;
wire [15:0] next_state_bufSectors_abs ;

wire [3:0] next_state_osState_conc ;
wire [7:0] next_state_os_lba0_abs ;
wire [7:0] next_state_os_lba1_abs ;
wire [7:0] next_state_os_lba2_abs ;
wire [7:0] next_state_os_lba3_abs ;
wire [7:0] next_state_os_lba4_abs ;
wire [7:0] next_state_os_lba5_abs ;
wire [7:0] next_state_os_sect0_abs ;
wire [7:0] next_state_os_sect1_abs ;
wire [31:0] next_state_os_buf_abs ;

// some abbreviations:
assign transferMode3 = (state_setFeatState_conc==`setFeatXFR1 && controllable_featXFRClass_conc==1);
assign nwc =           (state_setFeatState_conc==`setFeatNWC  && controllable_featNWCClass_conc==1);
assign bm_event = (state_stDMACmd_conc==`bm_ready && controllable_busMasterClass_conc==1);
assign transferCorrect = (state_os_lba0_abs==state_regLBALow0_abs    &&
                          state_os_lba1_abs==state_regLBALow1_abs    &&
                          state_os_lba2_abs==state_regLBAMid0_abs    &&
                          state_os_lba3_abs==state_regLBAMid1_abs    &&
                          state_os_lba4_abs==state_regLBAHigh0_abs   &&
                          state_os_lba5_abs==state_regLBAHigh1_abs   &&
                          state_os_sect0_abs==state_regSectors0_abs  &&
                          state_os_sect1_abs==state_regSectors1_abs  &&
                          state_os_buf_abs==state_bufAddr_abs);
assign transferCorrect_0 = (transferCorrect      &&
                            state_regBMCommand_RW_abs==0);
assign transferCorrect_1 = (transferCorrect      &&
                            state_regBMCommand_RW_abs==1);


// state updates:
  //Device state updates:
assign next_state_regFeature0_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_FEATURE0) ? controllable_write8_val_abs  : state_regFeature0_abs;
assign next_state_regSectors0_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_SECTORS)  ? controllable_write8_val_abs  : state_regSectors0_abs;
assign next_state_regSectors1_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_SECTORS)  ? state_regSectors0_abs : state_regSectors1_abs;
assign next_state_regLBALow0_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_LOW)  ? controllable_write8_val_abs  : state_regLBALow0_abs;
assign next_state_regLBALow1_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_LOW)  ? state_regLBALow0_abs  : state_regLBALow1_abs;
assign next_state_regLBAMid0_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_MID)  ? controllable_write8_val_abs  : state_regLBAMid0_abs;
assign next_state_regLBAMid1_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_MID)  ? state_regLBAMid0_abs  : state_regLBAMid1_abs;
assign next_state_regLBAHigh0_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_HIGH) ? controllable_write8_val_abs  : state_regLBAHigh0_abs;
assign next_state_regLBAHigh1_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_HIGH) ? state_regLBAHigh0_abs : state_regLBAHigh1_abs;
assign next_state_regDev_LBA_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_DEV)      ? controllable_write8_val_abs[6:6] : state_regDev_LBA_abs;
assign next_state_regCommand_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_ERRCMD)   ? controllable_write8_val_abs  : state_regCommand_abs;
assign next_state_regBMCommand_Start_abs = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_COMMAND) ? controllable_write8_val_abs[0:0] : state_regBMCommand_Start_abs;
assign next_state_regBMCommand_RW_abs = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_COMMAND) ? controllable_write8_val_abs[3:3] : state_regBMCommand_RW_abs;
assign next_state_bufAddr_abs = (controllable_tag_conc==`fillPrd) ? controllable_fillPrdAddr_abs : state_bufAddr_abs;
assign next_state_bufSectors_abs = (controllable_tag_conc==`fillPrd) ? controllable_fillPrdNSect_abs : state_bufSectors_abs;

assign next_state_setFeatState_conc = (controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_WC) ? `setFeatWC :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_NWC) ? `setFeatNWC :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_XFR_MODE && state_regSectors0_abs[7:3]==`XM_ULTRA_DMA) ? `setFeatXFR0 :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_XFR_MODE) ? `setFeatXFR1 :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatWC   && controllable_featWCClass_conc==1) ? `setFeatIdle :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatNWC  && controllable_featNWCClass_conc==1) ? `setFeatIdle :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatXFR0 && controllable_featXFRClass_conc==1) ? `setFeatIdle :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatXFR1 && controllable_featXFRClass_conc==1) ? `setFeatIdle : state_setFeatState_conc)))))));

assign next_state_stDMACmd_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_COMMAND) ?
               (
                 (state_regBMCommand_Start_abs==0 && controllable_write8_val_abs[0:0]==1) ? `bm_read_prd : state_stDMACmd_conc
               ) :
               (
                 (state_stDMACmd_conc==`bm_read_prd) ?
                 (((state_regBMCommand_RW_abs == 1 && state_regCommand_abs != `CMD_READ_DMA_EXT) || (state_regBMCommand_RW_abs == 0 && state_regCommand_abs != `CMD_WRITE_DMA_EXT) || (state_regSectors0_abs != state_bufSectors_abs[7:0]) || (state_regSectors1_abs != state_bufSectors_abs[15:8]) || state_regDev_LBA_abs != 1) ? state_stDMACmd_conc : ((controllable_dmaStartClass_conc==1) ? `bm_ready : state_stDMACmd_conc)) :
                 ((state_stDMACmd_conc==`bm_ready && controllable_busMasterClass_conc==1) ? `wait_bm_ready : state_stDMACmd_conc)
               );

//OS state updates
assign next_state_os_lba0_abs = (controllable_tag_conc==`os_req) ? i_reqLBA0_abs : state_os_lba0_abs;
assign next_state_os_lba1_abs = (controllable_tag_conc==`os_req) ? i_reqLBA1_abs : state_os_lba1_abs;
assign next_state_os_lba2_abs = (controllable_tag_conc==`os_req) ? i_reqLBA2_abs : state_os_lba2_abs;
assign next_state_os_lba3_abs = (controllable_tag_conc==`os_req) ? i_reqLBA3_abs : state_os_lba3_abs;
assign next_state_os_lba4_abs = (controllable_tag_conc==`os_req) ? i_reqLBA4_abs : state_os_lba4_abs;
assign next_state_os_lba5_abs = (controllable_tag_conc==`os_req) ? i_reqLBA5_abs : state_os_lba5_abs;
assign next_state_os_sect0_abs = (controllable_tag_conc==`os_req) ? i_reqSect0_abs : state_os_sect0_abs;
assign next_state_os_sect1_abs = (controllable_tag_conc==`os_req) ? i_reqSect1_abs : state_os_sect1_abs;
assign next_state_os_buf_abs = (controllable_tag_conc==`os_req) ? i_reqBuf_abs : state_os_buf_abs;

assign next_state_osState_conc = (state_osState_conc==`os_init && controllable_tag_conc==`reset) ? `os_reset :
      ((state_osState_conc==`os_reset && nwc && controllable_tag_conc==`class_event) ? `os_write_cache :
      ((state_osState_conc==`os_write_cache && transferMode3 && controllable_tag_conc==`class_event) ? `os_idle :
      ((state_osState_conc==`os_idle && controllable_tag_conc==`os_req && i_osReqType_conc==`read) ? `os_read_pending :
      ((state_osState_conc==`os_idle && controllable_tag_conc==`os_req && i_osReqType_conc==`write) ? `os_write_pending :
      ((state_osState_conc==`os_read_pending && bm_event && !transferCorrect_0 && controllable_tag_conc==`class_event) ? `os_error :
      ((state_osState_conc==`os_read_pending && bm_event && i_transSuccess_conc==1 && controllable_tag_conc==`class_event) ? `os_read_ack_succ :
      ((state_osState_conc==`os_read_pending && bm_event && i_transSuccess_conc==0 && controllable_tag_conc==`class_event) ? `os_read_ack_fail :
      ((state_osState_conc==`os_write_pending && bm_event && !transferCorrect_1 && controllable_tag_conc==`class_event) ? `os_error :
      ((state_osState_conc==`os_write_pending && bm_event && i_transSuccess_conc==1 && controllable_tag_conc==`class_event) ? `os_write_ack_succ :
      ((state_osState_conc==`os_write_pending && bm_event && i_transSuccess_conc==0 && controllable_tag_conc==`class_event) ? `os_write_ack_fail :
      ((state_osState_conc==`os_read_ack_succ && controllable_tag_conc==`ack_read_succ) ? `os_idle :
      ((state_osState_conc==`os_read_ack_fail && controllable_tag_conc==`ack_read_fail) ? `os_idle :
      ((state_osState_conc==`os_write_ack_succ && controllable_tag_conc==`ack_write_succ) ? `os_idle :
      ((state_osState_conc==`os_write_ack_fail && controllable_tag_conc==`ack_write_fail) ? `os_idle : state_osState_conc))))))))))))));


// buechi-to-safety construction:                            
assign buechi_satisfied = (state_osState_conc == `os_idle);                          
                            
assign o_err = (fair_cnt >= 8) || controllable_tag_conc >= 10;

initial
 begin
  state_stDMACmd_conc = `wait_bm_ready;
  state_setFeatState_conc = `setFeatIdle;
  state_regFeature0_abs = 0;
  state_regSectors0_abs = 0;
  state_regSectors1_abs = 0;
  state_regLBALow0_abs = 0;
  state_regLBALow1_abs = 0;
  state_regLBAMid0_abs = 0;
  state_regLBAMid1_abs = 0;
  state_regLBAHigh0_abs = 0;
  state_regLBAHigh1_abs = 0;
  state_regDev_LBA_abs = 0;
  state_regCommand_abs = 0;
  state_regBMCommand_Start_abs = 0;
  state_regBMCommand_RW_abs = 0;
  state_bufAddr_abs = 0;
  state_bufSectors_abs = 0;
  state_osState_conc = `os_init;
  state_os_lba0_abs = 0;
  state_os_lba1_abs = 0;
  state_os_lba2_abs = 0;
  state_os_lba3_abs = 0;
  state_os_lba4_abs = 0;
  state_os_lba5_abs = 0;
  state_os_sect0_abs = 0;
  state_os_sect1_abs = 0;
  state_os_buf_abs = 0;
  fair_cnt = 0;
 end

always @(posedge i_clk)
 begin

  if(buechi_satisfied)
   begin
    fair_cnt = 0;
   end
  else
   begin
    fair_cnt = fair_cnt + 1;
   end
 
  //Device state updates:
  state_regFeature0_abs          = next_state_regFeature0_abs ;
  state_regSectors0_abs          = next_state_regSectors0_abs ;
  state_regSectors1_abs          = next_state_regSectors1_abs ;
  state_regLBALow0_abs           = next_state_regLBALow0_abs ;
  state_regLBALow1_abs           = next_state_regLBALow1_abs ;
  state_regLBAMid0_abs           = next_state_regLBAMid0_abs ;
  state_regLBAMid1_abs           = next_state_regLBAMid1_abs ;
  state_regLBAHigh0_abs          = next_state_regLBAHigh0_abs ;
  state_regLBAHigh1_abs          = next_state_regLBAHigh1_abs ;
  state_regDev_LBA_abs           = next_state_regDev_LBA_abs ;
  state_regCommand_abs           = next_state_regCommand_abs ;
  state_regBMCommand_Start_abs   = next_state_regBMCommand_Start_abs ;
  state_regBMCommand_RW_abs      = next_state_regBMCommand_RW_abs ;
  state_bufAddr_abs              = next_state_bufAddr_abs ;
  state_bufSectors_abs           = next_state_bufSectors_abs ;
  state_setFeatState_conc        = next_state_setFeatState_conc ;
  state_stDMACmd_conc            = next_state_stDMACmd_conc ;
  state_os_lba0_abs              = next_state_os_lba0_abs ;
  state_os_lba1_abs              = next_state_os_lba1_abs ;
  state_os_lba2_abs              = next_state_os_lba2_abs ;
  state_os_lba3_abs              = next_state_os_lba3_abs ;
  state_os_lba4_abs              = next_state_os_lba4_abs ;
  state_os_lba5_abs              = next_state_os_lba5_abs ;
  state_os_sect0_abs             = next_state_os_sect0_abs ;
  state_os_sect1_abs             = next_state_os_sect1_abs ;
  state_os_buf_abs               = next_state_os_buf_abs ;
  state_osState_conc             = next_state_osState_conc ;
 end
 
 
endmodule
-------------------------------
#!SYNTCOMP
SOLVED_BY : 0/3 [2015-pre-classification], 0/4 [SYNTCOMP2015-SyntSeq], 0/3 [SYNTCOMP2015-SyntPar], 0/7 [SYNTCOMP2015-RealSeq], 1/4 [SYNTCOMP2015-RealPar]
SOLVED_IN : 0.0 [2015-pre-classification], 0.0 [SYNTCOMP2015-RealSeq], 0.484069 [SYNTCOMP2015-RealPar]
REF_SIZE : 0
STATUS : realizable
#.
