"C:\Program Files\ModelSim\win64/vlib" D:/fpga/24_ddr3_vivado/prj/ddr3.cache/compile_simlib/modelsim/lib_srl_fifo_v1_0_2
"C:\Program Files\ModelSim\win64/vmap" lib_srl_fifo_v1_0_2 D:/fpga/24_ddr3_vivado/prj/ddr3.cache/compile_simlib/modelsim/lib_srl_fifo_v1_0_2
"C:\Program Files\ModelSim\win64/vcom"  -64 -93 -work lib_srl_fifo_v1_0_2 -f D:\fpga\24_ddr3_vivado\prj\ddr3.cache\compile_simlib\modelsim/lib_srl_fifo_v1_0_2/.cxl.vhdl.lib_srl_fifo_v1_0_2.lib_srl_fifo_v1_0_2.nt64.cmf
