-- VHDL for IBM SMS ALD page 16.50.04.1
-- Title: MPLY CONTROLS-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 10/6/2020 9:37:10 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_16_50_04_1_MPLY_CONTROLS_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_MPLY_OP_CODE:	 in STD_LOGIC;
		PS_MQ_LATCH:	 in STD_LOGIC;
		PS_B_CYCLE:	 in STD_LOGIC;
		PS_TRUE_LATCH_1:	 in STD_LOGIC;
		PB_B_CH_9:	 in STD_LOGIC;
		PB_B_CH_NOT_WM_BIT:	 in STD_LOGIC;
		PB_B_CH_0:	 in STD_LOGIC;
		PB_B_CH_WM_BIT:	 in STD_LOGIC;
		PS_1ST_SCAN:	 in STD_LOGIC;
		PB_B_CH_1_4:	 in STD_LOGIC;
		PB_B_CH_5_8:	 in STD_LOGIC;
		PB_B_CH_1_9:	 in STD_LOGIC;
		PS_3RD_SCAN:	 in STD_LOGIC;
		MS_MPLY_DOT_MQ_DOT_B:	 out STD_LOGIC;
		MB_MPLY_DOT_MQ_DOT_B1_CYCLE:	 out STD_LOGIC;
		MB_MPLY_DOT_MQ_DOT_B_DOT_B0:	 out STD_LOGIC;
		MB_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_B9:	 out STD_LOGIC;
		MB_MPLY_DOT_MQ_DOT_B_DOT_B0_DOT_STAR:	 out STD_LOGIC;
		MB_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_B9_DOT_STAR:	 out STD_LOGIC;
		MB_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_B0_DOT_NOT_BW:	 out STD_LOGIC;
		MB_MPLY_DOT_MQ_DOT_B_DOT_3_DOT_T_DOT_B0_DOT_BW:	 out STD_LOGIC;
		MB_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_B1_4:	 out STD_LOGIC;
		MB_MPLY_DOT_MQ_DOT_B_DOT_1_DOT_B0_DOT_BW:	 out STD_LOGIC;
		MB_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_B5_8:	 out STD_LOGIC;
		PB_1ST_SCAN:	 out STD_LOGIC;
		MB_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_1_DOT_B1_9:	 out STD_LOGIC;
		PS_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_1_DOT_B1_9:	 out STD_LOGIC;
		MB_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_3_DOT_B1_9:	 out STD_LOGIC);
end ALD_16_50_04_1_MPLY_CONTROLS_ACC;

architecture behavioral of ALD_16_50_04_1_MPLY_CONTROLS_ACC is 

	signal OUT_5A_E: STD_LOGIC;
	signal OUT_4A_D: STD_LOGIC;
	signal OUT_3A_B: STD_LOGIC;
	signal OUT_2A_B: STD_LOGIC;
	signal OUT_4B_P: STD_LOGIC;
	signal OUT_3B_C: STD_LOGIC;
	signal OUT_2B_M: STD_LOGIC;
	signal OUT_1B_B: STD_LOGIC;
	signal OUT_2C_C: STD_LOGIC;
	signal OUT_1C_B: STD_LOGIC;
	signal OUT_2D_B: STD_LOGIC;
	signal OUT_1D_C: STD_LOGIC;
	signal OUT_2E_B: STD_LOGIC;
	signal OUT_5F_P: STD_LOGIC;
	signal OUT_3F_A: STD_LOGIC;
	signal OUT_2F_D: STD_LOGIC;
	signal OUT_5G_C: STD_LOGIC;
	signal OUT_2G_E: STD_LOGIC;
	signal OUT_2H_K: STD_LOGIC;
	signal OUT_1H_C: STD_LOGIC;
	signal OUT_5I_Q: STD_LOGIC;
	signal OUT_4I_E: STD_LOGIC;
	signal OUT_2I_B: STD_LOGIC;

begin

	OUT_5A_E <= NOT(PS_MPLY_OP_CODE AND PS_MQ_LATCH AND PS_B_CYCLE );
	OUT_4A_D <= NOT OUT_5A_E;
	OUT_3A_B <= NOT OUT_4A_D;
	OUT_2A_B <= NOT OUT_4A_D;
	OUT_4B_P <= NOT(OUT_4A_D AND PS_TRUE_LATCH_1 );
	OUT_3B_C <= NOT OUT_4B_P;
	OUT_2B_M <= NOT OUT_3A_B;
	OUT_1B_B <= NOT(OUT_2B_M AND PB_B_CH_0 );
	OUT_2C_C <= NOT(OUT_3B_C AND PB_B_CH_9 );
	OUT_1C_B <= NOT(OUT_2B_M AND PB_B_CH_0 );
	OUT_2D_B <= NOT(OUT_3B_C AND PB_B_CH_NOT_WM_BIT AND PB_B_CH_0 );
	OUT_1D_C <= NOT(OUT_3B_C AND PB_B_CH_9 );
	OUT_2E_B <= NOT(OUT_3B_C AND PB_B_CH_0 AND OUT_4I_E AND PB_B_CH_WM_BIT );
	OUT_5F_P <= NOT PS_1ST_SCAN;
	OUT_3F_A <= NOT(OUT_3B_C AND OUT_5G_C AND PB_B_CH_WM_BIT AND PB_B_CH_0 );
	OUT_2F_D <= NOT(OUT_3B_C AND PB_B_CH_1_4 );
	OUT_5G_C <= NOT OUT_5F_P;
	OUT_2G_E <= NOT(OUT_3B_C AND PB_B_CH_5_8 );
	OUT_2H_K <= NOT(OUT_3B_C AND OUT_5G_C AND PB_B_CH_1_9 );
	OUT_1H_C <= NOT OUT_2H_K;
	OUT_5I_Q <= NOT PS_3RD_SCAN;
	OUT_4I_E <= NOT OUT_5I_Q;
	OUT_2I_B <= NOT(OUT_3B_C AND OUT_4I_E AND PB_B_CH_1_9 );

	MS_MPLY_DOT_MQ_DOT_B <= OUT_3A_B;
	MB_MPLY_DOT_MQ_DOT_B1_CYCLE <= OUT_2A_B;
	MB_MPLY_DOT_MQ_DOT_B_DOT_B0 <= OUT_1B_B;
	MB_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_B9 <= OUT_2C_C;
	MB_MPLY_DOT_MQ_DOT_B_DOT_B0_DOT_STAR <= OUT_1C_B;
	MB_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_B0_DOT_NOT_BW <= OUT_2D_B;
	MB_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_B9_DOT_STAR <= OUT_1D_C;
	MB_MPLY_DOT_MQ_DOT_B_DOT_3_DOT_T_DOT_B0_DOT_BW <= OUT_2E_B;
	MB_MPLY_DOT_MQ_DOT_B_DOT_1_DOT_B0_DOT_BW <= OUT_3F_A;
	MB_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_B1_4 <= OUT_2F_D;
	PB_1ST_SCAN <= OUT_5G_C;
	MB_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_B5_8 <= OUT_2G_E;
	MB_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_1_DOT_B1_9 <= OUT_2H_K;
	PS_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_1_DOT_B1_9 <= OUT_1H_C;
	MB_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_3_DOT_B1_9 <= OUT_2I_B;


end;
