ARM GAS  C:\Users\Mr.Zhu\AppData\Local\Temp\cc9SbqUb.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"tim.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.GetSysTime_us,"ax",%progbits
  16              		.align	1
  17              		.global	GetSysTime_us
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	GetSysTime_us:
  25              	.LFB68:
  26              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /**
   2:Core/Src/tim.c ****   ******************************************************************************
   3:Core/Src/tim.c ****   * File Name          : TIM.c
   4:Core/Src/tim.c ****   * Description        : This file provides code for the configuration
   5:Core/Src/tim.c ****   *                      of the TIM instances.
   6:Core/Src/tim.c ****   ******************************************************************************
   7:Core/Src/tim.c ****   * @attention
   8:Core/Src/tim.c ****   *
   9:Core/Src/tim.c ****   * <h2><center>&copy; Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/tim.c ****   * All rights reserved.</center></h2>
  11:Core/Src/tim.c ****   *
  12:Core/Src/tim.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/tim.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/tim.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/tim.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** 
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** uint32_t GetSysTime_us(void) {
  27              		.loc 1 24 30 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 38B5     		push	{r3, r4, r5, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 16
  34              		.cfi_offset 3, -16
ARM GAS  C:\Users\Mr.Zhu\AppData\Local\Temp\cc9SbqUb.s 			page 2


  35              		.cfi_offset 4, -12
  36              		.cfi_offset 5, -8
  37              		.cfi_offset 14, -4
  38              	.L2:
  25:Core/Src/tim.c ****     register uint32_t ms;
  39              		.loc 1 25 5 discriminator 1 view .LVU1
  26:Core/Src/tim.c ****     uint32_t value;
  40              		.loc 1 26 5 discriminator 1 view .LVU2
  27:Core/Src/tim.c **** 	do {
  41              		.loc 1 27 2 discriminator 1 view .LVU3
  28:Core/Src/tim.c ****         //获取系统当前时间，单位MS
  29:Core/Src/tim.c ****         ms = HAL_GetTick();
  42              		.loc 1 29 9 discriminator 1 view .LVU4
  43              		.loc 1 29 14 is_stmt 0 discriminator 1 view .LVU5
  44 0002 FFF7FEFF 		bl	HAL_GetTick
  45              	.LVL0:
  46 0006 0546     		mov	r5, r0
  47              	.LVL1:
  30:Core/Src/tim.c ****         value = ms * 1000U + ( SysTick->LOAD - SysTick->VAL ) * 1000U / SysTick->LOAD;
  48              		.loc 1 30 9 is_stmt 1 discriminator 1 view .LVU6
  49              		.loc 1 30 20 is_stmt 0 discriminator 1 view .LVU7
  50 0008 4FF47A74 		mov	r4, #1000
  51              		.loc 1 30 39 discriminator 1 view .LVU8
  52 000c 4FF0E022 		mov	r2, #-536813568
  53 0010 5369     		ldr	r3, [r2, #20]
  54              		.loc 1 30 55 discriminator 1 view .LVU9
  55 0012 9169     		ldr	r1, [r2, #24]
  56              		.loc 1 30 46 discriminator 1 view .LVU10
  57 0014 5B1A     		subs	r3, r3, r1
  58              		.loc 1 30 63 discriminator 1 view .LVU11
  59 0016 04FB03F3 		mul	r3, r4, r3
  60              		.loc 1 30 80 discriminator 1 view .LVU12
  61 001a 5269     		ldr	r2, [r2, #20]
  62              		.loc 1 30 71 discriminator 1 view .LVU13
  63 001c B3FBF2F3 		udiv	r3, r3, r2
  64              		.loc 1 30 15 discriminator 1 view .LVU14
  65 0020 04FB0034 		mla	r4, r4, r0, r3
  66              	.LVL2:
  31:Core/Src/tim.c **** 	}
  32:Core/Src/tim.c **** 	while (ms != HAL_GetTick());
  67              		.loc 1 32 8 is_stmt 1 discriminator 1 view .LVU15
  68              		.loc 1 32 15 is_stmt 0 discriminator 1 view .LVU16
  69 0024 FFF7FEFF 		bl	HAL_GetTick
  70              	.LVL3:
  71              		.loc 1 32 2 discriminator 1 view .LVU17
  72 0028 A842     		cmp	r0, r5
  73 002a EAD1     		bne	.L2
  33:Core/Src/tim.c **** 	return value;
  74              		.loc 1 33 2 is_stmt 1 view .LVU18
  34:Core/Src/tim.c **** }
  75              		.loc 1 34 1 is_stmt 0 view .LVU19
  76 002c 2046     		mov	r0, r4
  77 002e 38BD     		pop	{r3, r4, r5, pc}
  78              		.loc 1 34 1 view .LVU20
  79              		.cfi_endproc
  80              	.LFE68:
  82              		.section	.text.HAL_Delay_us,"ax",%progbits
ARM GAS  C:\Users\Mr.Zhu\AppData\Local\Temp\cc9SbqUb.s 			page 3


  83              		.align	1
  84              		.global	HAL_Delay_us
  85              		.syntax unified
  86              		.thumb
  87              		.thumb_func
  88              		.fpu softvfp
  90              	HAL_Delay_us:
  91              	.LVL4:
  92              	.LFB69:
  35:Core/Src/tim.c **** 
  36:Core/Src/tim.c **** void HAL_Delay_us(uint32_t us) {
  93              		.loc 1 36 32 is_stmt 1 view -0
  94              		.cfi_startproc
  95              		@ args = 0, pretend = 0, frame = 0
  96              		@ frame_needed = 0, uses_anonymous_args = 0
  97              		.loc 1 36 32 is_stmt 0 view .LVU22
  98 0000 38B5     		push	{r3, r4, r5, lr}
  99              	.LCFI1:
 100              		.cfi_def_cfa_offset 16
 101              		.cfi_offset 3, -16
 102              		.cfi_offset 4, -12
 103              		.cfi_offset 5, -8
 104              		.cfi_offset 14, -4
 105 0002 0546     		mov	r5, r0
  37:Core/Src/tim.c ****     uint32_t now = GetSysTime_us();
 106              		.loc 1 37 5 is_stmt 1 view .LVU23
 107              		.loc 1 37 20 is_stmt 0 view .LVU24
 108 0004 FFF7FEFF 		bl	GetSysTime_us
 109              	.LVL5:
 110              		.loc 1 37 20 view .LVU25
 111 0008 0446     		mov	r4, r0
 112              	.LVL6:
  38:Core/Src/tim.c ****     while (GetSysTime_us() - now < us);
 113              		.loc 1 38 5 is_stmt 1 view .LVU26
 114              	.L5:
 115              		.loc 1 38 39 discriminator 1 view .LVU27
 116              		.loc 1 38 11 discriminator 1 view .LVU28
 117              		.loc 1 38 12 is_stmt 0 discriminator 1 view .LVU29
 118 000a FFF7FEFF 		bl	GetSysTime_us
 119              	.LVL7:
 120              		.loc 1 38 28 discriminator 1 view .LVU30
 121 000e 001B     		subs	r0, r0, r4
 122              		.loc 1 38 11 discriminator 1 view .LVU31
 123 0010 A842     		cmp	r0, r5
 124 0012 FAD3     		bcc	.L5
  39:Core/Src/tim.c **** }
 125              		.loc 1 39 1 view .LVU32
 126 0014 38BD     		pop	{r3, r4, r5, pc}
 127              		.loc 1 39 1 view .LVU33
 128              		.cfi_endproc
 129              	.LFE69:
 131              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 132              		.align	1
 133              		.global	HAL_TIM_Base_MspInit
 134              		.syntax unified
 135              		.thumb
 136              		.thumb_func
ARM GAS  C:\Users\Mr.Zhu\AppData\Local\Temp\cc9SbqUb.s 			page 4


 137              		.fpu softvfp
 139              	HAL_TIM_Base_MspInit:
 140              	.LVL8:
 141              	.LFB73:
  40:Core/Src/tim.c **** 
  41:Core/Src/tim.c **** /* USER CODE END 0 */
  42:Core/Src/tim.c **** 
  43:Core/Src/tim.c **** TIM_HandleTypeDef htim2;
  44:Core/Src/tim.c **** TIM_HandleTypeDef htim3;
  45:Core/Src/tim.c **** TIM_HandleTypeDef htim4;
  46:Core/Src/tim.c **** 
  47:Core/Src/tim.c **** /* TIM2 init function */
  48:Core/Src/tim.c **** void MX_TIM2_Init(void)
  49:Core/Src/tim.c **** {
  50:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  51:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  52:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  53:Core/Src/tim.c **** 
  54:Core/Src/tim.c ****   htim2.Instance = TIM2;
  55:Core/Src/tim.c ****   htim2.Init.Prescaler = 71;
  56:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  57:Core/Src/tim.c ****   htim2.Init.Period = 19999;
  58:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  59:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  60:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
  61:Core/Src/tim.c ****   {
  62:Core/Src/tim.c ****     Error_Handler();
  63:Core/Src/tim.c ****   }
  64:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  65:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
  66:Core/Src/tim.c ****   {
  67:Core/Src/tim.c ****     Error_Handler();
  68:Core/Src/tim.c ****   }
  69:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
  70:Core/Src/tim.c ****   {
  71:Core/Src/tim.c ****     Error_Handler();
  72:Core/Src/tim.c ****   }
  73:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  74:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  75:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
  76:Core/Src/tim.c ****   {
  77:Core/Src/tim.c ****     Error_Handler();
  78:Core/Src/tim.c ****   }
  79:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM2;
  80:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
  81:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
  82:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  83:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
  84:Core/Src/tim.c ****   {
  85:Core/Src/tim.c ****     Error_Handler();
  86:Core/Src/tim.c ****   }
  87:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
  88:Core/Src/tim.c ****   {
  89:Core/Src/tim.c ****     Error_Handler();
  90:Core/Src/tim.c ****   }
  91:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
  92:Core/Src/tim.c ****   {
ARM GAS  C:\Users\Mr.Zhu\AppData\Local\Temp\cc9SbqUb.s 			page 5


  93:Core/Src/tim.c ****     Error_Handler();
  94:Core/Src/tim.c ****   }
  95:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
  96:Core/Src/tim.c ****   {
  97:Core/Src/tim.c ****     Error_Handler();
  98:Core/Src/tim.c ****   }
  99:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim2);
 100:Core/Src/tim.c **** 
 101:Core/Src/tim.c **** }
 102:Core/Src/tim.c **** /* TIM3 init function */
 103:Core/Src/tim.c **** void MX_TIM3_Init(void)
 104:Core/Src/tim.c **** {
 105:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 106:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 107:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 108:Core/Src/tim.c **** 
 109:Core/Src/tim.c ****   htim3.Instance = TIM3;
 110:Core/Src/tim.c ****   htim3.Init.Prescaler = 71;
 111:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 112:Core/Src/tim.c ****   htim3.Init.Period = 19999;
 113:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 114:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 115:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 116:Core/Src/tim.c ****   {
 117:Core/Src/tim.c ****     Error_Handler();
 118:Core/Src/tim.c ****   }
 119:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 120:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 121:Core/Src/tim.c ****   {
 122:Core/Src/tim.c ****     Error_Handler();
 123:Core/Src/tim.c ****   }
 124:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 125:Core/Src/tim.c ****   {
 126:Core/Src/tim.c ****     Error_Handler();
 127:Core/Src/tim.c ****   }
 128:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 129:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 130:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 131:Core/Src/tim.c ****   {
 132:Core/Src/tim.c ****     Error_Handler();
 133:Core/Src/tim.c ****   }
 134:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM2;
 135:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 136:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 137:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 138:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 139:Core/Src/tim.c ****   {
 140:Core/Src/tim.c ****     Error_Handler();
 141:Core/Src/tim.c ****   }
 142:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 143:Core/Src/tim.c ****   {
 144:Core/Src/tim.c ****     Error_Handler();
 145:Core/Src/tim.c ****   }
 146:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 147:Core/Src/tim.c ****   {
 148:Core/Src/tim.c ****     Error_Handler();
 149:Core/Src/tim.c ****   }
ARM GAS  C:\Users\Mr.Zhu\AppData\Local\Temp\cc9SbqUb.s 			page 6


 150:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 151:Core/Src/tim.c ****   {
 152:Core/Src/tim.c ****     Error_Handler();
 153:Core/Src/tim.c ****   }
 154:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim3);
 155:Core/Src/tim.c **** 
 156:Core/Src/tim.c **** }
 157:Core/Src/tim.c **** /* TIM4 init function */
 158:Core/Src/tim.c **** void MX_TIM4_Init(void)
 159:Core/Src/tim.c **** {
 160:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 161:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 162:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 163:Core/Src/tim.c **** 
 164:Core/Src/tim.c ****   htim4.Instance = TIM4;
 165:Core/Src/tim.c ****   htim4.Init.Prescaler = 71;
 166:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 167:Core/Src/tim.c ****   htim4.Init.Period = 19999;
 168:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 169:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 170:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 171:Core/Src/tim.c ****   {
 172:Core/Src/tim.c ****     Error_Handler();
 173:Core/Src/tim.c ****   }
 174:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 175:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 176:Core/Src/tim.c ****   {
 177:Core/Src/tim.c ****     Error_Handler();
 178:Core/Src/tim.c ****   }
 179:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 180:Core/Src/tim.c ****   {
 181:Core/Src/tim.c ****     Error_Handler();
 182:Core/Src/tim.c ****   }
 183:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 184:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 185:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 186:Core/Src/tim.c ****   {
 187:Core/Src/tim.c ****     Error_Handler();
 188:Core/Src/tim.c ****   }
 189:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM2;
 190:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 191:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 192:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 193:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 194:Core/Src/tim.c ****   {
 195:Core/Src/tim.c ****     Error_Handler();
 196:Core/Src/tim.c ****   }
 197:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 198:Core/Src/tim.c ****   {
 199:Core/Src/tim.c ****     Error_Handler();
 200:Core/Src/tim.c ****   }
 201:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 202:Core/Src/tim.c ****   {
 203:Core/Src/tim.c ****     Error_Handler();
 204:Core/Src/tim.c ****   }
 205:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 206:Core/Src/tim.c ****   {
ARM GAS  C:\Users\Mr.Zhu\AppData\Local\Temp\cc9SbqUb.s 			page 7


 207:Core/Src/tim.c ****     Error_Handler();
 208:Core/Src/tim.c ****   }
 209:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim4);
 210:Core/Src/tim.c **** 
 211:Core/Src/tim.c **** }
 212:Core/Src/tim.c **** 
 213:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 214:Core/Src/tim.c **** {
 142              		.loc 1 214 1 is_stmt 1 view -0
 143              		.cfi_startproc
 144              		@ args = 0, pretend = 0, frame = 16
 145              		@ frame_needed = 0, uses_anonymous_args = 0
 146              		@ link register save eliminated.
 147              		.loc 1 214 1 is_stmt 0 view .LVU35
 148 0000 84B0     		sub	sp, sp, #16
 149              	.LCFI2:
 150              		.cfi_def_cfa_offset 16
 215:Core/Src/tim.c **** 
 216:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM2)
 151              		.loc 1 216 3 is_stmt 1 view .LVU36
 152              		.loc 1 216 20 is_stmt 0 view .LVU37
 153 0002 0368     		ldr	r3, [r0]
 154              		.loc 1 216 5 view .LVU38
 155 0004 B3F1804F 		cmp	r3, #1073741824
 156 0008 07D0     		beq	.L12
 217:Core/Src/tim.c ****   {
 218:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 219:Core/Src/tim.c **** 
 220:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 0 */
 221:Core/Src/tim.c ****     /* TIM2 clock enable */
 222:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 223:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 224:Core/Src/tim.c **** 
 225:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 1 */
 226:Core/Src/tim.c ****   }
 227:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM3)
 157              		.loc 1 227 8 is_stmt 1 view .LVU39
 158              		.loc 1 227 10 is_stmt 0 view .LVU40
 159 000a 154A     		ldr	r2, .L15
 160 000c 9342     		cmp	r3, r2
 161 000e 10D0     		beq	.L13
 228:Core/Src/tim.c ****   {
 229:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 230:Core/Src/tim.c **** 
 231:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 0 */
 232:Core/Src/tim.c ****     /* TIM3 clock enable */
 233:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 234:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 235:Core/Src/tim.c **** 
 236:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 1 */
 237:Core/Src/tim.c ****   }
 238:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM4)
 162              		.loc 1 238 8 is_stmt 1 view .LVU41
 163              		.loc 1 238 10 is_stmt 0 view .LVU42
 164 0010 144A     		ldr	r2, .L15+4
 165 0012 9342     		cmp	r3, r2
 166 0014 18D0     		beq	.L14
ARM GAS  C:\Users\Mr.Zhu\AppData\Local\Temp\cc9SbqUb.s 			page 8


 167              	.L7:
 239:Core/Src/tim.c ****   {
 240:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 0 */
 241:Core/Src/tim.c **** 
 242:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 0 */
 243:Core/Src/tim.c ****     /* TIM4 clock enable */
 244:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
 245:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 246:Core/Src/tim.c **** 
 247:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 1 */
 248:Core/Src/tim.c ****   }
 249:Core/Src/tim.c **** }
 168              		.loc 1 249 1 view .LVU43
 169 0016 04B0     		add	sp, sp, #16
 170              	.LCFI3:
 171              		.cfi_remember_state
 172              		.cfi_def_cfa_offset 0
 173              		@ sp needed
 174 0018 7047     		bx	lr
 175              	.L12:
 176              	.LCFI4:
 177              		.cfi_restore_state
 222:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 178              		.loc 1 222 5 is_stmt 1 view .LVU44
 179              	.LBB2:
 222:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 180              		.loc 1 222 5 view .LVU45
 222:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 181              		.loc 1 222 5 view .LVU46
 182 001a 03F50433 		add	r3, r3, #135168
 183 001e DA69     		ldr	r2, [r3, #28]
 184 0020 42F00102 		orr	r2, r2, #1
 185 0024 DA61     		str	r2, [r3, #28]
 222:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 186              		.loc 1 222 5 view .LVU47
 187 0026 DB69     		ldr	r3, [r3, #28]
 188 0028 03F00103 		and	r3, r3, #1
 189 002c 0193     		str	r3, [sp, #4]
 222:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 190              		.loc 1 222 5 view .LVU48
 191 002e 019B     		ldr	r3, [sp, #4]
 192              	.LBE2:
 222:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 193              		.loc 1 222 5 view .LVU49
 194 0030 F1E7     		b	.L7
 195              	.L13:
 233:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 196              		.loc 1 233 5 view .LVU50
 197              	.LBB3:
 233:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 198              		.loc 1 233 5 view .LVU51
 233:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 199              		.loc 1 233 5 view .LVU52
 200 0032 0D4B     		ldr	r3, .L15+8
 201 0034 DA69     		ldr	r2, [r3, #28]
 202 0036 42F00202 		orr	r2, r2, #2
 203 003a DA61     		str	r2, [r3, #28]
ARM GAS  C:\Users\Mr.Zhu\AppData\Local\Temp\cc9SbqUb.s 			page 9


 233:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 204              		.loc 1 233 5 view .LVU53
 205 003c DB69     		ldr	r3, [r3, #28]
 206 003e 03F00203 		and	r3, r3, #2
 207 0042 0293     		str	r3, [sp, #8]
 233:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 208              		.loc 1 233 5 view .LVU54
 209 0044 029B     		ldr	r3, [sp, #8]
 210              	.LBE3:
 233:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 211              		.loc 1 233 5 view .LVU55
 212 0046 E6E7     		b	.L7
 213              	.L14:
 244:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 214              		.loc 1 244 5 view .LVU56
 215              	.LBB4:
 244:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 216              		.loc 1 244 5 view .LVU57
 244:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 217              		.loc 1 244 5 view .LVU58
 218 0048 074B     		ldr	r3, .L15+8
 219 004a DA69     		ldr	r2, [r3, #28]
 220 004c 42F00402 		orr	r2, r2, #4
 221 0050 DA61     		str	r2, [r3, #28]
 244:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 222              		.loc 1 244 5 view .LVU59
 223 0052 DB69     		ldr	r3, [r3, #28]
 224 0054 03F00403 		and	r3, r3, #4
 225 0058 0393     		str	r3, [sp, #12]
 244:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 226              		.loc 1 244 5 view .LVU60
 227 005a 039B     		ldr	r3, [sp, #12]
 228              	.LBE4:
 244:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 229              		.loc 1 244 5 view .LVU61
 230              		.loc 1 249 1 is_stmt 0 view .LVU62
 231 005c DBE7     		b	.L7
 232              	.L16:
 233 005e 00BF     		.align	2
 234              	.L15:
 235 0060 00040040 		.word	1073742848
 236 0064 00080040 		.word	1073743872
 237 0068 00100240 		.word	1073876992
 238              		.cfi_endproc
 239              	.LFE73:
 241              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 242              		.align	1
 243              		.global	HAL_TIM_MspPostInit
 244              		.syntax unified
 245              		.thumb
 246              		.thumb_func
 247              		.fpu softvfp
 249              	HAL_TIM_MspPostInit:
 250              	.LVL9:
 251              	.LFB74:
 250:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 251:Core/Src/tim.c **** {
ARM GAS  C:\Users\Mr.Zhu\AppData\Local\Temp\cc9SbqUb.s 			page 10


 252              		.loc 1 251 1 is_stmt 1 view -0
 253              		.cfi_startproc
 254              		@ args = 0, pretend = 0, frame = 32
 255              		@ frame_needed = 0, uses_anonymous_args = 0
 256              		.loc 1 251 1 is_stmt 0 view .LVU64
 257 0000 10B5     		push	{r4, lr}
 258              	.LCFI5:
 259              		.cfi_def_cfa_offset 8
 260              		.cfi_offset 4, -8
 261              		.cfi_offset 14, -4
 262 0002 88B0     		sub	sp, sp, #32
 263              	.LCFI6:
 264              		.cfi_def_cfa_offset 40
 252:Core/Src/tim.c **** 
 253:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 265              		.loc 1 253 3 is_stmt 1 view .LVU65
 266              		.loc 1 253 20 is_stmt 0 view .LVU66
 267 0004 0023     		movs	r3, #0
 268 0006 0493     		str	r3, [sp, #16]
 269 0008 0593     		str	r3, [sp, #20]
 270 000a 0693     		str	r3, [sp, #24]
 271 000c 0793     		str	r3, [sp, #28]
 254:Core/Src/tim.c ****   if(timHandle->Instance==TIM2)
 272              		.loc 1 254 3 is_stmt 1 view .LVU67
 273              		.loc 1 254 15 is_stmt 0 view .LVU68
 274 000e 0368     		ldr	r3, [r0]
 275              		.loc 1 254 5 view .LVU69
 276 0010 B3F1804F 		cmp	r3, #1073741824
 277 0014 07D0     		beq	.L22
 255:Core/Src/tim.c ****   {
 256:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspPostInit 0 */
 257:Core/Src/tim.c **** 
 258:Core/Src/tim.c ****   /* USER CODE END TIM2_MspPostInit 0 */
 259:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 260:Core/Src/tim.c ****     /**TIM2 GPIO Configuration    
 261:Core/Src/tim.c ****     PA0-WKUP     ------> TIM2_CH1
 262:Core/Src/tim.c ****     PA1     ------> TIM2_CH2
 263:Core/Src/tim.c ****     PA2     ------> TIM2_CH3
 264:Core/Src/tim.c ****     PA3     ------> TIM2_CH4 
 265:Core/Src/tim.c ****     */
 266:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 267:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 268:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 269:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 270:Core/Src/tim.c **** 
 271:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspPostInit 1 */
 272:Core/Src/tim.c **** 
 273:Core/Src/tim.c ****   /* USER CODE END TIM2_MspPostInit 1 */
 274:Core/Src/tim.c ****   }
 275:Core/Src/tim.c ****   else if(timHandle->Instance==TIM3)
 278              		.loc 1 275 8 is_stmt 1 view .LVU70
 279              		.loc 1 275 10 is_stmt 0 view .LVU71
 280 0016 2B4A     		ldr	r2, .L25
 281 0018 9342     		cmp	r3, r2
 282 001a 19D0     		beq	.L23
 276:Core/Src/tim.c ****   {
 277:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
ARM GAS  C:\Users\Mr.Zhu\AppData\Local\Temp\cc9SbqUb.s 			page 11


 278:Core/Src/tim.c **** 
 279:Core/Src/tim.c ****   /* USER CODE END TIM3_MspPostInit 0 */
 280:Core/Src/tim.c ****   
 281:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 282:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 283:Core/Src/tim.c ****     /**TIM3 GPIO Configuration    
 284:Core/Src/tim.c ****     PA6     ------> TIM3_CH1
 285:Core/Src/tim.c ****     PA7     ------> TIM3_CH2
 286:Core/Src/tim.c ****     PB0     ------> TIM3_CH3
 287:Core/Src/tim.c ****     PB1     ------> TIM3_CH4 
 288:Core/Src/tim.c ****     */
 289:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 290:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 291:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 292:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 293:Core/Src/tim.c **** 
 294:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 295:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 296:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 297:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 298:Core/Src/tim.c **** 
 299:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
 300:Core/Src/tim.c **** 
 301:Core/Src/tim.c ****   /* USER CODE END TIM3_MspPostInit 1 */
 302:Core/Src/tim.c ****   }
 303:Core/Src/tim.c ****   else if(timHandle->Instance==TIM4)
 283              		.loc 1 303 8 is_stmt 1 view .LVU72
 284              		.loc 1 303 10 is_stmt 0 view .LVU73
 285 001c 2A4A     		ldr	r2, .L25+4
 286 001e 9342     		cmp	r3, r2
 287 0020 3BD0     		beq	.L24
 288              	.LVL10:
 289              	.L17:
 304:Core/Src/tim.c ****   {
 305:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspPostInit 0 */
 306:Core/Src/tim.c **** 
 307:Core/Src/tim.c ****   /* USER CODE END TIM4_MspPostInit 0 */
 308:Core/Src/tim.c ****   
 309:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 310:Core/Src/tim.c ****     /**TIM4 GPIO Configuration    
 311:Core/Src/tim.c ****     PB6     ------> TIM4_CH1
 312:Core/Src/tim.c ****     PB7     ------> TIM4_CH2
 313:Core/Src/tim.c ****     PB8     ------> TIM4_CH3
 314:Core/Src/tim.c ****     PB9     ------> TIM4_CH4 
 315:Core/Src/tim.c ****     */
 316:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 317:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 318:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 319:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 320:Core/Src/tim.c **** 
 321:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspPostInit 1 */
 322:Core/Src/tim.c **** 
 323:Core/Src/tim.c ****   /* USER CODE END TIM4_MspPostInit 1 */
 324:Core/Src/tim.c ****   }
 325:Core/Src/tim.c **** 
 326:Core/Src/tim.c **** }
 290              		.loc 1 326 1 view .LVU74
ARM GAS  C:\Users\Mr.Zhu\AppData\Local\Temp\cc9SbqUb.s 			page 12


 291 0022 08B0     		add	sp, sp, #32
 292              	.LCFI7:
 293              		.cfi_remember_state
 294              		.cfi_def_cfa_offset 8
 295              		@ sp needed
 296 0024 10BD     		pop	{r4, pc}
 297              	.LVL11:
 298              	.L22:
 299              	.LCFI8:
 300              		.cfi_restore_state
 259:Core/Src/tim.c ****     /**TIM2 GPIO Configuration    
 301              		.loc 1 259 5 is_stmt 1 view .LVU75
 302              	.LBB5:
 259:Core/Src/tim.c ****     /**TIM2 GPIO Configuration    
 303              		.loc 1 259 5 view .LVU76
 259:Core/Src/tim.c ****     /**TIM2 GPIO Configuration    
 304              		.loc 1 259 5 view .LVU77
 305 0026 03F50433 		add	r3, r3, #135168
 306 002a 9A69     		ldr	r2, [r3, #24]
 307 002c 42F00402 		orr	r2, r2, #4
 308 0030 9A61     		str	r2, [r3, #24]
 259:Core/Src/tim.c ****     /**TIM2 GPIO Configuration    
 309              		.loc 1 259 5 view .LVU78
 310 0032 9B69     		ldr	r3, [r3, #24]
 311 0034 03F00403 		and	r3, r3, #4
 312 0038 0093     		str	r3, [sp]
 259:Core/Src/tim.c ****     /**TIM2 GPIO Configuration    
 313              		.loc 1 259 5 view .LVU79
 314 003a 009B     		ldr	r3, [sp]
 315              	.LBE5:
 259:Core/Src/tim.c ****     /**TIM2 GPIO Configuration    
 316              		.loc 1 259 5 view .LVU80
 266:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 317              		.loc 1 266 5 view .LVU81
 266:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 318              		.loc 1 266 25 is_stmt 0 view .LVU82
 319 003c 0F23     		movs	r3, #15
 320 003e 0493     		str	r3, [sp, #16]
 267:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 321              		.loc 1 267 5 is_stmt 1 view .LVU83
 267:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 322              		.loc 1 267 26 is_stmt 0 view .LVU84
 323 0040 0223     		movs	r3, #2
 324 0042 0593     		str	r3, [sp, #20]
 268:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 325              		.loc 1 268 5 is_stmt 1 view .LVU85
 268:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 326              		.loc 1 268 27 is_stmt 0 view .LVU86
 327 0044 0793     		str	r3, [sp, #28]
 269:Core/Src/tim.c **** 
 328              		.loc 1 269 5 is_stmt 1 view .LVU87
 329 0046 04A9     		add	r1, sp, #16
 330 0048 2048     		ldr	r0, .L25+8
 331              	.LVL12:
 269:Core/Src/tim.c **** 
 332              		.loc 1 269 5 is_stmt 0 view .LVU88
 333 004a FFF7FEFF 		bl	HAL_GPIO_Init
ARM GAS  C:\Users\Mr.Zhu\AppData\Local\Temp\cc9SbqUb.s 			page 13


 334              	.LVL13:
 335 004e E8E7     		b	.L17
 336              	.LVL14:
 337              	.L23:
 281:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 338              		.loc 1 281 5 is_stmt 1 view .LVU89
 339              	.LBB6:
 281:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 340              		.loc 1 281 5 view .LVU90
 281:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 341              		.loc 1 281 5 view .LVU91
 342 0050 1F4B     		ldr	r3, .L25+12
 343 0052 9A69     		ldr	r2, [r3, #24]
 344 0054 42F00402 		orr	r2, r2, #4
 345 0058 9A61     		str	r2, [r3, #24]
 281:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 346              		.loc 1 281 5 view .LVU92
 347 005a 9A69     		ldr	r2, [r3, #24]
 348 005c 02F00402 		and	r2, r2, #4
 349 0060 0192     		str	r2, [sp, #4]
 281:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 350              		.loc 1 281 5 view .LVU93
 351 0062 019A     		ldr	r2, [sp, #4]
 352              	.LBE6:
 281:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 353              		.loc 1 281 5 view .LVU94
 282:Core/Src/tim.c ****     /**TIM3 GPIO Configuration    
 354              		.loc 1 282 5 view .LVU95
 355              	.LBB7:
 282:Core/Src/tim.c ****     /**TIM3 GPIO Configuration    
 356              		.loc 1 282 5 view .LVU96
 282:Core/Src/tim.c ****     /**TIM3 GPIO Configuration    
 357              		.loc 1 282 5 view .LVU97
 358 0064 9A69     		ldr	r2, [r3, #24]
 359 0066 42F00802 		orr	r2, r2, #8
 360 006a 9A61     		str	r2, [r3, #24]
 282:Core/Src/tim.c ****     /**TIM3 GPIO Configuration    
 361              		.loc 1 282 5 view .LVU98
 362 006c 9B69     		ldr	r3, [r3, #24]
 363 006e 03F00803 		and	r3, r3, #8
 364 0072 0293     		str	r3, [sp, #8]
 282:Core/Src/tim.c ****     /**TIM3 GPIO Configuration    
 365              		.loc 1 282 5 view .LVU99
 366 0074 029B     		ldr	r3, [sp, #8]
 367              	.LBE7:
 282:Core/Src/tim.c ****     /**TIM3 GPIO Configuration    
 368              		.loc 1 282 5 view .LVU100
 289:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 369              		.loc 1 289 5 view .LVU101
 289:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 370              		.loc 1 289 25 is_stmt 0 view .LVU102
 371 0076 C023     		movs	r3, #192
 372 0078 0493     		str	r3, [sp, #16]
 290:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 373              		.loc 1 290 5 is_stmt 1 view .LVU103
 290:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 374              		.loc 1 290 26 is_stmt 0 view .LVU104
ARM GAS  C:\Users\Mr.Zhu\AppData\Local\Temp\cc9SbqUb.s 			page 14


 375 007a 0224     		movs	r4, #2
 376 007c 0594     		str	r4, [sp, #20]
 291:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 377              		.loc 1 291 5 is_stmt 1 view .LVU105
 291:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 378              		.loc 1 291 27 is_stmt 0 view .LVU106
 379 007e 0794     		str	r4, [sp, #28]
 292:Core/Src/tim.c **** 
 380              		.loc 1 292 5 is_stmt 1 view .LVU107
 381 0080 04A9     		add	r1, sp, #16
 382 0082 1248     		ldr	r0, .L25+8
 383              	.LVL15:
 292:Core/Src/tim.c **** 
 384              		.loc 1 292 5 is_stmt 0 view .LVU108
 385 0084 FFF7FEFF 		bl	HAL_GPIO_Init
 386              	.LVL16:
 294:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 387              		.loc 1 294 5 is_stmt 1 view .LVU109
 294:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 388              		.loc 1 294 25 is_stmt 0 view .LVU110
 389 0088 0323     		movs	r3, #3
 390 008a 0493     		str	r3, [sp, #16]
 295:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 391              		.loc 1 295 5 is_stmt 1 view .LVU111
 295:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 392              		.loc 1 295 26 is_stmt 0 view .LVU112
 393 008c 0594     		str	r4, [sp, #20]
 296:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 394              		.loc 1 296 5 is_stmt 1 view .LVU113
 296:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 395              		.loc 1 296 27 is_stmt 0 view .LVU114
 396 008e 0794     		str	r4, [sp, #28]
 297:Core/Src/tim.c **** 
 397              		.loc 1 297 5 is_stmt 1 view .LVU115
 398 0090 04A9     		add	r1, sp, #16
 399 0092 1048     		ldr	r0, .L25+16
 400 0094 FFF7FEFF 		bl	HAL_GPIO_Init
 401              	.LVL17:
 402 0098 C3E7     		b	.L17
 403              	.LVL18:
 404              	.L24:
 309:Core/Src/tim.c ****     /**TIM4 GPIO Configuration    
 405              		.loc 1 309 5 view .LVU116
 406              	.LBB8:
 309:Core/Src/tim.c ****     /**TIM4 GPIO Configuration    
 407              		.loc 1 309 5 view .LVU117
 309:Core/Src/tim.c ****     /**TIM4 GPIO Configuration    
 408              		.loc 1 309 5 view .LVU118
 409 009a 0D4B     		ldr	r3, .L25+12
 410 009c 9A69     		ldr	r2, [r3, #24]
 411 009e 42F00802 		orr	r2, r2, #8
 412 00a2 9A61     		str	r2, [r3, #24]
 309:Core/Src/tim.c ****     /**TIM4 GPIO Configuration    
 413              		.loc 1 309 5 view .LVU119
 414 00a4 9B69     		ldr	r3, [r3, #24]
 415 00a6 03F00803 		and	r3, r3, #8
 416 00aa 0393     		str	r3, [sp, #12]
ARM GAS  C:\Users\Mr.Zhu\AppData\Local\Temp\cc9SbqUb.s 			page 15


 309:Core/Src/tim.c ****     /**TIM4 GPIO Configuration    
 417              		.loc 1 309 5 view .LVU120
 418 00ac 039B     		ldr	r3, [sp, #12]
 419              	.LBE8:
 309:Core/Src/tim.c ****     /**TIM4 GPIO Configuration    
 420              		.loc 1 309 5 view .LVU121
 316:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 421              		.loc 1 316 5 view .LVU122
 316:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 422              		.loc 1 316 25 is_stmt 0 view .LVU123
 423 00ae 4FF47073 		mov	r3, #960
 424 00b2 0493     		str	r3, [sp, #16]
 317:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 425              		.loc 1 317 5 is_stmt 1 view .LVU124
 317:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 426              		.loc 1 317 26 is_stmt 0 view .LVU125
 427 00b4 0223     		movs	r3, #2
 428 00b6 0593     		str	r3, [sp, #20]
 318:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 429              		.loc 1 318 5 is_stmt 1 view .LVU126
 318:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 430              		.loc 1 318 27 is_stmt 0 view .LVU127
 431 00b8 0793     		str	r3, [sp, #28]
 319:Core/Src/tim.c **** 
 432              		.loc 1 319 5 is_stmt 1 view .LVU128
 433 00ba 04A9     		add	r1, sp, #16
 434 00bc 0548     		ldr	r0, .L25+16
 435              	.LVL19:
 319:Core/Src/tim.c **** 
 436              		.loc 1 319 5 is_stmt 0 view .LVU129
 437 00be FFF7FEFF 		bl	HAL_GPIO_Init
 438              	.LVL20:
 439              		.loc 1 326 1 view .LVU130
 440 00c2 AEE7     		b	.L17
 441              	.L26:
 442              		.align	2
 443              	.L25:
 444 00c4 00040040 		.word	1073742848
 445 00c8 00080040 		.word	1073743872
 446 00cc 00080140 		.word	1073809408
 447 00d0 00100240 		.word	1073876992
 448 00d4 000C0140 		.word	1073810432
 449              		.cfi_endproc
 450              	.LFE74:
 452              		.section	.text.MX_TIM2_Init,"ax",%progbits
 453              		.align	1
 454              		.global	MX_TIM2_Init
 455              		.syntax unified
 456              		.thumb
 457              		.thumb_func
 458              		.fpu softvfp
 460              	MX_TIM2_Init:
 461              	.LFB70:
  49:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 462              		.loc 1 49 1 is_stmt 1 view -0
 463              		.cfi_startproc
 464              		@ args = 0, pretend = 0, frame = 56
ARM GAS  C:\Users\Mr.Zhu\AppData\Local\Temp\cc9SbqUb.s 			page 16


 465              		@ frame_needed = 0, uses_anonymous_args = 0
 466 0000 00B5     		push	{lr}
 467              	.LCFI9:
 468              		.cfi_def_cfa_offset 4
 469              		.cfi_offset 14, -4
 470 0002 8FB0     		sub	sp, sp, #60
 471              	.LCFI10:
 472              		.cfi_def_cfa_offset 64
  50:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 473              		.loc 1 50 3 view .LVU132
  50:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 474              		.loc 1 50 26 is_stmt 0 view .LVU133
 475 0004 0023     		movs	r3, #0
 476 0006 0A93     		str	r3, [sp, #40]
 477 0008 0B93     		str	r3, [sp, #44]
 478 000a 0C93     		str	r3, [sp, #48]
 479 000c 0D93     		str	r3, [sp, #52]
  51:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 480              		.loc 1 51 3 is_stmt 1 view .LVU134
  51:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 481              		.loc 1 51 27 is_stmt 0 view .LVU135
 482 000e 0893     		str	r3, [sp, #32]
 483 0010 0993     		str	r3, [sp, #36]
  52:Core/Src/tim.c **** 
 484              		.loc 1 52 3 is_stmt 1 view .LVU136
  52:Core/Src/tim.c **** 
 485              		.loc 1 52 22 is_stmt 0 view .LVU137
 486 0012 0193     		str	r3, [sp, #4]
 487 0014 0293     		str	r3, [sp, #8]
 488 0016 0393     		str	r3, [sp, #12]
 489 0018 0493     		str	r3, [sp, #16]
 490 001a 0593     		str	r3, [sp, #20]
 491 001c 0693     		str	r3, [sp, #24]
 492 001e 0793     		str	r3, [sp, #28]
  54:Core/Src/tim.c ****   htim2.Init.Prescaler = 71;
 493              		.loc 1 54 3 is_stmt 1 view .LVU138
  54:Core/Src/tim.c ****   htim2.Init.Prescaler = 71;
 494              		.loc 1 54 18 is_stmt 0 view .LVU139
 495 0020 3148     		ldr	r0, .L45
 496 0022 4FF08042 		mov	r2, #1073741824
 497 0026 0260     		str	r2, [r0]
  55:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 498              		.loc 1 55 3 is_stmt 1 view .LVU140
  55:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 499              		.loc 1 55 24 is_stmt 0 view .LVU141
 500 0028 4722     		movs	r2, #71
 501 002a 4260     		str	r2, [r0, #4]
  56:Core/Src/tim.c ****   htim2.Init.Period = 19999;
 502              		.loc 1 56 3 is_stmt 1 view .LVU142
  56:Core/Src/tim.c ****   htim2.Init.Period = 19999;
 503              		.loc 1 56 26 is_stmt 0 view .LVU143
 504 002c 8360     		str	r3, [r0, #8]
  57:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 505              		.loc 1 57 3 is_stmt 1 view .LVU144
  57:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 506              		.loc 1 57 21 is_stmt 0 view .LVU145
 507 002e 44F61F62 		movw	r2, #19999
ARM GAS  C:\Users\Mr.Zhu\AppData\Local\Temp\cc9SbqUb.s 			page 17


 508 0032 C260     		str	r2, [r0, #12]
  58:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 509              		.loc 1 58 3 is_stmt 1 view .LVU146
  58:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 510              		.loc 1 58 28 is_stmt 0 view .LVU147
 511 0034 0361     		str	r3, [r0, #16]
  59:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 512              		.loc 1 59 3 is_stmt 1 view .LVU148
  59:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 513              		.loc 1 59 32 is_stmt 0 view .LVU149
 514 0036 8361     		str	r3, [r0, #24]
  60:Core/Src/tim.c ****   {
 515              		.loc 1 60 3 is_stmt 1 view .LVU150
  60:Core/Src/tim.c ****   {
 516              		.loc 1 60 7 is_stmt 0 view .LVU151
 517 0038 FFF7FEFF 		bl	HAL_TIM_Base_Init
 518              	.LVL21:
  60:Core/Src/tim.c ****   {
 519              		.loc 1 60 6 view .LVU152
 520 003c 0028     		cmp	r0, #0
 521 003e 3AD1     		bne	.L37
 522              	.L28:
  64:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 523              		.loc 1 64 3 is_stmt 1 view .LVU153
  64:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 524              		.loc 1 64 34 is_stmt 0 view .LVU154
 525 0040 4FF48053 		mov	r3, #4096
 526 0044 0A93     		str	r3, [sp, #40]
  65:Core/Src/tim.c ****   {
 527              		.loc 1 65 3 is_stmt 1 view .LVU155
  65:Core/Src/tim.c ****   {
 528              		.loc 1 65 7 is_stmt 0 view .LVU156
 529 0046 0AA9     		add	r1, sp, #40
 530 0048 2748     		ldr	r0, .L45
 531 004a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 532              	.LVL22:
  65:Core/Src/tim.c ****   {
 533              		.loc 1 65 6 view .LVU157
 534 004e 0028     		cmp	r0, #0
 535 0050 34D1     		bne	.L38
 536              	.L29:
  69:Core/Src/tim.c ****   {
 537              		.loc 1 69 3 is_stmt 1 view .LVU158
  69:Core/Src/tim.c ****   {
 538              		.loc 1 69 7 is_stmt 0 view .LVU159
 539 0052 2548     		ldr	r0, .L45
 540 0054 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 541              	.LVL23:
  69:Core/Src/tim.c ****   {
 542              		.loc 1 69 6 view .LVU160
 543 0058 0028     		cmp	r0, #0
 544 005a 32D1     		bne	.L39
 545              	.L30:
  73:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 546              		.loc 1 73 3 is_stmt 1 view .LVU161
  73:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 547              		.loc 1 73 37 is_stmt 0 view .LVU162
ARM GAS  C:\Users\Mr.Zhu\AppData\Local\Temp\cc9SbqUb.s 			page 18


 548 005c 0023     		movs	r3, #0
 549 005e 0893     		str	r3, [sp, #32]
  74:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 550              		.loc 1 74 3 is_stmt 1 view .LVU163
  74:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 551              		.loc 1 74 33 is_stmt 0 view .LVU164
 552 0060 0993     		str	r3, [sp, #36]
  75:Core/Src/tim.c ****   {
 553              		.loc 1 75 3 is_stmt 1 view .LVU165
  75:Core/Src/tim.c ****   {
 554              		.loc 1 75 7 is_stmt 0 view .LVU166
 555 0062 08A9     		add	r1, sp, #32
 556 0064 2048     		ldr	r0, .L45
 557 0066 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 558              	.LVL24:
  75:Core/Src/tim.c ****   {
 559              		.loc 1 75 6 view .LVU167
 560 006a 68BB     		cbnz	r0, .L40
 561              	.L31:
  79:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 562              		.loc 1 79 3 is_stmt 1 view .LVU168
  79:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 563              		.loc 1 79 20 is_stmt 0 view .LVU169
 564 006c 7023     		movs	r3, #112
 565 006e 0193     		str	r3, [sp, #4]
  80:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 566              		.loc 1 80 3 is_stmt 1 view .LVU170
  80:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 567              		.loc 1 80 19 is_stmt 0 view .LVU171
 568 0070 0022     		movs	r2, #0
 569 0072 0292     		str	r2, [sp, #8]
  81:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 570              		.loc 1 81 3 is_stmt 1 view .LVU172
  81:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 571              		.loc 1 81 24 is_stmt 0 view .LVU173
 572 0074 0223     		movs	r3, #2
 573 0076 0393     		str	r3, [sp, #12]
  82:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 574              		.loc 1 82 3 is_stmt 1 view .LVU174
  82:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 575              		.loc 1 82 24 is_stmt 0 view .LVU175
 576 0078 0592     		str	r2, [sp, #20]
  83:Core/Src/tim.c ****   {
 577              		.loc 1 83 3 is_stmt 1 view .LVU176
  83:Core/Src/tim.c ****   {
 578              		.loc 1 83 7 is_stmt 0 view .LVU177
 579 007a 01A9     		add	r1, sp, #4
 580 007c 1A48     		ldr	r0, .L45
 581 007e FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 582              	.LVL25:
  83:Core/Src/tim.c ****   {
 583              		.loc 1 83 6 view .LVU178
 584 0082 20BB     		cbnz	r0, .L41
 585              	.L32:
  87:Core/Src/tim.c ****   {
 586              		.loc 1 87 3 is_stmt 1 view .LVU179
  87:Core/Src/tim.c ****   {
ARM GAS  C:\Users\Mr.Zhu\AppData\Local\Temp\cc9SbqUb.s 			page 19


 587              		.loc 1 87 7 is_stmt 0 view .LVU180
 588 0084 0422     		movs	r2, #4
 589 0086 0DEB0201 		add	r1, sp, r2
 590 008a 1748     		ldr	r0, .L45
 591 008c FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 592              	.LVL26:
  87:Core/Src/tim.c ****   {
 593              		.loc 1 87 6 view .LVU181
 594 0090 00BB     		cbnz	r0, .L42
 595              	.L33:
  91:Core/Src/tim.c ****   {
 596              		.loc 1 91 3 is_stmt 1 view .LVU182
  91:Core/Src/tim.c ****   {
 597              		.loc 1 91 7 is_stmt 0 view .LVU183
 598 0092 0822     		movs	r2, #8
 599 0094 01A9     		add	r1, sp, #4
 600 0096 1448     		ldr	r0, .L45
 601 0098 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 602              	.LVL27:
  91:Core/Src/tim.c ****   {
 603              		.loc 1 91 6 view .LVU184
 604 009c E8B9     		cbnz	r0, .L43
 605              	.L34:
  95:Core/Src/tim.c ****   {
 606              		.loc 1 95 3 is_stmt 1 view .LVU185
  95:Core/Src/tim.c ****   {
 607              		.loc 1 95 7 is_stmt 0 view .LVU186
 608 009e 0C22     		movs	r2, #12
 609 00a0 01A9     		add	r1, sp, #4
 610 00a2 1148     		ldr	r0, .L45
 611 00a4 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 612              	.LVL28:
  95:Core/Src/tim.c ****   {
 613              		.loc 1 95 6 view .LVU187
 614 00a8 D0B9     		cbnz	r0, .L44
 615              	.L35:
  99:Core/Src/tim.c **** 
 616              		.loc 1 99 3 is_stmt 1 view .LVU188
 617 00aa 0F48     		ldr	r0, .L45
 618 00ac FFF7FEFF 		bl	HAL_TIM_MspPostInit
 619              	.LVL29:
 101:Core/Src/tim.c **** /* TIM3 init function */
 620              		.loc 1 101 1 is_stmt 0 view .LVU189
 621 00b0 0FB0     		add	sp, sp, #60
 622              	.LCFI11:
 623              		.cfi_remember_state
 624              		.cfi_def_cfa_offset 4
 625              		@ sp needed
 626 00b2 5DF804FB 		ldr	pc, [sp], #4
 627              	.L37:
 628              	.LCFI12:
 629              		.cfi_restore_state
  62:Core/Src/tim.c ****   }
 630              		.loc 1 62 5 is_stmt 1 view .LVU190
 631 00b6 FFF7FEFF 		bl	Error_Handler
 632              	.LVL30:
 633 00ba C1E7     		b	.L28
ARM GAS  C:\Users\Mr.Zhu\AppData\Local\Temp\cc9SbqUb.s 			page 20


 634              	.L38:
  67:Core/Src/tim.c ****   }
 635              		.loc 1 67 5 view .LVU191
 636 00bc FFF7FEFF 		bl	Error_Handler
 637              	.LVL31:
 638 00c0 C7E7     		b	.L29
 639              	.L39:
  71:Core/Src/tim.c ****   }
 640              		.loc 1 71 5 view .LVU192
 641 00c2 FFF7FEFF 		bl	Error_Handler
 642              	.LVL32:
 643 00c6 C9E7     		b	.L30
 644              	.L40:
  77:Core/Src/tim.c ****   }
 645              		.loc 1 77 5 view .LVU193
 646 00c8 FFF7FEFF 		bl	Error_Handler
 647              	.LVL33:
 648 00cc CEE7     		b	.L31
 649              	.L41:
  85:Core/Src/tim.c ****   }
 650              		.loc 1 85 5 view .LVU194
 651 00ce FFF7FEFF 		bl	Error_Handler
 652              	.LVL34:
 653 00d2 D7E7     		b	.L32
 654              	.L42:
  89:Core/Src/tim.c ****   }
 655              		.loc 1 89 5 view .LVU195
 656 00d4 FFF7FEFF 		bl	Error_Handler
 657              	.LVL35:
 658 00d8 DBE7     		b	.L33
 659              	.L43:
  93:Core/Src/tim.c ****   }
 660              		.loc 1 93 5 view .LVU196
 661 00da FFF7FEFF 		bl	Error_Handler
 662              	.LVL36:
 663 00de DEE7     		b	.L34
 664              	.L44:
  97:Core/Src/tim.c ****   }
 665              		.loc 1 97 5 view .LVU197
 666 00e0 FFF7FEFF 		bl	Error_Handler
 667              	.LVL37:
 668 00e4 E1E7     		b	.L35
 669              	.L46:
 670 00e6 00BF     		.align	2
 671              	.L45:
 672 00e8 00000000 		.word	.LANCHOR0
 673              		.cfi_endproc
 674              	.LFE70:
 676              		.section	.text.MX_TIM3_Init,"ax",%progbits
 677              		.align	1
 678              		.global	MX_TIM3_Init
 679              		.syntax unified
 680              		.thumb
 681              		.thumb_func
 682              		.fpu softvfp
 684              	MX_TIM3_Init:
 685              	.LFB71:
ARM GAS  C:\Users\Mr.Zhu\AppData\Local\Temp\cc9SbqUb.s 			page 21


 104:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 686              		.loc 1 104 1 view -0
 687              		.cfi_startproc
 688              		@ args = 0, pretend = 0, frame = 56
 689              		@ frame_needed = 0, uses_anonymous_args = 0
 690 0000 00B5     		push	{lr}
 691              	.LCFI13:
 692              		.cfi_def_cfa_offset 4
 693              		.cfi_offset 14, -4
 694 0002 8FB0     		sub	sp, sp, #60
 695              	.LCFI14:
 696              		.cfi_def_cfa_offset 64
 105:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 697              		.loc 1 105 3 view .LVU199
 105:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 698              		.loc 1 105 26 is_stmt 0 view .LVU200
 699 0004 0023     		movs	r3, #0
 700 0006 0A93     		str	r3, [sp, #40]
 701 0008 0B93     		str	r3, [sp, #44]
 702 000a 0C93     		str	r3, [sp, #48]
 703 000c 0D93     		str	r3, [sp, #52]
 106:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 704              		.loc 1 106 3 is_stmt 1 view .LVU201
 106:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 705              		.loc 1 106 27 is_stmt 0 view .LVU202
 706 000e 0893     		str	r3, [sp, #32]
 707 0010 0993     		str	r3, [sp, #36]
 107:Core/Src/tim.c **** 
 708              		.loc 1 107 3 is_stmt 1 view .LVU203
 107:Core/Src/tim.c **** 
 709              		.loc 1 107 22 is_stmt 0 view .LVU204
 710 0012 0193     		str	r3, [sp, #4]
 711 0014 0293     		str	r3, [sp, #8]
 712 0016 0393     		str	r3, [sp, #12]
 713 0018 0493     		str	r3, [sp, #16]
 714 001a 0593     		str	r3, [sp, #20]
 715 001c 0693     		str	r3, [sp, #24]
 716 001e 0793     		str	r3, [sp, #28]
 109:Core/Src/tim.c ****   htim3.Init.Prescaler = 71;
 717              		.loc 1 109 3 is_stmt 1 view .LVU205
 109:Core/Src/tim.c ****   htim3.Init.Prescaler = 71;
 718              		.loc 1 109 18 is_stmt 0 view .LVU206
 719 0020 3048     		ldr	r0, .L65
 720 0022 314A     		ldr	r2, .L65+4
 721 0024 0260     		str	r2, [r0]
 110:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 722              		.loc 1 110 3 is_stmt 1 view .LVU207
 110:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 723              		.loc 1 110 24 is_stmt 0 view .LVU208
 724 0026 4722     		movs	r2, #71
 725 0028 4260     		str	r2, [r0, #4]
 111:Core/Src/tim.c ****   htim3.Init.Period = 19999;
 726              		.loc 1 111 3 is_stmt 1 view .LVU209
 111:Core/Src/tim.c ****   htim3.Init.Period = 19999;
 727              		.loc 1 111 26 is_stmt 0 view .LVU210
 728 002a 8360     		str	r3, [r0, #8]
 112:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
ARM GAS  C:\Users\Mr.Zhu\AppData\Local\Temp\cc9SbqUb.s 			page 22


 729              		.loc 1 112 3 is_stmt 1 view .LVU211
 112:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 730              		.loc 1 112 21 is_stmt 0 view .LVU212
 731 002c 44F61F62 		movw	r2, #19999
 732 0030 C260     		str	r2, [r0, #12]
 113:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 733              		.loc 1 113 3 is_stmt 1 view .LVU213
 113:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 734              		.loc 1 113 28 is_stmt 0 view .LVU214
 735 0032 0361     		str	r3, [r0, #16]
 114:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 736              		.loc 1 114 3 is_stmt 1 view .LVU215
 114:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 737              		.loc 1 114 32 is_stmt 0 view .LVU216
 738 0034 8361     		str	r3, [r0, #24]
 115:Core/Src/tim.c ****   {
 739              		.loc 1 115 3 is_stmt 1 view .LVU217
 115:Core/Src/tim.c ****   {
 740              		.loc 1 115 7 is_stmt 0 view .LVU218
 741 0036 FFF7FEFF 		bl	HAL_TIM_Base_Init
 742              	.LVL38:
 115:Core/Src/tim.c ****   {
 743              		.loc 1 115 6 view .LVU219
 744 003a 0028     		cmp	r0, #0
 745 003c 3AD1     		bne	.L57
 746              	.L48:
 119:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 747              		.loc 1 119 3 is_stmt 1 view .LVU220
 119:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 748              		.loc 1 119 34 is_stmt 0 view .LVU221
 749 003e 4FF48053 		mov	r3, #4096
 750 0042 0A93     		str	r3, [sp, #40]
 120:Core/Src/tim.c ****   {
 751              		.loc 1 120 3 is_stmt 1 view .LVU222
 120:Core/Src/tim.c ****   {
 752              		.loc 1 120 7 is_stmt 0 view .LVU223
 753 0044 0AA9     		add	r1, sp, #40
 754 0046 2748     		ldr	r0, .L65
 755 0048 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 756              	.LVL39:
 120:Core/Src/tim.c ****   {
 757              		.loc 1 120 6 view .LVU224
 758 004c 0028     		cmp	r0, #0
 759 004e 34D1     		bne	.L58
 760              	.L49:
 124:Core/Src/tim.c ****   {
 761              		.loc 1 124 3 is_stmt 1 view .LVU225
 124:Core/Src/tim.c ****   {
 762              		.loc 1 124 7 is_stmt 0 view .LVU226
 763 0050 2448     		ldr	r0, .L65
 764 0052 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 765              	.LVL40:
 124:Core/Src/tim.c ****   {
 766              		.loc 1 124 6 view .LVU227
 767 0056 0028     		cmp	r0, #0
 768 0058 32D1     		bne	.L59
 769              	.L50:
ARM GAS  C:\Users\Mr.Zhu\AppData\Local\Temp\cc9SbqUb.s 			page 23


 128:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 770              		.loc 1 128 3 is_stmt 1 view .LVU228
 128:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 771              		.loc 1 128 37 is_stmt 0 view .LVU229
 772 005a 0023     		movs	r3, #0
 773 005c 0893     		str	r3, [sp, #32]
 129:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 774              		.loc 1 129 3 is_stmt 1 view .LVU230
 129:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 775              		.loc 1 129 33 is_stmt 0 view .LVU231
 776 005e 0993     		str	r3, [sp, #36]
 130:Core/Src/tim.c ****   {
 777              		.loc 1 130 3 is_stmt 1 view .LVU232
 130:Core/Src/tim.c ****   {
 778              		.loc 1 130 7 is_stmt 0 view .LVU233
 779 0060 08A9     		add	r1, sp, #32
 780 0062 2048     		ldr	r0, .L65
 781 0064 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 782              	.LVL41:
 130:Core/Src/tim.c ****   {
 783              		.loc 1 130 6 view .LVU234
 784 0068 68BB     		cbnz	r0, .L60
 785              	.L51:
 134:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 786              		.loc 1 134 3 is_stmt 1 view .LVU235
 134:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 787              		.loc 1 134 20 is_stmt 0 view .LVU236
 788 006a 7023     		movs	r3, #112
 789 006c 0193     		str	r3, [sp, #4]
 135:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 790              		.loc 1 135 3 is_stmt 1 view .LVU237
 135:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 791              		.loc 1 135 19 is_stmt 0 view .LVU238
 792 006e 0022     		movs	r2, #0
 793 0070 0292     		str	r2, [sp, #8]
 136:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 794              		.loc 1 136 3 is_stmt 1 view .LVU239
 136:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 795              		.loc 1 136 24 is_stmt 0 view .LVU240
 796 0072 0223     		movs	r3, #2
 797 0074 0393     		str	r3, [sp, #12]
 137:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 798              		.loc 1 137 3 is_stmt 1 view .LVU241
 137:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 799              		.loc 1 137 24 is_stmt 0 view .LVU242
 800 0076 0592     		str	r2, [sp, #20]
 138:Core/Src/tim.c ****   {
 801              		.loc 1 138 3 is_stmt 1 view .LVU243
 138:Core/Src/tim.c ****   {
 802              		.loc 1 138 7 is_stmt 0 view .LVU244
 803 0078 01A9     		add	r1, sp, #4
 804 007a 1A48     		ldr	r0, .L65
 805 007c FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 806              	.LVL42:
 138:Core/Src/tim.c ****   {
 807              		.loc 1 138 6 view .LVU245
 808 0080 20BB     		cbnz	r0, .L61
ARM GAS  C:\Users\Mr.Zhu\AppData\Local\Temp\cc9SbqUb.s 			page 24


 809              	.L52:
 142:Core/Src/tim.c ****   {
 810              		.loc 1 142 3 is_stmt 1 view .LVU246
 142:Core/Src/tim.c ****   {
 811              		.loc 1 142 7 is_stmt 0 view .LVU247
 812 0082 0422     		movs	r2, #4
 813 0084 0DEB0201 		add	r1, sp, r2
 814 0088 1648     		ldr	r0, .L65
 815 008a FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 816              	.LVL43:
 142:Core/Src/tim.c ****   {
 817              		.loc 1 142 6 view .LVU248
 818 008e 00BB     		cbnz	r0, .L62
 819              	.L53:
 146:Core/Src/tim.c ****   {
 820              		.loc 1 146 3 is_stmt 1 view .LVU249
 146:Core/Src/tim.c ****   {
 821              		.loc 1 146 7 is_stmt 0 view .LVU250
 822 0090 0822     		movs	r2, #8
 823 0092 01A9     		add	r1, sp, #4
 824 0094 1348     		ldr	r0, .L65
 825 0096 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 826              	.LVL44:
 146:Core/Src/tim.c ****   {
 827              		.loc 1 146 6 view .LVU251
 828 009a E8B9     		cbnz	r0, .L63
 829              	.L54:
 150:Core/Src/tim.c ****   {
 830              		.loc 1 150 3 is_stmt 1 view .LVU252
 150:Core/Src/tim.c ****   {
 831              		.loc 1 150 7 is_stmt 0 view .LVU253
 832 009c 0C22     		movs	r2, #12
 833 009e 01A9     		add	r1, sp, #4
 834 00a0 1048     		ldr	r0, .L65
 835 00a2 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 836              	.LVL45:
 150:Core/Src/tim.c ****   {
 837              		.loc 1 150 6 view .LVU254
 838 00a6 D0B9     		cbnz	r0, .L64
 839              	.L55:
 154:Core/Src/tim.c **** 
 840              		.loc 1 154 3 is_stmt 1 view .LVU255
 841 00a8 0E48     		ldr	r0, .L65
 842 00aa FFF7FEFF 		bl	HAL_TIM_MspPostInit
 843              	.LVL46:
 156:Core/Src/tim.c **** /* TIM4 init function */
 844              		.loc 1 156 1 is_stmt 0 view .LVU256
 845 00ae 0FB0     		add	sp, sp, #60
 846              	.LCFI15:
 847              		.cfi_remember_state
 848              		.cfi_def_cfa_offset 4
 849              		@ sp needed
 850 00b0 5DF804FB 		ldr	pc, [sp], #4
 851              	.L57:
 852              	.LCFI16:
 853              		.cfi_restore_state
 117:Core/Src/tim.c ****   }
ARM GAS  C:\Users\Mr.Zhu\AppData\Local\Temp\cc9SbqUb.s 			page 25


 854              		.loc 1 117 5 is_stmt 1 view .LVU257
 855 00b4 FFF7FEFF 		bl	Error_Handler
 856              	.LVL47:
 857 00b8 C1E7     		b	.L48
 858              	.L58:
 122:Core/Src/tim.c ****   }
 859              		.loc 1 122 5 view .LVU258
 860 00ba FFF7FEFF 		bl	Error_Handler
 861              	.LVL48:
 862 00be C7E7     		b	.L49
 863              	.L59:
 126:Core/Src/tim.c ****   }
 864              		.loc 1 126 5 view .LVU259
 865 00c0 FFF7FEFF 		bl	Error_Handler
 866              	.LVL49:
 867 00c4 C9E7     		b	.L50
 868              	.L60:
 132:Core/Src/tim.c ****   }
 869              		.loc 1 132 5 view .LVU260
 870 00c6 FFF7FEFF 		bl	Error_Handler
 871              	.LVL50:
 872 00ca CEE7     		b	.L51
 873              	.L61:
 140:Core/Src/tim.c ****   }
 874              		.loc 1 140 5 view .LVU261
 875 00cc FFF7FEFF 		bl	Error_Handler
 876              	.LVL51:
 877 00d0 D7E7     		b	.L52
 878              	.L62:
 144:Core/Src/tim.c ****   }
 879              		.loc 1 144 5 view .LVU262
 880 00d2 FFF7FEFF 		bl	Error_Handler
 881              	.LVL52:
 882 00d6 DBE7     		b	.L53
 883              	.L63:
 148:Core/Src/tim.c ****   }
 884              		.loc 1 148 5 view .LVU263
 885 00d8 FFF7FEFF 		bl	Error_Handler
 886              	.LVL53:
 887 00dc DEE7     		b	.L54
 888              	.L64:
 152:Core/Src/tim.c ****   }
 889              		.loc 1 152 5 view .LVU264
 890 00de FFF7FEFF 		bl	Error_Handler
 891              	.LVL54:
 892 00e2 E1E7     		b	.L55
 893              	.L66:
 894              		.align	2
 895              	.L65:
 896 00e4 00000000 		.word	.LANCHOR1
 897 00e8 00040040 		.word	1073742848
 898              		.cfi_endproc
 899              	.LFE71:
 901              		.section	.text.MX_TIM4_Init,"ax",%progbits
 902              		.align	1
 903              		.global	MX_TIM4_Init
 904              		.syntax unified
ARM GAS  C:\Users\Mr.Zhu\AppData\Local\Temp\cc9SbqUb.s 			page 26


 905              		.thumb
 906              		.thumb_func
 907              		.fpu softvfp
 909              	MX_TIM4_Init:
 910              	.LFB72:
 159:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 911              		.loc 1 159 1 view -0
 912              		.cfi_startproc
 913              		@ args = 0, pretend = 0, frame = 56
 914              		@ frame_needed = 0, uses_anonymous_args = 0
 915 0000 00B5     		push	{lr}
 916              	.LCFI17:
 917              		.cfi_def_cfa_offset 4
 918              		.cfi_offset 14, -4
 919 0002 8FB0     		sub	sp, sp, #60
 920              	.LCFI18:
 921              		.cfi_def_cfa_offset 64
 160:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 922              		.loc 1 160 3 view .LVU266
 160:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 923              		.loc 1 160 26 is_stmt 0 view .LVU267
 924 0004 0023     		movs	r3, #0
 925 0006 0A93     		str	r3, [sp, #40]
 926 0008 0B93     		str	r3, [sp, #44]
 927 000a 0C93     		str	r3, [sp, #48]
 928 000c 0D93     		str	r3, [sp, #52]
 161:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 929              		.loc 1 161 3 is_stmt 1 view .LVU268
 161:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 930              		.loc 1 161 27 is_stmt 0 view .LVU269
 931 000e 0893     		str	r3, [sp, #32]
 932 0010 0993     		str	r3, [sp, #36]
 162:Core/Src/tim.c **** 
 933              		.loc 1 162 3 is_stmt 1 view .LVU270
 162:Core/Src/tim.c **** 
 934              		.loc 1 162 22 is_stmt 0 view .LVU271
 935 0012 0193     		str	r3, [sp, #4]
 936 0014 0293     		str	r3, [sp, #8]
 937 0016 0393     		str	r3, [sp, #12]
 938 0018 0493     		str	r3, [sp, #16]
 939 001a 0593     		str	r3, [sp, #20]
 940 001c 0693     		str	r3, [sp, #24]
 941 001e 0793     		str	r3, [sp, #28]
 164:Core/Src/tim.c ****   htim4.Init.Prescaler = 71;
 942              		.loc 1 164 3 is_stmt 1 view .LVU272
 164:Core/Src/tim.c ****   htim4.Init.Prescaler = 71;
 943              		.loc 1 164 18 is_stmt 0 view .LVU273
 944 0020 3048     		ldr	r0, .L85
 945 0022 314A     		ldr	r2, .L85+4
 946 0024 0260     		str	r2, [r0]
 165:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 947              		.loc 1 165 3 is_stmt 1 view .LVU274
 165:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 948              		.loc 1 165 24 is_stmt 0 view .LVU275
 949 0026 4722     		movs	r2, #71
 950 0028 4260     		str	r2, [r0, #4]
 166:Core/Src/tim.c ****   htim4.Init.Period = 19999;
ARM GAS  C:\Users\Mr.Zhu\AppData\Local\Temp\cc9SbqUb.s 			page 27


 951              		.loc 1 166 3 is_stmt 1 view .LVU276
 166:Core/Src/tim.c ****   htim4.Init.Period = 19999;
 952              		.loc 1 166 26 is_stmt 0 view .LVU277
 953 002a 8360     		str	r3, [r0, #8]
 167:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 954              		.loc 1 167 3 is_stmt 1 view .LVU278
 167:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 955              		.loc 1 167 21 is_stmt 0 view .LVU279
 956 002c 44F61F62 		movw	r2, #19999
 957 0030 C260     		str	r2, [r0, #12]
 168:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 958              		.loc 1 168 3 is_stmt 1 view .LVU280
 168:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 959              		.loc 1 168 28 is_stmt 0 view .LVU281
 960 0032 0361     		str	r3, [r0, #16]
 169:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 961              		.loc 1 169 3 is_stmt 1 view .LVU282
 169:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 962              		.loc 1 169 32 is_stmt 0 view .LVU283
 963 0034 8361     		str	r3, [r0, #24]
 170:Core/Src/tim.c ****   {
 964              		.loc 1 170 3 is_stmt 1 view .LVU284
 170:Core/Src/tim.c ****   {
 965              		.loc 1 170 7 is_stmt 0 view .LVU285
 966 0036 FFF7FEFF 		bl	HAL_TIM_Base_Init
 967              	.LVL55:
 170:Core/Src/tim.c ****   {
 968              		.loc 1 170 6 view .LVU286
 969 003a 0028     		cmp	r0, #0
 970 003c 3AD1     		bne	.L77
 971              	.L68:
 174:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 972              		.loc 1 174 3 is_stmt 1 view .LVU287
 174:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 973              		.loc 1 174 34 is_stmt 0 view .LVU288
 974 003e 4FF48053 		mov	r3, #4096
 975 0042 0A93     		str	r3, [sp, #40]
 175:Core/Src/tim.c ****   {
 976              		.loc 1 175 3 is_stmt 1 view .LVU289
 175:Core/Src/tim.c ****   {
 977              		.loc 1 175 7 is_stmt 0 view .LVU290
 978 0044 0AA9     		add	r1, sp, #40
 979 0046 2748     		ldr	r0, .L85
 980 0048 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 981              	.LVL56:
 175:Core/Src/tim.c ****   {
 982              		.loc 1 175 6 view .LVU291
 983 004c 0028     		cmp	r0, #0
 984 004e 34D1     		bne	.L78
 985              	.L69:
 179:Core/Src/tim.c ****   {
 986              		.loc 1 179 3 is_stmt 1 view .LVU292
 179:Core/Src/tim.c ****   {
 987              		.loc 1 179 7 is_stmt 0 view .LVU293
 988 0050 2448     		ldr	r0, .L85
 989 0052 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 990              	.LVL57:
ARM GAS  C:\Users\Mr.Zhu\AppData\Local\Temp\cc9SbqUb.s 			page 28


 179:Core/Src/tim.c ****   {
 991              		.loc 1 179 6 view .LVU294
 992 0056 0028     		cmp	r0, #0
 993 0058 32D1     		bne	.L79
 994              	.L70:
 183:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 995              		.loc 1 183 3 is_stmt 1 view .LVU295
 183:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 996              		.loc 1 183 37 is_stmt 0 view .LVU296
 997 005a 0023     		movs	r3, #0
 998 005c 0893     		str	r3, [sp, #32]
 184:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 999              		.loc 1 184 3 is_stmt 1 view .LVU297
 184:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 1000              		.loc 1 184 33 is_stmt 0 view .LVU298
 1001 005e 0993     		str	r3, [sp, #36]
 185:Core/Src/tim.c ****   {
 1002              		.loc 1 185 3 is_stmt 1 view .LVU299
 185:Core/Src/tim.c ****   {
 1003              		.loc 1 185 7 is_stmt 0 view .LVU300
 1004 0060 08A9     		add	r1, sp, #32
 1005 0062 2048     		ldr	r0, .L85
 1006 0064 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1007              	.LVL58:
 185:Core/Src/tim.c ****   {
 1008              		.loc 1 185 6 view .LVU301
 1009 0068 68BB     		cbnz	r0, .L80
 1010              	.L71:
 189:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 1011              		.loc 1 189 3 is_stmt 1 view .LVU302
 189:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 1012              		.loc 1 189 20 is_stmt 0 view .LVU303
 1013 006a 7023     		movs	r3, #112
 1014 006c 0193     		str	r3, [sp, #4]
 190:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 1015              		.loc 1 190 3 is_stmt 1 view .LVU304
 190:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 1016              		.loc 1 190 19 is_stmt 0 view .LVU305
 1017 006e 0022     		movs	r2, #0
 1018 0070 0292     		str	r2, [sp, #8]
 191:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1019              		.loc 1 191 3 is_stmt 1 view .LVU306
 191:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1020              		.loc 1 191 24 is_stmt 0 view .LVU307
 1021 0072 0223     		movs	r3, #2
 1022 0074 0393     		str	r3, [sp, #12]
 192:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1023              		.loc 1 192 3 is_stmt 1 view .LVU308
 192:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1024              		.loc 1 192 24 is_stmt 0 view .LVU309
 1025 0076 0592     		str	r2, [sp, #20]
 193:Core/Src/tim.c ****   {
 1026              		.loc 1 193 3 is_stmt 1 view .LVU310
 193:Core/Src/tim.c ****   {
 1027              		.loc 1 193 7 is_stmt 0 view .LVU311
 1028 0078 01A9     		add	r1, sp, #4
 1029 007a 1A48     		ldr	r0, .L85
ARM GAS  C:\Users\Mr.Zhu\AppData\Local\Temp\cc9SbqUb.s 			page 29


 1030 007c FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1031              	.LVL59:
 193:Core/Src/tim.c ****   {
 1032              		.loc 1 193 6 view .LVU312
 1033 0080 20BB     		cbnz	r0, .L81
 1034              	.L72:
 197:Core/Src/tim.c ****   {
 1035              		.loc 1 197 3 is_stmt 1 view .LVU313
 197:Core/Src/tim.c ****   {
 1036              		.loc 1 197 7 is_stmt 0 view .LVU314
 1037 0082 0422     		movs	r2, #4
 1038 0084 0DEB0201 		add	r1, sp, r2
 1039 0088 1648     		ldr	r0, .L85
 1040 008a FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1041              	.LVL60:
 197:Core/Src/tim.c ****   {
 1042              		.loc 1 197 6 view .LVU315
 1043 008e 00BB     		cbnz	r0, .L82
 1044              	.L73:
 201:Core/Src/tim.c ****   {
 1045              		.loc 1 201 3 is_stmt 1 view .LVU316
 201:Core/Src/tim.c ****   {
 1046              		.loc 1 201 7 is_stmt 0 view .LVU317
 1047 0090 0822     		movs	r2, #8
 1048 0092 01A9     		add	r1, sp, #4
 1049 0094 1348     		ldr	r0, .L85
 1050 0096 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1051              	.LVL61:
 201:Core/Src/tim.c ****   {
 1052              		.loc 1 201 6 view .LVU318
 1053 009a E8B9     		cbnz	r0, .L83
 1054              	.L74:
 205:Core/Src/tim.c ****   {
 1055              		.loc 1 205 3 is_stmt 1 view .LVU319
 205:Core/Src/tim.c ****   {
 1056              		.loc 1 205 7 is_stmt 0 view .LVU320
 1057 009c 0C22     		movs	r2, #12
 1058 009e 01A9     		add	r1, sp, #4
 1059 00a0 1048     		ldr	r0, .L85
 1060 00a2 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1061              	.LVL62:
 205:Core/Src/tim.c ****   {
 1062              		.loc 1 205 6 view .LVU321
 1063 00a6 D0B9     		cbnz	r0, .L84
 1064              	.L75:
 209:Core/Src/tim.c **** 
 1065              		.loc 1 209 3 is_stmt 1 view .LVU322
 1066 00a8 0E48     		ldr	r0, .L85
 1067 00aa FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1068              	.LVL63:
 211:Core/Src/tim.c **** 
 1069              		.loc 1 211 1 is_stmt 0 view .LVU323
 1070 00ae 0FB0     		add	sp, sp, #60
 1071              	.LCFI19:
 1072              		.cfi_remember_state
 1073              		.cfi_def_cfa_offset 4
 1074              		@ sp needed
ARM GAS  C:\Users\Mr.Zhu\AppData\Local\Temp\cc9SbqUb.s 			page 30


 1075 00b0 5DF804FB 		ldr	pc, [sp], #4
 1076              	.L77:
 1077              	.LCFI20:
 1078              		.cfi_restore_state
 172:Core/Src/tim.c ****   }
 1079              		.loc 1 172 5 is_stmt 1 view .LVU324
 1080 00b4 FFF7FEFF 		bl	Error_Handler
 1081              	.LVL64:
 1082 00b8 C1E7     		b	.L68
 1083              	.L78:
 177:Core/Src/tim.c ****   }
 1084              		.loc 1 177 5 view .LVU325
 1085 00ba FFF7FEFF 		bl	Error_Handler
 1086              	.LVL65:
 1087 00be C7E7     		b	.L69
 1088              	.L79:
 181:Core/Src/tim.c ****   }
 1089              		.loc 1 181 5 view .LVU326
 1090 00c0 FFF7FEFF 		bl	Error_Handler
 1091              	.LVL66:
 1092 00c4 C9E7     		b	.L70
 1093              	.L80:
 187:Core/Src/tim.c ****   }
 1094              		.loc 1 187 5 view .LVU327
 1095 00c6 FFF7FEFF 		bl	Error_Handler
 1096              	.LVL67:
 1097 00ca CEE7     		b	.L71
 1098              	.L81:
 195:Core/Src/tim.c ****   }
 1099              		.loc 1 195 5 view .LVU328
 1100 00cc FFF7FEFF 		bl	Error_Handler
 1101              	.LVL68:
 1102 00d0 D7E7     		b	.L72
 1103              	.L82:
 199:Core/Src/tim.c ****   }
 1104              		.loc 1 199 5 view .LVU329
 1105 00d2 FFF7FEFF 		bl	Error_Handler
 1106              	.LVL69:
 1107 00d6 DBE7     		b	.L73
 1108              	.L83:
 203:Core/Src/tim.c ****   }
 1109              		.loc 1 203 5 view .LVU330
 1110 00d8 FFF7FEFF 		bl	Error_Handler
 1111              	.LVL70:
 1112 00dc DEE7     		b	.L74
 1113              	.L84:
 207:Core/Src/tim.c ****   }
 1114              		.loc 1 207 5 view .LVU331
 1115 00de FFF7FEFF 		bl	Error_Handler
 1116              	.LVL71:
 1117 00e2 E1E7     		b	.L75
 1118              	.L86:
 1119              		.align	2
 1120              	.L85:
 1121 00e4 00000000 		.word	.LANCHOR2
 1122 00e8 00080040 		.word	1073743872
 1123              		.cfi_endproc
ARM GAS  C:\Users\Mr.Zhu\AppData\Local\Temp\cc9SbqUb.s 			page 31


 1124              	.LFE72:
 1126              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 1127              		.align	1
 1128              		.global	HAL_TIM_Base_MspDeInit
 1129              		.syntax unified
 1130              		.thumb
 1131              		.thumb_func
 1132              		.fpu softvfp
 1134              	HAL_TIM_Base_MspDeInit:
 1135              	.LVL72:
 1136              	.LFB75:
 327:Core/Src/tim.c **** 
 328:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 329:Core/Src/tim.c **** {
 1137              		.loc 1 329 1 view -0
 1138              		.cfi_startproc
 1139              		@ args = 0, pretend = 0, frame = 0
 1140              		@ frame_needed = 0, uses_anonymous_args = 0
 1141              		@ link register save eliminated.
 330:Core/Src/tim.c **** 
 331:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM2)
 1142              		.loc 1 331 3 view .LVU333
 1143              		.loc 1 331 20 is_stmt 0 view .LVU334
 1144 0000 0368     		ldr	r3, [r0]
 1145              		.loc 1 331 5 view .LVU335
 1146 0002 B3F1804F 		cmp	r3, #1073741824
 1147 0006 06D0     		beq	.L91
 332:Core/Src/tim.c ****   {
 333:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 334:Core/Src/tim.c **** 
 335:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 336:Core/Src/tim.c ****     /* Peripheral clock disable */
 337:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 338:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 339:Core/Src/tim.c **** 
 340:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 341:Core/Src/tim.c ****   }
 342:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM3)
 1148              		.loc 1 342 8 is_stmt 1 view .LVU336
 1149              		.loc 1 342 10 is_stmt 0 view .LVU337
 1150 0008 0D4A     		ldr	r2, .L94
 1151 000a 9342     		cmp	r3, r2
 1152 000c 09D0     		beq	.L92
 343:Core/Src/tim.c ****   {
 344:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 345:Core/Src/tim.c **** 
 346:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 347:Core/Src/tim.c ****     /* Peripheral clock disable */
 348:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 349:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 350:Core/Src/tim.c **** 
 351:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 352:Core/Src/tim.c ****   }
 353:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM4)
 1153              		.loc 1 353 8 is_stmt 1 view .LVU338
 1154              		.loc 1 353 10 is_stmt 0 view .LVU339
 1155 000e 0D4A     		ldr	r2, .L94+4
ARM GAS  C:\Users\Mr.Zhu\AppData\Local\Temp\cc9SbqUb.s 			page 32


 1156 0010 9342     		cmp	r3, r2
 1157 0012 0DD0     		beq	.L93
 1158              	.L87:
 354:Core/Src/tim.c ****   {
 355:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
 356:Core/Src/tim.c **** 
 357:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 0 */
 358:Core/Src/tim.c ****     /* Peripheral clock disable */
 359:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_DISABLE();
 360:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 361:Core/Src/tim.c **** 
 362:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 1 */
 363:Core/Src/tim.c ****   }
 364:Core/Src/tim.c **** } 
 1159              		.loc 1 364 1 view .LVU340
 1160 0014 7047     		bx	lr
 1161              	.L91:
 337:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 1162              		.loc 1 337 5 is_stmt 1 view .LVU341
 1163 0016 0C4A     		ldr	r2, .L94+8
 1164 0018 D369     		ldr	r3, [r2, #28]
 1165 001a 23F00103 		bic	r3, r3, #1
 1166 001e D361     		str	r3, [r2, #28]
 1167 0020 7047     		bx	lr
 1168              	.L92:
 348:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 1169              		.loc 1 348 5 view .LVU342
 1170 0022 02F50332 		add	r2, r2, #134144
 1171 0026 D369     		ldr	r3, [r2, #28]
 1172 0028 23F00203 		bic	r3, r3, #2
 1173 002c D361     		str	r3, [r2, #28]
 1174 002e 7047     		bx	lr
 1175              	.L93:
 359:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 1176              		.loc 1 359 5 view .LVU343
 1177 0030 02F50232 		add	r2, r2, #133120
 1178 0034 D369     		ldr	r3, [r2, #28]
 1179 0036 23F00403 		bic	r3, r3, #4
 1180 003a D361     		str	r3, [r2, #28]
 1181              		.loc 1 364 1 is_stmt 0 view .LVU344
 1182 003c EAE7     		b	.L87
 1183              	.L95:
 1184 003e 00BF     		.align	2
 1185              	.L94:
 1186 0040 00040040 		.word	1073742848
 1187 0044 00080040 		.word	1073743872
 1188 0048 00100240 		.word	1073876992
 1189              		.cfi_endproc
 1190              	.LFE75:
 1192              		.global	htim4
 1193              		.global	htim3
 1194              		.global	htim2
 1195              		.section	.bss.htim2,"aw",%nobits
 1196              		.align	2
 1197              		.set	.LANCHOR0,. + 0
 1200              	htim2:
 1201 0000 00000000 		.space	72
ARM GAS  C:\Users\Mr.Zhu\AppData\Local\Temp\cc9SbqUb.s 			page 33


 1201      00000000 
 1201      00000000 
 1201      00000000 
 1201      00000000 
 1202              		.section	.bss.htim3,"aw",%nobits
 1203              		.align	2
 1204              		.set	.LANCHOR1,. + 0
 1207              	htim3:
 1208 0000 00000000 		.space	72
 1208      00000000 
 1208      00000000 
 1208      00000000 
 1208      00000000 
 1209              		.section	.bss.htim4,"aw",%nobits
 1210              		.align	2
 1211              		.set	.LANCHOR2,. + 0
 1214              	htim4:
 1215 0000 00000000 		.space	72
 1215      00000000 
 1215      00000000 
 1215      00000000 
 1215      00000000 
 1216              		.text
 1217              	.Letext0:
 1218              		.file 2 "e:\\clion\\gcc-arm-none-eabi\\10 2020-q4-major\\arm-none-eabi\\include\\machine\\_default
 1219              		.file 3 "e:\\clion\\gcc-arm-none-eabi\\10 2020-q4-major\\arm-none-eabi\\include\\sys\\_stdint.h"
 1220              		.file 4 "Drivers/CMSIS/Include/core_cm3.h"
 1221              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 1222              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 1223              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 1224              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 1225              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 1226              		.file 10 "Core/Inc/tim.h"
 1227              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim_ex.h"
 1228              		.file 12 "Core/Inc/main.h"
 1229              		.file 13 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
ARM GAS  C:\Users\Mr.Zhu\AppData\Local\Temp\cc9SbqUb.s 			page 34


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
C:\Users\Mr.Zhu\AppData\Local\Temp\cc9SbqUb.s:16     .text.GetSysTime_us:00000000 $t
C:\Users\Mr.Zhu\AppData\Local\Temp\cc9SbqUb.s:24     .text.GetSysTime_us:00000000 GetSysTime_us
C:\Users\Mr.Zhu\AppData\Local\Temp\cc9SbqUb.s:83     .text.HAL_Delay_us:00000000 $t
C:\Users\Mr.Zhu\AppData\Local\Temp\cc9SbqUb.s:90     .text.HAL_Delay_us:00000000 HAL_Delay_us
C:\Users\Mr.Zhu\AppData\Local\Temp\cc9SbqUb.s:132    .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\Mr.Zhu\AppData\Local\Temp\cc9SbqUb.s:139    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\Mr.Zhu\AppData\Local\Temp\cc9SbqUb.s:235    .text.HAL_TIM_Base_MspInit:00000060 $d
C:\Users\Mr.Zhu\AppData\Local\Temp\cc9SbqUb.s:242    .text.HAL_TIM_MspPostInit:00000000 $t
C:\Users\Mr.Zhu\AppData\Local\Temp\cc9SbqUb.s:249    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
C:\Users\Mr.Zhu\AppData\Local\Temp\cc9SbqUb.s:444    .text.HAL_TIM_MspPostInit:000000c4 $d
C:\Users\Mr.Zhu\AppData\Local\Temp\cc9SbqUb.s:453    .text.MX_TIM2_Init:00000000 $t
C:\Users\Mr.Zhu\AppData\Local\Temp\cc9SbqUb.s:460    .text.MX_TIM2_Init:00000000 MX_TIM2_Init
C:\Users\Mr.Zhu\AppData\Local\Temp\cc9SbqUb.s:672    .text.MX_TIM2_Init:000000e8 $d
C:\Users\Mr.Zhu\AppData\Local\Temp\cc9SbqUb.s:677    .text.MX_TIM3_Init:00000000 $t
C:\Users\Mr.Zhu\AppData\Local\Temp\cc9SbqUb.s:684    .text.MX_TIM3_Init:00000000 MX_TIM3_Init
C:\Users\Mr.Zhu\AppData\Local\Temp\cc9SbqUb.s:896    .text.MX_TIM3_Init:000000e4 $d
C:\Users\Mr.Zhu\AppData\Local\Temp\cc9SbqUb.s:902    .text.MX_TIM4_Init:00000000 $t
C:\Users\Mr.Zhu\AppData\Local\Temp\cc9SbqUb.s:909    .text.MX_TIM4_Init:00000000 MX_TIM4_Init
C:\Users\Mr.Zhu\AppData\Local\Temp\cc9SbqUb.s:1121   .text.MX_TIM4_Init:000000e4 $d
C:\Users\Mr.Zhu\AppData\Local\Temp\cc9SbqUb.s:1127   .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\Mr.Zhu\AppData\Local\Temp\cc9SbqUb.s:1134   .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\Mr.Zhu\AppData\Local\Temp\cc9SbqUb.s:1186   .text.HAL_TIM_Base_MspDeInit:00000040 $d
C:\Users\Mr.Zhu\AppData\Local\Temp\cc9SbqUb.s:1214   .bss.htim4:00000000 htim4
C:\Users\Mr.Zhu\AppData\Local\Temp\cc9SbqUb.s:1207   .bss.htim3:00000000 htim3
C:\Users\Mr.Zhu\AppData\Local\Temp\cc9SbqUb.s:1200   .bss.htim2:00000000 htim2
C:\Users\Mr.Zhu\AppData\Local\Temp\cc9SbqUb.s:1196   .bss.htim2:00000000 $d
C:\Users\Mr.Zhu\AppData\Local\Temp\cc9SbqUb.s:1203   .bss.htim3:00000000 $d
C:\Users\Mr.Zhu\AppData\Local\Temp\cc9SbqUb.s:1210   .bss.htim4:00000000 $d

UNDEFINED SYMBOLS
HAL_GetTick
HAL_GPIO_Init
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
Error_Handler
