// Seed: 1414764542
module module_0 (
    input wire id_0,
    output tri id_1,
    input tri1 id_2,
    input uwire id_3,
    output tri0 id_4,
    output tri1 id_5,
    output tri0 id_6,
    input tri0 id_7,
    output tri1 id_8,
    output tri id_9,
    input supply1 id_10,
    input tri id_11,
    input uwire id_12,
    input uwire id_13,
    input wor id_14,
    output uwire id_15,
    output wor id_16,
    input tri id_17,
    output supply1 id_18,
    input tri0 id_19,
    output tri0 id_20,
    input wand id_21
);
  specify
    specparam id_23 = 1;
  endspecify
endmodule
module module_1 #(
    parameter id_0 = 32'd30,
    parameter id_2 = 32'd78,
    parameter id_7 = 32'd5
) (
    input  uwire _id_0
    , _id_7,
    output wand  id_1,
    input  tri1  _id_2,
    output wor   id_3,
    input  uwire id_4,
    input  tri1  id_5
);
  wire [id_0 : id_7] id_8;
  logic [7:0][id_2 : -1] id_9;
  wire id_10;
  assign id_9[id_2] = -1;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_5,
      id_4,
      id_3,
      id_1,
      id_1,
      id_5,
      id_3,
      id_3,
      id_4,
      id_5,
      id_5,
      id_5,
      id_4,
      id_3,
      id_3,
      id_4,
      id_3,
      id_4,
      id_3,
      id_4
  );
  assign modCall_1.id_4 = 0;
  logic id_11;
  ;
  wire \id_12 ;
endmodule
