#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000017eff0965e0 .scope module, "Counter_tb" "Counter_tb" 2 2;
 .timescale -9 -12;
v0000017eff0a6870_0 .var "clk", 0 0;
v0000017eff0a6910_0 .net "q", 6 0, L_0000017eff24bd60;  1 drivers
v0000017eff0a3e70_0 .var "reset", 0 0;
S_0000017eff095420 .scope module, "circuit" "Counter" 2 6, 3 12 0, S_0000017eff0965e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 7 "q";
L_0000017eff24bd60 .functor BUFZ 7, v0000017eff24beb0_0, C4<0000000>, C4<0000000>, C4<0000000>;
v0000017eff24e6f0_0 .net "clk", 0 0, v0000017eff0a6870_0;  1 drivers
v0000017eff0a65f0_0 .net "q", 6 0, L_0000017eff24bd60;  alias, 1 drivers
v0000017eff0a6690_0 .net "r_next", 6 0, L_0000017eff0a4230;  1 drivers
v0000017eff0a6730_0 .net "r_reg", 6 0, v0000017eff24beb0_0;  1 drivers
v0000017eff0a67d0_0 .net "reset", 0 0, v0000017eff0a3e70_0;  1 drivers
S_0000017eff096900 .scope module, "uut1" "register7" 3 15, 3 1 0, S_0000017eff095420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 7 "d";
    .port_info 3 /OUTPUT 7 "q";
v0000017eff072d60_0 .net "clk", 0 0, v0000017eff0a6870_0;  alias, 1 drivers
v0000017eff072f80_0 .net "d", 6 0, L_0000017eff0a4230;  alias, 1 drivers
v0000017eff24beb0_0 .var "q", 6 0;
v0000017eff096a90_0 .net "reset", 0 0, v0000017eff0a3e70_0;  alias, 1 drivers
E_0000017eff0a76b0 .event posedge, v0000017eff096a90_0, v0000017eff072d60_0;
S_0000017eff24e380 .scope module, "uut2" "adder" 3 16, 3 8 0, S_0000017eff095420;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "I";
    .port_info 1 /OUTPUT 7 "O";
v0000017eff24e510_0 .net "I", 6 0, v0000017eff24beb0_0;  alias, 1 drivers
v0000017eff24e5b0_0 .net "O", 6 0, L_0000017eff0a4230;  alias, 1 drivers
L_0000017eff0ef008 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v0000017eff24e650_0 .net/2u *"_ivl_0", 6 0, L_0000017eff0ef008;  1 drivers
L_0000017eff0a4230 .arith/sum 7, v0000017eff24beb0_0, L_0000017eff0ef008;
    .scope S_0000017eff096900;
T_0 ;
    %wait E_0000017eff0a76b0;
    %load/vec4 v0000017eff096a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000017eff24beb0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000017eff072f80_0;
    %assign/vec4 v0000017eff24beb0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000017eff0965e0;
T_1 ;
    %load/vec4 v0000017eff0a6870_0;
    %inv;
    %store/vec4 v0000017eff0a6870_0, 0, 1;
    %delay 10000, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0000017eff0965e0;
T_2 ;
    %vpi_call 2 14 "$dumpfile", "CounterU.vcd" {0 0 0};
    %vpi_call 2 15 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000017eff0965e0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017eff0a6870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017eff0a3e70_0, 0;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017eff0a3e70_0, 0;
    %delay 20000, 0;
    %delay 20000, 0;
    %delay 20000, 0;
    %delay 20000, 0;
    %vpi_call 2 20 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0000017eff0965e0;
T_3 ;
    %vpi_call 2 24 "$monitor", "clk=%b reset=%b q=%b", v0000017eff0a6870_0, v0000017eff0a3e70_0, v0000017eff0a6910_0 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "CounterU_tb.v";
    "CounterU.v";
