<root><simulation><result_generated_time />2023-05-17 18:38:25<layer><layer_spec />{'B': 1, 'K': 512, 'C': 256, 'OY': 5, 'OX': 5, 'IY': 11, 'IX': 11, 'FY': 3, 'FX': 3, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />29491200<total_data_size_element />{'W': 1179648, 'I': 30976, 'O': 12800}<total_data_reuse />{'W': 25, 'I': 952.0661157024794, 'O': 2304}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_2', 'K_16']}, {'Row': ['C_32']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />1680</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1024, 1, 1], 'I': [512, 1, 1], 'O': [2, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 16), ('K', 2)], [('C', 32)]], [], []]<I />[[[('K', 2)], []], [[('C', 16)], [('C', 32)]], [], []]<O />[[[('C', 16)], [('C', 32)]], [[('K', 2)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OY', 5), ('OX', 5)], [('K', 4), ('K', 64), ('FX', 3), ('FY', 3)], []]<I />[[('OY', 5), ('OX', 5), ('K', 4), ('K', 64)], [('FX', 3), ('FY', 3)], []]<O />[[('OY', 5), ('OX', 5)], [('K', 4), ('K', 64), ('FX', 3), ('FY', 3)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 25, 1, 1], 'I': [2.0, 193.94, 2.45, 1.0], 'O': [512.0, 1, 9, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [8, 18874368, 18874368], 'I': [200, 495616, 495616], 'O': [200, 102400, 102400], 'O_partial': [200, 102400, 0], 'O_final': [0, 0, 102400]}<actual_mem_utilization_individual />{'W': [0.02, 0.56, 0.0], 'I': [0.39, 0.01, 0.0], 'O': [0.39, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.58, 0.0], 'I': [0.39, 0.58, 0.0], 'O': [0.39, 0.58, 0.0]}<effective_mem_size_bit />{'W': [8, 4718592, 18874368], 'I': [200, 495616, 495616], 'O': [40, 102400, 102400], 'O_partial': [40, 102400, 0], 'O_final': [0, 0, 102400]}<total_unit_count />{'W': [1024, 1024, 1, 1], 'I': [1024, 512, 1, 1], 'O': [1024, 2, 1, 1]}<unique_unit_count />{'W': [1024, 1024, 1, 1], 'I': [512, 512, 1, 1], 'O': [2, 2, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [2.0, 1.0, 1.0, 1.0], 'O': [512.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[1179648, 1179648], [1179648, 1179648], [1179648, 0]]<I />[[14745600, 76032], [76032, 30976], [30976, 0]]<O />[[(102400, 115200), (115200, 102400)], [(102400, 115200), (12800, 0)], [(0, 12800), (0, 0)]]<O_partial />[[(102400, 115200), (115200, 102400)], [(102400, 115200), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (12800, 0)], [(0, 12800), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[147456, 147456], [18432, 18432], [4608, 0]]<I />[[1843200, 9504], [1188, 484], [121, 0]]<O />[[(12800, 14400), (14400, 12800)], [(1600, 1800), (200, 0)], [(0, 50), (0, 0)]]<O_partial />[([12800, 14400], [14400, 12800]), ([1600, 1800], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [200, 0]), ([0, 50], [0, 0])]</mem_access_count_word><mac_count><active />29491200<idle />0</mac_count></basic_info><energy><total_energy />64479053.1<mem_energy_breakdown><W />[103.3, 3653.0, 6137.2]<I />[622.8, 170.0, 161.2]<O />[19.1, 356.7, 66.6]</mem_energy_breakdown><MAC_energy><active_MAC />64467763.2<idle_MAC />0.0<total />64467763.2</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.6035<utilization_without_data_loading />1.0<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.6035<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />95448<latency_cycle_without_data_loading />57600<ideal_computing_cycle />57600<data_loading><load_cycle_total />37848<load_cycle_individual />{'W': [16, 36864, 0], 'I': [200, 968, 0]}<load_cycle_combined />{'W': 36864, 'I': 968}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-57599], [-57575, -20727], [-57600, -57600]], 'I': [[-57599], [-51176, -49600], [-57600, -57600]], 'O': [[-57600], [-50688, -55296], [-57400, -57550]]}<mem_stall_cycle_shared />{'W': [[-57599], [-57575, 0], [0, 0]], 'I': [[-57599], [-51176, 0], [0, 0]], 'O': [[-57600], [-50688, -55296], [-57400, -57550]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 18874368, 18874368], 'I': [200, 495616, 495616], 'O': [200, 102400, 102400], 'O_partial': [200, 102400, 0], 'O_final': [0, 0, 102400]}<data_size_each_level_total />{'W': [8192, 18874368, 18874368], 'I': [102400, 495616, 495616], 'O': [400, 102400, 102400]}<loop_cycles_each_level />{'W': [25, 57600, 57600], 'I': [6400, 57600, 57600], 'O': [25, 57600, 57600]}<top_ir_loop_size />{'W': [25, 1, 1], 'I': [256, 9, 1], 'O': [1, 9, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.3], [327.7, 327.7], [327.7, 327.7]], 'I': [[8.0, 0.0], [16.0, 8.6], [8.6, 8.6]], 'O': [[8.0, 8.0], [16.0, 1.8], [1.8, 1.8]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [8192.0, 327.7], [327.7, 327.7]], 'I': [[8.0, 8.0], [4096.0, 77.4], [77.4, 8.6]], 'O': [[8.0, 8.0], [16.0, 16.0], [16.0, 1.8]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.3], [327.7, 327.7], [327.7, 0]], 'I': [[8.0, 0.0], [16.0, 8.6], [8.6, 0]], 'O': [[8.0, 8.0], [16.0, 1.8], [1.8, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.3], [361.5, 352.3], [336.3, 1.8]], 'I': [[8.0, 0.0], [361.5, 352.3], [336.3, 1.8]], 'O': [[8.0, 8.0], [361.5, 352.3], [336.3, 1.8]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 57600], [25, 25, 2304], [57600, 57600, 1]], 'I': [[1, 1, 57600], [6400, 6400, 9], [57600, 57600, 1]], 'O': [[1, 1, 57600], [25, 25, 2304], [57600, 57600, 1]]}<trans_time_real />{'W': [[0, 1, 57600], [[0, 25, 2304], [16, 25, 2304]], [[36864, 57600, 1], [9216, 57600, 1]]], 'I': [[0, 1, 57600], [[3, 6400, 9], [200, 6400, 9]], [[968, 57600, 1], [242, 57600, 1]]], 'O': [[0, 1, 57600], [[3, 25, 2304], [1, 25, 2304]], [[200, 57600, 1], [50, 57600, 1]]]}<single_stall_cycle />{'W': [[-1], [-25, -9], [-20736, -48384]], 'I': [[-1], [-6397, -6200], [-56632, -57358]], 'O': [[-1], [-22, -24], [-57400, -57550]]}<single_stall_count />{'W': [57599, 2303, 0], 'I': [57599, 8, 0], 'O': [57600, 2304, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [200, 0]}, 1: {'W': [36848, 0], 'I': [1600, 0], 'O': [6912, 200]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-57600, -57600], [-57400, -57600]], 1: [[-12240, -57600], [-50688, -57400]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.4<mem_area />121.4<mem_area_percentage />100.0 %</area></results><elapsed_time_second />0.626</simulation></root>