#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Jan  9 22:10:36 2025
# Process ID         : 411416
# Current directory  : /home/yanarion/Projet/enigme_scout/synthese-implementation
# Command line       : vivado -mode tcl -script labo_3_synth_impl.tcl
# Log file           : /home/yanarion/Projet/enigme_scout/synthese-implementation/vivado.log
# Journal file       : /home/yanarion/Projet/enigme_scout/synthese-implementation/vivado.jou
# Running On         : YannTourArch
# Platform           : Arch
# Operating System   : Arch Linux
# Processor Detail   : AMD Ryzen 7 5800X 8-Core Processor
# CPU Frequency      : 4534.399 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 50433 MB
# Swap memory        : 4294 MB
# Total Virtual      : 54728 MB
# Available Virtual  : 30524 MB
#-----------------------------------------------------------
source labo_3_synth_impl.tcl
# read_vhdl -vhdl2008 ../sources/utilitaires_inf3500_pkg.vhd
# read_vhdl -vhdl2008 ../sources/generateur_horloge_precis.vhd
# read_vhdl -vhdl2008 ../sources/monopulseur.vhd 
# read_vhdl -vhdl2008 ../sources/cadenas_labo_3.vhd
# read_vhdl -vhdl2008 ../sources/top_labo_3.vhd
# read_xdc ../xdc/basys_3_top.xdc
# synth_design -top top_labo_3 -part xc7a35tcpg236-1 -assert
Command: synth_design -top top_labo_3 -part xc7a35tcpg236-1 -assert
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 411441
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1887.855 ; gain = 427.832 ; free physical = 2675 ; free virtual = 28105
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_labo_3' [/home/yanarion/Projet/enigme_scout/sources/top_labo_3.vhd:32]
INFO: [Synth 8-638] synthesizing module 'generateur_horloge_precis' [/home/yanarion/Projet/enigme_scout/sources/generateur_horloge_precis.vhd:28]
	Parameter freq_in bound to: 100000000 - type: integer 
	Parameter freq_out bound to: 50 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generateur_horloge_precis' (0#1) [/home/yanarion/Projet/enigme_scout/sources/generateur_horloge_precis.vhd:28]
INFO: [Synth 8-638] synthesizing module 'monopulseur' [/home/yanarion/Projet/enigme_scout/sources/monopulseur.vhd:56]
	Parameter polarite_bouton_active bound to: 1'b1 
	Parameter polarite_sortie_active bound to: 1'b1 
	Parameter duree_rebond bound to: 1 - type: integer 
	Parameter duree_impulsion bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'monopulseur' (0#1) [/home/yanarion/Projet/enigme_scout/sources/monopulseur.vhd:56]
INFO: [Synth 8-638] synthesizing module 'cadenas_labo_3' [/home/yanarion/Projet/enigme_scout/sources/cadenas_labo_3.vhd:28]
	Parameter M bound to: 5 - type: integer 
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cadenas_labo_3' (0#1) [/home/yanarion/Projet/enigme_scout/sources/cadenas_labo_3.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'top_labo_3' (0#1) [/home/yanarion/Projet/enigme_scout/sources/top_labo_3.vhd:32]
WARNING: [Synth 8-7129] Port boutons[3] in module cadenas_labo_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port boutons[2] in module cadenas_labo_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port boutons[1] in module cadenas_labo_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port boutons[0] in module cadenas_labo_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[5] in module top_labo_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[4] in module top_labo_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[3] in module top_labo_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[2] in module top_labo_3 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1961.824 ; gain = 501.801 ; free physical = 2573 ; free virtual = 28003
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1979.637 ; gain = 519.613 ; free physical = 2561 ; free virtual = 27991
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1979.637 ; gain = 519.613 ; free physical = 2561 ; free virtual = 27991
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1979.637 ; gain = 0.000 ; free physical = 2561 ; free virtual = 27991
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/yanarion/Projet/enigme_scout/xdc/basys_3_top.xdc]
Finished Parsing XDC File [/home/yanarion/Projet/enigme_scout/xdc/basys_3_top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/yanarion/Projet/enigme_scout/xdc/basys_3_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_labo_3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_labo_3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2124.387 ; gain = 0.000 ; free physical = 2472 ; free virtual = 27904
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2124.387 ; gain = 0.000 ; free physical = 2472 ; free virtual = 27904
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2124.387 ; gain = 664.363 ; free physical = 2476 ; free virtual = 27911
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2132.391 ; gain = 672.367 ; free physical = 2463 ; free virtual = 27898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2132.391 ; gain = 672.367 ; free physical = 2463 ; free virtual = 27898
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'etat_reg' in module 'monopulseur'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           attend_action |                              000 |                              000
            action_recue |                              001 |                              001
    stabilisation_action |                              010 |                              010
          attend_relache |                              011 |                              011
           relache_recue |                              100 |                              100
   stabilisation_relache |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'etat_reg' using encoding 'sequential' in module 'monopulseur'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2132.391 ; gain = 672.367 ; free physical = 2460 ; free virtual = 27897
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   20 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 5     
+---Registers : 
	               20 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input    8 Bit        Muxes := 4     
	   4 Input    8 Bit        Muxes := 1     
	  12 Input    7 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 10    
	   6 Input    1 Bit        Muxes := 15    
	  12 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design top_labo_3 has port led[0] driven by constant 0
WARNING: [Synth 8-7129] Port led[5] in module top_labo_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[4] in module top_labo_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[3] in module top_labo_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[2] in module top_labo_3 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2132.391 ; gain = 672.367 ; free physical = 2461 ; free virtual = 27901
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+-------------+---------------+----------------+
|Module Name | RTL Object  | Depth x Width | Implemented As | 
+------------+-------------+---------------+----------------+
|top_labo_3  | lessegments | 128x8         | LUT            | 
|top_labo_3  | lessegments | 128x8         | LUT            | 
|top_labo_3  | lessegments | 128x8         | LUT            | 
|top_labo_3  | lessegments | 128x8         | LUT            | 
|top_labo_3  | lessegments | 128x8         | LUT            | 
|top_labo_3  | lessegments | 128x8         | LUT            | 
|top_labo_3  | lessegments | 128x8         | LUT            | 
|top_labo_3  | lessegments | 128x8         | LUT            | 
+------------+-------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2155.391 ; gain = 695.367 ; free physical = 2417 ; free virtual = 27858
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2174.422 ; gain = 714.398 ; free physical = 2402 ; free virtual = 27842
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2175.430 ; gain = 715.406 ; free physical = 2399 ; free virtual = 27840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2335.242 ; gain = 875.219 ; free physical = 2256 ; free virtual = 27693
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2335.242 ; gain = 875.219 ; free physical = 2256 ; free virtual = 27693
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2335.242 ; gain = 875.219 ; free physical = 2256 ; free virtual = 27693
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2335.242 ; gain = 875.219 ; free physical = 2256 ; free virtual = 27693
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2335.242 ; gain = 875.219 ; free physical = 2256 ; free virtual = 27693
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2335.242 ; gain = 875.219 ; free physical = 2256 ; free virtual = 27693
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    10|
|3     |LUT1   |     2|
|4     |LUT2   |     4|
|5     |LUT3   |     8|
|6     |LUT4   |    26|
|7     |LUT5   |    18|
|8     |LUT6   |    90|
|9     |MUXF7  |    33|
|10    |FDCE   |     4|
|11    |FDRE   |    71|
|12    |IBUF   |    22|
|13    |OBUF   |    24|
|14    |OBUFT  |     4|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2335.242 ; gain = 875.219 ; free physical = 2256 ; free virtual = 27693
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2335.242 ; gain = 730.469 ; free physical = 2264 ; free virtual = 27702
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2335.250 ; gain = 875.219 ; free physical = 2264 ; free virtual = 27702
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2335.250 ; gain = 0.000 ; free physical = 2264 ; free virtual = 27702
INFO: [Netlist 29-17] Analyzing 43 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/yanarion/Projet/enigme_scout/xdc/basys_3_top.xdc]
Finished Parsing XDC File [/home/yanarion/Projet/enigme_scout/xdc/basys_3_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2391.270 ; gain = 0.000 ; free physical = 2433 ; free virtual = 27870
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: a6fe1797
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 2391.270 ; gain = 957.996 ; free physical = 2433 ; free virtual = 27870
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1538.659; main = 1538.659; forked = 278.675
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3034.289; main = 2391.273; forked = 909.898
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2397.207 ; gain = 0.000 ; free physical = 2431 ; free virtual = 27869
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1bd29b46a

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2397.207 ; gain = 0.000 ; free physical = 2431 ; free virtual = 27869
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2628.160 ; gain = 0.000 ; free physical = 2229 ; free virtual = 27667

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1c75de4ca

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2666.113 ; gain = 268.906 ; free physical = 2223 ; free virtual = 27661

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 23595233d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2705.156 ; gain = 307.949 ; free physical = 2222 ; free virtual = 27659

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 23595233d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2705.156 ; gain = 307.949 ; free physical = 2222 ; free virtual = 27659
Phase 1 Placer Initialization | Checksum: 23595233d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2705.156 ; gain = 307.949 ; free physical = 2222 ; free virtual = 27659

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 29ee13a8f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2705.156 ; gain = 307.949 ; free physical = 2222 ; free virtual = 27659

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 25cc4a2b6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2705.156 ; gain = 307.949 ; free physical = 2221 ; free virtual = 27658

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 25cc4a2b6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2705.156 ; gain = 307.949 ; free physical = 2221 ; free virtual = 27658

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 27a8c0de8

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 2729.168 ; gain = 331.961 ; free physical = 2223 ; free virtual = 27660

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 27b5edc4b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 2729.168 ; gain = 331.961 ; free physical = 2210 ; free virtual = 27647

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 6 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 3 nets or LUTs. Breaked 0 LUT, combined 3 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2729.168 ; gain = 0.000 ; free physical = 2210 ; free virtual = 27647

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              3  |                     3  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              3  |                     3  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 25315b4a0

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 2729.168 ; gain = 331.961 ; free physical = 2210 ; free virtual = 27647
Phase 2.5 Global Place Phase2 | Checksum: 229722bed

Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 2729.168 ; gain = 331.961 ; free physical = 2204 ; free virtual = 27642
Phase 2 Global Placement | Checksum: 229722bed

Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 2729.168 ; gain = 331.961 ; free physical = 2204 ; free virtual = 27642

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 253a06f41

Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 2729.168 ; gain = 331.961 ; free physical = 2204 ; free virtual = 27642

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2bf46bb30

Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 2729.168 ; gain = 331.961 ; free physical = 2204 ; free virtual = 27641

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2c8036f52

Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 2729.168 ; gain = 331.961 ; free physical = 2204 ; free virtual = 27641

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2be8d94a2

Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 2729.168 ; gain = 331.961 ; free physical = 2204 ; free virtual = 27641

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2a30a1172

Time (s): cpu = 00:00:28 ; elapsed = 00:00:12 . Memory (MB): peak = 2729.168 ; gain = 331.961 ; free physical = 2204 ; free virtual = 27641

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 29448c697

Time (s): cpu = 00:00:28 ; elapsed = 00:00:12 . Memory (MB): peak = 2729.168 ; gain = 331.961 ; free physical = 2203 ; free virtual = 27641

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 288df6b67

Time (s): cpu = 00:00:28 ; elapsed = 00:00:12 . Memory (MB): peak = 2729.168 ; gain = 331.961 ; free physical = 2203 ; free virtual = 27641
Phase 3 Detail Placement | Checksum: 288df6b67

Time (s): cpu = 00:00:28 ; elapsed = 00:00:12 . Memory (MB): peak = 2729.168 ; gain = 331.961 ; free physical = 2203 ; free virtual = 27641

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2910b9ec1

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.572 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1bd9bd851

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2729.168 ; gain = 0.000 ; free physical = 2231 ; free virtual = 27668
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 2605b7072

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2729.168 ; gain = 0.000 ; free physical = 2231 ; free virtual = 27668
Phase 4.1.1.1 BUFG Insertion | Checksum: 2910b9ec1

Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 2729.168 ; gain = 331.961 ; free physical = 2231 ; free virtual = 27668

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.572. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1c8fdc625

Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 2729.168 ; gain = 331.961 ; free physical = 2231 ; free virtual = 27668

Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 2729.168 ; gain = 331.961 ; free physical = 2231 ; free virtual = 27668
Phase 4.1 Post Commit Optimization | Checksum: 1c8fdc625

Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 2729.168 ; gain = 331.961 ; free physical = 2231 ; free virtual = 27668

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1c8fdc625

Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 2729.168 ; gain = 331.961 ; free physical = 2231 ; free virtual = 27668

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1c8fdc625

Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 2729.168 ; gain = 331.961 ; free physical = 2231 ; free virtual = 27668
Phase 4.3 Placer Reporting | Checksum: 1c8fdc625

Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 2729.168 ; gain = 331.961 ; free physical = 2231 ; free virtual = 27668

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2729.168 ; gain = 0.000 ; free physical = 2231 ; free virtual = 27668

Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 2729.168 ; gain = 331.961 ; free physical = 2231 ; free virtual = 27668
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 276b1397d

Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 2729.168 ; gain = 331.961 ; free physical = 2231 ; free virtual = 27668
Ending Placer Task | Checksum: 26710cc33

Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 2729.168 ; gain = 331.961 ; free physical = 2231 ; free virtual = 27668
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:14 . Memory (MB): peak = 2729.168 ; gain = 337.898 ; free physical = 2231 ; free virtual = 27668
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: d9ec81b0 ConstDB: 0 ShapeSum: eca2ee2c RouteDB: a0815c57
Post Restoration Checksum: NetGraph: 685c6445 | NumContArr: cc204057 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2b9ce99d6

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 2801.102 ; gain = 71.934 ; free physical = 2040 ; free virtual = 27484

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2b9ce99d6

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 2801.102 ; gain = 71.934 ; free physical = 2039 ; free virtual = 27484

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2b9ce99d6

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 2801.102 ; gain = 71.934 ; free physical = 2039 ; free virtual = 27484
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 26fe00a60

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 2827.102 ; gain = 97.934 ; free physical = 2018 ; free virtual = 27464
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.559  | TNS=0.000  | WHS=-0.065 | THS=-0.250 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 195
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 195
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 256f121d7

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 2827.102 ; gain = 97.934 ; free physical = 2014 ; free virtual = 27460

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 256f121d7

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 2827.102 ; gain = 97.934 ; free physical = 2014 ; free virtual = 27460

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 23aecbf29

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 2827.102 ; gain = 97.934 ; free physical = 2014 ; free virtual = 27460
Phase 4 Initial Routing | Checksum: 23aecbf29

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 2827.102 ; gain = 97.934 ; free physical = 2014 ; free virtual = 27460

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.428  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 2d0ac66e6

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2827.102 ; gain = 97.934 ; free physical = 2014 ; free virtual = 27460
Phase 5 Rip-up And Reroute | Checksum: 2d0ac66e6

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2827.102 ; gain = 97.934 ; free physical = 2014 ; free virtual = 27460

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 2d0ac66e6

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2827.102 ; gain = 97.934 ; free physical = 2014 ; free virtual = 27460

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2d0ac66e6

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2827.102 ; gain = 97.934 ; free physical = 2014 ; free virtual = 27460
Phase 6 Delay and Skew Optimization | Checksum: 2d0ac66e6

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2827.102 ; gain = 97.934 ; free physical = 2014 ; free virtual = 27460

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.522  | TNS=0.000  | WHS=0.238  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 34cbf2225

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2827.102 ; gain = 97.934 ; free physical = 2014 ; free virtual = 27460
Phase 7 Post Hold Fix | Checksum: 34cbf2225

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2827.102 ; gain = 97.934 ; free physical = 2014 ; free virtual = 27460

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0784501 %
  Global Horizontal Routing Utilization  = 0.104243 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 34cbf2225

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2827.102 ; gain = 97.934 ; free physical = 2014 ; free virtual = 27460

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 34cbf2225

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2827.102 ; gain = 97.934 ; free physical = 2014 ; free virtual = 27460

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2ace497e5

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2827.102 ; gain = 97.934 ; free physical = 2014 ; free virtual = 27460

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2ace497e5

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2827.102 ; gain = 97.934 ; free physical = 2014 ; free virtual = 27460

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.522  | TNS=0.000  | WHS=0.238  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 2ace497e5

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2827.102 ; gain = 97.934 ; free physical = 2014 ; free virtual = 27460
Total Elapsed time in route_design: 16.65 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 16136e456

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2827.102 ; gain = 97.934 ; free physical = 2014 ; free virtual = 27460
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 16136e456

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2827.102 ; gain = 97.934 ; free physical = 2014 ; free virtual = 27460

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2827.102 ; gain = 97.934 ; free physical = 2014 ; free virtual = 27460
# write_bitstream -force -bin_file camp_bin 
Command: write_bitstream -force -bin_file camp_bin
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./camp_bin.bit...
Writing bitstream ./camp_bin.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 3192.773 ; gain = 365.672 ; free physical = 1634 ; free virtual = 27086
# open_hw_manager
# connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 30 2024-14:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



# get_hw_targets
# open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B03CFAA
# current_hw_device [get_hw_devices xc7a35t_0]
# set_property PROGRAM.FILE {top_labo_3.bit} [get_hw_devices xc7a35t_0]
ERROR: [Labtools 27-2149] File top_labo_3.bit not found. Check file name and file permissions.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jan  9 22:13:14 2025...
