{"sha": "27b9e8dc8448519b68522a7ec3ec2e40f8941516", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MjdiOWU4ZGM4NDQ4NTE5YjY4NTIyYTdlYzNlYzJlNDBmODk0MTUxNg==", "commit": {"author": {"name": "James Greenhalgh", "email": "james.greenhalgh@arm.com", "date": "2017-06-20T13:31:38Z"}, "committer": {"name": "James Greenhalgh", "email": "jgreenhalgh@gcc.gnu.org", "date": "2017-06-20T13:31:38Z"}, "message": "[Patch AArch64 obvious] Rearrange the processors in aarch64-cores.def\n\ngcc/\n\n\t* config/aarch64/aarch64-cores.def: Rearrange to sort by\n\tarchitecture, then by implementer ID.\n\t* config/aarch64/aarch64-tune.md: Regenerate.\n\nFrom-SVN: r249410", "tree": {"sha": "311e9d24c2ee7a9d829acc5401665e47d3ffa107", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/311e9d24c2ee7a9d829acc5401665e47d3ffa107"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/27b9e8dc8448519b68522a7ec3ec2e40f8941516", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/27b9e8dc8448519b68522a7ec3ec2e40f8941516", "html_url": "https://github.com/Rust-GCC/gccrs/commit/27b9e8dc8448519b68522a7ec3ec2e40f8941516", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/27b9e8dc8448519b68522a7ec3ec2e40f8941516/comments", "author": {"login": "jgreenhalgh-arm", "id": 6104025, "node_id": "MDQ6VXNlcjYxMDQwMjU=", "avatar_url": "https://avatars.githubusercontent.com/u/6104025?v=4", "gravatar_id": "", "url": "https://api.github.com/users/jgreenhalgh-arm", "html_url": "https://github.com/jgreenhalgh-arm", "followers_url": "https://api.github.com/users/jgreenhalgh-arm/followers", "following_url": "https://api.github.com/users/jgreenhalgh-arm/following{/other_user}", "gists_url": "https://api.github.com/users/jgreenhalgh-arm/gists{/gist_id}", "starred_url": "https://api.github.com/users/jgreenhalgh-arm/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/jgreenhalgh-arm/subscriptions", "organizations_url": "https://api.github.com/users/jgreenhalgh-arm/orgs", "repos_url": "https://api.github.com/users/jgreenhalgh-arm/repos", "events_url": "https://api.github.com/users/jgreenhalgh-arm/events{/privacy}", "received_events_url": "https://api.github.com/users/jgreenhalgh-arm/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "67ea3f4e0fd389f4f2097c5fe3faa40f18c69d30", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/67ea3f4e0fd389f4f2097c5fe3faa40f18c69d30", "html_url": "https://github.com/Rust-GCC/gccrs/commit/67ea3f4e0fd389f4f2097c5fe3faa40f18c69d30"}], "stats": {"total": 32, "additions": 20, "deletions": 12}, "files": [{"sha": "22d5b21f0e1338d336b4ce010f631fe3ee9025a1", "filename": "gcc/ChangeLog", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/27b9e8dc8448519b68522a7ec3ec2e40f8941516/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/27b9e8dc8448519b68522a7ec3ec2e40f8941516/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=27b9e8dc8448519b68522a7ec3ec2e40f8941516", "patch": "@@ -1,3 +1,9 @@\n+2017-06-20  James Greenhalgh  <james.greenhalgh@arm.com>\n+\n+\t* config/aarch64/aarch64-cores.def: Rearrange to sort by\n+\tarchitecture, then by implementer ID.\n+\t* config/aarch64/aarch64-tune.md: Regenerate.\n+\n 2017-06-20  Richard Biener  <rguenther@suse.de>\n \n \tPR middle-end/81097"}, {"sha": "e333d5fc5a0643595c94ab93bd44654d51357a7c", "filename": "gcc/config/aarch64/aarch64-cores.def", "status": "modified", "additions": 13, "deletions": 11, "changes": 24, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/27b9e8dc8448519b68522a7ec3ec2e40f8941516/gcc%2Fconfig%2Faarch64%2Faarch64-cores.def", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/27b9e8dc8448519b68522a7ec3ec2e40f8941516/gcc%2Fconfig%2Faarch64%2Faarch64-cores.def", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Faarch64%2Faarch64-cores.def?ref=27b9e8dc8448519b68522a7ec3ec2e40f8941516", "patch": "@@ -43,7 +43,7 @@\n    VARIANT is the variant of the CPU.  In a GNU/Linux system it can found\n    in /proc/cpuinfo.  If this is -1, this means it can match any variant.  */\n \n-/* V8 Architecture Processors.  */\n+/* ARMv8-A Architecture Processors.  */\n \n /* ARM ('A') cores. */\n AARCH64_CORE(\"cortex-a35\",  cortexa35, cortexa53, 8A,  AARCH64_FL_FOR_ARCH8 | AARCH64_FL_CRC, cortexa35, 0x41, 0xd04, -1)\n@@ -52,13 +52,6 @@ AARCH64_CORE(\"cortex-a57\",  cortexa57, cortexa57, 8A,  AARCH64_FL_FOR_ARCH8 | AA\n AARCH64_CORE(\"cortex-a72\",  cortexa72, cortexa57, 8A,  AARCH64_FL_FOR_ARCH8 | AARCH64_FL_CRC, cortexa72, 0x41, 0xd08, -1)\n AARCH64_CORE(\"cortex-a73\",  cortexa73, cortexa57, 8A,  AARCH64_FL_FOR_ARCH8 | AARCH64_FL_CRC, cortexa73, 0x41, 0xd09, -1)\n \n-/* Samsung ('S') cores. */\n-AARCH64_CORE(\"exynos-m1\",   exynosm1,  exynosm1,  8A,  AARCH64_FL_FOR_ARCH8 | AARCH64_FL_CRC | AARCH64_FL_CRYPTO, exynosm1,  0x53, 0x001, -1)\n-\n-/* Qualcomm ('Q') cores. */\n-AARCH64_CORE(\"falkor\",      falkor,    cortexa57, 8A,  AARCH64_FL_FOR_ARCH8 | AARCH64_FL_CRC | AARCH64_FL_CRYPTO, qdf24xx,   0x51, 0xC00, -1)\n-AARCH64_CORE(\"qdf24xx\",     qdf24xx,   cortexa57, 8A,  AARCH64_FL_FOR_ARCH8 | AARCH64_FL_CRC | AARCH64_FL_CRYPTO, qdf24xx,   0x51, 0xC00, -1)\n-\n /* Cavium ('C') cores. */\n AARCH64_CORE(\"thunderx\",      thunderx,      thunderx,  8A,  AARCH64_FL_FOR_ARCH8 | AARCH64_FL_CRC | AARCH64_FL_CRYPTO, thunderx,  0x43, 0x0a0, -1)\n /* Do not swap around \"thunderxt88p1\" and \"thunderxt88\",\n@@ -67,18 +60,27 @@ AARCH64_CORE(\"thunderxt88p1\", thunderxt88p1, thunderx,  8A,  AARCH64_FL_FOR_ARCH\n AARCH64_CORE(\"thunderxt88\",   thunderxt88,   thunderx,  8A,  AARCH64_FL_FOR_ARCH8 | AARCH64_FL_CRC | AARCH64_FL_CRYPTO, thunderx,  0x43, 0x0a1, -1)\n AARCH64_CORE(\"thunderxt81\",   thunderxt81,   thunderx,  8A,  AARCH64_FL_FOR_ARCH8 | AARCH64_FL_CRC | AARCH64_FL_CRYPTO, thunderx,  0x43, 0x0a2, -1)\n AARCH64_CORE(\"thunderxt83\",   thunderxt83,   thunderx,  8A,  AARCH64_FL_FOR_ARCH8 | AARCH64_FL_CRC | AARCH64_FL_CRYPTO, thunderx,  0x43, 0x0a3, -1)\n-AARCH64_CORE(\"thunderx2t99\",  thunderx2t99,  thunderx2t99, 8_1A,  AARCH64_FL_FOR_ARCH8_1 | AARCH64_FL_CRYPTO, thunderx2t99, 0x43, 0x0af, -1)\n \n /* APM ('P') cores. */\n AARCH64_CORE(\"xgene1\",      xgene1,    xgene1,    8A,  AARCH64_FL_FOR_ARCH8, xgene1, 0x50, 0x000, -1)\n \n-/* V8.1 Architecture Processors.  */\n+/* Qualcomm ('Q') cores. */\n+AARCH64_CORE(\"falkor\",      falkor,    cortexa57, 8A,  AARCH64_FL_FOR_ARCH8 | AARCH64_FL_CRC | AARCH64_FL_CRYPTO, qdf24xx,   0x51, 0xC00, -1)\n+AARCH64_CORE(\"qdf24xx\",     qdf24xx,   cortexa57, 8A,  AARCH64_FL_FOR_ARCH8 | AARCH64_FL_CRC | AARCH64_FL_CRYPTO, qdf24xx,   0x51, 0xC00, -1)\n+\n+/* Samsung ('S') cores. */\n+AARCH64_CORE(\"exynos-m1\",   exynosm1,  exynosm1,  8A,  AARCH64_FL_FOR_ARCH8 | AARCH64_FL_CRC | AARCH64_FL_CRYPTO, exynosm1,  0x53, 0x001, -1)\n+\n+/* ARMv8.1-A Architecture Processors.  */\n \n /* Broadcom ('B') cores. */\n AARCH64_CORE(\"thunderx2t99p1\",  thunderx2t99p1, thunderx2t99, 8_1A,  AARCH64_FL_FOR_ARCH8_1 | AARCH64_FL_CRYPTO, thunderx2t99, 0x42, 0x516, -1)\n AARCH64_CORE(\"vulcan\",  vulcan, thunderx2t99, 8_1A,  AARCH64_FL_FOR_ARCH8_1 | AARCH64_FL_CRYPTO, thunderx2t99, 0x42, 0x516, -1)\n \n-/* V8 big.LITTLE implementations.  */\n+/* Cavium ('C') cores. */\n+AARCH64_CORE(\"thunderx2t99\",  thunderx2t99,  thunderx2t99, 8_1A,  AARCH64_FL_FOR_ARCH8_1 | AARCH64_FL_CRYPTO, thunderx2t99, 0x43, 0x0af, -1)\n+\n+/* ARMv8-A big.LITTLE implementations.  */\n \n AARCH64_CORE(\"cortex-a57.cortex-a53\",  cortexa57cortexa53, cortexa53, 8A,  AARCH64_FL_FOR_ARCH8 | AARCH64_FL_CRC, cortexa57, 0x41, AARCH64_BIG_LITTLE (0xd07, 0xd03), -1)\n AARCH64_CORE(\"cortex-a72.cortex-a53\",  cortexa72cortexa53, cortexa53, 8A,  AARCH64_FL_FOR_ARCH8 | AARCH64_FL_CRC, cortexa72, 0x41, AARCH64_BIG_LITTLE (0xd08, 0xd03), -1)"}, {"sha": "4209f67793539f63eb519e69add5e81ad55e343f", "filename": "gcc/config/aarch64/aarch64-tune.md", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/27b9e8dc8448519b68522a7ec3ec2e40f8941516/gcc%2Fconfig%2Faarch64%2Faarch64-tune.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/27b9e8dc8448519b68522a7ec3ec2e40f8941516/gcc%2Fconfig%2Faarch64%2Faarch64-tune.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Faarch64%2Faarch64-tune.md?ref=27b9e8dc8448519b68522a7ec3ec2e40f8941516", "patch": "@@ -1,5 +1,5 @@\n ;; -*- buffer-read-only: t -*-\n ;; Generated automatically by gentune.sh from aarch64-cores.def\n (define_attr \"tune\"\n-\t\"cortexa35,cortexa53,cortexa57,cortexa72,cortexa73,exynosm1,falkor,qdf24xx,thunderx,thunderxt88p1,thunderxt88,thunderxt81,thunderxt83,thunderx2t99,xgene1,thunderx2t99p1,vulcan,cortexa57cortexa53,cortexa72cortexa53,cortexa73cortexa35,cortexa73cortexa53\"\n+\t\"cortexa35,cortexa53,cortexa57,cortexa72,cortexa73,thunderx,thunderxt88p1,thunderxt88,thunderxt81,thunderxt83,xgene1,falkor,qdf24xx,exynosm1,thunderx2t99p1,vulcan,thunderx2t99,cortexa57cortexa53,cortexa72cortexa53,cortexa73cortexa35,cortexa73cortexa53\"\n \t(const (symbol_ref \"((enum attr_tune) aarch64_tune)\")))"}]}