// Seed: 1420768709
module module_0 ();
  wire id_1;
  wire id_2;
endmodule
module module_1 (
    output uwire id_0,
    output tri1  id_1,
    input  wire  id_2,
    output tri0  id_3,
    input  tri1  id_4,
    input  tri0  id_5
    , id_8,
    input  tri0  id_6
);
  assign id_1 = id_5;
  module_0();
endmodule
module module_2 (
    input wor id_0,
    input wand id_1,
    input wand id_2,
    input uwire id_3,
    input wor id_4,
    output uwire id_5,
    input wor id_6,
    output supply1 id_7,
    output tri0 id_8,
    output supply0 id_9,
    output tri1 id_10,
    input wor id_11,
    output supply0 id_12,
    input supply1 id_13,
    input wire id_14,
    output supply1 id_15,
    output supply0 id_16
    , id_22,
    output tri1 id_17,
    input wor id_18,
    input wor id_19,
    output wire id_20
);
  tri id_23 = id_18;
  module_0();
endmodule
