{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1741129285033 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741129285033 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar  5 00:01:24 2025 " "Processing started: Wed Mar  5 00:01:24 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741129285033 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741129285033 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MiPro-V1 -c MiPro-V1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MiPro-V1 -c MiPro-V1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741129285033 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1741129285162 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1741129285162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/IO_PinDigital.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/IO_PinDigital.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IO_PinDigital-Behavioral " "Found design unit 1: IO_PinDigital-Behavioral" {  } { { "../VHDL Source Files/IO_PinDigital.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/IO_PinDigital.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741129289810 ""} { "Info" "ISGN_ENTITY_NAME" "1 IO_PinDigital " "Found entity 1: IO_PinDigital" {  } { { "../VHDL Source Files/IO_PinDigital.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/IO_PinDigital.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741129289810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741129289810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/addressDecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/addressDecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addressDecoder-Behavioral " "Found design unit 1: addressDecoder-Behavioral" {  } { { "../VHDL Source Files/addressDecoder.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/addressDecoder.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741129289810 ""} { "Info" "ISGN_ENTITY_NAME" "1 addressDecoder " "Found entity 1: addressDecoder" {  } { { "../VHDL Source Files/addressDecoder.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/addressDecoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741129289810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741129289810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Behavioral " "Found design unit 1: ALU-Behavioral" {  } { { "../VHDL Source Files/ALU.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/ALU.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741129289812 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../VHDL Source Files/ALU.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741129289812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741129289812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/busManagement.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/busManagement.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 busManagement-Behavioral " "Found design unit 1: busManagement-Behavioral" {  } { { "../VHDL Source Files/busManagement.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/busManagement.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741129289812 ""} { "Info" "ISGN_ENTITY_NAME" "1 busManagement " "Found entity 1: busManagement" {  } { { "../VHDL Source Files/busManagement.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/busManagement.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741129289812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741129289812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/clockController.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/clockController.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockController-Behavioral " "Found design unit 1: clockController-Behavioral" {  } { { "../VHDL Source Files/clockController.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/clockController.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741129289813 ""} { "Info" "ISGN_ENTITY_NAME" "1 clockController " "Found entity 1: clockController" {  } { { "../VHDL Source Files/clockController.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/clockController.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741129289813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741129289813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/controlUnit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/controlUnit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlUnit-Behavioral " "Found design unit 1: controlUnit-Behavioral" {  } { { "../VHDL Source Files/controlUnit.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/controlUnit.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741129289814 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "../VHDL Source Files/controlUnit.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/controlUnit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741129289814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741129289814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/coreInterruptController.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/coreInterruptController.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 coreInterruptController-Behavioral " "Found design unit 1: coreInterruptController-Behavioral" {  } { { "../VHDL Source Files/coreInterruptController.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/coreInterruptController.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741129289814 ""} { "Info" "ISGN_ENTITY_NAME" "1 coreInterruptController " "Found entity 1: coreInterruptController" {  } { { "../VHDL Source Files/coreInterruptController.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/coreInterruptController.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741129289814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741129289814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/CPU_Core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/CPU_Core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_Core-Behavioral " "Found design unit 1: CPU_Core-Behavioral" {  } { { "../VHDL Source Files/CPU_Core.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/CPU_Core.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741129289815 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_Core " "Found entity 1: CPU_Core" {  } { { "../VHDL Source Files/CPU_Core.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/CPU_Core.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741129289815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741129289815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/hardwareTimer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/hardwareTimer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hardwareTimer-Behavioral " "Found design unit 1: hardwareTimer-Behavioral" {  } { { "../VHDL Source Files/hardwareTimer.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/hardwareTimer.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741129289815 ""} { "Info" "ISGN_ENTITY_NAME" "1 hardwareTimer " "Found entity 1: hardwareTimer" {  } { { "../VHDL Source Files/hardwareTimer.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/hardwareTimer.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741129289815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741129289815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/helperPackage.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/helperPackage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 helperPackage " "Found design unit 1: helperPackage" {  } { { "../VHDL Source Files/helperPackage.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/helperPackage.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741129289815 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 helperPackage-body " "Found design unit 2: helperPackage-body" {  } { { "../VHDL Source Files/helperPackage.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/helperPackage.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741129289815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741129289815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/IO_SevenSegmentDisplays.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/IO_SevenSegmentDisplays.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IO_SevenSegmentDisplays-Behavioral " "Found design unit 1: IO_SevenSegmentDisplays-Behavioral" {  } { { "../VHDL Source Files/IO_SevenSegmentDisplays.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/IO_SevenSegmentDisplays.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741129289816 ""} { "Info" "ISGN_ENTITY_NAME" "1 IO_SevenSegmentDisplays " "Found entity 1: IO_SevenSegmentDisplays" {  } { { "../VHDL Source Files/IO_SevenSegmentDisplays.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/IO_SevenSegmentDisplays.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741129289816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741129289816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/memoryMapping.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/memoryMapping.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoryMapping-Behavioral " "Found design unit 1: memoryMapping-Behavioral" {  } { { "../VHDL Source Files/memoryMapping.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/memoryMapping.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741129289817 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoryMapping " "Found entity 1: memoryMapping" {  } { { "../VHDL Source Files/memoryMapping.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/memoryMapping.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741129289817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741129289817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/pllClockGeneratorIntel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/pllClockGeneratorIntel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pllClockGenerator-SYN " "Found design unit 1: pllClockGenerator-SYN" {  } { { "../VHDL Source Files/pllClockGeneratorIntel.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/pllClockGeneratorIntel.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741129289817 ""} { "Info" "ISGN_ENTITY_NAME" "1 pllClockGenerator " "Found entity 1: pllClockGenerator" {  } { { "../VHDL Source Files/pllClockGeneratorIntel.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/pllClockGeneratorIntel.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741129289817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741129289817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/RAM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/RAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-Behavioral " "Found design unit 1: RAM-Behavioral" {  } { { "../VHDL Source Files/RAM.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/RAM.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741129289817 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../VHDL Source Files/RAM.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/RAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741129289817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741129289817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/registerFile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/registerFile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerFile-Behavioral " "Found design unit 1: registerFile-Behavioral" {  } { { "../VHDL Source Files/registerFile.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/registerFile.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741129289818 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "../VHDL Source Files/registerFile.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/registerFile.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741129289818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741129289818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/serialInterface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/serialInterface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serialInterface-Behavioral " "Found design unit 1: serialInterface-Behavioral" {  } { { "../VHDL Source Files/serialInterface.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/serialInterface.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741129289818 ""} { "Info" "ISGN_ENTITY_NAME" "1 serialInterface " "Found entity 1: serialInterface" {  } { { "../VHDL Source Files/serialInterface.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/serialInterface.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741129289818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741129289818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-Behavioral " "Found design unit 1: top-Behavioral" {  } { { "../VHDL Source Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741129289819 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../VHDL Source Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741129289819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741129289819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE10_LITE_Golden_Top.v 1 1 " "Found 1 design units, including 1 entities, in source file DE10_LITE_Golden_Top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741129289820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741129289820 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1741129289858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pllClockGenerator pllClockGenerator:ClockGenerator " "Elaborating entity \"pllClockGenerator\" for hierarchy \"pllClockGenerator:ClockGenerator\"" {  } { { "../VHDL Source Files/top.vhd" "ClockGenerator" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741129289883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pllClockGenerator:ClockGenerator\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pllClockGenerator:ClockGenerator\|altpll:altpll_component\"" {  } { { "../VHDL Source Files/pllClockGeneratorIntel.vhd" "altpll_component" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/pllClockGeneratorIntel.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741129289904 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pllClockGenerator:ClockGenerator\|altpll:altpll_component " "Elaborated megafunction instantiation \"pllClockGenerator:ClockGenerator\|altpll:altpll_component\"" {  } { { "../VHDL Source Files/pllClockGeneratorIntel.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/pllClockGeneratorIntel.vhd" 113 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741129289911 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pllClockGenerator:ClockGenerator\|altpll:altpll_component " "Instantiated megafunction \"pllClockGenerator:ClockGenerator\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741129289911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741129289911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741129289911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741129289911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741129289911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741129289911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741129289911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741129289911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=mmcm_ClockGenerator " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=mmcm_ClockGenerator\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741129289911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741129289911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741129289911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741129289911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741129289911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741129289911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741129289911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741129289911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741129289911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741129289911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741129289911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741129289911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741129289911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741129289911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741129289911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741129289911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741129289911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741129289911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741129289911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741129289911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741129289911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741129289911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741129289911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741129289911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741129289911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741129289911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741129289911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741129289911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741129289911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741129289911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741129289911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741129289911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741129289911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741129289911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741129289911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741129289911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741129289911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741129289911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741129289911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741129289911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741129289911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741129289911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741129289911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741129289911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741129289911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741129289911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741129289911 ""}  } { { "../VHDL Source Files/pllClockGeneratorIntel.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/pllClockGeneratorIntel.vhd" 113 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1741129289911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mmcm_ClockGenerator_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mmcm_ClockGenerator_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 mmcm_ClockGenerator_altpll " "Found entity 1: mmcm_ClockGenerator_altpll" {  } { { "db/mmcm_ClockGenerator_altpll.v" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/db/mmcm_ClockGenerator_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741129289933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741129289933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mmcm_ClockGenerator_altpll pllClockGenerator:ClockGenerator\|altpll:altpll_component\|mmcm_ClockGenerator_altpll:auto_generated " "Elaborating entity \"mmcm_ClockGenerator_altpll\" for hierarchy \"pllClockGenerator:ClockGenerator\|altpll:altpll_component\|mmcm_ClockGenerator_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/jonas/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741129289933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_Core CPU_Core:CPU_Core_inst " "Elaborating entity \"CPU_Core\" for hierarchy \"CPU_Core:CPU_Core_inst\"" {  } { { "../VHDL Source Files/top.vhd" "CPU_Core_inst" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741129289938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU CPU_Core:CPU_Core_inst\|ALU:ALU_inst " "Elaborating entity \"ALU\" for hierarchy \"CPU_Core:CPU_Core_inst\|ALU:ALU_inst\"" {  } { { "../VHDL Source Files/CPU_Core.vhd" "ALU_inst" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/CPU_Core.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741129289961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile CPU_Core:CPU_Core_inst\|registerFile:RegisterFile_inst " "Elaborating entity \"registerFile\" for hierarchy \"CPU_Core:CPU_Core_inst\|registerFile:RegisterFile_inst\"" {  } { { "../VHDL Source Files/CPU_Core.vhd" "RegisterFile_inst" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/CPU_Core.vhd" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741129289972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "busManagement CPU_Core:CPU_Core_inst\|busManagement:busManagement_inst " "Elaborating entity \"busManagement\" for hierarchy \"CPU_Core:CPU_Core_inst\|busManagement:busManagement_inst\"" {  } { { "../VHDL Source Files/CPU_Core.vhd" "busManagement_inst" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/CPU_Core.vhd" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741129290008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coreInterruptController CPU_Core:CPU_Core_inst\|coreInterruptController:interruptController_inst " "Elaborating entity \"coreInterruptController\" for hierarchy \"CPU_Core:CPU_Core_inst\|coreInterruptController:interruptController_inst\"" {  } { { "../VHDL Source Files/CPU_Core.vhd" "interruptController_inst" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/CPU_Core.vhd" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741129290077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit CPU_Core:CPU_Core_inst\|controlUnit:CU " "Elaborating entity \"controlUnit\" for hierarchy \"CPU_Core:CPU_Core_inst\|controlUnit:CU\"" {  } { { "../VHDL Source Files/CPU_Core.vhd" "CU" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/CPU_Core.vhd" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741129290095 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stateMachine:instructionClass.INVALID controlUnit.vhd(354) " "Inferred latch for \"stateMachine:instructionClass.INVALID\" at controlUnit.vhd(354)" {  } { { "../VHDL Source Files/controlUnit.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/controlUnit.vhd" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741129290119 "|top|CPU_Core:CPU_Core_inst|controlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stateMachine:instructionClass.CONTROL_FLOW controlUnit.vhd(354) " "Inferred latch for \"stateMachine:instructionClass.CONTROL_FLOW\" at controlUnit.vhd(354)" {  } { { "../VHDL Source Files/controlUnit.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/controlUnit.vhd" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741129290119 "|top|CPU_Core:CPU_Core_inst|controlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stateMachine:instructionClass.SPECIAL controlUnit.vhd(354) " "Inferred latch for \"stateMachine:instructionClass.SPECIAL\" at controlUnit.vhd(354)" {  } { { "../VHDL Source Files/controlUnit.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/controlUnit.vhd" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741129290119 "|top|CPU_Core:CPU_Core_inst|controlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stateMachine:instructionClass.DATA_MOVEMENT controlUnit.vhd(354) " "Inferred latch for \"stateMachine:instructionClass.DATA_MOVEMENT\" at controlUnit.vhd(354)" {  } { { "../VHDL Source Files/controlUnit.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/controlUnit.vhd" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741129290119 "|top|CPU_Core:CPU_Core_inst|controlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stateMachine:instructionClass.DATA_PROCESSING controlUnit.vhd(354) " "Inferred latch for \"stateMachine:instructionClass.DATA_PROCESSING\" at controlUnit.vhd(354)" {  } { { "../VHDL Source Files/controlUnit.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/controlUnit.vhd" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741129290119 "|top|CPU_Core:CPU_Core_inst|controlUnit:CU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoryMapping memoryMapping:memoryMapping_inst " "Elaborating entity \"memoryMapping\" for hierarchy \"memoryMapping:memoryMapping_inst\"" {  } { { "../VHDL Source Files/top.vhd" "memoryMapping_inst" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741129290157 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "serialDataAvailableInterrupt memoryMapping.vhd(174) " "Verilog HDL or VHDL warning at memoryMapping.vhd(174): object \"serialDataAvailableInterrupt\" assigned a value but never read" {  } { { "../VHDL Source Files/memoryMapping.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/memoryMapping.vhd" 174 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1741129290160 "|top|memoryMapping:memoryMapping_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_SevenSegmentDisplays memoryMapping:memoryMapping_inst\|IO_SevenSegmentDisplays:IO_SevenSegmentDisplay_inst " "Elaborating entity \"IO_SevenSegmentDisplays\" for hierarchy \"memoryMapping:memoryMapping_inst\|IO_SevenSegmentDisplays:IO_SevenSegmentDisplay_inst\"" {  } { { "../VHDL Source Files/memoryMapping.vhd" "IO_SevenSegmentDisplay_inst" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/memoryMapping.vhd" 509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741129290327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockController memoryMapping:memoryMapping_inst\|clockController:clockController_inst " "Elaborating entity \"clockController\" for hierarchy \"memoryMapping:memoryMapping_inst\|clockController:clockController_inst\"" {  } { { "../VHDL Source Files/memoryMapping.vhd" "clockController_inst" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/memoryMapping.vhd" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741129290340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serialInterface memoryMapping:memoryMapping_inst\|serialInterface:serialInterface_inst " "Elaborating entity \"serialInterface\" for hierarchy \"memoryMapping:memoryMapping_inst\|serialInterface:serialInterface_inst\"" {  } { { "../VHDL Source Files/memoryMapping.vhd" "serialInterface_inst" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/memoryMapping.vhd" 539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741129290348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hardwareTimer memoryMapping:memoryMapping_inst\|hardwareTimer:hardwareTimer0_inst " "Elaborating entity \"hardwareTimer\" for hierarchy \"memoryMapping:memoryMapping_inst\|hardwareTimer:hardwareTimer0_inst\"" {  } { { "../VHDL Source Files/memoryMapping.vhd" "hardwareTimer0_inst" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/memoryMapping.vhd" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741129290400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hardwareTimer memoryMapping:memoryMapping_inst\|hardwareTimer:hardwareTimer1_inst " "Elaborating entity \"hardwareTimer\" for hierarchy \"memoryMapping:memoryMapping_inst\|hardwareTimer:hardwareTimer1_inst\"" {  } { { "../VHDL Source Files/memoryMapping.vhd" "hardwareTimer1_inst" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/memoryMapping.vhd" 582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741129290405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hardwareTimer memoryMapping:memoryMapping_inst\|hardwareTimer:hardwareTimer3_inst " "Elaborating entity \"hardwareTimer\" for hierarchy \"memoryMapping:memoryMapping_inst\|hardwareTimer:hardwareTimer3_inst\"" {  } { { "../VHDL Source Files/memoryMapping.vhd" "hardwareTimer3_inst" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/memoryMapping.vhd" 618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741129290411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_PinDigital memoryMapping:memoryMapping_inst\|IO_PinDigital:\\GEN_IO_PINS:0:IO_PinDigital_inst " "Elaborating entity \"IO_PinDigital\" for hierarchy \"memoryMapping:memoryMapping_inst\|IO_PinDigital:\\GEN_IO_PINS:0:IO_PinDigital_inst\"" {  } { { "../VHDL Source Files/memoryMapping.vhd" "\\GEN_IO_PINS:0:IO_PinDigital_inst" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/memoryMapping.vhd" 639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741129290419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:ram_inst " "Elaborating entity \"RAM\" for hierarchy \"RAM:ram_inst\"" {  } { { "../VHDL Source Files/top.vhd" "ram_inst" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741129290423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addressDecoder addressDecoder:addressDecoder_inst " "Elaborating entity \"addressDecoder\" for hierarchy \"addressDecoder:addressDecoder_inst\"" {  } { { "../VHDL Source Files/top.vhd" "addressDecoder_inst" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741129290432 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "RAM:ram_inst\|ramArray " "RAM logic \"RAM:ram_inst\|ramArray\" is uninferred because MIF is not supported for the selected family" {  } { { "../VHDL Source Files/RAM.vhd" "ramArray" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/RAM.vhd" 27 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1741129291718 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1741129291718 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../VHDL Source Files/memoryMapping.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/memoryMapping.vhd" 299 -1 0 } } { "../VHDL Source Files/serialInterface.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/serialInterface.vhd" 94 -1 0 } } { "../VHDL Source Files/serialInterface.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/serialInterface.vhd" 213 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1741129307821 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1741129307821 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sevenSegmentAnodes\[0\] GND " "Pin \"sevenSegmentAnodes\[0\]\" is stuck at GND" {  } { { "../VHDL Source Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741129315426 "|top|sevenSegmentAnodes[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sevenSegmentAnodes\[1\] GND " "Pin \"sevenSegmentAnodes\[1\]\" is stuck at GND" {  } { { "../VHDL Source Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741129315426 "|top|sevenSegmentAnodes[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sevenSegmentAnodes\[2\] GND " "Pin \"sevenSegmentAnodes\[2\]\" is stuck at GND" {  } { { "../VHDL Source Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741129315426 "|top|sevenSegmentAnodes[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sevenSegmentAnodes\[3\] GND " "Pin \"sevenSegmentAnodes\[3\]\" is stuck at GND" {  } { { "../VHDL Source Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741129315426 "|top|sevenSegmentAnodes[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sevenSegmentAnodes\[4\] GND " "Pin \"sevenSegmentAnodes\[4\]\" is stuck at GND" {  } { { "../VHDL Source Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741129315426 "|top|sevenSegmentAnodes[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sevenSegmentAnodes\[5\] GND " "Pin \"sevenSegmentAnodes\[5\]\" is stuck at GND" {  } { { "../VHDL Source Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741129315426 "|top|sevenSegmentAnodes[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1741129315426 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1741129315948 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "CPU_Core:CPU_Core_inst\|controlUnit:CU\|sourceRegisterNumberReg\[0\] Low " "Register CPU_Core:CPU_Core_inst\|controlUnit:CU\|sourceRegisterNumberReg\[0\] will power up to Low" {  } { { "../VHDL Source Files/controlUnit.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/controlUnit.vhd" 851 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1741129316499 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "CPU_Core:CPU_Core_inst\|controlUnit:CU\|destinationRegisterNumberReg\[0\] Low " "Register CPU_Core:CPU_Core_inst\|controlUnit:CU\|destinationRegisterNumberReg\[0\] will power up to Low" {  } { { "../VHDL Source Files/controlUnit.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/controlUnit.vhd" 851 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1741129316499 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "CPU_Core:CPU_Core_inst\|controlUnit:CU\|addressRegisterNumberReg\[0\] Low " "Register CPU_Core:CPU_Core_inst\|controlUnit:CU\|addressRegisterNumberReg\[0\] will power up to Low" {  } { { "../VHDL Source Files/controlUnit.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/controlUnit.vhd" 851 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1741129316499 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1741129316499 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1741129328496 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1741129329518 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741129329518 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "23204 " "Implemented 23204 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1741129330589 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1741129330589 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1741129330589 ""} { "Info" "ICUT_CUT_TM_LCELLS" "23130 " "Implemented 23130 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1741129330589 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1741129330589 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1741129330589 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "641 " "Peak virtual memory: 641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741129330618 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar  5 00:02:10 2025 " "Processing ended: Wed Mar  5 00:02:10 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741129330618 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741129330618 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741129330618 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1741129330618 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1741129331691 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741129331691 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar  5 00:02:11 2025 " "Processing started: Wed Mar  5 00:02:11 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741129331691 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1741129331691 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MiPro-V1 -c MiPro-V1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MiPro-V1 -c MiPro-V1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1741129331691 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1741129331713 ""}
{ "Info" "0" "" "Project  = MiPro-V1" {  } {  } 0 0 "Project  = MiPro-V1" 0 0 "Fitter" 0 0 1741129331714 ""}
{ "Info" "0" "" "Revision = MiPro-V1" {  } {  } 0 0 "Revision = MiPro-V1" 0 0 "Fitter" 0 0 1741129331714 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1741129331861 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1741129331861 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MiPro-V1 10M50DAF484C6GES " "Selected device 10M50DAF484C6GES for design \"MiPro-V1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1741129331904 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1741129331922 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1741129331922 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pllClockGenerator:ClockGenerator\|altpll:altpll_component\|mmcm_ClockGenerator_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"pllClockGenerator:ClockGenerator\|altpll:altpll_component\|mmcm_ClockGenerator_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pllClockGenerator:ClockGenerator\|altpll:altpll_component\|mmcm_ClockGenerator_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pllClockGenerator:ClockGenerator\|altpll:altpll_component\|mmcm_ClockGenerator_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/mmcm_ClockGenerator_altpll.v" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/db/mmcm_ClockGenerator_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/" { { 0 { 0 ""} 0 4281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1741129331958 ""}  } { { "db/mmcm_ClockGenerator_altpll.v" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/db/mmcm_ClockGenerator_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/" { { 0 { 0 ""} 0 4281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1741129331958 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1741129332171 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1741129332177 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I6G " "Device 10M16DAF484I6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1741129332309 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I6G " "Device 10M25DAF484I6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1741129332309 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I6G " "Device 10M50DAF484I6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1741129332309 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I6G " "Device 10M40DAF484I6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1741129332309 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1741129332309 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/" { { 0 { 0 ""} 0 26532 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1741129332330 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/" { { 0 { 0 ""} 0 26534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1741129332330 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/" { { 0 { 0 ""} 0 26536 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1741129332330 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/" { { 0 { 0 ""} 0 26538 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1741129332330 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/" { { 0 { 0 ""} 0 26540 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1741129332330 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/" { { 0 { 0 ""} 0 26542 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1741129332330 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/" { { 0 { 0 ""} 0 26544 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1741129332330 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/" { { 0 { 0 ""} 0 26546 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1741129332330 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1741129332330 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1741129332330 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1741129332330 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1741129332330 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1741129332330 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1741129332335 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "19 73 " "No exact pin location assignment(s) for 19 pins of 73 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1741129333805 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MiPro-V1.sdc " "Synopsys Design Constraints File file not found: 'MiPro-V1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1741129335232 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1741129335232 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1741129335289 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1741129335299 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1741129335438 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1741129335438 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1741129335441 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pllClockGenerator:ClockGenerator\|altpll:altpll_component\|mmcm_ClockGenerator_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pllClockGenerator:ClockGenerator\|altpll:altpll_component\|mmcm_ClockGenerator_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1741129337139 ""}  } { { "db/mmcm_ClockGenerator_altpll.v" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/db/mmcm_ClockGenerator_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/" { { 0 { 0 ""} 0 4281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1741129337139 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset  " "Automatically promoted node reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1741129337139 ""}  } { { "../VHDL Source Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd" 245 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/" { { 0 { 0 ""} 0 4302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1741129337139 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1741129338435 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1741129338466 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1741129338468 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1741129338504 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1741129338557 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1741129338620 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1741129338620 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1741129338650 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1741129339434 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1741129339465 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1741129339465 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "19 unused 3.3V 0 6 13 " "Number of I/O pins in group: 19 (unused VREF, 3.3V VCCIO, 0 input, 6 output, 13 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1741129339477 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1741129339477 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1741129339477 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1741129339478 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1741129339478 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 36 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1741129339478 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 6 42 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 6 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1741129339478 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1741129339478 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1741129339478 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 27 33 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 27 total pin(s) used --  33 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1741129339478 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 21 31 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 21 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1741129339478 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1741129339478 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1741129339478 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1741129339478 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1741129340881 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1741129340902 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1741129342477 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1741129344917 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1741129345066 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1741129365854 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:21 " "Fitter placement operations ending: elapsed time is 00:00:21" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1741129365854 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1741129367802 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "14 " "Router estimated average interconnect usage is 14% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "49 X11_Y22 X21_Y32 " "Router estimated peak interconnect usage is 49% of the available device resources in the region that extends from location X11_Y22 to location X21_Y32" {  } { { "loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/" { { 1 { 0 "Router estimated peak interconnect usage is 49% of the available device resources in the region that extends from location X11_Y22 to location X21_Y32"} { { 12 { 0 ""} 11 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1741129377388 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1741129377388 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1741129405181 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1741129405181 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1741129405181 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:36 " "Fitter routing operations ending: elapsed time is 00:00:36" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1741129405184 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 10.21 " "Total time spent on timing analysis during the Fitter is 10.21 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1741129405765 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1741129405878 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1741129405878 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1741129408572 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1741129408579 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1741129408579 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1741129411335 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1741129414597 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1741129416519 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "24 MAX 10 " "24 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "digitalIO_pins\[0\] 3.3-V LVTTL AB7 " "Pin digitalIO_pins\[0\] uses I/O standard 3.3-V LVTTL at AB7" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { digitalIO_pins[0] } } } { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "digitalIO_pins\[0\]" } } } } { "../VHDL Source Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd" 50 0 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1741129416584 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "digitalIO_pins\[1\] 3.3-V LVTTL AB8 " "Pin digitalIO_pins\[1\] uses I/O standard 3.3-V LVTTL at AB8" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { digitalIO_pins[1] } } } { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "digitalIO_pins\[1\]" } } } } { "../VHDL Source Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd" 50 0 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1741129416584 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "digitalIO_pins\[2\] 3.3-V LVTTL AB9 " "Pin digitalIO_pins\[2\] uses I/O standard 3.3-V LVTTL at AB9" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { digitalIO_pins[2] } } } { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "digitalIO_pins\[2\]" } } } } { "../VHDL Source Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd" 50 0 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1741129416584 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "digitalIO_pins\[3\] 3.3-V LVTTL R11 " "Pin digitalIO_pins\[3\] uses I/O standard 3.3-V LVTTL at R11" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { digitalIO_pins[3] } } } { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "digitalIO_pins\[3\]" } } } } { "../VHDL Source Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd" 50 0 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1741129416584 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "digitalIO_pins\[4\] 3.3-V LVTTL AA5 " "Pin digitalIO_pins\[4\] uses I/O standard 3.3-V LVTTL at AA5" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { digitalIO_pins[4] } } } { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "digitalIO_pins\[4\]" } } } } { "../VHDL Source Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd" 50 0 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1741129416584 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "digitalIO_pins\[5\] 3.3-V LVTTL P10 " "Pin digitalIO_pins\[5\] uses I/O standard 3.3-V LVTTL at P10" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { digitalIO_pins[5] } } } { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "digitalIO_pins\[5\]" } } } } { "../VHDL Source Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd" 50 0 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1741129416584 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "digitalIO_pins\[6\] 3.3-V LVTTL R10 " "Pin digitalIO_pins\[6\] uses I/O standard 3.3-V LVTTL at R10" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { digitalIO_pins[6] } } } { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "digitalIO_pins\[6\]" } } } } { "../VHDL Source Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd" 50 0 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1741129416584 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "digitalIO_pins\[7\] 3.3-V LVTTL Y4 " "Pin digitalIO_pins\[7\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { digitalIO_pins[7] } } } { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "digitalIO_pins\[7\]" } } } } { "../VHDL Source Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd" 50 0 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1741129416584 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "digitalIO_pins\[8\] 3.3-V LVTTL W10 " "Pin digitalIO_pins\[8\] uses I/O standard 3.3-V LVTTL at W10" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { digitalIO_pins[8] } } } { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "digitalIO_pins\[8\]" } } } } { "../VHDL Source Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd" 50 0 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1741129416584 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "digitalIO_pins\[9\] 3.3-V LVTTL W7 " "Pin digitalIO_pins\[9\] uses I/O standard 3.3-V LVTTL at W7" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { digitalIO_pins[9] } } } { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "digitalIO_pins\[9\]" } } } } { "../VHDL Source Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd" 50 0 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1741129416584 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "digitalIO_pins\[10\] 3.3-V LVTTL P9 " "Pin digitalIO_pins\[10\] uses I/O standard 3.3-V LVTTL at P9" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { digitalIO_pins[10] } } } { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "digitalIO_pins\[10\]" } } } } { "../VHDL Source Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd" 50 0 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1741129416584 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "digitalIO_pins\[11\] 3.3-V LVTTL Y6 " "Pin digitalIO_pins\[11\] uses I/O standard 3.3-V LVTTL at Y6" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { digitalIO_pins[11] } } } { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "digitalIO_pins\[11\]" } } } } { "../VHDL Source Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd" 50 0 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1741129416584 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "digitalIO_pins\[12\] 3.3-V LVTTL R9 " "Pin digitalIO_pins\[12\] uses I/O standard 3.3-V LVTTL at R9" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { digitalIO_pins[12] } } } { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "digitalIO_pins\[12\]" } } } } { "../VHDL Source Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd" 50 0 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1741129416584 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "digitalIO_pins\[13\] 3.3-V LVTTL W9 " "Pin digitalIO_pins\[13\] uses I/O standard 3.3-V LVTTL at W9" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { digitalIO_pins[13] } } } { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "digitalIO_pins\[13\]" } } } } { "../VHDL Source Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd" 50 0 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1741129416584 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "digitalIO_pins\[14\] 3.3-V LVTTL W8 " "Pin digitalIO_pins\[14\] uses I/O standard 3.3-V LVTTL at W8" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { digitalIO_pins[14] } } } { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "digitalIO_pins\[14\]" } } } } { "../VHDL Source Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd" 50 0 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1741129416584 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "digitalIO_pins\[15\] 3.3-V LVTTL Y3 " "Pin digitalIO_pins\[15\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { digitalIO_pins[15] } } } { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "digitalIO_pins\[15\]" } } } } { "../VHDL Source Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd" 50 0 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1741129416584 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "debugMode 3.3-V LVTTL A14 " "Pin debugMode uses I/O standard 3.3-V LVTTL at A14" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { debugMode } } } { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "debugMode" } } } } { "../VHDL Source Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd" 40 0 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1741129416584 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "resetBtn 3.3-V LVTTL B8 " "Pin resetBtn uses I/O standard 3.3-V LVTTL at B8" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { resetBtn } } } { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "resetBtn" } } } } { "../VHDL Source Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1741129416584 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enableSw 3.3-V LVTTL F15 " "Pin enableSw uses I/O standard 3.3-V LVTTL at F15" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { enableSw } } } { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "enableSw" } } } } { "../VHDL Source Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1741129416584 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "externalClk 3.3-V LVTTL P11 " "Pin externalClk uses I/O standard 3.3-V LVTTL at P11" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { externalClk } } } { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "externalClk" } } } } { "../VHDL Source Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1741129416584 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "programmingMode 3.3-V LVTTL A13 " "Pin programmingMode uses I/O standard 3.3-V LVTTL at A13" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { programmingMode } } } { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "programmingMode" } } } } { "../VHDL Source Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1741129416584 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "manualClk 3.3-V LVTTL A7 " "Pin manualClk uses I/O standard 3.3-V LVTTL at A7" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { manualClk } } } { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "manualClk" } } } } { "../VHDL Source Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1741129416584 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "manualClocking 3.3-V LVTTL B14 " "Pin manualClocking uses I/O standard 3.3-V LVTTL at B14" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { manualClocking } } } { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "manualClocking" } } } } { "../VHDL Source Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1741129416584 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rx 3.3-V LVTTL AB5 " "Pin rx uses I/O standard 3.3-V LVTTL at AB5" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { rx } } } { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rx" } } } } { "../VHDL Source Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1741129416584 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1741129416584 ""}
{ "Warning" "WFIOMGR_INCONSISTENT_VCCIO_ACROSS_MULTIPLE_BANKS_OF_CONFIGURAION_PINS" "2 Internal Configuration 2 " "Inconsistent VCCIO across multiple banks of configuration pins. The configuration pins are contained in 2 banks in 'Internal Configuration' configuration scheme and there are 2 different VCCIOs." {  } {  } 0 169202 "Inconsistent VCCIO across multiple banks of configuration pins. The configuration pins are contained in %1!d! banks in '%2!s!' configuration scheme and there are %3!d! different VCCIOs." 0 0 "Fitter" 0 -1 1741129416585 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/output_files/MiPro-V1.fit.smsg " "Generated suppressed messages file /home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/output_files/MiPro-V1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1741129417555 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2284 " "Peak virtual memory: 2284 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741129419507 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar  5 00:03:39 2025 " "Processing ended: Wed Mar  5 00:03:39 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741129419507 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:28 " "Elapsed time: 00:01:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741129419507 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:24 " "Total CPU time (on all processors): 00:04:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741129419507 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1741129419507 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1741129420557 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741129420557 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar  5 00:03:40 2025 " "Processing started: Wed Mar  5 00:03:40 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741129420557 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1741129420557 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MiPro-V1 -c MiPro-V1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MiPro-V1 -c MiPro-V1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1741129420557 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1741129420818 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1741129422351 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1741129422391 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "421 " "Peak virtual memory: 421 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741129423362 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar  5 00:03:43 2025 " "Processing ended: Wed Mar  5 00:03:43 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741129423362 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741129423362 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741129423362 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1741129423362 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1741129423977 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1741129424354 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741129424354 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar  5 00:03:44 2025 " "Processing started: Wed Mar  5 00:03:44 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741129424354 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1741129424354 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MiPro-V1 -c MiPro-V1 " "Command: quartus_sta MiPro-V1 -c MiPro-V1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1741129424354 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1741129424378 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1741129424594 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1741129424594 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741129424609 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741129424609 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MiPro-V1.sdc " "Synopsys Design Constraints File file not found: 'MiPro-V1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1741129425409 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1741129425410 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name externalClk externalClk " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name externalClk externalClk" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1741129425461 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ClockGenerator\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{ClockGenerator\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{ClockGenerator\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{ClockGenerator\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{ClockGenerator\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{ClockGenerator\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1741129425461 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1741129425461 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1741129425461 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1741129425471 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1741129425589 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1741129425589 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1741129425592 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1741129425597 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1741129425761 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1741129425840 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.744 " "Worst-case setup slack is -1.744" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741129425840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741129425840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.744              -4.744 ClockGenerator\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.744              -4.744 ClockGenerator\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741129425840 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741129425840 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.421 " "Worst-case hold slack is 0.421" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741129425917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741129425917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.421               0.000 ClockGenerator\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.421               0.000 ClockGenerator\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741129425917 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741129425917 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.715 " "Worst-case recovery slack is 14.715" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741129425939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741129425939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.715               0.000 ClockGenerator\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   14.715               0.000 ClockGenerator\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741129425939 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741129425939 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 4.367 " "Worst-case removal slack is 4.367" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741129425961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741129425961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.367               0.000 ClockGenerator\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.367               0.000 ClockGenerator\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741129425961 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741129425961 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.740 " "Worst-case minimum pulse width slack is 9.740" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741129425969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741129425969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.740               0.000 ClockGenerator\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.740               0.000 ClockGenerator\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741129425969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.775               0.000 externalClk  " "    9.775               0.000 externalClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741129425969 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741129425969 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1741129426098 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1741129426098 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1741129426098 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1741129426098 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 35.897 ns " "Worst Case Available Settling Time: 35.897 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1741129426098 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1741129426098 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1741129426098 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1741129426102 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1741129426137 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Timing Analyzer" 0 -1 1741129426137 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1741129428968 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1741129429448 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.120 " "Worst-case setup slack is 0.120" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741129429665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741129429665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.120               0.000 ClockGenerator\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.120               0.000 ClockGenerator\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741129429665 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741129429665 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.348 " "Worst-case hold slack is 0.348" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741129429735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741129429735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 ClockGenerator\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.348               0.000 ClockGenerator\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741129429735 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741129429735 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.189 " "Worst-case recovery slack is 15.189" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741129429756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741129429756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.189               0.000 ClockGenerator\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   15.189               0.000 ClockGenerator\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741129429756 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741129429756 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.967 " "Worst-case removal slack is 3.967" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741129429776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741129429776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.967               0.000 ClockGenerator\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.967               0.000 ClockGenerator\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741129429776 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741129429776 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.704 " "Worst-case minimum pulse width slack is 9.704" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741129429784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741129429784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.704               0.000 ClockGenerator\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.704               0.000 ClockGenerator\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741129429784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.783               0.000 externalClk  " "    9.783               0.000 externalClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741129429784 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741129429784 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1741129429917 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1741129429917 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1741129429917 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1741129429917 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 36.221 ns " "Worst Case Available Settling Time: 36.221 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1741129429917 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1741129429917 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1741129429917 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1741129429919 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1741129430266 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.254 " "Worst-case setup slack is 9.254" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741129430340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741129430340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.254               0.000 ClockGenerator\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.254               0.000 ClockGenerator\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741129430340 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741129430340 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.207 " "Worst-case hold slack is 0.207" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741129430411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741129430411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.207               0.000 ClockGenerator\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.207               0.000 ClockGenerator\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741129430411 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741129430411 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.221 " "Worst-case recovery slack is 17.221" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741129430433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741129430433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.221               0.000 ClockGenerator\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   17.221               0.000 ClockGenerator\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741129430433 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741129430433 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.223 " "Worst-case removal slack is 2.223" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741129430454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741129430454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.223               0.000 ClockGenerator\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.223               0.000 ClockGenerator\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741129430454 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741129430454 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.530 " "Worst-case minimum pulse width slack is 9.530" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741129430463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741129430463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.530               0.000 externalClk  " "    9.530               0.000 externalClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741129430463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.765               0.000 ClockGenerator\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.765               0.000 ClockGenerator\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741129430463 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741129430463 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1741129430597 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1741129430597 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1741129430597 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1741129430597 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.970 ns " "Worst Case Available Settling Time: 37.970 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1741129430597 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1741129430597 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1741129430597 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1741129431180 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1741129431195 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "799 " "Peak virtual memory: 799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741129431284 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar  5 00:03:51 2025 " "Processing ended: Wed Mar  5 00:03:51 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741129431284 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741129431284 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741129431284 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1741129431284 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1741129432393 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741129432393 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar  5 00:03:52 2025 " "Processing started: Wed Mar  5 00:03:52 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741129432393 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1741129432393 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off MiPro-V1 -c MiPro-V1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off MiPro-V1 -c MiPro-V1" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1741129432393 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1741129432689 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MiPro-V1.vho /home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/simulation/questa/ simulation " "Generated file MiPro-V1.vho in folder \"/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1741129434329 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "664 " "Peak virtual memory: 664 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741129434430 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar  5 00:03:54 2025 " "Processing ended: Wed Mar  5 00:03:54 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741129434430 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741129434430 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741129434430 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1741129434430 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 29 s " "Quartus Prime Full Compilation was successful. 0 errors, 29 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1741129435099 ""}
