Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Apr 22 16:18:41 2023
| Host         : ECE-PHO115-215 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Tennis_timing_summary_routed.rpt -pb Tennis_timing_summary_routed.pb -rpx Tennis_timing_summary_routed.rpx -warn_on_violation
| Design       : Tennis
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: CD/divided_clk_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: SCORE/SevenSegmentLED/slowClk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 63 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.566        0.000                      0                  292        0.239        0.000                      0                  292        4.500        0.000                       0                   175  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.566        0.000                      0                  292        0.239        0.000                      0                  292        4.500        0.000                       0                   175  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.566ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.566ns  (required time - arrival time)
  Source:                 GM/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GM/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.930ns  (logic 2.013ns (33.945%)  route 3.917ns (66.055%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.706     5.309    GM/clk_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  GM/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.456     5.765 r  GM/count_reg[2]/Q
                         net (fo=2, routed)           0.609     6.374    GM/count_reg[2]
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.048 r  GM/count_reg[0]_i_14__1/CO[3]
                         net (fo=1, routed)           0.000     7.048    GM/count_reg[0]_i_14__1_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.162 r  GM/count_reg[0]_i_15__1/CO[3]
                         net (fo=1, routed)           0.009     7.171    GM/count_reg[0]_i_15__1_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.393 r  GM/count_reg[0]_i_12__1/O[0]
                         net (fo=1, routed)           1.100     8.493    GM/count_reg[0]_i_12__1_n_7
    SLICE_X8Y75          LUT4 (Prop_lut4_I0_O)        0.299     8.792 f  GM/count[0]_i_9__1/O
                         net (fo=1, routed)           1.038     9.831    GM/count[0]_i_9__1_n_0
    SLICE_X6Y76          LUT6 (Prop_lut6_I4_O)        0.124     9.955 r  GM/count[0]_i_3__1/O
                         net (fo=2, routed)           0.440    10.394    GM/count[0]_i_3__1_n_0
    SLICE_X4Y76          LUT2 (Prop_lut2_I0_O)        0.124    10.518 r  GM/count[0]_i_1__1/O
                         net (fo=23, routed)          0.720    11.239    GM/count[0]_i_1__1_n_0
    SLICE_X5Y76          FDRE                                         r  GM/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.588    15.011    GM/clk_IBUF_BUFG
    SLICE_X5Y76          FDRE                                         r  GM/count_reg[12]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X5Y76          FDRE (Setup_fdre_C_R)       -0.429    14.805    GM/count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                         -11.239    
  -------------------------------------------------------------------
                         slack                                  3.566    

Slack (MET) :             3.566ns  (required time - arrival time)
  Source:                 GM/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GM/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.930ns  (logic 2.013ns (33.945%)  route 3.917ns (66.055%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.706     5.309    GM/clk_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  GM/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.456     5.765 r  GM/count_reg[2]/Q
                         net (fo=2, routed)           0.609     6.374    GM/count_reg[2]
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.048 r  GM/count_reg[0]_i_14__1/CO[3]
                         net (fo=1, routed)           0.000     7.048    GM/count_reg[0]_i_14__1_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.162 r  GM/count_reg[0]_i_15__1/CO[3]
                         net (fo=1, routed)           0.009     7.171    GM/count_reg[0]_i_15__1_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.393 r  GM/count_reg[0]_i_12__1/O[0]
                         net (fo=1, routed)           1.100     8.493    GM/count_reg[0]_i_12__1_n_7
    SLICE_X8Y75          LUT4 (Prop_lut4_I0_O)        0.299     8.792 f  GM/count[0]_i_9__1/O
                         net (fo=1, routed)           1.038     9.831    GM/count[0]_i_9__1_n_0
    SLICE_X6Y76          LUT6 (Prop_lut6_I4_O)        0.124     9.955 r  GM/count[0]_i_3__1/O
                         net (fo=2, routed)           0.440    10.394    GM/count[0]_i_3__1_n_0
    SLICE_X4Y76          LUT2 (Prop_lut2_I0_O)        0.124    10.518 r  GM/count[0]_i_1__1/O
                         net (fo=23, routed)          0.720    11.239    GM/count[0]_i_1__1_n_0
    SLICE_X5Y76          FDRE                                         r  GM/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.588    15.011    GM/clk_IBUF_BUFG
    SLICE_X5Y76          FDRE                                         r  GM/count_reg[13]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X5Y76          FDRE (Setup_fdre_C_R)       -0.429    14.805    GM/count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                         -11.239    
  -------------------------------------------------------------------
                         slack                                  3.566    

Slack (MET) :             3.566ns  (required time - arrival time)
  Source:                 GM/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GM/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.930ns  (logic 2.013ns (33.945%)  route 3.917ns (66.055%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.706     5.309    GM/clk_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  GM/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.456     5.765 r  GM/count_reg[2]/Q
                         net (fo=2, routed)           0.609     6.374    GM/count_reg[2]
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.048 r  GM/count_reg[0]_i_14__1/CO[3]
                         net (fo=1, routed)           0.000     7.048    GM/count_reg[0]_i_14__1_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.162 r  GM/count_reg[0]_i_15__1/CO[3]
                         net (fo=1, routed)           0.009     7.171    GM/count_reg[0]_i_15__1_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.393 r  GM/count_reg[0]_i_12__1/O[0]
                         net (fo=1, routed)           1.100     8.493    GM/count_reg[0]_i_12__1_n_7
    SLICE_X8Y75          LUT4 (Prop_lut4_I0_O)        0.299     8.792 f  GM/count[0]_i_9__1/O
                         net (fo=1, routed)           1.038     9.831    GM/count[0]_i_9__1_n_0
    SLICE_X6Y76          LUT6 (Prop_lut6_I4_O)        0.124     9.955 r  GM/count[0]_i_3__1/O
                         net (fo=2, routed)           0.440    10.394    GM/count[0]_i_3__1_n_0
    SLICE_X4Y76          LUT2 (Prop_lut2_I0_O)        0.124    10.518 r  GM/count[0]_i_1__1/O
                         net (fo=23, routed)          0.720    11.239    GM/count[0]_i_1__1_n_0
    SLICE_X5Y76          FDRE                                         r  GM/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.588    15.011    GM/clk_IBUF_BUFG
    SLICE_X5Y76          FDRE                                         r  GM/count_reg[14]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X5Y76          FDRE (Setup_fdre_C_R)       -0.429    14.805    GM/count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                         -11.239    
  -------------------------------------------------------------------
                         slack                                  3.566    

Slack (MET) :             3.566ns  (required time - arrival time)
  Source:                 GM/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GM/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.930ns  (logic 2.013ns (33.945%)  route 3.917ns (66.055%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.706     5.309    GM/clk_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  GM/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.456     5.765 r  GM/count_reg[2]/Q
                         net (fo=2, routed)           0.609     6.374    GM/count_reg[2]
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.048 r  GM/count_reg[0]_i_14__1/CO[3]
                         net (fo=1, routed)           0.000     7.048    GM/count_reg[0]_i_14__1_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.162 r  GM/count_reg[0]_i_15__1/CO[3]
                         net (fo=1, routed)           0.009     7.171    GM/count_reg[0]_i_15__1_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.393 r  GM/count_reg[0]_i_12__1/O[0]
                         net (fo=1, routed)           1.100     8.493    GM/count_reg[0]_i_12__1_n_7
    SLICE_X8Y75          LUT4 (Prop_lut4_I0_O)        0.299     8.792 f  GM/count[0]_i_9__1/O
                         net (fo=1, routed)           1.038     9.831    GM/count[0]_i_9__1_n_0
    SLICE_X6Y76          LUT6 (Prop_lut6_I4_O)        0.124     9.955 r  GM/count[0]_i_3__1/O
                         net (fo=2, routed)           0.440    10.394    GM/count[0]_i_3__1_n_0
    SLICE_X4Y76          LUT2 (Prop_lut2_I0_O)        0.124    10.518 r  GM/count[0]_i_1__1/O
                         net (fo=23, routed)          0.720    11.239    GM/count[0]_i_1__1_n_0
    SLICE_X5Y76          FDRE                                         r  GM/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.588    15.011    GM/clk_IBUF_BUFG
    SLICE_X5Y76          FDRE                                         r  GM/count_reg[15]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X5Y76          FDRE (Setup_fdre_C_R)       -0.429    14.805    GM/count_reg[15]
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                         -11.239    
  -------------------------------------------------------------------
                         slack                                  3.566    

Slack (MET) :             3.641ns  (required time - arrival time)
  Source:                 GM/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GM/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.895ns  (logic 2.013ns (34.149%)  route 3.882ns (65.851%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.706     5.309    GM/clk_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  GM/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.456     5.765 r  GM/count_reg[2]/Q
                         net (fo=2, routed)           0.609     6.374    GM/count_reg[2]
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.048 r  GM/count_reg[0]_i_14__1/CO[3]
                         net (fo=1, routed)           0.000     7.048    GM/count_reg[0]_i_14__1_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.162 r  GM/count_reg[0]_i_15__1/CO[3]
                         net (fo=1, routed)           0.009     7.171    GM/count_reg[0]_i_15__1_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.393 r  GM/count_reg[0]_i_12__1/O[0]
                         net (fo=1, routed)           1.100     8.493    GM/count_reg[0]_i_12__1_n_7
    SLICE_X8Y75          LUT4 (Prop_lut4_I0_O)        0.299     8.792 f  GM/count[0]_i_9__1/O
                         net (fo=1, routed)           1.038     9.831    GM/count[0]_i_9__1_n_0
    SLICE_X6Y76          LUT6 (Prop_lut6_I4_O)        0.124     9.955 r  GM/count[0]_i_3__1/O
                         net (fo=2, routed)           0.440    10.394    GM/count[0]_i_3__1_n_0
    SLICE_X4Y76          LUT2 (Prop_lut2_I0_O)        0.124    10.518 r  GM/count[0]_i_1__1/O
                         net (fo=23, routed)          0.685    11.204    GM/count[0]_i_1__1_n_0
    SLICE_X5Y73          FDRE                                         r  GM/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.588    15.011    GM/clk_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  GM/count_reg[0]/C
                         clock pessimism              0.298    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X5Y73          FDRE (Setup_fdre_C_R)       -0.429    14.844    GM/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                         -11.204    
  -------------------------------------------------------------------
                         slack                                  3.641    

Slack (MET) :             3.641ns  (required time - arrival time)
  Source:                 GM/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GM/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.895ns  (logic 2.013ns (34.149%)  route 3.882ns (65.851%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.706     5.309    GM/clk_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  GM/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.456     5.765 r  GM/count_reg[2]/Q
                         net (fo=2, routed)           0.609     6.374    GM/count_reg[2]
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.048 r  GM/count_reg[0]_i_14__1/CO[3]
                         net (fo=1, routed)           0.000     7.048    GM/count_reg[0]_i_14__1_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.162 r  GM/count_reg[0]_i_15__1/CO[3]
                         net (fo=1, routed)           0.009     7.171    GM/count_reg[0]_i_15__1_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.393 r  GM/count_reg[0]_i_12__1/O[0]
                         net (fo=1, routed)           1.100     8.493    GM/count_reg[0]_i_12__1_n_7
    SLICE_X8Y75          LUT4 (Prop_lut4_I0_O)        0.299     8.792 f  GM/count[0]_i_9__1/O
                         net (fo=1, routed)           1.038     9.831    GM/count[0]_i_9__1_n_0
    SLICE_X6Y76          LUT6 (Prop_lut6_I4_O)        0.124     9.955 r  GM/count[0]_i_3__1/O
                         net (fo=2, routed)           0.440    10.394    GM/count[0]_i_3__1_n_0
    SLICE_X4Y76          LUT2 (Prop_lut2_I0_O)        0.124    10.518 r  GM/count[0]_i_1__1/O
                         net (fo=23, routed)          0.685    11.204    GM/count[0]_i_1__1_n_0
    SLICE_X5Y73          FDRE                                         r  GM/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.588    15.011    GM/clk_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  GM/count_reg[1]/C
                         clock pessimism              0.298    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X5Y73          FDRE (Setup_fdre_C_R)       -0.429    14.844    GM/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                         -11.204    
  -------------------------------------------------------------------
                         slack                                  3.641    

Slack (MET) :             3.641ns  (required time - arrival time)
  Source:                 GM/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GM/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.895ns  (logic 2.013ns (34.149%)  route 3.882ns (65.851%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.706     5.309    GM/clk_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  GM/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.456     5.765 r  GM/count_reg[2]/Q
                         net (fo=2, routed)           0.609     6.374    GM/count_reg[2]
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.048 r  GM/count_reg[0]_i_14__1/CO[3]
                         net (fo=1, routed)           0.000     7.048    GM/count_reg[0]_i_14__1_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.162 r  GM/count_reg[0]_i_15__1/CO[3]
                         net (fo=1, routed)           0.009     7.171    GM/count_reg[0]_i_15__1_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.393 r  GM/count_reg[0]_i_12__1/O[0]
                         net (fo=1, routed)           1.100     8.493    GM/count_reg[0]_i_12__1_n_7
    SLICE_X8Y75          LUT4 (Prop_lut4_I0_O)        0.299     8.792 f  GM/count[0]_i_9__1/O
                         net (fo=1, routed)           1.038     9.831    GM/count[0]_i_9__1_n_0
    SLICE_X6Y76          LUT6 (Prop_lut6_I4_O)        0.124     9.955 r  GM/count[0]_i_3__1/O
                         net (fo=2, routed)           0.440    10.394    GM/count[0]_i_3__1_n_0
    SLICE_X4Y76          LUT2 (Prop_lut2_I0_O)        0.124    10.518 r  GM/count[0]_i_1__1/O
                         net (fo=23, routed)          0.685    11.204    GM/count[0]_i_1__1_n_0
    SLICE_X5Y73          FDRE                                         r  GM/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.588    15.011    GM/clk_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  GM/count_reg[2]/C
                         clock pessimism              0.298    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X5Y73          FDRE (Setup_fdre_C_R)       -0.429    14.844    GM/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                         -11.204    
  -------------------------------------------------------------------
                         slack                                  3.641    

Slack (MET) :             3.641ns  (required time - arrival time)
  Source:                 GM/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GM/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.895ns  (logic 2.013ns (34.149%)  route 3.882ns (65.851%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.706     5.309    GM/clk_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  GM/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.456     5.765 r  GM/count_reg[2]/Q
                         net (fo=2, routed)           0.609     6.374    GM/count_reg[2]
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.048 r  GM/count_reg[0]_i_14__1/CO[3]
                         net (fo=1, routed)           0.000     7.048    GM/count_reg[0]_i_14__1_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.162 r  GM/count_reg[0]_i_15__1/CO[3]
                         net (fo=1, routed)           0.009     7.171    GM/count_reg[0]_i_15__1_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.393 r  GM/count_reg[0]_i_12__1/O[0]
                         net (fo=1, routed)           1.100     8.493    GM/count_reg[0]_i_12__1_n_7
    SLICE_X8Y75          LUT4 (Prop_lut4_I0_O)        0.299     8.792 f  GM/count[0]_i_9__1/O
                         net (fo=1, routed)           1.038     9.831    GM/count[0]_i_9__1_n_0
    SLICE_X6Y76          LUT6 (Prop_lut6_I4_O)        0.124     9.955 r  GM/count[0]_i_3__1/O
                         net (fo=2, routed)           0.440    10.394    GM/count[0]_i_3__1_n_0
    SLICE_X4Y76          LUT2 (Prop_lut2_I0_O)        0.124    10.518 r  GM/count[0]_i_1__1/O
                         net (fo=23, routed)          0.685    11.204    GM/count[0]_i_1__1_n_0
    SLICE_X5Y73          FDRE                                         r  GM/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.588    15.011    GM/clk_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  GM/count_reg[3]/C
                         clock pessimism              0.298    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X5Y73          FDRE (Setup_fdre_C_R)       -0.429    14.844    GM/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                         -11.204    
  -------------------------------------------------------------------
                         slack                                  3.641    

Slack (MET) :             3.666ns  (required time - arrival time)
  Source:                 RD/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RD/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.744ns  (logic 2.173ns (37.829%)  route 3.571ns (62.171%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.638     5.241    RD/clk_IBUF_BUFG
    SLICE_X10Y67         FDRE                                         r  RD/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67         FDRE (Prop_fdre_C_Q)         0.518     5.759 r  RD/count_reg[2]/Q
                         net (fo=2, routed)           0.478     6.237    RD/count_reg[2]
    SLICE_X9Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.911 r  RD/count_reg[0]_i_14__0/CO[3]
                         net (fo=1, routed)           0.000     6.911    RD/count_reg[0]_i_14__0_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.025 r  RD/count_reg[0]_i_15__0/CO[3]
                         net (fo=1, routed)           0.000     7.025    RD/count_reg[0]_i_15__0_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.338 r  RD/count_reg[0]_i_12__0/O[3]
                         net (fo=1, routed)           0.597     7.935    RD/count_reg[0]_i_12__0_n_4
    SLICE_X8Y68          LUT4 (Prop_lut4_I1_O)        0.306     8.241 r  RD/count[0]_i_6__0/O
                         net (fo=1, routed)           1.003     9.244    RD/count[0]_i_6__0_n_0
    SLICE_X8Y69          LUT6 (Prop_lut6_I1_O)        0.124     9.368 r  RD/count[0]_i_3__0/O
                         net (fo=2, routed)           0.702    10.070    RD/count[0]_i_3__0_n_0
    SLICE_X8Y69          LUT2 (Prop_lut2_I0_O)        0.124    10.194 r  RD/count[0]_i_1__0/O
                         net (fo=23, routed)          0.791    10.985    RD/count[0]_i_1__0_n_0
    SLICE_X10Y72         FDRE                                         r  RD/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.513    14.936    RD/clk_IBUF_BUFG
    SLICE_X10Y72         FDRE                                         r  RD/count_reg[20]/C
                         clock pessimism              0.275    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X10Y72         FDRE (Setup_fdre_C_R)       -0.524    14.651    RD/count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                         -10.985    
  -------------------------------------------------------------------
                         slack                                  3.666    

Slack (MET) :             3.666ns  (required time - arrival time)
  Source:                 RD/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RD/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.744ns  (logic 2.173ns (37.829%)  route 3.571ns (62.171%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.638     5.241    RD/clk_IBUF_BUFG
    SLICE_X10Y67         FDRE                                         r  RD/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67         FDRE (Prop_fdre_C_Q)         0.518     5.759 r  RD/count_reg[2]/Q
                         net (fo=2, routed)           0.478     6.237    RD/count_reg[2]
    SLICE_X9Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.911 r  RD/count_reg[0]_i_14__0/CO[3]
                         net (fo=1, routed)           0.000     6.911    RD/count_reg[0]_i_14__0_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.025 r  RD/count_reg[0]_i_15__0/CO[3]
                         net (fo=1, routed)           0.000     7.025    RD/count_reg[0]_i_15__0_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.338 r  RD/count_reg[0]_i_12__0/O[3]
                         net (fo=1, routed)           0.597     7.935    RD/count_reg[0]_i_12__0_n_4
    SLICE_X8Y68          LUT4 (Prop_lut4_I1_O)        0.306     8.241 r  RD/count[0]_i_6__0/O
                         net (fo=1, routed)           1.003     9.244    RD/count[0]_i_6__0_n_0
    SLICE_X8Y69          LUT6 (Prop_lut6_I1_O)        0.124     9.368 r  RD/count[0]_i_3__0/O
                         net (fo=2, routed)           0.702    10.070    RD/count[0]_i_3__0_n_0
    SLICE_X8Y69          LUT2 (Prop_lut2_I0_O)        0.124    10.194 r  RD/count[0]_i_1__0/O
                         net (fo=23, routed)          0.791    10.985    RD/count[0]_i_1__0_n_0
    SLICE_X10Y72         FDRE                                         r  RD/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.513    14.936    RD/clk_IBUF_BUFG
    SLICE_X10Y72         FDRE                                         r  RD/count_reg[21]/C
                         clock pessimism              0.275    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X10Y72         FDRE (Setup_fdre_C_R)       -0.524    14.651    RD/count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                         -10.985    
  -------------------------------------------------------------------
                         slack                                  3.666    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 GAME/speed_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GAME/speed_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.594     1.513    GAME/clk_IBUF_BUFG
    SLICE_X3Y77          FDSE                                         r  GAME/speed_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDSE (Prop_fdse_C_Q)         0.141     1.654 r  GAME/speed_reg[11]/Q
                         net (fo=3, routed)           0.079     1.733    GAME/speed[11]
    SLICE_X3Y77          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.857 r  GAME/speed_reg[13]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.857    GAME/speed0[12]
    SLICE_X3Y77          FDRE                                         r  GAME/speed_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.864     2.029    GAME/clk_IBUF_BUFG
    SLICE_X3Y77          FDRE                                         r  GAME/speed_reg[12]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X3Y77          FDRE (Hold_fdre_C_D)         0.105     1.618    GAME/speed_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 GAME/speed_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GAME/speed_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.595     1.514    GAME/clk_IBUF_BUFG
    SLICE_X3Y79          FDSE                                         r  GAME/speed_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDSE (Prop_fdse_C_Q)         0.141     1.655 r  GAME/speed_reg[19]/Q
                         net (fo=3, routed)           0.079     1.735    GAME/speed[19]
    SLICE_X3Y79          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.859 r  GAME/speed_reg[21]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.859    GAME/speed0[20]
    SLICE_X3Y79          FDRE                                         r  GAME/speed_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.866     2.031    GAME/clk_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  GAME/speed_reg[20]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X3Y79          FDRE (Hold_fdre_C_D)         0.105     1.619    GAME/speed_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 GAME/speed_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GAME/speed_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.203%)  route 0.079ns (22.797%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.591     1.510    GAME/clk_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  GAME/speed_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  GAME/speed_reg[5]/Q
                         net (fo=3, routed)           0.079     1.730    GAME/speed_reg[17]_0[2]
    SLICE_X3Y75          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.857 r  GAME/speed_reg[5]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.857    GAME/speed0[6]
    SLICE_X3Y75          FDSE                                         r  GAME/speed_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.861     2.026    GAME/clk_IBUF_BUFG
    SLICE_X3Y75          FDSE                                         r  GAME/speed_reg[6]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X3Y75          FDSE (Hold_fdse_C_D)         0.105     1.615    GAME/speed_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 GAME/speed_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GAME/speed_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.189%)  route 0.079ns (22.811%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.594     1.513    GAME/clk_IBUF_BUFG
    SLICE_X3Y77          FDRE                                         r  GAME/speed_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  GAME/speed_reg[13]/Q
                         net (fo=3, routed)           0.079     1.734    GAME/speed_reg[17]_0[4]
    SLICE_X3Y77          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.861 r  GAME/speed_reg[13]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.861    GAME/speed0[14]
    SLICE_X3Y77          FDSE                                         r  GAME/speed_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.864     2.029    GAME/clk_IBUF_BUFG
    SLICE_X3Y77          FDSE                                         r  GAME/speed_reg[14]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X3Y77          FDSE (Hold_fdse_C_D)         0.105     1.618    GAME/speed_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 GAME/speed_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GAME/speed_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.189%)  route 0.079ns (22.811%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.592     1.511    GAME/clk_IBUF_BUFG
    SLICE_X3Y76          FDSE                                         r  GAME/speed_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDSE (Prop_fdse_C_Q)         0.141     1.652 r  GAME/speed_reg[9]/Q
                         net (fo=3, routed)           0.079     1.732    GAME/speed[9]
    SLICE_X3Y76          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.859 r  GAME/speed_reg[10]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.859    GAME/speed0[10]
    SLICE_X3Y76          FDRE                                         r  GAME/speed_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.862     2.027    GAME/clk_IBUF_BUFG
    SLICE_X3Y76          FDRE                                         r  GAME/speed_reg[10]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X3Y76          FDRE (Hold_fdre_C_D)         0.105     1.616    GAME/speed_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 GAME/speed_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GAME/speed_reg[22]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.268ns (76.710%)  route 0.081ns (23.290%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.595     1.514    GAME/clk_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  GAME/speed_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  GAME/speed_reg[21]/Q
                         net (fo=3, routed)           0.081     1.737    GAME/speed[21]
    SLICE_X3Y79          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.864 r  GAME/speed_reg[21]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.864    GAME/speed0[22]
    SLICE_X3Y79          FDSE                                         r  GAME/speed_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.866     2.031    GAME/clk_IBUF_BUFG
    SLICE_X3Y79          FDSE                                         r  GAME/speed_reg[22]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X3Y79          FDSE (Hold_fdse_C_D)         0.105     1.619    GAME/speed_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 SCORE/SevenSegmentLED/clkCounter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCORE/SevenSegmentLED/slowClk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.679%)  route 0.161ns (46.321%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.599     1.518    SCORE/SevenSegmentLED/clk_IBUF_BUFG
    SLICE_X5Y65          FDCE                                         r  SCORE/SevenSegmentLED/clkCounter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  SCORE/SevenSegmentLED/clkCounter_reg[14]/Q
                         net (fo=3, routed)           0.161     1.820    SCORE/SevenSegmentLED/clkCounter_reg_n_0_[14]
    SLICE_X5Y65          LUT5 (Prop_lut5_I2_O)        0.045     1.865 r  SCORE/SevenSegmentLED/slowClk_i_1/O
                         net (fo=1, routed)           0.000     1.865    SCORE/SevenSegmentLED/slowClk
    SLICE_X5Y65          FDCE                                         r  SCORE/SevenSegmentLED/slowClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.868     2.033    SCORE/SevenSegmentLED/clk_IBUF_BUFG
    SLICE_X5Y65          FDCE                                         r  SCORE/SevenSegmentLED/slowClk_reg/C
                         clock pessimism             -0.514     1.518    
    SLICE_X5Y65          FDCE (Hold_fdce_C_D)         0.092     1.610    SCORE/SevenSegmentLED/slowClk_reg
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 GAME/p1score_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCORE/C_In_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.793%)  route 0.180ns (49.208%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.597     1.516    GAME/clk_IBUF_BUFG
    SLICE_X4Y67          FDRE                                         r  GAME/p1score_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.141     1.657 f  GAME/p1score_reg[2]/Q
                         net (fo=20, routed)          0.180     1.838    GAME/p1score[2]
    SLICE_X4Y66          LUT6 (Prop_lut6_I3_O)        0.045     1.883 r  GAME/C_In[55]_i_1/O
                         net (fo=1, routed)           0.000     1.883    SCORE/C_In_reg[55]_0[15]
    SLICE_X4Y66          FDRE                                         r  SCORE/C_In_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.867     2.032    SCORE/clk_IBUF_BUFG
    SLICE_X4Y66          FDRE                                         r  SCORE/C_In_reg[55]/C
                         clock pessimism             -0.500     1.531    
    SLICE_X4Y66          FDRE (Hold_fdre_C_D)         0.092     1.623    SCORE/C_In_reg[55]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 GAME/speed_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GAME/speed_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.287ns (78.386%)  route 0.079ns (21.614%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.591     1.510    GAME/clk_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  GAME/speed_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  GAME/speed_reg[4]/Q
                         net (fo=3, routed)           0.079     1.730    GAME/speed_reg[17]_0[1]
    SLICE_X3Y75          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.876 r  GAME/speed_reg[5]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.876    GAME/speed0[5]
    SLICE_X3Y75          FDRE                                         r  GAME/speed_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.861     2.026    GAME/clk_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  GAME/speed_reg[5]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X3Y75          FDRE (Hold_fdre_C_D)         0.105     1.615    GAME/speed_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 GAME/speed_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GAME/speed_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.287ns (78.372%)  route 0.079ns (21.628%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.595     1.514    GAME/clk_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  GAME/speed_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  GAME/speed_reg[20]/Q
                         net (fo=3, routed)           0.079     1.735    GAME/speed[20]
    SLICE_X3Y79          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.881 r  GAME/speed_reg[21]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.881    GAME/speed0[21]
    SLICE_X3Y79          FDRE                                         r  GAME/speed_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.866     2.031    GAME/clk_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  GAME/speed_reg[21]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X3Y79          FDRE (Hold_fdre_C_D)         0.105     1.619    GAME/speed_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y77     CD/cnt_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y77     CD/cnt_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y77     CD/cnt_reg[19]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y73     CD/cnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y78     CD/cnt_reg[20]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y78     CD/cnt_reg[21]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y78     CD/cnt_reg[22]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y78     CD/cnt_reg[23]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y73     CD/cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y76     GM/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y76     GM/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y76     GM/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y73     GM/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     LD/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     LD/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     LD/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     LD/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     GM/clean_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y73     GM/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y67    RD/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y67    RD/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y67    RD/count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y65     SCORE/C_In_reg[45]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y66     SCORE/C_In_reg[46]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y65     SCORE/C_In_reg[47]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y66     SCORE/C_In_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y65     SCORE/C_In_reg[51]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y65     SCORE/C_In_reg[52]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y65     SCORE/C_In_reg[53]/C



