// Seed: 515829628
module module_0 (
    input wor id_0
    , id_18,
    output wire id_1,
    input supply0 id_2,
    output supply1 id_3,
    input tri id_4,
    output supply1 id_5,
    input wor id_6,
    input tri id_7,
    input supply0 id_8,
    input wor id_9,
    output tri0 id_10,
    input tri1 id_11,
    input tri0 id_12,
    output wire id_13,
    output supply0 id_14,
    input tri1 id_15,
    input wand id_16
);
  assign id_14 = -1;
  wire id_19;
endmodule
module module_1 #(
    parameter id_21 = 32'd60
) (
    input tri0 id_0,
    input supply0 id_1,
    input wor id_2,
    input wor id_3,
    output logic id_4,
    output tri1 id_5,
    input supply1 id_6,
    output tri id_7,
    output tri0 id_8,
    input tri0 id_9
    , id_23,
    output wire id_10,
    output supply1 id_11,
    output supply1 id_12,
    output supply0 id_13,
    input uwire id_14
    , id_24,
    output wor id_15,
    input wor id_16,
    output tri1 id_17,
    input tri1 id_18,
    input supply1 id_19,
    input wire id_20,
    input wire _id_21
);
  parameter id_25 = 1;
  always id_4 <= {1{id_2}};
  logic id_26;
  genvar id_27;
  assign id_5 = id_23;
  wire id_28;
  module_0 modCall_1 (
      id_20,
      id_11,
      id_14,
      id_11,
      id_14,
      id_17,
      id_16,
      id_14,
      id_20,
      id_20,
      id_17,
      id_1,
      id_1,
      id_7,
      id_12,
      id_2,
      id_6
  );
  assign modCall_1.id_0 = 0;
  parameter id_29 = id_25;
  logic [-1 'b0 : id_21] id_30;
  ;
endmodule
