# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../adc_triggering_test.srcs/sources_1/new/adc_demux.vhd" \
"../../../../adc_triggering_test.srcs/sim_1/new/adc_demux_tb.vhd" \

# Do not sort compile order
nosort
