// Seed: 1108974772
module module_0 ();
  logic id_1;
  assign module_1.id_6 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd88,
    parameter id_5 = 32'd84
) (
    output tri0  id_0,
    inout  tri   id_1,
    input  wor   id_2,
    input  wor   _id_3,
    output uwire id_4,
    input  uwire _id_5,
    output wor   id_6 [id_3 : id_5]
);
  assign id_4 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_11 = 32'd18,
    parameter id_9  = 32'd41
) (
    input wand id_0,
    input wor id_1,
    input supply1 id_2,
    output supply0 id_3,
    output tri0 id_4,
    output supply0 id_5,
    output uwire id_6,
    output wire id_7,
    input tri id_8,
    output wire _id_9,
    output wire id_10,
    output supply1 _id_11,
    input supply1 id_12,
    input supply1 id_13[id_9 : id_11]
);
  parameter id_15 = 1;
  module_0 modCall_1 ();
endmodule
