Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Dec  4 10:03:54 2019
| Host         : OsbaldosDesktop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    50 |
| Unused register locations in slices containing registers |   224 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |           18 |
|      6 |            7 |
|      9 |           16 |
|     12 |            1 |
|    16+ |            7 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              27 |           15 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              18 |           11 |
| Yes          | No                    | No                     |             156 |           70 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             271 |          155 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------+----------------------------+------------------+----------------+
|  Clock Signal  |           Enable Signal           |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+----------------+-----------------------------------+----------------------------+------------------+----------------+
|  pix_stb_BUFG  |                                   |                            |                2 |              2 |
|  clk_IBUF_BUFG | display/pl2_bl_stat_reg[1][0]_0   | btnC_IBUF                  |                1 |              4 |
|  clk_IBUF_BUFG | display/v_count_reg[2]_2[0]       |                            |                3 |              4 |
|  clk_IBUF_BUFG | display/pl_bl_stat_reg[2][0]_0    | btnC_IBUF                  |                1 |              4 |
|  clk_IBUF_BUFG | display/pl_bl_stat_reg[1][0]_0    | btnC_IBUF                  |                1 |              4 |
|  clk_IBUF_BUFG | display/pl2_bl_stat_reg[2][0]_2   | btnC_IBUF                  |                1 |              4 |
|  clk_IBUF_BUFG | display/v_count_reg[2]_1[0]       |                            |                2 |              4 |
|  clk_IBUF_BUFG | display/pl2_bl_stat_reg[0][0]_0   | btnC_IBUF                  |                1 |              4 |
|  clk_IBUF_BUFG | display/pl_sprite_reg[3][0]       | btnC_IBUF                  |                1 |              4 |
|  clk_IBUF_BUFG | display/pl2_sprite_reg[3][0]      | btnC_IBUF                  |                1 |              4 |
|  clk_IBUF_BUFG | display/pl_bl_stat_reg[0][0]_1[0] | btnC_IBUF                  |                1 |              4 |
|  clk_IBUF_BUFG | BGMem/E[0]                        | display/btnC_10[0]         |                2 |              4 |
|  clk_IBUF_BUFG | BGMem/pl_bl_stat_reg[1][0][0]     | display/btnC_10[0]         |                2 |              4 |
|  clk_IBUF_BUFG | BGMem/pl_bl_stat_reg[2][0][0]     | display/btnC_10[0]         |                3 |              4 |
|  clk_IBUF_BUFG | BGMem/state_reg[0][0]             | display/btnC_10[0]         |                2 |              4 |
|  clk_IBUF_BUFG | BGMem/pl2_bl_stat_reg[2][0][0]    | display/btnC_10[0]         |                3 |              4 |
|  clk_IBUF_BUFG | BGMem/pl2_bl_stat_reg[1][0][0]    | display/btnC_10[0]         |                3 |              4 |
|  clk_IBUF_BUFG | BGMem/pl2_bl_stat_reg[0][0][0]    | display/btnC_10[0]         |                3 |              4 |
|  clk_IBUF_BUFG | BGMem/pl_bl_stat_reg[0][0][0]     | display/btnC_10[0]         |                2 |              4 |
|  clk_IBUF_BUFG | display/pl_stat_reg[1][0]         | display/SR[0]              |                2 |              6 |
|  clk_IBUF_BUFG | display/pl2_stat_reg[1]_0[0]      | display/pl2_stat_reg[1][0] |                2 |              6 |
|  clk_IBUF_BUFG | CEB2                              | btnC_IBUF                  |                3 |              6 |
|  clk_IBUF_BUFG | color                             |                            |                2 |              6 |
|  clk_IBUF_BUFG | datain_2[5]_i_1_n_0               |                            |                5 |              6 |
|  clk_IBUF_BUFG | datain_1[5]_i_1_n_0               |                            |                4 |              6 |
|  clk_IBUF_BUFG | draw_y[5]_i_1_n_0                 | btnC_IBUF                  |                4 |              6 |
|  clk_IBUF_BUFG | display/btnC_0[0]                 | btnC_IBUF                  |                5 |              9 |
|  clk_IBUF_BUFG |                                   | btnC_IBUF                  |                8 |              9 |
|  clk_IBUF_BUFG | display/pl_stat_reg[4]            | btnC_IBUF                  |                7 |              9 |
|  clk_IBUF_BUFG | display/btnC_1[0]                 | btnC_IBUF                  |                9 |              9 |
|  clk_IBUF_BUFG | display/btnC[0]                   | btnC_IBUF                  |                7 |              9 |
|  clk_IBUF_BUFG | display/btnC_2[0]                 | btnC_IBUF                  |                8 |              9 |
|  clk_IBUF_BUFG | display/E[0]                      | btnC_IBUF                  |                3 |              9 |
|  clk_IBUF_BUFG | display/btnC_3[0]                 | btnC_IBUF                  |                4 |              9 |
|  clk_IBUF_BUFG | display/btnC_6[0]                 | btnC_IBUF                  |                5 |              9 |
|  clk_IBUF_BUFG | display/btnC_7[0]                 | btnC_IBUF                  |                7 |              9 |
|  clk_IBUF_BUFG | display/btnC_4[0]                 | btnC_IBUF                  |                9 |              9 |
|  pix_stb_BUFG  | display/v_count[9]_i_2_n_0        | display/v_count[9]_i_1_n_0 |                4 |              9 |
|  clk_IBUF_BUFG | display/btnC_8[0]                 | btnC_IBUF                  |                6 |              9 |
|  clk_IBUF_BUFG | display/v_count_reg[2]_3[0]       | btnC_IBUF                  |                4 |              9 |
|  clk_IBUF_BUFG | display/btnC_5[0]                 | btnC_IBUF                  |                7 |              9 |
|  pix_stb_BUFG  |                                   | display/h_count[9]_i_1_n_0 |                3 |              9 |
|  clk_IBUF_BUFG | vgaRed[3]_i_1_n_0                 |                            |                4 |             12 |
|  clk_IBUF_BUFG | addr_1                            |                            |                6 |             16 |
|  clk_IBUF_BUFG | addr_2[15]_i_1_n_0                |                            |                6 |             16 |
|  clk_IBUF_BUFG | address_fb3                       |                            |               11 |             22 |
|  clk_IBUF_BUFG |                                   |                            |               13 |             25 |
|  clk_IBUF_BUFG | addr_b                            |                            |                9 |             32 |
|  clk_IBUF_BUFG | addr_s_reg_0_i_1_n_0              |                            |               18 |             32 |
|  clk_IBUF_BUFG | display/v_count_reg[2]_0          | btnC_IBUF                  |               31 |             57 |
+----------------+-----------------------------------+----------------------------+------------------+----------------+


