0.7
2020.2
Apr 18 2022
16:05:34
D:/final_project/final_project.sim/sim_1/behav/xsim/glbl.v,1649976174,verilog,,,,glbl,,,,,,,,
D:/final_project/final_project.srcs/sources_1/imports/Lab5.srcs/sim_1/imports/new/testbench.v,1671157234,verilog,,,,testbench,,,,,,,,
D:/final_project/final_project.srcs/sources_1/imports/Lab5.srcs/sources_1/imports/sources_1/imports/Lab3.srcs/sources_1/new/control_unit.v,1671156838,verilog,,D:/final_project/final_project.srcs/sources_1/imports/Lab5.srcs/sources_1/imports/sources_1/new/data_memory.v,,control_unit,,,,,,,,
D:/final_project/final_project.srcs/sources_1/imports/Lab5.srcs/sources_1/imports/sources_1/imports/Lab3.srcs/sources_1/new/datapath.v,1671157072,verilog,,D:/final_project/final_project.srcs/sources_1/imports/Lab5.srcs/sources_1/imports/sources_1/imports/Lab3.srcs/sources_1/new/idexe_pipeline_register.v,,datapath,,,,,,,,
D:/final_project/final_project.srcs/sources_1/imports/Lab5.srcs/sources_1/imports/sources_1/imports/Lab3.srcs/sources_1/new/idexe_pipeline_register.v,1667923196,verilog,,D:/final_project/final_project.srcs/sources_1/imports/Lab5.srcs/sources_1/imports/sources_1/imports/Lab3.srcs/sources_1/new/ifid_pipeline_register.v,,idexe_pipeline_register,,,,,,,,
D:/final_project/final_project.srcs/sources_1/imports/Lab5.srcs/sources_1/imports/sources_1/imports/Lab3.srcs/sources_1/new/ifid_pipeline_register.v,1671049834,verilog,,D:/final_project/final_project.srcs/sources_1/imports/Lab5.srcs/sources_1/imports/sources_1/imports/Lab3.srcs/sources_1/new/immediate_extender.v,,ifid_pipeline_register,,,,,,,,
D:/final_project/final_project.srcs/sources_1/imports/Lab5.srcs/sources_1/imports/sources_1/imports/Lab3.srcs/sources_1/new/immediate_extender.v,1667923278,verilog,,D:/final_project/final_project.srcs/sources_1/imports/Lab5.srcs/sources_1/imports/sources_1/imports/Lab3.srcs/sources_1/new/instruction_memory.v,,immediate_extender,,,,,,,,
D:/final_project/final_project.srcs/sources_1/imports/Lab5.srcs/sources_1/imports/sources_1/imports/Lab3.srcs/sources_1/new/instruction_memory.v,1671143098,verilog,,D:/final_project/final_project.srcs/sources_1/imports/Lab5.srcs/sources_1/imports/sources_1/imports/Lab3.srcs/sources_1/new/pc.v,,instruction_memory,,,,,,,,
D:/final_project/final_project.srcs/sources_1/imports/Lab5.srcs/sources_1/imports/sources_1/imports/Lab3.srcs/sources_1/new/pc.v,1667922792,verilog,,D:/final_project/final_project.srcs/sources_1/imports/Lab5.srcs/sources_1/imports/sources_1/imports/Lab3.srcs/sources_1/new/pc_adder.v,,program_counter_register,,,,,,,,
D:/final_project/final_project.srcs/sources_1/imports/Lab5.srcs/sources_1/imports/sources_1/imports/Lab3.srcs/sources_1/new/pc_adder.v,1666712870,verilog,,D:/final_project/final_project.srcs/sources_1/imports/Lab5.srcs/sources_1/imports/sources_1/imports/Lab3.srcs/sources_1/new/register_file.v,,pc_adder,,,,,,,,
D:/final_project/final_project.srcs/sources_1/imports/Lab5.srcs/sources_1/imports/sources_1/imports/Lab3.srcs/sources_1/new/register_file.v,1671047660,verilog,,D:/final_project/final_project.srcs/sources_1/imports/Lab5.srcs/sources_1/imports/sources_1/imports/Lab3.srcs/sources_1/new/regrt_mux.v,,register_file,,,,,,,,
D:/final_project/final_project.srcs/sources_1/imports/Lab5.srcs/sources_1/imports/sources_1/imports/Lab3.srcs/sources_1/new/regrt_mux.v,1667923494,verilog,,D:/final_project/final_project.srcs/sources_1/new/wb_mux.v,,regrt_mux,,,,,,,,
D:/final_project/final_project.srcs/sources_1/imports/Lab5.srcs/sources_1/imports/sources_1/new/EXEMEM_pipeline_register.v,1668538008,verilog,,D:/final_project/final_project.srcs/sources_1/imports/Lab5.srcs/sources_1/imports/sources_1/new/MEMWB_pipeline_register.v,,EXEMEM_pipeline_register,,,,,,,,
D:/final_project/final_project.srcs/sources_1/imports/Lab5.srcs/sources_1/imports/sources_1/new/MEMWB_pipeline_register.v,1668534484,verilog,,D:/final_project/final_project.srcs/sources_1/new/a_mux.v,,MEMWB_pipeline_register,,,,,,,,
D:/final_project/final_project.srcs/sources_1/imports/Lab5.srcs/sources_1/imports/sources_1/new/alu.v,1671153954,verilog,,D:/final_project/final_project.srcs/sources_1/imports/Lab5.srcs/sources_1/imports/sources_1/new/alu_mux.v,,alu,,,,,,,,
D:/final_project/final_project.srcs/sources_1/imports/Lab5.srcs/sources_1/imports/sources_1/new/alu_mux.v,1668538392,verilog,,D:/final_project/final_project.srcs/sources_1/new/b_mux.v,,alu_mux,,,,,,,,
D:/final_project/final_project.srcs/sources_1/imports/Lab5.srcs/sources_1/imports/sources_1/new/data_memory.v,1670643322,verilog,,D:/final_project/final_project.srcs/sources_1/imports/Lab5.srcs/sources_1/imports/sources_1/imports/Lab3.srcs/sources_1/new/datapath.v,,data_memory,,,,,,,,
D:/final_project/final_project.srcs/sources_1/imports/Lab5.srcs/sources_1/new/wbData.v,1670022204,verilog,,D:/final_project/final_project.srcs/sources_1/imports/Lab5.srcs/sim_1/imports/new/testbench.v,,wbReg,,,,,,,,
D:/final_project/final_project.srcs/sources_1/new/a_mux.v,1671059240,verilog,,D:/final_project/final_project.srcs/sources_1/imports/Lab5.srcs/sources_1/imports/sources_1/new/alu.v,,a_mux,,,,,,,,
D:/final_project/final_project.srcs/sources_1/new/b_mux.v,1671059212,verilog,,D:/final_project/final_project.srcs/sources_1/imports/Lab5.srcs/sources_1/imports/sources_1/imports/Lab3.srcs/sources_1/new/control_unit.v,,b_mux,,,,,,,,
D:/final_project/final_project.srcs/sources_1/new/wb_mux.v,1671127330,verilog,,D:/final_project/final_project.srcs/sources_1/imports/Lab5.srcs/sim_1/imports/new/testbench.v,,wb_mux,,,,,,,,
